
Mario_Libero_MSS_CM3_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .vector_table 00000190  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .boot_code    00000330  20000190  20000190  00008190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00009b40  200004c0  200004c0  000084c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         00001540  2000a000  2000a000  00012000  2**4
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00002ac0  2000b540  2000b540  00013540  2**4
                  ALLOC
  5 .heap         00001000  2000e000  2000e000  00013540  2**4
                  ALLOC
  6 .stack        00001000  2000f000  2000f000  00013540  2**4
                  ALLOC
  7 .comment      000002ca  00000000  00000000  00013540  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 000005d8  00000000  00000000  0001380a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 000016a8  00000000  00000000  00013de2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0000d5a0  00000000  00000000  0001548a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000015d8  00000000  00000000  00022a2a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00005dd4  00000000  00000000  00024002  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  0000146c  00000000  00000000  00029dd8  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00003a76  00000000  00000000  0002b244  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00004610  00000000  00000000  0002ecba  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macinfo 0005a58c  00000000  00000000  000332ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .ARM.attributes 00000027  00000000  00000000  0008d856  2**0
                  CONTENTS, READONLY
 18 .debug_ranges 00001c80  00000000  00000000  0008d87d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .vector_table:

20000000 <__vector_table_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000191 	.word	0x20000191
20000008:	2000037f 	.word	0x2000037f
2000000c:	20000381 	.word	0x20000381
20000010:	20000383 	.word	0x20000383
20000014:	20000385 	.word	0x20000385
20000018:	20000387 	.word	0x20000387
	...
2000002c:	20000389 	.word	0x20000389
20000030:	2000038b 	.word	0x2000038b
20000034:	00000000 	.word	0x00000000
20000038:	2000038d 	.word	0x2000038d
2000003c:	2000038f 	.word	0x2000038f
20000040:	20000391 	.word	0x20000391
20000044:	20000393 	.word	0x20000393
20000048:	20003b51 	.word	0x20003b51
2000004c:	20003b75 	.word	0x20003b75
20000050:	200044f1 	.word	0x200044f1
20000054:	2000039b 	.word	0x2000039b
20000058:	2000039d 	.word	0x2000039d
2000005c:	20004515 	.word	0x20004515
20000060:	200003a1 	.word	0x200003a1
20000064:	200003a3 	.word	0x200003a3
20000068:	200003a5 	.word	0x200003a5
2000006c:	200003a7 	.word	0x200003a7
20000070:	200003a9 	.word	0x200003a9
20000074:	200003ab 	.word	0x200003ab
20000078:	20002d99 	.word	0x20002d99
2000007c:	200003af 	.word	0x200003af
20000080:	200003b1 	.word	0x200003b1
20000084:	200003b3 	.word	0x200003b3
20000088:	200003b5 	.word	0x200003b5
2000008c:	200003b7 	.word	0x200003b7
20000090:	200003b9 	.word	0x200003b9
20000094:	200003bb 	.word	0x200003bb
20000098:	200003bd 	.word	0x200003bd
2000009c:	200003bf 	.word	0x200003bf
200000a0:	200003c1 	.word	0x200003c1
200000a4:	200003c3 	.word	0x200003c3
200000a8:	200003c5 	.word	0x200003c5
200000ac:	200003c7 	.word	0x200003c7
200000b0:	200003c9 	.word	0x200003c9
200000b4:	200003cb 	.word	0x200003cb
200000b8:	200003cd 	.word	0x200003cd
200000bc:	200003cf 	.word	0x200003cf
200000c0:	200003d1 	.word	0x200003d1
200000c4:	200003d3 	.word	0x200003d3
200000c8:	200003d5 	.word	0x200003d5
200000cc:	200003d7 	.word	0x200003d7
200000d0:	200003d9 	.word	0x200003d9
200000d4:	200003db 	.word	0x200003db
200000d8:	200003dd 	.word	0x200003dd
200000dc:	200003df 	.word	0x200003df
200000e0:	200003e1 	.word	0x200003e1
200000e4:	200003e3 	.word	0x200003e3
200000e8:	200003e5 	.word	0x200003e5
200000ec:	200003e7 	.word	0x200003e7
200000f0:	200003e9 	.word	0x200003e9
200000f4:	200003eb 	.word	0x200003eb
200000f8:	200003ed 	.word	0x200003ed
200000fc:	200003ef 	.word	0x200003ef
20000100:	200003f1 	.word	0x200003f1
20000104:	200003f3 	.word	0x200003f3
20000108:	200003f5 	.word	0x200003f5
2000010c:	200003f7 	.word	0x200003f7
20000110:	200003f9 	.word	0x200003f9
20000114:	200003fb 	.word	0x200003fb
20000118:	200003fd 	.word	0x200003fd
2000011c:	20002d79 	.word	0x20002d79
20000120:	20000401 	.word	0x20000401
20000124:	20000403 	.word	0x20000403
20000128:	20000405 	.word	0x20000405
2000012c:	20000407 	.word	0x20000407
20000130:	20000409 	.word	0x20000409
20000134:	2000040b 	.word	0x2000040b
20000138:	2000040d 	.word	0x2000040d
2000013c:	2000040f 	.word	0x2000040f
20000140:	20000411 	.word	0x20000411
20000144:	20000413 	.word	0x20000413
20000148:	20000415 	.word	0x20000415
2000014c:	20000417 	.word	0x20000417
20000150:	20000419 	.word	0x20000419
20000154:	2000041b 	.word	0x2000041b
20000158:	2000041d 	.word	0x2000041d
2000015c:	2000041f 	.word	0x2000041f
20000160:	20000421 	.word	0x20000421
20000164:	20000423 	.word	0x20000423
20000168:	20000425 	.word	0x20000425
2000016c:	20000427 	.word	0x20000427
20000170:	20000429 	.word	0x20000429
20000174:	2000042b 	.word	0x2000042b
20000178:	2000042d 	.word	0x2000042d
2000017c:	2000042f 	.word	0x2000042f
20000180:	20000431 	.word	0x20000431
20000184:	20000433 	.word	0x20000433
	...

Disassembly of section .boot_code:

20000190 <Reset_Handler>:
20000190:	f04f 0b00 	mov.w	fp, #0
20000194:	f8df 02be 	ldr.w	r0, [pc, #702]	; 20000456 <SF2_MDDR_MODE_CR>
20000198:	6800      	ldr	r0, [r0, #0]
2000019a:	f8df 12b6 	ldr.w	r1, [pc, #694]	; 20000452 <SF2_EDAC_CR>
2000019e:	6809      	ldr	r1, [r1, #0]
200001a0:	f001 0103 	and.w	r1, r1, #3
200001a4:	f000 001c 	and.w	r0, r0, #28
200001a8:	2814      	cmp	r0, #20
200001aa:	d101      	bne.n	200001b0 <check_esram_edac>
200001ac:	f04b 0b02 	orr.w	fp, fp, #2

200001b0 <check_esram_edac>:
200001b0:	2900      	cmp	r1, #0
200001b2:	d001      	beq.n	200001b8 <check_stack_init>
200001b4:	f04b 0b01 	orr.w	fp, fp, #1

200001b8 <check_stack_init>:
200001b8:	f1bb 0f00 	cmp.w	fp, #0
200001bc:	d005      	beq.n	200001ca <system_init>

200001be <clear_stack>:
200001be:	48a7      	ldr	r0, [pc, #668]	; (2000045c <SF2_MDDR_MODE_CR+0x6>)
200001c0:	49a7      	ldr	r1, [pc, #668]	; (20000460 <SF2_MDDR_MODE_CR+0xa>)
200001c2:	f8df 2272 	ldr.w	r2, [pc, #626]	; 20000436 <RAM_INIT_PATTERN>
200001c6:	f000 f89f 	bl	20000308 <fill_memory>

200001ca <system_init>:
200001ca:	48a6      	ldr	r0, [pc, #664]	; (20000464 <SF2_MDDR_MODE_CR+0xe>)
200001cc:	4780      	blx	r0
200001ce:	f00b 0a02 	and.w	sl, fp, #2
200001d2:	f1ba 0f00 	cmp.w	sl, #0
200001d6:	d00c      	beq.n	200001f2 <remap_memory>
200001d8:	f8df 026e 	ldr.w	r0, [pc, #622]	; 2000044a <SF2_DDRB_NB_SIZE>
200001dc:	f8df 126e 	ldr.w	r1, [pc, #622]	; 2000044e <SF2_DDRB_CR>
200001e0:	6802      	ldr	r2, [r0, #0]
200001e2:	680b      	ldr	r3, [r1, #0]
200001e4:	b40f      	push	{r0, r1, r2, r3}
200001e6:	f04f 0200 	mov.w	r2, #0
200001ea:	f04f 03ff 	mov.w	r3, #255	; 0xff
200001ee:	6002      	str	r2, [r0, #0]
200001f0:	600b      	str	r3, [r1, #0]

200001f2 <remap_memory>:
200001f2:	489d      	ldr	r0, [pc, #628]	; (20000468 <SF2_MDDR_MODE_CR+0x12>)
200001f4:	4a9d      	ldr	r2, [pc, #628]	; (2000046c <SF2_MDDR_MODE_CR+0x16>)
200001f6:	4b9e      	ldr	r3, [pc, #632]	; (20000470 <SF2_MDDR_MODE_CR+0x1a>)
200001f8:	2802      	cmp	r0, #2
200001fa:	d108      	bne.n	2000020e <check_esram_remap>
200001fc:	f8df 123e 	ldr.w	r1, [pc, #574]	; 2000043e <SF2_ESRAM_CR>
20000200:	600a      	str	r2, [r1, #0]
20000202:	f8df 1242 	ldr.w	r1, [pc, #578]	; 20000446 <SF2_ENVM_REMAP_CR>
20000206:	600a      	str	r2, [r1, #0]
20000208:	f8df 1236 	ldr.w	r1, [pc, #566]	; 20000442 <SF2_DDR_CR>
2000020c:	600b      	str	r3, [r1, #0]

2000020e <check_esram_remap>:
2000020e:	2801      	cmp	r0, #1
20000210:	d108      	bne.n	20000224 <check_mirrored_nvm>
20000212:	f8df 122e 	ldr.w	r1, [pc, #558]	; 20000442 <SF2_DDR_CR>
20000216:	600a      	str	r2, [r1, #0]
20000218:	f8df 122a 	ldr.w	r1, [pc, #554]	; 20000446 <SF2_ENVM_REMAP_CR>
2000021c:	600a      	str	r2, [r1, #0]
2000021e:	f8df 121e 	ldr.w	r1, [pc, #542]	; 2000043e <SF2_ESRAM_CR>
20000222:	600b      	str	r3, [r1, #0]

20000224 <check_mirrored_nvm>:
20000224:	4893      	ldr	r0, [pc, #588]	; (20000474 <SF2_MDDR_MODE_CR+0x1e>)
20000226:	2800      	cmp	r0, #0
20000228:	d109      	bne.n	2000023e <copy_data>
2000022a:	4893      	ldr	r0, [pc, #588]	; (20000478 <SF2_MDDR_MODE_CR+0x22>)
2000022c:	4993      	ldr	r1, [pc, #588]	; (2000047c <SF2_MDDR_MODE_CR+0x26>)
2000022e:	4a94      	ldr	r2, [pc, #592]	; (20000480 <SF2_MDDR_MODE_CR+0x2a>)
20000230:	f000 f832 	bl	20000298 <block_copy>

20000234 <copy_text>:
20000234:	4893      	ldr	r0, [pc, #588]	; (20000484 <SF2_MDDR_MODE_CR+0x2e>)
20000236:	4994      	ldr	r1, [pc, #592]	; (20000488 <SF2_MDDR_MODE_CR+0x32>)
20000238:	4a94      	ldr	r2, [pc, #592]	; (2000048c <SF2_MDDR_MODE_CR+0x36>)
2000023a:	f000 f82d 	bl	20000298 <block_copy>

2000023e <copy_data>:
2000023e:	4894      	ldr	r0, [pc, #592]	; (20000490 <SF2_MDDR_MODE_CR+0x3a>)
20000240:	4994      	ldr	r1, [pc, #592]	; (20000494 <SF2_MDDR_MODE_CR+0x3e>)
20000242:	4a95      	ldr	r2, [pc, #596]	; (20000498 <SF2_MDDR_MODE_CR+0x42>)
20000244:	f000 f828 	bl	20000298 <block_copy>

20000248 <clear_bss>:
20000248:	4894      	ldr	r0, [pc, #592]	; (2000049c <SF2_MDDR_MODE_CR+0x46>)
2000024a:	4995      	ldr	r1, [pc, #596]	; (200004a0 <SF2_MDDR_MODE_CR+0x4a>)
2000024c:	f8df 21e6 	ldr.w	r2, [pc, #486]	; 20000436 <RAM_INIT_PATTERN>
20000250:	f000 f85a 	bl	20000308 <fill_memory>

20000254 <clear_heap>:
20000254:	f1bb 0f00 	cmp.w	fp, #0
20000258:	d012      	beq.n	20000280 <call_glob_ctor>
2000025a:	4892      	ldr	r0, [pc, #584]	; (200004a4 <SF2_MDDR_MODE_CR+0x4e>)
2000025c:	4992      	ldr	r1, [pc, #584]	; (200004a8 <SF2_MDDR_MODE_CR+0x52>)
2000025e:	f8df 21da 	ldr.w	r2, [pc, #474]	; 2000043a <HEAP_INIT_PATTERN>
20000262:	f000 f851 	bl	20000308 <fill_memory>
20000266:	f00b 0a02 	and.w	sl, fp, #2
2000026a:	f1ba 0f00 	cmp.w	sl, #0
2000026e:	d007      	beq.n	20000280 <call_glob_ctor>
20000270:	bc0f      	pop	{r0, r1, r2, r3}
20000272:	6002      	str	r2, [r0, #0]
20000274:	600b      	str	r3, [r1, #0]
20000276:	bf00      	nop
20000278:	f3af 8000 	nop.w
2000027c:	f3af 8000 	nop.w

20000280 <call_glob_ctor>:
20000280:	f8df 0228 	ldr.w	r0, [pc, #552]	; 200004ac <SF2_MDDR_MODE_CR+0x56>
20000284:	f20f 0e03 	addw	lr, pc, #3
20000288:	4700      	bx	r0

2000028a <branch_to_main>:
2000028a:	f04f 0000 	mov.w	r0, #0
2000028e:	f04f 0100 	mov.w	r1, #0
20000292:	f8df f21c 	ldr.w	pc, [pc, #540]	; 200004b0 <SF2_MDDR_MODE_CR+0x5a>

20000296 <ExitLoop>:
20000296:	e7fe      	b.n	20000296 <ExitLoop>

20000298 <block_copy>:
20000298:	e92d 41f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, lr}
2000029c:	4288      	cmp	r0, r1
2000029e:	d025      	beq.n	200002ec <block_copy_exit>
200002a0:	ebb2 0201 	subs.w	r2, r2, r1
200002a4:	d500      	bpl.n	200002a8 <block_copy_address_ok>
200002a6:	e7fe      	b.n	200002a6 <block_copy+0xe>

200002a8 <block_copy_address_ok>:
200002a8:	ea40 0301 	orr.w	r3, r0, r1
200002ac:	f013 0303 	ands.w	r3, r3, #3
200002b0:	d002      	beq.n	200002b8 <block_copy_continue>

200002b2 <block_copy_byte_copy>:
200002b2:	f000 f81d 	bl	200002f0 <block_copy_byte>
200002b6:	e019      	b.n	200002ec <block_copy_exit>

200002b8 <block_copy_continue>:
200002b8:	f04f 0300 	mov.w	r3, #0
200002bc:	4690      	mov	r8, r2
200002be:	1112      	asrs	r2, r2, #4
200002c0:	d0f7      	beq.n	200002b2 <block_copy_byte_copy>

200002c2 <block_copy_loop>:
200002c2:	429a      	cmp	r2, r3
200002c4:	bf1c      	itt	ne
200002c6:	c8f0      	ldmiane	r0!, {r4, r5, r6, r7}
200002c8:	c1f0      	stmiane	r1!, {r4, r5, r6, r7}
200002ca:	f103 0301 	add.w	r3, r3, #1
200002ce:	d1f8      	bne.n	200002c2 <block_copy_loop>
200002d0:	f008 080f 	and.w	r8, r8, #15
200002d4:	f1b8 0f00 	cmp.w	r8, #0
200002d8:	d008      	beq.n	200002ec <block_copy_exit>

200002da <copy_spare_bytes>:
200002da:	7804      	ldrb	r4, [r0, #0]
200002dc:	700c      	strb	r4, [r1, #0]
200002de:	f100 0001 	add.w	r0, r0, #1
200002e2:	f101 0101 	add.w	r1, r1, #1
200002e6:	f1b8 0801 	subs.w	r8, r8, #1
200002ea:	d1f6      	bne.n	200002da <copy_spare_bytes>

200002ec <block_copy_exit>:
200002ec:	e8bd 81f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, pc}

200002f0 <block_copy_byte>:
200002f0:	b508      	push	{r3, lr}
200002f2:	f04f 0300 	mov.w	r3, #0

200002f6 <block_copy_byte_loop>:
200002f6:	7803      	ldrb	r3, [r0, #0]
200002f8:	700b      	strb	r3, [r1, #0]
200002fa:	f100 0001 	add.w	r0, r0, #1
200002fe:	f101 0101 	add.w	r1, r1, #1
20000302:	3a01      	subs	r2, #1
20000304:	d1f7      	bne.n	200002f6 <block_copy_byte_loop>
20000306:	bd08      	pop	{r3, pc}

20000308 <fill_memory>:
20000308:	4288      	cmp	r0, r1
2000030a:	d037      	beq.n	2000037c <fill_memory_exit>
2000030c:	f000 0603 	and.w	r6, r0, #3
20000310:	2e00      	cmp	r6, #0
20000312:	d014      	beq.n	2000033e <fill_memory_end_start>
20000314:	f04f 0504 	mov.w	r5, #4
20000318:	eba5 0406 	sub.w	r4, r5, r6
2000031c:	f04f 0708 	mov.w	r7, #8
20000320:	fb07 f806 	mul.w	r8, r7, r6
20000324:	4691      	mov	r9, r2
20000326:	fa69 f908 	ror.w	r9, r9, r8

2000032a <fill_memory_spare_bytes_start>:
2000032a:	2c00      	cmp	r4, #0
2000032c:	d007      	beq.n	2000033e <fill_memory_end_start>
2000032e:	f880 9000 	strb.w	r9, [r0]
20000332:	fa69 f907 	ror.w	r9, r9, r7
20000336:	f100 0001 	add.w	r0, r0, #1
2000033a:	3c01      	subs	r4, #1
2000033c:	e7f5      	b.n	2000032a <fill_memory_spare_bytes_start>

2000033e <fill_memory_end_start>:
2000033e:	f04f 0600 	mov.w	r6, #0
20000342:	460f      	mov	r7, r1
20000344:	1a09      	subs	r1, r1, r0
20000346:	4688      	mov	r8, r1
20000348:	1109      	asrs	r1, r1, #4
2000034a:	4691      	mov	r9, r2
2000034c:	4614      	mov	r4, r2
2000034e:	4615      	mov	r5, r2
20000350:	42b1      	cmp	r1, r6
20000352:	d006      	beq.n	20000362 <fill_memory_spare_bytes_end>

20000354 <fill_memory_loop>:
20000354:	bf18      	it	ne
20000356:	e8a0 0234 	stmiane.w	r0!, {r2, r4, r5, r9}
2000035a:	f106 0601 	add.w	r6, r6, #1
2000035e:	42b1      	cmp	r1, r6
20000360:	d1f8      	bne.n	20000354 <fill_memory_loop>

20000362 <fill_memory_spare_bytes_end>:
20000362:	f008 080f 	and.w	r8, r8, #15

20000366 <fill_memory_spare_end_loop>:
20000366:	f1b8 0f00 	cmp.w	r8, #0
2000036a:	d007      	beq.n	2000037c <fill_memory_exit>
2000036c:	7002      	strb	r2, [r0, #0]
2000036e:	ea4f 2232 	mov.w	r2, r2, ror #8
20000372:	f100 0001 	add.w	r0, r0, #1
20000376:	f1b8 0801 	subs.w	r8, r8, #1
2000037a:	e7f4      	b.n	20000366 <fill_memory_spare_end_loop>

2000037c <fill_memory_exit>:
2000037c:	4770      	bx	lr

2000037e <NMI_Handler>:
2000037e:	e7fe      	b.n	2000037e <NMI_Handler>

20000380 <HardFault_Handler>:
20000380:	e7fe      	b.n	20000380 <HardFault_Handler>

20000382 <MemManage_Handler>:
20000382:	e7fe      	b.n	20000382 <MemManage_Handler>

20000384 <BusFault_Handler>:
20000384:	e7fe      	b.n	20000384 <BusFault_Handler>

20000386 <UsageFault_Handler>:
20000386:	e7fe      	b.n	20000386 <UsageFault_Handler>

20000388 <SVC_Handler>:
20000388:	e7fe      	b.n	20000388 <SVC_Handler>

2000038a <DebugMon_Handler>:
2000038a:	e7fe      	b.n	2000038a <DebugMon_Handler>

2000038c <PendSV_Handler>:
2000038c:	e7fe      	b.n	2000038c <PendSV_Handler>

2000038e <SysTick_Handler>:
2000038e:	e7fe      	b.n	2000038e <SysTick_Handler>

20000390 <WdogWakeup_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <WdogWakeup_IRQHandler>

20000392 <RTC_Wakeup_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <RTC_Wakeup_IRQHandler>
20000394:	e7fe      	b.n	20000394 <RTC_Wakeup_IRQHandler+0x2>
20000396:	e7fe      	b.n	20000396 <RTC_Wakeup_IRQHandler+0x4>
20000398:	e7fe      	b.n	20000398 <RTC_Wakeup_IRQHandler+0x6>

2000039a <I2C0_SMBAlert_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <I2C0_SMBAlert_IRQHandler>

2000039c <I2C0_SMBus_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <I2C0_SMBus_IRQHandler>
2000039e:	e7fe      	b.n	2000039e <I2C0_SMBus_IRQHandler+0x2>

200003a0 <I2C1_SMBAlert_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <I2C1_SMBAlert_IRQHandler>

200003a2 <I2C1_SMBus_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <I2C1_SMBus_IRQHandler>

200003a4 <UART0_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <UART0_IRQHandler>

200003a6 <UART1_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <UART1_IRQHandler>

200003a8 <EthernetMAC_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <EthernetMAC_IRQHandler>

200003aa <DMA_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <DMA_IRQHandler>
200003ac:	e7fe      	b.n	200003ac <DMA_IRQHandler+0x2>

200003ae <Timer2_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <Timer2_IRQHandler>

200003b0 <CAN_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <CAN_IRQHandler>

200003b2 <ENVM0_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ENVM0_IRQHandler>

200003b4 <ENVM1_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ENVM1_IRQHandler>

200003b6 <ComBlk_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ComBlk_IRQHandler>

200003b8 <USB_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <USB_IRQHandler>

200003ba <USB_DMA_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <USB_DMA_IRQHandler>

200003bc <PLL_Lock_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <PLL_Lock_IRQHandler>

200003be <PLL_LockLost_IRQHandler>:
200003be:	e7fe      	b.n	200003be <PLL_LockLost_IRQHandler>

200003c0 <CommSwitchError_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <CommSwitchError_IRQHandler>

200003c2 <CacheError_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <CacheError_IRQHandler>

200003c4 <DDR_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <DDR_IRQHandler>

200003c6 <HPDMA_Complete_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <HPDMA_Complete_IRQHandler>

200003c8 <HPDMA_Error_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <HPDMA_Error_IRQHandler>

200003ca <ECC_Error_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ECC_Error_IRQHandler>

200003cc <MDDR_IOCalib_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <MDDR_IOCalib_IRQHandler>

200003ce <FAB_PLL_Lock_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <FAB_PLL_Lock_IRQHandler>

200003d0 <FAB_PLL_LockLost_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <FAB_PLL_LockLost_IRQHandler>

200003d2 <FIC64_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <FIC64_IRQHandler>

200003d4 <FabricIrq0_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <FabricIrq0_IRQHandler>

200003d6 <FabricIrq1_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <FabricIrq1_IRQHandler>

200003d8 <FabricIrq2_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <FabricIrq2_IRQHandler>

200003da <FabricIrq3_IRQHandler>:
200003da:	e7fe      	b.n	200003da <FabricIrq3_IRQHandler>

200003dc <FabricIrq4_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <FabricIrq4_IRQHandler>

200003de <FabricIrq5_IRQHandler>:
200003de:	e7fe      	b.n	200003de <FabricIrq5_IRQHandler>

200003e0 <FabricIrq6_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <FabricIrq6_IRQHandler>

200003e2 <FabricIrq7_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <FabricIrq7_IRQHandler>

200003e4 <FabricIrq8_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <FabricIrq8_IRQHandler>

200003e6 <FabricIrq9_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <FabricIrq9_IRQHandler>

200003e8 <FabricIrq10_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <FabricIrq10_IRQHandler>

200003ea <FabricIrq11_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <FabricIrq11_IRQHandler>

200003ec <FabricIrq12_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <FabricIrq12_IRQHandler>

200003ee <FabricIrq13_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <FabricIrq13_IRQHandler>

200003f0 <FabricIrq14_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <FabricIrq14_IRQHandler>

200003f2 <FabricIrq15_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <FabricIrq15_IRQHandler>

200003f4 <GPIO0_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <GPIO0_IRQHandler>

200003f6 <GPIO1_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <GPIO1_IRQHandler>

200003f8 <GPIO2_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <GPIO2_IRQHandler>

200003fa <GPIO3_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <GPIO3_IRQHandler>

200003fc <GPIO4_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <GPIO4_IRQHandler>
200003fe:	e7fe      	b.n	200003fe <GPIO4_IRQHandler+0x2>

20000400 <GPIO6_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <GPIO6_IRQHandler>

20000402 <GPIO7_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <GPIO7_IRQHandler>

20000404 <GPIO8_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <GPIO8_IRQHandler>

20000406 <GPIO9_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <GPIO9_IRQHandler>

20000408 <GPIO10_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <GPIO10_IRQHandler>

2000040a <GPIO11_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <GPIO11_IRQHandler>

2000040c <GPIO12_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <GPIO12_IRQHandler>

2000040e <GPIO13_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <GPIO13_IRQHandler>

20000410 <GPIO14_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <GPIO14_IRQHandler>

20000412 <GPIO15_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <GPIO15_IRQHandler>

20000414 <GPIO16_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <GPIO16_IRQHandler>

20000416 <GPIO17_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <GPIO17_IRQHandler>

20000418 <GPIO18_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <GPIO18_IRQHandler>

2000041a <GPIO19_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <GPIO19_IRQHandler>

2000041c <GPIO20_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <GPIO20_IRQHandler>

2000041e <GPIO21_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <GPIO21_IRQHandler>

20000420 <GPIO22_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <GPIO22_IRQHandler>

20000422 <GPIO23_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <GPIO23_IRQHandler>

20000424 <GPIO24_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <GPIO24_IRQHandler>

20000426 <GPIO25_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <GPIO25_IRQHandler>

20000428 <GPIO26_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <GPIO26_IRQHandler>

2000042a <GPIO27_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <GPIO27_IRQHandler>

2000042c <GPIO28_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <GPIO28_IRQHandler>

2000042e <GPIO29_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <GPIO29_IRQHandler>

20000430 <GPIO30_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <GPIO30_IRQHandler>

20000432 <GPIO31_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <GPIO31_IRQHandler>

20000434 <mscc_post_hw_cfg_init>:
20000434:	4770      	bx	lr

20000436 <RAM_INIT_PATTERN>:
20000436:	0000      	.short	0x0000
	...

2000043a <HEAP_INIT_PATTERN>:
2000043a:	a2a2      	.short	0xa2a2
2000043c:	a2a2      	.short	0xa2a2

2000043e <SF2_ESRAM_CR>:
2000043e:	8000      	.short	0x8000
20000440:	4003      	.short	0x4003

20000442 <SF2_DDR_CR>:
20000442:	8008      	.short	0x8008
20000444:	4003      	.short	0x4003

20000446 <SF2_ENVM_REMAP_CR>:
20000446:	8010      	.short	0x8010
20000448:	4003      	.short	0x4003

2000044a <SF2_DDRB_NB_SIZE>:
2000044a:	8030      	.short	0x8030
2000044c:	4003      	.short	0x4003

2000044e <SF2_DDRB_CR>:
2000044e:	8034      	.short	0x8034
20000450:	4003      	.short	0x4003

20000452 <SF2_EDAC_CR>:
20000452:	8038      	.short	0x8038
20000454:	4003      	.short	0x4003

20000456 <SF2_MDDR_MODE_CR>:
20000456:	0818      	.short	0x0818
20000458:	00004002 	.word	0x00004002
2000045c:	2000f000 	.word	0x2000f000
20000460:	20010000 	.word	0x20010000
20000464:	20004579 	.word	0x20004579
	...
20000470:	00000001 	.word	0x00000001
20000474:	00000000 	.word	0x00000000
20000478:	20000000 	.word	0x20000000
2000047c:	20000000 	.word	0x20000000
20000480:	20000190 	.word	0x20000190
20000484:	200004c0 	.word	0x200004c0
20000488:	200004c0 	.word	0x200004c0
2000048c:	2000a000 	.word	0x2000a000
20000490:	2000a000 	.word	0x2000a000
20000494:	2000a000 	.word	0x2000a000
20000498:	2000b540 	.word	0x2000b540
2000049c:	2000b540 	.word	0x2000b540
200004a0:	2000e000 	.word	0x2000e000
200004a4:	2000e000 	.word	0x2000e000
200004a8:	2000f000 	.word	0x2000f000
200004ac:	20004655 	.word	0x20004655
200004b0:	20000955 	.word	0x20000955
200004b4:	f3af 8000 	nop.w
200004b8:	f3af 8000 	nop.w
200004bc:	f3af 8000 	nop.w

Disassembly of section .text:

200004c0 <__do_global_dtors_aux>:
200004c0:	f24b 5340 	movw	r3, #46400	; 0xb540
200004c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004c8:	781a      	ldrb	r2, [r3, #0]
200004ca:	b90a      	cbnz	r2, 200004d0 <__do_global_dtors_aux+0x10>
200004cc:	2001      	movs	r0, #1
200004ce:	7018      	strb	r0, [r3, #0]
200004d0:	4770      	bx	lr
200004d2:	bf00      	nop

200004d4 <frame_dummy>:
200004d4:	f24a 0000 	movw	r0, #40960	; 0xa000
200004d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200004dc:	b508      	push	{r3, lr}
200004de:	6803      	ldr	r3, [r0, #0]
200004e0:	b12b      	cbz	r3, 200004ee <frame_dummy+0x1a>
200004e2:	f240 0300 	movw	r3, #0
200004e6:	f2c0 0300 	movt	r3, #0
200004ea:	b103      	cbz	r3, 200004ee <frame_dummy+0x1a>
200004ec:	4798      	blx	r3
200004ee:	bd08      	pop	{r3, pc}

200004f0 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using the MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start(void)
{
200004f0:	b480      	push	{r7}
200004f2:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1u;    /* enable timer */
200004f4:	f240 0300 	movw	r3, #0
200004f8:	f2c4 2308 	movt	r3, #16904	; 0x4208
200004fc:	f04f 0201 	mov.w	r2, #1
20000500:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
20000504:	46bd      	mov	sp, r7
20000506:	bc80      	pop	{r7}
20000508:	4770      	bx	lr
2000050a:	bf00      	nop

2000050c <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing from.
 */
static __INLINE void MSS_TIM1_load_immediate(uint32_t load_value)
{
2000050c:	b480      	push	{r7}
2000050e:	b083      	sub	sp, #12
20000510:	af00      	add	r7, sp, #0
20000512:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
20000514:	f244 0300 	movw	r3, #16384	; 0x4000
20000518:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000051c:	687a      	ldr	r2, [r7, #4]
2000051e:	605a      	str	r2, [r3, #4]
}
20000520:	f107 070c 	add.w	r7, r7, #12
20000524:	46bd      	mov	sp, r7
20000526:	bc80      	pop	{r7}
20000528:	4770      	bx	lr
2000052a:	bf00      	nop

2000052c <MSS_TIM1_clear_irq>:
  (ISR) in order to prevent the same interrupt event re-triggering a call to the
  ISR.

 */
static __INLINE void MSS_TIM1_clear_irq(void)
{
2000052c:	b480      	push	{r7}
2000052e:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1u;
20000530:	f244 0300 	movw	r3, #16384	; 0x4000
20000534:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000538:	f04f 0201 	mov.w	r2, #1
2000053c:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The “dsb” data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
2000053e:	f3bf 8f4f 	dsb	sy
}
20000542:	46bd      	mov	sp, r7
20000544:	bc80      	pop	{r7}
20000546:	4770      	bx	lr

20000548 <NMstim>:
int stat = 0;
bool stat_flag = false;

// Need to define this before closed loop functions
void NMstim(int command, int nmid)
{
20000548:	b480      	push	{r7}
2000054a:	b083      	sub	sp, #12
2000054c:	af00      	add	r7, sp, #0
2000054e:	6078      	str	r0, [r7, #4]
20000550:	6039      	str	r1, [r7, #0]
    switch (nmid)
20000552:	683b      	ldr	r3, [r7, #0]
20000554:	2b00      	cmp	r3, #0
20000556:	d002      	beq.n	2000055e <NMstim+0x16>
20000558:	2b01      	cmp	r3, #1
2000055a:	d01a      	beq.n	20000592 <NMstim+0x4a>
2000055c:	e032      	b.n	200005c4 <NMstim+0x7c>
    {
        case 0:
            *n0d2 = command;
2000055e:	f24a 030c 	movw	r3, #40972	; 0xa00c
20000562:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000566:	681b      	ldr	r3, [r3, #0]
20000568:	687a      	ldr	r2, [r7, #4]
2000056a:	601a      	str	r2, [r3, #0]
            *status = 0x1010;					// set
2000056c:	f24a 0304 	movw	r3, #40964	; 0xa004
20000570:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000574:	681b      	ldr	r3, [r3, #0]
20000576:	f241 0210 	movw	r2, #4112	; 0x1010
2000057a:	601a      	str	r2, [r3, #0]
            while((*status) & NM0_TXBUSY);
2000057c:	f24a 0304 	movw	r3, #40964	; 0xa004
20000580:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000584:	681b      	ldr	r3, [r3, #0]
20000586:	681b      	ldr	r3, [r3, #0]
20000588:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
2000058c:	2b00      	cmp	r3, #0
2000058e:	d1f5      	bne.n	2000057c <NMstim+0x34>
            break;
20000590:	e018      	b.n	200005c4 <NMstim+0x7c>
        case 1:
            *n1d2 = command;
20000592:	f24a 031c 	movw	r3, #40988	; 0xa01c
20000596:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000059a:	681b      	ldr	r3, [r3, #0]
2000059c:	687a      	ldr	r2, [r7, #4]
2000059e:	601a      	str	r2, [r3, #0]
            *status = 0x2020;					// set
200005a0:	f24a 0304 	movw	r3, #40964	; 0xa004
200005a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005a8:	681b      	ldr	r3, [r3, #0]
200005aa:	f242 0220 	movw	r2, #8224	; 0x2020
200005ae:	601a      	str	r2, [r3, #0]
            while((*status) & NM1_TXBUSY);
200005b0:	f24a 0304 	movw	r3, #40964	; 0xa004
200005b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005b8:	681b      	ldr	r3, [r3, #0]
200005ba:	681b      	ldr	r3, [r3, #0]
200005bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
200005c0:	2b00      	cmp	r3, #0
200005c2:	d1f5      	bne.n	200005b0 <NMstim+0x68>
            break;
        default:
            break;
    }
}
200005c4:	f107 070c 	add.w	r7, r7, #12
200005c8:	46bd      	mov	sp, r7
200005ca:	bc80      	pop	{r7}
200005cc:	4770      	bx	lr
200005ce:	bf00      	nop

200005d0 <writeNMreg>:
		}
	}
}

void writeNMreg(int nmid, int nm_addr, int data)
{
200005d0:	b480      	push	{r7}
200005d2:	b087      	sub	sp, #28
200005d4:	af00      	add	r7, sp, #0
200005d6:	60f8      	str	r0, [r7, #12]
200005d8:	60b9      	str	r1, [r7, #8]
200005da:	607a      	str	r2, [r7, #4]
	int i;

	switch (nmid){
200005dc:	68fb      	ldr	r3, [r7, #12]
200005de:	2b00      	cmp	r3, #0
200005e0:	d003      	beq.n	200005ea <writeNMreg+0x1a>
200005e2:	2b01      	cmp	r3, #1
200005e4:	f000 80d7 	beq.w	20000796 <writeNMreg+0x1c6>
200005e8:	e1ae      	b.n	20000948 <writeNMreg+0x378>
	case 0:
		// need to update the channel select vector if writing to NM_REC_ENABLE reg
		if (nm_addr == NM_REC_ENABLE0_REG)
200005ea:	68bb      	ldr	r3, [r7, #8]
200005ec:	2b04      	cmp	r3, #4
200005ee:	d125      	bne.n	2000063c <writeNMreg+0x6c>
		{
			// channels 0-15
			for (i=0; i<16; i++)
200005f0:	f04f 0300 	mov.w	r3, #0
200005f4:	617b      	str	r3, [r7, #20]
200005f6:	e01d      	b.n	20000634 <writeNMreg+0x64>
			{
				if (((data >> i) & 1) == 1)
200005f8:	687a      	ldr	r2, [r7, #4]
200005fa:	697b      	ldr	r3, [r7, #20]
200005fc:	fa42 f303 	asr.w	r3, r2, r3
20000600:	f003 0301 	and.w	r3, r3, #1
20000604:	b2db      	uxtb	r3, r3
20000606:	2b00      	cmp	r3, #0
20000608:	d008      	beq.n	2000061c <writeNMreg+0x4c>
				{
					sel_data_vector[i] = 1;
2000060a:	697a      	ldr	r2, [r7, #20]
2000060c:	f64b 4398 	movw	r3, #48280	; 0xbc98
20000610:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000614:	f04f 0101 	mov.w	r1, #1
20000618:	5499      	strb	r1, [r3, r2]
2000061a:	e007      	b.n	2000062c <writeNMreg+0x5c>
				}
				else
				{
					sel_data_vector[i] = 0;
2000061c:	697a      	ldr	r2, [r7, #20]
2000061e:	f64b 4398 	movw	r3, #48280	; 0xbc98
20000622:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000626:	f04f 0100 	mov.w	r1, #0
2000062a:	5499      	strb	r1, [r3, r2]
	case 0:
		// need to update the channel select vector if writing to NM_REC_ENABLE reg
		if (nm_addr == NM_REC_ENABLE0_REG)
		{
			// channels 0-15
			for (i=0; i<16; i++)
2000062c:	697b      	ldr	r3, [r7, #20]
2000062e:	f103 0301 	add.w	r3, r3, #1
20000632:	617b      	str	r3, [r7, #20]
20000634:	697b      	ldr	r3, [r7, #20]
20000636:	2b0f      	cmp	r3, #15
20000638:	ddde      	ble.n	200005f8 <writeNMreg+0x28>
2000063a:	e085      	b.n	20000748 <writeNMreg+0x178>
				{
					sel_data_vector[i] = 0;
				}
			}
		}
		else if (nm_addr == NM_REC_ENABLE1_REG)
2000063c:	68bb      	ldr	r3, [r7, #8]
2000063e:	2b05      	cmp	r3, #5
20000640:	d129      	bne.n	20000696 <writeNMreg+0xc6>
		{
			// channels 16-31
			for (i=0; i<16; i++)
20000642:	f04f 0300 	mov.w	r3, #0
20000646:	617b      	str	r3, [r7, #20]
20000648:	e021      	b.n	2000068e <writeNMreg+0xbe>
			{
				if (((data >> i) & 1) == 1)
2000064a:	687a      	ldr	r2, [r7, #4]
2000064c:	697b      	ldr	r3, [r7, #20]
2000064e:	fa42 f303 	asr.w	r3, r2, r3
20000652:	f003 0301 	and.w	r3, r3, #1
20000656:	b2db      	uxtb	r3, r3
20000658:	2b00      	cmp	r3, #0
2000065a:	d00a      	beq.n	20000672 <writeNMreg+0xa2>
				{
					sel_data_vector[i+16] = 1;
2000065c:	697b      	ldr	r3, [r7, #20]
2000065e:	f103 0210 	add.w	r2, r3, #16
20000662:	f64b 4398 	movw	r3, #48280	; 0xbc98
20000666:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000066a:	f04f 0101 	mov.w	r1, #1
2000066e:	5499      	strb	r1, [r3, r2]
20000670:	e009      	b.n	20000686 <writeNMreg+0xb6>
				}
				else
				{
					sel_data_vector[i+16] = 0;
20000672:	697b      	ldr	r3, [r7, #20]
20000674:	f103 0210 	add.w	r2, r3, #16
20000678:	f64b 4398 	movw	r3, #48280	; 0xbc98
2000067c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000680:	f04f 0100 	mov.w	r1, #0
20000684:	5499      	strb	r1, [r3, r2]
			}
		}
		else if (nm_addr == NM_REC_ENABLE1_REG)
		{
			// channels 16-31
			for (i=0; i<16; i++)
20000686:	697b      	ldr	r3, [r7, #20]
20000688:	f103 0301 	add.w	r3, r3, #1
2000068c:	617b      	str	r3, [r7, #20]
2000068e:	697b      	ldr	r3, [r7, #20]
20000690:	2b0f      	cmp	r3, #15
20000692:	ddda      	ble.n	2000064a <writeNMreg+0x7a>
20000694:	e058      	b.n	20000748 <writeNMreg+0x178>
				{
					sel_data_vector[i+16] = 0;
				}
			}
		}
		else if (nm_addr == NM_REC_ENABLE2_REG)
20000696:	68bb      	ldr	r3, [r7, #8]
20000698:	2b06      	cmp	r3, #6
2000069a:	d129      	bne.n	200006f0 <writeNMreg+0x120>
		{
			// channels 32-47
			for (i=0; i<16; i++)
2000069c:	f04f 0300 	mov.w	r3, #0
200006a0:	617b      	str	r3, [r7, #20]
200006a2:	e021      	b.n	200006e8 <writeNMreg+0x118>
			{
				if (((data >> i) & 1) == 1)
200006a4:	687a      	ldr	r2, [r7, #4]
200006a6:	697b      	ldr	r3, [r7, #20]
200006a8:	fa42 f303 	asr.w	r3, r2, r3
200006ac:	f003 0301 	and.w	r3, r3, #1
200006b0:	b2db      	uxtb	r3, r3
200006b2:	2b00      	cmp	r3, #0
200006b4:	d00a      	beq.n	200006cc <writeNMreg+0xfc>
				{
					sel_data_vector[i+32] = 1;
200006b6:	697b      	ldr	r3, [r7, #20]
200006b8:	f103 0220 	add.w	r2, r3, #32
200006bc:	f64b 4398 	movw	r3, #48280	; 0xbc98
200006c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006c4:	f04f 0101 	mov.w	r1, #1
200006c8:	5499      	strb	r1, [r3, r2]
200006ca:	e009      	b.n	200006e0 <writeNMreg+0x110>
				}
				else
				{
					sel_data_vector[i+32] = 0;
200006cc:	697b      	ldr	r3, [r7, #20]
200006ce:	f103 0220 	add.w	r2, r3, #32
200006d2:	f64b 4398 	movw	r3, #48280	; 0xbc98
200006d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006da:	f04f 0100 	mov.w	r1, #0
200006de:	5499      	strb	r1, [r3, r2]
			}
		}
		else if (nm_addr == NM_REC_ENABLE2_REG)
		{
			// channels 32-47
			for (i=0; i<16; i++)
200006e0:	697b      	ldr	r3, [r7, #20]
200006e2:	f103 0301 	add.w	r3, r3, #1
200006e6:	617b      	str	r3, [r7, #20]
200006e8:	697b      	ldr	r3, [r7, #20]
200006ea:	2b0f      	cmp	r3, #15
200006ec:	ddda      	ble.n	200006a4 <writeNMreg+0xd4>
200006ee:	e02b      	b.n	20000748 <writeNMreg+0x178>
				{
					sel_data_vector[i+32] = 0;
				}
			}
		}
		else if (nm_addr == NM_REC_ENABLE3_REG)
200006f0:	68bb      	ldr	r3, [r7, #8]
200006f2:	2b07      	cmp	r3, #7
200006f4:	d128      	bne.n	20000748 <writeNMreg+0x178>
		{
			// channels 48-63
			for (i=0; i<16; i++)
200006f6:	f04f 0300 	mov.w	r3, #0
200006fa:	617b      	str	r3, [r7, #20]
200006fc:	e021      	b.n	20000742 <writeNMreg+0x172>
			{
				if (((data >> i) & 1) == 1)
200006fe:	687a      	ldr	r2, [r7, #4]
20000700:	697b      	ldr	r3, [r7, #20]
20000702:	fa42 f303 	asr.w	r3, r2, r3
20000706:	f003 0301 	and.w	r3, r3, #1
2000070a:	b2db      	uxtb	r3, r3
2000070c:	2b00      	cmp	r3, #0
2000070e:	d00a      	beq.n	20000726 <writeNMreg+0x156>
				{
					sel_data_vector[i+48] = 1;
20000710:	697b      	ldr	r3, [r7, #20]
20000712:	f103 0230 	add.w	r2, r3, #48	; 0x30
20000716:	f64b 4398 	movw	r3, #48280	; 0xbc98
2000071a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000071e:	f04f 0101 	mov.w	r1, #1
20000722:	5499      	strb	r1, [r3, r2]
20000724:	e009      	b.n	2000073a <writeNMreg+0x16a>
				}
				else
				{
					sel_data_vector[i+48] = 0;
20000726:	697b      	ldr	r3, [r7, #20]
20000728:	f103 0230 	add.w	r2, r3, #48	; 0x30
2000072c:	f64b 4398 	movw	r3, #48280	; 0xbc98
20000730:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000734:	f04f 0100 	mov.w	r1, #0
20000738:	5499      	strb	r1, [r3, r2]
			}
		}
		else if (nm_addr == NM_REC_ENABLE3_REG)
		{
			// channels 48-63
			for (i=0; i<16; i++)
2000073a:	697b      	ldr	r3, [r7, #20]
2000073c:	f103 0301 	add.w	r3, r3, #1
20000740:	617b      	str	r3, [r7, #20]
20000742:	697b      	ldr	r3, [r7, #20]
20000744:	2b0f      	cmp	r3, #15
20000746:	ddda      	ble.n	200006fe <writeNMreg+0x12e>
					sel_data_vector[i+48] = 0;
				}
			}
		}

		*n0d2 = (nm_addr << 16) | data;
20000748:	f24a 030c 	movw	r3, #40972	; 0xa00c
2000074c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000750:	681b      	ldr	r3, [r3, #0]
20000752:	68ba      	ldr	r2, [r7, #8]
20000754:	ea4f 4102 	mov.w	r1, r2, lsl #16
20000758:	687a      	ldr	r2, [r7, #4]
2000075a:	ea41 0202 	orr.w	r2, r1, r2
2000075e:	601a      	str	r2, [r3, #0]
		*n0d1 = OP_WRITE;						// select register operation (1 = write, 0 = read
20000760:	f24a 0308 	movw	r3, #40968	; 0xa008
20000764:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000768:	681b      	ldr	r3, [r3, #0]
2000076a:	f04f 0201 	mov.w	r2, #1
2000076e:	601a      	str	r2, [r3, #0]
		*status = NM0_START;					// set
20000770:	f24a 0304 	movw	r3, #40964	; 0xa004
20000774:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000778:	681b      	ldr	r3, [r3, #0]
2000077a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
2000077e:	601a      	str	r2, [r3, #0]
		while((*status) & NM0_TXBUSY);
20000780:	f24a 0304 	movw	r3, #40964	; 0xa004
20000784:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000788:	681b      	ldr	r3, [r3, #0]
2000078a:	681b      	ldr	r3, [r3, #0]
2000078c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
20000790:	2b00      	cmp	r3, #0
20000792:	d1f5      	bne.n	20000780 <writeNMreg+0x1b0>
		break;
20000794:	e0d8      	b.n	20000948 <writeNMreg+0x378>
	case 1:
		// need to update the channel select vector if writing to NM_REC_ENABLE reg
		if (nm_addr == NM_REC_ENABLE0_REG)
20000796:	68bb      	ldr	r3, [r7, #8]
20000798:	2b04      	cmp	r3, #4
2000079a:	d129      	bne.n	200007f0 <writeNMreg+0x220>
		{
			// channels 64-79
			for (i=0; i<16; i++)
2000079c:	f04f 0300 	mov.w	r3, #0
200007a0:	617b      	str	r3, [r7, #20]
200007a2:	e021      	b.n	200007e8 <writeNMreg+0x218>
			{
				if (((data >> i) & 1) == 1)
200007a4:	687a      	ldr	r2, [r7, #4]
200007a6:	697b      	ldr	r3, [r7, #20]
200007a8:	fa42 f303 	asr.w	r3, r2, r3
200007ac:	f003 0301 	and.w	r3, r3, #1
200007b0:	b2db      	uxtb	r3, r3
200007b2:	2b00      	cmp	r3, #0
200007b4:	d00a      	beq.n	200007cc <writeNMreg+0x1fc>
				{
					sel_data_vector[i+64] = 1;
200007b6:	697b      	ldr	r3, [r7, #20]
200007b8:	f103 0240 	add.w	r2, r3, #64	; 0x40
200007bc:	f64b 4398 	movw	r3, #48280	; 0xbc98
200007c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007c4:	f04f 0101 	mov.w	r1, #1
200007c8:	5499      	strb	r1, [r3, r2]
200007ca:	e009      	b.n	200007e0 <writeNMreg+0x210>
				}
				else
				{
					sel_data_vector[i+64] = 0;
200007cc:	697b      	ldr	r3, [r7, #20]
200007ce:	f103 0240 	add.w	r2, r3, #64	; 0x40
200007d2:	f64b 4398 	movw	r3, #48280	; 0xbc98
200007d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007da:	f04f 0100 	mov.w	r1, #0
200007de:	5499      	strb	r1, [r3, r2]
	case 1:
		// need to update the channel select vector if writing to NM_REC_ENABLE reg
		if (nm_addr == NM_REC_ENABLE0_REG)
		{
			// channels 64-79
			for (i=0; i<16; i++)
200007e0:	697b      	ldr	r3, [r7, #20]
200007e2:	f103 0301 	add.w	r3, r3, #1
200007e6:	617b      	str	r3, [r7, #20]
200007e8:	697b      	ldr	r3, [r7, #20]
200007ea:	2b0f      	cmp	r3, #15
200007ec:	ddda      	ble.n	200007a4 <writeNMreg+0x1d4>
200007ee:	e085      	b.n	200008fc <writeNMreg+0x32c>
				{
					sel_data_vector[i+64] = 0;
				}
			}
		}
		else if (nm_addr == NM_REC_ENABLE1_REG)
200007f0:	68bb      	ldr	r3, [r7, #8]
200007f2:	2b05      	cmp	r3, #5
200007f4:	d129      	bne.n	2000084a <writeNMreg+0x27a>
		{
			// channels 80-95
			for (i=0; i<16; i++)
200007f6:	f04f 0300 	mov.w	r3, #0
200007fa:	617b      	str	r3, [r7, #20]
200007fc:	e021      	b.n	20000842 <writeNMreg+0x272>
			{
				if (((data >> i) & 1) == 1)
200007fe:	687a      	ldr	r2, [r7, #4]
20000800:	697b      	ldr	r3, [r7, #20]
20000802:	fa42 f303 	asr.w	r3, r2, r3
20000806:	f003 0301 	and.w	r3, r3, #1
2000080a:	b2db      	uxtb	r3, r3
2000080c:	2b00      	cmp	r3, #0
2000080e:	d00a      	beq.n	20000826 <writeNMreg+0x256>
				{
					sel_data_vector[i+80] = 1;
20000810:	697b      	ldr	r3, [r7, #20]
20000812:	f103 0250 	add.w	r2, r3, #80	; 0x50
20000816:	f64b 4398 	movw	r3, #48280	; 0xbc98
2000081a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000081e:	f04f 0101 	mov.w	r1, #1
20000822:	5499      	strb	r1, [r3, r2]
20000824:	e009      	b.n	2000083a <writeNMreg+0x26a>
				}
				else
				{
					sel_data_vector[i+80] = 0;
20000826:	697b      	ldr	r3, [r7, #20]
20000828:	f103 0250 	add.w	r2, r3, #80	; 0x50
2000082c:	f64b 4398 	movw	r3, #48280	; 0xbc98
20000830:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000834:	f04f 0100 	mov.w	r1, #0
20000838:	5499      	strb	r1, [r3, r2]
			}
		}
		else if (nm_addr == NM_REC_ENABLE1_REG)
		{
			// channels 80-95
			for (i=0; i<16; i++)
2000083a:	697b      	ldr	r3, [r7, #20]
2000083c:	f103 0301 	add.w	r3, r3, #1
20000840:	617b      	str	r3, [r7, #20]
20000842:	697b      	ldr	r3, [r7, #20]
20000844:	2b0f      	cmp	r3, #15
20000846:	ddda      	ble.n	200007fe <writeNMreg+0x22e>
20000848:	e058      	b.n	200008fc <writeNMreg+0x32c>
				{
					sel_data_vector[i+80] = 0;
				}
			}
		}
		else if (nm_addr == NM_REC_ENABLE2_REG)
2000084a:	68bb      	ldr	r3, [r7, #8]
2000084c:	2b06      	cmp	r3, #6
2000084e:	d129      	bne.n	200008a4 <writeNMreg+0x2d4>
		{
			// channels 96-111
			for (i=0; i<16; i++)
20000850:	f04f 0300 	mov.w	r3, #0
20000854:	617b      	str	r3, [r7, #20]
20000856:	e021      	b.n	2000089c <writeNMreg+0x2cc>
			{
				if (((data >> i) & 1) == 1)
20000858:	687a      	ldr	r2, [r7, #4]
2000085a:	697b      	ldr	r3, [r7, #20]
2000085c:	fa42 f303 	asr.w	r3, r2, r3
20000860:	f003 0301 	and.w	r3, r3, #1
20000864:	b2db      	uxtb	r3, r3
20000866:	2b00      	cmp	r3, #0
20000868:	d00a      	beq.n	20000880 <writeNMreg+0x2b0>
				{
					sel_data_vector[i+96] = 1;
2000086a:	697b      	ldr	r3, [r7, #20]
2000086c:	f103 0260 	add.w	r2, r3, #96	; 0x60
20000870:	f64b 4398 	movw	r3, #48280	; 0xbc98
20000874:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000878:	f04f 0101 	mov.w	r1, #1
2000087c:	5499      	strb	r1, [r3, r2]
2000087e:	e009      	b.n	20000894 <writeNMreg+0x2c4>
				}
				else
				{
					sel_data_vector[i+96] = 0;
20000880:	697b      	ldr	r3, [r7, #20]
20000882:	f103 0260 	add.w	r2, r3, #96	; 0x60
20000886:	f64b 4398 	movw	r3, #48280	; 0xbc98
2000088a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000088e:	f04f 0100 	mov.w	r1, #0
20000892:	5499      	strb	r1, [r3, r2]
			}
		}
		else if (nm_addr == NM_REC_ENABLE2_REG)
		{
			// channels 96-111
			for (i=0; i<16; i++)
20000894:	697b      	ldr	r3, [r7, #20]
20000896:	f103 0301 	add.w	r3, r3, #1
2000089a:	617b      	str	r3, [r7, #20]
2000089c:	697b      	ldr	r3, [r7, #20]
2000089e:	2b0f      	cmp	r3, #15
200008a0:	ddda      	ble.n	20000858 <writeNMreg+0x288>
200008a2:	e02b      	b.n	200008fc <writeNMreg+0x32c>
				{
					sel_data_vector[i+96] = 0;
				}
			}
		}
		else if (nm_addr == NM_REC_ENABLE3_REG)
200008a4:	68bb      	ldr	r3, [r7, #8]
200008a6:	2b07      	cmp	r3, #7
200008a8:	d128      	bne.n	200008fc <writeNMreg+0x32c>
		{
			// channels 112-127
			for (i=0; i<16; i++)
200008aa:	f04f 0300 	mov.w	r3, #0
200008ae:	617b      	str	r3, [r7, #20]
200008b0:	e021      	b.n	200008f6 <writeNMreg+0x326>
			{
				if (((data >> i) & 1) == 1)
200008b2:	687a      	ldr	r2, [r7, #4]
200008b4:	697b      	ldr	r3, [r7, #20]
200008b6:	fa42 f303 	asr.w	r3, r2, r3
200008ba:	f003 0301 	and.w	r3, r3, #1
200008be:	b2db      	uxtb	r3, r3
200008c0:	2b00      	cmp	r3, #0
200008c2:	d00a      	beq.n	200008da <writeNMreg+0x30a>
				{
					sel_data_vector[i+112] = 1;
200008c4:	697b      	ldr	r3, [r7, #20]
200008c6:	f103 0270 	add.w	r2, r3, #112	; 0x70
200008ca:	f64b 4398 	movw	r3, #48280	; 0xbc98
200008ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008d2:	f04f 0101 	mov.w	r1, #1
200008d6:	5499      	strb	r1, [r3, r2]
200008d8:	e009      	b.n	200008ee <writeNMreg+0x31e>
				}
				else
				{
					sel_data_vector[i+112] = 0;
200008da:	697b      	ldr	r3, [r7, #20]
200008dc:	f103 0270 	add.w	r2, r3, #112	; 0x70
200008e0:	f64b 4398 	movw	r3, #48280	; 0xbc98
200008e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008e8:	f04f 0100 	mov.w	r1, #0
200008ec:	5499      	strb	r1, [r3, r2]
			}
		}
		else if (nm_addr == NM_REC_ENABLE3_REG)
		{
			// channels 112-127
			for (i=0; i<16; i++)
200008ee:	697b      	ldr	r3, [r7, #20]
200008f0:	f103 0301 	add.w	r3, r3, #1
200008f4:	617b      	str	r3, [r7, #20]
200008f6:	697b      	ldr	r3, [r7, #20]
200008f8:	2b0f      	cmp	r3, #15
200008fa:	ddda      	ble.n	200008b2 <writeNMreg+0x2e2>
					sel_data_vector[i+112] = 0;
				}
			}
		}

		*n1d2 = (nm_addr << 16) | data;
200008fc:	f24a 031c 	movw	r3, #40988	; 0xa01c
20000900:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000904:	681b      	ldr	r3, [r3, #0]
20000906:	68ba      	ldr	r2, [r7, #8]
20000908:	ea4f 4102 	mov.w	r1, r2, lsl #16
2000090c:	687a      	ldr	r2, [r7, #4]
2000090e:	ea41 0202 	orr.w	r2, r1, r2
20000912:	601a      	str	r2, [r3, #0]
		*n1d1 = OP_WRITE;						// select register operation (1 = write, 0 = read
20000914:	f24a 0318 	movw	r3, #40984	; 0xa018
20000918:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000091c:	681b      	ldr	r3, [r3, #0]
2000091e:	f04f 0201 	mov.w	r2, #1
20000922:	601a      	str	r2, [r3, #0]
		*status = NM1_START;					// set
20000924:	f24a 0304 	movw	r3, #40964	; 0xa004
20000928:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000092c:	681b      	ldr	r3, [r3, #0]
2000092e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20000932:	601a      	str	r2, [r3, #0]
		while((*status) & NM1_TXBUSY);
20000934:	f24a 0304 	movw	r3, #40964	; 0xa004
20000938:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000093c:	681b      	ldr	r3, [r3, #0]
2000093e:	681b      	ldr	r3, [r3, #0]
20000940:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
20000944:	2b00      	cmp	r3, #0
20000946:	d1f5      	bne.n	20000934 <writeNMreg+0x364>
		break;
	default:
		break;
	}
}
20000948:	f107 071c 	add.w	r7, r7, #28
2000094c:	46bd      	mov	sp, r7
2000094e:	bc80      	pop	{r7}
20000950:	4770      	bx	lr
20000952:	bf00      	nop

20000954 <main>:
	}
}

bool closed_loop = false;

int main() {
20000954:	b590      	push	{r4, r7, lr}
20000956:	b08f      	sub	sp, #60	; 0x3c
20000958:	af02      	add	r7, sp, #8

	srand(0);
2000095a:	f04f 0000 	mov.w	r0, #0
2000095e:	f004 fa47 	bl	20004df0 <srand>

	SYSREG->SOFT_RST_CR |= SYSREG_FPGA_SOFTRESET_MASK;
20000962:	f248 0300 	movw	r3, #32768	; 0x8000
20000966:	f2c4 0303 	movt	r3, #16387	; 0x4003
2000096a:	f248 0200 	movw	r2, #32768	; 0x8000
2000096e:	f2c4 0203 	movt	r2, #16387	; 0x4003
20000972:	6c92      	ldr	r2, [r2, #72]	; 0x48
20000974:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
20000978:	649a      	str	r2, [r3, #72]	; 0x48
	SYSREG->SOFT_RST_CR &= ~SYSREG_FPGA_SOFTRESET_MASK;
2000097a:	f248 0300 	movw	r3, #32768	; 0x8000
2000097e:	f2c4 0303 	movt	r3, #16387	; 0x4003
20000982:	f248 0200 	movw	r2, #32768	; 0x8000
20000986:	f2c4 0203 	movt	r2, #16387	; 0x4003
2000098a:	6c92      	ldr	r2, [r2, #72]	; 0x48
2000098c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
20000990:	649a      	str	r2, [r3, #72]	; 0x48

	// Initialize SPI_0
	MSS_SPI_init(&g_mss_spi0);
20000992:	f64d 6084 	movw	r0, #56964	; 0xde84
20000996:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000099a:	f002 fae9 	bl	20002f70 <MSS_SPI_init>
	MSS_SPI_configure_master_mode(&g_mss_spi0,
2000099e:	f04f 0308 	mov.w	r3, #8
200009a2:	9300      	str	r3, [sp, #0]
200009a4:	f64d 6084 	movw	r0, #56964	; 0xde84
200009a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009ac:	f04f 0100 	mov.w	r1, #0
200009b0:	f04f 0200 	mov.w	r2, #0
200009b4:	f04f 0308 	mov.w	r3, #8
200009b8:	f002 fc24 	bl	20003204 <MSS_SPI_configure_master_mode>
			8u, // 20MHz/8 = 2.5MHz clock
			MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE); //needed for transmitting in blocks

	//	accel_init();

	int i = 0, j = 0;
200009bc:	f04f 0300 	mov.w	r3, #0
200009c0:	60fb      	str	r3, [r7, #12]
200009c2:	f04f 0300 	mov.w	r3, #0
200009c6:	613b      	str	r3, [r7, #16]
	uint8_t buf_idx;

	writeNMreg(0, NM_REC_CONFIG_REG, 0x3884); // turn on rec_en
200009c8:	f04f 0000 	mov.w	r0, #0
200009cc:	f04f 010c 	mov.w	r1, #12
200009d0:	f643 0284 	movw	r2, #14468	; 0x3884
200009d4:	f7ff fdfc 	bl	200005d0 <writeNMreg>
	writeNMreg(1, NM_REC_CONFIG_REG, 0x3884); // turn on rec_en
200009d8:	f04f 0001 	mov.w	r0, #1
200009dc:	f04f 010c 	mov.w	r1, #12
200009e0:	f643 0284 	movw	r2, #14468	; 0x3884
200009e4:	f7ff fdf4 	bl	200005d0 <writeNMreg>
	writeNMreg(0, NM_REC_CONFIG_REG, 0x3884); // turn on rec_en
200009e8:	f04f 0000 	mov.w	r0, #0
200009ec:	f04f 010c 	mov.w	r1, #12
200009f0:	f643 0284 	movw	r2, #14468	; 0x3884
200009f4:	f7ff fdec 	bl	200005d0 <writeNMreg>
	writeNMreg(1, NM_REC_CONFIG_REG, 0x3884); // turn on rec_en
200009f8:	f04f 0001 	mov.w	r0, #1
200009fc:	f04f 010c 	mov.w	r1, #12
20000a00:	f643 0284 	movw	r2, #14468	; 0x3884
20000a04:	f7ff fde4 	bl	200005d0 <writeNMreg>

	writeNMreg(0, NM_PWR_CONFIG_REG, 0x0001); //change LV charge pump from 3:1 to 2:1
20000a08:	f04f 0000 	mov.w	r0, #0
20000a0c:	f04f 0102 	mov.w	r1, #2
20000a10:	f04f 0201 	mov.w	r2, #1
20000a14:	f7ff fddc 	bl	200005d0 <writeNMreg>
	writeNMreg(1, NM_PWR_CONFIG_REG, 0x0001); //change LV charge pump from 3:1 to 2:1
20000a18:	f04f 0001 	mov.w	r0, #1
20000a1c:	f04f 0102 	mov.w	r1, #2
20000a20:	f04f 0201 	mov.w	r2, #1
20000a24:	f7ff fdd4 	bl	200005d0 <writeNMreg>
	writeNMreg(0, NM_PWR_CONFIG_REG, 0x0001); //change LV charge pump from 3:1 to 2:1
20000a28:	f04f 0000 	mov.w	r0, #0
20000a2c:	f04f 0102 	mov.w	r1, #2
20000a30:	f04f 0201 	mov.w	r2, #1
20000a34:	f7ff fdcc 	bl	200005d0 <writeNMreg>
	writeNMreg(1, NM_PWR_CONFIG_REG, 0x0001); //change LV charge pump from 3:1 to 2:1
20000a38:	f04f 0001 	mov.w	r0, #1
20000a3c:	f04f 0102 	mov.w	r1, #2
20000a40:	f04f 0201 	mov.w	r2, #1
20000a44:	f7ff fdc4 	bl	200005d0 <writeNMreg>

	// set first 96 channels to enabled. saves time from enabling them from the GUI
	writeNMreg(0, NM_REC_ENABLE0_REG, 0xFFFF);
20000a48:	f04f 0000 	mov.w	r0, #0
20000a4c:	f04f 0104 	mov.w	r1, #4
20000a50:	f64f 72ff 	movw	r2, #65535	; 0xffff
20000a54:	f7ff fdbc 	bl	200005d0 <writeNMreg>
	writeNMreg(0, NM_REC_ENABLE1_REG, 0xFFFF);
20000a58:	f04f 0000 	mov.w	r0, #0
20000a5c:	f04f 0105 	mov.w	r1, #5
20000a60:	f64f 72ff 	movw	r2, #65535	; 0xffff
20000a64:	f7ff fdb4 	bl	200005d0 <writeNMreg>
	writeNMreg(0, NM_REC_ENABLE2_REG, 0xFFFF);
20000a68:	f04f 0000 	mov.w	r0, #0
20000a6c:	f04f 0106 	mov.w	r1, #6
20000a70:	f64f 72ff 	movw	r2, #65535	; 0xffff
20000a74:	f7ff fdac 	bl	200005d0 <writeNMreg>
	writeNMreg(0, NM_REC_ENABLE3_REG, 0xFFFF);
20000a78:	f04f 0000 	mov.w	r0, #0
20000a7c:	f04f 0107 	mov.w	r1, #7
20000a80:	f64f 72ff 	movw	r2, #65535	; 0xffff
20000a84:	f7ff fda4 	bl	200005d0 <writeNMreg>

	writeNMreg(1, NM_REC_ENABLE0_REG, 0xFFFF);
20000a88:	f04f 0001 	mov.w	r0, #1
20000a8c:	f04f 0104 	mov.w	r1, #4
20000a90:	f64f 72ff 	movw	r2, #65535	; 0xffff
20000a94:	f7ff fd9c 	bl	200005d0 <writeNMreg>
	writeNMreg(1, NM_REC_ENABLE1_REG, 0xFFFF);
20000a98:	f04f 0001 	mov.w	r0, #1
20000a9c:	f04f 0105 	mov.w	r1, #5
20000aa0:	f64f 72ff 	movw	r2, #65535	; 0xffff
20000aa4:	f7ff fd94 	bl	200005d0 <writeNMreg>
	writeNMreg(1, NM_REC_ENABLE2_REG, 0x0000);
20000aa8:	f04f 0001 	mov.w	r0, #1
20000aac:	f04f 0106 	mov.w	r1, #6
20000ab0:	f04f 0200 	mov.w	r2, #0
20000ab4:	f7ff fd8c 	bl	200005d0 <writeNMreg>
	writeNMreg(1, NM_REC_ENABLE3_REG, 0x0000);
20000ab8:	f04f 0001 	mov.w	r0, #1
20000abc:	f04f 0107 	mov.w	r1, #7
20000ac0:	f04f 0200 	mov.w	r2, #0
20000ac4:	f7ff fd84 	bl	200005d0 <writeNMreg>

	writeNMreg(0, NM_REC_ENABLE0_REG, 0xFFFF);
20000ac8:	f04f 0000 	mov.w	r0, #0
20000acc:	f04f 0104 	mov.w	r1, #4
20000ad0:	f64f 72ff 	movw	r2, #65535	; 0xffff
20000ad4:	f7ff fd7c 	bl	200005d0 <writeNMreg>
	writeNMreg(0, NM_REC_ENABLE1_REG, 0xFFFF);
20000ad8:	f04f 0000 	mov.w	r0, #0
20000adc:	f04f 0105 	mov.w	r1, #5
20000ae0:	f64f 72ff 	movw	r2, #65535	; 0xffff
20000ae4:	f7ff fd74 	bl	200005d0 <writeNMreg>
	writeNMreg(0, NM_REC_ENABLE2_REG, 0xFFFF);
20000ae8:	f04f 0000 	mov.w	r0, #0
20000aec:	f04f 0106 	mov.w	r1, #6
20000af0:	f64f 72ff 	movw	r2, #65535	; 0xffff
20000af4:	f7ff fd6c 	bl	200005d0 <writeNMreg>
	writeNMreg(0, NM_REC_ENABLE3_REG, 0xFFFF);
20000af8:	f04f 0000 	mov.w	r0, #0
20000afc:	f04f 0107 	mov.w	r1, #7
20000b00:	f64f 72ff 	movw	r2, #65535	; 0xffff
20000b04:	f7ff fd64 	bl	200005d0 <writeNMreg>

	writeNMreg(1, NM_REC_ENABLE0_REG, 0xFFFF);
20000b08:	f04f 0001 	mov.w	r0, #1
20000b0c:	f04f 0104 	mov.w	r1, #4
20000b10:	f64f 72ff 	movw	r2, #65535	; 0xffff
20000b14:	f7ff fd5c 	bl	200005d0 <writeNMreg>
	writeNMreg(1, NM_REC_ENABLE1_REG, 0xFFFF);
20000b18:	f04f 0001 	mov.w	r0, #1
20000b1c:	f04f 0105 	mov.w	r1, #5
20000b20:	f64f 72ff 	movw	r2, #65535	; 0xffff
20000b24:	f7ff fd54 	bl	200005d0 <writeNMreg>
	writeNMreg(1, NM_REC_ENABLE2_REG, 0x0000);
20000b28:	f04f 0001 	mov.w	r0, #1
20000b2c:	f04f 0106 	mov.w	r1, #6
20000b30:	f04f 0200 	mov.w	r2, #0
20000b34:	f7ff fd4c 	bl	200005d0 <writeNMreg>
	writeNMreg(1, NM_REC_ENABLE3_REG, 0x0000);
20000b38:	f04f 0001 	mov.w	r0, #1
20000b3c:	f04f 0107 	mov.w	r1, #7
20000b40:	f04f 0200 	mov.w	r2, #0
20000b44:	f7ff fd44 	bl	200005d0 <writeNMreg>

	writeNMreg(0, NM_SYS_CONFIG_REG, 0x4000);
20000b48:	f04f 0000 	mov.w	r0, #0
20000b4c:	f04f 010d 	mov.w	r1, #13
20000b50:	f44f 4280 	mov.w	r2, #16384	; 0x4000
20000b54:	f7ff fd3c 	bl	200005d0 <writeNMreg>
	writeNMreg(0, NM_SYS_CONFIG_REG, 0x4000);
20000b58:	f04f 0000 	mov.w	r0, #0
20000b5c:	f04f 010d 	mov.w	r1, #13
20000b60:	f44f 4280 	mov.w	r2, #16384	; 0x4000
20000b64:	f7ff fd34 	bl	200005d0 <writeNMreg>
	writeNMreg(1, NM_SYS_CONFIG_REG, 0x4000);
20000b68:	f04f 0001 	mov.w	r0, #1
20000b6c:	f04f 010d 	mov.w	r1, #13
20000b70:	f44f 4280 	mov.w	r2, #16384	; 0x4000
20000b74:	f7ff fd2c 	bl	200005d0 <writeNMreg>
	writeNMreg(1, NM_SYS_CONFIG_REG, 0x4000);
20000b78:	f04f 0001 	mov.w	r0, #1
20000b7c:	f04f 010d 	mov.w	r1, #13
20000b80:	f44f 4280 	mov.w	r2, #16384	; 0x4000
20000b84:	f7ff fd24 	bl	200005d0 <writeNMreg>

	int data_ack_req = 0;
20000b88:	f04f 0300 	mov.w	r3, #0
20000b8c:	61bb      	str	r3, [r7, #24]

	for (i=0; i<DATA_BUF_SIZE; i++)
20000b8e:	f04f 0300 	mov.w	r3, #0
20000b92:	60fb      	str	r3, [r7, #12]
20000b94:	e00c      	b.n	20000bb0 <main+0x25c>
	{
	    reg_data_buf[i] = 0;
20000b96:	68fa      	ldr	r2, [r7, #12]
20000b98:	f64b 33d0 	movw	r3, #48080	; 0xbbd0
20000b9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ba0:	f04f 0100 	mov.w	r1, #0
20000ba4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	writeNMreg(1, NM_SYS_CONFIG_REG, 0x4000);
	writeNMreg(1, NM_SYS_CONFIG_REG, 0x4000);

	int data_ack_req = 0;

	for (i=0; i<DATA_BUF_SIZE; i++)
20000ba8:	68fb      	ldr	r3, [r7, #12]
20000baa:	f103 0301 	add.w	r3, r3, #1
20000bae:	60fb      	str	r3, [r7, #12]
20000bb0:	68fb      	ldr	r3, [r7, #12]
20000bb2:	2b63      	cmp	r3, #99	; 0x63
20000bb4:	ddef      	ble.n	20000b96 <main+0x242>
	{
	    reg_data_buf[i] = 0;
	}

	for (i = 0; i<NUM_DATA_BUF; i++)
20000bb6:	f04f 0300 	mov.w	r3, #0
20000bba:	60fb      	str	r3, [r7, #12]
20000bbc:	e01d      	b.n	20000bfa <main+0x2a6>
	{
		for (j = 0; j<DATA_BUF_SIZE; j++)
20000bbe:	f04f 0300 	mov.w	r3, #0
20000bc2:	613b      	str	r3, [r7, #16]
20000bc4:	e012      	b.n	20000bec <main+0x298>
		{
			adc_data_buf[i][j] = 0;
20000bc6:	68f9      	ldr	r1, [r7, #12]
20000bc8:	693a      	ldr	r2, [r7, #16]
20000bca:	f24b 538c 	movw	r3, #46476	; 0xb58c
20000bce:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bd2:	f04f 0064 	mov.w	r0, #100	; 0x64
20000bd6:	fb00 f101 	mul.w	r1, r0, r1
20000bda:	440a      	add	r2, r1
20000bdc:	f04f 0100 	mov.w	r1, #0
20000be0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	    reg_data_buf[i] = 0;
	}

	for (i = 0; i<NUM_DATA_BUF; i++)
	{
		for (j = 0; j<DATA_BUF_SIZE; j++)
20000be4:	693b      	ldr	r3, [r7, #16]
20000be6:	f103 0301 	add.w	r3, r3, #1
20000bea:	613b      	str	r3, [r7, #16]
20000bec:	693b      	ldr	r3, [r7, #16]
20000bee:	2b63      	cmp	r3, #99	; 0x63
20000bf0:	dde9      	ble.n	20000bc6 <main+0x272>
	for (i=0; i<DATA_BUF_SIZE; i++)
	{
	    reg_data_buf[i] = 0;
	}

	for (i = 0; i<NUM_DATA_BUF; i++)
20000bf2:	68fb      	ldr	r3, [r7, #12]
20000bf4:	f103 0301 	add.w	r3, r3, #1
20000bf8:	60fb      	str	r3, [r7, #12]
20000bfa:	68fb      	ldr	r3, [r7, #12]
20000bfc:	2b07      	cmp	r3, #7
20000bfe:	ddde      	ble.n	20000bbe <main+0x26a>
			adc_data_buf[i][j] = 0;
		}
	}

	// put the headers in, since they'll be unchanged
	for (i=0; i<NUM_DATA_BUF; i++)
20000c00:	f04f 0300 	mov.w	r3, #0
20000c04:	60fb      	str	r3, [r7, #12]
20000c06:	e010      	b.n	20000c2a <main+0x2d6>
	{
		adc_data_buf[i][0] = 0xAA00;
20000c08:	68fa      	ldr	r2, [r7, #12]
20000c0a:	f24b 538c 	movw	r3, #46476	; 0xb58c
20000c0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c12:	f04f 01c8 	mov.w	r1, #200	; 0xc8
20000c16:	fb01 f202 	mul.w	r2, r1, r2
20000c1a:	4413      	add	r3, r2
20000c1c:	f44f 422a 	mov.w	r2, #43520	; 0xaa00
20000c20:	801a      	strh	r2, [r3, #0]
			adc_data_buf[i][j] = 0;
		}
	}

	// put the headers in, since they'll be unchanged
	for (i=0; i<NUM_DATA_BUF; i++)
20000c22:	68fb      	ldr	r3, [r7, #12]
20000c24:	f103 0301 	add.w	r3, r3, #1
20000c28:	60fb      	str	r3, [r7, #12]
20000c2a:	68fb      	ldr	r3, [r7, #12]
20000c2c:	2b07      	cmp	r3, #7
20000c2e:	ddeb      	ble.n	20000c08 <main+0x2b4>
	{
		adc_data_buf[i][0] = 0xAA00;
	}

	for (i=0; i<2048; i++)
20000c30:	f04f 0300 	mov.w	r3, #0
20000c34:	60fb      	str	r3, [r7, #12]
20000c36:	e00c      	b.n	20000c52 <main+0x2fe>
	{
		bitrev_bins[i] = 0;
20000c38:	68fa      	ldr	r2, [r7, #12]
20000c3a:	f64b 53d4 	movw	r3, #48596	; 0xbdd4
20000c3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c42:	f04f 0100 	mov.w	r1, #0
20000c46:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (i=0; i<NUM_DATA_BUF; i++)
	{
		adc_data_buf[i][0] = 0xAA00;
	}

	for (i=0; i<2048; i++)
20000c4a:	68fb      	ldr	r3, [r7, #12]
20000c4c:	f103 0301 	add.w	r3, r3, #1
20000c50:	60fb      	str	r3, [r7, #12]
20000c52:	68fa      	ldr	r2, [r7, #12]
20000c54:	f240 73ff 	movw	r3, #2047	; 0x7ff
20000c58:	429a      	cmp	r2, r3
20000c5a:	dded      	ble.n	20000c38 <main+0x2e4>
	{
		bitrev_bins[i] = 0;
	}

	// fft allocation
    fft_data_buf = malloc(FFT_BUFFERING * sizeof(q15_t*));
20000c5c:	f04f 0010 	mov.w	r0, #16
20000c60:	f003 fd28 	bl	200046b4 <malloc>
20000c64:	4603      	mov	r3, r0
20000c66:	461a      	mov	r2, r3
20000c68:	f64b 5358 	movw	r3, #48472	; 0xbd58
20000c6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c70:	601a      	str	r2, [r3, #0]
    ASSERT(fft_data_buf);
20000c72:	f64b 5358 	movw	r3, #48472	; 0xbd58
20000c76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c7a:	681b      	ldr	r3, [r3, #0]
20000c7c:	2b00      	cmp	r3, #0
20000c7e:	d100      	bne.n	20000c82 <main+0x32e>
20000c80:	be00      	bkpt	0x0000
	for (i=0; i<FFT_BUFFERING; i++)
20000c82:	f04f 0300 	mov.w	r3, #0
20000c86:	60fb      	str	r3, [r7, #12]
20000c88:	e026      	b.n	20000cd8 <main+0x384>
	{
		fft_data_buf[i] = malloc(fftSize*2 * sizeof(q15_t*));
20000c8a:	f64b 5358 	movw	r3, #48472	; 0xbd58
20000c8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c92:	681a      	ldr	r2, [r3, #0]
20000c94:	68fb      	ldr	r3, [r7, #12]
20000c96:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000c9a:	eb02 0403 	add.w	r4, r2, r3
20000c9e:	f24a 0330 	movw	r3, #41008	; 0xa030
20000ca2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ca6:	681b      	ldr	r3, [r3, #0]
20000ca8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20000cac:	4618      	mov	r0, r3
20000cae:	f003 fd01 	bl	200046b4 <malloc>
20000cb2:	4603      	mov	r3, r0
20000cb4:	6023      	str	r3, [r4, #0]
		ASSERT(fft_data_buf[i]);
20000cb6:	f64b 5358 	movw	r3, #48472	; 0xbd58
20000cba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cbe:	681a      	ldr	r2, [r3, #0]
20000cc0:	68fb      	ldr	r3, [r7, #12]
20000cc2:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000cc6:	4413      	add	r3, r2
20000cc8:	681b      	ldr	r3, [r3, #0]
20000cca:	2b00      	cmp	r3, #0
20000ccc:	d100      	bne.n	20000cd0 <main+0x37c>
20000cce:	be00      	bkpt	0x0000
	}

	// fft allocation
    fft_data_buf = malloc(FFT_BUFFERING * sizeof(q15_t*));
    ASSERT(fft_data_buf);
	for (i=0; i<FFT_BUFFERING; i++)
20000cd0:	68fb      	ldr	r3, [r7, #12]
20000cd2:	f103 0301 	add.w	r3, r3, #1
20000cd6:	60fb      	str	r3, [r7, #12]
20000cd8:	68fb      	ldr	r3, [r7, #12]
20000cda:	2b03      	cmp	r3, #3
20000cdc:	ddd5      	ble.n	20000c8a <main+0x336>
	{
		fft_data_buf[i] = malloc(fftSize*2 * sizeof(q15_t*));
		ASSERT(fft_data_buf[i]);
	}
	mag_data_buf = malloc(fftSize * sizeof(q31_t*));
20000cde:	f24a 0330 	movw	r3, #41008	; 0xa030
20000ce2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ce6:	681b      	ldr	r3, [r3, #0]
20000ce8:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000cec:	4618      	mov	r0, r3
20000cee:	f003 fce1 	bl	200046b4 <malloc>
20000cf2:	4603      	mov	r3, r0
20000cf4:	461a      	mov	r2, r3
20000cf6:	f64b 535c 	movw	r3, #48476	; 0xbd5c
20000cfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cfe:	601a      	str	r2, [r3, #0]
	ASSERT(mag_data_buf);
20000d00:	f64b 535c 	movw	r3, #48476	; 0xbd5c
20000d04:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d08:	681b      	ldr	r3, [r3, #0]
20000d0a:	2b00      	cmp	r3, #0
20000d0c:	d100      	bne.n	20000d10 <main+0x3bc>
20000d0e:	be00      	bkpt	0x0000

	uint16_t flags, crcflag, crcflag0, crcflag1 = 0;
20000d10:	f04f 0300 	mov.w	r3, #0
20000d14:	847b      	strh	r3, [r7, #34]	; 0x22
20000d16:	e00a      	b.n	20000d2e <main+0x3da>
						data_ack_req &= ~0x02;
					}
				}
			}
        }
    }
20000d18:	bf00      	nop
20000d1a:	e008      	b.n	20000d2e <main+0x3da>
20000d1c:	bf00      	nop
20000d1e:	e006      	b.n	20000d2e <main+0x3da>
20000d20:	bf00      	nop
20000d22:	e004      	b.n	20000d2e <main+0x3da>
20000d24:	bf00      	nop
20000d26:	e002      	b.n	20000d2e <main+0x3da>
20000d28:	bf00      	nop
20000d2a:	e000      	b.n	20000d2e <main+0x3da>
20000d2c:	bf00      	nop
	uint16_t flags, crcflag, crcflag0, crcflag1 = 0;
    int ret, tmp, crcok;
    char buf[5];
	while(1)
	{
		if (BYTES_IN_RINGBUF() >= 5)
20000d2e:	f24b 5384 	movw	r3, #46468	; 0xb584
20000d32:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d36:	681a      	ldr	r2, [r3, #0]
20000d38:	f24b 5388 	movw	r3, #46472	; 0xb588
20000d3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d40:	681b      	ldr	r3, [r3, #0]
20000d42:	ebc3 0302 	rsb	r3, r3, r2
20000d46:	f003 033f 	and.w	r3, r3, #63	; 0x3f
20000d4a:	2b04      	cmp	r3, #4
20000d4c:	f240 87ca 	bls.w	20001ce4 <main+0x1390>
		{
			for(i = 0; i < 5; i++)
20000d50:	f04f 0300 	mov.w	r3, #0
20000d54:	60fb      	str	r3, [r7, #12]
20000d56:	e023      	b.n	20000da0 <main+0x44c>
			{
				buf[i] = ringbuf[rbrdptr];
20000d58:	68f9      	ldr	r1, [r7, #12]
20000d5a:	f24b 5388 	movw	r3, #46472	; 0xb588
20000d5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d62:	681a      	ldr	r2, [r3, #0]
20000d64:	f24b 5344 	movw	r3, #46404	; 0xb544
20000d68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d6c:	5c9b      	ldrb	r3, [r3, r2]
20000d6e:	b2da      	uxtb	r2, r3
20000d70:	f107 0030 	add.w	r0, r7, #48	; 0x30
20000d74:	eb00 0301 	add.w	r3, r0, r1
20000d78:	f803 2c2c 	strb.w	r2, [r3, #-44]
				rbrdptr = (rbrdptr+1) % RINGBUF_SIZE;
20000d7c:	f24b 5388 	movw	r3, #46472	; 0xb588
20000d80:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d84:	681b      	ldr	r3, [r3, #0]
20000d86:	f103 0301 	add.w	r3, r3, #1
20000d8a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
20000d8e:	f24b 5388 	movw	r3, #46472	; 0xb588
20000d92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d96:	601a      	str	r2, [r3, #0]
    char buf[5];
	while(1)
	{
		if (BYTES_IN_RINGBUF() >= 5)
		{
			for(i = 0; i < 5; i++)
20000d98:	68fb      	ldr	r3, [r7, #12]
20000d9a:	f103 0301 	add.w	r3, r3, #1
20000d9e:	60fb      	str	r3, [r7, #12]
20000da0:	68fb      	ldr	r3, [r7, #12]
20000da2:	2b04      	cmp	r3, #4
20000da4:	ddd8      	ble.n	20000d58 <main+0x404>
			{
				buf[i] = ringbuf[rbrdptr];
				rbrdptr = (rbrdptr+1) % RINGBUF_SIZE;
			}
			if (buf[0] == 0xff)
20000da6:	793b      	ldrb	r3, [r7, #4]
20000da8:	2bff      	cmp	r3, #255	; 0xff
20000daa:	f040 814a 	bne.w	20001042 <main+0x6ee>
			{
                data_ack_req = buf[3] & 0x3;
20000dae:	79fb      	ldrb	r3, [r7, #7]
20000db0:	f003 0303 	and.w	r3, r3, #3
20000db4:	61bb      	str	r3, [r7, #24]

                stream_on = (buf[4] >> 5) & 0x1;
20000db6:	7a3b      	ldrb	r3, [r7, #8]
20000db8:	ea4f 1353 	mov.w	r3, r3, lsr #5
20000dbc:	b2db      	uxtb	r3, r3
20000dbe:	f003 0301 	and.w	r3, r3, #1
20000dc2:	b2da      	uxtb	r2, r3
20000dc4:	f64b 531a 	movw	r3, #48410	; 0xbd1a
20000dc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dcc:	701a      	strb	r2, [r3, #0]
                stream_off = (buf[4] >> 4) & 0x1;
20000dce:	7a3b      	ldrb	r3, [r7, #8]
20000dd0:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000dd4:	b2db      	uxtb	r3, r3
20000dd6:	f003 0301 	and.w	r3, r3, #1
20000dda:	b2da      	uxtb	r2, r3
20000ddc:	f64b 531b 	movw	r3, #48411	; 0xbd1b
20000de0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000de4:	701a      	strb	r2, [r3, #0]
                if (stream_on)
20000de6:	f64b 531a 	movw	r3, #48410	; 0xbd1a
20000dea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dee:	781b      	ldrb	r3, [r3, #0]
20000df0:	2b00      	cmp	r3, #0
20000df2:	d006      	beq.n	20000e02 <main+0x4ae>
                {
                    stream_en = 1;
20000df4:	f64b 5319 	movw	r3, #48409	; 0xbd19
20000df8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dfc:	f04f 0201 	mov.w	r2, #1
20000e00:	701a      	strb	r2, [r3, #0]
                }
                if (stream_off)
20000e02:	f64b 531b 	movw	r3, #48411	; 0xbd1b
20000e06:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e0a:	781b      	ldrb	r3, [r3, #0]
20000e0c:	2b00      	cmp	r3, #0
20000e0e:	d00d      	beq.n	20000e2c <main+0x4d8>
                {
                    stream_en = 0;
20000e10:	f64b 5319 	movw	r3, #48409	; 0xbd19
20000e14:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e18:	f04f 0200 	mov.w	r2, #0
20000e1c:	701a      	strb	r2, [r3, #0]
                    stim_rep = 0;
20000e1e:	f64b 5348 	movw	r3, #48456	; 0xbd48
20000e22:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e26:	f04f 0200 	mov.w	r2, #0
20000e2a:	601a      	str	r2, [r3, #0]
                }

                artifact_on = (buf[3] >> 7) & 0x1;
20000e2c:	79fb      	ldrb	r3, [r7, #7]
20000e2e:	ea4f 13d3 	mov.w	r3, r3, lsr #7
20000e32:	b2da      	uxtb	r2, r3
20000e34:	f64b 531d 	movw	r3, #48413	; 0xbd1d
20000e38:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e3c:	701a      	strb	r2, [r3, #0]
                artifact_off = (buf[3] >> 6) & 0x1;
20000e3e:	79fb      	ldrb	r3, [r7, #7]
20000e40:	ea4f 1393 	mov.w	r3, r3, lsr #6
20000e44:	b2db      	uxtb	r3, r3
20000e46:	f003 0301 	and.w	r3, r3, #1
20000e4a:	b2da      	uxtb	r2, r3
20000e4c:	f64b 531e 	movw	r3, #48414	; 0xbd1e
20000e50:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e54:	701a      	strb	r2, [r3, #0]
                if (artifact_on)
20000e56:	f64b 531d 	movw	r3, #48413	; 0xbd1d
20000e5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e5e:	781b      	ldrb	r3, [r3, #0]
20000e60:	2b00      	cmp	r3, #0
20000e62:	d01b      	beq.n	20000e9c <main+0x548>
                {
                    artifact_en = 1;
20000e64:	f64b 531c 	movw	r3, #48412	; 0xbd1c
20000e68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e6c:	f04f 0201 	mov.w	r2, #1
20000e70:	701a      	strb	r2, [r3, #0]
                    buf_save = 0;
20000e72:	f64b 5323 	movw	r3, #48419	; 0xbd23
20000e76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e7a:	f04f 0200 	mov.w	r2, #0
20000e7e:	701a      	strb	r2, [r3, #0]
                    buf_good = NUM_DATA_BUF-1;
20000e80:	f24a 032c 	movw	r3, #41004	; 0xa02c
20000e84:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e88:	f04f 0207 	mov.w	r2, #7
20000e8c:	701a      	strb	r2, [r3, #0]
                    buf_tx = 1;
20000e8e:	f24a 032d 	movw	r3, #41005	; 0xa02d
20000e92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e96:	f04f 0201 	mov.w	r2, #1
20000e9a:	701a      	strb	r2, [r3, #0]
                }
                if (artifact_off)
20000e9c:	f64b 531e 	movw	r3, #48414	; 0xbd1e
20000ea0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ea4:	781b      	ldrb	r3, [r3, #0]
20000ea6:	2b00      	cmp	r3, #0
20000ea8:	d006      	beq.n	20000eb8 <main+0x564>
                {
                    artifact_en = 0;
20000eaa:	f64b 531c 	movw	r3, #48412	; 0xbd1c
20000eae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000eb2:	f04f 0200 	mov.w	r2, #0
20000eb6:	701a      	strb	r2, [r3, #0]
                }

                if ((buf[3] >> 5) & 0x01)
20000eb8:	79fb      	ldrb	r3, [r7, #7]
20000eba:	ea4f 1353 	mov.w	r3, r3, lsr #5
20000ebe:	b2db      	uxtb	r3, r3
20000ec0:	f003 0301 	and.w	r3, r3, #1
20000ec4:	b2db      	uxtb	r3, r3
20000ec6:	2b00      	cmp	r3, #0
20000ec8:	f000 80a3 	beq.w	20001012 <main+0x6be>
                {
                	stim_rep = (buf[1] << 8 | buf[2]) - 1;
20000ecc:	797b      	ldrb	r3, [r7, #5]
20000ece:	ea4f 2203 	mov.w	r2, r3, lsl #8
20000ed2:	79bb      	ldrb	r3, [r7, #6]
20000ed4:	ea42 0303 	orr.w	r3, r2, r3
20000ed8:	f103 33ff 	add.w	r3, r3, #4294967295
20000edc:	461a      	mov	r2, r3
20000ede:	f64b 5348 	movw	r3, #48456	; 0xbd48
20000ee2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ee6:	601a      	str	r2, [r3, #0]
                    stim_nm0 = (buf[3] >> 3) & 0x01;
20000ee8:	79fb      	ldrb	r3, [r7, #7]
20000eea:	ea4f 03d3 	mov.w	r3, r3, lsr #3
20000eee:	b2db      	uxtb	r3, r3
20000ef0:	f003 0201 	and.w	r2, r3, #1
20000ef4:	f64b 5340 	movw	r3, #48448	; 0xbd40
20000ef8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000efc:	601a      	str	r2, [r3, #0]
                    stim_nm1 = (buf[3] >> 4) & 0x01;
20000efe:	79fb      	ldrb	r3, [r7, #7]
20000f00:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000f04:	b2db      	uxtb	r3, r3
20000f06:	f003 0201 	and.w	r2, r3, #1
20000f0a:	f64b 5344 	movw	r3, #48452	; 0xbd44
20000f0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f12:	601a      	str	r2, [r3, #0]

                    if (stim_nm0)
20000f14:	f64b 5340 	movw	r3, #48448	; 0xbd40
20000f18:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f1c:	681b      	ldr	r3, [r3, #0]
20000f1e:	2b00      	cmp	r3, #0
20000f20:	d037      	beq.n	20000f92 <main+0x63e>
                    {
                        NMstim(0x09 | (1 << 10), 0);
20000f22:	f240 4009 	movw	r0, #1033	; 0x409
20000f26:	f04f 0100 	mov.w	r1, #0
20000f2a:	f7ff fb0d 	bl	20000548 <NMstim>
                        if (stim_rep > 0)
20000f2e:	f64b 5348 	movw	r3, #48456	; 0xbd48
20000f32:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f36:	681b      	ldr	r3, [r3, #0]
20000f38:	2b00      	cmp	r3, #0
20000f3a:	d069      	beq.n	20001010 <main+0x6bc>
                        {
                            *n0d2 = 0x01 << 16;
20000f3c:	f24a 030c 	movw	r3, #40972	; 0xa00c
20000f40:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f44:	681b      	ldr	r3, [r3, #0]
20000f46:	f44f 3280 	mov.w	r2, #65536	; 0x10000
20000f4a:	601a      	str	r2, [r3, #0]
                            *n0d1 = OP_READ;
20000f4c:	f24a 0308 	movw	r3, #40968	; 0xa008
20000f50:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f54:	681b      	ldr	r3, [r3, #0]
20000f56:	f04f 0200 	mov.w	r2, #0
20000f5a:	601a      	str	r2, [r3, #0]
                            stat = *status;
20000f5c:	f24a 0304 	movw	r3, #40964	; 0xa004
20000f60:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f64:	681b      	ldr	r3, [r3, #0]
20000f66:	681a      	ldr	r2, [r3, #0]
20000f68:	f64b 5350 	movw	r3, #48464	; 0xbd50
20000f6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f70:	601a      	str	r2, [r3, #0]
                            stat_flag = true;
20000f72:	f64b 5354 	movw	r3, #48468	; 0xbd54
20000f76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f7a:	f04f 0201 	mov.w	r2, #1
20000f7e:	701a      	strb	r2, [r3, #0]
                            *status = NM0_START;
20000f80:	f24a 0304 	movw	r3, #40964	; 0xa004
20000f84:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f88:	681b      	ldr	r3, [r3, #0]
20000f8a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
20000f8e:	601a      	str	r2, [r3, #0]
20000f90:	e03f      	b.n	20001012 <main+0x6be>
                        }
                    }
                    else if (stim_nm1)
20000f92:	f64b 5344 	movw	r3, #48452	; 0xbd44
20000f96:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f9a:	681b      	ldr	r3, [r3, #0]
20000f9c:	2b00      	cmp	r3, #0
20000f9e:	d038      	beq.n	20001012 <main+0x6be>
                    {
                        NMstim(0x09 | (1 << 10), 1);
20000fa0:	f240 4009 	movw	r0, #1033	; 0x409
20000fa4:	f04f 0101 	mov.w	r1, #1
20000fa8:	f7ff face 	bl	20000548 <NMstim>
                        if (stim_rep > 0)
20000fac:	f64b 5348 	movw	r3, #48456	; 0xbd48
20000fb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fb4:	681b      	ldr	r3, [r3, #0]
20000fb6:	2b00      	cmp	r3, #0
20000fb8:	d02b      	beq.n	20001012 <main+0x6be>
                        {
                            *n1d2 = 0x01 << 16;
20000fba:	f24a 031c 	movw	r3, #40988	; 0xa01c
20000fbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fc2:	681b      	ldr	r3, [r3, #0]
20000fc4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
20000fc8:	601a      	str	r2, [r3, #0]
                            *n1d1 = OP_READ;
20000fca:	f24a 0318 	movw	r3, #40984	; 0xa018
20000fce:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fd2:	681b      	ldr	r3, [r3, #0]
20000fd4:	f04f 0200 	mov.w	r2, #0
20000fd8:	601a      	str	r2, [r3, #0]
                            stat = *status;
20000fda:	f24a 0304 	movw	r3, #40964	; 0xa004
20000fde:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fe2:	681b      	ldr	r3, [r3, #0]
20000fe4:	681a      	ldr	r2, [r3, #0]
20000fe6:	f64b 5350 	movw	r3, #48464	; 0xbd50
20000fea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fee:	601a      	str	r2, [r3, #0]
                            stat_flag = true;
20000ff0:	f64b 5354 	movw	r3, #48468	; 0xbd54
20000ff4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ff8:	f04f 0201 	mov.w	r2, #1
20000ffc:	701a      	strb	r2, [r3, #0]
                            *status = NM1_START;
20000ffe:	f24a 0304 	movw	r3, #40964	; 0xa004
20001002:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001006:	681b      	ldr	r3, [r3, #0]
20001008:	f44f 5200 	mov.w	r2, #8192	; 0x2000
2000100c:	601a      	str	r2, [r3, #0]
2000100e:	e000      	b.n	20001012 <main+0x6be>
                        {
                            *n0d2 = 0x01 << 16;
                            *n0d1 = OP_READ;
                            stat = *status;
                            stat_flag = true;
                            *status = NM0_START;
20001010:	bf00      	nop
                            *status = NM1_START;
                        }
                    }
                }

                if (buf[4] & 0x1)
20001012:	7a3b      	ldrb	r3, [r7, #8]
20001014:	f003 0301 	and.w	r3, r3, #1
20001018:	b2db      	uxtb	r3, r3
2000101a:	2b00      	cmp	r3, #0
2000101c:	d008      	beq.n	20001030 <main+0x6dc>
                {
                	closed_loop = true;
2000101e:	f64b 5395 	movw	r3, #48533	; 0xbd95
20001022:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001026:	f04f 0201 	mov.w	r2, #1
2000102a:	701a      	strb	r2, [r3, #0]
                }
                else
                {
                	closed_loop = false;
2000102c:	f000 be5a 	b.w	20001ce4 <main+0x1390>
20001030:	f64b 5395 	movw	r3, #48533	; 0xbd95
20001034:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001038:	f04f 0200 	mov.w	r2, #0
2000103c:	701a      	strb	r2, [r3, #0]
2000103e:	f000 be51 	b.w	20001ce4 <main+0x1390>
                }
			}
			else if (buf[0] == 0xDD)
20001042:	793b      	ldrb	r3, [r7, #4]
20001044:	2bdd      	cmp	r3, #221	; 0xdd
20001046:	f040 833c 	bne.w	200016c2 <main+0xd6e>
			{
				dead_len = (buf[1] << 8 | buf[2]);
2000104a:	797b      	ldrb	r3, [r7, #5]
2000104c:	ea4f 2303 	mov.w	r3, r3, lsl #8
20001050:	b29a      	uxth	r2, r3
20001052:	79bb      	ldrb	r3, [r7, #6]
20001054:	ea42 0303 	orr.w	r3, r2, r3
20001058:	b29b      	uxth	r3, r3
2000105a:	b29a      	uxth	r2, r3
2000105c:	f64b 536c 	movw	r3, #48492	; 0xbd6c
20001060:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001064:	801a      	strh	r2, [r3, #0]
				cl_count = 0;
20001066:	f64b 5366 	movw	r3, #48486	; 0xbd66
2000106a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000106e:	f04f 0200 	mov.w	r2, #0
20001072:	801a      	strh	r2, [r3, #0]
				rand_mode = (buf[4] >> 4) & 0x01;
20001074:	7a3b      	ldrb	r3, [r7, #8]
20001076:	ea4f 1313 	mov.w	r3, r3, lsr #4
2000107a:	b2db      	uxtb	r3, r3
2000107c:	f003 0301 	and.w	r3, r3, #1
20001080:	b2da      	uxtb	r2, r3
20001082:	f64b 536e 	movw	r3, #48494	; 0xbd6e
20001086:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000108a:	701a      	strb	r2, [r3, #0]
				fake_stim = buf[3] & 0x1;
2000108c:	79fb      	ldrb	r3, [r7, #7]
2000108e:	f003 0301 	and.w	r3, r3, #1
20001092:	b2da      	uxtb	r2, r3
20001094:	f64b 536f 	movw	r3, #48495	; 0xbd6f
20001098:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000109c:	701a      	strb	r2, [r3, #0]
				derivative = (buf[3] >> 1) & 0x01;
2000109e:	79fb      	ldrb	r3, [r7, #7]
200010a0:	ea4f 0353 	mov.w	r3, r3, lsr #1
200010a4:	b2db      	uxtb	r3, r3
200010a6:	f003 0301 	and.w	r3, r3, #1
200010aa:	b2da      	uxtb	r2, r3
200010ac:	f64b 5370 	movw	r3, #48496	; 0xbd70
200010b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010b4:	701a      	strb	r2, [r3, #0]
				derivativeB = (buf[3] >> 2) & 0x01;
200010b6:	79fb      	ldrb	r3, [r7, #7]
200010b8:	ea4f 0393 	mov.w	r3, r3, lsr #2
200010bc:	b2db      	uxtb	r3, r3
200010be:	f003 0301 	and.w	r3, r3, #1
200010c2:	b2da      	uxtb	r2, r3
200010c4:	f64b 5371 	movw	r3, #48497	; 0xbd71
200010c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010cc:	701a      	strb	r2, [r3, #0]
				fft_size_sel = (buf[4] >> 5) & 0x7;
200010ce:	7a3b      	ldrb	r3, [r7, #8]
200010d0:	ea4f 1353 	mov.w	r3, r3, lsr #5
200010d4:	b2da      	uxtb	r2, r3
200010d6:	f64b 5384 	movw	r3, #48516	; 0xbd84
200010da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010de:	701a      	strb	r2, [r3, #0]

				stim_delay = (buf[3] >> 3) & 0x03;
200010e0:	79fb      	ldrb	r3, [r7, #7]
200010e2:	ea4f 03d3 	mov.w	r3, r3, lsr #3
200010e6:	b2db      	uxtb	r3, r3
200010e8:	461a      	mov	r2, r3
200010ea:	f002 0203 	and.w	r2, r2, #3
200010ee:	f64b 5386 	movw	r3, #48518	; 0xbd86
200010f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010f6:	701a      	strb	r2, [r3, #0]

				// change fftSize variable, redefine new CFFT structure, and reallocate all FFT arrays
				switch (fft_size_sel)
200010f8:	f64b 5384 	movw	r3, #48516	; 0xbd84
200010fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001100:	781b      	ldrb	r3, [r3, #0]
20001102:	2b07      	cmp	r3, #7
20001104:	f200 80d4 	bhi.w	200012b0 <main+0x95c>
20001108:	a201      	add	r2, pc, #4	; (adr r2, 20001110 <main+0x7bc>)
2000110a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
2000110e:	bf00      	nop
20001110:	20001131 	.word	0x20001131
20001114:	20001161 	.word	0x20001161
20001118:	20001191 	.word	0x20001191
2000111c:	200011c1 	.word	0x200011c1
20001120:	200011f1 	.word	0x200011f1
20001124:	20001221 	.word	0x20001221
20001128:	20001251 	.word	0x20001251
2000112c:	20001281 	.word	0x20001281
				{
				case 0:
					fftSize = 16;
20001130:	f24a 0330 	movw	r3, #41008	; 0xa030
20001134:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001138:	f04f 0210 	mov.w	r2, #16
2000113c:	601a      	str	r2, [r3, #0]
					bitrev_factor = 7;
2000113e:	f24b 0338 	movw	r3, #45112	; 0xb038
20001142:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001146:	f04f 0207 	mov.w	r2, #7
2000114a:	701a      	strb	r2, [r3, #0]
					S_CFFT = &arm_cfft_sR_q15_len16;
2000114c:	f64d 53e8 	movw	r3, #56808	; 0xdde8
20001150:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001154:	f649 7228 	movw	r2, #40744	; 0x9f28
20001158:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000115c:	601a      	str	r2, [r3, #0]
					break;
2000115e:	e0be      	b.n	200012de <main+0x98a>
				case 1:
					fftSize = 32;
20001160:	f24a 0330 	movw	r3, #41008	; 0xa030
20001164:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001168:	f04f 0220 	mov.w	r2, #32
2000116c:	601a      	str	r2, [r3, #0]
					bitrev_factor = 6;
2000116e:	f24b 0338 	movw	r3, #45112	; 0xb038
20001172:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001176:	f04f 0206 	mov.w	r2, #6
2000117a:	701a      	strb	r2, [r3, #0]
					S_CFFT = &arm_cfft_sR_q15_len32;
2000117c:	f64d 53e8 	movw	r3, #56808	; 0xdde8
20001180:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001184:	f649 7238 	movw	r2, #40760	; 0x9f38
20001188:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000118c:	601a      	str	r2, [r3, #0]
					break;
2000118e:	e0a6      	b.n	200012de <main+0x98a>
				case 2:
					fftSize = 64;
20001190:	f24a 0330 	movw	r3, #41008	; 0xa030
20001194:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001198:	f04f 0240 	mov.w	r2, #64	; 0x40
2000119c:	601a      	str	r2, [r3, #0]
					bitrev_factor = 5;
2000119e:	f24b 0338 	movw	r3, #45112	; 0xb038
200011a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011a6:	f04f 0205 	mov.w	r2, #5
200011aa:	701a      	strb	r2, [r3, #0]
					S_CFFT = &arm_cfft_sR_q15_len64;
200011ac:	f64d 53e8 	movw	r3, #56808	; 0xdde8
200011b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011b4:	f649 7248 	movw	r2, #40776	; 0x9f48
200011b8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200011bc:	601a      	str	r2, [r3, #0]
					break;
200011be:	e08e      	b.n	200012de <main+0x98a>
				case 3:
					fftSize = 128;
200011c0:	f24a 0330 	movw	r3, #41008	; 0xa030
200011c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011c8:	f04f 0280 	mov.w	r2, #128	; 0x80
200011cc:	601a      	str	r2, [r3, #0]
					bitrev_factor = 4;
200011ce:	f24b 0338 	movw	r3, #45112	; 0xb038
200011d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011d6:	f04f 0204 	mov.w	r2, #4
200011da:	701a      	strb	r2, [r3, #0]
					S_CFFT = &arm_cfft_sR_q15_len128;
200011dc:	f64d 53e8 	movw	r3, #56808	; 0xdde8
200011e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011e4:	f649 7258 	movw	r2, #40792	; 0x9f58
200011e8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200011ec:	601a      	str	r2, [r3, #0]
					break;
200011ee:	e076      	b.n	200012de <main+0x98a>
				case 4:
					fftSize = 256;
200011f0:	f24a 0330 	movw	r3, #41008	; 0xa030
200011f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011f8:	f44f 7280 	mov.w	r2, #256	; 0x100
200011fc:	601a      	str	r2, [r3, #0]
					bitrev_factor = 3;
200011fe:	f24b 0338 	movw	r3, #45112	; 0xb038
20001202:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001206:	f04f 0203 	mov.w	r2, #3
2000120a:	701a      	strb	r2, [r3, #0]
					S_CFFT = &arm_cfft_sR_q15_len256;
2000120c:	f64d 53e8 	movw	r3, #56808	; 0xdde8
20001210:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001214:	f649 7268 	movw	r2, #40808	; 0x9f68
20001218:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000121c:	601a      	str	r2, [r3, #0]
					break;
2000121e:	e05e      	b.n	200012de <main+0x98a>
				case 5:
					fftSize = 512;
20001220:	f24a 0330 	movw	r3, #41008	; 0xa030
20001224:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001228:	f44f 7200 	mov.w	r2, #512	; 0x200
2000122c:	601a      	str	r2, [r3, #0]
					bitrev_factor = 2;
2000122e:	f24b 0338 	movw	r3, #45112	; 0xb038
20001232:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001236:	f04f 0202 	mov.w	r2, #2
2000123a:	701a      	strb	r2, [r3, #0]
					S_CFFT = &arm_cfft_sR_q15_len512;
2000123c:	f64d 53e8 	movw	r3, #56808	; 0xdde8
20001240:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001244:	f649 7278 	movw	r2, #40824	; 0x9f78
20001248:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000124c:	601a      	str	r2, [r3, #0]
					break;
2000124e:	e046      	b.n	200012de <main+0x98a>
				case 6:
					fftSize = 1024;
20001250:	f24a 0330 	movw	r3, #41008	; 0xa030
20001254:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001258:	f44f 6280 	mov.w	r2, #1024	; 0x400
2000125c:	601a      	str	r2, [r3, #0]
					bitrev_factor = 1;
2000125e:	f24b 0338 	movw	r3, #45112	; 0xb038
20001262:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001266:	f04f 0201 	mov.w	r2, #1
2000126a:	701a      	strb	r2, [r3, #0]
					S_CFFT = &arm_cfft_sR_q15_len1024;
2000126c:	f64d 53e8 	movw	r3, #56808	; 0xdde8
20001270:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001274:	f649 7288 	movw	r2, #40840	; 0x9f88
20001278:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000127c:	601a      	str	r2, [r3, #0]
					break;
2000127e:	e02e      	b.n	200012de <main+0x98a>
				case 7:
					fftSize = 2048;
20001280:	f24a 0330 	movw	r3, #41008	; 0xa030
20001284:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001288:	f44f 6200 	mov.w	r2, #2048	; 0x800
2000128c:	601a      	str	r2, [r3, #0]
					bitrev_factor = 0;
2000128e:	f24b 0338 	movw	r3, #45112	; 0xb038
20001292:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001296:	f04f 0200 	mov.w	r2, #0
2000129a:	701a      	strb	r2, [r3, #0]
					S_CFFT = &arm_cfft_sR_q15_len2048;
2000129c:	f64d 53e8 	movw	r3, #56808	; 0xdde8
200012a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012a4:	f649 7298 	movw	r2, #40856	; 0x9f98
200012a8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200012ac:	601a      	str	r2, [r3, #0]
					break;
200012ae:	e016      	b.n	200012de <main+0x98a>
				default:
					fftSize = 256;
200012b0:	f24a 0330 	movw	r3, #41008	; 0xa030
200012b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012b8:	f44f 7280 	mov.w	r2, #256	; 0x100
200012bc:	601a      	str	r2, [r3, #0]
					bitrev_factor = 3;
200012be:	f24b 0338 	movw	r3, #45112	; 0xb038
200012c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012c6:	f04f 0203 	mov.w	r2, #3
200012ca:	701a      	strb	r2, [r3, #0]
					S_CFFT = &arm_cfft_sR_q15_len256;
200012cc:	f64d 53e8 	movw	r3, #56808	; 0xdde8
200012d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012d4:	f649 7268 	movw	r2, #40808	; 0x9f68
200012d8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200012dc:	601a      	str	r2, [r3, #0]
				}
				// reallocate buffers with new size
				for (i=0; i<FFT_BUFFERING; i++)
200012de:	f04f 0300 	mov.w	r3, #0
200012e2:	60fb      	str	r3, [r7, #12]
200012e4:	e033      	b.n	2000134e <main+0x9fa>
				{
					free(fft_data_buf[i]);
200012e6:	f64b 5358 	movw	r3, #48472	; 0xbd58
200012ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012ee:	681a      	ldr	r2, [r3, #0]
200012f0:	68fb      	ldr	r3, [r7, #12]
200012f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
200012f6:	4413      	add	r3, r2
200012f8:	681b      	ldr	r3, [r3, #0]
200012fa:	4618      	mov	r0, r3
200012fc:	f003 f9d2 	bl	200046a4 <free>
					fft_data_buf[i] = malloc(fftSize*2 * sizeof(q15_t*));
20001300:	f64b 5358 	movw	r3, #48472	; 0xbd58
20001304:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001308:	681a      	ldr	r2, [r3, #0]
2000130a:	68fb      	ldr	r3, [r7, #12]
2000130c:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001310:	eb02 0403 	add.w	r4, r2, r3
20001314:	f24a 0330 	movw	r3, #41008	; 0xa030
20001318:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000131c:	681b      	ldr	r3, [r3, #0]
2000131e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001322:	4618      	mov	r0, r3
20001324:	f003 f9c6 	bl	200046b4 <malloc>
20001328:	4603      	mov	r3, r0
2000132a:	6023      	str	r3, [r4, #0]
					ASSERT(fft_data_buf[i]);
2000132c:	f64b 5358 	movw	r3, #48472	; 0xbd58
20001330:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001334:	681a      	ldr	r2, [r3, #0]
20001336:	68fb      	ldr	r3, [r7, #12]
20001338:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000133c:	4413      	add	r3, r2
2000133e:	681b      	ldr	r3, [r3, #0]
20001340:	2b00      	cmp	r3, #0
20001342:	d100      	bne.n	20001346 <main+0x9f2>
20001344:	be00      	bkpt	0x0000
					fftSize = 256;
					bitrev_factor = 3;
					S_CFFT = &arm_cfft_sR_q15_len256;
				}
				// reallocate buffers with new size
				for (i=0; i<FFT_BUFFERING; i++)
20001346:	68fb      	ldr	r3, [r7, #12]
20001348:	f103 0301 	add.w	r3, r3, #1
2000134c:	60fb      	str	r3, [r7, #12]
2000134e:	68fb      	ldr	r3, [r7, #12]
20001350:	2b03      	cmp	r3, #3
20001352:	ddc8      	ble.n	200012e6 <main+0x992>
				{
					free(fft_data_buf[i]);
					fft_data_buf[i] = malloc(fftSize*2 * sizeof(q15_t*));
					ASSERT(fft_data_buf[i]);
				}
				free(mag_data_buf);
20001354:	f64b 535c 	movw	r3, #48476	; 0xbd5c
20001358:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000135c:	681b      	ldr	r3, [r3, #0]
2000135e:	4618      	mov	r0, r3
20001360:	f003 f9a0 	bl	200046a4 <free>
				mag_data_buf = malloc(fftSize * sizeof(q31_t*));
20001364:	f24a 0330 	movw	r3, #41008	; 0xa030
20001368:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000136c:	681b      	ldr	r3, [r3, #0]
2000136e:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001372:	4618      	mov	r0, r3
20001374:	f003 f99e 	bl	200046b4 <malloc>
20001378:	4603      	mov	r3, r0
2000137a:	461a      	mov	r2, r3
2000137c:	f64b 535c 	movw	r3, #48476	; 0xbd5c
20001380:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001384:	601a      	str	r2, [r3, #0]
				ASSERT(mag_data_buf);
20001386:	f64b 535c 	movw	r3, #48476	; 0xbd5c
2000138a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000138e:	681b      	ldr	r3, [r3, #0]
20001390:	2b00      	cmp	r3, #0
20001392:	d100      	bne.n	20001396 <main+0xa42>
20001394:	be00      	bkpt	0x0000

				if ((buf[4] >> 3) & 0x01)
20001396:	7a3b      	ldrb	r3, [r7, #8]
20001398:	ea4f 03d3 	mov.w	r3, r3, lsr #3
2000139c:	b2db      	uxtb	r3, r3
2000139e:	f003 0301 	and.w	r3, r3, #1
200013a2:	b2db      	uxtb	r3, r3
200013a4:	2b00      	cmp	r3, #0
200013a6:	d050      	beq.n	2000144a <main+0xaf6>
				{
					cl1_en = 0;
200013a8:	f64b 5373 	movw	r3, #48499	; 0xbd73
200013ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013b0:	f04f 0200 	mov.w	r2, #0
200013b4:	701a      	strb	r2, [r3, #0]
					// clear fft_data_buf and mag_data_buf whenever we reset
					for (j=0; j<FFT_BUFFERING; j++)
200013b6:	f04f 0300 	mov.w	r3, #0
200013ba:	613b      	str	r3, [r7, #16]
200013bc:	e026      	b.n	2000140c <main+0xab8>
					{
						for (i=0; i<2*fftSize; i++)
200013be:	f04f 0300 	mov.w	r3, #0
200013c2:	60fb      	str	r3, [r7, #12]
200013c4:	e014      	b.n	200013f0 <main+0xa9c>
						{
							fft_data_buf[j][i] = 0;
200013c6:	f64b 5358 	movw	r3, #48472	; 0xbd58
200013ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013ce:	681a      	ldr	r2, [r3, #0]
200013d0:	693b      	ldr	r3, [r7, #16]
200013d2:	ea4f 0383 	mov.w	r3, r3, lsl #2
200013d6:	4413      	add	r3, r2
200013d8:	681a      	ldr	r2, [r3, #0]
200013da:	68fb      	ldr	r3, [r7, #12]
200013dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
200013e0:	4413      	add	r3, r2
200013e2:	f04f 0200 	mov.w	r2, #0
200013e6:	801a      	strh	r2, [r3, #0]
				{
					cl1_en = 0;
					// clear fft_data_buf and mag_data_buf whenever we reset
					for (j=0; j<FFT_BUFFERING; j++)
					{
						for (i=0; i<2*fftSize; i++)
200013e8:	68fb      	ldr	r3, [r7, #12]
200013ea:	f103 0301 	add.w	r3, r3, #1
200013ee:	60fb      	str	r3, [r7, #12]
200013f0:	68fa      	ldr	r2, [r7, #12]
200013f2:	f24a 0330 	movw	r3, #41008	; 0xa030
200013f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013fa:	681b      	ldr	r3, [r3, #0]
200013fc:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001400:	429a      	cmp	r2, r3
20001402:	d3e0      	bcc.n	200013c6 <main+0xa72>

				if ((buf[4] >> 3) & 0x01)
				{
					cl1_en = 0;
					// clear fft_data_buf and mag_data_buf whenever we reset
					for (j=0; j<FFT_BUFFERING; j++)
20001404:	693b      	ldr	r3, [r7, #16]
20001406:	f103 0301 	add.w	r3, r3, #1
2000140a:	613b      	str	r3, [r7, #16]
2000140c:	693b      	ldr	r3, [r7, #16]
2000140e:	2b03      	cmp	r3, #3
20001410:	ddd5      	ble.n	200013be <main+0xa6a>
						for (i=0; i<2*fftSize; i++)
						{
							fft_data_buf[j][i] = 0;
						}
					}
					for (i=0; i<fftSize; i++)
20001412:	f04f 0300 	mov.w	r3, #0
20001416:	60fb      	str	r3, [r7, #12]
20001418:	e00f      	b.n	2000143a <main+0xae6>
					{
						mag_data_buf[i] = 0;
2000141a:	f64b 535c 	movw	r3, #48476	; 0xbd5c
2000141e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001422:	681a      	ldr	r2, [r3, #0]
20001424:	68fb      	ldr	r3, [r7, #12]
20001426:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000142a:	4413      	add	r3, r2
2000142c:	f04f 0200 	mov.w	r2, #0
20001430:	601a      	str	r2, [r3, #0]
						for (i=0; i<2*fftSize; i++)
						{
							fft_data_buf[j][i] = 0;
						}
					}
					for (i=0; i<fftSize; i++)
20001432:	68fb      	ldr	r3, [r7, #12]
20001434:	f103 0301 	add.w	r3, r3, #1
20001438:	60fb      	str	r3, [r7, #12]
2000143a:	68fa      	ldr	r2, [r7, #12]
2000143c:	f24a 0330 	movw	r3, #41008	; 0xa030
20001440:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001444:	681b      	ldr	r3, [r3, #0]
20001446:	429a      	cmp	r2, r3
20001448:	d3e7      	bcc.n	2000141a <main+0xac6>
					{
						mag_data_buf[i] = 0;
					}
				}
				if ((buf[4] >> 2) & 0x01)
2000144a:	7a3b      	ldrb	r3, [r7, #8]
2000144c:	ea4f 0393 	mov.w	r3, r3, lsr #2
20001450:	b2db      	uxtb	r3, r3
20001452:	f003 0301 	and.w	r3, r3, #1
20001456:	b2db      	uxtb	r3, r3
20001458:	2b00      	cmp	r3, #0
2000145a:	d026      	beq.n	200014aa <main+0xb56>
				{
					cl1_en = 1;
2000145c:	f64b 5373 	movw	r3, #48499	; 0xbd73
20001460:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001464:	f04f 0201 	mov.w	r2, #1
20001468:	701a      	strb	r2, [r3, #0]
					fft_i = 0;
2000146a:	f64b 5360 	movw	r3, #48480	; 0xbd60
2000146e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001472:	f04f 0200 	mov.w	r2, #0
20001476:	801a      	strh	r2, [r3, #0]
					fft_i2 = fftSize;
20001478:	f24a 0330 	movw	r3, #41008	; 0xa030
2000147c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001480:	681b      	ldr	r3, [r3, #0]
20001482:	b29a      	uxth	r2, r3
20001484:	f64b 5362 	movw	r3, #48482	; 0xbd62
20001488:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000148c:	801a      	strh	r2, [r3, #0]
					fft_fsm = 0;
2000148e:	f64b 5385 	movw	r3, #48517	; 0xbd85
20001492:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001496:	f04f 0200 	mov.w	r2, #0
2000149a:	701a      	strb	r2, [r3, #0]
					mag_i = 0;
2000149c:	f64b 5364 	movw	r3, #48484	; 0xbd64
200014a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014a4:	f04f 0200 	mov.w	r2, #0
200014a8:	801a      	strh	r2, [r3, #0]
				}
				if ((buf[4] >> 1) & 0x01)
200014aa:	7a3b      	ldrb	r3, [r7, #8]
200014ac:	ea4f 0353 	mov.w	r3, r3, lsr #1
200014b0:	b2db      	uxtb	r3, r3
200014b2:	f003 0301 	and.w	r3, r3, #1
200014b6:	b2db      	uxtb	r3, r3
200014b8:	2b00      	cmp	r3, #0
200014ba:	d050      	beq.n	2000155e <main+0xc0a>
				{
					cl0_en = 0;
200014bc:	f64b 5372 	movw	r3, #48498	; 0xbd72
200014c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014c4:	f04f 0200 	mov.w	r2, #0
200014c8:	701a      	strb	r2, [r3, #0]
					// clear fft_data_buf and mag_data_buf whenever we reset
					for (j=0; j<FFT_BUFFERING; j++)
200014ca:	f04f 0300 	mov.w	r3, #0
200014ce:	613b      	str	r3, [r7, #16]
200014d0:	e026      	b.n	20001520 <main+0xbcc>
					{
						for (i=0; i<2*fftSize; i++)
200014d2:	f04f 0300 	mov.w	r3, #0
200014d6:	60fb      	str	r3, [r7, #12]
200014d8:	e014      	b.n	20001504 <main+0xbb0>
						{
							fft_data_buf[j][i] = 0;
200014da:	f64b 5358 	movw	r3, #48472	; 0xbd58
200014de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014e2:	681a      	ldr	r2, [r3, #0]
200014e4:	693b      	ldr	r3, [r7, #16]
200014e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
200014ea:	4413      	add	r3, r2
200014ec:	681a      	ldr	r2, [r3, #0]
200014ee:	68fb      	ldr	r3, [r7, #12]
200014f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
200014f4:	4413      	add	r3, r2
200014f6:	f04f 0200 	mov.w	r2, #0
200014fa:	801a      	strh	r2, [r3, #0]
				{
					cl0_en = 0;
					// clear fft_data_buf and mag_data_buf whenever we reset
					for (j=0; j<FFT_BUFFERING; j++)
					{
						for (i=0; i<2*fftSize; i++)
200014fc:	68fb      	ldr	r3, [r7, #12]
200014fe:	f103 0301 	add.w	r3, r3, #1
20001502:	60fb      	str	r3, [r7, #12]
20001504:	68fa      	ldr	r2, [r7, #12]
20001506:	f24a 0330 	movw	r3, #41008	; 0xa030
2000150a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000150e:	681b      	ldr	r3, [r3, #0]
20001510:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001514:	429a      	cmp	r2, r3
20001516:	d3e0      	bcc.n	200014da <main+0xb86>
				}
				if ((buf[4] >> 1) & 0x01)
				{
					cl0_en = 0;
					// clear fft_data_buf and mag_data_buf whenever we reset
					for (j=0; j<FFT_BUFFERING; j++)
20001518:	693b      	ldr	r3, [r7, #16]
2000151a:	f103 0301 	add.w	r3, r3, #1
2000151e:	613b      	str	r3, [r7, #16]
20001520:	693b      	ldr	r3, [r7, #16]
20001522:	2b03      	cmp	r3, #3
20001524:	ddd5      	ble.n	200014d2 <main+0xb7e>
						for (i=0; i<2*fftSize; i++)
						{
							fft_data_buf[j][i] = 0;
						}
					}
					for (i=0; i<fftSize; i++)
20001526:	f04f 0300 	mov.w	r3, #0
2000152a:	60fb      	str	r3, [r7, #12]
2000152c:	e00f      	b.n	2000154e <main+0xbfa>
					{
						mag_data_buf[i] = 0;
2000152e:	f64b 535c 	movw	r3, #48476	; 0xbd5c
20001532:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001536:	681a      	ldr	r2, [r3, #0]
20001538:	68fb      	ldr	r3, [r7, #12]
2000153a:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000153e:	4413      	add	r3, r2
20001540:	f04f 0200 	mov.w	r2, #0
20001544:	601a      	str	r2, [r3, #0]
						for (i=0; i<2*fftSize; i++)
						{
							fft_data_buf[j][i] = 0;
						}
					}
					for (i=0; i<fftSize; i++)
20001546:	68fb      	ldr	r3, [r7, #12]
20001548:	f103 0301 	add.w	r3, r3, #1
2000154c:	60fb      	str	r3, [r7, #12]
2000154e:	68fa      	ldr	r2, [r7, #12]
20001550:	f24a 0330 	movw	r3, #41008	; 0xa030
20001554:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001558:	681b      	ldr	r3, [r3, #0]
2000155a:	429a      	cmp	r2, r3
2000155c:	d3e7      	bcc.n	2000152e <main+0xbda>
					{
						mag_data_buf[i] = 0;
					}
				}
				if ((buf[4] >> 0) & 0x01)
2000155e:	7a3b      	ldrb	r3, [r7, #8]
20001560:	f003 0301 	and.w	r3, r3, #1
20001564:	b2db      	uxtb	r3, r3
20001566:	2b00      	cmp	r3, #0
20001568:	d026      	beq.n	200015b8 <main+0xc64>
				{
					cl0_en = 1;
2000156a:	f64b 5372 	movw	r3, #48498	; 0xbd72
2000156e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001572:	f04f 0201 	mov.w	r2, #1
20001576:	701a      	strb	r2, [r3, #0]
					fft_i = 0;
20001578:	f64b 5360 	movw	r3, #48480	; 0xbd60
2000157c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001580:	f04f 0200 	mov.w	r2, #0
20001584:	801a      	strh	r2, [r3, #0]
					fft_i2 = fftSize;
20001586:	f24a 0330 	movw	r3, #41008	; 0xa030
2000158a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000158e:	681b      	ldr	r3, [r3, #0]
20001590:	b29a      	uxth	r2, r3
20001592:	f64b 5362 	movw	r3, #48482	; 0xbd62
20001596:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000159a:	801a      	strh	r2, [r3, #0]
					mag_i = 0;
2000159c:	f64b 5364 	movw	r3, #48484	; 0xbd64
200015a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015a4:	f04f 0200 	mov.w	r2, #0
200015a8:	801a      	strh	r2, [r3, #0]
					fft_fsm = 0;
200015aa:	f64b 5385 	movw	r3, #48517	; 0xbd85
200015ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015b2:	f04f 0200 	mov.w	r2, #0
200015b6:	701a      	strb	r2, [r3, #0]
				}

				num_bins = fbin_max - fbin_min + 1;
200015b8:	f64b 537e 	movw	r3, #48510	; 0xbd7e
200015bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015c0:	881a      	ldrh	r2, [r3, #0]
200015c2:	f64b 537c 	movw	r3, #48508	; 0xbd7c
200015c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015ca:	881b      	ldrh	r3, [r3, #0]
200015cc:	ebc3 0302 	rsb	r3, r3, r2
200015d0:	b29b      	uxth	r3, r3
200015d2:	f103 0301 	add.w	r3, r3, #1
200015d6:	b29a      	uxth	r2, r3
200015d8:	f64b 5380 	movw	r3, #48512	; 0xbd80
200015dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015e0:	801a      	strh	r2, [r3, #0]

				for (i=0; i<num_bins; i++)
200015e2:	f04f 0300 	mov.w	r3, #0
200015e6:	60fb      	str	r3, [r7, #12]
200015e8:	e01f      	b.n	2000162a <main+0xcd6>
				{
					bitrev_bins[i] = bitrevtable[(fbin_min+i) << bitrev_factor];
200015ea:	68fa      	ldr	r2, [r7, #12]
200015ec:	f64b 537c 	movw	r3, #48508	; 0xbd7c
200015f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015f4:	881b      	ldrh	r3, [r3, #0]
200015f6:	4619      	mov	r1, r3
200015f8:	68fb      	ldr	r3, [r7, #12]
200015fa:	4419      	add	r1, r3
200015fc:	f24b 0338 	movw	r3, #45112	; 0xb038
20001600:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001604:	781b      	ldrb	r3, [r3, #0]
20001606:	fa01 f103 	lsl.w	r1, r1, r3
2000160a:	f24a 0338 	movw	r3, #41016	; 0xa038
2000160e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001612:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
20001616:	f64b 53d4 	movw	r3, #48596	; 0xbdd4
2000161a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000161e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					fft_fsm = 0;
				}

				num_bins = fbin_max - fbin_min + 1;

				for (i=0; i<num_bins; i++)
20001622:	68fb      	ldr	r3, [r7, #12]
20001624:	f103 0301 	add.w	r3, r3, #1
20001628:	60fb      	str	r3, [r7, #12]
2000162a:	f64b 5380 	movw	r3, #48512	; 0xbd80
2000162e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001632:	881b      	ldrh	r3, [r3, #0]
20001634:	461a      	mov	r2, r3
20001636:	68fb      	ldr	r3, [r7, #12]
20001638:	429a      	cmp	r2, r3
2000163a:	dcd6      	bgt.n	200015ea <main+0xc96>
				{
					bitrev_bins[i] = bitrevtable[(fbin_min+i) << bitrev_factor];
				}

				num_bins2 = fbin_max2 - fbin_min2 + 1;
2000163c:	f64b 5388 	movw	r3, #48520	; 0xbd88
20001640:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001644:	881a      	ldrh	r2, [r3, #0]
20001646:	f64b 538a 	movw	r3, #48522	; 0xbd8a
2000164a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000164e:	881b      	ldrh	r3, [r3, #0]
20001650:	ebc3 0302 	rsb	r3, r3, r2
20001654:	b29b      	uxth	r3, r3
20001656:	f103 0301 	add.w	r3, r3, #1
2000165a:	b29a      	uxth	r2, r3
2000165c:	f64b 5382 	movw	r3, #48514	; 0xbd82
20001660:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001664:	801a      	strh	r2, [r3, #0]

				for (i=0; i<num_bins2; i++)
20001666:	f04f 0300 	mov.w	r3, #0
2000166a:	60fb      	str	r3, [r7, #12]
2000166c:	e01f      	b.n	200016ae <main+0xd5a>
				{
					bitrev_bins2[i] = bitrevtable[(fbin_min2+i) << bitrev_factor];
2000166e:	68fa      	ldr	r2, [r7, #12]
20001670:	f64b 538a 	movw	r3, #48522	; 0xbd8a
20001674:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001678:	881b      	ldrh	r3, [r3, #0]
2000167a:	4619      	mov	r1, r3
2000167c:	68fb      	ldr	r3, [r7, #12]
2000167e:	4419      	add	r1, r3
20001680:	f24b 0338 	movw	r3, #45112	; 0xb038
20001684:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001688:	781b      	ldrb	r3, [r3, #0]
2000168a:	fa01 f103 	lsl.w	r1, r1, r3
2000168e:	f24a 0338 	movw	r3, #41016	; 0xa038
20001692:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001696:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
2000169a:	f64c 53d4 	movw	r3, #52692	; 0xcdd4
2000169e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016a2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					bitrev_bins[i] = bitrevtable[(fbin_min+i) << bitrev_factor];
				}

				num_bins2 = fbin_max2 - fbin_min2 + 1;

				for (i=0; i<num_bins2; i++)
200016a6:	68fb      	ldr	r3, [r7, #12]
200016a8:	f103 0301 	add.w	r3, r3, #1
200016ac:	60fb      	str	r3, [r7, #12]
200016ae:	f64b 5382 	movw	r3, #48514	; 0xbd82
200016b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016b6:	881b      	ldrh	r3, [r3, #0]
200016b8:	461a      	mov	r2, r3
200016ba:	68fb      	ldr	r3, [r7, #12]
200016bc:	429a      	cmp	r2, r3
200016be:	dcd6      	bgt.n	2000166e <main+0xd1a>
200016c0:	e310      	b.n	20001ce4 <main+0x1390>
				{
					bitrev_bins2[i] = bitrevtable[(fbin_min2+i) << bitrev_factor];
				}
			}
			else if (buf[0] == 0xEE)
200016c2:	793b      	ldrb	r3, [r7, #4]
200016c4:	2bee      	cmp	r3, #238	; 0xee
200016c6:	d14d      	bne.n	20001764 <main+0xe10>
			{
				ctrl_dir = (buf[2] >> 7) & 0x01;
200016c8:	79bb      	ldrb	r3, [r7, #6]
200016ca:	ea4f 13d3 	mov.w	r3, r3, lsr #7
200016ce:	b2da      	uxtb	r2, r3
200016d0:	f64b 5374 	movw	r3, #48500	; 0xbd74
200016d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016d8:	701a      	strb	r2, [r3, #0]
				ctrl_thresh = (((buf[2] & 0x7F) << 8) | buf[3]) << 6;
200016da:	79bb      	ldrb	r3, [r7, #6]
200016dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
200016e0:	ea4f 2203 	mov.w	r2, r3, lsl #8
200016e4:	79fb      	ldrb	r3, [r7, #7]
200016e6:	ea42 0303 	orr.w	r3, r2, r3
200016ea:	ea4f 1283 	mov.w	r2, r3, lsl #6
200016ee:	f64b 5378 	movw	r3, #48504	; 0xbd78
200016f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016f6:	601a      	str	r2, [r3, #0]
				if ((buf[1] >> 7) & 0x01)
200016f8:	797b      	ldrb	r3, [r7, #5]
200016fa:	b25b      	sxtb	r3, r3
200016fc:	2b00      	cmp	r3, #0
200016fe:	da0b      	bge.n	20001718 <main+0xdc4>
				{
					ctrl_thresh = -ctrl_thresh;
20001700:	f64b 5378 	movw	r3, #48504	; 0xbd78
20001704:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001708:	681b      	ldr	r3, [r3, #0]
2000170a:	f1c3 0200 	rsb	r2, r3, #0
2000170e:	f64b 5378 	movw	r3, #48504	; 0xbd78
20001712:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001716:	601a      	str	r2, [r3, #0]
				}
				if ((buf[4] >> 7) & 0x01)
20001718:	7a3b      	ldrb	r3, [r7, #8]
2000171a:	b25b      	sxtb	r3, r3
2000171c:	2b00      	cmp	r3, #0
2000171e:	da07      	bge.n	20001730 <main+0xddc>
				{
					ch_order = 1;
20001720:	f24a 0334 	movw	r3, #41012	; 0xa034
20001724:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001728:	f04f 0201 	mov.w	r2, #1
2000172c:	801a      	strh	r2, [r3, #0]
2000172e:	e006      	b.n	2000173e <main+0xdea>
				}
				else
				{
					ch_order = 2;
20001730:	f24a 0334 	movw	r3, #41012	; 0xa034
20001734:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001738:	f04f 0202 	mov.w	r2, #2
2000173c:	801a      	strh	r2, [r3, #0]
				}
                ch_ctrl = buf[1] & 0x7F;
2000173e:	797b      	ldrb	r3, [r7, #5]
20001740:	461a      	mov	r2, r3
20001742:	f002 027f 	and.w	r2, r2, #127	; 0x7f
20001746:	f64d 53d5 	movw	r3, #56789	; 0xddd5
2000174a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000174e:	701a      	strb	r2, [r3, #0]
                ch_stim = buf[4] & 0x7F;
20001750:	7a3b      	ldrb	r3, [r7, #8]
20001752:	461a      	mov	r2, r3
20001754:	f002 027f 	and.w	r2, r2, #127	; 0x7f
20001758:	f64d 53ec 	movw	r3, #56812	; 0xddec
2000175c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001760:	701a      	strb	r2, [r3, #0]
20001762:	e2bf      	b.n	20001ce4 <main+0x1390>
			}
			else if (buf[0] == 0xCC)
20001764:	793b      	ldrb	r3, [r7, #4]
20001766:	2bcc      	cmp	r3, #204	; 0xcc
20001768:	d120      	bne.n	200017ac <main+0xe58>
			{
				fbin_max = ((buf[1] & 0x03) << 8) | buf[2];
2000176a:	797b      	ldrb	r3, [r7, #5]
2000176c:	f003 0303 	and.w	r3, r3, #3
20001770:	ea4f 2303 	mov.w	r3, r3, lsl #8
20001774:	b29a      	uxth	r2, r3
20001776:	79bb      	ldrb	r3, [r7, #6]
20001778:	ea42 0303 	orr.w	r3, r2, r3
2000177c:	b29b      	uxth	r3, r3
2000177e:	b29a      	uxth	r2, r3
20001780:	f64b 537e 	movw	r3, #48510	; 0xbd7e
20001784:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001788:	801a      	strh	r2, [r3, #0]
				fbin_min = ((buf[3] & 0x03) << 8) | buf[4];
2000178a:	79fb      	ldrb	r3, [r7, #7]
2000178c:	f003 0303 	and.w	r3, r3, #3
20001790:	ea4f 2303 	mov.w	r3, r3, lsl #8
20001794:	b29a      	uxth	r2, r3
20001796:	7a3b      	ldrb	r3, [r7, #8]
20001798:	ea42 0303 	orr.w	r3, r2, r3
2000179c:	b29b      	uxth	r3, r3
2000179e:	b29a      	uxth	r2, r3
200017a0:	f64b 537c 	movw	r3, #48508	; 0xbd7c
200017a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017a8:	801a      	strh	r2, [r3, #0]
200017aa:	e29b      	b.n	20001ce4 <main+0x1390>
			}
			else if (buf[0] == 0xAB)
200017ac:	793b      	ldrb	r3, [r7, #4]
200017ae:	2bab      	cmp	r3, #171	; 0xab
200017b0:	d120      	bne.n	200017f4 <main+0xea0>
			{
				fbin_max2 = ((buf[1] & 0x03) << 8) | buf[2];
200017b2:	797b      	ldrb	r3, [r7, #5]
200017b4:	f003 0303 	and.w	r3, r3, #3
200017b8:	ea4f 2303 	mov.w	r3, r3, lsl #8
200017bc:	b29a      	uxth	r2, r3
200017be:	79bb      	ldrb	r3, [r7, #6]
200017c0:	ea42 0303 	orr.w	r3, r2, r3
200017c4:	b29b      	uxth	r3, r3
200017c6:	b29a      	uxth	r2, r3
200017c8:	f64b 5388 	movw	r3, #48520	; 0xbd88
200017cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017d0:	801a      	strh	r2, [r3, #0]
				fbin_min2 = ((buf[3] & 0x03) << 8) | buf[4];
200017d2:	79fb      	ldrb	r3, [r7, #7]
200017d4:	f003 0303 	and.w	r3, r3, #3
200017d8:	ea4f 2303 	mov.w	r3, r3, lsl #8
200017dc:	b29a      	uxth	r2, r3
200017de:	7a3b      	ldrb	r3, [r7, #8]
200017e0:	ea42 0303 	orr.w	r3, r2, r3
200017e4:	b29b      	uxth	r3, r3
200017e6:	b29a      	uxth	r2, r3
200017e8:	f64b 538a 	movw	r3, #48522	; 0xbd8a
200017ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017f0:	801a      	strh	r2, [r3, #0]
200017f2:	e277      	b.n	20001ce4 <main+0x1390>
			}
			else if (buf[0] == 0xCD)
200017f4:	793b      	ldrb	r3, [r7, #4]
200017f6:	2bcd      	cmp	r3, #205	; 0xcd
200017f8:	d13c      	bne.n	20001874 <main+0xf20>
			{
				ctrl_en2 = (buf[1] >> 7) & 0x01;
200017fa:	797b      	ldrb	r3, [r7, #5]
200017fc:	ea4f 13d3 	mov.w	r3, r3, lsr #7
20001800:	b2da      	uxtb	r2, r3
20001802:	f64b 538c 	movw	r3, #48524	; 0xbd8c
20001806:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000180a:	701a      	strb	r2, [r3, #0]
				ctrl_dir2 = (buf[2] >> 7) & 0x01;
2000180c:	79bb      	ldrb	r3, [r7, #6]
2000180e:	ea4f 13d3 	mov.w	r3, r3, lsr #7
20001812:	b2da      	uxtb	r2, r3
20001814:	f64b 538d 	movw	r3, #48525	; 0xbd8d
20001818:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000181c:	701a      	strb	r2, [r3, #0]
				ctrl_thresh2 = (((buf[2] & 0x7F) << 8) | buf[3]) << 6;
2000181e:	79bb      	ldrb	r3, [r7, #6]
20001820:	f003 037f 	and.w	r3, r3, #127	; 0x7f
20001824:	ea4f 2203 	mov.w	r2, r3, lsl #8
20001828:	79fb      	ldrb	r3, [r7, #7]
2000182a:	ea42 0303 	orr.w	r3, r2, r3
2000182e:	ea4f 1283 	mov.w	r2, r3, lsl #6
20001832:	f64b 5390 	movw	r3, #48528	; 0xbd90
20001836:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000183a:	601a      	str	r2, [r3, #0]
				if (buf[1] & 0x01)
2000183c:	797b      	ldrb	r3, [r7, #5]
2000183e:	f003 0301 	and.w	r3, r3, #1
20001842:	b2db      	uxtb	r3, r3
20001844:	2b00      	cmp	r3, #0
20001846:	d00b      	beq.n	20001860 <main+0xf0c>
				{
					ctrl_thresh2 = -ctrl_thresh2;
20001848:	f64b 5390 	movw	r3, #48528	; 0xbd90
2000184c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001850:	681b      	ldr	r3, [r3, #0]
20001852:	f1c3 0200 	rsb	r2, r3, #0
20001856:	f64b 5390 	movw	r3, #48528	; 0xbd90
2000185a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000185e:	601a      	str	r2, [r3, #0]
				}
				ctrl_comb = (buf[4] >> 7) & 0x01;
20001860:	7a3b      	ldrb	r3, [r7, #8]
20001862:	ea4f 13d3 	mov.w	r3, r3, lsr #7
20001866:	b2da      	uxtb	r2, r3
20001868:	f64b 5394 	movw	r3, #48532	; 0xbd94
2000186c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001870:	701a      	strb	r2, [r3, #0]
20001872:	e237      	b.n	20001ce4 <main+0x1390>
			}
			else if (buf[0] == 0xBB)
20001874:	793b      	ldrb	r3, [r7, #4]
20001876:	2bbb      	cmp	r3, #187	; 0xbb
20001878:	d11c      	bne.n	200018b4 <main+0xf60>
			{
				rand_max = (buf[1] << 8) | buf[2];
2000187a:	797b      	ldrb	r3, [r7, #5]
2000187c:	ea4f 2303 	mov.w	r3, r3, lsl #8
20001880:	b29a      	uxth	r2, r3
20001882:	79bb      	ldrb	r3, [r7, #6]
20001884:	ea42 0303 	orr.w	r3, r2, r3
20001888:	b29b      	uxth	r3, r3
2000188a:	b29a      	uxth	r2, r3
2000188c:	f64b 536a 	movw	r3, #48490	; 0xbd6a
20001890:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001894:	801a      	strh	r2, [r3, #0]
				rand_min = (buf[3] << 8) | buf[4];
20001896:	79fb      	ldrb	r3, [r7, #7]
20001898:	ea4f 2303 	mov.w	r3, r3, lsl #8
2000189c:	b29a      	uxth	r2, r3
2000189e:	7a3b      	ldrb	r3, [r7, #8]
200018a0:	ea42 0303 	orr.w	r3, r2, r3
200018a4:	b29b      	uxth	r3, r3
200018a6:	b29a      	uxth	r2, r3
200018a8:	f64b 5368 	movw	r3, #48488	; 0xbd68
200018ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018b0:	801a      	strh	r2, [r3, #0]
200018b2:	e217      	b.n	20001ce4 <main+0x1390>
			}
			else if ((unsigned char)buf[0] <= 0x4f)
200018b4:	793b      	ldrb	r3, [r7, #4]
200018b6:	2b4f      	cmp	r3, #79	; 0x4f
200018b8:	f200 8214 	bhi.w	20001ce4 <main+0x1390>
			{
				reg_val = buf[4] + ((uint32_t)buf[3] << 8) + ((uint32_t)buf[2] << 16) + ((uint32_t)buf[1] << 24);
200018bc:	7a3b      	ldrb	r3, [r7, #8]
200018be:	461a      	mov	r2, r3
200018c0:	79fb      	ldrb	r3, [r7, #7]
200018c2:	ea4f 2303 	mov.w	r3, r3, lsl #8
200018c6:	441a      	add	r2, r3
200018c8:	79bb      	ldrb	r3, [r7, #6]
200018ca:	ea4f 4303 	mov.w	r3, r3, lsl #16
200018ce:	441a      	add	r2, r3
200018d0:	797b      	ldrb	r3, [r7, #5]
200018d2:	ea4f 6303 	mov.w	r3, r3, lsl #24
200018d6:	4413      	add	r3, r2
200018d8:	461a      	mov	r2, r3
200018da:	f64b 5334 	movw	r3, #48436	; 0xbd34
200018de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018e2:	601a      	str	r2, [r3, #0]
				reg_addr = (reg_val>>16) & 0xFFFF;
200018e4:	f64b 5334 	movw	r3, #48436	; 0xbd34
200018e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018ec:	681b      	ldr	r3, [r3, #0]
200018ee:	ea4f 4313 	mov.w	r3, r3, lsr #16
200018f2:	461a      	mov	r2, r3
200018f4:	f64b 5338 	movw	r3, #48440	; 0xbd38
200018f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018fc:	601a      	str	r2, [r3, #0]
				reg_data = reg_val & 0xFFFF;
200018fe:	f64b 5334 	movw	r3, #48436	; 0xbd34
20001902:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001906:	681b      	ldr	r3, [r3, #0]
20001908:	ea4f 4203 	mov.w	r2, r3, lsl #16
2000190c:	ea4f 4212 	mov.w	r2, r2, lsr #16
20001910:	f64b 533c 	movw	r3, #48444	; 0xbd3c
20001914:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001918:	601a      	str	r2, [r3, #0]
				*(int*)(REG_BASE+buf[0]) = reg_val;
2000191a:	793b      	ldrb	r3, [r7, #4]
2000191c:	f103 5340 	add.w	r3, r3, #805306368	; 0x30000000
20001920:	461a      	mov	r2, r3
20001922:	f64b 5334 	movw	r3, #48436	; 0xbd34
20001926:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000192a:	681b      	ldr	r3, [r3, #0]
2000192c:	6013      	str	r3, [r2, #0]
				while((*status) & (NM0_TXBUSY | NM1_TXBUSY));
2000192e:	f24a 0304 	movw	r3, #40964	; 0xa004
20001932:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001936:	681b      	ldr	r3, [r3, #0]
20001938:	681b      	ldr	r3, [r3, #0]
2000193a:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
2000193e:	2b00      	cmp	r3, #0
20001940:	d1f5      	bne.n	2000192e <main+0xfda>

				if (rec_enable_write)
20001942:	f64b 534c 	movw	r3, #48460	; 0xbd4c
20001946:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000194a:	781b      	ldrb	r3, [r3, #0]
2000194c:	2b00      	cmp	r3, #0
2000194e:	f000 81b5 	beq.w	20001cbc <main+0x1368>
				{
					rec_enable_write = false;
20001952:	f64b 534c 	movw	r3, #48460	; 0xbd4c
20001956:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000195a:	f04f 0200 	mov.w	r2, #0
2000195e:	701a      	strb	r2, [r3, #0]

					if (buf[0] == 0x24)
20001960:	793b      	ldrb	r3, [r7, #4]
20001962:	2b24      	cmp	r3, #36	; 0x24
20001964:	f040 80d5 	bne.w	20001b12 <main+0x11be>
					{
						// n1d2, need to check for rec_enable
						if (reg_addr == NM_REC_ENABLE0_REG)
20001968:	f64b 5338 	movw	r3, #48440	; 0xbd38
2000196c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001970:	681b      	ldr	r3, [r3, #0]
20001972:	2b04      	cmp	r3, #4
20001974:	d12d      	bne.n	200019d2 <main+0x107e>
						{
							// channels 64-79
							for (i=0; i<16; i++)
20001976:	f04f 0300 	mov.w	r3, #0
2000197a:	60fb      	str	r3, [r7, #12]
2000197c:	e025      	b.n	200019ca <main+0x1076>
							{
								if (((reg_data >> i) & 1) == 1)
2000197e:	f64b 533c 	movw	r3, #48444	; 0xbd3c
20001982:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001986:	681a      	ldr	r2, [r3, #0]
20001988:	68fb      	ldr	r3, [r7, #12]
2000198a:	fa42 f303 	asr.w	r3, r2, r3
2000198e:	f003 0301 	and.w	r3, r3, #1
20001992:	b2db      	uxtb	r3, r3
20001994:	2b00      	cmp	r3, #0
20001996:	d00a      	beq.n	200019ae <main+0x105a>
								{
									sel_data_vector[i+64] = 1;
20001998:	68fb      	ldr	r3, [r7, #12]
2000199a:	f103 0240 	add.w	r2, r3, #64	; 0x40
2000199e:	f64b 4398 	movw	r3, #48280	; 0xbc98
200019a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019a6:	f04f 0101 	mov.w	r1, #1
200019aa:	5499      	strb	r1, [r3, r2]
200019ac:	e009      	b.n	200019c2 <main+0x106e>
								}
								else
								{
									sel_data_vector[i+64] = 0;
200019ae:	68fb      	ldr	r3, [r7, #12]
200019b0:	f103 0240 	add.w	r2, r3, #64	; 0x40
200019b4:	f64b 4398 	movw	r3, #48280	; 0xbc98
200019b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019bc:	f04f 0100 	mov.w	r1, #0
200019c0:	5499      	strb	r1, [r3, r2]
					{
						// n1d2, need to check for rec_enable
						if (reg_addr == NM_REC_ENABLE0_REG)
						{
							// channels 64-79
							for (i=0; i<16; i++)
200019c2:	68fb      	ldr	r3, [r7, #12]
200019c4:	f103 0301 	add.w	r3, r3, #1
200019c8:	60fb      	str	r3, [r7, #12]
200019ca:	68fb      	ldr	r3, [r7, #12]
200019cc:	2b0f      	cmp	r3, #15
200019ce:	ddd6      	ble.n	2000197e <main+0x102a>
							}
						}
						else if (reg_addr == NM_REC_ENABLE3_REG)
						{
							// channels 112-127
							for (i=0; i<16; i++)
200019d0:	e174      	b.n	20001cbc <main+0x1368>
								{
									sel_data_vector[i+64] = 0;
								}
							}
						}
						else if (reg_addr == NM_REC_ENABLE1_REG)
200019d2:	f64b 5338 	movw	r3, #48440	; 0xbd38
200019d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019da:	681b      	ldr	r3, [r3, #0]
200019dc:	2b05      	cmp	r3, #5
200019de:	d12d      	bne.n	20001a3c <main+0x10e8>
						{
							// channels 80-95
							for (i=0; i<16; i++)
200019e0:	f04f 0300 	mov.w	r3, #0
200019e4:	60fb      	str	r3, [r7, #12]
200019e6:	e025      	b.n	20001a34 <main+0x10e0>
							{
								if (((reg_data >> i) & 1) == 1)
200019e8:	f64b 533c 	movw	r3, #48444	; 0xbd3c
200019ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019f0:	681a      	ldr	r2, [r3, #0]
200019f2:	68fb      	ldr	r3, [r7, #12]
200019f4:	fa42 f303 	asr.w	r3, r2, r3
200019f8:	f003 0301 	and.w	r3, r3, #1
200019fc:	b2db      	uxtb	r3, r3
200019fe:	2b00      	cmp	r3, #0
20001a00:	d00a      	beq.n	20001a18 <main+0x10c4>
								{
									sel_data_vector[i+80] = 1;
20001a02:	68fb      	ldr	r3, [r7, #12]
20001a04:	f103 0250 	add.w	r2, r3, #80	; 0x50
20001a08:	f64b 4398 	movw	r3, #48280	; 0xbc98
20001a0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a10:	f04f 0101 	mov.w	r1, #1
20001a14:	5499      	strb	r1, [r3, r2]
20001a16:	e009      	b.n	20001a2c <main+0x10d8>
								}
								else
								{
									sel_data_vector[i+80] = 0;
20001a18:	68fb      	ldr	r3, [r7, #12]
20001a1a:	f103 0250 	add.w	r2, r3, #80	; 0x50
20001a1e:	f64b 4398 	movw	r3, #48280	; 0xbc98
20001a22:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a26:	f04f 0100 	mov.w	r1, #0
20001a2a:	5499      	strb	r1, [r3, r2]
							}
						}
						else if (reg_addr == NM_REC_ENABLE1_REG)
						{
							// channels 80-95
							for (i=0; i<16; i++)
20001a2c:	68fb      	ldr	r3, [r7, #12]
20001a2e:	f103 0301 	add.w	r3, r3, #1
20001a32:	60fb      	str	r3, [r7, #12]
20001a34:	68fb      	ldr	r3, [r7, #12]
20001a36:	2b0f      	cmp	r3, #15
20001a38:	ddd6      	ble.n	200019e8 <main+0x1094>
							}
						}
						else if (reg_addr == NM_REC_ENABLE3_REG)
						{
							// channels 112-127
							for (i=0; i<16; i++)
20001a3a:	e13f      	b.n	20001cbc <main+0x1368>
								{
									sel_data_vector[i+80] = 0;
								}
							}
						}
						else if (reg_addr == NM_REC_ENABLE2_REG)
20001a3c:	f64b 5338 	movw	r3, #48440	; 0xbd38
20001a40:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a44:	681b      	ldr	r3, [r3, #0]
20001a46:	2b06      	cmp	r3, #6
20001a48:	d12d      	bne.n	20001aa6 <main+0x1152>
						{
							// channels 96-111
							for (i=0; i<16; i++)
20001a4a:	f04f 0300 	mov.w	r3, #0
20001a4e:	60fb      	str	r3, [r7, #12]
20001a50:	e025      	b.n	20001a9e <main+0x114a>
							{
								if (((reg_data >> i) & 1) == 1)
20001a52:	f64b 533c 	movw	r3, #48444	; 0xbd3c
20001a56:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a5a:	681a      	ldr	r2, [r3, #0]
20001a5c:	68fb      	ldr	r3, [r7, #12]
20001a5e:	fa42 f303 	asr.w	r3, r2, r3
20001a62:	f003 0301 	and.w	r3, r3, #1
20001a66:	b2db      	uxtb	r3, r3
20001a68:	2b00      	cmp	r3, #0
20001a6a:	d00a      	beq.n	20001a82 <main+0x112e>
								{
									sel_data_vector[i+96] = 1;
20001a6c:	68fb      	ldr	r3, [r7, #12]
20001a6e:	f103 0260 	add.w	r2, r3, #96	; 0x60
20001a72:	f64b 4398 	movw	r3, #48280	; 0xbc98
20001a76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a7a:	f04f 0101 	mov.w	r1, #1
20001a7e:	5499      	strb	r1, [r3, r2]
20001a80:	e009      	b.n	20001a96 <main+0x1142>
								}
								else
								{
									sel_data_vector[i+96] = 0;
20001a82:	68fb      	ldr	r3, [r7, #12]
20001a84:	f103 0260 	add.w	r2, r3, #96	; 0x60
20001a88:	f64b 4398 	movw	r3, #48280	; 0xbc98
20001a8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a90:	f04f 0100 	mov.w	r1, #0
20001a94:	5499      	strb	r1, [r3, r2]
							}
						}
						else if (reg_addr == NM_REC_ENABLE2_REG)
						{
							// channels 96-111
							for (i=0; i<16; i++)
20001a96:	68fb      	ldr	r3, [r7, #12]
20001a98:	f103 0301 	add.w	r3, r3, #1
20001a9c:	60fb      	str	r3, [r7, #12]
20001a9e:	68fb      	ldr	r3, [r7, #12]
20001aa0:	2b0f      	cmp	r3, #15
20001aa2:	ddd6      	ble.n	20001a52 <main+0x10fe>
							}
						}
						else if (reg_addr == NM_REC_ENABLE3_REG)
						{
							// channels 112-127
							for (i=0; i<16; i++)
20001aa4:	e10a      	b.n	20001cbc <main+0x1368>
								{
									sel_data_vector[i+96] = 0;
								}
							}
						}
						else if (reg_addr == NM_REC_ENABLE3_REG)
20001aa6:	f64b 5338 	movw	r3, #48440	; 0xbd38
20001aaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001aae:	681b      	ldr	r3, [r3, #0]
20001ab0:	2b07      	cmp	r3, #7
20001ab2:	f040 8102 	bne.w	20001cba <main+0x1366>
						{
							// channels 112-127
							for (i=0; i<16; i++)
20001ab6:	f04f 0300 	mov.w	r3, #0
20001aba:	60fb      	str	r3, [r7, #12]
20001abc:	e025      	b.n	20001b0a <main+0x11b6>
							{
								if (((reg_data >> i) & 1) == 1)
20001abe:	f64b 533c 	movw	r3, #48444	; 0xbd3c
20001ac2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ac6:	681a      	ldr	r2, [r3, #0]
20001ac8:	68fb      	ldr	r3, [r7, #12]
20001aca:	fa42 f303 	asr.w	r3, r2, r3
20001ace:	f003 0301 	and.w	r3, r3, #1
20001ad2:	b2db      	uxtb	r3, r3
20001ad4:	2b00      	cmp	r3, #0
20001ad6:	d00a      	beq.n	20001aee <main+0x119a>
								{
									sel_data_vector[i+112] = 1;
20001ad8:	68fb      	ldr	r3, [r7, #12]
20001ada:	f103 0270 	add.w	r2, r3, #112	; 0x70
20001ade:	f64b 4398 	movw	r3, #48280	; 0xbc98
20001ae2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ae6:	f04f 0101 	mov.w	r1, #1
20001aea:	5499      	strb	r1, [r3, r2]
20001aec:	e009      	b.n	20001b02 <main+0x11ae>
								}
								else
								{
									sel_data_vector[i+112] = 0;
20001aee:	68fb      	ldr	r3, [r7, #12]
20001af0:	f103 0270 	add.w	r2, r3, #112	; 0x70
20001af4:	f64b 4398 	movw	r3, #48280	; 0xbc98
20001af8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001afc:	f04f 0100 	mov.w	r1, #0
20001b00:	5499      	strb	r1, [r3, r2]
							}
						}
						else if (reg_addr == NM_REC_ENABLE3_REG)
						{
							// channels 112-127
							for (i=0; i<16; i++)
20001b02:	68fb      	ldr	r3, [r7, #12]
20001b04:	f103 0301 	add.w	r3, r3, #1
20001b08:	60fb      	str	r3, [r7, #12]
20001b0a:	68fb      	ldr	r3, [r7, #12]
20001b0c:	2b0f      	cmp	r3, #15
20001b0e:	ddd6      	ble.n	20001abe <main+0x116a>
20001b10:	e0d4      	b.n	20001cbc <main+0x1368>
								}
							}
						}
					}

					else if (buf[0] == 0x14)
20001b12:	793b      	ldrb	r3, [r7, #4]
20001b14:	2b14      	cmp	r3, #20
20001b16:	f040 80d1 	bne.w	20001cbc <main+0x1368>
					{
						// n0d2, need to check for rec_enable
						if (reg_addr == NM_REC_ENABLE0_REG)
20001b1a:	f64b 5338 	movw	r3, #48440	; 0xbd38
20001b1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b22:	681b      	ldr	r3, [r3, #0]
20001b24:	2b04      	cmp	r3, #4
20001b26:	d129      	bne.n	20001b7c <main+0x1228>
						{
							// channels 0-15
							for (i=0; i<16; i++)
20001b28:	f04f 0300 	mov.w	r3, #0
20001b2c:	60fb      	str	r3, [r7, #12]
20001b2e:	e021      	b.n	20001b74 <main+0x1220>
							{
								if (((reg_data >> i) & 1) == 1)
20001b30:	f64b 533c 	movw	r3, #48444	; 0xbd3c
20001b34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b38:	681a      	ldr	r2, [r3, #0]
20001b3a:	68fb      	ldr	r3, [r7, #12]
20001b3c:	fa42 f303 	asr.w	r3, r2, r3
20001b40:	f003 0301 	and.w	r3, r3, #1
20001b44:	b2db      	uxtb	r3, r3
20001b46:	2b00      	cmp	r3, #0
20001b48:	d008      	beq.n	20001b5c <main+0x1208>
								{
									sel_data_vector[i] = 1;
20001b4a:	68fa      	ldr	r2, [r7, #12]
20001b4c:	f64b 4398 	movw	r3, #48280	; 0xbc98
20001b50:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b54:	f04f 0101 	mov.w	r1, #1
20001b58:	5499      	strb	r1, [r3, r2]
20001b5a:	e007      	b.n	20001b6c <main+0x1218>
								}
								else
								{
									sel_data_vector[i] = 0;
20001b5c:	68fa      	ldr	r2, [r7, #12]
20001b5e:	f64b 4398 	movw	r3, #48280	; 0xbc98
20001b62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b66:	f04f 0100 	mov.w	r1, #0
20001b6a:	5499      	strb	r1, [r3, r2]
					{
						// n0d2, need to check for rec_enable
						if (reg_addr == NM_REC_ENABLE0_REG)
						{
							// channels 0-15
							for (i=0; i<16; i++)
20001b6c:	68fb      	ldr	r3, [r7, #12]
20001b6e:	f103 0301 	add.w	r3, r3, #1
20001b72:	60fb      	str	r3, [r7, #12]
20001b74:	68fb      	ldr	r3, [r7, #12]
20001b76:	2b0f      	cmp	r3, #15
20001b78:	ddda      	ble.n	20001b30 <main+0x11dc>
20001b7a:	e09f      	b.n	20001cbc <main+0x1368>
								{
									sel_data_vector[i] = 0;
								}
							}
						}
						else if (reg_addr == NM_REC_ENABLE1_REG)
20001b7c:	f64b 5338 	movw	r3, #48440	; 0xbd38
20001b80:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b84:	681b      	ldr	r3, [r3, #0]
20001b86:	2b05      	cmp	r3, #5
20001b88:	d12d      	bne.n	20001be6 <main+0x1292>
						{
							// channels 16-31
							for (i=0; i<16; i++)
20001b8a:	f04f 0300 	mov.w	r3, #0
20001b8e:	60fb      	str	r3, [r7, #12]
20001b90:	e025      	b.n	20001bde <main+0x128a>
							{
								if (((reg_data >> i) & 1) == 1)
20001b92:	f64b 533c 	movw	r3, #48444	; 0xbd3c
20001b96:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b9a:	681a      	ldr	r2, [r3, #0]
20001b9c:	68fb      	ldr	r3, [r7, #12]
20001b9e:	fa42 f303 	asr.w	r3, r2, r3
20001ba2:	f003 0301 	and.w	r3, r3, #1
20001ba6:	b2db      	uxtb	r3, r3
20001ba8:	2b00      	cmp	r3, #0
20001baa:	d00a      	beq.n	20001bc2 <main+0x126e>
								{
									sel_data_vector[i+16] = 1;
20001bac:	68fb      	ldr	r3, [r7, #12]
20001bae:	f103 0210 	add.w	r2, r3, #16
20001bb2:	f64b 4398 	movw	r3, #48280	; 0xbc98
20001bb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bba:	f04f 0101 	mov.w	r1, #1
20001bbe:	5499      	strb	r1, [r3, r2]
20001bc0:	e009      	b.n	20001bd6 <main+0x1282>
								}
								else
								{
									sel_data_vector[i+16] = 0;
20001bc2:	68fb      	ldr	r3, [r7, #12]
20001bc4:	f103 0210 	add.w	r2, r3, #16
20001bc8:	f64b 4398 	movw	r3, #48280	; 0xbc98
20001bcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bd0:	f04f 0100 	mov.w	r1, #0
20001bd4:	5499      	strb	r1, [r3, r2]
							}
						}
						else if (reg_addr == NM_REC_ENABLE1_REG)
						{
							// channels 16-31
							for (i=0; i<16; i++)
20001bd6:	68fb      	ldr	r3, [r7, #12]
20001bd8:	f103 0301 	add.w	r3, r3, #1
20001bdc:	60fb      	str	r3, [r7, #12]
20001bde:	68fb      	ldr	r3, [r7, #12]
20001be0:	2b0f      	cmp	r3, #15
20001be2:	ddd6      	ble.n	20001b92 <main+0x123e>
20001be4:	e06a      	b.n	20001cbc <main+0x1368>
								{
									sel_data_vector[i+16] = 0;
								}
							}
						}
						else if (reg_addr == NM_REC_ENABLE2_REG)
20001be6:	f64b 5338 	movw	r3, #48440	; 0xbd38
20001bea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bee:	681b      	ldr	r3, [r3, #0]
20001bf0:	2b06      	cmp	r3, #6
20001bf2:	d12d      	bne.n	20001c50 <main+0x12fc>
						{
							// channels 32-47
							for (i=0; i<16; i++)
20001bf4:	f04f 0300 	mov.w	r3, #0
20001bf8:	60fb      	str	r3, [r7, #12]
20001bfa:	e025      	b.n	20001c48 <main+0x12f4>
							{
								if (((reg_data >> i) & 1) == 1)
20001bfc:	f64b 533c 	movw	r3, #48444	; 0xbd3c
20001c00:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c04:	681a      	ldr	r2, [r3, #0]
20001c06:	68fb      	ldr	r3, [r7, #12]
20001c08:	fa42 f303 	asr.w	r3, r2, r3
20001c0c:	f003 0301 	and.w	r3, r3, #1
20001c10:	b2db      	uxtb	r3, r3
20001c12:	2b00      	cmp	r3, #0
20001c14:	d00a      	beq.n	20001c2c <main+0x12d8>
								{
									sel_data_vector[i+32] = 1;
20001c16:	68fb      	ldr	r3, [r7, #12]
20001c18:	f103 0220 	add.w	r2, r3, #32
20001c1c:	f64b 4398 	movw	r3, #48280	; 0xbc98
20001c20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c24:	f04f 0101 	mov.w	r1, #1
20001c28:	5499      	strb	r1, [r3, r2]
20001c2a:	e009      	b.n	20001c40 <main+0x12ec>
								}
								else
								{
									sel_data_vector[i+32] = 0;
20001c2c:	68fb      	ldr	r3, [r7, #12]
20001c2e:	f103 0220 	add.w	r2, r3, #32
20001c32:	f64b 4398 	movw	r3, #48280	; 0xbc98
20001c36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c3a:	f04f 0100 	mov.w	r1, #0
20001c3e:	5499      	strb	r1, [r3, r2]
							}
						}
						else if (reg_addr == NM_REC_ENABLE2_REG)
						{
							// channels 32-47
							for (i=0; i<16; i++)
20001c40:	68fb      	ldr	r3, [r7, #12]
20001c42:	f103 0301 	add.w	r3, r3, #1
20001c46:	60fb      	str	r3, [r7, #12]
20001c48:	68fb      	ldr	r3, [r7, #12]
20001c4a:	2b0f      	cmp	r3, #15
20001c4c:	ddd6      	ble.n	20001bfc <main+0x12a8>
20001c4e:	e035      	b.n	20001cbc <main+0x1368>
								{
									sel_data_vector[i+32] = 0;
								}
							}
						}
						else if (reg_addr == NM_REC_ENABLE3_REG)
20001c50:	f64b 5338 	movw	r3, #48440	; 0xbd38
20001c54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c58:	681b      	ldr	r3, [r3, #0]
20001c5a:	2b07      	cmp	r3, #7
20001c5c:	d12e      	bne.n	20001cbc <main+0x1368>
						{
							// channels 48-63
							for (i=0; i<16; i++)
20001c5e:	f04f 0300 	mov.w	r3, #0
20001c62:	60fb      	str	r3, [r7, #12]
20001c64:	e025      	b.n	20001cb2 <main+0x135e>
							{
								if (((reg_data >> i) & 1) == 1)
20001c66:	f64b 533c 	movw	r3, #48444	; 0xbd3c
20001c6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c6e:	681a      	ldr	r2, [r3, #0]
20001c70:	68fb      	ldr	r3, [r7, #12]
20001c72:	fa42 f303 	asr.w	r3, r2, r3
20001c76:	f003 0301 	and.w	r3, r3, #1
20001c7a:	b2db      	uxtb	r3, r3
20001c7c:	2b00      	cmp	r3, #0
20001c7e:	d00a      	beq.n	20001c96 <main+0x1342>
								{
									sel_data_vector[i+48] = 1;
20001c80:	68fb      	ldr	r3, [r7, #12]
20001c82:	f103 0230 	add.w	r2, r3, #48	; 0x30
20001c86:	f64b 4398 	movw	r3, #48280	; 0xbc98
20001c8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c8e:	f04f 0101 	mov.w	r1, #1
20001c92:	5499      	strb	r1, [r3, r2]
20001c94:	e009      	b.n	20001caa <main+0x1356>
								}
								else
								{
									sel_data_vector[i+48] = 0;
20001c96:	68fb      	ldr	r3, [r7, #12]
20001c98:	f103 0230 	add.w	r2, r3, #48	; 0x30
20001c9c:	f64b 4398 	movw	r3, #48280	; 0xbc98
20001ca0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ca4:	f04f 0100 	mov.w	r1, #0
20001ca8:	5499      	strb	r1, [r3, r2]
							}
						}
						else if (reg_addr == NM_REC_ENABLE3_REG)
						{
							// channels 48-63
							for (i=0; i<16; i++)
20001caa:	68fb      	ldr	r3, [r7, #12]
20001cac:	f103 0301 	add.w	r3, r3, #1
20001cb0:	60fb      	str	r3, [r7, #12]
20001cb2:	68fb      	ldr	r3, [r7, #12]
20001cb4:	2b0f      	cmp	r3, #15
20001cb6:	ddd6      	ble.n	20001c66 <main+0x1312>
20001cb8:	e000      	b.n	20001cbc <main+0x1368>
							}
						}
						else if (reg_addr == NM_REC_ENABLE3_REG)
						{
							// channels 112-127
							for (i=0; i<16; i++)
20001cba:	bf00      	nop
							}
						}
					}
				}

				if (((buf[0] == 0x10) || (buf[0] == 0x20)) && (reg_data == 1))
20001cbc:	793b      	ldrb	r3, [r7, #4]
20001cbe:	2b10      	cmp	r3, #16
20001cc0:	d002      	beq.n	20001cc8 <main+0x1374>
20001cc2:	793b      	ldrb	r3, [r7, #4]
20001cc4:	2b20      	cmp	r3, #32
20001cc6:	d10d      	bne.n	20001ce4 <main+0x1390>
20001cc8:	f64b 533c 	movw	r3, #48444	; 0xbd3c
20001ccc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cd0:	681b      	ldr	r3, [r3, #0]
20001cd2:	2b01      	cmp	r3, #1
20001cd4:	d106      	bne.n	20001ce4 <main+0x1390>
				{
					rec_enable_write = true;
20001cd6:	f64b 534c 	movw	r3, #48460	; 0xbd4c
20001cda:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cde:	f04f 0201 	mov.w	r2, #1
20001ce2:	701a      	strb	r2, [r3, #0]
				}
			}
		}

		if (!stat_flag)
20001ce4:	f64b 5354 	movw	r3, #48468	; 0xbd54
20001ce8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cec:	781b      	ldrb	r3, [r3, #0]
20001cee:	f083 0301 	eor.w	r3, r3, #1
20001cf2:	b2db      	uxtb	r3, r3
20001cf4:	2b00      	cmp	r3, #0
20001cf6:	d00a      	beq.n	20001d0e <main+0x13ba>
		{
			stat = *status;
20001cf8:	f24a 0304 	movw	r3, #40964	; 0xa004
20001cfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d00:	681b      	ldr	r3, [r3, #0]
20001d02:	681a      	ldr	r2, [r3, #0]
20001d04:	f64b 5350 	movw	r3, #48464	; 0xbd50
20001d08:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d0c:	601a      	str	r2, [r3, #0]
		}
		stat_flag = false;
20001d0e:	f64b 5354 	movw	r3, #48468	; 0xbd54
20001d12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d16:	f04f 0200 	mov.w	r2, #0
20001d1a:	701a      	strb	r2, [r3, #0]

		gui_request_counter++;
20001d1c:	f64b 5330 	movw	r3, #48432	; 0xbd30
20001d20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d24:	681b      	ldr	r3, [r3, #0]
20001d26:	f103 0201 	add.w	r2, r3, #1
20001d2a:	f64b 5330 	movw	r3, #48432	; 0xbd30
20001d2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d32:	601a      	str	r2, [r3, #0]
		// poll SPI slave
		if (gui_request_counter>2000)
20001d34:	f64b 5330 	movw	r3, #48432	; 0xbd30
20001d38:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d3c:	681b      	ldr	r3, [r3, #0]
20001d3e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
20001d42:	d92e      	bls.n	20001da2 <main+0x144e>
		{
			reg_data_buf[0] = 0x0; // header byte indicates no data
20001d44:	f64b 33d0 	movw	r3, #48080	; 0xbbd0
20001d48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d4c:	f04f 0200 	mov.w	r2, #0
20001d50:	801a      	strh	r2, [r3, #0]
			MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
20001d52:	f64d 6084 	movw	r0, #56964	; 0xde84
20001d56:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d5a:	f04f 0100 	mov.w	r1, #0
20001d5e:	f001 faf9 	bl	20003354 <MSS_SPI_set_slave_select>
			MSS_SPI_transfer_block( &g_mss_spi0, ((uint8_t *) reg_data_buf) + 1, 2*CL_DATA_BUF_SIZE - 1, spi_rx_buf, sizeof(spi_rx_buf));
20001d62:	f64b 33d0 	movw	r3, #48080	; 0xbbd0
20001d66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d6a:	f103 0301 	add.w	r3, r3, #1
20001d6e:	f04f 0206 	mov.w	r2, #6
20001d72:	9200      	str	r2, [sp, #0]
20001d74:	f64d 6084 	movw	r0, #56964	; 0xde84
20001d78:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d7c:	4619      	mov	r1, r3
20001d7e:	f04f 020b 	mov.w	r2, #11
20001d82:	f64b 5328 	movw	r3, #48424	; 0xbd28
20001d86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d8a:	f001 fbaf 	bl	200034ec <MSS_SPI_transfer_block>
			MSS_SPI_clear_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
20001d8e:	f64d 6084 	movw	r0, #56964	; 0xde84
20001d92:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d96:	f04f 0100 	mov.w	r1, #0
20001d9a:	f001 fb5f 	bl	2000345c <MSS_SPI_clear_slave_select>
			spi_rx_handler();
20001d9e:	f000 ff99 	bl	20002cd4 <spi_rx_handler>
		}

		if (closed_loop)
20001da2:	f64b 5395 	movw	r3, #48533	; 0xbd95
20001da6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001daa:	781b      	ldrb	r3, [r3, #0]
20001dac:	2b00      	cmp	r3, #0
20001dae:	f000 82e4 	beq.w	2000237a <main+0x1a26>
		{
			if ((stat & NM0_DATA) && (stat & NM1_DATA)) {
20001db2:	f64b 5350 	movw	r3, #48464	; 0xbd50
20001db6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dba:	681b      	ldr	r3, [r3, #0]
20001dbc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
20001dc0:	2b00      	cmp	r3, #0
20001dc2:	f000 8521 	beq.w	20002808 <main+0x1eb4>
20001dc6:	f64b 5350 	movw	r3, #48464	; 0xbd50
20001dca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dce:	681b      	ldr	r3, [r3, #0]
20001dd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
20001dd4:	2b00      	cmp	r3, #0
20001dd6:	f000 8519 	beq.w	2000280c <main+0x1eb8>
	            chan = 1;
20001dda:	f24a 0328 	movw	r3, #41000	; 0xa028
20001dde:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001de2:	f04f 0201 	mov.w	r2, #1
20001de6:	601a      	str	r2, [r3, #0]
	            stim_flag = false;
20001de8:	f64b 5322 	movw	r3, #48418	; 0xbd22
20001dec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001df0:	f04f 0200 	mov.w	r2, #0
20001df4:	701a      	strb	r2, [r3, #0]

	            // read in data to temporary buffer, keeping track of stim flag
	            // read NM0 adc data
	            for(i = 0; i < 66; i++)
20001df6:	f04f 0300 	mov.w	r3, #0
20001dfa:	60fb      	str	r3, [r7, #12]
20001dfc:	e0a3      	b.n	20001f46 <main+0x15f2>
				{
					if (i == 0)
20001dfe:	68fb      	ldr	r3, [r7, #12]
20001e00:	2b00      	cmp	r3, #0
20001e02:	d107      	bne.n	20001e14 <main+0x14c0>
					{
						flags = *n0adc;
20001e04:	f24a 0314 	movw	r3, #40980	; 0xa014
20001e08:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e0c:	681b      	ldr	r3, [r3, #0]
20001e0e:	681b      	ldr	r3, [r3, #0]
20001e10:	83bb      	strh	r3, [r7, #28]
20001e12:	e094      	b.n	20001f3e <main+0x15ea>
					}
					else if (i == 65)
20001e14:	68fb      	ldr	r3, [r7, #12]
20001e16:	2b41      	cmp	r3, #65	; 0x41
20001e18:	d107      	bne.n	20001e2a <main+0x14d6>
					{
						crcflag0 = *n0adc;
20001e1a:	f24a 0314 	movw	r3, #40980	; 0xa014
20001e1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e22:	681b      	ldr	r3, [r3, #0]
20001e24:	681b      	ldr	r3, [r3, #0]
20001e26:	843b      	strh	r3, [r7, #32]
20001e28:	e089      	b.n	20001f3e <main+0x15ea>
					}
					else
					{
						dummy = *n0adc;
20001e2a:	f24a 0314 	movw	r3, #40980	; 0xa014
20001e2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e32:	681b      	ldr	r3, [r3, #0]
20001e34:	681b      	ldr	r3, [r3, #0]
20001e36:	b29a      	uxth	r2, r3
20001e38:	f64b 33cc 	movw	r3, #48076	; 0xbbcc
20001e3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e40:	801a      	strh	r2, [r3, #0]
	                    if (i-1 == ch_stim)
20001e42:	68fb      	ldr	r3, [r7, #12]
20001e44:	f103 32ff 	add.w	r2, r3, #4294967295
20001e48:	f64d 53ec 	movw	r3, #56812	; 0xddec
20001e4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e50:	781b      	ldrb	r3, [r3, #0]
20001e52:	429a      	cmp	r2, r3
20001e54:	d127      	bne.n	20001ea6 <main+0x1552>
	                    {
	                        adc_data_buf[buf_save][chan] = dummy;
20001e56:	f64b 5323 	movw	r3, #48419	; 0xbd23
20001e5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e5e:	781b      	ldrb	r3, [r3, #0]
20001e60:	4618      	mov	r0, r3
20001e62:	f24a 0328 	movw	r3, #41000	; 0xa028
20001e66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e6a:	681a      	ldr	r2, [r3, #0]
20001e6c:	f64b 33cc 	movw	r3, #48076	; 0xbbcc
20001e70:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e74:	881b      	ldrh	r3, [r3, #0]
20001e76:	b299      	uxth	r1, r3
20001e78:	f24b 538c 	movw	r3, #46476	; 0xb58c
20001e7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e80:	f04f 0c64 	mov.w	ip, #100	; 0x64
20001e84:	fb0c f000 	mul.w	r0, ip, r0
20001e88:	4402      	add	r2, r0
20001e8a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	                        chan++;
20001e8e:	f24a 0328 	movw	r3, #41000	; 0xa028
20001e92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e96:	681b      	ldr	r3, [r3, #0]
20001e98:	f103 0201 	add.w	r2, r3, #1
20001e9c:	f24a 0328 	movw	r3, #41000	; 0xa028
20001ea0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ea4:	601a      	str	r2, [r3, #0]
	                    }
	                    if (i-1 == ch_ctrl)
20001ea6:	68fb      	ldr	r3, [r7, #12]
20001ea8:	f103 32ff 	add.w	r2, r3, #4294967295
20001eac:	f64d 53d5 	movw	r3, #56789	; 0xddd5
20001eb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001eb4:	781b      	ldrb	r3, [r3, #0]
20001eb6:	429a      	cmp	r2, r3
20001eb8:	d127      	bne.n	20001f0a <main+0x15b6>
	                    {
	                        adc_data_buf[buf_save][chan] = dummy;
20001eba:	f64b 5323 	movw	r3, #48419	; 0xbd23
20001ebe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ec2:	781b      	ldrb	r3, [r3, #0]
20001ec4:	4618      	mov	r0, r3
20001ec6:	f24a 0328 	movw	r3, #41000	; 0xa028
20001eca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ece:	681a      	ldr	r2, [r3, #0]
20001ed0:	f64b 33cc 	movw	r3, #48076	; 0xbbcc
20001ed4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ed8:	881b      	ldrh	r3, [r3, #0]
20001eda:	b299      	uxth	r1, r3
20001edc:	f24b 538c 	movw	r3, #46476	; 0xb58c
20001ee0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ee4:	f04f 0c64 	mov.w	ip, #100	; 0x64
20001ee8:	fb0c f000 	mul.w	r0, ip, r0
20001eec:	4402      	add	r2, r0
20001eee:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	                        chan++;
20001ef2:	f24a 0328 	movw	r3, #41000	; 0xa028
20001ef6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001efa:	681b      	ldr	r3, [r3, #0]
20001efc:	f103 0201 	add.w	r2, r3, #1
20001f00:	f24a 0328 	movw	r3, #41000	; 0xa028
20001f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f08:	601a      	str	r2, [r3, #0]
	                    }
	                    if (!stim_flag && (dummy & 0x8000))
20001f0a:	f64b 5322 	movw	r3, #48418	; 0xbd22
20001f0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f12:	781b      	ldrb	r3, [r3, #0]
20001f14:	f083 0301 	eor.w	r3, r3, #1
20001f18:	b2db      	uxtb	r3, r3
20001f1a:	2b00      	cmp	r3, #0
20001f1c:	d00f      	beq.n	20001f3e <main+0x15ea>
20001f1e:	f64b 33cc 	movw	r3, #48076	; 0xbbcc
20001f22:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f26:	881b      	ldrh	r3, [r3, #0]
20001f28:	b29b      	uxth	r3, r3
20001f2a:	b21b      	sxth	r3, r3
20001f2c:	2b00      	cmp	r3, #0
20001f2e:	da06      	bge.n	20001f3e <main+0x15ea>
	                    {
	                        stim_flag = true;
20001f30:	f64b 5322 	movw	r3, #48418	; 0xbd22
20001f34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f38:	f04f 0201 	mov.w	r2, #1
20001f3c:	701a      	strb	r2, [r3, #0]
	            chan = 1;
	            stim_flag = false;

	            // read in data to temporary buffer, keeping track of stim flag
	            // read NM0 adc data
	            for(i = 0; i < 66; i++)
20001f3e:	68fb      	ldr	r3, [r7, #12]
20001f40:	f103 0301 	add.w	r3, r3, #1
20001f44:	60fb      	str	r3, [r7, #12]
20001f46:	68fb      	ldr	r3, [r7, #12]
20001f48:	2b41      	cmp	r3, #65	; 0x41
20001f4a:	f77f af58 	ble.w	20001dfe <main+0x14aa>
	                        stim_flag = true;
	                    }
					}
				}
				// read NM1 adc data
				for(i = 0; i < 66; i++)
20001f4e:	f04f 0300 	mov.w	r3, #0
20001f52:	60fb      	str	r3, [r7, #12]
20001f54:	e0a3      	b.n	2000209e <main+0x174a>
				{
					if (i == 0)
20001f56:	68fb      	ldr	r3, [r7, #12]
20001f58:	2b00      	cmp	r3, #0
20001f5a:	d107      	bne.n	20001f6c <main+0x1618>
						flags = *n1adc;
20001f5c:	f24a 0324 	movw	r3, #40996	; 0xa024
20001f60:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f64:	681b      	ldr	r3, [r3, #0]
20001f66:	681b      	ldr	r3, [r3, #0]
20001f68:	83bb      	strh	r3, [r7, #28]
20001f6a:	e094      	b.n	20002096 <main+0x1742>
					else if (i == 65)
20001f6c:	68fb      	ldr	r3, [r7, #12]
20001f6e:	2b41      	cmp	r3, #65	; 0x41
20001f70:	d107      	bne.n	20001f82 <main+0x162e>
						crcflag1 = *n1adc;
20001f72:	f24a 0324 	movw	r3, #40996	; 0xa024
20001f76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f7a:	681b      	ldr	r3, [r3, #0]
20001f7c:	681b      	ldr	r3, [r3, #0]
20001f7e:	847b      	strh	r3, [r7, #34]	; 0x22
20001f80:	e089      	b.n	20002096 <main+0x1742>
					else
					{
						dummy = *n1adc;
20001f82:	f24a 0324 	movw	r3, #40996	; 0xa024
20001f86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f8a:	681b      	ldr	r3, [r3, #0]
20001f8c:	681b      	ldr	r3, [r3, #0]
20001f8e:	b29a      	uxth	r2, r3
20001f90:	f64b 33cc 	movw	r3, #48076	; 0xbbcc
20001f94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f98:	801a      	strh	r2, [r3, #0]
	                    if (i+63 == ch_stim)
20001f9a:	68fb      	ldr	r3, [r7, #12]
20001f9c:	f103 023f 	add.w	r2, r3, #63	; 0x3f
20001fa0:	f64d 53ec 	movw	r3, #56812	; 0xddec
20001fa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fa8:	781b      	ldrb	r3, [r3, #0]
20001faa:	429a      	cmp	r2, r3
20001fac:	d127      	bne.n	20001ffe <main+0x16aa>
	                    {
	                        adc_data_buf[buf_save][chan] = dummy;
20001fae:	f64b 5323 	movw	r3, #48419	; 0xbd23
20001fb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fb6:	781b      	ldrb	r3, [r3, #0]
20001fb8:	4618      	mov	r0, r3
20001fba:	f24a 0328 	movw	r3, #41000	; 0xa028
20001fbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fc2:	681a      	ldr	r2, [r3, #0]
20001fc4:	f64b 33cc 	movw	r3, #48076	; 0xbbcc
20001fc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fcc:	881b      	ldrh	r3, [r3, #0]
20001fce:	b299      	uxth	r1, r3
20001fd0:	f24b 538c 	movw	r3, #46476	; 0xb58c
20001fd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fd8:	f04f 0c64 	mov.w	ip, #100	; 0x64
20001fdc:	fb0c f000 	mul.w	r0, ip, r0
20001fe0:	4402      	add	r2, r0
20001fe2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	                        chan++;
20001fe6:	f24a 0328 	movw	r3, #41000	; 0xa028
20001fea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fee:	681b      	ldr	r3, [r3, #0]
20001ff0:	f103 0201 	add.w	r2, r3, #1
20001ff4:	f24a 0328 	movw	r3, #41000	; 0xa028
20001ff8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ffc:	601a      	str	r2, [r3, #0]
	                    }
	                    if (i+63 == ch_ctrl)
20001ffe:	68fb      	ldr	r3, [r7, #12]
20002000:	f103 023f 	add.w	r2, r3, #63	; 0x3f
20002004:	f64d 53d5 	movw	r3, #56789	; 0xddd5
20002008:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000200c:	781b      	ldrb	r3, [r3, #0]
2000200e:	429a      	cmp	r2, r3
20002010:	d127      	bne.n	20002062 <main+0x170e>
	                    {
	                        adc_data_buf[buf_save][chan] = dummy;
20002012:	f64b 5323 	movw	r3, #48419	; 0xbd23
20002016:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000201a:	781b      	ldrb	r3, [r3, #0]
2000201c:	4618      	mov	r0, r3
2000201e:	f24a 0328 	movw	r3, #41000	; 0xa028
20002022:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002026:	681a      	ldr	r2, [r3, #0]
20002028:	f64b 33cc 	movw	r3, #48076	; 0xbbcc
2000202c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002030:	881b      	ldrh	r3, [r3, #0]
20002032:	b299      	uxth	r1, r3
20002034:	f24b 538c 	movw	r3, #46476	; 0xb58c
20002038:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000203c:	f04f 0c64 	mov.w	ip, #100	; 0x64
20002040:	fb0c f000 	mul.w	r0, ip, r0
20002044:	4402      	add	r2, r0
20002046:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	                        chan++;
2000204a:	f24a 0328 	movw	r3, #41000	; 0xa028
2000204e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002052:	681b      	ldr	r3, [r3, #0]
20002054:	f103 0201 	add.w	r2, r3, #1
20002058:	f24a 0328 	movw	r3, #41000	; 0xa028
2000205c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002060:	601a      	str	r2, [r3, #0]
	                    }
	                    if (!stim_flag && (dummy & 0x8000))
20002062:	f64b 5322 	movw	r3, #48418	; 0xbd22
20002066:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000206a:	781b      	ldrb	r3, [r3, #0]
2000206c:	f083 0301 	eor.w	r3, r3, #1
20002070:	b2db      	uxtb	r3, r3
20002072:	2b00      	cmp	r3, #0
20002074:	d00f      	beq.n	20002096 <main+0x1742>
20002076:	f64b 33cc 	movw	r3, #48076	; 0xbbcc
2000207a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000207e:	881b      	ldrh	r3, [r3, #0]
20002080:	b29b      	uxth	r3, r3
20002082:	b21b      	sxth	r3, r3
20002084:	2b00      	cmp	r3, #0
20002086:	da06      	bge.n	20002096 <main+0x1742>
	                    {
	                        stim_flag = true;
20002088:	f64b 5322 	movw	r3, #48418	; 0xbd22
2000208c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002090:	f04f 0201 	mov.w	r2, #1
20002094:	701a      	strb	r2, [r3, #0]
	                        stim_flag = true;
	                    }
					}
				}
				// read NM1 adc data
				for(i = 0; i < 66; i++)
20002096:	68fb      	ldr	r3, [r7, #12]
20002098:	f103 0301 	add.w	r3, r3, #1
2000209c:	60fb      	str	r3, [r7, #12]
2000209e:	68fb      	ldr	r3, [r7, #12]
200020a0:	2b41      	cmp	r3, #65	; 0x41
200020a2:	f77f af58 	ble.w	20001f56 <main+0x1602>
	                    }
					}
				}

				// check if we need to do the interpolation
				if (artifact_en)
200020a6:	f64b 531c 	movw	r3, #48412	; 0xbd1c
200020aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020ae:	781b      	ldrb	r3, [r3, #0]
200020b0:	2b00      	cmp	r3, #0
200020b2:	f000 8150 	beq.w	20002356 <main+0x1a02>
				{
					if (stim_flag || ((stim_count > 0) && (stim_count < MIN_FLAGS)))
200020b6:	f64b 5322 	movw	r3, #48418	; 0xbd22
200020ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020be:	781b      	ldrb	r3, [r3, #0]
200020c0:	2b00      	cmp	r3, #0
200020c2:	d10d      	bne.n	200020e0 <main+0x178c>
200020c4:	f64b 5324 	movw	r3, #48420	; 0xbd24
200020c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020cc:	781b      	ldrb	r3, [r3, #0]
200020ce:	2b00      	cmp	r3, #0
200020d0:	d014      	beq.n	200020fc <main+0x17a8>
200020d2:	f64b 5324 	movw	r3, #48420	; 0xbd24
200020d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020da:	781b      	ldrb	r3, [r3, #0]
200020dc:	2b01      	cmp	r3, #1
200020de:	d80d      	bhi.n	200020fc <main+0x17a8>
					{
						// we have stim, can't do anything yet, just keep track of how many consecutive samples artifact is
						stim_count++;
200020e0:	f64b 5324 	movw	r3, #48420	; 0xbd24
200020e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020e8:	781b      	ldrb	r3, [r3, #0]
200020ea:	f103 0301 	add.w	r3, r3, #1
200020ee:	b2da      	uxtb	r2, r3
200020f0:	f64b 5324 	movw	r3, #48420	; 0xbd24
200020f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020f8:	701a      	strb	r2, [r3, #0]
				}

				// check if we need to do the interpolation
				if (artifact_en)
				{
					if (stim_flag || ((stim_count > 0) && (stim_count < MIN_FLAGS)))
200020fa:	e12c      	b.n	20002356 <main+0x1a02>
						stim_count++;
					}
					else
					{
						// no stim flag, need to check if this is the end of a stim artifact
						if (stim_count > 0)
200020fc:	f64b 5324 	movw	r3, #48420	; 0xbd24
20002100:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002104:	781b      	ldrb	r3, [r3, #0]
20002106:	2b00      	cmp	r3, #0
20002108:	f000 811b 	beq.w	20002342 <main+0x19ee>
						{
							// there was previous stim, meaning we now overwrite with interpolated data
							for (chan=1; chan<=CL_NUM_ENABLED_CHANNELS; chan++)
2000210c:	f24a 0328 	movw	r3, #41000	; 0xa028
20002110:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002114:	f04f 0201 	mov.w	r2, #1
20002118:	601a      	str	r2, [r3, #0]
2000211a:	e103      	b.n	20002324 <main+0x19d0>
							{
								step = (adc_data_buf[buf_save][chan] - adc_data_buf[buf_good][chan])/(stim_count + 1);
2000211c:	f64b 5323 	movw	r3, #48419	; 0xbd23
20002120:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002124:	781b      	ldrb	r3, [r3, #0]
20002126:	4619      	mov	r1, r3
20002128:	f24a 0328 	movw	r3, #41000	; 0xa028
2000212c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002130:	681a      	ldr	r2, [r3, #0]
20002132:	f24b 538c 	movw	r3, #46476	; 0xb58c
20002136:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000213a:	f04f 0064 	mov.w	r0, #100	; 0x64
2000213e:	fb00 f101 	mul.w	r1, r0, r1
20002142:	440a      	add	r2, r1
20002144:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20002148:	b29b      	uxth	r3, r3
2000214a:	461a      	mov	r2, r3
2000214c:	f24a 032c 	movw	r3, #41004	; 0xa02c
20002150:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002154:	781b      	ldrb	r3, [r3, #0]
20002156:	4618      	mov	r0, r3
20002158:	f24a 0328 	movw	r3, #41000	; 0xa028
2000215c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002160:	6819      	ldr	r1, [r3, #0]
20002162:	f24b 538c 	movw	r3, #46476	; 0xb58c
20002166:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000216a:	f04f 0c64 	mov.w	ip, #100	; 0x64
2000216e:	fb0c f000 	mul.w	r0, ip, r0
20002172:	4401      	add	r1, r0
20002174:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
20002178:	b29b      	uxth	r3, r3
2000217a:	ebc3 0202 	rsb	r2, r3, r2
2000217e:	f64b 5324 	movw	r3, #48420	; 0xbd24
20002182:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002186:	781b      	ldrb	r3, [r3, #0]
20002188:	f103 0301 	add.w	r3, r3, #1
2000218c:	fb92 f3f3 	sdiv	r3, r2, r3
20002190:	b29a      	uxth	r2, r3
20002192:	f64b 5326 	movw	r3, #48422	; 0xbd26
20002196:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000219a:	801a      	strh	r2, [r3, #0]
								if (chan != ch_order)
2000219c:	f24a 0334 	movw	r3, #41012	; 0xa034
200021a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021a4:	881b      	ldrh	r3, [r3, #0]
200021a6:	461a      	mov	r2, r3
200021a8:	f24a 0328 	movw	r3, #41000	; 0xa028
200021ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021b0:	681b      	ldr	r3, [r3, #0]
200021b2:	429a      	cmp	r2, r3
200021b4:	d058      	beq.n	20002268 <main+0x1914>
								{
									for (i=1; i<=stim_count; i++)
200021b6:	f04f 0301 	mov.w	r3, #1
200021ba:	60fb      	str	r3, [r7, #12]
200021bc:	e04a      	b.n	20002254 <main+0x1900>
									{
										buf_idx = (buf_good+i) & (NUM_DATA_BUF-1);
200021be:	68fb      	ldr	r3, [r7, #12]
200021c0:	b2da      	uxtb	r2, r3
200021c2:	f24a 032c 	movw	r3, #41004	; 0xa02c
200021c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021ca:	781b      	ldrb	r3, [r3, #0]
200021cc:	4413      	add	r3, r2
200021ce:	b2db      	uxtb	r3, r3
200021d0:	f003 0307 	and.w	r3, r3, #7
200021d4:	75fb      	strb	r3, [r7, #23]
										adc_data_buf[buf_idx][chan] = (adc_data_buf[buf_good][chan] + (step*i)) | 0x8000;
200021d6:	7df8      	ldrb	r0, [r7, #23]
200021d8:	f24a 0328 	movw	r3, #41000	; 0xa028
200021dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021e0:	681a      	ldr	r2, [r3, #0]
200021e2:	f24a 032c 	movw	r3, #41004	; 0xa02c
200021e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021ea:	781b      	ldrb	r3, [r3, #0]
200021ec:	469c      	mov	ip, r3
200021ee:	f24a 0328 	movw	r3, #41000	; 0xa028
200021f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200021f6:	6819      	ldr	r1, [r3, #0]
200021f8:	f24b 538c 	movw	r3, #46476	; 0xb58c
200021fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002200:	f04f 0e64 	mov.w	lr, #100	; 0x64
20002204:	fb0e fc0c 	mul.w	ip, lr, ip
20002208:	4461      	add	r1, ip
2000220a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
2000220e:	b299      	uxth	r1, r3
20002210:	68fb      	ldr	r3, [r7, #12]
20002212:	fa1f fc83 	uxth.w	ip, r3
20002216:	f64b 5326 	movw	r3, #48422	; 0xbd26
2000221a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000221e:	881b      	ldrh	r3, [r3, #0]
20002220:	fb03 f30c 	mul.w	r3, r3, ip
20002224:	b29b      	uxth	r3, r3
20002226:	440b      	add	r3, r1
20002228:	b29b      	uxth	r3, r3
2000222a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
2000222e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
20002232:	b29b      	uxth	r3, r3
20002234:	b299      	uxth	r1, r3
20002236:	f24b 538c 	movw	r3, #46476	; 0xb58c
2000223a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000223e:	f04f 0c64 	mov.w	ip, #100	; 0x64
20002242:	fb0c f000 	mul.w	r0, ip, r0
20002246:	4402      	add	r2, r0
20002248:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
							for (chan=1; chan<=CL_NUM_ENABLED_CHANNELS; chan++)
							{
								step = (adc_data_buf[buf_save][chan] - adc_data_buf[buf_good][chan])/(stim_count + 1);
								if (chan != ch_order)
								{
									for (i=1; i<=stim_count; i++)
2000224c:	68fb      	ldr	r3, [r7, #12]
2000224e:	f103 0301 	add.w	r3, r3, #1
20002252:	60fb      	str	r3, [r7, #12]
20002254:	f64b 5324 	movw	r3, #48420	; 0xbd24
20002258:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000225c:	781b      	ldrb	r3, [r3, #0]
2000225e:	461a      	mov	r2, r3
20002260:	68fb      	ldr	r3, [r7, #12]
20002262:	429a      	cmp	r2, r3
20002264:	daab      	bge.n	200021be <main+0x186a>
20002266:	e051      	b.n	2000230c <main+0x19b8>
										adc_data_buf[buf_idx][chan] = (adc_data_buf[buf_good][chan] + (step*i)) | 0x8000;
									}
								}
								else
								{
									for (i=1; i<=stim_count; i++)
20002268:	f04f 0301 	mov.w	r3, #1
2000226c:	60fb      	str	r3, [r7, #12]
2000226e:	e044      	b.n	200022fa <main+0x19a6>
									{
										buf_idx = (buf_good+i) & (NUM_DATA_BUF-1);
20002270:	68fb      	ldr	r3, [r7, #12]
20002272:	b2da      	uxtb	r2, r3
20002274:	f24a 032c 	movw	r3, #41004	; 0xa02c
20002278:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000227c:	781b      	ldrb	r3, [r3, #0]
2000227e:	4413      	add	r3, r2
20002280:	b2db      	uxtb	r3, r3
20002282:	f003 0307 	and.w	r3, r3, #7
20002286:	75fb      	strb	r3, [r7, #23]
										adc_data_buf[buf_idx][chan] = (adc_data_buf[buf_good][chan] + (step*i));
20002288:	7df8      	ldrb	r0, [r7, #23]
2000228a:	f24a 0328 	movw	r3, #41000	; 0xa028
2000228e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002292:	681a      	ldr	r2, [r3, #0]
20002294:	f24a 032c 	movw	r3, #41004	; 0xa02c
20002298:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000229c:	781b      	ldrb	r3, [r3, #0]
2000229e:	469c      	mov	ip, r3
200022a0:	f24a 0328 	movw	r3, #41000	; 0xa028
200022a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022a8:	6819      	ldr	r1, [r3, #0]
200022aa:	f24b 538c 	movw	r3, #46476	; 0xb58c
200022ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022b2:	f04f 0e64 	mov.w	lr, #100	; 0x64
200022b6:	fb0e fc0c 	mul.w	ip, lr, ip
200022ba:	4461      	add	r1, ip
200022bc:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
200022c0:	b299      	uxth	r1, r3
200022c2:	68fb      	ldr	r3, [r7, #12]
200022c4:	fa1f fc83 	uxth.w	ip, r3
200022c8:	f64b 5326 	movw	r3, #48422	; 0xbd26
200022cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022d0:	881b      	ldrh	r3, [r3, #0]
200022d2:	fb03 f30c 	mul.w	r3, r3, ip
200022d6:	b29b      	uxth	r3, r3
200022d8:	440b      	add	r3, r1
200022da:	b299      	uxth	r1, r3
200022dc:	f24b 538c 	movw	r3, #46476	; 0xb58c
200022e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022e4:	f04f 0c64 	mov.w	ip, #100	; 0x64
200022e8:	fb0c f000 	mul.w	r0, ip, r0
200022ec:	4402      	add	r2, r0
200022ee:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
										adc_data_buf[buf_idx][chan] = (adc_data_buf[buf_good][chan] + (step*i)) | 0x8000;
									}
								}
								else
								{
									for (i=1; i<=stim_count; i++)
200022f2:	68fb      	ldr	r3, [r7, #12]
200022f4:	f103 0301 	add.w	r3, r3, #1
200022f8:	60fb      	str	r3, [r7, #12]
200022fa:	f64b 5324 	movw	r3, #48420	; 0xbd24
200022fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002302:	781b      	ldrb	r3, [r3, #0]
20002304:	461a      	mov	r2, r3
20002306:	68fb      	ldr	r3, [r7, #12]
20002308:	429a      	cmp	r2, r3
2000230a:	dab1      	bge.n	20002270 <main+0x191c>
					{
						// no stim flag, need to check if this is the end of a stim artifact
						if (stim_count > 0)
						{
							// there was previous stim, meaning we now overwrite with interpolated data
							for (chan=1; chan<=CL_NUM_ENABLED_CHANNELS; chan++)
2000230c:	f24a 0328 	movw	r3, #41000	; 0xa028
20002310:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002314:	681b      	ldr	r3, [r3, #0]
20002316:	f103 0201 	add.w	r2, r3, #1
2000231a:	f24a 0328 	movw	r3, #41000	; 0xa028
2000231e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002322:	601a      	str	r2, [r3, #0]
20002324:	f24a 0328 	movw	r3, #41000	; 0xa028
20002328:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000232c:	681b      	ldr	r3, [r3, #0]
2000232e:	2b02      	cmp	r3, #2
20002330:	f77f aef4 	ble.w	2000211c <main+0x17c8>
										buf_idx = (buf_good+i) & (NUM_DATA_BUF-1);
										adc_data_buf[buf_idx][chan] = (adc_data_buf[buf_good][chan] + (step*i));
									}
								}
							}
							stim_count = 0;
20002334:	f64b 5324 	movw	r3, #48420	; 0xbd24
20002338:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000233c:	f04f 0200 	mov.w	r2, #0
20002340:	701a      	strb	r2, [r3, #0]
						}
						buf_good = buf_save;
20002342:	f64b 5323 	movw	r3, #48419	; 0xbd23
20002346:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000234a:	781a      	ldrb	r2, [r3, #0]
2000234c:	f24a 032c 	movw	r3, #41004	; 0xa02c
20002350:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002354:	701a      	strb	r2, [r3, #0]
					}
				}
				// send to closed loop algorithm and transmit
				if ((crcflag0 & 0x1) && stream_en)
20002356:	8c3b      	ldrh	r3, [r7, #32]
20002358:	f003 0301 	and.w	r3, r3, #1
2000235c:	b2db      	uxtb	r3, r3
2000235e:	2b00      	cmp	r3, #0
20002360:	f000 8256 	beq.w	20002810 <main+0x1ebc>
20002364:	f64b 5319 	movw	r3, #48409	; 0xbd19
20002368:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000236c:	781b      	ldrb	r3, [r3, #0]
2000236e:	2b00      	cmp	r3, #0
20002370:	f000 8250 	beq.w	20002814 <main+0x1ec0>
					adc_data_buf[buf_tx][CL_DATA_BUF_SIZE-1] = counter;
					MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
					MSS_SPI_transfer_block( &g_mss_spi0, ((uint8_t *) adc_data_buf[buf_tx]) + 1, 2*CL_DATA_BUF_SIZE - 1, spi_rx_buf, sizeof(spi_rx_buf));
					MSS_SPI_clear_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
#endif
					spi_rx_handler();
20002374:	f000 fcae 	bl	20002cd4 <spi_rx_handler>
20002378:	e24d      	b.n	20002816 <main+0x1ec2>
#endif
			}
		}
		else
		{
			if ((stat & NM0_DATA) && (stat & NM1_DATA)) {
2000237a:	f64b 5350 	movw	r3, #48464	; 0xbd50
2000237e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002382:	681b      	ldr	r3, [r3, #0]
20002384:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
20002388:	2b00      	cmp	r3, #0
2000238a:	f000 8244 	beq.w	20002816 <main+0x1ec2>
2000238e:	f64b 5350 	movw	r3, #48464	; 0xbd50
20002392:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002396:	681b      	ldr	r3, [r3, #0]
20002398:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
2000239c:	2b00      	cmp	r3, #0
2000239e:	f000 823a 	beq.w	20002816 <main+0x1ec2>
				chan = 1;
200023a2:	f24a 0328 	movw	r3, #41000	; 0xa028
200023a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023aa:	f04f 0201 	mov.w	r2, #1
200023ae:	601a      	str	r2, [r3, #0]
				stim_flag = false;
200023b0:	f64b 5322 	movw	r3, #48418	; 0xbd22
200023b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023b8:	f04f 0200 	mov.w	r2, #0
200023bc:	701a      	strb	r2, [r3, #0]

				// read in data to temporary buffer, keeping track of stim flag
				// read NM0 adc data
				for(i = 0; i < 66; i++)
200023be:	f04f 0300 	mov.w	r3, #0
200023c2:	60fb      	str	r3, [r7, #12]
200023c4:	e071      	b.n	200024aa <main+0x1b56>
				{
					if (i == 0)
200023c6:	68fb      	ldr	r3, [r7, #12]
200023c8:	2b00      	cmp	r3, #0
200023ca:	d107      	bne.n	200023dc <main+0x1a88>
					{
						flags = *n0adc;
200023cc:	f24a 0314 	movw	r3, #40980	; 0xa014
200023d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023d4:	681b      	ldr	r3, [r3, #0]
200023d6:	681b      	ldr	r3, [r3, #0]
200023d8:	83bb      	strh	r3, [r7, #28]
200023da:	e062      	b.n	200024a2 <main+0x1b4e>
					}
					else if (i == 65)
200023dc:	68fb      	ldr	r3, [r7, #12]
200023de:	2b41      	cmp	r3, #65	; 0x41
200023e0:	d107      	bne.n	200023f2 <main+0x1a9e>
					{
						crcflag0 = *n0adc;
200023e2:	f24a 0314 	movw	r3, #40980	; 0xa014
200023e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023ea:	681b      	ldr	r3, [r3, #0]
200023ec:	681b      	ldr	r3, [r3, #0]
200023ee:	843b      	strh	r3, [r7, #32]
200023f0:	e057      	b.n	200024a2 <main+0x1b4e>
					}
					else
					{
						dummy = *n0adc;
200023f2:	f24a 0314 	movw	r3, #40980	; 0xa014
200023f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023fa:	681b      	ldr	r3, [r3, #0]
200023fc:	681b      	ldr	r3, [r3, #0]
200023fe:	b29a      	uxth	r2, r3
20002400:	f64b 33cc 	movw	r3, #48076	; 0xbbcc
20002404:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002408:	801a      	strh	r2, [r3, #0]
						if (sel_data_vector[i-1] != 0)
2000240a:	68fb      	ldr	r3, [r7, #12]
2000240c:	f103 32ff 	add.w	r2, r3, #4294967295
20002410:	f64b 4398 	movw	r3, #48280	; 0xbc98
20002414:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002418:	5c9b      	ldrb	r3, [r3, r2]
2000241a:	2b00      	cmp	r3, #0
2000241c:	d041      	beq.n	200024a2 <main+0x1b4e>
						{
							if (!stim_flag && (dummy & 0x8000))
2000241e:	f64b 5322 	movw	r3, #48418	; 0xbd22
20002422:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002426:	781b      	ldrb	r3, [r3, #0]
20002428:	f083 0301 	eor.w	r3, r3, #1
2000242c:	b2db      	uxtb	r3, r3
2000242e:	2b00      	cmp	r3, #0
20002430:	d00f      	beq.n	20002452 <main+0x1afe>
20002432:	f64b 33cc 	movw	r3, #48076	; 0xbbcc
20002436:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000243a:	881b      	ldrh	r3, [r3, #0]
2000243c:	b29b      	uxth	r3, r3
2000243e:	b21b      	sxth	r3, r3
20002440:	2b00      	cmp	r3, #0
20002442:	da06      	bge.n	20002452 <main+0x1afe>
								stim_flag = true;
20002444:	f64b 5322 	movw	r3, #48418	; 0xbd22
20002448:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000244c:	f04f 0201 	mov.w	r2, #1
20002450:	701a      	strb	r2, [r3, #0]
							adc_data_buf[buf_save][chan] = dummy;
20002452:	f64b 5323 	movw	r3, #48419	; 0xbd23
20002456:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000245a:	781b      	ldrb	r3, [r3, #0]
2000245c:	4618      	mov	r0, r3
2000245e:	f24a 0328 	movw	r3, #41000	; 0xa028
20002462:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002466:	681a      	ldr	r2, [r3, #0]
20002468:	f64b 33cc 	movw	r3, #48076	; 0xbbcc
2000246c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002470:	881b      	ldrh	r3, [r3, #0]
20002472:	b299      	uxth	r1, r3
20002474:	f24b 538c 	movw	r3, #46476	; 0xb58c
20002478:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000247c:	f04f 0c64 	mov.w	ip, #100	; 0x64
20002480:	fb0c f000 	mul.w	r0, ip, r0
20002484:	4402      	add	r2, r0
20002486:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
							chan++;
2000248a:	f24a 0328 	movw	r3, #41000	; 0xa028
2000248e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002492:	681b      	ldr	r3, [r3, #0]
20002494:	f103 0201 	add.w	r2, r3, #1
20002498:	f24a 0328 	movw	r3, #41000	; 0xa028
2000249c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024a0:	601a      	str	r2, [r3, #0]
				chan = 1;
				stim_flag = false;

				// read in data to temporary buffer, keeping track of stim flag
				// read NM0 adc data
				for(i = 0; i < 66; i++)
200024a2:	68fb      	ldr	r3, [r7, #12]
200024a4:	f103 0301 	add.w	r3, r3, #1
200024a8:	60fb      	str	r3, [r7, #12]
200024aa:	68fb      	ldr	r3, [r7, #12]
200024ac:	2b41      	cmp	r3, #65	; 0x41
200024ae:	dd8a      	ble.n	200023c6 <main+0x1a72>
				// }



				// check if we need to do the interpolation
				if (artifact_en)
200024b0:	f64b 531c 	movw	r3, #48412	; 0xbd1c
200024b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024b8:	781b      	ldrb	r3, [r3, #0]
200024ba:	2b00      	cmp	r3, #0
200024bc:	f000 80f0 	beq.w	200026a0 <main+0x1d4c>
				{
					if (stim_flag || ((stim_count > 0) && (stim_count < MIN_FLAGS)))
200024c0:	f64b 5322 	movw	r3, #48418	; 0xbd22
200024c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024c8:	781b      	ldrb	r3, [r3, #0]
200024ca:	2b00      	cmp	r3, #0
200024cc:	d10d      	bne.n	200024ea <main+0x1b96>
200024ce:	f64b 5324 	movw	r3, #48420	; 0xbd24
200024d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024d6:	781b      	ldrb	r3, [r3, #0]
200024d8:	2b00      	cmp	r3, #0
200024da:	d014      	beq.n	20002506 <main+0x1bb2>
200024dc:	f64b 5324 	movw	r3, #48420	; 0xbd24
200024e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024e4:	781b      	ldrb	r3, [r3, #0]
200024e6:	2b01      	cmp	r3, #1
200024e8:	d80d      	bhi.n	20002506 <main+0x1bb2>
					{
						// we have stim, can't do anything yet, just keep track of how many consecutive samples artifact is
						stim_count++;
200024ea:	f64b 5324 	movw	r3, #48420	; 0xbd24
200024ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024f2:	781b      	ldrb	r3, [r3, #0]
200024f4:	f103 0301 	add.w	r3, r3, #1
200024f8:	b2da      	uxtb	r2, r3
200024fa:	f64b 5324 	movw	r3, #48420	; 0xbd24
200024fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002502:	701a      	strb	r2, [r3, #0]


				// check if we need to do the interpolation
				if (artifact_en)
				{
					if (stim_flag || ((stim_count > 0) && (stim_count < MIN_FLAGS)))
20002504:	e0cc      	b.n	200026a0 <main+0x1d4c>
						stim_count++;
					}
					else
					{
						// no stim flag, need to check if this is the end of a stim artifact
						if (stim_count > 0)
20002506:	f64b 5324 	movw	r3, #48420	; 0xbd24
2000250a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000250e:	781b      	ldrb	r3, [r3, #0]
20002510:	2b00      	cmp	r3, #0
20002512:	f000 80bb 	beq.w	2000268c <main+0x1d38>
						{
							// there was previous stim, meaning we now overwrite with interpolated data
							for (chan=1; chan<=NUM_ENABLED_CHANNELS; chan++)
20002516:	f24a 0328 	movw	r3, #41000	; 0xa028
2000251a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000251e:	f04f 0201 	mov.w	r2, #1
20002522:	601a      	str	r2, [r3, #0]
20002524:	e0a3      	b.n	2000266e <main+0x1d1a>
							{
								step = (adc_data_buf[buf_save][chan] - adc_data_buf[buf_good][chan])/(stim_count + 1);
20002526:	f64b 5323 	movw	r3, #48419	; 0xbd23
2000252a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000252e:	781b      	ldrb	r3, [r3, #0]
20002530:	4619      	mov	r1, r3
20002532:	f24a 0328 	movw	r3, #41000	; 0xa028
20002536:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000253a:	681a      	ldr	r2, [r3, #0]
2000253c:	f24b 538c 	movw	r3, #46476	; 0xb58c
20002540:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002544:	f04f 0064 	mov.w	r0, #100	; 0x64
20002548:	fb00 f101 	mul.w	r1, r0, r1
2000254c:	440a      	add	r2, r1
2000254e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20002552:	b29b      	uxth	r3, r3
20002554:	461a      	mov	r2, r3
20002556:	f24a 032c 	movw	r3, #41004	; 0xa02c
2000255a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000255e:	781b      	ldrb	r3, [r3, #0]
20002560:	4618      	mov	r0, r3
20002562:	f24a 0328 	movw	r3, #41000	; 0xa028
20002566:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000256a:	6819      	ldr	r1, [r3, #0]
2000256c:	f24b 538c 	movw	r3, #46476	; 0xb58c
20002570:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002574:	f04f 0c64 	mov.w	ip, #100	; 0x64
20002578:	fb0c f000 	mul.w	r0, ip, r0
2000257c:	4401      	add	r1, r0
2000257e:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
20002582:	b29b      	uxth	r3, r3
20002584:	ebc3 0202 	rsb	r2, r3, r2
20002588:	f64b 5324 	movw	r3, #48420	; 0xbd24
2000258c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002590:	781b      	ldrb	r3, [r3, #0]
20002592:	f103 0301 	add.w	r3, r3, #1
20002596:	fb92 f3f3 	sdiv	r3, r2, r3
2000259a:	b29a      	uxth	r2, r3
2000259c:	f64b 5326 	movw	r3, #48422	; 0xbd26
200025a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025a4:	801a      	strh	r2, [r3, #0]
								for (i=1; i<=stim_count; i++)
200025a6:	f04f 0301 	mov.w	r3, #1
200025aa:	60fb      	str	r3, [r7, #12]
200025ac:	e04a      	b.n	20002644 <main+0x1cf0>
								{
									buf_idx = (buf_good+i) & (NUM_DATA_BUF-1);
200025ae:	68fb      	ldr	r3, [r7, #12]
200025b0:	b2da      	uxtb	r2, r3
200025b2:	f24a 032c 	movw	r3, #41004	; 0xa02c
200025b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025ba:	781b      	ldrb	r3, [r3, #0]
200025bc:	4413      	add	r3, r2
200025be:	b2db      	uxtb	r3, r3
200025c0:	f003 0307 	and.w	r3, r3, #7
200025c4:	75fb      	strb	r3, [r7, #23]
									adc_data_buf[buf_idx][chan] = (adc_data_buf[buf_good][chan] + (step*i)) | 0x8000;
200025c6:	7df8      	ldrb	r0, [r7, #23]
200025c8:	f24a 0328 	movw	r3, #41000	; 0xa028
200025cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025d0:	681a      	ldr	r2, [r3, #0]
200025d2:	f24a 032c 	movw	r3, #41004	; 0xa02c
200025d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025da:	781b      	ldrb	r3, [r3, #0]
200025dc:	469c      	mov	ip, r3
200025de:	f24a 0328 	movw	r3, #41000	; 0xa028
200025e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025e6:	6819      	ldr	r1, [r3, #0]
200025e8:	f24b 538c 	movw	r3, #46476	; 0xb58c
200025ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025f0:	f04f 0e64 	mov.w	lr, #100	; 0x64
200025f4:	fb0e fc0c 	mul.w	ip, lr, ip
200025f8:	4461      	add	r1, ip
200025fa:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
200025fe:	b299      	uxth	r1, r3
20002600:	68fb      	ldr	r3, [r7, #12]
20002602:	fa1f fc83 	uxth.w	ip, r3
20002606:	f64b 5326 	movw	r3, #48422	; 0xbd26
2000260a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000260e:	881b      	ldrh	r3, [r3, #0]
20002610:	fb03 f30c 	mul.w	r3, r3, ip
20002614:	b29b      	uxth	r3, r3
20002616:	440b      	add	r3, r1
20002618:	b29b      	uxth	r3, r3
2000261a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
2000261e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
20002622:	b29b      	uxth	r3, r3
20002624:	b299      	uxth	r1, r3
20002626:	f24b 538c 	movw	r3, #46476	; 0xb58c
2000262a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000262e:	f04f 0c64 	mov.w	ip, #100	; 0x64
20002632:	fb0c f000 	mul.w	r0, ip, r0
20002636:	4402      	add	r2, r0
20002638:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
						{
							// there was previous stim, meaning we now overwrite with interpolated data
							for (chan=1; chan<=NUM_ENABLED_CHANNELS; chan++)
							{
								step = (adc_data_buf[buf_save][chan] - adc_data_buf[buf_good][chan])/(stim_count + 1);
								for (i=1; i<=stim_count; i++)
2000263c:	68fb      	ldr	r3, [r7, #12]
2000263e:	f103 0301 	add.w	r3, r3, #1
20002642:	60fb      	str	r3, [r7, #12]
20002644:	f64b 5324 	movw	r3, #48420	; 0xbd24
20002648:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000264c:	781b      	ldrb	r3, [r3, #0]
2000264e:	461a      	mov	r2, r3
20002650:	68fb      	ldr	r3, [r7, #12]
20002652:	429a      	cmp	r2, r3
20002654:	daab      	bge.n	200025ae <main+0x1c5a>
					{
						// no stim flag, need to check if this is the end of a stim artifact
						if (stim_count > 0)
						{
							// there was previous stim, meaning we now overwrite with interpolated data
							for (chan=1; chan<=NUM_ENABLED_CHANNELS; chan++)
20002656:	f24a 0328 	movw	r3, #41000	; 0xa028
2000265a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000265e:	681b      	ldr	r3, [r3, #0]
20002660:	f103 0201 	add.w	r2, r3, #1
20002664:	f24a 0328 	movw	r3, #41000	; 0xa028
20002668:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000266c:	601a      	str	r2, [r3, #0]
2000266e:	f24a 0328 	movw	r3, #41000	; 0xa028
20002672:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002676:	681b      	ldr	r3, [r3, #0]
20002678:	2b60      	cmp	r3, #96	; 0x60
2000267a:	f77f af54 	ble.w	20002526 <main+0x1bd2>
								{
									buf_idx = (buf_good+i) & (NUM_DATA_BUF-1);
									adc_data_buf[buf_idx][chan] = (adc_data_buf[buf_good][chan] + (step*i)) | 0x8000;
								}
							}
							stim_count = 0;
2000267e:	f64b 5324 	movw	r3, #48420	; 0xbd24
20002682:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002686:	f04f 0200 	mov.w	r2, #0
2000268a:	701a      	strb	r2, [r3, #0]
						}
						buf_good = buf_save;
2000268c:	f64b 5323 	movw	r3, #48419	; 0xbd23
20002690:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002694:	781a      	ldrb	r2, [r3, #0]
20002696:	f24a 032c 	movw	r3, #41004	; 0xa02c
2000269a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000269e:	701a      	strb	r2, [r3, #0]
				}
				//grab accelerometer data
				//bp = accel_sample_read();

	//			if ((crcflag0 & 0x1) && (crcflag1 & 0x1) && stream_en)
				if ((crcflag0 & 0x1) && stream_en)
200026a0:	8c3b      	ldrh	r3, [r7, #32]
200026a2:	f003 0301 	and.w	r3, r3, #1
200026a6:	b2db      	uxtb	r3, r3
200026a8:	2b00      	cmp	r3, #0
200026aa:	f000 808c 	beq.w	200027c6 <main+0x1e72>
200026ae:	f64b 5319 	movw	r3, #48409	; 0xbd19
200026b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026b6:	781b      	ldrb	r3, [r3, #0]
200026b8:	2b00      	cmp	r3, #0
200026ba:	f000 8084 	beq.w	200027c6 <main+0x1e72>
				{
					counter++;	//counter for fake data
200026be:	f64b 5320 	movw	r3, #48416	; 0xbd20
200026c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026c6:	881b      	ldrh	r3, [r3, #0]
200026c8:	f103 0301 	add.w	r3, r3, #1
200026cc:	b29a      	uxth	r2, r3
200026ce:	f64b 5320 	movw	r3, #48416	; 0xbd20
200026d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026d6:	801a      	strh	r2, [r3, #0]
					adc_data_buf[buf_tx][DATA_BUF_SIZE-1] = counter;
200026d8:	f24a 032d 	movw	r3, #41005	; 0xa02d
200026dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026e0:	781b      	ldrb	r3, [r3, #0]
200026e2:	4619      	mov	r1, r3
200026e4:	f64b 5320 	movw	r3, #48416	; 0xbd20
200026e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026ec:	881a      	ldrh	r2, [r3, #0]
200026ee:	f24b 538c 	movw	r3, #46476	; 0xb58c
200026f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026f6:	f04f 00c8 	mov.w	r0, #200	; 0xc8
200026fa:	fb00 f101 	mul.w	r1, r0, r1
200026fe:	440b      	add	r3, r1
20002700:	f103 03c6 	add.w	r3, r3, #198	; 0xc6
20002704:	801a      	strh	r2, [r3, #0]
					adc_data_buf[buf_tx][DATA_BUF_SIZE-2] = counter;
20002706:	f24a 032d 	movw	r3, #41005	; 0xa02d
2000270a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000270e:	781b      	ldrb	r3, [r3, #0]
20002710:	4619      	mov	r1, r3
20002712:	f64b 5320 	movw	r3, #48416	; 0xbd20
20002716:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000271a:	881a      	ldrh	r2, [r3, #0]
2000271c:	f24b 538c 	movw	r3, #46476	; 0xb58c
20002720:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002724:	f04f 00c8 	mov.w	r0, #200	; 0xc8
20002728:	fb00 f101 	mul.w	r1, r0, r1
2000272c:	440b      	add	r3, r1
2000272e:	f103 03c4 	add.w	r3, r3, #196	; 0xc4
20002732:	801a      	strh	r2, [r3, #0]
					adc_data_buf[buf_tx][DATA_BUF_SIZE-3] = counter;
20002734:	f24a 032d 	movw	r3, #41005	; 0xa02d
20002738:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000273c:	781b      	ldrb	r3, [r3, #0]
2000273e:	4619      	mov	r1, r3
20002740:	f64b 5320 	movw	r3, #48416	; 0xbd20
20002744:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002748:	881a      	ldrh	r2, [r3, #0]
2000274a:	f24b 538c 	movw	r3, #46476	; 0xb58c
2000274e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002752:	f04f 00c8 	mov.w	r0, #200	; 0xc8
20002756:	fb00 f101 	mul.w	r1, r0, r1
2000275a:	440b      	add	r3, r1
2000275c:	f103 03c2 	add.w	r3, r3, #194	; 0xc2
20002760:	801a      	strh	r2, [r3, #0]

					MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
20002762:	f64d 6084 	movw	r0, #56964	; 0xde84
20002766:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000276a:	f04f 0100 	mov.w	r1, #0
2000276e:	f000 fdf1 	bl	20003354 <MSS_SPI_set_slave_select>
					MSS_SPI_transfer_block( &g_mss_spi0, ((uint8_t *) adc_data_buf[buf_tx]) + 1, 2*DATA_BUF_SIZE-1, spi_rx_buf, sizeof(spi_rx_buf));
20002772:	f24b 538c 	movw	r3, #46476	; 0xb58c
20002776:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000277a:	f24a 022d 	movw	r2, #41005	; 0xa02d
2000277e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002782:	7812      	ldrb	r2, [r2, #0]
20002784:	f04f 01c8 	mov.w	r1, #200	; 0xc8
20002788:	fb01 f202 	mul.w	r2, r1, r2
2000278c:	f102 0201 	add.w	r2, r2, #1
20002790:	4413      	add	r3, r2
20002792:	f04f 0206 	mov.w	r2, #6
20002796:	9200      	str	r2, [sp, #0]
20002798:	f64d 6084 	movw	r0, #56964	; 0xde84
2000279c:	f2c2 0000 	movt	r0, #8192	; 0x2000
200027a0:	4619      	mov	r1, r3
200027a2:	f04f 02c7 	mov.w	r2, #199	; 0xc7
200027a6:	f64b 5328 	movw	r3, #48424	; 0xbd28
200027aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027ae:	f000 fe9d 	bl	200034ec <MSS_SPI_transfer_block>
					MSS_SPI_clear_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
200027b2:	f64d 6084 	movw	r0, #56964	; 0xde84
200027b6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200027ba:	f04f 0100 	mov.w	r1, #0
200027be:	f000 fe4d 	bl	2000345c <MSS_SPI_clear_slave_select>
					spi_rx_handler();
200027c2:	f000 fa87 	bl	20002cd4 <spi_rx_handler>
				}

				buf_save = (buf_save+1) & (NUM_DATA_BUF-1);
200027c6:	f64b 5323 	movw	r3, #48419	; 0xbd23
200027ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027ce:	781b      	ldrb	r3, [r3, #0]
200027d0:	f103 0301 	add.w	r3, r3, #1
200027d4:	b2db      	uxtb	r3, r3
200027d6:	461a      	mov	r2, r3
200027d8:	f002 0207 	and.w	r2, r2, #7
200027dc:	f64b 5323 	movw	r3, #48419	; 0xbd23
200027e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027e4:	701a      	strb	r2, [r3, #0]
				buf_tx = (buf_tx+1) & (NUM_DATA_BUF-1);
200027e6:	f24a 032d 	movw	r3, #41005	; 0xa02d
200027ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027ee:	781b      	ldrb	r3, [r3, #0]
200027f0:	f103 0301 	add.w	r3, r3, #1
200027f4:	b2db      	uxtb	r3, r3
200027f6:	461a      	mov	r2, r3
200027f8:	f002 0207 	and.w	r2, r2, #7
200027fc:	f24a 032d 	movw	r3, #41005	; 0xa02d
20002800:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002804:	701a      	strb	r2, [r3, #0]
20002806:	e006      	b.n	20002816 <main+0x1ec2>
					adc_data_buf[buf_tx][CL_DATA_BUF_SIZE-1] = counter;
					MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
					MSS_SPI_transfer_block( &g_mss_spi0, ((uint8_t *) adc_data_buf[buf_tx]) + 1, 2*CL_DATA_BUF_SIZE - 1, spi_rx_buf, sizeof(spi_rx_buf));
					MSS_SPI_clear_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
#endif
					spi_rx_handler();
20002808:	bf00      	nop
2000280a:	e004      	b.n	20002816 <main+0x1ec2>
2000280c:	bf00      	nop
2000280e:	e002      	b.n	20002816 <main+0x1ec2>
20002810:	bf00      	nop
20002812:	e000      	b.n	20002816 <main+0x1ec2>
20002814:	bf00      	nop
				buf_save = (buf_save+1) & (NUM_DATA_BUF-1);
				buf_tx = (buf_tx+1) & (NUM_DATA_BUF-1);
			}
		}

		if (stim_rep > 0) // if we still have a stim train to start
20002816:	f64b 5348 	movw	r3, #48456	; 0xbd48
2000281a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000281e:	681b      	ldr	r3, [r3, #0]
20002820:	2b00      	cmp	r3, #0
20002822:	f000 8164 	beq.w	20002aee <main+0x219a>
		{
        	if (stat & NM0_ACK) // stim is happening on NM0
20002826:	f64b 5350 	movw	r3, #48464	; 0xbd50
2000282a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000282e:	681b      	ldr	r3, [r3, #0]
20002830:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
20002834:	2b00      	cmp	r3, #0
20002836:	f000 80a8 	beq.w	2000298a <main+0x2036>
			{
        		for(i = 0; i < 4; i++)
2000283a:	f04f 0300 	mov.w	r3, #0
2000283e:	60fb      	str	r3, [r7, #12]
20002840:	e022      	b.n	20002888 <main+0x1f34>
				{
					tmp = *n0ack;
20002842:	f24a 0310 	movw	r3, #40976	; 0xa010
20002846:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000284a:	681b      	ldr	r3, [r3, #0]
2000284c:	681b      	ldr	r3, [r3, #0]
2000284e:	62bb      	str	r3, [r7, #40]	; 0x28
					if (i == 1)
20002850:	68fb      	ldr	r3, [r7, #12]
20002852:	2b01      	cmp	r3, #1
20002854:	d105      	bne.n	20002862 <main+0x1f0e>
						crcok = (tmp == 0x01);
20002856:	6abb      	ldr	r3, [r7, #40]	; 0x28
20002858:	2b01      	cmp	r3, #1
2000285a:	bf14      	ite	ne
2000285c:	2300      	movne	r3, #0
2000285e:	2301      	moveq	r3, #1
20002860:	62fb      	str	r3, [r7, #44]	; 0x2c
					if (i == 2)
20002862:	68fb      	ldr	r3, [r7, #12]
20002864:	2b02      	cmp	r3, #2
20002866:	d101      	bne.n	2000286c <main+0x1f18>
						ret = tmp;
20002868:	6abb      	ldr	r3, [r7, #40]	; 0x28
2000286a:	627b      	str	r3, [r7, #36]	; 0x24
					if (i == 3)
2000286c:	68fb      	ldr	r3, [r7, #12]
2000286e:	2b03      	cmp	r3, #3
20002870:	d106      	bne.n	20002880 <main+0x1f2c>
						crcok &= (tmp & 1);
20002872:	6abb      	ldr	r3, [r7, #40]	; 0x28
20002874:	f003 0301 	and.w	r3, r3, #1
20002878:	6afa      	ldr	r2, [r7, #44]	; 0x2c
2000287a:	ea02 0303 	and.w	r3, r2, r3
2000287e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if (stim_rep > 0) // if we still have a stim train to start
		{
        	if (stat & NM0_ACK) // stim is happening on NM0
			{
        		for(i = 0; i < 4; i++)
20002880:	68fb      	ldr	r3, [r7, #12]
20002882:	f103 0301 	add.w	r3, r3, #1
20002886:	60fb      	str	r3, [r7, #12]
20002888:	68fb      	ldr	r3, [r7, #12]
2000288a:	2b03      	cmp	r3, #3
2000288c:	ddd9      	ble.n	20002842 <main+0x1eee>
					if (i == 2)
						ret = tmp;
					if (i == 3)
						crcok &= (tmp & 1);
				}
        		if (crcok & !(ret & (1 << 15))) // previous stim ended, so start a new train
2000288e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20002890:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
20002894:	2b00      	cmp	r3, #0
20002896:	bf14      	ite	ne
20002898:	2200      	movne	r2, #0
2000289a:	2201      	moveq	r2, #1
2000289c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
2000289e:	ea02 0303 	and.w	r3, r2, r3
200028a2:	2b00      	cmp	r3, #0
200028a4:	d045      	beq.n	20002932 <main+0x1fde>
        		{
        			stim_rep--;
200028a6:	f64b 5348 	movw	r3, #48456	; 0xbd48
200028aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200028ae:	681b      	ldr	r3, [r3, #0]
200028b0:	f103 32ff 	add.w	r2, r3, #4294967295
200028b4:	f64b 5348 	movw	r3, #48456	; 0xbd48
200028b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200028bc:	601a      	str	r2, [r3, #0]
        			NMstim(0x09 | (1 << 10), 0);
200028be:	f240 4009 	movw	r0, #1033	; 0x409
200028c2:	f04f 0100 	mov.w	r1, #0
200028c6:	f7fd fe3f 	bl	20000548 <NMstim>
        			if (stim_rep > 0)
200028ca:	f64b 5348 	movw	r3, #48456	; 0xbd48
200028ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200028d2:	681b      	ldr	r3, [r3, #0]
200028d4:	2b00      	cmp	r3, #0
200028d6:	f43e aa1f 	beq.w	20000d18 <main+0x3c4>
        			{
        				*n0d2 = 0x01 << 16;
200028da:	f24a 030c 	movw	r3, #40972	; 0xa00c
200028de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200028e2:	681b      	ldr	r3, [r3, #0]
200028e4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
200028e8:	601a      	str	r2, [r3, #0]
						*n0d1 = OP_READ;
200028ea:	f24a 0308 	movw	r3, #40968	; 0xa008
200028ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200028f2:	681b      	ldr	r3, [r3, #0]
200028f4:	f04f 0200 	mov.w	r2, #0
200028f8:	601a      	str	r2, [r3, #0]
						stat = *status;
200028fa:	f24a 0304 	movw	r3, #40964	; 0xa004
200028fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002902:	681b      	ldr	r3, [r3, #0]
20002904:	681a      	ldr	r2, [r3, #0]
20002906:	f64b 5350 	movw	r3, #48464	; 0xbd50
2000290a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000290e:	601a      	str	r2, [r3, #0]
						stat_flag = true;
20002910:	f64b 5354 	movw	r3, #48468	; 0xbd54
20002914:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002918:	f04f 0201 	mov.w	r2, #1
2000291c:	701a      	strb	r2, [r3, #0]
						*status = NM0_START;
2000291e:	f24a 0304 	movw	r3, #40964	; 0xa004
20002922:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002926:	681b      	ldr	r3, [r3, #0]
20002928:	f44f 5280 	mov.w	r2, #4096	; 0x1000
2000292c:	601a      	str	r2, [r3, #0]
						data_ack_req &= ~0x02;
					}
				}
			}
        }
    }
2000292e:	f7fe b9fe 	b.w	20000d2e <main+0x3da>
						*status = NM0_START;
        			}
        		}
        		else
        		{
        			*n0d2 = 0x01 << 16;
20002932:	f24a 030c 	movw	r3, #40972	; 0xa00c
20002936:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000293a:	681b      	ldr	r3, [r3, #0]
2000293c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
20002940:	601a      	str	r2, [r3, #0]
					*n0d1 = OP_READ;
20002942:	f24a 0308 	movw	r3, #40968	; 0xa008
20002946:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000294a:	681b      	ldr	r3, [r3, #0]
2000294c:	f04f 0200 	mov.w	r2, #0
20002950:	601a      	str	r2, [r3, #0]
					stat = *status;
20002952:	f24a 0304 	movw	r3, #40964	; 0xa004
20002956:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000295a:	681b      	ldr	r3, [r3, #0]
2000295c:	681a      	ldr	r2, [r3, #0]
2000295e:	f64b 5350 	movw	r3, #48464	; 0xbd50
20002962:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002966:	601a      	str	r2, [r3, #0]
					stat_flag = true;
20002968:	f64b 5354 	movw	r3, #48468	; 0xbd54
2000296c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002970:	f04f 0201 	mov.w	r2, #1
20002974:	701a      	strb	r2, [r3, #0]
					*status = NM0_START;
20002976:	f24a 0304 	movw	r3, #40964	; 0xa004
2000297a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000297e:	681b      	ldr	r3, [r3, #0]
20002980:	f44f 5280 	mov.w	r2, #4096	; 0x1000
20002984:	601a      	str	r2, [r3, #0]
						data_ack_req &= ~0x02;
					}
				}
			}
        }
    }
20002986:	f7fe b9d2 	b.w	20000d2e <main+0x3da>
					stat = *status;
					stat_flag = true;
					*status = NM0_START;
        		}
			}
            else if (stat & NM1_ACK) // stim is happening on NM1
2000298a:	f64b 5350 	movw	r3, #48464	; 0xbd50
2000298e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002992:	681b      	ldr	r3, [r3, #0]
20002994:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
20002998:	2b00      	cmp	r3, #0
2000299a:	f43e a9bf 	beq.w	20000d1c <main+0x3c8>
            {
                for(i = 0; i < 4; i++)
2000299e:	f04f 0300 	mov.w	r3, #0
200029a2:	60fb      	str	r3, [r7, #12]
200029a4:	e022      	b.n	200029ec <main+0x2098>
                {
                    tmp = *n1ack;
200029a6:	f24a 0320 	movw	r3, #40992	; 0xa020
200029aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200029ae:	681b      	ldr	r3, [r3, #0]
200029b0:	681b      	ldr	r3, [r3, #0]
200029b2:	62bb      	str	r3, [r7, #40]	; 0x28
                    if (i == 1)
200029b4:	68fb      	ldr	r3, [r7, #12]
200029b6:	2b01      	cmp	r3, #1
200029b8:	d105      	bne.n	200029c6 <main+0x2072>
                        crcok = (tmp == 0x01);
200029ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
200029bc:	2b01      	cmp	r3, #1
200029be:	bf14      	ite	ne
200029c0:	2300      	movne	r3, #0
200029c2:	2301      	moveq	r3, #1
200029c4:	62fb      	str	r3, [r7, #44]	; 0x2c
                    if (i == 2)
200029c6:	68fb      	ldr	r3, [r7, #12]
200029c8:	2b02      	cmp	r3, #2
200029ca:	d101      	bne.n	200029d0 <main+0x207c>
                        ret = tmp;
200029cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
200029ce:	627b      	str	r3, [r7, #36]	; 0x24
                    if (i == 3)
200029d0:	68fb      	ldr	r3, [r7, #12]
200029d2:	2b03      	cmp	r3, #3
200029d4:	d106      	bne.n	200029e4 <main+0x2090>
                        crcok &= (tmp & 1);
200029d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
200029d8:	f003 0301 	and.w	r3, r3, #1
200029dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
200029de:	ea02 0303 	and.w	r3, r2, r3
200029e2:	62fb      	str	r3, [r7, #44]	; 0x2c
					*status = NM0_START;
        		}
			}
            else if (stat & NM1_ACK) // stim is happening on NM1
            {
                for(i = 0; i < 4; i++)
200029e4:	68fb      	ldr	r3, [r7, #12]
200029e6:	f103 0301 	add.w	r3, r3, #1
200029ea:	60fb      	str	r3, [r7, #12]
200029ec:	68fb      	ldr	r3, [r7, #12]
200029ee:	2b03      	cmp	r3, #3
200029f0:	ddd9      	ble.n	200029a6 <main+0x2052>
                    if (i == 2)
                        ret = tmp;
                    if (i == 3)
                        crcok &= (tmp & 1);
                }
                if (crcok & !(ret & (1 << 15))) // previous stim ended, so start a new train
200029f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200029f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
200029f8:	2b00      	cmp	r3, #0
200029fa:	bf14      	ite	ne
200029fc:	2200      	movne	r2, #0
200029fe:	2201      	moveq	r2, #1
20002a00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
20002a02:	ea02 0303 	and.w	r3, r2, r3
20002a06:	2b00      	cmp	r3, #0
20002a08:	d045      	beq.n	20002a96 <main+0x2142>
                {
                    stim_rep--;
20002a0a:	f64b 5348 	movw	r3, #48456	; 0xbd48
20002a0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a12:	681b      	ldr	r3, [r3, #0]
20002a14:	f103 32ff 	add.w	r2, r3, #4294967295
20002a18:	f64b 5348 	movw	r3, #48456	; 0xbd48
20002a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a20:	601a      	str	r2, [r3, #0]
                    NMstim(0x09 | (1 << 10), 1);
20002a22:	f240 4009 	movw	r0, #1033	; 0x409
20002a26:	f04f 0101 	mov.w	r1, #1
20002a2a:	f7fd fd8d 	bl	20000548 <NMstim>
                    if (stim_rep > 0)
20002a2e:	f64b 5348 	movw	r3, #48456	; 0xbd48
20002a32:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a36:	681b      	ldr	r3, [r3, #0]
20002a38:	2b00      	cmp	r3, #0
20002a3a:	f43e a971 	beq.w	20000d20 <main+0x3cc>
                    {
                        *n1d2 = 0x01 << 16;
20002a3e:	f24a 031c 	movw	r3, #40988	; 0xa01c
20002a42:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a46:	681b      	ldr	r3, [r3, #0]
20002a48:	f44f 3280 	mov.w	r2, #65536	; 0x10000
20002a4c:	601a      	str	r2, [r3, #0]
                        *n1d1 = OP_READ;
20002a4e:	f24a 0318 	movw	r3, #40984	; 0xa018
20002a52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a56:	681b      	ldr	r3, [r3, #0]
20002a58:	f04f 0200 	mov.w	r2, #0
20002a5c:	601a      	str	r2, [r3, #0]
                        stat = *status;
20002a5e:	f24a 0304 	movw	r3, #40964	; 0xa004
20002a62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a66:	681b      	ldr	r3, [r3, #0]
20002a68:	681a      	ldr	r2, [r3, #0]
20002a6a:	f64b 5350 	movw	r3, #48464	; 0xbd50
20002a6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a72:	601a      	str	r2, [r3, #0]
                        stat_flag = true;
20002a74:	f64b 5354 	movw	r3, #48468	; 0xbd54
20002a78:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a7c:	f04f 0201 	mov.w	r2, #1
20002a80:	701a      	strb	r2, [r3, #0]
                        *status = NM1_START;
20002a82:	f24a 0304 	movw	r3, #40964	; 0xa004
20002a86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a8a:	681b      	ldr	r3, [r3, #0]
20002a8c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20002a90:	601a      	str	r2, [r3, #0]
						data_ack_req &= ~0x02;
					}
				}
			}
        }
    }
20002a92:	f7fe b94c 	b.w	20000d2e <main+0x3da>
                        *status = NM1_START;
                    }
                }
                else
                {
                    *n1d2 = 0x01 << 16;
20002a96:	f24a 031c 	movw	r3, #40988	; 0xa01c
20002a9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a9e:	681b      	ldr	r3, [r3, #0]
20002aa0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
20002aa4:	601a      	str	r2, [r3, #0]
                    *n1d1 = OP_READ;
20002aa6:	f24a 0318 	movw	r3, #40984	; 0xa018
20002aaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002aae:	681b      	ldr	r3, [r3, #0]
20002ab0:	f04f 0200 	mov.w	r2, #0
20002ab4:	601a      	str	r2, [r3, #0]
                    stat = *status;
20002ab6:	f24a 0304 	movw	r3, #40964	; 0xa004
20002aba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002abe:	681b      	ldr	r3, [r3, #0]
20002ac0:	681a      	ldr	r2, [r3, #0]
20002ac2:	f64b 5350 	movw	r3, #48464	; 0xbd50
20002ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002aca:	601a      	str	r2, [r3, #0]
                    stat_flag = true;
20002acc:	f64b 5354 	movw	r3, #48468	; 0xbd54
20002ad0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ad4:	f04f 0201 	mov.w	r2, #1
20002ad8:	701a      	strb	r2, [r3, #0]
                    *status = NM1_START;
20002ada:	f24a 0304 	movw	r3, #40964	; 0xa004
20002ade:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ae2:	681b      	ldr	r3, [r3, #0]
20002ae4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20002ae8:	601a      	str	r2, [r3, #0]
						data_ack_req &= ~0x02;
					}
				}
			}
        }
    }
20002aea:	f7fe b920 	b.w	20000d2e <main+0x3da>
                }
            }
        }
        else // not doing stim, so continue with register operations
        {
            if (stat & NM0_ACK)
20002aee:	f64b 5350 	movw	r3, #48464	; 0xbd50
20002af2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002af6:	681b      	ldr	r3, [r3, #0]
20002af8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
20002afc:	2b00      	cmp	r3, #0
20002afe:	d06d      	beq.n	20002bdc <main+0x2288>
			{
				reg_data_buf[0] = 0xFF00; // header byte
20002b00:	f64b 33d0 	movw	r3, #48080	; 0xbbd0
20002b04:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b08:	f44f 427f 	mov.w	r2, #65280	; 0xff00
20002b0c:	801a      	strh	r2, [r3, #0]
				for(i = 0; i < 4; i++)
20002b0e:	f04f 0300 	mov.w	r3, #0
20002b12:	60fb      	str	r3, [r7, #12]
20002b14:	e027      	b.n	20002b66 <main+0x2212>
				{
					if (i == 0)
20002b16:	68fb      	ldr	r3, [r7, #12]
20002b18:	2b00      	cmp	r3, #0
20002b1a:	d107      	bne.n	20002b2c <main+0x21d8>
						flags = *n0ack;
20002b1c:	f24a 0310 	movw	r3, #40976	; 0xa010
20002b20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b24:	681b      	ldr	r3, [r3, #0]
20002b26:	681b      	ldr	r3, [r3, #0]
20002b28:	83bb      	strh	r3, [r7, #28]
20002b2a:	e018      	b.n	20002b5e <main+0x220a>
					else if (i == 3)
20002b2c:	68fb      	ldr	r3, [r7, #12]
20002b2e:	2b03      	cmp	r3, #3
20002b30:	d107      	bne.n	20002b42 <main+0x21ee>
						crcflag = *n0ack;
20002b32:	f24a 0310 	movw	r3, #40976	; 0xa010
20002b36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b3a:	681b      	ldr	r3, [r3, #0]
20002b3c:	681b      	ldr	r3, [r3, #0]
20002b3e:	83fb      	strh	r3, [r7, #30]
20002b40:	e00d      	b.n	20002b5e <main+0x220a>
					else
						reg_data_buf[i] = *n0ack;
20002b42:	68fa      	ldr	r2, [r7, #12]
20002b44:	f24a 0310 	movw	r3, #40976	; 0xa010
20002b48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b4c:	681b      	ldr	r3, [r3, #0]
20002b4e:	681b      	ldr	r3, [r3, #0]
20002b50:	b299      	uxth	r1, r3
20002b52:	f64b 33d0 	movw	r3, #48080	; 0xbbd0
20002b56:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b5a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        else // not doing stim, so continue with register operations
        {
            if (stat & NM0_ACK)
			{
				reg_data_buf[0] = 0xFF00; // header byte
				for(i = 0; i < 4; i++)
20002b5e:	68fb      	ldr	r3, [r7, #12]
20002b60:	f103 0301 	add.w	r3, r3, #1
20002b64:	60fb      	str	r3, [r7, #12]
20002b66:	68fb      	ldr	r3, [r7, #12]
20002b68:	2b03      	cmp	r3, #3
20002b6a:	ddd4      	ble.n	20002b16 <main+0x21c2>
					else if (i == 3)
						crcflag = *n0ack;
					else
						reg_data_buf[i] = *n0ack;
				}
				if (crcflag & 0x1)
20002b6c:	8bfb      	ldrh	r3, [r7, #30]
20002b6e:	f003 0301 	and.w	r3, r3, #1
20002b72:	b2db      	uxtb	r3, r3
20002b74:	2b00      	cmp	r3, #0
20002b76:	d031      	beq.n	20002bdc <main+0x2288>
				{
					if (data_ack_req & 0x01)
20002b78:	69bb      	ldr	r3, [r7, #24]
20002b7a:	f003 0301 	and.w	r3, r3, #1
20002b7e:	b2db      	uxtb	r3, r3
20002b80:	2b00      	cmp	r3, #0
20002b82:	d02b      	beq.n	20002bdc <main+0x2288>
					{
						MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
20002b84:	f64d 6084 	movw	r0, #56964	; 0xde84
20002b88:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002b8c:	f04f 0100 	mov.w	r1, #0
20002b90:	f000 fbe0 	bl	20003354 <MSS_SPI_set_slave_select>
						MSS_SPI_transfer_block( &g_mss_spi0, ((uint8_t *) reg_data_buf) + 1, 2*DATA_BUF_SIZE - 1, spi_rx_buf, sizeof(spi_rx_buf) );
20002b94:	f64b 33d0 	movw	r3, #48080	; 0xbbd0
20002b98:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002b9c:	f103 0301 	add.w	r3, r3, #1
20002ba0:	f04f 0206 	mov.w	r2, #6
20002ba4:	9200      	str	r2, [sp, #0]
20002ba6:	f64d 6084 	movw	r0, #56964	; 0xde84
20002baa:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002bae:	4619      	mov	r1, r3
20002bb0:	f04f 02c7 	mov.w	r2, #199	; 0xc7
20002bb4:	f64b 5328 	movw	r3, #48424	; 0xbd28
20002bb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002bbc:	f000 fc96 	bl	200034ec <MSS_SPI_transfer_block>
						MSS_SPI_clear_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
20002bc0:	f64d 6084 	movw	r0, #56964	; 0xde84
20002bc4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002bc8:	f04f 0100 	mov.w	r1, #0
20002bcc:	f000 fc46 	bl	2000345c <MSS_SPI_clear_slave_select>
						spi_rx_handler();
20002bd0:	f000 f880 	bl	20002cd4 <spi_rx_handler>
						data_ack_req &= ~0x01;
20002bd4:	69bb      	ldr	r3, [r7, #24]
20002bd6:	f023 0301 	bic.w	r3, r3, #1
20002bda:	61bb      	str	r3, [r7, #24]
					}
				}
			}

			if (stat & NM1_ACK)
20002bdc:	f64b 5350 	movw	r3, #48464	; 0xbd50
20002be0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002be4:	681b      	ldr	r3, [r3, #0]
20002be6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
20002bea:	2b00      	cmp	r3, #0
20002bec:	f43e a89a 	beq.w	20000d24 <main+0x3d0>
			{
				reg_data_buf[0] = 0xFF00; // header byte
20002bf0:	f64b 33d0 	movw	r3, #48080	; 0xbbd0
20002bf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002bf8:	f44f 427f 	mov.w	r2, #65280	; 0xff00
20002bfc:	801a      	strh	r2, [r3, #0]
				for(i = 0; i < 4; i++)
20002bfe:	f04f 0300 	mov.w	r3, #0
20002c02:	60fb      	str	r3, [r7, #12]
20002c04:	e027      	b.n	20002c56 <main+0x2302>
				{
					if (i == 0)
20002c06:	68fb      	ldr	r3, [r7, #12]
20002c08:	2b00      	cmp	r3, #0
20002c0a:	d107      	bne.n	20002c1c <main+0x22c8>
						flags = *n1ack;
20002c0c:	f24a 0320 	movw	r3, #40992	; 0xa020
20002c10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c14:	681b      	ldr	r3, [r3, #0]
20002c16:	681b      	ldr	r3, [r3, #0]
20002c18:	83bb      	strh	r3, [r7, #28]
20002c1a:	e018      	b.n	20002c4e <main+0x22fa>
					else if (i == 3)
20002c1c:	68fb      	ldr	r3, [r7, #12]
20002c1e:	2b03      	cmp	r3, #3
20002c20:	d107      	bne.n	20002c32 <main+0x22de>
						crcflag = *n1ack;
20002c22:	f24a 0320 	movw	r3, #40992	; 0xa020
20002c26:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c2a:	681b      	ldr	r3, [r3, #0]
20002c2c:	681b      	ldr	r3, [r3, #0]
20002c2e:	83fb      	strh	r3, [r7, #30]
20002c30:	e00d      	b.n	20002c4e <main+0x22fa>
					else
						reg_data_buf[i] = *n1ack;
20002c32:	68fa      	ldr	r2, [r7, #12]
20002c34:	f24a 0320 	movw	r3, #40992	; 0xa020
20002c38:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c3c:	681b      	ldr	r3, [r3, #0]
20002c3e:	681b      	ldr	r3, [r3, #0]
20002c40:	b299      	uxth	r1, r3
20002c42:	f64b 33d0 	movw	r3, #48080	; 0xbbd0
20002c46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c4a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			}

			if (stat & NM1_ACK)
			{
				reg_data_buf[0] = 0xFF00; // header byte
				for(i = 0; i < 4; i++)
20002c4e:	68fb      	ldr	r3, [r7, #12]
20002c50:	f103 0301 	add.w	r3, r3, #1
20002c54:	60fb      	str	r3, [r7, #12]
20002c56:	68fb      	ldr	r3, [r7, #12]
20002c58:	2b03      	cmp	r3, #3
20002c5a:	ddd4      	ble.n	20002c06 <main+0x22b2>
					else if (i == 3)
						crcflag = *n1ack;
					else
						reg_data_buf[i] = *n1ack;
				}
				if (crcflag & 0x1)
20002c5c:	8bfb      	ldrh	r3, [r7, #30]
20002c5e:	f003 0301 	and.w	r3, r3, #1
20002c62:	b2db      	uxtb	r3, r3
20002c64:	2b00      	cmp	r3, #0
20002c66:	f43e a85f 	beq.w	20000d28 <main+0x3d4>
				{
					if (data_ack_req & 0x02)
20002c6a:	69bb      	ldr	r3, [r7, #24]
20002c6c:	f003 0302 	and.w	r3, r3, #2
20002c70:	2b00      	cmp	r3, #0
20002c72:	f43e a85b 	beq.w	20000d2c <main+0x3d8>
					{
						MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
20002c76:	f64d 6084 	movw	r0, #56964	; 0xde84
20002c7a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002c7e:	f04f 0100 	mov.w	r1, #0
20002c82:	f000 fb67 	bl	20003354 <MSS_SPI_set_slave_select>
						MSS_SPI_transfer_block( &g_mss_spi0, ((uint8_t *) reg_data_buf) + 1, 2*DATA_BUF_SIZE - 1, spi_rx_buf, sizeof(spi_rx_buf) );
20002c86:	f64b 33d0 	movw	r3, #48080	; 0xbbd0
20002c8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002c8e:	f103 0301 	add.w	r3, r3, #1
20002c92:	f04f 0206 	mov.w	r2, #6
20002c96:	9200      	str	r2, [sp, #0]
20002c98:	f64d 6084 	movw	r0, #56964	; 0xde84
20002c9c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002ca0:	4619      	mov	r1, r3
20002ca2:	f04f 02c7 	mov.w	r2, #199	; 0xc7
20002ca6:	f64b 5328 	movw	r3, #48424	; 0xbd28
20002caa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002cae:	f000 fc1d 	bl	200034ec <MSS_SPI_transfer_block>
						MSS_SPI_clear_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
20002cb2:	f64d 6084 	movw	r0, #56964	; 0xde84
20002cb6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002cba:	f04f 0100 	mov.w	r1, #0
20002cbe:	f000 fbcd 	bl	2000345c <MSS_SPI_clear_slave_select>
						spi_rx_handler();
20002cc2:	f000 f807 	bl	20002cd4 <spi_rx_handler>
						data_ack_req &= ~0x02;
20002cc6:	69bb      	ldr	r3, [r7, #24]
20002cc8:	f023 0302 	bic.w	r3, r3, #2
20002ccc:	61bb      	str	r3, [r7, #24]
					}
				}
			}
        }
    }
20002cce:	f7fe b82e 	b.w	20000d2e <main+0x3da>
20002cd2:	bf00      	nop

20002cd4 <spi_rx_handler>:
    return 0;
}

void spi_rx_handler()
{
20002cd4:	b480      	push	{r7}
20002cd6:	b083      	sub	sp, #12
20002cd8:	af00      	add	r7, sp, #0
	// check if there is meaningful data on SPI rx (indicated by non-zero header byte)
	// if so, throw it in ring buffer.
	gui_request_counter=0;
20002cda:	f64b 5330 	movw	r3, #48432	; 0xbd30
20002cde:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ce2:	f04f 0200 	mov.w	r2, #0
20002ce6:	601a      	str	r2, [r3, #0]
	int i;
	if (spi_rx_buf[0] == 0xAA) {
20002ce8:	f64b 5328 	movw	r3, #48424	; 0xbd28
20002cec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002cf0:	781b      	ldrb	r3, [r3, #0]
20002cf2:	2baa      	cmp	r3, #170	; 0xaa
20002cf4:	d13a      	bne.n	20002d6c <spi_rx_handler+0x98>
 		for(i = 0; i < 5; i++)
20002cf6:	f04f 0300 	mov.w	r3, #0
20002cfa:	607b      	str	r3, [r7, #4]
20002cfc:	e033      	b.n	20002d66 <spi_rx_handler+0x92>
		{
			if ((rbwrptr+1)%RINGBUF_SIZE != rbrdptr)
20002cfe:	f24b 5384 	movw	r3, #46468	; 0xb584
20002d02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d06:	681b      	ldr	r3, [r3, #0]
20002d08:	f103 0301 	add.w	r3, r3, #1
20002d0c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
20002d10:	f24b 5388 	movw	r3, #46472	; 0xb588
20002d14:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d18:	681b      	ldr	r3, [r3, #0]
20002d1a:	429a      	cmp	r2, r3
20002d1c:	d01f      	beq.n	20002d5e <spi_rx_handler+0x8a>
			{
				ringbuf[rbwrptr] = spi_rx_buf[i+1];
20002d1e:	f24b 5384 	movw	r3, #46468	; 0xb584
20002d22:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d26:	681a      	ldr	r2, [r3, #0]
20002d28:	687b      	ldr	r3, [r7, #4]
20002d2a:	f103 0101 	add.w	r1, r3, #1
20002d2e:	f64b 5328 	movw	r3, #48424	; 0xbd28
20002d32:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d36:	5c59      	ldrb	r1, [r3, r1]
20002d38:	f24b 5344 	movw	r3, #46404	; 0xb544
20002d3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d40:	5499      	strb	r1, [r3, r2]
				rbwrptr = (rbwrptr+1) % RINGBUF_SIZE;
20002d42:	f24b 5384 	movw	r3, #46468	; 0xb584
20002d46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d4a:	681b      	ldr	r3, [r3, #0]
20002d4c:	f103 0301 	add.w	r3, r3, #1
20002d50:	f003 023f 	and.w	r2, r3, #63	; 0x3f
20002d54:	f24b 5384 	movw	r3, #46468	; 0xb584
20002d58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d5c:	601a      	str	r2, [r3, #0]
	// check if there is meaningful data on SPI rx (indicated by non-zero header byte)
	// if so, throw it in ring buffer.
	gui_request_counter=0;
	int i;
	if (spi_rx_buf[0] == 0xAA) {
 		for(i = 0; i < 5; i++)
20002d5e:	687b      	ldr	r3, [r7, #4]
20002d60:	f103 0301 	add.w	r3, r3, #1
20002d64:	607b      	str	r3, [r7, #4]
20002d66:	687b      	ldr	r3, [r7, #4]
20002d68:	2b04      	cmp	r3, #4
20002d6a:	ddc8      	ble.n	20002cfe <spi_rx_handler+0x2a>
				ringbuf[rbwrptr] = spi_rx_buf[i+1];
				rbwrptr = (rbwrptr+1) % RINGBUF_SIZE;
			}
		}
	}
}
20002d6c:	f107 070c 	add.w	r7, r7, #12
20002d70:	46bd      	mov	sp, r7
20002d72:	bc80      	pop	{r7}
20002d74:	4770      	bx	lr
20002d76:	bf00      	nop

20002d78 <GPIO5_IRQHandler>:

void GPIO5_IRQHandler()
{
20002d78:	b580      	push	{r7, lr}
20002d7a:	af00      	add	r7, sp, #0
	// The MPU6050 data ready signal triggers this interrupt.
	// Since the only flags available are data ready and FIFO overflow we set a timer to emulate a "mostly full" flag.
	MSS_GPIO_clear_irq(MSS_GPIO_5);
20002d7c:	f04f 0005 	mov.w	r0, #5
20002d80:	f001 fbda 	bl	20004538 <MSS_GPIO_clear_irq>
	// When this timer expires, Timer1_IRQHandler() sets a flag. In while(1) if the flag is set we check the MPU6050 FIFO.
	MSS_TIM1_start();
20002d84:	f7fd fbb4 	bl	200004f0 <MSS_TIM1_start>
	MSS_TIM1_load_immediate(MPU6050_FIFO_DELAY);
20002d88:	f248 4080 	movw	r0, #33920	; 0x8480
20002d8c:	f2c0 001e 	movt	r0, #30
20002d90:	f7fd fbbc 	bl	2000050c <MSS_TIM1_load_immediate>
}
20002d94:	bd80      	pop	{r7, pc}
20002d96:	bf00      	nop

20002d98 <Timer1_IRQHandler>:

void Timer1_IRQHandler()
{
20002d98:	b580      	push	{r7, lr}
20002d9a:	af00      	add	r7, sp, #0
	MSS_TIM1_clear_irq();
20002d9c:	f7fd fbc6 	bl	2000052c <MSS_TIM1_clear_irq>
	mpu6050_irq_active = 1;
20002da0:	f64b 5318 	movw	r3, #48408	; 0xbd18
20002da4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002da8:	f04f 0201 	mov.w	r2, #1
20002dac:	701a      	strb	r2, [r3, #0]
}
20002dae:	bd80      	pop	{r7, pc}

20002db0 <_exit>:
{
    /* Should we force a system reset? */
    while( 1 )
    {
        ;
    }
20002db0:	b480      	push	{r7}
20002db2:	b083      	sub	sp, #12
20002db4:	af00      	add	r7, sp, #0
20002db6:	6078      	str	r0, [r7, #4]
20002db8:	e7fe      	b.n	20002db8 <_exit+0x8>
20002dba:	bf00      	nop

20002dbc <_write_r>:
 * all files, including stdout—so if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20002dbc:	b480      	push	{r7}
20002dbe:	b085      	sub	sp, #20
20002dc0:	af00      	add	r7, sp, #0
20002dc2:	60f8      	str	r0, [r7, #12]
20002dc4:	60b9      	str	r1, [r7, #8]
20002dc6:	607a      	str	r2, [r7, #4]
20002dc8:	603b      	str	r3, [r7, #0]
     */
    MSS_UART_polled_tx(gp_my_uart, (uint8_t *)ptr, len);
    
    return len;
#else   /* MICROSEMI_STDIO_THRU_UART */
    return 0;
20002dca:	f04f 0300 	mov.w	r3, #0
#endif  /* MICROSEMI_STDIO_THRU_UART */
}
20002dce:	4618      	mov	r0, r3
20002dd0:	f107 0714 	add.w	r7, r7, #20
20002dd4:	46bd      	mov	sp, r7
20002dd6:	bc80      	pop	{r7}
20002dd8:	4770      	bx	lr
20002dda:	bf00      	nop

20002ddc <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20002ddc:	b580      	push	{r7, lr}
20002dde:	b086      	sub	sp, #24
20002de0:	af00      	add	r7, sp, #0
20002de2:	6078      	str	r0, [r7, #4]
    extern char _end;       /* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20002de4:	f64b 5398 	movw	r3, #48536	; 0xbd98
20002de8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002dec:	681b      	ldr	r3, [r3, #0]
20002dee:	2b00      	cmp	r3, #0
20002df0:	d108      	bne.n	20002e04 <_sbrk+0x28>
    {
      heap_end = &_end;
20002df2:	f64b 5398 	movw	r3, #48536	; 0xbd98
20002df6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002dfa:	f24e 0200 	movw	r2, #57344	; 0xe000
20002dfe:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002e02:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20002e04:	f64b 5398 	movw	r3, #48536	; 0xbd98
20002e08:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e0c:	681b      	ldr	r3, [r3, #0]
20002e0e:	60fb      	str	r3, [r7, #12]
    
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20002e10:	f3ef 8308 	mrs	r3, MSP
20002e14:	613b      	str	r3, [r7, #16]
    if(heap_end < stack_ptr)
20002e16:	f64b 5398 	movw	r3, #48536	; 0xbd98
20002e1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e1e:	681a      	ldr	r2, [r3, #0]
20002e20:	693b      	ldr	r3, [r7, #16]
20002e22:	429a      	cmp	r2, r3
20002e24:	d219      	bcs.n	20002e5a <_sbrk+0x7e>
        /*
         * Heap is at an address below the stack, growing up toward the stack.
         * The stack is above the heap, growing down towards the heap.
         * Make sure the stack and heap do not run into each other.
         */
        if (heap_end + incr > stack_ptr)
20002e26:	f64b 5398 	movw	r3, #48536	; 0xbd98
20002e2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e2e:	681a      	ldr	r2, [r3, #0]
20002e30:	687b      	ldr	r3, [r7, #4]
20002e32:	441a      	add	r2, r3
20002e34:	693b      	ldr	r3, [r7, #16]
20002e36:	429a      	cmp	r2, r3
20002e38:	d92e      	bls.n	20002e98 <_sbrk+0xbc>
        {
          _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20002e3a:	f04f 0000 	mov.w	r0, #0
20002e3e:	f04f 0101 	mov.w	r1, #1
20002e42:	f649 72a8 	movw	r2, #40872	; 0x9fa8
20002e46:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002e4a:	f04f 0319 	mov.w	r3, #25
20002e4e:	f7ff ffb5 	bl	20002dbc <_write_r>
          _exit (1);
20002e52:	f04f 0001 	mov.w	r0, #1
20002e56:	f7ff ffab 	bl	20002db0 <_exit>
         * SmartFusion2 cache design.
         */
        extern char _eheap;     /* Defined by the linker */
        char *top_of_heap;
        
        top_of_heap = &_eheap;
20002e5a:	f24f 0300 	movw	r3, #61440	; 0xf000
20002e5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e62:	617b      	str	r3, [r7, #20]
        if(heap_end + incr  > top_of_heap)
20002e64:	f64b 5398 	movw	r3, #48536	; 0xbd98
20002e68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e6c:	681a      	ldr	r2, [r3, #0]
20002e6e:	687b      	ldr	r3, [r7, #4]
20002e70:	441a      	add	r2, r3
20002e72:	697b      	ldr	r3, [r7, #20]
20002e74:	429a      	cmp	r2, r3
20002e76:	d910      	bls.n	20002e9a <_sbrk+0xbe>
        {
          _write_r ((void *)0, 1, "Out of heap memory\n", 25);
20002e78:	f04f 0000 	mov.w	r0, #0
20002e7c:	f04f 0101 	mov.w	r1, #1
20002e80:	f649 72c4 	movw	r2, #40900	; 0x9fc4
20002e84:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002e88:	f04f 0319 	mov.w	r3, #25
20002e8c:	f7ff ff96 	bl	20002dbc <_write_r>
          _exit (1);
20002e90:	f04f 0001 	mov.w	r0, #1
20002e94:	f7ff ff8c 	bl	20002db0 <_exit>
         * Make sure the stack and heap do not run into each other.
         */
        if (heap_end + incr > stack_ptr)
        {
          _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
          _exit (1);
20002e98:	bf00      	nop
          _write_r ((void *)0, 1, "Out of heap memory\n", 25);
          _exit (1);
        }
    }
  
    heap_end += incr;
20002e9a:	f64b 5398 	movw	r3, #48536	; 0xbd98
20002e9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ea2:	681a      	ldr	r2, [r3, #0]
20002ea4:	687b      	ldr	r3, [r7, #4]
20002ea6:	441a      	add	r2, r3
20002ea8:	f64b 5398 	movw	r3, #48536	; 0xbd98
20002eac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002eb0:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
20002eb2:	68fb      	ldr	r3, [r7, #12]
}
20002eb4:	4618      	mov	r0, r3
20002eb6:	f107 0718 	add.w	r7, r7, #24
20002eba:	46bd      	mov	sp, r7
20002ebc:	bd80      	pop	{r7, pc}
20002ebe:	bf00      	nop

20002ec0 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20002ec0:	b480      	push	{r7}
20002ec2:	b083      	sub	sp, #12
20002ec4:	af00      	add	r7, sp, #0
20002ec6:	4603      	mov	r3, r0
20002ec8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002eca:	f24e 1300 	movw	r3, #57600	; 0xe100
20002ece:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002ed2:	f997 2007 	ldrsb.w	r2, [r7, #7]
20002ed6:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002eda:	79f9      	ldrb	r1, [r7, #7]
20002edc:	f001 011f 	and.w	r1, r1, #31
20002ee0:	f04f 0001 	mov.w	r0, #1
20002ee4:	fa00 f101 	lsl.w	r1, r0, r1
20002ee8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002eec:	f107 070c 	add.w	r7, r7, #12
20002ef0:	46bd      	mov	sp, r7
20002ef2:	bc80      	pop	{r7}
20002ef4:	4770      	bx	lr
20002ef6:	bf00      	nop

20002ef8 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20002ef8:	b480      	push	{r7}
20002efa:	b083      	sub	sp, #12
20002efc:	af00      	add	r7, sp, #0
20002efe:	4603      	mov	r3, r0
20002f00:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20002f02:	f24e 1300 	movw	r3, #57600	; 0xe100
20002f06:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002f0a:	f997 2007 	ldrsb.w	r2, [r7, #7]
20002f0e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002f12:	79f9      	ldrb	r1, [r7, #7]
20002f14:	f001 011f 	and.w	r1, r1, #31
20002f18:	f04f 0001 	mov.w	r0, #1
20002f1c:	fa00 f101 	lsl.w	r1, r0, r1
20002f20:	f102 0220 	add.w	r2, r2, #32
20002f24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002f28:	f107 070c 	add.w	r7, r7, #12
20002f2c:	46bd      	mov	sp, r7
20002f2e:	bc80      	pop	{r7}
20002f30:	4770      	bx	lr
20002f32:	bf00      	nop

20002f34 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20002f34:	b480      	push	{r7}
20002f36:	b083      	sub	sp, #12
20002f38:	af00      	add	r7, sp, #0
20002f3a:	4603      	mov	r3, r0
20002f3c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002f3e:	f24e 1300 	movw	r3, #57600	; 0xe100
20002f42:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002f46:	f997 2007 	ldrsb.w	r2, [r7, #7]
20002f4a:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002f4e:	79f9      	ldrb	r1, [r7, #7]
20002f50:	f001 011f 	and.w	r1, r1, #31
20002f54:	f04f 0001 	mov.w	r0, #1
20002f58:	fa00 f101 	lsl.w	r1, r0, r1
20002f5c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20002f60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002f64:	f107 070c 	add.w	r7, r7, #12
20002f68:	46bd      	mov	sp, r7
20002f6a:	bc80      	pop	{r7}
20002f6c:	4770      	bx	lr
20002f6e:	bf00      	nop

20002f70 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
20002f70:	b580      	push	{r7, lr}
20002f72:	b084      	sub	sp, #16
20002f74:	af00      	add	r7, sp, #0
20002f76:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002f78:	687a      	ldr	r2, [r7, #4]
20002f7a:	f64d 6384 	movw	r3, #56964	; 0xde84
20002f7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f82:	429a      	cmp	r2, r3
20002f84:	d007      	beq.n	20002f96 <MSS_SPI_init+0x26>
20002f86:	687a      	ldr	r2, [r7, #4]
20002f88:	f64d 6300 	movw	r3, #56832	; 0xde00
20002f8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f90:	429a      	cmp	r2, r3
20002f92:	d000      	beq.n	20002f96 <MSS_SPI_init+0x26>
20002f94:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002f96:	687b      	ldr	r3, [r7, #4]
20002f98:	791b      	ldrb	r3, [r3, #4]
20002f9a:	b25b      	sxtb	r3, r3
20002f9c:	4618      	mov	r0, r3
20002f9e:	f7ff ffab 	bl	20002ef8 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
20002fa2:	6878      	ldr	r0, [r7, #4]
20002fa4:	f04f 0100 	mov.w	r1, #0
20002fa8:	f04f 0284 	mov.w	r2, #132	; 0x84
20002fac:	f001 fe5c 	bl	20004c68 <memset>
    
    this_spi->cmd_done = 1u;
20002fb0:	687b      	ldr	r3, [r7, #4]
20002fb2:	f04f 0201 	mov.w	r2, #1
20002fb6:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20002fb8:	f04f 0300 	mov.w	r3, #0
20002fbc:	81fb      	strh	r3, [r7, #14]
20002fbe:	e00d      	b.n	20002fdc <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
20002fc0:	89fb      	ldrh	r3, [r7, #14]
20002fc2:	687a      	ldr	r2, [r7, #4]
20002fc4:	f103 0306 	add.w	r3, r3, #6
20002fc8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002fcc:	4413      	add	r3, r2
20002fce:	f04f 32ff 	mov.w	r2, #4294967295
20002fd2:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20002fd4:	89fb      	ldrh	r3, [r7, #14]
20002fd6:	f103 0301 	add.w	r3, r3, #1
20002fda:	81fb      	strh	r3, [r7, #14]
20002fdc:	89fb      	ldrh	r3, [r7, #14]
20002fde:	2b07      	cmp	r3, #7
20002fe0:	d9ee      	bls.n	20002fc0 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
20002fe2:	687a      	ldr	r2, [r7, #4]
20002fe4:	f64d 6384 	movw	r3, #56964	; 0xde84
20002fe8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002fec:	429a      	cmp	r2, r3
20002fee:	d126      	bne.n	2000303e <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI0_BASE);
20002ff0:	687a      	ldr	r2, [r7, #4]
20002ff2:	f241 0300 	movw	r3, #4096	; 0x1000
20002ff6:	f2c4 0300 	movt	r3, #16384	; 0x4000
20002ffa:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
20002ffc:	687b      	ldr	r3, [r7, #4]
20002ffe:	f04f 0202 	mov.w	r2, #2
20003002:	711a      	strb	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20003004:	f248 0300 	movw	r3, #32768	; 0x8000
20003008:	f2c4 0303 	movt	r3, #16387	; 0x4003
2000300c:	f248 0200 	movw	r2, #32768	; 0x8000
20003010:	f2c4 0203 	movt	r2, #16387	; 0x4003
20003014:	6c92      	ldr	r2, [r2, #72]	; 0x48
20003016:	f442 7200 	orr.w	r2, r2, #512	; 0x200
2000301a:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
2000301c:	f04f 0002 	mov.w	r0, #2
20003020:	f7ff ff88 	bl	20002f34 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20003024:	f248 0300 	movw	r3, #32768	; 0x8000
20003028:	f2c4 0303 	movt	r3, #16387	; 0x4003
2000302c:	f248 0200 	movw	r2, #32768	; 0x8000
20003030:	f2c4 0203 	movt	r2, #16387	; 0x4003
20003034:	6c92      	ldr	r2, [r2, #72]	; 0x48
20003036:	f422 7200 	bic.w	r2, r2, #512	; 0x200
2000303a:	649a      	str	r2, [r3, #72]	; 0x48
2000303c:	e025      	b.n	2000308a <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI1_BASE);
2000303e:	687a      	ldr	r2, [r7, #4]
20003040:	f241 0300 	movw	r3, #4096	; 0x1000
20003044:	f2c4 0301 	movt	r3, #16385	; 0x4001
20003048:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
2000304a:	687b      	ldr	r3, [r7, #4]
2000304c:	f04f 0203 	mov.w	r2, #3
20003050:	711a      	strb	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20003052:	f248 0300 	movw	r3, #32768	; 0x8000
20003056:	f2c4 0303 	movt	r3, #16387	; 0x4003
2000305a:	f248 0200 	movw	r2, #32768	; 0x8000
2000305e:	f2c4 0203 	movt	r2, #16387	; 0x4003
20003062:	6c92      	ldr	r2, [r2, #72]	; 0x48
20003064:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20003068:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
2000306a:	f04f 0003 	mov.w	r0, #3
2000306e:	f7ff ff61 	bl	20002f34 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20003072:	f248 0300 	movw	r3, #32768	; 0x8000
20003076:	f2c4 0303 	movt	r3, #16387	; 0x4003
2000307a:	f248 0200 	movw	r2, #32768	; 0x8000
2000307e:	f2c4 0203 	movt	r2, #16387	; 0x4003
20003082:	6c92      	ldr	r2, [r2, #72]	; 0x48
20003084:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20003088:	649a      	str	r2, [r3, #72]	; 0x48
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
2000308a:	687b      	ldr	r3, [r7, #4]
2000308c:	681b      	ldr	r3, [r3, #0]
2000308e:	687a      	ldr	r2, [r7, #4]
20003090:	6812      	ldr	r2, [r2, #0]
20003092:	6812      	ldr	r2, [r2, #0]
20003094:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20003098:	601a      	str	r2, [r3, #0]
}
2000309a:	f107 0710 	add.w	r7, r7, #16
2000309e:	46bd      	mov	sp, r7
200030a0:	bd80      	pop	{r7, pc}
200030a2:	bf00      	nop

200030a4 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
200030a4:	b580      	push	{r7, lr}
200030a6:	b08a      	sub	sp, #40	; 0x28
200030a8:	af00      	add	r7, sp, #0
200030aa:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
200030ac:	687b      	ldr	r3, [r7, #4]
200030ae:	681b      	ldr	r3, [r3, #0]
200030b0:	681b      	ldr	r3, [r3, #0]
200030b2:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
200030b4:	687b      	ldr	r3, [r7, #4]
200030b6:	681b      	ldr	r3, [r3, #0]
200030b8:	699b      	ldr	r3, [r3, #24]
200030ba:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
200030bc:	687b      	ldr	r3, [r7, #4]
200030be:	681b      	ldr	r3, [r3, #0]
200030c0:	685b      	ldr	r3, [r3, #4]
200030c2:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
200030c4:	687b      	ldr	r3, [r7, #4]
200030c6:	681b      	ldr	r3, [r3, #0]
200030c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
200030ca:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
200030cc:	687b      	ldr	r3, [r7, #4]
200030ce:	681b      	ldr	r3, [r3, #0]
200030d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
200030d2:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
200030d4:	687b      	ldr	r3, [r7, #4]
200030d6:	681b      	ldr	r3, [r3, #0]
200030d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
200030da:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
200030dc:	687b      	ldr	r3, [r7, #4]
200030de:	681b      	ldr	r3, [r3, #0]
200030e0:	69db      	ldr	r3, [r3, #28]
200030e2:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
200030e4:	687a      	ldr	r2, [r7, #4]
200030e6:	f64d 6384 	movw	r3, #56964	; 0xde84
200030ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200030ee:	429a      	cmp	r2, r3
200030f0:	d12e      	bne.n	20003150 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI0_BASE);
200030f2:	687a      	ldr	r2, [r7, #4]
200030f4:	f241 0300 	movw	r3, #4096	; 0x1000
200030f8:	f2c4 0300 	movt	r3, #16384	; 0x4000
200030fc:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
200030fe:	687b      	ldr	r3, [r7, #4]
20003100:	f04f 0202 	mov.w	r2, #2
20003104:	711a      	strb	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20003106:	f248 0300 	movw	r3, #32768	; 0x8000
2000310a:	f2c4 0303 	movt	r3, #16387	; 0x4003
2000310e:	f248 0200 	movw	r2, #32768	; 0x8000
20003112:	f2c4 0203 	movt	r2, #16387	; 0x4003
20003116:	6c92      	ldr	r2, [r2, #72]	; 0x48
20003118:	f442 7200 	orr.w	r2, r2, #512	; 0x200
2000311c:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
2000311e:	f04f 0002 	mov.w	r0, #2
20003122:	f7ff ff07 	bl	20002f34 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20003126:	f248 0300 	movw	r3, #32768	; 0x8000
2000312a:	f2c4 0303 	movt	r3, #16387	; 0x4003
2000312e:	f248 0200 	movw	r2, #32768	; 0x8000
20003132:	f2c4 0203 	movt	r2, #16387	; 0x4003
20003136:	6c92      	ldr	r2, [r2, #72]	; 0x48
20003138:	f422 7200 	bic.w	r2, r2, #512	; 0x200
2000313c:	649a      	str	r2, [r3, #72]	; 0x48

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
2000313e:	687b      	ldr	r3, [r7, #4]
20003140:	681b      	ldr	r3, [r3, #0]
20003142:	687a      	ldr	r2, [r7, #4]
20003144:	6812      	ldr	r2, [r2, #0]
20003146:	6812      	ldr	r2, [r2, #0]
20003148:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
2000314c:	601a      	str	r2, [r3, #0]
2000314e:	e02d      	b.n	200031ac <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI1_BASE);
20003150:	687a      	ldr	r2, [r7, #4]
20003152:	f241 0300 	movw	r3, #4096	; 0x1000
20003156:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000315a:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
2000315c:	687b      	ldr	r3, [r7, #4]
2000315e:	f04f 0203 	mov.w	r2, #3
20003162:	711a      	strb	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20003164:	f248 0300 	movw	r3, #32768	; 0x8000
20003168:	f2c4 0303 	movt	r3, #16387	; 0x4003
2000316c:	f248 0200 	movw	r2, #32768	; 0x8000
20003170:	f2c4 0203 	movt	r2, #16387	; 0x4003
20003174:	6c92      	ldr	r2, [r2, #72]	; 0x48
20003176:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
2000317a:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
2000317c:	f04f 0003 	mov.w	r0, #3
20003180:	f7ff fed8 	bl	20002f34 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20003184:	f248 0300 	movw	r3, #32768	; 0x8000
20003188:	f2c4 0303 	movt	r3, #16387	; 0x4003
2000318c:	f248 0200 	movw	r2, #32768	; 0x8000
20003190:	f2c4 0203 	movt	r2, #16387	; 0x4003
20003194:	6c92      	ldr	r2, [r2, #72]	; 0x48
20003196:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
2000319a:	649a      	str	r2, [r3, #72]	; 0x48
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
2000319c:	687b      	ldr	r3, [r7, #4]
2000319e:	681b      	ldr	r3, [r3, #0]
200031a0:	687a      	ldr	r2, [r7, #4]
200031a2:	6812      	ldr	r2, [r2, #0]
200031a4:	6812      	ldr	r2, [r2, #0]
200031a6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
200031aa:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
200031ac:	68fb      	ldr	r3, [r7, #12]
200031ae:	f023 0301 	bic.w	r3, r3, #1
200031b2:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
200031b4:	687b      	ldr	r3, [r7, #4]
200031b6:	681b      	ldr	r3, [r3, #0]
200031b8:	68fa      	ldr	r2, [r7, #12]
200031ba:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
200031bc:	687b      	ldr	r3, [r7, #4]
200031be:	681b      	ldr	r3, [r3, #0]
200031c0:	693a      	ldr	r2, [r7, #16]
200031c2:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
200031c4:	687b      	ldr	r3, [r7, #4]
200031c6:	681b      	ldr	r3, [r3, #0]
200031c8:	697a      	ldr	r2, [r7, #20]
200031ca:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
200031cc:	687b      	ldr	r3, [r7, #4]
200031ce:	681b      	ldr	r3, [r3, #0]
200031d0:	687a      	ldr	r2, [r7, #4]
200031d2:	6812      	ldr	r2, [r2, #0]
200031d4:	6812      	ldr	r2, [r2, #0]
200031d6:	f042 0201 	orr.w	r2, r2, #1
200031da:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
200031dc:	687b      	ldr	r3, [r7, #4]
200031de:	681b      	ldr	r3, [r3, #0]
200031e0:	69ba      	ldr	r2, [r7, #24]
200031e2:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
200031e4:	687b      	ldr	r3, [r7, #4]
200031e6:	681b      	ldr	r3, [r3, #0]
200031e8:	69fa      	ldr	r2, [r7, #28]
200031ea:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
200031ec:	687b      	ldr	r3, [r7, #4]
200031ee:	681b      	ldr	r3, [r3, #0]
200031f0:	6a3a      	ldr	r2, [r7, #32]
200031f2:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
200031f4:	687b      	ldr	r3, [r7, #4]
200031f6:	681b      	ldr	r3, [r3, #0]
200031f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
200031fa:	61da      	str	r2, [r3, #28]
}
200031fc:	f107 0728 	add.w	r7, r7, #40	; 0x28
20003200:	46bd      	mov	sp, r7
20003202:	bd80      	pop	{r7, pc}

20003204 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    uint32_t                clk_div,
    uint8_t                 frame_bit_length
)
{
20003204:	b580      	push	{r7, lr}
20003206:	b086      	sub	sp, #24
20003208:	af00      	add	r7, sp, #0
2000320a:	60f8      	str	r0, [r7, #12]
2000320c:	607a      	str	r2, [r7, #4]
2000320e:	603b      	str	r3, [r7, #0]
20003210:	460b      	mov	r3, r1
20003212:	72fb      	strb	r3, [r7, #11]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20003214:	68fa      	ldr	r2, [r7, #12]
20003216:	f64d 6384 	movw	r3, #56964	; 0xde84
2000321a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000321e:	429a      	cmp	r2, r3
20003220:	d007      	beq.n	20003232 <MSS_SPI_configure_master_mode+0x2e>
20003222:	68fa      	ldr	r2, [r7, #12]
20003224:	f64d 6300 	movw	r3, #56832	; 0xde00
20003228:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000322c:	429a      	cmp	r2, r3
2000322e:	d000      	beq.n	20003232 <MSS_SPI_configure_master_mode+0x2e>
20003230:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
20003232:	7afb      	ldrb	r3, [r7, #11]
20003234:	2b07      	cmp	r3, #7
20003236:	d900      	bls.n	2000323a <MSS_SPI_configure_master_mode+0x36>
20003238:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
2000323a:	f897 3020 	ldrb.w	r3, [r7, #32]
2000323e:	2b20      	cmp	r3, #32
20003240:	d900      	bls.n	20003244 <MSS_SPI_configure_master_mode+0x40>
20003242:	be00      	bkpt	0x0000
     /* Check that the requested clock divider is within range and an even number. */
    ASSERT(clk_div >= 2u);
20003244:	683b      	ldr	r3, [r7, #0]
20003246:	2b01      	cmp	r3, #1
20003248:	d800      	bhi.n	2000324c <MSS_SPI_configure_master_mode+0x48>
2000324a:	be00      	bkpt	0x0000
    ASSERT(clk_div <= 512u);
2000324c:	683b      	ldr	r3, [r7, #0]
2000324e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20003252:	d900      	bls.n	20003256 <MSS_SPI_configure_master_mode+0x52>
20003254:	be00      	bkpt	0x0000
    ASSERT(0u == (clk_div & 0x00000001));
20003256:	683b      	ldr	r3, [r7, #0]
20003258:	f003 0301 	and.w	r3, r3, #1
2000325c:	2b00      	cmp	r3, #0
2000325e:	d000      	beq.n	20003262 <MSS_SPI_configure_master_mode+0x5e>
20003260:	be00      	bkpt	0x0000
   
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20003262:	68fb      	ldr	r3, [r7, #12]
20003264:	791b      	ldrb	r3, [r3, #4]
20003266:	b25b      	sxtb	r3, r3
20003268:	4618      	mov	r0, r3
2000326a:	f7ff fe45 	bl	20002ef8 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
2000326e:	68fb      	ldr	r3, [r7, #12]
20003270:	f04f 0200 	mov.w	r2, #0
20003274:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20003278:	68fb      	ldr	r3, [r7, #12]
2000327a:	681b      	ldr	r3, [r3, #0]
2000327c:	68fa      	ldr	r2, [r7, #12]
2000327e:	6812      	ldr	r2, [r2, #0]
20003280:	6812      	ldr	r2, [r2, #0]
20003282:	f022 0201 	bic.w	r2, r2, #1
20003286:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20003288:	68fb      	ldr	r3, [r7, #12]
2000328a:	681b      	ldr	r3, [r3, #0]
2000328c:	68fa      	ldr	r2, [r7, #12]
2000328e:	6812      	ldr	r2, [r2, #0]
20003290:	6812      	ldr	r2, [r2, #0]
20003292:	f042 0202 	orr.w	r2, r2, #2
20003296:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20003298:	68fb      	ldr	r3, [r7, #12]
2000329a:	681b      	ldr	r3, [r3, #0]
2000329c:	68fa      	ldr	r2, [r7, #12]
2000329e:	6812      	ldr	r2, [r2, #0]
200032a0:	6812      	ldr	r2, [r2, #0]
200032a2:	f042 0201 	orr.w	r2, r2, #1
200032a6:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
200032a8:	7afb      	ldrb	r3, [r7, #11]
200032aa:	2b07      	cmp	r3, #7
200032ac:	d847      	bhi.n	2000333e <MSS_SPI_configure_master_mode+0x13a>
        * Setting the SPS bit ensures the slave select remains asserted even
        * if we don't keep the TX FIFO filled in block mode. We only do it for
        * Motorola modes and if you need the slave selected deselected between
        * frames in modes 0 or 2 then remove SPS_MASK from below.
        */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
200032ae:	687b      	ldr	r3, [r7, #4]
200032b0:	2b00      	cmp	r3, #0
200032b2:	d00b      	beq.n	200032cc <MSS_SPI_configure_master_mode+0xc8>
200032b4:	687b      	ldr	r3, [r7, #4]
200032b6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
200032ba:	d007      	beq.n	200032cc <MSS_SPI_configure_master_mode+0xc8>
200032bc:	687b      	ldr	r3, [r7, #4]
200032be:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
200032c2:	d003      	beq.n	200032cc <MSS_SPI_configure_master_mode+0xc8>
200032c4:	687b      	ldr	r3, [r7, #4]
200032c6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
200032ca:	d10f      	bne.n	200032ec <MSS_SPI_configure_master_mode+0xe8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
200032cc:	7afa      	ldrb	r2, [r7, #11]
200032ce:	6879      	ldr	r1, [r7, #4]
200032d0:	f240 1302 	movw	r3, #258	; 0x102
200032d4:	f2c3 4300 	movt	r3, #13312	; 0x3400
200032d8:	ea41 0303 	orr.w	r3, r1, r3
200032dc:	68f9      	ldr	r1, [r7, #12]
200032de:	f102 0206 	add.w	r2, r2, #6
200032e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200032e6:	440a      	add	r2, r1
200032e8:	6053      	str	r3, [r2, #4]
        * Setting the SPS bit ensures the slave select remains asserted even
        * if we don't keep the TX FIFO filled in block mode. We only do it for
        * Motorola modes and if you need the slave selected deselected between
        * frames in modes 0 or 2 then remove SPS_MASK from below.
        */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
200032ea:	e00e      	b.n	2000330a <MSS_SPI_configure_master_mode+0x106>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
200032ec:	7afa      	ldrb	r2, [r7, #11]
200032ee:	6879      	ldr	r1, [r7, #4]
200032f0:	f240 1302 	movw	r3, #258	; 0x102
200032f4:	f2c3 0300 	movt	r3, #12288	; 0x3000
200032f8:	ea41 0303 	orr.w	r3, r1, r3
200032fc:	68f9      	ldr	r1, [r7, #12]
200032fe:	f102 0206 	add.w	r2, r2, #6
20003302:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20003306:	440a      	add	r2, r1
20003308:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK | CTRL_CLKMODE_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
2000330a:	7afb      	ldrb	r3, [r7, #11]
2000330c:	68fa      	ldr	r2, [r7, #12]
2000330e:	f103 0306 	add.w	r3, r3, #6
20003312:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20003316:	4413      	add	r3, r2
20003318:	f897 2020 	ldrb.w	r2, [r7, #32]
2000331c:	721a      	strb	r2, [r3, #8]

        clk_gen = (clk_div / 2u) - 1u;
2000331e:	683b      	ldr	r3, [r7, #0]
20003320:	ea4f 0353 	mov.w	r3, r3, lsr #1
20003324:	f103 33ff 	add.w	r3, r3, #4294967295
20003328:	617b      	str	r3, [r7, #20]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_gen;
2000332a:	7afb      	ldrb	r3, [r7, #11]
2000332c:	697a      	ldr	r2, [r7, #20]
2000332e:	b2d2      	uxtb	r2, r2
20003330:	68f9      	ldr	r1, [r7, #12]
20003332:	f103 0306 	add.w	r3, r3, #6
20003336:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000333a:	440b      	add	r3, r1
2000333c:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
2000333e:	68fb      	ldr	r3, [r7, #12]
20003340:	791b      	ldrb	r3, [r3, #4]
20003342:	b25b      	sxtb	r3, r3
20003344:	4618      	mov	r0, r3
20003346:	f7ff fdbb 	bl	20002ec0 <NVIC_EnableIRQ>
}
2000334a:	f107 0718 	add.w	r7, r7, #24
2000334e:	46bd      	mov	sp, r7
20003350:	bd80      	pop	{r7, pc}
20003352:	bf00      	nop

20003354 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20003354:	b580      	push	{r7, lr}
20003356:	b084      	sub	sp, #16
20003358:	af00      	add	r7, sp, #0
2000335a:	6078      	str	r0, [r7, #4]
2000335c:	460b      	mov	r3, r1
2000335e:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20003360:	687a      	ldr	r2, [r7, #4]
20003362:	f64d 6384 	movw	r3, #56964	; 0xde84
20003366:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000336a:	429a      	cmp	r2, r3
2000336c:	d007      	beq.n	2000337e <MSS_SPI_set_slave_select+0x2a>
2000336e:	687a      	ldr	r2, [r7, #4]
20003370:	f64d 6300 	movw	r3, #56832	; 0xde00
20003374:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003378:	429a      	cmp	r2, r3
2000337a:	d000      	beq.n	2000337e <MSS_SPI_set_slave_select+0x2a>
2000337c:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
2000337e:	687b      	ldr	r3, [r7, #4]
20003380:	681b      	ldr	r3, [r3, #0]
20003382:	681b      	ldr	r3, [r3, #0]
20003384:	f003 0302 	and.w	r3, r3, #2
20003388:	2b00      	cmp	r3, #0
2000338a:	d100      	bne.n	2000338e <MSS_SPI_set_slave_select+0x3a>
2000338c:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
2000338e:	78fb      	ldrb	r3, [r7, #3]
20003390:	687a      	ldr	r2, [r7, #4]
20003392:	f103 0306 	add.w	r3, r3, #6
20003396:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000339a:	4413      	add	r3, r2
2000339c:	685b      	ldr	r3, [r3, #4]
2000339e:	f1b3 3fff 	cmp.w	r3, #4294967295
200033a2:	d100      	bne.n	200033a6 <MSS_SPI_set_slave_select+0x52>
200033a4:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200033a6:	687b      	ldr	r3, [r7, #4]
200033a8:	791b      	ldrb	r3, [r3, #4]
200033aa:	b25b      	sxtb	r3, r3
200033ac:	4618      	mov	r0, r3
200033ae:	f7ff fda3 	bl	20002ef8 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
200033b2:	687b      	ldr	r3, [r7, #4]
200033b4:	681b      	ldr	r3, [r3, #0]
200033b6:	689b      	ldr	r3, [r3, #8]
200033b8:	f003 0304 	and.w	r3, r3, #4
200033bc:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
200033be:	68fb      	ldr	r3, [r7, #12]
200033c0:	2b00      	cmp	r3, #0
200033c2:	d002      	beq.n	200033ca <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
200033c4:	6878      	ldr	r0, [r7, #4]
200033c6:	f7ff fe6d 	bl	200030a4 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
200033ca:	687b      	ldr	r3, [r7, #4]
200033cc:	681b      	ldr	r3, [r3, #0]
200033ce:	687a      	ldr	r2, [r7, #4]
200033d0:	6812      	ldr	r2, [r2, #0]
200033d2:	6812      	ldr	r2, [r2, #0]
200033d4:	f022 0201 	bic.w	r2, r2, #1
200033d8:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
200033da:	687b      	ldr	r3, [r7, #4]
200033dc:	681a      	ldr	r2, [r3, #0]
200033de:	78fb      	ldrb	r3, [r7, #3]
200033e0:	6879      	ldr	r1, [r7, #4]
200033e2:	f103 0306 	add.w	r3, r3, #6
200033e6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200033ea:	440b      	add	r3, r1
200033ec:	685b      	ldr	r3, [r3, #4]
200033ee:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
200033f0:	687b      	ldr	r3, [r7, #4]
200033f2:	681a      	ldr	r2, [r3, #0]
200033f4:	78fb      	ldrb	r3, [r7, #3]
200033f6:	6879      	ldr	r1, [r7, #4]
200033f8:	f103 0306 	add.w	r3, r3, #6
200033fc:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20003400:	440b      	add	r3, r1
20003402:	7a5b      	ldrb	r3, [r3, #9]
20003404:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
20003406:	687b      	ldr	r3, [r7, #4]
20003408:	681a      	ldr	r2, [r3, #0]
2000340a:	78fb      	ldrb	r3, [r7, #3]
2000340c:	6879      	ldr	r1, [r7, #4]
2000340e:	f103 0306 	add.w	r3, r3, #6
20003412:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20003416:	440b      	add	r3, r1
20003418:	7a1b      	ldrb	r3, [r3, #8]
2000341a:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
2000341c:	687b      	ldr	r3, [r7, #4]
2000341e:	681b      	ldr	r3, [r3, #0]
20003420:	687a      	ldr	r2, [r7, #4]
20003422:	6812      	ldr	r2, [r2, #0]
20003424:	6812      	ldr	r2, [r2, #0]
20003426:	f042 0201 	orr.w	r2, r2, #1
2000342a:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
2000342c:	687b      	ldr	r3, [r7, #4]
2000342e:	681b      	ldr	r3, [r3, #0]
20003430:	687a      	ldr	r2, [r7, #4]
20003432:	6812      	ldr	r2, [r2, #0]
20003434:	69d1      	ldr	r1, [r2, #28]
20003436:	78fa      	ldrb	r2, [r7, #3]
20003438:	f04f 0001 	mov.w	r0, #1
2000343c:	fa00 f202 	lsl.w	r2, r0, r2
20003440:	ea41 0202 	orr.w	r2, r1, r2
20003444:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20003446:	687b      	ldr	r3, [r7, #4]
20003448:	791b      	ldrb	r3, [r3, #4]
2000344a:	b25b      	sxtb	r3, r3
2000344c:	4618      	mov	r0, r3
2000344e:	f7ff fd37 	bl	20002ec0 <NVIC_EnableIRQ>
}
20003452:	f107 0710 	add.w	r7, r7, #16
20003456:	46bd      	mov	sp, r7
20003458:	bd80      	pop	{r7, pc}
2000345a:	bf00      	nop

2000345c <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
2000345c:	b580      	push	{r7, lr}
2000345e:	b084      	sub	sp, #16
20003460:	af00      	add	r7, sp, #0
20003462:	6078      	str	r0, [r7, #4]
20003464:	460b      	mov	r3, r1
20003466:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20003468:	687a      	ldr	r2, [r7, #4]
2000346a:	f64d 6384 	movw	r3, #56964	; 0xde84
2000346e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003472:	429a      	cmp	r2, r3
20003474:	d007      	beq.n	20003486 <MSS_SPI_clear_slave_select+0x2a>
20003476:	687a      	ldr	r2, [r7, #4]
20003478:	f64d 6300 	movw	r3, #56832	; 0xde00
2000347c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003480:	429a      	cmp	r2, r3
20003482:	d000      	beq.n	20003486 <MSS_SPI_clear_slave_select+0x2a>
20003484:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20003486:	687b      	ldr	r3, [r7, #4]
20003488:	681b      	ldr	r3, [r3, #0]
2000348a:	681b      	ldr	r3, [r3, #0]
2000348c:	f003 0302 	and.w	r3, r3, #2
20003490:	2b00      	cmp	r3, #0
20003492:	d100      	bne.n	20003496 <MSS_SPI_clear_slave_select+0x3a>
20003494:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20003496:	687b      	ldr	r3, [r7, #4]
20003498:	791b      	ldrb	r3, [r3, #4]
2000349a:	b25b      	sxtb	r3, r3
2000349c:	4618      	mov	r0, r3
2000349e:	f7ff fd2b 	bl	20002ef8 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
200034a2:	687b      	ldr	r3, [r7, #4]
200034a4:	681b      	ldr	r3, [r3, #0]
200034a6:	689b      	ldr	r3, [r3, #8]
200034a8:	f003 0304 	and.w	r3, r3, #4
200034ac:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
200034ae:	68fb      	ldr	r3, [r7, #12]
200034b0:	2b00      	cmp	r3, #0
200034b2:	d002      	beq.n	200034ba <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
200034b4:	6878      	ldr	r0, [r7, #4]
200034b6:	f7ff fdf5 	bl	200030a4 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
200034ba:	687b      	ldr	r3, [r7, #4]
200034bc:	681b      	ldr	r3, [r3, #0]
200034be:	687a      	ldr	r2, [r7, #4]
200034c0:	6812      	ldr	r2, [r2, #0]
200034c2:	69d1      	ldr	r1, [r2, #28]
200034c4:	78fa      	ldrb	r2, [r7, #3]
200034c6:	f04f 0001 	mov.w	r0, #1
200034ca:	fa00 f202 	lsl.w	r2, r0, r2
200034ce:	ea6f 0202 	mvn.w	r2, r2
200034d2:	ea01 0202 	and.w	r2, r1, r2
200034d6:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
200034d8:	687b      	ldr	r3, [r7, #4]
200034da:	791b      	ldrb	r3, [r3, #4]
200034dc:	b25b      	sxtb	r3, r3
200034de:	4618      	mov	r0, r3
200034e0:	f7ff fcee 	bl	20002ec0 <NVIC_EnableIRQ>
}
200034e4:	f107 0710 	add.w	r7, r7, #16
200034e8:	46bd      	mov	sp, r7
200034ea:	bd80      	pop	{r7, pc}

200034ec <MSS_SPI_transfer_block>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rd_buffer,
    uint16_t rd_byte_size
)
{
200034ec:	b580      	push	{r7, lr}
200034ee:	b08e      	sub	sp, #56	; 0x38
200034f0:	af00      	add	r7, sp, #0
200034f2:	60f8      	str	r0, [r7, #12]
200034f4:	60b9      	str	r1, [r7, #8]
200034f6:	603b      	str	r3, [r7, #0]
200034f8:	4613      	mov	r3, r2
200034fa:	80fb      	strh	r3, [r7, #6]
    uint16_t transfer_idx = 0u;
200034fc:	f04f 0300 	mov.w	r3, #0
20003500:	837b      	strh	r3, [r7, #26]
    uint16_t tx_idx;
    uint16_t rx_idx;
    uint32_t frame_count;
    volatile uint32_t rx_raw;
    uint16_t transit = 0u;
20003502:	f04f 0300 	mov.w	r3, #0
20003506:	84fb      	strh	r3, [r7, #38]	; 0x26
    uint32_t rx_overflow;
    uint32_t rx_fifo_empty;
    
    uint16_t transfer_size;     /* Total number of bytes transfered. */
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20003508:	68fa      	ldr	r2, [r7, #12]
2000350a:	f64d 6384 	movw	r3, #56964	; 0xde84
2000350e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003512:	429a      	cmp	r2, r3
20003514:	d007      	beq.n	20003526 <MSS_SPI_transfer_block+0x3a>
20003516:	68fa      	ldr	r2, [r7, #12]
20003518:	f64d 6300 	movw	r3, #56832	; 0xde00
2000351c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003520:	429a      	cmp	r2, r3
20003522:	d000      	beq.n	20003526 <MSS_SPI_transfer_block+0x3a>
20003524:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20003526:	68fb      	ldr	r3, [r7, #12]
20003528:	681b      	ldr	r3, [r3, #0]
2000352a:	681b      	ldr	r3, [r3, #0]
2000352c:	f003 0302 	and.w	r3, r3, #2
20003530:	2b00      	cmp	r3, #0
20003532:	d100      	bne.n	20003536 <MSS_SPI_transfer_block+0x4a>
20003534:	be00      	bkpt	0x0000
    
    /* Compute number of bytes to transfer. */
    transfer_size = cmd_byte_size + rd_byte_size;
20003536:	88fa      	ldrh	r2, [r7, #6]
20003538:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
2000353c:	4413      	add	r3, r2
2000353e:	86fb      	strh	r3, [r7, #54]	; 0x36
    
    /* Adjust to 1 byte transfer to cater for DMA transfers. */
    if(0u == transfer_size)
20003540:	8efb      	ldrh	r3, [r7, #54]	; 0x36
20003542:	2b00      	cmp	r3, #0
20003544:	d103      	bne.n	2000354e <MSS_SPI_transfer_block+0x62>
    {
        frame_count = 1u;
20003546:	f04f 0301 	mov.w	r3, #1
2000354a:	623b      	str	r3, [r7, #32]
2000354c:	e001      	b.n	20003552 <MSS_SPI_transfer_block+0x66>
    }
    else
    {
        frame_count = transfer_size;
2000354e:	8efb      	ldrh	r3, [r7, #54]	; 0x36
20003550:	623b      	str	r3, [r7, #32]
    }

    /* Flush the Tx and Rx FIFOs. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20003552:	68fb      	ldr	r3, [r7, #12]
20003554:	681b      	ldr	r3, [r3, #0]
20003556:	68fa      	ldr	r2, [r7, #12]
20003558:	6812      	ldr	r2, [r2, #0]
2000355a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
2000355c:	f042 020c 	orr.w	r2, r2, #12
20003560:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20003562:	68fb      	ldr	r3, [r7, #12]
20003564:	681b      	ldr	r3, [r3, #0]
20003566:	689b      	ldr	r3, [r3, #8]
20003568:	f003 0304 	and.w	r3, r3, #4
2000356c:	62fb      	str	r3, [r7, #44]	; 0x2c
    if(rx_overflow)
2000356e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
20003570:	2b00      	cmp	r3, #0
20003572:	d002      	beq.n	2000357a <MSS_SPI_transfer_block+0x8e>
    {
         recover_from_rx_overflow(this_spi);
20003574:	68f8      	ldr	r0, [r7, #12]
20003576:	f7ff fd95 	bl	200030a4 <recover_from_rx_overflow>
    }
    
    /* Set frame size to 8 bits and the frame count to the transfer size. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
2000357a:	68fb      	ldr	r3, [r7, #12]
2000357c:	681b      	ldr	r3, [r3, #0]
2000357e:	68fa      	ldr	r2, [r7, #12]
20003580:	6812      	ldr	r2, [r2, #0]
20003582:	6812      	ldr	r2, [r2, #0]
20003584:	f022 0201 	bic.w	r2, r2, #1
20003588:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | ( (frame_count << TXRXDFCOUNT_SHIFT) & TXRXDFCOUNT_MASK);
2000358a:	68fb      	ldr	r3, [r7, #12]
2000358c:	6819      	ldr	r1, [r3, #0]
2000358e:	68fb      	ldr	r3, [r7, #12]
20003590:	681b      	ldr	r3, [r3, #0]
20003592:	681b      	ldr	r3, [r3, #0]
20003594:	f240 02ff 	movw	r2, #255	; 0xff
20003598:	f6cf 7200 	movt	r2, #65280	; 0xff00
2000359c:	ea03 0202 	and.w	r2, r3, r2
200035a0:	6a3b      	ldr	r3, [r7, #32]
200035a2:	ea4f 2003 	mov.w	r0, r3, lsl #8
200035a6:	f64f 7300 	movw	r3, #65280	; 0xff00
200035aa:	f2c0 03ff 	movt	r3, #255	; 0xff
200035ae:	ea00 0303 	and.w	r3, r0, r3
200035b2:	ea42 0303 	orr.w	r3, r2, r3
200035b6:	600b      	str	r3, [r1, #0]
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
200035b8:	68fb      	ldr	r3, [r7, #12]
200035ba:	681b      	ldr	r3, [r3, #0]
200035bc:	f04f 0208 	mov.w	r2, #8
200035c0:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
200035c2:	68fb      	ldr	r3, [r7, #12]
200035c4:	681b      	ldr	r3, [r3, #0]
200035c6:	68fa      	ldr	r2, [r7, #12]
200035c8:	6812      	ldr	r2, [r2, #0]
200035ca:	6812      	ldr	r2, [r2, #0]
200035cc:	f042 0201 	orr.w	r2, r2, #1
200035d0:	601a      	str	r2, [r3, #0]

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
200035d2:	68fb      	ldr	r3, [r7, #12]
200035d4:	681b      	ldr	r3, [r3, #0]
200035d6:	689b      	ldr	r3, [r3, #8]
200035d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
200035dc:	633b      	str	r3, [r7, #48]	; 0x30
    while(0u == rx_fifo_empty)
200035de:	e009      	b.n	200035f4 <MSS_SPI_transfer_block+0x108>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
200035e0:	68fb      	ldr	r3, [r7, #12]
200035e2:	681b      	ldr	r3, [r3, #0]
200035e4:	691b      	ldr	r3, [r3, #16]
200035e6:	617b      	str	r3, [r7, #20]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
200035e8:	68fb      	ldr	r3, [r7, #12]
200035ea:	681b      	ldr	r3, [r3, #0]
200035ec:	689b      	ldr	r3, [r3, #8]
200035ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
200035f2:	633b      	str	r3, [r7, #48]	; 0x30
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
200035f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
200035f6:	2b00      	cmp	r3, #0
200035f8:	d0f2      	beq.n	200035e0 <MSS_SPI_transfer_block+0xf4>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    tx_idx = 0u;
200035fa:	f04f 0300 	mov.w	r3, #0
200035fe:	83bb      	strh	r3, [r7, #28]
    rx_idx = 0u;
20003600:	f04f 0300 	mov.w	r3, #0
20003604:	83fb      	strh	r3, [r7, #30]
    if(tx_idx < cmd_byte_size)
20003606:	8bba      	ldrh	r2, [r7, #28]
20003608:	88fb      	ldrh	r3, [r7, #6]
2000360a:	429a      	cmp	r2, r3
2000360c:	d20f      	bcs.n	2000362e <MSS_SPI_transfer_block+0x142>
    {
        this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
2000360e:	68fb      	ldr	r3, [r7, #12]
20003610:	681b      	ldr	r3, [r3, #0]
20003612:	8bb9      	ldrh	r1, [r7, #28]
20003614:	68ba      	ldr	r2, [r7, #8]
20003616:	440a      	add	r2, r1
20003618:	7812      	ldrb	r2, [r2, #0]
2000361a:	615a      	str	r2, [r3, #20]
        ++tx_idx;
2000361c:	8bbb      	ldrh	r3, [r7, #28]
2000361e:	f103 0301 	add.w	r3, r3, #1
20003622:	83bb      	strh	r3, [r7, #28]
        ++transit;
20003624:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
20003626:	f103 0301 	add.w	r3, r3, #1
2000362a:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
2000362c:	e06a      	b.n	20003704 <MSS_SPI_transfer_block+0x218>
        ++tx_idx;
        ++transit;
    }
    else
    {
        if(tx_idx < transfer_size)
2000362e:	8bba      	ldrh	r2, [r7, #28]
20003630:	8efb      	ldrh	r3, [r7, #54]	; 0x36
20003632:	429a      	cmp	r2, r3
20003634:	d266      	bcs.n	20003704 <MSS_SPI_transfer_block+0x218>
        {
            this_spi->hw_reg->TX_DATA = 0x00u;
20003636:	68fb      	ldr	r3, [r7, #12]
20003638:	681b      	ldr	r3, [r3, #0]
2000363a:	f04f 0200 	mov.w	r2, #0
2000363e:	615a      	str	r2, [r3, #20]
            ++tx_idx;
20003640:	8bbb      	ldrh	r3, [r7, #28]
20003642:	f103 0301 	add.w	r3, r3, #1
20003646:	83bb      	strh	r3, [r7, #28]
            ++transit;
20003648:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
2000364a:	f103 0301 	add.w	r3, r3, #1
2000364e:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
20003650:	e058      	b.n	20003704 <MSS_SPI_transfer_block+0x218>
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20003652:	68fb      	ldr	r3, [r7, #12]
20003654:	681b      	ldr	r3, [r3, #0]
20003656:	689b      	ldr	r3, [r3, #8]
20003658:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000365c:	633b      	str	r3, [r7, #48]	; 0x30
        if(0u == rx_fifo_empty)
2000365e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20003660:	2b00      	cmp	r3, #0
20003662:	d11e      	bne.n	200036a2 <MSS_SPI_transfer_block+0x1b6>
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
20003664:	68fb      	ldr	r3, [r7, #12]
20003666:	681b      	ldr	r3, [r3, #0]
20003668:	691b      	ldr	r3, [r3, #16]
2000366a:	617b      	str	r3, [r7, #20]
            if(transfer_idx >= cmd_byte_size)
2000366c:	8b7a      	ldrh	r2, [r7, #26]
2000366e:	88fb      	ldrh	r3, [r7, #6]
20003670:	429a      	cmp	r2, r3
20003672:	d30e      	bcc.n	20003692 <MSS_SPI_transfer_block+0x1a6>
            {
                if(rx_idx < rd_byte_size)
20003674:	8bfa      	ldrh	r2, [r7, #30]
20003676:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
2000367a:	429a      	cmp	r2, r3
2000367c:	d205      	bcs.n	2000368a <MSS_SPI_transfer_block+0x19e>
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
2000367e:	8bfa      	ldrh	r2, [r7, #30]
20003680:	683b      	ldr	r3, [r7, #0]
20003682:	4413      	add	r3, r2
20003684:	697a      	ldr	r2, [r7, #20]
20003686:	b2d2      	uxtb	r2, r2
20003688:	701a      	strb	r2, [r3, #0]
                }
                ++rx_idx;
2000368a:	8bfb      	ldrh	r3, [r7, #30]
2000368c:	f103 0301 	add.w	r3, r3, #1
20003690:	83fb      	strh	r3, [r7, #30]
            }
            ++transfer_idx;
20003692:	8b7b      	ldrh	r3, [r7, #26]
20003694:	f103 0301 	add.w	r3, r3, #1
20003698:	837b      	strh	r3, [r7, #26]
            --transit;
2000369a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
2000369c:	f103 33ff 	add.w	r3, r3, #4294967295
200036a0:	84fb      	strh	r3, [r7, #38]	; 0x26
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
200036a2:	68fb      	ldr	r3, [r7, #12]
200036a4:	681b      	ldr	r3, [r3, #0]
200036a6:	689b      	ldr	r3, [r3, #8]
200036a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
200036ac:	62bb      	str	r3, [r7, #40]	; 0x28
        if(0u == tx_fifo_full)
200036ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
200036b0:	2b00      	cmp	r3, #0
200036b2:	d127      	bne.n	20003704 <MSS_SPI_transfer_block+0x218>
        {
            if(transit < RX_FIFO_SIZE)
200036b4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
200036b6:	2b03      	cmp	r3, #3
200036b8:	d824      	bhi.n	20003704 <MSS_SPI_transfer_block+0x218>
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
200036ba:	8bba      	ldrh	r2, [r7, #28]
200036bc:	88fb      	ldrh	r3, [r7, #6]
200036be:	429a      	cmp	r2, r3
200036c0:	d20f      	bcs.n	200036e2 <MSS_SPI_transfer_block+0x1f6>
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
200036c2:	68fb      	ldr	r3, [r7, #12]
200036c4:	681b      	ldr	r3, [r3, #0]
200036c6:	8bb9      	ldrh	r1, [r7, #28]
200036c8:	68ba      	ldr	r2, [r7, #8]
200036ca:	440a      	add	r2, r1
200036cc:	7812      	ldrb	r2, [r2, #0]
200036ce:	615a      	str	r2, [r3, #20]
                    ++tx_idx;
200036d0:	8bbb      	ldrh	r3, [r7, #28]
200036d2:	f103 0301 	add.w	r3, r3, #1
200036d6:	83bb      	strh	r3, [r7, #28]
                    ++transit;
200036d8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
200036da:	f103 0301 	add.w	r3, r3, #1
200036de:	84fb      	strh	r3, [r7, #38]	; 0x26
200036e0:	e010      	b.n	20003704 <MSS_SPI_transfer_block+0x218>
                }
                else
                {
                    if(tx_idx < transfer_size)
200036e2:	8bba      	ldrh	r2, [r7, #28]
200036e4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
200036e6:	429a      	cmp	r2, r3
200036e8:	d20c      	bcs.n	20003704 <MSS_SPI_transfer_block+0x218>
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
200036ea:	68fb      	ldr	r3, [r7, #12]
200036ec:	681b      	ldr	r3, [r3, #0]
200036ee:	f04f 0200 	mov.w	r2, #0
200036f2:	615a      	str	r2, [r3, #20]
                        ++tx_idx;
200036f4:	8bbb      	ldrh	r3, [r7, #28]
200036f6:	f103 0301 	add.w	r3, r3, #1
200036fa:	83bb      	strh	r3, [r7, #28]
                        ++transit;
200036fc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
200036fe:	f103 0301 	add.w	r3, r3, #1
20003702:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
20003704:	8b7a      	ldrh	r2, [r7, #26]
20003706:	8efb      	ldrh	r3, [r7, #54]	; 0x36
20003708:	429a      	cmp	r2, r3
2000370a:	d3a2      	bcc.n	20003652 <MSS_SPI_transfer_block+0x166>
                    }
                }
            }
        }
    }
}
2000370c:	f107 0738 	add.w	r7, r7, #56	; 0x38
20003710:	46bd      	mov	sp, r7
20003712:	bd80      	pop	{r7, pc}

20003714 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20003714:	b480      	push	{r7}
20003716:	b085      	sub	sp, #20
20003718:	af00      	add	r7, sp, #0
2000371a:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
2000371c:	f04f 0300 	mov.w	r3, #0
20003720:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003722:	e00e      	b.n	20003742 <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
20003724:	687b      	ldr	r3, [r7, #4]
20003726:	681b      	ldr	r3, [r3, #0]
20003728:	687a      	ldr	r2, [r7, #4]
2000372a:	6891      	ldr	r1, [r2, #8]
2000372c:	687a      	ldr	r2, [r7, #4]
2000372e:	6912      	ldr	r2, [r2, #16]
20003730:	440a      	add	r2, r1
20003732:	7812      	ldrb	r2, [r2, #0]
20003734:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
20003736:	687b      	ldr	r3, [r7, #4]
20003738:	691b      	ldr	r3, [r3, #16]
2000373a:	f103 0201 	add.w	r2, r3, #1
2000373e:	687b      	ldr	r3, [r7, #4]
20003740:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003742:	687b      	ldr	r3, [r7, #4]
20003744:	681b      	ldr	r3, [r3, #0]
20003746:	689b      	ldr	r3, [r3, #8]
20003748:	f403 7380 	and.w	r3, r3, #256	; 0x100
2000374c:	2b00      	cmp	r3, #0
2000374e:	d105      	bne.n	2000375c <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
20003750:	687b      	ldr	r3, [r7, #4]
20003752:	691a      	ldr	r2, [r3, #16]
20003754:	687b      	ldr	r3, [r7, #4]
20003756:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003758:	429a      	cmp	r2, r3
2000375a:	d3e3      	bcc.n	20003724 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
2000375c:	687b      	ldr	r3, [r7, #4]
2000375e:	691a      	ldr	r2, [r3, #16]
20003760:	687b      	ldr	r3, [r7, #4]
20003762:	68db      	ldr	r3, [r3, #12]
20003764:	429a      	cmp	r2, r3
20003766:	d31c      	bcc.n	200037a2 <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003768:	e00e      	b.n	20003788 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
2000376a:	687b      	ldr	r3, [r7, #4]
2000376c:	681b      	ldr	r3, [r3, #0]
2000376e:	687a      	ldr	r2, [r7, #4]
20003770:	6951      	ldr	r1, [r2, #20]
20003772:	687a      	ldr	r2, [r7, #4]
20003774:	69d2      	ldr	r2, [r2, #28]
20003776:	440a      	add	r2, r1
20003778:	7812      	ldrb	r2, [r2, #0]
2000377a:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
2000377c:	687b      	ldr	r3, [r7, #4]
2000377e:	69db      	ldr	r3, [r3, #28]
20003780:	f103 0201 	add.w	r2, r3, #1
20003784:	687b      	ldr	r3, [r7, #4]
20003786:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20003788:	687b      	ldr	r3, [r7, #4]
2000378a:	681b      	ldr	r3, [r3, #0]
2000378c:	689b      	ldr	r3, [r3, #8]
2000378e:	f403 7380 	and.w	r3, r3, #256	; 0x100
20003792:	2b00      	cmp	r3, #0
20003794:	d105      	bne.n	200037a2 <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
20003796:	687b      	ldr	r3, [r7, #4]
20003798:	69da      	ldr	r2, [r3, #28]
2000379a:	687b      	ldr	r3, [r7, #4]
2000379c:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000379e:	429a      	cmp	r2, r3
200037a0:	d3e3      	bcc.n	2000376a <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
200037a2:	687b      	ldr	r3, [r7, #4]
200037a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200037a6:	2b00      	cmp	r3, #0
200037a8:	d01f      	beq.n	200037ea <fill_slave_tx_fifo+0xd6>
200037aa:	687b      	ldr	r3, [r7, #4]
200037ac:	691a      	ldr	r2, [r3, #16]
200037ae:	687b      	ldr	r3, [r7, #4]
200037b0:	68db      	ldr	r3, [r3, #12]
200037b2:	429a      	cmp	r2, r3
200037b4:	d319      	bcc.n	200037ea <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
200037b6:	687b      	ldr	r3, [r7, #4]
200037b8:	69da      	ldr	r2, [r3, #28]
200037ba:	687b      	ldr	r3, [r7, #4]
200037bc:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
200037be:	429a      	cmp	r2, r3
200037c0:	d313      	bcc.n	200037ea <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200037c2:	e008      	b.n	200037d6 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
200037c4:	687b      	ldr	r3, [r7, #4]
200037c6:	681b      	ldr	r3, [r3, #0]
200037c8:	f04f 0200 	mov.w	r2, #0
200037cc:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
200037ce:	68fb      	ldr	r3, [r7, #12]
200037d0:	f103 0301 	add.w	r3, r3, #1
200037d4:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200037d6:	687b      	ldr	r3, [r7, #4]
200037d8:	681b      	ldr	r3, [r3, #0]
200037da:	689b      	ldr	r3, [r3, #8]
200037dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
200037e0:	2b00      	cmp	r3, #0
200037e2:	d102      	bne.n	200037ea <fill_slave_tx_fifo+0xd6>
200037e4:	68fb      	ldr	r3, [r7, #12]
200037e6:	2b1f      	cmp	r3, #31
200037e8:	d9ec      	bls.n	200037c4 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
200037ea:	f107 0714 	add.w	r7, r7, #20
200037ee:	46bd      	mov	sp, r7
200037f0:	bc80      	pop	{r7}
200037f2:	4770      	bx	lr

200037f4 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
200037f4:	b580      	push	{r7, lr}
200037f6:	b084      	sub	sp, #16
200037f8:	af00      	add	r7, sp, #0
200037fa:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
200037fc:	687b      	ldr	r3, [r7, #4]
200037fe:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003802:	2b02      	cmp	r3, #2
20003804:	d115      	bne.n	20003832 <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003806:	e00c      	b.n	20003822 <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
20003808:	687b      	ldr	r3, [r7, #4]
2000380a:	681b      	ldr	r3, [r3, #0]
2000380c:	691b      	ldr	r3, [r3, #16]
2000380e:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
20003810:	687b      	ldr	r3, [r7, #4]
20003812:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20003814:	2b00      	cmp	r3, #0
20003816:	d004      	beq.n	20003822 <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
20003818:	687b      	ldr	r3, [r7, #4]
2000381a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
2000381c:	68fa      	ldr	r2, [r7, #12]
2000381e:	4610      	mov	r0, r2
20003820:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003822:	687b      	ldr	r3, [r7, #4]
20003824:	681b      	ldr	r3, [r3, #0]
20003826:	689b      	ldr	r3, [r3, #8]
20003828:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000382c:	2b00      	cmp	r3, #0
2000382e:	d0eb      	beq.n	20003808 <read_slave_rx_fifo+0x14>
20003830:	e032      	b.n	20003898 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20003832:	687b      	ldr	r3, [r7, #4]
20003834:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003838:	2b01      	cmp	r3, #1
2000383a:	d125      	bne.n	20003888 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000383c:	e017      	b.n	2000386e <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
2000383e:	687b      	ldr	r3, [r7, #4]
20003840:	681b      	ldr	r3, [r3, #0]
20003842:	691b      	ldr	r3, [r3, #16]
20003844:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
20003846:	687b      	ldr	r3, [r7, #4]
20003848:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000384a:	687b      	ldr	r3, [r7, #4]
2000384c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2000384e:	429a      	cmp	r2, r3
20003850:	d207      	bcs.n	20003862 <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20003852:	687b      	ldr	r3, [r7, #4]
20003854:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20003856:	687b      	ldr	r3, [r7, #4]
20003858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000385a:	4413      	add	r3, r2
2000385c:	68fa      	ldr	r2, [r7, #12]
2000385e:	b2d2      	uxtb	r2, r2
20003860:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
20003862:	687b      	ldr	r3, [r7, #4]
20003864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003866:	f103 0201 	add.w	r2, r3, #1
2000386a:	687b      	ldr	r3, [r7, #4]
2000386c:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000386e:	687b      	ldr	r3, [r7, #4]
20003870:	681b      	ldr	r3, [r3, #0]
20003872:	689b      	ldr	r3, [r3, #8]
20003874:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003878:	2b00      	cmp	r3, #0
2000387a:	d0e0      	beq.n	2000383e <read_slave_rx_fifo+0x4a>
2000387c:	e00c      	b.n	20003898 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
2000387e:	687b      	ldr	r3, [r7, #4]
20003880:	681b      	ldr	r3, [r3, #0]
20003882:	691b      	ldr	r3, [r3, #16]
20003884:	60fb      	str	r3, [r7, #12]
20003886:	e000      	b.n	2000388a <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003888:	bf00      	nop
2000388a:	687b      	ldr	r3, [r7, #4]
2000388c:	681b      	ldr	r3, [r3, #0]
2000388e:	689b      	ldr	r3, [r3, #8]
20003890:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003894:	2b00      	cmp	r3, #0
20003896:	d0f2      	beq.n	2000387e <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
20003898:	f107 0710 	add.w	r7, r7, #16
2000389c:	46bd      	mov	sp, r7
2000389e:	bd80      	pop	{r7, pc}

200038a0 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
200038a0:	b580      	push	{r7, lr}
200038a2:	b086      	sub	sp, #24
200038a4:	af00      	add	r7, sp, #0
200038a6:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
200038a8:	687b      	ldr	r3, [r7, #4]
200038aa:	681b      	ldr	r3, [r3, #0]
200038ac:	f103 0320 	add.w	r3, r3, #32
200038b0:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200038b2:	687a      	ldr	r2, [r7, #4]
200038b4:	f64d 6384 	movw	r3, #56964	; 0xde84
200038b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200038bc:	429a      	cmp	r2, r3
200038be:	d007      	beq.n	200038d0 <mss_spi_isr+0x30>
200038c0:	687a      	ldr	r2, [r7, #4]
200038c2:	f64d 6300 	movw	r3, #56832	; 0xde00
200038c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200038ca:	429a      	cmp	r2, r3
200038cc:	d000      	beq.n	200038d0 <mss_spi_isr+0x30>
200038ce:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
200038d0:	693b      	ldr	r3, [r7, #16]
200038d2:	681b      	ldr	r3, [r3, #0]
200038d4:	f003 0302 	and.w	r3, r3, #2
200038d8:	2b00      	cmp	r3, #0
200038da:	d052      	beq.n	20003982 <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
200038dc:	687b      	ldr	r3, [r7, #4]
200038de:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
200038e2:	2b02      	cmp	r3, #2
200038e4:	d115      	bne.n	20003912 <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200038e6:	e00c      	b.n	20003902 <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
200038e8:	687b      	ldr	r3, [r7, #4]
200038ea:	681b      	ldr	r3, [r3, #0]
200038ec:	691b      	ldr	r3, [r3, #16]
200038ee:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
200038f0:	687b      	ldr	r3, [r7, #4]
200038f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200038f4:	2b00      	cmp	r3, #0
200038f6:	d004      	beq.n	20003902 <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
200038f8:	687b      	ldr	r3, [r7, #4]
200038fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
200038fc:	68fa      	ldr	r2, [r7, #12]
200038fe:	4610      	mov	r0, r2
20003900:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003902:	687b      	ldr	r3, [r7, #4]
20003904:	681b      	ldr	r3, [r3, #0]
20003906:	689b      	ldr	r3, [r3, #8]
20003908:	f003 0340 	and.w	r3, r3, #64	; 0x40
2000390c:	2b00      	cmp	r3, #0
2000390e:	d0eb      	beq.n	200038e8 <mss_spi_isr+0x48>
20003910:	e032      	b.n	20003978 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20003912:	687b      	ldr	r3, [r7, #4]
20003914:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003918:	2b01      	cmp	r3, #1
2000391a:	d125      	bne.n	20003968 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000391c:	e017      	b.n	2000394e <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
2000391e:	687b      	ldr	r3, [r7, #4]
20003920:	681b      	ldr	r3, [r3, #0]
20003922:	691b      	ldr	r3, [r3, #16]
20003924:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
20003926:	687b      	ldr	r3, [r7, #4]
20003928:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000392a:	687b      	ldr	r3, [r7, #4]
2000392c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
2000392e:	429a      	cmp	r2, r3
20003930:	d207      	bcs.n	20003942 <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20003932:	687b      	ldr	r3, [r7, #4]
20003934:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20003936:	687b      	ldr	r3, [r7, #4]
20003938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000393a:	4413      	add	r3, r2
2000393c:	68fa      	ldr	r2, [r7, #12]
2000393e:	b2d2      	uxtb	r2, r2
20003940:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
20003942:	687b      	ldr	r3, [r7, #4]
20003944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003946:	f103 0201 	add.w	r2, r3, #1
2000394a:	687b      	ldr	r3, [r7, #4]
2000394c:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000394e:	687b      	ldr	r3, [r7, #4]
20003950:	681b      	ldr	r3, [r3, #0]
20003952:	689b      	ldr	r3, [r3, #8]
20003954:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003958:	2b00      	cmp	r3, #0
2000395a:	d0e0      	beq.n	2000391e <mss_spi_isr+0x7e>
2000395c:	e00c      	b.n	20003978 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
2000395e:	687b      	ldr	r3, [r7, #4]
20003960:	681b      	ldr	r3, [r3, #0]
20003962:	691b      	ldr	r3, [r3, #16]
20003964:	60fb      	str	r3, [r7, #12]
20003966:	e000      	b.n	2000396a <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20003968:	bf00      	nop
2000396a:	687b      	ldr	r3, [r7, #4]
2000396c:	681b      	ldr	r3, [r3, #0]
2000396e:	689b      	ldr	r3, [r3, #8]
20003970:	f003 0340 	and.w	r3, r3, #64	; 0x40
20003974:	2b00      	cmp	r3, #0
20003976:	d0f2      	beq.n	2000395e <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20003978:	687b      	ldr	r3, [r7, #4]
2000397a:	681b      	ldr	r3, [r3, #0]
2000397c:	f04f 0202 	mov.w	r2, #2
20003980:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
20003982:	693b      	ldr	r3, [r7, #16]
20003984:	681b      	ldr	r3, [r3, #0]
20003986:	f003 0301 	and.w	r3, r3, #1
2000398a:	b2db      	uxtb	r3, r3
2000398c:	2b00      	cmp	r3, #0
2000398e:	d012      	beq.n	200039b6 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20003990:	687b      	ldr	r3, [r7, #4]
20003992:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003996:	2b02      	cmp	r3, #2
20003998:	d105      	bne.n	200039a6 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
2000399a:	687b      	ldr	r3, [r7, #4]
2000399c:	681b      	ldr	r3, [r3, #0]
2000399e:	687a      	ldr	r2, [r7, #4]
200039a0:	6f92      	ldr	r2, [r2, #120]	; 0x78
200039a2:	615a      	str	r2, [r3, #20]
200039a4:	e002      	b.n	200039ac <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
200039a6:	6878      	ldr	r0, [r7, #4]
200039a8:	f7ff feb4 	bl	20003714 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
200039ac:	687b      	ldr	r3, [r7, #4]
200039ae:	681b      	ldr	r3, [r3, #0]
200039b0:	f04f 0201 	mov.w	r2, #1
200039b4:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
200039b6:	693b      	ldr	r3, [r7, #16]
200039b8:	681b      	ldr	r3, [r3, #0]
200039ba:	f003 0310 	and.w	r3, r3, #16
200039be:	2b00      	cmp	r3, #0
200039c0:	d023      	beq.n	20003a0a <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
200039c2:	6878      	ldr	r0, [r7, #4]
200039c4:	f7ff ff16 	bl	200037f4 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
200039c8:	687b      	ldr	r3, [r7, #4]
200039ca:	6a1b      	ldr	r3, [r3, #32]
200039cc:	2b00      	cmp	r3, #0
200039ce:	d00b      	beq.n	200039e8 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
200039d0:	687b      	ldr	r3, [r7, #4]
200039d2:	6a1b      	ldr	r3, [r3, #32]
200039d4:	687a      	ldr	r2, [r7, #4]
200039d6:	6a91      	ldr	r1, [r2, #40]	; 0x28
200039d8:	687a      	ldr	r2, [r7, #4]
200039da:	6b12      	ldr	r2, [r2, #48]	; 0x30
200039dc:	4608      	mov	r0, r1
200039de:	4611      	mov	r1, r2
200039e0:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
200039e2:	6878      	ldr	r0, [r7, #4]
200039e4:	f7ff fe96 	bl	20003714 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
200039e8:	687b      	ldr	r3, [r7, #4]
200039ea:	f04f 0201 	mov.w	r2, #1
200039ee:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
200039f0:	687b      	ldr	r3, [r7, #4]
200039f2:	681b      	ldr	r3, [r3, #0]
200039f4:	687a      	ldr	r2, [r7, #4]
200039f6:	6812      	ldr	r2, [r2, #0]
200039f8:	6a92      	ldr	r2, [r2, #40]	; 0x28
200039fa:	f022 0210 	bic.w	r2, r2, #16
200039fe:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20003a00:	687b      	ldr	r3, [r7, #4]
20003a02:	681b      	ldr	r3, [r3, #0]
20003a04:	f04f 0210 	mov.w	r2, #16
20003a08:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
20003a0a:	693b      	ldr	r3, [r7, #16]
20003a0c:	681b      	ldr	r3, [r3, #0]
20003a0e:	f003 0304 	and.w	r3, r3, #4
20003a12:	2b00      	cmp	r3, #0
20003a14:	d00f      	beq.n	20003a36 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
20003a16:	687b      	ldr	r3, [r7, #4]
20003a18:	681b      	ldr	r3, [r3, #0]
20003a1a:	687a      	ldr	r2, [r7, #4]
20003a1c:	6812      	ldr	r2, [r2, #0]
20003a1e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20003a20:	f042 0204 	orr.w	r2, r2, #4
20003a24:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
20003a26:	6878      	ldr	r0, [r7, #4]
20003a28:	f7ff fb3c 	bl	200030a4 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
20003a2c:	687b      	ldr	r3, [r7, #4]
20003a2e:	681b      	ldr	r3, [r3, #0]
20003a30:	f04f 0204 	mov.w	r2, #4
20003a34:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
20003a36:	693b      	ldr	r3, [r7, #16]
20003a38:	681b      	ldr	r3, [r3, #0]
20003a3a:	f003 0308 	and.w	r3, r3, #8
20003a3e:	2b00      	cmp	r3, #0
20003a40:	d031      	beq.n	20003aa6 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
20003a42:	687b      	ldr	r3, [r7, #4]
20003a44:	681b      	ldr	r3, [r3, #0]
20003a46:	687a      	ldr	r2, [r7, #4]
20003a48:	6812      	ldr	r2, [r2, #0]
20003a4a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20003a4c:	f042 0208 	orr.w	r2, r2, #8
20003a50:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20003a52:	687b      	ldr	r3, [r7, #4]
20003a54:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003a58:	2b02      	cmp	r3, #2
20003a5a:	d113      	bne.n	20003a84 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20003a5c:	687b      	ldr	r3, [r7, #4]
20003a5e:	681a      	ldr	r2, [r3, #0]
20003a60:	687b      	ldr	r3, [r7, #4]
20003a62:	681b      	ldr	r3, [r3, #0]
20003a64:	6819      	ldr	r1, [r3, #0]
20003a66:	f240 03ff 	movw	r3, #255	; 0xff
20003a6a:	f6cf 7300 	movt	r3, #65280	; 0xff00
20003a6e:	ea01 0303 	and.w	r3, r1, r3
20003a72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20003a76:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20003a78:	687b      	ldr	r3, [r7, #4]
20003a7a:	681b      	ldr	r3, [r3, #0]
20003a7c:	687a      	ldr	r2, [r7, #4]
20003a7e:	6f92      	ldr	r2, [r2, #120]	; 0x78
20003a80:	615a      	str	r2, [r3, #20]
20003a82:	e00b      	b.n	20003a9c <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
20003a84:	687b      	ldr	r3, [r7, #4]
20003a86:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003a8a:	2b01      	cmp	r3, #1
20003a8c:	d106      	bne.n	20003a9c <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
20003a8e:	687b      	ldr	r3, [r7, #4]
20003a90:	f04f 0200 	mov.w	r2, #0
20003a94:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
20003a96:	6878      	ldr	r0, [r7, #4]
20003a98:	f7ff fe3c 	bl	20003714 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
20003a9c:	687b      	ldr	r3, [r7, #4]
20003a9e:	681b      	ldr	r3, [r3, #0]
20003aa0:	f04f 0208 	mov.w	r2, #8
20003aa4:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
20003aa6:	693b      	ldr	r3, [r7, #16]
20003aa8:	681b      	ldr	r3, [r3, #0]
20003aaa:	f003 0320 	and.w	r3, r3, #32
20003aae:	2b00      	cmp	r3, #0
20003ab0:	d049      	beq.n	20003b46 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
20003ab2:	6878      	ldr	r0, [r7, #4]
20003ab4:	f7ff fe9e 	bl	200037f4 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
20003ab8:	687b      	ldr	r3, [r7, #4]
20003aba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003abc:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0 != this_spi->cmd_handler)
20003abe:	687b      	ldr	r3, [r7, #4]
20003ac0:	6a1b      	ldr	r3, [r3, #32]
20003ac2:	2b00      	cmp	r3, #0
20003ac4:	d01c      	beq.n	20003b00 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
20003ac6:	687b      	ldr	r3, [r7, #4]
20003ac8:	f04f 0200 	mov.w	r2, #0
20003acc:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
20003ace:	687b      	ldr	r3, [r7, #4]
20003ad0:	f04f 0200 	mov.w	r2, #0
20003ad4:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
20003ad6:	687b      	ldr	r3, [r7, #4]
20003ad8:	f04f 0200 	mov.w	r2, #0
20003adc:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
20003ade:	687b      	ldr	r3, [r7, #4]
20003ae0:	f04f 0200 	mov.w	r2, #0
20003ae4:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20003ae6:	687b      	ldr	r3, [r7, #4]
20003ae8:	681b      	ldr	r3, [r3, #0]
20003aea:	f04f 0210 	mov.w	r2, #16
20003aee:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
20003af0:	687b      	ldr	r3, [r7, #4]
20003af2:	681b      	ldr	r3, [r3, #0]
20003af4:	687a      	ldr	r2, [r7, #4]
20003af6:	6812      	ldr	r2, [r2, #0]
20003af8:	6a92      	ldr	r2, [r2, #40]	; 0x28
20003afa:	f042 0210 	orr.w	r2, r2, #16
20003afe:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
20003b00:	687b      	ldr	r3, [r7, #4]
20003b02:	f04f 0200 	mov.w	r2, #0
20003b06:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20003b08:	687b      	ldr	r3, [r7, #4]
20003b0a:	681b      	ldr	r3, [r3, #0]
20003b0c:	687a      	ldr	r2, [r7, #4]
20003b0e:	6812      	ldr	r2, [r2, #0]
20003b10:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20003b12:	f042 020c 	orr.w	r2, r2, #12
20003b16:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
20003b18:	6878      	ldr	r0, [r7, #4]
20003b1a:	f7ff fdfb 	bl	20003714 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
20003b1e:	687b      	ldr	r3, [r7, #4]
20003b20:	f04f 0200 	mov.w	r2, #0
20003b24:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
20003b26:	687b      	ldr	r3, [r7, #4]
20003b28:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20003b2a:	2b00      	cmp	r3, #0
20003b2c:	d006      	beq.n	20003b3c <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
20003b2e:	687b      	ldr	r3, [r7, #4]
20003b30:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
20003b32:	687a      	ldr	r2, [r7, #4]
20003b34:	6a92      	ldr	r2, [r2, #40]	; 0x28
20003b36:	4610      	mov	r0, r2
20003b38:	6979      	ldr	r1, [r7, #20]
20003b3a:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
20003b3c:	687b      	ldr	r3, [r7, #4]
20003b3e:	681b      	ldr	r3, [r3, #0]
20003b40:	f04f 0220 	mov.w	r2, #32
20003b44:	60da      	str	r2, [r3, #12]
    }
}
20003b46:	f107 0718 	add.w	r7, r7, #24
20003b4a:	46bd      	mov	sp, r7
20003b4c:	bd80      	pop	{r7, pc}
20003b4e:	bf00      	nop

20003b50 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
20003b50:	4668      	mov	r0, sp
20003b52:	f020 0107 	bic.w	r1, r0, #7
20003b56:	468d      	mov	sp, r1
20003b58:	b589      	push	{r0, r3, r7, lr}
20003b5a:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
20003b5c:	f64d 6084 	movw	r0, #56964	; 0xde84
20003b60:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003b64:	f7ff fe9c 	bl	200038a0 <mss_spi_isr>
}
20003b68:	46bd      	mov	sp, r7
20003b6a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003b6e:	4685      	mov	sp, r0
20003b70:	4770      	bx	lr
20003b72:	bf00      	nop

20003b74 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
20003b74:	4668      	mov	r0, sp
20003b76:	f020 0107 	bic.w	r1, r0, #7
20003b7a:	468d      	mov	sp, r1
20003b7c:	b589      	push	{r0, r3, r7, lr}
20003b7e:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
20003b80:	f64d 6000 	movw	r0, #56832	; 0xde00
20003b84:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003b88:	f7ff fe8a 	bl	200038a0 <mss_spi_isr>
}
20003b8c:	46bd      	mov	sp, r7
20003b8e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003b92:	4685      	mov	sp, r0
20003b94:	4770      	bx	lr
20003b96:	bf00      	nop

20003b98 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20003b98:	b480      	push	{r7}
20003b9a:	b083      	sub	sp, #12
20003b9c:	af00      	add	r7, sp, #0
20003b9e:	4603      	mov	r3, r0
20003ba0:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20003ba2:	f24e 1300 	movw	r3, #57600	; 0xe100
20003ba6:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003baa:	f997 2007 	ldrsb.w	r2, [r7, #7]
20003bae:	ea4f 1252 	mov.w	r2, r2, lsr #5
20003bb2:	79f9      	ldrb	r1, [r7, #7]
20003bb4:	f001 011f 	and.w	r1, r1, #31
20003bb8:	f04f 0001 	mov.w	r0, #1
20003bbc:	fa00 f101 	lsl.w	r1, r0, r1
20003bc0:	f102 0220 	add.w	r2, r2, #32
20003bc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20003bc8:	f107 070c 	add.w	r7, r7, #12
20003bcc:	46bd      	mov	sp, r7
20003bce:	bc80      	pop	{r7}
20003bd0:	4770      	bx	lr
20003bd2:	bf00      	nop

20003bd4 <enable_slave_if_required>:
 */
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
20003bd4:	b480      	push	{r7}
20003bd6:	b083      	sub	sp, #12
20003bd8:	af00      	add	r7, sp, #0
20003bda:	6078      	str	r0, [r7, #4]
    if( this_i2c->is_slave_enabled )
20003bdc:	687b      	ldr	r3, [r7, #4]
20003bde:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
20003be2:	2b00      	cmp	r3, #0
20003be4:	d004      	beq.n	20003bf0 <enable_slave_if_required+0x1c>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
20003be6:	687b      	ldr	r3, [r7, #4]
20003be8:	699b      	ldr	r3, [r3, #24]
20003bea:	f04f 0201 	mov.w	r2, #1
20003bee:	609a      	str	r2, [r3, #8]
    }
}
20003bf0:	f107 070c 	add.w	r7, r7, #12
20003bf4:	46bd      	mov	sp, r7
20003bf6:	bc80      	pop	{r7}
20003bf8:	4770      	bx	lr
20003bfa:	bf00      	nop

20003bfc <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
20003bfc:	b580      	push	{r7, lr}
20003bfe:	b084      	sub	sp, #16
20003c00:	af00      	add	r7, sp, #0
20003c02:	6078      	str	r0, [r7, #4]
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
20003c04:	f04f 0301 	mov.w	r3, #1
20003c08:	73bb      	strb	r3, [r7, #14]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20003c0a:	687a      	ldr	r2, [r7, #4]
20003c0c:	f64d 7308 	movw	r3, #57096	; 0xdf08
20003c10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003c14:	429a      	cmp	r2, r3
20003c16:	d007      	beq.n	20003c28 <mss_i2c_isr+0x2c>
20003c18:	687a      	ldr	r2, [r7, #4]
20003c1a:	f64d 737c 	movw	r3, #57212	; 0xdf7c
20003c1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003c22:	429a      	cmp	r2, r3
20003c24:	d000      	beq.n	20003c28 <mss_i2c_isr+0x2c>
20003c26:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
20003c28:	687b      	ldr	r3, [r7, #4]
20003c2a:	695b      	ldr	r3, [r3, #20]
20003c2c:	791b      	ldrb	r3, [r3, #4]
20003c2e:	72fb      	strb	r3, [r7, #11]

    switch( status )
20003c30:	7afb      	ldrb	r3, [r7, #11]
20003c32:	b2db      	uxtb	r3, r3
20003c34:	f1a3 0308 	sub.w	r3, r3, #8
20003c38:	2bd0      	cmp	r3, #208	; 0xd0
20003c3a:	f200 841c 	bhi.w	20004476 <mss_i2c_isr+0x87a>
20003c3e:	a201      	add	r2, pc, #4	; (adr r2, 20003c44 <mss_i2c_isr+0x48>)
20003c40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20003c44:	20003f89 	.word	0x20003f89
20003c48:	20004477 	.word	0x20004477
20003c4c:	20004477 	.word	0x20004477
20003c50:	20004477 	.word	0x20004477
20003c54:	20004477 	.word	0x20004477
20003c58:	20004477 	.word	0x20004477
20003c5c:	20004477 	.word	0x20004477
20003c60:	20004477 	.word	0x20004477
20003c64:	20003f89 	.word	0x20003f89
20003c68:	20004477 	.word	0x20004477
20003c6c:	20004477 	.word	0x20004477
20003c70:	20004477 	.word	0x20004477
20003c74:	20004477 	.word	0x20004477
20003c78:	20004477 	.word	0x20004477
20003c7c:	20004477 	.word	0x20004477
20003c80:	20004477 	.word	0x20004477
20003c84:	2000402d 	.word	0x2000402d
20003c88:	20004477 	.word	0x20004477
20003c8c:	20004477 	.word	0x20004477
20003c90:	20004477 	.word	0x20004477
20003c94:	20004477 	.word	0x20004477
20003c98:	20004477 	.word	0x20004477
20003c9c:	20004477 	.word	0x20004477
20003ca0:	20004477 	.word	0x20004477
20003ca4:	20004009 	.word	0x20004009
20003ca8:	20004477 	.word	0x20004477
20003cac:	20004477 	.word	0x20004477
20003cb0:	20004477 	.word	0x20004477
20003cb4:	20004477 	.word	0x20004477
20003cb8:	20004477 	.word	0x20004477
20003cbc:	20004477 	.word	0x20004477
20003cc0:	20004477 	.word	0x20004477
20003cc4:	2000402d 	.word	0x2000402d
20003cc8:	20004477 	.word	0x20004477
20003ccc:	20004477 	.word	0x20004477
20003cd0:	20004477 	.word	0x20004477
20003cd4:	20004477 	.word	0x20004477
20003cd8:	20004477 	.word	0x20004477
20003cdc:	20004477 	.word	0x20004477
20003ce0:	20004477 	.word	0x20004477
20003ce4:	200040c1 	.word	0x200040c1
20003ce8:	20004477 	.word	0x20004477
20003cec:	20004477 	.word	0x20004477
20003cf0:	20004477 	.word	0x20004477
20003cf4:	20004477 	.word	0x20004477
20003cf8:	20004477 	.word	0x20004477
20003cfc:	20004477 	.word	0x20004477
20003d00:	20004477 	.word	0x20004477
20003d04:	20003ffd 	.word	0x20003ffd
20003d08:	20004477 	.word	0x20004477
20003d0c:	20004477 	.word	0x20004477
20003d10:	20004477 	.word	0x20004477
20003d14:	20004477 	.word	0x20004477
20003d18:	20004477 	.word	0x20004477
20003d1c:	20004477 	.word	0x20004477
20003d20:	20004477 	.word	0x20004477
20003d24:	200040e5 	.word	0x200040e5
20003d28:	20004477 	.word	0x20004477
20003d2c:	20004477 	.word	0x20004477
20003d30:	20004477 	.word	0x20004477
20003d34:	20004477 	.word	0x20004477
20003d38:	20004477 	.word	0x20004477
20003d3c:	20004477 	.word	0x20004477
20003d40:	20004477 	.word	0x20004477
20003d44:	20004135 	.word	0x20004135
20003d48:	20004477 	.word	0x20004477
20003d4c:	20004477 	.word	0x20004477
20003d50:	20004477 	.word	0x20004477
20003d54:	20004477 	.word	0x20004477
20003d58:	20004477 	.word	0x20004477
20003d5c:	20004477 	.word	0x20004477
20003d60:	20004477 	.word	0x20004477
20003d64:	20004159 	.word	0x20004159
20003d68:	20004477 	.word	0x20004477
20003d6c:	20004477 	.word	0x20004477
20003d70:	20004477 	.word	0x20004477
20003d74:	20004477 	.word	0x20004477
20003d78:	20004477 	.word	0x20004477
20003d7c:	20004477 	.word	0x20004477
20003d80:	20004477 	.word	0x20004477
20003d84:	20004193 	.word	0x20004193
20003d88:	20004477 	.word	0x20004477
20003d8c:	20004477 	.word	0x20004477
20003d90:	20004477 	.word	0x20004477
20003d94:	20004477 	.word	0x20004477
20003d98:	20004477 	.word	0x20004477
20003d9c:	20004477 	.word	0x20004477
20003da0:	20004477 	.word	0x20004477
20003da4:	20004235 	.word	0x20004235
20003da8:	20004477 	.word	0x20004477
20003dac:	20004477 	.word	0x20004477
20003db0:	20004477 	.word	0x20004477
20003db4:	20004477 	.word	0x20004477
20003db8:	20004477 	.word	0x20004477
20003dbc:	20004477 	.word	0x20004477
20003dc0:	20004477 	.word	0x20004477
20003dc4:	2000422b 	.word	0x2000422b
20003dc8:	20004477 	.word	0x20004477
20003dcc:	20004477 	.word	0x20004477
20003dd0:	20004477 	.word	0x20004477
20003dd4:	20004477 	.word	0x20004477
20003dd8:	20004477 	.word	0x20004477
20003ddc:	20004477 	.word	0x20004477
20003de0:	20004477 	.word	0x20004477
20003de4:	20004235 	.word	0x20004235
20003de8:	20004477 	.word	0x20004477
20003dec:	20004477 	.word	0x20004477
20003df0:	20004477 	.word	0x20004477
20003df4:	20004477 	.word	0x20004477
20003df8:	20004477 	.word	0x20004477
20003dfc:	20004477 	.word	0x20004477
20003e00:	20004477 	.word	0x20004477
20003e04:	2000422b 	.word	0x2000422b
20003e08:	20004477 	.word	0x20004477
20003e0c:	20004477 	.word	0x20004477
20003e10:	20004477 	.word	0x20004477
20003e14:	20004477 	.word	0x20004477
20003e18:	20004477 	.word	0x20004477
20003e1c:	20004477 	.word	0x20004477
20003e20:	20004477 	.word	0x20004477
20003e24:	20004277 	.word	0x20004277
20003e28:	20004477 	.word	0x20004477
20003e2c:	20004477 	.word	0x20004477
20003e30:	20004477 	.word	0x20004477
20003e34:	20004477 	.word	0x20004477
20003e38:	20004477 	.word	0x20004477
20003e3c:	20004477 	.word	0x20004477
20003e40:	20004477 	.word	0x20004477
20003e44:	200041f7 	.word	0x200041f7
20003e48:	20004477 	.word	0x20004477
20003e4c:	20004477 	.word	0x20004477
20003e50:	20004477 	.word	0x20004477
20003e54:	20004477 	.word	0x20004477
20003e58:	20004477 	.word	0x20004477
20003e5c:	20004477 	.word	0x20004477
20003e60:	20004477 	.word	0x20004477
20003e64:	20004277 	.word	0x20004277
20003e68:	20004477 	.word	0x20004477
20003e6c:	20004477 	.word	0x20004477
20003e70:	20004477 	.word	0x20004477
20003e74:	20004477 	.word	0x20004477
20003e78:	20004477 	.word	0x20004477
20003e7c:	20004477 	.word	0x20004477
20003e80:	20004477 	.word	0x20004477
20003e84:	200041f7 	.word	0x200041f7
20003e88:	20004477 	.word	0x20004477
20003e8c:	20004477 	.word	0x20004477
20003e90:	20004477 	.word	0x20004477
20003e94:	20004477 	.word	0x20004477
20003e98:	20004477 	.word	0x20004477
20003e9c:	20004477 	.word	0x20004477
20003ea0:	20004477 	.word	0x20004477
20003ea4:	200042d3 	.word	0x200042d3
20003ea8:	20004477 	.word	0x20004477
20003eac:	20004477 	.word	0x20004477
20003eb0:	20004477 	.word	0x20004477
20003eb4:	20004477 	.word	0x20004477
20003eb8:	20004477 	.word	0x20004477
20003ebc:	20004477 	.word	0x20004477
20003ec0:	20004477 	.word	0x20004477
20003ec4:	200043ab 	.word	0x200043ab
20003ec8:	20004477 	.word	0x20004477
20003ecc:	20004477 	.word	0x20004477
20003ed0:	20004477 	.word	0x20004477
20003ed4:	20004477 	.word	0x20004477
20003ed8:	20004477 	.word	0x20004477
20003edc:	20004477 	.word	0x20004477
20003ee0:	20004477 	.word	0x20004477
20003ee4:	200043ab 	.word	0x200043ab
20003ee8:	20004477 	.word	0x20004477
20003eec:	20004477 	.word	0x20004477
20003ef0:	20004477 	.word	0x20004477
20003ef4:	20004477 	.word	0x20004477
20003ef8:	20004477 	.word	0x20004477
20003efc:	20004477 	.word	0x20004477
20003f00:	20004477 	.word	0x20004477
20003f04:	200043ab 	.word	0x200043ab
20003f08:	20004477 	.word	0x20004477
20003f0c:	20004477 	.word	0x20004477
20003f10:	20004477 	.word	0x20004477
20003f14:	20004477 	.word	0x20004477
20003f18:	20004477 	.word	0x20004477
20003f1c:	20004477 	.word	0x20004477
20003f20:	20004477 	.word	0x20004477
20003f24:	2000443d 	.word	0x2000443d
20003f28:	20004477 	.word	0x20004477
20003f2c:	20004477 	.word	0x20004477
20003f30:	20004477 	.word	0x20004477
20003f34:	20004477 	.word	0x20004477
20003f38:	20004477 	.word	0x20004477
20003f3c:	20004477 	.word	0x20004477
20003f40:	20004477 	.word	0x20004477
20003f44:	2000443d 	.word	0x2000443d
20003f48:	20004477 	.word	0x20004477
20003f4c:	20004477 	.word	0x20004477
20003f50:	20004477 	.word	0x20004477
20003f54:	20004477 	.word	0x20004477
20003f58:	20004477 	.word	0x20004477
20003f5c:	20004477 	.word	0x20004477
20003f60:	20004477 	.word	0x20004477
20003f64:	20004477 	.word	0x20004477
20003f68:	20004477 	.word	0x20004477
20003f6c:	20004477 	.word	0x20004477
20003f70:	20004477 	.word	0x20004477
20003f74:	20004477 	.word	0x20004477
20003f78:	20004477 	.word	0x20004477
20003f7c:	20004477 	.word	0x20004477
20003f80:	20004477 	.word	0x20004477
20003f84:	2000437d 	.word	0x2000437d
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
20003f88:	687b      	ldr	r3, [r7, #4]
20003f8a:	699b      	ldr	r3, [r3, #24]
20003f8c:	f04f 0200 	mov.w	r2, #0
20003f90:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
20003f92:	687b      	ldr	r3, [r7, #4]
20003f94:	695b      	ldr	r3, [r3, #20]
20003f96:	687a      	ldr	r2, [r7, #4]
20003f98:	6852      	ldr	r2, [r2, #4]
20003f9a:	b2d2      	uxtb	r2, r2
20003f9c:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
20003f9e:	687b      	ldr	r3, [r7, #4]
20003fa0:	699b      	ldr	r3, [r3, #24]
20003fa2:	687a      	ldr	r2, [r7, #4]
20003fa4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20003fa6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
20003faa:	687b      	ldr	r3, [r7, #4]
20003fac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20003fae:	2b00      	cmp	r3, #0
20003fb0:	d104      	bne.n	20003fbc <mss_i2c_isr+0x3c0>
            {
                this_i2c->master_tx_idx = 0u;
20003fb2:	687b      	ldr	r3, [r7, #4]
20003fb4:	f04f 0200 	mov.w	r2, #0
20003fb8:	629a      	str	r2, [r3, #40]	; 0x28
20003fba:	e007      	b.n	20003fcc <mss_i2c_isr+0x3d0>
            }
            else if ( this_i2c->dir == READ_DIR)
20003fbc:	687b      	ldr	r3, [r7, #4]
20003fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20003fc0:	2b01      	cmp	r3, #1
20003fc2:	d103      	bne.n	20003fcc <mss_i2c_isr+0x3d0>
            {
                this_i2c->master_rx_idx = 0u;
20003fc4:	687b      	ldr	r3, [r7, #4]
20003fc6:	f04f 0200 	mov.w	r2, #0
20003fca:	639a      	str	r2, [r3, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
20003fcc:	687b      	ldr	r3, [r7, #4]
20003fce:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
20003fd2:	2b00      	cmp	r3, #0
20003fd4:	d004      	beq.n	20003fe0 <mss_i2c_isr+0x3e4>
            {
                this_i2c->is_transaction_pending = 0u;
20003fd6:	687b      	ldr	r3, [r7, #4]
20003fd8:	f04f 0200 	mov.w	r2, #0
20003fdc:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
20003fe0:	687b      	ldr	r3, [r7, #4]
20003fe2:	7a1a      	ldrb	r2, [r3, #8]
20003fe4:	687b      	ldr	r3, [r7, #4]
20003fe6:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
20003fea:	429a      	cmp	r2, r3
20003fec:	f000 8267 	beq.w	200044be <mss_i2c_isr+0x8c2>
            {
                this_i2c->transaction = this_i2c->pending_transaction;
20003ff0:	687b      	ldr	r3, [r7, #4]
20003ff2:	f893 2072 	ldrb.w	r2, [r3, #114]	; 0x72
20003ff6:	687b      	ldr	r3, [r7, #4]
20003ff8:	721a      	strb	r2, [r3, #8]
            }
            break;
20003ffa:	e269      	b.n	200044d0 <mss_i2c_isr+0x8d4>
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20003ffc:	687b      	ldr	r3, [r7, #4]
20003ffe:	699b      	ldr	r3, [r3, #24]
20004000:	f04f 0201 	mov.w	r2, #1
20004004:	615a      	str	r2, [r3, #20]
            break;
20004006:	e263      	b.n	200044d0 <mss_i2c_isr+0x8d4>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20004008:	687b      	ldr	r3, [r7, #4]
2000400a:	699b      	ldr	r3, [r3, #24]
2000400c:	f04f 0201 	mov.w	r2, #1
20004010:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20004012:	687b      	ldr	r3, [r7, #4]
20004014:	f04f 0202 	mov.w	r2, #2
20004018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
2000401c:	687b      	ldr	r3, [r7, #4]
2000401e:	f04f 0200 	mov.w	r2, #0
20004022:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
20004024:	6878      	ldr	r0, [r7, #4]
20004026:	f7ff fdd5 	bl	20003bd4 <enable_slave_if_required>
            break;
2000402a:	e251      	b.n	200044d0 <mss_i2c_isr+0x8d4>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
2000402c:	687b      	ldr	r3, [r7, #4]
2000402e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20004030:	687b      	ldr	r3, [r7, #4]
20004032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20004034:	429a      	cmp	r2, r3
20004036:	d20d      	bcs.n	20004054 <mss_i2c_isr+0x458>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
20004038:	687b      	ldr	r3, [r7, #4]
2000403a:	695a      	ldr	r2, [r3, #20]
2000403c:	687b      	ldr	r3, [r7, #4]
2000403e:	6a19      	ldr	r1, [r3, #32]
20004040:	687b      	ldr	r3, [r7, #4]
20004042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20004044:	4419      	add	r1, r3
20004046:	7809      	ldrb	r1, [r1, #0]
20004048:	7211      	strb	r1, [r2, #8]
2000404a:	f103 0201 	add.w	r2, r3, #1
2000404e:	687b      	ldr	r3, [r7, #4]
20004050:	629a      	str	r2, [r3, #40]	; 0x28
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
20004052:	e23d      	b.n	200044d0 <mss_i2c_isr+0x8d4>
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
20004054:	687b      	ldr	r3, [r7, #4]
20004056:	7a1b      	ldrb	r3, [r3, #8]
20004058:	2b03      	cmp	r3, #3
2000405a:	d109      	bne.n	20004070 <mss_i2c_isr+0x474>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
2000405c:	687b      	ldr	r3, [r7, #4]
2000405e:	f04f 0201 	mov.w	r2, #1
20004062:	62da      	str	r2, [r3, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20004064:	687b      	ldr	r3, [r7, #4]
20004066:	699b      	ldr	r3, [r3, #24]
20004068:	f04f 0201 	mov.w	r2, #1
2000406c:	615a      	str	r2, [r3, #20]
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
2000406e:	e22f      	b.n	200044d0 <mss_i2c_isr+0x8d4>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
20004070:	687b      	ldr	r3, [r7, #4]
20004072:	f04f 0200 	mov.w	r2, #0
20004076:	721a      	strb	r2, [r3, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
20004078:	687b      	ldr	r3, [r7, #4]
2000407a:	7c1b      	ldrb	r3, [r3, #16]
2000407c:	f003 0301 	and.w	r3, r3, #1
20004080:	737b      	strb	r3, [r7, #13]

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
20004082:	687b      	ldr	r3, [r7, #4]
20004084:	7b7a      	ldrb	r2, [r7, #13]
20004086:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                if ( hold_bus == 0u )
2000408a:	7b7b      	ldrb	r3, [r7, #13]
2000408c:	2b00      	cmp	r3, #0
2000408e:	d108      	bne.n	200040a2 <mss_i2c_isr+0x4a6>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
20004090:	687b      	ldr	r3, [r7, #4]
20004092:	699b      	ldr	r3, [r3, #24]
20004094:	f04f 0201 	mov.w	r2, #1
20004098:	611a      	str	r2, [r3, #16]
                    enable_slave_if_required(this_i2c);
2000409a:	6878      	ldr	r0, [r7, #4]
2000409c:	f7ff fd9a 	bl	20003bd4 <enable_slave_if_required>
200040a0:	e008      	b.n	200040b4 <mss_i2c_isr+0x4b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
200040a2:	687b      	ldr	r3, [r7, #4]
200040a4:	7c5b      	ldrb	r3, [r3, #17]
200040a6:	b25b      	sxtb	r3, r3
200040a8:	4618      	mov	r0, r3
200040aa:	f7ff fd75 	bl	20003b98 <NVIC_DisableIRQ>
                    clear_irq = 0u;
200040ae:	f04f 0300 	mov.w	r3, #0
200040b2:	73bb      	strb	r3, [r7, #14]
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
200040b4:	687b      	ldr	r3, [r7, #4]
200040b6:	f04f 0200 	mov.w	r2, #0
200040ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }
            break;
200040be:	e207      	b.n	200044d0 <mss_i2c_isr+0x8d4>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
200040c0:	687b      	ldr	r3, [r7, #4]
200040c2:	699b      	ldr	r3, [r3, #24]
200040c4:	f04f 0201 	mov.w	r2, #1
200040c8:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
200040ca:	687b      	ldr	r3, [r7, #4]
200040cc:	f04f 0202 	mov.w	r2, #2
200040d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200040d4:	687b      	ldr	r3, [r7, #4]
200040d6:	f04f 0200 	mov.w	r2, #0
200040da:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
200040dc:	6878      	ldr	r0, [r7, #4]
200040de:	f7ff fd79 	bl	20003bd4 <enable_slave_if_required>

            break;
200040e2:	e1f5      	b.n	200044d0 <mss_i2c_isr+0x8d4>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
200040e4:	687b      	ldr	r3, [r7, #4]
200040e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
200040e8:	2b01      	cmp	r3, #1
200040ea:	d905      	bls.n	200040f8 <mss_i2c_isr+0x4fc>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200040ec:	687b      	ldr	r3, [r7, #4]
200040ee:	699b      	ldr	r3, [r3, #24]
200040f0:	f04f 0201 	mov.w	r2, #1
200040f4:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
200040f6:	e1eb      	b.n	200044d0 <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->master_rx_size > 1u)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
            }
            else if(1u == this_i2c->master_rx_size)
200040f8:	687b      	ldr	r3, [r7, #4]
200040fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
200040fc:	2b01      	cmp	r3, #1
200040fe:	d105      	bne.n	2000410c <mss_i2c_isr+0x510>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20004100:	687b      	ldr	r3, [r7, #4]
20004102:	699b      	ldr	r3, [r3, #24]
20004104:	f04f 0200 	mov.w	r2, #0
20004108:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
2000410a:	e1e1      	b.n	200044d0 <mss_i2c_isr+0x8d4>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
2000410c:	687b      	ldr	r3, [r7, #4]
2000410e:	699b      	ldr	r3, [r3, #24]
20004110:	f04f 0201 	mov.w	r2, #1
20004114:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20004116:	687b      	ldr	r3, [r7, #4]
20004118:	699b      	ldr	r3, [r3, #24]
2000411a:	f04f 0201 	mov.w	r2, #1
2000411e:	611a      	str	r2, [r3, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
20004120:	687b      	ldr	r3, [r7, #4]
20004122:	f04f 0200 	mov.w	r2, #0
20004126:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
2000412a:	687b      	ldr	r3, [r7, #4]
2000412c:	f04f 0200 	mov.w	r2, #0
20004130:	721a      	strb	r2, [r3, #8]
            }
            break;
20004132:	e1cd      	b.n	200044d0 <mss_i2c_isr+0x8d4>
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20004134:	687b      	ldr	r3, [r7, #4]
20004136:	699b      	ldr	r3, [r3, #24]
20004138:	f04f 0201 	mov.w	r2, #1
2000413c:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
2000413e:	687b      	ldr	r3, [r7, #4]
20004140:	f04f 0202 	mov.w	r2, #2
20004144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20004148:	687b      	ldr	r3, [r7, #4]
2000414a:	f04f 0200 	mov.w	r2, #0
2000414e:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
20004150:	6878      	ldr	r0, [r7, #4]
20004152:	f7ff fd3f 	bl	20003bd4 <enable_slave_if_required>
            break;
20004156:	e1bb      	b.n	200044d0 <mss_i2c_isr+0x8d4>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
20004158:	687b      	ldr	r3, [r7, #4]
2000415a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000415c:	687b      	ldr	r3, [r7, #4]
2000415e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
20004160:	441a      	add	r2, r3
20004162:	6879      	ldr	r1, [r7, #4]
20004164:	6949      	ldr	r1, [r1, #20]
20004166:	7a09      	ldrb	r1, [r1, #8]
20004168:	b2c9      	uxtb	r1, r1
2000416a:	7011      	strb	r1, [r2, #0]
2000416c:	f103 0201 	add.w	r2, r3, #1
20004170:	687b      	ldr	r3, [r7, #4]
20004172:	639a      	str	r2, [r3, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
20004174:	687b      	ldr	r3, [r7, #4]
20004176:	6b9a      	ldr	r2, [r3, #56]	; 0x38
20004178:	687b      	ldr	r3, [r7, #4]
2000417a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
2000417c:	f103 33ff 	add.w	r3, r3, #4294967295
20004180:	429a      	cmp	r2, r3
20004182:	f0c0 819e 	bcc.w	200044c2 <mss_i2c_isr+0x8c6>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20004186:	687b      	ldr	r3, [r7, #4]
20004188:	699b      	ldr	r3, [r3, #24]
2000418a:	f04f 0200 	mov.w	r2, #0
2000418e:	609a      	str	r2, [r3, #8]
            }
            break;
20004190:	e19e      	b.n	200044d0 <mss_i2c_isr+0x8d4>
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
20004192:	687b      	ldr	r3, [r7, #4]
20004194:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20004196:	687b      	ldr	r3, [r7, #4]
20004198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
2000419a:	4413      	add	r3, r2
2000419c:	687a      	ldr	r2, [r7, #4]
2000419e:	6952      	ldr	r2, [r2, #20]
200041a0:	7a12      	ldrb	r2, [r2, #8]
200041a2:	b2d2      	uxtb	r2, r2
200041a4:	701a      	strb	r2, [r3, #0]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
200041a6:	687b      	ldr	r3, [r7, #4]
200041a8:	7c1b      	ldrb	r3, [r3, #16]
200041aa:	f003 0301 	and.w	r3, r3, #1
200041ae:	737b      	strb	r3, [r7, #13]

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
200041b0:	687b      	ldr	r3, [r7, #4]
200041b2:	7b7a      	ldrb	r2, [r7, #13]
200041b4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
            if ( hold_bus == 0u )
200041b8:	7b7b      	ldrb	r3, [r7, #13]
200041ba:	2b00      	cmp	r3, #0
200041bc:	d108      	bne.n	200041d0 <mss_i2c_isr+0x5d4>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
200041be:	687b      	ldr	r3, [r7, #4]
200041c0:	699b      	ldr	r3, [r3, #24]
200041c2:	f04f 0201 	mov.w	r2, #1
200041c6:	611a      	str	r2, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
200041c8:	6878      	ldr	r0, [r7, #4]
200041ca:	f7ff fd03 	bl	20003bd4 <enable_slave_if_required>
200041ce:	e008      	b.n	200041e2 <mss_i2c_isr+0x5e6>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
200041d0:	687b      	ldr	r3, [r7, #4]
200041d2:	7c5b      	ldrb	r3, [r3, #17]
200041d4:	b25b      	sxtb	r3, r3
200041d6:	4618      	mov	r0, r3
200041d8:	f7ff fcde 	bl	20003b98 <NVIC_DisableIRQ>
                clear_irq = 0u;
200041dc:	f04f 0300 	mov.w	r3, #0
200041e0:	73bb      	strb	r3, [r7, #14]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200041e2:	687b      	ldr	r3, [r7, #4]
200041e4:	f04f 0200 	mov.w	r2, #0
200041e8:	721a      	strb	r2, [r3, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
200041ea:	687b      	ldr	r3, [r7, #4]
200041ec:	f04f 0200 	mov.w	r2, #0
200041f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            break;
200041f4:	e16c      	b.n	200044d0 <mss_i2c_isr+0x8d4>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200041f6:	687b      	ldr	r3, [r7, #4]
200041f8:	699b      	ldr	r3, [r3, #24]
200041fa:	f04f 0201 	mov.w	r2, #1
200041fe:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
20004200:	687b      	ldr	r3, [r7, #4]
20004202:	f04f 0200 	mov.w	r2, #0
20004206:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
20004208:	687b      	ldr	r3, [r7, #4]
2000420a:	f04f 0200 	mov.w	r2, #0
2000420e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20004212:	687b      	ldr	r3, [r7, #4]
20004214:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
20004218:	2b00      	cmp	r3, #0
2000421a:	f000 8154 	beq.w	200044c6 <mss_i2c_isr+0x8ca>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
2000421e:	687b      	ldr	r3, [r7, #4]
20004220:	699b      	ldr	r3, [r3, #24]
20004222:	f04f 0201 	mov.w	r2, #1
20004226:	615a      	str	r2, [r3, #20]
            }
            break;
20004228:	e152      	b.n	200044d0 <mss_i2c_isr+0x8d4>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
2000422a:	687b      	ldr	r3, [r7, #4]
2000422c:	f04f 0201 	mov.w	r2, #1
20004230:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
20004234:	687b      	ldr	r3, [r7, #4]
20004236:	f04f 0204 	mov.w	r2, #4
2000423a:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_rx_idx = 0u;
2000423c:	687b      	ldr	r3, [r7, #4]
2000423e:	f04f 0200 	mov.w	r2, #0
20004242:	659a      	str	r2, [r3, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
20004244:	687b      	ldr	r3, [r7, #4]
20004246:	f04f 0200 	mov.w	r2, #0
2000424a:	60da      	str	r2, [r3, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
2000424c:	687b      	ldr	r3, [r7, #4]
2000424e:	699b      	ldr	r3, [r3, #24]
20004250:	695b      	ldr	r3, [r3, #20]
20004252:	2b00      	cmp	r3, #0
20004254:	d009      	beq.n	2000426a <mss_i2c_isr+0x66e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
20004256:	687b      	ldr	r3, [r7, #4]
20004258:	699b      	ldr	r3, [r3, #24]
2000425a:	f04f 0200 	mov.w	r2, #0
2000425e:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
20004260:	687b      	ldr	r3, [r7, #4]
20004262:	f04f 0201 	mov.w	r2, #1
20004266:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
2000426a:	687b      	ldr	r3, [r7, #4]
2000426c:	f04f 0201 	mov.w	r2, #1
20004270:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
20004274:	e12c      	b.n	200044d0 <mss_i2c_isr+0x8d4>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
20004276:	687b      	ldr	r3, [r7, #4]
20004278:	6d1b      	ldr	r3, [r3, #80]	; 0x50
2000427a:	2b00      	cmp	r3, #0
2000427c:	d01c      	beq.n	200042b8 <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
2000427e:	687b      	ldr	r3, [r7, #4]
20004280:	6d9a      	ldr	r2, [r3, #88]	; 0x58
20004282:	687b      	ldr	r3, [r7, #4]
20004284:	6d5b      	ldr	r3, [r3, #84]	; 0x54
             * beginning of the received write data. */
            break;
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
20004286:	429a      	cmp	r2, r3
20004288:	d216      	bcs.n	200042b8 <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
            {
                data = this_i2c->hw_reg->DATA;
2000428a:	687b      	ldr	r3, [r7, #4]
2000428c:	695b      	ldr	r3, [r3, #20]
2000428e:	7a1b      	ldrb	r3, [r3, #8]
20004290:	733b      	strb	r3, [r7, #12]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
20004292:	687b      	ldr	r3, [r7, #4]
20004294:	6d1a      	ldr	r2, [r3, #80]	; 0x50
20004296:	687b      	ldr	r3, [r7, #4]
20004298:	6d9b      	ldr	r3, [r3, #88]	; 0x58
2000429a:	441a      	add	r2, r3
2000429c:	7b39      	ldrb	r1, [r7, #12]
2000429e:	7011      	strb	r1, [r2, #0]
200042a0:	f103 0201 	add.w	r2, r3, #1
200042a4:	687b      	ldr	r3, [r7, #4]
200042a6:	659a      	str	r2, [r3, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
200042a8:	687b      	ldr	r3, [r7, #4]
200042aa:	68db      	ldr	r3, [r3, #12]
200042ac:	ea4f 2203 	mov.w	r2, r3, lsl #8
200042b0:	7b3b      	ldrb	r3, [r7, #12]
200042b2:	441a      	add	r2, r3
200042b4:	687b      	ldr	r3, [r7, #4]
200042b6:	60da      	str	r2, [r3, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
200042b8:	687b      	ldr	r3, [r7, #4]
200042ba:	6d9a      	ldr	r2, [r3, #88]	; 0x58
200042bc:	687b      	ldr	r3, [r7, #4]
200042be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
200042c0:	429a      	cmp	r2, r3
200042c2:	f0c0 8102 	bcc.w	200044ca <mss_i2c_isr+0x8ce>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
200042c6:	687b      	ldr	r3, [r7, #4]
200042c8:	699b      	ldr	r3, [r3, #24]
200042ca:	f04f 0200 	mov.w	r2, #0
200042ce:	609a      	str	r2, [r3, #8]
            }
            break;
200042d0:	e0fe      	b.n	200044d0 <mss_i2c_isr+0x8d4>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
200042d2:	687b      	ldr	r3, [r7, #4]
200042d4:	7a1b      	ldrb	r3, [r3, #8]
200042d6:	2b04      	cmp	r3, #4
200042d8:	d135      	bne.n	20004346 <mss_i2c_isr+0x74a>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
200042da:	687b      	ldr	r3, [r7, #4]
200042dc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
200042de:	687b      	ldr	r3, [r7, #4]
200042e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
200042e2:	429a      	cmp	r2, r3
200042e4:	d103      	bne.n	200042ee <mss_i2c_isr+0x6f2>
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
200042e6:	687b      	ldr	r3, [r7, #4]
200042e8:	68da      	ldr	r2, [r3, #12]
200042ea:	687b      	ldr	r3, [r7, #4]
200042ec:	64da      	str	r2, [r3, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
200042ee:	687b      	ldr	r3, [r7, #4]
200042f0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
200042f2:	2b00      	cmp	r3, #0
200042f4:	d021      	beq.n	2000433a <mss_i2c_isr+0x73e>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
200042f6:	687b      	ldr	r3, [r7, #4]
200042f8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
200042fa:	687a      	ldr	r2, [r7, #4]
200042fc:	6d11      	ldr	r1, [r2, #80]	; 0x50
200042fe:	687a      	ldr	r2, [r7, #4]
20004300:	6d92      	ldr	r2, [r2, #88]	; 0x58
20004302:	b292      	uxth	r2, r2
20004304:	6878      	ldr	r0, [r7, #4]
20004306:	4798      	blx	r3
20004308:	4603      	mov	r3, r0
2000430a:	73fb      	strb	r3, [r7, #15]
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
2000430c:	7bfb      	ldrb	r3, [r7, #15]
2000430e:	2b00      	cmp	r3, #0
20004310:	d108      	bne.n	20004324 <mss_i2c_isr+0x728>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
20004312:	6878      	ldr	r0, [r7, #4]
20004314:	f7ff fc5e 	bl	20003bd4 <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20004318:	687b      	ldr	r3, [r7, #4]
2000431a:	699b      	ldr	r3, [r3, #24]
2000431c:	f04f 0201 	mov.w	r2, #1
20004320:	609a      	str	r2, [r3, #8]
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20004322:	e017      	b.n	20004354 <mss_i2c_isr+0x758>
                             enable_slave_if_required(this_i2c);
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
20004324:	687b      	ldr	r3, [r7, #4]
20004326:	699b      	ldr	r3, [r3, #24]
20004328:	f04f 0200 	mov.w	r2, #0
2000432c:	609a      	str	r2, [r3, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
2000432e:	687b      	ldr	r3, [r7, #4]
20004330:	f04f 0200 	mov.w	r2, #0
20004334:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20004338:	e00c      	b.n	20004354 <mss_i2c_isr+0x758>
2000433a:	687b      	ldr	r3, [r7, #4]
2000433c:	699b      	ldr	r3, [r3, #24]
2000433e:	f04f 0201 	mov.w	r2, #1
20004342:	609a      	str	r2, [r3, #8]
20004344:	e006      	b.n	20004354 <mss_i2c_isr+0x758>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
20004346:	687b      	ldr	r3, [r7, #4]
20004348:	f04f 0200 	mov.w	r2, #0
2000434c:	64da      	str	r2, [r3, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
2000434e:	6878      	ldr	r0, [r7, #4]
20004350:	f7ff fc40 	bl	20003bd4 <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
20004354:	687b      	ldr	r3, [r7, #4]
20004356:	f04f 0200 	mov.w	r2, #0
2000435a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
2000435e:	687b      	ldr	r3, [r7, #4]
20004360:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
20004364:	2b00      	cmp	r3, #0
20004366:	d004      	beq.n	20004372 <mss_i2c_isr+0x776>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20004368:	687b      	ldr	r3, [r7, #4]
2000436a:	699b      	ldr	r3, [r3, #24]
2000436c:	f04f 0201 	mov.w	r2, #1
20004370:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20004372:	687b      	ldr	r3, [r7, #4]
20004374:	f04f 0200 	mov.w	r2, #0
20004378:	721a      	strb	r2, [r3, #8]
            break;
2000437a:	e0a9      	b.n	200044d0 <mss_i2c_isr+0x8d4>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
2000437c:	687b      	ldr	r3, [r7, #4]
2000437e:	f04f 0200 	mov.w	r2, #0
20004382:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
20004384:	687b      	ldr	r3, [r7, #4]
20004386:	f04f 0200 	mov.w	r2, #0
2000438a:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
2000438c:	687b      	ldr	r3, [r7, #4]
2000438e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
20004392:	b2db      	uxtb	r3, r3
20004394:	2b01      	cmp	r3, #1
20004396:	d104      	bne.n	200043a2 <mss_i2c_isr+0x7a6>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
20004398:	687b      	ldr	r3, [r7, #4]
2000439a:	f04f 0202 	mov.w	r2, #2
2000439e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
200043a2:	6878      	ldr	r0, [r7, #4]
200043a4:	f7ff fc16 	bl	20003bd4 <enable_slave_if_required>

            break;
200043a8:	e092      	b.n	200044d0 <mss_i2c_isr+0x8d4>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
200043aa:	7afb      	ldrb	r3, [r7, #11]
200043ac:	b2db      	uxtb	r3, r3
200043ae:	2ba8      	cmp	r3, #168	; 0xa8
200043b0:	d11b      	bne.n	200043ea <mss_i2c_isr+0x7ee>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
200043b2:	687b      	ldr	r3, [r7, #4]
200043b4:	f04f 0205 	mov.w	r2, #5
200043b8:	721a      	strb	r2, [r3, #8]
                this_i2c->random_read_addr = 0u;
200043ba:	687b      	ldr	r3, [r7, #4]
200043bc:	f04f 0200 	mov.w	r2, #0
200043c0:	60da      	str	r2, [r3, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
200043c2:	687b      	ldr	r3, [r7, #4]
200043c4:	f04f 0201 	mov.w	r2, #1
200043c8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
200043cc:	687b      	ldr	r3, [r7, #4]
200043ce:	699b      	ldr	r3, [r3, #24]
200043d0:	695b      	ldr	r3, [r3, #20]
200043d2:	2b00      	cmp	r3, #0
200043d4:	d009      	beq.n	200043ea <mss_i2c_isr+0x7ee>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
200043d6:	687b      	ldr	r3, [r7, #4]
200043d8:	699b      	ldr	r3, [r3, #24]
200043da:	f04f 0200 	mov.w	r2, #0
200043de:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
200043e0:	687b      	ldr	r3, [r7, #4]
200043e2:	f04f 0201 	mov.w	r2, #1
200043e6:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
200043ea:	687b      	ldr	r3, [r7, #4]
200043ec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
200043ee:	687b      	ldr	r3, [r7, #4]
200043f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200043f2:	429a      	cmp	r2, r3
200043f4:	d305      	bcc.n	20004402 <mss_i2c_isr+0x806>
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
200043f6:	687b      	ldr	r3, [r7, #4]
200043f8:	695b      	ldr	r3, [r3, #20]
200043fa:	f04f 32ff 	mov.w	r2, #4294967295
200043fe:	721a      	strb	r2, [r3, #8]
20004400:	e00c      	b.n	2000441c <mss_i2c_isr+0x820>
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
20004402:	687b      	ldr	r3, [r7, #4]
20004404:	695a      	ldr	r2, [r3, #20]
20004406:	687b      	ldr	r3, [r7, #4]
20004408:	6c59      	ldr	r1, [r3, #68]	; 0x44
2000440a:	687b      	ldr	r3, [r7, #4]
2000440c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
2000440e:	4419      	add	r1, r3
20004410:	7809      	ldrb	r1, [r1, #0]
20004412:	7211      	strb	r1, [r2, #8]
20004414:	f103 0201 	add.w	r2, r3, #1
20004418:	687b      	ldr	r3, [r7, #4]
2000441a:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
2000441c:	687b      	ldr	r3, [r7, #4]
2000441e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
20004420:	687b      	ldr	r3, [r7, #4]
20004422:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20004424:	429a      	cmp	r2, r3
20004426:	d352      	bcc.n	200044ce <mss_i2c_isr+0x8d2>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20004428:	687b      	ldr	r3, [r7, #4]
2000442a:	699b      	ldr	r3, [r3, #24]
2000442c:	f04f 0200 	mov.w	r2, #0
20004430:	609a      	str	r2, [r3, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
20004432:	687b      	ldr	r3, [r7, #4]
20004434:	f04f 0200 	mov.w	r2, #0
20004438:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            break;
2000443a:	e049      	b.n	200044d0 <mss_i2c_isr+0x8d4>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
2000443c:	687b      	ldr	r3, [r7, #4]
2000443e:	f04f 0200 	mov.w	r2, #0
20004442:	64da      	str	r2, [r3, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20004444:	687b      	ldr	r3, [r7, #4]
20004446:	699b      	ldr	r3, [r3, #24]
20004448:	f04f 0201 	mov.w	r2, #1
2000444c:	609a      	str	r2, [r3, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
2000444e:	687b      	ldr	r3, [r7, #4]
20004450:	f04f 0200 	mov.w	r2, #0
20004454:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20004458:	687b      	ldr	r3, [r7, #4]
2000445a:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
2000445e:	2b00      	cmp	r3, #0
20004460:	d004      	beq.n	2000446c <mss_i2c_isr+0x870>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20004462:	687b      	ldr	r3, [r7, #4]
20004464:	699b      	ldr	r3, [r3, #24]
20004466:	f04f 0201 	mov.w	r2, #1
2000446a:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
2000446c:	687b      	ldr	r3, [r7, #4]
2000446e:	f04f 0200 	mov.w	r2, #0
20004472:	721a      	strb	r2, [r3, #8]
            break;
20004474:	e02c      	b.n	200044d0 <mss_i2c_isr+0x8d4>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
20004476:	687b      	ldr	r3, [r7, #4]
20004478:	699b      	ldr	r3, [r3, #24]
2000447a:	f04f 0200 	mov.w	r2, #0
2000447e:	615a      	str	r2, [r3, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20004480:	687b      	ldr	r3, [r7, #4]
20004482:	f04f 0200 	mov.w	r2, #0
20004486:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
20004488:	687b      	ldr	r3, [r7, #4]
2000448a:	f04f 0200 	mov.w	r2, #0
2000448e:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
20004490:	687b      	ldr	r3, [r7, #4]
20004492:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
20004496:	b2db      	uxtb	r3, r3
20004498:	2b01      	cmp	r3, #1
2000449a:	d104      	bne.n	200044a6 <mss_i2c_isr+0x8aa>
            {
                this_i2c->master_status = MSS_I2C_FAILED;
2000449c:	687b      	ldr	r3, [r7, #4]
2000449e:	f04f 0202 	mov.w	r2, #2
200044a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
200044a6:	687b      	ldr	r3, [r7, #4]
200044a8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
200044ac:	b2db      	uxtb	r3, r3
200044ae:	2b01      	cmp	r3, #1
200044b0:	d10e      	bne.n	200044d0 <mss_i2c_isr+0x8d4>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
200044b2:	687b      	ldr	r3, [r7, #4]
200044b4:	f04f 0202 	mov.w	r2, #2
200044b8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
200044bc:	e008      	b.n	200044d0 <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
            {
                this_i2c->transaction = this_i2c->pending_transaction;
            }
            break;
200044be:	bf00      	nop
200044c0:	e006      	b.n	200044d0 <mss_i2c_isr+0x8d4>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            break;
200044c2:	bf00      	nop
200044c4:	e004      	b.n	200044d0 <mss_i2c_isr+0x8d4>
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
            }
            break;
200044c6:	bf00      	nop
200044c8:	e002      	b.n	200044d0 <mss_i2c_isr+0x8d4>
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
            }
            break;
200044ca:	bf00      	nop
200044cc:	e000      	b.n	200044d0 <mss_i2c_isr+0x8d4>
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
            }
            break;
200044ce:	bf00      	nop


            break;
    }
    
    if ( clear_irq )
200044d0:	7bbb      	ldrb	r3, [r7, #14]
200044d2:	2b00      	cmp	r3, #0
200044d4:	d004      	beq.n	200044e0 <mss_i2c_isr+0x8e4>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
200044d6:	687b      	ldr	r3, [r7, #4]
200044d8:	699b      	ldr	r3, [r3, #24]
200044da:	f04f 0200 	mov.w	r2, #0
200044de:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
200044e0:	687b      	ldr	r3, [r7, #4]
200044e2:	695b      	ldr	r3, [r3, #20]
200044e4:	791b      	ldrb	r3, [r3, #4]
200044e6:	72fb      	strb	r3, [r7, #11]
}
200044e8:	f107 0710 	add.w	r7, r7, #16
200044ec:	46bd      	mov	sp, r7
200044ee:	bd80      	pop	{r7, pc}

200044f0 <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
200044f0:	4668      	mov	r0, sp
200044f2:	f020 0107 	bic.w	r1, r0, #7
200044f6:	468d      	mov	sp, r1
200044f8:	b589      	push	{r0, r3, r7, lr}
200044fa:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c0 );
200044fc:	f64d 7008 	movw	r0, #57096	; 0xdf08
20004500:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004504:	f7ff fb7a 	bl	20003bfc <mss_i2c_isr>
}
20004508:	46bd      	mov	sp, r7
2000450a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000450e:	4685      	mov	sp, r0
20004510:	4770      	bx	lr
20004512:	bf00      	nop

20004514 <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
20004514:	4668      	mov	r0, sp
20004516:	f020 0107 	bic.w	r1, r0, #7
2000451a:	468d      	mov	sp, r1
2000451c:	b589      	push	{r0, r3, r7, lr}
2000451e:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c1 );
20004520:	f64d 707c 	movw	r0, #57212	; 0xdf7c
20004524:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004528:	f7ff fb68 	bl	20003bfc <mss_i2c_isr>
}
2000452c:	46bd      	mov	sp, r7
2000452e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20004532:	4685      	mov	sp, r0
20004534:	4770      	bx	lr
20004536:	bf00      	nop

20004538 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
20004538:	b480      	push	{r7}
2000453a:	b085      	sub	sp, #20
2000453c:	af00      	add	r7, sp, #0
2000453e:	4603      	mov	r3, r0
20004540:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
20004542:	79fb      	ldrb	r3, [r7, #7]
20004544:	60fb      	str	r3, [r7, #12]
    
    ASSERT(gpio_idx < NB_OF_GPIO);
20004546:	68fb      	ldr	r3, [r7, #12]
20004548:	2b1f      	cmp	r3, #31
2000454a:	d900      	bls.n	2000454e <MSS_GPIO_clear_irq+0x16>
2000454c:	be00      	bkpt	0x0000
    
    if(gpio_idx < NB_OF_GPIO)
2000454e:	68fb      	ldr	r3, [r7, #12]
20004550:	2b1f      	cmp	r3, #31
20004552:	d80a      	bhi.n	2000456a <MSS_GPIO_clear_irq+0x32>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
20004554:	f243 0300 	movw	r3, #12288	; 0x3000
20004558:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000455c:	68fa      	ldr	r2, [r7, #12]
2000455e:	f04f 0101 	mov.w	r1, #1
20004562:	fa01 f202 	lsl.w	r2, r1, r2
20004566:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
    __ASM volatile ("dsb");
2000456a:	f3bf 8f4f 	dsb	sy

}
2000456e:	f107 0714 	add.w	r7, r7, #20
20004572:	46bd      	mov	sp, r7
20004574:	bc80      	pop	{r7}
20004576:	4770      	bx	lr

20004578 <SystemInit>:

/***************************************************************************//**
 * See system_m2sxxx.h for details.
 */
void SystemInit(void)
{
20004578:	b580      	push	{r7, lr}
2000457a:	af00      	add	r7, sp, #0
     */
#if (MSS_SYS_FACC_INIT_BY_CORTEX == 1)
    complete_clock_config();
#endif

    silicon_workarounds();
2000457c:	f000 f838 	bl	200045f0 <silicon_workarounds>
    /*--------------------------------------------------------------------------
     * Set STKALIGN to ensure exception stacking starts on 8 bytes address
     * boundary. This ensures compliance with the "Procedure Call Standards for
     * the ARM Architecture" (AAPCS).
     */
    SCB->CCR |= SCB_CCR_STKALIGN_Msk;
20004580:	f64e 5300 	movw	r3, #60672	; 0xed00
20004584:	f2ce 0300 	movt	r3, #57344	; 0xe000
20004588:	f64e 5200 	movw	r2, #60672	; 0xed00
2000458c:	f2ce 0200 	movt	r2, #57344	; 0xe000
20004590:	6952      	ldr	r2, [r2, #20]
20004592:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20004596:	615a      	str	r2, [r3, #20]
#endif

    /*--------------------------------------------------------------------------
     * Call user defined configuration function.
     */
    mscc_post_hw_cfg_init();
20004598:	f7fb ff4c 	bl	20000434 <mscc_post_hw_cfg_init>
    do
    {
        init_done = CORE_SF2_CFG->INIT_DONE & INIT_DONE_MASK;
    } while (0u == init_done);
#endif
}
2000459c:	bd80      	pop	{r7, pc}
2000459e:	bf00      	nop

200045a0 <get_silicon_revision>:

/*------------------------------------------------------------------------------
  Retrieve silicon revision from system registers.
 */
static uint32_t get_silicon_revision(void)
{
200045a0:	b480      	push	{r7}
200045a2:	b083      	sub	sp, #12
200045a4:	af00      	add	r7, sp, #0
    uint32_t silicon_revision;
    uint32_t device_version;

    device_version = SYSREG->DEVICE_VERSION;
200045a6:	f248 0300 	movw	r3, #32768	; 0x8000
200045aa:	f2c4 0303 	movt	r3, #16387	; 0x4003
200045ae:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
200045b2:	607b      	str	r3, [r7, #4]
    switch(device_version)
200045b4:	687a      	ldr	r2, [r7, #4]
200045b6:	f64f 0302 	movw	r3, #63490	; 0xf802
200045ba:	429a      	cmp	r2, r3
200045bc:	d006      	beq.n	200045cc <get_silicon_revision+0x2c>
200045be:	f64f 0302 	movw	r3, #63490	; 0xf802
200045c2:	f2c0 0301 	movt	r3, #1
200045c6:	429a      	cmp	r2, r3
200045c8:	d004      	beq.n	200045d4 <get_silicon_revision+0x34>
200045ca:	e007      	b.n	200045dc <get_silicon_revision+0x3c>
    {
        case 0x0000F802:
            silicon_revision = M2S050_REV_A_SILICON;
200045cc:	f04f 0301 	mov.w	r3, #1
200045d0:	603b      	str	r3, [r7, #0]
            break;
200045d2:	e006      	b.n	200045e2 <get_silicon_revision+0x42>

        case 0x0001F802:
            silicon_revision = M2S050_REV_B_SILICON;
200045d4:	f04f 0302 	mov.w	r3, #2
200045d8:	603b      	str	r3, [r7, #0]
            break;
200045da:	e002      	b.n	200045e2 <get_silicon_revision+0x42>

        default:
            silicon_revision = UNKNOWN_SILICON_REV;
200045dc:	f04f 0300 	mov.w	r3, #0
200045e0:	603b      	str	r3, [r7, #0]
            break;
    }

    return silicon_revision;
200045e2:	683b      	ldr	r3, [r7, #0]
}
200045e4:	4618      	mov	r0, r3
200045e6:	f107 070c 	add.w	r7, r7, #12
200045ea:	46bd      	mov	sp, r7
200045ec:	bc80      	pop	{r7}
200045ee:	4770      	bx	lr

200045f0 <silicon_workarounds>:

/*------------------------------------------------------------------------------
  Workarounds for various silicon versions.
 */
static void silicon_workarounds(void)
{
200045f0:	b580      	push	{r7, lr}
200045f2:	b082      	sub	sp, #8
200045f4:	af00      	add	r7, sp, #0
    uint32_t silicon_revision;

    silicon_revision = get_silicon_revision();
200045f6:	f7ff ffd3 	bl	200045a0 <get_silicon_revision>
200045fa:	4603      	mov	r3, r0
200045fc:	607b      	str	r3, [r7, #4]

    switch(silicon_revision)
200045fe:	687b      	ldr	r3, [r7, #4]
20004600:	2b01      	cmp	r3, #1
20004602:	d101      	bne.n	20004608 <silicon_workarounds+0x18>
    {
        case M2S050_REV_A_SILICON:
            m2s050_rev_a_workarounds();
20004604:	f000 f804 	bl	20004610 <m2s050_rev_a_workarounds>
        case UNKNOWN_SILICON_REV:
            /* Fall through. */
        default:
            break;
    }
}
20004608:	f107 0708 	add.w	r7, r7, #8
2000460c:	46bd      	mov	sp, r7
2000460e:	bd80      	pop	{r7, pc}

20004610 <m2s050_rev_a_workarounds>:

/*------------------------------------------------------------------------------
  Silicon workarounds for M2S050 rev A.
 */
static void m2s050_rev_a_workarounds(void)
{
20004610:	b480      	push	{r7}
20004612:	af00      	add	r7, sp, #0
    /*--------------------------------------------------------------------------
     * Work around a couple of silicon issues:
     */
    /* DDR_CLK_EN <- 1 */
    SYSREG->MSSDDR_FACC1_CR |= (uint32_t)1 << DDR_CLK_EN_SHIFT;
20004614:	f248 0300 	movw	r3, #32768	; 0x8000
20004618:	f2c4 0303 	movt	r3, #16387	; 0x4003
2000461c:	f248 0200 	movw	r2, #32768	; 0x8000
20004620:	f2c4 0203 	movt	r2, #16387	; 0x4003
20004624:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
20004628:	f442 7280 	orr.w	r2, r2, #256	; 0x100
2000462c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

    /* CONTROLLER_PLL_INIT <- 0 */
    SYSREG->MSSDDR_FACC1_CR = SYSREG->MSSDDR_FACC1_CR & ~CONTROLLER_PLL_INIT_MASK;
20004630:	f248 0300 	movw	r3, #32768	; 0x8000
20004634:	f2c4 0303 	movt	r3, #16387	; 0x4003
20004638:	f248 0200 	movw	r2, #32768	; 0x8000
2000463c:	f2c4 0203 	movt	r2, #16387	; 0x4003
20004640:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
20004644:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
20004648:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
}
2000464c:	46bd      	mov	sp, r7
2000464e:	bc80      	pop	{r7}
20004650:	4770      	bx	lr
20004652:	bf00      	nop

20004654 <__libc_init_array>:
20004654:	b570      	push	{r4, r5, r6, lr}
20004656:	f649 76f4 	movw	r6, #40948	; 0x9ff4
2000465a:	f649 75f4 	movw	r5, #40948	; 0x9ff4
2000465e:	f2c2 0600 	movt	r6, #8192	; 0x2000
20004662:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004666:	1b76      	subs	r6, r6, r5
20004668:	10b6      	asrs	r6, r6, #2
2000466a:	d006      	beq.n	2000467a <__libc_init_array+0x26>
2000466c:	2400      	movs	r4, #0
2000466e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20004672:	3401      	adds	r4, #1
20004674:	4798      	blx	r3
20004676:	42a6      	cmp	r6, r4
20004678:	d8f9      	bhi.n	2000466e <__libc_init_array+0x1a>
2000467a:	f649 75f4 	movw	r5, #40948	; 0x9ff4
2000467e:	f649 76f8 	movw	r6, #40952	; 0x9ff8
20004682:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004686:	f2c2 0600 	movt	r6, #8192	; 0x2000
2000468a:	1b76      	subs	r6, r6, r5
2000468c:	f005 fca6 	bl	20009fdc <_init>
20004690:	10b6      	asrs	r6, r6, #2
20004692:	d006      	beq.n	200046a2 <__libc_init_array+0x4e>
20004694:	2400      	movs	r4, #0
20004696:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
2000469a:	3401      	adds	r4, #1
2000469c:	4798      	blx	r3
2000469e:	42a6      	cmp	r6, r4
200046a0:	d8f9      	bhi.n	20004696 <__libc_init_array+0x42>
200046a2:	bd70      	pop	{r4, r5, r6, pc}

200046a4 <free>:
200046a4:	f24b 033c 	movw	r3, #45116	; 0xb03c
200046a8:	4601      	mov	r1, r0
200046aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200046ae:	6818      	ldr	r0, [r3, #0]
200046b0:	f000 bc36 	b.w	20004f20 <_free_r>

200046b4 <malloc>:
200046b4:	f24b 033c 	movw	r3, #45116	; 0xb03c
200046b8:	4601      	mov	r1, r0
200046ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200046be:	6818      	ldr	r0, [r3, #0]
200046c0:	f000 b800 	b.w	200046c4 <_malloc_r>

200046c4 <_malloc_r>:
200046c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200046c8:	f101 040b 	add.w	r4, r1, #11
200046cc:	2c16      	cmp	r4, #22
200046ce:	b083      	sub	sp, #12
200046d0:	4606      	mov	r6, r0
200046d2:	d82f      	bhi.n	20004734 <_malloc_r+0x70>
200046d4:	2300      	movs	r3, #0
200046d6:	2410      	movs	r4, #16
200046d8:	428c      	cmp	r4, r1
200046da:	bf2c      	ite	cs
200046dc:	4619      	movcs	r1, r3
200046de:	f043 0101 	orrcc.w	r1, r3, #1
200046e2:	2900      	cmp	r1, #0
200046e4:	d130      	bne.n	20004748 <_malloc_r+0x84>
200046e6:	4630      	mov	r0, r6
200046e8:	f000 fb28 	bl	20004d3c <__malloc_lock>
200046ec:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
200046f0:	d22e      	bcs.n	20004750 <_malloc_r+0x8c>
200046f2:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
200046f6:	f24b 1530 	movw	r5, #45360	; 0xb130
200046fa:	f2c2 0500 	movt	r5, #8192	; 0x2000
200046fe:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
20004702:	68d3      	ldr	r3, [r2, #12]
20004704:	4293      	cmp	r3, r2
20004706:	f000 8206 	beq.w	20004b16 <_malloc_r+0x452>
2000470a:	685a      	ldr	r2, [r3, #4]
2000470c:	f103 0508 	add.w	r5, r3, #8
20004710:	68d9      	ldr	r1, [r3, #12]
20004712:	4630      	mov	r0, r6
20004714:	f022 0c03 	bic.w	ip, r2, #3
20004718:	689a      	ldr	r2, [r3, #8]
2000471a:	4463      	add	r3, ip
2000471c:	685c      	ldr	r4, [r3, #4]
2000471e:	608a      	str	r2, [r1, #8]
20004720:	f044 0401 	orr.w	r4, r4, #1
20004724:	60d1      	str	r1, [r2, #12]
20004726:	605c      	str	r4, [r3, #4]
20004728:	f000 fb0a 	bl	20004d40 <__malloc_unlock>
2000472c:	4628      	mov	r0, r5
2000472e:	b003      	add	sp, #12
20004730:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004734:	f024 0407 	bic.w	r4, r4, #7
20004738:	0fe3      	lsrs	r3, r4, #31
2000473a:	428c      	cmp	r4, r1
2000473c:	bf2c      	ite	cs
2000473e:	4619      	movcs	r1, r3
20004740:	f043 0101 	orrcc.w	r1, r3, #1
20004744:	2900      	cmp	r1, #0
20004746:	d0ce      	beq.n	200046e6 <_malloc_r+0x22>
20004748:	230c      	movs	r3, #12
2000474a:	2500      	movs	r5, #0
2000474c:	6033      	str	r3, [r6, #0]
2000474e:	e7ed      	b.n	2000472c <_malloc_r+0x68>
20004750:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20004754:	bf04      	itt	eq
20004756:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
2000475a:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
2000475e:	f040 8090 	bne.w	20004882 <_malloc_r+0x1be>
20004762:	f24b 1530 	movw	r5, #45360	; 0xb130
20004766:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000476a:	1828      	adds	r0, r5, r0
2000476c:	68c3      	ldr	r3, [r0, #12]
2000476e:	4298      	cmp	r0, r3
20004770:	d106      	bne.n	20004780 <_malloc_r+0xbc>
20004772:	e00d      	b.n	20004790 <_malloc_r+0xcc>
20004774:	2a00      	cmp	r2, #0
20004776:	f280 816f 	bge.w	20004a58 <_malloc_r+0x394>
2000477a:	68db      	ldr	r3, [r3, #12]
2000477c:	4298      	cmp	r0, r3
2000477e:	d007      	beq.n	20004790 <_malloc_r+0xcc>
20004780:	6859      	ldr	r1, [r3, #4]
20004782:	f021 0103 	bic.w	r1, r1, #3
20004786:	1b0a      	subs	r2, r1, r4
20004788:	2a0f      	cmp	r2, #15
2000478a:	ddf3      	ble.n	20004774 <_malloc_r+0xb0>
2000478c:	f10e 3eff 	add.w	lr, lr, #4294967295
20004790:	f10e 0e01 	add.w	lr, lr, #1
20004794:	f24b 1730 	movw	r7, #45360	; 0xb130
20004798:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000479c:	f107 0108 	add.w	r1, r7, #8
200047a0:	688b      	ldr	r3, [r1, #8]
200047a2:	4299      	cmp	r1, r3
200047a4:	bf08      	it	eq
200047a6:	687a      	ldreq	r2, [r7, #4]
200047a8:	d026      	beq.n	200047f8 <_malloc_r+0x134>
200047aa:	685a      	ldr	r2, [r3, #4]
200047ac:	f022 0c03 	bic.w	ip, r2, #3
200047b0:	ebc4 020c 	rsb	r2, r4, ip
200047b4:	2a0f      	cmp	r2, #15
200047b6:	f300 8194 	bgt.w	20004ae2 <_malloc_r+0x41e>
200047ba:	2a00      	cmp	r2, #0
200047bc:	60c9      	str	r1, [r1, #12]
200047be:	6089      	str	r1, [r1, #8]
200047c0:	f280 8099 	bge.w	200048f6 <_malloc_r+0x232>
200047c4:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
200047c8:	f080 8165 	bcs.w	20004a96 <_malloc_r+0x3d2>
200047cc:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
200047d0:	f04f 0a01 	mov.w	sl, #1
200047d4:	687a      	ldr	r2, [r7, #4]
200047d6:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
200047da:	ea4f 0cac 	mov.w	ip, ip, asr #2
200047de:	fa0a fc0c 	lsl.w	ip, sl, ip
200047e2:	60d8      	str	r0, [r3, #12]
200047e4:	f8d0 8008 	ldr.w	r8, [r0, #8]
200047e8:	ea4c 0202 	orr.w	r2, ip, r2
200047ec:	607a      	str	r2, [r7, #4]
200047ee:	f8c3 8008 	str.w	r8, [r3, #8]
200047f2:	f8c8 300c 	str.w	r3, [r8, #12]
200047f6:	6083      	str	r3, [r0, #8]
200047f8:	f04f 0c01 	mov.w	ip, #1
200047fc:	ea4f 03ae 	mov.w	r3, lr, asr #2
20004800:	fa0c fc03 	lsl.w	ip, ip, r3
20004804:	4594      	cmp	ip, r2
20004806:	f200 8082 	bhi.w	2000490e <_malloc_r+0x24a>
2000480a:	ea12 0f0c 	tst.w	r2, ip
2000480e:	d108      	bne.n	20004822 <_malloc_r+0x15e>
20004810:	f02e 0e03 	bic.w	lr, lr, #3
20004814:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004818:	f10e 0e04 	add.w	lr, lr, #4
2000481c:	ea12 0f0c 	tst.w	r2, ip
20004820:	d0f8      	beq.n	20004814 <_malloc_r+0x150>
20004822:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
20004826:	46f2      	mov	sl, lr
20004828:	46c8      	mov	r8, r9
2000482a:	f8d8 300c 	ldr.w	r3, [r8, #12]
2000482e:	4598      	cmp	r8, r3
20004830:	d107      	bne.n	20004842 <_malloc_r+0x17e>
20004832:	e168      	b.n	20004b06 <_malloc_r+0x442>
20004834:	2a00      	cmp	r2, #0
20004836:	f280 8178 	bge.w	20004b2a <_malloc_r+0x466>
2000483a:	68db      	ldr	r3, [r3, #12]
2000483c:	4598      	cmp	r8, r3
2000483e:	f000 8162 	beq.w	20004b06 <_malloc_r+0x442>
20004842:	6858      	ldr	r0, [r3, #4]
20004844:	f020 0003 	bic.w	r0, r0, #3
20004848:	1b02      	subs	r2, r0, r4
2000484a:	2a0f      	cmp	r2, #15
2000484c:	ddf2      	ble.n	20004834 <_malloc_r+0x170>
2000484e:	461d      	mov	r5, r3
20004850:	191f      	adds	r7, r3, r4
20004852:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20004856:	f044 0e01 	orr.w	lr, r4, #1
2000485a:	f855 4f08 	ldr.w	r4, [r5, #8]!
2000485e:	4630      	mov	r0, r6
20004860:	50ba      	str	r2, [r7, r2]
20004862:	f042 0201 	orr.w	r2, r2, #1
20004866:	f8c3 e004 	str.w	lr, [r3, #4]
2000486a:	f8cc 4008 	str.w	r4, [ip, #8]
2000486e:	f8c4 c00c 	str.w	ip, [r4, #12]
20004872:	608f      	str	r7, [r1, #8]
20004874:	60cf      	str	r7, [r1, #12]
20004876:	607a      	str	r2, [r7, #4]
20004878:	60b9      	str	r1, [r7, #8]
2000487a:	60f9      	str	r1, [r7, #12]
2000487c:	f000 fa60 	bl	20004d40 <__malloc_unlock>
20004880:	e754      	b.n	2000472c <_malloc_r+0x68>
20004882:	f1be 0f04 	cmp.w	lr, #4
20004886:	bf9e      	ittt	ls
20004888:	ea4f 1e94 	movls.w	lr, r4, lsr #6
2000488c:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20004890:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20004894:	f67f af65 	bls.w	20004762 <_malloc_r+0x9e>
20004898:	f1be 0f14 	cmp.w	lr, #20
2000489c:	bf9c      	itt	ls
2000489e:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
200048a2:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200048a6:	f67f af5c 	bls.w	20004762 <_malloc_r+0x9e>
200048aa:	f1be 0f54 	cmp.w	lr, #84	; 0x54
200048ae:	bf9e      	ittt	ls
200048b0:	ea4f 3e14 	movls.w	lr, r4, lsr #12
200048b4:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
200048b8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200048bc:	f67f af51 	bls.w	20004762 <_malloc_r+0x9e>
200048c0:	f5be 7faa 	cmp.w	lr, #340	; 0x154
200048c4:	bf9e      	ittt	ls
200048c6:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
200048ca:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
200048ce:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200048d2:	f67f af46 	bls.w	20004762 <_malloc_r+0x9e>
200048d6:	f240 5354 	movw	r3, #1364	; 0x554
200048da:	459e      	cmp	lr, r3
200048dc:	bf95      	itete	ls
200048de:	ea4f 4e94 	movls.w	lr, r4, lsr #18
200048e2:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
200048e6:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
200048ea:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
200048ee:	bf98      	it	ls
200048f0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200048f4:	e735      	b.n	20004762 <_malloc_r+0x9e>
200048f6:	eb03 020c 	add.w	r2, r3, ip
200048fa:	f103 0508 	add.w	r5, r3, #8
200048fe:	4630      	mov	r0, r6
20004900:	6853      	ldr	r3, [r2, #4]
20004902:	f043 0301 	orr.w	r3, r3, #1
20004906:	6053      	str	r3, [r2, #4]
20004908:	f000 fa1a 	bl	20004d40 <__malloc_unlock>
2000490c:	e70e      	b.n	2000472c <_malloc_r+0x68>
2000490e:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004912:	f8d8 3004 	ldr.w	r3, [r8, #4]
20004916:	f023 0903 	bic.w	r9, r3, #3
2000491a:	ebc4 0209 	rsb	r2, r4, r9
2000491e:	454c      	cmp	r4, r9
20004920:	bf94      	ite	ls
20004922:	2300      	movls	r3, #0
20004924:	2301      	movhi	r3, #1
20004926:	2a0f      	cmp	r2, #15
20004928:	bfd8      	it	le
2000492a:	f043 0301 	orrle.w	r3, r3, #1
2000492e:	2b00      	cmp	r3, #0
20004930:	f000 80a1 	beq.w	20004a76 <_malloc_r+0x3b2>
20004934:	f64b 5b9c 	movw	fp, #48540	; 0xbd9c
20004938:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
2000493c:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20004940:	f8db 3000 	ldr.w	r3, [fp]
20004944:	3310      	adds	r3, #16
20004946:	191b      	adds	r3, r3, r4
20004948:	f1b2 3fff 	cmp.w	r2, #4294967295
2000494c:	d006      	beq.n	2000495c <_malloc_r+0x298>
2000494e:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20004952:	331f      	adds	r3, #31
20004954:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20004958:	f023 031f 	bic.w	r3, r3, #31
2000495c:	4619      	mov	r1, r3
2000495e:	4630      	mov	r0, r6
20004960:	9301      	str	r3, [sp, #4]
20004962:	f000 fa75 	bl	20004e50 <_sbrk_r>
20004966:	9b01      	ldr	r3, [sp, #4]
20004968:	f1b0 3fff 	cmp.w	r0, #4294967295
2000496c:	4682      	mov	sl, r0
2000496e:	f000 80f4 	beq.w	20004b5a <_malloc_r+0x496>
20004972:	eb08 0109 	add.w	r1, r8, r9
20004976:	4281      	cmp	r1, r0
20004978:	f200 80ec 	bhi.w	20004b54 <_malloc_r+0x490>
2000497c:	f8db 2004 	ldr.w	r2, [fp, #4]
20004980:	189a      	adds	r2, r3, r2
20004982:	4551      	cmp	r1, sl
20004984:	f8cb 2004 	str.w	r2, [fp, #4]
20004988:	f000 8145 	beq.w	20004c16 <_malloc_r+0x552>
2000498c:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20004990:	f24b 1030 	movw	r0, #45360	; 0xb130
20004994:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004998:	f1b5 3fff 	cmp.w	r5, #4294967295
2000499c:	bf08      	it	eq
2000499e:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
200049a2:	d003      	beq.n	200049ac <_malloc_r+0x2e8>
200049a4:	4452      	add	r2, sl
200049a6:	1a51      	subs	r1, r2, r1
200049a8:	f8cb 1004 	str.w	r1, [fp, #4]
200049ac:	f01a 0507 	ands.w	r5, sl, #7
200049b0:	4630      	mov	r0, r6
200049b2:	bf17      	itett	ne
200049b4:	f1c5 0508 	rsbne	r5, r5, #8
200049b8:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
200049bc:	44aa      	addne	sl, r5
200049be:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
200049c2:	4453      	add	r3, sl
200049c4:	051b      	lsls	r3, r3, #20
200049c6:	0d1b      	lsrs	r3, r3, #20
200049c8:	1aed      	subs	r5, r5, r3
200049ca:	4629      	mov	r1, r5
200049cc:	f000 fa40 	bl	20004e50 <_sbrk_r>
200049d0:	f1b0 3fff 	cmp.w	r0, #4294967295
200049d4:	f000 812c 	beq.w	20004c30 <_malloc_r+0x56c>
200049d8:	ebca 0100 	rsb	r1, sl, r0
200049dc:	1949      	adds	r1, r1, r5
200049de:	f041 0101 	orr.w	r1, r1, #1
200049e2:	f8db 2004 	ldr.w	r2, [fp, #4]
200049e6:	f64b 539c 	movw	r3, #48540	; 0xbd9c
200049ea:	f8c7 a008 	str.w	sl, [r7, #8]
200049ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200049f2:	18aa      	adds	r2, r5, r2
200049f4:	45b8      	cmp	r8, r7
200049f6:	f8cb 2004 	str.w	r2, [fp, #4]
200049fa:	f8ca 1004 	str.w	r1, [sl, #4]
200049fe:	d017      	beq.n	20004a30 <_malloc_r+0x36c>
20004a00:	f1b9 0f0f 	cmp.w	r9, #15
20004a04:	f240 80df 	bls.w	20004bc6 <_malloc_r+0x502>
20004a08:	f1a9 010c 	sub.w	r1, r9, #12
20004a0c:	2505      	movs	r5, #5
20004a0e:	f021 0107 	bic.w	r1, r1, #7
20004a12:	eb08 0001 	add.w	r0, r8, r1
20004a16:	290f      	cmp	r1, #15
20004a18:	6085      	str	r5, [r0, #8]
20004a1a:	6045      	str	r5, [r0, #4]
20004a1c:	f8d8 0004 	ldr.w	r0, [r8, #4]
20004a20:	f000 0001 	and.w	r0, r0, #1
20004a24:	ea41 0000 	orr.w	r0, r1, r0
20004a28:	f8c8 0004 	str.w	r0, [r8, #4]
20004a2c:	f200 80ac 	bhi.w	20004b88 <_malloc_r+0x4c4>
20004a30:	46d0      	mov	r8, sl
20004a32:	f64b 539c 	movw	r3, #48540	; 0xbd9c
20004a36:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
20004a3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004a3e:	428a      	cmp	r2, r1
20004a40:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20004a44:	bf88      	it	hi
20004a46:	62da      	strhi	r2, [r3, #44]	; 0x2c
20004a48:	f64b 539c 	movw	r3, #48540	; 0xbd9c
20004a4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004a50:	428a      	cmp	r2, r1
20004a52:	bf88      	it	hi
20004a54:	631a      	strhi	r2, [r3, #48]	; 0x30
20004a56:	e082      	b.n	20004b5e <_malloc_r+0x49a>
20004a58:	185c      	adds	r4, r3, r1
20004a5a:	689a      	ldr	r2, [r3, #8]
20004a5c:	68d9      	ldr	r1, [r3, #12]
20004a5e:	4630      	mov	r0, r6
20004a60:	6866      	ldr	r6, [r4, #4]
20004a62:	f103 0508 	add.w	r5, r3, #8
20004a66:	608a      	str	r2, [r1, #8]
20004a68:	f046 0301 	orr.w	r3, r6, #1
20004a6c:	60d1      	str	r1, [r2, #12]
20004a6e:	6063      	str	r3, [r4, #4]
20004a70:	f000 f966 	bl	20004d40 <__malloc_unlock>
20004a74:	e65a      	b.n	2000472c <_malloc_r+0x68>
20004a76:	eb08 0304 	add.w	r3, r8, r4
20004a7a:	f042 0201 	orr.w	r2, r2, #1
20004a7e:	f044 0401 	orr.w	r4, r4, #1
20004a82:	4630      	mov	r0, r6
20004a84:	f8c8 4004 	str.w	r4, [r8, #4]
20004a88:	f108 0508 	add.w	r5, r8, #8
20004a8c:	605a      	str	r2, [r3, #4]
20004a8e:	60bb      	str	r3, [r7, #8]
20004a90:	f000 f956 	bl	20004d40 <__malloc_unlock>
20004a94:	e64a      	b.n	2000472c <_malloc_r+0x68>
20004a96:	ea4f 225c 	mov.w	r2, ip, lsr #9
20004a9a:	2a04      	cmp	r2, #4
20004a9c:	d954      	bls.n	20004b48 <_malloc_r+0x484>
20004a9e:	2a14      	cmp	r2, #20
20004aa0:	f200 8089 	bhi.w	20004bb6 <_malloc_r+0x4f2>
20004aa4:	325b      	adds	r2, #91	; 0x5b
20004aa6:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004aaa:	44a8      	add	r8, r5
20004aac:	f24b 1730 	movw	r7, #45360	; 0xb130
20004ab0:	f2c2 0700 	movt	r7, #8192	; 0x2000
20004ab4:	f8d8 0008 	ldr.w	r0, [r8, #8]
20004ab8:	4540      	cmp	r0, r8
20004aba:	d103      	bne.n	20004ac4 <_malloc_r+0x400>
20004abc:	e06f      	b.n	20004b9e <_malloc_r+0x4da>
20004abe:	6880      	ldr	r0, [r0, #8]
20004ac0:	4580      	cmp	r8, r0
20004ac2:	d004      	beq.n	20004ace <_malloc_r+0x40a>
20004ac4:	6842      	ldr	r2, [r0, #4]
20004ac6:	f022 0203 	bic.w	r2, r2, #3
20004aca:	4594      	cmp	ip, r2
20004acc:	d3f7      	bcc.n	20004abe <_malloc_r+0x3fa>
20004ace:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20004ad2:	f8c3 c00c 	str.w	ip, [r3, #12]
20004ad6:	6098      	str	r0, [r3, #8]
20004ad8:	687a      	ldr	r2, [r7, #4]
20004ada:	60c3      	str	r3, [r0, #12]
20004adc:	f8cc 3008 	str.w	r3, [ip, #8]
20004ae0:	e68a      	b.n	200047f8 <_malloc_r+0x134>
20004ae2:	191f      	adds	r7, r3, r4
20004ae4:	4630      	mov	r0, r6
20004ae6:	f044 0401 	orr.w	r4, r4, #1
20004aea:	60cf      	str	r7, [r1, #12]
20004aec:	605c      	str	r4, [r3, #4]
20004aee:	f103 0508 	add.w	r5, r3, #8
20004af2:	50ba      	str	r2, [r7, r2]
20004af4:	f042 0201 	orr.w	r2, r2, #1
20004af8:	608f      	str	r7, [r1, #8]
20004afa:	607a      	str	r2, [r7, #4]
20004afc:	60b9      	str	r1, [r7, #8]
20004afe:	60f9      	str	r1, [r7, #12]
20004b00:	f000 f91e 	bl	20004d40 <__malloc_unlock>
20004b04:	e612      	b.n	2000472c <_malloc_r+0x68>
20004b06:	f10a 0a01 	add.w	sl, sl, #1
20004b0a:	f01a 0f03 	tst.w	sl, #3
20004b0e:	d05f      	beq.n	20004bd0 <_malloc_r+0x50c>
20004b10:	f103 0808 	add.w	r8, r3, #8
20004b14:	e689      	b.n	2000482a <_malloc_r+0x166>
20004b16:	f103 0208 	add.w	r2, r3, #8
20004b1a:	68d3      	ldr	r3, [r2, #12]
20004b1c:	429a      	cmp	r2, r3
20004b1e:	bf08      	it	eq
20004b20:	f10e 0e02 	addeq.w	lr, lr, #2
20004b24:	f43f ae36 	beq.w	20004794 <_malloc_r+0xd0>
20004b28:	e5ef      	b.n	2000470a <_malloc_r+0x46>
20004b2a:	461d      	mov	r5, r3
20004b2c:	1819      	adds	r1, r3, r0
20004b2e:	68da      	ldr	r2, [r3, #12]
20004b30:	4630      	mov	r0, r6
20004b32:	f855 3f08 	ldr.w	r3, [r5, #8]!
20004b36:	684c      	ldr	r4, [r1, #4]
20004b38:	6093      	str	r3, [r2, #8]
20004b3a:	f044 0401 	orr.w	r4, r4, #1
20004b3e:	60da      	str	r2, [r3, #12]
20004b40:	604c      	str	r4, [r1, #4]
20004b42:	f000 f8fd 	bl	20004d40 <__malloc_unlock>
20004b46:	e5f1      	b.n	2000472c <_malloc_r+0x68>
20004b48:	ea4f 129c 	mov.w	r2, ip, lsr #6
20004b4c:	3238      	adds	r2, #56	; 0x38
20004b4e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004b52:	e7aa      	b.n	20004aaa <_malloc_r+0x3e6>
20004b54:	45b8      	cmp	r8, r7
20004b56:	f43f af11 	beq.w	2000497c <_malloc_r+0x2b8>
20004b5a:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004b5e:	f8d8 2004 	ldr.w	r2, [r8, #4]
20004b62:	f022 0203 	bic.w	r2, r2, #3
20004b66:	4294      	cmp	r4, r2
20004b68:	bf94      	ite	ls
20004b6a:	2300      	movls	r3, #0
20004b6c:	2301      	movhi	r3, #1
20004b6e:	1b12      	subs	r2, r2, r4
20004b70:	2a0f      	cmp	r2, #15
20004b72:	bfd8      	it	le
20004b74:	f043 0301 	orrle.w	r3, r3, #1
20004b78:	2b00      	cmp	r3, #0
20004b7a:	f43f af7c 	beq.w	20004a76 <_malloc_r+0x3b2>
20004b7e:	4630      	mov	r0, r6
20004b80:	2500      	movs	r5, #0
20004b82:	f000 f8dd 	bl	20004d40 <__malloc_unlock>
20004b86:	e5d1      	b.n	2000472c <_malloc_r+0x68>
20004b88:	f108 0108 	add.w	r1, r8, #8
20004b8c:	4630      	mov	r0, r6
20004b8e:	9301      	str	r3, [sp, #4]
20004b90:	f000 f9c6 	bl	20004f20 <_free_r>
20004b94:	9b01      	ldr	r3, [sp, #4]
20004b96:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004b9a:	685a      	ldr	r2, [r3, #4]
20004b9c:	e749      	b.n	20004a32 <_malloc_r+0x36e>
20004b9e:	f04f 0a01 	mov.w	sl, #1
20004ba2:	f8d7 8004 	ldr.w	r8, [r7, #4]
20004ba6:	1092      	asrs	r2, r2, #2
20004ba8:	4684      	mov	ip, r0
20004baa:	fa0a f202 	lsl.w	r2, sl, r2
20004bae:	ea48 0202 	orr.w	r2, r8, r2
20004bb2:	607a      	str	r2, [r7, #4]
20004bb4:	e78d      	b.n	20004ad2 <_malloc_r+0x40e>
20004bb6:	2a54      	cmp	r2, #84	; 0x54
20004bb8:	d824      	bhi.n	20004c04 <_malloc_r+0x540>
20004bba:	ea4f 321c 	mov.w	r2, ip, lsr #12
20004bbe:	326e      	adds	r2, #110	; 0x6e
20004bc0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004bc4:	e771      	b.n	20004aaa <_malloc_r+0x3e6>
20004bc6:	2301      	movs	r3, #1
20004bc8:	46d0      	mov	r8, sl
20004bca:	f8ca 3004 	str.w	r3, [sl, #4]
20004bce:	e7c6      	b.n	20004b5e <_malloc_r+0x49a>
20004bd0:	464a      	mov	r2, r9
20004bd2:	f01e 0f03 	tst.w	lr, #3
20004bd6:	4613      	mov	r3, r2
20004bd8:	f10e 3eff 	add.w	lr, lr, #4294967295
20004bdc:	d033      	beq.n	20004c46 <_malloc_r+0x582>
20004bde:	f853 2908 	ldr.w	r2, [r3], #-8
20004be2:	429a      	cmp	r2, r3
20004be4:	d0f5      	beq.n	20004bd2 <_malloc_r+0x50e>
20004be6:	687b      	ldr	r3, [r7, #4]
20004be8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004bec:	459c      	cmp	ip, r3
20004bee:	f63f ae8e 	bhi.w	2000490e <_malloc_r+0x24a>
20004bf2:	f1bc 0f00 	cmp.w	ip, #0
20004bf6:	f43f ae8a 	beq.w	2000490e <_malloc_r+0x24a>
20004bfa:	ea1c 0f03 	tst.w	ip, r3
20004bfe:	d027      	beq.n	20004c50 <_malloc_r+0x58c>
20004c00:	46d6      	mov	lr, sl
20004c02:	e60e      	b.n	20004822 <_malloc_r+0x15e>
20004c04:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20004c08:	d815      	bhi.n	20004c36 <_malloc_r+0x572>
20004c0a:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20004c0e:	3277      	adds	r2, #119	; 0x77
20004c10:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004c14:	e749      	b.n	20004aaa <_malloc_r+0x3e6>
20004c16:	0508      	lsls	r0, r1, #20
20004c18:	0d00      	lsrs	r0, r0, #20
20004c1a:	2800      	cmp	r0, #0
20004c1c:	f47f aeb6 	bne.w	2000498c <_malloc_r+0x2c8>
20004c20:	f8d7 8008 	ldr.w	r8, [r7, #8]
20004c24:	444b      	add	r3, r9
20004c26:	f043 0301 	orr.w	r3, r3, #1
20004c2a:	f8c8 3004 	str.w	r3, [r8, #4]
20004c2e:	e700      	b.n	20004a32 <_malloc_r+0x36e>
20004c30:	2101      	movs	r1, #1
20004c32:	2500      	movs	r5, #0
20004c34:	e6d5      	b.n	200049e2 <_malloc_r+0x31e>
20004c36:	f240 5054 	movw	r0, #1364	; 0x554
20004c3a:	4282      	cmp	r2, r0
20004c3c:	d90d      	bls.n	20004c5a <_malloc_r+0x596>
20004c3e:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20004c42:	227e      	movs	r2, #126	; 0x7e
20004c44:	e731      	b.n	20004aaa <_malloc_r+0x3e6>
20004c46:	687b      	ldr	r3, [r7, #4]
20004c48:	ea23 030c 	bic.w	r3, r3, ip
20004c4c:	607b      	str	r3, [r7, #4]
20004c4e:	e7cb      	b.n	20004be8 <_malloc_r+0x524>
20004c50:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20004c54:	f10a 0a04 	add.w	sl, sl, #4
20004c58:	e7cf      	b.n	20004bfa <_malloc_r+0x536>
20004c5a:	ea4f 429c 	mov.w	r2, ip, lsr #18
20004c5e:	327c      	adds	r2, #124	; 0x7c
20004c60:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20004c64:	e721      	b.n	20004aaa <_malloc_r+0x3e6>
20004c66:	bf00      	nop

20004c68 <memset>:
20004c68:	2a03      	cmp	r2, #3
20004c6a:	b2c9      	uxtb	r1, r1
20004c6c:	b430      	push	{r4, r5}
20004c6e:	d807      	bhi.n	20004c80 <memset+0x18>
20004c70:	b122      	cbz	r2, 20004c7c <memset+0x14>
20004c72:	2300      	movs	r3, #0
20004c74:	54c1      	strb	r1, [r0, r3]
20004c76:	3301      	adds	r3, #1
20004c78:	4293      	cmp	r3, r2
20004c7a:	d1fb      	bne.n	20004c74 <memset+0xc>
20004c7c:	bc30      	pop	{r4, r5}
20004c7e:	4770      	bx	lr
20004c80:	eb00 0c02 	add.w	ip, r0, r2
20004c84:	4603      	mov	r3, r0
20004c86:	e001      	b.n	20004c8c <memset+0x24>
20004c88:	f803 1c01 	strb.w	r1, [r3, #-1]
20004c8c:	f003 0403 	and.w	r4, r3, #3
20004c90:	461a      	mov	r2, r3
20004c92:	3301      	adds	r3, #1
20004c94:	2c00      	cmp	r4, #0
20004c96:	d1f7      	bne.n	20004c88 <memset+0x20>
20004c98:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20004c9c:	ebc2 040c 	rsb	r4, r2, ip
20004ca0:	fb03 f301 	mul.w	r3, r3, r1
20004ca4:	e01f      	b.n	20004ce6 <memset+0x7e>
20004ca6:	f842 3c40 	str.w	r3, [r2, #-64]
20004caa:	f842 3c3c 	str.w	r3, [r2, #-60]
20004cae:	f842 3c38 	str.w	r3, [r2, #-56]
20004cb2:	f842 3c34 	str.w	r3, [r2, #-52]
20004cb6:	f842 3c30 	str.w	r3, [r2, #-48]
20004cba:	f842 3c2c 	str.w	r3, [r2, #-44]
20004cbe:	f842 3c28 	str.w	r3, [r2, #-40]
20004cc2:	f842 3c24 	str.w	r3, [r2, #-36]
20004cc6:	f842 3c20 	str.w	r3, [r2, #-32]
20004cca:	f842 3c1c 	str.w	r3, [r2, #-28]
20004cce:	f842 3c18 	str.w	r3, [r2, #-24]
20004cd2:	f842 3c14 	str.w	r3, [r2, #-20]
20004cd6:	f842 3c10 	str.w	r3, [r2, #-16]
20004cda:	f842 3c0c 	str.w	r3, [r2, #-12]
20004cde:	f842 3c08 	str.w	r3, [r2, #-8]
20004ce2:	f842 3c04 	str.w	r3, [r2, #-4]
20004ce6:	4615      	mov	r5, r2
20004ce8:	3240      	adds	r2, #64	; 0x40
20004cea:	2c3f      	cmp	r4, #63	; 0x3f
20004cec:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20004cf0:	dcd9      	bgt.n	20004ca6 <memset+0x3e>
20004cf2:	462a      	mov	r2, r5
20004cf4:	ebc5 040c 	rsb	r4, r5, ip
20004cf8:	e007      	b.n	20004d0a <memset+0xa2>
20004cfa:	f842 3c10 	str.w	r3, [r2, #-16]
20004cfe:	f842 3c0c 	str.w	r3, [r2, #-12]
20004d02:	f842 3c08 	str.w	r3, [r2, #-8]
20004d06:	f842 3c04 	str.w	r3, [r2, #-4]
20004d0a:	4615      	mov	r5, r2
20004d0c:	3210      	adds	r2, #16
20004d0e:	2c0f      	cmp	r4, #15
20004d10:	f1a4 0410 	sub.w	r4, r4, #16
20004d14:	dcf1      	bgt.n	20004cfa <memset+0x92>
20004d16:	462a      	mov	r2, r5
20004d18:	ebc5 050c 	rsb	r5, r5, ip
20004d1c:	e001      	b.n	20004d22 <memset+0xba>
20004d1e:	f842 3c04 	str.w	r3, [r2, #-4]
20004d22:	4614      	mov	r4, r2
20004d24:	3204      	adds	r2, #4
20004d26:	2d03      	cmp	r5, #3
20004d28:	f1a5 0504 	sub.w	r5, r5, #4
20004d2c:	dcf7      	bgt.n	20004d1e <memset+0xb6>
20004d2e:	e001      	b.n	20004d34 <memset+0xcc>
20004d30:	f804 1b01 	strb.w	r1, [r4], #1
20004d34:	4564      	cmp	r4, ip
20004d36:	d3fb      	bcc.n	20004d30 <memset+0xc8>
20004d38:	e7a0      	b.n	20004c7c <memset+0x14>
20004d3a:	bf00      	nop

20004d3c <__malloc_lock>:
20004d3c:	4770      	bx	lr
20004d3e:	bf00      	nop

20004d40 <__malloc_unlock>:
20004d40:	4770      	bx	lr
20004d42:	bf00      	nop
20004d44:	0000      	lsls	r0, r0, #0
	...

20004d48 <rand>:
20004d48:	b538      	push	{r3, r4, r5, lr}
20004d4a:	f24b 043c 	movw	r4, #45116	; 0xb03c
20004d4e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20004d52:	6825      	ldr	r5, [r4, #0]
20004d54:	6ba8      	ldr	r0, [r5, #56]	; 0x38
20004d56:	b1d8      	cbz	r0, 20004d90 <rand+0x48>
20004d58:	6904      	ldr	r4, [r0, #16]
20004d5a:	f24f 4c2d 	movw	ip, #62509	; 0xf42d
20004d5e:	6945      	ldr	r5, [r0, #20]
20004d60:	f6c5 0c51 	movt	ip, #22609	; 0x5851
20004d64:	f647 712d 	movw	r1, #32557	; 0x7f2d
20004d68:	2201      	movs	r2, #1
20004d6a:	f6c4 4195 	movt	r1, #19605	; 0x4c95
20004d6e:	2300      	movs	r3, #0
20004d70:	fb04 fc0c 	mul.w	ip, r4, ip
20004d74:	fb05 cc01 	mla	ip, r5, r1, ip
20004d78:	fba1 4504 	umull	r4, r5, r1, r4
20004d7c:	1912      	adds	r2, r2, r4
20004d7e:	4465      	add	r5, ip
20004d80:	eb43 0305 	adc.w	r3, r3, r5
20004d84:	e9c0 2304 	strd	r2, r3, [r0, #16]
20004d88:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
20004d8c:	4608      	mov	r0, r1
20004d8e:	bd38      	pop	{r3, r4, r5, pc}
20004d90:	2018      	movs	r0, #24
20004d92:	f7ff fc8f 	bl	200046b4 <malloc>
20004d96:	6824      	ldr	r4, [r4, #0]
20004d98:	a313      	add	r3, pc, #76	; (adr r3, 20004de8 <rand+0xa0>)
20004d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
20004d9e:	f24f 412d 	movw	r1, #62509	; 0xf42d
20004da2:	f6c5 0151 	movt	r1, #22609	; 0x5851
20004da6:	f241 2c34 	movw	ip, #4660	; 0x1234
20004daa:	63a8      	str	r0, [r5, #56]	; 0x38
20004dac:	f64a 35cd 	movw	r5, #43981	; 0xabcd
20004db0:	6ba0      	ldr	r0, [r4, #56]	; 0x38
20004db2:	f243 340e 	movw	r4, #13070	; 0x330e
20004db6:	8045      	strh	r5, [r0, #2]
20004db8:	f64d 65ec 	movw	r5, #57068	; 0xdeec
20004dbc:	8004      	strh	r4, [r0, #0]
20004dbe:	f24e 646d 	movw	r4, #58989	; 0xe66d
20004dc2:	f8a0 c004 	strh.w	ip, [r0, #4]
20004dc6:	f04f 0c05 	mov.w	ip, #5
20004dca:	80c4      	strh	r4, [r0, #6]
20004dcc:	f04f 040b 	mov.w	r4, #11
20004dd0:	8105      	strh	r5, [r0, #8]
20004dd2:	2500      	movs	r5, #0
20004dd4:	8184      	strh	r4, [r0, #12]
20004dd6:	2401      	movs	r4, #1
20004dd8:	f8a0 c00a 	strh.w	ip, [r0, #10]
20004ddc:	e9c0 4504 	strd	r4, r5, [r0, #16]
20004de0:	e9c0 2304 	strd	r2, r3, [r0, #16]
20004de4:	4608      	mov	r0, r1
20004de6:	bd38      	pop	{r3, r4, r5, pc}
20004de8:	4c957f2e 	.word	0x4c957f2e
20004dec:	5851f42d 	.word	0x5851f42d

20004df0 <srand>:
20004df0:	b570      	push	{r4, r5, r6, lr}
20004df2:	f24b 043c 	movw	r4, #45116	; 0xb03c
20004df6:	f2c2 0400 	movt	r4, #8192	; 0x2000
20004dfa:	4606      	mov	r6, r0
20004dfc:	6825      	ldr	r5, [r4, #0]
20004dfe:	6bab      	ldr	r3, [r5, #56]	; 0x38
20004e00:	b11b      	cbz	r3, 20004e0a <srand+0x1a>
20004e02:	2200      	movs	r2, #0
20004e04:	611e      	str	r6, [r3, #16]
20004e06:	615a      	str	r2, [r3, #20]
20004e08:	bd70      	pop	{r4, r5, r6, pc}
20004e0a:	2018      	movs	r0, #24
20004e0c:	f7ff fc52 	bl	200046b4 <malloc>
20004e10:	6823      	ldr	r3, [r4, #0]
20004e12:	f64a 31cd 	movw	r1, #43981	; 0xabcd
20004e16:	f241 2234 	movw	r2, #4660	; 0x1234
20004e1a:	63a8      	str	r0, [r5, #56]	; 0x38
20004e1c:	f243 300e 	movw	r0, #13070	; 0x330e
20004e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
20004e22:	8018      	strh	r0, [r3, #0]
20004e24:	f24e 606d 	movw	r0, #58989	; 0xe66d
20004e28:	8059      	strh	r1, [r3, #2]
20004e2a:	f64d 61ec 	movw	r1, #57068	; 0xdeec
20004e2e:	809a      	strh	r2, [r3, #4]
20004e30:	f04f 0205 	mov.w	r2, #5
20004e34:	80d8      	strh	r0, [r3, #6]
20004e36:	f04f 000b 	mov.w	r0, #11
20004e3a:	8119      	strh	r1, [r3, #8]
20004e3c:	2100      	movs	r1, #0
20004e3e:	815a      	strh	r2, [r3, #10]
20004e40:	2200      	movs	r2, #0
20004e42:	8198      	strh	r0, [r3, #12]
20004e44:	2001      	movs	r0, #1
20004e46:	e9c3 0104 	strd	r0, r1, [r3, #16]
20004e4a:	611e      	str	r6, [r3, #16]
20004e4c:	615a      	str	r2, [r3, #20]
20004e4e:	bd70      	pop	{r4, r5, r6, pc}

20004e50 <_sbrk_r>:
20004e50:	b538      	push	{r3, r4, r5, lr}
20004e52:	f64d 74f0 	movw	r4, #57328	; 0xdff0
20004e56:	f2c2 0400 	movt	r4, #8192	; 0x2000
20004e5a:	4605      	mov	r5, r0
20004e5c:	4608      	mov	r0, r1
20004e5e:	2300      	movs	r3, #0
20004e60:	6023      	str	r3, [r4, #0]
20004e62:	f7fd ffbb 	bl	20002ddc <_sbrk>
20004e66:	f1b0 3fff 	cmp.w	r0, #4294967295
20004e6a:	d000      	beq.n	20004e6e <_sbrk_r+0x1e>
20004e6c:	bd38      	pop	{r3, r4, r5, pc}
20004e6e:	6823      	ldr	r3, [r4, #0]
20004e70:	2b00      	cmp	r3, #0
20004e72:	d0fb      	beq.n	20004e6c <_sbrk_r+0x1c>
20004e74:	602b      	str	r3, [r5, #0]
20004e76:	bd38      	pop	{r3, r4, r5, pc}

20004e78 <_malloc_trim_r>:
20004e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20004e7a:	f24b 1430 	movw	r4, #45360	; 0xb130
20004e7e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20004e82:	460f      	mov	r7, r1
20004e84:	4605      	mov	r5, r0
20004e86:	f7ff ff59 	bl	20004d3c <__malloc_lock>
20004e8a:	68a3      	ldr	r3, [r4, #8]
20004e8c:	685e      	ldr	r6, [r3, #4]
20004e8e:	f026 0603 	bic.w	r6, r6, #3
20004e92:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20004e96:	330f      	adds	r3, #15
20004e98:	1bdf      	subs	r7, r3, r7
20004e9a:	0b3f      	lsrs	r7, r7, #12
20004e9c:	3f01      	subs	r7, #1
20004e9e:	033f      	lsls	r7, r7, #12
20004ea0:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20004ea4:	db07      	blt.n	20004eb6 <_malloc_trim_r+0x3e>
20004ea6:	2100      	movs	r1, #0
20004ea8:	4628      	mov	r0, r5
20004eaa:	f7ff ffd1 	bl	20004e50 <_sbrk_r>
20004eae:	68a3      	ldr	r3, [r4, #8]
20004eb0:	18f3      	adds	r3, r6, r3
20004eb2:	4283      	cmp	r3, r0
20004eb4:	d004      	beq.n	20004ec0 <_malloc_trim_r+0x48>
20004eb6:	4628      	mov	r0, r5
20004eb8:	f7ff ff42 	bl	20004d40 <__malloc_unlock>
20004ebc:	2000      	movs	r0, #0
20004ebe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20004ec0:	4279      	negs	r1, r7
20004ec2:	4628      	mov	r0, r5
20004ec4:	f7ff ffc4 	bl	20004e50 <_sbrk_r>
20004ec8:	f1b0 3fff 	cmp.w	r0, #4294967295
20004ecc:	d010      	beq.n	20004ef0 <_malloc_trim_r+0x78>
20004ece:	68a2      	ldr	r2, [r4, #8]
20004ed0:	f64b 53a0 	movw	r3, #48544	; 0xbda0
20004ed4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004ed8:	1bf6      	subs	r6, r6, r7
20004eda:	f046 0601 	orr.w	r6, r6, #1
20004ede:	4628      	mov	r0, r5
20004ee0:	6056      	str	r6, [r2, #4]
20004ee2:	681a      	ldr	r2, [r3, #0]
20004ee4:	1bd7      	subs	r7, r2, r7
20004ee6:	601f      	str	r7, [r3, #0]
20004ee8:	f7ff ff2a 	bl	20004d40 <__malloc_unlock>
20004eec:	2001      	movs	r0, #1
20004eee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20004ef0:	2100      	movs	r1, #0
20004ef2:	4628      	mov	r0, r5
20004ef4:	f7ff ffac 	bl	20004e50 <_sbrk_r>
20004ef8:	68a3      	ldr	r3, [r4, #8]
20004efa:	1ac2      	subs	r2, r0, r3
20004efc:	2a0f      	cmp	r2, #15
20004efe:	ddda      	ble.n	20004eb6 <_malloc_trim_r+0x3e>
20004f00:	f24b 5438 	movw	r4, #46392	; 0xb538
20004f04:	f64b 51a0 	movw	r1, #48544	; 0xbda0
20004f08:	f2c2 0400 	movt	r4, #8192	; 0x2000
20004f0c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004f10:	f042 0201 	orr.w	r2, r2, #1
20004f14:	6824      	ldr	r4, [r4, #0]
20004f16:	1b00      	subs	r0, r0, r4
20004f18:	6008      	str	r0, [r1, #0]
20004f1a:	605a      	str	r2, [r3, #4]
20004f1c:	e7cb      	b.n	20004eb6 <_malloc_trim_r+0x3e>
20004f1e:	bf00      	nop

20004f20 <_free_r>:
20004f20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20004f24:	4605      	mov	r5, r0
20004f26:	460c      	mov	r4, r1
20004f28:	2900      	cmp	r1, #0
20004f2a:	f000 8088 	beq.w	2000503e <_free_r+0x11e>
20004f2e:	f7ff ff05 	bl	20004d3c <__malloc_lock>
20004f32:	f1a4 0208 	sub.w	r2, r4, #8
20004f36:	f24b 1030 	movw	r0, #45360	; 0xb130
20004f3a:	6856      	ldr	r6, [r2, #4]
20004f3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004f40:	f026 0301 	bic.w	r3, r6, #1
20004f44:	f8d0 c008 	ldr.w	ip, [r0, #8]
20004f48:	18d1      	adds	r1, r2, r3
20004f4a:	458c      	cmp	ip, r1
20004f4c:	684f      	ldr	r7, [r1, #4]
20004f4e:	f027 0703 	bic.w	r7, r7, #3
20004f52:	f000 8095 	beq.w	20005080 <_free_r+0x160>
20004f56:	f016 0601 	ands.w	r6, r6, #1
20004f5a:	604f      	str	r7, [r1, #4]
20004f5c:	d05f      	beq.n	2000501e <_free_r+0xfe>
20004f5e:	2600      	movs	r6, #0
20004f60:	19cc      	adds	r4, r1, r7
20004f62:	6864      	ldr	r4, [r4, #4]
20004f64:	f014 0f01 	tst.w	r4, #1
20004f68:	d106      	bne.n	20004f78 <_free_r+0x58>
20004f6a:	19db      	adds	r3, r3, r7
20004f6c:	2e00      	cmp	r6, #0
20004f6e:	d07a      	beq.n	20005066 <_free_r+0x146>
20004f70:	688c      	ldr	r4, [r1, #8]
20004f72:	68c9      	ldr	r1, [r1, #12]
20004f74:	608c      	str	r4, [r1, #8]
20004f76:	60e1      	str	r1, [r4, #12]
20004f78:	f043 0101 	orr.w	r1, r3, #1
20004f7c:	50d3      	str	r3, [r2, r3]
20004f7e:	6051      	str	r1, [r2, #4]
20004f80:	2e00      	cmp	r6, #0
20004f82:	d147      	bne.n	20005014 <_free_r+0xf4>
20004f84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20004f88:	d35b      	bcc.n	20005042 <_free_r+0x122>
20004f8a:	0a59      	lsrs	r1, r3, #9
20004f8c:	2904      	cmp	r1, #4
20004f8e:	bf9e      	ittt	ls
20004f90:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20004f94:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20004f98:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20004f9c:	d928      	bls.n	20004ff0 <_free_r+0xd0>
20004f9e:	2914      	cmp	r1, #20
20004fa0:	bf9c      	itt	ls
20004fa2:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20004fa6:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20004faa:	d921      	bls.n	20004ff0 <_free_r+0xd0>
20004fac:	2954      	cmp	r1, #84	; 0x54
20004fae:	bf9e      	ittt	ls
20004fb0:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20004fb4:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20004fb8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20004fbc:	d918      	bls.n	20004ff0 <_free_r+0xd0>
20004fbe:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20004fc2:	bf9e      	ittt	ls
20004fc4:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20004fc8:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20004fcc:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20004fd0:	d90e      	bls.n	20004ff0 <_free_r+0xd0>
20004fd2:	f240 5c54 	movw	ip, #1364	; 0x554
20004fd6:	4561      	cmp	r1, ip
20004fd8:	bf95      	itete	ls
20004fda:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20004fde:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20004fe2:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20004fe6:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20004fea:	bf98      	it	ls
20004fec:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20004ff0:	1904      	adds	r4, r0, r4
20004ff2:	68a1      	ldr	r1, [r4, #8]
20004ff4:	42a1      	cmp	r1, r4
20004ff6:	d103      	bne.n	20005000 <_free_r+0xe0>
20004ff8:	e064      	b.n	200050c4 <_free_r+0x1a4>
20004ffa:	6889      	ldr	r1, [r1, #8]
20004ffc:	428c      	cmp	r4, r1
20004ffe:	d004      	beq.n	2000500a <_free_r+0xea>
20005000:	6848      	ldr	r0, [r1, #4]
20005002:	f020 0003 	bic.w	r0, r0, #3
20005006:	4283      	cmp	r3, r0
20005008:	d3f7      	bcc.n	20004ffa <_free_r+0xda>
2000500a:	68cb      	ldr	r3, [r1, #12]
2000500c:	60d3      	str	r3, [r2, #12]
2000500e:	6091      	str	r1, [r2, #8]
20005010:	60ca      	str	r2, [r1, #12]
20005012:	609a      	str	r2, [r3, #8]
20005014:	4628      	mov	r0, r5
20005016:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
2000501a:	f7ff be91 	b.w	20004d40 <__malloc_unlock>
2000501e:	f854 4c08 	ldr.w	r4, [r4, #-8]
20005022:	f100 0c08 	add.w	ip, r0, #8
20005026:	1b12      	subs	r2, r2, r4
20005028:	191b      	adds	r3, r3, r4
2000502a:	6894      	ldr	r4, [r2, #8]
2000502c:	4564      	cmp	r4, ip
2000502e:	d047      	beq.n	200050c0 <_free_r+0x1a0>
20005030:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20005034:	f8cc 4008 	str.w	r4, [ip, #8]
20005038:	f8c4 c00c 	str.w	ip, [r4, #12]
2000503c:	e790      	b.n	20004f60 <_free_r+0x40>
2000503e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005042:	08db      	lsrs	r3, r3, #3
20005044:	f04f 0c01 	mov.w	ip, #1
20005048:	6846      	ldr	r6, [r0, #4]
2000504a:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
2000504e:	109b      	asrs	r3, r3, #2
20005050:	fa0c f303 	lsl.w	r3, ip, r3
20005054:	60d1      	str	r1, [r2, #12]
20005056:	688c      	ldr	r4, [r1, #8]
20005058:	ea46 0303 	orr.w	r3, r6, r3
2000505c:	6043      	str	r3, [r0, #4]
2000505e:	6094      	str	r4, [r2, #8]
20005060:	60e2      	str	r2, [r4, #12]
20005062:	608a      	str	r2, [r1, #8]
20005064:	e7d6      	b.n	20005014 <_free_r+0xf4>
20005066:	688c      	ldr	r4, [r1, #8]
20005068:	4f1c      	ldr	r7, [pc, #112]	; (200050dc <_free_r+0x1bc>)
2000506a:	42bc      	cmp	r4, r7
2000506c:	d181      	bne.n	20004f72 <_free_r+0x52>
2000506e:	50d3      	str	r3, [r2, r3]
20005070:	f043 0301 	orr.w	r3, r3, #1
20005074:	60e2      	str	r2, [r4, #12]
20005076:	60a2      	str	r2, [r4, #8]
20005078:	6053      	str	r3, [r2, #4]
2000507a:	6094      	str	r4, [r2, #8]
2000507c:	60d4      	str	r4, [r2, #12]
2000507e:	e7c9      	b.n	20005014 <_free_r+0xf4>
20005080:	18fb      	adds	r3, r7, r3
20005082:	f016 0f01 	tst.w	r6, #1
20005086:	d107      	bne.n	20005098 <_free_r+0x178>
20005088:	f854 1c08 	ldr.w	r1, [r4, #-8]
2000508c:	1a52      	subs	r2, r2, r1
2000508e:	185b      	adds	r3, r3, r1
20005090:	68d4      	ldr	r4, [r2, #12]
20005092:	6891      	ldr	r1, [r2, #8]
20005094:	60a1      	str	r1, [r4, #8]
20005096:	60cc      	str	r4, [r1, #12]
20005098:	f24b 513c 	movw	r1, #46396	; 0xb53c
2000509c:	6082      	str	r2, [r0, #8]
2000509e:	f2c2 0100 	movt	r1, #8192	; 0x2000
200050a2:	f043 0001 	orr.w	r0, r3, #1
200050a6:	6050      	str	r0, [r2, #4]
200050a8:	680a      	ldr	r2, [r1, #0]
200050aa:	4293      	cmp	r3, r2
200050ac:	d3b2      	bcc.n	20005014 <_free_r+0xf4>
200050ae:	f64b 539c 	movw	r3, #48540	; 0xbd9c
200050b2:	4628      	mov	r0, r5
200050b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200050b8:	6819      	ldr	r1, [r3, #0]
200050ba:	f7ff fedd 	bl	20004e78 <_malloc_trim_r>
200050be:	e7a9      	b.n	20005014 <_free_r+0xf4>
200050c0:	2601      	movs	r6, #1
200050c2:	e74d      	b.n	20004f60 <_free_r+0x40>
200050c4:	2601      	movs	r6, #1
200050c6:	6844      	ldr	r4, [r0, #4]
200050c8:	ea4f 0cac 	mov.w	ip, ip, asr #2
200050cc:	460b      	mov	r3, r1
200050ce:	fa06 fc0c 	lsl.w	ip, r6, ip
200050d2:	ea44 040c 	orr.w	r4, r4, ip
200050d6:	6044      	str	r4, [r0, #4]
200050d8:	e798      	b.n	2000500c <_free_r+0xec>
200050da:	bf00      	nop
200050dc:	2000b138 	.word	0x2000b138

200050e0 <twiddleCoef_16_q15>:
200050e0:	00007fff 30fb7641 5a825a82 764130fb     ....Av.0.Z.Z.0Av
200050f0:	7fff0000 7641cf04 5a82a57d 30fb89be     ......Av}..Z...0
20005100:	00008000 cf0489be a57da57d 89becf04     ........}.}.....

20005110 <twiddleCoef_32_q15>:
20005110:	00007fff 18f87d8a 30fb7641 471c6a6d     .....}..Av.0mj.G
20005120:	5a825a82 6a6d471c 764130fb 7d8a18f8     .Z.Z.Gmj.0Av...}
20005130:	7fff0000 7d8ae707 7641cf04 6a6db8e3     .......}..Av..mj
20005140:	5a82a57d 471c9592 30fb89be 18f88275     }..Z...G...0u...
20005150:	00008000 e7078275 cf0489be b8e39592     ....u...........
20005160:	a57da57d 9592b8e3 89becf04 8275e707     }.}...........u.

20005170 <twiddleCoef_64_q15>:
20005170:	00007fff 0c8b7f62 18f87d8a 25287a7d     ....b....}..}z(%
20005180:	30fb7641 3c5670e2 471c6a6d 513362f2     Av.0.pV<mj.G.b3Q
20005190:	5a825a82 62f25133 6a6d471c 70e23c56     .Z.Z3Q.b.GmjV<.p
200051a0:	764130fb 7a7d2528 7d8a18f8 7f620c8b     .0Av(%}z...}..b.
200051b0:	7fff0000 7f62f374 7d8ae707 7a7ddad7     ....t.b....}..}z
200051c0:	7641cf04 70e2c3a9 6a6db8e3 62f2aecc     ..Av...p..mj...b
200051d0:	5a82a57d 51339d0d 471c9592 3c568f1d     }..Z..3Q...G..V<
200051e0:	30fb89be 25288582 18f88275 0c8b809d     ...0..(%u.......
200051f0:	00008000 f374809d e7078275 dad78582     ......t.u.......
20005200:	cf0489be c3a98f1d b8e39592 aecc9d0d     ................
20005210:	a57da57d 9d0daecc 9592b8e3 8f1dc3a9     }.}.............
20005220:	89becf04 8582dad7 8275e707 809df374     ..........u.t...

20005230 <twiddleCoef_128_q15>:
20005230:	00007fff 06477fd8 0c8b7f62 12c87e9d     ......G.b....~..
20005240:	18f87d8a 1f197c29 25287a7d 2b1f7884     .}..)|..}z(%.x.+
20005250:	30fb7641 36ba73b5 3c5670e2 41ce6dca     Av.0.s.6.pV<.m.A
20005260:	471c6a6d 4c3f66cf 513362f2 55f55ed7     mj.G.f?L.b3Q.^.U
20005270:	5a825a82 5ed755f5 62f25133 66cf4c3f     .Z.Z.U.^3Q.b?L.f
20005280:	6a6d471c 6dca41ce 70e23c56 73b536ba     .Gmj.A.mV<.p.6.s
20005290:	764130fb 78842b1f 7a7d2528 7c291f19     .0Av.+.x(%}z..)|
200052a0:	7d8a18f8 7e9d12c8 7f620c8b 7fd80647     ...}...~..b.G...
200052b0:	7fff0000 7fd8f9b8 7f62f374 7e9ded37     ........t.b.7..~
200052c0:	7d8ae707 7c29e0e6 7a7ddad7 7884d4e0     ...}..)|..}z...x
200052d0:	7641cf04 73b5c945 70e2c3a9 6dcabe31     ..AvE..s...p1..m
200052e0:	6a6db8e3 66cfb3c0 62f2aecc 5ed7aa0a     ..mj...f...b...^
200052f0:	5a82a57d 55f5a128 51339d0d 4c3f9930     }..Z(..U..3Q0.?L
20005300:	471c9592 41ce9235 3c568f1d 36ba8c4a     ...G5..A..V<J..6
20005310:	30fb89be 2b1f877b 25288582 1f1983d6     ...0{..+..(%....
20005320:	18f88275 12c88162 0c8b809d 06478027     u...b.......'.G.
20005330:	00008000 f9b88027 f374809d ed378162     ....'.....t.b.7.
20005340:	e7078275 e0e683d6 dad78582 d4e0877b     u...........{...
20005350:	cf0489be c9458c4a c3a98f1d be319235     ....J.E.....5.1.
20005360:	b8e39592 b3c09930 aecc9d0d aa0aa128     ....0.......(...
20005370:	a57da57d a128aa0a 9d0daecc 9930b3c0     }.}...(.......0.
20005380:	9592b8e3 9235be31 8f1dc3a9 8c4ac945     ....1.5.....E.J.
20005390:	89becf04 877bd4e0 8582dad7 83d6e0e6     ......{.........
200053a0:	8275e707 8162ed37 809df374 8027f9b8     ..u.7.b.t.....'.

200053b0 <twiddleCoef_256_q15>:
200053b0:	00007fff 03247ff6 06477fd8 096a7fa7     ......$...G...j.
200053c0:	0c8b7f62 0fab7f09 12c87e9d 15e27e1d     b........~...~..
200053d0:	18f87d8a 1c0b7ce3 1f197c29 22237b5d     .}...|..)|..]{#"
200053e0:	25287a7d 2826798a 2b1f7884 2e11776c     }z(%.y&(.x.+lw..
200053f0:	30fb7641 33de7504 36ba73b5 398c7255     Av.0.u.3.s.6Ur.9
20005400:	3c5670e2 3f176f5f 41ce6dca 447a6c24     .pV<_o.?.m.A$lzD
20005410:	471c6a6d 49b468a6 4c3f66cf 4ebf64e8     mj.G.h.I.f?L.d.N
20005420:	513362f2 539b60ec 55f55ed7 58425cb4     .b3Q.`.S.^.U.\BX
20005430:	5a825a82 5cb45842 5ed755f5 60ec539b     .Z.ZBX.\.U.^.S.`
20005440:	62f25133 64e84ebf 66cf4c3f 68a649b4     3Q.b.N.d?L.f.I.h
20005450:	6a6d471c 6c24447a 6dca41ce 6f5f3f17     .GmjzD$l.A.m.?_o
20005460:	70e23c56 7255398c 73b536ba 750433de     V<.p.9Ur.6.s.3.u
20005470:	764130fb 776c2e11 78842b1f 798a2826     .0Av..lw.+.x&(.y
20005480:	7a7d2528 7b5d2223 7c291f19 7ce31c0b     (%}z#"]{..)|...|
20005490:	7d8a18f8 7e1d15e2 7e9d12c8 7f090fab     ...}...~...~....
200054a0:	7f620c8b 7fa7096a 7fd80647 7ff60324     ..b.j...G...$...
200054b0:	7fff0000 7ff6fcdb 7fd8f9b8 7fa7f695     ................
200054c0:	7f62f374 7f09f054 7e9ded37 7e1dea1d     t.b.T...7..~...~
200054d0:	7d8ae707 7ce3e3f4 7c29e0e6 7b5ddddc     ...}...|..)|..]{
200054e0:	7a7ddad7 798ad7d9 7884d4e0 776cd1ee     ..}z...y...x..lw
200054f0:	7641cf04 7504cc21 73b5c945 7255c673     ..Av!..uE..ss.Ur
20005500:	70e2c3a9 6f5fc0e8 6dcabe31 6c24bb85     ...p.._o1..m..$l
20005510:	6a6db8e3 68a6b64b 66cfb3c0 64e8b140     ..mjK..h...f@..d
20005520:	62f2aecc 60ecac64 5ed7aa0a 5cb4a7bd     ...bd..`...^...\
20005530:	5a82a57d 5842a34b 55f5a128 539b9f13     }..ZK.BX(..U...S
20005540:	51339d0d 4ebf9b17 4c3f9930 49b49759     ..3Q...N0.?LY..I
20005550:	471c9592 447a93db 41ce9235 3f1790a0     ...G..zD5..A...?
20005560:	3c568f1d 398c8daa 36ba8c4a 33de8afb     ..V<...9J..6...3
20005570:	30fb89be 2e118893 2b1f877b 28268675     ...0....{..+u.&(
20005580:	25288582 222384a2 1f1983d6 1c0b831c     ..(%..#"........
20005590:	18f88275 15e281e2 12c88162 0fab80f6     u.......b.......
200055a0:	0c8b809d 096a8058 06478027 03248009     ....X.j.'.G...$.
200055b0:	00008000 fcdb8009 f9b88027 f6958058     ........'...X...
200055c0:	f374809d f05480f6 ed378162 ea1d81e2     ..t...T.b.7.....
200055d0:	e7078275 e3f4831c e0e683d6 dddc84a2     u...............
200055e0:	dad78582 d7d98675 d4e0877b d1ee8893     ....u...{.......
200055f0:	cf0489be cc218afb c9458c4a c6738daa     ......!.J.E...s.
20005600:	c3a98f1d c0e890a0 be319235 bb8593db     ........5.1.....
20005610:	b8e39592 b64b9759 b3c09930 b1409b17     ....Y.K.0.....@.
20005620:	aecc9d0d ac649f13 aa0aa128 a7bda34b     ......d.(...K...
20005630:	a57da57d a34ba7bd a128aa0a 9f13ac64     }.}...K...(.d...
20005640:	9d0daecc 9b17b140 9930b3c0 9759b64b     ....@.....0.K.Y.
20005650:	9592b8e3 93dbbb85 9235be31 90a0c0e8     ........1.5.....
20005660:	8f1dc3a9 8daac673 8c4ac945 8afbcc21     ....s...E.J.!...
20005670:	89becf04 8893d1ee 877bd4e0 8675d7d9     ..........{...u.
20005680:	8582dad7 84a2dddc 83d6e0e6 831ce3f4     ................
20005690:	8275e707 81e2ea1d 8162ed37 80f6f054     ..u.....7.b.T...
200056a0:	809df374 8058f695 8027f9b8 8009fcdb     t.....X...'.....

200056b0 <twiddleCoef_512_q15>:
200056b0:	00007fff 01927ffd 03247ff6 04b67fe9     ..........$.....
200056c0:	06477fd8 07d97fc2 096a7fa7 0afb7f87     ..G.......j.....
200056d0:	0c8b7f62 0e1b7f38 0fab7f09 11397ed5     b...8........~9.
200056e0:	12c87e9d 14557e5f 15e27e1d 176d7dd6     .~.._~U..~...}m.
200056f0:	18f87d8a 1a827d39 1c0b7ce3 1d937c89     .}..9}...|...|..
20005700:	1f197c29 209f7bc5 22237b5d 23a67aef     )|...{. ]{#".z.#
20005710:	25287a7d 26a87a05 2826798a 29a37909     }z(%.z.&.y&(.y.)
20005720:	2b1f7884 2c9877fa 2e11776c 2f8776d9     .x.+.w.,lw...v./
20005730:	30fb7641 326e75a5 33de7504 354d745f     Av.0.un2.u.3_tM5
20005740:	36ba73b5 38247307 398c7255 3af2719e     .s.6.s$8Ur.9.q.:
20005750:	3c5670e2 3db87023 3f176f5f 40736e96     .pV<#p.=_o.?.ns@
20005760:	41ce6dca 43256cf9 447a6c24 45cd6b4a     .m.A.l%C$lzDJk.E
20005770:	471c6a6d 4869698c 49b468a6 4afb67bd     mj.G.iiH.h.I.g.J
20005780:	4c3f66cf 4d8165dd 4ebf64e8 4ffb63ef     .f?L.e.M.d.N.c.O
20005790:	513362f2 526961f1 539b60ec 54ca5fe3     .b3Q.aiR.`.S._.T
200057a0:	55f55ed7 571d5dc7 58425cb4 59645b9d     .^.U.].W.\BX.[dY
200057b0:	5a825a82 5b9d5964 5cb45842 5dc7571d     .Z.ZdY.[BX.\.W.]
200057c0:	5ed755f5 5fe354ca 60ec539b 61f15269     .U.^.T._.S.`iR.a
200057d0:	62f25133 63ef4ffb 64e84ebf 65dd4d81     3Q.b.O.c.N.d.M.e
200057e0:	66cf4c3f 67bd4afb 68a649b4 698c4869     ?L.f.J.g.I.hiH.i
200057f0:	6a6d471c 6b4a45cd 6c24447a 6cf94325     .Gmj.EJkzD$l%C.l
20005800:	6dca41ce 6e964073 6f5f3f17 70233db8     .A.ms@.n.?_o.=#p
20005810:	70e23c56 719e3af2 7255398c 73073824     V<.p.:.q.9Ur$8.s
20005820:	73b536ba 745f354d 750433de 75a5326e     .6.sM5_t.3.un2.u
20005830:	764130fb 76d92f87 776c2e11 77fa2c98     .0Av./.v..lw.,.w
20005840:	78842b1f 790929a3 798a2826 7a0526a8     .+.x.).y&(.y.&.z
20005850:	7a7d2528 7aef23a6 7b5d2223 7bc5209f     (%}z.#.z#"]{. .{
20005860:	7c291f19 7c891d93 7ce31c0b 7d391a82     ..)|...|...|..9}
20005870:	7d8a18f8 7dd6176d 7e1d15e2 7e5f1455     ...}m..}...~U._~
20005880:	7e9d12c8 7ed51139 7f090fab 7f380e1b     ...~9..~......8.
20005890:	7f620c8b 7f870afb 7fa7096a 7fc207d9     ..b.....j.......
200058a0:	7fd80647 7fe904b6 7ff60324 7ffd0192     G.......$.......
200058b0:	7fff0000 7ffdfe6d 7ff6fcdb 7fe9fb49     ....m.......I...
200058c0:	7fd8f9b8 7fc2f826 7fa7f695 7f87f504     ....&...........
200058d0:	7f62f374 7f38f1e4 7f09f054 7ed5eec6     t.b...8.T......~
200058e0:	7e9ded37 7e5febaa 7e1dea1d 7dd6e892     7..~.._~...~...}
200058f0:	7d8ae707 7d39e57d 7ce3e3f4 7c89e26c     ...}}.9}...|l..|
20005900:	7c29e0e6 7bc5df60 7b5ddddc 7aefdc59     ..)|`..{..]{Y..z
20005910:	7a7ddad7 7a05d957 798ad7d9 7909d65c     ..}zW..z...y\..y
20005920:	7884d4e0 77fad367 776cd1ee 76d9d078     ...xg..w..lwx..v
20005930:	7641cf04 75a5cd91 7504cc21 745fcab2     ..Av...u!..u.._t
20005940:	73b5c945 7307c7db 7255c673 719ec50d     E..s...ss.Ur...q
20005950:	70e2c3a9 7023c247 6f5fc0e8 6e96bf8c     ...pG.#p.._o...n
20005960:	6dcabe31 6cf9bcda 6c24bb85 6b4aba32     1..m...l..$l2.Jk
20005970:	6a6db8e3 698cb796 68a6b64b 67bdb504     ..mj...iK..h...g
20005980:	66cfb3c0 65ddb27e 64e8b140 63efb004     ...f~..e@..d...c
20005990:	62f2aecc 61f1ad96 60ecac64 5fe3ab35     ...b...ad..`5.._
200059a0:	5ed7aa0a 5dc7a8e2 5cb4a7bd 5b9da69b     ...^...]...\...[
200059b0:	5a82a57d 5964a462 5842a34b 571da238     }..Zb.dYK.BX8..W
200059c0:	55f5a128 54caa01c 539b9f13 52699e0e     (..U...T...S..iR
200059d0:	51339d0d 4ffb9c10 4ebf9b17 4d819a22     ..3Q...O...N"..M
200059e0:	4c3f9930 4afb9842 49b49759 48699673     0.?LB..JY..Is.iH
200059f0:	471c9592 45cd94b5 447a93db 43259306     ...G...E..zD..%C
20005a00:	41ce9235 40739169 3f1790a0 3db88fdc     5..Ai.s@...?...=
20005a10:	3c568f1d 3af28e61 398c8daa 38248cf8     ..V<a..:...9..$8
20005a20:	36ba8c4a 354d8ba0 33de8afb 326e8a5a     J..6..M5...3Z.n2
20005a30:	30fb89be 2f878926 2e118893 2c988805     ...0&../.......,
20005a40:	2b1f877b 29a386f6 28268675 26a885fa     {..+...)u.&(...&
20005a50:	25288582 23a68510 222384a2 209f843a     ..(%...#..#":.. 
20005a60:	1f1983d6 1d938376 1c0b831c 1a8282c6     ....v...........
20005a70:	18f88275 176d8229 15e281e2 145581a0     u...).m.......U.
20005a80:	12c88162 1139812a 0fab80f6 0e1b80c7     b...*.9.........
20005a90:	0c8b809d 0afb8078 096a8058 07d9803d     ....x...X.j.=...
20005aa0:	06478027 04b68016 03248009 01928002     '.G.......$.....
20005ab0:	00008000 fe6d8002 fcdb8009 fb498016     ......m.......I.
20005ac0:	f9b88027 f826803d f6958058 f5048078     '...=.&.X...x...
20005ad0:	f374809d f1e480c7 f05480f6 eec6812a     ..t.......T.*...
20005ae0:	ed378162 ebaa81a0 ea1d81e2 e8928229     b.7.........)...
20005af0:	e7078275 e57d82c6 e3f4831c e26c8376     u.....}.....v.l.
20005b00:	e0e683d6 df60843a dddc84a2 dc598510     ....:.`.......Y.
20005b10:	dad78582 d95785fa d7d98675 d65c86f6     ......W.u.....\.
20005b20:	d4e0877b d3678805 d1ee8893 d0788926     {.....g.....&.x.
20005b30:	cf0489be cd918a5a cc218afb cab28ba0     ....Z.....!.....
20005b40:	c9458c4a c7db8cf8 c6738daa c50d8e61     J.E.......s.a...
20005b50:	c3a98f1d c2478fdc c0e890a0 bf8c9169     ......G.....i...
20005b60:	be319235 bcda9306 bb8593db ba3294b5     5.1...........2.
20005b70:	b8e39592 b7969673 b64b9759 b5049842     ....s...Y.K.B...
20005b80:	b3c09930 b27e9a22 b1409b17 b0049c10     0...".~...@.....
20005b90:	aecc9d0d ad969e0e ac649f13 ab35a01c     ..........d...5.
20005ba0:	aa0aa128 a8e2a238 a7bda34b a69ba462     (...8...K...b...
20005bb0:	a57da57d a462a69b a34ba7bd a238a8e2     }.}...b...K...8.
20005bc0:	a128aa0a a01cab35 9f13ac64 9e0ead96     ..(.5...d.......
20005bd0:	9d0daecc 9c10b004 9b17b140 9a22b27e     ........@...~.".
20005be0:	9930b3c0 9842b504 9759b64b 9673b796     ..0...B.K.Y...s.
20005bf0:	9592b8e3 94b5ba32 93dbbb85 9306bcda     ....2...........
20005c00:	9235be31 9169bf8c 90a0c0e8 8fdcc247     1.5...i.....G...
20005c10:	8f1dc3a9 8e61c50d 8daac673 8cf8c7db     ......a.s.......
20005c20:	8c4ac945 8ba0cab2 8afbcc21 8a5acd91     E.J.....!.....Z.
20005c30:	89becf04 8926d078 8893d1ee 8805d367     ....x.&.....g...
20005c40:	877bd4e0 86f6d65c 8675d7d9 85fad957     ..{.\.....u.W...
20005c50:	8582dad7 8510dc59 84a2dddc 843adf60     ....Y.......`.:.
20005c60:	83d6e0e6 8376e26c 831ce3f4 82c6e57d     ....l.v.....}...
20005c70:	8275e707 8229e892 81e2ea1d 81a0ebaa     ..u...).........
20005c80:	8162ed37 812aeec6 80f6f054 80c7f1e4     7.b...*.T.......
20005c90:	809df374 8078f504 8058f695 803df826     t.....x...X.&.=.
20005ca0:	8027f9b8 8016fb49 8009fcdb 8002fe6d     ..'.I.......m...

20005cb0 <twiddleCoef_1024_q15>:
20005cb0:	00007fff 00c97fff 01927ffd 025b7ffa     ..............[.
20005cc0:	03247ff6 03ed7ff0 04b67fe9 057f7fe1     ..$.............
20005cd0:	06477fd8 07107fce 07d97fc2 08a27fb5     ..G.............
20005ce0:	096a7fa7 0a337f97 0afb7f87 0bc37f75     ..j...3.....u...
20005cf0:	0c8b7f62 0d537f4d 0e1b7f38 0ee37f21     b...M.S.8...!...
20005d00:	0fab7f09 10727ef0 11397ed5 12017eba     .....~r..~9..~..
20005d10:	12c87e9d 138e7e7f 14557e5f 151b7e3f     .~...~.._~U.?~..
20005d20:	15e27e1d 16a87dfa 176d7dd6 18337db0     .~...}...}m..}3.
20005d30:	18f87d8a 19bd7d62 1a827d39 1b477d0f     .}..b}..9}...}G.
20005d40:	1c0b7ce3 1ccf7cb7 1d937c89 1e567c5a     .|...|...|..Z|V.
20005d50:	1f197c29 1fdc7bf8 209f7bc5 21617b92     )|...{...{. .{a!
20005d60:	22237b5d 22e57b26 23a67aef 24677ab6     ]{#"&{.".z.#.zg$
20005d70:	25287a7d 25e87a42 26a87a05 276779c8     }z(%Bz.%.z.&.yg'
20005d80:	2826798a 28e5794a 29a37909 2a6178c7     .y&(Jy.(.y.).xa*
20005d90:	2b1f7884 2bdc7840 2c9877fa 2d5577b4     .x.+@x.+.w.,.wU-
20005da0:	2e11776c 2ecc7723 2f8776d9 3041768e     lw..#w...v./.vA0
20005db0:	30fb7641 31b575f4 326e75a5 33267555     Av.0.u.1.un2Uu&3
20005dc0:	33de7504 349674b2 354d745f 3604740b     .u.3.t.4_tM5.t.6
20005dd0:	36ba73b5 376f735f 38247307 38d872af     .s.6_so7.s$8.r.8
20005de0:	398c7255 3a4071fa 3af2719e 3ba57141     Ur.9.q@:.q.:Aq.;
20005df0:	3c5670e2 3d077083 3db87023 3e686fc1     .pV<.p.=#p.=.oh>
20005e00:	3f176f5f 3fc56efb 40736e96 41216e30     _o.?.n.?.ns@0n!A
20005e10:	41ce6dca 427a6d62 43256cf9 43d06c8f     .m.AbmzB.l%C.l.C
20005e20:	447a6c24 45246bb8 45cd6b4a 46756adc     $lzD.k$EJk.E.juF
20005e30:	471c6a6d 47c369fd 4869698c 490f6919     mj.G.i.G.iiH.i.I
20005e40:	49b468a6 4a586832 4afb67bd 4b9e6746     .h.I2hXJ.g.JFg.K
20005e50:	4c3f66cf 4ce16657 4d8165dd 4e216563     .f?LWf.L.e.Mce!N
20005e60:	4ebf64e8 4f5e646c 4ffb63ef 50976371     .d.Nld^O.c.Oqc.P
20005e70:	513362f2 51ce6271 526961f1 5302616f     .b3Qqb.Q.aiRoa.S
20005e80:	539b60ec 54336068 54ca5fe3 55605f5e     .`.Sh`3T._.T^_`U
20005e90:	55f55ed7 568a5e50 571d5dc7 57b05d3e     .^.UP^.V.].W>].W
20005ea0:	58425cb4 58d45c29 59645b9d 59f35b10     .\BX)\.X.[dY.[.Y
20005eb0:	5a825a82 5b1059f3 5b9d5964 5c2958d4     .Z.Z.Y.[dY.[.X)\
20005ec0:	5cb45842 5d3e57b0 5dc7571d 5e50568a     BX.\.W>].W.].VP^
20005ed0:	5ed755f5 5f5e5560 5fe354ca 60685433     .U.^`U^_.T._3Th`
20005ee0:	60ec539b 616f5302 61f15269 627151ce     .S.`.SoaiR.a.Qqb
20005ef0:	62f25133 63715097 63ef4ffb 646c4f5e     3Q.b.Pqc.O.c^Old
20005f00:	64e84ebf 65634e21 65dd4d81 66574ce1     .N.d!Nce.M.e.LWf
20005f10:	66cf4c3f 67464b9e 67bd4afb 68324a58     ?L.f.KFg.J.gXJ2h
20005f20:	68a649b4 6919490f 698c4869 69fd47c3     .I.h.I.iiH.i.G.i
20005f30:	6a6d471c 6adc4675 6b4a45cd 6bb84524     .GmjuF.j.EJk$E.k
20005f40:	6c24447a 6c8f43d0 6cf94325 6d62427a     zD$l.C.l%C.lzBbm
20005f50:	6dca41ce 6e304121 6e964073 6efb3fc5     .A.m!A0ns@.n.?.n
20005f60:	6f5f3f17 6fc13e68 70233db8 70833d07     .?_oh>.o.=#p.=.p
20005f70:	70e23c56 71413ba5 719e3af2 71fa3a40     V<.p.;Aq.:.q@:.q
20005f80:	7255398c 72af38d8 73073824 735f376f     .9Ur.8.r$8.so7_s
20005f90:	73b536ba 740b3604 745f354d 74b23496     .6.s.6.tM5_t.4.t
20005fa0:	750433de 75553326 75a5326e 75f431b5     .3.u&3Uun2.u.1.u
20005fb0:	764130fb 768e3041 76d92f87 77232ecc     .0AvA0.v./.v..#w
20005fc0:	776c2e11 77b42d55 77fa2c98 78402bdc     ..lwU-.w.,.w.+@x
20005fd0:	78842b1f 78c72a61 790929a3 794a28e5     .+.xa*.x.).y.(Jy
20005fe0:	798a2826 79c82767 7a0526a8 7a4225e8     &(.yg'.y.&.z.%Bz
20005ff0:	7a7d2528 7ab62467 7aef23a6 7b2622e5     (%}zg$.z.#.z."&{
20006000:	7b5d2223 7b922161 7bc5209f 7bf81fdc     #"]{a!.{. .{...{
20006010:	7c291f19 7c5a1e56 7c891d93 7cb71ccf     ..)|V.Z|...|...|
20006020:	7ce31c0b 7d0f1b47 7d391a82 7d6219bd     ...|G..}..9}..b}
20006030:	7d8a18f8 7db01833 7dd6176d 7dfa16a8     ...}3..}m..}...}
20006040:	7e1d15e2 7e3f151b 7e5f1455 7e7f138e     ...~..?~U._~...~
20006050:	7e9d12c8 7eba1201 7ed51139 7ef01072     ...~...~9..~r..~
20006060:	7f090fab 7f210ee3 7f380e1b 7f4d0d53     ......!...8.S.M.
20006070:	7f620c8b 7f750bc3 7f870afb 7f970a33     ..b...u.....3...
20006080:	7fa7096a 7fb508a2 7fc207d9 7fce0710     j...............
20006090:	7fd80647 7fe1057f 7fe904b6 7ff003ed     G...............
200060a0:	7ff60324 7ffa025b 7ffd0192 7fff00c9     $...[...........
200060b0:	7fff0000 7fffff36 7ffdfe6d 7ffafda4     ....6...m.......
200060c0:	7ff6fcdb 7ff0fc12 7fe9fb49 7fe1fa80     ........I.......
200060d0:	7fd8f9b8 7fcef8ef 7fc2f826 7fb5f75d     ........&...]...
200060e0:	7fa7f695 7f97f5cc 7f87f504 7f75f43c     ............<.u.
200060f0:	7f62f374 7f4df2ac 7f38f1e4 7f21f11c     t.b...M...8...!.
20006100:	7f09f054 7ef0ef8d 7ed5eec6 7ebaedfe     T......~...~...~
20006110:	7e9ded37 7e7fec71 7e5febaa 7e3feae4     7..~q..~.._~..?~
20006120:	7e1dea1d 7dfae957 7dd6e892 7db0e7cc     ...~W..}...}...}
20006130:	7d8ae707 7d62e642 7d39e57d 7d0fe4b8     ...}B.b}}.9}...}
20006140:	7ce3e3f4 7cb7e330 7c89e26c 7c5ae1a9     ...|0..|l..|..Z|
20006150:	7c29e0e6 7bf8e023 7bc5df60 7b92de9e     ..)|#..{`..{...{
20006160:	7b5ddddc 7b26dd1a 7aefdc59 7ab6db98     ..]{..&{Y..z...z
20006170:	7a7ddad7 7a42da17 7a05d957 79c8d898     ..}z..BzW..z...y
20006180:	798ad7d9 794ad71a 7909d65c 78c7d59e     ...y..Jy\..y...x
20006190:	7884d4e0 7840d423 77fad367 77b4d2aa     ...x#.@xg..w...w
200061a0:	776cd1ee 7723d133 76d9d078 768ecfbe     ..lw3.#wx..v...v
200061b0:	7641cf04 75f4ce4a 75a5cd91 7555ccd9     ..AvJ..u...u..Uu
200061c0:	7504cc21 74b2cb69 745fcab2 740bc9fb     !..ui..t.._t...t
200061d0:	73b5c945 735fc890 7307c7db 72afc727     E..s.._s...s'..r
200061e0:	7255c673 71fac5bf 719ec50d 7141c45a     s.Ur...q...qZ.Aq
200061f0:	70e2c3a9 7083c2f8 7023c247 6fc1c197     ...p...pG.#p...o
20006200:	6f5fc0e8 6efbc03a 6e96bf8c 6e30bede     .._o:..n...n..0n
20006210:	6dcabe31 6d62bd85 6cf9bcda 6c8fbc2f     1..m..bm...l/..l
20006220:	6c24bb85 6bb8badb 6b4aba32 6adcb98a     ..$l...k2.Jk...j
20006230:	6a6db8e3 69fdb83c 698cb796 6919b6f0     ..mj<..i...i...i
20006240:	68a6b64b 6832b5a7 67bdb504 6746b461     K..h..2h...ga.Fg
20006250:	66cfb3c0 6657b31e 65ddb27e 6563b1de     ...f..Wf~..e..ce
20006260:	64e8b140 646cb0a1 63efb004 6371af68     @..d..ld...ch.qc
20006270:	62f2aecc 6271ae31 61f1ad96 616facfd     ...b1.qb...a..oa
20006280:	60ecac64 6068abcc 5fe3ab35 5f5eaa9f     d..`..h`5.._..^_
20006290:	5ed7aa0a 5e50a975 5dc7a8e2 5d3ea84f     ...^u.P^...]O.>]
200062a0:	5cb4a7bd 5c29a72b 5b9da69b 5b10a60c     ...\+.)\...[...[
200062b0:	5a82a57d 59f3a4ef 5964a462 58d4a3d6     }..Z...Yb.dY...X
200062c0:	5842a34b 57b0a2c1 571da238 568aa1af     K.BX...W8..W...V
200062d0:	55f5a128 5560a0a1 54caa01c 54339f97     (..U..`U...T..3T
200062e0:	539b9f13 53029e90 52699e0e 51ce9d8e     ...S...S..iR...Q
200062f0:	51339d0d 50979c8e 4ffb9c10 4f5e9b93     ..3Q...P...O..^O
20006300:	4ebf9b17 4e219a9c 4d819a22 4ce199a8     ...N..!N"..M...L
20006310:	4c3f9930 4b9e98b9 4afb9842 4a5897cd     0.?L...KB..J..XJ
20006320:	49b49759 490f96e6 48699673 47c39602     Y..I...Is.iH...G
20006330:	471c9592 46759523 45cd94b5 45249447     ...G#.uF...EG.$E
20006340:	447a93db 43d09370 43259306 427a929d     ..zDp..C..%C..zB
20006350:	41ce9235 412191cf 40739169 3fc59104     5..A..!Ai.s@...?
20006360:	3f1790a0 3e68903e 3db88fdc 3d078f7c     ...?>.h>...=|..=
20006370:	3c568f1d 3ba58ebe 3af28e61 3a408e05     ..V<...;a..:..@:
20006380:	398c8daa 38d88d50 38248cf8 376f8ca0     ...9P..8..$8..o7
20006390:	36ba8c4a 36048bf4 354d8ba0 34968b4d     J..6...6..M5M..4
200063a0:	33de8afb 33268aaa 326e8a5a 31b58a0b     ...3..&3Z.n2...1
200063b0:	30fb89be 30418971 2f878926 2ecc88dc     ...0q.A0&../....
200063c0:	2e118893 2d55884b 2c988805 2bdc87bf     ....K.U-...,...+
200063d0:	2b1f877b 2a618738 29a386f6 28e586b5     {..+8.a*...)...(
200063e0:	28268675 27678637 26a885fa 25e885bd     u.&(7.g'...&...%
200063f0:	25288582 24678549 23a68510 22e584d9     ..(%I.g$...#..."
20006400:	222384a2 2161846d 209f843a 1fdc8407     ..#"m.a!:.. ....
20006410:	1f1983d6 1e5683a5 1d938376 1ccf8348     ......V.v...H...
20006420:	1c0b831c 1b4782f0 1a8282c6 19bd829d     ......G.........
20006430:	18f88275 1833824f 176d8229 16a88205     u...O.3.).m.....
20006440:	15e281e2 151b81c0 145581a0 138e8180     ..........U.....
20006450:	12c88162 12018145 1139812a 1072810f     b...E...*.9...r.
20006460:	0fab80f6 0ee380de 0e1b80c7 0d5380b2     ..............S.
20006470:	0c8b809d 0bc3808a 0afb8078 0a338068     ........x...h.3.
20006480:	096a8058 08a2804a 07d9803d 07108031     X.j.J...=...1...
20006490:	06478027 057f801e 04b68016 03ed800f     '.G.............
200064a0:	03248009 025b8005 01928002 00c98000     ..$...[.........
200064b0:	00008000 ff368000 fe6d8002 fda48005     ......6...m.....
200064c0:	fcdb8009 fc12800f fb498016 fa80801e     ..........I.....
200064d0:	f9b88027 f8ef8031 f826803d f75d804a     '...1...=.&.J.].
200064e0:	f6958058 f5cc8068 f5048078 f43c808a     X...h...x.....<.
200064f0:	f374809d f2ac80b2 f1e480c7 f11c80de     ..t.............
20006500:	f05480f6 ef8d810f eec6812a edfe8145     ..T.....*...E...
20006510:	ed378162 ec718180 ebaa81a0 eae481c0     b.7...q.........
20006520:	ea1d81e2 e9578205 e8928229 e7cc824f     ......W.)...O...
20006530:	e7078275 e642829d e57d82c6 e4b882f0     u.....B...}.....
20006540:	e3f4831c e3308348 e26c8376 e1a983a5     ....H.0.v.l.....
20006550:	e0e683d6 e0238407 df60843a de9e846d     ......#.:.`.m...
20006560:	dddc84a2 dd1a84d9 dc598510 db988549     ..........Y.I...
20006570:	dad78582 da1785bd d95785fa d8988637     ..........W.7...
20006580:	d7d98675 d71a86b5 d65c86f6 d59e8738     u.........\.8...
20006590:	d4e0877b d42387bf d3678805 d2aa884b     {.....#...g.K...
200065a0:	d1ee8893 d13388dc d0788926 cfbe8971     ......3.&.x.q...
200065b0:	cf0489be ce4a8a0b cd918a5a ccd98aaa     ......J.Z.......
200065c0:	cc218afb cb698b4d cab28ba0 c9fb8bf4     ..!.M.i.........
200065d0:	c9458c4a c8908ca0 c7db8cf8 c7278d50     J.E.........P.'.
200065e0:	c6738daa c5bf8e05 c50d8e61 c45a8ebe     ..s.....a.....Z.
200065f0:	c3a98f1d c2f88f7c c2478fdc c197903e     ....|.....G.>...
20006600:	c0e890a0 c03a9104 bf8c9169 bede91cf     ......:.i.......
20006610:	be319235 bd85929d bcda9306 bc2f9370     5.1.........p./.
20006620:	bb8593db badb9447 ba3294b5 b98a9523     ....G.....2.#...
20006630:	b8e39592 b83c9602 b7969673 b6f096e6     ......<.s.......
20006640:	b64b9759 b5a797cd b5049842 b46198b9     Y.K.....B.....a.
20006650:	b3c09930 b31e99a8 b27e9a22 b1de9a9c     0.......".~.....
20006660:	b1409b17 b0a19b93 b0049c10 af689c8e     ..@...........h.
20006670:	aecc9d0d ae319d8e ad969e0e acfd9e90     ......1.........
20006680:	ac649f13 abcc9f97 ab35a01c aa9fa0a1     ..d.......5.....
20006690:	aa0aa128 a975a1af a8e2a238 a84fa2c1     (.....u.8.....O.
200066a0:	a7bda34b a72ba3d6 a69ba462 a60ca4ef     K.....+.b.......
200066b0:	a57da57d a4efa60c a462a69b a3d6a72b     }.}.......b.+...
200066c0:	a34ba7bd a2c1a84f a238a8e2 a1afa975     ..K.O.....8.u...
200066d0:	a128aa0a a0a1aa9f a01cab35 9f97abcc     ..(.....5.......
200066e0:	9f13ac64 9e90acfd 9e0ead96 9d8eae31     d...........1...
200066f0:	9d0daecc 9c8eaf68 9c10b004 9b93b0a1     ....h...........
20006700:	9b17b140 9a9cb1de 9a22b27e 99a8b31e     @.......~.".....
20006710:	9930b3c0 98b9b461 9842b504 97cdb5a7     ..0.a.....B.....
20006720:	9759b64b 96e6b6f0 9673b796 9602b83c     K.Y.......s.<...
20006730:	9592b8e3 9523b98a 94b5ba32 9447badb     ......#.2.....G.
20006740:	93dbbb85 9370bc2f 9306bcda 929dbd85     ..../.p.........
20006750:	9235be31 91cfbede 9169bf8c 9104c03a     1.5.......i.:...
20006760:	90a0c0e8 903ec197 8fdcc247 8f7cc2f8     ......>.G.....|.
20006770:	8f1dc3a9 8ebec45a 8e61c50d 8e05c5bf     ....Z.....a.....
20006780:	8daac673 8d50c727 8cf8c7db 8ca0c890     s...'.P.........
20006790:	8c4ac945 8bf4c9fb 8ba0cab2 8b4dcb69     E.J.........i.M.
200067a0:	8afbcc21 8aaaccd9 8a5acd91 8a0bce4a     !.........Z.J...
200067b0:	89becf04 8971cfbe 8926d078 88dcd133     ......q.x.&.3...
200067c0:	8893d1ee 884bd2aa 8805d367 87bfd423     ......K.g...#...
200067d0:	877bd4e0 8738d59e 86f6d65c 86b5d71a     ..{...8.\.......
200067e0:	8675d7d9 8637d898 85fad957 85bdda17     ..u...7.W.......
200067f0:	8582dad7 8549db98 8510dc59 84d9dd1a     ......I.Y.......
20006800:	84a2dddc 846dde9e 843adf60 8407e023     ......m.`.:.#...
20006810:	83d6e0e6 83a5e1a9 8376e26c 8348e330     ........l.v.0.H.
20006820:	831ce3f4 82f0e4b8 82c6e57d 829de642     ........}...B...
20006830:	8275e707 824fe7cc 8229e892 8205e957     ..u...O...).W...
20006840:	81e2ea1d 81c0eae4 81a0ebaa 8180ec71     ............q...
20006850:	8162ed37 8145edfe 812aeec6 810fef8d     7.b...E...*.....
20006860:	80f6f054 80def11c 80c7f1e4 80b2f2ac     T...............
20006870:	809df374 808af43c 8078f504 8068f5cc     t...<.....x...h.
20006880:	8058f695 804af75d 803df826 8031f8ef     ..X.].J.&.=...1.
20006890:	8027f9b8 801efa80 8016fb49 800ffc12     ..'.....I.......
200068a0:	8009fcdb 8005fda4 8002fe6d 8000ff36     ........m...6...

200068b0 <twiddleCoef_2048_q15>:
200068b0:	00007fff 00647fff 00c97fff 012d7ffe     ......d.......-.
200068c0:	01927ffd 01f67ffc 025b7ffa 02bf7ff8     ..........[.....
200068d0:	03247ff6 03887ff3 03ed7ff0 04517fed     ..$...........Q.
200068e0:	04b67fe9 051a7fe5 057f7fe1 05e37fdd     ................
200068f0:	06477fd8 06ac7fd3 07107fce 07757fc8     ..G...........u.
20006900:	07d97fc2 083d7fbc 08a27fb5 09067fae     ......=.........
20006910:	096a7fa7 09ce7f9f 0a337f97 0a977f8f     ..j.......3.....
20006920:	0afb7f87 0b5f7f7e 0bc37f75 0c277f6b     ....~._.u...k.'.
20006930:	0c8b7f62 0cef7f58 0d537f4d 0db77f43     b...X...M.S.C...
20006940:	0e1b7f38 0e7f7f2d 0ee37f21 0f477f15     8...-...!.....G.
20006950:	0fab7f09 100e7efd 10727ef0 10d67ee3     .....~...~r..~..
20006960:	11397ed5 119d7ec8 12017eba 12647eab     .~9..~...~...~d.
20006970:	12c87e9d 132b7e8e 138e7e7f 13f27e6f     .~...~+..~..o~..
20006980:	14557e5f 14b87e4f 151b7e3f 157f7e2e     _~U.O~..?~...~..
20006990:	15e27e1d 16457e0c 16a87dfa 170a7de8     .~...~E..}...}..
200069a0:	176d7dd6 17d07dc3 18337db0 18967d9d     .}m..}...}3..}..
200069b0:	18f87d8a 195b7d76 19bd7d62 1a207d4e     .}..v}[.b}..N} .
200069c0:	1a827d39 1ae47d24 1b477d0f 1ba97cf9     9}..$}...}G..|..
200069d0:	1c0b7ce3 1c6d7ccd 1ccf7cb7 1d317ca0     .|...|m..|...|1.
200069e0:	1d937c89 1df57c71 1e567c5a 1eb87c42     .|..q|..Z|V.B|..
200069f0:	1f197c29 1f7b7c11 1fdc7bf8 203e7bdf     )|...|{..{...{> 
20006a00:	209f7bc5 21007bac 21617b92 21c27b77     .{. .{.!.{a!w{.!
20006a10:	22237b5d 22847b42 22e57b26 23457b0b     ]{#"B{."&{.".{E#
20006a20:	23a67aef 24077ad3 24677ab6 24c77a9a     .z.#.z.$.zg$.z.$
20006a30:	25287a7d 25887a5f 25e87a42 26487a24     }z(%_z.%Bz.%$zH&
20006a40:	26a87a05 270779e7 276779c8 27c779a9     .z.&.y.'.yg'.y.'
20006a50:	2826798a 2886796a 28e5794a 2944792a     .y&(jy.(Jy.(*yD)
20006a60:	29a37909 2a0278e8 2a6178c7 2ac078a6     .y.).x.*.xa*.x.*
20006a70:	2b1f7884 2b7d7862 2bdc7840 2c3a781d     .x.+bx}+@x.+.x:,
20006a80:	2c9877fa 2cf777d7 2d5577b4 2db37790     .w.,.w.,.wU-.w.-
20006a90:	2e11776c 2e6e7747 2ecc7723 2f2976fe     lw..Gwn.#w...v)/
20006aa0:	2f8776d9 2fe476b3 3041768e 309e7668     .v./.v./.vA0hv.0
20006ab0:	30fb7641 3158761b 31b575f4 321175cc     Av.0.vX1.u.1.u.2
20006ac0:	326e75a5 32ca757d 33267555 3382752d     .un2}u.2Uu&3-u.3
20006ad0:	33de7504 343a74db 349674b2 34f27489     .u.3.t:4.t.4.t.4
20006ae0:	354d745f 35a87435 3604740b 365f73e0     _tM55t.5.t.6.s_6
20006af0:	36ba73b5 3714738a 376f735f 37ca7333     .s.6.s.7_so73s.7
20006b00:	38247307 387e72db 38d872af 39327282     .s$8.r~8.r.8.r29
20006b10:	398c7255 39e67227 3a4071fa 3a9971cc     Ur.9'r.9.q@:.q.:
20006b20:	3af2719e 3b4c716f 3ba57141 3bfd7112     .q.:oqL;Aq.;.q.;
20006b30:	3c5670e2 3caf70b3 3d077083 3d607053     .pV<.p.<.p.=Sp`=
20006b40:	3db87023 3e106ff2 3e686fc1 3ebf6f90     #p.=.o.>.oh>.o.>
20006b50:	3f176f5f 3f6e6f2d 3fc56efb 401d6ec9     _o.?-on?.n.?.n.@
20006b60:	40736e96 40ca6e63 41216e30 41776dfd     .ns@cn.@0n!A.mwA
20006b70:	41ce6dca 42246d96 427a6d62 42d06d2d     .m.A.m$BbmzB-m.B
20006b80:	43256cf9 437b6cc4 43d06c8f 44256c59     .l%C.l{C.l.CYl%D
20006b90:	447a6c24 44cf6bee 45246bb8 45786b81     $lzD.k.D.k$E.kxE
20006ba0:	45cd6b4a 46216b13 46756adc 46c96aa5     Jk.E.k!F.juF.j.F
20006bb0:	471c6a6d 47706a35 47c369fd 481669c4     mj.G5jpG.i.G.i.H
20006bc0:	4869698c 48bc6953 490f6919 496168e0     .iiHSi.H.i.I.haI
20006bd0:	49b468a6 4a06686c 4a586832 4aa967f7     .h.Ilh.J2hXJ.g.J
20006be0:	4afb67bd 4b4c6782 4b9e6746 4bef670b     .g.J.gLKFg.K.g.K
20006bf0:	4c3f66cf 4c906693 4ce16657 4d31661a     .f?L.f.LWf.L.f1M
20006c00:	4d8165dd 4dd165a0 4e216563 4e706526     .e.M.e.Mce!N&epN
20006c10:	4ebf64e8 4f0f64aa 4f5e646c 4fac642d     .d.N.d.Old^O-d.O
20006c20:	4ffb63ef 504963b0 50976371 50e56331     .c.O.cIPqc.P1c.P
20006c30:	513362f2 518162b2 51ce6271 521c6231     .b3Q.b.Qqb.Q1b.R
20006c40:	526961f1 52b561b0 5302616f 534e612d     .aiR.a.Roa.S-aNS
20006c50:	539b60ec 53e760aa 54336068 547e6026     .`.S.`.Sh`3T&`~T
20006c60:	54ca5fe3 55155fa0 55605f5e 55ab5f1a     ._.T._.U^_`U._.U
20006c70:	55f55ed7 56405e93 568a5e50 56d45e0b     .^.U.^@VP^.V.^.V
20006c80:	571d5dc7 57675d83 57b05d3e 57f95cf9     .].W.]gW>].W.\.W
20006c90:	58425cb4 588b5c6e 58d45c29 591c5be3     .\BXn\.X)\.X.[.Y
20006ca0:	59645b9d 59ac5b56 59f35b10 5a3b5ac9     .[dYV[.Y.[.Y.Z;Z
20006cb0:	5a825a82 5ac95a3b 5b1059f3 5b5659ac     .Z.Z;Z.Z.Y.[.YV[
20006cc0:	5b9d5964 5be3591c 5c2958d4 5c6e588b     dY.[.Y.[.X)\.Xn\
20006cd0:	5cb45842 5cf957f9 5d3e57b0 5d835767     BX.\.W.\.W>]gW.]
20006ce0:	5dc7571d 5e0b56d4 5e50568a 5e935640     .W.].V.^.VP^@V.^
20006cf0:	5ed755f5 5f1a55ab 5f5e5560 5fa05515     .U.^.U._`U^_.U._
20006d00:	5fe354ca 6026547e 60685433 60aa53e7     .T._~T&`3Th`.S.`
20006d10:	60ec539b 612d534e 616f5302 61b052b5     .S.`NS-a.Soa.R.a
20006d20:	61f15269 6231521c 627151ce 62b25181     iR.a.R1b.Qqb.Q.b
20006d30:	62f25133 633150e5 63715097 63b05049     3Q.b.P1c.PqcIP.c
20006d40:	63ef4ffb 642d4fac 646c4f5e 64aa4f0f     .O.c.O-d^Old.O.d
20006d50:	64e84ebf 65264e70 65634e21 65a04dd1     .N.dpN&e!Nce.M.e
20006d60:	65dd4d81 661a4d31 66574ce1 66934c90     .M.e1M.f.LWf.L.f
20006d70:	66cf4c3f 670b4bef 67464b9e 67824b4c     ?L.f.K.g.KFgLK.g
20006d80:	67bd4afb 67f74aa9 68324a58 686c4a06     .J.g.J.gXJ2h.Jlh
20006d90:	68a649b4 68e04961 6919490f 695348bc     .I.haI.h.I.i.HSi
20006da0:	698c4869 69c44816 69fd47c3 6a354770     iH.i.H.i.G.ipG5j
20006db0:	6a6d471c 6aa546c9 6adc4675 6b134621     .Gmj.F.juF.j!F.k
20006dc0:	6b4a45cd 6b814578 6bb84524 6bee44cf     .EJkxE.k$E.k.D.k
20006dd0:	6c24447a 6c594425 6c8f43d0 6cc4437b     zD$l%DYl.C.l{C.l
20006de0:	6cf94325 6d2d42d0 6d62427a 6d964224     %C.l.B-mzBbm$B.m
20006df0:	6dca41ce 6dfd4177 6e304121 6e6340ca     .A.mwA.m!A0n.@cn
20006e00:	6e964073 6ec9401d 6efb3fc5 6f2d3f6e     s@.n.@.n.?.nn?-o
20006e10:	6f5f3f17 6f903ebf 6fc13e68 6ff23e10     .?_o.>.oh>.o.>.o
20006e20:	70233db8 70533d60 70833d07 70b33caf     .=#p`=Sp.=.p.<.p
20006e30:	70e23c56 71123bfd 71413ba5 716f3b4c     V<.p.;.q.;AqL;oq
20006e40:	719e3af2 71cc3a99 71fa3a40 722739e6     .:.q.:.q@:.q.9'r
20006e50:	7255398c 72823932 72af38d8 72db387e     .9Ur29.r.8.r~8.r
20006e60:	73073824 733337ca 735f376f 738a3714     $8.s.73so7_s.7.s
20006e70:	73b536ba 73e0365f 740b3604 743535a8     .6.s_6.s.6.t.55t
20006e80:	745f354d 748934f2 74b23496 74db343a     M5_t.4.t.4.t:4.t
20006e90:	750433de 752d3382 75553326 757d32ca     .3.u.3-u&3Uu.2}u
20006ea0:	75a5326e 75cc3211 75f431b5 761b3158     n2.u.2.u.1.uX1.v
20006eb0:	764130fb 7668309e 768e3041 76b32fe4     .0Av.0hvA0.v./.v
20006ec0:	76d92f87 76fe2f29 77232ecc 77472e6e     ./.v)/.v..#wn.Gw
20006ed0:	776c2e11 77902db3 77b42d55 77d72cf7     ..lw.-.wU-.w.,.w
20006ee0:	77fa2c98 781d2c3a 78402bdc 78622b7d     .,.w:,.x.+@x}+bx
20006ef0:	78842b1f 78a62ac0 78c72a61 78e82a02     .+.x.*.xa*.x.*.x
20006f00:	790929a3 792a2944 794a28e5 796a2886     .).yD)*y.(Jy.(jy
20006f10:	798a2826 79a927c7 79c82767 79e72707     &(.y.'.yg'.y.'.y
20006f20:	7a0526a8 7a242648 7a4225e8 7a5f2588     .&.zH&$z.%Bz.%_z
20006f30:	7a7d2528 7a9a24c7 7ab62467 7ad32407     (%}z.$.zg$.z.$.z
20006f40:	7aef23a6 7b0b2345 7b2622e5 7b422284     .#.zE#.{."&{."B{
20006f50:	7b5d2223 7b7721c2 7b922161 7bac2100     #"]{.!w{a!.{.!.{
20006f60:	7bc5209f 7bdf203e 7bf81fdc 7c111f7b     . .{> .{...{{..|
20006f70:	7c291f19 7c421eb8 7c5a1e56 7c711df5     ..)|..B|V.Z|..q|
20006f80:	7c891d93 7ca01d31 7cb71ccf 7ccd1c6d     ...|1..|...|m..|
20006f90:	7ce31c0b 7cf91ba9 7d0f1b47 7d241ae4     ...|...|G..}..$}
20006fa0:	7d391a82 7d4e1a20 7d6219bd 7d76195b     ..9} .N}..b}[.v}
20006fb0:	7d8a18f8 7d9d1896 7db01833 7dc317d0     ...}...}3..}...}
20006fc0:	7dd6176d 7de8170a 7dfa16a8 7e0c1645     m..}...}...}E..~
20006fd0:	7e1d15e2 7e2e157f 7e3f151b 7e4f14b8     ...~...~..?~..O~
20006fe0:	7e5f1455 7e6f13f2 7e7f138e 7e8e132b     U._~..o~...~+..~
20006ff0:	7e9d12c8 7eab1264 7eba1201 7ec8119d     ...~d..~...~...~
20007000:	7ed51139 7ee310d6 7ef01072 7efd100e     9..~...~r..~...~
20007010:	7f090fab 7f150f47 7f210ee3 7f2d0e7f     ....G.....!...-.
20007020:	7f380e1b 7f430db7 7f4d0d53 7f580cef     ..8...C.S.M...X.
20007030:	7f620c8b 7f6b0c27 7f750bc3 7f7e0b5f     ..b.'.k...u._.~.
20007040:	7f870afb 7f8f0a97 7f970a33 7f9f09ce     ........3.......
20007050:	7fa7096a 7fae0906 7fb508a2 7fbc083d     j...........=...
20007060:	7fc207d9 7fc80775 7fce0710 7fd306ac     ....u...........
20007070:	7fd80647 7fdd05e3 7fe1057f 7fe5051a     G...............
20007080:	7fe904b6 7fed0451 7ff003ed 7ff30388     ....Q...........
20007090:	7ff60324 7ff802bf 7ffa025b 7ffc01f6     $.......[.......
200070a0:	7ffd0192 7ffe012d 7fff00c9 7fff0064     ....-.......d...
200070b0:	7fff0000 7fffff9b 7fffff36 7ffefed2     ........6.......
200070c0:	7ffdfe6d 7ffcfe09 7ffafda4 7ff8fd40     m...........@...
200070d0:	7ff6fcdb 7ff3fc77 7ff0fc12 7fedfbae     ....w...........
200070e0:	7fe9fb49 7fe5fae5 7fe1fa80 7fddfa1c     I...............
200070f0:	7fd8f9b8 7fd3f953 7fcef8ef 7fc8f88a     ....S...........
20007100:	7fc2f826 7fbcf7c2 7fb5f75d 7faef6f9     &.......].......
20007110:	7fa7f695 7f9ff631 7f97f5cc 7f8ff568     ....1.......h...
20007120:	7f87f504 7f7ef4a0 7f75f43c 7f6bf3d8     ......~.<.u...k.
20007130:	7f62f374 7f58f310 7f4df2ac 7f43f248     t.b...X...M.H.C.
20007140:	7f38f1e4 7f2df180 7f21f11c 7f15f0b8     ..8...-...!.....
20007150:	7f09f054 7efdeff1 7ef0ef8d 7ee3ef29     T......~...~)..~
20007160:	7ed5eec6 7ec8ee62 7ebaedfe 7eabed9b     ...~b..~...~...~
20007170:	7e9ded37 7e8eecd4 7e7fec71 7e6fec0d     7..~...~q..~..o~
20007180:	7e5febaa 7e4feb47 7e3feae4 7e2eea80     .._~G.O~..?~...~
20007190:	7e1dea1d 7e0ce9ba 7dfae957 7de8e8f5     ...~...~W..}...}
200071a0:	7dd6e892 7dc3e82f 7db0e7cc 7d9de769     ...}/..}...}i..}
200071b0:	7d8ae707 7d76e6a4 7d62e642 7d4ee5df     ...}..v}B.b}..N}
200071c0:	7d39e57d 7d24e51b 7d0fe4b8 7cf9e456     }.9}..$}...}V..|
200071d0:	7ce3e3f4 7ccde392 7cb7e330 7ca0e2ce     ...|...|0..|...|
200071e0:	7c89e26c 7c71e20a 7c5ae1a9 7c42e147     l..|..q|..Z|G.B|
200071f0:	7c29e0e6 7c11e084 7bf8e023 7bdfdfc1     ..)|...|#..{...{
20007200:	7bc5df60 7bacdeff 7b92de9e 7b77de3d     `..{...{...{=.w{
20007210:	7b5ddddc 7b42dd7b 7b26dd1a 7b0bdcba     ..]{{.B{..&{...{
20007220:	7aefdc59 7ad3dbf8 7ab6db98 7a9adb38     Y..z...z...z8..z
20007230:	7a7ddad7 7a5fda77 7a42da17 7a24d9b7     ..}zw._z..Bz..$z
20007240:	7a05d957 79e7d8f8 79c8d898 79a9d838     W..z...y...y8..y
20007250:	798ad7d9 796ad779 794ad71a 792ad6bb     ...yy.jy..Jy..*y
20007260:	7909d65c 78e8d5fd 78c7d59e 78a6d53f     \..y...x...x?..x
20007270:	7884d4e0 7862d482 7840d423 781dd3c5     ...x..bx#.@x...x
20007280:	77fad367 77d7d308 77b4d2aa 7790d24c     g..w...w...wL..w
20007290:	776cd1ee 7747d191 7723d133 76fed0d6     ..lw..Gw3.#w...v
200072a0:	76d9d078 76b3d01b 768ecfbe 7668cf61     x..v...v...va.hv
200072b0:	7641cf04 761bcea7 75f4ce4a 75cccdee     ..Av...vJ..u...u
200072c0:	75a5cd91 757dcd35 7555ccd9 752dcc7d     ...u5.}u..Uu}.-u
200072d0:	7504cc21 74dbcbc5 74b2cb69 7489cb0d     !..u...ti..t...t
200072e0:	745fcab2 7435ca57 740bc9fb 73e0c9a0     .._tW.5t...t...s
200072f0:	73b5c945 738ac8eb 735fc890 7333c835     E..s...s.._s5.3s
20007300:	7307c7db 72dbc781 72afc727 7282c6cd     ...s...r'..r...r
20007310:	7255c673 7227c619 71fac5bf 71ccc566     s.Ur..'r...qf..q
20007320:	719ec50d 716fc4b3 7141c45a 7112c402     ...q..oqZ.Aq...q
20007330:	70e2c3a9 70b3c350 7083c2f8 7053c29f     ...pP..p...p..Sp
20007340:	7023c247 6ff2c1ef 6fc1c197 6f90c140     G.#p...o...o@..o
20007350:	6f5fc0e8 6f2dc091 6efbc03a 6ec9bfe2     .._o..-o:..n...n
20007360:	6e96bf8c 6e63bf35 6e30bede 6dfdbe88     ...n5.cn..0n...m
20007370:	6dcabe31 6d96bddb 6d62bd85 6d2dbd2f     1..m...m..bm/.-m
20007380:	6cf9bcda 6cc4bc84 6c8fbc2f 6c59bbda     ...l...l/..l..Yl
20007390:	6c24bb85 6beebb30 6bb8badb 6b81ba87     ..$l0..k...k...k
200073a0:	6b4aba32 6b13b9de 6adcb98a 6aa5b936     2.Jk...k...j6..j
200073b0:	6a6db8e3 6a35b88f 69fdb83c 69c4b7e9     ..mj..5j<..i...i
200073c0:	698cb796 6953b743 6919b6f0 68e0b69e     ...iC.Si...i...h
200073d0:	68a6b64b 686cb5f9 6832b5a7 67f7b556     K..h..lh..2hV..g
200073e0:	67bdb504 6782b4b3 6746b461 670bb410     ...g...ga.Fg...g
200073f0:	66cfb3c0 6693b36f 6657b31e 661ab2ce     ...fo..f..Wf...f
20007400:	65ddb27e 65a0b22e 6563b1de 6526b18f     ~..e...e..ce..&e
20007410:	64e8b140 64aab0f0 646cb0a1 642db053     @..d...d..ldS.-d
20007420:	63efb004 63b0afb6 6371af68 6331af1a     ...c...ch.qc..1c
20007430:	62f2aecc 62b2ae7e 6271ae31 6231ade3     ...b~..b1.qb..1b
20007440:	61f1ad96 61b0ad4a 616facfd 612dacb1     ...aJ..a..oa..-a
20007450:	60ecac64 60aaac18 6068abcc 6026ab81     d..`...`..h`..&`
20007460:	5fe3ab35 5fa0aaea 5f5eaa9f 5f1aaa54     5.._..._..^_T.._
20007470:	5ed7aa0a 5e93a9bf 5e50a975 5e0ba92b     ...^...^u.P^+..^
20007480:	5dc7a8e2 5d83a898 5d3ea84f 5cf9a806     ...]...]O.>]...\
20007490:	5cb4a7bd 5c6ea774 5c29a72b 5be3a6e3     ...\t.n\+.)\...[
200074a0:	5b9da69b 5b56a653 5b10a60c 5ac9a5c4     ...[S.V[...[...Z
200074b0:	5a82a57d 5a3ba536 59f3a4ef 59aca4a9     }..Z6.;Z...Y...Y
200074c0:	5964a462 591ca41c 58d4a3d6 588ba391     b.dY...Y...X...X
200074d0:	5842a34b 57f9a306 57b0a2c1 5767a27c     K.BX...W...W|.gW
200074e0:	571da238 56d4a1f4 568aa1af 5640a16c     8..W...V...Vl.@V
200074f0:	55f5a128 55aba0e5 5560a0a1 5515a05f     (..U...U..`U_..U
20007500:	54caa01c 547e9fd9 54339f97 53e79f55     ...T..~T..3TU..S
20007510:	539b9f13 534e9ed2 53029e90 52b59e4f     ...S..NS...SO..R
20007520:	52699e0e 521c9dce 51ce9d8e 51819d4d     ..iR...R...QM..Q
20007530:	51339d0d 50e59cce 50979c8e 50499c4f     ..3Q...P...PO.IP
20007540:	4ffb9c10 4fac9bd2 4f5e9b93 4f0f9b55     ...O...O..^OU..O
20007550:	4ebf9b17 4e709ad9 4e219a9c 4dd19a5f     ...N..pN..!N_..M
20007560:	4d819a22 4d3199e5 4ce199a8 4c90996c     "..M..1M...Ll..L
20007570:	4c3f9930 4bef98f4 4b9e98b9 4b4c987d     0.?L...K...K}.LK
20007580:	4afb9842 4aa99808 4a5897cd 4a069793     B..J...J..XJ...J
20007590:	49b49759 4961971f 490f96e6 48bc96ac     Y..I..aI...I...H
200075a0:	48699673 4816963b 47c39602 477095ca     s.iH;..H...G..pG
200075b0:	471c9592 46c9955a 46759523 462194ec     ...GZ..F#.uF..!F
200075c0:	45cd94b5 4578947e 45249447 44cf9411     ...E~.xEG.$E...D
200075d0:	447a93db 442593a6 43d09370 437b933b     ..zD..%Dp..C;.{C
200075e0:	43259306 42d092d2 427a929d 42249269     ..%C...B..zBi.$B
200075f0:	41ce9235 41779202 412191cf 40ca919c     5..A..wA..!A...@
20007600:	40739169 401d9136 3fc59104 3f6e90d2     i.s@6..@...?..n?
20007610:	3f1790a0 3ebf906f 3e68903e 3e10900d     ...?o..>>.h>...>
20007620:	3db88fdc 3d608fac 3d078f7c 3caf8f4c     ...=..`=|..=L..<
20007630:	3c568f1d 3bfd8eed 3ba58ebe 3b4c8e90     ..V<...;...;..L;
20007640:	3af28e61 3a998e33 3a408e05 39e68dd8     a..:3..:..@:...9
20007650:	398c8daa 39328d7d 38d88d50 387e8d24     ...9}.29P..8$.~8
20007660:	38248cf8 37ca8ccc 376f8ca0 37148c75     ..$8...7..o7u..7
20007670:	36ba8c4a 365f8c1f 36048bf4 35a88bca     J..6.._6...6...5
20007680:	354d8ba0 34f28b76 34968b4d 343a8b24     ..M5v..4M..4$.:4
20007690:	33de8afb 33828ad2 33268aaa 32ca8a82     ...3...3..&3...2
200076a0:	326e8a5a 32118a33 31b58a0b 315889e4     Z.n23..2...1..X1
200076b0:	30fb89be 309e8997 30418971 2fe4894c     ...0...0q.A0L../
200076c0:	2f878926 2f298901 2ecc88dc 2e6e88b8     &../..)/......n.
200076d0:	2e118893 2db3886f 2d55884b 2cf78828     ....o..-K.U-(..,
200076e0:	2c988805 2c3a87e2 2bdc87bf 2b7d879d     ...,..:,...+..}+
200076f0:	2b1f877b 2ac08759 2a618738 2a028717     {..+Y..*8.a*...*
20007700:	29a386f6 294486d5 28e586b5 28868695     ...)..D)...(...(
20007710:	28268675 27c78656 27678637 27078618     u.&(V..'7.g'...'
20007720:	26a885fa 264885db 25e885bd 258885a0     ...&..H&...%...%
20007730:	25288582 24c78565 24678549 2407852c     ..(%e..$I.g$,..$
20007740:	23a68510 234584f4 22e584d9 228484bd     ...#..E#..."..."
20007750:	222384a2 21c28488 2161846d 21008453     ..#"...!m.a!S..!
20007760:	209f843a 203e8420 1fdc8407 1f7b83ee     :..  .> ......{.
20007770:	1f1983d6 1eb883bd 1e5683a5 1df5838e     ..........V.....
20007780:	1d938376 1d31835f 1ccf8348 1c6d8332     v..._.1.H...2.m.
20007790:	1c0b831c 1ba98306 1b4782f0 1ae482db     ..........G.....
200077a0:	1a8282c6 1a2082b1 19bd829d 195b8289     ...... .......[.
200077b0:	18f88275 18968262 1833824f 17d0823c     u...b...O.3.<...
200077c0:	176d8229 170a8217 16a88205 164581f3     ).m...........E.
200077d0:	15e281e2 157f81d1 151b81c0 14b881b0     ................
200077e0:	145581a0 13f28190 138e8180 132b8171     ..U.........q.+.
200077f0:	12c88162 12648154 12018145 119d8137     b...T.d.E...7...
20007800:	1139812a 10d6811c 1072810f 100e8102     *.9.......r.....
20007810:	0fab80f6 0f4780ea 0ee380de 0e7f80d2     ......G.........
20007820:	0e1b80c7 0db780bc 0d5380b2 0cef80a7     ..........S.....
20007830:	0c8b809d 0c278094 0bc3808a 0b5f8081     ......'......._.
20007840:	0afb8078 0a978070 0a338068 09ce8060     x...p...h.3.`...
20007850:	096a8058 09068051 08a2804a 083d8043     X.j.Q...J...C.=.
20007860:	07d9803d 07758037 07108031 06ac802c     =...7.u.1...,...
20007870:	06478027 05e38022 057f801e 051a801a     '.G."...........
20007880:	04b68016 04518012 03ed800f 0388800c     ......Q.........
20007890:	03248009 02bf8007 025b8005 01f68003     ..$.......[.....
200078a0:	01928002 012d8001 00c98000 00648000     ......-.......d.
200078b0:	00008000 ff9b8000 ff368000 fed28001     ..........6.....
200078c0:	fe6d8002 fe098003 fda48005 fd408007     ..m...........@.
200078d0:	fcdb8009 fc77800c fc12800f fbae8012     ......w.........
200078e0:	fb498016 fae5801a fa80801e fa1c8022     ..I........."...
200078f0:	f9b88027 f953802c f8ef8031 f88a8037     '...,.S.1...7...
20007900:	f826803d f7c28043 f75d804a f6f98051     =.&.C...J.].Q...
20007910:	f6958058 f6318060 f5cc8068 f5688070     X...`.1.h...p.h.
20007920:	f5048078 f4a08081 f43c808a f3d88094     x.........<.....
20007930:	f374809d f31080a7 f2ac80b2 f24880bc     ..t...........H.
20007940:	f1e480c7 f18080d2 f11c80de f0b880ea     ................
20007950:	f05480f6 eff18102 ef8d810f ef29811c     ..T...........).
20007960:	eec6812a ee628137 edfe8145 ed9b8154     *...7.b.E...T...
20007970:	ed378162 ecd48171 ec718180 ec0d8190     b.7.q.....q.....
20007980:	ebaa81a0 eb4781b0 eae481c0 ea8081d1     ......G.........
20007990:	ea1d81e2 e9ba81f3 e9578205 e8f58217     ..........W.....
200079a0:	e8928229 e82f823c e7cc824f e7698262     )...<./.O...b.i.
200079b0:	e7078275 e6a48289 e642829d e5df82b1     u.........B.....
200079c0:	e57d82c6 e51b82db e4b882f0 e4568306     ..}...........V.
200079d0:	e3f4831c e3928332 e3308348 e2ce835f     ....2...H.0._...
200079e0:	e26c8376 e20a838e e1a983a5 e14783bd     v.l...........G.
200079f0:	e0e683d6 e08483ee e0238407 dfc18420     ..........#. ...
20007a00:	df60843a deff8453 de9e846d de3d8488     :.`.S...m.....=.
20007a10:	dddc84a2 dd7b84bd dd1a84d9 dcba84f4     ......{.........
20007a20:	dc598510 dbf8852c db988549 db388565     ..Y.,...I...e.8.
20007a30:	dad78582 da7785a0 da1785bd d9b785db     ......w.........
20007a40:	d95785fa d8f88618 d8988637 d8388656     ..W.....7...V.8.
20007a50:	d7d98675 d7798695 d71a86b5 d6bb86d5     u.....y.........
20007a60:	d65c86f6 d5fd8717 d59e8738 d53f8759     ..\.....8...Y.?.
20007a70:	d4e0877b d482879d d42387bf d3c587e2     {.........#.....
20007a80:	d3678805 d3088828 d2aa884b d24c886f     ..g.(...K...o.L.
20007a90:	d1ee8893 d19188b8 d13388dc d0d68901     ..........3.....
20007aa0:	d0788926 d01b894c cfbe8971 cf618997     &.x.L...q.....a.
20007ab0:	cf0489be cea789e4 ce4a8a0b cdee8a33     ..........J.3...
20007ac0:	cd918a5a cd358a82 ccd98aaa cc7d8ad2     Z.....5.......}.
20007ad0:	cc218afb cbc58b24 cb698b4d cb0d8b76     ..!.$...M.i.v...
20007ae0:	cab28ba0 ca578bca c9fb8bf4 c9a08c1f     ......W.........
20007af0:	c9458c4a c8eb8c75 c8908ca0 c8358ccc     J.E.u.........5.
20007b00:	c7db8cf8 c7818d24 c7278d50 c6cd8d7d     ....$...P.'.}...
20007b10:	c6738daa c6198dd8 c5bf8e05 c5668e33     ..s.........3.f.
20007b20:	c50d8e61 c4b38e90 c45a8ebe c4028eed     a.........Z.....
20007b30:	c3a98f1d c3508f4c c2f88f7c c29f8fac     ....L.P.|.......
20007b40:	c2478fdc c1ef900d c197903e c140906f     ..G.....>...o.@.
20007b50:	c0e890a0 c09190d2 c03a9104 bfe29136     ..........:.6...
20007b60:	bf8c9169 bf35919c bede91cf be889202     i.....5.........
20007b70:	be319235 bddb9269 bd85929d bd2f92d2     5.1.i........./.
20007b80:	bcda9306 bc84933b bc2f9370 bbda93a6     ....;...p./.....
20007b90:	bb8593db bb309411 badb9447 ba87947e     ......0.G...~...
20007ba0:	ba3294b5 b9de94ec b98a9523 b936955a     ..2.....#...Z.6.
20007bb0:	b8e39592 b88f95ca b83c9602 b7e9963b     ..........<.;...
20007bc0:	b7969673 b74396ac b6f096e6 b69e971f     s.....C.........
20007bd0:	b64b9759 b5f99793 b5a797cd b5569808     Y.K...........V.
20007be0:	b5049842 b4b3987d b46198b9 b41098f4     B...}.....a.....
20007bf0:	b3c09930 b36f996c b31e99a8 b2ce99e5     0...l.o.........
20007c00:	b27e9a22 b22e9a5f b1de9a9c b18f9ad9     ".~._...........
20007c10:	b1409b17 b0f09b55 b0a19b93 b0539bd2     ..@.U.........S.
20007c20:	b0049c10 afb69c4f af689c8e af1a9cce     ....O.....h.....
20007c30:	aecc9d0d ae7e9d4d ae319d8e ade39dce     ....M.~...1.....
20007c40:	ad969e0e ad4a9e4f acfd9e90 acb19ed2     ....O.J.........
20007c50:	ac649f13 ac189f55 abcc9f97 ab819fd9     ..d.U...........
20007c60:	ab35a01c aaeaa05f aa9fa0a1 aa54a0e5     ..5._.........T.
20007c70:	aa0aa128 a9bfa16c a975a1af a92ba1f4     (...l.....u...+.
20007c80:	a8e2a238 a898a27c a84fa2c1 a806a306     8...|.....O.....
20007c90:	a7bda34b a774a391 a72ba3d6 a6e3a41c     K.....t...+.....
20007ca0:	a69ba462 a653a4a9 a60ca4ef a5c4a536     b.....S.....6...
20007cb0:	a57da57d a536a5c4 a4efa60c a4a9a653     }.}...6.....S...
20007cc0:	a462a69b a41ca6e3 a3d6a72b a391a774     ..b.....+...t...
20007cd0:	a34ba7bd a306a806 a2c1a84f a27ca898     ..K.....O.....|.
20007ce0:	a238a8e2 a1f4a92b a1afa975 a16ca9bf     ..8.+...u.....l.
20007cf0:	a128aa0a a0e5aa54 a0a1aa9f a05faaea     ..(.T........._.
20007d00:	a01cab35 9fd9ab81 9f97abcc 9f55ac18     5.............U.
20007d10:	9f13ac64 9ed2acb1 9e90acfd 9e4fad4a     d...........J.O.
20007d20:	9e0ead96 9dceade3 9d8eae31 9d4dae7e     ........1...~.M.
20007d30:	9d0daecc 9cceaf1a 9c8eaf68 9c4fafb6     ........h.....O.
20007d40:	9c10b004 9bd2b053 9b93b0a1 9b55b0f0     ....S.........U.
20007d50:	9b17b140 9ad9b18f 9a9cb1de 9a5fb22e     @............._.
20007d60:	9a22b27e 99e5b2ce 99a8b31e 996cb36f     ~.".........o.l.
20007d70:	9930b3c0 98f4b410 98b9b461 987db4b3     ..0.....a.....}.
20007d80:	9842b504 9808b556 97cdb5a7 9793b5f9     ..B.V...........
20007d90:	9759b64b 971fb69e 96e6b6f0 96acb743     K.Y.........C...
20007da0:	9673b796 963bb7e9 9602b83c 95cab88f     ..s...;.<.......
20007db0:	9592b8e3 955ab936 9523b98a 94ecb9de     ....6.Z...#.....
20007dc0:	94b5ba32 947eba87 9447badb 9411bb30     2.....~...G.0...
20007dd0:	93dbbb85 93a6bbda 9370bc2f 933bbc84     ......../.p...;.
20007de0:	9306bcda 92d2bd2f 929dbd85 9269bddb     ..../.........i.
20007df0:	9235be31 9202be88 91cfbede 919cbf35     1.5.........5...
20007e00:	9169bf8c 9136bfe2 9104c03a 90d2c091     ..i...6.:.......
20007e10:	90a0c0e8 906fc140 903ec197 900dc1ef     ....@.o...>.....
20007e20:	8fdcc247 8facc29f 8f7cc2f8 8f4cc350     G.........|.P.L.
20007e30:	8f1dc3a9 8eedc402 8ebec45a 8e90c4b3     ........Z.......
20007e40:	8e61c50d 8e33c566 8e05c5bf 8dd8c619     ..a.f.3.........
20007e50:	8daac673 8d7dc6cd 8d50c727 8d24c781     s.....}.'.P...$.
20007e60:	8cf8c7db 8cccc835 8ca0c890 8c75c8eb     ....5.........u.
20007e70:	8c4ac945 8c1fc9a0 8bf4c9fb 8bcaca57     E.J.........W...
20007e80:	8ba0cab2 8b76cb0d 8b4dcb69 8b24cbc5     ......v.i.M...$.
20007e90:	8afbcc21 8ad2cc7d 8aaaccd9 8a82cd35     !...}.......5...
20007ea0:	8a5acd91 8a33cdee 8a0bce4a 89e4cea7     ..Z...3.J.......
20007eb0:	89becf04 8997cf61 8971cfbe 894cd01b     ....a.....q...L.
20007ec0:	8926d078 8901d0d6 88dcd133 88b8d191     x.&.....3.......
20007ed0:	8893d1ee 886fd24c 884bd2aa 8828d308     ....L.o...K...(.
20007ee0:	8805d367 87e2d3c5 87bfd423 879dd482     g.......#.......
20007ef0:	877bd4e0 8759d53f 8738d59e 8717d5fd     ..{.?.Y...8.....
20007f00:	86f6d65c 86d5d6bb 86b5d71a 8695d779     \...........y...
20007f10:	8675d7d9 8656d838 8637d898 8618d8f8     ..u.8.V...7.....
20007f20:	85fad957 85dbd9b7 85bdda17 85a0da77     W...........w...
20007f30:	8582dad7 8565db38 8549db98 852cdbf8     ....8.e...I...,.
20007f40:	8510dc59 84f4dcba 84d9dd1a 84bddd7b     Y...........{...
20007f50:	84a2dddc 8488de3d 846dde9e 8453deff     ....=.....m...S.
20007f60:	843adf60 8420dfc1 8407e023 83eee084     `.:... .#.......
20007f70:	83d6e0e6 83bde147 83a5e1a9 838ee20a     ....G...........
20007f80:	8376e26c 835fe2ce 8348e330 8332e392     l.v..._.0.H...2.
20007f90:	831ce3f4 8306e456 82f0e4b8 82dbe51b     ....V...........
20007fa0:	82c6e57d 82b1e5df 829de642 8289e6a4     }.......B.......
20007fb0:	8275e707 8262e769 824fe7cc 823ce82f     ..u.i.b...O./.<.
20007fc0:	8229e892 8217e8f5 8205e957 81f3e9ba     ..).....W.......
20007fd0:	81e2ea1d 81d1ea80 81c0eae4 81b0eb47     ............G...
20007fe0:	81a0ebaa 8190ec0d 8180ec71 8171ecd4     ........q.....q.
20007ff0:	8162ed37 8154ed9b 8145edfe 8137ee62     7.b...T...E.b.7.
20008000:	812aeec6 811cef29 810fef8d 8102eff1     ..*.)...........
20008010:	80f6f054 80eaf0b8 80def11c 80d2f180     T...............
20008020:	80c7f1e4 80bcf248 80b2f2ac 80a7f310     ....H...........
20008030:	809df374 8094f3d8 808af43c 8081f4a0     t.......<.......
20008040:	8078f504 8070f568 8068f5cc 8060f631     ..x.h.p...h.1.`.
20008050:	8058f695 8051f6f9 804af75d 8043f7c2     ..X...Q.].J...C.
20008060:	803df826 8037f88a 8031f8ef 802cf953     &.=...7...1.S.,.
20008070:	8027f9b8 8022fa1c 801efa80 801afae5     ..'...".........
20008080:	8016fb49 8012fbae 800ffc12 800cfc77     I...........w...
20008090:	8009fcdb 8007fd40 8005fda4 8003fe09     ....@...........
200080a0:	8002fe6d 8001fed2 8000ff36 8000ff9b     m.......6.......

200080b0 <armBitRevIndexTable_fixed_16>:
200080b0:	00400008 00200010 00600018 00500028     ..@... ...`.(.P.
200080c0:	00700038 00680058                       8.p.X.h.

200080c8 <armBitRevIndexTable_fixed_32>:
200080c8:	00800008 00400010 00c00018 00a00028     ......@.....(...
200080d8:	00600030 00e00038 00900048 00d00058     0.`.8...H...X...
200080e8:	00b00068 00f00078 00c80098 00e800b8     h...x...........

200080f8 <armBitRevIndexTable_fixed_64>:
200080f8:	01000008 00800010 01800018 00400020     ............ .@.
20008108:	01400028 00c00030 01c00038 01200048     (.@.0...8...H. .
20008118:	00a00050 01a00058 01600068 00e00070     P...X...h.`.p...
20008128:	01e00078 01100088 01900098 015000a8     x.............P.
20008138:	00d000b0 01d000b8 013000c8 01b000d8     ..........0.....
20008148:	017000e8 01f000f8 01880118 01480128     ..p.........(.H.
20008158:	01c80138 01a80158 01e80178 01d801b8     8...X...x.......

20008168 <armBitRevIndexTable_fixed_128>:
20008168:	02000008 01000010 03000018 00800020     ............ ...
20008178:	02800028 01800030 03800038 02400048     (...0...8...H.@.
20008188:	01400050 03400058 00c00060 02c00068     P.@.X.@.`...h...
20008198:	01c00070 03c00078 02200088 01200090     p...x..... ... .
200081a8:	03200098 02a000a8 01a000b0 03a000b8     .. .............
200081b8:	026000c8 016000d0 036000d8 02e000e8     ..`...`...`.....
200081c8:	01e000f0 03e000f8 02100108 03100118     ................
200081d8:	02900128 01900130 03900138 02500148     (...0...8...H.P.
200081e8:	03500158 02d00168 01d00170 03d00178     X.P.h...p...x...
200081f8:	02300188 03300198 02b001a8 03b001b8     ..0...0.........
20008208:	027001c8 037001d8 02f001e8 03f001f8     ..p...p.........
20008218:	03080218 02880228 03880238 03480258     ....(...8...X.H.
20008228:	02c80268 03c80278 03280298 03a802b8     h...x.....(.....
20008238:	036802d8 03e802f8 03980338 03d80378     ..h.....8...x...

20008248 <armBitRevIndexTable_fixed_256>:
20008248:	04000008 02000010 06000018 01000020     ............ ...
20008258:	05000028 03000030 07000038 00800040     (...0...8...@...
20008268:	04800048 02800050 06800058 01800060     H...P...X...`...
20008278:	05800068 03800070 07800078 04400088     h...p...x.....@.
20008288:	02400090 06400098 014000a0 054000a8     ..@...@...@...@.
20008298:	034000b0 074000b8 04c000c8 02c000d0     ..@...@.........
200082a8:	06c000d8 01c000e0 05c000e8 03c000f0     ................
200082b8:	07c000f8 04200108 02200110 06200118     ...... ... ... .
200082c8:	05200128 03200130 07200138 04a00148     (. .0. .8. .H...
200082d8:	02a00150 06a00158 01a00160 05a00168     P...X...`...h...
200082e8:	03a00170 07a00178 04600188 02600190     p...x.....`...`.
200082f8:	06600198 056001a8 036001b0 076001b8     ..`...`...`...`.
20008308:	04e001c8 02e001d0 06e001d8 05e001e8     ................
20008318:	03e001f0 07e001f8 04100208 06100218     ................
20008328:	05100228 03100230 07100238 04900248     (...0...8...H...
20008338:	02900250 06900258 05900268 03900270     P...X...h...p...
20008348:	07900278 04500288 06500298 055002a8     x.....P...P...P.
20008358:	035002b0 075002b8 04d002c8 06d002d8     ..P...P.........
20008368:	05d002e8 03d002f0 07d002f8 04300308     ..............0.
20008378:	06300318 05300328 07300338 04b00348     ..0.(.0.8.0.H...
20008388:	06b00358 05b00368 03b00370 07b00378     X...h...p...x...
20008398:	04700388 06700398 057003a8 077003b8     ..p...p...p...p.
200083a8:	04f003c8 06f003d8 05f003e8 07f003f8     ................
200083b8:	06080418 05080428 07080438 04880448     ....(...8...H...
200083c8:	06880458 05880468 07880478 06480498     X...h...x.....H.
200083d8:	054804a8 074804b8 06c804d8 05c804e8     ..H...H.........
200083e8:	07c804f8 06280518 07280538 06a80558     ......(.8.(.X...
200083f8:	05a80568 07a80578 06680598 076805b8     h...x.....h...h.
20008408:	06e805d8 07e805f8 07180638 06980658     ........8...X...
20008418:	07980678 075806b8 07d806f8 07b80778     x.....X.....x...

20008428 <armBitRevIndexTable_fixed_512>:
20008428:	08000008 04000010 0c000018 02000020     ............ ...
20008438:	0a000028 06000030 0e000038 01000040     (...0...8...@...
20008448:	09000048 05000050 0d000058 03000060     H...P...X...`...
20008458:	0b000068 07000070 0f000078 08800088     h...p...x.......
20008468:	04800090 0c800098 028000a0 0a8000a8     ................
20008478:	068000b0 0e8000b8 018000c0 098000c8     ................
20008488:	058000d0 0d8000d8 038000e0 0b8000e8     ................
20008498:	078000f0 0f8000f8 08400108 04400110     ..........@...@.
200084a8:	0c400118 02400120 0a400128 06400130     ..@. .@.(.@.0.@.
200084b8:	0e400138 09400148 05400150 0d400158     8.@.H.@.P.@.X.@.
200084c8:	03400160 0b400168 07400170 0f400178     `.@.h.@.p.@.x.@.
200084d8:	08c00188 04c00190 0cc00198 02c001a0     ................
200084e8:	0ac001a8 06c001b0 0ec001b8 09c001c8     ................
200084f8:	05c001d0 0dc001d8 03c001e0 0bc001e8     ................
20008508:	07c001f0 0fc001f8 08200208 04200210     .......... ... .
20008518:	0c200218 0a200228 06200230 0e200238     .. .(. .0. .8. .
20008528:	09200248 05200250 0d200258 03200260     H. .P. .X. .`. .
20008538:	0b200268 07200270 0f200278 08a00288     h. .p. .x. .....
20008548:	04a00290 0ca00298 0aa002a8 06a002b0     ................
20008558:	0ea002b8 09a002c8 05a002d0 0da002d8     ................
20008568:	03a002e0 0ba002e8 07a002f0 0fa002f8     ................
20008578:	08600308 04600310 0c600318 0a600328     ..`...`...`.(.`.
20008588:	06600330 0e600338 09600348 05600350     0.`.8.`.H.`.P.`.
20008598:	0d600358 0b600368 07600370 0f600378     X.`.h.`.p.`.x.`.
200085a8:	08e00388 04e00390 0ce00398 0ae003a8     ................
200085b8:	06e003b0 0ee003b8 09e003c8 05e003d0     ................
200085c8:	0de003d8 0be003e8 07e003f0 0fe003f8     ................
200085d8:	08100408 0c100418 0a100428 06100430     ........(...0...
200085e8:	0e100438 09100448 05100450 0d100458     8...H...P...X...
200085f8:	0b100468 07100470 0f100478 08900488     h...p...x.......
20008608:	0c900498 0a9004a8 069004b0 0e9004b8     ................
20008618:	099004c8 059004d0 0d9004d8 0b9004e8     ................
20008628:	079004f0 0f9004f8 08500508 0c500518     ..........P...P.
20008638:	0a500528 06500530 0e500538 09500548     (.P.0.P.8.P.H.P.
20008648:	0d500558 0b500568 07500570 0f500578     X.P.h.P.p.P.x.P.
20008658:	08d00588 0cd00598 0ad005a8 06d005b0     ................
20008668:	0ed005b8 09d005c8 0dd005d8 0bd005e8     ................
20008678:	07d005f0 0fd005f8 08300608 0c300618     ..........0...0.
20008688:	0a300628 0e300638 09300648 0d300658     (.0.8.0.H.0.X.0.
20008698:	0b300668 07300670 0f300678 08b00688     h.0.p.0.x.0.....
200086a8:	0cb00698 0ab006a8 0eb006b8 09b006c8     ................
200086b8:	0db006d8 0bb006e8 07b006f0 0fb006f8     ................
200086c8:	08700708 0c700718 0a700728 0e700738     ..p...p.(.p.8.p.
200086d8:	09700748 0d700758 0b700768 0f700778     H.p.X.p.h.p.x.p.
200086e8:	08f00788 0cf00798 0af007a8 0ef007b8     ................
200086f8:	09f007c8 0df007d8 0bf007e8 0ff007f8     ................
20008708:	0c080818 0a080828 0e080838 09080848     ....(...8...H...
20008718:	0d080858 0b080868 0f080878 0c880898     X...h...x.......
20008728:	0a8808a8 0e8808b8 098808c8 0d8808d8     ................
20008738:	0b8808e8 0f8808f8 0c480918 0a480928     ..........H.(.H.
20008748:	0e480938 0d480958 0b480968 0f480978     8.H.X.H.h.H.x.H.
20008758:	0cc80998 0ac809a8 0ec809b8 0dc809d8     ................
20008768:	0bc809e8 0fc809f8 0c280a18 0e280a38     ..........(.8.(.
20008778:	0d280a58 0b280a68 0f280a78 0ca80a98     X.(.h.(.x.(.....
20008788:	0ea80ab8 0da80ad8 0ba80ae8 0fa80af8     ................
20008798:	0c680b18 0e680b38 0d680b58 0f680b78     ..h.8.h.X.h.x.h.
200087a8:	0ce80b98 0ee80bb8 0de80bd8 0fe80bf8     ................
200087b8:	0e180c38 0d180c58 0f180c78 0e980cb8     8...X...x.......
200087c8:	0d980cd8 0f980cf8 0e580d38 0f580d78     ........8.X.x.X.
200087d8:	0ed80db8 0fd80df8 0f380e78 0fb80ef8     ........x.8.....

200087e8 <armBitRevIndexTable_fixed_1024>:
200087e8:	10000008 08000010 18000018 04000020     ............ ...
200087f8:	14000028 0c000030 1c000038 02000040     (...0...8...@...
20008808:	12000048 0a000050 1a000058 06000060     H...P...X...`...
20008818:	16000068 0e000070 1e000078 01000080     h...p...x.......
20008828:	11000088 09000090 19000098 050000a0     ................
20008838:	150000a8 0d0000b0 1d0000b8 030000c0     ................
20008848:	130000c8 0b0000d0 1b0000d8 070000e0     ................
20008858:	170000e8 0f0000f0 1f0000f8 10800108     ................
20008868:	08800110 18800118 04800120 14800128     ........ ...(...
20008878:	0c800130 1c800138 02800140 12800148     0...8...@...H...
20008888:	0a800150 1a800158 06800160 16800168     P...X...`...h...
20008898:	0e800170 1e800178 11800188 09800190     p...x...........
200088a8:	19800198 058001a0 158001a8 0d8001b0     ................
200088b8:	1d8001b8 038001c0 138001c8 0b8001d0     ................
200088c8:	1b8001d8 078001e0 178001e8 0f8001f0     ................
200088d8:	1f8001f8 10400208 08400210 18400218     ......@...@...@.
200088e8:	04400220 14400228 0c400230 1c400238      .@.(.@.0.@.8.@.
200088f8:	12400248 0a400250 1a400258 06400260     H.@.P.@.X.@.`.@.
20008908:	16400268 0e400270 1e400278 11400288     h.@.p.@.x.@...@.
20008918:	09400290 19400298 054002a0 154002a8     ..@...@...@...@.
20008928:	0d4002b0 1d4002b8 034002c0 134002c8     ..@...@...@...@.
20008938:	0b4002d0 1b4002d8 074002e0 174002e8     ..@...@...@...@.
20008948:	0f4002f0 1f4002f8 10c00308 08c00310     ..@...@.........
20008958:	18c00318 04c00320 14c00328 0cc00330     .... ...(...0...
20008968:	1cc00338 12c00348 0ac00350 1ac00358     8...H...P...X...
20008978:	06c00360 16c00368 0ec00370 1ec00378     `...h...p...x...
20008988:	11c00388 09c00390 19c00398 05c003a0     ................
20008998:	15c003a8 0dc003b0 1dc003b8 13c003c8     ................
200089a8:	0bc003d0 1bc003d8 07c003e0 17c003e8     ................
200089b8:	0fc003f0 1fc003f8 10200408 08200410     .......... ... .
200089c8:	18200418 14200428 0c200430 1c200438     .. .(. .0. .8. .
200089d8:	12200448 0a200450 1a200458 06200460     H. .P. .X. .`. .
200089e8:	16200468 0e200470 1e200478 11200488     h. .p. .x. ... .
200089f8:	09200490 19200498 052004a0 152004a8     .. ... ... ... .
20008a08:	0d2004b0 1d2004b8 132004c8 0b2004d0     .. ... ... ... .
20008a18:	1b2004d8 072004e0 172004e8 0f2004f0     .. ... ... ... .
20008a28:	1f2004f8 10a00508 08a00510 18a00518     .. .............
20008a38:	14a00528 0ca00530 1ca00538 12a00548     (...0...8...H...
20008a48:	0aa00550 1aa00558 06a00560 16a00568     P...X...`...h...
20008a58:	0ea00570 1ea00578 11a00588 09a00590     p...x...........
20008a68:	19a00598 15a005a8 0da005b0 1da005b8     ................
20008a78:	13a005c8 0ba005d0 1ba005d8 07a005e0     ................
20008a88:	17a005e8 0fa005f0 1fa005f8 10600608     ..............`.
20008a98:	08600610 18600618 14600628 0c600630     ..`...`.(.`.0.`.
20008aa8:	1c600638 12600648 0a600650 1a600658     8.`.H.`.P.`.X.`.
20008ab8:	16600668 0e600670 1e600678 11600688     h.`.p.`.x.`...`.
20008ac8:	09600690 19600698 156006a8 0d6006b0     ..`...`...`...`.
20008ad8:	1d6006b8 136006c8 0b6006d0 1b6006d8     ..`...`...`...`.
20008ae8:	076006e0 176006e8 0f6006f0 1f6006f8     ..`...`...`...`.
20008af8:	10e00708 08e00710 18e00718 14e00728     ............(...
20008b08:	0ce00730 1ce00738 12e00748 0ae00750     0...8...H...P...
20008b18:	1ae00758 16e00768 0ee00770 1ee00778     X...h...p...x...
20008b28:	11e00788 09e00790 19e00798 15e007a8     ................
20008b38:	0de007b0 1de007b8 13e007c8 0be007d0     ................
20008b48:	1be007d8 17e007e8 0fe007f0 1fe007f8     ................
20008b58:	10100808 18100818 14100828 0c100830     ........(...0...
20008b68:	1c100838 12100848 0a100850 1a100858     8...H...P...X...
20008b78:	16100868 0e100870 1e100878 11100888     h...p...x.......
20008b88:	09100890 19100898 151008a8 0d1008b0     ................
20008b98:	1d1008b8 131008c8 0b1008d0 1b1008d8     ................
20008ba8:	171008e8 0f1008f0 1f1008f8 10900908     ................
20008bb8:	18900918 14900928 0c900930 1c900938     ....(...0...8...
20008bc8:	12900948 0a900950 1a900958 16900968     H...P...X...h...
20008bd8:	0e900970 1e900978 11900988 19900998     p...x...........
20008be8:	159009a8 0d9009b0 1d9009b8 139009c8     ................
20008bf8:	0b9009d0 1b9009d8 179009e8 0f9009f0     ................
20008c08:	1f9009f8 10500a08 18500a18 14500a28     ......P...P.(.P.
20008c18:	0c500a30 1c500a38 12500a48 1a500a58     0.P.8.P.H.P.X.P.
20008c28:	16500a68 0e500a70 1e500a78 11500a88     h.P.p.P.x.P...P.
20008c38:	19500a98 15500aa8 0d500ab0 1d500ab8     ..P...P...P...P.
20008c48:	13500ac8 0b500ad0 1b500ad8 17500ae8     ..P...P...P...P.
20008c58:	0f500af0 1f500af8 10d00b08 18d00b18     ..P...P.........
20008c68:	14d00b28 0cd00b30 1cd00b38 12d00b48     (...0...8...H...
20008c78:	1ad00b58 16d00b68 0ed00b70 1ed00b78     X...h...p...x...
20008c88:	11d00b88 19d00b98 15d00ba8 0dd00bb0     ................
20008c98:	1dd00bb8 13d00bc8 1bd00bd8 17d00be8     ................
20008ca8:	0fd00bf0 1fd00bf8 10300c08 18300c18     ..........0...0.
20008cb8:	14300c28 1c300c38 12300c48 1a300c58     (.0.8.0.H.0.X.0.
20008cc8:	16300c68 0e300c70 1e300c78 11300c88     h.0.p.0.x.0...0.
20008cd8:	19300c98 15300ca8 0d300cb0 1d300cb8     ..0...0...0...0.
20008ce8:	13300cc8 1b300cd8 17300ce8 0f300cf0     ..0...0...0...0.
20008cf8:	1f300cf8 10b00d08 18b00d18 14b00d28     ..0.........(...
20008d08:	1cb00d38 12b00d48 1ab00d58 16b00d68     8...H...X...h...
20008d18:	0eb00d70 1eb00d78 11b00d88 19b00d98     p...x...........
20008d28:	15b00da8 1db00db8 13b00dc8 1bb00dd8     ................
20008d38:	17b00de8 0fb00df0 1fb00df8 10700e08     ..............p.
20008d48:	18700e18 14700e28 1c700e38 12700e48     ..p.(.p.8.p.H.p.
20008d58:	1a700e58 16700e68 1e700e78 11700e88     X.p.h.p.x.p...p.
20008d68:	19700e98 15700ea8 1d700eb8 13700ec8     ..p...p...p...p.
20008d78:	1b700ed8 17700ee8 0f700ef0 1f700ef8     ..p...p...p...p.
20008d88:	10f00f08 18f00f18 14f00f28 1cf00f38     ........(...8...
20008d98:	12f00f48 1af00f58 16f00f68 1ef00f78     H...X...h...x...
20008da8:	11f00f88 19f00f98 15f00fa8 1df00fb8     ................
20008db8:	13f00fc8 1bf00fd8 17f00fe8 1ff00ff8     ................
20008dc8:	18081018 14081028 1c081038 12081048     ....(...8...H...
20008dd8:	1a081058 16081068 1e081078 11081088     X...h...x.......
20008de8:	19081098 150810a8 1d0810b8 130810c8     ................
20008df8:	1b0810d8 170810e8 1f0810f8 18881118     ................
20008e08:	14881128 1c881138 12881148 1a881158     (...8...H...X...
20008e18:	16881168 1e881178 19881198 158811a8     h...x...........
20008e28:	1d8811b8 138811c8 1b8811d8 178811e8     ................
20008e38:	1f8811f8 18481218 14481228 1c481238     ......H.(.H.8.H.
20008e48:	1a481258 16481268 1e481278 19481298     X.H.h.H.x.H...H.
20008e58:	154812a8 1d4812b8 134812c8 1b4812d8     ..H...H...H...H.
20008e68:	174812e8 1f4812f8 18c81318 14c81328     ..H...H.....(...
20008e78:	1cc81338 1ac81358 16c81368 1ec81378     8...X...h...x...
20008e88:	19c81398 15c813a8 1dc813b8 1bc813d8     ................
20008e98:	17c813e8 1fc813f8 18281418 1c281438     ..........(.8.(.
20008ea8:	1a281458 16281468 1e281478 19281498     X.(.h.(.x.(...(.
20008eb8:	152814a8 1d2814b8 1b2814d8 172814e8     ..(...(...(...(.
20008ec8:	1f2814f8 18a81518 1ca81538 1aa81558     ..(.....8...X...
20008ed8:	16a81568 1ea81578 19a81598 1da815b8     h...x...........
20008ee8:	1ba815d8 17a815e8 1fa815f8 18681618     ..............h.
20008ef8:	1c681638 1a681658 1e681678 19681698     8.h.X.h.x.h...h.
20008f08:	1d6816b8 1b6816d8 176816e8 1f6816f8     ..h...h...h...h.
20008f18:	18e81718 1ce81738 1ae81758 1ee81778     ....8...X...x...
20008f28:	19e81798 1de817b8 1be817d8 1fe817f8     ................
20008f38:	1c181838 1a181858 1e181878 19181898     8...X...x.......
20008f48:	1d1818b8 1b1818d8 1f1818f8 1c981938     ............8...
20008f58:	1a981958 1e981978 1d9819b8 1b9819d8     X...x...........
20008f68:	1f9819f8 1c581a38 1e581a78 1d581ab8     ....8.X.x.X...X.
20008f78:	1b581ad8 1f581af8 1cd81b38 1ed81b78     ..X...X.8...x...
20008f88:	1dd81bb8 1fd81bf8 1e381c78 1d381cb8     ........x.8...8.
20008f98:	1f381cf8 1eb81d78 1fb81df8 1f781ef8     ..8.x.........x.

20008fa8 <armBitRevIndexTable_fixed_2048>:
20008fa8:	20000008 10000010 30000018 08000020     ... .......0 ...
20008fb8:	28000028 18000030 38000038 04000040     (..(0...8..8@...
20008fc8:	24000048 14000050 34000058 0c000060     H..$P...X..4`...
20008fd8:	2c000068 1c000070 3c000078 02000080     h..,p...x..<....
20008fe8:	22000088 12000090 32000098 0a0000a0     ...".......2....
20008ff8:	2a0000a8 1a0000b0 3a0000b8 060000c0     ...*.......:....
20009008:	260000c8 160000d0 360000d8 0e0000e0     ...&.......6....
20009018:	2e0000e8 1e0000f0 3e0000f8 21000108     ...........>...!
20009028:	11000110 31000118 09000120 29000128     .......1 ...(..)
20009038:	19000130 39000138 05000140 25000148     0...8..9@...H..%
20009048:	15000150 35000158 0d000160 2d000168     P...X..5`...h..-
20009058:	1d000170 3d000178 03000180 23000188     p...x..=.......#
20009068:	13000190 33000198 0b0001a0 2b0001a8     .......3.......+
20009078:	1b0001b0 3b0001b8 070001c0 270001c8     .......;.......'
20009088:	170001d0 370001d8 0f0001e0 2f0001e8     .......7......./
20009098:	1f0001f0 3f0001f8 20800208 10800210     .......?... ....
200090a8:	30800218 08800220 28800228 18800230     ...0 ...(..(0...
200090b8:	38800238 04800240 24800248 14800250     8..8@...H..$P...
200090c8:	34800258 0c800260 2c800268 1c800270     X..4`...h..,p...
200090d8:	3c800278 22800288 12800290 32800298     x..<...".......2
200090e8:	0a8002a0 2a8002a8 1a8002b0 3a8002b8     .......*.......:
200090f8:	068002c0 268002c8 168002d0 368002d8     .......&.......6
20009108:	0e8002e0 2e8002e8 1e8002f0 3e8002f8     ...............>
20009118:	21800308 11800310 31800318 09800320     ...!.......1 ...
20009128:	29800328 19800330 39800338 05800340     (..)0...8..9@...
20009138:	25800348 15800350 35800358 0d800360     H..%P...X..5`...
20009148:	2d800368 1d800370 3d800378 23800388     h..-p...x..=...#
20009158:	13800390 33800398 0b8003a0 2b8003a8     .......3.......+
20009168:	1b8003b0 3b8003b8 078003c0 278003c8     .......;.......'
20009178:	178003d0 378003d8 0f8003e0 2f8003e8     .......7......./
20009188:	1f8003f0 3f8003f8 20400408 10400410     .......?..@ ..@.
20009198:	30400418 08400420 28400428 18400430     ..@0 .@.(.@(0.@.
200091a8:	38400438 24400448 14400450 34400458     8.@8H.@$P.@.X.@4
200091b8:	0c400460 2c400468 1c400470 3c400478     `.@.h.@,p.@.x.@<
200091c8:	22400488 12400490 32400498 0a4004a0     ..@"..@...@2..@.
200091d8:	2a4004a8 1a4004b0 3a4004b8 064004c0     ..@*..@...@:..@.
200091e8:	264004c8 164004d0 364004d8 0e4004e0     ..@&..@...@6..@.
200091f8:	2e4004e8 1e4004f0 3e4004f8 21400508     ..@...@...@>..@!
20009208:	11400510 31400518 09400520 29400528     ..@...@1 .@.(.@)
20009218:	19400530 39400538 25400548 15400550     0.@.8.@9H.@%P.@.
20009228:	35400558 0d400560 2d400568 1d400570     X.@5`.@.h.@-p.@.
20009238:	3d400578 23400588 13400590 33400598     x.@=..@#..@...@3
20009248:	0b4005a0 2b4005a8 1b4005b0 3b4005b8     ..@...@+..@...@;
20009258:	074005c0 274005c8 174005d0 374005d8     ..@...@'..@...@7
20009268:	0f4005e0 2f4005e8 1f4005f0 3f4005f8     ..@...@/..@...@?
20009278:	20c00608 10c00610 30c00618 08c00620     ... .......0 ...
20009288:	28c00628 18c00630 38c00638 24c00648     (..(0...8..8H..$
20009298:	14c00650 34c00658 0cc00660 2cc00668     P...X..4`...h..,
200092a8:	1cc00670 3cc00678 22c00688 12c00690     p...x..<..."....
200092b8:	32c00698 0ac006a0 2ac006a8 1ac006b0     ...2.......*....
200092c8:	3ac006b8 26c006c8 16c006d0 36c006d8     ...:...&.......6
200092d8:	0ec006e0 2ec006e8 1ec006f0 3ec006f8     ...............>
200092e8:	21c00708 11c00710 31c00718 09c00720     ...!.......1 ...
200092f8:	29c00728 19c00730 39c00738 25c00748     (..)0...8..9H..%
20009308:	15c00750 35c00758 0dc00760 2dc00768     P...X..5`...h..-
20009318:	1dc00770 3dc00778 23c00788 13c00790     p...x..=...#....
20009328:	33c00798 0bc007a0 2bc007a8 1bc007b0     ...3.......+....
20009338:	3bc007b8 27c007c8 17c007d0 37c007d8     ...;...'.......7
20009348:	0fc007e0 2fc007e8 1fc007f0 3fc007f8     ......./.......?
20009358:	20200808 10200810 30200818 28200828     ..  .. ... 0(. (
20009368:	18200830 38200838 24200848 14200850     0. .8. 8H. $P. .
20009378:	34200858 0c200860 2c200868 1c200870     X. 4`. .h. ,p. .
20009388:	3c200878 22200888 12200890 32200898     x. <.. ".. ... 2
20009398:	0a2008a0 2a2008a8 1a2008b0 3a2008b8     .. ... *.. ... :
200093a8:	262008c8 162008d0 362008d8 0e2008e0     .. &.. ... 6.. .
200093b8:	2e2008e8 1e2008f0 3e2008f8 21200908     .. ... ... >.. !
200093c8:	11200910 31200918 29200928 19200930     .. ... 1(. )0. .
200093d8:	39200938 25200948 15200950 35200958     8. 9H. %P. .X. 5
200093e8:	0d200960 2d200968 1d200970 3d200978     `. .h. -p. .x. =
200093f8:	23200988 13200990 33200998 0b2009a0     .. #.. ... 3.. .
20009408:	2b2009a8 1b2009b0 3b2009b8 272009c8     .. +.. ... ;.. '
20009418:	172009d0 372009d8 0f2009e0 2f2009e8     .. ... 7.. ... /
20009428:	1f2009f0 3f2009f8 20a00a08 10a00a10     .. ... ?... ....
20009438:	30a00a18 28a00a28 18a00a30 38a00a38     ...0(..(0...8..8
20009448:	24a00a48 14a00a50 34a00a58 0ca00a60     H..$P...X..4`...
20009458:	2ca00a68 1ca00a70 3ca00a78 22a00a88     h..,p...x..<..."
20009468:	12a00a90 32a00a98 2aa00aa8 1aa00ab0     .......2...*....
20009478:	3aa00ab8 26a00ac8 16a00ad0 36a00ad8     ...:...&.......6
20009488:	0ea00ae0 2ea00ae8 1ea00af0 3ea00af8     ...............>
20009498:	21a00b08 11a00b10 31a00b18 29a00b28     ...!.......1(..)
200094a8:	19a00b30 39a00b38 25a00b48 15a00b50     0...8..9H..%P...
200094b8:	35a00b58 0da00b60 2da00b68 1da00b70     X..5`...h..-p...
200094c8:	3da00b78 23a00b88 13a00b90 33a00b98     x..=...#.......3
200094d8:	2ba00ba8 1ba00bb0 3ba00bb8 27a00bc8     ...+.......;...'
200094e8:	17a00bd0 37a00bd8 0fa00be0 2fa00be8     .......7......./
200094f8:	1fa00bf0 3fa00bf8 20600c08 10600c10     .......?..` ..`.
20009508:	30600c18 28600c28 18600c30 38600c38     ..`0(.`(0.`.8.`8
20009518:	24600c48 14600c50 34600c58 2c600c68     H.`$P.`.X.`4h.`,
20009528:	1c600c70 3c600c78 22600c88 12600c90     p.`.x.`<..`"..`.
20009538:	32600c98 2a600ca8 1a600cb0 3a600cb8     ..`2..`*..`...`:
20009548:	26600cc8 16600cd0 36600cd8 0e600ce0     ..`&..`...`6..`.
20009558:	2e600ce8 1e600cf0 3e600cf8 21600d08     ..`...`...`>..`!
20009568:	11600d10 31600d18 29600d28 19600d30     ..`...`1(.`)0.`.
20009578:	39600d38 25600d48 15600d50 35600d58     8.`9H.`%P.`.X.`5
20009588:	2d600d68 1d600d70 3d600d78 23600d88     h.`-p.`.x.`=..`#
20009598:	13600d90 33600d98 2b600da8 1b600db0     ..`...`3..`+..`.
200095a8:	3b600db8 27600dc8 17600dd0 37600dd8     ..`;..`'..`...`7
200095b8:	0f600de0 2f600de8 1f600df0 3f600df8     ..`...`/..`...`?
200095c8:	20e00e08 10e00e10 30e00e18 28e00e28     ... .......0(..(
200095d8:	18e00e30 38e00e38 24e00e48 14e00e50     0...8..8H..$P...
200095e8:	34e00e58 2ce00e68 1ce00e70 3ce00e78     X..4h..,p...x..<
200095f8:	22e00e88 12e00e90 32e00e98 2ae00ea8     ...".......2...*
20009608:	1ae00eb0 3ae00eb8 26e00ec8 16e00ed0     .......:...&....
20009618:	36e00ed8 2ee00ee8 1ee00ef0 3ee00ef8     ...6...........>
20009628:	21e00f08 11e00f10 31e00f18 29e00f28     ...!.......1(..)
20009638:	19e00f30 39e00f38 25e00f48 15e00f50     0...8..9H..%P...
20009648:	35e00f58 2de00f68 1de00f70 3de00f78     X..5h..-p...x..=
20009658:	23e00f88 13e00f90 33e00f98 2be00fa8     ...#.......3...+
20009668:	1be00fb0 3be00fb8 27e00fc8 17e00fd0     .......;...'....
20009678:	37e00fd8 2fe00fe8 1fe00ff0 3fe00ff8     ...7.../.......?
20009688:	20101008 30101018 28101028 18101030     ... ...0(..(0...
20009698:	38101038 24101048 14101050 34101058     8..8H..$P...X..4
200096a8:	2c101068 1c101070 3c101078 22101088     h..,p...x..<..."
200096b8:	12101090 32101098 2a1010a8 1a1010b0     .......2...*....
200096c8:	3a1010b8 261010c8 161010d0 361010d8     ...:...&.......6
200096d8:	2e1010e8 1e1010f0 3e1010f8 21101108     ...........>...!
200096e8:	31101118 29101128 19101130 39101138     ...1(..)0...8..9
200096f8:	25101148 15101150 35101158 2d101168     H..%P...X..5h..-
20009708:	1d101170 3d101178 23101188 13101190     p...x..=...#....
20009718:	33101198 2b1011a8 1b1011b0 3b1011b8     ...3...+.......;
20009728:	271011c8 171011d0 371011d8 2f1011e8     ...'.......7.../
20009738:	1f1011f0 3f1011f8 20901208 30901218     .......?... ...0
20009748:	28901228 18901230 38901238 24901248     (..(0...8..8H..$
20009758:	14901250 34901258 2c901268 1c901270     P...X..4h..,p...
20009768:	3c901278 22901288 32901298 2a9012a8     x..<..."...2...*
20009778:	1a9012b0 3a9012b8 269012c8 169012d0     .......:...&....
20009788:	369012d8 2e9012e8 1e9012f0 3e9012f8     ...6...........>
20009798:	21901308 31901318 29901328 19901330     ...!...1(..)0...
200097a8:	39901338 25901348 15901350 35901358     8..9H..%P...X..5
200097b8:	2d901368 1d901370 3d901378 23901388     h..-p...x..=...#
200097c8:	33901398 2b9013a8 1b9013b0 3b9013b8     ...3...+.......;
200097d8:	279013c8 179013d0 379013d8 2f9013e8     ...'.......7.../
200097e8:	1f9013f0 3f9013f8 20501408 30501418     .......?..P ..P0
200097f8:	28501428 18501430 38501438 24501448     (.P(0.P.8.P8H.P$
20009808:	34501458 2c501468 1c501470 3c501478     X.P4h.P,p.P.x.P<
20009818:	22501488 32501498 2a5014a8 1a5014b0     ..P"..P2..P*..P.
20009828:	3a5014b8 265014c8 165014d0 365014d8     ..P:..P&..P...P6
20009838:	2e5014e8 1e5014f0 3e5014f8 21501508     ..P...P...P>..P!
20009848:	31501518 29501528 19501530 39501538     ..P1(.P)0.P.8.P9
20009858:	25501548 35501558 2d501568 1d501570     H.P%X.P5h.P-p.P.
20009868:	3d501578 23501588 33501598 2b5015a8     x.P=..P#..P3..P+
20009878:	1b5015b0 3b5015b8 275015c8 175015d0     ..P...P;..P'..P.
20009888:	375015d8 2f5015e8 1f5015f0 3f5015f8     ..P7..P/..P...P?
20009898:	20d01608 30d01618 28d01628 18d01630     ... ...0(..(0...
200098a8:	38d01638 24d01648 34d01658 2cd01668     8..8H..$X..4h..,
200098b8:	1cd01670 3cd01678 22d01688 32d01698     p...x..<..."...2
200098c8:	2ad016a8 1ad016b0 3ad016b8 26d016c8     ...*.......:...&
200098d8:	36d016d8 2ed016e8 1ed016f0 3ed016f8     ...6...........>
200098e8:	21d01708 31d01718 29d01728 19d01730     ...!...1(..)0...
200098f8:	39d01738 25d01748 35d01758 2dd01768     8..9H..%X..5h..-
20009908:	1dd01770 3dd01778 23d01788 33d01798     p...x..=...#...3
20009918:	2bd017a8 1bd017b0 3bd017b8 27d017c8     ...+.......;...'
20009928:	37d017d8 2fd017e8 1fd017f0 3fd017f8     ...7.../.......?
20009938:	20301808 30301818 28301828 38301838     ..0 ..00(.0(8.08
20009948:	24301848 34301858 2c301868 1c301870     H.0$X.04h.0,p.0.
20009958:	3c301878 22301888 32301898 2a3018a8     x.0<..0"..02..0*
20009968:	1a3018b0 3a3018b8 263018c8 363018d8     ..0...0:..0&..06
20009978:	2e3018e8 1e3018f0 3e3018f8 21301908     ..0...0...0>..0!
20009988:	31301918 29301928 39301938 25301948     ..01(.0)8.09H.0%
20009998:	35301958 2d301968 1d301970 3d301978     X.05h.0-p.0.x.0=
200099a8:	23301988 33301998 2b3019a8 1b3019b0     ..0#..03..0+..0.
200099b8:	3b3019b8 273019c8 373019d8 2f3019e8     ..0;..0'..07..0/
200099c8:	1f3019f0 3f3019f8 20b01a08 30b01a18     ..0...0?... ...0
200099d8:	28b01a28 38b01a38 24b01a48 34b01a58     (..(8..8H..$X..4
200099e8:	2cb01a68 1cb01a70 3cb01a78 22b01a88     h..,p...x..<..."
200099f8:	32b01a98 2ab01aa8 3ab01ab8 26b01ac8     ...2...*...:...&
20009a08:	36b01ad8 2eb01ae8 1eb01af0 3eb01af8     ...6...........>
20009a18:	21b01b08 31b01b18 29b01b28 39b01b38     ...!...1(..)8..9
20009a28:	25b01b48 35b01b58 2db01b68 1db01b70     H..%X..5h..-p...
20009a38:	3db01b78 23b01b88 33b01b98 2bb01ba8     x..=...#...3...+
20009a48:	3bb01bb8 27b01bc8 37b01bd8 2fb01be8     ...;...'...7.../
20009a58:	1fb01bf0 3fb01bf8 20701c08 30701c18     .......?..p ..p0
20009a68:	28701c28 38701c38 24701c48 34701c58     (.p(8.p8H.p$X.p4
20009a78:	2c701c68 3c701c78 22701c88 32701c98     h.p,x.p<..p"..p2
20009a88:	2a701ca8 3a701cb8 26701cc8 36701cd8     ..p*..p:..p&..p6
20009a98:	2e701ce8 1e701cf0 3e701cf8 21701d08     ..p...p...p>..p!
20009aa8:	31701d18 29701d28 39701d38 25701d48     ..p1(.p)8.p9H.p%
20009ab8:	35701d58 2d701d68 3d701d78 23701d88     X.p5h.p-x.p=..p#
20009ac8:	33701d98 2b701da8 3b701db8 27701dc8     ..p3..p+..p;..p'
20009ad8:	37701dd8 2f701de8 1f701df0 3f701df8     ..p7..p/..p...p?
20009ae8:	20f01e08 30f01e18 28f01e28 38f01e38     ... ...0(..(8..8
20009af8:	24f01e48 34f01e58 2cf01e68 3cf01e78     H..$X..4h..,x..<
20009b08:	22f01e88 32f01e98 2af01ea8 3af01eb8     ..."...2...*...:
20009b18:	26f01ec8 36f01ed8 2ef01ee8 3ef01ef8     ...&...6.......>
20009b28:	21f01f08 31f01f18 29f01f28 39f01f38     ...!...1(..)8..9
20009b38:	25f01f48 35f01f58 2df01f68 3df01f78     H..%X..5h..-x..=
20009b48:	23f01f88 33f01f98 2bf01fa8 3bf01fb8     ...#...3...+...;
20009b58:	27f01fc8 37f01fd8 2ff01fe8 3ff01ff8     ...'...7.../...?
20009b68:	30082018 28082028 38082038 24082048     . .0( .(8 .8H .$
20009b78:	34082058 2c082068 3c082078 22082088     X .4h .,x .<. ."
20009b88:	32082098 2a0820a8 3a0820b8 260820c8     . .2. .*. .:. .&
20009b98:	360820d8 2e0820e8 3e0820f8 31082118     . .6. ... .>.!.1
20009ba8:	29082128 39082138 25082148 35082158     (!.)8!.9H!.%X!.5
20009bb8:	2d082168 3d082178 23082188 33082198     h!.-x!.=.!.#.!.3
20009bc8:	2b0821a8 3b0821b8 270821c8 370821d8     .!.+.!.;.!.'.!.7
20009bd8:	2f0821e8 3f0821f8 30882218 28882228     .!./.!.?.".0(".(
20009be8:	38882238 24882248 34882258 2c882268     8".8H".$X".4h".,
20009bf8:	3c882278 32882298 2a8822a8 3a8822b8     x".<.".2.".*.".:
20009c08:	268822c8 368822d8 2e8822e8 3e8822f8     .".&.".6."...".>
20009c18:	31882318 29882328 39882338 25882348     .#.1(#.)8#.9H#.%
20009c28:	35882358 2d882368 3d882378 33882398     X#.5h#.-x#.=.#.3
20009c38:	2b8823a8 3b8823b8 278823c8 378823d8     .#.+.#.;.#.'.#.7
20009c48:	2f8823e8 3f8823f8 30482418 28482428     .#./.#.?.$H0($H(
20009c58:	38482438 34482458 2c482468 3c482478     8$H8X$H4h$H,x$H<
20009c68:	32482498 2a4824a8 3a4824b8 264824c8     .$H2.$H*.$H:.$H&
20009c78:	364824d8 2e4824e8 3e4824f8 31482518     .$H6.$H..$H>.%H1
20009c88:	29482528 39482538 35482558 2d482568     (%H)8%H9X%H5h%H-
20009c98:	3d482578 33482598 2b4825a8 3b4825b8     x%H=.%H3.%H+.%H;
20009ca8:	274825c8 374825d8 2f4825e8 3f4825f8     .%H'.%H7.%H/.%H?
20009cb8:	30c82618 28c82628 38c82638 34c82658     .&.0(&.(8&.8X&.4
20009cc8:	2cc82668 3cc82678 32c82698 2ac826a8     h&.,x&.<.&.2.&.*
20009cd8:	3ac826b8 36c826d8 2ec826e8 3ec826f8     .&.:.&.6.&...&.>
20009ce8:	31c82718 29c82728 39c82738 35c82758     .'.1('.)8'.9X'.5
20009cf8:	2dc82768 3dc82778 33c82798 2bc827a8     h'.-x'.=.'.3.'.+
20009d08:	3bc827b8 37c827d8 2fc827e8 3fc827f8     .'.;.'.7.'./.'.?
20009d18:	30282818 38282838 34282858 2c282868     .((08((8X((4h((,
20009d28:	3c282878 32282898 2a2828a8 3a2828b8     x((<.((2.((*.((:
20009d38:	362828d8 2e2828e8 3e2828f8 31282918     .((6.((..((>.)(1
20009d48:	39282938 35282958 2d282968 3d282978     8)(9X)(5h)(-x)(=
20009d58:	33282998 2b2829a8 3b2829b8 372829d8     .)(3.)(+.)(;.)(7
20009d68:	2f2829e8 3f2829f8 30a82a18 38a82a38     .)(/.)(?.*.08*.8
20009d78:	34a82a58 2ca82a68 3ca82a78 32a82a98     X*.4h*.,x*.<.*.2
20009d88:	3aa82ab8 36a82ad8 2ea82ae8 3ea82af8     .*.:.*.6.*...*.>
20009d98:	31a82b18 39a82b38 35a82b58 2da82b68     .+.18+.9X+.5h+.-
20009da8:	3da82b78 33a82b98 3ba82bb8 37a82bd8     x+.=.+.3.+.;.+.7
20009db8:	2fa82be8 3fa82bf8 30682c18 38682c38     .+./.+.?.,h08,h8
20009dc8:	34682c58 3c682c78 32682c98 3a682cb8     X,h4x,h<.,h2.,h:
20009dd8:	36682cd8 2e682ce8 3e682cf8 31682d18     .,h6.,h..,h>.-h1
20009de8:	39682d38 35682d58 3d682d78 33682d98     8-h9X-h5x-h=.-h3
20009df8:	3b682db8 37682dd8 2f682de8 3f682df8     .-h;.-h7.-h/.-h?
20009e08:	30e82e18 38e82e38 34e82e58 3ce82e78     ...08..8X..4x..<
20009e18:	32e82e98 3ae82eb8 36e82ed8 3ee82ef8     ...2...:...6...>
20009e28:	31e82f18 39e82f38 35e82f58 3de82f78     ./.18/.9X/.5x/.=
20009e38:	33e82f98 3be82fb8 37e82fd8 3fe82ff8     ./.3./.;./.7./.?
20009e48:	38183038 34183058 3c183078 32183098     80.8X0.4x0.<.0.2
20009e58:	3a1830b8 361830d8 3e1830f8 39183138     .0.:.0.6.0.>81.9
20009e68:	35183158 3d183178 33183198 3b1831b8     X1.5x1.=.1.3.1.;
20009e78:	371831d8 3f1831f8 38983238 34983258     .1.7.1.?82.8X2.4
20009e88:	3c983278 3a9832b8 369832d8 3e9832f8     x2.<.2.:.2.6.2.>
20009e98:	39983338 35983358 3d983378 3b9833b8     83.9X3.5x3.=.3.;
20009ea8:	379833d8 3f9833f8 38583438 3c583478     .3.7.3.?84X8x4X<
20009eb8:	3a5834b8 365834d8 3e5834f8 39583538     .4X:.4X6.4X>85X9
20009ec8:	3d583578 3b5835b8 375835d8 3f5835f8     x5X=.5X;.5X7.5X?
20009ed8:	38d83638 3cd83678 3ad836b8 3ed836f8     86.8x6.<.6.:.6.>
20009ee8:	39d83738 3dd83778 3bd837b8 3fd837f8     87.9x7.=.7.;.7.?
20009ef8:	3c383878 3a3838b8 3e3838f8 3d383978     x88<.88:.88>x98=
20009f08:	3b3839b8 3f3839f8 3cb83a78 3eb83af8     .98;.98?x:.<.:.>
20009f18:	3db83b78 3fb83bf8 3e783cf8 3f783df8     x;.=.;.?.<x>.=x?

20009f28 <arm_cfft_sR_q15_len16>:
20009f28:	00000010 200050e0 200080b0 0000000c     .....P. ... ....

20009f38 <arm_cfft_sR_q15_len32>:
20009f38:	00000020 20005110 200080c8 00000018      ....Q. ... ....

20009f48 <arm_cfft_sR_q15_len64>:
20009f48:	00000040 20005170 200080f8 00000038     @...pQ. ... 8...

20009f58 <arm_cfft_sR_q15_len128>:
20009f58:	00000080 20005230 20008168 00000070     ....0R. h.. p...

20009f68 <arm_cfft_sR_q15_len256>:
20009f68:	00000100 200053b0 20008248 000000f0     .....S. H.. ....

20009f78 <arm_cfft_sR_q15_len512>:
20009f78:	00000200 200056b0 20008428 000001e0     .....V. (.. ....

20009f88 <arm_cfft_sR_q15_len1024>:
20009f88:	00000400 20005cb0 200087e8 000003e0     .....\. ... ....

20009f98 <arm_cfft_sR_q15_len2048>:
20009f98:	00000800 200068b0 20008fa8 000007c0     .....h. ... ....
20009fa8:	70616548 646e6120 61747320 63206b63     Heap and stack c
20009fb8:	696c6c6f 6e6f6973 0000000a 2074754f     ollision....Out 
20009fc8:	6820666f 20706165 6f6d656d 000a7972     of heap memory..
20009fd8:	00000043                                C...

20009fdc <_init>:
20009fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009fde:	bf00      	nop
20009fe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
20009fe2:	bc08      	pop	{r3}
20009fe4:	469e      	mov	lr, r3
20009fe6:	4770      	bx	lr

20009fe8 <_fini>:
20009fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009fea:	bf00      	nop
20009fec:	bcf8      	pop	{r3, r4, r5, r6, r7}
20009fee:	bc08      	pop	{r3}
20009ff0:	469e      	mov	lr, r3
20009ff2:	4770      	bx	lr

20009ff4 <__frame_dummy_init_array_entry>:
20009ff4:	04d5 2000                                   ... 

20009ff8 <__do_global_dtors_aux_fini_array_entry>:
20009ff8:	04c1 2000 0000 0000                         ... ....
