// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module contrastadj_xfycrcb2rgb_1080_1920_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        img3_4200_dout,
        img3_4200_empty_n,
        img3_4200_read,
        img4_4201_din,
        img4_4201_full_n,
        img4_4201_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state7 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [23:0] img3_4200_dout;
input   img3_4200_empty_n;
output   img3_4200_read;
output  [23:0] img4_4201_din;
input   img4_4201_full_n;
output   img4_4201_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg img3_4200_read;
reg img4_4201_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    img3_4200_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln124_reg_447;
reg    img4_4201_blk_n;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] icmp_ln124_reg_447_pp0_iter3_reg;
reg   [20:0] indvar_flatten_reg_97;
wire   [0:0] icmp_ln124_fu_108_p2;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
reg    ap_block_state6_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln124_reg_447_pp0_iter1_reg;
reg   [0:0] icmp_ln124_reg_447_pp0_iter2_reg;
wire   [20:0] add_ln124_fu_114_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [7:0] trunc_ln674_fu_120_p1;
reg   [7:0] trunc_ln674_reg_456;
reg   [7:0] trunc_ln674_reg_456_pp0_iter2_reg;
reg   [7:0] trunc_ln674_reg_456_pp0_iter3_reg;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] cr_assign_fu_124_p4;
wire  signed [7:0] xor_ln974_fu_144_p2;
wire   [7:0] cb_assign_fu_134_p4;
wire  signed [7:0] xor_ln984_fu_158_p2;
wire  signed [24:0] grp_fu_417_p2;
wire   [9:0] trunc_ln_fu_175_p4;
wire  signed [10:0] sext_ln738_fu_184_p1;
wire   [10:0] zext_ln736_fu_172_p1;
wire   [10:0] Value_int_fu_197_p2;
wire   [2:0] tmp_fu_203_p4;
wire   [7:0] trunc_ln738_1_fu_188_p4;
wire   [0:0] icmp_ln740_fu_213_p2;
wire   [0:0] tmp_1_fu_219_p3;
wire   [0:0] or_ln740_fu_240_p2;
wire   [7:0] select_ln740_fu_232_p3;
wire   [7:0] Value_uchar_fu_227_p2;
wire  signed [23:0] grp_fu_425_p2;
wire   [8:0] sat_G1_fu_254_p4;
wire  signed [22:0] grp_fu_432_p2;
wire   [7:0] sat_G2_fu_267_p4;
wire   [9:0] zext_ln989_fu_280_p1;
wire  signed [9:0] sext_ln986_fu_263_p1;
wire   [9:0] sub_ln989_fu_283_p2;
wire  signed [10:0] sext_ln989_fu_289_p1;
wire  signed [10:0] sext_ln987_fu_276_p1;
wire   [10:0] res_fu_293_p2;
wire   [2:0] tmp_2_fu_299_p4;
wire   [0:0] icmp_ln990_fu_309_p2;
wire   [7:0] trunc_ln995_fu_315_p1;
wire  signed [24:0] grp_fu_439_p2;
wire   [9:0] trunc_ln738_2_fu_327_p4;
wire  signed [10:0] sext_ln738_1_fu_336_p1;
wire   [10:0] Value_int_1_fu_349_p2;
wire   [2:0] tmp_3_fu_355_p4;
wire   [7:0] trunc_ln738_3_fu_340_p4;
wire   [0:0] icmp_ln740_1_fu_365_p2;
wire   [0:0] tmp_4_fu_371_p3;
wire   [0:0] or_ln740_1_fu_392_p2;
wire   [7:0] select_ln740_2_fu_384_p3;
wire   [7:0] Value_uchar_2_fu_379_p2;
wire   [7:0] Value_uchar_5_fu_398_p3;
wire   [7:0] select_ln995_fu_319_p3;
wire   [7:0] Value_uchar_4_fu_246_p3;
wire   [16:0] grp_fu_417_p0;
wire   [15:0] grp_fu_425_p0;
wire   [14:0] grp_fu_432_p0;
wire   [16:0] grp_fu_439_p0;
reg    grp_fu_417_ce;
reg    grp_fu_425_ce;
reg    grp_fu_432_ce;
reg    grp_fu_439_ce;
wire    ap_CS_fsm_state7;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

contrastadj_mul_mul_17ns_8s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 25 ))
mul_mul_17ns_8s_25_4_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_417_p0),
    .din1(xor_ln974_fu_144_p2),
    .ce(grp_fu_417_ce),
    .dout(grp_fu_417_p2)
);

contrastadj_mul_mul_16ns_8s_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_mul_16ns_8s_24_4_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_425_p0),
    .din1(xor_ln974_fu_144_p2),
    .ce(grp_fu_425_ce),
    .dout(grp_fu_425_p2)
);

contrastadj_mul_mul_15ns_8s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 23 ))
mul_mul_15ns_8s_23_4_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_432_p0),
    .din1(xor_ln984_fu_158_p2),
    .ce(grp_fu_432_ce),
    .dout(grp_fu_432_p2)
);

contrastadj_mul_mul_17ns_8s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 25 ))
mul_mul_17ns_8s_25_4_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_439_p0),
    .din1(xor_ln984_fu_158_p2),
    .ce(grp_fu_439_ce),
    .dout(grp_fu_439_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln124_fu_108_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_97 <= add_ln124_fu_114_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_97 <= 21'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln124_reg_447 <= icmp_ln124_fu_108_p2;
        icmp_ln124_reg_447_pp0_iter1_reg <= icmp_ln124_reg_447;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln124_reg_447_pp0_iter2_reg <= icmp_ln124_reg_447_pp0_iter1_reg;
        icmp_ln124_reg_447_pp0_iter3_reg <= icmp_ln124_reg_447_pp0_iter2_reg;
        trunc_ln674_reg_456_pp0_iter2_reg <= trunc_ln674_reg_456;
        trunc_ln674_reg_456_pp0_iter3_reg <= trunc_ln674_reg_456_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln124_reg_447 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln674_reg_456 <= trunc_ln674_fu_120_p1;
    end
end

always @ (*) begin
    if ((icmp_ln124_fu_108_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_417_ce = 1'b1;
    end else begin
        grp_fu_417_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_425_ce = 1'b1;
    end else begin
        grp_fu_425_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_432_ce = 1'b1;
    end else begin
        grp_fu_432_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_439_ce = 1'b1;
    end else begin
        grp_fu_439_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_447 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        img3_4200_blk_n = img3_4200_empty_n;
    end else begin
        img3_4200_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_447 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        img3_4200_read = 1'b1;
    end else begin
        img3_4200_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_447_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        img4_4201_blk_n = img4_4201_full_n;
    end else begin
        img4_4201_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln124_reg_447_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        img4_4201_write = 1'b1;
    end else begin
        img4_4201_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln124_fu_108_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln124_fu_108_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Value_int_1_fu_349_p2 = ($signed(sext_ln738_1_fu_336_p1) + $signed(zext_ln736_fu_172_p1));

assign Value_int_fu_197_p2 = ($signed(sext_ln738_fu_184_p1) + $signed(zext_ln736_fu_172_p1));

assign Value_uchar_2_fu_379_p2 = (trunc_ln738_3_fu_340_p4 + trunc_ln674_reg_456_pp0_iter3_reg);

assign Value_uchar_4_fu_246_p3 = ((or_ln740_fu_240_p2[0:0] === 1'b1) ? select_ln740_fu_232_p3 : Value_uchar_fu_227_p2);

assign Value_uchar_5_fu_398_p3 = ((or_ln740_1_fu_392_p2[0:0] === 1'b1) ? select_ln740_2_fu_384_p3 : Value_uchar_2_fu_379_p2);

assign Value_uchar_fu_227_p2 = (trunc_ln738_1_fu_188_p4 + trunc_ln674_reg_456_pp0_iter3_reg);

assign add_ln124_fu_114_p2 = (indvar_flatten_reg_97 + 21'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((icmp_ln124_reg_447_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (img4_4201_full_n == 1'b0)) | ((icmp_ln124_reg_447 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (img3_4200_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((icmp_ln124_reg_447_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (img4_4201_full_n == 1'b0)) | ((icmp_ln124_reg_447 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (img3_4200_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((icmp_ln124_reg_447_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (img4_4201_full_n == 1'b0)) | ((icmp_ln124_reg_447 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (img3_4200_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((icmp_ln124_reg_447 == 1'd0) & (img3_4200_empty_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter4 = ((icmp_ln124_reg_447_pp0_iter3_reg == 1'd0) & (img4_4201_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign cb_assign_fu_134_p4 = {{img3_4200_dout[23:16]}};

assign cr_assign_fu_124_p4 = {{img3_4200_dout[15:8]}};

assign grp_fu_417_p0 = 25'd45974;

assign grp_fu_425_p0 = 24'd23396;

assign grp_fu_432_p0 = 23'd11272;

assign grp_fu_439_p0 = 25'd58098;

assign icmp_ln124_fu_108_p2 = ((indvar_flatten_reg_97 == 21'd2073600) ? 1'b1 : 1'b0);

assign icmp_ln740_1_fu_365_p2 = (($signed(tmp_3_fu_355_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln740_fu_213_p2 = (($signed(tmp_fu_203_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln990_fu_309_p2 = ((tmp_2_fu_299_p4 != 3'd0) ? 1'b1 : 1'b0);

assign img4_4201_din = {{{Value_uchar_5_fu_398_p3}, {select_ln995_fu_319_p3}}, {Value_uchar_4_fu_246_p3}};

assign or_ln740_1_fu_392_p2 = (tmp_4_fu_371_p3 | icmp_ln740_1_fu_365_p2);

assign or_ln740_fu_240_p2 = (tmp_1_fu_219_p3 | icmp_ln740_fu_213_p2);

assign res_fu_293_p2 = ($signed(sext_ln989_fu_289_p1) - $signed(sext_ln987_fu_276_p1));

assign sat_G1_fu_254_p4 = {{grp_fu_425_p2[23:15]}};

assign sat_G2_fu_267_p4 = {{grp_fu_432_p2[22:15]}};

assign select_ln740_2_fu_384_p3 = ((icmp_ln740_1_fu_365_p2[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign select_ln740_fu_232_p3 = ((icmp_ln740_fu_213_p2[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign select_ln995_fu_319_p3 = ((icmp_ln990_fu_309_p2[0:0] === 1'b1) ? 8'd255 : trunc_ln995_fu_315_p1);

assign sext_ln738_1_fu_336_p1 = $signed(trunc_ln738_2_fu_327_p4);

assign sext_ln738_fu_184_p1 = $signed(trunc_ln_fu_175_p4);

assign sext_ln986_fu_263_p1 = $signed(sat_G1_fu_254_p4);

assign sext_ln987_fu_276_p1 = $signed(sat_G2_fu_267_p4);

assign sext_ln989_fu_289_p1 = $signed(sub_ln989_fu_283_p2);

assign start_out = real_start;

assign sub_ln989_fu_283_p2 = ($signed(zext_ln989_fu_280_p1) - $signed(sext_ln986_fu_263_p1));

assign tmp_1_fu_219_p3 = Value_int_fu_197_p2[32'd10];

assign tmp_2_fu_299_p4 = {{res_fu_293_p2[10:8]}};

assign tmp_3_fu_355_p4 = {{Value_int_1_fu_349_p2[10:8]}};

assign tmp_4_fu_371_p3 = Value_int_1_fu_349_p2[32'd10];

assign tmp_fu_203_p4 = {{Value_int_fu_197_p2[10:8]}};

assign trunc_ln674_fu_120_p1 = img3_4200_dout[7:0];

assign trunc_ln738_1_fu_188_p4 = {{grp_fu_417_p2[22:15]}};

assign trunc_ln738_2_fu_327_p4 = {{grp_fu_439_p2[24:15]}};

assign trunc_ln738_3_fu_340_p4 = {{grp_fu_439_p2[22:15]}};

assign trunc_ln995_fu_315_p1 = res_fu_293_p2[7:0];

assign trunc_ln_fu_175_p4 = {{grp_fu_417_p2[24:15]}};

assign xor_ln974_fu_144_p2 = (cr_assign_fu_124_p4 ^ 8'd128);

assign xor_ln984_fu_158_p2 = (cb_assign_fu_134_p4 ^ 8'd128);

assign zext_ln736_fu_172_p1 = trunc_ln674_reg_456_pp0_iter3_reg;

assign zext_ln989_fu_280_p1 = trunc_ln674_reg_456_pp0_iter3_reg;

endmodule //contrastadj_xfycrcb2rgb_1080_1920_s
