#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ef9320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ef94b0 .scope module, "tb" "tb" 3 65;
 .timescale -12 -12;
L_0x1eeab00 .functor NOT 1, L_0x1f44160, C4<0>, C4<0>, C4<0>;
L_0x1eeafe0 .functor XOR 32, L_0x1f43d10, L_0x1f43ff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1eeb490 .functor XOR 32, L_0x1eeafe0, L_0x1f44090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1f41910_0 .net *"_ivl_10", 31 0, L_0x1f44090;  1 drivers
v0x1f41a10_0 .net *"_ivl_12", 31 0, L_0x1eeb490;  1 drivers
v0x1f41af0_0 .net *"_ivl_2", 31 0, L_0x1f43c70;  1 drivers
v0x1f41bb0_0 .net *"_ivl_4", 31 0, L_0x1f43d10;  1 drivers
v0x1f41c90_0 .net *"_ivl_6", 31 0, L_0x1f43ff0;  1 drivers
v0x1f41dc0_0 .net *"_ivl_8", 31 0, L_0x1eeafe0;  1 drivers
v0x1f41ea0_0 .net "a", 4 0, v0x1f3fc10_0;  1 drivers
v0x1f41f60_0 .net "b", 4 0, v0x1f3fcd0_0;  1 drivers
v0x1f42020_0 .net "c", 4 0, v0x1f3fd70_0;  1 drivers
v0x1f42170_0 .var "clk", 0 0;
v0x1f42210_0 .net "d", 4 0, v0x1f3feb0_0;  1 drivers
v0x1f422b0_0 .net "e", 4 0, v0x1f3ffa0_0;  1 drivers
v0x1f42370_0 .net "f", 4 0, v0x1f40040_0;  1 drivers
v0x1f42430_0 .var/2u "stats1", 351 0;
v0x1f42510_0 .var/2u "strobe", 0 0;
v0x1f425d0_0 .net "tb_match", 0 0, L_0x1f44160;  1 drivers
v0x1f42690_0 .net "tb_mismatch", 0 0, L_0x1eeab00;  1 drivers
v0x1f42750_0 .net "w_dut", 7 0, L_0x1f43850;  1 drivers
v0x1f42810_0 .net "w_ref", 7 0, L_0x1f42ed0;  1 drivers
v0x1f428b0_0 .net "wavedrom_enable", 0 0, v0x1f40110_0;  1 drivers
v0x1f42950_0 .net "wavedrom_title", 511 0, v0x1f401b0_0;  1 drivers
v0x1f429f0_0 .net "x_dut", 7 0, L_0x1f438f0;  1 drivers
v0x1f42a90_0 .net "x_ref", 7 0, L_0x1f42f70;  1 drivers
v0x1f42b30_0 .net "y_dut", 7 0, L_0x1f43a10;  1 drivers
v0x1f42c00_0 .net "y_ref", 7 0, L_0x1f430b0;  1 drivers
v0x1f42cd0_0 .net "z_dut", 7 0, L_0x1f43b90;  1 drivers
v0x1f42da0_0 .net "z_ref", 7 0, L_0x1f431a0;  1 drivers
L_0x1f43c70 .concat [ 8 8 8 8], L_0x1f431a0, L_0x1f430b0, L_0x1f42f70, L_0x1f42ed0;
L_0x1f43d10 .concat [ 8 8 8 8], L_0x1f431a0, L_0x1f430b0, L_0x1f42f70, L_0x1f42ed0;
L_0x1f43ff0 .concat [ 8 8 8 8], L_0x1f43b90, L_0x1f43a10, L_0x1f438f0, L_0x1f43850;
L_0x1f44090 .concat [ 8 8 8 8], L_0x1f431a0, L_0x1f430b0, L_0x1f42f70, L_0x1f42ed0;
L_0x1f44160 .cmp/eeq 32, L_0x1f43c70, L_0x1eeb490;
S_0x1f032b0 .scope module, "good1" "reference_module" 3 126, 3 4 0, S_0x1ef94b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 5 "c";
    .port_info 3 /INPUT 5 "d";
    .port_info 4 /INPUT 5 "e";
    .port_info 5 /INPUT 5 "f";
    .port_info 6 /OUTPUT 8 "w";
    .port_info 7 /OUTPUT 8 "x";
    .port_info 8 /OUTPUT 8 "y";
    .port_info 9 /OUTPUT 8 "z";
L_0x7f476c57b018 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1eea250_0 .net/2u *"_ivl_5", 1 0, L_0x7f476c57b018;  1 drivers
v0x1eea730_0 .net *"_ivl_7", 31 0, L_0x1f432c0;  1 drivers
v0x1eeac10_0 .net "a", 4 0, v0x1f3fc10_0;  alias, 1 drivers
v0x1eeb0f0_0 .net "b", 4 0, v0x1f3fcd0_0;  alias, 1 drivers
v0x1eeb5a0_0 .net "c", 4 0, v0x1f3fd70_0;  alias, 1 drivers
v0x1eeba80_0 .net "d", 4 0, v0x1f3feb0_0;  alias, 1 drivers
v0x1eebf60_0 .net "e", 4 0, v0x1f3ffa0_0;  alias, 1 drivers
v0x1f3ef10_0 .net "f", 4 0, v0x1f40040_0;  alias, 1 drivers
v0x1f3eff0_0 .net "w", 7 0, L_0x1f42ed0;  alias, 1 drivers
v0x1f3f0d0_0 .net "x", 7 0, L_0x1f42f70;  alias, 1 drivers
v0x1f3f1b0_0 .net "y", 7 0, L_0x1f430b0;  alias, 1 drivers
v0x1f3f290_0 .net "z", 7 0, L_0x1f431a0;  alias, 1 drivers
L_0x1f42ed0 .part L_0x1f432c0, 24, 8;
L_0x1f42f70 .part L_0x1f432c0, 16, 8;
L_0x1f430b0 .part L_0x1f432c0, 8, 8;
L_0x1f431a0 .part L_0x1f432c0, 0, 8;
LS_0x1f432c0_0_0 .concat [ 2 5 5 5], L_0x7f476c57b018, v0x1f40040_0, v0x1f3ffa0_0, v0x1f3feb0_0;
LS_0x1f432c0_0_4 .concat [ 5 5 5 0], v0x1f3fd70_0, v0x1f3fcd0_0, v0x1f3fc10_0;
L_0x1f432c0 .concat [ 17 15 0 0], LS_0x1f432c0_0_0, LS_0x1f432c0_0_4;
S_0x1f3f4b0 .scope module, "stim1" "stimulus_gen" 3 117, 3 22 0, S_0x1ef94b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 5 "a";
    .port_info 2 /OUTPUT 5 "b";
    .port_info 3 /OUTPUT 5 "c";
    .port_info 4 /OUTPUT 5 "d";
    .port_info 5 /OUTPUT 5 "e";
    .port_info 6 /OUTPUT 5 "f";
    .port_info 7 /OUTPUT 512 "wavedrom_title";
    .port_info 8 /OUTPUT 1 "wavedrom_enable";
v0x1f3fc10_0 .var "a", 4 0;
v0x1f3fcd0_0 .var "b", 4 0;
v0x1f3fd70_0 .var "c", 4 0;
v0x1f3fe10_0 .net "clk", 0 0, v0x1f42170_0;  1 drivers
v0x1f3feb0_0 .var "d", 4 0;
v0x1f3ffa0_0 .var "e", 4 0;
v0x1f40040_0 .var "f", 4 0;
v0x1f40110_0 .var "wavedrom_enable", 0 0;
v0x1f401b0_0 .var "wavedrom_title", 511 0;
E_0x1ef7e80/0 .event negedge, v0x1f3fe10_0;
E_0x1ef7e80/1 .event posedge, v0x1f3fe10_0;
E_0x1ef7e80 .event/or E_0x1ef7e80/0, E_0x1ef7e80/1;
E_0x1ef82f0 .event negedge, v0x1f3fe10_0;
E_0x1ef8760 .event posedge, v0x1f3fe10_0;
S_0x1f3f710 .scope task, "wavedrom_start" "wavedrom_start" 3 33, 3 33 0, S_0x1f3f4b0;
 .timescale -12 -12;
v0x1f3f910_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f3fa10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 36, 3 36 0, S_0x1f3f4b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f40440 .scope module, "top_module1" "top_module" 3 138, 4 1 0, S_0x1ef94b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 5 "c";
    .port_info 3 /INPUT 5 "d";
    .port_info 4 /INPUT 5 "e";
    .port_info 5 /INPUT 5 "f";
    .port_info 6 /OUTPUT 8 "w";
    .port_info 7 /OUTPUT 8 "x";
    .port_info 8 /OUTPUT 8 "y";
    .port_info 9 /OUTPUT 8 "z";
L_0x7f476c57b060 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1f40750_0 .net/2u *"_ivl_0", 1 0, L_0x7f476c57b060;  1 drivers
v0x1f40830_0 .net *"_ivl_2", 31 0, L_0x1f43710;  1 drivers
L_0x7f476c57b0a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1f40910_0 .net *"_ivl_7", 7 0, L_0x7f476c57b0a8;  1 drivers
v0x1f40a00_0 .net "a", 4 0, v0x1f3fc10_0;  alias, 1 drivers
v0x1f40b10_0 .net "b", 4 0, v0x1f3fcd0_0;  alias, 1 drivers
v0x1f40c70_0 .net "c", 4 0, v0x1f3fd70_0;  alias, 1 drivers
v0x1f40d80_0 .net "concatenated", 39 0, L_0x1f437b0;  1 drivers
v0x1f40e60_0 .net "d", 4 0, v0x1f3feb0_0;  alias, 1 drivers
v0x1f40f70_0 .net "e", 4 0, v0x1f3ffa0_0;  alias, 1 drivers
v0x1f410c0_0 .net "f", 4 0, v0x1f40040_0;  alias, 1 drivers
v0x1f411d0_0 .net "w", 7 0, L_0x1f43850;  alias, 1 drivers
v0x1f412b0_0 .net "x", 7 0, L_0x1f438f0;  alias, 1 drivers
v0x1f41390_0 .net "y", 7 0, L_0x1f43a10;  alias, 1 drivers
v0x1f41470_0 .net "z", 7 0, L_0x1f43b90;  alias, 1 drivers
LS_0x1f43710_0_0 .concat [ 2 5 5 5], L_0x7f476c57b060, v0x1f40040_0, v0x1f3ffa0_0, v0x1f3feb0_0;
LS_0x1f43710_0_4 .concat [ 5 5 5 0], v0x1f3fd70_0, v0x1f3fcd0_0, v0x1f3fc10_0;
L_0x1f43710 .concat [ 17 15 0 0], LS_0x1f43710_0_0, LS_0x1f43710_0_4;
L_0x1f437b0 .concat [ 32 8 0 0], L_0x1f43710, L_0x7f476c57b0a8;
L_0x1f43850 .part L_0x1f437b0, 32, 8;
L_0x1f438f0 .part L_0x1f437b0, 24, 8;
L_0x1f43a10 .part L_0x1f437b0, 16, 8;
L_0x1f43b90 .part L_0x1f437b0, 8, 8;
S_0x1f416f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 152, 3 152 0, S_0x1ef94b0;
 .timescale -12 -12;
E_0x1ede9f0 .event anyedge, v0x1f42510_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f42510_0;
    %nor/r;
    %assign/vec4 v0x1f42510_0, 0;
    %wait E_0x1ede9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f3f4b0;
T_3 ;
    %wait E_0x1ef8760;
    %pushi/vec4 0, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x1f40040_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3ffa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3feb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fd70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fcd0_0, 0;
    %assign/vec4 v0x1f3fc10_0, 0;
    %wait E_0x1ef8760;
    %pushi/vec4 1, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x1f40040_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3ffa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3feb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fd70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fcd0_0, 0;
    %assign/vec4 v0x1f3fc10_0, 0;
    %wait E_0x1ef8760;
    %pushi/vec4 2, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x1f40040_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3ffa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3feb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fd70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fcd0_0, 0;
    %assign/vec4 v0x1f3fc10_0, 0;
    %wait E_0x1ef8760;
    %pushi/vec4 4, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x1f40040_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3ffa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3feb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fd70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fcd0_0, 0;
    %assign/vec4 v0x1f3fc10_0, 0;
    %wait E_0x1ef8760;
    %pushi/vec4 8, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x1f40040_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3ffa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3feb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fd70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fcd0_0, 0;
    %assign/vec4 v0x1f3fc10_0, 0;
    %wait E_0x1ef8760;
    %pushi/vec4 16, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x1f40040_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3ffa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3feb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fd70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fcd0_0, 0;
    %assign/vec4 v0x1f3fc10_0, 0;
    %wait E_0x1ef8760;
    %pushi/vec4 32, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x1f40040_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3ffa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3feb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fd70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fcd0_0, 0;
    %assign/vec4 v0x1f3fc10_0, 0;
    %wait E_0x1ef8760;
    %pushi/vec4 64, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x1f40040_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3ffa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3feb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fd70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fcd0_0, 0;
    %assign/vec4 v0x1f3fc10_0, 0;
    %wait E_0x1ef8760;
    %pushi/vec4 128, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x1f40040_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3ffa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3feb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fd70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fcd0_0, 0;
    %assign/vec4 v0x1f3fc10_0, 0;
    %wait E_0x1ef8760;
    %pushi/vec4 256, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x1f40040_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3ffa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3feb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fd70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fcd0_0, 0;
    %assign/vec4 v0x1f3fc10_0, 0;
    %wait E_0x1ef8760;
    %pushi/vec4 512, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x1f40040_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3ffa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3feb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fd70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fcd0_0, 0;
    %assign/vec4 v0x1f3fc10_0, 0;
    %wait E_0x1ef8760;
    %pushi/vec4 1024, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x1f40040_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3ffa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3feb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fd70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fcd0_0, 0;
    %assign/vec4 v0x1f3fc10_0, 0;
    %wait E_0x1ef8760;
    %pushi/vec4 1041204192, 0, 30;
    %split/vec4 5;
    %assign/vec4 v0x1f40040_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3ffa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3feb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fd70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fcd0_0, 0;
    %assign/vec4 v0x1f3fc10_0, 0;
    %wait E_0x1ef82f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f3fa10;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ef7e80;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 30;
    %split/vec4 5;
    %assign/vec4 v0x1f40040_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3ffa0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3feb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fd70_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x1f3fcd0_0, 0;
    %assign/vec4 v0x1f3fc10_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 60 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1ef94b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f42170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f42510_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1ef94b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f42170_0;
    %inv;
    %store/vec4 v0x1f42170_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1ef94b0;
T_6 ;
    %vpi_call/w 3 109 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 110 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f3fe10_0, v0x1f42690_0, v0x1f41ea0_0, v0x1f41f60_0, v0x1f42020_0, v0x1f42210_0, v0x1f422b0_0, v0x1f42370_0, v0x1f42810_0, v0x1f42750_0, v0x1f42a90_0, v0x1f429f0_0, v0x1f42c00_0, v0x1f42b30_0, v0x1f42da0_0, v0x1f42cd0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1ef94b0;
T_7 ;
    %load/vec4 v0x1f42430_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1f42430_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1f42430_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "w", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has no mismatches.", "w" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1f42430_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1f42430_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f42430_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "x", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 164 "$display", "Hint: Output '%s' has no mismatches.", "x" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1f42430_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1f42430_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f42430_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "y" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1f42430_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x1f42430_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f42430_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 167 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 168 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_7.7 ;
    %load/vec4 v0x1f42430_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1f42430_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 171 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f42430_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1f42430_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 172 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1ef94b0;
T_8 ;
    %wait E_0x1ef7e80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f42430_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42430_0, 4, 32;
    %load/vec4 v0x1f425d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1f42430_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 183 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42430_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f42430_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42430_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1f42810_0;
    %load/vec4 v0x1f42810_0;
    %load/vec4 v0x1f42750_0;
    %xor;
    %load/vec4 v0x1f42810_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1f42430_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 187 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42430_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1f42430_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42430_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1f42a90_0;
    %load/vec4 v0x1f42a90_0;
    %load/vec4 v0x1f429f0_0;
    %xor;
    %load/vec4 v0x1f42a90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1f42430_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 190 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42430_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1f42430_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42430_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1f42c00_0;
    %load/vec4 v0x1f42c00_0;
    %load/vec4 v0x1f42b30_0;
    %xor;
    %load/vec4 v0x1f42c00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1f42430_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 193 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42430_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1f42430_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42430_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x1f42da0_0;
    %load/vec4 v0x1f42da0_0;
    %load/vec4 v0x1f42cd0_0;
    %xor;
    %load/vec4 v0x1f42da0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x1f42430_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 196 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42430_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x1f42430_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f42430_0, 4, 32;
T_8.16 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vector3/vector3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/machine/vector3/iter0/response14/top_module.sv";
