

================================================================
== Vivado HLS Report for 'computeS4_1'
================================================================
* Date:           Fri Apr 28 22:20:37 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S4_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+----------+
    |       Latency       |       Interval      | Pipeline |
    |    min   |    max   |    min   |    max   |   Type   |
    +----------+----------+----------+----------+----------+
    |  25689612|  25689612|  16777733|  16777733| dataflow |
    +----------+----------+----------+----------+----------+

    + Detail: 
        * Instance: 
        +---------------------------+------------------------+----------+----------+----------+----------+---------+
        |                           |                        |       Latency       |       Interval      | Pipeline|
        |          Instance         |         Module         |    min   |    max   |    min   |    max   |   Type  |
        +---------------------------+------------------------+----------+----------+----------+----------+---------+
        |Conv1DMac_new_U0           |Conv1DMac_new           |  16777221|  16777221|  16777221|  16777221|   none  |
        |Conv1DMac_new_1_U0         |Conv1DMac_new_1         |   8388613|   8388613|   8388613|   8388613|   none  |
        |Conv1DBuffer_new_U0        |Conv1DBuffer_new        |  16777732|  16777732|  16777732|  16777732|   none  |
        |Conv1DBuffer_new_1_U0      |Conv1DBuffer_new_1      |   8388868|   8388868|   8388868|   8388868|   none  |
        |StreamingDataWidthCo_U0    |StreamingDataWidthCo    |    131074|    131074|    131074|    131074|   none  |
        |StreamingDataWidthCo_1_U0  |StreamingDataWidthCo_1  |    131074|    131074|    131074|    131074|   none  |
        |ResizeStream_U0            |ResizeStream            |    262145|    262145|    262145|    262145|   none  |
        |Relu1D73_U0                |Relu1D73                |     32770|     32770|     32770|     32770|   none  |
        |Relu1D_U0                  |Relu1D                  |     32770|     32770|     32770|     32770|   none  |
        |ResizeStream_1_U0          |ResizeStream_1          |    524289|    524289|    524289|    524289|   none  |
        +---------------------------+------------------------+----------+----------+----------+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |        0|      -|      45|     276|
|Instance         |       81|      0|    1547|    6050|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       81|      0|    1592|    6328|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        7|      0|   ~0   |       2|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+-------+-----+------+
    |          Instance         |         Module         | BRAM_18K| DSP48E|  FF |  LUT |
    +---------------------------+------------------------+---------+-------+-----+------+
    |Conv1DBuffer_new_U0        |Conv1DBuffer_new        |        1|      0|  112|   494|
    |Conv1DBuffer_new_1_U0      |Conv1DBuffer_new_1      |        1|      0|  106|   483|
    |Conv1DMac_new_U0           |Conv1DMac_new           |       54|      0|  387|  1956|
    |Conv1DMac_new_1_U0         |Conv1DMac_new_1         |       25|      0|  381|  1943|
    |Relu1D_U0                  |Relu1D                  |        0|      0|   24|   163|
    |Relu1D73_U0                |Relu1D73                |        0|      0|   24|   163|
    |ResizeStream_U0            |ResizeStream            |        0|      0|  172|   142|
    |ResizeStream_1_U0          |ResizeStream_1          |        0|      0|  175|   150|
    |StreamingDataWidthCo_U0    |StreamingDataWidthCo    |        0|      0|   83|   278|
    |StreamingDataWidthCo_1_U0  |StreamingDataWidthCo_1  |        0|      0|   83|   278|
    +---------------------------+------------------------+---------+-------+-----+------+
    |Total                      |                        |       81|      0| 1547|  6050|
    +---------------------------+------------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+---+----+------+-----+---------+
    |       Name      | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-----------------+---------+---+----+------+-----+---------+
    |cnv_87_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_88_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_89PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |cnv_90PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |cnv_91_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_92_V_V_U     |        0|  5|  20|     2|    8|       16|
    |cnv_93PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |cnv_94PRL_V_V_U  |        0|  5|  44|     2|   32|       64|
    |outStr_V_V_U     |        0|  5|  20|     2|    8|       16|
    +-----------------+---------+---+----+------+-----+---------+
    |Total            |        0| 45| 276|    18|  168|      336|
    +-----------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|input1_V_V_TDATA    |  in |   64|    axis    |  input1_V_V  |    pointer   |
|input1_V_V_TVALID   |  in |    1|    axis    |  input1_V_V  |    pointer   |
|input1_V_V_TREADY   | out |    1|    axis    |  input1_V_V  |    pointer   |
|output1_V_V_TDATA   | out |   64|    axis    |  output1_V_V |    pointer   |
|output1_V_V_TVALID  | out |    1|    axis    |  output1_V_V |    pointer   |
|output1_V_V_TREADY  |  in |    1|    axis    |  output1_V_V |    pointer   |
|ap_clk              |  in |    1| ap_ctrl_hs |  computeS4_1 | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |  computeS4_1 | return value |
|ap_done             | out |    1| ap_ctrl_hs |  computeS4_1 | return value |
|ap_start            |  in |    1| ap_ctrl_hs |  computeS4_1 | return value |
|ap_ready            | out |    1| ap_ctrl_hs |  computeS4_1 | return value |
|ap_idle             | out |    1| ap_ctrl_hs |  computeS4_1 | return value |
+--------------------+-----+-----+------------+--------------+--------------+

