#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed May  1 16:59:14 2024
# Process ID: 20020
# Current directory: C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.runs/synth_1
# Command line: vivado.exe -log block_design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source block_design_wrapper.tcl
# Log file: C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.runs/synth_1/block_design_wrapper.vds
# Journal file: C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.runs/synth_1\vivado.jou
# Running On: DESKTOP-VGDP77D, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 6, Host memory: 16984 MB
#-----------------------------------------------------------
source block_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ADMIN/Documents/ASCON-Vitis/ascon128/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/utils_1/imports/synth_1/block_design_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/utils_1/imports/synth_1/block_design_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top block_design_wrapper -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12892
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1847.625 ; gain = 375.867
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'dp_audi_ref_clk', assumed default net type 'wire' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:2461]
INFO: [Synth 8-6157] synthesizing module 'block_design_wrapper' [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/hdl/block_design_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'block_design' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:387]
INFO: [Synth 8-6157] synthesizing module 'ascon_imp_LC1RD8' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'block_design_ascon128_0_3' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_ascon128_0_3/synth/block_design_ascon128_0_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'ascon128' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/707c/hdl/verilog/ascon128.v:9]
INFO: [Synth 8-6157] synthesizing module 'ascon128_permutation' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/707c/hdl/verilog/ascon128_permutation.v:9]
INFO: [Synth 8-6157] synthesizing module 'ascon128_permutation_ROUND_CONSTANTS_ROM_AUTO_1R' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/707c/hdl/verilog/ascon128_permutation_ROUND_CONSTANTS_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './ascon128_permutation_ROUND_CONSTANTS_ROM_AUTO_1R.dat' is read successfully [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/707c/hdl/verilog/ascon128_permutation_ROUND_CONSTANTS_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'ascon128_permutation_ROUND_CONSTANTS_ROM_AUTO_1R' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/707c/hdl/verilog/ascon128_permutation_ROUND_CONSTANTS_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'ascon128_flow_control_loop_pipe_sequential_init' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/707c/hdl/verilog/ascon128_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ascon128_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/707c/hdl/verilog/ascon128_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ascon128_permutation' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/707c/hdl/verilog/ascon128_permutation.v:9]
INFO: [Synth 8-6157] synthesizing module 'ascon128_ASCON128_s_axi' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/707c/hdl/verilog/ascon128_ASCON128_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/707c/hdl/verilog/ascon128_ASCON128_s_axi.v:293]
INFO: [Synth 8-6155] done synthesizing module 'ascon128_ASCON128_s_axi' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/707c/hdl/verilog/ascon128_ASCON128_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'ascon128_regslice_both' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/707c/hdl/verilog/ascon128_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ascon128_regslice_both' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/707c/hdl/verilog/ascon128_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'ascon128_regslice_both__parameterized0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/707c/hdl/verilog/ascon128_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ascon128_regslice_both__parameterized0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/707c/hdl/verilog/ascon128_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'ascon128_regslice_both__parameterized1' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/707c/hdl/verilog/ascon128_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ascon128_regslice_both__parameterized1' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/707c/hdl/verilog/ascon128_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ascon128' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/707c/hdl/verilog/ascon128.v:9]
INFO: [Synth 8-6155] done synthesizing module 'block_design_ascon128_0_3' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_ascon128_0_3/synth/block_design_ascon128_0_3.v:53]
WARNING: [Synth 8-7071] port 'interrupt' of module 'block_design_ascon128_0_3' is unconnected for instance 'ascon128' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:292]
WARNING: [Synth 8-7071] port 'out_stream_TSTRB' of module 'block_design_ascon128_0_3' is unconnected for instance 'ascon128' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:292]
WARNING: [Synth 8-7023] instance 'ascon128' of module 'block_design_ascon128_0_3' has 32 connections declared, but only 30 given [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:292]
INFO: [Synth 8-638] synthesizing module 'block_design_axi_dma_0_2' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_dma_0_2/synth/block_design_axi_dma_0_2.vhd:128]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 26 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at 'c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:21804' bound to instance 'U0' of component 'axi_dma' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_dma_0_2/synth/block_design_axi_dma_0_2.vhd:374]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22149]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:1592]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:601]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:601]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:1592]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:8426]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:2057]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:2057]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:3599]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:3599]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:4844]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:4844]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:8426]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:15157]
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:11957]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:11957]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:13942]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:13942]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:14256]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:14256]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:15157]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:11427]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:11427]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:20537]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:18804]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:18804]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:19233]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:19233]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:20537]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:55201]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:53340]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:147]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:147]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:2665]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:2665]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:13671]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:13671]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:7365]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:4297]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:4297]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:4297]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:4297]
INFO: [Synth 8-226] default block is never used [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:9439]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:7365]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:9943]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:9943]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:12116]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:10618]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:10618]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:12116]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:20097]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd:2232]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 75 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 75 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd:2609]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1914]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1914]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd:2232]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:20097]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:19395]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:19395]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:53340]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:49783]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:2665]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:2665]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:17611]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:17611]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:25596]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:25596]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:46815]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:44927]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:43984]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:42426]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:42426]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:43984]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:44672]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:44672]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:134]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:44927]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:46815]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:28289]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:24080]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:24080]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd:2232]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 10 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 10 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd:2609]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:506]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd:2232]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd:2232]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 74 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 74 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd:2609]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized3' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized3' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd:2232]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1275]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:19395]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:19395]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:28289]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:9943]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:9943]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:15587]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd:777]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1859]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:15587]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:18899]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:14036]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:14036]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:18899]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:49783]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:55201]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22149]
INFO: [Synth 8-256] done synthesizing module 'block_design_axi_dma_0_2' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_dma_0_2/synth/block_design_axi_dma_0_2.vhd:128]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'block_design_axi_dma_0_2' is unconnected for instance 'ascon_dma' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:323]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'block_design_axi_dma_0_2' is unconnected for instance 'ascon_dma' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:323]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'block_design_axi_dma_0_2' is unconnected for instance 'ascon_dma' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:323]
WARNING: [Synth 8-7023] instance 'ascon_dma' of module 'block_design_axi_dma_0_2' has 64 connections declared, but only 61 given [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:323]
INFO: [Synth 8-6155] done synthesizing module 'ascon_imp_LC1RD8' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'block_design_axi_smc_6' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/synth/block_design_axi_smc_6.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_b2e9' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/synth/bd_b2e9.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1ORDJ3A' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/synth/bd_b2e9.v:368]
INFO: [Synth 8-6157] synthesizing module 'bd_b2e9_one_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_0/synth/bd_b2e9_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_b2e9_one_0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_0/synth/bd_b2e9_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_b2e9_psr_aclk_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_1/synth/bd_b2e9_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_1/synth/bd_b2e9_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_b2e9_psr_aclk_0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_1/synth/bd_b2e9_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_b2e9_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/synth/bd_b2e9.v:403]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_b2e9_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/synth/bd_b2e9.v:403]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_b2e9_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/synth/bd_b2e9.v:403]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_b2e9_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/synth/bd_b2e9.v:403]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_b2e9_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/synth/bd_b2e9.v:403]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1ORDJ3A' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/synth/bd_b2e9.v:368]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_9IUZWD' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/synth/bd_b2e9.v:412]
INFO: [Synth 8-6157] synthesizing module 'bd_b2e9_m00e_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_9/synth/bd_b2e9_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_b2e9_m00e_0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_9/synth/bd_b2e9_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_9IUZWD' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/synth/bd_b2e9.v:412]
INFO: [Synth 8-6157] synthesizing module 'bd_b2e9_m00s2a_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_8/synth/bd_b2e9_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_b2e9_m00s2a_0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_8/synth/bd_b2e9_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_b2e9_s00a2s_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_5/synth/bd_b2e9_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_b2e9_s00a2s_0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_5/synth/bd_b2e9_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_18SZ39A' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/synth/bd_b2e9.v:588]
INFO: [Synth 8-6157] synthesizing module 'bd_b2e9_s00mmu_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_2/synth/bd_b2e9_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_b2e9_s00mmu_0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_2/synth/bd_b2e9_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_b2e9_s00sic_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_4/synth/bd_b2e9_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_b2e9_s00sic_0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_4/synth/bd_b2e9_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_b2e9_s00tr_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_3/synth/bd_b2e9_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_b2e9_s00tr_0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_3/synth/bd_b2e9_s00tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_b2e9_s00tr_0' is unconnected for instance 's00_transaction_regulator' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/synth/bd_b2e9.v:835]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_b2e9_s00tr_0' has 38 connections declared, but only 37 given [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/synth/bd_b2e9.v:835]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_18SZ39A' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/synth/bd_b2e9.v:588]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1E5LKX0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/synth/bd_b2e9.v:875]
INFO: [Synth 8-6157] synthesizing module 'bd_b2e9_sarn_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_6/synth/bd_b2e9_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6155] done synthesizing module 'bd_b2e9_sarn_0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_6/synth/bd_b2e9_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_b2e9_srn_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_7/synth/bd_b2e9_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6155] done synthesizing module 'bd_b2e9_srn_0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_7/synth/bd_b2e9_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1E5LKX0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/synth/bd_b2e9.v:875]
INFO: [Synth 8-6155] done synthesizing module 'bd_b2e9' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/synth/bd_b2e9.v:10]
INFO: [Synth 8-6155] done synthesizing module 'block_design_axi_smc_6' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/synth/block_design_axi_smc_6.v:53]
INFO: [Synth 8-6157] synthesizing module 'block_design_axi_smc_1_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/synth/block_design_axi_smc_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_c047' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/synth/bd_c047.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_AI7EGV' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/synth/bd_c047.v:452]
INFO: [Synth 8-6157] synthesizing module 'bd_c047_one_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_0/synth/bd_c047_one_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_c047_one_0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_0/synth/bd_c047_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_c047_psr_aclk_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_1/synth/bd_c047_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_1/synth/bd_c047_psr_aclk_0.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'bd_c047_psr_aclk_0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_1/synth/bd_c047_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_c047_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/synth/bd_c047.v:487]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_c047_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/synth/bd_c047.v:487]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_c047_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/synth/bd_c047.v:487]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_c047_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/synth/bd_c047.v:487]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_c047_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/synth/bd_c047.v:487]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_AI7EGV' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/synth/bd_c047.v:452]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1PG0YZO' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/synth/bd_c047.v:496]
INFO: [Synth 8-6157] synthesizing module 'bd_c047_m00e_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_10/synth/bd_c047_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_c047_m00e_0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_10/synth/bd_c047_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1PG0YZO' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/synth/bd_c047.v:496]
INFO: [Synth 8-6157] synthesizing module 'bd_c047_m00s2a_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_9/synth/bd_c047_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_c047_m00s2a_0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_9/synth/bd_c047_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_c047_s00a2s_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_5/synth/bd_c047_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_c047_s00a2s_0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_5/synth/bd_c047_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_Q6GJL3' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/synth/bd_c047.v:707]
INFO: [Synth 8-6157] synthesizing module 'bd_c047_s00mmu_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_2/synth/bd_c047_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_c047_s00mmu_0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_2/synth/bd_c047_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_c047_s00sic_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_4/synth/bd_c047_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_c047_s00sic_0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_4/synth/bd_c047_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_c047_s00tr_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_3/synth/bd_c047_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_c047_s00tr_0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_3/synth/bd_c047_s00tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_c047_s00tr_0' is unconnected for instance 's00_transaction_regulator' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/synth/bd_c047.v:1005]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_c047_s00tr_0' has 46 connections declared, but only 45 given [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/synth/bd_c047.v:1005]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_Q6GJL3' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/synth/bd_c047.v:707]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_L212D9' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/synth/bd_c047.v:1053]
INFO: [Synth 8-6157] synthesizing module 'bd_c047_sawn_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_6/synth/bd_c047_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_c047_sawn_0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_6/synth/bd_c047_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_c047_sbn_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_8/synth/bd_c047_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6155] done synthesizing module 'bd_c047_sbn_0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_8/synth/bd_c047_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_c047_swn_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_7/synth/bd_c047_swn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6155] done synthesizing module 'bd_c047_swn_0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_7/synth/bd_c047_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_L212D9' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/synth/bd_c047.v:1053]
INFO: [Synth 8-6155] done synthesizing module 'bd_c047' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/synth/bd_c047.v:10]
INFO: [Synth 8-6155] done synthesizing module 'block_design_axi_smc_1_0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/synth/block_design_axi_smc_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'block_design_ps8_0_axi_periph_3' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:987]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1DI1UI4' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:1752]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1DI1UI4' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:1752]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_19UNFXO' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:1884]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_19UNFXO' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:1884]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1CM0PKV' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:2009]
INFO: [Synth 8-6157] synthesizing module 'block_design_auto_ds_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_auto_ds_0/synth/block_design_auto_ds_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_top' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_axi_downsizer' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2374]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_b_downsizer' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_b_downsizer' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1248]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_a_downsizer' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_fifo' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_fifo_gen' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst__parameterized1' [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst__parameterized1' (0#1) [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_fifo_gen' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_fifo' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_axic_fifo__parameterized0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_28_fifo_gen__parameterized0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_fifo_gen__parameterized0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:165]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_28_axic_fifo__parameterized0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_a_downsizer' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_w_downsizer' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2011]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_w_downsizer' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2011]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_a_downsizer__parameterized0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_a_downsizer__parameterized0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_29_r_downsizer' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1529]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_r_downsizer' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1529]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_axi_downsizer' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2374]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_29_top' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14446]
INFO: [Synth 8-6155] done synthesizing module 'block_design_auto_ds_0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_auto_ds_0/synth/block_design_auto_ds_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'block_design_auto_pc_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_auto_pc_0/synth/block_design_auto_pc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_axi_protocol_converter' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5285]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4704]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_aw_channel' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_cmd_translator' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_incr_cmd' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_incr_cmd' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3216]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wrap_cmd' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wrap_cmd' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2982]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_cmd_translator' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3720]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-226] default block is never used [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3446]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3392]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_aw_channel' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4360]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_29_b2s_b_channel' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_b_channel' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3906]
INFO: [Synth 8-226] default block is never used [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3608]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3546]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_ar_channel' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4516]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized1' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_simple_fifo__parameterized2' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_29_b2s_r_channel' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4155]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'SI_REG' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4871]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_29_axi_register_slice' is unconnected for instance 'MI_REG' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_29_axi_register_slice' has 93 connections declared, but only 92 given [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5126]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_wstrb' does not match port width (8) of module 'block_design_xbar_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:1729]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'block_design_xbar_0' is unconnected for instance 'xbar' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:1711]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'block_design_xbar_0' is unconnected for instance 'xbar' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:1711]
WARNING: [Synth 8-7023] instance 'xbar' of module 'block_design_xbar_0' has 40 connections declared, but only 38 given [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:1711]
INFO: [Synth 8-638] synthesizing module 'block_design_rst_ps8_0_100M_3' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_rst_ps8_0_100M_3/synth/block_design_rst_ps8_0_100M_3.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_rst_ps8_0_100M_3/synth/block_design_rst_ps8_0_100M_3.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized2' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized2' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'block_design_rst_ps8_0_100M_3' (0#1) [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_rst_ps8_0_100M_3/synth/block_design_rst_ps8_0_100M_3.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'block_design_rst_ps8_0_100M_3' is unconnected for instance 'rst_ps8_0_100M' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:826]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'block_design_rst_ps8_0_100M_3' is unconnected for instance 'rst_ps8_0_100M' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:826]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'block_design_rst_ps8_0_100M_3' is unconnected for instance 'rst_ps8_0_100M' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:826]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'block_design_rst_ps8_0_100M_3' is unconnected for instance 'rst_ps8_0_100M' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:826]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'block_design_rst_ps8_0_100M_3' has 10 connections declared, but only 6 given [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:826]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO0DATAOUT' does not match port width (8) of module 'PS8' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:4646]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO0DATAENA' does not match port width (8) of module 'PS8' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:4647]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAOUT' does not match port width (8) of module 'PS8' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:4659]
WARNING: [Synth 8-689] width (4) of port connection 'EMIOSDIO1DATAENA' does not match port width (8) of module 'PS8' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:4660]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKE' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCSN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDM' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQ' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQSN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMODT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMPARITY' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMRAMRSTN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERROROUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERRORSTATUS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_INITB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTCK' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDI' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTMS' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MIO' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PORB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PROGB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_RCALIBINOUT' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_SRSTB' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ZQ' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADI' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:3836]
WARNING: [Synth 8-7071] port 'emio_enet0_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/synth/block_design_zynq_ultra_ps_e_0_2.v:605]
WARNING: [Synth 8-7071] port 'emio_enet1_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/synth/block_design_zynq_ultra_ps_e_0_2.v:605]
WARNING: [Synth 8-7071] port 'emio_enet2_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/synth/block_design_zynq_ultra_ps_e_0_2.v:605]
WARNING: [Synth 8-7071] port 'emio_enet3_signal_detect' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' is unconnected for instance 'inst' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/synth/block_design_zynq_ultra_ps_e_0_2.v:605]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/synth/block_design_zynq_ultra_ps_e_0_2.v:605]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'block_design_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:838]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'block_design_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:838]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'block_design_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:838]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'block_design_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:838]
WARNING: [Synth 8-7071] port 'saxigp0_awready' of module 'block_design_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:838]
WARNING: [Synth 8-7071] port 'saxigp0_wready' of module 'block_design_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:838]
WARNING: [Synth 8-7071] port 'saxigp0_bid' of module 'block_design_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:838]
WARNING: [Synth 8-7071] port 'saxigp0_bresp' of module 'block_design_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:838]
WARNING: [Synth 8-7071] port 'saxigp0_bvalid' of module 'block_design_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:838]
WARNING: [Synth 8-7071] port 'saxigp0_rid' of module 'block_design_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:838]
WARNING: [Synth 8-7071] port 'saxigp1_bid' of module 'block_design_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:838]
WARNING: [Synth 8-7071] port 'saxigp1_arready' of module 'block_design_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:838]
WARNING: [Synth 8-7071] port 'saxigp1_rid' of module 'block_design_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:838]
WARNING: [Synth 8-7071] port 'saxigp1_rdata' of module 'block_design_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:838]
WARNING: [Synth 8-7071] port 'saxigp1_rresp' of module 'block_design_zynq_ultra_ps_e_0_2' is unconnected for instance 'zynq_ultra_ps_e_0' [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:838]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'block_design_zynq_ultra_ps_e_0_2' has 163 connections declared, but only 146 given [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:838]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/707c/hdl/verilog/ascon128_ASCON128_s_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:2151]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:2153]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.axi2ip_wrdata_i_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:2306]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.awready_i_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:2138]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.rdy1_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:2267]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_READ.arvalid_re_d1_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:3049]
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:3987]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:3988]
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:5635]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:5636]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:15074]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:20668]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:185]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:188]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1987]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1987]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:7997]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:8308]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:10353]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:10360]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_src_align_reg_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:12817]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_dest_align_reg_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:12818]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:13156]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:976]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1493]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1987]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:26239]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:26443]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:26899]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:27444]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:27943]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:28036]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:28037]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:47314]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:976]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1493]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:544]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:976]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:1493]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:10353]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:10360]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:16878]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd:16883]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma does not have driver. [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:21994]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma does not have driver. [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22020]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22710]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma does not have driver. [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22703]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma does not have driver. [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22612]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22683]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma does not have driver. [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ddec/hdl/axi_dma_v7_1_vh_rfs.vhd:22612]
WARNING: [Synth 8-3848] Net interrupt in module/entity ascon_imp_LC1RD8 does not have driver. [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/synth/block_design.v:128]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1ORDJ3A does not have driver. [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/synth/bd_b2e9.v:384]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_AI7EGV does not have driver. [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/synth/bd_c047.v:468]
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1052]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:975]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3596]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3597]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2051]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2062]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2073]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v:2086]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:335]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:1355]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:1356]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:1357]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e does not have driver. [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/hdl/zynq_ultra_ps_e_v3_5_1.v:1358]
WARNING: [Synth 8-7129] Port dp_audio_ref_clk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_0 in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_1 in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_2 in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_3 in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_rclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_wclk in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[15] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[14] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[13] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[12] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[11] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[10] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[9] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[8] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[7] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[6] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[15] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[14] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[13] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[12] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[11] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[10] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[9] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[8] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[7] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[6] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[3] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[2] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[1] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[0] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[31] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[30] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[29] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[28] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[27] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[26] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[25] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[24] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[23] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[22] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[21] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[20] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[19] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[18] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[17] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[16] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[15] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[14] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[13] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[12] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[11] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[10] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[9] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[8] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[7] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[6] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[5] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[4] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[3] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[2] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[1] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[0] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[31] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[30] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[29] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[28] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[27] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[26] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[25] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[24] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[23] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[22] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[21] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[20] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[19] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[18] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[17] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[16] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[15] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[14] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[13] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[12] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[11] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[10] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[9] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[8] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[7] in module zynq_ultra_ps_e_v3_5_1_zynq_ultra_ps_e is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 2373.207 ; gain = 901.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 2373.207 ; gain = 901.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 2373.207 ; gain = 901.449
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 2394.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/block_design_zynq_ultra_ps_e_0_2.xdc] for cell 'block_design_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/block_design_zynq_ultra_ps_e_0_2.xdc] for cell 'block_design_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_rst_ps8_0_100M_3/block_design_rst_ps8_0_100M_3_board.xdc] for cell 'block_design_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_rst_ps8_0_100M_3/block_design_rst_ps8_0_100M_3_board.xdc] for cell 'block_design_i/rst_ps8_0_100M/U0'
Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_rst_ps8_0_100M_3/block_design_rst_ps8_0_100M_3.xdc] for cell 'block_design_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_rst_ps8_0_100M_3/block_design_rst_ps8_0_100M_3.xdc] for cell 'block_design_i/rst_ps8_0_100M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_rst_ps8_0_100M_3/block_design_rst_ps8_0_100M_3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/block_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/block_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_1/bd_b2e9_psr_aclk_0_board.xdc] for cell 'block_design_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_1/bd_b2e9_psr_aclk_0_board.xdc] for cell 'block_design_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_1/bd_b2e9_psr_aclk_0.xdc] for cell 'block_design_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_1/bd_b2e9_psr_aclk_0.xdc] for cell 'block_design_i/axi_smc/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_1/bd_b2e9_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/block_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/block_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_6/bd_b2e9_sarn_0_clocks.xdc] for cell 'block_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_6/bd_b2e9_sarn_0_clocks.xdc] for cell 'block_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_6/bd_b2e9_sarn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/block_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/block_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_7/bd_b2e9_srn_0_clocks.xdc] for cell 'block_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_7/bd_b2e9_srn_0_clocks.xdc] for cell 'block_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/bd_0/ip/ip_7/bd_b2e9_srn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/block_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/block_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/smartconnect.xdc] for cell 'block_design_i/axi_smc/inst'
Finished Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/smartconnect.xdc] for cell 'block_design_i/axi_smc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_6/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/block_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/block_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_1/bd_c047_psr_aclk_0_board.xdc] for cell 'block_design_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_1/bd_c047_psr_aclk_0_board.xdc] for cell 'block_design_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_1/bd_c047_psr_aclk_0.xdc] for cell 'block_design_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_1/bd_c047_psr_aclk_0.xdc] for cell 'block_design_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_1/bd_c047_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/block_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/block_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_6/bd_c047_sawn_0_clocks.xdc] for cell 'block_design_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_6/bd_c047_sawn_0_clocks.xdc] for cell 'block_design_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_6/bd_c047_sawn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/block_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/block_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_7/bd_c047_swn_0_clocks.xdc] for cell 'block_design_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_7/bd_c047_swn_0_clocks.xdc] for cell 'block_design_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_7/bd_c047_swn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/block_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/block_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_8/bd_c047_sbn_0_clocks.xdc] for cell 'block_design_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_8/bd_c047_sbn_0_clocks.xdc] for cell 'block_design_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/bd_0/ip/ip_8/bd_c047_sbn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/block_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/block_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/smartconnect.xdc] for cell 'block_design_i/axi_smc_1/inst'
Finished Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/smartconnect.xdc] for cell 'block_design_i/axi_smc_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_smc_1_0/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/block_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/block_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_dma_0_2/block_design_axi_dma_0_2.xdc] for cell 'block_design_i/ascon/ascon_dma/U0'
Finished Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_dma_0_2/block_design_axi_dma_0_2.xdc] for cell 'block_design_i/ascon/ascon_dma/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_dma_0_2/block_design_axi_dma_0_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/block_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/block_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc]
WARNING: [Vivado 12-584] No ports matched 'BT_HCI_CTS'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BT_HCI_RTS'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RADIO_LED0'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RADIO_LED1'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_C_N'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_C_P'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D0_N'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D0_P'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D1_N'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D1_P'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D2_N'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D2_P'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D3_N'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_D3_P'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_C_N'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_C_P'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_D0_N'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_D0_P'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_D1_N'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_D1_P'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_CLK_N'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_CLK_P'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D0_N'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D0_P'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D1_N'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D1_P'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D2_N'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D2_P'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D3_N'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DSI_D3_P'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HSIC_DATA'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HSIC_STR'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI0_MCLK'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CSI1_MCLK'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FAN_PWM'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_0'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_1'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_2'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_3'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_4'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_5'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_6'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_7'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_8'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_9'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_10'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_11'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_12'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_13'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_14'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HD_GPIO_15'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 26]]'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:134]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 65]]'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:137]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 66]]'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'PS_DDR_CAA0'. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:257]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc:257]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.srcs/constrs_1/imports/FPGA/Ultra96_V2_constraints_190430.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/block_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/block_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/block_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/block_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_dma_0_2/block_design_axi_dma_0_2_clocks.xdc] for cell 'block_design_i/ascon/ascon_dma/U0'
Finished Parsing XDC File [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_axi_dma_0_2/block_design_axi_dma_0_2_clocks.xdc] for cell 'block_design_i/ascon/ascon_dma/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/block_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/block_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/block_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/block_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 32 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2582.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 51 instances were transformed.
  FDR => FDRE: 48 instances
  SRL16 => SRL16E: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 2582.660 ; gain = 0.156
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:55 . Memory (MB): peak = 2582.660 ; gain = 1110.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:55 . Memory (MB): peak = 2582.660 ; gain = 1110.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for block_design_i/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ip/block_design_zynq_ultra_ps_e_0_2/block_design_zynq_ultra_ps_e_0_2.xdc, line 25).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/zynq_ultra_ps_e_0/inst. (constraint file  C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.runs/synth_1/dont_touch.xdc, line 120).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/rst_ps8_0_100M/U0. (constraint file  C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.runs/synth_1/dont_touch.xdc, line 123).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc/inst. (constraint file  C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.runs/synth_1/dont_touch.xdc, line 151).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc_1/inst. (constraint file  C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.runs/synth_1/dont_touch.xdc, line 181).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/ascon/ascon_dma/U0. (constraint file  C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.runs/synth_1/dont_touch.xdc, line 184).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst. (constraint file  C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.runs/synth_1/dont_touch.xdc, line 192).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst. (constraint file  C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.runs/synth_1/dont_touch.xdc, line 199).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/rst_ps8_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/ascon/ascon_dma. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/ascon/ascon128. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for block_design_i/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:55 . Memory (MB): peak = 2582.660 ; gain = 1110.902
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'ascon128_ASCON128_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'ascon128_ASCON128_s_axi'
WARNING: [Synth 8-3936] Found unconnected internal register 'state_213_load_reg_520_reg' and it is trimmed from '320' to '256' bits. [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/707c/hdl/verilog/ascon128.v:464]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'smpl_cs_reg' in module 'axi_dma_smple_sm'
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_12_decerr_slave'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'ascon128_ASCON128_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'ascon128_ASCON128_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            execute_xfer |                               01 |                               01
             wait_status |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'smpl_cs_reg' using encoding 'sequential' in module 'axi_dma_smple_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_12_decerr_slave'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_29_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_29_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:01:03 . Memory (MB): peak = 2582.660 ; gain = 1110.902
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   40 Bit       Adders := 4     
	   3 Input   26 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 5     
	   2 Input   12 Bit       Adders := 16    
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 31    
	   4 Input    8 Bit       Adders := 8     
	   3 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 5     
	   4 Input    7 Bit       Adders := 10    
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 39    
	   2 Input    5 Bit       Adders := 31    
	   3 Input    5 Bit       Adders := 1     
	   4 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 35    
	   3 Input    4 Bit       Adders := 6     
	   4 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 6     
	   3 Input    3 Bit       Adders := 6     
	   4 Input    2 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 3     
	   3 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input    320 Bit         XORs := 1     
	   2 Input    128 Bit         XORs := 2     
	   2 Input     64 Bit         XORs := 16    
	   3 Input     64 Bit         XORs := 7     
	   2 Input      1 Bit         XORs := 176   
+---Registers : 
	             2178 Bit    Registers := 4     
	              320 Bit    Registers := 6     
	              256 Bit    Registers := 2     
	              178 Bit    Registers := 1     
	              167 Bit    Registers := 1     
	              160 Bit    Registers := 2     
	              153 Bit    Registers := 2     
	              128 Bit    Registers := 4     
	               75 Bit    Registers := 2     
	               74 Bit    Registers := 2     
	               72 Bit    Registers := 3     
	               71 Bit    Registers := 2     
	               70 Bit    Registers := 8     
	               64 Bit    Registers := 20    
	               47 Bit    Registers := 2     
	               40 Bit    Registers := 16    
	               36 Bit    Registers := 6     
	               35 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 32    
	               29 Bit    Registers := 8     
	               26 Bit    Registers := 12    
	               25 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	               14 Bit    Registers := 3     
	               12 Bit    Registers := 16    
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 11    
	                8 Bit    Registers := 92    
	                7 Bit    Registers := 18    
	                6 Bit    Registers := 24    
	                5 Bit    Registers := 50    
	                4 Bit    Registers := 93    
	                3 Bit    Registers := 68    
	                2 Bit    Registers := 65    
	                1 Bit    Registers := 932   
+---RAMs : 
	               9K Bit	(128 X 75 bit)          RAMs := 1     
	               9K Bit	(128 X 74 bit)          RAMs := 1     
	              160 Bit	(16 X 10 bit)          RAMs := 1     
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 2     
	   2 Input  320 Bit        Muxes := 9     
	   2 Input  153 Bit        Muxes := 2     
	   2 Input   72 Bit        Muxes := 3     
	   2 Input   70 Bit        Muxes := 8     
	   2 Input   64 Bit        Muxes := 34    
	   2 Input   47 Bit        Muxes := 2     
	   8 Input   40 Bit        Muxes := 4     
	   2 Input   40 Bit        Muxes := 24    
	   2 Input   36 Bit        Muxes := 6     
	   2 Input   33 Bit        Muxes := 2     
	  26 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 12    
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   26 Bit        Muxes := 5     
	   4 Input   26 Bit        Muxes := 2     
	   3 Input   26 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 6     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 16    
	   2 Input   11 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 9     
	  13 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 73    
	   8 Input    8 Bit        Muxes := 9     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 16    
	   7 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 8     
	   8 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 9     
	   2 Input    5 Bit        Muxes := 14    
	   8 Input    5 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 58    
	   3 Input    4 Bit        Muxes := 3     
	   9 Input    4 Bit        Muxes := 3     
	   8 Input    4 Bit        Muxes := 8     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 36    
	   6 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 8     
	  11 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 277   
	   4 Input    2 Bit        Muxes := 43    
	   3 Input    2 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 462   
	   3 Input    1 Bit        Muxes := 26    
	   8 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 28    
	   7 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 45    
	  12 Input    1 Bit        Muxes := 6     
	  10 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /\I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '70' to '62' bits. [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v:1726]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 75 bits, new ram width 74 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-6904] The RAM "block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=10) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module ascon128_ASCON128_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module ascon128_ASCON128_s_axi.
INFO: [Synth 8-3332] Sequential element (REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma_rst_module.
INFO: [Synth 8-3332] Sequential element (GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_onehot_sig_csm_state_reg[3]) is unused and will be removed from module axi_datamover.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module bd_c047.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module bd_c047.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module bd_c047.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module bd_c047.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_c047.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_c047.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_c047.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_c047.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/FDRE_inst) is unused and will be removed from module bd_c047.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module bd_c047.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module bd_c047.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module bd_c047.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module bd_b2e9.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module bd_b2e9.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module bd_b2e9.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module bd_b2e9.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_b2e9.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_b2e9.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_b2e9.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_b2e9.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/FDRE_inst) is unused and will be removed from module bd_b2e9.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module bd_b2e9.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module bd_b2e9.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module bd_b2e9.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[2]) is unused and will be removed from module sc_mmu_v1_0_12_top.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[1]) is unused and will be removed from module sc_mmu_v1_0_12_top.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[0]) is unused and will be removed from module sc_mmu_v1_0_12_top.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__parameterized2.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__parameterized2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:01:49 . Memory (MB): peak = 2582.660 ; gain = 1110.902
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                                                                                                                                                                   | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 75(NO_CHANGE)    | W |   | 128 x 75(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 74(NO_CHANGE)    | W |   | 128 x 74(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                                                     | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 10              | RAM32M16 x 1   | 
|block_design_i/axi_smc_1/inst/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 160             | RAM32M16 x 12  | 
|block_design_i/axi_smc_1/inst/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                              | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 25              | RAM32M16 x 2   | 
|block_design_i/axi_smc_1/inst/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                              | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 178             | RAM32M16 x 13  | 
|block_design_i/i_0/axi_smc/inst/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                           | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 160             | RAM32M16 x 12  | 
|block_design_i/i_0/axi_smc/inst/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                            | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 167             | RAM32M16 x 12  | 
|block_design_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|block_design_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3   | 
|block_design_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                                     | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3   | 
|block_design_i/i_0/ps8_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|block_design_i/i_0/ps8_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3   | 
|block_design_i/i_0/ps8_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                                     | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3   | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:01:59 . Memory (MB): peak = 3624.855 ; gain = 2153.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:02:04 . Memory (MB): peak = 3778.719 ; gain = 2306.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                                                                                                                                                                   | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 75(NO_CHANGE)    | W |   | 128 x 75(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
|block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 74(NO_CHANGE)    | W |   | 128 x 74(NO_CHANGE)    |   | R | Port A and B     | 1      | 1      |                 | 
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                                                                                                                                                                                                                                                     | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|block_design_i/ascon/ascon_dma/U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg                                              | Implied        | 16 x 10              | RAM32M16 x 1   | 
|block_design_i/axi_smc_1/inst/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 160             | RAM32M16 x 12  | 
|block_design_i/axi_smc_1/inst/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                              | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 25              | RAM32M16 x 2   | 
|block_design_i/axi_smc_1/inst/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                              | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 178             | RAM32M16 x 13  | 
|block_design_i/i_0/axi_smc/inst/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                           | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 160             | RAM32M16 x 12  | 
|block_design_i/i_0/axi_smc/inst/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst                                                            | gen_wr_a.gen_word_narrow.mem_reg                                              | User Attribute | 32 x 167             | RAM32M16 x 12  | 
|block_design_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|block_design_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3   | 
|block_design_i/i_0/ps8_0_axi_periph/\s00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                                     | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3   | 
|block_design_i/i_0/ps8_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst                                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 9               | RAM32M16 x 1   | 
|block_design_i/i_0/ps8_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                                   | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3   | 
|block_design_i/i_0/ps8_0_axi_periph/\s01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                                                                                     | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 29              | RAM32M16 x 3   | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:02:10 . Memory (MB): peak = 3803.863 ; gain = 2332.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int_cdc_to_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin xlconcat_0:In2[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1809]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1809]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1809]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1809]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1809]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1809]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1809]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1809]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1132]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1132]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1132]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1132]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1132]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1132]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1441]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1441]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1441]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1441]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1441]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1441]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1441]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1441]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:683]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2253]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2253]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2253]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2253]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2253]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2253]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2253]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2253]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1891]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1891]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [c:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.gen/sources_1/bd/block_design/ipshared/670d/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1911]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:02:14 . Memory (MB): peak = 3815.316 ; gain = 2343.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:02:14 . Memory (MB): peak = 3815.316 ; gain = 2343.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:02:15 . Memory (MB): peak = 3815.316 ; gain = 2343.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:02:15 . Memory (MB): peak = 3815.316 ; gain = 2343.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:02:16 . Memory (MB): peak = 3815.316 ; gain = 2343.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:02:16 . Memory (MB): peak = 3815.316 ; gain = 2343.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[3]  | 59     | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[3]  | 38     | 38         | 38     | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[3]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[5]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[5]  | 33     | 33         | 33     | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[3]  | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[15] | 14     | 14         | 14     | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[3]  | 36     | 36         | 36     | 0       | 0      | 0      | 0      | 
|dsrl__8     | shift_reg_reg             | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__9     | memory_reg[3]             | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__10    | memory_reg[3]             | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__11    | memory_reg[31]            | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__12    | memory_reg[31]            | 2      | 2          | 0      | 2       | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG_PS  |     1|
|2     |CARRY8   |    50|
|3     |LUT1     |   531|
|4     |LUT2     |   679|
|5     |LUT3     |  1866|
|6     |LUT4     |  1550|
|7     |LUT5     |  2002|
|8     |LUT6     |  2766|
|9     |MUXF7    |   184|
|10    |PS8      |     1|
|11    |RAM32M   |     2|
|12    |RAM32M16 |    45|
|13    |RAM32X1D |     4|
|14    |RAMB18E2 |     2|
|15    |RAMB36E2 |     2|
|16    |SRL16    |     3|
|17    |SRL16E   |   220|
|18    |SRLC32E  |    70|
|19    |FDCE     |   192|
|20    |FDPE     |    66|
|21    |FDR      |    20|
|22    |FDRE     |  9708|
|23    |FDSE     |   175|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:02:16 . Memory (MB): peak = 3815.316 ; gain = 2343.559
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1623 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:01:53 . Memory (MB): peak = 3815.316 ; gain = 2134.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:02:16 . Memory (MB): peak = 3815.316 ; gain = 2343.559
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.617 . Memory (MB): peak = 3826.977 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 308 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3844.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 74 instances were transformed.
  FDR => FDRE: 20 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 45 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  SRL16 => SRL16E: 3 instances

Synth Design complete | Checksum: c2ad8b8c
INFO: [Common 17-83] Releasing license: Synthesis
572 Infos, 590 Warnings, 52 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:02:28 . Memory (MB): peak = 3844.867 ; gain = 3310.570
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3844.867 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ADMIN/Documents/ASCON-Vitis/ascon_test/ascon_test.runs/synth_1/block_design_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file block_design_wrapper_utilization_synth.rpt -pb block_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  1 17:01:56 2024...
