In distributed RAM mode, the LUT4s in SLICEs A and B become 16x2 bits of memory, with the LUT4 inputs being the read address. The write port (signals beginning with `W`) is routed through SLICEC.
