// Seed: 4081313316
module module_0;
  logic [1 : -1] id_1;
  assign module_1.id_8 = 0;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input wor id_2,
    output tri id_3,
    input supply1 id_4,
    output supply1 id_5,
    input supply1 id_6,
    output tri0 id_7,
    output tri id_8,
    input wire id_9,
    input tri1 id_10,
    output supply1 id_11,
    output wor id_12,
    output wor id_13
);
  logic id_15;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9;
  ;
endmodule
