{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607554333508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607554333515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 17:52:13 2020 " "Processing started: Wed Dec 09 17:52:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607554333515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607554333515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project5 -c Project5Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project5 -c Project5Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607554333515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607554334356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607554334356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdriver " "Found entity 1: hexdriver" {  } { { "hexdriver.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/hexdriver.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607554348596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607554348596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonpressed.v 1 1 " "Found 1 design units, including 1 entities, in source file buttonpressed.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttonpressed " "Found entity 1: buttonpressed" {  } { { "buttonpressed.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/buttonpressed.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607554348605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607554348605 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(37) " "Verilog HDL warning at ALU.v(37): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/ALU.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607554348610 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(91) " "Verilog HDL warning at ALU.v(91): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/ALU.v" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607554348611 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(130) " "Verilog HDL warning at ALU.v(130): extended using \"x\" or \"z\"" {  } { { "ALU.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/ALU.v" 130 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1607554348611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 6 6 " "Found 6 design units, including 6 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_jdl25175 " "Found entity 1: ALU_jdl25175" {  } { { "ALU.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/ALU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607554348614 ""} { "Info" "ISGN_ENTITY_NAME" "2 SignExtender8To16Bit " "Found entity 2: SignExtender8To16Bit" {  } { { "ALU.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/ALU.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607554348614 ""} { "Info" "ISGN_ENTITY_NAME" "3 ShiftArithmetic_16Bit_Operator " "Found entity 3: ShiftArithmetic_16Bit_Operator" {  } { { "ALU.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/ALU.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607554348614 ""} { "Info" "ISGN_ENTITY_NAME" "4 ShiftRotational_16Bit_Operator " "Found entity 4: ShiftRotational_16Bit_Operator" {  } { { "ALU.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/ALU.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607554348614 ""} { "Info" "ISGN_ENTITY_NAME" "5 RightShiftReg " "Found entity 5: RightShiftReg" {  } { { "ALU.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/ALU.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607554348614 ""} { "Info" "ISGN_ENTITY_NAME" "6 Multiplier " "Found entity 6: Multiplier" {  } { { "ALU.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/ALU.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607554348614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607554348614 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "project5Top.v(48) " "Verilog HDL information at project5Top.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "project5Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/project5Top.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1607554348621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project5top.v 1 1 " "Found 1 design units, including 1 entities, in source file project5top.v" { { "Info" "ISGN_ENTITY_NAME" "1 project5Top " "Found entity 1: project5Top" {  } { { "project5Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/project5Top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607554348625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607554348625 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project5Top " "Elaborating entity \"project5Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607554348712 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 project5Top.v(19) " "Output port \"HEX4\" at project5Top.v(19) has no driver" {  } { { "project5Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/project5Top.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1607554348716 "|project5Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttonpressed buttonpressed:btn " "Elaborating entity \"buttonpressed\" for hierarchy \"buttonpressed:btn\"" {  } { { "project5Top.v" "btn" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/project5Top.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607554348773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_jdl25175 ALU_jdl25175:ALU " "Elaborating entity \"ALU_jdl25175\" for hierarchy \"ALU_jdl25175:ALU\"" {  } { { "project5Top.v" "ALU" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/project5Top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607554348777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender8To16Bit ALU_jdl25175:ALU\|SignExtender8To16Bit:SE1 " "Elaborating entity \"SignExtender8To16Bit\" for hierarchy \"ALU_jdl25175:ALU\|SignExtender8To16Bit:SE1\"" {  } { { "ALU.v" "SE1" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/ALU.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607554348781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftArithmetic_16Bit_Operator ALU_jdl25175:ALU\|ShiftArithmetic_16Bit_Operator:AS " "Elaborating entity \"ShiftArithmetic_16Bit_Operator\" for hierarchy \"ALU_jdl25175:ALU\|ShiftArithmetic_16Bit_Operator:AS\"" {  } { { "ALU.v" "AS" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/ALU.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607554348790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRotational_16Bit_Operator ALU_jdl25175:ALU\|ShiftRotational_16Bit_Operator:RS " "Elaborating entity \"ShiftRotational_16Bit_Operator\" for hierarchy \"ALU_jdl25175:ALU\|ShiftRotational_16Bit_Operator:RS\"" {  } { { "ALU.v" "RS" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/ALU.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607554348798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier ALU_jdl25175:ALU\|Multiplier:mult " "Elaborating entity \"Multiplier\" for hierarchy \"ALU_jdl25175:ALU\|Multiplier:mult\"" {  } { { "ALU.v" "mult" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/ALU.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607554348809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RightShiftReg ALU_jdl25175:ALU\|Multiplier:mult\|RightShiftReg:shftReg " "Elaborating entity \"RightShiftReg\" for hierarchy \"ALU_jdl25175:ALU\|Multiplier:mult\|RightShiftReg:shftReg\"" {  } { { "ALU.v" "shftReg" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/ALU.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607554348812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdriver hexdriver:hd0 " "Elaborating entity \"hexdriver\" for hierarchy \"hexdriver:hd0\"" {  } { { "project5Top.v" "hd0" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/project5Top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607554348816 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/project5Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607554384009 "|project5Top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/project5Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607554384009 "|project5Top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/project5Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607554384009 "|project5Top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/project5Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607554384009 "|project5Top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/project5Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607554384009 "|project5Top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/project5Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607554384009 "|project5Top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/project5Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607554384009 "|project5Top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/project5Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607554384009 "|project5Top|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "project5Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/project5Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607554384009 "|project5Top|LED[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607554384009 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607554384117 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607554385556 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/output_files/Project5Top.map.smsg " "Generated suppressed messages file C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/output_files/Project5Top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607554385593 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607554385734 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607554385734 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "project5Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/project5Top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607554385888 "|project5Top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "project5Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/project5Top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607554385888 "|project5Top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "project5Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/project5Top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607554385888 "|project5Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "project5Top.v" "" { Text "C:/Users/hacke/Desktop/ECE 3544/Project 5/Project5_restored/project5Top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607554385888 "|project5Top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607554385888 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "583 " "Implemented 583 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607554385890 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607554385890 ""} { "Info" "ICUT_CUT_TM_LCELLS" "516 " "Implemented 516 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607554385890 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607554385890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607554385921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 17:53:05 2020 " "Processing ended: Wed Dec 09 17:53:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607554385921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607554385921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607554385921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607554385921 ""}
