
flightController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011c04  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006d4  08011da8  08011da8  00021da8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801247c  0801247c  000302e8  2**0
                  CONTENTS
  4 .ARM          00000008  0801247c  0801247c  0002247c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012484  08012484  000302e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012484  08012484  00022484  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012488  08012488  00022488  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002e8  20000000  0801248c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000020a0  200002e8  08012774  000302e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002388  08012774  00032388  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000302e8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030318  2**0
                  CONTENTS, READONLY
 13 .debug_info   00026a59  00000000  00000000  0003035b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000061ac  00000000  00000000  00056db4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000020f8  00000000  00000000  0005cf60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001964  00000000  00000000  0005f058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020edc  00000000  00000000  000609bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002ccd9  00000000  00000000  00081898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ad3cd  00000000  00000000  000ae571  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00009a80  00000000  00000000  0015b940  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008d  00000000  00000000  001653c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002e8 	.word	0x200002e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08011d8c 	.word	0x08011d8c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002ec 	.word	0x200002ec
 80001dc:	08011d8c 	.word	0x08011d8c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <FreeRTOS_CreateStartUpTasks>:

/* Flight Controller Battery Level */
static float FlightController_batteryLevel;

/* --- Private function implementation --------------------------------------------------------- */
void FreeRTOS_CreateStartUpTasks(void) {
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af02      	add	r7, sp, #8

    BaseType_t ret;

    /* Task: FlightController_Startup */
    ret = xTaskCreate(FlightController_StartUp, "FlightController_StartUp", (4 * configMINIMAL_STACK_SIZE), NULL, (tskIDLE_PRIORITY + 2UL), &FlightController_StartUp_Handle);
 8000f5a:	4b2a      	ldr	r3, [pc, #168]	; (8001004 <FreeRTOS_CreateStartUpTasks+0xb0>)
 8000f5c:	9301      	str	r3, [sp, #4]
 8000f5e:	2302      	movs	r3, #2
 8000f60:	9300      	str	r3, [sp, #0]
 8000f62:	2300      	movs	r3, #0
 8000f64:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f68:	4927      	ldr	r1, [pc, #156]	; (8001008 <FreeRTOS_CreateStartUpTasks+0xb4>)
 8000f6a:	4828      	ldr	r0, [pc, #160]	; (800100c <FreeRTOS_CreateStartUpTasks+0xb8>)
 8000f6c:	f00b fd47 	bl	800c9fe <xTaskCreate>
 8000f70:	60f8      	str	r0, [r7, #12]

    /* Check the task was created successfully. */
    configASSERT(ret == pdPASS);
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	2b01      	cmp	r3, #1
 8000f76:	d00a      	beq.n	8000f8e <FreeRTOS_CreateStartUpTasks+0x3a>
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortRaiseBASEPRI(void) {
    uint32_t ulNewBASEPRI;

    __asm volatile("	mov %0, %1												\n"
 8000f78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f7c:	f383 8811 	msr	BASEPRI, r3
 8000f80:	f3bf 8f6f 	isb	sy
 8000f84:	f3bf 8f4f 	dsb	sy
 8000f88:	60bb      	str	r3, [r7, #8]
                   "	isb														\n"
                   "	dsb														\n"
                   : "=r"(ulNewBASEPRI)
                   : "i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
                   : "memory");
}
 8000f8a:	bf00      	nop
 8000f8c:	e7fe      	b.n	8000f8c <FreeRTOS_CreateStartUpTasks+0x38>

    if (FlightController_StartUp_Handle == NULL) {
 8000f8e:	4b1d      	ldr	r3, [pc, #116]	; (8001004 <FreeRTOS_CreateStartUpTasks+0xb0>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d104      	bne.n	8000fa0 <FreeRTOS_CreateStartUpTasks+0x4c>
        vTaskDelete(FlightController_StartUp_Handle);
 8000f96:	4b1b      	ldr	r3, [pc, #108]	; (8001004 <FreeRTOS_CreateStartUpTasks+0xb0>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f00b fe66 	bl	800cc6c <vTaskDelete>
    }

    /* Task: FlightController_OnOffButton */
    ret = xTaskCreate(FlightController_OnOffButton, "FlightController_OnOffButton", (2 * configMINIMAL_STACK_SIZE), NULL, (tskIDLE_PRIORITY + 1UL), &FlightController_OnOffButton_Handle);
 8000fa0:	4b1b      	ldr	r3, [pc, #108]	; (8001010 <FreeRTOS_CreateStartUpTasks+0xbc>)
 8000fa2:	9301      	str	r3, [sp, #4]
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	9300      	str	r3, [sp, #0]
 8000fa8:	2300      	movs	r3, #0
 8000faa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000fae:	4919      	ldr	r1, [pc, #100]	; (8001014 <FreeRTOS_CreateStartUpTasks+0xc0>)
 8000fb0:	4819      	ldr	r0, [pc, #100]	; (8001018 <FreeRTOS_CreateStartUpTasks+0xc4>)
 8000fb2:	f00b fd24 	bl	800c9fe <xTaskCreate>
 8000fb6:	60f8      	str	r0, [r7, #12]

    /* Check the task was created successfully. */
    configASSERT(ret == pdPASS);
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	2b01      	cmp	r3, #1
 8000fbc:	d00a      	beq.n	8000fd4 <FreeRTOS_CreateStartUpTasks+0x80>
    __asm volatile("	mov %0, %1												\n"
 8000fbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000fc2:	f383 8811 	msr	BASEPRI, r3
 8000fc6:	f3bf 8f6f 	isb	sy
 8000fca:	f3bf 8f4f 	dsb	sy
 8000fce:	607b      	str	r3, [r7, #4]
}
 8000fd0:	bf00      	nop
 8000fd2:	e7fe      	b.n	8000fd2 <FreeRTOS_CreateStartUpTasks+0x7e>

    if (FlightController_OnOffButton_Handle == NULL) {
 8000fd4:	4b0e      	ldr	r3, [pc, #56]	; (8001010 <FreeRTOS_CreateStartUpTasks+0xbc>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d104      	bne.n	8000fe6 <FreeRTOS_CreateStartUpTasks+0x92>
        vTaskDelete(FlightController_OnOffButton_Handle);
 8000fdc:	4b0c      	ldr	r3, [pc, #48]	; (8001010 <FreeRTOS_CreateStartUpTasks+0xbc>)
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f00b fe43 	bl	800cc6c <vTaskDelete>
    }

    /* Timer: OnOff_Button */
    Timer1_Handle = xTimerCreate("OnOff_Button", 100, pdTRUE, (void *)0, Timer1_Callback);
 8000fe6:	4b0d      	ldr	r3, [pc, #52]	; (800101c <FreeRTOS_CreateStartUpTasks+0xc8>)
 8000fe8:	9300      	str	r3, [sp, #0]
 8000fea:	2300      	movs	r3, #0
 8000fec:	2201      	movs	r2, #1
 8000fee:	2164      	movs	r1, #100	; 0x64
 8000ff0:	480b      	ldr	r0, [pc, #44]	; (8001020 <FreeRTOS_CreateStartUpTasks+0xcc>)
 8000ff2:	f00c fd23 	bl	800da3c <xTimerCreate>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	4a0a      	ldr	r2, [pc, #40]	; (8001024 <FreeRTOS_CreateStartUpTasks+0xd0>)
 8000ffa:	6013      	str	r3, [r2, #0]
}
 8000ffc:	bf00      	nop
 8000ffe:	3710      	adds	r7, #16
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	20000304 	.word	0x20000304
 8001008:	08011da8 	.word	0x08011da8
 800100c:	08001235 	.word	0x08001235
 8001010:	2000031c 	.word	0x2000031c
 8001014:	08011dc4 	.word	0x08011dc4
 8001018:	080014b5 	.word	0x080014b5
 800101c:	080015e5 	.word	0x080015e5
 8001020:	08011de4 	.word	0x08011de4
 8001024:	20000324 	.word	0x20000324

08001028 <FreeRTOS_CreateTasks>:

void FreeRTOS_CreateTasks(void) {
 8001028:	b580      	push	{r7, lr}
 800102a:	b08a      	sub	sp, #40	; 0x28
 800102c:	af02      	add	r7, sp, #8

    BaseType_t ret;

    /* Task 1: FlightController_HeartbeatLight */
    ret = xTaskCreate(FlightController_HeartbeatLight, "FlightController_HeartbeatLight", (2 * configMINIMAL_STACK_SIZE), NULL, (tskIDLE_PRIORITY + 1UL), &FlightController_HeartbeatLight_Handle);
 800102e:	4b6b      	ldr	r3, [pc, #428]	; (80011dc <FreeRTOS_CreateTasks+0x1b4>)
 8001030:	9301      	str	r3, [sp, #4]
 8001032:	2301      	movs	r3, #1
 8001034:	9300      	str	r3, [sp, #0]
 8001036:	2300      	movs	r3, #0
 8001038:	f44f 7280 	mov.w	r2, #256	; 0x100
 800103c:	4968      	ldr	r1, [pc, #416]	; (80011e0 <FreeRTOS_CreateTasks+0x1b8>)
 800103e:	4869      	ldr	r0, [pc, #420]	; (80011e4 <FreeRTOS_CreateTasks+0x1bc>)
 8001040:	f00b fcdd 	bl	800c9fe <xTaskCreate>
 8001044:	61f8      	str	r0, [r7, #28]

    /* Check the task was created successfully. */
    configASSERT(ret == pdPASS);
 8001046:	69fb      	ldr	r3, [r7, #28]
 8001048:	2b01      	cmp	r3, #1
 800104a:	d00a      	beq.n	8001062 <FreeRTOS_CreateTasks+0x3a>
    __asm volatile("	mov %0, %1												\n"
 800104c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001050:	f383 8811 	msr	BASEPRI, r3
 8001054:	f3bf 8f6f 	isb	sy
 8001058:	f3bf 8f4f 	dsb	sy
 800105c:	61bb      	str	r3, [r7, #24]
}
 800105e:	bf00      	nop
 8001060:	e7fe      	b.n	8001060 <FreeRTOS_CreateTasks+0x38>

    if (FlightController_HeartbeatLight_Handle == NULL) {
 8001062:	4b5e      	ldr	r3, [pc, #376]	; (80011dc <FreeRTOS_CreateTasks+0x1b4>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d104      	bne.n	8001074 <FreeRTOS_CreateTasks+0x4c>
        vTaskDelete(FlightController_HeartbeatLight_Handle);
 800106a:	4b5c      	ldr	r3, [pc, #368]	; (80011dc <FreeRTOS_CreateTasks+0x1b4>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4618      	mov	r0, r3
 8001070:	f00b fdfc 	bl	800cc6c <vTaskDelete>
    }

    /* Task 2: FlightController_FlightLights */
    ret = xTaskCreate(FlightController_FlightLights, "FlightController_FlightLights", (2 * configMINIMAL_STACK_SIZE), NULL, (tskIDLE_PRIORITY + 1UL), &FlightController_FlightLights_Handle);
 8001074:	4b5c      	ldr	r3, [pc, #368]	; (80011e8 <FreeRTOS_CreateTasks+0x1c0>)
 8001076:	9301      	str	r3, [sp, #4]
 8001078:	2301      	movs	r3, #1
 800107a:	9300      	str	r3, [sp, #0]
 800107c:	2300      	movs	r3, #0
 800107e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001082:	495a      	ldr	r1, [pc, #360]	; (80011ec <FreeRTOS_CreateTasks+0x1c4>)
 8001084:	485a      	ldr	r0, [pc, #360]	; (80011f0 <FreeRTOS_CreateTasks+0x1c8>)
 8001086:	f00b fcba 	bl	800c9fe <xTaskCreate>
 800108a:	61f8      	str	r0, [r7, #28]

    /* Check the task was created successfully. */
    configASSERT(ret == pdPASS);
 800108c:	69fb      	ldr	r3, [r7, #28]
 800108e:	2b01      	cmp	r3, #1
 8001090:	d00a      	beq.n	80010a8 <FreeRTOS_CreateTasks+0x80>
    __asm volatile("	mov %0, %1												\n"
 8001092:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001096:	f383 8811 	msr	BASEPRI, r3
 800109a:	f3bf 8f6f 	isb	sy
 800109e:	f3bf 8f4f 	dsb	sy
 80010a2:	617b      	str	r3, [r7, #20]
}
 80010a4:	bf00      	nop
 80010a6:	e7fe      	b.n	80010a6 <FreeRTOS_CreateTasks+0x7e>

    if (FlightController_FlightLights_Handle == NULL) {
 80010a8:	4b4f      	ldr	r3, [pc, #316]	; (80011e8 <FreeRTOS_CreateTasks+0x1c0>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d104      	bne.n	80010ba <FreeRTOS_CreateTasks+0x92>
        vTaskDelete(FlightController_FlightLights_Handle);
 80010b0:	4b4d      	ldr	r3, [pc, #308]	; (80011e8 <FreeRTOS_CreateTasks+0x1c0>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4618      	mov	r0, r3
 80010b6:	f00b fdd9 	bl	800cc6c <vTaskDelete>
    }

    /* Task 3: FlightController_Read_FSA8S */
    ret = xTaskCreate(FlightController_Read_FSA8S, "FlightController_Read_FSA8S", (2 * configMINIMAL_STACK_SIZE), NULL, (tskIDLE_PRIORITY + 3UL), &FlightController_Read_FSA8S_Handle);
 80010ba:	4b4e      	ldr	r3, [pc, #312]	; (80011f4 <FreeRTOS_CreateTasks+0x1cc>)
 80010bc:	9301      	str	r3, [sp, #4]
 80010be:	2303      	movs	r3, #3
 80010c0:	9300      	str	r3, [sp, #0]
 80010c2:	2300      	movs	r3, #0
 80010c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010c8:	494b      	ldr	r1, [pc, #300]	; (80011f8 <FreeRTOS_CreateTasks+0x1d0>)
 80010ca:	484c      	ldr	r0, [pc, #304]	; (80011fc <FreeRTOS_CreateTasks+0x1d4>)
 80010cc:	f00b fc97 	bl	800c9fe <xTaskCreate>
 80010d0:	61f8      	str	r0, [r7, #28]

    /* Check the task was created successfully. */
    configASSERT(ret == pdPASS);
 80010d2:	69fb      	ldr	r3, [r7, #28]
 80010d4:	2b01      	cmp	r3, #1
 80010d6:	d00a      	beq.n	80010ee <FreeRTOS_CreateTasks+0xc6>
    __asm volatile("	mov %0, %1												\n"
 80010d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80010dc:	f383 8811 	msr	BASEPRI, r3
 80010e0:	f3bf 8f6f 	isb	sy
 80010e4:	f3bf 8f4f 	dsb	sy
 80010e8:	613b      	str	r3, [r7, #16]
}
 80010ea:	bf00      	nop
 80010ec:	e7fe      	b.n	80010ec <FreeRTOS_CreateTasks+0xc4>

    if (FlightController_Read_FSA8S_Handle == NULL) {
 80010ee:	4b41      	ldr	r3, [pc, #260]	; (80011f4 <FreeRTOS_CreateTasks+0x1cc>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d104      	bne.n	8001100 <FreeRTOS_CreateTasks+0xd8>
        vTaskDelete(FlightController_Read_FSA8S_Handle);
 80010f6:	4b3f      	ldr	r3, [pc, #252]	; (80011f4 <FreeRTOS_CreateTasks+0x1cc>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4618      	mov	r0, r3
 80010fc:	f00b fdb6 	bl	800cc6c <vTaskDelete>
    }

    /* Task 4: FlightController_Read_GY87 */
    ret = xTaskCreate(FlightController_Read_GY87, "FlightController_Read_GY87", (6 * configMINIMAL_STACK_SIZE), NULL, (tskIDLE_PRIORITY + 3UL), &FlightController_Read_GY87_Handle);
 8001100:	4b3f      	ldr	r3, [pc, #252]	; (8001200 <FreeRTOS_CreateTasks+0x1d8>)
 8001102:	9301      	str	r3, [sp, #4]
 8001104:	2303      	movs	r3, #3
 8001106:	9300      	str	r3, [sp, #0]
 8001108:	2300      	movs	r3, #0
 800110a:	f44f 7240 	mov.w	r2, #768	; 0x300
 800110e:	493d      	ldr	r1, [pc, #244]	; (8001204 <FreeRTOS_CreateTasks+0x1dc>)
 8001110:	483d      	ldr	r0, [pc, #244]	; (8001208 <FreeRTOS_CreateTasks+0x1e0>)
 8001112:	f00b fc74 	bl	800c9fe <xTaskCreate>
 8001116:	61f8      	str	r0, [r7, #28]

    /* Check the task was created successfully. */
    configASSERT(ret == pdPASS);
 8001118:	69fb      	ldr	r3, [r7, #28]
 800111a:	2b01      	cmp	r3, #1
 800111c:	d00a      	beq.n	8001134 <FreeRTOS_CreateTasks+0x10c>
    __asm volatile("	mov %0, %1												\n"
 800111e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001122:	f383 8811 	msr	BASEPRI, r3
 8001126:	f3bf 8f6f 	isb	sy
 800112a:	f3bf 8f4f 	dsb	sy
 800112e:	60fb      	str	r3, [r7, #12]
}
 8001130:	bf00      	nop
 8001132:	e7fe      	b.n	8001132 <FreeRTOS_CreateTasks+0x10a>

    if (FlightController_Read_GY87_Handle == NULL) {
 8001134:	4b32      	ldr	r3, [pc, #200]	; (8001200 <FreeRTOS_CreateTasks+0x1d8>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d104      	bne.n	8001146 <FreeRTOS_CreateTasks+0x11e>
        vTaskDelete(FlightController_Read_GY87_Handle);
 800113c:	4b30      	ldr	r3, [pc, #192]	; (8001200 <FreeRTOS_CreateTasks+0x1d8>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4618      	mov	r0, r3
 8001142:	f00b fd93 	bl	800cc6c <vTaskDelete>
    }

    /* Task 5: FlightController_Write_ESCs */
    ret = xTaskCreate(FlightController_Write_ESCs, "FlightController_Write_ESCs", (2 * configMINIMAL_STACK_SIZE), NULL, (tskIDLE_PRIORITY + 3UL), &FlightController_Write_ESCs_Handle);
 8001146:	4b31      	ldr	r3, [pc, #196]	; (800120c <FreeRTOS_CreateTasks+0x1e4>)
 8001148:	9301      	str	r3, [sp, #4]
 800114a:	2303      	movs	r3, #3
 800114c:	9300      	str	r3, [sp, #0]
 800114e:	2300      	movs	r3, #0
 8001150:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001154:	492e      	ldr	r1, [pc, #184]	; (8001210 <FreeRTOS_CreateTasks+0x1e8>)
 8001156:	482f      	ldr	r0, [pc, #188]	; (8001214 <FreeRTOS_CreateTasks+0x1ec>)
 8001158:	f00b fc51 	bl	800c9fe <xTaskCreate>
 800115c:	61f8      	str	r0, [r7, #28]

    /* Check the task was created successfully. */
    configASSERT(ret == pdPASS);
 800115e:	69fb      	ldr	r3, [r7, #28]
 8001160:	2b01      	cmp	r3, #1
 8001162:	d00a      	beq.n	800117a <FreeRTOS_CreateTasks+0x152>
    __asm volatile("	mov %0, %1												\n"
 8001164:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001168:	f383 8811 	msr	BASEPRI, r3
 800116c:	f3bf 8f6f 	isb	sy
 8001170:	f3bf 8f4f 	dsb	sy
 8001174:	60bb      	str	r3, [r7, #8]
}
 8001176:	bf00      	nop
 8001178:	e7fe      	b.n	8001178 <FreeRTOS_CreateTasks+0x150>

    if (FlightController_Write_ESCs_Handle == NULL) {
 800117a:	4b24      	ldr	r3, [pc, #144]	; (800120c <FreeRTOS_CreateTasks+0x1e4>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d104      	bne.n	800118c <FreeRTOS_CreateTasks+0x164>
        vTaskDelete(FlightController_Write_ESCs_Handle);
 8001182:	4b22      	ldr	r3, [pc, #136]	; (800120c <FreeRTOS_CreateTasks+0x1e4>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4618      	mov	r0, r3
 8001188:	f00b fd70 	bl	800cc6c <vTaskDelete>
    }

    /* Task 6: FlightController_BatteryLevel */
    ret = xTaskCreate(FlightController_BatteryLevel, "FlightController_BatteryLevel", (2 * configMINIMAL_STACK_SIZE), NULL, (tskIDLE_PRIORITY + 1UL), &FlightController_BatteryLevel_Handle);
 800118c:	4b22      	ldr	r3, [pc, #136]	; (8001218 <FreeRTOS_CreateTasks+0x1f0>)
 800118e:	9301      	str	r3, [sp, #4]
 8001190:	2301      	movs	r3, #1
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	2300      	movs	r3, #0
 8001196:	f44f 7280 	mov.w	r2, #256	; 0x100
 800119a:	4920      	ldr	r1, [pc, #128]	; (800121c <FreeRTOS_CreateTasks+0x1f4>)
 800119c:	4820      	ldr	r0, [pc, #128]	; (8001220 <FreeRTOS_CreateTasks+0x1f8>)
 800119e:	f00b fc2e 	bl	800c9fe <xTaskCreate>
 80011a2:	61f8      	str	r0, [r7, #28]

    /* Check the task was created successfully. */
    configASSERT(ret == pdPASS);
 80011a4:	69fb      	ldr	r3, [r7, #28]
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	d00a      	beq.n	80011c0 <FreeRTOS_CreateTasks+0x198>
    __asm volatile("	mov %0, %1												\n"
 80011aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011ae:	f383 8811 	msr	BASEPRI, r3
 80011b2:	f3bf 8f6f 	isb	sy
 80011b6:	f3bf 8f4f 	dsb	sy
 80011ba:	607b      	str	r3, [r7, #4]
}
 80011bc:	bf00      	nop
 80011be:	e7fe      	b.n	80011be <FreeRTOS_CreateTasks+0x196>

    if (FlightController_BatteryLevel_Handle == NULL) {
 80011c0:	4b15      	ldr	r3, [pc, #84]	; (8001218 <FreeRTOS_CreateTasks+0x1f0>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d104      	bne.n	80011d2 <FreeRTOS_CreateTasks+0x1aa>
        vTaskDelete(FlightController_BatteryLevel_Handle);
 80011c8:	4b13      	ldr	r3, [pc, #76]	; (8001218 <FreeRTOS_CreateTasks+0x1f0>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f00b fd4d 	bl	800cc6c <vTaskDelete>
    }
}
 80011d2:	bf00      	nop
 80011d4:	3720      	adds	r7, #32
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	20000308 	.word	0x20000308
 80011e0:	08011df4 	.word	0x08011df4
 80011e4:	080012b9 	.word	0x080012b9
 80011e8:	20000314 	.word	0x20000314
 80011ec:	08011e14 	.word	0x08011e14
 80011f0:	080012f5 	.word	0x080012f5
 80011f4:	2000030c 	.word	0x2000030c
 80011f8:	08011e34 	.word	0x08011e34
 80011fc:	08001309 	.word	0x08001309
 8001200:	20000310 	.word	0x20000310
 8001204:	08011e50 	.word	0x08011e50
 8001208:	08001369 	.word	0x08001369
 800120c:	20000318 	.word	0x20000318
 8001210:	08011e6c 	.word	0x08011e6c
 8001214:	080014a1 	.word	0x080014a1
 8001218:	20000320 	.word	0x20000320
 800121c:	08011e88 	.word	0x08011e88
 8001220:	08001511 	.word	0x08001511

08001224 <FreeRTOS_CreateTimers>:

void FreeRTOS_CreateTimers(void) {
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
}
 8001228:	bf00      	nop
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
	...

08001234 <FlightController_StartUp>:

void FlightController_StartUp(void * ptr) {
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]

    /* Change delay from time in [ms] to ticks */
    const TickType_t xDelay = pdMS_TO_TICKS(DEFAULT_TASK_DELAY);
 800123c:	2314      	movs	r3, #20
 800123e:	60fb      	str	r3, [r7, #12]

    while (1) {

        /* Turn on-board LED on */
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 0);
 8001240:	2200      	movs	r2, #0
 8001242:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001246:	4813      	ldr	r0, [pc, #76]	; (8001294 <FlightController_StartUp+0x60>)
 8001248:	f003 f8fc 	bl	8004444 <HAL_GPIO_WritePin>

        /* Check if flight controller is already running */
        /* Create tasks and timers, and initialize drivers (only once) */
        if (FlightController_running) {
 800124c:	4b12      	ldr	r3, [pc, #72]	; (8001298 <FlightController_StartUp+0x64>)
 800124e:	781b      	ldrb	r3, [r3, #0]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d01a      	beq.n	800128a <FlightController_StartUp+0x56>

            /* Create system tasks */
            FreeRTOS_CreateTasks();
 8001254:	f7ff fee8 	bl	8001028 <FreeRTOS_CreateTasks>

            /* Create system timers */
            FreeRTOS_CreateTimers();
 8001258:	f7ff ffe4 	bl	8001224 <FreeRTOS_CreateTimers>

            /* Initialize drivers */
            rc_controller = FSA8S_Init(&huart2);
 800125c:	480f      	ldr	r0, [pc, #60]	; (800129c <FlightController_StartUp+0x68>)
 800125e:	f001 fa65 	bl	800272c <FSA8S_Init>
 8001262:	4603      	mov	r3, r0
 8001264:	4a0e      	ldr	r2, [pc, #56]	; (80012a0 <FlightController_StartUp+0x6c>)
 8001266:	6013      	str	r3, [r2, #0]
            hmpu6050 = MPU6050_Init(&hi2c1);
 8001268:	480e      	ldr	r0, [pc, #56]	; (80012a4 <FlightController_StartUp+0x70>)
 800126a:	f001 fdcf 	bl	8002e0c <MPU6050_Init>
 800126e:	4603      	mov	r3, r0
 8001270:	4a0d      	ldr	r2, [pc, #52]	; (80012a8 <FlightController_StartUp+0x74>)
 8001272:	6013      	str	r3, [r2, #0]
            hesc = ESC_Init(&htim3);
 8001274:	480d      	ldr	r0, [pc, #52]	; (80012ac <FlightController_StartUp+0x78>)
 8001276:	f001 f8fd 	bl	8002474 <ESC_Init>
 800127a:	4603      	mov	r3, r0
 800127c:	4a0c      	ldr	r2, [pc, #48]	; (80012b0 <FlightController_StartUp+0x7c>)
 800127e:	6013      	str	r3, [r2, #0]

            /* Delete this task, as initialization must happen only once */
            vTaskDelete(FlightController_StartUp_Handle);
 8001280:	4b0c      	ldr	r3, [pc, #48]	; (80012b4 <FlightController_StartUp+0x80>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4618      	mov	r0, r3
 8001286:	f00b fcf1 	bl	800cc6c <vTaskDelete>
        }

        /* Set task time delay */
        vTaskDelay(xDelay);
 800128a:	68f8      	ldr	r0, [r7, #12]
 800128c:	f00b fd7e 	bl	800cd8c <vTaskDelay>
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 0);
 8001290:	e7d6      	b.n	8001240 <FlightController_StartUp+0xc>
 8001292:	bf00      	nop
 8001294:	40020800 	.word	0x40020800
 8001298:	20000329 	.word	0x20000329
 800129c:	20000b0c 	.word	0x20000b0c
 80012a0:	2000032c 	.word	0x2000032c
 80012a4:	20000a70 	.word	0x20000a70
 80012a8:	20000330 	.word	0x20000330
 80012ac:	20000ac4 	.word	0x20000ac4
 80012b0:	20000334 	.word	0x20000334
 80012b4:	20000304 	.word	0x20000304

080012b8 <FlightController_HeartbeatLight>:
    }
}

void FlightController_HeartbeatLight(void * ptr) {
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b084      	sub	sp, #16
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]

    uint8_t ledState = GPIO_PIN_RESET;
 80012c0:	2300      	movs	r3, #0
 80012c2:	73fb      	strb	r3, [r7, #15]

    /* Change delay from time in [ms] to ticks */
    const TickType_t xDelay = pdMS_TO_TICKS(HEARTBEAT_PERIOD / 2);
 80012c4:	23fa      	movs	r3, #250	; 0xfa
 80012c6:	60bb      	str	r3, [r7, #8]

    while (1) {

        HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, ledState);
 80012c8:	7bfb      	ldrb	r3, [r7, #15]
 80012ca:	461a      	mov	r2, r3
 80012cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012d0:	4807      	ldr	r0, [pc, #28]	; (80012f0 <FlightController_HeartbeatLight+0x38>)
 80012d2:	f003 f8b7 	bl	8004444 <HAL_GPIO_WritePin>

        /* Change pin state */
        if (ledState == GPIO_PIN_RESET) {
 80012d6:	7bfb      	ldrb	r3, [r7, #15]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d102      	bne.n	80012e2 <FlightController_HeartbeatLight+0x2a>

            ledState = GPIO_PIN_SET;
 80012dc:	2301      	movs	r3, #1
 80012de:	73fb      	strb	r3, [r7, #15]
 80012e0:	e001      	b.n	80012e6 <FlightController_HeartbeatLight+0x2e>
        } else {

            ledState = GPIO_PIN_RESET;
 80012e2:	2300      	movs	r3, #0
 80012e4:	73fb      	strb	r3, [r7, #15]
        }

        /* Set task time delay */
        vTaskDelay(xDelay);
 80012e6:	68b8      	ldr	r0, [r7, #8]
 80012e8:	f00b fd50 	bl	800cd8c <vTaskDelay>
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, ledState);
 80012ec:	e7ec      	b.n	80012c8 <FlightController_HeartbeatLight+0x10>
 80012ee:	bf00      	nop
 80012f0:	40020800 	.word	0x40020800

080012f4 <FlightController_FlightLights>:
    }
}

void FlightController_FlightLights(void * ptr) {
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b084      	sub	sp, #16
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]

    const TickType_t xDelay = pdMS_TO_TICKS(DEFAULT_TASK_DELAY);
 80012fc:	2314      	movs	r3, #20
 80012fe:	60fb      	str	r3, [r7, #12]
        //    	HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
        //    	HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
        //    	HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);

        /* Set task time delay */
        vTaskDelay(xDelay);
 8001300:	68f8      	ldr	r0, [r7, #12]
 8001302:	f00b fd43 	bl	800cd8c <vTaskDelay>
 8001306:	e7fb      	b.n	8001300 <FlightController_FlightLights+0xc>

08001308 <FlightController_Read_FSA8S>:
    }
}

void FlightController_Read_FSA8S(void * ptr) {
 8001308:	b590      	push	{r4, r7, lr}
 800130a:	b089      	sub	sp, #36	; 0x24
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]

    FSA8S_CHANNEL_t channels[FSA8S_CHANNELS] = {CHANNEL_1, CHANNEL_2, CHANNEL_3, CHANNEL_4, CHANNEL_5, CHANNEL_6, CHANNEL_7, CHANNEL_8, CHANNEL_9, CHANNEL_10};
 8001310:	4a12      	ldr	r2, [pc, #72]	; (800135c <FlightController_Read_FSA8S+0x54>)
 8001312:	f107 030c 	add.w	r3, r7, #12
 8001316:	ca07      	ldmia	r2, {r0, r1, r2}
 8001318:	c303      	stmia	r3!, {r0, r1}
 800131a:	801a      	strh	r2, [r3, #0]

    /* Change delay from time in [ms] to ticks */
#ifdef MAIN_APP_USE_LOGGING_FSA8S
    const TickType_t xDelay = pdMS_TO_TICKS(DEFAULT_TASK_DELAY * LOGGING_TASK_DELAY_MULTIPLIER);
#else
    const TickType_t xDelay = pdMS_TO_TICKS(DEFAULT_TASK_DELAY);
 800131c:	2314      	movs	r3, #20
 800131e:	61bb      	str	r3, [r7, #24]
#endif

    while (1) {

        for (uint8_t i = 0; i < FSA8S_CHANNELS; i++) {
 8001320:	2300      	movs	r3, #0
 8001322:	77fb      	strb	r3, [r7, #31]
 8001324:	e013      	b.n	800134e <FlightController_Read_FSA8S+0x46>
            /* Read channels */
            FSA8S_channelValues[i] = FSA8S_ReadChannel(rc_controller, channels[i]);
 8001326:	4b0e      	ldr	r3, [pc, #56]	; (8001360 <FlightController_Read_FSA8S+0x58>)
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	7ffb      	ldrb	r3, [r7, #31]
 800132c:	3320      	adds	r3, #32
 800132e:	443b      	add	r3, r7
 8001330:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8001334:	7ffc      	ldrb	r4, [r7, #31]
 8001336:	4619      	mov	r1, r3
 8001338:	4610      	mov	r0, r2
 800133a:	f001 fa51 	bl	80027e0 <FSA8S_ReadChannel>
 800133e:	4603      	mov	r3, r0
 8001340:	461a      	mov	r2, r3
 8001342:	4b08      	ldr	r3, [pc, #32]	; (8001364 <FlightController_Read_FSA8S+0x5c>)
 8001344:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
        for (uint8_t i = 0; i < FSA8S_CHANNELS; i++) {
 8001348:	7ffb      	ldrb	r3, [r7, #31]
 800134a:	3301      	adds	r3, #1
 800134c:	77fb      	strb	r3, [r7, #31]
 800134e:	7ffb      	ldrb	r3, [r7, #31]
 8001350:	2b09      	cmp	r3, #9
 8001352:	d9e8      	bls.n	8001326 <FlightController_Read_FSA8S+0x1e>
            LOG(loggingStr, LOG_INFORMATION);
#endif
        }

        /* Set task time delay */
        vTaskDelay(xDelay);
 8001354:	69b8      	ldr	r0, [r7, #24]
 8001356:	f00b fd19 	bl	800cd8c <vTaskDelay>
        for (uint8_t i = 0; i < FSA8S_CHANNELS; i++) {
 800135a:	e7e1      	b.n	8001320 <FlightController_Read_FSA8S+0x18>
 800135c:	08011ea8 	.word	0x08011ea8
 8001360:	2000032c 	.word	0x2000032c
 8001364:	20000338 	.word	0x20000338

08001368 <FlightController_Read_GY87>:
    }
}

void FlightController_Read_GY87(void * ptr) {
 8001368:	b580      	push	{r7, lr}
 800136a:	b08e      	sub	sp, #56	; 0x38
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
    uint8_t loggingStr[40];
#endif

    /* Change delay from time in [ms] to ticks */
#if defined MAIN_APP_USE_LOGGING_GY87_GYROSCOPE || defined MAIN_APP_USE_LOGGING_GY87_ACCELEROMETER || defined MAIN_APP_USE_LOGGING_GY87_TEMPERATURE || defined MAIN_APP_USE_LOGGING_GY87_MAGNETOMETER
    const TickType_t xDelay = pdMS_TO_TICKS(DEFAULT_TASK_DELAY * LOGGING_TASK_DELAY_MULTIPLIER);
 8001370:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8001374:	637b      	str	r3, [r7, #52]	; 0x34
#else
    const TickType_t xDelay = pdMS_TO_TICKS(DEFAULT_TASK_DELAY);
#endif

    /* Allocate dynamic memory for the MPU6050 gyroscope values */
    GY87_gyroscopeValues = pvPortMalloc(sizeof(GY87_gyroscopeValues));
 8001376:	2004      	movs	r0, #4
 8001378:	f00d f94e 	bl	800e618 <pvPortMalloc>
 800137c:	4603      	mov	r3, r0
 800137e:	4a40      	ldr	r2, [pc, #256]	; (8001480 <FlightController_Read_GY87+0x118>)
 8001380:	6013      	str	r3, [r2, #0]

    if (NULL == GY87_gyroscopeValues) {
 8001382:	4b3f      	ldr	r3, [pc, #252]	; (8001480 <FlightController_Read_GY87+0x118>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d104      	bne.n	8001394 <FlightController_Read_GY87+0x2c>

    	/* Free up dynamic allocated memory */
    	vPortFree(GY87_gyroscopeValues);
 800138a:	4b3d      	ldr	r3, [pc, #244]	; (8001480 <FlightController_Read_GY87+0x118>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4618      	mov	r0, r3
 8001390:	f00d f954 	bl	800e63c <vPortFree>
    }

    /* Allocate dynamic memory for the MPU6050 accelerometer values */
    GY87_accelerometerValues = pvPortMalloc(sizeof(GY87_accelerometerValues));
 8001394:	2004      	movs	r0, #4
 8001396:	f00d f93f 	bl	800e618 <pvPortMalloc>
 800139a:	4603      	mov	r3, r0
 800139c:	4a39      	ldr	r2, [pc, #228]	; (8001484 <FlightController_Read_GY87+0x11c>)
 800139e:	6013      	str	r3, [r2, #0]

    if (NULL == GY87_accelerometerValues) {
 80013a0:	4b38      	ldr	r3, [pc, #224]	; (8001484 <FlightController_Read_GY87+0x11c>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d104      	bne.n	80013b2 <FlightController_Read_GY87+0x4a>

    	/* Free up dynamic allocated memory */
    	vPortFree(GY87_accelerometerValues);
 80013a8:	4b36      	ldr	r3, [pc, #216]	; (8001484 <FlightController_Read_GY87+0x11c>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4618      	mov	r0, r3
 80013ae:	f00d f945 	bl	800e63c <vPortFree>
    }

    /* Allocate dynamic memory for the MPU6050 magnetometer values */
    GY87_magnetometerValues = pvPortMalloc(sizeof(GY87_magnetometerValues));
 80013b2:	2004      	movs	r0, #4
 80013b4:	f00d f930 	bl	800e618 <pvPortMalloc>
 80013b8:	4603      	mov	r3, r0
 80013ba:	4a33      	ldr	r2, [pc, #204]	; (8001488 <FlightController_Read_GY87+0x120>)
 80013bc:	6013      	str	r3, [r2, #0]

    if (NULL == GY87_magnetometerValues) {
 80013be:	4b32      	ldr	r3, [pc, #200]	; (8001488 <FlightController_Read_GY87+0x120>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d104      	bne.n	80013d0 <FlightController_Read_GY87+0x68>

    	/* Free up dynamic allocated memory */
    	vPortFree(GY87_magnetometerValues);
 80013c6:	4b30      	ldr	r3, [pc, #192]	; (8001488 <FlightController_Read_GY87+0x120>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4618      	mov	r0, r3
 80013cc:	f00d f936 	bl	800e63c <vPortFree>
    }

    while (1) {

        /* Read GY87 gyroscope values */
        MPU6050_ReadGyroscope(hmpu6050, GY87_gyroscopeValues);
 80013d0:	4b2e      	ldr	r3, [pc, #184]	; (800148c <FlightController_Read_GY87+0x124>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a2a      	ldr	r2, [pc, #168]	; (8001480 <FlightController_Read_GY87+0x118>)
 80013d6:	6812      	ldr	r2, [r2, #0]
 80013d8:	4611      	mov	r1, r2
 80013da:	4618      	mov	r0, r3
 80013dc:	f001 fd60 	bl	8002ea0 <MPU6050_ReadGyroscope>
        sprintf((char *)loggingStr, (const char *)"GY87 Gyroscope Z: %d\r\n\n", GY87_gyroscopeValues->gyroscopeZ);
        LOG(loggingStr, LOG_INFORMATION);
#endif

        /* Read GY87 accelerometer values */
        MPU6050_ReadAccelerometer(hmpu6050, GY87_accelerometerValues);
 80013e0:	4b2a      	ldr	r3, [pc, #168]	; (800148c <FlightController_Read_GY87+0x124>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a27      	ldr	r2, [pc, #156]	; (8001484 <FlightController_Read_GY87+0x11c>)
 80013e6:	6812      	ldr	r2, [r2, #0]
 80013e8:	4611      	mov	r1, r2
 80013ea:	4618      	mov	r0, r3
 80013ec:	f001 fdc2 	bl	8002f74 <MPU6050_ReadAccelerometer>
        sprintf((char *)loggingStr, (const char *)"GY87 Accelerometer Z: %d\r\n\n", GY87_accelerometerValues->accelerometerZ);
        LOG(loggingStr, LOG_INFORMATION);
#endif

        /* Read GY87 temperature value */
        GY87_temperature = MPU6050_ReadTemperatureSensor(hmpu6050);
 80013f0:	4b26      	ldr	r3, [pc, #152]	; (800148c <FlightController_Read_GY87+0x124>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4618      	mov	r0, r3
 80013f6:	f001 fe28 	bl	800304a <MPU6050_ReadTemperatureSensor>
 80013fa:	4603      	mov	r3, r0
 80013fc:	461a      	mov	r2, r3
 80013fe:	4b24      	ldr	r3, [pc, #144]	; (8001490 <FlightController_Read_GY87+0x128>)
 8001400:	801a      	strh	r2, [r3, #0]
        sprintf((char *)loggingStr, (const char *)"GY87 Temperature: %d°C\r\n\n", GY87_temperature);
        LOG(loggingStr, LOG_INFORMATION);
#endif

        /* Read GY87 magnetometer values */
        MPU6050_ReadMagnetometer(hmpu6050, GY87_magnetometerValues);
 8001402:	4b22      	ldr	r3, [pc, #136]	; (800148c <FlightController_Read_GY87+0x124>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4a20      	ldr	r2, [pc, #128]	; (8001488 <FlightController_Read_GY87+0x120>)
 8001408:	6812      	ldr	r2, [r2, #0]
 800140a:	4611      	mov	r1, r2
 800140c:	4618      	mov	r0, r3
 800140e:	f001 fe4a 	bl	80030a6 <MPU6050_ReadMagnetometer>

        /* Log GY87 magnetometer values */
#ifdef MAIN_APP_USE_LOGGING_GY87_MAGNETOMETER
        sprintf((char *)loggingStr, (const char *)"GY87 Magnetometer X: %d\r\n", GY87_magnetometerValues->magnetometerX);
 8001412:	4b1d      	ldr	r3, [pc, #116]	; (8001488 <FlightController_Read_GY87+0x120>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f9b3 3000 	ldrsh.w	r3, [r3]
 800141a:	461a      	mov	r2, r3
 800141c:	f107 030c 	add.w	r3, r7, #12
 8001420:	491c      	ldr	r1, [pc, #112]	; (8001494 <FlightController_Read_GY87+0x12c>)
 8001422:	4618      	mov	r0, r3
 8001424:	f00e fbfe 	bl	800fc24 <siprintf>
        LOG(loggingStr, LOG_INFORMATION);
 8001428:	f107 030c 	add.w	r3, r7, #12
 800142c:	2100      	movs	r1, #0
 800142e:	4618      	mov	r0, r3
 8001430:	f001 feb4 	bl	800319c <LOG>
        sprintf((char *)loggingStr, (const char *)"GY87 Magnetometer Y: %d\r\n", GY87_magnetometerValues->magnetometerY);
 8001434:	4b14      	ldr	r3, [pc, #80]	; (8001488 <FlightController_Read_GY87+0x120>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800143c:	461a      	mov	r2, r3
 800143e:	f107 030c 	add.w	r3, r7, #12
 8001442:	4915      	ldr	r1, [pc, #84]	; (8001498 <FlightController_Read_GY87+0x130>)
 8001444:	4618      	mov	r0, r3
 8001446:	f00e fbed 	bl	800fc24 <siprintf>
        LOG(loggingStr, LOG_INFORMATION);
 800144a:	f107 030c 	add.w	r3, r7, #12
 800144e:	2100      	movs	r1, #0
 8001450:	4618      	mov	r0, r3
 8001452:	f001 fea3 	bl	800319c <LOG>
        sprintf((char *)loggingStr, (const char *)"GY87 Magnetometer Z: %d\r\n\n", GY87_magnetometerValues->magnetometerZ);
 8001456:	4b0c      	ldr	r3, [pc, #48]	; (8001488 <FlightController_Read_GY87+0x120>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800145e:	461a      	mov	r2, r3
 8001460:	f107 030c 	add.w	r3, r7, #12
 8001464:	490d      	ldr	r1, [pc, #52]	; (800149c <FlightController_Read_GY87+0x134>)
 8001466:	4618      	mov	r0, r3
 8001468:	f00e fbdc 	bl	800fc24 <siprintf>
        LOG(loggingStr, LOG_INFORMATION);
 800146c:	f107 030c 	add.w	r3, r7, #12
 8001470:	2100      	movs	r1, #0
 8001472:	4618      	mov	r0, r3
 8001474:	f001 fe92 	bl	800319c <LOG>
#endif

        /* Set task time delay */
        vTaskDelay(xDelay);
 8001478:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800147a:	f00b fc87 	bl	800cd8c <vTaskDelay>
        MPU6050_ReadGyroscope(hmpu6050, GY87_gyroscopeValues);
 800147e:	e7a7      	b.n	80013d0 <FlightController_Read_GY87+0x68>
 8001480:	20000350 	.word	0x20000350
 8001484:	20000354 	.word	0x20000354
 8001488:	20000358 	.word	0x20000358
 800148c:	20000330 	.word	0x20000330
 8001490:	2000034c 	.word	0x2000034c
 8001494:	08011eb4 	.word	0x08011eb4
 8001498:	08011ed0 	.word	0x08011ed0
 800149c:	08011eec 	.word	0x08011eec

080014a0 <FlightController_Write_ESCs>:
    }
}

void FlightController_Write_ESCs(void * ptr) {
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]

    /* Change delay from time in [ms] to ticks */
    const TickType_t xDelay = pdMS_TO_TICKS(DEFAULT_TASK_DELAY);
 80014a8:	2314      	movs	r3, #20
 80014aa:	60fb      	str	r3, [r7, #12]
    while (1) {

        //    	ESC_SetSpeed(hesc, hesc->channel3, channel_test/10);

        /* Set task time delay */
        vTaskDelay(xDelay);
 80014ac:	68f8      	ldr	r0, [r7, #12]
 80014ae:	f00b fc6d 	bl	800cd8c <vTaskDelay>
 80014b2:	e7fb      	b.n	80014ac <FlightController_Write_ESCs+0xc>

080014b4 <FlightController_OnOffButton>:
    }
}

void FlightController_OnOffButton(void * ptr) {
 80014b4:	b590      	push	{r4, r7, lr}
 80014b6:	b087      	sub	sp, #28
 80014b8:	af02      	add	r7, sp, #8
 80014ba:	6078      	str	r0, [r7, #4]

    /* Change delay from time in [ms] to ticks */
    const TickType_t xDelay = pdMS_TO_TICKS(DEFAULT_TASK_DELAY);
 80014bc:	2314      	movs	r3, #20
 80014be:	60fb      	str	r3, [r7, #12]

    while (1) {

        /* Check On/Off Button status */
        if (!HAL_GPIO_ReadPin(PW_ON_OFF_DRIVER_INPUT_GPIO_Port, PW_ON_OFF_DRIVER_INPUT_Pin)) {
 80014c0:	2120      	movs	r1, #32
 80014c2:	4810      	ldr	r0, [pc, #64]	; (8001504 <FlightController_OnOffButton+0x50>)
 80014c4:	f002 ffa6 	bl	8004414 <HAL_GPIO_ReadPin>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d115      	bne.n	80014fa <FlightController_OnOffButton+0x46>
            /* User is trying to turn it on or off */
            if (!Timer1_running) {
 80014ce:	4b0e      	ldr	r3, [pc, #56]	; (8001508 <FlightController_OnOffButton+0x54>)
 80014d0:	781b      	ldrb	r3, [r3, #0]
 80014d2:	f083 0301 	eor.w	r3, r3, #1
 80014d6:	b2db      	uxtb	r3, r3
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d00e      	beq.n	80014fa <FlightController_OnOffButton+0x46>

                xTimerStart(Timer1_Handle, 0);
 80014dc:	4b0b      	ldr	r3, [pc, #44]	; (800150c <FlightController_OnOffButton+0x58>)
 80014de:	681c      	ldr	r4, [r3, #0]
 80014e0:	f00b fe2a 	bl	800d138 <xTaskGetTickCount>
 80014e4:	4602      	mov	r2, r0
 80014e6:	2300      	movs	r3, #0
 80014e8:	9300      	str	r3, [sp, #0]
 80014ea:	2300      	movs	r3, #0
 80014ec:	2101      	movs	r1, #1
 80014ee:	4620      	mov	r0, r4
 80014f0:	f00c fb00 	bl	800daf4 <xTimerGenericCommand>
                Timer1_running = true;
 80014f4:	4b04      	ldr	r3, [pc, #16]	; (8001508 <FlightController_OnOffButton+0x54>)
 80014f6:	2201      	movs	r2, #1
 80014f8:	701a      	strb	r2, [r3, #0]
            }
        }

        /* Set task time delay */
        vTaskDelay(xDelay);
 80014fa:	68f8      	ldr	r0, [r7, #12]
 80014fc:	f00b fc46 	bl	800cd8c <vTaskDelay>
        if (!HAL_GPIO_ReadPin(PW_ON_OFF_DRIVER_INPUT_GPIO_Port, PW_ON_OFF_DRIVER_INPUT_Pin)) {
 8001500:	e7de      	b.n	80014c0 <FlightController_OnOffButton+0xc>
 8001502:	bf00      	nop
 8001504:	40020400 	.word	0x40020400
 8001508:	20000328 	.word	0x20000328
 800150c:	20000324 	.word	0x20000324

08001510 <FlightController_BatteryLevel>:
    }
}

void FlightController_BatteryLevel(void * ptr) {
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]

    /* Change delay from time in [ms] to ticks */
#ifdef MAIN_APP_USE_LOGGING_FLIGHT_CONTROLLER_BATTERY_LEVEL
    const TickType_t xDelay = pdMS_TO_TICKS(DEFAULT_TASK_DELAY * LOGGING_TASK_DELAY_MULTIPLIER);
#else
    const TickType_t xDelay = pdMS_TO_TICKS(DEFAULT_TASK_DELAY);
 8001518:	2314      	movs	r3, #20
 800151a:	60fb      	str	r3, [r7, #12]
#endif

    while (1) {

        /* Start ADC Conversion */
        HAL_ADC_Start(&hadc1);
 800151c:	482e      	ldr	r0, [pc, #184]	; (80015d8 <FlightController_BatteryLevel+0xc8>)
 800151e:	f001 ff79 	bl	8003414 <HAL_ADC_Start>

        /* Poll ADC peripheral */
        HAL_ADC_PollForConversion(&hadc1, 1);
 8001522:	2101      	movs	r1, #1
 8001524:	482c      	ldr	r0, [pc, #176]	; (80015d8 <FlightController_BatteryLevel+0xc8>)
 8001526:	f002 f829 	bl	800357c <HAL_ADC_PollForConversion>

        /* Read ADC value */
        adcValue = HAL_ADC_GetValue(&hadc1);
 800152a:	482b      	ldr	r0, [pc, #172]	; (80015d8 <FlightController_BatteryLevel+0xc8>)
 800152c:	f002 f8b1 	bl	8003692 <HAL_ADC_GetValue>
 8001530:	4603      	mov	r3, r0
 8001532:	817b      	strh	r3, [r7, #10]

        /* Convert ADC value to real value */
        FlightController_batteryLevel = (adcValue * 3.3) / 4096;
 8001534:	897b      	ldrh	r3, [r7, #10]
 8001536:	4618      	mov	r0, r3
 8001538:	f7fe fffc 	bl	8000534 <__aeabi_i2d>
 800153c:	a320      	add	r3, pc, #128	; (adr r3, 80015c0 <FlightController_BatteryLevel+0xb0>)
 800153e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001542:	f7ff f861 	bl	8000608 <__aeabi_dmul>
 8001546:	4602      	mov	r2, r0
 8001548:	460b      	mov	r3, r1
 800154a:	4610      	mov	r0, r2
 800154c:	4619      	mov	r1, r3
 800154e:	f04f 0200 	mov.w	r2, #0
 8001552:	4b22      	ldr	r3, [pc, #136]	; (80015dc <FlightController_BatteryLevel+0xcc>)
 8001554:	f7ff f982 	bl	800085c <__aeabi_ddiv>
 8001558:	4602      	mov	r2, r0
 800155a:	460b      	mov	r3, r1
 800155c:	4610      	mov	r0, r2
 800155e:	4619      	mov	r1, r3
 8001560:	f7ff fb2a 	bl	8000bb8 <__aeabi_d2f>
 8001564:	4603      	mov	r3, r0
 8001566:	4a1e      	ldr	r2, [pc, #120]	; (80015e0 <FlightController_BatteryLevel+0xd0>)
 8001568:	6013      	str	r3, [r2, #0]

        /* Correct real value, as when battery full, ADC input is not 3.3V */
        FlightController_batteryLevel = FlightController_batteryLevel * 1.046046;
 800156a:	4b1d      	ldr	r3, [pc, #116]	; (80015e0 <FlightController_BatteryLevel+0xd0>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4618      	mov	r0, r3
 8001570:	f7fe fff2 	bl	8000558 <__aeabi_f2d>
 8001574:	a314      	add	r3, pc, #80	; (adr r3, 80015c8 <FlightController_BatteryLevel+0xb8>)
 8001576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800157a:	f7ff f845 	bl	8000608 <__aeabi_dmul>
 800157e:	4602      	mov	r2, r0
 8001580:	460b      	mov	r3, r1
 8001582:	4610      	mov	r0, r2
 8001584:	4619      	mov	r1, r3
 8001586:	f7ff fb17 	bl	8000bb8 <__aeabi_d2f>
 800158a:	4603      	mov	r3, r0
 800158c:	4a14      	ldr	r2, [pc, #80]	; (80015e0 <FlightController_BatteryLevel+0xd0>)
 800158e:	6013      	str	r3, [r2, #0]

        /* Map real value to battery levels */
        FlightController_batteryLevel = FlightController_batteryLevel * 3.363636;
 8001590:	4b13      	ldr	r3, [pc, #76]	; (80015e0 <FlightController_BatteryLevel+0xd0>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4618      	mov	r0, r3
 8001596:	f7fe ffdf 	bl	8000558 <__aeabi_f2d>
 800159a:	a30d      	add	r3, pc, #52	; (adr r3, 80015d0 <FlightController_BatteryLevel+0xc0>)
 800159c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a0:	f7ff f832 	bl	8000608 <__aeabi_dmul>
 80015a4:	4602      	mov	r2, r0
 80015a6:	460b      	mov	r3, r1
 80015a8:	4610      	mov	r0, r2
 80015aa:	4619      	mov	r1, r3
 80015ac:	f7ff fb04 	bl	8000bb8 <__aeabi_d2f>
 80015b0:	4603      	mov	r3, r0
 80015b2:	4a0b      	ldr	r2, [pc, #44]	; (80015e0 <FlightController_BatteryLevel+0xd0>)
 80015b4:	6013      	str	r3, [r2, #0]
        sprintf((char *)loggingStr, (const char *)"Battery Level: %.2f[V]\r\n\n", FlightController_batteryLevel);
        LOG(loggingStr, LOG_INFORMATION);
#endif

        /* Set task time delay */
        vTaskDelay(xDelay);
 80015b6:	68f8      	ldr	r0, [r7, #12]
 80015b8:	f00b fbe8 	bl	800cd8c <vTaskDelay>
        HAL_ADC_Start(&hadc1);
 80015bc:	e7ae      	b.n	800151c <FlightController_BatteryLevel+0xc>
 80015be:	bf00      	nop
 80015c0:	66666666 	.word	0x66666666
 80015c4:	400a6666 	.word	0x400a6666
 80015c8:	bb01c92e 	.word	0xbb01c92e
 80015cc:	3ff0bc9a 	.word	0x3ff0bc9a
 80015d0:	fdbd2fa1 	.word	0xfdbd2fa1
 80015d4:	400ae8b9 	.word	0x400ae8b9
 80015d8:	20000a28 	.word	0x20000a28
 80015dc:	40b00000 	.word	0x40b00000
 80015e0:	2000035c 	.word	0x2000035c

080015e4 <Timer1_Callback>:
    }
}

/* --- Private callback function implementation ------------------------------------------------ */
void Timer1_Callback(TimerHandle_t xTimer) {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b086      	sub	sp, #24
 80015e8:	af02      	add	r7, sp, #8
 80015ea:	6078      	str	r0, [r7, #4]

    /* Get no. of times this timer has expired */
    uint32_t ulCount = (uint32_t)pvTimerGetTimerID(xTimer);
 80015ec:	6878      	ldr	r0, [r7, #4]
 80015ee:	f00c fd87 	bl	800e100 <pvTimerGetTimerID>
 80015f2:	4603      	mov	r3, r0
 80015f4:	60fb      	str	r3, [r7, #12]

    /* Get timer period */
    uint32_t xTimerPeriod = xTimerGetPeriod(xTimer);
 80015f6:	6878      	ldr	r0, [r7, #4]
 80015f8:	f00c faca 	bl	800db90 <xTimerGetPeriod>
 80015fc:	60b8      	str	r0, [r7, #8]

    /* Increment the count */
    ulCount++;
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	3301      	adds	r3, #1
 8001602:	60fb      	str	r3, [r7, #12]

    if (ulCount >= (PW_ON_OFF_DRIVER_TIME / xTimerPeriod)) {
 8001604:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	fbb2 f3f3 	udiv	r3, r2, r3
 800160e:	68fa      	ldr	r2, [r7, #12]
 8001610:	429a      	cmp	r2, r3
 8001612:	d33b      	bcc.n	800168c <Timer1_Callback+0xa8>
        /* Check if On/Off Button is still pressed after 3 seconds */
        if (!HAL_GPIO_ReadPin(PW_ON_OFF_DRIVER_INPUT_GPIO_Port, PW_ON_OFF_DRIVER_INPUT_Pin)) {
 8001614:	2120      	movs	r1, #32
 8001616:	4822      	ldr	r0, [pc, #136]	; (80016a0 <Timer1_Callback+0xbc>)
 8001618:	f002 fefc 	bl	8004414 <HAL_GPIO_ReadPin>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d124      	bne.n	800166c <Timer1_Callback+0x88>

            if (!FlightController_running) {
 8001622:	4b20      	ldr	r3, [pc, #128]	; (80016a4 <Timer1_Callback+0xc0>)
 8001624:	781b      	ldrb	r3, [r3, #0]
 8001626:	f083 0301 	eor.w	r3, r3, #1
 800162a:	b2db      	uxtb	r3, r3
 800162c:	2b00      	cmp	r3, #0
 800162e:	d008      	beq.n	8001642 <Timer1_Callback+0x5e>
                /* Flight controller was off */
                /* User turned it on */
                /* Turn on flight controller */
                HAL_GPIO_WritePin(PW_ON_OFF_DRIVER_OUTPUT_GPIO_Port, PW_ON_OFF_DRIVER_OUTPUT_Pin, 1);
 8001630:	2201      	movs	r2, #1
 8001632:	2110      	movs	r1, #16
 8001634:	481a      	ldr	r0, [pc, #104]	; (80016a0 <Timer1_Callback+0xbc>)
 8001636:	f002 ff05 	bl	8004444 <HAL_GPIO_WritePin>

                FlightController_running = true;
 800163a:	4b1a      	ldr	r3, [pc, #104]	; (80016a4 <Timer1_Callback+0xc0>)
 800163c:	2201      	movs	r2, #1
 800163e:	701a      	strb	r2, [r3, #0]
 8001640:	e014      	b.n	800166c <Timer1_Callback+0x88>
            } else {
                /* Flight controller was on */
                /* User turned it off */
                /* Suspend HeartbeatLight task and turn on-board LED on */
                vTaskSuspend(FlightController_HeartbeatLight_Handle);
 8001642:	4b19      	ldr	r3, [pc, #100]	; (80016a8 <Timer1_Callback+0xc4>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4618      	mov	r0, r3
 8001648:	f00b fbd4 	bl	800cdf4 <vTaskSuspend>
                HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 0);
 800164c:	2200      	movs	r2, #0
 800164e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001652:	4816      	ldr	r0, [pc, #88]	; (80016ac <Timer1_Callback+0xc8>)
 8001654:	f002 fef6 	bl	8004444 <HAL_GPIO_WritePin>

                FlightController_running = false;
 8001658:	4b12      	ldr	r3, [pc, #72]	; (80016a4 <Timer1_Callback+0xc0>)
 800165a:	2200      	movs	r2, #0
 800165c:	701a      	strb	r2, [r3, #0]

                /* Turn off flight controller */
                HAL_GPIO_WritePin(PW_ON_OFF_DRIVER_OUTPUT_GPIO_Port, PW_ON_OFF_DRIVER_OUTPUT_Pin, 0);
 800165e:	2200      	movs	r2, #0
 8001660:	2110      	movs	r1, #16
 8001662:	480f      	ldr	r0, [pc, #60]	; (80016a0 <Timer1_Callback+0xbc>)
 8001664:	f002 feee 	bl	8004444 <HAL_GPIO_WritePin>

                /* Next line will execute only if USB power is connected */
                /* Reset micro-controller */
                HAL_NVIC_SystemReset();
 8001668:	f002 fb59 	bl	8003d1e <HAL_NVIC_SystemReset>
            }
        }

        /* Stop Timer1 */
        xTimerStop(xTimer, 0);
 800166c:	2300      	movs	r3, #0
 800166e:	9300      	str	r3, [sp, #0]
 8001670:	2300      	movs	r3, #0
 8001672:	2200      	movs	r2, #0
 8001674:	2103      	movs	r1, #3
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	f00c fa3c 	bl	800daf4 <xTimerGenericCommand>
        vTimerSetTimerID(xTimer, (void *)0);
 800167c:	2100      	movs	r1, #0
 800167e:	6878      	ldr	r0, [r7, #4]
 8001680:	f00c fd5e 	bl	800e140 <vTimerSetTimerID>

        /* Reset running flag */
        Timer1_running = false;
 8001684:	4b0a      	ldr	r3, [pc, #40]	; (80016b0 <Timer1_Callback+0xcc>)
 8001686:	2200      	movs	r2, #0
 8001688:	701a      	strb	r2, [r3, #0]
    } else {
        /* Store the incremented count back into the timer's ID */
        vTimerSetTimerID(xTimer, (void *)ulCount);
    }
}
 800168a:	e004      	b.n	8001696 <Timer1_Callback+0xb2>
        vTimerSetTimerID(xTimer, (void *)ulCount);
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	4619      	mov	r1, r3
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f00c fd55 	bl	800e140 <vTimerSetTimerID>
}
 8001696:	bf00      	nop
 8001698:	3710      	adds	r7, #16
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	40020400 	.word	0x40020400
 80016a4:	20000329 	.word	0x20000329
 80016a8:	20000308 	.word	0x20000308
 80016ac:	40020800 	.word	0x40020800
 80016b0:	20000328 	.word	0x20000328

080016b4 <FlightController_Init>:

/* --- Public function implementation ---------------------------------------------------------- */
void FlightController_Init(void) {
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0

    /* Welcome message */
    LOG((uint8_t *)"Initializing Flight Controller...\r\n\n", LOG_INFORMATION);
 80016b8:	2100      	movs	r1, #0
 80016ba:	4803      	ldr	r0, [pc, #12]	; (80016c8 <FlightController_Init+0x14>)
 80016bc:	f001 fd6e 	bl	800319c <LOG>

    /* Create start-up tasks and timers */
    FreeRTOS_CreateStartUpTasks();
 80016c0:	f7ff fc48 	bl	8000f54 <FreeRTOS_CreateStartUpTasks>
}
 80016c4:	bf00      	nop
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	08011f08 	.word	0x08011f08

080016cc <vApplicationGetIdleTaskMemory>:

/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory(StaticTask_t ** ppxIdleTaskTCBBuffer, StackType_t ** ppxIdleTaskStackBuffer, uint32_t * pulIdleTaskStackSize) {
 80016cc:	b480      	push	{r7}
 80016ce:	b085      	sub	sp, #20
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	60f8      	str	r0, [r7, #12]
 80016d4:	60b9      	str	r1, [r7, #8]
 80016d6:	607a      	str	r2, [r7, #4]
    *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	4a07      	ldr	r2, [pc, #28]	; (80016f8 <vApplicationGetIdleTaskMemory+0x2c>)
 80016dc:	601a      	str	r2, [r3, #0]
    *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80016de:	68bb      	ldr	r3, [r7, #8]
 80016e0:	4a06      	ldr	r2, [pc, #24]	; (80016fc <vApplicationGetIdleTaskMemory+0x30>)
 80016e2:	601a      	str	r2, [r3, #0]
    *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2280      	movs	r2, #128	; 0x80
 80016e8:	601a      	str	r2, [r3, #0]
    /* place for user code */
}
 80016ea:	bf00      	nop
 80016ec:	3714      	adds	r7, #20
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr
 80016f6:	bf00      	nop
 80016f8:	20000360 	.word	0x20000360
 80016fc:	200003c4 	.word	0x200003c4

08001700 <vApplicationGetTimerTaskMemory>:

/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory(StaticTask_t ** ppxTimerTaskTCBBuffer, StackType_t ** ppxTimerTaskStackBuffer, uint32_t * pulTimerTaskStackSize) {
 8001700:	b480      	push	{r7}
 8001702:	b085      	sub	sp, #20
 8001704:	af00      	add	r7, sp, #0
 8001706:	60f8      	str	r0, [r7, #12]
 8001708:	60b9      	str	r1, [r7, #8]
 800170a:	607a      	str	r2, [r7, #4]
    *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	4a07      	ldr	r2, [pc, #28]	; (800172c <vApplicationGetTimerTaskMemory+0x2c>)
 8001710:	601a      	str	r2, [r3, #0]
    *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8001712:	68bb      	ldr	r3, [r7, #8]
 8001714:	4a06      	ldr	r2, [pc, #24]	; (8001730 <vApplicationGetTimerTaskMemory+0x30>)
 8001716:	601a      	str	r2, [r3, #0]
    *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800171e:	601a      	str	r2, [r3, #0]
    /* place for user code */
}
 8001720:	bf00      	nop
 8001722:	3714      	adds	r7, #20
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr
 800172c:	200005c4 	.word	0x200005c4
 8001730:	20000628 	.word	0x20000628

08001734 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001734:	b5b0      	push	{r4, r5, r7, lr}
 8001736:	b088      	sub	sp, #32
 8001738:	af00      	add	r7, sp, #0
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 800173a:	f001 fd91 	bl	8003260 <HAL_Init>

    /* USER CODE BEGIN Init */
    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 800173e:	f000 f827 	bl	8001790 <SystemClock_Config>

    /* USER CODE BEGIN SysInit */
    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8001742:	f000 f9cd 	bl	8001ae0 <MX_GPIO_Init>
    MX_DMA_Init();
 8001746:	f000 f9b1 	bl	8001aac <MX_DMA_Init>
    MX_USART2_UART_Init();
 800174a:	f000 f985 	bl	8001a58 <MX_USART2_UART_Init>
    MX_I2C1_Init();
 800174e:	f000 f8db 	bl	8001908 <MX_I2C1_Init>
    MX_TIM3_Init();
 8001752:	f000 f907 	bl	8001964 <MX_TIM3_Init>
    MX_ADC1_Init();
 8001756:	f000 f885 	bl	8001864 <MX_ADC1_Init>
    /* USER CODE BEGIN 2 */

    // Initialize Flight Controller
    FlightController_Init();
 800175a:	f7ff ffab 	bl	80016b4 <FlightController_Init>
    /* add queues, ... */
    /* USER CODE END RTOS_QUEUES */

    /* Create the thread(s) */
    /* definition and creation of defaultTask */
    osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800175e:	4b0a      	ldr	r3, [pc, #40]	; (8001788 <main+0x54>)
 8001760:	1d3c      	adds	r4, r7, #4
 8001762:	461d      	mov	r5, r3
 8001764:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001766:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001768:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800176c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001770:	1d3b      	adds	r3, r7, #4
 8001772:	2100      	movs	r1, #0
 8001774:	4618      	mov	r0, r3
 8001776:	f00a fae8 	bl	800bd4a <osThreadCreate>
 800177a:	4603      	mov	r3, r0
 800177c:	4a03      	ldr	r2, [pc, #12]	; (800178c <main+0x58>)
 800177e:	6013      	str	r3, [r2, #0]
    /* USER CODE BEGIN RTOS_THREADS */
    /* add threads, ... */
    /* USER CODE END RTOS_THREADS */

    /* Start scheduler */
    osKernelStart();
 8001780:	f00a fadc 	bl	800bd3c <osKernelStart>
    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    while (1) {
 8001784:	e7fe      	b.n	8001784 <main+0x50>
 8001786:	bf00      	nop
 8001788:	08011f3c 	.word	0x08011f3c
 800178c:	20000bb0 	.word	0x20000bb0

08001790 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001790:	b580      	push	{r7, lr}
 8001792:	b094      	sub	sp, #80	; 0x50
 8001794:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001796:	f107 0320 	add.w	r3, r7, #32
 800179a:	2230      	movs	r2, #48	; 0x30
 800179c:	2100      	movs	r1, #0
 800179e:	4618      	mov	r0, r3
 80017a0:	f00e faa3 	bl	800fcea <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017a4:	f107 030c 	add.w	r3, r7, #12
 80017a8:	2200      	movs	r2, #0
 80017aa:	601a      	str	r2, [r3, #0]
 80017ac:	605a      	str	r2, [r3, #4]
 80017ae:	609a      	str	r2, [r3, #8]
 80017b0:	60da      	str	r2, [r3, #12]
 80017b2:	611a      	str	r2, [r3, #16]

    /** Configure the main internal regulator output voltage
     */
    __HAL_RCC_PWR_CLK_ENABLE();
 80017b4:	2300      	movs	r3, #0
 80017b6:	60bb      	str	r3, [r7, #8]
 80017b8:	4b28      	ldr	r3, [pc, #160]	; (800185c <SystemClock_Config+0xcc>)
 80017ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017bc:	4a27      	ldr	r2, [pc, #156]	; (800185c <SystemClock_Config+0xcc>)
 80017be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017c2:	6413      	str	r3, [r2, #64]	; 0x40
 80017c4:	4b25      	ldr	r3, [pc, #148]	; (800185c <SystemClock_Config+0xcc>)
 80017c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017cc:	60bb      	str	r3, [r7, #8]
 80017ce:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80017d0:	2300      	movs	r3, #0
 80017d2:	607b      	str	r3, [r7, #4]
 80017d4:	4b22      	ldr	r3, [pc, #136]	; (8001860 <SystemClock_Config+0xd0>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80017dc:	4a20      	ldr	r2, [pc, #128]	; (8001860 <SystemClock_Config+0xd0>)
 80017de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80017e2:	6013      	str	r3, [r2, #0]
 80017e4:	4b1e      	ldr	r3, [pc, #120]	; (8001860 <SystemClock_Config+0xd0>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80017ec:	607b      	str	r3, [r7, #4]
 80017ee:	687b      	ldr	r3, [r7, #4]

    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017f0:	2301      	movs	r3, #1
 80017f2:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017f4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017f8:	627b      	str	r3, [r7, #36]	; 0x24
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017fa:	2302      	movs	r3, #2
 80017fc:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017fe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001802:	63fb      	str	r3, [r7, #60]	; 0x3c
    RCC_OscInitStruct.PLL.PLLM = 25;
 8001804:	2319      	movs	r3, #25
 8001806:	643b      	str	r3, [r7, #64]	; 0x40
    RCC_OscInitStruct.PLL.PLLN = 144;
 8001808:	2390      	movs	r3, #144	; 0x90
 800180a:	647b      	str	r3, [r7, #68]	; 0x44
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800180c:	2302      	movs	r3, #2
 800180e:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_OscInitStruct.PLL.PLLQ = 3;
 8001810:	2303      	movs	r3, #3
 8001812:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001814:	f107 0320 	add.w	r3, r7, #32
 8001818:	4618      	mov	r0, r3
 800181a:	f005 f869 	bl	80068f0 <HAL_RCC_OscConfig>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <SystemClock_Config+0x98>
        Error_Handler();
 8001824:	f000 f9ea 	bl	8001bfc <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001828:	230f      	movs	r3, #15
 800182a:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800182c:	2302      	movs	r3, #2
 800182e:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001830:	2300      	movs	r3, #0
 8001832:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001834:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001838:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800183a:	2300      	movs	r3, #0
 800183c:	61fb      	str	r3, [r7, #28]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 800183e:	f107 030c 	add.w	r3, r7, #12
 8001842:	2102      	movs	r1, #2
 8001844:	4618      	mov	r0, r3
 8001846:	f005 facb 	bl	8006de0 <HAL_RCC_ClockConfig>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <SystemClock_Config+0xc4>
        Error_Handler();
 8001850:	f000 f9d4 	bl	8001bfc <Error_Handler>
    }
}
 8001854:	bf00      	nop
 8001856:	3750      	adds	r7, #80	; 0x50
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	40023800 	.word	0x40023800
 8001860:	40007000 	.word	0x40007000

08001864 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8001864:	b580      	push	{r7, lr}
 8001866:	b084      	sub	sp, #16
 8001868:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN ADC1_Init 0 */

    /* USER CODE END ADC1_Init 0 */

    ADC_ChannelConfTypeDef sConfig = {0};
 800186a:	463b      	mov	r3, r7
 800186c:	2200      	movs	r2, #0
 800186e:	601a      	str	r2, [r3, #0]
 8001870:	605a      	str	r2, [r3, #4]
 8001872:	609a      	str	r2, [r3, #8]
 8001874:	60da      	str	r2, [r3, #12]

    /* USER CODE END ADC1_Init 1 */

    /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
     */
    hadc1.Instance = ADC1;
 8001876:	4b21      	ldr	r3, [pc, #132]	; (80018fc <MX_ADC1_Init+0x98>)
 8001878:	4a21      	ldr	r2, [pc, #132]	; (8001900 <MX_ADC1_Init+0x9c>)
 800187a:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800187c:	4b1f      	ldr	r3, [pc, #124]	; (80018fc <MX_ADC1_Init+0x98>)
 800187e:	2200      	movs	r2, #0
 8001880:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001882:	4b1e      	ldr	r3, [pc, #120]	; (80018fc <MX_ADC1_Init+0x98>)
 8001884:	2200      	movs	r2, #0
 8001886:	609a      	str	r2, [r3, #8]
    hadc1.Init.ScanConvMode = DISABLE;
 8001888:	4b1c      	ldr	r3, [pc, #112]	; (80018fc <MX_ADC1_Init+0x98>)
 800188a:	2200      	movs	r2, #0
 800188c:	611a      	str	r2, [r3, #16]
    hadc1.Init.ContinuousConvMode = DISABLE;
 800188e:	4b1b      	ldr	r3, [pc, #108]	; (80018fc <MX_ADC1_Init+0x98>)
 8001890:	2200      	movs	r2, #0
 8001892:	761a      	strb	r2, [r3, #24]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001894:	4b19      	ldr	r3, [pc, #100]	; (80018fc <MX_ADC1_Init+0x98>)
 8001896:	2200      	movs	r2, #0
 8001898:	f883 2020 	strb.w	r2, [r3, #32]
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800189c:	4b17      	ldr	r3, [pc, #92]	; (80018fc <MX_ADC1_Init+0x98>)
 800189e:	2200      	movs	r2, #0
 80018a0:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018a2:	4b16      	ldr	r3, [pc, #88]	; (80018fc <MX_ADC1_Init+0x98>)
 80018a4:	4a17      	ldr	r2, [pc, #92]	; (8001904 <MX_ADC1_Init+0xa0>)
 80018a6:	629a      	str	r2, [r3, #40]	; 0x28
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018a8:	4b14      	ldr	r3, [pc, #80]	; (80018fc <MX_ADC1_Init+0x98>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	60da      	str	r2, [r3, #12]
    hadc1.Init.NbrOfConversion = 1;
 80018ae:	4b13      	ldr	r3, [pc, #76]	; (80018fc <MX_ADC1_Init+0x98>)
 80018b0:	2201      	movs	r2, #1
 80018b2:	61da      	str	r2, [r3, #28]
    hadc1.Init.DMAContinuousRequests = DISABLE;
 80018b4:	4b11      	ldr	r3, [pc, #68]	; (80018fc <MX_ADC1_Init+0x98>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80018bc:	4b0f      	ldr	r3, [pc, #60]	; (80018fc <MX_ADC1_Init+0x98>)
 80018be:	2201      	movs	r2, #1
 80018c0:	615a      	str	r2, [r3, #20]
    if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 80018c2:	480e      	ldr	r0, [pc, #56]	; (80018fc <MX_ADC1_Init+0x98>)
 80018c4:	f001 fd62 	bl	800338c <HAL_ADC_Init>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <MX_ADC1_Init+0x6e>
        Error_Handler();
 80018ce:	f000 f995 	bl	8001bfc <Error_Handler>
    }

    /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
     */
    sConfig.Channel = ADC_CHANNEL_0;
 80018d2:	2300      	movs	r3, #0
 80018d4:	603b      	str	r3, [r7, #0]
    sConfig.Rank = 1;
 80018d6:	2301      	movs	r3, #1
 80018d8:	607b      	str	r3, [r7, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80018da:	2300      	movs	r3, #0
 80018dc:	60bb      	str	r3, [r7, #8]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80018de:	463b      	mov	r3, r7
 80018e0:	4619      	mov	r1, r3
 80018e2:	4806      	ldr	r0, [pc, #24]	; (80018fc <MX_ADC1_Init+0x98>)
 80018e4:	f001 fee2 	bl	80036ac <HAL_ADC_ConfigChannel>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <MX_ADC1_Init+0x8e>
        Error_Handler();
 80018ee:	f000 f985 	bl	8001bfc <Error_Handler>
    }
    /* USER CODE BEGIN ADC1_Init 2 */

    /* USER CODE END ADC1_Init 2 */
}
 80018f2:	bf00      	nop
 80018f4:	3710      	adds	r7, #16
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
 80018fa:	bf00      	nop
 80018fc:	20000a28 	.word	0x20000a28
 8001900:	40012000 	.word	0x40012000
 8001904:	0f000001 	.word	0x0f000001

08001908 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
    /* USER CODE END I2C1_Init 0 */

    /* USER CODE BEGIN I2C1_Init 1 */

    /* USER CODE END I2C1_Init 1 */
    hi2c1.Instance = I2C1;
 800190c:	4b12      	ldr	r3, [pc, #72]	; (8001958 <MX_I2C1_Init+0x50>)
 800190e:	4a13      	ldr	r2, [pc, #76]	; (800195c <MX_I2C1_Init+0x54>)
 8001910:	601a      	str	r2, [r3, #0]
    hi2c1.Init.ClockSpeed = 100000;
 8001912:	4b11      	ldr	r3, [pc, #68]	; (8001958 <MX_I2C1_Init+0x50>)
 8001914:	4a12      	ldr	r2, [pc, #72]	; (8001960 <MX_I2C1_Init+0x58>)
 8001916:	605a      	str	r2, [r3, #4]
    hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001918:	4b0f      	ldr	r3, [pc, #60]	; (8001958 <MX_I2C1_Init+0x50>)
 800191a:	2200      	movs	r2, #0
 800191c:	609a      	str	r2, [r3, #8]
    hi2c1.Init.OwnAddress1 = 0;
 800191e:	4b0e      	ldr	r3, [pc, #56]	; (8001958 <MX_I2C1_Init+0x50>)
 8001920:	2200      	movs	r2, #0
 8001922:	60da      	str	r2, [r3, #12]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001924:	4b0c      	ldr	r3, [pc, #48]	; (8001958 <MX_I2C1_Init+0x50>)
 8001926:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800192a:	611a      	str	r2, [r3, #16]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800192c:	4b0a      	ldr	r3, [pc, #40]	; (8001958 <MX_I2C1_Init+0x50>)
 800192e:	2200      	movs	r2, #0
 8001930:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2 = 0;
 8001932:	4b09      	ldr	r3, [pc, #36]	; (8001958 <MX_I2C1_Init+0x50>)
 8001934:	2200      	movs	r2, #0
 8001936:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001938:	4b07      	ldr	r3, [pc, #28]	; (8001958 <MX_I2C1_Init+0x50>)
 800193a:	2200      	movs	r2, #0
 800193c:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800193e:	4b06      	ldr	r3, [pc, #24]	; (8001958 <MX_I2C1_Init+0x50>)
 8001940:	2200      	movs	r2, #0
 8001942:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001944:	4804      	ldr	r0, [pc, #16]	; (8001958 <MX_I2C1_Init+0x50>)
 8001946:	f002 fd97 	bl	8004478 <HAL_I2C_Init>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <MX_I2C1_Init+0x4c>
        Error_Handler();
 8001950:	f000 f954 	bl	8001bfc <Error_Handler>
    }
    /* USER CODE BEGIN I2C1_Init 2 */

    /* USER CODE END I2C1_Init 2 */
}
 8001954:	bf00      	nop
 8001956:	bd80      	pop	{r7, pc}
 8001958:	20000a70 	.word	0x20000a70
 800195c:	40005400 	.word	0x40005400
 8001960:	000186a0 	.word	0x000186a0

08001964 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8001964:	b580      	push	{r7, lr}
 8001966:	b08a      	sub	sp, #40	; 0x28
 8001968:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM3_Init 0 */

    /* USER CODE END TIM3_Init 0 */

    TIM_MasterConfigTypeDef sMasterConfig = {0};
 800196a:	f107 0320 	add.w	r3, r7, #32
 800196e:	2200      	movs	r2, #0
 8001970:	601a      	str	r2, [r3, #0]
 8001972:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8001974:	1d3b      	adds	r3, r7, #4
 8001976:	2200      	movs	r2, #0
 8001978:	601a      	str	r2, [r3, #0]
 800197a:	605a      	str	r2, [r3, #4]
 800197c:	609a      	str	r2, [r3, #8]
 800197e:	60da      	str	r2, [r3, #12]
 8001980:	611a      	str	r2, [r3, #16]
 8001982:	615a      	str	r2, [r3, #20]
 8001984:	619a      	str	r2, [r3, #24]

    /* USER CODE BEGIN TIM3_Init 1 */

    /* USER CODE END TIM3_Init 1 */
    htim3.Instance = TIM3;
 8001986:	4b32      	ldr	r3, [pc, #200]	; (8001a50 <MX_TIM3_Init+0xec>)
 8001988:	4a32      	ldr	r2, [pc, #200]	; (8001a54 <MX_TIM3_Init+0xf0>)
 800198a:	601a      	str	r2, [r3, #0]
    htim3.Init.Prescaler = 0;
 800198c:	4b30      	ldr	r3, [pc, #192]	; (8001a50 <MX_TIM3_Init+0xec>)
 800198e:	2200      	movs	r2, #0
 8001990:	605a      	str	r2, [r3, #4]
    htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001992:	4b2f      	ldr	r3, [pc, #188]	; (8001a50 <MX_TIM3_Init+0xec>)
 8001994:	2200      	movs	r2, #0
 8001996:	609a      	str	r2, [r3, #8]
    htim3.Init.Period = 65535;
 8001998:	4b2d      	ldr	r3, [pc, #180]	; (8001a50 <MX_TIM3_Init+0xec>)
 800199a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800199e:	60da      	str	r2, [r3, #12]
    htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019a0:	4b2b      	ldr	r3, [pc, #172]	; (8001a50 <MX_TIM3_Init+0xec>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	611a      	str	r2, [r3, #16]
    htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019a6:	4b2a      	ldr	r3, [pc, #168]	; (8001a50 <MX_TIM3_Init+0xec>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 80019ac:	4828      	ldr	r0, [pc, #160]	; (8001a50 <MX_TIM3_Init+0xec>)
 80019ae:	f005 fbf7 	bl	80071a0 <HAL_TIM_PWM_Init>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <MX_TIM3_Init+0x58>
        Error_Handler();
 80019b8:	f000 f920 	bl	8001bfc <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019bc:	2300      	movs	r3, #0
 80019be:	623b      	str	r3, [r7, #32]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019c0:	2300      	movs	r3, #0
 80019c2:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK) {
 80019c4:	f107 0320 	add.w	r3, r7, #32
 80019c8:	4619      	mov	r1, r3
 80019ca:	4821      	ldr	r0, [pc, #132]	; (8001a50 <MX_TIM3_Init+0xec>)
 80019cc:	f005 ffdc 	bl	8007988 <HAL_TIMEx_MasterConfigSynchronization>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <MX_TIM3_Init+0x76>
        Error_Handler();
 80019d6:	f000 f911 	bl	8001bfc <Error_Handler>
    }
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019da:	2360      	movs	r3, #96	; 0x60
 80019dc:	607b      	str	r3, [r7, #4]
    sConfigOC.Pulse = 0;
 80019de:	2300      	movs	r3, #0
 80019e0:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019e2:	2300      	movs	r3, #0
 80019e4:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019e6:	2300      	movs	r3, #0
 80019e8:	617b      	str	r3, [r7, #20]
    if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 80019ea:	1d3b      	adds	r3, r7, #4
 80019ec:	2200      	movs	r2, #0
 80019ee:	4619      	mov	r1, r3
 80019f0:	4817      	ldr	r0, [pc, #92]	; (8001a50 <MX_TIM3_Init+0xec>)
 80019f2:	f005 fcd5 	bl	80073a0 <HAL_TIM_PWM_ConfigChannel>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d001      	beq.n	8001a00 <MX_TIM3_Init+0x9c>
        Error_Handler();
 80019fc:	f000 f8fe 	bl	8001bfc <Error_Handler>
    }
    if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) {
 8001a00:	1d3b      	adds	r3, r7, #4
 8001a02:	2204      	movs	r2, #4
 8001a04:	4619      	mov	r1, r3
 8001a06:	4812      	ldr	r0, [pc, #72]	; (8001a50 <MX_TIM3_Init+0xec>)
 8001a08:	f005 fcca 	bl	80073a0 <HAL_TIM_PWM_ConfigChannel>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <MX_TIM3_Init+0xb2>
        Error_Handler();
 8001a12:	f000 f8f3 	bl	8001bfc <Error_Handler>
    }
    if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) {
 8001a16:	1d3b      	adds	r3, r7, #4
 8001a18:	2208      	movs	r2, #8
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	480c      	ldr	r0, [pc, #48]	; (8001a50 <MX_TIM3_Init+0xec>)
 8001a1e:	f005 fcbf 	bl	80073a0 <HAL_TIM_PWM_ConfigChannel>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d001      	beq.n	8001a2c <MX_TIM3_Init+0xc8>
        Error_Handler();
 8001a28:	f000 f8e8 	bl	8001bfc <Error_Handler>
    }
    if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK) {
 8001a2c:	1d3b      	adds	r3, r7, #4
 8001a2e:	220c      	movs	r2, #12
 8001a30:	4619      	mov	r1, r3
 8001a32:	4807      	ldr	r0, [pc, #28]	; (8001a50 <MX_TIM3_Init+0xec>)
 8001a34:	f005 fcb4 	bl	80073a0 <HAL_TIM_PWM_ConfigChannel>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <MX_TIM3_Init+0xde>
        Error_Handler();
 8001a3e:	f000 f8dd 	bl	8001bfc <Error_Handler>
    }
    /* USER CODE BEGIN TIM3_Init 2 */

    /* USER CODE END TIM3_Init 2 */
    HAL_TIM_MspPostInit(&htim3);
 8001a42:	4803      	ldr	r0, [pc, #12]	; (8001a50 <MX_TIM3_Init+0xec>)
 8001a44:	f000 f9bc 	bl	8001dc0 <HAL_TIM_MspPostInit>
}
 8001a48:	bf00      	nop
 8001a4a:	3728      	adds	r7, #40	; 0x28
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	20000ac4 	.word	0x20000ac4
 8001a54:	40000400 	.word	0x40000400

08001a58 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN USART2_Init 0 */
    /* USER CODE END USART2_Init 0 */

    /* USER CODE BEGIN USART2_Init 1 */
    /* USER CODE END USART2_Init 1 */
    huart2.Instance = USART2;
 8001a5c:	4b11      	ldr	r3, [pc, #68]	; (8001aa4 <MX_USART2_UART_Init+0x4c>)
 8001a5e:	4a12      	ldr	r2, [pc, #72]	; (8001aa8 <MX_USART2_UART_Init+0x50>)
 8001a60:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 8001a62:	4b10      	ldr	r3, [pc, #64]	; (8001aa4 <MX_USART2_UART_Init+0x4c>)
 8001a64:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a68:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a6a:	4b0e      	ldr	r3, [pc, #56]	; (8001aa4 <MX_USART2_UART_Init+0x4c>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 8001a70:	4b0c      	ldr	r3, [pc, #48]	; (8001aa4 <MX_USART2_UART_Init+0x4c>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 8001a76:	4b0b      	ldr	r3, [pc, #44]	; (8001aa4 <MX_USART2_UART_Init+0x4c>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_RX;
 8001a7c:	4b09      	ldr	r3, [pc, #36]	; (8001aa4 <MX_USART2_UART_Init+0x4c>)
 8001a7e:	2204      	movs	r2, #4
 8001a80:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a82:	4b08      	ldr	r3, [pc, #32]	; (8001aa4 <MX_USART2_UART_Init+0x4c>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a88:	4b06      	ldr	r3, [pc, #24]	; (8001aa4 <MX_USART2_UART_Init+0x4c>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK) {
 8001a8e:	4805      	ldr	r0, [pc, #20]	; (8001aa4 <MX_USART2_UART_Init+0x4c>)
 8001a90:	f005 ffe8 	bl	8007a64 <HAL_UART_Init>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <MX_USART2_UART_Init+0x46>
        Error_Handler();
 8001a9a:	f000 f8af 	bl	8001bfc <Error_Handler>
    }
    /* USER CODE BEGIN USART2_Init 2 */
    /* USER CODE END USART2_Init 2 */
}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	20000b0c 	.word	0x20000b0c
 8001aa8:	40004400 	.word	0x40004400

08001aac <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0

    /* DMA controller clock enable */
    __HAL_RCC_DMA1_CLK_ENABLE();
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	607b      	str	r3, [r7, #4]
 8001ab6:	4b09      	ldr	r3, [pc, #36]	; (8001adc <MX_DMA_Init+0x30>)
 8001ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aba:	4a08      	ldr	r2, [pc, #32]	; (8001adc <MX_DMA_Init+0x30>)
 8001abc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ac0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ac2:	4b06      	ldr	r3, [pc, #24]	; (8001adc <MX_DMA_Init+0x30>)
 8001ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001aca:	607b      	str	r3, [r7, #4]
 8001acc:	687b      	ldr	r3, [r7, #4]
}
 8001ace:	bf00      	nop
 8001ad0:	370c      	adds	r7, #12
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad8:	4770      	bx	lr
 8001ada:	bf00      	nop
 8001adc:	40023800 	.word	0x40023800

08001ae0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b08a      	sub	sp, #40	; 0x28
 8001ae4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae6:	f107 0314 	add.w	r3, r7, #20
 8001aea:	2200      	movs	r2, #0
 8001aec:	601a      	str	r2, [r3, #0]
 8001aee:	605a      	str	r2, [r3, #4]
 8001af0:	609a      	str	r2, [r3, #8]
 8001af2:	60da      	str	r2, [r3, #12]
 8001af4:	611a      	str	r2, [r3, #16]
    /* USER CODE BEGIN MX_GPIO_Init_1 */
    /* USER CODE END MX_GPIO_Init_1 */

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001af6:	2300      	movs	r3, #0
 8001af8:	613b      	str	r3, [r7, #16]
 8001afa:	4b38      	ldr	r3, [pc, #224]	; (8001bdc <MX_GPIO_Init+0xfc>)
 8001afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afe:	4a37      	ldr	r2, [pc, #220]	; (8001bdc <MX_GPIO_Init+0xfc>)
 8001b00:	f043 0304 	orr.w	r3, r3, #4
 8001b04:	6313      	str	r3, [r2, #48]	; 0x30
 8001b06:	4b35      	ldr	r3, [pc, #212]	; (8001bdc <MX_GPIO_Init+0xfc>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0a:	f003 0304 	and.w	r3, r3, #4
 8001b0e:	613b      	str	r3, [r7, #16]
 8001b10:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b12:	2300      	movs	r3, #0
 8001b14:	60fb      	str	r3, [r7, #12]
 8001b16:	4b31      	ldr	r3, [pc, #196]	; (8001bdc <MX_GPIO_Init+0xfc>)
 8001b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1a:	4a30      	ldr	r2, [pc, #192]	; (8001bdc <MX_GPIO_Init+0xfc>)
 8001b1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b20:	6313      	str	r3, [r2, #48]	; 0x30
 8001b22:	4b2e      	ldr	r3, [pc, #184]	; (8001bdc <MX_GPIO_Init+0xfc>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b2a:	60fb      	str	r3, [r7, #12]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b2e:	2300      	movs	r3, #0
 8001b30:	60bb      	str	r3, [r7, #8]
 8001b32:	4b2a      	ldr	r3, [pc, #168]	; (8001bdc <MX_GPIO_Init+0xfc>)
 8001b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b36:	4a29      	ldr	r2, [pc, #164]	; (8001bdc <MX_GPIO_Init+0xfc>)
 8001b38:	f043 0301 	orr.w	r3, r3, #1
 8001b3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b3e:	4b27      	ldr	r3, [pc, #156]	; (8001bdc <MX_GPIO_Init+0xfc>)
 8001b40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b42:	f003 0301 	and.w	r3, r3, #1
 8001b46:	60bb      	str	r3, [r7, #8]
 8001b48:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	607b      	str	r3, [r7, #4]
 8001b4e:	4b23      	ldr	r3, [pc, #140]	; (8001bdc <MX_GPIO_Init+0xfc>)
 8001b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b52:	4a22      	ldr	r2, [pc, #136]	; (8001bdc <MX_GPIO_Init+0xfc>)
 8001b54:	f043 0302 	orr.w	r3, r3, #2
 8001b58:	6313      	str	r3, [r2, #48]	; 0x30
 8001b5a:	4b20      	ldr	r3, [pc, #128]	; (8001bdc <MX_GPIO_Init+0xfc>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5e:	f003 0302 	and.w	r3, r3, #2
 8001b62:	607b      	str	r3, [r7, #4]
 8001b64:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOC, LED_Pin | LED4_Pin, GPIO_PIN_RESET);
 8001b66:	2200      	movs	r2, #0
 8001b68:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8001b6c:	481c      	ldr	r0, [pc, #112]	; (8001be0 <MX_GPIO_Init+0x100>)
 8001b6e:	f002 fc69 	bl	8004444 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOB, LED1_Pin | LED3_Pin | PW_ON_OFF_DRIVER_OUTPUT_Pin | LED2_Pin, GPIO_PIN_RESET);
 8001b72:	2200      	movs	r2, #0
 8001b74:	f241 1114 	movw	r1, #4372	; 0x1114
 8001b78:	481a      	ldr	r0, [pc, #104]	; (8001be4 <MX_GPIO_Init+0x104>)
 8001b7a:	f002 fc63 	bl	8004444 <HAL_GPIO_WritePin>

    /*Configure GPIO pins : LED_Pin LED4_Pin */
    GPIO_InitStruct.Pin = LED_Pin | LED4_Pin;
 8001b7e:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001b82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b84:	2301      	movs	r3, #1
 8001b86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b90:	f107 0314 	add.w	r3, r7, #20
 8001b94:	4619      	mov	r1, r3
 8001b96:	4812      	ldr	r0, [pc, #72]	; (8001be0 <MX_GPIO_Init+0x100>)
 8001b98:	f002 fab8 	bl	800410c <HAL_GPIO_Init>

    /*Configure GPIO pins : LED1_Pin LED3_Pin PW_ON_OFF_DRIVER_OUTPUT_Pin LED2_Pin */
    GPIO_InitStruct.Pin = LED1_Pin | LED3_Pin | PW_ON_OFF_DRIVER_OUTPUT_Pin | LED2_Pin;
 8001b9c:	f241 1314 	movw	r3, #4372	; 0x1114
 8001ba0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001baa:	2300      	movs	r3, #0
 8001bac:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bae:	f107 0314 	add.w	r3, r7, #20
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	480b      	ldr	r0, [pc, #44]	; (8001be4 <MX_GPIO_Init+0x104>)
 8001bb6:	f002 faa9 	bl	800410c <HAL_GPIO_Init>

    /*Configure GPIO pin : PW_ON_OFF_DRIVER_INPUT_Pin */
    GPIO_InitStruct.Pin = PW_ON_OFF_DRIVER_INPUT_Pin;
 8001bba:	2320      	movs	r3, #32
 8001bbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PW_ON_OFF_DRIVER_INPUT_GPIO_Port, &GPIO_InitStruct);
 8001bc6:	f107 0314 	add.w	r3, r7, #20
 8001bca:	4619      	mov	r1, r3
 8001bcc:	4805      	ldr	r0, [pc, #20]	; (8001be4 <MX_GPIO_Init+0x104>)
 8001bce:	f002 fa9d 	bl	800410c <HAL_GPIO_Init>

    /* USER CODE BEGIN MX_GPIO_Init_2 */
    /* USER CODE END MX_GPIO_Init_2 */
}
 8001bd2:	bf00      	nop
 8001bd4:	3728      	adds	r7, #40	; 0x28
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	40023800 	.word	0x40023800
 8001be0:	40020800 	.word	0x40020800
 8001be4:	40020400 	.word	0x40020400

08001be8 <StartDefaultTask>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument) {
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
    /* init code for USB_DEVICE */
    MX_USB_DEVICE_Init();
 8001bf0:	f00c fd36 	bl	800e660 <MX_USB_DEVICE_Init>
    /* USER CODE BEGIN 5 */
    /* Infinite loop */
    for (;;) {
        osDelay(1);
 8001bf4:	2001      	movs	r0, #1
 8001bf6:	f00a f8f4 	bl	800bde2 <osDelay>
 8001bfa:	e7fb      	b.n	8001bf4 <StartDefaultTask+0xc>

08001bfc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN Error_Handler_Debug */
    /* USER CODE END Error_Handler_Debug */
}
 8001c00:	bf00      	nop
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
	...

08001c0c <HAL_MspInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef * htim);
/**
 * Initializes the Global MSP.
 */
void HAL_MspInit(void) {
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN MspInit 0 */

    /* USER CODE END MspInit 0 */

    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c12:	2300      	movs	r3, #0
 8001c14:	607b      	str	r3, [r7, #4]
 8001c16:	4b12      	ldr	r3, [pc, #72]	; (8001c60 <HAL_MspInit+0x54>)
 8001c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c1a:	4a11      	ldr	r2, [pc, #68]	; (8001c60 <HAL_MspInit+0x54>)
 8001c1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c20:	6453      	str	r3, [r2, #68]	; 0x44
 8001c22:	4b0f      	ldr	r3, [pc, #60]	; (8001c60 <HAL_MspInit+0x54>)
 8001c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c2a:	607b      	str	r3, [r7, #4]
 8001c2c:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_PWR_CLK_ENABLE();
 8001c2e:	2300      	movs	r3, #0
 8001c30:	603b      	str	r3, [r7, #0]
 8001c32:	4b0b      	ldr	r3, [pc, #44]	; (8001c60 <HAL_MspInit+0x54>)
 8001c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c36:	4a0a      	ldr	r2, [pc, #40]	; (8001c60 <HAL_MspInit+0x54>)
 8001c38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c3c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c3e:	4b08      	ldr	r3, [pc, #32]	; (8001c60 <HAL_MspInit+0x54>)
 8001c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c46:	603b      	str	r3, [r7, #0]
 8001c48:	683b      	ldr	r3, [r7, #0]

    /* System interrupt init*/
    /* PendSV_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	210f      	movs	r1, #15
 8001c4e:	f06f 0001 	mvn.w	r0, #1
 8001c52:	f002 f83a 	bl	8003cca <HAL_NVIC_SetPriority>

    /* USER CODE BEGIN MspInit 1 */

    /* USER CODE END MspInit 1 */
}
 8001c56:	bf00      	nop
 8001c58:	3708      	adds	r7, #8
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	40023800 	.word	0x40023800

08001c64 <HAL_ADC_MspInit>:
 * @brief ADC MSP Initialization
 * This function configures the hardware resources used in this example
 * @param hadc: ADC handle pointer
 * @retval None
 */
void HAL_ADC_MspInit(ADC_HandleTypeDef * hadc) {
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b08a      	sub	sp, #40	; 0x28
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c6c:	f107 0314 	add.w	r3, r7, #20
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	605a      	str	r2, [r3, #4]
 8001c76:	609a      	str	r2, [r3, #8]
 8001c78:	60da      	str	r2, [r3, #12]
 8001c7a:	611a      	str	r2, [r3, #16]
    if (hadc->Instance == ADC1) {
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a17      	ldr	r2, [pc, #92]	; (8001ce0 <HAL_ADC_MspInit+0x7c>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d127      	bne.n	8001cd6 <HAL_ADC_MspInit+0x72>
        /* USER CODE BEGIN ADC1_MspInit 0 */

        /* USER CODE END ADC1_MspInit 0 */
        /* Peripheral clock enable */
        __HAL_RCC_ADC1_CLK_ENABLE();
 8001c86:	2300      	movs	r3, #0
 8001c88:	613b      	str	r3, [r7, #16]
 8001c8a:	4b16      	ldr	r3, [pc, #88]	; (8001ce4 <HAL_ADC_MspInit+0x80>)
 8001c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c8e:	4a15      	ldr	r2, [pc, #84]	; (8001ce4 <HAL_ADC_MspInit+0x80>)
 8001c90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c94:	6453      	str	r3, [r2, #68]	; 0x44
 8001c96:	4b13      	ldr	r3, [pc, #76]	; (8001ce4 <HAL_ADC_MspInit+0x80>)
 8001c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c9e:	613b      	str	r3, [r7, #16]
 8001ca0:	693b      	ldr	r3, [r7, #16]

        __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	60fb      	str	r3, [r7, #12]
 8001ca6:	4b0f      	ldr	r3, [pc, #60]	; (8001ce4 <HAL_ADC_MspInit+0x80>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001caa:	4a0e      	ldr	r2, [pc, #56]	; (8001ce4 <HAL_ADC_MspInit+0x80>)
 8001cac:	f043 0301 	orr.w	r3, r3, #1
 8001cb0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cb2:	4b0c      	ldr	r3, [pc, #48]	; (8001ce4 <HAL_ADC_MspInit+0x80>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb6:	f003 0301 	and.w	r3, r3, #1
 8001cba:	60fb      	str	r3, [r7, #12]
 8001cbc:	68fb      	ldr	r3, [r7, #12]
        /**ADC1 GPIO Configuration
        PA0-WKUP     ------> ADC1_IN0
        */
        GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	61fb      	str	r3, [r7, #28]
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cca:	f107 0314 	add.w	r3, r7, #20
 8001cce:	4619      	mov	r1, r3
 8001cd0:	4805      	ldr	r0, [pc, #20]	; (8001ce8 <HAL_ADC_MspInit+0x84>)
 8001cd2:	f002 fa1b 	bl	800410c <HAL_GPIO_Init>

        /* USER CODE BEGIN ADC1_MspInit 1 */

        /* USER CODE END ADC1_MspInit 1 */
    }
}
 8001cd6:	bf00      	nop
 8001cd8:	3728      	adds	r7, #40	; 0x28
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	40012000 	.word	0x40012000
 8001ce4:	40023800 	.word	0x40023800
 8001ce8:	40020000 	.word	0x40020000

08001cec <HAL_I2C_MspInit>:
 * @brief I2C MSP Initialization
 * This function configures the hardware resources used in this example
 * @param hi2c: I2C handle pointer
 * @retval None
 */
void HAL_I2C_MspInit(I2C_HandleTypeDef * hi2c) {
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b08a      	sub	sp, #40	; 0x28
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf4:	f107 0314 	add.w	r3, r7, #20
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	601a      	str	r2, [r3, #0]
 8001cfc:	605a      	str	r2, [r3, #4]
 8001cfe:	609a      	str	r2, [r3, #8]
 8001d00:	60da      	str	r2, [r3, #12]
 8001d02:	611a      	str	r2, [r3, #16]
    if (hi2c->Instance == I2C1) {
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a19      	ldr	r2, [pc, #100]	; (8001d70 <HAL_I2C_MspInit+0x84>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d12b      	bne.n	8001d66 <HAL_I2C_MspInit+0x7a>
        /* USER CODE BEGIN I2C1_MspInit 0 */

        /* USER CODE END I2C1_MspInit 0 */

        __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d0e:	2300      	movs	r3, #0
 8001d10:	613b      	str	r3, [r7, #16]
 8001d12:	4b18      	ldr	r3, [pc, #96]	; (8001d74 <HAL_I2C_MspInit+0x88>)
 8001d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d16:	4a17      	ldr	r2, [pc, #92]	; (8001d74 <HAL_I2C_MspInit+0x88>)
 8001d18:	f043 0302 	orr.w	r3, r3, #2
 8001d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d1e:	4b15      	ldr	r3, [pc, #84]	; (8001d74 <HAL_I2C_MspInit+0x88>)
 8001d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d22:	f003 0302 	and.w	r3, r3, #2
 8001d26:	613b      	str	r3, [r7, #16]
 8001d28:	693b      	ldr	r3, [r7, #16]
        /**I2C1 GPIO Configuration
        PB6     ------> I2C1_SCL
        PB7     ------> I2C1_SDA
        */
        GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8001d2a:	23c0      	movs	r3, #192	; 0xc0
 8001d2c:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d2e:	2312      	movs	r3, #18
 8001d30:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d32:	2300      	movs	r3, #0
 8001d34:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d36:	2303      	movs	r3, #3
 8001d38:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d3a:	2304      	movs	r3, #4
 8001d3c:	627b      	str	r3, [r7, #36]	; 0x24
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d3e:	f107 0314 	add.w	r3, r7, #20
 8001d42:	4619      	mov	r1, r3
 8001d44:	480c      	ldr	r0, [pc, #48]	; (8001d78 <HAL_I2C_MspInit+0x8c>)
 8001d46:	f002 f9e1 	bl	800410c <HAL_GPIO_Init>

        /* Peripheral clock enable */
        __HAL_RCC_I2C1_CLK_ENABLE();
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	60fb      	str	r3, [r7, #12]
 8001d4e:	4b09      	ldr	r3, [pc, #36]	; (8001d74 <HAL_I2C_MspInit+0x88>)
 8001d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d52:	4a08      	ldr	r2, [pc, #32]	; (8001d74 <HAL_I2C_MspInit+0x88>)
 8001d54:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d58:	6413      	str	r3, [r2, #64]	; 0x40
 8001d5a:	4b06      	ldr	r3, [pc, #24]	; (8001d74 <HAL_I2C_MspInit+0x88>)
 8001d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d62:	60fb      	str	r3, [r7, #12]
 8001d64:	68fb      	ldr	r3, [r7, #12]
        /* USER CODE BEGIN I2C1_MspInit 1 */

        /* USER CODE END I2C1_MspInit 1 */
    }
}
 8001d66:	bf00      	nop
 8001d68:	3728      	adds	r7, #40	; 0x28
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40005400 	.word	0x40005400
 8001d74:	40023800 	.word	0x40023800
 8001d78:	40020400 	.word	0x40020400

08001d7c <HAL_TIM_PWM_MspInit>:
 * @brief TIM_PWM MSP Initialization
 * This function configures the hardware resources used in this example
 * @param htim_pwm: TIM_PWM handle pointer
 * @retval None
 */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef * htim_pwm) {
 8001d7c:	b480      	push	{r7}
 8001d7e:	b085      	sub	sp, #20
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
    if (htim_pwm->Instance == TIM3) {
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	4a0b      	ldr	r2, [pc, #44]	; (8001db8 <HAL_TIM_PWM_MspInit+0x3c>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d10d      	bne.n	8001daa <HAL_TIM_PWM_MspInit+0x2e>
        /* USER CODE BEGIN TIM3_MspInit 0 */

        /* USER CODE END TIM3_MspInit 0 */
        /* Peripheral clock enable */
        __HAL_RCC_TIM3_CLK_ENABLE();
 8001d8e:	2300      	movs	r3, #0
 8001d90:	60fb      	str	r3, [r7, #12]
 8001d92:	4b0a      	ldr	r3, [pc, #40]	; (8001dbc <HAL_TIM_PWM_MspInit+0x40>)
 8001d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d96:	4a09      	ldr	r2, [pc, #36]	; (8001dbc <HAL_TIM_PWM_MspInit+0x40>)
 8001d98:	f043 0302 	orr.w	r3, r3, #2
 8001d9c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d9e:	4b07      	ldr	r3, [pc, #28]	; (8001dbc <HAL_TIM_PWM_MspInit+0x40>)
 8001da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da2:	f003 0302 	and.w	r3, r3, #2
 8001da6:	60fb      	str	r3, [r7, #12]
 8001da8:	68fb      	ldr	r3, [r7, #12]
        /* USER CODE BEGIN TIM3_MspInit 1 */

        /* USER CODE END TIM3_MspInit 1 */
    }
}
 8001daa:	bf00      	nop
 8001dac:	3714      	adds	r7, #20
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	40000400 	.word	0x40000400
 8001dbc:	40023800 	.word	0x40023800

08001dc0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef * htim) {
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b08a      	sub	sp, #40	; 0x28
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dc8:	f107 0314 	add.w	r3, r7, #20
 8001dcc:	2200      	movs	r2, #0
 8001dce:	601a      	str	r2, [r3, #0]
 8001dd0:	605a      	str	r2, [r3, #4]
 8001dd2:	609a      	str	r2, [r3, #8]
 8001dd4:	60da      	str	r2, [r3, #12]
 8001dd6:	611a      	str	r2, [r3, #16]
    if (htim->Instance == TIM3) {
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a21      	ldr	r2, [pc, #132]	; (8001e64 <HAL_TIM_MspPostInit+0xa4>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d13b      	bne.n	8001e5a <HAL_TIM_MspPostInit+0x9a>
        /* USER CODE BEGIN TIM3_MspPostInit 0 */

        /* USER CODE END TIM3_MspPostInit 0 */

        __HAL_RCC_GPIOA_CLK_ENABLE();
 8001de2:	2300      	movs	r3, #0
 8001de4:	613b      	str	r3, [r7, #16]
 8001de6:	4b20      	ldr	r3, [pc, #128]	; (8001e68 <HAL_TIM_MspPostInit+0xa8>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dea:	4a1f      	ldr	r2, [pc, #124]	; (8001e68 <HAL_TIM_MspPostInit+0xa8>)
 8001dec:	f043 0301 	orr.w	r3, r3, #1
 8001df0:	6313      	str	r3, [r2, #48]	; 0x30
 8001df2:	4b1d      	ldr	r3, [pc, #116]	; (8001e68 <HAL_TIM_MspPostInit+0xa8>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df6:	f003 0301 	and.w	r3, r3, #1
 8001dfa:	613b      	str	r3, [r7, #16]
 8001dfc:	693b      	ldr	r3, [r7, #16]
        __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dfe:	2300      	movs	r3, #0
 8001e00:	60fb      	str	r3, [r7, #12]
 8001e02:	4b19      	ldr	r3, [pc, #100]	; (8001e68 <HAL_TIM_MspPostInit+0xa8>)
 8001e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e06:	4a18      	ldr	r2, [pc, #96]	; (8001e68 <HAL_TIM_MspPostInit+0xa8>)
 8001e08:	f043 0302 	orr.w	r3, r3, #2
 8001e0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e0e:	4b16      	ldr	r3, [pc, #88]	; (8001e68 <HAL_TIM_MspPostInit+0xa8>)
 8001e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e12:	f003 0302 	and.w	r3, r3, #2
 8001e16:	60fb      	str	r3, [r7, #12]
 8001e18:	68fb      	ldr	r3, [r7, #12]
        PA6     ------> TIM3_CH1
        PA7     ------> TIM3_CH2
        PB0     ------> TIM3_CH3
        PB1     ------> TIM3_CH4
        */
        GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8001e1a:	23c0      	movs	r3, #192	; 0xc0
 8001e1c:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e1e:	2302      	movs	r3, #2
 8001e20:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e22:	2300      	movs	r3, #0
 8001e24:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e26:	2300      	movs	r3, #0
 8001e28:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e2a:	2302      	movs	r3, #2
 8001e2c:	627b      	str	r3, [r7, #36]	; 0x24
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e2e:	f107 0314 	add.w	r3, r7, #20
 8001e32:	4619      	mov	r1, r3
 8001e34:	480d      	ldr	r0, [pc, #52]	; (8001e6c <HAL_TIM_MspPostInit+0xac>)
 8001e36:	f002 f969 	bl	800410c <HAL_GPIO_Init>

        GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8001e3a:	2303      	movs	r3, #3
 8001e3c:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e3e:	2302      	movs	r3, #2
 8001e40:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e42:	2300      	movs	r3, #0
 8001e44:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e46:	2300      	movs	r3, #0
 8001e48:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e4a:	2302      	movs	r3, #2
 8001e4c:	627b      	str	r3, [r7, #36]	; 0x24
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e4e:	f107 0314 	add.w	r3, r7, #20
 8001e52:	4619      	mov	r1, r3
 8001e54:	4806      	ldr	r0, [pc, #24]	; (8001e70 <HAL_TIM_MspPostInit+0xb0>)
 8001e56:	f002 f959 	bl	800410c <HAL_GPIO_Init>

        /* USER CODE BEGIN TIM3_MspPostInit 1 */

        /* USER CODE END TIM3_MspPostInit 1 */
    }
}
 8001e5a:	bf00      	nop
 8001e5c:	3728      	adds	r7, #40	; 0x28
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	40000400 	.word	0x40000400
 8001e68:	40023800 	.word	0x40023800
 8001e6c:	40020000 	.word	0x40020000
 8001e70:	40020400 	.word	0x40020400

08001e74 <HAL_UART_MspInit>:
 * @brief UART MSP Initialization
 * This function configures the hardware resources used in this example
 * @param huart: UART handle pointer
 * @retval None
 */
void HAL_UART_MspInit(UART_HandleTypeDef * huart) {
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b08a      	sub	sp, #40	; 0x28
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e7c:	f107 0314 	add.w	r3, r7, #20
 8001e80:	2200      	movs	r2, #0
 8001e82:	601a      	str	r2, [r3, #0]
 8001e84:	605a      	str	r2, [r3, #4]
 8001e86:	609a      	str	r2, [r3, #8]
 8001e88:	60da      	str	r2, [r3, #12]
 8001e8a:	611a      	str	r2, [r3, #16]
    if (huart->Instance == USART2) {
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a31      	ldr	r2, [pc, #196]	; (8001f58 <HAL_UART_MspInit+0xe4>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d15b      	bne.n	8001f4e <HAL_UART_MspInit+0xda>
        /* USER CODE BEGIN USART2_MspInit 0 */

        /* USER CODE END USART2_MspInit 0 */
        /* Peripheral clock enable */
        __HAL_RCC_USART2_CLK_ENABLE();
 8001e96:	2300      	movs	r3, #0
 8001e98:	613b      	str	r3, [r7, #16]
 8001e9a:	4b30      	ldr	r3, [pc, #192]	; (8001f5c <HAL_UART_MspInit+0xe8>)
 8001e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9e:	4a2f      	ldr	r2, [pc, #188]	; (8001f5c <HAL_UART_MspInit+0xe8>)
 8001ea0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ea4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ea6:	4b2d      	ldr	r3, [pc, #180]	; (8001f5c <HAL_UART_MspInit+0xe8>)
 8001ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eae:	613b      	str	r3, [r7, #16]
 8001eb0:	693b      	ldr	r3, [r7, #16]

        __HAL_RCC_GPIOA_CLK_ENABLE();
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	60fb      	str	r3, [r7, #12]
 8001eb6:	4b29      	ldr	r3, [pc, #164]	; (8001f5c <HAL_UART_MspInit+0xe8>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eba:	4a28      	ldr	r2, [pc, #160]	; (8001f5c <HAL_UART_MspInit+0xe8>)
 8001ebc:	f043 0301 	orr.w	r3, r3, #1
 8001ec0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ec2:	4b26      	ldr	r3, [pc, #152]	; (8001f5c <HAL_UART_MspInit+0xe8>)
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec6:	f003 0301 	and.w	r3, r3, #1
 8001eca:	60fb      	str	r3, [r7, #12]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
        /**USART2 GPIO Configuration
        PA2     ------> USART2_TX
        PA3     ------> USART2_RX
        */
        GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 8001ece:	230c      	movs	r3, #12
 8001ed0:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed2:	2302      	movs	r3, #2
 8001ed4:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eda:	2303      	movs	r3, #3
 8001edc:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ede:	2307      	movs	r3, #7
 8001ee0:	627b      	str	r3, [r7, #36]	; 0x24
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ee2:	f107 0314 	add.w	r3, r7, #20
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	481d      	ldr	r0, [pc, #116]	; (8001f60 <HAL_UART_MspInit+0xec>)
 8001eea:	f002 f90f 	bl	800410c <HAL_GPIO_Init>

        /* USART2 DMA Init */
        /* USART2_RX Init */
        hdma_usart2_rx.Instance = DMA1_Stream5;
 8001eee:	4b1d      	ldr	r3, [pc, #116]	; (8001f64 <HAL_UART_MspInit+0xf0>)
 8001ef0:	4a1d      	ldr	r2, [pc, #116]	; (8001f68 <HAL_UART_MspInit+0xf4>)
 8001ef2:	601a      	str	r2, [r3, #0]
        hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001ef4:	4b1b      	ldr	r3, [pc, #108]	; (8001f64 <HAL_UART_MspInit+0xf0>)
 8001ef6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001efa:	605a      	str	r2, [r3, #4]
        hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001efc:	4b19      	ldr	r3, [pc, #100]	; (8001f64 <HAL_UART_MspInit+0xf0>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	609a      	str	r2, [r3, #8]
        hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f02:	4b18      	ldr	r3, [pc, #96]	; (8001f64 <HAL_UART_MspInit+0xf0>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	60da      	str	r2, [r3, #12]
        hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001f08:	4b16      	ldr	r3, [pc, #88]	; (8001f64 <HAL_UART_MspInit+0xf0>)
 8001f0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f0e:	611a      	str	r2, [r3, #16]
        hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f10:	4b14      	ldr	r3, [pc, #80]	; (8001f64 <HAL_UART_MspInit+0xf0>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	615a      	str	r2, [r3, #20]
        hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f16:	4b13      	ldr	r3, [pc, #76]	; (8001f64 <HAL_UART_MspInit+0xf0>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	619a      	str	r2, [r3, #24]
        hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001f1c:	4b11      	ldr	r3, [pc, #68]	; (8001f64 <HAL_UART_MspInit+0xf0>)
 8001f1e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f22:	61da      	str	r2, [r3, #28]
        hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001f24:	4b0f      	ldr	r3, [pc, #60]	; (8001f64 <HAL_UART_MspInit+0xf0>)
 8001f26:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001f2a:	621a      	str	r2, [r3, #32]
        hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001f2c:	4b0d      	ldr	r3, [pc, #52]	; (8001f64 <HAL_UART_MspInit+0xf0>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	625a      	str	r2, [r3, #36]	; 0x24
        if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK) {
 8001f32:	480c      	ldr	r0, [pc, #48]	; (8001f64 <HAL_UART_MspInit+0xf0>)
 8001f34:	f001 ff04 	bl	8003d40 <HAL_DMA_Init>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <HAL_UART_MspInit+0xce>
            Error_Handler();
 8001f3e:	f7ff fe5d 	bl	8001bfc <Error_Handler>
        }

        __HAL_LINKDMA(huart, hdmarx, hdma_usart2_rx);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4a07      	ldr	r2, [pc, #28]	; (8001f64 <HAL_UART_MspInit+0xf0>)
 8001f46:	639a      	str	r2, [r3, #56]	; 0x38
 8001f48:	4a06      	ldr	r2, [pc, #24]	; (8001f64 <HAL_UART_MspInit+0xf0>)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6393      	str	r3, [r2, #56]	; 0x38

        /* USER CODE BEGIN USART2_MspInit 1 */

        /* USER CODE END USART2_MspInit 1 */
    }
}
 8001f4e:	bf00      	nop
 8001f50:	3728      	adds	r7, #40	; 0x28
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	40004400 	.word	0x40004400
 8001f5c:	40023800 	.word	0x40023800
 8001f60:	40020000 	.word	0x40020000
 8001f64:	20000b50 	.word	0x20000b50
 8001f68:	40026088 	.word	0x40026088

08001f6c <NMI_Handler>:
/*           Cortex-M4 Processor Interruption and Exception Handlers          */
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void) {
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

    /* USER CODE END NonMaskableInt_IRQn 0 */
    /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
    while (1) {
 8001f70:	e7fe      	b.n	8001f70 <NMI_Handler+0x4>

08001f72 <HardFault_Handler>:
}

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void) {
 8001f72:	b480      	push	{r7}
 8001f74:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN HardFault_IRQn 0 */

    /* USER CODE END HardFault_IRQn 0 */
    while (1) {
 8001f76:	e7fe      	b.n	8001f76 <HardFault_Handler+0x4>

08001f78 <MemManage_Handler>:
}

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void) {
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN MemoryManagement_IRQn 0 */

    /* USER CODE END MemoryManagement_IRQn 0 */
    while (1) {
 8001f7c:	e7fe      	b.n	8001f7c <MemManage_Handler+0x4>

08001f7e <BusFault_Handler>:
}

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void) {
 8001f7e:	b480      	push	{r7}
 8001f80:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN BusFault_IRQn 0 */

    /* USER CODE END BusFault_IRQn 0 */
    while (1) {
 8001f82:	e7fe      	b.n	8001f82 <BusFault_Handler+0x4>

08001f84 <UsageFault_Handler>:
}

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void) {
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN UsageFault_IRQn 0 */

    /* USER CODE END UsageFault_IRQn 0 */
    while (1) {
 8001f88:	e7fe      	b.n	8001f88 <UsageFault_Handler+0x4>

08001f8a <DebugMon_Handler>:
}

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void) {
 8001f8a:	b480      	push	{r7}
 8001f8c:	af00      	add	r7, sp, #0

    /* USER CODE END DebugMonitor_IRQn 0 */
    /* USER CODE BEGIN DebugMonitor_IRQn 1 */

    /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f8e:	bf00      	nop
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr

08001f98 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void) {
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN SysTick_IRQn 0 */

    /* USER CODE END SysTick_IRQn 0 */
    HAL_IncTick();
 8001f9c:	f001 f9b2 	bl	8003304 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1)
    if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8001fa0:	f00b fbfa 	bl	800d798 <xTaskGetSchedulerState>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d001      	beq.n	8001fae <SysTick_Handler+0x16>
#endif /* INCLUDE_xTaskGetSchedulerState */
        xPortSysTickHandler();
 8001faa:	f00c faa5 	bl	800e4f8 <xPortSysTickHandler>
    }
#endif /* INCLUDE_xTaskGetSchedulerState */
       /* USER CODE BEGIN SysTick_IRQn 1 */

    /* USER CODE END SysTick_IRQn 1 */
}
 8001fae:	bf00      	nop
 8001fb0:	bd80      	pop	{r7, pc}
	...

08001fb4 <OTG_FS_IRQHandler>:
/******************************************************************************/

/**
 * @brief This function handles USB On The Go FS global interrupt.
 */
void OTG_FS_IRQHandler(void) {
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN OTG_FS_IRQn 0 */

    /* USER CODE END OTG_FS_IRQn 0 */
    HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001fb8:	4802      	ldr	r0, [pc, #8]	; (8001fc4 <OTG_FS_IRQHandler+0x10>)
 8001fba:	f003 fb6c 	bl	8005696 <HAL_PCD_IRQHandler>
    /* USER CODE BEGIN OTG_FS_IRQn 1 */

    /* USER CODE END OTG_FS_IRQn 1 */
}
 8001fbe:	bf00      	nop
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	20001b10 	.word	0x20001b10

08001fc8 <_getpid>:

/* Functions */
void initialise_monitor_handles() {
}

int _getpid(void) {
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
    return 1;
 8001fcc:	2301      	movs	r3, #1
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr

08001fd8 <_kill>:

int _kill(int pid, int sig) {
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
 8001fe0:	6039      	str	r1, [r7, #0]
    (void)pid;
    (void)sig;
    errno = EINVAL;
 8001fe2:	f00d fef3 	bl	800fdcc <__errno>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2216      	movs	r2, #22
 8001fea:	601a      	str	r2, [r3, #0]
    return -1;
 8001fec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3708      	adds	r7, #8
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}

08001ff8 <_exit>:

void _exit(int status) {
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b082      	sub	sp, #8
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
    _kill(status, -1);
 8002000:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	f7ff ffe7 	bl	8001fd8 <_kill>
    while (1) {
 800200a:	e7fe      	b.n	800200a <_exit+0x12>

0800200c <_read>:
    } /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char * ptr, int len) {
 800200c:	b580      	push	{r7, lr}
 800200e:	b086      	sub	sp, #24
 8002010:	af00      	add	r7, sp, #0
 8002012:	60f8      	str	r0, [r7, #12]
 8002014:	60b9      	str	r1, [r7, #8]
 8002016:	607a      	str	r2, [r7, #4]
    (void)file;
    int DataIdx;

    for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002018:	2300      	movs	r3, #0
 800201a:	617b      	str	r3, [r7, #20]
 800201c:	e00a      	b.n	8002034 <_read+0x28>
        *ptr++ = __io_getchar();
 800201e:	f3af 8000 	nop.w
 8002022:	4601      	mov	r1, r0
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	1c5a      	adds	r2, r3, #1
 8002028:	60ba      	str	r2, [r7, #8]
 800202a:	b2ca      	uxtb	r2, r1
 800202c:	701a      	strb	r2, [r3, #0]
    for (DataIdx = 0; DataIdx < len; DataIdx++) {
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	3301      	adds	r3, #1
 8002032:	617b      	str	r3, [r7, #20]
 8002034:	697a      	ldr	r2, [r7, #20]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	429a      	cmp	r2, r3
 800203a:	dbf0      	blt.n	800201e <_read+0x12>
    }

    return len;
 800203c:	687b      	ldr	r3, [r7, #4]
}
 800203e:	4618      	mov	r0, r3
 8002040:	3718      	adds	r7, #24
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}

08002046 <_write>:

__attribute__((weak)) int _write(int file, char * ptr, int len) {
 8002046:	b580      	push	{r7, lr}
 8002048:	b086      	sub	sp, #24
 800204a:	af00      	add	r7, sp, #0
 800204c:	60f8      	str	r0, [r7, #12]
 800204e:	60b9      	str	r1, [r7, #8]
 8002050:	607a      	str	r2, [r7, #4]
    (void)file;
    int DataIdx;

    for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002052:	2300      	movs	r3, #0
 8002054:	617b      	str	r3, [r7, #20]
 8002056:	e009      	b.n	800206c <_write+0x26>
        __io_putchar(*ptr++);
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	1c5a      	adds	r2, r3, #1
 800205c:	60ba      	str	r2, [r7, #8]
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	4618      	mov	r0, r3
 8002062:	f3af 8000 	nop.w
    for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	3301      	adds	r3, #1
 800206a:	617b      	str	r3, [r7, #20]
 800206c:	697a      	ldr	r2, [r7, #20]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	429a      	cmp	r2, r3
 8002072:	dbf1      	blt.n	8002058 <_write+0x12>
    }
    return len;
 8002074:	687b      	ldr	r3, [r7, #4]
}
 8002076:	4618      	mov	r0, r3
 8002078:	3718      	adds	r7, #24
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}

0800207e <_close>:

int _close(int file) {
 800207e:	b480      	push	{r7}
 8002080:	b083      	sub	sp, #12
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
    (void)file;
    return -1;
 8002086:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800208a:	4618      	mov	r0, r3
 800208c:	370c      	adds	r7, #12
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr

08002096 <_fstat>:

int _fstat(int file, struct stat * st) {
 8002096:	b480      	push	{r7}
 8002098:	b083      	sub	sp, #12
 800209a:	af00      	add	r7, sp, #0
 800209c:	6078      	str	r0, [r7, #4]
 800209e:	6039      	str	r1, [r7, #0]
    (void)file;
    st->st_mode = S_IFCHR;
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020a6:	605a      	str	r2, [r3, #4]
    return 0;
 80020a8:	2300      	movs	r3, #0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	370c      	adds	r7, #12
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr

080020b6 <_isatty>:

int _isatty(int file) {
 80020b6:	b480      	push	{r7}
 80020b8:	b083      	sub	sp, #12
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	6078      	str	r0, [r7, #4]
    (void)file;
    return 1;
 80020be:	2301      	movs	r3, #1
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	370c      	adds	r7, #12
 80020c4:	46bd      	mov	sp, r7
 80020c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ca:	4770      	bx	lr

080020cc <_lseek>:

int _lseek(int file, int ptr, int dir) {
 80020cc:	b480      	push	{r7}
 80020ce:	b085      	sub	sp, #20
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	60f8      	str	r0, [r7, #12]
 80020d4:	60b9      	str	r1, [r7, #8]
 80020d6:	607a      	str	r2, [r7, #4]
    (void)file;
    (void)ptr;
    (void)dir;
    return 0;
 80020d8:	2300      	movs	r3, #0
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3714      	adds	r7, #20
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr
	...

080020e8 <_sbrk>:
 * reserved size, please increase the '_Min_Stack_Size'.
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void * _sbrk(ptrdiff_t incr) {
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b086      	sub	sp, #24
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
    extern uint8_t _end;             /* Symbol defined in the linker script */
    extern uint8_t _estack;          /* Symbol defined in the linker script */
    extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
    const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020f0:	4a14      	ldr	r2, [pc, #80]	; (8002144 <_sbrk+0x5c>)
 80020f2:	4b15      	ldr	r3, [pc, #84]	; (8002148 <_sbrk+0x60>)
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	617b      	str	r3, [r7, #20]
    const uint8_t * max_heap = (uint8_t *)stack_limit;
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	613b      	str	r3, [r7, #16]
    uint8_t * prev_heap_end;

    /* Initialize heap end at first call */
    if (NULL == __sbrk_heap_end) {
 80020fc:	4b13      	ldr	r3, [pc, #76]	; (800214c <_sbrk+0x64>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d102      	bne.n	800210a <_sbrk+0x22>
        __sbrk_heap_end = &_end;
 8002104:	4b11      	ldr	r3, [pc, #68]	; (800214c <_sbrk+0x64>)
 8002106:	4a12      	ldr	r2, [pc, #72]	; (8002150 <_sbrk+0x68>)
 8002108:	601a      	str	r2, [r3, #0]
    }

    /* Protect heap from growing into the reserved MSP stack */
    if (__sbrk_heap_end + incr > max_heap) {
 800210a:	4b10      	ldr	r3, [pc, #64]	; (800214c <_sbrk+0x64>)
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4413      	add	r3, r2
 8002112:	693a      	ldr	r2, [r7, #16]
 8002114:	429a      	cmp	r2, r3
 8002116:	d207      	bcs.n	8002128 <_sbrk+0x40>
        errno = ENOMEM;
 8002118:	f00d fe58 	bl	800fdcc <__errno>
 800211c:	4603      	mov	r3, r0
 800211e:	220c      	movs	r2, #12
 8002120:	601a      	str	r2, [r3, #0]
        return (void *)-1;
 8002122:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002126:	e009      	b.n	800213c <_sbrk+0x54>
    }

    prev_heap_end = __sbrk_heap_end;
 8002128:	4b08      	ldr	r3, [pc, #32]	; (800214c <_sbrk+0x64>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	60fb      	str	r3, [r7, #12]
    __sbrk_heap_end += incr;
 800212e:	4b07      	ldr	r3, [pc, #28]	; (800214c <_sbrk+0x64>)
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4413      	add	r3, r2
 8002136:	4a05      	ldr	r2, [pc, #20]	; (800214c <_sbrk+0x64>)
 8002138:	6013      	str	r3, [r2, #0]

    return (void *)prev_heap_end;
 800213a:	68fb      	ldr	r3, [r7, #12]
}
 800213c:	4618      	mov	r0, r3
 800213e:	3718      	adds	r7, #24
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	20010000 	.word	0x20010000
 8002148:	00000400 	.word	0x00000400
 800214c:	20000bb4 	.word	0x20000bb4
 8002150:	20002388 	.word	0x20002388

08002154 <SystemInit>:
 *         Initialize the FPU setting, vector table location and External memory
 *         configuration.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 8002154:	b480      	push	{r7}
 8002156:	af00      	add	r7, sp, #0
/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2)); /* set CP10 and CP11 Full Access */
 8002158:	4b06      	ldr	r3, [pc, #24]	; (8002174 <SystemInit+0x20>)
 800215a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800215e:	4a05      	ldr	r2, [pc, #20]	; (8002174 <SystemInit+0x20>)
 8002160:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002164:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
    SCB->VTOR =
        VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif                                           /* USER_VECT_TAB_ADDRESS */
}
 8002168:	bf00      	nop
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr
 8002172:	bf00      	nop
 8002174:	e000ed00 	.word	0xe000ed00

08002178 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002178:	f8df d034 	ldr.w	sp, [pc, #52]	; 80021b0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800217c:	480d      	ldr	r0, [pc, #52]	; (80021b4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800217e:	490e      	ldr	r1, [pc, #56]	; (80021b8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002180:	4a0e      	ldr	r2, [pc, #56]	; (80021bc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002182:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002184:	e002      	b.n	800218c <LoopCopyDataInit>

08002186 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002186:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002188:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800218a:	3304      	adds	r3, #4

0800218c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800218c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800218e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002190:	d3f9      	bcc.n	8002186 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002192:	4a0b      	ldr	r2, [pc, #44]	; (80021c0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002194:	4c0b      	ldr	r4, [pc, #44]	; (80021c4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002196:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002198:	e001      	b.n	800219e <LoopFillZerobss>

0800219a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800219a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800219c:	3204      	adds	r2, #4

0800219e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800219e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021a0:	d3fb      	bcc.n	800219a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80021a2:	f7ff ffd7 	bl	8002154 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021a6:	f00d fe17 	bl	800fdd8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021aa:	f7ff fac3 	bl	8001734 <main>
  bx  lr
 80021ae:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80021b0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80021b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021b8:	200002e8 	.word	0x200002e8
  ldr r2, =_sidata
 80021bc:	0801248c 	.word	0x0801248c
  ldr r2, =_sbss
 80021c0:	200002e8 	.word	0x200002e8
  ldr r4, =_ebss
 80021c4:	20002388 	.word	0x20002388

080021c8 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021c8:	e7fe      	b.n	80021c8 <ADC_IRQHandler>
	...

080021cc <PWM_Init>:
/* --- Public variable definitions ------------------------------------------------------------- */

/* --- Private variable definitions ------------------------------------------------------------ */

/* --- Private function implementation --------------------------------------------------------- */
bool_t PWM_Init(ESC_HandleTypeDef_t * hesc, uint32_t channel) {
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
 80021d4:	6039      	str	r1, [r7, #0]

    /* Check parameters */
    if (NULL == hesc) {
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d101      	bne.n	80021e0 <PWM_Init+0x14>
        return false;
 80021dc:	2300      	movs	r3, #0
 80021de:	e043      	b.n	8002268 <PWM_Init+0x9c>
    }
    if (channel != hesc->channel1 && channel != hesc->channel2 && channel != hesc->channel3 && channel != hesc->channel4) {
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	683a      	ldr	r2, [r7, #0]
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d010      	beq.n	800220c <PWM_Init+0x40>
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	683a      	ldr	r2, [r7, #0]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d00b      	beq.n	800220c <PWM_Init+0x40>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	683a      	ldr	r2, [r7, #0]
 80021fa:	429a      	cmp	r2, r3
 80021fc:	d006      	beq.n	800220c <PWM_Init+0x40>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	691b      	ldr	r3, [r3, #16]
 8002202:	683a      	ldr	r2, [r7, #0]
 8002204:	429a      	cmp	r2, r3
 8002206:	d001      	beq.n	800220c <PWM_Init+0x40>
        return false;
 8002208:	2300      	movs	r3, #0
 800220a:	e02d      	b.n	8002268 <PWM_Init+0x9c>
    }

    /* Initialize ESC_HandleTypeDef structure */
    /* BEGIN MODIFY 1 */
    hesc->channel1 = TIM_CHANNEL_1;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2200      	movs	r2, #0
 8002210:	605a      	str	r2, [r3, #4]
    hesc->channel2 = TIM_CHANNEL_2;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	2204      	movs	r2, #4
 8002216:	609a      	str	r2, [r3, #8]
    hesc->channel3 = TIM_CHANNEL_3;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2208      	movs	r2, #8
 800221c:	60da      	str	r2, [r3, #12]
    hesc->channel4 = TIM_CHANNEL_4;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	220c      	movs	r2, #12
 8002222:	611a      	str	r2, [r3, #16]
    hesc->CCR1 = (uint32_t *)&(TIM3->CCR1);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	4a12      	ldr	r2, [pc, #72]	; (8002270 <PWM_Init+0xa4>)
 8002228:	615a      	str	r2, [r3, #20]
    hesc->CCR2 = (uint32_t *)&(TIM3->CCR2);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	4a11      	ldr	r2, [pc, #68]	; (8002274 <PWM_Init+0xa8>)
 800222e:	619a      	str	r2, [r3, #24]
    hesc->CCR3 = (uint32_t *)&(TIM3->CCR3);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	4a11      	ldr	r2, [pc, #68]	; (8002278 <PWM_Init+0xac>)
 8002234:	61da      	str	r2, [r3, #28]
    hesc->CCR4 = (uint32_t *)&(TIM3->CCR4);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a10      	ldr	r2, [pc, #64]	; (800227c <PWM_Init+0xb0>)
 800223a:	621a      	str	r2, [r3, #32]
    /* END MODIFY 1 */

    /* Initialize timer peripheral */
    /* BEGIN MODIFY 2 */
    if (HAL_OK != HAL_TIM_PWM_Init(hesc->htim)) {
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4618      	mov	r0, r3
 8002242:	f004 ffad 	bl	80071a0 <HAL_TIM_PWM_Init>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d001      	beq.n	8002250 <PWM_Init+0x84>
        /* END MODIFY 2 */
        return false;
 800224c:	2300      	movs	r3, #0
 800224e:	e00b      	b.n	8002268 <PWM_Init+0x9c>
    }

    /* Start PWM signal generation */
    /* BEGIN MODIFY 3 */
    if (HAL_OK != HAL_TIM_PWM_Start(hesc->htim, channel)) {
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	6839      	ldr	r1, [r7, #0]
 8002256:	4618      	mov	r0, r3
 8002258:	f004 fff2 	bl	8007240 <HAL_TIM_PWM_Start>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <PWM_Init+0x9a>
        /* END MODIFY 3 */
        return false;
 8002262:	2300      	movs	r3, #0
 8002264:	e000      	b.n	8002268 <PWM_Init+0x9c>
    }

    return true;
 8002266:	2301      	movs	r3, #1
}
 8002268:	4618      	mov	r0, r3
 800226a:	3708      	adds	r7, #8
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	40000434 	.word	0x40000434
 8002274:	40000438 	.word	0x40000438
 8002278:	4000043c 	.word	0x4000043c
 800227c:	40000440 	.word	0x40000440

08002280 <PWM_SetDutyCycle>:
    }

    return true;
}

bool_t PWM_SetDutyCycle(ESC_HandleTypeDef_t * hesc, uint32_t channel, uint16_t dutyCycle) {
 8002280:	b480      	push	{r7}
 8002282:	b085      	sub	sp, #20
 8002284:	af00      	add	r7, sp, #0
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	60b9      	str	r1, [r7, #8]
 800228a:	4613      	mov	r3, r2
 800228c:	80fb      	strh	r3, [r7, #6]

    /* Check parameters */
    if (NULL == hesc) {
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d101      	bne.n	8002298 <PWM_SetDutyCycle+0x18>
        return false;
 8002294:	2300      	movs	r3, #0
 8002296:	e046      	b.n	8002326 <PWM_SetDutyCycle+0xa6>
    }
    if (channel != hesc->channel1 && channel != hesc->channel2 && channel != hesc->channel3 && channel != hesc->channel4) {
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	68ba      	ldr	r2, [r7, #8]
 800229e:	429a      	cmp	r2, r3
 80022a0:	d010      	beq.n	80022c4 <PWM_SetDutyCycle+0x44>
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	68ba      	ldr	r2, [r7, #8]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	d00b      	beq.n	80022c4 <PWM_SetDutyCycle+0x44>
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	68db      	ldr	r3, [r3, #12]
 80022b0:	68ba      	ldr	r2, [r7, #8]
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d006      	beq.n	80022c4 <PWM_SetDutyCycle+0x44>
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	691b      	ldr	r3, [r3, #16]
 80022ba:	68ba      	ldr	r2, [r7, #8]
 80022bc:	429a      	cmp	r2, r3
 80022be:	d001      	beq.n	80022c4 <PWM_SetDutyCycle+0x44>
        return false;
 80022c0:	2300      	movs	r3, #0
 80022c2:	e030      	b.n	8002326 <PWM_SetDutyCycle+0xa6>
    }
    if (dutyCycle > MAX_PWM_VALUE) {
 80022c4:	88fb      	ldrh	r3, [r7, #6]
 80022c6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80022ca:	d301      	bcc.n	80022d0 <PWM_SetDutyCycle+0x50>
        return false;
 80022cc:	2300      	movs	r3, #0
 80022ce:	e02a      	b.n	8002326 <PWM_SetDutyCycle+0xa6>
    }

    /* Set duty cycle */
    if (hesc->channel1 == channel) {
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	68ba      	ldr	r2, [r7, #8]
 80022d6:	429a      	cmp	r2, r3
 80022d8:	d104      	bne.n	80022e4 <PWM_SetDutyCycle+0x64>

        *(hesc->CCR1) = dutyCycle;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	695b      	ldr	r3, [r3, #20]
 80022de:	88fa      	ldrh	r2, [r7, #6]
 80022e0:	601a      	str	r2, [r3, #0]
 80022e2:	e01f      	b.n	8002324 <PWM_SetDutyCycle+0xa4>
    } else if (hesc->channel2 == channel) {
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	68ba      	ldr	r2, [r7, #8]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d104      	bne.n	80022f8 <PWM_SetDutyCycle+0x78>

        *(hesc->CCR2) = dutyCycle;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	699b      	ldr	r3, [r3, #24]
 80022f2:	88fa      	ldrh	r2, [r7, #6]
 80022f4:	601a      	str	r2, [r3, #0]
 80022f6:	e015      	b.n	8002324 <PWM_SetDutyCycle+0xa4>
    } else if (hesc->channel3 == channel) {
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	68ba      	ldr	r2, [r7, #8]
 80022fe:	429a      	cmp	r2, r3
 8002300:	d104      	bne.n	800230c <PWM_SetDutyCycle+0x8c>

        *(hesc->CCR3) = dutyCycle;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	69db      	ldr	r3, [r3, #28]
 8002306:	88fa      	ldrh	r2, [r7, #6]
 8002308:	601a      	str	r2, [r3, #0]
 800230a:	e00b      	b.n	8002324 <PWM_SetDutyCycle+0xa4>
    } else if (hesc->channel4 == channel) {
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	691b      	ldr	r3, [r3, #16]
 8002310:	68ba      	ldr	r2, [r7, #8]
 8002312:	429a      	cmp	r2, r3
 8002314:	d104      	bne.n	8002320 <PWM_SetDutyCycle+0xa0>

        *(hesc->CCR4) = dutyCycle;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	6a1b      	ldr	r3, [r3, #32]
 800231a:	88fa      	ldrh	r2, [r7, #6]
 800231c:	601a      	str	r2, [r3, #0]
 800231e:	e001      	b.n	8002324 <PWM_SetDutyCycle+0xa4>
    } else {

        return false;
 8002320:	2300      	movs	r3, #0
 8002322:	e000      	b.n	8002326 <PWM_SetDutyCycle+0xa6>
    }

    return true;
 8002324:	2301      	movs	r3, #1
}
 8002326:	4618      	mov	r0, r3
 8002328:	3714      	adds	r7, #20
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr

08002332 <ESC_SetTimeDelay>:

void ESC_SetTimeDelay(uint32_t delay) {
 8002332:	b580      	push	{r7, lr}
 8002334:	b082      	sub	sp, #8
 8002336:	af00      	add	r7, sp, #0
 8002338:	6078      	str	r0, [r7, #4]
/* Set delay */
#ifdef USE_FREERTOS
    const TickType_t xDelay = pdMS_TO_TICKS(delay);
    vTaskDelay(xDelay);
#else
    HAL_Delay(delay);
 800233a:	6878      	ldr	r0, [r7, #4]
 800233c:	f001 f802 	bl	8003344 <HAL_Delay>
#endif
}
 8002340:	bf00      	nop
 8002342:	3708      	adds	r7, #8
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}

08002348 <ESC_AutoCalibrate>:
    *pwmValue = (MAX_ESC_SPEED - MIN_ESC_SPEED) * (speed / 100) + MIN_ESC_SPEED;

    return true;
}

static bool_t ESC_AutoCalibrate(ESC_HandleTypeDef_t * hesc) {
 8002348:	b580      	push	{r7, lr}
 800234a:	b082      	sub	sp, #8
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]

    /* Check parameters */
    if (NULL == hesc) {
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d101      	bne.n	800235a <ESC_AutoCalibrate+0x12>
        return false;
 8002356:	2300      	movs	r3, #0
 8002358:	e088      	b.n	800246c <ESC_AutoCalibrate+0x124>
#ifdef ESC_USE_LOGGING
    LOG((uint8_t *)"Auto-calibrating ESCs...\r\n\n", LOG_INFORMATION);
#endif

    /* Set ESC to maximum throttle */
    if (false == PWM_SetDutyCycle(hesc, hesc->channel1, MAX_ESC_SPEED)) {
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	f240 6266 	movw	r2, #1638	; 0x666
 8002362:	4619      	mov	r1, r3
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f7ff ff8b 	bl	8002280 <PWM_SetDutyCycle>
 800236a:	4603      	mov	r3, r0
 800236c:	f083 0301 	eor.w	r3, r3, #1
 8002370:	b2db      	uxtb	r3, r3
 8002372:	2b00      	cmp	r3, #0
 8002374:	d001      	beq.n	800237a <ESC_AutoCalibrate+0x32>
        return false;
 8002376:	2300      	movs	r3, #0
 8002378:	e078      	b.n	800246c <ESC_AutoCalibrate+0x124>
    }
    if (false == PWM_SetDutyCycle(hesc, hesc->channel2, MAX_ESC_SPEED)) {
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	f240 6266 	movw	r2, #1638	; 0x666
 8002382:	4619      	mov	r1, r3
 8002384:	6878      	ldr	r0, [r7, #4]
 8002386:	f7ff ff7b 	bl	8002280 <PWM_SetDutyCycle>
 800238a:	4603      	mov	r3, r0
 800238c:	f083 0301 	eor.w	r3, r3, #1
 8002390:	b2db      	uxtb	r3, r3
 8002392:	2b00      	cmp	r3, #0
 8002394:	d001      	beq.n	800239a <ESC_AutoCalibrate+0x52>
        return false;
 8002396:	2300      	movs	r3, #0
 8002398:	e068      	b.n	800246c <ESC_AutoCalibrate+0x124>
    }
    if (false == PWM_SetDutyCycle(hesc, hesc->channel3, MAX_ESC_SPEED)) {
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	68db      	ldr	r3, [r3, #12]
 800239e:	f240 6266 	movw	r2, #1638	; 0x666
 80023a2:	4619      	mov	r1, r3
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	f7ff ff6b 	bl	8002280 <PWM_SetDutyCycle>
 80023aa:	4603      	mov	r3, r0
 80023ac:	f083 0301 	eor.w	r3, r3, #1
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d001      	beq.n	80023ba <ESC_AutoCalibrate+0x72>
        return false;
 80023b6:	2300      	movs	r3, #0
 80023b8:	e058      	b.n	800246c <ESC_AutoCalibrate+0x124>
    }
    if (false == PWM_SetDutyCycle(hesc, hesc->channel4, MAX_ESC_SPEED)) {
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	691b      	ldr	r3, [r3, #16]
 80023be:	f240 6266 	movw	r2, #1638	; 0x666
 80023c2:	4619      	mov	r1, r3
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f7ff ff5b 	bl	8002280 <PWM_SetDutyCycle>
 80023ca:	4603      	mov	r3, r0
 80023cc:	f083 0301 	eor.w	r3, r3, #1
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <ESC_AutoCalibrate+0x92>
        return false;
 80023d6:	2300      	movs	r3, #0
 80023d8:	e048      	b.n	800246c <ESC_AutoCalibrate+0x124>
    }

    /* Wait 2 seconds */
    ESC_SetTimeDelay(ESC_AUTOCALIBRATION_WAIT_TIME_1);
 80023da:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80023de:	f7ff ffa8 	bl	8002332 <ESC_SetTimeDelay>

    /* Set ESC to minimum throttle */
    if (false == PWM_SetDutyCycle(hesc, hesc->channel1, MIN_ESC_SPEED)) {
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f240 3233 	movw	r2, #819	; 0x333
 80023ea:	4619      	mov	r1, r3
 80023ec:	6878      	ldr	r0, [r7, #4]
 80023ee:	f7ff ff47 	bl	8002280 <PWM_SetDutyCycle>
 80023f2:	4603      	mov	r3, r0
 80023f4:	f083 0301 	eor.w	r3, r3, #1
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d001      	beq.n	8002402 <ESC_AutoCalibrate+0xba>
        return false;
 80023fe:	2300      	movs	r3, #0
 8002400:	e034      	b.n	800246c <ESC_AutoCalibrate+0x124>
    }
    if (false == PWM_SetDutyCycle(hesc, hesc->channel2, MIN_ESC_SPEED)) {
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	f240 3233 	movw	r2, #819	; 0x333
 800240a:	4619      	mov	r1, r3
 800240c:	6878      	ldr	r0, [r7, #4]
 800240e:	f7ff ff37 	bl	8002280 <PWM_SetDutyCycle>
 8002412:	4603      	mov	r3, r0
 8002414:	f083 0301 	eor.w	r3, r3, #1
 8002418:	b2db      	uxtb	r3, r3
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <ESC_AutoCalibrate+0xda>
        return false;
 800241e:	2300      	movs	r3, #0
 8002420:	e024      	b.n	800246c <ESC_AutoCalibrate+0x124>
    }
    if (false == PWM_SetDutyCycle(hesc, hesc->channel3, MIN_ESC_SPEED)) {
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	68db      	ldr	r3, [r3, #12]
 8002426:	f240 3233 	movw	r2, #819	; 0x333
 800242a:	4619      	mov	r1, r3
 800242c:	6878      	ldr	r0, [r7, #4]
 800242e:	f7ff ff27 	bl	8002280 <PWM_SetDutyCycle>
 8002432:	4603      	mov	r3, r0
 8002434:	f083 0301 	eor.w	r3, r3, #1
 8002438:	b2db      	uxtb	r3, r3
 800243a:	2b00      	cmp	r3, #0
 800243c:	d001      	beq.n	8002442 <ESC_AutoCalibrate+0xfa>
        return false;
 800243e:	2300      	movs	r3, #0
 8002440:	e014      	b.n	800246c <ESC_AutoCalibrate+0x124>
    }
    if (false == PWM_SetDutyCycle(hesc, hesc->channel4, MIN_ESC_SPEED)) {
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	691b      	ldr	r3, [r3, #16]
 8002446:	f240 3233 	movw	r2, #819	; 0x333
 800244a:	4619      	mov	r1, r3
 800244c:	6878      	ldr	r0, [r7, #4]
 800244e:	f7ff ff17 	bl	8002280 <PWM_SetDutyCycle>
 8002452:	4603      	mov	r3, r0
 8002454:	f083 0301 	eor.w	r3, r3, #1
 8002458:	b2db      	uxtb	r3, r3
 800245a:	2b00      	cmp	r3, #0
 800245c:	d001      	beq.n	8002462 <ESC_AutoCalibrate+0x11a>
        return false;
 800245e:	2300      	movs	r3, #0
 8002460:	e004      	b.n	800246c <ESC_AutoCalibrate+0x124>
    }

    /* Wait 1 second */
    ESC_SetTimeDelay(ESC_AUTOCALIBRATION_WAIT_TIME_2);
 8002462:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002466:	f7ff ff64 	bl	8002332 <ESC_SetTimeDelay>

#ifdef ESC_USE_LOGGING
    LOG((uint8_t *)"ESCs auto-calibrated.\r\n\n", LOG_INFORMATION);
#endif

    return true;
 800246a:	2301      	movs	r3, #1
}
 800246c:	4618      	mov	r0, r3
 800246e:	3708      	adds	r7, #8
 8002470:	46bd      	mov	sp, r7
 8002472:	bd80      	pop	{r7, pc}

08002474 <ESC_Init>:

/* --- Public function implementation ---------------------------------------------------------- */
ESC_HandleTypeDef_t * ESC_Init(TIM_HandleTypeDef * htim) {
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]

    /* Check parameters */
    if (NULL == htim) {
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2b00      	cmp	r3, #0
 8002480:	d101      	bne.n	8002486 <ESC_Init+0x12>
        return NULL;
 8002482:	2300      	movs	r3, #0
 8002484:	e060      	b.n	8002548 <ESC_Init+0xd4>
    LOG((uint8_t *)"Initializing ESCs...\r\n\n", LOG_INFORMATION);
#endif

    /* Allocate dynamic memory for the ESC_HandleTypeDef_t structure */
#ifdef USE_FREERTOS
    ESC_HandleTypeDef_t * hesc = pvPortMalloc(sizeof(ESC_HandleTypeDef_t));
 8002486:	2024      	movs	r0, #36	; 0x24
 8002488:	f00c f8c6 	bl	800e618 <pvPortMalloc>
 800248c:	60f8      	str	r0, [r7, #12]
#else
    ESC_HandleTypeDef_t * hesc = malloc(sizeof(ESC_HandleTypeDef_t));
#endif

    /* Initialize ESC_HandleTypeDef structure */
    if (hesc) {
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d003      	beq.n	800249c <ESC_Init+0x28>
        hesc->htim = htim;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	687a      	ldr	r2, [r7, #4]
 8002498:	601a      	str	r2, [r3, #0]
 800249a:	e002      	b.n	80024a2 <ESC_Init+0x2e>
    } else {
        /* Dynamic memory allocation was not successful */
        /* Free up dynamic allocated memory */
#ifdef USE_FREERTOS
        vPortFree(hesc);
 800249c:	68f8      	ldr	r0, [r7, #12]
 800249e:	f00c f8cd 	bl	800e63c <vPortFree>
        free(hesc);
#endif
    }

    /* Start PWM signal generation */
    if (false == PWM_Init(hesc, hesc->channel1)) {
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	4619      	mov	r1, r3
 80024a8:	68f8      	ldr	r0, [r7, #12]
 80024aa:	f7ff fe8f 	bl	80021cc <PWM_Init>
 80024ae:	4603      	mov	r3, r0
 80024b0:	f083 0301 	eor.w	r3, r3, #1
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d004      	beq.n	80024c4 <ESC_Init+0x50>
        LOG((uint8_t *)"ESC 1 couldn't be initialized.\r\n\n", LOG_ERROR);
#endif

/* Free up dynamic allocated memory */
#ifdef USE_FREERTOS
        vPortFree(hesc);
 80024ba:	68f8      	ldr	r0, [r7, #12]
 80024bc:	f00c f8be 	bl	800e63c <vPortFree>
#else
        free(hesc);
#endif

        return NULL;
 80024c0:	2300      	movs	r3, #0
 80024c2:	e041      	b.n	8002548 <ESC_Init+0xd4>
    }
    if (false == PWM_Init(hesc, hesc->channel2)) {
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	689b      	ldr	r3, [r3, #8]
 80024c8:	4619      	mov	r1, r3
 80024ca:	68f8      	ldr	r0, [r7, #12]
 80024cc:	f7ff fe7e 	bl	80021cc <PWM_Init>
 80024d0:	4603      	mov	r3, r0
 80024d2:	f083 0301 	eor.w	r3, r3, #1
 80024d6:	b2db      	uxtb	r3, r3
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d004      	beq.n	80024e6 <ESC_Init+0x72>
        LOG((uint8_t *)"ESC 2 couldn't be initialized.\r\n\n", LOG_ERROR);
#endif

/* Free up dynamic allocated memory */
#ifdef USE_FREERTOS
        vPortFree(hesc);
 80024dc:	68f8      	ldr	r0, [r7, #12]
 80024de:	f00c f8ad 	bl	800e63c <vPortFree>
#else
        free(hesc);
#endif

        return NULL;
 80024e2:	2300      	movs	r3, #0
 80024e4:	e030      	b.n	8002548 <ESC_Init+0xd4>
    }
    if (false == PWM_Init(hesc, hesc->channel3)) {
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	68db      	ldr	r3, [r3, #12]
 80024ea:	4619      	mov	r1, r3
 80024ec:	68f8      	ldr	r0, [r7, #12]
 80024ee:	f7ff fe6d 	bl	80021cc <PWM_Init>
 80024f2:	4603      	mov	r3, r0
 80024f4:	f083 0301 	eor.w	r3, r3, #1
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d004      	beq.n	8002508 <ESC_Init+0x94>
        LOG((uint8_t *)"ESC 3 couldn't be initialized.\r\n\n", LOG_ERROR);
#endif

/* Free up dynamic allocated memory */
#ifdef USE_FREERTOS
        vPortFree(hesc);
 80024fe:	68f8      	ldr	r0, [r7, #12]
 8002500:	f00c f89c 	bl	800e63c <vPortFree>
#else
        free(hesc);
#endif

        return NULL;
 8002504:	2300      	movs	r3, #0
 8002506:	e01f      	b.n	8002548 <ESC_Init+0xd4>
    }
    if (false == PWM_Init(hesc, hesc->channel4)) {
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	691b      	ldr	r3, [r3, #16]
 800250c:	4619      	mov	r1, r3
 800250e:	68f8      	ldr	r0, [r7, #12]
 8002510:	f7ff fe5c 	bl	80021cc <PWM_Init>
 8002514:	4603      	mov	r3, r0
 8002516:	f083 0301 	eor.w	r3, r3, #1
 800251a:	b2db      	uxtb	r3, r3
 800251c:	2b00      	cmp	r3, #0
 800251e:	d004      	beq.n	800252a <ESC_Init+0xb6>
        LOG((uint8_t *)"ESC 4 couldn't be initialized.\r\n\n", LOG_ERROR);
#endif

/* Free up dynamic allocated memory */
#ifdef USE_FREERTOS
        vPortFree(hesc);
 8002520:	68f8      	ldr	r0, [r7, #12]
 8002522:	f00c f88b 	bl	800e63c <vPortFree>
#else
        free(hesc);
#endif

        return NULL;
 8002526:	2300      	movs	r3, #0
 8002528:	e00e      	b.n	8002548 <ESC_Init+0xd4>
    }

    /* Calibrate ESC */
    if (false == ESC_AutoCalibrate(hesc)) {
 800252a:	68f8      	ldr	r0, [r7, #12]
 800252c:	f7ff ff0c 	bl	8002348 <ESC_AutoCalibrate>
 8002530:	4603      	mov	r3, r0
 8002532:	f083 0301 	eor.w	r3, r3, #1
 8002536:	b2db      	uxtb	r3, r3
 8002538:	2b00      	cmp	r3, #0
 800253a:	d004      	beq.n	8002546 <ESC_Init+0xd2>
        LOG((uint8_t *)"ESCs couldn't be auto-calibrated.\r\n\n", LOG_ERROR);
#endif

/* Free up dynamic allocated memory */
#ifdef USE_FREERTOS
        vPortFree(hesc);
 800253c:	68f8      	ldr	r0, [r7, #12]
 800253e:	f00c f87d 	bl	800e63c <vPortFree>
#else
        free(hesc);
#endif

        return NULL;
 8002542:	2300      	movs	r3, #0
 8002544:	e000      	b.n	8002548 <ESC_Init+0xd4>

#ifdef ESC_USE_LOGGING
    LOG((uint8_t *)"ESCs initialized.\r\n\n", LOG_INFORMATION);
#endif

    return hesc;
 8002546:	68fb      	ldr	r3, [r7, #12]
}
 8002548:	4618      	mov	r0, r3
 800254a:	3710      	adds	r7, #16
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}

08002550 <IBUS_Init>:
/* --- Private variable definitions ------------------------------------------------------------ */

/* --- Private function implementation --------------------------------------------------------- */

/* --- Public function implementation ---------------------------------------------------------- */
bool_t IBUS_Init(IBUS_HandleTypeDef_t * hibus) {
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]

    /* Check parameter */
    if (NULL == hibus) {
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d101      	bne.n	8002562 <IBUS_Init+0x12>
        return false;
 800255e:	2300      	movs	r3, #0
 8002560:	e00f      	b.n	8002582 <IBUS_Init+0x32>
    }

    /* Initialize DMA reception */
    /* BEGIN MODIFY 1 */
    if (HAL_OK != HAL_UART_Receive_DMA(hibus->huart, hibus->buffer, hibus->bufferSize)) {
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6818      	ldr	r0, [r3, #0]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6859      	ldr	r1, [r3, #4]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	7a1b      	ldrb	r3, [r3, #8]
 800256e:	b29b      	uxth	r3, r3
 8002570:	461a      	mov	r2, r3
 8002572:	f005 fac4 	bl	8007afe <HAL_UART_Receive_DMA>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d001      	beq.n	8002580 <IBUS_Init+0x30>
        /* END MODIFY 1 */

        /* DMA initialization was unsuccessful */
        return false;
 800257c:	2300      	movs	r3, #0
 800257e:	e000      	b.n	8002582 <IBUS_Init+0x32>
    }

    /* iBus initialization was successful */
    return true;
 8002580:	2301      	movs	r3, #1
}
 8002582:	4618      	mov	r0, r3
 8002584:	3708      	adds	r7, #8
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}

0800258a <FSA8S_CheckFirstBytes>:
/* --- Public variable definitions ------------------------------------------------------------- */

/* --- Private variable definitions ------------------------------------------------------------ */

/* --- Private function implementation --------------------------------------------------------- */
static bool_t FSA8S_CheckFirstBytes(IBUS_HandleTypeDef_t * hibus) {
 800258a:	b480      	push	{r7}
 800258c:	b083      	sub	sp, #12
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]

    /* Check parameter */
    if (NULL == hibus) {
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d101      	bne.n	800259c <FSA8S_CheckFirstBytes+0x12>
        return false;
 8002598:	2300      	movs	r3, #0
 800259a:	e00d      	b.n	80025b8 <FSA8S_CheckFirstBytes+0x2e>
    }

    /* Check first bytes*/
    if (IBUS_BUFFER_LENGTH == hibus->buffer[0] && IBUS_COMMAND == hibus->buffer[1]) {
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	781b      	ldrb	r3, [r3, #0]
 80025a2:	2b20      	cmp	r3, #32
 80025a4:	d107      	bne.n	80025b6 <FSA8S_CheckFirstBytes+0x2c>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	3301      	adds	r3, #1
 80025ac:	781b      	ldrb	r3, [r3, #0]
 80025ae:	2b40      	cmp	r3, #64	; 0x40
 80025b0:	d101      	bne.n	80025b6 <FSA8S_CheckFirstBytes+0x2c>
        /* First two bytes are correct */
        return true;
 80025b2:	2301      	movs	r3, #1
 80025b4:	e000      	b.n	80025b8 <FSA8S_CheckFirstBytes+0x2e>
    } else {
        /* First two bytes are not correct */
        return false;
 80025b6:	2300      	movs	r3, #0
    }
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	370c      	adds	r7, #12
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr

080025c4 <FSA8S_Checksum>:

static bool_t FSA8S_Checksum(IBUS_HandleTypeDef_t * hibus) {
 80025c4:	b480      	push	{r7}
 80025c6:	b085      	sub	sp, #20
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]

    /* Declare variable for checksum value in data received */
    uint16_t sentChecksum;

    /* Define variable for checksum to calculate using the data received */
    uint16_t receivedChecksum = 0xFFFF;
 80025cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025d0:	81fb      	strh	r3, [r7, #14]

    /* Check parameter */
    if (NULL == hibus) {
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d101      	bne.n	80025dc <FSA8S_Checksum+0x18>
        return false;
 80025d8:	2300      	movs	r3, #0
 80025da:	e02c      	b.n	8002636 <FSA8S_Checksum+0x72>
    }

    /* Get received checksum value */
    sentChecksum = (hibus->buffer[hibus->bufferSize - 1] << 8) | (hibus->buffer[hibus->bufferSize - 2]);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	685a      	ldr	r2, [r3, #4]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	7a1b      	ldrb	r3, [r3, #8]
 80025e4:	3b01      	subs	r3, #1
 80025e6:	4413      	add	r3, r2
 80025e8:	781b      	ldrb	r3, [r3, #0]
 80025ea:	021b      	lsls	r3, r3, #8
 80025ec:	b21a      	sxth	r2, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6859      	ldr	r1, [r3, #4]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	7a1b      	ldrb	r3, [r3, #8]
 80025f6:	3b02      	subs	r3, #2
 80025f8:	440b      	add	r3, r1
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	b21b      	sxth	r3, r3
 80025fe:	4313      	orrs	r3, r2
 8002600:	b21b      	sxth	r3, r3
 8002602:	817b      	strh	r3, [r7, #10]

    /* Calculate checksum */
    for (uint8_t i = 0; i < 30; i++) {
 8002604:	2300      	movs	r3, #0
 8002606:	737b      	strb	r3, [r7, #13]
 8002608:	e00b      	b.n	8002622 <FSA8S_Checksum+0x5e>
        receivedChecksum -= hibus->buffer[i];
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	685a      	ldr	r2, [r3, #4]
 800260e:	7b7b      	ldrb	r3, [r7, #13]
 8002610:	4413      	add	r3, r2
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	b29b      	uxth	r3, r3
 8002616:	89fa      	ldrh	r2, [r7, #14]
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	81fb      	strh	r3, [r7, #14]
    for (uint8_t i = 0; i < 30; i++) {
 800261c:	7b7b      	ldrb	r3, [r7, #13]
 800261e:	3301      	adds	r3, #1
 8002620:	737b      	strb	r3, [r7, #13]
 8002622:	7b7b      	ldrb	r3, [r7, #13]
 8002624:	2b1d      	cmp	r3, #29
 8002626:	d9f0      	bls.n	800260a <FSA8S_Checksum+0x46>
    }

    /* Compare received checksum value with calculated one */
    if (sentChecksum == receivedChecksum) {
 8002628:	897a      	ldrh	r2, [r7, #10]
 800262a:	89fb      	ldrh	r3, [r7, #14]
 800262c:	429a      	cmp	r2, r3
 800262e:	d101      	bne.n	8002634 <FSA8S_Checksum+0x70>
        /* Received data is correct */
        return true;
 8002630:	2301      	movs	r3, #1
 8002632:	e000      	b.n	8002636 <FSA8S_Checksum+0x72>
    } else {
        /* Received data is corrupted */
        return false;
 8002634:	2300      	movs	r3, #0
    }
}
 8002636:	4618      	mov	r0, r3
 8002638:	3714      	adds	r7, #20
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr
	...

08002644 <FSA8S_AmendData>:

static void FSA8S_AmendData(IBUS_HandleTypeDef_t * hibus) {
 8002644:	b480      	push	{r7}
 8002646:	b085      	sub	sp, #20
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]

    /* Declare variable for channel value */
    uint16_t channelValue;

    /* Check parameter */
    if (NULL != hibus) {
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d062      	beq.n	8002718 <FSA8S_AmendData+0xd4>

        /* Amend data */
        for (uint8_t i = 2; i < (hibus->bufferSize - 2); i += 2) {
 8002652:	2302      	movs	r3, #2
 8002654:	737b      	strb	r3, [r7, #13]
 8002656:	e059      	b.n	800270c <FSA8S_AmendData+0xc8>

            channelValue = IBUS_CHANNEL_VALUE_NULL;
 8002658:	2300      	movs	r3, #0
 800265a:	81fb      	strh	r3, [r7, #14]

            /* Swap channel bytes */
            channelValue = ((hibus->buffer[i + 1] << 8) | (hibus->buffer[i])) - calibrationValues[(i - 2) / 2];
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	685a      	ldr	r2, [r3, #4]
 8002660:	7b7b      	ldrb	r3, [r7, #13]
 8002662:	3301      	adds	r3, #1
 8002664:	4413      	add	r3, r2
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	021b      	lsls	r3, r3, #8
 800266a:	b21a      	sxth	r2, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6859      	ldr	r1, [r3, #4]
 8002670:	7b7b      	ldrb	r3, [r7, #13]
 8002672:	440b      	add	r3, r1
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	b21b      	sxth	r3, r3
 8002678:	4313      	orrs	r3, r2
 800267a:	b21b      	sxth	r3, r3
 800267c:	b29a      	uxth	r2, r3
 800267e:	7b7b      	ldrb	r3, [r7, #13]
 8002680:	3b02      	subs	r3, #2
 8002682:	0fd9      	lsrs	r1, r3, #31
 8002684:	440b      	add	r3, r1
 8002686:	105b      	asrs	r3, r3, #1
 8002688:	4619      	mov	r1, r3
 800268a:	4b26      	ldr	r3, [pc, #152]	; (8002724 <FSA8S_AmendData+0xe0>)
 800268c:	5c5b      	ldrb	r3, [r3, r1]
 800268e:	b29b      	uxth	r3, r3
 8002690:	1ad3      	subs	r3, r2, r3
 8002692:	81fb      	strh	r3, [r7, #14]

            /* Map channel value from 0 to IBUS_CHANNEL_MAX_VALUE */
            if ((IBUS_CHANNEL_MIN_RAW_VALUE <= channelValue) && (IBUS_CHANNEL_MAX_RAW_VALUE >= channelValue)) {
 8002694:	89fb      	ldrh	r3, [r7, #14]
 8002696:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800269a:	d308      	bcc.n	80026ae <FSA8S_AmendData+0x6a>
 800269c:	89fb      	ldrh	r3, [r7, #14]
 800269e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80026a2:	d804      	bhi.n	80026ae <FSA8S_AmendData+0x6a>
                channelValue -= IBUS_CHANNEL_MIN_RAW_VALUE;
 80026a4:	89fb      	ldrh	r3, [r7, #14]
 80026a6:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80026aa:	81fb      	strh	r3, [r7, #14]
 80026ac:	e001      	b.n	80026b2 <FSA8S_AmendData+0x6e>
            } else {
                channelValue = IBUS_CHANNEL_VALUE_NULL;
 80026ae:	2300      	movs	r3, #0
 80026b0:	81fb      	strh	r3, [r7, #14]
            }

            /* Map channel value between minimum and maximum values and store it */
            hibus->data[(i - 2) / 2] = channelValue * ((float)(IBUS_CHANNEL_MAX_VALUE + (calibrationValues[(i - 2) / 2] * ((float)IBUS_CHANNEL_MAX_VALUE / IBUS_CHANNEL_MIN_RAW_VALUE))) / IBUS_CHANNEL_MIN_RAW_VALUE);
 80026b2:	89fb      	ldrh	r3, [r7, #14]
 80026b4:	ee07 3a90 	vmov	s15, r3
 80026b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026bc:	7b7b      	ldrb	r3, [r7, #13]
 80026be:	3b02      	subs	r3, #2
 80026c0:	0fda      	lsrs	r2, r3, #31
 80026c2:	4413      	add	r3, r2
 80026c4:	105b      	asrs	r3, r3, #1
 80026c6:	461a      	mov	r2, r3
 80026c8:	4b16      	ldr	r3, [pc, #88]	; (8002724 <FSA8S_AmendData+0xe0>)
 80026ca:	5c9b      	ldrb	r3, [r3, r2]
 80026cc:	ee07 3a90 	vmov	s15, r3
 80026d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026d4:	eddf 6a14 	vldr	s13, [pc, #80]	; 8002728 <FSA8S_AmendData+0xe4>
 80026d8:	ee77 6aa6 	vadd.f32	s13, s15, s13
 80026dc:	ed9f 6a12 	vldr	s12, [pc, #72]	; 8002728 <FSA8S_AmendData+0xe4>
 80026e0:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80026e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	68da      	ldr	r2, [r3, #12]
 80026ec:	7b7b      	ldrb	r3, [r7, #13]
 80026ee:	3b02      	subs	r3, #2
 80026f0:	0fd9      	lsrs	r1, r3, #31
 80026f2:	440b      	add	r3, r1
 80026f4:	105b      	asrs	r3, r3, #1
 80026f6:	005b      	lsls	r3, r3, #1
 80026f8:	4413      	add	r3, r2
 80026fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026fe:	ee17 2a90 	vmov	r2, s15
 8002702:	b292      	uxth	r2, r2
 8002704:	801a      	strh	r2, [r3, #0]
        for (uint8_t i = 2; i < (hibus->bufferSize - 2); i += 2) {
 8002706:	7b7b      	ldrb	r3, [r7, #13]
 8002708:	3302      	adds	r3, #2
 800270a:	737b      	strb	r3, [r7, #13]
 800270c:	7b7a      	ldrb	r2, [r7, #13]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	7a1b      	ldrb	r3, [r3, #8]
 8002712:	3b02      	subs	r3, #2
 8002714:	429a      	cmp	r2, r3
 8002716:	db9f      	blt.n	8002658 <FSA8S_AmendData+0x14>
        }
    }
}
 8002718:	bf00      	nop
 800271a:	3714      	adds	r7, #20
 800271c:	46bd      	mov	sp, r7
 800271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002722:	4770      	bx	lr
 8002724:	20000004 	.word	0x20000004
 8002728:	447a0000 	.word	0x447a0000

0800272c <FSA8S_Init>:

/* --- Public function implementation ---------------------------------------------------------- */
IBUS_HandleTypeDef_t * FSA8S_Init(UART_HandleTypeDef * huart) {
 800272c:	b580      	push	{r7, lr}
 800272e:	b086      	sub	sp, #24
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]

    /* Define variable to track number of initializations */
    static uint8_t alreadyInitialized = false;

    /* Check parameter */
    if (NULL == huart) {
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d101      	bne.n	800273e <FSA8S_Init+0x12>
        return NULL;
 800273a:	2300      	movs	r3, #0
 800273c:	e04a      	b.n	80027d4 <FSA8S_Init+0xa8>
    }

    /* Check if driver was already initialized */
    if (alreadyInitialized) {
 800273e:	4b27      	ldr	r3, [pc, #156]	; (80027dc <FSA8S_Init+0xb0>)
 8002740:	781b      	ldrb	r3, [r3, #0]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d001      	beq.n	800274a <FSA8S_Init+0x1e>
        return NULL;
 8002746:	2300      	movs	r3, #0
 8002748:	e044      	b.n	80027d4 <FSA8S_Init+0xa8>
    }

    /* Allocate dynamic memory for the IBUS_HandleTypeDef_t structure and for the buffer to receive
     * data */
#ifdef USE_FREERTOS
    IBUS_HandleTypeDef_t * hibus = (IBUS_HandleTypeDef_t *)pvPortMalloc(sizeof(IBUS_HandleTypeDef_t));
 800274a:	2014      	movs	r0, #20
 800274c:	f00b ff64 	bl	800e618 <pvPortMalloc>
 8002750:	6178      	str	r0, [r7, #20]
    uint8_t * buffer = (uint8_t *)pvPortMalloc(sizeof(uint8_t) * IBUS_BUFFER_LENGTH);
 8002752:	2020      	movs	r0, #32
 8002754:	f00b ff60 	bl	800e618 <pvPortMalloc>
 8002758:	6138      	str	r0, [r7, #16]
    uint16_t * data = (uint16_t *)pvPortMalloc(sizeof(uint16_t) * IBUS_CHANNELS);
 800275a:	201c      	movs	r0, #28
 800275c:	f00b ff5c 	bl	800e618 <pvPortMalloc>
 8002760:	60f8      	str	r0, [r7, #12]
    uint8_t * buffer = (uint8_t *)malloc(sizeof(uint8_t) * IBUS_BUFFER_LENGTH);
    uint16_t * data = (uint16_t *)malloc(sizeof(uint16_t) * IBUS_CHANNELS);
#endif

    /* Initialize iBus_HandleTypeDef structure */
    if (hibus) {
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d00f      	beq.n	8002788 <FSA8S_Init+0x5c>
        hibus->huart = huart;
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	687a      	ldr	r2, [r7, #4]
 800276c:	601a      	str	r2, [r3, #0]
        hibus->buffer = buffer;
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	693a      	ldr	r2, [r7, #16]
 8002772:	605a      	str	r2, [r3, #4]
        hibus->bufferSize = IBUS_BUFFER_LENGTH;
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	2220      	movs	r2, #32
 8002778:	721a      	strb	r2, [r3, #8]
        hibus->data = data;
 800277a:	697b      	ldr	r3, [r7, #20]
 800277c:	68fa      	ldr	r2, [r7, #12]
 800277e:	60da      	str	r2, [r3, #12]
        hibus->channels = IBUS_CHANNELS;
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	220e      	movs	r2, #14
 8002784:	741a      	strb	r2, [r3, #16]
 8002786:	e00c      	b.n	80027a2 <FSA8S_Init+0x76>
    } else {
        /* Dynamic memory allocation was not successful */
#ifdef USE_FREERTOS
        /* Free up dynamic allocated memory */
        vPortFree(hibus->buffer);
 8002788:	697b      	ldr	r3, [r7, #20]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	4618      	mov	r0, r3
 800278e:	f00b ff55 	bl	800e63c <vPortFree>
        vPortFree(hibus->data);
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	68db      	ldr	r3, [r3, #12]
 8002796:	4618      	mov	r0, r3
 8002798:	f00b ff50 	bl	800e63c <vPortFree>
        vPortFree(hibus);
 800279c:	6978      	ldr	r0, [r7, #20]
 800279e:	f00b ff4d 	bl	800e63c <vPortFree>
        free(hibus);
#endif
    }

    /* Initialize iBus communication */
    if (IBUS_Init(hibus)) {
 80027a2:	6978      	ldr	r0, [r7, #20]
 80027a4:	f7ff fed4 	bl	8002550 <IBUS_Init>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d004      	beq.n	80027b8 <FSA8S_Init+0x8c>
        /* Initialization was successful */
        alreadyInitialized = true;
 80027ae:	4b0b      	ldr	r3, [pc, #44]	; (80027dc <FSA8S_Init+0xb0>)
 80027b0:	2201      	movs	r2, #1
 80027b2:	701a      	strb	r2, [r3, #0]
        return hibus;
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	e00d      	b.n	80027d4 <FSA8S_Init+0xa8>
    } else {
        /* Initialization was unsuccessful */
#ifdef USE_FREERTOS
        /* Free up dynamic allocated memory */
        vPortFree(hibus->buffer);
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	4618      	mov	r0, r3
 80027be:	f00b ff3d 	bl	800e63c <vPortFree>
        vPortFree(hibus->data);
 80027c2:	697b      	ldr	r3, [r7, #20]
 80027c4:	68db      	ldr	r3, [r3, #12]
 80027c6:	4618      	mov	r0, r3
 80027c8:	f00b ff38 	bl	800e63c <vPortFree>
        vPortFree(hibus);
 80027cc:	6978      	ldr	r0, [r7, #20]
 80027ce:	f00b ff35 	bl	800e63c <vPortFree>
#else
        /* Free up dynamic allocated memory */
        free(hibus->buffer);
        free(hibus);
#endif
        return NULL;
 80027d2:	2300      	movs	r3, #0
    }
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	3718      	adds	r7, #24
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}
 80027dc:	20000bb8 	.word	0x20000bb8

080027e0 <FSA8S_ReadChannel>:

uint16_t FSA8S_ReadChannel(IBUS_HandleTypeDef_t * hibus, FSA8S_CHANNEL_t channel) {
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
 80027e8:	460b      	mov	r3, r1
 80027ea:	70fb      	strb	r3, [r7, #3]

    /* Check parameter */
    if (NULL == hibus) {
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d101      	bne.n	80027f6 <FSA8S_ReadChannel+0x16>
        return IBUS_CHANNEL_VALUE_NULL;
 80027f2:	2300      	movs	r3, #0
 80027f4:	e029      	b.n	800284a <FSA8S_ReadChannel+0x6a>
    }

    /* Check parameter */
    if (!(channel > 0 && channel <= IBUS_CHANNELS)) {
 80027f6:	78fb      	ldrb	r3, [r7, #3]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d002      	beq.n	8002802 <FSA8S_ReadChannel+0x22>
 80027fc:	78fb      	ldrb	r3, [r7, #3]
 80027fe:	2b0e      	cmp	r3, #14
 8002800:	d901      	bls.n	8002806 <FSA8S_ReadChannel+0x26>

#ifdef FSA8S_USE_LOGGING
        LOG((uint8_t *)"FSA8S invalid channel to read.\r\n\n", LOG_ERROR);
#endif

        return IBUS_CHANNEL_VALUE_NULL;
 8002802:	2300      	movs	r3, #0
 8002804:	e021      	b.n	800284a <FSA8S_ReadChannel+0x6a>
    }

    /* Check if first two bytes are IBUS_LENGTH and IBUS_COMMAND */
    while (1) {
        while (!FSA8S_CheckFirstBytes(hibus)) {
 8002806:	bf00      	nop
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	f7ff febe 	bl	800258a <FSA8S_CheckFirstBytes>
 800280e:	4603      	mov	r3, r0
 8002810:	f083 0301 	eor.w	r3, r3, #1
 8002814:	b2db      	uxtb	r3, r3
 8002816:	2b00      	cmp	r3, #0
 8002818:	d1f6      	bne.n	8002808 <FSA8S_ReadChannel+0x28>
            /* Wait until a data frame with the right format is received */
        }

        /* Perform a checksum */
        if (!FSA8S_Checksum(hibus)) {
 800281a:	6878      	ldr	r0, [r7, #4]
 800281c:	f7ff fed2 	bl	80025c4 <FSA8S_Checksum>
 8002820:	4603      	mov	r3, r0
 8002822:	f083 0301 	eor.w	r3, r3, #1
 8002826:	b2db      	uxtb	r3, r3
 8002828:	2b00      	cmp	r3, #0
 800282a:	d001      	beq.n	8002830 <FSA8S_ReadChannel+0x50>
            /* Received data is corrupted */
            /* Wait another transaction and check first to bytes */
            continue;
 800282c:	bf00      	nop
        while (!FSA8S_CheckFirstBytes(hibus)) {
 800282e:	e7ea      	b.n	8002806 <FSA8S_ReadChannel+0x26>
        } else {
            /* Received data is correct */
            /* Quit outer while loop */
            break;
 8002830:	bf00      	nop
        }
    }

    /* Get channels data in little-endian */
    FSA8S_AmendData(hibus);
 8002832:	6878      	ldr	r0, [r7, #4]
 8002834:	f7ff ff06 	bl	8002644 <FSA8S_AmendData>

    /* Return channel value */
    return hibus->data[channel - IBUS_CHANNEL_NUM_OFFSET];
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	68da      	ldr	r2, [r3, #12]
 800283c:	78fb      	ldrb	r3, [r7, #3]
 800283e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8002842:	3b01      	subs	r3, #1
 8002844:	005b      	lsls	r3, r3, #1
 8002846:	4413      	add	r3, r2
 8002848:	881b      	ldrh	r3, [r3, #0]
}
 800284a:	4618      	mov	r0, r3
 800284c:	3708      	adds	r7, #8
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}

08002852 <I2C_Init>:
/* --- Private variable definitions ------------------------------------------------------------ */

/* --- Private function implementation --------------------------------------------------------- */

/* --- Public function implementation ---------------------------------------------------------- */
bool_t I2C_Init(MPU6050_HandleTypeDef_t * hmpu6050) {
 8002852:	b580      	push	{r7, lr}
 8002854:	b086      	sub	sp, #24
 8002856:	af02      	add	r7, sp, #8
 8002858:	6078      	str	r0, [r7, #4]

    uint8_t who_am_I_value;

    /* Check parameter */
    if (NULL == hmpu6050) {
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d101      	bne.n	8002864 <I2C_Init+0x12>
        return false;
 8002860:	2300      	movs	r3, #0
 8002862:	e010      	b.n	8002886 <I2C_Init+0x34>
    }

    /* Read IMU device ID */
    I2C_Read(hmpu6050->hi2c, hmpu6050->address, MPU_6050_REG_WHO_AM_I, &who_am_I_value, 1);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6858      	ldr	r0, [r3, #4]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	7a19      	ldrb	r1, [r3, #8]
 800286c:	f107 030f 	add.w	r3, r7, #15
 8002870:	2201      	movs	r2, #1
 8002872:	9200      	str	r2, [sp, #0]
 8002874:	2275      	movs	r2, #117	; 0x75
 8002876:	f000 f80a 	bl	800288e <I2C_Read>
    /* Check IMU device ID */
    if (who_am_I_value == MPU_6050_BIT_WHO_AM_I) {
 800287a:	7bfb      	ldrb	r3, [r7, #15]
 800287c:	2b68      	cmp	r3, #104	; 0x68
 800287e:	d101      	bne.n	8002884 <I2C_Init+0x32>
        /* Right IMU device ID */
        return true;
 8002880:	2301      	movs	r3, #1
 8002882:	e000      	b.n	8002886 <I2C_Init+0x34>
    } else {
        /* Wrong IMU device ID */
        return false;
 8002884:	2300      	movs	r3, #0
    }
}
 8002886:	4618      	mov	r0, r3
 8002888:	3710      	adds	r7, #16
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}

0800288e <I2C_Read>:

bool_t I2C_Read(I2C_HandleTypeDef * hi2c, uint8_t address, uint8_t reg, uint8_t * data, uint8_t dataSize) {
 800288e:	b580      	push	{r7, lr}
 8002890:	b088      	sub	sp, #32
 8002892:	af04      	add	r7, sp, #16
 8002894:	60f8      	str	r0, [r7, #12]
 8002896:	607b      	str	r3, [r7, #4]
 8002898:	460b      	mov	r3, r1
 800289a:	72fb      	strb	r3, [r7, #11]
 800289c:	4613      	mov	r3, r2
 800289e:	72bb      	strb	r3, [r7, #10]

    /* Check parameters */
    if (NULL == hi2c) {
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d101      	bne.n	80028aa <I2C_Read+0x1c>
        return false;
 80028a6:	2300      	movs	r3, #0
 80028a8:	e019      	b.n	80028de <I2C_Read+0x50>
    }
    if (NULL == data) {
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d101      	bne.n	80028b4 <I2C_Read+0x26>
        return false;
 80028b0:	2300      	movs	r3, #0
 80028b2:	e014      	b.n	80028de <I2C_Read+0x50>
    }

    /* Read IMU data by passing a data register */
    if (HAL_OK != HAL_I2C_Mem_Read(hi2c, address, reg, MPU_6050_ADDR_SIZE, data, dataSize, MPU_6050_I2C_READ_TIMEOUT)) {
 80028b4:	7afb      	ldrb	r3, [r7, #11]
 80028b6:	b299      	uxth	r1, r3
 80028b8:	7abb      	ldrb	r3, [r7, #10]
 80028ba:	b29a      	uxth	r2, r3
 80028bc:	7e3b      	ldrb	r3, [r7, #24]
 80028be:	b29b      	uxth	r3, r3
 80028c0:	2064      	movs	r0, #100	; 0x64
 80028c2:	9002      	str	r0, [sp, #8]
 80028c4:	9301      	str	r3, [sp, #4]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	9300      	str	r3, [sp, #0]
 80028ca:	2301      	movs	r3, #1
 80028cc:	68f8      	ldr	r0, [r7, #12]
 80028ce:	f002 f811 	bl	80048f4 <HAL_I2C_Mem_Read>
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d001      	beq.n	80028dc <I2C_Read+0x4e>

        /* Data couldn't be read */
        return false;
 80028d8:	2300      	movs	r3, #0
 80028da:	e000      	b.n	80028de <I2C_Read+0x50>
    } else {

        /* Data read successfully */
        return true;
 80028dc:	2301      	movs	r3, #1
    }
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3710      	adds	r7, #16
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}

080028e6 <I2C_Write>:

bool_t I2C_Write(I2C_HandleTypeDef * hi2c, uint8_t address, uint8_t reg, uint8_t * data) {
 80028e6:	b580      	push	{r7, lr}
 80028e8:	b088      	sub	sp, #32
 80028ea:	af04      	add	r7, sp, #16
 80028ec:	60f8      	str	r0, [r7, #12]
 80028ee:	607b      	str	r3, [r7, #4]
 80028f0:	460b      	mov	r3, r1
 80028f2:	72fb      	strb	r3, [r7, #11]
 80028f4:	4613      	mov	r3, r2
 80028f6:	72bb      	strb	r3, [r7, #10]

    /* Check parameters */
    if (NULL == hi2c) {
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d101      	bne.n	8002902 <I2C_Write+0x1c>
        return false;
 80028fe:	2300      	movs	r3, #0
 8002900:	e018      	b.n	8002934 <I2C_Write+0x4e>
    }
    if (NULL == data) {
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d101      	bne.n	800290c <I2C_Write+0x26>
        return false;
 8002908:	2300      	movs	r3, #0
 800290a:	e013      	b.n	8002934 <I2C_Write+0x4e>
    }

    /* Write to IMU */
    if (HAL_OK != HAL_I2C_Mem_Write(hi2c, address, reg, MPU_6050_ADDR_SIZE, data, sizeof(*data), MPU_6050_I2C_WRITE_TIMEOUT)) {
 800290c:	7afb      	ldrb	r3, [r7, #11]
 800290e:	b299      	uxth	r1, r3
 8002910:	7abb      	ldrb	r3, [r7, #10]
 8002912:	b29a      	uxth	r2, r3
 8002914:	2364      	movs	r3, #100	; 0x64
 8002916:	9302      	str	r3, [sp, #8]
 8002918:	2301      	movs	r3, #1
 800291a:	9301      	str	r3, [sp, #4]
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	9300      	str	r3, [sp, #0]
 8002920:	2301      	movs	r3, #1
 8002922:	68f8      	ldr	r0, [r7, #12]
 8002924:	f001 feec 	bl	8004700 <HAL_I2C_Mem_Write>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d001      	beq.n	8002932 <I2C_Write+0x4c>

        /* Data couldn't be written */
        return false;
 800292e:	2300      	movs	r3, #0
 8002930:	e000      	b.n	8002934 <I2C_Write+0x4e>
    } else {

        /* Data written successfully */
        return true;
 8002932:	2301      	movs	r3, #1
    }
}
 8002934:	4618      	mov	r0, r3
 8002936:	3710      	adds	r7, #16
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}

0800293c <MPU6050_InstanceInit>:
/* --- Public variable definitions ------------------------------------------------------------- */

/* --- Private variable definitions ------------------------------------------------------------ */

/* --- Private function implementation --------------------------------------------------------- */
static MPU6050_HandleTypeDef_t * MPU6050_InstanceInit(I2C_HandleTypeDef * hi2c) {
 800293c:	b580      	push	{r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]

#ifdef USE_FREERTOS
    /* Allocate dynamic memory for the MPU6050_HandleTypeDef_t structure */
    MPU6050_HandleTypeDef_t * hmpu6050 = pvPortMalloc(sizeof(MPU6050_HandleTypeDef_t));
 8002944:	2014      	movs	r0, #20
 8002946:	f00b fe67 	bl	800e618 <pvPortMalloc>
 800294a:	60f8      	str	r0, [r7, #12]

    /* Allocate dynamic memory for data buffer */
    uint8_t * buffer = pvPortMalloc(sizeof(1));
 800294c:	2004      	movs	r0, #4
 800294e:	f00b fe63 	bl	800e618 <pvPortMalloc>
 8002952:	60b8      	str	r0, [r7, #8]
    /* Allocate dynamic memory for data buffer */
    uint8_t * buffer = malloc(sizeof(1));
#endif

    /* Check if dynamic memory allocation was successful */
    if (NULL == hmpu6050 || NULL == buffer) {
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d002      	beq.n	8002960 <MPU6050_InstanceInit+0x24>
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d109      	bne.n	8002974 <MPU6050_InstanceInit+0x38>
        /* Dynamic memory allocation was not successful */
#ifdef USE_FREERTOS
        /* Free up dynamic allocated memory */
        vPortFree(hmpu6050->buffer);
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	68db      	ldr	r3, [r3, #12]
 8002964:	4618      	mov	r0, r3
 8002966:	f00b fe69 	bl	800e63c <vPortFree>
        vPortFree(hmpu6050);
 800296a:	68f8      	ldr	r0, [r7, #12]
 800296c:	f00b fe66 	bl	800e63c <vPortFree>
        /* Free up dynamic allocated memory */
        hmpu6050->buffer = 0;
        free(hmpu6050->buffer);
        free(hmpu6050);
#endif
        return NULL;
 8002970:	2300      	movs	r3, #0
 8002972:	e01b      	b.n	80029ac <MPU6050_InstanceInit+0x70>
    } else {
        /* Dynamic memory allocation was successful */

        /* Initialize MPU6050_HandleTypeDef_t structure */
        if (instancesNumber == 0) {
 8002974:	4b0f      	ldr	r3, [pc, #60]	; (80029b4 <MPU6050_InstanceInit+0x78>)
 8002976:	781b      	ldrb	r3, [r3, #0]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d106      	bne.n	800298a <MPU6050_InstanceInit+0x4e>
            hmpu6050->instance = 1;
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2201      	movs	r2, #1
 8002980:	701a      	strb	r2, [r3, #0]
            hmpu6050->address = MPU6050_AUX_VAL_I2C_ADDR1;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	22d0      	movs	r2, #208	; 0xd0
 8002986:	721a      	strb	r2, [r3, #8]
 8002988:	e009      	b.n	800299e <MPU6050_InstanceInit+0x62>
        } else if (instancesNumber == 1) {
 800298a:	4b0a      	ldr	r3, [pc, #40]	; (80029b4 <MPU6050_InstanceInit+0x78>)
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	2b01      	cmp	r3, #1
 8002990:	d105      	bne.n	800299e <MPU6050_InstanceInit+0x62>
            hmpu6050->instance = 2;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2202      	movs	r2, #2
 8002996:	701a      	strb	r2, [r3, #0]
            hmpu6050->address = MPU6050_AUX_VAL_I2C_ADDR2;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	22d1      	movs	r2, #209	; 0xd1
 800299c:	721a      	strb	r2, [r3, #8]
        }
        hmpu6050->hi2c = hi2c;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	687a      	ldr	r2, [r7, #4]
 80029a2:	605a      	str	r2, [r3, #4]
        hmpu6050->buffer = buffer;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	68ba      	ldr	r2, [r7, #8]
 80029a8:	60da      	str	r2, [r3, #12]
    }

    /* Return created instance */
    return hmpu6050;
 80029aa:	68fb      	ldr	r3, [r7, #12]
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3710      	adds	r7, #16
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	20000bb9 	.word	0x20000bb9

080029b8 <MPU6050_WakeUpDevice>:

static void MPU6050_WakeUpDevice(MPU6050_HandleTypeDef_t * hmpu6050) {
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b086      	sub	sp, #24
 80029bc:	af02      	add	r7, sp, #8
 80029be:	6078      	str	r0, [r7, #4]

    /* Wake up device */
    uint8_t regData;

    regData = MPU_6050_BIT_PWR_MGMT_1_SLEEP;
 80029c0:	2340      	movs	r3, #64	; 0x40
 80029c2:	73fb      	strb	r3, [r7, #15]
    MPU6050_WriteRegisterBitmasked(hmpu6050->hi2c, hmpu6050->address, MPU_6050_REG_PWR_MGMT_1, &regData, MPU6050_CLEAR_BIT);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6858      	ldr	r0, [r3, #4]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	7a19      	ldrb	r1, [r3, #8]
 80029cc:	f107 030f 	add.w	r3, r7, #15
 80029d0:	2200      	movs	r2, #0
 80029d2:	9200      	str	r2, [sp, #0]
 80029d4:	226b      	movs	r2, #107	; 0x6b
 80029d6:	f000 f9e5 	bl	8002da4 <MPU6050_WriteRegisterBitmasked>
}
 80029da:	bf00      	nop
 80029dc:	3710      	adds	r7, #16
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}

080029e2 <MPU6050_SetClockSource>:

static void MPU6050_SetClockSource(MPU6050_HandleTypeDef_t * hmpu6050) {
 80029e2:	b580      	push	{r7, lr}
 80029e4:	b086      	sub	sp, #24
 80029e6:	af02      	add	r7, sp, #8
 80029e8:	6078      	str	r0, [r7, #4]

    /* Set clock source */
    uint8_t regData;

    regData = MPU_6050_BIT_PWR_MGMT_1_CLKSEL_1;
 80029ea:	2301      	movs	r3, #1
 80029ec:	73fb      	strb	r3, [r7, #15]
    MPU6050_WriteRegisterBitmasked(hmpu6050->hi2c, hmpu6050->address, MPU_6050_REG_PWR_MGMT_1, &regData, MPU6050_SET_BIT);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6858      	ldr	r0, [r3, #4]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	7a19      	ldrb	r1, [r3, #8]
 80029f6:	f107 030f 	add.w	r3, r7, #15
 80029fa:	2201      	movs	r2, #1
 80029fc:	9200      	str	r2, [sp, #0]
 80029fe:	226b      	movs	r2, #107	; 0x6b
 8002a00:	f000 f9d0 	bl	8002da4 <MPU6050_WriteRegisterBitmasked>
}
 8002a04:	bf00      	nop
 8002a06:	3710      	adds	r7, #16
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}

08002a0c <MPU6050_SetSampleDivider>:

static void MPU6050_SetSampleDivider(MPU6050_HandleTypeDef_t * hmpu6050) {
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b086      	sub	sp, #24
 8002a10:	af02      	add	r7, sp, #8
 8002a12:	6078      	str	r0, [r7, #4]

    /* Set sample rate divider */
    uint8_t regData;

    regData = MPU_6050_BIT_SMPLRT_DIV;
 8002a14:	2318      	movs	r3, #24
 8002a16:	73fb      	strb	r3, [r7, #15]
    MPU6050_WriteRegisterBitmasked(hmpu6050->hi2c, hmpu6050->address, MPU_6050_REG_SMPLRT_DIV, &regData, MPU6050_SET_BIT);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6858      	ldr	r0, [r3, #4]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	7a19      	ldrb	r1, [r3, #8]
 8002a20:	f107 030f 	add.w	r3, r7, #15
 8002a24:	2201      	movs	r2, #1
 8002a26:	9200      	str	r2, [sp, #0]
 8002a28:	2219      	movs	r2, #25
 8002a2a:	f000 f9bb 	bl	8002da4 <MPU6050_WriteRegisterBitmasked>
}
 8002a2e:	bf00      	nop
 8002a30:	3710      	adds	r7, #16
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}

08002a36 <MPU6050_SetGyroscopeRange>:

static void MPU6050_SetGyroscopeRange(MPU6050_HandleTypeDef_t * hmpu6050) {
 8002a36:	b580      	push	{r7, lr}
 8002a38:	b086      	sub	sp, #24
 8002a3a:	af02      	add	r7, sp, #8
 8002a3c:	6078      	str	r0, [r7, #4]

    /* Set gyroscope range */
    uint8_t regData;

    regData = MPU_6050_BIT_GYRO_CONFIG_FS_SEL_0; // Full range
 8002a3e:	2300      	movs	r3, #0
 8002a40:	73fb      	strb	r3, [r7, #15]
    MPU6050_WriteRegisterBitmasked(hmpu6050->hi2c, hmpu6050->address, MPU_6050_REG_GYRO_CONFIG, &regData, MPU6050_SET_BIT);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6858      	ldr	r0, [r3, #4]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	7a19      	ldrb	r1, [r3, #8]
 8002a4a:	f107 030f 	add.w	r3, r7, #15
 8002a4e:	2201      	movs	r2, #1
 8002a50:	9200      	str	r2, [sp, #0]
 8002a52:	221b      	movs	r2, #27
 8002a54:	f000 f9a6 	bl	8002da4 <MPU6050_WriteRegisterBitmasked>
}
 8002a58:	bf00      	nop
 8002a5a:	3710      	adds	r7, #16
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}

08002a60 <MPU6050_SetAccelerometerRange>:

static void MPU6050_SetAccelerometerRange(MPU6050_HandleTypeDef_t * hmpu6050) {
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b086      	sub	sp, #24
 8002a64:	af02      	add	r7, sp, #8
 8002a66:	6078      	str	r0, [r7, #4]

    /* Set accelerometer range */
    uint8_t regData;

    regData = MPU_6050_BIT_ACCEL_CONFIG_FS_SEL_0; // Full range
 8002a68:	2300      	movs	r3, #0
 8002a6a:	73fb      	strb	r3, [r7, #15]
    MPU6050_WriteRegisterBitmasked(hmpu6050->hi2c, hmpu6050->address, MPU_6050_REG_ACCEL_CONFIG, &regData, MPU6050_SET_BIT);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6858      	ldr	r0, [r3, #4]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	7a19      	ldrb	r1, [r3, #8]
 8002a74:	f107 030f 	add.w	r3, r7, #15
 8002a78:	2201      	movs	r2, #1
 8002a7a:	9200      	str	r2, [sp, #0]
 8002a7c:	221c      	movs	r2, #28
 8002a7e:	f000 f991 	bl	8002da4 <MPU6050_WriteRegisterBitmasked>
}
 8002a82:	bf00      	nop
 8002a84:	3710      	adds	r7, #16
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}

08002a8a <MPU6050_EnableI2CMasterMode>:

static void MPU6050_EnableI2CMasterMode(MPU6050_HandleTypeDef_t * hmpu6050) {
 8002a8a:	b580      	push	{r7, lr}
 8002a8c:	b086      	sub	sp, #24
 8002a8e:	af02      	add	r7, sp, #8
 8002a90:	6078      	str	r0, [r7, #4]

    /* Enable I2C Master mode */
    uint8_t regData;

    regData = 0b00100010; // TODO
 8002a92:	2322      	movs	r3, #34	; 0x22
 8002a94:	73fb      	strb	r3, [r7, #15]
    MPU6050_WriteRegisterBitmasked(hmpu6050->hi2c, hmpu6050->address, MPU_6050_REG_USER_CTRL, &regData, MPU6050_SET_BIT);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6858      	ldr	r0, [r3, #4]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	7a19      	ldrb	r1, [r3, #8]
 8002a9e:	f107 030f 	add.w	r3, r7, #15
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	9200      	str	r2, [sp, #0]
 8002aa6:	226a      	movs	r2, #106	; 0x6a
 8002aa8:	f000 f97c 	bl	8002da4 <MPU6050_WriteRegisterBitmasked>
}
 8002aac:	bf00      	nop
 8002aae:	3710      	adds	r7, #16
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}

08002ab4 <MPU6050_DisableI2CMasterMode>:

static void MPU6050_DisableI2CMasterMode(MPU6050_HandleTypeDef_t * hmpu6050) {
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b086      	sub	sp, #24
 8002ab8:	af02      	add	r7, sp, #8
 8002aba:	6078      	str	r0, [r7, #4]

    /* Disable I2C Master mode */
    uint8_t regData;

    regData = MPU_6050_BIT_USER_CTRL_MST_EN;
 8002abc:	2320      	movs	r3, #32
 8002abe:	73fb      	strb	r3, [r7, #15]
    MPU6050_WriteRegisterBitmasked(hmpu6050->hi2c, hmpu6050->address, MPU_6050_REG_USER_CTRL, &regData, MPU6050_CLEAR_BIT);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6858      	ldr	r0, [r3, #4]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	7a19      	ldrb	r1, [r3, #8]
 8002ac8:	f107 030f 	add.w	r3, r7, #15
 8002acc:	2200      	movs	r2, #0
 8002ace:	9200      	str	r2, [sp, #0]
 8002ad0:	226a      	movs	r2, #106	; 0x6a
 8002ad2:	f000 f967 	bl	8002da4 <MPU6050_WriteRegisterBitmasked>
}
 8002ad6:	bf00      	nop
 8002ad8:	3710      	adds	r7, #16
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}

08002ade <MPU6050_EnableBypassMode>:

static void MPU6050_EnableBypassMode(MPU6050_HandleTypeDef_t * hmpu6050) {
 8002ade:	b580      	push	{r7, lr}
 8002ae0:	b086      	sub	sp, #24
 8002ae2:	af02      	add	r7, sp, #8
 8002ae4:	6078      	str	r0, [r7, #4]

    /* Enable Bypass mode */
    uint8_t regData;

    regData = MPU_6050_BIT_INT_PIN_CFG_I2C_BP_EN;
 8002ae6:	2302      	movs	r3, #2
 8002ae8:	73fb      	strb	r3, [r7, #15]
    MPU6050_WriteRegisterBitmasked(hmpu6050->hi2c, hmpu6050->address, MPU_6050_REG_INT_PIN_CFG, &regData, MPU6050_SET_BIT);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6858      	ldr	r0, [r3, #4]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	7a19      	ldrb	r1, [r3, #8]
 8002af2:	f107 030f 	add.w	r3, r7, #15
 8002af6:	2201      	movs	r2, #1
 8002af8:	9200      	str	r2, [sp, #0]
 8002afa:	2237      	movs	r2, #55	; 0x37
 8002afc:	f000 f952 	bl	8002da4 <MPU6050_WriteRegisterBitmasked>
}
 8002b00:	bf00      	nop
 8002b02:	3710      	adds	r7, #16
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}

08002b08 <MPU6050_DisableBypassMode>:

static void MPU6050_DisableBypassMode(MPU6050_HandleTypeDef_t * hmpu6050) {
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b086      	sub	sp, #24
 8002b0c:	af02      	add	r7, sp, #8
 8002b0e:	6078      	str	r0, [r7, #4]

    /* Disable Bypass mode */
    uint8_t regData;

    regData = MPU_6050_BIT_INT_PIN_CFG_I2C_BP_EN;
 8002b10:	2302      	movs	r3, #2
 8002b12:	73fb      	strb	r3, [r7, #15]
    MPU6050_WriteRegisterBitmasked(hmpu6050->hi2c, hmpu6050->address, MPU_6050_REG_INT_PIN_CFG, &regData, MPU6050_SET_BIT);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6858      	ldr	r0, [r3, #4]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	7a19      	ldrb	r1, [r3, #8]
 8002b1c:	f107 030f 	add.w	r3, r7, #15
 8002b20:	2201      	movs	r2, #1
 8002b22:	9200      	str	r2, [sp, #0]
 8002b24:	2237      	movs	r2, #55	; 0x37
 8002b26:	f000 f93d 	bl	8002da4 <MPU6050_WriteRegisterBitmasked>
}
 8002b2a:	bf00      	nop
 8002b2c:	3710      	adds	r7, #16
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <MPU6050_SetMasterClock>:

static void MPU6050_SetMasterClock(MPU6050_HandleTypeDef_t * hmpu6050) {
 8002b32:	b580      	push	{r7, lr}
 8002b34:	b086      	sub	sp, #24
 8002b36:	af02      	add	r7, sp, #8
 8002b38:	6078      	str	r0, [r7, #4]

    /* Set Master Clock */
    uint8_t regData;

    regData = 0b00001101; // 400 kHz TODO
 8002b3a:	230d      	movs	r3, #13
 8002b3c:	73fb      	strb	r3, [r7, #15]
    MPU6050_WriteRegisterBitmasked(hmpu6050->hi2c, hmpu6050->address, MPU_6050_REG_I2C_MST_CTRL, &regData, MPU6050_SET_BIT);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6858      	ldr	r0, [r3, #4]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	7a19      	ldrb	r1, [r3, #8]
 8002b46:	f107 030f 	add.w	r3, r7, #15
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	9200      	str	r2, [sp, #0]
 8002b4e:	2224      	movs	r2, #36	; 0x24
 8002b50:	f000 f928 	bl	8002da4 <MPU6050_WriteRegisterBitmasked>
}
 8002b54:	bf00      	nop
 8002b56:	3710      	adds	r7, #16
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}

08002b5c <MPU6050_TestConnection_QMC5883L>:

static bool_t MPU6050_TestConnection_QMC5883L(MPU6050_HandleTypeDef_t * hmpu6050) {
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b086      	sub	sp, #24
 8002b60:	af02      	add	r7, sp, #8
 8002b62:	6078      	str	r0, [r7, #4]

    /* Test QMC5883L magnetometer connection */
    uint8_t regData;

    MPU6050_ReadRegister(hmpu6050->hi2c, QMC5883L_AUX_VAL_I2C_ADDR << 1, QMC5883L_REG_CHIP_ID, &regData, sizeof(regData));
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6858      	ldr	r0, [r3, #4]
 8002b68:	f107 030f 	add.w	r3, r7, #15
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	9200      	str	r2, [sp, #0]
 8002b70:	220d      	movs	r2, #13
 8002b72:	211a      	movs	r1, #26
 8002b74:	f000 f8ee 	bl	8002d54 <MPU6050_ReadRegister>

    if (QMC5883L_BIT_CHIP_ID != regData) {
 8002b78:	7bfb      	ldrb	r3, [r7, #15]
 8002b7a:	2bff      	cmp	r3, #255	; 0xff
 8002b7c:	d001      	beq.n	8002b82 <MPU6050_TestConnection_QMC5883L+0x26>
        return false;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	e000      	b.n	8002b84 <MPU6050_TestConnection_QMC5883L+0x28>
    } else {
        return true;
 8002b82:	2301      	movs	r3, #1
    }
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	3710      	adds	r7, #16
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}

08002b8c <MPU6050_TestConnection_BMP180>:

static bool_t MPU6050_TestConnection_BMP180(MPU6050_HandleTypeDef_t * hmpu6050) {
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b086      	sub	sp, #24
 8002b90:	af02      	add	r7, sp, #8
 8002b92:	6078      	str	r0, [r7, #4]

    /* Test BMP180 barometer connection */
    uint8_t regData;

    MPU6050_ReadRegister(hmpu6050->hi2c, BMP180_AUX_VAL_I2C_ADDR << 1, 0xD0, &regData, sizeof(regData));
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6858      	ldr	r0, [r3, #4]
 8002b98:	f107 030f 	add.w	r3, r7, #15
 8002b9c:	2201      	movs	r2, #1
 8002b9e:	9200      	str	r2, [sp, #0]
 8002ba0:	22d0      	movs	r2, #208	; 0xd0
 8002ba2:	21ee      	movs	r1, #238	; 0xee
 8002ba4:	f000 f8d6 	bl	8002d54 <MPU6050_ReadRegister>

    if (0x55 != regData) { // TODO
 8002ba8:	7bfb      	ldrb	r3, [r7, #15]
 8002baa:	2b55      	cmp	r3, #85	; 0x55
 8002bac:	d001      	beq.n	8002bb2 <MPU6050_TestConnection_BMP180+0x26>
        return false;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	e000      	b.n	8002bb4 <MPU6050_TestConnection_BMP180+0x28>
    } else {
        return true;
 8002bb2:	2301      	movs	r3, #1
    }
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3710      	adds	r7, #16
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <QMC5883L_Configure>:

static void QMC5883L_Configure(MPU6050_HandleTypeDef_t * hmpu6050) {
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b086      	sub	sp, #24
 8002bc0:	af02      	add	r7, sp, #8
 8002bc2:	6078      	str	r0, [r7, #4]

    /* Configure QMC5883L magnetometer */
    uint8_t regData;

    /* Reset QMC5883L magnetometer */
    regData = 0b00000001;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	73fb      	strb	r3, [r7, #15]
    MPU6050_WriteRegisterBitmasked(hmpu6050->hi2c, QMC5883L_AUX_VAL_I2C_ADDR << 1, QMC5883L_REG_RESET, &regData, QMC5883L_SET_BIT);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6858      	ldr	r0, [r3, #4]
 8002bcc:	f107 030f 	add.w	r3, r7, #15
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	9200      	str	r2, [sp, #0]
 8002bd4:	220b      	movs	r2, #11
 8002bd6:	211a      	movs	r1, #26
 8002bd8:	f000 f8e4 	bl	8002da4 <MPU6050_WriteRegisterBitmasked>

    /* Configure QMC5883L magnetometer: Control Register 1 */
    regData = 0b00011101;
 8002bdc:	231d      	movs	r3, #29
 8002bde:	73fb      	strb	r3, [r7, #15]
    MPU6050_WriteRegisterBitmasked(hmpu6050->hi2c, QMC5883L_AUX_VAL_I2C_ADDR << 1, QMC5883L_REG_CONFIG1, &regData, QMC5883L_SET_BIT);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6858      	ldr	r0, [r3, #4]
 8002be4:	f107 030f 	add.w	r3, r7, #15
 8002be8:	2201      	movs	r2, #1
 8002bea:	9200      	str	r2, [sp, #0]
 8002bec:	2209      	movs	r2, #9
 8002bee:	211a      	movs	r1, #26
 8002bf0:	f000 f8d8 	bl	8002da4 <MPU6050_WriteRegisterBitmasked>

    /* Configure QMC5883L magnetometer: Control Register 2 */
    regData = 0b00000000;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	73fb      	strb	r3, [r7, #15]
    MPU6050_WriteRegisterBitmasked(hmpu6050->hi2c, QMC5883L_AUX_VAL_I2C_ADDR << 1, QMC5883L_REG_CONFIG2, &regData, QMC5883L_SET_BIT);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6858      	ldr	r0, [r3, #4]
 8002bfc:	f107 030f 	add.w	r3, r7, #15
 8002c00:	2201      	movs	r2, #1
 8002c02:	9200      	str	r2, [sp, #0]
 8002c04:	220a      	movs	r2, #10
 8002c06:	211a      	movs	r1, #26
 8002c08:	f000 f8cc 	bl	8002da4 <MPU6050_WriteRegisterBitmasked>
}
 8002c0c:	bf00      	nop
 8002c0e:	3710      	adds	r7, #16
 8002c10:	46bd      	mov	sp, r7
 8002c12:	bd80      	pop	{r7, pc}

08002c14 <BMP180_Configure>:

static void BMP180_Configure(MPU6050_HandleTypeDef_t * hmpu6050) {
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b086      	sub	sp, #24
 8002c18:	af02      	add	r7, sp, #8
 8002c1a:	6078      	str	r0, [r7, #4]

    /* Configure BMP180 barometer */
    uint8_t regData;

    regData = 0b01000000;
 8002c1c:	2340      	movs	r3, #64	; 0x40
 8002c1e:	73fb      	strb	r3, [r7, #15]
    MPU6050_WriteRegisterBitmasked(hmpu6050->hi2c, BMP180_AUX_VAL_I2C_ADDR << 1, 0xF4, &regData, BMP180_SET_BIT);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	6858      	ldr	r0, [r3, #4]
 8002c24:	f107 030f 	add.w	r3, r7, #15
 8002c28:	2201      	movs	r2, #1
 8002c2a:	9200      	str	r2, [sp, #0]
 8002c2c:	22f4      	movs	r2, #244	; 0xf4
 8002c2e:	21ee      	movs	r1, #238	; 0xee
 8002c30:	f000 f8b8 	bl	8002da4 <MPU6050_WriteRegisterBitmasked>
}
 8002c34:	bf00      	nop
 8002c36:	3710      	adds	r7, #16
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}

08002c3c <MPU6050_Configure_QMC5883l>:

static void MPU6050_Configure_QMC5883l(MPU6050_HandleTypeDef_t * hmpu6050) {
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b086      	sub	sp, #24
 8002c40:	af02      	add	r7, sp, #8
 8002c42:	6078      	str	r0, [r7, #4]

    /* Configure slave QMC5883L magnetometer */
    uint8_t regData;

    /* Set slave QMC5883L magnetometer device address */
    regData = QMC5883L_AUX_VAL_I2C_ADDR | 0x80;
 8002c44:	238d      	movs	r3, #141	; 0x8d
 8002c46:	73fb      	strb	r3, [r7, #15]
    MPU6050_WriteRegisterBitmasked(hmpu6050->hi2c, hmpu6050->address, MPU_6050_REG_I2C_SLV0_ADDR, &regData, MPU6050_SET_BIT);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6858      	ldr	r0, [r3, #4]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	7a19      	ldrb	r1, [r3, #8]
 8002c50:	f107 030f 	add.w	r3, r7, #15
 8002c54:	2201      	movs	r2, #1
 8002c56:	9200      	str	r2, [sp, #0]
 8002c58:	2225      	movs	r2, #37	; 0x25
 8002c5a:	f000 f8a3 	bl	8002da4 <MPU6050_WriteRegisterBitmasked>

    /* Set slave QMC5883L magnetometer registers addresses to read */
    regData = QMC5883L_REG_X_LSB;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	73fb      	strb	r3, [r7, #15]
    MPU6050_WriteRegisterBitmasked(hmpu6050->hi2c, hmpu6050->address, MPU_6050_REG_I2C_SLV0_REG, &regData, MPU6050_SET_BIT);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6858      	ldr	r0, [r3, #4]
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	7a19      	ldrb	r1, [r3, #8]
 8002c6a:	f107 030f 	add.w	r3, r7, #15
 8002c6e:	2201      	movs	r2, #1
 8002c70:	9200      	str	r2, [sp, #0]
 8002c72:	2226      	movs	r2, #38	; 0x26
 8002c74:	f000 f896 	bl	8002da4 <MPU6050_WriteRegisterBitmasked>

    /* Set slave QMC5883L magnetometer number of registers to read*/
    regData = 0x80 | 0x06;
 8002c78:	2386      	movs	r3, #134	; 0x86
 8002c7a:	73fb      	strb	r3, [r7, #15]
    MPU6050_WriteRegisterBitmasked(hmpu6050->hi2c, hmpu6050->address, MPU_6050_REG_I2C_SLV0_CTRL, &regData, MPU6050_SET_BIT);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6858      	ldr	r0, [r3, #4]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	7a19      	ldrb	r1, [r3, #8]
 8002c84:	f107 030f 	add.w	r3, r7, #15
 8002c88:	2201      	movs	r2, #1
 8002c8a:	9200      	str	r2, [sp, #0]
 8002c8c:	2227      	movs	r2, #39	; 0x27
 8002c8e:	f000 f889 	bl	8002da4 <MPU6050_WriteRegisterBitmasked>
}
 8002c92:	bf00      	nop
 8002c94:	3710      	adds	r7, #16
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
	...

08002c9c <MPU6050_Configure>:

static void MPU6050_Configure(MPU6050_HandleTypeDef_t * hmpu6050) {
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
	uint8_t data;

    /* Configure MPU6050 device */

    /* Wake up device */
	MPU6050_WakeUpDevice(hmpu6050);
 8002ca4:	6878      	ldr	r0, [r7, #4]
 8002ca6:	f7ff fe87 	bl	80029b8 <MPU6050_WakeUpDevice>

	/* Set clock source */
	MPU6050_SetClockSource(hmpu6050);
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f7ff fe99 	bl	80029e2 <MPU6050_SetClockSource>

	/* Set sample rate divider */
	MPU6050_SetSampleDivider(hmpu6050);
 8002cb0:	6878      	ldr	r0, [r7, #4]
 8002cb2:	f7ff feab 	bl	8002a0c <MPU6050_SetSampleDivider>

	/* Set gyroscope range */
	MPU6050_SetGyroscopeRange(hmpu6050);
 8002cb6:	6878      	ldr	r0, [r7, #4]
 8002cb8:	f7ff febd 	bl	8002a36 <MPU6050_SetGyroscopeRange>

	/* Set accelerometer range */
	MPU6050_SetAccelerometerRange(hmpu6050);
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	f7ff fecf 	bl	8002a60 <MPU6050_SetAccelerometerRange>

	/* Disable I2C Master mode */
	MPU6050_DisableI2CMasterMode(hmpu6050);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f7ff fef6 	bl	8002ab4 <MPU6050_DisableI2CMasterMode>

	/* Enable Bypass mode */
	MPU6050_EnableBypassMode(hmpu6050);
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f7ff ff08 	bl	8002ade <MPU6050_EnableBypassMode>

	/* Test QMC5883L magnetometer connection */
	if (!MPU6050_TestConnection_QMC5883L(hmpu6050)) {
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f7ff ff44 	bl	8002b5c <MPU6050_TestConnection_QMC5883L>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	f083 0301 	eor.w	r3, r3, #1
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d004      	beq.n	8002cea <MPU6050_Configure+0x4e>
#ifdef MPU6050_USE_LOGGING
		LOG((uint8_t *)"QMC5883L magnetometer not detected.\r\n\n", LOG_ERROR);
 8002ce0:	2103      	movs	r1, #3
 8002ce2:	4818      	ldr	r0, [pc, #96]	; (8002d44 <MPU6050_Configure+0xa8>)
 8002ce4:	f000 fa5a 	bl	800319c <LOG>
 8002ce8:	e003      	b.n	8002cf2 <MPU6050_Configure+0x56>
#endif
		// return -1; TODO
	} else {
#ifdef MPU6050_USE_LOGGING
		LOG((uint8_t *)"QMC5883L magnetometer detected.\r\n\n", LOG_INFORMATION);
 8002cea:	2100      	movs	r1, #0
 8002cec:	4816      	ldr	r0, [pc, #88]	; (8002d48 <MPU6050_Configure+0xac>)
 8002cee:	f000 fa55 	bl	800319c <LOG>
#endif
	}

	/* Configure QMC5883L magnetometer */
	QMC5883L_Configure(hmpu6050);
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f7ff ff62 	bl	8002bbc <QMC5883L_Configure>

	/* Test BMP180 barometer connection */
	if (!MPU6050_TestConnection_BMP180(hmpu6050)) {
 8002cf8:	6878      	ldr	r0, [r7, #4]
 8002cfa:	f7ff ff47 	bl	8002b8c <MPU6050_TestConnection_BMP180>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	f083 0301 	eor.w	r3, r3, #1
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d004      	beq.n	8002d14 <MPU6050_Configure+0x78>
#ifdef MPU6050_USE_LOGGING
		LOG((uint8_t *)"BMP180 barometer not detected.\r\n\n", LOG_ERROR);
 8002d0a:	2103      	movs	r1, #3
 8002d0c:	480f      	ldr	r0, [pc, #60]	; (8002d4c <MPU6050_Configure+0xb0>)
 8002d0e:	f000 fa45 	bl	800319c <LOG>
 8002d12:	e003      	b.n	8002d1c <MPU6050_Configure+0x80>
#endif
		// return -1; TODO
	} else {
#ifdef MPU6050_USE_LOGGING
		LOG((uint8_t *)"BMP180 barometer detected.\r\n\n", LOG_INFORMATION);
 8002d14:	2100      	movs	r1, #0
 8002d16:	480e      	ldr	r0, [pc, #56]	; (8002d50 <MPU6050_Configure+0xb4>)
 8002d18:	f000 fa40 	bl	800319c <LOG>
#endif
	}

	/* Configure BMP180 barometer */
	BMP180_Configure(hmpu6050);
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	f7ff ff79 	bl	8002c14 <BMP180_Configure>

	/* Disable Bypass */
	MPU6050_DisableBypassMode(hmpu6050);
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f7ff fef0 	bl	8002b08 <MPU6050_DisableBypassMode>

	/* Enable I2C Master mode */
	MPU6050_EnableI2CMasterMode(hmpu6050);
 8002d28:	6878      	ldr	r0, [r7, #4]
 8002d2a:	f7ff feae 	bl	8002a8a <MPU6050_EnableI2CMasterMode>

	/* Set Master clock */
	MPU6050_SetMasterClock(hmpu6050);
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f7ff feff 	bl	8002b32 <MPU6050_SetMasterClock>

	/* Configure slave QMC5883L magnetometer */
	MPU6050_Configure_QMC5883l(hmpu6050);
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	f7ff ff81 	bl	8002c3c <MPU6050_Configure_QMC5883l>
}
 8002d3a:	bf00      	nop
 8002d3c:	3708      	adds	r7, #8
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	08011f58 	.word	0x08011f58
 8002d48:	08011f80 	.word	0x08011f80
 8002d4c:	08011fa4 	.word	0x08011fa4
 8002d50:	08011fc8 	.word	0x08011fc8

08002d54 <MPU6050_ReadRegister>:

static void MPU6050_ReadRegister(I2C_HandleTypeDef * hi2c, uint8_t address, uint8_t reg, uint8_t * data, uint8_t dataSize) {
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b086      	sub	sp, #24
 8002d58:	af02      	add	r7, sp, #8
 8002d5a:	60f8      	str	r0, [r7, #12]
 8002d5c:	607b      	str	r3, [r7, #4]
 8002d5e:	460b      	mov	r3, r1
 8002d60:	72fb      	strb	r3, [r7, #11]
 8002d62:	4613      	mov	r3, r2
 8002d64:	72bb      	strb	r3, [r7, #10]

    /* Read register */
    I2C_Read(hi2c, address, reg, data, dataSize);
 8002d66:	7aba      	ldrb	r2, [r7, #10]
 8002d68:	7af9      	ldrb	r1, [r7, #11]
 8002d6a:	7e3b      	ldrb	r3, [r7, #24]
 8002d6c:	9300      	str	r3, [sp, #0]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	68f8      	ldr	r0, [r7, #12]
 8002d72:	f7ff fd8c 	bl	800288e <I2C_Read>
}
 8002d76:	bf00      	nop
 8002d78:	3710      	adds	r7, #16
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}

08002d7e <MPU6050_WriteRegister>:

static void MPU6050_WriteRegister(I2C_HandleTypeDef * hi2c, uint8_t address, uint8_t reg, uint8_t * data) {
 8002d7e:	b580      	push	{r7, lr}
 8002d80:	b084      	sub	sp, #16
 8002d82:	af00      	add	r7, sp, #0
 8002d84:	60f8      	str	r0, [r7, #12]
 8002d86:	607b      	str	r3, [r7, #4]
 8002d88:	460b      	mov	r3, r1
 8002d8a:	72fb      	strb	r3, [r7, #11]
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	72bb      	strb	r3, [r7, #10]

    /* Write register - ¡Destructive operation! */
    I2C_Write(hi2c, address, reg, data);
 8002d90:	7aba      	ldrb	r2, [r7, #10]
 8002d92:	7af9      	ldrb	r1, [r7, #11]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	68f8      	ldr	r0, [r7, #12]
 8002d98:	f7ff fda5 	bl	80028e6 <I2C_Write>
}
 8002d9c:	bf00      	nop
 8002d9e:	3710      	adds	r7, #16
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bd80      	pop	{r7, pc}

08002da4 <MPU6050_WriteRegisterBitmasked>:

static void MPU6050_WriteRegisterBitmasked(I2C_HandleTypeDef * hi2c, uint8_t address, uint8_t reg, uint8_t * data, uint8_t set) {
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b088      	sub	sp, #32
 8002da8:	af02      	add	r7, sp, #8
 8002daa:	60f8      	str	r0, [r7, #12]
 8002dac:	607b      	str	r3, [r7, #4]
 8002dae:	460b      	mov	r3, r1
 8002db0:	72fb      	strb	r3, [r7, #11]
 8002db2:	4613      	mov	r3, r2
 8002db4:	72bb      	strb	r3, [r7, #10]
    uint8_t originalData;

    /* Declare variable for new data to write into register */
    uint8_t newData;

    MPU6050_ReadRegister(hi2c, address, reg, &originalData, sizeof(originalData));
 8002db6:	f107 0317 	add.w	r3, r7, #23
 8002dba:	7aba      	ldrb	r2, [r7, #10]
 8002dbc:	7af9      	ldrb	r1, [r7, #11]
 8002dbe:	2001      	movs	r0, #1
 8002dc0:	9000      	str	r0, [sp, #0]
 8002dc2:	68f8      	ldr	r0, [r7, #12]
 8002dc4:	f7ff ffc6 	bl	8002d54 <MPU6050_ReadRegister>

    /* Apply mask to data to write */
    if (set) {
 8002dc8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d006      	beq.n	8002dde <MPU6050_WriteRegisterBitmasked+0x3a>

        newData = originalData | *data;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	781a      	ldrb	r2, [r3, #0]
 8002dd4:	7dfb      	ldrb	r3, [r7, #23]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	75bb      	strb	r3, [r7, #22]
 8002ddc:	e00a      	b.n	8002df4 <MPU6050_WriteRegisterBitmasked+0x50>
    } else {

        newData = originalData & (~*data);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	781b      	ldrb	r3, [r3, #0]
 8002de2:	b25b      	sxtb	r3, r3
 8002de4:	43db      	mvns	r3, r3
 8002de6:	b25a      	sxtb	r2, r3
 8002de8:	7dfb      	ldrb	r3, [r7, #23]
 8002dea:	b25b      	sxtb	r3, r3
 8002dec:	4013      	ands	r3, r2
 8002dee:	b25b      	sxtb	r3, r3
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	75bb      	strb	r3, [r7, #22]
    }

    MPU6050_WriteRegister(hi2c, address, reg, &newData);
 8002df4:	f107 0316 	add.w	r3, r7, #22
 8002df8:	7aba      	ldrb	r2, [r7, #10]
 8002dfa:	7af9      	ldrb	r1, [r7, #11]
 8002dfc:	68f8      	ldr	r0, [r7, #12]
 8002dfe:	f7ff ffbe 	bl	8002d7e <MPU6050_WriteRegister>
}
 8002e02:	bf00      	nop
 8002e04:	3718      	adds	r7, #24
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
	...

08002e0c <MPU6050_Init>:

/* --- Public function implementation ---------------------------------------------------------- */
MPU6050_HandleTypeDef_t * MPU6050_Init(I2C_HandleTypeDef * hi2c) {
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b084      	sub	sp, #16
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]

    /* Check parameter */
    if (NULL == hi2c) {
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d101      	bne.n	8002e1e <MPU6050_Init+0x12>
        return NULL;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	e034      	b.n	8002e88 <MPU6050_Init+0x7c>
    }

    /* Check if driver was already once or twice initialized */
    if (MPU6050_MAX_NUMBER_INSTANCES == instancesNumber) {
 8002e1e:	4b1c      	ldr	r3, [pc, #112]	; (8002e90 <MPU6050_Init+0x84>)
 8002e20:	781b      	ldrb	r3, [r3, #0]
 8002e22:	2b02      	cmp	r3, #2
 8002e24:	d101      	bne.n	8002e2a <MPU6050_Init+0x1e>
        return NULL;
 8002e26:	2300      	movs	r3, #0
 8002e28:	e02e      	b.n	8002e88 <MPU6050_Init+0x7c>
    }

    /* Create an instance of the MPU6050_IMU device */
    MPU6050_HandleTypeDef_t * hmpu6050 = MPU6050_InstanceInit(hi2c);
 8002e2a:	6878      	ldr	r0, [r7, #4]
 8002e2c:	f7ff fd86 	bl	800293c <MPU6050_InstanceInit>
 8002e30:	60f8      	str	r0, [r7, #12]

    /* Check if instance was successfully created */
    if (NULL != hmpu6050) {
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d022      	beq.n	8002e7e <MPU6050_Init+0x72>
        /* Instance was successfully created */

        /* Initialize I2C communication */
        if (I2C_Init(hmpu6050)) {
 8002e38:	68f8      	ldr	r0, [r7, #12]
 8002e3a:	f7ff fd0a 	bl	8002852 <I2C_Init>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d00e      	beq.n	8002e62 <MPU6050_Init+0x56>

            /* Initialization was successful */
#ifdef MPU6050_USE_LOGGING
            LOG((uint8_t *)"MPU6050 IMU detected.\r\n\n", LOG_INFORMATION);
 8002e44:	2100      	movs	r1, #0
 8002e46:	4813      	ldr	r0, [pc, #76]	; (8002e94 <MPU6050_Init+0x88>)
 8002e48:	f000 f9a8 	bl	800319c <LOG>
#endif

            /* Configure device */
            MPU6050_Configure(hmpu6050);
 8002e4c:	68f8      	ldr	r0, [r7, #12]
 8002e4e:	f7ff ff25 	bl	8002c9c <MPU6050_Configure>

            instancesNumber++;
 8002e52:	4b0f      	ldr	r3, [pc, #60]	; (8002e90 <MPU6050_Init+0x84>)
 8002e54:	781b      	ldrb	r3, [r3, #0]
 8002e56:	3301      	adds	r3, #1
 8002e58:	b2da      	uxtb	r2, r3
 8002e5a:	4b0d      	ldr	r3, [pc, #52]	; (8002e90 <MPU6050_Init+0x84>)
 8002e5c:	701a      	strb	r2, [r3, #0]

            return hmpu6050;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	e012      	b.n	8002e88 <MPU6050_Init+0x7c>
        } else {

            /* Initialization was unsuccessful */
#ifdef USE_FREERTOS
            /* Free up dynamic allocated memory */
            vPortFree(hmpu6050->buffer);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	68db      	ldr	r3, [r3, #12]
 8002e66:	4618      	mov	r0, r3
 8002e68:	f00b fbe8 	bl	800e63c <vPortFree>
            vPortFree(hmpu6050);
 8002e6c:	68f8      	ldr	r0, [r7, #12]
 8002e6e:	f00b fbe5 	bl	800e63c <vPortFree>
            free(hmpu6050->buffer);
            free(hmpu6050);
#endif

#ifdef MPU6050_USE_LOGGING
            LOG((uint8_t *)"MPU6050 IMU not detected.\r\n\n", LOG_ERROR);
 8002e72:	2103      	movs	r1, #3
 8002e74:	4808      	ldr	r0, [pc, #32]	; (8002e98 <MPU6050_Init+0x8c>)
 8002e76:	f000 f991 	bl	800319c <LOG>
#endif
            return NULL;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	e004      	b.n	8002e88 <MPU6050_Init+0x7c>
        }
    } else {

        /* Instance couldn't be created */
#ifdef MPU6050_USE_LOGGING
        LOG((uint8_t *)"MPU6050 IMU couldn't be initialized.\r\n\n", LOG_ERROR);
 8002e7e:	2103      	movs	r1, #3
 8002e80:	4806      	ldr	r0, [pc, #24]	; (8002e9c <MPU6050_Init+0x90>)
 8002e82:	f000 f98b 	bl	800319c <LOG>
#endif
        return NULL;
 8002e86:	2300      	movs	r3, #0
    }
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3710      	adds	r7, #16
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	20000bb9 	.word	0x20000bb9
 8002e94:	08011fe8 	.word	0x08011fe8
 8002e98:	08012004 	.word	0x08012004
 8002e9c:	08012024 	.word	0x08012024

08002ea0 <MPU6050_ReadGyroscope>:
        /* Reset device */
        MPU6050_WriteRegisterBitmasked(hmpu6050->hi2c, hmpu6050->address, MPU_6050_REG_PWR_MGMT_1, &regData, MPU6050_SET_BIT);
    }
}

void MPU6050_ReadGyroscope(MPU6050_HandleTypeDef_t * hmpu6050, gyroscopeValues_t * gyroscopeValues) {
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b086      	sub	sp, #24
 8002ea4:	af02      	add	r7, sp, #8
 8002ea6:	6078      	str	r0, [r7, #4]
 8002ea8:	6039      	str	r1, [r7, #0]

    /* Declare variable for raw data */
    uint8_t gyroscopeRawData[2];

    /* Define variable for scale factoring raw data */
    int16_t scaleFactor = MPU_6050_AUX_VAL_GYRO_SF_0250;
 8002eaa:	23c3      	movs	r3, #195	; 0xc3
 8002eac:	81fb      	strh	r3, [r7, #14]

    /* Check parameters */
    if (NULL != hmpu6050 && NULL != gyroscopeValues) {
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d051      	beq.n	8002f58 <MPU6050_ReadGyroscope+0xb8>
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d04e      	beq.n	8002f58 <MPU6050_ReadGyroscope+0xb8>

        /* Read gyroscope in axis X */
        MPU6050_ReadRegister(hmpu6050->hi2c, hmpu6050->address, MPU_6050_REG_GYRO_XOUT_H, gyroscopeRawData, sizeof(uint16_t));
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6858      	ldr	r0, [r3, #4]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	7a19      	ldrb	r1, [r3, #8]
 8002ec2:	f107 030c 	add.w	r3, r7, #12
 8002ec6:	2202      	movs	r2, #2
 8002ec8:	9200      	str	r2, [sp, #0]
 8002eca:	2243      	movs	r2, #67	; 0x43
 8002ecc:	f7ff ff42 	bl	8002d54 <MPU6050_ReadRegister>
        gyroscopeValues->gyroscopeX = (int16_t)(gyroscopeRawData[0] << 8 | gyroscopeRawData[1]) / scaleFactor;
 8002ed0:	7b3b      	ldrb	r3, [r7, #12]
 8002ed2:	021b      	lsls	r3, r3, #8
 8002ed4:	b21a      	sxth	r2, r3
 8002ed6:	7b7b      	ldrb	r3, [r7, #13]
 8002ed8:	b21b      	sxth	r3, r3
 8002eda:	4313      	orrs	r3, r2
 8002edc:	b21b      	sxth	r3, r3
 8002ede:	461a      	mov	r2, r3
 8002ee0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002ee4:	fb92 f3f3 	sdiv	r3, r2, r3
 8002ee8:	b21a      	sxth	r2, r3
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	801a      	strh	r2, [r3, #0]

        /* Read gyroscope in axis Y */
        MPU6050_ReadRegister(hmpu6050->hi2c, hmpu6050->address, MPU_6050_REG_GYRO_YOUT_H, gyroscopeRawData, sizeof(uint16_t));
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6858      	ldr	r0, [r3, #4]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	7a19      	ldrb	r1, [r3, #8]
 8002ef6:	f107 030c 	add.w	r3, r7, #12
 8002efa:	2202      	movs	r2, #2
 8002efc:	9200      	str	r2, [sp, #0]
 8002efe:	2245      	movs	r2, #69	; 0x45
 8002f00:	f7ff ff28 	bl	8002d54 <MPU6050_ReadRegister>
        gyroscopeValues->gyroscopeY = (int16_t)(gyroscopeRawData[0] << 8 | gyroscopeRawData[1]) / scaleFactor;
 8002f04:	7b3b      	ldrb	r3, [r7, #12]
 8002f06:	021b      	lsls	r3, r3, #8
 8002f08:	b21a      	sxth	r2, r3
 8002f0a:	7b7b      	ldrb	r3, [r7, #13]
 8002f0c:	b21b      	sxth	r3, r3
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	b21b      	sxth	r3, r3
 8002f12:	461a      	mov	r2, r3
 8002f14:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002f18:	fb92 f3f3 	sdiv	r3, r2, r3
 8002f1c:	b21a      	sxth	r2, r3
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	805a      	strh	r2, [r3, #2]

        /* Read gyroscope in axis Z */
        MPU6050_ReadRegister(hmpu6050->hi2c, hmpu6050->address, MPU_6050_REG_GYRO_ZOUT_H, gyroscopeRawData, sizeof(uint16_t));
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6858      	ldr	r0, [r3, #4]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	7a19      	ldrb	r1, [r3, #8]
 8002f2a:	f107 030c 	add.w	r3, r7, #12
 8002f2e:	2202      	movs	r2, #2
 8002f30:	9200      	str	r2, [sp, #0]
 8002f32:	2247      	movs	r2, #71	; 0x47
 8002f34:	f7ff ff0e 	bl	8002d54 <MPU6050_ReadRegister>
        gyroscopeValues->gyroscopeZ = (int16_t)(gyroscopeRawData[0] << 8 | gyroscopeRawData[1]) / scaleFactor;
 8002f38:	7b3b      	ldrb	r3, [r7, #12]
 8002f3a:	021b      	lsls	r3, r3, #8
 8002f3c:	b21a      	sxth	r2, r3
 8002f3e:	7b7b      	ldrb	r3, [r7, #13]
 8002f40:	b21b      	sxth	r3, r3
 8002f42:	4313      	orrs	r3, r2
 8002f44:	b21b      	sxth	r3, r3
 8002f46:	461a      	mov	r2, r3
 8002f48:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002f4c:	fb92 f3f3 	sdiv	r3, r2, r3
 8002f50:	b21a      	sxth	r2, r3
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	809a      	strh	r2, [r3, #4]
 8002f56:	e009      	b.n	8002f6c <MPU6050_ReadGyroscope+0xcc>

    } else {

        /* Wrong parameters */
        gyroscopeValues->gyroscopeX = 0;
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	801a      	strh	r2, [r3, #0]
        gyroscopeValues->gyroscopeY = 0;
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	2200      	movs	r2, #0
 8002f62:	805a      	strh	r2, [r3, #2]
        gyroscopeValues->gyroscopeZ = 0;
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	2200      	movs	r2, #0
 8002f68:	809a      	strh	r2, [r3, #4]
    }
}
 8002f6a:	bf00      	nop
 8002f6c:	bf00      	nop
 8002f6e:	3710      	adds	r7, #16
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <MPU6050_ReadAccelerometer>:

void MPU6050_ReadAccelerometer(MPU6050_HandleTypeDef_t * hmpu6050, accelerometerValues_t * accelerometerValues) {
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b086      	sub	sp, #24
 8002f78:	af02      	add	r7, sp, #8
 8002f7a:	6078      	str	r0, [r7, #4]
 8002f7c:	6039      	str	r1, [r7, #0]

    /* Declare variable for raw data */
    uint8_t accelerometerRawData[2];

    /* Define variable for scale factoring raw data */
    int16_t scaleFactor = MPU_6050_AUX_VAL_ACCEL_SF_02;
 8002f7e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002f82:	81fb      	strh	r3, [r7, #14]

    /* Check parameters */
    if (NULL != hmpu6050 && NULL != accelerometerValues) {
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d051      	beq.n	800302e <MPU6050_ReadAccelerometer+0xba>
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d04e      	beq.n	800302e <MPU6050_ReadAccelerometer+0xba>

        /* Read accelerometer in axis X */
        MPU6050_ReadRegister(hmpu6050->hi2c, hmpu6050->address, MPU_6050_REG_ACCEL_XOUT_H, accelerometerRawData, sizeof(uint16_t));
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6858      	ldr	r0, [r3, #4]
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	7a19      	ldrb	r1, [r3, #8]
 8002f98:	f107 030c 	add.w	r3, r7, #12
 8002f9c:	2202      	movs	r2, #2
 8002f9e:	9200      	str	r2, [sp, #0]
 8002fa0:	223b      	movs	r2, #59	; 0x3b
 8002fa2:	f7ff fed7 	bl	8002d54 <MPU6050_ReadRegister>
        accelerometerValues->accelerometerX = (int16_t)(accelerometerRawData[0] << 8 | accelerometerRawData[1]) / scaleFactor;
 8002fa6:	7b3b      	ldrb	r3, [r7, #12]
 8002fa8:	021b      	lsls	r3, r3, #8
 8002faa:	b21a      	sxth	r2, r3
 8002fac:	7b7b      	ldrb	r3, [r7, #13]
 8002fae:	b21b      	sxth	r3, r3
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	b21b      	sxth	r3, r3
 8002fb4:	461a      	mov	r2, r3
 8002fb6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002fba:	fb92 f3f3 	sdiv	r3, r2, r3
 8002fbe:	b21a      	sxth	r2, r3
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	801a      	strh	r2, [r3, #0]

        /* Read accelerometer in axis Y */
        MPU6050_ReadRegister(hmpu6050->hi2c, hmpu6050->address, MPU_6050_REG_ACCEL_YOUT_H, accelerometerRawData, sizeof(uint16_t));
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6858      	ldr	r0, [r3, #4]
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	7a19      	ldrb	r1, [r3, #8]
 8002fcc:	f107 030c 	add.w	r3, r7, #12
 8002fd0:	2202      	movs	r2, #2
 8002fd2:	9200      	str	r2, [sp, #0]
 8002fd4:	223d      	movs	r2, #61	; 0x3d
 8002fd6:	f7ff febd 	bl	8002d54 <MPU6050_ReadRegister>
        accelerometerValues->accelerometerY = (int16_t)(accelerometerRawData[0] << 8 | accelerometerRawData[1]) / scaleFactor;
 8002fda:	7b3b      	ldrb	r3, [r7, #12]
 8002fdc:	021b      	lsls	r3, r3, #8
 8002fde:	b21a      	sxth	r2, r3
 8002fe0:	7b7b      	ldrb	r3, [r7, #13]
 8002fe2:	b21b      	sxth	r3, r3
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	b21b      	sxth	r3, r3
 8002fe8:	461a      	mov	r2, r3
 8002fea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002fee:	fb92 f3f3 	sdiv	r3, r2, r3
 8002ff2:	b21a      	sxth	r2, r3
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	805a      	strh	r2, [r3, #2]

        /* Read accelerometer in axis Z */
        MPU6050_ReadRegister(hmpu6050->hi2c, hmpu6050->address, MPU_6050_REG_ACCEL_ZOUT_H, accelerometerRawData, sizeof(uint16_t));
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6858      	ldr	r0, [r3, #4]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	7a19      	ldrb	r1, [r3, #8]
 8003000:	f107 030c 	add.w	r3, r7, #12
 8003004:	2202      	movs	r2, #2
 8003006:	9200      	str	r2, [sp, #0]
 8003008:	223f      	movs	r2, #63	; 0x3f
 800300a:	f7ff fea3 	bl	8002d54 <MPU6050_ReadRegister>
        accelerometerValues->accelerometerZ = (int16_t)(accelerometerRawData[0] << 8 | accelerometerRawData[1]) / scaleFactor;
 800300e:	7b3b      	ldrb	r3, [r7, #12]
 8003010:	021b      	lsls	r3, r3, #8
 8003012:	b21a      	sxth	r2, r3
 8003014:	7b7b      	ldrb	r3, [r7, #13]
 8003016:	b21b      	sxth	r3, r3
 8003018:	4313      	orrs	r3, r2
 800301a:	b21b      	sxth	r3, r3
 800301c:	461a      	mov	r2, r3
 800301e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003022:	fb92 f3f3 	sdiv	r3, r2, r3
 8003026:	b21a      	sxth	r2, r3
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	809a      	strh	r2, [r3, #4]
 800302c:	e009      	b.n	8003042 <MPU6050_ReadAccelerometer+0xce>

    } else {
        /* Wrong parameters */
        accelerometerValues->accelerometerX = 0;
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	2200      	movs	r2, #0
 8003032:	801a      	strh	r2, [r3, #0]
        accelerometerValues->accelerometerY = 0;
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	2200      	movs	r2, #0
 8003038:	805a      	strh	r2, [r3, #2]
        accelerometerValues->accelerometerZ = 0;
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	2200      	movs	r2, #0
 800303e:	809a      	strh	r2, [r3, #4]
    }
}
 8003040:	bf00      	nop
 8003042:	bf00      	nop
 8003044:	3710      	adds	r7, #16
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}

0800304a <MPU6050_ReadTemperatureSensor>:

int16_t MPU6050_ReadTemperatureSensor(MPU6050_HandleTypeDef_t * hmpu6050) {
 800304a:	b580      	push	{r7, lr}
 800304c:	b086      	sub	sp, #24
 800304e:	af02      	add	r7, sp, #8
 8003050:	6078      	str	r0, [r7, #4]

    /* Declare variable for raw data */
    uint8_t temperatureSensorRawData[2];

    /* Define variable for scale factoring raw data */
    int16_t scaleFactor = MPU_6050_AUX_VAL_TEMP_SF;
 8003052:	f44f 73aa 	mov.w	r3, #340	; 0x154
 8003056:	81fb      	strh	r3, [r7, #14]

    /* Define variable to offset raw data */
    int16_t offset = MPU_6050_AUX_VAL_TEMP_OFS;
 8003058:	2324      	movs	r3, #36	; 0x24
 800305a:	81bb      	strh	r3, [r7, #12]

    /* Check parameter */
    if (NULL == hmpu6050) {
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d101      	bne.n	8003066 <MPU6050_ReadTemperatureSensor+0x1c>
        return 0;
 8003062:	2300      	movs	r3, #0
 8003064:	e01b      	b.n	800309e <MPU6050_ReadTemperatureSensor+0x54>
    }

    /* Read temperature sensor */
    MPU6050_ReadRegister(hmpu6050->hi2c, hmpu6050->address, MPU_6050_REG_TEMP_OUT_H, temperatureSensorRawData, sizeof(uint16_t));
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6858      	ldr	r0, [r3, #4]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	7a19      	ldrb	r1, [r3, #8]
 800306e:	f107 0308 	add.w	r3, r7, #8
 8003072:	2202      	movs	r2, #2
 8003074:	9200      	str	r2, [sp, #0]
 8003076:	2241      	movs	r2, #65	; 0x41
 8003078:	f7ff fe6c 	bl	8002d54 <MPU6050_ReadRegister>

    return ((int16_t)(temperatureSensorRawData[0] << 8 | temperatureSensorRawData[1]) / scaleFactor) + offset;
 800307c:	7a3b      	ldrb	r3, [r7, #8]
 800307e:	021b      	lsls	r3, r3, #8
 8003080:	b21a      	sxth	r2, r3
 8003082:	7a7b      	ldrb	r3, [r7, #9]
 8003084:	b21b      	sxth	r3, r3
 8003086:	4313      	orrs	r3, r2
 8003088:	b21b      	sxth	r3, r3
 800308a:	461a      	mov	r2, r3
 800308c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003090:	fb92 f3f3 	sdiv	r3, r2, r3
 8003094:	b29a      	uxth	r2, r3
 8003096:	89bb      	ldrh	r3, [r7, #12]
 8003098:	4413      	add	r3, r2
 800309a:	b29b      	uxth	r3, r3
 800309c:	b21b      	sxth	r3, r3
}
 800309e:	4618      	mov	r0, r3
 80030a0:	3710      	adds	r7, #16
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}

080030a6 <MPU6050_ReadMagnetometer>:

void MPU6050_ReadMagnetometer(MPU6050_HandleTypeDef_t * hmpu6050, magnetometerValues_t * magnetometerValues) {
 80030a6:	b580      	push	{r7, lr}
 80030a8:	b086      	sub	sp, #24
 80030aa:	af02      	add	r7, sp, #8
 80030ac:	6078      	str	r0, [r7, #4]
 80030ae:	6039      	str	r1, [r7, #0]

    /* Declare variable for raw data */
    uint8_t magnetometerRawData[2];

    /* Define variable for scale factoring raw data */
    int16_t scaleFactor = 1;
 80030b0:	2301      	movs	r3, #1
 80030b2:	81fb      	strh	r3, [r7, #14]

    /* Check parameters */
    if (NULL != hmpu6050 && NULL != magnetometerValues) {
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d051      	beq.n	800315e <MPU6050_ReadMagnetometer+0xb8>
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d04e      	beq.n	800315e <MPU6050_ReadMagnetometer+0xb8>

        /* Read magnetometer in axis X */
        MPU6050_ReadRegister(hmpu6050->hi2c, hmpu6050->address, MPU_6050_REG_EXT_SENS_DATA_00, magnetometerRawData, sizeof(uint16_t));
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6858      	ldr	r0, [r3, #4]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	7a19      	ldrb	r1, [r3, #8]
 80030c8:	f107 030c 	add.w	r3, r7, #12
 80030cc:	2202      	movs	r2, #2
 80030ce:	9200      	str	r2, [sp, #0]
 80030d0:	2249      	movs	r2, #73	; 0x49
 80030d2:	f7ff fe3f 	bl	8002d54 <MPU6050_ReadRegister>
        magnetometerValues->magnetometerX = (int16_t)(magnetometerRawData[1] << 8 | magnetometerRawData[0]) / scaleFactor;
 80030d6:	7b7b      	ldrb	r3, [r7, #13]
 80030d8:	021b      	lsls	r3, r3, #8
 80030da:	b21a      	sxth	r2, r3
 80030dc:	7b3b      	ldrb	r3, [r7, #12]
 80030de:	b21b      	sxth	r3, r3
 80030e0:	4313      	orrs	r3, r2
 80030e2:	b21b      	sxth	r3, r3
 80030e4:	461a      	mov	r2, r3
 80030e6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80030ea:	fb92 f3f3 	sdiv	r3, r2, r3
 80030ee:	b21a      	sxth	r2, r3
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	801a      	strh	r2, [r3, #0]

        /* Read magnetometer in axis Y */
        MPU6050_ReadRegister(hmpu6050->hi2c, hmpu6050->address, MPU_6050_REG_EXT_SENS_DATA_02, magnetometerRawData, sizeof(uint16_t));
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6858      	ldr	r0, [r3, #4]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	7a19      	ldrb	r1, [r3, #8]
 80030fc:	f107 030c 	add.w	r3, r7, #12
 8003100:	2202      	movs	r2, #2
 8003102:	9200      	str	r2, [sp, #0]
 8003104:	224b      	movs	r2, #75	; 0x4b
 8003106:	f7ff fe25 	bl	8002d54 <MPU6050_ReadRegister>
        magnetometerValues->magnetometerY = (int16_t)(magnetometerRawData[1] << 8 | magnetometerRawData[0]) / scaleFactor;
 800310a:	7b7b      	ldrb	r3, [r7, #13]
 800310c:	021b      	lsls	r3, r3, #8
 800310e:	b21a      	sxth	r2, r3
 8003110:	7b3b      	ldrb	r3, [r7, #12]
 8003112:	b21b      	sxth	r3, r3
 8003114:	4313      	orrs	r3, r2
 8003116:	b21b      	sxth	r3, r3
 8003118:	461a      	mov	r2, r3
 800311a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800311e:	fb92 f3f3 	sdiv	r3, r2, r3
 8003122:	b21a      	sxth	r2, r3
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	805a      	strh	r2, [r3, #2]

        /* Read magnetometer in axis Z */
        MPU6050_ReadRegister(hmpu6050->hi2c, hmpu6050->address, MPU_6050_REG_EXT_SENS_DATA_04, magnetometerRawData, sizeof(uint16_t));
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6858      	ldr	r0, [r3, #4]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	7a19      	ldrb	r1, [r3, #8]
 8003130:	f107 030c 	add.w	r3, r7, #12
 8003134:	2202      	movs	r2, #2
 8003136:	9200      	str	r2, [sp, #0]
 8003138:	224d      	movs	r2, #77	; 0x4d
 800313a:	f7ff fe0b 	bl	8002d54 <MPU6050_ReadRegister>
        magnetometerValues->magnetometerZ = (int16_t)(magnetometerRawData[1] << 8 | magnetometerRawData[0]) / scaleFactor;
 800313e:	7b7b      	ldrb	r3, [r7, #13]
 8003140:	021b      	lsls	r3, r3, #8
 8003142:	b21a      	sxth	r2, r3
 8003144:	7b3b      	ldrb	r3, [r7, #12]
 8003146:	b21b      	sxth	r3, r3
 8003148:	4313      	orrs	r3, r2
 800314a:	b21b      	sxth	r3, r3
 800314c:	461a      	mov	r2, r3
 800314e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003152:	fb92 f3f3 	sdiv	r3, r2, r3
 8003156:	b21a      	sxth	r2, r3
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	809a      	strh	r2, [r3, #4]
 800315c:	e009      	b.n	8003172 <MPU6050_ReadMagnetometer+0xcc>

    } else {
        /* Wrong parameters */
        magnetometerValues->magnetometerX = 0;
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	2200      	movs	r2, #0
 8003162:	801a      	strh	r2, [r3, #0]
        magnetometerValues->magnetometerY = 0;
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	2200      	movs	r2, #0
 8003168:	805a      	strh	r2, [r3, #2]
        magnetometerValues->magnetometerZ = 0;
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	2200      	movs	r2, #0
 800316e:	809a      	strh	r2, [r3, #4]
    }
}
 8003170:	bf00      	nop
 8003172:	bf00      	nop
 8003174:	3710      	adds	r7, #16
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}

0800317a <USB_Write>:
/* --- Private variable definitions ------------------------------------------------------------ */

/* --- Private function implementation --------------------------------------------------------- */

/* --- Public function implementation ---------------------------------------------------------- */
void USB_Write(uint8_t * string) {
 800317a:	b580      	push	{r7, lr}
 800317c:	b082      	sub	sp, #8
 800317e:	af00      	add	r7, sp, #0
 8003180:	6078      	str	r0, [r7, #4]

    CDC_Transmit_FS(string, strlen((const char *)string));
 8003182:	6878      	ldr	r0, [r7, #4]
 8003184:	f7fd f87c 	bl	8000280 <strlen>
 8003188:	4603      	mov	r3, r0
 800318a:	b29b      	uxth	r3, r3
 800318c:	4619      	mov	r1, r3
 800318e:	6878      	ldr	r0, [r7, #4]
 8003190:	f00b fb24 	bl	800e7dc <CDC_Transmit_FS>
}
 8003194:	bf00      	nop
 8003196:	3708      	adds	r7, #8
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}

0800319c <LOG>:
/* --- Private variable definitions ------------------------------------------------------------ */

/* --- Private function implementation --------------------------------------------------------- */

/* --- Public function implementation ---------------------------------------------------------- */
int8_t LOG(uint8_t * message, LOGGING_TYPE_t logType) {
 800319c:	b580      	push	{r7, lr}
 800319e:	b090      	sub	sp, #64	; 0x40
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
 80031a4:	460b      	mov	r3, r1
 80031a6:	70fb      	strb	r3, [r7, #3]

    /* Check parameters */
    if (NULL == message) {
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d102      	bne.n	80031b4 <LOG+0x18>
        return -1;
 80031ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80031b2:	e049      	b.n	8003248 <LOG+0xac>
    }

    if (LOG_INFORMATION < 0 || logType > LOG_ERROR) {
 80031b4:	78fb      	ldrb	r3, [r7, #3]
 80031b6:	2b03      	cmp	r3, #3
 80031b8:	d902      	bls.n	80031c0 <LOG+0x24>
        return -1;
 80031ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80031be:	e043      	b.n	8003248 <LOG+0xac>
    }

    /* Build log message */
    uint8_t logMessage[LOG_MESSAGE_MAX_LENGTH] = {0};
 80031c0:	2300      	movs	r3, #0
 80031c2:	60fb      	str	r3, [r7, #12]
 80031c4:	f107 0310 	add.w	r3, r7, #16
 80031c8:	222e      	movs	r2, #46	; 0x2e
 80031ca:	2100      	movs	r1, #0
 80031cc:	4618      	mov	r0, r3
 80031ce:	f00c fd8c 	bl	800fcea <memset>

    if (LOG_INFORMATION == logType) {
 80031d2:	78fb      	ldrb	r3, [r7, #3]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d108      	bne.n	80031ea <LOG+0x4e>

        strcat((char *)logMessage, (char *)informationTypeLabel);
 80031d8:	4b1d      	ldr	r3, [pc, #116]	; (8003250 <LOG+0xb4>)
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	f107 030c 	add.w	r3, r7, #12
 80031e0:	4611      	mov	r1, r2
 80031e2:	4618      	mov	r0, r3
 80031e4:	f00c fd89 	bl	800fcfa <strcat>
 80031e8:	e022      	b.n	8003230 <LOG+0x94>
    } else if (LOG_DEBUGGING == logType) {
 80031ea:	78fb      	ldrb	r3, [r7, #3]
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	d108      	bne.n	8003202 <LOG+0x66>

        strcat((char *)logMessage, (char *)debuggingTypeLabel);
 80031f0:	4b18      	ldr	r3, [pc, #96]	; (8003254 <LOG+0xb8>)
 80031f2:	681a      	ldr	r2, [r3, #0]
 80031f4:	f107 030c 	add.w	r3, r7, #12
 80031f8:	4611      	mov	r1, r2
 80031fa:	4618      	mov	r0, r3
 80031fc:	f00c fd7d 	bl	800fcfa <strcat>
 8003200:	e016      	b.n	8003230 <LOG+0x94>
    } else if (LOG_WARNING == logType) {
 8003202:	78fb      	ldrb	r3, [r7, #3]
 8003204:	2b02      	cmp	r3, #2
 8003206:	d108      	bne.n	800321a <LOG+0x7e>

        strcat((char *)logMessage, (char *)warningTypeLabel);
 8003208:	4b13      	ldr	r3, [pc, #76]	; (8003258 <LOG+0xbc>)
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	f107 030c 	add.w	r3, r7, #12
 8003210:	4611      	mov	r1, r2
 8003212:	4618      	mov	r0, r3
 8003214:	f00c fd71 	bl	800fcfa <strcat>
 8003218:	e00a      	b.n	8003230 <LOG+0x94>
    } else if (LOG_ERROR == logType) {
 800321a:	78fb      	ldrb	r3, [r7, #3]
 800321c:	2b03      	cmp	r3, #3
 800321e:	d107      	bne.n	8003230 <LOG+0x94>

        strcat((char *)logMessage, (char *)errorTypeLabel);
 8003220:	4b0e      	ldr	r3, [pc, #56]	; (800325c <LOG+0xc0>)
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	f107 030c 	add.w	r3, r7, #12
 8003228:	4611      	mov	r1, r2
 800322a:	4618      	mov	r0, r3
 800322c:	f00c fd65 	bl	800fcfa <strcat>
    }

    strcat((char *)logMessage, (char *)message);
 8003230:	f107 030c 	add.w	r3, r7, #12
 8003234:	6879      	ldr	r1, [r7, #4]
 8003236:	4618      	mov	r0, r3
 8003238:	f00c fd5f 	bl	800fcfa <strcat>

    /* Send message through USB port */
    USB_Write(logMessage);
 800323c:	f107 030c 	add.w	r3, r7, #12
 8003240:	4618      	mov	r0, r3
 8003242:	f7ff ff9a 	bl	800317a <USB_Write>

    return 0;
 8003246:	2300      	movs	r3, #0
}
 8003248:	4618      	mov	r0, r3
 800324a:	3740      	adds	r7, #64	; 0x40
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	20000014 	.word	0x20000014
 8003254:	20000018 	.word	0x20000018
 8003258:	2000001c 	.word	0x2000001c
 800325c:	20000020 	.word	0x20000020

08003260 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003264:	4b0e      	ldr	r3, [pc, #56]	; (80032a0 <HAL_Init+0x40>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a0d      	ldr	r2, [pc, #52]	; (80032a0 <HAL_Init+0x40>)
 800326a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800326e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003270:	4b0b      	ldr	r3, [pc, #44]	; (80032a0 <HAL_Init+0x40>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a0a      	ldr	r2, [pc, #40]	; (80032a0 <HAL_Init+0x40>)
 8003276:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800327a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800327c:	4b08      	ldr	r3, [pc, #32]	; (80032a0 <HAL_Init+0x40>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a07      	ldr	r2, [pc, #28]	; (80032a0 <HAL_Init+0x40>)
 8003282:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003286:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003288:	2003      	movs	r0, #3
 800328a:	f000 fd13 	bl	8003cb4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800328e:	200f      	movs	r0, #15
 8003290:	f000 f808 	bl	80032a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003294:	f7fe fcba 	bl	8001c0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003298:	2300      	movs	r3, #0
}
 800329a:	4618      	mov	r0, r3
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	40023c00 	.word	0x40023c00

080032a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b082      	sub	sp, #8
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032ac:	4b12      	ldr	r3, [pc, #72]	; (80032f8 <HAL_InitTick+0x54>)
 80032ae:	681a      	ldr	r2, [r3, #0]
 80032b0:	4b12      	ldr	r3, [pc, #72]	; (80032fc <HAL_InitTick+0x58>)
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	4619      	mov	r1, r3
 80032b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80032be:	fbb2 f3f3 	udiv	r3, r2, r3
 80032c2:	4618      	mov	r0, r3
 80032c4:	f000 fd2f 	bl	8003d26 <HAL_SYSTICK_Config>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d001      	beq.n	80032d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e00e      	b.n	80032f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2b0f      	cmp	r3, #15
 80032d6:	d80a      	bhi.n	80032ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032d8:	2200      	movs	r2, #0
 80032da:	6879      	ldr	r1, [r7, #4]
 80032dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80032e0:	f000 fcf3 	bl	8003cca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80032e4:	4a06      	ldr	r2, [pc, #24]	; (8003300 <HAL_InitTick+0x5c>)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80032ea:	2300      	movs	r3, #0
 80032ec:	e000      	b.n	80032f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3708      	adds	r7, #8
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}
 80032f8:	20000000 	.word	0x20000000
 80032fc:	20000028 	.word	0x20000028
 8003300:	20000024 	.word	0x20000024

08003304 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003304:	b480      	push	{r7}
 8003306:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003308:	4b06      	ldr	r3, [pc, #24]	; (8003324 <HAL_IncTick+0x20>)
 800330a:	781b      	ldrb	r3, [r3, #0]
 800330c:	461a      	mov	r2, r3
 800330e:	4b06      	ldr	r3, [pc, #24]	; (8003328 <HAL_IncTick+0x24>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4413      	add	r3, r2
 8003314:	4a04      	ldr	r2, [pc, #16]	; (8003328 <HAL_IncTick+0x24>)
 8003316:	6013      	str	r3, [r2, #0]
}
 8003318:	bf00      	nop
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr
 8003322:	bf00      	nop
 8003324:	20000028 	.word	0x20000028
 8003328:	20000bbc 	.word	0x20000bbc

0800332c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800332c:	b480      	push	{r7}
 800332e:	af00      	add	r7, sp, #0
  return uwTick;
 8003330:	4b03      	ldr	r3, [pc, #12]	; (8003340 <HAL_GetTick+0x14>)
 8003332:	681b      	ldr	r3, [r3, #0]
}
 8003334:	4618      	mov	r0, r3
 8003336:	46bd      	mov	sp, r7
 8003338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333c:	4770      	bx	lr
 800333e:	bf00      	nop
 8003340:	20000bbc 	.word	0x20000bbc

08003344 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b084      	sub	sp, #16
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800334c:	f7ff ffee 	bl	800332c <HAL_GetTick>
 8003350:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800335c:	d005      	beq.n	800336a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800335e:	4b0a      	ldr	r3, [pc, #40]	; (8003388 <HAL_Delay+0x44>)
 8003360:	781b      	ldrb	r3, [r3, #0]
 8003362:	461a      	mov	r2, r3
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	4413      	add	r3, r2
 8003368:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800336a:	bf00      	nop
 800336c:	f7ff ffde 	bl	800332c <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	68fa      	ldr	r2, [r7, #12]
 8003378:	429a      	cmp	r2, r3
 800337a:	d8f7      	bhi.n	800336c <HAL_Delay+0x28>
  {
  }
}
 800337c:	bf00      	nop
 800337e:	bf00      	nop
 8003380:	3710      	adds	r7, #16
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	20000028 	.word	0x20000028

0800338c <HAL_ADC_Init>:
 *
 * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
 *         the configuration information for the specified ADC.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef * hadc) {
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003394:	2300      	movs	r3, #0
 8003396:	73fb      	strb	r3, [r7, #15]

    /* Check ADC handle */
    if (hadc == NULL) {
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2b00      	cmp	r3, #0
 800339c:	d101      	bne.n	80033a2 <HAL_ADC_Init+0x16>
        return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e033      	b.n	800340a <HAL_ADC_Init+0x7e>

    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START) {
        assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
    }

    if (hadc->State == HAL_ADC_STATE_RESET) {
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d109      	bne.n	80033be <HAL_ADC_Init+0x32>

        /* Init the low level hardware */
        hadc->MspInitCallback(hadc);
#else
        /* Init the low level hardware */
        HAL_ADC_MspInit(hadc);
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	f7fe fc5a 	bl	8001c64 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

        /* Initialize ADC error code */
        ADC_CLEAR_ERRORCODE(hadc);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2200      	movs	r2, #0
 80033b4:	645a      	str	r2, [r3, #68]	; 0x44

        /* Allocate lock resource and initialize it */
        hadc->Lock = HAL_UNLOCKED;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }

    /* Configuration of ADC parameters if previous preliminary actions are      */
    /* correctly completed.                                                     */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL)) {
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c2:	f003 0310 	and.w	r3, r3, #16
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d118      	bne.n	80033fc <HAL_ADC_Init+0x70>
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY, HAL_ADC_STATE_BUSY_INTERNAL);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80033d2:	f023 0302 	bic.w	r3, r3, #2
 80033d6:	f043 0202 	orr.w	r2, r3, #2
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set ADC parameters */
        ADC_Init(hadc);
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f000 fa86 	bl	80038f0 <ADC_Init>

        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2200      	movs	r2, #0
 80033e8:	645a      	str	r2, [r3, #68]	; 0x44

        /* Set the ADC state */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ee:	f023 0303 	bic.w	r3, r3, #3
 80033f2:	f043 0201 	orr.w	r2, r3, #1
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	641a      	str	r2, [r3, #64]	; 0x40
 80033fa:	e001      	b.n	8003400 <HAL_ADC_Init+0x74>
    } else {
        tmp_hal_status = HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	73fb      	strb	r3, [r7, #15]
    }

    /* Release Lock */
    __HAL_UNLOCK(hadc);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Return function status */
    return tmp_hal_status;
 8003408:	7bfb      	ldrb	r3, [r7, #15]
}
 800340a:	4618      	mov	r0, r3
 800340c:	3710      	adds	r7, #16
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}
	...

08003414 <HAL_ADC_Start>:
 * @brief  Enables ADC and starts conversion of the regular channels.
 * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
 *         the configuration information for the specified ADC.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef * hadc) {
 8003414:	b480      	push	{r7}
 8003416:	b085      	sub	sp, #20
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
    __IO uint32_t counter = 0U;
 800341c:	2300      	movs	r3, #0
 800341e:	60bb      	str	r3, [r7, #8]
    /* Check the parameters */
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

    /* Process locked */
    __HAL_LOCK(hadc);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003426:	2b01      	cmp	r3, #1
 8003428:	d101      	bne.n	800342e <HAL_ADC_Start+0x1a>
 800342a:	2302      	movs	r3, #2
 800342c:	e097      	b.n	800355e <HAL_ADC_Start+0x14a>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2201      	movs	r2, #1
 8003432:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the ADC peripheral */
    /* Check if ADC peripheral is disabled in order to enable it and wait during
    Tstab time the ADC's stabilization */
    if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON) {
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	f003 0301 	and.w	r3, r3, #1
 8003440:	2b01      	cmp	r3, #1
 8003442:	d018      	beq.n	8003476 <HAL_ADC_Start+0x62>
        /* Enable the Peripheral */
        __HAL_ADC_ENABLE(hadc);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	689a      	ldr	r2, [r3, #8]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f042 0201 	orr.w	r2, r2, #1
 8003452:	609a      	str	r2, [r3, #8]

        /* Delay for ADC stabilization time */
        /* Compute number of CPU cycles to wait for */
        counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003454:	4b45      	ldr	r3, [pc, #276]	; (800356c <HAL_ADC_Start+0x158>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a45      	ldr	r2, [pc, #276]	; (8003570 <HAL_ADC_Start+0x15c>)
 800345a:	fba2 2303 	umull	r2, r3, r2, r3
 800345e:	0c9a      	lsrs	r2, r3, #18
 8003460:	4613      	mov	r3, r2
 8003462:	005b      	lsls	r3, r3, #1
 8003464:	4413      	add	r3, r2
 8003466:	60bb      	str	r3, [r7, #8]
        while (counter != 0U) {
 8003468:	e002      	b.n	8003470 <HAL_ADC_Start+0x5c>
            counter--;
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	3b01      	subs	r3, #1
 800346e:	60bb      	str	r3, [r7, #8]
        while (counter != 0U) {
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d1f9      	bne.n	800346a <HAL_ADC_Start+0x56>
        }
    }

    /* Start conversion if ADC is effectively enabled */
    if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON)) {
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	689b      	ldr	r3, [r3, #8]
 800347c:	f003 0301 	and.w	r3, r3, #1
 8003480:	2b01      	cmp	r3, #1
 8003482:	d15f      	bne.n	8003544 <HAL_ADC_Start+0x130>
        /* Set ADC state                                                          */
        /* - Clear state bitfield related to regular group conversion results     */
        /* - Set state bitfield related to regular group operation                */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR, HAL_ADC_STATE_REG_BUSY);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003488:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800348c:	f023 0301 	bic.w	r3, r3, #1
 8003490:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	641a      	str	r2, [r3, #64]	; 0x40

        /* If conversions on group regular are also triggering group injected,    */
        /* update ADC state.                                                      */
        if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET) {
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d007      	beq.n	80034b6 <HAL_ADC_Start+0xa2>
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034aa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80034ae:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	641a      	str	r2, [r3, #64]	; 0x40
        }

        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY)) {
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034c2:	d106      	bne.n	80034d2 <HAL_ADC_Start+0xbe>
            /* Reset ADC error code fields related to conversions on group regular */
            CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034c8:	f023 0206 	bic.w	r2, r3, #6
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	645a      	str	r2, [r3, #68]	; 0x44
 80034d0:	e002      	b.n	80034d8 <HAL_ADC_Start+0xc4>
        } else {
            /* Reset ADC all error code fields */
            ADC_CLEAR_ERRORCODE(hadc);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2200      	movs	r2, #0
 80034d6:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential           */
        /* interruption, to let the process to ADC IRQ Handler.                   */
        __HAL_UNLOCK(hadc);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2200      	movs	r2, #0
 80034dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        /* Pointer to the common control register to which is belonging hadc    */
        /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
        /* control register)                                                    */
        tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80034e0:	4b24      	ldr	r3, [pc, #144]	; (8003574 <HAL_ADC_Start+0x160>)
 80034e2:	60fb      	str	r3, [r7, #12]

        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC operations) */
        __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80034ec:	601a      	str	r2, [r3, #0]

        /* Check if Multimode enabled */
        if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI)) {
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	f003 031f 	and.w	r3, r3, #31
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d10f      	bne.n	800351a <HAL_ADC_Start+0x106>
#if defined(ADC2) && defined(ADC3)
            if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4))) {
#endif /* ADC2 || ADC3 */
                /* if no external trigger present enable software conversion of regular channels */
                if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) {
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003504:	2b00      	cmp	r3, #0
 8003506:	d129      	bne.n	800355c <HAL_ADC_Start+0x148>
                    /* Enable the selected ADC software conversion for regular group */
                    hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	689a      	ldr	r2, [r3, #8]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003516:	609a      	str	r2, [r3, #8]
 8003518:	e020      	b.n	800355c <HAL_ADC_Start+0x148>
#if defined(ADC2) && defined(ADC3)
            }
#endif /* ADC2 || ADC3 */
        } else {
            /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
            if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)) {
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a16      	ldr	r2, [pc, #88]	; (8003578 <HAL_ADC_Start+0x164>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d11b      	bne.n	800355c <HAL_ADC_Start+0x148>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	689b      	ldr	r3, [r3, #8]
 800352a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d114      	bne.n	800355c <HAL_ADC_Start+0x148>
                /* Enable the selected ADC software conversion for regular group */
                hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	689a      	ldr	r2, [r3, #8]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003540:	609a      	str	r2, [r3, #8]
 8003542:	e00b      	b.n	800355c <HAL_ADC_Start+0x148>
            }
        }
    } else {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003548:	f043 0210 	orr.w	r2, r3, #16
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003554:	f043 0201 	orr.w	r2, r3, #1
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Return function status */
    return HAL_OK;
 800355c:	2300      	movs	r3, #0
}
 800355e:	4618      	mov	r0, r3
 8003560:	3714      	adds	r7, #20
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	20000000 	.word	0x20000000
 8003570:	431bde83 	.word	0x431bde83
 8003574:	40012300 	.word	0x40012300
 8003578:	40012000 	.word	0x40012000

0800357c <HAL_ADC_PollForConversion>:
 * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
 *         the configuration information for the specified ADC.
 * @param  Timeout Timeout value in millisecond.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef * hadc, uint32_t Timeout) {
 800357c:	b580      	push	{r7, lr}
 800357e:	b084      	sub	sp, #16
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
 8003584:	6039      	str	r1, [r7, #0]
    uint32_t tickstart = 0U;
 8003586:	2300      	movs	r3, #0
 8003588:	60fb      	str	r3, [r7, #12]
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and polling for end of each conversion.     */
    if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) && HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)) {
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003594:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003598:	d113      	bne.n	80035c2 <HAL_ADC_PollForConversion+0x46>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80035a8:	d10b      	bne.n	80035c2 <HAL_ADC_PollForConversion+0x46>
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ae:	f043 0220 	orr.w	r2, r3, #32
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2200      	movs	r2, #0
 80035ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e063      	b.n	800368a <HAL_ADC_PollForConversion+0x10e>
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 80035c2:	f7ff feb3 	bl	800332c <HAL_GetTick>
 80035c6:	60f8      	str	r0, [r7, #12]

    /* Check End of conversion flag */
    while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC))) {
 80035c8:	e021      	b.n	800360e <HAL_ADC_PollForConversion+0x92>
        /* Check if timeout is disabled (set to infinite wait) */
        if (Timeout != HAL_MAX_DELAY) {
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80035d0:	d01d      	beq.n	800360e <HAL_ADC_PollForConversion+0x92>
            if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout)) {
 80035d2:	683b      	ldr	r3, [r7, #0]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d007      	beq.n	80035e8 <HAL_ADC_PollForConversion+0x6c>
 80035d8:	f7ff fea8 	bl	800332c <HAL_GetTick>
 80035dc:	4602      	mov	r2, r0
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	683a      	ldr	r2, [r7, #0]
 80035e4:	429a      	cmp	r2, r3
 80035e6:	d212      	bcs.n	800360e <HAL_ADC_PollForConversion+0x92>
                /* New check to avoid false timeout detection in case of preemption */
                if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC))) {
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0302 	and.w	r3, r3, #2
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d00b      	beq.n	800360e <HAL_ADC_PollForConversion+0x92>
                    /* Update ADC state machine to timeout */
                    SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fa:	f043 0204 	orr.w	r2, r3, #4
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	641a      	str	r2, [r3, #64]	; 0x40

                    /* Process unlocked */
                    __HAL_UNLOCK(hadc);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2200      	movs	r2, #0
 8003606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

                    return HAL_TIMEOUT;
 800360a:	2303      	movs	r3, #3
 800360c:	e03d      	b.n	800368a <HAL_ADC_PollForConversion+0x10e>
    while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC))) {
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 0302 	and.w	r3, r3, #2
 8003618:	2b02      	cmp	r3, #2
 800361a:	d1d6      	bne.n	80035ca <HAL_ADC_PollForConversion+0x4e>
            }
        }
    }

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f06f 0212 	mvn.w	r2, #18
 8003624:	601a      	str	r2, [r3, #0]

    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800362a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.          */
    /* Note: On STM32F4, there is no independent flag of end of sequence.       */
    /*       The test of scan sequence on going is done either with scan        */
    /*       sequence disabled or with end of conversion flag set to            */
    /*       of end of sequence.                                                */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc) && (hadc->Init.ContinuousConvMode == DISABLE) && (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS))) {
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800363c:	2b00      	cmp	r3, #0
 800363e:	d123      	bne.n	8003688 <HAL_ADC_PollForConversion+0x10c>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	7e1b      	ldrb	r3, [r3, #24]
 8003644:	2b00      	cmp	r3, #0
 8003646:	d11f      	bne.n	8003688 <HAL_ADC_PollForConversion+0x10c>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800364e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
 8003652:	2b00      	cmp	r3, #0
 8003654:	d006      	beq.n	8003664 <HAL_ADC_PollForConversion+0xe8>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003660:	2b00      	cmp	r3, #0
 8003662:	d111      	bne.n	8003688 <HAL_ADC_PollForConversion+0x10c>
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003668:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	641a      	str	r2, [r3, #64]	; 0x40

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY)) {
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003674:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003678:	2b00      	cmp	r3, #0
 800367a:	d105      	bne.n	8003688 <HAL_ADC_PollForConversion+0x10c>
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003680:	f043 0201 	orr.w	r2, r3, #1
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	641a      	str	r2, [r3, #64]	; 0x40
        }
    }

    /* Return ADC state */
    return HAL_OK;
 8003688:	2300      	movs	r3, #0
}
 800368a:	4618      	mov	r0, r3
 800368c:	3710      	adds	r7, #16
 800368e:	46bd      	mov	sp, r7
 8003690:	bd80      	pop	{r7, pc}

08003692 <HAL_ADC_GetValue>:
 * @brief  Gets the converted value from data register of regular channel.
 * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
 *         the configuration information for the specified ADC.
 * @retval Converted value
 */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef * hadc) {
 8003692:	b480      	push	{r7}
 8003694:	b083      	sub	sp, #12
 8003696:	af00      	add	r7, sp, #0
 8003698:	6078      	str	r0, [r7, #4]
    /* Return the selected ADC converted value */
    return hadc->Instance->DR;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	370c      	adds	r7, #12
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr

080036ac <HAL_ADC_ConfigChannel>:
 * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
 *         the configuration information for the specified ADC.
 * @param  sConfig ADC configuration structure.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef * hadc, ADC_ChannelConfTypeDef * sConfig) {
 80036ac:	b480      	push	{r7}
 80036ae:	b085      	sub	sp, #20
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
 80036b4:	6039      	str	r1, [r7, #0]
    __IO uint32_t counter = 0U;
 80036b6:	2300      	movs	r3, #0
 80036b8:	60bb      	str	r3, [r7, #8]
    assert_param(IS_ADC_CHANNEL(sConfig->Channel));
    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

    /* Process locked */
    __HAL_LOCK(hadc);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d101      	bne.n	80036c8 <HAL_ADC_ConfigChannel+0x1c>
 80036c4:	2302      	movs	r3, #2
 80036c6:	e105      	b.n	80038d4 <HAL_ADC_ConfigChannel+0x228>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2201      	movs	r2, #1
 80036cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
    if (sConfig->Channel > ADC_CHANNEL_9) {
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	2b09      	cmp	r3, #9
 80036d6:	d925      	bls.n	8003724 <HAL_ADC_ConfigChannel+0x78>
        /* Clear the old sample time */
        hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	68d9      	ldr	r1, [r3, #12]
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	b29b      	uxth	r3, r3
 80036e4:	461a      	mov	r2, r3
 80036e6:	4613      	mov	r3, r2
 80036e8:	005b      	lsls	r3, r3, #1
 80036ea:	4413      	add	r3, r2
 80036ec:	3b1e      	subs	r3, #30
 80036ee:	2207      	movs	r2, #7
 80036f0:	fa02 f303 	lsl.w	r3, r2, r3
 80036f4:	43da      	mvns	r2, r3
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	400a      	ands	r2, r1
 80036fc:	60da      	str	r2, [r3, #12]

        /* Set the new sample time */
        hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	68d9      	ldr	r1, [r3, #12]
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	689a      	ldr	r2, [r3, #8]
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	b29b      	uxth	r3, r3
 800370e:	4618      	mov	r0, r3
 8003710:	4603      	mov	r3, r0
 8003712:	005b      	lsls	r3, r3, #1
 8003714:	4403      	add	r3, r0
 8003716:	3b1e      	subs	r3, #30
 8003718:	409a      	lsls	r2, r3
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	430a      	orrs	r2, r1
 8003720:	60da      	str	r2, [r3, #12]
 8003722:	e022      	b.n	800376a <HAL_ADC_ConfigChannel+0xbe>
    } else /* ADC_Channel include in ADC_Channel_[0..9] */
    {
        /* Clear the old sample time */
        hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	6919      	ldr	r1, [r3, #16]
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	b29b      	uxth	r3, r3
 8003730:	461a      	mov	r2, r3
 8003732:	4613      	mov	r3, r2
 8003734:	005b      	lsls	r3, r3, #1
 8003736:	4413      	add	r3, r2
 8003738:	2207      	movs	r2, #7
 800373a:	fa02 f303 	lsl.w	r3, r2, r3
 800373e:	43da      	mvns	r2, r3
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	400a      	ands	r2, r1
 8003746:	611a      	str	r2, [r3, #16]

        /* Set the new sample time */
        hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	6919      	ldr	r1, [r3, #16]
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	689a      	ldr	r2, [r3, #8]
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	b29b      	uxth	r3, r3
 8003758:	4618      	mov	r0, r3
 800375a:	4603      	mov	r3, r0
 800375c:	005b      	lsls	r3, r3, #1
 800375e:	4403      	add	r3, r0
 8003760:	409a      	lsls	r2, r3
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	430a      	orrs	r2, r1
 8003768:	611a      	str	r2, [r3, #16]
    }

    /* For Rank 1 to 6 */
    if (sConfig->Rank < 7U) {
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	2b06      	cmp	r3, #6
 8003770:	d824      	bhi.n	80037bc <HAL_ADC_ConfigChannel+0x110>
        /* Clear the old SQx bits for the selected rank */
        hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	685a      	ldr	r2, [r3, #4]
 800377c:	4613      	mov	r3, r2
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	4413      	add	r3, r2
 8003782:	3b05      	subs	r3, #5
 8003784:	221f      	movs	r2, #31
 8003786:	fa02 f303 	lsl.w	r3, r2, r3
 800378a:	43da      	mvns	r2, r3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	400a      	ands	r2, r1
 8003792:	635a      	str	r2, [r3, #52]	; 0x34

        /* Set the SQx bits for the selected rank */
        hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	b29b      	uxth	r3, r3
 80037a0:	4618      	mov	r0, r3
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	685a      	ldr	r2, [r3, #4]
 80037a6:	4613      	mov	r3, r2
 80037a8:	009b      	lsls	r3, r3, #2
 80037aa:	4413      	add	r3, r2
 80037ac:	3b05      	subs	r3, #5
 80037ae:	fa00 f203 	lsl.w	r2, r0, r3
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	430a      	orrs	r2, r1
 80037b8:	635a      	str	r2, [r3, #52]	; 0x34
 80037ba:	e04c      	b.n	8003856 <HAL_ADC_ConfigChannel+0x1aa>
    }
    /* For Rank 7 to 12 */
    else if (sConfig->Rank < 13U) {
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	2b0c      	cmp	r3, #12
 80037c2:	d824      	bhi.n	800380e <HAL_ADC_ConfigChannel+0x162>
        /* Clear the old SQx bits for the selected rank */
        hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	685a      	ldr	r2, [r3, #4]
 80037ce:	4613      	mov	r3, r2
 80037d0:	009b      	lsls	r3, r3, #2
 80037d2:	4413      	add	r3, r2
 80037d4:	3b23      	subs	r3, #35	; 0x23
 80037d6:	221f      	movs	r2, #31
 80037d8:	fa02 f303 	lsl.w	r3, r2, r3
 80037dc:	43da      	mvns	r2, r3
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	400a      	ands	r2, r1
 80037e4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the SQx bits for the selected rank */
        hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	b29b      	uxth	r3, r3
 80037f2:	4618      	mov	r0, r3
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	685a      	ldr	r2, [r3, #4]
 80037f8:	4613      	mov	r3, r2
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	4413      	add	r3, r2
 80037fe:	3b23      	subs	r3, #35	; 0x23
 8003800:	fa00 f203 	lsl.w	r2, r0, r3
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	430a      	orrs	r2, r1
 800380a:	631a      	str	r2, [r3, #48]	; 0x30
 800380c:	e023      	b.n	8003856 <HAL_ADC_ConfigChannel+0x1aa>
    }
    /* For Rank 13 to 16 */
    else {
        /* Clear the old SQx bits for the selected rank */
        hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	685a      	ldr	r2, [r3, #4]
 8003818:	4613      	mov	r3, r2
 800381a:	009b      	lsls	r3, r3, #2
 800381c:	4413      	add	r3, r2
 800381e:	3b41      	subs	r3, #65	; 0x41
 8003820:	221f      	movs	r2, #31
 8003822:	fa02 f303 	lsl.w	r3, r2, r3
 8003826:	43da      	mvns	r2, r3
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	400a      	ands	r2, r1
 800382e:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the SQx bits for the selected rank */
        hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	b29b      	uxth	r3, r3
 800383c:	4618      	mov	r0, r3
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	685a      	ldr	r2, [r3, #4]
 8003842:	4613      	mov	r3, r2
 8003844:	009b      	lsls	r3, r3, #2
 8003846:	4413      	add	r3, r2
 8003848:	3b41      	subs	r3, #65	; 0x41
 800384a:	fa00 f203 	lsl.w	r2, r0, r3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	430a      	orrs	r2, r1
 8003854:	62da      	str	r2, [r3, #44]	; 0x2c
    }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003856:	4b22      	ldr	r3, [pc, #136]	; (80038e0 <HAL_ADC_ConfigChannel+0x234>)
 8003858:	60fb      	str	r3, [r7, #12]

    /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
    if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT)) {
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	4a21      	ldr	r2, [pc, #132]	; (80038e4 <HAL_ADC_ConfigChannel+0x238>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d109      	bne.n	8003878 <HAL_ADC_ConfigChannel+0x1cc>
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	2b12      	cmp	r3, #18
 800386a:	d105      	bne.n	8003878 <HAL_ADC_ConfigChannel+0x1cc>
        /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
        if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT) {
            tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
        }
        /* Enable the VBAT channel*/
        tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	605a      	str	r2, [r3, #4]
    }

    /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
       Channel_17 is selected for VREFINT enable TSVREFE */
    if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT))) {
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a19      	ldr	r2, [pc, #100]	; (80038e4 <HAL_ADC_ConfigChannel+0x238>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d123      	bne.n	80038ca <HAL_ADC_ConfigChannel+0x21e>
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	2b10      	cmp	r3, #16
 8003888:	d003      	beq.n	8003892 <HAL_ADC_ConfigChannel+0x1e6>
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	2b11      	cmp	r3, #17
 8003890:	d11b      	bne.n	80038ca <HAL_ADC_ConfigChannel+0x21e>
        /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
        if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT) {
            tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
        }
        /* Enable the Temperature sensor and VREFINT channel*/
        tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	605a      	str	r2, [r3, #4]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) {
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	2b10      	cmp	r3, #16
 80038a4:	d111      	bne.n	80038ca <HAL_ADC_ConfigChannel+0x21e>
            /* Delay for temperature sensor stabilization time */
            /* Compute number of CPU cycles to wait for */
            counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80038a6:	4b10      	ldr	r3, [pc, #64]	; (80038e8 <HAL_ADC_ConfigChannel+0x23c>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a10      	ldr	r2, [pc, #64]	; (80038ec <HAL_ADC_ConfigChannel+0x240>)
 80038ac:	fba2 2303 	umull	r2, r3, r2, r3
 80038b0:	0c9a      	lsrs	r2, r3, #18
 80038b2:	4613      	mov	r3, r2
 80038b4:	009b      	lsls	r3, r3, #2
 80038b6:	4413      	add	r3, r2
 80038b8:	005b      	lsls	r3, r3, #1
 80038ba:	60bb      	str	r3, [r7, #8]
            while (counter != 0U) {
 80038bc:	e002      	b.n	80038c4 <HAL_ADC_ConfigChannel+0x218>
                counter--;
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	3b01      	subs	r3, #1
 80038c2:	60bb      	str	r3, [r7, #8]
            while (counter != 0U) {
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d1f9      	bne.n	80038be <HAL_ADC_ConfigChannel+0x212>
            }
        }
    }

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Return function status */
    return HAL_OK;
 80038d2:	2300      	movs	r3, #0
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	3714      	adds	r7, #20
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr
 80038e0:	40012300 	.word	0x40012300
 80038e4:	40012000 	.word	0x40012000
 80038e8:	20000000 	.word	0x20000000
 80038ec:	431bde83 	.word	0x431bde83

080038f0 <ADC_Init>:
 *         in the ADC_InitStruct without initializing the ADC MSP.
 * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
 *         the configuration information for the specified ADC.
 * @retval None
 */
static void ADC_Init(ADC_HandleTypeDef * hadc) {
 80038f0:	b480      	push	{r7}
 80038f2:	b085      	sub	sp, #20
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]

    /* Set ADC parameters */
    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80038f8:	4b79      	ldr	r3, [pc, #484]	; (8003ae0 <ADC_Init+0x1f0>)
 80038fa:	60fb      	str	r3, [r7, #12]

    /* Set the ADC clock prescaler */
    tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= hadc->Init.ClockPrescaler;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	685a      	ldr	r2, [r3, #4]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	431a      	orrs	r2, r3
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	605a      	str	r2, [r3, #4]

    /* Set ADC scan mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	685a      	ldr	r2, [r3, #4]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003924:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |= ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	6859      	ldr	r1, [r3, #4]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	691b      	ldr	r3, [r3, #16]
 8003930:	021a      	lsls	r2, r3, #8
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	430a      	orrs	r2, r1
 8003938:	605a      	str	r2, [r3, #4]

    /* Set ADC resolution */
    hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	685a      	ldr	r2, [r3, #4]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003948:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |= hadc->Init.Resolution;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	6859      	ldr	r1, [r3, #4]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	689a      	ldr	r2, [r3, #8]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	430a      	orrs	r2, r1
 800395a:	605a      	str	r2, [r3, #4]

    /* Set ADC data alignment */
    hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	689a      	ldr	r2, [r3, #8]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800396a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	6899      	ldr	r1, [r3, #8]
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	68da      	ldr	r2, [r3, #12]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	430a      	orrs	r2, r1
 800397c:	609a      	str	r2, [r3, #8]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START) {
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003982:	4a58      	ldr	r2, [pc, #352]	; (8003ae4 <ADC_Init+0x1f4>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d022      	beq.n	80039ce <ADC_Init+0xde>
        /* Select external trigger to start conversion */
        hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	689a      	ldr	r2, [r3, #8]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003996:	609a      	str	r2, [r3, #8]
        hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	6899      	ldr	r1, [r3, #8]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	430a      	orrs	r2, r1
 80039a8:	609a      	str	r2, [r3, #8]

        /* Select external trigger polarity */
        hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	689a      	ldr	r2, [r3, #8]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80039b8:	609a      	str	r2, [r3, #8]
        hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	6899      	ldr	r1, [r3, #8]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	430a      	orrs	r2, r1
 80039ca:	609a      	str	r2, [r3, #8]
 80039cc:	e00f      	b.n	80039ee <ADC_Init+0xfe>
    } else {
        /* Reset the external trigger */
        hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	689a      	ldr	r2, [r3, #8]
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80039dc:	609a      	str	r2, [r3, #8]
        hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	689a      	ldr	r2, [r3, #8]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80039ec:	609a      	str	r2, [r3, #8]
    }

    /* Enable or disable ADC continuous conversion mode */
    hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	689a      	ldr	r2, [r3, #8]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f022 0202 	bic.w	r2, r2, #2
 80039fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	6899      	ldr	r1, [r3, #8]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	7e1b      	ldrb	r3, [r3, #24]
 8003a08:	005a      	lsls	r2, r3, #1
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	430a      	orrs	r2, r1
 8003a10:	609a      	str	r2, [r3, #8]

    if (hadc->Init.DiscontinuousConvMode != DISABLE) {
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d01b      	beq.n	8003a54 <ADC_Init+0x164>
        assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

        /* Enable the selected ADC regular discontinuous mode */
        hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	685a      	ldr	r2, [r3, #4]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a2a:	605a      	str	r2, [r3, #4]

        /* Set the number of channels to be converted in discontinuous mode */
        hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	685a      	ldr	r2, [r3, #4]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003a3a:	605a      	str	r2, [r3, #4]
        hadc->Instance->CR1 |= ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	6859      	ldr	r1, [r3, #4]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a46:	3b01      	subs	r3, #1
 8003a48:	035a      	lsls	r2, r3, #13
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	430a      	orrs	r2, r1
 8003a50:	605a      	str	r2, [r3, #4]
 8003a52:	e007      	b.n	8003a64 <ADC_Init+0x174>
    } else {
        /* Disable the selected ADC regular discontinuous mode */
        hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	685a      	ldr	r2, [r3, #4]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a62:	605a      	str	r2, [r3, #4]
    }

    /* Set ADC number of conversion */
    hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003a72:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1(hadc->Init.NbrOfConversion);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	69db      	ldr	r3, [r3, #28]
 8003a7e:	3b01      	subs	r3, #1
 8003a80:	051a      	lsls	r2, r3, #20
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	430a      	orrs	r2, r1
 8003a88:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable or disable ADC DMA continuous request */
    hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	689a      	ldr	r2, [r3, #8]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003a98:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	6899      	ldr	r1, [r3, #8]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003aa6:	025a      	lsls	r2, r3, #9
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	430a      	orrs	r2, r1
 8003aae:	609a      	str	r2, [r3, #8]

    /* Enable or disable ADC end of conversion selection */
    hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	689a      	ldr	r2, [r3, #8]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003abe:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	6899      	ldr	r1, [r3, #8]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	695b      	ldr	r3, [r3, #20]
 8003aca:	029a      	lsls	r2, r3, #10
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	430a      	orrs	r2, r1
 8003ad2:	609a      	str	r2, [r3, #8]
}
 8003ad4:	bf00      	nop
 8003ad6:	3714      	adds	r7, #20
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr
 8003ae0:	40012300 	.word	0x40012300
 8003ae4:	0f000001 	.word	0x0f000001

08003ae8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b085      	sub	sp, #20
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	f003 0307 	and.w	r3, r3, #7
 8003af6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003af8:	4b0c      	ldr	r3, [pc, #48]	; (8003b2c <__NVIC_SetPriorityGrouping+0x44>)
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003afe:	68ba      	ldr	r2, [r7, #8]
 8003b00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003b04:	4013      	ands	r3, r2
 8003b06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003b14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003b18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b1a:	4a04      	ldr	r2, [pc, #16]	; (8003b2c <__NVIC_SetPriorityGrouping+0x44>)
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	60d3      	str	r3, [r2, #12]
}
 8003b20:	bf00      	nop
 8003b22:	3714      	adds	r7, #20
 8003b24:	46bd      	mov	sp, r7
 8003b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2a:	4770      	bx	lr
 8003b2c:	e000ed00 	.word	0xe000ed00

08003b30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003b30:	b480      	push	{r7}
 8003b32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003b34:	4b04      	ldr	r3, [pc, #16]	; (8003b48 <__NVIC_GetPriorityGrouping+0x18>)
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	0a1b      	lsrs	r3, r3, #8
 8003b3a:	f003 0307 	and.w	r3, r3, #7
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	46bd      	mov	sp, r7
 8003b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b46:	4770      	bx	lr
 8003b48:	e000ed00 	.word	0xe000ed00

08003b4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	4603      	mov	r3, r0
 8003b54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	db0b      	blt.n	8003b76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b5e:	79fb      	ldrb	r3, [r7, #7]
 8003b60:	f003 021f 	and.w	r2, r3, #31
 8003b64:	4907      	ldr	r1, [pc, #28]	; (8003b84 <__NVIC_EnableIRQ+0x38>)
 8003b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b6a:	095b      	lsrs	r3, r3, #5
 8003b6c:	2001      	movs	r0, #1
 8003b6e:	fa00 f202 	lsl.w	r2, r0, r2
 8003b72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003b76:	bf00      	nop
 8003b78:	370c      	adds	r7, #12
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	e000e100 	.word	0xe000e100

08003b88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b083      	sub	sp, #12
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	4603      	mov	r3, r0
 8003b90:	6039      	str	r1, [r7, #0]
 8003b92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	db0a      	blt.n	8003bb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	b2da      	uxtb	r2, r3
 8003ba0:	490c      	ldr	r1, [pc, #48]	; (8003bd4 <__NVIC_SetPriority+0x4c>)
 8003ba2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ba6:	0112      	lsls	r2, r2, #4
 8003ba8:	b2d2      	uxtb	r2, r2
 8003baa:	440b      	add	r3, r1
 8003bac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003bb0:	e00a      	b.n	8003bc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	b2da      	uxtb	r2, r3
 8003bb6:	4908      	ldr	r1, [pc, #32]	; (8003bd8 <__NVIC_SetPriority+0x50>)
 8003bb8:	79fb      	ldrb	r3, [r7, #7]
 8003bba:	f003 030f 	and.w	r3, r3, #15
 8003bbe:	3b04      	subs	r3, #4
 8003bc0:	0112      	lsls	r2, r2, #4
 8003bc2:	b2d2      	uxtb	r2, r2
 8003bc4:	440b      	add	r3, r1
 8003bc6:	761a      	strb	r2, [r3, #24]
}
 8003bc8:	bf00      	nop
 8003bca:	370c      	adds	r7, #12
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr
 8003bd4:	e000e100 	.word	0xe000e100
 8003bd8:	e000ed00 	.word	0xe000ed00

08003bdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	b089      	sub	sp, #36	; 0x24
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	60f8      	str	r0, [r7, #12]
 8003be4:	60b9      	str	r1, [r7, #8]
 8003be6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	f003 0307 	and.w	r3, r3, #7
 8003bee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	f1c3 0307 	rsb	r3, r3, #7
 8003bf6:	2b04      	cmp	r3, #4
 8003bf8:	bf28      	it	cs
 8003bfa:	2304      	movcs	r3, #4
 8003bfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	3304      	adds	r3, #4
 8003c02:	2b06      	cmp	r3, #6
 8003c04:	d902      	bls.n	8003c0c <NVIC_EncodePriority+0x30>
 8003c06:	69fb      	ldr	r3, [r7, #28]
 8003c08:	3b03      	subs	r3, #3
 8003c0a:	e000      	b.n	8003c0e <NVIC_EncodePriority+0x32>
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c10:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003c14:	69bb      	ldr	r3, [r7, #24]
 8003c16:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1a:	43da      	mvns	r2, r3
 8003c1c:	68bb      	ldr	r3, [r7, #8]
 8003c1e:	401a      	ands	r2, r3
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c24:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c2e:	43d9      	mvns	r1, r3
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c34:	4313      	orrs	r3, r2
         );
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	3724      	adds	r7, #36	; 0x24
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr
	...

08003c44 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003c44:	b480      	push	{r7}
 8003c46:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003c48:	f3bf 8f4f 	dsb	sy
}
 8003c4c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003c4e:	4b06      	ldr	r3, [pc, #24]	; (8003c68 <__NVIC_SystemReset+0x24>)
 8003c50:	68db      	ldr	r3, [r3, #12]
 8003c52:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003c56:	4904      	ldr	r1, [pc, #16]	; (8003c68 <__NVIC_SystemReset+0x24>)
 8003c58:	4b04      	ldr	r3, [pc, #16]	; (8003c6c <__NVIC_SystemReset+0x28>)
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003c5e:	f3bf 8f4f 	dsb	sy
}
 8003c62:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003c64:	bf00      	nop
 8003c66:	e7fd      	b.n	8003c64 <__NVIC_SystemReset+0x20>
 8003c68:	e000ed00 	.word	0xe000ed00
 8003c6c:	05fa0004 	.word	0x05fa0004

08003c70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b082      	sub	sp, #8
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	3b01      	subs	r3, #1
 8003c7c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c80:	d301      	bcc.n	8003c86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c82:	2301      	movs	r3, #1
 8003c84:	e00f      	b.n	8003ca6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c86:	4a0a      	ldr	r2, [pc, #40]	; (8003cb0 <SysTick_Config+0x40>)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	3b01      	subs	r3, #1
 8003c8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c8e:	210f      	movs	r1, #15
 8003c90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003c94:	f7ff ff78 	bl	8003b88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c98:	4b05      	ldr	r3, [pc, #20]	; (8003cb0 <SysTick_Config+0x40>)
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c9e:	4b04      	ldr	r3, [pc, #16]	; (8003cb0 <SysTick_Config+0x40>)
 8003ca0:	2207      	movs	r2, #7
 8003ca2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ca4:	2300      	movs	r3, #0
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3708      	adds	r7, #8
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bd80      	pop	{r7, pc}
 8003cae:	bf00      	nop
 8003cb0:	e000e010 	.word	0xe000e010

08003cb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b082      	sub	sp, #8
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003cbc:	6878      	ldr	r0, [r7, #4]
 8003cbe:	f7ff ff13 	bl	8003ae8 <__NVIC_SetPriorityGrouping>
}
 8003cc2:	bf00      	nop
 8003cc4:	3708      	adds	r7, #8
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}

08003cca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003cca:	b580      	push	{r7, lr}
 8003ccc:	b086      	sub	sp, #24
 8003cce:	af00      	add	r7, sp, #0
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	60b9      	str	r1, [r7, #8]
 8003cd4:	607a      	str	r2, [r7, #4]
 8003cd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003cdc:	f7ff ff28 	bl	8003b30 <__NVIC_GetPriorityGrouping>
 8003ce0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ce2:	687a      	ldr	r2, [r7, #4]
 8003ce4:	68b9      	ldr	r1, [r7, #8]
 8003ce6:	6978      	ldr	r0, [r7, #20]
 8003ce8:	f7ff ff78 	bl	8003bdc <NVIC_EncodePriority>
 8003cec:	4602      	mov	r2, r0
 8003cee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003cf2:	4611      	mov	r1, r2
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f7ff ff47 	bl	8003b88 <__NVIC_SetPriority>
}
 8003cfa:	bf00      	nop
 8003cfc:	3718      	adds	r7, #24
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}

08003d02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d02:	b580      	push	{r7, lr}
 8003d04:	b082      	sub	sp, #8
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	4603      	mov	r3, r0
 8003d0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d10:	4618      	mov	r0, r3
 8003d12:	f7ff ff1b 	bl	8003b4c <__NVIC_EnableIRQ>
}
 8003d16:	bf00      	nop
 8003d18:	3708      	adds	r7, #8
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	bd80      	pop	{r7, pc}

08003d1e <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8003d1e:	b580      	push	{r7, lr}
 8003d20:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8003d22:	f7ff ff8f 	bl	8003c44 <__NVIC_SystemReset>

08003d26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d26:	b580      	push	{r7, lr}
 8003d28:	b082      	sub	sp, #8
 8003d2a:	af00      	add	r7, sp, #0
 8003d2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f7ff ff9e 	bl	8003c70 <SysTick_Config>
 8003d34:	4603      	mov	r3, r0
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3708      	adds	r7, #8
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
	...

08003d40 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b086      	sub	sp, #24
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003d48:	2300      	movs	r3, #0
 8003d4a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003d4c:	f7ff faee 	bl	800332c <HAL_GetTick>
 8003d50:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d101      	bne.n	8003d5c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e099      	b.n	8003e90 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2202      	movs	r2, #2
 8003d60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2200      	movs	r2, #0
 8003d68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f022 0201 	bic.w	r2, r2, #1
 8003d7a:	601a      	str	r2, [r3, #0]

  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d7c:	e00f      	b.n	8003d9e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003d7e:	f7ff fad5 	bl	800332c <HAL_GetTick>
 8003d82:	4602      	mov	r2, r0
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	1ad3      	subs	r3, r2, r3
 8003d88:	2b05      	cmp	r3, #5
 8003d8a:	d908      	bls.n	8003d9e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2220      	movs	r2, #32
 8003d90:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2203      	movs	r2, #3
 8003d96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      return HAL_TIMEOUT;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	e078      	b.n	8003e90 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 0301 	and.w	r3, r3, #1
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d1e8      	bne.n	8003d7e <HAL_DMA_Init+0x3e>
    }
  }

  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003db4:	697a      	ldr	r2, [r7, #20]
 8003db6:	4b38      	ldr	r3, [pc, #224]	; (8003e98 <HAL_DMA_Init+0x158>)
 8003db8:	4013      	ands	r3, r2
 8003dba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	685a      	ldr	r2, [r3, #4]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003dca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	691b      	ldr	r3, [r3, #16]
 8003dd0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dd6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	699b      	ldr	r3, [r3, #24]
 8003ddc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003de2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6a1b      	ldr	r3, [r3, #32]
 8003de8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003dea:	697a      	ldr	r2, [r7, #20]
 8003dec:	4313      	orrs	r3, r2
 8003dee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df4:	2b04      	cmp	r3, #4
 8003df6:	d107      	bne.n	8003e08 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e00:	4313      	orrs	r3, r2
 8003e02:	697a      	ldr	r2, [r7, #20]
 8003e04:	4313      	orrs	r3, r2
 8003e06:	617b      	str	r3, [r7, #20]
  }

  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	697a      	ldr	r2, [r7, #20]
 8003e0e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	695b      	ldr	r3, [r3, #20]
 8003e16:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	f023 0307 	bic.w	r3, r3, #7
 8003e1e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e24:	697a      	ldr	r2, [r7, #20]
 8003e26:	4313      	orrs	r3, r2
 8003e28:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e2e:	2b04      	cmp	r3, #4
 8003e30:	d117      	bne.n	8003e62 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e36:	697a      	ldr	r2, [r7, #20]
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	617b      	str	r3, [r7, #20]

    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d00e      	beq.n	8003e62 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003e44:	6878      	ldr	r0, [r7, #4]
 8003e46:	f000 f8e5 	bl	8004014 <DMA_CheckFifoParam>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d008      	beq.n	8003e62 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2240      	movs	r2, #64	; 0x40
 8003e54:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2201      	movs	r2, #1
 8003e5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e016      	b.n	8003e90 <HAL_DMA_Init+0x150>
      }
    }
  }

  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	697a      	ldr	r2, [r7, #20]
 8003e68:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f000 f89c 	bl	8003fa8 <DMA_CalcBaseAndBitshift>
 8003e70:	4603      	mov	r3, r0
 8003e72:	60fb      	str	r3, [r7, #12]

  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e78:	223f      	movs	r2, #63	; 0x3f
 8003e7a:	409a      	lsls	r2, r3
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2200      	movs	r2, #0
 8003e84:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2201      	movs	r2, #1
 8003e8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003e8e:	2300      	movs	r3, #0
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	3718      	adds	r7, #24
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	f010803f 	.word	0xf010803f

08003e9c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b086      	sub	sp, #24
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	60f8      	str	r0, [r7, #12]
 8003ea4:	60b9      	str	r1, [r7, #8]
 8003ea6:	607a      	str	r2, [r7, #4]
 8003ea8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eb2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d101      	bne.n	8003ec2 <HAL_DMA_Start_IT+0x26>
 8003ebe:	2302      	movs	r3, #2
 8003ec0:	e040      	b.n	8003f44 <HAL_DMA_Start_IT+0xa8>
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	2b01      	cmp	r3, #1
 8003ed4:	d12f      	bne.n	8003f36 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2202      	movs	r2, #2
 8003eda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	687a      	ldr	r2, [r7, #4]
 8003ee8:	68b9      	ldr	r1, [r7, #8]
 8003eea:	68f8      	ldr	r0, [r7, #12]
 8003eec:	f000 f82e 	bl	8003f4c <DMA_SetConfig>

    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ef4:	223f      	movs	r2, #63	; 0x3f
 8003ef6:	409a      	lsls	r2, r3
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	609a      	str	r2, [r3, #8]

    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f042 0216 	orr.w	r2, r2, #22
 8003f0a:	601a      	str	r2, [r3, #0]

    if(hdma->XferHalfCpltCallback != NULL)
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d007      	beq.n	8003f24 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681a      	ldr	r2, [r3, #0]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f042 0208 	orr.w	r2, r2, #8
 8003f22:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f042 0201 	orr.w	r2, r2, #1
 8003f32:	601a      	str	r2, [r3, #0]
 8003f34:	e005      	b.n	8003f42 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_BUSY;
 8003f3e:	2302      	movs	r3, #2
 8003f40:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003f42:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	3718      	adds	r7, #24
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bd80      	pop	{r7, pc}

08003f4c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b085      	sub	sp, #20
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	60f8      	str	r0, [r7, #12]
 8003f54:	60b9      	str	r1, [r7, #8]
 8003f56:	607a      	str	r2, [r7, #4]
 8003f58:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003f68:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	683a      	ldr	r2, [r7, #0]
 8003f70:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	2b40      	cmp	r3, #64	; 0x40
 8003f78:	d108      	bne.n	8003f8c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	68ba      	ldr	r2, [r7, #8]
 8003f88:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003f8a:	e007      	b.n	8003f9c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	68ba      	ldr	r2, [r7, #8]
 8003f92:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	687a      	ldr	r2, [r7, #4]
 8003f9a:	60da      	str	r2, [r3, #12]
}
 8003f9c:	bf00      	nop
 8003f9e:	3714      	adds	r7, #20
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa6:	4770      	bx	lr

08003fa8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b085      	sub	sp, #20
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	b2db      	uxtb	r3, r3
 8003fb6:	3b10      	subs	r3, #16
 8003fb8:	4a14      	ldr	r2, [pc, #80]	; (800400c <DMA_CalcBaseAndBitshift+0x64>)
 8003fba:	fba2 2303 	umull	r2, r3, r2, r3
 8003fbe:	091b      	lsrs	r3, r3, #4
 8003fc0:	60fb      	str	r3, [r7, #12]

  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003fc2:	4a13      	ldr	r2, [pc, #76]	; (8004010 <DMA_CalcBaseAndBitshift+0x68>)
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	4413      	add	r3, r2
 8003fc8:	781b      	ldrb	r3, [r3, #0]
 8003fca:	461a      	mov	r2, r3
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	65da      	str	r2, [r3, #92]	; 0x5c

  if (stream_number > 3U)
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	2b03      	cmp	r3, #3
 8003fd4:	d909      	bls.n	8003fea <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003fde:	f023 0303 	bic.w	r3, r3, #3
 8003fe2:	1d1a      	adds	r2, r3, #4
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	659a      	str	r2, [r3, #88]	; 0x58
 8003fe8:	e007      	b.n	8003ffa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003ff2:	f023 0303 	bic.w	r3, r3, #3
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003ffe:	4618      	mov	r0, r3
 8004000:	3714      	adds	r7, #20
 8004002:	46bd      	mov	sp, r7
 8004004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004008:	4770      	bx	lr
 800400a:	bf00      	nop
 800400c:	aaaaaaab 	.word	0xaaaaaaab
 8004010:	08012104 	.word	0x08012104

08004014 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004014:	b480      	push	{r7}
 8004016:	b085      	sub	sp, #20
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800401c:	2300      	movs	r3, #0
 800401e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004024:	60bb      	str	r3, [r7, #8]

  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	699b      	ldr	r3, [r3, #24]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d11f      	bne.n	800406e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	2b03      	cmp	r3, #3
 8004032:	d856      	bhi.n	80040e2 <DMA_CheckFifoParam+0xce>
 8004034:	a201      	add	r2, pc, #4	; (adr r2, 800403c <DMA_CheckFifoParam+0x28>)
 8004036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800403a:	bf00      	nop
 800403c:	0800404d 	.word	0x0800404d
 8004040:	0800405f 	.word	0x0800405f
 8004044:	0800404d 	.word	0x0800404d
 8004048:	080040e3 	.word	0x080040e3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004050:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004054:	2b00      	cmp	r3, #0
 8004056:	d046      	beq.n	80040e6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800405c:	e043      	b.n	80040e6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004062:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004066:	d140      	bne.n	80040ea <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800406c:	e03d      	b.n	80040ea <DMA_CheckFifoParam+0xd6>
      break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	699b      	ldr	r3, [r3, #24]
 8004072:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004076:	d121      	bne.n	80040bc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	2b03      	cmp	r3, #3
 800407c:	d837      	bhi.n	80040ee <DMA_CheckFifoParam+0xda>
 800407e:	a201      	add	r2, pc, #4	; (adr r2, 8004084 <DMA_CheckFifoParam+0x70>)
 8004080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004084:	08004095 	.word	0x08004095
 8004088:	0800409b 	.word	0x0800409b
 800408c:	08004095 	.word	0x08004095
 8004090:	080040ad 	.word	0x080040ad
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004094:	2301      	movs	r3, #1
 8004096:	73fb      	strb	r3, [r7, #15]
      break;
 8004098:	e030      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800409e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d025      	beq.n	80040f2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040aa:	e022      	b.n	80040f2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040b0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80040b4:	d11f      	bne.n	80040f6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040ba:	e01c      	b.n	80040f6 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	2b02      	cmp	r3, #2
 80040c0:	d903      	bls.n	80040ca <DMA_CheckFifoParam+0xb6>
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	2b03      	cmp	r3, #3
 80040c6:	d003      	beq.n	80040d0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80040c8:	e018      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80040ca:	2301      	movs	r3, #1
 80040cc:	73fb      	strb	r3, [r7, #15]
      break;
 80040ce:	e015      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d00e      	beq.n	80040fa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	73fb      	strb	r3, [r7, #15]
      break;
 80040e0:	e00b      	b.n	80040fa <DMA_CheckFifoParam+0xe6>
      break;
 80040e2:	bf00      	nop
 80040e4:	e00a      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
      break;
 80040e6:	bf00      	nop
 80040e8:	e008      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
      break;
 80040ea:	bf00      	nop
 80040ec:	e006      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
      break;
 80040ee:	bf00      	nop
 80040f0:	e004      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
      break;
 80040f2:	bf00      	nop
 80040f4:	e002      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
      break;
 80040f6:	bf00      	nop
 80040f8:	e000      	b.n	80040fc <DMA_CheckFifoParam+0xe8>
      break;
 80040fa:	bf00      	nop
    }
  }

  return status;
 80040fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3714      	adds	r7, #20
 8004102:	46bd      	mov	sp, r7
 8004104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004108:	4770      	bx	lr
 800410a:	bf00      	nop

0800410c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800410c:	b480      	push	{r7}
 800410e:	b089      	sub	sp, #36	; 0x24
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
 8004114:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004116:	2300      	movs	r3, #0
 8004118:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800411a:	2300      	movs	r3, #0
 800411c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800411e:	2300      	movs	r3, #0
 8004120:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004122:	2300      	movs	r3, #0
 8004124:	61fb      	str	r3, [r7, #28]
 8004126:	e159      	b.n	80043dc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004128:	2201      	movs	r2, #1
 800412a:	69fb      	ldr	r3, [r7, #28]
 800412c:	fa02 f303 	lsl.w	r3, r2, r3
 8004130:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	697a      	ldr	r2, [r7, #20]
 8004138:	4013      	ands	r3, r2
 800413a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800413c:	693a      	ldr	r2, [r7, #16]
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	429a      	cmp	r2, r3
 8004142:	f040 8148 	bne.w	80043d6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	f003 0303 	and.w	r3, r3, #3
 800414e:	2b01      	cmp	r3, #1
 8004150:	d005      	beq.n	800415e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800415a:	2b02      	cmp	r3, #2
 800415c:	d130      	bne.n	80041c0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	689b      	ldr	r3, [r3, #8]
 8004162:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004164:	69fb      	ldr	r3, [r7, #28]
 8004166:	005b      	lsls	r3, r3, #1
 8004168:	2203      	movs	r2, #3
 800416a:	fa02 f303 	lsl.w	r3, r2, r3
 800416e:	43db      	mvns	r3, r3
 8004170:	69ba      	ldr	r2, [r7, #24]
 8004172:	4013      	ands	r3, r2
 8004174:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	68da      	ldr	r2, [r3, #12]
 800417a:	69fb      	ldr	r3, [r7, #28]
 800417c:	005b      	lsls	r3, r3, #1
 800417e:	fa02 f303 	lsl.w	r3, r2, r3
 8004182:	69ba      	ldr	r2, [r7, #24]
 8004184:	4313      	orrs	r3, r2
 8004186:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	69ba      	ldr	r2, [r7, #24]
 800418c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004194:	2201      	movs	r2, #1
 8004196:	69fb      	ldr	r3, [r7, #28]
 8004198:	fa02 f303 	lsl.w	r3, r2, r3
 800419c:	43db      	mvns	r3, r3
 800419e:	69ba      	ldr	r2, [r7, #24]
 80041a0:	4013      	ands	r3, r2
 80041a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	091b      	lsrs	r3, r3, #4
 80041aa:	f003 0201 	and.w	r2, r3, #1
 80041ae:	69fb      	ldr	r3, [r7, #28]
 80041b0:	fa02 f303 	lsl.w	r3, r2, r3
 80041b4:	69ba      	ldr	r2, [r7, #24]
 80041b6:	4313      	orrs	r3, r2
 80041b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	69ba      	ldr	r2, [r7, #24]
 80041be:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	f003 0303 	and.w	r3, r3, #3
 80041c8:	2b03      	cmp	r3, #3
 80041ca:	d017      	beq.n	80041fc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	68db      	ldr	r3, [r3, #12]
 80041d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80041d2:	69fb      	ldr	r3, [r7, #28]
 80041d4:	005b      	lsls	r3, r3, #1
 80041d6:	2203      	movs	r2, #3
 80041d8:	fa02 f303 	lsl.w	r3, r2, r3
 80041dc:	43db      	mvns	r3, r3
 80041de:	69ba      	ldr	r2, [r7, #24]
 80041e0:	4013      	ands	r3, r2
 80041e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	689a      	ldr	r2, [r3, #8]
 80041e8:	69fb      	ldr	r3, [r7, #28]
 80041ea:	005b      	lsls	r3, r3, #1
 80041ec:	fa02 f303 	lsl.w	r3, r2, r3
 80041f0:	69ba      	ldr	r2, [r7, #24]
 80041f2:	4313      	orrs	r3, r2
 80041f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	69ba      	ldr	r2, [r7, #24]
 80041fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	f003 0303 	and.w	r3, r3, #3
 8004204:	2b02      	cmp	r3, #2
 8004206:	d123      	bne.n	8004250 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004208:	69fb      	ldr	r3, [r7, #28]
 800420a:	08da      	lsrs	r2, r3, #3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	3208      	adds	r2, #8
 8004210:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004214:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004216:	69fb      	ldr	r3, [r7, #28]
 8004218:	f003 0307 	and.w	r3, r3, #7
 800421c:	009b      	lsls	r3, r3, #2
 800421e:	220f      	movs	r2, #15
 8004220:	fa02 f303 	lsl.w	r3, r2, r3
 8004224:	43db      	mvns	r3, r3
 8004226:	69ba      	ldr	r2, [r7, #24]
 8004228:	4013      	ands	r3, r2
 800422a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	691a      	ldr	r2, [r3, #16]
 8004230:	69fb      	ldr	r3, [r7, #28]
 8004232:	f003 0307 	and.w	r3, r3, #7
 8004236:	009b      	lsls	r3, r3, #2
 8004238:	fa02 f303 	lsl.w	r3, r2, r3
 800423c:	69ba      	ldr	r2, [r7, #24]
 800423e:	4313      	orrs	r3, r2
 8004240:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004242:	69fb      	ldr	r3, [r7, #28]
 8004244:	08da      	lsrs	r2, r3, #3
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	3208      	adds	r2, #8
 800424a:	69b9      	ldr	r1, [r7, #24]
 800424c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004256:	69fb      	ldr	r3, [r7, #28]
 8004258:	005b      	lsls	r3, r3, #1
 800425a:	2203      	movs	r2, #3
 800425c:	fa02 f303 	lsl.w	r3, r2, r3
 8004260:	43db      	mvns	r3, r3
 8004262:	69ba      	ldr	r2, [r7, #24]
 8004264:	4013      	ands	r3, r2
 8004266:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	f003 0203 	and.w	r2, r3, #3
 8004270:	69fb      	ldr	r3, [r7, #28]
 8004272:	005b      	lsls	r3, r3, #1
 8004274:	fa02 f303 	lsl.w	r3, r2, r3
 8004278:	69ba      	ldr	r2, [r7, #24]
 800427a:	4313      	orrs	r3, r2
 800427c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	69ba      	ldr	r2, [r7, #24]
 8004282:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800428c:	2b00      	cmp	r3, #0
 800428e:	f000 80a2 	beq.w	80043d6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004292:	2300      	movs	r3, #0
 8004294:	60fb      	str	r3, [r7, #12]
 8004296:	4b57      	ldr	r3, [pc, #348]	; (80043f4 <HAL_GPIO_Init+0x2e8>)
 8004298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800429a:	4a56      	ldr	r2, [pc, #344]	; (80043f4 <HAL_GPIO_Init+0x2e8>)
 800429c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042a0:	6453      	str	r3, [r2, #68]	; 0x44
 80042a2:	4b54      	ldr	r3, [pc, #336]	; (80043f4 <HAL_GPIO_Init+0x2e8>)
 80042a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042aa:	60fb      	str	r3, [r7, #12]
 80042ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80042ae:	4a52      	ldr	r2, [pc, #328]	; (80043f8 <HAL_GPIO_Init+0x2ec>)
 80042b0:	69fb      	ldr	r3, [r7, #28]
 80042b2:	089b      	lsrs	r3, r3, #2
 80042b4:	3302      	adds	r3, #2
 80042b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80042bc:	69fb      	ldr	r3, [r7, #28]
 80042be:	f003 0303 	and.w	r3, r3, #3
 80042c2:	009b      	lsls	r3, r3, #2
 80042c4:	220f      	movs	r2, #15
 80042c6:	fa02 f303 	lsl.w	r3, r2, r3
 80042ca:	43db      	mvns	r3, r3
 80042cc:	69ba      	ldr	r2, [r7, #24]
 80042ce:	4013      	ands	r3, r2
 80042d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	4a49      	ldr	r2, [pc, #292]	; (80043fc <HAL_GPIO_Init+0x2f0>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d019      	beq.n	800430e <HAL_GPIO_Init+0x202>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4a48      	ldr	r2, [pc, #288]	; (8004400 <HAL_GPIO_Init+0x2f4>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d013      	beq.n	800430a <HAL_GPIO_Init+0x1fe>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	4a47      	ldr	r2, [pc, #284]	; (8004404 <HAL_GPIO_Init+0x2f8>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d00d      	beq.n	8004306 <HAL_GPIO_Init+0x1fa>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4a46      	ldr	r2, [pc, #280]	; (8004408 <HAL_GPIO_Init+0x2fc>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d007      	beq.n	8004302 <HAL_GPIO_Init+0x1f6>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a45      	ldr	r2, [pc, #276]	; (800440c <HAL_GPIO_Init+0x300>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d101      	bne.n	80042fe <HAL_GPIO_Init+0x1f2>
 80042fa:	2304      	movs	r3, #4
 80042fc:	e008      	b.n	8004310 <HAL_GPIO_Init+0x204>
 80042fe:	2307      	movs	r3, #7
 8004300:	e006      	b.n	8004310 <HAL_GPIO_Init+0x204>
 8004302:	2303      	movs	r3, #3
 8004304:	e004      	b.n	8004310 <HAL_GPIO_Init+0x204>
 8004306:	2302      	movs	r3, #2
 8004308:	e002      	b.n	8004310 <HAL_GPIO_Init+0x204>
 800430a:	2301      	movs	r3, #1
 800430c:	e000      	b.n	8004310 <HAL_GPIO_Init+0x204>
 800430e:	2300      	movs	r3, #0
 8004310:	69fa      	ldr	r2, [r7, #28]
 8004312:	f002 0203 	and.w	r2, r2, #3
 8004316:	0092      	lsls	r2, r2, #2
 8004318:	4093      	lsls	r3, r2
 800431a:	69ba      	ldr	r2, [r7, #24]
 800431c:	4313      	orrs	r3, r2
 800431e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004320:	4935      	ldr	r1, [pc, #212]	; (80043f8 <HAL_GPIO_Init+0x2ec>)
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	089b      	lsrs	r3, r3, #2
 8004326:	3302      	adds	r3, #2
 8004328:	69ba      	ldr	r2, [r7, #24]
 800432a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800432e:	4b38      	ldr	r3, [pc, #224]	; (8004410 <HAL_GPIO_Init+0x304>)
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	43db      	mvns	r3, r3
 8004338:	69ba      	ldr	r2, [r7, #24]
 800433a:	4013      	ands	r3, r2
 800433c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004346:	2b00      	cmp	r3, #0
 8004348:	d003      	beq.n	8004352 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800434a:	69ba      	ldr	r2, [r7, #24]
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	4313      	orrs	r3, r2
 8004350:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004352:	4a2f      	ldr	r2, [pc, #188]	; (8004410 <HAL_GPIO_Init+0x304>)
 8004354:	69bb      	ldr	r3, [r7, #24]
 8004356:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004358:	4b2d      	ldr	r3, [pc, #180]	; (8004410 <HAL_GPIO_Init+0x304>)
 800435a:	68db      	ldr	r3, [r3, #12]
 800435c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	43db      	mvns	r3, r3
 8004362:	69ba      	ldr	r2, [r7, #24]
 8004364:	4013      	ands	r3, r2
 8004366:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004370:	2b00      	cmp	r3, #0
 8004372:	d003      	beq.n	800437c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004374:	69ba      	ldr	r2, [r7, #24]
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	4313      	orrs	r3, r2
 800437a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800437c:	4a24      	ldr	r2, [pc, #144]	; (8004410 <HAL_GPIO_Init+0x304>)
 800437e:	69bb      	ldr	r3, [r7, #24]
 8004380:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004382:	4b23      	ldr	r3, [pc, #140]	; (8004410 <HAL_GPIO_Init+0x304>)
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	43db      	mvns	r3, r3
 800438c:	69ba      	ldr	r2, [r7, #24]
 800438e:	4013      	ands	r3, r2
 8004390:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800439a:	2b00      	cmp	r3, #0
 800439c:	d003      	beq.n	80043a6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800439e:	69ba      	ldr	r2, [r7, #24]
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	4313      	orrs	r3, r2
 80043a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80043a6:	4a1a      	ldr	r2, [pc, #104]	; (8004410 <HAL_GPIO_Init+0x304>)
 80043a8:	69bb      	ldr	r3, [r7, #24]
 80043aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80043ac:	4b18      	ldr	r3, [pc, #96]	; (8004410 <HAL_GPIO_Init+0x304>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	43db      	mvns	r3, r3
 80043b6:	69ba      	ldr	r2, [r7, #24]
 80043b8:	4013      	ands	r3, r2
 80043ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d003      	beq.n	80043d0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80043c8:	69ba      	ldr	r2, [r7, #24]
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	4313      	orrs	r3, r2
 80043ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80043d0:	4a0f      	ldr	r2, [pc, #60]	; (8004410 <HAL_GPIO_Init+0x304>)
 80043d2:	69bb      	ldr	r3, [r7, #24]
 80043d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043d6:	69fb      	ldr	r3, [r7, #28]
 80043d8:	3301      	adds	r3, #1
 80043da:	61fb      	str	r3, [r7, #28]
 80043dc:	69fb      	ldr	r3, [r7, #28]
 80043de:	2b0f      	cmp	r3, #15
 80043e0:	f67f aea2 	bls.w	8004128 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80043e4:	bf00      	nop
 80043e6:	bf00      	nop
 80043e8:	3724      	adds	r7, #36	; 0x24
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr
 80043f2:	bf00      	nop
 80043f4:	40023800 	.word	0x40023800
 80043f8:	40013800 	.word	0x40013800
 80043fc:	40020000 	.word	0x40020000
 8004400:	40020400 	.word	0x40020400
 8004404:	40020800 	.word	0x40020800
 8004408:	40020c00 	.word	0x40020c00
 800440c:	40021000 	.word	0x40021000
 8004410:	40013c00 	.word	0x40013c00

08004414 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004414:	b480      	push	{r7}
 8004416:	b085      	sub	sp, #20
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
 800441c:	460b      	mov	r3, r1
 800441e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	691a      	ldr	r2, [r3, #16]
 8004424:	887b      	ldrh	r3, [r7, #2]
 8004426:	4013      	ands	r3, r2
 8004428:	2b00      	cmp	r3, #0
 800442a:	d002      	beq.n	8004432 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800442c:	2301      	movs	r3, #1
 800442e:	73fb      	strb	r3, [r7, #15]
 8004430:	e001      	b.n	8004436 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004432:	2300      	movs	r3, #0
 8004434:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004436:	7bfb      	ldrb	r3, [r7, #15]
}
 8004438:	4618      	mov	r0, r3
 800443a:	3714      	adds	r7, #20
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr

08004444 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004444:	b480      	push	{r7}
 8004446:	b083      	sub	sp, #12
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	460b      	mov	r3, r1
 800444e:	807b      	strh	r3, [r7, #2]
 8004450:	4613      	mov	r3, r2
 8004452:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004454:	787b      	ldrb	r3, [r7, #1]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d003      	beq.n	8004462 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800445a:	887a      	ldrh	r2, [r7, #2]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004460:	e003      	b.n	800446a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004462:	887b      	ldrh	r3, [r7, #2]
 8004464:	041a      	lsls	r2, r3, #16
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	619a      	str	r2, [r3, #24]
}
 800446a:	bf00      	nop
 800446c:	370c      	adds	r7, #12
 800446e:	46bd      	mov	sp, r7
 8004470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004474:	4770      	bx	lr
	...

08004478 <HAL_I2C_Init>:
 *         in the I2C_InitTypeDef and initialize the associated handle.
 * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
 *                the configuration information for the specified I2C.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef * hi2c) {
 8004478:	b580      	push	{r7, lr}
 800447a:	b084      	sub	sp, #16
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
    uint32_t freqrange;
    uint32_t pclk1;

    /* Check the I2C handle allocation */
    if (hi2c == NULL) {
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d101      	bne.n	800448a <HAL_I2C_Init+0x12>
        return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e12b      	b.n	80046e2 <HAL_I2C_Init+0x26a>
    assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
    assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
    assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
    assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

    if (hi2c->State == HAL_I2C_STATE_RESET) {
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004490:	b2db      	uxtb	r3, r3
 8004492:	2b00      	cmp	r3, #0
 8004494:	d106      	bne.n	80044a4 <HAL_I2C_Init+0x2c>
        /* Allocate lock resource and initialize it */
        hi2c->Lock = HAL_UNLOCKED;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        /* Init the low level hardware : GPIO, CLOCK, NVIC */
        hi2c->MspInitCallback(hi2c);
#else
        /* Init the low level hardware : GPIO, CLOCK, NVIC */
        HAL_I2C_MspInit(hi2c);
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f7fd fc24 	bl	8001cec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }

    hi2c->State = HAL_I2C_STATE_BUSY;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2224      	movs	r2, #36	; 0x24
 80044a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f022 0201 	bic.w	r2, r2, #1
 80044ba:	601a      	str	r2, [r3, #0]

    /*Reset I2C*/
    hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80044ca:	601a      	str	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80044da:	601a      	str	r2, [r3, #0]

    /* Get PCLK1 frequency */
    pclk1 = HAL_RCC_GetPCLK1Freq();
 80044dc:	f002 fe38 	bl	8007150 <HAL_RCC_GetPCLK1Freq>
 80044e0:	60f8      	str	r0, [r7, #12]

    /* Check the minimum allowed PCLK1 frequency */
    if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U) {
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	4a81      	ldr	r2, [pc, #516]	; (80046ec <HAL_I2C_Init+0x274>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d807      	bhi.n	80044fc <HAL_I2C_Init+0x84>
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	4a80      	ldr	r2, [pc, #512]	; (80046f0 <HAL_I2C_Init+0x278>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	bf94      	ite	ls
 80044f4:	2301      	movls	r3, #1
 80044f6:	2300      	movhi	r3, #0
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	e006      	b.n	800450a <HAL_I2C_Init+0x92>
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	4a7d      	ldr	r2, [pc, #500]	; (80046f4 <HAL_I2C_Init+0x27c>)
 8004500:	4293      	cmp	r3, r2
 8004502:	bf94      	ite	ls
 8004504:	2301      	movls	r3, #1
 8004506:	2300      	movhi	r3, #0
 8004508:	b2db      	uxtb	r3, r3
 800450a:	2b00      	cmp	r3, #0
 800450c:	d001      	beq.n	8004512 <HAL_I2C_Init+0x9a>
        return HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	e0e7      	b.n	80046e2 <HAL_I2C_Init+0x26a>
    }

    /* Calculate frequency range */
    freqrange = I2C_FREQRANGE(pclk1);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	4a78      	ldr	r2, [pc, #480]	; (80046f8 <HAL_I2C_Init+0x280>)
 8004516:	fba2 2303 	umull	r2, r3, r2, r3
 800451a:	0c9b      	lsrs	r3, r3, #18
 800451c:	60bb      	str	r3, [r7, #8]

    /*---------------------------- I2Cx CR2 Configuration ----------------------*/
    /* Configure I2Cx: Frequency range */
    MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	68ba      	ldr	r2, [r7, #8]
 800452e:	430a      	orrs	r2, r1
 8004530:	605a      	str	r2, [r3, #4]

    /*---------------------------- I2Cx TRISE Configuration --------------------*/
    /* Configure I2Cx: Rise Time */
    MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	6a1b      	ldr	r3, [r3, #32]
 8004538:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	4a6a      	ldr	r2, [pc, #424]	; (80046ec <HAL_I2C_Init+0x274>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d802      	bhi.n	800454c <HAL_I2C_Init+0xd4>
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	3301      	adds	r3, #1
 800454a:	e009      	b.n	8004560 <HAL_I2C_Init+0xe8>
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004552:	fb02 f303 	mul.w	r3, r2, r3
 8004556:	4a69      	ldr	r2, [pc, #420]	; (80046fc <HAL_I2C_Init+0x284>)
 8004558:	fba2 2303 	umull	r2, r3, r2, r3
 800455c:	099b      	lsrs	r3, r3, #6
 800455e:	3301      	adds	r3, #1
 8004560:	687a      	ldr	r2, [r7, #4]
 8004562:	6812      	ldr	r2, [r2, #0]
 8004564:	430b      	orrs	r3, r1
 8004566:	6213      	str	r3, [r2, #32]

    /*---------------------------- I2Cx CCR Configuration ----------------------*/
    /* Configure I2Cx: Speed */
    MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	69db      	ldr	r3, [r3, #28]
 800456e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004572:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	495c      	ldr	r1, [pc, #368]	; (80046ec <HAL_I2C_Init+0x274>)
 800457c:	428b      	cmp	r3, r1
 800457e:	d819      	bhi.n	80045b4 <HAL_I2C_Init+0x13c>
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	1e59      	subs	r1, r3, #1
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	005b      	lsls	r3, r3, #1
 800458a:	fbb1 f3f3 	udiv	r3, r1, r3
 800458e:	1c59      	adds	r1, r3, #1
 8004590:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004594:	400b      	ands	r3, r1
 8004596:	2b00      	cmp	r3, #0
 8004598:	d00a      	beq.n	80045b0 <HAL_I2C_Init+0x138>
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	1e59      	subs	r1, r3, #1
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	005b      	lsls	r3, r3, #1
 80045a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80045a8:	3301      	adds	r3, #1
 80045aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045ae:	e051      	b.n	8004654 <HAL_I2C_Init+0x1dc>
 80045b0:	2304      	movs	r3, #4
 80045b2:	e04f      	b.n	8004654 <HAL_I2C_Init+0x1dc>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d111      	bne.n	80045e0 <HAL_I2C_Init+0x168>
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	1e58      	subs	r0, r3, #1
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6859      	ldr	r1, [r3, #4]
 80045c4:	460b      	mov	r3, r1
 80045c6:	005b      	lsls	r3, r3, #1
 80045c8:	440b      	add	r3, r1
 80045ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80045ce:	3301      	adds	r3, #1
 80045d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	bf0c      	ite	eq
 80045d8:	2301      	moveq	r3, #1
 80045da:	2300      	movne	r3, #0
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	e012      	b.n	8004606 <HAL_I2C_Init+0x18e>
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	1e58      	subs	r0, r3, #1
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6859      	ldr	r1, [r3, #4]
 80045e8:	460b      	mov	r3, r1
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	440b      	add	r3, r1
 80045ee:	0099      	lsls	r1, r3, #2
 80045f0:	440b      	add	r3, r1
 80045f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80045f6:	3301      	adds	r3, #1
 80045f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	bf0c      	ite	eq
 8004600:	2301      	moveq	r3, #1
 8004602:	2300      	movne	r3, #0
 8004604:	b2db      	uxtb	r3, r3
 8004606:	2b00      	cmp	r3, #0
 8004608:	d001      	beq.n	800460e <HAL_I2C_Init+0x196>
 800460a:	2301      	movs	r3, #1
 800460c:	e022      	b.n	8004654 <HAL_I2C_Init+0x1dc>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	689b      	ldr	r3, [r3, #8]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d10e      	bne.n	8004634 <HAL_I2C_Init+0x1bc>
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	1e58      	subs	r0, r3, #1
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6859      	ldr	r1, [r3, #4]
 800461e:	460b      	mov	r3, r1
 8004620:	005b      	lsls	r3, r3, #1
 8004622:	440b      	add	r3, r1
 8004624:	fbb0 f3f3 	udiv	r3, r0, r3
 8004628:	3301      	adds	r3, #1
 800462a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800462e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004632:	e00f      	b.n	8004654 <HAL_I2C_Init+0x1dc>
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	1e58      	subs	r0, r3, #1
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6859      	ldr	r1, [r3, #4]
 800463c:	460b      	mov	r3, r1
 800463e:	009b      	lsls	r3, r3, #2
 8004640:	440b      	add	r3, r1
 8004642:	0099      	lsls	r1, r3, #2
 8004644:	440b      	add	r3, r1
 8004646:	fbb0 f3f3 	udiv	r3, r0, r3
 800464a:	3301      	adds	r3, #1
 800464c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004650:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004654:	6879      	ldr	r1, [r7, #4]
 8004656:	6809      	ldr	r1, [r1, #0]
 8004658:	4313      	orrs	r3, r2
 800465a:	61cb      	str	r3, [r1, #28]

    /*---------------------------- I2Cx CR1 Configuration ----------------------*/
    /* Configure I2Cx: Generalcall and NoStretch mode */
    MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	69da      	ldr	r2, [r3, #28]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6a1b      	ldr	r3, [r3, #32]
 800466e:	431a      	orrs	r2, r3
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	430a      	orrs	r2, r1
 8004676:	601a      	str	r2, [r3, #0]

    /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
    /* Configure I2Cx: Own Address1 and addressing mode */
    MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	689b      	ldr	r3, [r3, #8]
 800467e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004682:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004686:	687a      	ldr	r2, [r7, #4]
 8004688:	6911      	ldr	r1, [r2, #16]
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	68d2      	ldr	r2, [r2, #12]
 800468e:	4311      	orrs	r1, r2
 8004690:	687a      	ldr	r2, [r7, #4]
 8004692:	6812      	ldr	r2, [r2, #0]
 8004694:	430b      	orrs	r3, r1
 8004696:	6093      	str	r3, [r2, #8]

    /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
    /* Configure I2Cx: Dual mode and Own Address2 */
    MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	68db      	ldr	r3, [r3, #12]
 800469e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	695a      	ldr	r2, [r3, #20]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	699b      	ldr	r3, [r3, #24]
 80046aa:	431a      	orrs	r2, r3
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	430a      	orrs	r2, r1
 80046b2:	60da      	str	r2, [r3, #12]

    /* Enable the selected I2C peripheral */
    __HAL_I2C_ENABLE(hi2c);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	681a      	ldr	r2, [r3, #0]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f042 0201 	orr.w	r2, r2, #1
 80046c2:	601a      	str	r2, [r3, #0]

    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2200      	movs	r2, #0
 80046c8:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2220      	movs	r2, #32
 80046ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2200      	movs	r2, #0
 80046dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3710      	adds	r7, #16
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	bf00      	nop
 80046ec:	000186a0 	.word	0x000186a0
 80046f0:	001e847f 	.word	0x001e847f
 80046f4:	003d08ff 	.word	0x003d08ff
 80046f8:	431bde83 	.word	0x431bde83
 80046fc:	10624dd3 	.word	0x10624dd3

08004700 <HAL_I2C_Mem_Write>:
 * @param  pData Pointer to data buffer
 * @param  Size Amount of data to be sent
 * @param  Timeout Timeout duration
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef * hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t * pData, uint16_t Size, uint32_t Timeout) {
 8004700:	b580      	push	{r7, lr}
 8004702:	b088      	sub	sp, #32
 8004704:	af02      	add	r7, sp, #8
 8004706:	60f8      	str	r0, [r7, #12]
 8004708:	4608      	mov	r0, r1
 800470a:	4611      	mov	r1, r2
 800470c:	461a      	mov	r2, r3
 800470e:	4603      	mov	r3, r0
 8004710:	817b      	strh	r3, [r7, #10]
 8004712:	460b      	mov	r3, r1
 8004714:	813b      	strh	r3, [r7, #8]
 8004716:	4613      	mov	r3, r2
 8004718:	80fb      	strh	r3, [r7, #6]
    /* Init tickstart for timeout management*/
    uint32_t tickstart = HAL_GetTick();
 800471a:	f7fe fe07 	bl	800332c <HAL_GetTick>
 800471e:	6178      	str	r0, [r7, #20]

    /* Check the parameters */
    assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

    if (hi2c->State == HAL_I2C_STATE_READY) {
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004726:	b2db      	uxtb	r3, r3
 8004728:	2b20      	cmp	r3, #32
 800472a:	f040 80d9 	bne.w	80048e0 <HAL_I2C_Mem_Write+0x1e0>
        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK) {
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	9300      	str	r3, [sp, #0]
 8004732:	2319      	movs	r3, #25
 8004734:	2201      	movs	r2, #1
 8004736:	496d      	ldr	r1, [pc, #436]	; (80048ec <HAL_I2C_Mem_Write+0x1ec>)
 8004738:	68f8      	ldr	r0, [r7, #12]
 800473a:	f000 fc7f 	bl	800503c <I2C_WaitOnFlagUntilTimeout>
 800473e:	4603      	mov	r3, r0
 8004740:	2b00      	cmp	r3, #0
 8004742:	d001      	beq.n	8004748 <HAL_I2C_Mem_Write+0x48>
            return HAL_BUSY;
 8004744:	2302      	movs	r3, #2
 8004746:	e0cc      	b.n	80048e2 <HAL_I2C_Mem_Write+0x1e2>
        }

        /* Process Locked */
        __HAL_LOCK(hi2c);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800474e:	2b01      	cmp	r3, #1
 8004750:	d101      	bne.n	8004756 <HAL_I2C_Mem_Write+0x56>
 8004752:	2302      	movs	r3, #2
 8004754:	e0c5      	b.n	80048e2 <HAL_I2C_Mem_Write+0x1e2>
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2201      	movs	r2, #1
 800475a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        /* Check if the I2C is already enabled */
        if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE) {
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f003 0301 	and.w	r3, r3, #1
 8004768:	2b01      	cmp	r3, #1
 800476a:	d007      	beq.n	800477c <HAL_I2C_Mem_Write+0x7c>
            /* Enable I2C peripheral */
            __HAL_I2C_ENABLE(hi2c);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f042 0201 	orr.w	r2, r2, #1
 800477a:	601a      	str	r2, [r3, #0]
        }

        /* Disable Pos */
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800478a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_BUSY_TX;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2221      	movs	r2, #33	; 0x21
 8004790:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_MEM;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2240      	movs	r2, #64	; 0x40
 8004798:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2200      	movs	r2, #0
 80047a0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Prepare transfer parameters */
        hi2c->pBuffPtr = pData;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	6a3a      	ldr	r2, [r7, #32]
 80047a6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount = Size;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80047ac:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize = hi2c->XferCount;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047b2:	b29a      	uxth	r2, r3
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	4a4d      	ldr	r2, [pc, #308]	; (80048f0 <HAL_I2C_Mem_Write+0x1f0>)
 80047bc:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK) {
 80047be:	88f8      	ldrh	r0, [r7, #6]
 80047c0:	893a      	ldrh	r2, [r7, #8]
 80047c2:	8979      	ldrh	r1, [r7, #10]
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	9301      	str	r3, [sp, #4]
 80047c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ca:	9300      	str	r3, [sp, #0]
 80047cc:	4603      	mov	r3, r0
 80047ce:	68f8      	ldr	r0, [r7, #12]
 80047d0:	f000 fab6 	bl	8004d40 <I2C_RequestMemoryWrite>
 80047d4:	4603      	mov	r3, r0
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d052      	beq.n	8004880 <HAL_I2C_Mem_Write+0x180>
            return HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	e081      	b.n	80048e2 <HAL_I2C_Mem_Write+0x1e2>
        }

        while (hi2c->XferSize > 0U) {
            /* Wait until TXE flag is set */
            if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) {
 80047de:	697a      	ldr	r2, [r7, #20]
 80047e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80047e2:	68f8      	ldr	r0, [r7, #12]
 80047e4:	f000 fd00 	bl	80051e8 <I2C_WaitOnTXEFlagUntilTimeout>
 80047e8:	4603      	mov	r3, r0
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d00d      	beq.n	800480a <HAL_I2C_Mem_Write+0x10a>
                if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f2:	2b04      	cmp	r3, #4
 80047f4:	d107      	bne.n	8004806 <HAL_I2C_Mem_Write+0x106>
                    /* Generate Stop */
                    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004804:	601a      	str	r2, [r3, #0]
                }
                return HAL_ERROR;
 8004806:	2301      	movs	r3, #1
 8004808:	e06b      	b.n	80048e2 <HAL_I2C_Mem_Write+0x1e2>
            }

            /* Write data to DR */
            hi2c->Instance->DR = *hi2c->pBuffPtr;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800480e:	781a      	ldrb	r2, [r3, #0]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	611a      	str	r2, [r3, #16]

            /* Increment Buffer pointer */
            hi2c->pBuffPtr++;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800481a:	1c5a      	adds	r2, r3, #1
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	625a      	str	r2, [r3, #36]	; 0x24

            /* Update counter */
            hi2c->XferSize--;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004824:	3b01      	subs	r3, #1
 8004826:	b29a      	uxth	r2, r3
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	851a      	strh	r2, [r3, #40]	; 0x28
            hi2c->XferCount--;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004830:	b29b      	uxth	r3, r3
 8004832:	3b01      	subs	r3, #1
 8004834:	b29a      	uxth	r2, r3
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	855a      	strh	r2, [r3, #42]	; 0x2a

            if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U)) {
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	695b      	ldr	r3, [r3, #20]
 8004840:	f003 0304 	and.w	r3, r3, #4
 8004844:	2b04      	cmp	r3, #4
 8004846:	d11b      	bne.n	8004880 <HAL_I2C_Mem_Write+0x180>
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800484c:	2b00      	cmp	r3, #0
 800484e:	d017      	beq.n	8004880 <HAL_I2C_Mem_Write+0x180>
                /* Write data to DR */
                hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004854:	781a      	ldrb	r2, [r3, #0]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	611a      	str	r2, [r3, #16]

                /* Increment Buffer pointer */
                hi2c->pBuffPtr++;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004860:	1c5a      	adds	r2, r3, #1
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	625a      	str	r2, [r3, #36]	; 0x24

                /* Update counter */
                hi2c->XferSize--;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800486a:	3b01      	subs	r3, #1
 800486c:	b29a      	uxth	r2, r3
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	851a      	strh	r2, [r3, #40]	; 0x28
                hi2c->XferCount--;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004876:	b29b      	uxth	r3, r3
 8004878:	3b01      	subs	r3, #1
 800487a:	b29a      	uxth	r2, r3
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	855a      	strh	r2, [r3, #42]	; 0x2a
        while (hi2c->XferSize > 0U) {
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004884:	2b00      	cmp	r3, #0
 8004886:	d1aa      	bne.n	80047de <HAL_I2C_Mem_Write+0xde>
            }
        }

        /* Wait until BTF flag is set */
        if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) {
 8004888:	697a      	ldr	r2, [r7, #20]
 800488a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800488c:	68f8      	ldr	r0, [r7, #12]
 800488e:	f000 fcec 	bl	800526a <I2C_WaitOnBTFFlagUntilTimeout>
 8004892:	4603      	mov	r3, r0
 8004894:	2b00      	cmp	r3, #0
 8004896:	d00d      	beq.n	80048b4 <HAL_I2C_Mem_Write+0x1b4>
            if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800489c:	2b04      	cmp	r3, #4
 800489e:	d107      	bne.n	80048b0 <HAL_I2C_Mem_Write+0x1b0>
                /* Generate Stop */
                SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048ae:	601a      	str	r2, [r3, #0]
            }
            return HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e016      	b.n	80048e2 <HAL_I2C_Mem_Write+0x1e2>
        }

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048c2:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2220      	movs	r2, #32
 80048c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	2200      	movs	r2, #0
 80048d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2200      	movs	r2, #0
 80048d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80048dc:	2300      	movs	r3, #0
 80048de:	e000      	b.n	80048e2 <HAL_I2C_Mem_Write+0x1e2>
    } else {
        return HAL_BUSY;
 80048e0:	2302      	movs	r3, #2
    }
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	3718      	adds	r7, #24
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}
 80048ea:	bf00      	nop
 80048ec:	00100002 	.word	0x00100002
 80048f0:	ffff0000 	.word	0xffff0000

080048f4 <HAL_I2C_Mem_Read>:
 * @param  pData Pointer to data buffer
 * @param  Size Amount of data to be sent
 * @param  Timeout Timeout duration
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef * hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t * pData, uint16_t Size, uint32_t Timeout) {
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b08c      	sub	sp, #48	; 0x30
 80048f8:	af02      	add	r7, sp, #8
 80048fa:	60f8      	str	r0, [r7, #12]
 80048fc:	4608      	mov	r0, r1
 80048fe:	4611      	mov	r1, r2
 8004900:	461a      	mov	r2, r3
 8004902:	4603      	mov	r3, r0
 8004904:	817b      	strh	r3, [r7, #10]
 8004906:	460b      	mov	r3, r1
 8004908:	813b      	strh	r3, [r7, #8]
 800490a:	4613      	mov	r3, r2
 800490c:	80fb      	strh	r3, [r7, #6]
    /* Init tickstart for timeout management*/
    uint32_t tickstart = HAL_GetTick();
 800490e:	f7fe fd0d 	bl	800332c <HAL_GetTick>
 8004912:	6278      	str	r0, [r7, #36]	; 0x24

    /* Check the parameters */
    assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

    if (hi2c->State == HAL_I2C_STATE_READY) {
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800491a:	b2db      	uxtb	r3, r3
 800491c:	2b20      	cmp	r3, #32
 800491e:	f040 8208 	bne.w	8004d32 <HAL_I2C_Mem_Read+0x43e>
        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK) {
 8004922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004924:	9300      	str	r3, [sp, #0]
 8004926:	2319      	movs	r3, #25
 8004928:	2201      	movs	r2, #1
 800492a:	497b      	ldr	r1, [pc, #492]	; (8004b18 <HAL_I2C_Mem_Read+0x224>)
 800492c:	68f8      	ldr	r0, [r7, #12]
 800492e:	f000 fb85 	bl	800503c <I2C_WaitOnFlagUntilTimeout>
 8004932:	4603      	mov	r3, r0
 8004934:	2b00      	cmp	r3, #0
 8004936:	d001      	beq.n	800493c <HAL_I2C_Mem_Read+0x48>
            return HAL_BUSY;
 8004938:	2302      	movs	r3, #2
 800493a:	e1fb      	b.n	8004d34 <HAL_I2C_Mem_Read+0x440>
        }

        /* Process Locked */
        __HAL_LOCK(hi2c);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004942:	2b01      	cmp	r3, #1
 8004944:	d101      	bne.n	800494a <HAL_I2C_Mem_Read+0x56>
 8004946:	2302      	movs	r3, #2
 8004948:	e1f4      	b.n	8004d34 <HAL_I2C_Mem_Read+0x440>
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2201      	movs	r2, #1
 800494e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        /* Check if the I2C is already enabled */
        if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE) {
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 0301 	and.w	r3, r3, #1
 800495c:	2b01      	cmp	r3, #1
 800495e:	d007      	beq.n	8004970 <HAL_I2C_Mem_Read+0x7c>
            /* Enable I2C peripheral */
            __HAL_I2C_ENABLE(hi2c);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f042 0201 	orr.w	r2, r2, #1
 800496e:	601a      	str	r2, [r3, #0]
        }

        /* Disable Pos */
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800497e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_BUSY_RX;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2222      	movs	r2, #34	; 0x22
 8004984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_MEM;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2240      	movs	r2, #64	; 0x40
 800498c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2200      	movs	r2, #0
 8004994:	641a      	str	r2, [r3, #64]	; 0x40

        /* Prepare transfer parameters */
        hi2c->pBuffPtr = pData;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800499a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount = Size;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80049a0:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize = hi2c->XferCount;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049a6:	b29a      	uxth	r2, r3
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	4a5b      	ldr	r2, [pc, #364]	; (8004b1c <HAL_I2C_Mem_Read+0x228>)
 80049b0:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK) {
 80049b2:	88f8      	ldrh	r0, [r7, #6]
 80049b4:	893a      	ldrh	r2, [r7, #8]
 80049b6:	8979      	ldrh	r1, [r7, #10]
 80049b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ba:	9301      	str	r3, [sp, #4]
 80049bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049be:	9300      	str	r3, [sp, #0]
 80049c0:	4603      	mov	r3, r0
 80049c2:	68f8      	ldr	r0, [r7, #12]
 80049c4:	f000 fa52 	bl	8004e6c <I2C_RequestMemoryRead>
 80049c8:	4603      	mov	r3, r0
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d001      	beq.n	80049d2 <HAL_I2C_Mem_Read+0xde>
            return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e1b0      	b.n	8004d34 <HAL_I2C_Mem_Read+0x440>
        }

        if (hi2c->XferSize == 0U) {
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d113      	bne.n	8004a02 <HAL_I2C_Mem_Read+0x10e>
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049da:	2300      	movs	r3, #0
 80049dc:	623b      	str	r3, [r7, #32]
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	695b      	ldr	r3, [r3, #20]
 80049e4:	623b      	str	r3, [r7, #32]
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	699b      	ldr	r3, [r3, #24]
 80049ec:	623b      	str	r3, [r7, #32]
 80049ee:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049fe:	601a      	str	r2, [r3, #0]
 8004a00:	e184      	b.n	8004d0c <HAL_I2C_Mem_Read+0x418>
        } else if (hi2c->XferSize == 1U) {
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d11b      	bne.n	8004a42 <HAL_I2C_Mem_Read+0x14e>
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a18:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	61fb      	str	r3, [r7, #28]
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	695b      	ldr	r3, [r3, #20]
 8004a24:	61fb      	str	r3, [r7, #28]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	699b      	ldr	r3, [r3, #24]
 8004a2c:	61fb      	str	r3, [r7, #28]
 8004a2e:	69fb      	ldr	r3, [r7, #28]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a3e:	601a      	str	r2, [r3, #0]
 8004a40:	e164      	b.n	8004d0c <HAL_I2C_Mem_Read+0x418>
        } else if (hi2c->XferSize == 2U) {
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a46:	2b02      	cmp	r3, #2
 8004a48:	d11b      	bne.n	8004a82 <HAL_I2C_Mem_Read+0x18e>
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a58:	601a      	str	r2, [r3, #0]

            /* Enable Pos */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a68:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	61bb      	str	r3, [r7, #24]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	695b      	ldr	r3, [r3, #20]
 8004a74:	61bb      	str	r3, [r7, #24]
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	699b      	ldr	r3, [r3, #24]
 8004a7c:	61bb      	str	r3, [r7, #24]
 8004a7e:	69bb      	ldr	r3, [r7, #24]
 8004a80:	e144      	b.n	8004d0c <HAL_I2C_Mem_Read+0x418>
        } else {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a82:	2300      	movs	r3, #0
 8004a84:	617b      	str	r3, [r7, #20]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	695b      	ldr	r3, [r3, #20]
 8004a8c:	617b      	str	r3, [r7, #20]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	699b      	ldr	r3, [r3, #24]
 8004a94:	617b      	str	r3, [r7, #20]
 8004a96:	697b      	ldr	r3, [r7, #20]
        }

        while (hi2c->XferSize > 0U) {
 8004a98:	e138      	b.n	8004d0c <HAL_I2C_Mem_Read+0x418>
            if (hi2c->XferSize <= 3U) {
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a9e:	2b03      	cmp	r3, #3
 8004aa0:	f200 80f1 	bhi.w	8004c86 <HAL_I2C_Mem_Read+0x392>
                /* One byte */
                if (hi2c->XferSize == 1U) {
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d123      	bne.n	8004af4 <HAL_I2C_Mem_Read+0x200>
                    /* Wait until RXNE flag is set */
                    if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) {
 8004aac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004aae:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004ab0:	68f8      	ldr	r0, [r7, #12]
 8004ab2:	f000 fc1b 	bl	80052ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d001      	beq.n	8004ac0 <HAL_I2C_Mem_Read+0x1cc>
                        return HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	e139      	b.n	8004d34 <HAL_I2C_Mem_Read+0x440>
                    }

                    /* Read data from DR */
                    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	691a      	ldr	r2, [r3, #16]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aca:	b2d2      	uxtb	r2, r2
 8004acc:	701a      	strb	r2, [r3, #0]

                    /* Increment Buffer pointer */
                    hi2c->pBuffPtr++;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad2:	1c5a      	adds	r2, r3, #1
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	625a      	str	r2, [r3, #36]	; 0x24

                    /* Update counter */
                    hi2c->XferSize--;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004adc:	3b01      	subs	r3, #1
 8004ade:	b29a      	uxth	r2, r3
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	851a      	strh	r2, [r3, #40]	; 0x28
                    hi2c->XferCount--;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ae8:	b29b      	uxth	r3, r3
 8004aea:	3b01      	subs	r3, #1
 8004aec:	b29a      	uxth	r2, r3
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004af2:	e10b      	b.n	8004d0c <HAL_I2C_Mem_Read+0x418>
                }
                /* Two bytes */
                else if (hi2c->XferSize == 2U) {
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004af8:	2b02      	cmp	r3, #2
 8004afa:	d14e      	bne.n	8004b9a <HAL_I2C_Mem_Read+0x2a6>
                    /* Wait until BTF flag is set */
                    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK) {
 8004afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004afe:	9300      	str	r3, [sp, #0]
 8004b00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b02:	2200      	movs	r2, #0
 8004b04:	4906      	ldr	r1, [pc, #24]	; (8004b20 <HAL_I2C_Mem_Read+0x22c>)
 8004b06:	68f8      	ldr	r0, [r7, #12]
 8004b08:	f000 fa98 	bl	800503c <I2C_WaitOnFlagUntilTimeout>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d008      	beq.n	8004b24 <HAL_I2C_Mem_Read+0x230>
                        return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e10e      	b.n	8004d34 <HAL_I2C_Mem_Read+0x440>
 8004b16:	bf00      	nop
 8004b18:	00100002 	.word	0x00100002
 8004b1c:	ffff0000 	.word	0xffff0000
 8004b20:	00010004 	.word	0x00010004
                    }

                    /* Generate Stop */
                    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b32:	601a      	str	r2, [r3, #0]

                    /* Read data from DR */
                    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	691a      	ldr	r2, [r3, #16]
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b3e:	b2d2      	uxtb	r2, r2
 8004b40:	701a      	strb	r2, [r3, #0]

                    /* Increment Buffer pointer */
                    hi2c->pBuffPtr++;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b46:	1c5a      	adds	r2, r3, #1
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	625a      	str	r2, [r3, #36]	; 0x24

                    /* Update counter */
                    hi2c->XferSize--;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b50:	3b01      	subs	r3, #1
 8004b52:	b29a      	uxth	r2, r3
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	851a      	strh	r2, [r3, #40]	; 0x28
                    hi2c->XferCount--;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b5c:	b29b      	uxth	r3, r3
 8004b5e:	3b01      	subs	r3, #1
 8004b60:	b29a      	uxth	r2, r3
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	855a      	strh	r2, [r3, #42]	; 0x2a

                    /* Read data from DR */
                    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	691a      	ldr	r2, [r3, #16]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b70:	b2d2      	uxtb	r2, r2
 8004b72:	701a      	strb	r2, [r3, #0]

                    /* Increment Buffer pointer */
                    hi2c->pBuffPtr++;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b78:	1c5a      	adds	r2, r3, #1
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	625a      	str	r2, [r3, #36]	; 0x24

                    /* Update counter */
                    hi2c->XferSize--;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b82:	3b01      	subs	r3, #1
 8004b84:	b29a      	uxth	r2, r3
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	851a      	strh	r2, [r3, #40]	; 0x28
                    hi2c->XferCount--;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b8e:	b29b      	uxth	r3, r3
 8004b90:	3b01      	subs	r3, #1
 8004b92:	b29a      	uxth	r2, r3
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004b98:	e0b8      	b.n	8004d0c <HAL_I2C_Mem_Read+0x418>
                }
                /* 3 Last bytes */
                else {
                    /* Wait until BTF flag is set */
                    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK) {
 8004b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b9c:	9300      	str	r3, [sp, #0]
 8004b9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	4966      	ldr	r1, [pc, #408]	; (8004d3c <HAL_I2C_Mem_Read+0x448>)
 8004ba4:	68f8      	ldr	r0, [r7, #12]
 8004ba6:	f000 fa49 	bl	800503c <I2C_WaitOnFlagUntilTimeout>
 8004baa:	4603      	mov	r3, r0
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d001      	beq.n	8004bb4 <HAL_I2C_Mem_Read+0x2c0>
                        return HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e0bf      	b.n	8004d34 <HAL_I2C_Mem_Read+0x440>
                    }

                    /* Disable Acknowledge */
                    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004bc2:	601a      	str	r2, [r3, #0]

                    /* Read data from DR */
                    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	691a      	ldr	r2, [r3, #16]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bce:	b2d2      	uxtb	r2, r2
 8004bd0:	701a      	strb	r2, [r3, #0]

                    /* Increment Buffer pointer */
                    hi2c->pBuffPtr++;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd6:	1c5a      	adds	r2, r3, #1
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	625a      	str	r2, [r3, #36]	; 0x24

                    /* Update counter */
                    hi2c->XferSize--;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004be0:	3b01      	subs	r3, #1
 8004be2:	b29a      	uxth	r2, r3
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	851a      	strh	r2, [r3, #40]	; 0x28
                    hi2c->XferCount--;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	3b01      	subs	r3, #1
 8004bf0:	b29a      	uxth	r2, r3
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	855a      	strh	r2, [r3, #42]	; 0x2a

                    /* Wait until BTF flag is set */
                    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK) {
 8004bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bf8:	9300      	str	r3, [sp, #0]
 8004bfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	494f      	ldr	r1, [pc, #316]	; (8004d3c <HAL_I2C_Mem_Read+0x448>)
 8004c00:	68f8      	ldr	r0, [r7, #12]
 8004c02:	f000 fa1b 	bl	800503c <I2C_WaitOnFlagUntilTimeout>
 8004c06:	4603      	mov	r3, r0
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d001      	beq.n	8004c10 <HAL_I2C_Mem_Read+0x31c>
                        return HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	e091      	b.n	8004d34 <HAL_I2C_Mem_Read+0x440>
                    }

                    /* Generate Stop */
                    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c1e:	601a      	str	r2, [r3, #0]

                    /* Read data from DR */
                    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	691a      	ldr	r2, [r3, #16]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c2a:	b2d2      	uxtb	r2, r2
 8004c2c:	701a      	strb	r2, [r3, #0]

                    /* Increment Buffer pointer */
                    hi2c->pBuffPtr++;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c32:	1c5a      	adds	r2, r3, #1
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	625a      	str	r2, [r3, #36]	; 0x24

                    /* Update counter */
                    hi2c->XferSize--;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c3c:	3b01      	subs	r3, #1
 8004c3e:	b29a      	uxth	r2, r3
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	851a      	strh	r2, [r3, #40]	; 0x28
                    hi2c->XferCount--;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c48:	b29b      	uxth	r3, r3
 8004c4a:	3b01      	subs	r3, #1
 8004c4c:	b29a      	uxth	r2, r3
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	855a      	strh	r2, [r3, #42]	; 0x2a

                    /* Read data from DR */
                    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	691a      	ldr	r2, [r3, #16]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c5c:	b2d2      	uxtb	r2, r2
 8004c5e:	701a      	strb	r2, [r3, #0]

                    /* Increment Buffer pointer */
                    hi2c->pBuffPtr++;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c64:	1c5a      	adds	r2, r3, #1
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	625a      	str	r2, [r3, #36]	; 0x24

                    /* Update counter */
                    hi2c->XferSize--;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c6e:	3b01      	subs	r3, #1
 8004c70:	b29a      	uxth	r2, r3
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	851a      	strh	r2, [r3, #40]	; 0x28
                    hi2c->XferCount--;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c7a:	b29b      	uxth	r3, r3
 8004c7c:	3b01      	subs	r3, #1
 8004c7e:	b29a      	uxth	r2, r3
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004c84:	e042      	b.n	8004d0c <HAL_I2C_Mem_Read+0x418>
                }
            } else {
                /* Wait until RXNE flag is set */
                if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) {
 8004c86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c88:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004c8a:	68f8      	ldr	r0, [r7, #12]
 8004c8c:	f000 fb2e 	bl	80052ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8004c90:	4603      	mov	r3, r0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d001      	beq.n	8004c9a <HAL_I2C_Mem_Read+0x3a6>
                    return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e04c      	b.n	8004d34 <HAL_I2C_Mem_Read+0x440>
                }

                /* Read data from DR */
                *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	691a      	ldr	r2, [r3, #16]
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca4:	b2d2      	uxtb	r2, r2
 8004ca6:	701a      	strb	r2, [r3, #0]

                /* Increment Buffer pointer */
                hi2c->pBuffPtr++;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cac:	1c5a      	adds	r2, r3, #1
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	625a      	str	r2, [r3, #36]	; 0x24

                /* Update counter */
                hi2c->XferSize--;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cb6:	3b01      	subs	r3, #1
 8004cb8:	b29a      	uxth	r2, r3
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	851a      	strh	r2, [r3, #40]	; 0x28
                hi2c->XferCount--;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cc2:	b29b      	uxth	r3, r3
 8004cc4:	3b01      	subs	r3, #1
 8004cc6:	b29a      	uxth	r2, r3
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	855a      	strh	r2, [r3, #42]	; 0x2a

                if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) {
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	695b      	ldr	r3, [r3, #20]
 8004cd2:	f003 0304 	and.w	r3, r3, #4
 8004cd6:	2b04      	cmp	r3, #4
 8004cd8:	d118      	bne.n	8004d0c <HAL_I2C_Mem_Read+0x418>
                    /* Read data from DR */
                    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	691a      	ldr	r2, [r3, #16]
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce4:	b2d2      	uxtb	r2, r2
 8004ce6:	701a      	strb	r2, [r3, #0]

                    /* Increment Buffer pointer */
                    hi2c->pBuffPtr++;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cec:	1c5a      	adds	r2, r3, #1
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	625a      	str	r2, [r3, #36]	; 0x24

                    /* Update counter */
                    hi2c->XferSize--;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cf6:	3b01      	subs	r3, #1
 8004cf8:	b29a      	uxth	r2, r3
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	851a      	strh	r2, [r3, #40]	; 0x28
                    hi2c->XferCount--;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d02:	b29b      	uxth	r3, r3
 8004d04:	3b01      	subs	r3, #1
 8004d06:	b29a      	uxth	r2, r3
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	855a      	strh	r2, [r3, #42]	; 0x2a
        while (hi2c->XferSize > 0U) {
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	f47f aec2 	bne.w	8004a9a <HAL_I2C_Mem_Read+0x1a6>
                }
            }
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2220      	movs	r2, #32
 8004d1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2200      	movs	r2, #0
 8004d22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	e000      	b.n	8004d34 <HAL_I2C_Mem_Read+0x440>
    } else {
        return HAL_BUSY;
 8004d32:	2302      	movs	r3, #2
    }
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	3728      	adds	r7, #40	; 0x28
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}
 8004d3c:	00010004 	.word	0x00010004

08004d40 <I2C_RequestMemoryWrite>:
 * @param  MemAddSize Size of internal memory address
 * @param  Timeout Timeout duration
 * @param  Tickstart Tick start value
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef * hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart) {
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b088      	sub	sp, #32
 8004d44:	af02      	add	r7, sp, #8
 8004d46:	60f8      	str	r0, [r7, #12]
 8004d48:	4608      	mov	r0, r1
 8004d4a:	4611      	mov	r1, r2
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	4603      	mov	r3, r0
 8004d50:	817b      	strh	r3, [r7, #10]
 8004d52:	460b      	mov	r3, r1
 8004d54:	813b      	strh	r3, [r7, #8]
 8004d56:	4613      	mov	r3, r2
 8004d58:	80fb      	strh	r3, [r7, #6]
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	681a      	ldr	r2, [r3, #0]
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d68:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK) {
 8004d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d6c:	9300      	str	r3, [sp, #0]
 8004d6e:	6a3b      	ldr	r3, [r7, #32]
 8004d70:	2200      	movs	r2, #0
 8004d72:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004d76:	68f8      	ldr	r0, [r7, #12]
 8004d78:	f000 f960 	bl	800503c <I2C_WaitOnFlagUntilTimeout>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d00d      	beq.n	8004d9e <I2C_RequestMemoryWrite+0x5e>
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START) {
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d90:	d103      	bne.n	8004d9a <I2C_RequestMemoryWrite+0x5a>
            hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d98:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	e05f      	b.n	8004e5e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004d9e:	897b      	ldrh	r3, [r7, #10]
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	461a      	mov	r2, r3
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004dac:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK) {
 8004dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004db0:	6a3a      	ldr	r2, [r7, #32]
 8004db2:	492d      	ldr	r1, [pc, #180]	; (8004e68 <I2C_RequestMemoryWrite+0x128>)
 8004db4:	68f8      	ldr	r0, [r7, #12]
 8004db6:	f000 f998 	bl	80050ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d001      	beq.n	8004dc4 <I2C_RequestMemoryWrite+0x84>
        return HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e04c      	b.n	8004e5e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	617b      	str	r3, [r7, #20]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	695b      	ldr	r3, [r3, #20]
 8004dce:	617b      	str	r3, [r7, #20]
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	699b      	ldr	r3, [r3, #24]
 8004dd6:	617b      	str	r3, [r7, #20]
 8004dd8:	697b      	ldr	r3, [r7, #20]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK) {
 8004dda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ddc:	6a39      	ldr	r1, [r7, #32]
 8004dde:	68f8      	ldr	r0, [r7, #12]
 8004de0:	f000 fa02 	bl	80051e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004de4:	4603      	mov	r3, r0
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d00d      	beq.n	8004e06 <I2C_RequestMemoryWrite+0xc6>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dee:	2b04      	cmp	r3, #4
 8004df0:	d107      	bne.n	8004e02 <I2C_RequestMemoryWrite+0xc2>
            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e00:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	e02b      	b.n	8004e5e <I2C_RequestMemoryWrite+0x11e>
    }

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT) {
 8004e06:	88fb      	ldrh	r3, [r7, #6]
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	d105      	bne.n	8004e18 <I2C_RequestMemoryWrite+0xd8>
        /* Send Memory Address */
        hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004e0c:	893b      	ldrh	r3, [r7, #8]
 8004e0e:	b2da      	uxtb	r2, r3
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	611a      	str	r2, [r3, #16]
 8004e16:	e021      	b.n	8004e5c <I2C_RequestMemoryWrite+0x11c>
    }
    /* If Memory address size is 16Bit */
    else {
        /* Send MSB of Memory Address */
        hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004e18:	893b      	ldrh	r3, [r7, #8]
 8004e1a:	0a1b      	lsrs	r3, r3, #8
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	b2da      	uxtb	r2, r3
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	611a      	str	r2, [r3, #16]

        /* Wait until TXE flag is set */
        if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK) {
 8004e26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e28:	6a39      	ldr	r1, [r7, #32]
 8004e2a:	68f8      	ldr	r0, [r7, #12]
 8004e2c:	f000 f9dc 	bl	80051e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e30:	4603      	mov	r3, r0
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d00d      	beq.n	8004e52 <I2C_RequestMemoryWrite+0x112>
            if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3a:	2b04      	cmp	r3, #4
 8004e3c:	d107      	bne.n	8004e4e <I2C_RequestMemoryWrite+0x10e>
                /* Generate Stop */
                SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e4c:	601a      	str	r2, [r3, #0]
            }
            return HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e005      	b.n	8004e5e <I2C_RequestMemoryWrite+0x11e>
        }

        /* Send LSB of Memory Address */
        hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004e52:	893b      	ldrh	r3, [r7, #8]
 8004e54:	b2da      	uxtb	r2, r3
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	611a      	str	r2, [r3, #16]
    }

    return HAL_OK;
 8004e5c:	2300      	movs	r3, #0
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3718      	adds	r7, #24
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}
 8004e66:	bf00      	nop
 8004e68:	00010002 	.word	0x00010002

08004e6c <I2C_RequestMemoryRead>:
 * @param  MemAddSize Size of internal memory address
 * @param  Timeout Timeout duration
 * @param  Tickstart Tick start value
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef * hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart) {
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b088      	sub	sp, #32
 8004e70:	af02      	add	r7, sp, #8
 8004e72:	60f8      	str	r0, [r7, #12]
 8004e74:	4608      	mov	r0, r1
 8004e76:	4611      	mov	r1, r2
 8004e78:	461a      	mov	r2, r3
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	817b      	strh	r3, [r7, #10]
 8004e7e:	460b      	mov	r3, r1
 8004e80:	813b      	strh	r3, [r7, #8]
 8004e82:	4613      	mov	r3, r2
 8004e84:	80fb      	strh	r3, [r7, #6]
    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004e94:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ea4:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK) {
 8004ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea8:	9300      	str	r3, [sp, #0]
 8004eaa:	6a3b      	ldr	r3, [r7, #32]
 8004eac:	2200      	movs	r2, #0
 8004eae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004eb2:	68f8      	ldr	r0, [r7, #12]
 8004eb4:	f000 f8c2 	bl	800503c <I2C_WaitOnFlagUntilTimeout>
 8004eb8:	4603      	mov	r3, r0
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d00d      	beq.n	8004eda <I2C_RequestMemoryRead+0x6e>
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START) {
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ec8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ecc:	d103      	bne.n	8004ed6 <I2C_RequestMemoryRead+0x6a>
            hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ed4:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8004ed6:	2303      	movs	r3, #3
 8004ed8:	e0aa      	b.n	8005030 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004eda:	897b      	ldrh	r3, [r7, #10]
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	461a      	mov	r2, r3
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004ee8:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK) {
 8004eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eec:	6a3a      	ldr	r2, [r7, #32]
 8004eee:	4952      	ldr	r1, [pc, #328]	; (8005038 <I2C_RequestMemoryRead+0x1cc>)
 8004ef0:	68f8      	ldr	r0, [r7, #12]
 8004ef2:	f000 f8fa 	bl	80050ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d001      	beq.n	8004f00 <I2C_RequestMemoryRead+0x94>
        return HAL_ERROR;
 8004efc:	2301      	movs	r3, #1
 8004efe:	e097      	b.n	8005030 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f00:	2300      	movs	r3, #0
 8004f02:	617b      	str	r3, [r7, #20]
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	695b      	ldr	r3, [r3, #20]
 8004f0a:	617b      	str	r3, [r7, #20]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	699b      	ldr	r3, [r3, #24]
 8004f12:	617b      	str	r3, [r7, #20]
 8004f14:	697b      	ldr	r3, [r7, #20]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK) {
 8004f16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f18:	6a39      	ldr	r1, [r7, #32]
 8004f1a:	68f8      	ldr	r0, [r7, #12]
 8004f1c:	f000 f964 	bl	80051e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004f20:	4603      	mov	r3, r0
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d00d      	beq.n	8004f42 <I2C_RequestMemoryRead+0xd6>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f2a:	2b04      	cmp	r3, #4
 8004f2c:	d107      	bne.n	8004f3e <I2C_RequestMemoryRead+0xd2>
            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f3c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e076      	b.n	8005030 <I2C_RequestMemoryRead+0x1c4>
    }

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT) {
 8004f42:	88fb      	ldrh	r3, [r7, #6]
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	d105      	bne.n	8004f54 <I2C_RequestMemoryRead+0xe8>
        /* Send Memory Address */
        hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004f48:	893b      	ldrh	r3, [r7, #8]
 8004f4a:	b2da      	uxtb	r2, r3
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	611a      	str	r2, [r3, #16]
 8004f52:	e021      	b.n	8004f98 <I2C_RequestMemoryRead+0x12c>
    }
    /* If Memory address size is 16Bit */
    else {
        /* Send MSB of Memory Address */
        hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004f54:	893b      	ldrh	r3, [r7, #8]
 8004f56:	0a1b      	lsrs	r3, r3, #8
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	b2da      	uxtb	r2, r3
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	611a      	str	r2, [r3, #16]

        /* Wait until TXE flag is set */
        if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK) {
 8004f62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f64:	6a39      	ldr	r1, [r7, #32]
 8004f66:	68f8      	ldr	r0, [r7, #12]
 8004f68:	f000 f93e 	bl	80051e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d00d      	beq.n	8004f8e <I2C_RequestMemoryRead+0x122>
            if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f76:	2b04      	cmp	r3, #4
 8004f78:	d107      	bne.n	8004f8a <I2C_RequestMemoryRead+0x11e>
                /* Generate Stop */
                SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f88:	601a      	str	r2, [r3, #0]
            }
            return HAL_ERROR;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	e050      	b.n	8005030 <I2C_RequestMemoryRead+0x1c4>
        }

        /* Send LSB of Memory Address */
        hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004f8e:	893b      	ldrh	r3, [r7, #8]
 8004f90:	b2da      	uxtb	r2, r3
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	611a      	str	r2, [r3, #16]
    }

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK) {
 8004f98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f9a:	6a39      	ldr	r1, [r7, #32]
 8004f9c:	68f8      	ldr	r0, [r7, #12]
 8004f9e:	f000 f923 	bl	80051e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d00d      	beq.n	8004fc4 <I2C_RequestMemoryRead+0x158>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fac:	2b04      	cmp	r3, #4
 8004fae:	d107      	bne.n	8004fc0 <I2C_RequestMemoryRead+0x154>
            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fbe:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e035      	b.n	8005030 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004fd2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK) {
 8004fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fd6:	9300      	str	r3, [sp, #0]
 8004fd8:	6a3b      	ldr	r3, [r7, #32]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004fe0:	68f8      	ldr	r0, [r7, #12]
 8004fe2:	f000 f82b 	bl	800503c <I2C_WaitOnFlagUntilTimeout>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d00d      	beq.n	8005008 <I2C_RequestMemoryRead+0x19c>
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START) {
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ff6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ffa:	d103      	bne.n	8005004 <I2C_RequestMemoryRead+0x198>
            hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005002:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8005004:	2303      	movs	r3, #3
 8005006:	e013      	b.n	8005030 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005008:	897b      	ldrh	r3, [r7, #10]
 800500a:	b2db      	uxtb	r3, r3
 800500c:	f043 0301 	orr.w	r3, r3, #1
 8005010:	b2da      	uxtb	r2, r3
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK) {
 8005018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800501a:	6a3a      	ldr	r2, [r7, #32]
 800501c:	4906      	ldr	r1, [pc, #24]	; (8005038 <I2C_RequestMemoryRead+0x1cc>)
 800501e:	68f8      	ldr	r0, [r7, #12]
 8005020:	f000 f863 	bl	80050ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005024:	4603      	mov	r3, r0
 8005026:	2b00      	cmp	r3, #0
 8005028:	d001      	beq.n	800502e <I2C_RequestMemoryRead+0x1c2>
        return HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	e000      	b.n	8005030 <I2C_RequestMemoryRead+0x1c4>
    }

    return HAL_OK;
 800502e:	2300      	movs	r3, #0
}
 8005030:	4618      	mov	r0, r3
 8005032:	3718      	adds	r7, #24
 8005034:	46bd      	mov	sp, r7
 8005036:	bd80      	pop	{r7, pc}
 8005038:	00010002 	.word	0x00010002

0800503c <I2C_WaitOnFlagUntilTimeout>:
 * @param  Status The new Flag status (SET or RESET).
 * @param  Timeout Timeout duration
 * @param  Tickstart Tick start value
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef * hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart) {
 800503c:	b580      	push	{r7, lr}
 800503e:	b084      	sub	sp, #16
 8005040:	af00      	add	r7, sp, #0
 8005042:	60f8      	str	r0, [r7, #12]
 8005044:	60b9      	str	r1, [r7, #8]
 8005046:	603b      	str	r3, [r7, #0]
 8005048:	4613      	mov	r3, r2
 800504a:	71fb      	strb	r3, [r7, #7]
    /* Wait until flag is set */
    while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status) {
 800504c:	e025      	b.n	800509a <I2C_WaitOnFlagUntilTimeout+0x5e>
        /* Check for the Timeout */
        if (Timeout != HAL_MAX_DELAY) {
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005054:	d021      	beq.n	800509a <I2C_WaitOnFlagUntilTimeout+0x5e>
            if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) {
 8005056:	f7fe f969 	bl	800332c <HAL_GetTick>
 800505a:	4602      	mov	r2, r0
 800505c:	69bb      	ldr	r3, [r7, #24]
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	683a      	ldr	r2, [r7, #0]
 8005062:	429a      	cmp	r2, r3
 8005064:	d302      	bcc.n	800506c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d116      	bne.n	800509a <I2C_WaitOnFlagUntilTimeout+0x5e>
                hi2c->PreviousState = I2C_STATE_NONE;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2200      	movs	r2, #0
 8005070:	631a      	str	r2, [r3, #48]	; 0x30
                hi2c->State = HAL_I2C_STATE_READY;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	2220      	movs	r2, #32
 8005076:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
                hi2c->Mode = HAL_I2C_MODE_NONE;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2200      	movs	r2, #0
 800507e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
                hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005086:	f043 0220 	orr.w	r2, r3, #32
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	641a      	str	r2, [r3, #64]	; 0x40

                /* Process Unlocked */
                __HAL_UNLOCK(hi2c);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2200      	movs	r2, #0
 8005092:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

                return HAL_ERROR;
 8005096:	2301      	movs	r3, #1
 8005098:	e023      	b.n	80050e2 <I2C_WaitOnFlagUntilTimeout+0xa6>
    while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status) {
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	0c1b      	lsrs	r3, r3, #16
 800509e:	b2db      	uxtb	r3, r3
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	d10d      	bne.n	80050c0 <I2C_WaitOnFlagUntilTimeout+0x84>
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	695b      	ldr	r3, [r3, #20]
 80050aa:	43da      	mvns	r2, r3
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	4013      	ands	r3, r2
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	bf0c      	ite	eq
 80050b6:	2301      	moveq	r3, #1
 80050b8:	2300      	movne	r3, #0
 80050ba:	b2db      	uxtb	r3, r3
 80050bc:	461a      	mov	r2, r3
 80050be:	e00c      	b.n	80050da <I2C_WaitOnFlagUntilTimeout+0x9e>
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	699b      	ldr	r3, [r3, #24]
 80050c6:	43da      	mvns	r2, r3
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	4013      	ands	r3, r2
 80050cc:	b29b      	uxth	r3, r3
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	bf0c      	ite	eq
 80050d2:	2301      	moveq	r3, #1
 80050d4:	2300      	movne	r3, #0
 80050d6:	b2db      	uxtb	r3, r3
 80050d8:	461a      	mov	r2, r3
 80050da:	79fb      	ldrb	r3, [r7, #7]
 80050dc:	429a      	cmp	r2, r3
 80050de:	d0b6      	beq.n	800504e <I2C_WaitOnFlagUntilTimeout+0x12>
            }
        }
    }
    return HAL_OK;
 80050e0:	2300      	movs	r3, #0
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3710      	adds	r7, #16
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}

080050ea <I2C_WaitOnMasterAddressFlagUntilTimeout>:
 * @param  Flag specifies the I2C flag to check.
 * @param  Timeout Timeout duration
 * @param  Tickstart Tick start value
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef * hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart) {
 80050ea:	b580      	push	{r7, lr}
 80050ec:	b084      	sub	sp, #16
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	60f8      	str	r0, [r7, #12]
 80050f2:	60b9      	str	r1, [r7, #8]
 80050f4:	607a      	str	r2, [r7, #4]
 80050f6:	603b      	str	r3, [r7, #0]
    while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) {
 80050f8:	e051      	b.n	800519e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET) {
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	695b      	ldr	r3, [r3, #20]
 8005100:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005104:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005108:	d123      	bne.n	8005152 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005118:	601a      	str	r2, [r3, #0]

            /* Clear AF Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005122:	615a      	str	r2, [r3, #20]

            hi2c->PreviousState = I2C_STATE_NONE;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2200      	movs	r2, #0
 8005128:	631a      	str	r2, [r3, #48]	; 0x30
            hi2c->State = HAL_I2C_STATE_READY;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2220      	movs	r2, #32
 800512e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
            hi2c->Mode = HAL_I2C_MODE_NONE;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2200      	movs	r2, #0
 8005136:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
            hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800513e:	f043 0204 	orr.w	r2, r3, #4
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	641a      	str	r2, [r3, #64]	; 0x40

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2200      	movs	r2, #0
 800514a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e046      	b.n	80051e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
        }

        /* Check for the Timeout */
        if (Timeout != HAL_MAX_DELAY) {
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005158:	d021      	beq.n	800519e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
            if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) {
 800515a:	f7fe f8e7 	bl	800332c <HAL_GetTick>
 800515e:	4602      	mov	r2, r0
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	1ad3      	subs	r3, r2, r3
 8005164:	687a      	ldr	r2, [r7, #4]
 8005166:	429a      	cmp	r2, r3
 8005168:	d302      	bcc.n	8005170 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d116      	bne.n	800519e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
                hi2c->PreviousState = I2C_STATE_NONE;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2200      	movs	r2, #0
 8005174:	631a      	str	r2, [r3, #48]	; 0x30
                hi2c->State = HAL_I2C_STATE_READY;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2220      	movs	r2, #32
 800517a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
                hi2c->Mode = HAL_I2C_MODE_NONE;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2200      	movs	r2, #0
 8005182:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
                hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800518a:	f043 0220 	orr.w	r2, r3, #32
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	641a      	str	r2, [r3, #64]	; 0x40

                /* Process Unlocked */
                __HAL_UNLOCK(hi2c);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2200      	movs	r2, #0
 8005196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

                return HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	e020      	b.n	80051e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) {
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	0c1b      	lsrs	r3, r3, #16
 80051a2:	b2db      	uxtb	r3, r3
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d10c      	bne.n	80051c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	695b      	ldr	r3, [r3, #20]
 80051ae:	43da      	mvns	r2, r3
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	4013      	ands	r3, r2
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	bf14      	ite	ne
 80051ba:	2301      	movne	r3, #1
 80051bc:	2300      	moveq	r3, #0
 80051be:	b2db      	uxtb	r3, r3
 80051c0:	e00b      	b.n	80051da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	699b      	ldr	r3, [r3, #24]
 80051c8:	43da      	mvns	r2, r3
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	4013      	ands	r3, r2
 80051ce:	b29b      	uxth	r3, r3
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	bf14      	ite	ne
 80051d4:	2301      	movne	r3, #1
 80051d6:	2300      	moveq	r3, #0
 80051d8:	b2db      	uxtb	r3, r3
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d18d      	bne.n	80050fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
            }
        }
    }
    return HAL_OK;
 80051de:	2300      	movs	r3, #0
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3710      	adds	r7, #16
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}

080051e8 <I2C_WaitOnTXEFlagUntilTimeout>:
 *                the configuration information for the specified I2C.
 * @param  Timeout Timeout duration
 * @param  Tickstart Tick start value
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef * hi2c, uint32_t Timeout, uint32_t Tickstart) {
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b084      	sub	sp, #16
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	60f8      	str	r0, [r7, #12]
 80051f0:	60b9      	str	r1, [r7, #8]
 80051f2:	607a      	str	r2, [r7, #4]
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET) {
 80051f4:	e02d      	b.n	8005252 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
        /* Check if a NACK is detected */
        if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK) {
 80051f6:	68f8      	ldr	r0, [r7, #12]
 80051f8:	f000 f8ce 	bl	8005398 <I2C_IsAcknowledgeFailed>
 80051fc:	4603      	mov	r3, r0
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d001      	beq.n	8005206 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
            return HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	e02d      	b.n	8005262 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
        }

        /* Check for the Timeout */
        if (Timeout != HAL_MAX_DELAY) {
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800520c:	d021      	beq.n	8005252 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
            if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) {
 800520e:	f7fe f88d 	bl	800332c <HAL_GetTick>
 8005212:	4602      	mov	r2, r0
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	1ad3      	subs	r3, r2, r3
 8005218:	68ba      	ldr	r2, [r7, #8]
 800521a:	429a      	cmp	r2, r3
 800521c:	d302      	bcc.n	8005224 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d116      	bne.n	8005252 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
                hi2c->PreviousState = I2C_STATE_NONE;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2200      	movs	r2, #0
 8005228:	631a      	str	r2, [r3, #48]	; 0x30
                hi2c->State = HAL_I2C_STATE_READY;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2220      	movs	r2, #32
 800522e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
                hi2c->Mode = HAL_I2C_MODE_NONE;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2200      	movs	r2, #0
 8005236:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
                hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800523e:	f043 0220 	orr.w	r2, r3, #32
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	641a      	str	r2, [r3, #64]	; 0x40

                /* Process Unlocked */
                __HAL_UNLOCK(hi2c);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2200      	movs	r2, #0
 800524a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

                return HAL_ERROR;
 800524e:	2301      	movs	r3, #1
 8005250:	e007      	b.n	8005262 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET) {
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	695b      	ldr	r3, [r3, #20]
 8005258:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800525c:	2b80      	cmp	r3, #128	; 0x80
 800525e:	d1ca      	bne.n	80051f6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
            }
        }
    }
    return HAL_OK;
 8005260:	2300      	movs	r3, #0
}
 8005262:	4618      	mov	r0, r3
 8005264:	3710      	adds	r7, #16
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}

0800526a <I2C_WaitOnBTFFlagUntilTimeout>:
 *                the configuration information for the specified I2C.
 * @param  Timeout Timeout duration
 * @param  Tickstart Tick start value
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef * hi2c, uint32_t Timeout, uint32_t Tickstart) {
 800526a:	b580      	push	{r7, lr}
 800526c:	b084      	sub	sp, #16
 800526e:	af00      	add	r7, sp, #0
 8005270:	60f8      	str	r0, [r7, #12]
 8005272:	60b9      	str	r1, [r7, #8]
 8005274:	607a      	str	r2, [r7, #4]
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET) {
 8005276:	e02d      	b.n	80052d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
        /* Check if a NACK is detected */
        if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK) {
 8005278:	68f8      	ldr	r0, [r7, #12]
 800527a:	f000 f88d 	bl	8005398 <I2C_IsAcknowledgeFailed>
 800527e:	4603      	mov	r3, r0
 8005280:	2b00      	cmp	r3, #0
 8005282:	d001      	beq.n	8005288 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
            return HAL_ERROR;
 8005284:	2301      	movs	r3, #1
 8005286:	e02d      	b.n	80052e4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
        }

        /* Check for the Timeout */
        if (Timeout != HAL_MAX_DELAY) {
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800528e:	d021      	beq.n	80052d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
            if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) {
 8005290:	f7fe f84c 	bl	800332c <HAL_GetTick>
 8005294:	4602      	mov	r2, r0
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	1ad3      	subs	r3, r2, r3
 800529a:	68ba      	ldr	r2, [r7, #8]
 800529c:	429a      	cmp	r2, r3
 800529e:	d302      	bcc.n	80052a6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d116      	bne.n	80052d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
                hi2c->PreviousState = I2C_STATE_NONE;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2200      	movs	r2, #0
 80052aa:	631a      	str	r2, [r3, #48]	; 0x30
                hi2c->State = HAL_I2C_STATE_READY;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2220      	movs	r2, #32
 80052b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
                hi2c->Mode = HAL_I2C_MODE_NONE;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2200      	movs	r2, #0
 80052b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
                hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052c0:	f043 0220 	orr.w	r2, r3, #32
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	641a      	str	r2, [r3, #64]	; 0x40

                /* Process Unlocked */
                __HAL_UNLOCK(hi2c);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2200      	movs	r2, #0
 80052cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

                return HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e007      	b.n	80052e4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET) {
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	695b      	ldr	r3, [r3, #20]
 80052da:	f003 0304 	and.w	r3, r3, #4
 80052de:	2b04      	cmp	r3, #4
 80052e0:	d1ca      	bne.n	8005278 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
            }
        }
    }
    return HAL_OK;
 80052e2:	2300      	movs	r3, #0
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	3710      	adds	r7, #16
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bd80      	pop	{r7, pc}

080052ec <I2C_WaitOnRXNEFlagUntilTimeout>:
 *                the configuration information for the specified I2C.
 * @param  Timeout Timeout duration
 * @param  Tickstart Tick start value
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef * hi2c, uint32_t Timeout, uint32_t Tickstart) {
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b084      	sub	sp, #16
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	60f8      	str	r0, [r7, #12]
 80052f4:	60b9      	str	r1, [r7, #8]
 80052f6:	607a      	str	r2, [r7, #4]

    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) {
 80052f8:	e042      	b.n	8005380 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
        /* Check if a STOPF is detected */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) {
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	695b      	ldr	r3, [r3, #20]
 8005300:	f003 0310 	and.w	r3, r3, #16
 8005304:	2b10      	cmp	r3, #16
 8005306:	d119      	bne.n	800533c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f06f 0210 	mvn.w	r2, #16
 8005310:	615a      	str	r2, [r3, #20]

            hi2c->PreviousState = I2C_STATE_NONE;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	2200      	movs	r2, #0
 8005316:	631a      	str	r2, [r3, #48]	; 0x30
            hi2c->State = HAL_I2C_STATE_READY;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2220      	movs	r2, #32
 800531c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
            hi2c->Mode = HAL_I2C_MODE_NONE;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2200      	movs	r2, #0
 8005324:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
            hi2c->ErrorCode |= HAL_I2C_ERROR_NONE;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	641a      	str	r2, [r3, #64]	; 0x40

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2200      	movs	r2, #0
 8005334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            return HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	e029      	b.n	8005390 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
        }

        /* Check for the Timeout */
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) {
 800533c:	f7fd fff6 	bl	800332c <HAL_GetTick>
 8005340:	4602      	mov	r2, r0
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	1ad3      	subs	r3, r2, r3
 8005346:	68ba      	ldr	r2, [r7, #8]
 8005348:	429a      	cmp	r2, r3
 800534a:	d302      	bcc.n	8005352 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d116      	bne.n	8005380 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
            hi2c->PreviousState = I2C_STATE_NONE;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2200      	movs	r2, #0
 8005356:	631a      	str	r2, [r3, #48]	; 0x30
            hi2c->State = HAL_I2C_STATE_READY;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2220      	movs	r2, #32
 800535c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
            hi2c->Mode = HAL_I2C_MODE_NONE;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2200      	movs	r2, #0
 8005364:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800536c:	f043 0220 	orr.w	r2, r3, #32
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	641a      	str	r2, [r3, #64]	; 0x40

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2200      	movs	r2, #0
 8005378:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            return HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	e007      	b.n	8005390 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) {
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	695b      	ldr	r3, [r3, #20]
 8005386:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800538a:	2b40      	cmp	r3, #64	; 0x40
 800538c:	d1b5      	bne.n	80052fa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
        }
    }
    return HAL_OK;
 800538e:	2300      	movs	r3, #0
}
 8005390:	4618      	mov	r0, r3
 8005392:	3710      	adds	r7, #16
 8005394:	46bd      	mov	sp, r7
 8005396:	bd80      	pop	{r7, pc}

08005398 <I2C_IsAcknowledgeFailed>:
 * @brief  This function handles Acknowledge failed detection during an I2C Communication.
 * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
 *                the configuration information for the specified I2C.
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef * hi2c) {
 8005398:	b480      	push	{r7}
 800539a:	b083      	sub	sp, #12
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET) {
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	695b      	ldr	r3, [r3, #20]
 80053a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053ae:	d11b      	bne.n	80053e8 <I2C_IsAcknowledgeFailed+0x50>
        /* Clear NACKF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80053b8:	615a      	str	r2, [r3, #20]

        hi2c->PreviousState = I2C_STATE_NONE;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2220      	movs	r2, #32
 80053c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2200      	movs	r2, #0
 80053cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053d4:	f043 0204 	orr.w	r2, r3, #4
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2200      	movs	r2, #0
 80053e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	e000      	b.n	80053ea <I2C_IsAcknowledgeFailed+0x52>
    }
    return HAL_OK;
 80053e8:	2300      	movs	r3, #0
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	370c      	adds	r7, #12
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr

080053f6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80053f6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053f8:	b08f      	sub	sp, #60	; 0x3c
 80053fa:	af0a      	add	r7, sp, #40	; 0x28
 80053fc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d101      	bne.n	8005408 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005404:	2301      	movs	r3, #1
 8005406:	e10f      	b.n	8005628 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8005414:	b2db      	uxtb	r3, r3
 8005416:	2b00      	cmp	r3, #0
 8005418:	d106      	bne.n	8005428 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2200      	movs	r2, #0
 800541e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	f009 fb22 	bl	800ea6c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2203      	movs	r2, #3
 800542c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005434:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005438:	2b00      	cmp	r3, #0
 800543a:	d102      	bne.n	8005442 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2200      	movs	r2, #0
 8005440:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4618      	mov	r0, r3
 8005448:	f003 f95f 	bl	800870a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	603b      	str	r3, [r7, #0]
 8005452:	687e      	ldr	r6, [r7, #4]
 8005454:	466d      	mov	r5, sp
 8005456:	f106 0410 	add.w	r4, r6, #16
 800545a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800545c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800545e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005460:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005462:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005466:	e885 0003 	stmia.w	r5, {r0, r1}
 800546a:	1d33      	adds	r3, r6, #4
 800546c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800546e:	6838      	ldr	r0, [r7, #0]
 8005470:	f003 f836 	bl	80084e0 <USB_CoreInit>
 8005474:	4603      	mov	r3, r0
 8005476:	2b00      	cmp	r3, #0
 8005478:	d005      	beq.n	8005486 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2202      	movs	r2, #2
 800547e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e0d0      	b.n	8005628 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	2100      	movs	r1, #0
 800548c:	4618      	mov	r0, r3
 800548e:	f003 f94d 	bl	800872c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005492:	2300      	movs	r3, #0
 8005494:	73fb      	strb	r3, [r7, #15]
 8005496:	e04a      	b.n	800552e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005498:	7bfa      	ldrb	r2, [r7, #15]
 800549a:	6879      	ldr	r1, [r7, #4]
 800549c:	4613      	mov	r3, r2
 800549e:	00db      	lsls	r3, r3, #3
 80054a0:	4413      	add	r3, r2
 80054a2:	009b      	lsls	r3, r3, #2
 80054a4:	440b      	add	r3, r1
 80054a6:	333d      	adds	r3, #61	; 0x3d
 80054a8:	2201      	movs	r2, #1
 80054aa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80054ac:	7bfa      	ldrb	r2, [r7, #15]
 80054ae:	6879      	ldr	r1, [r7, #4]
 80054b0:	4613      	mov	r3, r2
 80054b2:	00db      	lsls	r3, r3, #3
 80054b4:	4413      	add	r3, r2
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	440b      	add	r3, r1
 80054ba:	333c      	adds	r3, #60	; 0x3c
 80054bc:	7bfa      	ldrb	r2, [r7, #15]
 80054be:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80054c0:	7bfa      	ldrb	r2, [r7, #15]
 80054c2:	7bfb      	ldrb	r3, [r7, #15]
 80054c4:	b298      	uxth	r0, r3
 80054c6:	6879      	ldr	r1, [r7, #4]
 80054c8:	4613      	mov	r3, r2
 80054ca:	00db      	lsls	r3, r3, #3
 80054cc:	4413      	add	r3, r2
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	440b      	add	r3, r1
 80054d2:	3344      	adds	r3, #68	; 0x44
 80054d4:	4602      	mov	r2, r0
 80054d6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80054d8:	7bfa      	ldrb	r2, [r7, #15]
 80054da:	6879      	ldr	r1, [r7, #4]
 80054dc:	4613      	mov	r3, r2
 80054de:	00db      	lsls	r3, r3, #3
 80054e0:	4413      	add	r3, r2
 80054e2:	009b      	lsls	r3, r3, #2
 80054e4:	440b      	add	r3, r1
 80054e6:	3340      	adds	r3, #64	; 0x40
 80054e8:	2200      	movs	r2, #0
 80054ea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80054ec:	7bfa      	ldrb	r2, [r7, #15]
 80054ee:	6879      	ldr	r1, [r7, #4]
 80054f0:	4613      	mov	r3, r2
 80054f2:	00db      	lsls	r3, r3, #3
 80054f4:	4413      	add	r3, r2
 80054f6:	009b      	lsls	r3, r3, #2
 80054f8:	440b      	add	r3, r1
 80054fa:	3348      	adds	r3, #72	; 0x48
 80054fc:	2200      	movs	r2, #0
 80054fe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005500:	7bfa      	ldrb	r2, [r7, #15]
 8005502:	6879      	ldr	r1, [r7, #4]
 8005504:	4613      	mov	r3, r2
 8005506:	00db      	lsls	r3, r3, #3
 8005508:	4413      	add	r3, r2
 800550a:	009b      	lsls	r3, r3, #2
 800550c:	440b      	add	r3, r1
 800550e:	334c      	adds	r3, #76	; 0x4c
 8005510:	2200      	movs	r2, #0
 8005512:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005514:	7bfa      	ldrb	r2, [r7, #15]
 8005516:	6879      	ldr	r1, [r7, #4]
 8005518:	4613      	mov	r3, r2
 800551a:	00db      	lsls	r3, r3, #3
 800551c:	4413      	add	r3, r2
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	440b      	add	r3, r1
 8005522:	3354      	adds	r3, #84	; 0x54
 8005524:	2200      	movs	r2, #0
 8005526:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005528:	7bfb      	ldrb	r3, [r7, #15]
 800552a:	3301      	adds	r3, #1
 800552c:	73fb      	strb	r3, [r7, #15]
 800552e:	7bfa      	ldrb	r2, [r7, #15]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	429a      	cmp	r2, r3
 8005536:	d3af      	bcc.n	8005498 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005538:	2300      	movs	r3, #0
 800553a:	73fb      	strb	r3, [r7, #15]
 800553c:	e044      	b.n	80055c8 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800553e:	7bfa      	ldrb	r2, [r7, #15]
 8005540:	6879      	ldr	r1, [r7, #4]
 8005542:	4613      	mov	r3, r2
 8005544:	00db      	lsls	r3, r3, #3
 8005546:	4413      	add	r3, r2
 8005548:	009b      	lsls	r3, r3, #2
 800554a:	440b      	add	r3, r1
 800554c:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8005550:	2200      	movs	r2, #0
 8005552:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005554:	7bfa      	ldrb	r2, [r7, #15]
 8005556:	6879      	ldr	r1, [r7, #4]
 8005558:	4613      	mov	r3, r2
 800555a:	00db      	lsls	r3, r3, #3
 800555c:	4413      	add	r3, r2
 800555e:	009b      	lsls	r3, r3, #2
 8005560:	440b      	add	r3, r1
 8005562:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8005566:	7bfa      	ldrb	r2, [r7, #15]
 8005568:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800556a:	7bfa      	ldrb	r2, [r7, #15]
 800556c:	6879      	ldr	r1, [r7, #4]
 800556e:	4613      	mov	r3, r2
 8005570:	00db      	lsls	r3, r3, #3
 8005572:	4413      	add	r3, r2
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	440b      	add	r3, r1
 8005578:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800557c:	2200      	movs	r2, #0
 800557e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005580:	7bfa      	ldrb	r2, [r7, #15]
 8005582:	6879      	ldr	r1, [r7, #4]
 8005584:	4613      	mov	r3, r2
 8005586:	00db      	lsls	r3, r3, #3
 8005588:	4413      	add	r3, r2
 800558a:	009b      	lsls	r3, r3, #2
 800558c:	440b      	add	r3, r1
 800558e:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8005592:	2200      	movs	r2, #0
 8005594:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005596:	7bfa      	ldrb	r2, [r7, #15]
 8005598:	6879      	ldr	r1, [r7, #4]
 800559a:	4613      	mov	r3, r2
 800559c:	00db      	lsls	r3, r3, #3
 800559e:	4413      	add	r3, r2
 80055a0:	009b      	lsls	r3, r3, #2
 80055a2:	440b      	add	r3, r1
 80055a4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80055a8:	2200      	movs	r2, #0
 80055aa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80055ac:	7bfa      	ldrb	r2, [r7, #15]
 80055ae:	6879      	ldr	r1, [r7, #4]
 80055b0:	4613      	mov	r3, r2
 80055b2:	00db      	lsls	r3, r3, #3
 80055b4:	4413      	add	r3, r2
 80055b6:	009b      	lsls	r3, r3, #2
 80055b8:	440b      	add	r3, r1
 80055ba:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80055be:	2200      	movs	r2, #0
 80055c0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80055c2:	7bfb      	ldrb	r3, [r7, #15]
 80055c4:	3301      	adds	r3, #1
 80055c6:	73fb      	strb	r3, [r7, #15]
 80055c8:	7bfa      	ldrb	r2, [r7, #15]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d3b5      	bcc.n	800553e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	603b      	str	r3, [r7, #0]
 80055d8:	687e      	ldr	r6, [r7, #4]
 80055da:	466d      	mov	r5, sp
 80055dc:	f106 0410 	add.w	r4, r6, #16
 80055e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80055e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80055e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80055e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80055e8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80055ec:	e885 0003 	stmia.w	r5, {r0, r1}
 80055f0:	1d33      	adds	r3, r6, #4
 80055f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80055f4:	6838      	ldr	r0, [r7, #0]
 80055f6:	f003 f8e5 	bl	80087c4 <USB_DevInit>
 80055fa:	4603      	mov	r3, r0
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d005      	beq.n	800560c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2202      	movs	r2, #2
 8005604:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	e00d      	b.n	8005628 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2200      	movs	r2, #0
 8005610:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2201      	movs	r2, #1
 8005618:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4618      	mov	r0, r3
 8005622:	f004 fa34 	bl	8009a8e <USB_DevDisconnect>

  return HAL_OK;
 8005626:	2300      	movs	r3, #0
}
 8005628:	4618      	mov	r0, r3
 800562a:	3714      	adds	r7, #20
 800562c:	46bd      	mov	sp, r7
 800562e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005630 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b084      	sub	sp, #16
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005644:	2b01      	cmp	r3, #1
 8005646:	d101      	bne.n	800564c <HAL_PCD_Start+0x1c>
 8005648:	2302      	movs	r3, #2
 800564a:	e020      	b.n	800568e <HAL_PCD_Start+0x5e>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005658:	2b01      	cmp	r3, #1
 800565a:	d109      	bne.n	8005670 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005660:	2b01      	cmp	r3, #1
 8005662:	d005      	beq.n	8005670 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005668:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4618      	mov	r0, r3
 8005676:	f003 f837 	bl	80086e8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4618      	mov	r0, r3
 8005680:	f004 f9e4 	bl	8009a4c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2200      	movs	r2, #0
 8005688:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800568c:	2300      	movs	r3, #0
}
 800568e:	4618      	mov	r0, r3
 8005690:	3710      	adds	r7, #16
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}

08005696 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005696:	b590      	push	{r4, r7, lr}
 8005698:	b08d      	sub	sp, #52	; 0x34
 800569a:	af00      	add	r7, sp, #0
 800569c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056a4:	6a3b      	ldr	r3, [r7, #32]
 80056a6:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4618      	mov	r0, r3
 80056ae:	f004 faa2 	bl	8009bf6 <USB_GetMode>
 80056b2:	4603      	mov	r3, r0
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	f040 848a 	bne.w	8005fce <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4618      	mov	r0, r3
 80056c0:	f004 fa06 	bl	8009ad0 <USB_ReadInterrupts>
 80056c4:	4603      	mov	r3, r0
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	f000 8480 	beq.w	8005fcc <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80056cc:	69fb      	ldr	r3, [r7, #28]
 80056ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	0a1b      	lsrs	r3, r3, #8
 80056d6:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4618      	mov	r0, r3
 80056e6:	f004 f9f3 	bl	8009ad0 <USB_ReadInterrupts>
 80056ea:	4603      	mov	r3, r0
 80056ec:	f003 0302 	and.w	r3, r3, #2
 80056f0:	2b02      	cmp	r3, #2
 80056f2:	d107      	bne.n	8005704 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	695a      	ldr	r2, [r3, #20]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f002 0202 	and.w	r2, r2, #2
 8005702:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4618      	mov	r0, r3
 800570a:	f004 f9e1 	bl	8009ad0 <USB_ReadInterrupts>
 800570e:	4603      	mov	r3, r0
 8005710:	f003 0310 	and.w	r3, r3, #16
 8005714:	2b10      	cmp	r3, #16
 8005716:	d161      	bne.n	80057dc <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	699a      	ldr	r2, [r3, #24]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f022 0210 	bic.w	r2, r2, #16
 8005726:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005728:	6a3b      	ldr	r3, [r7, #32]
 800572a:	6a1b      	ldr	r3, [r3, #32]
 800572c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800572e:	69bb      	ldr	r3, [r7, #24]
 8005730:	f003 020f 	and.w	r2, r3, #15
 8005734:	4613      	mov	r3, r2
 8005736:	00db      	lsls	r3, r3, #3
 8005738:	4413      	add	r3, r2
 800573a:	009b      	lsls	r3, r3, #2
 800573c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005740:	687a      	ldr	r2, [r7, #4]
 8005742:	4413      	add	r3, r2
 8005744:	3304      	adds	r3, #4
 8005746:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005748:	69bb      	ldr	r3, [r7, #24]
 800574a:	0c5b      	lsrs	r3, r3, #17
 800574c:	f003 030f 	and.w	r3, r3, #15
 8005750:	2b02      	cmp	r3, #2
 8005752:	d124      	bne.n	800579e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005754:	69ba      	ldr	r2, [r7, #24]
 8005756:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800575a:	4013      	ands	r3, r2
 800575c:	2b00      	cmp	r3, #0
 800575e:	d035      	beq.n	80057cc <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005764:	69bb      	ldr	r3, [r7, #24]
 8005766:	091b      	lsrs	r3, r3, #4
 8005768:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800576a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800576e:	b29b      	uxth	r3, r3
 8005770:	461a      	mov	r2, r3
 8005772:	6a38      	ldr	r0, [r7, #32]
 8005774:	f004 f818 	bl	80097a8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	691a      	ldr	r2, [r3, #16]
 800577c:	69bb      	ldr	r3, [r7, #24]
 800577e:	091b      	lsrs	r3, r3, #4
 8005780:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005784:	441a      	add	r2, r3
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800578a:	697b      	ldr	r3, [r7, #20]
 800578c:	6a1a      	ldr	r2, [r3, #32]
 800578e:	69bb      	ldr	r3, [r7, #24]
 8005790:	091b      	lsrs	r3, r3, #4
 8005792:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005796:	441a      	add	r2, r3
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	621a      	str	r2, [r3, #32]
 800579c:	e016      	b.n	80057cc <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800579e:	69bb      	ldr	r3, [r7, #24]
 80057a0:	0c5b      	lsrs	r3, r3, #17
 80057a2:	f003 030f 	and.w	r3, r3, #15
 80057a6:	2b06      	cmp	r3, #6
 80057a8:	d110      	bne.n	80057cc <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80057b0:	2208      	movs	r2, #8
 80057b2:	4619      	mov	r1, r3
 80057b4:	6a38      	ldr	r0, [r7, #32]
 80057b6:	f003 fff7 	bl	80097a8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	6a1a      	ldr	r2, [r3, #32]
 80057be:	69bb      	ldr	r3, [r7, #24]
 80057c0:	091b      	lsrs	r3, r3, #4
 80057c2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80057c6:	441a      	add	r2, r3
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	699a      	ldr	r2, [r3, #24]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f042 0210 	orr.w	r2, r2, #16
 80057da:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4618      	mov	r0, r3
 80057e2:	f004 f975 	bl	8009ad0 <USB_ReadInterrupts>
 80057e6:	4603      	mov	r3, r0
 80057e8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80057ec:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80057f0:	f040 80a7 	bne.w	8005942 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80057f4:	2300      	movs	r3, #0
 80057f6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4618      	mov	r0, r3
 80057fe:	f004 f97a 	bl	8009af6 <USB_ReadDevAllOutEpInterrupt>
 8005802:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8005804:	e099      	b.n	800593a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005808:	f003 0301 	and.w	r3, r3, #1
 800580c:	2b00      	cmp	r3, #0
 800580e:	f000 808e 	beq.w	800592e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005818:	b2d2      	uxtb	r2, r2
 800581a:	4611      	mov	r1, r2
 800581c:	4618      	mov	r0, r3
 800581e:	f004 f99e 	bl	8009b5e <USB_ReadDevOutEPInterrupt>
 8005822:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005824:	693b      	ldr	r3, [r7, #16]
 8005826:	f003 0301 	and.w	r3, r3, #1
 800582a:	2b00      	cmp	r3, #0
 800582c:	d00c      	beq.n	8005848 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800582e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005830:	015a      	lsls	r2, r3, #5
 8005832:	69fb      	ldr	r3, [r7, #28]
 8005834:	4413      	add	r3, r2
 8005836:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800583a:	461a      	mov	r2, r3
 800583c:	2301      	movs	r3, #1
 800583e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005840:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f000 fec2 	bl	80065cc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	f003 0308 	and.w	r3, r3, #8
 800584e:	2b00      	cmp	r3, #0
 8005850:	d00c      	beq.n	800586c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005854:	015a      	lsls	r2, r3, #5
 8005856:	69fb      	ldr	r3, [r7, #28]
 8005858:	4413      	add	r3, r2
 800585a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800585e:	461a      	mov	r2, r3
 8005860:	2308      	movs	r3, #8
 8005862:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005864:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f000 ff98 	bl	800679c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	f003 0310 	and.w	r3, r3, #16
 8005872:	2b00      	cmp	r3, #0
 8005874:	d008      	beq.n	8005888 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005878:	015a      	lsls	r2, r3, #5
 800587a:	69fb      	ldr	r3, [r7, #28]
 800587c:	4413      	add	r3, r2
 800587e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005882:	461a      	mov	r2, r3
 8005884:	2310      	movs	r3, #16
 8005886:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	f003 0302 	and.w	r3, r3, #2
 800588e:	2b00      	cmp	r3, #0
 8005890:	d030      	beq.n	80058f4 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005892:	6a3b      	ldr	r3, [r7, #32]
 8005894:	695b      	ldr	r3, [r3, #20]
 8005896:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800589a:	2b80      	cmp	r3, #128	; 0x80
 800589c:	d109      	bne.n	80058b2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800589e:	69fb      	ldr	r3, [r7, #28]
 80058a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	69fa      	ldr	r2, [r7, #28]
 80058a8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80058ac:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80058b0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80058b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058b4:	4613      	mov	r3, r2
 80058b6:	00db      	lsls	r3, r3, #3
 80058b8:	4413      	add	r3, r2
 80058ba:	009b      	lsls	r3, r3, #2
 80058bc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80058c0:	687a      	ldr	r2, [r7, #4]
 80058c2:	4413      	add	r3, r2
 80058c4:	3304      	adds	r3, #4
 80058c6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	78db      	ldrb	r3, [r3, #3]
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	d108      	bne.n	80058e2 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	2200      	movs	r2, #0
 80058d4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80058d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	4619      	mov	r1, r3
 80058dc:	6878      	ldr	r0, [r7, #4]
 80058de:	f009 f9c1 	bl	800ec64 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80058e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e4:	015a      	lsls	r2, r3, #5
 80058e6:	69fb      	ldr	r3, [r7, #28]
 80058e8:	4413      	add	r3, r2
 80058ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058ee:	461a      	mov	r2, r3
 80058f0:	2302      	movs	r3, #2
 80058f2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	f003 0320 	and.w	r3, r3, #32
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d008      	beq.n	8005910 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80058fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005900:	015a      	lsls	r2, r3, #5
 8005902:	69fb      	ldr	r3, [r7, #28]
 8005904:	4413      	add	r3, r2
 8005906:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800590a:	461a      	mov	r2, r3
 800590c:	2320      	movs	r3, #32
 800590e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005916:	2b00      	cmp	r3, #0
 8005918:	d009      	beq.n	800592e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800591a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800591c:	015a      	lsls	r2, r3, #5
 800591e:	69fb      	ldr	r3, [r7, #28]
 8005920:	4413      	add	r3, r2
 8005922:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005926:	461a      	mov	r2, r3
 8005928:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800592c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800592e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005930:	3301      	adds	r3, #1
 8005932:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005936:	085b      	lsrs	r3, r3, #1
 8005938:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800593a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800593c:	2b00      	cmp	r3, #0
 800593e:	f47f af62 	bne.w	8005806 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4618      	mov	r0, r3
 8005948:	f004 f8c2 	bl	8009ad0 <USB_ReadInterrupts>
 800594c:	4603      	mov	r3, r0
 800594e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005952:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005956:	f040 80db 	bne.w	8005b10 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	4618      	mov	r0, r3
 8005960:	f004 f8e3 	bl	8009b2a <USB_ReadDevAllInEpInterrupt>
 8005964:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8005966:	2300      	movs	r3, #0
 8005968:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800596a:	e0cd      	b.n	8005b08 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800596c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800596e:	f003 0301 	and.w	r3, r3, #1
 8005972:	2b00      	cmp	r3, #0
 8005974:	f000 80c2 	beq.w	8005afc <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800597e:	b2d2      	uxtb	r2, r2
 8005980:	4611      	mov	r1, r2
 8005982:	4618      	mov	r0, r3
 8005984:	f004 f909 	bl	8009b9a <USB_ReadDevInEPInterrupt>
 8005988:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	f003 0301 	and.w	r3, r3, #1
 8005990:	2b00      	cmp	r3, #0
 8005992:	d057      	beq.n	8005a44 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005996:	f003 030f 	and.w	r3, r3, #15
 800599a:	2201      	movs	r2, #1
 800599c:	fa02 f303 	lsl.w	r3, r2, r3
 80059a0:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80059a2:	69fb      	ldr	r3, [r7, #28]
 80059a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	43db      	mvns	r3, r3
 80059ae:	69f9      	ldr	r1, [r7, #28]
 80059b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80059b4:	4013      	ands	r3, r2
 80059b6:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80059b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ba:	015a      	lsls	r2, r3, #5
 80059bc:	69fb      	ldr	r3, [r7, #28]
 80059be:	4413      	add	r3, r2
 80059c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059c4:	461a      	mov	r2, r3
 80059c6:	2301      	movs	r3, #1
 80059c8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	691b      	ldr	r3, [r3, #16]
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	d132      	bne.n	8005a38 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80059d2:	6879      	ldr	r1, [r7, #4]
 80059d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059d6:	4613      	mov	r3, r2
 80059d8:	00db      	lsls	r3, r3, #3
 80059da:	4413      	add	r3, r2
 80059dc:	009b      	lsls	r3, r3, #2
 80059de:	440b      	add	r3, r1
 80059e0:	334c      	adds	r3, #76	; 0x4c
 80059e2:	6819      	ldr	r1, [r3, #0]
 80059e4:	6878      	ldr	r0, [r7, #4]
 80059e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059e8:	4613      	mov	r3, r2
 80059ea:	00db      	lsls	r3, r3, #3
 80059ec:	4413      	add	r3, r2
 80059ee:	009b      	lsls	r3, r3, #2
 80059f0:	4403      	add	r3, r0
 80059f2:	3348      	adds	r3, #72	; 0x48
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4419      	add	r1, r3
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059fc:	4613      	mov	r3, r2
 80059fe:	00db      	lsls	r3, r3, #3
 8005a00:	4413      	add	r3, r2
 8005a02:	009b      	lsls	r3, r3, #2
 8005a04:	4403      	add	r3, r0
 8005a06:	334c      	adds	r3, #76	; 0x4c
 8005a08:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d113      	bne.n	8005a38 <HAL_PCD_IRQHandler+0x3a2>
 8005a10:	6879      	ldr	r1, [r7, #4]
 8005a12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a14:	4613      	mov	r3, r2
 8005a16:	00db      	lsls	r3, r3, #3
 8005a18:	4413      	add	r3, r2
 8005a1a:	009b      	lsls	r3, r3, #2
 8005a1c:	440b      	add	r3, r1
 8005a1e:	3354      	adds	r3, #84	; 0x54
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d108      	bne.n	8005a38 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6818      	ldr	r0, [r3, #0]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005a30:	461a      	mov	r2, r3
 8005a32:	2101      	movs	r1, #1
 8005a34:	f004 f910 	bl	8009c58 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a3a:	b2db      	uxtb	r3, r3
 8005a3c:	4619      	mov	r1, r3
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	f009 f895 	bl	800eb6e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	f003 0308 	and.w	r3, r3, #8
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d008      	beq.n	8005a60 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a50:	015a      	lsls	r2, r3, #5
 8005a52:	69fb      	ldr	r3, [r7, #28]
 8005a54:	4413      	add	r3, r2
 8005a56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	2308      	movs	r3, #8
 8005a5e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	f003 0310 	and.w	r3, r3, #16
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d008      	beq.n	8005a7c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a6c:	015a      	lsls	r2, r3, #5
 8005a6e:	69fb      	ldr	r3, [r7, #28]
 8005a70:	4413      	add	r3, r2
 8005a72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a76:	461a      	mov	r2, r3
 8005a78:	2310      	movs	r3, #16
 8005a7a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005a7c:	693b      	ldr	r3, [r7, #16]
 8005a7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d008      	beq.n	8005a98 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a88:	015a      	lsls	r2, r3, #5
 8005a8a:	69fb      	ldr	r3, [r7, #28]
 8005a8c:	4413      	add	r3, r2
 8005a8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a92:	461a      	mov	r2, r3
 8005a94:	2340      	movs	r3, #64	; 0x40
 8005a96:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005a98:	693b      	ldr	r3, [r7, #16]
 8005a9a:	f003 0302 	and.w	r3, r3, #2
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d023      	beq.n	8005aea <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005aa2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005aa4:	6a38      	ldr	r0, [r7, #32]
 8005aa6:	f002 fff1 	bl	8008a8c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005aaa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005aac:	4613      	mov	r3, r2
 8005aae:	00db      	lsls	r3, r3, #3
 8005ab0:	4413      	add	r3, r2
 8005ab2:	009b      	lsls	r3, r3, #2
 8005ab4:	3338      	adds	r3, #56	; 0x38
 8005ab6:	687a      	ldr	r2, [r7, #4]
 8005ab8:	4413      	add	r3, r2
 8005aba:	3304      	adds	r3, #4
 8005abc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	78db      	ldrb	r3, [r3, #3]
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	d108      	bne.n	8005ad8 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ace:	b2db      	uxtb	r3, r3
 8005ad0:	4619      	mov	r1, r3
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f009 f8d8 	bl	800ec88 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ada:	015a      	lsls	r2, r3, #5
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	4413      	add	r3, r2
 8005ae0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ae4:	461a      	mov	r2, r3
 8005ae6:	2302      	movs	r3, #2
 8005ae8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d003      	beq.n	8005afc <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005af4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f000 fcdb 	bl	80064b2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005afe:	3301      	adds	r3, #1
 8005b00:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005b02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b04:	085b      	lsrs	r3, r3, #1
 8005b06:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	f47f af2e 	bne.w	800596c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4618      	mov	r0, r3
 8005b16:	f003 ffdb 	bl	8009ad0 <USB_ReadInterrupts>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005b20:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005b24:	d122      	bne.n	8005b6c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	69fa      	ldr	r2, [r7, #28]
 8005b30:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b34:	f023 0301 	bic.w	r3, r3, #1
 8005b38:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	d108      	bne.n	8005b56 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2200      	movs	r2, #0
 8005b48:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005b4c:	2100      	movs	r1, #0
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f000 fec2 	bl	80068d8 <HAL_PCDEx_LPM_Callback>
 8005b54:	e002      	b.n	8005b5c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	f009 f876 	bl	800ec48 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	695a      	ldr	r2, [r3, #20]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8005b6a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4618      	mov	r0, r3
 8005b72:	f003 ffad 	bl	8009ad0 <USB_ReadInterrupts>
 8005b76:	4603      	mov	r3, r0
 8005b78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b7c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b80:	d112      	bne.n	8005ba8 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005b82:	69fb      	ldr	r3, [r7, #28]
 8005b84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	f003 0301 	and.w	r3, r3, #1
 8005b8e:	2b01      	cmp	r3, #1
 8005b90:	d102      	bne.n	8005b98 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f009 f832 	bl	800ebfc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	695a      	ldr	r2, [r3, #20]
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005ba6:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4618      	mov	r0, r3
 8005bae:	f003 ff8f 	bl	8009ad0 <USB_ReadInterrupts>
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005bb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bbc:	f040 80b7 	bne.w	8005d2e <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005bc0:	69fb      	ldr	r3, [r7, #28]
 8005bc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	69fa      	ldr	r2, [r7, #28]
 8005bca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005bce:	f023 0301 	bic.w	r3, r3, #1
 8005bd2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	2110      	movs	r1, #16
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f002 ff56 	bl	8008a8c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005be0:	2300      	movs	r3, #0
 8005be2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005be4:	e046      	b.n	8005c74 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005be8:	015a      	lsls	r2, r3, #5
 8005bea:	69fb      	ldr	r3, [r7, #28]
 8005bec:	4413      	add	r3, r2
 8005bee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bf2:	461a      	mov	r2, r3
 8005bf4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005bf8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005bfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bfc:	015a      	lsls	r2, r3, #5
 8005bfe:	69fb      	ldr	r3, [r7, #28]
 8005c00:	4413      	add	r3, r2
 8005c02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c0a:	0151      	lsls	r1, r2, #5
 8005c0c:	69fa      	ldr	r2, [r7, #28]
 8005c0e:	440a      	add	r2, r1
 8005c10:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005c14:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005c18:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005c1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c1c:	015a      	lsls	r2, r3, #5
 8005c1e:	69fb      	ldr	r3, [r7, #28]
 8005c20:	4413      	add	r3, r2
 8005c22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c26:	461a      	mov	r2, r3
 8005c28:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005c2c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c30:	015a      	lsls	r2, r3, #5
 8005c32:	69fb      	ldr	r3, [r7, #28]
 8005c34:	4413      	add	r3, r2
 8005c36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c3e:	0151      	lsls	r1, r2, #5
 8005c40:	69fa      	ldr	r2, [r7, #28]
 8005c42:	440a      	add	r2, r1
 8005c44:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c48:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005c4c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005c4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c50:	015a      	lsls	r2, r3, #5
 8005c52:	69fb      	ldr	r3, [r7, #28]
 8005c54:	4413      	add	r3, r2
 8005c56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c5e:	0151      	lsls	r1, r2, #5
 8005c60:	69fa      	ldr	r2, [r7, #28]
 8005c62:	440a      	add	r2, r1
 8005c64:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c68:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005c6c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005c6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c70:	3301      	adds	r3, #1
 8005c72:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	d3b3      	bcc.n	8005be6 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005c7e:	69fb      	ldr	r3, [r7, #28]
 8005c80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c84:	69db      	ldr	r3, [r3, #28]
 8005c86:	69fa      	ldr	r2, [r7, #28]
 8005c88:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c8c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8005c90:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d016      	beq.n	8005cc8 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005c9a:	69fb      	ldr	r3, [r7, #28]
 8005c9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ca0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ca4:	69fa      	ldr	r2, [r7, #28]
 8005ca6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005caa:	f043 030b 	orr.w	r3, r3, #11
 8005cae:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005cb2:	69fb      	ldr	r3, [r7, #28]
 8005cb4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cba:	69fa      	ldr	r2, [r7, #28]
 8005cbc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005cc0:	f043 030b 	orr.w	r3, r3, #11
 8005cc4:	6453      	str	r3, [r2, #68]	; 0x44
 8005cc6:	e015      	b.n	8005cf4 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005cc8:	69fb      	ldr	r3, [r7, #28]
 8005cca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cce:	695b      	ldr	r3, [r3, #20]
 8005cd0:	69fa      	ldr	r2, [r7, #28]
 8005cd2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005cd6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005cda:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8005cde:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005ce0:	69fb      	ldr	r3, [r7, #28]
 8005ce2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ce6:	691b      	ldr	r3, [r3, #16]
 8005ce8:	69fa      	ldr	r2, [r7, #28]
 8005cea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005cee:	f043 030b 	orr.w	r3, r3, #11
 8005cf2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005cf4:	69fb      	ldr	r3, [r7, #28]
 8005cf6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	69fa      	ldr	r2, [r7, #28]
 8005cfe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005d02:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005d06:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6818      	ldr	r0, [r3, #0]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	691b      	ldr	r3, [r3, #16]
 8005d10:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005d18:	461a      	mov	r2, r3
 8005d1a:	f003 ff9d 	bl	8009c58 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	695a      	ldr	r2, [r3, #20]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005d2c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4618      	mov	r0, r3
 8005d34:	f003 fecc 	bl	8009ad0 <USB_ReadInterrupts>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005d3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d42:	d124      	bne.n	8005d8e <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4618      	mov	r0, r3
 8005d4a:	f003 ff62 	bl	8009c12 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4618      	mov	r0, r3
 8005d54:	f002 ff17 	bl	8008b86 <USB_GetDevSpeed>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681c      	ldr	r4, [r3, #0]
 8005d64:	f001 f9e8 	bl	8007138 <HAL_RCC_GetHCLKFreq>
 8005d68:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	461a      	mov	r2, r3
 8005d72:	4620      	mov	r0, r4
 8005d74:	f002 fc16 	bl	80085a4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005d78:	6878      	ldr	r0, [r7, #4]
 8005d7a:	f008 ff20 	bl	800ebbe <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	695a      	ldr	r2, [r3, #20]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8005d8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4618      	mov	r0, r3
 8005d94:	f003 fe9c 	bl	8009ad0 <USB_ReadInterrupts>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	f003 0308 	and.w	r3, r3, #8
 8005d9e:	2b08      	cmp	r3, #8
 8005da0:	d10a      	bne.n	8005db8 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f008 fefd 	bl	800eba2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	695a      	ldr	r2, [r3, #20]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f002 0208 	and.w	r2, r2, #8
 8005db6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f003 fe87 	bl	8009ad0 <USB_ReadInterrupts>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dc8:	2b80      	cmp	r3, #128	; 0x80
 8005dca:	d122      	bne.n	8005e12 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005dcc:	6a3b      	ldr	r3, [r7, #32]
 8005dce:	699b      	ldr	r3, [r3, #24]
 8005dd0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005dd4:	6a3b      	ldr	r3, [r7, #32]
 8005dd6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005dd8:	2301      	movs	r3, #1
 8005dda:	627b      	str	r3, [r7, #36]	; 0x24
 8005ddc:	e014      	b.n	8005e08 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005dde:	6879      	ldr	r1, [r7, #4]
 8005de0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005de2:	4613      	mov	r3, r2
 8005de4:	00db      	lsls	r3, r3, #3
 8005de6:	4413      	add	r3, r2
 8005de8:	009b      	lsls	r3, r3, #2
 8005dea:	440b      	add	r3, r1
 8005dec:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8005df0:	781b      	ldrb	r3, [r3, #0]
 8005df2:	2b01      	cmp	r3, #1
 8005df4:	d105      	bne.n	8005e02 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	4619      	mov	r1, r3
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	f000 fb27 	bl	8006450 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e04:	3301      	adds	r3, #1
 8005e06:	627b      	str	r3, [r7, #36]	; 0x24
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	d3e5      	bcc.n	8005dde <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4618      	mov	r0, r3
 8005e18:	f003 fe5a 	bl	8009ad0 <USB_ReadInterrupts>
 8005e1c:	4603      	mov	r3, r0
 8005e1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005e22:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e26:	d13b      	bne.n	8005ea0 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005e28:	2301      	movs	r3, #1
 8005e2a:	627b      	str	r3, [r7, #36]	; 0x24
 8005e2c:	e02b      	b.n	8005e86 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e30:	015a      	lsls	r2, r3, #5
 8005e32:	69fb      	ldr	r3, [r7, #28]
 8005e34:	4413      	add	r3, r2
 8005e36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005e3e:	6879      	ldr	r1, [r7, #4]
 8005e40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e42:	4613      	mov	r3, r2
 8005e44:	00db      	lsls	r3, r3, #3
 8005e46:	4413      	add	r3, r2
 8005e48:	009b      	lsls	r3, r3, #2
 8005e4a:	440b      	add	r3, r1
 8005e4c:	3340      	adds	r3, #64	; 0x40
 8005e4e:	781b      	ldrb	r3, [r3, #0]
 8005e50:	2b01      	cmp	r3, #1
 8005e52:	d115      	bne.n	8005e80 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005e54:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	da12      	bge.n	8005e80 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005e5a:	6879      	ldr	r1, [r7, #4]
 8005e5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e5e:	4613      	mov	r3, r2
 8005e60:	00db      	lsls	r3, r3, #3
 8005e62:	4413      	add	r3, r2
 8005e64:	009b      	lsls	r3, r3, #2
 8005e66:	440b      	add	r3, r1
 8005e68:	333f      	adds	r3, #63	; 0x3f
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e70:	b2db      	uxtb	r3, r3
 8005e72:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005e76:	b2db      	uxtb	r3, r3
 8005e78:	4619      	mov	r1, r3
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f000 fae8 	bl	8006450 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e82:	3301      	adds	r3, #1
 8005e84:	627b      	str	r3, [r7, #36]	; 0x24
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	685b      	ldr	r3, [r3, #4]
 8005e8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d3ce      	bcc.n	8005e2e <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	695a      	ldr	r2, [r3, #20]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8005e9e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	f003 fe13 	bl	8009ad0 <USB_ReadInterrupts>
 8005eaa:	4603      	mov	r3, r0
 8005eac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005eb0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005eb4:	d155      	bne.n	8005f62 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	627b      	str	r3, [r7, #36]	; 0x24
 8005eba:	e045      	b.n	8005f48 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ebe:	015a      	lsls	r2, r3, #5
 8005ec0:	69fb      	ldr	r3, [r7, #28]
 8005ec2:	4413      	add	r3, r2
 8005ec4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005ecc:	6879      	ldr	r1, [r7, #4]
 8005ece:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ed0:	4613      	mov	r3, r2
 8005ed2:	00db      	lsls	r3, r3, #3
 8005ed4:	4413      	add	r3, r2
 8005ed6:	009b      	lsls	r3, r3, #2
 8005ed8:	440b      	add	r3, r1
 8005eda:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8005ede:	781b      	ldrb	r3, [r3, #0]
 8005ee0:	2b01      	cmp	r3, #1
 8005ee2:	d12e      	bne.n	8005f42 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005ee4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	da2b      	bge.n	8005f42 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8005eea:	69bb      	ldr	r3, [r7, #24]
 8005eec:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8005ef6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005efa:	429a      	cmp	r2, r3
 8005efc:	d121      	bne.n	8005f42 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005efe:	6879      	ldr	r1, [r7, #4]
 8005f00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f02:	4613      	mov	r3, r2
 8005f04:	00db      	lsls	r3, r3, #3
 8005f06:	4413      	add	r3, r2
 8005f08:	009b      	lsls	r3, r3, #2
 8005f0a:	440b      	add	r3, r1
 8005f0c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8005f10:	2201      	movs	r2, #1
 8005f12:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005f14:	6a3b      	ldr	r3, [r7, #32]
 8005f16:	699b      	ldr	r3, [r3, #24]
 8005f18:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005f1c:	6a3b      	ldr	r3, [r7, #32]
 8005f1e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005f20:	6a3b      	ldr	r3, [r7, #32]
 8005f22:	695b      	ldr	r3, [r3, #20]
 8005f24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d10a      	bne.n	8005f42 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005f2c:	69fb      	ldr	r3, [r7, #28]
 8005f2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	69fa      	ldr	r2, [r7, #28]
 8005f36:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005f3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005f3e:	6053      	str	r3, [r2, #4]
            break;
 8005f40:	e007      	b.n	8005f52 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f44:	3301      	adds	r3, #1
 8005f46:	627b      	str	r3, [r7, #36]	; 0x24
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	d3b4      	bcc.n	8005ebc <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	695a      	ldr	r2, [r3, #20]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8005f60:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4618      	mov	r0, r3
 8005f68:	f003 fdb2 	bl	8009ad0 <USB_ReadInterrupts>
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005f72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f76:	d10a      	bne.n	8005f8e <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005f78:	6878      	ldr	r0, [r7, #4]
 8005f7a:	f008 fe97 	bl	800ecac <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	695a      	ldr	r2, [r3, #20]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005f8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4618      	mov	r0, r3
 8005f94:	f003 fd9c 	bl	8009ad0 <USB_ReadInterrupts>
 8005f98:	4603      	mov	r3, r0
 8005f9a:	f003 0304 	and.w	r3, r3, #4
 8005f9e:	2b04      	cmp	r3, #4
 8005fa0:	d115      	bne.n	8005fce <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005faa:	69bb      	ldr	r3, [r7, #24]
 8005fac:	f003 0304 	and.w	r3, r3, #4
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d002      	beq.n	8005fba <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	f008 fe87 	bl	800ecc8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	6859      	ldr	r1, [r3, #4]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	69ba      	ldr	r2, [r7, #24]
 8005fc6:	430a      	orrs	r2, r1
 8005fc8:	605a      	str	r2, [r3, #4]
 8005fca:	e000      	b.n	8005fce <HAL_PCD_IRQHandler+0x938>
      return;
 8005fcc:	bf00      	nop
    }
  }
}
 8005fce:	3734      	adds	r7, #52	; 0x34
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bd90      	pop	{r4, r7, pc}

08005fd4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b082      	sub	sp, #8
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
 8005fdc:	460b      	mov	r3, r1
 8005fde:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005fe6:	2b01      	cmp	r3, #1
 8005fe8:	d101      	bne.n	8005fee <HAL_PCD_SetAddress+0x1a>
 8005fea:	2302      	movs	r3, #2
 8005fec:	e013      	b.n	8006016 <HAL_PCD_SetAddress+0x42>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2201      	movs	r2, #1
 8005ff2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	78fa      	ldrb	r2, [r7, #3]
 8005ffa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	78fa      	ldrb	r2, [r7, #3]
 8006004:	4611      	mov	r1, r2
 8006006:	4618      	mov	r0, r3
 8006008:	f003 fcfa 	bl	8009a00 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2200      	movs	r2, #0
 8006010:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8006014:	2300      	movs	r3, #0
}
 8006016:	4618      	mov	r0, r3
 8006018:	3708      	adds	r7, #8
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}

0800601e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800601e:	b580      	push	{r7, lr}
 8006020:	b084      	sub	sp, #16
 8006022:	af00      	add	r7, sp, #0
 8006024:	6078      	str	r0, [r7, #4]
 8006026:	4608      	mov	r0, r1
 8006028:	4611      	mov	r1, r2
 800602a:	461a      	mov	r2, r3
 800602c:	4603      	mov	r3, r0
 800602e:	70fb      	strb	r3, [r7, #3]
 8006030:	460b      	mov	r3, r1
 8006032:	803b      	strh	r3, [r7, #0]
 8006034:	4613      	mov	r3, r2
 8006036:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8006038:	2300      	movs	r3, #0
 800603a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800603c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006040:	2b00      	cmp	r3, #0
 8006042:	da0f      	bge.n	8006064 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006044:	78fb      	ldrb	r3, [r7, #3]
 8006046:	f003 020f 	and.w	r2, r3, #15
 800604a:	4613      	mov	r3, r2
 800604c:	00db      	lsls	r3, r3, #3
 800604e:	4413      	add	r3, r2
 8006050:	009b      	lsls	r3, r3, #2
 8006052:	3338      	adds	r3, #56	; 0x38
 8006054:	687a      	ldr	r2, [r7, #4]
 8006056:	4413      	add	r3, r2
 8006058:	3304      	adds	r3, #4
 800605a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2201      	movs	r2, #1
 8006060:	705a      	strb	r2, [r3, #1]
 8006062:	e00f      	b.n	8006084 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006064:	78fb      	ldrb	r3, [r7, #3]
 8006066:	f003 020f 	and.w	r2, r3, #15
 800606a:	4613      	mov	r3, r2
 800606c:	00db      	lsls	r3, r3, #3
 800606e:	4413      	add	r3, r2
 8006070:	009b      	lsls	r3, r3, #2
 8006072:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006076:	687a      	ldr	r2, [r7, #4]
 8006078:	4413      	add	r3, r2
 800607a:	3304      	adds	r3, #4
 800607c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	2200      	movs	r2, #0
 8006082:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006084:	78fb      	ldrb	r3, [r7, #3]
 8006086:	f003 030f 	and.w	r3, r3, #15
 800608a:	b2da      	uxtb	r2, r3
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8006090:	883a      	ldrh	r2, [r7, #0]
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	78ba      	ldrb	r2, [r7, #2]
 800609a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	785b      	ldrb	r3, [r3, #1]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d004      	beq.n	80060ae <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	781b      	ldrb	r3, [r3, #0]
 80060a8:	b29a      	uxth	r2, r3
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80060ae:	78bb      	ldrb	r3, [r7, #2]
 80060b0:	2b02      	cmp	r3, #2
 80060b2:	d102      	bne.n	80060ba <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2200      	movs	r2, #0
 80060b8:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d101      	bne.n	80060c8 <HAL_PCD_EP_Open+0xaa>
 80060c4:	2302      	movs	r3, #2
 80060c6:	e00e      	b.n	80060e6 <HAL_PCD_EP_Open+0xc8>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2201      	movs	r2, #1
 80060cc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	68f9      	ldr	r1, [r7, #12]
 80060d6:	4618      	mov	r0, r3
 80060d8:	f002 fd7a 	bl	8008bd0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2200      	movs	r2, #0
 80060e0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 80060e4:	7afb      	ldrb	r3, [r7, #11]
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3710      	adds	r7, #16
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}

080060ee <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80060ee:	b580      	push	{r7, lr}
 80060f0:	b084      	sub	sp, #16
 80060f2:	af00      	add	r7, sp, #0
 80060f4:	6078      	str	r0, [r7, #4]
 80060f6:	460b      	mov	r3, r1
 80060f8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80060fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	da0f      	bge.n	8006122 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006102:	78fb      	ldrb	r3, [r7, #3]
 8006104:	f003 020f 	and.w	r2, r3, #15
 8006108:	4613      	mov	r3, r2
 800610a:	00db      	lsls	r3, r3, #3
 800610c:	4413      	add	r3, r2
 800610e:	009b      	lsls	r3, r3, #2
 8006110:	3338      	adds	r3, #56	; 0x38
 8006112:	687a      	ldr	r2, [r7, #4]
 8006114:	4413      	add	r3, r2
 8006116:	3304      	adds	r3, #4
 8006118:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2201      	movs	r2, #1
 800611e:	705a      	strb	r2, [r3, #1]
 8006120:	e00f      	b.n	8006142 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006122:	78fb      	ldrb	r3, [r7, #3]
 8006124:	f003 020f 	and.w	r2, r3, #15
 8006128:	4613      	mov	r3, r2
 800612a:	00db      	lsls	r3, r3, #3
 800612c:	4413      	add	r3, r2
 800612e:	009b      	lsls	r3, r3, #2
 8006130:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006134:	687a      	ldr	r2, [r7, #4]
 8006136:	4413      	add	r3, r2
 8006138:	3304      	adds	r3, #4
 800613a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2200      	movs	r2, #0
 8006140:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8006142:	78fb      	ldrb	r3, [r7, #3]
 8006144:	f003 030f 	and.w	r3, r3, #15
 8006148:	b2da      	uxtb	r2, r3
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006154:	2b01      	cmp	r3, #1
 8006156:	d101      	bne.n	800615c <HAL_PCD_EP_Close+0x6e>
 8006158:	2302      	movs	r3, #2
 800615a:	e00e      	b.n	800617a <HAL_PCD_EP_Close+0x8c>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2201      	movs	r2, #1
 8006160:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	68f9      	ldr	r1, [r7, #12]
 800616a:	4618      	mov	r0, r3
 800616c:	f002 fdb8 	bl	8008ce0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2200      	movs	r2, #0
 8006174:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8006178:	2300      	movs	r3, #0
}
 800617a:	4618      	mov	r0, r3
 800617c:	3710      	adds	r7, #16
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}

08006182 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006182:	b580      	push	{r7, lr}
 8006184:	b086      	sub	sp, #24
 8006186:	af00      	add	r7, sp, #0
 8006188:	60f8      	str	r0, [r7, #12]
 800618a:	607a      	str	r2, [r7, #4]
 800618c:	603b      	str	r3, [r7, #0]
 800618e:	460b      	mov	r3, r1
 8006190:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006192:	7afb      	ldrb	r3, [r7, #11]
 8006194:	f003 020f 	and.w	r2, r3, #15
 8006198:	4613      	mov	r3, r2
 800619a:	00db      	lsls	r3, r3, #3
 800619c:	4413      	add	r3, r2
 800619e:	009b      	lsls	r3, r3, #2
 80061a0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80061a4:	68fa      	ldr	r2, [r7, #12]
 80061a6:	4413      	add	r3, r2
 80061a8:	3304      	adds	r3, #4
 80061aa:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80061ac:	697b      	ldr	r3, [r7, #20]
 80061ae:	687a      	ldr	r2, [r7, #4]
 80061b0:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	683a      	ldr	r2, [r7, #0]
 80061b6:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	2200      	movs	r2, #0
 80061bc:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	2200      	movs	r2, #0
 80061c2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80061c4:	7afb      	ldrb	r3, [r7, #11]
 80061c6:	f003 030f 	and.w	r3, r3, #15
 80061ca:	b2da      	uxtb	r2, r3
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	691b      	ldr	r3, [r3, #16]
 80061d4:	2b01      	cmp	r3, #1
 80061d6:	d102      	bne.n	80061de <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80061d8:	687a      	ldr	r2, [r7, #4]
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80061de:	7afb      	ldrb	r3, [r7, #11]
 80061e0:	f003 030f 	and.w	r3, r3, #15
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d109      	bne.n	80061fc <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	6818      	ldr	r0, [r3, #0]
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	691b      	ldr	r3, [r3, #16]
 80061f0:	b2db      	uxtb	r3, r3
 80061f2:	461a      	mov	r2, r3
 80061f4:	6979      	ldr	r1, [r7, #20]
 80061f6:	f003 f897 	bl	8009328 <USB_EP0StartXfer>
 80061fa:	e008      	b.n	800620e <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	6818      	ldr	r0, [r3, #0]
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	691b      	ldr	r3, [r3, #16]
 8006204:	b2db      	uxtb	r3, r3
 8006206:	461a      	mov	r2, r3
 8006208:	6979      	ldr	r1, [r7, #20]
 800620a:	f002 fe45 	bl	8008e98 <USB_EPStartXfer>
  }

  return HAL_OK;
 800620e:	2300      	movs	r3, #0
}
 8006210:	4618      	mov	r0, r3
 8006212:	3718      	adds	r7, #24
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}

08006218 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006218:	b480      	push	{r7}
 800621a:	b083      	sub	sp, #12
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
 8006220:	460b      	mov	r3, r1
 8006222:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006224:	78fb      	ldrb	r3, [r7, #3]
 8006226:	f003 020f 	and.w	r2, r3, #15
 800622a:	6879      	ldr	r1, [r7, #4]
 800622c:	4613      	mov	r3, r2
 800622e:	00db      	lsls	r3, r3, #3
 8006230:	4413      	add	r3, r2
 8006232:	009b      	lsls	r3, r3, #2
 8006234:	440b      	add	r3, r1
 8006236:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 800623a:	681b      	ldr	r3, [r3, #0]
}
 800623c:	4618      	mov	r0, r3
 800623e:	370c      	adds	r7, #12
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr

08006248 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b086      	sub	sp, #24
 800624c:	af00      	add	r7, sp, #0
 800624e:	60f8      	str	r0, [r7, #12]
 8006250:	607a      	str	r2, [r7, #4]
 8006252:	603b      	str	r3, [r7, #0]
 8006254:	460b      	mov	r3, r1
 8006256:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006258:	7afb      	ldrb	r3, [r7, #11]
 800625a:	f003 020f 	and.w	r2, r3, #15
 800625e:	4613      	mov	r3, r2
 8006260:	00db      	lsls	r3, r3, #3
 8006262:	4413      	add	r3, r2
 8006264:	009b      	lsls	r3, r3, #2
 8006266:	3338      	adds	r3, #56	; 0x38
 8006268:	68fa      	ldr	r2, [r7, #12]
 800626a:	4413      	add	r3, r2
 800626c:	3304      	adds	r3, #4
 800626e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006270:	697b      	ldr	r3, [r7, #20]
 8006272:	687a      	ldr	r2, [r7, #4]
 8006274:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	683a      	ldr	r2, [r7, #0]
 800627a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	2200      	movs	r2, #0
 8006280:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	2201      	movs	r2, #1
 8006286:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006288:	7afb      	ldrb	r3, [r7, #11]
 800628a:	f003 030f 	and.w	r3, r3, #15
 800628e:	b2da      	uxtb	r2, r3
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	691b      	ldr	r3, [r3, #16]
 8006298:	2b01      	cmp	r3, #1
 800629a:	d102      	bne.n	80062a2 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800629c:	687a      	ldr	r2, [r7, #4]
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80062a2:	7afb      	ldrb	r3, [r7, #11]
 80062a4:	f003 030f 	and.w	r3, r3, #15
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d109      	bne.n	80062c0 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	6818      	ldr	r0, [r3, #0]
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	691b      	ldr	r3, [r3, #16]
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	461a      	mov	r2, r3
 80062b8:	6979      	ldr	r1, [r7, #20]
 80062ba:	f003 f835 	bl	8009328 <USB_EP0StartXfer>
 80062be:	e008      	b.n	80062d2 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	6818      	ldr	r0, [r3, #0]
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	691b      	ldr	r3, [r3, #16]
 80062c8:	b2db      	uxtb	r3, r3
 80062ca:	461a      	mov	r2, r3
 80062cc:	6979      	ldr	r1, [r7, #20]
 80062ce:	f002 fde3 	bl	8008e98 <USB_EPStartXfer>
  }

  return HAL_OK;
 80062d2:	2300      	movs	r3, #0
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	3718      	adds	r7, #24
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}

080062dc <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b084      	sub	sp, #16
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
 80062e4:	460b      	mov	r3, r1
 80062e6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80062e8:	78fb      	ldrb	r3, [r7, #3]
 80062ea:	f003 020f 	and.w	r2, r3, #15
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	429a      	cmp	r2, r3
 80062f4:	d901      	bls.n	80062fa <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80062f6:	2301      	movs	r3, #1
 80062f8:	e050      	b.n	800639c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80062fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	da0f      	bge.n	8006322 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006302:	78fb      	ldrb	r3, [r7, #3]
 8006304:	f003 020f 	and.w	r2, r3, #15
 8006308:	4613      	mov	r3, r2
 800630a:	00db      	lsls	r3, r3, #3
 800630c:	4413      	add	r3, r2
 800630e:	009b      	lsls	r3, r3, #2
 8006310:	3338      	adds	r3, #56	; 0x38
 8006312:	687a      	ldr	r2, [r7, #4]
 8006314:	4413      	add	r3, r2
 8006316:	3304      	adds	r3, #4
 8006318:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	2201      	movs	r2, #1
 800631e:	705a      	strb	r2, [r3, #1]
 8006320:	e00d      	b.n	800633e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006322:	78fa      	ldrb	r2, [r7, #3]
 8006324:	4613      	mov	r3, r2
 8006326:	00db      	lsls	r3, r3, #3
 8006328:	4413      	add	r3, r2
 800632a:	009b      	lsls	r3, r3, #2
 800632c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006330:	687a      	ldr	r2, [r7, #4]
 8006332:	4413      	add	r3, r2
 8006334:	3304      	adds	r3, #4
 8006336:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	2200      	movs	r2, #0
 800633c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2201      	movs	r2, #1
 8006342:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006344:	78fb      	ldrb	r3, [r7, #3]
 8006346:	f003 030f 	and.w	r3, r3, #15
 800634a:	b2da      	uxtb	r2, r3
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006356:	2b01      	cmp	r3, #1
 8006358:	d101      	bne.n	800635e <HAL_PCD_EP_SetStall+0x82>
 800635a:	2302      	movs	r3, #2
 800635c:	e01e      	b.n	800639c <HAL_PCD_EP_SetStall+0xc0>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2201      	movs	r2, #1
 8006362:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	68f9      	ldr	r1, [r7, #12]
 800636c:	4618      	mov	r0, r3
 800636e:	f003 fa73 	bl	8009858 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006372:	78fb      	ldrb	r3, [r7, #3]
 8006374:	f003 030f 	and.w	r3, r3, #15
 8006378:	2b00      	cmp	r3, #0
 800637a:	d10a      	bne.n	8006392 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6818      	ldr	r0, [r3, #0]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	691b      	ldr	r3, [r3, #16]
 8006384:	b2d9      	uxtb	r1, r3
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800638c:	461a      	mov	r2, r3
 800638e:	f003 fc63 	bl	8009c58 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2200      	movs	r2, #0
 8006396:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800639a:	2300      	movs	r3, #0
}
 800639c:	4618      	mov	r0, r3
 800639e:	3710      	adds	r7, #16
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd80      	pop	{r7, pc}

080063a4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b084      	sub	sp, #16
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
 80063ac:	460b      	mov	r3, r1
 80063ae:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80063b0:	78fb      	ldrb	r3, [r7, #3]
 80063b2:	f003 020f 	and.w	r2, r3, #15
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	429a      	cmp	r2, r3
 80063bc:	d901      	bls.n	80063c2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80063be:	2301      	movs	r3, #1
 80063c0:	e042      	b.n	8006448 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80063c2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	da0f      	bge.n	80063ea <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80063ca:	78fb      	ldrb	r3, [r7, #3]
 80063cc:	f003 020f 	and.w	r2, r3, #15
 80063d0:	4613      	mov	r3, r2
 80063d2:	00db      	lsls	r3, r3, #3
 80063d4:	4413      	add	r3, r2
 80063d6:	009b      	lsls	r3, r3, #2
 80063d8:	3338      	adds	r3, #56	; 0x38
 80063da:	687a      	ldr	r2, [r7, #4]
 80063dc:	4413      	add	r3, r2
 80063de:	3304      	adds	r3, #4
 80063e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	2201      	movs	r2, #1
 80063e6:	705a      	strb	r2, [r3, #1]
 80063e8:	e00f      	b.n	800640a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80063ea:	78fb      	ldrb	r3, [r7, #3]
 80063ec:	f003 020f 	and.w	r2, r3, #15
 80063f0:	4613      	mov	r3, r2
 80063f2:	00db      	lsls	r3, r3, #3
 80063f4:	4413      	add	r3, r2
 80063f6:	009b      	lsls	r3, r3, #2
 80063f8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80063fc:	687a      	ldr	r2, [r7, #4]
 80063fe:	4413      	add	r3, r2
 8006400:	3304      	adds	r3, #4
 8006402:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2200      	movs	r2, #0
 8006408:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	2200      	movs	r2, #0
 800640e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006410:	78fb      	ldrb	r3, [r7, #3]
 8006412:	f003 030f 	and.w	r3, r3, #15
 8006416:	b2da      	uxtb	r2, r3
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006422:	2b01      	cmp	r3, #1
 8006424:	d101      	bne.n	800642a <HAL_PCD_EP_ClrStall+0x86>
 8006426:	2302      	movs	r3, #2
 8006428:	e00e      	b.n	8006448 <HAL_PCD_EP_ClrStall+0xa4>
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2201      	movs	r2, #1
 800642e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	68f9      	ldr	r1, [r7, #12]
 8006438:	4618      	mov	r0, r3
 800643a:	f003 fa7b 	bl	8009934 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2200      	movs	r2, #0
 8006442:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8006446:	2300      	movs	r3, #0
}
 8006448:	4618      	mov	r0, r3
 800644a:	3710      	adds	r7, #16
 800644c:	46bd      	mov	sp, r7
 800644e:	bd80      	pop	{r7, pc}

08006450 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b084      	sub	sp, #16
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
 8006458:	460b      	mov	r3, r1
 800645a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800645c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006460:	2b00      	cmp	r3, #0
 8006462:	da0c      	bge.n	800647e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006464:	78fb      	ldrb	r3, [r7, #3]
 8006466:	f003 020f 	and.w	r2, r3, #15
 800646a:	4613      	mov	r3, r2
 800646c:	00db      	lsls	r3, r3, #3
 800646e:	4413      	add	r3, r2
 8006470:	009b      	lsls	r3, r3, #2
 8006472:	3338      	adds	r3, #56	; 0x38
 8006474:	687a      	ldr	r2, [r7, #4]
 8006476:	4413      	add	r3, r2
 8006478:	3304      	adds	r3, #4
 800647a:	60fb      	str	r3, [r7, #12]
 800647c:	e00c      	b.n	8006498 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800647e:	78fb      	ldrb	r3, [r7, #3]
 8006480:	f003 020f 	and.w	r2, r3, #15
 8006484:	4613      	mov	r3, r2
 8006486:	00db      	lsls	r3, r3, #3
 8006488:	4413      	add	r3, r2
 800648a:	009b      	lsls	r3, r3, #2
 800648c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006490:	687a      	ldr	r2, [r7, #4]
 8006492:	4413      	add	r3, r2
 8006494:	3304      	adds	r3, #4
 8006496:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	68f9      	ldr	r1, [r7, #12]
 800649e:	4618      	mov	r0, r3
 80064a0:	f003 f89a 	bl	80095d8 <USB_EPStopXfer>
 80064a4:	4603      	mov	r3, r0
 80064a6:	72fb      	strb	r3, [r7, #11]

  return ret;
 80064a8:	7afb      	ldrb	r3, [r7, #11]
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3710      	adds	r7, #16
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}

080064b2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80064b2:	b580      	push	{r7, lr}
 80064b4:	b08a      	sub	sp, #40	; 0x28
 80064b6:	af02      	add	r7, sp, #8
 80064b8:	6078      	str	r0, [r7, #4]
 80064ba:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064c2:	697b      	ldr	r3, [r7, #20]
 80064c4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80064c6:	683a      	ldr	r2, [r7, #0]
 80064c8:	4613      	mov	r3, r2
 80064ca:	00db      	lsls	r3, r3, #3
 80064cc:	4413      	add	r3, r2
 80064ce:	009b      	lsls	r3, r3, #2
 80064d0:	3338      	adds	r3, #56	; 0x38
 80064d2:	687a      	ldr	r2, [r7, #4]
 80064d4:	4413      	add	r3, r2
 80064d6:	3304      	adds	r3, #4
 80064d8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	6a1a      	ldr	r2, [r3, #32]
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	699b      	ldr	r3, [r3, #24]
 80064e2:	429a      	cmp	r2, r3
 80064e4:	d901      	bls.n	80064ea <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80064e6:	2301      	movs	r3, #1
 80064e8:	e06c      	b.n	80065c4 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	699a      	ldr	r2, [r3, #24]
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	6a1b      	ldr	r3, [r3, #32]
 80064f2:	1ad3      	subs	r3, r2, r3
 80064f4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	68db      	ldr	r3, [r3, #12]
 80064fa:	69fa      	ldr	r2, [r7, #28]
 80064fc:	429a      	cmp	r2, r3
 80064fe:	d902      	bls.n	8006506 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	68db      	ldr	r3, [r3, #12]
 8006504:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006506:	69fb      	ldr	r3, [r7, #28]
 8006508:	3303      	adds	r3, #3
 800650a:	089b      	lsrs	r3, r3, #2
 800650c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800650e:	e02b      	b.n	8006568 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	699a      	ldr	r2, [r3, #24]
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	6a1b      	ldr	r3, [r3, #32]
 8006518:	1ad3      	subs	r3, r2, r3
 800651a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	68db      	ldr	r3, [r3, #12]
 8006520:	69fa      	ldr	r2, [r7, #28]
 8006522:	429a      	cmp	r2, r3
 8006524:	d902      	bls.n	800652c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	68db      	ldr	r3, [r3, #12]
 800652a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800652c:	69fb      	ldr	r3, [r7, #28]
 800652e:	3303      	adds	r3, #3
 8006530:	089b      	lsrs	r3, r3, #2
 8006532:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	6919      	ldr	r1, [r3, #16]
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	b2da      	uxtb	r2, r3
 800653c:	69fb      	ldr	r3, [r7, #28]
 800653e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006544:	b2db      	uxtb	r3, r3
 8006546:	9300      	str	r3, [sp, #0]
 8006548:	4603      	mov	r3, r0
 800654a:	6978      	ldr	r0, [r7, #20]
 800654c:	f003 f8ee 	bl	800972c <USB_WritePacket>

    ep->xfer_buff  += len;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	691a      	ldr	r2, [r3, #16]
 8006554:	69fb      	ldr	r3, [r7, #28]
 8006556:	441a      	add	r2, r3
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	6a1a      	ldr	r2, [r3, #32]
 8006560:	69fb      	ldr	r3, [r7, #28]
 8006562:	441a      	add	r2, r3
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	015a      	lsls	r2, r3, #5
 800656c:	693b      	ldr	r3, [r7, #16]
 800656e:	4413      	add	r3, r2
 8006570:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006574:	699b      	ldr	r3, [r3, #24]
 8006576:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006578:	69ba      	ldr	r2, [r7, #24]
 800657a:	429a      	cmp	r2, r3
 800657c:	d809      	bhi.n	8006592 <PCD_WriteEmptyTxFifo+0xe0>
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	6a1a      	ldr	r2, [r3, #32]
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006586:	429a      	cmp	r2, r3
 8006588:	d203      	bcs.n	8006592 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	699b      	ldr	r3, [r3, #24]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d1be      	bne.n	8006510 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	699a      	ldr	r2, [r3, #24]
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6a1b      	ldr	r3, [r3, #32]
 800659a:	429a      	cmp	r2, r3
 800659c:	d811      	bhi.n	80065c2 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	f003 030f 	and.w	r3, r3, #15
 80065a4:	2201      	movs	r2, #1
 80065a6:	fa02 f303 	lsl.w	r3, r2, r3
 80065aa:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80065ac:	693b      	ldr	r3, [r7, #16]
 80065ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	43db      	mvns	r3, r3
 80065b8:	6939      	ldr	r1, [r7, #16]
 80065ba:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80065be:	4013      	ands	r3, r2
 80065c0:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80065c2:	2300      	movs	r3, #0
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3720      	adds	r7, #32
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}

080065cc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b088      	sub	sp, #32
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
 80065d4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065dc:	69fb      	ldr	r3, [r7, #28]
 80065de:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80065e0:	69fb      	ldr	r3, [r7, #28]
 80065e2:	333c      	adds	r3, #60	; 0x3c
 80065e4:	3304      	adds	r3, #4
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	015a      	lsls	r2, r3, #5
 80065ee:	69bb      	ldr	r3, [r7, #24]
 80065f0:	4413      	add	r3, r2
 80065f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065f6:	689b      	ldr	r3, [r3, #8]
 80065f8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	691b      	ldr	r3, [r3, #16]
 80065fe:	2b01      	cmp	r3, #1
 8006600:	d17b      	bne.n	80066fa <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006602:	693b      	ldr	r3, [r7, #16]
 8006604:	f003 0308 	and.w	r3, r3, #8
 8006608:	2b00      	cmp	r3, #0
 800660a:	d015      	beq.n	8006638 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800660c:	697b      	ldr	r3, [r7, #20]
 800660e:	4a61      	ldr	r2, [pc, #388]	; (8006794 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006610:	4293      	cmp	r3, r2
 8006612:	f240 80b9 	bls.w	8006788 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800661c:	2b00      	cmp	r3, #0
 800661e:	f000 80b3 	beq.w	8006788 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	015a      	lsls	r2, r3, #5
 8006626:	69bb      	ldr	r3, [r7, #24]
 8006628:	4413      	add	r3, r2
 800662a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800662e:	461a      	mov	r2, r3
 8006630:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006634:	6093      	str	r3, [r2, #8]
 8006636:	e0a7      	b.n	8006788 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006638:	693b      	ldr	r3, [r7, #16]
 800663a:	f003 0320 	and.w	r3, r3, #32
 800663e:	2b00      	cmp	r3, #0
 8006640:	d009      	beq.n	8006656 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	015a      	lsls	r2, r3, #5
 8006646:	69bb      	ldr	r3, [r7, #24]
 8006648:	4413      	add	r3, r2
 800664a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800664e:	461a      	mov	r2, r3
 8006650:	2320      	movs	r3, #32
 8006652:	6093      	str	r3, [r2, #8]
 8006654:	e098      	b.n	8006788 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006656:	693b      	ldr	r3, [r7, #16]
 8006658:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800665c:	2b00      	cmp	r3, #0
 800665e:	f040 8093 	bne.w	8006788 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	4a4b      	ldr	r2, [pc, #300]	; (8006794 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d90f      	bls.n	800668a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006670:	2b00      	cmp	r3, #0
 8006672:	d00a      	beq.n	800668a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	015a      	lsls	r2, r3, #5
 8006678:	69bb      	ldr	r3, [r7, #24]
 800667a:	4413      	add	r3, r2
 800667c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006680:	461a      	mov	r2, r3
 8006682:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006686:	6093      	str	r3, [r2, #8]
 8006688:	e07e      	b.n	8006788 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800668a:	683a      	ldr	r2, [r7, #0]
 800668c:	4613      	mov	r3, r2
 800668e:	00db      	lsls	r3, r3, #3
 8006690:	4413      	add	r3, r2
 8006692:	009b      	lsls	r3, r3, #2
 8006694:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006698:	687a      	ldr	r2, [r7, #4]
 800669a:	4413      	add	r3, r2
 800669c:	3304      	adds	r3, #4
 800669e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	69da      	ldr	r2, [r3, #28]
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	0159      	lsls	r1, r3, #5
 80066a8:	69bb      	ldr	r3, [r7, #24]
 80066aa:	440b      	add	r3, r1
 80066ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066b0:	691b      	ldr	r3, [r3, #16]
 80066b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80066b6:	1ad2      	subs	r2, r2, r3
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d114      	bne.n	80066ec <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	699b      	ldr	r3, [r3, #24]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d109      	bne.n	80066de <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6818      	ldr	r0, [r3, #0]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80066d4:	461a      	mov	r2, r3
 80066d6:	2101      	movs	r1, #1
 80066d8:	f003 fabe 	bl	8009c58 <USB_EP0_OutStart>
 80066dc:	e006      	b.n	80066ec <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	691a      	ldr	r2, [r3, #16]
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	6a1b      	ldr	r3, [r3, #32]
 80066e6:	441a      	add	r2, r3
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	b2db      	uxtb	r3, r3
 80066f0:	4619      	mov	r1, r3
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f008 fa20 	bl	800eb38 <HAL_PCD_DataOutStageCallback>
 80066f8:	e046      	b.n	8006788 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	4a26      	ldr	r2, [pc, #152]	; (8006798 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d124      	bne.n	800674c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006708:	2b00      	cmp	r3, #0
 800670a:	d00a      	beq.n	8006722 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	015a      	lsls	r2, r3, #5
 8006710:	69bb      	ldr	r3, [r7, #24]
 8006712:	4413      	add	r3, r2
 8006714:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006718:	461a      	mov	r2, r3
 800671a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800671e:	6093      	str	r3, [r2, #8]
 8006720:	e032      	b.n	8006788 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	f003 0320 	and.w	r3, r3, #32
 8006728:	2b00      	cmp	r3, #0
 800672a:	d008      	beq.n	800673e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	015a      	lsls	r2, r3, #5
 8006730:	69bb      	ldr	r3, [r7, #24]
 8006732:	4413      	add	r3, r2
 8006734:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006738:	461a      	mov	r2, r3
 800673a:	2320      	movs	r3, #32
 800673c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	b2db      	uxtb	r3, r3
 8006742:	4619      	mov	r1, r3
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	f008 f9f7 	bl	800eb38 <HAL_PCD_DataOutStageCallback>
 800674a:	e01d      	b.n	8006788 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d114      	bne.n	800677c <PCD_EP_OutXfrComplete_int+0x1b0>
 8006752:	6879      	ldr	r1, [r7, #4]
 8006754:	683a      	ldr	r2, [r7, #0]
 8006756:	4613      	mov	r3, r2
 8006758:	00db      	lsls	r3, r3, #3
 800675a:	4413      	add	r3, r2
 800675c:	009b      	lsls	r3, r3, #2
 800675e:	440b      	add	r3, r1
 8006760:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d108      	bne.n	800677c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6818      	ldr	r0, [r3, #0]
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006774:	461a      	mov	r2, r3
 8006776:	2100      	movs	r1, #0
 8006778:	f003 fa6e 	bl	8009c58 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	b2db      	uxtb	r3, r3
 8006780:	4619      	mov	r1, r3
 8006782:	6878      	ldr	r0, [r7, #4]
 8006784:	f008 f9d8 	bl	800eb38 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006788:	2300      	movs	r3, #0
}
 800678a:	4618      	mov	r0, r3
 800678c:	3720      	adds	r7, #32
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}
 8006792:	bf00      	nop
 8006794:	4f54300a 	.word	0x4f54300a
 8006798:	4f54310a 	.word	0x4f54310a

0800679c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b086      	sub	sp, #24
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
 80067a4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	333c      	adds	r3, #60	; 0x3c
 80067b4:	3304      	adds	r3, #4
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	015a      	lsls	r2, r3, #5
 80067be:	693b      	ldr	r3, [r7, #16]
 80067c0:	4413      	add	r3, r2
 80067c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	4a15      	ldr	r2, [pc, #84]	; (8006824 <PCD_EP_OutSetupPacket_int+0x88>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d90e      	bls.n	80067f0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d009      	beq.n	80067f0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	015a      	lsls	r2, r3, #5
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	4413      	add	r3, r2
 80067e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067e8:	461a      	mov	r2, r3
 80067ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80067ee:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80067f0:	6878      	ldr	r0, [r7, #4]
 80067f2:	f008 f98f 	bl	800eb14 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	4a0a      	ldr	r2, [pc, #40]	; (8006824 <PCD_EP_OutSetupPacket_int+0x88>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d90c      	bls.n	8006818 <PCD_EP_OutSetupPacket_int+0x7c>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	691b      	ldr	r3, [r3, #16]
 8006802:	2b01      	cmp	r3, #1
 8006804:	d108      	bne.n	8006818 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6818      	ldr	r0, [r3, #0]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006810:	461a      	mov	r2, r3
 8006812:	2101      	movs	r1, #1
 8006814:	f003 fa20 	bl	8009c58 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006818:	2300      	movs	r3, #0
}
 800681a:	4618      	mov	r0, r3
 800681c:	3718      	adds	r7, #24
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}
 8006822:	bf00      	nop
 8006824:	4f54300a 	.word	0x4f54300a

08006828 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006828:	b480      	push	{r7}
 800682a:	b085      	sub	sp, #20
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
 8006830:	460b      	mov	r3, r1
 8006832:	70fb      	strb	r3, [r7, #3]
 8006834:	4613      	mov	r3, r2
 8006836:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800683e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006840:	78fb      	ldrb	r3, [r7, #3]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d107      	bne.n	8006856 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006846:	883b      	ldrh	r3, [r7, #0]
 8006848:	0419      	lsls	r1, r3, #16
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	68ba      	ldr	r2, [r7, #8]
 8006850:	430a      	orrs	r2, r1
 8006852:	629a      	str	r2, [r3, #40]	; 0x28
 8006854:	e028      	b.n	80068a8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800685c:	0c1b      	lsrs	r3, r3, #16
 800685e:	68ba      	ldr	r2, [r7, #8]
 8006860:	4413      	add	r3, r2
 8006862:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006864:	2300      	movs	r3, #0
 8006866:	73fb      	strb	r3, [r7, #15]
 8006868:	e00d      	b.n	8006886 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681a      	ldr	r2, [r3, #0]
 800686e:	7bfb      	ldrb	r3, [r7, #15]
 8006870:	3340      	adds	r3, #64	; 0x40
 8006872:	009b      	lsls	r3, r3, #2
 8006874:	4413      	add	r3, r2
 8006876:	685b      	ldr	r3, [r3, #4]
 8006878:	0c1b      	lsrs	r3, r3, #16
 800687a:	68ba      	ldr	r2, [r7, #8]
 800687c:	4413      	add	r3, r2
 800687e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006880:	7bfb      	ldrb	r3, [r7, #15]
 8006882:	3301      	adds	r3, #1
 8006884:	73fb      	strb	r3, [r7, #15]
 8006886:	7bfa      	ldrb	r2, [r7, #15]
 8006888:	78fb      	ldrb	r3, [r7, #3]
 800688a:	3b01      	subs	r3, #1
 800688c:	429a      	cmp	r2, r3
 800688e:	d3ec      	bcc.n	800686a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006890:	883b      	ldrh	r3, [r7, #0]
 8006892:	0418      	lsls	r0, r3, #16
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6819      	ldr	r1, [r3, #0]
 8006898:	78fb      	ldrb	r3, [r7, #3]
 800689a:	3b01      	subs	r3, #1
 800689c:	68ba      	ldr	r2, [r7, #8]
 800689e:	4302      	orrs	r2, r0
 80068a0:	3340      	adds	r3, #64	; 0x40
 80068a2:	009b      	lsls	r3, r3, #2
 80068a4:	440b      	add	r3, r1
 80068a6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80068a8:	2300      	movs	r3, #0
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3714      	adds	r7, #20
 80068ae:	46bd      	mov	sp, r7
 80068b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b4:	4770      	bx	lr

080068b6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80068b6:	b480      	push	{r7}
 80068b8:	b083      	sub	sp, #12
 80068ba:	af00      	add	r7, sp, #0
 80068bc:	6078      	str	r0, [r7, #4]
 80068be:	460b      	mov	r3, r1
 80068c0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	887a      	ldrh	r2, [r7, #2]
 80068c8:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80068ca:	2300      	movs	r3, #0
}
 80068cc:	4618      	mov	r0, r3
 80068ce:	370c      	adds	r7, #12
 80068d0:	46bd      	mov	sp, r7
 80068d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d6:	4770      	bx	lr

080068d8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80068d8:	b480      	push	{r7}
 80068da:	b083      	sub	sp, #12
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
 80068e0:	460b      	mov	r3, r1
 80068e2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80068e4:	bf00      	nop
 80068e6:	370c      	adds	r7, #12
 80068e8:	46bd      	mov	sp, r7
 80068ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ee:	4770      	bx	lr

080068f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b086      	sub	sp, #24
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d101      	bne.n	8006902 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80068fe:	2301      	movs	r3, #1
 8006900:	e267      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f003 0301 	and.w	r3, r3, #1
 800690a:	2b00      	cmp	r3, #0
 800690c:	d075      	beq.n	80069fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800690e:	4b88      	ldr	r3, [pc, #544]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	f003 030c 	and.w	r3, r3, #12
 8006916:	2b04      	cmp	r3, #4
 8006918:	d00c      	beq.n	8006934 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800691a:	4b85      	ldr	r3, [pc, #532]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 800691c:	689b      	ldr	r3, [r3, #8]
 800691e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006922:	2b08      	cmp	r3, #8
 8006924:	d112      	bne.n	800694c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006926:	4b82      	ldr	r3, [pc, #520]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006928:	685b      	ldr	r3, [r3, #4]
 800692a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800692e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006932:	d10b      	bne.n	800694c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006934:	4b7e      	ldr	r3, [pc, #504]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800693c:	2b00      	cmp	r3, #0
 800693e:	d05b      	beq.n	80069f8 <HAL_RCC_OscConfig+0x108>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d157      	bne.n	80069f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006948:	2301      	movs	r3, #1
 800694a:	e242      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	685b      	ldr	r3, [r3, #4]
 8006950:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006954:	d106      	bne.n	8006964 <HAL_RCC_OscConfig+0x74>
 8006956:	4b76      	ldr	r3, [pc, #472]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a75      	ldr	r2, [pc, #468]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 800695c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006960:	6013      	str	r3, [r2, #0]
 8006962:	e01d      	b.n	80069a0 <HAL_RCC_OscConfig+0xb0>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	685b      	ldr	r3, [r3, #4]
 8006968:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800696c:	d10c      	bne.n	8006988 <HAL_RCC_OscConfig+0x98>
 800696e:	4b70      	ldr	r3, [pc, #448]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4a6f      	ldr	r2, [pc, #444]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006974:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006978:	6013      	str	r3, [r2, #0]
 800697a:	4b6d      	ldr	r3, [pc, #436]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4a6c      	ldr	r2, [pc, #432]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006980:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006984:	6013      	str	r3, [r2, #0]
 8006986:	e00b      	b.n	80069a0 <HAL_RCC_OscConfig+0xb0>
 8006988:	4b69      	ldr	r3, [pc, #420]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	4a68      	ldr	r2, [pc, #416]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 800698e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006992:	6013      	str	r3, [r2, #0]
 8006994:	4b66      	ldr	r3, [pc, #408]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	4a65      	ldr	r2, [pc, #404]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 800699a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800699e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d013      	beq.n	80069d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069a8:	f7fc fcc0 	bl	800332c <HAL_GetTick>
 80069ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80069ae:	e008      	b.n	80069c2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80069b0:	f7fc fcbc 	bl	800332c <HAL_GetTick>
 80069b4:	4602      	mov	r2, r0
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	1ad3      	subs	r3, r2, r3
 80069ba:	2b64      	cmp	r3, #100	; 0x64
 80069bc:	d901      	bls.n	80069c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80069be:	2303      	movs	r3, #3
 80069c0:	e207      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80069c2:	4b5b      	ldr	r3, [pc, #364]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d0f0      	beq.n	80069b0 <HAL_RCC_OscConfig+0xc0>
 80069ce:	e014      	b.n	80069fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069d0:	f7fc fcac 	bl	800332c <HAL_GetTick>
 80069d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80069d6:	e008      	b.n	80069ea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80069d8:	f7fc fca8 	bl	800332c <HAL_GetTick>
 80069dc:	4602      	mov	r2, r0
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	1ad3      	subs	r3, r2, r3
 80069e2:	2b64      	cmp	r3, #100	; 0x64
 80069e4:	d901      	bls.n	80069ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80069e6:	2303      	movs	r3, #3
 80069e8:	e1f3      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80069ea:	4b51      	ldr	r3, [pc, #324]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d1f0      	bne.n	80069d8 <HAL_RCC_OscConfig+0xe8>
 80069f6:	e000      	b.n	80069fa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80069f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f003 0302 	and.w	r3, r3, #2
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d063      	beq.n	8006ace <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006a06:	4b4a      	ldr	r3, [pc, #296]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006a08:	689b      	ldr	r3, [r3, #8]
 8006a0a:	f003 030c 	and.w	r3, r3, #12
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d00b      	beq.n	8006a2a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006a12:	4b47      	ldr	r3, [pc, #284]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006a14:	689b      	ldr	r3, [r3, #8]
 8006a16:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006a1a:	2b08      	cmp	r3, #8
 8006a1c:	d11c      	bne.n	8006a58 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006a1e:	4b44      	ldr	r3, [pc, #272]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006a20:	685b      	ldr	r3, [r3, #4]
 8006a22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d116      	bne.n	8006a58 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006a2a:	4b41      	ldr	r3, [pc, #260]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f003 0302 	and.w	r3, r3, #2
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d005      	beq.n	8006a42 <HAL_RCC_OscConfig+0x152>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	68db      	ldr	r3, [r3, #12]
 8006a3a:	2b01      	cmp	r3, #1
 8006a3c:	d001      	beq.n	8006a42 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	e1c7      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a42:	4b3b      	ldr	r3, [pc, #236]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	691b      	ldr	r3, [r3, #16]
 8006a4e:	00db      	lsls	r3, r3, #3
 8006a50:	4937      	ldr	r1, [pc, #220]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006a52:	4313      	orrs	r3, r2
 8006a54:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006a56:	e03a      	b.n	8006ace <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	68db      	ldr	r3, [r3, #12]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d020      	beq.n	8006aa2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006a60:	4b34      	ldr	r3, [pc, #208]	; (8006b34 <HAL_RCC_OscConfig+0x244>)
 8006a62:	2201      	movs	r2, #1
 8006a64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a66:	f7fc fc61 	bl	800332c <HAL_GetTick>
 8006a6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a6c:	e008      	b.n	8006a80 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006a6e:	f7fc fc5d 	bl	800332c <HAL_GetTick>
 8006a72:	4602      	mov	r2, r0
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	1ad3      	subs	r3, r2, r3
 8006a78:	2b02      	cmp	r3, #2
 8006a7a:	d901      	bls.n	8006a80 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006a7c:	2303      	movs	r3, #3
 8006a7e:	e1a8      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a80:	4b2b      	ldr	r3, [pc, #172]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f003 0302 	and.w	r3, r3, #2
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d0f0      	beq.n	8006a6e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a8c:	4b28      	ldr	r3, [pc, #160]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	691b      	ldr	r3, [r3, #16]
 8006a98:	00db      	lsls	r3, r3, #3
 8006a9a:	4925      	ldr	r1, [pc, #148]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006a9c:	4313      	orrs	r3, r2
 8006a9e:	600b      	str	r3, [r1, #0]
 8006aa0:	e015      	b.n	8006ace <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006aa2:	4b24      	ldr	r3, [pc, #144]	; (8006b34 <HAL_RCC_OscConfig+0x244>)
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006aa8:	f7fc fc40 	bl	800332c <HAL_GetTick>
 8006aac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006aae:	e008      	b.n	8006ac2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006ab0:	f7fc fc3c 	bl	800332c <HAL_GetTick>
 8006ab4:	4602      	mov	r2, r0
 8006ab6:	693b      	ldr	r3, [r7, #16]
 8006ab8:	1ad3      	subs	r3, r2, r3
 8006aba:	2b02      	cmp	r3, #2
 8006abc:	d901      	bls.n	8006ac2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006abe:	2303      	movs	r3, #3
 8006ac0:	e187      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006ac2:	4b1b      	ldr	r3, [pc, #108]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f003 0302 	and.w	r3, r3, #2
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d1f0      	bne.n	8006ab0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f003 0308 	and.w	r3, r3, #8
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d036      	beq.n	8006b48 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	695b      	ldr	r3, [r3, #20]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d016      	beq.n	8006b10 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006ae2:	4b15      	ldr	r3, [pc, #84]	; (8006b38 <HAL_RCC_OscConfig+0x248>)
 8006ae4:	2201      	movs	r2, #1
 8006ae6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ae8:	f7fc fc20 	bl	800332c <HAL_GetTick>
 8006aec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006aee:	e008      	b.n	8006b02 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006af0:	f7fc fc1c 	bl	800332c <HAL_GetTick>
 8006af4:	4602      	mov	r2, r0
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	1ad3      	subs	r3, r2, r3
 8006afa:	2b02      	cmp	r3, #2
 8006afc:	d901      	bls.n	8006b02 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006afe:	2303      	movs	r3, #3
 8006b00:	e167      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b02:	4b0b      	ldr	r3, [pc, #44]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006b04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b06:	f003 0302 	and.w	r3, r3, #2
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d0f0      	beq.n	8006af0 <HAL_RCC_OscConfig+0x200>
 8006b0e:	e01b      	b.n	8006b48 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006b10:	4b09      	ldr	r3, [pc, #36]	; (8006b38 <HAL_RCC_OscConfig+0x248>)
 8006b12:	2200      	movs	r2, #0
 8006b14:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b16:	f7fc fc09 	bl	800332c <HAL_GetTick>
 8006b1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006b1c:	e00e      	b.n	8006b3c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006b1e:	f7fc fc05 	bl	800332c <HAL_GetTick>
 8006b22:	4602      	mov	r2, r0
 8006b24:	693b      	ldr	r3, [r7, #16]
 8006b26:	1ad3      	subs	r3, r2, r3
 8006b28:	2b02      	cmp	r3, #2
 8006b2a:	d907      	bls.n	8006b3c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006b2c:	2303      	movs	r3, #3
 8006b2e:	e150      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
 8006b30:	40023800 	.word	0x40023800
 8006b34:	42470000 	.word	0x42470000
 8006b38:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006b3c:	4b88      	ldr	r3, [pc, #544]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006b3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b40:	f003 0302 	and.w	r3, r3, #2
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d1ea      	bne.n	8006b1e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f003 0304 	and.w	r3, r3, #4
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	f000 8097 	beq.w	8006c84 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006b56:	2300      	movs	r3, #0
 8006b58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006b5a:	4b81      	ldr	r3, [pc, #516]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d10f      	bne.n	8006b86 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b66:	2300      	movs	r3, #0
 8006b68:	60bb      	str	r3, [r7, #8]
 8006b6a:	4b7d      	ldr	r3, [pc, #500]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b6e:	4a7c      	ldr	r2, [pc, #496]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006b70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b74:	6413      	str	r3, [r2, #64]	; 0x40
 8006b76:	4b7a      	ldr	r3, [pc, #488]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b7e:	60bb      	str	r3, [r7, #8]
 8006b80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006b82:	2301      	movs	r3, #1
 8006b84:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b86:	4b77      	ldr	r3, [pc, #476]	; (8006d64 <HAL_RCC_OscConfig+0x474>)
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d118      	bne.n	8006bc4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006b92:	4b74      	ldr	r3, [pc, #464]	; (8006d64 <HAL_RCC_OscConfig+0x474>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a73      	ldr	r2, [pc, #460]	; (8006d64 <HAL_RCC_OscConfig+0x474>)
 8006b98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006b9e:	f7fc fbc5 	bl	800332c <HAL_GetTick>
 8006ba2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ba4:	e008      	b.n	8006bb8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ba6:	f7fc fbc1 	bl	800332c <HAL_GetTick>
 8006baa:	4602      	mov	r2, r0
 8006bac:	693b      	ldr	r3, [r7, #16]
 8006bae:	1ad3      	subs	r3, r2, r3
 8006bb0:	2b02      	cmp	r3, #2
 8006bb2:	d901      	bls.n	8006bb8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006bb4:	2303      	movs	r3, #3
 8006bb6:	e10c      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006bb8:	4b6a      	ldr	r3, [pc, #424]	; (8006d64 <HAL_RCC_OscConfig+0x474>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d0f0      	beq.n	8006ba6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	689b      	ldr	r3, [r3, #8]
 8006bc8:	2b01      	cmp	r3, #1
 8006bca:	d106      	bne.n	8006bda <HAL_RCC_OscConfig+0x2ea>
 8006bcc:	4b64      	ldr	r3, [pc, #400]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006bce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bd0:	4a63      	ldr	r2, [pc, #396]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006bd2:	f043 0301 	orr.w	r3, r3, #1
 8006bd6:	6713      	str	r3, [r2, #112]	; 0x70
 8006bd8:	e01c      	b.n	8006c14 <HAL_RCC_OscConfig+0x324>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	2b05      	cmp	r3, #5
 8006be0:	d10c      	bne.n	8006bfc <HAL_RCC_OscConfig+0x30c>
 8006be2:	4b5f      	ldr	r3, [pc, #380]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006be4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006be6:	4a5e      	ldr	r2, [pc, #376]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006be8:	f043 0304 	orr.w	r3, r3, #4
 8006bec:	6713      	str	r3, [r2, #112]	; 0x70
 8006bee:	4b5c      	ldr	r3, [pc, #368]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006bf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bf2:	4a5b      	ldr	r2, [pc, #364]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006bf4:	f043 0301 	orr.w	r3, r3, #1
 8006bf8:	6713      	str	r3, [r2, #112]	; 0x70
 8006bfa:	e00b      	b.n	8006c14 <HAL_RCC_OscConfig+0x324>
 8006bfc:	4b58      	ldr	r3, [pc, #352]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006bfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c00:	4a57      	ldr	r2, [pc, #348]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006c02:	f023 0301 	bic.w	r3, r3, #1
 8006c06:	6713      	str	r3, [r2, #112]	; 0x70
 8006c08:	4b55      	ldr	r3, [pc, #340]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006c0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c0c:	4a54      	ldr	r2, [pc, #336]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006c0e:	f023 0304 	bic.w	r3, r3, #4
 8006c12:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	689b      	ldr	r3, [r3, #8]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d015      	beq.n	8006c48 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c1c:	f7fc fb86 	bl	800332c <HAL_GetTick>
 8006c20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c22:	e00a      	b.n	8006c3a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006c24:	f7fc fb82 	bl	800332c <HAL_GetTick>
 8006c28:	4602      	mov	r2, r0
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	1ad3      	subs	r3, r2, r3
 8006c2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d901      	bls.n	8006c3a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006c36:	2303      	movs	r3, #3
 8006c38:	e0cb      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c3a:	4b49      	ldr	r3, [pc, #292]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006c3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c3e:	f003 0302 	and.w	r3, r3, #2
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d0ee      	beq.n	8006c24 <HAL_RCC_OscConfig+0x334>
 8006c46:	e014      	b.n	8006c72 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006c48:	f7fc fb70 	bl	800332c <HAL_GetTick>
 8006c4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006c4e:	e00a      	b.n	8006c66 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006c50:	f7fc fb6c 	bl	800332c <HAL_GetTick>
 8006c54:	4602      	mov	r2, r0
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	1ad3      	subs	r3, r2, r3
 8006c5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d901      	bls.n	8006c66 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006c62:	2303      	movs	r3, #3
 8006c64:	e0b5      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006c66:	4b3e      	ldr	r3, [pc, #248]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006c68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c6a:	f003 0302 	and.w	r3, r3, #2
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d1ee      	bne.n	8006c50 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006c72:	7dfb      	ldrb	r3, [r7, #23]
 8006c74:	2b01      	cmp	r3, #1
 8006c76:	d105      	bne.n	8006c84 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c78:	4b39      	ldr	r3, [pc, #228]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c7c:	4a38      	ldr	r2, [pc, #224]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006c7e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006c82:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	699b      	ldr	r3, [r3, #24]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	f000 80a1 	beq.w	8006dd0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006c8e:	4b34      	ldr	r3, [pc, #208]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006c90:	689b      	ldr	r3, [r3, #8]
 8006c92:	f003 030c 	and.w	r3, r3, #12
 8006c96:	2b08      	cmp	r3, #8
 8006c98:	d05c      	beq.n	8006d54 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	699b      	ldr	r3, [r3, #24]
 8006c9e:	2b02      	cmp	r3, #2
 8006ca0:	d141      	bne.n	8006d26 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ca2:	4b31      	ldr	r3, [pc, #196]	; (8006d68 <HAL_RCC_OscConfig+0x478>)
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ca8:	f7fc fb40 	bl	800332c <HAL_GetTick>
 8006cac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006cae:	e008      	b.n	8006cc2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006cb0:	f7fc fb3c 	bl	800332c <HAL_GetTick>
 8006cb4:	4602      	mov	r2, r0
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	1ad3      	subs	r3, r2, r3
 8006cba:	2b02      	cmp	r3, #2
 8006cbc:	d901      	bls.n	8006cc2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006cbe:	2303      	movs	r3, #3
 8006cc0:	e087      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006cc2:	4b27      	ldr	r3, [pc, #156]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d1f0      	bne.n	8006cb0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	69da      	ldr	r2, [r3, #28]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6a1b      	ldr	r3, [r3, #32]
 8006cd6:	431a      	orrs	r2, r3
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cdc:	019b      	lsls	r3, r3, #6
 8006cde:	431a      	orrs	r2, r3
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ce4:	085b      	lsrs	r3, r3, #1
 8006ce6:	3b01      	subs	r3, #1
 8006ce8:	041b      	lsls	r3, r3, #16
 8006cea:	431a      	orrs	r2, r3
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cf0:	061b      	lsls	r3, r3, #24
 8006cf2:	491b      	ldr	r1, [pc, #108]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006cf4:	4313      	orrs	r3, r2
 8006cf6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006cf8:	4b1b      	ldr	r3, [pc, #108]	; (8006d68 <HAL_RCC_OscConfig+0x478>)
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cfe:	f7fc fb15 	bl	800332c <HAL_GetTick>
 8006d02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d04:	e008      	b.n	8006d18 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d06:	f7fc fb11 	bl	800332c <HAL_GetTick>
 8006d0a:	4602      	mov	r2, r0
 8006d0c:	693b      	ldr	r3, [r7, #16]
 8006d0e:	1ad3      	subs	r3, r2, r3
 8006d10:	2b02      	cmp	r3, #2
 8006d12:	d901      	bls.n	8006d18 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006d14:	2303      	movs	r3, #3
 8006d16:	e05c      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d18:	4b11      	ldr	r3, [pc, #68]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d0f0      	beq.n	8006d06 <HAL_RCC_OscConfig+0x416>
 8006d24:	e054      	b.n	8006dd0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d26:	4b10      	ldr	r3, [pc, #64]	; (8006d68 <HAL_RCC_OscConfig+0x478>)
 8006d28:	2200      	movs	r2, #0
 8006d2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d2c:	f7fc fafe 	bl	800332c <HAL_GetTick>
 8006d30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d32:	e008      	b.n	8006d46 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d34:	f7fc fafa 	bl	800332c <HAL_GetTick>
 8006d38:	4602      	mov	r2, r0
 8006d3a:	693b      	ldr	r3, [r7, #16]
 8006d3c:	1ad3      	subs	r3, r2, r3
 8006d3e:	2b02      	cmp	r3, #2
 8006d40:	d901      	bls.n	8006d46 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006d42:	2303      	movs	r3, #3
 8006d44:	e045      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d46:	4b06      	ldr	r3, [pc, #24]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d1f0      	bne.n	8006d34 <HAL_RCC_OscConfig+0x444>
 8006d52:	e03d      	b.n	8006dd0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	699b      	ldr	r3, [r3, #24]
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	d107      	bne.n	8006d6c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	e038      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
 8006d60:	40023800 	.word	0x40023800
 8006d64:	40007000 	.word	0x40007000
 8006d68:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006d6c:	4b1b      	ldr	r3, [pc, #108]	; (8006ddc <HAL_RCC_OscConfig+0x4ec>)
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	699b      	ldr	r3, [r3, #24]
 8006d76:	2b01      	cmp	r3, #1
 8006d78:	d028      	beq.n	8006dcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006d84:	429a      	cmp	r2, r3
 8006d86:	d121      	bne.n	8006dcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d92:	429a      	cmp	r2, r3
 8006d94:	d11a      	bne.n	8006dcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006d96:	68fa      	ldr	r2, [r7, #12]
 8006d98:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006d9c:	4013      	ands	r3, r2
 8006d9e:	687a      	ldr	r2, [r7, #4]
 8006da0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006da2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d111      	bne.n	8006dcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006db2:	085b      	lsrs	r3, r3, #1
 8006db4:	3b01      	subs	r3, #1
 8006db6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006db8:	429a      	cmp	r2, r3
 8006dba:	d107      	bne.n	8006dcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dc6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006dc8:	429a      	cmp	r2, r3
 8006dca:	d001      	beq.n	8006dd0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006dcc:	2301      	movs	r3, #1
 8006dce:	e000      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006dd0:	2300      	movs	r3, #0
}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	3718      	adds	r7, #24
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd80      	pop	{r7, pc}
 8006dda:	bf00      	nop
 8006ddc:	40023800 	.word	0x40023800

08006de0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b084      	sub	sp, #16
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
 8006de8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d101      	bne.n	8006df4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006df0:	2301      	movs	r3, #1
 8006df2:	e0cc      	b.n	8006f8e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006df4:	4b68      	ldr	r3, [pc, #416]	; (8006f98 <HAL_RCC_ClockConfig+0x1b8>)
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f003 0307 	and.w	r3, r3, #7
 8006dfc:	683a      	ldr	r2, [r7, #0]
 8006dfe:	429a      	cmp	r2, r3
 8006e00:	d90c      	bls.n	8006e1c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e02:	4b65      	ldr	r3, [pc, #404]	; (8006f98 <HAL_RCC_ClockConfig+0x1b8>)
 8006e04:	683a      	ldr	r2, [r7, #0]
 8006e06:	b2d2      	uxtb	r2, r2
 8006e08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e0a:	4b63      	ldr	r3, [pc, #396]	; (8006f98 <HAL_RCC_ClockConfig+0x1b8>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f003 0307 	and.w	r3, r3, #7
 8006e12:	683a      	ldr	r2, [r7, #0]
 8006e14:	429a      	cmp	r2, r3
 8006e16:	d001      	beq.n	8006e1c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006e18:	2301      	movs	r3, #1
 8006e1a:	e0b8      	b.n	8006f8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f003 0302 	and.w	r3, r3, #2
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d020      	beq.n	8006e6a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f003 0304 	and.w	r3, r3, #4
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d005      	beq.n	8006e40 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006e34:	4b59      	ldr	r3, [pc, #356]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006e36:	689b      	ldr	r3, [r3, #8]
 8006e38:	4a58      	ldr	r2, [pc, #352]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006e3a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006e3e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f003 0308 	and.w	r3, r3, #8
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d005      	beq.n	8006e58 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006e4c:	4b53      	ldr	r3, [pc, #332]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006e4e:	689b      	ldr	r3, [r3, #8]
 8006e50:	4a52      	ldr	r2, [pc, #328]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006e52:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006e56:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006e58:	4b50      	ldr	r3, [pc, #320]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006e5a:	689b      	ldr	r3, [r3, #8]
 8006e5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	689b      	ldr	r3, [r3, #8]
 8006e64:	494d      	ldr	r1, [pc, #308]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006e66:	4313      	orrs	r3, r2
 8006e68:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f003 0301 	and.w	r3, r3, #1
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d044      	beq.n	8006f00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	685b      	ldr	r3, [r3, #4]
 8006e7a:	2b01      	cmp	r3, #1
 8006e7c:	d107      	bne.n	8006e8e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e7e:	4b47      	ldr	r3, [pc, #284]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d119      	bne.n	8006ebe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	e07f      	b.n	8006f8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	685b      	ldr	r3, [r3, #4]
 8006e92:	2b02      	cmp	r3, #2
 8006e94:	d003      	beq.n	8006e9e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006e9a:	2b03      	cmp	r3, #3
 8006e9c:	d107      	bne.n	8006eae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e9e:	4b3f      	ldr	r3, [pc, #252]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d109      	bne.n	8006ebe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006eaa:	2301      	movs	r3, #1
 8006eac:	e06f      	b.n	8006f8e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006eae:	4b3b      	ldr	r3, [pc, #236]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f003 0302 	and.w	r3, r3, #2
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d101      	bne.n	8006ebe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	e067      	b.n	8006f8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006ebe:	4b37      	ldr	r3, [pc, #220]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006ec0:	689b      	ldr	r3, [r3, #8]
 8006ec2:	f023 0203 	bic.w	r2, r3, #3
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	685b      	ldr	r3, [r3, #4]
 8006eca:	4934      	ldr	r1, [pc, #208]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006ecc:	4313      	orrs	r3, r2
 8006ece:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006ed0:	f7fc fa2c 	bl	800332c <HAL_GetTick>
 8006ed4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ed6:	e00a      	b.n	8006eee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ed8:	f7fc fa28 	bl	800332c <HAL_GetTick>
 8006edc:	4602      	mov	r2, r0
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	1ad3      	subs	r3, r2, r3
 8006ee2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d901      	bls.n	8006eee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006eea:	2303      	movs	r3, #3
 8006eec:	e04f      	b.n	8006f8e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006eee:	4b2b      	ldr	r3, [pc, #172]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006ef0:	689b      	ldr	r3, [r3, #8]
 8006ef2:	f003 020c 	and.w	r2, r3, #12
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	009b      	lsls	r3, r3, #2
 8006efc:	429a      	cmp	r2, r3
 8006efe:	d1eb      	bne.n	8006ed8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006f00:	4b25      	ldr	r3, [pc, #148]	; (8006f98 <HAL_RCC_ClockConfig+0x1b8>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f003 0307 	and.w	r3, r3, #7
 8006f08:	683a      	ldr	r2, [r7, #0]
 8006f0a:	429a      	cmp	r2, r3
 8006f0c:	d20c      	bcs.n	8006f28 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f0e:	4b22      	ldr	r3, [pc, #136]	; (8006f98 <HAL_RCC_ClockConfig+0x1b8>)
 8006f10:	683a      	ldr	r2, [r7, #0]
 8006f12:	b2d2      	uxtb	r2, r2
 8006f14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f16:	4b20      	ldr	r3, [pc, #128]	; (8006f98 <HAL_RCC_ClockConfig+0x1b8>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f003 0307 	and.w	r3, r3, #7
 8006f1e:	683a      	ldr	r2, [r7, #0]
 8006f20:	429a      	cmp	r2, r3
 8006f22:	d001      	beq.n	8006f28 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006f24:	2301      	movs	r3, #1
 8006f26:	e032      	b.n	8006f8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f003 0304 	and.w	r3, r3, #4
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d008      	beq.n	8006f46 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006f34:	4b19      	ldr	r3, [pc, #100]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	68db      	ldr	r3, [r3, #12]
 8006f40:	4916      	ldr	r1, [pc, #88]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006f42:	4313      	orrs	r3, r2
 8006f44:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f003 0308 	and.w	r3, r3, #8
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d009      	beq.n	8006f66 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006f52:	4b12      	ldr	r3, [pc, #72]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006f54:	689b      	ldr	r3, [r3, #8]
 8006f56:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	691b      	ldr	r3, [r3, #16]
 8006f5e:	00db      	lsls	r3, r3, #3
 8006f60:	490e      	ldr	r1, [pc, #56]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006f62:	4313      	orrs	r3, r2
 8006f64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006f66:	f000 f821 	bl	8006fac <HAL_RCC_GetSysClockFreq>
 8006f6a:	4602      	mov	r2, r0
 8006f6c:	4b0b      	ldr	r3, [pc, #44]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006f6e:	689b      	ldr	r3, [r3, #8]
 8006f70:	091b      	lsrs	r3, r3, #4
 8006f72:	f003 030f 	and.w	r3, r3, #15
 8006f76:	490a      	ldr	r1, [pc, #40]	; (8006fa0 <HAL_RCC_ClockConfig+0x1c0>)
 8006f78:	5ccb      	ldrb	r3, [r1, r3]
 8006f7a:	fa22 f303 	lsr.w	r3, r2, r3
 8006f7e:	4a09      	ldr	r2, [pc, #36]	; (8006fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8006f80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006f82:	4b09      	ldr	r3, [pc, #36]	; (8006fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4618      	mov	r0, r3
 8006f88:	f7fc f98c 	bl	80032a4 <HAL_InitTick>

  return HAL_OK;
 8006f8c:	2300      	movs	r3, #0
}
 8006f8e:	4618      	mov	r0, r3
 8006f90:	3710      	adds	r7, #16
 8006f92:	46bd      	mov	sp, r7
 8006f94:	bd80      	pop	{r7, pc}
 8006f96:	bf00      	nop
 8006f98:	40023c00 	.word	0x40023c00
 8006f9c:	40023800 	.word	0x40023800
 8006fa0:	080120ec 	.word	0x080120ec
 8006fa4:	20000000 	.word	0x20000000
 8006fa8:	20000024 	.word	0x20000024

08006fac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006fac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006fb0:	b090      	sub	sp, #64	; 0x40
 8006fb2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	637b      	str	r3, [r7, #52]	; 0x34
 8006fb8:	2300      	movs	r3, #0
 8006fba:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006fc4:	4b59      	ldr	r3, [pc, #356]	; (800712c <HAL_RCC_GetSysClockFreq+0x180>)
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	f003 030c 	and.w	r3, r3, #12
 8006fcc:	2b08      	cmp	r3, #8
 8006fce:	d00d      	beq.n	8006fec <HAL_RCC_GetSysClockFreq+0x40>
 8006fd0:	2b08      	cmp	r3, #8
 8006fd2:	f200 80a1 	bhi.w	8007118 <HAL_RCC_GetSysClockFreq+0x16c>
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d002      	beq.n	8006fe0 <HAL_RCC_GetSysClockFreq+0x34>
 8006fda:	2b04      	cmp	r3, #4
 8006fdc:	d003      	beq.n	8006fe6 <HAL_RCC_GetSysClockFreq+0x3a>
 8006fde:	e09b      	b.n	8007118 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006fe0:	4b53      	ldr	r3, [pc, #332]	; (8007130 <HAL_RCC_GetSysClockFreq+0x184>)
 8006fe2:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8006fe4:	e09b      	b.n	800711e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006fe6:	4b53      	ldr	r3, [pc, #332]	; (8007134 <HAL_RCC_GetSysClockFreq+0x188>)
 8006fe8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006fea:	e098      	b.n	800711e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006fec:	4b4f      	ldr	r3, [pc, #316]	; (800712c <HAL_RCC_GetSysClockFreq+0x180>)
 8006fee:	685b      	ldr	r3, [r3, #4]
 8006ff0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006ff4:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006ff6:	4b4d      	ldr	r3, [pc, #308]	; (800712c <HAL_RCC_GetSysClockFreq+0x180>)
 8006ff8:	685b      	ldr	r3, [r3, #4]
 8006ffa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d028      	beq.n	8007054 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007002:	4b4a      	ldr	r3, [pc, #296]	; (800712c <HAL_RCC_GetSysClockFreq+0x180>)
 8007004:	685b      	ldr	r3, [r3, #4]
 8007006:	099b      	lsrs	r3, r3, #6
 8007008:	2200      	movs	r2, #0
 800700a:	623b      	str	r3, [r7, #32]
 800700c:	627a      	str	r2, [r7, #36]	; 0x24
 800700e:	6a3b      	ldr	r3, [r7, #32]
 8007010:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8007014:	2100      	movs	r1, #0
 8007016:	4b47      	ldr	r3, [pc, #284]	; (8007134 <HAL_RCC_GetSysClockFreq+0x188>)
 8007018:	fb03 f201 	mul.w	r2, r3, r1
 800701c:	2300      	movs	r3, #0
 800701e:	fb00 f303 	mul.w	r3, r0, r3
 8007022:	4413      	add	r3, r2
 8007024:	4a43      	ldr	r2, [pc, #268]	; (8007134 <HAL_RCC_GetSysClockFreq+0x188>)
 8007026:	fba0 1202 	umull	r1, r2, r0, r2
 800702a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800702c:	460a      	mov	r2, r1
 800702e:	62ba      	str	r2, [r7, #40]	; 0x28
 8007030:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007032:	4413      	add	r3, r2
 8007034:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007036:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007038:	2200      	movs	r2, #0
 800703a:	61bb      	str	r3, [r7, #24]
 800703c:	61fa      	str	r2, [r7, #28]
 800703e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007042:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8007046:	f7f9 fe07 	bl	8000c58 <__aeabi_uldivmod>
 800704a:	4602      	mov	r2, r0
 800704c:	460b      	mov	r3, r1
 800704e:	4613      	mov	r3, r2
 8007050:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007052:	e053      	b.n	80070fc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007054:	4b35      	ldr	r3, [pc, #212]	; (800712c <HAL_RCC_GetSysClockFreq+0x180>)
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	099b      	lsrs	r3, r3, #6
 800705a:	2200      	movs	r2, #0
 800705c:	613b      	str	r3, [r7, #16]
 800705e:	617a      	str	r2, [r7, #20]
 8007060:	693b      	ldr	r3, [r7, #16]
 8007062:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007066:	f04f 0b00 	mov.w	fp, #0
 800706a:	4652      	mov	r2, sl
 800706c:	465b      	mov	r3, fp
 800706e:	f04f 0000 	mov.w	r0, #0
 8007072:	f04f 0100 	mov.w	r1, #0
 8007076:	0159      	lsls	r1, r3, #5
 8007078:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800707c:	0150      	lsls	r0, r2, #5
 800707e:	4602      	mov	r2, r0
 8007080:	460b      	mov	r3, r1
 8007082:	ebb2 080a 	subs.w	r8, r2, sl
 8007086:	eb63 090b 	sbc.w	r9, r3, fp
 800708a:	f04f 0200 	mov.w	r2, #0
 800708e:	f04f 0300 	mov.w	r3, #0
 8007092:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007096:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800709a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800709e:	ebb2 0408 	subs.w	r4, r2, r8
 80070a2:	eb63 0509 	sbc.w	r5, r3, r9
 80070a6:	f04f 0200 	mov.w	r2, #0
 80070aa:	f04f 0300 	mov.w	r3, #0
 80070ae:	00eb      	lsls	r3, r5, #3
 80070b0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80070b4:	00e2      	lsls	r2, r4, #3
 80070b6:	4614      	mov	r4, r2
 80070b8:	461d      	mov	r5, r3
 80070ba:	eb14 030a 	adds.w	r3, r4, sl
 80070be:	603b      	str	r3, [r7, #0]
 80070c0:	eb45 030b 	adc.w	r3, r5, fp
 80070c4:	607b      	str	r3, [r7, #4]
 80070c6:	f04f 0200 	mov.w	r2, #0
 80070ca:	f04f 0300 	mov.w	r3, #0
 80070ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80070d2:	4629      	mov	r1, r5
 80070d4:	028b      	lsls	r3, r1, #10
 80070d6:	4621      	mov	r1, r4
 80070d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80070dc:	4621      	mov	r1, r4
 80070de:	028a      	lsls	r2, r1, #10
 80070e0:	4610      	mov	r0, r2
 80070e2:	4619      	mov	r1, r3
 80070e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070e6:	2200      	movs	r2, #0
 80070e8:	60bb      	str	r3, [r7, #8]
 80070ea:	60fa      	str	r2, [r7, #12]
 80070ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80070f0:	f7f9 fdb2 	bl	8000c58 <__aeabi_uldivmod>
 80070f4:	4602      	mov	r2, r0
 80070f6:	460b      	mov	r3, r1
 80070f8:	4613      	mov	r3, r2
 80070fa:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80070fc:	4b0b      	ldr	r3, [pc, #44]	; (800712c <HAL_RCC_GetSysClockFreq+0x180>)
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	0c1b      	lsrs	r3, r3, #16
 8007102:	f003 0303 	and.w	r3, r3, #3
 8007106:	3301      	adds	r3, #1
 8007108:	005b      	lsls	r3, r3, #1
 800710a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800710c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800710e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007110:	fbb2 f3f3 	udiv	r3, r2, r3
 8007114:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8007116:	e002      	b.n	800711e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007118:	4b05      	ldr	r3, [pc, #20]	; (8007130 <HAL_RCC_GetSysClockFreq+0x184>)
 800711a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800711c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800711e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8007120:	4618      	mov	r0, r3
 8007122:	3740      	adds	r7, #64	; 0x40
 8007124:	46bd      	mov	sp, r7
 8007126:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800712a:	bf00      	nop
 800712c:	40023800 	.word	0x40023800
 8007130:	00f42400 	.word	0x00f42400
 8007134:	017d7840 	.word	0x017d7840

08007138 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007138:	b480      	push	{r7}
 800713a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800713c:	4b03      	ldr	r3, [pc, #12]	; (800714c <HAL_RCC_GetHCLKFreq+0x14>)
 800713e:	681b      	ldr	r3, [r3, #0]
}
 8007140:	4618      	mov	r0, r3
 8007142:	46bd      	mov	sp, r7
 8007144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007148:	4770      	bx	lr
 800714a:	bf00      	nop
 800714c:	20000000 	.word	0x20000000

08007150 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007154:	f7ff fff0 	bl	8007138 <HAL_RCC_GetHCLKFreq>
 8007158:	4602      	mov	r2, r0
 800715a:	4b05      	ldr	r3, [pc, #20]	; (8007170 <HAL_RCC_GetPCLK1Freq+0x20>)
 800715c:	689b      	ldr	r3, [r3, #8]
 800715e:	0a9b      	lsrs	r3, r3, #10
 8007160:	f003 0307 	and.w	r3, r3, #7
 8007164:	4903      	ldr	r1, [pc, #12]	; (8007174 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007166:	5ccb      	ldrb	r3, [r1, r3]
 8007168:	fa22 f303 	lsr.w	r3, r2, r3
}
 800716c:	4618      	mov	r0, r3
 800716e:	bd80      	pop	{r7, pc}
 8007170:	40023800 	.word	0x40023800
 8007174:	080120fc 	.word	0x080120fc

08007178 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800717c:	f7ff ffdc 	bl	8007138 <HAL_RCC_GetHCLKFreq>
 8007180:	4602      	mov	r2, r0
 8007182:	4b05      	ldr	r3, [pc, #20]	; (8007198 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007184:	689b      	ldr	r3, [r3, #8]
 8007186:	0b5b      	lsrs	r3, r3, #13
 8007188:	f003 0307 	and.w	r3, r3, #7
 800718c:	4903      	ldr	r1, [pc, #12]	; (800719c <HAL_RCC_GetPCLK2Freq+0x24>)
 800718e:	5ccb      	ldrb	r3, [r1, r3]
 8007190:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007194:	4618      	mov	r0, r3
 8007196:	bd80      	pop	{r7, pc}
 8007198:	40023800 	.word	0x40023800
 800719c:	080120fc 	.word	0x080120fc

080071a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80071a0:	b580      	push	{r7, lr}
 80071a2:	b082      	sub	sp, #8
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d101      	bne.n	80071b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80071ae:	2301      	movs	r3, #1
 80071b0:	e041      	b.n	8007236 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071b8:	b2db      	uxtb	r3, r3
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d106      	bne.n	80071cc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2200      	movs	r2, #0
 80071c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80071c6:	6878      	ldr	r0, [r7, #4]
 80071c8:	f7fa fdd8 	bl	8001d7c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2202      	movs	r2, #2
 80071d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681a      	ldr	r2, [r3, #0]
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	3304      	adds	r3, #4
 80071dc:	4619      	mov	r1, r3
 80071de:	4610      	mov	r0, r2
 80071e0:	f000 f9a0 	bl	8007524 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2201      	movs	r2, #1
 80071e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2201      	movs	r2, #1
 80071f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2201      	movs	r2, #1
 80071f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2201      	movs	r2, #1
 8007200:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2201      	movs	r2, #1
 8007208:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2201      	movs	r2, #1
 8007210:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2201      	movs	r2, #1
 8007218:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2201      	movs	r2, #1
 8007220:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2201      	movs	r2, #1
 8007228:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2201      	movs	r2, #1
 8007230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007234:	2300      	movs	r3, #0
}
 8007236:	4618      	mov	r0, r3
 8007238:	3708      	adds	r7, #8
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}
	...

08007240 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007240:	b580      	push	{r7, lr}
 8007242:	b084      	sub	sp, #16
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
 8007248:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d109      	bne.n	8007264 <HAL_TIM_PWM_Start+0x24>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007256:	b2db      	uxtb	r3, r3
 8007258:	2b01      	cmp	r3, #1
 800725a:	bf14      	ite	ne
 800725c:	2301      	movne	r3, #1
 800725e:	2300      	moveq	r3, #0
 8007260:	b2db      	uxtb	r3, r3
 8007262:	e022      	b.n	80072aa <HAL_TIM_PWM_Start+0x6a>
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	2b04      	cmp	r3, #4
 8007268:	d109      	bne.n	800727e <HAL_TIM_PWM_Start+0x3e>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007270:	b2db      	uxtb	r3, r3
 8007272:	2b01      	cmp	r3, #1
 8007274:	bf14      	ite	ne
 8007276:	2301      	movne	r3, #1
 8007278:	2300      	moveq	r3, #0
 800727a:	b2db      	uxtb	r3, r3
 800727c:	e015      	b.n	80072aa <HAL_TIM_PWM_Start+0x6a>
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	2b08      	cmp	r3, #8
 8007282:	d109      	bne.n	8007298 <HAL_TIM_PWM_Start+0x58>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800728a:	b2db      	uxtb	r3, r3
 800728c:	2b01      	cmp	r3, #1
 800728e:	bf14      	ite	ne
 8007290:	2301      	movne	r3, #1
 8007292:	2300      	moveq	r3, #0
 8007294:	b2db      	uxtb	r3, r3
 8007296:	e008      	b.n	80072aa <HAL_TIM_PWM_Start+0x6a>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800729e:	b2db      	uxtb	r3, r3
 80072a0:	2b01      	cmp	r3, #1
 80072a2:	bf14      	ite	ne
 80072a4:	2301      	movne	r3, #1
 80072a6:	2300      	moveq	r3, #0
 80072a8:	b2db      	uxtb	r3, r3
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d001      	beq.n	80072b2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80072ae:	2301      	movs	r3, #1
 80072b0:	e068      	b.n	8007384 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d104      	bne.n	80072c2 <HAL_TIM_PWM_Start+0x82>
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2202      	movs	r2, #2
 80072bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80072c0:	e013      	b.n	80072ea <HAL_TIM_PWM_Start+0xaa>
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	2b04      	cmp	r3, #4
 80072c6:	d104      	bne.n	80072d2 <HAL_TIM_PWM_Start+0x92>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2202      	movs	r2, #2
 80072cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80072d0:	e00b      	b.n	80072ea <HAL_TIM_PWM_Start+0xaa>
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	2b08      	cmp	r3, #8
 80072d6:	d104      	bne.n	80072e2 <HAL_TIM_PWM_Start+0xa2>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2202      	movs	r2, #2
 80072dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80072e0:	e003      	b.n	80072ea <HAL_TIM_PWM_Start+0xaa>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2202      	movs	r2, #2
 80072e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	2201      	movs	r2, #1
 80072f0:	6839      	ldr	r1, [r7, #0]
 80072f2:	4618      	mov	r0, r3
 80072f4:	f000 fb22 	bl	800793c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	4a23      	ldr	r2, [pc, #140]	; (800738c <HAL_TIM_PWM_Start+0x14c>)
 80072fe:	4293      	cmp	r3, r2
 8007300:	d107      	bne.n	8007312 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007310:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	4a1d      	ldr	r2, [pc, #116]	; (800738c <HAL_TIM_PWM_Start+0x14c>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d018      	beq.n	800734e <HAL_TIM_PWM_Start+0x10e>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007324:	d013      	beq.n	800734e <HAL_TIM_PWM_Start+0x10e>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4a19      	ldr	r2, [pc, #100]	; (8007390 <HAL_TIM_PWM_Start+0x150>)
 800732c:	4293      	cmp	r3, r2
 800732e:	d00e      	beq.n	800734e <HAL_TIM_PWM_Start+0x10e>
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	4a17      	ldr	r2, [pc, #92]	; (8007394 <HAL_TIM_PWM_Start+0x154>)
 8007336:	4293      	cmp	r3, r2
 8007338:	d009      	beq.n	800734e <HAL_TIM_PWM_Start+0x10e>
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	4a16      	ldr	r2, [pc, #88]	; (8007398 <HAL_TIM_PWM_Start+0x158>)
 8007340:	4293      	cmp	r3, r2
 8007342:	d004      	beq.n	800734e <HAL_TIM_PWM_Start+0x10e>
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	4a14      	ldr	r2, [pc, #80]	; (800739c <HAL_TIM_PWM_Start+0x15c>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d111      	bne.n	8007372 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	689b      	ldr	r3, [r3, #8]
 8007354:	f003 0307 	and.w	r3, r3, #7
 8007358:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	2b06      	cmp	r3, #6
 800735e:	d010      	beq.n	8007382 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	681a      	ldr	r2, [r3, #0]
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f042 0201 	orr.w	r2, r2, #1
 800736e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007370:	e007      	b.n	8007382 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	681a      	ldr	r2, [r3, #0]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f042 0201 	orr.w	r2, r2, #1
 8007380:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007382:	2300      	movs	r3, #0
}
 8007384:	4618      	mov	r0, r3
 8007386:	3710      	adds	r7, #16
 8007388:	46bd      	mov	sp, r7
 800738a:	bd80      	pop	{r7, pc}
 800738c:	40010000 	.word	0x40010000
 8007390:	40000400 	.word	0x40000400
 8007394:	40000800 	.word	0x40000800
 8007398:	40000c00 	.word	0x40000c00
 800739c:	40014000 	.word	0x40014000

080073a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b086      	sub	sp, #24
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	60f8      	str	r0, [r7, #12]
 80073a8:	60b9      	str	r1, [r7, #8]
 80073aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80073ac:	2300      	movs	r3, #0
 80073ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073b6:	2b01      	cmp	r3, #1
 80073b8:	d101      	bne.n	80073be <HAL_TIM_PWM_ConfigChannel+0x1e>
 80073ba:	2302      	movs	r3, #2
 80073bc:	e0ae      	b.n	800751c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	2201      	movs	r2, #1
 80073c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2b0c      	cmp	r3, #12
 80073ca:	f200 809f 	bhi.w	800750c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80073ce:	a201      	add	r2, pc, #4	; (adr r2, 80073d4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80073d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073d4:	08007409 	.word	0x08007409
 80073d8:	0800750d 	.word	0x0800750d
 80073dc:	0800750d 	.word	0x0800750d
 80073e0:	0800750d 	.word	0x0800750d
 80073e4:	08007449 	.word	0x08007449
 80073e8:	0800750d 	.word	0x0800750d
 80073ec:	0800750d 	.word	0x0800750d
 80073f0:	0800750d 	.word	0x0800750d
 80073f4:	0800748b 	.word	0x0800748b
 80073f8:	0800750d 	.word	0x0800750d
 80073fc:	0800750d 	.word	0x0800750d
 8007400:	0800750d 	.word	0x0800750d
 8007404:	080074cb 	.word	0x080074cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	68b9      	ldr	r1, [r7, #8]
 800740e:	4618      	mov	r0, r3
 8007410:	f000 f908 	bl	8007624 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	699a      	ldr	r2, [r3, #24]
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f042 0208 	orr.w	r2, r2, #8
 8007422:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	699a      	ldr	r2, [r3, #24]
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	f022 0204 	bic.w	r2, r2, #4
 8007432:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	6999      	ldr	r1, [r3, #24]
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	691a      	ldr	r2, [r3, #16]
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	430a      	orrs	r2, r1
 8007444:	619a      	str	r2, [r3, #24]
      break;
 8007446:	e064      	b.n	8007512 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	68b9      	ldr	r1, [r7, #8]
 800744e:	4618      	mov	r0, r3
 8007450:	f000 f94e 	bl	80076f0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	699a      	ldr	r2, [r3, #24]
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007462:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	699a      	ldr	r2, [r3, #24]
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007472:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	6999      	ldr	r1, [r3, #24]
 800747a:	68bb      	ldr	r3, [r7, #8]
 800747c:	691b      	ldr	r3, [r3, #16]
 800747e:	021a      	lsls	r2, r3, #8
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	430a      	orrs	r2, r1
 8007486:	619a      	str	r2, [r3, #24]
      break;
 8007488:	e043      	b.n	8007512 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	68b9      	ldr	r1, [r7, #8]
 8007490:	4618      	mov	r0, r3
 8007492:	f000 f999 	bl	80077c8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	69da      	ldr	r2, [r3, #28]
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f042 0208 	orr.w	r2, r2, #8
 80074a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	69da      	ldr	r2, [r3, #28]
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f022 0204 	bic.w	r2, r2, #4
 80074b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	69d9      	ldr	r1, [r3, #28]
 80074bc:	68bb      	ldr	r3, [r7, #8]
 80074be:	691a      	ldr	r2, [r3, #16]
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	430a      	orrs	r2, r1
 80074c6:	61da      	str	r2, [r3, #28]
      break;
 80074c8:	e023      	b.n	8007512 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	68b9      	ldr	r1, [r7, #8]
 80074d0:	4618      	mov	r0, r3
 80074d2:	f000 f9e3 	bl	800789c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	69da      	ldr	r2, [r3, #28]
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80074e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	69da      	ldr	r2, [r3, #28]
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	69d9      	ldr	r1, [r3, #28]
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	691b      	ldr	r3, [r3, #16]
 8007500:	021a      	lsls	r2, r3, #8
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	430a      	orrs	r2, r1
 8007508:	61da      	str	r2, [r3, #28]
      break;
 800750a:	e002      	b.n	8007512 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800750c:	2301      	movs	r3, #1
 800750e:	75fb      	strb	r3, [r7, #23]
      break;
 8007510:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	2200      	movs	r2, #0
 8007516:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800751a:	7dfb      	ldrb	r3, [r7, #23]
}
 800751c:	4618      	mov	r0, r3
 800751e:	3718      	adds	r7, #24
 8007520:	46bd      	mov	sp, r7
 8007522:	bd80      	pop	{r7, pc}

08007524 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007524:	b480      	push	{r7}
 8007526:	b085      	sub	sp, #20
 8007528:	af00      	add	r7, sp, #0
 800752a:	6078      	str	r0, [r7, #4]
 800752c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	4a34      	ldr	r2, [pc, #208]	; (8007608 <TIM_Base_SetConfig+0xe4>)
 8007538:	4293      	cmp	r3, r2
 800753a:	d00f      	beq.n	800755c <TIM_Base_SetConfig+0x38>
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007542:	d00b      	beq.n	800755c <TIM_Base_SetConfig+0x38>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	4a31      	ldr	r2, [pc, #196]	; (800760c <TIM_Base_SetConfig+0xe8>)
 8007548:	4293      	cmp	r3, r2
 800754a:	d007      	beq.n	800755c <TIM_Base_SetConfig+0x38>
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	4a30      	ldr	r2, [pc, #192]	; (8007610 <TIM_Base_SetConfig+0xec>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d003      	beq.n	800755c <TIM_Base_SetConfig+0x38>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	4a2f      	ldr	r2, [pc, #188]	; (8007614 <TIM_Base_SetConfig+0xf0>)
 8007558:	4293      	cmp	r3, r2
 800755a:	d108      	bne.n	800756e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007562:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	685b      	ldr	r3, [r3, #4]
 8007568:	68fa      	ldr	r2, [r7, #12]
 800756a:	4313      	orrs	r3, r2
 800756c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	4a25      	ldr	r2, [pc, #148]	; (8007608 <TIM_Base_SetConfig+0xe4>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d01b      	beq.n	80075ae <TIM_Base_SetConfig+0x8a>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800757c:	d017      	beq.n	80075ae <TIM_Base_SetConfig+0x8a>
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	4a22      	ldr	r2, [pc, #136]	; (800760c <TIM_Base_SetConfig+0xe8>)
 8007582:	4293      	cmp	r3, r2
 8007584:	d013      	beq.n	80075ae <TIM_Base_SetConfig+0x8a>
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	4a21      	ldr	r2, [pc, #132]	; (8007610 <TIM_Base_SetConfig+0xec>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d00f      	beq.n	80075ae <TIM_Base_SetConfig+0x8a>
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	4a20      	ldr	r2, [pc, #128]	; (8007614 <TIM_Base_SetConfig+0xf0>)
 8007592:	4293      	cmp	r3, r2
 8007594:	d00b      	beq.n	80075ae <TIM_Base_SetConfig+0x8a>
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	4a1f      	ldr	r2, [pc, #124]	; (8007618 <TIM_Base_SetConfig+0xf4>)
 800759a:	4293      	cmp	r3, r2
 800759c:	d007      	beq.n	80075ae <TIM_Base_SetConfig+0x8a>
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	4a1e      	ldr	r2, [pc, #120]	; (800761c <TIM_Base_SetConfig+0xf8>)
 80075a2:	4293      	cmp	r3, r2
 80075a4:	d003      	beq.n	80075ae <TIM_Base_SetConfig+0x8a>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	4a1d      	ldr	r2, [pc, #116]	; (8007620 <TIM_Base_SetConfig+0xfc>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d108      	bne.n	80075c0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80075b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80075b6:	683b      	ldr	r3, [r7, #0]
 80075b8:	68db      	ldr	r3, [r3, #12]
 80075ba:	68fa      	ldr	r2, [r7, #12]
 80075bc:	4313      	orrs	r3, r2
 80075be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	695b      	ldr	r3, [r3, #20]
 80075ca:	4313      	orrs	r3, r2
 80075cc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	68fa      	ldr	r2, [r7, #12]
 80075d2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	689a      	ldr	r2, [r3, #8]
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	681a      	ldr	r2, [r3, #0]
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	4a08      	ldr	r2, [pc, #32]	; (8007608 <TIM_Base_SetConfig+0xe4>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d103      	bne.n	80075f4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	691a      	ldr	r2, [r3, #16]
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2201      	movs	r2, #1
 80075f8:	615a      	str	r2, [r3, #20]
}
 80075fa:	bf00      	nop
 80075fc:	3714      	adds	r7, #20
 80075fe:	46bd      	mov	sp, r7
 8007600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007604:	4770      	bx	lr
 8007606:	bf00      	nop
 8007608:	40010000 	.word	0x40010000
 800760c:	40000400 	.word	0x40000400
 8007610:	40000800 	.word	0x40000800
 8007614:	40000c00 	.word	0x40000c00
 8007618:	40014000 	.word	0x40014000
 800761c:	40014400 	.word	0x40014400
 8007620:	40014800 	.word	0x40014800

08007624 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007624:	b480      	push	{r7}
 8007626:	b087      	sub	sp, #28
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
 800762c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6a1b      	ldr	r3, [r3, #32]
 8007632:	f023 0201 	bic.w	r2, r3, #1
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6a1b      	ldr	r3, [r3, #32]
 800763e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	685b      	ldr	r3, [r3, #4]
 8007644:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	699b      	ldr	r3, [r3, #24]
 800764a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007652:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	f023 0303 	bic.w	r3, r3, #3
 800765a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	68fa      	ldr	r2, [r7, #12]
 8007662:	4313      	orrs	r3, r2
 8007664:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007666:	697b      	ldr	r3, [r7, #20]
 8007668:	f023 0302 	bic.w	r3, r3, #2
 800766c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	689b      	ldr	r3, [r3, #8]
 8007672:	697a      	ldr	r2, [r7, #20]
 8007674:	4313      	orrs	r3, r2
 8007676:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	4a1c      	ldr	r2, [pc, #112]	; (80076ec <TIM_OC1_SetConfig+0xc8>)
 800767c:	4293      	cmp	r3, r2
 800767e:	d10c      	bne.n	800769a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007680:	697b      	ldr	r3, [r7, #20]
 8007682:	f023 0308 	bic.w	r3, r3, #8
 8007686:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	68db      	ldr	r3, [r3, #12]
 800768c:	697a      	ldr	r2, [r7, #20]
 800768e:	4313      	orrs	r3, r2
 8007690:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	f023 0304 	bic.w	r3, r3, #4
 8007698:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	4a13      	ldr	r2, [pc, #76]	; (80076ec <TIM_OC1_SetConfig+0xc8>)
 800769e:	4293      	cmp	r3, r2
 80076a0:	d111      	bne.n	80076c6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80076a8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80076aa:	693b      	ldr	r3, [r7, #16]
 80076ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80076b0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	695b      	ldr	r3, [r3, #20]
 80076b6:	693a      	ldr	r2, [r7, #16]
 80076b8:	4313      	orrs	r3, r2
 80076ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	699b      	ldr	r3, [r3, #24]
 80076c0:	693a      	ldr	r2, [r7, #16]
 80076c2:	4313      	orrs	r3, r2
 80076c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	693a      	ldr	r2, [r7, #16]
 80076ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	68fa      	ldr	r2, [r7, #12]
 80076d0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	685a      	ldr	r2, [r3, #4]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	697a      	ldr	r2, [r7, #20]
 80076de:	621a      	str	r2, [r3, #32]
}
 80076e0:	bf00      	nop
 80076e2:	371c      	adds	r7, #28
 80076e4:	46bd      	mov	sp, r7
 80076e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ea:	4770      	bx	lr
 80076ec:	40010000 	.word	0x40010000

080076f0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80076f0:	b480      	push	{r7}
 80076f2:	b087      	sub	sp, #28
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
 80076f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6a1b      	ldr	r3, [r3, #32]
 80076fe:	f023 0210 	bic.w	r2, r3, #16
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6a1b      	ldr	r3, [r3, #32]
 800770a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	685b      	ldr	r3, [r3, #4]
 8007710:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	699b      	ldr	r3, [r3, #24]
 8007716:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800771e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007726:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	021b      	lsls	r3, r3, #8
 800772e:	68fa      	ldr	r2, [r7, #12]
 8007730:	4313      	orrs	r3, r2
 8007732:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007734:	697b      	ldr	r3, [r7, #20]
 8007736:	f023 0320 	bic.w	r3, r3, #32
 800773a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	689b      	ldr	r3, [r3, #8]
 8007740:	011b      	lsls	r3, r3, #4
 8007742:	697a      	ldr	r2, [r7, #20]
 8007744:	4313      	orrs	r3, r2
 8007746:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	4a1e      	ldr	r2, [pc, #120]	; (80077c4 <TIM_OC2_SetConfig+0xd4>)
 800774c:	4293      	cmp	r3, r2
 800774e:	d10d      	bne.n	800776c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007750:	697b      	ldr	r3, [r7, #20]
 8007752:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007756:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	68db      	ldr	r3, [r3, #12]
 800775c:	011b      	lsls	r3, r3, #4
 800775e:	697a      	ldr	r2, [r7, #20]
 8007760:	4313      	orrs	r3, r2
 8007762:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007764:	697b      	ldr	r3, [r7, #20]
 8007766:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800776a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	4a15      	ldr	r2, [pc, #84]	; (80077c4 <TIM_OC2_SetConfig+0xd4>)
 8007770:	4293      	cmp	r3, r2
 8007772:	d113      	bne.n	800779c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007774:	693b      	ldr	r3, [r7, #16]
 8007776:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800777a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800777c:	693b      	ldr	r3, [r7, #16]
 800777e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007782:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	695b      	ldr	r3, [r3, #20]
 8007788:	009b      	lsls	r3, r3, #2
 800778a:	693a      	ldr	r2, [r7, #16]
 800778c:	4313      	orrs	r3, r2
 800778e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	699b      	ldr	r3, [r3, #24]
 8007794:	009b      	lsls	r3, r3, #2
 8007796:	693a      	ldr	r2, [r7, #16]
 8007798:	4313      	orrs	r3, r2
 800779a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	693a      	ldr	r2, [r7, #16]
 80077a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	68fa      	ldr	r2, [r7, #12]
 80077a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	685a      	ldr	r2, [r3, #4]
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	697a      	ldr	r2, [r7, #20]
 80077b4:	621a      	str	r2, [r3, #32]
}
 80077b6:	bf00      	nop
 80077b8:	371c      	adds	r7, #28
 80077ba:	46bd      	mov	sp, r7
 80077bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c0:	4770      	bx	lr
 80077c2:	bf00      	nop
 80077c4:	40010000 	.word	0x40010000

080077c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80077c8:	b480      	push	{r7}
 80077ca:	b087      	sub	sp, #28
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
 80077d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6a1b      	ldr	r3, [r3, #32]
 80077d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6a1b      	ldr	r3, [r3, #32]
 80077e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	685b      	ldr	r3, [r3, #4]
 80077e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	69db      	ldr	r3, [r3, #28]
 80077ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	f023 0303 	bic.w	r3, r3, #3
 80077fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	68fa      	ldr	r2, [r7, #12]
 8007806:	4313      	orrs	r3, r2
 8007808:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007810:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007812:	683b      	ldr	r3, [r7, #0]
 8007814:	689b      	ldr	r3, [r3, #8]
 8007816:	021b      	lsls	r3, r3, #8
 8007818:	697a      	ldr	r2, [r7, #20]
 800781a:	4313      	orrs	r3, r2
 800781c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	4a1d      	ldr	r2, [pc, #116]	; (8007898 <TIM_OC3_SetConfig+0xd0>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d10d      	bne.n	8007842 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800782c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	68db      	ldr	r3, [r3, #12]
 8007832:	021b      	lsls	r3, r3, #8
 8007834:	697a      	ldr	r2, [r7, #20]
 8007836:	4313      	orrs	r3, r2
 8007838:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800783a:	697b      	ldr	r3, [r7, #20]
 800783c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007840:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	4a14      	ldr	r2, [pc, #80]	; (8007898 <TIM_OC3_SetConfig+0xd0>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d113      	bne.n	8007872 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800784a:	693b      	ldr	r3, [r7, #16]
 800784c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007850:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007852:	693b      	ldr	r3, [r7, #16]
 8007854:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007858:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	695b      	ldr	r3, [r3, #20]
 800785e:	011b      	lsls	r3, r3, #4
 8007860:	693a      	ldr	r2, [r7, #16]
 8007862:	4313      	orrs	r3, r2
 8007864:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007866:	683b      	ldr	r3, [r7, #0]
 8007868:	699b      	ldr	r3, [r3, #24]
 800786a:	011b      	lsls	r3, r3, #4
 800786c:	693a      	ldr	r2, [r7, #16]
 800786e:	4313      	orrs	r3, r2
 8007870:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	693a      	ldr	r2, [r7, #16]
 8007876:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	68fa      	ldr	r2, [r7, #12]
 800787c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800787e:	683b      	ldr	r3, [r7, #0]
 8007880:	685a      	ldr	r2, [r3, #4]
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	697a      	ldr	r2, [r7, #20]
 800788a:	621a      	str	r2, [r3, #32]
}
 800788c:	bf00      	nop
 800788e:	371c      	adds	r7, #28
 8007890:	46bd      	mov	sp, r7
 8007892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007896:	4770      	bx	lr
 8007898:	40010000 	.word	0x40010000

0800789c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800789c:	b480      	push	{r7}
 800789e:	b087      	sub	sp, #28
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
 80078a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6a1b      	ldr	r3, [r3, #32]
 80078aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6a1b      	ldr	r3, [r3, #32]
 80078b6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	685b      	ldr	r3, [r3, #4]
 80078bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	69db      	ldr	r3, [r3, #28]
 80078c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	021b      	lsls	r3, r3, #8
 80078da:	68fa      	ldr	r2, [r7, #12]
 80078dc:	4313      	orrs	r3, r2
 80078de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80078e0:	693b      	ldr	r3, [r7, #16]
 80078e2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80078e6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	689b      	ldr	r3, [r3, #8]
 80078ec:	031b      	lsls	r3, r3, #12
 80078ee:	693a      	ldr	r2, [r7, #16]
 80078f0:	4313      	orrs	r3, r2
 80078f2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	4a10      	ldr	r2, [pc, #64]	; (8007938 <TIM_OC4_SetConfig+0x9c>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d109      	bne.n	8007910 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80078fc:	697b      	ldr	r3, [r7, #20]
 80078fe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007902:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	695b      	ldr	r3, [r3, #20]
 8007908:	019b      	lsls	r3, r3, #6
 800790a:	697a      	ldr	r2, [r7, #20]
 800790c:	4313      	orrs	r3, r2
 800790e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	697a      	ldr	r2, [r7, #20]
 8007914:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	68fa      	ldr	r2, [r7, #12]
 800791a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	685a      	ldr	r2, [r3, #4]
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	693a      	ldr	r2, [r7, #16]
 8007928:	621a      	str	r2, [r3, #32]
}
 800792a:	bf00      	nop
 800792c:	371c      	adds	r7, #28
 800792e:	46bd      	mov	sp, r7
 8007930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007934:	4770      	bx	lr
 8007936:	bf00      	nop
 8007938:	40010000 	.word	0x40010000

0800793c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800793c:	b480      	push	{r7}
 800793e:	b087      	sub	sp, #28
 8007940:	af00      	add	r7, sp, #0
 8007942:	60f8      	str	r0, [r7, #12]
 8007944:	60b9      	str	r1, [r7, #8]
 8007946:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007948:	68bb      	ldr	r3, [r7, #8]
 800794a:	f003 031f 	and.w	r3, r3, #31
 800794e:	2201      	movs	r2, #1
 8007950:	fa02 f303 	lsl.w	r3, r2, r3
 8007954:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	6a1a      	ldr	r2, [r3, #32]
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	43db      	mvns	r3, r3
 800795e:	401a      	ands	r2, r3
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	6a1a      	ldr	r2, [r3, #32]
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	f003 031f 	and.w	r3, r3, #31
 800796e:	6879      	ldr	r1, [r7, #4]
 8007970:	fa01 f303 	lsl.w	r3, r1, r3
 8007974:	431a      	orrs	r2, r3
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	621a      	str	r2, [r3, #32]
}
 800797a:	bf00      	nop
 800797c:	371c      	adds	r7, #28
 800797e:	46bd      	mov	sp, r7
 8007980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007984:	4770      	bx	lr
	...

08007988 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007988:	b480      	push	{r7}
 800798a:	b085      	sub	sp, #20
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
 8007990:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007998:	2b01      	cmp	r3, #1
 800799a:	d101      	bne.n	80079a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800799c:	2302      	movs	r3, #2
 800799e:	e050      	b.n	8007a42 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2201      	movs	r2, #1
 80079a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2202      	movs	r2, #2
 80079ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	685b      	ldr	r3, [r3, #4]
 80079b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	689b      	ldr	r3, [r3, #8]
 80079be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	68fa      	ldr	r2, [r7, #12]
 80079ce:	4313      	orrs	r3, r2
 80079d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	68fa      	ldr	r2, [r7, #12]
 80079d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	4a1c      	ldr	r2, [pc, #112]	; (8007a50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d018      	beq.n	8007a16 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079ec:	d013      	beq.n	8007a16 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	4a18      	ldr	r2, [pc, #96]	; (8007a54 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d00e      	beq.n	8007a16 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	4a16      	ldr	r2, [pc, #88]	; (8007a58 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80079fe:	4293      	cmp	r3, r2
 8007a00:	d009      	beq.n	8007a16 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	4a15      	ldr	r2, [pc, #84]	; (8007a5c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	d004      	beq.n	8007a16 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	4a13      	ldr	r2, [pc, #76]	; (8007a60 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d10c      	bne.n	8007a30 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a1c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	685b      	ldr	r3, [r3, #4]
 8007a22:	68ba      	ldr	r2, [r7, #8]
 8007a24:	4313      	orrs	r3, r2
 8007a26:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	68ba      	ldr	r2, [r7, #8]
 8007a2e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	2201      	movs	r2, #1
 8007a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a40:	2300      	movs	r3, #0
}
 8007a42:	4618      	mov	r0, r3
 8007a44:	3714      	adds	r7, #20
 8007a46:	46bd      	mov	sp, r7
 8007a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4c:	4770      	bx	lr
 8007a4e:	bf00      	nop
 8007a50:	40010000 	.word	0x40010000
 8007a54:	40000400 	.word	0x40000400
 8007a58:	40000800 	.word	0x40000800
 8007a5c:	40000c00 	.word	0x40000c00
 8007a60:	40014000 	.word	0x40014000

08007a64 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b082      	sub	sp, #8
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d101      	bne.n	8007a76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007a72:	2301      	movs	r3, #1
 8007a74:	e03f      	b.n	8007af6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a7c:	b2db      	uxtb	r3, r3
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d106      	bne.n	8007a90 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	2200      	movs	r2, #0
 8007a86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007a8a:	6878      	ldr	r0, [r7, #4]
 8007a8c:	f7fa f9f2 	bl	8001e74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2224      	movs	r2, #36	; 0x24
 8007a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	68da      	ldr	r2, [r3, #12]
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007aa6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007aa8:	6878      	ldr	r0, [r7, #4]
 8007aaa:	f000 faa5 	bl	8007ff8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	691a      	ldr	r2, [r3, #16]
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007abc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	695a      	ldr	r2, [r3, #20]
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007acc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	68da      	ldr	r2, [r3, #12]
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007adc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2220      	movs	r2, #32
 8007ae8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2220      	movs	r2, #32
 8007af0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007af4:	2300      	movs	r3, #0
}
 8007af6:	4618      	mov	r0, r3
 8007af8:	3708      	adds	r7, #8
 8007afa:	46bd      	mov	sp, r7
 8007afc:	bd80      	pop	{r7, pc}

08007afe <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007afe:	b580      	push	{r7, lr}
 8007b00:	b084      	sub	sp, #16
 8007b02:	af00      	add	r7, sp, #0
 8007b04:	60f8      	str	r0, [r7, #12]
 8007b06:	60b9      	str	r1, [r7, #8]
 8007b08:	4613      	mov	r3, r2
 8007b0a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007b12:	b2db      	uxtb	r3, r3
 8007b14:	2b20      	cmp	r3, #32
 8007b16:	d11d      	bne.n	8007b54 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d002      	beq.n	8007b24 <HAL_UART_Receive_DMA+0x26>
 8007b1e:	88fb      	ldrh	r3, [r7, #6]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d101      	bne.n	8007b28 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007b24:	2301      	movs	r3, #1
 8007b26:	e016      	b.n	8007b56 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b2e:	2b01      	cmp	r3, #1
 8007b30:	d101      	bne.n	8007b36 <HAL_UART_Receive_DMA+0x38>
 8007b32:	2302      	movs	r3, #2
 8007b34:	e00f      	b.n	8007b56 <HAL_UART_Receive_DMA+0x58>
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	2201      	movs	r2, #1
 8007b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	2200      	movs	r2, #0
 8007b42:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007b44:	88fb      	ldrh	r3, [r7, #6]
 8007b46:	461a      	mov	r2, r3
 8007b48:	68b9      	ldr	r1, [r7, #8]
 8007b4a:	68f8      	ldr	r0, [r7, #12]
 8007b4c:	f000 f92a 	bl	8007da4 <UART_Start_Receive_DMA>
 8007b50:	4603      	mov	r3, r0
 8007b52:	e000      	b.n	8007b56 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007b54:	2302      	movs	r3, #2
  }
}
 8007b56:	4618      	mov	r0, r3
 8007b58:	3710      	adds	r7, #16
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	bd80      	pop	{r7, pc}

08007b5e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8007b5e:	b480      	push	{r7}
 8007b60:	b083      	sub	sp, #12
 8007b62:	af00      	add	r7, sp, #0
 8007b64:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007b66:	bf00      	nop
 8007b68:	370c      	adds	r7, #12
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b70:	4770      	bx	lr

08007b72 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007b72:	b480      	push	{r7}
 8007b74:	b083      	sub	sp, #12
 8007b76:	af00      	add	r7, sp, #0
 8007b78:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007b7a:	bf00      	nop
 8007b7c:	370c      	adds	r7, #12
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b84:	4770      	bx	lr

08007b86 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007b86:	b480      	push	{r7}
 8007b88:	b083      	sub	sp, #12
 8007b8a:	af00      	add	r7, sp, #0
 8007b8c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007b8e:	bf00      	nop
 8007b90:	370c      	adds	r7, #12
 8007b92:	46bd      	mov	sp, r7
 8007b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b98:	4770      	bx	lr

08007b9a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007b9a:	b480      	push	{r7}
 8007b9c:	b083      	sub	sp, #12
 8007b9e:	af00      	add	r7, sp, #0
 8007ba0:	6078      	str	r0, [r7, #4]
 8007ba2:	460b      	mov	r3, r1
 8007ba4:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007ba6:	bf00      	nop
 8007ba8:	370c      	adds	r7, #12
 8007baa:	46bd      	mov	sp, r7
 8007bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb0:	4770      	bx	lr

08007bb2 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007bb2:	b580      	push	{r7, lr}
 8007bb4:	b09c      	sub	sp, #112	; 0x70
 8007bb6:	af00      	add	r7, sp, #0
 8007bb8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bbe:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d172      	bne.n	8007cb4 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007bce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007bd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	330c      	adds	r3, #12
 8007bda:	64fb      	str	r3, [r7, #76]	; 0x4c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bdc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007bde:	e853 3f00 	ldrex	r3, [r3]
 8007be2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007be4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007be6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007bea:	66bb      	str	r3, [r7, #104]	; 0x68
 8007bec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	330c      	adds	r3, #12
 8007bf2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007bf4:	65ba      	str	r2, [r7, #88]	; 0x58
 8007bf6:	657b      	str	r3, [r7, #84]	; 0x54
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bf8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007bfa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007bfc:	e841 2300 	strex	r3, r2, [r1]
 8007c00:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007c02:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d1e5      	bne.n	8007bd4 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	3314      	adds	r3, #20
 8007c0e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c12:	e853 3f00 	ldrex	r3, [r3]
 8007c16:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007c18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c1a:	f023 0301 	bic.w	r3, r3, #1
 8007c1e:	667b      	str	r3, [r7, #100]	; 0x64
 8007c20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	3314      	adds	r3, #20
 8007c26:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007c28:	647a      	str	r2, [r7, #68]	; 0x44
 8007c2a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c2c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007c2e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007c30:	e841 2300 	strex	r3, r2, [r1]
 8007c34:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007c36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d1e5      	bne.n	8007c08 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007c3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	3314      	adds	r3, #20
 8007c42:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c46:	e853 3f00 	ldrex	r3, [r3]
 8007c4a:	623b      	str	r3, [r7, #32]
   return(result);
 8007c4c:	6a3b      	ldr	r3, [r7, #32]
 8007c4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c52:	663b      	str	r3, [r7, #96]	; 0x60
 8007c54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	3314      	adds	r3, #20
 8007c5a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8007c5c:	633a      	str	r2, [r7, #48]	; 0x30
 8007c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c60:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007c62:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c64:	e841 2300 	strex	r3, r2, [r1]
 8007c68:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007c6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d1e5      	bne.n	8007c3c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007c70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c72:	2220      	movs	r2, #32
 8007c74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c7c:	2b01      	cmp	r3, #1
 8007c7e:	d119      	bne.n	8007cb4 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	330c      	adds	r3, #12
 8007c86:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c88:	693b      	ldr	r3, [r7, #16]
 8007c8a:	e853 3f00 	ldrex	r3, [r3]
 8007c8e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	f023 0310 	bic.w	r3, r3, #16
 8007c96:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007c98:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	330c      	adds	r3, #12
 8007c9e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8007ca0:	61fa      	str	r2, [r7, #28]
 8007ca2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ca4:	69b9      	ldr	r1, [r7, #24]
 8007ca6:	69fa      	ldr	r2, [r7, #28]
 8007ca8:	e841 2300 	strex	r3, r2, [r1]
 8007cac:	617b      	str	r3, [r7, #20]
   return(result);
 8007cae:	697b      	ldr	r3, [r7, #20]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d1e5      	bne.n	8007c80 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007cb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007cb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cb8:	2b01      	cmp	r3, #1
 8007cba:	d106      	bne.n	8007cca <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007cbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007cbe:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007cc0:	4619      	mov	r1, r3
 8007cc2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007cc4:	f7ff ff69 	bl	8007b9a <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007cc8:	e002      	b.n	8007cd0 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8007cca:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007ccc:	f7ff ff47 	bl	8007b5e <HAL_UART_RxCpltCallback>
}
 8007cd0:	bf00      	nop
 8007cd2:	3770      	adds	r7, #112	; 0x70
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	bd80      	pop	{r7, pc}

08007cd8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b084      	sub	sp, #16
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ce4:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cea:	2b01      	cmp	r3, #1
 8007cec:	d108      	bne.n	8007d00 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007cf2:	085b      	lsrs	r3, r3, #1
 8007cf4:	b29b      	uxth	r3, r3
 8007cf6:	4619      	mov	r1, r3
 8007cf8:	68f8      	ldr	r0, [r7, #12]
 8007cfa:	f7ff ff4e 	bl	8007b9a <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007cfe:	e002      	b.n	8007d06 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8007d00:	68f8      	ldr	r0, [r7, #12]
 8007d02:	f7ff ff36 	bl	8007b72 <HAL_UART_RxHalfCpltCallback>
}
 8007d06:	bf00      	nop
 8007d08:	3710      	adds	r7, #16
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bd80      	pop	{r7, pc}

08007d0e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007d0e:	b580      	push	{r7, lr}
 8007d10:	b084      	sub	sp, #16
 8007d12:	af00      	add	r7, sp, #0
 8007d14:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007d16:	2300      	movs	r3, #0
 8007d18:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d1e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007d20:	68bb      	ldr	r3, [r7, #8]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	695b      	ldr	r3, [r3, #20]
 8007d26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d2a:	2b80      	cmp	r3, #128	; 0x80
 8007d2c:	bf0c      	ite	eq
 8007d2e:	2301      	moveq	r3, #1
 8007d30:	2300      	movne	r3, #0
 8007d32:	b2db      	uxtb	r3, r3
 8007d34:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007d36:	68bb      	ldr	r3, [r7, #8]
 8007d38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d3c:	b2db      	uxtb	r3, r3
 8007d3e:	2b21      	cmp	r3, #33	; 0x21
 8007d40:	d108      	bne.n	8007d54 <UART_DMAError+0x46>
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d005      	beq.n	8007d54 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8007d4e:	68b8      	ldr	r0, [r7, #8]
 8007d50:	f000 f8c6 	bl	8007ee0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	695b      	ldr	r3, [r3, #20]
 8007d5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d5e:	2b40      	cmp	r3, #64	; 0x40
 8007d60:	bf0c      	ite	eq
 8007d62:	2301      	moveq	r3, #1
 8007d64:	2300      	movne	r3, #0
 8007d66:	b2db      	uxtb	r3, r3
 8007d68:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007d70:	b2db      	uxtb	r3, r3
 8007d72:	2b22      	cmp	r3, #34	; 0x22
 8007d74:	d108      	bne.n	8007d88 <UART_DMAError+0x7a>
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d005      	beq.n	8007d88 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	2200      	movs	r2, #0
 8007d80:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007d82:	68b8      	ldr	r0, [r7, #8]
 8007d84:	f000 f8d4 	bl	8007f30 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d8c:	f043 0210 	orr.w	r2, r3, #16
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007d94:	68b8      	ldr	r0, [r7, #8]
 8007d96:	f7ff fef6 	bl	8007b86 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007d9a:	bf00      	nop
 8007d9c:	3710      	adds	r7, #16
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	bd80      	pop	{r7, pc}
	...

08007da4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	b098      	sub	sp, #96	; 0x60
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	60f8      	str	r0, [r7, #12]
 8007dac:	60b9      	str	r1, [r7, #8]
 8007dae:	4613      	mov	r3, r2
 8007db0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8007db2:	68ba      	ldr	r2, [r7, #8]
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	88fa      	ldrh	r2, [r7, #6]
 8007dbc:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	2222      	movs	r2, #34	; 0x22
 8007dc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dd0:	4a40      	ldr	r2, [pc, #256]	; (8007ed4 <UART_Start_Receive_DMA+0x130>)
 8007dd2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dd8:	4a3f      	ldr	r2, [pc, #252]	; (8007ed8 <UART_Start_Receive_DMA+0x134>)
 8007dda:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007de0:	4a3e      	ldr	r2, [pc, #248]	; (8007edc <UART_Start_Receive_DMA+0x138>)
 8007de2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007de8:	2200      	movs	r2, #0
 8007dea:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007dec:	f107 0308 	add.w	r3, r7, #8
 8007df0:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	3304      	adds	r3, #4
 8007dfc:	4619      	mov	r1, r3
 8007dfe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007e00:	681a      	ldr	r2, [r3, #0]
 8007e02:	88fb      	ldrh	r3, [r7, #6]
 8007e04:	f7fc f84a 	bl	8003e9c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007e08:	2300      	movs	r3, #0
 8007e0a:	613b      	str	r3, [r7, #16]
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	613b      	str	r3, [r7, #16]
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	613b      	str	r3, [r7, #16]
 8007e1c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	2200      	movs	r2, #0
 8007e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	691b      	ldr	r3, [r3, #16]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d019      	beq.n	8007e62 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	330c      	adds	r3, #12
 8007e34:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e38:	e853 3f00 	ldrex	r3, [r3]
 8007e3c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007e3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007e44:	65bb      	str	r3, [r7, #88]	; 0x58
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	330c      	adds	r3, #12
 8007e4c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007e4e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8007e50:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e52:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007e54:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007e56:	e841 2300 	strex	r3, r2, [r1]
 8007e5a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8007e5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d1e5      	bne.n	8007e2e <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	3314      	adds	r3, #20
 8007e68:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007e6c:	e853 3f00 	ldrex	r3, [r3]
 8007e70:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007e72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e74:	f043 0301 	orr.w	r3, r3, #1
 8007e78:	657b      	str	r3, [r7, #84]	; 0x54
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	3314      	adds	r3, #20
 8007e80:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007e82:	63ba      	str	r2, [r7, #56]	; 0x38
 8007e84:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e86:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8007e88:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007e8a:	e841 2300 	strex	r3, r2, [r1]
 8007e8e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007e90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d1e5      	bne.n	8007e62 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	3314      	adds	r3, #20
 8007e9c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e9e:	69bb      	ldr	r3, [r7, #24]
 8007ea0:	e853 3f00 	ldrex	r3, [r3]
 8007ea4:	617b      	str	r3, [r7, #20]
   return(result);
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007eac:	653b      	str	r3, [r7, #80]	; 0x50
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	3314      	adds	r3, #20
 8007eb4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007eb6:	627a      	str	r2, [r7, #36]	; 0x24
 8007eb8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eba:	6a39      	ldr	r1, [r7, #32]
 8007ebc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ebe:	e841 2300 	strex	r3, r2, [r1]
 8007ec2:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ec4:	69fb      	ldr	r3, [r7, #28]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d1e5      	bne.n	8007e96 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8007eca:	2300      	movs	r3, #0
}
 8007ecc:	4618      	mov	r0, r3
 8007ece:	3760      	adds	r7, #96	; 0x60
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	bd80      	pop	{r7, pc}
 8007ed4:	08007bb3 	.word	0x08007bb3
 8007ed8:	08007cd9 	.word	0x08007cd9
 8007edc:	08007d0f 	.word	0x08007d0f

08007ee0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007ee0:	b480      	push	{r7}
 8007ee2:	b089      	sub	sp, #36	; 0x24
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	330c      	adds	r3, #12
 8007eee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	e853 3f00 	ldrex	r3, [r3]
 8007ef6:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ef8:	68bb      	ldr	r3, [r7, #8]
 8007efa:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007efe:	61fb      	str	r3, [r7, #28]
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	330c      	adds	r3, #12
 8007f06:	69fa      	ldr	r2, [r7, #28]
 8007f08:	61ba      	str	r2, [r7, #24]
 8007f0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f0c:	6979      	ldr	r1, [r7, #20]
 8007f0e:	69ba      	ldr	r2, [r7, #24]
 8007f10:	e841 2300 	strex	r3, r2, [r1]
 8007f14:	613b      	str	r3, [r7, #16]
   return(result);
 8007f16:	693b      	ldr	r3, [r7, #16]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d1e5      	bne.n	8007ee8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2220      	movs	r2, #32
 8007f20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8007f24:	bf00      	nop
 8007f26:	3724      	adds	r7, #36	; 0x24
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2e:	4770      	bx	lr

08007f30 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007f30:	b480      	push	{r7}
 8007f32:	b095      	sub	sp, #84	; 0x54
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	330c      	adds	r3, #12
 8007f3e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f42:	e853 3f00 	ldrex	r3, [r3]
 8007f46:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f4a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007f4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	330c      	adds	r3, #12
 8007f56:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007f58:	643a      	str	r2, [r7, #64]	; 0x40
 8007f5a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f5c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007f5e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007f60:	e841 2300 	strex	r3, r2, [r1]
 8007f64:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007f66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d1e5      	bne.n	8007f38 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	3314      	adds	r3, #20
 8007f72:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f74:	6a3b      	ldr	r3, [r7, #32]
 8007f76:	e853 3f00 	ldrex	r3, [r3]
 8007f7a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f7c:	69fb      	ldr	r3, [r7, #28]
 8007f7e:	f023 0301 	bic.w	r3, r3, #1
 8007f82:	64bb      	str	r3, [r7, #72]	; 0x48
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	3314      	adds	r3, #20
 8007f8a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007f8c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007f8e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f90:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007f92:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007f94:	e841 2300 	strex	r3, r2, [r1]
 8007f98:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d1e5      	bne.n	8007f6c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fa4:	2b01      	cmp	r3, #1
 8007fa6:	d119      	bne.n	8007fdc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	330c      	adds	r3, #12
 8007fae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	e853 3f00 	ldrex	r3, [r3]
 8007fb6:	60bb      	str	r3, [r7, #8]
   return(result);
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	f023 0310 	bic.w	r3, r3, #16
 8007fbe:	647b      	str	r3, [r7, #68]	; 0x44
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	330c      	adds	r3, #12
 8007fc6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007fc8:	61ba      	str	r2, [r7, #24]
 8007fca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fcc:	6979      	ldr	r1, [r7, #20]
 8007fce:	69ba      	ldr	r2, [r7, #24]
 8007fd0:	e841 2300 	strex	r3, r2, [r1]
 8007fd4:	613b      	str	r3, [r7, #16]
   return(result);
 8007fd6:	693b      	ldr	r3, [r7, #16]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d1e5      	bne.n	8007fa8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2220      	movs	r2, #32
 8007fe0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007fea:	bf00      	nop
 8007fec:	3754      	adds	r7, #84	; 0x54
 8007fee:	46bd      	mov	sp, r7
 8007ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff4:	4770      	bx	lr
	...

08007ff8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007ff8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007ffc:	b0c0      	sub	sp, #256	; 0x100
 8007ffe:	af00      	add	r7, sp, #0
 8008000:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008004:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	691b      	ldr	r3, [r3, #16]
 800800c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008014:	68d9      	ldr	r1, [r3, #12]
 8008016:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800801a:	681a      	ldr	r2, [r3, #0]
 800801c:	ea40 0301 	orr.w	r3, r0, r1
 8008020:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008022:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008026:	689a      	ldr	r2, [r3, #8]
 8008028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800802c:	691b      	ldr	r3, [r3, #16]
 800802e:	431a      	orrs	r2, r3
 8008030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008034:	695b      	ldr	r3, [r3, #20]
 8008036:	431a      	orrs	r2, r3
 8008038:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800803c:	69db      	ldr	r3, [r3, #28]
 800803e:	4313      	orrs	r3, r2
 8008040:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	68db      	ldr	r3, [r3, #12]
 800804c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008050:	f021 010c 	bic.w	r1, r1, #12
 8008054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008058:	681a      	ldr	r2, [r3, #0]
 800805a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800805e:	430b      	orrs	r3, r1
 8008060:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008062:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	695b      	ldr	r3, [r3, #20]
 800806a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800806e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008072:	6999      	ldr	r1, [r3, #24]
 8008074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008078:	681a      	ldr	r2, [r3, #0]
 800807a:	ea40 0301 	orr.w	r3, r0, r1
 800807e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008084:	681a      	ldr	r2, [r3, #0]
 8008086:	4b8f      	ldr	r3, [pc, #572]	; (80082c4 <UART_SetConfig+0x2cc>)
 8008088:	429a      	cmp	r2, r3
 800808a:	d005      	beq.n	8008098 <UART_SetConfig+0xa0>
 800808c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008090:	681a      	ldr	r2, [r3, #0]
 8008092:	4b8d      	ldr	r3, [pc, #564]	; (80082c8 <UART_SetConfig+0x2d0>)
 8008094:	429a      	cmp	r2, r3
 8008096:	d104      	bne.n	80080a2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008098:	f7ff f86e 	bl	8007178 <HAL_RCC_GetPCLK2Freq>
 800809c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80080a0:	e003      	b.n	80080aa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80080a2:	f7ff f855 	bl	8007150 <HAL_RCC_GetPCLK1Freq>
 80080a6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80080aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080ae:	69db      	ldr	r3, [r3, #28]
 80080b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80080b4:	f040 810c 	bne.w	80082d0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80080b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80080bc:	2200      	movs	r2, #0
 80080be:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80080c2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80080c6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80080ca:	4622      	mov	r2, r4
 80080cc:	462b      	mov	r3, r5
 80080ce:	1891      	adds	r1, r2, r2
 80080d0:	65b9      	str	r1, [r7, #88]	; 0x58
 80080d2:	415b      	adcs	r3, r3
 80080d4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80080d6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80080da:	4621      	mov	r1, r4
 80080dc:	eb12 0801 	adds.w	r8, r2, r1
 80080e0:	4629      	mov	r1, r5
 80080e2:	eb43 0901 	adc.w	r9, r3, r1
 80080e6:	f04f 0200 	mov.w	r2, #0
 80080ea:	f04f 0300 	mov.w	r3, #0
 80080ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80080f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80080f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80080fa:	4690      	mov	r8, r2
 80080fc:	4699      	mov	r9, r3
 80080fe:	4623      	mov	r3, r4
 8008100:	eb18 0303 	adds.w	r3, r8, r3
 8008104:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008108:	462b      	mov	r3, r5
 800810a:	eb49 0303 	adc.w	r3, r9, r3
 800810e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008112:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008116:	685b      	ldr	r3, [r3, #4]
 8008118:	2200      	movs	r2, #0
 800811a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800811e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008122:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008126:	460b      	mov	r3, r1
 8008128:	18db      	adds	r3, r3, r3
 800812a:	653b      	str	r3, [r7, #80]	; 0x50
 800812c:	4613      	mov	r3, r2
 800812e:	eb42 0303 	adc.w	r3, r2, r3
 8008132:	657b      	str	r3, [r7, #84]	; 0x54
 8008134:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008138:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800813c:	f7f8 fd8c 	bl	8000c58 <__aeabi_uldivmod>
 8008140:	4602      	mov	r2, r0
 8008142:	460b      	mov	r3, r1
 8008144:	4b61      	ldr	r3, [pc, #388]	; (80082cc <UART_SetConfig+0x2d4>)
 8008146:	fba3 2302 	umull	r2, r3, r3, r2
 800814a:	095b      	lsrs	r3, r3, #5
 800814c:	011c      	lsls	r4, r3, #4
 800814e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008152:	2200      	movs	r2, #0
 8008154:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008158:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800815c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008160:	4642      	mov	r2, r8
 8008162:	464b      	mov	r3, r9
 8008164:	1891      	adds	r1, r2, r2
 8008166:	64b9      	str	r1, [r7, #72]	; 0x48
 8008168:	415b      	adcs	r3, r3
 800816a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800816c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008170:	4641      	mov	r1, r8
 8008172:	eb12 0a01 	adds.w	sl, r2, r1
 8008176:	4649      	mov	r1, r9
 8008178:	eb43 0b01 	adc.w	fp, r3, r1
 800817c:	f04f 0200 	mov.w	r2, #0
 8008180:	f04f 0300 	mov.w	r3, #0
 8008184:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008188:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800818c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008190:	4692      	mov	sl, r2
 8008192:	469b      	mov	fp, r3
 8008194:	4643      	mov	r3, r8
 8008196:	eb1a 0303 	adds.w	r3, sl, r3
 800819a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800819e:	464b      	mov	r3, r9
 80081a0:	eb4b 0303 	adc.w	r3, fp, r3
 80081a4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80081a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80081ac:	685b      	ldr	r3, [r3, #4]
 80081ae:	2200      	movs	r2, #0
 80081b0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80081b4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80081b8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80081bc:	460b      	mov	r3, r1
 80081be:	18db      	adds	r3, r3, r3
 80081c0:	643b      	str	r3, [r7, #64]	; 0x40
 80081c2:	4613      	mov	r3, r2
 80081c4:	eb42 0303 	adc.w	r3, r2, r3
 80081c8:	647b      	str	r3, [r7, #68]	; 0x44
 80081ca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80081ce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80081d2:	f7f8 fd41 	bl	8000c58 <__aeabi_uldivmod>
 80081d6:	4602      	mov	r2, r0
 80081d8:	460b      	mov	r3, r1
 80081da:	4611      	mov	r1, r2
 80081dc:	4b3b      	ldr	r3, [pc, #236]	; (80082cc <UART_SetConfig+0x2d4>)
 80081de:	fba3 2301 	umull	r2, r3, r3, r1
 80081e2:	095b      	lsrs	r3, r3, #5
 80081e4:	2264      	movs	r2, #100	; 0x64
 80081e6:	fb02 f303 	mul.w	r3, r2, r3
 80081ea:	1acb      	subs	r3, r1, r3
 80081ec:	00db      	lsls	r3, r3, #3
 80081ee:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80081f2:	4b36      	ldr	r3, [pc, #216]	; (80082cc <UART_SetConfig+0x2d4>)
 80081f4:	fba3 2302 	umull	r2, r3, r3, r2
 80081f8:	095b      	lsrs	r3, r3, #5
 80081fa:	005b      	lsls	r3, r3, #1
 80081fc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008200:	441c      	add	r4, r3
 8008202:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008206:	2200      	movs	r2, #0
 8008208:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800820c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008210:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008214:	4642      	mov	r2, r8
 8008216:	464b      	mov	r3, r9
 8008218:	1891      	adds	r1, r2, r2
 800821a:	63b9      	str	r1, [r7, #56]	; 0x38
 800821c:	415b      	adcs	r3, r3
 800821e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008220:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008224:	4641      	mov	r1, r8
 8008226:	1851      	adds	r1, r2, r1
 8008228:	6339      	str	r1, [r7, #48]	; 0x30
 800822a:	4649      	mov	r1, r9
 800822c:	414b      	adcs	r3, r1
 800822e:	637b      	str	r3, [r7, #52]	; 0x34
 8008230:	f04f 0200 	mov.w	r2, #0
 8008234:	f04f 0300 	mov.w	r3, #0
 8008238:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800823c:	4659      	mov	r1, fp
 800823e:	00cb      	lsls	r3, r1, #3
 8008240:	4651      	mov	r1, sl
 8008242:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008246:	4651      	mov	r1, sl
 8008248:	00ca      	lsls	r2, r1, #3
 800824a:	4610      	mov	r0, r2
 800824c:	4619      	mov	r1, r3
 800824e:	4603      	mov	r3, r0
 8008250:	4642      	mov	r2, r8
 8008252:	189b      	adds	r3, r3, r2
 8008254:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008258:	464b      	mov	r3, r9
 800825a:	460a      	mov	r2, r1
 800825c:	eb42 0303 	adc.w	r3, r2, r3
 8008260:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008264:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008268:	685b      	ldr	r3, [r3, #4]
 800826a:	2200      	movs	r2, #0
 800826c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008270:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008274:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008278:	460b      	mov	r3, r1
 800827a:	18db      	adds	r3, r3, r3
 800827c:	62bb      	str	r3, [r7, #40]	; 0x28
 800827e:	4613      	mov	r3, r2
 8008280:	eb42 0303 	adc.w	r3, r2, r3
 8008284:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008286:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800828a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800828e:	f7f8 fce3 	bl	8000c58 <__aeabi_uldivmod>
 8008292:	4602      	mov	r2, r0
 8008294:	460b      	mov	r3, r1
 8008296:	4b0d      	ldr	r3, [pc, #52]	; (80082cc <UART_SetConfig+0x2d4>)
 8008298:	fba3 1302 	umull	r1, r3, r3, r2
 800829c:	095b      	lsrs	r3, r3, #5
 800829e:	2164      	movs	r1, #100	; 0x64
 80082a0:	fb01 f303 	mul.w	r3, r1, r3
 80082a4:	1ad3      	subs	r3, r2, r3
 80082a6:	00db      	lsls	r3, r3, #3
 80082a8:	3332      	adds	r3, #50	; 0x32
 80082aa:	4a08      	ldr	r2, [pc, #32]	; (80082cc <UART_SetConfig+0x2d4>)
 80082ac:	fba2 2303 	umull	r2, r3, r2, r3
 80082b0:	095b      	lsrs	r3, r3, #5
 80082b2:	f003 0207 	and.w	r2, r3, #7
 80082b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	4422      	add	r2, r4
 80082be:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80082c0:	e106      	b.n	80084d0 <UART_SetConfig+0x4d8>
 80082c2:	bf00      	nop
 80082c4:	40011000 	.word	0x40011000
 80082c8:	40011400 	.word	0x40011400
 80082cc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80082d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80082d4:	2200      	movs	r2, #0
 80082d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80082da:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80082de:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80082e2:	4642      	mov	r2, r8
 80082e4:	464b      	mov	r3, r9
 80082e6:	1891      	adds	r1, r2, r2
 80082e8:	6239      	str	r1, [r7, #32]
 80082ea:	415b      	adcs	r3, r3
 80082ec:	627b      	str	r3, [r7, #36]	; 0x24
 80082ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80082f2:	4641      	mov	r1, r8
 80082f4:	1854      	adds	r4, r2, r1
 80082f6:	4649      	mov	r1, r9
 80082f8:	eb43 0501 	adc.w	r5, r3, r1
 80082fc:	f04f 0200 	mov.w	r2, #0
 8008300:	f04f 0300 	mov.w	r3, #0
 8008304:	00eb      	lsls	r3, r5, #3
 8008306:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800830a:	00e2      	lsls	r2, r4, #3
 800830c:	4614      	mov	r4, r2
 800830e:	461d      	mov	r5, r3
 8008310:	4643      	mov	r3, r8
 8008312:	18e3      	adds	r3, r4, r3
 8008314:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008318:	464b      	mov	r3, r9
 800831a:	eb45 0303 	adc.w	r3, r5, r3
 800831e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008322:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008326:	685b      	ldr	r3, [r3, #4]
 8008328:	2200      	movs	r2, #0
 800832a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800832e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008332:	f04f 0200 	mov.w	r2, #0
 8008336:	f04f 0300 	mov.w	r3, #0
 800833a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800833e:	4629      	mov	r1, r5
 8008340:	008b      	lsls	r3, r1, #2
 8008342:	4621      	mov	r1, r4
 8008344:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008348:	4621      	mov	r1, r4
 800834a:	008a      	lsls	r2, r1, #2
 800834c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008350:	f7f8 fc82 	bl	8000c58 <__aeabi_uldivmod>
 8008354:	4602      	mov	r2, r0
 8008356:	460b      	mov	r3, r1
 8008358:	4b60      	ldr	r3, [pc, #384]	; (80084dc <UART_SetConfig+0x4e4>)
 800835a:	fba3 2302 	umull	r2, r3, r3, r2
 800835e:	095b      	lsrs	r3, r3, #5
 8008360:	011c      	lsls	r4, r3, #4
 8008362:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008366:	2200      	movs	r2, #0
 8008368:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800836c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008370:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008374:	4642      	mov	r2, r8
 8008376:	464b      	mov	r3, r9
 8008378:	1891      	adds	r1, r2, r2
 800837a:	61b9      	str	r1, [r7, #24]
 800837c:	415b      	adcs	r3, r3
 800837e:	61fb      	str	r3, [r7, #28]
 8008380:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008384:	4641      	mov	r1, r8
 8008386:	1851      	adds	r1, r2, r1
 8008388:	6139      	str	r1, [r7, #16]
 800838a:	4649      	mov	r1, r9
 800838c:	414b      	adcs	r3, r1
 800838e:	617b      	str	r3, [r7, #20]
 8008390:	f04f 0200 	mov.w	r2, #0
 8008394:	f04f 0300 	mov.w	r3, #0
 8008398:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800839c:	4659      	mov	r1, fp
 800839e:	00cb      	lsls	r3, r1, #3
 80083a0:	4651      	mov	r1, sl
 80083a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80083a6:	4651      	mov	r1, sl
 80083a8:	00ca      	lsls	r2, r1, #3
 80083aa:	4610      	mov	r0, r2
 80083ac:	4619      	mov	r1, r3
 80083ae:	4603      	mov	r3, r0
 80083b0:	4642      	mov	r2, r8
 80083b2:	189b      	adds	r3, r3, r2
 80083b4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80083b8:	464b      	mov	r3, r9
 80083ba:	460a      	mov	r2, r1
 80083bc:	eb42 0303 	adc.w	r3, r2, r3
 80083c0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80083c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80083c8:	685b      	ldr	r3, [r3, #4]
 80083ca:	2200      	movs	r2, #0
 80083cc:	67bb      	str	r3, [r7, #120]	; 0x78
 80083ce:	67fa      	str	r2, [r7, #124]	; 0x7c
 80083d0:	f04f 0200 	mov.w	r2, #0
 80083d4:	f04f 0300 	mov.w	r3, #0
 80083d8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80083dc:	4649      	mov	r1, r9
 80083de:	008b      	lsls	r3, r1, #2
 80083e0:	4641      	mov	r1, r8
 80083e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80083e6:	4641      	mov	r1, r8
 80083e8:	008a      	lsls	r2, r1, #2
 80083ea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80083ee:	f7f8 fc33 	bl	8000c58 <__aeabi_uldivmod>
 80083f2:	4602      	mov	r2, r0
 80083f4:	460b      	mov	r3, r1
 80083f6:	4611      	mov	r1, r2
 80083f8:	4b38      	ldr	r3, [pc, #224]	; (80084dc <UART_SetConfig+0x4e4>)
 80083fa:	fba3 2301 	umull	r2, r3, r3, r1
 80083fe:	095b      	lsrs	r3, r3, #5
 8008400:	2264      	movs	r2, #100	; 0x64
 8008402:	fb02 f303 	mul.w	r3, r2, r3
 8008406:	1acb      	subs	r3, r1, r3
 8008408:	011b      	lsls	r3, r3, #4
 800840a:	3332      	adds	r3, #50	; 0x32
 800840c:	4a33      	ldr	r2, [pc, #204]	; (80084dc <UART_SetConfig+0x4e4>)
 800840e:	fba2 2303 	umull	r2, r3, r2, r3
 8008412:	095b      	lsrs	r3, r3, #5
 8008414:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008418:	441c      	add	r4, r3
 800841a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800841e:	2200      	movs	r2, #0
 8008420:	673b      	str	r3, [r7, #112]	; 0x70
 8008422:	677a      	str	r2, [r7, #116]	; 0x74
 8008424:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008428:	4642      	mov	r2, r8
 800842a:	464b      	mov	r3, r9
 800842c:	1891      	adds	r1, r2, r2
 800842e:	60b9      	str	r1, [r7, #8]
 8008430:	415b      	adcs	r3, r3
 8008432:	60fb      	str	r3, [r7, #12]
 8008434:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008438:	4641      	mov	r1, r8
 800843a:	1851      	adds	r1, r2, r1
 800843c:	6039      	str	r1, [r7, #0]
 800843e:	4649      	mov	r1, r9
 8008440:	414b      	adcs	r3, r1
 8008442:	607b      	str	r3, [r7, #4]
 8008444:	f04f 0200 	mov.w	r2, #0
 8008448:	f04f 0300 	mov.w	r3, #0
 800844c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008450:	4659      	mov	r1, fp
 8008452:	00cb      	lsls	r3, r1, #3
 8008454:	4651      	mov	r1, sl
 8008456:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800845a:	4651      	mov	r1, sl
 800845c:	00ca      	lsls	r2, r1, #3
 800845e:	4610      	mov	r0, r2
 8008460:	4619      	mov	r1, r3
 8008462:	4603      	mov	r3, r0
 8008464:	4642      	mov	r2, r8
 8008466:	189b      	adds	r3, r3, r2
 8008468:	66bb      	str	r3, [r7, #104]	; 0x68
 800846a:	464b      	mov	r3, r9
 800846c:	460a      	mov	r2, r1
 800846e:	eb42 0303 	adc.w	r3, r2, r3
 8008472:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008474:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008478:	685b      	ldr	r3, [r3, #4]
 800847a:	2200      	movs	r2, #0
 800847c:	663b      	str	r3, [r7, #96]	; 0x60
 800847e:	667a      	str	r2, [r7, #100]	; 0x64
 8008480:	f04f 0200 	mov.w	r2, #0
 8008484:	f04f 0300 	mov.w	r3, #0
 8008488:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800848c:	4649      	mov	r1, r9
 800848e:	008b      	lsls	r3, r1, #2
 8008490:	4641      	mov	r1, r8
 8008492:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008496:	4641      	mov	r1, r8
 8008498:	008a      	lsls	r2, r1, #2
 800849a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800849e:	f7f8 fbdb 	bl	8000c58 <__aeabi_uldivmod>
 80084a2:	4602      	mov	r2, r0
 80084a4:	460b      	mov	r3, r1
 80084a6:	4b0d      	ldr	r3, [pc, #52]	; (80084dc <UART_SetConfig+0x4e4>)
 80084a8:	fba3 1302 	umull	r1, r3, r3, r2
 80084ac:	095b      	lsrs	r3, r3, #5
 80084ae:	2164      	movs	r1, #100	; 0x64
 80084b0:	fb01 f303 	mul.w	r3, r1, r3
 80084b4:	1ad3      	subs	r3, r2, r3
 80084b6:	011b      	lsls	r3, r3, #4
 80084b8:	3332      	adds	r3, #50	; 0x32
 80084ba:	4a08      	ldr	r2, [pc, #32]	; (80084dc <UART_SetConfig+0x4e4>)
 80084bc:	fba2 2303 	umull	r2, r3, r2, r3
 80084c0:	095b      	lsrs	r3, r3, #5
 80084c2:	f003 020f 	and.w	r2, r3, #15
 80084c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	4422      	add	r2, r4
 80084ce:	609a      	str	r2, [r3, #8]
}
 80084d0:	bf00      	nop
 80084d2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80084d6:	46bd      	mov	sp, r7
 80084d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80084dc:	51eb851f 	.word	0x51eb851f

080084e0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80084e0:	b084      	sub	sp, #16
 80084e2:	b580      	push	{r7, lr}
 80084e4:	b084      	sub	sp, #16
 80084e6:	af00      	add	r7, sp, #0
 80084e8:	6078      	str	r0, [r7, #4]
 80084ea:	f107 001c 	add.w	r0, r7, #28
 80084ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80084f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084f4:	2b01      	cmp	r3, #1
 80084f6:	d122      	bne.n	800853e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084fc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	68db      	ldr	r3, [r3, #12]
 8008508:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800850c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008510:	687a      	ldr	r2, [r7, #4]
 8008512:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	68db      	ldr	r3, [r3, #12]
 8008518:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008520:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008522:	2b01      	cmp	r3, #1
 8008524:	d105      	bne.n	8008532 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	68db      	ldr	r3, [r3, #12]
 800852a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f001 fbee 	bl	8009d14 <USB_CoreReset>
 8008538:	4603      	mov	r3, r0
 800853a:	73fb      	strb	r3, [r7, #15]
 800853c:	e01a      	b.n	8008574 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	68db      	ldr	r3, [r3, #12]
 8008542:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800854a:	6878      	ldr	r0, [r7, #4]
 800854c:	f001 fbe2 	bl	8009d14 <USB_CoreReset>
 8008550:	4603      	mov	r3, r0
 8008552:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008554:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008556:	2b00      	cmp	r3, #0
 8008558:	d106      	bne.n	8008568 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800855e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	639a      	str	r2, [r3, #56]	; 0x38
 8008566:	e005      	b.n	8008574 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800856c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008576:	2b01      	cmp	r3, #1
 8008578:	d10b      	bne.n	8008592 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	689b      	ldr	r3, [r3, #8]
 800857e:	f043 0206 	orr.w	r2, r3, #6
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	689b      	ldr	r3, [r3, #8]
 800858a:	f043 0220 	orr.w	r2, r3, #32
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008592:	7bfb      	ldrb	r3, [r7, #15]
}
 8008594:	4618      	mov	r0, r3
 8008596:	3710      	adds	r7, #16
 8008598:	46bd      	mov	sp, r7
 800859a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800859e:	b004      	add	sp, #16
 80085a0:	4770      	bx	lr
	...

080085a4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80085a4:	b480      	push	{r7}
 80085a6:	b087      	sub	sp, #28
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	60f8      	str	r0, [r7, #12]
 80085ac:	60b9      	str	r1, [r7, #8]
 80085ae:	4613      	mov	r3, r2
 80085b0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80085b2:	79fb      	ldrb	r3, [r7, #7]
 80085b4:	2b02      	cmp	r3, #2
 80085b6:	d165      	bne.n	8008684 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80085b8:	68bb      	ldr	r3, [r7, #8]
 80085ba:	4a41      	ldr	r2, [pc, #260]	; (80086c0 <USB_SetTurnaroundTime+0x11c>)
 80085bc:	4293      	cmp	r3, r2
 80085be:	d906      	bls.n	80085ce <USB_SetTurnaroundTime+0x2a>
 80085c0:	68bb      	ldr	r3, [r7, #8]
 80085c2:	4a40      	ldr	r2, [pc, #256]	; (80086c4 <USB_SetTurnaroundTime+0x120>)
 80085c4:	4293      	cmp	r3, r2
 80085c6:	d202      	bcs.n	80085ce <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80085c8:	230f      	movs	r3, #15
 80085ca:	617b      	str	r3, [r7, #20]
 80085cc:	e062      	b.n	8008694 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	4a3c      	ldr	r2, [pc, #240]	; (80086c4 <USB_SetTurnaroundTime+0x120>)
 80085d2:	4293      	cmp	r3, r2
 80085d4:	d306      	bcc.n	80085e4 <USB_SetTurnaroundTime+0x40>
 80085d6:	68bb      	ldr	r3, [r7, #8]
 80085d8:	4a3b      	ldr	r2, [pc, #236]	; (80086c8 <USB_SetTurnaroundTime+0x124>)
 80085da:	4293      	cmp	r3, r2
 80085dc:	d202      	bcs.n	80085e4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80085de:	230e      	movs	r3, #14
 80085e0:	617b      	str	r3, [r7, #20]
 80085e2:	e057      	b.n	8008694 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80085e4:	68bb      	ldr	r3, [r7, #8]
 80085e6:	4a38      	ldr	r2, [pc, #224]	; (80086c8 <USB_SetTurnaroundTime+0x124>)
 80085e8:	4293      	cmp	r3, r2
 80085ea:	d306      	bcc.n	80085fa <USB_SetTurnaroundTime+0x56>
 80085ec:	68bb      	ldr	r3, [r7, #8]
 80085ee:	4a37      	ldr	r2, [pc, #220]	; (80086cc <USB_SetTurnaroundTime+0x128>)
 80085f0:	4293      	cmp	r3, r2
 80085f2:	d202      	bcs.n	80085fa <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80085f4:	230d      	movs	r3, #13
 80085f6:	617b      	str	r3, [r7, #20]
 80085f8:	e04c      	b.n	8008694 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	4a33      	ldr	r2, [pc, #204]	; (80086cc <USB_SetTurnaroundTime+0x128>)
 80085fe:	4293      	cmp	r3, r2
 8008600:	d306      	bcc.n	8008610 <USB_SetTurnaroundTime+0x6c>
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	4a32      	ldr	r2, [pc, #200]	; (80086d0 <USB_SetTurnaroundTime+0x12c>)
 8008606:	4293      	cmp	r3, r2
 8008608:	d802      	bhi.n	8008610 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800860a:	230c      	movs	r3, #12
 800860c:	617b      	str	r3, [r7, #20]
 800860e:	e041      	b.n	8008694 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	4a2f      	ldr	r2, [pc, #188]	; (80086d0 <USB_SetTurnaroundTime+0x12c>)
 8008614:	4293      	cmp	r3, r2
 8008616:	d906      	bls.n	8008626 <USB_SetTurnaroundTime+0x82>
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	4a2e      	ldr	r2, [pc, #184]	; (80086d4 <USB_SetTurnaroundTime+0x130>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d802      	bhi.n	8008626 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008620:	230b      	movs	r3, #11
 8008622:	617b      	str	r3, [r7, #20]
 8008624:	e036      	b.n	8008694 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008626:	68bb      	ldr	r3, [r7, #8]
 8008628:	4a2a      	ldr	r2, [pc, #168]	; (80086d4 <USB_SetTurnaroundTime+0x130>)
 800862a:	4293      	cmp	r3, r2
 800862c:	d906      	bls.n	800863c <USB_SetTurnaroundTime+0x98>
 800862e:	68bb      	ldr	r3, [r7, #8]
 8008630:	4a29      	ldr	r2, [pc, #164]	; (80086d8 <USB_SetTurnaroundTime+0x134>)
 8008632:	4293      	cmp	r3, r2
 8008634:	d802      	bhi.n	800863c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008636:	230a      	movs	r3, #10
 8008638:	617b      	str	r3, [r7, #20]
 800863a:	e02b      	b.n	8008694 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800863c:	68bb      	ldr	r3, [r7, #8]
 800863e:	4a26      	ldr	r2, [pc, #152]	; (80086d8 <USB_SetTurnaroundTime+0x134>)
 8008640:	4293      	cmp	r3, r2
 8008642:	d906      	bls.n	8008652 <USB_SetTurnaroundTime+0xae>
 8008644:	68bb      	ldr	r3, [r7, #8]
 8008646:	4a25      	ldr	r2, [pc, #148]	; (80086dc <USB_SetTurnaroundTime+0x138>)
 8008648:	4293      	cmp	r3, r2
 800864a:	d202      	bcs.n	8008652 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800864c:	2309      	movs	r3, #9
 800864e:	617b      	str	r3, [r7, #20]
 8008650:	e020      	b.n	8008694 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	4a21      	ldr	r2, [pc, #132]	; (80086dc <USB_SetTurnaroundTime+0x138>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d306      	bcc.n	8008668 <USB_SetTurnaroundTime+0xc4>
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	4a20      	ldr	r2, [pc, #128]	; (80086e0 <USB_SetTurnaroundTime+0x13c>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d802      	bhi.n	8008668 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008662:	2308      	movs	r3, #8
 8008664:	617b      	str	r3, [r7, #20]
 8008666:	e015      	b.n	8008694 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008668:	68bb      	ldr	r3, [r7, #8]
 800866a:	4a1d      	ldr	r2, [pc, #116]	; (80086e0 <USB_SetTurnaroundTime+0x13c>)
 800866c:	4293      	cmp	r3, r2
 800866e:	d906      	bls.n	800867e <USB_SetTurnaroundTime+0xda>
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	4a1c      	ldr	r2, [pc, #112]	; (80086e4 <USB_SetTurnaroundTime+0x140>)
 8008674:	4293      	cmp	r3, r2
 8008676:	d202      	bcs.n	800867e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008678:	2307      	movs	r3, #7
 800867a:	617b      	str	r3, [r7, #20]
 800867c:	e00a      	b.n	8008694 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800867e:	2306      	movs	r3, #6
 8008680:	617b      	str	r3, [r7, #20]
 8008682:	e007      	b.n	8008694 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008684:	79fb      	ldrb	r3, [r7, #7]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d102      	bne.n	8008690 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800868a:	2309      	movs	r3, #9
 800868c:	617b      	str	r3, [r7, #20]
 800868e:	e001      	b.n	8008694 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008690:	2309      	movs	r3, #9
 8008692:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	68db      	ldr	r3, [r3, #12]
 8008698:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	68da      	ldr	r2, [r3, #12]
 80086a4:	697b      	ldr	r3, [r7, #20]
 80086a6:	029b      	lsls	r3, r3, #10
 80086a8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80086ac:	431a      	orrs	r2, r3
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80086b2:	2300      	movs	r3, #0
}
 80086b4:	4618      	mov	r0, r3
 80086b6:	371c      	adds	r7, #28
 80086b8:	46bd      	mov	sp, r7
 80086ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086be:	4770      	bx	lr
 80086c0:	00d8acbf 	.word	0x00d8acbf
 80086c4:	00e4e1c0 	.word	0x00e4e1c0
 80086c8:	00f42400 	.word	0x00f42400
 80086cc:	01067380 	.word	0x01067380
 80086d0:	011a499f 	.word	0x011a499f
 80086d4:	01312cff 	.word	0x01312cff
 80086d8:	014ca43f 	.word	0x014ca43f
 80086dc:	016e3600 	.word	0x016e3600
 80086e0:	01a6ab1f 	.word	0x01a6ab1f
 80086e4:	01e84800 	.word	0x01e84800

080086e8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80086e8:	b480      	push	{r7}
 80086ea:	b083      	sub	sp, #12
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	689b      	ldr	r3, [r3, #8]
 80086f4:	f043 0201 	orr.w	r2, r3, #1
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80086fc:	2300      	movs	r3, #0
}
 80086fe:	4618      	mov	r0, r3
 8008700:	370c      	adds	r7, #12
 8008702:	46bd      	mov	sp, r7
 8008704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008708:	4770      	bx	lr

0800870a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800870a:	b480      	push	{r7}
 800870c:	b083      	sub	sp, #12
 800870e:	af00      	add	r7, sp, #0
 8008710:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	689b      	ldr	r3, [r3, #8]
 8008716:	f023 0201 	bic.w	r2, r3, #1
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800871e:	2300      	movs	r3, #0
}
 8008720:	4618      	mov	r0, r3
 8008722:	370c      	adds	r7, #12
 8008724:	46bd      	mov	sp, r7
 8008726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872a:	4770      	bx	lr

0800872c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800872c:	b580      	push	{r7, lr}
 800872e:	b084      	sub	sp, #16
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
 8008734:	460b      	mov	r3, r1
 8008736:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008738:	2300      	movs	r3, #0
 800873a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	68db      	ldr	r3, [r3, #12]
 8008740:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008748:	78fb      	ldrb	r3, [r7, #3]
 800874a:	2b01      	cmp	r3, #1
 800874c:	d115      	bne.n	800877a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	68db      	ldr	r3, [r3, #12]
 8008752:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800875a:	2001      	movs	r0, #1
 800875c:	f7fa fdf2 	bl	8003344 <HAL_Delay>
      ms++;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	3301      	adds	r3, #1
 8008764:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8008766:	6878      	ldr	r0, [r7, #4]
 8008768:	f001 fa45 	bl	8009bf6 <USB_GetMode>
 800876c:	4603      	mov	r3, r0
 800876e:	2b01      	cmp	r3, #1
 8008770:	d01e      	beq.n	80087b0 <USB_SetCurrentMode+0x84>
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	2b31      	cmp	r3, #49	; 0x31
 8008776:	d9f0      	bls.n	800875a <USB_SetCurrentMode+0x2e>
 8008778:	e01a      	b.n	80087b0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800877a:	78fb      	ldrb	r3, [r7, #3]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d115      	bne.n	80087ac <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	68db      	ldr	r3, [r3, #12]
 8008784:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800878c:	2001      	movs	r0, #1
 800878e:	f7fa fdd9 	bl	8003344 <HAL_Delay>
      ms++;
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	3301      	adds	r3, #1
 8008796:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008798:	6878      	ldr	r0, [r7, #4]
 800879a:	f001 fa2c 	bl	8009bf6 <USB_GetMode>
 800879e:	4603      	mov	r3, r0
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d005      	beq.n	80087b0 <USB_SetCurrentMode+0x84>
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	2b31      	cmp	r3, #49	; 0x31
 80087a8:	d9f0      	bls.n	800878c <USB_SetCurrentMode+0x60>
 80087aa:	e001      	b.n	80087b0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80087ac:	2301      	movs	r3, #1
 80087ae:	e005      	b.n	80087bc <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	2b32      	cmp	r3, #50	; 0x32
 80087b4:	d101      	bne.n	80087ba <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80087b6:	2301      	movs	r3, #1
 80087b8:	e000      	b.n	80087bc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80087ba:	2300      	movs	r3, #0
}
 80087bc:	4618      	mov	r0, r3
 80087be:	3710      	adds	r7, #16
 80087c0:	46bd      	mov	sp, r7
 80087c2:	bd80      	pop	{r7, pc}

080087c4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80087c4:	b084      	sub	sp, #16
 80087c6:	b580      	push	{r7, lr}
 80087c8:	b086      	sub	sp, #24
 80087ca:	af00      	add	r7, sp, #0
 80087cc:	6078      	str	r0, [r7, #4]
 80087ce:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80087d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80087d6:	2300      	movs	r3, #0
 80087d8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80087de:	2300      	movs	r3, #0
 80087e0:	613b      	str	r3, [r7, #16]
 80087e2:	e009      	b.n	80087f8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80087e4:	687a      	ldr	r2, [r7, #4]
 80087e6:	693b      	ldr	r3, [r7, #16]
 80087e8:	3340      	adds	r3, #64	; 0x40
 80087ea:	009b      	lsls	r3, r3, #2
 80087ec:	4413      	add	r3, r2
 80087ee:	2200      	movs	r2, #0
 80087f0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80087f2:	693b      	ldr	r3, [r7, #16]
 80087f4:	3301      	adds	r3, #1
 80087f6:	613b      	str	r3, [r7, #16]
 80087f8:	693b      	ldr	r3, [r7, #16]
 80087fa:	2b0e      	cmp	r3, #14
 80087fc:	d9f2      	bls.n	80087e4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80087fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008800:	2b00      	cmp	r3, #0
 8008802:	d11c      	bne.n	800883e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800880a:	685b      	ldr	r3, [r3, #4]
 800880c:	68fa      	ldr	r2, [r7, #12]
 800880e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008812:	f043 0302 	orr.w	r3, r3, #2
 8008816:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800881c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008828:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008834:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	639a      	str	r2, [r3, #56]	; 0x38
 800883c:	e00b      	b.n	8008856 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008842:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800884e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800885c:	461a      	mov	r2, r3
 800885e:	2300      	movs	r3, #0
 8008860:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008868:	4619      	mov	r1, r3
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008870:	461a      	mov	r2, r3
 8008872:	680b      	ldr	r3, [r1, #0]
 8008874:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008876:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008878:	2b01      	cmp	r3, #1
 800887a:	d10c      	bne.n	8008896 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800887c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800887e:	2b00      	cmp	r3, #0
 8008880:	d104      	bne.n	800888c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008882:	2100      	movs	r1, #0
 8008884:	6878      	ldr	r0, [r7, #4]
 8008886:	f000 f965 	bl	8008b54 <USB_SetDevSpeed>
 800888a:	e008      	b.n	800889e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800888c:	2101      	movs	r1, #1
 800888e:	6878      	ldr	r0, [r7, #4]
 8008890:	f000 f960 	bl	8008b54 <USB_SetDevSpeed>
 8008894:	e003      	b.n	800889e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008896:	2103      	movs	r1, #3
 8008898:	6878      	ldr	r0, [r7, #4]
 800889a:	f000 f95b 	bl	8008b54 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800889e:	2110      	movs	r1, #16
 80088a0:	6878      	ldr	r0, [r7, #4]
 80088a2:	f000 f8f3 	bl	8008a8c <USB_FlushTxFifo>
 80088a6:	4603      	mov	r3, r0
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d001      	beq.n	80088b0 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80088ac:	2301      	movs	r3, #1
 80088ae:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80088b0:	6878      	ldr	r0, [r7, #4]
 80088b2:	f000 f91f 	bl	8008af4 <USB_FlushRxFifo>
 80088b6:	4603      	mov	r3, r0
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d001      	beq.n	80088c0 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80088bc:	2301      	movs	r3, #1
 80088be:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088c6:	461a      	mov	r2, r3
 80088c8:	2300      	movs	r3, #0
 80088ca:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088d2:	461a      	mov	r2, r3
 80088d4:	2300      	movs	r3, #0
 80088d6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088de:	461a      	mov	r2, r3
 80088e0:	2300      	movs	r3, #0
 80088e2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80088e4:	2300      	movs	r3, #0
 80088e6:	613b      	str	r3, [r7, #16]
 80088e8:	e043      	b.n	8008972 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80088ea:	693b      	ldr	r3, [r7, #16]
 80088ec:	015a      	lsls	r2, r3, #5
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	4413      	add	r3, r2
 80088f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80088fc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008900:	d118      	bne.n	8008934 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8008902:	693b      	ldr	r3, [r7, #16]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d10a      	bne.n	800891e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008908:	693b      	ldr	r3, [r7, #16]
 800890a:	015a      	lsls	r2, r3, #5
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	4413      	add	r3, r2
 8008910:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008914:	461a      	mov	r2, r3
 8008916:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800891a:	6013      	str	r3, [r2, #0]
 800891c:	e013      	b.n	8008946 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800891e:	693b      	ldr	r3, [r7, #16]
 8008920:	015a      	lsls	r2, r3, #5
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	4413      	add	r3, r2
 8008926:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800892a:	461a      	mov	r2, r3
 800892c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008930:	6013      	str	r3, [r2, #0]
 8008932:	e008      	b.n	8008946 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008934:	693b      	ldr	r3, [r7, #16]
 8008936:	015a      	lsls	r2, r3, #5
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	4413      	add	r3, r2
 800893c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008940:	461a      	mov	r2, r3
 8008942:	2300      	movs	r3, #0
 8008944:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008946:	693b      	ldr	r3, [r7, #16]
 8008948:	015a      	lsls	r2, r3, #5
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	4413      	add	r3, r2
 800894e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008952:	461a      	mov	r2, r3
 8008954:	2300      	movs	r3, #0
 8008956:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008958:	693b      	ldr	r3, [r7, #16]
 800895a:	015a      	lsls	r2, r3, #5
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	4413      	add	r3, r2
 8008960:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008964:	461a      	mov	r2, r3
 8008966:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800896a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800896c:	693b      	ldr	r3, [r7, #16]
 800896e:	3301      	adds	r3, #1
 8008970:	613b      	str	r3, [r7, #16]
 8008972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008974:	693a      	ldr	r2, [r7, #16]
 8008976:	429a      	cmp	r2, r3
 8008978:	d3b7      	bcc.n	80088ea <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800897a:	2300      	movs	r3, #0
 800897c:	613b      	str	r3, [r7, #16]
 800897e:	e043      	b.n	8008a08 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008980:	693b      	ldr	r3, [r7, #16]
 8008982:	015a      	lsls	r2, r3, #5
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	4413      	add	r3, r2
 8008988:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008992:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008996:	d118      	bne.n	80089ca <USB_DevInit+0x206>
    {
      if (i == 0U)
 8008998:	693b      	ldr	r3, [r7, #16]
 800899a:	2b00      	cmp	r3, #0
 800899c:	d10a      	bne.n	80089b4 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800899e:	693b      	ldr	r3, [r7, #16]
 80089a0:	015a      	lsls	r2, r3, #5
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	4413      	add	r3, r2
 80089a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089aa:	461a      	mov	r2, r3
 80089ac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80089b0:	6013      	str	r3, [r2, #0]
 80089b2:	e013      	b.n	80089dc <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80089b4:	693b      	ldr	r3, [r7, #16]
 80089b6:	015a      	lsls	r2, r3, #5
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	4413      	add	r3, r2
 80089bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089c0:	461a      	mov	r2, r3
 80089c2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80089c6:	6013      	str	r3, [r2, #0]
 80089c8:	e008      	b.n	80089dc <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80089ca:	693b      	ldr	r3, [r7, #16]
 80089cc:	015a      	lsls	r2, r3, #5
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	4413      	add	r3, r2
 80089d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089d6:	461a      	mov	r2, r3
 80089d8:	2300      	movs	r3, #0
 80089da:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80089dc:	693b      	ldr	r3, [r7, #16]
 80089de:	015a      	lsls	r2, r3, #5
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	4413      	add	r3, r2
 80089e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089e8:	461a      	mov	r2, r3
 80089ea:	2300      	movs	r3, #0
 80089ec:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80089ee:	693b      	ldr	r3, [r7, #16]
 80089f0:	015a      	lsls	r2, r3, #5
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	4413      	add	r3, r2
 80089f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089fa:	461a      	mov	r2, r3
 80089fc:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008a00:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008a02:	693b      	ldr	r3, [r7, #16]
 8008a04:	3301      	adds	r3, #1
 8008a06:	613b      	str	r3, [r7, #16]
 8008a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a0a:	693a      	ldr	r2, [r7, #16]
 8008a0c:	429a      	cmp	r2, r3
 8008a0e:	d3b7      	bcc.n	8008980 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a16:	691b      	ldr	r3, [r3, #16]
 8008a18:	68fa      	ldr	r2, [r7, #12]
 8008a1a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a1e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008a22:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2200      	movs	r2, #0
 8008a28:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008a30:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d105      	bne.n	8008a44 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	699b      	ldr	r3, [r3, #24]
 8008a3c:	f043 0210 	orr.w	r2, r3, #16
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	699a      	ldr	r2, [r3, #24]
 8008a48:	4b0f      	ldr	r3, [pc, #60]	; (8008a88 <USB_DevInit+0x2c4>)
 8008a4a:	4313      	orrs	r3, r2
 8008a4c:	687a      	ldr	r2, [r7, #4]
 8008a4e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008a50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d005      	beq.n	8008a62 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	699b      	ldr	r3, [r3, #24]
 8008a5a:	f043 0208 	orr.w	r2, r3, #8
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008a62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008a64:	2b01      	cmp	r3, #1
 8008a66:	d107      	bne.n	8008a78 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	699b      	ldr	r3, [r3, #24]
 8008a6c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008a70:	f043 0304 	orr.w	r3, r3, #4
 8008a74:	687a      	ldr	r2, [r7, #4]
 8008a76:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008a78:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	3718      	adds	r7, #24
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008a84:	b004      	add	sp, #16
 8008a86:	4770      	bx	lr
 8008a88:	803c3800 	.word	0x803c3800

08008a8c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	b085      	sub	sp, #20
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008a96:	2300      	movs	r3, #0
 8008a98:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	3301      	adds	r3, #1
 8008a9e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	4a13      	ldr	r2, [pc, #76]	; (8008af0 <USB_FlushTxFifo+0x64>)
 8008aa4:	4293      	cmp	r3, r2
 8008aa6:	d901      	bls.n	8008aac <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008aa8:	2303      	movs	r3, #3
 8008aaa:	e01b      	b.n	8008ae4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	691b      	ldr	r3, [r3, #16]
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	daf2      	bge.n	8008a9a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	019b      	lsls	r3, r3, #6
 8008abc:	f043 0220 	orr.w	r2, r3, #32
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	3301      	adds	r3, #1
 8008ac8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	4a08      	ldr	r2, [pc, #32]	; (8008af0 <USB_FlushTxFifo+0x64>)
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d901      	bls.n	8008ad6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008ad2:	2303      	movs	r3, #3
 8008ad4:	e006      	b.n	8008ae4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	691b      	ldr	r3, [r3, #16]
 8008ada:	f003 0320 	and.w	r3, r3, #32
 8008ade:	2b20      	cmp	r3, #32
 8008ae0:	d0f0      	beq.n	8008ac4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008ae2:	2300      	movs	r3, #0
}
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	3714      	adds	r7, #20
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aee:	4770      	bx	lr
 8008af0:	00030d40 	.word	0x00030d40

08008af4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008af4:	b480      	push	{r7}
 8008af6:	b085      	sub	sp, #20
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008afc:	2300      	movs	r3, #0
 8008afe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	3301      	adds	r3, #1
 8008b04:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	4a11      	ldr	r2, [pc, #68]	; (8008b50 <USB_FlushRxFifo+0x5c>)
 8008b0a:	4293      	cmp	r3, r2
 8008b0c:	d901      	bls.n	8008b12 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008b0e:	2303      	movs	r3, #3
 8008b10:	e018      	b.n	8008b44 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	691b      	ldr	r3, [r3, #16]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	daf2      	bge.n	8008b00 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	2210      	movs	r2, #16
 8008b22:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	3301      	adds	r3, #1
 8008b28:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	4a08      	ldr	r2, [pc, #32]	; (8008b50 <USB_FlushRxFifo+0x5c>)
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d901      	bls.n	8008b36 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008b32:	2303      	movs	r3, #3
 8008b34:	e006      	b.n	8008b44 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	691b      	ldr	r3, [r3, #16]
 8008b3a:	f003 0310 	and.w	r3, r3, #16
 8008b3e:	2b10      	cmp	r3, #16
 8008b40:	d0f0      	beq.n	8008b24 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008b42:	2300      	movs	r3, #0
}
 8008b44:	4618      	mov	r0, r3
 8008b46:	3714      	adds	r7, #20
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4e:	4770      	bx	lr
 8008b50:	00030d40 	.word	0x00030d40

08008b54 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008b54:	b480      	push	{r7}
 8008b56:	b085      	sub	sp, #20
 8008b58:	af00      	add	r7, sp, #0
 8008b5a:	6078      	str	r0, [r7, #4]
 8008b5c:	460b      	mov	r3, r1
 8008b5e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b6a:	681a      	ldr	r2, [r3, #0]
 8008b6c:	78fb      	ldrb	r3, [r7, #3]
 8008b6e:	68f9      	ldr	r1, [r7, #12]
 8008b70:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008b74:	4313      	orrs	r3, r2
 8008b76:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008b78:	2300      	movs	r3, #0
}
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	3714      	adds	r7, #20
 8008b7e:	46bd      	mov	sp, r7
 8008b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b84:	4770      	bx	lr

08008b86 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008b86:	b480      	push	{r7}
 8008b88:	b087      	sub	sp, #28
 8008b8a:	af00      	add	r7, sp, #0
 8008b8c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008b92:	693b      	ldr	r3, [r7, #16]
 8008b94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b98:	689b      	ldr	r3, [r3, #8]
 8008b9a:	f003 0306 	and.w	r3, r3, #6
 8008b9e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d102      	bne.n	8008bac <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	75fb      	strb	r3, [r7, #23]
 8008baa:	e00a      	b.n	8008bc2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	2b02      	cmp	r3, #2
 8008bb0:	d002      	beq.n	8008bb8 <USB_GetDevSpeed+0x32>
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	2b06      	cmp	r3, #6
 8008bb6:	d102      	bne.n	8008bbe <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008bb8:	2302      	movs	r3, #2
 8008bba:	75fb      	strb	r3, [r7, #23]
 8008bbc:	e001      	b.n	8008bc2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8008bbe:	230f      	movs	r3, #15
 8008bc0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008bc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	371c      	adds	r7, #28
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bce:	4770      	bx	lr

08008bd0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b085      	sub	sp, #20
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
 8008bd8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	781b      	ldrb	r3, [r3, #0]
 8008be2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	785b      	ldrb	r3, [r3, #1]
 8008be8:	2b01      	cmp	r3, #1
 8008bea:	d13a      	bne.n	8008c62 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bf2:	69da      	ldr	r2, [r3, #28]
 8008bf4:	683b      	ldr	r3, [r7, #0]
 8008bf6:	781b      	ldrb	r3, [r3, #0]
 8008bf8:	f003 030f 	and.w	r3, r3, #15
 8008bfc:	2101      	movs	r1, #1
 8008bfe:	fa01 f303 	lsl.w	r3, r1, r3
 8008c02:	b29b      	uxth	r3, r3
 8008c04:	68f9      	ldr	r1, [r7, #12]
 8008c06:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008c0a:	4313      	orrs	r3, r2
 8008c0c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	015a      	lsls	r2, r3, #5
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	4413      	add	r3, r2
 8008c16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d155      	bne.n	8008cd0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	015a      	lsls	r2, r3, #5
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	4413      	add	r3, r2
 8008c2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c30:	681a      	ldr	r2, [r3, #0]
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	68db      	ldr	r3, [r3, #12]
 8008c36:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008c3a:	683b      	ldr	r3, [r7, #0]
 8008c3c:	791b      	ldrb	r3, [r3, #4]
 8008c3e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008c40:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008c42:	68bb      	ldr	r3, [r7, #8]
 8008c44:	059b      	lsls	r3, r3, #22
 8008c46:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008c48:	4313      	orrs	r3, r2
 8008c4a:	68ba      	ldr	r2, [r7, #8]
 8008c4c:	0151      	lsls	r1, r2, #5
 8008c4e:	68fa      	ldr	r2, [r7, #12]
 8008c50:	440a      	add	r2, r1
 8008c52:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008c5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008c5e:	6013      	str	r3, [r2, #0]
 8008c60:	e036      	b.n	8008cd0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c68:	69da      	ldr	r2, [r3, #28]
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	781b      	ldrb	r3, [r3, #0]
 8008c6e:	f003 030f 	and.w	r3, r3, #15
 8008c72:	2101      	movs	r1, #1
 8008c74:	fa01 f303 	lsl.w	r3, r1, r3
 8008c78:	041b      	lsls	r3, r3, #16
 8008c7a:	68f9      	ldr	r1, [r7, #12]
 8008c7c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008c80:	4313      	orrs	r3, r2
 8008c82:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008c84:	68bb      	ldr	r3, [r7, #8]
 8008c86:	015a      	lsls	r2, r3, #5
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	4413      	add	r3, r2
 8008c8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d11a      	bne.n	8008cd0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008c9a:	68bb      	ldr	r3, [r7, #8]
 8008c9c:	015a      	lsls	r2, r3, #5
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	4413      	add	r3, r2
 8008ca2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ca6:	681a      	ldr	r2, [r3, #0]
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	68db      	ldr	r3, [r3, #12]
 8008cac:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	791b      	ldrb	r3, [r3, #4]
 8008cb4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008cb6:	430b      	orrs	r3, r1
 8008cb8:	4313      	orrs	r3, r2
 8008cba:	68ba      	ldr	r2, [r7, #8]
 8008cbc:	0151      	lsls	r1, r2, #5
 8008cbe:	68fa      	ldr	r2, [r7, #12]
 8008cc0:	440a      	add	r2, r1
 8008cc2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008cc6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008cca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008cce:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008cd0:	2300      	movs	r3, #0
}
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	3714      	adds	r7, #20
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cdc:	4770      	bx	lr
	...

08008ce0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008ce0:	b480      	push	{r7}
 8008ce2:	b085      	sub	sp, #20
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
 8008ce8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	781b      	ldrb	r3, [r3, #0]
 8008cf2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008cf4:	683b      	ldr	r3, [r7, #0]
 8008cf6:	785b      	ldrb	r3, [r3, #1]
 8008cf8:	2b01      	cmp	r3, #1
 8008cfa:	d161      	bne.n	8008dc0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008cfc:	68bb      	ldr	r3, [r7, #8]
 8008cfe:	015a      	lsls	r2, r3, #5
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	4413      	add	r3, r2
 8008d04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008d0e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008d12:	d11f      	bne.n	8008d54 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008d14:	68bb      	ldr	r3, [r7, #8]
 8008d16:	015a      	lsls	r2, r3, #5
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	4413      	add	r3, r2
 8008d1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	68ba      	ldr	r2, [r7, #8]
 8008d24:	0151      	lsls	r1, r2, #5
 8008d26:	68fa      	ldr	r2, [r7, #12]
 8008d28:	440a      	add	r2, r1
 8008d2a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d2e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008d32:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008d34:	68bb      	ldr	r3, [r7, #8]
 8008d36:	015a      	lsls	r2, r3, #5
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	4413      	add	r3, r2
 8008d3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	68ba      	ldr	r2, [r7, #8]
 8008d44:	0151      	lsls	r1, r2, #5
 8008d46:	68fa      	ldr	r2, [r7, #12]
 8008d48:	440a      	add	r2, r1
 8008d4a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d4e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008d52:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d5a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	781b      	ldrb	r3, [r3, #0]
 8008d60:	f003 030f 	and.w	r3, r3, #15
 8008d64:	2101      	movs	r1, #1
 8008d66:	fa01 f303 	lsl.w	r3, r1, r3
 8008d6a:	b29b      	uxth	r3, r3
 8008d6c:	43db      	mvns	r3, r3
 8008d6e:	68f9      	ldr	r1, [r7, #12]
 8008d70:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008d74:	4013      	ands	r3, r2
 8008d76:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d7e:	69da      	ldr	r2, [r3, #28]
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	781b      	ldrb	r3, [r3, #0]
 8008d84:	f003 030f 	and.w	r3, r3, #15
 8008d88:	2101      	movs	r1, #1
 8008d8a:	fa01 f303 	lsl.w	r3, r1, r3
 8008d8e:	b29b      	uxth	r3, r3
 8008d90:	43db      	mvns	r3, r3
 8008d92:	68f9      	ldr	r1, [r7, #12]
 8008d94:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008d98:	4013      	ands	r3, r2
 8008d9a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008d9c:	68bb      	ldr	r3, [r7, #8]
 8008d9e:	015a      	lsls	r2, r3, #5
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	4413      	add	r3, r2
 8008da4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008da8:	681a      	ldr	r2, [r3, #0]
 8008daa:	68bb      	ldr	r3, [r7, #8]
 8008dac:	0159      	lsls	r1, r3, #5
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	440b      	add	r3, r1
 8008db2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008db6:	4619      	mov	r1, r3
 8008db8:	4b35      	ldr	r3, [pc, #212]	; (8008e90 <USB_DeactivateEndpoint+0x1b0>)
 8008dba:	4013      	ands	r3, r2
 8008dbc:	600b      	str	r3, [r1, #0]
 8008dbe:	e060      	b.n	8008e82 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008dc0:	68bb      	ldr	r3, [r7, #8]
 8008dc2:	015a      	lsls	r2, r3, #5
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	4413      	add	r3, r2
 8008dc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008dd2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008dd6:	d11f      	bne.n	8008e18 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008dd8:	68bb      	ldr	r3, [r7, #8]
 8008dda:	015a      	lsls	r2, r3, #5
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	4413      	add	r3, r2
 8008de0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	68ba      	ldr	r2, [r7, #8]
 8008de8:	0151      	lsls	r1, r2, #5
 8008dea:	68fa      	ldr	r2, [r7, #12]
 8008dec:	440a      	add	r2, r1
 8008dee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008df2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008df6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	015a      	lsls	r2, r3, #5
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	4413      	add	r3, r2
 8008e00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	68ba      	ldr	r2, [r7, #8]
 8008e08:	0151      	lsls	r1, r2, #5
 8008e0a:	68fa      	ldr	r2, [r7, #12]
 8008e0c:	440a      	add	r2, r1
 8008e0e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e12:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008e16:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e1e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008e20:	683b      	ldr	r3, [r7, #0]
 8008e22:	781b      	ldrb	r3, [r3, #0]
 8008e24:	f003 030f 	and.w	r3, r3, #15
 8008e28:	2101      	movs	r1, #1
 8008e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8008e2e:	041b      	lsls	r3, r3, #16
 8008e30:	43db      	mvns	r3, r3
 8008e32:	68f9      	ldr	r1, [r7, #12]
 8008e34:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008e38:	4013      	ands	r3, r2
 8008e3a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e42:	69da      	ldr	r2, [r3, #28]
 8008e44:	683b      	ldr	r3, [r7, #0]
 8008e46:	781b      	ldrb	r3, [r3, #0]
 8008e48:	f003 030f 	and.w	r3, r3, #15
 8008e4c:	2101      	movs	r1, #1
 8008e4e:	fa01 f303 	lsl.w	r3, r1, r3
 8008e52:	041b      	lsls	r3, r3, #16
 8008e54:	43db      	mvns	r3, r3
 8008e56:	68f9      	ldr	r1, [r7, #12]
 8008e58:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008e5c:	4013      	ands	r3, r2
 8008e5e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008e60:	68bb      	ldr	r3, [r7, #8]
 8008e62:	015a      	lsls	r2, r3, #5
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	4413      	add	r3, r2
 8008e68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e6c:	681a      	ldr	r2, [r3, #0]
 8008e6e:	68bb      	ldr	r3, [r7, #8]
 8008e70:	0159      	lsls	r1, r3, #5
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	440b      	add	r3, r1
 8008e76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e7a:	4619      	mov	r1, r3
 8008e7c:	4b05      	ldr	r3, [pc, #20]	; (8008e94 <USB_DeactivateEndpoint+0x1b4>)
 8008e7e:	4013      	ands	r3, r2
 8008e80:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008e82:	2300      	movs	r3, #0
}
 8008e84:	4618      	mov	r0, r3
 8008e86:	3714      	adds	r7, #20
 8008e88:	46bd      	mov	sp, r7
 8008e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8e:	4770      	bx	lr
 8008e90:	ec337800 	.word	0xec337800
 8008e94:	eff37800 	.word	0xeff37800

08008e98 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b08a      	sub	sp, #40	; 0x28
 8008e9c:	af02      	add	r7, sp, #8
 8008e9e:	60f8      	str	r0, [r7, #12]
 8008ea0:	60b9      	str	r1, [r7, #8]
 8008ea2:	4613      	mov	r3, r2
 8008ea4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008eaa:	68bb      	ldr	r3, [r7, #8]
 8008eac:	781b      	ldrb	r3, [r3, #0]
 8008eae:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	785b      	ldrb	r3, [r3, #1]
 8008eb4:	2b01      	cmp	r3, #1
 8008eb6:	f040 815c 	bne.w	8009172 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	699b      	ldr	r3, [r3, #24]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d132      	bne.n	8008f28 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008ec2:	69bb      	ldr	r3, [r7, #24]
 8008ec4:	015a      	lsls	r2, r3, #5
 8008ec6:	69fb      	ldr	r3, [r7, #28]
 8008ec8:	4413      	add	r3, r2
 8008eca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ece:	691b      	ldr	r3, [r3, #16]
 8008ed0:	69ba      	ldr	r2, [r7, #24]
 8008ed2:	0151      	lsls	r1, r2, #5
 8008ed4:	69fa      	ldr	r2, [r7, #28]
 8008ed6:	440a      	add	r2, r1
 8008ed8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008edc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008ee0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008ee4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008ee6:	69bb      	ldr	r3, [r7, #24]
 8008ee8:	015a      	lsls	r2, r3, #5
 8008eea:	69fb      	ldr	r3, [r7, #28]
 8008eec:	4413      	add	r3, r2
 8008eee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ef2:	691b      	ldr	r3, [r3, #16]
 8008ef4:	69ba      	ldr	r2, [r7, #24]
 8008ef6:	0151      	lsls	r1, r2, #5
 8008ef8:	69fa      	ldr	r2, [r7, #28]
 8008efa:	440a      	add	r2, r1
 8008efc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008f00:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008f04:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008f06:	69bb      	ldr	r3, [r7, #24]
 8008f08:	015a      	lsls	r2, r3, #5
 8008f0a:	69fb      	ldr	r3, [r7, #28]
 8008f0c:	4413      	add	r3, r2
 8008f0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f12:	691b      	ldr	r3, [r3, #16]
 8008f14:	69ba      	ldr	r2, [r7, #24]
 8008f16:	0151      	lsls	r1, r2, #5
 8008f18:	69fa      	ldr	r2, [r7, #28]
 8008f1a:	440a      	add	r2, r1
 8008f1c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008f20:	0cdb      	lsrs	r3, r3, #19
 8008f22:	04db      	lsls	r3, r3, #19
 8008f24:	6113      	str	r3, [r2, #16]
 8008f26:	e074      	b.n	8009012 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008f28:	69bb      	ldr	r3, [r7, #24]
 8008f2a:	015a      	lsls	r2, r3, #5
 8008f2c:	69fb      	ldr	r3, [r7, #28]
 8008f2e:	4413      	add	r3, r2
 8008f30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f34:	691b      	ldr	r3, [r3, #16]
 8008f36:	69ba      	ldr	r2, [r7, #24]
 8008f38:	0151      	lsls	r1, r2, #5
 8008f3a:	69fa      	ldr	r2, [r7, #28]
 8008f3c:	440a      	add	r2, r1
 8008f3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008f42:	0cdb      	lsrs	r3, r3, #19
 8008f44:	04db      	lsls	r3, r3, #19
 8008f46:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008f48:	69bb      	ldr	r3, [r7, #24]
 8008f4a:	015a      	lsls	r2, r3, #5
 8008f4c:	69fb      	ldr	r3, [r7, #28]
 8008f4e:	4413      	add	r3, r2
 8008f50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f54:	691b      	ldr	r3, [r3, #16]
 8008f56:	69ba      	ldr	r2, [r7, #24]
 8008f58:	0151      	lsls	r1, r2, #5
 8008f5a:	69fa      	ldr	r2, [r7, #28]
 8008f5c:	440a      	add	r2, r1
 8008f5e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008f62:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008f66:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008f6a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008f6c:	69bb      	ldr	r3, [r7, #24]
 8008f6e:	015a      	lsls	r2, r3, #5
 8008f70:	69fb      	ldr	r3, [r7, #28]
 8008f72:	4413      	add	r3, r2
 8008f74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f78:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8008f7a:	68bb      	ldr	r3, [r7, #8]
 8008f7c:	6999      	ldr	r1, [r3, #24]
 8008f7e:	68bb      	ldr	r3, [r7, #8]
 8008f80:	68db      	ldr	r3, [r3, #12]
 8008f82:	440b      	add	r3, r1
 8008f84:	1e59      	subs	r1, r3, #1
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	68db      	ldr	r3, [r3, #12]
 8008f8a:	fbb1 f3f3 	udiv	r3, r1, r3
 8008f8e:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008f90:	4b9d      	ldr	r3, [pc, #628]	; (8009208 <USB_EPStartXfer+0x370>)
 8008f92:	400b      	ands	r3, r1
 8008f94:	69b9      	ldr	r1, [r7, #24]
 8008f96:	0148      	lsls	r0, r1, #5
 8008f98:	69f9      	ldr	r1, [r7, #28]
 8008f9a:	4401      	add	r1, r0
 8008f9c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008fa0:	4313      	orrs	r3, r2
 8008fa2:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008fa4:	69bb      	ldr	r3, [r7, #24]
 8008fa6:	015a      	lsls	r2, r3, #5
 8008fa8:	69fb      	ldr	r3, [r7, #28]
 8008faa:	4413      	add	r3, r2
 8008fac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fb0:	691a      	ldr	r2, [r3, #16]
 8008fb2:	68bb      	ldr	r3, [r7, #8]
 8008fb4:	699b      	ldr	r3, [r3, #24]
 8008fb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008fba:	69b9      	ldr	r1, [r7, #24]
 8008fbc:	0148      	lsls	r0, r1, #5
 8008fbe:	69f9      	ldr	r1, [r7, #28]
 8008fc0:	4401      	add	r1, r0
 8008fc2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008fc6:	4313      	orrs	r3, r2
 8008fc8:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8008fca:	68bb      	ldr	r3, [r7, #8]
 8008fcc:	791b      	ldrb	r3, [r3, #4]
 8008fce:	2b01      	cmp	r3, #1
 8008fd0:	d11f      	bne.n	8009012 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008fd2:	69bb      	ldr	r3, [r7, #24]
 8008fd4:	015a      	lsls	r2, r3, #5
 8008fd6:	69fb      	ldr	r3, [r7, #28]
 8008fd8:	4413      	add	r3, r2
 8008fda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fde:	691b      	ldr	r3, [r3, #16]
 8008fe0:	69ba      	ldr	r2, [r7, #24]
 8008fe2:	0151      	lsls	r1, r2, #5
 8008fe4:	69fa      	ldr	r2, [r7, #28]
 8008fe6:	440a      	add	r2, r1
 8008fe8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008fec:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8008ff0:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8008ff2:	69bb      	ldr	r3, [r7, #24]
 8008ff4:	015a      	lsls	r2, r3, #5
 8008ff6:	69fb      	ldr	r3, [r7, #28]
 8008ff8:	4413      	add	r3, r2
 8008ffa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ffe:	691b      	ldr	r3, [r3, #16]
 8009000:	69ba      	ldr	r2, [r7, #24]
 8009002:	0151      	lsls	r1, r2, #5
 8009004:	69fa      	ldr	r2, [r7, #28]
 8009006:	440a      	add	r2, r1
 8009008:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800900c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009010:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8009012:	79fb      	ldrb	r3, [r7, #7]
 8009014:	2b01      	cmp	r3, #1
 8009016:	d14b      	bne.n	80090b0 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009018:	68bb      	ldr	r3, [r7, #8]
 800901a:	695b      	ldr	r3, [r3, #20]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d009      	beq.n	8009034 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009020:	69bb      	ldr	r3, [r7, #24]
 8009022:	015a      	lsls	r2, r3, #5
 8009024:	69fb      	ldr	r3, [r7, #28]
 8009026:	4413      	add	r3, r2
 8009028:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800902c:	461a      	mov	r2, r3
 800902e:	68bb      	ldr	r3, [r7, #8]
 8009030:	695b      	ldr	r3, [r3, #20]
 8009032:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8009034:	68bb      	ldr	r3, [r7, #8]
 8009036:	791b      	ldrb	r3, [r3, #4]
 8009038:	2b01      	cmp	r3, #1
 800903a:	d128      	bne.n	800908e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800903c:	69fb      	ldr	r3, [r7, #28]
 800903e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009042:	689b      	ldr	r3, [r3, #8]
 8009044:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009048:	2b00      	cmp	r3, #0
 800904a:	d110      	bne.n	800906e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800904c:	69bb      	ldr	r3, [r7, #24]
 800904e:	015a      	lsls	r2, r3, #5
 8009050:	69fb      	ldr	r3, [r7, #28]
 8009052:	4413      	add	r3, r2
 8009054:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	69ba      	ldr	r2, [r7, #24]
 800905c:	0151      	lsls	r1, r2, #5
 800905e:	69fa      	ldr	r2, [r7, #28]
 8009060:	440a      	add	r2, r1
 8009062:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009066:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800906a:	6013      	str	r3, [r2, #0]
 800906c:	e00f      	b.n	800908e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800906e:	69bb      	ldr	r3, [r7, #24]
 8009070:	015a      	lsls	r2, r3, #5
 8009072:	69fb      	ldr	r3, [r7, #28]
 8009074:	4413      	add	r3, r2
 8009076:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	69ba      	ldr	r2, [r7, #24]
 800907e:	0151      	lsls	r1, r2, #5
 8009080:	69fa      	ldr	r2, [r7, #28]
 8009082:	440a      	add	r2, r1
 8009084:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009088:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800908c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800908e:	69bb      	ldr	r3, [r7, #24]
 8009090:	015a      	lsls	r2, r3, #5
 8009092:	69fb      	ldr	r3, [r7, #28]
 8009094:	4413      	add	r3, r2
 8009096:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	69ba      	ldr	r2, [r7, #24]
 800909e:	0151      	lsls	r1, r2, #5
 80090a0:	69fa      	ldr	r2, [r7, #28]
 80090a2:	440a      	add	r2, r1
 80090a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80090a8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80090ac:	6013      	str	r3, [r2, #0]
 80090ae:	e133      	b.n	8009318 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80090b0:	69bb      	ldr	r3, [r7, #24]
 80090b2:	015a      	lsls	r2, r3, #5
 80090b4:	69fb      	ldr	r3, [r7, #28]
 80090b6:	4413      	add	r3, r2
 80090b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	69ba      	ldr	r2, [r7, #24]
 80090c0:	0151      	lsls	r1, r2, #5
 80090c2:	69fa      	ldr	r2, [r7, #28]
 80090c4:	440a      	add	r2, r1
 80090c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80090ca:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80090ce:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80090d0:	68bb      	ldr	r3, [r7, #8]
 80090d2:	791b      	ldrb	r3, [r3, #4]
 80090d4:	2b01      	cmp	r3, #1
 80090d6:	d015      	beq.n	8009104 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80090d8:	68bb      	ldr	r3, [r7, #8]
 80090da:	699b      	ldr	r3, [r3, #24]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	f000 811b 	beq.w	8009318 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80090e2:	69fb      	ldr	r3, [r7, #28]
 80090e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80090ea:	68bb      	ldr	r3, [r7, #8]
 80090ec:	781b      	ldrb	r3, [r3, #0]
 80090ee:	f003 030f 	and.w	r3, r3, #15
 80090f2:	2101      	movs	r1, #1
 80090f4:	fa01 f303 	lsl.w	r3, r1, r3
 80090f8:	69f9      	ldr	r1, [r7, #28]
 80090fa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80090fe:	4313      	orrs	r3, r2
 8009100:	634b      	str	r3, [r1, #52]	; 0x34
 8009102:	e109      	b.n	8009318 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009104:	69fb      	ldr	r3, [r7, #28]
 8009106:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800910a:	689b      	ldr	r3, [r3, #8]
 800910c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009110:	2b00      	cmp	r3, #0
 8009112:	d110      	bne.n	8009136 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009114:	69bb      	ldr	r3, [r7, #24]
 8009116:	015a      	lsls	r2, r3, #5
 8009118:	69fb      	ldr	r3, [r7, #28]
 800911a:	4413      	add	r3, r2
 800911c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	69ba      	ldr	r2, [r7, #24]
 8009124:	0151      	lsls	r1, r2, #5
 8009126:	69fa      	ldr	r2, [r7, #28]
 8009128:	440a      	add	r2, r1
 800912a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800912e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009132:	6013      	str	r3, [r2, #0]
 8009134:	e00f      	b.n	8009156 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009136:	69bb      	ldr	r3, [r7, #24]
 8009138:	015a      	lsls	r2, r3, #5
 800913a:	69fb      	ldr	r3, [r7, #28]
 800913c:	4413      	add	r3, r2
 800913e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	69ba      	ldr	r2, [r7, #24]
 8009146:	0151      	lsls	r1, r2, #5
 8009148:	69fa      	ldr	r2, [r7, #28]
 800914a:	440a      	add	r2, r1
 800914c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009150:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009154:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8009156:	68bb      	ldr	r3, [r7, #8]
 8009158:	6919      	ldr	r1, [r3, #16]
 800915a:	68bb      	ldr	r3, [r7, #8]
 800915c:	781a      	ldrb	r2, [r3, #0]
 800915e:	68bb      	ldr	r3, [r7, #8]
 8009160:	699b      	ldr	r3, [r3, #24]
 8009162:	b298      	uxth	r0, r3
 8009164:	79fb      	ldrb	r3, [r7, #7]
 8009166:	9300      	str	r3, [sp, #0]
 8009168:	4603      	mov	r3, r0
 800916a:	68f8      	ldr	r0, [r7, #12]
 800916c:	f000 fade 	bl	800972c <USB_WritePacket>
 8009170:	e0d2      	b.n	8009318 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009172:	69bb      	ldr	r3, [r7, #24]
 8009174:	015a      	lsls	r2, r3, #5
 8009176:	69fb      	ldr	r3, [r7, #28]
 8009178:	4413      	add	r3, r2
 800917a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800917e:	691b      	ldr	r3, [r3, #16]
 8009180:	69ba      	ldr	r2, [r7, #24]
 8009182:	0151      	lsls	r1, r2, #5
 8009184:	69fa      	ldr	r2, [r7, #28]
 8009186:	440a      	add	r2, r1
 8009188:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800918c:	0cdb      	lsrs	r3, r3, #19
 800918e:	04db      	lsls	r3, r3, #19
 8009190:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009192:	69bb      	ldr	r3, [r7, #24]
 8009194:	015a      	lsls	r2, r3, #5
 8009196:	69fb      	ldr	r3, [r7, #28]
 8009198:	4413      	add	r3, r2
 800919a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800919e:	691b      	ldr	r3, [r3, #16]
 80091a0:	69ba      	ldr	r2, [r7, #24]
 80091a2:	0151      	lsls	r1, r2, #5
 80091a4:	69fa      	ldr	r2, [r7, #28]
 80091a6:	440a      	add	r2, r1
 80091a8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80091ac:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80091b0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80091b4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80091b6:	68bb      	ldr	r3, [r7, #8]
 80091b8:	699b      	ldr	r3, [r3, #24]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d126      	bne.n	800920c <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80091be:	69bb      	ldr	r3, [r7, #24]
 80091c0:	015a      	lsls	r2, r3, #5
 80091c2:	69fb      	ldr	r3, [r7, #28]
 80091c4:	4413      	add	r3, r2
 80091c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091ca:	691a      	ldr	r2, [r3, #16]
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	68db      	ldr	r3, [r3, #12]
 80091d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80091d4:	69b9      	ldr	r1, [r7, #24]
 80091d6:	0148      	lsls	r0, r1, #5
 80091d8:	69f9      	ldr	r1, [r7, #28]
 80091da:	4401      	add	r1, r0
 80091dc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80091e0:	4313      	orrs	r3, r2
 80091e2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80091e4:	69bb      	ldr	r3, [r7, #24]
 80091e6:	015a      	lsls	r2, r3, #5
 80091e8:	69fb      	ldr	r3, [r7, #28]
 80091ea:	4413      	add	r3, r2
 80091ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091f0:	691b      	ldr	r3, [r3, #16]
 80091f2:	69ba      	ldr	r2, [r7, #24]
 80091f4:	0151      	lsls	r1, r2, #5
 80091f6:	69fa      	ldr	r2, [r7, #28]
 80091f8:	440a      	add	r2, r1
 80091fa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80091fe:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009202:	6113      	str	r3, [r2, #16]
 8009204:	e03a      	b.n	800927c <USB_EPStartXfer+0x3e4>
 8009206:	bf00      	nop
 8009208:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800920c:	68bb      	ldr	r3, [r7, #8]
 800920e:	699a      	ldr	r2, [r3, #24]
 8009210:	68bb      	ldr	r3, [r7, #8]
 8009212:	68db      	ldr	r3, [r3, #12]
 8009214:	4413      	add	r3, r2
 8009216:	1e5a      	subs	r2, r3, #1
 8009218:	68bb      	ldr	r3, [r7, #8]
 800921a:	68db      	ldr	r3, [r3, #12]
 800921c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009220:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8009222:	68bb      	ldr	r3, [r7, #8]
 8009224:	68db      	ldr	r3, [r3, #12]
 8009226:	8afa      	ldrh	r2, [r7, #22]
 8009228:	fb03 f202 	mul.w	r2, r3, r2
 800922c:	68bb      	ldr	r3, [r7, #8]
 800922e:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009230:	69bb      	ldr	r3, [r7, #24]
 8009232:	015a      	lsls	r2, r3, #5
 8009234:	69fb      	ldr	r3, [r7, #28]
 8009236:	4413      	add	r3, r2
 8009238:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800923c:	691a      	ldr	r2, [r3, #16]
 800923e:	8afb      	ldrh	r3, [r7, #22]
 8009240:	04d9      	lsls	r1, r3, #19
 8009242:	4b38      	ldr	r3, [pc, #224]	; (8009324 <USB_EPStartXfer+0x48c>)
 8009244:	400b      	ands	r3, r1
 8009246:	69b9      	ldr	r1, [r7, #24]
 8009248:	0148      	lsls	r0, r1, #5
 800924a:	69f9      	ldr	r1, [r7, #28]
 800924c:	4401      	add	r1, r0
 800924e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009252:	4313      	orrs	r3, r2
 8009254:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8009256:	69bb      	ldr	r3, [r7, #24]
 8009258:	015a      	lsls	r2, r3, #5
 800925a:	69fb      	ldr	r3, [r7, #28]
 800925c:	4413      	add	r3, r2
 800925e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009262:	691a      	ldr	r2, [r3, #16]
 8009264:	68bb      	ldr	r3, [r7, #8]
 8009266:	69db      	ldr	r3, [r3, #28]
 8009268:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800926c:	69b9      	ldr	r1, [r7, #24]
 800926e:	0148      	lsls	r0, r1, #5
 8009270:	69f9      	ldr	r1, [r7, #28]
 8009272:	4401      	add	r1, r0
 8009274:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009278:	4313      	orrs	r3, r2
 800927a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800927c:	79fb      	ldrb	r3, [r7, #7]
 800927e:	2b01      	cmp	r3, #1
 8009280:	d10d      	bne.n	800929e <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009282:	68bb      	ldr	r3, [r7, #8]
 8009284:	691b      	ldr	r3, [r3, #16]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d009      	beq.n	800929e <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800928a:	68bb      	ldr	r3, [r7, #8]
 800928c:	6919      	ldr	r1, [r3, #16]
 800928e:	69bb      	ldr	r3, [r7, #24]
 8009290:	015a      	lsls	r2, r3, #5
 8009292:	69fb      	ldr	r3, [r7, #28]
 8009294:	4413      	add	r3, r2
 8009296:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800929a:	460a      	mov	r2, r1
 800929c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800929e:	68bb      	ldr	r3, [r7, #8]
 80092a0:	791b      	ldrb	r3, [r3, #4]
 80092a2:	2b01      	cmp	r3, #1
 80092a4:	d128      	bne.n	80092f8 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80092a6:	69fb      	ldr	r3, [r7, #28]
 80092a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092ac:	689b      	ldr	r3, [r3, #8]
 80092ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d110      	bne.n	80092d8 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80092b6:	69bb      	ldr	r3, [r7, #24]
 80092b8:	015a      	lsls	r2, r3, #5
 80092ba:	69fb      	ldr	r3, [r7, #28]
 80092bc:	4413      	add	r3, r2
 80092be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	69ba      	ldr	r2, [r7, #24]
 80092c6:	0151      	lsls	r1, r2, #5
 80092c8:	69fa      	ldr	r2, [r7, #28]
 80092ca:	440a      	add	r2, r1
 80092cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80092d0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80092d4:	6013      	str	r3, [r2, #0]
 80092d6:	e00f      	b.n	80092f8 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80092d8:	69bb      	ldr	r3, [r7, #24]
 80092da:	015a      	lsls	r2, r3, #5
 80092dc:	69fb      	ldr	r3, [r7, #28]
 80092de:	4413      	add	r3, r2
 80092e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	69ba      	ldr	r2, [r7, #24]
 80092e8:	0151      	lsls	r1, r2, #5
 80092ea:	69fa      	ldr	r2, [r7, #28]
 80092ec:	440a      	add	r2, r1
 80092ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80092f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80092f6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80092f8:	69bb      	ldr	r3, [r7, #24]
 80092fa:	015a      	lsls	r2, r3, #5
 80092fc:	69fb      	ldr	r3, [r7, #28]
 80092fe:	4413      	add	r3, r2
 8009300:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	69ba      	ldr	r2, [r7, #24]
 8009308:	0151      	lsls	r1, r2, #5
 800930a:	69fa      	ldr	r2, [r7, #28]
 800930c:	440a      	add	r2, r1
 800930e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009312:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009316:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009318:	2300      	movs	r3, #0
}
 800931a:	4618      	mov	r0, r3
 800931c:	3720      	adds	r7, #32
 800931e:	46bd      	mov	sp, r7
 8009320:	bd80      	pop	{r7, pc}
 8009322:	bf00      	nop
 8009324:	1ff80000 	.word	0x1ff80000

08009328 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009328:	b480      	push	{r7}
 800932a:	b087      	sub	sp, #28
 800932c:	af00      	add	r7, sp, #0
 800932e:	60f8      	str	r0, [r7, #12]
 8009330:	60b9      	str	r1, [r7, #8]
 8009332:	4613      	mov	r3, r2
 8009334:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800933a:	68bb      	ldr	r3, [r7, #8]
 800933c:	781b      	ldrb	r3, [r3, #0]
 800933e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009340:	68bb      	ldr	r3, [r7, #8]
 8009342:	785b      	ldrb	r3, [r3, #1]
 8009344:	2b01      	cmp	r3, #1
 8009346:	f040 80ce 	bne.w	80094e6 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800934a:	68bb      	ldr	r3, [r7, #8]
 800934c:	699b      	ldr	r3, [r3, #24]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d132      	bne.n	80093b8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009352:	693b      	ldr	r3, [r7, #16]
 8009354:	015a      	lsls	r2, r3, #5
 8009356:	697b      	ldr	r3, [r7, #20]
 8009358:	4413      	add	r3, r2
 800935a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800935e:	691b      	ldr	r3, [r3, #16]
 8009360:	693a      	ldr	r2, [r7, #16]
 8009362:	0151      	lsls	r1, r2, #5
 8009364:	697a      	ldr	r2, [r7, #20]
 8009366:	440a      	add	r2, r1
 8009368:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800936c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009370:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009374:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009376:	693b      	ldr	r3, [r7, #16]
 8009378:	015a      	lsls	r2, r3, #5
 800937a:	697b      	ldr	r3, [r7, #20]
 800937c:	4413      	add	r3, r2
 800937e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009382:	691b      	ldr	r3, [r3, #16]
 8009384:	693a      	ldr	r2, [r7, #16]
 8009386:	0151      	lsls	r1, r2, #5
 8009388:	697a      	ldr	r2, [r7, #20]
 800938a:	440a      	add	r2, r1
 800938c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009390:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009394:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009396:	693b      	ldr	r3, [r7, #16]
 8009398:	015a      	lsls	r2, r3, #5
 800939a:	697b      	ldr	r3, [r7, #20]
 800939c:	4413      	add	r3, r2
 800939e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093a2:	691b      	ldr	r3, [r3, #16]
 80093a4:	693a      	ldr	r2, [r7, #16]
 80093a6:	0151      	lsls	r1, r2, #5
 80093a8:	697a      	ldr	r2, [r7, #20]
 80093aa:	440a      	add	r2, r1
 80093ac:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80093b0:	0cdb      	lsrs	r3, r3, #19
 80093b2:	04db      	lsls	r3, r3, #19
 80093b4:	6113      	str	r3, [r2, #16]
 80093b6:	e04e      	b.n	8009456 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80093b8:	693b      	ldr	r3, [r7, #16]
 80093ba:	015a      	lsls	r2, r3, #5
 80093bc:	697b      	ldr	r3, [r7, #20]
 80093be:	4413      	add	r3, r2
 80093c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093c4:	691b      	ldr	r3, [r3, #16]
 80093c6:	693a      	ldr	r2, [r7, #16]
 80093c8:	0151      	lsls	r1, r2, #5
 80093ca:	697a      	ldr	r2, [r7, #20]
 80093cc:	440a      	add	r2, r1
 80093ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80093d2:	0cdb      	lsrs	r3, r3, #19
 80093d4:	04db      	lsls	r3, r3, #19
 80093d6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80093d8:	693b      	ldr	r3, [r7, #16]
 80093da:	015a      	lsls	r2, r3, #5
 80093dc:	697b      	ldr	r3, [r7, #20]
 80093de:	4413      	add	r3, r2
 80093e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093e4:	691b      	ldr	r3, [r3, #16]
 80093e6:	693a      	ldr	r2, [r7, #16]
 80093e8:	0151      	lsls	r1, r2, #5
 80093ea:	697a      	ldr	r2, [r7, #20]
 80093ec:	440a      	add	r2, r1
 80093ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80093f2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80093f6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80093fa:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80093fc:	68bb      	ldr	r3, [r7, #8]
 80093fe:	699a      	ldr	r2, [r3, #24]
 8009400:	68bb      	ldr	r3, [r7, #8]
 8009402:	68db      	ldr	r3, [r3, #12]
 8009404:	429a      	cmp	r2, r3
 8009406:	d903      	bls.n	8009410 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	68da      	ldr	r2, [r3, #12]
 800940c:	68bb      	ldr	r3, [r7, #8]
 800940e:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009410:	693b      	ldr	r3, [r7, #16]
 8009412:	015a      	lsls	r2, r3, #5
 8009414:	697b      	ldr	r3, [r7, #20]
 8009416:	4413      	add	r3, r2
 8009418:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800941c:	691b      	ldr	r3, [r3, #16]
 800941e:	693a      	ldr	r2, [r7, #16]
 8009420:	0151      	lsls	r1, r2, #5
 8009422:	697a      	ldr	r2, [r7, #20]
 8009424:	440a      	add	r2, r1
 8009426:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800942a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800942e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009430:	693b      	ldr	r3, [r7, #16]
 8009432:	015a      	lsls	r2, r3, #5
 8009434:	697b      	ldr	r3, [r7, #20]
 8009436:	4413      	add	r3, r2
 8009438:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800943c:	691a      	ldr	r2, [r3, #16]
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	699b      	ldr	r3, [r3, #24]
 8009442:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009446:	6939      	ldr	r1, [r7, #16]
 8009448:	0148      	lsls	r0, r1, #5
 800944a:	6979      	ldr	r1, [r7, #20]
 800944c:	4401      	add	r1, r0
 800944e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009452:	4313      	orrs	r3, r2
 8009454:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009456:	79fb      	ldrb	r3, [r7, #7]
 8009458:	2b01      	cmp	r3, #1
 800945a:	d11e      	bne.n	800949a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	695b      	ldr	r3, [r3, #20]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d009      	beq.n	8009478 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009464:	693b      	ldr	r3, [r7, #16]
 8009466:	015a      	lsls	r2, r3, #5
 8009468:	697b      	ldr	r3, [r7, #20]
 800946a:	4413      	add	r3, r2
 800946c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009470:	461a      	mov	r2, r3
 8009472:	68bb      	ldr	r3, [r7, #8]
 8009474:	695b      	ldr	r3, [r3, #20]
 8009476:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009478:	693b      	ldr	r3, [r7, #16]
 800947a:	015a      	lsls	r2, r3, #5
 800947c:	697b      	ldr	r3, [r7, #20]
 800947e:	4413      	add	r3, r2
 8009480:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	693a      	ldr	r2, [r7, #16]
 8009488:	0151      	lsls	r1, r2, #5
 800948a:	697a      	ldr	r2, [r7, #20]
 800948c:	440a      	add	r2, r1
 800948e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009492:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009496:	6013      	str	r3, [r2, #0]
 8009498:	e097      	b.n	80095ca <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800949a:	693b      	ldr	r3, [r7, #16]
 800949c:	015a      	lsls	r2, r3, #5
 800949e:	697b      	ldr	r3, [r7, #20]
 80094a0:	4413      	add	r3, r2
 80094a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	693a      	ldr	r2, [r7, #16]
 80094aa:	0151      	lsls	r1, r2, #5
 80094ac:	697a      	ldr	r2, [r7, #20]
 80094ae:	440a      	add	r2, r1
 80094b0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80094b4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80094b8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80094ba:	68bb      	ldr	r3, [r7, #8]
 80094bc:	699b      	ldr	r3, [r3, #24]
 80094be:	2b00      	cmp	r3, #0
 80094c0:	f000 8083 	beq.w	80095ca <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80094c4:	697b      	ldr	r3, [r7, #20]
 80094c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80094cc:	68bb      	ldr	r3, [r7, #8]
 80094ce:	781b      	ldrb	r3, [r3, #0]
 80094d0:	f003 030f 	and.w	r3, r3, #15
 80094d4:	2101      	movs	r1, #1
 80094d6:	fa01 f303 	lsl.w	r3, r1, r3
 80094da:	6979      	ldr	r1, [r7, #20]
 80094dc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80094e0:	4313      	orrs	r3, r2
 80094e2:	634b      	str	r3, [r1, #52]	; 0x34
 80094e4:	e071      	b.n	80095ca <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80094e6:	693b      	ldr	r3, [r7, #16]
 80094e8:	015a      	lsls	r2, r3, #5
 80094ea:	697b      	ldr	r3, [r7, #20]
 80094ec:	4413      	add	r3, r2
 80094ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094f2:	691b      	ldr	r3, [r3, #16]
 80094f4:	693a      	ldr	r2, [r7, #16]
 80094f6:	0151      	lsls	r1, r2, #5
 80094f8:	697a      	ldr	r2, [r7, #20]
 80094fa:	440a      	add	r2, r1
 80094fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009500:	0cdb      	lsrs	r3, r3, #19
 8009502:	04db      	lsls	r3, r3, #19
 8009504:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009506:	693b      	ldr	r3, [r7, #16]
 8009508:	015a      	lsls	r2, r3, #5
 800950a:	697b      	ldr	r3, [r7, #20]
 800950c:	4413      	add	r3, r2
 800950e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009512:	691b      	ldr	r3, [r3, #16]
 8009514:	693a      	ldr	r2, [r7, #16]
 8009516:	0151      	lsls	r1, r2, #5
 8009518:	697a      	ldr	r2, [r7, #20]
 800951a:	440a      	add	r2, r1
 800951c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009520:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009524:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009528:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800952a:	68bb      	ldr	r3, [r7, #8]
 800952c:	699b      	ldr	r3, [r3, #24]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d003      	beq.n	800953a <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8009532:	68bb      	ldr	r3, [r7, #8]
 8009534:	68da      	ldr	r2, [r3, #12]
 8009536:	68bb      	ldr	r3, [r7, #8]
 8009538:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	68da      	ldr	r2, [r3, #12]
 800953e:	68bb      	ldr	r3, [r7, #8]
 8009540:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009542:	693b      	ldr	r3, [r7, #16]
 8009544:	015a      	lsls	r2, r3, #5
 8009546:	697b      	ldr	r3, [r7, #20]
 8009548:	4413      	add	r3, r2
 800954a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800954e:	691b      	ldr	r3, [r3, #16]
 8009550:	693a      	ldr	r2, [r7, #16]
 8009552:	0151      	lsls	r1, r2, #5
 8009554:	697a      	ldr	r2, [r7, #20]
 8009556:	440a      	add	r2, r1
 8009558:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800955c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009560:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8009562:	693b      	ldr	r3, [r7, #16]
 8009564:	015a      	lsls	r2, r3, #5
 8009566:	697b      	ldr	r3, [r7, #20]
 8009568:	4413      	add	r3, r2
 800956a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800956e:	691a      	ldr	r2, [r3, #16]
 8009570:	68bb      	ldr	r3, [r7, #8]
 8009572:	69db      	ldr	r3, [r3, #28]
 8009574:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009578:	6939      	ldr	r1, [r7, #16]
 800957a:	0148      	lsls	r0, r1, #5
 800957c:	6979      	ldr	r1, [r7, #20]
 800957e:	4401      	add	r1, r0
 8009580:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009584:	4313      	orrs	r3, r2
 8009586:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8009588:	79fb      	ldrb	r3, [r7, #7]
 800958a:	2b01      	cmp	r3, #1
 800958c:	d10d      	bne.n	80095aa <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800958e:	68bb      	ldr	r3, [r7, #8]
 8009590:	691b      	ldr	r3, [r3, #16]
 8009592:	2b00      	cmp	r3, #0
 8009594:	d009      	beq.n	80095aa <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009596:	68bb      	ldr	r3, [r7, #8]
 8009598:	6919      	ldr	r1, [r3, #16]
 800959a:	693b      	ldr	r3, [r7, #16]
 800959c:	015a      	lsls	r2, r3, #5
 800959e:	697b      	ldr	r3, [r7, #20]
 80095a0:	4413      	add	r3, r2
 80095a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095a6:	460a      	mov	r2, r1
 80095a8:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80095aa:	693b      	ldr	r3, [r7, #16]
 80095ac:	015a      	lsls	r2, r3, #5
 80095ae:	697b      	ldr	r3, [r7, #20]
 80095b0:	4413      	add	r3, r2
 80095b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	693a      	ldr	r2, [r7, #16]
 80095ba:	0151      	lsls	r1, r2, #5
 80095bc:	697a      	ldr	r2, [r7, #20]
 80095be:	440a      	add	r2, r1
 80095c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80095c4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80095c8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80095ca:	2300      	movs	r3, #0
}
 80095cc:	4618      	mov	r0, r3
 80095ce:	371c      	adds	r7, #28
 80095d0:	46bd      	mov	sp, r7
 80095d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d6:	4770      	bx	lr

080095d8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80095d8:	b480      	push	{r7}
 80095da:	b087      	sub	sp, #28
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
 80095e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80095e2:	2300      	movs	r3, #0
 80095e4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80095e6:	2300      	movs	r3, #0
 80095e8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80095ee:	683b      	ldr	r3, [r7, #0]
 80095f0:	785b      	ldrb	r3, [r3, #1]
 80095f2:	2b01      	cmp	r3, #1
 80095f4:	d14a      	bne.n	800968c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80095f6:	683b      	ldr	r3, [r7, #0]
 80095f8:	781b      	ldrb	r3, [r3, #0]
 80095fa:	015a      	lsls	r2, r3, #5
 80095fc:	693b      	ldr	r3, [r7, #16]
 80095fe:	4413      	add	r3, r2
 8009600:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800960a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800960e:	f040 8086 	bne.w	800971e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	781b      	ldrb	r3, [r3, #0]
 8009616:	015a      	lsls	r2, r3, #5
 8009618:	693b      	ldr	r3, [r7, #16]
 800961a:	4413      	add	r3, r2
 800961c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	683a      	ldr	r2, [r7, #0]
 8009624:	7812      	ldrb	r2, [r2, #0]
 8009626:	0151      	lsls	r1, r2, #5
 8009628:	693a      	ldr	r2, [r7, #16]
 800962a:	440a      	add	r2, r1
 800962c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009630:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009634:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009636:	683b      	ldr	r3, [r7, #0]
 8009638:	781b      	ldrb	r3, [r3, #0]
 800963a:	015a      	lsls	r2, r3, #5
 800963c:	693b      	ldr	r3, [r7, #16]
 800963e:	4413      	add	r3, r2
 8009640:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	683a      	ldr	r2, [r7, #0]
 8009648:	7812      	ldrb	r2, [r2, #0]
 800964a:	0151      	lsls	r1, r2, #5
 800964c:	693a      	ldr	r2, [r7, #16]
 800964e:	440a      	add	r2, r1
 8009650:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009654:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009658:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	3301      	adds	r3, #1
 800965e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	f242 7210 	movw	r2, #10000	; 0x2710
 8009666:	4293      	cmp	r3, r2
 8009668:	d902      	bls.n	8009670 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800966a:	2301      	movs	r3, #1
 800966c:	75fb      	strb	r3, [r7, #23]
          break;
 800966e:	e056      	b.n	800971e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009670:	683b      	ldr	r3, [r7, #0]
 8009672:	781b      	ldrb	r3, [r3, #0]
 8009674:	015a      	lsls	r2, r3, #5
 8009676:	693b      	ldr	r3, [r7, #16]
 8009678:	4413      	add	r3, r2
 800967a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009684:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009688:	d0e7      	beq.n	800965a <USB_EPStopXfer+0x82>
 800968a:	e048      	b.n	800971e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800968c:	683b      	ldr	r3, [r7, #0]
 800968e:	781b      	ldrb	r3, [r3, #0]
 8009690:	015a      	lsls	r2, r3, #5
 8009692:	693b      	ldr	r3, [r7, #16]
 8009694:	4413      	add	r3, r2
 8009696:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80096a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80096a4:	d13b      	bne.n	800971e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	781b      	ldrb	r3, [r3, #0]
 80096aa:	015a      	lsls	r2, r3, #5
 80096ac:	693b      	ldr	r3, [r7, #16]
 80096ae:	4413      	add	r3, r2
 80096b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	683a      	ldr	r2, [r7, #0]
 80096b8:	7812      	ldrb	r2, [r2, #0]
 80096ba:	0151      	lsls	r1, r2, #5
 80096bc:	693a      	ldr	r2, [r7, #16]
 80096be:	440a      	add	r2, r1
 80096c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80096c4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80096c8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80096ca:	683b      	ldr	r3, [r7, #0]
 80096cc:	781b      	ldrb	r3, [r3, #0]
 80096ce:	015a      	lsls	r2, r3, #5
 80096d0:	693b      	ldr	r3, [r7, #16]
 80096d2:	4413      	add	r3, r2
 80096d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	683a      	ldr	r2, [r7, #0]
 80096dc:	7812      	ldrb	r2, [r2, #0]
 80096de:	0151      	lsls	r1, r2, #5
 80096e0:	693a      	ldr	r2, [r7, #16]
 80096e2:	440a      	add	r2, r1
 80096e4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80096e8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80096ec:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	3301      	adds	r3, #1
 80096f2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	f242 7210 	movw	r2, #10000	; 0x2710
 80096fa:	4293      	cmp	r3, r2
 80096fc:	d902      	bls.n	8009704 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80096fe:	2301      	movs	r3, #1
 8009700:	75fb      	strb	r3, [r7, #23]
          break;
 8009702:	e00c      	b.n	800971e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009704:	683b      	ldr	r3, [r7, #0]
 8009706:	781b      	ldrb	r3, [r3, #0]
 8009708:	015a      	lsls	r2, r3, #5
 800970a:	693b      	ldr	r3, [r7, #16]
 800970c:	4413      	add	r3, r2
 800970e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009718:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800971c:	d0e7      	beq.n	80096ee <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800971e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009720:	4618      	mov	r0, r3
 8009722:	371c      	adds	r7, #28
 8009724:	46bd      	mov	sp, r7
 8009726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972a:	4770      	bx	lr

0800972c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800972c:	b480      	push	{r7}
 800972e:	b089      	sub	sp, #36	; 0x24
 8009730:	af00      	add	r7, sp, #0
 8009732:	60f8      	str	r0, [r7, #12]
 8009734:	60b9      	str	r1, [r7, #8]
 8009736:	4611      	mov	r1, r2
 8009738:	461a      	mov	r2, r3
 800973a:	460b      	mov	r3, r1
 800973c:	71fb      	strb	r3, [r7, #7]
 800973e:	4613      	mov	r3, r2
 8009740:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009746:	68bb      	ldr	r3, [r7, #8]
 8009748:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800974a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800974e:	2b00      	cmp	r3, #0
 8009750:	d123      	bne.n	800979a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009752:	88bb      	ldrh	r3, [r7, #4]
 8009754:	3303      	adds	r3, #3
 8009756:	089b      	lsrs	r3, r3, #2
 8009758:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800975a:	2300      	movs	r3, #0
 800975c:	61bb      	str	r3, [r7, #24]
 800975e:	e018      	b.n	8009792 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009760:	79fb      	ldrb	r3, [r7, #7]
 8009762:	031a      	lsls	r2, r3, #12
 8009764:	697b      	ldr	r3, [r7, #20]
 8009766:	4413      	add	r3, r2
 8009768:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800976c:	461a      	mov	r2, r3
 800976e:	69fb      	ldr	r3, [r7, #28]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009774:	69fb      	ldr	r3, [r7, #28]
 8009776:	3301      	adds	r3, #1
 8009778:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800977a:	69fb      	ldr	r3, [r7, #28]
 800977c:	3301      	adds	r3, #1
 800977e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009780:	69fb      	ldr	r3, [r7, #28]
 8009782:	3301      	adds	r3, #1
 8009784:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009786:	69fb      	ldr	r3, [r7, #28]
 8009788:	3301      	adds	r3, #1
 800978a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800978c:	69bb      	ldr	r3, [r7, #24]
 800978e:	3301      	adds	r3, #1
 8009790:	61bb      	str	r3, [r7, #24]
 8009792:	69ba      	ldr	r2, [r7, #24]
 8009794:	693b      	ldr	r3, [r7, #16]
 8009796:	429a      	cmp	r2, r3
 8009798:	d3e2      	bcc.n	8009760 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800979a:	2300      	movs	r3, #0
}
 800979c:	4618      	mov	r0, r3
 800979e:	3724      	adds	r7, #36	; 0x24
 80097a0:	46bd      	mov	sp, r7
 80097a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a6:	4770      	bx	lr

080097a8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80097a8:	b480      	push	{r7}
 80097aa:	b08b      	sub	sp, #44	; 0x2c
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	60f8      	str	r0, [r7, #12]
 80097b0:	60b9      	str	r1, [r7, #8]
 80097b2:	4613      	mov	r3, r2
 80097b4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80097ba:	68bb      	ldr	r3, [r7, #8]
 80097bc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80097be:	88fb      	ldrh	r3, [r7, #6]
 80097c0:	089b      	lsrs	r3, r3, #2
 80097c2:	b29b      	uxth	r3, r3
 80097c4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80097c6:	88fb      	ldrh	r3, [r7, #6]
 80097c8:	f003 0303 	and.w	r3, r3, #3
 80097cc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80097ce:	2300      	movs	r3, #0
 80097d0:	623b      	str	r3, [r7, #32]
 80097d2:	e014      	b.n	80097fe <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80097d4:	69bb      	ldr	r3, [r7, #24]
 80097d6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80097da:	681a      	ldr	r2, [r3, #0]
 80097dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097de:	601a      	str	r2, [r3, #0]
    pDest++;
 80097e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097e2:	3301      	adds	r3, #1
 80097e4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80097e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097e8:	3301      	adds	r3, #1
 80097ea:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80097ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097ee:	3301      	adds	r3, #1
 80097f0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80097f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097f4:	3301      	adds	r3, #1
 80097f6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80097f8:	6a3b      	ldr	r3, [r7, #32]
 80097fa:	3301      	adds	r3, #1
 80097fc:	623b      	str	r3, [r7, #32]
 80097fe:	6a3a      	ldr	r2, [r7, #32]
 8009800:	697b      	ldr	r3, [r7, #20]
 8009802:	429a      	cmp	r2, r3
 8009804:	d3e6      	bcc.n	80097d4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009806:	8bfb      	ldrh	r3, [r7, #30]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d01e      	beq.n	800984a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800980c:	2300      	movs	r3, #0
 800980e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009810:	69bb      	ldr	r3, [r7, #24]
 8009812:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009816:	461a      	mov	r2, r3
 8009818:	f107 0310 	add.w	r3, r7, #16
 800981c:	6812      	ldr	r2, [r2, #0]
 800981e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009820:	693a      	ldr	r2, [r7, #16]
 8009822:	6a3b      	ldr	r3, [r7, #32]
 8009824:	b2db      	uxtb	r3, r3
 8009826:	00db      	lsls	r3, r3, #3
 8009828:	fa22 f303 	lsr.w	r3, r2, r3
 800982c:	b2da      	uxtb	r2, r3
 800982e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009830:	701a      	strb	r2, [r3, #0]
      i++;
 8009832:	6a3b      	ldr	r3, [r7, #32]
 8009834:	3301      	adds	r3, #1
 8009836:	623b      	str	r3, [r7, #32]
      pDest++;
 8009838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800983a:	3301      	adds	r3, #1
 800983c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800983e:	8bfb      	ldrh	r3, [r7, #30]
 8009840:	3b01      	subs	r3, #1
 8009842:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009844:	8bfb      	ldrh	r3, [r7, #30]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d1ea      	bne.n	8009820 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800984a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800984c:	4618      	mov	r0, r3
 800984e:	372c      	adds	r7, #44	; 0x2c
 8009850:	46bd      	mov	sp, r7
 8009852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009856:	4770      	bx	lr

08009858 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009858:	b480      	push	{r7}
 800985a:	b085      	sub	sp, #20
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
 8009860:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009866:	683b      	ldr	r3, [r7, #0]
 8009868:	781b      	ldrb	r3, [r3, #0]
 800986a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800986c:	683b      	ldr	r3, [r7, #0]
 800986e:	785b      	ldrb	r3, [r3, #1]
 8009870:	2b01      	cmp	r3, #1
 8009872:	d12c      	bne.n	80098ce <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009874:	68bb      	ldr	r3, [r7, #8]
 8009876:	015a      	lsls	r2, r3, #5
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	4413      	add	r3, r2
 800987c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	2b00      	cmp	r3, #0
 8009884:	db12      	blt.n	80098ac <USB_EPSetStall+0x54>
 8009886:	68bb      	ldr	r3, [r7, #8]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d00f      	beq.n	80098ac <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800988c:	68bb      	ldr	r3, [r7, #8]
 800988e:	015a      	lsls	r2, r3, #5
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	4413      	add	r3, r2
 8009894:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	68ba      	ldr	r2, [r7, #8]
 800989c:	0151      	lsls	r1, r2, #5
 800989e:	68fa      	ldr	r2, [r7, #12]
 80098a0:	440a      	add	r2, r1
 80098a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80098a6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80098aa:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80098ac:	68bb      	ldr	r3, [r7, #8]
 80098ae:	015a      	lsls	r2, r3, #5
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	4413      	add	r3, r2
 80098b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	68ba      	ldr	r2, [r7, #8]
 80098bc:	0151      	lsls	r1, r2, #5
 80098be:	68fa      	ldr	r2, [r7, #12]
 80098c0:	440a      	add	r2, r1
 80098c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80098c6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80098ca:	6013      	str	r3, [r2, #0]
 80098cc:	e02b      	b.n	8009926 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80098ce:	68bb      	ldr	r3, [r7, #8]
 80098d0:	015a      	lsls	r2, r3, #5
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	4413      	add	r3, r2
 80098d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	db12      	blt.n	8009906 <USB_EPSetStall+0xae>
 80098e0:	68bb      	ldr	r3, [r7, #8]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d00f      	beq.n	8009906 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80098e6:	68bb      	ldr	r3, [r7, #8]
 80098e8:	015a      	lsls	r2, r3, #5
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	4413      	add	r3, r2
 80098ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	68ba      	ldr	r2, [r7, #8]
 80098f6:	0151      	lsls	r1, r2, #5
 80098f8:	68fa      	ldr	r2, [r7, #12]
 80098fa:	440a      	add	r2, r1
 80098fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009900:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009904:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009906:	68bb      	ldr	r3, [r7, #8]
 8009908:	015a      	lsls	r2, r3, #5
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	4413      	add	r3, r2
 800990e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	68ba      	ldr	r2, [r7, #8]
 8009916:	0151      	lsls	r1, r2, #5
 8009918:	68fa      	ldr	r2, [r7, #12]
 800991a:	440a      	add	r2, r1
 800991c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009920:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009924:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009926:	2300      	movs	r3, #0
}
 8009928:	4618      	mov	r0, r3
 800992a:	3714      	adds	r7, #20
 800992c:	46bd      	mov	sp, r7
 800992e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009932:	4770      	bx	lr

08009934 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009934:	b480      	push	{r7}
 8009936:	b085      	sub	sp, #20
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]
 800993c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009942:	683b      	ldr	r3, [r7, #0]
 8009944:	781b      	ldrb	r3, [r3, #0]
 8009946:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009948:	683b      	ldr	r3, [r7, #0]
 800994a:	785b      	ldrb	r3, [r3, #1]
 800994c:	2b01      	cmp	r3, #1
 800994e:	d128      	bne.n	80099a2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009950:	68bb      	ldr	r3, [r7, #8]
 8009952:	015a      	lsls	r2, r3, #5
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	4413      	add	r3, r2
 8009958:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	68ba      	ldr	r2, [r7, #8]
 8009960:	0151      	lsls	r1, r2, #5
 8009962:	68fa      	ldr	r2, [r7, #12]
 8009964:	440a      	add	r2, r1
 8009966:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800996a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800996e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009970:	683b      	ldr	r3, [r7, #0]
 8009972:	791b      	ldrb	r3, [r3, #4]
 8009974:	2b03      	cmp	r3, #3
 8009976:	d003      	beq.n	8009980 <USB_EPClearStall+0x4c>
 8009978:	683b      	ldr	r3, [r7, #0]
 800997a:	791b      	ldrb	r3, [r3, #4]
 800997c:	2b02      	cmp	r3, #2
 800997e:	d138      	bne.n	80099f2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009980:	68bb      	ldr	r3, [r7, #8]
 8009982:	015a      	lsls	r2, r3, #5
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	4413      	add	r3, r2
 8009988:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	68ba      	ldr	r2, [r7, #8]
 8009990:	0151      	lsls	r1, r2, #5
 8009992:	68fa      	ldr	r2, [r7, #12]
 8009994:	440a      	add	r2, r1
 8009996:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800999a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800999e:	6013      	str	r3, [r2, #0]
 80099a0:	e027      	b.n	80099f2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80099a2:	68bb      	ldr	r3, [r7, #8]
 80099a4:	015a      	lsls	r2, r3, #5
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	4413      	add	r3, r2
 80099aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	68ba      	ldr	r2, [r7, #8]
 80099b2:	0151      	lsls	r1, r2, #5
 80099b4:	68fa      	ldr	r2, [r7, #12]
 80099b6:	440a      	add	r2, r1
 80099b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80099bc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80099c0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80099c2:	683b      	ldr	r3, [r7, #0]
 80099c4:	791b      	ldrb	r3, [r3, #4]
 80099c6:	2b03      	cmp	r3, #3
 80099c8:	d003      	beq.n	80099d2 <USB_EPClearStall+0x9e>
 80099ca:	683b      	ldr	r3, [r7, #0]
 80099cc:	791b      	ldrb	r3, [r3, #4]
 80099ce:	2b02      	cmp	r3, #2
 80099d0:	d10f      	bne.n	80099f2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80099d2:	68bb      	ldr	r3, [r7, #8]
 80099d4:	015a      	lsls	r2, r3, #5
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	4413      	add	r3, r2
 80099da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	68ba      	ldr	r2, [r7, #8]
 80099e2:	0151      	lsls	r1, r2, #5
 80099e4:	68fa      	ldr	r2, [r7, #12]
 80099e6:	440a      	add	r2, r1
 80099e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80099ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80099f0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80099f2:	2300      	movs	r3, #0
}
 80099f4:	4618      	mov	r0, r3
 80099f6:	3714      	adds	r7, #20
 80099f8:	46bd      	mov	sp, r7
 80099fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fe:	4770      	bx	lr

08009a00 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009a00:	b480      	push	{r7}
 8009a02:	b085      	sub	sp, #20
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
 8009a08:	460b      	mov	r3, r1
 8009a0a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	68fa      	ldr	r2, [r7, #12]
 8009a1a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009a1e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009a22:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a2a:	681a      	ldr	r2, [r3, #0]
 8009a2c:	78fb      	ldrb	r3, [r7, #3]
 8009a2e:	011b      	lsls	r3, r3, #4
 8009a30:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8009a34:	68f9      	ldr	r1, [r7, #12]
 8009a36:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009a3a:	4313      	orrs	r3, r2
 8009a3c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009a3e:	2300      	movs	r3, #0
}
 8009a40:	4618      	mov	r0, r3
 8009a42:	3714      	adds	r7, #20
 8009a44:	46bd      	mov	sp, r7
 8009a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4a:	4770      	bx	lr

08009a4c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009a4c:	b480      	push	{r7}
 8009a4e:	b085      	sub	sp, #20
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	68fa      	ldr	r2, [r7, #12]
 8009a62:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009a66:	f023 0303 	bic.w	r3, r3, #3
 8009a6a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a72:	685b      	ldr	r3, [r3, #4]
 8009a74:	68fa      	ldr	r2, [r7, #12]
 8009a76:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009a7a:	f023 0302 	bic.w	r3, r3, #2
 8009a7e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009a80:	2300      	movs	r3, #0
}
 8009a82:	4618      	mov	r0, r3
 8009a84:	3714      	adds	r7, #20
 8009a86:	46bd      	mov	sp, r7
 8009a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8c:	4770      	bx	lr

08009a8e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009a8e:	b480      	push	{r7}
 8009a90:	b085      	sub	sp, #20
 8009a92:	af00      	add	r7, sp, #0
 8009a94:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	68fa      	ldr	r2, [r7, #12]
 8009aa4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009aa8:	f023 0303 	bic.w	r3, r3, #3
 8009aac:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ab4:	685b      	ldr	r3, [r3, #4]
 8009ab6:	68fa      	ldr	r2, [r7, #12]
 8009ab8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009abc:	f043 0302 	orr.w	r3, r3, #2
 8009ac0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009ac2:	2300      	movs	r3, #0
}
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	3714      	adds	r7, #20
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ace:	4770      	bx	lr

08009ad0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8009ad0:	b480      	push	{r7}
 8009ad2:	b085      	sub	sp, #20
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	695b      	ldr	r3, [r3, #20]
 8009adc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	699b      	ldr	r3, [r3, #24]
 8009ae2:	68fa      	ldr	r2, [r7, #12]
 8009ae4:	4013      	ands	r3, r2
 8009ae6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009ae8:	68fb      	ldr	r3, [r7, #12]
}
 8009aea:	4618      	mov	r0, r3
 8009aec:	3714      	adds	r7, #20
 8009aee:	46bd      	mov	sp, r7
 8009af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af4:	4770      	bx	lr

08009af6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009af6:	b480      	push	{r7}
 8009af8:	b085      	sub	sp, #20
 8009afa:	af00      	add	r7, sp, #0
 8009afc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b08:	699b      	ldr	r3, [r3, #24]
 8009b0a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b12:	69db      	ldr	r3, [r3, #28]
 8009b14:	68ba      	ldr	r2, [r7, #8]
 8009b16:	4013      	ands	r3, r2
 8009b18:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009b1a:	68bb      	ldr	r3, [r7, #8]
 8009b1c:	0c1b      	lsrs	r3, r3, #16
}
 8009b1e:	4618      	mov	r0, r3
 8009b20:	3714      	adds	r7, #20
 8009b22:	46bd      	mov	sp, r7
 8009b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b28:	4770      	bx	lr

08009b2a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009b2a:	b480      	push	{r7}
 8009b2c:	b085      	sub	sp, #20
 8009b2e:	af00      	add	r7, sp, #0
 8009b30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b3c:	699b      	ldr	r3, [r3, #24]
 8009b3e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b46:	69db      	ldr	r3, [r3, #28]
 8009b48:	68ba      	ldr	r2, [r7, #8]
 8009b4a:	4013      	ands	r3, r2
 8009b4c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009b4e:	68bb      	ldr	r3, [r7, #8]
 8009b50:	b29b      	uxth	r3, r3
}
 8009b52:	4618      	mov	r0, r3
 8009b54:	3714      	adds	r7, #20
 8009b56:	46bd      	mov	sp, r7
 8009b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5c:	4770      	bx	lr

08009b5e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009b5e:	b480      	push	{r7}
 8009b60:	b085      	sub	sp, #20
 8009b62:	af00      	add	r7, sp, #0
 8009b64:	6078      	str	r0, [r7, #4]
 8009b66:	460b      	mov	r3, r1
 8009b68:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009b6e:	78fb      	ldrb	r3, [r7, #3]
 8009b70:	015a      	lsls	r2, r3, #5
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	4413      	add	r3, r2
 8009b76:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b7a:	689b      	ldr	r3, [r3, #8]
 8009b7c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009b84:	695b      	ldr	r3, [r3, #20]
 8009b86:	68ba      	ldr	r2, [r7, #8]
 8009b88:	4013      	ands	r3, r2
 8009b8a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009b8c:	68bb      	ldr	r3, [r7, #8]
}
 8009b8e:	4618      	mov	r0, r3
 8009b90:	3714      	adds	r7, #20
 8009b92:	46bd      	mov	sp, r7
 8009b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b98:	4770      	bx	lr

08009b9a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009b9a:	b480      	push	{r7}
 8009b9c:	b087      	sub	sp, #28
 8009b9e:	af00      	add	r7, sp, #0
 8009ba0:	6078      	str	r0, [r7, #4]
 8009ba2:	460b      	mov	r3, r1
 8009ba4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009baa:	697b      	ldr	r3, [r7, #20]
 8009bac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009bb0:	691b      	ldr	r3, [r3, #16]
 8009bb2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009bb4:	697b      	ldr	r3, [r7, #20]
 8009bb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009bba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009bbc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009bbe:	78fb      	ldrb	r3, [r7, #3]
 8009bc0:	f003 030f 	and.w	r3, r3, #15
 8009bc4:	68fa      	ldr	r2, [r7, #12]
 8009bc6:	fa22 f303 	lsr.w	r3, r2, r3
 8009bca:	01db      	lsls	r3, r3, #7
 8009bcc:	b2db      	uxtb	r3, r3
 8009bce:	693a      	ldr	r2, [r7, #16]
 8009bd0:	4313      	orrs	r3, r2
 8009bd2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009bd4:	78fb      	ldrb	r3, [r7, #3]
 8009bd6:	015a      	lsls	r2, r3, #5
 8009bd8:	697b      	ldr	r3, [r7, #20]
 8009bda:	4413      	add	r3, r2
 8009bdc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009be0:	689b      	ldr	r3, [r3, #8]
 8009be2:	693a      	ldr	r2, [r7, #16]
 8009be4:	4013      	ands	r3, r2
 8009be6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009be8:	68bb      	ldr	r3, [r7, #8]
}
 8009bea:	4618      	mov	r0, r3
 8009bec:	371c      	adds	r7, #28
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf4:	4770      	bx	lr

08009bf6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009bf6:	b480      	push	{r7}
 8009bf8:	b083      	sub	sp, #12
 8009bfa:	af00      	add	r7, sp, #0
 8009bfc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	695b      	ldr	r3, [r3, #20]
 8009c02:	f003 0301 	and.w	r3, r3, #1
}
 8009c06:	4618      	mov	r0, r3
 8009c08:	370c      	adds	r7, #12
 8009c0a:	46bd      	mov	sp, r7
 8009c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c10:	4770      	bx	lr

08009c12 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8009c12:	b480      	push	{r7}
 8009c14:	b085      	sub	sp, #20
 8009c16:	af00      	add	r7, sp, #0
 8009c18:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	68fa      	ldr	r2, [r7, #12]
 8009c28:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009c2c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009c30:	f023 0307 	bic.w	r3, r3, #7
 8009c34:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c3c:	685b      	ldr	r3, [r3, #4]
 8009c3e:	68fa      	ldr	r2, [r7, #12]
 8009c40:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009c44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009c48:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009c4a:	2300      	movs	r3, #0
}
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	3714      	adds	r7, #20
 8009c50:	46bd      	mov	sp, r7
 8009c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c56:	4770      	bx	lr

08009c58 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8009c58:	b480      	push	{r7}
 8009c5a:	b087      	sub	sp, #28
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	60f8      	str	r0, [r7, #12]
 8009c60:	460b      	mov	r3, r1
 8009c62:	607a      	str	r2, [r7, #4]
 8009c64:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	333c      	adds	r3, #60	; 0x3c
 8009c6e:	3304      	adds	r3, #4
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009c74:	693b      	ldr	r3, [r7, #16]
 8009c76:	4a26      	ldr	r2, [pc, #152]	; (8009d10 <USB_EP0_OutStart+0xb8>)
 8009c78:	4293      	cmp	r3, r2
 8009c7a:	d90a      	bls.n	8009c92 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009c7c:	697b      	ldr	r3, [r7, #20]
 8009c7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009c88:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009c8c:	d101      	bne.n	8009c92 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009c8e:	2300      	movs	r3, #0
 8009c90:	e037      	b.n	8009d02 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009c92:	697b      	ldr	r3, [r7, #20]
 8009c94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c98:	461a      	mov	r2, r3
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009c9e:	697b      	ldr	r3, [r7, #20]
 8009ca0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ca4:	691b      	ldr	r3, [r3, #16]
 8009ca6:	697a      	ldr	r2, [r7, #20]
 8009ca8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009cac:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009cb0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009cb2:	697b      	ldr	r3, [r7, #20]
 8009cb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cb8:	691b      	ldr	r3, [r3, #16]
 8009cba:	697a      	ldr	r2, [r7, #20]
 8009cbc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009cc0:	f043 0318 	orr.w	r3, r3, #24
 8009cc4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009cc6:	697b      	ldr	r3, [r7, #20]
 8009cc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ccc:	691b      	ldr	r3, [r3, #16]
 8009cce:	697a      	ldr	r2, [r7, #20]
 8009cd0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009cd4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8009cd8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009cda:	7afb      	ldrb	r3, [r7, #11]
 8009cdc:	2b01      	cmp	r3, #1
 8009cde:	d10f      	bne.n	8009d00 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009ce0:	697b      	ldr	r3, [r7, #20]
 8009ce2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ce6:	461a      	mov	r2, r3
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009cec:	697b      	ldr	r3, [r7, #20]
 8009cee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	697a      	ldr	r2, [r7, #20]
 8009cf6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009cfa:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8009cfe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009d00:	2300      	movs	r3, #0
}
 8009d02:	4618      	mov	r0, r3
 8009d04:	371c      	adds	r7, #28
 8009d06:	46bd      	mov	sp, r7
 8009d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0c:	4770      	bx	lr
 8009d0e:	bf00      	nop
 8009d10:	4f54300a 	.word	0x4f54300a

08009d14 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009d14:	b480      	push	{r7}
 8009d16:	b085      	sub	sp, #20
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	3301      	adds	r3, #1
 8009d24:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	4a13      	ldr	r2, [pc, #76]	; (8009d78 <USB_CoreReset+0x64>)
 8009d2a:	4293      	cmp	r3, r2
 8009d2c:	d901      	bls.n	8009d32 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009d2e:	2303      	movs	r3, #3
 8009d30:	e01b      	b.n	8009d6a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	691b      	ldr	r3, [r3, #16]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	daf2      	bge.n	8009d20 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	691b      	ldr	r3, [r3, #16]
 8009d42:	f043 0201 	orr.w	r2, r3, #1
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	3301      	adds	r3, #1
 8009d4e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	4a09      	ldr	r2, [pc, #36]	; (8009d78 <USB_CoreReset+0x64>)
 8009d54:	4293      	cmp	r3, r2
 8009d56:	d901      	bls.n	8009d5c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009d58:	2303      	movs	r3, #3
 8009d5a:	e006      	b.n	8009d6a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	691b      	ldr	r3, [r3, #16]
 8009d60:	f003 0301 	and.w	r3, r3, #1
 8009d64:	2b01      	cmp	r3, #1
 8009d66:	d0f0      	beq.n	8009d4a <USB_CoreReset+0x36>

  return HAL_OK;
 8009d68:	2300      	movs	r3, #0
}
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	3714      	adds	r7, #20
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d74:	4770      	bx	lr
 8009d76:	bf00      	nop
 8009d78:	00030d40 	.word	0x00030d40

08009d7c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b084      	sub	sp, #16
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
 8009d84:	460b      	mov	r3, r1
 8009d86:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009d88:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8009d8c:	f005 f934 	bl	800eff8 <USBD_static_malloc>
 8009d90:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d109      	bne.n	8009dac <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	32b0      	adds	r2, #176	; 0xb0
 8009da2:	2100      	movs	r1, #0
 8009da4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009da8:	2302      	movs	r3, #2
 8009daa:	e0d4      	b.n	8009f56 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8009dac:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8009db0:	2100      	movs	r1, #0
 8009db2:	68f8      	ldr	r0, [r7, #12]
 8009db4:	f005 ff99 	bl	800fcea <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	32b0      	adds	r2, #176	; 0xb0
 8009dc2:	68f9      	ldr	r1, [r7, #12]
 8009dc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	32b0      	adds	r2, #176	; 0xb0
 8009dd2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	7c1b      	ldrb	r3, [r3, #16]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d138      	bne.n	8009e56 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009de4:	4b5e      	ldr	r3, [pc, #376]	; (8009f60 <USBD_CDC_Init+0x1e4>)
 8009de6:	7819      	ldrb	r1, [r3, #0]
 8009de8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009dec:	2202      	movs	r2, #2
 8009dee:	6878      	ldr	r0, [r7, #4]
 8009df0:	f004 ffdf 	bl	800edb2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009df4:	4b5a      	ldr	r3, [pc, #360]	; (8009f60 <USBD_CDC_Init+0x1e4>)
 8009df6:	781b      	ldrb	r3, [r3, #0]
 8009df8:	f003 020f 	and.w	r2, r3, #15
 8009dfc:	6879      	ldr	r1, [r7, #4]
 8009dfe:	4613      	mov	r3, r2
 8009e00:	009b      	lsls	r3, r3, #2
 8009e02:	4413      	add	r3, r2
 8009e04:	009b      	lsls	r3, r3, #2
 8009e06:	440b      	add	r3, r1
 8009e08:	3324      	adds	r3, #36	; 0x24
 8009e0a:	2201      	movs	r2, #1
 8009e0c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009e0e:	4b55      	ldr	r3, [pc, #340]	; (8009f64 <USBD_CDC_Init+0x1e8>)
 8009e10:	7819      	ldrb	r1, [r3, #0]
 8009e12:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009e16:	2202      	movs	r2, #2
 8009e18:	6878      	ldr	r0, [r7, #4]
 8009e1a:	f004 ffca 	bl	800edb2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009e1e:	4b51      	ldr	r3, [pc, #324]	; (8009f64 <USBD_CDC_Init+0x1e8>)
 8009e20:	781b      	ldrb	r3, [r3, #0]
 8009e22:	f003 020f 	and.w	r2, r3, #15
 8009e26:	6879      	ldr	r1, [r7, #4]
 8009e28:	4613      	mov	r3, r2
 8009e2a:	009b      	lsls	r3, r3, #2
 8009e2c:	4413      	add	r3, r2
 8009e2e:	009b      	lsls	r3, r3, #2
 8009e30:	440b      	add	r3, r1
 8009e32:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009e36:	2201      	movs	r2, #1
 8009e38:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009e3a:	4b4b      	ldr	r3, [pc, #300]	; (8009f68 <USBD_CDC_Init+0x1ec>)
 8009e3c:	781b      	ldrb	r3, [r3, #0]
 8009e3e:	f003 020f 	and.w	r2, r3, #15
 8009e42:	6879      	ldr	r1, [r7, #4]
 8009e44:	4613      	mov	r3, r2
 8009e46:	009b      	lsls	r3, r3, #2
 8009e48:	4413      	add	r3, r2
 8009e4a:	009b      	lsls	r3, r3, #2
 8009e4c:	440b      	add	r3, r1
 8009e4e:	3326      	adds	r3, #38	; 0x26
 8009e50:	2210      	movs	r2, #16
 8009e52:	801a      	strh	r2, [r3, #0]
 8009e54:	e035      	b.n	8009ec2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009e56:	4b42      	ldr	r3, [pc, #264]	; (8009f60 <USBD_CDC_Init+0x1e4>)
 8009e58:	7819      	ldrb	r1, [r3, #0]
 8009e5a:	2340      	movs	r3, #64	; 0x40
 8009e5c:	2202      	movs	r2, #2
 8009e5e:	6878      	ldr	r0, [r7, #4]
 8009e60:	f004 ffa7 	bl	800edb2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009e64:	4b3e      	ldr	r3, [pc, #248]	; (8009f60 <USBD_CDC_Init+0x1e4>)
 8009e66:	781b      	ldrb	r3, [r3, #0]
 8009e68:	f003 020f 	and.w	r2, r3, #15
 8009e6c:	6879      	ldr	r1, [r7, #4]
 8009e6e:	4613      	mov	r3, r2
 8009e70:	009b      	lsls	r3, r3, #2
 8009e72:	4413      	add	r3, r2
 8009e74:	009b      	lsls	r3, r3, #2
 8009e76:	440b      	add	r3, r1
 8009e78:	3324      	adds	r3, #36	; 0x24
 8009e7a:	2201      	movs	r2, #1
 8009e7c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009e7e:	4b39      	ldr	r3, [pc, #228]	; (8009f64 <USBD_CDC_Init+0x1e8>)
 8009e80:	7819      	ldrb	r1, [r3, #0]
 8009e82:	2340      	movs	r3, #64	; 0x40
 8009e84:	2202      	movs	r2, #2
 8009e86:	6878      	ldr	r0, [r7, #4]
 8009e88:	f004 ff93 	bl	800edb2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009e8c:	4b35      	ldr	r3, [pc, #212]	; (8009f64 <USBD_CDC_Init+0x1e8>)
 8009e8e:	781b      	ldrb	r3, [r3, #0]
 8009e90:	f003 020f 	and.w	r2, r3, #15
 8009e94:	6879      	ldr	r1, [r7, #4]
 8009e96:	4613      	mov	r3, r2
 8009e98:	009b      	lsls	r3, r3, #2
 8009e9a:	4413      	add	r3, r2
 8009e9c:	009b      	lsls	r3, r3, #2
 8009e9e:	440b      	add	r3, r1
 8009ea0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009ea4:	2201      	movs	r2, #1
 8009ea6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009ea8:	4b2f      	ldr	r3, [pc, #188]	; (8009f68 <USBD_CDC_Init+0x1ec>)
 8009eaa:	781b      	ldrb	r3, [r3, #0]
 8009eac:	f003 020f 	and.w	r2, r3, #15
 8009eb0:	6879      	ldr	r1, [r7, #4]
 8009eb2:	4613      	mov	r3, r2
 8009eb4:	009b      	lsls	r3, r3, #2
 8009eb6:	4413      	add	r3, r2
 8009eb8:	009b      	lsls	r3, r3, #2
 8009eba:	440b      	add	r3, r1
 8009ebc:	3326      	adds	r3, #38	; 0x26
 8009ebe:	2210      	movs	r2, #16
 8009ec0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009ec2:	4b29      	ldr	r3, [pc, #164]	; (8009f68 <USBD_CDC_Init+0x1ec>)
 8009ec4:	7819      	ldrb	r1, [r3, #0]
 8009ec6:	2308      	movs	r3, #8
 8009ec8:	2203      	movs	r2, #3
 8009eca:	6878      	ldr	r0, [r7, #4]
 8009ecc:	f004 ff71 	bl	800edb2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8009ed0:	4b25      	ldr	r3, [pc, #148]	; (8009f68 <USBD_CDC_Init+0x1ec>)
 8009ed2:	781b      	ldrb	r3, [r3, #0]
 8009ed4:	f003 020f 	and.w	r2, r3, #15
 8009ed8:	6879      	ldr	r1, [r7, #4]
 8009eda:	4613      	mov	r3, r2
 8009edc:	009b      	lsls	r3, r3, #2
 8009ede:	4413      	add	r3, r2
 8009ee0:	009b      	lsls	r3, r3, #2
 8009ee2:	440b      	add	r3, r1
 8009ee4:	3324      	adds	r3, #36	; 0x24
 8009ee6:	2201      	movs	r2, #1
 8009ee8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	2200      	movs	r2, #0
 8009eee:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009ef8:	687a      	ldr	r2, [r7, #4]
 8009efa:	33b0      	adds	r3, #176	; 0xb0
 8009efc:	009b      	lsls	r3, r3, #2
 8009efe:	4413      	add	r3, r2
 8009f00:	685b      	ldr	r3, [r3, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	2200      	movs	r2, #0
 8009f0a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	2200      	movs	r2, #0
 8009f12:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d101      	bne.n	8009f24 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8009f20:	2302      	movs	r3, #2
 8009f22:	e018      	b.n	8009f56 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	7c1b      	ldrb	r3, [r3, #16]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d10a      	bne.n	8009f42 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009f2c:	4b0d      	ldr	r3, [pc, #52]	; (8009f64 <USBD_CDC_Init+0x1e8>)
 8009f2e:	7819      	ldrb	r1, [r3, #0]
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009f36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009f3a:	6878      	ldr	r0, [r7, #4]
 8009f3c:	f005 f828 	bl	800ef90 <USBD_LL_PrepareReceive>
 8009f40:	e008      	b.n	8009f54 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009f42:	4b08      	ldr	r3, [pc, #32]	; (8009f64 <USBD_CDC_Init+0x1e8>)
 8009f44:	7819      	ldrb	r1, [r3, #0]
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009f4c:	2340      	movs	r3, #64	; 0x40
 8009f4e:	6878      	ldr	r0, [r7, #4]
 8009f50:	f005 f81e 	bl	800ef90 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009f54:	2300      	movs	r3, #0
}
 8009f56:	4618      	mov	r0, r3
 8009f58:	3710      	adds	r7, #16
 8009f5a:	46bd      	mov	sp, r7
 8009f5c:	bd80      	pop	{r7, pc}
 8009f5e:	bf00      	nop
 8009f60:	200000b3 	.word	0x200000b3
 8009f64:	200000b4 	.word	0x200000b4
 8009f68:	200000b5 	.word	0x200000b5

08009f6c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009f6c:	b580      	push	{r7, lr}
 8009f6e:	b082      	sub	sp, #8
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	6078      	str	r0, [r7, #4]
 8009f74:	460b      	mov	r3, r1
 8009f76:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009f78:	4b3a      	ldr	r3, [pc, #232]	; (800a064 <USBD_CDC_DeInit+0xf8>)
 8009f7a:	781b      	ldrb	r3, [r3, #0]
 8009f7c:	4619      	mov	r1, r3
 8009f7e:	6878      	ldr	r0, [r7, #4]
 8009f80:	f004 ff3d 	bl	800edfe <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8009f84:	4b37      	ldr	r3, [pc, #220]	; (800a064 <USBD_CDC_DeInit+0xf8>)
 8009f86:	781b      	ldrb	r3, [r3, #0]
 8009f88:	f003 020f 	and.w	r2, r3, #15
 8009f8c:	6879      	ldr	r1, [r7, #4]
 8009f8e:	4613      	mov	r3, r2
 8009f90:	009b      	lsls	r3, r3, #2
 8009f92:	4413      	add	r3, r2
 8009f94:	009b      	lsls	r3, r3, #2
 8009f96:	440b      	add	r3, r1
 8009f98:	3324      	adds	r3, #36	; 0x24
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8009f9e:	4b32      	ldr	r3, [pc, #200]	; (800a068 <USBD_CDC_DeInit+0xfc>)
 8009fa0:	781b      	ldrb	r3, [r3, #0]
 8009fa2:	4619      	mov	r1, r3
 8009fa4:	6878      	ldr	r0, [r7, #4]
 8009fa6:	f004 ff2a 	bl	800edfe <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8009faa:	4b2f      	ldr	r3, [pc, #188]	; (800a068 <USBD_CDC_DeInit+0xfc>)
 8009fac:	781b      	ldrb	r3, [r3, #0]
 8009fae:	f003 020f 	and.w	r2, r3, #15
 8009fb2:	6879      	ldr	r1, [r7, #4]
 8009fb4:	4613      	mov	r3, r2
 8009fb6:	009b      	lsls	r3, r3, #2
 8009fb8:	4413      	add	r3, r2
 8009fba:	009b      	lsls	r3, r3, #2
 8009fbc:	440b      	add	r3, r1
 8009fbe:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8009fc6:	4b29      	ldr	r3, [pc, #164]	; (800a06c <USBD_CDC_DeInit+0x100>)
 8009fc8:	781b      	ldrb	r3, [r3, #0]
 8009fca:	4619      	mov	r1, r3
 8009fcc:	6878      	ldr	r0, [r7, #4]
 8009fce:	f004 ff16 	bl	800edfe <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8009fd2:	4b26      	ldr	r3, [pc, #152]	; (800a06c <USBD_CDC_DeInit+0x100>)
 8009fd4:	781b      	ldrb	r3, [r3, #0]
 8009fd6:	f003 020f 	and.w	r2, r3, #15
 8009fda:	6879      	ldr	r1, [r7, #4]
 8009fdc:	4613      	mov	r3, r2
 8009fde:	009b      	lsls	r3, r3, #2
 8009fe0:	4413      	add	r3, r2
 8009fe2:	009b      	lsls	r3, r3, #2
 8009fe4:	440b      	add	r3, r1
 8009fe6:	3324      	adds	r3, #36	; 0x24
 8009fe8:	2200      	movs	r2, #0
 8009fea:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8009fec:	4b1f      	ldr	r3, [pc, #124]	; (800a06c <USBD_CDC_DeInit+0x100>)
 8009fee:	781b      	ldrb	r3, [r3, #0]
 8009ff0:	f003 020f 	and.w	r2, r3, #15
 8009ff4:	6879      	ldr	r1, [r7, #4]
 8009ff6:	4613      	mov	r3, r2
 8009ff8:	009b      	lsls	r3, r3, #2
 8009ffa:	4413      	add	r3, r2
 8009ffc:	009b      	lsls	r3, r3, #2
 8009ffe:	440b      	add	r3, r1
 800a000:	3326      	adds	r3, #38	; 0x26
 800a002:	2200      	movs	r2, #0
 800a004:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	32b0      	adds	r2, #176	; 0xb0
 800a010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d01f      	beq.n	800a058 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a01e:	687a      	ldr	r2, [r7, #4]
 800a020:	33b0      	adds	r3, #176	; 0xb0
 800a022:	009b      	lsls	r3, r3, #2
 800a024:	4413      	add	r3, r2
 800a026:	685b      	ldr	r3, [r3, #4]
 800a028:	685b      	ldr	r3, [r3, #4]
 800a02a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	32b0      	adds	r2, #176	; 0xb0
 800a036:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a03a:	4618      	mov	r0, r3
 800a03c:	f004 ffea 	bl	800f014 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	32b0      	adds	r2, #176	; 0xb0
 800a04a:	2100      	movs	r1, #0
 800a04c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	2200      	movs	r2, #0
 800a054:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a058:	2300      	movs	r3, #0
}
 800a05a:	4618      	mov	r0, r3
 800a05c:	3708      	adds	r7, #8
 800a05e:	46bd      	mov	sp, r7
 800a060:	bd80      	pop	{r7, pc}
 800a062:	bf00      	nop
 800a064:	200000b3 	.word	0x200000b3
 800a068:	200000b4 	.word	0x200000b4
 800a06c:	200000b5 	.word	0x200000b5

0800a070 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a070:	b580      	push	{r7, lr}
 800a072:	b086      	sub	sp, #24
 800a074:	af00      	add	r7, sp, #0
 800a076:	6078      	str	r0, [r7, #4]
 800a078:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	32b0      	adds	r2, #176	; 0xb0
 800a084:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a088:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a08a:	2300      	movs	r3, #0
 800a08c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a08e:	2300      	movs	r3, #0
 800a090:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800a092:	2300      	movs	r3, #0
 800a094:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800a096:	693b      	ldr	r3, [r7, #16]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d101      	bne.n	800a0a0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800a09c:	2303      	movs	r3, #3
 800a09e:	e0bf      	b.n	800a220 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a0a0:	683b      	ldr	r3, [r7, #0]
 800a0a2:	781b      	ldrb	r3, [r3, #0]
 800a0a4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d050      	beq.n	800a14e <USBD_CDC_Setup+0xde>
 800a0ac:	2b20      	cmp	r3, #32
 800a0ae:	f040 80af 	bne.w	800a210 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a0b2:	683b      	ldr	r3, [r7, #0]
 800a0b4:	88db      	ldrh	r3, [r3, #6]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d03a      	beq.n	800a130 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a0ba:	683b      	ldr	r3, [r7, #0]
 800a0bc:	781b      	ldrb	r3, [r3, #0]
 800a0be:	b25b      	sxtb	r3, r3
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	da1b      	bge.n	800a0fc <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a0ca:	687a      	ldr	r2, [r7, #4]
 800a0cc:	33b0      	adds	r3, #176	; 0xb0
 800a0ce:	009b      	lsls	r3, r3, #2
 800a0d0:	4413      	add	r3, r2
 800a0d2:	685b      	ldr	r3, [r3, #4]
 800a0d4:	689b      	ldr	r3, [r3, #8]
 800a0d6:	683a      	ldr	r2, [r7, #0]
 800a0d8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800a0da:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a0dc:	683a      	ldr	r2, [r7, #0]
 800a0de:	88d2      	ldrh	r2, [r2, #6]
 800a0e0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a0e2:	683b      	ldr	r3, [r7, #0]
 800a0e4:	88db      	ldrh	r3, [r3, #6]
 800a0e6:	2b07      	cmp	r3, #7
 800a0e8:	bf28      	it	cs
 800a0ea:	2307      	movcs	r3, #7
 800a0ec:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a0ee:	693b      	ldr	r3, [r7, #16]
 800a0f0:	89fa      	ldrh	r2, [r7, #14]
 800a0f2:	4619      	mov	r1, r3
 800a0f4:	6878      	ldr	r0, [r7, #4]
 800a0f6:	f001 fd89 	bl	800bc0c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800a0fa:	e090      	b.n	800a21e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	785a      	ldrb	r2, [r3, #1]
 800a100:	693b      	ldr	r3, [r7, #16]
 800a102:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800a106:	683b      	ldr	r3, [r7, #0]
 800a108:	88db      	ldrh	r3, [r3, #6]
 800a10a:	2b3f      	cmp	r3, #63	; 0x3f
 800a10c:	d803      	bhi.n	800a116 <USBD_CDC_Setup+0xa6>
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	88db      	ldrh	r3, [r3, #6]
 800a112:	b2da      	uxtb	r2, r3
 800a114:	e000      	b.n	800a118 <USBD_CDC_Setup+0xa8>
 800a116:	2240      	movs	r2, #64	; 0x40
 800a118:	693b      	ldr	r3, [r7, #16]
 800a11a:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800a11e:	6939      	ldr	r1, [r7, #16]
 800a120:	693b      	ldr	r3, [r7, #16]
 800a122:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800a126:	461a      	mov	r2, r3
 800a128:	6878      	ldr	r0, [r7, #4]
 800a12a:	f001 fd9b 	bl	800bc64 <USBD_CtlPrepareRx>
      break;
 800a12e:	e076      	b.n	800a21e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a136:	687a      	ldr	r2, [r7, #4]
 800a138:	33b0      	adds	r3, #176	; 0xb0
 800a13a:	009b      	lsls	r3, r3, #2
 800a13c:	4413      	add	r3, r2
 800a13e:	685b      	ldr	r3, [r3, #4]
 800a140:	689b      	ldr	r3, [r3, #8]
 800a142:	683a      	ldr	r2, [r7, #0]
 800a144:	7850      	ldrb	r0, [r2, #1]
 800a146:	2200      	movs	r2, #0
 800a148:	6839      	ldr	r1, [r7, #0]
 800a14a:	4798      	blx	r3
      break;
 800a14c:	e067      	b.n	800a21e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	785b      	ldrb	r3, [r3, #1]
 800a152:	2b0b      	cmp	r3, #11
 800a154:	d851      	bhi.n	800a1fa <USBD_CDC_Setup+0x18a>
 800a156:	a201      	add	r2, pc, #4	; (adr r2, 800a15c <USBD_CDC_Setup+0xec>)
 800a158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a15c:	0800a18d 	.word	0x0800a18d
 800a160:	0800a209 	.word	0x0800a209
 800a164:	0800a1fb 	.word	0x0800a1fb
 800a168:	0800a1fb 	.word	0x0800a1fb
 800a16c:	0800a1fb 	.word	0x0800a1fb
 800a170:	0800a1fb 	.word	0x0800a1fb
 800a174:	0800a1fb 	.word	0x0800a1fb
 800a178:	0800a1fb 	.word	0x0800a1fb
 800a17c:	0800a1fb 	.word	0x0800a1fb
 800a180:	0800a1fb 	.word	0x0800a1fb
 800a184:	0800a1b7 	.word	0x0800a1b7
 800a188:	0800a1e1 	.word	0x0800a1e1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a192:	b2db      	uxtb	r3, r3
 800a194:	2b03      	cmp	r3, #3
 800a196:	d107      	bne.n	800a1a8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a198:	f107 030a 	add.w	r3, r7, #10
 800a19c:	2202      	movs	r2, #2
 800a19e:	4619      	mov	r1, r3
 800a1a0:	6878      	ldr	r0, [r7, #4]
 800a1a2:	f001 fd33 	bl	800bc0c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a1a6:	e032      	b.n	800a20e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a1a8:	6839      	ldr	r1, [r7, #0]
 800a1aa:	6878      	ldr	r0, [r7, #4]
 800a1ac:	f001 fcbd 	bl	800bb2a <USBD_CtlError>
            ret = USBD_FAIL;
 800a1b0:	2303      	movs	r3, #3
 800a1b2:	75fb      	strb	r3, [r7, #23]
          break;
 800a1b4:	e02b      	b.n	800a20e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a1bc:	b2db      	uxtb	r3, r3
 800a1be:	2b03      	cmp	r3, #3
 800a1c0:	d107      	bne.n	800a1d2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a1c2:	f107 030d 	add.w	r3, r7, #13
 800a1c6:	2201      	movs	r2, #1
 800a1c8:	4619      	mov	r1, r3
 800a1ca:	6878      	ldr	r0, [r7, #4]
 800a1cc:	f001 fd1e 	bl	800bc0c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a1d0:	e01d      	b.n	800a20e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a1d2:	6839      	ldr	r1, [r7, #0]
 800a1d4:	6878      	ldr	r0, [r7, #4]
 800a1d6:	f001 fca8 	bl	800bb2a <USBD_CtlError>
            ret = USBD_FAIL;
 800a1da:	2303      	movs	r3, #3
 800a1dc:	75fb      	strb	r3, [r7, #23]
          break;
 800a1de:	e016      	b.n	800a20e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a1e6:	b2db      	uxtb	r3, r3
 800a1e8:	2b03      	cmp	r3, #3
 800a1ea:	d00f      	beq.n	800a20c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800a1ec:	6839      	ldr	r1, [r7, #0]
 800a1ee:	6878      	ldr	r0, [r7, #4]
 800a1f0:	f001 fc9b 	bl	800bb2a <USBD_CtlError>
            ret = USBD_FAIL;
 800a1f4:	2303      	movs	r3, #3
 800a1f6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a1f8:	e008      	b.n	800a20c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a1fa:	6839      	ldr	r1, [r7, #0]
 800a1fc:	6878      	ldr	r0, [r7, #4]
 800a1fe:	f001 fc94 	bl	800bb2a <USBD_CtlError>
          ret = USBD_FAIL;
 800a202:	2303      	movs	r3, #3
 800a204:	75fb      	strb	r3, [r7, #23]
          break;
 800a206:	e002      	b.n	800a20e <USBD_CDC_Setup+0x19e>
          break;
 800a208:	bf00      	nop
 800a20a:	e008      	b.n	800a21e <USBD_CDC_Setup+0x1ae>
          break;
 800a20c:	bf00      	nop
      }
      break;
 800a20e:	e006      	b.n	800a21e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800a210:	6839      	ldr	r1, [r7, #0]
 800a212:	6878      	ldr	r0, [r7, #4]
 800a214:	f001 fc89 	bl	800bb2a <USBD_CtlError>
      ret = USBD_FAIL;
 800a218:	2303      	movs	r3, #3
 800a21a:	75fb      	strb	r3, [r7, #23]
      break;
 800a21c:	bf00      	nop
  }

  return (uint8_t)ret;
 800a21e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a220:	4618      	mov	r0, r3
 800a222:	3718      	adds	r7, #24
 800a224:	46bd      	mov	sp, r7
 800a226:	bd80      	pop	{r7, pc}

0800a228 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a228:	b580      	push	{r7, lr}
 800a22a:	b084      	sub	sp, #16
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
 800a230:	460b      	mov	r3, r1
 800a232:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a23a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	32b0      	adds	r2, #176	; 0xb0
 800a246:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d101      	bne.n	800a252 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800a24e:	2303      	movs	r3, #3
 800a250:	e065      	b.n	800a31e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	32b0      	adds	r2, #176	; 0xb0
 800a25c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a260:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a262:	78fb      	ldrb	r3, [r7, #3]
 800a264:	f003 020f 	and.w	r2, r3, #15
 800a268:	6879      	ldr	r1, [r7, #4]
 800a26a:	4613      	mov	r3, r2
 800a26c:	009b      	lsls	r3, r3, #2
 800a26e:	4413      	add	r3, r2
 800a270:	009b      	lsls	r3, r3, #2
 800a272:	440b      	add	r3, r1
 800a274:	3318      	adds	r3, #24
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d02f      	beq.n	800a2dc <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800a27c:	78fb      	ldrb	r3, [r7, #3]
 800a27e:	f003 020f 	and.w	r2, r3, #15
 800a282:	6879      	ldr	r1, [r7, #4]
 800a284:	4613      	mov	r3, r2
 800a286:	009b      	lsls	r3, r3, #2
 800a288:	4413      	add	r3, r2
 800a28a:	009b      	lsls	r3, r3, #2
 800a28c:	440b      	add	r3, r1
 800a28e:	3318      	adds	r3, #24
 800a290:	681a      	ldr	r2, [r3, #0]
 800a292:	78fb      	ldrb	r3, [r7, #3]
 800a294:	f003 010f 	and.w	r1, r3, #15
 800a298:	68f8      	ldr	r0, [r7, #12]
 800a29a:	460b      	mov	r3, r1
 800a29c:	00db      	lsls	r3, r3, #3
 800a29e:	440b      	add	r3, r1
 800a2a0:	009b      	lsls	r3, r3, #2
 800a2a2:	4403      	add	r3, r0
 800a2a4:	3348      	adds	r3, #72	; 0x48
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	fbb2 f1f3 	udiv	r1, r2, r3
 800a2ac:	fb01 f303 	mul.w	r3, r1, r3
 800a2b0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d112      	bne.n	800a2dc <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800a2b6:	78fb      	ldrb	r3, [r7, #3]
 800a2b8:	f003 020f 	and.w	r2, r3, #15
 800a2bc:	6879      	ldr	r1, [r7, #4]
 800a2be:	4613      	mov	r3, r2
 800a2c0:	009b      	lsls	r3, r3, #2
 800a2c2:	4413      	add	r3, r2
 800a2c4:	009b      	lsls	r3, r3, #2
 800a2c6:	440b      	add	r3, r1
 800a2c8:	3318      	adds	r3, #24
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a2ce:	78f9      	ldrb	r1, [r7, #3]
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	6878      	ldr	r0, [r7, #4]
 800a2d6:	f004 fe3a 	bl	800ef4e <USBD_LL_Transmit>
 800a2da:	e01f      	b.n	800a31c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800a2dc:	68bb      	ldr	r3, [r7, #8]
 800a2de:	2200      	movs	r2, #0
 800a2e0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a2ea:	687a      	ldr	r2, [r7, #4]
 800a2ec:	33b0      	adds	r3, #176	; 0xb0
 800a2ee:	009b      	lsls	r3, r3, #2
 800a2f0:	4413      	add	r3, r2
 800a2f2:	685b      	ldr	r3, [r3, #4]
 800a2f4:	691b      	ldr	r3, [r3, #16]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d010      	beq.n	800a31c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a300:	687a      	ldr	r2, [r7, #4]
 800a302:	33b0      	adds	r3, #176	; 0xb0
 800a304:	009b      	lsls	r3, r3, #2
 800a306:	4413      	add	r3, r2
 800a308:	685b      	ldr	r3, [r3, #4]
 800a30a:	691b      	ldr	r3, [r3, #16]
 800a30c:	68ba      	ldr	r2, [r7, #8]
 800a30e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800a312:	68ba      	ldr	r2, [r7, #8]
 800a314:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800a318:	78fa      	ldrb	r2, [r7, #3]
 800a31a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a31c:	2300      	movs	r3, #0
}
 800a31e:	4618      	mov	r0, r3
 800a320:	3710      	adds	r7, #16
 800a322:	46bd      	mov	sp, r7
 800a324:	bd80      	pop	{r7, pc}

0800a326 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a326:	b580      	push	{r7, lr}
 800a328:	b084      	sub	sp, #16
 800a32a:	af00      	add	r7, sp, #0
 800a32c:	6078      	str	r0, [r7, #4]
 800a32e:	460b      	mov	r3, r1
 800a330:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	32b0      	adds	r2, #176	; 0xb0
 800a33c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a340:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	32b0      	adds	r2, #176	; 0xb0
 800a34c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a350:	2b00      	cmp	r3, #0
 800a352:	d101      	bne.n	800a358 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800a354:	2303      	movs	r3, #3
 800a356:	e01a      	b.n	800a38e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a358:	78fb      	ldrb	r3, [r7, #3]
 800a35a:	4619      	mov	r1, r3
 800a35c:	6878      	ldr	r0, [r7, #4]
 800a35e:	f004 fe38 	bl	800efd2 <USBD_LL_GetRxDataSize>
 800a362:	4602      	mov	r2, r0
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a370:	687a      	ldr	r2, [r7, #4]
 800a372:	33b0      	adds	r3, #176	; 0xb0
 800a374:	009b      	lsls	r3, r3, #2
 800a376:	4413      	add	r3, r2
 800a378:	685b      	ldr	r3, [r3, #4]
 800a37a:	68db      	ldr	r3, [r3, #12]
 800a37c:	68fa      	ldr	r2, [r7, #12]
 800a37e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800a382:	68fa      	ldr	r2, [r7, #12]
 800a384:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800a388:	4611      	mov	r1, r2
 800a38a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a38c:	2300      	movs	r3, #0
}
 800a38e:	4618      	mov	r0, r3
 800a390:	3710      	adds	r7, #16
 800a392:	46bd      	mov	sp, r7
 800a394:	bd80      	pop	{r7, pc}

0800a396 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a396:	b580      	push	{r7, lr}
 800a398:	b084      	sub	sp, #16
 800a39a:	af00      	add	r7, sp, #0
 800a39c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	32b0      	adds	r2, #176	; 0xb0
 800a3a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3ac:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d101      	bne.n	800a3b8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a3b4:	2303      	movs	r3, #3
 800a3b6:	e025      	b.n	800a404 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a3be:	687a      	ldr	r2, [r7, #4]
 800a3c0:	33b0      	adds	r3, #176	; 0xb0
 800a3c2:	009b      	lsls	r3, r3, #2
 800a3c4:	4413      	add	r3, r2
 800a3c6:	685b      	ldr	r3, [r3, #4]
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d01a      	beq.n	800a402 <USBD_CDC_EP0_RxReady+0x6c>
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800a3d2:	2bff      	cmp	r3, #255	; 0xff
 800a3d4:	d015      	beq.n	800a402 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a3dc:	687a      	ldr	r2, [r7, #4]
 800a3de:	33b0      	adds	r3, #176	; 0xb0
 800a3e0:	009b      	lsls	r3, r3, #2
 800a3e2:	4413      	add	r3, r2
 800a3e4:	685b      	ldr	r3, [r3, #4]
 800a3e6:	689b      	ldr	r3, [r3, #8]
 800a3e8:	68fa      	ldr	r2, [r7, #12]
 800a3ea:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800a3ee:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800a3f0:	68fa      	ldr	r2, [r7, #12]
 800a3f2:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a3f6:	b292      	uxth	r2, r2
 800a3f8:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	22ff      	movs	r2, #255	; 0xff
 800a3fe:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800a402:	2300      	movs	r3, #0
}
 800a404:	4618      	mov	r0, r3
 800a406:	3710      	adds	r7, #16
 800a408:	46bd      	mov	sp, r7
 800a40a:	bd80      	pop	{r7, pc}

0800a40c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a40c:	b580      	push	{r7, lr}
 800a40e:	b086      	sub	sp, #24
 800a410:	af00      	add	r7, sp, #0
 800a412:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a414:	2182      	movs	r1, #130	; 0x82
 800a416:	4818      	ldr	r0, [pc, #96]	; (800a478 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a418:	f000 fd4f 	bl	800aeba <USBD_GetEpDesc>
 800a41c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a41e:	2101      	movs	r1, #1
 800a420:	4815      	ldr	r0, [pc, #84]	; (800a478 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a422:	f000 fd4a 	bl	800aeba <USBD_GetEpDesc>
 800a426:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a428:	2181      	movs	r1, #129	; 0x81
 800a42a:	4813      	ldr	r0, [pc, #76]	; (800a478 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a42c:	f000 fd45 	bl	800aeba <USBD_GetEpDesc>
 800a430:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a432:	697b      	ldr	r3, [r7, #20]
 800a434:	2b00      	cmp	r3, #0
 800a436:	d002      	beq.n	800a43e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a438:	697b      	ldr	r3, [r7, #20]
 800a43a:	2210      	movs	r2, #16
 800a43c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a43e:	693b      	ldr	r3, [r7, #16]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d006      	beq.n	800a452 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a444:	693b      	ldr	r3, [r7, #16]
 800a446:	2200      	movs	r2, #0
 800a448:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a44c:	711a      	strb	r2, [r3, #4]
 800a44e:	2200      	movs	r2, #0
 800a450:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	2b00      	cmp	r3, #0
 800a456:	d006      	beq.n	800a466 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	2200      	movs	r2, #0
 800a45c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a460:	711a      	strb	r2, [r3, #4]
 800a462:	2200      	movs	r2, #0
 800a464:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	2243      	movs	r2, #67	; 0x43
 800a46a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a46c:	4b02      	ldr	r3, [pc, #8]	; (800a478 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800a46e:	4618      	mov	r0, r3
 800a470:	3718      	adds	r7, #24
 800a472:	46bd      	mov	sp, r7
 800a474:	bd80      	pop	{r7, pc}
 800a476:	bf00      	nop
 800a478:	20000070 	.word	0x20000070

0800a47c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b086      	sub	sp, #24
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a484:	2182      	movs	r1, #130	; 0x82
 800a486:	4818      	ldr	r0, [pc, #96]	; (800a4e8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a488:	f000 fd17 	bl	800aeba <USBD_GetEpDesc>
 800a48c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a48e:	2101      	movs	r1, #1
 800a490:	4815      	ldr	r0, [pc, #84]	; (800a4e8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a492:	f000 fd12 	bl	800aeba <USBD_GetEpDesc>
 800a496:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a498:	2181      	movs	r1, #129	; 0x81
 800a49a:	4813      	ldr	r0, [pc, #76]	; (800a4e8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a49c:	f000 fd0d 	bl	800aeba <USBD_GetEpDesc>
 800a4a0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a4a2:	697b      	ldr	r3, [r7, #20]
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d002      	beq.n	800a4ae <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800a4a8:	697b      	ldr	r3, [r7, #20]
 800a4aa:	2210      	movs	r2, #16
 800a4ac:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a4ae:	693b      	ldr	r3, [r7, #16]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d006      	beq.n	800a4c2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a4b4:	693b      	ldr	r3, [r7, #16]
 800a4b6:	2200      	movs	r2, #0
 800a4b8:	711a      	strb	r2, [r3, #4]
 800a4ba:	2200      	movs	r2, #0
 800a4bc:	f042 0202 	orr.w	r2, r2, #2
 800a4c0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d006      	beq.n	800a4d6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	2200      	movs	r2, #0
 800a4cc:	711a      	strb	r2, [r3, #4]
 800a4ce:	2200      	movs	r2, #0
 800a4d0:	f042 0202 	orr.w	r2, r2, #2
 800a4d4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	2243      	movs	r2, #67	; 0x43
 800a4da:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a4dc:	4b02      	ldr	r3, [pc, #8]	; (800a4e8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800a4de:	4618      	mov	r0, r3
 800a4e0:	3718      	adds	r7, #24
 800a4e2:	46bd      	mov	sp, r7
 800a4e4:	bd80      	pop	{r7, pc}
 800a4e6:	bf00      	nop
 800a4e8:	20000070 	.word	0x20000070

0800a4ec <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b086      	sub	sp, #24
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a4f4:	2182      	movs	r1, #130	; 0x82
 800a4f6:	4818      	ldr	r0, [pc, #96]	; (800a558 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a4f8:	f000 fcdf 	bl	800aeba <USBD_GetEpDesc>
 800a4fc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a4fe:	2101      	movs	r1, #1
 800a500:	4815      	ldr	r0, [pc, #84]	; (800a558 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a502:	f000 fcda 	bl	800aeba <USBD_GetEpDesc>
 800a506:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a508:	2181      	movs	r1, #129	; 0x81
 800a50a:	4813      	ldr	r0, [pc, #76]	; (800a558 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a50c:	f000 fcd5 	bl	800aeba <USBD_GetEpDesc>
 800a510:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a512:	697b      	ldr	r3, [r7, #20]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d002      	beq.n	800a51e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a518:	697b      	ldr	r3, [r7, #20]
 800a51a:	2210      	movs	r2, #16
 800a51c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a51e:	693b      	ldr	r3, [r7, #16]
 800a520:	2b00      	cmp	r3, #0
 800a522:	d006      	beq.n	800a532 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a524:	693b      	ldr	r3, [r7, #16]
 800a526:	2200      	movs	r2, #0
 800a528:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a52c:	711a      	strb	r2, [r3, #4]
 800a52e:	2200      	movs	r2, #0
 800a530:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	2b00      	cmp	r3, #0
 800a536:	d006      	beq.n	800a546 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	2200      	movs	r2, #0
 800a53c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a540:	711a      	strb	r2, [r3, #4]
 800a542:	2200      	movs	r2, #0
 800a544:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	2243      	movs	r2, #67	; 0x43
 800a54a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a54c:	4b02      	ldr	r3, [pc, #8]	; (800a558 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800a54e:	4618      	mov	r0, r3
 800a550:	3718      	adds	r7, #24
 800a552:	46bd      	mov	sp, r7
 800a554:	bd80      	pop	{r7, pc}
 800a556:	bf00      	nop
 800a558:	20000070 	.word	0x20000070

0800a55c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a55c:	b480      	push	{r7}
 800a55e:	b083      	sub	sp, #12
 800a560:	af00      	add	r7, sp, #0
 800a562:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	220a      	movs	r2, #10
 800a568:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a56a:	4b03      	ldr	r3, [pc, #12]	; (800a578 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a56c:	4618      	mov	r0, r3
 800a56e:	370c      	adds	r7, #12
 800a570:	46bd      	mov	sp, r7
 800a572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a576:	4770      	bx	lr
 800a578:	2000002c 	.word	0x2000002c

0800a57c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a57c:	b480      	push	{r7}
 800a57e:	b083      	sub	sp, #12
 800a580:	af00      	add	r7, sp, #0
 800a582:	6078      	str	r0, [r7, #4]
 800a584:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a586:	683b      	ldr	r3, [r7, #0]
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d101      	bne.n	800a590 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a58c:	2303      	movs	r3, #3
 800a58e:	e009      	b.n	800a5a4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a596:	687a      	ldr	r2, [r7, #4]
 800a598:	33b0      	adds	r3, #176	; 0xb0
 800a59a:	009b      	lsls	r3, r3, #2
 800a59c:	4413      	add	r3, r2
 800a59e:	683a      	ldr	r2, [r7, #0]
 800a5a0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800a5a2:	2300      	movs	r3, #0
}
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	370c      	adds	r7, #12
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ae:	4770      	bx	lr

0800a5b0 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a5b0:	b480      	push	{r7}
 800a5b2:	b087      	sub	sp, #28
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	60f8      	str	r0, [r7, #12]
 800a5b8:	60b9      	str	r1, [r7, #8]
 800a5ba:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	32b0      	adds	r2, #176	; 0xb0
 800a5c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5ca:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800a5cc:	697b      	ldr	r3, [r7, #20]
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d101      	bne.n	800a5d6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a5d2:	2303      	movs	r3, #3
 800a5d4:	e008      	b.n	800a5e8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800a5d6:	697b      	ldr	r3, [r7, #20]
 800a5d8:	68ba      	ldr	r2, [r7, #8]
 800a5da:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800a5de:	697b      	ldr	r3, [r7, #20]
 800a5e0:	687a      	ldr	r2, [r7, #4]
 800a5e2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800a5e6:	2300      	movs	r3, #0
}
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	371c      	adds	r7, #28
 800a5ec:	46bd      	mov	sp, r7
 800a5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f2:	4770      	bx	lr

0800a5f4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a5f4:	b480      	push	{r7}
 800a5f6:	b085      	sub	sp, #20
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	6078      	str	r0, [r7, #4]
 800a5fc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	32b0      	adds	r2, #176	; 0xb0
 800a608:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a60c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	2b00      	cmp	r3, #0
 800a612:	d101      	bne.n	800a618 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800a614:	2303      	movs	r3, #3
 800a616:	e004      	b.n	800a622 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	683a      	ldr	r2, [r7, #0]
 800a61c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800a620:	2300      	movs	r3, #0
}
 800a622:	4618      	mov	r0, r3
 800a624:	3714      	adds	r7, #20
 800a626:	46bd      	mov	sp, r7
 800a628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62c:	4770      	bx	lr
	...

0800a630 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b084      	sub	sp, #16
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	32b0      	adds	r2, #176	; 0xb0
 800a642:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a646:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800a648:	2301      	movs	r3, #1
 800a64a:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	32b0      	adds	r2, #176	; 0xb0
 800a656:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d101      	bne.n	800a662 <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800a65e:	2303      	movs	r3, #3
 800a660:	e025      	b.n	800a6ae <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 800a662:	68bb      	ldr	r3, [r7, #8]
 800a664:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d11f      	bne.n	800a6ac <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800a66c:	68bb      	ldr	r3, [r7, #8]
 800a66e:	2201      	movs	r2, #1
 800a670:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800a674:	4b10      	ldr	r3, [pc, #64]	; (800a6b8 <USBD_CDC_TransmitPacket+0x88>)
 800a676:	781b      	ldrb	r3, [r3, #0]
 800a678:	f003 020f 	and.w	r2, r3, #15
 800a67c:	68bb      	ldr	r3, [r7, #8]
 800a67e:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 800a682:	6878      	ldr	r0, [r7, #4]
 800a684:	4613      	mov	r3, r2
 800a686:	009b      	lsls	r3, r3, #2
 800a688:	4413      	add	r3, r2
 800a68a:	009b      	lsls	r3, r3, #2
 800a68c:	4403      	add	r3, r0
 800a68e:	3318      	adds	r3, #24
 800a690:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800a692:	4b09      	ldr	r3, [pc, #36]	; (800a6b8 <USBD_CDC_TransmitPacket+0x88>)
 800a694:	7819      	ldrb	r1, [r3, #0]
 800a696:	68bb      	ldr	r3, [r7, #8]
 800a698:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800a69c:	68bb      	ldr	r3, [r7, #8]
 800a69e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800a6a2:	6878      	ldr	r0, [r7, #4]
 800a6a4:	f004 fc53 	bl	800ef4e <USBD_LL_Transmit>

    ret = USBD_OK;
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800a6ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6ae:	4618      	mov	r0, r3
 800a6b0:	3710      	adds	r7, #16
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	bd80      	pop	{r7, pc}
 800a6b6:	bf00      	nop
 800a6b8:	200000b3 	.word	0x200000b3

0800a6bc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	b084      	sub	sp, #16
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	32b0      	adds	r2, #176	; 0xb0
 800a6ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6d2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	32b0      	adds	r2, #176	; 0xb0
 800a6de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d101      	bne.n	800a6ea <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800a6e6:	2303      	movs	r3, #3
 800a6e8:	e018      	b.n	800a71c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	7c1b      	ldrb	r3, [r3, #16]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d10a      	bne.n	800a708 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a6f2:	4b0c      	ldr	r3, [pc, #48]	; (800a724 <USBD_CDC_ReceivePacket+0x68>)
 800a6f4:	7819      	ldrb	r1, [r3, #0]
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a6fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a700:	6878      	ldr	r0, [r7, #4]
 800a702:	f004 fc45 	bl	800ef90 <USBD_LL_PrepareReceive>
 800a706:	e008      	b.n	800a71a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a708:	4b06      	ldr	r3, [pc, #24]	; (800a724 <USBD_CDC_ReceivePacket+0x68>)
 800a70a:	7819      	ldrb	r1, [r3, #0]
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a712:	2340      	movs	r3, #64	; 0x40
 800a714:	6878      	ldr	r0, [r7, #4]
 800a716:	f004 fc3b 	bl	800ef90 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a71a:	2300      	movs	r3, #0
}
 800a71c:	4618      	mov	r0, r3
 800a71e:	3710      	adds	r7, #16
 800a720:	46bd      	mov	sp, r7
 800a722:	bd80      	pop	{r7, pc}
 800a724:	200000b4 	.word	0x200000b4

0800a728 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a728:	b580      	push	{r7, lr}
 800a72a:	b086      	sub	sp, #24
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	60f8      	str	r0, [r7, #12]
 800a730:	60b9      	str	r1, [r7, #8]
 800a732:	4613      	mov	r3, r2
 800a734:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d101      	bne.n	800a740 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a73c:	2303      	movs	r3, #3
 800a73e:	e01f      	b.n	800a780 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	2200      	movs	r2, #0
 800a744:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	2200      	movs	r2, #0
 800a74c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	2200      	movs	r2, #0
 800a754:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a758:	68bb      	ldr	r3, [r7, #8]
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d003      	beq.n	800a766 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	68ba      	ldr	r2, [r7, #8]
 800a762:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	2201      	movs	r2, #1
 800a76a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	79fa      	ldrb	r2, [r7, #7]
 800a772:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a774:	68f8      	ldr	r0, [r7, #12]
 800a776:	f004 fab5 	bl	800ece4 <USBD_LL_Init>
 800a77a:	4603      	mov	r3, r0
 800a77c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a77e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a780:	4618      	mov	r0, r3
 800a782:	3718      	adds	r7, #24
 800a784:	46bd      	mov	sp, r7
 800a786:	bd80      	pop	{r7, pc}

0800a788 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b084      	sub	sp, #16
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
 800a790:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a792:	2300      	movs	r3, #0
 800a794:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a796:	683b      	ldr	r3, [r7, #0]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d101      	bne.n	800a7a0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a79c:	2303      	movs	r3, #3
 800a79e:	e025      	b.n	800a7ec <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	683a      	ldr	r2, [r7, #0]
 800a7a4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	32ae      	adds	r2, #174	; 0xae
 800a7b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d00f      	beq.n	800a7dc <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	32ae      	adds	r2, #174	; 0xae
 800a7c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7cc:	f107 020e 	add.w	r2, r7, #14
 800a7d0:	4610      	mov	r0, r2
 800a7d2:	4798      	blx	r3
 800a7d4:	4602      	mov	r2, r0
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800a7e2:	1c5a      	adds	r2, r3, #1
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800a7ea:	2300      	movs	r3, #0
}
 800a7ec:	4618      	mov	r0, r3
 800a7ee:	3710      	adds	r7, #16
 800a7f0:	46bd      	mov	sp, r7
 800a7f2:	bd80      	pop	{r7, pc}

0800a7f4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a7f4:	b580      	push	{r7, lr}
 800a7f6:	b082      	sub	sp, #8
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a7fc:	6878      	ldr	r0, [r7, #4]
 800a7fe:	f004 fabd 	bl	800ed7c <USBD_LL_Start>
 800a802:	4603      	mov	r3, r0
}
 800a804:	4618      	mov	r0, r3
 800a806:	3708      	adds	r7, #8
 800a808:	46bd      	mov	sp, r7
 800a80a:	bd80      	pop	{r7, pc}

0800a80c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a80c:	b480      	push	{r7}
 800a80e:	b083      	sub	sp, #12
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a814:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a816:	4618      	mov	r0, r3
 800a818:	370c      	adds	r7, #12
 800a81a:	46bd      	mov	sp, r7
 800a81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a820:	4770      	bx	lr

0800a822 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a822:	b580      	push	{r7, lr}
 800a824:	b084      	sub	sp, #16
 800a826:	af00      	add	r7, sp, #0
 800a828:	6078      	str	r0, [r7, #4]
 800a82a:	460b      	mov	r3, r1
 800a82c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a82e:	2300      	movs	r3, #0
 800a830:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d009      	beq.n	800a850 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	78fa      	ldrb	r2, [r7, #3]
 800a846:	4611      	mov	r1, r2
 800a848:	6878      	ldr	r0, [r7, #4]
 800a84a:	4798      	blx	r3
 800a84c:	4603      	mov	r3, r0
 800a84e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a850:	7bfb      	ldrb	r3, [r7, #15]
}
 800a852:	4618      	mov	r0, r3
 800a854:	3710      	adds	r7, #16
 800a856:	46bd      	mov	sp, r7
 800a858:	bd80      	pop	{r7, pc}

0800a85a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a85a:	b580      	push	{r7, lr}
 800a85c:	b084      	sub	sp, #16
 800a85e:	af00      	add	r7, sp, #0
 800a860:	6078      	str	r0, [r7, #4]
 800a862:	460b      	mov	r3, r1
 800a864:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a866:	2300      	movs	r3, #0
 800a868:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a870:	685b      	ldr	r3, [r3, #4]
 800a872:	78fa      	ldrb	r2, [r7, #3]
 800a874:	4611      	mov	r1, r2
 800a876:	6878      	ldr	r0, [r7, #4]
 800a878:	4798      	blx	r3
 800a87a:	4603      	mov	r3, r0
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d001      	beq.n	800a884 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800a880:	2303      	movs	r3, #3
 800a882:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a884:	7bfb      	ldrb	r3, [r7, #15]
}
 800a886:	4618      	mov	r0, r3
 800a888:	3710      	adds	r7, #16
 800a88a:	46bd      	mov	sp, r7
 800a88c:	bd80      	pop	{r7, pc}

0800a88e <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a88e:	b580      	push	{r7, lr}
 800a890:	b084      	sub	sp, #16
 800a892:	af00      	add	r7, sp, #0
 800a894:	6078      	str	r0, [r7, #4]
 800a896:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a89e:	6839      	ldr	r1, [r7, #0]
 800a8a0:	4618      	mov	r0, r3
 800a8a2:	f001 f908 	bl	800bab6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	2201      	movs	r2, #1
 800a8aa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800a8b4:	461a      	mov	r2, r3
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a8c2:	f003 031f 	and.w	r3, r3, #31
 800a8c6:	2b02      	cmp	r3, #2
 800a8c8:	d01a      	beq.n	800a900 <USBD_LL_SetupStage+0x72>
 800a8ca:	2b02      	cmp	r3, #2
 800a8cc:	d822      	bhi.n	800a914 <USBD_LL_SetupStage+0x86>
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d002      	beq.n	800a8d8 <USBD_LL_SetupStage+0x4a>
 800a8d2:	2b01      	cmp	r3, #1
 800a8d4:	d00a      	beq.n	800a8ec <USBD_LL_SetupStage+0x5e>
 800a8d6:	e01d      	b.n	800a914 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a8de:	4619      	mov	r1, r3
 800a8e0:	6878      	ldr	r0, [r7, #4]
 800a8e2:	f000 fb5f 	bl	800afa4 <USBD_StdDevReq>
 800a8e6:	4603      	mov	r3, r0
 800a8e8:	73fb      	strb	r3, [r7, #15]
      break;
 800a8ea:	e020      	b.n	800a92e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a8f2:	4619      	mov	r1, r3
 800a8f4:	6878      	ldr	r0, [r7, #4]
 800a8f6:	f000 fbc7 	bl	800b088 <USBD_StdItfReq>
 800a8fa:	4603      	mov	r3, r0
 800a8fc:	73fb      	strb	r3, [r7, #15]
      break;
 800a8fe:	e016      	b.n	800a92e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a906:	4619      	mov	r1, r3
 800a908:	6878      	ldr	r0, [r7, #4]
 800a90a:	f000 fc29 	bl	800b160 <USBD_StdEPReq>
 800a90e:	4603      	mov	r3, r0
 800a910:	73fb      	strb	r3, [r7, #15]
      break;
 800a912:	e00c      	b.n	800a92e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a91a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a91e:	b2db      	uxtb	r3, r3
 800a920:	4619      	mov	r1, r3
 800a922:	6878      	ldr	r0, [r7, #4]
 800a924:	f004 fa8a 	bl	800ee3c <USBD_LL_StallEP>
 800a928:	4603      	mov	r3, r0
 800a92a:	73fb      	strb	r3, [r7, #15]
      break;
 800a92c:	bf00      	nop
  }

  return ret;
 800a92e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a930:	4618      	mov	r0, r3
 800a932:	3710      	adds	r7, #16
 800a934:	46bd      	mov	sp, r7
 800a936:	bd80      	pop	{r7, pc}

0800a938 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b086      	sub	sp, #24
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	60f8      	str	r0, [r7, #12]
 800a940:	460b      	mov	r3, r1
 800a942:	607a      	str	r2, [r7, #4]
 800a944:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800a946:	2300      	movs	r3, #0
 800a948:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800a94a:	7afb      	ldrb	r3, [r7, #11]
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d16e      	bne.n	800aa2e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800a956:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a95e:	2b03      	cmp	r3, #3
 800a960:	f040 8098 	bne.w	800aa94 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800a964:	693b      	ldr	r3, [r7, #16]
 800a966:	689a      	ldr	r2, [r3, #8]
 800a968:	693b      	ldr	r3, [r7, #16]
 800a96a:	68db      	ldr	r3, [r3, #12]
 800a96c:	429a      	cmp	r2, r3
 800a96e:	d913      	bls.n	800a998 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800a970:	693b      	ldr	r3, [r7, #16]
 800a972:	689a      	ldr	r2, [r3, #8]
 800a974:	693b      	ldr	r3, [r7, #16]
 800a976:	68db      	ldr	r3, [r3, #12]
 800a978:	1ad2      	subs	r2, r2, r3
 800a97a:	693b      	ldr	r3, [r7, #16]
 800a97c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a97e:	693b      	ldr	r3, [r7, #16]
 800a980:	68da      	ldr	r2, [r3, #12]
 800a982:	693b      	ldr	r3, [r7, #16]
 800a984:	689b      	ldr	r3, [r3, #8]
 800a986:	4293      	cmp	r3, r2
 800a988:	bf28      	it	cs
 800a98a:	4613      	movcs	r3, r2
 800a98c:	461a      	mov	r2, r3
 800a98e:	6879      	ldr	r1, [r7, #4]
 800a990:	68f8      	ldr	r0, [r7, #12]
 800a992:	f001 f984 	bl	800bc9e <USBD_CtlContinueRx>
 800a996:	e07d      	b.n	800aa94 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a99e:	f003 031f 	and.w	r3, r3, #31
 800a9a2:	2b02      	cmp	r3, #2
 800a9a4:	d014      	beq.n	800a9d0 <USBD_LL_DataOutStage+0x98>
 800a9a6:	2b02      	cmp	r3, #2
 800a9a8:	d81d      	bhi.n	800a9e6 <USBD_LL_DataOutStage+0xae>
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d002      	beq.n	800a9b4 <USBD_LL_DataOutStage+0x7c>
 800a9ae:	2b01      	cmp	r3, #1
 800a9b0:	d003      	beq.n	800a9ba <USBD_LL_DataOutStage+0x82>
 800a9b2:	e018      	b.n	800a9e6 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	75bb      	strb	r3, [r7, #22]
            break;
 800a9b8:	e018      	b.n	800a9ec <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800a9c0:	b2db      	uxtb	r3, r3
 800a9c2:	4619      	mov	r1, r3
 800a9c4:	68f8      	ldr	r0, [r7, #12]
 800a9c6:	f000 fa5e 	bl	800ae86 <USBD_CoreFindIF>
 800a9ca:	4603      	mov	r3, r0
 800a9cc:	75bb      	strb	r3, [r7, #22]
            break;
 800a9ce:	e00d      	b.n	800a9ec <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800a9d6:	b2db      	uxtb	r3, r3
 800a9d8:	4619      	mov	r1, r3
 800a9da:	68f8      	ldr	r0, [r7, #12]
 800a9dc:	f000 fa60 	bl	800aea0 <USBD_CoreFindEP>
 800a9e0:	4603      	mov	r3, r0
 800a9e2:	75bb      	strb	r3, [r7, #22]
            break;
 800a9e4:	e002      	b.n	800a9ec <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	75bb      	strb	r3, [r7, #22]
            break;
 800a9ea:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a9ec:	7dbb      	ldrb	r3, [r7, #22]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d119      	bne.n	800aa26 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a9f8:	b2db      	uxtb	r3, r3
 800a9fa:	2b03      	cmp	r3, #3
 800a9fc:	d113      	bne.n	800aa26 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a9fe:	7dba      	ldrb	r2, [r7, #22]
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	32ae      	adds	r2, #174	; 0xae
 800aa04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa08:	691b      	ldr	r3, [r3, #16]
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d00b      	beq.n	800aa26 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800aa0e:	7dba      	ldrb	r2, [r7, #22]
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800aa16:	7dba      	ldrb	r2, [r7, #22]
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	32ae      	adds	r2, #174	; 0xae
 800aa1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa20:	691b      	ldr	r3, [r3, #16]
 800aa22:	68f8      	ldr	r0, [r7, #12]
 800aa24:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800aa26:	68f8      	ldr	r0, [r7, #12]
 800aa28:	f001 f94a 	bl	800bcc0 <USBD_CtlSendStatus>
 800aa2c:	e032      	b.n	800aa94 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800aa2e:	7afb      	ldrb	r3, [r7, #11]
 800aa30:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aa34:	b2db      	uxtb	r3, r3
 800aa36:	4619      	mov	r1, r3
 800aa38:	68f8      	ldr	r0, [r7, #12]
 800aa3a:	f000 fa31 	bl	800aea0 <USBD_CoreFindEP>
 800aa3e:	4603      	mov	r3, r0
 800aa40:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800aa42:	7dbb      	ldrb	r3, [r7, #22]
 800aa44:	2bff      	cmp	r3, #255	; 0xff
 800aa46:	d025      	beq.n	800aa94 <USBD_LL_DataOutStage+0x15c>
 800aa48:	7dbb      	ldrb	r3, [r7, #22]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d122      	bne.n	800aa94 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa54:	b2db      	uxtb	r3, r3
 800aa56:	2b03      	cmp	r3, #3
 800aa58:	d117      	bne.n	800aa8a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800aa5a:	7dba      	ldrb	r2, [r7, #22]
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	32ae      	adds	r2, #174	; 0xae
 800aa60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa64:	699b      	ldr	r3, [r3, #24]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d00f      	beq.n	800aa8a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800aa6a:	7dba      	ldrb	r2, [r7, #22]
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800aa72:	7dba      	ldrb	r2, [r7, #22]
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	32ae      	adds	r2, #174	; 0xae
 800aa78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa7c:	699b      	ldr	r3, [r3, #24]
 800aa7e:	7afa      	ldrb	r2, [r7, #11]
 800aa80:	4611      	mov	r1, r2
 800aa82:	68f8      	ldr	r0, [r7, #12]
 800aa84:	4798      	blx	r3
 800aa86:	4603      	mov	r3, r0
 800aa88:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800aa8a:	7dfb      	ldrb	r3, [r7, #23]
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d001      	beq.n	800aa94 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800aa90:	7dfb      	ldrb	r3, [r7, #23]
 800aa92:	e000      	b.n	800aa96 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800aa94:	2300      	movs	r3, #0
}
 800aa96:	4618      	mov	r0, r3
 800aa98:	3718      	adds	r7, #24
 800aa9a:	46bd      	mov	sp, r7
 800aa9c:	bd80      	pop	{r7, pc}

0800aa9e <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800aa9e:	b580      	push	{r7, lr}
 800aaa0:	b086      	sub	sp, #24
 800aaa2:	af00      	add	r7, sp, #0
 800aaa4:	60f8      	str	r0, [r7, #12]
 800aaa6:	460b      	mov	r3, r1
 800aaa8:	607a      	str	r2, [r7, #4]
 800aaaa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800aaac:	7afb      	ldrb	r3, [r7, #11]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d16f      	bne.n	800ab92 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	3314      	adds	r3, #20
 800aab6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800aabe:	2b02      	cmp	r3, #2
 800aac0:	d15a      	bne.n	800ab78 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800aac2:	693b      	ldr	r3, [r7, #16]
 800aac4:	689a      	ldr	r2, [r3, #8]
 800aac6:	693b      	ldr	r3, [r7, #16]
 800aac8:	68db      	ldr	r3, [r3, #12]
 800aaca:	429a      	cmp	r2, r3
 800aacc:	d914      	bls.n	800aaf8 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800aace:	693b      	ldr	r3, [r7, #16]
 800aad0:	689a      	ldr	r2, [r3, #8]
 800aad2:	693b      	ldr	r3, [r7, #16]
 800aad4:	68db      	ldr	r3, [r3, #12]
 800aad6:	1ad2      	subs	r2, r2, r3
 800aad8:	693b      	ldr	r3, [r7, #16]
 800aada:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800aadc:	693b      	ldr	r3, [r7, #16]
 800aade:	689b      	ldr	r3, [r3, #8]
 800aae0:	461a      	mov	r2, r3
 800aae2:	6879      	ldr	r1, [r7, #4]
 800aae4:	68f8      	ldr	r0, [r7, #12]
 800aae6:	f001 f8ac 	bl	800bc42 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aaea:	2300      	movs	r3, #0
 800aaec:	2200      	movs	r2, #0
 800aaee:	2100      	movs	r1, #0
 800aaf0:	68f8      	ldr	r0, [r7, #12]
 800aaf2:	f004 fa4d 	bl	800ef90 <USBD_LL_PrepareReceive>
 800aaf6:	e03f      	b.n	800ab78 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800aaf8:	693b      	ldr	r3, [r7, #16]
 800aafa:	68da      	ldr	r2, [r3, #12]
 800aafc:	693b      	ldr	r3, [r7, #16]
 800aafe:	689b      	ldr	r3, [r3, #8]
 800ab00:	429a      	cmp	r2, r3
 800ab02:	d11c      	bne.n	800ab3e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800ab04:	693b      	ldr	r3, [r7, #16]
 800ab06:	685a      	ldr	r2, [r3, #4]
 800ab08:	693b      	ldr	r3, [r7, #16]
 800ab0a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ab0c:	429a      	cmp	r2, r3
 800ab0e:	d316      	bcc.n	800ab3e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800ab10:	693b      	ldr	r3, [r7, #16]
 800ab12:	685a      	ldr	r2, [r3, #4]
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ab1a:	429a      	cmp	r2, r3
 800ab1c:	d20f      	bcs.n	800ab3e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ab1e:	2200      	movs	r2, #0
 800ab20:	2100      	movs	r1, #0
 800ab22:	68f8      	ldr	r0, [r7, #12]
 800ab24:	f001 f88d 	bl	800bc42 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	2200      	movs	r2, #0
 800ab2c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ab30:	2300      	movs	r3, #0
 800ab32:	2200      	movs	r2, #0
 800ab34:	2100      	movs	r1, #0
 800ab36:	68f8      	ldr	r0, [r7, #12]
 800ab38:	f004 fa2a 	bl	800ef90 <USBD_LL_PrepareReceive>
 800ab3c:	e01c      	b.n	800ab78 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab44:	b2db      	uxtb	r3, r3
 800ab46:	2b03      	cmp	r3, #3
 800ab48:	d10f      	bne.n	800ab6a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab50:	68db      	ldr	r3, [r3, #12]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d009      	beq.n	800ab6a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	2200      	movs	r2, #0
 800ab5a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab64:	68db      	ldr	r3, [r3, #12]
 800ab66:	68f8      	ldr	r0, [r7, #12]
 800ab68:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ab6a:	2180      	movs	r1, #128	; 0x80
 800ab6c:	68f8      	ldr	r0, [r7, #12]
 800ab6e:	f004 f965 	bl	800ee3c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ab72:	68f8      	ldr	r0, [r7, #12]
 800ab74:	f001 f8b7 	bl	800bce6 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d03a      	beq.n	800abf8 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800ab82:	68f8      	ldr	r0, [r7, #12]
 800ab84:	f7ff fe42 	bl	800a80c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800ab90:	e032      	b.n	800abf8 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800ab92:	7afb      	ldrb	r3, [r7, #11]
 800ab94:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ab98:	b2db      	uxtb	r3, r3
 800ab9a:	4619      	mov	r1, r3
 800ab9c:	68f8      	ldr	r0, [r7, #12]
 800ab9e:	f000 f97f 	bl	800aea0 <USBD_CoreFindEP>
 800aba2:	4603      	mov	r3, r0
 800aba4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800aba6:	7dfb      	ldrb	r3, [r7, #23]
 800aba8:	2bff      	cmp	r3, #255	; 0xff
 800abaa:	d025      	beq.n	800abf8 <USBD_LL_DataInStage+0x15a>
 800abac:	7dfb      	ldrb	r3, [r7, #23]
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d122      	bne.n	800abf8 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800abb8:	b2db      	uxtb	r3, r3
 800abba:	2b03      	cmp	r3, #3
 800abbc:	d11c      	bne.n	800abf8 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800abbe:	7dfa      	ldrb	r2, [r7, #23]
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	32ae      	adds	r2, #174	; 0xae
 800abc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abc8:	695b      	ldr	r3, [r3, #20]
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d014      	beq.n	800abf8 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800abce:	7dfa      	ldrb	r2, [r7, #23]
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800abd6:	7dfa      	ldrb	r2, [r7, #23]
 800abd8:	68fb      	ldr	r3, [r7, #12]
 800abda:	32ae      	adds	r2, #174	; 0xae
 800abdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abe0:	695b      	ldr	r3, [r3, #20]
 800abe2:	7afa      	ldrb	r2, [r7, #11]
 800abe4:	4611      	mov	r1, r2
 800abe6:	68f8      	ldr	r0, [r7, #12]
 800abe8:	4798      	blx	r3
 800abea:	4603      	mov	r3, r0
 800abec:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800abee:	7dbb      	ldrb	r3, [r7, #22]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d001      	beq.n	800abf8 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800abf4:	7dbb      	ldrb	r3, [r7, #22]
 800abf6:	e000      	b.n	800abfa <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800abf8:	2300      	movs	r3, #0
}
 800abfa:	4618      	mov	r0, r3
 800abfc:	3718      	adds	r7, #24
 800abfe:	46bd      	mov	sp, r7
 800ac00:	bd80      	pop	{r7, pc}

0800ac02 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ac02:	b580      	push	{r7, lr}
 800ac04:	b084      	sub	sp, #16
 800ac06:	af00      	add	r7, sp, #0
 800ac08:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800ac0a:	2300      	movs	r3, #0
 800ac0c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	2201      	movs	r2, #1
 800ac12:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	2200      	movs	r2, #0
 800ac1a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	2200      	movs	r2, #0
 800ac22:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	2200      	movs	r2, #0
 800ac28:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	2200      	movs	r2, #0
 800ac30:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d014      	beq.n	800ac68 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ac44:	685b      	ldr	r3, [r3, #4]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d00e      	beq.n	800ac68 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ac50:	685b      	ldr	r3, [r3, #4]
 800ac52:	687a      	ldr	r2, [r7, #4]
 800ac54:	6852      	ldr	r2, [r2, #4]
 800ac56:	b2d2      	uxtb	r2, r2
 800ac58:	4611      	mov	r1, r2
 800ac5a:	6878      	ldr	r0, [r7, #4]
 800ac5c:	4798      	blx	r3
 800ac5e:	4603      	mov	r3, r0
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d001      	beq.n	800ac68 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800ac64:	2303      	movs	r3, #3
 800ac66:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ac68:	2340      	movs	r3, #64	; 0x40
 800ac6a:	2200      	movs	r2, #0
 800ac6c:	2100      	movs	r1, #0
 800ac6e:	6878      	ldr	r0, [r7, #4]
 800ac70:	f004 f89f 	bl	800edb2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	2201      	movs	r2, #1
 800ac78:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	2240      	movs	r2, #64	; 0x40
 800ac80:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ac84:	2340      	movs	r3, #64	; 0x40
 800ac86:	2200      	movs	r2, #0
 800ac88:	2180      	movs	r1, #128	; 0x80
 800ac8a:	6878      	ldr	r0, [r7, #4]
 800ac8c:	f004 f891 	bl	800edb2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	2201      	movs	r2, #1
 800ac94:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	2240      	movs	r2, #64	; 0x40
 800ac9a:	621a      	str	r2, [r3, #32]

  return ret;
 800ac9c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac9e:	4618      	mov	r0, r3
 800aca0:	3710      	adds	r7, #16
 800aca2:	46bd      	mov	sp, r7
 800aca4:	bd80      	pop	{r7, pc}

0800aca6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800aca6:	b480      	push	{r7}
 800aca8:	b083      	sub	sp, #12
 800acaa:	af00      	add	r7, sp, #0
 800acac:	6078      	str	r0, [r7, #4]
 800acae:	460b      	mov	r3, r1
 800acb0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	78fa      	ldrb	r2, [r7, #3]
 800acb6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800acb8:	2300      	movs	r3, #0
}
 800acba:	4618      	mov	r0, r3
 800acbc:	370c      	adds	r7, #12
 800acbe:	46bd      	mov	sp, r7
 800acc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc4:	4770      	bx	lr

0800acc6 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800acc6:	b480      	push	{r7}
 800acc8:	b083      	sub	sp, #12
 800acca:	af00      	add	r7, sp, #0
 800accc:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800acd4:	b2da      	uxtb	r2, r3
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	2204      	movs	r2, #4
 800ace0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800ace4:	2300      	movs	r3, #0
}
 800ace6:	4618      	mov	r0, r3
 800ace8:	370c      	adds	r7, #12
 800acea:	46bd      	mov	sp, r7
 800acec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acf0:	4770      	bx	lr

0800acf2 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800acf2:	b480      	push	{r7}
 800acf4:	b083      	sub	sp, #12
 800acf6:	af00      	add	r7, sp, #0
 800acf8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ad00:	b2db      	uxtb	r3, r3
 800ad02:	2b04      	cmp	r3, #4
 800ad04:	d106      	bne.n	800ad14 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800ad0c:	b2da      	uxtb	r2, r3
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800ad14:	2300      	movs	r3, #0
}
 800ad16:	4618      	mov	r0, r3
 800ad18:	370c      	adds	r7, #12
 800ad1a:	46bd      	mov	sp, r7
 800ad1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad20:	4770      	bx	lr

0800ad22 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ad22:	b580      	push	{r7, lr}
 800ad24:	b082      	sub	sp, #8
 800ad26:	af00      	add	r7, sp, #0
 800ad28:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ad30:	b2db      	uxtb	r3, r3
 800ad32:	2b03      	cmp	r3, #3
 800ad34:	d110      	bne.n	800ad58 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d00b      	beq.n	800ad58 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad46:	69db      	ldr	r3, [r3, #28]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d005      	beq.n	800ad58 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad52:	69db      	ldr	r3, [r3, #28]
 800ad54:	6878      	ldr	r0, [r7, #4]
 800ad56:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800ad58:	2300      	movs	r3, #0
}
 800ad5a:	4618      	mov	r0, r3
 800ad5c:	3708      	adds	r7, #8
 800ad5e:	46bd      	mov	sp, r7
 800ad60:	bd80      	pop	{r7, pc}

0800ad62 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800ad62:	b580      	push	{r7, lr}
 800ad64:	b082      	sub	sp, #8
 800ad66:	af00      	add	r7, sp, #0
 800ad68:	6078      	str	r0, [r7, #4]
 800ad6a:	460b      	mov	r3, r1
 800ad6c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	32ae      	adds	r2, #174	; 0xae
 800ad78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d101      	bne.n	800ad84 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800ad80:	2303      	movs	r3, #3
 800ad82:	e01c      	b.n	800adbe <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ad8a:	b2db      	uxtb	r3, r3
 800ad8c:	2b03      	cmp	r3, #3
 800ad8e:	d115      	bne.n	800adbc <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	32ae      	adds	r2, #174	; 0xae
 800ad9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad9e:	6a1b      	ldr	r3, [r3, #32]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d00b      	beq.n	800adbc <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	32ae      	adds	r2, #174	; 0xae
 800adae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800adb2:	6a1b      	ldr	r3, [r3, #32]
 800adb4:	78fa      	ldrb	r2, [r7, #3]
 800adb6:	4611      	mov	r1, r2
 800adb8:	6878      	ldr	r0, [r7, #4]
 800adba:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800adbc:	2300      	movs	r3, #0
}
 800adbe:	4618      	mov	r0, r3
 800adc0:	3708      	adds	r7, #8
 800adc2:	46bd      	mov	sp, r7
 800adc4:	bd80      	pop	{r7, pc}

0800adc6 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800adc6:	b580      	push	{r7, lr}
 800adc8:	b082      	sub	sp, #8
 800adca:	af00      	add	r7, sp, #0
 800adcc:	6078      	str	r0, [r7, #4]
 800adce:	460b      	mov	r3, r1
 800add0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	32ae      	adds	r2, #174	; 0xae
 800addc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d101      	bne.n	800ade8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800ade4:	2303      	movs	r3, #3
 800ade6:	e01c      	b.n	800ae22 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800adee:	b2db      	uxtb	r3, r3
 800adf0:	2b03      	cmp	r3, #3
 800adf2:	d115      	bne.n	800ae20 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	32ae      	adds	r2, #174	; 0xae
 800adfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d00b      	beq.n	800ae20 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ae0e:	687b      	ldr	r3, [r7, #4]
 800ae10:	32ae      	adds	r2, #174	; 0xae
 800ae12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae18:	78fa      	ldrb	r2, [r7, #3]
 800ae1a:	4611      	mov	r1, r2
 800ae1c:	6878      	ldr	r0, [r7, #4]
 800ae1e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ae20:	2300      	movs	r3, #0
}
 800ae22:	4618      	mov	r0, r3
 800ae24:	3708      	adds	r7, #8
 800ae26:	46bd      	mov	sp, r7
 800ae28:	bd80      	pop	{r7, pc}

0800ae2a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800ae2a:	b480      	push	{r7}
 800ae2c:	b083      	sub	sp, #12
 800ae2e:	af00      	add	r7, sp, #0
 800ae30:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ae32:	2300      	movs	r3, #0
}
 800ae34:	4618      	mov	r0, r3
 800ae36:	370c      	adds	r7, #12
 800ae38:	46bd      	mov	sp, r7
 800ae3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae3e:	4770      	bx	lr

0800ae40 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800ae40:	b580      	push	{r7, lr}
 800ae42:	b084      	sub	sp, #16
 800ae44:	af00      	add	r7, sp, #0
 800ae46:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800ae48:	2300      	movs	r3, #0
 800ae4a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	2201      	movs	r2, #1
 800ae50:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d00e      	beq.n	800ae7c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae64:	685b      	ldr	r3, [r3, #4]
 800ae66:	687a      	ldr	r2, [r7, #4]
 800ae68:	6852      	ldr	r2, [r2, #4]
 800ae6a:	b2d2      	uxtb	r2, r2
 800ae6c:	4611      	mov	r1, r2
 800ae6e:	6878      	ldr	r0, [r7, #4]
 800ae70:	4798      	blx	r3
 800ae72:	4603      	mov	r3, r0
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d001      	beq.n	800ae7c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800ae78:	2303      	movs	r3, #3
 800ae7a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ae7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae7e:	4618      	mov	r0, r3
 800ae80:	3710      	adds	r7, #16
 800ae82:	46bd      	mov	sp, r7
 800ae84:	bd80      	pop	{r7, pc}

0800ae86 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800ae86:	b480      	push	{r7}
 800ae88:	b083      	sub	sp, #12
 800ae8a:	af00      	add	r7, sp, #0
 800ae8c:	6078      	str	r0, [r7, #4]
 800ae8e:	460b      	mov	r3, r1
 800ae90:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800ae92:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800ae94:	4618      	mov	r0, r3
 800ae96:	370c      	adds	r7, #12
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae9e:	4770      	bx	lr

0800aea0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800aea0:	b480      	push	{r7}
 800aea2:	b083      	sub	sp, #12
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]
 800aea8:	460b      	mov	r3, r1
 800aeaa:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800aeac:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800aeae:	4618      	mov	r0, r3
 800aeb0:	370c      	adds	r7, #12
 800aeb2:	46bd      	mov	sp, r7
 800aeb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb8:	4770      	bx	lr

0800aeba <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800aeba:	b580      	push	{r7, lr}
 800aebc:	b086      	sub	sp, #24
 800aebe:	af00      	add	r7, sp, #0
 800aec0:	6078      	str	r0, [r7, #4]
 800aec2:	460b      	mov	r3, r1
 800aec4:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800aece:	2300      	movs	r3, #0
 800aed0:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	885b      	ldrh	r3, [r3, #2]
 800aed6:	b29a      	uxth	r2, r3
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	781b      	ldrb	r3, [r3, #0]
 800aedc:	b29b      	uxth	r3, r3
 800aede:	429a      	cmp	r2, r3
 800aee0:	d920      	bls.n	800af24 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	781b      	ldrb	r3, [r3, #0]
 800aee6:	b29b      	uxth	r3, r3
 800aee8:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800aeea:	e013      	b.n	800af14 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800aeec:	f107 030a 	add.w	r3, r7, #10
 800aef0:	4619      	mov	r1, r3
 800aef2:	6978      	ldr	r0, [r7, #20]
 800aef4:	f000 f81b 	bl	800af2e <USBD_GetNextDesc>
 800aef8:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800aefa:	697b      	ldr	r3, [r7, #20]
 800aefc:	785b      	ldrb	r3, [r3, #1]
 800aefe:	2b05      	cmp	r3, #5
 800af00:	d108      	bne.n	800af14 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800af02:	697b      	ldr	r3, [r7, #20]
 800af04:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800af06:	693b      	ldr	r3, [r7, #16]
 800af08:	789b      	ldrb	r3, [r3, #2]
 800af0a:	78fa      	ldrb	r2, [r7, #3]
 800af0c:	429a      	cmp	r2, r3
 800af0e:	d008      	beq.n	800af22 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800af10:	2300      	movs	r3, #0
 800af12:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	885b      	ldrh	r3, [r3, #2]
 800af18:	b29a      	uxth	r2, r3
 800af1a:	897b      	ldrh	r3, [r7, #10]
 800af1c:	429a      	cmp	r2, r3
 800af1e:	d8e5      	bhi.n	800aeec <USBD_GetEpDesc+0x32>
 800af20:	e000      	b.n	800af24 <USBD_GetEpDesc+0x6a>
          break;
 800af22:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800af24:	693b      	ldr	r3, [r7, #16]
}
 800af26:	4618      	mov	r0, r3
 800af28:	3718      	adds	r7, #24
 800af2a:	46bd      	mov	sp, r7
 800af2c:	bd80      	pop	{r7, pc}

0800af2e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800af2e:	b480      	push	{r7}
 800af30:	b085      	sub	sp, #20
 800af32:	af00      	add	r7, sp, #0
 800af34:	6078      	str	r0, [r7, #4]
 800af36:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800af3c:	683b      	ldr	r3, [r7, #0]
 800af3e:	881a      	ldrh	r2, [r3, #0]
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	781b      	ldrb	r3, [r3, #0]
 800af44:	b29b      	uxth	r3, r3
 800af46:	4413      	add	r3, r2
 800af48:	b29a      	uxth	r2, r3
 800af4a:	683b      	ldr	r3, [r7, #0]
 800af4c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	781b      	ldrb	r3, [r3, #0]
 800af52:	461a      	mov	r2, r3
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	4413      	add	r3, r2
 800af58:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800af5a:	68fb      	ldr	r3, [r7, #12]
}
 800af5c:	4618      	mov	r0, r3
 800af5e:	3714      	adds	r7, #20
 800af60:	46bd      	mov	sp, r7
 800af62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af66:	4770      	bx	lr

0800af68 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800af68:	b480      	push	{r7}
 800af6a:	b087      	sub	sp, #28
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800af74:	697b      	ldr	r3, [r7, #20]
 800af76:	781b      	ldrb	r3, [r3, #0]
 800af78:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800af7a:	697b      	ldr	r3, [r7, #20]
 800af7c:	3301      	adds	r3, #1
 800af7e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800af80:	697b      	ldr	r3, [r7, #20]
 800af82:	781b      	ldrb	r3, [r3, #0]
 800af84:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800af86:	8a3b      	ldrh	r3, [r7, #16]
 800af88:	021b      	lsls	r3, r3, #8
 800af8a:	b21a      	sxth	r2, r3
 800af8c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800af90:	4313      	orrs	r3, r2
 800af92:	b21b      	sxth	r3, r3
 800af94:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800af96:	89fb      	ldrh	r3, [r7, #14]
}
 800af98:	4618      	mov	r0, r3
 800af9a:	371c      	adds	r7, #28
 800af9c:	46bd      	mov	sp, r7
 800af9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa2:	4770      	bx	lr

0800afa4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800afa4:	b580      	push	{r7, lr}
 800afa6:	b084      	sub	sp, #16
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	6078      	str	r0, [r7, #4]
 800afac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800afae:	2300      	movs	r3, #0
 800afb0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800afb2:	683b      	ldr	r3, [r7, #0]
 800afb4:	781b      	ldrb	r3, [r3, #0]
 800afb6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800afba:	2b40      	cmp	r3, #64	; 0x40
 800afbc:	d005      	beq.n	800afca <USBD_StdDevReq+0x26>
 800afbe:	2b40      	cmp	r3, #64	; 0x40
 800afc0:	d857      	bhi.n	800b072 <USBD_StdDevReq+0xce>
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d00f      	beq.n	800afe6 <USBD_StdDevReq+0x42>
 800afc6:	2b20      	cmp	r3, #32
 800afc8:	d153      	bne.n	800b072 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	32ae      	adds	r2, #174	; 0xae
 800afd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800afd8:	689b      	ldr	r3, [r3, #8]
 800afda:	6839      	ldr	r1, [r7, #0]
 800afdc:	6878      	ldr	r0, [r7, #4]
 800afde:	4798      	blx	r3
 800afe0:	4603      	mov	r3, r0
 800afe2:	73fb      	strb	r3, [r7, #15]
      break;
 800afe4:	e04a      	b.n	800b07c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800afe6:	683b      	ldr	r3, [r7, #0]
 800afe8:	785b      	ldrb	r3, [r3, #1]
 800afea:	2b09      	cmp	r3, #9
 800afec:	d83b      	bhi.n	800b066 <USBD_StdDevReq+0xc2>
 800afee:	a201      	add	r2, pc, #4	; (adr r2, 800aff4 <USBD_StdDevReq+0x50>)
 800aff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aff4:	0800b049 	.word	0x0800b049
 800aff8:	0800b05d 	.word	0x0800b05d
 800affc:	0800b067 	.word	0x0800b067
 800b000:	0800b053 	.word	0x0800b053
 800b004:	0800b067 	.word	0x0800b067
 800b008:	0800b027 	.word	0x0800b027
 800b00c:	0800b01d 	.word	0x0800b01d
 800b010:	0800b067 	.word	0x0800b067
 800b014:	0800b03f 	.word	0x0800b03f
 800b018:	0800b031 	.word	0x0800b031
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b01c:	6839      	ldr	r1, [r7, #0]
 800b01e:	6878      	ldr	r0, [r7, #4]
 800b020:	f000 fa3c 	bl	800b49c <USBD_GetDescriptor>
          break;
 800b024:	e024      	b.n	800b070 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b026:	6839      	ldr	r1, [r7, #0]
 800b028:	6878      	ldr	r0, [r7, #4]
 800b02a:	f000 fba1 	bl	800b770 <USBD_SetAddress>
          break;
 800b02e:	e01f      	b.n	800b070 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b030:	6839      	ldr	r1, [r7, #0]
 800b032:	6878      	ldr	r0, [r7, #4]
 800b034:	f000 fbe0 	bl	800b7f8 <USBD_SetConfig>
 800b038:	4603      	mov	r3, r0
 800b03a:	73fb      	strb	r3, [r7, #15]
          break;
 800b03c:	e018      	b.n	800b070 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b03e:	6839      	ldr	r1, [r7, #0]
 800b040:	6878      	ldr	r0, [r7, #4]
 800b042:	f000 fc83 	bl	800b94c <USBD_GetConfig>
          break;
 800b046:	e013      	b.n	800b070 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b048:	6839      	ldr	r1, [r7, #0]
 800b04a:	6878      	ldr	r0, [r7, #4]
 800b04c:	f000 fcb4 	bl	800b9b8 <USBD_GetStatus>
          break;
 800b050:	e00e      	b.n	800b070 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b052:	6839      	ldr	r1, [r7, #0]
 800b054:	6878      	ldr	r0, [r7, #4]
 800b056:	f000 fce3 	bl	800ba20 <USBD_SetFeature>
          break;
 800b05a:	e009      	b.n	800b070 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b05c:	6839      	ldr	r1, [r7, #0]
 800b05e:	6878      	ldr	r0, [r7, #4]
 800b060:	f000 fd07 	bl	800ba72 <USBD_ClrFeature>
          break;
 800b064:	e004      	b.n	800b070 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800b066:	6839      	ldr	r1, [r7, #0]
 800b068:	6878      	ldr	r0, [r7, #4]
 800b06a:	f000 fd5e 	bl	800bb2a <USBD_CtlError>
          break;
 800b06e:	bf00      	nop
      }
      break;
 800b070:	e004      	b.n	800b07c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800b072:	6839      	ldr	r1, [r7, #0]
 800b074:	6878      	ldr	r0, [r7, #4]
 800b076:	f000 fd58 	bl	800bb2a <USBD_CtlError>
      break;
 800b07a:	bf00      	nop
  }

  return ret;
 800b07c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b07e:	4618      	mov	r0, r3
 800b080:	3710      	adds	r7, #16
 800b082:	46bd      	mov	sp, r7
 800b084:	bd80      	pop	{r7, pc}
 800b086:	bf00      	nop

0800b088 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b088:	b580      	push	{r7, lr}
 800b08a:	b084      	sub	sp, #16
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	6078      	str	r0, [r7, #4]
 800b090:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b092:	2300      	movs	r3, #0
 800b094:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b096:	683b      	ldr	r3, [r7, #0]
 800b098:	781b      	ldrb	r3, [r3, #0]
 800b09a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b09e:	2b40      	cmp	r3, #64	; 0x40
 800b0a0:	d005      	beq.n	800b0ae <USBD_StdItfReq+0x26>
 800b0a2:	2b40      	cmp	r3, #64	; 0x40
 800b0a4:	d852      	bhi.n	800b14c <USBD_StdItfReq+0xc4>
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d001      	beq.n	800b0ae <USBD_StdItfReq+0x26>
 800b0aa:	2b20      	cmp	r3, #32
 800b0ac:	d14e      	bne.n	800b14c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b0b4:	b2db      	uxtb	r3, r3
 800b0b6:	3b01      	subs	r3, #1
 800b0b8:	2b02      	cmp	r3, #2
 800b0ba:	d840      	bhi.n	800b13e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b0bc:	683b      	ldr	r3, [r7, #0]
 800b0be:	889b      	ldrh	r3, [r3, #4]
 800b0c0:	b2db      	uxtb	r3, r3
 800b0c2:	2b01      	cmp	r3, #1
 800b0c4:	d836      	bhi.n	800b134 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b0c6:	683b      	ldr	r3, [r7, #0]
 800b0c8:	889b      	ldrh	r3, [r3, #4]
 800b0ca:	b2db      	uxtb	r3, r3
 800b0cc:	4619      	mov	r1, r3
 800b0ce:	6878      	ldr	r0, [r7, #4]
 800b0d0:	f7ff fed9 	bl	800ae86 <USBD_CoreFindIF>
 800b0d4:	4603      	mov	r3, r0
 800b0d6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b0d8:	7bbb      	ldrb	r3, [r7, #14]
 800b0da:	2bff      	cmp	r3, #255	; 0xff
 800b0dc:	d01d      	beq.n	800b11a <USBD_StdItfReq+0x92>
 800b0de:	7bbb      	ldrb	r3, [r7, #14]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d11a      	bne.n	800b11a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800b0e4:	7bba      	ldrb	r2, [r7, #14]
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	32ae      	adds	r2, #174	; 0xae
 800b0ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0ee:	689b      	ldr	r3, [r3, #8]
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d00f      	beq.n	800b114 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800b0f4:	7bba      	ldrb	r2, [r7, #14]
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b0fc:	7bba      	ldrb	r2, [r7, #14]
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	32ae      	adds	r2, #174	; 0xae
 800b102:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b106:	689b      	ldr	r3, [r3, #8]
 800b108:	6839      	ldr	r1, [r7, #0]
 800b10a:	6878      	ldr	r0, [r7, #4]
 800b10c:	4798      	blx	r3
 800b10e:	4603      	mov	r3, r0
 800b110:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b112:	e004      	b.n	800b11e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800b114:	2303      	movs	r3, #3
 800b116:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b118:	e001      	b.n	800b11e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800b11a:	2303      	movs	r3, #3
 800b11c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b11e:	683b      	ldr	r3, [r7, #0]
 800b120:	88db      	ldrh	r3, [r3, #6]
 800b122:	2b00      	cmp	r3, #0
 800b124:	d110      	bne.n	800b148 <USBD_StdItfReq+0xc0>
 800b126:	7bfb      	ldrb	r3, [r7, #15]
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d10d      	bne.n	800b148 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b12c:	6878      	ldr	r0, [r7, #4]
 800b12e:	f000 fdc7 	bl	800bcc0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b132:	e009      	b.n	800b148 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800b134:	6839      	ldr	r1, [r7, #0]
 800b136:	6878      	ldr	r0, [r7, #4]
 800b138:	f000 fcf7 	bl	800bb2a <USBD_CtlError>
          break;
 800b13c:	e004      	b.n	800b148 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800b13e:	6839      	ldr	r1, [r7, #0]
 800b140:	6878      	ldr	r0, [r7, #4]
 800b142:	f000 fcf2 	bl	800bb2a <USBD_CtlError>
          break;
 800b146:	e000      	b.n	800b14a <USBD_StdItfReq+0xc2>
          break;
 800b148:	bf00      	nop
      }
      break;
 800b14a:	e004      	b.n	800b156 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800b14c:	6839      	ldr	r1, [r7, #0]
 800b14e:	6878      	ldr	r0, [r7, #4]
 800b150:	f000 fceb 	bl	800bb2a <USBD_CtlError>
      break;
 800b154:	bf00      	nop
  }

  return ret;
 800b156:	7bfb      	ldrb	r3, [r7, #15]
}
 800b158:	4618      	mov	r0, r3
 800b15a:	3710      	adds	r7, #16
 800b15c:	46bd      	mov	sp, r7
 800b15e:	bd80      	pop	{r7, pc}

0800b160 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b160:	b580      	push	{r7, lr}
 800b162:	b084      	sub	sp, #16
 800b164:	af00      	add	r7, sp, #0
 800b166:	6078      	str	r0, [r7, #4]
 800b168:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800b16a:	2300      	movs	r3, #0
 800b16c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800b16e:	683b      	ldr	r3, [r7, #0]
 800b170:	889b      	ldrh	r3, [r3, #4]
 800b172:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b174:	683b      	ldr	r3, [r7, #0]
 800b176:	781b      	ldrb	r3, [r3, #0]
 800b178:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b17c:	2b40      	cmp	r3, #64	; 0x40
 800b17e:	d007      	beq.n	800b190 <USBD_StdEPReq+0x30>
 800b180:	2b40      	cmp	r3, #64	; 0x40
 800b182:	f200 817f 	bhi.w	800b484 <USBD_StdEPReq+0x324>
 800b186:	2b00      	cmp	r3, #0
 800b188:	d02a      	beq.n	800b1e0 <USBD_StdEPReq+0x80>
 800b18a:	2b20      	cmp	r3, #32
 800b18c:	f040 817a 	bne.w	800b484 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b190:	7bbb      	ldrb	r3, [r7, #14]
 800b192:	4619      	mov	r1, r3
 800b194:	6878      	ldr	r0, [r7, #4]
 800b196:	f7ff fe83 	bl	800aea0 <USBD_CoreFindEP>
 800b19a:	4603      	mov	r3, r0
 800b19c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b19e:	7b7b      	ldrb	r3, [r7, #13]
 800b1a0:	2bff      	cmp	r3, #255	; 0xff
 800b1a2:	f000 8174 	beq.w	800b48e <USBD_StdEPReq+0x32e>
 800b1a6:	7b7b      	ldrb	r3, [r7, #13]
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	f040 8170 	bne.w	800b48e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800b1ae:	7b7a      	ldrb	r2, [r7, #13]
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b1b6:	7b7a      	ldrb	r2, [r7, #13]
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	32ae      	adds	r2, #174	; 0xae
 800b1bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1c0:	689b      	ldr	r3, [r3, #8]
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	f000 8163 	beq.w	800b48e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b1c8:	7b7a      	ldrb	r2, [r7, #13]
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	32ae      	adds	r2, #174	; 0xae
 800b1ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1d2:	689b      	ldr	r3, [r3, #8]
 800b1d4:	6839      	ldr	r1, [r7, #0]
 800b1d6:	6878      	ldr	r0, [r7, #4]
 800b1d8:	4798      	blx	r3
 800b1da:	4603      	mov	r3, r0
 800b1dc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b1de:	e156      	b.n	800b48e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b1e0:	683b      	ldr	r3, [r7, #0]
 800b1e2:	785b      	ldrb	r3, [r3, #1]
 800b1e4:	2b03      	cmp	r3, #3
 800b1e6:	d008      	beq.n	800b1fa <USBD_StdEPReq+0x9a>
 800b1e8:	2b03      	cmp	r3, #3
 800b1ea:	f300 8145 	bgt.w	800b478 <USBD_StdEPReq+0x318>
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	f000 809b 	beq.w	800b32a <USBD_StdEPReq+0x1ca>
 800b1f4:	2b01      	cmp	r3, #1
 800b1f6:	d03c      	beq.n	800b272 <USBD_StdEPReq+0x112>
 800b1f8:	e13e      	b.n	800b478 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b200:	b2db      	uxtb	r3, r3
 800b202:	2b02      	cmp	r3, #2
 800b204:	d002      	beq.n	800b20c <USBD_StdEPReq+0xac>
 800b206:	2b03      	cmp	r3, #3
 800b208:	d016      	beq.n	800b238 <USBD_StdEPReq+0xd8>
 800b20a:	e02c      	b.n	800b266 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b20c:	7bbb      	ldrb	r3, [r7, #14]
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d00d      	beq.n	800b22e <USBD_StdEPReq+0xce>
 800b212:	7bbb      	ldrb	r3, [r7, #14]
 800b214:	2b80      	cmp	r3, #128	; 0x80
 800b216:	d00a      	beq.n	800b22e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b218:	7bbb      	ldrb	r3, [r7, #14]
 800b21a:	4619      	mov	r1, r3
 800b21c:	6878      	ldr	r0, [r7, #4]
 800b21e:	f003 fe0d 	bl	800ee3c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b222:	2180      	movs	r1, #128	; 0x80
 800b224:	6878      	ldr	r0, [r7, #4]
 800b226:	f003 fe09 	bl	800ee3c <USBD_LL_StallEP>
 800b22a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b22c:	e020      	b.n	800b270 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800b22e:	6839      	ldr	r1, [r7, #0]
 800b230:	6878      	ldr	r0, [r7, #4]
 800b232:	f000 fc7a 	bl	800bb2a <USBD_CtlError>
              break;
 800b236:	e01b      	b.n	800b270 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b238:	683b      	ldr	r3, [r7, #0]
 800b23a:	885b      	ldrh	r3, [r3, #2]
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d10e      	bne.n	800b25e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b240:	7bbb      	ldrb	r3, [r7, #14]
 800b242:	2b00      	cmp	r3, #0
 800b244:	d00b      	beq.n	800b25e <USBD_StdEPReq+0xfe>
 800b246:	7bbb      	ldrb	r3, [r7, #14]
 800b248:	2b80      	cmp	r3, #128	; 0x80
 800b24a:	d008      	beq.n	800b25e <USBD_StdEPReq+0xfe>
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	88db      	ldrh	r3, [r3, #6]
 800b250:	2b00      	cmp	r3, #0
 800b252:	d104      	bne.n	800b25e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b254:	7bbb      	ldrb	r3, [r7, #14]
 800b256:	4619      	mov	r1, r3
 800b258:	6878      	ldr	r0, [r7, #4]
 800b25a:	f003 fdef 	bl	800ee3c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b25e:	6878      	ldr	r0, [r7, #4]
 800b260:	f000 fd2e 	bl	800bcc0 <USBD_CtlSendStatus>

              break;
 800b264:	e004      	b.n	800b270 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800b266:	6839      	ldr	r1, [r7, #0]
 800b268:	6878      	ldr	r0, [r7, #4]
 800b26a:	f000 fc5e 	bl	800bb2a <USBD_CtlError>
              break;
 800b26e:	bf00      	nop
          }
          break;
 800b270:	e107      	b.n	800b482 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b278:	b2db      	uxtb	r3, r3
 800b27a:	2b02      	cmp	r3, #2
 800b27c:	d002      	beq.n	800b284 <USBD_StdEPReq+0x124>
 800b27e:	2b03      	cmp	r3, #3
 800b280:	d016      	beq.n	800b2b0 <USBD_StdEPReq+0x150>
 800b282:	e04b      	b.n	800b31c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b284:	7bbb      	ldrb	r3, [r7, #14]
 800b286:	2b00      	cmp	r3, #0
 800b288:	d00d      	beq.n	800b2a6 <USBD_StdEPReq+0x146>
 800b28a:	7bbb      	ldrb	r3, [r7, #14]
 800b28c:	2b80      	cmp	r3, #128	; 0x80
 800b28e:	d00a      	beq.n	800b2a6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b290:	7bbb      	ldrb	r3, [r7, #14]
 800b292:	4619      	mov	r1, r3
 800b294:	6878      	ldr	r0, [r7, #4]
 800b296:	f003 fdd1 	bl	800ee3c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b29a:	2180      	movs	r1, #128	; 0x80
 800b29c:	6878      	ldr	r0, [r7, #4]
 800b29e:	f003 fdcd 	bl	800ee3c <USBD_LL_StallEP>
 800b2a2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b2a4:	e040      	b.n	800b328 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800b2a6:	6839      	ldr	r1, [r7, #0]
 800b2a8:	6878      	ldr	r0, [r7, #4]
 800b2aa:	f000 fc3e 	bl	800bb2a <USBD_CtlError>
              break;
 800b2ae:	e03b      	b.n	800b328 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	885b      	ldrh	r3, [r3, #2]
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d136      	bne.n	800b326 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b2b8:	7bbb      	ldrb	r3, [r7, #14]
 800b2ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d004      	beq.n	800b2cc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b2c2:	7bbb      	ldrb	r3, [r7, #14]
 800b2c4:	4619      	mov	r1, r3
 800b2c6:	6878      	ldr	r0, [r7, #4]
 800b2c8:	f003 fdd7 	bl	800ee7a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b2cc:	6878      	ldr	r0, [r7, #4]
 800b2ce:	f000 fcf7 	bl	800bcc0 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b2d2:	7bbb      	ldrb	r3, [r7, #14]
 800b2d4:	4619      	mov	r1, r3
 800b2d6:	6878      	ldr	r0, [r7, #4]
 800b2d8:	f7ff fde2 	bl	800aea0 <USBD_CoreFindEP>
 800b2dc:	4603      	mov	r3, r0
 800b2de:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b2e0:	7b7b      	ldrb	r3, [r7, #13]
 800b2e2:	2bff      	cmp	r3, #255	; 0xff
 800b2e4:	d01f      	beq.n	800b326 <USBD_StdEPReq+0x1c6>
 800b2e6:	7b7b      	ldrb	r3, [r7, #13]
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d11c      	bne.n	800b326 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800b2ec:	7b7a      	ldrb	r2, [r7, #13]
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b2f4:	7b7a      	ldrb	r2, [r7, #13]
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	32ae      	adds	r2, #174	; 0xae
 800b2fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b2fe:	689b      	ldr	r3, [r3, #8]
 800b300:	2b00      	cmp	r3, #0
 800b302:	d010      	beq.n	800b326 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b304:	7b7a      	ldrb	r2, [r7, #13]
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	32ae      	adds	r2, #174	; 0xae
 800b30a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b30e:	689b      	ldr	r3, [r3, #8]
 800b310:	6839      	ldr	r1, [r7, #0]
 800b312:	6878      	ldr	r0, [r7, #4]
 800b314:	4798      	blx	r3
 800b316:	4603      	mov	r3, r0
 800b318:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800b31a:	e004      	b.n	800b326 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800b31c:	6839      	ldr	r1, [r7, #0]
 800b31e:	6878      	ldr	r0, [r7, #4]
 800b320:	f000 fc03 	bl	800bb2a <USBD_CtlError>
              break;
 800b324:	e000      	b.n	800b328 <USBD_StdEPReq+0x1c8>
              break;
 800b326:	bf00      	nop
          }
          break;
 800b328:	e0ab      	b.n	800b482 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b330:	b2db      	uxtb	r3, r3
 800b332:	2b02      	cmp	r3, #2
 800b334:	d002      	beq.n	800b33c <USBD_StdEPReq+0x1dc>
 800b336:	2b03      	cmp	r3, #3
 800b338:	d032      	beq.n	800b3a0 <USBD_StdEPReq+0x240>
 800b33a:	e097      	b.n	800b46c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b33c:	7bbb      	ldrb	r3, [r7, #14]
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d007      	beq.n	800b352 <USBD_StdEPReq+0x1f2>
 800b342:	7bbb      	ldrb	r3, [r7, #14]
 800b344:	2b80      	cmp	r3, #128	; 0x80
 800b346:	d004      	beq.n	800b352 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800b348:	6839      	ldr	r1, [r7, #0]
 800b34a:	6878      	ldr	r0, [r7, #4]
 800b34c:	f000 fbed 	bl	800bb2a <USBD_CtlError>
                break;
 800b350:	e091      	b.n	800b476 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b352:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b356:	2b00      	cmp	r3, #0
 800b358:	da0b      	bge.n	800b372 <USBD_StdEPReq+0x212>
 800b35a:	7bbb      	ldrb	r3, [r7, #14]
 800b35c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b360:	4613      	mov	r3, r2
 800b362:	009b      	lsls	r3, r3, #2
 800b364:	4413      	add	r3, r2
 800b366:	009b      	lsls	r3, r3, #2
 800b368:	3310      	adds	r3, #16
 800b36a:	687a      	ldr	r2, [r7, #4]
 800b36c:	4413      	add	r3, r2
 800b36e:	3304      	adds	r3, #4
 800b370:	e00b      	b.n	800b38a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b372:	7bbb      	ldrb	r3, [r7, #14]
 800b374:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b378:	4613      	mov	r3, r2
 800b37a:	009b      	lsls	r3, r3, #2
 800b37c:	4413      	add	r3, r2
 800b37e:	009b      	lsls	r3, r3, #2
 800b380:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b384:	687a      	ldr	r2, [r7, #4]
 800b386:	4413      	add	r3, r2
 800b388:	3304      	adds	r3, #4
 800b38a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b38c:	68bb      	ldr	r3, [r7, #8]
 800b38e:	2200      	movs	r2, #0
 800b390:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b392:	68bb      	ldr	r3, [r7, #8]
 800b394:	2202      	movs	r2, #2
 800b396:	4619      	mov	r1, r3
 800b398:	6878      	ldr	r0, [r7, #4]
 800b39a:	f000 fc37 	bl	800bc0c <USBD_CtlSendData>
              break;
 800b39e:	e06a      	b.n	800b476 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b3a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	da11      	bge.n	800b3cc <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b3a8:	7bbb      	ldrb	r3, [r7, #14]
 800b3aa:	f003 020f 	and.w	r2, r3, #15
 800b3ae:	6879      	ldr	r1, [r7, #4]
 800b3b0:	4613      	mov	r3, r2
 800b3b2:	009b      	lsls	r3, r3, #2
 800b3b4:	4413      	add	r3, r2
 800b3b6:	009b      	lsls	r3, r3, #2
 800b3b8:	440b      	add	r3, r1
 800b3ba:	3324      	adds	r3, #36	; 0x24
 800b3bc:	881b      	ldrh	r3, [r3, #0]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d117      	bne.n	800b3f2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b3c2:	6839      	ldr	r1, [r7, #0]
 800b3c4:	6878      	ldr	r0, [r7, #4]
 800b3c6:	f000 fbb0 	bl	800bb2a <USBD_CtlError>
                  break;
 800b3ca:	e054      	b.n	800b476 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b3cc:	7bbb      	ldrb	r3, [r7, #14]
 800b3ce:	f003 020f 	and.w	r2, r3, #15
 800b3d2:	6879      	ldr	r1, [r7, #4]
 800b3d4:	4613      	mov	r3, r2
 800b3d6:	009b      	lsls	r3, r3, #2
 800b3d8:	4413      	add	r3, r2
 800b3da:	009b      	lsls	r3, r3, #2
 800b3dc:	440b      	add	r3, r1
 800b3de:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800b3e2:	881b      	ldrh	r3, [r3, #0]
 800b3e4:	2b00      	cmp	r3, #0
 800b3e6:	d104      	bne.n	800b3f2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b3e8:	6839      	ldr	r1, [r7, #0]
 800b3ea:	6878      	ldr	r0, [r7, #4]
 800b3ec:	f000 fb9d 	bl	800bb2a <USBD_CtlError>
                  break;
 800b3f0:	e041      	b.n	800b476 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b3f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	da0b      	bge.n	800b412 <USBD_StdEPReq+0x2b2>
 800b3fa:	7bbb      	ldrb	r3, [r7, #14]
 800b3fc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b400:	4613      	mov	r3, r2
 800b402:	009b      	lsls	r3, r3, #2
 800b404:	4413      	add	r3, r2
 800b406:	009b      	lsls	r3, r3, #2
 800b408:	3310      	adds	r3, #16
 800b40a:	687a      	ldr	r2, [r7, #4]
 800b40c:	4413      	add	r3, r2
 800b40e:	3304      	adds	r3, #4
 800b410:	e00b      	b.n	800b42a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b412:	7bbb      	ldrb	r3, [r7, #14]
 800b414:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b418:	4613      	mov	r3, r2
 800b41a:	009b      	lsls	r3, r3, #2
 800b41c:	4413      	add	r3, r2
 800b41e:	009b      	lsls	r3, r3, #2
 800b420:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800b424:	687a      	ldr	r2, [r7, #4]
 800b426:	4413      	add	r3, r2
 800b428:	3304      	adds	r3, #4
 800b42a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b42c:	7bbb      	ldrb	r3, [r7, #14]
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d002      	beq.n	800b438 <USBD_StdEPReq+0x2d8>
 800b432:	7bbb      	ldrb	r3, [r7, #14]
 800b434:	2b80      	cmp	r3, #128	; 0x80
 800b436:	d103      	bne.n	800b440 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800b438:	68bb      	ldr	r3, [r7, #8]
 800b43a:	2200      	movs	r2, #0
 800b43c:	601a      	str	r2, [r3, #0]
 800b43e:	e00e      	b.n	800b45e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b440:	7bbb      	ldrb	r3, [r7, #14]
 800b442:	4619      	mov	r1, r3
 800b444:	6878      	ldr	r0, [r7, #4]
 800b446:	f003 fd37 	bl	800eeb8 <USBD_LL_IsStallEP>
 800b44a:	4603      	mov	r3, r0
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d003      	beq.n	800b458 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800b450:	68bb      	ldr	r3, [r7, #8]
 800b452:	2201      	movs	r2, #1
 800b454:	601a      	str	r2, [r3, #0]
 800b456:	e002      	b.n	800b45e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800b458:	68bb      	ldr	r3, [r7, #8]
 800b45a:	2200      	movs	r2, #0
 800b45c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b45e:	68bb      	ldr	r3, [r7, #8]
 800b460:	2202      	movs	r2, #2
 800b462:	4619      	mov	r1, r3
 800b464:	6878      	ldr	r0, [r7, #4]
 800b466:	f000 fbd1 	bl	800bc0c <USBD_CtlSendData>
              break;
 800b46a:	e004      	b.n	800b476 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800b46c:	6839      	ldr	r1, [r7, #0]
 800b46e:	6878      	ldr	r0, [r7, #4]
 800b470:	f000 fb5b 	bl	800bb2a <USBD_CtlError>
              break;
 800b474:	bf00      	nop
          }
          break;
 800b476:	e004      	b.n	800b482 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800b478:	6839      	ldr	r1, [r7, #0]
 800b47a:	6878      	ldr	r0, [r7, #4]
 800b47c:	f000 fb55 	bl	800bb2a <USBD_CtlError>
          break;
 800b480:	bf00      	nop
      }
      break;
 800b482:	e005      	b.n	800b490 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800b484:	6839      	ldr	r1, [r7, #0]
 800b486:	6878      	ldr	r0, [r7, #4]
 800b488:	f000 fb4f 	bl	800bb2a <USBD_CtlError>
      break;
 800b48c:	e000      	b.n	800b490 <USBD_StdEPReq+0x330>
      break;
 800b48e:	bf00      	nop
  }

  return ret;
 800b490:	7bfb      	ldrb	r3, [r7, #15]
}
 800b492:	4618      	mov	r0, r3
 800b494:	3710      	adds	r7, #16
 800b496:	46bd      	mov	sp, r7
 800b498:	bd80      	pop	{r7, pc}
	...

0800b49c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b49c:	b580      	push	{r7, lr}
 800b49e:	b084      	sub	sp, #16
 800b4a0:	af00      	add	r7, sp, #0
 800b4a2:	6078      	str	r0, [r7, #4]
 800b4a4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b4a6:	2300      	movs	r3, #0
 800b4a8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b4aa:	2300      	movs	r3, #0
 800b4ac:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b4ae:	2300      	movs	r3, #0
 800b4b0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b4b2:	683b      	ldr	r3, [r7, #0]
 800b4b4:	885b      	ldrh	r3, [r3, #2]
 800b4b6:	0a1b      	lsrs	r3, r3, #8
 800b4b8:	b29b      	uxth	r3, r3
 800b4ba:	3b01      	subs	r3, #1
 800b4bc:	2b06      	cmp	r3, #6
 800b4be:	f200 8128 	bhi.w	800b712 <USBD_GetDescriptor+0x276>
 800b4c2:	a201      	add	r2, pc, #4	; (adr r2, 800b4c8 <USBD_GetDescriptor+0x2c>)
 800b4c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4c8:	0800b4e5 	.word	0x0800b4e5
 800b4cc:	0800b4fd 	.word	0x0800b4fd
 800b4d0:	0800b53d 	.word	0x0800b53d
 800b4d4:	0800b713 	.word	0x0800b713
 800b4d8:	0800b713 	.word	0x0800b713
 800b4dc:	0800b6b3 	.word	0x0800b6b3
 800b4e0:	0800b6df 	.word	0x0800b6df
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	687a      	ldr	r2, [r7, #4]
 800b4ee:	7c12      	ldrb	r2, [r2, #16]
 800b4f0:	f107 0108 	add.w	r1, r7, #8
 800b4f4:	4610      	mov	r0, r2
 800b4f6:	4798      	blx	r3
 800b4f8:	60f8      	str	r0, [r7, #12]
      break;
 800b4fa:	e112      	b.n	800b722 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	7c1b      	ldrb	r3, [r3, #16]
 800b500:	2b00      	cmp	r3, #0
 800b502:	d10d      	bne.n	800b520 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b50a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b50c:	f107 0208 	add.w	r2, r7, #8
 800b510:	4610      	mov	r0, r2
 800b512:	4798      	blx	r3
 800b514:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	3301      	adds	r3, #1
 800b51a:	2202      	movs	r2, #2
 800b51c:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b51e:	e100      	b.n	800b722 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b528:	f107 0208 	add.w	r2, r7, #8
 800b52c:	4610      	mov	r0, r2
 800b52e:	4798      	blx	r3
 800b530:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	3301      	adds	r3, #1
 800b536:	2202      	movs	r2, #2
 800b538:	701a      	strb	r2, [r3, #0]
      break;
 800b53a:	e0f2      	b.n	800b722 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b53c:	683b      	ldr	r3, [r7, #0]
 800b53e:	885b      	ldrh	r3, [r3, #2]
 800b540:	b2db      	uxtb	r3, r3
 800b542:	2b05      	cmp	r3, #5
 800b544:	f200 80ac 	bhi.w	800b6a0 <USBD_GetDescriptor+0x204>
 800b548:	a201      	add	r2, pc, #4	; (adr r2, 800b550 <USBD_GetDescriptor+0xb4>)
 800b54a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b54e:	bf00      	nop
 800b550:	0800b569 	.word	0x0800b569
 800b554:	0800b59d 	.word	0x0800b59d
 800b558:	0800b5d1 	.word	0x0800b5d1
 800b55c:	0800b605 	.word	0x0800b605
 800b560:	0800b639 	.word	0x0800b639
 800b564:	0800b66d 	.word	0x0800b66d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b56e:	685b      	ldr	r3, [r3, #4]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d00b      	beq.n	800b58c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b57a:	685b      	ldr	r3, [r3, #4]
 800b57c:	687a      	ldr	r2, [r7, #4]
 800b57e:	7c12      	ldrb	r2, [r2, #16]
 800b580:	f107 0108 	add.w	r1, r7, #8
 800b584:	4610      	mov	r0, r2
 800b586:	4798      	blx	r3
 800b588:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b58a:	e091      	b.n	800b6b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b58c:	6839      	ldr	r1, [r7, #0]
 800b58e:	6878      	ldr	r0, [r7, #4]
 800b590:	f000 facb 	bl	800bb2a <USBD_CtlError>
            err++;
 800b594:	7afb      	ldrb	r3, [r7, #11]
 800b596:	3301      	adds	r3, #1
 800b598:	72fb      	strb	r3, [r7, #11]
          break;
 800b59a:	e089      	b.n	800b6b0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b5a2:	689b      	ldr	r3, [r3, #8]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d00b      	beq.n	800b5c0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b5ae:	689b      	ldr	r3, [r3, #8]
 800b5b0:	687a      	ldr	r2, [r7, #4]
 800b5b2:	7c12      	ldrb	r2, [r2, #16]
 800b5b4:	f107 0108 	add.w	r1, r7, #8
 800b5b8:	4610      	mov	r0, r2
 800b5ba:	4798      	blx	r3
 800b5bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b5be:	e077      	b.n	800b6b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b5c0:	6839      	ldr	r1, [r7, #0]
 800b5c2:	6878      	ldr	r0, [r7, #4]
 800b5c4:	f000 fab1 	bl	800bb2a <USBD_CtlError>
            err++;
 800b5c8:	7afb      	ldrb	r3, [r7, #11]
 800b5ca:	3301      	adds	r3, #1
 800b5cc:	72fb      	strb	r3, [r7, #11]
          break;
 800b5ce:	e06f      	b.n	800b6b0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b5d6:	68db      	ldr	r3, [r3, #12]
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d00b      	beq.n	800b5f4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b5e2:	68db      	ldr	r3, [r3, #12]
 800b5e4:	687a      	ldr	r2, [r7, #4]
 800b5e6:	7c12      	ldrb	r2, [r2, #16]
 800b5e8:	f107 0108 	add.w	r1, r7, #8
 800b5ec:	4610      	mov	r0, r2
 800b5ee:	4798      	blx	r3
 800b5f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b5f2:	e05d      	b.n	800b6b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b5f4:	6839      	ldr	r1, [r7, #0]
 800b5f6:	6878      	ldr	r0, [r7, #4]
 800b5f8:	f000 fa97 	bl	800bb2a <USBD_CtlError>
            err++;
 800b5fc:	7afb      	ldrb	r3, [r7, #11]
 800b5fe:	3301      	adds	r3, #1
 800b600:	72fb      	strb	r3, [r7, #11]
          break;
 800b602:	e055      	b.n	800b6b0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b60a:	691b      	ldr	r3, [r3, #16]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d00b      	beq.n	800b628 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b616:	691b      	ldr	r3, [r3, #16]
 800b618:	687a      	ldr	r2, [r7, #4]
 800b61a:	7c12      	ldrb	r2, [r2, #16]
 800b61c:	f107 0108 	add.w	r1, r7, #8
 800b620:	4610      	mov	r0, r2
 800b622:	4798      	blx	r3
 800b624:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b626:	e043      	b.n	800b6b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b628:	6839      	ldr	r1, [r7, #0]
 800b62a:	6878      	ldr	r0, [r7, #4]
 800b62c:	f000 fa7d 	bl	800bb2a <USBD_CtlError>
            err++;
 800b630:	7afb      	ldrb	r3, [r7, #11]
 800b632:	3301      	adds	r3, #1
 800b634:	72fb      	strb	r3, [r7, #11]
          break;
 800b636:	e03b      	b.n	800b6b0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b63e:	695b      	ldr	r3, [r3, #20]
 800b640:	2b00      	cmp	r3, #0
 800b642:	d00b      	beq.n	800b65c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b64a:	695b      	ldr	r3, [r3, #20]
 800b64c:	687a      	ldr	r2, [r7, #4]
 800b64e:	7c12      	ldrb	r2, [r2, #16]
 800b650:	f107 0108 	add.w	r1, r7, #8
 800b654:	4610      	mov	r0, r2
 800b656:	4798      	blx	r3
 800b658:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b65a:	e029      	b.n	800b6b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b65c:	6839      	ldr	r1, [r7, #0]
 800b65e:	6878      	ldr	r0, [r7, #4]
 800b660:	f000 fa63 	bl	800bb2a <USBD_CtlError>
            err++;
 800b664:	7afb      	ldrb	r3, [r7, #11]
 800b666:	3301      	adds	r3, #1
 800b668:	72fb      	strb	r3, [r7, #11]
          break;
 800b66a:	e021      	b.n	800b6b0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b672:	699b      	ldr	r3, [r3, #24]
 800b674:	2b00      	cmp	r3, #0
 800b676:	d00b      	beq.n	800b690 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b67e:	699b      	ldr	r3, [r3, #24]
 800b680:	687a      	ldr	r2, [r7, #4]
 800b682:	7c12      	ldrb	r2, [r2, #16]
 800b684:	f107 0108 	add.w	r1, r7, #8
 800b688:	4610      	mov	r0, r2
 800b68a:	4798      	blx	r3
 800b68c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b68e:	e00f      	b.n	800b6b0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b690:	6839      	ldr	r1, [r7, #0]
 800b692:	6878      	ldr	r0, [r7, #4]
 800b694:	f000 fa49 	bl	800bb2a <USBD_CtlError>
            err++;
 800b698:	7afb      	ldrb	r3, [r7, #11]
 800b69a:	3301      	adds	r3, #1
 800b69c:	72fb      	strb	r3, [r7, #11]
          break;
 800b69e:	e007      	b.n	800b6b0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b6a0:	6839      	ldr	r1, [r7, #0]
 800b6a2:	6878      	ldr	r0, [r7, #4]
 800b6a4:	f000 fa41 	bl	800bb2a <USBD_CtlError>
          err++;
 800b6a8:	7afb      	ldrb	r3, [r7, #11]
 800b6aa:	3301      	adds	r3, #1
 800b6ac:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800b6ae:	bf00      	nop
      }
      break;
 800b6b0:	e037      	b.n	800b722 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	7c1b      	ldrb	r3, [r3, #16]
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d109      	bne.n	800b6ce <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b6c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b6c2:	f107 0208 	add.w	r2, r7, #8
 800b6c6:	4610      	mov	r0, r2
 800b6c8:	4798      	blx	r3
 800b6ca:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b6cc:	e029      	b.n	800b722 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b6ce:	6839      	ldr	r1, [r7, #0]
 800b6d0:	6878      	ldr	r0, [r7, #4]
 800b6d2:	f000 fa2a 	bl	800bb2a <USBD_CtlError>
        err++;
 800b6d6:	7afb      	ldrb	r3, [r7, #11]
 800b6d8:	3301      	adds	r3, #1
 800b6da:	72fb      	strb	r3, [r7, #11]
      break;
 800b6dc:	e021      	b.n	800b722 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	7c1b      	ldrb	r3, [r3, #16]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d10d      	bne.n	800b702 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b6ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6ee:	f107 0208 	add.w	r2, r7, #8
 800b6f2:	4610      	mov	r0, r2
 800b6f4:	4798      	blx	r3
 800b6f6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	3301      	adds	r3, #1
 800b6fc:	2207      	movs	r2, #7
 800b6fe:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b700:	e00f      	b.n	800b722 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b702:	6839      	ldr	r1, [r7, #0]
 800b704:	6878      	ldr	r0, [r7, #4]
 800b706:	f000 fa10 	bl	800bb2a <USBD_CtlError>
        err++;
 800b70a:	7afb      	ldrb	r3, [r7, #11]
 800b70c:	3301      	adds	r3, #1
 800b70e:	72fb      	strb	r3, [r7, #11]
      break;
 800b710:	e007      	b.n	800b722 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b712:	6839      	ldr	r1, [r7, #0]
 800b714:	6878      	ldr	r0, [r7, #4]
 800b716:	f000 fa08 	bl	800bb2a <USBD_CtlError>
      err++;
 800b71a:	7afb      	ldrb	r3, [r7, #11]
 800b71c:	3301      	adds	r3, #1
 800b71e:	72fb      	strb	r3, [r7, #11]
      break;
 800b720:	bf00      	nop
  }

  if (err != 0U)
 800b722:	7afb      	ldrb	r3, [r7, #11]
 800b724:	2b00      	cmp	r3, #0
 800b726:	d11e      	bne.n	800b766 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800b728:	683b      	ldr	r3, [r7, #0]
 800b72a:	88db      	ldrh	r3, [r3, #6]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d016      	beq.n	800b75e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800b730:	893b      	ldrh	r3, [r7, #8]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d00e      	beq.n	800b754 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800b736:	683b      	ldr	r3, [r7, #0]
 800b738:	88da      	ldrh	r2, [r3, #6]
 800b73a:	893b      	ldrh	r3, [r7, #8]
 800b73c:	4293      	cmp	r3, r2
 800b73e:	bf28      	it	cs
 800b740:	4613      	movcs	r3, r2
 800b742:	b29b      	uxth	r3, r3
 800b744:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b746:	893b      	ldrh	r3, [r7, #8]
 800b748:	461a      	mov	r2, r3
 800b74a:	68f9      	ldr	r1, [r7, #12]
 800b74c:	6878      	ldr	r0, [r7, #4]
 800b74e:	f000 fa5d 	bl	800bc0c <USBD_CtlSendData>
 800b752:	e009      	b.n	800b768 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b754:	6839      	ldr	r1, [r7, #0]
 800b756:	6878      	ldr	r0, [r7, #4]
 800b758:	f000 f9e7 	bl	800bb2a <USBD_CtlError>
 800b75c:	e004      	b.n	800b768 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b75e:	6878      	ldr	r0, [r7, #4]
 800b760:	f000 faae 	bl	800bcc0 <USBD_CtlSendStatus>
 800b764:	e000      	b.n	800b768 <USBD_GetDescriptor+0x2cc>
    return;
 800b766:	bf00      	nop
  }
}
 800b768:	3710      	adds	r7, #16
 800b76a:	46bd      	mov	sp, r7
 800b76c:	bd80      	pop	{r7, pc}
 800b76e:	bf00      	nop

0800b770 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b770:	b580      	push	{r7, lr}
 800b772:	b084      	sub	sp, #16
 800b774:	af00      	add	r7, sp, #0
 800b776:	6078      	str	r0, [r7, #4]
 800b778:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b77a:	683b      	ldr	r3, [r7, #0]
 800b77c:	889b      	ldrh	r3, [r3, #4]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d131      	bne.n	800b7e6 <USBD_SetAddress+0x76>
 800b782:	683b      	ldr	r3, [r7, #0]
 800b784:	88db      	ldrh	r3, [r3, #6]
 800b786:	2b00      	cmp	r3, #0
 800b788:	d12d      	bne.n	800b7e6 <USBD_SetAddress+0x76>
 800b78a:	683b      	ldr	r3, [r7, #0]
 800b78c:	885b      	ldrh	r3, [r3, #2]
 800b78e:	2b7f      	cmp	r3, #127	; 0x7f
 800b790:	d829      	bhi.n	800b7e6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b792:	683b      	ldr	r3, [r7, #0]
 800b794:	885b      	ldrh	r3, [r3, #2]
 800b796:	b2db      	uxtb	r3, r3
 800b798:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b79c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b7a4:	b2db      	uxtb	r3, r3
 800b7a6:	2b03      	cmp	r3, #3
 800b7a8:	d104      	bne.n	800b7b4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b7aa:	6839      	ldr	r1, [r7, #0]
 800b7ac:	6878      	ldr	r0, [r7, #4]
 800b7ae:	f000 f9bc 	bl	800bb2a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b7b2:	e01d      	b.n	800b7f0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	7bfa      	ldrb	r2, [r7, #15]
 800b7b8:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b7bc:	7bfb      	ldrb	r3, [r7, #15]
 800b7be:	4619      	mov	r1, r3
 800b7c0:	6878      	ldr	r0, [r7, #4]
 800b7c2:	f003 fba5 	bl	800ef10 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b7c6:	6878      	ldr	r0, [r7, #4]
 800b7c8:	f000 fa7a 	bl	800bcc0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b7cc:	7bfb      	ldrb	r3, [r7, #15]
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d004      	beq.n	800b7dc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	2202      	movs	r2, #2
 800b7d6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b7da:	e009      	b.n	800b7f0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	2201      	movs	r2, #1
 800b7e0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b7e4:	e004      	b.n	800b7f0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b7e6:	6839      	ldr	r1, [r7, #0]
 800b7e8:	6878      	ldr	r0, [r7, #4]
 800b7ea:	f000 f99e 	bl	800bb2a <USBD_CtlError>
  }
}
 800b7ee:	bf00      	nop
 800b7f0:	bf00      	nop
 800b7f2:	3710      	adds	r7, #16
 800b7f4:	46bd      	mov	sp, r7
 800b7f6:	bd80      	pop	{r7, pc}

0800b7f8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b7f8:	b580      	push	{r7, lr}
 800b7fa:	b084      	sub	sp, #16
 800b7fc:	af00      	add	r7, sp, #0
 800b7fe:	6078      	str	r0, [r7, #4]
 800b800:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b802:	2300      	movs	r3, #0
 800b804:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b806:	683b      	ldr	r3, [r7, #0]
 800b808:	885b      	ldrh	r3, [r3, #2]
 800b80a:	b2da      	uxtb	r2, r3
 800b80c:	4b4e      	ldr	r3, [pc, #312]	; (800b948 <USBD_SetConfig+0x150>)
 800b80e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b810:	4b4d      	ldr	r3, [pc, #308]	; (800b948 <USBD_SetConfig+0x150>)
 800b812:	781b      	ldrb	r3, [r3, #0]
 800b814:	2b01      	cmp	r3, #1
 800b816:	d905      	bls.n	800b824 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b818:	6839      	ldr	r1, [r7, #0]
 800b81a:	6878      	ldr	r0, [r7, #4]
 800b81c:	f000 f985 	bl	800bb2a <USBD_CtlError>
    return USBD_FAIL;
 800b820:	2303      	movs	r3, #3
 800b822:	e08c      	b.n	800b93e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b82a:	b2db      	uxtb	r3, r3
 800b82c:	2b02      	cmp	r3, #2
 800b82e:	d002      	beq.n	800b836 <USBD_SetConfig+0x3e>
 800b830:	2b03      	cmp	r3, #3
 800b832:	d029      	beq.n	800b888 <USBD_SetConfig+0x90>
 800b834:	e075      	b.n	800b922 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b836:	4b44      	ldr	r3, [pc, #272]	; (800b948 <USBD_SetConfig+0x150>)
 800b838:	781b      	ldrb	r3, [r3, #0]
 800b83a:	2b00      	cmp	r3, #0
 800b83c:	d020      	beq.n	800b880 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800b83e:	4b42      	ldr	r3, [pc, #264]	; (800b948 <USBD_SetConfig+0x150>)
 800b840:	781b      	ldrb	r3, [r3, #0]
 800b842:	461a      	mov	r2, r3
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b848:	4b3f      	ldr	r3, [pc, #252]	; (800b948 <USBD_SetConfig+0x150>)
 800b84a:	781b      	ldrb	r3, [r3, #0]
 800b84c:	4619      	mov	r1, r3
 800b84e:	6878      	ldr	r0, [r7, #4]
 800b850:	f7fe ffe7 	bl	800a822 <USBD_SetClassConfig>
 800b854:	4603      	mov	r3, r0
 800b856:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b858:	7bfb      	ldrb	r3, [r7, #15]
 800b85a:	2b00      	cmp	r3, #0
 800b85c:	d008      	beq.n	800b870 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800b85e:	6839      	ldr	r1, [r7, #0]
 800b860:	6878      	ldr	r0, [r7, #4]
 800b862:	f000 f962 	bl	800bb2a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	2202      	movs	r2, #2
 800b86a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b86e:	e065      	b.n	800b93c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b870:	6878      	ldr	r0, [r7, #4]
 800b872:	f000 fa25 	bl	800bcc0 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	2203      	movs	r2, #3
 800b87a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800b87e:	e05d      	b.n	800b93c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b880:	6878      	ldr	r0, [r7, #4]
 800b882:	f000 fa1d 	bl	800bcc0 <USBD_CtlSendStatus>
      break;
 800b886:	e059      	b.n	800b93c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b888:	4b2f      	ldr	r3, [pc, #188]	; (800b948 <USBD_SetConfig+0x150>)
 800b88a:	781b      	ldrb	r3, [r3, #0]
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d112      	bne.n	800b8b6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	2202      	movs	r2, #2
 800b894:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800b898:	4b2b      	ldr	r3, [pc, #172]	; (800b948 <USBD_SetConfig+0x150>)
 800b89a:	781b      	ldrb	r3, [r3, #0]
 800b89c:	461a      	mov	r2, r3
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b8a2:	4b29      	ldr	r3, [pc, #164]	; (800b948 <USBD_SetConfig+0x150>)
 800b8a4:	781b      	ldrb	r3, [r3, #0]
 800b8a6:	4619      	mov	r1, r3
 800b8a8:	6878      	ldr	r0, [r7, #4]
 800b8aa:	f7fe ffd6 	bl	800a85a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b8ae:	6878      	ldr	r0, [r7, #4]
 800b8b0:	f000 fa06 	bl	800bcc0 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b8b4:	e042      	b.n	800b93c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800b8b6:	4b24      	ldr	r3, [pc, #144]	; (800b948 <USBD_SetConfig+0x150>)
 800b8b8:	781b      	ldrb	r3, [r3, #0]
 800b8ba:	461a      	mov	r2, r3
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	685b      	ldr	r3, [r3, #4]
 800b8c0:	429a      	cmp	r2, r3
 800b8c2:	d02a      	beq.n	800b91a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	685b      	ldr	r3, [r3, #4]
 800b8c8:	b2db      	uxtb	r3, r3
 800b8ca:	4619      	mov	r1, r3
 800b8cc:	6878      	ldr	r0, [r7, #4]
 800b8ce:	f7fe ffc4 	bl	800a85a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b8d2:	4b1d      	ldr	r3, [pc, #116]	; (800b948 <USBD_SetConfig+0x150>)
 800b8d4:	781b      	ldrb	r3, [r3, #0]
 800b8d6:	461a      	mov	r2, r3
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b8dc:	4b1a      	ldr	r3, [pc, #104]	; (800b948 <USBD_SetConfig+0x150>)
 800b8de:	781b      	ldrb	r3, [r3, #0]
 800b8e0:	4619      	mov	r1, r3
 800b8e2:	6878      	ldr	r0, [r7, #4]
 800b8e4:	f7fe ff9d 	bl	800a822 <USBD_SetClassConfig>
 800b8e8:	4603      	mov	r3, r0
 800b8ea:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b8ec:	7bfb      	ldrb	r3, [r7, #15]
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d00f      	beq.n	800b912 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800b8f2:	6839      	ldr	r1, [r7, #0]
 800b8f4:	6878      	ldr	r0, [r7, #4]
 800b8f6:	f000 f918 	bl	800bb2a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	685b      	ldr	r3, [r3, #4]
 800b8fe:	b2db      	uxtb	r3, r3
 800b900:	4619      	mov	r1, r3
 800b902:	6878      	ldr	r0, [r7, #4]
 800b904:	f7fe ffa9 	bl	800a85a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	2202      	movs	r2, #2
 800b90c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800b910:	e014      	b.n	800b93c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b912:	6878      	ldr	r0, [r7, #4]
 800b914:	f000 f9d4 	bl	800bcc0 <USBD_CtlSendStatus>
      break;
 800b918:	e010      	b.n	800b93c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b91a:	6878      	ldr	r0, [r7, #4]
 800b91c:	f000 f9d0 	bl	800bcc0 <USBD_CtlSendStatus>
      break;
 800b920:	e00c      	b.n	800b93c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800b922:	6839      	ldr	r1, [r7, #0]
 800b924:	6878      	ldr	r0, [r7, #4]
 800b926:	f000 f900 	bl	800bb2a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b92a:	4b07      	ldr	r3, [pc, #28]	; (800b948 <USBD_SetConfig+0x150>)
 800b92c:	781b      	ldrb	r3, [r3, #0]
 800b92e:	4619      	mov	r1, r3
 800b930:	6878      	ldr	r0, [r7, #4]
 800b932:	f7fe ff92 	bl	800a85a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b936:	2303      	movs	r3, #3
 800b938:	73fb      	strb	r3, [r7, #15]
      break;
 800b93a:	bf00      	nop
  }

  return ret;
 800b93c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b93e:	4618      	mov	r0, r3
 800b940:	3710      	adds	r7, #16
 800b942:	46bd      	mov	sp, r7
 800b944:	bd80      	pop	{r7, pc}
 800b946:	bf00      	nop
 800b948:	20000bc0 	.word	0x20000bc0

0800b94c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b94c:	b580      	push	{r7, lr}
 800b94e:	b082      	sub	sp, #8
 800b950:	af00      	add	r7, sp, #0
 800b952:	6078      	str	r0, [r7, #4]
 800b954:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b956:	683b      	ldr	r3, [r7, #0]
 800b958:	88db      	ldrh	r3, [r3, #6]
 800b95a:	2b01      	cmp	r3, #1
 800b95c:	d004      	beq.n	800b968 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b95e:	6839      	ldr	r1, [r7, #0]
 800b960:	6878      	ldr	r0, [r7, #4]
 800b962:	f000 f8e2 	bl	800bb2a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b966:	e023      	b.n	800b9b0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b96e:	b2db      	uxtb	r3, r3
 800b970:	2b02      	cmp	r3, #2
 800b972:	dc02      	bgt.n	800b97a <USBD_GetConfig+0x2e>
 800b974:	2b00      	cmp	r3, #0
 800b976:	dc03      	bgt.n	800b980 <USBD_GetConfig+0x34>
 800b978:	e015      	b.n	800b9a6 <USBD_GetConfig+0x5a>
 800b97a:	2b03      	cmp	r3, #3
 800b97c:	d00b      	beq.n	800b996 <USBD_GetConfig+0x4a>
 800b97e:	e012      	b.n	800b9a6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	2200      	movs	r2, #0
 800b984:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	3308      	adds	r3, #8
 800b98a:	2201      	movs	r2, #1
 800b98c:	4619      	mov	r1, r3
 800b98e:	6878      	ldr	r0, [r7, #4]
 800b990:	f000 f93c 	bl	800bc0c <USBD_CtlSendData>
        break;
 800b994:	e00c      	b.n	800b9b0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	3304      	adds	r3, #4
 800b99a:	2201      	movs	r2, #1
 800b99c:	4619      	mov	r1, r3
 800b99e:	6878      	ldr	r0, [r7, #4]
 800b9a0:	f000 f934 	bl	800bc0c <USBD_CtlSendData>
        break;
 800b9a4:	e004      	b.n	800b9b0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b9a6:	6839      	ldr	r1, [r7, #0]
 800b9a8:	6878      	ldr	r0, [r7, #4]
 800b9aa:	f000 f8be 	bl	800bb2a <USBD_CtlError>
        break;
 800b9ae:	bf00      	nop
}
 800b9b0:	bf00      	nop
 800b9b2:	3708      	adds	r7, #8
 800b9b4:	46bd      	mov	sp, r7
 800b9b6:	bd80      	pop	{r7, pc}

0800b9b8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b9b8:	b580      	push	{r7, lr}
 800b9ba:	b082      	sub	sp, #8
 800b9bc:	af00      	add	r7, sp, #0
 800b9be:	6078      	str	r0, [r7, #4]
 800b9c0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b9c8:	b2db      	uxtb	r3, r3
 800b9ca:	3b01      	subs	r3, #1
 800b9cc:	2b02      	cmp	r3, #2
 800b9ce:	d81e      	bhi.n	800ba0e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b9d0:	683b      	ldr	r3, [r7, #0]
 800b9d2:	88db      	ldrh	r3, [r3, #6]
 800b9d4:	2b02      	cmp	r3, #2
 800b9d6:	d004      	beq.n	800b9e2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b9d8:	6839      	ldr	r1, [r7, #0]
 800b9da:	6878      	ldr	r0, [r7, #4]
 800b9dc:	f000 f8a5 	bl	800bb2a <USBD_CtlError>
        break;
 800b9e0:	e01a      	b.n	800ba18 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	2201      	movs	r2, #1
 800b9e6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d005      	beq.n	800b9fe <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	68db      	ldr	r3, [r3, #12]
 800b9f6:	f043 0202 	orr.w	r2, r3, #2
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	330c      	adds	r3, #12
 800ba02:	2202      	movs	r2, #2
 800ba04:	4619      	mov	r1, r3
 800ba06:	6878      	ldr	r0, [r7, #4]
 800ba08:	f000 f900 	bl	800bc0c <USBD_CtlSendData>
      break;
 800ba0c:	e004      	b.n	800ba18 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800ba0e:	6839      	ldr	r1, [r7, #0]
 800ba10:	6878      	ldr	r0, [r7, #4]
 800ba12:	f000 f88a 	bl	800bb2a <USBD_CtlError>
      break;
 800ba16:	bf00      	nop
  }
}
 800ba18:	bf00      	nop
 800ba1a:	3708      	adds	r7, #8
 800ba1c:	46bd      	mov	sp, r7
 800ba1e:	bd80      	pop	{r7, pc}

0800ba20 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ba20:	b580      	push	{r7, lr}
 800ba22:	b082      	sub	sp, #8
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	6078      	str	r0, [r7, #4]
 800ba28:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ba2a:	683b      	ldr	r3, [r7, #0]
 800ba2c:	885b      	ldrh	r3, [r3, #2]
 800ba2e:	2b01      	cmp	r3, #1
 800ba30:	d107      	bne.n	800ba42 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	2201      	movs	r2, #1
 800ba36:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ba3a:	6878      	ldr	r0, [r7, #4]
 800ba3c:	f000 f940 	bl	800bcc0 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800ba40:	e013      	b.n	800ba6a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800ba42:	683b      	ldr	r3, [r7, #0]
 800ba44:	885b      	ldrh	r3, [r3, #2]
 800ba46:	2b02      	cmp	r3, #2
 800ba48:	d10b      	bne.n	800ba62 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800ba4a:	683b      	ldr	r3, [r7, #0]
 800ba4c:	889b      	ldrh	r3, [r3, #4]
 800ba4e:	0a1b      	lsrs	r3, r3, #8
 800ba50:	b29b      	uxth	r3, r3
 800ba52:	b2da      	uxtb	r2, r3
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ba5a:	6878      	ldr	r0, [r7, #4]
 800ba5c:	f000 f930 	bl	800bcc0 <USBD_CtlSendStatus>
}
 800ba60:	e003      	b.n	800ba6a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ba62:	6839      	ldr	r1, [r7, #0]
 800ba64:	6878      	ldr	r0, [r7, #4]
 800ba66:	f000 f860 	bl	800bb2a <USBD_CtlError>
}
 800ba6a:	bf00      	nop
 800ba6c:	3708      	adds	r7, #8
 800ba6e:	46bd      	mov	sp, r7
 800ba70:	bd80      	pop	{r7, pc}

0800ba72 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ba72:	b580      	push	{r7, lr}
 800ba74:	b082      	sub	sp, #8
 800ba76:	af00      	add	r7, sp, #0
 800ba78:	6078      	str	r0, [r7, #4]
 800ba7a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ba82:	b2db      	uxtb	r3, r3
 800ba84:	3b01      	subs	r3, #1
 800ba86:	2b02      	cmp	r3, #2
 800ba88:	d80b      	bhi.n	800baa2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ba8a:	683b      	ldr	r3, [r7, #0]
 800ba8c:	885b      	ldrh	r3, [r3, #2]
 800ba8e:	2b01      	cmp	r3, #1
 800ba90:	d10c      	bne.n	800baac <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	2200      	movs	r2, #0
 800ba96:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ba9a:	6878      	ldr	r0, [r7, #4]
 800ba9c:	f000 f910 	bl	800bcc0 <USBD_CtlSendStatus>
      }
      break;
 800baa0:	e004      	b.n	800baac <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800baa2:	6839      	ldr	r1, [r7, #0]
 800baa4:	6878      	ldr	r0, [r7, #4]
 800baa6:	f000 f840 	bl	800bb2a <USBD_CtlError>
      break;
 800baaa:	e000      	b.n	800baae <USBD_ClrFeature+0x3c>
      break;
 800baac:	bf00      	nop
  }
}
 800baae:	bf00      	nop
 800bab0:	3708      	adds	r7, #8
 800bab2:	46bd      	mov	sp, r7
 800bab4:	bd80      	pop	{r7, pc}

0800bab6 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800bab6:	b580      	push	{r7, lr}
 800bab8:	b084      	sub	sp, #16
 800baba:	af00      	add	r7, sp, #0
 800babc:	6078      	str	r0, [r7, #4]
 800babe:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800bac0:	683b      	ldr	r3, [r7, #0]
 800bac2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	781a      	ldrb	r2, [r3, #0]
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	3301      	adds	r3, #1
 800bad0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	781a      	ldrb	r2, [r3, #0]
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	3301      	adds	r3, #1
 800bade:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800bae0:	68f8      	ldr	r0, [r7, #12]
 800bae2:	f7ff fa41 	bl	800af68 <SWAPBYTE>
 800bae6:	4603      	mov	r3, r0
 800bae8:	461a      	mov	r2, r3
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	3301      	adds	r3, #1
 800baf2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	3301      	adds	r3, #1
 800baf8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800bafa:	68f8      	ldr	r0, [r7, #12]
 800bafc:	f7ff fa34 	bl	800af68 <SWAPBYTE>
 800bb00:	4603      	mov	r3, r0
 800bb02:	461a      	mov	r2, r3
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	3301      	adds	r3, #1
 800bb0c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bb0e:	68fb      	ldr	r3, [r7, #12]
 800bb10:	3301      	adds	r3, #1
 800bb12:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800bb14:	68f8      	ldr	r0, [r7, #12]
 800bb16:	f7ff fa27 	bl	800af68 <SWAPBYTE>
 800bb1a:	4603      	mov	r3, r0
 800bb1c:	461a      	mov	r2, r3
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	80da      	strh	r2, [r3, #6]
}
 800bb22:	bf00      	nop
 800bb24:	3710      	adds	r7, #16
 800bb26:	46bd      	mov	sp, r7
 800bb28:	bd80      	pop	{r7, pc}

0800bb2a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bb2a:	b580      	push	{r7, lr}
 800bb2c:	b082      	sub	sp, #8
 800bb2e:	af00      	add	r7, sp, #0
 800bb30:	6078      	str	r0, [r7, #4]
 800bb32:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bb34:	2180      	movs	r1, #128	; 0x80
 800bb36:	6878      	ldr	r0, [r7, #4]
 800bb38:	f003 f980 	bl	800ee3c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bb3c:	2100      	movs	r1, #0
 800bb3e:	6878      	ldr	r0, [r7, #4]
 800bb40:	f003 f97c 	bl	800ee3c <USBD_LL_StallEP>
}
 800bb44:	bf00      	nop
 800bb46:	3708      	adds	r7, #8
 800bb48:	46bd      	mov	sp, r7
 800bb4a:	bd80      	pop	{r7, pc}

0800bb4c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800bb4c:	b580      	push	{r7, lr}
 800bb4e:	b086      	sub	sp, #24
 800bb50:	af00      	add	r7, sp, #0
 800bb52:	60f8      	str	r0, [r7, #12]
 800bb54:	60b9      	str	r1, [r7, #8]
 800bb56:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800bb58:	2300      	movs	r3, #0
 800bb5a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d036      	beq.n	800bbd0 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800bb62:	68fb      	ldr	r3, [r7, #12]
 800bb64:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800bb66:	6938      	ldr	r0, [r7, #16]
 800bb68:	f000 f836 	bl	800bbd8 <USBD_GetLen>
 800bb6c:	4603      	mov	r3, r0
 800bb6e:	3301      	adds	r3, #1
 800bb70:	b29b      	uxth	r3, r3
 800bb72:	005b      	lsls	r3, r3, #1
 800bb74:	b29a      	uxth	r2, r3
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800bb7a:	7dfb      	ldrb	r3, [r7, #23]
 800bb7c:	68ba      	ldr	r2, [r7, #8]
 800bb7e:	4413      	add	r3, r2
 800bb80:	687a      	ldr	r2, [r7, #4]
 800bb82:	7812      	ldrb	r2, [r2, #0]
 800bb84:	701a      	strb	r2, [r3, #0]
  idx++;
 800bb86:	7dfb      	ldrb	r3, [r7, #23]
 800bb88:	3301      	adds	r3, #1
 800bb8a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800bb8c:	7dfb      	ldrb	r3, [r7, #23]
 800bb8e:	68ba      	ldr	r2, [r7, #8]
 800bb90:	4413      	add	r3, r2
 800bb92:	2203      	movs	r2, #3
 800bb94:	701a      	strb	r2, [r3, #0]
  idx++;
 800bb96:	7dfb      	ldrb	r3, [r7, #23]
 800bb98:	3301      	adds	r3, #1
 800bb9a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800bb9c:	e013      	b.n	800bbc6 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800bb9e:	7dfb      	ldrb	r3, [r7, #23]
 800bba0:	68ba      	ldr	r2, [r7, #8]
 800bba2:	4413      	add	r3, r2
 800bba4:	693a      	ldr	r2, [r7, #16]
 800bba6:	7812      	ldrb	r2, [r2, #0]
 800bba8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800bbaa:	693b      	ldr	r3, [r7, #16]
 800bbac:	3301      	adds	r3, #1
 800bbae:	613b      	str	r3, [r7, #16]
    idx++;
 800bbb0:	7dfb      	ldrb	r3, [r7, #23]
 800bbb2:	3301      	adds	r3, #1
 800bbb4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800bbb6:	7dfb      	ldrb	r3, [r7, #23]
 800bbb8:	68ba      	ldr	r2, [r7, #8]
 800bbba:	4413      	add	r3, r2
 800bbbc:	2200      	movs	r2, #0
 800bbbe:	701a      	strb	r2, [r3, #0]
    idx++;
 800bbc0:	7dfb      	ldrb	r3, [r7, #23]
 800bbc2:	3301      	adds	r3, #1
 800bbc4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800bbc6:	693b      	ldr	r3, [r7, #16]
 800bbc8:	781b      	ldrb	r3, [r3, #0]
 800bbca:	2b00      	cmp	r3, #0
 800bbcc:	d1e7      	bne.n	800bb9e <USBD_GetString+0x52>
 800bbce:	e000      	b.n	800bbd2 <USBD_GetString+0x86>
    return;
 800bbd0:	bf00      	nop
  }
}
 800bbd2:	3718      	adds	r7, #24
 800bbd4:	46bd      	mov	sp, r7
 800bbd6:	bd80      	pop	{r7, pc}

0800bbd8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800bbd8:	b480      	push	{r7}
 800bbda:	b085      	sub	sp, #20
 800bbdc:	af00      	add	r7, sp, #0
 800bbde:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800bbe0:	2300      	movs	r3, #0
 800bbe2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800bbe8:	e005      	b.n	800bbf6 <USBD_GetLen+0x1e>
  {
    len++;
 800bbea:	7bfb      	ldrb	r3, [r7, #15]
 800bbec:	3301      	adds	r3, #1
 800bbee:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800bbf0:	68bb      	ldr	r3, [r7, #8]
 800bbf2:	3301      	adds	r3, #1
 800bbf4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800bbf6:	68bb      	ldr	r3, [r7, #8]
 800bbf8:	781b      	ldrb	r3, [r3, #0]
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d1f5      	bne.n	800bbea <USBD_GetLen+0x12>
  }

  return len;
 800bbfe:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc00:	4618      	mov	r0, r3
 800bc02:	3714      	adds	r7, #20
 800bc04:	46bd      	mov	sp, r7
 800bc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc0a:	4770      	bx	lr

0800bc0c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b084      	sub	sp, #16
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	60f8      	str	r0, [r7, #12]
 800bc14:	60b9      	str	r1, [r7, #8]
 800bc16:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	2202      	movs	r2, #2
 800bc1c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800bc20:	68fb      	ldr	r3, [r7, #12]
 800bc22:	687a      	ldr	r2, [r7, #4]
 800bc24:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	687a      	ldr	r2, [r7, #4]
 800bc2a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	68ba      	ldr	r2, [r7, #8]
 800bc30:	2100      	movs	r1, #0
 800bc32:	68f8      	ldr	r0, [r7, #12]
 800bc34:	f003 f98b 	bl	800ef4e <USBD_LL_Transmit>

  return USBD_OK;
 800bc38:	2300      	movs	r3, #0
}
 800bc3a:	4618      	mov	r0, r3
 800bc3c:	3710      	adds	r7, #16
 800bc3e:	46bd      	mov	sp, r7
 800bc40:	bd80      	pop	{r7, pc}

0800bc42 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800bc42:	b580      	push	{r7, lr}
 800bc44:	b084      	sub	sp, #16
 800bc46:	af00      	add	r7, sp, #0
 800bc48:	60f8      	str	r0, [r7, #12]
 800bc4a:	60b9      	str	r1, [r7, #8]
 800bc4c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	68ba      	ldr	r2, [r7, #8]
 800bc52:	2100      	movs	r1, #0
 800bc54:	68f8      	ldr	r0, [r7, #12]
 800bc56:	f003 f97a 	bl	800ef4e <USBD_LL_Transmit>

  return USBD_OK;
 800bc5a:	2300      	movs	r3, #0
}
 800bc5c:	4618      	mov	r0, r3
 800bc5e:	3710      	adds	r7, #16
 800bc60:	46bd      	mov	sp, r7
 800bc62:	bd80      	pop	{r7, pc}

0800bc64 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800bc64:	b580      	push	{r7, lr}
 800bc66:	b084      	sub	sp, #16
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	60f8      	str	r0, [r7, #12]
 800bc6c:	60b9      	str	r1, [r7, #8]
 800bc6e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	2203      	movs	r2, #3
 800bc74:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	687a      	ldr	r2, [r7, #4]
 800bc7c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	687a      	ldr	r2, [r7, #4]
 800bc84:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	68ba      	ldr	r2, [r7, #8]
 800bc8c:	2100      	movs	r1, #0
 800bc8e:	68f8      	ldr	r0, [r7, #12]
 800bc90:	f003 f97e 	bl	800ef90 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bc94:	2300      	movs	r3, #0
}
 800bc96:	4618      	mov	r0, r3
 800bc98:	3710      	adds	r7, #16
 800bc9a:	46bd      	mov	sp, r7
 800bc9c:	bd80      	pop	{r7, pc}

0800bc9e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800bc9e:	b580      	push	{r7, lr}
 800bca0:	b084      	sub	sp, #16
 800bca2:	af00      	add	r7, sp, #0
 800bca4:	60f8      	str	r0, [r7, #12]
 800bca6:	60b9      	str	r1, [r7, #8]
 800bca8:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	68ba      	ldr	r2, [r7, #8]
 800bcae:	2100      	movs	r1, #0
 800bcb0:	68f8      	ldr	r0, [r7, #12]
 800bcb2:	f003 f96d 	bl	800ef90 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bcb6:	2300      	movs	r3, #0
}
 800bcb8:	4618      	mov	r0, r3
 800bcba:	3710      	adds	r7, #16
 800bcbc:	46bd      	mov	sp, r7
 800bcbe:	bd80      	pop	{r7, pc}

0800bcc0 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800bcc0:	b580      	push	{r7, lr}
 800bcc2:	b082      	sub	sp, #8
 800bcc4:	af00      	add	r7, sp, #0
 800bcc6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	2204      	movs	r2, #4
 800bccc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800bcd0:	2300      	movs	r3, #0
 800bcd2:	2200      	movs	r2, #0
 800bcd4:	2100      	movs	r1, #0
 800bcd6:	6878      	ldr	r0, [r7, #4]
 800bcd8:	f003 f939 	bl	800ef4e <USBD_LL_Transmit>

  return USBD_OK;
 800bcdc:	2300      	movs	r3, #0
}
 800bcde:	4618      	mov	r0, r3
 800bce0:	3708      	adds	r7, #8
 800bce2:	46bd      	mov	sp, r7
 800bce4:	bd80      	pop	{r7, pc}

0800bce6 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800bce6:	b580      	push	{r7, lr}
 800bce8:	b082      	sub	sp, #8
 800bcea:	af00      	add	r7, sp, #0
 800bcec:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	2205      	movs	r2, #5
 800bcf2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bcf6:	2300      	movs	r3, #0
 800bcf8:	2200      	movs	r2, #0
 800bcfa:	2100      	movs	r1, #0
 800bcfc:	6878      	ldr	r0, [r7, #4]
 800bcfe:	f003 f947 	bl	800ef90 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800bd02:	2300      	movs	r3, #0
}
 800bd04:	4618      	mov	r0, r3
 800bd06:	3708      	adds	r7, #8
 800bd08:	46bd      	mov	sp, r7
 800bd0a:	bd80      	pop	{r7, pc}

0800bd0c <makeFreeRtosPriority>:
#endif

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority(osPriority priority) {
 800bd0c:	b480      	push	{r7}
 800bd0e:	b085      	sub	sp, #20
 800bd10:	af00      	add	r7, sp, #0
 800bd12:	4603      	mov	r3, r0
 800bd14:	80fb      	strh	r3, [r7, #6]
    unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800bd16:	2300      	movs	r3, #0
 800bd18:	60fb      	str	r3, [r7, #12]

    if (priority != osPriorityError) {
 800bd1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800bd1e:	2b84      	cmp	r3, #132	; 0x84
 800bd20:	d005      	beq.n	800bd2e <makeFreeRtosPriority+0x22>
        fpriority += (priority - osPriorityIdle);
 800bd22:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	4413      	add	r3, r2
 800bd2a:	3303      	adds	r3, #3
 800bd2c:	60fb      	str	r3, [r7, #12]
    }

    return fpriority;
 800bd2e:	68fb      	ldr	r3, [r7, #12]
}
 800bd30:	4618      	mov	r0, r3
 800bd32:	3714      	adds	r7, #20
 800bd34:	46bd      	mov	sp, r7
 800bd36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3a:	4770      	bx	lr

0800bd3c <osKernelStart>:
 * @param  thread_def    thread definition referenced with \ref osThread.
 * @param  argument      pointer that is passed to the thread function as start argument.
 * @retval status code that indicates the execution status of the function
 * @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
 */
osStatus osKernelStart(void) {
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	af00      	add	r7, sp, #0
    vTaskStartScheduler();
 800bd40:	f001 f8ea 	bl	800cf18 <vTaskStartScheduler>

    return osOK;
 800bd44:	2300      	movs	r3, #0
}
 800bd46:	4618      	mov	r0, r3
 800bd48:	bd80      	pop	{r7, pc}

0800bd4a <osThreadCreate>:
 * @param  thread_def    thread definition referenced with \ref osThread.
 * @param  argument      pointer that is passed to the thread function as start argument.
 * @retval thread ID for reference by other functions or NULL in case of error.
 * @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
 */
osThreadId osThreadCreate(const osThreadDef_t * thread_def, void * argument) {
 800bd4a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bd4c:	b089      	sub	sp, #36	; 0x24
 800bd4e:	af04      	add	r7, sp, #16
 800bd50:	6078      	str	r0, [r7, #4]
 800bd52:	6039      	str	r1, [r7, #0]
    TaskHandle_t handle;

#if (configSUPPORT_STATIC_ALLOCATION == 1) && (configSUPPORT_DYNAMIC_ALLOCATION == 1)
    if ((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	695b      	ldr	r3, [r3, #20]
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d020      	beq.n	800bd9e <osThreadCreate+0x54>
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	699b      	ldr	r3, [r3, #24]
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d01c      	beq.n	800bd9e <osThreadCreate+0x54>
        handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread, (const portCHAR *)thread_def->name, thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority), thread_def->buffer, thread_def->controlblock);
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	685c      	ldr	r4, [r3, #4]
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	681d      	ldr	r5, [r3, #0]
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	691e      	ldr	r6, [r3, #16]
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800bd76:	4618      	mov	r0, r3
 800bd78:	f7ff ffc8 	bl	800bd0c <makeFreeRtosPriority>
 800bd7c:	4601      	mov	r1, r0
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	695b      	ldr	r3, [r3, #20]
 800bd82:	687a      	ldr	r2, [r7, #4]
 800bd84:	6992      	ldr	r2, [r2, #24]
 800bd86:	9202      	str	r2, [sp, #8]
 800bd88:	9301      	str	r3, [sp, #4]
 800bd8a:	9100      	str	r1, [sp, #0]
 800bd8c:	683b      	ldr	r3, [r7, #0]
 800bd8e:	4632      	mov	r2, r6
 800bd90:	4629      	mov	r1, r5
 800bd92:	4620      	mov	r0, r4
 800bd94:	f000 fdd6 	bl	800c944 <xTaskCreateStatic>
 800bd98:	4603      	mov	r3, r0
 800bd9a:	60fb      	str	r3, [r7, #12]
 800bd9c:	e01c      	b.n	800bdd8 <osThreadCreate+0x8e>
    } else {
        if (xTaskCreate((TaskFunction_t)thread_def->pthread, (const portCHAR *)thread_def->name, thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority), &handle) != pdPASS) {
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	685c      	ldr	r4, [r3, #4]
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	681d      	ldr	r5, [r3, #0]
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	691b      	ldr	r3, [r3, #16]
 800bdaa:	b29e      	uxth	r6, r3
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800bdb2:	4618      	mov	r0, r3
 800bdb4:	f7ff ffaa 	bl	800bd0c <makeFreeRtosPriority>
 800bdb8:	4602      	mov	r2, r0
 800bdba:	f107 030c 	add.w	r3, r7, #12
 800bdbe:	9301      	str	r3, [sp, #4]
 800bdc0:	9200      	str	r2, [sp, #0]
 800bdc2:	683b      	ldr	r3, [r7, #0]
 800bdc4:	4632      	mov	r2, r6
 800bdc6:	4629      	mov	r1, r5
 800bdc8:	4620      	mov	r0, r4
 800bdca:	f000 fe18 	bl	800c9fe <xTaskCreate>
 800bdce:	4603      	mov	r3, r0
 800bdd0:	2b01      	cmp	r3, #1
 800bdd2:	d001      	beq.n	800bdd8 <osThreadCreate+0x8e>
            return NULL;
 800bdd4:	2300      	movs	r3, #0
 800bdd6:	e000      	b.n	800bdda <osThreadCreate+0x90>
    if (xTaskCreate((TaskFunction_t)thread_def->pthread, (const portCHAR *)thread_def->name, thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority), &handle) != pdPASS) {
        return NULL;
    }
#endif

    return handle;
 800bdd8:	68fb      	ldr	r3, [r7, #12]
}
 800bdda:	4618      	mov	r0, r3
 800bddc:	3714      	adds	r7, #20
 800bdde:	46bd      	mov	sp, r7
 800bde0:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800bde2 <osDelay>:
/**
 * @brief   Wait for Timeout (Time Delay)
 * @param   millisec      time delay value
 * @retval  status code that indicates the execution status of the function.
 */
osStatus osDelay(uint32_t millisec) {
 800bde2:	b580      	push	{r7, lr}
 800bde4:	b084      	sub	sp, #16
 800bde6:	af00      	add	r7, sp, #0
 800bde8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
    TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	60fb      	str	r3, [r7, #12]

    vTaskDelay(ticks ? ticks : 1); /* Minimum delay = 1 tick */
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d001      	beq.n	800bdf8 <osDelay+0x16>
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	e000      	b.n	800bdfa <osDelay+0x18>
 800bdf8:	2301      	movs	r3, #1
 800bdfa:	4618      	mov	r0, r3
 800bdfc:	f000 ffc6 	bl	800cd8c <vTaskDelay>

    return osOK;
 800be00:	2300      	movs	r3, #0
#else
    (void)millisec;

    return osErrorResource;
#endif
}
 800be02:	4618      	mov	r0, r3
 800be04:	3710      	adds	r7, #16
 800be06:	46bd      	mov	sp, r7
 800be08:	bd80      	pop	{r7, pc}

0800be0a <vListInitialise>:

/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise(List_t * const pxList) {
 800be0a:	b480      	push	{r7}
 800be0c:	b083      	sub	sp, #12
 800be0e:	af00      	add	r7, sp, #0
 800be10:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
    end of the list.  To initialise the list the list end is inserted
    as the only list entry. */
    pxList->pxIndex = (ListItem_t *)&(pxList->xListEnd); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	f103 0208 	add.w	r2, r3, #8
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
    ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800be22:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
    when the list is empty. */
    pxList->xListEnd.pxNext = (ListItem_t *)&(pxList->xListEnd);     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	f103 0208 	add.w	r2, r3, #8
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = (ListItem_t *)&(pxList->xListEnd); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	f103 0208 	add.w	r2, r3, #8
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = (UBaseType_t)0U;
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	2200      	movs	r2, #0
 800be3c:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
    configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE(pxList);
    listSET_LIST_INTEGRITY_CHECK_2_VALUE(pxList);
}
 800be3e:	bf00      	nop
 800be40:	370c      	adds	r7, #12
 800be42:	46bd      	mov	sp, r7
 800be44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be48:	4770      	bx	lr

0800be4a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem(ListItem_t * const pxItem) {
 800be4a:	b480      	push	{r7}
 800be4c:	b083      	sub	sp, #12
 800be4e:	af00      	add	r7, sp, #0
 800be50:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	2200      	movs	r2, #0
 800be56:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
    configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE(pxItem);
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE(pxItem);
}
 800be58:	bf00      	nop
 800be5a:	370c      	adds	r7, #12
 800be5c:	46bd      	mov	sp, r7
 800be5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be62:	4770      	bx	lr

0800be64 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd(List_t * const pxList, ListItem_t * const pxNewListItem) {
 800be64:	b480      	push	{r7}
 800be66:	b085      	sub	sp, #20
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
 800be6c:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	685b      	ldr	r3, [r3, #4]
 800be72:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY(pxNewListItem);

    /* Insert a new list item into pxList, but rather than sort the list,
    makes the new list item the last item to be removed by a call to
    listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 800be74:	683b      	ldr	r3, [r7, #0]
 800be76:	68fa      	ldr	r2, [r7, #12]
 800be78:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	689a      	ldr	r2, [r3, #8]
 800be7e:	683b      	ldr	r3, [r7, #0]
 800be80:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	689b      	ldr	r3, [r3, #8]
 800be86:	683a      	ldr	r2, [r7, #0]
 800be88:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	683a      	ldr	r2, [r7, #0]
 800be8e:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800be90:	683b      	ldr	r3, [r7, #0]
 800be92:	687a      	ldr	r2, [r7, #4]
 800be94:	611a      	str	r2, [r3, #16]

    (pxList->uxNumberOfItems)++;
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	1c5a      	adds	r2, r3, #1
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	601a      	str	r2, [r3, #0]
}
 800bea0:	bf00      	nop
 800bea2:	3714      	adds	r7, #20
 800bea4:	46bd      	mov	sp, r7
 800bea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beaa:	4770      	bx	lr

0800beac <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert(List_t * const pxList, ListItem_t * const pxNewListItem) {
 800beac:	b480      	push	{r7}
 800beae:	b085      	sub	sp, #20
 800beb0:	af00      	add	r7, sp, #0
 800beb2:	6078      	str	r0, [r7, #4]
 800beb4:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800beb6:	683b      	ldr	r3, [r7, #0]
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	60bb      	str	r3, [r7, #8]
    new list item should be placed after it.  This ensures that TCBs which are
    stored in ready lists (all of which have the same xItemValue value) get a
    share of the CPU.  However, if the xItemValue is the same as the back marker
    the iteration loop below will not end.  Therefore the value is checked
    first, and the algorithm slightly modified if necessary. */
    if (xValueOfInsertion == portMAX_DELAY) {
 800bebc:	68bb      	ldr	r3, [r7, #8]
 800bebe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bec2:	d103      	bne.n	800becc <vListInsert+0x20>
        pxIterator = pxList->xListEnd.pxPrevious;
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	691b      	ldr	r3, [r3, #16]
 800bec8:	60fb      	str	r3, [r7, #12]
 800beca:	e00c      	b.n	800bee6 <vListInsert+0x3a>
            4) Using a queue or semaphore before it has been initialised or
               before the scheduler has been started (are interrupts firing
               before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for (pxIterator = (ListItem_t *)&(pxList->xListEnd); pxIterator->pxNext->xItemValue <= xValueOfInsertion;
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	3308      	adds	r3, #8
 800bed0:	60fb      	str	r3, [r7, #12]
 800bed2:	e002      	b.n	800beda <vListInsert+0x2e>
             pxIterator = pxIterator->pxNext) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */ /*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	685b      	ldr	r3, [r3, #4]
 800bed8:	60fb      	str	r3, [r7, #12]
        for (pxIterator = (ListItem_t *)&(pxList->xListEnd); pxIterator->pxNext->xItemValue <= xValueOfInsertion;
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	685b      	ldr	r3, [r3, #4]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	68ba      	ldr	r2, [r7, #8]
 800bee2:	429a      	cmp	r2, r3
 800bee4:	d2f6      	bcs.n	800bed4 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
            insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	685a      	ldr	r2, [r3, #4]
 800beea:	683b      	ldr	r3, [r7, #0]
 800beec:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800beee:	683b      	ldr	r3, [r7, #0]
 800bef0:	685b      	ldr	r3, [r3, #4]
 800bef2:	683a      	ldr	r2, [r7, #0]
 800bef4:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 800bef6:	683b      	ldr	r3, [r7, #0]
 800bef8:	68fa      	ldr	r2, [r7, #12]
 800befa:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	683a      	ldr	r2, [r7, #0]
 800bf00:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
    item later. */
    pxNewListItem->pxContainer = pxList;
 800bf02:	683b      	ldr	r3, [r7, #0]
 800bf04:	687a      	ldr	r2, [r7, #4]
 800bf06:	611a      	str	r2, [r3, #16]

    (pxList->uxNumberOfItems)++;
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	1c5a      	adds	r2, r3, #1
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	601a      	str	r2, [r3, #0]
}
 800bf12:	bf00      	nop
 800bf14:	3714      	adds	r7, #20
 800bf16:	46bd      	mov	sp, r7
 800bf18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf1c:	4770      	bx	lr

0800bf1e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove(ListItem_t * const pxItemToRemove) {
 800bf1e:	b480      	push	{r7}
 800bf20:	b085      	sub	sp, #20
 800bf22:	af00      	add	r7, sp, #0
 800bf24:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
    item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	691b      	ldr	r3, [r3, #16]
 800bf2a:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	685b      	ldr	r3, [r3, #4]
 800bf30:	687a      	ldr	r2, [r7, #4]
 800bf32:	6892      	ldr	r2, [r2, #8]
 800bf34:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	689b      	ldr	r3, [r3, #8]
 800bf3a:	687a      	ldr	r2, [r7, #4]
 800bf3c:	6852      	ldr	r2, [r2, #4]
 800bf3e:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if (pxList->pxIndex == pxItemToRemove) {
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	685b      	ldr	r3, [r3, #4]
 800bf44:	687a      	ldr	r2, [r7, #4]
 800bf46:	429a      	cmp	r2, r3
 800bf48:	d103      	bne.n	800bf52 <uxListRemove+0x34>
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	689a      	ldr	r2, [r3, #8]
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	605a      	str	r2, [r3, #4]
    } else {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	2200      	movs	r2, #0
 800bf56:	611a      	str	r2, [r3, #16]
    (pxList->uxNumberOfItems)--;
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	1e5a      	subs	r2, r3, #1
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	681b      	ldr	r3, [r3, #0]
}
 800bf66:	4618      	mov	r0, r3
 800bf68:	3714      	adds	r7, #20
 800bf6a:	46bd      	mov	sp, r7
 800bf6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf70:	4770      	bx	lr
	...

0800bf74 <xQueueGenericReset>:
        }                                                                                                                                                                                                                                                \
    }                                                                                                                                                                                                                                                    \
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset(QueueHandle_t xQueue, BaseType_t xNewQueue) {
 800bf74:	b580      	push	{r7, lr}
 800bf76:	b084      	sub	sp, #16
 800bf78:	af00      	add	r7, sp, #0
 800bf7a:	6078      	str	r0, [r7, #4]
 800bf7c:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	60fb      	str	r3, [r7, #12]

    configASSERT(pxQueue);
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d10a      	bne.n	800bf9e <xQueueGenericReset+0x2a>
    __asm volatile("	mov %0, %1												\n"
 800bf88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf8c:	f383 8811 	msr	BASEPRI, r3
 800bf90:	f3bf 8f6f 	isb	sy
 800bf94:	f3bf 8f4f 	dsb	sy
 800bf98:	60bb      	str	r3, [r7, #8]
}
 800bf9a:	bf00      	nop
 800bf9c:	e7fe      	b.n	800bf9c <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 800bf9e:	f002 fa19 	bl	800e3d4 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + (pxQueue->uxLength * pxQueue->uxItemSize); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	681a      	ldr	r2, [r3, #0]
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bfaa:	68f9      	ldr	r1, [r7, #12]
 800bfac:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800bfae:	fb01 f303 	mul.w	r3, r1, r3
 800bfb2:	441a      	add	r2, r3
 800bfb4:	68fb      	ldr	r3, [r7, #12]
 800bfb6:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = (UBaseType_t)0U;
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	2200      	movs	r2, #0
 800bfbc:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	681a      	ldr	r2, [r3, #0]
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ((pxQueue->uxLength - 1U) * pxQueue->uxItemSize); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	681a      	ldr	r2, [r3, #0]
 800bfca:	68fb      	ldr	r3, [r7, #12]
 800bfcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bfce:	3b01      	subs	r3, #1
 800bfd0:	68f9      	ldr	r1, [r7, #12]
 800bfd2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800bfd4:	fb01 f303 	mul.w	r3, r1, r3
 800bfd8:	441a      	add	r2, r3
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	22ff      	movs	r2, #255	; 0xff
 800bfe2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	22ff      	movs	r2, #255	; 0xff
 800bfea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if (xNewQueue == pdFALSE) {
 800bfee:	683b      	ldr	r3, [r7, #0]
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d114      	bne.n	800c01e <xQueueGenericReset+0xaa>
            /* If there are tasks blocked waiting to read from the queue, then
            the tasks will remain blocked as after this function exits the queue
            will still be empty.  If there are tasks blocked waiting to write to
            the queue, then one should be unblocked as after this function exits
            it will be possible to write to it. */
            if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToSend)) == pdFALSE) {
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	691b      	ldr	r3, [r3, #16]
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d01a      	beq.n	800c032 <xQueueGenericReset+0xbe>
                if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToSend)) != pdFALSE) {
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	3310      	adds	r3, #16
 800c000:	4618      	mov	r0, r3
 800c002:	f001 fa0d 	bl	800d420 <xTaskRemoveFromEventList>
 800c006:	4603      	mov	r3, r0
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d012      	beq.n	800c032 <xQueueGenericReset+0xbe>
                    queueYIELD_IF_USING_PREEMPTION();
 800c00c:	4b0c      	ldr	r3, [pc, #48]	; (800c040 <xQueueGenericReset+0xcc>)
 800c00e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c012:	601a      	str	r2, [r3, #0]
 800c014:	f3bf 8f4f 	dsb	sy
 800c018:	f3bf 8f6f 	isb	sy
 800c01c:	e009      	b.n	800c032 <xQueueGenericReset+0xbe>
            } else {
                mtCOVERAGE_TEST_MARKER();
            }
        } else {
            /* Ensure the event queues start in the correct state. */
            vListInitialise(&(pxQueue->xTasksWaitingToSend));
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	3310      	adds	r3, #16
 800c022:	4618      	mov	r0, r3
 800c024:	f7ff fef1 	bl	800be0a <vListInitialise>
            vListInitialise(&(pxQueue->xTasksWaitingToReceive));
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	3324      	adds	r3, #36	; 0x24
 800c02c:	4618      	mov	r0, r3
 800c02e:	f7ff feec 	bl	800be0a <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 800c032:	f002 f9ff 	bl	800e434 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
    versions. */
    return pdPASS;
 800c036:	2301      	movs	r3, #1
}
 800c038:	4618      	mov	r0, r3
 800c03a:	3710      	adds	r7, #16
 800c03c:	46bd      	mov	sp, r7
 800c03e:	bd80      	pop	{r7, pc}
 800c040:	e000ed04 	.word	0xe000ed04

0800c044 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if (configSUPPORT_STATIC_ALLOCATION == 1)

QueueHandle_t xQueueGenericCreateStatic(const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t * pucQueueStorage, StaticQueue_t * pxStaticQueue, const uint8_t ucQueueType) {
 800c044:	b580      	push	{r7, lr}
 800c046:	b08e      	sub	sp, #56	; 0x38
 800c048:	af02      	add	r7, sp, #8
 800c04a:	60f8      	str	r0, [r7, #12]
 800c04c:	60b9      	str	r1, [r7, #8]
 800c04e:	607a      	str	r2, [r7, #4]
 800c050:	603b      	str	r3, [r7, #0]
    Queue_t * pxNewQueue;

    configASSERT(uxQueueLength > (UBaseType_t)0);
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	2b00      	cmp	r3, #0
 800c056:	d10a      	bne.n	800c06e <xQueueGenericCreateStatic+0x2a>
    __asm volatile("	mov %0, %1												\n"
 800c058:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c05c:	f383 8811 	msr	BASEPRI, r3
 800c060:	f3bf 8f6f 	isb	sy
 800c064:	f3bf 8f4f 	dsb	sy
 800c068:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c06a:	bf00      	nop
 800c06c:	e7fe      	b.n	800c06c <xQueueGenericCreateStatic+0x28>

    /* The StaticQueue_t structure and the queue storage area must be
    supplied. */
    configASSERT(pxStaticQueue != NULL);
 800c06e:	683b      	ldr	r3, [r7, #0]
 800c070:	2b00      	cmp	r3, #0
 800c072:	d10a      	bne.n	800c08a <xQueueGenericCreateStatic+0x46>
    __asm volatile("	mov %0, %1												\n"
 800c074:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c078:	f383 8811 	msr	BASEPRI, r3
 800c07c:	f3bf 8f6f 	isb	sy
 800c080:	f3bf 8f4f 	dsb	sy
 800c084:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c086:	bf00      	nop
 800c088:	e7fe      	b.n	800c088 <xQueueGenericCreateStatic+0x44>

    /* A queue storage area should be provided if the item size is not 0, and
    should not be provided if the item size is 0. */
    configASSERT(!((pucQueueStorage != NULL) && (uxItemSize == 0)));
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d002      	beq.n	800c096 <xQueueGenericCreateStatic+0x52>
 800c090:	68bb      	ldr	r3, [r7, #8]
 800c092:	2b00      	cmp	r3, #0
 800c094:	d001      	beq.n	800c09a <xQueueGenericCreateStatic+0x56>
 800c096:	2301      	movs	r3, #1
 800c098:	e000      	b.n	800c09c <xQueueGenericCreateStatic+0x58>
 800c09a:	2300      	movs	r3, #0
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d10a      	bne.n	800c0b6 <xQueueGenericCreateStatic+0x72>
    __asm volatile("	mov %0, %1												\n"
 800c0a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0a4:	f383 8811 	msr	BASEPRI, r3
 800c0a8:	f3bf 8f6f 	isb	sy
 800c0ac:	f3bf 8f4f 	dsb	sy
 800c0b0:	623b      	str	r3, [r7, #32]
}
 800c0b2:	bf00      	nop
 800c0b4:	e7fe      	b.n	800c0b4 <xQueueGenericCreateStatic+0x70>
    configASSERT(!((pucQueueStorage == NULL) && (uxItemSize != 0)));
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d102      	bne.n	800c0c2 <xQueueGenericCreateStatic+0x7e>
 800c0bc:	68bb      	ldr	r3, [r7, #8]
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d101      	bne.n	800c0c6 <xQueueGenericCreateStatic+0x82>
 800c0c2:	2301      	movs	r3, #1
 800c0c4:	e000      	b.n	800c0c8 <xQueueGenericCreateStatic+0x84>
 800c0c6:	2300      	movs	r3, #0
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d10a      	bne.n	800c0e2 <xQueueGenericCreateStatic+0x9e>
    __asm volatile("	mov %0, %1												\n"
 800c0cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0d0:	f383 8811 	msr	BASEPRI, r3
 800c0d4:	f3bf 8f6f 	isb	sy
 800c0d8:	f3bf 8f4f 	dsb	sy
 800c0dc:	61fb      	str	r3, [r7, #28]
}
 800c0de:	bf00      	nop
 800c0e0:	e7fe      	b.n	800c0e0 <xQueueGenericCreateStatic+0x9c>
#if (configASSERT_DEFINED == 1)
    {
        /* Sanity check that the size of the structure used to declare a
        variable of type StaticQueue_t or StaticSemaphore_t equals the size of
        the real queue and semaphore structures. */
        volatile size_t xSize = sizeof(StaticQueue_t);
 800c0e2:	2348      	movs	r3, #72	; 0x48
 800c0e4:	617b      	str	r3, [r7, #20]
        configASSERT(xSize == sizeof(Queue_t));
 800c0e6:	697b      	ldr	r3, [r7, #20]
 800c0e8:	2b48      	cmp	r3, #72	; 0x48
 800c0ea:	d00a      	beq.n	800c102 <xQueueGenericCreateStatic+0xbe>
    __asm volatile("	mov %0, %1												\n"
 800c0ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0f0:	f383 8811 	msr	BASEPRI, r3
 800c0f4:	f3bf 8f6f 	isb	sy
 800c0f8:	f3bf 8f4f 	dsb	sy
 800c0fc:	61bb      	str	r3, [r7, #24]
}
 800c0fe:	bf00      	nop
 800c100:	e7fe      	b.n	800c100 <xQueueGenericCreateStatic+0xbc>
        (void)xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800c102:	697b      	ldr	r3, [r7, #20]
#endif /* configASSERT_DEFINED */

    /* The address of a statically allocated queue was passed in, use it.
    The address of a statically allocated storage area was also passed in
    but is already set. */
    pxNewQueue = (Queue_t *)pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c104:	683b      	ldr	r3, [r7, #0]
 800c106:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (pxNewQueue != NULL) {
 800c108:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d00d      	beq.n	800c12a <xQueueGenericCreateStatic+0xe6>
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
        {
            /* Queues can be allocated wither statically or dynamically, so
            note this queue was allocated statically in case the queue is
            later deleted. */
            pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800c10e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c110:	2201      	movs	r2, #1
 800c112:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
        }
#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

        prvInitialiseNewQueue(uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue);
 800c116:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800c11a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c11c:	9300      	str	r3, [sp, #0]
 800c11e:	4613      	mov	r3, r2
 800c120:	687a      	ldr	r2, [r7, #4]
 800c122:	68b9      	ldr	r1, [r7, #8]
 800c124:	68f8      	ldr	r0, [r7, #12]
 800c126:	f000 f805 	bl	800c134 <prvInitialiseNewQueue>
    } else {
        traceQUEUE_CREATE_FAILED(ucQueueType);
        mtCOVERAGE_TEST_MARKER();
    }

    return pxNewQueue;
 800c12a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800c12c:	4618      	mov	r0, r3
 800c12e:	3730      	adds	r7, #48	; 0x30
 800c130:	46bd      	mov	sp, r7
 800c132:	bd80      	pop	{r7, pc}

0800c134 <prvInitialiseNewQueue>:
}

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue(const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t * pucQueueStorage, const uint8_t ucQueueType, Queue_t * pxNewQueue) {
 800c134:	b580      	push	{r7, lr}
 800c136:	b084      	sub	sp, #16
 800c138:	af00      	add	r7, sp, #0
 800c13a:	60f8      	str	r0, [r7, #12]
 800c13c:	60b9      	str	r1, [r7, #8]
 800c13e:	607a      	str	r2, [r7, #4]
 800c140:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
    configUSE_TRACE_FACILITY not be set to 1. */
    (void)ucQueueType;

    if (uxItemSize == (UBaseType_t)0) {
 800c142:	68bb      	ldr	r3, [r7, #8]
 800c144:	2b00      	cmp	r3, #0
 800c146:	d103      	bne.n	800c150 <prvInitialiseNewQueue+0x1c>
        /* No RAM was allocated for the queue storage area, but PC head cannot
        be set to NULL because NULL is used as a key to say the queue is used as
        a mutex.  Therefore just set pcHead to point to the queue as a benign
        value that is known to be within the memory map. */
        pxNewQueue->pcHead = (int8_t *)pxNewQueue;
 800c148:	69bb      	ldr	r3, [r7, #24]
 800c14a:	69ba      	ldr	r2, [r7, #24]
 800c14c:	601a      	str	r2, [r3, #0]
 800c14e:	e002      	b.n	800c156 <prvInitialiseNewQueue+0x22>
    } else {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = (int8_t *)pucQueueStorage;
 800c150:	69bb      	ldr	r3, [r7, #24]
 800c152:	687a      	ldr	r2, [r7, #4]
 800c154:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
    defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800c156:	69bb      	ldr	r3, [r7, #24]
 800c158:	68fa      	ldr	r2, [r7, #12]
 800c15a:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800c15c:	69bb      	ldr	r3, [r7, #24]
 800c15e:	68ba      	ldr	r2, [r7, #8]
 800c160:	641a      	str	r2, [r3, #64]	; 0x40
    (void)xQueueGenericReset(pxNewQueue, pdTRUE);
 800c162:	2101      	movs	r1, #1
 800c164:	69b8      	ldr	r0, [r7, #24]
 800c166:	f7ff ff05 	bl	800bf74 <xQueueGenericReset>
#if (configUSE_QUEUE_SETS == 1)
    { pxNewQueue->pxQueueSetContainer = NULL; }
#endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE(pxNewQueue);
}
 800c16a:	bf00      	nop
 800c16c:	3710      	adds	r7, #16
 800c16e:	46bd      	mov	sp, r7
 800c170:	bd80      	pop	{r7, pc}
	...

0800c174 <xQueueGenericSend>:
}

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend(QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition) {
 800c174:	b580      	push	{r7, lr}
 800c176:	b08e      	sub	sp, #56	; 0x38
 800c178:	af00      	add	r7, sp, #0
 800c17a:	60f8      	str	r0, [r7, #12]
 800c17c:	60b9      	str	r1, [r7, #8]
 800c17e:	607a      	str	r2, [r7, #4]
 800c180:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c182:	2300      	movs	r3, #0
 800c184:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT(pxQueue);
 800c18a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d10a      	bne.n	800c1a6 <xQueueGenericSend+0x32>
    __asm volatile("	mov %0, %1												\n"
 800c190:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c194:	f383 8811 	msr	BASEPRI, r3
 800c198:	f3bf 8f6f 	isb	sy
 800c19c:	f3bf 8f4f 	dsb	sy
 800c1a0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c1a2:	bf00      	nop
 800c1a4:	e7fe      	b.n	800c1a4 <xQueueGenericSend+0x30>
    configASSERT(!((pvItemToQueue == NULL) && (pxQueue->uxItemSize != (UBaseType_t)0U)));
 800c1a6:	68bb      	ldr	r3, [r7, #8]
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d103      	bne.n	800c1b4 <xQueueGenericSend+0x40>
 800c1ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d101      	bne.n	800c1b8 <xQueueGenericSend+0x44>
 800c1b4:	2301      	movs	r3, #1
 800c1b6:	e000      	b.n	800c1ba <xQueueGenericSend+0x46>
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d10a      	bne.n	800c1d4 <xQueueGenericSend+0x60>
    __asm volatile("	mov %0, %1												\n"
 800c1be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1c2:	f383 8811 	msr	BASEPRI, r3
 800c1c6:	f3bf 8f6f 	isb	sy
 800c1ca:	f3bf 8f4f 	dsb	sy
 800c1ce:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c1d0:	bf00      	nop
 800c1d2:	e7fe      	b.n	800c1d2 <xQueueGenericSend+0x5e>
    configASSERT(!((xCopyPosition == queueOVERWRITE) && (pxQueue->uxLength != 1)));
 800c1d4:	683b      	ldr	r3, [r7, #0]
 800c1d6:	2b02      	cmp	r3, #2
 800c1d8:	d103      	bne.n	800c1e2 <xQueueGenericSend+0x6e>
 800c1da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c1de:	2b01      	cmp	r3, #1
 800c1e0:	d101      	bne.n	800c1e6 <xQueueGenericSend+0x72>
 800c1e2:	2301      	movs	r3, #1
 800c1e4:	e000      	b.n	800c1e8 <xQueueGenericSend+0x74>
 800c1e6:	2300      	movs	r3, #0
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d10a      	bne.n	800c202 <xQueueGenericSend+0x8e>
    __asm volatile("	mov %0, %1												\n"
 800c1ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1f0:	f383 8811 	msr	BASEPRI, r3
 800c1f4:	f3bf 8f6f 	isb	sy
 800c1f8:	f3bf 8f4f 	dsb	sy
 800c1fc:	623b      	str	r3, [r7, #32]
}
 800c1fe:	bf00      	nop
 800c200:	e7fe      	b.n	800c200 <xQueueGenericSend+0x8c>
#if ((INCLUDE_xTaskGetSchedulerState == 1) || (configUSE_TIMERS == 1))
    { configASSERT(!((xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED) && (xTicksToWait != 0))); }
 800c202:	f001 fac9 	bl	800d798 <xTaskGetSchedulerState>
 800c206:	4603      	mov	r3, r0
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d102      	bne.n	800c212 <xQueueGenericSend+0x9e>
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d101      	bne.n	800c216 <xQueueGenericSend+0xa2>
 800c212:	2301      	movs	r3, #1
 800c214:	e000      	b.n	800c218 <xQueueGenericSend+0xa4>
 800c216:	2300      	movs	r3, #0
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d10a      	bne.n	800c232 <xQueueGenericSend+0xbe>
    __asm volatile("	mov %0, %1												\n"
 800c21c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c220:	f383 8811 	msr	BASEPRI, r3
 800c224:	f3bf 8f6f 	isb	sy
 800c228:	f3bf 8f4f 	dsb	sy
 800c22c:	61fb      	str	r3, [r7, #28]
}
 800c22e:	bf00      	nop
 800c230:	e7fe      	b.n	800c230 <xQueueGenericSend+0xbc>

    /*lint -save -e904 This function relaxes the coding standard somewhat to
    allow return statements within the function itself.  This is done in the
    interest of execution time efficiency. */
    for (;;) {
        taskENTER_CRITICAL();
 800c232:	f002 f8cf 	bl	800e3d4 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
            highest priority task wanting to access the queue.  If the head item
            in the queue is to be overwritten then it does not matter if the
            queue is full. */
            if ((pxQueue->uxMessagesWaiting < pxQueue->uxLength) || (xCopyPosition == queueOVERWRITE)) {
 800c236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c238:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c23a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c23c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c23e:	429a      	cmp	r2, r3
 800c240:	d302      	bcc.n	800c248 <xQueueGenericSend+0xd4>
 800c242:	683b      	ldr	r3, [r7, #0]
 800c244:	2b02      	cmp	r3, #2
 800c246:	d129      	bne.n	800c29c <xQueueGenericSend+0x128>
                        }
                    }
                }
#else  /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue(pxQueue, pvItemToQueue, xCopyPosition);
 800c248:	683a      	ldr	r2, [r7, #0]
 800c24a:	68b9      	ldr	r1, [r7, #8]
 800c24c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c24e:	f000 fa0b 	bl	800c668 <prvCopyDataToQueue>
 800c252:	62f8      	str	r0, [r7, #44]	; 0x2c

                    /* If there was a task waiting for data to arrive on the
                    queue then unblock it now. */
                    if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToReceive)) == pdFALSE) {
 800c254:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d010      	beq.n	800c27e <xQueueGenericSend+0x10a>
                        if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToReceive)) != pdFALSE) {
 800c25c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c25e:	3324      	adds	r3, #36	; 0x24
 800c260:	4618      	mov	r0, r3
 800c262:	f001 f8dd 	bl	800d420 <xTaskRemoveFromEventList>
 800c266:	4603      	mov	r3, r0
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d013      	beq.n	800c294 <xQueueGenericSend+0x120>
                            /* The unblocked task has a priority higher than
                            our own so yield immediately.  Yes it is ok to do
                            this from within the critical section - the kernel
                            takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 800c26c:	4b3f      	ldr	r3, [pc, #252]	; (800c36c <xQueueGenericSend+0x1f8>)
 800c26e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c272:	601a      	str	r2, [r3, #0]
 800c274:	f3bf 8f4f 	dsb	sy
 800c278:	f3bf 8f6f 	isb	sy
 800c27c:	e00a      	b.n	800c294 <xQueueGenericSend+0x120>
                        } else {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    } else if (xYieldRequired != pdFALSE) {
 800c27e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c280:	2b00      	cmp	r3, #0
 800c282:	d007      	beq.n	800c294 <xQueueGenericSend+0x120>
                        /* This path is a special case that will only get
                        executed if the task was holding multiple mutexes and
                        the mutexes were given back in an order that is
                        different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 800c284:	4b39      	ldr	r3, [pc, #228]	; (800c36c <xQueueGenericSend+0x1f8>)
 800c286:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c28a:	601a      	str	r2, [r3, #0]
 800c28c:	f3bf 8f4f 	dsb	sy
 800c290:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
#endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 800c294:	f002 f8ce 	bl	800e434 <vPortExitCritical>
                return pdPASS;
 800c298:	2301      	movs	r3, #1
 800c29a:	e063      	b.n	800c364 <xQueueGenericSend+0x1f0>
            } else {
                if (xTicksToWait == (TickType_t)0) {
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d103      	bne.n	800c2aa <xQueueGenericSend+0x136>
                    /* The queue was full and no block time is specified (or
                    the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800c2a2:	f002 f8c7 	bl	800e434 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                    the function. */
                    traceQUEUE_SEND_FAILED(pxQueue);
                    return errQUEUE_FULL;
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	e05c      	b.n	800c364 <xQueueGenericSend+0x1f0>
                } else if (xEntryTimeSet == pdFALSE) {
 800c2aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d106      	bne.n	800c2be <xQueueGenericSend+0x14a>
                    /* The queue was full and a block time was specified so
                    configure the timeout structure. */
                    vTaskInternalSetTimeOutState(&xTimeOut);
 800c2b0:	f107 0314 	add.w	r3, r7, #20
 800c2b4:	4618      	mov	r0, r3
 800c2b6:	f001 f915 	bl	800d4e4 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800c2ba:	2301      	movs	r3, #1
 800c2bc:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800c2be:	f002 f8b9 	bl	800e434 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
        now the critical section has been exited. */

        vTaskSuspendAll();
 800c2c2:	f000 fe8f 	bl	800cfe4 <vTaskSuspendAll>
        prvLockQueue(pxQueue);
 800c2c6:	f002 f885 	bl	800e3d4 <vPortEnterCritical>
 800c2ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2cc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c2d0:	b25b      	sxtb	r3, r3
 800c2d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c2d6:	d103      	bne.n	800c2e0 <xQueueGenericSend+0x16c>
 800c2d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2da:	2200      	movs	r2, #0
 800c2dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c2e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c2e6:	b25b      	sxtb	r3, r3
 800c2e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c2ec:	d103      	bne.n	800c2f6 <xQueueGenericSend+0x182>
 800c2ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2f0:	2200      	movs	r2, #0
 800c2f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c2f6:	f002 f89d 	bl	800e434 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if (xTaskCheckForTimeOut(&xTimeOut, &xTicksToWait) == pdFALSE) {
 800c2fa:	1d3a      	adds	r2, r7, #4
 800c2fc:	f107 0314 	add.w	r3, r7, #20
 800c300:	4611      	mov	r1, r2
 800c302:	4618      	mov	r0, r3
 800c304:	f001 f904 	bl	800d510 <xTaskCheckForTimeOut>
 800c308:	4603      	mov	r3, r0
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d124      	bne.n	800c358 <xQueueGenericSend+0x1e4>
            if (prvIsQueueFull(pxQueue) != pdFALSE) {
 800c30e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c310:	f000 faa2 	bl	800c858 <prvIsQueueFull>
 800c314:	4603      	mov	r3, r0
 800c316:	2b00      	cmp	r3, #0
 800c318:	d018      	beq.n	800c34c <xQueueGenericSend+0x1d8>
                traceBLOCKING_ON_QUEUE_SEND(pxQueue);
                vTaskPlaceOnEventList(&(pxQueue->xTasksWaitingToSend), xTicksToWait);
 800c31a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c31c:	3310      	adds	r3, #16
 800c31e:	687a      	ldr	r2, [r7, #4]
 800c320:	4611      	mov	r1, r2
 800c322:	4618      	mov	r0, r3
 800c324:	f001 f82c 	bl	800d380 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                event list.  It is possible that interrupts occurring now
                remove this task from the event list again - but as the
                scheduler is suspended the task will go onto the pending
                ready last instead of the actual ready list. */
                prvUnlockQueue(pxQueue);
 800c328:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c32a:	f000 fa2d 	bl	800c788 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                ready list into the ready list - so it is feasible that this
                task is already in a ready list before it yields - in which
                case the yield will not cause a context switch unless there
                is also a higher priority task in the pending ready list. */
                if (xTaskResumeAll() == pdFALSE) {
 800c32e:	f000 fe67 	bl	800d000 <xTaskResumeAll>
 800c332:	4603      	mov	r3, r0
 800c334:	2b00      	cmp	r3, #0
 800c336:	f47f af7c 	bne.w	800c232 <xQueueGenericSend+0xbe>
                    portYIELD_WITHIN_API();
 800c33a:	4b0c      	ldr	r3, [pc, #48]	; (800c36c <xQueueGenericSend+0x1f8>)
 800c33c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c340:	601a      	str	r2, [r3, #0]
 800c342:	f3bf 8f4f 	dsb	sy
 800c346:	f3bf 8f6f 	isb	sy
 800c34a:	e772      	b.n	800c232 <xQueueGenericSend+0xbe>
                }
            } else {
                /* Try again. */
                prvUnlockQueue(pxQueue);
 800c34c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c34e:	f000 fa1b 	bl	800c788 <prvUnlockQueue>
                (void)xTaskResumeAll();
 800c352:	f000 fe55 	bl	800d000 <xTaskResumeAll>
 800c356:	e76c      	b.n	800c232 <xQueueGenericSend+0xbe>
            }
        } else {
            /* The timeout has expired. */
            prvUnlockQueue(pxQueue);
 800c358:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c35a:	f000 fa15 	bl	800c788 <prvUnlockQueue>
            (void)xTaskResumeAll();
 800c35e:	f000 fe4f 	bl	800d000 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED(pxQueue);
            return errQUEUE_FULL;
 800c362:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 800c364:	4618      	mov	r0, r3
 800c366:	3738      	adds	r7, #56	; 0x38
 800c368:	46bd      	mov	sp, r7
 800c36a:	bd80      	pop	{r7, pc}
 800c36c:	e000ed04 	.word	0xe000ed04

0800c370 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR(QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition) {
 800c370:	b580      	push	{r7, lr}
 800c372:	b090      	sub	sp, #64	; 0x40
 800c374:	af00      	add	r7, sp, #0
 800c376:	60f8      	str	r0, [r7, #12]
 800c378:	60b9      	str	r1, [r7, #8]
 800c37a:	607a      	str	r2, [r7, #4]
 800c37c:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT(pxQueue);
 800c382:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c384:	2b00      	cmp	r3, #0
 800c386:	d10a      	bne.n	800c39e <xQueueGenericSendFromISR+0x2e>
    __asm volatile("	mov %0, %1												\n"
 800c388:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c38c:	f383 8811 	msr	BASEPRI, r3
 800c390:	f3bf 8f6f 	isb	sy
 800c394:	f3bf 8f4f 	dsb	sy
 800c398:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c39a:	bf00      	nop
 800c39c:	e7fe      	b.n	800c39c <xQueueGenericSendFromISR+0x2c>
    configASSERT(!((pvItemToQueue == NULL) && (pxQueue->uxItemSize != (UBaseType_t)0U)));
 800c39e:	68bb      	ldr	r3, [r7, #8]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d103      	bne.n	800c3ac <xQueueGenericSendFromISR+0x3c>
 800c3a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d101      	bne.n	800c3b0 <xQueueGenericSendFromISR+0x40>
 800c3ac:	2301      	movs	r3, #1
 800c3ae:	e000      	b.n	800c3b2 <xQueueGenericSendFromISR+0x42>
 800c3b0:	2300      	movs	r3, #0
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d10a      	bne.n	800c3cc <xQueueGenericSendFromISR+0x5c>
    __asm volatile("	mov %0, %1												\n"
 800c3b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3ba:	f383 8811 	msr	BASEPRI, r3
 800c3be:	f3bf 8f6f 	isb	sy
 800c3c2:	f3bf 8f4f 	dsb	sy
 800c3c6:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c3c8:	bf00      	nop
 800c3ca:	e7fe      	b.n	800c3ca <xQueueGenericSendFromISR+0x5a>
    configASSERT(!((xCopyPosition == queueOVERWRITE) && (pxQueue->uxLength != 1)));
 800c3cc:	683b      	ldr	r3, [r7, #0]
 800c3ce:	2b02      	cmp	r3, #2
 800c3d0:	d103      	bne.n	800c3da <xQueueGenericSendFromISR+0x6a>
 800c3d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c3d6:	2b01      	cmp	r3, #1
 800c3d8:	d101      	bne.n	800c3de <xQueueGenericSendFromISR+0x6e>
 800c3da:	2301      	movs	r3, #1
 800c3dc:	e000      	b.n	800c3e0 <xQueueGenericSendFromISR+0x70>
 800c3de:	2300      	movs	r3, #0
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d10a      	bne.n	800c3fa <xQueueGenericSendFromISR+0x8a>
    __asm volatile("	mov %0, %1												\n"
 800c3e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3e8:	f383 8811 	msr	BASEPRI, r3
 800c3ec:	f3bf 8f6f 	isb	sy
 800c3f0:	f3bf 8f4f 	dsb	sy
 800c3f4:	623b      	str	r3, [r7, #32]
}
 800c3f6:	bf00      	nop
 800c3f8:	e7fe      	b.n	800c3f8 <xQueueGenericSendFromISR+0x88>
    that have been assigned a priority at or (logically) below the maximum
    system call	interrupt priority.  FreeRTOS maintains a separate interrupt
    safe API to ensure interrupt entry is as fast and as simple as possible.
    More information (albeit Cortex-M specific) is provided on the following
    link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c3fa:	f002 f8cd 	bl	800e598 <vPortValidateInterruptPriority>
/*-----------------------------------------------------------*/

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI(void) {
    uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

    __asm volatile("	mrs %0, basepri											\n"
 800c3fe:	f3ef 8211 	mrs	r2, BASEPRI
 800c402:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c406:	f383 8811 	msr	BASEPRI, r3
 800c40a:	f3bf 8f6f 	isb	sy
 800c40e:	f3bf 8f4f 	dsb	sy
 800c412:	61fa      	str	r2, [r7, #28]
 800c414:	61bb      	str	r3, [r7, #24]
                   : "i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
                   : "memory");

    /* This return will not be reached but is necessary to prevent compiler
    warnings. */
    return ulOriginalBASEPRI;
 800c416:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
    in the queue.  Also don't directly wake a task that was blocked on a queue
    read, instead return a flag to say whether a context switch is required or
    not (i.e. has a task with a higher priority than us been woken by this
    post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c418:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if ((pxQueue->uxMessagesWaiting < pxQueue->uxLength) || (xCopyPosition == queueOVERWRITE)) {
 800c41a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c41c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c41e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c420:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c422:	429a      	cmp	r2, r3
 800c424:	d302      	bcc.n	800c42c <xQueueGenericSendFromISR+0xbc>
 800c426:	683b      	ldr	r3, [r7, #0]
 800c428:	2b02      	cmp	r3, #2
 800c42a:	d12f      	bne.n	800c48c <xQueueGenericSendFromISR+0x11c>
            const int8_t cTxLock = pxQueue->cTxLock;
 800c42c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c42e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c432:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c436:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c43a:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
            semaphore or mutex.  That means prvCopyDataToQueue() cannot result
            in a task disinheriting a priority and prvCopyDataToQueue() can be
            called here even though the disinherit function does not check if
            the scheduler is suspended before accessing the ready lists. */
            (void)prvCopyDataToQueue(pxQueue, pvItemToQueue, xCopyPosition);
 800c43c:	683a      	ldr	r2, [r7, #0]
 800c43e:	68b9      	ldr	r1, [r7, #8]
 800c440:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c442:	f000 f911 	bl	800c668 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
            be done when the queue is unlocked later. */
            if (cTxLock == queueUNLOCKED) {
 800c446:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800c44a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c44e:	d112      	bne.n	800c476 <xQueueGenericSendFromISR+0x106>
                        }
                    }
                }
#else  /* configUSE_QUEUE_SETS */
                {
                    if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToReceive)) == pdFALSE) {
 800c450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c454:	2b00      	cmp	r3, #0
 800c456:	d016      	beq.n	800c486 <xQueueGenericSendFromISR+0x116>
                        if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToReceive)) != pdFALSE) {
 800c458:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c45a:	3324      	adds	r3, #36	; 0x24
 800c45c:	4618      	mov	r0, r3
 800c45e:	f000 ffdf 	bl	800d420 <xTaskRemoveFromEventList>
 800c462:	4603      	mov	r3, r0
 800c464:	2b00      	cmp	r3, #0
 800c466:	d00e      	beq.n	800c486 <xQueueGenericSendFromISR+0x116>
                            /* The task waiting has a higher priority so record that a
                            context	switch is required. */
                            if (pxHigherPriorityTaskWoken != NULL) {
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d00b      	beq.n	800c486 <xQueueGenericSendFromISR+0x116>
                                *pxHigherPriorityTaskWoken = pdTRUE;
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	2201      	movs	r2, #1
 800c472:	601a      	str	r2, [r3, #0]
 800c474:	e007      	b.n	800c486 <xQueueGenericSendFromISR+0x116>
                }
#endif /* configUSE_QUEUE_SETS */
            } else {
                /* Increment the lock count so the task that unlocks the queue
                knows that data was posted while it was locked. */
                pxQueue->cTxLock = (int8_t)(cTxLock + 1);
 800c476:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800c47a:	3301      	adds	r3, #1
 800c47c:	b2db      	uxtb	r3, r3
 800c47e:	b25a      	sxtb	r2, r3
 800c480:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c482:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 800c486:	2301      	movs	r3, #1
 800c488:	63fb      	str	r3, [r7, #60]	; 0x3c
        if ((pxQueue->uxMessagesWaiting < pxQueue->uxLength) || (xCopyPosition == queueOVERWRITE)) {
 800c48a:	e001      	b.n	800c490 <xQueueGenericSendFromISR+0x120>
        } else {
            traceQUEUE_SEND_FROM_ISR_FAILED(pxQueue);
            xReturn = errQUEUE_FULL;
 800c48c:	2300      	movs	r3, #0
 800c48e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c490:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c492:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI(uint32_t ulNewMaskValue) {
    __asm volatile("	msr basepri, %0	" ::"r"(ulNewMaskValue) : "memory");
 800c494:	697b      	ldr	r3, [r7, #20]
 800c496:	f383 8811 	msr	BASEPRI, r3
}
 800c49a:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR(uxSavedInterruptStatus);

    return xReturn;
 800c49c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800c49e:	4618      	mov	r0, r3
 800c4a0:	3740      	adds	r7, #64	; 0x40
 800c4a2:	46bd      	mov	sp, r7
 800c4a4:	bd80      	pop	{r7, pc}
	...

0800c4a8 <xQueueReceive>:

    return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive(QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait) {
 800c4a8:	b580      	push	{r7, lr}
 800c4aa:	b08c      	sub	sp, #48	; 0x30
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	60f8      	str	r0, [r7, #12]
 800c4b0:	60b9      	str	r1, [r7, #8]
 800c4b2:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 800c4b4:	2300      	movs	r3, #0
 800c4b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800c4b8:	68fb      	ldr	r3, [r7, #12]
 800c4ba:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT((pxQueue));
 800c4bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d10a      	bne.n	800c4d8 <xQueueReceive+0x30>
    __asm volatile("	mov %0, %1												\n"
 800c4c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4c6:	f383 8811 	msr	BASEPRI, r3
 800c4ca:	f3bf 8f6f 	isb	sy
 800c4ce:	f3bf 8f4f 	dsb	sy
 800c4d2:	623b      	str	r3, [r7, #32]
}
 800c4d4:	bf00      	nop
 800c4d6:	e7fe      	b.n	800c4d6 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
    is zero (so no data is copied into the buffer. */
    configASSERT(!(((pvBuffer) == NULL) && ((pxQueue)->uxItemSize != (UBaseType_t)0U)));
 800c4d8:	68bb      	ldr	r3, [r7, #8]
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d103      	bne.n	800c4e6 <xQueueReceive+0x3e>
 800c4de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d101      	bne.n	800c4ea <xQueueReceive+0x42>
 800c4e6:	2301      	movs	r3, #1
 800c4e8:	e000      	b.n	800c4ec <xQueueReceive+0x44>
 800c4ea:	2300      	movs	r3, #0
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d10a      	bne.n	800c506 <xQueueReceive+0x5e>
    __asm volatile("	mov %0, %1												\n"
 800c4f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4f4:	f383 8811 	msr	BASEPRI, r3
 800c4f8:	f3bf 8f6f 	isb	sy
 800c4fc:	f3bf 8f4f 	dsb	sy
 800c500:	61fb      	str	r3, [r7, #28]
}
 800c502:	bf00      	nop
 800c504:	e7fe      	b.n	800c504 <xQueueReceive+0x5c>

/* Cannot block if the scheduler is suspended. */
#if ((INCLUDE_xTaskGetSchedulerState == 1) || (configUSE_TIMERS == 1))
    { configASSERT(!((xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED) && (xTicksToWait != 0))); }
 800c506:	f001 f947 	bl	800d798 <xTaskGetSchedulerState>
 800c50a:	4603      	mov	r3, r0
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d102      	bne.n	800c516 <xQueueReceive+0x6e>
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	2b00      	cmp	r3, #0
 800c514:	d101      	bne.n	800c51a <xQueueReceive+0x72>
 800c516:	2301      	movs	r3, #1
 800c518:	e000      	b.n	800c51c <xQueueReceive+0x74>
 800c51a:	2300      	movs	r3, #0
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d10a      	bne.n	800c536 <xQueueReceive+0x8e>
    __asm volatile("	mov %0, %1												\n"
 800c520:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c524:	f383 8811 	msr	BASEPRI, r3
 800c528:	f3bf 8f6f 	isb	sy
 800c52c:	f3bf 8f4f 	dsb	sy
 800c530:	61bb      	str	r3, [r7, #24]
}
 800c532:	bf00      	nop
 800c534:	e7fe      	b.n	800c534 <xQueueReceive+0x8c>

    /*lint -save -e904  This function relaxes the coding standard somewhat to
    allow return statements within the function itself.  This is done in the
    interest of execution time efficiency. */
    for (;;) {
        taskENTER_CRITICAL();
 800c536:	f001 ff4d 	bl	800e3d4 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c53a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c53c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c53e:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
            must be the highest priority task wanting to access the queue. */
            if (uxMessagesWaiting > (UBaseType_t)0) {
 800c540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c542:	2b00      	cmp	r3, #0
 800c544:	d01f      	beq.n	800c586 <xQueueReceive+0xde>
                /* Data available, remove one item. */
                prvCopyDataFromQueue(pxQueue, pvBuffer);
 800c546:	68b9      	ldr	r1, [r7, #8]
 800c548:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c54a:	f000 f8f7 	bl	800c73c <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE(pxQueue);
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - (UBaseType_t)1;
 800c54e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c550:	1e5a      	subs	r2, r3, #1
 800c552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c554:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                post to the queue?  If so, unblock the highest priority waiting
                task. */
                if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToSend)) == pdFALSE) {
 800c556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c558:	691b      	ldr	r3, [r3, #16]
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d00f      	beq.n	800c57e <xQueueReceive+0xd6>
                    if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToSend)) != pdFALSE) {
 800c55e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c560:	3310      	adds	r3, #16
 800c562:	4618      	mov	r0, r3
 800c564:	f000 ff5c 	bl	800d420 <xTaskRemoveFromEventList>
 800c568:	4603      	mov	r3, r0
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d007      	beq.n	800c57e <xQueueReceive+0xd6>
                        queueYIELD_IF_USING_PREEMPTION();
 800c56e:	4b3d      	ldr	r3, [pc, #244]	; (800c664 <xQueueReceive+0x1bc>)
 800c570:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c574:	601a      	str	r2, [r3, #0]
 800c576:	f3bf 8f4f 	dsb	sy
 800c57a:	f3bf 8f6f 	isb	sy
                    }
                } else {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800c57e:	f001 ff59 	bl	800e434 <vPortExitCritical>
                return pdPASS;
 800c582:	2301      	movs	r3, #1
 800c584:	e069      	b.n	800c65a <xQueueReceive+0x1b2>
            } else {
                if (xTicksToWait == (TickType_t)0) {
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d103      	bne.n	800c594 <xQueueReceive+0xec>
                    /* The queue was empty and no block time is specified (or
                    the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800c58c:	f001 ff52 	bl	800e434 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED(pxQueue);
                    return errQUEUE_EMPTY;
 800c590:	2300      	movs	r3, #0
 800c592:	e062      	b.n	800c65a <xQueueReceive+0x1b2>
                } else if (xEntryTimeSet == pdFALSE) {
 800c594:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c596:	2b00      	cmp	r3, #0
 800c598:	d106      	bne.n	800c5a8 <xQueueReceive+0x100>
                    /* The queue was empty and a block time was specified so
                    configure the timeout structure. */
                    vTaskInternalSetTimeOutState(&xTimeOut);
 800c59a:	f107 0310 	add.w	r3, r7, #16
 800c59e:	4618      	mov	r0, r3
 800c5a0:	f000 ffa0 	bl	800d4e4 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800c5a4:	2301      	movs	r3, #1
 800c5a6:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800c5a8:	f001 ff44 	bl	800e434 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
        now the critical section has been exited. */

        vTaskSuspendAll();
 800c5ac:	f000 fd1a 	bl	800cfe4 <vTaskSuspendAll>
        prvLockQueue(pxQueue);
 800c5b0:	f001 ff10 	bl	800e3d4 <vPortEnterCritical>
 800c5b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c5ba:	b25b      	sxtb	r3, r3
 800c5bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c5c0:	d103      	bne.n	800c5ca <xQueueReceive+0x122>
 800c5c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5c4:	2200      	movs	r2, #0
 800c5c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c5ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c5d0:	b25b      	sxtb	r3, r3
 800c5d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c5d6:	d103      	bne.n	800c5e0 <xQueueReceive+0x138>
 800c5d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5da:	2200      	movs	r2, #0
 800c5dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c5e0:	f001 ff28 	bl	800e434 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if (xTaskCheckForTimeOut(&xTimeOut, &xTicksToWait) == pdFALSE) {
 800c5e4:	1d3a      	adds	r2, r7, #4
 800c5e6:	f107 0310 	add.w	r3, r7, #16
 800c5ea:	4611      	mov	r1, r2
 800c5ec:	4618      	mov	r0, r3
 800c5ee:	f000 ff8f 	bl	800d510 <xTaskCheckForTimeOut>
 800c5f2:	4603      	mov	r3, r0
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d123      	bne.n	800c640 <xQueueReceive+0x198>
            /* The timeout has not expired.  If the queue is still empty place
            the task on the list of tasks waiting to receive from the queue. */
            if (prvIsQueueEmpty(pxQueue) != pdFALSE) {
 800c5f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c5fa:	f000 f917 	bl	800c82c <prvIsQueueEmpty>
 800c5fe:	4603      	mov	r3, r0
 800c600:	2b00      	cmp	r3, #0
 800c602:	d017      	beq.n	800c634 <xQueueReceive+0x18c>
                traceBLOCKING_ON_QUEUE_RECEIVE(pxQueue);
                vTaskPlaceOnEventList(&(pxQueue->xTasksWaitingToReceive), xTicksToWait);
 800c604:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c606:	3324      	adds	r3, #36	; 0x24
 800c608:	687a      	ldr	r2, [r7, #4]
 800c60a:	4611      	mov	r1, r2
 800c60c:	4618      	mov	r0, r3
 800c60e:	f000 feb7 	bl	800d380 <vTaskPlaceOnEventList>
                prvUnlockQueue(pxQueue);
 800c612:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c614:	f000 f8b8 	bl	800c788 <prvUnlockQueue>
                if (xTaskResumeAll() == pdFALSE) {
 800c618:	f000 fcf2 	bl	800d000 <xTaskResumeAll>
 800c61c:	4603      	mov	r3, r0
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d189      	bne.n	800c536 <xQueueReceive+0x8e>
                    portYIELD_WITHIN_API();
 800c622:	4b10      	ldr	r3, [pc, #64]	; (800c664 <xQueueReceive+0x1bc>)
 800c624:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c628:	601a      	str	r2, [r3, #0]
 800c62a:	f3bf 8f4f 	dsb	sy
 800c62e:	f3bf 8f6f 	isb	sy
 800c632:	e780      	b.n	800c536 <xQueueReceive+0x8e>
                    mtCOVERAGE_TEST_MARKER();
                }
            } else {
                /* The queue contains data again.  Loop back to try and read the
                data. */
                prvUnlockQueue(pxQueue);
 800c634:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c636:	f000 f8a7 	bl	800c788 <prvUnlockQueue>
                (void)xTaskResumeAll();
 800c63a:	f000 fce1 	bl	800d000 <xTaskResumeAll>
 800c63e:	e77a      	b.n	800c536 <xQueueReceive+0x8e>
            }
        } else {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
            back and attempt to read the data. */
            prvUnlockQueue(pxQueue);
 800c640:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c642:	f000 f8a1 	bl	800c788 <prvUnlockQueue>
            (void)xTaskResumeAll();
 800c646:	f000 fcdb 	bl	800d000 <xTaskResumeAll>

            if (prvIsQueueEmpty(pxQueue) != pdFALSE) {
 800c64a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c64c:	f000 f8ee 	bl	800c82c <prvIsQueueEmpty>
 800c650:	4603      	mov	r3, r0
 800c652:	2b00      	cmp	r3, #0
 800c654:	f43f af6f 	beq.w	800c536 <xQueueReceive+0x8e>
                traceQUEUE_RECEIVE_FAILED(pxQueue);
                return errQUEUE_EMPTY;
 800c658:	2300      	movs	r3, #0
            } else {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 800c65a:	4618      	mov	r0, r3
 800c65c:	3730      	adds	r7, #48	; 0x30
 800c65e:	46bd      	mov	sp, r7
 800c660:	bd80      	pop	{r7, pc}
 800c662:	bf00      	nop
 800c664:	e000ed04 	.word	0xe000ed04

0800c668 <prvCopyDataToQueue>:
}

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue(Queue_t * const pxQueue, const void * pvItemToQueue, const BaseType_t xPosition) {
 800c668:	b580      	push	{r7, lr}
 800c66a:	b086      	sub	sp, #24
 800c66c:	af00      	add	r7, sp, #0
 800c66e:	60f8      	str	r0, [r7, #12]
 800c670:	60b9      	str	r1, [r7, #8]
 800c672:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 800c674:	2300      	movs	r3, #0
 800c676:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c67c:	613b      	str	r3, [r7, #16]

    if (pxQueue->uxItemSize == (UBaseType_t)0) {
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c682:	2b00      	cmp	r3, #0
 800c684:	d10d      	bne.n	800c6a2 <prvCopyDataToQueue+0x3a>
#if (configUSE_MUTEXES == 1)
        {
            if (pxQueue->uxQueueType == queueQUEUE_IS_MUTEX) {
 800c686:	68fb      	ldr	r3, [r7, #12]
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d14d      	bne.n	800c72a <prvCopyDataToQueue+0xc2>
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit(pxQueue->u.xSemaphore.xMutexHolder);
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	689b      	ldr	r3, [r3, #8]
 800c692:	4618      	mov	r0, r3
 800c694:	f001 f89e 	bl	800d7d4 <xTaskPriorityDisinherit>
 800c698:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	2200      	movs	r2, #0
 800c69e:	609a      	str	r2, [r3, #8]
 800c6a0:	e043      	b.n	800c72a <prvCopyDataToQueue+0xc2>
            } else {
                mtCOVERAGE_TEST_MARKER();
            }
        }
#endif /* configUSE_MUTEXES */
    } else if (xPosition == queueSEND_TO_BACK) {
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d119      	bne.n	800c6dc <prvCopyDataToQueue+0x74>
        (void)memcpy((void *)pxQueue->pcWriteTo, pvItemToQueue, (size_t)pxQueue->uxItemSize); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	6858      	ldr	r0, [r3, #4]
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c6b0:	461a      	mov	r2, r3
 800c6b2:	68b9      	ldr	r1, [r7, #8]
 800c6b4:	f003 fbb6 	bl	800fe24 <memcpy>
                                                                                                 memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                            /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	685a      	ldr	r2, [r3, #4]
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c6c0:	441a      	add	r2, r3
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	605a      	str	r2, [r3, #4]
        if (pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail)                                   /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c6c6:	68fb      	ldr	r3, [r7, #12]
 800c6c8:	685a      	ldr	r2, [r3, #4]
 800c6ca:	68fb      	ldr	r3, [r7, #12]
 800c6cc:	689b      	ldr	r3, [r3, #8]
 800c6ce:	429a      	cmp	r2, r3
 800c6d0:	d32b      	bcc.n	800c72a <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	681a      	ldr	r2, [r3, #0]
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	605a      	str	r2, [r3, #4]
 800c6da:	e026      	b.n	800c72a <prvCopyDataToQueue+0xc2>
        } else {
            mtCOVERAGE_TEST_MARKER();
        }
    } else {
        (void)memcpy((void *)pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, (size_t)pxQueue->uxItemSize); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	68d8      	ldr	r0, [r3, #12]
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c6e4:	461a      	mov	r2, r3
 800c6e6:	68b9      	ldr	r1, [r7, #8]
 800c6e8:	f003 fb9c 	bl	800fe24 <memcpy>
                                                                                                           no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	68da      	ldr	r2, [r3, #12]
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c6f4:	425b      	negs	r3, r3
 800c6f6:	441a      	add	r2, r3
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	60da      	str	r2, [r3, #12]
        if (pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	68da      	ldr	r2, [r3, #12]
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	429a      	cmp	r2, r3
 800c706:	d207      	bcs.n	800c718 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = (pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize);
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	689a      	ldr	r2, [r3, #8]
 800c70c:	68fb      	ldr	r3, [r7, #12]
 800c70e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c710:	425b      	negs	r3, r3
 800c712:	441a      	add	r2, r3
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	60da      	str	r2, [r3, #12]
        } else {
            mtCOVERAGE_TEST_MARKER();
        }

        if (xPosition == queueOVERWRITE) {
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	2b02      	cmp	r3, #2
 800c71c:	d105      	bne.n	800c72a <prvCopyDataToQueue+0xc2>
            if (uxMessagesWaiting > (UBaseType_t)0) {
 800c71e:	693b      	ldr	r3, [r7, #16]
 800c720:	2b00      	cmp	r3, #0
 800c722:	d002      	beq.n	800c72a <prvCopyDataToQueue+0xc2>
                /* An item is not being added but overwritten, so subtract
                one from the recorded number of items in the queue so when
                one is added again below the number of recorded items remains
                correct. */
                --uxMessagesWaiting;
 800c724:	693b      	ldr	r3, [r7, #16]
 800c726:	3b01      	subs	r3, #1
 800c728:	613b      	str	r3, [r7, #16]
        } else {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + (UBaseType_t)1;
 800c72a:	693b      	ldr	r3, [r7, #16]
 800c72c:	1c5a      	adds	r2, r3, #1
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 800c732:	697b      	ldr	r3, [r7, #20]
}
 800c734:	4618      	mov	r0, r3
 800c736:	3718      	adds	r7, #24
 800c738:	46bd      	mov	sp, r7
 800c73a:	bd80      	pop	{r7, pc}

0800c73c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue(Queue_t * const pxQueue, void * const pvBuffer) {
 800c73c:	b580      	push	{r7, lr}
 800c73e:	b082      	sub	sp, #8
 800c740:	af00      	add	r7, sp, #0
 800c742:	6078      	str	r0, [r7, #4]
 800c744:	6039      	str	r1, [r7, #0]
    if (pxQueue->uxItemSize != (UBaseType_t)0) {
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d018      	beq.n	800c780 <prvCopyDataFromQueue+0x44>
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;          /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	68da      	ldr	r2, [r3, #12]
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c756:	441a      	add	r2, r3
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	60da      	str	r2, [r3, #12]
        if (pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	68da      	ldr	r2, [r3, #12]
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	689b      	ldr	r3, [r3, #8]
 800c764:	429a      	cmp	r2, r3
 800c766:	d303      	bcc.n	800c770 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	681a      	ldr	r2, [r3, #0]
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	60da      	str	r2, [r3, #12]
        } else {
            mtCOVERAGE_TEST_MARKER();
        }
        (void)memcpy((void *)pvBuffer, (void *)pxQueue->u.xQueue.pcReadFrom,
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	68d9      	ldr	r1, [r3, #12]
                     (size_t)pxQueue->uxItemSize); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	6c1b      	ldr	r3, [r3, #64]	; 0x40
        (void)memcpy((void *)pvBuffer, (void *)pxQueue->u.xQueue.pcReadFrom,
 800c778:	461a      	mov	r2, r3
 800c77a:	6838      	ldr	r0, [r7, #0]
 800c77c:	f003 fb52 	bl	800fe24 <memcpy>
                                                      required by function signature and safe as no alignment requirement and copy length specified in bytes. */
    }
}
 800c780:	bf00      	nop
 800c782:	3708      	adds	r7, #8
 800c784:	46bd      	mov	sp, r7
 800c786:	bd80      	pop	{r7, pc}

0800c788 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue(Queue_t * const pxQueue) {
 800c788:	b580      	push	{r7, lr}
 800c78a:	b084      	sub	sp, #16
 800c78c:	af00      	add	r7, sp, #0
 800c78e:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
    removed from the queue while the queue was locked.  When a queue is
    locked items can be added or removed, but the event lists cannot be
    updated. */
    taskENTER_CRITICAL();
 800c790:	f001 fe20 	bl	800e3d4 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c79a:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while (cTxLock > queueLOCKED_UNMODIFIED) {
 800c79c:	e011      	b.n	800c7c2 <prvUnlockQueue+0x3a>
            }
#else  /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                the pending ready list as the scheduler is still suspended. */
                if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToReceive)) == pdFALSE) {
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d012      	beq.n	800c7cc <prvUnlockQueue+0x44>
                    if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToReceive)) != pdFALSE) {
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	3324      	adds	r3, #36	; 0x24
 800c7aa:	4618      	mov	r0, r3
 800c7ac:	f000 fe38 	bl	800d420 <xTaskRemoveFromEventList>
 800c7b0:	4603      	mov	r3, r0
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d001      	beq.n	800c7ba <prvUnlockQueue+0x32>
                        /* The task waiting has a higher priority so record that
                        a context switch is required. */
                        vTaskMissedYield();
 800c7b6:	f000 ff0d 	bl	800d5d4 <vTaskMissedYield>
                    break;
                }
            }
#endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 800c7ba:	7bfb      	ldrb	r3, [r7, #15]
 800c7bc:	3b01      	subs	r3, #1
 800c7be:	b2db      	uxtb	r3, r3
 800c7c0:	73fb      	strb	r3, [r7, #15]
        while (cTxLock > queueLOCKED_UNMODIFIED) {
 800c7c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	dce9      	bgt.n	800c79e <prvUnlockQueue+0x16>
 800c7ca:	e000      	b.n	800c7ce <prvUnlockQueue+0x46>
                    break;
 800c7cc:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	22ff      	movs	r2, #255	; 0xff
 800c7d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 800c7d6:	f001 fe2d 	bl	800e434 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800c7da:	f001 fdfb 	bl	800e3d4 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c7e4:	73bb      	strb	r3, [r7, #14]

        while (cRxLock > queueLOCKED_UNMODIFIED) {
 800c7e6:	e011      	b.n	800c80c <prvUnlockQueue+0x84>
            if (listLIST_IS_EMPTY(&(pxQueue->xTasksWaitingToSend)) == pdFALSE) {
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	691b      	ldr	r3, [r3, #16]
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d012      	beq.n	800c816 <prvUnlockQueue+0x8e>
                if (xTaskRemoveFromEventList(&(pxQueue->xTasksWaitingToSend)) != pdFALSE) {
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	3310      	adds	r3, #16
 800c7f4:	4618      	mov	r0, r3
 800c7f6:	f000 fe13 	bl	800d420 <xTaskRemoveFromEventList>
 800c7fa:	4603      	mov	r3, r0
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d001      	beq.n	800c804 <prvUnlockQueue+0x7c>
                    vTaskMissedYield();
 800c800:	f000 fee8 	bl	800d5d4 <vTaskMissedYield>
                } else {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 800c804:	7bbb      	ldrb	r3, [r7, #14]
 800c806:	3b01      	subs	r3, #1
 800c808:	b2db      	uxtb	r3, r3
 800c80a:	73bb      	strb	r3, [r7, #14]
        while (cRxLock > queueLOCKED_UNMODIFIED) {
 800c80c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c810:	2b00      	cmp	r3, #0
 800c812:	dce9      	bgt.n	800c7e8 <prvUnlockQueue+0x60>
 800c814:	e000      	b.n	800c818 <prvUnlockQueue+0x90>
            } else {
                break;
 800c816:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	22ff      	movs	r2, #255	; 0xff
 800c81c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 800c820:	f001 fe08 	bl	800e434 <vPortExitCritical>
}
 800c824:	bf00      	nop
 800c826:	3710      	adds	r7, #16
 800c828:	46bd      	mov	sp, r7
 800c82a:	bd80      	pop	{r7, pc}

0800c82c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty(const Queue_t * pxQueue) {
 800c82c:	b580      	push	{r7, lr}
 800c82e:	b084      	sub	sp, #16
 800c830:	af00      	add	r7, sp, #0
 800c832:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800c834:	f001 fdce 	bl	800e3d4 <vPortEnterCritical>
    {
        if (pxQueue->uxMessagesWaiting == (UBaseType_t)0) {
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d102      	bne.n	800c846 <prvIsQueueEmpty+0x1a>
            xReturn = pdTRUE;
 800c840:	2301      	movs	r3, #1
 800c842:	60fb      	str	r3, [r7, #12]
 800c844:	e001      	b.n	800c84a <prvIsQueueEmpty+0x1e>
        } else {
            xReturn = pdFALSE;
 800c846:	2300      	movs	r3, #0
 800c848:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800c84a:	f001 fdf3 	bl	800e434 <vPortExitCritical>

    return xReturn;
 800c84e:	68fb      	ldr	r3, [r7, #12]
}
 800c850:	4618      	mov	r0, r3
 800c852:	3710      	adds	r7, #16
 800c854:	46bd      	mov	sp, r7
 800c856:	bd80      	pop	{r7, pc}

0800c858 <prvIsQueueFull>:

    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull(const Queue_t * pxQueue) {
 800c858:	b580      	push	{r7, lr}
 800c85a:	b084      	sub	sp, #16
 800c85c:	af00      	add	r7, sp, #0
 800c85e:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800c860:	f001 fdb8 	bl	800e3d4 <vPortEnterCritical>
    {
        if (pxQueue->uxMessagesWaiting == pxQueue->uxLength) {
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c86c:	429a      	cmp	r2, r3
 800c86e:	d102      	bne.n	800c876 <prvIsQueueFull+0x1e>
            xReturn = pdTRUE;
 800c870:	2301      	movs	r3, #1
 800c872:	60fb      	str	r3, [r7, #12]
 800c874:	e001      	b.n	800c87a <prvIsQueueFull+0x22>
        } else {
            xReturn = pdFALSE;
 800c876:	2300      	movs	r3, #0
 800c878:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800c87a:	f001 fddb 	bl	800e434 <vPortExitCritical>

    return xReturn;
 800c87e:	68fb      	ldr	r3, [r7, #12]
}
 800c880:	4618      	mov	r0, r3
 800c882:	3710      	adds	r7, #16
 800c884:	46bd      	mov	sp, r7
 800c886:	bd80      	pop	{r7, pc}

0800c888 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if (configQUEUE_REGISTRY_SIZE > 0)

void vQueueAddToRegistry(QueueHandle_t xQueue, const char * pcQueueName) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 800c888:	b480      	push	{r7}
 800c88a:	b085      	sub	sp, #20
 800c88c:	af00      	add	r7, sp, #0
 800c88e:	6078      	str	r0, [r7, #4]
 800c890:	6039      	str	r1, [r7, #0]
    UBaseType_t ux;

    /* See if there is an empty space in the registry.  A NULL name denotes
    a free slot. */
    for (ux = (UBaseType_t)0U; ux < (UBaseType_t)configQUEUE_REGISTRY_SIZE; ux++) {
 800c892:	2300      	movs	r3, #0
 800c894:	60fb      	str	r3, [r7, #12]
 800c896:	e014      	b.n	800c8c2 <vQueueAddToRegistry+0x3a>
        if (xQueueRegistry[ux].pcQueueName == NULL) {
 800c898:	4a0f      	ldr	r2, [pc, #60]	; (800c8d8 <vQueueAddToRegistry+0x50>)
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d10b      	bne.n	800c8bc <vQueueAddToRegistry+0x34>
            /* Store the information on this queue. */
            xQueueRegistry[ux].pcQueueName = pcQueueName;
 800c8a4:	490c      	ldr	r1, [pc, #48]	; (800c8d8 <vQueueAddToRegistry+0x50>)
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	683a      	ldr	r2, [r7, #0]
 800c8aa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
            xQueueRegistry[ux].xHandle = xQueue;
 800c8ae:	4a0a      	ldr	r2, [pc, #40]	; (800c8d8 <vQueueAddToRegistry+0x50>)
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	00db      	lsls	r3, r3, #3
 800c8b4:	4413      	add	r3, r2
 800c8b6:	687a      	ldr	r2, [r7, #4]
 800c8b8:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD(xQueue, pcQueueName);
            break;
 800c8ba:	e006      	b.n	800c8ca <vQueueAddToRegistry+0x42>
    for (ux = (UBaseType_t)0U; ux < (UBaseType_t)configQUEUE_REGISTRY_SIZE; ux++) {
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	3301      	adds	r3, #1
 800c8c0:	60fb      	str	r3, [r7, #12]
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	2b07      	cmp	r3, #7
 800c8c6:	d9e7      	bls.n	800c898 <vQueueAddToRegistry+0x10>
        } else {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800c8c8:	bf00      	nop
 800c8ca:	bf00      	nop
 800c8cc:	3714      	adds	r7, #20
 800c8ce:	46bd      	mov	sp, r7
 800c8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8d4:	4770      	bx	lr
 800c8d6:	bf00      	nop
 800c8d8:	20000bc4 	.word	0x20000bc4

0800c8dc <vQueueWaitForMessageRestricted>:
#endif /* configQUEUE_REGISTRY_SIZE */
/*-----------------------------------------------------------*/

#if (configUSE_TIMERS == 1)

void vQueueWaitForMessageRestricted(QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely) {
 800c8dc:	b580      	push	{r7, lr}
 800c8de:	b086      	sub	sp, #24
 800c8e0:	af00      	add	r7, sp, #0
 800c8e2:	60f8      	str	r0, [r7, #12]
 800c8e4:	60b9      	str	r1, [r7, #8]
 800c8e6:	607a      	str	r2, [r7, #4]
    Queue_t * const pxQueue = xQueue;
 800c8e8:	68fb      	ldr	r3, [r7, #12]
 800c8ea:	617b      	str	r3, [r7, #20]
    will not actually cause the task to block, just place it on a blocked
    list.  It will not block until the scheduler is unlocked - at which
    time a yield will be performed.  If an item is added to the queue while
    the queue is locked, and the calling task blocks on the queue, then the
    calling task will be immediately unblocked when the queue is unlocked. */
    prvLockQueue(pxQueue);
 800c8ec:	f001 fd72 	bl	800e3d4 <vPortEnterCritical>
 800c8f0:	697b      	ldr	r3, [r7, #20]
 800c8f2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c8f6:	b25b      	sxtb	r3, r3
 800c8f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c8fc:	d103      	bne.n	800c906 <vQueueWaitForMessageRestricted+0x2a>
 800c8fe:	697b      	ldr	r3, [r7, #20]
 800c900:	2200      	movs	r2, #0
 800c902:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c906:	697b      	ldr	r3, [r7, #20]
 800c908:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c90c:	b25b      	sxtb	r3, r3
 800c90e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c912:	d103      	bne.n	800c91c <vQueueWaitForMessageRestricted+0x40>
 800c914:	697b      	ldr	r3, [r7, #20]
 800c916:	2200      	movs	r2, #0
 800c918:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c91c:	f001 fd8a 	bl	800e434 <vPortExitCritical>
    if (pxQueue->uxMessagesWaiting == (UBaseType_t)0U) {
 800c920:	697b      	ldr	r3, [r7, #20]
 800c922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c924:	2b00      	cmp	r3, #0
 800c926:	d106      	bne.n	800c936 <vQueueWaitForMessageRestricted+0x5a>
        /* There is nothing in the queue, block for the specified period. */
        vTaskPlaceOnEventListRestricted(&(pxQueue->xTasksWaitingToReceive), xTicksToWait, xWaitIndefinitely);
 800c928:	697b      	ldr	r3, [r7, #20]
 800c92a:	3324      	adds	r3, #36	; 0x24
 800c92c:	687a      	ldr	r2, [r7, #4]
 800c92e:	68b9      	ldr	r1, [r7, #8]
 800c930:	4618      	mov	r0, r3
 800c932:	f000 fd49 	bl	800d3c8 <vTaskPlaceOnEventListRestricted>
    } else {
        mtCOVERAGE_TEST_MARKER();
    }
    prvUnlockQueue(pxQueue);
 800c936:	6978      	ldr	r0, [r7, #20]
 800c938:	f7ff ff26 	bl	800c788 <prvUnlockQueue>
}
 800c93c:	bf00      	nop
 800c93e:	3718      	adds	r7, #24
 800c940:	46bd      	mov	sp, r7
 800c942:	bd80      	pop	{r7, pc}

0800c944 <xTaskCreateStatic>:
/*-----------------------------------------------------------*/

#if (configSUPPORT_STATIC_ALLOCATION == 1)

TaskHandle_t xTaskCreateStatic(TaskFunction_t pxTaskCode, const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                               const uint32_t ulStackDepth, void * const pvParameters, UBaseType_t uxPriority, StackType_t * const puxStackBuffer, StaticTask_t * const pxTaskBuffer) {
 800c944:	b580      	push	{r7, lr}
 800c946:	b08e      	sub	sp, #56	; 0x38
 800c948:	af04      	add	r7, sp, #16
 800c94a:	60f8      	str	r0, [r7, #12]
 800c94c:	60b9      	str	r1, [r7, #8]
 800c94e:	607a      	str	r2, [r7, #4]
 800c950:	603b      	str	r3, [r7, #0]
    TCB_t * pxNewTCB;
    TaskHandle_t xReturn;

    configASSERT(puxStackBuffer != NULL);
 800c952:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c954:	2b00      	cmp	r3, #0
 800c956:	d10a      	bne.n	800c96e <xTaskCreateStatic+0x2a>
    __asm volatile("	mov %0, %1												\n"
 800c958:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c95c:	f383 8811 	msr	BASEPRI, r3
 800c960:	f3bf 8f6f 	isb	sy
 800c964:	f3bf 8f4f 	dsb	sy
 800c968:	623b      	str	r3, [r7, #32]
}
 800c96a:	bf00      	nop
 800c96c:	e7fe      	b.n	800c96c <xTaskCreateStatic+0x28>
    configASSERT(pxTaskBuffer != NULL);
 800c96e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c970:	2b00      	cmp	r3, #0
 800c972:	d10a      	bne.n	800c98a <xTaskCreateStatic+0x46>
    __asm volatile("	mov %0, %1												\n"
 800c974:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c978:	f383 8811 	msr	BASEPRI, r3
 800c97c:	f3bf 8f6f 	isb	sy
 800c980:	f3bf 8f4f 	dsb	sy
 800c984:	61fb      	str	r3, [r7, #28]
}
 800c986:	bf00      	nop
 800c988:	e7fe      	b.n	800c988 <xTaskCreateStatic+0x44>
#if (configASSERT_DEFINED == 1)
    {
        /* Sanity check that the size of the structure used to declare a
        variable of type StaticTask_t equals the size of the real task
        structure. */
        volatile size_t xSize = sizeof(StaticTask_t);
 800c98a:	2364      	movs	r3, #100	; 0x64
 800c98c:	613b      	str	r3, [r7, #16]
        configASSERT(xSize == sizeof(TCB_t));
 800c98e:	693b      	ldr	r3, [r7, #16]
 800c990:	2b64      	cmp	r3, #100	; 0x64
 800c992:	d00a      	beq.n	800c9aa <xTaskCreateStatic+0x66>
    __asm volatile("	mov %0, %1												\n"
 800c994:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c998:	f383 8811 	msr	BASEPRI, r3
 800c99c:	f3bf 8f6f 	isb	sy
 800c9a0:	f3bf 8f4f 	dsb	sy
 800c9a4:	61bb      	str	r3, [r7, #24]
}
 800c9a6:	bf00      	nop
 800c9a8:	e7fe      	b.n	800c9a8 <xTaskCreateStatic+0x64>
        (void)xSize; /* Prevent lint warning when configASSERT() is not used. */
 800c9aa:	693b      	ldr	r3, [r7, #16]
    }
#endif /* configASSERT_DEFINED */

    if ((pxTaskBuffer != NULL) && (puxStackBuffer != NULL)) {
 800c9ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d01e      	beq.n	800c9f0 <xTaskCreateStatic+0xac>
 800c9b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d01b      	beq.n	800c9f0 <xTaskCreateStatic+0xac>
        /* The memory used for the task's TCB and stack are passed into this
        function - use them. */
        pxNewTCB = (TCB_t *)pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c9b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9ba:	627b      	str	r3, [r7, #36]	; 0x24
        pxNewTCB->pxStack = (StackType_t *)puxStackBuffer;
 800c9bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c9c0:	631a      	str	r2, [r3, #48]	; 0x30

#if (tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
        {
            /* Tasks can be created statically or dynamically, so note this
            task was created statically in case the task is later deleted. */
            pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800c9c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9c4:	2202      	movs	r2, #2
 800c9c6:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
        }
#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

        prvInitialiseNewTask(pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL);
 800c9ca:	2300      	movs	r3, #0
 800c9cc:	9303      	str	r3, [sp, #12]
 800c9ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9d0:	9302      	str	r3, [sp, #8]
 800c9d2:	f107 0314 	add.w	r3, r7, #20
 800c9d6:	9301      	str	r3, [sp, #4]
 800c9d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9da:	9300      	str	r3, [sp, #0]
 800c9dc:	683b      	ldr	r3, [r7, #0]
 800c9de:	687a      	ldr	r2, [r7, #4]
 800c9e0:	68b9      	ldr	r1, [r7, #8]
 800c9e2:	68f8      	ldr	r0, [r7, #12]
 800c9e4:	f000 f850 	bl	800ca88 <prvInitialiseNewTask>
        prvAddNewTaskToReadyList(pxNewTCB);
 800c9e8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c9ea:	f000 f8d5 	bl	800cb98 <prvAddNewTaskToReadyList>
 800c9ee:	e001      	b.n	800c9f4 <xTaskCreateStatic+0xb0>
    } else {
        xReturn = NULL;
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 800c9f4:	697b      	ldr	r3, [r7, #20]
}
 800c9f6:	4618      	mov	r0, r3
 800c9f8:	3728      	adds	r7, #40	; 0x28
 800c9fa:	46bd      	mov	sp, r7
 800c9fc:	bd80      	pop	{r7, pc}

0800c9fe <xTaskCreate>:
/*-----------------------------------------------------------*/

#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)

BaseType_t xTaskCreate(TaskFunction_t pxTaskCode, const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                       const configSTACK_DEPTH_TYPE usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask) {
 800c9fe:	b580      	push	{r7, lr}
 800ca00:	b08c      	sub	sp, #48	; 0x30
 800ca02:	af04      	add	r7, sp, #16
 800ca04:	60f8      	str	r0, [r7, #12]
 800ca06:	60b9      	str	r1, [r7, #8]
 800ca08:	603b      	str	r3, [r7, #0]
 800ca0a:	4613      	mov	r3, r2
 800ca0c:	80fb      	strh	r3, [r7, #6]
#else  /* portSTACK_GROWTH */
    {
        StackType_t * pxStack;

        /* Allocate space for the stack used by the task being created. */
        pxStack = pvPortMalloc((((size_t)usStackDepth) * sizeof(StackType_t))); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ca0e:	88fb      	ldrh	r3, [r7, #6]
 800ca10:	009b      	lsls	r3, r3, #2
 800ca12:	4618      	mov	r0, r3
 800ca14:	f001 fe00 	bl	800e618 <pvPortMalloc>
 800ca18:	6178      	str	r0, [r7, #20]

        if (pxStack != NULL) {
 800ca1a:	697b      	ldr	r3, [r7, #20]
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d00e      	beq.n	800ca3e <xTaskCreate+0x40>
            /* Allocate space for the TCB. */
            pxNewTCB = (TCB_t *)pvPortMalloc(sizeof(TCB_t)); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ca20:	2064      	movs	r0, #100	; 0x64
 800ca22:	f001 fdf9 	bl	800e618 <pvPortMalloc>
 800ca26:	61f8      	str	r0, [r7, #28]

            if (pxNewTCB != NULL) {
 800ca28:	69fb      	ldr	r3, [r7, #28]
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d003      	beq.n	800ca36 <xTaskCreate+0x38>
                /* Store the stack location in the TCB. */
                pxNewTCB->pxStack = pxStack;
 800ca2e:	69fb      	ldr	r3, [r7, #28]
 800ca30:	697a      	ldr	r2, [r7, #20]
 800ca32:	631a      	str	r2, [r3, #48]	; 0x30
 800ca34:	e005      	b.n	800ca42 <xTaskCreate+0x44>
            } else {
                /* The stack cannot be used as the TCB was not created.  Free
                it again. */
                vPortFree(pxStack);
 800ca36:	6978      	ldr	r0, [r7, #20]
 800ca38:	f001 fe00 	bl	800e63c <vPortFree>
 800ca3c:	e001      	b.n	800ca42 <xTaskCreate+0x44>
            }
        } else {
            pxNewTCB = NULL;
 800ca3e:	2300      	movs	r3, #0
 800ca40:	61fb      	str	r3, [r7, #28]
        }
    }
#endif /* portSTACK_GROWTH */

    if (pxNewTCB != NULL) {
 800ca42:	69fb      	ldr	r3, [r7, #28]
 800ca44:	2b00      	cmp	r3, #0
 800ca46:	d017      	beq.n	800ca78 <xTaskCreate+0x7a>
#if (tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
        {
            /* Tasks can be created statically or dynamically, so note this
            task was created dynamically in case it is later deleted. */
            pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ca48:	69fb      	ldr	r3, [r7, #28]
 800ca4a:	2200      	movs	r2, #0
 800ca4c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
        }
#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

        prvInitialiseNewTask(pxTaskCode, pcName, (uint32_t)usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL);
 800ca50:	88fa      	ldrh	r2, [r7, #6]
 800ca52:	2300      	movs	r3, #0
 800ca54:	9303      	str	r3, [sp, #12]
 800ca56:	69fb      	ldr	r3, [r7, #28]
 800ca58:	9302      	str	r3, [sp, #8]
 800ca5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca5c:	9301      	str	r3, [sp, #4]
 800ca5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca60:	9300      	str	r3, [sp, #0]
 800ca62:	683b      	ldr	r3, [r7, #0]
 800ca64:	68b9      	ldr	r1, [r7, #8]
 800ca66:	68f8      	ldr	r0, [r7, #12]
 800ca68:	f000 f80e 	bl	800ca88 <prvInitialiseNewTask>
        prvAddNewTaskToReadyList(pxNewTCB);
 800ca6c:	69f8      	ldr	r0, [r7, #28]
 800ca6e:	f000 f893 	bl	800cb98 <prvAddNewTaskToReadyList>
        xReturn = pdPASS;
 800ca72:	2301      	movs	r3, #1
 800ca74:	61bb      	str	r3, [r7, #24]
 800ca76:	e002      	b.n	800ca7e <xTaskCreate+0x80>
    } else {
        xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ca78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ca7c:	61bb      	str	r3, [r7, #24]
    }

    return xReturn;
 800ca7e:	69bb      	ldr	r3, [r7, #24]
}
 800ca80:	4618      	mov	r0, r3
 800ca82:	3720      	adds	r7, #32
 800ca84:	46bd      	mov	sp, r7
 800ca86:	bd80      	pop	{r7, pc}

0800ca88 <prvInitialiseNewTask>:

#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewTask(TaskFunction_t pxTaskCode, const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                                 const uint32_t ulStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, TCB_t * pxNewTCB, const MemoryRegion_t * const xRegions) {
 800ca88:	b580      	push	{r7, lr}
 800ca8a:	b088      	sub	sp, #32
 800ca8c:	af00      	add	r7, sp, #0
 800ca8e:	60f8      	str	r0, [r7, #12]
 800ca90:	60b9      	str	r1, [r7, #8]
 800ca92:	607a      	str	r2, [r7, #4]
 800ca94:	603b      	str	r3, [r7, #0]
grows from high memory to low (as per the 80x86) or vice versa.
portSTACK_GROWTH is used to make the result positive or negative as required
by the port. */
#if (portSTACK_GROWTH < 0)
    {
        pxTopOfStack = &(pxNewTCB->pxStack[ulStackDepth - (uint32_t)1]);
 800ca96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800caa0:	3b01      	subs	r3, #1
 800caa2:	009b      	lsls	r3, r3, #2
 800caa4:	4413      	add	r3, r2
 800caa6:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = (StackType_t *)(((portPOINTER_SIZE_TYPE)pxTopOfStack) & (~((portPOINTER_SIZE_TYPE)portBYTE_ALIGNMENT_MASK))); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size
 800caa8:	69bb      	ldr	r3, [r7, #24]
 800caaa:	f023 0307 	bic.w	r3, r3, #7
 800caae:	61bb      	str	r3, [r7, #24]
                                                                                                                                        differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT((((portPOINTER_SIZE_TYPE)pxTopOfStack & (portPOINTER_SIZE_TYPE)portBYTE_ALIGNMENT_MASK) == 0UL));
 800cab0:	69bb      	ldr	r3, [r7, #24]
 800cab2:	f003 0307 	and.w	r3, r3, #7
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d00a      	beq.n	800cad0 <prvInitialiseNewTask+0x48>
    __asm volatile("	mov %0, %1												\n"
 800caba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cabe:	f383 8811 	msr	BASEPRI, r3
 800cac2:	f3bf 8f6f 	isb	sy
 800cac6:	f3bf 8f4f 	dsb	sy
 800caca:	617b      	str	r3, [r7, #20]
}
 800cacc:	bf00      	nop
 800cace:	e7fe      	b.n	800cace <prvInitialiseNewTask+0x46>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + (ulStackDepth - (uint32_t)1);
    }
#endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if (pcName != NULL) {
 800cad0:	68bb      	ldr	r3, [r7, #8]
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d01f      	beq.n	800cb16 <prvInitialiseNewTask+0x8e>
        for (x = (UBaseType_t)0; x < (UBaseType_t)configMAX_TASK_NAME_LEN; x++) {
 800cad6:	2300      	movs	r3, #0
 800cad8:	61fb      	str	r3, [r7, #28]
 800cada:	e012      	b.n	800cb02 <prvInitialiseNewTask+0x7a>
            pxNewTCB->pcTaskName[x] = pcName[x];
 800cadc:	68ba      	ldr	r2, [r7, #8]
 800cade:	69fb      	ldr	r3, [r7, #28]
 800cae0:	4413      	add	r3, r2
 800cae2:	7819      	ldrb	r1, [r3, #0]
 800cae4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cae6:	69fb      	ldr	r3, [r7, #28]
 800cae8:	4413      	add	r3, r2
 800caea:	3334      	adds	r3, #52	; 0x34
 800caec:	460a      	mov	r2, r1
 800caee:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
            configMAX_TASK_NAME_LEN characters just in case the memory after the
            string is not accessible (extremely unlikely). */
            if (pcName[x] == (char)0x00) {
 800caf0:	68ba      	ldr	r2, [r7, #8]
 800caf2:	69fb      	ldr	r3, [r7, #28]
 800caf4:	4413      	add	r3, r2
 800caf6:	781b      	ldrb	r3, [r3, #0]
 800caf8:	2b00      	cmp	r3, #0
 800cafa:	d006      	beq.n	800cb0a <prvInitialiseNewTask+0x82>
        for (x = (UBaseType_t)0; x < (UBaseType_t)configMAX_TASK_NAME_LEN; x++) {
 800cafc:	69fb      	ldr	r3, [r7, #28]
 800cafe:	3301      	adds	r3, #1
 800cb00:	61fb      	str	r3, [r7, #28]
 800cb02:	69fb      	ldr	r3, [r7, #28]
 800cb04:	2b1f      	cmp	r3, #31
 800cb06:	d9e9      	bls.n	800cadc <prvInitialiseNewTask+0x54>
 800cb08:	e000      	b.n	800cb0c <prvInitialiseNewTask+0x84>
                break;
 800cb0a:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
        was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[configMAX_TASK_NAME_LEN - 1] = '\0';
 800cb0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb0e:	2200      	movs	r2, #0
 800cb10:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 800cb14:	e003      	b.n	800cb1e <prvInitialiseNewTask+0x96>
    } else {
        /* The task has not been given a name, so just ensure there is a NULL
        terminator when it is read out. */
        pxNewTCB->pcTaskName[0] = 0x00;
 800cb16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb18:	2200      	movs	r2, #0
 800cb1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
    remove the privilege bit if one is present. */
    if (uxPriority >= (UBaseType_t)configMAX_PRIORITIES) {
 800cb1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb20:	2b06      	cmp	r3, #6
 800cb22:	d901      	bls.n	800cb28 <prvInitialiseNewTask+0xa0>
        uxPriority = (UBaseType_t)configMAX_PRIORITIES - (UBaseType_t)1U;
 800cb24:	2306      	movs	r3, #6
 800cb26:	62bb      	str	r3, [r7, #40]	; 0x28
    } else {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800cb28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb2a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cb2c:	62da      	str	r2, [r3, #44]	; 0x2c
#if (configUSE_MUTEXES == 1)
    {
        pxNewTCB->uxBasePriority = uxPriority;
 800cb2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cb32:	655a      	str	r2, [r3, #84]	; 0x54
        pxNewTCB->uxMutexesHeld = 0;
 800cb34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb36:	2200      	movs	r2, #0
 800cb38:	659a      	str	r2, [r3, #88]	; 0x58
    }
#endif /* configUSE_MUTEXES */

    vListInitialiseItem(&(pxNewTCB->xStateListItem));
 800cb3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb3c:	3304      	adds	r3, #4
 800cb3e:	4618      	mov	r0, r3
 800cb40:	f7ff f983 	bl	800be4a <vListInitialiseItem>
    vListInitialiseItem(&(pxNewTCB->xEventListItem));
 800cb44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb46:	3318      	adds	r3, #24
 800cb48:	4618      	mov	r0, r3
 800cb4a:	f7ff f97e 	bl	800be4a <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
    back to	the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER(&(pxNewTCB->xStateListItem), pxNewTCB);
 800cb4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cb52:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE(&(pxNewTCB->xEventListItem), (TickType_t)configMAX_PRIORITIES - (TickType_t)uxPriority); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cb54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb56:	f1c3 0207 	rsb	r2, r3, #7
 800cb5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb5c:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER(&(pxNewTCB->xEventListItem), pxNewTCB);
 800cb5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cb62:	625a      	str	r2, [r3, #36]	; 0x24
    }
#endif

#if (configUSE_TASK_NOTIFICATIONS == 1)
    {
        pxNewTCB->ulNotifiedValue = 0;
 800cb64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb66:	2200      	movs	r2, #0
 800cb68:	65da      	str	r2, [r3, #92]	; 0x5c
        pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800cb6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb6c:	2200      	movs	r2, #0
 800cb6e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
            }
#endif /* portSTACK_GROWTH */
        }
#else  /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack(pxTopOfStack, pxTaskCode, pvParameters);
 800cb72:	683a      	ldr	r2, [r7, #0]
 800cb74:	68f9      	ldr	r1, [r7, #12]
 800cb76:	69b8      	ldr	r0, [r7, #24]
 800cb78:	f001 fb02 	bl	800e180 <pxPortInitialiseStack>
 800cb7c:	4602      	mov	r2, r0
 800cb7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb80:	601a      	str	r2, [r3, #0]
        }
#endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
#endif /* portUSING_MPU_WRAPPERS */

    if (pxCreatedTask != NULL) {
 800cb82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d002      	beq.n	800cb8e <prvInitialiseNewTask+0x106>
        /* Pass the handle out in an anonymous way.  The handle can be used to
        change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = (TaskHandle_t)pxNewTCB;
 800cb88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb8a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cb8c:	601a      	str	r2, [r3, #0]
    } else {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800cb8e:	bf00      	nop
 800cb90:	3720      	adds	r7, #32
 800cb92:	46bd      	mov	sp, r7
 800cb94:	bd80      	pop	{r7, pc}
	...

0800cb98 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList(TCB_t * pxNewTCB) {
 800cb98:	b580      	push	{r7, lr}
 800cb9a:	b082      	sub	sp, #8
 800cb9c:	af00      	add	r7, sp, #0
 800cb9e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
    updated. */
    taskENTER_CRITICAL();
 800cba0:	f001 fc18 	bl	800e3d4 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 800cba4:	4b2a      	ldr	r3, [pc, #168]	; (800cc50 <prvAddNewTaskToReadyList+0xb8>)
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	3301      	adds	r3, #1
 800cbaa:	4a29      	ldr	r2, [pc, #164]	; (800cc50 <prvAddNewTaskToReadyList+0xb8>)
 800cbac:	6013      	str	r3, [r2, #0]
        if (pxCurrentTCB == NULL) {
 800cbae:	4b29      	ldr	r3, [pc, #164]	; (800cc54 <prvAddNewTaskToReadyList+0xbc>)
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d109      	bne.n	800cbca <prvAddNewTaskToReadyList+0x32>
            /* There are no other tasks, or all the other tasks are in
            the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800cbb6:	4a27      	ldr	r2, [pc, #156]	; (800cc54 <prvAddNewTaskToReadyList+0xbc>)
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	6013      	str	r3, [r2, #0]

            if (uxCurrentNumberOfTasks == (UBaseType_t)1) {
 800cbbc:	4b24      	ldr	r3, [pc, #144]	; (800cc50 <prvAddNewTaskToReadyList+0xb8>)
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	2b01      	cmp	r3, #1
 800cbc2:	d110      	bne.n	800cbe6 <prvAddNewTaskToReadyList+0x4e>
                /* This is the first task to be created so do the preliminary
                initialisation required.  We will not recover if this call
                fails, but we will report the failure. */
                prvInitialiseTaskLists();
 800cbc4:	f000 fd2a 	bl	800d61c <prvInitialiseTaskLists>
 800cbc8:	e00d      	b.n	800cbe6 <prvAddNewTaskToReadyList+0x4e>
            }
        } else {
            /* If the scheduler is not already running, make this task the
            current task if it is the highest priority task to be created
            so far. */
            if (xSchedulerRunning == pdFALSE) {
 800cbca:	4b23      	ldr	r3, [pc, #140]	; (800cc58 <prvAddNewTaskToReadyList+0xc0>)
 800cbcc:	681b      	ldr	r3, [r3, #0]
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d109      	bne.n	800cbe6 <prvAddNewTaskToReadyList+0x4e>
                if (pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority) {
 800cbd2:	4b20      	ldr	r3, [pc, #128]	; (800cc54 <prvAddNewTaskToReadyList+0xbc>)
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbdc:	429a      	cmp	r2, r3
 800cbde:	d802      	bhi.n	800cbe6 <prvAddNewTaskToReadyList+0x4e>
                    pxCurrentTCB = pxNewTCB;
 800cbe0:	4a1c      	ldr	r2, [pc, #112]	; (800cc54 <prvAddNewTaskToReadyList+0xbc>)
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	6013      	str	r3, [r2, #0]
            } else {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 800cbe6:	4b1d      	ldr	r3, [pc, #116]	; (800cc5c <prvAddNewTaskToReadyList+0xc4>)
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	3301      	adds	r3, #1
 800cbec:	4a1b      	ldr	r2, [pc, #108]	; (800cc5c <prvAddNewTaskToReadyList+0xc4>)
 800cbee:	6013      	str	r3, [r2, #0]
            pxNewTCB->uxTCBNumber = uxTaskNumber;
        }
#endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE(pxNewTCB);

        prvAddTaskToReadyList(pxNewTCB);
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbf4:	2201      	movs	r2, #1
 800cbf6:	409a      	lsls	r2, r3
 800cbf8:	4b19      	ldr	r3, [pc, #100]	; (800cc60 <prvAddNewTaskToReadyList+0xc8>)
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	4313      	orrs	r3, r2
 800cbfe:	4a18      	ldr	r2, [pc, #96]	; (800cc60 <prvAddNewTaskToReadyList+0xc8>)
 800cc00:	6013      	str	r3, [r2, #0]
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc06:	4613      	mov	r3, r2
 800cc08:	009b      	lsls	r3, r3, #2
 800cc0a:	4413      	add	r3, r2
 800cc0c:	009b      	lsls	r3, r3, #2
 800cc0e:	4a15      	ldr	r2, [pc, #84]	; (800cc64 <prvAddNewTaskToReadyList+0xcc>)
 800cc10:	441a      	add	r2, r3
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	3304      	adds	r3, #4
 800cc16:	4619      	mov	r1, r3
 800cc18:	4610      	mov	r0, r2
 800cc1a:	f7ff f923 	bl	800be64 <vListInsertEnd>

        portSETUP_TCB(pxNewTCB);
    }
    taskEXIT_CRITICAL();
 800cc1e:	f001 fc09 	bl	800e434 <vPortExitCritical>

    if (xSchedulerRunning != pdFALSE) {
 800cc22:	4b0d      	ldr	r3, [pc, #52]	; (800cc58 <prvAddNewTaskToReadyList+0xc0>)
 800cc24:	681b      	ldr	r3, [r3, #0]
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d00e      	beq.n	800cc48 <prvAddNewTaskToReadyList+0xb0>
        /* If the created task is of a higher priority than the current task
        then it should run now. */
        if (pxCurrentTCB->uxPriority < pxNewTCB->uxPriority) {
 800cc2a:	4b0a      	ldr	r3, [pc, #40]	; (800cc54 <prvAddNewTaskToReadyList+0xbc>)
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc34:	429a      	cmp	r2, r3
 800cc36:	d207      	bcs.n	800cc48 <prvAddNewTaskToReadyList+0xb0>
            taskYIELD_IF_USING_PREEMPTION();
 800cc38:	4b0b      	ldr	r3, [pc, #44]	; (800cc68 <prvAddNewTaskToReadyList+0xd0>)
 800cc3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cc3e:	601a      	str	r2, [r3, #0]
 800cc40:	f3bf 8f4f 	dsb	sy
 800cc44:	f3bf 8f6f 	isb	sy
            mtCOVERAGE_TEST_MARKER();
        }
    } else {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800cc48:	bf00      	nop
 800cc4a:	3708      	adds	r7, #8
 800cc4c:	46bd      	mov	sp, r7
 800cc4e:	bd80      	pop	{r7, pc}
 800cc50:	20000d04 	.word	0x20000d04
 800cc54:	20000c04 	.word	0x20000c04
 800cc58:	20000d10 	.word	0x20000d10
 800cc5c:	20000d20 	.word	0x20000d20
 800cc60:	20000d0c 	.word	0x20000d0c
 800cc64:	20000c08 	.word	0x20000c08
 800cc68:	e000ed04 	.word	0xe000ed04

0800cc6c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if (INCLUDE_vTaskDelete == 1)

void vTaskDelete(TaskHandle_t xTaskToDelete) {
 800cc6c:	b580      	push	{r7, lr}
 800cc6e:	b084      	sub	sp, #16
 800cc70:	af00      	add	r7, sp, #0
 800cc72:	6078      	str	r0, [r7, #4]
    TCB_t * pxTCB;

    taskENTER_CRITICAL();
 800cc74:	f001 fbae 	bl	800e3d4 <vPortEnterCritical>
    {
        /* If null is passed in here then it is the calling task that is
        being deleted. */
        pxTCB = prvGetTCBFromHandle(xTaskToDelete);
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d102      	bne.n	800cc84 <vTaskDelete+0x18>
 800cc7e:	4b39      	ldr	r3, [pc, #228]	; (800cd64 <vTaskDelete+0xf8>)
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	e000      	b.n	800cc86 <vTaskDelete+0x1a>
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	60fb      	str	r3, [r7, #12]

        /* Remove task from the ready/delayed list. */
        if (uxListRemove(&(pxTCB->xStateListItem)) == (UBaseType_t)0) {
 800cc88:	68fb      	ldr	r3, [r7, #12]
 800cc8a:	3304      	adds	r3, #4
 800cc8c:	4618      	mov	r0, r3
 800cc8e:	f7ff f946 	bl	800bf1e <uxListRemove>
 800cc92:	4603      	mov	r3, r0
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d115      	bne.n	800ccc4 <vTaskDelete+0x58>
            taskRESET_READY_PRIORITY(pxTCB->uxPriority);
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc9c:	4932      	ldr	r1, [pc, #200]	; (800cd68 <vTaskDelete+0xfc>)
 800cc9e:	4613      	mov	r3, r2
 800cca0:	009b      	lsls	r3, r3, #2
 800cca2:	4413      	add	r3, r2
 800cca4:	009b      	lsls	r3, r3, #2
 800cca6:	440b      	add	r3, r1
 800cca8:	681b      	ldr	r3, [r3, #0]
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d10a      	bne.n	800ccc4 <vTaskDelete+0x58>
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ccb2:	2201      	movs	r2, #1
 800ccb4:	fa02 f303 	lsl.w	r3, r2, r3
 800ccb8:	43da      	mvns	r2, r3
 800ccba:	4b2c      	ldr	r3, [pc, #176]	; (800cd6c <vTaskDelete+0x100>)
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	4013      	ands	r3, r2
 800ccc0:	4a2a      	ldr	r2, [pc, #168]	; (800cd6c <vTaskDelete+0x100>)
 800ccc2:	6013      	str	r3, [r2, #0]
        } else {
            mtCOVERAGE_TEST_MARKER();
        }

        /* Is the task waiting on an event also? */
        if (listLIST_ITEM_CONTAINER(&(pxTCB->xEventListItem)) != NULL) {
 800ccc4:	68fb      	ldr	r3, [r7, #12]
 800ccc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d004      	beq.n	800ccd6 <vTaskDelete+0x6a>
            (void)uxListRemove(&(pxTCB->xEventListItem));
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	3318      	adds	r3, #24
 800ccd0:	4618      	mov	r0, r3
 800ccd2:	f7ff f924 	bl	800bf1e <uxListRemove>

        /* Increment the uxTaskNumber also so kernel aware debuggers can
        detect that the task lists need re-generating.  This is done before
        portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
        not return. */
        uxTaskNumber++;
 800ccd6:	4b26      	ldr	r3, [pc, #152]	; (800cd70 <vTaskDelete+0x104>)
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	3301      	adds	r3, #1
 800ccdc:	4a24      	ldr	r2, [pc, #144]	; (800cd70 <vTaskDelete+0x104>)
 800ccde:	6013      	str	r3, [r2, #0]

        if (pxTCB == pxCurrentTCB) {
 800cce0:	4b20      	ldr	r3, [pc, #128]	; (800cd64 <vTaskDelete+0xf8>)
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	68fa      	ldr	r2, [r7, #12]
 800cce6:	429a      	cmp	r2, r3
 800cce8:	d10b      	bne.n	800cd02 <vTaskDelete+0x96>
            /* A task is deleting itself.  This cannot complete within the
            task itself, as a context switch to another task is required.
            Place the task in the termination list.  The idle task will
            check the termination list and free up any memory allocated by
            the scheduler for the TCB and stack of the deleted task. */
            vListInsertEnd(&xTasksWaitingTermination, &(pxTCB->xStateListItem));
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	3304      	adds	r3, #4
 800ccee:	4619      	mov	r1, r3
 800ccf0:	4820      	ldr	r0, [pc, #128]	; (800cd74 <vTaskDelete+0x108>)
 800ccf2:	f7ff f8b7 	bl	800be64 <vListInsertEnd>

            /* Increment the ucTasksDeleted variable so the idle task knows
            there is a task that has been deleted and that it should therefore
            check the xTasksWaitingTermination list. */
            ++uxDeletedTasksWaitingCleanUp;
 800ccf6:	4b20      	ldr	r3, [pc, #128]	; (800cd78 <vTaskDelete+0x10c>)
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	3301      	adds	r3, #1
 800ccfc:	4a1e      	ldr	r2, [pc, #120]	; (800cd78 <vTaskDelete+0x10c>)
 800ccfe:	6013      	str	r3, [r2, #0]
 800cd00:	e009      	b.n	800cd16 <vTaskDelete+0xaa>
            after which it is not possible to yield away from this task -
            hence xYieldPending is used to latch that a context switch is
            required. */
            portPRE_TASK_DELETE_HOOK(pxTCB, &xYieldPending);
        } else {
            --uxCurrentNumberOfTasks;
 800cd02:	4b1e      	ldr	r3, [pc, #120]	; (800cd7c <vTaskDelete+0x110>)
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	3b01      	subs	r3, #1
 800cd08:	4a1c      	ldr	r2, [pc, #112]	; (800cd7c <vTaskDelete+0x110>)
 800cd0a:	6013      	str	r3, [r2, #0]
            traceTASK_DELETE(pxTCB);
            prvDeleteTCB(pxTCB);
 800cd0c:	68f8      	ldr	r0, [r7, #12]
 800cd0e:	f000 fcf3 	bl	800d6f8 <prvDeleteTCB>

            /* Reset the next expected unblock time in case it referred to
            the task that has just been deleted. */
            prvResetNextTaskUnblockTime();
 800cd12:	f000 fd21 	bl	800d758 <prvResetNextTaskUnblockTime>
        }
    }
    taskEXIT_CRITICAL();
 800cd16:	f001 fb8d 	bl	800e434 <vPortExitCritical>

    /* Force a reschedule if it is the currently running task that has just
    been deleted. */
    if (xSchedulerRunning != pdFALSE) {
 800cd1a:	4b19      	ldr	r3, [pc, #100]	; (800cd80 <vTaskDelete+0x114>)
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d01b      	beq.n	800cd5a <vTaskDelete+0xee>
        if (pxTCB == pxCurrentTCB) {
 800cd22:	4b10      	ldr	r3, [pc, #64]	; (800cd64 <vTaskDelete+0xf8>)
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	68fa      	ldr	r2, [r7, #12]
 800cd28:	429a      	cmp	r2, r3
 800cd2a:	d116      	bne.n	800cd5a <vTaskDelete+0xee>
            configASSERT(uxSchedulerSuspended == 0);
 800cd2c:	4b15      	ldr	r3, [pc, #84]	; (800cd84 <vTaskDelete+0x118>)
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d00a      	beq.n	800cd4a <vTaskDelete+0xde>
    __asm volatile("	mov %0, %1												\n"
 800cd34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd38:	f383 8811 	msr	BASEPRI, r3
 800cd3c:	f3bf 8f6f 	isb	sy
 800cd40:	f3bf 8f4f 	dsb	sy
 800cd44:	60bb      	str	r3, [r7, #8]
}
 800cd46:	bf00      	nop
 800cd48:	e7fe      	b.n	800cd48 <vTaskDelete+0xdc>
            portYIELD_WITHIN_API();
 800cd4a:	4b0f      	ldr	r3, [pc, #60]	; (800cd88 <vTaskDelete+0x11c>)
 800cd4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cd50:	601a      	str	r2, [r3, #0]
 800cd52:	f3bf 8f4f 	dsb	sy
 800cd56:	f3bf 8f6f 	isb	sy
        } else {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800cd5a:	bf00      	nop
 800cd5c:	3710      	adds	r7, #16
 800cd5e:	46bd      	mov	sp, r7
 800cd60:	bd80      	pop	{r7, pc}
 800cd62:	bf00      	nop
 800cd64:	20000c04 	.word	0x20000c04
 800cd68:	20000c08 	.word	0x20000c08
 800cd6c:	20000d0c 	.word	0x20000d0c
 800cd70:	20000d20 	.word	0x20000d20
 800cd74:	20000cd8 	.word	0x20000cd8
 800cd78:	20000cec 	.word	0x20000cec
 800cd7c:	20000d04 	.word	0x20000d04
 800cd80:	20000d10 	.word	0x20000d10
 800cd84:	20000d2c 	.word	0x20000d2c
 800cd88:	e000ed04 	.word	0xe000ed04

0800cd8c <vTaskDelay>:
#endif /* INCLUDE_vTaskDelayUntil */
/*-----------------------------------------------------------*/

#if (INCLUDE_vTaskDelay == 1)

void vTaskDelay(const TickType_t xTicksToDelay) {
 800cd8c:	b580      	push	{r7, lr}
 800cd8e:	b084      	sub	sp, #16
 800cd90:	af00      	add	r7, sp, #0
 800cd92:	6078      	str	r0, [r7, #4]
    BaseType_t xAlreadyYielded = pdFALSE;
 800cd94:	2300      	movs	r3, #0
 800cd96:	60fb      	str	r3, [r7, #12]

    /* A delay time of zero just forces a reschedule. */
    if (xTicksToDelay > (TickType_t)0U) {
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d017      	beq.n	800cdce <vTaskDelay+0x42>
        configASSERT(uxSchedulerSuspended == 0);
 800cd9e:	4b13      	ldr	r3, [pc, #76]	; (800cdec <vTaskDelay+0x60>)
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d00a      	beq.n	800cdbc <vTaskDelay+0x30>
    __asm volatile("	mov %0, %1												\n"
 800cda6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdaa:	f383 8811 	msr	BASEPRI, r3
 800cdae:	f3bf 8f6f 	isb	sy
 800cdb2:	f3bf 8f4f 	dsb	sy
 800cdb6:	60bb      	str	r3, [r7, #8]
}
 800cdb8:	bf00      	nop
 800cdba:	e7fe      	b.n	800cdba <vTaskDelay+0x2e>
        vTaskSuspendAll();
 800cdbc:	f000 f912 	bl	800cfe4 <vTaskSuspendAll>
            list or removed from the blocked list until the scheduler
            is resumed.

            This task cannot be in an event list as it is the currently
            executing task. */
            prvAddCurrentTaskToDelayedList(xTicksToDelay, pdFALSE);
 800cdc0:	2100      	movs	r1, #0
 800cdc2:	6878      	ldr	r0, [r7, #4]
 800cdc4:	f000 fd8c 	bl	800d8e0 <prvAddCurrentTaskToDelayedList>
        }
        xAlreadyYielded = xTaskResumeAll();
 800cdc8:	f000 f91a 	bl	800d000 <xTaskResumeAll>
 800cdcc:	60f8      	str	r0, [r7, #12]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Force a reschedule if xTaskResumeAll has not already done so, we may
    have put ourselves to sleep. */
    if (xAlreadyYielded == pdFALSE) {
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d107      	bne.n	800cde4 <vTaskDelay+0x58>
        portYIELD_WITHIN_API();
 800cdd4:	4b06      	ldr	r3, [pc, #24]	; (800cdf0 <vTaskDelay+0x64>)
 800cdd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cdda:	601a      	str	r2, [r3, #0]
 800cddc:	f3bf 8f4f 	dsb	sy
 800cde0:	f3bf 8f6f 	isb	sy
    } else {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800cde4:	bf00      	nop
 800cde6:	3710      	adds	r7, #16
 800cde8:	46bd      	mov	sp, r7
 800cdea:	bd80      	pop	{r7, pc}
 800cdec:	20000d2c 	.word	0x20000d2c
 800cdf0:	e000ed04 	.word	0xe000ed04

0800cdf4 <vTaskSuspend>:
#endif /* INCLUDE_vTaskPrioritySet */
/*-----------------------------------------------------------*/

#if (INCLUDE_vTaskSuspend == 1)

void vTaskSuspend(TaskHandle_t xTaskToSuspend) {
 800cdf4:	b580      	push	{r7, lr}
 800cdf6:	b084      	sub	sp, #16
 800cdf8:	af00      	add	r7, sp, #0
 800cdfa:	6078      	str	r0, [r7, #4]
    TCB_t * pxTCB;

    taskENTER_CRITICAL();
 800cdfc:	f001 faea 	bl	800e3d4 <vPortEnterCritical>
    {
        /* If null is passed in here then it is the running task that is
        being suspended. */
        pxTCB = prvGetTCBFromHandle(xTaskToSuspend);
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	d102      	bne.n	800ce0c <vTaskSuspend+0x18>
 800ce06:	4b3c      	ldr	r3, [pc, #240]	; (800cef8 <vTaskSuspend+0x104>)
 800ce08:	681b      	ldr	r3, [r3, #0]
 800ce0a:	e000      	b.n	800ce0e <vTaskSuspend+0x1a>
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	60fb      	str	r3, [r7, #12]

        traceTASK_SUSPEND(pxTCB);

        /* Remove task from the ready/delayed list and place in the
        suspended list. */
        if (uxListRemove(&(pxTCB->xStateListItem)) == (UBaseType_t)0) {
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	3304      	adds	r3, #4
 800ce14:	4618      	mov	r0, r3
 800ce16:	f7ff f882 	bl	800bf1e <uxListRemove>
 800ce1a:	4603      	mov	r3, r0
 800ce1c:	2b00      	cmp	r3, #0
 800ce1e:	d115      	bne.n	800ce4c <vTaskSuspend+0x58>
            taskRESET_READY_PRIORITY(pxTCB->uxPriority);
 800ce20:	68fb      	ldr	r3, [r7, #12]
 800ce22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce24:	4935      	ldr	r1, [pc, #212]	; (800cefc <vTaskSuspend+0x108>)
 800ce26:	4613      	mov	r3, r2
 800ce28:	009b      	lsls	r3, r3, #2
 800ce2a:	4413      	add	r3, r2
 800ce2c:	009b      	lsls	r3, r3, #2
 800ce2e:	440b      	add	r3, r1
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d10a      	bne.n	800ce4c <vTaskSuspend+0x58>
 800ce36:	68fb      	ldr	r3, [r7, #12]
 800ce38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce3a:	2201      	movs	r2, #1
 800ce3c:	fa02 f303 	lsl.w	r3, r2, r3
 800ce40:	43da      	mvns	r2, r3
 800ce42:	4b2f      	ldr	r3, [pc, #188]	; (800cf00 <vTaskSuspend+0x10c>)
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	4013      	ands	r3, r2
 800ce48:	4a2d      	ldr	r2, [pc, #180]	; (800cf00 <vTaskSuspend+0x10c>)
 800ce4a:	6013      	str	r3, [r2, #0]
        } else {
            mtCOVERAGE_TEST_MARKER();
        }

        /* Is the task waiting on an event also? */
        if (listLIST_ITEM_CONTAINER(&(pxTCB->xEventListItem)) != NULL) {
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d004      	beq.n	800ce5e <vTaskSuspend+0x6a>
            (void)uxListRemove(&(pxTCB->xEventListItem));
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	3318      	adds	r3, #24
 800ce58:	4618      	mov	r0, r3
 800ce5a:	f7ff f860 	bl	800bf1e <uxListRemove>
        } else {
            mtCOVERAGE_TEST_MARKER();
        }

        vListInsertEnd(&xSuspendedTaskList, &(pxTCB->xStateListItem));
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	3304      	adds	r3, #4
 800ce62:	4619      	mov	r1, r3
 800ce64:	4827      	ldr	r0, [pc, #156]	; (800cf04 <vTaskSuspend+0x110>)
 800ce66:	f7fe fffd 	bl	800be64 <vListInsertEnd>

#if (configUSE_TASK_NOTIFICATIONS == 1)
        {
            if (pxTCB->ucNotifyState == taskWAITING_NOTIFICATION) {
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800ce70:	b2db      	uxtb	r3, r3
 800ce72:	2b01      	cmp	r3, #1
 800ce74:	d103      	bne.n	800ce7e <vTaskSuspend+0x8a>
                /* The task was blocked to wait for a notification, but is
                now suspended, so no notification was received. */
                pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	2200      	movs	r2, #0
 800ce7a:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
            }
        }
#endif
    }
    taskEXIT_CRITICAL();
 800ce7e:	f001 fad9 	bl	800e434 <vPortExitCritical>

    if (xSchedulerRunning != pdFALSE) {
 800ce82:	4b21      	ldr	r3, [pc, #132]	; (800cf08 <vTaskSuspend+0x114>)
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d005      	beq.n	800ce96 <vTaskSuspend+0xa2>
        /* Reset the next expected unblock time in case it referred to the
        task that is now in the Suspended state. */
        taskENTER_CRITICAL();
 800ce8a:	f001 faa3 	bl	800e3d4 <vPortEnterCritical>
        { prvResetNextTaskUnblockTime(); }
 800ce8e:	f000 fc63 	bl	800d758 <prvResetNextTaskUnblockTime>
        taskEXIT_CRITICAL();
 800ce92:	f001 facf 	bl	800e434 <vPortExitCritical>
    } else {
        mtCOVERAGE_TEST_MARKER();
    }

    if (pxTCB == pxCurrentTCB) {
 800ce96:	4b18      	ldr	r3, [pc, #96]	; (800cef8 <vTaskSuspend+0x104>)
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	68fa      	ldr	r2, [r7, #12]
 800ce9c:	429a      	cmp	r2, r3
 800ce9e:	d127      	bne.n	800cef0 <vTaskSuspend+0xfc>
        if (xSchedulerRunning != pdFALSE) {
 800cea0:	4b19      	ldr	r3, [pc, #100]	; (800cf08 <vTaskSuspend+0x114>)
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d017      	beq.n	800ced8 <vTaskSuspend+0xe4>
            /* The current task has just been suspended. */
            configASSERT(uxSchedulerSuspended == 0);
 800cea8:	4b18      	ldr	r3, [pc, #96]	; (800cf0c <vTaskSuspend+0x118>)
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	d00a      	beq.n	800cec6 <vTaskSuspend+0xd2>
    __asm volatile("	mov %0, %1												\n"
 800ceb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ceb4:	f383 8811 	msr	BASEPRI, r3
 800ceb8:	f3bf 8f6f 	isb	sy
 800cebc:	f3bf 8f4f 	dsb	sy
 800cec0:	60bb      	str	r3, [r7, #8]
}
 800cec2:	bf00      	nop
 800cec4:	e7fe      	b.n	800cec4 <vTaskSuspend+0xd0>
            portYIELD_WITHIN_API();
 800cec6:	4b12      	ldr	r3, [pc, #72]	; (800cf10 <vTaskSuspend+0x11c>)
 800cec8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cecc:	601a      	str	r2, [r3, #0]
 800cece:	f3bf 8f4f 	dsb	sy
 800ced2:	f3bf 8f6f 	isb	sy
            }
        }
    } else {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800ced6:	e00b      	b.n	800cef0 <vTaskSuspend+0xfc>
            if (listCURRENT_LIST_LENGTH(&xSuspendedTaskList) == uxCurrentNumberOfTasks) /*lint !e931 Right has no side effect, just volatile. */
 800ced8:	4b0a      	ldr	r3, [pc, #40]	; (800cf04 <vTaskSuspend+0x110>)
 800ceda:	681a      	ldr	r2, [r3, #0]
 800cedc:	4b0d      	ldr	r3, [pc, #52]	; (800cf14 <vTaskSuspend+0x120>)
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	429a      	cmp	r2, r3
 800cee2:	d103      	bne.n	800ceec <vTaskSuspend+0xf8>
                pxCurrentTCB = NULL;
 800cee4:	4b04      	ldr	r3, [pc, #16]	; (800cef8 <vTaskSuspend+0x104>)
 800cee6:	2200      	movs	r2, #0
 800cee8:	601a      	str	r2, [r3, #0]
}
 800ceea:	e001      	b.n	800cef0 <vTaskSuspend+0xfc>
                vTaskSwitchContext();
 800ceec:	f000 f9ec 	bl	800d2c8 <vTaskSwitchContext>
}
 800cef0:	bf00      	nop
 800cef2:	3710      	adds	r7, #16
 800cef4:	46bd      	mov	sp, r7
 800cef6:	bd80      	pop	{r7, pc}
 800cef8:	20000c04 	.word	0x20000c04
 800cefc:	20000c08 	.word	0x20000c08
 800cf00:	20000d0c 	.word	0x20000d0c
 800cf04:	20000cf0 	.word	0x20000cf0
 800cf08:	20000d10 	.word	0x20000d10
 800cf0c:	20000d2c 	.word	0x20000d2c
 800cf10:	e000ed04 	.word	0xe000ed04
 800cf14:	20000d04 	.word	0x20000d04

0800cf18 <vTaskStartScheduler>:
}

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler(void) {
 800cf18:	b580      	push	{r7, lr}
 800cf1a:	b08a      	sub	sp, #40	; 0x28
 800cf1c:	af04      	add	r7, sp, #16
    BaseType_t xReturn;

/* Add the idle task at the lowest priority. */
#if (configSUPPORT_STATIC_ALLOCATION == 1)
    {
        StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 800cf1e:	2300      	movs	r3, #0
 800cf20:	60bb      	str	r3, [r7, #8]
        StackType_t * pxIdleTaskStackBuffer = NULL;
 800cf22:	2300      	movs	r3, #0
 800cf24:	607b      	str	r3, [r7, #4]
        uint32_t ulIdleTaskStackSize;

        /* The Idle task is created using user provided RAM - obtain the
        address of the RAM then create the idle task. */
        vApplicationGetIdleTaskMemory(&pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize);
 800cf26:	463a      	mov	r2, r7
 800cf28:	1d39      	adds	r1, r7, #4
 800cf2a:	f107 0308 	add.w	r3, r7, #8
 800cf2e:	4618      	mov	r0, r3
 800cf30:	f7f4 fbcc 	bl	80016cc <vApplicationGetIdleTaskMemory>
        xIdleTaskHandle = xTaskCreateStatic(prvIdleTask, configIDLE_TASK_NAME, ulIdleTaskStackSize, (void *)NULL, /*lint !e961.  The cast is not redundant for all compilers. */
 800cf34:	6839      	ldr	r1, [r7, #0]
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	68ba      	ldr	r2, [r7, #8]
 800cf3a:	9202      	str	r2, [sp, #8]
 800cf3c:	9301      	str	r3, [sp, #4]
 800cf3e:	2300      	movs	r3, #0
 800cf40:	9300      	str	r3, [sp, #0]
 800cf42:	2300      	movs	r3, #0
 800cf44:	460a      	mov	r2, r1
 800cf46:	4921      	ldr	r1, [pc, #132]	; (800cfcc <vTaskStartScheduler+0xb4>)
 800cf48:	4821      	ldr	r0, [pc, #132]	; (800cfd0 <vTaskStartScheduler+0xb8>)
 800cf4a:	f7ff fcfb 	bl	800c944 <xTaskCreateStatic>
 800cf4e:	4603      	mov	r3, r0
 800cf50:	4a20      	ldr	r2, [pc, #128]	; (800cfd4 <vTaskStartScheduler+0xbc>)
 800cf52:	6013      	str	r3, [r2, #0]
                                            portPRIVILEGE_BIT,                                                    /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                            pxIdleTaskStackBuffer, pxIdleTaskTCBBuffer);                          /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

        if (xIdleTaskHandle != NULL) {
 800cf54:	4b1f      	ldr	r3, [pc, #124]	; (800cfd4 <vTaskStartScheduler+0xbc>)
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d002      	beq.n	800cf62 <vTaskStartScheduler+0x4a>
            xReturn = pdPASS;
 800cf5c:	2301      	movs	r3, #1
 800cf5e:	617b      	str	r3, [r7, #20]
 800cf60:	e001      	b.n	800cf66 <vTaskStartScheduler+0x4e>
        } else {
            xReturn = pdFAIL;
 800cf62:	2300      	movs	r3, #0
 800cf64:	617b      	str	r3, [r7, #20]
    }
#endif /* configSUPPORT_STATIC_ALLOCATION */

#if (configUSE_TIMERS == 1)
    {
        if (xReturn == pdPASS) {
 800cf66:	697b      	ldr	r3, [r7, #20]
 800cf68:	2b01      	cmp	r3, #1
 800cf6a:	d102      	bne.n	800cf72 <vTaskStartScheduler+0x5a>
            xReturn = xTimerCreateTimerTask();
 800cf6c:	f000 fd1e 	bl	800d9ac <xTimerCreateTimerTask>
 800cf70:	6178      	str	r0, [r7, #20]
            mtCOVERAGE_TEST_MARKER();
        }
    }
#endif /* configUSE_TIMERS */

    if (xReturn == pdPASS) {
 800cf72:	697b      	ldr	r3, [r7, #20]
 800cf74:	2b01      	cmp	r3, #1
 800cf76:	d116      	bne.n	800cfa6 <vTaskStartScheduler+0x8e>
    __asm volatile("	mov %0, %1												\n"
 800cf78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf7c:	f383 8811 	msr	BASEPRI, r3
 800cf80:	f3bf 8f6f 	isb	sy
 800cf84:	f3bf 8f4f 	dsb	sy
 800cf88:	613b      	str	r3, [r7, #16]
}
 800cf8a:	bf00      	nop
            for additional information. */
            _impure_ptr = &(pxCurrentTCB->xNewLib_reent);
        }
#endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 800cf8c:	4b12      	ldr	r3, [pc, #72]	; (800cfd8 <vTaskStartScheduler+0xc0>)
 800cf8e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800cf92:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800cf94:	4b11      	ldr	r3, [pc, #68]	; (800cfdc <vTaskStartScheduler+0xc4>)
 800cf96:	2201      	movs	r2, #1
 800cf98:	601a      	str	r2, [r3, #0]
        xTickCount = (TickType_t)configINITIAL_TICK_COUNT;
 800cf9a:	4b11      	ldr	r3, [pc, #68]	; (800cfe0 <vTaskStartScheduler+0xc8>)
 800cf9c:	2200      	movs	r2, #0
 800cf9e:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
        portable interface. */
        if (xPortStartScheduler() != pdFALSE) {
 800cfa0:	f001 f976 	bl	800e290 <xPortStartScheduler>
    }

    /* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
    meaning xIdleTaskHandle is not used anywhere else. */
    (void)xIdleTaskHandle;
}
 800cfa4:	e00e      	b.n	800cfc4 <vTaskStartScheduler+0xac>
        configASSERT(xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY);
 800cfa6:	697b      	ldr	r3, [r7, #20]
 800cfa8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cfac:	d10a      	bne.n	800cfc4 <vTaskStartScheduler+0xac>
    __asm volatile("	mov %0, %1												\n"
 800cfae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfb2:	f383 8811 	msr	BASEPRI, r3
 800cfb6:	f3bf 8f6f 	isb	sy
 800cfba:	f3bf 8f4f 	dsb	sy
 800cfbe:	60fb      	str	r3, [r7, #12]
}
 800cfc0:	bf00      	nop
 800cfc2:	e7fe      	b.n	800cfc2 <vTaskStartScheduler+0xaa>
}
 800cfc4:	bf00      	nop
 800cfc6:	3718      	adds	r7, #24
 800cfc8:	46bd      	mov	sp, r7
 800cfca:	bd80      	pop	{r7, pc}
 800cfcc:	0801208c 	.word	0x0801208c
 800cfd0:	0800d5ed 	.word	0x0800d5ed
 800cfd4:	20000d28 	.word	0x20000d28
 800cfd8:	20000d24 	.word	0x20000d24
 800cfdc:	20000d10 	.word	0x20000d10
 800cfe0:	20000d08 	.word	0x20000d08

0800cfe4 <vTaskSuspendAll>:
    xSchedulerRunning = pdFALSE;
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll(void) {
 800cfe4:	b480      	push	{r7}
 800cfe6:	af00      	add	r7, sp, #0
    do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
    is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 800cfe8:	4b04      	ldr	r3, [pc, #16]	; (800cffc <vTaskSuspendAll+0x18>)
 800cfea:	681b      	ldr	r3, [r3, #0]
 800cfec:	3301      	adds	r3, #1
 800cfee:	4a03      	ldr	r2, [pc, #12]	; (800cffc <vTaskSuspendAll+0x18>)
 800cff0:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
    the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800cff2:	bf00      	nop
 800cff4:	46bd      	mov	sp, r7
 800cff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cffa:	4770      	bx	lr
 800cffc:	20000d2c 	.word	0x20000d2c

0800d000 <xTaskResumeAll>:
}

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll(void) {
 800d000:	b580      	push	{r7, lr}
 800d002:	b084      	sub	sp, #16
 800d004:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800d006:	2300      	movs	r3, #0
 800d008:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 800d00a:	2300      	movs	r3, #0
 800d00c:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
    previous call to vTaskSuspendAll(). */
    configASSERT(uxSchedulerSuspended);
 800d00e:	4b41      	ldr	r3, [pc, #260]	; (800d114 <xTaskResumeAll+0x114>)
 800d010:	681b      	ldr	r3, [r3, #0]
 800d012:	2b00      	cmp	r3, #0
 800d014:	d10a      	bne.n	800d02c <xTaskResumeAll+0x2c>
    __asm volatile("	mov %0, %1												\n"
 800d016:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d01a:	f383 8811 	msr	BASEPRI, r3
 800d01e:	f3bf 8f6f 	isb	sy
 800d022:	f3bf 8f4f 	dsb	sy
 800d026:	603b      	str	r3, [r7, #0]
}
 800d028:	bf00      	nop
 800d02a:	e7fe      	b.n	800d02a <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
    list while the scheduler was suspended.  If this was the case then the
    removed task will have been added to the xPendingReadyList.  Once the
    scheduler has been resumed it is safe to move all the pending ready
    tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800d02c:	f001 f9d2 	bl	800e3d4 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800d030:	4b38      	ldr	r3, [pc, #224]	; (800d114 <xTaskResumeAll+0x114>)
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	3b01      	subs	r3, #1
 800d036:	4a37      	ldr	r2, [pc, #220]	; (800d114 <xTaskResumeAll+0x114>)
 800d038:	6013      	str	r3, [r2, #0]

        if (uxSchedulerSuspended == (UBaseType_t)pdFALSE) {
 800d03a:	4b36      	ldr	r3, [pc, #216]	; (800d114 <xTaskResumeAll+0x114>)
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d161      	bne.n	800d106 <xTaskResumeAll+0x106>
            if (uxCurrentNumberOfTasks > (UBaseType_t)0U) {
 800d042:	4b35      	ldr	r3, [pc, #212]	; (800d118 <xTaskResumeAll+0x118>)
 800d044:	681b      	ldr	r3, [r3, #0]
 800d046:	2b00      	cmp	r3, #0
 800d048:	d05d      	beq.n	800d106 <xTaskResumeAll+0x106>
                /* Move any readied tasks from the pending list into the
                appropriate ready list. */
                while (listLIST_IS_EMPTY(&xPendingReadyList) == pdFALSE) {
 800d04a:	e02e      	b.n	800d0aa <xTaskResumeAll+0xaa>
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY(
 800d04c:	4b33      	ldr	r3, [pc, #204]	; (800d11c <xTaskResumeAll+0x11c>)
 800d04e:	68db      	ldr	r3, [r3, #12]
 800d050:	68db      	ldr	r3, [r3, #12]
 800d052:	60fb      	str	r3, [r7, #12]
                        (&xPendingReadyList)); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
                    (void)uxListRemove(&(pxTCB->xEventListItem));
 800d054:	68fb      	ldr	r3, [r7, #12]
 800d056:	3318      	adds	r3, #24
 800d058:	4618      	mov	r0, r3
 800d05a:	f7fe ff60 	bl	800bf1e <uxListRemove>
                    (void)uxListRemove(&(pxTCB->xStateListItem));
 800d05e:	68fb      	ldr	r3, [r7, #12]
 800d060:	3304      	adds	r3, #4
 800d062:	4618      	mov	r0, r3
 800d064:	f7fe ff5b 	bl	800bf1e <uxListRemove>
                    prvAddTaskToReadyList(pxTCB);
 800d068:	68fb      	ldr	r3, [r7, #12]
 800d06a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d06c:	2201      	movs	r2, #1
 800d06e:	409a      	lsls	r2, r3
 800d070:	4b2b      	ldr	r3, [pc, #172]	; (800d120 <xTaskResumeAll+0x120>)
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	4313      	orrs	r3, r2
 800d076:	4a2a      	ldr	r2, [pc, #168]	; (800d120 <xTaskResumeAll+0x120>)
 800d078:	6013      	str	r3, [r2, #0]
 800d07a:	68fb      	ldr	r3, [r7, #12]
 800d07c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d07e:	4613      	mov	r3, r2
 800d080:	009b      	lsls	r3, r3, #2
 800d082:	4413      	add	r3, r2
 800d084:	009b      	lsls	r3, r3, #2
 800d086:	4a27      	ldr	r2, [pc, #156]	; (800d124 <xTaskResumeAll+0x124>)
 800d088:	441a      	add	r2, r3
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	3304      	adds	r3, #4
 800d08e:	4619      	mov	r1, r3
 800d090:	4610      	mov	r0, r2
 800d092:	f7fe fee7 	bl	800be64 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                    task then a yield must be performed. */
                    if (pxTCB->uxPriority >= pxCurrentTCB->uxPriority) {
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d09a:	4b23      	ldr	r3, [pc, #140]	; (800d128 <xTaskResumeAll+0x128>)
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0a0:	429a      	cmp	r2, r3
 800d0a2:	d302      	bcc.n	800d0aa <xTaskResumeAll+0xaa>
                        xYieldPending = pdTRUE;
 800d0a4:	4b21      	ldr	r3, [pc, #132]	; (800d12c <xTaskResumeAll+0x12c>)
 800d0a6:	2201      	movs	r2, #1
 800d0a8:	601a      	str	r2, [r3, #0]
                while (listLIST_IS_EMPTY(&xPendingReadyList) == pdFALSE) {
 800d0aa:	4b1c      	ldr	r3, [pc, #112]	; (800d11c <xTaskResumeAll+0x11c>)
 800d0ac:	681b      	ldr	r3, [r3, #0]
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d1cc      	bne.n	800d04c <xTaskResumeAll+0x4c>
                    } else {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if (pxTCB != NULL) {
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d001      	beq.n	800d0bc <xTaskResumeAll+0xbc>
                    which may have prevented the next unblock time from being
                    re-calculated, in which case re-calculate it now.  Mainly
                    important for low power tickless implementations, where
                    this can prevent an unnecessary exit from low power
                    state. */
                    prvResetNextTaskUnblockTime();
 800d0b8:	f000 fb4e 	bl	800d758 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                they should be processed now.  This ensures the tick count does
                not	slip, and that any delayed tasks are resumed at the correct
                time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800d0bc:	4b1c      	ldr	r3, [pc, #112]	; (800d130 <xTaskResumeAll+0x130>)
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	607b      	str	r3, [r7, #4]

                    if (xPendedCounts > (TickType_t)0U) {
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d010      	beq.n	800d0ea <xTaskResumeAll+0xea>
                        do {
                            if (xTaskIncrementTick() != pdFALSE) {
 800d0c8:	f000 f846 	bl	800d158 <xTaskIncrementTick>
 800d0cc:	4603      	mov	r3, r0
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d002      	beq.n	800d0d8 <xTaskResumeAll+0xd8>
                                xYieldPending = pdTRUE;
 800d0d2:	4b16      	ldr	r3, [pc, #88]	; (800d12c <xTaskResumeAll+0x12c>)
 800d0d4:	2201      	movs	r2, #1
 800d0d6:	601a      	str	r2, [r3, #0]
                            } else {
                                mtCOVERAGE_TEST_MARKER();
                            }
                            --xPendedCounts;
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	3b01      	subs	r3, #1
 800d0dc:	607b      	str	r3, [r7, #4]
                        } while (xPendedCounts > (TickType_t)0U);
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	d1f1      	bne.n	800d0c8 <xTaskResumeAll+0xc8>

                        xPendedTicks = 0;
 800d0e4:	4b12      	ldr	r3, [pc, #72]	; (800d130 <xTaskResumeAll+0x130>)
 800d0e6:	2200      	movs	r2, #0
 800d0e8:	601a      	str	r2, [r3, #0]
                    } else {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if (xYieldPending != pdFALSE) {
 800d0ea:	4b10      	ldr	r3, [pc, #64]	; (800d12c <xTaskResumeAll+0x12c>)
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d009      	beq.n	800d106 <xTaskResumeAll+0x106>
#if (configUSE_PREEMPTION != 0)
                    { xAlreadyYielded = pdTRUE; }
 800d0f2:	2301      	movs	r3, #1
 800d0f4:	60bb      	str	r3, [r7, #8]
#endif
                    taskYIELD_IF_USING_PREEMPTION();
 800d0f6:	4b0f      	ldr	r3, [pc, #60]	; (800d134 <xTaskResumeAll+0x134>)
 800d0f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d0fc:	601a      	str	r2, [r3, #0]
 800d0fe:	f3bf 8f4f 	dsb	sy
 800d102:	f3bf 8f6f 	isb	sy
            }
        } else {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800d106:	f001 f995 	bl	800e434 <vPortExitCritical>

    return xAlreadyYielded;
 800d10a:	68bb      	ldr	r3, [r7, #8]
}
 800d10c:	4618      	mov	r0, r3
 800d10e:	3710      	adds	r7, #16
 800d110:	46bd      	mov	sp, r7
 800d112:	bd80      	pop	{r7, pc}
 800d114:	20000d2c 	.word	0x20000d2c
 800d118:	20000d04 	.word	0x20000d04
 800d11c:	20000cc4 	.word	0x20000cc4
 800d120:	20000d0c 	.word	0x20000d0c
 800d124:	20000c08 	.word	0x20000c08
 800d128:	20000c04 	.word	0x20000c04
 800d12c:	20000d18 	.word	0x20000d18
 800d130:	20000d14 	.word	0x20000d14
 800d134:	e000ed04 	.word	0xe000ed04

0800d138 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount(void) {
 800d138:	b480      	push	{r7}
 800d13a:	b083      	sub	sp, #12
 800d13c:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    { xTicks = xTickCount; }
 800d13e:	4b05      	ldr	r3, [pc, #20]	; (800d154 <xTaskGetTickCount+0x1c>)
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	607b      	str	r3, [r7, #4]
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 800d144:	687b      	ldr	r3, [r7, #4]
}
 800d146:	4618      	mov	r0, r3
 800d148:	370c      	adds	r7, #12
 800d14a:	46bd      	mov	sp, r7
 800d14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d150:	4770      	bx	lr
 800d152:	bf00      	nop
 800d154:	20000d08 	.word	0x20000d08

0800d158 <xTaskIncrementTick>:
}

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick(void) {
 800d158:	b580      	push	{r7, lr}
 800d15a:	b086      	sub	sp, #24
 800d15c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800d15e:	2300      	movs	r3, #0
 800d160:	617b      	str	r3, [r7, #20]

    /* Called by the portable layer each time a tick interrupt occurs.
    Increments the tick then checks to see if the new tick value will cause any
    tasks to be unblocked. */
    traceTASK_INCREMENT_TICK(xTickCount);
    if (uxSchedulerSuspended == (UBaseType_t)pdFALSE) {
 800d162:	4b4e      	ldr	r3, [pc, #312]	; (800d29c <xTaskIncrementTick+0x144>)
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	2b00      	cmp	r3, #0
 800d168:	f040 808e 	bne.w	800d288 <xTaskIncrementTick+0x130>
        /* Minor optimisation.  The tick count cannot change in this
        block. */
        const TickType_t xConstTickCount = xTickCount + (TickType_t)1;
 800d16c:	4b4c      	ldr	r3, [pc, #304]	; (800d2a0 <xTaskIncrementTick+0x148>)
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	3301      	adds	r3, #1
 800d172:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
        delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800d174:	4a4a      	ldr	r2, [pc, #296]	; (800d2a0 <xTaskIncrementTick+0x148>)
 800d176:	693b      	ldr	r3, [r7, #16]
 800d178:	6013      	str	r3, [r2, #0]

        if (xConstTickCount == (TickType_t)0U) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d17a:	693b      	ldr	r3, [r7, #16]
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d120      	bne.n	800d1c2 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 800d180:	4b48      	ldr	r3, [pc, #288]	; (800d2a4 <xTaskIncrementTick+0x14c>)
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	2b00      	cmp	r3, #0
 800d188:	d00a      	beq.n	800d1a0 <xTaskIncrementTick+0x48>
    __asm volatile("	mov %0, %1												\n"
 800d18a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d18e:	f383 8811 	msr	BASEPRI, r3
 800d192:	f3bf 8f6f 	isb	sy
 800d196:	f3bf 8f4f 	dsb	sy
 800d19a:	603b      	str	r3, [r7, #0]
}
 800d19c:	bf00      	nop
 800d19e:	e7fe      	b.n	800d19e <xTaskIncrementTick+0x46>
 800d1a0:	4b40      	ldr	r3, [pc, #256]	; (800d2a4 <xTaskIncrementTick+0x14c>)
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	60fb      	str	r3, [r7, #12]
 800d1a6:	4b40      	ldr	r3, [pc, #256]	; (800d2a8 <xTaskIncrementTick+0x150>)
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	4a3e      	ldr	r2, [pc, #248]	; (800d2a4 <xTaskIncrementTick+0x14c>)
 800d1ac:	6013      	str	r3, [r2, #0]
 800d1ae:	4a3e      	ldr	r2, [pc, #248]	; (800d2a8 <xTaskIncrementTick+0x150>)
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	6013      	str	r3, [r2, #0]
 800d1b4:	4b3d      	ldr	r3, [pc, #244]	; (800d2ac <xTaskIncrementTick+0x154>)
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	3301      	adds	r3, #1
 800d1ba:	4a3c      	ldr	r2, [pc, #240]	; (800d2ac <xTaskIncrementTick+0x154>)
 800d1bc:	6013      	str	r3, [r2, #0]
 800d1be:	f000 facb 	bl	800d758 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
        the	queue in the order of their wake time - meaning once one task
        has been found whose block time has not expired there is no need to
        look any further down the list. */
        if (xConstTickCount >= xNextTaskUnblockTime) {
 800d1c2:	4b3b      	ldr	r3, [pc, #236]	; (800d2b0 <xTaskIncrementTick+0x158>)
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	693a      	ldr	r2, [r7, #16]
 800d1c8:	429a      	cmp	r2, r3
 800d1ca:	d348      	bcc.n	800d25e <xTaskIncrementTick+0x106>
            for (;;) {
                if (listLIST_IS_EMPTY(pxDelayedTaskList) != pdFALSE) {
 800d1cc:	4b35      	ldr	r3, [pc, #212]	; (800d2a4 <xTaskIncrementTick+0x14c>)
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	681b      	ldr	r3, [r3, #0]
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d104      	bne.n	800d1e0 <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                    to the maximum possible value so it is extremely
                    unlikely that the
                    if( xTickCount >= xNextTaskUnblockTime ) test will pass
                    next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d1d6:	4b36      	ldr	r3, [pc, #216]	; (800d2b0 <xTaskIncrementTick+0x158>)
 800d1d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d1dc:	601a      	str	r2, [r3, #0]
                    break;
 800d1de:	e03e      	b.n	800d25e <xTaskIncrementTick+0x106>
                    /* The delayed list is not empty, get the value of the
                    item at the head of the delayed list.  This is the time
                    at which the task at the head of the delayed list must
                    be removed from the Blocked state. */
                    pxTCB =
                        listGET_OWNER_OF_HEAD_ENTRY(pxDelayedTaskList); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d1e0:	4b30      	ldr	r3, [pc, #192]	; (800d2a4 <xTaskIncrementTick+0x14c>)
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	68db      	ldr	r3, [r3, #12]
                    pxTCB =
 800d1e6:	68db      	ldr	r3, [r3, #12]
 800d1e8:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE(&(pxTCB->xStateListItem));
 800d1ea:	68bb      	ldr	r3, [r7, #8]
 800d1ec:	685b      	ldr	r3, [r3, #4]
 800d1ee:	607b      	str	r3, [r7, #4]

                    if (xConstTickCount < xItemValue) {
 800d1f0:	693a      	ldr	r2, [r7, #16]
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	429a      	cmp	r2, r3
 800d1f6:	d203      	bcs.n	800d200 <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                        item value is the time at which the task at the head
                        of the blocked list must be removed from the Blocked
                        state -	so record the item value in
                        xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800d1f8:	4a2d      	ldr	r2, [pc, #180]	; (800d2b0 <xTaskIncrementTick+0x158>)
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d1fe:	e02e      	b.n	800d25e <xTaskIncrementTick+0x106>
                    } else {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    (void)uxListRemove(&(pxTCB->xStateListItem));
 800d200:	68bb      	ldr	r3, [r7, #8]
 800d202:	3304      	adds	r3, #4
 800d204:	4618      	mov	r0, r3
 800d206:	f7fe fe8a 	bl	800bf1e <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                    it from the event list. */
                    if (listLIST_ITEM_CONTAINER(&(pxTCB->xEventListItem)) != NULL) {
 800d20a:	68bb      	ldr	r3, [r7, #8]
 800d20c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d004      	beq.n	800d21c <xTaskIncrementTick+0xc4>
                        (void)uxListRemove(&(pxTCB->xEventListItem));
 800d212:	68bb      	ldr	r3, [r7, #8]
 800d214:	3318      	adds	r3, #24
 800d216:	4618      	mov	r0, r3
 800d218:	f7fe fe81 	bl	800bf1e <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                    list. */
                    prvAddTaskToReadyList(pxTCB);
 800d21c:	68bb      	ldr	r3, [r7, #8]
 800d21e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d220:	2201      	movs	r2, #1
 800d222:	409a      	lsls	r2, r3
 800d224:	4b23      	ldr	r3, [pc, #140]	; (800d2b4 <xTaskIncrementTick+0x15c>)
 800d226:	681b      	ldr	r3, [r3, #0]
 800d228:	4313      	orrs	r3, r2
 800d22a:	4a22      	ldr	r2, [pc, #136]	; (800d2b4 <xTaskIncrementTick+0x15c>)
 800d22c:	6013      	str	r3, [r2, #0]
 800d22e:	68bb      	ldr	r3, [r7, #8]
 800d230:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d232:	4613      	mov	r3, r2
 800d234:	009b      	lsls	r3, r3, #2
 800d236:	4413      	add	r3, r2
 800d238:	009b      	lsls	r3, r3, #2
 800d23a:	4a1f      	ldr	r2, [pc, #124]	; (800d2b8 <xTaskIncrementTick+0x160>)
 800d23c:	441a      	add	r2, r3
 800d23e:	68bb      	ldr	r3, [r7, #8]
 800d240:	3304      	adds	r3, #4
 800d242:	4619      	mov	r1, r3
 800d244:	4610      	mov	r0, r2
 800d246:	f7fe fe0d 	bl	800be64 <vListInsertEnd>
                    {
                        /* Preemption is on, but a context switch should
                        only be performed if the unblocked task has a
                        priority that is equal to or higher than the
                        currently executing task. */
                        if (pxTCB->uxPriority >= pxCurrentTCB->uxPriority) {
 800d24a:	68bb      	ldr	r3, [r7, #8]
 800d24c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d24e:	4b1b      	ldr	r3, [pc, #108]	; (800d2bc <xTaskIncrementTick+0x164>)
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d254:	429a      	cmp	r2, r3
 800d256:	d3b9      	bcc.n	800d1cc <xTaskIncrementTick+0x74>
                            xSwitchRequired = pdTRUE;
 800d258:	2301      	movs	r3, #1
 800d25a:	617b      	str	r3, [r7, #20]
                if (listLIST_IS_EMPTY(pxDelayedTaskList) != pdFALSE) {
 800d25c:	e7b6      	b.n	800d1cc <xTaskIncrementTick+0x74>
/* Tasks of equal priority to the currently running task will share
processing time (time slice) if preemption is on, and the application
writer has not explicitly turned time slicing off. */
#if ((configUSE_PREEMPTION == 1) && (configUSE_TIME_SLICING == 1))
        {
            if (listCURRENT_LIST_LENGTH(&(pxReadyTasksLists[pxCurrentTCB->uxPriority])) > (UBaseType_t)1) {
 800d25e:	4b17      	ldr	r3, [pc, #92]	; (800d2bc <xTaskIncrementTick+0x164>)
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d264:	4914      	ldr	r1, [pc, #80]	; (800d2b8 <xTaskIncrementTick+0x160>)
 800d266:	4613      	mov	r3, r2
 800d268:	009b      	lsls	r3, r3, #2
 800d26a:	4413      	add	r3, r2
 800d26c:	009b      	lsls	r3, r3, #2
 800d26e:	440b      	add	r3, r1
 800d270:	681b      	ldr	r3, [r3, #0]
 800d272:	2b01      	cmp	r3, #1
 800d274:	d901      	bls.n	800d27a <xTaskIncrementTick+0x122>
                xSwitchRequired = pdTRUE;
 800d276:	2301      	movs	r3, #1
 800d278:	617b      	str	r3, [r7, #20]
        }
#endif /* configUSE_TICK_HOOK */

#if (configUSE_PREEMPTION == 1)
        {
            if (xYieldPending != pdFALSE) {
 800d27a:	4b11      	ldr	r3, [pc, #68]	; (800d2c0 <xTaskIncrementTick+0x168>)
 800d27c:	681b      	ldr	r3, [r3, #0]
 800d27e:	2b00      	cmp	r3, #0
 800d280:	d007      	beq.n	800d292 <xTaskIncrementTick+0x13a>
                xSwitchRequired = pdTRUE;
 800d282:	2301      	movs	r3, #1
 800d284:	617b      	str	r3, [r7, #20]
 800d286:	e004      	b.n	800d292 <xTaskIncrementTick+0x13a>
                mtCOVERAGE_TEST_MARKER();
            }
        }
#endif /* configUSE_PREEMPTION */
    } else {
        ++xPendedTicks;
 800d288:	4b0e      	ldr	r3, [pc, #56]	; (800d2c4 <xTaskIncrementTick+0x16c>)
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	3301      	adds	r3, #1
 800d28e:	4a0d      	ldr	r2, [pc, #52]	; (800d2c4 <xTaskIncrementTick+0x16c>)
 800d290:	6013      	str	r3, [r2, #0]
#if (configUSE_TICK_HOOK == 1)
        { vApplicationTickHook(); }
#endif
    }

    return xSwitchRequired;
 800d292:	697b      	ldr	r3, [r7, #20]
}
 800d294:	4618      	mov	r0, r3
 800d296:	3718      	adds	r7, #24
 800d298:	46bd      	mov	sp, r7
 800d29a:	bd80      	pop	{r7, pc}
 800d29c:	20000d2c 	.word	0x20000d2c
 800d2a0:	20000d08 	.word	0x20000d08
 800d2a4:	20000cbc 	.word	0x20000cbc
 800d2a8:	20000cc0 	.word	0x20000cc0
 800d2ac:	20000d1c 	.word	0x20000d1c
 800d2b0:	20000d24 	.word	0x20000d24
 800d2b4:	20000d0c 	.word	0x20000d0c
 800d2b8:	20000c08 	.word	0x20000c08
 800d2bc:	20000c04 	.word	0x20000c04
 800d2c0:	20000d18 	.word	0x20000d18
 800d2c4:	20000d14 	.word	0x20000d14

0800d2c8 <vTaskSwitchContext>:
}

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext(void) {
 800d2c8:	b480      	push	{r7}
 800d2ca:	b087      	sub	sp, #28
 800d2cc:	af00      	add	r7, sp, #0
    if (uxSchedulerSuspended != (UBaseType_t)pdFALSE) {
 800d2ce:	4b27      	ldr	r3, [pc, #156]	; (800d36c <vTaskSwitchContext+0xa4>)
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	d003      	beq.n	800d2de <vTaskSwitchContext+0x16>
        /* The scheduler is currently suspended - do not allow a context
        switch. */
        xYieldPending = pdTRUE;
 800d2d6:	4b26      	ldr	r3, [pc, #152]	; (800d370 <vTaskSwitchContext+0xa8>)
 800d2d8:	2201      	movs	r2, #1
 800d2da:	601a      	str	r2, [r3, #0]
            for additional information. */
            _impure_ptr = &(pxCurrentTCB->xNewLib_reent);
        }
#endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 800d2dc:	e03f      	b.n	800d35e <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 800d2de:	4b24      	ldr	r3, [pc, #144]	; (800d370 <vTaskSwitchContext+0xa8>)
 800d2e0:	2200      	movs	r2, #0
 800d2e2:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d2e4:	4b23      	ldr	r3, [pc, #140]	; (800d374 <vTaskSwitchContext+0xac>)
 800d2e6:	681b      	ldr	r3, [r3, #0]
 800d2e8:	60fb      	str	r3, [r7, #12]
    __asm volatile("clz %0, %1" : "=r"(ucReturn) : "r"(ulBitmap) : "memory");
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	fab3 f383 	clz	r3, r3
 800d2f0:	72fb      	strb	r3, [r7, #11]
    return ucReturn;
 800d2f2:	7afb      	ldrb	r3, [r7, #11]
 800d2f4:	f1c3 031f 	rsb	r3, r3, #31
 800d2f8:	617b      	str	r3, [r7, #20]
 800d2fa:	491f      	ldr	r1, [pc, #124]	; (800d378 <vTaskSwitchContext+0xb0>)
 800d2fc:	697a      	ldr	r2, [r7, #20]
 800d2fe:	4613      	mov	r3, r2
 800d300:	009b      	lsls	r3, r3, #2
 800d302:	4413      	add	r3, r2
 800d304:	009b      	lsls	r3, r3, #2
 800d306:	440b      	add	r3, r1
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d10a      	bne.n	800d324 <vTaskSwitchContext+0x5c>
    __asm volatile("	mov %0, %1												\n"
 800d30e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d312:	f383 8811 	msr	BASEPRI, r3
 800d316:	f3bf 8f6f 	isb	sy
 800d31a:	f3bf 8f4f 	dsb	sy
 800d31e:	607b      	str	r3, [r7, #4]
}
 800d320:	bf00      	nop
 800d322:	e7fe      	b.n	800d322 <vTaskSwitchContext+0x5a>
 800d324:	697a      	ldr	r2, [r7, #20]
 800d326:	4613      	mov	r3, r2
 800d328:	009b      	lsls	r3, r3, #2
 800d32a:	4413      	add	r3, r2
 800d32c:	009b      	lsls	r3, r3, #2
 800d32e:	4a12      	ldr	r2, [pc, #72]	; (800d378 <vTaskSwitchContext+0xb0>)
 800d330:	4413      	add	r3, r2
 800d332:	613b      	str	r3, [r7, #16]
 800d334:	693b      	ldr	r3, [r7, #16]
 800d336:	685b      	ldr	r3, [r3, #4]
 800d338:	685a      	ldr	r2, [r3, #4]
 800d33a:	693b      	ldr	r3, [r7, #16]
 800d33c:	605a      	str	r2, [r3, #4]
 800d33e:	693b      	ldr	r3, [r7, #16]
 800d340:	685a      	ldr	r2, [r3, #4]
 800d342:	693b      	ldr	r3, [r7, #16]
 800d344:	3308      	adds	r3, #8
 800d346:	429a      	cmp	r2, r3
 800d348:	d104      	bne.n	800d354 <vTaskSwitchContext+0x8c>
 800d34a:	693b      	ldr	r3, [r7, #16]
 800d34c:	685b      	ldr	r3, [r3, #4]
 800d34e:	685a      	ldr	r2, [r3, #4]
 800d350:	693b      	ldr	r3, [r7, #16]
 800d352:	605a      	str	r2, [r3, #4]
 800d354:	693b      	ldr	r3, [r7, #16]
 800d356:	685b      	ldr	r3, [r3, #4]
 800d358:	68db      	ldr	r3, [r3, #12]
 800d35a:	4a08      	ldr	r2, [pc, #32]	; (800d37c <vTaskSwitchContext+0xb4>)
 800d35c:	6013      	str	r3, [r2, #0]
}
 800d35e:	bf00      	nop
 800d360:	371c      	adds	r7, #28
 800d362:	46bd      	mov	sp, r7
 800d364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d368:	4770      	bx	lr
 800d36a:	bf00      	nop
 800d36c:	20000d2c 	.word	0x20000d2c
 800d370:	20000d18 	.word	0x20000d18
 800d374:	20000d0c 	.word	0x20000d0c
 800d378:	20000c08 	.word	0x20000c08
 800d37c:	20000c04 	.word	0x20000c04

0800d380 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList(List_t * const pxEventList, const TickType_t xTicksToWait) {
 800d380:	b580      	push	{r7, lr}
 800d382:	b084      	sub	sp, #16
 800d384:	af00      	add	r7, sp, #0
 800d386:	6078      	str	r0, [r7, #4]
 800d388:	6039      	str	r1, [r7, #0]
    configASSERT(pxEventList);
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d10a      	bne.n	800d3a6 <vTaskPlaceOnEventList+0x26>
    __asm volatile("	mov %0, %1												\n"
 800d390:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d394:	f383 8811 	msr	BASEPRI, r3
 800d398:	f3bf 8f6f 	isb	sy
 800d39c:	f3bf 8f4f 	dsb	sy
 800d3a0:	60fb      	str	r3, [r7, #12]
}
 800d3a2:	bf00      	nop
 800d3a4:	e7fe      	b.n	800d3a4 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
    This is placed in the list in priority order so the highest priority task
    is the first to be woken by the event.  The queue that contains the event
    list is locked, preventing simultaneous access from interrupts. */
    vListInsert(pxEventList, &(pxCurrentTCB->xEventListItem));
 800d3a6:	4b07      	ldr	r3, [pc, #28]	; (800d3c4 <vTaskPlaceOnEventList+0x44>)
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	3318      	adds	r3, #24
 800d3ac:	4619      	mov	r1, r3
 800d3ae:	6878      	ldr	r0, [r7, #4]
 800d3b0:	f7fe fd7c 	bl	800beac <vListInsert>

    prvAddCurrentTaskToDelayedList(xTicksToWait, pdTRUE);
 800d3b4:	2101      	movs	r1, #1
 800d3b6:	6838      	ldr	r0, [r7, #0]
 800d3b8:	f000 fa92 	bl	800d8e0 <prvAddCurrentTaskToDelayedList>
}
 800d3bc:	bf00      	nop
 800d3be:	3710      	adds	r7, #16
 800d3c0:	46bd      	mov	sp, r7
 800d3c2:	bd80      	pop	{r7, pc}
 800d3c4:	20000c04 	.word	0x20000c04

0800d3c8 <vTaskPlaceOnEventListRestricted>:
}
/*-----------------------------------------------------------*/

#if (configUSE_TIMERS == 1)

void vTaskPlaceOnEventListRestricted(List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely) {
 800d3c8:	b580      	push	{r7, lr}
 800d3ca:	b086      	sub	sp, #24
 800d3cc:	af00      	add	r7, sp, #0
 800d3ce:	60f8      	str	r0, [r7, #12]
 800d3d0:	60b9      	str	r1, [r7, #8]
 800d3d2:	607a      	str	r2, [r7, #4]
    configASSERT(pxEventList);
 800d3d4:	68fb      	ldr	r3, [r7, #12]
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d10a      	bne.n	800d3f0 <vTaskPlaceOnEventListRestricted+0x28>
    __asm volatile("	mov %0, %1												\n"
 800d3da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3de:	f383 8811 	msr	BASEPRI, r3
 800d3e2:	f3bf 8f6f 	isb	sy
 800d3e6:	f3bf 8f4f 	dsb	sy
 800d3ea:	617b      	str	r3, [r7, #20]
}
 800d3ec:	bf00      	nop
 800d3ee:	e7fe      	b.n	800d3ee <vTaskPlaceOnEventListRestricted+0x26>

    /* Place the event list item of the TCB in the appropriate event list.
    In this case it is assume that this is the only task that is going to
    be waiting on this event list, so the faster vListInsertEnd() function
    can be used in place of vListInsert. */
    vListInsertEnd(pxEventList, &(pxCurrentTCB->xEventListItem));
 800d3f0:	4b0a      	ldr	r3, [pc, #40]	; (800d41c <vTaskPlaceOnEventListRestricted+0x54>)
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	3318      	adds	r3, #24
 800d3f6:	4619      	mov	r1, r3
 800d3f8:	68f8      	ldr	r0, [r7, #12]
 800d3fa:	f7fe fd33 	bl	800be64 <vListInsertEnd>

    /* If the task should block indefinitely then set the block time to a
    value that will be recognised as an indefinite delay inside the
    prvAddCurrentTaskToDelayedList() function. */
    if (xWaitIndefinitely != pdFALSE) {
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	2b00      	cmp	r3, #0
 800d402:	d002      	beq.n	800d40a <vTaskPlaceOnEventListRestricted+0x42>
        xTicksToWait = portMAX_DELAY;
 800d404:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d408:	60bb      	str	r3, [r7, #8]
    }

    traceTASK_DELAY_UNTIL((xTickCount + xTicksToWait));
    prvAddCurrentTaskToDelayedList(xTicksToWait, xWaitIndefinitely);
 800d40a:	6879      	ldr	r1, [r7, #4]
 800d40c:	68b8      	ldr	r0, [r7, #8]
 800d40e:	f000 fa67 	bl	800d8e0 <prvAddCurrentTaskToDelayedList>
}
 800d412:	bf00      	nop
 800d414:	3718      	adds	r7, #24
 800d416:	46bd      	mov	sp, r7
 800d418:	bd80      	pop	{r7, pc}
 800d41a:	bf00      	nop
 800d41c:	20000c04 	.word	0x20000c04

0800d420 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList(const List_t * const pxEventList) {
 800d420:	b580      	push	{r7, lr}
 800d422:	b086      	sub	sp, #24
 800d424:	af00      	add	r7, sp, #0
 800d426:	6078      	str	r0, [r7, #4]
    get called - the lock count on the queue will get modified instead.  This
    means exclusive access to the event list is guaranteed here.

    This function assumes that a check has already been made to ensure that
    pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY(pxEventList); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	68db      	ldr	r3, [r3, #12]
 800d42c:	68db      	ldr	r3, [r3, #12]
 800d42e:	613b      	str	r3, [r7, #16]
    configASSERT(pxUnblockedTCB);
 800d430:	693b      	ldr	r3, [r7, #16]
 800d432:	2b00      	cmp	r3, #0
 800d434:	d10a      	bne.n	800d44c <xTaskRemoveFromEventList+0x2c>
    __asm volatile("	mov %0, %1												\n"
 800d436:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d43a:	f383 8811 	msr	BASEPRI, r3
 800d43e:	f3bf 8f6f 	isb	sy
 800d442:	f3bf 8f4f 	dsb	sy
 800d446:	60fb      	str	r3, [r7, #12]
}
 800d448:	bf00      	nop
 800d44a:	e7fe      	b.n	800d44a <xTaskRemoveFromEventList+0x2a>
    (void)uxListRemove(&(pxUnblockedTCB->xEventListItem));
 800d44c:	693b      	ldr	r3, [r7, #16]
 800d44e:	3318      	adds	r3, #24
 800d450:	4618      	mov	r0, r3
 800d452:	f7fe fd64 	bl	800bf1e <uxListRemove>

    if (uxSchedulerSuspended == (UBaseType_t)pdFALSE) {
 800d456:	4b1d      	ldr	r3, [pc, #116]	; (800d4cc <xTaskRemoveFromEventList+0xac>)
 800d458:	681b      	ldr	r3, [r3, #0]
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	d11c      	bne.n	800d498 <xTaskRemoveFromEventList+0x78>
        (void)uxListRemove(&(pxUnblockedTCB->xStateListItem));
 800d45e:	693b      	ldr	r3, [r7, #16]
 800d460:	3304      	adds	r3, #4
 800d462:	4618      	mov	r0, r3
 800d464:	f7fe fd5b 	bl	800bf1e <uxListRemove>
        prvAddTaskToReadyList(pxUnblockedTCB);
 800d468:	693b      	ldr	r3, [r7, #16]
 800d46a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d46c:	2201      	movs	r2, #1
 800d46e:	409a      	lsls	r2, r3
 800d470:	4b17      	ldr	r3, [pc, #92]	; (800d4d0 <xTaskRemoveFromEventList+0xb0>)
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	4313      	orrs	r3, r2
 800d476:	4a16      	ldr	r2, [pc, #88]	; (800d4d0 <xTaskRemoveFromEventList+0xb0>)
 800d478:	6013      	str	r3, [r2, #0]
 800d47a:	693b      	ldr	r3, [r7, #16]
 800d47c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d47e:	4613      	mov	r3, r2
 800d480:	009b      	lsls	r3, r3, #2
 800d482:	4413      	add	r3, r2
 800d484:	009b      	lsls	r3, r3, #2
 800d486:	4a13      	ldr	r2, [pc, #76]	; (800d4d4 <xTaskRemoveFromEventList+0xb4>)
 800d488:	441a      	add	r2, r3
 800d48a:	693b      	ldr	r3, [r7, #16]
 800d48c:	3304      	adds	r3, #4
 800d48e:	4619      	mov	r1, r3
 800d490:	4610      	mov	r0, r2
 800d492:	f7fe fce7 	bl	800be64 <vListInsertEnd>
 800d496:	e005      	b.n	800d4a4 <xTaskRemoveFromEventList+0x84>
        }
#endif
    } else {
        /* The delayed and ready lists cannot be accessed, so hold this task
        pending until the scheduler is resumed. */
        vListInsertEnd(&(xPendingReadyList), &(pxUnblockedTCB->xEventListItem));
 800d498:	693b      	ldr	r3, [r7, #16]
 800d49a:	3318      	adds	r3, #24
 800d49c:	4619      	mov	r1, r3
 800d49e:	480e      	ldr	r0, [pc, #56]	; (800d4d8 <xTaskRemoveFromEventList+0xb8>)
 800d4a0:	f7fe fce0 	bl	800be64 <vListInsertEnd>
    }

    if (pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority) {
 800d4a4:	693b      	ldr	r3, [r7, #16]
 800d4a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d4a8:	4b0c      	ldr	r3, [pc, #48]	; (800d4dc <xTaskRemoveFromEventList+0xbc>)
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4ae:	429a      	cmp	r2, r3
 800d4b0:	d905      	bls.n	800d4be <xTaskRemoveFromEventList+0x9e>
        /* Return true if the task removed from the event list has a higher
        priority than the calling task.  This allows the calling task to know if
        it should force a context switch now. */
        xReturn = pdTRUE;
 800d4b2:	2301      	movs	r3, #1
 800d4b4:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
        "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800d4b6:	4b0a      	ldr	r3, [pc, #40]	; (800d4e0 <xTaskRemoveFromEventList+0xc0>)
 800d4b8:	2201      	movs	r2, #1
 800d4ba:	601a      	str	r2, [r3, #0]
 800d4bc:	e001      	b.n	800d4c2 <xTaskRemoveFromEventList+0xa2>
    } else {
        xReturn = pdFALSE;
 800d4be:	2300      	movs	r3, #0
 800d4c0:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 800d4c2:	697b      	ldr	r3, [r7, #20]
}
 800d4c4:	4618      	mov	r0, r3
 800d4c6:	3718      	adds	r7, #24
 800d4c8:	46bd      	mov	sp, r7
 800d4ca:	bd80      	pop	{r7, pc}
 800d4cc:	20000d2c 	.word	0x20000d2c
 800d4d0:	20000d0c 	.word	0x20000d0c
 800d4d4:	20000c08 	.word	0x20000c08
 800d4d8:	20000cc4 	.word	0x20000cc4
 800d4dc:	20000c04 	.word	0x20000c04
 800d4e0:	20000d18 	.word	0x20000d18

0800d4e4 <vTaskInternalSetTimeOutState>:
    }
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState(TimeOut_t * const pxTimeOut) {
 800d4e4:	b480      	push	{r7}
 800d4e6:	b083      	sub	sp, #12
 800d4e8:	af00      	add	r7, sp, #0
 800d4ea:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d4ec:	4b06      	ldr	r3, [pc, #24]	; (800d508 <vTaskInternalSetTimeOutState+0x24>)
 800d4ee:	681a      	ldr	r2, [r3, #0]
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800d4f4:	4b05      	ldr	r3, [pc, #20]	; (800d50c <vTaskInternalSetTimeOutState+0x28>)
 800d4f6:	681a      	ldr	r2, [r3, #0]
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	605a      	str	r2, [r3, #4]
}
 800d4fc:	bf00      	nop
 800d4fe:	370c      	adds	r7, #12
 800d500:	46bd      	mov	sp, r7
 800d502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d506:	4770      	bx	lr
 800d508:	20000d1c 	.word	0x20000d1c
 800d50c:	20000d08 	.word	0x20000d08

0800d510 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut(TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait) {
 800d510:	b580      	push	{r7, lr}
 800d512:	b088      	sub	sp, #32
 800d514:	af00      	add	r7, sp, #0
 800d516:	6078      	str	r0, [r7, #4]
 800d518:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT(pxTimeOut);
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	2b00      	cmp	r3, #0
 800d51e:	d10a      	bne.n	800d536 <xTaskCheckForTimeOut+0x26>
    __asm volatile("	mov %0, %1												\n"
 800d520:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d524:	f383 8811 	msr	BASEPRI, r3
 800d528:	f3bf 8f6f 	isb	sy
 800d52c:	f3bf 8f4f 	dsb	sy
 800d530:	613b      	str	r3, [r7, #16]
}
 800d532:	bf00      	nop
 800d534:	e7fe      	b.n	800d534 <xTaskCheckForTimeOut+0x24>
    configASSERT(pxTicksToWait);
 800d536:	683b      	ldr	r3, [r7, #0]
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d10a      	bne.n	800d552 <xTaskCheckForTimeOut+0x42>
    __asm volatile("	mov %0, %1												\n"
 800d53c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d540:	f383 8811 	msr	BASEPRI, r3
 800d544:	f3bf 8f6f 	isb	sy
 800d548:	f3bf 8f4f 	dsb	sy
 800d54c:	60fb      	str	r3, [r7, #12]
}
 800d54e:	bf00      	nop
 800d550:	e7fe      	b.n	800d550 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 800d552:	f000 ff3f 	bl	800e3d4 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800d556:	4b1d      	ldr	r3, [pc, #116]	; (800d5cc <xTaskCheckForTimeOut+0xbc>)
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	685b      	ldr	r3, [r3, #4]
 800d560:	69ba      	ldr	r2, [r7, #24]
 800d562:	1ad3      	subs	r3, r2, r3
 800d564:	617b      	str	r3, [r7, #20]
            xReturn = pdTRUE;
        } else
#endif

#if (INCLUDE_vTaskSuspend == 1)
            if (*pxTicksToWait == portMAX_DELAY) {
 800d566:	683b      	ldr	r3, [r7, #0]
 800d568:	681b      	ldr	r3, [r3, #0]
 800d56a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d56e:	d102      	bne.n	800d576 <xTaskCheckForTimeOut+0x66>
            /* If INCLUDE_vTaskSuspend is set to 1 and the block time
            specified is the maximum block time then the task should block
            indefinitely, and therefore never time out. */
            xReturn = pdFALSE;
 800d570:	2300      	movs	r3, #0
 800d572:	61fb      	str	r3, [r7, #28]
 800d574:	e023      	b.n	800d5be <xTaskCheckForTimeOut+0xae>
        } else
#endif

            if ((xNumOfOverflows != pxTimeOut->xOverflowCount) && (xConstTickCount >= pxTimeOut->xTimeOnEntering)) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	681a      	ldr	r2, [r3, #0]
 800d57a:	4b15      	ldr	r3, [pc, #84]	; (800d5d0 <xTaskCheckForTimeOut+0xc0>)
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	429a      	cmp	r2, r3
 800d580:	d007      	beq.n	800d592 <xTaskCheckForTimeOut+0x82>
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	685b      	ldr	r3, [r3, #4]
 800d586:	69ba      	ldr	r2, [r7, #24]
 800d588:	429a      	cmp	r2, r3
 800d58a:	d302      	bcc.n	800d592 <xTaskCheckForTimeOut+0x82>
            /* The tick count is greater than the time at which
            vTaskSetTimeout() was called, but has also overflowed since
            vTaskSetTimeOut() was called.  It must have wrapped all the way
            around and gone past again. This passed since vTaskSetTimeout()
            was called. */
            xReturn = pdTRUE;
 800d58c:	2301      	movs	r3, #1
 800d58e:	61fb      	str	r3, [r7, #28]
 800d590:	e015      	b.n	800d5be <xTaskCheckForTimeOut+0xae>
        } else if (xElapsedTime < *pxTicksToWait) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d592:	683b      	ldr	r3, [r7, #0]
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	697a      	ldr	r2, [r7, #20]
 800d598:	429a      	cmp	r2, r3
 800d59a:	d20b      	bcs.n	800d5b4 <xTaskCheckForTimeOut+0xa4>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800d59c:	683b      	ldr	r3, [r7, #0]
 800d59e:	681a      	ldr	r2, [r3, #0]
 800d5a0:	697b      	ldr	r3, [r7, #20]
 800d5a2:	1ad2      	subs	r2, r2, r3
 800d5a4:	683b      	ldr	r3, [r7, #0]
 800d5a6:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState(pxTimeOut);
 800d5a8:	6878      	ldr	r0, [r7, #4]
 800d5aa:	f7ff ff9b 	bl	800d4e4 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 800d5ae:	2300      	movs	r3, #0
 800d5b0:	61fb      	str	r3, [r7, #28]
 800d5b2:	e004      	b.n	800d5be <xTaskCheckForTimeOut+0xae>
        } else {
            *pxTicksToWait = 0;
 800d5b4:	683b      	ldr	r3, [r7, #0]
 800d5b6:	2200      	movs	r2, #0
 800d5b8:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800d5ba:	2301      	movs	r3, #1
 800d5bc:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 800d5be:	f000 ff39 	bl	800e434 <vPortExitCritical>

    return xReturn;
 800d5c2:	69fb      	ldr	r3, [r7, #28]
}
 800d5c4:	4618      	mov	r0, r3
 800d5c6:	3720      	adds	r7, #32
 800d5c8:	46bd      	mov	sp, r7
 800d5ca:	bd80      	pop	{r7, pc}
 800d5cc:	20000d08 	.word	0x20000d08
 800d5d0:	20000d1c 	.word	0x20000d1c

0800d5d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield(void) {
 800d5d4:	b480      	push	{r7}
 800d5d6:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 800d5d8:	4b03      	ldr	r3, [pc, #12]	; (800d5e8 <vTaskMissedYield+0x14>)
 800d5da:	2201      	movs	r2, #1
 800d5dc:	601a      	str	r2, [r3, #0]
}
 800d5de:	bf00      	nop
 800d5e0:	46bd      	mov	sp, r7
 800d5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5e6:	4770      	bx	lr
 800d5e8:	20000d18 	.word	0x20000d18

0800d5ec <prvIdleTask>:
 * language extensions.  The equivalent prototype for this function is:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION(prvIdleTask, pvParameters) {
 800d5ec:	b580      	push	{r7, lr}
 800d5ee:	b082      	sub	sp, #8
 800d5f0:	af00      	add	r7, sp, #0
 800d5f2:	6078      	str	r0, [r7, #4]
    portALLOCATE_SECURE_CONTEXT(configMINIMAL_SECURE_STACK_SIZE);

    for (;;) {
        /* See if any tasks have deleted themselves - if so then the idle task
        is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800d5f4:	f000 f852 	bl	800d69c <prvCheckTasksWaitingTermination>

            A critical region is not required here as we are just reading from
            the list, and an occasional incorrect value will not matter.  If
            the ready list at the idle priority contains more than one task
            then a task other than the idle task is ready to execute. */
            if (listCURRENT_LIST_LENGTH(&(pxReadyTasksLists[tskIDLE_PRIORITY])) > (UBaseType_t)1) {
 800d5f8:	4b06      	ldr	r3, [pc, #24]	; (800d614 <prvIdleTask+0x28>)
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	2b01      	cmp	r3, #1
 800d5fe:	d9f9      	bls.n	800d5f4 <prvIdleTask+0x8>
                taskYIELD();
 800d600:	4b05      	ldr	r3, [pc, #20]	; (800d618 <prvIdleTask+0x2c>)
 800d602:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d606:	601a      	str	r2, [r3, #0]
 800d608:	f3bf 8f4f 	dsb	sy
 800d60c:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 800d610:	e7f0      	b.n	800d5f4 <prvIdleTask+0x8>
 800d612:	bf00      	nop
 800d614:	20000c08 	.word	0x20000c08
 800d618:	e000ed04 	.word	0xe000ed04

0800d61c <prvInitialiseTaskLists>:
}

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists(void) {
 800d61c:	b580      	push	{r7, lr}
 800d61e:	b082      	sub	sp, #8
 800d620:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for (uxPriority = (UBaseType_t)0U; uxPriority < (UBaseType_t)configMAX_PRIORITIES; uxPriority++) {
 800d622:	2300      	movs	r3, #0
 800d624:	607b      	str	r3, [r7, #4]
 800d626:	e00c      	b.n	800d642 <prvInitialiseTaskLists+0x26>
        vListInitialise(&(pxReadyTasksLists[uxPriority]));
 800d628:	687a      	ldr	r2, [r7, #4]
 800d62a:	4613      	mov	r3, r2
 800d62c:	009b      	lsls	r3, r3, #2
 800d62e:	4413      	add	r3, r2
 800d630:	009b      	lsls	r3, r3, #2
 800d632:	4a12      	ldr	r2, [pc, #72]	; (800d67c <prvInitialiseTaskLists+0x60>)
 800d634:	4413      	add	r3, r2
 800d636:	4618      	mov	r0, r3
 800d638:	f7fe fbe7 	bl	800be0a <vListInitialise>
    for (uxPriority = (UBaseType_t)0U; uxPriority < (UBaseType_t)configMAX_PRIORITIES; uxPriority++) {
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	3301      	adds	r3, #1
 800d640:	607b      	str	r3, [r7, #4]
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	2b06      	cmp	r3, #6
 800d646:	d9ef      	bls.n	800d628 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise(&xDelayedTaskList1);
 800d648:	480d      	ldr	r0, [pc, #52]	; (800d680 <prvInitialiseTaskLists+0x64>)
 800d64a:	f7fe fbde 	bl	800be0a <vListInitialise>
    vListInitialise(&xDelayedTaskList2);
 800d64e:	480d      	ldr	r0, [pc, #52]	; (800d684 <prvInitialiseTaskLists+0x68>)
 800d650:	f7fe fbdb 	bl	800be0a <vListInitialise>
    vListInitialise(&xPendingReadyList);
 800d654:	480c      	ldr	r0, [pc, #48]	; (800d688 <prvInitialiseTaskLists+0x6c>)
 800d656:	f7fe fbd8 	bl	800be0a <vListInitialise>

#if (INCLUDE_vTaskDelete == 1)
    { vListInitialise(&xTasksWaitingTermination); }
 800d65a:	480c      	ldr	r0, [pc, #48]	; (800d68c <prvInitialiseTaskLists+0x70>)
 800d65c:	f7fe fbd5 	bl	800be0a <vListInitialise>
#endif /* INCLUDE_vTaskDelete */

#if (INCLUDE_vTaskSuspend == 1)
    { vListInitialise(&xSuspendedTaskList); }
 800d660:	480b      	ldr	r0, [pc, #44]	; (800d690 <prvInitialiseTaskLists+0x74>)
 800d662:	f7fe fbd2 	bl	800be0a <vListInitialise>
#endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
    using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800d666:	4b0b      	ldr	r3, [pc, #44]	; (800d694 <prvInitialiseTaskLists+0x78>)
 800d668:	4a05      	ldr	r2, [pc, #20]	; (800d680 <prvInitialiseTaskLists+0x64>)
 800d66a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d66c:	4b0a      	ldr	r3, [pc, #40]	; (800d698 <prvInitialiseTaskLists+0x7c>)
 800d66e:	4a05      	ldr	r2, [pc, #20]	; (800d684 <prvInitialiseTaskLists+0x68>)
 800d670:	601a      	str	r2, [r3, #0]
}
 800d672:	bf00      	nop
 800d674:	3708      	adds	r7, #8
 800d676:	46bd      	mov	sp, r7
 800d678:	bd80      	pop	{r7, pc}
 800d67a:	bf00      	nop
 800d67c:	20000c08 	.word	0x20000c08
 800d680:	20000c94 	.word	0x20000c94
 800d684:	20000ca8 	.word	0x20000ca8
 800d688:	20000cc4 	.word	0x20000cc4
 800d68c:	20000cd8 	.word	0x20000cd8
 800d690:	20000cf0 	.word	0x20000cf0
 800d694:	20000cbc 	.word	0x20000cbc
 800d698:	20000cc0 	.word	0x20000cc0

0800d69c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination(void) {
 800d69c:	b580      	push	{r7, lr}
 800d69e:	b082      	sub	sp, #8
 800d6a0:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
        being called too often in the idle task. */
        while (uxDeletedTasksWaitingCleanUp > (UBaseType_t)0U) {
 800d6a2:	e019      	b.n	800d6d8 <prvCheckTasksWaitingTermination+0x3c>
            taskENTER_CRITICAL();
 800d6a4:	f000 fe96 	bl	800e3d4 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY(
 800d6a8:	4b10      	ldr	r3, [pc, #64]	; (800d6ec <prvCheckTasksWaitingTermination+0x50>)
 800d6aa:	68db      	ldr	r3, [r3, #12]
 800d6ac:	68db      	ldr	r3, [r3, #12]
 800d6ae:	607b      	str	r3, [r7, #4]
                    (&xTasksWaitingTermination)); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
                (void)uxListRemove(&(pxTCB->xStateListItem));
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	3304      	adds	r3, #4
 800d6b4:	4618      	mov	r0, r3
 800d6b6:	f7fe fc32 	bl	800bf1e <uxListRemove>
                --uxCurrentNumberOfTasks;
 800d6ba:	4b0d      	ldr	r3, [pc, #52]	; (800d6f0 <prvCheckTasksWaitingTermination+0x54>)
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	3b01      	subs	r3, #1
 800d6c0:	4a0b      	ldr	r2, [pc, #44]	; (800d6f0 <prvCheckTasksWaitingTermination+0x54>)
 800d6c2:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 800d6c4:	4b0b      	ldr	r3, [pc, #44]	; (800d6f4 <prvCheckTasksWaitingTermination+0x58>)
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	3b01      	subs	r3, #1
 800d6ca:	4a0a      	ldr	r2, [pc, #40]	; (800d6f4 <prvCheckTasksWaitingTermination+0x58>)
 800d6cc:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 800d6ce:	f000 feb1 	bl	800e434 <vPortExitCritical>

            prvDeleteTCB(pxTCB);
 800d6d2:	6878      	ldr	r0, [r7, #4]
 800d6d4:	f000 f810 	bl	800d6f8 <prvDeleteTCB>
        while (uxDeletedTasksWaitingCleanUp > (UBaseType_t)0U) {
 800d6d8:	4b06      	ldr	r3, [pc, #24]	; (800d6f4 <prvCheckTasksWaitingTermination+0x58>)
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	2b00      	cmp	r3, #0
 800d6de:	d1e1      	bne.n	800d6a4 <prvCheckTasksWaitingTermination+0x8>
        }
    }
#endif /* INCLUDE_vTaskDelete */
}
 800d6e0:	bf00      	nop
 800d6e2:	bf00      	nop
 800d6e4:	3708      	adds	r7, #8
 800d6e6:	46bd      	mov	sp, r7
 800d6e8:	bd80      	pop	{r7, pc}
 800d6ea:	bf00      	nop
 800d6ec:	20000cd8 	.word	0x20000cd8
 800d6f0:	20000d04 	.word	0x20000d04
 800d6f4:	20000cec 	.word	0x20000cec

0800d6f8 <prvDeleteTCB>:
#endif /* INCLUDE_uxTaskGetStackHighWaterMark */
/*-----------------------------------------------------------*/

#if (INCLUDE_vTaskDelete == 1)

static void prvDeleteTCB(TCB_t * pxTCB) {
 800d6f8:	b580      	push	{r7, lr}
 800d6fa:	b084      	sub	sp, #16
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	6078      	str	r0, [r7, #4]
#elif (tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
    {
        /* The task could have been allocated statically or dynamically, so
        check what was statically allocated before trying to free the
        memory. */
        if (pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB) {
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800d706:	2b00      	cmp	r3, #0
 800d708:	d108      	bne.n	800d71c <prvDeleteTCB+0x24>
            /* Both the stack and TCB were allocated dynamically, so both
            must be freed. */
            vPortFree(pxTCB->pxStack);
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d70e:	4618      	mov	r0, r3
 800d710:	f000 ff94 	bl	800e63c <vPortFree>
            vPortFree(pxTCB);
 800d714:	6878      	ldr	r0, [r7, #4]
 800d716:	f000 ff91 	bl	800e63c <vPortFree>
            configASSERT(pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB);
            mtCOVERAGE_TEST_MARKER();
        }
    }
#endif                                                 /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800d71a:	e018      	b.n	800d74e <prvDeleteTCB+0x56>
        } else if (pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY) {
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800d722:	2b01      	cmp	r3, #1
 800d724:	d103      	bne.n	800d72e <prvDeleteTCB+0x36>
            vPortFree(pxTCB);
 800d726:	6878      	ldr	r0, [r7, #4]
 800d728:	f000 ff88 	bl	800e63c <vPortFree>
}
 800d72c:	e00f      	b.n	800d74e <prvDeleteTCB+0x56>
            configASSERT(pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB);
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800d734:	2b02      	cmp	r3, #2
 800d736:	d00a      	beq.n	800d74e <prvDeleteTCB+0x56>
    __asm volatile("	mov %0, %1												\n"
 800d738:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d73c:	f383 8811 	msr	BASEPRI, r3
 800d740:	f3bf 8f6f 	isb	sy
 800d744:	f3bf 8f4f 	dsb	sy
 800d748:	60fb      	str	r3, [r7, #12]
}
 800d74a:	bf00      	nop
 800d74c:	e7fe      	b.n	800d74c <prvDeleteTCB+0x54>
}
 800d74e:	bf00      	nop
 800d750:	3710      	adds	r7, #16
 800d752:	46bd      	mov	sp, r7
 800d754:	bd80      	pop	{r7, pc}
	...

0800d758 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime(void) {
 800d758:	b480      	push	{r7}
 800d75a:	b083      	sub	sp, #12
 800d75c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;

    if (listLIST_IS_EMPTY(pxDelayedTaskList) != pdFALSE) {
 800d75e:	4b0c      	ldr	r3, [pc, #48]	; (800d790 <prvResetNextTaskUnblockTime+0x38>)
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	2b00      	cmp	r3, #0
 800d766:	d104      	bne.n	800d772 <prvResetNextTaskUnblockTime+0x1a>
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
        the maximum possible value so it is	extremely unlikely that the
        if( xTickCount >= xNextTaskUnblockTime ) test will pass until
        there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800d768:	4b0a      	ldr	r3, [pc, #40]	; (800d794 <prvResetNextTaskUnblockTime+0x3c>)
 800d76a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d76e:	601a      	str	r2, [r3, #0]
        which the task at the head of the delayed list should be removed
        from the Blocked state. */
        (pxTCB) = listGET_OWNER_OF_HEAD_ENTRY(pxDelayedTaskList); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
        xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE(&((pxTCB)->xStateListItem));
    }
}
 800d770:	e008      	b.n	800d784 <prvResetNextTaskUnblockTime+0x2c>
        (pxTCB) = listGET_OWNER_OF_HEAD_ENTRY(pxDelayedTaskList); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d772:	4b07      	ldr	r3, [pc, #28]	; (800d790 <prvResetNextTaskUnblockTime+0x38>)
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	68db      	ldr	r3, [r3, #12]
 800d778:	68db      	ldr	r3, [r3, #12]
 800d77a:	607b      	str	r3, [r7, #4]
        xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE(&((pxTCB)->xStateListItem));
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	685b      	ldr	r3, [r3, #4]
 800d780:	4a04      	ldr	r2, [pc, #16]	; (800d794 <prvResetNextTaskUnblockTime+0x3c>)
 800d782:	6013      	str	r3, [r2, #0]
}
 800d784:	bf00      	nop
 800d786:	370c      	adds	r7, #12
 800d788:	46bd      	mov	sp, r7
 800d78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d78e:	4770      	bx	lr
 800d790:	20000cbc 	.word	0x20000cbc
 800d794:	20000d24 	.word	0x20000d24

0800d798 <xTaskGetSchedulerState>:
#endif /* ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) ) */
/*-----------------------------------------------------------*/

#if ((INCLUDE_xTaskGetSchedulerState == 1) || (configUSE_TIMERS == 1))

BaseType_t xTaskGetSchedulerState(void) {
 800d798:	b480      	push	{r7}
 800d79a:	b083      	sub	sp, #12
 800d79c:	af00      	add	r7, sp, #0
    BaseType_t xReturn;

    if (xSchedulerRunning == pdFALSE) {
 800d79e:	4b0b      	ldr	r3, [pc, #44]	; (800d7cc <xTaskGetSchedulerState+0x34>)
 800d7a0:	681b      	ldr	r3, [r3, #0]
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d102      	bne.n	800d7ac <xTaskGetSchedulerState+0x14>
        xReturn = taskSCHEDULER_NOT_STARTED;
 800d7a6:	2301      	movs	r3, #1
 800d7a8:	607b      	str	r3, [r7, #4]
 800d7aa:	e008      	b.n	800d7be <xTaskGetSchedulerState+0x26>
    } else {
        if (uxSchedulerSuspended == (UBaseType_t)pdFALSE) {
 800d7ac:	4b08      	ldr	r3, [pc, #32]	; (800d7d0 <xTaskGetSchedulerState+0x38>)
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	d102      	bne.n	800d7ba <xTaskGetSchedulerState+0x22>
            xReturn = taskSCHEDULER_RUNNING;
 800d7b4:	2302      	movs	r3, #2
 800d7b6:	607b      	str	r3, [r7, #4]
 800d7b8:	e001      	b.n	800d7be <xTaskGetSchedulerState+0x26>
        } else {
            xReturn = taskSCHEDULER_SUSPENDED;
 800d7ba:	2300      	movs	r3, #0
 800d7bc:	607b      	str	r3, [r7, #4]
        }
    }

    return xReturn;
 800d7be:	687b      	ldr	r3, [r7, #4]
}
 800d7c0:	4618      	mov	r0, r3
 800d7c2:	370c      	adds	r7, #12
 800d7c4:	46bd      	mov	sp, r7
 800d7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ca:	4770      	bx	lr
 800d7cc:	20000d10 	.word	0x20000d10
 800d7d0:	20000d2c 	.word	0x20000d2c

0800d7d4 <xTaskPriorityDisinherit>:
#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

#if (configUSE_MUTEXES == 1)

BaseType_t xTaskPriorityDisinherit(TaskHandle_t const pxMutexHolder) {
 800d7d4:	b580      	push	{r7, lr}
 800d7d6:	b086      	sub	sp, #24
 800d7d8:	af00      	add	r7, sp, #0
 800d7da:	6078      	str	r0, [r7, #4]
    TCB_t * const pxTCB = pxMutexHolder;
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	613b      	str	r3, [r7, #16]
    BaseType_t xReturn = pdFALSE;
 800d7e0:	2300      	movs	r3, #0
 800d7e2:	617b      	str	r3, [r7, #20]

    if (pxMutexHolder != NULL) {
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d06e      	beq.n	800d8c8 <xTaskPriorityDisinherit+0xf4>
        /* A task can only have an inherited priority if it holds the mutex.
        If the mutex is held by a task then it cannot be given from an
        interrupt, and if a mutex is given by the holding task then it must
        be the running state task. */
        configASSERT(pxTCB == pxCurrentTCB);
 800d7ea:	4b3a      	ldr	r3, [pc, #232]	; (800d8d4 <xTaskPriorityDisinherit+0x100>)
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	693a      	ldr	r2, [r7, #16]
 800d7f0:	429a      	cmp	r2, r3
 800d7f2:	d00a      	beq.n	800d80a <xTaskPriorityDisinherit+0x36>
    __asm volatile("	mov %0, %1												\n"
 800d7f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7f8:	f383 8811 	msr	BASEPRI, r3
 800d7fc:	f3bf 8f6f 	isb	sy
 800d800:	f3bf 8f4f 	dsb	sy
 800d804:	60fb      	str	r3, [r7, #12]
}
 800d806:	bf00      	nop
 800d808:	e7fe      	b.n	800d808 <xTaskPriorityDisinherit+0x34>
        configASSERT(pxTCB->uxMutexesHeld);
 800d80a:	693b      	ldr	r3, [r7, #16]
 800d80c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d80e:	2b00      	cmp	r3, #0
 800d810:	d10a      	bne.n	800d828 <xTaskPriorityDisinherit+0x54>
    __asm volatile("	mov %0, %1												\n"
 800d812:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d816:	f383 8811 	msr	BASEPRI, r3
 800d81a:	f3bf 8f6f 	isb	sy
 800d81e:	f3bf 8f4f 	dsb	sy
 800d822:	60bb      	str	r3, [r7, #8]
}
 800d824:	bf00      	nop
 800d826:	e7fe      	b.n	800d826 <xTaskPriorityDisinherit+0x52>
        (pxTCB->uxMutexesHeld)--;
 800d828:	693b      	ldr	r3, [r7, #16]
 800d82a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d82c:	1e5a      	subs	r2, r3, #1
 800d82e:	693b      	ldr	r3, [r7, #16]
 800d830:	659a      	str	r2, [r3, #88]	; 0x58

        /* Has the holder of the mutex inherited the priority of another
        task? */
        if (pxTCB->uxPriority != pxTCB->uxBasePriority) {
 800d832:	693b      	ldr	r3, [r7, #16]
 800d834:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d836:	693b      	ldr	r3, [r7, #16]
 800d838:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d83a:	429a      	cmp	r2, r3
 800d83c:	d044      	beq.n	800d8c8 <xTaskPriorityDisinherit+0xf4>
            /* Only disinherit if no other mutexes are held. */
            if (pxTCB->uxMutexesHeld == (UBaseType_t)0) {
 800d83e:	693b      	ldr	r3, [r7, #16]
 800d840:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d842:	2b00      	cmp	r3, #0
 800d844:	d140      	bne.n	800d8c8 <xTaskPriorityDisinherit+0xf4>
                /* A task can only have an inherited priority if it holds
                the mutex.  If the mutex is held by a task then it cannot be
                given from an interrupt, and if a mutex is given by the
                holding task then it must be the running state task.  Remove
                the holding task from the ready/delayed list. */
                if (uxListRemove(&(pxTCB->xStateListItem)) == (UBaseType_t)0) {
 800d846:	693b      	ldr	r3, [r7, #16]
 800d848:	3304      	adds	r3, #4
 800d84a:	4618      	mov	r0, r3
 800d84c:	f7fe fb67 	bl	800bf1e <uxListRemove>
 800d850:	4603      	mov	r3, r0
 800d852:	2b00      	cmp	r3, #0
 800d854:	d115      	bne.n	800d882 <xTaskPriorityDisinherit+0xae>
                    taskRESET_READY_PRIORITY(pxTCB->uxPriority);
 800d856:	693b      	ldr	r3, [r7, #16]
 800d858:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d85a:	491f      	ldr	r1, [pc, #124]	; (800d8d8 <xTaskPriorityDisinherit+0x104>)
 800d85c:	4613      	mov	r3, r2
 800d85e:	009b      	lsls	r3, r3, #2
 800d860:	4413      	add	r3, r2
 800d862:	009b      	lsls	r3, r3, #2
 800d864:	440b      	add	r3, r1
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d10a      	bne.n	800d882 <xTaskPriorityDisinherit+0xae>
 800d86c:	693b      	ldr	r3, [r7, #16]
 800d86e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d870:	2201      	movs	r2, #1
 800d872:	fa02 f303 	lsl.w	r3, r2, r3
 800d876:	43da      	mvns	r2, r3
 800d878:	4b18      	ldr	r3, [pc, #96]	; (800d8dc <xTaskPriorityDisinherit+0x108>)
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	4013      	ands	r3, r2
 800d87e:	4a17      	ldr	r2, [pc, #92]	; (800d8dc <xTaskPriorityDisinherit+0x108>)
 800d880:	6013      	str	r3, [r2, #0]
                }

                /* Disinherit the priority before adding the task into the
                new	ready list. */
                traceTASK_PRIORITY_DISINHERIT(pxTCB, pxTCB->uxBasePriority);
                pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d882:	693b      	ldr	r3, [r7, #16]
 800d884:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800d886:	693b      	ldr	r3, [r7, #16]
 800d888:	62da      	str	r2, [r3, #44]	; 0x2c

                /* Reset the event list item value.  It cannot be in use for
                any other purpose if this task is running, and it must be
                running to give back the mutex. */
                listSET_LIST_ITEM_VALUE(&(pxTCB->xEventListItem), (TickType_t)configMAX_PRIORITIES - (TickType_t)pxTCB->uxPriority); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d88a:	693b      	ldr	r3, [r7, #16]
 800d88c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d88e:	f1c3 0207 	rsb	r2, r3, #7
 800d892:	693b      	ldr	r3, [r7, #16]
 800d894:	619a      	str	r2, [r3, #24]
                prvAddTaskToReadyList(pxTCB);
 800d896:	693b      	ldr	r3, [r7, #16]
 800d898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d89a:	2201      	movs	r2, #1
 800d89c:	409a      	lsls	r2, r3
 800d89e:	4b0f      	ldr	r3, [pc, #60]	; (800d8dc <xTaskPriorityDisinherit+0x108>)
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	4313      	orrs	r3, r2
 800d8a4:	4a0d      	ldr	r2, [pc, #52]	; (800d8dc <xTaskPriorityDisinherit+0x108>)
 800d8a6:	6013      	str	r3, [r2, #0]
 800d8a8:	693b      	ldr	r3, [r7, #16]
 800d8aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d8ac:	4613      	mov	r3, r2
 800d8ae:	009b      	lsls	r3, r3, #2
 800d8b0:	4413      	add	r3, r2
 800d8b2:	009b      	lsls	r3, r3, #2
 800d8b4:	4a08      	ldr	r2, [pc, #32]	; (800d8d8 <xTaskPriorityDisinherit+0x104>)
 800d8b6:	441a      	add	r2, r3
 800d8b8:	693b      	ldr	r3, [r7, #16]
 800d8ba:	3304      	adds	r3, #4
 800d8bc:	4619      	mov	r1, r3
 800d8be:	4610      	mov	r0, r2
 800d8c0:	f7fe fad0 	bl	800be64 <vListInsertEnd>
                in an order different to that in which they were taken.
                If a context switch did not occur when the first mutex was
                returned, even if a task was waiting on it, then a context
                switch should occur when the last mutex is returned whether
                a task is waiting on it or not. */
                xReturn = pdTRUE;
 800d8c4:	2301      	movs	r3, #1
 800d8c6:	617b      	str	r3, [r7, #20]
        }
    } else {
        mtCOVERAGE_TEST_MARKER();
    }

    return xReturn;
 800d8c8:	697b      	ldr	r3, [r7, #20]
}
 800d8ca:	4618      	mov	r0, r3
 800d8cc:	3718      	adds	r7, #24
 800d8ce:	46bd      	mov	sp, r7
 800d8d0:	bd80      	pop	{r7, pc}
 800d8d2:	bf00      	nop
 800d8d4:	20000c04 	.word	0x20000c04
 800d8d8:	20000c08 	.word	0x20000c08
 800d8dc:	20000d0c 	.word	0x20000d0c

0800d8e0 <prvAddCurrentTaskToDelayedList>:
}

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList(TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely) {
 800d8e0:	b580      	push	{r7, lr}
 800d8e2:	b084      	sub	sp, #16
 800d8e4:	af00      	add	r7, sp, #0
 800d8e6:	6078      	str	r0, [r7, #4]
 800d8e8:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800d8ea:	4b29      	ldr	r3, [pc, #164]	; (800d990 <prvAddCurrentTaskToDelayedList+0xb0>)
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	60fb      	str	r3, [r7, #12]
    }
#endif

    /* Remove the task from the ready list before adding it to the blocked list
    as the same list item is used for both lists. */
    if (uxListRemove(&(pxCurrentTCB->xStateListItem)) == (UBaseType_t)0) {
 800d8f0:	4b28      	ldr	r3, [pc, #160]	; (800d994 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	3304      	adds	r3, #4
 800d8f6:	4618      	mov	r0, r3
 800d8f8:	f7fe fb11 	bl	800bf1e <uxListRemove>
 800d8fc:	4603      	mov	r3, r0
 800d8fe:	2b00      	cmp	r3, #0
 800d900:	d10b      	bne.n	800d91a <prvAddCurrentTaskToDelayedList+0x3a>
        /* The current task must be in a ready list, so there is no need to
        check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY(pxCurrentTCB->uxPriority,
 800d902:	4b24      	ldr	r3, [pc, #144]	; (800d994 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d904:	681b      	ldr	r3, [r3, #0]
 800d906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d908:	2201      	movs	r2, #1
 800d90a:	fa02 f303 	lsl.w	r3, r2, r3
 800d90e:	43da      	mvns	r2, r3
 800d910:	4b21      	ldr	r3, [pc, #132]	; (800d998 <prvAddCurrentTaskToDelayedList+0xb8>)
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	4013      	ands	r3, r2
 800d916:	4a20      	ldr	r2, [pc, #128]	; (800d998 <prvAddCurrentTaskToDelayedList+0xb8>)
 800d918:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

#if (INCLUDE_vTaskSuspend == 1)
    {
        if ((xTicksToWait == portMAX_DELAY) && (xCanBlockIndefinitely != pdFALSE)) {
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d920:	d10a      	bne.n	800d938 <prvAddCurrentTaskToDelayedList+0x58>
 800d922:	683b      	ldr	r3, [r7, #0]
 800d924:	2b00      	cmp	r3, #0
 800d926:	d007      	beq.n	800d938 <prvAddCurrentTaskToDelayedList+0x58>
            /* Add the task to the suspended task list instead of a delayed task
            list to ensure it is not woken by a timing event.  It will block
            indefinitely. */
            vListInsertEnd(&xSuspendedTaskList, &(pxCurrentTCB->xStateListItem));
 800d928:	4b1a      	ldr	r3, [pc, #104]	; (800d994 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	3304      	adds	r3, #4
 800d92e:	4619      	mov	r1, r3
 800d930:	481a      	ldr	r0, [pc, #104]	; (800d99c <prvAddCurrentTaskToDelayedList+0xbc>)
 800d932:	f7fe fa97 	bl	800be64 <vListInsertEnd>

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        (void)xCanBlockIndefinitely;
    }
#endif /* INCLUDE_vTaskSuspend */
}
 800d936:	e026      	b.n	800d986 <prvAddCurrentTaskToDelayedList+0xa6>
            xTimeToWake = xConstTickCount + xTicksToWait;
 800d938:	68fa      	ldr	r2, [r7, #12]
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	4413      	add	r3, r2
 800d93e:	60bb      	str	r3, [r7, #8]
            listSET_LIST_ITEM_VALUE(&(pxCurrentTCB->xStateListItem), xTimeToWake);
 800d940:	4b14      	ldr	r3, [pc, #80]	; (800d994 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	68ba      	ldr	r2, [r7, #8]
 800d946:	605a      	str	r2, [r3, #4]
            if (xTimeToWake < xConstTickCount) {
 800d948:	68ba      	ldr	r2, [r7, #8]
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	429a      	cmp	r2, r3
 800d94e:	d209      	bcs.n	800d964 <prvAddCurrentTaskToDelayedList+0x84>
                vListInsert(pxOverflowDelayedTaskList, &(pxCurrentTCB->xStateListItem));
 800d950:	4b13      	ldr	r3, [pc, #76]	; (800d9a0 <prvAddCurrentTaskToDelayedList+0xc0>)
 800d952:	681a      	ldr	r2, [r3, #0]
 800d954:	4b0f      	ldr	r3, [pc, #60]	; (800d994 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d956:	681b      	ldr	r3, [r3, #0]
 800d958:	3304      	adds	r3, #4
 800d95a:	4619      	mov	r1, r3
 800d95c:	4610      	mov	r0, r2
 800d95e:	f7fe faa5 	bl	800beac <vListInsert>
}
 800d962:	e010      	b.n	800d986 <prvAddCurrentTaskToDelayedList+0xa6>
                vListInsert(pxDelayedTaskList, &(pxCurrentTCB->xStateListItem));
 800d964:	4b0f      	ldr	r3, [pc, #60]	; (800d9a4 <prvAddCurrentTaskToDelayedList+0xc4>)
 800d966:	681a      	ldr	r2, [r3, #0]
 800d968:	4b0a      	ldr	r3, [pc, #40]	; (800d994 <prvAddCurrentTaskToDelayedList+0xb4>)
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	3304      	adds	r3, #4
 800d96e:	4619      	mov	r1, r3
 800d970:	4610      	mov	r0, r2
 800d972:	f7fe fa9b 	bl	800beac <vListInsert>
                if (xTimeToWake < xNextTaskUnblockTime) {
 800d976:	4b0c      	ldr	r3, [pc, #48]	; (800d9a8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d978:	681b      	ldr	r3, [r3, #0]
 800d97a:	68ba      	ldr	r2, [r7, #8]
 800d97c:	429a      	cmp	r2, r3
 800d97e:	d202      	bcs.n	800d986 <prvAddCurrentTaskToDelayedList+0xa6>
                    xNextTaskUnblockTime = xTimeToWake;
 800d980:	4a09      	ldr	r2, [pc, #36]	; (800d9a8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800d982:	68bb      	ldr	r3, [r7, #8]
 800d984:	6013      	str	r3, [r2, #0]
}
 800d986:	bf00      	nop
 800d988:	3710      	adds	r7, #16
 800d98a:	46bd      	mov	sp, r7
 800d98c:	bd80      	pop	{r7, pc}
 800d98e:	bf00      	nop
 800d990:	20000d08 	.word	0x20000d08
 800d994:	20000c04 	.word	0x20000c04
 800d998:	20000d0c 	.word	0x20000d0c
 800d99c:	20000cf0 	.word	0x20000cf0
 800d9a0:	20000cc0 	.word	0x20000cc0
 800d9a4:	20000cbc 	.word	0x20000cbc
 800d9a8:	20000d24 	.word	0x20000d24

0800d9ac <xTimerCreateTimerTask>:
 */
static void prvInitialiseNewTimer(const char * const pcTimerName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                                  const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction, Timer_t * pxNewTimer) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask(void) {
 800d9ac:	b580      	push	{r7, lr}
 800d9ae:	b08a      	sub	sp, #40	; 0x28
 800d9b0:	af04      	add	r7, sp, #16
    BaseType_t xReturn = pdFAIL;
 800d9b2:	2300      	movs	r3, #0
 800d9b4:	617b      	str	r3, [r7, #20]

    /* This function is called when the scheduler is started if
    configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
    timer service task has been created/initialised.  If timers have already
    been created then the initialisation will already have been performed. */
    prvCheckForValidListAndQueue();
 800d9b6:	f000 fb63 	bl	800e080 <prvCheckForValidListAndQueue>

    if (xTimerQueue != NULL) {
 800d9ba:	4b1c      	ldr	r3, [pc, #112]	; (800da2c <xTimerCreateTimerTask+0x80>)
 800d9bc:	681b      	ldr	r3, [r3, #0]
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d021      	beq.n	800da06 <xTimerCreateTimerTask+0x5a>
#if (configSUPPORT_STATIC_ALLOCATION == 1)
        {
            StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 800d9c2:	2300      	movs	r3, #0
 800d9c4:	60fb      	str	r3, [r7, #12]
            StackType_t * pxTimerTaskStackBuffer = NULL;
 800d9c6:	2300      	movs	r3, #0
 800d9c8:	60bb      	str	r3, [r7, #8]
            uint32_t ulTimerTaskStackSize;

            vApplicationGetTimerTaskMemory(&pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize);
 800d9ca:	1d3a      	adds	r2, r7, #4
 800d9cc:	f107 0108 	add.w	r1, r7, #8
 800d9d0:	f107 030c 	add.w	r3, r7, #12
 800d9d4:	4618      	mov	r0, r3
 800d9d6:	f7f3 fe93 	bl	8001700 <vApplicationGetTimerTaskMemory>
            xTimerTaskHandle = xTaskCreateStatic(prvTimerTask, configTIMER_SERVICE_TASK_NAME, ulTimerTaskStackSize, NULL, ((UBaseType_t)configTIMER_TASK_PRIORITY) | portPRIVILEGE_BIT, pxTimerTaskStackBuffer, pxTimerTaskTCBBuffer);
 800d9da:	6879      	ldr	r1, [r7, #4]
 800d9dc:	68bb      	ldr	r3, [r7, #8]
 800d9de:	68fa      	ldr	r2, [r7, #12]
 800d9e0:	9202      	str	r2, [sp, #8]
 800d9e2:	9301      	str	r3, [sp, #4]
 800d9e4:	2302      	movs	r3, #2
 800d9e6:	9300      	str	r3, [sp, #0]
 800d9e8:	2300      	movs	r3, #0
 800d9ea:	460a      	mov	r2, r1
 800d9ec:	4910      	ldr	r1, [pc, #64]	; (800da30 <xTimerCreateTimerTask+0x84>)
 800d9ee:	4811      	ldr	r0, [pc, #68]	; (800da34 <xTimerCreateTimerTask+0x88>)
 800d9f0:	f7fe ffa8 	bl	800c944 <xTaskCreateStatic>
 800d9f4:	4603      	mov	r3, r0
 800d9f6:	4a10      	ldr	r2, [pc, #64]	; (800da38 <xTimerCreateTimerTask+0x8c>)
 800d9f8:	6013      	str	r3, [r2, #0]

            if (xTimerTaskHandle != NULL) {
 800d9fa:	4b0f      	ldr	r3, [pc, #60]	; (800da38 <xTimerCreateTimerTask+0x8c>)
 800d9fc:	681b      	ldr	r3, [r3, #0]
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d001      	beq.n	800da06 <xTimerCreateTimerTask+0x5a>
                xReturn = pdPASS;
 800da02:	2301      	movs	r3, #1
 800da04:	617b      	str	r3, [r7, #20]
#endif /* configSUPPORT_STATIC_ALLOCATION */
    } else {
        mtCOVERAGE_TEST_MARKER();
    }

    configASSERT(xReturn);
 800da06:	697b      	ldr	r3, [r7, #20]
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d10a      	bne.n	800da22 <xTimerCreateTimerTask+0x76>
    __asm volatile("	mov %0, %1												\n"
 800da0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da10:	f383 8811 	msr	BASEPRI, r3
 800da14:	f3bf 8f6f 	isb	sy
 800da18:	f3bf 8f4f 	dsb	sy
 800da1c:	613b      	str	r3, [r7, #16]
}
 800da1e:	bf00      	nop
 800da20:	e7fe      	b.n	800da20 <xTimerCreateTimerTask+0x74>
    return xReturn;
 800da22:	697b      	ldr	r3, [r7, #20]
}
 800da24:	4618      	mov	r0, r3
 800da26:	3718      	adds	r7, #24
 800da28:	46bd      	mov	sp, r7
 800da2a:	bd80      	pop	{r7, pc}
 800da2c:	20000d60 	.word	0x20000d60
 800da30:	08012094 	.word	0x08012094
 800da34:	0800dc61 	.word	0x0800dc61
 800da38:	20000d64 	.word	0x20000d64

0800da3c <xTimerCreate>:
/*-----------------------------------------------------------*/

#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)

TimerHandle_t xTimerCreate(const char * const pcTimerName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                           const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction) {
 800da3c:	b580      	push	{r7, lr}
 800da3e:	b088      	sub	sp, #32
 800da40:	af02      	add	r7, sp, #8
 800da42:	60f8      	str	r0, [r7, #12]
 800da44:	60b9      	str	r1, [r7, #8]
 800da46:	607a      	str	r2, [r7, #4]
 800da48:	603b      	str	r3, [r7, #0]
    Timer_t * pxNewTimer;

    pxNewTimer = (Timer_t *)pvPortMalloc(sizeof(Timer_t)); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800da4a:	2028      	movs	r0, #40	; 0x28
 800da4c:	f000 fde4 	bl	800e618 <pvPortMalloc>
 800da50:	6178      	str	r0, [r7, #20]

    if (pxNewTimer != NULL) {
 800da52:	697b      	ldr	r3, [r7, #20]
 800da54:	2b00      	cmp	r3, #0
 800da56:	d00d      	beq.n	800da74 <xTimerCreate+0x38>
        /* Status is thus far zero as the timer is not created statically
        and has not been started.  The auto-reload bit may get set in
        prvInitialiseNewTimer. */
        pxNewTimer->ucStatus = 0x00;
 800da58:	697b      	ldr	r3, [r7, #20]
 800da5a:	2200      	movs	r2, #0
 800da5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        prvInitialiseNewTimer(pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer);
 800da60:	697b      	ldr	r3, [r7, #20]
 800da62:	9301      	str	r3, [sp, #4]
 800da64:	6a3b      	ldr	r3, [r7, #32]
 800da66:	9300      	str	r3, [sp, #0]
 800da68:	683b      	ldr	r3, [r7, #0]
 800da6a:	687a      	ldr	r2, [r7, #4]
 800da6c:	68b9      	ldr	r1, [r7, #8]
 800da6e:	68f8      	ldr	r0, [r7, #12]
 800da70:	f000 f805 	bl	800da7e <prvInitialiseNewTimer>
    }

    return pxNewTimer;
 800da74:	697b      	ldr	r3, [r7, #20]
}
 800da76:	4618      	mov	r0, r3
 800da78:	3718      	adds	r7, #24
 800da7a:	46bd      	mov	sp, r7
 800da7c:	bd80      	pop	{r7, pc}

0800da7e <prvInitialiseNewTimer>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewTimer(const char * const pcTimerName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                                  const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction, Timer_t * pxNewTimer) {
 800da7e:	b580      	push	{r7, lr}
 800da80:	b086      	sub	sp, #24
 800da82:	af00      	add	r7, sp, #0
 800da84:	60f8      	str	r0, [r7, #12]
 800da86:	60b9      	str	r1, [r7, #8]
 800da88:	607a      	str	r2, [r7, #4]
 800da8a:	603b      	str	r3, [r7, #0]
    /* 0 is not a valid value for xTimerPeriodInTicks. */
    configASSERT((xTimerPeriodInTicks > 0));
 800da8c:	68bb      	ldr	r3, [r7, #8]
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d10a      	bne.n	800daa8 <prvInitialiseNewTimer+0x2a>
    __asm volatile("	mov %0, %1												\n"
 800da92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da96:	f383 8811 	msr	BASEPRI, r3
 800da9a:	f3bf 8f6f 	isb	sy
 800da9e:	f3bf 8f4f 	dsb	sy
 800daa2:	617b      	str	r3, [r7, #20]
}
 800daa4:	bf00      	nop
 800daa6:	e7fe      	b.n	800daa6 <prvInitialiseNewTimer+0x28>

    if (pxNewTimer != NULL) {
 800daa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d01e      	beq.n	800daec <prvInitialiseNewTimer+0x6e>
        /* Ensure the infrastructure used by the timer service task has been
        created/initialised. */
        prvCheckForValidListAndQueue();
 800daae:	f000 fae7 	bl	800e080 <prvCheckForValidListAndQueue>

        /* Initialise the timer structure members using the function
        parameters. */
        pxNewTimer->pcTimerName = pcTimerName;
 800dab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dab4:	68fa      	ldr	r2, [r7, #12]
 800dab6:	601a      	str	r2, [r3, #0]
        pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800dab8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daba:	68ba      	ldr	r2, [r7, #8]
 800dabc:	619a      	str	r2, [r3, #24]
        pxNewTimer->pvTimerID = pvTimerID;
 800dabe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dac0:	683a      	ldr	r2, [r7, #0]
 800dac2:	61da      	str	r2, [r3, #28]
        pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800dac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dac6:	6a3a      	ldr	r2, [r7, #32]
 800dac8:	621a      	str	r2, [r3, #32]
        vListInitialiseItem(&(pxNewTimer->xTimerListItem));
 800daca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dacc:	3304      	adds	r3, #4
 800dace:	4618      	mov	r0, r3
 800dad0:	f7fe f9bb 	bl	800be4a <vListInitialiseItem>
        if (uxAutoReload != pdFALSE) {
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d008      	beq.n	800daec <prvInitialiseNewTimer+0x6e>
            pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800dada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dadc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800dae0:	f043 0304 	orr.w	r3, r3, #4
 800dae4:	b2da      	uxtb	r2, r3
 800dae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dae8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }
        traceTIMER_CREATE(pxNewTimer);
    }
}
 800daec:	bf00      	nop
 800daee:	3718      	adds	r7, #24
 800daf0:	46bd      	mov	sp, r7
 800daf2:	bd80      	pop	{r7, pc}

0800daf4 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand(TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait) {
 800daf4:	b580      	push	{r7, lr}
 800daf6:	b08a      	sub	sp, #40	; 0x28
 800daf8:	af00      	add	r7, sp, #0
 800dafa:	60f8      	str	r0, [r7, #12]
 800dafc:	60b9      	str	r1, [r7, #8]
 800dafe:	607a      	str	r2, [r7, #4]
 800db00:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn = pdFAIL;
 800db02:	2300      	movs	r3, #0
 800db04:	627b      	str	r3, [r7, #36]	; 0x24
    DaemonTaskMessage_t xMessage;

    configASSERT(xTimer);
 800db06:	68fb      	ldr	r3, [r7, #12]
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d10a      	bne.n	800db22 <xTimerGenericCommand+0x2e>
    __asm volatile("	mov %0, %1												\n"
 800db0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db10:	f383 8811 	msr	BASEPRI, r3
 800db14:	f3bf 8f6f 	isb	sy
 800db18:	f3bf 8f4f 	dsb	sy
 800db1c:	623b      	str	r3, [r7, #32]
}
 800db1e:	bf00      	nop
 800db20:	e7fe      	b.n	800db20 <xTimerGenericCommand+0x2c>

    /* Send a message to the timer service task to perform a particular action
    on a particular timer definition. */
    if (xTimerQueue != NULL) {
 800db22:	4b1a      	ldr	r3, [pc, #104]	; (800db8c <xTimerGenericCommand+0x98>)
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	2b00      	cmp	r3, #0
 800db28:	d02a      	beq.n	800db80 <xTimerGenericCommand+0x8c>
        /* Send a command to the timer service task to start the xTimer timer. */
        xMessage.xMessageID = xCommandID;
 800db2a:	68bb      	ldr	r3, [r7, #8]
 800db2c:	617b      	str	r3, [r7, #20]
        xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	61bb      	str	r3, [r7, #24]
        xMessage.u.xTimerParameters.pxTimer = xTimer;
 800db32:	68fb      	ldr	r3, [r7, #12]
 800db34:	61fb      	str	r3, [r7, #28]

        if (xCommandID < tmrFIRST_FROM_ISR_COMMAND) {
 800db36:	68bb      	ldr	r3, [r7, #8]
 800db38:	2b05      	cmp	r3, #5
 800db3a:	dc18      	bgt.n	800db6e <xTimerGenericCommand+0x7a>
            if (xTaskGetSchedulerState() == taskSCHEDULER_RUNNING) {
 800db3c:	f7ff fe2c 	bl	800d798 <xTaskGetSchedulerState>
 800db40:	4603      	mov	r3, r0
 800db42:	2b02      	cmp	r3, #2
 800db44:	d109      	bne.n	800db5a <xTimerGenericCommand+0x66>
                xReturn = xQueueSendToBack(xTimerQueue, &xMessage, xTicksToWait);
 800db46:	4b11      	ldr	r3, [pc, #68]	; (800db8c <xTimerGenericCommand+0x98>)
 800db48:	6818      	ldr	r0, [r3, #0]
 800db4a:	f107 0114 	add.w	r1, r7, #20
 800db4e:	2300      	movs	r3, #0
 800db50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800db52:	f7fe fb0f 	bl	800c174 <xQueueGenericSend>
 800db56:	6278      	str	r0, [r7, #36]	; 0x24
 800db58:	e012      	b.n	800db80 <xTimerGenericCommand+0x8c>
            } else {
                xReturn = xQueueSendToBack(xTimerQueue, &xMessage, tmrNO_DELAY);
 800db5a:	4b0c      	ldr	r3, [pc, #48]	; (800db8c <xTimerGenericCommand+0x98>)
 800db5c:	6818      	ldr	r0, [r3, #0]
 800db5e:	f107 0114 	add.w	r1, r7, #20
 800db62:	2300      	movs	r3, #0
 800db64:	2200      	movs	r2, #0
 800db66:	f7fe fb05 	bl	800c174 <xQueueGenericSend>
 800db6a:	6278      	str	r0, [r7, #36]	; 0x24
 800db6c:	e008      	b.n	800db80 <xTimerGenericCommand+0x8c>
            }
        } else {
            xReturn = xQueueSendToBackFromISR(xTimerQueue, &xMessage, pxHigherPriorityTaskWoken);
 800db6e:	4b07      	ldr	r3, [pc, #28]	; (800db8c <xTimerGenericCommand+0x98>)
 800db70:	6818      	ldr	r0, [r3, #0]
 800db72:	f107 0114 	add.w	r1, r7, #20
 800db76:	2300      	movs	r3, #0
 800db78:	683a      	ldr	r2, [r7, #0]
 800db7a:	f7fe fbf9 	bl	800c370 <xQueueGenericSendFromISR>
 800db7e:	6278      	str	r0, [r7, #36]	; 0x24
        traceTIMER_COMMAND_SEND(xTimer, xCommandID, xOptionalValue, xReturn);
    } else {
        mtCOVERAGE_TEST_MARKER();
    }

    return xReturn;
 800db80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800db82:	4618      	mov	r0, r3
 800db84:	3728      	adds	r7, #40	; 0x28
 800db86:	46bd      	mov	sp, r7
 800db88:	bd80      	pop	{r7, pc}
 800db8a:	bf00      	nop
 800db8c:	20000d60 	.word	0x20000d60

0800db90 <xTimerGetPeriod>:
    configASSERT((xTimerTaskHandle != NULL));
    return xTimerTaskHandle;
}
/*-----------------------------------------------------------*/

TickType_t xTimerGetPeriod(TimerHandle_t xTimer) {
 800db90:	b480      	push	{r7}
 800db92:	b085      	sub	sp, #20
 800db94:	af00      	add	r7, sp, #0
 800db96:	6078      	str	r0, [r7, #4]
    Timer_t * pxTimer = xTimer;
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	60fb      	str	r3, [r7, #12]

    configASSERT(xTimer);
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	d10a      	bne.n	800dbb8 <xTimerGetPeriod+0x28>
    __asm volatile("	mov %0, %1												\n"
 800dba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dba6:	f383 8811 	msr	BASEPRI, r3
 800dbaa:	f3bf 8f6f 	isb	sy
 800dbae:	f3bf 8f4f 	dsb	sy
 800dbb2:	60bb      	str	r3, [r7, #8]
}
 800dbb4:	bf00      	nop
 800dbb6:	e7fe      	b.n	800dbb6 <xTimerGetPeriod+0x26>
    return pxTimer->xTimerPeriodInTicks;
 800dbb8:	68fb      	ldr	r3, [r7, #12]
 800dbba:	699b      	ldr	r3, [r3, #24]
}
 800dbbc:	4618      	mov	r0, r3
 800dbbe:	3714      	adds	r7, #20
 800dbc0:	46bd      	mov	sp, r7
 800dbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbc6:	4770      	bx	lr

0800dbc8 <prvProcessExpiredTimer>:
    configASSERT(xTimer);
    return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer(const TickType_t xNextExpireTime, const TickType_t xTimeNow) {
 800dbc8:	b580      	push	{r7, lr}
 800dbca:	b088      	sub	sp, #32
 800dbcc:	af02      	add	r7, sp, #8
 800dbce:	6078      	str	r0, [r7, #4]
 800dbd0:	6039      	str	r1, [r7, #0]
    BaseType_t xResult;
    Timer_t * const pxTimer = (Timer_t *)listGET_OWNER_OF_HEAD_ENTRY(
 800dbd2:	4b22      	ldr	r3, [pc, #136]	; (800dc5c <prvProcessExpiredTimer+0x94>)
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	68db      	ldr	r3, [r3, #12]
 800dbd8:	68db      	ldr	r3, [r3, #12]
 800dbda:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */

    /* Remove the timer from the list of active timers.  A check has already
    been performed to ensure the list is not empty. */
    (void)uxListRemove(&(pxTimer->xTimerListItem));
 800dbdc:	697b      	ldr	r3, [r7, #20]
 800dbde:	3304      	adds	r3, #4
 800dbe0:	4618      	mov	r0, r3
 800dbe2:	f7fe f99c 	bl	800bf1e <uxListRemove>
    traceTIMER_EXPIRED(pxTimer);

    /* If the timer is an auto-reload timer then calculate the next
    expiry time and re-insert the timer in the list of active timers. */
    if ((pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD) != 0) {
 800dbe6:	697b      	ldr	r3, [r7, #20]
 800dbe8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800dbec:	f003 0304 	and.w	r3, r3, #4
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d022      	beq.n	800dc3a <prvProcessExpiredTimer+0x72>
        /* The timer is inserted into a list using a time relative to anything
        other than the current time.  It will therefore be inserted into the
        correct list relative to the time this task thinks it is now. */
        if (prvInsertTimerInActiveList(pxTimer, (xNextExpireTime + pxTimer->xTimerPeriodInTicks), xTimeNow, xNextExpireTime) != pdFALSE) {
 800dbf4:	697b      	ldr	r3, [r7, #20]
 800dbf6:	699a      	ldr	r2, [r3, #24]
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	18d1      	adds	r1, r2, r3
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	683a      	ldr	r2, [r7, #0]
 800dc00:	6978      	ldr	r0, [r7, #20]
 800dc02:	f000 f8d1 	bl	800dda8 <prvInsertTimerInActiveList>
 800dc06:	4603      	mov	r3, r0
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d01f      	beq.n	800dc4c <prvProcessExpiredTimer+0x84>
            /* The timer expired before it was added to the active timer
            list.  Reload it now.  */
            xResult = xTimerGenericCommand(pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY);
 800dc0c:	2300      	movs	r3, #0
 800dc0e:	9300      	str	r3, [sp, #0]
 800dc10:	2300      	movs	r3, #0
 800dc12:	687a      	ldr	r2, [r7, #4]
 800dc14:	2100      	movs	r1, #0
 800dc16:	6978      	ldr	r0, [r7, #20]
 800dc18:	f7ff ff6c 	bl	800daf4 <xTimerGenericCommand>
 800dc1c:	6138      	str	r0, [r7, #16]
            configASSERT(xResult);
 800dc1e:	693b      	ldr	r3, [r7, #16]
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d113      	bne.n	800dc4c <prvProcessExpiredTimer+0x84>
    __asm volatile("	mov %0, %1												\n"
 800dc24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc28:	f383 8811 	msr	BASEPRI, r3
 800dc2c:	f3bf 8f6f 	isb	sy
 800dc30:	f3bf 8f4f 	dsb	sy
 800dc34:	60fb      	str	r3, [r7, #12]
}
 800dc36:	bf00      	nop
 800dc38:	e7fe      	b.n	800dc38 <prvProcessExpiredTimer+0x70>
            (void)xResult;
        } else {
            mtCOVERAGE_TEST_MARKER();
        }
    } else {
        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800dc3a:	697b      	ldr	r3, [r7, #20]
 800dc3c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800dc40:	f023 0301 	bic.w	r3, r3, #1
 800dc44:	b2da      	uxtb	r2, r3
 800dc46:	697b      	ldr	r3, [r7, #20]
 800dc48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        mtCOVERAGE_TEST_MARKER();
    }

    /* Call the timer callback. */
    pxTimer->pxCallbackFunction((TimerHandle_t)pxTimer);
 800dc4c:	697b      	ldr	r3, [r7, #20]
 800dc4e:	6a1b      	ldr	r3, [r3, #32]
 800dc50:	6978      	ldr	r0, [r7, #20]
 800dc52:	4798      	blx	r3
}
 800dc54:	bf00      	nop
 800dc56:	3718      	adds	r7, #24
 800dc58:	46bd      	mov	sp, r7
 800dc5a:	bd80      	pop	{r7, pc}
 800dc5c:	20000d58 	.word	0x20000d58

0800dc60 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION(prvTimerTask, pvParameters) {
 800dc60:	b580      	push	{r7, lr}
 800dc62:	b084      	sub	sp, #16
 800dc64:	af00      	add	r7, sp, #0
 800dc66:	6078      	str	r0, [r7, #4]
#endif /* configUSE_DAEMON_TASK_STARTUP_HOOK */

    for (;;) {
        /* Query the timers list to see if it contains any timers, and if so,
        obtain the time at which the next timer will expire. */
        xNextExpireTime = prvGetNextExpireTime(&xListWasEmpty);
 800dc68:	f107 0308 	add.w	r3, r7, #8
 800dc6c:	4618      	mov	r0, r3
 800dc6e:	f000 f857 	bl	800dd20 <prvGetNextExpireTime>
 800dc72:	60f8      	str	r0, [r7, #12]

        /* If a timer has expired, process it.  Otherwise, block this task
        until either a timer does expire, or a command is received. */
        prvProcessTimerOrBlockTask(xNextExpireTime, xListWasEmpty);
 800dc74:	68bb      	ldr	r3, [r7, #8]
 800dc76:	4619      	mov	r1, r3
 800dc78:	68f8      	ldr	r0, [r7, #12]
 800dc7a:	f000 f803 	bl	800dc84 <prvProcessTimerOrBlockTask>

        /* Empty the command queue. */
        prvProcessReceivedCommands();
 800dc7e:	f000 f8d5 	bl	800de2c <prvProcessReceivedCommands>
        xNextExpireTime = prvGetNextExpireTime(&xListWasEmpty);
 800dc82:	e7f1      	b.n	800dc68 <prvTimerTask+0x8>

0800dc84 <prvProcessTimerOrBlockTask>:
    }
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask(const TickType_t xNextExpireTime, BaseType_t xListWasEmpty) {
 800dc84:	b580      	push	{r7, lr}
 800dc86:	b084      	sub	sp, #16
 800dc88:	af00      	add	r7, sp, #0
 800dc8a:	6078      	str	r0, [r7, #4]
 800dc8c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeNow;
    BaseType_t xTimerListsWereSwitched;

    vTaskSuspendAll();
 800dc8e:	f7ff f9a9 	bl	800cfe4 <vTaskSuspendAll>
        /* Obtain the time now to make an assessment as to whether the timer
        has expired or not.  If obtaining the time causes the lists to switch
        then don't process this timer as any timers that remained in the list
        when the lists were switched will have been processed within the
        prvSampleTimeNow() function. */
        xTimeNow = prvSampleTimeNow(&xTimerListsWereSwitched);
 800dc92:	f107 0308 	add.w	r3, r7, #8
 800dc96:	4618      	mov	r0, r3
 800dc98:	f000 f866 	bl	800dd68 <prvSampleTimeNow>
 800dc9c:	60f8      	str	r0, [r7, #12]
        if (xTimerListsWereSwitched == pdFALSE) {
 800dc9e:	68bb      	ldr	r3, [r7, #8]
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d130      	bne.n	800dd06 <prvProcessTimerOrBlockTask+0x82>
            /* The tick count has not overflowed, has the timer expired? */
            if ((xListWasEmpty == pdFALSE) && (xNextExpireTime <= xTimeNow)) {
 800dca4:	683b      	ldr	r3, [r7, #0]
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d10a      	bne.n	800dcc0 <prvProcessTimerOrBlockTask+0x3c>
 800dcaa:	687a      	ldr	r2, [r7, #4]
 800dcac:	68fb      	ldr	r3, [r7, #12]
 800dcae:	429a      	cmp	r2, r3
 800dcb0:	d806      	bhi.n	800dcc0 <prvProcessTimerOrBlockTask+0x3c>
                (void)xTaskResumeAll();
 800dcb2:	f7ff f9a5 	bl	800d000 <xTaskResumeAll>
                prvProcessExpiredTimer(xNextExpireTime, xTimeNow);
 800dcb6:	68f9      	ldr	r1, [r7, #12]
 800dcb8:	6878      	ldr	r0, [r7, #4]
 800dcba:	f7ff ff85 	bl	800dbc8 <prvProcessExpiredTimer>
            }
        } else {
            (void)xTaskResumeAll();
        }
    }
}
 800dcbe:	e024      	b.n	800dd0a <prvProcessTimerOrBlockTask+0x86>
                if (xListWasEmpty != pdFALSE) {
 800dcc0:	683b      	ldr	r3, [r7, #0]
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d008      	beq.n	800dcd8 <prvProcessTimerOrBlockTask+0x54>
                    xListWasEmpty = listLIST_IS_EMPTY(pxOverflowTimerList);
 800dcc6:	4b13      	ldr	r3, [pc, #76]	; (800dd14 <prvProcessTimerOrBlockTask+0x90>)
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d101      	bne.n	800dcd4 <prvProcessTimerOrBlockTask+0x50>
 800dcd0:	2301      	movs	r3, #1
 800dcd2:	e000      	b.n	800dcd6 <prvProcessTimerOrBlockTask+0x52>
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	603b      	str	r3, [r7, #0]
                vQueueWaitForMessageRestricted(xTimerQueue, (xNextExpireTime - xTimeNow), xListWasEmpty);
 800dcd8:	4b0f      	ldr	r3, [pc, #60]	; (800dd18 <prvProcessTimerOrBlockTask+0x94>)
 800dcda:	6818      	ldr	r0, [r3, #0]
 800dcdc:	687a      	ldr	r2, [r7, #4]
 800dcde:	68fb      	ldr	r3, [r7, #12]
 800dce0:	1ad3      	subs	r3, r2, r3
 800dce2:	683a      	ldr	r2, [r7, #0]
 800dce4:	4619      	mov	r1, r3
 800dce6:	f7fe fdf9 	bl	800c8dc <vQueueWaitForMessageRestricted>
                if (xTaskResumeAll() == pdFALSE) {
 800dcea:	f7ff f989 	bl	800d000 <xTaskResumeAll>
 800dcee:	4603      	mov	r3, r0
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d10a      	bne.n	800dd0a <prvProcessTimerOrBlockTask+0x86>
                    portYIELD_WITHIN_API();
 800dcf4:	4b09      	ldr	r3, [pc, #36]	; (800dd1c <prvProcessTimerOrBlockTask+0x98>)
 800dcf6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dcfa:	601a      	str	r2, [r3, #0]
 800dcfc:	f3bf 8f4f 	dsb	sy
 800dd00:	f3bf 8f6f 	isb	sy
}
 800dd04:	e001      	b.n	800dd0a <prvProcessTimerOrBlockTask+0x86>
            (void)xTaskResumeAll();
 800dd06:	f7ff f97b 	bl	800d000 <xTaskResumeAll>
}
 800dd0a:	bf00      	nop
 800dd0c:	3710      	adds	r7, #16
 800dd0e:	46bd      	mov	sp, r7
 800dd10:	bd80      	pop	{r7, pc}
 800dd12:	bf00      	nop
 800dd14:	20000d5c 	.word	0x20000d5c
 800dd18:	20000d60 	.word	0x20000d60
 800dd1c:	e000ed04 	.word	0xe000ed04

0800dd20 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime(BaseType_t * const pxListWasEmpty) {
 800dd20:	b480      	push	{r7}
 800dd22:	b085      	sub	sp, #20
 800dd24:	af00      	add	r7, sp, #0
 800dd26:	6078      	str	r0, [r7, #4]
    the timer with the nearest expiry time will expire.  If there are no
    active timers then just set the next expire time to 0.  That will cause
    this task to unblock when the tick count overflows, at which point the
    timer lists will be switched and the next expiry time can be
    re-assessed.  */
    *pxListWasEmpty = listLIST_IS_EMPTY(pxCurrentTimerList);
 800dd28:	4b0e      	ldr	r3, [pc, #56]	; (800dd64 <prvGetNextExpireTime+0x44>)
 800dd2a:	681b      	ldr	r3, [r3, #0]
 800dd2c:	681b      	ldr	r3, [r3, #0]
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d101      	bne.n	800dd36 <prvGetNextExpireTime+0x16>
 800dd32:	2201      	movs	r2, #1
 800dd34:	e000      	b.n	800dd38 <prvGetNextExpireTime+0x18>
 800dd36:	2200      	movs	r2, #0
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	601a      	str	r2, [r3, #0]
    if (*pxListWasEmpty == pdFALSE) {
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	d105      	bne.n	800dd50 <prvGetNextExpireTime+0x30>
        xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY(pxCurrentTimerList);
 800dd44:	4b07      	ldr	r3, [pc, #28]	; (800dd64 <prvGetNextExpireTime+0x44>)
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	68db      	ldr	r3, [r3, #12]
 800dd4a:	681b      	ldr	r3, [r3, #0]
 800dd4c:	60fb      	str	r3, [r7, #12]
 800dd4e:	e001      	b.n	800dd54 <prvGetNextExpireTime+0x34>
    } else {
        /* Ensure the task unblocks when the tick count rolls over. */
        xNextExpireTime = (TickType_t)0U;
 800dd50:	2300      	movs	r3, #0
 800dd52:	60fb      	str	r3, [r7, #12]
    }

    return xNextExpireTime;
 800dd54:	68fb      	ldr	r3, [r7, #12]
}
 800dd56:	4618      	mov	r0, r3
 800dd58:	3714      	adds	r7, #20
 800dd5a:	46bd      	mov	sp, r7
 800dd5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd60:	4770      	bx	lr
 800dd62:	bf00      	nop
 800dd64:	20000d58 	.word	0x20000d58

0800dd68 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow(BaseType_t * const pxTimerListsWereSwitched) {
 800dd68:	b580      	push	{r7, lr}
 800dd6a:	b084      	sub	sp, #16
 800dd6c:	af00      	add	r7, sp, #0
 800dd6e:	6078      	str	r0, [r7, #4]
    TickType_t xTimeNow;
    PRIVILEGED_DATA static TickType_t xLastTime = (TickType_t)0U; /*lint !e956 Variable is only accessible to one task. */

    xTimeNow = xTaskGetTickCount();
 800dd70:	f7ff f9e2 	bl	800d138 <xTaskGetTickCount>
 800dd74:	60f8      	str	r0, [r7, #12]

    if (xTimeNow < xLastTime) {
 800dd76:	4b0b      	ldr	r3, [pc, #44]	; (800dda4 <prvSampleTimeNow+0x3c>)
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	68fa      	ldr	r2, [r7, #12]
 800dd7c:	429a      	cmp	r2, r3
 800dd7e:	d205      	bcs.n	800dd8c <prvSampleTimeNow+0x24>
        prvSwitchTimerLists();
 800dd80:	f000 f91a 	bl	800dfb8 <prvSwitchTimerLists>
        *pxTimerListsWereSwitched = pdTRUE;
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	2201      	movs	r2, #1
 800dd88:	601a      	str	r2, [r3, #0]
 800dd8a:	e002      	b.n	800dd92 <prvSampleTimeNow+0x2a>
    } else {
        *pxTimerListsWereSwitched = pdFALSE;
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	2200      	movs	r2, #0
 800dd90:	601a      	str	r2, [r3, #0]
    }

    xLastTime = xTimeNow;
 800dd92:	4a04      	ldr	r2, [pc, #16]	; (800dda4 <prvSampleTimeNow+0x3c>)
 800dd94:	68fb      	ldr	r3, [r7, #12]
 800dd96:	6013      	str	r3, [r2, #0]

    return xTimeNow;
 800dd98:	68fb      	ldr	r3, [r7, #12]
}
 800dd9a:	4618      	mov	r0, r3
 800dd9c:	3710      	adds	r7, #16
 800dd9e:	46bd      	mov	sp, r7
 800dda0:	bd80      	pop	{r7, pc}
 800dda2:	bf00      	nop
 800dda4:	20000d68 	.word	0x20000d68

0800dda8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList(Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime) {
 800dda8:	b580      	push	{r7, lr}
 800ddaa:	b086      	sub	sp, #24
 800ddac:	af00      	add	r7, sp, #0
 800ddae:	60f8      	str	r0, [r7, #12]
 800ddb0:	60b9      	str	r1, [r7, #8]
 800ddb2:	607a      	str	r2, [r7, #4]
 800ddb4:	603b      	str	r3, [r7, #0]
    BaseType_t xProcessTimerNow = pdFALSE;
 800ddb6:	2300      	movs	r3, #0
 800ddb8:	617b      	str	r3, [r7, #20]

    listSET_LIST_ITEM_VALUE(&(pxTimer->xTimerListItem), xNextExpiryTime);
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	68ba      	ldr	r2, [r7, #8]
 800ddbe:	605a      	str	r2, [r3, #4]
    listSET_LIST_ITEM_OWNER(&(pxTimer->xTimerListItem), pxTimer);
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	68fa      	ldr	r2, [r7, #12]
 800ddc4:	611a      	str	r2, [r3, #16]

    if (xNextExpiryTime <= xTimeNow) {
 800ddc6:	68ba      	ldr	r2, [r7, #8]
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	429a      	cmp	r2, r3
 800ddcc:	d812      	bhi.n	800ddf4 <prvInsertTimerInActiveList+0x4c>
        /* Has the expiry time elapsed between the command to start/reset a
        timer was issued, and the time the command was processed? */
        if (((TickType_t)(xTimeNow - xCommandTime)) >= pxTimer->xTimerPeriodInTicks) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ddce:	687a      	ldr	r2, [r7, #4]
 800ddd0:	683b      	ldr	r3, [r7, #0]
 800ddd2:	1ad2      	subs	r2, r2, r3
 800ddd4:	68fb      	ldr	r3, [r7, #12]
 800ddd6:	699b      	ldr	r3, [r3, #24]
 800ddd8:	429a      	cmp	r2, r3
 800ddda:	d302      	bcc.n	800dde2 <prvInsertTimerInActiveList+0x3a>
        {
            /* The time between a command being issued and the command being
            processed actually exceeds the timers period.  */
            xProcessTimerNow = pdTRUE;
 800dddc:	2301      	movs	r3, #1
 800ddde:	617b      	str	r3, [r7, #20]
 800dde0:	e01b      	b.n	800de1a <prvInsertTimerInActiveList+0x72>
        } else {
            vListInsert(pxOverflowTimerList, &(pxTimer->xTimerListItem));
 800dde2:	4b10      	ldr	r3, [pc, #64]	; (800de24 <prvInsertTimerInActiveList+0x7c>)
 800dde4:	681a      	ldr	r2, [r3, #0]
 800dde6:	68fb      	ldr	r3, [r7, #12]
 800dde8:	3304      	adds	r3, #4
 800ddea:	4619      	mov	r1, r3
 800ddec:	4610      	mov	r0, r2
 800ddee:	f7fe f85d 	bl	800beac <vListInsert>
 800ddf2:	e012      	b.n	800de1a <prvInsertTimerInActiveList+0x72>
        }
    } else {
        if ((xTimeNow < xCommandTime) && (xNextExpiryTime >= xCommandTime)) {
 800ddf4:	687a      	ldr	r2, [r7, #4]
 800ddf6:	683b      	ldr	r3, [r7, #0]
 800ddf8:	429a      	cmp	r2, r3
 800ddfa:	d206      	bcs.n	800de0a <prvInsertTimerInActiveList+0x62>
 800ddfc:	68ba      	ldr	r2, [r7, #8]
 800ddfe:	683b      	ldr	r3, [r7, #0]
 800de00:	429a      	cmp	r2, r3
 800de02:	d302      	bcc.n	800de0a <prvInsertTimerInActiveList+0x62>
            /* If, since the command was issued, the tick count has overflowed
            but the expiry time has not, then the timer must have already passed
            its expiry time and should be processed immediately. */
            xProcessTimerNow = pdTRUE;
 800de04:	2301      	movs	r3, #1
 800de06:	617b      	str	r3, [r7, #20]
 800de08:	e007      	b.n	800de1a <prvInsertTimerInActiveList+0x72>
        } else {
            vListInsert(pxCurrentTimerList, &(pxTimer->xTimerListItem));
 800de0a:	4b07      	ldr	r3, [pc, #28]	; (800de28 <prvInsertTimerInActiveList+0x80>)
 800de0c:	681a      	ldr	r2, [r3, #0]
 800de0e:	68fb      	ldr	r3, [r7, #12]
 800de10:	3304      	adds	r3, #4
 800de12:	4619      	mov	r1, r3
 800de14:	4610      	mov	r0, r2
 800de16:	f7fe f849 	bl	800beac <vListInsert>
        }
    }

    return xProcessTimerNow;
 800de1a:	697b      	ldr	r3, [r7, #20]
}
 800de1c:	4618      	mov	r0, r3
 800de1e:	3718      	adds	r7, #24
 800de20:	46bd      	mov	sp, r7
 800de22:	bd80      	pop	{r7, pc}
 800de24:	20000d5c 	.word	0x20000d5c
 800de28:	20000d58 	.word	0x20000d58

0800de2c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void prvProcessReceivedCommands(void) {
 800de2c:	b580      	push	{r7, lr}
 800de2e:	b08c      	sub	sp, #48	; 0x30
 800de30:	af02      	add	r7, sp, #8
    DaemonTaskMessage_t xMessage;
    Timer_t * pxTimer;
    BaseType_t xTimerListsWereSwitched, xResult;
    TickType_t xTimeNow;

    while (xQueueReceive(xTimerQueue, &xMessage, tmrNO_DELAY) != pdFAIL) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800de32:	e0ae      	b.n	800df92 <prvProcessReceivedCommands+0x166>
        }
#endif /* INCLUDE_xTimerPendFunctionCall */

        /* Commands that are positive are timer commands rather than pended
        function calls. */
        if (xMessage.xMessageID >= (BaseType_t)0) {
 800de34:	68bb      	ldr	r3, [r7, #8]
 800de36:	2b00      	cmp	r3, #0
 800de38:	f2c0 80ab 	blt.w	800df92 <prvProcessReceivedCommands+0x166>
            /* The messages uses the xTimerParameters member to work on a
            software timer. */
            pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800de3c:	693b      	ldr	r3, [r7, #16]
 800de3e:	627b      	str	r3, [r7, #36]	; 0x24

            if (listIS_CONTAINED_WITHIN(NULL, &(pxTimer->xTimerListItem)) == pdFALSE) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800de40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de42:	695b      	ldr	r3, [r3, #20]
 800de44:	2b00      	cmp	r3, #0
 800de46:	d004      	beq.n	800de52 <prvProcessReceivedCommands+0x26>
            {
                /* The timer is in a list, remove it. */
                (void)uxListRemove(&(pxTimer->xTimerListItem));
 800de48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de4a:	3304      	adds	r3, #4
 800de4c:	4618      	mov	r0, r3
 800de4e:	f7fe f866 	bl	800bf1e <uxListRemove>
            it must be present in the function call.  prvSampleTimeNow() must be
            called after the message is received from xTimerQueue so there is no
            possibility of a higher priority task adding a message to the message
            queue with a time that is ahead of the timer daemon task (because it
            pre-empted the timer daemon task after the xTimeNow value was set). */
            xTimeNow = prvSampleTimeNow(&xTimerListsWereSwitched);
 800de52:	1d3b      	adds	r3, r7, #4
 800de54:	4618      	mov	r0, r3
 800de56:	f7ff ff87 	bl	800dd68 <prvSampleTimeNow>
 800de5a:	6238      	str	r0, [r7, #32]

            switch (xMessage.xMessageID) {
 800de5c:	68bb      	ldr	r3, [r7, #8]
 800de5e:	2b09      	cmp	r3, #9
 800de60:	f200 8096 	bhi.w	800df90 <prvProcessReceivedCommands+0x164>
 800de64:	a201      	add	r2, pc, #4	; (adr r2, 800de6c <prvProcessReceivedCommands+0x40>)
 800de66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de6a:	bf00      	nop
 800de6c:	0800de95 	.word	0x0800de95
 800de70:	0800de95 	.word	0x0800de95
 800de74:	0800de95 	.word	0x0800de95
 800de78:	0800df09 	.word	0x0800df09
 800de7c:	0800df1d 	.word	0x0800df1d
 800de80:	0800df67 	.word	0x0800df67
 800de84:	0800de95 	.word	0x0800de95
 800de88:	0800de95 	.word	0x0800de95
 800de8c:	0800df09 	.word	0x0800df09
 800de90:	0800df1d 	.word	0x0800df1d
            case tmrCOMMAND_START_FROM_ISR:
            case tmrCOMMAND_RESET:
            case tmrCOMMAND_RESET_FROM_ISR:
            case tmrCOMMAND_START_DONT_TRACE:
                /* Start or restart a timer. */
                pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800de94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de96:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800de9a:	f043 0301 	orr.w	r3, r3, #1
 800de9e:	b2da      	uxtb	r2, r3
 800dea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dea2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
                if (prvInsertTimerInActiveList(pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue) != pdFALSE) {
 800dea6:	68fa      	ldr	r2, [r7, #12]
 800dea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deaa:	699b      	ldr	r3, [r3, #24]
 800deac:	18d1      	adds	r1, r2, r3
 800deae:	68fb      	ldr	r3, [r7, #12]
 800deb0:	6a3a      	ldr	r2, [r7, #32]
 800deb2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800deb4:	f7ff ff78 	bl	800dda8 <prvInsertTimerInActiveList>
 800deb8:	4603      	mov	r3, r0
 800deba:	2b00      	cmp	r3, #0
 800debc:	d069      	beq.n	800df92 <prvProcessReceivedCommands+0x166>
                    /* The timer expired before it was added to the active
                    timer list.  Process it now. */
                    pxTimer->pxCallbackFunction((TimerHandle_t)pxTimer);
 800debe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dec0:	6a1b      	ldr	r3, [r3, #32]
 800dec2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dec4:	4798      	blx	r3
                    traceTIMER_EXPIRED(pxTimer);

                    if ((pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD) != 0) {
 800dec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dec8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800decc:	f003 0304 	and.w	r3, r3, #4
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	d05e      	beq.n	800df92 <prvProcessReceivedCommands+0x166>
                        xResult = xTimerGenericCommand(pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY);
 800ded4:	68fa      	ldr	r2, [r7, #12]
 800ded6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ded8:	699b      	ldr	r3, [r3, #24]
 800deda:	441a      	add	r2, r3
 800dedc:	2300      	movs	r3, #0
 800dede:	9300      	str	r3, [sp, #0]
 800dee0:	2300      	movs	r3, #0
 800dee2:	2100      	movs	r1, #0
 800dee4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800dee6:	f7ff fe05 	bl	800daf4 <xTimerGenericCommand>
 800deea:	61f8      	str	r0, [r7, #28]
                        configASSERT(xResult);
 800deec:	69fb      	ldr	r3, [r7, #28]
 800deee:	2b00      	cmp	r3, #0
 800def0:	d14f      	bne.n	800df92 <prvProcessReceivedCommands+0x166>
    __asm volatile("	mov %0, %1												\n"
 800def2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800def6:	f383 8811 	msr	BASEPRI, r3
 800defa:	f3bf 8f6f 	isb	sy
 800defe:	f3bf 8f4f 	dsb	sy
 800df02:	61bb      	str	r3, [r7, #24]
}
 800df04:	bf00      	nop
 800df06:	e7fe      	b.n	800df06 <prvProcessReceivedCommands+0xda>
                break;

            case tmrCOMMAND_STOP:
            case tmrCOMMAND_STOP_FROM_ISR:
                /* The timer has already been removed from the active list. */
                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800df08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df0a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800df0e:	f023 0301 	bic.w	r3, r3, #1
 800df12:	b2da      	uxtb	r2, r3
 800df14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df16:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
                break;
 800df1a:	e03a      	b.n	800df92 <prvProcessReceivedCommands+0x166>

            case tmrCOMMAND_CHANGE_PERIOD:
            case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800df1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df1e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800df22:	f043 0301 	orr.w	r3, r3, #1
 800df26:	b2da      	uxtb	r2, r3
 800df28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df2a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
                pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800df2e:	68fa      	ldr	r2, [r7, #12]
 800df30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df32:	619a      	str	r2, [r3, #24]
                configASSERT((pxTimer->xTimerPeriodInTicks > 0));
 800df34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df36:	699b      	ldr	r3, [r3, #24]
 800df38:	2b00      	cmp	r3, #0
 800df3a:	d10a      	bne.n	800df52 <prvProcessReceivedCommands+0x126>
    __asm volatile("	mov %0, %1												\n"
 800df3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df40:	f383 8811 	msr	BASEPRI, r3
 800df44:	f3bf 8f6f 	isb	sy
 800df48:	f3bf 8f4f 	dsb	sy
 800df4c:	617b      	str	r3, [r7, #20]
}
 800df4e:	bf00      	nop
 800df50:	e7fe      	b.n	800df50 <prvProcessReceivedCommands+0x124>
                be longer or shorter than the old one.  The command time is
                therefore set to the current time, and as the period cannot
                be zero the next expiry time can only be in the future,
                meaning (unlike for the xTimerStart() case above) there is
                no fail case that needs to be handled here. */
                (void)prvInsertTimerInActiveList(pxTimer, (xTimeNow + pxTimer->xTimerPeriodInTicks), xTimeNow, xTimeNow);
 800df52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df54:	699a      	ldr	r2, [r3, #24]
 800df56:	6a3b      	ldr	r3, [r7, #32]
 800df58:	18d1      	adds	r1, r2, r3
 800df5a:	6a3b      	ldr	r3, [r7, #32]
 800df5c:	6a3a      	ldr	r2, [r7, #32]
 800df5e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800df60:	f7ff ff22 	bl	800dda8 <prvInsertTimerInActiveList>
                break;
 800df64:	e015      	b.n	800df92 <prvProcessReceivedCommands+0x166>
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            {
                /* The timer has already been removed from the active list,
                just free up the memory if the memory was dynamically
                allocated. */
                if ((pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED) == (uint8_t)0) {
 800df66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df68:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800df6c:	f003 0302 	and.w	r3, r3, #2
 800df70:	2b00      	cmp	r3, #0
 800df72:	d103      	bne.n	800df7c <prvProcessReceivedCommands+0x150>
                    vPortFree(pxTimer);
 800df74:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800df76:	f000 fb61 	bl	800e63c <vPortFree>
 800df7a:	e00a      	b.n	800df92 <prvProcessReceivedCommands+0x166>
                } else {
                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800df7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df7e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800df82:	f023 0301 	bic.w	r3, r3, #1
 800df86:	b2da      	uxtb	r2, r3
 800df88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df8a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
                no need to free the memory - just mark the timer as
                "not active". */
                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
            }
#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
            break;
 800df8e:	e000      	b.n	800df92 <prvProcessReceivedCommands+0x166>

            default:
                /* Don't expect to get here. */
                break;
 800df90:	bf00      	nop
    while (xQueueReceive(xTimerQueue, &xMessage, tmrNO_DELAY) != pdFAIL) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800df92:	4b08      	ldr	r3, [pc, #32]	; (800dfb4 <prvProcessReceivedCommands+0x188>)
 800df94:	681b      	ldr	r3, [r3, #0]
 800df96:	f107 0108 	add.w	r1, r7, #8
 800df9a:	2200      	movs	r2, #0
 800df9c:	4618      	mov	r0, r3
 800df9e:	f7fe fa83 	bl	800c4a8 <xQueueReceive>
 800dfa2:	4603      	mov	r3, r0
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	f47f af45 	bne.w	800de34 <prvProcessReceivedCommands+0x8>
            }
        }
    }
}
 800dfaa:	bf00      	nop
 800dfac:	bf00      	nop
 800dfae:	3728      	adds	r7, #40	; 0x28
 800dfb0:	46bd      	mov	sp, r7
 800dfb2:	bd80      	pop	{r7, pc}
 800dfb4:	20000d60 	.word	0x20000d60

0800dfb8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists(void) {
 800dfb8:	b580      	push	{r7, lr}
 800dfba:	b088      	sub	sp, #32
 800dfbc:	af02      	add	r7, sp, #8

    /* The tick count has overflowed.  The timer lists must be switched.
    If there are any timers still referenced from the current timer list
    then they must have expired and should be processed before the lists
    are switched. */
    while (listLIST_IS_EMPTY(pxCurrentTimerList) == pdFALSE) {
 800dfbe:	e048      	b.n	800e052 <prvSwitchTimerLists+0x9a>
        xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY(pxCurrentTimerList);
 800dfc0:	4b2d      	ldr	r3, [pc, #180]	; (800e078 <prvSwitchTimerLists+0xc0>)
 800dfc2:	681b      	ldr	r3, [r3, #0]
 800dfc4:	68db      	ldr	r3, [r3, #12]
 800dfc6:	681b      	ldr	r3, [r3, #0]
 800dfc8:	613b      	str	r3, [r7, #16]

        /* Remove the timer from the list. */
        pxTimer = (Timer_t *)listGET_OWNER_OF_HEAD_ENTRY(
 800dfca:	4b2b      	ldr	r3, [pc, #172]	; (800e078 <prvSwitchTimerLists+0xc0>)
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	68db      	ldr	r3, [r3, #12]
 800dfd0:	68db      	ldr	r3, [r3, #12]
 800dfd2:	60fb      	str	r3, [r7, #12]
            pxCurrentTimerList); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
        (void)uxListRemove(&(pxTimer->xTimerListItem));
 800dfd4:	68fb      	ldr	r3, [r7, #12]
 800dfd6:	3304      	adds	r3, #4
 800dfd8:	4618      	mov	r0, r3
 800dfda:	f7fd ffa0 	bl	800bf1e <uxListRemove>
        traceTIMER_EXPIRED(pxTimer);

        /* Execute its callback, then send a command to restart the timer if
        it is an auto-reload timer.  It cannot be restarted here as the lists
        have not yet been switched. */
        pxTimer->pxCallbackFunction((TimerHandle_t)pxTimer);
 800dfde:	68fb      	ldr	r3, [r7, #12]
 800dfe0:	6a1b      	ldr	r3, [r3, #32]
 800dfe2:	68f8      	ldr	r0, [r7, #12]
 800dfe4:	4798      	blx	r3

        if ((pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD) != 0) {
 800dfe6:	68fb      	ldr	r3, [r7, #12]
 800dfe8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800dfec:	f003 0304 	and.w	r3, r3, #4
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	d02e      	beq.n	800e052 <prvSwitchTimerLists+0x9a>
            the timer going into the same timer list then it has already expired
            and the timer should be re-inserted into the current list so it is
            processed again within this loop.  Otherwise a command should be sent
            to restart the timer to ensure it is only inserted into a list after
            the lists have been swapped. */
            xReloadTime = (xNextExpireTime + pxTimer->xTimerPeriodInTicks);
 800dff4:	68fb      	ldr	r3, [r7, #12]
 800dff6:	699b      	ldr	r3, [r3, #24]
 800dff8:	693a      	ldr	r2, [r7, #16]
 800dffa:	4413      	add	r3, r2
 800dffc:	60bb      	str	r3, [r7, #8]
            if (xReloadTime > xNextExpireTime) {
 800dffe:	68ba      	ldr	r2, [r7, #8]
 800e000:	693b      	ldr	r3, [r7, #16]
 800e002:	429a      	cmp	r2, r3
 800e004:	d90e      	bls.n	800e024 <prvSwitchTimerLists+0x6c>
                listSET_LIST_ITEM_VALUE(&(pxTimer->xTimerListItem), xReloadTime);
 800e006:	68fb      	ldr	r3, [r7, #12]
 800e008:	68ba      	ldr	r2, [r7, #8]
 800e00a:	605a      	str	r2, [r3, #4]
                listSET_LIST_ITEM_OWNER(&(pxTimer->xTimerListItem), pxTimer);
 800e00c:	68fb      	ldr	r3, [r7, #12]
 800e00e:	68fa      	ldr	r2, [r7, #12]
 800e010:	611a      	str	r2, [r3, #16]
                vListInsert(pxCurrentTimerList, &(pxTimer->xTimerListItem));
 800e012:	4b19      	ldr	r3, [pc, #100]	; (800e078 <prvSwitchTimerLists+0xc0>)
 800e014:	681a      	ldr	r2, [r3, #0]
 800e016:	68fb      	ldr	r3, [r7, #12]
 800e018:	3304      	adds	r3, #4
 800e01a:	4619      	mov	r1, r3
 800e01c:	4610      	mov	r0, r2
 800e01e:	f7fd ff45 	bl	800beac <vListInsert>
 800e022:	e016      	b.n	800e052 <prvSwitchTimerLists+0x9a>
            } else {
                xResult = xTimerGenericCommand(pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY);
 800e024:	2300      	movs	r3, #0
 800e026:	9300      	str	r3, [sp, #0]
 800e028:	2300      	movs	r3, #0
 800e02a:	693a      	ldr	r2, [r7, #16]
 800e02c:	2100      	movs	r1, #0
 800e02e:	68f8      	ldr	r0, [r7, #12]
 800e030:	f7ff fd60 	bl	800daf4 <xTimerGenericCommand>
 800e034:	6078      	str	r0, [r7, #4]
                configASSERT(xResult);
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	2b00      	cmp	r3, #0
 800e03a:	d10a      	bne.n	800e052 <prvSwitchTimerLists+0x9a>
    __asm volatile("	mov %0, %1												\n"
 800e03c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e040:	f383 8811 	msr	BASEPRI, r3
 800e044:	f3bf 8f6f 	isb	sy
 800e048:	f3bf 8f4f 	dsb	sy
 800e04c:	603b      	str	r3, [r7, #0]
}
 800e04e:	bf00      	nop
 800e050:	e7fe      	b.n	800e050 <prvSwitchTimerLists+0x98>
    while (listLIST_IS_EMPTY(pxCurrentTimerList) == pdFALSE) {
 800e052:	4b09      	ldr	r3, [pc, #36]	; (800e078 <prvSwitchTimerLists+0xc0>)
 800e054:	681b      	ldr	r3, [r3, #0]
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d1b1      	bne.n	800dfc0 <prvSwitchTimerLists+0x8>
        } else {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxTemp = pxCurrentTimerList;
 800e05c:	4b06      	ldr	r3, [pc, #24]	; (800e078 <prvSwitchTimerLists+0xc0>)
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	617b      	str	r3, [r7, #20]
    pxCurrentTimerList = pxOverflowTimerList;
 800e062:	4b06      	ldr	r3, [pc, #24]	; (800e07c <prvSwitchTimerLists+0xc4>)
 800e064:	681b      	ldr	r3, [r3, #0]
 800e066:	4a04      	ldr	r2, [pc, #16]	; (800e078 <prvSwitchTimerLists+0xc0>)
 800e068:	6013      	str	r3, [r2, #0]
    pxOverflowTimerList = pxTemp;
 800e06a:	4a04      	ldr	r2, [pc, #16]	; (800e07c <prvSwitchTimerLists+0xc4>)
 800e06c:	697b      	ldr	r3, [r7, #20]
 800e06e:	6013      	str	r3, [r2, #0]
}
 800e070:	bf00      	nop
 800e072:	3718      	adds	r7, #24
 800e074:	46bd      	mov	sp, r7
 800e076:	bd80      	pop	{r7, pc}
 800e078:	20000d58 	.word	0x20000d58
 800e07c:	20000d5c 	.word	0x20000d5c

0800e080 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue(void) {
 800e080:	b580      	push	{r7, lr}
 800e082:	b082      	sub	sp, #8
 800e084:	af02      	add	r7, sp, #8
    /* Check that the list from which active timers are referenced, and the
    queue used to communicate with the timer service, have been
    initialised. */
    taskENTER_CRITICAL();
 800e086:	f000 f9a5 	bl	800e3d4 <vPortEnterCritical>
    {
        if (xTimerQueue == NULL) {
 800e08a:	4b15      	ldr	r3, [pc, #84]	; (800e0e0 <prvCheckForValidListAndQueue+0x60>)
 800e08c:	681b      	ldr	r3, [r3, #0]
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d120      	bne.n	800e0d4 <prvCheckForValidListAndQueue+0x54>
            vListInitialise(&xActiveTimerList1);
 800e092:	4814      	ldr	r0, [pc, #80]	; (800e0e4 <prvCheckForValidListAndQueue+0x64>)
 800e094:	f7fd feb9 	bl	800be0a <vListInitialise>
            vListInitialise(&xActiveTimerList2);
 800e098:	4813      	ldr	r0, [pc, #76]	; (800e0e8 <prvCheckForValidListAndQueue+0x68>)
 800e09a:	f7fd feb6 	bl	800be0a <vListInitialise>
            pxCurrentTimerList = &xActiveTimerList1;
 800e09e:	4b13      	ldr	r3, [pc, #76]	; (800e0ec <prvCheckForValidListAndQueue+0x6c>)
 800e0a0:	4a10      	ldr	r2, [pc, #64]	; (800e0e4 <prvCheckForValidListAndQueue+0x64>)
 800e0a2:	601a      	str	r2, [r3, #0]
            pxOverflowTimerList = &xActiveTimerList2;
 800e0a4:	4b12      	ldr	r3, [pc, #72]	; (800e0f0 <prvCheckForValidListAndQueue+0x70>)
 800e0a6:	4a10      	ldr	r2, [pc, #64]	; (800e0e8 <prvCheckForValidListAndQueue+0x68>)
 800e0a8:	601a      	str	r2, [r3, #0]
                /* The timer queue is allocated statically in case
                configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                static StaticQueue_t xStaticTimerQueue;                                                                   /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
                static uint8_t ucStaticTimerQueueStorage[(size_t)configTIMER_QUEUE_LENGTH * sizeof(DaemonTaskMessage_t)]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

                xTimerQueue = xQueueCreateStatic((UBaseType_t)configTIMER_QUEUE_LENGTH, (UBaseType_t)sizeof(DaemonTaskMessage_t), &(ucStaticTimerQueueStorage[0]), &xStaticTimerQueue);
 800e0aa:	2300      	movs	r3, #0
 800e0ac:	9300      	str	r3, [sp, #0]
 800e0ae:	4b11      	ldr	r3, [pc, #68]	; (800e0f4 <prvCheckForValidListAndQueue+0x74>)
 800e0b0:	4a11      	ldr	r2, [pc, #68]	; (800e0f8 <prvCheckForValidListAndQueue+0x78>)
 800e0b2:	210c      	movs	r1, #12
 800e0b4:	200a      	movs	r0, #10
 800e0b6:	f7fd ffc5 	bl	800c044 <xQueueGenericCreateStatic>
 800e0ba:	4603      	mov	r3, r0
 800e0bc:	4a08      	ldr	r2, [pc, #32]	; (800e0e0 <prvCheckForValidListAndQueue+0x60>)
 800e0be:	6013      	str	r3, [r2, #0]
            }
#endif

#if (configQUEUE_REGISTRY_SIZE > 0)
            {
                if (xTimerQueue != NULL) {
 800e0c0:	4b07      	ldr	r3, [pc, #28]	; (800e0e0 <prvCheckForValidListAndQueue+0x60>)
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d005      	beq.n	800e0d4 <prvCheckForValidListAndQueue+0x54>
                    vQueueAddToRegistry(xTimerQueue, "TmrQ");
 800e0c8:	4b05      	ldr	r3, [pc, #20]	; (800e0e0 <prvCheckForValidListAndQueue+0x60>)
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	490b      	ldr	r1, [pc, #44]	; (800e0fc <prvCheckForValidListAndQueue+0x7c>)
 800e0ce:	4618      	mov	r0, r3
 800e0d0:	f7fe fbda 	bl	800c888 <vQueueAddToRegistry>
#endif /* configQUEUE_REGISTRY_SIZE */
        } else {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800e0d4:	f000 f9ae 	bl	800e434 <vPortExitCritical>
}
 800e0d8:	bf00      	nop
 800e0da:	46bd      	mov	sp, r7
 800e0dc:	bd80      	pop	{r7, pc}
 800e0de:	bf00      	nop
 800e0e0:	20000d60 	.word	0x20000d60
 800e0e4:	20000d30 	.word	0x20000d30
 800e0e8:	20000d44 	.word	0x20000d44
 800e0ec:	20000d58 	.word	0x20000d58
 800e0f0:	20000d5c 	.word	0x20000d5c
 800e0f4:	20000de4 	.word	0x20000de4
 800e0f8:	20000d6c 	.word	0x20000d6c
 800e0fc:	0801209c 	.word	0x0801209c

0800e100 <pvTimerGetTimerID>:

    return xReturn;
} /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

void * pvTimerGetTimerID(const TimerHandle_t xTimer) {
 800e100:	b580      	push	{r7, lr}
 800e102:	b086      	sub	sp, #24
 800e104:	af00      	add	r7, sp, #0
 800e106:	6078      	str	r0, [r7, #4]
    Timer_t * const pxTimer = xTimer;
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	617b      	str	r3, [r7, #20]
    void * pvReturn;

    configASSERT(xTimer);
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d10a      	bne.n	800e128 <pvTimerGetTimerID+0x28>
    __asm volatile("	mov %0, %1												\n"
 800e112:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e116:	f383 8811 	msr	BASEPRI, r3
 800e11a:	f3bf 8f6f 	isb	sy
 800e11e:	f3bf 8f4f 	dsb	sy
 800e122:	60fb      	str	r3, [r7, #12]
}
 800e124:	bf00      	nop
 800e126:	e7fe      	b.n	800e126 <pvTimerGetTimerID+0x26>

    taskENTER_CRITICAL();
 800e128:	f000 f954 	bl	800e3d4 <vPortEnterCritical>
    { pvReturn = pxTimer->pvTimerID; }
 800e12c:	697b      	ldr	r3, [r7, #20]
 800e12e:	69db      	ldr	r3, [r3, #28]
 800e130:	613b      	str	r3, [r7, #16]
    taskEXIT_CRITICAL();
 800e132:	f000 f97f 	bl	800e434 <vPortExitCritical>

    return pvReturn;
 800e136:	693b      	ldr	r3, [r7, #16]
}
 800e138:	4618      	mov	r0, r3
 800e13a:	3718      	adds	r7, #24
 800e13c:	46bd      	mov	sp, r7
 800e13e:	bd80      	pop	{r7, pc}

0800e140 <vTimerSetTimerID>:
/*-----------------------------------------------------------*/

void vTimerSetTimerID(TimerHandle_t xTimer, void * pvNewID) {
 800e140:	b580      	push	{r7, lr}
 800e142:	b084      	sub	sp, #16
 800e144:	af00      	add	r7, sp, #0
 800e146:	6078      	str	r0, [r7, #4]
 800e148:	6039      	str	r1, [r7, #0]
    Timer_t * const pxTimer = xTimer;
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	60fb      	str	r3, [r7, #12]

    configASSERT(xTimer);
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	2b00      	cmp	r3, #0
 800e152:	d10a      	bne.n	800e16a <vTimerSetTimerID+0x2a>
    __asm volatile("	mov %0, %1												\n"
 800e154:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e158:	f383 8811 	msr	BASEPRI, r3
 800e15c:	f3bf 8f6f 	isb	sy
 800e160:	f3bf 8f4f 	dsb	sy
 800e164:	60bb      	str	r3, [r7, #8]
}
 800e166:	bf00      	nop
 800e168:	e7fe      	b.n	800e168 <vTimerSetTimerID+0x28>

    taskENTER_CRITICAL();
 800e16a:	f000 f933 	bl	800e3d4 <vPortEnterCritical>
    { pxTimer->pvTimerID = pvNewID; }
 800e16e:	68fb      	ldr	r3, [r7, #12]
 800e170:	683a      	ldr	r2, [r7, #0]
 800e172:	61da      	str	r2, [r3, #28]
    taskEXIT_CRITICAL();
 800e174:	f000 f95e 	bl	800e434 <vPortExitCritical>
}
 800e178:	bf00      	nop
 800e17a:	3710      	adds	r7, #16
 800e17c:	46bd      	mov	sp, r7
 800e17e:	bd80      	pop	{r7, pc}

0800e180 <pxPortInitialiseStack>:
/*-----------------------------------------------------------*/

/*
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack(StackType_t * pxTopOfStack, TaskFunction_t pxCode, void * pvParameters) {
 800e180:	b480      	push	{r7}
 800e182:	b085      	sub	sp, #20
 800e184:	af00      	add	r7, sp, #0
 800e186:	60f8      	str	r0, [r7, #12]
 800e188:	60b9      	str	r1, [r7, #8]
 800e18a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
    interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
    of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	3b04      	subs	r3, #4
 800e190:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR; /* xPSR */
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800e198:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	3b04      	subs	r3, #4
 800e19e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ((StackType_t)pxCode) & portSTART_ADDRESS_MASK; /* PC */
 800e1a0:	68bb      	ldr	r3, [r7, #8]
 800e1a2:	f023 0201 	bic.w	r2, r3, #1
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	3b04      	subs	r3, #4
 800e1ae:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = (StackType_t)portTASK_RETURN_ADDRESS; /* LR */
 800e1b0:	4a0c      	ldr	r2, [pc, #48]	; (800e1e4 <pxPortInitialiseStack+0x64>)
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                         /* R12, R3, R2 and R1. */
 800e1b6:	68fb      	ldr	r3, [r7, #12]
 800e1b8:	3b14      	subs	r3, #20
 800e1ba:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = (StackType_t)pvParameters; /* R0 */
 800e1bc:	687a      	ldr	r2, [r7, #4]
 800e1be:	68fb      	ldr	r3, [r7, #12]
 800e1c0:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
    own exec return value. */
    pxTopOfStack--;
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	3b04      	subs	r3, #4
 800e1c6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 800e1c8:	68fb      	ldr	r3, [r7, #12]
 800e1ca:	f06f 0202 	mvn.w	r2, #2
 800e1ce:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	3b20      	subs	r3, #32
 800e1d4:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800e1d6:	68fb      	ldr	r3, [r7, #12]
}
 800e1d8:	4618      	mov	r0, r3
 800e1da:	3714      	adds	r7, #20
 800e1dc:	46bd      	mov	sp, r7
 800e1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1e2:	4770      	bx	lr
 800e1e4:	0800e1e9 	.word	0x0800e1e9

0800e1e8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError(void) {
 800e1e8:	b480      	push	{r7}
 800e1ea:	b085      	sub	sp, #20
 800e1ec:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800e1ee:	2300      	movs	r3, #0
 800e1f0:	607b      	str	r3, [r7, #4]
    its caller as there is nothing to return to.  If a task wants to exit it
    should instead call vTaskDelete( NULL ).

    Artificially force an assert() to be triggered if configASSERT() is
    defined, then stop here so application writers can catch the error. */
    configASSERT(uxCriticalNesting == ~0UL);
 800e1f2:	4b12      	ldr	r3, [pc, #72]	; (800e23c <prvTaskExitError+0x54>)
 800e1f4:	681b      	ldr	r3, [r3, #0]
 800e1f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e1fa:	d00a      	beq.n	800e212 <prvTaskExitError+0x2a>
    __asm volatile("	mov %0, %1												\n"
 800e1fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e200:	f383 8811 	msr	BASEPRI, r3
 800e204:	f3bf 8f6f 	isb	sy
 800e208:	f3bf 8f4f 	dsb	sy
 800e20c:	60fb      	str	r3, [r7, #12]
}
 800e20e:	bf00      	nop
 800e210:	e7fe      	b.n	800e210 <prvTaskExitError+0x28>
    __asm volatile("	mov %0, %1												\n"
 800e212:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e216:	f383 8811 	msr	BASEPRI, r3
 800e21a:	f3bf 8f6f 	isb	sy
 800e21e:	f3bf 8f4f 	dsb	sy
 800e222:	60bb      	str	r3, [r7, #8]
}
 800e224:	bf00      	nop
    portDISABLE_INTERRUPTS();
    while (ulDummy == 0) {
 800e226:	bf00      	nop
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d0fc      	beq.n	800e228 <prvTaskExitError+0x40>
        about code appearing after this function is called - making ulDummy
        volatile makes the compiler think the function could return and
        therefore not output an 'unreachable code' warning for code that appears
        after it. */
    }
}
 800e22e:	bf00      	nop
 800e230:	bf00      	nop
 800e232:	3714      	adds	r7, #20
 800e234:	46bd      	mov	sp, r7
 800e236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e23a:	4770      	bx	lr
 800e23c:	200000b8 	.word	0x200000b8

0800e240 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler(void) {
    __asm volatile("	ldr	r3, pxCurrentTCBConst2		\n" /* Restore the context. */
 800e240:	4b07      	ldr	r3, [pc, #28]	; (800e260 <pxCurrentTCBConst2>)
 800e242:	6819      	ldr	r1, [r3, #0]
 800e244:	6808      	ldr	r0, [r1, #0]
 800e246:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e24a:	f380 8809 	msr	PSP, r0
 800e24e:	f3bf 8f6f 	isb	sy
 800e252:	f04f 0000 	mov.w	r0, #0
 800e256:	f380 8811 	msr	BASEPRI, r0
 800e25a:	4770      	bx	lr
 800e25c:	f3af 8000 	nop.w

0800e260 <pxCurrentTCBConst2>:
 800e260:	20000c04 	.word	0x20000c04
                   "	msr	basepri, r0					\n"
                   "	bx r14							\n"
                   "									\n"
                   "	.align 4						\n"
                   "pxCurrentTCBConst2: .word pxCurrentTCB				\n");
}
 800e264:	bf00      	nop
 800e266:	bf00      	nop

0800e268 <prvPortStartFirstTask>:
static void prvPortStartFirstTask(void) {
    /* Start the first task.  This also clears the bit that indicates the FPU is
    in use in case the FPU was used before the scheduler was started - which
    would otherwise result in the unnecessary leaving of space in the SVC stack
    for lazy saving of FPU registers. */
    __asm volatile(" ldr r0, =0xE000ED08 	\n" /* Use the NVIC offset register to locate the stack. */
 800e268:	4808      	ldr	r0, [pc, #32]	; (800e28c <prvPortStartFirstTask+0x24>)
 800e26a:	6800      	ldr	r0, [r0, #0]
 800e26c:	6800      	ldr	r0, [r0, #0]
 800e26e:	f380 8808 	msr	MSP, r0
 800e272:	f04f 0000 	mov.w	r0, #0
 800e276:	f380 8814 	msr	CONTROL, r0
 800e27a:	b662      	cpsie	i
 800e27c:	b661      	cpsie	f
 800e27e:	f3bf 8f4f 	dsb	sy
 800e282:	f3bf 8f6f 	isb	sy
 800e286:	df00      	svc	0
 800e288:	bf00      	nop
                   " cpsie f				\n"
                   " dsb					\n"
                   " isb					\n"
                   " svc 0					\n" /* System call to start first task. */
                   " nop					\n");
}
 800e28a:	bf00      	nop
 800e28c:	e000ed08 	.word	0xe000ed08

0800e290 <xPortStartScheduler>:
/*-----------------------------------------------------------*/

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler(void) {
 800e290:	b580      	push	{r7, lr}
 800e292:	b086      	sub	sp, #24
 800e294:	af00      	add	r7, sp, #0
    configASSERT(configMAX_SYSCALL_INTERRUPT_PRIORITY);

    /* This port can be used on all revisions of the Cortex-M7 core other than
    the r0p1 parts.  r0p1 parts should use the port from the
    /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT(portCPUID != portCORTEX_M7_r0p1_ID);
 800e296:	4b46      	ldr	r3, [pc, #280]	; (800e3b0 <xPortStartScheduler+0x120>)
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	4a46      	ldr	r2, [pc, #280]	; (800e3b4 <xPortStartScheduler+0x124>)
 800e29c:	4293      	cmp	r3, r2
 800e29e:	d10a      	bne.n	800e2b6 <xPortStartScheduler+0x26>
    __asm volatile("	mov %0, %1												\n"
 800e2a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2a4:	f383 8811 	msr	BASEPRI, r3
 800e2a8:	f3bf 8f6f 	isb	sy
 800e2ac:	f3bf 8f4f 	dsb	sy
 800e2b0:	613b      	str	r3, [r7, #16]
}
 800e2b2:	bf00      	nop
 800e2b4:	e7fe      	b.n	800e2b4 <xPortStartScheduler+0x24>
    configASSERT(portCPUID != portCORTEX_M7_r0p0_ID);
 800e2b6:	4b3e      	ldr	r3, [pc, #248]	; (800e3b0 <xPortStartScheduler+0x120>)
 800e2b8:	681b      	ldr	r3, [r3, #0]
 800e2ba:	4a3f      	ldr	r2, [pc, #252]	; (800e3b8 <xPortStartScheduler+0x128>)
 800e2bc:	4293      	cmp	r3, r2
 800e2be:	d10a      	bne.n	800e2d6 <xPortStartScheduler+0x46>
    __asm volatile("	mov %0, %1												\n"
 800e2c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2c4:	f383 8811 	msr	BASEPRI, r3
 800e2c8:	f3bf 8f6f 	isb	sy
 800e2cc:	f3bf 8f4f 	dsb	sy
 800e2d0:	60fb      	str	r3, [r7, #12]
}
 800e2d2:	bf00      	nop
 800e2d4:	e7fe      	b.n	800e2d4 <xPortStartScheduler+0x44>

#if (configASSERT_DEFINED == 1)
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = (volatile uint8_t * const)(portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER);
 800e2d6:	4b39      	ldr	r3, [pc, #228]	; (800e3bc <xPortStartScheduler+0x12c>)
 800e2d8:	617b      	str	r3, [r7, #20]
        functions can be called.  ISR safe functions are those that end in
        "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
        ensure interrupt entry is as fast and simple as possible.

        Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e2da:	697b      	ldr	r3, [r7, #20]
 800e2dc:	781b      	ldrb	r3, [r3, #0]
 800e2de:	b2db      	uxtb	r3, r3
 800e2e0:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
        possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e2e2:	697b      	ldr	r3, [r7, #20]
 800e2e4:	22ff      	movs	r2, #255	; 0xff
 800e2e6:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e2e8:	697b      	ldr	r3, [r7, #20]
 800e2ea:	781b      	ldrb	r3, [r3, #0]
 800e2ec:	b2db      	uxtb	r3, r3
 800e2ee:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e2f0:	78fb      	ldrb	r3, [r7, #3]
 800e2f2:	b2db      	uxtb	r3, r3
 800e2f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800e2f8:	b2da      	uxtb	r2, r3
 800e2fa:	4b31      	ldr	r3, [pc, #196]	; (800e3c0 <xPortStartScheduler+0x130>)
 800e2fc:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
        of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e2fe:	4b31      	ldr	r3, [pc, #196]	; (800e3c4 <xPortStartScheduler+0x134>)
 800e300:	2207      	movs	r2, #7
 800e302:	601a      	str	r2, [r3, #0]
        while ((ucMaxPriorityValue & portTOP_BIT_OF_BYTE) == portTOP_BIT_OF_BYTE) {
 800e304:	e009      	b.n	800e31a <xPortStartScheduler+0x8a>
            ulMaxPRIGROUPValue--;
 800e306:	4b2f      	ldr	r3, [pc, #188]	; (800e3c4 <xPortStartScheduler+0x134>)
 800e308:	681b      	ldr	r3, [r3, #0]
 800e30a:	3b01      	subs	r3, #1
 800e30c:	4a2d      	ldr	r2, [pc, #180]	; (800e3c4 <xPortStartScheduler+0x134>)
 800e30e:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= (uint8_t)0x01;
 800e310:	78fb      	ldrb	r3, [r7, #3]
 800e312:	b2db      	uxtb	r3, r3
 800e314:	005b      	lsls	r3, r3, #1
 800e316:	b2db      	uxtb	r3, r3
 800e318:	70fb      	strb	r3, [r7, #3]
        while ((ucMaxPriorityValue & portTOP_BIT_OF_BYTE) == portTOP_BIT_OF_BYTE) {
 800e31a:	78fb      	ldrb	r3, [r7, #3]
 800e31c:	b2db      	uxtb	r3, r3
 800e31e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e322:	2b80      	cmp	r3, #128	; 0x80
 800e324:	d0ef      	beq.n	800e306 <xPortStartScheduler+0x76>
#ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
            priority bits matches the number of priority bits actually queried
            from the hardware. */
            configASSERT((portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue) == configPRIO_BITS);
 800e326:	4b27      	ldr	r3, [pc, #156]	; (800e3c4 <xPortStartScheduler+0x134>)
 800e328:	681b      	ldr	r3, [r3, #0]
 800e32a:	f1c3 0307 	rsb	r3, r3, #7
 800e32e:	2b04      	cmp	r3, #4
 800e330:	d00a      	beq.n	800e348 <xPortStartScheduler+0xb8>
    __asm volatile("	mov %0, %1												\n"
 800e332:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e336:	f383 8811 	msr	BASEPRI, r3
 800e33a:	f3bf 8f6f 	isb	sy
 800e33e:	f3bf 8f4f 	dsb	sy
 800e342:	60bb      	str	r3, [r7, #8]
}
 800e344:	bf00      	nop
 800e346:	e7fe      	b.n	800e346 <xPortStartScheduler+0xb6>
        }
#endif

        /* Shift the priority group value back to its position within the AIRCR
        register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e348:	4b1e      	ldr	r3, [pc, #120]	; (800e3c4 <xPortStartScheduler+0x134>)
 800e34a:	681b      	ldr	r3, [r3, #0]
 800e34c:	021b      	lsls	r3, r3, #8
 800e34e:	4a1d      	ldr	r2, [pc, #116]	; (800e3c4 <xPortStartScheduler+0x134>)
 800e350:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e352:	4b1c      	ldr	r3, [pc, #112]	; (800e3c4 <xPortStartScheduler+0x134>)
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800e35a:	4a1a      	ldr	r2, [pc, #104]	; (800e3c4 <xPortStartScheduler+0x134>)
 800e35c:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
        value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	b2da      	uxtb	r2, r3
 800e362:	697b      	ldr	r3, [r7, #20]
 800e364:	701a      	strb	r2, [r3, #0]
    }
#endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e366:	4b18      	ldr	r3, [pc, #96]	; (800e3c8 <xPortStartScheduler+0x138>)
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	4a17      	ldr	r2, [pc, #92]	; (800e3c8 <xPortStartScheduler+0x138>)
 800e36c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800e370:	6013      	str	r3, [r2, #0]
    portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e372:	4b15      	ldr	r3, [pc, #84]	; (800e3c8 <xPortStartScheduler+0x138>)
 800e374:	681b      	ldr	r3, [r3, #0]
 800e376:	4a14      	ldr	r2, [pc, #80]	; (800e3c8 <xPortStartScheduler+0x138>)
 800e378:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800e37c:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
    here already. */
    vPortSetupTimerInterrupt();
 800e37e:	f000 f8dd 	bl	800e53c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800e382:	4b12      	ldr	r3, [pc, #72]	; (800e3cc <xPortStartScheduler+0x13c>)
 800e384:	2200      	movs	r2, #0
 800e386:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800e388:	f000 f8fc 	bl	800e584 <vPortEnableVFP>

    /* Lazy save always. */
    *(portFPCCR) |= portASPEN_AND_LSPEN_BITS;
 800e38c:	4b10      	ldr	r3, [pc, #64]	; (800e3d0 <xPortStartScheduler+0x140>)
 800e38e:	681b      	ldr	r3, [r3, #0]
 800e390:	4a0f      	ldr	r2, [pc, #60]	; (800e3d0 <xPortStartScheduler+0x140>)
 800e392:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800e396:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800e398:	f7ff ff66 	bl	800e268 <prvPortStartFirstTask>
    exit error function to prevent compiler warnings about a static function
    not being called in the case that the application writer overrides this
    functionality by defining configTASK_RETURN_ADDRESS.  Call
    vTaskSwitchContext() so link time optimisation does not remove the
    symbol. */
    vTaskSwitchContext();
 800e39c:	f7fe ff94 	bl	800d2c8 <vTaskSwitchContext>
    prvTaskExitError();
 800e3a0:	f7ff ff22 	bl	800e1e8 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800e3a4:	2300      	movs	r3, #0
}
 800e3a6:	4618      	mov	r0, r3
 800e3a8:	3718      	adds	r7, #24
 800e3aa:	46bd      	mov	sp, r7
 800e3ac:	bd80      	pop	{r7, pc}
 800e3ae:	bf00      	nop
 800e3b0:	e000ed00 	.word	0xe000ed00
 800e3b4:	410fc271 	.word	0x410fc271
 800e3b8:	410fc270 	.word	0x410fc270
 800e3bc:	e000e400 	.word	0xe000e400
 800e3c0:	20000e2c 	.word	0x20000e2c
 800e3c4:	20000e30 	.word	0x20000e30
 800e3c8:	e000ed20 	.word	0xe000ed20
 800e3cc:	200000b8 	.word	0x200000b8
 800e3d0:	e000ef34 	.word	0xe000ef34

0800e3d4 <vPortEnterCritical>:
    Artificially force an assert. */
    configASSERT(uxCriticalNesting == 1000UL);
}
/*-----------------------------------------------------------*/

void vPortEnterCritical(void) {
 800e3d4:	b480      	push	{r7}
 800e3d6:	b083      	sub	sp, #12
 800e3d8:	af00      	add	r7, sp, #0
    __asm volatile("	mov %0, %1												\n"
 800e3da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3de:	f383 8811 	msr	BASEPRI, r3
 800e3e2:	f3bf 8f6f 	isb	sy
 800e3e6:	f3bf 8f4f 	dsb	sy
 800e3ea:	607b      	str	r3, [r7, #4]
}
 800e3ec:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800e3ee:	4b0f      	ldr	r3, [pc, #60]	; (800e42c <vPortEnterCritical+0x58>)
 800e3f0:	681b      	ldr	r3, [r3, #0]
 800e3f2:	3301      	adds	r3, #1
 800e3f4:	4a0d      	ldr	r2, [pc, #52]	; (800e42c <vPortEnterCritical+0x58>)
 800e3f6:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
    assert() if it is being called from an interrupt context.  Only API
    functions that end in "FromISR" can be used in an interrupt.  Only assert if
    the critical nesting count is 1 to protect against recursive calls if the
    assert function also uses a critical section. */
    if (uxCriticalNesting == 1) {
 800e3f8:	4b0c      	ldr	r3, [pc, #48]	; (800e42c <vPortEnterCritical+0x58>)
 800e3fa:	681b      	ldr	r3, [r3, #0]
 800e3fc:	2b01      	cmp	r3, #1
 800e3fe:	d10f      	bne.n	800e420 <vPortEnterCritical+0x4c>
        configASSERT((portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK) == 0);
 800e400:	4b0b      	ldr	r3, [pc, #44]	; (800e430 <vPortEnterCritical+0x5c>)
 800e402:	681b      	ldr	r3, [r3, #0]
 800e404:	b2db      	uxtb	r3, r3
 800e406:	2b00      	cmp	r3, #0
 800e408:	d00a      	beq.n	800e420 <vPortEnterCritical+0x4c>
    __asm volatile("	mov %0, %1												\n"
 800e40a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e40e:	f383 8811 	msr	BASEPRI, r3
 800e412:	f3bf 8f6f 	isb	sy
 800e416:	f3bf 8f4f 	dsb	sy
 800e41a:	603b      	str	r3, [r7, #0]
}
 800e41c:	bf00      	nop
 800e41e:	e7fe      	b.n	800e41e <vPortEnterCritical+0x4a>
    }
}
 800e420:	bf00      	nop
 800e422:	370c      	adds	r7, #12
 800e424:	46bd      	mov	sp, r7
 800e426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e42a:	4770      	bx	lr
 800e42c:	200000b8 	.word	0x200000b8
 800e430:	e000ed04 	.word	0xe000ed04

0800e434 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical(void) {
 800e434:	b480      	push	{r7}
 800e436:	b083      	sub	sp, #12
 800e438:	af00      	add	r7, sp, #0
    configASSERT(uxCriticalNesting);
 800e43a:	4b12      	ldr	r3, [pc, #72]	; (800e484 <vPortExitCritical+0x50>)
 800e43c:	681b      	ldr	r3, [r3, #0]
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d10a      	bne.n	800e458 <vPortExitCritical+0x24>
    __asm volatile("	mov %0, %1												\n"
 800e442:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e446:	f383 8811 	msr	BASEPRI, r3
 800e44a:	f3bf 8f6f 	isb	sy
 800e44e:	f3bf 8f4f 	dsb	sy
 800e452:	607b      	str	r3, [r7, #4]
}
 800e454:	bf00      	nop
 800e456:	e7fe      	b.n	800e456 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800e458:	4b0a      	ldr	r3, [pc, #40]	; (800e484 <vPortExitCritical+0x50>)
 800e45a:	681b      	ldr	r3, [r3, #0]
 800e45c:	3b01      	subs	r3, #1
 800e45e:	4a09      	ldr	r2, [pc, #36]	; (800e484 <vPortExitCritical+0x50>)
 800e460:	6013      	str	r3, [r2, #0]
    if (uxCriticalNesting == 0) {
 800e462:	4b08      	ldr	r3, [pc, #32]	; (800e484 <vPortExitCritical+0x50>)
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	2b00      	cmp	r3, #0
 800e468:	d105      	bne.n	800e476 <vPortExitCritical+0x42>
 800e46a:	2300      	movs	r3, #0
 800e46c:	603b      	str	r3, [r7, #0]
    __asm volatile("	msr basepri, %0	" ::"r"(ulNewMaskValue) : "memory");
 800e46e:	683b      	ldr	r3, [r7, #0]
 800e470:	f383 8811 	msr	BASEPRI, r3
}
 800e474:	bf00      	nop
        portENABLE_INTERRUPTS();
    }
}
 800e476:	bf00      	nop
 800e478:	370c      	adds	r7, #12
 800e47a:	46bd      	mov	sp, r7
 800e47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e480:	4770      	bx	lr
 800e482:	bf00      	nop
 800e484:	200000b8 	.word	0x200000b8
	...

0800e490 <PendSV_Handler>:
/*-----------------------------------------------------------*/

void xPortPendSVHandler(void) {
    /* This is a naked function. */

    __asm volatile("	mrs r0, psp							\n"
 800e490:	f3ef 8009 	mrs	r0, PSP
 800e494:	f3bf 8f6f 	isb	sy
 800e498:	4b15      	ldr	r3, [pc, #84]	; (800e4f0 <pxCurrentTCBConst>)
 800e49a:	681a      	ldr	r2, [r3, #0]
 800e49c:	f01e 0f10 	tst.w	lr, #16
 800e4a0:	bf08      	it	eq
 800e4a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e4a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4aa:	6010      	str	r0, [r2, #0]
 800e4ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e4b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800e4b4:	f380 8811 	msr	BASEPRI, r0
 800e4b8:	f3bf 8f4f 	dsb	sy
 800e4bc:	f3bf 8f6f 	isb	sy
 800e4c0:	f7fe ff02 	bl	800d2c8 <vTaskSwitchContext>
 800e4c4:	f04f 0000 	mov.w	r0, #0
 800e4c8:	f380 8811 	msr	BASEPRI, r0
 800e4cc:	bc09      	pop	{r0, r3}
 800e4ce:	6819      	ldr	r1, [r3, #0]
 800e4d0:	6808      	ldr	r0, [r1, #0]
 800e4d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4d6:	f01e 0f10 	tst.w	lr, #16
 800e4da:	bf08      	it	eq
 800e4dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e4e0:	f380 8809 	msr	PSP, r0
 800e4e4:	f3bf 8f6f 	isb	sy
 800e4e8:	4770      	bx	lr
 800e4ea:	bf00      	nop
 800e4ec:	f3af 8000 	nop.w

0800e4f0 <pxCurrentTCBConst>:
 800e4f0:	20000c04 	.word	0x20000c04
                   "										\n"
                   "	bx r14								\n"
                   "										\n"
                   "	.align 4							\n"
                   "pxCurrentTCBConst: .word pxCurrentTCB	\n" ::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY));
}
 800e4f4:	bf00      	nop
 800e4f6:	bf00      	nop

0800e4f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler(void) {
 800e4f8:	b580      	push	{r7, lr}
 800e4fa:	b082      	sub	sp, #8
 800e4fc:	af00      	add	r7, sp, #0
    __asm volatile("	mov %0, %1												\n"
 800e4fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e502:	f383 8811 	msr	BASEPRI, r3
 800e506:	f3bf 8f6f 	isb	sy
 800e50a:	f3bf 8f4f 	dsb	sy
 800e50e:	607b      	str	r3, [r7, #4]
}
 800e510:	bf00      	nop
    save and then restore the interrupt mask value as its value is already
    known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if (xTaskIncrementTick() != pdFALSE) {
 800e512:	f7fe fe21 	bl	800d158 <xTaskIncrementTick>
 800e516:	4603      	mov	r3, r0
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d003      	beq.n	800e524 <xPortSysTickHandler+0x2c>
            /* A context switch is required.  Context switching is performed in
            the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e51c:	4b06      	ldr	r3, [pc, #24]	; (800e538 <xPortSysTickHandler+0x40>)
 800e51e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e522:	601a      	str	r2, [r3, #0]
 800e524:	2300      	movs	r3, #0
 800e526:	603b      	str	r3, [r7, #0]
    __asm volatile("	msr basepri, %0	" ::"r"(ulNewMaskValue) : "memory");
 800e528:	683b      	ldr	r3, [r7, #0]
 800e52a:	f383 8811 	msr	BASEPRI, r3
}
 800e52e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 800e530:	bf00      	nop
 800e532:	3708      	adds	r7, #8
 800e534:	46bd      	mov	sp, r7
 800e536:	bd80      	pop	{r7, pc}
 800e538:	e000ed04 	.word	0xe000ed04

0800e53c <vPortSetupTimerInterrupt>:

/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__((weak)) void vPortSetupTimerInterrupt(void) {
 800e53c:	b480      	push	{r7}
 800e53e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / (configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ);
    }
#endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e540:	4b0b      	ldr	r3, [pc, #44]	; (800e570 <vPortSetupTimerInterrupt+0x34>)
 800e542:	2200      	movs	r2, #0
 800e544:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e546:	4b0b      	ldr	r3, [pc, #44]	; (800e574 <vPortSetupTimerInterrupt+0x38>)
 800e548:	2200      	movs	r2, #0
 800e54a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = (configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ) - 1UL;
 800e54c:	4b0a      	ldr	r3, [pc, #40]	; (800e578 <vPortSetupTimerInterrupt+0x3c>)
 800e54e:	681b      	ldr	r3, [r3, #0]
 800e550:	4a0a      	ldr	r2, [pc, #40]	; (800e57c <vPortSetupTimerInterrupt+0x40>)
 800e552:	fba2 2303 	umull	r2, r3, r2, r3
 800e556:	099b      	lsrs	r3, r3, #6
 800e558:	4a09      	ldr	r2, [pc, #36]	; (800e580 <vPortSetupTimerInterrupt+0x44>)
 800e55a:	3b01      	subs	r3, #1
 800e55c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = (portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT);
 800e55e:	4b04      	ldr	r3, [pc, #16]	; (800e570 <vPortSetupTimerInterrupt+0x34>)
 800e560:	2207      	movs	r2, #7
 800e562:	601a      	str	r2, [r3, #0]
}
 800e564:	bf00      	nop
 800e566:	46bd      	mov	sp, r7
 800e568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e56c:	4770      	bx	lr
 800e56e:	bf00      	nop
 800e570:	e000e010 	.word	0xe000e010
 800e574:	e000e018 	.word	0xe000e018
 800e578:	20000000 	.word	0x20000000
 800e57c:	10624dd3 	.word	0x10624dd3
 800e580:	e000e014 	.word	0xe000e014

0800e584 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP(void) {
    __asm volatile("	ldr.w r0, =0xE000ED88		\n" /* The FPU enable bits are in the CPACR. */
 800e584:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800e594 <vPortEnableVFP+0x10>
 800e588:	6801      	ldr	r1, [r0, #0]
 800e58a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800e58e:	6001      	str	r1, [r0, #0]
 800e590:	4770      	bx	lr
                   "	ldr r1, [r0]				\n"
                   "								\n"
                   "	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
                   "	str r1, [r0]				\n"
                   "	bx r14						");
}
 800e592:	bf00      	nop
 800e594:	e000ed88 	.word	0xe000ed88

0800e598 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if (configASSERT_DEFINED == 1)

void vPortValidateInterruptPriority(void) {
 800e598:	b480      	push	{r7}
 800e59a:	b085      	sub	sp, #20
 800e59c:	af00      	add	r7, sp, #0
    uint32_t ulCurrentInterrupt;
    uint8_t ucCurrentPriority;

    /* Obtain the number of the currently executing interrupt. */
    __asm volatile("mrs %0, ipsr" : "=r"(ulCurrentInterrupt)::"memory");
 800e59e:	f3ef 8305 	mrs	r3, IPSR
 800e5a2:	60fb      	str	r3, [r7, #12]

    /* Is the interrupt number a user defined interrupt? */
    if (ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER) {
 800e5a4:	68fb      	ldr	r3, [r7, #12]
 800e5a6:	2b0f      	cmp	r3, #15
 800e5a8:	d914      	bls.n	800e5d4 <vPortValidateInterruptPriority+0x3c>
        /* Look up the interrupt's priority. */
        ucCurrentPriority = pcInterruptPriorityRegisters[ulCurrentInterrupt];
 800e5aa:	4a17      	ldr	r2, [pc, #92]	; (800e608 <vPortValidateInterruptPriority+0x70>)
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	4413      	add	r3, r2
 800e5b0:	781b      	ldrb	r3, [r3, #0]
 800e5b2:	72fb      	strb	r3, [r7, #11]
        interrupt entry is as fast and simple as possible.

        The following links provide detailed information:
        http://www.freertos.org/RTOS-Cortex-M3-M4.html
        http://www.freertos.org/FAQHelp.html */
        configASSERT(ucCurrentPriority >= ucMaxSysCallPriority);
 800e5b4:	4b15      	ldr	r3, [pc, #84]	; (800e60c <vPortValidateInterruptPriority+0x74>)
 800e5b6:	781b      	ldrb	r3, [r3, #0]
 800e5b8:	7afa      	ldrb	r2, [r7, #11]
 800e5ba:	429a      	cmp	r2, r3
 800e5bc:	d20a      	bcs.n	800e5d4 <vPortValidateInterruptPriority+0x3c>
    __asm volatile("	mov %0, %1												\n"
 800e5be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5c2:	f383 8811 	msr	BASEPRI, r3
 800e5c6:	f3bf 8f6f 	isb	sy
 800e5ca:	f3bf 8f4f 	dsb	sy
 800e5ce:	607b      	str	r3, [r7, #4]
}
 800e5d0:	bf00      	nop
 800e5d2:	e7fe      	b.n	800e5d2 <vPortValidateInterruptPriority+0x3a>
    configuration then the correct setting can be achieved on all Cortex-M
    devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
    scheduler.  Note however that some vendor specific peripheral libraries
    assume a non-zero priority group setting, in which cases using a value
    of zero will result in unpredictable behaviour. */
    configASSERT((portAIRCR_REG & portPRIORITY_GROUP_MASK) <= ulMaxPRIGROUPValue);
 800e5d4:	4b0e      	ldr	r3, [pc, #56]	; (800e610 <vPortValidateInterruptPriority+0x78>)
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800e5dc:	4b0d      	ldr	r3, [pc, #52]	; (800e614 <vPortValidateInterruptPriority+0x7c>)
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	429a      	cmp	r2, r3
 800e5e2:	d90a      	bls.n	800e5fa <vPortValidateInterruptPriority+0x62>
    __asm volatile("	mov %0, %1												\n"
 800e5e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5e8:	f383 8811 	msr	BASEPRI, r3
 800e5ec:	f3bf 8f6f 	isb	sy
 800e5f0:	f3bf 8f4f 	dsb	sy
 800e5f4:	603b      	str	r3, [r7, #0]
}
 800e5f6:	bf00      	nop
 800e5f8:	e7fe      	b.n	800e5f8 <vPortValidateInterruptPriority+0x60>
}
 800e5fa:	bf00      	nop
 800e5fc:	3714      	adds	r7, #20
 800e5fe:	46bd      	mov	sp, r7
 800e600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e604:	4770      	bx	lr
 800e606:	bf00      	nop
 800e608:	e000e3f0 	.word	0xe000e3f0
 800e60c:	20000e2c 	.word	0x20000e2c
 800e610:	e000ed0c 	.word	0xe000ed0c
 800e614:	20000e30 	.word	0x20000e30

0800e618 <pvPortMalloc>:
#error This file must not be used if configSUPPORT_DYNAMIC_ALLOCATION is 0
#endif

/*-----------------------------------------------------------*/

void * pvPortMalloc(size_t xWantedSize) {
 800e618:	b580      	push	{r7, lr}
 800e61a:	b084      	sub	sp, #16
 800e61c:	af00      	add	r7, sp, #0
 800e61e:	6078      	str	r0, [r7, #4]
    void * pvReturn;

    vTaskSuspendAll();
 800e620:	f7fe fce0 	bl	800cfe4 <vTaskSuspendAll>
    {
        pvReturn = malloc(xWantedSize);
 800e624:	6878      	ldr	r0, [r7, #4]
 800e626:	f000 fd2b 	bl	800f080 <malloc>
 800e62a:	4603      	mov	r3, r0
 800e62c:	60fb      	str	r3, [r7, #12]
        traceMALLOC(pvReturn, xWantedSize);
    }
    (void)xTaskResumeAll();
 800e62e:	f7fe fce7 	bl	800d000 <xTaskResumeAll>
            vApplicationMallocFailedHook();
        }
    }
#endif

    return pvReturn;
 800e632:	68fb      	ldr	r3, [r7, #12]
}
 800e634:	4618      	mov	r0, r3
 800e636:	3710      	adds	r7, #16
 800e638:	46bd      	mov	sp, r7
 800e63a:	bd80      	pop	{r7, pc}

0800e63c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree(void * pv) {
 800e63c:	b580      	push	{r7, lr}
 800e63e:	b082      	sub	sp, #8
 800e640:	af00      	add	r7, sp, #0
 800e642:	6078      	str	r0, [r7, #4]
    if (pv) {
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	2b00      	cmp	r3, #0
 800e648:	d006      	beq.n	800e658 <vPortFree+0x1c>
        vTaskSuspendAll();
 800e64a:	f7fe fccb 	bl	800cfe4 <vTaskSuspendAll>
        {
            free(pv);
 800e64e:	6878      	ldr	r0, [r7, #4]
 800e650:	f000 fd1e 	bl	800f090 <free>
            traceFREE(pv, 0);
        }
        (void)xTaskResumeAll();
 800e654:	f7fe fcd4 	bl	800d000 <xTaskResumeAll>
    }
}
 800e658:	bf00      	nop
 800e65a:	3708      	adds	r7, #8
 800e65c:	46bd      	mov	sp, r7
 800e65e:	bd80      	pop	{r7, pc}

0800e660 <MX_USB_DEVICE_Init>:

/**
 * Init USB device Library, add supported class and start the library
 * @retval None
 */
void MX_USB_DEVICE_Init(void) {
 800e660:	b580      	push	{r7, lr}
 800e662:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

    /* USER CODE END USB_DEVICE_Init_PreTreatment */

    /* Init Device Library, add supported class and start the library. */
    if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK) {
 800e664:	2200      	movs	r2, #0
 800e666:	4912      	ldr	r1, [pc, #72]	; (800e6b0 <MX_USB_DEVICE_Init+0x50>)
 800e668:	4812      	ldr	r0, [pc, #72]	; (800e6b4 <MX_USB_DEVICE_Init+0x54>)
 800e66a:	f7fc f85d 	bl	800a728 <USBD_Init>
 800e66e:	4603      	mov	r3, r0
 800e670:	2b00      	cmp	r3, #0
 800e672:	d001      	beq.n	800e678 <MX_USB_DEVICE_Init+0x18>
        Error_Handler();
 800e674:	f7f3 fac2 	bl	8001bfc <Error_Handler>
    }
    if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800e678:	490f      	ldr	r1, [pc, #60]	; (800e6b8 <MX_USB_DEVICE_Init+0x58>)
 800e67a:	480e      	ldr	r0, [pc, #56]	; (800e6b4 <MX_USB_DEVICE_Init+0x54>)
 800e67c:	f7fc f884 	bl	800a788 <USBD_RegisterClass>
 800e680:	4603      	mov	r3, r0
 800e682:	2b00      	cmp	r3, #0
 800e684:	d001      	beq.n	800e68a <MX_USB_DEVICE_Init+0x2a>
        Error_Handler();
 800e686:	f7f3 fab9 	bl	8001bfc <Error_Handler>
    }
    if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800e68a:	490c      	ldr	r1, [pc, #48]	; (800e6bc <MX_USB_DEVICE_Init+0x5c>)
 800e68c:	4809      	ldr	r0, [pc, #36]	; (800e6b4 <MX_USB_DEVICE_Init+0x54>)
 800e68e:	f7fb ff75 	bl	800a57c <USBD_CDC_RegisterInterface>
 800e692:	4603      	mov	r3, r0
 800e694:	2b00      	cmp	r3, #0
 800e696:	d001      	beq.n	800e69c <MX_USB_DEVICE_Init+0x3c>
        Error_Handler();
 800e698:	f7f3 fab0 	bl	8001bfc <Error_Handler>
    }
    if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800e69c:	4805      	ldr	r0, [pc, #20]	; (800e6b4 <MX_USB_DEVICE_Init+0x54>)
 800e69e:	f7fc f8a9 	bl	800a7f4 <USBD_Start>
 800e6a2:	4603      	mov	r3, r0
 800e6a4:	2b00      	cmp	r3, #0
 800e6a6:	d001      	beq.n	800e6ac <MX_USB_DEVICE_Init+0x4c>
        Error_Handler();
 800e6a8:	f7f3 faa8 	bl	8001bfc <Error_Handler>
    }

    /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

    /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800e6ac:	bf00      	nop
 800e6ae:	bd80      	pop	{r7, pc}
 800e6b0:	200000d0 	.word	0x200000d0
 800e6b4:	20000e34 	.word	0x20000e34
 800e6b8:	20000038 	.word	0x20000038
 800e6bc:	200000bc 	.word	0x200000bc

0800e6c0 <CDC_Init_FS>:
/* Private functions ---------------------------------------------------------*/
/**
 * @brief  Initializes the CDC media low layer over the FS USB IP
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Init_FS(void) {
 800e6c0:	b580      	push	{r7, lr}
 800e6c2:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 3 */
    /* Set Application Buffers */
    USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800e6c4:	2200      	movs	r2, #0
 800e6c6:	4905      	ldr	r1, [pc, #20]	; (800e6dc <CDC_Init_FS+0x1c>)
 800e6c8:	4805      	ldr	r0, [pc, #20]	; (800e6e0 <CDC_Init_FS+0x20>)
 800e6ca:	f7fb ff71 	bl	800a5b0 <USBD_CDC_SetTxBuffer>
    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800e6ce:	4905      	ldr	r1, [pc, #20]	; (800e6e4 <CDC_Init_FS+0x24>)
 800e6d0:	4803      	ldr	r0, [pc, #12]	; (800e6e0 <CDC_Init_FS+0x20>)
 800e6d2:	f7fb ff8f 	bl	800a5f4 <USBD_CDC_SetRxBuffer>
    return (USBD_OK);
 800e6d6:	2300      	movs	r3, #0
    /* USER CODE END 3 */
}
 800e6d8:	4618      	mov	r0, r3
 800e6da:	bd80      	pop	{r7, pc}
 800e6dc:	20001510 	.word	0x20001510
 800e6e0:	20000e34 	.word	0x20000e34
 800e6e4:	20001110 	.word	0x20001110

0800e6e8 <CDC_DeInit_FS>:

/**
 * @brief  DeInitializes the CDC media low layer
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_DeInit_FS(void) {
 800e6e8:	b480      	push	{r7}
 800e6ea:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 4 */
    return (USBD_OK);
 800e6ec:	2300      	movs	r3, #0
    /* USER CODE END 4 */
}
 800e6ee:	4618      	mov	r0, r3
 800e6f0:	46bd      	mov	sp, r7
 800e6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6f6:	4770      	bx	lr

0800e6f8 <CDC_Control_FS>:
 * @param  cmd: Command code
 * @param  pbuf: Buffer containing command data (request parameters)
 * @param  length: Number of data to be sent (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t * pbuf, uint16_t length) {
 800e6f8:	b480      	push	{r7}
 800e6fa:	b083      	sub	sp, #12
 800e6fc:	af00      	add	r7, sp, #0
 800e6fe:	4603      	mov	r3, r0
 800e700:	6039      	str	r1, [r7, #0]
 800e702:	71fb      	strb	r3, [r7, #7]
 800e704:	4613      	mov	r3, r2
 800e706:	80bb      	strh	r3, [r7, #4]
    /* USER CODE BEGIN 5 */
    switch (cmd) {
 800e708:	79fb      	ldrb	r3, [r7, #7]
 800e70a:	2b23      	cmp	r3, #35	; 0x23
 800e70c:	d84a      	bhi.n	800e7a4 <CDC_Control_FS+0xac>
 800e70e:	a201      	add	r2, pc, #4	; (adr r2, 800e714 <CDC_Control_FS+0x1c>)
 800e710:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e714:	0800e7a5 	.word	0x0800e7a5
 800e718:	0800e7a5 	.word	0x0800e7a5
 800e71c:	0800e7a5 	.word	0x0800e7a5
 800e720:	0800e7a5 	.word	0x0800e7a5
 800e724:	0800e7a5 	.word	0x0800e7a5
 800e728:	0800e7a5 	.word	0x0800e7a5
 800e72c:	0800e7a5 	.word	0x0800e7a5
 800e730:	0800e7a5 	.word	0x0800e7a5
 800e734:	0800e7a5 	.word	0x0800e7a5
 800e738:	0800e7a5 	.word	0x0800e7a5
 800e73c:	0800e7a5 	.word	0x0800e7a5
 800e740:	0800e7a5 	.word	0x0800e7a5
 800e744:	0800e7a5 	.word	0x0800e7a5
 800e748:	0800e7a5 	.word	0x0800e7a5
 800e74c:	0800e7a5 	.word	0x0800e7a5
 800e750:	0800e7a5 	.word	0x0800e7a5
 800e754:	0800e7a5 	.word	0x0800e7a5
 800e758:	0800e7a5 	.word	0x0800e7a5
 800e75c:	0800e7a5 	.word	0x0800e7a5
 800e760:	0800e7a5 	.word	0x0800e7a5
 800e764:	0800e7a5 	.word	0x0800e7a5
 800e768:	0800e7a5 	.word	0x0800e7a5
 800e76c:	0800e7a5 	.word	0x0800e7a5
 800e770:	0800e7a5 	.word	0x0800e7a5
 800e774:	0800e7a5 	.word	0x0800e7a5
 800e778:	0800e7a5 	.word	0x0800e7a5
 800e77c:	0800e7a5 	.word	0x0800e7a5
 800e780:	0800e7a5 	.word	0x0800e7a5
 800e784:	0800e7a5 	.word	0x0800e7a5
 800e788:	0800e7a5 	.word	0x0800e7a5
 800e78c:	0800e7a5 	.word	0x0800e7a5
 800e790:	0800e7a5 	.word	0x0800e7a5
 800e794:	0800e7a5 	.word	0x0800e7a5
 800e798:	0800e7a5 	.word	0x0800e7a5
 800e79c:	0800e7a5 	.word	0x0800e7a5
 800e7a0:	0800e7a5 	.word	0x0800e7a5
    case CDC_SEND_BREAK:

        break;

    default:
        break;
 800e7a4:	bf00      	nop
    }

    return (USBD_OK);
 800e7a6:	2300      	movs	r3, #0
    /* USER CODE END 5 */
}
 800e7a8:	4618      	mov	r0, r3
 800e7aa:	370c      	adds	r7, #12
 800e7ac:	46bd      	mov	sp, r7
 800e7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7b2:	4770      	bx	lr

0800e7b4 <CDC_Receive_FS>:
 *
 * @param  Buf: Buffer of data to be received
 * @param  Len: Number of data received (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Receive_FS(uint8_t * Buf, uint32_t * Len) {
 800e7b4:	b580      	push	{r7, lr}
 800e7b6:	b082      	sub	sp, #8
 800e7b8:	af00      	add	r7, sp, #0
 800e7ba:	6078      	str	r0, [r7, #4]
 800e7bc:	6039      	str	r1, [r7, #0]
    /* USER CODE BEGIN 6 */
    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e7be:	6879      	ldr	r1, [r7, #4]
 800e7c0:	4805      	ldr	r0, [pc, #20]	; (800e7d8 <CDC_Receive_FS+0x24>)
 800e7c2:	f7fb ff17 	bl	800a5f4 <USBD_CDC_SetRxBuffer>
    USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e7c6:	4804      	ldr	r0, [pc, #16]	; (800e7d8 <CDC_Receive_FS+0x24>)
 800e7c8:	f7fb ff78 	bl	800a6bc <USBD_CDC_ReceivePacket>
    return (USBD_OK);
 800e7cc:	2300      	movs	r3, #0
    /* USER CODE END 6 */
}
 800e7ce:	4618      	mov	r0, r3
 800e7d0:	3708      	adds	r7, #8
 800e7d2:	46bd      	mov	sp, r7
 800e7d4:	bd80      	pop	{r7, pc}
 800e7d6:	bf00      	nop
 800e7d8:	20000e34 	.word	0x20000e34

0800e7dc <CDC_Transmit_FS>:
 *
 * @param  Buf: Buffer of data to be sent
 * @param  Len: Number of data to be sent (in bytes)
 * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
 */
uint8_t CDC_Transmit_FS(uint8_t * Buf, uint16_t Len) {
 800e7dc:	b580      	push	{r7, lr}
 800e7de:	b084      	sub	sp, #16
 800e7e0:	af00      	add	r7, sp, #0
 800e7e2:	6078      	str	r0, [r7, #4]
 800e7e4:	460b      	mov	r3, r1
 800e7e6:	807b      	strh	r3, [r7, #2]
    uint8_t result = USBD_OK;
 800e7e8:	2300      	movs	r3, #0
 800e7ea:	73fb      	strb	r3, [r7, #15]
    /* USER CODE BEGIN 7 */
    USBD_CDC_HandleTypeDef * hcdc = (USBD_CDC_HandleTypeDef *)hUsbDeviceFS.pClassData;
 800e7ec:	4b0d      	ldr	r3, [pc, #52]	; (800e824 <CDC_Transmit_FS+0x48>)
 800e7ee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e7f2:	60bb      	str	r3, [r7, #8]
    if (hcdc->TxState != 0) {
 800e7f4:	68bb      	ldr	r3, [r7, #8]
 800e7f6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d001      	beq.n	800e802 <CDC_Transmit_FS+0x26>
        return USBD_BUSY;
 800e7fe:	2301      	movs	r3, #1
 800e800:	e00b      	b.n	800e81a <CDC_Transmit_FS+0x3e>
    }
    USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800e802:	887b      	ldrh	r3, [r7, #2]
 800e804:	461a      	mov	r2, r3
 800e806:	6879      	ldr	r1, [r7, #4]
 800e808:	4806      	ldr	r0, [pc, #24]	; (800e824 <CDC_Transmit_FS+0x48>)
 800e80a:	f7fb fed1 	bl	800a5b0 <USBD_CDC_SetTxBuffer>
    result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800e80e:	4805      	ldr	r0, [pc, #20]	; (800e824 <CDC_Transmit_FS+0x48>)
 800e810:	f7fb ff0e 	bl	800a630 <USBD_CDC_TransmitPacket>
 800e814:	4603      	mov	r3, r0
 800e816:	73fb      	strb	r3, [r7, #15]
    /* USER CODE END 7 */
    return result;
 800e818:	7bfb      	ldrb	r3, [r7, #15]
}
 800e81a:	4618      	mov	r0, r3
 800e81c:	3710      	adds	r7, #16
 800e81e:	46bd      	mov	sp, r7
 800e820:	bd80      	pop	{r7, pc}
 800e822:	bf00      	nop
 800e824:	20000e34 	.word	0x20000e34

0800e828 <CDC_TransmitCplt_FS>:
 *
 * @param  Buf: Buffer of data to be received
 * @param  Len: Number of data received (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_TransmitCplt_FS(uint8_t * Buf, uint32_t * Len, uint8_t epnum) {
 800e828:	b480      	push	{r7}
 800e82a:	b087      	sub	sp, #28
 800e82c:	af00      	add	r7, sp, #0
 800e82e:	60f8      	str	r0, [r7, #12]
 800e830:	60b9      	str	r1, [r7, #8]
 800e832:	4613      	mov	r3, r2
 800e834:	71fb      	strb	r3, [r7, #7]
    uint8_t result = USBD_OK;
 800e836:	2300      	movs	r3, #0
 800e838:	75fb      	strb	r3, [r7, #23]
    /* USER CODE BEGIN 13 */
    UNUSED(Buf);
    UNUSED(Len);
    UNUSED(epnum);
    /* USER CODE END 13 */
    return result;
 800e83a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e83e:	4618      	mov	r0, r3
 800e840:	371c      	adds	r7, #28
 800e842:	46bd      	mov	sp, r7
 800e844:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e848:	4770      	bx	lr
	...

0800e84c <USBD_FS_DeviceDescriptor>:
 * @brief  Return the device descriptor
 * @param  speed : Current device speed
 * @param  length : Pointer to data length variable
 * @retval Pointer to descriptor buffer
 */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t * length) {
 800e84c:	b480      	push	{r7}
 800e84e:	b083      	sub	sp, #12
 800e850:	af00      	add	r7, sp, #0
 800e852:	4603      	mov	r3, r0
 800e854:	6039      	str	r1, [r7, #0]
 800e856:	71fb      	strb	r3, [r7, #7]
    UNUSED(speed);
    *length = sizeof(USBD_FS_DeviceDesc);
 800e858:	683b      	ldr	r3, [r7, #0]
 800e85a:	2212      	movs	r2, #18
 800e85c:	801a      	strh	r2, [r3, #0]
    return USBD_FS_DeviceDesc;
 800e85e:	4b03      	ldr	r3, [pc, #12]	; (800e86c <USBD_FS_DeviceDescriptor+0x20>)
}
 800e860:	4618      	mov	r0, r3
 800e862:	370c      	adds	r7, #12
 800e864:	46bd      	mov	sp, r7
 800e866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e86a:	4770      	bx	lr
 800e86c:	200000ec 	.word	0x200000ec

0800e870 <USBD_FS_LangIDStrDescriptor>:
 * @brief  Return the LangID string descriptor
 * @param  speed : Current device speed
 * @param  length : Pointer to data length variable
 * @retval Pointer to descriptor buffer
 */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t * length) {
 800e870:	b480      	push	{r7}
 800e872:	b083      	sub	sp, #12
 800e874:	af00      	add	r7, sp, #0
 800e876:	4603      	mov	r3, r0
 800e878:	6039      	str	r1, [r7, #0]
 800e87a:	71fb      	strb	r3, [r7, #7]
    UNUSED(speed);
    *length = sizeof(USBD_LangIDDesc);
 800e87c:	683b      	ldr	r3, [r7, #0]
 800e87e:	2204      	movs	r2, #4
 800e880:	801a      	strh	r2, [r3, #0]
    return USBD_LangIDDesc;
 800e882:	4b03      	ldr	r3, [pc, #12]	; (800e890 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e884:	4618      	mov	r0, r3
 800e886:	370c      	adds	r7, #12
 800e888:	46bd      	mov	sp, r7
 800e88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e88e:	4770      	bx	lr
 800e890:	20000100 	.word	0x20000100

0800e894 <USBD_FS_ProductStrDescriptor>:
 * @brief  Return the product string descriptor
 * @param  speed : Current device speed
 * @param  length : Pointer to data length variable
 * @retval Pointer to descriptor buffer
 */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t * length) {
 800e894:	b580      	push	{r7, lr}
 800e896:	b082      	sub	sp, #8
 800e898:	af00      	add	r7, sp, #0
 800e89a:	4603      	mov	r3, r0
 800e89c:	6039      	str	r1, [r7, #0]
 800e89e:	71fb      	strb	r3, [r7, #7]
    if (speed == 0) {
 800e8a0:	79fb      	ldrb	r3, [r7, #7]
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	d105      	bne.n	800e8b2 <USBD_FS_ProductStrDescriptor+0x1e>
        USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e8a6:	683a      	ldr	r2, [r7, #0]
 800e8a8:	4907      	ldr	r1, [pc, #28]	; (800e8c8 <USBD_FS_ProductStrDescriptor+0x34>)
 800e8aa:	4808      	ldr	r0, [pc, #32]	; (800e8cc <USBD_FS_ProductStrDescriptor+0x38>)
 800e8ac:	f7fd f94e 	bl	800bb4c <USBD_GetString>
 800e8b0:	e004      	b.n	800e8bc <USBD_FS_ProductStrDescriptor+0x28>
    } else {
        USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e8b2:	683a      	ldr	r2, [r7, #0]
 800e8b4:	4904      	ldr	r1, [pc, #16]	; (800e8c8 <USBD_FS_ProductStrDescriptor+0x34>)
 800e8b6:	4805      	ldr	r0, [pc, #20]	; (800e8cc <USBD_FS_ProductStrDescriptor+0x38>)
 800e8b8:	f7fd f948 	bl	800bb4c <USBD_GetString>
    }
    return USBD_StrDesc;
 800e8bc:	4b02      	ldr	r3, [pc, #8]	; (800e8c8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e8be:	4618      	mov	r0, r3
 800e8c0:	3708      	adds	r7, #8
 800e8c2:	46bd      	mov	sp, r7
 800e8c4:	bd80      	pop	{r7, pc}
 800e8c6:	bf00      	nop
 800e8c8:	20001910 	.word	0x20001910
 800e8cc:	080120a4 	.word	0x080120a4

0800e8d0 <USBD_FS_ManufacturerStrDescriptor>:
 * @brief  Return the manufacturer string descriptor
 * @param  speed : Current device speed
 * @param  length : Pointer to data length variable
 * @retval Pointer to descriptor buffer
 */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t * length) {
 800e8d0:	b580      	push	{r7, lr}
 800e8d2:	b082      	sub	sp, #8
 800e8d4:	af00      	add	r7, sp, #0
 800e8d6:	4603      	mov	r3, r0
 800e8d8:	6039      	str	r1, [r7, #0]
 800e8da:	71fb      	strb	r3, [r7, #7]
    UNUSED(speed);
    USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e8dc:	683a      	ldr	r2, [r7, #0]
 800e8de:	4904      	ldr	r1, [pc, #16]	; (800e8f0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e8e0:	4804      	ldr	r0, [pc, #16]	; (800e8f4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e8e2:	f7fd f933 	bl	800bb4c <USBD_GetString>
    return USBD_StrDesc;
 800e8e6:	4b02      	ldr	r3, [pc, #8]	; (800e8f0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e8e8:	4618      	mov	r0, r3
 800e8ea:	3708      	adds	r7, #8
 800e8ec:	46bd      	mov	sp, r7
 800e8ee:	bd80      	pop	{r7, pc}
 800e8f0:	20001910 	.word	0x20001910
 800e8f4:	080120bc 	.word	0x080120bc

0800e8f8 <USBD_FS_SerialStrDescriptor>:
 * @brief  Return the serial number string descriptor
 * @param  speed : Current device speed
 * @param  length : Pointer to data length variable
 * @retval Pointer to descriptor buffer
 */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t * length) {
 800e8f8:	b580      	push	{r7, lr}
 800e8fa:	b082      	sub	sp, #8
 800e8fc:	af00      	add	r7, sp, #0
 800e8fe:	4603      	mov	r3, r0
 800e900:	6039      	str	r1, [r7, #0]
 800e902:	71fb      	strb	r3, [r7, #7]
    UNUSED(speed);
    *length = USB_SIZ_STRING_SERIAL;
 800e904:	683b      	ldr	r3, [r7, #0]
 800e906:	221a      	movs	r2, #26
 800e908:	801a      	strh	r2, [r3, #0]

    /* Update the serial number string descriptor with the data from the unique
     * ID */
    Get_SerialNum();
 800e90a:	f000 f843 	bl	800e994 <Get_SerialNum>
    /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

    /* USER CODE END USBD_FS_SerialStrDescriptor */
    return (uint8_t *)USBD_StringSerial;
 800e90e:	4b02      	ldr	r3, [pc, #8]	; (800e918 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e910:	4618      	mov	r0, r3
 800e912:	3708      	adds	r7, #8
 800e914:	46bd      	mov	sp, r7
 800e916:	bd80      	pop	{r7, pc}
 800e918:	20000104 	.word	0x20000104

0800e91c <USBD_FS_ConfigStrDescriptor>:
 * @brief  Return the configuration string descriptor
 * @param  speed : Current device speed
 * @param  length : Pointer to data length variable
 * @retval Pointer to descriptor buffer
 */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t * length) {
 800e91c:	b580      	push	{r7, lr}
 800e91e:	b082      	sub	sp, #8
 800e920:	af00      	add	r7, sp, #0
 800e922:	4603      	mov	r3, r0
 800e924:	6039      	str	r1, [r7, #0]
 800e926:	71fb      	strb	r3, [r7, #7]
    if (speed == USBD_SPEED_HIGH) {
 800e928:	79fb      	ldrb	r3, [r7, #7]
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d105      	bne.n	800e93a <USBD_FS_ConfigStrDescriptor+0x1e>
        USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e92e:	683a      	ldr	r2, [r7, #0]
 800e930:	4907      	ldr	r1, [pc, #28]	; (800e950 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e932:	4808      	ldr	r0, [pc, #32]	; (800e954 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e934:	f7fd f90a 	bl	800bb4c <USBD_GetString>
 800e938:	e004      	b.n	800e944 <USBD_FS_ConfigStrDescriptor+0x28>
    } else {
        USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e93a:	683a      	ldr	r2, [r7, #0]
 800e93c:	4904      	ldr	r1, [pc, #16]	; (800e950 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e93e:	4805      	ldr	r0, [pc, #20]	; (800e954 <USBD_FS_ConfigStrDescriptor+0x38>)
 800e940:	f7fd f904 	bl	800bb4c <USBD_GetString>
    }
    return USBD_StrDesc;
 800e944:	4b02      	ldr	r3, [pc, #8]	; (800e950 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e946:	4618      	mov	r0, r3
 800e948:	3708      	adds	r7, #8
 800e94a:	46bd      	mov	sp, r7
 800e94c:	bd80      	pop	{r7, pc}
 800e94e:	bf00      	nop
 800e950:	20001910 	.word	0x20001910
 800e954:	080120d0 	.word	0x080120d0

0800e958 <USBD_FS_InterfaceStrDescriptor>:
 * @brief  Return the interface string descriptor
 * @param  speed : Current device speed
 * @param  length : Pointer to data length variable
 * @retval Pointer to descriptor buffer
 */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t * length) {
 800e958:	b580      	push	{r7, lr}
 800e95a:	b082      	sub	sp, #8
 800e95c:	af00      	add	r7, sp, #0
 800e95e:	4603      	mov	r3, r0
 800e960:	6039      	str	r1, [r7, #0]
 800e962:	71fb      	strb	r3, [r7, #7]
    if (speed == 0) {
 800e964:	79fb      	ldrb	r3, [r7, #7]
 800e966:	2b00      	cmp	r3, #0
 800e968:	d105      	bne.n	800e976 <USBD_FS_InterfaceStrDescriptor+0x1e>
        USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e96a:	683a      	ldr	r2, [r7, #0]
 800e96c:	4907      	ldr	r1, [pc, #28]	; (800e98c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e96e:	4808      	ldr	r0, [pc, #32]	; (800e990 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e970:	f7fd f8ec 	bl	800bb4c <USBD_GetString>
 800e974:	e004      	b.n	800e980 <USBD_FS_InterfaceStrDescriptor+0x28>
    } else {
        USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e976:	683a      	ldr	r2, [r7, #0]
 800e978:	4904      	ldr	r1, [pc, #16]	; (800e98c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e97a:	4805      	ldr	r0, [pc, #20]	; (800e990 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e97c:	f7fd f8e6 	bl	800bb4c <USBD_GetString>
    }
    return USBD_StrDesc;
 800e980:	4b02      	ldr	r3, [pc, #8]	; (800e98c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e982:	4618      	mov	r0, r3
 800e984:	3708      	adds	r7, #8
 800e986:	46bd      	mov	sp, r7
 800e988:	bd80      	pop	{r7, pc}
 800e98a:	bf00      	nop
 800e98c:	20001910 	.word	0x20001910
 800e990:	080120dc 	.word	0x080120dc

0800e994 <Get_SerialNum>:
/**
 * @brief  Create the serial number string descriptor
 * @param  None
 * @retval None
 */
static void Get_SerialNum(void) {
 800e994:	b580      	push	{r7, lr}
 800e996:	b084      	sub	sp, #16
 800e998:	af00      	add	r7, sp, #0
    uint32_t deviceserial0;
    uint32_t deviceserial1;
    uint32_t deviceserial2;

    deviceserial0 = *(uint32_t *)DEVICE_ID1;
 800e99a:	4b0f      	ldr	r3, [pc, #60]	; (800e9d8 <Get_SerialNum+0x44>)
 800e99c:	681b      	ldr	r3, [r3, #0]
 800e99e:	60fb      	str	r3, [r7, #12]
    deviceserial1 = *(uint32_t *)DEVICE_ID2;
 800e9a0:	4b0e      	ldr	r3, [pc, #56]	; (800e9dc <Get_SerialNum+0x48>)
 800e9a2:	681b      	ldr	r3, [r3, #0]
 800e9a4:	60bb      	str	r3, [r7, #8]
    deviceserial2 = *(uint32_t *)DEVICE_ID3;
 800e9a6:	4b0e      	ldr	r3, [pc, #56]	; (800e9e0 <Get_SerialNum+0x4c>)
 800e9a8:	681b      	ldr	r3, [r3, #0]
 800e9aa:	607b      	str	r3, [r7, #4]

    deviceserial0 += deviceserial2;
 800e9ac:	68fa      	ldr	r2, [r7, #12]
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	4413      	add	r3, r2
 800e9b2:	60fb      	str	r3, [r7, #12]

    if (deviceserial0 != 0) {
 800e9b4:	68fb      	ldr	r3, [r7, #12]
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d009      	beq.n	800e9ce <Get_SerialNum+0x3a>
        IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e9ba:	2208      	movs	r2, #8
 800e9bc:	4909      	ldr	r1, [pc, #36]	; (800e9e4 <Get_SerialNum+0x50>)
 800e9be:	68f8      	ldr	r0, [r7, #12]
 800e9c0:	f000 f814 	bl	800e9ec <IntToUnicode>
        IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e9c4:	2204      	movs	r2, #4
 800e9c6:	4908      	ldr	r1, [pc, #32]	; (800e9e8 <Get_SerialNum+0x54>)
 800e9c8:	68b8      	ldr	r0, [r7, #8]
 800e9ca:	f000 f80f 	bl	800e9ec <IntToUnicode>
    }
}
 800e9ce:	bf00      	nop
 800e9d0:	3710      	adds	r7, #16
 800e9d2:	46bd      	mov	sp, r7
 800e9d4:	bd80      	pop	{r7, pc}
 800e9d6:	bf00      	nop
 800e9d8:	1fff7a10 	.word	0x1fff7a10
 800e9dc:	1fff7a14 	.word	0x1fff7a14
 800e9e0:	1fff7a18 	.word	0x1fff7a18
 800e9e4:	20000106 	.word	0x20000106
 800e9e8:	20000116 	.word	0x20000116

0800e9ec <IntToUnicode>:
 * @param  value: value to convert
 * @param  pbuf: pointer to the buffer
 * @param  len: buffer length
 * @retval None
 */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len) {
 800e9ec:	b480      	push	{r7}
 800e9ee:	b087      	sub	sp, #28
 800e9f0:	af00      	add	r7, sp, #0
 800e9f2:	60f8      	str	r0, [r7, #12]
 800e9f4:	60b9      	str	r1, [r7, #8]
 800e9f6:	4613      	mov	r3, r2
 800e9f8:	71fb      	strb	r3, [r7, #7]
    uint8_t idx = 0;
 800e9fa:	2300      	movs	r3, #0
 800e9fc:	75fb      	strb	r3, [r7, #23]

    for (idx = 0; idx < len; idx++) {
 800e9fe:	2300      	movs	r3, #0
 800ea00:	75fb      	strb	r3, [r7, #23]
 800ea02:	e027      	b.n	800ea54 <IntToUnicode+0x68>
        if (((value >> 28)) < 0xA) {
 800ea04:	68fb      	ldr	r3, [r7, #12]
 800ea06:	0f1b      	lsrs	r3, r3, #28
 800ea08:	2b09      	cmp	r3, #9
 800ea0a:	d80b      	bhi.n	800ea24 <IntToUnicode+0x38>
            pbuf[2 * idx] = (value >> 28) + '0';
 800ea0c:	68fb      	ldr	r3, [r7, #12]
 800ea0e:	0f1b      	lsrs	r3, r3, #28
 800ea10:	b2da      	uxtb	r2, r3
 800ea12:	7dfb      	ldrb	r3, [r7, #23]
 800ea14:	005b      	lsls	r3, r3, #1
 800ea16:	4619      	mov	r1, r3
 800ea18:	68bb      	ldr	r3, [r7, #8]
 800ea1a:	440b      	add	r3, r1
 800ea1c:	3230      	adds	r2, #48	; 0x30
 800ea1e:	b2d2      	uxtb	r2, r2
 800ea20:	701a      	strb	r2, [r3, #0]
 800ea22:	e00a      	b.n	800ea3a <IntToUnicode+0x4e>
        } else {
            pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	0f1b      	lsrs	r3, r3, #28
 800ea28:	b2da      	uxtb	r2, r3
 800ea2a:	7dfb      	ldrb	r3, [r7, #23]
 800ea2c:	005b      	lsls	r3, r3, #1
 800ea2e:	4619      	mov	r1, r3
 800ea30:	68bb      	ldr	r3, [r7, #8]
 800ea32:	440b      	add	r3, r1
 800ea34:	3237      	adds	r2, #55	; 0x37
 800ea36:	b2d2      	uxtb	r2, r2
 800ea38:	701a      	strb	r2, [r3, #0]
        }

        value = value << 4;
 800ea3a:	68fb      	ldr	r3, [r7, #12]
 800ea3c:	011b      	lsls	r3, r3, #4
 800ea3e:	60fb      	str	r3, [r7, #12]

        pbuf[2 * idx + 1] = 0;
 800ea40:	7dfb      	ldrb	r3, [r7, #23]
 800ea42:	005b      	lsls	r3, r3, #1
 800ea44:	3301      	adds	r3, #1
 800ea46:	68ba      	ldr	r2, [r7, #8]
 800ea48:	4413      	add	r3, r2
 800ea4a:	2200      	movs	r2, #0
 800ea4c:	701a      	strb	r2, [r3, #0]
    for (idx = 0; idx < len; idx++) {
 800ea4e:	7dfb      	ldrb	r3, [r7, #23]
 800ea50:	3301      	adds	r3, #1
 800ea52:	75fb      	strb	r3, [r7, #23]
 800ea54:	7dfa      	ldrb	r2, [r7, #23]
 800ea56:	79fb      	ldrb	r3, [r7, #7]
 800ea58:	429a      	cmp	r2, r3
 800ea5a:	d3d3      	bcc.n	800ea04 <IntToUnicode+0x18>
    }
}
 800ea5c:	bf00      	nop
 800ea5e:	bf00      	nop
 800ea60:	371c      	adds	r7, #28
 800ea62:	46bd      	mov	sp, r7
 800ea64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea68:	4770      	bx	lr
	...

0800ea6c <HAL_PCD_MspInit>:
/*******************************************************************************
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef * pcdHandle) {
 800ea6c:	b580      	push	{r7, lr}
 800ea6e:	b08a      	sub	sp, #40	; 0x28
 800ea70:	af00      	add	r7, sp, #0
 800ea72:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ea74:	f107 0314 	add.w	r3, r7, #20
 800ea78:	2200      	movs	r2, #0
 800ea7a:	601a      	str	r2, [r3, #0]
 800ea7c:	605a      	str	r2, [r3, #4]
 800ea7e:	609a      	str	r2, [r3, #8]
 800ea80:	60da      	str	r2, [r3, #12]
 800ea82:	611a      	str	r2, [r3, #16]
    if (pcdHandle->Instance == USB_OTG_FS) {
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	681b      	ldr	r3, [r3, #0]
 800ea88:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ea8c:	d13a      	bne.n	800eb04 <HAL_PCD_MspInit+0x98>
        /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

        /* USER CODE END USB_OTG_FS_MspInit 0 */

        __HAL_RCC_GPIOA_CLK_ENABLE();
 800ea8e:	2300      	movs	r3, #0
 800ea90:	613b      	str	r3, [r7, #16]
 800ea92:	4b1e      	ldr	r3, [pc, #120]	; (800eb0c <HAL_PCD_MspInit+0xa0>)
 800ea94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea96:	4a1d      	ldr	r2, [pc, #116]	; (800eb0c <HAL_PCD_MspInit+0xa0>)
 800ea98:	f043 0301 	orr.w	r3, r3, #1
 800ea9c:	6313      	str	r3, [r2, #48]	; 0x30
 800ea9e:	4b1b      	ldr	r3, [pc, #108]	; (800eb0c <HAL_PCD_MspInit+0xa0>)
 800eaa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eaa2:	f003 0301 	and.w	r3, r3, #1
 800eaa6:	613b      	str	r3, [r7, #16]
 800eaa8:	693b      	ldr	r3, [r7, #16]
        /**USB_OTG_FS GPIO Configuration
        PA11     ------> USB_OTG_FS_DM
        PA12     ------> USB_OTG_FS_DP
        */
        GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_12;
 800eaaa:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800eaae:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800eab0:	2302      	movs	r3, #2
 800eab2:	61bb      	str	r3, [r7, #24]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 800eab4:	2300      	movs	r3, #0
 800eab6:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800eab8:	2303      	movs	r3, #3
 800eaba:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800eabc:	230a      	movs	r3, #10
 800eabe:	627b      	str	r3, [r7, #36]	; 0x24
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800eac0:	f107 0314 	add.w	r3, r7, #20
 800eac4:	4619      	mov	r1, r3
 800eac6:	4812      	ldr	r0, [pc, #72]	; (800eb10 <HAL_PCD_MspInit+0xa4>)
 800eac8:	f7f5 fb20 	bl	800410c <HAL_GPIO_Init>

        /* Peripheral clock enable */
        __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800eacc:	4b0f      	ldr	r3, [pc, #60]	; (800eb0c <HAL_PCD_MspInit+0xa0>)
 800eace:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ead0:	4a0e      	ldr	r2, [pc, #56]	; (800eb0c <HAL_PCD_MspInit+0xa0>)
 800ead2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ead6:	6353      	str	r3, [r2, #52]	; 0x34
 800ead8:	2300      	movs	r3, #0
 800eada:	60fb      	str	r3, [r7, #12]
 800eadc:	4b0b      	ldr	r3, [pc, #44]	; (800eb0c <HAL_PCD_MspInit+0xa0>)
 800eade:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800eae0:	4a0a      	ldr	r2, [pc, #40]	; (800eb0c <HAL_PCD_MspInit+0xa0>)
 800eae2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800eae6:	6453      	str	r3, [r2, #68]	; 0x44
 800eae8:	4b08      	ldr	r3, [pc, #32]	; (800eb0c <HAL_PCD_MspInit+0xa0>)
 800eaea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800eaec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800eaf0:	60fb      	str	r3, [r7, #12]
 800eaf2:	68fb      	ldr	r3, [r7, #12]

        /* Peripheral interrupt init */
        HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800eaf4:	2200      	movs	r2, #0
 800eaf6:	2105      	movs	r1, #5
 800eaf8:	2043      	movs	r0, #67	; 0x43
 800eafa:	f7f5 f8e6 	bl	8003cca <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800eafe:	2043      	movs	r0, #67	; 0x43
 800eb00:	f7f5 f8ff 	bl	8003d02 <HAL_NVIC_EnableIRQ>
        /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

        /* USER CODE END USB_OTG_FS_MspInit 1 */
    }
}
 800eb04:	bf00      	nop
 800eb06:	3728      	adds	r7, #40	; 0x28
 800eb08:	46bd      	mov	sp, r7
 800eb0a:	bd80      	pop	{r7, pc}
 800eb0c:	40023800 	.word	0x40023800
 800eb10:	40020000 	.word	0x40020000

0800eb14 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef * hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef * hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eb14:	b580      	push	{r7, lr}
 800eb16:	b082      	sub	sp, #8
 800eb18:	af00      	add	r7, sp, #0
 800eb1a:	6078      	str	r0, [r7, #4]
    USBD_LL_SetupStage((USBD_HandleTypeDef *)hpcd->pData, (uint8_t *)hpcd->Setup);
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800eb28:	4619      	mov	r1, r3
 800eb2a:	4610      	mov	r0, r2
 800eb2c:	f7fb feaf 	bl	800a88e <USBD_LL_SetupStage>
}
 800eb30:	bf00      	nop
 800eb32:	3708      	adds	r7, #8
 800eb34:	46bd      	mov	sp, r7
 800eb36:	bd80      	pop	{r7, pc}

0800eb38 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef * hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef * hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eb38:	b580      	push	{r7, lr}
 800eb3a:	b082      	sub	sp, #8
 800eb3c:	af00      	add	r7, sp, #0
 800eb3e:	6078      	str	r0, [r7, #4]
 800eb40:	460b      	mov	r3, r1
 800eb42:	70fb      	strb	r3, [r7, #3]
    USBD_LL_DataOutStage((USBD_HandleTypeDef *)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800eb4a:	78fa      	ldrb	r2, [r7, #3]
 800eb4c:	6879      	ldr	r1, [r7, #4]
 800eb4e:	4613      	mov	r3, r2
 800eb50:	00db      	lsls	r3, r3, #3
 800eb52:	4413      	add	r3, r2
 800eb54:	009b      	lsls	r3, r3, #2
 800eb56:	440b      	add	r3, r1
 800eb58:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800eb5c:	681a      	ldr	r2, [r3, #0]
 800eb5e:	78fb      	ldrb	r3, [r7, #3]
 800eb60:	4619      	mov	r1, r3
 800eb62:	f7fb fee9 	bl	800a938 <USBD_LL_DataOutStage>
}
 800eb66:	bf00      	nop
 800eb68:	3708      	adds	r7, #8
 800eb6a:	46bd      	mov	sp, r7
 800eb6c:	bd80      	pop	{r7, pc}

0800eb6e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef * hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef * hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eb6e:	b580      	push	{r7, lr}
 800eb70:	b082      	sub	sp, #8
 800eb72:	af00      	add	r7, sp, #0
 800eb74:	6078      	str	r0, [r7, #4]
 800eb76:	460b      	mov	r3, r1
 800eb78:	70fb      	strb	r3, [r7, #3]
    USBD_LL_DataInStage((USBD_HandleTypeDef *)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800eb80:	78fa      	ldrb	r2, [r7, #3]
 800eb82:	6879      	ldr	r1, [r7, #4]
 800eb84:	4613      	mov	r3, r2
 800eb86:	00db      	lsls	r3, r3, #3
 800eb88:	4413      	add	r3, r2
 800eb8a:	009b      	lsls	r3, r3, #2
 800eb8c:	440b      	add	r3, r1
 800eb8e:	334c      	adds	r3, #76	; 0x4c
 800eb90:	681a      	ldr	r2, [r3, #0]
 800eb92:	78fb      	ldrb	r3, [r7, #3]
 800eb94:	4619      	mov	r1, r3
 800eb96:	f7fb ff82 	bl	800aa9e <USBD_LL_DataInStage>
}
 800eb9a:	bf00      	nop
 800eb9c:	3708      	adds	r7, #8
 800eb9e:	46bd      	mov	sp, r7
 800eba0:	bd80      	pop	{r7, pc}

0800eba2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef * hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef * hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eba2:	b580      	push	{r7, lr}
 800eba4:	b082      	sub	sp, #8
 800eba6:	af00      	add	r7, sp, #0
 800eba8:	6078      	str	r0, [r7, #4]
    USBD_LL_SOF((USBD_HandleTypeDef *)hpcd->pData);
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ebb0:	4618      	mov	r0, r3
 800ebb2:	f7fc f8b6 	bl	800ad22 <USBD_LL_SOF>
}
 800ebb6:	bf00      	nop
 800ebb8:	3708      	adds	r7, #8
 800ebba:	46bd      	mov	sp, r7
 800ebbc:	bd80      	pop	{r7, pc}

0800ebbe <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef * hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef * hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ebbe:	b580      	push	{r7, lr}
 800ebc0:	b084      	sub	sp, #16
 800ebc2:	af00      	add	r7, sp, #0
 800ebc4:	6078      	str	r0, [r7, #4]
    USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ebc6:	2301      	movs	r3, #1
 800ebc8:	73fb      	strb	r3, [r7, #15]

    if (hpcd->Init.speed != PCD_SPEED_FULL) {
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	68db      	ldr	r3, [r3, #12]
 800ebce:	2b02      	cmp	r3, #2
 800ebd0:	d001      	beq.n	800ebd6 <HAL_PCD_ResetCallback+0x18>
        Error_Handler();
 800ebd2:	f7f3 f813 	bl	8001bfc <Error_Handler>
    }
    /* Set Speed. */
    USBD_LL_SetSpeed((USBD_HandleTypeDef *)hpcd->pData, speed);
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ebdc:	7bfa      	ldrb	r2, [r7, #15]
 800ebde:	4611      	mov	r1, r2
 800ebe0:	4618      	mov	r0, r3
 800ebe2:	f7fc f860 	bl	800aca6 <USBD_LL_SetSpeed>

    /* Reset Device. */
    USBD_LL_Reset((USBD_HandleTypeDef *)hpcd->pData);
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ebec:	4618      	mov	r0, r3
 800ebee:	f7fc f808 	bl	800ac02 <USBD_LL_Reset>
}
 800ebf2:	bf00      	nop
 800ebf4:	3710      	adds	r7, #16
 800ebf6:	46bd      	mov	sp, r7
 800ebf8:	bd80      	pop	{r7, pc}
	...

0800ebfc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef * hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef * hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ebfc:	b580      	push	{r7, lr}
 800ebfe:	b082      	sub	sp, #8
 800ec00:	af00      	add	r7, sp, #0
 800ec02:	6078      	str	r0, [r7, #4]
    /* Inform USB library that core enters in suspend Mode. */
    USBD_LL_Suspend((USBD_HandleTypeDef *)hpcd->pData);
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ec0a:	4618      	mov	r0, r3
 800ec0c:	f7fc f85b 	bl	800acc6 <USBD_LL_Suspend>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	681b      	ldr	r3, [r3, #0]
 800ec14:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ec18:	681b      	ldr	r3, [r3, #0]
 800ec1a:	687a      	ldr	r2, [r7, #4]
 800ec1c:	6812      	ldr	r2, [r2, #0]
 800ec1e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800ec22:	f043 0301 	orr.w	r3, r3, #1
 800ec26:	6013      	str	r3, [r2, #0]
    /* Enter in STOP mode. */
    /* USER CODE BEGIN 2 */
    if (hpcd->Init.low_power_enable) {
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	6a1b      	ldr	r3, [r3, #32]
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	d005      	beq.n	800ec3c <HAL_PCD_SuspendCallback+0x40>
        /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
        SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ec30:	4b04      	ldr	r3, [pc, #16]	; (800ec44 <HAL_PCD_SuspendCallback+0x48>)
 800ec32:	691b      	ldr	r3, [r3, #16]
 800ec34:	4a03      	ldr	r2, [pc, #12]	; (800ec44 <HAL_PCD_SuspendCallback+0x48>)
 800ec36:	f043 0306 	orr.w	r3, r3, #6
 800ec3a:	6113      	str	r3, [r2, #16]
    }
    /* USER CODE END 2 */
}
 800ec3c:	bf00      	nop
 800ec3e:	3708      	adds	r7, #8
 800ec40:	46bd      	mov	sp, r7
 800ec42:	bd80      	pop	{r7, pc}
 800ec44:	e000ed00 	.word	0xe000ed00

0800ec48 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef * hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef * hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ec48:	b580      	push	{r7, lr}
 800ec4a:	b082      	sub	sp, #8
 800ec4c:	af00      	add	r7, sp, #0
 800ec4e:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN 3 */

    /* USER CODE END 3 */
    USBD_LL_Resume((USBD_HandleTypeDef *)hpcd->pData);
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ec56:	4618      	mov	r0, r3
 800ec58:	f7fc f84b 	bl	800acf2 <USBD_LL_Resume>
}
 800ec5c:	bf00      	nop
 800ec5e:	3708      	adds	r7, #8
 800ec60:	46bd      	mov	sp, r7
 800ec62:	bd80      	pop	{r7, pc}

0800ec64 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef * hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef * hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ec64:	b580      	push	{r7, lr}
 800ec66:	b082      	sub	sp, #8
 800ec68:	af00      	add	r7, sp, #0
 800ec6a:	6078      	str	r0, [r7, #4]
 800ec6c:	460b      	mov	r3, r1
 800ec6e:	70fb      	strb	r3, [r7, #3]
    USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef *)hpcd->pData, epnum);
 800ec70:	687b      	ldr	r3, [r7, #4]
 800ec72:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ec76:	78fa      	ldrb	r2, [r7, #3]
 800ec78:	4611      	mov	r1, r2
 800ec7a:	4618      	mov	r0, r3
 800ec7c:	f7fc f8a3 	bl	800adc6 <USBD_LL_IsoOUTIncomplete>
}
 800ec80:	bf00      	nop
 800ec82:	3708      	adds	r7, #8
 800ec84:	46bd      	mov	sp, r7
 800ec86:	bd80      	pop	{r7, pc}

0800ec88 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef * hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef * hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ec88:	b580      	push	{r7, lr}
 800ec8a:	b082      	sub	sp, #8
 800ec8c:	af00      	add	r7, sp, #0
 800ec8e:	6078      	str	r0, [r7, #4]
 800ec90:	460b      	mov	r3, r1
 800ec92:	70fb      	strb	r3, [r7, #3]
    USBD_LL_IsoINIncomplete((USBD_HandleTypeDef *)hpcd->pData, epnum);
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ec9a:	78fa      	ldrb	r2, [r7, #3]
 800ec9c:	4611      	mov	r1, r2
 800ec9e:	4618      	mov	r0, r3
 800eca0:	f7fc f85f 	bl	800ad62 <USBD_LL_IsoINIncomplete>
}
 800eca4:	bf00      	nop
 800eca6:	3708      	adds	r7, #8
 800eca8:	46bd      	mov	sp, r7
 800ecaa:	bd80      	pop	{r7, pc}

0800ecac <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef * hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef * hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ecac:	b580      	push	{r7, lr}
 800ecae:	b082      	sub	sp, #8
 800ecb0:	af00      	add	r7, sp, #0
 800ecb2:	6078      	str	r0, [r7, #4]
    USBD_LL_DevConnected((USBD_HandleTypeDef *)hpcd->pData);
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ecba:	4618      	mov	r0, r3
 800ecbc:	f7fc f8b5 	bl	800ae2a <USBD_LL_DevConnected>
}
 800ecc0:	bf00      	nop
 800ecc2:	3708      	adds	r7, #8
 800ecc4:	46bd      	mov	sp, r7
 800ecc6:	bd80      	pop	{r7, pc}

0800ecc8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef * hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef * hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ecc8:	b580      	push	{r7, lr}
 800ecca:	b082      	sub	sp, #8
 800eccc:	af00      	add	r7, sp, #0
 800ecce:	6078      	str	r0, [r7, #4]
    USBD_LL_DevDisconnected((USBD_HandleTypeDef *)hpcd->pData);
 800ecd0:	687b      	ldr	r3, [r7, #4]
 800ecd2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ecd6:	4618      	mov	r0, r3
 800ecd8:	f7fc f8b2 	bl	800ae40 <USBD_LL_DevDisconnected>
}
 800ecdc:	bf00      	nop
 800ecde:	3708      	adds	r7, #8
 800ece0:	46bd      	mov	sp, r7
 800ece2:	bd80      	pop	{r7, pc}

0800ece4 <USBD_LL_Init>:
/**
 * @brief  Initializes the low level portion of the device driver.
 * @param  pdev: Device handle
 * @retval USBD status
 */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef * pdev) {
 800ece4:	b580      	push	{r7, lr}
 800ece6:	b082      	sub	sp, #8
 800ece8:	af00      	add	r7, sp, #0
 800ecea:	6078      	str	r0, [r7, #4]
    /* Init USB Ip. */
    if (pdev->id == DEVICE_FS) {
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	781b      	ldrb	r3, [r3, #0]
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d13c      	bne.n	800ed6e <USBD_LL_Init+0x8a>
        /* Link the driver to the stack. */
        hpcd_USB_OTG_FS.pData = pdev;
 800ecf4:	4a20      	ldr	r2, [pc, #128]	; (800ed78 <USBD_LL_Init+0x94>)
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
        pdev->pData = &hpcd_USB_OTG_FS;
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	4a1e      	ldr	r2, [pc, #120]	; (800ed78 <USBD_LL_Init+0x94>)
 800ed00:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

        hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ed04:	4b1c      	ldr	r3, [pc, #112]	; (800ed78 <USBD_LL_Init+0x94>)
 800ed06:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800ed0a:	601a      	str	r2, [r3, #0]
        hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800ed0c:	4b1a      	ldr	r3, [pc, #104]	; (800ed78 <USBD_LL_Init+0x94>)
 800ed0e:	2204      	movs	r2, #4
 800ed10:	605a      	str	r2, [r3, #4]
        hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800ed12:	4b19      	ldr	r3, [pc, #100]	; (800ed78 <USBD_LL_Init+0x94>)
 800ed14:	2202      	movs	r2, #2
 800ed16:	60da      	str	r2, [r3, #12]
        hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ed18:	4b17      	ldr	r3, [pc, #92]	; (800ed78 <USBD_LL_Init+0x94>)
 800ed1a:	2200      	movs	r2, #0
 800ed1c:	611a      	str	r2, [r3, #16]
        hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ed1e:	4b16      	ldr	r3, [pc, #88]	; (800ed78 <USBD_LL_Init+0x94>)
 800ed20:	2202      	movs	r2, #2
 800ed22:	619a      	str	r2, [r3, #24]
        hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ed24:	4b14      	ldr	r3, [pc, #80]	; (800ed78 <USBD_LL_Init+0x94>)
 800ed26:	2200      	movs	r2, #0
 800ed28:	61da      	str	r2, [r3, #28]
        hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800ed2a:	4b13      	ldr	r3, [pc, #76]	; (800ed78 <USBD_LL_Init+0x94>)
 800ed2c:	2200      	movs	r2, #0
 800ed2e:	621a      	str	r2, [r3, #32]
        hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800ed30:	4b11      	ldr	r3, [pc, #68]	; (800ed78 <USBD_LL_Init+0x94>)
 800ed32:	2200      	movs	r2, #0
 800ed34:	625a      	str	r2, [r3, #36]	; 0x24
        hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800ed36:	4b10      	ldr	r3, [pc, #64]	; (800ed78 <USBD_LL_Init+0x94>)
 800ed38:	2200      	movs	r2, #0
 800ed3a:	62da      	str	r2, [r3, #44]	; 0x2c
        hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800ed3c:	4b0e      	ldr	r3, [pc, #56]	; (800ed78 <USBD_LL_Init+0x94>)
 800ed3e:	2200      	movs	r2, #0
 800ed40:	631a      	str	r2, [r3, #48]	; 0x30
        if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK) {
 800ed42:	480d      	ldr	r0, [pc, #52]	; (800ed78 <USBD_LL_Init+0x94>)
 800ed44:	f7f6 fb57 	bl	80053f6 <HAL_PCD_Init>
 800ed48:	4603      	mov	r3, r0
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	d001      	beq.n	800ed52 <USBD_LL_Init+0x6e>
            Error_Handler();
 800ed4e:	f7f2 ff55 	bl	8001bfc <Error_Handler>
        HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
        HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
        HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
        HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ed52:	2180      	movs	r1, #128	; 0x80
 800ed54:	4808      	ldr	r0, [pc, #32]	; (800ed78 <USBD_LL_Init+0x94>)
 800ed56:	f7f7 fdae 	bl	80068b6 <HAL_PCDEx_SetRxFiFo>
        HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ed5a:	2240      	movs	r2, #64	; 0x40
 800ed5c:	2100      	movs	r1, #0
 800ed5e:	4806      	ldr	r0, [pc, #24]	; (800ed78 <USBD_LL_Init+0x94>)
 800ed60:	f7f7 fd62 	bl	8006828 <HAL_PCDEx_SetTxFiFo>
        HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ed64:	2280      	movs	r2, #128	; 0x80
 800ed66:	2101      	movs	r1, #1
 800ed68:	4803      	ldr	r0, [pc, #12]	; (800ed78 <USBD_LL_Init+0x94>)
 800ed6a:	f7f7 fd5d 	bl	8006828 <HAL_PCDEx_SetTxFiFo>
    }
    return USBD_OK;
 800ed6e:	2300      	movs	r3, #0
}
 800ed70:	4618      	mov	r0, r3
 800ed72:	3708      	adds	r7, #8
 800ed74:	46bd      	mov	sp, r7
 800ed76:	bd80      	pop	{r7, pc}
 800ed78:	20001b10 	.word	0x20001b10

0800ed7c <USBD_LL_Start>:
/**
 * @brief  Starts the low level portion of the device driver.
 * @param  pdev: Device handle
 * @retval USBD status
 */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef * pdev) {
 800ed7c:	b580      	push	{r7, lr}
 800ed7e:	b084      	sub	sp, #16
 800ed80:	af00      	add	r7, sp, #0
 800ed82:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef hal_status = HAL_OK;
 800ed84:	2300      	movs	r3, #0
 800ed86:	73fb      	strb	r3, [r7, #15]
    USBD_StatusTypeDef usb_status = USBD_OK;
 800ed88:	2300      	movs	r3, #0
 800ed8a:	73bb      	strb	r3, [r7, #14]

    hal_status = HAL_PCD_Start(pdev->pData);
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ed92:	4618      	mov	r0, r3
 800ed94:	f7f6 fc4c 	bl	8005630 <HAL_PCD_Start>
 800ed98:	4603      	mov	r3, r0
 800ed9a:	73fb      	strb	r3, [r7, #15]

    usb_status = USBD_Get_USB_Status(hal_status);
 800ed9c:	7bfb      	ldrb	r3, [r7, #15]
 800ed9e:	4618      	mov	r0, r3
 800eda0:	f000 f942 	bl	800f028 <USBD_Get_USB_Status>
 800eda4:	4603      	mov	r3, r0
 800eda6:	73bb      	strb	r3, [r7, #14]

    return usb_status;
 800eda8:	7bbb      	ldrb	r3, [r7, #14]
}
 800edaa:	4618      	mov	r0, r3
 800edac:	3710      	adds	r7, #16
 800edae:	46bd      	mov	sp, r7
 800edb0:	bd80      	pop	{r7, pc}

0800edb2 <USBD_LL_OpenEP>:
 * @param  ep_addr: Endpoint number
 * @param  ep_type: Endpoint type
 * @param  ep_mps: Endpoint max packet size
 * @retval USBD status
 */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef * pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps) {
 800edb2:	b580      	push	{r7, lr}
 800edb4:	b084      	sub	sp, #16
 800edb6:	af00      	add	r7, sp, #0
 800edb8:	6078      	str	r0, [r7, #4]
 800edba:	4608      	mov	r0, r1
 800edbc:	4611      	mov	r1, r2
 800edbe:	461a      	mov	r2, r3
 800edc0:	4603      	mov	r3, r0
 800edc2:	70fb      	strb	r3, [r7, #3]
 800edc4:	460b      	mov	r3, r1
 800edc6:	70bb      	strb	r3, [r7, #2]
 800edc8:	4613      	mov	r3, r2
 800edca:	803b      	strh	r3, [r7, #0]
    HAL_StatusTypeDef hal_status = HAL_OK;
 800edcc:	2300      	movs	r3, #0
 800edce:	73fb      	strb	r3, [r7, #15]
    USBD_StatusTypeDef usb_status = USBD_OK;
 800edd0:	2300      	movs	r3, #0
 800edd2:	73bb      	strb	r3, [r7, #14]

    hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800edda:	78bb      	ldrb	r3, [r7, #2]
 800eddc:	883a      	ldrh	r2, [r7, #0]
 800edde:	78f9      	ldrb	r1, [r7, #3]
 800ede0:	f7f7 f91d 	bl	800601e <HAL_PCD_EP_Open>
 800ede4:	4603      	mov	r3, r0
 800ede6:	73fb      	strb	r3, [r7, #15]

    usb_status = USBD_Get_USB_Status(hal_status);
 800ede8:	7bfb      	ldrb	r3, [r7, #15]
 800edea:	4618      	mov	r0, r3
 800edec:	f000 f91c 	bl	800f028 <USBD_Get_USB_Status>
 800edf0:	4603      	mov	r3, r0
 800edf2:	73bb      	strb	r3, [r7, #14]

    return usb_status;
 800edf4:	7bbb      	ldrb	r3, [r7, #14]
}
 800edf6:	4618      	mov	r0, r3
 800edf8:	3710      	adds	r7, #16
 800edfa:	46bd      	mov	sp, r7
 800edfc:	bd80      	pop	{r7, pc}

0800edfe <USBD_LL_CloseEP>:
 * @brief  Closes an endpoint of the low level driver.
 * @param  pdev: Device handle
 * @param  ep_addr: Endpoint number
 * @retval USBD status
 */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef * pdev, uint8_t ep_addr) {
 800edfe:	b580      	push	{r7, lr}
 800ee00:	b084      	sub	sp, #16
 800ee02:	af00      	add	r7, sp, #0
 800ee04:	6078      	str	r0, [r7, #4]
 800ee06:	460b      	mov	r3, r1
 800ee08:	70fb      	strb	r3, [r7, #3]
    HAL_StatusTypeDef hal_status = HAL_OK;
 800ee0a:	2300      	movs	r3, #0
 800ee0c:	73fb      	strb	r3, [r7, #15]
    USBD_StatusTypeDef usb_status = USBD_OK;
 800ee0e:	2300      	movs	r3, #0
 800ee10:	73bb      	strb	r3, [r7, #14]

    hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ee18:	78fa      	ldrb	r2, [r7, #3]
 800ee1a:	4611      	mov	r1, r2
 800ee1c:	4618      	mov	r0, r3
 800ee1e:	f7f7 f966 	bl	80060ee <HAL_PCD_EP_Close>
 800ee22:	4603      	mov	r3, r0
 800ee24:	73fb      	strb	r3, [r7, #15]

    usb_status = USBD_Get_USB_Status(hal_status);
 800ee26:	7bfb      	ldrb	r3, [r7, #15]
 800ee28:	4618      	mov	r0, r3
 800ee2a:	f000 f8fd 	bl	800f028 <USBD_Get_USB_Status>
 800ee2e:	4603      	mov	r3, r0
 800ee30:	73bb      	strb	r3, [r7, #14]

    return usb_status;
 800ee32:	7bbb      	ldrb	r3, [r7, #14]
}
 800ee34:	4618      	mov	r0, r3
 800ee36:	3710      	adds	r7, #16
 800ee38:	46bd      	mov	sp, r7
 800ee3a:	bd80      	pop	{r7, pc}

0800ee3c <USBD_LL_StallEP>:
 * @brief  Sets a Stall condition on an endpoint of the Low Level Driver.
 * @param  pdev: Device handle
 * @param  ep_addr: Endpoint number
 * @retval USBD status
 */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef * pdev, uint8_t ep_addr) {
 800ee3c:	b580      	push	{r7, lr}
 800ee3e:	b084      	sub	sp, #16
 800ee40:	af00      	add	r7, sp, #0
 800ee42:	6078      	str	r0, [r7, #4]
 800ee44:	460b      	mov	r3, r1
 800ee46:	70fb      	strb	r3, [r7, #3]
    HAL_StatusTypeDef hal_status = HAL_OK;
 800ee48:	2300      	movs	r3, #0
 800ee4a:	73fb      	strb	r3, [r7, #15]
    USBD_StatusTypeDef usb_status = USBD_OK;
 800ee4c:	2300      	movs	r3, #0
 800ee4e:	73bb      	strb	r3, [r7, #14]

    hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ee56:	78fa      	ldrb	r2, [r7, #3]
 800ee58:	4611      	mov	r1, r2
 800ee5a:	4618      	mov	r0, r3
 800ee5c:	f7f7 fa3e 	bl	80062dc <HAL_PCD_EP_SetStall>
 800ee60:	4603      	mov	r3, r0
 800ee62:	73fb      	strb	r3, [r7, #15]

    usb_status = USBD_Get_USB_Status(hal_status);
 800ee64:	7bfb      	ldrb	r3, [r7, #15]
 800ee66:	4618      	mov	r0, r3
 800ee68:	f000 f8de 	bl	800f028 <USBD_Get_USB_Status>
 800ee6c:	4603      	mov	r3, r0
 800ee6e:	73bb      	strb	r3, [r7, #14]

    return usb_status;
 800ee70:	7bbb      	ldrb	r3, [r7, #14]
}
 800ee72:	4618      	mov	r0, r3
 800ee74:	3710      	adds	r7, #16
 800ee76:	46bd      	mov	sp, r7
 800ee78:	bd80      	pop	{r7, pc}

0800ee7a <USBD_LL_ClearStallEP>:
 * @brief  Clears a Stall condition on an endpoint of the Low Level Driver.
 * @param  pdev: Device handle
 * @param  ep_addr: Endpoint number
 * @retval USBD status
 */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef * pdev, uint8_t ep_addr) {
 800ee7a:	b580      	push	{r7, lr}
 800ee7c:	b084      	sub	sp, #16
 800ee7e:	af00      	add	r7, sp, #0
 800ee80:	6078      	str	r0, [r7, #4]
 800ee82:	460b      	mov	r3, r1
 800ee84:	70fb      	strb	r3, [r7, #3]
    HAL_StatusTypeDef hal_status = HAL_OK;
 800ee86:	2300      	movs	r3, #0
 800ee88:	73fb      	strb	r3, [r7, #15]
    USBD_StatusTypeDef usb_status = USBD_OK;
 800ee8a:	2300      	movs	r3, #0
 800ee8c:	73bb      	strb	r3, [r7, #14]

    hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ee94:	78fa      	ldrb	r2, [r7, #3]
 800ee96:	4611      	mov	r1, r2
 800ee98:	4618      	mov	r0, r3
 800ee9a:	f7f7 fa83 	bl	80063a4 <HAL_PCD_EP_ClrStall>
 800ee9e:	4603      	mov	r3, r0
 800eea0:	73fb      	strb	r3, [r7, #15]

    usb_status = USBD_Get_USB_Status(hal_status);
 800eea2:	7bfb      	ldrb	r3, [r7, #15]
 800eea4:	4618      	mov	r0, r3
 800eea6:	f000 f8bf 	bl	800f028 <USBD_Get_USB_Status>
 800eeaa:	4603      	mov	r3, r0
 800eeac:	73bb      	strb	r3, [r7, #14]

    return usb_status;
 800eeae:	7bbb      	ldrb	r3, [r7, #14]
}
 800eeb0:	4618      	mov	r0, r3
 800eeb2:	3710      	adds	r7, #16
 800eeb4:	46bd      	mov	sp, r7
 800eeb6:	bd80      	pop	{r7, pc}

0800eeb8 <USBD_LL_IsStallEP>:
 * @brief  Returns Stall condition.
 * @param  pdev: Device handle
 * @param  ep_addr: Endpoint number
 * @retval Stall (1: Yes, 0: No)
 */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef * pdev, uint8_t ep_addr) {
 800eeb8:	b480      	push	{r7}
 800eeba:	b085      	sub	sp, #20
 800eebc:	af00      	add	r7, sp, #0
 800eebe:	6078      	str	r0, [r7, #4]
 800eec0:	460b      	mov	r3, r1
 800eec2:	70fb      	strb	r3, [r7, #3]
    PCD_HandleTypeDef * hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800eeca:	60fb      	str	r3, [r7, #12]

    if ((ep_addr & 0x80) == 0x80) {
 800eecc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800eed0:	2b00      	cmp	r3, #0
 800eed2:	da0b      	bge.n	800eeec <USBD_LL_IsStallEP+0x34>
        return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800eed4:	78fb      	ldrb	r3, [r7, #3]
 800eed6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800eeda:	68f9      	ldr	r1, [r7, #12]
 800eedc:	4613      	mov	r3, r2
 800eede:	00db      	lsls	r3, r3, #3
 800eee0:	4413      	add	r3, r2
 800eee2:	009b      	lsls	r3, r3, #2
 800eee4:	440b      	add	r3, r1
 800eee6:	333e      	adds	r3, #62	; 0x3e
 800eee8:	781b      	ldrb	r3, [r3, #0]
 800eeea:	e00b      	b.n	800ef04 <USBD_LL_IsStallEP+0x4c>
    } else {
        return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800eeec:	78fb      	ldrb	r3, [r7, #3]
 800eeee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800eef2:	68f9      	ldr	r1, [r7, #12]
 800eef4:	4613      	mov	r3, r2
 800eef6:	00db      	lsls	r3, r3, #3
 800eef8:	4413      	add	r3, r2
 800eefa:	009b      	lsls	r3, r3, #2
 800eefc:	440b      	add	r3, r1
 800eefe:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800ef02:	781b      	ldrb	r3, [r3, #0]
    }
}
 800ef04:	4618      	mov	r0, r3
 800ef06:	3714      	adds	r7, #20
 800ef08:	46bd      	mov	sp, r7
 800ef0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef0e:	4770      	bx	lr

0800ef10 <USBD_LL_SetUSBAddress>:
 * @brief  Assigns a USB address to the device.
 * @param  pdev: Device handle
 * @param  dev_addr: Device address
 * @retval USBD status
 */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef * pdev, uint8_t dev_addr) {
 800ef10:	b580      	push	{r7, lr}
 800ef12:	b084      	sub	sp, #16
 800ef14:	af00      	add	r7, sp, #0
 800ef16:	6078      	str	r0, [r7, #4]
 800ef18:	460b      	mov	r3, r1
 800ef1a:	70fb      	strb	r3, [r7, #3]
    HAL_StatusTypeDef hal_status = HAL_OK;
 800ef1c:	2300      	movs	r3, #0
 800ef1e:	73fb      	strb	r3, [r7, #15]
    USBD_StatusTypeDef usb_status = USBD_OK;
 800ef20:	2300      	movs	r3, #0
 800ef22:	73bb      	strb	r3, [r7, #14]

    hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800ef2a:	78fa      	ldrb	r2, [r7, #3]
 800ef2c:	4611      	mov	r1, r2
 800ef2e:	4618      	mov	r0, r3
 800ef30:	f7f7 f850 	bl	8005fd4 <HAL_PCD_SetAddress>
 800ef34:	4603      	mov	r3, r0
 800ef36:	73fb      	strb	r3, [r7, #15]

    usb_status = USBD_Get_USB_Status(hal_status);
 800ef38:	7bfb      	ldrb	r3, [r7, #15]
 800ef3a:	4618      	mov	r0, r3
 800ef3c:	f000 f874 	bl	800f028 <USBD_Get_USB_Status>
 800ef40:	4603      	mov	r3, r0
 800ef42:	73bb      	strb	r3, [r7, #14]

    return usb_status;
 800ef44:	7bbb      	ldrb	r3, [r7, #14]
}
 800ef46:	4618      	mov	r0, r3
 800ef48:	3710      	adds	r7, #16
 800ef4a:	46bd      	mov	sp, r7
 800ef4c:	bd80      	pop	{r7, pc}

0800ef4e <USBD_LL_Transmit>:
 * @param  ep_addr: Endpoint number
 * @param  pbuf: Pointer to data to be sent
 * @param  size: Data size
 * @retval USBD status
 */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef * pdev, uint8_t ep_addr, uint8_t * pbuf, uint32_t size) {
 800ef4e:	b580      	push	{r7, lr}
 800ef50:	b086      	sub	sp, #24
 800ef52:	af00      	add	r7, sp, #0
 800ef54:	60f8      	str	r0, [r7, #12]
 800ef56:	607a      	str	r2, [r7, #4]
 800ef58:	603b      	str	r3, [r7, #0]
 800ef5a:	460b      	mov	r3, r1
 800ef5c:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef hal_status = HAL_OK;
 800ef5e:	2300      	movs	r3, #0
 800ef60:	75fb      	strb	r3, [r7, #23]
    USBD_StatusTypeDef usb_status = USBD_OK;
 800ef62:	2300      	movs	r3, #0
 800ef64:	75bb      	strb	r3, [r7, #22]

    hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ef66:	68fb      	ldr	r3, [r7, #12]
 800ef68:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800ef6c:	7af9      	ldrb	r1, [r7, #11]
 800ef6e:	683b      	ldr	r3, [r7, #0]
 800ef70:	687a      	ldr	r2, [r7, #4]
 800ef72:	f7f7 f969 	bl	8006248 <HAL_PCD_EP_Transmit>
 800ef76:	4603      	mov	r3, r0
 800ef78:	75fb      	strb	r3, [r7, #23]

    usb_status = USBD_Get_USB_Status(hal_status);
 800ef7a:	7dfb      	ldrb	r3, [r7, #23]
 800ef7c:	4618      	mov	r0, r3
 800ef7e:	f000 f853 	bl	800f028 <USBD_Get_USB_Status>
 800ef82:	4603      	mov	r3, r0
 800ef84:	75bb      	strb	r3, [r7, #22]

    return usb_status;
 800ef86:	7dbb      	ldrb	r3, [r7, #22]
}
 800ef88:	4618      	mov	r0, r3
 800ef8a:	3718      	adds	r7, #24
 800ef8c:	46bd      	mov	sp, r7
 800ef8e:	bd80      	pop	{r7, pc}

0800ef90 <USBD_LL_PrepareReceive>:
 * @param  ep_addr: Endpoint number
 * @param  pbuf: Pointer to data to be received
 * @param  size: Data size
 * @retval USBD status
 */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef * pdev, uint8_t ep_addr, uint8_t * pbuf, uint32_t size) {
 800ef90:	b580      	push	{r7, lr}
 800ef92:	b086      	sub	sp, #24
 800ef94:	af00      	add	r7, sp, #0
 800ef96:	60f8      	str	r0, [r7, #12]
 800ef98:	607a      	str	r2, [r7, #4]
 800ef9a:	603b      	str	r3, [r7, #0]
 800ef9c:	460b      	mov	r3, r1
 800ef9e:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef hal_status = HAL_OK;
 800efa0:	2300      	movs	r3, #0
 800efa2:	75fb      	strb	r3, [r7, #23]
    USBD_StatusTypeDef usb_status = USBD_OK;
 800efa4:	2300      	movs	r3, #0
 800efa6:	75bb      	strb	r3, [r7, #22]

    hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800efa8:	68fb      	ldr	r3, [r7, #12]
 800efaa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800efae:	7af9      	ldrb	r1, [r7, #11]
 800efb0:	683b      	ldr	r3, [r7, #0]
 800efb2:	687a      	ldr	r2, [r7, #4]
 800efb4:	f7f7 f8e5 	bl	8006182 <HAL_PCD_EP_Receive>
 800efb8:	4603      	mov	r3, r0
 800efba:	75fb      	strb	r3, [r7, #23]

    usb_status = USBD_Get_USB_Status(hal_status);
 800efbc:	7dfb      	ldrb	r3, [r7, #23]
 800efbe:	4618      	mov	r0, r3
 800efc0:	f000 f832 	bl	800f028 <USBD_Get_USB_Status>
 800efc4:	4603      	mov	r3, r0
 800efc6:	75bb      	strb	r3, [r7, #22]

    return usb_status;
 800efc8:	7dbb      	ldrb	r3, [r7, #22]
}
 800efca:	4618      	mov	r0, r3
 800efcc:	3718      	adds	r7, #24
 800efce:	46bd      	mov	sp, r7
 800efd0:	bd80      	pop	{r7, pc}

0800efd2 <USBD_LL_GetRxDataSize>:
 * @brief  Returns the last transferred packet size.
 * @param  pdev: Device handle
 * @param  ep_addr: Endpoint number
 * @retval Received Data Size
 */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef * pdev, uint8_t ep_addr) {
 800efd2:	b580      	push	{r7, lr}
 800efd4:	b082      	sub	sp, #8
 800efd6:	af00      	add	r7, sp, #0
 800efd8:	6078      	str	r0, [r7, #4]
 800efda:	460b      	mov	r3, r1
 800efdc:	70fb      	strb	r3, [r7, #3]
    return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef *)pdev->pData, ep_addr);
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800efe4:	78fa      	ldrb	r2, [r7, #3]
 800efe6:	4611      	mov	r1, r2
 800efe8:	4618      	mov	r0, r3
 800efea:	f7f7 f915 	bl	8006218 <HAL_PCD_EP_GetRxCount>
 800efee:	4603      	mov	r3, r0
}
 800eff0:	4618      	mov	r0, r3
 800eff2:	3708      	adds	r7, #8
 800eff4:	46bd      	mov	sp, r7
 800eff6:	bd80      	pop	{r7, pc}

0800eff8 <USBD_static_malloc>:
/**
 * @brief  Static single allocation.
 * @param  size: Size of allocated memory
 * @retval None
 */
void * USBD_static_malloc(uint32_t size) {
 800eff8:	b480      	push	{r7}
 800effa:	b083      	sub	sp, #12
 800effc:	af00      	add	r7, sp, #0
 800effe:	6078      	str	r0, [r7, #4]
    static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef) / 4) + 1]; /* On 32-bit boundary */
    return mem;
 800f000:	4b03      	ldr	r3, [pc, #12]	; (800f010 <USBD_static_malloc+0x18>)
}
 800f002:	4618      	mov	r0, r3
 800f004:	370c      	adds	r7, #12
 800f006:	46bd      	mov	sp, r7
 800f008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f00c:	4770      	bx	lr
 800f00e:	bf00      	nop
 800f010:	2000201c 	.word	0x2000201c

0800f014 <USBD_static_free>:
/**
 * @brief  Dummy memory free
 * @param  p: Pointer to allocated  memory address
 * @retval None
 */
void USBD_static_free(void * p) {
 800f014:	b480      	push	{r7}
 800f016:	b083      	sub	sp, #12
 800f018:	af00      	add	r7, sp, #0
 800f01a:	6078      	str	r0, [r7, #4]
}
 800f01c:	bf00      	nop
 800f01e:	370c      	adds	r7, #12
 800f020:	46bd      	mov	sp, r7
 800f022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f026:	4770      	bx	lr

0800f028 <USBD_Get_USB_Status>:
/**
 * @brief  Returns the USB status depending on the HAL status:
 * @param  hal_status: HAL status
 * @retval USB status
 */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status) {
 800f028:	b480      	push	{r7}
 800f02a:	b085      	sub	sp, #20
 800f02c:	af00      	add	r7, sp, #0
 800f02e:	4603      	mov	r3, r0
 800f030:	71fb      	strb	r3, [r7, #7]
    USBD_StatusTypeDef usb_status = USBD_OK;
 800f032:	2300      	movs	r3, #0
 800f034:	73fb      	strb	r3, [r7, #15]

    switch (hal_status) {
 800f036:	79fb      	ldrb	r3, [r7, #7]
 800f038:	2b03      	cmp	r3, #3
 800f03a:	d817      	bhi.n	800f06c <USBD_Get_USB_Status+0x44>
 800f03c:	a201      	add	r2, pc, #4	; (adr r2, 800f044 <USBD_Get_USB_Status+0x1c>)
 800f03e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f042:	bf00      	nop
 800f044:	0800f055 	.word	0x0800f055
 800f048:	0800f05b 	.word	0x0800f05b
 800f04c:	0800f061 	.word	0x0800f061
 800f050:	0800f067 	.word	0x0800f067
    case HAL_OK:
        usb_status = USBD_OK;
 800f054:	2300      	movs	r3, #0
 800f056:	73fb      	strb	r3, [r7, #15]
        break;
 800f058:	e00b      	b.n	800f072 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR:
        usb_status = USBD_FAIL;
 800f05a:	2303      	movs	r3, #3
 800f05c:	73fb      	strb	r3, [r7, #15]
        break;
 800f05e:	e008      	b.n	800f072 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY:
        usb_status = USBD_BUSY;
 800f060:	2301      	movs	r3, #1
 800f062:	73fb      	strb	r3, [r7, #15]
        break;
 800f064:	e005      	b.n	800f072 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT:
        usb_status = USBD_FAIL;
 800f066:	2303      	movs	r3, #3
 800f068:	73fb      	strb	r3, [r7, #15]
        break;
 800f06a:	e002      	b.n	800f072 <USBD_Get_USB_Status+0x4a>
    default:
        usb_status = USBD_FAIL;
 800f06c:	2303      	movs	r3, #3
 800f06e:	73fb      	strb	r3, [r7, #15]
        break;
 800f070:	bf00      	nop
    }
    return usb_status;
 800f072:	7bfb      	ldrb	r3, [r7, #15]
}
 800f074:	4618      	mov	r0, r3
 800f076:	3714      	adds	r7, #20
 800f078:	46bd      	mov	sp, r7
 800f07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f07e:	4770      	bx	lr

0800f080 <malloc>:
 800f080:	4b02      	ldr	r3, [pc, #8]	; (800f08c <malloc+0xc>)
 800f082:	4601      	mov	r1, r0
 800f084:	6818      	ldr	r0, [r3, #0]
 800f086:	f000 b82b 	b.w	800f0e0 <_malloc_r>
 800f08a:	bf00      	nop
 800f08c:	20000178 	.word	0x20000178

0800f090 <free>:
 800f090:	4b02      	ldr	r3, [pc, #8]	; (800f09c <free+0xc>)
 800f092:	4601      	mov	r1, r0
 800f094:	6818      	ldr	r0, [r3, #0]
 800f096:	f001 bd4d 	b.w	8010b34 <_free_r>
 800f09a:	bf00      	nop
 800f09c:	20000178 	.word	0x20000178

0800f0a0 <sbrk_aligned>:
 800f0a0:	b570      	push	{r4, r5, r6, lr}
 800f0a2:	4e0e      	ldr	r6, [pc, #56]	; (800f0dc <sbrk_aligned+0x3c>)
 800f0a4:	460c      	mov	r4, r1
 800f0a6:	6831      	ldr	r1, [r6, #0]
 800f0a8:	4605      	mov	r5, r0
 800f0aa:	b911      	cbnz	r1, 800f0b2 <sbrk_aligned+0x12>
 800f0ac:	f000 fe6c 	bl	800fd88 <_sbrk_r>
 800f0b0:	6030      	str	r0, [r6, #0]
 800f0b2:	4621      	mov	r1, r4
 800f0b4:	4628      	mov	r0, r5
 800f0b6:	f000 fe67 	bl	800fd88 <_sbrk_r>
 800f0ba:	1c43      	adds	r3, r0, #1
 800f0bc:	d00a      	beq.n	800f0d4 <sbrk_aligned+0x34>
 800f0be:	1cc4      	adds	r4, r0, #3
 800f0c0:	f024 0403 	bic.w	r4, r4, #3
 800f0c4:	42a0      	cmp	r0, r4
 800f0c6:	d007      	beq.n	800f0d8 <sbrk_aligned+0x38>
 800f0c8:	1a21      	subs	r1, r4, r0
 800f0ca:	4628      	mov	r0, r5
 800f0cc:	f000 fe5c 	bl	800fd88 <_sbrk_r>
 800f0d0:	3001      	adds	r0, #1
 800f0d2:	d101      	bne.n	800f0d8 <sbrk_aligned+0x38>
 800f0d4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800f0d8:	4620      	mov	r0, r4
 800f0da:	bd70      	pop	{r4, r5, r6, pc}
 800f0dc:	20002240 	.word	0x20002240

0800f0e0 <_malloc_r>:
 800f0e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f0e4:	1ccd      	adds	r5, r1, #3
 800f0e6:	f025 0503 	bic.w	r5, r5, #3
 800f0ea:	3508      	adds	r5, #8
 800f0ec:	2d0c      	cmp	r5, #12
 800f0ee:	bf38      	it	cc
 800f0f0:	250c      	movcc	r5, #12
 800f0f2:	2d00      	cmp	r5, #0
 800f0f4:	4607      	mov	r7, r0
 800f0f6:	db01      	blt.n	800f0fc <_malloc_r+0x1c>
 800f0f8:	42a9      	cmp	r1, r5
 800f0fa:	d905      	bls.n	800f108 <_malloc_r+0x28>
 800f0fc:	230c      	movs	r3, #12
 800f0fe:	603b      	str	r3, [r7, #0]
 800f100:	2600      	movs	r6, #0
 800f102:	4630      	mov	r0, r6
 800f104:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f108:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800f1dc <_malloc_r+0xfc>
 800f10c:	f000 f868 	bl	800f1e0 <__malloc_lock>
 800f110:	f8d8 3000 	ldr.w	r3, [r8]
 800f114:	461c      	mov	r4, r3
 800f116:	bb5c      	cbnz	r4, 800f170 <_malloc_r+0x90>
 800f118:	4629      	mov	r1, r5
 800f11a:	4638      	mov	r0, r7
 800f11c:	f7ff ffc0 	bl	800f0a0 <sbrk_aligned>
 800f120:	1c43      	adds	r3, r0, #1
 800f122:	4604      	mov	r4, r0
 800f124:	d155      	bne.n	800f1d2 <_malloc_r+0xf2>
 800f126:	f8d8 4000 	ldr.w	r4, [r8]
 800f12a:	4626      	mov	r6, r4
 800f12c:	2e00      	cmp	r6, #0
 800f12e:	d145      	bne.n	800f1bc <_malloc_r+0xdc>
 800f130:	2c00      	cmp	r4, #0
 800f132:	d048      	beq.n	800f1c6 <_malloc_r+0xe6>
 800f134:	6823      	ldr	r3, [r4, #0]
 800f136:	4631      	mov	r1, r6
 800f138:	4638      	mov	r0, r7
 800f13a:	eb04 0903 	add.w	r9, r4, r3
 800f13e:	f000 fe23 	bl	800fd88 <_sbrk_r>
 800f142:	4581      	cmp	r9, r0
 800f144:	d13f      	bne.n	800f1c6 <_malloc_r+0xe6>
 800f146:	6821      	ldr	r1, [r4, #0]
 800f148:	1a6d      	subs	r5, r5, r1
 800f14a:	4629      	mov	r1, r5
 800f14c:	4638      	mov	r0, r7
 800f14e:	f7ff ffa7 	bl	800f0a0 <sbrk_aligned>
 800f152:	3001      	adds	r0, #1
 800f154:	d037      	beq.n	800f1c6 <_malloc_r+0xe6>
 800f156:	6823      	ldr	r3, [r4, #0]
 800f158:	442b      	add	r3, r5
 800f15a:	6023      	str	r3, [r4, #0]
 800f15c:	f8d8 3000 	ldr.w	r3, [r8]
 800f160:	2b00      	cmp	r3, #0
 800f162:	d038      	beq.n	800f1d6 <_malloc_r+0xf6>
 800f164:	685a      	ldr	r2, [r3, #4]
 800f166:	42a2      	cmp	r2, r4
 800f168:	d12b      	bne.n	800f1c2 <_malloc_r+0xe2>
 800f16a:	2200      	movs	r2, #0
 800f16c:	605a      	str	r2, [r3, #4]
 800f16e:	e00f      	b.n	800f190 <_malloc_r+0xb0>
 800f170:	6822      	ldr	r2, [r4, #0]
 800f172:	1b52      	subs	r2, r2, r5
 800f174:	d41f      	bmi.n	800f1b6 <_malloc_r+0xd6>
 800f176:	2a0b      	cmp	r2, #11
 800f178:	d917      	bls.n	800f1aa <_malloc_r+0xca>
 800f17a:	1961      	adds	r1, r4, r5
 800f17c:	42a3      	cmp	r3, r4
 800f17e:	6025      	str	r5, [r4, #0]
 800f180:	bf18      	it	ne
 800f182:	6059      	strne	r1, [r3, #4]
 800f184:	6863      	ldr	r3, [r4, #4]
 800f186:	bf08      	it	eq
 800f188:	f8c8 1000 	streq.w	r1, [r8]
 800f18c:	5162      	str	r2, [r4, r5]
 800f18e:	604b      	str	r3, [r1, #4]
 800f190:	4638      	mov	r0, r7
 800f192:	f104 060b 	add.w	r6, r4, #11
 800f196:	f000 f829 	bl	800f1ec <__malloc_unlock>
 800f19a:	f026 0607 	bic.w	r6, r6, #7
 800f19e:	1d23      	adds	r3, r4, #4
 800f1a0:	1af2      	subs	r2, r6, r3
 800f1a2:	d0ae      	beq.n	800f102 <_malloc_r+0x22>
 800f1a4:	1b9b      	subs	r3, r3, r6
 800f1a6:	50a3      	str	r3, [r4, r2]
 800f1a8:	e7ab      	b.n	800f102 <_malloc_r+0x22>
 800f1aa:	42a3      	cmp	r3, r4
 800f1ac:	6862      	ldr	r2, [r4, #4]
 800f1ae:	d1dd      	bne.n	800f16c <_malloc_r+0x8c>
 800f1b0:	f8c8 2000 	str.w	r2, [r8]
 800f1b4:	e7ec      	b.n	800f190 <_malloc_r+0xb0>
 800f1b6:	4623      	mov	r3, r4
 800f1b8:	6864      	ldr	r4, [r4, #4]
 800f1ba:	e7ac      	b.n	800f116 <_malloc_r+0x36>
 800f1bc:	4634      	mov	r4, r6
 800f1be:	6876      	ldr	r6, [r6, #4]
 800f1c0:	e7b4      	b.n	800f12c <_malloc_r+0x4c>
 800f1c2:	4613      	mov	r3, r2
 800f1c4:	e7cc      	b.n	800f160 <_malloc_r+0x80>
 800f1c6:	230c      	movs	r3, #12
 800f1c8:	603b      	str	r3, [r7, #0]
 800f1ca:	4638      	mov	r0, r7
 800f1cc:	f000 f80e 	bl	800f1ec <__malloc_unlock>
 800f1d0:	e797      	b.n	800f102 <_malloc_r+0x22>
 800f1d2:	6025      	str	r5, [r4, #0]
 800f1d4:	e7dc      	b.n	800f190 <_malloc_r+0xb0>
 800f1d6:	605b      	str	r3, [r3, #4]
 800f1d8:	deff      	udf	#255	; 0xff
 800f1da:	bf00      	nop
 800f1dc:	2000223c 	.word	0x2000223c

0800f1e0 <__malloc_lock>:
 800f1e0:	4801      	ldr	r0, [pc, #4]	; (800f1e8 <__malloc_lock+0x8>)
 800f1e2:	f000 be1d 	b.w	800fe20 <__retarget_lock_acquire_recursive>
 800f1e6:	bf00      	nop
 800f1e8:	20002384 	.word	0x20002384

0800f1ec <__malloc_unlock>:
 800f1ec:	4801      	ldr	r0, [pc, #4]	; (800f1f4 <__malloc_unlock+0x8>)
 800f1ee:	f000 be18 	b.w	800fe22 <__retarget_lock_release_recursive>
 800f1f2:	bf00      	nop
 800f1f4:	20002384 	.word	0x20002384

0800f1f8 <__cvt>:
 800f1f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f1fc:	ec55 4b10 	vmov	r4, r5, d0
 800f200:	2d00      	cmp	r5, #0
 800f202:	460e      	mov	r6, r1
 800f204:	4619      	mov	r1, r3
 800f206:	462b      	mov	r3, r5
 800f208:	bfbb      	ittet	lt
 800f20a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800f20e:	461d      	movlt	r5, r3
 800f210:	2300      	movge	r3, #0
 800f212:	232d      	movlt	r3, #45	; 0x2d
 800f214:	700b      	strb	r3, [r1, #0]
 800f216:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f218:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800f21c:	4691      	mov	r9, r2
 800f21e:	f023 0820 	bic.w	r8, r3, #32
 800f222:	bfbc      	itt	lt
 800f224:	4622      	movlt	r2, r4
 800f226:	4614      	movlt	r4, r2
 800f228:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800f22c:	d005      	beq.n	800f23a <__cvt+0x42>
 800f22e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800f232:	d100      	bne.n	800f236 <__cvt+0x3e>
 800f234:	3601      	adds	r6, #1
 800f236:	2102      	movs	r1, #2
 800f238:	e000      	b.n	800f23c <__cvt+0x44>
 800f23a:	2103      	movs	r1, #3
 800f23c:	ab03      	add	r3, sp, #12
 800f23e:	9301      	str	r3, [sp, #4]
 800f240:	ab02      	add	r3, sp, #8
 800f242:	9300      	str	r3, [sp, #0]
 800f244:	ec45 4b10 	vmov	d0, r4, r5
 800f248:	4653      	mov	r3, sl
 800f24a:	4632      	mov	r2, r6
 800f24c:	f000 fe80 	bl	800ff50 <_dtoa_r>
 800f250:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800f254:	4607      	mov	r7, r0
 800f256:	d102      	bne.n	800f25e <__cvt+0x66>
 800f258:	f019 0f01 	tst.w	r9, #1
 800f25c:	d022      	beq.n	800f2a4 <__cvt+0xac>
 800f25e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800f262:	eb07 0906 	add.w	r9, r7, r6
 800f266:	d110      	bne.n	800f28a <__cvt+0x92>
 800f268:	783b      	ldrb	r3, [r7, #0]
 800f26a:	2b30      	cmp	r3, #48	; 0x30
 800f26c:	d10a      	bne.n	800f284 <__cvt+0x8c>
 800f26e:	2200      	movs	r2, #0
 800f270:	2300      	movs	r3, #0
 800f272:	4620      	mov	r0, r4
 800f274:	4629      	mov	r1, r5
 800f276:	f7f1 fc2f 	bl	8000ad8 <__aeabi_dcmpeq>
 800f27a:	b918      	cbnz	r0, 800f284 <__cvt+0x8c>
 800f27c:	f1c6 0601 	rsb	r6, r6, #1
 800f280:	f8ca 6000 	str.w	r6, [sl]
 800f284:	f8da 3000 	ldr.w	r3, [sl]
 800f288:	4499      	add	r9, r3
 800f28a:	2200      	movs	r2, #0
 800f28c:	2300      	movs	r3, #0
 800f28e:	4620      	mov	r0, r4
 800f290:	4629      	mov	r1, r5
 800f292:	f7f1 fc21 	bl	8000ad8 <__aeabi_dcmpeq>
 800f296:	b108      	cbz	r0, 800f29c <__cvt+0xa4>
 800f298:	f8cd 900c 	str.w	r9, [sp, #12]
 800f29c:	2230      	movs	r2, #48	; 0x30
 800f29e:	9b03      	ldr	r3, [sp, #12]
 800f2a0:	454b      	cmp	r3, r9
 800f2a2:	d307      	bcc.n	800f2b4 <__cvt+0xbc>
 800f2a4:	9b03      	ldr	r3, [sp, #12]
 800f2a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f2a8:	1bdb      	subs	r3, r3, r7
 800f2aa:	4638      	mov	r0, r7
 800f2ac:	6013      	str	r3, [r2, #0]
 800f2ae:	b004      	add	sp, #16
 800f2b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f2b4:	1c59      	adds	r1, r3, #1
 800f2b6:	9103      	str	r1, [sp, #12]
 800f2b8:	701a      	strb	r2, [r3, #0]
 800f2ba:	e7f0      	b.n	800f29e <__cvt+0xa6>

0800f2bc <__exponent>:
 800f2bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f2be:	4603      	mov	r3, r0
 800f2c0:	2900      	cmp	r1, #0
 800f2c2:	bfb8      	it	lt
 800f2c4:	4249      	neglt	r1, r1
 800f2c6:	f803 2b02 	strb.w	r2, [r3], #2
 800f2ca:	bfb4      	ite	lt
 800f2cc:	222d      	movlt	r2, #45	; 0x2d
 800f2ce:	222b      	movge	r2, #43	; 0x2b
 800f2d0:	2909      	cmp	r1, #9
 800f2d2:	7042      	strb	r2, [r0, #1]
 800f2d4:	dd2a      	ble.n	800f32c <__exponent+0x70>
 800f2d6:	f10d 0207 	add.w	r2, sp, #7
 800f2da:	4617      	mov	r7, r2
 800f2dc:	260a      	movs	r6, #10
 800f2de:	4694      	mov	ip, r2
 800f2e0:	fb91 f5f6 	sdiv	r5, r1, r6
 800f2e4:	fb06 1415 	mls	r4, r6, r5, r1
 800f2e8:	3430      	adds	r4, #48	; 0x30
 800f2ea:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800f2ee:	460c      	mov	r4, r1
 800f2f0:	2c63      	cmp	r4, #99	; 0x63
 800f2f2:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800f2f6:	4629      	mov	r1, r5
 800f2f8:	dcf1      	bgt.n	800f2de <__exponent+0x22>
 800f2fa:	3130      	adds	r1, #48	; 0x30
 800f2fc:	f1ac 0402 	sub.w	r4, ip, #2
 800f300:	f802 1c01 	strb.w	r1, [r2, #-1]
 800f304:	1c41      	adds	r1, r0, #1
 800f306:	4622      	mov	r2, r4
 800f308:	42ba      	cmp	r2, r7
 800f30a:	d30a      	bcc.n	800f322 <__exponent+0x66>
 800f30c:	f10d 0209 	add.w	r2, sp, #9
 800f310:	eba2 020c 	sub.w	r2, r2, ip
 800f314:	42bc      	cmp	r4, r7
 800f316:	bf88      	it	hi
 800f318:	2200      	movhi	r2, #0
 800f31a:	4413      	add	r3, r2
 800f31c:	1a18      	subs	r0, r3, r0
 800f31e:	b003      	add	sp, #12
 800f320:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f322:	f812 5b01 	ldrb.w	r5, [r2], #1
 800f326:	f801 5f01 	strb.w	r5, [r1, #1]!
 800f32a:	e7ed      	b.n	800f308 <__exponent+0x4c>
 800f32c:	2330      	movs	r3, #48	; 0x30
 800f32e:	3130      	adds	r1, #48	; 0x30
 800f330:	7083      	strb	r3, [r0, #2]
 800f332:	70c1      	strb	r1, [r0, #3]
 800f334:	1d03      	adds	r3, r0, #4
 800f336:	e7f1      	b.n	800f31c <__exponent+0x60>

0800f338 <_printf_float>:
 800f338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f33c:	ed2d 8b02 	vpush	{d8}
 800f340:	b08d      	sub	sp, #52	; 0x34
 800f342:	460c      	mov	r4, r1
 800f344:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800f348:	4616      	mov	r6, r2
 800f34a:	461f      	mov	r7, r3
 800f34c:	4605      	mov	r5, r0
 800f34e:	f000 fce3 	bl	800fd18 <_localeconv_r>
 800f352:	f8d0 a000 	ldr.w	sl, [r0]
 800f356:	4650      	mov	r0, sl
 800f358:	f7f0 ff92 	bl	8000280 <strlen>
 800f35c:	2300      	movs	r3, #0
 800f35e:	930a      	str	r3, [sp, #40]	; 0x28
 800f360:	6823      	ldr	r3, [r4, #0]
 800f362:	9305      	str	r3, [sp, #20]
 800f364:	f8d8 3000 	ldr.w	r3, [r8]
 800f368:	f894 b018 	ldrb.w	fp, [r4, #24]
 800f36c:	3307      	adds	r3, #7
 800f36e:	f023 0307 	bic.w	r3, r3, #7
 800f372:	f103 0208 	add.w	r2, r3, #8
 800f376:	f8c8 2000 	str.w	r2, [r8]
 800f37a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f37e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f382:	9307      	str	r3, [sp, #28]
 800f384:	f8cd 8018 	str.w	r8, [sp, #24]
 800f388:	ee08 0a10 	vmov	s16, r0
 800f38c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800f390:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f394:	4b9e      	ldr	r3, [pc, #632]	; (800f610 <_printf_float+0x2d8>)
 800f396:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f39a:	f7f1 fbcf 	bl	8000b3c <__aeabi_dcmpun>
 800f39e:	bb88      	cbnz	r0, 800f404 <_printf_float+0xcc>
 800f3a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f3a4:	4b9a      	ldr	r3, [pc, #616]	; (800f610 <_printf_float+0x2d8>)
 800f3a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f3aa:	f7f1 fba9 	bl	8000b00 <__aeabi_dcmple>
 800f3ae:	bb48      	cbnz	r0, 800f404 <_printf_float+0xcc>
 800f3b0:	2200      	movs	r2, #0
 800f3b2:	2300      	movs	r3, #0
 800f3b4:	4640      	mov	r0, r8
 800f3b6:	4649      	mov	r1, r9
 800f3b8:	f7f1 fb98 	bl	8000aec <__aeabi_dcmplt>
 800f3bc:	b110      	cbz	r0, 800f3c4 <_printf_float+0x8c>
 800f3be:	232d      	movs	r3, #45	; 0x2d
 800f3c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f3c4:	4a93      	ldr	r2, [pc, #588]	; (800f614 <_printf_float+0x2dc>)
 800f3c6:	4b94      	ldr	r3, [pc, #592]	; (800f618 <_printf_float+0x2e0>)
 800f3c8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800f3cc:	bf94      	ite	ls
 800f3ce:	4690      	movls	r8, r2
 800f3d0:	4698      	movhi	r8, r3
 800f3d2:	2303      	movs	r3, #3
 800f3d4:	6123      	str	r3, [r4, #16]
 800f3d6:	9b05      	ldr	r3, [sp, #20]
 800f3d8:	f023 0304 	bic.w	r3, r3, #4
 800f3dc:	6023      	str	r3, [r4, #0]
 800f3de:	f04f 0900 	mov.w	r9, #0
 800f3e2:	9700      	str	r7, [sp, #0]
 800f3e4:	4633      	mov	r3, r6
 800f3e6:	aa0b      	add	r2, sp, #44	; 0x2c
 800f3e8:	4621      	mov	r1, r4
 800f3ea:	4628      	mov	r0, r5
 800f3ec:	f000 f9da 	bl	800f7a4 <_printf_common>
 800f3f0:	3001      	adds	r0, #1
 800f3f2:	f040 8090 	bne.w	800f516 <_printf_float+0x1de>
 800f3f6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f3fa:	b00d      	add	sp, #52	; 0x34
 800f3fc:	ecbd 8b02 	vpop	{d8}
 800f400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f404:	4642      	mov	r2, r8
 800f406:	464b      	mov	r3, r9
 800f408:	4640      	mov	r0, r8
 800f40a:	4649      	mov	r1, r9
 800f40c:	f7f1 fb96 	bl	8000b3c <__aeabi_dcmpun>
 800f410:	b140      	cbz	r0, 800f424 <_printf_float+0xec>
 800f412:	464b      	mov	r3, r9
 800f414:	2b00      	cmp	r3, #0
 800f416:	bfbc      	itt	lt
 800f418:	232d      	movlt	r3, #45	; 0x2d
 800f41a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800f41e:	4a7f      	ldr	r2, [pc, #508]	; (800f61c <_printf_float+0x2e4>)
 800f420:	4b7f      	ldr	r3, [pc, #508]	; (800f620 <_printf_float+0x2e8>)
 800f422:	e7d1      	b.n	800f3c8 <_printf_float+0x90>
 800f424:	6863      	ldr	r3, [r4, #4]
 800f426:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800f42a:	9206      	str	r2, [sp, #24]
 800f42c:	1c5a      	adds	r2, r3, #1
 800f42e:	d13f      	bne.n	800f4b0 <_printf_float+0x178>
 800f430:	2306      	movs	r3, #6
 800f432:	6063      	str	r3, [r4, #4]
 800f434:	9b05      	ldr	r3, [sp, #20]
 800f436:	6861      	ldr	r1, [r4, #4]
 800f438:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800f43c:	2300      	movs	r3, #0
 800f43e:	9303      	str	r3, [sp, #12]
 800f440:	ab0a      	add	r3, sp, #40	; 0x28
 800f442:	e9cd b301 	strd	fp, r3, [sp, #4]
 800f446:	ab09      	add	r3, sp, #36	; 0x24
 800f448:	ec49 8b10 	vmov	d0, r8, r9
 800f44c:	9300      	str	r3, [sp, #0]
 800f44e:	6022      	str	r2, [r4, #0]
 800f450:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f454:	4628      	mov	r0, r5
 800f456:	f7ff fecf 	bl	800f1f8 <__cvt>
 800f45a:	9b06      	ldr	r3, [sp, #24]
 800f45c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f45e:	2b47      	cmp	r3, #71	; 0x47
 800f460:	4680      	mov	r8, r0
 800f462:	d108      	bne.n	800f476 <_printf_float+0x13e>
 800f464:	1cc8      	adds	r0, r1, #3
 800f466:	db02      	blt.n	800f46e <_printf_float+0x136>
 800f468:	6863      	ldr	r3, [r4, #4]
 800f46a:	4299      	cmp	r1, r3
 800f46c:	dd41      	ble.n	800f4f2 <_printf_float+0x1ba>
 800f46e:	f1ab 0302 	sub.w	r3, fp, #2
 800f472:	fa5f fb83 	uxtb.w	fp, r3
 800f476:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f47a:	d820      	bhi.n	800f4be <_printf_float+0x186>
 800f47c:	3901      	subs	r1, #1
 800f47e:	465a      	mov	r2, fp
 800f480:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800f484:	9109      	str	r1, [sp, #36]	; 0x24
 800f486:	f7ff ff19 	bl	800f2bc <__exponent>
 800f48a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f48c:	1813      	adds	r3, r2, r0
 800f48e:	2a01      	cmp	r2, #1
 800f490:	4681      	mov	r9, r0
 800f492:	6123      	str	r3, [r4, #16]
 800f494:	dc02      	bgt.n	800f49c <_printf_float+0x164>
 800f496:	6822      	ldr	r2, [r4, #0]
 800f498:	07d2      	lsls	r2, r2, #31
 800f49a:	d501      	bpl.n	800f4a0 <_printf_float+0x168>
 800f49c:	3301      	adds	r3, #1
 800f49e:	6123      	str	r3, [r4, #16]
 800f4a0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800f4a4:	2b00      	cmp	r3, #0
 800f4a6:	d09c      	beq.n	800f3e2 <_printf_float+0xaa>
 800f4a8:	232d      	movs	r3, #45	; 0x2d
 800f4aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f4ae:	e798      	b.n	800f3e2 <_printf_float+0xaa>
 800f4b0:	9a06      	ldr	r2, [sp, #24]
 800f4b2:	2a47      	cmp	r2, #71	; 0x47
 800f4b4:	d1be      	bne.n	800f434 <_printf_float+0xfc>
 800f4b6:	2b00      	cmp	r3, #0
 800f4b8:	d1bc      	bne.n	800f434 <_printf_float+0xfc>
 800f4ba:	2301      	movs	r3, #1
 800f4bc:	e7b9      	b.n	800f432 <_printf_float+0xfa>
 800f4be:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800f4c2:	d118      	bne.n	800f4f6 <_printf_float+0x1be>
 800f4c4:	2900      	cmp	r1, #0
 800f4c6:	6863      	ldr	r3, [r4, #4]
 800f4c8:	dd0b      	ble.n	800f4e2 <_printf_float+0x1aa>
 800f4ca:	6121      	str	r1, [r4, #16]
 800f4cc:	b913      	cbnz	r3, 800f4d4 <_printf_float+0x19c>
 800f4ce:	6822      	ldr	r2, [r4, #0]
 800f4d0:	07d0      	lsls	r0, r2, #31
 800f4d2:	d502      	bpl.n	800f4da <_printf_float+0x1a2>
 800f4d4:	3301      	adds	r3, #1
 800f4d6:	440b      	add	r3, r1
 800f4d8:	6123      	str	r3, [r4, #16]
 800f4da:	65a1      	str	r1, [r4, #88]	; 0x58
 800f4dc:	f04f 0900 	mov.w	r9, #0
 800f4e0:	e7de      	b.n	800f4a0 <_printf_float+0x168>
 800f4e2:	b913      	cbnz	r3, 800f4ea <_printf_float+0x1b2>
 800f4e4:	6822      	ldr	r2, [r4, #0]
 800f4e6:	07d2      	lsls	r2, r2, #31
 800f4e8:	d501      	bpl.n	800f4ee <_printf_float+0x1b6>
 800f4ea:	3302      	adds	r3, #2
 800f4ec:	e7f4      	b.n	800f4d8 <_printf_float+0x1a0>
 800f4ee:	2301      	movs	r3, #1
 800f4f0:	e7f2      	b.n	800f4d8 <_printf_float+0x1a0>
 800f4f2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800f4f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f4f8:	4299      	cmp	r1, r3
 800f4fa:	db05      	blt.n	800f508 <_printf_float+0x1d0>
 800f4fc:	6823      	ldr	r3, [r4, #0]
 800f4fe:	6121      	str	r1, [r4, #16]
 800f500:	07d8      	lsls	r0, r3, #31
 800f502:	d5ea      	bpl.n	800f4da <_printf_float+0x1a2>
 800f504:	1c4b      	adds	r3, r1, #1
 800f506:	e7e7      	b.n	800f4d8 <_printf_float+0x1a0>
 800f508:	2900      	cmp	r1, #0
 800f50a:	bfd4      	ite	le
 800f50c:	f1c1 0202 	rsble	r2, r1, #2
 800f510:	2201      	movgt	r2, #1
 800f512:	4413      	add	r3, r2
 800f514:	e7e0      	b.n	800f4d8 <_printf_float+0x1a0>
 800f516:	6823      	ldr	r3, [r4, #0]
 800f518:	055a      	lsls	r2, r3, #21
 800f51a:	d407      	bmi.n	800f52c <_printf_float+0x1f4>
 800f51c:	6923      	ldr	r3, [r4, #16]
 800f51e:	4642      	mov	r2, r8
 800f520:	4631      	mov	r1, r6
 800f522:	4628      	mov	r0, r5
 800f524:	47b8      	blx	r7
 800f526:	3001      	adds	r0, #1
 800f528:	d12c      	bne.n	800f584 <_printf_float+0x24c>
 800f52a:	e764      	b.n	800f3f6 <_printf_float+0xbe>
 800f52c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800f530:	f240 80e0 	bls.w	800f6f4 <_printf_float+0x3bc>
 800f534:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f538:	2200      	movs	r2, #0
 800f53a:	2300      	movs	r3, #0
 800f53c:	f7f1 facc 	bl	8000ad8 <__aeabi_dcmpeq>
 800f540:	2800      	cmp	r0, #0
 800f542:	d034      	beq.n	800f5ae <_printf_float+0x276>
 800f544:	4a37      	ldr	r2, [pc, #220]	; (800f624 <_printf_float+0x2ec>)
 800f546:	2301      	movs	r3, #1
 800f548:	4631      	mov	r1, r6
 800f54a:	4628      	mov	r0, r5
 800f54c:	47b8      	blx	r7
 800f54e:	3001      	adds	r0, #1
 800f550:	f43f af51 	beq.w	800f3f6 <_printf_float+0xbe>
 800f554:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f558:	429a      	cmp	r2, r3
 800f55a:	db02      	blt.n	800f562 <_printf_float+0x22a>
 800f55c:	6823      	ldr	r3, [r4, #0]
 800f55e:	07d8      	lsls	r0, r3, #31
 800f560:	d510      	bpl.n	800f584 <_printf_float+0x24c>
 800f562:	ee18 3a10 	vmov	r3, s16
 800f566:	4652      	mov	r2, sl
 800f568:	4631      	mov	r1, r6
 800f56a:	4628      	mov	r0, r5
 800f56c:	47b8      	blx	r7
 800f56e:	3001      	adds	r0, #1
 800f570:	f43f af41 	beq.w	800f3f6 <_printf_float+0xbe>
 800f574:	f04f 0800 	mov.w	r8, #0
 800f578:	f104 091a 	add.w	r9, r4, #26
 800f57c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f57e:	3b01      	subs	r3, #1
 800f580:	4543      	cmp	r3, r8
 800f582:	dc09      	bgt.n	800f598 <_printf_float+0x260>
 800f584:	6823      	ldr	r3, [r4, #0]
 800f586:	079b      	lsls	r3, r3, #30
 800f588:	f100 8107 	bmi.w	800f79a <_printf_float+0x462>
 800f58c:	68e0      	ldr	r0, [r4, #12]
 800f58e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f590:	4298      	cmp	r0, r3
 800f592:	bfb8      	it	lt
 800f594:	4618      	movlt	r0, r3
 800f596:	e730      	b.n	800f3fa <_printf_float+0xc2>
 800f598:	2301      	movs	r3, #1
 800f59a:	464a      	mov	r2, r9
 800f59c:	4631      	mov	r1, r6
 800f59e:	4628      	mov	r0, r5
 800f5a0:	47b8      	blx	r7
 800f5a2:	3001      	adds	r0, #1
 800f5a4:	f43f af27 	beq.w	800f3f6 <_printf_float+0xbe>
 800f5a8:	f108 0801 	add.w	r8, r8, #1
 800f5ac:	e7e6      	b.n	800f57c <_printf_float+0x244>
 800f5ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	dc39      	bgt.n	800f628 <_printf_float+0x2f0>
 800f5b4:	4a1b      	ldr	r2, [pc, #108]	; (800f624 <_printf_float+0x2ec>)
 800f5b6:	2301      	movs	r3, #1
 800f5b8:	4631      	mov	r1, r6
 800f5ba:	4628      	mov	r0, r5
 800f5bc:	47b8      	blx	r7
 800f5be:	3001      	adds	r0, #1
 800f5c0:	f43f af19 	beq.w	800f3f6 <_printf_float+0xbe>
 800f5c4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800f5c8:	4313      	orrs	r3, r2
 800f5ca:	d102      	bne.n	800f5d2 <_printf_float+0x29a>
 800f5cc:	6823      	ldr	r3, [r4, #0]
 800f5ce:	07d9      	lsls	r1, r3, #31
 800f5d0:	d5d8      	bpl.n	800f584 <_printf_float+0x24c>
 800f5d2:	ee18 3a10 	vmov	r3, s16
 800f5d6:	4652      	mov	r2, sl
 800f5d8:	4631      	mov	r1, r6
 800f5da:	4628      	mov	r0, r5
 800f5dc:	47b8      	blx	r7
 800f5de:	3001      	adds	r0, #1
 800f5e0:	f43f af09 	beq.w	800f3f6 <_printf_float+0xbe>
 800f5e4:	f04f 0900 	mov.w	r9, #0
 800f5e8:	f104 0a1a 	add.w	sl, r4, #26
 800f5ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f5ee:	425b      	negs	r3, r3
 800f5f0:	454b      	cmp	r3, r9
 800f5f2:	dc01      	bgt.n	800f5f8 <_printf_float+0x2c0>
 800f5f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f5f6:	e792      	b.n	800f51e <_printf_float+0x1e6>
 800f5f8:	2301      	movs	r3, #1
 800f5fa:	4652      	mov	r2, sl
 800f5fc:	4631      	mov	r1, r6
 800f5fe:	4628      	mov	r0, r5
 800f600:	47b8      	blx	r7
 800f602:	3001      	adds	r0, #1
 800f604:	f43f aef7 	beq.w	800f3f6 <_printf_float+0xbe>
 800f608:	f109 0901 	add.w	r9, r9, #1
 800f60c:	e7ee      	b.n	800f5ec <_printf_float+0x2b4>
 800f60e:	bf00      	nop
 800f610:	7fefffff 	.word	0x7fefffff
 800f614:	0801210c 	.word	0x0801210c
 800f618:	08012110 	.word	0x08012110
 800f61c:	08012114 	.word	0x08012114
 800f620:	08012118 	.word	0x08012118
 800f624:	0801211c 	.word	0x0801211c
 800f628:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f62a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f62c:	429a      	cmp	r2, r3
 800f62e:	bfa8      	it	ge
 800f630:	461a      	movge	r2, r3
 800f632:	2a00      	cmp	r2, #0
 800f634:	4691      	mov	r9, r2
 800f636:	dc37      	bgt.n	800f6a8 <_printf_float+0x370>
 800f638:	f04f 0b00 	mov.w	fp, #0
 800f63c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f640:	f104 021a 	add.w	r2, r4, #26
 800f644:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f646:	9305      	str	r3, [sp, #20]
 800f648:	eba3 0309 	sub.w	r3, r3, r9
 800f64c:	455b      	cmp	r3, fp
 800f64e:	dc33      	bgt.n	800f6b8 <_printf_float+0x380>
 800f650:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f654:	429a      	cmp	r2, r3
 800f656:	db3b      	blt.n	800f6d0 <_printf_float+0x398>
 800f658:	6823      	ldr	r3, [r4, #0]
 800f65a:	07da      	lsls	r2, r3, #31
 800f65c:	d438      	bmi.n	800f6d0 <_printf_float+0x398>
 800f65e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800f662:	eba2 0903 	sub.w	r9, r2, r3
 800f666:	9b05      	ldr	r3, [sp, #20]
 800f668:	1ad2      	subs	r2, r2, r3
 800f66a:	4591      	cmp	r9, r2
 800f66c:	bfa8      	it	ge
 800f66e:	4691      	movge	r9, r2
 800f670:	f1b9 0f00 	cmp.w	r9, #0
 800f674:	dc35      	bgt.n	800f6e2 <_printf_float+0x3aa>
 800f676:	f04f 0800 	mov.w	r8, #0
 800f67a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f67e:	f104 0a1a 	add.w	sl, r4, #26
 800f682:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f686:	1a9b      	subs	r3, r3, r2
 800f688:	eba3 0309 	sub.w	r3, r3, r9
 800f68c:	4543      	cmp	r3, r8
 800f68e:	f77f af79 	ble.w	800f584 <_printf_float+0x24c>
 800f692:	2301      	movs	r3, #1
 800f694:	4652      	mov	r2, sl
 800f696:	4631      	mov	r1, r6
 800f698:	4628      	mov	r0, r5
 800f69a:	47b8      	blx	r7
 800f69c:	3001      	adds	r0, #1
 800f69e:	f43f aeaa 	beq.w	800f3f6 <_printf_float+0xbe>
 800f6a2:	f108 0801 	add.w	r8, r8, #1
 800f6a6:	e7ec      	b.n	800f682 <_printf_float+0x34a>
 800f6a8:	4613      	mov	r3, r2
 800f6aa:	4631      	mov	r1, r6
 800f6ac:	4642      	mov	r2, r8
 800f6ae:	4628      	mov	r0, r5
 800f6b0:	47b8      	blx	r7
 800f6b2:	3001      	adds	r0, #1
 800f6b4:	d1c0      	bne.n	800f638 <_printf_float+0x300>
 800f6b6:	e69e      	b.n	800f3f6 <_printf_float+0xbe>
 800f6b8:	2301      	movs	r3, #1
 800f6ba:	4631      	mov	r1, r6
 800f6bc:	4628      	mov	r0, r5
 800f6be:	9205      	str	r2, [sp, #20]
 800f6c0:	47b8      	blx	r7
 800f6c2:	3001      	adds	r0, #1
 800f6c4:	f43f ae97 	beq.w	800f3f6 <_printf_float+0xbe>
 800f6c8:	9a05      	ldr	r2, [sp, #20]
 800f6ca:	f10b 0b01 	add.w	fp, fp, #1
 800f6ce:	e7b9      	b.n	800f644 <_printf_float+0x30c>
 800f6d0:	ee18 3a10 	vmov	r3, s16
 800f6d4:	4652      	mov	r2, sl
 800f6d6:	4631      	mov	r1, r6
 800f6d8:	4628      	mov	r0, r5
 800f6da:	47b8      	blx	r7
 800f6dc:	3001      	adds	r0, #1
 800f6de:	d1be      	bne.n	800f65e <_printf_float+0x326>
 800f6e0:	e689      	b.n	800f3f6 <_printf_float+0xbe>
 800f6e2:	9a05      	ldr	r2, [sp, #20]
 800f6e4:	464b      	mov	r3, r9
 800f6e6:	4442      	add	r2, r8
 800f6e8:	4631      	mov	r1, r6
 800f6ea:	4628      	mov	r0, r5
 800f6ec:	47b8      	blx	r7
 800f6ee:	3001      	adds	r0, #1
 800f6f0:	d1c1      	bne.n	800f676 <_printf_float+0x33e>
 800f6f2:	e680      	b.n	800f3f6 <_printf_float+0xbe>
 800f6f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f6f6:	2a01      	cmp	r2, #1
 800f6f8:	dc01      	bgt.n	800f6fe <_printf_float+0x3c6>
 800f6fa:	07db      	lsls	r3, r3, #31
 800f6fc:	d53a      	bpl.n	800f774 <_printf_float+0x43c>
 800f6fe:	2301      	movs	r3, #1
 800f700:	4642      	mov	r2, r8
 800f702:	4631      	mov	r1, r6
 800f704:	4628      	mov	r0, r5
 800f706:	47b8      	blx	r7
 800f708:	3001      	adds	r0, #1
 800f70a:	f43f ae74 	beq.w	800f3f6 <_printf_float+0xbe>
 800f70e:	ee18 3a10 	vmov	r3, s16
 800f712:	4652      	mov	r2, sl
 800f714:	4631      	mov	r1, r6
 800f716:	4628      	mov	r0, r5
 800f718:	47b8      	blx	r7
 800f71a:	3001      	adds	r0, #1
 800f71c:	f43f ae6b 	beq.w	800f3f6 <_printf_float+0xbe>
 800f720:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f724:	2200      	movs	r2, #0
 800f726:	2300      	movs	r3, #0
 800f728:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800f72c:	f7f1 f9d4 	bl	8000ad8 <__aeabi_dcmpeq>
 800f730:	b9d8      	cbnz	r0, 800f76a <_printf_float+0x432>
 800f732:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800f736:	f108 0201 	add.w	r2, r8, #1
 800f73a:	4631      	mov	r1, r6
 800f73c:	4628      	mov	r0, r5
 800f73e:	47b8      	blx	r7
 800f740:	3001      	adds	r0, #1
 800f742:	d10e      	bne.n	800f762 <_printf_float+0x42a>
 800f744:	e657      	b.n	800f3f6 <_printf_float+0xbe>
 800f746:	2301      	movs	r3, #1
 800f748:	4652      	mov	r2, sl
 800f74a:	4631      	mov	r1, r6
 800f74c:	4628      	mov	r0, r5
 800f74e:	47b8      	blx	r7
 800f750:	3001      	adds	r0, #1
 800f752:	f43f ae50 	beq.w	800f3f6 <_printf_float+0xbe>
 800f756:	f108 0801 	add.w	r8, r8, #1
 800f75a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f75c:	3b01      	subs	r3, #1
 800f75e:	4543      	cmp	r3, r8
 800f760:	dcf1      	bgt.n	800f746 <_printf_float+0x40e>
 800f762:	464b      	mov	r3, r9
 800f764:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f768:	e6da      	b.n	800f520 <_printf_float+0x1e8>
 800f76a:	f04f 0800 	mov.w	r8, #0
 800f76e:	f104 0a1a 	add.w	sl, r4, #26
 800f772:	e7f2      	b.n	800f75a <_printf_float+0x422>
 800f774:	2301      	movs	r3, #1
 800f776:	4642      	mov	r2, r8
 800f778:	e7df      	b.n	800f73a <_printf_float+0x402>
 800f77a:	2301      	movs	r3, #1
 800f77c:	464a      	mov	r2, r9
 800f77e:	4631      	mov	r1, r6
 800f780:	4628      	mov	r0, r5
 800f782:	47b8      	blx	r7
 800f784:	3001      	adds	r0, #1
 800f786:	f43f ae36 	beq.w	800f3f6 <_printf_float+0xbe>
 800f78a:	f108 0801 	add.w	r8, r8, #1
 800f78e:	68e3      	ldr	r3, [r4, #12]
 800f790:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f792:	1a5b      	subs	r3, r3, r1
 800f794:	4543      	cmp	r3, r8
 800f796:	dcf0      	bgt.n	800f77a <_printf_float+0x442>
 800f798:	e6f8      	b.n	800f58c <_printf_float+0x254>
 800f79a:	f04f 0800 	mov.w	r8, #0
 800f79e:	f104 0919 	add.w	r9, r4, #25
 800f7a2:	e7f4      	b.n	800f78e <_printf_float+0x456>

0800f7a4 <_printf_common>:
 800f7a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f7a8:	4616      	mov	r6, r2
 800f7aa:	4699      	mov	r9, r3
 800f7ac:	688a      	ldr	r2, [r1, #8]
 800f7ae:	690b      	ldr	r3, [r1, #16]
 800f7b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f7b4:	4293      	cmp	r3, r2
 800f7b6:	bfb8      	it	lt
 800f7b8:	4613      	movlt	r3, r2
 800f7ba:	6033      	str	r3, [r6, #0]
 800f7bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f7c0:	4607      	mov	r7, r0
 800f7c2:	460c      	mov	r4, r1
 800f7c4:	b10a      	cbz	r2, 800f7ca <_printf_common+0x26>
 800f7c6:	3301      	adds	r3, #1
 800f7c8:	6033      	str	r3, [r6, #0]
 800f7ca:	6823      	ldr	r3, [r4, #0]
 800f7cc:	0699      	lsls	r1, r3, #26
 800f7ce:	bf42      	ittt	mi
 800f7d0:	6833      	ldrmi	r3, [r6, #0]
 800f7d2:	3302      	addmi	r3, #2
 800f7d4:	6033      	strmi	r3, [r6, #0]
 800f7d6:	6825      	ldr	r5, [r4, #0]
 800f7d8:	f015 0506 	ands.w	r5, r5, #6
 800f7dc:	d106      	bne.n	800f7ec <_printf_common+0x48>
 800f7de:	f104 0a19 	add.w	sl, r4, #25
 800f7e2:	68e3      	ldr	r3, [r4, #12]
 800f7e4:	6832      	ldr	r2, [r6, #0]
 800f7e6:	1a9b      	subs	r3, r3, r2
 800f7e8:	42ab      	cmp	r3, r5
 800f7ea:	dc26      	bgt.n	800f83a <_printf_common+0x96>
 800f7ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f7f0:	1e13      	subs	r3, r2, #0
 800f7f2:	6822      	ldr	r2, [r4, #0]
 800f7f4:	bf18      	it	ne
 800f7f6:	2301      	movne	r3, #1
 800f7f8:	0692      	lsls	r2, r2, #26
 800f7fa:	d42b      	bmi.n	800f854 <_printf_common+0xb0>
 800f7fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f800:	4649      	mov	r1, r9
 800f802:	4638      	mov	r0, r7
 800f804:	47c0      	blx	r8
 800f806:	3001      	adds	r0, #1
 800f808:	d01e      	beq.n	800f848 <_printf_common+0xa4>
 800f80a:	6823      	ldr	r3, [r4, #0]
 800f80c:	6922      	ldr	r2, [r4, #16]
 800f80e:	f003 0306 	and.w	r3, r3, #6
 800f812:	2b04      	cmp	r3, #4
 800f814:	bf02      	ittt	eq
 800f816:	68e5      	ldreq	r5, [r4, #12]
 800f818:	6833      	ldreq	r3, [r6, #0]
 800f81a:	1aed      	subeq	r5, r5, r3
 800f81c:	68a3      	ldr	r3, [r4, #8]
 800f81e:	bf0c      	ite	eq
 800f820:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f824:	2500      	movne	r5, #0
 800f826:	4293      	cmp	r3, r2
 800f828:	bfc4      	itt	gt
 800f82a:	1a9b      	subgt	r3, r3, r2
 800f82c:	18ed      	addgt	r5, r5, r3
 800f82e:	2600      	movs	r6, #0
 800f830:	341a      	adds	r4, #26
 800f832:	42b5      	cmp	r5, r6
 800f834:	d11a      	bne.n	800f86c <_printf_common+0xc8>
 800f836:	2000      	movs	r0, #0
 800f838:	e008      	b.n	800f84c <_printf_common+0xa8>
 800f83a:	2301      	movs	r3, #1
 800f83c:	4652      	mov	r2, sl
 800f83e:	4649      	mov	r1, r9
 800f840:	4638      	mov	r0, r7
 800f842:	47c0      	blx	r8
 800f844:	3001      	adds	r0, #1
 800f846:	d103      	bne.n	800f850 <_printf_common+0xac>
 800f848:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f84c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f850:	3501      	adds	r5, #1
 800f852:	e7c6      	b.n	800f7e2 <_printf_common+0x3e>
 800f854:	18e1      	adds	r1, r4, r3
 800f856:	1c5a      	adds	r2, r3, #1
 800f858:	2030      	movs	r0, #48	; 0x30
 800f85a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f85e:	4422      	add	r2, r4
 800f860:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f864:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f868:	3302      	adds	r3, #2
 800f86a:	e7c7      	b.n	800f7fc <_printf_common+0x58>
 800f86c:	2301      	movs	r3, #1
 800f86e:	4622      	mov	r2, r4
 800f870:	4649      	mov	r1, r9
 800f872:	4638      	mov	r0, r7
 800f874:	47c0      	blx	r8
 800f876:	3001      	adds	r0, #1
 800f878:	d0e6      	beq.n	800f848 <_printf_common+0xa4>
 800f87a:	3601      	adds	r6, #1
 800f87c:	e7d9      	b.n	800f832 <_printf_common+0x8e>
	...

0800f880 <_printf_i>:
 800f880:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f884:	7e0f      	ldrb	r7, [r1, #24]
 800f886:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f888:	2f78      	cmp	r7, #120	; 0x78
 800f88a:	4691      	mov	r9, r2
 800f88c:	4680      	mov	r8, r0
 800f88e:	460c      	mov	r4, r1
 800f890:	469a      	mov	sl, r3
 800f892:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f896:	d807      	bhi.n	800f8a8 <_printf_i+0x28>
 800f898:	2f62      	cmp	r7, #98	; 0x62
 800f89a:	d80a      	bhi.n	800f8b2 <_printf_i+0x32>
 800f89c:	2f00      	cmp	r7, #0
 800f89e:	f000 80d4 	beq.w	800fa4a <_printf_i+0x1ca>
 800f8a2:	2f58      	cmp	r7, #88	; 0x58
 800f8a4:	f000 80c0 	beq.w	800fa28 <_printf_i+0x1a8>
 800f8a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f8ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f8b0:	e03a      	b.n	800f928 <_printf_i+0xa8>
 800f8b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f8b6:	2b15      	cmp	r3, #21
 800f8b8:	d8f6      	bhi.n	800f8a8 <_printf_i+0x28>
 800f8ba:	a101      	add	r1, pc, #4	; (adr r1, 800f8c0 <_printf_i+0x40>)
 800f8bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f8c0:	0800f919 	.word	0x0800f919
 800f8c4:	0800f92d 	.word	0x0800f92d
 800f8c8:	0800f8a9 	.word	0x0800f8a9
 800f8cc:	0800f8a9 	.word	0x0800f8a9
 800f8d0:	0800f8a9 	.word	0x0800f8a9
 800f8d4:	0800f8a9 	.word	0x0800f8a9
 800f8d8:	0800f92d 	.word	0x0800f92d
 800f8dc:	0800f8a9 	.word	0x0800f8a9
 800f8e0:	0800f8a9 	.word	0x0800f8a9
 800f8e4:	0800f8a9 	.word	0x0800f8a9
 800f8e8:	0800f8a9 	.word	0x0800f8a9
 800f8ec:	0800fa31 	.word	0x0800fa31
 800f8f0:	0800f959 	.word	0x0800f959
 800f8f4:	0800f9eb 	.word	0x0800f9eb
 800f8f8:	0800f8a9 	.word	0x0800f8a9
 800f8fc:	0800f8a9 	.word	0x0800f8a9
 800f900:	0800fa53 	.word	0x0800fa53
 800f904:	0800f8a9 	.word	0x0800f8a9
 800f908:	0800f959 	.word	0x0800f959
 800f90c:	0800f8a9 	.word	0x0800f8a9
 800f910:	0800f8a9 	.word	0x0800f8a9
 800f914:	0800f9f3 	.word	0x0800f9f3
 800f918:	682b      	ldr	r3, [r5, #0]
 800f91a:	1d1a      	adds	r2, r3, #4
 800f91c:	681b      	ldr	r3, [r3, #0]
 800f91e:	602a      	str	r2, [r5, #0]
 800f920:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f924:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f928:	2301      	movs	r3, #1
 800f92a:	e09f      	b.n	800fa6c <_printf_i+0x1ec>
 800f92c:	6820      	ldr	r0, [r4, #0]
 800f92e:	682b      	ldr	r3, [r5, #0]
 800f930:	0607      	lsls	r7, r0, #24
 800f932:	f103 0104 	add.w	r1, r3, #4
 800f936:	6029      	str	r1, [r5, #0]
 800f938:	d501      	bpl.n	800f93e <_printf_i+0xbe>
 800f93a:	681e      	ldr	r6, [r3, #0]
 800f93c:	e003      	b.n	800f946 <_printf_i+0xc6>
 800f93e:	0646      	lsls	r6, r0, #25
 800f940:	d5fb      	bpl.n	800f93a <_printf_i+0xba>
 800f942:	f9b3 6000 	ldrsh.w	r6, [r3]
 800f946:	2e00      	cmp	r6, #0
 800f948:	da03      	bge.n	800f952 <_printf_i+0xd2>
 800f94a:	232d      	movs	r3, #45	; 0x2d
 800f94c:	4276      	negs	r6, r6
 800f94e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f952:	485a      	ldr	r0, [pc, #360]	; (800fabc <_printf_i+0x23c>)
 800f954:	230a      	movs	r3, #10
 800f956:	e012      	b.n	800f97e <_printf_i+0xfe>
 800f958:	682b      	ldr	r3, [r5, #0]
 800f95a:	6820      	ldr	r0, [r4, #0]
 800f95c:	1d19      	adds	r1, r3, #4
 800f95e:	6029      	str	r1, [r5, #0]
 800f960:	0605      	lsls	r5, r0, #24
 800f962:	d501      	bpl.n	800f968 <_printf_i+0xe8>
 800f964:	681e      	ldr	r6, [r3, #0]
 800f966:	e002      	b.n	800f96e <_printf_i+0xee>
 800f968:	0641      	lsls	r1, r0, #25
 800f96a:	d5fb      	bpl.n	800f964 <_printf_i+0xe4>
 800f96c:	881e      	ldrh	r6, [r3, #0]
 800f96e:	4853      	ldr	r0, [pc, #332]	; (800fabc <_printf_i+0x23c>)
 800f970:	2f6f      	cmp	r7, #111	; 0x6f
 800f972:	bf0c      	ite	eq
 800f974:	2308      	moveq	r3, #8
 800f976:	230a      	movne	r3, #10
 800f978:	2100      	movs	r1, #0
 800f97a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f97e:	6865      	ldr	r5, [r4, #4]
 800f980:	60a5      	str	r5, [r4, #8]
 800f982:	2d00      	cmp	r5, #0
 800f984:	bfa2      	ittt	ge
 800f986:	6821      	ldrge	r1, [r4, #0]
 800f988:	f021 0104 	bicge.w	r1, r1, #4
 800f98c:	6021      	strge	r1, [r4, #0]
 800f98e:	b90e      	cbnz	r6, 800f994 <_printf_i+0x114>
 800f990:	2d00      	cmp	r5, #0
 800f992:	d04b      	beq.n	800fa2c <_printf_i+0x1ac>
 800f994:	4615      	mov	r5, r2
 800f996:	fbb6 f1f3 	udiv	r1, r6, r3
 800f99a:	fb03 6711 	mls	r7, r3, r1, r6
 800f99e:	5dc7      	ldrb	r7, [r0, r7]
 800f9a0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f9a4:	4637      	mov	r7, r6
 800f9a6:	42bb      	cmp	r3, r7
 800f9a8:	460e      	mov	r6, r1
 800f9aa:	d9f4      	bls.n	800f996 <_printf_i+0x116>
 800f9ac:	2b08      	cmp	r3, #8
 800f9ae:	d10b      	bne.n	800f9c8 <_printf_i+0x148>
 800f9b0:	6823      	ldr	r3, [r4, #0]
 800f9b2:	07de      	lsls	r6, r3, #31
 800f9b4:	d508      	bpl.n	800f9c8 <_printf_i+0x148>
 800f9b6:	6923      	ldr	r3, [r4, #16]
 800f9b8:	6861      	ldr	r1, [r4, #4]
 800f9ba:	4299      	cmp	r1, r3
 800f9bc:	bfde      	ittt	le
 800f9be:	2330      	movle	r3, #48	; 0x30
 800f9c0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f9c4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800f9c8:	1b52      	subs	r2, r2, r5
 800f9ca:	6122      	str	r2, [r4, #16]
 800f9cc:	f8cd a000 	str.w	sl, [sp]
 800f9d0:	464b      	mov	r3, r9
 800f9d2:	aa03      	add	r2, sp, #12
 800f9d4:	4621      	mov	r1, r4
 800f9d6:	4640      	mov	r0, r8
 800f9d8:	f7ff fee4 	bl	800f7a4 <_printf_common>
 800f9dc:	3001      	adds	r0, #1
 800f9de:	d14a      	bne.n	800fa76 <_printf_i+0x1f6>
 800f9e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f9e4:	b004      	add	sp, #16
 800f9e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f9ea:	6823      	ldr	r3, [r4, #0]
 800f9ec:	f043 0320 	orr.w	r3, r3, #32
 800f9f0:	6023      	str	r3, [r4, #0]
 800f9f2:	4833      	ldr	r0, [pc, #204]	; (800fac0 <_printf_i+0x240>)
 800f9f4:	2778      	movs	r7, #120	; 0x78
 800f9f6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800f9fa:	6823      	ldr	r3, [r4, #0]
 800f9fc:	6829      	ldr	r1, [r5, #0]
 800f9fe:	061f      	lsls	r7, r3, #24
 800fa00:	f851 6b04 	ldr.w	r6, [r1], #4
 800fa04:	d402      	bmi.n	800fa0c <_printf_i+0x18c>
 800fa06:	065f      	lsls	r7, r3, #25
 800fa08:	bf48      	it	mi
 800fa0a:	b2b6      	uxthmi	r6, r6
 800fa0c:	07df      	lsls	r7, r3, #31
 800fa0e:	bf48      	it	mi
 800fa10:	f043 0320 	orrmi.w	r3, r3, #32
 800fa14:	6029      	str	r1, [r5, #0]
 800fa16:	bf48      	it	mi
 800fa18:	6023      	strmi	r3, [r4, #0]
 800fa1a:	b91e      	cbnz	r6, 800fa24 <_printf_i+0x1a4>
 800fa1c:	6823      	ldr	r3, [r4, #0]
 800fa1e:	f023 0320 	bic.w	r3, r3, #32
 800fa22:	6023      	str	r3, [r4, #0]
 800fa24:	2310      	movs	r3, #16
 800fa26:	e7a7      	b.n	800f978 <_printf_i+0xf8>
 800fa28:	4824      	ldr	r0, [pc, #144]	; (800fabc <_printf_i+0x23c>)
 800fa2a:	e7e4      	b.n	800f9f6 <_printf_i+0x176>
 800fa2c:	4615      	mov	r5, r2
 800fa2e:	e7bd      	b.n	800f9ac <_printf_i+0x12c>
 800fa30:	682b      	ldr	r3, [r5, #0]
 800fa32:	6826      	ldr	r6, [r4, #0]
 800fa34:	6961      	ldr	r1, [r4, #20]
 800fa36:	1d18      	adds	r0, r3, #4
 800fa38:	6028      	str	r0, [r5, #0]
 800fa3a:	0635      	lsls	r5, r6, #24
 800fa3c:	681b      	ldr	r3, [r3, #0]
 800fa3e:	d501      	bpl.n	800fa44 <_printf_i+0x1c4>
 800fa40:	6019      	str	r1, [r3, #0]
 800fa42:	e002      	b.n	800fa4a <_printf_i+0x1ca>
 800fa44:	0670      	lsls	r0, r6, #25
 800fa46:	d5fb      	bpl.n	800fa40 <_printf_i+0x1c0>
 800fa48:	8019      	strh	r1, [r3, #0]
 800fa4a:	2300      	movs	r3, #0
 800fa4c:	6123      	str	r3, [r4, #16]
 800fa4e:	4615      	mov	r5, r2
 800fa50:	e7bc      	b.n	800f9cc <_printf_i+0x14c>
 800fa52:	682b      	ldr	r3, [r5, #0]
 800fa54:	1d1a      	adds	r2, r3, #4
 800fa56:	602a      	str	r2, [r5, #0]
 800fa58:	681d      	ldr	r5, [r3, #0]
 800fa5a:	6862      	ldr	r2, [r4, #4]
 800fa5c:	2100      	movs	r1, #0
 800fa5e:	4628      	mov	r0, r5
 800fa60:	f7f0 fbbe 	bl	80001e0 <memchr>
 800fa64:	b108      	cbz	r0, 800fa6a <_printf_i+0x1ea>
 800fa66:	1b40      	subs	r0, r0, r5
 800fa68:	6060      	str	r0, [r4, #4]
 800fa6a:	6863      	ldr	r3, [r4, #4]
 800fa6c:	6123      	str	r3, [r4, #16]
 800fa6e:	2300      	movs	r3, #0
 800fa70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fa74:	e7aa      	b.n	800f9cc <_printf_i+0x14c>
 800fa76:	6923      	ldr	r3, [r4, #16]
 800fa78:	462a      	mov	r2, r5
 800fa7a:	4649      	mov	r1, r9
 800fa7c:	4640      	mov	r0, r8
 800fa7e:	47d0      	blx	sl
 800fa80:	3001      	adds	r0, #1
 800fa82:	d0ad      	beq.n	800f9e0 <_printf_i+0x160>
 800fa84:	6823      	ldr	r3, [r4, #0]
 800fa86:	079b      	lsls	r3, r3, #30
 800fa88:	d413      	bmi.n	800fab2 <_printf_i+0x232>
 800fa8a:	68e0      	ldr	r0, [r4, #12]
 800fa8c:	9b03      	ldr	r3, [sp, #12]
 800fa8e:	4298      	cmp	r0, r3
 800fa90:	bfb8      	it	lt
 800fa92:	4618      	movlt	r0, r3
 800fa94:	e7a6      	b.n	800f9e4 <_printf_i+0x164>
 800fa96:	2301      	movs	r3, #1
 800fa98:	4632      	mov	r2, r6
 800fa9a:	4649      	mov	r1, r9
 800fa9c:	4640      	mov	r0, r8
 800fa9e:	47d0      	blx	sl
 800faa0:	3001      	adds	r0, #1
 800faa2:	d09d      	beq.n	800f9e0 <_printf_i+0x160>
 800faa4:	3501      	adds	r5, #1
 800faa6:	68e3      	ldr	r3, [r4, #12]
 800faa8:	9903      	ldr	r1, [sp, #12]
 800faaa:	1a5b      	subs	r3, r3, r1
 800faac:	42ab      	cmp	r3, r5
 800faae:	dcf2      	bgt.n	800fa96 <_printf_i+0x216>
 800fab0:	e7eb      	b.n	800fa8a <_printf_i+0x20a>
 800fab2:	2500      	movs	r5, #0
 800fab4:	f104 0619 	add.w	r6, r4, #25
 800fab8:	e7f5      	b.n	800faa6 <_printf_i+0x226>
 800faba:	bf00      	nop
 800fabc:	0801211e 	.word	0x0801211e
 800fac0:	0801212f 	.word	0x0801212f

0800fac4 <std>:
 800fac4:	2300      	movs	r3, #0
 800fac6:	b510      	push	{r4, lr}
 800fac8:	4604      	mov	r4, r0
 800faca:	e9c0 3300 	strd	r3, r3, [r0]
 800face:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800fad2:	6083      	str	r3, [r0, #8]
 800fad4:	8181      	strh	r1, [r0, #12]
 800fad6:	6643      	str	r3, [r0, #100]	; 0x64
 800fad8:	81c2      	strh	r2, [r0, #14]
 800fada:	6183      	str	r3, [r0, #24]
 800fadc:	4619      	mov	r1, r3
 800fade:	2208      	movs	r2, #8
 800fae0:	305c      	adds	r0, #92	; 0x5c
 800fae2:	f000 f902 	bl	800fcea <memset>
 800fae6:	4b05      	ldr	r3, [pc, #20]	; (800fafc <std+0x38>)
 800fae8:	6263      	str	r3, [r4, #36]	; 0x24
 800faea:	4b05      	ldr	r3, [pc, #20]	; (800fb00 <std+0x3c>)
 800faec:	62a3      	str	r3, [r4, #40]	; 0x28
 800faee:	4b05      	ldr	r3, [pc, #20]	; (800fb04 <std+0x40>)
 800faf0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800faf2:	4b05      	ldr	r3, [pc, #20]	; (800fb08 <std+0x44>)
 800faf4:	6224      	str	r4, [r4, #32]
 800faf6:	6323      	str	r3, [r4, #48]	; 0x30
 800faf8:	bd10      	pop	{r4, pc}
 800fafa:	bf00      	nop
 800fafc:	0800fc65 	.word	0x0800fc65
 800fb00:	0800fc87 	.word	0x0800fc87
 800fb04:	0800fcbf 	.word	0x0800fcbf
 800fb08:	0800fce3 	.word	0x0800fce3

0800fb0c <stdio_exit_handler>:
 800fb0c:	4a02      	ldr	r2, [pc, #8]	; (800fb18 <stdio_exit_handler+0xc>)
 800fb0e:	4903      	ldr	r1, [pc, #12]	; (800fb1c <stdio_exit_handler+0x10>)
 800fb10:	4803      	ldr	r0, [pc, #12]	; (800fb20 <stdio_exit_handler+0x14>)
 800fb12:	f000 b869 	b.w	800fbe8 <_fwalk_sglue>
 800fb16:	bf00      	nop
 800fb18:	20000120 	.word	0x20000120
 800fb1c:	08011681 	.word	0x08011681
 800fb20:	2000012c 	.word	0x2000012c

0800fb24 <cleanup_stdio>:
 800fb24:	6841      	ldr	r1, [r0, #4]
 800fb26:	4b0c      	ldr	r3, [pc, #48]	; (800fb58 <cleanup_stdio+0x34>)
 800fb28:	4299      	cmp	r1, r3
 800fb2a:	b510      	push	{r4, lr}
 800fb2c:	4604      	mov	r4, r0
 800fb2e:	d001      	beq.n	800fb34 <cleanup_stdio+0x10>
 800fb30:	f001 fda6 	bl	8011680 <_fflush_r>
 800fb34:	68a1      	ldr	r1, [r4, #8]
 800fb36:	4b09      	ldr	r3, [pc, #36]	; (800fb5c <cleanup_stdio+0x38>)
 800fb38:	4299      	cmp	r1, r3
 800fb3a:	d002      	beq.n	800fb42 <cleanup_stdio+0x1e>
 800fb3c:	4620      	mov	r0, r4
 800fb3e:	f001 fd9f 	bl	8011680 <_fflush_r>
 800fb42:	68e1      	ldr	r1, [r4, #12]
 800fb44:	4b06      	ldr	r3, [pc, #24]	; (800fb60 <cleanup_stdio+0x3c>)
 800fb46:	4299      	cmp	r1, r3
 800fb48:	d004      	beq.n	800fb54 <cleanup_stdio+0x30>
 800fb4a:	4620      	mov	r0, r4
 800fb4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fb50:	f001 bd96 	b.w	8011680 <_fflush_r>
 800fb54:	bd10      	pop	{r4, pc}
 800fb56:	bf00      	nop
 800fb58:	20002244 	.word	0x20002244
 800fb5c:	200022ac 	.word	0x200022ac
 800fb60:	20002314 	.word	0x20002314

0800fb64 <global_stdio_init.part.0>:
 800fb64:	b510      	push	{r4, lr}
 800fb66:	4b0b      	ldr	r3, [pc, #44]	; (800fb94 <global_stdio_init.part.0+0x30>)
 800fb68:	4c0b      	ldr	r4, [pc, #44]	; (800fb98 <global_stdio_init.part.0+0x34>)
 800fb6a:	4a0c      	ldr	r2, [pc, #48]	; (800fb9c <global_stdio_init.part.0+0x38>)
 800fb6c:	601a      	str	r2, [r3, #0]
 800fb6e:	4620      	mov	r0, r4
 800fb70:	2200      	movs	r2, #0
 800fb72:	2104      	movs	r1, #4
 800fb74:	f7ff ffa6 	bl	800fac4 <std>
 800fb78:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800fb7c:	2201      	movs	r2, #1
 800fb7e:	2109      	movs	r1, #9
 800fb80:	f7ff ffa0 	bl	800fac4 <std>
 800fb84:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800fb88:	2202      	movs	r2, #2
 800fb8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fb8e:	2112      	movs	r1, #18
 800fb90:	f7ff bf98 	b.w	800fac4 <std>
 800fb94:	2000237c 	.word	0x2000237c
 800fb98:	20002244 	.word	0x20002244
 800fb9c:	0800fb0d 	.word	0x0800fb0d

0800fba0 <__sfp_lock_acquire>:
 800fba0:	4801      	ldr	r0, [pc, #4]	; (800fba8 <__sfp_lock_acquire+0x8>)
 800fba2:	f000 b93d 	b.w	800fe20 <__retarget_lock_acquire_recursive>
 800fba6:	bf00      	nop
 800fba8:	20002385 	.word	0x20002385

0800fbac <__sfp_lock_release>:
 800fbac:	4801      	ldr	r0, [pc, #4]	; (800fbb4 <__sfp_lock_release+0x8>)
 800fbae:	f000 b938 	b.w	800fe22 <__retarget_lock_release_recursive>
 800fbb2:	bf00      	nop
 800fbb4:	20002385 	.word	0x20002385

0800fbb8 <__sinit>:
 800fbb8:	b510      	push	{r4, lr}
 800fbba:	4604      	mov	r4, r0
 800fbbc:	f7ff fff0 	bl	800fba0 <__sfp_lock_acquire>
 800fbc0:	6a23      	ldr	r3, [r4, #32]
 800fbc2:	b11b      	cbz	r3, 800fbcc <__sinit+0x14>
 800fbc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fbc8:	f7ff bff0 	b.w	800fbac <__sfp_lock_release>
 800fbcc:	4b04      	ldr	r3, [pc, #16]	; (800fbe0 <__sinit+0x28>)
 800fbce:	6223      	str	r3, [r4, #32]
 800fbd0:	4b04      	ldr	r3, [pc, #16]	; (800fbe4 <__sinit+0x2c>)
 800fbd2:	681b      	ldr	r3, [r3, #0]
 800fbd4:	2b00      	cmp	r3, #0
 800fbd6:	d1f5      	bne.n	800fbc4 <__sinit+0xc>
 800fbd8:	f7ff ffc4 	bl	800fb64 <global_stdio_init.part.0>
 800fbdc:	e7f2      	b.n	800fbc4 <__sinit+0xc>
 800fbde:	bf00      	nop
 800fbe0:	0800fb25 	.word	0x0800fb25
 800fbe4:	2000237c 	.word	0x2000237c

0800fbe8 <_fwalk_sglue>:
 800fbe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fbec:	4607      	mov	r7, r0
 800fbee:	4688      	mov	r8, r1
 800fbf0:	4614      	mov	r4, r2
 800fbf2:	2600      	movs	r6, #0
 800fbf4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800fbf8:	f1b9 0901 	subs.w	r9, r9, #1
 800fbfc:	d505      	bpl.n	800fc0a <_fwalk_sglue+0x22>
 800fbfe:	6824      	ldr	r4, [r4, #0]
 800fc00:	2c00      	cmp	r4, #0
 800fc02:	d1f7      	bne.n	800fbf4 <_fwalk_sglue+0xc>
 800fc04:	4630      	mov	r0, r6
 800fc06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fc0a:	89ab      	ldrh	r3, [r5, #12]
 800fc0c:	2b01      	cmp	r3, #1
 800fc0e:	d907      	bls.n	800fc20 <_fwalk_sglue+0x38>
 800fc10:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800fc14:	3301      	adds	r3, #1
 800fc16:	d003      	beq.n	800fc20 <_fwalk_sglue+0x38>
 800fc18:	4629      	mov	r1, r5
 800fc1a:	4638      	mov	r0, r7
 800fc1c:	47c0      	blx	r8
 800fc1e:	4306      	orrs	r6, r0
 800fc20:	3568      	adds	r5, #104	; 0x68
 800fc22:	e7e9      	b.n	800fbf8 <_fwalk_sglue+0x10>

0800fc24 <siprintf>:
 800fc24:	b40e      	push	{r1, r2, r3}
 800fc26:	b500      	push	{lr}
 800fc28:	b09c      	sub	sp, #112	; 0x70
 800fc2a:	ab1d      	add	r3, sp, #116	; 0x74
 800fc2c:	9002      	str	r0, [sp, #8]
 800fc2e:	9006      	str	r0, [sp, #24]
 800fc30:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800fc34:	4809      	ldr	r0, [pc, #36]	; (800fc5c <siprintf+0x38>)
 800fc36:	9107      	str	r1, [sp, #28]
 800fc38:	9104      	str	r1, [sp, #16]
 800fc3a:	4909      	ldr	r1, [pc, #36]	; (800fc60 <siprintf+0x3c>)
 800fc3c:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc40:	9105      	str	r1, [sp, #20]
 800fc42:	6800      	ldr	r0, [r0, #0]
 800fc44:	9301      	str	r3, [sp, #4]
 800fc46:	a902      	add	r1, sp, #8
 800fc48:	f001 fb96 	bl	8011378 <_svfiprintf_r>
 800fc4c:	9b02      	ldr	r3, [sp, #8]
 800fc4e:	2200      	movs	r2, #0
 800fc50:	701a      	strb	r2, [r3, #0]
 800fc52:	b01c      	add	sp, #112	; 0x70
 800fc54:	f85d eb04 	ldr.w	lr, [sp], #4
 800fc58:	b003      	add	sp, #12
 800fc5a:	4770      	bx	lr
 800fc5c:	20000178 	.word	0x20000178
 800fc60:	ffff0208 	.word	0xffff0208

0800fc64 <__sread>:
 800fc64:	b510      	push	{r4, lr}
 800fc66:	460c      	mov	r4, r1
 800fc68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc6c:	f000 f87a 	bl	800fd64 <_read_r>
 800fc70:	2800      	cmp	r0, #0
 800fc72:	bfab      	itete	ge
 800fc74:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800fc76:	89a3      	ldrhlt	r3, [r4, #12]
 800fc78:	181b      	addge	r3, r3, r0
 800fc7a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800fc7e:	bfac      	ite	ge
 800fc80:	6563      	strge	r3, [r4, #84]	; 0x54
 800fc82:	81a3      	strhlt	r3, [r4, #12]
 800fc84:	bd10      	pop	{r4, pc}

0800fc86 <__swrite>:
 800fc86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc8a:	461f      	mov	r7, r3
 800fc8c:	898b      	ldrh	r3, [r1, #12]
 800fc8e:	05db      	lsls	r3, r3, #23
 800fc90:	4605      	mov	r5, r0
 800fc92:	460c      	mov	r4, r1
 800fc94:	4616      	mov	r6, r2
 800fc96:	d505      	bpl.n	800fca4 <__swrite+0x1e>
 800fc98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fc9c:	2302      	movs	r3, #2
 800fc9e:	2200      	movs	r2, #0
 800fca0:	f000 f84e 	bl	800fd40 <_lseek_r>
 800fca4:	89a3      	ldrh	r3, [r4, #12]
 800fca6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fcaa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fcae:	81a3      	strh	r3, [r4, #12]
 800fcb0:	4632      	mov	r2, r6
 800fcb2:	463b      	mov	r3, r7
 800fcb4:	4628      	mov	r0, r5
 800fcb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fcba:	f000 b875 	b.w	800fda8 <_write_r>

0800fcbe <__sseek>:
 800fcbe:	b510      	push	{r4, lr}
 800fcc0:	460c      	mov	r4, r1
 800fcc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fcc6:	f000 f83b 	bl	800fd40 <_lseek_r>
 800fcca:	1c43      	adds	r3, r0, #1
 800fccc:	89a3      	ldrh	r3, [r4, #12]
 800fcce:	bf15      	itete	ne
 800fcd0:	6560      	strne	r0, [r4, #84]	; 0x54
 800fcd2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800fcd6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800fcda:	81a3      	strheq	r3, [r4, #12]
 800fcdc:	bf18      	it	ne
 800fcde:	81a3      	strhne	r3, [r4, #12]
 800fce0:	bd10      	pop	{r4, pc}

0800fce2 <__sclose>:
 800fce2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fce6:	f000 b81b 	b.w	800fd20 <_close_r>

0800fcea <memset>:
 800fcea:	4402      	add	r2, r0
 800fcec:	4603      	mov	r3, r0
 800fcee:	4293      	cmp	r3, r2
 800fcf0:	d100      	bne.n	800fcf4 <memset+0xa>
 800fcf2:	4770      	bx	lr
 800fcf4:	f803 1b01 	strb.w	r1, [r3], #1
 800fcf8:	e7f9      	b.n	800fcee <memset+0x4>

0800fcfa <strcat>:
 800fcfa:	b510      	push	{r4, lr}
 800fcfc:	4602      	mov	r2, r0
 800fcfe:	7814      	ldrb	r4, [r2, #0]
 800fd00:	4613      	mov	r3, r2
 800fd02:	3201      	adds	r2, #1
 800fd04:	2c00      	cmp	r4, #0
 800fd06:	d1fa      	bne.n	800fcfe <strcat+0x4>
 800fd08:	3b01      	subs	r3, #1
 800fd0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fd0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fd12:	2a00      	cmp	r2, #0
 800fd14:	d1f9      	bne.n	800fd0a <strcat+0x10>
 800fd16:	bd10      	pop	{r4, pc}

0800fd18 <_localeconv_r>:
 800fd18:	4800      	ldr	r0, [pc, #0]	; (800fd1c <_localeconv_r+0x4>)
 800fd1a:	4770      	bx	lr
 800fd1c:	2000026c 	.word	0x2000026c

0800fd20 <_close_r>:
 800fd20:	b538      	push	{r3, r4, r5, lr}
 800fd22:	4d06      	ldr	r5, [pc, #24]	; (800fd3c <_close_r+0x1c>)
 800fd24:	2300      	movs	r3, #0
 800fd26:	4604      	mov	r4, r0
 800fd28:	4608      	mov	r0, r1
 800fd2a:	602b      	str	r3, [r5, #0]
 800fd2c:	f7f2 f9a7 	bl	800207e <_close>
 800fd30:	1c43      	adds	r3, r0, #1
 800fd32:	d102      	bne.n	800fd3a <_close_r+0x1a>
 800fd34:	682b      	ldr	r3, [r5, #0]
 800fd36:	b103      	cbz	r3, 800fd3a <_close_r+0x1a>
 800fd38:	6023      	str	r3, [r4, #0]
 800fd3a:	bd38      	pop	{r3, r4, r5, pc}
 800fd3c:	20002380 	.word	0x20002380

0800fd40 <_lseek_r>:
 800fd40:	b538      	push	{r3, r4, r5, lr}
 800fd42:	4d07      	ldr	r5, [pc, #28]	; (800fd60 <_lseek_r+0x20>)
 800fd44:	4604      	mov	r4, r0
 800fd46:	4608      	mov	r0, r1
 800fd48:	4611      	mov	r1, r2
 800fd4a:	2200      	movs	r2, #0
 800fd4c:	602a      	str	r2, [r5, #0]
 800fd4e:	461a      	mov	r2, r3
 800fd50:	f7f2 f9bc 	bl	80020cc <_lseek>
 800fd54:	1c43      	adds	r3, r0, #1
 800fd56:	d102      	bne.n	800fd5e <_lseek_r+0x1e>
 800fd58:	682b      	ldr	r3, [r5, #0]
 800fd5a:	b103      	cbz	r3, 800fd5e <_lseek_r+0x1e>
 800fd5c:	6023      	str	r3, [r4, #0]
 800fd5e:	bd38      	pop	{r3, r4, r5, pc}
 800fd60:	20002380 	.word	0x20002380

0800fd64 <_read_r>:
 800fd64:	b538      	push	{r3, r4, r5, lr}
 800fd66:	4d07      	ldr	r5, [pc, #28]	; (800fd84 <_read_r+0x20>)
 800fd68:	4604      	mov	r4, r0
 800fd6a:	4608      	mov	r0, r1
 800fd6c:	4611      	mov	r1, r2
 800fd6e:	2200      	movs	r2, #0
 800fd70:	602a      	str	r2, [r5, #0]
 800fd72:	461a      	mov	r2, r3
 800fd74:	f7f2 f94a 	bl	800200c <_read>
 800fd78:	1c43      	adds	r3, r0, #1
 800fd7a:	d102      	bne.n	800fd82 <_read_r+0x1e>
 800fd7c:	682b      	ldr	r3, [r5, #0]
 800fd7e:	b103      	cbz	r3, 800fd82 <_read_r+0x1e>
 800fd80:	6023      	str	r3, [r4, #0]
 800fd82:	bd38      	pop	{r3, r4, r5, pc}
 800fd84:	20002380 	.word	0x20002380

0800fd88 <_sbrk_r>:
 800fd88:	b538      	push	{r3, r4, r5, lr}
 800fd8a:	4d06      	ldr	r5, [pc, #24]	; (800fda4 <_sbrk_r+0x1c>)
 800fd8c:	2300      	movs	r3, #0
 800fd8e:	4604      	mov	r4, r0
 800fd90:	4608      	mov	r0, r1
 800fd92:	602b      	str	r3, [r5, #0]
 800fd94:	f7f2 f9a8 	bl	80020e8 <_sbrk>
 800fd98:	1c43      	adds	r3, r0, #1
 800fd9a:	d102      	bne.n	800fda2 <_sbrk_r+0x1a>
 800fd9c:	682b      	ldr	r3, [r5, #0]
 800fd9e:	b103      	cbz	r3, 800fda2 <_sbrk_r+0x1a>
 800fda0:	6023      	str	r3, [r4, #0]
 800fda2:	bd38      	pop	{r3, r4, r5, pc}
 800fda4:	20002380 	.word	0x20002380

0800fda8 <_write_r>:
 800fda8:	b538      	push	{r3, r4, r5, lr}
 800fdaa:	4d07      	ldr	r5, [pc, #28]	; (800fdc8 <_write_r+0x20>)
 800fdac:	4604      	mov	r4, r0
 800fdae:	4608      	mov	r0, r1
 800fdb0:	4611      	mov	r1, r2
 800fdb2:	2200      	movs	r2, #0
 800fdb4:	602a      	str	r2, [r5, #0]
 800fdb6:	461a      	mov	r2, r3
 800fdb8:	f7f2 f945 	bl	8002046 <_write>
 800fdbc:	1c43      	adds	r3, r0, #1
 800fdbe:	d102      	bne.n	800fdc6 <_write_r+0x1e>
 800fdc0:	682b      	ldr	r3, [r5, #0]
 800fdc2:	b103      	cbz	r3, 800fdc6 <_write_r+0x1e>
 800fdc4:	6023      	str	r3, [r4, #0]
 800fdc6:	bd38      	pop	{r3, r4, r5, pc}
 800fdc8:	20002380 	.word	0x20002380

0800fdcc <__errno>:
 800fdcc:	4b01      	ldr	r3, [pc, #4]	; (800fdd4 <__errno+0x8>)
 800fdce:	6818      	ldr	r0, [r3, #0]
 800fdd0:	4770      	bx	lr
 800fdd2:	bf00      	nop
 800fdd4:	20000178 	.word	0x20000178

0800fdd8 <__libc_init_array>:
 800fdd8:	b570      	push	{r4, r5, r6, lr}
 800fdda:	4d0d      	ldr	r5, [pc, #52]	; (800fe10 <__libc_init_array+0x38>)
 800fddc:	4c0d      	ldr	r4, [pc, #52]	; (800fe14 <__libc_init_array+0x3c>)
 800fdde:	1b64      	subs	r4, r4, r5
 800fde0:	10a4      	asrs	r4, r4, #2
 800fde2:	2600      	movs	r6, #0
 800fde4:	42a6      	cmp	r6, r4
 800fde6:	d109      	bne.n	800fdfc <__libc_init_array+0x24>
 800fde8:	4d0b      	ldr	r5, [pc, #44]	; (800fe18 <__libc_init_array+0x40>)
 800fdea:	4c0c      	ldr	r4, [pc, #48]	; (800fe1c <__libc_init_array+0x44>)
 800fdec:	f001 ffce 	bl	8011d8c <_init>
 800fdf0:	1b64      	subs	r4, r4, r5
 800fdf2:	10a4      	asrs	r4, r4, #2
 800fdf4:	2600      	movs	r6, #0
 800fdf6:	42a6      	cmp	r6, r4
 800fdf8:	d105      	bne.n	800fe06 <__libc_init_array+0x2e>
 800fdfa:	bd70      	pop	{r4, r5, r6, pc}
 800fdfc:	f855 3b04 	ldr.w	r3, [r5], #4
 800fe00:	4798      	blx	r3
 800fe02:	3601      	adds	r6, #1
 800fe04:	e7ee      	b.n	800fde4 <__libc_init_array+0xc>
 800fe06:	f855 3b04 	ldr.w	r3, [r5], #4
 800fe0a:	4798      	blx	r3
 800fe0c:	3601      	adds	r6, #1
 800fe0e:	e7f2      	b.n	800fdf6 <__libc_init_array+0x1e>
 800fe10:	08012484 	.word	0x08012484
 800fe14:	08012484 	.word	0x08012484
 800fe18:	08012484 	.word	0x08012484
 800fe1c:	08012488 	.word	0x08012488

0800fe20 <__retarget_lock_acquire_recursive>:
 800fe20:	4770      	bx	lr

0800fe22 <__retarget_lock_release_recursive>:
 800fe22:	4770      	bx	lr

0800fe24 <memcpy>:
 800fe24:	440a      	add	r2, r1
 800fe26:	4291      	cmp	r1, r2
 800fe28:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800fe2c:	d100      	bne.n	800fe30 <memcpy+0xc>
 800fe2e:	4770      	bx	lr
 800fe30:	b510      	push	{r4, lr}
 800fe32:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fe36:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fe3a:	4291      	cmp	r1, r2
 800fe3c:	d1f9      	bne.n	800fe32 <memcpy+0xe>
 800fe3e:	bd10      	pop	{r4, pc}

0800fe40 <quorem>:
 800fe40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe44:	6903      	ldr	r3, [r0, #16]
 800fe46:	690c      	ldr	r4, [r1, #16]
 800fe48:	42a3      	cmp	r3, r4
 800fe4a:	4607      	mov	r7, r0
 800fe4c:	db7e      	blt.n	800ff4c <quorem+0x10c>
 800fe4e:	3c01      	subs	r4, #1
 800fe50:	f101 0814 	add.w	r8, r1, #20
 800fe54:	f100 0514 	add.w	r5, r0, #20
 800fe58:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fe5c:	9301      	str	r3, [sp, #4]
 800fe5e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800fe62:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fe66:	3301      	adds	r3, #1
 800fe68:	429a      	cmp	r2, r3
 800fe6a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800fe6e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800fe72:	fbb2 f6f3 	udiv	r6, r2, r3
 800fe76:	d331      	bcc.n	800fedc <quorem+0x9c>
 800fe78:	f04f 0e00 	mov.w	lr, #0
 800fe7c:	4640      	mov	r0, r8
 800fe7e:	46ac      	mov	ip, r5
 800fe80:	46f2      	mov	sl, lr
 800fe82:	f850 2b04 	ldr.w	r2, [r0], #4
 800fe86:	b293      	uxth	r3, r2
 800fe88:	fb06 e303 	mla	r3, r6, r3, lr
 800fe8c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800fe90:	0c1a      	lsrs	r2, r3, #16
 800fe92:	b29b      	uxth	r3, r3
 800fe94:	ebaa 0303 	sub.w	r3, sl, r3
 800fe98:	f8dc a000 	ldr.w	sl, [ip]
 800fe9c:	fa13 f38a 	uxtah	r3, r3, sl
 800fea0:	fb06 220e 	mla	r2, r6, lr, r2
 800fea4:	9300      	str	r3, [sp, #0]
 800fea6:	9b00      	ldr	r3, [sp, #0]
 800fea8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800feac:	b292      	uxth	r2, r2
 800feae:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800feb2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800feb6:	f8bd 3000 	ldrh.w	r3, [sp]
 800feba:	4581      	cmp	r9, r0
 800febc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fec0:	f84c 3b04 	str.w	r3, [ip], #4
 800fec4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800fec8:	d2db      	bcs.n	800fe82 <quorem+0x42>
 800feca:	f855 300b 	ldr.w	r3, [r5, fp]
 800fece:	b92b      	cbnz	r3, 800fedc <quorem+0x9c>
 800fed0:	9b01      	ldr	r3, [sp, #4]
 800fed2:	3b04      	subs	r3, #4
 800fed4:	429d      	cmp	r5, r3
 800fed6:	461a      	mov	r2, r3
 800fed8:	d32c      	bcc.n	800ff34 <quorem+0xf4>
 800feda:	613c      	str	r4, [r7, #16]
 800fedc:	4638      	mov	r0, r7
 800fede:	f001 f8f1 	bl	80110c4 <__mcmp>
 800fee2:	2800      	cmp	r0, #0
 800fee4:	db22      	blt.n	800ff2c <quorem+0xec>
 800fee6:	3601      	adds	r6, #1
 800fee8:	4629      	mov	r1, r5
 800feea:	2000      	movs	r0, #0
 800feec:	f858 2b04 	ldr.w	r2, [r8], #4
 800fef0:	f8d1 c000 	ldr.w	ip, [r1]
 800fef4:	b293      	uxth	r3, r2
 800fef6:	1ac3      	subs	r3, r0, r3
 800fef8:	0c12      	lsrs	r2, r2, #16
 800fefa:	fa13 f38c 	uxtah	r3, r3, ip
 800fefe:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800ff02:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ff06:	b29b      	uxth	r3, r3
 800ff08:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ff0c:	45c1      	cmp	r9, r8
 800ff0e:	f841 3b04 	str.w	r3, [r1], #4
 800ff12:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ff16:	d2e9      	bcs.n	800feec <quorem+0xac>
 800ff18:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ff1c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ff20:	b922      	cbnz	r2, 800ff2c <quorem+0xec>
 800ff22:	3b04      	subs	r3, #4
 800ff24:	429d      	cmp	r5, r3
 800ff26:	461a      	mov	r2, r3
 800ff28:	d30a      	bcc.n	800ff40 <quorem+0x100>
 800ff2a:	613c      	str	r4, [r7, #16]
 800ff2c:	4630      	mov	r0, r6
 800ff2e:	b003      	add	sp, #12
 800ff30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff34:	6812      	ldr	r2, [r2, #0]
 800ff36:	3b04      	subs	r3, #4
 800ff38:	2a00      	cmp	r2, #0
 800ff3a:	d1ce      	bne.n	800feda <quorem+0x9a>
 800ff3c:	3c01      	subs	r4, #1
 800ff3e:	e7c9      	b.n	800fed4 <quorem+0x94>
 800ff40:	6812      	ldr	r2, [r2, #0]
 800ff42:	3b04      	subs	r3, #4
 800ff44:	2a00      	cmp	r2, #0
 800ff46:	d1f0      	bne.n	800ff2a <quorem+0xea>
 800ff48:	3c01      	subs	r4, #1
 800ff4a:	e7eb      	b.n	800ff24 <quorem+0xe4>
 800ff4c:	2000      	movs	r0, #0
 800ff4e:	e7ee      	b.n	800ff2e <quorem+0xee>

0800ff50 <_dtoa_r>:
 800ff50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff54:	ed2d 8b04 	vpush	{d8-d9}
 800ff58:	69c5      	ldr	r5, [r0, #28]
 800ff5a:	b093      	sub	sp, #76	; 0x4c
 800ff5c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ff60:	ec57 6b10 	vmov	r6, r7, d0
 800ff64:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ff68:	9107      	str	r1, [sp, #28]
 800ff6a:	4604      	mov	r4, r0
 800ff6c:	920a      	str	r2, [sp, #40]	; 0x28
 800ff6e:	930d      	str	r3, [sp, #52]	; 0x34
 800ff70:	b975      	cbnz	r5, 800ff90 <_dtoa_r+0x40>
 800ff72:	2010      	movs	r0, #16
 800ff74:	f7ff f884 	bl	800f080 <malloc>
 800ff78:	4602      	mov	r2, r0
 800ff7a:	61e0      	str	r0, [r4, #28]
 800ff7c:	b920      	cbnz	r0, 800ff88 <_dtoa_r+0x38>
 800ff7e:	4bae      	ldr	r3, [pc, #696]	; (8010238 <_dtoa_r+0x2e8>)
 800ff80:	21ef      	movs	r1, #239	; 0xef
 800ff82:	48ae      	ldr	r0, [pc, #696]	; (801023c <_dtoa_r+0x2ec>)
 800ff84:	f001 fbbe 	bl	8011704 <__assert_func>
 800ff88:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ff8c:	6005      	str	r5, [r0, #0]
 800ff8e:	60c5      	str	r5, [r0, #12]
 800ff90:	69e3      	ldr	r3, [r4, #28]
 800ff92:	6819      	ldr	r1, [r3, #0]
 800ff94:	b151      	cbz	r1, 800ffac <_dtoa_r+0x5c>
 800ff96:	685a      	ldr	r2, [r3, #4]
 800ff98:	604a      	str	r2, [r1, #4]
 800ff9a:	2301      	movs	r3, #1
 800ff9c:	4093      	lsls	r3, r2
 800ff9e:	608b      	str	r3, [r1, #8]
 800ffa0:	4620      	mov	r0, r4
 800ffa2:	f000 fe53 	bl	8010c4c <_Bfree>
 800ffa6:	69e3      	ldr	r3, [r4, #28]
 800ffa8:	2200      	movs	r2, #0
 800ffaa:	601a      	str	r2, [r3, #0]
 800ffac:	1e3b      	subs	r3, r7, #0
 800ffae:	bfbb      	ittet	lt
 800ffb0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ffb4:	9303      	strlt	r3, [sp, #12]
 800ffb6:	2300      	movge	r3, #0
 800ffb8:	2201      	movlt	r2, #1
 800ffba:	bfac      	ite	ge
 800ffbc:	f8c8 3000 	strge.w	r3, [r8]
 800ffc0:	f8c8 2000 	strlt.w	r2, [r8]
 800ffc4:	4b9e      	ldr	r3, [pc, #632]	; (8010240 <_dtoa_r+0x2f0>)
 800ffc6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800ffca:	ea33 0308 	bics.w	r3, r3, r8
 800ffce:	d11b      	bne.n	8010008 <_dtoa_r+0xb8>
 800ffd0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ffd2:	f242 730f 	movw	r3, #9999	; 0x270f
 800ffd6:	6013      	str	r3, [r2, #0]
 800ffd8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800ffdc:	4333      	orrs	r3, r6
 800ffde:	f000 8593 	beq.w	8010b08 <_dtoa_r+0xbb8>
 800ffe2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ffe4:	b963      	cbnz	r3, 8010000 <_dtoa_r+0xb0>
 800ffe6:	4b97      	ldr	r3, [pc, #604]	; (8010244 <_dtoa_r+0x2f4>)
 800ffe8:	e027      	b.n	801003a <_dtoa_r+0xea>
 800ffea:	4b97      	ldr	r3, [pc, #604]	; (8010248 <_dtoa_r+0x2f8>)
 800ffec:	9300      	str	r3, [sp, #0]
 800ffee:	3308      	adds	r3, #8
 800fff0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800fff2:	6013      	str	r3, [r2, #0]
 800fff4:	9800      	ldr	r0, [sp, #0]
 800fff6:	b013      	add	sp, #76	; 0x4c
 800fff8:	ecbd 8b04 	vpop	{d8-d9}
 800fffc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010000:	4b90      	ldr	r3, [pc, #576]	; (8010244 <_dtoa_r+0x2f4>)
 8010002:	9300      	str	r3, [sp, #0]
 8010004:	3303      	adds	r3, #3
 8010006:	e7f3      	b.n	800fff0 <_dtoa_r+0xa0>
 8010008:	ed9d 7b02 	vldr	d7, [sp, #8]
 801000c:	2200      	movs	r2, #0
 801000e:	ec51 0b17 	vmov	r0, r1, d7
 8010012:	eeb0 8a47 	vmov.f32	s16, s14
 8010016:	eef0 8a67 	vmov.f32	s17, s15
 801001a:	2300      	movs	r3, #0
 801001c:	f7f0 fd5c 	bl	8000ad8 <__aeabi_dcmpeq>
 8010020:	4681      	mov	r9, r0
 8010022:	b160      	cbz	r0, 801003e <_dtoa_r+0xee>
 8010024:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010026:	2301      	movs	r3, #1
 8010028:	6013      	str	r3, [r2, #0]
 801002a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801002c:	2b00      	cmp	r3, #0
 801002e:	f000 8568 	beq.w	8010b02 <_dtoa_r+0xbb2>
 8010032:	4b86      	ldr	r3, [pc, #536]	; (801024c <_dtoa_r+0x2fc>)
 8010034:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010036:	6013      	str	r3, [r2, #0]
 8010038:	3b01      	subs	r3, #1
 801003a:	9300      	str	r3, [sp, #0]
 801003c:	e7da      	b.n	800fff4 <_dtoa_r+0xa4>
 801003e:	aa10      	add	r2, sp, #64	; 0x40
 8010040:	a911      	add	r1, sp, #68	; 0x44
 8010042:	4620      	mov	r0, r4
 8010044:	eeb0 0a48 	vmov.f32	s0, s16
 8010048:	eef0 0a68 	vmov.f32	s1, s17
 801004c:	f001 f8e0 	bl	8011210 <__d2b>
 8010050:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8010054:	4682      	mov	sl, r0
 8010056:	2d00      	cmp	r5, #0
 8010058:	d07f      	beq.n	801015a <_dtoa_r+0x20a>
 801005a:	ee18 3a90 	vmov	r3, s17
 801005e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010062:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8010066:	ec51 0b18 	vmov	r0, r1, d8
 801006a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801006e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8010072:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8010076:	4619      	mov	r1, r3
 8010078:	2200      	movs	r2, #0
 801007a:	4b75      	ldr	r3, [pc, #468]	; (8010250 <_dtoa_r+0x300>)
 801007c:	f7f0 f90c 	bl	8000298 <__aeabi_dsub>
 8010080:	a367      	add	r3, pc, #412	; (adr r3, 8010220 <_dtoa_r+0x2d0>)
 8010082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010086:	f7f0 fabf 	bl	8000608 <__aeabi_dmul>
 801008a:	a367      	add	r3, pc, #412	; (adr r3, 8010228 <_dtoa_r+0x2d8>)
 801008c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010090:	f7f0 f904 	bl	800029c <__adddf3>
 8010094:	4606      	mov	r6, r0
 8010096:	4628      	mov	r0, r5
 8010098:	460f      	mov	r7, r1
 801009a:	f7f0 fa4b 	bl	8000534 <__aeabi_i2d>
 801009e:	a364      	add	r3, pc, #400	; (adr r3, 8010230 <_dtoa_r+0x2e0>)
 80100a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100a4:	f7f0 fab0 	bl	8000608 <__aeabi_dmul>
 80100a8:	4602      	mov	r2, r0
 80100aa:	460b      	mov	r3, r1
 80100ac:	4630      	mov	r0, r6
 80100ae:	4639      	mov	r1, r7
 80100b0:	f7f0 f8f4 	bl	800029c <__adddf3>
 80100b4:	4606      	mov	r6, r0
 80100b6:	460f      	mov	r7, r1
 80100b8:	f7f0 fd56 	bl	8000b68 <__aeabi_d2iz>
 80100bc:	2200      	movs	r2, #0
 80100be:	4683      	mov	fp, r0
 80100c0:	2300      	movs	r3, #0
 80100c2:	4630      	mov	r0, r6
 80100c4:	4639      	mov	r1, r7
 80100c6:	f7f0 fd11 	bl	8000aec <__aeabi_dcmplt>
 80100ca:	b148      	cbz	r0, 80100e0 <_dtoa_r+0x190>
 80100cc:	4658      	mov	r0, fp
 80100ce:	f7f0 fa31 	bl	8000534 <__aeabi_i2d>
 80100d2:	4632      	mov	r2, r6
 80100d4:	463b      	mov	r3, r7
 80100d6:	f7f0 fcff 	bl	8000ad8 <__aeabi_dcmpeq>
 80100da:	b908      	cbnz	r0, 80100e0 <_dtoa_r+0x190>
 80100dc:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80100e0:	f1bb 0f16 	cmp.w	fp, #22
 80100e4:	d857      	bhi.n	8010196 <_dtoa_r+0x246>
 80100e6:	4b5b      	ldr	r3, [pc, #364]	; (8010254 <_dtoa_r+0x304>)
 80100e8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80100ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100f0:	ec51 0b18 	vmov	r0, r1, d8
 80100f4:	f7f0 fcfa 	bl	8000aec <__aeabi_dcmplt>
 80100f8:	2800      	cmp	r0, #0
 80100fa:	d04e      	beq.n	801019a <_dtoa_r+0x24a>
 80100fc:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8010100:	2300      	movs	r3, #0
 8010102:	930c      	str	r3, [sp, #48]	; 0x30
 8010104:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8010106:	1b5b      	subs	r3, r3, r5
 8010108:	1e5a      	subs	r2, r3, #1
 801010a:	bf45      	ittet	mi
 801010c:	f1c3 0301 	rsbmi	r3, r3, #1
 8010110:	9305      	strmi	r3, [sp, #20]
 8010112:	2300      	movpl	r3, #0
 8010114:	2300      	movmi	r3, #0
 8010116:	9206      	str	r2, [sp, #24]
 8010118:	bf54      	ite	pl
 801011a:	9305      	strpl	r3, [sp, #20]
 801011c:	9306      	strmi	r3, [sp, #24]
 801011e:	f1bb 0f00 	cmp.w	fp, #0
 8010122:	db3c      	blt.n	801019e <_dtoa_r+0x24e>
 8010124:	9b06      	ldr	r3, [sp, #24]
 8010126:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 801012a:	445b      	add	r3, fp
 801012c:	9306      	str	r3, [sp, #24]
 801012e:	2300      	movs	r3, #0
 8010130:	9308      	str	r3, [sp, #32]
 8010132:	9b07      	ldr	r3, [sp, #28]
 8010134:	2b09      	cmp	r3, #9
 8010136:	d868      	bhi.n	801020a <_dtoa_r+0x2ba>
 8010138:	2b05      	cmp	r3, #5
 801013a:	bfc4      	itt	gt
 801013c:	3b04      	subgt	r3, #4
 801013e:	9307      	strgt	r3, [sp, #28]
 8010140:	9b07      	ldr	r3, [sp, #28]
 8010142:	f1a3 0302 	sub.w	r3, r3, #2
 8010146:	bfcc      	ite	gt
 8010148:	2500      	movgt	r5, #0
 801014a:	2501      	movle	r5, #1
 801014c:	2b03      	cmp	r3, #3
 801014e:	f200 8085 	bhi.w	801025c <_dtoa_r+0x30c>
 8010152:	e8df f003 	tbb	[pc, r3]
 8010156:	3b2e      	.short	0x3b2e
 8010158:	5839      	.short	0x5839
 801015a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 801015e:	441d      	add	r5, r3
 8010160:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8010164:	2b20      	cmp	r3, #32
 8010166:	bfc1      	itttt	gt
 8010168:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801016c:	fa08 f803 	lslgt.w	r8, r8, r3
 8010170:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8010174:	fa26 f303 	lsrgt.w	r3, r6, r3
 8010178:	bfd6      	itet	le
 801017a:	f1c3 0320 	rsble	r3, r3, #32
 801017e:	ea48 0003 	orrgt.w	r0, r8, r3
 8010182:	fa06 f003 	lslle.w	r0, r6, r3
 8010186:	f7f0 f9c5 	bl	8000514 <__aeabi_ui2d>
 801018a:	2201      	movs	r2, #1
 801018c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8010190:	3d01      	subs	r5, #1
 8010192:	920e      	str	r2, [sp, #56]	; 0x38
 8010194:	e76f      	b.n	8010076 <_dtoa_r+0x126>
 8010196:	2301      	movs	r3, #1
 8010198:	e7b3      	b.n	8010102 <_dtoa_r+0x1b2>
 801019a:	900c      	str	r0, [sp, #48]	; 0x30
 801019c:	e7b2      	b.n	8010104 <_dtoa_r+0x1b4>
 801019e:	9b05      	ldr	r3, [sp, #20]
 80101a0:	eba3 030b 	sub.w	r3, r3, fp
 80101a4:	9305      	str	r3, [sp, #20]
 80101a6:	f1cb 0300 	rsb	r3, fp, #0
 80101aa:	9308      	str	r3, [sp, #32]
 80101ac:	2300      	movs	r3, #0
 80101ae:	930b      	str	r3, [sp, #44]	; 0x2c
 80101b0:	e7bf      	b.n	8010132 <_dtoa_r+0x1e2>
 80101b2:	2300      	movs	r3, #0
 80101b4:	9309      	str	r3, [sp, #36]	; 0x24
 80101b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80101b8:	2b00      	cmp	r3, #0
 80101ba:	dc52      	bgt.n	8010262 <_dtoa_r+0x312>
 80101bc:	2301      	movs	r3, #1
 80101be:	9301      	str	r3, [sp, #4]
 80101c0:	9304      	str	r3, [sp, #16]
 80101c2:	461a      	mov	r2, r3
 80101c4:	920a      	str	r2, [sp, #40]	; 0x28
 80101c6:	e00b      	b.n	80101e0 <_dtoa_r+0x290>
 80101c8:	2301      	movs	r3, #1
 80101ca:	e7f3      	b.n	80101b4 <_dtoa_r+0x264>
 80101cc:	2300      	movs	r3, #0
 80101ce:	9309      	str	r3, [sp, #36]	; 0x24
 80101d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80101d2:	445b      	add	r3, fp
 80101d4:	9301      	str	r3, [sp, #4]
 80101d6:	3301      	adds	r3, #1
 80101d8:	2b01      	cmp	r3, #1
 80101da:	9304      	str	r3, [sp, #16]
 80101dc:	bfb8      	it	lt
 80101de:	2301      	movlt	r3, #1
 80101e0:	69e0      	ldr	r0, [r4, #28]
 80101e2:	2100      	movs	r1, #0
 80101e4:	2204      	movs	r2, #4
 80101e6:	f102 0614 	add.w	r6, r2, #20
 80101ea:	429e      	cmp	r6, r3
 80101ec:	d93d      	bls.n	801026a <_dtoa_r+0x31a>
 80101ee:	6041      	str	r1, [r0, #4]
 80101f0:	4620      	mov	r0, r4
 80101f2:	f000 fceb 	bl	8010bcc <_Balloc>
 80101f6:	9000      	str	r0, [sp, #0]
 80101f8:	2800      	cmp	r0, #0
 80101fa:	d139      	bne.n	8010270 <_dtoa_r+0x320>
 80101fc:	4b16      	ldr	r3, [pc, #88]	; (8010258 <_dtoa_r+0x308>)
 80101fe:	4602      	mov	r2, r0
 8010200:	f240 11af 	movw	r1, #431	; 0x1af
 8010204:	e6bd      	b.n	800ff82 <_dtoa_r+0x32>
 8010206:	2301      	movs	r3, #1
 8010208:	e7e1      	b.n	80101ce <_dtoa_r+0x27e>
 801020a:	2501      	movs	r5, #1
 801020c:	2300      	movs	r3, #0
 801020e:	9307      	str	r3, [sp, #28]
 8010210:	9509      	str	r5, [sp, #36]	; 0x24
 8010212:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010216:	9301      	str	r3, [sp, #4]
 8010218:	9304      	str	r3, [sp, #16]
 801021a:	2200      	movs	r2, #0
 801021c:	2312      	movs	r3, #18
 801021e:	e7d1      	b.n	80101c4 <_dtoa_r+0x274>
 8010220:	636f4361 	.word	0x636f4361
 8010224:	3fd287a7 	.word	0x3fd287a7
 8010228:	8b60c8b3 	.word	0x8b60c8b3
 801022c:	3fc68a28 	.word	0x3fc68a28
 8010230:	509f79fb 	.word	0x509f79fb
 8010234:	3fd34413 	.word	0x3fd34413
 8010238:	0801214d 	.word	0x0801214d
 801023c:	08012164 	.word	0x08012164
 8010240:	7ff00000 	.word	0x7ff00000
 8010244:	08012149 	.word	0x08012149
 8010248:	08012140 	.word	0x08012140
 801024c:	0801211d 	.word	0x0801211d
 8010250:	3ff80000 	.word	0x3ff80000
 8010254:	08012250 	.word	0x08012250
 8010258:	080121bc 	.word	0x080121bc
 801025c:	2301      	movs	r3, #1
 801025e:	9309      	str	r3, [sp, #36]	; 0x24
 8010260:	e7d7      	b.n	8010212 <_dtoa_r+0x2c2>
 8010262:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010264:	9301      	str	r3, [sp, #4]
 8010266:	9304      	str	r3, [sp, #16]
 8010268:	e7ba      	b.n	80101e0 <_dtoa_r+0x290>
 801026a:	3101      	adds	r1, #1
 801026c:	0052      	lsls	r2, r2, #1
 801026e:	e7ba      	b.n	80101e6 <_dtoa_r+0x296>
 8010270:	69e3      	ldr	r3, [r4, #28]
 8010272:	9a00      	ldr	r2, [sp, #0]
 8010274:	601a      	str	r2, [r3, #0]
 8010276:	9b04      	ldr	r3, [sp, #16]
 8010278:	2b0e      	cmp	r3, #14
 801027a:	f200 80a8 	bhi.w	80103ce <_dtoa_r+0x47e>
 801027e:	2d00      	cmp	r5, #0
 8010280:	f000 80a5 	beq.w	80103ce <_dtoa_r+0x47e>
 8010284:	f1bb 0f00 	cmp.w	fp, #0
 8010288:	dd38      	ble.n	80102fc <_dtoa_r+0x3ac>
 801028a:	4bc0      	ldr	r3, [pc, #768]	; (801058c <_dtoa_r+0x63c>)
 801028c:	f00b 020f 	and.w	r2, fp, #15
 8010290:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010294:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8010298:	e9d3 6700 	ldrd	r6, r7, [r3]
 801029c:	ea4f 182b 	mov.w	r8, fp, asr #4
 80102a0:	d019      	beq.n	80102d6 <_dtoa_r+0x386>
 80102a2:	4bbb      	ldr	r3, [pc, #748]	; (8010590 <_dtoa_r+0x640>)
 80102a4:	ec51 0b18 	vmov	r0, r1, d8
 80102a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80102ac:	f7f0 fad6 	bl	800085c <__aeabi_ddiv>
 80102b0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80102b4:	f008 080f 	and.w	r8, r8, #15
 80102b8:	2503      	movs	r5, #3
 80102ba:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8010590 <_dtoa_r+0x640>
 80102be:	f1b8 0f00 	cmp.w	r8, #0
 80102c2:	d10a      	bne.n	80102da <_dtoa_r+0x38a>
 80102c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80102c8:	4632      	mov	r2, r6
 80102ca:	463b      	mov	r3, r7
 80102cc:	f7f0 fac6 	bl	800085c <__aeabi_ddiv>
 80102d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80102d4:	e02b      	b.n	801032e <_dtoa_r+0x3de>
 80102d6:	2502      	movs	r5, #2
 80102d8:	e7ef      	b.n	80102ba <_dtoa_r+0x36a>
 80102da:	f018 0f01 	tst.w	r8, #1
 80102de:	d008      	beq.n	80102f2 <_dtoa_r+0x3a2>
 80102e0:	4630      	mov	r0, r6
 80102e2:	4639      	mov	r1, r7
 80102e4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80102e8:	f7f0 f98e 	bl	8000608 <__aeabi_dmul>
 80102ec:	3501      	adds	r5, #1
 80102ee:	4606      	mov	r6, r0
 80102f0:	460f      	mov	r7, r1
 80102f2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80102f6:	f109 0908 	add.w	r9, r9, #8
 80102fa:	e7e0      	b.n	80102be <_dtoa_r+0x36e>
 80102fc:	f000 809f 	beq.w	801043e <_dtoa_r+0x4ee>
 8010300:	f1cb 0600 	rsb	r6, fp, #0
 8010304:	4ba1      	ldr	r3, [pc, #644]	; (801058c <_dtoa_r+0x63c>)
 8010306:	4fa2      	ldr	r7, [pc, #648]	; (8010590 <_dtoa_r+0x640>)
 8010308:	f006 020f 	and.w	r2, r6, #15
 801030c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010314:	ec51 0b18 	vmov	r0, r1, d8
 8010318:	f7f0 f976 	bl	8000608 <__aeabi_dmul>
 801031c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010320:	1136      	asrs	r6, r6, #4
 8010322:	2300      	movs	r3, #0
 8010324:	2502      	movs	r5, #2
 8010326:	2e00      	cmp	r6, #0
 8010328:	d17e      	bne.n	8010428 <_dtoa_r+0x4d8>
 801032a:	2b00      	cmp	r3, #0
 801032c:	d1d0      	bne.n	80102d0 <_dtoa_r+0x380>
 801032e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010330:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8010334:	2b00      	cmp	r3, #0
 8010336:	f000 8084 	beq.w	8010442 <_dtoa_r+0x4f2>
 801033a:	4b96      	ldr	r3, [pc, #600]	; (8010594 <_dtoa_r+0x644>)
 801033c:	2200      	movs	r2, #0
 801033e:	4640      	mov	r0, r8
 8010340:	4649      	mov	r1, r9
 8010342:	f7f0 fbd3 	bl	8000aec <__aeabi_dcmplt>
 8010346:	2800      	cmp	r0, #0
 8010348:	d07b      	beq.n	8010442 <_dtoa_r+0x4f2>
 801034a:	9b04      	ldr	r3, [sp, #16]
 801034c:	2b00      	cmp	r3, #0
 801034e:	d078      	beq.n	8010442 <_dtoa_r+0x4f2>
 8010350:	9b01      	ldr	r3, [sp, #4]
 8010352:	2b00      	cmp	r3, #0
 8010354:	dd39      	ble.n	80103ca <_dtoa_r+0x47a>
 8010356:	4b90      	ldr	r3, [pc, #576]	; (8010598 <_dtoa_r+0x648>)
 8010358:	2200      	movs	r2, #0
 801035a:	4640      	mov	r0, r8
 801035c:	4649      	mov	r1, r9
 801035e:	f7f0 f953 	bl	8000608 <__aeabi_dmul>
 8010362:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010366:	9e01      	ldr	r6, [sp, #4]
 8010368:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 801036c:	3501      	adds	r5, #1
 801036e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8010372:	4628      	mov	r0, r5
 8010374:	f7f0 f8de 	bl	8000534 <__aeabi_i2d>
 8010378:	4642      	mov	r2, r8
 801037a:	464b      	mov	r3, r9
 801037c:	f7f0 f944 	bl	8000608 <__aeabi_dmul>
 8010380:	4b86      	ldr	r3, [pc, #536]	; (801059c <_dtoa_r+0x64c>)
 8010382:	2200      	movs	r2, #0
 8010384:	f7ef ff8a 	bl	800029c <__adddf3>
 8010388:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 801038c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010390:	9303      	str	r3, [sp, #12]
 8010392:	2e00      	cmp	r6, #0
 8010394:	d158      	bne.n	8010448 <_dtoa_r+0x4f8>
 8010396:	4b82      	ldr	r3, [pc, #520]	; (80105a0 <_dtoa_r+0x650>)
 8010398:	2200      	movs	r2, #0
 801039a:	4640      	mov	r0, r8
 801039c:	4649      	mov	r1, r9
 801039e:	f7ef ff7b 	bl	8000298 <__aeabi_dsub>
 80103a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80103a6:	4680      	mov	r8, r0
 80103a8:	4689      	mov	r9, r1
 80103aa:	f7f0 fbbd 	bl	8000b28 <__aeabi_dcmpgt>
 80103ae:	2800      	cmp	r0, #0
 80103b0:	f040 8296 	bne.w	80108e0 <_dtoa_r+0x990>
 80103b4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80103b8:	4640      	mov	r0, r8
 80103ba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80103be:	4649      	mov	r1, r9
 80103c0:	f7f0 fb94 	bl	8000aec <__aeabi_dcmplt>
 80103c4:	2800      	cmp	r0, #0
 80103c6:	f040 8289 	bne.w	80108dc <_dtoa_r+0x98c>
 80103ca:	ed8d 8b02 	vstr	d8, [sp, #8]
 80103ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	f2c0 814e 	blt.w	8010672 <_dtoa_r+0x722>
 80103d6:	f1bb 0f0e 	cmp.w	fp, #14
 80103da:	f300 814a 	bgt.w	8010672 <_dtoa_r+0x722>
 80103de:	4b6b      	ldr	r3, [pc, #428]	; (801058c <_dtoa_r+0x63c>)
 80103e0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80103e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80103e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80103ea:	2b00      	cmp	r3, #0
 80103ec:	f280 80dc 	bge.w	80105a8 <_dtoa_r+0x658>
 80103f0:	9b04      	ldr	r3, [sp, #16]
 80103f2:	2b00      	cmp	r3, #0
 80103f4:	f300 80d8 	bgt.w	80105a8 <_dtoa_r+0x658>
 80103f8:	f040 826f 	bne.w	80108da <_dtoa_r+0x98a>
 80103fc:	4b68      	ldr	r3, [pc, #416]	; (80105a0 <_dtoa_r+0x650>)
 80103fe:	2200      	movs	r2, #0
 8010400:	4640      	mov	r0, r8
 8010402:	4649      	mov	r1, r9
 8010404:	f7f0 f900 	bl	8000608 <__aeabi_dmul>
 8010408:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801040c:	f7f0 fb82 	bl	8000b14 <__aeabi_dcmpge>
 8010410:	9e04      	ldr	r6, [sp, #16]
 8010412:	4637      	mov	r7, r6
 8010414:	2800      	cmp	r0, #0
 8010416:	f040 8245 	bne.w	80108a4 <_dtoa_r+0x954>
 801041a:	9d00      	ldr	r5, [sp, #0]
 801041c:	2331      	movs	r3, #49	; 0x31
 801041e:	f805 3b01 	strb.w	r3, [r5], #1
 8010422:	f10b 0b01 	add.w	fp, fp, #1
 8010426:	e241      	b.n	80108ac <_dtoa_r+0x95c>
 8010428:	07f2      	lsls	r2, r6, #31
 801042a:	d505      	bpl.n	8010438 <_dtoa_r+0x4e8>
 801042c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010430:	f7f0 f8ea 	bl	8000608 <__aeabi_dmul>
 8010434:	3501      	adds	r5, #1
 8010436:	2301      	movs	r3, #1
 8010438:	1076      	asrs	r6, r6, #1
 801043a:	3708      	adds	r7, #8
 801043c:	e773      	b.n	8010326 <_dtoa_r+0x3d6>
 801043e:	2502      	movs	r5, #2
 8010440:	e775      	b.n	801032e <_dtoa_r+0x3de>
 8010442:	9e04      	ldr	r6, [sp, #16]
 8010444:	465f      	mov	r7, fp
 8010446:	e792      	b.n	801036e <_dtoa_r+0x41e>
 8010448:	9900      	ldr	r1, [sp, #0]
 801044a:	4b50      	ldr	r3, [pc, #320]	; (801058c <_dtoa_r+0x63c>)
 801044c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010450:	4431      	add	r1, r6
 8010452:	9102      	str	r1, [sp, #8]
 8010454:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010456:	eeb0 9a47 	vmov.f32	s18, s14
 801045a:	eef0 9a67 	vmov.f32	s19, s15
 801045e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8010462:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010466:	2900      	cmp	r1, #0
 8010468:	d044      	beq.n	80104f4 <_dtoa_r+0x5a4>
 801046a:	494e      	ldr	r1, [pc, #312]	; (80105a4 <_dtoa_r+0x654>)
 801046c:	2000      	movs	r0, #0
 801046e:	f7f0 f9f5 	bl	800085c <__aeabi_ddiv>
 8010472:	ec53 2b19 	vmov	r2, r3, d9
 8010476:	f7ef ff0f 	bl	8000298 <__aeabi_dsub>
 801047a:	9d00      	ldr	r5, [sp, #0]
 801047c:	ec41 0b19 	vmov	d9, r0, r1
 8010480:	4649      	mov	r1, r9
 8010482:	4640      	mov	r0, r8
 8010484:	f7f0 fb70 	bl	8000b68 <__aeabi_d2iz>
 8010488:	4606      	mov	r6, r0
 801048a:	f7f0 f853 	bl	8000534 <__aeabi_i2d>
 801048e:	4602      	mov	r2, r0
 8010490:	460b      	mov	r3, r1
 8010492:	4640      	mov	r0, r8
 8010494:	4649      	mov	r1, r9
 8010496:	f7ef feff 	bl	8000298 <__aeabi_dsub>
 801049a:	3630      	adds	r6, #48	; 0x30
 801049c:	f805 6b01 	strb.w	r6, [r5], #1
 80104a0:	ec53 2b19 	vmov	r2, r3, d9
 80104a4:	4680      	mov	r8, r0
 80104a6:	4689      	mov	r9, r1
 80104a8:	f7f0 fb20 	bl	8000aec <__aeabi_dcmplt>
 80104ac:	2800      	cmp	r0, #0
 80104ae:	d164      	bne.n	801057a <_dtoa_r+0x62a>
 80104b0:	4642      	mov	r2, r8
 80104b2:	464b      	mov	r3, r9
 80104b4:	4937      	ldr	r1, [pc, #220]	; (8010594 <_dtoa_r+0x644>)
 80104b6:	2000      	movs	r0, #0
 80104b8:	f7ef feee 	bl	8000298 <__aeabi_dsub>
 80104bc:	ec53 2b19 	vmov	r2, r3, d9
 80104c0:	f7f0 fb14 	bl	8000aec <__aeabi_dcmplt>
 80104c4:	2800      	cmp	r0, #0
 80104c6:	f040 80b6 	bne.w	8010636 <_dtoa_r+0x6e6>
 80104ca:	9b02      	ldr	r3, [sp, #8]
 80104cc:	429d      	cmp	r5, r3
 80104ce:	f43f af7c 	beq.w	80103ca <_dtoa_r+0x47a>
 80104d2:	4b31      	ldr	r3, [pc, #196]	; (8010598 <_dtoa_r+0x648>)
 80104d4:	ec51 0b19 	vmov	r0, r1, d9
 80104d8:	2200      	movs	r2, #0
 80104da:	f7f0 f895 	bl	8000608 <__aeabi_dmul>
 80104de:	4b2e      	ldr	r3, [pc, #184]	; (8010598 <_dtoa_r+0x648>)
 80104e0:	ec41 0b19 	vmov	d9, r0, r1
 80104e4:	2200      	movs	r2, #0
 80104e6:	4640      	mov	r0, r8
 80104e8:	4649      	mov	r1, r9
 80104ea:	f7f0 f88d 	bl	8000608 <__aeabi_dmul>
 80104ee:	4680      	mov	r8, r0
 80104f0:	4689      	mov	r9, r1
 80104f2:	e7c5      	b.n	8010480 <_dtoa_r+0x530>
 80104f4:	ec51 0b17 	vmov	r0, r1, d7
 80104f8:	f7f0 f886 	bl	8000608 <__aeabi_dmul>
 80104fc:	9b02      	ldr	r3, [sp, #8]
 80104fe:	9d00      	ldr	r5, [sp, #0]
 8010500:	930f      	str	r3, [sp, #60]	; 0x3c
 8010502:	ec41 0b19 	vmov	d9, r0, r1
 8010506:	4649      	mov	r1, r9
 8010508:	4640      	mov	r0, r8
 801050a:	f7f0 fb2d 	bl	8000b68 <__aeabi_d2iz>
 801050e:	4606      	mov	r6, r0
 8010510:	f7f0 f810 	bl	8000534 <__aeabi_i2d>
 8010514:	3630      	adds	r6, #48	; 0x30
 8010516:	4602      	mov	r2, r0
 8010518:	460b      	mov	r3, r1
 801051a:	4640      	mov	r0, r8
 801051c:	4649      	mov	r1, r9
 801051e:	f7ef febb 	bl	8000298 <__aeabi_dsub>
 8010522:	f805 6b01 	strb.w	r6, [r5], #1
 8010526:	9b02      	ldr	r3, [sp, #8]
 8010528:	429d      	cmp	r5, r3
 801052a:	4680      	mov	r8, r0
 801052c:	4689      	mov	r9, r1
 801052e:	f04f 0200 	mov.w	r2, #0
 8010532:	d124      	bne.n	801057e <_dtoa_r+0x62e>
 8010534:	4b1b      	ldr	r3, [pc, #108]	; (80105a4 <_dtoa_r+0x654>)
 8010536:	ec51 0b19 	vmov	r0, r1, d9
 801053a:	f7ef feaf 	bl	800029c <__adddf3>
 801053e:	4602      	mov	r2, r0
 8010540:	460b      	mov	r3, r1
 8010542:	4640      	mov	r0, r8
 8010544:	4649      	mov	r1, r9
 8010546:	f7f0 faef 	bl	8000b28 <__aeabi_dcmpgt>
 801054a:	2800      	cmp	r0, #0
 801054c:	d173      	bne.n	8010636 <_dtoa_r+0x6e6>
 801054e:	ec53 2b19 	vmov	r2, r3, d9
 8010552:	4914      	ldr	r1, [pc, #80]	; (80105a4 <_dtoa_r+0x654>)
 8010554:	2000      	movs	r0, #0
 8010556:	f7ef fe9f 	bl	8000298 <__aeabi_dsub>
 801055a:	4602      	mov	r2, r0
 801055c:	460b      	mov	r3, r1
 801055e:	4640      	mov	r0, r8
 8010560:	4649      	mov	r1, r9
 8010562:	f7f0 fac3 	bl	8000aec <__aeabi_dcmplt>
 8010566:	2800      	cmp	r0, #0
 8010568:	f43f af2f 	beq.w	80103ca <_dtoa_r+0x47a>
 801056c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801056e:	1e6b      	subs	r3, r5, #1
 8010570:	930f      	str	r3, [sp, #60]	; 0x3c
 8010572:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010576:	2b30      	cmp	r3, #48	; 0x30
 8010578:	d0f8      	beq.n	801056c <_dtoa_r+0x61c>
 801057a:	46bb      	mov	fp, r7
 801057c:	e04a      	b.n	8010614 <_dtoa_r+0x6c4>
 801057e:	4b06      	ldr	r3, [pc, #24]	; (8010598 <_dtoa_r+0x648>)
 8010580:	f7f0 f842 	bl	8000608 <__aeabi_dmul>
 8010584:	4680      	mov	r8, r0
 8010586:	4689      	mov	r9, r1
 8010588:	e7bd      	b.n	8010506 <_dtoa_r+0x5b6>
 801058a:	bf00      	nop
 801058c:	08012250 	.word	0x08012250
 8010590:	08012228 	.word	0x08012228
 8010594:	3ff00000 	.word	0x3ff00000
 8010598:	40240000 	.word	0x40240000
 801059c:	401c0000 	.word	0x401c0000
 80105a0:	40140000 	.word	0x40140000
 80105a4:	3fe00000 	.word	0x3fe00000
 80105a8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80105ac:	9d00      	ldr	r5, [sp, #0]
 80105ae:	4642      	mov	r2, r8
 80105b0:	464b      	mov	r3, r9
 80105b2:	4630      	mov	r0, r6
 80105b4:	4639      	mov	r1, r7
 80105b6:	f7f0 f951 	bl	800085c <__aeabi_ddiv>
 80105ba:	f7f0 fad5 	bl	8000b68 <__aeabi_d2iz>
 80105be:	9001      	str	r0, [sp, #4]
 80105c0:	f7ef ffb8 	bl	8000534 <__aeabi_i2d>
 80105c4:	4642      	mov	r2, r8
 80105c6:	464b      	mov	r3, r9
 80105c8:	f7f0 f81e 	bl	8000608 <__aeabi_dmul>
 80105cc:	4602      	mov	r2, r0
 80105ce:	460b      	mov	r3, r1
 80105d0:	4630      	mov	r0, r6
 80105d2:	4639      	mov	r1, r7
 80105d4:	f7ef fe60 	bl	8000298 <__aeabi_dsub>
 80105d8:	9e01      	ldr	r6, [sp, #4]
 80105da:	9f04      	ldr	r7, [sp, #16]
 80105dc:	3630      	adds	r6, #48	; 0x30
 80105de:	f805 6b01 	strb.w	r6, [r5], #1
 80105e2:	9e00      	ldr	r6, [sp, #0]
 80105e4:	1bae      	subs	r6, r5, r6
 80105e6:	42b7      	cmp	r7, r6
 80105e8:	4602      	mov	r2, r0
 80105ea:	460b      	mov	r3, r1
 80105ec:	d134      	bne.n	8010658 <_dtoa_r+0x708>
 80105ee:	f7ef fe55 	bl	800029c <__adddf3>
 80105f2:	4642      	mov	r2, r8
 80105f4:	464b      	mov	r3, r9
 80105f6:	4606      	mov	r6, r0
 80105f8:	460f      	mov	r7, r1
 80105fa:	f7f0 fa95 	bl	8000b28 <__aeabi_dcmpgt>
 80105fe:	b9c8      	cbnz	r0, 8010634 <_dtoa_r+0x6e4>
 8010600:	4642      	mov	r2, r8
 8010602:	464b      	mov	r3, r9
 8010604:	4630      	mov	r0, r6
 8010606:	4639      	mov	r1, r7
 8010608:	f7f0 fa66 	bl	8000ad8 <__aeabi_dcmpeq>
 801060c:	b110      	cbz	r0, 8010614 <_dtoa_r+0x6c4>
 801060e:	9b01      	ldr	r3, [sp, #4]
 8010610:	07db      	lsls	r3, r3, #31
 8010612:	d40f      	bmi.n	8010634 <_dtoa_r+0x6e4>
 8010614:	4651      	mov	r1, sl
 8010616:	4620      	mov	r0, r4
 8010618:	f000 fb18 	bl	8010c4c <_Bfree>
 801061c:	2300      	movs	r3, #0
 801061e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010620:	702b      	strb	r3, [r5, #0]
 8010622:	f10b 0301 	add.w	r3, fp, #1
 8010626:	6013      	str	r3, [r2, #0]
 8010628:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801062a:	2b00      	cmp	r3, #0
 801062c:	f43f ace2 	beq.w	800fff4 <_dtoa_r+0xa4>
 8010630:	601d      	str	r5, [r3, #0]
 8010632:	e4df      	b.n	800fff4 <_dtoa_r+0xa4>
 8010634:	465f      	mov	r7, fp
 8010636:	462b      	mov	r3, r5
 8010638:	461d      	mov	r5, r3
 801063a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801063e:	2a39      	cmp	r2, #57	; 0x39
 8010640:	d106      	bne.n	8010650 <_dtoa_r+0x700>
 8010642:	9a00      	ldr	r2, [sp, #0]
 8010644:	429a      	cmp	r2, r3
 8010646:	d1f7      	bne.n	8010638 <_dtoa_r+0x6e8>
 8010648:	9900      	ldr	r1, [sp, #0]
 801064a:	2230      	movs	r2, #48	; 0x30
 801064c:	3701      	adds	r7, #1
 801064e:	700a      	strb	r2, [r1, #0]
 8010650:	781a      	ldrb	r2, [r3, #0]
 8010652:	3201      	adds	r2, #1
 8010654:	701a      	strb	r2, [r3, #0]
 8010656:	e790      	b.n	801057a <_dtoa_r+0x62a>
 8010658:	4ba3      	ldr	r3, [pc, #652]	; (80108e8 <_dtoa_r+0x998>)
 801065a:	2200      	movs	r2, #0
 801065c:	f7ef ffd4 	bl	8000608 <__aeabi_dmul>
 8010660:	2200      	movs	r2, #0
 8010662:	2300      	movs	r3, #0
 8010664:	4606      	mov	r6, r0
 8010666:	460f      	mov	r7, r1
 8010668:	f7f0 fa36 	bl	8000ad8 <__aeabi_dcmpeq>
 801066c:	2800      	cmp	r0, #0
 801066e:	d09e      	beq.n	80105ae <_dtoa_r+0x65e>
 8010670:	e7d0      	b.n	8010614 <_dtoa_r+0x6c4>
 8010672:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010674:	2a00      	cmp	r2, #0
 8010676:	f000 80ca 	beq.w	801080e <_dtoa_r+0x8be>
 801067a:	9a07      	ldr	r2, [sp, #28]
 801067c:	2a01      	cmp	r2, #1
 801067e:	f300 80ad 	bgt.w	80107dc <_dtoa_r+0x88c>
 8010682:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8010684:	2a00      	cmp	r2, #0
 8010686:	f000 80a5 	beq.w	80107d4 <_dtoa_r+0x884>
 801068a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801068e:	9e08      	ldr	r6, [sp, #32]
 8010690:	9d05      	ldr	r5, [sp, #20]
 8010692:	9a05      	ldr	r2, [sp, #20]
 8010694:	441a      	add	r2, r3
 8010696:	9205      	str	r2, [sp, #20]
 8010698:	9a06      	ldr	r2, [sp, #24]
 801069a:	2101      	movs	r1, #1
 801069c:	441a      	add	r2, r3
 801069e:	4620      	mov	r0, r4
 80106a0:	9206      	str	r2, [sp, #24]
 80106a2:	f000 fb89 	bl	8010db8 <__i2b>
 80106a6:	4607      	mov	r7, r0
 80106a8:	b165      	cbz	r5, 80106c4 <_dtoa_r+0x774>
 80106aa:	9b06      	ldr	r3, [sp, #24]
 80106ac:	2b00      	cmp	r3, #0
 80106ae:	dd09      	ble.n	80106c4 <_dtoa_r+0x774>
 80106b0:	42ab      	cmp	r3, r5
 80106b2:	9a05      	ldr	r2, [sp, #20]
 80106b4:	bfa8      	it	ge
 80106b6:	462b      	movge	r3, r5
 80106b8:	1ad2      	subs	r2, r2, r3
 80106ba:	9205      	str	r2, [sp, #20]
 80106bc:	9a06      	ldr	r2, [sp, #24]
 80106be:	1aed      	subs	r5, r5, r3
 80106c0:	1ad3      	subs	r3, r2, r3
 80106c2:	9306      	str	r3, [sp, #24]
 80106c4:	9b08      	ldr	r3, [sp, #32]
 80106c6:	b1f3      	cbz	r3, 8010706 <_dtoa_r+0x7b6>
 80106c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80106ca:	2b00      	cmp	r3, #0
 80106cc:	f000 80a3 	beq.w	8010816 <_dtoa_r+0x8c6>
 80106d0:	2e00      	cmp	r6, #0
 80106d2:	dd10      	ble.n	80106f6 <_dtoa_r+0x7a6>
 80106d4:	4639      	mov	r1, r7
 80106d6:	4632      	mov	r2, r6
 80106d8:	4620      	mov	r0, r4
 80106da:	f000 fc2d 	bl	8010f38 <__pow5mult>
 80106de:	4652      	mov	r2, sl
 80106e0:	4601      	mov	r1, r0
 80106e2:	4607      	mov	r7, r0
 80106e4:	4620      	mov	r0, r4
 80106e6:	f000 fb7d 	bl	8010de4 <__multiply>
 80106ea:	4651      	mov	r1, sl
 80106ec:	4680      	mov	r8, r0
 80106ee:	4620      	mov	r0, r4
 80106f0:	f000 faac 	bl	8010c4c <_Bfree>
 80106f4:	46c2      	mov	sl, r8
 80106f6:	9b08      	ldr	r3, [sp, #32]
 80106f8:	1b9a      	subs	r2, r3, r6
 80106fa:	d004      	beq.n	8010706 <_dtoa_r+0x7b6>
 80106fc:	4651      	mov	r1, sl
 80106fe:	4620      	mov	r0, r4
 8010700:	f000 fc1a 	bl	8010f38 <__pow5mult>
 8010704:	4682      	mov	sl, r0
 8010706:	2101      	movs	r1, #1
 8010708:	4620      	mov	r0, r4
 801070a:	f000 fb55 	bl	8010db8 <__i2b>
 801070e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010710:	2b00      	cmp	r3, #0
 8010712:	4606      	mov	r6, r0
 8010714:	f340 8081 	ble.w	801081a <_dtoa_r+0x8ca>
 8010718:	461a      	mov	r2, r3
 801071a:	4601      	mov	r1, r0
 801071c:	4620      	mov	r0, r4
 801071e:	f000 fc0b 	bl	8010f38 <__pow5mult>
 8010722:	9b07      	ldr	r3, [sp, #28]
 8010724:	2b01      	cmp	r3, #1
 8010726:	4606      	mov	r6, r0
 8010728:	dd7a      	ble.n	8010820 <_dtoa_r+0x8d0>
 801072a:	f04f 0800 	mov.w	r8, #0
 801072e:	6933      	ldr	r3, [r6, #16]
 8010730:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8010734:	6918      	ldr	r0, [r3, #16]
 8010736:	f000 faf1 	bl	8010d1c <__hi0bits>
 801073a:	f1c0 0020 	rsb	r0, r0, #32
 801073e:	9b06      	ldr	r3, [sp, #24]
 8010740:	4418      	add	r0, r3
 8010742:	f010 001f 	ands.w	r0, r0, #31
 8010746:	f000 8094 	beq.w	8010872 <_dtoa_r+0x922>
 801074a:	f1c0 0320 	rsb	r3, r0, #32
 801074e:	2b04      	cmp	r3, #4
 8010750:	f340 8085 	ble.w	801085e <_dtoa_r+0x90e>
 8010754:	9b05      	ldr	r3, [sp, #20]
 8010756:	f1c0 001c 	rsb	r0, r0, #28
 801075a:	4403      	add	r3, r0
 801075c:	9305      	str	r3, [sp, #20]
 801075e:	9b06      	ldr	r3, [sp, #24]
 8010760:	4403      	add	r3, r0
 8010762:	4405      	add	r5, r0
 8010764:	9306      	str	r3, [sp, #24]
 8010766:	9b05      	ldr	r3, [sp, #20]
 8010768:	2b00      	cmp	r3, #0
 801076a:	dd05      	ble.n	8010778 <_dtoa_r+0x828>
 801076c:	4651      	mov	r1, sl
 801076e:	461a      	mov	r2, r3
 8010770:	4620      	mov	r0, r4
 8010772:	f000 fc3b 	bl	8010fec <__lshift>
 8010776:	4682      	mov	sl, r0
 8010778:	9b06      	ldr	r3, [sp, #24]
 801077a:	2b00      	cmp	r3, #0
 801077c:	dd05      	ble.n	801078a <_dtoa_r+0x83a>
 801077e:	4631      	mov	r1, r6
 8010780:	461a      	mov	r2, r3
 8010782:	4620      	mov	r0, r4
 8010784:	f000 fc32 	bl	8010fec <__lshift>
 8010788:	4606      	mov	r6, r0
 801078a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801078c:	2b00      	cmp	r3, #0
 801078e:	d072      	beq.n	8010876 <_dtoa_r+0x926>
 8010790:	4631      	mov	r1, r6
 8010792:	4650      	mov	r0, sl
 8010794:	f000 fc96 	bl	80110c4 <__mcmp>
 8010798:	2800      	cmp	r0, #0
 801079a:	da6c      	bge.n	8010876 <_dtoa_r+0x926>
 801079c:	2300      	movs	r3, #0
 801079e:	4651      	mov	r1, sl
 80107a0:	220a      	movs	r2, #10
 80107a2:	4620      	mov	r0, r4
 80107a4:	f000 fa74 	bl	8010c90 <__multadd>
 80107a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80107aa:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80107ae:	4682      	mov	sl, r0
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	f000 81b0 	beq.w	8010b16 <_dtoa_r+0xbc6>
 80107b6:	2300      	movs	r3, #0
 80107b8:	4639      	mov	r1, r7
 80107ba:	220a      	movs	r2, #10
 80107bc:	4620      	mov	r0, r4
 80107be:	f000 fa67 	bl	8010c90 <__multadd>
 80107c2:	9b01      	ldr	r3, [sp, #4]
 80107c4:	2b00      	cmp	r3, #0
 80107c6:	4607      	mov	r7, r0
 80107c8:	f300 8096 	bgt.w	80108f8 <_dtoa_r+0x9a8>
 80107cc:	9b07      	ldr	r3, [sp, #28]
 80107ce:	2b02      	cmp	r3, #2
 80107d0:	dc59      	bgt.n	8010886 <_dtoa_r+0x936>
 80107d2:	e091      	b.n	80108f8 <_dtoa_r+0x9a8>
 80107d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80107d6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80107da:	e758      	b.n	801068e <_dtoa_r+0x73e>
 80107dc:	9b04      	ldr	r3, [sp, #16]
 80107de:	1e5e      	subs	r6, r3, #1
 80107e0:	9b08      	ldr	r3, [sp, #32]
 80107e2:	42b3      	cmp	r3, r6
 80107e4:	bfbf      	itttt	lt
 80107e6:	9b08      	ldrlt	r3, [sp, #32]
 80107e8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80107ea:	9608      	strlt	r6, [sp, #32]
 80107ec:	1af3      	sublt	r3, r6, r3
 80107ee:	bfb4      	ite	lt
 80107f0:	18d2      	addlt	r2, r2, r3
 80107f2:	1b9e      	subge	r6, r3, r6
 80107f4:	9b04      	ldr	r3, [sp, #16]
 80107f6:	bfbc      	itt	lt
 80107f8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80107fa:	2600      	movlt	r6, #0
 80107fc:	2b00      	cmp	r3, #0
 80107fe:	bfb7      	itett	lt
 8010800:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8010804:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8010808:	1a9d      	sublt	r5, r3, r2
 801080a:	2300      	movlt	r3, #0
 801080c:	e741      	b.n	8010692 <_dtoa_r+0x742>
 801080e:	9e08      	ldr	r6, [sp, #32]
 8010810:	9d05      	ldr	r5, [sp, #20]
 8010812:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8010814:	e748      	b.n	80106a8 <_dtoa_r+0x758>
 8010816:	9a08      	ldr	r2, [sp, #32]
 8010818:	e770      	b.n	80106fc <_dtoa_r+0x7ac>
 801081a:	9b07      	ldr	r3, [sp, #28]
 801081c:	2b01      	cmp	r3, #1
 801081e:	dc19      	bgt.n	8010854 <_dtoa_r+0x904>
 8010820:	9b02      	ldr	r3, [sp, #8]
 8010822:	b9bb      	cbnz	r3, 8010854 <_dtoa_r+0x904>
 8010824:	9b03      	ldr	r3, [sp, #12]
 8010826:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801082a:	b99b      	cbnz	r3, 8010854 <_dtoa_r+0x904>
 801082c:	9b03      	ldr	r3, [sp, #12]
 801082e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010832:	0d1b      	lsrs	r3, r3, #20
 8010834:	051b      	lsls	r3, r3, #20
 8010836:	b183      	cbz	r3, 801085a <_dtoa_r+0x90a>
 8010838:	9b05      	ldr	r3, [sp, #20]
 801083a:	3301      	adds	r3, #1
 801083c:	9305      	str	r3, [sp, #20]
 801083e:	9b06      	ldr	r3, [sp, #24]
 8010840:	3301      	adds	r3, #1
 8010842:	9306      	str	r3, [sp, #24]
 8010844:	f04f 0801 	mov.w	r8, #1
 8010848:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801084a:	2b00      	cmp	r3, #0
 801084c:	f47f af6f 	bne.w	801072e <_dtoa_r+0x7de>
 8010850:	2001      	movs	r0, #1
 8010852:	e774      	b.n	801073e <_dtoa_r+0x7ee>
 8010854:	f04f 0800 	mov.w	r8, #0
 8010858:	e7f6      	b.n	8010848 <_dtoa_r+0x8f8>
 801085a:	4698      	mov	r8, r3
 801085c:	e7f4      	b.n	8010848 <_dtoa_r+0x8f8>
 801085e:	d082      	beq.n	8010766 <_dtoa_r+0x816>
 8010860:	9a05      	ldr	r2, [sp, #20]
 8010862:	331c      	adds	r3, #28
 8010864:	441a      	add	r2, r3
 8010866:	9205      	str	r2, [sp, #20]
 8010868:	9a06      	ldr	r2, [sp, #24]
 801086a:	441a      	add	r2, r3
 801086c:	441d      	add	r5, r3
 801086e:	9206      	str	r2, [sp, #24]
 8010870:	e779      	b.n	8010766 <_dtoa_r+0x816>
 8010872:	4603      	mov	r3, r0
 8010874:	e7f4      	b.n	8010860 <_dtoa_r+0x910>
 8010876:	9b04      	ldr	r3, [sp, #16]
 8010878:	2b00      	cmp	r3, #0
 801087a:	dc37      	bgt.n	80108ec <_dtoa_r+0x99c>
 801087c:	9b07      	ldr	r3, [sp, #28]
 801087e:	2b02      	cmp	r3, #2
 8010880:	dd34      	ble.n	80108ec <_dtoa_r+0x99c>
 8010882:	9b04      	ldr	r3, [sp, #16]
 8010884:	9301      	str	r3, [sp, #4]
 8010886:	9b01      	ldr	r3, [sp, #4]
 8010888:	b963      	cbnz	r3, 80108a4 <_dtoa_r+0x954>
 801088a:	4631      	mov	r1, r6
 801088c:	2205      	movs	r2, #5
 801088e:	4620      	mov	r0, r4
 8010890:	f000 f9fe 	bl	8010c90 <__multadd>
 8010894:	4601      	mov	r1, r0
 8010896:	4606      	mov	r6, r0
 8010898:	4650      	mov	r0, sl
 801089a:	f000 fc13 	bl	80110c4 <__mcmp>
 801089e:	2800      	cmp	r0, #0
 80108a0:	f73f adbb 	bgt.w	801041a <_dtoa_r+0x4ca>
 80108a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80108a6:	9d00      	ldr	r5, [sp, #0]
 80108a8:	ea6f 0b03 	mvn.w	fp, r3
 80108ac:	f04f 0800 	mov.w	r8, #0
 80108b0:	4631      	mov	r1, r6
 80108b2:	4620      	mov	r0, r4
 80108b4:	f000 f9ca 	bl	8010c4c <_Bfree>
 80108b8:	2f00      	cmp	r7, #0
 80108ba:	f43f aeab 	beq.w	8010614 <_dtoa_r+0x6c4>
 80108be:	f1b8 0f00 	cmp.w	r8, #0
 80108c2:	d005      	beq.n	80108d0 <_dtoa_r+0x980>
 80108c4:	45b8      	cmp	r8, r7
 80108c6:	d003      	beq.n	80108d0 <_dtoa_r+0x980>
 80108c8:	4641      	mov	r1, r8
 80108ca:	4620      	mov	r0, r4
 80108cc:	f000 f9be 	bl	8010c4c <_Bfree>
 80108d0:	4639      	mov	r1, r7
 80108d2:	4620      	mov	r0, r4
 80108d4:	f000 f9ba 	bl	8010c4c <_Bfree>
 80108d8:	e69c      	b.n	8010614 <_dtoa_r+0x6c4>
 80108da:	2600      	movs	r6, #0
 80108dc:	4637      	mov	r7, r6
 80108de:	e7e1      	b.n	80108a4 <_dtoa_r+0x954>
 80108e0:	46bb      	mov	fp, r7
 80108e2:	4637      	mov	r7, r6
 80108e4:	e599      	b.n	801041a <_dtoa_r+0x4ca>
 80108e6:	bf00      	nop
 80108e8:	40240000 	.word	0x40240000
 80108ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80108ee:	2b00      	cmp	r3, #0
 80108f0:	f000 80c8 	beq.w	8010a84 <_dtoa_r+0xb34>
 80108f4:	9b04      	ldr	r3, [sp, #16]
 80108f6:	9301      	str	r3, [sp, #4]
 80108f8:	2d00      	cmp	r5, #0
 80108fa:	dd05      	ble.n	8010908 <_dtoa_r+0x9b8>
 80108fc:	4639      	mov	r1, r7
 80108fe:	462a      	mov	r2, r5
 8010900:	4620      	mov	r0, r4
 8010902:	f000 fb73 	bl	8010fec <__lshift>
 8010906:	4607      	mov	r7, r0
 8010908:	f1b8 0f00 	cmp.w	r8, #0
 801090c:	d05b      	beq.n	80109c6 <_dtoa_r+0xa76>
 801090e:	6879      	ldr	r1, [r7, #4]
 8010910:	4620      	mov	r0, r4
 8010912:	f000 f95b 	bl	8010bcc <_Balloc>
 8010916:	4605      	mov	r5, r0
 8010918:	b928      	cbnz	r0, 8010926 <_dtoa_r+0x9d6>
 801091a:	4b83      	ldr	r3, [pc, #524]	; (8010b28 <_dtoa_r+0xbd8>)
 801091c:	4602      	mov	r2, r0
 801091e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8010922:	f7ff bb2e 	b.w	800ff82 <_dtoa_r+0x32>
 8010926:	693a      	ldr	r2, [r7, #16]
 8010928:	3202      	adds	r2, #2
 801092a:	0092      	lsls	r2, r2, #2
 801092c:	f107 010c 	add.w	r1, r7, #12
 8010930:	300c      	adds	r0, #12
 8010932:	f7ff fa77 	bl	800fe24 <memcpy>
 8010936:	2201      	movs	r2, #1
 8010938:	4629      	mov	r1, r5
 801093a:	4620      	mov	r0, r4
 801093c:	f000 fb56 	bl	8010fec <__lshift>
 8010940:	9b00      	ldr	r3, [sp, #0]
 8010942:	3301      	adds	r3, #1
 8010944:	9304      	str	r3, [sp, #16]
 8010946:	e9dd 2300 	ldrd	r2, r3, [sp]
 801094a:	4413      	add	r3, r2
 801094c:	9308      	str	r3, [sp, #32]
 801094e:	9b02      	ldr	r3, [sp, #8]
 8010950:	f003 0301 	and.w	r3, r3, #1
 8010954:	46b8      	mov	r8, r7
 8010956:	9306      	str	r3, [sp, #24]
 8010958:	4607      	mov	r7, r0
 801095a:	9b04      	ldr	r3, [sp, #16]
 801095c:	4631      	mov	r1, r6
 801095e:	3b01      	subs	r3, #1
 8010960:	4650      	mov	r0, sl
 8010962:	9301      	str	r3, [sp, #4]
 8010964:	f7ff fa6c 	bl	800fe40 <quorem>
 8010968:	4641      	mov	r1, r8
 801096a:	9002      	str	r0, [sp, #8]
 801096c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8010970:	4650      	mov	r0, sl
 8010972:	f000 fba7 	bl	80110c4 <__mcmp>
 8010976:	463a      	mov	r2, r7
 8010978:	9005      	str	r0, [sp, #20]
 801097a:	4631      	mov	r1, r6
 801097c:	4620      	mov	r0, r4
 801097e:	f000 fbbd 	bl	80110fc <__mdiff>
 8010982:	68c2      	ldr	r2, [r0, #12]
 8010984:	4605      	mov	r5, r0
 8010986:	bb02      	cbnz	r2, 80109ca <_dtoa_r+0xa7a>
 8010988:	4601      	mov	r1, r0
 801098a:	4650      	mov	r0, sl
 801098c:	f000 fb9a 	bl	80110c4 <__mcmp>
 8010990:	4602      	mov	r2, r0
 8010992:	4629      	mov	r1, r5
 8010994:	4620      	mov	r0, r4
 8010996:	9209      	str	r2, [sp, #36]	; 0x24
 8010998:	f000 f958 	bl	8010c4c <_Bfree>
 801099c:	9b07      	ldr	r3, [sp, #28]
 801099e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80109a0:	9d04      	ldr	r5, [sp, #16]
 80109a2:	ea43 0102 	orr.w	r1, r3, r2
 80109a6:	9b06      	ldr	r3, [sp, #24]
 80109a8:	4319      	orrs	r1, r3
 80109aa:	d110      	bne.n	80109ce <_dtoa_r+0xa7e>
 80109ac:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80109b0:	d029      	beq.n	8010a06 <_dtoa_r+0xab6>
 80109b2:	9b05      	ldr	r3, [sp, #20]
 80109b4:	2b00      	cmp	r3, #0
 80109b6:	dd02      	ble.n	80109be <_dtoa_r+0xa6e>
 80109b8:	9b02      	ldr	r3, [sp, #8]
 80109ba:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80109be:	9b01      	ldr	r3, [sp, #4]
 80109c0:	f883 9000 	strb.w	r9, [r3]
 80109c4:	e774      	b.n	80108b0 <_dtoa_r+0x960>
 80109c6:	4638      	mov	r0, r7
 80109c8:	e7ba      	b.n	8010940 <_dtoa_r+0x9f0>
 80109ca:	2201      	movs	r2, #1
 80109cc:	e7e1      	b.n	8010992 <_dtoa_r+0xa42>
 80109ce:	9b05      	ldr	r3, [sp, #20]
 80109d0:	2b00      	cmp	r3, #0
 80109d2:	db04      	blt.n	80109de <_dtoa_r+0xa8e>
 80109d4:	9907      	ldr	r1, [sp, #28]
 80109d6:	430b      	orrs	r3, r1
 80109d8:	9906      	ldr	r1, [sp, #24]
 80109da:	430b      	orrs	r3, r1
 80109dc:	d120      	bne.n	8010a20 <_dtoa_r+0xad0>
 80109de:	2a00      	cmp	r2, #0
 80109e0:	dded      	ble.n	80109be <_dtoa_r+0xa6e>
 80109e2:	4651      	mov	r1, sl
 80109e4:	2201      	movs	r2, #1
 80109e6:	4620      	mov	r0, r4
 80109e8:	f000 fb00 	bl	8010fec <__lshift>
 80109ec:	4631      	mov	r1, r6
 80109ee:	4682      	mov	sl, r0
 80109f0:	f000 fb68 	bl	80110c4 <__mcmp>
 80109f4:	2800      	cmp	r0, #0
 80109f6:	dc03      	bgt.n	8010a00 <_dtoa_r+0xab0>
 80109f8:	d1e1      	bne.n	80109be <_dtoa_r+0xa6e>
 80109fa:	f019 0f01 	tst.w	r9, #1
 80109fe:	d0de      	beq.n	80109be <_dtoa_r+0xa6e>
 8010a00:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8010a04:	d1d8      	bne.n	80109b8 <_dtoa_r+0xa68>
 8010a06:	9a01      	ldr	r2, [sp, #4]
 8010a08:	2339      	movs	r3, #57	; 0x39
 8010a0a:	7013      	strb	r3, [r2, #0]
 8010a0c:	462b      	mov	r3, r5
 8010a0e:	461d      	mov	r5, r3
 8010a10:	3b01      	subs	r3, #1
 8010a12:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8010a16:	2a39      	cmp	r2, #57	; 0x39
 8010a18:	d06c      	beq.n	8010af4 <_dtoa_r+0xba4>
 8010a1a:	3201      	adds	r2, #1
 8010a1c:	701a      	strb	r2, [r3, #0]
 8010a1e:	e747      	b.n	80108b0 <_dtoa_r+0x960>
 8010a20:	2a00      	cmp	r2, #0
 8010a22:	dd07      	ble.n	8010a34 <_dtoa_r+0xae4>
 8010a24:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8010a28:	d0ed      	beq.n	8010a06 <_dtoa_r+0xab6>
 8010a2a:	9a01      	ldr	r2, [sp, #4]
 8010a2c:	f109 0301 	add.w	r3, r9, #1
 8010a30:	7013      	strb	r3, [r2, #0]
 8010a32:	e73d      	b.n	80108b0 <_dtoa_r+0x960>
 8010a34:	9b04      	ldr	r3, [sp, #16]
 8010a36:	9a08      	ldr	r2, [sp, #32]
 8010a38:	f803 9c01 	strb.w	r9, [r3, #-1]
 8010a3c:	4293      	cmp	r3, r2
 8010a3e:	d043      	beq.n	8010ac8 <_dtoa_r+0xb78>
 8010a40:	4651      	mov	r1, sl
 8010a42:	2300      	movs	r3, #0
 8010a44:	220a      	movs	r2, #10
 8010a46:	4620      	mov	r0, r4
 8010a48:	f000 f922 	bl	8010c90 <__multadd>
 8010a4c:	45b8      	cmp	r8, r7
 8010a4e:	4682      	mov	sl, r0
 8010a50:	f04f 0300 	mov.w	r3, #0
 8010a54:	f04f 020a 	mov.w	r2, #10
 8010a58:	4641      	mov	r1, r8
 8010a5a:	4620      	mov	r0, r4
 8010a5c:	d107      	bne.n	8010a6e <_dtoa_r+0xb1e>
 8010a5e:	f000 f917 	bl	8010c90 <__multadd>
 8010a62:	4680      	mov	r8, r0
 8010a64:	4607      	mov	r7, r0
 8010a66:	9b04      	ldr	r3, [sp, #16]
 8010a68:	3301      	adds	r3, #1
 8010a6a:	9304      	str	r3, [sp, #16]
 8010a6c:	e775      	b.n	801095a <_dtoa_r+0xa0a>
 8010a6e:	f000 f90f 	bl	8010c90 <__multadd>
 8010a72:	4639      	mov	r1, r7
 8010a74:	4680      	mov	r8, r0
 8010a76:	2300      	movs	r3, #0
 8010a78:	220a      	movs	r2, #10
 8010a7a:	4620      	mov	r0, r4
 8010a7c:	f000 f908 	bl	8010c90 <__multadd>
 8010a80:	4607      	mov	r7, r0
 8010a82:	e7f0      	b.n	8010a66 <_dtoa_r+0xb16>
 8010a84:	9b04      	ldr	r3, [sp, #16]
 8010a86:	9301      	str	r3, [sp, #4]
 8010a88:	9d00      	ldr	r5, [sp, #0]
 8010a8a:	4631      	mov	r1, r6
 8010a8c:	4650      	mov	r0, sl
 8010a8e:	f7ff f9d7 	bl	800fe40 <quorem>
 8010a92:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8010a96:	9b00      	ldr	r3, [sp, #0]
 8010a98:	f805 9b01 	strb.w	r9, [r5], #1
 8010a9c:	1aea      	subs	r2, r5, r3
 8010a9e:	9b01      	ldr	r3, [sp, #4]
 8010aa0:	4293      	cmp	r3, r2
 8010aa2:	dd07      	ble.n	8010ab4 <_dtoa_r+0xb64>
 8010aa4:	4651      	mov	r1, sl
 8010aa6:	2300      	movs	r3, #0
 8010aa8:	220a      	movs	r2, #10
 8010aaa:	4620      	mov	r0, r4
 8010aac:	f000 f8f0 	bl	8010c90 <__multadd>
 8010ab0:	4682      	mov	sl, r0
 8010ab2:	e7ea      	b.n	8010a8a <_dtoa_r+0xb3a>
 8010ab4:	9b01      	ldr	r3, [sp, #4]
 8010ab6:	2b00      	cmp	r3, #0
 8010ab8:	bfc8      	it	gt
 8010aba:	461d      	movgt	r5, r3
 8010abc:	9b00      	ldr	r3, [sp, #0]
 8010abe:	bfd8      	it	le
 8010ac0:	2501      	movle	r5, #1
 8010ac2:	441d      	add	r5, r3
 8010ac4:	f04f 0800 	mov.w	r8, #0
 8010ac8:	4651      	mov	r1, sl
 8010aca:	2201      	movs	r2, #1
 8010acc:	4620      	mov	r0, r4
 8010ace:	f000 fa8d 	bl	8010fec <__lshift>
 8010ad2:	4631      	mov	r1, r6
 8010ad4:	4682      	mov	sl, r0
 8010ad6:	f000 faf5 	bl	80110c4 <__mcmp>
 8010ada:	2800      	cmp	r0, #0
 8010adc:	dc96      	bgt.n	8010a0c <_dtoa_r+0xabc>
 8010ade:	d102      	bne.n	8010ae6 <_dtoa_r+0xb96>
 8010ae0:	f019 0f01 	tst.w	r9, #1
 8010ae4:	d192      	bne.n	8010a0c <_dtoa_r+0xabc>
 8010ae6:	462b      	mov	r3, r5
 8010ae8:	461d      	mov	r5, r3
 8010aea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010aee:	2a30      	cmp	r2, #48	; 0x30
 8010af0:	d0fa      	beq.n	8010ae8 <_dtoa_r+0xb98>
 8010af2:	e6dd      	b.n	80108b0 <_dtoa_r+0x960>
 8010af4:	9a00      	ldr	r2, [sp, #0]
 8010af6:	429a      	cmp	r2, r3
 8010af8:	d189      	bne.n	8010a0e <_dtoa_r+0xabe>
 8010afa:	f10b 0b01 	add.w	fp, fp, #1
 8010afe:	2331      	movs	r3, #49	; 0x31
 8010b00:	e796      	b.n	8010a30 <_dtoa_r+0xae0>
 8010b02:	4b0a      	ldr	r3, [pc, #40]	; (8010b2c <_dtoa_r+0xbdc>)
 8010b04:	f7ff ba99 	b.w	801003a <_dtoa_r+0xea>
 8010b08:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010b0a:	2b00      	cmp	r3, #0
 8010b0c:	f47f aa6d 	bne.w	800ffea <_dtoa_r+0x9a>
 8010b10:	4b07      	ldr	r3, [pc, #28]	; (8010b30 <_dtoa_r+0xbe0>)
 8010b12:	f7ff ba92 	b.w	801003a <_dtoa_r+0xea>
 8010b16:	9b01      	ldr	r3, [sp, #4]
 8010b18:	2b00      	cmp	r3, #0
 8010b1a:	dcb5      	bgt.n	8010a88 <_dtoa_r+0xb38>
 8010b1c:	9b07      	ldr	r3, [sp, #28]
 8010b1e:	2b02      	cmp	r3, #2
 8010b20:	f73f aeb1 	bgt.w	8010886 <_dtoa_r+0x936>
 8010b24:	e7b0      	b.n	8010a88 <_dtoa_r+0xb38>
 8010b26:	bf00      	nop
 8010b28:	080121bc 	.word	0x080121bc
 8010b2c:	0801211c 	.word	0x0801211c
 8010b30:	08012140 	.word	0x08012140

08010b34 <_free_r>:
 8010b34:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010b36:	2900      	cmp	r1, #0
 8010b38:	d044      	beq.n	8010bc4 <_free_r+0x90>
 8010b3a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010b3e:	9001      	str	r0, [sp, #4]
 8010b40:	2b00      	cmp	r3, #0
 8010b42:	f1a1 0404 	sub.w	r4, r1, #4
 8010b46:	bfb8      	it	lt
 8010b48:	18e4      	addlt	r4, r4, r3
 8010b4a:	f7fe fb49 	bl	800f1e0 <__malloc_lock>
 8010b4e:	4a1e      	ldr	r2, [pc, #120]	; (8010bc8 <_free_r+0x94>)
 8010b50:	9801      	ldr	r0, [sp, #4]
 8010b52:	6813      	ldr	r3, [r2, #0]
 8010b54:	b933      	cbnz	r3, 8010b64 <_free_r+0x30>
 8010b56:	6063      	str	r3, [r4, #4]
 8010b58:	6014      	str	r4, [r2, #0]
 8010b5a:	b003      	add	sp, #12
 8010b5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010b60:	f7fe bb44 	b.w	800f1ec <__malloc_unlock>
 8010b64:	42a3      	cmp	r3, r4
 8010b66:	d908      	bls.n	8010b7a <_free_r+0x46>
 8010b68:	6825      	ldr	r5, [r4, #0]
 8010b6a:	1961      	adds	r1, r4, r5
 8010b6c:	428b      	cmp	r3, r1
 8010b6e:	bf01      	itttt	eq
 8010b70:	6819      	ldreq	r1, [r3, #0]
 8010b72:	685b      	ldreq	r3, [r3, #4]
 8010b74:	1949      	addeq	r1, r1, r5
 8010b76:	6021      	streq	r1, [r4, #0]
 8010b78:	e7ed      	b.n	8010b56 <_free_r+0x22>
 8010b7a:	461a      	mov	r2, r3
 8010b7c:	685b      	ldr	r3, [r3, #4]
 8010b7e:	b10b      	cbz	r3, 8010b84 <_free_r+0x50>
 8010b80:	42a3      	cmp	r3, r4
 8010b82:	d9fa      	bls.n	8010b7a <_free_r+0x46>
 8010b84:	6811      	ldr	r1, [r2, #0]
 8010b86:	1855      	adds	r5, r2, r1
 8010b88:	42a5      	cmp	r5, r4
 8010b8a:	d10b      	bne.n	8010ba4 <_free_r+0x70>
 8010b8c:	6824      	ldr	r4, [r4, #0]
 8010b8e:	4421      	add	r1, r4
 8010b90:	1854      	adds	r4, r2, r1
 8010b92:	42a3      	cmp	r3, r4
 8010b94:	6011      	str	r1, [r2, #0]
 8010b96:	d1e0      	bne.n	8010b5a <_free_r+0x26>
 8010b98:	681c      	ldr	r4, [r3, #0]
 8010b9a:	685b      	ldr	r3, [r3, #4]
 8010b9c:	6053      	str	r3, [r2, #4]
 8010b9e:	440c      	add	r4, r1
 8010ba0:	6014      	str	r4, [r2, #0]
 8010ba2:	e7da      	b.n	8010b5a <_free_r+0x26>
 8010ba4:	d902      	bls.n	8010bac <_free_r+0x78>
 8010ba6:	230c      	movs	r3, #12
 8010ba8:	6003      	str	r3, [r0, #0]
 8010baa:	e7d6      	b.n	8010b5a <_free_r+0x26>
 8010bac:	6825      	ldr	r5, [r4, #0]
 8010bae:	1961      	adds	r1, r4, r5
 8010bb0:	428b      	cmp	r3, r1
 8010bb2:	bf04      	itt	eq
 8010bb4:	6819      	ldreq	r1, [r3, #0]
 8010bb6:	685b      	ldreq	r3, [r3, #4]
 8010bb8:	6063      	str	r3, [r4, #4]
 8010bba:	bf04      	itt	eq
 8010bbc:	1949      	addeq	r1, r1, r5
 8010bbe:	6021      	streq	r1, [r4, #0]
 8010bc0:	6054      	str	r4, [r2, #4]
 8010bc2:	e7ca      	b.n	8010b5a <_free_r+0x26>
 8010bc4:	b003      	add	sp, #12
 8010bc6:	bd30      	pop	{r4, r5, pc}
 8010bc8:	2000223c 	.word	0x2000223c

08010bcc <_Balloc>:
 8010bcc:	b570      	push	{r4, r5, r6, lr}
 8010bce:	69c6      	ldr	r6, [r0, #28]
 8010bd0:	4604      	mov	r4, r0
 8010bd2:	460d      	mov	r5, r1
 8010bd4:	b976      	cbnz	r6, 8010bf4 <_Balloc+0x28>
 8010bd6:	2010      	movs	r0, #16
 8010bd8:	f7fe fa52 	bl	800f080 <malloc>
 8010bdc:	4602      	mov	r2, r0
 8010bde:	61e0      	str	r0, [r4, #28]
 8010be0:	b920      	cbnz	r0, 8010bec <_Balloc+0x20>
 8010be2:	4b18      	ldr	r3, [pc, #96]	; (8010c44 <_Balloc+0x78>)
 8010be4:	4818      	ldr	r0, [pc, #96]	; (8010c48 <_Balloc+0x7c>)
 8010be6:	216b      	movs	r1, #107	; 0x6b
 8010be8:	f000 fd8c 	bl	8011704 <__assert_func>
 8010bec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010bf0:	6006      	str	r6, [r0, #0]
 8010bf2:	60c6      	str	r6, [r0, #12]
 8010bf4:	69e6      	ldr	r6, [r4, #28]
 8010bf6:	68f3      	ldr	r3, [r6, #12]
 8010bf8:	b183      	cbz	r3, 8010c1c <_Balloc+0x50>
 8010bfa:	69e3      	ldr	r3, [r4, #28]
 8010bfc:	68db      	ldr	r3, [r3, #12]
 8010bfe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8010c02:	b9b8      	cbnz	r0, 8010c34 <_Balloc+0x68>
 8010c04:	2101      	movs	r1, #1
 8010c06:	fa01 f605 	lsl.w	r6, r1, r5
 8010c0a:	1d72      	adds	r2, r6, #5
 8010c0c:	0092      	lsls	r2, r2, #2
 8010c0e:	4620      	mov	r0, r4
 8010c10:	f000 fd96 	bl	8011740 <_calloc_r>
 8010c14:	b160      	cbz	r0, 8010c30 <_Balloc+0x64>
 8010c16:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010c1a:	e00e      	b.n	8010c3a <_Balloc+0x6e>
 8010c1c:	2221      	movs	r2, #33	; 0x21
 8010c1e:	2104      	movs	r1, #4
 8010c20:	4620      	mov	r0, r4
 8010c22:	f000 fd8d 	bl	8011740 <_calloc_r>
 8010c26:	69e3      	ldr	r3, [r4, #28]
 8010c28:	60f0      	str	r0, [r6, #12]
 8010c2a:	68db      	ldr	r3, [r3, #12]
 8010c2c:	2b00      	cmp	r3, #0
 8010c2e:	d1e4      	bne.n	8010bfa <_Balloc+0x2e>
 8010c30:	2000      	movs	r0, #0
 8010c32:	bd70      	pop	{r4, r5, r6, pc}
 8010c34:	6802      	ldr	r2, [r0, #0]
 8010c36:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010c3a:	2300      	movs	r3, #0
 8010c3c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010c40:	e7f7      	b.n	8010c32 <_Balloc+0x66>
 8010c42:	bf00      	nop
 8010c44:	0801214d 	.word	0x0801214d
 8010c48:	080121cd 	.word	0x080121cd

08010c4c <_Bfree>:
 8010c4c:	b570      	push	{r4, r5, r6, lr}
 8010c4e:	69c6      	ldr	r6, [r0, #28]
 8010c50:	4605      	mov	r5, r0
 8010c52:	460c      	mov	r4, r1
 8010c54:	b976      	cbnz	r6, 8010c74 <_Bfree+0x28>
 8010c56:	2010      	movs	r0, #16
 8010c58:	f7fe fa12 	bl	800f080 <malloc>
 8010c5c:	4602      	mov	r2, r0
 8010c5e:	61e8      	str	r0, [r5, #28]
 8010c60:	b920      	cbnz	r0, 8010c6c <_Bfree+0x20>
 8010c62:	4b09      	ldr	r3, [pc, #36]	; (8010c88 <_Bfree+0x3c>)
 8010c64:	4809      	ldr	r0, [pc, #36]	; (8010c8c <_Bfree+0x40>)
 8010c66:	218f      	movs	r1, #143	; 0x8f
 8010c68:	f000 fd4c 	bl	8011704 <__assert_func>
 8010c6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010c70:	6006      	str	r6, [r0, #0]
 8010c72:	60c6      	str	r6, [r0, #12]
 8010c74:	b13c      	cbz	r4, 8010c86 <_Bfree+0x3a>
 8010c76:	69eb      	ldr	r3, [r5, #28]
 8010c78:	6862      	ldr	r2, [r4, #4]
 8010c7a:	68db      	ldr	r3, [r3, #12]
 8010c7c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010c80:	6021      	str	r1, [r4, #0]
 8010c82:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8010c86:	bd70      	pop	{r4, r5, r6, pc}
 8010c88:	0801214d 	.word	0x0801214d
 8010c8c:	080121cd 	.word	0x080121cd

08010c90 <__multadd>:
 8010c90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010c94:	690d      	ldr	r5, [r1, #16]
 8010c96:	4607      	mov	r7, r0
 8010c98:	460c      	mov	r4, r1
 8010c9a:	461e      	mov	r6, r3
 8010c9c:	f101 0c14 	add.w	ip, r1, #20
 8010ca0:	2000      	movs	r0, #0
 8010ca2:	f8dc 3000 	ldr.w	r3, [ip]
 8010ca6:	b299      	uxth	r1, r3
 8010ca8:	fb02 6101 	mla	r1, r2, r1, r6
 8010cac:	0c1e      	lsrs	r6, r3, #16
 8010cae:	0c0b      	lsrs	r3, r1, #16
 8010cb0:	fb02 3306 	mla	r3, r2, r6, r3
 8010cb4:	b289      	uxth	r1, r1
 8010cb6:	3001      	adds	r0, #1
 8010cb8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8010cbc:	4285      	cmp	r5, r0
 8010cbe:	f84c 1b04 	str.w	r1, [ip], #4
 8010cc2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8010cc6:	dcec      	bgt.n	8010ca2 <__multadd+0x12>
 8010cc8:	b30e      	cbz	r6, 8010d0e <__multadd+0x7e>
 8010cca:	68a3      	ldr	r3, [r4, #8]
 8010ccc:	42ab      	cmp	r3, r5
 8010cce:	dc19      	bgt.n	8010d04 <__multadd+0x74>
 8010cd0:	6861      	ldr	r1, [r4, #4]
 8010cd2:	4638      	mov	r0, r7
 8010cd4:	3101      	adds	r1, #1
 8010cd6:	f7ff ff79 	bl	8010bcc <_Balloc>
 8010cda:	4680      	mov	r8, r0
 8010cdc:	b928      	cbnz	r0, 8010cea <__multadd+0x5a>
 8010cde:	4602      	mov	r2, r0
 8010ce0:	4b0c      	ldr	r3, [pc, #48]	; (8010d14 <__multadd+0x84>)
 8010ce2:	480d      	ldr	r0, [pc, #52]	; (8010d18 <__multadd+0x88>)
 8010ce4:	21ba      	movs	r1, #186	; 0xba
 8010ce6:	f000 fd0d 	bl	8011704 <__assert_func>
 8010cea:	6922      	ldr	r2, [r4, #16]
 8010cec:	3202      	adds	r2, #2
 8010cee:	f104 010c 	add.w	r1, r4, #12
 8010cf2:	0092      	lsls	r2, r2, #2
 8010cf4:	300c      	adds	r0, #12
 8010cf6:	f7ff f895 	bl	800fe24 <memcpy>
 8010cfa:	4621      	mov	r1, r4
 8010cfc:	4638      	mov	r0, r7
 8010cfe:	f7ff ffa5 	bl	8010c4c <_Bfree>
 8010d02:	4644      	mov	r4, r8
 8010d04:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010d08:	3501      	adds	r5, #1
 8010d0a:	615e      	str	r6, [r3, #20]
 8010d0c:	6125      	str	r5, [r4, #16]
 8010d0e:	4620      	mov	r0, r4
 8010d10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d14:	080121bc 	.word	0x080121bc
 8010d18:	080121cd 	.word	0x080121cd

08010d1c <__hi0bits>:
 8010d1c:	0c03      	lsrs	r3, r0, #16
 8010d1e:	041b      	lsls	r3, r3, #16
 8010d20:	b9d3      	cbnz	r3, 8010d58 <__hi0bits+0x3c>
 8010d22:	0400      	lsls	r0, r0, #16
 8010d24:	2310      	movs	r3, #16
 8010d26:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8010d2a:	bf04      	itt	eq
 8010d2c:	0200      	lsleq	r0, r0, #8
 8010d2e:	3308      	addeq	r3, #8
 8010d30:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8010d34:	bf04      	itt	eq
 8010d36:	0100      	lsleq	r0, r0, #4
 8010d38:	3304      	addeq	r3, #4
 8010d3a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8010d3e:	bf04      	itt	eq
 8010d40:	0080      	lsleq	r0, r0, #2
 8010d42:	3302      	addeq	r3, #2
 8010d44:	2800      	cmp	r0, #0
 8010d46:	db05      	blt.n	8010d54 <__hi0bits+0x38>
 8010d48:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8010d4c:	f103 0301 	add.w	r3, r3, #1
 8010d50:	bf08      	it	eq
 8010d52:	2320      	moveq	r3, #32
 8010d54:	4618      	mov	r0, r3
 8010d56:	4770      	bx	lr
 8010d58:	2300      	movs	r3, #0
 8010d5a:	e7e4      	b.n	8010d26 <__hi0bits+0xa>

08010d5c <__lo0bits>:
 8010d5c:	6803      	ldr	r3, [r0, #0]
 8010d5e:	f013 0207 	ands.w	r2, r3, #7
 8010d62:	d00c      	beq.n	8010d7e <__lo0bits+0x22>
 8010d64:	07d9      	lsls	r1, r3, #31
 8010d66:	d422      	bmi.n	8010dae <__lo0bits+0x52>
 8010d68:	079a      	lsls	r2, r3, #30
 8010d6a:	bf49      	itett	mi
 8010d6c:	085b      	lsrmi	r3, r3, #1
 8010d6e:	089b      	lsrpl	r3, r3, #2
 8010d70:	6003      	strmi	r3, [r0, #0]
 8010d72:	2201      	movmi	r2, #1
 8010d74:	bf5c      	itt	pl
 8010d76:	6003      	strpl	r3, [r0, #0]
 8010d78:	2202      	movpl	r2, #2
 8010d7a:	4610      	mov	r0, r2
 8010d7c:	4770      	bx	lr
 8010d7e:	b299      	uxth	r1, r3
 8010d80:	b909      	cbnz	r1, 8010d86 <__lo0bits+0x2a>
 8010d82:	0c1b      	lsrs	r3, r3, #16
 8010d84:	2210      	movs	r2, #16
 8010d86:	b2d9      	uxtb	r1, r3
 8010d88:	b909      	cbnz	r1, 8010d8e <__lo0bits+0x32>
 8010d8a:	3208      	adds	r2, #8
 8010d8c:	0a1b      	lsrs	r3, r3, #8
 8010d8e:	0719      	lsls	r1, r3, #28
 8010d90:	bf04      	itt	eq
 8010d92:	091b      	lsreq	r3, r3, #4
 8010d94:	3204      	addeq	r2, #4
 8010d96:	0799      	lsls	r1, r3, #30
 8010d98:	bf04      	itt	eq
 8010d9a:	089b      	lsreq	r3, r3, #2
 8010d9c:	3202      	addeq	r2, #2
 8010d9e:	07d9      	lsls	r1, r3, #31
 8010da0:	d403      	bmi.n	8010daa <__lo0bits+0x4e>
 8010da2:	085b      	lsrs	r3, r3, #1
 8010da4:	f102 0201 	add.w	r2, r2, #1
 8010da8:	d003      	beq.n	8010db2 <__lo0bits+0x56>
 8010daa:	6003      	str	r3, [r0, #0]
 8010dac:	e7e5      	b.n	8010d7a <__lo0bits+0x1e>
 8010dae:	2200      	movs	r2, #0
 8010db0:	e7e3      	b.n	8010d7a <__lo0bits+0x1e>
 8010db2:	2220      	movs	r2, #32
 8010db4:	e7e1      	b.n	8010d7a <__lo0bits+0x1e>
	...

08010db8 <__i2b>:
 8010db8:	b510      	push	{r4, lr}
 8010dba:	460c      	mov	r4, r1
 8010dbc:	2101      	movs	r1, #1
 8010dbe:	f7ff ff05 	bl	8010bcc <_Balloc>
 8010dc2:	4602      	mov	r2, r0
 8010dc4:	b928      	cbnz	r0, 8010dd2 <__i2b+0x1a>
 8010dc6:	4b05      	ldr	r3, [pc, #20]	; (8010ddc <__i2b+0x24>)
 8010dc8:	4805      	ldr	r0, [pc, #20]	; (8010de0 <__i2b+0x28>)
 8010dca:	f240 1145 	movw	r1, #325	; 0x145
 8010dce:	f000 fc99 	bl	8011704 <__assert_func>
 8010dd2:	2301      	movs	r3, #1
 8010dd4:	6144      	str	r4, [r0, #20]
 8010dd6:	6103      	str	r3, [r0, #16]
 8010dd8:	bd10      	pop	{r4, pc}
 8010dda:	bf00      	nop
 8010ddc:	080121bc 	.word	0x080121bc
 8010de0:	080121cd 	.word	0x080121cd

08010de4 <__multiply>:
 8010de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010de8:	4691      	mov	r9, r2
 8010dea:	690a      	ldr	r2, [r1, #16]
 8010dec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010df0:	429a      	cmp	r2, r3
 8010df2:	bfb8      	it	lt
 8010df4:	460b      	movlt	r3, r1
 8010df6:	460c      	mov	r4, r1
 8010df8:	bfbc      	itt	lt
 8010dfa:	464c      	movlt	r4, r9
 8010dfc:	4699      	movlt	r9, r3
 8010dfe:	6927      	ldr	r7, [r4, #16]
 8010e00:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8010e04:	68a3      	ldr	r3, [r4, #8]
 8010e06:	6861      	ldr	r1, [r4, #4]
 8010e08:	eb07 060a 	add.w	r6, r7, sl
 8010e0c:	42b3      	cmp	r3, r6
 8010e0e:	b085      	sub	sp, #20
 8010e10:	bfb8      	it	lt
 8010e12:	3101      	addlt	r1, #1
 8010e14:	f7ff feda 	bl	8010bcc <_Balloc>
 8010e18:	b930      	cbnz	r0, 8010e28 <__multiply+0x44>
 8010e1a:	4602      	mov	r2, r0
 8010e1c:	4b44      	ldr	r3, [pc, #272]	; (8010f30 <__multiply+0x14c>)
 8010e1e:	4845      	ldr	r0, [pc, #276]	; (8010f34 <__multiply+0x150>)
 8010e20:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8010e24:	f000 fc6e 	bl	8011704 <__assert_func>
 8010e28:	f100 0514 	add.w	r5, r0, #20
 8010e2c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8010e30:	462b      	mov	r3, r5
 8010e32:	2200      	movs	r2, #0
 8010e34:	4543      	cmp	r3, r8
 8010e36:	d321      	bcc.n	8010e7c <__multiply+0x98>
 8010e38:	f104 0314 	add.w	r3, r4, #20
 8010e3c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010e40:	f109 0314 	add.w	r3, r9, #20
 8010e44:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8010e48:	9202      	str	r2, [sp, #8]
 8010e4a:	1b3a      	subs	r2, r7, r4
 8010e4c:	3a15      	subs	r2, #21
 8010e4e:	f022 0203 	bic.w	r2, r2, #3
 8010e52:	3204      	adds	r2, #4
 8010e54:	f104 0115 	add.w	r1, r4, #21
 8010e58:	428f      	cmp	r7, r1
 8010e5a:	bf38      	it	cc
 8010e5c:	2204      	movcc	r2, #4
 8010e5e:	9201      	str	r2, [sp, #4]
 8010e60:	9a02      	ldr	r2, [sp, #8]
 8010e62:	9303      	str	r3, [sp, #12]
 8010e64:	429a      	cmp	r2, r3
 8010e66:	d80c      	bhi.n	8010e82 <__multiply+0x9e>
 8010e68:	2e00      	cmp	r6, #0
 8010e6a:	dd03      	ble.n	8010e74 <__multiply+0x90>
 8010e6c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010e70:	2b00      	cmp	r3, #0
 8010e72:	d05b      	beq.n	8010f2c <__multiply+0x148>
 8010e74:	6106      	str	r6, [r0, #16]
 8010e76:	b005      	add	sp, #20
 8010e78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010e7c:	f843 2b04 	str.w	r2, [r3], #4
 8010e80:	e7d8      	b.n	8010e34 <__multiply+0x50>
 8010e82:	f8b3 a000 	ldrh.w	sl, [r3]
 8010e86:	f1ba 0f00 	cmp.w	sl, #0
 8010e8a:	d024      	beq.n	8010ed6 <__multiply+0xf2>
 8010e8c:	f104 0e14 	add.w	lr, r4, #20
 8010e90:	46a9      	mov	r9, r5
 8010e92:	f04f 0c00 	mov.w	ip, #0
 8010e96:	f85e 2b04 	ldr.w	r2, [lr], #4
 8010e9a:	f8d9 1000 	ldr.w	r1, [r9]
 8010e9e:	fa1f fb82 	uxth.w	fp, r2
 8010ea2:	b289      	uxth	r1, r1
 8010ea4:	fb0a 110b 	mla	r1, sl, fp, r1
 8010ea8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8010eac:	f8d9 2000 	ldr.w	r2, [r9]
 8010eb0:	4461      	add	r1, ip
 8010eb2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010eb6:	fb0a c20b 	mla	r2, sl, fp, ip
 8010eba:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8010ebe:	b289      	uxth	r1, r1
 8010ec0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010ec4:	4577      	cmp	r7, lr
 8010ec6:	f849 1b04 	str.w	r1, [r9], #4
 8010eca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010ece:	d8e2      	bhi.n	8010e96 <__multiply+0xb2>
 8010ed0:	9a01      	ldr	r2, [sp, #4]
 8010ed2:	f845 c002 	str.w	ip, [r5, r2]
 8010ed6:	9a03      	ldr	r2, [sp, #12]
 8010ed8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8010edc:	3304      	adds	r3, #4
 8010ede:	f1b9 0f00 	cmp.w	r9, #0
 8010ee2:	d021      	beq.n	8010f28 <__multiply+0x144>
 8010ee4:	6829      	ldr	r1, [r5, #0]
 8010ee6:	f104 0c14 	add.w	ip, r4, #20
 8010eea:	46ae      	mov	lr, r5
 8010eec:	f04f 0a00 	mov.w	sl, #0
 8010ef0:	f8bc b000 	ldrh.w	fp, [ip]
 8010ef4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8010ef8:	fb09 220b 	mla	r2, r9, fp, r2
 8010efc:	4452      	add	r2, sl
 8010efe:	b289      	uxth	r1, r1
 8010f00:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010f04:	f84e 1b04 	str.w	r1, [lr], #4
 8010f08:	f85c 1b04 	ldr.w	r1, [ip], #4
 8010f0c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010f10:	f8be 1000 	ldrh.w	r1, [lr]
 8010f14:	fb09 110a 	mla	r1, r9, sl, r1
 8010f18:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8010f1c:	4567      	cmp	r7, ip
 8010f1e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010f22:	d8e5      	bhi.n	8010ef0 <__multiply+0x10c>
 8010f24:	9a01      	ldr	r2, [sp, #4]
 8010f26:	50a9      	str	r1, [r5, r2]
 8010f28:	3504      	adds	r5, #4
 8010f2a:	e799      	b.n	8010e60 <__multiply+0x7c>
 8010f2c:	3e01      	subs	r6, #1
 8010f2e:	e79b      	b.n	8010e68 <__multiply+0x84>
 8010f30:	080121bc 	.word	0x080121bc
 8010f34:	080121cd 	.word	0x080121cd

08010f38 <__pow5mult>:
 8010f38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010f3c:	4615      	mov	r5, r2
 8010f3e:	f012 0203 	ands.w	r2, r2, #3
 8010f42:	4606      	mov	r6, r0
 8010f44:	460f      	mov	r7, r1
 8010f46:	d007      	beq.n	8010f58 <__pow5mult+0x20>
 8010f48:	4c25      	ldr	r4, [pc, #148]	; (8010fe0 <__pow5mult+0xa8>)
 8010f4a:	3a01      	subs	r2, #1
 8010f4c:	2300      	movs	r3, #0
 8010f4e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010f52:	f7ff fe9d 	bl	8010c90 <__multadd>
 8010f56:	4607      	mov	r7, r0
 8010f58:	10ad      	asrs	r5, r5, #2
 8010f5a:	d03d      	beq.n	8010fd8 <__pow5mult+0xa0>
 8010f5c:	69f4      	ldr	r4, [r6, #28]
 8010f5e:	b97c      	cbnz	r4, 8010f80 <__pow5mult+0x48>
 8010f60:	2010      	movs	r0, #16
 8010f62:	f7fe f88d 	bl	800f080 <malloc>
 8010f66:	4602      	mov	r2, r0
 8010f68:	61f0      	str	r0, [r6, #28]
 8010f6a:	b928      	cbnz	r0, 8010f78 <__pow5mult+0x40>
 8010f6c:	4b1d      	ldr	r3, [pc, #116]	; (8010fe4 <__pow5mult+0xac>)
 8010f6e:	481e      	ldr	r0, [pc, #120]	; (8010fe8 <__pow5mult+0xb0>)
 8010f70:	f240 11b3 	movw	r1, #435	; 0x1b3
 8010f74:	f000 fbc6 	bl	8011704 <__assert_func>
 8010f78:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010f7c:	6004      	str	r4, [r0, #0]
 8010f7e:	60c4      	str	r4, [r0, #12]
 8010f80:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8010f84:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010f88:	b94c      	cbnz	r4, 8010f9e <__pow5mult+0x66>
 8010f8a:	f240 2171 	movw	r1, #625	; 0x271
 8010f8e:	4630      	mov	r0, r6
 8010f90:	f7ff ff12 	bl	8010db8 <__i2b>
 8010f94:	2300      	movs	r3, #0
 8010f96:	f8c8 0008 	str.w	r0, [r8, #8]
 8010f9a:	4604      	mov	r4, r0
 8010f9c:	6003      	str	r3, [r0, #0]
 8010f9e:	f04f 0900 	mov.w	r9, #0
 8010fa2:	07eb      	lsls	r3, r5, #31
 8010fa4:	d50a      	bpl.n	8010fbc <__pow5mult+0x84>
 8010fa6:	4639      	mov	r1, r7
 8010fa8:	4622      	mov	r2, r4
 8010faa:	4630      	mov	r0, r6
 8010fac:	f7ff ff1a 	bl	8010de4 <__multiply>
 8010fb0:	4639      	mov	r1, r7
 8010fb2:	4680      	mov	r8, r0
 8010fb4:	4630      	mov	r0, r6
 8010fb6:	f7ff fe49 	bl	8010c4c <_Bfree>
 8010fba:	4647      	mov	r7, r8
 8010fbc:	106d      	asrs	r5, r5, #1
 8010fbe:	d00b      	beq.n	8010fd8 <__pow5mult+0xa0>
 8010fc0:	6820      	ldr	r0, [r4, #0]
 8010fc2:	b938      	cbnz	r0, 8010fd4 <__pow5mult+0x9c>
 8010fc4:	4622      	mov	r2, r4
 8010fc6:	4621      	mov	r1, r4
 8010fc8:	4630      	mov	r0, r6
 8010fca:	f7ff ff0b 	bl	8010de4 <__multiply>
 8010fce:	6020      	str	r0, [r4, #0]
 8010fd0:	f8c0 9000 	str.w	r9, [r0]
 8010fd4:	4604      	mov	r4, r0
 8010fd6:	e7e4      	b.n	8010fa2 <__pow5mult+0x6a>
 8010fd8:	4638      	mov	r0, r7
 8010fda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010fde:	bf00      	nop
 8010fe0:	08012318 	.word	0x08012318
 8010fe4:	0801214d 	.word	0x0801214d
 8010fe8:	080121cd 	.word	0x080121cd

08010fec <__lshift>:
 8010fec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010ff0:	460c      	mov	r4, r1
 8010ff2:	6849      	ldr	r1, [r1, #4]
 8010ff4:	6923      	ldr	r3, [r4, #16]
 8010ff6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010ffa:	68a3      	ldr	r3, [r4, #8]
 8010ffc:	4607      	mov	r7, r0
 8010ffe:	4691      	mov	r9, r2
 8011000:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011004:	f108 0601 	add.w	r6, r8, #1
 8011008:	42b3      	cmp	r3, r6
 801100a:	db0b      	blt.n	8011024 <__lshift+0x38>
 801100c:	4638      	mov	r0, r7
 801100e:	f7ff fddd 	bl	8010bcc <_Balloc>
 8011012:	4605      	mov	r5, r0
 8011014:	b948      	cbnz	r0, 801102a <__lshift+0x3e>
 8011016:	4602      	mov	r2, r0
 8011018:	4b28      	ldr	r3, [pc, #160]	; (80110bc <__lshift+0xd0>)
 801101a:	4829      	ldr	r0, [pc, #164]	; (80110c0 <__lshift+0xd4>)
 801101c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8011020:	f000 fb70 	bl	8011704 <__assert_func>
 8011024:	3101      	adds	r1, #1
 8011026:	005b      	lsls	r3, r3, #1
 8011028:	e7ee      	b.n	8011008 <__lshift+0x1c>
 801102a:	2300      	movs	r3, #0
 801102c:	f100 0114 	add.w	r1, r0, #20
 8011030:	f100 0210 	add.w	r2, r0, #16
 8011034:	4618      	mov	r0, r3
 8011036:	4553      	cmp	r3, sl
 8011038:	db33      	blt.n	80110a2 <__lshift+0xb6>
 801103a:	6920      	ldr	r0, [r4, #16]
 801103c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011040:	f104 0314 	add.w	r3, r4, #20
 8011044:	f019 091f 	ands.w	r9, r9, #31
 8011048:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801104c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011050:	d02b      	beq.n	80110aa <__lshift+0xbe>
 8011052:	f1c9 0e20 	rsb	lr, r9, #32
 8011056:	468a      	mov	sl, r1
 8011058:	2200      	movs	r2, #0
 801105a:	6818      	ldr	r0, [r3, #0]
 801105c:	fa00 f009 	lsl.w	r0, r0, r9
 8011060:	4310      	orrs	r0, r2
 8011062:	f84a 0b04 	str.w	r0, [sl], #4
 8011066:	f853 2b04 	ldr.w	r2, [r3], #4
 801106a:	459c      	cmp	ip, r3
 801106c:	fa22 f20e 	lsr.w	r2, r2, lr
 8011070:	d8f3      	bhi.n	801105a <__lshift+0x6e>
 8011072:	ebac 0304 	sub.w	r3, ip, r4
 8011076:	3b15      	subs	r3, #21
 8011078:	f023 0303 	bic.w	r3, r3, #3
 801107c:	3304      	adds	r3, #4
 801107e:	f104 0015 	add.w	r0, r4, #21
 8011082:	4584      	cmp	ip, r0
 8011084:	bf38      	it	cc
 8011086:	2304      	movcc	r3, #4
 8011088:	50ca      	str	r2, [r1, r3]
 801108a:	b10a      	cbz	r2, 8011090 <__lshift+0xa4>
 801108c:	f108 0602 	add.w	r6, r8, #2
 8011090:	3e01      	subs	r6, #1
 8011092:	4638      	mov	r0, r7
 8011094:	612e      	str	r6, [r5, #16]
 8011096:	4621      	mov	r1, r4
 8011098:	f7ff fdd8 	bl	8010c4c <_Bfree>
 801109c:	4628      	mov	r0, r5
 801109e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80110a2:	f842 0f04 	str.w	r0, [r2, #4]!
 80110a6:	3301      	adds	r3, #1
 80110a8:	e7c5      	b.n	8011036 <__lshift+0x4a>
 80110aa:	3904      	subs	r1, #4
 80110ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80110b0:	f841 2f04 	str.w	r2, [r1, #4]!
 80110b4:	459c      	cmp	ip, r3
 80110b6:	d8f9      	bhi.n	80110ac <__lshift+0xc0>
 80110b8:	e7ea      	b.n	8011090 <__lshift+0xa4>
 80110ba:	bf00      	nop
 80110bc:	080121bc 	.word	0x080121bc
 80110c0:	080121cd 	.word	0x080121cd

080110c4 <__mcmp>:
 80110c4:	b530      	push	{r4, r5, lr}
 80110c6:	6902      	ldr	r2, [r0, #16]
 80110c8:	690c      	ldr	r4, [r1, #16]
 80110ca:	1b12      	subs	r2, r2, r4
 80110cc:	d10e      	bne.n	80110ec <__mcmp+0x28>
 80110ce:	f100 0314 	add.w	r3, r0, #20
 80110d2:	3114      	adds	r1, #20
 80110d4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80110d8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80110dc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80110e0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80110e4:	42a5      	cmp	r5, r4
 80110e6:	d003      	beq.n	80110f0 <__mcmp+0x2c>
 80110e8:	d305      	bcc.n	80110f6 <__mcmp+0x32>
 80110ea:	2201      	movs	r2, #1
 80110ec:	4610      	mov	r0, r2
 80110ee:	bd30      	pop	{r4, r5, pc}
 80110f0:	4283      	cmp	r3, r0
 80110f2:	d3f3      	bcc.n	80110dc <__mcmp+0x18>
 80110f4:	e7fa      	b.n	80110ec <__mcmp+0x28>
 80110f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80110fa:	e7f7      	b.n	80110ec <__mcmp+0x28>

080110fc <__mdiff>:
 80110fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011100:	460c      	mov	r4, r1
 8011102:	4606      	mov	r6, r0
 8011104:	4611      	mov	r1, r2
 8011106:	4620      	mov	r0, r4
 8011108:	4690      	mov	r8, r2
 801110a:	f7ff ffdb 	bl	80110c4 <__mcmp>
 801110e:	1e05      	subs	r5, r0, #0
 8011110:	d110      	bne.n	8011134 <__mdiff+0x38>
 8011112:	4629      	mov	r1, r5
 8011114:	4630      	mov	r0, r6
 8011116:	f7ff fd59 	bl	8010bcc <_Balloc>
 801111a:	b930      	cbnz	r0, 801112a <__mdiff+0x2e>
 801111c:	4b3a      	ldr	r3, [pc, #232]	; (8011208 <__mdiff+0x10c>)
 801111e:	4602      	mov	r2, r0
 8011120:	f240 2137 	movw	r1, #567	; 0x237
 8011124:	4839      	ldr	r0, [pc, #228]	; (801120c <__mdiff+0x110>)
 8011126:	f000 faed 	bl	8011704 <__assert_func>
 801112a:	2301      	movs	r3, #1
 801112c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011130:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011134:	bfa4      	itt	ge
 8011136:	4643      	movge	r3, r8
 8011138:	46a0      	movge	r8, r4
 801113a:	4630      	mov	r0, r6
 801113c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011140:	bfa6      	itte	ge
 8011142:	461c      	movge	r4, r3
 8011144:	2500      	movge	r5, #0
 8011146:	2501      	movlt	r5, #1
 8011148:	f7ff fd40 	bl	8010bcc <_Balloc>
 801114c:	b920      	cbnz	r0, 8011158 <__mdiff+0x5c>
 801114e:	4b2e      	ldr	r3, [pc, #184]	; (8011208 <__mdiff+0x10c>)
 8011150:	4602      	mov	r2, r0
 8011152:	f240 2145 	movw	r1, #581	; 0x245
 8011156:	e7e5      	b.n	8011124 <__mdiff+0x28>
 8011158:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801115c:	6926      	ldr	r6, [r4, #16]
 801115e:	60c5      	str	r5, [r0, #12]
 8011160:	f104 0914 	add.w	r9, r4, #20
 8011164:	f108 0514 	add.w	r5, r8, #20
 8011168:	f100 0e14 	add.w	lr, r0, #20
 801116c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8011170:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8011174:	f108 0210 	add.w	r2, r8, #16
 8011178:	46f2      	mov	sl, lr
 801117a:	2100      	movs	r1, #0
 801117c:	f859 3b04 	ldr.w	r3, [r9], #4
 8011180:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8011184:	fa11 f88b 	uxtah	r8, r1, fp
 8011188:	b299      	uxth	r1, r3
 801118a:	0c1b      	lsrs	r3, r3, #16
 801118c:	eba8 0801 	sub.w	r8, r8, r1
 8011190:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8011194:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8011198:	fa1f f888 	uxth.w	r8, r8
 801119c:	1419      	asrs	r1, r3, #16
 801119e:	454e      	cmp	r6, r9
 80111a0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80111a4:	f84a 3b04 	str.w	r3, [sl], #4
 80111a8:	d8e8      	bhi.n	801117c <__mdiff+0x80>
 80111aa:	1b33      	subs	r3, r6, r4
 80111ac:	3b15      	subs	r3, #21
 80111ae:	f023 0303 	bic.w	r3, r3, #3
 80111b2:	3304      	adds	r3, #4
 80111b4:	3415      	adds	r4, #21
 80111b6:	42a6      	cmp	r6, r4
 80111b8:	bf38      	it	cc
 80111ba:	2304      	movcc	r3, #4
 80111bc:	441d      	add	r5, r3
 80111be:	4473      	add	r3, lr
 80111c0:	469e      	mov	lr, r3
 80111c2:	462e      	mov	r6, r5
 80111c4:	4566      	cmp	r6, ip
 80111c6:	d30e      	bcc.n	80111e6 <__mdiff+0xea>
 80111c8:	f10c 0203 	add.w	r2, ip, #3
 80111cc:	1b52      	subs	r2, r2, r5
 80111ce:	f022 0203 	bic.w	r2, r2, #3
 80111d2:	3d03      	subs	r5, #3
 80111d4:	45ac      	cmp	ip, r5
 80111d6:	bf38      	it	cc
 80111d8:	2200      	movcc	r2, #0
 80111da:	4413      	add	r3, r2
 80111dc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80111e0:	b17a      	cbz	r2, 8011202 <__mdiff+0x106>
 80111e2:	6107      	str	r7, [r0, #16]
 80111e4:	e7a4      	b.n	8011130 <__mdiff+0x34>
 80111e6:	f856 8b04 	ldr.w	r8, [r6], #4
 80111ea:	fa11 f288 	uxtah	r2, r1, r8
 80111ee:	1414      	asrs	r4, r2, #16
 80111f0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80111f4:	b292      	uxth	r2, r2
 80111f6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80111fa:	f84e 2b04 	str.w	r2, [lr], #4
 80111fe:	1421      	asrs	r1, r4, #16
 8011200:	e7e0      	b.n	80111c4 <__mdiff+0xc8>
 8011202:	3f01      	subs	r7, #1
 8011204:	e7ea      	b.n	80111dc <__mdiff+0xe0>
 8011206:	bf00      	nop
 8011208:	080121bc 	.word	0x080121bc
 801120c:	080121cd 	.word	0x080121cd

08011210 <__d2b>:
 8011210:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011214:	460f      	mov	r7, r1
 8011216:	2101      	movs	r1, #1
 8011218:	ec59 8b10 	vmov	r8, r9, d0
 801121c:	4616      	mov	r6, r2
 801121e:	f7ff fcd5 	bl	8010bcc <_Balloc>
 8011222:	4604      	mov	r4, r0
 8011224:	b930      	cbnz	r0, 8011234 <__d2b+0x24>
 8011226:	4602      	mov	r2, r0
 8011228:	4b24      	ldr	r3, [pc, #144]	; (80112bc <__d2b+0xac>)
 801122a:	4825      	ldr	r0, [pc, #148]	; (80112c0 <__d2b+0xb0>)
 801122c:	f240 310f 	movw	r1, #783	; 0x30f
 8011230:	f000 fa68 	bl	8011704 <__assert_func>
 8011234:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011238:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801123c:	bb2d      	cbnz	r5, 801128a <__d2b+0x7a>
 801123e:	9301      	str	r3, [sp, #4]
 8011240:	f1b8 0300 	subs.w	r3, r8, #0
 8011244:	d026      	beq.n	8011294 <__d2b+0x84>
 8011246:	4668      	mov	r0, sp
 8011248:	9300      	str	r3, [sp, #0]
 801124a:	f7ff fd87 	bl	8010d5c <__lo0bits>
 801124e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011252:	b1e8      	cbz	r0, 8011290 <__d2b+0x80>
 8011254:	f1c0 0320 	rsb	r3, r0, #32
 8011258:	fa02 f303 	lsl.w	r3, r2, r3
 801125c:	430b      	orrs	r3, r1
 801125e:	40c2      	lsrs	r2, r0
 8011260:	6163      	str	r3, [r4, #20]
 8011262:	9201      	str	r2, [sp, #4]
 8011264:	9b01      	ldr	r3, [sp, #4]
 8011266:	61a3      	str	r3, [r4, #24]
 8011268:	2b00      	cmp	r3, #0
 801126a:	bf14      	ite	ne
 801126c:	2202      	movne	r2, #2
 801126e:	2201      	moveq	r2, #1
 8011270:	6122      	str	r2, [r4, #16]
 8011272:	b1bd      	cbz	r5, 80112a4 <__d2b+0x94>
 8011274:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8011278:	4405      	add	r5, r0
 801127a:	603d      	str	r5, [r7, #0]
 801127c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011280:	6030      	str	r0, [r6, #0]
 8011282:	4620      	mov	r0, r4
 8011284:	b003      	add	sp, #12
 8011286:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801128a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801128e:	e7d6      	b.n	801123e <__d2b+0x2e>
 8011290:	6161      	str	r1, [r4, #20]
 8011292:	e7e7      	b.n	8011264 <__d2b+0x54>
 8011294:	a801      	add	r0, sp, #4
 8011296:	f7ff fd61 	bl	8010d5c <__lo0bits>
 801129a:	9b01      	ldr	r3, [sp, #4]
 801129c:	6163      	str	r3, [r4, #20]
 801129e:	3020      	adds	r0, #32
 80112a0:	2201      	movs	r2, #1
 80112a2:	e7e5      	b.n	8011270 <__d2b+0x60>
 80112a4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80112a8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80112ac:	6038      	str	r0, [r7, #0]
 80112ae:	6918      	ldr	r0, [r3, #16]
 80112b0:	f7ff fd34 	bl	8010d1c <__hi0bits>
 80112b4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80112b8:	e7e2      	b.n	8011280 <__d2b+0x70>
 80112ba:	bf00      	nop
 80112bc:	080121bc 	.word	0x080121bc
 80112c0:	080121cd 	.word	0x080121cd

080112c4 <__ssputs_r>:
 80112c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80112c8:	688e      	ldr	r6, [r1, #8]
 80112ca:	461f      	mov	r7, r3
 80112cc:	42be      	cmp	r6, r7
 80112ce:	680b      	ldr	r3, [r1, #0]
 80112d0:	4682      	mov	sl, r0
 80112d2:	460c      	mov	r4, r1
 80112d4:	4690      	mov	r8, r2
 80112d6:	d82c      	bhi.n	8011332 <__ssputs_r+0x6e>
 80112d8:	898a      	ldrh	r2, [r1, #12]
 80112da:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80112de:	d026      	beq.n	801132e <__ssputs_r+0x6a>
 80112e0:	6965      	ldr	r5, [r4, #20]
 80112e2:	6909      	ldr	r1, [r1, #16]
 80112e4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80112e8:	eba3 0901 	sub.w	r9, r3, r1
 80112ec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80112f0:	1c7b      	adds	r3, r7, #1
 80112f2:	444b      	add	r3, r9
 80112f4:	106d      	asrs	r5, r5, #1
 80112f6:	429d      	cmp	r5, r3
 80112f8:	bf38      	it	cc
 80112fa:	461d      	movcc	r5, r3
 80112fc:	0553      	lsls	r3, r2, #21
 80112fe:	d527      	bpl.n	8011350 <__ssputs_r+0x8c>
 8011300:	4629      	mov	r1, r5
 8011302:	f7fd feed 	bl	800f0e0 <_malloc_r>
 8011306:	4606      	mov	r6, r0
 8011308:	b360      	cbz	r0, 8011364 <__ssputs_r+0xa0>
 801130a:	6921      	ldr	r1, [r4, #16]
 801130c:	464a      	mov	r2, r9
 801130e:	f7fe fd89 	bl	800fe24 <memcpy>
 8011312:	89a3      	ldrh	r3, [r4, #12]
 8011314:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011318:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801131c:	81a3      	strh	r3, [r4, #12]
 801131e:	6126      	str	r6, [r4, #16]
 8011320:	6165      	str	r5, [r4, #20]
 8011322:	444e      	add	r6, r9
 8011324:	eba5 0509 	sub.w	r5, r5, r9
 8011328:	6026      	str	r6, [r4, #0]
 801132a:	60a5      	str	r5, [r4, #8]
 801132c:	463e      	mov	r6, r7
 801132e:	42be      	cmp	r6, r7
 8011330:	d900      	bls.n	8011334 <__ssputs_r+0x70>
 8011332:	463e      	mov	r6, r7
 8011334:	6820      	ldr	r0, [r4, #0]
 8011336:	4632      	mov	r2, r6
 8011338:	4641      	mov	r1, r8
 801133a:	f000 f9c9 	bl	80116d0 <memmove>
 801133e:	68a3      	ldr	r3, [r4, #8]
 8011340:	1b9b      	subs	r3, r3, r6
 8011342:	60a3      	str	r3, [r4, #8]
 8011344:	6823      	ldr	r3, [r4, #0]
 8011346:	4433      	add	r3, r6
 8011348:	6023      	str	r3, [r4, #0]
 801134a:	2000      	movs	r0, #0
 801134c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011350:	462a      	mov	r2, r5
 8011352:	f000 fa1d 	bl	8011790 <_realloc_r>
 8011356:	4606      	mov	r6, r0
 8011358:	2800      	cmp	r0, #0
 801135a:	d1e0      	bne.n	801131e <__ssputs_r+0x5a>
 801135c:	6921      	ldr	r1, [r4, #16]
 801135e:	4650      	mov	r0, sl
 8011360:	f7ff fbe8 	bl	8010b34 <_free_r>
 8011364:	230c      	movs	r3, #12
 8011366:	f8ca 3000 	str.w	r3, [sl]
 801136a:	89a3      	ldrh	r3, [r4, #12]
 801136c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011370:	81a3      	strh	r3, [r4, #12]
 8011372:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011376:	e7e9      	b.n	801134c <__ssputs_r+0x88>

08011378 <_svfiprintf_r>:
 8011378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801137c:	4698      	mov	r8, r3
 801137e:	898b      	ldrh	r3, [r1, #12]
 8011380:	061b      	lsls	r3, r3, #24
 8011382:	b09d      	sub	sp, #116	; 0x74
 8011384:	4607      	mov	r7, r0
 8011386:	460d      	mov	r5, r1
 8011388:	4614      	mov	r4, r2
 801138a:	d50e      	bpl.n	80113aa <_svfiprintf_r+0x32>
 801138c:	690b      	ldr	r3, [r1, #16]
 801138e:	b963      	cbnz	r3, 80113aa <_svfiprintf_r+0x32>
 8011390:	2140      	movs	r1, #64	; 0x40
 8011392:	f7fd fea5 	bl	800f0e0 <_malloc_r>
 8011396:	6028      	str	r0, [r5, #0]
 8011398:	6128      	str	r0, [r5, #16]
 801139a:	b920      	cbnz	r0, 80113a6 <_svfiprintf_r+0x2e>
 801139c:	230c      	movs	r3, #12
 801139e:	603b      	str	r3, [r7, #0]
 80113a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80113a4:	e0d0      	b.n	8011548 <_svfiprintf_r+0x1d0>
 80113a6:	2340      	movs	r3, #64	; 0x40
 80113a8:	616b      	str	r3, [r5, #20]
 80113aa:	2300      	movs	r3, #0
 80113ac:	9309      	str	r3, [sp, #36]	; 0x24
 80113ae:	2320      	movs	r3, #32
 80113b0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80113b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80113b8:	2330      	movs	r3, #48	; 0x30
 80113ba:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8011560 <_svfiprintf_r+0x1e8>
 80113be:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80113c2:	f04f 0901 	mov.w	r9, #1
 80113c6:	4623      	mov	r3, r4
 80113c8:	469a      	mov	sl, r3
 80113ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80113ce:	b10a      	cbz	r2, 80113d4 <_svfiprintf_r+0x5c>
 80113d0:	2a25      	cmp	r2, #37	; 0x25
 80113d2:	d1f9      	bne.n	80113c8 <_svfiprintf_r+0x50>
 80113d4:	ebba 0b04 	subs.w	fp, sl, r4
 80113d8:	d00b      	beq.n	80113f2 <_svfiprintf_r+0x7a>
 80113da:	465b      	mov	r3, fp
 80113dc:	4622      	mov	r2, r4
 80113de:	4629      	mov	r1, r5
 80113e0:	4638      	mov	r0, r7
 80113e2:	f7ff ff6f 	bl	80112c4 <__ssputs_r>
 80113e6:	3001      	adds	r0, #1
 80113e8:	f000 80a9 	beq.w	801153e <_svfiprintf_r+0x1c6>
 80113ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80113ee:	445a      	add	r2, fp
 80113f0:	9209      	str	r2, [sp, #36]	; 0x24
 80113f2:	f89a 3000 	ldrb.w	r3, [sl]
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	f000 80a1 	beq.w	801153e <_svfiprintf_r+0x1c6>
 80113fc:	2300      	movs	r3, #0
 80113fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011402:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011406:	f10a 0a01 	add.w	sl, sl, #1
 801140a:	9304      	str	r3, [sp, #16]
 801140c:	9307      	str	r3, [sp, #28]
 801140e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011412:	931a      	str	r3, [sp, #104]	; 0x68
 8011414:	4654      	mov	r4, sl
 8011416:	2205      	movs	r2, #5
 8011418:	f814 1b01 	ldrb.w	r1, [r4], #1
 801141c:	4850      	ldr	r0, [pc, #320]	; (8011560 <_svfiprintf_r+0x1e8>)
 801141e:	f7ee fedf 	bl	80001e0 <memchr>
 8011422:	9a04      	ldr	r2, [sp, #16]
 8011424:	b9d8      	cbnz	r0, 801145e <_svfiprintf_r+0xe6>
 8011426:	06d0      	lsls	r0, r2, #27
 8011428:	bf44      	itt	mi
 801142a:	2320      	movmi	r3, #32
 801142c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011430:	0711      	lsls	r1, r2, #28
 8011432:	bf44      	itt	mi
 8011434:	232b      	movmi	r3, #43	; 0x2b
 8011436:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801143a:	f89a 3000 	ldrb.w	r3, [sl]
 801143e:	2b2a      	cmp	r3, #42	; 0x2a
 8011440:	d015      	beq.n	801146e <_svfiprintf_r+0xf6>
 8011442:	9a07      	ldr	r2, [sp, #28]
 8011444:	4654      	mov	r4, sl
 8011446:	2000      	movs	r0, #0
 8011448:	f04f 0c0a 	mov.w	ip, #10
 801144c:	4621      	mov	r1, r4
 801144e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011452:	3b30      	subs	r3, #48	; 0x30
 8011454:	2b09      	cmp	r3, #9
 8011456:	d94d      	bls.n	80114f4 <_svfiprintf_r+0x17c>
 8011458:	b1b0      	cbz	r0, 8011488 <_svfiprintf_r+0x110>
 801145a:	9207      	str	r2, [sp, #28]
 801145c:	e014      	b.n	8011488 <_svfiprintf_r+0x110>
 801145e:	eba0 0308 	sub.w	r3, r0, r8
 8011462:	fa09 f303 	lsl.w	r3, r9, r3
 8011466:	4313      	orrs	r3, r2
 8011468:	9304      	str	r3, [sp, #16]
 801146a:	46a2      	mov	sl, r4
 801146c:	e7d2      	b.n	8011414 <_svfiprintf_r+0x9c>
 801146e:	9b03      	ldr	r3, [sp, #12]
 8011470:	1d19      	adds	r1, r3, #4
 8011472:	681b      	ldr	r3, [r3, #0]
 8011474:	9103      	str	r1, [sp, #12]
 8011476:	2b00      	cmp	r3, #0
 8011478:	bfbb      	ittet	lt
 801147a:	425b      	neglt	r3, r3
 801147c:	f042 0202 	orrlt.w	r2, r2, #2
 8011480:	9307      	strge	r3, [sp, #28]
 8011482:	9307      	strlt	r3, [sp, #28]
 8011484:	bfb8      	it	lt
 8011486:	9204      	strlt	r2, [sp, #16]
 8011488:	7823      	ldrb	r3, [r4, #0]
 801148a:	2b2e      	cmp	r3, #46	; 0x2e
 801148c:	d10c      	bne.n	80114a8 <_svfiprintf_r+0x130>
 801148e:	7863      	ldrb	r3, [r4, #1]
 8011490:	2b2a      	cmp	r3, #42	; 0x2a
 8011492:	d134      	bne.n	80114fe <_svfiprintf_r+0x186>
 8011494:	9b03      	ldr	r3, [sp, #12]
 8011496:	1d1a      	adds	r2, r3, #4
 8011498:	681b      	ldr	r3, [r3, #0]
 801149a:	9203      	str	r2, [sp, #12]
 801149c:	2b00      	cmp	r3, #0
 801149e:	bfb8      	it	lt
 80114a0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80114a4:	3402      	adds	r4, #2
 80114a6:	9305      	str	r3, [sp, #20]
 80114a8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8011570 <_svfiprintf_r+0x1f8>
 80114ac:	7821      	ldrb	r1, [r4, #0]
 80114ae:	2203      	movs	r2, #3
 80114b0:	4650      	mov	r0, sl
 80114b2:	f7ee fe95 	bl	80001e0 <memchr>
 80114b6:	b138      	cbz	r0, 80114c8 <_svfiprintf_r+0x150>
 80114b8:	9b04      	ldr	r3, [sp, #16]
 80114ba:	eba0 000a 	sub.w	r0, r0, sl
 80114be:	2240      	movs	r2, #64	; 0x40
 80114c0:	4082      	lsls	r2, r0
 80114c2:	4313      	orrs	r3, r2
 80114c4:	3401      	adds	r4, #1
 80114c6:	9304      	str	r3, [sp, #16]
 80114c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80114cc:	4825      	ldr	r0, [pc, #148]	; (8011564 <_svfiprintf_r+0x1ec>)
 80114ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80114d2:	2206      	movs	r2, #6
 80114d4:	f7ee fe84 	bl	80001e0 <memchr>
 80114d8:	2800      	cmp	r0, #0
 80114da:	d038      	beq.n	801154e <_svfiprintf_r+0x1d6>
 80114dc:	4b22      	ldr	r3, [pc, #136]	; (8011568 <_svfiprintf_r+0x1f0>)
 80114de:	bb1b      	cbnz	r3, 8011528 <_svfiprintf_r+0x1b0>
 80114e0:	9b03      	ldr	r3, [sp, #12]
 80114e2:	3307      	adds	r3, #7
 80114e4:	f023 0307 	bic.w	r3, r3, #7
 80114e8:	3308      	adds	r3, #8
 80114ea:	9303      	str	r3, [sp, #12]
 80114ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80114ee:	4433      	add	r3, r6
 80114f0:	9309      	str	r3, [sp, #36]	; 0x24
 80114f2:	e768      	b.n	80113c6 <_svfiprintf_r+0x4e>
 80114f4:	fb0c 3202 	mla	r2, ip, r2, r3
 80114f8:	460c      	mov	r4, r1
 80114fa:	2001      	movs	r0, #1
 80114fc:	e7a6      	b.n	801144c <_svfiprintf_r+0xd4>
 80114fe:	2300      	movs	r3, #0
 8011500:	3401      	adds	r4, #1
 8011502:	9305      	str	r3, [sp, #20]
 8011504:	4619      	mov	r1, r3
 8011506:	f04f 0c0a 	mov.w	ip, #10
 801150a:	4620      	mov	r0, r4
 801150c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011510:	3a30      	subs	r2, #48	; 0x30
 8011512:	2a09      	cmp	r2, #9
 8011514:	d903      	bls.n	801151e <_svfiprintf_r+0x1a6>
 8011516:	2b00      	cmp	r3, #0
 8011518:	d0c6      	beq.n	80114a8 <_svfiprintf_r+0x130>
 801151a:	9105      	str	r1, [sp, #20]
 801151c:	e7c4      	b.n	80114a8 <_svfiprintf_r+0x130>
 801151e:	fb0c 2101 	mla	r1, ip, r1, r2
 8011522:	4604      	mov	r4, r0
 8011524:	2301      	movs	r3, #1
 8011526:	e7f0      	b.n	801150a <_svfiprintf_r+0x192>
 8011528:	ab03      	add	r3, sp, #12
 801152a:	9300      	str	r3, [sp, #0]
 801152c:	462a      	mov	r2, r5
 801152e:	4b0f      	ldr	r3, [pc, #60]	; (801156c <_svfiprintf_r+0x1f4>)
 8011530:	a904      	add	r1, sp, #16
 8011532:	4638      	mov	r0, r7
 8011534:	f7fd ff00 	bl	800f338 <_printf_float>
 8011538:	1c42      	adds	r2, r0, #1
 801153a:	4606      	mov	r6, r0
 801153c:	d1d6      	bne.n	80114ec <_svfiprintf_r+0x174>
 801153e:	89ab      	ldrh	r3, [r5, #12]
 8011540:	065b      	lsls	r3, r3, #25
 8011542:	f53f af2d 	bmi.w	80113a0 <_svfiprintf_r+0x28>
 8011546:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011548:	b01d      	add	sp, #116	; 0x74
 801154a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801154e:	ab03      	add	r3, sp, #12
 8011550:	9300      	str	r3, [sp, #0]
 8011552:	462a      	mov	r2, r5
 8011554:	4b05      	ldr	r3, [pc, #20]	; (801156c <_svfiprintf_r+0x1f4>)
 8011556:	a904      	add	r1, sp, #16
 8011558:	4638      	mov	r0, r7
 801155a:	f7fe f991 	bl	800f880 <_printf_i>
 801155e:	e7eb      	b.n	8011538 <_svfiprintf_r+0x1c0>
 8011560:	08012324 	.word	0x08012324
 8011564:	0801232e 	.word	0x0801232e
 8011568:	0800f339 	.word	0x0800f339
 801156c:	080112c5 	.word	0x080112c5
 8011570:	0801232a 	.word	0x0801232a

08011574 <__sflush_r>:
 8011574:	898a      	ldrh	r2, [r1, #12]
 8011576:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801157a:	4605      	mov	r5, r0
 801157c:	0710      	lsls	r0, r2, #28
 801157e:	460c      	mov	r4, r1
 8011580:	d458      	bmi.n	8011634 <__sflush_r+0xc0>
 8011582:	684b      	ldr	r3, [r1, #4]
 8011584:	2b00      	cmp	r3, #0
 8011586:	dc05      	bgt.n	8011594 <__sflush_r+0x20>
 8011588:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801158a:	2b00      	cmp	r3, #0
 801158c:	dc02      	bgt.n	8011594 <__sflush_r+0x20>
 801158e:	2000      	movs	r0, #0
 8011590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011594:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011596:	2e00      	cmp	r6, #0
 8011598:	d0f9      	beq.n	801158e <__sflush_r+0x1a>
 801159a:	2300      	movs	r3, #0
 801159c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80115a0:	682f      	ldr	r7, [r5, #0]
 80115a2:	6a21      	ldr	r1, [r4, #32]
 80115a4:	602b      	str	r3, [r5, #0]
 80115a6:	d032      	beq.n	801160e <__sflush_r+0x9a>
 80115a8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80115aa:	89a3      	ldrh	r3, [r4, #12]
 80115ac:	075a      	lsls	r2, r3, #29
 80115ae:	d505      	bpl.n	80115bc <__sflush_r+0x48>
 80115b0:	6863      	ldr	r3, [r4, #4]
 80115b2:	1ac0      	subs	r0, r0, r3
 80115b4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80115b6:	b10b      	cbz	r3, 80115bc <__sflush_r+0x48>
 80115b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80115ba:	1ac0      	subs	r0, r0, r3
 80115bc:	2300      	movs	r3, #0
 80115be:	4602      	mov	r2, r0
 80115c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80115c2:	6a21      	ldr	r1, [r4, #32]
 80115c4:	4628      	mov	r0, r5
 80115c6:	47b0      	blx	r6
 80115c8:	1c43      	adds	r3, r0, #1
 80115ca:	89a3      	ldrh	r3, [r4, #12]
 80115cc:	d106      	bne.n	80115dc <__sflush_r+0x68>
 80115ce:	6829      	ldr	r1, [r5, #0]
 80115d0:	291d      	cmp	r1, #29
 80115d2:	d82b      	bhi.n	801162c <__sflush_r+0xb8>
 80115d4:	4a29      	ldr	r2, [pc, #164]	; (801167c <__sflush_r+0x108>)
 80115d6:	410a      	asrs	r2, r1
 80115d8:	07d6      	lsls	r6, r2, #31
 80115da:	d427      	bmi.n	801162c <__sflush_r+0xb8>
 80115dc:	2200      	movs	r2, #0
 80115de:	6062      	str	r2, [r4, #4]
 80115e0:	04d9      	lsls	r1, r3, #19
 80115e2:	6922      	ldr	r2, [r4, #16]
 80115e4:	6022      	str	r2, [r4, #0]
 80115e6:	d504      	bpl.n	80115f2 <__sflush_r+0x7e>
 80115e8:	1c42      	adds	r2, r0, #1
 80115ea:	d101      	bne.n	80115f0 <__sflush_r+0x7c>
 80115ec:	682b      	ldr	r3, [r5, #0]
 80115ee:	b903      	cbnz	r3, 80115f2 <__sflush_r+0x7e>
 80115f0:	6560      	str	r0, [r4, #84]	; 0x54
 80115f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80115f4:	602f      	str	r7, [r5, #0]
 80115f6:	2900      	cmp	r1, #0
 80115f8:	d0c9      	beq.n	801158e <__sflush_r+0x1a>
 80115fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80115fe:	4299      	cmp	r1, r3
 8011600:	d002      	beq.n	8011608 <__sflush_r+0x94>
 8011602:	4628      	mov	r0, r5
 8011604:	f7ff fa96 	bl	8010b34 <_free_r>
 8011608:	2000      	movs	r0, #0
 801160a:	6360      	str	r0, [r4, #52]	; 0x34
 801160c:	e7c0      	b.n	8011590 <__sflush_r+0x1c>
 801160e:	2301      	movs	r3, #1
 8011610:	4628      	mov	r0, r5
 8011612:	47b0      	blx	r6
 8011614:	1c41      	adds	r1, r0, #1
 8011616:	d1c8      	bne.n	80115aa <__sflush_r+0x36>
 8011618:	682b      	ldr	r3, [r5, #0]
 801161a:	2b00      	cmp	r3, #0
 801161c:	d0c5      	beq.n	80115aa <__sflush_r+0x36>
 801161e:	2b1d      	cmp	r3, #29
 8011620:	d001      	beq.n	8011626 <__sflush_r+0xb2>
 8011622:	2b16      	cmp	r3, #22
 8011624:	d101      	bne.n	801162a <__sflush_r+0xb6>
 8011626:	602f      	str	r7, [r5, #0]
 8011628:	e7b1      	b.n	801158e <__sflush_r+0x1a>
 801162a:	89a3      	ldrh	r3, [r4, #12]
 801162c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011630:	81a3      	strh	r3, [r4, #12]
 8011632:	e7ad      	b.n	8011590 <__sflush_r+0x1c>
 8011634:	690f      	ldr	r7, [r1, #16]
 8011636:	2f00      	cmp	r7, #0
 8011638:	d0a9      	beq.n	801158e <__sflush_r+0x1a>
 801163a:	0793      	lsls	r3, r2, #30
 801163c:	680e      	ldr	r6, [r1, #0]
 801163e:	bf08      	it	eq
 8011640:	694b      	ldreq	r3, [r1, #20]
 8011642:	600f      	str	r7, [r1, #0]
 8011644:	bf18      	it	ne
 8011646:	2300      	movne	r3, #0
 8011648:	eba6 0807 	sub.w	r8, r6, r7
 801164c:	608b      	str	r3, [r1, #8]
 801164e:	f1b8 0f00 	cmp.w	r8, #0
 8011652:	dd9c      	ble.n	801158e <__sflush_r+0x1a>
 8011654:	6a21      	ldr	r1, [r4, #32]
 8011656:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011658:	4643      	mov	r3, r8
 801165a:	463a      	mov	r2, r7
 801165c:	4628      	mov	r0, r5
 801165e:	47b0      	blx	r6
 8011660:	2800      	cmp	r0, #0
 8011662:	dc06      	bgt.n	8011672 <__sflush_r+0xfe>
 8011664:	89a3      	ldrh	r3, [r4, #12]
 8011666:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801166a:	81a3      	strh	r3, [r4, #12]
 801166c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011670:	e78e      	b.n	8011590 <__sflush_r+0x1c>
 8011672:	4407      	add	r7, r0
 8011674:	eba8 0800 	sub.w	r8, r8, r0
 8011678:	e7e9      	b.n	801164e <__sflush_r+0xda>
 801167a:	bf00      	nop
 801167c:	dfbffffe 	.word	0xdfbffffe

08011680 <_fflush_r>:
 8011680:	b538      	push	{r3, r4, r5, lr}
 8011682:	690b      	ldr	r3, [r1, #16]
 8011684:	4605      	mov	r5, r0
 8011686:	460c      	mov	r4, r1
 8011688:	b913      	cbnz	r3, 8011690 <_fflush_r+0x10>
 801168a:	2500      	movs	r5, #0
 801168c:	4628      	mov	r0, r5
 801168e:	bd38      	pop	{r3, r4, r5, pc}
 8011690:	b118      	cbz	r0, 801169a <_fflush_r+0x1a>
 8011692:	6a03      	ldr	r3, [r0, #32]
 8011694:	b90b      	cbnz	r3, 801169a <_fflush_r+0x1a>
 8011696:	f7fe fa8f 	bl	800fbb8 <__sinit>
 801169a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801169e:	2b00      	cmp	r3, #0
 80116a0:	d0f3      	beq.n	801168a <_fflush_r+0xa>
 80116a2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80116a4:	07d0      	lsls	r0, r2, #31
 80116a6:	d404      	bmi.n	80116b2 <_fflush_r+0x32>
 80116a8:	0599      	lsls	r1, r3, #22
 80116aa:	d402      	bmi.n	80116b2 <_fflush_r+0x32>
 80116ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80116ae:	f7fe fbb7 	bl	800fe20 <__retarget_lock_acquire_recursive>
 80116b2:	4628      	mov	r0, r5
 80116b4:	4621      	mov	r1, r4
 80116b6:	f7ff ff5d 	bl	8011574 <__sflush_r>
 80116ba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80116bc:	07da      	lsls	r2, r3, #31
 80116be:	4605      	mov	r5, r0
 80116c0:	d4e4      	bmi.n	801168c <_fflush_r+0xc>
 80116c2:	89a3      	ldrh	r3, [r4, #12]
 80116c4:	059b      	lsls	r3, r3, #22
 80116c6:	d4e1      	bmi.n	801168c <_fflush_r+0xc>
 80116c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80116ca:	f7fe fbaa 	bl	800fe22 <__retarget_lock_release_recursive>
 80116ce:	e7dd      	b.n	801168c <_fflush_r+0xc>

080116d0 <memmove>:
 80116d0:	4288      	cmp	r0, r1
 80116d2:	b510      	push	{r4, lr}
 80116d4:	eb01 0402 	add.w	r4, r1, r2
 80116d8:	d902      	bls.n	80116e0 <memmove+0x10>
 80116da:	4284      	cmp	r4, r0
 80116dc:	4623      	mov	r3, r4
 80116de:	d807      	bhi.n	80116f0 <memmove+0x20>
 80116e0:	1e43      	subs	r3, r0, #1
 80116e2:	42a1      	cmp	r1, r4
 80116e4:	d008      	beq.n	80116f8 <memmove+0x28>
 80116e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80116ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 80116ee:	e7f8      	b.n	80116e2 <memmove+0x12>
 80116f0:	4402      	add	r2, r0
 80116f2:	4601      	mov	r1, r0
 80116f4:	428a      	cmp	r2, r1
 80116f6:	d100      	bne.n	80116fa <memmove+0x2a>
 80116f8:	bd10      	pop	{r4, pc}
 80116fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80116fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011702:	e7f7      	b.n	80116f4 <memmove+0x24>

08011704 <__assert_func>:
 8011704:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011706:	4614      	mov	r4, r2
 8011708:	461a      	mov	r2, r3
 801170a:	4b09      	ldr	r3, [pc, #36]	; (8011730 <__assert_func+0x2c>)
 801170c:	681b      	ldr	r3, [r3, #0]
 801170e:	4605      	mov	r5, r0
 8011710:	68d8      	ldr	r0, [r3, #12]
 8011712:	b14c      	cbz	r4, 8011728 <__assert_func+0x24>
 8011714:	4b07      	ldr	r3, [pc, #28]	; (8011734 <__assert_func+0x30>)
 8011716:	9100      	str	r1, [sp, #0]
 8011718:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801171c:	4906      	ldr	r1, [pc, #24]	; (8011738 <__assert_func+0x34>)
 801171e:	462b      	mov	r3, r5
 8011720:	f000 f872 	bl	8011808 <fiprintf>
 8011724:	f000 f882 	bl	801182c <abort>
 8011728:	4b04      	ldr	r3, [pc, #16]	; (801173c <__assert_func+0x38>)
 801172a:	461c      	mov	r4, r3
 801172c:	e7f3      	b.n	8011716 <__assert_func+0x12>
 801172e:	bf00      	nop
 8011730:	20000178 	.word	0x20000178
 8011734:	0801233f 	.word	0x0801233f
 8011738:	0801234c 	.word	0x0801234c
 801173c:	0801237a 	.word	0x0801237a

08011740 <_calloc_r>:
 8011740:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011742:	fba1 2402 	umull	r2, r4, r1, r2
 8011746:	b94c      	cbnz	r4, 801175c <_calloc_r+0x1c>
 8011748:	4611      	mov	r1, r2
 801174a:	9201      	str	r2, [sp, #4]
 801174c:	f7fd fcc8 	bl	800f0e0 <_malloc_r>
 8011750:	9a01      	ldr	r2, [sp, #4]
 8011752:	4605      	mov	r5, r0
 8011754:	b930      	cbnz	r0, 8011764 <_calloc_r+0x24>
 8011756:	4628      	mov	r0, r5
 8011758:	b003      	add	sp, #12
 801175a:	bd30      	pop	{r4, r5, pc}
 801175c:	220c      	movs	r2, #12
 801175e:	6002      	str	r2, [r0, #0]
 8011760:	2500      	movs	r5, #0
 8011762:	e7f8      	b.n	8011756 <_calloc_r+0x16>
 8011764:	4621      	mov	r1, r4
 8011766:	f7fe fac0 	bl	800fcea <memset>
 801176a:	e7f4      	b.n	8011756 <_calloc_r+0x16>

0801176c <__ascii_mbtowc>:
 801176c:	b082      	sub	sp, #8
 801176e:	b901      	cbnz	r1, 8011772 <__ascii_mbtowc+0x6>
 8011770:	a901      	add	r1, sp, #4
 8011772:	b142      	cbz	r2, 8011786 <__ascii_mbtowc+0x1a>
 8011774:	b14b      	cbz	r3, 801178a <__ascii_mbtowc+0x1e>
 8011776:	7813      	ldrb	r3, [r2, #0]
 8011778:	600b      	str	r3, [r1, #0]
 801177a:	7812      	ldrb	r2, [r2, #0]
 801177c:	1e10      	subs	r0, r2, #0
 801177e:	bf18      	it	ne
 8011780:	2001      	movne	r0, #1
 8011782:	b002      	add	sp, #8
 8011784:	4770      	bx	lr
 8011786:	4610      	mov	r0, r2
 8011788:	e7fb      	b.n	8011782 <__ascii_mbtowc+0x16>
 801178a:	f06f 0001 	mvn.w	r0, #1
 801178e:	e7f8      	b.n	8011782 <__ascii_mbtowc+0x16>

08011790 <_realloc_r>:
 8011790:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011794:	4680      	mov	r8, r0
 8011796:	4614      	mov	r4, r2
 8011798:	460e      	mov	r6, r1
 801179a:	b921      	cbnz	r1, 80117a6 <_realloc_r+0x16>
 801179c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80117a0:	4611      	mov	r1, r2
 80117a2:	f7fd bc9d 	b.w	800f0e0 <_malloc_r>
 80117a6:	b92a      	cbnz	r2, 80117b4 <_realloc_r+0x24>
 80117a8:	f7ff f9c4 	bl	8010b34 <_free_r>
 80117ac:	4625      	mov	r5, r4
 80117ae:	4628      	mov	r0, r5
 80117b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80117b4:	f000 f841 	bl	801183a <_malloc_usable_size_r>
 80117b8:	4284      	cmp	r4, r0
 80117ba:	4607      	mov	r7, r0
 80117bc:	d802      	bhi.n	80117c4 <_realloc_r+0x34>
 80117be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80117c2:	d812      	bhi.n	80117ea <_realloc_r+0x5a>
 80117c4:	4621      	mov	r1, r4
 80117c6:	4640      	mov	r0, r8
 80117c8:	f7fd fc8a 	bl	800f0e0 <_malloc_r>
 80117cc:	4605      	mov	r5, r0
 80117ce:	2800      	cmp	r0, #0
 80117d0:	d0ed      	beq.n	80117ae <_realloc_r+0x1e>
 80117d2:	42bc      	cmp	r4, r7
 80117d4:	4622      	mov	r2, r4
 80117d6:	4631      	mov	r1, r6
 80117d8:	bf28      	it	cs
 80117da:	463a      	movcs	r2, r7
 80117dc:	f7fe fb22 	bl	800fe24 <memcpy>
 80117e0:	4631      	mov	r1, r6
 80117e2:	4640      	mov	r0, r8
 80117e4:	f7ff f9a6 	bl	8010b34 <_free_r>
 80117e8:	e7e1      	b.n	80117ae <_realloc_r+0x1e>
 80117ea:	4635      	mov	r5, r6
 80117ec:	e7df      	b.n	80117ae <_realloc_r+0x1e>

080117ee <__ascii_wctomb>:
 80117ee:	b149      	cbz	r1, 8011804 <__ascii_wctomb+0x16>
 80117f0:	2aff      	cmp	r2, #255	; 0xff
 80117f2:	bf85      	ittet	hi
 80117f4:	238a      	movhi	r3, #138	; 0x8a
 80117f6:	6003      	strhi	r3, [r0, #0]
 80117f8:	700a      	strbls	r2, [r1, #0]
 80117fa:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80117fe:	bf98      	it	ls
 8011800:	2001      	movls	r0, #1
 8011802:	4770      	bx	lr
 8011804:	4608      	mov	r0, r1
 8011806:	4770      	bx	lr

08011808 <fiprintf>:
 8011808:	b40e      	push	{r1, r2, r3}
 801180a:	b503      	push	{r0, r1, lr}
 801180c:	4601      	mov	r1, r0
 801180e:	ab03      	add	r3, sp, #12
 8011810:	4805      	ldr	r0, [pc, #20]	; (8011828 <fiprintf+0x20>)
 8011812:	f853 2b04 	ldr.w	r2, [r3], #4
 8011816:	6800      	ldr	r0, [r0, #0]
 8011818:	9301      	str	r3, [sp, #4]
 801181a:	f000 f83f 	bl	801189c <_vfiprintf_r>
 801181e:	b002      	add	sp, #8
 8011820:	f85d eb04 	ldr.w	lr, [sp], #4
 8011824:	b003      	add	sp, #12
 8011826:	4770      	bx	lr
 8011828:	20000178 	.word	0x20000178

0801182c <abort>:
 801182c:	b508      	push	{r3, lr}
 801182e:	2006      	movs	r0, #6
 8011830:	f000 fa0c 	bl	8011c4c <raise>
 8011834:	2001      	movs	r0, #1
 8011836:	f7f0 fbdf 	bl	8001ff8 <_exit>

0801183a <_malloc_usable_size_r>:
 801183a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801183e:	1f18      	subs	r0, r3, #4
 8011840:	2b00      	cmp	r3, #0
 8011842:	bfbc      	itt	lt
 8011844:	580b      	ldrlt	r3, [r1, r0]
 8011846:	18c0      	addlt	r0, r0, r3
 8011848:	4770      	bx	lr

0801184a <__sfputc_r>:
 801184a:	6893      	ldr	r3, [r2, #8]
 801184c:	3b01      	subs	r3, #1
 801184e:	2b00      	cmp	r3, #0
 8011850:	b410      	push	{r4}
 8011852:	6093      	str	r3, [r2, #8]
 8011854:	da08      	bge.n	8011868 <__sfputc_r+0x1e>
 8011856:	6994      	ldr	r4, [r2, #24]
 8011858:	42a3      	cmp	r3, r4
 801185a:	db01      	blt.n	8011860 <__sfputc_r+0x16>
 801185c:	290a      	cmp	r1, #10
 801185e:	d103      	bne.n	8011868 <__sfputc_r+0x1e>
 8011860:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011864:	f000 b934 	b.w	8011ad0 <__swbuf_r>
 8011868:	6813      	ldr	r3, [r2, #0]
 801186a:	1c58      	adds	r0, r3, #1
 801186c:	6010      	str	r0, [r2, #0]
 801186e:	7019      	strb	r1, [r3, #0]
 8011870:	4608      	mov	r0, r1
 8011872:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011876:	4770      	bx	lr

08011878 <__sfputs_r>:
 8011878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801187a:	4606      	mov	r6, r0
 801187c:	460f      	mov	r7, r1
 801187e:	4614      	mov	r4, r2
 8011880:	18d5      	adds	r5, r2, r3
 8011882:	42ac      	cmp	r4, r5
 8011884:	d101      	bne.n	801188a <__sfputs_r+0x12>
 8011886:	2000      	movs	r0, #0
 8011888:	e007      	b.n	801189a <__sfputs_r+0x22>
 801188a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801188e:	463a      	mov	r2, r7
 8011890:	4630      	mov	r0, r6
 8011892:	f7ff ffda 	bl	801184a <__sfputc_r>
 8011896:	1c43      	adds	r3, r0, #1
 8011898:	d1f3      	bne.n	8011882 <__sfputs_r+0xa>
 801189a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801189c <_vfiprintf_r>:
 801189c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80118a0:	460d      	mov	r5, r1
 80118a2:	b09d      	sub	sp, #116	; 0x74
 80118a4:	4614      	mov	r4, r2
 80118a6:	4698      	mov	r8, r3
 80118a8:	4606      	mov	r6, r0
 80118aa:	b118      	cbz	r0, 80118b4 <_vfiprintf_r+0x18>
 80118ac:	6a03      	ldr	r3, [r0, #32]
 80118ae:	b90b      	cbnz	r3, 80118b4 <_vfiprintf_r+0x18>
 80118b0:	f7fe f982 	bl	800fbb8 <__sinit>
 80118b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80118b6:	07d9      	lsls	r1, r3, #31
 80118b8:	d405      	bmi.n	80118c6 <_vfiprintf_r+0x2a>
 80118ba:	89ab      	ldrh	r3, [r5, #12]
 80118bc:	059a      	lsls	r2, r3, #22
 80118be:	d402      	bmi.n	80118c6 <_vfiprintf_r+0x2a>
 80118c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80118c2:	f7fe faad 	bl	800fe20 <__retarget_lock_acquire_recursive>
 80118c6:	89ab      	ldrh	r3, [r5, #12]
 80118c8:	071b      	lsls	r3, r3, #28
 80118ca:	d501      	bpl.n	80118d0 <_vfiprintf_r+0x34>
 80118cc:	692b      	ldr	r3, [r5, #16]
 80118ce:	b99b      	cbnz	r3, 80118f8 <_vfiprintf_r+0x5c>
 80118d0:	4629      	mov	r1, r5
 80118d2:	4630      	mov	r0, r6
 80118d4:	f000 f93a 	bl	8011b4c <__swsetup_r>
 80118d8:	b170      	cbz	r0, 80118f8 <_vfiprintf_r+0x5c>
 80118da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80118dc:	07dc      	lsls	r4, r3, #31
 80118de:	d504      	bpl.n	80118ea <_vfiprintf_r+0x4e>
 80118e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80118e4:	b01d      	add	sp, #116	; 0x74
 80118e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118ea:	89ab      	ldrh	r3, [r5, #12]
 80118ec:	0598      	lsls	r0, r3, #22
 80118ee:	d4f7      	bmi.n	80118e0 <_vfiprintf_r+0x44>
 80118f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80118f2:	f7fe fa96 	bl	800fe22 <__retarget_lock_release_recursive>
 80118f6:	e7f3      	b.n	80118e0 <_vfiprintf_r+0x44>
 80118f8:	2300      	movs	r3, #0
 80118fa:	9309      	str	r3, [sp, #36]	; 0x24
 80118fc:	2320      	movs	r3, #32
 80118fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011902:	f8cd 800c 	str.w	r8, [sp, #12]
 8011906:	2330      	movs	r3, #48	; 0x30
 8011908:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8011abc <_vfiprintf_r+0x220>
 801190c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011910:	f04f 0901 	mov.w	r9, #1
 8011914:	4623      	mov	r3, r4
 8011916:	469a      	mov	sl, r3
 8011918:	f813 2b01 	ldrb.w	r2, [r3], #1
 801191c:	b10a      	cbz	r2, 8011922 <_vfiprintf_r+0x86>
 801191e:	2a25      	cmp	r2, #37	; 0x25
 8011920:	d1f9      	bne.n	8011916 <_vfiprintf_r+0x7a>
 8011922:	ebba 0b04 	subs.w	fp, sl, r4
 8011926:	d00b      	beq.n	8011940 <_vfiprintf_r+0xa4>
 8011928:	465b      	mov	r3, fp
 801192a:	4622      	mov	r2, r4
 801192c:	4629      	mov	r1, r5
 801192e:	4630      	mov	r0, r6
 8011930:	f7ff ffa2 	bl	8011878 <__sfputs_r>
 8011934:	3001      	adds	r0, #1
 8011936:	f000 80a9 	beq.w	8011a8c <_vfiprintf_r+0x1f0>
 801193a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801193c:	445a      	add	r2, fp
 801193e:	9209      	str	r2, [sp, #36]	; 0x24
 8011940:	f89a 3000 	ldrb.w	r3, [sl]
 8011944:	2b00      	cmp	r3, #0
 8011946:	f000 80a1 	beq.w	8011a8c <_vfiprintf_r+0x1f0>
 801194a:	2300      	movs	r3, #0
 801194c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011950:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011954:	f10a 0a01 	add.w	sl, sl, #1
 8011958:	9304      	str	r3, [sp, #16]
 801195a:	9307      	str	r3, [sp, #28]
 801195c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011960:	931a      	str	r3, [sp, #104]	; 0x68
 8011962:	4654      	mov	r4, sl
 8011964:	2205      	movs	r2, #5
 8011966:	f814 1b01 	ldrb.w	r1, [r4], #1
 801196a:	4854      	ldr	r0, [pc, #336]	; (8011abc <_vfiprintf_r+0x220>)
 801196c:	f7ee fc38 	bl	80001e0 <memchr>
 8011970:	9a04      	ldr	r2, [sp, #16]
 8011972:	b9d8      	cbnz	r0, 80119ac <_vfiprintf_r+0x110>
 8011974:	06d1      	lsls	r1, r2, #27
 8011976:	bf44      	itt	mi
 8011978:	2320      	movmi	r3, #32
 801197a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801197e:	0713      	lsls	r3, r2, #28
 8011980:	bf44      	itt	mi
 8011982:	232b      	movmi	r3, #43	; 0x2b
 8011984:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011988:	f89a 3000 	ldrb.w	r3, [sl]
 801198c:	2b2a      	cmp	r3, #42	; 0x2a
 801198e:	d015      	beq.n	80119bc <_vfiprintf_r+0x120>
 8011990:	9a07      	ldr	r2, [sp, #28]
 8011992:	4654      	mov	r4, sl
 8011994:	2000      	movs	r0, #0
 8011996:	f04f 0c0a 	mov.w	ip, #10
 801199a:	4621      	mov	r1, r4
 801199c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80119a0:	3b30      	subs	r3, #48	; 0x30
 80119a2:	2b09      	cmp	r3, #9
 80119a4:	d94d      	bls.n	8011a42 <_vfiprintf_r+0x1a6>
 80119a6:	b1b0      	cbz	r0, 80119d6 <_vfiprintf_r+0x13a>
 80119a8:	9207      	str	r2, [sp, #28]
 80119aa:	e014      	b.n	80119d6 <_vfiprintf_r+0x13a>
 80119ac:	eba0 0308 	sub.w	r3, r0, r8
 80119b0:	fa09 f303 	lsl.w	r3, r9, r3
 80119b4:	4313      	orrs	r3, r2
 80119b6:	9304      	str	r3, [sp, #16]
 80119b8:	46a2      	mov	sl, r4
 80119ba:	e7d2      	b.n	8011962 <_vfiprintf_r+0xc6>
 80119bc:	9b03      	ldr	r3, [sp, #12]
 80119be:	1d19      	adds	r1, r3, #4
 80119c0:	681b      	ldr	r3, [r3, #0]
 80119c2:	9103      	str	r1, [sp, #12]
 80119c4:	2b00      	cmp	r3, #0
 80119c6:	bfbb      	ittet	lt
 80119c8:	425b      	neglt	r3, r3
 80119ca:	f042 0202 	orrlt.w	r2, r2, #2
 80119ce:	9307      	strge	r3, [sp, #28]
 80119d0:	9307      	strlt	r3, [sp, #28]
 80119d2:	bfb8      	it	lt
 80119d4:	9204      	strlt	r2, [sp, #16]
 80119d6:	7823      	ldrb	r3, [r4, #0]
 80119d8:	2b2e      	cmp	r3, #46	; 0x2e
 80119da:	d10c      	bne.n	80119f6 <_vfiprintf_r+0x15a>
 80119dc:	7863      	ldrb	r3, [r4, #1]
 80119de:	2b2a      	cmp	r3, #42	; 0x2a
 80119e0:	d134      	bne.n	8011a4c <_vfiprintf_r+0x1b0>
 80119e2:	9b03      	ldr	r3, [sp, #12]
 80119e4:	1d1a      	adds	r2, r3, #4
 80119e6:	681b      	ldr	r3, [r3, #0]
 80119e8:	9203      	str	r2, [sp, #12]
 80119ea:	2b00      	cmp	r3, #0
 80119ec:	bfb8      	it	lt
 80119ee:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80119f2:	3402      	adds	r4, #2
 80119f4:	9305      	str	r3, [sp, #20]
 80119f6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8011acc <_vfiprintf_r+0x230>
 80119fa:	7821      	ldrb	r1, [r4, #0]
 80119fc:	2203      	movs	r2, #3
 80119fe:	4650      	mov	r0, sl
 8011a00:	f7ee fbee 	bl	80001e0 <memchr>
 8011a04:	b138      	cbz	r0, 8011a16 <_vfiprintf_r+0x17a>
 8011a06:	9b04      	ldr	r3, [sp, #16]
 8011a08:	eba0 000a 	sub.w	r0, r0, sl
 8011a0c:	2240      	movs	r2, #64	; 0x40
 8011a0e:	4082      	lsls	r2, r0
 8011a10:	4313      	orrs	r3, r2
 8011a12:	3401      	adds	r4, #1
 8011a14:	9304      	str	r3, [sp, #16]
 8011a16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a1a:	4829      	ldr	r0, [pc, #164]	; (8011ac0 <_vfiprintf_r+0x224>)
 8011a1c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011a20:	2206      	movs	r2, #6
 8011a22:	f7ee fbdd 	bl	80001e0 <memchr>
 8011a26:	2800      	cmp	r0, #0
 8011a28:	d03f      	beq.n	8011aaa <_vfiprintf_r+0x20e>
 8011a2a:	4b26      	ldr	r3, [pc, #152]	; (8011ac4 <_vfiprintf_r+0x228>)
 8011a2c:	bb1b      	cbnz	r3, 8011a76 <_vfiprintf_r+0x1da>
 8011a2e:	9b03      	ldr	r3, [sp, #12]
 8011a30:	3307      	adds	r3, #7
 8011a32:	f023 0307 	bic.w	r3, r3, #7
 8011a36:	3308      	adds	r3, #8
 8011a38:	9303      	str	r3, [sp, #12]
 8011a3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a3c:	443b      	add	r3, r7
 8011a3e:	9309      	str	r3, [sp, #36]	; 0x24
 8011a40:	e768      	b.n	8011914 <_vfiprintf_r+0x78>
 8011a42:	fb0c 3202 	mla	r2, ip, r2, r3
 8011a46:	460c      	mov	r4, r1
 8011a48:	2001      	movs	r0, #1
 8011a4a:	e7a6      	b.n	801199a <_vfiprintf_r+0xfe>
 8011a4c:	2300      	movs	r3, #0
 8011a4e:	3401      	adds	r4, #1
 8011a50:	9305      	str	r3, [sp, #20]
 8011a52:	4619      	mov	r1, r3
 8011a54:	f04f 0c0a 	mov.w	ip, #10
 8011a58:	4620      	mov	r0, r4
 8011a5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011a5e:	3a30      	subs	r2, #48	; 0x30
 8011a60:	2a09      	cmp	r2, #9
 8011a62:	d903      	bls.n	8011a6c <_vfiprintf_r+0x1d0>
 8011a64:	2b00      	cmp	r3, #0
 8011a66:	d0c6      	beq.n	80119f6 <_vfiprintf_r+0x15a>
 8011a68:	9105      	str	r1, [sp, #20]
 8011a6a:	e7c4      	b.n	80119f6 <_vfiprintf_r+0x15a>
 8011a6c:	fb0c 2101 	mla	r1, ip, r1, r2
 8011a70:	4604      	mov	r4, r0
 8011a72:	2301      	movs	r3, #1
 8011a74:	e7f0      	b.n	8011a58 <_vfiprintf_r+0x1bc>
 8011a76:	ab03      	add	r3, sp, #12
 8011a78:	9300      	str	r3, [sp, #0]
 8011a7a:	462a      	mov	r2, r5
 8011a7c:	4b12      	ldr	r3, [pc, #72]	; (8011ac8 <_vfiprintf_r+0x22c>)
 8011a7e:	a904      	add	r1, sp, #16
 8011a80:	4630      	mov	r0, r6
 8011a82:	f7fd fc59 	bl	800f338 <_printf_float>
 8011a86:	4607      	mov	r7, r0
 8011a88:	1c78      	adds	r0, r7, #1
 8011a8a:	d1d6      	bne.n	8011a3a <_vfiprintf_r+0x19e>
 8011a8c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011a8e:	07d9      	lsls	r1, r3, #31
 8011a90:	d405      	bmi.n	8011a9e <_vfiprintf_r+0x202>
 8011a92:	89ab      	ldrh	r3, [r5, #12]
 8011a94:	059a      	lsls	r2, r3, #22
 8011a96:	d402      	bmi.n	8011a9e <_vfiprintf_r+0x202>
 8011a98:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011a9a:	f7fe f9c2 	bl	800fe22 <__retarget_lock_release_recursive>
 8011a9e:	89ab      	ldrh	r3, [r5, #12]
 8011aa0:	065b      	lsls	r3, r3, #25
 8011aa2:	f53f af1d 	bmi.w	80118e0 <_vfiprintf_r+0x44>
 8011aa6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011aa8:	e71c      	b.n	80118e4 <_vfiprintf_r+0x48>
 8011aaa:	ab03      	add	r3, sp, #12
 8011aac:	9300      	str	r3, [sp, #0]
 8011aae:	462a      	mov	r2, r5
 8011ab0:	4b05      	ldr	r3, [pc, #20]	; (8011ac8 <_vfiprintf_r+0x22c>)
 8011ab2:	a904      	add	r1, sp, #16
 8011ab4:	4630      	mov	r0, r6
 8011ab6:	f7fd fee3 	bl	800f880 <_printf_i>
 8011aba:	e7e4      	b.n	8011a86 <_vfiprintf_r+0x1ea>
 8011abc:	08012324 	.word	0x08012324
 8011ac0:	0801232e 	.word	0x0801232e
 8011ac4:	0800f339 	.word	0x0800f339
 8011ac8:	08011879 	.word	0x08011879
 8011acc:	0801232a 	.word	0x0801232a

08011ad0 <__swbuf_r>:
 8011ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ad2:	460e      	mov	r6, r1
 8011ad4:	4614      	mov	r4, r2
 8011ad6:	4605      	mov	r5, r0
 8011ad8:	b118      	cbz	r0, 8011ae2 <__swbuf_r+0x12>
 8011ada:	6a03      	ldr	r3, [r0, #32]
 8011adc:	b90b      	cbnz	r3, 8011ae2 <__swbuf_r+0x12>
 8011ade:	f7fe f86b 	bl	800fbb8 <__sinit>
 8011ae2:	69a3      	ldr	r3, [r4, #24]
 8011ae4:	60a3      	str	r3, [r4, #8]
 8011ae6:	89a3      	ldrh	r3, [r4, #12]
 8011ae8:	071a      	lsls	r2, r3, #28
 8011aea:	d525      	bpl.n	8011b38 <__swbuf_r+0x68>
 8011aec:	6923      	ldr	r3, [r4, #16]
 8011aee:	b31b      	cbz	r3, 8011b38 <__swbuf_r+0x68>
 8011af0:	6823      	ldr	r3, [r4, #0]
 8011af2:	6922      	ldr	r2, [r4, #16]
 8011af4:	1a98      	subs	r0, r3, r2
 8011af6:	6963      	ldr	r3, [r4, #20]
 8011af8:	b2f6      	uxtb	r6, r6
 8011afa:	4283      	cmp	r3, r0
 8011afc:	4637      	mov	r7, r6
 8011afe:	dc04      	bgt.n	8011b0a <__swbuf_r+0x3a>
 8011b00:	4621      	mov	r1, r4
 8011b02:	4628      	mov	r0, r5
 8011b04:	f7ff fdbc 	bl	8011680 <_fflush_r>
 8011b08:	b9e0      	cbnz	r0, 8011b44 <__swbuf_r+0x74>
 8011b0a:	68a3      	ldr	r3, [r4, #8]
 8011b0c:	3b01      	subs	r3, #1
 8011b0e:	60a3      	str	r3, [r4, #8]
 8011b10:	6823      	ldr	r3, [r4, #0]
 8011b12:	1c5a      	adds	r2, r3, #1
 8011b14:	6022      	str	r2, [r4, #0]
 8011b16:	701e      	strb	r6, [r3, #0]
 8011b18:	6962      	ldr	r2, [r4, #20]
 8011b1a:	1c43      	adds	r3, r0, #1
 8011b1c:	429a      	cmp	r2, r3
 8011b1e:	d004      	beq.n	8011b2a <__swbuf_r+0x5a>
 8011b20:	89a3      	ldrh	r3, [r4, #12]
 8011b22:	07db      	lsls	r3, r3, #31
 8011b24:	d506      	bpl.n	8011b34 <__swbuf_r+0x64>
 8011b26:	2e0a      	cmp	r6, #10
 8011b28:	d104      	bne.n	8011b34 <__swbuf_r+0x64>
 8011b2a:	4621      	mov	r1, r4
 8011b2c:	4628      	mov	r0, r5
 8011b2e:	f7ff fda7 	bl	8011680 <_fflush_r>
 8011b32:	b938      	cbnz	r0, 8011b44 <__swbuf_r+0x74>
 8011b34:	4638      	mov	r0, r7
 8011b36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011b38:	4621      	mov	r1, r4
 8011b3a:	4628      	mov	r0, r5
 8011b3c:	f000 f806 	bl	8011b4c <__swsetup_r>
 8011b40:	2800      	cmp	r0, #0
 8011b42:	d0d5      	beq.n	8011af0 <__swbuf_r+0x20>
 8011b44:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8011b48:	e7f4      	b.n	8011b34 <__swbuf_r+0x64>
	...

08011b4c <__swsetup_r>:
 8011b4c:	b538      	push	{r3, r4, r5, lr}
 8011b4e:	4b2a      	ldr	r3, [pc, #168]	; (8011bf8 <__swsetup_r+0xac>)
 8011b50:	4605      	mov	r5, r0
 8011b52:	6818      	ldr	r0, [r3, #0]
 8011b54:	460c      	mov	r4, r1
 8011b56:	b118      	cbz	r0, 8011b60 <__swsetup_r+0x14>
 8011b58:	6a03      	ldr	r3, [r0, #32]
 8011b5a:	b90b      	cbnz	r3, 8011b60 <__swsetup_r+0x14>
 8011b5c:	f7fe f82c 	bl	800fbb8 <__sinit>
 8011b60:	89a3      	ldrh	r3, [r4, #12]
 8011b62:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011b66:	0718      	lsls	r0, r3, #28
 8011b68:	d422      	bmi.n	8011bb0 <__swsetup_r+0x64>
 8011b6a:	06d9      	lsls	r1, r3, #27
 8011b6c:	d407      	bmi.n	8011b7e <__swsetup_r+0x32>
 8011b6e:	2309      	movs	r3, #9
 8011b70:	602b      	str	r3, [r5, #0]
 8011b72:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011b76:	81a3      	strh	r3, [r4, #12]
 8011b78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011b7c:	e034      	b.n	8011be8 <__swsetup_r+0x9c>
 8011b7e:	0758      	lsls	r0, r3, #29
 8011b80:	d512      	bpl.n	8011ba8 <__swsetup_r+0x5c>
 8011b82:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011b84:	b141      	cbz	r1, 8011b98 <__swsetup_r+0x4c>
 8011b86:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011b8a:	4299      	cmp	r1, r3
 8011b8c:	d002      	beq.n	8011b94 <__swsetup_r+0x48>
 8011b8e:	4628      	mov	r0, r5
 8011b90:	f7fe ffd0 	bl	8010b34 <_free_r>
 8011b94:	2300      	movs	r3, #0
 8011b96:	6363      	str	r3, [r4, #52]	; 0x34
 8011b98:	89a3      	ldrh	r3, [r4, #12]
 8011b9a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011b9e:	81a3      	strh	r3, [r4, #12]
 8011ba0:	2300      	movs	r3, #0
 8011ba2:	6063      	str	r3, [r4, #4]
 8011ba4:	6923      	ldr	r3, [r4, #16]
 8011ba6:	6023      	str	r3, [r4, #0]
 8011ba8:	89a3      	ldrh	r3, [r4, #12]
 8011baa:	f043 0308 	orr.w	r3, r3, #8
 8011bae:	81a3      	strh	r3, [r4, #12]
 8011bb0:	6923      	ldr	r3, [r4, #16]
 8011bb2:	b94b      	cbnz	r3, 8011bc8 <__swsetup_r+0x7c>
 8011bb4:	89a3      	ldrh	r3, [r4, #12]
 8011bb6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011bba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011bbe:	d003      	beq.n	8011bc8 <__swsetup_r+0x7c>
 8011bc0:	4621      	mov	r1, r4
 8011bc2:	4628      	mov	r0, r5
 8011bc4:	f000 f884 	bl	8011cd0 <__smakebuf_r>
 8011bc8:	89a0      	ldrh	r0, [r4, #12]
 8011bca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011bce:	f010 0301 	ands.w	r3, r0, #1
 8011bd2:	d00a      	beq.n	8011bea <__swsetup_r+0x9e>
 8011bd4:	2300      	movs	r3, #0
 8011bd6:	60a3      	str	r3, [r4, #8]
 8011bd8:	6963      	ldr	r3, [r4, #20]
 8011bda:	425b      	negs	r3, r3
 8011bdc:	61a3      	str	r3, [r4, #24]
 8011bde:	6923      	ldr	r3, [r4, #16]
 8011be0:	b943      	cbnz	r3, 8011bf4 <__swsetup_r+0xa8>
 8011be2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8011be6:	d1c4      	bne.n	8011b72 <__swsetup_r+0x26>
 8011be8:	bd38      	pop	{r3, r4, r5, pc}
 8011bea:	0781      	lsls	r1, r0, #30
 8011bec:	bf58      	it	pl
 8011bee:	6963      	ldrpl	r3, [r4, #20]
 8011bf0:	60a3      	str	r3, [r4, #8]
 8011bf2:	e7f4      	b.n	8011bde <__swsetup_r+0x92>
 8011bf4:	2000      	movs	r0, #0
 8011bf6:	e7f7      	b.n	8011be8 <__swsetup_r+0x9c>
 8011bf8:	20000178 	.word	0x20000178

08011bfc <_raise_r>:
 8011bfc:	291f      	cmp	r1, #31
 8011bfe:	b538      	push	{r3, r4, r5, lr}
 8011c00:	4604      	mov	r4, r0
 8011c02:	460d      	mov	r5, r1
 8011c04:	d904      	bls.n	8011c10 <_raise_r+0x14>
 8011c06:	2316      	movs	r3, #22
 8011c08:	6003      	str	r3, [r0, #0]
 8011c0a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011c0e:	bd38      	pop	{r3, r4, r5, pc}
 8011c10:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8011c12:	b112      	cbz	r2, 8011c1a <_raise_r+0x1e>
 8011c14:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011c18:	b94b      	cbnz	r3, 8011c2e <_raise_r+0x32>
 8011c1a:	4620      	mov	r0, r4
 8011c1c:	f000 f830 	bl	8011c80 <_getpid_r>
 8011c20:	462a      	mov	r2, r5
 8011c22:	4601      	mov	r1, r0
 8011c24:	4620      	mov	r0, r4
 8011c26:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011c2a:	f000 b817 	b.w	8011c5c <_kill_r>
 8011c2e:	2b01      	cmp	r3, #1
 8011c30:	d00a      	beq.n	8011c48 <_raise_r+0x4c>
 8011c32:	1c59      	adds	r1, r3, #1
 8011c34:	d103      	bne.n	8011c3e <_raise_r+0x42>
 8011c36:	2316      	movs	r3, #22
 8011c38:	6003      	str	r3, [r0, #0]
 8011c3a:	2001      	movs	r0, #1
 8011c3c:	e7e7      	b.n	8011c0e <_raise_r+0x12>
 8011c3e:	2400      	movs	r4, #0
 8011c40:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011c44:	4628      	mov	r0, r5
 8011c46:	4798      	blx	r3
 8011c48:	2000      	movs	r0, #0
 8011c4a:	e7e0      	b.n	8011c0e <_raise_r+0x12>

08011c4c <raise>:
 8011c4c:	4b02      	ldr	r3, [pc, #8]	; (8011c58 <raise+0xc>)
 8011c4e:	4601      	mov	r1, r0
 8011c50:	6818      	ldr	r0, [r3, #0]
 8011c52:	f7ff bfd3 	b.w	8011bfc <_raise_r>
 8011c56:	bf00      	nop
 8011c58:	20000178 	.word	0x20000178

08011c5c <_kill_r>:
 8011c5c:	b538      	push	{r3, r4, r5, lr}
 8011c5e:	4d07      	ldr	r5, [pc, #28]	; (8011c7c <_kill_r+0x20>)
 8011c60:	2300      	movs	r3, #0
 8011c62:	4604      	mov	r4, r0
 8011c64:	4608      	mov	r0, r1
 8011c66:	4611      	mov	r1, r2
 8011c68:	602b      	str	r3, [r5, #0]
 8011c6a:	f7f0 f9b5 	bl	8001fd8 <_kill>
 8011c6e:	1c43      	adds	r3, r0, #1
 8011c70:	d102      	bne.n	8011c78 <_kill_r+0x1c>
 8011c72:	682b      	ldr	r3, [r5, #0]
 8011c74:	b103      	cbz	r3, 8011c78 <_kill_r+0x1c>
 8011c76:	6023      	str	r3, [r4, #0]
 8011c78:	bd38      	pop	{r3, r4, r5, pc}
 8011c7a:	bf00      	nop
 8011c7c:	20002380 	.word	0x20002380

08011c80 <_getpid_r>:
 8011c80:	f7f0 b9a2 	b.w	8001fc8 <_getpid>

08011c84 <__swhatbuf_r>:
 8011c84:	b570      	push	{r4, r5, r6, lr}
 8011c86:	460c      	mov	r4, r1
 8011c88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011c8c:	2900      	cmp	r1, #0
 8011c8e:	b096      	sub	sp, #88	; 0x58
 8011c90:	4615      	mov	r5, r2
 8011c92:	461e      	mov	r6, r3
 8011c94:	da0d      	bge.n	8011cb2 <__swhatbuf_r+0x2e>
 8011c96:	89a3      	ldrh	r3, [r4, #12]
 8011c98:	f013 0f80 	tst.w	r3, #128	; 0x80
 8011c9c:	f04f 0100 	mov.w	r1, #0
 8011ca0:	bf0c      	ite	eq
 8011ca2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8011ca6:	2340      	movne	r3, #64	; 0x40
 8011ca8:	2000      	movs	r0, #0
 8011caa:	6031      	str	r1, [r6, #0]
 8011cac:	602b      	str	r3, [r5, #0]
 8011cae:	b016      	add	sp, #88	; 0x58
 8011cb0:	bd70      	pop	{r4, r5, r6, pc}
 8011cb2:	466a      	mov	r2, sp
 8011cb4:	f000 f848 	bl	8011d48 <_fstat_r>
 8011cb8:	2800      	cmp	r0, #0
 8011cba:	dbec      	blt.n	8011c96 <__swhatbuf_r+0x12>
 8011cbc:	9901      	ldr	r1, [sp, #4]
 8011cbe:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8011cc2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8011cc6:	4259      	negs	r1, r3
 8011cc8:	4159      	adcs	r1, r3
 8011cca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011cce:	e7eb      	b.n	8011ca8 <__swhatbuf_r+0x24>

08011cd0 <__smakebuf_r>:
 8011cd0:	898b      	ldrh	r3, [r1, #12]
 8011cd2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011cd4:	079d      	lsls	r5, r3, #30
 8011cd6:	4606      	mov	r6, r0
 8011cd8:	460c      	mov	r4, r1
 8011cda:	d507      	bpl.n	8011cec <__smakebuf_r+0x1c>
 8011cdc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011ce0:	6023      	str	r3, [r4, #0]
 8011ce2:	6123      	str	r3, [r4, #16]
 8011ce4:	2301      	movs	r3, #1
 8011ce6:	6163      	str	r3, [r4, #20]
 8011ce8:	b002      	add	sp, #8
 8011cea:	bd70      	pop	{r4, r5, r6, pc}
 8011cec:	ab01      	add	r3, sp, #4
 8011cee:	466a      	mov	r2, sp
 8011cf0:	f7ff ffc8 	bl	8011c84 <__swhatbuf_r>
 8011cf4:	9900      	ldr	r1, [sp, #0]
 8011cf6:	4605      	mov	r5, r0
 8011cf8:	4630      	mov	r0, r6
 8011cfa:	f7fd f9f1 	bl	800f0e0 <_malloc_r>
 8011cfe:	b948      	cbnz	r0, 8011d14 <__smakebuf_r+0x44>
 8011d00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011d04:	059a      	lsls	r2, r3, #22
 8011d06:	d4ef      	bmi.n	8011ce8 <__smakebuf_r+0x18>
 8011d08:	f023 0303 	bic.w	r3, r3, #3
 8011d0c:	f043 0302 	orr.w	r3, r3, #2
 8011d10:	81a3      	strh	r3, [r4, #12]
 8011d12:	e7e3      	b.n	8011cdc <__smakebuf_r+0xc>
 8011d14:	89a3      	ldrh	r3, [r4, #12]
 8011d16:	6020      	str	r0, [r4, #0]
 8011d18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011d1c:	81a3      	strh	r3, [r4, #12]
 8011d1e:	9b00      	ldr	r3, [sp, #0]
 8011d20:	6163      	str	r3, [r4, #20]
 8011d22:	9b01      	ldr	r3, [sp, #4]
 8011d24:	6120      	str	r0, [r4, #16]
 8011d26:	b15b      	cbz	r3, 8011d40 <__smakebuf_r+0x70>
 8011d28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011d2c:	4630      	mov	r0, r6
 8011d2e:	f000 f81d 	bl	8011d6c <_isatty_r>
 8011d32:	b128      	cbz	r0, 8011d40 <__smakebuf_r+0x70>
 8011d34:	89a3      	ldrh	r3, [r4, #12]
 8011d36:	f023 0303 	bic.w	r3, r3, #3
 8011d3a:	f043 0301 	orr.w	r3, r3, #1
 8011d3e:	81a3      	strh	r3, [r4, #12]
 8011d40:	89a3      	ldrh	r3, [r4, #12]
 8011d42:	431d      	orrs	r5, r3
 8011d44:	81a5      	strh	r5, [r4, #12]
 8011d46:	e7cf      	b.n	8011ce8 <__smakebuf_r+0x18>

08011d48 <_fstat_r>:
 8011d48:	b538      	push	{r3, r4, r5, lr}
 8011d4a:	4d07      	ldr	r5, [pc, #28]	; (8011d68 <_fstat_r+0x20>)
 8011d4c:	2300      	movs	r3, #0
 8011d4e:	4604      	mov	r4, r0
 8011d50:	4608      	mov	r0, r1
 8011d52:	4611      	mov	r1, r2
 8011d54:	602b      	str	r3, [r5, #0]
 8011d56:	f7f0 f99e 	bl	8002096 <_fstat>
 8011d5a:	1c43      	adds	r3, r0, #1
 8011d5c:	d102      	bne.n	8011d64 <_fstat_r+0x1c>
 8011d5e:	682b      	ldr	r3, [r5, #0]
 8011d60:	b103      	cbz	r3, 8011d64 <_fstat_r+0x1c>
 8011d62:	6023      	str	r3, [r4, #0]
 8011d64:	bd38      	pop	{r3, r4, r5, pc}
 8011d66:	bf00      	nop
 8011d68:	20002380 	.word	0x20002380

08011d6c <_isatty_r>:
 8011d6c:	b538      	push	{r3, r4, r5, lr}
 8011d6e:	4d06      	ldr	r5, [pc, #24]	; (8011d88 <_isatty_r+0x1c>)
 8011d70:	2300      	movs	r3, #0
 8011d72:	4604      	mov	r4, r0
 8011d74:	4608      	mov	r0, r1
 8011d76:	602b      	str	r3, [r5, #0]
 8011d78:	f7f0 f99d 	bl	80020b6 <_isatty>
 8011d7c:	1c43      	adds	r3, r0, #1
 8011d7e:	d102      	bne.n	8011d86 <_isatty_r+0x1a>
 8011d80:	682b      	ldr	r3, [r5, #0]
 8011d82:	b103      	cbz	r3, 8011d86 <_isatty_r+0x1a>
 8011d84:	6023      	str	r3, [r4, #0]
 8011d86:	bd38      	pop	{r3, r4, r5, pc}
 8011d88:	20002380 	.word	0x20002380

08011d8c <_init>:
 8011d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d8e:	bf00      	nop
 8011d90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011d92:	bc08      	pop	{r3}
 8011d94:	469e      	mov	lr, r3
 8011d96:	4770      	bx	lr

08011d98 <_fini>:
 8011d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d9a:	bf00      	nop
 8011d9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011d9e:	bc08      	pop	{r3}
 8011da0:	469e      	mov	lr, r3
 8011da2:	4770      	bx	lr
