/*
 * stm32f411.h
 *
 *  Created on: Apr 10, 2024
 *      Author: MrIro
 */


#ifndef INC_STM32F411XX_H_
#define INC_STM32F411XX_H_

/*
 * Base addresses of Flash, ROM and SRAM memories
 */

#define FLASH_BASEADDR					0x08000000U
#define SRAM_BASEADDR					0x20000000U
#define ROM_BASEADDR	 				0x1FFF0000U

/*
 * Base addresses of AHBx Bus Peripheral
 */

#define PERIPH_BASE						0x40000000U
#define APB1PERIPH_BASEADDR				PERIPH_BASE
#define APB2PERIPH_BASEADDR				0x40010000U
#define AHB1PERIPH_BASEADDR				0x40020000U
#define AHB2PERIPH_BASEADDR				0x50000000U

/*
 * AHB1 peripheral base addresses
 */

#define GPIOA_BASEADDR				(AHB1PERIPH_BASEADDR + 0x0000)
#define GPIOB_BASEADDR				(AHB1PERIPH_BASEADDR + 0x0400)
#define GPIOC_BASEADDR				(AHB1PERIPH_BASEADDR + 0x0800)
#define GPIOD_BASEADDR				(AHB1PERIPH_BASEADDR + 0x0C00)
#define GPIOE_BASEADDR				(AHB1PERIPH_BASEADDR + 0x1000)
#define GPIOH_BASEADDR				(AHB1PERIPH_BASEADDR + 0x1C00)

/*
 * APB1 peripheral base addresses
 */

#define I2C1_BASEADDR				(APB1PERIPH_BASEADDR + 0X5400)
#define I2C2_BASEADDR				(APB1PERIPH_BASEADDR + 0X5800)
#define I2C3_BASEADDR				(APB1PERIPH_BASEADDR + 0X5C00)

#define USART2_BASEADDR				(APB1PERIPH_BASEADDR + 0X44000)

#define SPI2_BASEADDR				(APB1PERIPH_BASEADDR + 0X00013000)
#define SPI3_BASEADDR				(APB1PERIPH_BASEADDR + 0X00013400)

#define USART2_BASEADDR				(APB1PERIPH_BASEADDR + 0X4400)


/*
 * APB1 peripheral base addresses
 */

#define SPI1_BASEADDR				(APB2PERIPH_BASEADDR + 0X00013000)
#define SPI4_BASEADDR				(APB2PERIPH_BASEADDR + 0X00013400)

#define USART1_BASEADDR				(APB1PERIPH_BASEADDR + 0X00011000)
#define USART6_BASEADDR				(APB1PERIPH_BASEADDR + 0X00014000)



#endif /* INC_STM32F411XX_H_ */
