===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 29.9937 seconds

  ----Wall Time----  ----Name----
    3.6025 ( 12.0%)  FIR Parser
    9.0104 ( 30.0%)  'firrtl.circuit' Pipeline
    0.9845 (  3.3%)    LowerFIRRTLTypes
    6.0627 ( 20.2%)    'firrtl.module' Pipeline
    1.4366 (  4.8%)      CSE
    0.0294 (  0.1%)        (A) DominanceInfo
    4.6261 ( 15.4%)      SimpleCanonicalizer
    0.4963 (  1.7%)    BlackBoxReader
    0.4491 (  1.5%)    'firrtl.module' Pipeline
    0.4491 (  1.5%)      CheckWidths
    2.9920 ( 10.0%)  LowerFIRRTLToHW
    1.2270 (  4.1%)  HWMemSimImpl
    5.4129 ( 18.0%)  'hw.module' Pipeline
    1.1172 (  3.7%)    HWCleanup
    1.7645 (  5.9%)    CSE
    0.2439 (  0.8%)      (A) DominanceInfo
    2.5312 (  8.4%)    SimpleCanonicalizer
    1.4447 (  4.8%)  HWLegalizeNames
    0.9915 (  3.3%)  'hw.module' Pipeline
    0.9915 (  3.3%)    PrettifyVerilog
    2.5752 (  8.6%)  Output
    0.0014 (  0.0%)  Rest
   29.9937 (100.0%)  Total

{
  totalTime: 30.027,
  maxMemory: 740544512
}
