<Results/membwl/dimm1/tcp_rx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1a28
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7994.73 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7691.01 --|
|-- Mem Ch  2: Reads (MB/s):    68.51 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    37.11 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    68.51 --||-- NODE 1 Mem Read (MB/s) :  7994.73 --|
|-- NODE 0 Mem Write(MB/s) :    37.11 --||-- NODE 1 Mem Write(MB/s) :  7691.01 --|
|-- NODE 0 P. Write (T/s):      31143 --||-- NODE 1 P. Write (T/s):     104524 --|
|-- NODE 0 Memory (MB/s):      105.62 --||-- NODE 1 Memory (MB/s):    15685.74 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       8063.24                --|
            |--                System Write Throughput(MB/s):       7728.11                --|
            |--               System Memory Throughput(MB/s):      15791.36                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1b5f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     189 K       113 K    11 M  2260 K     46 M    12       0  
 1     206 K        51 K    17 M   145 M     73 M     0     508 K
-----------------------------------------------------------------------
 *     396 K       164 K    29 M   147 M    120 M    12     508 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.22        Core1: 161.34        
Core2: 38.96        Core3: 175.31        
Core4: 57.24        Core5: 158.56        
Core6: 30.39        Core7: 189.92        
Core8: 34.13        Core9: 91.62        
Core10: 35.55        Core11: 196.53        
Core12: 39.97        Core13: 159.02        
Core14: 40.04        Core15: 176.66        
Core16: 41.72        Core17: 160.11        
Core18: 23.60        Core19: 155.74        
Core20: 50.22        Core21: 177.54        
Core22: 26.56        Core23: 158.73        
Core24: 40.01        Core25: 172.98        
Core26: 19.58        Core27: 175.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.27
Socket1: 166.76
DDR read Latency(ns)
Socket0: 40876.00
Socket1: 189.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 49.86        Core1: 160.72        
Core2: 32.92        Core3: 175.04        
Core4: 55.10        Core5: 157.43        
Core6: 24.71        Core7: 188.30        
Core8: 35.34        Core9: 91.16        
Core10: 35.56        Core11: 194.66        
Core12: 36.12        Core13: 158.86        
Core14: 36.17        Core15: 175.45        
Core16: 46.06        Core17: 160.23        
Core18: 43.01        Core19: 155.46        
Core20: 21.36        Core21: 176.55        
Core22: 47.81        Core23: 158.70        
Core24: 34.66        Core25: 170.78        
Core26: 41.04        Core27: 175.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.27
Socket1: 166.16
DDR read Latency(ns)
Socket0: 42293.31
Socket1: 191.47
irq_total: 104457.416260395
cpu_total: 39.01
cpu_0: 2.93
cpu_1: 100.00
cpu_2: 1.33
cpu_3: 100.00
cpu_4: 0.86
cpu_5: 100.00
cpu_6: 1.06
cpu_7: 53.19
cpu_8: 0.60
cpu_9: 17.62
cpu_10: 0.53
cpu_11: 50.33
cpu_12: 0.40
cpu_13: 100.00
cpu_14: 0.27
cpu_15: 57.51
cpu_16: 0.47
cpu_17: 100.00
cpu_18: 0.40
cpu_19: 100.00
cpu_20: 0.80
cpu_21: 61.04
cpu_22: 1.00
cpu_23: 100.00
cpu_24: 1.00
cpu_25: 70.61
cpu_26: 4.19
cpu_27: 65.96
enp130s0f0_tx_packets_phy: 41115
enp130s0f1_tx_packets_phy: 40173
enp4s0f0_tx_packets_phy: 32752
enp4s0f1_tx_packets_phy: 35609
Total_tx_packets_phy: 149649
enp130s0f0_rx_bytes: 2370373992
enp130s0f1_rx_bytes: 2222670492
enp4s0f0_rx_bytes: 1660357469
enp4s0f1_rx_bytes: 1284354488
Total_rx_bytes: 7537756441
enp130s0f0_tx_bytes_phy: 2720441
enp130s0f1_tx_bytes_phy: 2661434
enp4s0f0_tx_bytes_phy: 2142251
enp4s0f1_tx_bytes_phy: 2350478
Total_tx_bytes_phy: 9874604
enp130s0f0_rx_bytes_phy: 2385686125
enp130s0f1_rx_bytes_phy: 2236622281
enp4s0f0_rx_bytes_phy: 1667077974
enp4s0f1_rx_bytes_phy: 1287912069
Total_rx_bytes_phy: 7577298449
enp130s0f0_tx_packets: 14802
enp130s0f1_tx_packets: 15057
enp4s0f0_tx_packets: 7686
enp4s0f1_tx_packets: 11910
Total_tx_packets: 49455
enp130s0f0_rx_packets_phy: 267995
enp130s0f1_rx_packets_phy: 251313
enp4s0f0_rx_packets_phy: 185017
enp4s0f1_rx_packets_phy: 142816
Total_rx_packets_phy: 847141
enp130s0f0_tx_bytes: 977221
enp130s0f1_tx_bytes: 993801
enp4s0f0_tx_bytes: 507306
enp4s0f1_tx_bytes: 786110
Total_tx_bytes: 3264438
enp130s0f0_rx_packets: 268013
enp130s0f1_rx_packets: 251356
enp4s0f0_rx_packets: 184999
enp4s0f1_rx_packets: 142819
Total_rx_packets: 847187


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.15        Core1: 161.94        
Core2: 48.76        Core3: 174.67        
Core4: 38.23        Core5: 159.45        
Core6: 35.20        Core7: 191.49        
Core8: 41.34        Core9: 92.62        
Core10: 45.84        Core11: 194.66        
Core12: 40.94        Core13: 159.48        
Core14: 44.58        Core15: 175.86        
Core16: 45.13        Core17: 161.14        
Core18: 21.87        Core19: 155.17        
Core20: 27.98        Core21: 178.14        
Core22: 39.23        Core23: 159.33        
Core24: 33.89        Core25: 168.78        
Core26: 40.78        Core27: 175.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.83
Socket1: 166.78
DDR read Latency(ns)
Socket0: 38769.68
Socket1: 191.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 36.43        Core1: 164.55        
Core2: 50.19        Core3: 175.14        
Core4: 36.94        Core5: 160.32        
Core6: 34.91        Core7: 207.46        
Core8: 31.52        Core9: 74.59        
Core10: 43.64        Core11: 195.96        
Core12: 47.23        Core13: 160.90        
Core14: 46.92        Core15: 171.56        
Core16: 44.57        Core17: 163.67        
Core18: 46.08        Core19: 158.23        
Core20: 47.72        Core21: 178.70        
Core22: 43.52        Core23: 162.16        
Core24: 41.78        Core25: 171.53        
Core26: 48.63        Core27: 178.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.97
Socket1: 169.20
DDR read Latency(ns)
Socket0: 41914.74
Socket1: 191.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.69        Core1: 164.17        
Core2: 55.74        Core3: 169.67        
Core4: 51.80        Core5: 156.44        
Core6: 45.92        Core7: 204.16        
Core8: 44.59        Core9: 73.76        
Core10: 44.09        Core11: 205.28        
Core12: 41.19        Core13: 163.41        
Core14: 37.14        Core15: 180.78        
Core16: 20.47        Core17: 165.90        
Core18: 43.64        Core19: 159.57        
Core20: 35.03        Core21: 178.65        
Core22: 34.69        Core23: 161.65        
Core24: 33.67        Core25: 171.98        
Core26: 34.90        Core27: 177.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.67
Socket1: 170.03
DDR read Latency(ns)
Socket0: 38077.15
Socket1: 191.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 53.26        Core1: 164.12        
Core2: 36.24        Core3: 173.11        
Core4: 43.28        Core5: 160.95        
Core6: 42.72        Core7: 204.36        
Core8: 42.67        Core9: 79.87        
Core10: 44.20        Core11: 199.04        
Core12: 42.74        Core13: 158.99        
Core14: 38.54        Core15: 176.37        
Core16: 27.20        Core17: 164.24        
Core18: 39.36        Core19: 158.79        
Core20: 33.40        Core21: 194.87        
Core22: 37.34        Core23: 161.65        
Core24: 20.16        Core25: 173.60        
Core26: 30.61        Core27: 182.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.15
Socket1: 170.76
DDR read Latency(ns)
Socket0: 39528.87
Socket1: 193.53
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 
4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7623
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14423545882; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14423561846; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7211785306; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7211785306; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7211920243; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7211920243; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009885459; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4313969; Consumed Joules: 263.30; Watts: 43.83; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 693827; Consumed DRAM Joules: 10.62; DRAM Watts: 1.77
S1P0; QPIClocks: 14423514138; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14423520574; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7211877276; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7211877276; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7211779226; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7211779226; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009836774; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7173002; Consumed Joules: 437.81; Watts: 72.87; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1703449; Consumed DRAM Joules: 26.06; DRAM Watts: 4.34
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1efd
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.26   0.01    0.60     100 K    752 K    0.87    0.09    0.00    0.02     1400        1        1     70
   1    1     0.05   0.04   1.20    1.20      40 M     45 M    0.12    0.25    0.08    0.09     5432     3432        8     56
   2    0     0.00   0.43   0.01    0.60     117 K    623 K    0.81    0.18    0.00    0.01     1176        3        3     68
   3    1     0.06   0.05   1.20    1.20      37 M     44 M    0.15    0.21    0.06    0.07     1848     1120       22     55
   4    0     0.00   0.42   0.00    0.60      31 K    227 K    0.86    0.21    0.00    0.01      112        1        0     69
   5    1     0.08   0.07   1.20    1.20      37 M     43 M    0.14    0.21    0.04    0.05     3864     3295       56     55
   6    0     0.01   0.37   0.01    0.60     156 K   1220 K    0.87    0.08    0.00    0.02      616       10        3     69
   7    1     0.04   0.05   0.81    1.20      25 M     30 M    0.17    0.20    0.06    0.08      952      700       90     55
   8    0     0.00   0.43   0.01    0.60     113 K    888 K    0.87    0.10    0.00    0.02     1848        6        1     68
   9    1     0.06   0.38   0.15    0.66    1679 K   2710 K    0.38    0.26    0.00    0.00      336       88        8     56
  10    0     0.00   0.34   0.01    0.60      88 K    778 K    0.89    0.10    0.00    0.02        0        3        1     68
  11    1     0.02   0.03   0.76    1.20      25 M     29 M    0.16    0.17    0.10    0.12      840      741        2     55
  12    0     0.00   0.30   0.00    0.60      36 K    334 K    0.89    0.12    0.00    0.02      392        1        0     68
  13    1     0.05   0.04   1.20    1.20      38 M     45 M    0.15    0.25    0.07    0.09     1792     2513      114     54
  14    0     0.00   0.25   0.00    0.60      13 K    147 K    0.91    0.20    0.00    0.01      840        1        1     69
  15    1     0.06   0.07   0.86    1.20      25 M     31 M    0.19    0.21    0.04    0.05      952      717        4     54
  16    0     0.03   1.29   0.02    1.05      55 K    422 K    0.87    0.52    0.00    0.00     4816       12        1     69
  17    1     0.02   0.02   1.20    1.20      44 M     50 M    0.12    0.18    0.21    0.23     2576     3018        1     54
  18    0     0.04   1.44   0.03    0.98      56 K    517 K    0.89    0.51    0.00    0.00     5544        8        3     69
  19    1     0.06   0.05   1.20    1.20      38 M     46 M    0.15    0.22    0.07    0.08     4256     3272        5     56
  20    0     0.02   0.96   0.02    0.93      68 K    511 K    0.87    0.50    0.00    0.00     4032       10        2     69
  21    1     0.04   0.03   1.03    1.20      26 M     32 M    0.19    0.24    0.07    0.09     1288     2907        4     55
  22    0     0.00   0.47   0.01    0.60      26 K    248 K    0.90    0.32    0.00    0.01     1064        1        1     70
  23    1     0.07   0.06   1.20    1.20      37 M     44 M    0.16    0.26    0.05    0.07     4088     3177       78     55
  24    0     0.03   1.25   0.02    0.89      65 K    518 K    0.87    0.50    0.00    0.00     3584        9        1     70
  25    1     0.05   0.04   1.20    1.20      38 M     44 M    0.13    0.24    0.08    0.09     2016     1890       63     55
  26    0     0.00   0.57   0.01    0.60      30 K    258 K    0.88    0.34    0.00    0.01     1624        4        1     69
  27    1     0.04   0.04   1.04    1.20      26 M     32 M    0.19    0.26    0.06    0.07     1176     2904        1     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.85   0.01    0.75     960 K   7450 K    0.87    0.28    0.00    0.00    27048       70       17     61
 SKT    1     0.05   0.05   1.02    1.19     444 M    524 M    0.15    0.23    0.06    0.07    31416    29774      456     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.06   0.51    1.18     445 M    531 M    0.16    0.23    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8687 M ; Active cycles:  148 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 43.52 %

 C1 core residency: 9.10 %; C3 core residency: 0.78 %; C6 core residency: 46.60 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.47 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.75 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       16 G     16 G   |   16%    16%   
 SKT    1     6241 M   6268 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   45 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.38     0.20     226.74       9.07         200.92
 SKT   1    40.47    40.02     377.45      22.34         403.80
---------------------------------------------------------------------------------------------------------------
       *    40.85    40.22     604.19      31.41         404.36
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 20db
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7772.68 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7775.42 --|
|-- Mem Ch  2: Reads (MB/s):    61.04 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    27.25 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    61.04 --||-- NODE 1 Mem Read (MB/s) :  7772.68 --|
|-- NODE 0 Mem Write(MB/s) :    27.25 --||-- NODE 1 Mem Write(MB/s) :  7775.42 --|
|-- NODE 0 P. Write (T/s):      31166 --||-- NODE 1 P. Write (T/s):     101918 --|
|-- NODE 0 Memory (MB/s):       88.30 --||-- NODE 1 Memory (MB/s):    15548.10 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7833.73                --|
            |--                System Write Throughput(MB/s):       7802.68                --|
            |--               System Memory Throughput(MB/s):      15636.40                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2211
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     222 K        99 K    15 M  3184 K     56 M     0     552  
 1     188 K        33 K    16 M   144 M     64 M     0     490 K
-----------------------------------------------------------------------
 *     411 K       132 K    31 M   148 M    121 M     0     491 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.30        Core1: 170.73        
Core2: 23.74        Core3: 190.04        
Core4: 18.04        Core5: 173.33        
Core6: 38.63        Core7: 229.84        
Core8: 28.65        Core9: 96.48        
Core10: 30.72        Core11: 209.05        
Core12: 28.13        Core13: 175.53        
Core14: 31.29        Core15: 250.16        
Core16: 30.99        Core17: 180.31        
Core18: 42.98        Core19: 170.94        
Core20: 39.79        Core21: 184.99        
Core22: 38.09        Core23: 170.91        
Core24: 38.01        Core25: 184.45        
Core26: 38.29        Core27: 165.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.86
Socket1: 185.90
DDR read Latency(ns)
Socket0: 44504.45
Socket1: 189.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.05        Core1: 167.08        
Core2: 37.66        Core3: 191.02        
Core4: 17.78        Core5: 176.79        
Core6: 27.79        Core7: 228.17        
Core8: 29.19        Core9: 104.48        
Core10: 28.05        Core11: 214.43        
Core12: 38.74        Core13: 176.67        
Core14: 37.57        Core15: 253.58        
Core16: 32.70        Core17: 181.73        
Core18: 39.71        Core19: 172.34        
Core20: 37.97        Core21: 187.24        
Core22: 38.02        Core23: 171.30        
Core24: 37.78        Core25: 184.56        
Core26: 37.42        Core27: 185.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.24
Socket1: 188.91
DDR read Latency(ns)
Socket0: 45688.76
Socket1: 187.07
irq_total: 128198.268740063
cpu_total: 45.00
cpu_0: 1.86
cpu_1: 100.00
cpu_2: 2.06
cpu_3: 100.00
cpu_4: 2.99
cpu_5: 100.00
cpu_6: 1.00
cpu_7: 83.51
cpu_8: 1.66
cpu_9: 17.55
cpu_10: 1.06
cpu_11: 92.22
cpu_12: 1.46
cpu_13: 100.00
cpu_14: 1.06
cpu_15: 81.18
cpu_16: 0.93
cpu_17: 100.00
cpu_18: 0.53
cpu_19: 100.00
cpu_20: 0.53
cpu_21: 84.77
cpu_22: 1.46
cpu_23: 100.00
cpu_24: 0.86
cpu_25: 90.03
cpu_26: 0.86
cpu_27: 92.42
enp130s0f0_tx_bytes: 876032
enp130s0f1_tx_bytes: 833489
enp4s0f0_tx_bytes: 483931
enp4s0f1_tx_bytes: 1489258
Total_tx_bytes: 3682710
enp130s0f0_tx_packets: 13270
enp130s0f1_tx_packets: 12628
enp4s0f0_tx_packets: 7332
enp4s0f1_tx_packets: 22564
Total_tx_packets: 55794
enp130s0f0_rx_packets_phy: 228799
enp130s0f1_rx_packets_phy: 224366
enp4s0f0_rx_packets_phy: 219898
enp4s0f1_rx_packets_phy: 182501
Total_rx_packets_phy: 855564
enp130s0f0_rx_bytes_phy: 2034604291
enp130s0f1_rx_bytes_phy: 1997170039
enp4s0f0_rx_bytes_phy: 1983003417
enp4s0f1_rx_bytes_phy: 1645753999
Total_rx_bytes_phy: 7660531746
enp130s0f0_rx_bytes: 2021288713
enp130s0f1_rx_bytes: 1985362254
enp4s0f0_rx_bytes: 1973878854
enp4s0f1_rx_bytes: 1637175399
Total_rx_bytes: 7617705220
enp130s0f0_tx_packets_phy: 32699
enp130s0f1_tx_packets_phy: 30494
enp4s0f0_tx_packets_phy: 35187
enp4s0f1_tx_packets_phy: 51650
Total_tx_packets_phy: 150030
enp130s0f0_rx_packets: 228794
enp130s0f1_rx_packets: 224354
enp4s0f0_rx_packets: 219890
enp4s0f1_rx_packets: 182496
Total_rx_packets: 855534
enp130s0f0_tx_bytes_phy: 2172597
enp130s0f1_tx_bytes_phy: 2027425
enp4s0f0_tx_bytes_phy: 2295996
enp4s0f1_tx_bytes_phy: 3441012
Total_tx_bytes_phy: 9937030


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.33        Core1: 167.31        
Core2: 29.18        Core3: 188.30        
Core4: 22.73        Core5: 173.20        
Core6: 33.03        Core7: 228.97        
Core8: 28.66        Core9: 102.82        
Core10: 33.90        Core11: 218.71        
Core12: 33.75        Core13: 174.85        
Core14: 31.05        Core15: 253.52        
Core16: 41.04        Core17: 180.41        
Core18: 45.03        Core19: 170.66        
Core20: 40.78        Core21: 185.64        
Core22: 38.88        Core23: 170.29        
Core24: 38.51        Core25: 183.94        
Core26: 39.67        Core27: 179.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.73
Socket1: 187.36
DDR read Latency(ns)
Socket0: 43288.32
Socket1: 187.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.75        Core1: 164.98        
Core2: 27.90        Core3: 189.17        
Core4: 30.32        Core5: 174.73        
Core6: 39.52        Core7: 224.91        
Core8: 16.80        Core9: 104.60        
Core10: 26.25        Core11: 221.37        
Core12: 28.07        Core13: 175.79        
Core14: 28.75        Core15: 250.23        
Core16: 36.30        Core17: 180.75        
Core18: 42.03        Core19: 171.15        
Core20: 39.96        Core21: 186.53        
Core22: 38.82        Core23: 170.98        
Core24: 36.34        Core25: 183.99        
Core26: 42.58        Core27: 189.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.73
Socket1: 188.20
DDR read Latency(ns)
Socket0: 46734.58
Socket1: 187.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.86        Core1: 168.80        
Core2: 43.02        Core3: 191.94        
Core4: 39.85        Core5: 176.21        
Core6: 38.64        Core7: 232.45        
Core8: 21.67        Core9: 100.00        
Core10: 27.84        Core11: 209.78        
Core12: 42.43        Core13: 176.93        
Core14: 45.67        Core15: 250.44        
Core16: 28.20        Core17: 182.07        
Core18: 42.93        Core19: 172.93        
Core20: 43.59        Core21: 186.98        
Core22: 38.59        Core23: 172.12        
Core24: 40.36        Core25: 184.24        
Core26: 37.25        Core27: 185.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.43
Socket1: 188.96
DDR read Latency(ns)
Socket0: 48404.54
Socket1: 187.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.28        Core1: 168.96        
Core2: 19.12        Core3: 189.02        
Core4: 31.86        Core5: 170.69        
Core6: 39.50        Core7: 220.57        
Core8: 30.77        Core9: 101.25        
Core10: 35.92        Core11: 220.78        
Core12: 31.83        Core13: 175.55        
Core14: 42.68        Core15: 252.13        
Core16: 38.33        Core17: 180.17        
Core18: 40.93        Core19: 170.11        
Core20: 39.88        Core21: 185.37        
Core22: 39.08        Core23: 170.58        
Core24: 40.11        Core25: 183.73        
Core26: 40.19        Core27: 179.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.87
Socket1: 186.75
DDR read Latency(ns)
Socket0: 46393.68
Socket1: 186.47
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9347
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6023 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14480402122; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14480419934; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7240214384; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7240214384; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7240320742; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7240320742; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6033597642; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4345264; Consumed Joules: 265.21; Watts: 44.03; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 694904; Consumed DRAM Joules: 10.63; DRAM Watts: 1.77
S1P0; QPIClocks: 14480429194; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14480437210; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7240327818; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7240327818; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7240232884; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7240232884; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6023929198; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7252763; Consumed Joules: 442.67; Watts: 73.50; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1712738; Consumed DRAM Joules: 26.20; DRAM Watts: 4.35
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25bd
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.53   0.02    0.79     126 K    834 K    0.85    0.31    0.00    0.01     5992        7        1     69
   1    1     0.10   0.09   1.20    1.20      36 M     42 M    0.14    0.18    0.04    0.04     3248     2897        3     55
   2    0     0.02   0.93   0.03    0.85     130 K    798 K    0.84    0.36    0.00    0.00     4312        6        0     68
   3    1     0.04   0.03   1.18    1.20      36 M     44 M    0.17    0.20    0.10    0.12     1288     1031       17     55
   4    0     0.00   0.40   0.01    0.60      43 K    254 K    0.83    0.23    0.00    0.01      840        1        2     69
   5    1     0.05   0.04   1.20    1.20      41 M     47 M    0.12    0.19    0.08    0.09     3640     2709       43     55
   6    0     0.02   1.54   0.01    0.71      51 K    345 K    0.85    0.38    0.00    0.00     2688       12        1     69
   7    1     0.05   0.08   0.58    1.11      13 M     17 M    0.24    0.33    0.03    0.03      616      535       27     56
   8    0     0.03   1.25   0.02    0.99      63 K    454 K    0.86    0.52    0.00    0.00     1960       10        1     69
   9    1     0.06   0.41   0.16    0.62    1512 K   3053 K    0.50    0.43    0.00    0.00      224       60       13     56
  10    0     0.00   0.46   0.01    0.60      42 K    293 K    0.86    0.25    0.00    0.01      896        5        1     67
  11    1     0.12   0.11   1.08    1.20      29 M     37 M    0.23    0.23    0.02    0.03      728     1106       21     54
  12    0     0.02   1.55   0.01    0.73      67 K    327 K    0.80    0.36    0.00    0.00     1568        3        2     69
  13    1     0.04   0.04   1.20    1.20      41 M     48 M    0.14    0.22    0.09    0.11     4368     3328       34     54
  14    0     0.00   0.44   0.01    0.60      44 K    306 K    0.86    0.20    0.00    0.01      392        2        3     69
  15    1     0.06   0.06   0.91    1.20      27 M     32 M    0.18    0.24    0.05    0.06      616     1011       11     54
  16    0     0.00   0.46   0.01    0.60      86 K    557 K    0.85    0.15    0.00    0.01     1904        4        5     69
  17    1     0.02   0.02   1.20    1.20      44 M     50 M    0.12    0.18    0.20    0.23     6328     5287        1     54
  18    0     0.00   0.33   0.01    0.60      77 K    574 K    0.87    0.09    0.00    0.02      448        2        2     70
  19    1     0.03   0.03   1.20    1.20      42 M     49 M    0.14    0.18    0.14    0.16     3024     2906        3     56
  20    0     0.00   0.35   0.00    0.60      32 K    265 K    0.88    0.14    0.00    0.02     1792        5        0     69
  21    1     0.03   0.04   0.76    1.20      24 M     29 M    0.18    0.18    0.08    0.09      672      638        3     56
  22    0     0.00   0.40   0.01    0.60      27 K    202 K    0.86    0.24    0.00    0.01      616        1        1     70
  23    1     0.03   0.02   1.20    1.20      43 M     49 M    0.13    0.18    0.15    0.17     5096     2943        2     56
  24    0     0.02   0.99   0.02    1.00      46 K    380 K    0.88    0.52    0.00    0.00     1400        6        1     70
  25    1     0.06   0.07   0.85    1.20      25 M     31 M    0.18    0.18    0.04    0.05      504      710        3     55
  26    0     0.00   0.35   0.00    0.60      18 K    162 K    0.88    0.22    0.00    0.01     2072        1        0     69
  27    1     0.08   0.09   0.92    1.20      26 M     32 M    0.19    0.21    0.03    0.04      392      802        3     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.88   0.01    0.75     857 K   5755 K    0.85    0.32    0.00    0.00    26880       65       20     60
 SKT    1     0.06   0.06   0.97    1.18     435 M    517 M    0.16    0.20    0.06    0.07    30744    25963      184     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.07   0.49    1.17     436 M    523 M    0.17    0.21    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 9336 M ; Active cycles:  139 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 41.98 %

 C1 core residency: 11.35 %; C3 core residency: 0.33 %; C6 core residency: 46.35 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.07 => corresponds to 1.68 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.83 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       14 G     14 G   |   15%    15%   
 SKT    1     5865 M   5857 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   40 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.26     0.11     220.97       8.80         203.98
 SKT   1    39.89    38.75     366.38      21.85         379.56
---------------------------------------------------------------------------------------------------------------
       *    40.15    38.87     587.35      30.65         379.40
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 278f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7916.81 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7719.41 --|
|-- Mem Ch  2: Reads (MB/s):    53.88 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    25.13 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    53.88 --||-- NODE 1 Mem Read (MB/s) :  7916.81 --|
|-- NODE 0 Mem Write(MB/s) :    25.13 --||-- NODE 1 Mem Write(MB/s) :  7719.41 --|
|-- NODE 0 P. Write (T/s):      31140 --||-- NODE 1 P. Write (T/s):     103780 --|
|-- NODE 0 Memory (MB/s):       79.01 --||-- NODE 1 Memory (MB/s):    15636.22 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7970.69                --|
            |--                System Write Throughput(MB/s):       7744.54                --|
            |--               System Memory Throughput(MB/s):      15715.23                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 28c8
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     236 K       124 K    10 M  2733 K     55 M     0     696  
 1     177 K        44 K    17 M   145 M     65 M     0     551 K
-----------------------------------------------------------------------
 *     414 K       168 K    27 M   148 M    121 M     0     552 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.41        Core1: 163.33        
Core2: 34.25        Core3: 190.49        
Core4: 26.29        Core5: 175.17        
Core6: 42.76        Core7: 236.35        
Core8: 38.73        Core9: 83.85        
Core10: 38.42        Core11: 201.91        
Core12: 45.99        Core13: 165.28        
Core14: 40.81        Core15: 177.63        
Core16: 41.50        Core17: 174.65        
Core18: 40.58        Core19: 172.77        
Core20: 18.74        Core21: 182.02        
Core22: 29.97        Core23: 170.01        
Core24: 36.35        Core25: 244.28        
Core26: 33.58        Core27: 184.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.35
Socket1: 182.49
DDR read Latency(ns)
Socket0: 49762.75
Socket1: 188.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.01        Core1: 164.32        
Core2: 33.98        Core3: 192.82        
Core4: 47.00        Core5: 175.56        
Core6: 42.15        Core7: 237.70        
Core8: 41.02        Core9: 81.99        
Core10: 43.17        Core11: 202.29        
Core12: 41.54        Core13: 165.85        
Core14: 41.31        Core15: 176.80        
Core16: 18.48        Core17: 175.10        
Core18: 40.52        Core19: 173.34        
Core20: 22.69        Core21: 182.17        
Core22: 32.97        Core23: 168.85        
Core24: 32.80        Core25: 241.62        
Core26: 32.00        Core27: 183.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.27
Socket1: 182.81
DDR read Latency(ns)
Socket0: 50209.23
Socket1: 188.30
irq_total: 113364.774410804
cpu_total: 42.99
cpu_0: 1.46
cpu_1: 100.00
cpu_2: 1.00
cpu_3: 99.60
cpu_4: 1.06
cpu_5: 100.00
cpu_6: 0.73
cpu_7: 62.63
cpu_8: 0.53
cpu_9: 8.38
cpu_10: 0.60
cpu_11: 75.93
cpu_12: 2.13
cpu_13: 100.00
cpu_14: 1.93
cpu_15: 89.96
cpu_16: 2.93
cpu_17: 100.00
cpu_18: 1.40
cpu_19: 100.00
cpu_20: 1.33
cpu_21: 87.57
cpu_22: 1.06
cpu_23: 100.00
cpu_24: 1.00
cpu_25: 67.42
cpu_26: 0.73
cpu_27: 94.41
enp130s0f0_tx_packets: 15115
enp130s0f1_tx_packets: 14445
enp4s0f0_tx_packets: 11517
enp4s0f1_tx_packets: 15339
Total_tx_packets: 56416
enp130s0f0_tx_bytes: 997911
enp130s0f1_tx_bytes: 953431
enp4s0f0_tx_bytes: 760169
enp4s0f1_tx_bytes: 1012415
Total_tx_bytes: 3723926
enp130s0f0_rx_packets: 243477
enp130s0f1_rx_packets: 237051
enp4s0f0_rx_packets: 204038
enp4s0f1_rx_packets: 168359
Total_rx_packets: 852925
enp130s0f0_rx_packets_phy: 243527
enp130s0f1_rx_packets_phy: 237051
enp4s0f0_rx_packets_phy: 204049
enp4s0f1_rx_packets_phy: 168358
Total_rx_packets_phy: 852985
enp130s0f0_tx_packets_phy: 36871
enp130s0f1_tx_packets_phy: 36142
enp4s0f0_tx_packets_phy: 38113
enp4s0f1_tx_packets_phy: 42520
Total_tx_packets_phy: 153646
enp130s0f0_rx_bytes_phy: 2166339943
enp130s0f1_rx_bytes_phy: 2108788861
enp4s0f0_rx_bytes_phy: 1839058230
enp4s0f1_rx_bytes_phy: 1518258740
Total_rx_bytes_phy: 7632445774
enp130s0f0_tx_bytes_phy: 2450792
enp130s0f1_tx_bytes_phy: 2399825
enp4s0f0_tx_bytes_phy: 2508375
enp4s0f1_tx_bytes_phy: 2813372
Total_tx_bytes_phy: 10172364
enp130s0f0_rx_bytes: 2151841010
enp130s0f1_rx_bytes: 2095119855
enp4s0f0_rx_bytes: 1830568122
enp4s0f1_rx_bytes: 1513193524
Total_rx_bytes: 7590722511


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.25        Core1: 167.68        
Core2: 36.20        Core3: 191.93        
Core4: 47.86        Core5: 174.29        
Core6: 40.41        Core7: 240.73        
Core8: 39.98        Core9: 87.49        
Core10: 39.13        Core11: 200.89        
Core12: 36.27        Core13: 163.97        
Core14: 38.31        Core15: 177.67        
Core16: 43.06        Core17: 173.96        
Core18: 39.87        Core19: 172.43        
Core20: 20.44        Core21: 183.65        
Core22: 25.14        Core23: 168.35        
Core24: 30.14        Core25: 237.89        
Core26: 31.66        Core27: 183.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.72
Socket1: 182.10
DDR read Latency(ns)
Socket0: 49161.28
Socket1: 190.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.00        Core1: 168.07        
Core2: 39.73        Core3: 193.96        
Core4: 46.28        Core5: 175.03        
Core6: 41.89        Core7: 237.83        
Core8: 41.67        Core9: 83.54        
Core10: 36.69        Core11: 201.77        
Core12: 41.59        Core13: 165.29        
Core14: 41.42        Core15: 178.43        
Core16: 19.54        Core17: 174.58        
Core18: 30.62        Core19: 172.46        
Core20: 23.99        Core21: 183.74        
Core22: 31.82        Core23: 169.23        
Core24: 32.52        Core25: 240.29        
Core26: 30.07        Core27: 184.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.19
Socket1: 182.92
DDR read Latency(ns)
Socket0: 53580.60
Socket1: 190.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.16        Core1: 167.15        
Core2: 41.10        Core3: 193.36        
Core4: 42.38        Core5: 175.85        
Core6: 41.42        Core7: 237.74        
Core8: 39.93        Core9: 80.56        
Core10: 40.09        Core11: 202.31        
Core12: 41.30        Core13: 166.06        
Core14: 44.24        Core15: 179.15        
Core16: 22.76        Core17: 175.24        
Core18: 35.91        Core19: 173.40        
Core20: 38.69        Core21: 183.24        
Core22: 36.67        Core23: 170.87        
Core24: 33.53        Core25: 243.54        
Core26: 42.29        Core27: 184.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.55
Socket1: 183.61
DDR read Latency(ns)
Socket0: 55633.40
Socket1: 188.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.81        Core1: 167.49        
Core2: 48.02        Core3: 190.70        
Core4: 40.46        Core5: 175.11        
Core6: 40.31        Core7: 241.52        
Core8: 40.46        Core9: 85.37        
Core10: 40.28        Core11: 202.50        
Core12: 42.48        Core13: 164.81        
Core14: 36.89        Core15: 178.82        
Core16: 19.22        Core17: 174.85        
Core18: 34.19        Core19: 172.54        
Core20: 43.14        Core21: 183.63        
Core22: 36.58        Core23: 170.42        
Core24: 37.74        Core25: 241.13        
Core26: 40.72        Core27: 184.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.57
Socket1: 183.04
DDR read Latency(ns)
Socket0: 54607.87
Socket1: 187.48
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 11058
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6016 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14464877770; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14464901610; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7232454814; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7232454814; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7232593578; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7232593578; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6027076222; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4332561; Consumed Joules: 264.44; Watts: 43.96; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 687932; Consumed DRAM Joules: 10.53; DRAM Watts: 1.75
S1P0; QPIClocks: 14464769102; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14464780838; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7232497211; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7232497211; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7232400428; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7232400428; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6019951380; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7213834; Consumed Joules: 440.30; Watts: 73.19; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1705847; Consumed DRAM Joules: 26.10; DRAM Watts: 4.34
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2c6e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.31   0.01    0.60     102 K    679 K    0.85    0.11    0.00    0.02     2744        3        2     69
   1    1     0.07   0.05   1.20    1.20      35 M     42 M    0.16    0.25    0.05    0.06     3584     3177       13     55
   2    0     0.00   0.46   0.01    0.60      54 K    403 K    0.87    0.14    0.00    0.01     1232        3        0     68
   3    1     0.07   0.06   1.20    1.20      33 M     41 M    0.18    0.21    0.05    0.06     1568      982       22     55
   4    0     0.00   0.30   0.00    0.60      21 K    160 K    0.87    0.17    0.00    0.02      504        0        1     69
   5    1     0.02   0.02   1.20    1.20      42 M     47 M    0.11    0.19    0.19    0.22     3976     3595        1     56
   6    0     0.00   0.30   0.00    0.60      16 K    147 K    0.89    0.21    0.00    0.01      448        4        0     69
   7    1     0.04   0.06   0.65    1.20      13 M     18 M    0.23    0.33    0.03    0.04      448      645       33     56
   8    0     0.00   0.38   0.01    0.60      90 K    730 K    0.88    0.13    0.00    0.02      560        3        2     68
   9    1     0.03   0.38   0.08    0.60     771 K   1777 K    0.57    0.23    0.00    0.01       56       48        1     56
  10    0     0.00   0.36   0.01    0.60      58 K    489 K    0.88    0.13    0.00    0.02      504        4        1     67
  11    1     0.03   0.03   0.94    1.20      29 M     35 M    0.16    0.16    0.12    0.14      392      749        2     54
  12    0     0.00   0.34   0.01    0.60      73 K    569 K    0.87    0.11    0.00    0.02      336        3        3     68
  13    1     0.06   0.05   1.20    1.20      37 M     44 M    0.15    0.24    0.06    0.07     4480     4289        3     54
  14    0     0.01   1.25   0.01    0.69      52 K    413 K    0.87    0.23    0.00    0.00     2744        3        1     68
  15    1     0.12   0.10   1.19    1.20      31 M     38 M    0.18    0.19    0.03    0.03     1680     1242        9     54
  16    0     0.05   1.31   0.04    1.03      74 K    698 K    0.89    0.55    0.00    0.00     4704       15        2     68
  17    1     0.02   0.02   1.20    1.20      42 M     48 M    0.11    0.19    0.20    0.23     4760     3898        0     55
  18    0     0.03   1.27   0.02    0.95      60 K    471 K    0.87    0.52    0.00    0.00     4032       10        2     69
  19    1     0.04   0.03   1.20    1.20      39 M     45 M    0.13    0.21    0.09    0.11     3696     3079        5     56
  20    0     0.03   1.24   0.03    0.98      60 K    519 K    0.88    0.51    0.00    0.00     5040        9        1     69
  21    1     0.04   0.04   1.12    1.20      34 M     41 M    0.16    0.22    0.08    0.09     1288     1678        4     56
  22    0     0.00   0.57   0.01    0.60      32 K    292 K    0.89    0.32    0.00    0.01      448        1        1     70
  23    1     0.05   0.04   1.20    1.20      37 M     45 M    0.16    0.22    0.08    0.10     3248     3026       12     55
  24    0     0.00   0.50   0.01    0.60      83 K    313 K    0.73    0.30    0.00    0.01     4592        7        5     70
  25    1     0.05   0.06   0.78    1.20      17 M     22 M    0.22    0.31    0.03    0.04      728      970        1     55
  26    0     0.00   0.41   0.00    0.60      20 K    168 K    0.88    0.27    0.00    0.01      840        1        2     69
  27    1     0.07   0.06   1.19    1.20      35 M     42 M    0.16    0.20    0.05    0.06      728     1850        3     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.91   0.01    0.76     802 K   6056 K    0.87    0.32    0.00    0.00    28728       66       23     61
 SKT    1     0.05   0.05   1.02    1.19     433 M    514 M    0.16    0.22    0.06    0.07    30632    29228      109     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.06   0.52    1.19     434 M    520 M    0.17    0.22    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8729 M ; Active cycles:  145 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 43.75 %

 C1 core residency: 9.40 %; C3 core residency: 0.51 %; C6 core residency: 46.34 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.50 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.78 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       15 G     15 G   |   16%    16%   
 SKT    1     5958 M   5969 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   43 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.27     0.13     220.63       8.78         220.77
 SKT   1    39.52    38.80     368.79      21.78         395.79
---------------------------------------------------------------------------------------------------------------
       *    39.79    38.93     589.42      30.56         395.55
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2e46
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7930.13 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7684.96 --|
|-- Mem Ch  2: Reads (MB/s):    64.54 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    32.94 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    64.54 --||-- NODE 1 Mem Read (MB/s) :  7930.13 --|
|-- NODE 0 Mem Write(MB/s) :    32.94 --||-- NODE 1 Mem Write(MB/s) :  7684.96 --|
|-- NODE 0 P. Write (T/s):      31168 --||-- NODE 1 P. Write (T/s):      99761 --|
|-- NODE 0 Memory (MB/s):       97.48 --||-- NODE 1 Memory (MB/s):    15615.08 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7994.66                --|
            |--                System Write Throughput(MB/s):       7717.90                --|
            |--               System Memory Throughput(MB/s):      15712.56                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2f7f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     203 K        88 K  4187 K  2538 K     45 M     0     324  
 1     226 K        64 K    15 M   145 M     73 M     0     412 K
-----------------------------------------------------------------------
 *     429 K       152 K    19 M   147 M    119 M     0     413 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.23        Core1: 150.92        
Core2: 47.67        Core3: 178.19        
Core4: 39.72        Core5: 165.84        
Core6: 33.00        Core7: 188.77        
Core8: 41.93        Core9: 96.90        
Core10: 40.57        Core11: 192.50        
Core12: 36.46        Core13: 156.36        
Core14: 42.08        Core15: 216.51        
Core16: 48.83        Core17: 158.18        
Core18: 45.32        Core19: 165.16        
Core20: 45.64        Core21: 177.13        
Core22: 47.93        Core23: 164.79        
Core24: 44.68        Core25: 185.17        
Core26: 43.68        Core27: 175.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.65
Socket1: 169.98
DDR read Latency(ns)
Socket0: 42595.13
Socket1: 189.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.76        Core1: 151.10        
Core2: 53.19        Core3: 177.74        
Core4: 46.56        Core5: 165.33        
Core6: 24.90        Core7: 187.96        
Core8: 33.40        Core9: 96.48        
Core10: 33.11        Core11: 193.34        
Core12: 33.20        Core13: 155.52        
Core14: 40.98        Core15: 215.75        
Core16: 48.35        Core17: 157.93        
Core18: 43.42        Core19: 164.84        
Core20: 43.77        Core21: 177.16        
Core22: 47.50        Core23: 164.52        
Core24: 41.08        Core25: 185.06        
Core26: 19.44        Core27: 174.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.96
Socket1: 169.75
DDR read Latency(ns)
Socket0: 48139.24
Socket1: 191.50
irq_total: 100971.744730057
cpu_total: 41.11
cpu_0: 2.19
cpu_1: 100.00
cpu_2: 1.20
cpu_3: 100.00
cpu_4: 0.80
cpu_5: 100.00
cpu_6: 1.06
cpu_7: 69.10
cpu_8: 1.59
cpu_9: 24.45
cpu_10: 2.26
cpu_11: 63.59
cpu_12: 0.73
cpu_13: 100.00
cpu_14: 1.20
cpu_15: 59.93
cpu_16: 0.93
cpu_17: 100.00
cpu_18: 1.00
cpu_19: 100.00
cpu_20: 1.99
cpu_21: 69.24
cpu_22: 1.26
cpu_23: 100.00
cpu_24: 0.73
cpu_25: 70.83
cpu_26: 1.93
cpu_27: 75.02
enp130s0f0_rx_bytes_phy: 2256752864
enp130s0f1_rx_bytes_phy: 2360082673
enp4s0f0_rx_bytes_phy: 1626355035
enp4s0f1_rx_bytes_phy: 1300472108
Total_rx_bytes_phy: 7543662680
enp130s0f0_tx_packets: 14135
enp130s0f1_tx_packets: 15227
enp4s0f0_tx_packets: 8052
enp4s0f1_tx_packets: 13017
Total_tx_packets: 50431
enp130s0f0_tx_packets_phy: 37938
enp130s0f1_tx_packets_phy: 42537
enp4s0f0_tx_packets_phy: 32993
enp4s0f1_tx_packets_phy: 37023
Total_tx_packets_phy: 150491
enp130s0f0_rx_bytes: 2243933886
enp130s0f1_rx_bytes: 2344997001
enp4s0f0_rx_bytes: 1620203971
enp4s0f1_rx_bytes: 1296623141
Total_rx_bytes: 7505757999
enp130s0f0_tx_bytes_phy: 2513153
enp130s0f1_tx_bytes_phy: 2813737
enp4s0f0_tx_bytes_phy: 2159874
enp4s0f1_tx_bytes_phy: 2447632
Total_tx_bytes_phy: 9934396
enp130s0f0_rx_packets: 253410
enp130s0f1_rx_packets: 265054
enp4s0f0_rx_packets: 180395
enp4s0f1_rx_packets: 144206
Total_rx_packets: 843065
enp130s0f0_tx_bytes: 933232
enp130s0f1_tx_bytes: 1004994
enp4s0f0_tx_bytes: 531471
enp4s0f1_tx_bytes: 859171
Total_tx_bytes: 3328868
enp130s0f0_rx_packets_phy: 253411
enp130s0f1_rx_packets_phy: 265052
enp4s0f0_rx_packets_phy: 180389
enp4s0f1_rx_packets_phy: 144214
Total_rx_packets_phy: 843066


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.99        Core1: 151.41        
Core2: 45.65        Core3: 177.44        
Core4: 20.65        Core5: 165.14        
Core6: 35.19        Core7: 186.10        
Core8: 32.93        Core9: 99.41        
Core10: 41.49        Core11: 192.90        
Core12: 34.62        Core13: 155.13        
Core14: 38.26        Core15: 216.40        
Core16: 42.35        Core17: 152.76        
Core18: 44.56        Core19: 164.60        
Core20: 44.29        Core21: 175.58        
Core22: 44.55        Core23: 164.30        
Core24: 43.86        Core25: 184.74        
Core26: 27.73        Core27: 172.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.40
Socket1: 168.93
DDR read Latency(ns)
Socket0: 43881.26
Socket1: 192.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 49.45        Core1: 151.01        
Core2: 47.10        Core3: 178.37        
Core4: 24.08        Core5: 166.43        
Core6: 42.37        Core7: 188.74        
Core8: 31.81        Core9: 95.13        
Core10: 28.82        Core11: 194.05        
Core12: 30.72        Core13: 156.24        
Core14: 35.92        Core15: 219.62        
Core16: 48.69        Core17: 158.30        
Core18: 42.48        Core19: 165.31        
Core20: 35.01        Core21: 177.06        
Core22: 33.08        Core23: 165.36        
Core24: 20.06        Core25: 185.82        
Core26: 36.71        Core27: 174.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.98
Socket1: 170.41
DDR read Latency(ns)
Socket0: 47645.53
Socket1: 191.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.00        Core1: 150.80        
Core2: 47.22        Core3: 178.21        
Core4: 44.61        Core5: 166.29        
Core6: 48.58        Core7: 183.47        
Core8: 51.58        Core9: 95.88        
Core10: 49.51        Core11: 193.68        
Core12: 37.73        Core13: 155.67        
Core14: 56.40        Core15: 218.78        
Core16: 48.52        Core17: 158.06        
Core18: 50.38        Core19: 165.26        
Core20: 52.76        Core21: 177.22        
Core22: 54.86        Core23: 164.98        
Core24: 45.71        Core25: 185.27        
Core26: 52.38        Core27: 175.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 47.71
Socket1: 170.04
DDR read Latency(ns)
Socket0: 52186.05
Socket1: 191.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 49.70        Core1: 151.34        
Core2: 48.64        Core3: 178.33        
Core4: 44.20        Core5: 166.13        
Core6: 38.61        Core7: 189.89        
Core8: 20.44        Core9: 96.97        
Core10: 25.13        Core11: 195.73        
Core12: 36.05        Core13: 156.23        
Core14: 35.57        Core15: 215.40        
Core16: 50.28        Core17: 158.79        
Core18: 41.66        Core19: 165.42        
Core20: 40.23        Core21: 178.00        
Core22: 40.04        Core23: 165.13        
Core24: 45.03        Core25: 185.47        
Core26: 43.38        Core27: 174.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.74
Socket1: 170.47
DDR read Latency(ns)
Socket0: 48105.32
Socket1: 191.37
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12776
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6023 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14454931758; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14454949638; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7227476712; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7227476712; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7227631022; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7227631022; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6022986499; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4318013; Consumed Joules: 263.55; Watts: 43.76; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 687448; Consumed DRAM Joules: 10.52; DRAM Watts: 1.75
S1P0; QPIClocks: 14455024478; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14455033682; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7227625878; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7227625878; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7227524524; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7227524524; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6023081452; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7099779; Consumed Joules: 433.34; Watts: 71.95; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1706901; Consumed DRAM Joules: 26.12; DRAM Watts: 4.34
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 331e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.33   0.01    0.60     131 K    780 K    0.83    0.13    0.00    0.02     4480        3        1     69
   1    1     0.09   0.07   1.20    1.20      41 M     49 M    0.16    0.20    0.05    0.05     4704     3400       12     56
   2    0     0.00   0.46   0.01    0.60      78 K    459 K    0.83    0.23    0.00    0.01     1120        1        5     68
   3    1     0.06   0.05   1.20    1.20      39 M     46 M    0.15    0.19    0.06    0.08     1344      809       16     55
   4    0     0.02   1.49   0.01    0.76      56 K    314 K    0.82    0.34    0.00    0.00     1512        4        1     69
   5    1     0.05   0.04   1.20    1.20      43 M     49 M    0.12    0.19    0.08    0.09     5096     3491        8     55
   6    0     0.00   0.34   0.01    0.60     141 K   1011 K    0.86    0.07    0.00    0.02      840        5        4     69
   7    1     0.08   0.09   0.90    1.20      22 M     28 M    0.20    0.23    0.03    0.03      280      540       26     56
   8    0     0.01   0.42   0.01    0.60     131 K    904 K    0.85    0.11    0.00    0.02     1344        7        3     69
   9    1     0.08   0.39   0.20    0.65    2098 K   3633 K    0.42    0.36    0.00    0.00      112       46        5     56
  10    0     0.00   0.30   0.01    0.60      39 K    339 K    0.88    0.11    0.00    0.02      840        2        1     67
  11    1     0.06   0.07   0.79    1.20      21 M     26 M    0.21    0.20    0.04    0.05      280      414        5     55
  12    0     0.00   0.35   0.00    0.60      28 K    250 K    0.89    0.16    0.00    0.02      336        2        0     69
  13    1     0.03   0.03   1.20    1.20      42 M     49 M    0.14    0.19    0.13    0.16     5488     2871        1     54
  14    0     0.00   0.31   0.00    0.60      18 K    171 K    0.89    0.23    0.00    0.01      504        2        0     69
  15    1     0.05   0.06   0.77    1.20      19 M     24 M    0.20    0.25    0.04    0.05      336      476        3     54
  16    0     0.00   0.35   0.00    0.60      22 K    189 K    0.88    0.22    0.00    0.01      168        2        0     69
  17    1     0.05   0.04   1.20    1.20      40 M     47 M    0.13    0.20    0.08    0.09     4312     2709        6     55
  18    0     0.01   1.37   0.01    0.71      47 K    227 K    0.79    0.35    0.00    0.00     3640        7        1     70
  19    1     0.02   0.02   1.20    1.20      44 M     50 M    0.13    0.19    0.18    0.20     4368     3565        3     55
  20    0     0.09   1.26   0.07    1.09     115 K   1099 K    0.89    0.59    0.00    0.00     6104       32        4     70
  21    1     0.06   0.06   0.88    1.20      26 M     32 M    0.19    0.21    0.05    0.06      336      786        5     56
  22    0     0.00   0.53   0.01    0.60      51 K    251 K    0.80    0.35    0.00    0.01     4816        7        1     70
  23    1     0.03   0.02   1.20    1.20      43 M     49 M    0.13    0.19    0.17    0.19     3864     3317        4     55
  24    0     0.00   0.41   0.01    0.60      20 K    194 K    0.89    0.27    0.00    0.01      616        1        1     70
  25    1     0.05   0.06   0.89    1.20      25 M     31 M    0.19    0.21    0.05    0.06      504      706        2     56
  26    0     0.00   0.45   0.01    0.60      24 K    233 K    0.90    0.30    0.00    0.01     1064        1        1     69
  27    1     0.07   0.07   0.95    1.20      26 M     32 M    0.18    0.24    0.04    0.05      448      703        8     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.86   0.01    0.75     907 K   6428 K    0.86    0.30    0.00    0.00    27384       76       21     61
 SKT    1     0.06   0.06   0.99    1.19     440 M    523 M    0.16    0.21    0.06    0.07    31472    23833      104     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.07   0.50    1.18     441 M    529 M    0.17    0.21    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 9418 M ; Active cycles:  141 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 42.31 %

 C1 core residency: 10.31 %; C3 core residency: 0.77 %; C6 core residency: 46.62 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.07 => corresponds to 1.66 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.83 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       14 G     14 G   |   15%    15%   
 SKT    1     6073 M   6068 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   41 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.31     0.16     219.70       8.80         206.24
 SKT   1    39.70    38.42     364.75      21.71         379.16
---------------------------------------------------------------------------------------------------------------
       *    40.02    38.58     584.45      30.51         379.93
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 34f4
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7911.10 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7729.32 --|
|-- Mem Ch  2: Reads (MB/s):    63.33 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    32.28 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    63.33 --||-- NODE 1 Mem Read (MB/s) :  7911.10 --|
|-- NODE 0 Mem Write(MB/s) :    32.28 --||-- NODE 1 Mem Write(MB/s) :  7729.32 --|
|-- NODE 0 P. Write (T/s):      31145 --||-- NODE 1 P. Write (T/s):     106567 --|
|-- NODE 0 Memory (MB/s):       95.61 --||-- NODE 1 Memory (MB/s):    15640.42 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7974.43                --|
            |--                System Write Throughput(MB/s):       7761.60                --|
            |--               System Memory Throughput(MB/s):      15736.03                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 362c
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     201 K       119 K  5045 K  2392 K     50 M     0     768  
 1     192 K        42 K    16 M   143 M     69 M     0     530 K
-----------------------------------------------------------------------
 *     394 K       161 K    21 M   146 M    120 M     0     531 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.48        Core1: 170.69        
Core2: 49.42        Core3: 177.09        
Core4: 44.33        Core5: 169.93        
Core6: 35.63        Core7: 198.74        
Core8: 36.48        Core9: 86.81        
Core10: 33.98        Core11: 237.16        
Core12: 37.08        Core13: 167.83        
Core14: 19.34        Core15: 230.56        
Core16: 42.25        Core17: 167.10        
Core18: 42.41        Core19: 163.09        
Core20: 41.59        Core21: 163.40        
Core22: 42.55        Core23: 166.08        
Core24: 32.38        Core25: 181.73        
Core26: 41.03        Core27: 175.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.47
Socket1: 176.70
DDR read Latency(ns)
Socket0: 43332.50
Socket1: 188.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.31        Core1: 173.27        
Core2: 34.45        Core3: 177.81        
Core4: 30.47        Core5: 172.26        
Core6: 39.71        Core7: 193.50        
Core8: 44.52        Core9: 84.02        
Core10: 43.79        Core11: 249.31        
Core12: 40.30        Core13: 170.15        
Core14: 41.06        Core15: 241.46        
Core16: 42.32        Core17: 170.37        
Core18: 18.01        Core19: 164.23        
Core20: 36.43        Core21: 160.27        
Core22: 42.76        Core23: 167.23        
Core24: 39.92        Core25: 182.41        
Core26: 27.37        Core27: 177.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.69
Socket1: 178.94
DDR read Latency(ns)
Socket0: 44496.23
Socket1: 190.65
irq_total: 115492.517577002
cpu_total: 42.07
cpu_0: 1.73
cpu_1: 100.00
cpu_2: 1.26
cpu_3: 100.00
cpu_4: 0.80
cpu_5: 100.00
cpu_6: 0.73
cpu_7: 86.45
cpu_8: 0.60
cpu_9: 17.14
cpu_10: 0.40
cpu_11: 60.40
cpu_12: 0.40
cpu_13: 100.00
cpu_14: 0.73
cpu_15: 61.66
cpu_16: 2.06
cpu_17: 100.00
cpu_18: 3.59
cpu_19: 100.00
cpu_20: 1.40
cpu_21: 89.24
cpu_22: 1.53
cpu_23: 100.00
cpu_24: 1.73
cpu_25: 70.76
cpu_26: 1.73
cpu_27: 73.62
enp130s0f0_rx_bytes_phy: 2210460601
enp130s0f1_rx_bytes_phy: 2124839772
enp4s0f0_rx_bytes_phy: 1812068411
enp4s0f1_rx_bytes_phy: 1467776273
Total_rx_bytes_phy: 7615145057
enp130s0f0_tx_packets_phy: 37677
enp130s0f1_tx_packets_phy: 36467
enp4s0f0_tx_packets_phy: 32172
enp4s0f1_tx_packets_phy: 45329
Total_tx_packets_phy: 151645
enp130s0f0_tx_packets: 15072
enp130s0f1_tx_packets: 14381
enp4s0f0_tx_packets: 5810
enp4s0f1_tx_packets: 18904
Total_tx_packets: 54167
enp130s0f0_tx_bytes_phy: 2502108
enp130s0f1_tx_bytes_phy: 2420182
enp4s0f0_tx_bytes_phy: 2093898
enp4s0f1_tx_bytes_phy: 3014512
Total_tx_bytes_phy: 10030700
enp130s0f0_rx_packets_phy: 248466
enp130s0f1_rx_packets_phy: 238826
enp4s0f0_rx_packets_phy: 200945
enp4s0f1_rx_packets_phy: 162846
Total_rx_packets_phy: 851083
enp130s0f0_rx_bytes: 2195981593
enp130s0f1_rx_bytes: 2111179413
enp4s0f0_rx_bytes: 1804502873
enp4s0f1_rx_bytes: 1461160672
Total_rx_bytes: 7572824551
enp130s0f0_rx_packets: 248464
enp130s0f1_rx_packets: 238835
enp4s0f0_rx_packets: 200949
enp4s0f1_rx_packets: 162842
Total_rx_packets: 851090
enp130s0f0_tx_bytes: 995078
enp130s0f1_tx_bytes: 949159
enp4s0f0_tx_bytes: 383523
enp4s0f1_tx_bytes: 1247674
Total_tx_bytes: 3575434


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.43        Core1: 172.07        
Core2: 41.47        Core3: 177.38        
Core4: 33.41        Core5: 171.06        
Core6: 28.26        Core7: 192.87        
Core8: 39.04        Core9: 87.85        
Core10: 32.78        Core11: 248.02        
Core12: 36.36        Core13: 168.59        
Core14: 36.56        Core15: 236.12        
Core16: 42.00        Core17: 168.81        
Core18: 24.43        Core19: 165.52        
Core20: 32.86        Core21: 161.85        
Core22: 20.25        Core23: 166.13        
Core24: 42.58        Core25: 182.45        
Core26: 38.83        Core27: 175.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.26
Socket1: 177.81
DDR read Latency(ns)
Socket0: 41301.29
Socket1: 189.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.37        Core1: 174.07        
Core2: 38.60        Core3: 178.53        
Core4: 25.75        Core5: 173.50        
Core6: 27.76        Core7: 191.57        
Core8: 32.86        Core9: 85.92        
Core10: 43.82        Core11: 253.42        
Core12: 38.96        Core13: 171.25        
Core14: 42.86        Core15: 242.03        
Core16: 41.32        Core17: 171.07        
Core18: 17.20        Core19: 164.90        
Core20: 32.23        Core21: 159.98        
Core22: 22.98        Core23: 167.24        
Core24: 39.31        Core25: 183.04        
Core26: 37.56        Core27: 177.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.56
Socket1: 179.71
DDR read Latency(ns)
Socket0: 44163.82
Socket1: 188.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.21        Core1: 174.67        
Core2: 46.31        Core3: 178.62        
Core4: 25.55        Core5: 174.10        
Core6: 37.07        Core7: 191.40        
Core8: 34.58        Core9: 86.55        
Core10: 31.13        Core11: 254.27        
Core12: 45.55        Core13: 171.89        
Core14: 46.52        Core15: 246.45        
Core16: 46.57        Core17: 171.67        
Core18: 31.40        Core19: 166.22        
Core20: 46.40        Core21: 160.80        
Core22: 45.08        Core23: 167.63        
Core24: 42.96        Core25: 183.50        
Core26: 39.01        Core27: 177.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.56
Socket1: 180.44
DDR read Latency(ns)
Socket0: 46214.76
Socket1: 190.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.97        Core1: 173.64        
Core2: 38.99        Core3: 178.32        
Core4: 37.56        Core5: 172.06        
Core6: 36.79        Core7: 193.39        
Core8: 48.93        Core9: 84.13        
Core10: 42.39        Core11: 252.07        
Core12: 40.93        Core13: 170.01        
Core14: 46.16        Core15: 237.86        
Core16: 44.33        Core17: 170.41        
Core18: 44.21        Core19: 165.26        
Core20: 19.99        Core21: 159.12        
Core22: 42.41        Core23: 167.46        
Core24: 31.82        Core25: 183.17        
Core26: 37.10        Core27: 178.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.99
Socket1: 179.03
DDR read Latency(ns)
Socket0: 45690.54
Socket1: 190.80
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14486
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6013 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14440368766; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14440378770; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7220192923; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7220192923; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7220312884; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7220312884; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6016896133; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4332674; Consumed Joules: 264.45; Watts: 43.98; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 689395; Consumed DRAM Joules: 10.55; DRAM Watts: 1.75
S1P0; QPIClocks: 14440360642; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14440368682; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7220300648; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7220300648; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7220195714; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7220195714; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6016156358; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7206693; Consumed Joules: 439.86; Watts: 73.15; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1700867; Consumed DRAM Joules: 26.02; DRAM Watts: 4.33
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 39cf
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.31   0.01    0.60      97 K    680 K    0.86    0.12    0.00    0.02     1904        2        0     70
   1    1     0.04   0.04   1.20    1.20      38 M     44 M    0.13    0.23    0.09    0.10     4704     3384        9     56
   2    0     0.00   0.47   0.01    0.60      57 K    484 K    0.88    0.23    0.00    0.01      840        2        1     68
   3    1     0.03   0.03   1.20    1.20      38 M     45 M    0.14    0.19    0.12    0.14     1512     1624       30     55
   4    0     0.00   0.61   0.01    0.60      49 K    319 K    0.84    0.33    0.00    0.01     2128        4        3     70
   5    1     0.05   0.04   1.20    1.20      39 M     45 M    0.12    0.19    0.08    0.09     4256     3028        4     56
   6    0     0.00   0.42   0.01    0.60      66 K    590 K    0.89    0.13    0.00    0.02      672        8        2     69
   7    1     0.06   0.05   1.16    1.20      35 M     41 M    0.15    0.23    0.06    0.07      728     1449       25     55
   8    0     0.00   0.41   0.01    0.60      39 K    353 K    0.89    0.16    0.00    0.01      504        0        1     68
   9    1     0.06   0.39   0.15    0.63    1459 K   2928 K    0.50    0.39    0.00    0.00       56       67       14     56
  10    0     0.00   0.40   0.01    0.60      80 K    708 K    0.89    0.14    0.00    0.02      504        5        1     68
  11    1     0.06   0.07   0.87    1.20      19 M     24 M    0.21    0.29    0.03    0.04      672     1339        6     55
  12    0     0.01   0.41   0.01    0.60     128 K   1118 K    0.88    0.13    0.00    0.02      672        2        3     69
  13    1     0.02   0.02   1.20    1.20      41 M     47 M    0.13    0.19    0.16    0.19     3584     3625        2     54
  14    0     0.00   0.45   0.00    0.60      40 K    283 K    0.86    0.18    0.00    0.01     1344        3        0     69
  15    1     0.07   0.08   0.88    1.20      19 M     24 M    0.22    0.32    0.03    0.04      392     1321        4     54
  16    0     0.00   0.40   0.01    0.60      97 K    876 K    0.89    0.12    0.00    0.02      616        3        5     69
  17    1     0.06   0.05   1.20    1.20      38 M     44 M    0.14    0.21    0.06    0.07     3136     3119       11     55
  18    0     0.00   0.37   0.01    0.60      38 K    399 K    0.90    0.12    0.00    0.02     2800        6        2     69
  19    1     0.07   0.05   1.20    1.20      35 M     41 M    0.15    0.25    0.05    0.06     3304     2897       12     56
  20    0     0.01   1.45   0.01    0.71      29 K    268 K    0.89    0.27    0.00    0.00     3024        5        1     70
  21    1     0.09   0.07   1.20    1.20      33 M     41 M    0.20    0.29    0.04    0.05     1176     1106       22     55
  22    0     0.00   0.41   0.00    0.60      22 K    213 K    0.90    0.22    0.00    0.01      728        2        0     70
  23    1     0.04   0.04   1.20    1.20      37 M     44 M    0.15    0.22    0.08    0.10     3528     3077       25     55
  24    0     0.07   1.53   0.05    1.01     107 K    775 K    0.86    0.55    0.00    0.00     6104       16        3     70
  25    1     0.03   0.03   0.88    1.20      23 M     29 M    0.18    0.22    0.08    0.09     2464     1568        1     55
  26    0     0.03   1.00   0.03    1.01      83 K    653 K    0.87    0.55    0.00    0.00     5992       16        1     69
  27    1     0.04   0.03   1.15    1.20      36 M     42 M    0.14    0.21    0.09    0.11     1848     1898        4     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.87   0.01    0.74     936 K   7727 K    0.88    0.28    0.00    0.01    27832       74       22     61
 SKT    1     0.05   0.05   1.05    1.19     440 M    521 M    0.16    0.23    0.06    0.07    31360    29502      169     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.06   0.53    1.18     441 M    529 M    0.17    0.23    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8888 M ; Active cycles:  151 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 44.82 %

 C1 core residency: 8.28 %; C3 core residency: 0.25 %; C6 core residency: 46.66 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.47 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.78 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       16 G     16 G   |   16%    16%   
 SKT    1     6198 M   6192 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   45 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.36     0.18     225.03       9.01         205.43
 SKT   1    39.18    38.87     369.40      21.75         410.45
---------------------------------------------------------------------------------------------------------------
       *    39.54    39.05     594.43      30.76         406.99
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3ba5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8000.55 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7679.74 --|
|-- Mem Ch  2: Reads (MB/s):    78.74 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    42.98 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    78.74 --||-- NODE 1 Mem Read (MB/s) :  8000.55 --|
|-- NODE 0 Mem Write(MB/s) :    42.98 --||-- NODE 1 Mem Write(MB/s) :  7679.74 --|
|-- NODE 0 P. Write (T/s):      31159 --||-- NODE 1 P. Write (T/s):      99942 --|
|-- NODE 0 Memory (MB/s):      121.73 --||-- NODE 1 Memory (MB/s):    15680.29 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       8079.29                --|
            |--                System Write Throughput(MB/s):       7722.72                --|
            |--               System Memory Throughput(MB/s):      15802.01                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3cdb
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     235 K        58 K  4664 K  2287 K     52 M     0     528  
 1     193 K        52 K    15 M   147 M     66 M     0     496 K
-----------------------------------------------------------------------
 *     428 K       111 K    20 M   150 M    118 M     0     497 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.99        Core1: 156.72        
Core2: 43.92        Core3: 167.56        
Core4: 32.21        Core5: 144.25        
Core6: 42.19        Core7: 201.41        
Core8: 42.47        Core9: 95.31        
Core10: 46.82        Core11: 176.76        
Core12: 42.24        Core13: 159.48        
Core14: 34.32        Core15: 168.28        
Core16: 32.44        Core17: 157.84        
Core18: 30.94        Core19: 157.34        
Core20: 41.43        Core21: 172.23        
Core22: 44.95        Core23: 160.24        
Core24: 43.19        Core25: 185.48        
Core26: 18.06        Core27: 185.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.07
Socket1: 164.78
DDR read Latency(ns)
Socket0: 33175.48
Socket1: 192.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.21        Core1: 156.38        
Core2: 38.37        Core3: 167.27        
Core4: 18.66        Core5: 144.59        
Core6: 31.07        Core7: 204.20        
Core8: 32.90        Core9: 88.40        
Core10: 30.52        Core11: 180.22        
Core12: 41.01        Core13: 159.57        
Core14: 42.67        Core15: 166.66        
Core16: 26.43        Core17: 156.58        
Core18: 26.37        Core19: 157.11        
Core20: 31.94        Core21: 171.81        
Core22: 33.02        Core23: 160.57        
Core24: 44.06        Core25: 185.04        
Core26: 43.78        Core27: 186.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.90
Socket1: 165.00
DDR read Latency(ns)
Socket0: 36796.08
Socket1: 194.23
irq_total: 107314.666529587
cpu_total: 39.54
cpu_0: 2.06
cpu_1: 100.00
cpu_2: 2.66
cpu_3: 100.00
cpu_4: 1.80
cpu_5: 100.00
cpu_6: 1.46
cpu_7: 54.52
cpu_8: 0.93
cpu_9: 10.44
cpu_10: 0.86
cpu_11: 65.23
cpu_12: 1.00
cpu_13: 100.00
cpu_14: 0.60
cpu_15: 55.32
cpu_16: 0.66
cpu_17: 100.00
cpu_18: 0.53
cpu_19: 100.00
cpu_20: 0.60
cpu_21: 78.06
cpu_22: 0.53
cpu_23: 100.00
cpu_24: 3.52
cpu_25: 61.37
cpu_26: 1.20
cpu_27: 63.96
enp130s0f0_rx_packets: 246249
enp130s0f1_rx_packets: 261186
enp4s0f0_rx_packets: 183741
enp4s0f1_rx_packets: 151448
Total_rx_packets: 842624
enp130s0f0_tx_packets_phy: 37522
enp130s0f1_tx_packets_phy: 39499
enp4s0f0_tx_packets_phy: 38041
enp4s0f1_tx_packets_phy: 38454
Total_tx_packets_phy: 153516
enp130s0f0_tx_bytes: 947764
enp130s0f1_tx_bytes: 957484
enp4s0f0_tx_bytes: 832118
enp4s0f1_tx_bytes: 880116
Total_tx_bytes: 3617482
enp130s0f0_rx_bytes_phy: 2191549206
enp130s0f1_rx_bytes_phy: 2324759325
enp4s0f0_rx_bytes_phy: 1656860374
enp4s0f1_rx_bytes_phy: 1365598878
Total_rx_bytes_phy: 7538767783
enp130s0f0_rx_packets_phy: 246253
enp130s0f1_rx_packets_phy: 261196
enp4s0f0_rx_packets_phy: 183742
enp4s0f1_rx_packets_phy: 151447
Total_rx_packets_phy: 842638
enp130s0f0_tx_bytes_phy: 2487794
enp130s0f1_tx_bytes_phy: 2615014
enp4s0f0_tx_bytes_phy: 2510283
enp4s0f1_tx_bytes_phy: 2541115
Total_tx_bytes_phy: 10154206
enp130s0f0_tx_packets: 14356
enp130s0f1_tx_packets: 14507
enp4s0f0_tx_packets: 12607
enp4s0f1_tx_packets: 13335
Total_tx_packets: 54805
enp130s0f0_rx_bytes: 2177159895
enp130s0f1_rx_bytes: 2309637202
enp4s0f0_rx_bytes: 1652807478
enp4s0f1_rx_bytes: 1362398053
Total_rx_bytes: 7502002628


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.27        Core1: 157.52        
Core2: 51.07        Core3: 167.62        
Core4: 24.02        Core5: 144.01        
Core6: 32.44        Core7: 200.41        
Core8: 37.65        Core9: 94.13        
Core10: 37.58        Core11: 178.39        
Core12: 42.63        Core13: 159.63        
Core14: 41.26        Core15: 167.84        
Core16: 37.92        Core17: 158.19        
Core18: 29.52        Core19: 158.46        
Core20: 50.15        Core21: 171.86        
Core22: 46.03        Core23: 160.10        
Core24: 38.95        Core25: 184.26        
Core26: 39.88        Core27: 185.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.58
Socket1: 164.88
DDR read Latency(ns)
Socket0: 35462.23
Socket1: 195.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.32        Core1: 159.15        
Core2: 46.02        Core3: 168.33        
Core4: 35.30        Core5: 146.52        
Core6: 18.73        Core7: 206.44        
Core8: 37.79        Core9: 88.49        
Core10: 36.03        Core11: 196.23        
Core12: 40.73        Core13: 163.21        
Core14: 37.35        Core15: 169.43        
Core16: 33.92        Core17: 158.18        
Core18: 22.26        Core19: 160.18        
Core20: 33.55        Core21: 166.94        
Core22: 35.42        Core23: 163.71        
Core24: 39.60        Core25: 186.50        
Core26: 32.18        Core27: 191.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.96
Socket1: 168.41
DDR read Latency(ns)
Socket0: 36189.29
Socket1: 195.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 49.91        Core1: 158.79        
Core2: 49.39        Core3: 167.81        
Core4: 49.78        Core5: 144.97        
Core6: 36.68        Core7: 207.05        
Core8: 40.96        Core9: 85.18        
Core10: 38.67        Core11: 180.07        
Core12: 41.13        Core13: 161.06        
Core14: 43.14        Core15: 166.36        
Core16: 47.58        Core17: 155.30        
Core18: 52.39        Core19: 158.39        
Core20: 52.18        Core21: 172.85        
Core22: 46.05        Core23: 162.04        
Core24: 45.79        Core25: 185.99        
Core26: 45.89        Core27: 186.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 44.38
Socket1: 166.09
DDR read Latency(ns)
Socket0: 39255.48
Socket1: 195.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.91        Core1: 155.64        
Core2: 41.05        Core3: 166.67        
Core4: 37.53        Core5: 143.65        
Core6: 26.95        Core7: 203.71        
Core8: 51.73        Core9: 87.92        
Core10: 42.25        Core11: 175.11        
Core12: 43.37        Core13: 158.91        
Core14: 19.23        Core15: 166.81        
Core16: 34.56        Core17: 156.30        
Core18: 35.60        Core19: 157.62        
Core20: 35.42        Core21: 172.13        
Core22: 37.49        Core23: 159.66        
Core24: 42.54        Core25: 184.02        
Core26: 39.85        Core27: 185.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.67
Socket1: 164.18
DDR read Latency(ns)
Socket0: 37610.26
Socket1: 195.14
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16196
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6011 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14431199010; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14431206438; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7215609438; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7215609438; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7215744136; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7215744136; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6013064676; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4317131; Consumed Joules: 263.50; Watts: 43.84; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 694313; Consumed DRAM Joules: 10.62; DRAM Watts: 1.77
S1P0; QPIClocks: 14431204030; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14431210790; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7215710050; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7215710050; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7215613388; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7215613388; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6012190370; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7003466; Consumed Joules: 427.46; Watts: 71.11; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1691735; Consumed DRAM Joules: 25.88; DRAM Watts: 4.31
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 407a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   1.08   0.02    0.70     131 K    846 K    0.84    0.18    0.00    0.00     5544        3        2     70
   1    1     0.11   0.09   1.20    1.20      36 M     44 M    0.16    0.21    0.03    0.04     4536     3094       32     55
   2    0     0.00   0.43   0.01    0.60      82 K    506 K    0.84    0.16    0.00    0.01     1792        2        0     68
   3    1     0.06   0.05   1.20    1.20      41 M     49 M    0.15    0.17    0.06    0.07     1344      713       16     55
   4    0     0.01   1.37   0.01    0.75      45 K    256 K    0.82    0.33    0.00    0.00     1120        2        0     70
   5    1     0.09   0.08   1.20    1.20      41 M     49 M    0.16    0.18    0.04    0.05     4256     3162        1     56
   6    0     0.04   1.13   0.03    0.99      86 K    637 K    0.86    0.56    0.00    0.00     4816       25        1     69
   7    1     0.04   0.05   0.69    1.15      21 M     26 M    0.20    0.25    0.05    0.07      448      553       27     56
   8    0     0.02   1.00   0.02    0.98      49 K    416 K    0.88    0.52    0.00    0.00     2856        9        1     68
   9    1     0.04   0.38   0.10    0.62     913 K   1765 K    0.48    0.32    0.00    0.00        0       18        7     57
  10    0     0.00   0.48   0.01    0.60      23 K    206 K    0.89    0.31    0.00    0.01     2744        4        3     67
  11    1     0.08   0.10   0.81    1.20      21 M     27 M    0.21    0.26    0.03    0.04      504      557        5     55
  12    0     0.01   0.80   0.02    0.97      46 K    394 K    0.88    0.50    0.00    0.00     2016       10        0     69
  13    1     0.05   0.04   1.20    1.20      44 M     52 M    0.14    0.19    0.08    0.10     3976     3611       95     54
  14    0     0.00   0.44   0.00    0.60      18 K    158 K    0.88    0.27    0.00    0.01     1232        1        1     69
  15    1     0.04   0.05   0.71    1.19      23 M     29 M    0.20    0.18    0.06    0.08      448      294        5     55
  16    0     0.00   0.40   0.01    0.60      59 K    431 K    0.86    0.17    0.00    0.02      784        2        2     69
  17    1     0.07   0.06   1.20    1.20      41 M     49 M    0.15    0.24    0.05    0.06     5432     3399       11     55
  18    0     0.00   0.33   0.01    0.60     133 K    966 K    0.86    0.06    0.00    0.03      728        3       12     70
  19    1     0.04   0.04   1.20    1.20      45 M     52 M    0.15    0.21    0.10    0.11     5208     3690        5     56
  20    0     0.00   0.40   0.01    0.60      54 K    409 K    0.87    0.16    0.00    0.02      672        3        4     69
  21    1     0.08   0.08   0.97    1.20      29 M     36 M    0.20    0.23    0.04    0.04      336       70        5     56
  22    0     0.02   1.28   0.01    0.68      68 K    456 K    0.85    0.27    0.00    0.00     1176        5        3     70
  23    1     0.03   0.02   1.20    1.20      48 M     54 M    0.12    0.18    0.19    0.21     4424     3893        2     56
  24    0     0.00   0.32   0.01    0.60      46 K    372 K    0.88    0.11    0.00    0.02     1064        3        2     70
  25    1     0.03   0.04   0.78    1.20      25 M     31 M    0.17    0.18    0.08    0.10      224      819        1     56
  26    0     0.00   0.23   0.00    0.60      18 K    170 K    0.89    0.15    0.00    0.02     1176        2        1     70
  27    1     0.03   0.04   0.79    1.20      26 M     31 M    0.18    0.18    0.08    0.10      336       19        7     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.86   0.01    0.75     865 K   6228 K    0.86    0.30    0.00    0.00    27720       74       32     61
 SKT    1     0.06   0.06   0.95    1.19     449 M    537 M    0.16    0.20    0.06    0.07    31472    23892      219     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.07   0.48    1.18     450 M    543 M    0.17    0.20    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 9624 M ; Active cycles:  137 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 40.56 %

 C1 core residency: 11.78 %; C3 core residency: 1.12 %; C6 core residency: 46.55 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.07 => corresponds to 1.75 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.84 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       15 G     15 G   |   15%    15%   
 SKT    1     6143 M   6140 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   42 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.40     0.22     226.30       9.10         205.15
 SKT   1    40.03    38.45     359.78      21.54         390.48
---------------------------------------------------------------------------------------------------------------
       *    40.42    38.66     586.07      30.64         385.63
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4252
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7843.78 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7743.40 --|
|-- Mem Ch  2: Reads (MB/s):    57.36 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    25.73 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    57.36 --||-- NODE 1 Mem Read (MB/s) :  7843.78 --|
|-- NODE 0 Mem Write(MB/s) :    25.73 --||-- NODE 1 Mem Write(MB/s) :  7743.40 --|
|-- NODE 0 P. Write (T/s):      31139 --||-- NODE 1 P. Write (T/s):     103641 --|
|-- NODE 0 Memory (MB/s):       83.08 --||-- NODE 1 Memory (MB/s):    15587.17 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7901.14                --|
            |--                System Write Throughput(MB/s):       7769.12                --|
            |--               System Memory Throughput(MB/s):      15670.26                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4388
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     235 K       108 K  4155 K  2088 K     57 M     0     696  
 1     184 K        30 K    15 M   145 M     62 M     0     515 K
-----------------------------------------------------------------------
 *     419 K       138 K    19 M   147 M    120 M     0     516 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.96        Core1: 157.13        
Core2: 39.77        Core3: 153.36        
Core4: 34.90        Core5: 175.50        
Core6: 35.36        Core7: 189.11        
Core8: 32.40        Core9: 91.44        
Core10: 37.13        Core11: 255.28        
Core12: 39.86        Core13: 173.73        
Core14: 47.68        Core15: 253.53        
Core16: 32.11        Core17: 176.53        
Core18: 30.43        Core19: 146.33        
Core20: 48.04        Core21: 178.31        
Core22: 40.64        Core23: 175.37        
Core24: 43.84        Core25: 198.20        
Core26: 35.55        Core27: 188.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.25
Socket1: 182.06
DDR read Latency(ns)
Socket0: 47824.56
Socket1: 186.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.23        Core1: 158.32        
Core2: 39.82        Core3: 151.29        
Core4: 35.77        Core5: 178.05        
Core6: 30.96        Core7: 190.16        
Core8: 31.96        Core9: 88.48        
Core10: 36.56        Core11: 260.97        
Core12: 35.85        Core13: 174.98        
Core14: 18.54        Core15: 253.51        
Core16: 27.80        Core17: 176.35        
Core18: 31.93        Core19: 146.75        
Core20: 37.24        Core21: 179.08        
Core22: 29.92        Core23: 176.24        
Core24: 34.13        Core25: 195.92        
Core26: 39.14        Core27: 188.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.04
Socket1: 183.12
DDR read Latency(ns)
Socket0: 46896.28
Socket1: 189.24
irq_total: 112583.34421807
cpu_total: 44.46
cpu_0: 2.39
cpu_1: 100.00
cpu_2: 1.33
cpu_3: 100.00
cpu_4: 1.26
cpu_5: 100.00
cpu_6: 1.46
cpu_7: 98.60
cpu_8: 1.13
cpu_9: 7.65
cpu_10: 1.60
cpu_11: 75.47
cpu_12: 2.26
cpu_13: 100.00
cpu_14: 2.19
cpu_15: 71.28
cpu_16: 1.20
cpu_17: 100.00
cpu_18: 0.66
cpu_19: 100.00
cpu_20: 0.53
cpu_21: 93.35
cpu_22: 0.47
cpu_23: 100.00
cpu_24: 0.53
cpu_25: 88.56
cpu_26: 0.33
cpu_27: 92.89
enp130s0f0_tx_bytes_phy: 2299689
enp130s0f1_tx_bytes_phy: 2043244
enp4s0f0_tx_bytes_phy: 2393857
enp4s0f1_tx_bytes_phy: 3240668
Total_tx_bytes_phy: 9977458
enp130s0f0_rx_packets: 240215
enp130s0f1_rx_packets: 210312
enp4s0f0_rx_packets: 217250
enp4s0f1_rx_packets: 179478
Total_rx_packets: 847255
enp130s0f0_tx_bytes: 942667
enp130s0f1_tx_bytes: 860738
enp4s0f0_tx_bytes: 589854
enp4s0f1_tx_bytes: 1329086
Total_tx_bytes: 3722345
enp130s0f0_tx_packets_phy: 34589
enp130s0f1_tx_packets_phy: 30703
enp4s0f0_tx_packets_phy: 36566
enp4s0f1_tx_packets_phy: 48747
Total_tx_packets_phy: 150605
enp130s0f0_rx_bytes_phy: 2136687819
enp130s0f1_rx_bytes_phy: 1870669622
enp4s0f0_rx_bytes_phy: 1956980872
enp4s0f1_rx_bytes_phy: 1615690133
Total_rx_bytes_phy: 7580028446
enp130s0f0_rx_packets_phy: 240194
enp130s0f1_rx_packets_phy: 210306
enp4s0f0_rx_packets_phy: 217267
enp4s0f1_rx_packets_phy: 179485
Total_rx_packets_phy: 847252
enp130s0f0_rx_bytes: 2122849427
enp130s0f1_rx_bytes: 1858546887
enp4s0f0_rx_bytes: 1948822301
enp4s0f1_rx_bytes: 1608229494
Total_rx_bytes: 7538448109
enp130s0f0_tx_packets: 14278
enp130s0f1_tx_packets: 13041
enp4s0f0_tx_packets: 8937
enp4s0f1_tx_packets: 20137
Total_tx_packets: 56393


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.85        Core1: 158.10        
Core2: 41.36        Core3: 152.41        
Core4: 37.76        Core5: 178.01        
Core6: 37.06        Core7: 189.80        
Core8: 18.75        Core9: 88.52        
Core10: 29.07        Core11: 262.97        
Core12: 33.97        Core13: 174.62        
Core14: 23.46        Core15: 254.39        
Core16: 31.46        Core17: 177.03        
Core18: 30.91        Core19: 148.34        
Core20: 31.53        Core21: 178.91        
Core22: 28.90        Core23: 176.38        
Core24: 29.53        Core25: 197.16        
Core26: 32.79        Core27: 188.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.87
Socket1: 183.30
DDR read Latency(ns)
Socket0: 44805.09
Socket1: 186.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.11        Core1: 158.09        
Core2: 37.65        Core3: 153.44        
Core4: 42.39        Core5: 177.69        
Core6: 17.59        Core7: 188.95        
Core8: 21.61        Core9: 88.39        
Core10: 36.48        Core11: 261.79        
Core12: 37.76        Core13: 175.12        
Core14: 36.74        Core15: 254.54        
Core16: 30.36        Core17: 177.81        
Core18: 31.22        Core19: 148.66        
Core20: 30.25        Core21: 179.33        
Core22: 29.43        Core23: 176.49        
Core24: 37.69        Core25: 197.71        
Core26: 40.24        Core27: 189.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.87
Socket1: 183.38
DDR read Latency(ns)
Socket0: 48144.71
Socket1: 188.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.96        Core1: 157.45        
Core2: 33.77        Core3: 152.87        
Core4: 32.78        Core5: 174.93        
Core6: 19.93        Core7: 190.36        
Core8: 32.50        Core9: 89.14        
Core10: 18.65        Core11: 259.38        
Core12: 37.00        Core13: 172.62        
Core14: 36.25        Core15: 254.20        
Core16: 28.85        Core17: 175.09        
Core18: 29.23        Core19: 148.48        
Core20: 35.41        Core21: 179.00        
Core22: 34.79        Core23: 175.97        
Core24: 34.68        Core25: 198.84        
Core26: 35.59        Core27: 188.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.11
Socket1: 182.27
DDR read Latency(ns)
Socket0: 49253.64
Socket1: 190.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.71        Core1: 158.46        
Core2: 40.85        Core3: 152.16        
Core4: 32.11        Core5: 177.91        
Core6: 31.29        Core7: 189.39        
Core8: 16.64        Core9: 87.93        
Core10: 22.16        Core11: 263.33        
Core12: 34.54        Core13: 175.18        
Core14: 36.80        Core15: 256.13        
Core16: 38.24        Core17: 177.86        
Core18: 29.06        Core19: 145.38        
Core20: 27.63        Core21: 178.57        
Core22: 31.15        Core23: 176.33        
Core24: 33.39        Core25: 196.87        
Core26: 39.22        Core27: 188.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.97
Socket1: 183.24
DDR read Latency(ns)
Socket0: 48362.81
Socket1: 187.97
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17924
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6019 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14455044550; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14455058970; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7227537888; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7227537888; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7227650106; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7227650106; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6023025051; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4338459; Consumed Joules: 264.80; Watts: 43.99; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 683351; Consumed DRAM Joules: 10.46; DRAM Watts: 1.74
S1P0; QPIClocks: 14455103390; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14455111718; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7227691188; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7227691188; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7227569398; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7227569398; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6020784053; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7241914; Consumed Joules: 442.01; Watts: 73.44; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1706347; Consumed DRAM Joules: 26.11; DRAM Watts: 4.34
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4739
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.27   0.01    0.60      95 K    745 K    0.87    0.08    0.00    0.02     2576        2        2     70
   1    1     0.09   0.07   1.20    1.20      35 M     43 M    0.17    0.17    0.04    0.05     3640     2990       15     56
   2    0     0.00   0.35   0.01    0.60      98 K    539 K    0.82    0.15    0.00    0.02     3024        8        1     69
   3    1     0.11   0.09   1.20    1.20      29 M     36 M    0.18    0.28    0.03    0.03     1288      708       26     55
   4    0     0.00   0.29   0.00    0.60      16 K    170 K    0.90    0.20    0.00    0.01      448        1        0     70
   5    1     0.03   0.03   1.20    1.20      40 M     45 M    0.12    0.21    0.13    0.15     5432     3187        8     55
   6    0     0.03   1.34   0.02    0.96      54 K    409 K    0.87    0.53    0.00    0.00     3416        8        2     69
   7    1     0.04   0.04   1.18    1.20      36 M     43 M    0.15    0.20    0.08    0.10     1736     1882       10     55
   8    0     0.00   0.44   0.00    0.60      19 K    179 K    0.89    0.23    0.00    0.01     1512        2        0     68
   9    1     0.03   0.37   0.07    0.60     647 K   1473 K    0.56    0.21    0.00    0.01       56       28        1     57
  10    0     0.06   1.45   0.04    1.04      69 K    679 K    0.90    0.56    0.00    0.00     4368       15        2     67
  11    1     0.06   0.06   0.90    1.20      19 M     25 M    0.22    0.29    0.04    0.05      616     1681        3     55
  12    0     0.03   1.29   0.03    0.88      66 K    524 K    0.87    0.52    0.00    0.00     3808        9        1     69
  13    1     0.04   0.03   1.20    1.20      39 M     45 M    0.14    0.21    0.10    0.12     3360     1887        1     54
  14    0     0.00   0.58   0.01    0.60      41 K    250 K    0.83    0.34    0.00    0.01      728        1        2     69
  15    1     0.04   0.04   0.85    1.20      20 M     25 M    0.20    0.23    0.05    0.07     1176     1451        2     54
  16    0     0.00   0.57   0.01    0.60      27 K    226 K    0.88    0.35    0.00    0.01      616        1        1     69
  17    1     0.03   0.02   1.20    1.20      40 M     46 M    0.12    0.21    0.14    0.16     4200     3474        2     55
  18    0     0.00   0.45   0.00    0.60      17 K    173 K    0.90    0.27    0.00    0.01      784        1        1     70
  19    1     0.12   0.10   1.20    1.20      30 M     38 M    0.21    0.26    0.03    0.03     3080     2329       16     56
  20    0     0.00   0.39   0.01    0.60      52 K    438 K    0.88    0.15    0.00    0.02      784        4        7     70
  21    1     0.04   0.04   1.11    1.20      34 M     41 M    0.16    0.18    0.09    0.10     1120     1314        2     56
  22    0     0.00   0.36   0.01    0.60      74 K    612 K    0.88    0.09    0.00    0.02     1344        6        9     70
  23    1     0.03   0.02   1.20    1.20      39 M     45 M    0.13    0.20    0.15    0.17     3640     3013        5     55
  24    0     0.00   0.46   0.01    0.60      61 K    466 K    0.87    0.14    0.00    0.01     1400        5        7     70
  25    1     0.03   0.03   1.06    1.20      32 M     38 M    0.16    0.19    0.10    0.12     1120     1534        1     55
  26    0     0.00   0.34   0.01    0.60      90 K    719 K    0.87    0.08    0.00    0.02      560        5       15     69
  27    1     0.06   0.05   1.12    1.20      34 M     40 M    0.15    0.18    0.06    0.07      952     1544        1     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.91   0.01    0.75     786 K   6135 K    0.87    0.31    0.00    0.00    25368       68       50     61
 SKT    1     0.05   0.05   1.05    1.19     434 M    516 M    0.16    0.21    0.06    0.07    31416    27022       93     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.06   0.53    1.19     435 M    522 M    0.17    0.22    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8885 M ; Active cycles:  148 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 44.74 %

 C1 core residency: 8.28 %; C3 core residency: 0.46 %; C6 core residency: 46.52 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.49 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.79 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       16 G     15 G   |   16%    16%   
 SKT    1     5991 M   5974 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   43 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.28     0.12     220.42       8.68         198.24
 SKT   1    39.32    38.76     369.07      21.72         406.19
---------------------------------------------------------------------------------------------------------------
       *    39.60    38.88     589.49      30.39         406.10
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4901
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7928.50 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7723.40 --|
|-- Mem Ch  2: Reads (MB/s):    68.58 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    38.54 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    68.58 --||-- NODE 1 Mem Read (MB/s) :  7928.50 --|
|-- NODE 0 Mem Write(MB/s) :    38.54 --||-- NODE 1 Mem Write(MB/s) :  7723.40 --|
|-- NODE 0 P. Write (T/s):      31134 --||-- NODE 1 P. Write (T/s):     106078 --|
|-- NODE 0 Memory (MB/s):      107.12 --||-- NODE 1 Memory (MB/s):    15651.90 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7997.08                --|
            |--                System Write Throughput(MB/s):       7761.93                --|
            |--               System Memory Throughput(MB/s):      15759.02                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4a38
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     207 K       120 K  4498 K  1567 K     47 M     0     936  
 1     195 K        45 K    15 M   144 M     72 M     0     421 K
-----------------------------------------------------------------------
 *     403 K       165 K    19 M   145 M    120 M     0     422 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.08        Core1: 168.08        
Core2: 48.57        Core3: 176.81        
Core4: 38.89        Core5: 162.35        
Core6: 41.07        Core7: 255.02        
Core8: 49.12        Core9: 61.50        
Core10: 46.26        Core11: 189.99        
Core12: 44.37        Core13: 164.60        
Core14: 37.33        Core15: 212.78        
Core16: 39.44        Core17: 157.92        
Core18: 38.97        Core19: 169.40        
Core20: 45.67        Core21: 177.16        
Core22: 42.61        Core23: 168.28        
Core24: 49.21        Core25: 161.40        
Core26: 45.31        Core27: 181.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.47
Socket1: 174.95
DDR read Latency(ns)
Socket0: 43521.86
Socket1: 186.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.06        Core1: 167.68        
Core2: 33.60        Core3: 177.89        
Core4: 51.40        Core5: 165.28        
Core6: 40.42        Core7: 256.42        
Core8: 41.73        Core9: 69.93        
Core10: 41.78        Core11: 191.41        
Core12: 22.65        Core13: 166.67        
Core14: 48.77        Core15: 224.16        
Core16: 39.88        Core17: 158.29        
Core18: 42.36        Core19: 171.32        
Core20: 35.34        Core21: 180.41        
Core22: 20.12        Core23: 169.34        
Core24: 29.95        Core25: 161.34        
Core26: 34.46        Core27: 182.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 33.11
Socket1: 176.95
DDR read Latency(ns)
Socket0: 41754.96
Socket1: 190.49
irq_total: 106259.737410542
cpu_total: 41.25
cpu_0: 1.46
cpu_1: 100.00
cpu_2: 1.13
cpu_3: 100.00
cpu_4: 0.93
cpu_5: 100.00
cpu_6: 0.93
cpu_7: 56.25
cpu_8: 1.86
cpu_9: 4.32
cpu_10: 1.60
cpu_11: 70.94
cpu_12: 2.26
cpu_13: 100.00
cpu_14: 2.79
cpu_15: 65.76
cpu_16: 0.80
cpu_17: 100.00
cpu_18: 1.20
cpu_19: 100.00
cpu_20: 0.60
cpu_21: 80.78
cpu_22: 1.20
cpu_23: 100.00
cpu_24: 1.13
cpu_25: 89.69
cpu_26: 0.53
cpu_27: 68.75
enp130s0f0_tx_bytes: 905611
enp130s0f1_tx_bytes: 963807
enp4s0f0_tx_bytes: 332814
enp4s0f1_tx_bytes: 1051753
Total_tx_bytes: 3253985
enp130s0f0_rx_bytes_phy: 2201141448
enp130s0f1_rx_bytes_phy: 2253871235
enp4s0f0_rx_bytes_phy: 1790634780
enp4s0f1_rx_bytes_phy: 1361450844
Total_rx_bytes_phy: 7607098307
enp130s0f0_tx_packets: 13717
enp130s0f1_tx_packets: 14603
enp4s0f0_tx_packets: 5042
enp4s0f1_tx_packets: 15935
Total_tx_packets: 49297
enp130s0f0_rx_bytes: 2186722162
enp130s0f1_rx_bytes: 2239418888
enp4s0f0_rx_bytes: 1782968240
enp4s0f1_rx_bytes: 1355694726
Total_rx_bytes: 7564804016
enp130s0f0_tx_bytes_phy: 2460926
enp130s0f1_tx_bytes_phy: 2580142
enp4s0f0_tx_bytes_phy: 2033172
enp4s0f1_tx_bytes_phy: 2701791
Total_tx_bytes_phy: 9776031
enp130s0f0_rx_packets_phy: 247192
enp130s0f1_rx_packets_phy: 253207
enp4s0f0_rx_packets_phy: 198567
enp4s0f1_rx_packets_phy: 151023
Total_rx_packets_phy: 849989
enp130s0f0_tx_packets_phy: 37162
enp130s0f1_tx_packets_phy: 38945
enp4s0f0_tx_packets_phy: 31295
enp4s0f1_tx_packets_phy: 40721
Total_tx_packets_phy: 148123
enp130s0f0_rx_packets: 247174
enp130s0f1_rx_packets: 253220
enp4s0f0_rx_packets: 198547
enp4s0f1_rx_packets: 151021
Total_rx_packets: 849962


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 40.35        Core1: 167.23        
Core2: 43.23        Core3: 177.11        
Core4: 51.53        Core5: 163.67        
Core6: 39.90        Core7: 250.67        
Core8: 44.90        Core9: 63.22        
Core10: 22.59        Core11: 193.34        
Core12: 28.93        Core13: 165.12        
Core14: 19.80        Core15: 217.66        
Core16: 40.12        Core17: 160.23        
Core18: 41.47        Core19: 169.59        
Core20: 30.67        Core21: 179.32        
Core22: 23.38        Core23: 168.30        
Core24: 31.90        Core25: 161.15        
Core26: 30.14        Core27: 181.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.86
Socket1: 175.61
DDR read Latency(ns)
Socket0: 38605.67
Socket1: 190.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.75        Core1: 166.18        
Core2: 49.91        Core3: 176.19        
Core4: 44.46        Core5: 162.48        
Core6: 41.51        Core7: 244.42        
Core8: 45.02        Core9: 63.49        
Core10: 40.33        Core11: 190.39        
Core12: 18.02        Core13: 163.63        
Core14: 22.00        Core15: 216.55        
Core16: 39.39        Core17: 161.11        
Core18: 19.91        Core19: 168.30        
Core20: 36.88        Core21: 177.26        
Core22: 31.71        Core23: 167.18        
Core24: 34.07        Core25: 156.30        
Core26: 45.68        Core27: 181.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.30
Socket1: 173.82
DDR read Latency(ns)
Socket0: 42656.38
Socket1: 189.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.27        Core1: 166.12        
Core2: 44.33        Core3: 177.07        
Core4: 40.28        Core5: 164.05        
Core6: 20.56        Core7: 247.61        
Core8: 38.91        Core9: 61.99        
Core10: 29.16        Core11: 190.57        
Core12: 22.73        Core13: 164.81        
Core14: 39.50        Core15: 216.91        
Core16: 40.10        Core17: 158.92        
Core18: 30.93        Core19: 169.69        
Core20: 29.24        Core21: 179.91        
Core22: 36.24        Core23: 168.19        
Core24: 33.16        Core25: 160.77        
Core26: 44.50        Core27: 181.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.80
Socket1: 175.17
DDR read Latency(ns)
Socket0: 42248.37
Socket1: 189.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.46        Core1: 169.79        
Core2: 46.43        Core3: 177.56        
Core4: 49.17        Core5: 165.08        
Core6: 25.85        Core7: 249.69        
Core8: 42.32        Core9: 62.88        
Core10: 35.38        Core11: 191.07        
Core12: 46.35        Core13: 166.42        
Core14: 35.55        Core15: 221.31        
Core16: 40.07        Core17: 158.73        
Core18: 38.04        Core19: 171.35        
Core20: 45.38        Core21: 179.85        
Core22: 49.55        Core23: 169.24        
Core24: 47.83        Core25: 160.36        
Core26: 44.37        Core27: 182.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.24
Socket1: 176.64
DDR read Latency(ns)
Socket0: 43369.26
Socket1: 189.47
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 

Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19627
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14420214602; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14420229450; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210117920; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210117920; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210253995; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210253995; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008498605; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4319231; Consumed Joules: 263.62; Watts: 43.89; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 689570; Consumed DRAM Joules: 10.55; DRAM Watts: 1.76
S1P0; QPIClocks: 14420169514; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14420176106; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210205276; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210205276; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210099448; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210099448; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008534978; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7102171; Consumed Joules: 433.48; Watts: 72.17; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1703467; Consumed DRAM Joules: 26.06; DRAM Watts: 4.34
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4dd5
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.36   0.01    0.60     126 K    726 K    0.83    0.12    0.00    0.02     4144        4        2     70
   1    1     0.03   0.03   1.20    1.20      42 M     48 M    0.12    0.20    0.13    0.15     5096     3668        1     56
   2    0     0.00   0.32   0.01    0.60      74 K    451 K    0.83    0.09    0.00    0.02      784        1        0     68
   3    1     0.03   0.02   1.20    1.20      41 M     48 M    0.13    0.18    0.14    0.16     1680     1144        9     55
   4    0     0.00   0.38   0.00    0.60      20 K    183 K    0.89    0.22    0.00    0.01      280        0        0     70
   5    1     0.08   0.07   1.20    1.20      37 M     44 M    0.15    0.23    0.05    0.06     3752     3121       72     55
   6    0     0.00   0.34   0.00    0.60      15 K    144 K    0.89    0.24    0.00    0.01      728        6        0     69
   7    1     0.07   0.09   0.72    1.20      14 M     19 M    0.23    0.31    0.02    0.03      392      772       33     55
   8    0     0.00   0.34   0.00    0.60      17 K    161 K    0.89    0.24    0.00    0.01      616        1        0     68
   9    1     0.02   0.32   0.05    0.60     316 K   1152 K    0.73    0.10    0.00    0.01      112       13        2     56
  10    0     0.03   1.30   0.02    1.05      68 K    429 K    0.84    0.52    0.00    0.00     3024       13        1     67
  11    1     0.02   0.03   0.87    1.20      28 M     33 M    0.15    0.17    0.12    0.14     1008     1267        2     55
  12    0     0.03   1.29   0.02    0.93      56 K    433 K    0.87    0.52    0.00    0.00     4312       12        0     69
  13    1     0.03   0.02   1.20    1.20      42 M     49 M    0.13    0.19    0.16    0.18     4424     3528        0     54
  14    0     0.03   1.23   0.03    0.90      81 K    628 K    0.87    0.45    0.00    0.00     3136       11        3     69
  15    1     0.11   0.13   0.86    1.20      16 M     22 M    0.26    0.33    0.02    0.02     1120      821        6     54
  16    0     0.00   0.36   0.01    0.60     131 K    981 K    0.87    0.12    0.00    0.02      280        1        8     69
  17    1     0.06   0.05   1.20    1.20      38 M     45 M    0.16    0.25    0.07    0.08     3360     3157       49     55
  18    0     0.00   0.50   0.01    0.60      50 K    387 K    0.87    0.21    0.00    0.01     3136        4        3     69
  19    1     0.02   0.02   1.20    1.20      44 M     50 M    0.12    0.18    0.20    0.22     5096     3787        1     56
  20    0     0.00   0.40   0.01    0.60     104 K    831 K    0.87    0.12    0.00    0.02     1176        5        2     69
  21    1     0.08   0.08   0.98    1.20      28 M     34 M    0.16    0.21    0.04    0.04      728      890        5     56
  22    0     0.03   1.17   0.03    0.91     110 K    787 K    0.86    0.40    0.00    0.00     4368       17        3     70
  23    1     0.05   0.04   1.20    1.20      39 M     46 M    0.14    0.19    0.07    0.09     3248     3011       21     55
  24    0     0.01   0.57   0.01    0.60      48 K    415 K    0.88    0.30    0.00    0.01      784        2        2     70
  25    1     0.10   0.09   1.12    1.20      30 M     38 M    0.20    0.25    0.03    0.04      728      982       14     55
  26    0     0.00   0.46   0.01    0.60      22 K    219 K    0.90    0.26    0.00    0.01      784        1        0     70
  27    1     0.03   0.04   0.84    1.20      27 M     32 M    0.16    0.18    0.09    0.11      504      898        0     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.88   0.01    0.75     928 K   6781 K    0.86    0.30    0.00    0.00    27552       78       23     61
 SKT    1     0.05   0.05   0.99    1.20     434 M    513 M    0.15    0.22    0.06    0.07    31248    27059      215     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.06   0.50    1.19     435 M    520 M    0.16    0.22    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8767 M ; Active cycles:  140 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 42.11 %

 C1 core residency: 10.67 %; C3 core residency: 0.87 %; C6 core residency: 46.34 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.56 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.78 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       14 G     14 G   |   15%    15%   
 SKT    1     5960 M   5945 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   41 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.33     0.19     221.07       8.79         199.23
 SKT   1    39.67    38.69     365.08      21.76         384.33
---------------------------------------------------------------------------------------------------------------
       *    40.00    38.88     586.15      30.55         383.86
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4fad
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  7913.89 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7724.33 --|
|-- Mem Ch  2: Reads (MB/s):    63.31 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    33.19 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    63.31 --||-- NODE 1 Mem Read (MB/s) :  7913.89 --|
|-- NODE 0 Mem Write(MB/s) :    33.19 --||-- NODE 1 Mem Write(MB/s) :  7724.33 --|
|-- NODE 0 P. Write (T/s):      31147 --||-- NODE 1 P. Write (T/s):     106198 --|
|-- NODE 0 Memory (MB/s):       96.50 --||-- NODE 1 Memory (MB/s):    15638.22 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       7977.19                --|
            |--                System Write Throughput(MB/s):       7757.52                --|
            |--               System Memory Throughput(MB/s):      15734.72                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 50e4
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     211 K       126 K  4110 K  1807 K     51 M   372     588  
 1     182 K        43 K    15 M   143 M     69 M     0     481 K
-----------------------------------------------------------------------
 *     393 K       169 K    19 M   145 M    120 M   372     482 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 46.29        Core1: 169.20        
Core2: 44.34        Core3: 178.11        
Core4: 33.59        Core5: 171.18        
Core6: 48.38        Core7: 219.66        
Core8: 37.78        Core9: 96.65        
Core10: 51.00        Core11: 189.37        
Core12: 49.66        Core13: 169.27        
Core14: 42.40        Core15: 180.18        
Core16: 49.66        Core17: 173.76        
Core18: 50.15        Core19: 173.87        
Core20: 51.50        Core21: 251.09        
Core22: 48.41        Core23: 174.73        
Core24: 50.60        Core25: 182.16        
Core26: 41.84        Core27: 187.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.83
Socket1: 182.78
DDR read Latency(ns)
Socket0: 49099.10
Socket1: 186.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.24        Core1: 167.81        
Core2: 39.98        Core3: 176.59        
Core4: 23.01        Core5: 170.19        
Core6: 40.91        Core7: 217.44        
Core8: 48.19        Core9: 97.18        
Core10: 38.50        Core11: 189.88        
Core12: 42.16        Core13: 168.84        
Core14: 47.24        Core15: 179.01        
Core16: 37.37        Core17: 172.57        
Core18: 46.41        Core19: 172.44        
Core20: 19.63        Core21: 245.35        
Core22: 41.73        Core23: 173.44        
Core24: 29.58        Core25: 181.70        
Core26: 41.85        Core27: 186.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.55
Socket1: 181.37
DDR read Latency(ns)
Socket0: 46985.67
Socket1: 188.40
irq_total: 106748.676871562
cpu_total: 42.64
cpu_0: 1.73
cpu_1: 100.00
cpu_2: 1.53
cpu_3: 100.00
cpu_4: 1.46
cpu_5: 100.00
cpu_6: 0.80
cpu_7: 47.31
cpu_8: 1.00
cpu_9: 17.41
cpu_10: 0.66
cpu_11: 76.94
cpu_12: 1.00
cpu_13: 100.00
cpu_14: 0.60
cpu_15: 80.53
cpu_16: 1.06
cpu_17: 100.00
cpu_18: 1.73
cpu_19: 100.00
cpu_20: 1.93
cpu_21: 96.21
cpu_22: 1.66
cpu_23: 100.00
cpu_24: 0.86
cpu_25: 82.46
cpu_26: 2.19
cpu_27: 75.08
enp130s0f0_rx_bytes: 2151716148
enp130s0f1_rx_bytes: 2210598257
enp4s0f0_rx_bytes: 1783360509
enp4s0f1_rx_bytes: 1425285859
Total_rx_bytes: 7570960773
enp130s0f0_tx_packets: 14050
enp130s0f1_tx_packets: 14425
enp4s0f0_tx_packets: 12466
enp4s0f1_tx_packets: 9786
Total_tx_packets: 50727
enp130s0f0_rx_packets_phy: 243386
enp130s0f1_rx_packets_phy: 249988
enp4s0f0_rx_packets_phy: 198831
enp4s0f1_rx_packets_phy: 158723
Total_rx_packets_phy: 850928
enp130s0f0_rx_packets: 243387
enp130s0f1_rx_packets: 249999
enp4s0f0_rx_packets: 198820
enp4s0f1_rx_packets: 158718
Total_rx_packets: 850924
enp130s0f0_tx_bytes: 927540
enp130s0f1_tx_bytes: 952108
enp4s0f0_tx_bytes: 822805
enp4s0f1_tx_bytes: 645909
Total_tx_bytes: 3348362
enp130s0f0_tx_bytes_phy: 2449600
enp130s0f1_tx_bytes_phy: 2550785
enp4s0f0_tx_bytes_phy: 2541669
enp4s0f1_tx_bytes_phy: 2336064
Total_tx_bytes_phy: 9878118
enp130s0f0_rx_bytes_phy: 2165823350
enp130s0f1_rx_bytes_phy: 2224970360
enp4s0f0_rx_bytes_phy: 1791163947
enp4s0f1_rx_bytes_phy: 1431363623
Total_rx_bytes_phy: 7613321280
enp130s0f0_tx_packets_phy: 36954
enp130s0f1_tx_packets_phy: 38503
enp4s0f0_tx_packets_phy: 38544
enp4s0f1_tx_packets_phy: 35583
Total_tx_packets_phy: 149584


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.25        Core1: 170.16        
Core2: 37.86        Core3: 176.38        
Core4: 47.19        Core5: 173.04        
Core6: 32.87        Core7: 242.88        
Core8: 30.90        Core9: 102.53        
Core10: 34.42        Core11: 190.23        
Core12: 34.57        Core13: 171.42        
Core14: 27.07        Core15: 177.76        
Core16: 43.80        Core17: 175.10        
Core18: 42.61        Core19: 175.20        
Core20: 22.76        Core21: 234.37        
Core22: 31.51        Core23: 176.08        
Core24: 18.77        Core25: 175.71        
Core26: 37.08        Core27: 187.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.26
Socket1: 183.01
DDR read Latency(ns)
Socket0: 41315.44
Socket1: 188.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.49        Core1: 169.33        
Core2: 42.20        Core3: 176.62        
Core4: 35.36        Core5: 172.65        
Core6: 27.86        Core7: 244.01        
Core8: 34.27        Core9: 95.04        
Core10: 31.46        Core11: 189.42        
Core12: 39.85        Core13: 168.95        
Core14: 45.24        Core15: 177.17        
Core16: 39.80        Core17: 174.72        
Core18: 41.46        Core19: 174.90        
Core20: 42.31        Core21: 235.05        
Core22: 18.49        Core23: 175.66        
Core24: 23.78        Core25: 175.01        
Core26: 39.35        Core27: 186.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 31.76
Socket1: 182.38
DDR read Latency(ns)
Socket0: 44383.49
Socket1: 189.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.81        Core1: 169.73        
Core2: 46.89        Core3: 177.59        
Core4: 32.19        Core5: 171.77        
Core6: 31.09        Core7: 230.32        
Core8: 25.86        Core9: 102.41        
Core10: 36.38        Core11: 189.52        
Core12: 33.02        Core13: 170.05        
Core14: 50.79        Core15: 179.03        
Core16: 40.53        Core17: 174.00        
Core18: 34.60        Core19: 174.34        
Core20: 35.64        Core21: 243.88        
Core22: 18.66        Core23: 175.05        
Core24: 29.95        Core25: 181.09        
Core26: 40.40        Core27: 186.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 32.48
Socket1: 182.77
DDR read Latency(ns)
Socket0: 45379.08
Socket1: 188.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 45.29        Core1: 167.99        
Core2: 47.04        Core3: 178.28        
Core4: 47.44        Core5: 170.09        
Core6: 47.59        Core7: 218.77        
Core8: 24.72        Core9: 92.21        
Core10: 36.62        Core11: 190.46        
Core12: 36.09        Core13: 165.69        
Core14: 36.63        Core15: 179.00        
Core16: 35.37        Core17: 172.18        
Core18: 49.83        Core19: 172.39        
Core20: 51.30        Core21: 229.25        
Core22: 51.21        Core23: 173.20        
Core24: 49.83        Core25: 181.84        
Core26: 40.58        Core27: 186.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 40.42
Socket1: 180.20
DDR read Latency(ns)
Socket0: 47483.26
Socket1: 189.11
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21329
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14426378870; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14426390658; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7213195889; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7213195889; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7213329449; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7213329449; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6011083765; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4317347; Consumed Joules: 263.51; Watts: 43.85; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 685978; Consumed DRAM Joules: 10.50; DRAM Watts: 1.75
S1P0; QPIClocks: 14426526002; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14426533298; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7213361640; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7213361640; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7213287220; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7213287220; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009134496; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7121270; Consumed Joules: 434.65; Watts: 72.33; Thermal headroom below TjMax: 51
S1; Consumed DRAM energy units: 1707881; Consumed DRAM Joules: 26.13; DRAM Watts: 4.35
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5488
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.34   0.01    0.61     123 K    743 K    0.83    0.14    0.00    0.02     2856        2        1     70
   1    1     0.08   0.06   1.20    1.20      36 M     42 M    0.14    0.23    0.05    0.06     4480     3242        4     56
   2    0     0.02   1.34   0.02    0.75      74 K    534 K    0.86    0.30    0.00    0.00     1288        4        1     68
   3    1     0.09   0.08   1.20    1.20      32 M     39 M    0.17    0.22    0.04    0.04     1120      790       20     56
   4    0     0.00   0.48   0.01    0.60      34 K    267 K    0.87    0.30    0.00    0.01     1176        1        1     69
   5    1     0.07   0.06   1.20    1.20      37 M     43 M    0.14    0.20    0.05    0.06     3472     2582       14     56
   6    0     0.00   0.31   0.01    0.60      82 K    590 K    0.86    0.09    0.00    0.02      392        4        1     69
   7    1     0.04   0.07   0.55    1.05      14 M     18 M    0.21    0.29    0.04    0.05      672      632       22     56
   8    0     0.00   0.33   0.01    0.60     158 K   1133 K    0.86    0.09    0.00    0.02      616        5        1     68
   9    1     0.06   0.39   0.15    0.62    1404 K   2434 K    0.42    0.39    0.00    0.00       56       37        9     57
  10    0     0.00   0.41   0.01    0.60      36 K    320 K    0.89    0.18    0.00    0.01      672        3        0     67
  11    1     0.05   0.06   0.93    1.20      27 M     33 M    0.16    0.17    0.05    0.06     1008     1214        3     55
  12    0     0.00   0.49   0.01    0.60      33 K    224 K    0.85    0.23    0.00    0.01     1848        4        0     69
  13    1     0.03   0.03   1.20    1.20      40 M     46 M    0.13    0.21    0.12    0.13     4704     3547        2     54
  14    0     0.00   0.31   0.00    0.60      14 K    128 K    0.89    0.21    0.00    0.01      336        0        1     69
  15    1     0.07   0.07   0.98    1.20      28 M     34 M    0.18    0.24    0.04    0.05     1512     1100        7     54
  16    0     0.00   0.30   0.00    0.60      16 K    152 K    0.89    0.23    0.00    0.01      448        2        0     69
  17    1     0.02   0.02   1.20    1.20      43 M     48 M    0.12    0.18    0.21    0.24     4200     3578        0     55
  18    0     0.00   0.28   0.00    0.60      14 K    154 K    0.90    0.19    0.00    0.01      672        1        0     70
  19    1     0.02   0.02   1.20    1.20      42 M     48 M    0.12    0.18    0.19    0.22     4368     3350        0     56
  20    0     0.00   0.26   0.00    0.60    8734      109 K    0.92    0.20    0.00    0.01      392        1        0     69
  21    1     0.06   0.05   1.17    1.20      28 M     35 M    0.18    0.27    0.05    0.06      840     1173        9     56
  22    0     0.10   1.34   0.07    1.10     118 K   1107 K    0.89    0.59    0.00    0.00    10976       35        3     70
  23    1     0.02   0.02   1.20    1.20      42 M     48 M    0.12    0.18    0.19    0.22     3808     3402        1     55
  24    0     0.00   0.61   0.01    0.60      31 K    260 K    0.88    0.37    0.00    0.01     3472        3        0     70
  25    1     0.05   0.05   1.02    1.20      29 M     36 M    0.18    0.23    0.06    0.07      952     1130        9     55
  26    0     0.00   0.51   0.01    0.60      63 K    316 K    0.80    0.32    0.00    0.01     2352        4        2     69
  27    1     0.03   0.03   0.91    1.20      29 M     34 M    0.16    0.19    0.10    0.11      728     1049        1     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.88   0.01    0.76     810 K   6044 K    0.87    0.32    0.00    0.00    27496       69       10     61
 SKT    1     0.05   0.05   1.01    1.18     434 M    512 M    0.15    0.21    0.06    0.07    31920    26826      100     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.06   0.51    1.17     435 M    518 M    0.16    0.21    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8528 M ; Active cycles:  143 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 43.41 %

 C1 core residency: 9.41 %; C3 core residency: 0.68 %; C6 core residency: 46.50 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.49 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.76 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       15 G     15 G   |   15%    15%   
 SKT    1     5961 M   5960 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   42 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.32     0.16     221.14       8.81         200.25
 SKT   1    39.76    38.83     366.21      21.80         387.61
---------------------------------------------------------------------------------------------------------------
       *    40.08    38.98     587.35      30.61         387.60
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_rx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5665
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8012.45 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7666.26 --|
|-- Mem Ch  2: Reads (MB/s):    64.76 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    35.68 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    64.76 --||-- NODE 1 Mem Read (MB/s) :  8012.45 --|
|-- NODE 0 Mem Write(MB/s) :    35.68 --||-- NODE 1 Mem Write(MB/s) :  7666.26 --|
|-- NODE 0 P. Write (T/s):      31133 --||-- NODE 1 P. Write (T/s):     101650 --|
|-- NODE 0 Memory (MB/s):      100.43 --||-- NODE 1 Memory (MB/s):    15678.71 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       8077.21                --|
            |--                System Write Throughput(MB/s):       7701.94                --|
            |--               System Memory Throughput(MB/s):      15779.15                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5797
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     193 K        73 K  4685 K  2073 K     45 M     0     528  
 1     201 K        71 K    14 M   145 M     73 M     0     446 K
-----------------------------------------------------------------------
 *     394 K       144 K    19 M   147 M    119 M     0     446 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 48.44        Core1: 167.64        
Core2: 48.09        Core3: 179.54        
Core4: 44.18        Core5: 168.83        
Core6: 44.54        Core7: 182.79        
Core8: 47.72        Core9: 93.98        
Core10: 34.41        Core11: 178.94        
Core12: 43.62        Core13: 162.84        
Core14: 50.34        Core15: 193.49        
Core16: 49.04        Core17: 167.03        
Core18: 52.80        Core19: 167.75        
Core20: 49.76        Core21: 216.38        
Core22: 37.31        Core23: 168.77        
Core24: 36.97        Core25: 149.11        
Core26: 50.54        Core27: 186.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 44.10
Socket1: 172.81
DDR read Latency(ns)
Socket0: 43765.18
Socket1: 185.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.71        Core1: 165.17        
Core2: 42.52        Core3: 180.97        
Core4: 43.72        Core5: 168.39        
Core6: 42.43        Core7: 180.94        
Core8: 40.21        Core9: 93.80        
Core10: 34.16        Core11: 176.41        
Core12: 44.04        Core13: 160.53        
Core14: 20.40        Core15: 193.00        
Core16: 41.97        Core17: 166.55        
Core18: 33.52        Core19: 166.77        
Core20: 39.12        Core21: 216.14        
Core22: 38.30        Core23: 168.12        
Core24: 37.36        Core25: 148.13        
Core26: 37.67        Core27: 184.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.96
Socket1: 171.74
DDR read Latency(ns)
Socket0: 42480.90
Socket1: 187.26
irq_total: 99401.9162730084
cpu_total: 41.50
cpu_0: 2.19
cpu_1: 100.00
cpu_2: 1.40
cpu_3: 100.00
cpu_4: 1.00
cpu_5: 100.00
cpu_6: 0.73
cpu_7: 73.60
cpu_8: 0.53
cpu_9: 27.13
cpu_10: 1.73
cpu_11: 43.02
cpu_12: 2.19
cpu_13: 100.00
cpu_14: 1.40
cpu_15: 75.53
cpu_16: 2.39
cpu_17: 100.00
cpu_18: 1.93
cpu_19: 100.00
cpu_20: 0.73
cpu_21: 70.88
cpu_22: 1.40
cpu_23: 100.00
cpu_24: 1.13
cpu_25: 88.70
cpu_26: 0.66
cpu_27: 64.03
enp130s0f0_rx_packets_phy: 258760
enp130s0f1_rx_packets_phy: 269624
enp4s0f0_rx_packets_phy: 175180
enp4s0f1_rx_packets_phy: 138729
Total_rx_packets_phy: 842293
enp130s0f0_rx_bytes: 2289009252
enp130s0f1_rx_bytes: 2387120257
enp4s0f0_rx_bytes: 1572463281
enp4s0f1_rx_bytes: 1247296202
Total_rx_bytes: 7495888992
enp130s0f0_rx_packets: 258772
enp130s0f1_rx_packets: 269626
enp4s0f0_rx_packets: 175170
enp4s0f1_rx_packets: 138724
Total_rx_packets: 842292
enp130s0f0_tx_packets: 15380
enp130s0f1_tx_packets: 15560
enp4s0f0_tx_packets: 8786
enp4s0f1_tx_packets: 8885
Total_tx_packets: 48611
enp130s0f0_tx_bytes: 1015418
enp130s0f1_tx_bytes: 1027024
enp4s0f0_tx_bytes: 579936
enp4s0f1_tx_bytes: 586429
Total_tx_bytes: 3208807
enp130s0f0_rx_bytes_phy: 2303695461
enp130s0f1_rx_bytes_phy: 2402244124
enp4s0f0_rx_bytes_phy: 1577317972
enp4s0f1_rx_bytes_phy: 1251060067
Total_rx_bytes_phy: 7534317624
enp130s0f0_tx_bytes_phy: 2828979
enp130s0f1_tx_bytes_phy: 2992510
enp4s0f0_tx_bytes_phy: 2191703
enp4s0f1_tx_bytes_phy: 2113089
Total_tx_bytes_phy: 10126281
enp130s0f0_tx_packets_phy: 42756
enp130s0f1_tx_packets_phy: 45299
enp4s0f0_tx_packets_phy: 33421
enp4s0f1_tx_packets_phy: 32184
Total_tx_packets_phy: 153660


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 48.21        Core1: 164.10        
Core2: 48.45        Core3: 174.53        
Core4: 44.17        Core5: 166.68        
Core6: 33.33        Core7: 179.03        
Core8: 42.56        Core9: 92.79        
Core10: 39.26        Core11: 176.48        
Core12: 34.94        Core13: 157.52        
Core14: 26.88        Core15: 192.25        
Core16: 20.37        Core17: 164.78        
Core18: 36.26        Core19: 165.48        
Core20: 33.84        Core21: 213.79        
Core22: 39.41        Core23: 166.76        
Core24: 35.35        Core25: 148.21        
Core26: 42.95        Core27: 185.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.11
Socket1: 169.99
DDR read Latency(ns)
Socket0: 40830.30
Socket1: 187.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.02        Core1: 166.17        
Core2: 42.48        Core3: 173.93        
Core4: 45.92        Core5: 167.11        
Core6: 47.78        Core7: 179.01        
Core8: 43.32        Core9: 90.02        
Core10: 39.80        Core11: 178.50        
Core12: 39.40        Core13: 159.15        
Core14: 39.85        Core15: 193.14        
Core16: 25.51        Core17: 164.92        
Core18: 37.35        Core19: 166.23        
Core20: 20.91        Core21: 215.99        
Core22: 37.73        Core23: 167.53        
Core24: 33.40        Core25: 148.41        
Core26: 35.64        Core27: 186.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 35.68
Socket1: 170.77
DDR read Latency(ns)
Socket0: 43363.75
Socket1: 187.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.47        Core1: 166.38        
Core2: 48.40        Core3: 175.30        
Core4: 43.14        Core5: 167.52        
Core6: 43.95        Core7: 180.61        
Core8: 42.06        Core9: 89.97        
Core10: 38.49        Core11: 176.30        
Core12: 44.98        Core13: 159.65        
Core14: 43.67        Core15: 193.41        
Core16: 18.12        Core17: 164.45        
Core18: 32.09        Core19: 166.27        
Core20: 25.37        Core21: 216.62        
Core22: 33.78        Core23: 167.77        
Core24: 33.89        Core25: 148.24        
Core26: 35.91        Core27: 185.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 34.52
Socket1: 171.00
DDR read Latency(ns)
Socket0: 43528.39
Socket1: 185.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 47.79        Core1: 164.12        
Core2: 49.23        Core3: 173.88        
Core4: 45.99        Core5: 166.95        
Core6: 43.11        Core7: 178.34        
Core8: 43.51        Core9: 88.55        
Core10: 43.96        Core11: 179.10        
Core12: 47.11        Core13: 159.36        
Core14: 48.36        Core15: 192.32        
Core16: 28.38        Core17: 163.05        
Core18: 40.95        Core19: 165.92        
Core20: 35.10        Core21: 215.39        
Core22: 41.88        Core23: 166.72        
Core24: 48.73        Core25: 146.84        
Core26: 46.11        Core27: 184.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 42.62
Socket1: 169.91
DDR read Latency(ns)
Socket0: 44822.94
Socket1: 187.44
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23057
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14422378650; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14422388830; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7211201441; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7211201441; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7211346877; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7211346877; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009382232; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4310103; Consumed Joules: 263.07; Watts: 43.78; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 688455; Consumed DRAM Joules: 10.53; DRAM Watts: 1.75
S1P0; QPIClocks: 14422334934; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14422347366; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7211298921; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7211298921; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7211187784; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7211187784; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009446828; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7048088; Consumed Joules: 430.18; Watts: 71.59; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1698802; Consumed DRAM Joules: 25.99; DRAM Watts: 4.33
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5b45
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   1.01   0.03    0.84     180 K   1031 K    0.83    0.33    0.00    0.00     3080        9        0     69
   1    1     0.05   0.04   1.20    1.20      41 M     48 M    0.13    0.21    0.09    0.10     4704     3440        2     55
   2    0     0.03   1.16   0.03    1.01     101 K    637 K    0.84    0.45    0.00    0.00     2856       13        1     68
   3    1     0.10   0.08   1.20    1.20      32 M     39 M    0.19    0.24    0.03    0.04     1344      822       26     56
   4    0     0.03   1.23   0.03    0.99      76 K    553 K    0.86    0.50    0.00    0.00     4424       15        1     69
   5    1     0.02   0.02   1.20    1.20      44 M     50 M    0.11    0.19    0.19    0.21     4088     3749        0     56
   6    0     0.00   0.50   0.01    0.60      28 K    223 K    0.87    0.29    0.00    0.01      504        9        1     69
   7    1     0.07   0.08   0.90    1.20      25 M     31 M    0.19    0.20    0.04    0.05      616      665      101     55
   8    0     0.00   0.41   0.01    0.60      85 K    624 K    0.86    0.14    0.00    0.02      280        3        0     68
   9    1     0.09   0.38   0.24    0.69    2533 K   4218 K    0.40    0.39    0.00    0.00      224       76       11     56
  10    0     0.00   0.40   0.01    0.60      73 K    564 K    0.87    0.15    0.00    0.02     1176        5        1     67
  11    1     0.05   0.13   0.40    0.88      13 M     18 M    0.24    0.22    0.03    0.04      112       45        2     56
  12    0     0.00   0.36   0.01    0.60      78 K    570 K    0.86    0.13    0.00    0.02      784        5        1     68
  13    1     0.04   0.03   1.20    1.20      41 M     48 M    0.13    0.24    0.10    0.12     4592     3617       30     55
  14    0     0.00   0.45   0.01    0.60      54 K    358 K    0.85    0.15    0.00    0.01     1568        3        1     69
  15    1     0.07   0.08   0.92    1.20      25 M     30 M    0.17    0.17    0.04    0.04      392      392       14     55
  16    0     0.00   0.40   0.01    0.60      71 K    514 K    0.86    0.15    0.00    0.02     2128        5        0     69
  17    1     0.04   0.04   1.20    1.20      42 M     48 M    0.14    0.21    0.10    0.11     4368     4125        2     55
  18    0     0.03   1.23   0.02    0.91      71 K    564 K    0.87    0.45    0.00    0.00     2800       11        1     69
  19    1     0.02   0.02   1.20    1.20      44 M     50 M    0.12    0.19    0.18    0.20     5096     3470        1     56
  20    0     0.00   0.43   0.00    0.60      21 K    165 K    0.87    0.24    0.00    0.01     1736        2        0     70
  21    1     0.03   0.04   0.87    1.20      24 M     30 M    0.18    0.20    0.07    0.09      616      539        2     56
  22    0     0.00   0.41   0.01    0.60      24 K    225 K    0.89    0.26    0.00    0.01     2464        2        0     70
  23    1     0.02   0.02   1.20    1.20      44 M     50 M    0.12    0.18    0.18    0.21     4032     3230        2     56
  24    0     0.00   0.43   0.00    0.60      18 K    187 K    0.90    0.26    0.00    0.01      336        0        0     70
  25    1     0.11   0.10   1.08    1.20      29 M     37 M    0.21    0.18    0.03    0.03      728      564        9     56
  26    0     0.00   0.38   0.01    0.61      76 K    224 K    0.66    0.25    0.00    0.01     2800        4        4     69
  27    1     0.03   0.04   0.78    1.20      24 M     29 M    0.17    0.18    0.08    0.10      224      642        2     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.88   0.01    0.77     963 K   6447 K    0.85    0.31    0.00    0.00    26936       86       10     61
 SKT    1     0.05   0.06   0.97    1.17     437 M    517 M    0.15    0.20    0.06    0.07    31136    25376      204     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.07   0.49    1.16     438 M    524 M    0.16    0.21    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 9195 M ; Active cycles:  138 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 42.17 %

 C1 core residency: 10.49 %; C3 core residency: 0.76 %; C6 core residency: 46.58 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.07 => corresponds to 1.66 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.82 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       13 G     13 G   |   14%    14%   
 SKT    1     5863 M   5856 M   |    6%     6%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   39 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.33     0.18     220.97       8.83         214.37
 SKT   1    40.20    38.45     362.50      21.73         364.69
---------------------------------------------------------------------------------------------------------------
       *    40.53    38.63     583.48      30.56         364.24
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
