module ALU(
	input [31:0] a,b,
	input [3:0] sel,
	output reg zf,
	output reg [31:0] res
);

always@*
begin
	case(sel)
		4'b0000: res= a & b;
		4'b0001: res= a | b;
		4'b0010: res= a + b;
		4'b0011: res= ~(a & b);
		4'b0100: res= ~(a | b);
		4'b0101: res= a * b;
		4'b0110: res= a - b;
		4'b1000: res= a / b;

		
		default: res=31'd0;
	endcase
	if(res==0)
		zf=1'b1;
	else
		zf=1'b0;
end
endmodule