
ET024006DHU_EXAMPLE2.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002008  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00008dd8  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  8000ae00  8000ae00  0000b200  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00001824  8000b000  8000b000  0000b400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .lalign       00000004  8000c824  8000c824  0000cc24  2**0
                  ALLOC
  6 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  7 .data         00000530  00000008  8000c828  0000d008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          000005d8  00000538  00000538  00000000  2**2
                  ALLOC
  9 .heap         0000e4f0  00000b10  00000b10  00000000  2**0
                  ALLOC
 10 .comment      00000030  00000000  00000000  0000d538  2**0
                  CONTENTS, READONLY
 11 .debug_aranges 000012d0  00000000  00000000  0000d568  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubnames 00002456  00000000  00000000  0000e838  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_info   000259fb  00000000  00000000  00010c8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 00005ece  00000000  00000000  00036689  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000106c9  00000000  00000000  0003c557  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002ec4  00000000  00000000  0004cc20  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00005538  00000000  00000000  0004fae4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_loc    0000c7ec  00000000  00000000  0005501c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_macinfo 00c024e5  00000000  00000000  00061808  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .stack        00001000  0000f000  0000f000  00000000  2**0
                  ALLOC
 21 .debug_ranges 000015d0  00000000  00000000  00c63cf0  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:

  .global _start
  .type _start, @function
_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80000000:	fe cf c6 f4 	sub	pc,pc,-14604

80000004 <_trampoline>:
80000004:	e0 8f 10 00 	bral	80002004 <program_start>
	...

80002004 <program_start>:
  rjmp    program_start

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002004:	fe cf e6 f8 	sub	pc,pc,-6408

Disassembly of section .text:

80002008 <et024006_SetLimits>:
80002008:	eb cd 40 80 	pushm	r7,lr

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000200c:	fc 1e c0 00 	movh	lr,0xc000
80002010:	30 28       	mov	r8,2
80002012:	bc 08       	st.h	lr[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002014:	ef dc c1 08 	bfextu	r7,r12,0x8,0x8
80002018:	fc 18 c0 20 	movh	r8,0xc020
8000201c:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000201e:	30 37       	mov	r7,3
80002020:	bc 07       	st.h	lr[0x0],r7
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002022:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002024:	30 4c       	mov	r12,4
80002026:	bc 0c       	st.h	lr[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002028:	f9 da c1 08 	bfextu	r12,r10,0x8,0x8
8000202c:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000202e:	30 5c       	mov	r12,5
80002030:	bc 0c       	st.h	lr[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002032:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002034:	30 6a       	mov	r10,6
80002036:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002038:	f5 db c1 08 	bfextu	r10,r11,0x8,0x8
8000203c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000203e:	30 7a       	mov	r10,7
80002040:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002042:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002044:	30 8a       	mov	r10,8
80002046:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002048:	f5 d9 c1 08 	bfextu	r10,r9,0x8,0x8
8000204c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000204e:	30 9a       	mov	r10,9
80002050:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002052:	b0 09       	st.h	r8[0x0],r9
  et024006_WriteRegister( HIMAX_COL_ADDR_END1, (x2 & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START2, (y1 >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START1, (y1 & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_END2, (y2 >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_END1, (y2 & 0xff) );
}
80002054:	e3 cd 80 80 	ldm	sp++,r7,pc

80002058 <et024006_DuplicatePixel>:
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002058:	32 29       	mov	r9,34
8000205a:	fc 18 c0 00 	movh	r8,0xc000
8000205e:	b0 09       	st.h	r8[0x0],r9
  Assert( count > 0 );

  et024006_SelectRegister( HIMAX_SRAMWRITE );
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  //uint8_t countLowByte = count;
  while (count >= 8) {
80002060:	58 7b       	cp.w	r11,7
80002062:	e0 88 00 13 	brls	80002088 <et024006_DuplicatePixel+0x30>
80002066:	16 99       	mov	r9,r11
    *ET024006_PARAM_ADDR = color;
80002068:	fc 18 c0 20 	movh	r8,0xc020
8000206c:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
8000206e:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002070:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002072:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002074:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002076:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002078:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
8000207a:	b0 0c       	st.h	r8[0x0],r12
    count-=8;
8000207c:	20 89       	sub	r9,8
  Assert( count > 0 );

  et024006_SelectRegister( HIMAX_SRAMWRITE );
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  //uint8_t countLowByte = count;
  while (count >= 8) {
8000207e:	58 79       	cp.w	r9,7
80002080:	fe 9b ff f6 	brhi	8000206c <et024006_DuplicatePixel+0x14>



/* --- Pixel block operations --- */

void et024006_DuplicatePixel( et024006_color_t color, uint32_t count )
80002084:	f7 db c0 03 	bfextu	r11,r11,0x0,0x3
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    count-=8;
  }
  while (count > 0) {
80002088:	58 0b       	cp.w	r11,0
8000208a:	5e 0c       	reteq	r12
    *ET024006_PARAM_ADDR = color;
8000208c:	fc 18 c0 20 	movh	r8,0xc020
80002090:	b0 0c       	st.h	r8[0x0],r12
    --count;
80002092:	20 1b       	sub	r11,1
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    count-=8;
  }
  while (count > 0) {
80002094:	cf e1       	brne	80002090 <et024006_DuplicatePixel+0x38>
80002096:	5e fc       	retal	r12

80002098 <et024006_DrawFilledRect>:
  }
}


void et024006_DrawFilledRect( uint16_t x, uint16_t y, uint16_t width, uint16_t height, et024006_color_t color )
{
80002098:	eb cd 40 e0 	pushm	r5-r7,lr
8000209c:	14 97       	mov	r7,r10
8000209e:	12 96       	mov	r6,r9
800020a0:	10 95       	mov	r5,r8
  // More sanity check.
  Assert( x2 < ET024006_WIDTH );
  Assert( y2 < ET024006_HEIGHT );

  // Set up draw area and copy pixel color until area is full.
  et024006_SetLimits( x, y, x2, y2 );
800020a2:	f6 c9 00 01 	sub	r9,r11,1
800020a6:	0c 09       	add	r9,r6
800020a8:	f8 ca 00 01 	sub	r10,r12,1
800020ac:	0e 0a       	add	r10,r7
800020ae:	5c 79       	castu.h	r9
800020b0:	5c 7a       	castu.h	r10
800020b2:	5c 7b       	castu.h	r11
800020b4:	5c 7c       	castu.h	r12
800020b6:	f0 1f 00 07 	mcall	800020d0 <et024006_DrawFilledRect+0x38>
  uint32_t count = (uint32_t) width * height;
  et024006_DuplicatePixel( color, count );
800020ba:	f7 d6 c0 10 	bfextu	r11,r6,0x0,0x10
800020be:	5c 77       	castu.h	r7
800020c0:	af 3b       	mul	r11,r7
800020c2:	f9 d5 c0 10 	bfextu	r12,r5,0x0,0x10
800020c6:	f0 1f 00 04 	mcall	800020d4 <et024006_DrawFilledRect+0x3c>
}
800020ca:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800020ce:	00 00       	add	r0,r0
800020d0:	80 00       	ld.sh	r0,r0[0x0]
800020d2:	20 08       	sub	r8,0
800020d4:	80 00       	ld.sh	r0,r0[0x0]
800020d6:	20 58       	sub	r8,5

800020d8 <et024006_AdjustGamma>:

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800020d8:	fc 19 c0 00 	movh	r9,0xc000
800020dc:	34 6a       	mov	r10,70
800020de:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800020e0:	fc 18 c0 20 	movh	r8,0xc020
800020e4:	e0 6b 00 94 	mov	r11,148
800020e8:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800020ea:	34 7b       	mov	r11,71
800020ec:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800020ee:	34 1b       	mov	r11,65
800020f0:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800020f2:	34 8b       	mov	r11,72
800020f4:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800020f6:	30 0b       	mov	r11,0
800020f8:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800020fa:	34 9b       	mov	r11,73
800020fc:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
800020fe:	33 3b       	mov	r11,51
80002100:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002102:	34 ab       	mov	r11,74
80002104:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002106:	32 5b       	mov	r11,37
80002108:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000210a:	34 bb       	mov	r11,75
8000210c:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000210e:	34 5b       	mov	r11,69
80002110:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002112:	34 cb       	mov	r11,76
80002114:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002116:	34 4b       	mov	r11,68
80002118:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000211a:	34 db       	mov	r11,77
8000211c:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000211e:	37 7b       	mov	r11,119
80002120:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002122:	34 eb       	mov	r11,78
80002124:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002126:	31 2b       	mov	r11,18
80002128:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000212a:	34 fb       	mov	r11,79
8000212c:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000212e:	e0 6b 00 cc 	mov	r11,204
80002132:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002134:	35 0b       	mov	r11,80
80002136:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002138:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000213a:	35 1a       	mov	r10,81
8000213c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000213e:	e0 69 00 82 	mov	r9,130
80002142:	b0 09       	st.h	r8[0x0],r9
  et024006_WriteRegister( HIMAX_GAMMACTRL8, 0x77 );
  et024006_WriteRegister( HIMAX_GAMMACTRL9, 0x12 );
  et024006_WriteRegister( HIMAX_GAMMACTRL10, 0xCC );
  et024006_WriteRegister( HIMAX_GAMMACTRL11, 0x46 );
  et024006_WriteRegister( HIMAX_GAMMACTRL12, 0x82 );
}
80002144:	5e fc       	retal	r12
80002146:	d7 03       	nop

80002148 <et024006_Init>:
 *  @param cpu_hz CPU speed in Hz. This is needed for power up timings.
 *  @param hsb_hz HSB bus speed in Hz. This parameter is needed to set up the SMC.
 *  If SPI mode is used then this parameter is ignored.
 */
void et024006_Init( unsigned long cpu_hz, unsigned long hsb_hz )
{
80002148:	eb cd 40 c0 	pushm	r6-r7,lr
  tft_data.cpu_hz = cpu_hz;
8000214c:	fe f7 04 80 	ld.w	r7,pc[1152]
80002150:	8f 0c       	st.w	r7[0x0],r12
  tft_data.hsb_hz = hsb_hz;
80002152:	8f 1b       	st.w	r7[0x4],r11

#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_SPI)
  et024006_InitSPI();
#endif
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  smc_init(tft_data.hsb_hz);
80002154:	16 9c       	mov	r12,r11
80002156:	f0 1f 01 1f 	mcall	800025d0 <et024006_Init+0x488>
static void et024006_SetupInterface( void )
{

  // et024006_TE (tearing sync) signal from display is input
  // without any pull resistors
  gpio_enable_gpio_pin(ET024006DHU_TE_PIN);
8000215a:	35 5c       	mov	r12,85
8000215c:	f0 1f 01 1e 	mcall	800025d4 <et024006_Init+0x48c>

  // Backlight pin (PWM) for display is output
  gpio_enable_module_pin(ET024006DHU_BL_PIN, ET024006DHU_BL_FUNCTION);
80002160:	30 2b       	mov	r11,2
80002162:	33 2c       	mov	r12,50
80002164:	f0 1f 01 1d 	mcall	800025d8 <et024006_Init+0x490>
  // Turns backlight ON
  /*TODO Add backlight driver */

  // Reset pin for display is output
  gpio_set_gpio_pin(ET024006DHU_RESET_PIN);
80002168:	35 2c       	mov	r12,82
8000216a:	f0 1f 01 1d 	mcall	800025dc <et024006_Init+0x494>
/*! \brief Does a hard reset of the display.
 */
static void et024006_ResetDisplay( void )
{
  // clear reset line
  gpio_clr_gpio_pin(ET024006DHU_RESET_PIN);
8000216e:	35 2c       	mov	r12,82
80002170:	f0 1f 01 1c 	mcall	800025e0 <et024006_Init+0x498>
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
80002174:	6e 07       	ld.w	r7,r7[0x0]
80002176:	33 28       	mov	r8,50
80002178:	ee 08 06 46 	mulu.d	r6,r7,r8
8000217c:	ee 78 42 40 	mov	r8,1000000
80002180:	30 09       	mov	r9,0
80002182:	ee 7a 42 3f 	mov	r10,999999
80002186:	30 0b       	mov	r11,0
80002188:	ec 0a 00 0a 	add	r10,r6,r10
8000218c:	ee 0b 00 4b 	adc	r11,r7,r11
80002190:	f0 1f 01 15 	mcall	800025e4 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002194:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002198:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000219c:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800021a0:	14 38       	cp.w	r8,r10
800021a2:	e0 88 00 09 	brls	800021b4 <et024006_Init+0x6c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800021a6:	12 38       	cp.w	r8,r9
800021a8:	fe 98 ff fa 	brls	8000219c <et024006_Init+0x54>
800021ac:	12 3a       	cp.w	r10,r9
800021ae:	e0 83 00 a2 	brlo	800022f2 <et024006_Init+0x1aa>
800021b2:	cf 5b       	rjmp	8000219c <et024006_Init+0x54>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800021b4:	12 38       	cp.w	r8,r9
800021b6:	e0 8b 00 9e 	brhi	800022f2 <et024006_Init+0x1aa>
800021ba:	12 3a       	cp.w	r10,r9
800021bc:	e0 83 00 9b 	brlo	800022f2 <et024006_Init+0x1aa>
800021c0:	ce eb       	rjmp	8000219c <et024006_Init+0x54>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800021c2:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800021c6:	14 38       	cp.w	r8,r10
800021c8:	e0 88 00 09 	brls	800021da <et024006_Init+0x92>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800021cc:	12 38       	cp.w	r8,r9
800021ce:	fe 98 ff fa 	brls	800021c2 <et024006_Init+0x7a>
800021d2:	12 3a       	cp.w	r10,r9
800021d4:	e0 83 00 a9 	brlo	80002326 <et024006_Init+0x1de>
800021d8:	cf 5b       	rjmp	800021c2 <et024006_Init+0x7a>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800021da:	12 38       	cp.w	r8,r9
800021dc:	e0 8b 00 a5 	brhi	80002326 <et024006_Init+0x1de>
800021e0:	12 3a       	cp.w	r10,r9
800021e2:	e0 83 00 a2 	brlo	80002326 <et024006_Init+0x1de>
800021e6:	ce eb       	rjmp	800021c2 <et024006_Init+0x7a>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800021e8:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800021ec:	14 38       	cp.w	r8,r10
800021ee:	e0 88 00 09 	brls	80002200 <et024006_Init+0xb8>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800021f2:	12 38       	cp.w	r8,r9
800021f4:	fe 98 ff fa 	brls	800021e8 <et024006_Init+0xa0>
800021f8:	12 3a       	cp.w	r10,r9
800021fa:	e0 83 01 1e 	brlo	80002436 <et024006_Init+0x2ee>
800021fe:	cf 5b       	rjmp	800021e8 <et024006_Init+0xa0>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002200:	12 38       	cp.w	r8,r9
80002202:	e0 8b 01 1a 	brhi	80002436 <et024006_Init+0x2ee>
80002206:	12 3a       	cp.w	r10,r9
80002208:	e0 83 01 17 	brlo	80002436 <et024006_Init+0x2ee>
8000220c:	ce eb       	rjmp	800021e8 <et024006_Init+0xa0>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000220e:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002212:	14 38       	cp.w	r8,r10
80002214:	e0 88 00 09 	brls	80002226 <et024006_Init+0xde>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002218:	12 38       	cp.w	r8,r9
8000221a:	fe 98 ff fa 	brls	8000220e <et024006_Init+0xc6>
8000221e:	12 3a       	cp.w	r10,r9
80002220:	e0 83 01 29 	brlo	80002472 <et024006_Init+0x32a>
80002224:	cf 5b       	rjmp	8000220e <et024006_Init+0xc6>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002226:	12 38       	cp.w	r8,r9
80002228:	e0 8b 01 25 	brhi	80002472 <et024006_Init+0x32a>
8000222c:	12 3a       	cp.w	r10,r9
8000222e:	e0 83 01 22 	brlo	80002472 <et024006_Init+0x32a>
80002232:	ce eb       	rjmp	8000220e <et024006_Init+0xc6>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002234:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002238:	14 38       	cp.w	r8,r10
8000223a:	e0 88 00 09 	brls	8000224c <et024006_Init+0x104>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000223e:	12 38       	cp.w	r8,r9
80002240:	fe 98 ff fa 	brls	80002234 <et024006_Init+0xec>
80002244:	12 3a       	cp.w	r10,r9
80002246:	e0 83 01 35 	brlo	800024b0 <et024006_Init+0x368>
8000224a:	cf 5b       	rjmp	80002234 <et024006_Init+0xec>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000224c:	12 38       	cp.w	r8,r9
8000224e:	e0 8b 01 31 	brhi	800024b0 <et024006_Init+0x368>
80002252:	12 3a       	cp.w	r10,r9
80002254:	e0 83 01 2e 	brlo	800024b0 <et024006_Init+0x368>
80002258:	ce eb       	rjmp	80002234 <et024006_Init+0xec>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
8000225a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000225e:	14 38       	cp.w	r8,r10
80002260:	e0 88 00 09 	brls	80002272 <et024006_Init+0x12a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002264:	12 38       	cp.w	r8,r9
80002266:	fe 98 ff fa 	brls	8000225a <et024006_Init+0x112>
8000226a:	12 3a       	cp.w	r10,r9
8000226c:	e0 83 01 40 	brlo	800024ec <et024006_Init+0x3a4>
80002270:	cf 5b       	rjmp	8000225a <et024006_Init+0x112>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002272:	12 38       	cp.w	r8,r9
80002274:	e0 8b 01 3c 	brhi	800024ec <et024006_Init+0x3a4>
80002278:	12 3a       	cp.w	r10,r9
8000227a:	e0 83 01 39 	brlo	800024ec <et024006_Init+0x3a4>
8000227e:	ce eb       	rjmp	8000225a <et024006_Init+0x112>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002280:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002284:	14 38       	cp.w	r8,r10
80002286:	e0 88 00 09 	brls	80002298 <et024006_Init+0x150>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000228a:	12 38       	cp.w	r8,r9
8000228c:	fe 98 ff fa 	brls	80002280 <et024006_Init+0x138>
80002290:	12 3a       	cp.w	r10,r9
80002292:	e0 83 01 4b 	brlo	80002528 <et024006_Init+0x3e0>
80002296:	cf 5b       	rjmp	80002280 <et024006_Init+0x138>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002298:	12 38       	cp.w	r8,r9
8000229a:	e0 8b 01 47 	brhi	80002528 <et024006_Init+0x3e0>
8000229e:	12 3a       	cp.w	r10,r9
800022a0:	e0 83 01 44 	brlo	80002528 <et024006_Init+0x3e0>
800022a4:	ce eb       	rjmp	80002280 <et024006_Init+0x138>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800022a6:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800022aa:	14 38       	cp.w	r8,r10
800022ac:	e0 88 00 09 	brls	800022be <et024006_Init+0x176>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800022b0:	12 38       	cp.w	r8,r9
800022b2:	fe 98 ff fa 	brls	800022a6 <et024006_Init+0x15e>
800022b6:	12 3a       	cp.w	r10,r9
800022b8:	e0 83 01 56 	brlo	80002564 <et024006_Init+0x41c>
800022bc:	cf 5b       	rjmp	800022a6 <et024006_Init+0x15e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800022be:	12 38       	cp.w	r8,r9
800022c0:	e0 8b 01 52 	brhi	80002564 <et024006_Init+0x41c>
800022c4:	12 3a       	cp.w	r10,r9
800022c6:	e0 83 01 4f 	brlo	80002564 <et024006_Init+0x41c>
800022ca:	ce eb       	rjmp	800022a6 <et024006_Init+0x15e>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800022cc:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800022d0:	14 38       	cp.w	r8,r10
800022d2:	e0 88 00 09 	brls	800022e4 <et024006_Init+0x19c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800022d6:	12 38       	cp.w	r8,r9
800022d8:	fe 98 ff fa 	brls	800022cc <et024006_Init+0x184>
800022dc:	12 3a       	cp.w	r10,r9
800022de:	e0 83 01 64 	brlo	800025a6 <et024006_Init+0x45e>
800022e2:	cf 5b       	rjmp	800022cc <et024006_Init+0x184>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800022e4:	12 38       	cp.w	r8,r9
800022e6:	e0 8b 01 60 	brhi	800025a6 <et024006_Init+0x45e>
800022ea:	12 3a       	cp.w	r10,r9
800022ec:	e0 83 01 5d 	brlo	800025a6 <et024006_Init+0x45e>
800022f0:	ce eb       	rjmp	800022cc <et024006_Init+0x184>
  // 50us delay
  cpu_delay_us( 50, tft_data.cpu_hz );

  gpio_set_gpio_pin(ET024006DHU_RESET_PIN);
800022f2:	35 2c       	mov	r12,82
800022f4:	f0 1f 00 ba 	mcall	800025dc <et024006_Init+0x494>
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
800022f8:	fe f8 02 d4 	ld.w	r8,pc[724]
800022fc:	70 07       	ld.w	r7,r8[0x0]
800022fe:	30 58       	mov	r8,5
80002300:	ee 08 06 46 	mulu.d	r6,r7,r8
80002304:	e0 68 03 e8 	mov	r8,1000
80002308:	30 09       	mov	r9,0
8000230a:	e0 6a 03 e7 	mov	r10,999
8000230e:	30 0b       	mov	r11,0
80002310:	ec 0a 00 0a 	add	r10,r6,r10
80002314:	ee 0b 00 4b 	adc	r11,r7,r11
80002318:	f0 1f 00 b3 	mcall	800025e4 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000231c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002320:	f0 0a 00 0a 	add	r10,r8,r10
80002324:	c4 fb       	rjmp	800021c2 <et024006_Init+0x7a>
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  smc_init(tft_data.hsb_hz);
#endif
  et024006_SetupInterface();
  et024006_ResetDisplay();
  et024006_AdjustGamma();
80002326:	f0 1f 00 b1 	mcall	800025e8 <et024006_Init+0x4a0>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000232a:	fc 19 c0 00 	movh	r9,0xc000
8000232e:	30 1a       	mov	r10,1
80002330:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002332:	fc 18 c0 20 	movh	r8,0xc020
80002336:	30 6b       	mov	r11,6
80002338:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000233a:	33 ab       	mov	r11,58
8000233c:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000233e:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002340:	33 bb       	mov	r11,59
80002342:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002344:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002346:	33 ca       	mov	r10,60
80002348:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000234a:	e0 6a 00 f0 	mov	r10,240
8000234e:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002350:	33 db       	mov	r11,61
80002352:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002354:	30 07       	mov	r7,0
80002356:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002358:	33 eb       	mov	r11,62
8000235a:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000235c:	33 8b       	mov	r11,56
8000235e:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002360:	34 0c       	mov	r12,64
80002362:	b2 0c       	st.h	r9[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002364:	30 fe       	mov	lr,15
80002366:	b0 0e       	st.h	r8[0x0],lr

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002368:	34 1e       	mov	lr,65
8000236a:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000236c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000236e:	32 7a       	mov	r10,39
80002370:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002372:	30 2a       	mov	r10,2
80002374:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002376:	32 8e       	mov	lr,40
80002378:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000237a:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000237c:	32 9e       	mov	lr,41
8000237e:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002380:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002382:	32 ae       	mov	lr,42
80002384:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002386:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002388:	32 ce       	mov	lr,44
8000238a:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000238c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000238e:	32 de       	mov	lr,45
80002390:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002392:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002394:	31 9a       	mov	r10,25
80002396:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002398:	34 9a       	mov	r10,73
8000239a:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000239c:	e0 6a 00 93 	mov	r10,147
800023a0:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023a2:	30 8a       	mov	r10,8
800023a4:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023a6:	31 6a       	mov	r10,22
800023a8:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023aa:	36 8a       	mov	r10,104
800023ac:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023ae:	32 3a       	mov	r10,35
800023b0:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023b2:	e0 6a 00 95 	mov	r10,149
800023b6:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023b8:	32 4e       	mov	lr,36
800023ba:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023bc:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023be:	32 5a       	mov	r10,37
800023c0:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023c2:	e0 6a 00 ff 	mov	r10,255
800023c6:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023c8:	e0 6a 00 90 	mov	r10,144
800023cc:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023ce:	37 fa       	mov	r10,127
800023d0:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023d2:	33 5a       	mov	r10,53
800023d4:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023d6:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023d8:	33 6a       	mov	r10,54
800023da:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023dc:	37 8a       	mov	r10,120
800023de:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023e0:	31 da       	mov	r10,29
800023e2:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023e4:	30 7a       	mov	r10,7
800023e6:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023e8:	31 ea       	mov	r10,30
800023ea:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023ec:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023ee:	31 fa       	mov	r10,31
800023f0:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023f2:	30 4a       	mov	r10,4
800023f4:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023f6:	32 0a       	mov	r10,32
800023f8:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023fa:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023fc:	34 4a       	mov	r10,68
800023fe:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002400:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002402:	34 5a       	mov	r10,69
80002404:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002406:	31 29       	mov	r9,18
80002408:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000240a:	4f 18       	lddpc	r8,800025cc <et024006_Init+0x484>
8000240c:	70 07       	ld.w	r7,r8[0x0]
8000240e:	30 a8       	mov	r8,10
80002410:	ee 08 06 46 	mulu.d	r6,r7,r8
80002414:	e0 68 03 e8 	mov	r8,1000
80002418:	30 09       	mov	r9,0
8000241a:	e0 6a 03 e7 	mov	r10,999
8000241e:	30 0b       	mov	r11,0
80002420:	ec 0a 00 0a 	add	r10,r6,r10
80002424:	ee 0b 00 4b 	adc	r11,r7,r11
80002428:	f0 1f 00 6f 	mcall	800025e4 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000242c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002430:	f0 0a 00 0a 	add	r10,r8,r10
80002434:	cd aa       	rjmp	800021e8 <et024006_Init+0xa0>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002436:	31 c9       	mov	r9,28
80002438:	fc 18 c0 00 	movh	r8,0xc000
8000243c:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000243e:	30 49       	mov	r9,4
80002440:	fc 18 c0 20 	movh	r8,0xc020
80002444:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002446:	4e 28       	lddpc	r8,800025cc <et024006_Init+0x484>
80002448:	70 07       	ld.w	r7,r8[0x0]
8000244a:	31 48       	mov	r8,20
8000244c:	ee 08 06 46 	mulu.d	r6,r7,r8
80002450:	e0 68 03 e8 	mov	r8,1000
80002454:	30 09       	mov	r9,0
80002456:	e0 6a 03 e7 	mov	r10,999
8000245a:	30 0b       	mov	r11,0
8000245c:	ec 0a 00 0a 	add	r10,r6,r10
80002460:	ee 0b 00 4b 	adc	r11,r7,r11
80002464:	f0 1f 00 60 	mcall	800025e4 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002468:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000246c:	f0 0a 00 0a 	add	r10,r8,r10
80002470:	cc fa       	rjmp	8000220e <et024006_Init+0xc6>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002472:	34 39       	mov	r9,67
80002474:	fc 18 c0 00 	movh	r8,0xc000
80002478:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000247a:	e0 69 00 80 	mov	r9,128
8000247e:	fc 18 c0 20 	movh	r8,0xc020
80002482:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002484:	4d 28       	lddpc	r8,800025cc <et024006_Init+0x484>
80002486:	70 07       	ld.w	r7,r8[0x0]
80002488:	30 58       	mov	r8,5
8000248a:	ee 08 06 46 	mulu.d	r6,r7,r8
8000248e:	e0 68 03 e8 	mov	r8,1000
80002492:	30 09       	mov	r9,0
80002494:	e0 6a 03 e7 	mov	r10,999
80002498:	30 0b       	mov	r11,0
8000249a:	ec 0a 00 0a 	add	r10,r6,r10
8000249e:	ee 0b 00 4b 	adc	r11,r7,r11
800024a2:	f0 1f 00 51 	mcall	800025e4 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800024a6:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800024aa:	f0 0a 00 0a 	add	r10,r8,r10
800024ae:	cc 3a       	rjmp	80002234 <et024006_Init+0xec>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800024b0:	31 b9       	mov	r9,27
800024b2:	fc 18 c0 00 	movh	r8,0xc000
800024b6:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
800024b8:	30 89       	mov	r9,8
800024ba:	fc 18 c0 20 	movh	r8,0xc020
800024be:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
800024c0:	4c 38       	lddpc	r8,800025cc <et024006_Init+0x484>
800024c2:	70 07       	ld.w	r7,r8[0x0]
800024c4:	32 88       	mov	r8,40
800024c6:	ee 08 06 46 	mulu.d	r6,r7,r8
800024ca:	e0 68 03 e8 	mov	r8,1000
800024ce:	30 09       	mov	r9,0
800024d0:	e0 6a 03 e7 	mov	r10,999
800024d4:	30 0b       	mov	r11,0
800024d6:	ec 0a 00 0a 	add	r10,r6,r10
800024da:	ee 0b 00 4b 	adc	r11,r7,r11
800024de:	f0 1f 00 42 	mcall	800025e4 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800024e2:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800024e6:	f0 0a 00 0a 	add	r10,r8,r10
800024ea:	cb 8a       	rjmp	8000225a <et024006_Init+0x112>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800024ec:	31 b9       	mov	r9,27
800024ee:	fc 18 c0 00 	movh	r8,0xc000
800024f2:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
800024f4:	31 09       	mov	r9,16
800024f6:	fc 18 c0 20 	movh	r8,0xc020
800024fa:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
800024fc:	4b 48       	lddpc	r8,800025cc <et024006_Init+0x484>
800024fe:	70 07       	ld.w	r7,r8[0x0]
80002500:	32 88       	mov	r8,40
80002502:	ee 08 06 46 	mulu.d	r6,r7,r8
80002506:	e0 68 03 e8 	mov	r8,1000
8000250a:	30 09       	mov	r9,0
8000250c:	e0 6a 03 e7 	mov	r10,999
80002510:	30 0b       	mov	r11,0
80002512:	ec 0a 00 0a 	add	r10,r6,r10
80002516:	ee 0b 00 4b 	adc	r11,r7,r11
8000251a:	f0 1f 00 33 	mcall	800025e4 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000251e:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002522:	f0 0a 00 0a 	add	r10,r8,r10
80002526:	ca da       	rjmp	80002280 <et024006_Init+0x138>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002528:	32 69       	mov	r9,38
8000252a:	fc 18 c0 00 	movh	r8,0xc000
8000252e:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002530:	30 49       	mov	r9,4
80002532:	fc 18 c0 20 	movh	r8,0xc020
80002536:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002538:	4a 58       	lddpc	r8,800025cc <et024006_Init+0x484>
8000253a:	70 07       	ld.w	r7,r8[0x0]
8000253c:	32 88       	mov	r8,40
8000253e:	ee 08 06 46 	mulu.d	r6,r7,r8
80002542:	e0 68 03 e8 	mov	r8,1000
80002546:	30 09       	mov	r9,0
80002548:	e0 6a 03 e7 	mov	r10,999
8000254c:	30 0b       	mov	r11,0
8000254e:	ec 0a 00 0a 	add	r10,r6,r10
80002552:	ee 0b 00 4b 	adc	r11,r7,r11
80002556:	f0 1f 00 24 	mcall	800025e4 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000255a:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000255e:	f0 0a 00 0a 	add	r10,r8,r10
80002562:	ca 2a       	rjmp	800022a6 <et024006_Init+0x15e>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002564:	fc 19 c0 00 	movh	r9,0xc000
80002568:	32 6a       	mov	r10,38
8000256a:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000256c:	fc 18 c0 20 	movh	r8,0xc020
80002570:	32 4b       	mov	r11,36
80002572:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002574:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002576:	32 c9       	mov	r9,44
80002578:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000257a:	49 58       	lddpc	r8,800025cc <et024006_Init+0x484>
8000257c:	70 07       	ld.w	r7,r8[0x0]
8000257e:	32 88       	mov	r8,40
80002580:	ee 08 06 46 	mulu.d	r6,r7,r8
80002584:	e0 68 03 e8 	mov	r8,1000
80002588:	30 09       	mov	r9,0
8000258a:	e0 6a 03 e7 	mov	r10,999
8000258e:	30 0b       	mov	r11,0
80002590:	ec 0a 00 0a 	add	r10,r6,r10
80002594:	ee 0b 00 4b 	adc	r11,r7,r11
80002598:	f0 1f 00 13 	mcall	800025e4 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000259c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800025a0:	f0 0a 00 0a 	add	r10,r8,r10
800025a4:	c9 4a       	rjmp	800022cc <et024006_Init+0x184>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025a6:	fc 19 c0 00 	movh	r9,0xc000
800025aa:	32 68       	mov	r8,38
800025ac:	b2 08       	st.h	r9[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
800025ae:	fc 18 c0 20 	movh	r8,0xc020
800025b2:	33 ca       	mov	r10,60
800025b4:	b0 0a       	st.h	r8[0x0],r10
}

__always_inline static uint8_t et024006_ReadRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025b6:	37 0a       	mov	r10,112
800025b8:	b2 0a       	st.h	r9[0x0],r10
  return *ET024006_PARAM_ADDR;
800025ba:	90 0b       	ld.sh	r11,r8[0x0]
800025bc:	5c 5b       	castu.b	r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800025be:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800025c0:	16 99       	mov	r9,r11
800025c2:	a3 b9       	sbr	r9,0x3
800025c4:	b0 09       	st.h	r8[0x0],r9
  et024006_GeneralSettings();
  et024006_InterfaceSettings();
  et024006_PowerSettings();
  et024006_PowerUp();
  et024006_PowerOn();
}
800025c6:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800025ca:	00 00       	add	r0,r0
800025cc:	00 00       	add	r0,r0
800025ce:	05 38       	ld.ub	r8,r2++
800025d0:	80 00       	ld.sh	r0,r0[0x0]
800025d2:	2d f4       	sub	r4,-33
800025d4:	80 00       	ld.sh	r0,r0[0x0]
800025d6:	2f 94       	sub	r4,-7
800025d8:	80 00       	ld.sh	r0,r0[0x0]
800025da:	2f 10       	sub	r0,-15
800025dc:	80 00       	ld.sh	r0,r0[0x0]
800025de:	2f c2       	sub	r2,-4
800025e0:	80 00       	ld.sh	r0,r0[0x0]
800025e2:	2f de       	sub	lr,-3
800025e4:	80 00       	ld.sh	r0,r0[0x0]
800025e6:	5a 9e       	cp.w	lr,-23
800025e8:	80 00       	ld.sh	r0,r0[0x0]
800025ea:	20 d8       	sub	r8,13

800025ec <sd_mmc_spi_get_capacity>:
//!         [39]    == data[11] && 0x80
//!
//! @return bit
//!         true
void sd_mmc_spi_get_capacity(void)
{
800025ec:	d4 01       	pushm	lr
  uint8_t  read_bl_len;
  uint8_t  erase_grp_size;
  uint8_t  erase_grp_mult;

  // extract variables from CSD array
  read_bl_len = csd[5] & 0x0F;
800025ee:	4c 18       	lddpc	r8,800026f0 <sd_mmc_spi_get_capacity+0x104>
800025f0:	11 db       	ld.ub	r11,r8[0x5]
  if (card_type == SD_CARD_2_SDHC) {
800025f2:	4c 18       	lddpc	r8,800026f4 <sd_mmc_spi_get_capacity+0x108>
800025f4:	11 8a       	ld.ub	r10,r8[0x0]
800025f6:	30 38       	mov	r8,3
800025f8:	f0 0a 18 00 	cp.b	r10,r8
800025fc:	c2 71       	brne	8000264a <sd_mmc_spi_get_capacity+0x5e>
    c_size = ((csd[7] & 0x3F) << 16) | (csd[8] << 8) | csd[9];
800025fe:	4b d8       	lddpc	r8,800026f0 <sd_mmc_spi_get_capacity+0x104>
80002600:	f1 3a 00 08 	ld.ub	r10,r8[8]
80002604:	f1 39 00 09 	ld.ub	r9,r8[9]
80002608:	f3 ea 10 89 	or	r9,r9,r10<<0x8
8000260c:	11 fa       	ld.ub	r10,r8[0x7]
8000260e:	f5 da c0 06 	bfextu	r10,r10,0x0,0x6
80002612:	f3 ea 11 0a 	or	r10,r9,r10<<0x10
    ++c_size;
80002616:	2f fa       	sub	r10,-1
    capacity = (uint64_t)c_size << 19;
80002618:	f4 0b 16 0d 	lsr	r11,r10,0xd
8000261c:	16 99       	mov	r9,r11
8000261e:	f4 08 15 13 	lsl	r8,r10,0x13
80002622:	4b 6a       	lddpc	r10,800026f8 <sd_mmc_spi_get_capacity+0x10c>
80002624:	f4 e9 00 00 	st.d	r10[0],r8
    capacity_mult = (c_size >> 13) & 0x01FF;
80002628:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
8000262c:	4b 48       	lddpc	r8,800026fc <sd_mmc_spi_get_capacity+0x110>
8000262e:	b0 0b       	st.h	r8[0x0],r11
    sd_mmc_spi_last_block_address = (capacity >> 9) + (capacity_mult << 23) - 1;
80002630:	f4 ea 00 00 	ld.d	r10,r10[0]
80002634:	90 09       	ld.sh	r9,r8[0x0]
80002636:	f4 08 16 09 	lsr	r8,r10,0x9
8000263a:	f1 eb 11 78 	or	r8,r8,r11<<0x17
8000263e:	20 18       	sub	r8,1
80002640:	b7 79       	lsl	r9,0x17
80002642:	12 08       	add	r8,r9
80002644:	4a f9       	lddpc	r9,80002700 <sd_mmc_spi_get_capacity+0x114>
80002646:	93 08       	st.w	r9[0x0],r8
80002648:	c4 28       	rjmp	800026cc <sd_mmc_spi_get_capacity+0xe0>
  } else {
    c_size      = ((csd[6] & 0x03) << 10) + (csd[7] << 2) + ((csd[8] & 0xC0) >> 6);
    c_size_mult = ((csd[9] & 0x03) << 1) + ((csd[10] & 0x80) >> 7);
8000264a:	4a a8       	lddpc	r8,800026f0 <sd_mmc_spi_get_capacity+0x104>
8000264c:	f1 3c 00 0a 	ld.ub	r12,r8[10]
    sd_mmc_spi_last_block_address = ((uint32_t)(c_size + 1) * (uint32_t)((1 << (c_size_mult + 2)))) - 1;
80002650:	f1 39 00 08 	ld.ub	r9,r8[8]
80002654:	a7 89       	lsr	r9,0x6
80002656:	11 fe       	ld.ub	lr,r8[0x7]
80002658:	f2 0e 00 29 	add	r9,r9,lr<<0x2
8000265c:	11 ee       	ld.ub	lr,r8[0x6]
8000265e:	fd de c0 02 	bfextu	lr,lr,0x0,0x2
80002662:	ab 6e       	lsl	lr,0xa
80002664:	1c 09       	add	r9,lr
80002666:	2f f9       	sub	r9,-1
80002668:	f1 38 00 09 	ld.ub	r8,r8[9]
8000266c:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
80002670:	f8 0e 16 07 	lsr	lr,r12,0x7
80002674:	fc 08 00 18 	add	r8,lr,r8<<0x1
80002678:	2f e8       	sub	r8,-2
8000267a:	f2 08 09 49 	lsl	r9,r9,r8
8000267e:	20 19       	sub	r9,1
80002680:	4a 08       	lddpc	r8,80002700 <sd_mmc_spi_get_capacity+0x114>
80002682:	91 09       	st.w	r8[0x0],r9
    capacity = (1 << read_bl_len) * (sd_mmc_spi_last_block_address + 1);
80002684:	70 0e       	ld.w	lr,r8[0x0]
80002686:	f7 db c0 04 	bfextu	r11,r11,0x0,0x4
8000268a:	2f fe       	sub	lr,-1
8000268c:	fc 0b 09 48 	lsl	r8,lr,r11
80002690:	30 09       	mov	r9,0
80002692:	49 ae       	lddpc	lr,800026f8 <sd_mmc_spi_get_capacity+0x10c>
80002694:	fc e9 00 00 	st.d	lr[0],r8
    capacity_mult = 0;
80002698:	49 98       	lddpc	r8,800026fc <sd_mmc_spi_get_capacity+0x110>
8000269a:	b0 09       	st.h	r8[0x0],r9
    if (read_bl_len > 9) {  // 9 means 2^9 = 512b
8000269c:	30 98       	mov	r8,9
8000269e:	f0 0b 18 00 	cp.b	r11,r8
800026a2:	e0 88 00 08 	brls	800026b2 <sd_mmc_spi_get_capacity+0xc6>
      sd_mmc_spi_last_block_address <<= (read_bl_len - 9);
800026a6:	49 78       	lddpc	r8,80002700 <sd_mmc_spi_get_capacity+0x114>
800026a8:	70 09       	ld.w	r9,r8[0x0]
800026aa:	20 9b       	sub	r11,9
800026ac:	f2 0b 09 4b 	lsl	r11,r9,r11
800026b0:	91 0b       	st.w	r8[0x0],r11
    }
  }
  if (card_type == MMC_CARD)
800026b2:	58 0a       	cp.w	r10,0
800026b4:	c0 c1       	brne	800026cc <sd_mmc_spi_get_capacity+0xe0>
  {
    erase_grp_size = ((csd[10] & 0x7C) >> 2);
800026b6:	f1 dc c0 45 	bfextu	r8,r12,0x2,0x5
    erase_grp_mult = ((csd[10] & 0x03) << 3) | ((csd[11] & 0xE0) >> 5);
800026ba:	f9 dc c0 02 	bfextu	r12,r12,0x0,0x2
800026be:	48 d9       	lddpc	r9,800026f0 <sd_mmc_spi_get_capacity+0x104>
800026c0:	f3 39 00 0b 	ld.ub	r9,r9[11]
800026c4:	a3 7c       	lsl	r12,0x3
800026c6:	f9 e9 12 59 	or	r9,r12,r9>>0x5
800026ca:	c0 c8       	rjmp	800026e2 <sd_mmc_spi_get_capacity+0xf6>
  }
  else
  {
    erase_grp_size = ((csd[10] & 0x3F) << 1) + ((csd[11] & 0x80) >> 7);
800026cc:	48 9a       	lddpc	r10,800026f0 <sd_mmc_spi_get_capacity+0x104>
800026ce:	f5 39 00 0a 	ld.ub	r9,r10[10]
800026d2:	f3 d9 c0 06 	bfextu	r9,r9,0x0,0x6
800026d6:	f5 38 00 0b 	ld.ub	r8,r10[11]
800026da:	a7 98       	lsr	r8,0x7
800026dc:	f0 09 00 18 	add	r8,r8,r9<<0x1
800026e0:	30 09       	mov	r9,0
    erase_grp_mult = 0;
  }
  erase_group_size = (erase_grp_size + 1) * (erase_grp_mult + 1);
800026e2:	2f f9       	sub	r9,-1
800026e4:	2f f8       	sub	r8,-1
800026e6:	b1 39       	mul	r9,r8
800026e8:	48 78       	lddpc	r8,80002704 <sd_mmc_spi_get_capacity+0x118>
800026ea:	b0 09       	st.h	r8[0x0],r9
}
800026ec:	d8 02       	popm	pc
800026ee:	00 00       	add	r0,r0
800026f0:	00 00       	add	r0,r0
800026f2:	08 c0       	st.b	r4++,r0
800026f4:	00 00       	add	r0,r0
800026f6:	08 be       	st.h	r4++,lr
800026f8:	00 00       	add	r0,r0
800026fa:	08 ac       	st.w	r4++,r12
800026fc:	00 00       	add	r0,r0
800026fe:	08 b4       	st.h	r4++,r4
80002700:	00 00       	add	r0,r0
80002702:	08 b8       	st.h	r4++,r8
80002704:	00 00       	add	r0,r0
80002706:	08 b6       	st.h	r4++,r6

80002708 <sd_mmc_spi_read_close_PDCA>:
//! Stop PDCA transfer
//! @brief This function closes a PDCA read transfer
//! page programming.
//!
void sd_mmc_spi_read_close_PDCA (void)
{
80002708:	d4 01       	pushm	lr

  // load 16-bit CRC (ignored)
  spi_write(SD_MMC_SPI,0xFF);
8000270a:	e0 6b 00 ff 	mov	r11,255
8000270e:	fe 7c 24 00 	mov	r12,-56320
80002712:	f0 1f 00 0e 	mcall	80002748 <sd_mmc_spi_read_close_PDCA+0x40>
  spi_write(SD_MMC_SPI,0xFF);
80002716:	e0 6b 00 ff 	mov	r11,255
8000271a:	fe 7c 24 00 	mov	r12,-56320
8000271e:	f0 1f 00 0b 	mcall	80002748 <sd_mmc_spi_read_close_PDCA+0x40>

  // continue delivering some clock cycles
  spi_write(SD_MMC_SPI,0xFF);
80002722:	e0 6b 00 ff 	mov	r11,255
80002726:	fe 7c 24 00 	mov	r12,-56320
8000272a:	f0 1f 00 08 	mcall	80002748 <sd_mmc_spi_read_close_PDCA+0x40>
  spi_write(SD_MMC_SPI,0xFF);
8000272e:	e0 6b 00 ff 	mov	r11,255
80002732:	fe 7c 24 00 	mov	r12,-56320
80002736:	f0 1f 00 05 	mcall	80002748 <sd_mmc_spi_read_close_PDCA+0x40>

  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000273a:	30 1b       	mov	r11,1
8000273c:	fe 7c 24 00 	mov	r12,-56320
80002740:	f0 1f 00 03 	mcall	8000274c <sd_mmc_spi_read_close_PDCA+0x44>

}
80002744:	d8 02       	popm	pc
80002746:	00 00       	add	r0,r0
80002748:	80 00       	ld.sh	r0,r0[0x0]
8000274a:	35 1e       	mov	lr,81
8000274c:	80 00       	ld.sh	r0,r0[0x0]
8000274e:	34 3a       	mov	r10,67

80002750 <sd_mmc_spi_send_and_read>:
//! @param  data_to_send   byte to send over SPI
//!
//! @return uint8_t
//!   Byte read from the slave
uint8_t sd_mmc_spi_send_and_read(uint8_t data_to_send)
{
80002750:	d4 01       	pushm	lr
80002752:	20 1d       	sub	sp,4
   unsigned short data_read;
   spi_write(SD_MMC_SPI, data_to_send);
80002754:	18 9b       	mov	r11,r12
80002756:	fe 7c 24 00 	mov	r12,-56320
8000275a:	f0 1f 00 09 	mcall	8000277c <sd_mmc_spi_send_and_read+0x2c>
   if( SPI_ERROR_TIMEOUT == spi_read(SD_MMC_SPI, &data_read) )
8000275e:	fa cb ff fe 	sub	r11,sp,-2
80002762:	fe 7c 24 00 	mov	r12,-56320
80002766:	f0 1f 00 07 	mcall	80002780 <sd_mmc_spi_send_and_read+0x30>
8000276a:	58 1c       	cp.w	r12,1
8000276c:	c0 41       	brne	80002774 <sd_mmc_spi_send_and_read+0x24>
8000276e:	e0 6c 00 ff 	mov	r12,255
80002772:	c0 28       	rjmp	80002776 <sd_mmc_spi_send_and_read+0x26>
     return 0xFF;
   return data_read;
80002774:	1b bc       	ld.ub	r12,sp[0x3]
}
80002776:	2f fd       	sub	sp,-4
80002778:	d8 02       	popm	pc
8000277a:	00 00       	add	r0,r0
8000277c:	80 00       	ld.sh	r0,r0[0x0]
8000277e:	35 1e       	mov	lr,81
80002780:	80 00       	ld.sh	r0,r0[0x0]
80002782:	35 3a       	mov	r10,83

80002784 <sd_mmc_spi_wait_not_busy>:
//! @brief This function waits until the SD/MMC is not busy.
//!
//! @return bit
//!          true when card is not busy
bool sd_mmc_spi_wait_not_busy(void)
{
80002784:	d4 21       	pushm	r4-r7,lr
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80002786:	30 1b       	mov	r11,1
80002788:	fe 7c 24 00 	mov	r12,-56320
8000278c:	f0 1f 00 10 	mcall	800027cc <sd_mmc_spi_wait_not_busy+0x48>
80002790:	30 07       	mov	r7,0
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
80002792:	e0 65 00 ff 	mov	r5,255
80002796:	48 f4       	lddpc	r4,800027d0 <sd_mmc_spi_wait_not_busy+0x4c>
80002798:	3f f6       	mov	r6,-1
8000279a:	c0 b8       	rjmp	800027b0 <sd_mmc_spi_wait_not_busy+0x2c>
  {
    retry++;
8000279c:	2f f7       	sub	r7,-1
    if (retry == 200000)
8000279e:	e2 57 0d 40 	cp.w	r7,200000
800027a2:	c0 71       	brne	800027b0 <sd_mmc_spi_wait_not_busy+0x2c>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
800027a4:	30 1b       	mov	r11,1
800027a6:	fe 7c 24 00 	mov	r12,-56320
800027aa:	f0 1f 00 0b 	mcall	800027d4 <sd_mmc_spi_wait_not_busy+0x50>
800027ae:	d8 2a       	popm	r4-r7,pc,r12=0
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
800027b0:	0a 9c       	mov	r12,r5
800027b2:	f0 1f 00 0a 	mcall	800027d8 <sd_mmc_spi_wait_not_busy+0x54>
800027b6:	a8 8c       	st.b	r4[0x0],r12
800027b8:	ec 0c 18 00 	cp.b	r12,r6
800027bc:	cf 01       	brne	8000279c <sd_mmc_spi_wait_not_busy+0x18>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
      return false;
    }
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
800027be:	30 1b       	mov	r11,1
800027c0:	fe 7c 24 00 	mov	r12,-56320
800027c4:	f0 1f 00 04 	mcall	800027d4 <sd_mmc_spi_wait_not_busy+0x50>
800027c8:	da 2a       	popm	r4-r7,pc,r12=1
800027ca:	00 00       	add	r0,r0
800027cc:	80 00       	ld.sh	r0,r0[0x0]
800027ce:	33 ee       	mov	lr,62
800027d0:	00 00       	add	r0,r0
800027d2:	08 d0       	st.w	--r4,r0
800027d4:	80 00       	ld.sh	r0,r0[0x0]
800027d6:	34 3a       	mov	r10,67
800027d8:	80 00       	ld.sh	r0,r0[0x0]
800027da:	27 50       	sub	r0,117

800027dc <sd_mmc_spi_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF time out error)
uint8_t sd_mmc_spi_command(uint8_t command, uint32_t arg)
{
800027dc:	eb cd 40 f8 	pushm	r3-r7,lr
800027e0:	18 96       	mov	r6,r12
800027e2:	16 97       	mov	r7,r11
  uint8_t retry;

  spi_write(SD_MMC_SPI, 0xFF);            // write dummy byte
800027e4:	e0 6b 00 ff 	mov	r11,255
800027e8:	fe 7c 24 00 	mov	r12,-56320
800027ec:	f0 1f 00 2b 	mcall	80002898 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, command | 0x40);  // send command
800027f0:	0c 9b       	mov	r11,r6
800027f2:	a7 ab       	sbr	r11,0x6
800027f4:	5c 5b       	castu.b	r11
800027f6:	fe 7c 24 00 	mov	r12,-56320
800027fa:	f0 1f 00 28 	mcall	80002898 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>24);         // send parameter
800027fe:	ee 0b 16 18 	lsr	r11,r7,0x18
80002802:	fe 7c 24 00 	mov	r12,-56320
80002806:	f0 1f 00 25 	mcall	80002898 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>16);
8000280a:	ee 0b 16 10 	lsr	r11,r7,0x10
8000280e:	fe 7c 24 00 	mov	r12,-56320
80002812:	f0 1f 00 22 	mcall	80002898 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>8 );
80002816:	f7 d7 c1 10 	bfextu	r11,r7,0x8,0x10
8000281a:	fe 7c 24 00 	mov	r12,-56320
8000281e:	f0 1f 00 1f 	mcall	80002898 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg    );
80002822:	0e 9b       	mov	r11,r7
80002824:	5c 7b       	castu.h	r11
80002826:	fe 7c 24 00 	mov	r12,-56320
8000282a:	f0 1f 00 1c 	mcall	80002898 <sd_mmc_spi_command+0xbc>
  switch(command)
8000282e:	30 08       	mov	r8,0
80002830:	f0 06 18 00 	cp.b	r6,r8
80002834:	c0 60       	breq	80002840 <sd_mmc_spi_command+0x64>
80002836:	30 88       	mov	r8,8
80002838:	f0 06 18 00 	cp.b	r6,r8
8000283c:	c1 01       	brne	8000285c <sd_mmc_spi_command+0x80>
8000283e:	c0 88       	rjmp	8000284e <sd_mmc_spi_command+0x72>
  {
      case MMC_GO_IDLE_STATE:
         spi_write(SD_MMC_SPI, 0x95);
80002840:	e0 6b 00 95 	mov	r11,149
80002844:	fe 7c 24 00 	mov	r12,-56320
80002848:	f0 1f 00 14 	mcall	80002898 <sd_mmc_spi_command+0xbc>
         break;
8000284c:	c0 e8       	rjmp	80002868 <sd_mmc_spi_command+0x8c>
      case MMC_SEND_IF_COND:
         spi_write(SD_MMC_SPI, 0x87);
8000284e:	e0 6b 00 87 	mov	r11,135
80002852:	fe 7c 24 00 	mov	r12,-56320
80002856:	f0 1f 00 11 	mcall	80002898 <sd_mmc_spi_command+0xbc>
         break;
8000285a:	c0 78       	rjmp	80002868 <sd_mmc_spi_command+0x8c>
      default:
         spi_write(SD_MMC_SPI, 0xff);
8000285c:	e0 6b 00 ff 	mov	r11,255
80002860:	fe 7c 24 00 	mov	r12,-56320
80002864:	f0 1f 00 0d 	mcall	80002898 <sd_mmc_spi_command+0xbc>

  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
80002868:	3f f9       	mov	r9,-1
8000286a:	48 d8       	lddpc	r8,8000289c <sd_mmc_spi_command+0xc0>
8000286c:	b0 89       	st.b	r8[0x0],r9
8000286e:	30 07       	mov	r7,0
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002870:	e0 64 00 ff 	mov	r4,255
80002874:	10 93       	mov	r3,r8
80002876:	12 96       	mov	r6,r9
  {
    retry++;
    if(retry > 10) break;
80002878:	30 b5       	mov	r5,11
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
8000287a:	c0 68       	rjmp	80002886 <sd_mmc_spi_command+0xaa>
  {
    retry++;
8000287c:	2f f7       	sub	r7,-1
8000287e:	5c 57       	castu.b	r7
    if(retry > 10) break;
80002880:	ea 07 18 00 	cp.b	r7,r5
80002884:	c0 80       	breq	80002894 <sd_mmc_spi_command+0xb8>
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002886:	08 9c       	mov	r12,r4
80002888:	f0 1f 00 06 	mcall	800028a0 <sd_mmc_spi_command+0xc4>
8000288c:	a6 8c       	st.b	r3[0x0],r12
8000288e:	ec 0c 18 00 	cp.b	r12,r6
80002892:	cf 50       	breq	8000287c <sd_mmc_spi_command+0xa0>
  {
    retry++;
    if(retry > 10) break;
  }
  return r1;
}
80002894:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80002898:	80 00       	ld.sh	r0,r0[0x0]
8000289a:	35 1e       	mov	lr,81
8000289c:	00 00       	add	r0,r0
8000289e:	08 d0       	st.w	--r4,r0
800028a0:	80 00       	ld.sh	r0,r0[0x0]
800028a2:	27 50       	sub	r0,117

800028a4 <sd_mmc_spi_send_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF if time out error)
uint8_t sd_mmc_spi_send_command(uint8_t command, uint32_t arg)
{
800028a4:	eb cd 40 c0 	pushm	r6-r7,lr
800028a8:	18 97       	mov	r7,r12
800028aa:	16 96       	mov	r6,r11
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800028ac:	30 1b       	mov	r11,1
800028ae:	fe 7c 24 00 	mov	r12,-56320
800028b2:	f0 1f 00 09 	mcall	800028d4 <sd_mmc_spi_send_command+0x30>
  r1 = sd_mmc_spi_command(command, arg);
800028b6:	0c 9b       	mov	r11,r6
800028b8:	0e 9c       	mov	r12,r7
800028ba:	f0 1f 00 08 	mcall	800028d8 <sd_mmc_spi_send_command+0x34>
800028be:	48 87       	lddpc	r7,800028dc <sd_mmc_spi_send_command+0x38>
800028c0:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800028c2:	30 1b       	mov	r11,1
800028c4:	fe 7c 24 00 	mov	r12,-56320
800028c8:	f0 1f 00 06 	mcall	800028e0 <sd_mmc_spi_send_command+0x3c>
  return r1;
}
800028cc:	0f 8c       	ld.ub	r12,r7[0x0]
800028ce:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800028d2:	00 00       	add	r0,r0
800028d4:	80 00       	ld.sh	r0,r0[0x0]
800028d6:	33 ee       	mov	lr,62
800028d8:	80 00       	ld.sh	r0,r0[0x0]
800028da:	27 dc       	sub	r12,125
800028dc:	00 00       	add	r0,r0
800028de:	08 d0       	st.w	--r4,r0
800028e0:	80 00       	ld.sh	r0,r0[0x0]
800028e2:	34 3a       	mov	r10,67

800028e4 <sd_mmc_spi_check_hc>:
//!           SD_CARD      Detected card is SD
//!           ERROR


int sd_mmc_spi_check_hc(void)
{
800028e4:	eb cd 40 c0 	pushm	r6-r7,lr
  unsigned char hc_bit;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
800028e8:	f0 1f 00 1c 	mcall	80002958 <sd_mmc_spi_check_hc+0x74>
800028ec:	c0 31       	brne	800028f2 <sd_mmc_spi_check_hc+0xe>
800028ee:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800028f2:	30 1b       	mov	r11,1
800028f4:	fe 7c 24 00 	mov	r12,-56320
800028f8:	f0 1f 00 19 	mcall	8000295c <sd_mmc_spi_check_hc+0x78>
  r1 = sd_mmc_spi_command(SD_READ_OCR, 0);
800028fc:	30 0b       	mov	r11,0
800028fe:	33 ac       	mov	r12,58
80002900:	f0 1f 00 18 	mcall	80002960 <sd_mmc_spi_check_hc+0x7c>
80002904:	49 88       	lddpc	r8,80002964 <sd_mmc_spi_check_hc+0x80>
80002906:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0) {
80002908:	58 0c       	cp.w	r12,0
8000290a:	c0 80       	breq	8000291a <sd_mmc_spi_check_hc+0x36>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000290c:	30 1b       	mov	r11,1
8000290e:	fe 7c 24 00 	mov	r12,-56320
80002912:	f0 1f 00 16 	mcall	80002968 <sd_mmc_spi_check_hc+0x84>
80002916:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;
  }
  hc_bit = sd_mmc_spi_send_and_read(0xFF);
8000291a:	e0 6c 00 ff 	mov	r12,255
8000291e:	f0 1f 00 14 	mcall	8000296c <sd_mmc_spi_check_hc+0x88>
80002922:	18 96       	mov	r6,r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002924:	e0 6c 00 ff 	mov	r12,255
80002928:	f0 1f 00 11 	mcall	8000296c <sd_mmc_spi_check_hc+0x88>
8000292c:	48 e7       	lddpc	r7,80002964 <sd_mmc_spi_check_hc+0x80>
8000292e:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002930:	e0 6c 00 ff 	mov	r12,255
80002934:	f0 1f 00 0e 	mcall	8000296c <sd_mmc_spi_check_hc+0x88>
80002938:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
8000293a:	e0 6c 00 ff 	mov	r12,255
8000293e:	f0 1f 00 0c 	mcall	8000296c <sd_mmc_spi_check_hc+0x88>
80002942:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002944:	30 1b       	mov	r11,1
80002946:	fe 7c 24 00 	mov	r12,-56320
8000294a:	f0 1f 00 08 	mcall	80002968 <sd_mmc_spi_check_hc+0x84>
8000294e:	f9 d6 c0 c1 	bfextu	r12,r6,0x6,0x1
  if(hc_bit & 0x40) {
      return SDHC_CARD;
  }
  return 0;
}
80002952:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002956:	00 00       	add	r0,r0
80002958:	80 00       	ld.sh	r0,r0[0x0]
8000295a:	27 84       	sub	r4,120
8000295c:	80 00       	ld.sh	r0,r0[0x0]
8000295e:	33 ee       	mov	lr,62
80002960:	80 00       	ld.sh	r0,r0[0x0]
80002962:	27 dc       	sub	r12,125
80002964:	00 00       	add	r0,r0
80002966:	08 d0       	st.w	--r4,r0
80002968:	80 00       	ld.sh	r0,r0[0x0]
8000296a:	34 3a       	mov	r10,67
8000296c:	80 00       	ld.sh	r0,r0[0x0]
8000296e:	27 50       	sub	r0,117

80002970 <sd_mmc_spi_get_if>:
//!                true
//!                SD_MMC


int sd_mmc_spi_get_if(void)
{
80002970:	eb cd 40 80 	pushm	r7,lr
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002974:	f0 1f 00 27 	mcall	80002a10 <sd_mmc_spi_get_if+0xa0>
80002978:	c0 31       	brne	8000297e <sd_mmc_spi_get_if+0xe>
8000297a:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
8000297e:	30 1b       	mov	r11,1
80002980:	fe 7c 24 00 	mov	r12,-56320
80002984:	f0 1f 00 24 	mcall	80002a14 <sd_mmc_spi_get_if+0xa4>
  r1 = sd_mmc_spi_command(MMC_SEND_IF_COND, 0x000001AA);
80002988:	e0 6b 01 aa 	mov	r11,426
8000298c:	30 8c       	mov	r12,8
8000298e:	f0 1f 00 23 	mcall	80002a18 <sd_mmc_spi_get_if+0xa8>
80002992:	4a 38       	lddpc	r8,80002a1c <sd_mmc_spi_get_if+0xac>
80002994:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if((r1 & MMC_R1_ILLEGAL_COM) != 0) {
80002996:	e2 1c 00 04 	andl	r12,0x4,COH
8000299a:	c0 80       	breq	800029aa <sd_mmc_spi_get_if+0x3a>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000299c:	30 1b       	mov	r11,1
8000299e:	fe 7c 24 00 	mov	r12,-56320
800029a2:	f0 1f 00 20 	mcall	80002a20 <sd_mmc_spi_get_if+0xb0>
800029a6:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
    return SD_MMC;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
800029aa:	e0 6c 00 ff 	mov	r12,255
800029ae:	f0 1f 00 1e 	mcall	80002a24 <sd_mmc_spi_get_if+0xb4>
800029b2:	49 b7       	lddpc	r7,80002a1c <sd_mmc_spi_get_if+0xac>
800029b4:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
800029b6:	e0 6c 00 ff 	mov	r12,255
800029ba:	f0 1f 00 1b 	mcall	80002a24 <sd_mmc_spi_get_if+0xb4>
800029be:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
800029c0:	e0 6c 00 ff 	mov	r12,255
800029c4:	f0 1f 00 18 	mcall	80002a24 <sd_mmc_spi_get_if+0xb4>
800029c8:	ae 8c       	st.b	r7[0x0],r12
  if((r1 & 0x01) == 0) {
800029ca:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
800029ce:	c0 81       	brne	800029de <sd_mmc_spi_get_if+0x6e>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800029d0:	30 1b       	mov	r11,1
800029d2:	fe 7c 24 00 	mov	r12,-56320
800029d6:	f0 1f 00 13 	mcall	80002a20 <sd_mmc_spi_get_if+0xb0>
800029da:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
800029de:	e0 6c 00 ff 	mov	r12,255
800029e2:	f0 1f 00 11 	mcall	80002a24 <sd_mmc_spi_get_if+0xb4>
800029e6:	48 e8       	lddpc	r8,80002a1c <sd_mmc_spi_get_if+0xac>
800029e8:	b0 8c       	st.b	r8[0x0],r12
  if(r1 != 0xaa) {
800029ea:	3a a8       	mov	r8,-86
800029ec:	f0 0c 18 00 	cp.b	r12,r8
800029f0:	c0 80       	breq	80002a00 <sd_mmc_spi_get_if+0x90>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800029f2:	30 1b       	mov	r11,1
800029f4:	fe 7c 24 00 	mov	r12,-56320
800029f8:	f0 1f 00 0a 	mcall	80002a20 <sd_mmc_spi_get_if+0xb0>
800029fc:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE; /* wrong test pattern */
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002a00:	30 1b       	mov	r11,1
80002a02:	fe 7c 24 00 	mov	r12,-56320
80002a06:	f0 1f 00 07 	mcall	80002a20 <sd_mmc_spi_get_if+0xb0>
80002a0a:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
80002a0e:	00 00       	add	r0,r0
80002a10:	80 00       	ld.sh	r0,r0[0x0]
80002a12:	27 84       	sub	r4,120
80002a14:	80 00       	ld.sh	r0,r0[0x0]
80002a16:	33 ee       	mov	lr,62
80002a18:	80 00       	ld.sh	r0,r0[0x0]
80002a1a:	27 dc       	sub	r12,125
80002a1c:	00 00       	add	r0,r0
80002a1e:	08 d0       	st.w	--r4,r0
80002a20:	80 00       	ld.sh	r0,r0[0x0]
80002a22:	34 3a       	mov	r10,67
80002a24:	80 00       	ld.sh	r0,r0[0x0]
80002a26:	27 50       	sub	r0,117

80002a28 <sd_mmc_spi_get_csd>:
//! @param  buffer to fill
//!
//! @return bit
//!         true / false
bool sd_mmc_spi_get_csd(uint8_t *buffer)
{
80002a28:	eb cd 40 fc 	pushm	r2-r7,lr
80002a2c:	20 1d       	sub	sp,4
80002a2e:	18 92       	mov	r2,r12
uint8_t retry;
unsigned short data_read;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002a30:	f0 1f 00 32 	mcall	80002af8 <sd_mmc_spi_get_csd+0xd0>
80002a34:	c5 f0       	breq	80002af2 <sd_mmc_spi_get_csd+0xca>
    return false;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002a36:	30 1b       	mov	r11,1
80002a38:	fe 7c 24 00 	mov	r12,-56320
80002a3c:	f0 1f 00 30 	mcall	80002afc <sd_mmc_spi_get_csd+0xd4>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
80002a40:	30 0b       	mov	r11,0
80002a42:	30 9c       	mov	r12,9
80002a44:	f0 1f 00 2f 	mcall	80002b00 <sd_mmc_spi_get_csd+0xd8>
80002a48:	4a f8       	lddpc	r8,80002b04 <sd_mmc_spi_get_csd+0xdc>
80002a4a:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0x00)
80002a4c:	58 0c       	cp.w	r12,0
80002a4e:	c0 81       	brne	80002a5e <sd_mmc_spi_get_csd+0x36>
80002a50:	30 07       	mov	r7,0
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
80002a52:	e0 64 00 ff 	mov	r4,255
80002a56:	10 93       	mov	r3,r8
80002a58:	3f e6       	mov	r6,-2
  {
    if (retry > 8)
80002a5a:	30 95       	mov	r5,9
80002a5c:	c1 78       	rjmp	80002a8a <sd_mmc_spi_get_csd+0x62>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
  // check for valid response
  if(r1 != 0x00)
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002a5e:	30 1b       	mov	r11,1
80002a60:	fe 7c 24 00 	mov	r12,-56320
80002a64:	f0 1f 00 29 	mcall	80002b08 <sd_mmc_spi_get_csd+0xe0>
    sd_mmc_spi_init_done = false;
80002a68:	30 09       	mov	r9,0
80002a6a:	4a 98       	lddpc	r8,80002b0c <sd_mmc_spi_get_csd+0xe4>
80002a6c:	b0 89       	st.b	r8[0x0],r9
80002a6e:	30 0c       	mov	r12,0
    return false;
80002a70:	c4 18       	rjmp	80002af2 <sd_mmc_spi_get_csd+0xca>
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
  {
    if (retry > 8)
80002a72:	ea 07 18 00 	cp.b	r7,r5
80002a76:	c0 81       	brne	80002a86 <sd_mmc_spi_get_csd+0x5e>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002a78:	30 1b       	mov	r11,1
80002a7a:	fe 7c 24 00 	mov	r12,-56320
80002a7e:	f0 1f 00 23 	mcall	80002b08 <sd_mmc_spi_get_csd+0xe0>
80002a82:	30 0c       	mov	r12,0
      return false;
80002a84:	c3 78       	rjmp	80002af2 <sd_mmc_spi_get_csd+0xca>
    }
    retry++;
80002a86:	2f f7       	sub	r7,-1
80002a88:	5c 57       	castu.b	r7
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
80002a8a:	08 9c       	mov	r12,r4
80002a8c:	f0 1f 00 21 	mcall	80002b10 <sd_mmc_spi_get_csd+0xe8>
80002a90:	a6 8c       	st.b	r3[0x0],r12
80002a92:	ec 0c 18 00 	cp.b	r12,r6
80002a96:	ce e1       	brne	80002a72 <sd_mmc_spi_get_csd+0x4a>
80002a98:	30 07       	mov	r7,0
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
80002a9a:	e0 65 00 ff 	mov	r5,255
80002a9e:	fe 76 24 00 	mov	r6,-56320
   spi_read(SD_MMC_SPI,&data_read);
80002aa2:	fa c4 ff fe 	sub	r4,sp,-2
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
80002aa6:	0a 9b       	mov	r11,r5
80002aa8:	0c 9c       	mov	r12,r6
80002aaa:	f0 1f 00 1b 	mcall	80002b14 <sd_mmc_spi_get_csd+0xec>
   spi_read(SD_MMC_SPI,&data_read);
80002aae:	08 9b       	mov	r11,r4
80002ab0:	0c 9c       	mov	r12,r6
80002ab2:	f0 1f 00 1a 	mcall	80002b18 <sd_mmc_spi_get_csd+0xf0>
    buffer[retry] = data_read;
80002ab6:	9a 18       	ld.sh	r8,sp[0x2]
80002ab8:	e4 07 0b 08 	st.b	r2[r7],r8
80002abc:	2f f7       	sub	r7,-1
      return false;
    }
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
80002abe:	59 07       	cp.w	r7,16
80002ac0:	cf 31       	brne	80002aa6 <sd_mmc_spi_get_csd+0x7e>
  {
   spi_write(SD_MMC_SPI,0xFF);
   spi_read(SD_MMC_SPI,&data_read);
    buffer[retry] = data_read;
  }
   spi_write(SD_MMC_SPI,0xFF);   // load CRC (not used)
80002ac2:	e0 6b 00 ff 	mov	r11,255
80002ac6:	fe 7c 24 00 	mov	r12,-56320
80002aca:	f0 1f 00 13 	mcall	80002b14 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);
80002ace:	e0 6b 00 ff 	mov	r11,255
80002ad2:	fe 7c 24 00 	mov	r12,-56320
80002ad6:	f0 1f 00 10 	mcall	80002b14 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction
80002ada:	e0 6b 00 ff 	mov	r11,255
80002ade:	fe 7c 24 00 	mov	r12,-56320
80002ae2:	f0 1f 00 0d 	mcall	80002b14 <sd_mmc_spi_get_csd+0xec>
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002ae6:	30 1b       	mov	r11,1
80002ae8:	fe 7c 24 00 	mov	r12,-56320
80002aec:	f0 1f 00 07 	mcall	80002b08 <sd_mmc_spi_get_csd+0xe0>
80002af0:	30 1c       	mov	r12,1
  return true;
}
80002af2:	2f fd       	sub	sp,-4
80002af4:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80002af8:	80 00       	ld.sh	r0,r0[0x0]
80002afa:	27 84       	sub	r4,120
80002afc:	80 00       	ld.sh	r0,r0[0x0]
80002afe:	33 ee       	mov	lr,62
80002b00:	80 00       	ld.sh	r0,r0[0x0]
80002b02:	27 dc       	sub	r12,125
80002b04:	00 00       	add	r0,r0
80002b06:	08 d0       	st.w	--r4,r0
80002b08:	80 00       	ld.sh	r0,r0[0x0]
80002b0a:	34 3a       	mov	r10,67
80002b0c:	00 00       	add	r0,r0
80002b0e:	05 54       	ld.sh	r4,--r2
80002b10:	80 00       	ld.sh	r0,r0[0x0]
80002b12:	27 50       	sub	r0,117
80002b14:	80 00       	ld.sh	r0,r0[0x0]
80002b16:	35 1e       	mov	lr,81
80002b18:	80 00       	ld.sh	r0,r0[0x0]
80002b1a:	35 3a       	mov	r10,83

80002b1c <sd_mmc_spi_internal_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_internal_init(void)
{
80002b1c:	d4 31       	pushm	r0-r7,lr
  uint16_t retry;
  int i;
  int if_cond;

  // Start at low frequency
  sd_mmc_opt.baudrate = 400000;
80002b1e:	fe fb 02 66 	ld.w	r11,pc[614]
80002b22:	e6 68 1a 80 	mov	r8,400000
80002b26:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
80002b28:	fe f8 02 60 	ld.w	r8,pc[608]
80002b2c:	70 0a       	ld.w	r10,r8[0x0]
80002b2e:	fe 7c 24 00 	mov	r12,-56320
80002b32:	f0 1f 00 97 	mcall	80002d8c <sd_mmc_spi_internal_init+0x270>

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002b36:	30 1b       	mov	r11,1
80002b38:	fe 7c 24 00 	mov	r12,-56320
80002b3c:	f0 1f 00 95 	mcall	80002d90 <sd_mmc_spi_internal_init+0x274>
80002b40:	30 07       	mov	r7,0
  for(i = 0; i < 10; ++i) {
    spi_write(SD_MMC_SPI,0xFF);
80002b42:	e0 66 00 ff 	mov	r6,255
80002b46:	fe 75 24 00 	mov	r5,-56320
80002b4a:	0c 9b       	mov	r11,r6
80002b4c:	0a 9c       	mov	r12,r5
80002b4e:	f0 1f 00 92 	mcall	80002d94 <sd_mmc_spi_internal_init+0x278>
  sd_mmc_opt.baudrate = 400000;
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
  for(i = 0; i < 10; ++i) {
80002b52:	2f f7       	sub	r7,-1
80002b54:	58 a7       	cp.w	r7,10
80002b56:	cf a1       	brne	80002b4a <sd_mmc_spi_internal_init+0x2e>
    spi_write(SD_MMC_SPI,0xFF);
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002b58:	30 1b       	mov	r11,1
80002b5a:	fe 7c 24 00 	mov	r12,-56320
80002b5e:	f0 1f 00 8f 	mcall	80002d98 <sd_mmc_spi_internal_init+0x27c>

  // RESET THE MEMORY CARD
  sd_mmc_spi_init_done = false;
80002b62:	30 08       	mov	r8,0
80002b64:	fe f9 02 38 	ld.w	r9,pc[568]
80002b68:	b2 88       	st.b	r9[0x0],r8
  card_type = MMC_CARD;
80002b6a:	fe f9 02 36 	ld.w	r9,pc[566]
80002b6e:	b2 88       	st.b	r9[0x0],r8
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002b70:	30 0b       	mov	r11,0
80002b72:	16 9c       	mov	r12,r11
80002b74:	f0 1f 00 8c 	mcall	80002da4 <sd_mmc_spi_internal_init+0x288>
80002b78:	fe f8 02 30 	ld.w	r8,pc[560]
80002b7c:	b0 8c       	st.b	r8[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002b7e:	e0 6b 00 ff 	mov	r11,255
80002b82:	fe 7c 24 00 	mov	r12,-56320
80002b86:	f0 1f 00 84 	mcall	80002d94 <sd_mmc_spi_internal_init+0x278>
80002b8a:	30 17       	mov	r7,1
    // do retry counter
    retry++;
    if(retry > 100)
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
80002b8c:	fe f6 02 1c 	ld.w	r6,pc[540]
80002b90:	30 15       	mov	r5,1
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002b92:	30 03       	mov	r3,0
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002b94:	e0 62 00 ff 	mov	r2,255
80002b98:	fe 71 24 00 	mov	r1,-56320
    // do retry counter
    retry++;
    if(retry > 100)
80002b9c:	36 54       	mov	r4,101
80002b9e:	c1 08       	rjmp	80002bbe <sd_mmc_spi_internal_init+0xa2>
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002ba0:	06 9b       	mov	r11,r3
80002ba2:	06 9c       	mov	r12,r3
80002ba4:	f0 1f 00 80 	mcall	80002da4 <sd_mmc_spi_internal_init+0x288>
80002ba8:	ac 8c       	st.b	r6[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002baa:	04 9b       	mov	r11,r2
80002bac:	02 9c       	mov	r12,r1
80002bae:	f0 1f 00 7a 	mcall	80002d94 <sd_mmc_spi_internal_init+0x278>
    // do retry counter
    retry++;
80002bb2:	2f f7       	sub	r7,-1
80002bb4:	5c 87       	casts.h	r7
    if(retry > 100)
80002bb6:	e8 07 19 00 	cp.h	r7,r4
80002bba:	e0 80 00 e4 	breq	80002d82 <sd_mmc_spi_internal_init+0x266>
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
80002bbe:	0d 88       	ld.ub	r8,r6[0x0]
80002bc0:	ea 08 18 00 	cp.b	r8,r5
80002bc4:	ce e1       	brne	80002ba0 <sd_mmc_spi_internal_init+0x84>

  if_cond = sd_mmc_spi_get_if();
80002bc6:	f0 1f 00 7a 	mcall	80002dac <sd_mmc_spi_internal_init+0x290>
  if(if_cond == -1) {
80002bca:	5b fc       	cp.w	r12,-1
80002bcc:	e0 80 00 db 	breq	80002d82 <sd_mmc_spi_internal_init+0x266>
      return false; // card is bad
  } else if (if_cond == 1) {
80002bd0:	58 1c       	cp.w	r12,1
80002bd2:	c0 51       	brne	80002bdc <sd_mmc_spi_internal_init+0xc0>
      card_type = SD_CARD_2;
80002bd4:	30 29       	mov	r9,2
80002bd6:	4f 38       	lddpc	r8,80002da0 <sd_mmc_spi_internal_init+0x284>
80002bd8:	b0 89       	st.b	r8[0x0],r9
80002bda:	c4 c8       	rjmp	80002c72 <sd_mmc_spi_internal_init+0x156>
  } else {
    // IDENTIFICATION OF THE CARD TYPE (SD or MMC)
    // Both cards will accept CMD55 command but only the SD card will respond to ACMD41
    r1 = sd_mmc_spi_send_command(SD_APP_CMD55,0);
80002bdc:	30 0b       	mov	r11,0
80002bde:	33 7c       	mov	r12,55
80002be0:	f0 1f 00 71 	mcall	80002da4 <sd_mmc_spi_internal_init+0x288>
80002be4:	4f 17       	lddpc	r7,80002da8 <sd_mmc_spi_internal_init+0x28c>
80002be6:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
80002be8:	e0 6b 00 ff 	mov	r11,255
80002bec:	fe 7c 24 00 	mov	r12,-56320
80002bf0:	f0 1f 00 69 	mcall	80002d94 <sd_mmc_spi_internal_init+0x278>

    r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002bf4:	30 0b       	mov	r11,0
80002bf6:	32 9c       	mov	r12,41
80002bf8:	f0 1f 00 6b 	mcall	80002da4 <sd_mmc_spi_internal_init+0x288>
80002bfc:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
80002bfe:	e0 6b 00 ff 	mov	r11,255
80002c02:	fe 7c 24 00 	mov	r12,-56320
80002c06:	f0 1f 00 64 	mcall	80002d94 <sd_mmc_spi_internal_init+0x278>

    if ((r1&0xFE) == 0) {   // ignore "in_idle_state" flag bit
80002c0a:	0f 88       	ld.ub	r8,r7[0x0]
80002c0c:	e2 18 00 fe 	andl	r8,0xfe,COH
80002c10:	c0 51       	brne	80002c1a <sd_mmc_spi_internal_init+0xfe>
      card_type = SD_CARD;    // card has accepted the command, this is a SD card
80002c12:	30 19       	mov	r9,1
80002c14:	4e 38       	lddpc	r8,80002da0 <sd_mmc_spi_internal_init+0x284>
80002c16:	b0 89       	st.b	r8[0x0],r9
80002c18:	c2 d8       	rjmp	80002c72 <sd_mmc_spi_internal_init+0x156>
    } else {
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
80002c1a:	30 09       	mov	r9,0
80002c1c:	4e 18       	lddpc	r8,80002da0 <sd_mmc_spi_internal_init+0x284>
80002c1e:	b0 89       	st.b	r8[0x0],r9
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002c20:	30 0b       	mov	r11,0
80002c22:	16 9c       	mov	r12,r11
80002c24:	f0 1f 00 60 	mcall	80002da4 <sd_mmc_spi_internal_init+0x288>
80002c28:	4e 08       	lddpc	r8,80002da8 <sd_mmc_spi_internal_init+0x28c>
80002c2a:	b0 8c       	st.b	r8[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002c2c:	e0 6b 00 ff 	mov	r11,255
80002c30:	fe 7c 24 00 	mov	r12,-56320
80002c34:	f0 1f 00 58 	mcall	80002d94 <sd_mmc_spi_internal_init+0x278>
80002c38:	30 17       	mov	r7,1
        // do retry counter
        retry++;
        if(retry > 100)
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
80002c3a:	4d c6       	lddpc	r6,80002da8 <sd_mmc_spi_internal_init+0x28c>
80002c3c:	30 15       	mov	r5,1
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002c3e:	30 03       	mov	r3,0
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002c40:	e0 62 00 ff 	mov	r2,255
80002c44:	fe 71 24 00 	mov	r1,-56320
        // do retry counter
        retry++;
        if(retry > 100)
80002c48:	36 54       	mov	r4,101
80002c4a:	c1 08       	rjmp	80002c6a <sd_mmc_spi_internal_init+0x14e>
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002c4c:	06 9b       	mov	r11,r3
80002c4e:	06 9c       	mov	r12,r3
80002c50:	f0 1f 00 55 	mcall	80002da4 <sd_mmc_spi_internal_init+0x288>
80002c54:	ac 8c       	st.b	r6[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002c56:	04 9b       	mov	r11,r2
80002c58:	02 9c       	mov	r12,r1
80002c5a:	f0 1f 00 4f 	mcall	80002d94 <sd_mmc_spi_internal_init+0x278>
        // do retry counter
        retry++;
80002c5e:	2f f7       	sub	r7,-1
80002c60:	5c 87       	casts.h	r7
        if(retry > 100)
80002c62:	e8 07 19 00 	cp.h	r7,r4
80002c66:	e0 80 00 8e 	breq	80002d82 <sd_mmc_spi_internal_init+0x266>
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
80002c6a:	0d 88       	ld.ub	r8,r6[0x0]
80002c6c:	ea 08 18 00 	cp.b	r8,r5
80002c70:	ce e1       	brne	80002c4c <sd_mmc_spi_internal_init+0x130>
80002c72:	30 07       	mov	r7,0

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
80002c74:	4c b4       	lddpc	r4,80002da0 <sd_mmc_spi_internal_init+0x284>
80002c76:	30 15       	mov	r5,1
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
      break;
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
80002c78:	0e 93       	mov	r3,r7
80002c7a:	33 70       	mov	r0,55
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002c7c:	4c b6       	lddpc	r6,80002da8 <sd_mmc_spi_internal_init+0x28c>
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002c7e:	e0 62 00 ff 	mov	r2,255
80002c82:	fe 71 24 00 	mov	r1,-56320

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
80002c86:	09 88       	ld.ub	r8,r4[0x0]
80002c88:	ea 08 18 00 	cp.b	r8,r5
80002c8c:	c1 10       	breq	80002cae <sd_mmc_spi_internal_init+0x192>
80002c8e:	c0 63       	brcs	80002c9a <sd_mmc_spi_internal_init+0x17e>
80002c90:	30 29       	mov	r9,2
80002c92:	f2 08 18 00 	cp.b	r8,r9
80002c96:	c2 81       	brne	80002ce6 <sd_mmc_spi_internal_init+0x1ca>
80002c98:	c1 98       	rjmp	80002cca <sd_mmc_spi_internal_init+0x1ae>
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
80002c9a:	06 9b       	mov	r11,r3
80002c9c:	30 1c       	mov	r12,1
80002c9e:	f0 1f 00 42 	mcall	80002da4 <sd_mmc_spi_internal_init+0x288>
80002ca2:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002ca4:	04 9b       	mov	r11,r2
80002ca6:	02 9c       	mov	r12,r1
80002ca8:	f0 1f 00 3b 	mcall	80002d94 <sd_mmc_spi_internal_init+0x278>
      break;
80002cac:	c1 d8       	rjmp	80002ce6 <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
80002cae:	06 9b       	mov	r11,r3
80002cb0:	00 9c       	mov	r12,r0
80002cb2:	f0 1f 00 3d 	mcall	80002da4 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002cb6:	06 9b       	mov	r11,r3
80002cb8:	32 9c       	mov	r12,41
80002cba:	f0 1f 00 3b 	mcall	80002da4 <sd_mmc_spi_internal_init+0x288>
80002cbe:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002cc0:	04 9b       	mov	r11,r2
80002cc2:	02 9c       	mov	r12,r1
80002cc4:	f0 1f 00 34 	mcall	80002d94 <sd_mmc_spi_internal_init+0x278>
      break;
80002cc8:	c0 f8       	rjmp	80002ce6 <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD_2:
      // set high capacity bit mask
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
80002cca:	06 9b       	mov	r11,r3
80002ccc:	00 9c       	mov	r12,r0
80002cce:	f0 1f 00 36 	mcall	80002da4 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0x40000000);
80002cd2:	fc 1b 40 00 	movh	r11,0x4000
80002cd6:	32 9c       	mov	r12,41
80002cd8:	f0 1f 00 33 	mcall	80002da4 <sd_mmc_spi_internal_init+0x288>
80002cdc:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002cde:	04 9b       	mov	r11,r2
80002ce0:	02 9c       	mov	r12,r1
80002ce2:	f0 1f 00 2d 	mcall	80002d94 <sd_mmc_spi_internal_init+0x278>
      break;
    }
     // do retry counter
     retry++;
80002ce6:	2f f7       	sub	r7,-1
80002ce8:	5c 87       	casts.h	r7
     if(retry == 50000)    // measured approx. 500 on several cards
80002cea:	fe 78 c3 50 	mov	r8,-15536
80002cee:	f0 07 19 00 	cp.h	r7,r8
80002cf2:	c4 80       	breq	80002d82 <sd_mmc_spi_internal_init+0x266>
        return false;
  } while (r1);
80002cf4:	0d 89       	ld.ub	r9,r6[0x0]
80002cf6:	30 08       	mov	r8,0
80002cf8:	f0 09 18 00 	cp.b	r9,r8
80002cfc:	cc 51       	brne	80002c86 <sd_mmc_spi_internal_init+0x16a>

  // CHECK FOR SDHC
  if(card_type == SD_CARD_2) {
80002cfe:	4a 98       	lddpc	r8,80002da0 <sd_mmc_spi_internal_init+0x284>
80002d00:	11 89       	ld.ub	r9,r8[0x0]
80002d02:	30 28       	mov	r8,2
80002d04:	f0 09 18 00 	cp.b	r9,r8
80002d08:	c0 a1       	brne	80002d1c <sd_mmc_spi_internal_init+0x200>
    if_cond = sd_mmc_spi_check_hc();
80002d0a:	f0 1f 00 2a 	mcall	80002db0 <sd_mmc_spi_internal_init+0x294>
    if (if_cond == -1) {
80002d0e:	5b fc       	cp.w	r12,-1
80002d10:	c3 90       	breq	80002d82 <sd_mmc_spi_internal_init+0x266>
      return false;
    } else if (if_cond == 1){
80002d12:	58 1c       	cp.w	r12,1
80002d14:	c0 41       	brne	80002d1c <sd_mmc_spi_internal_init+0x200>
          card_type = SD_CARD_2_SDHC;
80002d16:	30 39       	mov	r9,3
80002d18:	4a 28       	lddpc	r8,80002da0 <sd_mmc_spi_internal_init+0x284>
80002d1a:	b0 89       	st.b	r8[0x0],r9
      }
  }

  // DISABLE CRC TO SIMPLIFY AND SPEED UP COMMUNICATIONS
  r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0);  // disable CRC (should be already initialized on SPI init)
80002d1c:	30 0b       	mov	r11,0
80002d1e:	33 bc       	mov	r12,59
80002d20:	f0 1f 00 21 	mcall	80002da4 <sd_mmc_spi_internal_init+0x288>
80002d24:	4a 17       	lddpc	r7,80002da8 <sd_mmc_spi_internal_init+0x28c>
80002d26:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002d28:	e0 6b 00 ff 	mov	r11,255
80002d2c:	fe 7c 24 00 	mov	r12,-56320
80002d30:	f0 1f 00 19 	mcall	80002d94 <sd_mmc_spi_internal_init+0x278>

  // SET BLOCK LENGTH TO 512 BYTES
  r1 = sd_mmc_spi_send_command(MMC_SET_BLOCKLEN, 512);
80002d34:	e0 6b 02 00 	mov	r11,512
80002d38:	31 0c       	mov	r12,16
80002d3a:	f0 1f 00 1b 	mcall	80002da4 <sd_mmc_spi_internal_init+0x288>
80002d3e:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002d40:	e0 6b 00 ff 	mov	r11,255
80002d44:	fe 7c 24 00 	mov	r12,-56320
80002d48:	f0 1f 00 13 	mcall	80002d94 <sd_mmc_spi_internal_init+0x278>
  if (r1 != 0x00)
80002d4c:	0f 89       	ld.ub	r9,r7[0x0]
80002d4e:	30 08       	mov	r8,0
80002d50:	f0 09 18 00 	cp.b	r9,r8
80002d54:	c1 71       	brne	80002d82 <sd_mmc_spi_internal_init+0x266>
    return false;    // card unsupported if block length of 512b is not accepted

  // GET CARD SPECIFIC DATA
  if (false ==  sd_mmc_spi_get_csd(csd))
80002d56:	49 8c       	lddpc	r12,80002db4 <sd_mmc_spi_internal_init+0x298>
80002d58:	f0 1f 00 18 	mcall	80002db8 <sd_mmc_spi_internal_init+0x29c>
80002d5c:	c1 30       	breq	80002d82 <sd_mmc_spi_internal_init+0x266>
    return false;

  // GET CARD CAPACITY and NUMBER OF SECTORS
  sd_mmc_spi_get_capacity();
80002d5e:	f0 1f 00 18 	mcall	80002dbc <sd_mmc_spi_internal_init+0x2a0>
#if (defined SD_MMC_READ_CID) && (SD_MMC_READ_CID == true)
  if (false ==  sd_mmc_spi_get_cid(cid))
    return false;
#endif

  sd_mmc_spi_init_done = true;
80002d62:	30 19       	mov	r9,1
80002d64:	48 e8       	lddpc	r8,80002d9c <sd_mmc_spi_internal_init+0x280>
80002d66:	b0 89       	st.b	r8[0x0],r9

  // Set SPI Speed to MAX
  sd_mmc_opt.baudrate = SD_MMC_SPI_MASTER_SPEED;
80002d68:	48 7b       	lddpc	r11,80002d84 <sd_mmc_spi_internal_init+0x268>
80002d6a:	e0 68 1b 00 	mov	r8,6912
80002d6e:	ea 18 00 b7 	orh	r8,0xb7
80002d72:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
80002d74:	48 58       	lddpc	r8,80002d88 <sd_mmc_spi_internal_init+0x26c>
80002d76:	70 0a       	ld.w	r10,r8[0x0]
80002d78:	fe 7c 24 00 	mov	r12,-56320
80002d7c:	f0 1f 00 04 	mcall	80002d8c <sd_mmc_spi_internal_init+0x270>
80002d80:	da 3a       	popm	r0-r7,pc,r12=1
  return true;
80002d82:	d8 3a       	popm	r0-r7,pc,r12=0
80002d84:	00 00       	add	r0,r0
80002d86:	05 40       	ld.w	r0,--r2
80002d88:	00 00       	add	r0,r0
80002d8a:	05 50       	ld.sh	r0,--r2
80002d8c:	80 00       	ld.sh	r0,r0[0x0]
80002d8e:	34 60       	mov	r0,70
80002d90:	80 00       	ld.sh	r0,r0[0x0]
80002d92:	33 ee       	mov	lr,62
80002d94:	80 00       	ld.sh	r0,r0[0x0]
80002d96:	35 1e       	mov	lr,81
80002d98:	80 00       	ld.sh	r0,r0[0x0]
80002d9a:	34 3a       	mov	r10,67
80002d9c:	00 00       	add	r0,r0
80002d9e:	05 54       	ld.sh	r4,--r2
80002da0:	00 00       	add	r0,r0
80002da2:	08 be       	st.h	r4++,lr
80002da4:	80 00       	ld.sh	r0,r0[0x0]
80002da6:	28 a4       	sub	r4,-118
80002da8:	00 00       	add	r0,r0
80002daa:	08 d0       	st.w	--r4,r0
80002dac:	80 00       	ld.sh	r0,r0[0x0]
80002dae:	29 70       	sub	r0,-105
80002db0:	80 00       	ld.sh	r0,r0[0x0]
80002db2:	28 e4       	sub	r4,-114
80002db4:	00 00       	add	r0,r0
80002db6:	08 c0       	st.b	r4++,r0
80002db8:	80 00       	ld.sh	r0,r0[0x0]
80002dba:	2a 28       	sub	r8,-94
80002dbc:	80 00       	ld.sh	r0,r0[0x0]
80002dbe:	25 ec       	sub	r12,94

80002dc0 <sd_mmc_spi_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_init(spi_options_t spiOptions, unsigned int pba_hz)
{
80002dc0:	eb cd 40 10 	pushm	r4,lr
80002dc4:	fa c4 ff f8 	sub	r4,sp,-8
  // Keep SPI options internally
  sd_mmc_pba_hz = pba_hz;
80002dc8:	48 88       	lddpc	r8,80002de8 <sd_mmc_spi_init+0x28>
80002dca:	91 0c       	st.w	r8[0x0],r12
  memcpy( &sd_mmc_opt, &spiOptions, sizeof(spi_options_t) );
80002dcc:	48 88       	lddpc	r8,80002dec <sd_mmc_spi_init+0x2c>
80002dce:	e8 ea 00 00 	ld.d	r10,r4[0]
80002dd2:	f0 eb 00 00 	st.d	r8[0],r10
80002dd6:	e8 ea 00 08 	ld.d	r10,r4[8]
80002dda:	f0 eb 00 08 	st.d	r8[8],r10

  // Initialize the SD/MMC controller.
  return sd_mmc_spi_internal_init();
80002dde:	f0 1f 00 05 	mcall	80002df0 <sd_mmc_spi_init+0x30>
}
80002de2:	e3 cd 80 10 	ldm	sp++,r4,pc
80002de6:	00 00       	add	r0,r0
80002de8:	00 00       	add	r0,r0
80002dea:	05 50       	ld.sh	r0,--r2
80002dec:	00 00       	add	r0,r0
80002dee:	05 40       	ld.w	r0,--r2
80002df0:	80 00       	ld.sh	r0,r0[0x0]
80002df2:	2b 1c       	sub	r12,-79

80002df4 <smc_init>:

static void smc_enable_muxed_pins(void);


void smc_init(unsigned long hsb_hz)
{
80002df4:	eb cd 40 fc 	pushm	r2-r7,lr
  unsigned long hsb_mhz_up = (hsb_hz + 999999) / 1000000;
80002df8:	ee 78 42 3f 	mov	r8,999999
80002dfc:	f8 08 00 09 	add	r9,r12,r8
80002e00:	e0 68 de 83 	mov	r8,56963
80002e04:	ea 18 43 1b 	orh	r8,0x431b
80002e08:	f2 08 06 48 	mulu.d	r8,r9,r8
80002e0c:	f2 08 16 12 	lsr	r8,r9,0x12
//! Whether to use the NCS0 pin
#ifdef SMC_USE_NCS0
  #include SMC_COMPONENT_CS0

  // Setup SMC for NCS0
  SMC_CS_SETUP(0)
80002e10:	f0 08 00 25 	add	r5,r8,r8<<0x2
80002e14:	a3 65       	lsl	r5,0x2
80002e16:	ea c5 fc 19 	sub	r5,r5,-999
80002e1a:	e0 69 4d d3 	mov	r9,19923
80002e1e:	ea 19 10 62 	orh	r9,0x1062
80002e22:	ea 09 06 44 	mulu.d	r4,r5,r9
80002e26:	a7 85       	lsr	r5,0x6
80002e28:	f0 0a 15 04 	lsl	r10,r8,0x4
80002e2c:	f4 08 01 07 	sub	r7,r10,r8
80002e30:	a1 77       	lsl	r7,0x1
80002e32:	ee c7 fc 19 	sub	r7,r7,-999
80002e36:	ee 09 06 46 	mulu.d	r6,r7,r9
80002e3a:	0e 94       	mov	r4,r7
80002e3c:	a7 84       	lsr	r4,0x6
80002e3e:	f4 08 01 07 	sub	r7,r10,r8
80002e42:	a3 67       	lsl	r7,0x2
80002e44:	ee c7 fc 19 	sub	r7,r7,-999
80002e48:	ee 09 06 46 	mulu.d	r6,r7,r9
80002e4c:	a7 87       	lsr	r7,0x6
80002e4e:	f0 03 10 5a 	mul	r3,r8,90
80002e52:	e6 c3 fc 19 	sub	r3,r3,-999
80002e56:	e6 09 06 42 	mulu.d	r2,r3,r9
80002e5a:	e6 0c 16 06 	lsr	r12,r3,0x6
80002e5e:	e0 63 00 d2 	mov	r3,210
80002e62:	f0 03 02 43 	mul	r3,r8,r3
80002e66:	e6 c3 fc 19 	sub	r3,r3,-999
80002e6a:	e6 09 06 42 	mulu.d	r2,r3,r9
80002e6e:	e6 06 16 06 	lsr	r6,r3,0x6
80002e72:	f4 08 01 0b 	sub	r11,r10,r8
80002e76:	a5 6b       	lsl	r11,0x4
80002e78:	f6 cb fc 19 	sub	r11,r11,-999
80002e7c:	f6 09 06 4a 	mulu.d	r10,r11,r9
80002e80:	f6 0e 16 06 	lsr	lr,r11,0x6
80002e84:	f0 03 10 64 	mul	r3,r8,100
80002e88:	e6 c3 fc 19 	sub	r3,r3,-999
80002e8c:	e6 09 06 42 	mulu.d	r2,r3,r9
80002e90:	a7 83       	lsr	r3,0x6
80002e92:	e0 6a 01 0e 	mov	r10,270
80002e96:	b5 38       	mul	r8,r10
80002e98:	f0 c8 fc 19 	sub	r8,r8,-999
80002e9c:	f0 09 06 48 	mulu.d	r8,r8,r9
80002ea0:	a7 89       	lsr	r9,0x6
80002ea2:	ec 04 00 0a 	add	r10,r6,r4
80002ea6:	1c 3a       	cp.w	r10,lr
80002ea8:	f4 0e 17 20 	movhs	lr,r10
80002eac:	ee 05 00 0b 	add	r11,r7,r5
80002eb0:	18 3b       	cp.w	r11,r12
80002eb2:	f6 0c 17 20 	movhs	r12,r11
80002eb6:	06 3b       	cp.w	r11,r3
80002eb8:	e6 0b 17 30 	movlo	r11,r3
80002ebc:	12 3a       	cp.w	r10,r9
80002ebe:	f4 09 17 20 	movhs	r9,r10
80002ec2:	eb e4 11 05 	or	r5,r5,r4<<0x10
80002ec6:	fe 6a 1c 00 	mov	r10,-123904
80002eca:	95 05       	st.w	r10[0x0],r5
80002ecc:	ef e6 11 07 	or	r7,r7,r6<<0x10
80002ed0:	ef ec 10 87 	or	r7,r7,r12<<0x8
80002ed4:	ef ee 11 87 	or	r7,r7,lr<<0x18
80002ed8:	95 17       	st.w	r10[0x4],r7
80002eda:	1c 39       	cp.w	r9,lr
80002edc:	f2 0e 17 20 	movhs	lr,r9
80002ee0:	18 3b       	cp.w	r11,r12
80002ee2:	f8 0b 17 30 	movlo	r11,r12
80002ee6:	f7 ee 11 0b 	or	r11,r11,lr<<0x10
80002eea:	95 2b       	st.w	r10[0x8],r11
80002eec:	e0 68 10 03 	mov	r8,4099
80002ef0:	95 38       	st.w	r10[0xc],r8
80002ef2:	30 19       	mov	r9,1
80002ef4:	48 48       	lddpc	r8,80002f04 <smc_init+0x110>
80002ef6:	b0 89       	st.b	r8[0x0],r9
        {ATPASTE2(EBI_NCS_5,_PIN),ATPASTE2(EBI_NCS_5,_FUNCTION)},
    #endif
#endif
 };

  gpio_enable_module(SMC_EBI_GPIO_MAP, sizeof(SMC_EBI_GPIO_MAP) / sizeof(SMC_EBI_GPIO_MAP[0]));
80002ef8:	31 4b       	mov	r11,20
80002efa:	48 4c       	lddpc	r12,80002f08 <smc_init+0x114>
80002efc:	f0 1f 00 04 	mcall	80002f0c <smc_init+0x118>
  #undef NCS_CONTROLLED_WRITE
  #undef NWAIT_MODE
#endif
  // Put the multiplexed MCU pins used for the SM under control of the SMC.
  smc_enable_muxed_pins();
}
80002f00:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80002f04:	00 00       	add	r0,r0
80002f06:	05 58       	ld.sh	r8,--r2
80002f08:	80 00       	ld.sh	r0,r0[0x0]
80002f0a:	b0 00       	st.h	r8[0x0],r0
80002f0c:	80 00       	ld.sh	r0,r0[0x0]
80002f0e:	2f 64       	sub	r4,-10

80002f10 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002f10:	f8 08 16 05 	lsr	r8,r12,0x5
80002f14:	a9 68       	lsl	r8,0x8
80002f16:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
80002f1a:	58 1b       	cp.w	r11,1
80002f1c:	c0 d0       	breq	80002f36 <gpio_enable_module_pin+0x26>
80002f1e:	c0 63       	brcs	80002f2a <gpio_enable_module_pin+0x1a>
80002f20:	58 2b       	cp.w	r11,2
80002f22:	c1 00       	breq	80002f42 <gpio_enable_module_pin+0x32>
80002f24:	58 3b       	cp.w	r11,3
80002f26:	c1 40       	breq	80002f4e <gpio_enable_module_pin+0x3e>
80002f28:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002f2a:	30 19       	mov	r9,1
80002f2c:	f2 0c 09 49 	lsl	r9,r9,r12
80002f30:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002f32:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002f34:	c1 28       	rjmp	80002f58 <gpio_enable_module_pin+0x48>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002f36:	30 19       	mov	r9,1
80002f38:	f2 0c 09 49 	lsl	r9,r9,r12
80002f3c:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002f3e:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002f40:	c0 c8       	rjmp	80002f58 <gpio_enable_module_pin+0x48>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002f42:	30 19       	mov	r9,1
80002f44:	f2 0c 09 49 	lsl	r9,r9,r12
80002f48:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002f4a:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002f4c:	c0 68       	rjmp	80002f58 <gpio_enable_module_pin+0x48>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002f4e:	30 19       	mov	r9,1
80002f50:	f2 0c 09 49 	lsl	r9,r9,r12
80002f54:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002f56:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80002f58:	30 19       	mov	r9,1
80002f5a:	f2 0c 09 4c 	lsl	r12,r9,r12
80002f5e:	91 2c       	st.w	r8[0x8],r12
80002f60:	5e fd       	retal	0
80002f62:	d7 03       	nop

80002f64 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80002f64:	d4 21       	pushm	r4-r7,lr
80002f66:	18 97       	mov	r7,r12
80002f68:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002f6a:	58 0b       	cp.w	r11,0
80002f6c:	c0 31       	brne	80002f72 <gpio_enable_module+0xe>
80002f6e:	30 05       	mov	r5,0
80002f70:	c0 d8       	rjmp	80002f8a <gpio_enable_module+0x26>
80002f72:	30 06       	mov	r6,0
80002f74:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
80002f76:	6e 1b       	ld.w	r11,r7[0x4]
80002f78:	6e 0c       	ld.w	r12,r7[0x0]
80002f7a:	f0 1f 00 06 	mcall	80002f90 <gpio_enable_module+0x2c>
80002f7e:	18 45       	or	r5,r12
		gpiomap++;
80002f80:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002f82:	2f f6       	sub	r6,-1
80002f84:	0c 34       	cp.w	r4,r6
80002f86:	fe 9b ff f8 	brhi	80002f76 <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
80002f8a:	0a 9c       	mov	r12,r5
80002f8c:	d8 22       	popm	r4-r7,pc
80002f8e:	00 00       	add	r0,r0
80002f90:	80 00       	ld.sh	r0,r0[0x0]
80002f92:	2f 10       	sub	r0,-15

80002f94 <gpio_enable_gpio_pin>:
 *            AVR32_PWM_3_PIN for PWM channel 3 can also be used to release
 *            module pins for GPIO.
 */
void gpio_enable_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002f94:	f8 08 16 05 	lsr	r8,r12,0x5
80002f98:	a9 68       	lsl	r8,0x8
80002f9a:	e0 28 f0 00 	sub	r8,61440
	
	gpio_port->oderc = 1 << (pin & 0x1F);
80002f9e:	30 19       	mov	r9,1
80002fa0:	f2 0c 09 4c 	lsl	r12,r9,r12
80002fa4:	f1 4c 00 48 	st.w	r8[72],r12
	gpio_port->gpers = 1 << (pin & 0x1F);
80002fa8:	91 1c       	st.w	r8[0x4],r12
}
80002faa:	5e fc       	retal	r12

80002fac <gpio_get_pin_value>:
 *
 * \return The pin value.
 */
bool gpio_get_pin_value(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002fac:	f8 08 16 05 	lsr	r8,r12,0x5
80002fb0:	a9 68       	lsl	r8,0x8
80002fb2:	e0 28 f0 00 	sub	r8,61440
	
	return (gpio_port->pvr >> (pin & 0x1F)) & 1;
80002fb6:	71 88       	ld.w	r8,r8[0x60]
80002fb8:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
80002fbc:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80002fc0:	5e fc       	retal	r12

80002fc2 <gpio_set_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002fc2:	f8 08 16 05 	lsr	r8,r12,0x5
80002fc6:	a9 68       	lsl	r8,0x8
80002fc8:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80002fcc:	30 19       	mov	r9,1
80002fce:	f2 0c 09 4c 	lsl	r12,r9,r12
80002fd2:	f1 4c 00 54 	st.w	r8[84],r12
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
80002fd6:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002fda:	91 1c       	st.w	r8[0x4],r12
}
80002fdc:	5e fc       	retal	r12

80002fde <gpio_clr_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002fde:	f8 08 16 05 	lsr	r8,r12,0x5
80002fe2:	a9 68       	lsl	r8,0x8
80002fe4:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80002fe8:	30 19       	mov	r9,1
80002fea:	f2 0c 09 4c 	lsl	r12,r9,r12
80002fee:	f1 4c 00 58 	st.w	r8[88],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
80002ff2:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002ff6:	91 1c       	st.w	r8[0x4],r12
}
80002ff8:	5e fc       	retal	r12

80002ffa <gpio_tgl_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_tgl_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002ffa:	f8 08 16 05 	lsr	r8,r12,0x5
80002ffe:	a9 68       	lsl	r8,0x8
80003000:	e0 28 f0 00 	sub	r8,61440
	
	/* Toggle the I/O line. */
	gpio_port->ovrt  = 1 << (pin & 0x1F);
80003004:	30 19       	mov	r9,1
80003006:	f2 0c 09 4c 	lsl	r12,r9,r12
8000300a:	f1 4c 00 5c 	st.w	r8[92],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
8000300e:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80003012:	91 1c       	st.w	r8[0x4],r12
}
80003014:	5e fc       	retal	r12

80003016 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80003016:	c0 08       	rjmp	80003016 <_unhandled_interrupt>

80003018 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80003018:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
8000301c:	49 99       	lddpc	r9,80003080 <INTC_register_interrupt+0x68>
8000301e:	f2 08 00 39 	add	r9,r9,r8<<0x3
80003022:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
80003026:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80003028:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
8000302c:	58 0a       	cp.w	r10,0
8000302e:	c0 91       	brne	80003040 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80003030:	49 59       	lddpc	r9,80003084 <INTC_register_interrupt+0x6c>
80003032:	49 6a       	lddpc	r10,80003088 <INTC_register_interrupt+0x70>
80003034:	12 1a       	sub	r10,r9
80003036:	fe 79 08 00 	mov	r9,-63488
8000303a:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000303e:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80003040:	58 1a       	cp.w	r10,1
80003042:	c0 a1       	brne	80003056 <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80003044:	49 09       	lddpc	r9,80003084 <INTC_register_interrupt+0x6c>
80003046:	49 2a       	lddpc	r10,8000308c <INTC_register_interrupt+0x74>
80003048:	12 1a       	sub	r10,r9
8000304a:	bf aa       	sbr	r10,0x1e
8000304c:	fe 79 08 00 	mov	r9,-63488
80003050:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80003054:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
80003056:	58 2a       	cp.w	r10,2
80003058:	c0 a1       	brne	8000306c <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
8000305a:	48 b9       	lddpc	r9,80003084 <INTC_register_interrupt+0x6c>
8000305c:	48 da       	lddpc	r10,80003090 <INTC_register_interrupt+0x78>
8000305e:	12 1a       	sub	r10,r9
80003060:	bf ba       	sbr	r10,0x1f
80003062:	fe 79 08 00 	mov	r9,-63488
80003066:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000306a:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
8000306c:	48 69       	lddpc	r9,80003084 <INTC_register_interrupt+0x6c>
8000306e:	48 aa       	lddpc	r10,80003094 <INTC_register_interrupt+0x7c>
80003070:	12 1a       	sub	r10,r9
80003072:	ea 1a c0 00 	orh	r10,0xc000
80003076:	fe 79 08 00 	mov	r9,-63488
8000307a:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000307e:	5e fc       	retal	r12
80003080:	80 00       	ld.sh	r0,r0[0x0]
80003082:	b0 a0       	st.b	r8[0x2],r0
80003084:	80 00       	ld.sh	r0,r0[0x0]
80003086:	ae 00       	st.h	r7[0x0],r0
80003088:	80 00       	ld.sh	r0,r0[0x0]
8000308a:	af 04       	ld.d	r4,r7
8000308c:	80 00       	ld.sh	r0,r0[0x0]
8000308e:	af 12       	ld.d	r2,--r7
80003090:	80 00       	ld.sh	r0,r0[0x0]
80003092:	af 20       	st.d	r7++,r0
80003094:	80 00       	ld.sh	r0,r0[0x0]
80003096:	af 2e       	st.d	r7++,lr

80003098 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80003098:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
8000309a:	49 18       	lddpc	r8,800030dc <INTC_init_interrupts+0x44>
8000309c:	e3 b8 00 01 	mtsr	0x4,r8
800030a0:	49 0e       	lddpc	lr,800030e0 <INTC_init_interrupts+0x48>
800030a2:	30 07       	mov	r7,0
800030a4:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
800030a6:	49 0c       	lddpc	r12,800030e4 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800030a8:	49 05       	lddpc	r5,800030e8 <INTC_init_interrupts+0x50>
800030aa:	10 15       	sub	r5,r8
800030ac:	fe 76 08 00 	mov	r6,-63488
800030b0:	c1 08       	rjmp	800030d0 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
800030b2:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
800030b4:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800030b6:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
800030b8:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
800030bc:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800030be:	10 3a       	cp.w	r10,r8
800030c0:	fe 9b ff fc 	brhi	800030b8 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800030c4:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
800030c8:	2f f7       	sub	r7,-1
800030ca:	2f 8e       	sub	lr,-8
800030cc:	59 47       	cp.w	r7,20
800030ce:	c0 50       	breq	800030d8 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
800030d0:	7c 08       	ld.w	r8,lr[0x0]
800030d2:	58 08       	cp.w	r8,0
800030d4:	ce f1       	brne	800030b2 <INTC_init_interrupts+0x1a>
800030d6:	cf 7b       	rjmp	800030c4 <INTC_init_interrupts+0x2c>
800030d8:	d8 22       	popm	r4-r7,pc
800030da:	00 00       	add	r0,r0
800030dc:	80 00       	ld.sh	r0,r0[0x0]
800030de:	ae 00       	st.h	r7[0x0],r0
800030e0:	80 00       	ld.sh	r0,r0[0x0]
800030e2:	b0 a0       	st.b	r8[0x2],r0
800030e4:	80 00       	ld.sh	r0,r0[0x0]
800030e6:	30 16       	mov	r6,1
800030e8:	80 00       	ld.sh	r0,r0[0x0]
800030ea:	af 04       	ld.d	r4,r7

800030ec <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
800030ec:	fe 78 08 00 	mov	r8,-63488
800030f0:	e0 69 00 83 	mov	r9,131
800030f4:	f2 0c 01 0c 	sub	r12,r9,r12
800030f8:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
800030fc:	f2 ca ff c0 	sub	r10,r9,-64
80003100:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80003104:	58 08       	cp.w	r8,0
80003106:	c0 21       	brne	8000310a <_get_interrupt_handler+0x1e>
80003108:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
8000310a:	f0 08 12 00 	clz	r8,r8
8000310e:	48 5a       	lddpc	r10,80003120 <_get_interrupt_handler+0x34>
80003110:	f4 09 00 39 	add	r9,r10,r9<<0x3
80003114:	f0 08 11 1f 	rsub	r8,r8,31
80003118:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
8000311a:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
8000311e:	5e fc       	retal	r12
80003120:	80 00       	ld.sh	r0,r0[0x0]
80003122:	b0 a0       	st.b	r8[0x2],r0

80003124 <pdca_get_handler>:
{
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];

	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
80003124:	30 e8       	mov	r8,14
80003126:	f0 0c 18 00 	cp.b	r12,r8
8000312a:	e0 88 00 03 	brls	80003130 <pdca_get_handler+0xc>
8000312e:	5e fe       	retal	-1

volatile avr32_pdca_channel_t *pdca_get_handler(uint8_t pdca_ch_number)
{
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];
80003130:	a7 6c       	lsl	r12,0x6
80003132:	e0 3c 00 00 	sub	r12,65536
	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
		return (volatile avr32_pdca_channel_t *)PDCA_INVALID_ARGUMENT;
	}

	return pdca_channel;
}
80003136:	5e fc       	retal	r12

80003138 <pdca_disable>:

	return (pdca_channel->sr & AVR32_PDCA_TEN_MASK) != 0;
}

void pdca_disable(uint8_t pdca_ch_number)
{
80003138:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
8000313a:	f0 1f 00 03 	mcall	80003144 <pdca_disable+0xc>
			pdca_ch_number);

	/* Disable transfer */
	pdca_channel->cr = AVR32_PDCA_TDIS_MASK;
8000313e:	30 28       	mov	r8,2
80003140:	99 58       	st.w	r12[0x14],r8
}
80003142:	d8 02       	popm	pc
80003144:	80 00       	ld.sh	r0,r0[0x0]
80003146:	31 24       	mov	r4,18

80003148 <pdca_disable_interrupt_reload_counter_zero>:

	pdca_channel->ier = AVR32_PDCA_TRC_MASK;
}

void pdca_disable_interrupt_reload_counter_zero(uint8_t pdca_ch_number)
{
80003148:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
8000314a:	f0 1f 00 07 	mcall	80003164 <pdca_disable_interrupt_reload_counter_zero+0x1c>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000314e:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80003152:	d3 03       	ssrf	0x10
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->idr = AVR32_PDCA_RCZ_MASK;
80003154:	30 19       	mov	r9,1
80003156:	99 99       	st.w	r12[0x24],r9
	pdca_channel->isr;
80003158:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000315a:	e6 18 00 01 	andh	r8,0x1,COH
8000315e:	c0 21       	brne	80003162 <pdca_disable_interrupt_reload_counter_zero+0x1a>
      cpu_irq_enable();
80003160:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80003162:	d8 02       	popm	pc
80003164:	80 00       	ld.sh	r0,r0[0x0]
80003166:	31 24       	mov	r4,18

80003168 <pdca_disable_interrupt_transfer_complete>:

	pdca_channel->ier = AVR32_PDCA_TERR_MASK;
}

void pdca_disable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80003168:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
8000316a:	f0 1f 00 07 	mcall	80003184 <pdca_disable_interrupt_transfer_complete+0x1c>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000316e:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80003172:	d3 03       	ssrf	0x10
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->idr = AVR32_PDCA_TRC_MASK;
80003174:	30 29       	mov	r9,2
80003176:	99 99       	st.w	r12[0x24],r9
	pdca_channel->isr;
80003178:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000317a:	e6 18 00 01 	andh	r8,0x1,COH
8000317e:	c0 21       	brne	80003182 <pdca_disable_interrupt_transfer_complete+0x1a>
      cpu_irq_enable();
80003180:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80003182:	d8 02       	popm	pc
80003184:	80 00       	ld.sh	r0,r0[0x0]
80003186:	31 24       	mov	r4,18

80003188 <pdca_init_channel>:
	return pdca_channel;
}

uint32_t pdca_init_channel(uint8_t pdca_ch_number,
		const pdca_channel_options_t *opt)
{
80003188:	eb cd 40 e0 	pushm	r5-r7,lr
8000318c:	18 95       	mov	r5,r12
8000318e:	16 96       	mov	r6,r11
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80003190:	f0 1f 00 11 	mcall	800031d4 <pdca_init_channel+0x4c>
80003194:	18 97       	mov	r7,r12
			pdca_ch_number);

	pdca_disable_interrupt_transfer_complete(pdca_ch_number); 
80003196:	0a 9c       	mov	r12,r5
80003198:	f0 1f 00 10 	mcall	800031d8 <pdca_init_channel+0x50>
	pdca_disable_interrupt_reload_counter_zero(pdca_ch_number);
8000319c:	0a 9c       	mov	r12,r5
8000319e:	f0 1f 00 10 	mcall	800031dc <pdca_init_channel+0x54>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800031a2:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
800031a6:	d3 03       	ssrf	0x10
	
	irqflags_t flags = cpu_irq_save();

	pdca_channel->mar = (uint32_t)opt->addr;
800031a8:	6c 09       	ld.w	r9,r6[0x0]
800031aa:	8f 09       	st.w	r7[0x0],r9
	pdca_channel->tcr = opt->size;
800031ac:	6c 19       	ld.w	r9,r6[0x4]
800031ae:	8f 29       	st.w	r7[0x8],r9
	pdca_channel->psr = opt->pid;
800031b0:	6c 49       	ld.w	r9,r6[0x10]
800031b2:	8f 19       	st.w	r7[0x4],r9
	pdca_channel->marr = (uint32_t)opt->r_addr;
800031b4:	6c 29       	ld.w	r9,r6[0x8]
800031b6:	8f 39       	st.w	r7[0xc],r9
	pdca_channel->tcrr = opt->r_size;
800031b8:	6c 39       	ld.w	r9,r6[0xc]
800031ba:	8f 49       	st.w	r7[0x10],r9
	pdca_channel->mr =
800031bc:	6c 59       	ld.w	r9,r6[0x14]
800031be:	8f 69       	st.w	r7[0x18],r9
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
#endif
			opt->transfer_size << AVR32_PDCA_SIZE_OFFSET;
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
800031c0:	e0 69 01 00 	mov	r9,256
800031c4:	8f 59       	st.w	r7[0x14],r9
	pdca_channel->isr;
800031c6:	6e b9       	ld.w	r9,r7[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800031c8:	e6 18 00 01 	andh	r8,0x1,COH
800031cc:	c0 21       	brne	800031d0 <pdca_init_channel+0x48>
      cpu_irq_enable();
800031ce:	d5 03       	csrf	0x10
	
	cpu_irq_restore(flags);

	return PDCA_SUCCESS;
}
800031d0:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800031d4:	80 00       	ld.sh	r0,r0[0x0]
800031d6:	31 24       	mov	r4,18
800031d8:	80 00       	ld.sh	r0,r0[0x0]
800031da:	31 68       	mov	r8,22
800031dc:	80 00       	ld.sh	r0,r0[0x0]
800031de:	31 48       	mov	r8,20

800031e0 <pm_set_osc0_mode>:
 * \param mode Oscillator 0 mode (i.e. AVR32_PM_OSCCTRL0_MODE_x).
 */
static void pm_set_osc0_mode(volatile avr32_pm_t *pm, unsigned int mode)
{
  // Read
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
800031e0:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.mode = mode;
800031e2:	f1 db d0 03 	bfins	r8,r11,0x0,0x3
  // Write
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
800031e6:	99 a8       	st.w	r12[0x28],r8
}
800031e8:	5e fc       	retal	r12
800031ea:	d7 03       	nop

800031ec <pm_enable_osc0_crystal>:
  pm_set_osc0_mode(pm, AVR32_PM_OSCCTRL0_MODE_EXT_CLOCK);
}


void pm_enable_osc0_crystal(volatile avr32_pm_t *pm, unsigned int fosc0)
{
800031ec:	d4 01       	pushm	lr
  pm_set_osc0_mode(pm, (fosc0 <  900000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G0 :
800031ee:	ec 5b bb 9f 	cp.w	r11,899999
800031f2:	e0 8b 00 04 	brhi	800031fa <pm_enable_osc0_crystal+0xe>
800031f6:	30 4b       	mov	r11,4
800031f8:	c1 38       	rjmp	8000321e <pm_enable_osc0_crystal+0x32>
800031fa:	e0 68 c6 bf 	mov	r8,50879
800031fe:	ea 18 00 2d 	orh	r8,0x2d
80003202:	10 3b       	cp.w	r11,r8
80003204:	e0 8b 00 04 	brhi	8000320c <pm_enable_osc0_crystal+0x20>
80003208:	30 5b       	mov	r11,5
8000320a:	c0 a8       	rjmp	8000321e <pm_enable_osc0_crystal+0x32>
8000320c:	e0 68 12 00 	mov	r8,4608
80003210:	ea 18 00 7a 	orh	r8,0x7a
80003214:	10 3b       	cp.w	r11,r8
80003216:	f9 bb 03 06 	movlo	r11,6
8000321a:	f9 bb 02 07 	movhs	r11,7
8000321e:	f0 1f 00 02 	mcall	80003224 <pm_enable_osc0_crystal+0x38>
                       (fosc0 < 3000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G1 :
                       (fosc0 < 8000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G2 :
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}
80003222:	d8 02       	popm	pc
80003224:	80 00       	ld.sh	r0,r0[0x0]
80003226:	31 e0       	mov	r0,30

80003228 <pm_enable_clk0_no_wait>:


void pm_enable_clk0_no_wait(volatile avr32_pm_t *pm, unsigned int startup)
{
  // Read register
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80003228:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.startup = startup;
8000322a:	f1 db d1 03 	bfins	r8,r11,0x8,0x3
  // Write back
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
8000322e:	99 a8       	st.w	r12[0x28],r8

  pm->mcctrl |= AVR32_PM_MCCTRL_OSC0EN_MASK;
80003230:	78 08       	ld.w	r8,r12[0x0]
80003232:	a3 a8       	sbr	r8,0x2
80003234:	99 08       	st.w	r12[0x0],r8
}
80003236:	5e fc       	retal	r12

80003238 <pm_wait_for_clk0_ready>:


void pm_wait_for_clk0_ready(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_OSC0RDY_MASK));
80003238:	79 58       	ld.w	r8,r12[0x54]
8000323a:	e2 18 00 80 	andl	r8,0x80,COH
8000323e:	cf d0       	breq	80003238 <pm_wait_for_clk0_ready>
}
80003240:	5e fc       	retal	r12
80003242:	d7 03       	nop

80003244 <pm_enable_clk0>:
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}


void pm_enable_clk0(volatile avr32_pm_t *pm, unsigned int startup)
{
80003244:	eb cd 40 80 	pushm	r7,lr
80003248:	18 97       	mov	r7,r12
  pm_enable_clk0_no_wait(pm, startup);
8000324a:	f0 1f 00 04 	mcall	80003258 <pm_enable_clk0+0x14>
  pm_wait_for_clk0_ready(pm);
8000324e:	0e 9c       	mov	r12,r7
80003250:	f0 1f 00 03 	mcall	8000325c <pm_enable_clk0+0x18>
}
80003254:	e3 cd 80 80 	ldm	sp++,r7,pc
80003258:	80 00       	ld.sh	r0,r0[0x0]
8000325a:	32 28       	mov	r8,34
8000325c:	80 00       	ld.sh	r0,r0[0x0]
8000325e:	32 38       	mov	r8,35

80003260 <pm_switch_to_clock>:


void pm_switch_to_clock(volatile avr32_pm_t *pm, unsigned long clock)
{
  // Read
  u_avr32_pm_mcctrl_t u_avr32_pm_mcctrl = {pm->mcctrl};
80003260:	78 08       	ld.w	r8,r12[0x0]
  // Modify
  u_avr32_pm_mcctrl.MCCTRL.mcsel = clock;
80003262:	f1 db d0 02 	bfins	r8,r11,0x0,0x2
  // Write back
  pm->mcctrl = u_avr32_pm_mcctrl.mcctrl;
80003266:	99 08       	st.w	r12[0x0],r8
}
80003268:	5e fc       	retal	r12
8000326a:	d7 03       	nop

8000326c <pm_switch_to_osc0>:


void pm_switch_to_osc0(volatile avr32_pm_t *pm, unsigned int fosc0, unsigned int startup)
{
8000326c:	eb cd 40 c0 	pushm	r6-r7,lr
80003270:	18 97       	mov	r7,r12
80003272:	14 96       	mov	r6,r10
  pm_enable_osc0_crystal(pm, fosc0);            // Enable the Osc0 in crystal mode
80003274:	f0 1f 00 06 	mcall	8000328c <pm_switch_to_osc0+0x20>
  pm_enable_clk0(pm, startup);                  // Crystal startup time - This parameter is critical and depends on the characteristics of the crystal
80003278:	0c 9b       	mov	r11,r6
8000327a:	0e 9c       	mov	r12,r7
8000327c:	f0 1f 00 05 	mcall	80003290 <pm_switch_to_osc0+0x24>
  pm_switch_to_clock(pm, AVR32_PM_MCSEL_OSC0);  // Then switch main clock to Osc0
80003280:	30 1b       	mov	r11,1
80003282:	0e 9c       	mov	r12,r7
80003284:	f0 1f 00 04 	mcall	80003294 <pm_switch_to_osc0+0x28>
}
80003288:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000328c:	80 00       	ld.sh	r0,r0[0x0]
8000328e:	31 ec       	mov	r12,30
80003290:	80 00       	ld.sh	r0,r0[0x0]
80003292:	32 44       	mov	r4,36
80003294:	80 00       	ld.sh	r0,r0[0x0]
80003296:	32 60       	mov	r0,38

80003298 <pcl_switch_to_osc>:
        return PASS;
}
#endif // UC3D device-specific implementation

long int pcl_switch_to_osc(pcl_osc_t osc, unsigned int fcrystal, unsigned int startup)
{
80003298:	d4 01       	pushm	lr
#ifndef AVR32_PM_VERSION_RESETVALUE
// Implementation for UC3A, UC3A3, UC3B parts.
  if(PCL_OSC0 == osc)
8000329a:	58 0c       	cp.w	r12,0
8000329c:	c0 40       	breq	800032a4 <pcl_switch_to_osc+0xc>
8000329e:	fe 7c d8 f0 	mov	r12,-10000
800032a2:	d8 02       	popm	pc
  {
    // Configure OSC0 in crystal mode, external crystal with a FOSC0 Hz frequency,
    // enable the OSC0, set the main clock source as being OSC0.
    pm_switch_to_osc0(&AVR32_PM, fcrystal, startup);
800032a4:	fe 7c 0c 00 	mov	r12,-62464
800032a8:	f0 1f 00 02 	mcall	800032b0 <pcl_switch_to_osc+0x18>
800032ac:	d8 0a       	popm	pc,r12=0
800032ae:	00 00       	add	r0,r0
800032b0:	80 00       	ld.sh	r0,r0[0x0]
800032b2:	32 6c       	mov	r12,38

800032b4 <pwm_channel_init>:

int pwm_channel_init( unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (pwm_channel == 0) // Null pointer.
800032b4:	58 0b       	cp.w	r11,0
800032b6:	c1 90       	breq	800032e8 <pwm_channel_init+0x34>
    return PWM_INVALID_ARGUMENT;
  if (channel_id > AVR32_PWM_LINES_MSB) // Control input values.
800032b8:	58 6c       	cp.w	r12,6
800032ba:	e0 8b 00 17 	brhi	800032e8 <pwm_channel_init+0x34>
    return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode.
800032be:	76 0a       	ld.w	r10,r11[0x0]
800032c0:	fe 78 30 00 	mov	r8,-53248
800032c4:	f8 c9 ff f0 	sub	r9,r12,-16
800032c8:	a5 79       	lsl	r9,0x5
800032ca:	f0 09 00 09 	add	r9,r8,r9
800032ce:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cdty= pwm_channel->cdty; // Duty cycle, should be < CPRD.
800032d0:	76 19       	ld.w	r9,r11[0x4]
800032d2:	a5 7c       	lsl	r12,0x5
800032d4:	f0 0c 00 0c 	add	r12,r8,r12
800032d8:	f8 c8 fd fc 	sub	r8,r12,-516
800032dc:	91 09       	st.w	r8[0x0],r9
  pwm->channel[channel_id].cprd= pwm_channel->cprd; // Channel period.
800032de:	76 28       	ld.w	r8,r11[0x8]
800032e0:	f8 cc fd f8 	sub	r12,r12,-520
800032e4:	99 08       	st.w	r12[0x0],r8
800032e6:	5e fd       	retal	0

  return PWM_SUCCESS;
800032e8:	5e ff       	retal	1

800032ea <pwm_start_channels>:
}


int pwm_start_channels(unsigned long channels_bitmask)
{
  if (channels_bitmask & ~((1 << (AVR32_PWM_LINES_MSB + 1)) - 1))
800032ea:	18 98       	mov	r8,r12
800032ec:	e0 18 ff 80 	andl	r8,0xff80
800032f0:	c0 20       	breq	800032f4 <pwm_start_channels+0xa>
800032f2:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  AVR32_PWM.ena = channels_bitmask; // Enable channels.
800032f4:	fe 78 30 00 	mov	r8,-53248
800032f8:	91 1c       	st.w	r8[0x4],r12
800032fa:	5e fd       	retal	0

800032fc <pwm_async_update_channel>:

int pwm_async_update_channel(unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (channel_id > AVR32_PWM_LINES_MSB)
800032fc:	58 6c       	cp.w	r12,6
800032fe:	e0 88 00 03 	brls	80003304 <pwm_async_update_channel+0x8>
80003302:	5e ff       	retal	1
     return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode register: update of the period or duty cycle.
80003304:	76 0a       	ld.w	r10,r11[0x0]
80003306:	fe 78 30 00 	mov	r8,-53248
8000330a:	f8 c9 ff f0 	sub	r9,r12,-16
8000330e:	a5 79       	lsl	r9,0x5
80003310:	f0 09 00 09 	add	r9,r8,r9
80003314:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cupd= pwm_channel->cupd; // Channel update CPRDx or CDTYx according to CPD value in CMRx.
80003316:	76 49       	ld.w	r9,r11[0x10]
80003318:	a5 7c       	lsl	r12,0x5
8000331a:	18 08       	add	r8,r12
8000331c:	f0 c8 fd f0 	sub	r8,r8,-528
80003320:	91 09       	st.w	r8[0x0],r9
80003322:	5e fd       	retal	0

80003324 <pwm_init>:


int pwm_init(const pwm_opt_t *opt)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80003324:	e1 b8 00 00 	mfsr	r8,0x0

  if (opt == 0 ) // Null pointer.
80003328:	58 0c       	cp.w	r12,0
8000332a:	c0 21       	brne	8000332e <pwm_init+0xa>
8000332c:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
8000332e:	e6 18 00 01 	andh	r8,0x1,COH
80003332:	c0 91       	brne	80003344 <pwm_init+0x20>
80003334:	d3 03       	ssrf	0x10
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80003336:	fe 78 30 00 	mov	r8,-53248
8000333a:	37 f9       	mov	r9,127
8000333c:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
8000333e:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();
80003340:	d5 03       	csrf	0x10
80003342:	c0 68       	rjmp	8000334e <pwm_init+0x2a>
  if (opt == 0 ) // Null pointer.
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80003344:	fe 78 30 00 	mov	r8,-53248
80003348:	37 f9       	mov	r9,127
8000334a:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
8000334c:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
    ((opt->diva)<<AVR32_PWM_DIVA_OFFSET) |
8000334e:	78 08       	ld.w	r8,r12[0x0]
80003350:	78 39       	ld.w	r9,r12[0xc]
80003352:	a9 69       	lsl	r9,0x8
80003354:	f3 e8 11 09 	or	r9,r9,r8<<0x10
80003358:	78 18       	ld.w	r8,r12[0x4]
8000335a:	10 49       	or	r9,r8
8000335c:	78 28       	ld.w	r8,r12[0x8]
8000335e:	f3 e8 11 89 	or	r9,r9,r8<<0x18
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
  pwm->isr;
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
80003362:	fe 78 30 00 	mov	r8,-53248
80003366:	91 09       	st.w	r8[0x0],r9
80003368:	5e fd       	retal	0

8000336a <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
8000336a:	f8 c8 00 01 	sub	r8,r12,1
8000336e:	f0 0b 00 0b 	add	r11,r8,r11
80003372:	f6 0c 0d 0a 	divu	r10,r11,r12
80003376:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
80003378:	f4 c8 00 01 	sub	r8,r10,1
8000337c:	e0 48 00 fe 	cp.w	r8,254
80003380:	e0 88 00 03 	brls	80003386 <getBaudDiv+0x1c>
80003384:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80003386:	5c 8c       	casts.h	r12
}
80003388:	5e fc       	retal	r12

8000338a <spi_initMaster>:
spi_status_t spi_initMaster(volatile avr32_spi_t *spi,
		const spi_options_t *options)
{
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (options->modfdis > 1) {
8000338a:	f7 39 00 0d 	ld.ub	r9,r11[13]
8000338e:	30 18       	mov	r8,1
80003390:	f0 09 18 00 	cp.b	r9,r8
80003394:	e0 88 00 04 	brls	8000339c <spi_initMaster+0x12>
80003398:	30 2c       	mov	r12,2
8000339a:	5e fc       	retal	r12
		return SPI_ERROR_ARGUMENT;
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
8000339c:	e0 68 00 80 	mov	r8,128
800033a0:	99 08       	st.w	r12[0x0],r8

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
800033a2:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.mstr = 1;
800033a4:	30 19       	mov	r9,1
800033a6:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_mr.MR.modfdis = options->modfdis;
800033aa:	f7 39 00 0d 	ld.ub	r9,r11[13]
800033ae:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
	u_avr32_spi_mr.MR.llb = 0;
800033b2:	30 09       	mov	r9,0
800033b4:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
	u_avr32_spi_mr.MR.pcs = (1 << AVR32_SPI_MR_PCS_SIZE) - 1;
800033b8:	30 fa       	mov	r10,15
800033ba:	f1 da d2 04 	bfins	r8,r10,0x10,0x4
	spi->mr = u_avr32_spi_mr.mr;
800033be:	99 18       	st.w	r12[0x4],r8
800033c0:	5e f9       	retal	r9

800033c2 <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
800033c2:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
800033c4:	30 18       	mov	r8,1
800033c6:	f0 0b 18 00 	cp.b	r11,r8
800033ca:	5f be       	srhi	lr
800033cc:	f0 0a 18 00 	cp.b	r10,r8
800033d0:	5f b8       	srhi	r8
800033d2:	fd e8 10 08 	or	r8,lr,r8
800033d6:	c0 30       	breq	800033dc <spi_selectionMode+0x1a>
800033d8:	30 2c       	mov	r12,2
800033da:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
800033dc:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
800033de:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
800033e2:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
800033e6:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
800033ea:	99 18       	st.w	r12[0x4],r8
800033ec:	d8 0a       	popm	pc,r12=0

800033ee <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
800033ee:	78 18       	ld.w	r8,r12[0x4]
800033f0:	ea 18 00 0f 	orh	r8,0xf
800033f4:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
800033f6:	78 18       	ld.w	r8,r12[0x4]
800033f8:	e2 18 00 04 	andl	r8,0x4,COH
800033fc:	c0 f0       	breq	8000341a <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
800033fe:	30 e8       	mov	r8,14
80003400:	f0 0b 18 00 	cp.b	r11,r8
80003404:	e0 8b 00 19 	brhi	80003436 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
80003408:	78 18       	ld.w	r8,r12[0x4]
8000340a:	b1 6b       	lsl	r11,0x10
8000340c:	ea 1b ff f0 	orh	r11,0xfff0
80003410:	e8 1b ff ff 	orl	r11,0xffff
80003414:	10 6b       	and	r11,r8
80003416:	99 1b       	st.w	r12[0x4],r11
80003418:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
8000341a:	30 38       	mov	r8,3
8000341c:	f0 0b 18 00 	cp.b	r11,r8
80003420:	e0 8b 00 0b 	brhi	80003436 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
80003424:	78 18       	ld.w	r8,r12[0x4]
80003426:	2f 0b       	sub	r11,-16
80003428:	30 19       	mov	r9,1
8000342a:	f2 0b 09 4b 	lsl	r11,r9,r11
8000342e:	5c db       	com	r11
80003430:	10 6b       	and	r11,r8
80003432:	99 1b       	st.w	r12[0x4],r11
80003434:	5e fd       	retal	0
80003436:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
80003438:	5e fc       	retal	r12

8000343a <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
8000343a:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
8000343e:	c0 58       	rjmp	80003448 <spi_unselectChip+0xe>
		if (!timeout--) {
80003440:	58 08       	cp.w	r8,0
80003442:	c0 21       	brne	80003446 <spi_unselectChip+0xc>
80003444:	5e ff       	retal	1
80003446:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80003448:	78 49       	ld.w	r9,r12[0x10]
8000344a:	e2 19 02 00 	andl	r9,0x200,COH
8000344e:	cf 90       	breq	80003440 <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80003450:	78 18       	ld.w	r8,r12[0x4]
80003452:	ea 18 00 0f 	orh	r8,0xf
80003456:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
80003458:	fc 18 01 00 	movh	r8,0x100
8000345c:	99 08       	st.w	r12[0x0],r8
8000345e:	5e fd       	retal	0

80003460 <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
80003460:	eb cd 40 f8 	pushm	r3-r7,lr
80003464:	18 95       	mov	r5,r12
80003466:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80003468:	f7 36 00 0c 	ld.ub	r6,r11[12]
8000346c:	30 38       	mov	r8,3
8000346e:	f0 06 18 00 	cp.b	r6,r8
80003472:	e0 8b 00 4d 	brhi	8000350c <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
80003476:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
8000347a:	30 18       	mov	r8,1
8000347c:	f0 04 18 00 	cp.b	r4,r8
80003480:	e0 8b 00 46 	brhi	8000350c <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
80003484:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80003488:	30 78       	mov	r8,7
8000348a:	f0 03 18 00 	cp.b	r3,r8
8000348e:	e0 88 00 3f 	brls	8000350c <spi_setupChipReg+0xac>
80003492:	31 08       	mov	r8,16
80003494:	f0 03 18 00 	cp.b	r3,r8
80003498:	e0 8b 00 3a 	brhi	8000350c <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
8000349c:	14 9b       	mov	r11,r10
8000349e:	6e 1c       	ld.w	r12,r7[0x4]
800034a0:	f0 1f 00 1d 	mcall	80003514 <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
800034a4:	c3 45       	brlt	8000350c <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
800034a6:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
800034a8:	ec 09 16 01 	lsr	r9,r6,0x1
800034ac:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
800034b0:	ec 16 00 01 	eorl	r6,0x1
800034b4:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
800034b8:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
800034bc:	20 83       	sub	r3,8
800034be:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
800034c2:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
800034c6:	ef 39 00 09 	ld.ub	r9,r7[9]
800034ca:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
800034ce:	ef 39 00 0a 	ld.ub	r9,r7[10]
800034d2:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
800034d6:	0f 89       	ld.ub	r9,r7[0x0]
800034d8:	30 1a       	mov	r10,1
800034da:	f4 09 18 00 	cp.b	r9,r10
800034de:	c0 e0       	breq	800034fa <spi_setupChipReg+0x9a>
800034e0:	c0 a3       	brcs	800034f4 <spi_setupChipReg+0x94>
800034e2:	30 2a       	mov	r10,2
800034e4:	f4 09 18 00 	cp.b	r9,r10
800034e8:	c0 c0       	breq	80003500 <spi_setupChipReg+0xa0>
800034ea:	30 3a       	mov	r10,3
800034ec:	f4 09 18 00 	cp.b	r9,r10
800034f0:	c0 e1       	brne	8000350c <spi_setupChipReg+0xac>
800034f2:	c0 a8       	rjmp	80003506 <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
800034f4:	8b c8       	st.w	r5[0x30],r8
800034f6:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
800034fa:	8b d8       	st.w	r5[0x34],r8
800034fc:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
80003500:	8b e8       	st.w	r5[0x38],r8
80003502:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
80003506:	8b f8       	st.w	r5[0x3c],r8
80003508:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
8000350c:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
8000350e:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80003512:	00 00       	add	r0,r0
80003514:	80 00       	ld.sh	r0,r0[0x0]
80003516:	33 6a       	mov	r10,54

80003518 <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80003518:	30 18       	mov	r8,1
8000351a:	99 08       	st.w	r12[0x0],r8
}
8000351c:	5e fc       	retal	r12

8000351e <spi_write>:
{
	return ((spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0);
}

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
8000351e:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80003522:	c0 58       	rjmp	8000352c <spi_write+0xe>
		if (!timeout--) {
80003524:	58 08       	cp.w	r8,0
80003526:	c0 21       	brne	8000352a <spi_write+0xc>
80003528:	5e ff       	retal	1
8000352a:	20 18       	sub	r8,1

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
8000352c:	78 49       	ld.w	r9,r12[0x10]
8000352e:	e2 19 00 02 	andl	r9,0x2,COH
80003532:	cf 90       	breq	80003524 <spi_write+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80003534:	5c 7b       	castu.h	r11
80003536:	99 3b       	st.w	r12[0xc],r11
80003538:	5e fd       	retal	0

8000353a <spi_read>:
{
	return ((spi->sr & AVR32_SPI_SR_RDRF_MASK) != 0);
}

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
8000353a:	e0 68 3a 98 	mov	r8,15000
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
8000353e:	c0 58       	rjmp	80003548 <spi_read+0xe>
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) !=
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) {
		if (!timeout--) {
80003540:	58 08       	cp.w	r8,0
80003542:	c0 21       	brne	80003546 <spi_read+0xc>
80003544:	5e ff       	retal	1
80003546:	20 18       	sub	r8,1

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
80003548:	78 49       	ld.w	r9,r12[0x10]
8000354a:	e2 19 02 01 	andl	r9,0x201,COH
8000354e:	e0 49 02 01 	cp.w	r9,513
80003552:	cf 71       	brne	80003540 <spi_read+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	*data = spi->rdr >> AVR32_SPI_RDR_RD_OFFSET;
80003554:	78 28       	ld.w	r8,r12[0x8]
80003556:	b6 08       	st.h	r11[0x0],r8
80003558:	5e fd       	retal	0

8000355a <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
8000355a:	76 09       	ld.w	r9,r11[0x0]
8000355c:	58 29       	cp.w	r9,2
8000355e:	e0 88 00 03 	brls	80003564 <tc_init_waveform+0xa>
80003562:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80003564:	76 18       	ld.w	r8,r11[0x4]
80003566:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
8000356a:	af ba       	sbr	r10,0xf
8000356c:	10 9b       	mov	r11,r8
8000356e:	e6 1b c0 00 	andh	r11,0xc000,COH
80003572:	16 4a       	or	r10,r11
80003574:	10 9b       	mov	r11,r8
80003576:	e6 1b 30 00 	andh	r11,0x3000,COH
8000357a:	16 4a       	or	r10,r11
8000357c:	10 9b       	mov	r11,r8
8000357e:	e6 1b 0c 00 	andh	r11,0xc00,COH
80003582:	16 4a       	or	r10,r11
80003584:	10 9b       	mov	r11,r8
80003586:	e6 1b 03 00 	andh	r11,0x300,COH
8000358a:	16 4a       	or	r10,r11
8000358c:	10 9b       	mov	r11,r8
8000358e:	e6 1b 00 c0 	andh	r11,0xc0,COH
80003592:	16 4a       	or	r10,r11
80003594:	10 9b       	mov	r11,r8
80003596:	e6 1b 00 30 	andh	r11,0x30,COH
8000359a:	16 4a       	or	r10,r11
8000359c:	10 9b       	mov	r11,r8
8000359e:	e6 1b 00 0c 	andh	r11,0xc,COH
800035a2:	16 4a       	or	r10,r11
800035a4:	10 9b       	mov	r11,r8
800035a6:	e6 1b 00 03 	andh	r11,0x3,COH
800035aa:	16 4a       	or	r10,r11
800035ac:	10 9b       	mov	r11,r8
800035ae:	e2 1b 60 00 	andl	r11,0x6000,COH
800035b2:	16 4a       	or	r10,r11
800035b4:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
800035b8:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
800035bc:	10 9b       	mov	r11,r8
800035be:	e2 1b 0c 00 	andl	r11,0xc00,COH
800035c2:	16 4a       	or	r10,r11
800035c4:	10 9b       	mov	r11,r8
800035c6:	e2 1b 03 00 	andl	r11,0x300,COH
800035ca:	16 4a       	or	r10,r11
800035cc:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
800035d0:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
800035d4:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
800035d8:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
800035dc:	10 9b       	mov	r11,r8
800035de:	e2 1b 00 30 	andl	r11,0x30,COH
800035e2:	16 4a       	or	r10,r11
800035e4:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
800035e8:	f5 e8 10 38 	or	r8,r10,r8<<0x3
800035ec:	a5 69       	lsl	r9,0x4
800035ee:	2f f9       	sub	r9,-1
800035f0:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
800035f4:	5e fd       	retal	0

800035f6 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800035f6:	58 2b       	cp.w	r11,2
800035f8:	e0 88 00 03 	brls	800035fe <tc_start+0x8>
800035fc:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
800035fe:	a7 6b       	lsl	r11,0x6
80003600:	16 0c       	add	r12,r11
80003602:	30 58       	mov	r8,5
80003604:	99 08       	st.w	r12[0x0],r8
80003606:	5e fd       	retal	0

80003608 <tc_read_sr>:


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003608:	58 2b       	cp.w	r11,2
8000360a:	e0 88 00 03 	brls	80003610 <tc_read_sr+0x8>
8000360e:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  return tc->channel[channel].sr;
80003610:	a7 6b       	lsl	r11,0x6
80003612:	2e 0b       	sub	r11,-32
80003614:	16 0c       	add	r12,r11
80003616:	78 0c       	ld.w	r12,r12[0x0]
}
80003618:	5e fc       	retal	r12

8000361a <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
8000361a:	58 2b       	cp.w	r11,2
8000361c:	e0 88 00 03 	brls	80003622 <tc_write_rc+0x8>
80003620:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80003622:	f6 08 15 04 	lsl	r8,r11,0x4
80003626:	2f f8       	sub	r8,-1
80003628:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
8000362c:	e2 18 80 00 	andl	r8,0x8000,COH
80003630:	c0 c0       	breq	80003648 <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
80003632:	a7 6b       	lsl	r11,0x6
80003634:	16 0c       	add	r12,r11
80003636:	2e 4c       	sub	r12,-28
80003638:	78 08       	ld.w	r8,r12[0x0]
8000363a:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
8000363e:	e0 18 00 00 	andl	r8,0x0
80003642:	f3 e8 10 08 	or	r8,r9,r8
80003646:	99 08       	st.w	r12[0x0],r8

  return value;
80003648:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
8000364c:	5e fc       	retal	r12

8000364e <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
8000364e:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80003652:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003656:	58 2b       	cp.w	r11,2
80003658:	e0 88 00 04 	brls	80003660 <tc_configure_interrupts+0x12>
8000365c:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
80003660:	ee 19 00 01 	eorh	r9,0x1
80003664:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80003668:	74 08       	ld.w	r8,r10[0x0]
8000366a:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
8000366e:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
80003672:	a7 6e       	lsl	lr,0x6
80003674:	fd e7 10 7e 	or	lr,lr,r7<<0x7
80003678:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
8000367c:	0e 4e       	or	lr,r7
8000367e:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
80003682:	fd e7 10 5e 	or	lr,lr,r7<<0x5
80003686:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
8000368a:	fd e7 10 4e 	or	lr,lr,r7<<0x4
8000368e:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
80003692:	fd e7 10 3e 	or	lr,lr,r7<<0x3
80003696:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
8000369a:	fd e7 10 2e 	or	lr,lr,r7<<0x2
8000369e:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
800036a2:	fd e8 10 18 	or	r8,lr,r8<<0x1
800036a6:	f6 0e 15 06 	lsl	lr,r11,0x6
800036aa:	f8 0e 00 0e 	add	lr,r12,lr
800036ae:	2d ce       	sub	lr,-36
800036b0:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
800036b2:	58 09       	cp.w	r9,0
800036b4:	c0 20       	breq	800036b8 <tc_configure_interrupts+0x6a>
800036b6:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
800036b8:	74 08       	ld.w	r8,r10[0x0]
800036ba:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
800036be:	e0 65 00 80 	mov	r5,128
800036c2:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
800036c6:	74 08       	ld.w	r8,r10[0x0]
800036c8:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
800036cc:	f9 b4 00 40 	moveq	r4,64
800036d0:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
800036d4:	74 08       	ld.w	r8,r10[0x0]
800036d6:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
800036da:	f9 b3 00 20 	moveq	r3,32
800036de:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
800036e2:	74 08       	ld.w	r8,r10[0x0]
800036e4:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
800036e8:	f9 b2 00 10 	moveq	r2,16
800036ec:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
800036f0:	74 08       	ld.w	r8,r10[0x0]
800036f2:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
800036f6:	f9 b6 00 08 	moveq	r6,8
800036fa:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
800036fe:	74 08       	ld.w	r8,r10[0x0]
80003700:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80003704:	f9 b7 00 04 	moveq	r7,4
80003708:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
8000370c:	74 08       	ld.w	r8,r10[0x0]
8000370e:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80003712:	f9 be 00 02 	moveq	lr,2
80003716:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
8000371a:	74 08       	ld.w	r8,r10[0x0]
8000371c:	ec 18 00 01 	eorl	r8,0x1
80003720:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003724:	eb e8 10 08 	or	r8,r5,r8
80003728:	08 48       	or	r8,r4
8000372a:	06 48       	or	r8,r3
8000372c:	04 48       	or	r8,r2
8000372e:	0c 48       	or	r8,r6
80003730:	0e 48       	or	r8,r7
80003732:	1c 48       	or	r8,lr
80003734:	f6 0a 15 06 	lsl	r10,r11,0x6
80003738:	f8 0a 00 0a 	add	r10,r12,r10
8000373c:	2d 8a       	sub	r10,-40
8000373e:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
80003740:	a7 6b       	lsl	r11,0x6
80003742:	2e 0b       	sub	r11,-32
80003744:	16 0c       	add	r12,r11
80003746:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80003748:	58 09       	cp.w	r9,0
8000374a:	c0 31       	brne	80003750 <tc_configure_interrupts+0x102>
8000374c:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
80003750:	d5 03       	csrf	0x10
80003752:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0

80003756 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80003756:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80003758:	f6 08 15 04 	lsl	r8,r11,0x4
8000375c:	14 38       	cp.w	r8,r10
8000375e:	f9 b8 08 10 	movls	r8,16
80003762:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80003766:	f0 0b 02 4b 	mul	r11,r8,r11
8000376a:	f6 09 16 01 	lsr	r9,r11,0x1
8000376e:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
80003772:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
80003776:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
8000377a:	f2 cb 00 01 	sub	r11,r9,1
8000377e:	e0 4b ff fe 	cp.w	r11,65534
80003782:	e0 88 00 03 	brls	80003788 <usart_set_async_baudrate+0x32>
80003786:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
80003788:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
8000378a:	e8 6e 00 00 	mov	lr,524288
8000378e:	59 08       	cp.w	r8,16
80003790:	fc 08 17 10 	movne	r8,lr
80003794:	f9 b8 00 00 	moveq	r8,0
80003798:	e4 1b ff f7 	andh	r11,0xfff7
8000379c:	e0 1b fe cf 	andl	r11,0xfecf
800037a0:	16 48       	or	r8,r11
800037a2:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
800037a4:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
800037a8:	f3 ea 11 09 	or	r9,r9,r10<<0x10
800037ac:	99 89       	st.w	r12[0x20],r9
800037ae:	d8 0a       	popm	pc,r12=0

800037b0 <usart_write_char>:
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
800037b0:	78 58       	ld.w	r8,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
800037b2:	e2 18 00 02 	andl	r8,0x2,COH
800037b6:	c0 31       	brne	800037bc <usart_write_char+0xc>
800037b8:	30 2c       	mov	r12,2
800037ba:	5e fc       	retal	r12
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
800037bc:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
800037c0:	99 7b       	st.w	r12[0x1c],r11
800037c2:	5e fd       	retal	0

800037c4 <usart_putchar>:
    return USART_TX_BUSY;
}


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
800037c4:	eb cd 40 e0 	pushm	r5-r7,lr
800037c8:	18 96       	mov	r6,r12
800037ca:	16 95       	mov	r5,r11
800037cc:	e0 67 27 0f 	mov	r7,9999
800037d0:	c0 68       	rjmp	800037dc <usart_putchar+0x18>
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
800037d2:	58 07       	cp.w	r7,0
800037d4:	c0 31       	brne	800037da <usart_putchar+0x16>
800037d6:	e3 cf c0 e0 	ldm	sp++,r5-r7,pc,r12=-1
800037da:	20 17       	sub	r7,1
  } while (usart_write_char(usart, c) != USART_SUCCESS);
800037dc:	0a 9b       	mov	r11,r5
800037de:	0c 9c       	mov	r12,r6
800037e0:	f0 1f 00 03 	mcall	800037ec <usart_putchar+0x28>
800037e4:	cf 71       	brne	800037d2 <usart_putchar+0xe>

  return USART_SUCCESS;
}
800037e6:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800037ea:	00 00       	add	r0,r0
800037ec:	80 00       	ld.sh	r0,r0[0x0]
800037ee:	37 b0       	mov	r0,123

800037f0 <usart_write_line>:
  return c;
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
800037f0:	eb cd 40 c0 	pushm	r6-r7,lr
800037f4:	18 96       	mov	r6,r12
800037f6:	16 97       	mov	r7,r11
  while (*string != '\0')
800037f8:	17 8b       	ld.ub	r11,r11[0x0]
800037fa:	58 0b       	cp.w	r11,0
800037fc:	c0 80       	breq	8000380c <usart_write_line+0x1c>
    usart_putchar(usart, *string++);
800037fe:	2f f7       	sub	r7,-1
80003800:	0c 9c       	mov	r12,r6
80003802:	f0 1f 00 04 	mcall	80003810 <usart_write_line+0x20>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80003806:	0f 8b       	ld.ub	r11,r7[0x0]
80003808:	58 0b       	cp.w	r11,0
8000380a:	cf a1       	brne	800037fe <usart_write_line+0xe>
8000380c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003810:	80 00       	ld.sh	r0,r0[0x0]
80003812:	37 c4       	mov	r4,124

80003814 <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80003814:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80003818:	e6 18 00 01 	andh	r8,0x1,COH
8000381c:	c0 71       	brne	8000382a <usart_reset+0x16>
8000381e:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80003820:	3f f8       	mov	r8,-1
80003822:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80003824:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80003826:	d5 03       	csrf	0x10
80003828:	c0 48       	rjmp	80003830 <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
8000382a:	3f f8       	mov	r8,-1
8000382c:	99 38       	st.w	r12[0xc],r8
  usart->csr;
8000382e:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80003830:	30 08       	mov	r8,0
80003832:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
80003834:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
80003836:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80003838:	ea 68 61 0c 	mov	r8,680204
8000383c:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
8000383e:	5e fc       	retal	r12

80003840 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80003840:	eb cd 40 e0 	pushm	r5-r7,lr
80003844:	18 96       	mov	r6,r12
80003846:	16 97       	mov	r7,r11
80003848:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
8000384a:	f0 1f 00 2f 	mcall	80003904 <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
8000384e:	58 07       	cp.w	r7,0
80003850:	c5 80       	breq	80003900 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
80003852:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80003854:	30 49       	mov	r9,4
80003856:	f2 08 18 00 	cp.b	r8,r9
8000385a:	e0 88 00 53 	brls	80003900 <usart_init_rs232+0xc0>
8000385e:	30 99       	mov	r9,9
80003860:	f2 08 18 00 	cp.b	r8,r9
80003864:	e0 8b 00 4e 	brhi	80003900 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80003868:	0f d9       	ld.ub	r9,r7[0x5]
8000386a:	30 78       	mov	r8,7
8000386c:	f0 09 18 00 	cp.b	r9,r8
80003870:	e0 8b 00 48 	brhi	80003900 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
80003874:	8e 39       	ld.sh	r9,r7[0x6]
80003876:	e0 68 01 01 	mov	r8,257
8000387a:	f0 09 19 00 	cp.h	r9,r8
8000387e:	e0 8b 00 41 	brhi	80003900 <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
80003882:	ef 39 00 08 	ld.ub	r9,r7[8]
80003886:	30 38       	mov	r8,3
80003888:	f0 09 18 00 	cp.b	r9,r8
8000388c:	e0 8b 00 3a 	brhi	80003900 <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80003890:	0a 9a       	mov	r10,r5
80003892:	6e 0b       	ld.w	r11,r7[0x0]
80003894:	0c 9c       	mov	r12,r6
80003896:	f0 1f 00 1d 	mcall	80003908 <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
8000389a:	58 1c       	cp.w	r12,1
8000389c:	c3 20       	breq	80003900 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
8000389e:	0f c8       	ld.ub	r8,r7[0x4]
800038a0:	30 99       	mov	r9,9
800038a2:	f2 08 18 00 	cp.b	r8,r9
800038a6:	c0 51       	brne	800038b0 <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
800038a8:	6c 18       	ld.w	r8,r6[0x4]
800038aa:	b1 b8       	sbr	r8,0x11
800038ac:	8d 18       	st.w	r6[0x4],r8
800038ae:	c0 68       	rjmp	800038ba <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
800038b0:	6c 19       	ld.w	r9,r6[0x4]
800038b2:	20 58       	sub	r8,5
800038b4:	f3 e8 10 68 	or	r8,r9,r8<<0x6
800038b8:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
800038ba:	6c 19       	ld.w	r9,r6[0x4]
800038bc:	ef 3a 00 08 	ld.ub	r10,r7[8]
800038c0:	0f d8       	ld.ub	r8,r7[0x5]
800038c2:	a9 78       	lsl	r8,0x9
800038c4:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
800038c8:	12 48       	or	r8,r9
800038ca:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
800038cc:	8e 38       	ld.sh	r8,r7[0x6]
800038ce:	30 29       	mov	r9,2
800038d0:	f2 08 19 00 	cp.h	r8,r9
800038d4:	e0 88 00 09 	brls	800038e6 <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
800038d8:	6c 18       	ld.w	r8,r6[0x4]
800038da:	ad b8       	sbr	r8,0xd
800038dc:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
800038de:	8e b8       	ld.uh	r8,r7[0x6]
800038e0:	20 28       	sub	r8,2
800038e2:	8d a8       	st.w	r6[0x28],r8
800038e4:	c0 68       	rjmp	800038f0 <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
800038e6:	6c 19       	ld.w	r9,r6[0x4]
800038e8:	5c 78       	castu.h	r8
800038ea:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
800038ee:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
800038f0:	6c 18       	ld.w	r8,r6[0x4]
800038f2:	e0 18 ff f0 	andl	r8,0xfff0
800038f6:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
800038f8:	35 08       	mov	r8,80
800038fa:	8d 08       	st.w	r6[0x0],r8
800038fc:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80003900:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80003904:	80 00       	ld.sh	r0,r0[0x0]
80003906:	38 14       	mov	r4,-127
80003908:	80 00       	ld.sh	r0,r0[0x0]
8000390a:	37 56       	mov	r6,117

8000390c <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
8000390c:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80003910:	fe c0 8b 10 	sub	r0,pc,-29936

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80003914:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80003918:	d5 53       	csrf	0x15
  cp      r0, r1
8000391a:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
8000391c:	e0 61 05 38 	mov	r1,1336
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80003920:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80003922:	c0 62       	brcc	8000392e <idata_load_loop_end>
  cp      r0, r1
80003924:	48 92       	lddpc	r2,80003948 <udata_clear_loop_end+0x4>

80003926 <idata_load_loop>:
  brlo    idata_load_loop
80003926:	a5 05       	ld.d	r4,r2++
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80003928:	a1 24       	st.d	r0++,r4
  lda.w   r1, _end
8000392a:	02 30       	cp.w	r0,r1
  cp      r0, r1
8000392c:	cf d3       	brcs	80003926 <idata_load_loop>

8000392e <idata_load_loop_end>:
  brhs    udata_clear_loop_end
8000392e:	e0 60 05 38 	mov	r0,1336
  mov     r2, 0
  mov     r3, 0
80003932:	e0 61 0b 10 	mov	r1,2832
udata_clear_loop:
  st.d    r0++, r2
  cp      r0, r1
80003936:	02 30       	cp.w	r0,r1
  brlo    udata_clear_loop
80003938:	c0 62       	brcc	80003944 <udata_clear_loop_end>
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
8000393a:	30 02       	mov	r2,0
8000393c:	30 03       	mov	r3,0

8000393e <udata_clear_loop>:
8000393e:	a1 22       	st.d	r0++,r2
80003940:	02 30       	cp.w	r0,r1
80003942:	cf e3       	brcs	8000393e <udata_clear_loop>

80003944 <udata_clear_loop_end>:
80003944:	fe cf e8 34 	sub	pc,pc,-6092
80003948:	80 00       	ld.sh	r0,r0[0x0]
8000394a:	c8 28       	rjmp	80003a4e <beq+0x12>

8000394c <reset6502>:
    return (read6502(BASE_STACK + ++sp));
}

void reset6502(void) {
    //pc = (uint16_t)read6502(0xFseFFC) | ((uint16_t)read6502(0xFFFD) << 8);
    pc=0;
8000394c:	30 08       	mov	r8,0
8000394e:	48 99       	lddpc	r9,80003970 <reset6502+0x24>
80003950:	b2 08       	st.h	r9[0x0],r8
	a = 0;
80003952:	48 99       	lddpc	r9,80003974 <reset6502+0x28>
80003954:	b2 88       	st.b	r9[0x0],r8
    x = 0;
80003956:	48 99       	lddpc	r9,80003978 <reset6502+0x2c>
80003958:	b2 88       	st.b	r9[0x0],r8
    y = 0;
8000395a:	48 99       	lddpc	r9,8000397c <reset6502+0x30>
8000395c:	b2 88       	st.b	r9[0x0],r8
    sp = 0xFD;
8000395e:	3f d9       	mov	r9,-3
80003960:	48 88       	lddpc	r8,80003980 <reset6502+0x34>
80003962:	b0 89       	st.b	r8[0x0],r9
    status |= FLAG_CONSTANT;
80003964:	48 88       	lddpc	r8,80003984 <reset6502+0x38>
80003966:	11 89       	ld.ub	r9,r8[0x0]
80003968:	a5 b9       	sbr	r9,0x5
8000396a:	b0 89       	st.b	r8[0x0],r9
}
8000396c:	5e fc       	retal	r12
8000396e:	00 00       	add	r0,r0
80003970:	00 00       	add	r0,r0
80003972:	0b 02       	ld.w	r2,r5++
80003974:	00 00       	add	r0,r0
80003976:	0b 04       	ld.w	r4,r5++
80003978:	00 00       	add	r0,r0
8000397a:	08 ee       	st.h	--r4,lr
8000397c:	00 00       	add	r0,r0
8000397e:	0b 00       	ld.w	r0,r5++
80003980:	00 00       	add	r0,r0
80003982:	0b 01       	ld.w	r1,r5++
80003984:	00 00       	add	r0,r0
80003986:	0b 05       	ld.w	r5,r5++

80003988 <imp>:
static void (*optable[256])();
uint8_t penaltyop, penaltyaddr;

//addressing mode functions, calculates effective addresses
static void imp(void) { //implied
}
80003988:	5e fc       	retal	r12

8000398a <acc>:

static void acc(void) { //accumulator
}
8000398a:	5e fc       	retal	r12

8000398c <imm>:

static void imm(void) { //immediate
    ea = pc++;
8000398c:	48 48       	lddpc	r8,8000399c <imm+0x10>
8000398e:	90 09       	ld.sh	r9,r8[0x0]
80003990:	48 4a       	lddpc	r10,800039a0 <imm+0x14>
80003992:	b4 09       	st.h	r10[0x0],r9
80003994:	2f f9       	sub	r9,-1
80003996:	b0 09       	st.h	r8[0x0],r9
}
80003998:	5e fc       	retal	r12
8000399a:	00 00       	add	r0,r0
8000399c:	00 00       	add	r0,r0
8000399e:	0b 02       	ld.w	r2,r5++
800039a0:	00 00       	add	r0,r0
800039a2:	08 d4       	st.w	--r4,r4

800039a4 <bcc>:
   
    putvalue(result);
}

static void bcc(void) {
    if ((status & FLAG_CARRY) == 0) {
800039a4:	48 e8       	lddpc	r8,800039dc <bcc+0x38>
800039a6:	11 88       	ld.ub	r8,r8[0x0]
800039a8:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800039ac:	5e 1c       	retne	r12
        oldpc = pc;
800039ae:	48 da       	lddpc	r10,800039e0 <bcc+0x3c>
800039b0:	94 08       	ld.sh	r8,r10[0x0]
800039b2:	48 d9       	lddpc	r9,800039e4 <bcc+0x40>
800039b4:	b2 08       	st.h	r9[0x0],r8
        pc += reladdr;
800039b6:	48 d9       	lddpc	r9,800039e8 <bcc+0x44>
800039b8:	92 09       	ld.sh	r9,r9[0x0]
800039ba:	10 09       	add	r9,r8
800039bc:	5c 89       	casts.h	r9
800039be:	b4 09       	st.h	r10[0x0],r9
        if ((oldpc & 0xFF00) != (pc & 0xFF00)) clockticks6502 += 2; //check if jump crossed a page boundary
800039c0:	12 58       	eor	r8,r9
800039c2:	e2 18 ff 00 	andl	r8,0xff00,COH
800039c6:	c0 60       	breq	800039d2 <bcc+0x2e>
800039c8:	48 98       	lddpc	r8,800039ec <bcc+0x48>
800039ca:	70 09       	ld.w	r9,r8[0x0]
800039cc:	2f e9       	sub	r9,-2
800039ce:	91 09       	st.w	r8[0x0],r9
800039d0:	5e fc       	retal	r12
            else clockticks6502++;
800039d2:	48 78       	lddpc	r8,800039ec <bcc+0x48>
800039d4:	70 09       	ld.w	r9,r8[0x0]
800039d6:	2f f9       	sub	r9,-1
800039d8:	91 09       	st.w	r8[0x0],r9
800039da:	5e fc       	retal	r12
800039dc:	00 00       	add	r0,r0
800039de:	0b 05       	ld.w	r5,r5++
800039e0:	00 00       	add	r0,r0
800039e2:	0b 02       	ld.w	r2,r5++
800039e4:	00 00       	add	r0,r0
800039e6:	08 e0       	st.h	--r4,r0
800039e8:	00 00       	add	r0,r0
800039ea:	08 d6       	st.w	--r4,r6
800039ec:	00 00       	add	r0,r0
800039ee:	06 58       	eor	r8,r3

800039f0 <bcs>:
    }
}

static void bcs(void) {
    if ((status & FLAG_CARRY) == FLAG_CARRY) {
800039f0:	48 e8       	lddpc	r8,80003a28 <bcs+0x38>
800039f2:	11 88       	ld.ub	r8,r8[0x0]
800039f4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800039f8:	5e 0c       	reteq	r12
        oldpc = pc;
800039fa:	48 da       	lddpc	r10,80003a2c <bcs+0x3c>
800039fc:	94 08       	ld.sh	r8,r10[0x0]
800039fe:	48 d9       	lddpc	r9,80003a30 <bcs+0x40>
80003a00:	b2 08       	st.h	r9[0x0],r8
        pc += reladdr;
80003a02:	48 d9       	lddpc	r9,80003a34 <bcs+0x44>
80003a04:	92 09       	ld.sh	r9,r9[0x0]
80003a06:	10 09       	add	r9,r8
80003a08:	5c 89       	casts.h	r9
80003a0a:	b4 09       	st.h	r10[0x0],r9
        if ((oldpc & 0xFF00) != (pc & 0xFF00)) clockticks6502 += 2; //check if jump crossed a page boundary
80003a0c:	12 58       	eor	r8,r9
80003a0e:	e2 18 ff 00 	andl	r8,0xff00,COH
80003a12:	c0 60       	breq	80003a1e <bcs+0x2e>
80003a14:	48 98       	lddpc	r8,80003a38 <bcs+0x48>
80003a16:	70 09       	ld.w	r9,r8[0x0]
80003a18:	2f e9       	sub	r9,-2
80003a1a:	91 09       	st.w	r8[0x0],r9
80003a1c:	5e fc       	retal	r12
            else clockticks6502++;
80003a1e:	48 78       	lddpc	r8,80003a38 <bcs+0x48>
80003a20:	70 09       	ld.w	r9,r8[0x0]
80003a22:	2f f9       	sub	r9,-1
80003a24:	91 09       	st.w	r8[0x0],r9
80003a26:	5e fc       	retal	r12
80003a28:	00 00       	add	r0,r0
80003a2a:	0b 05       	ld.w	r5,r5++
80003a2c:	00 00       	add	r0,r0
80003a2e:	0b 02       	ld.w	r2,r5++
80003a30:	00 00       	add	r0,r0
80003a32:	08 e0       	st.h	--r4,r0
80003a34:	00 00       	add	r0,r0
80003a36:	08 d6       	st.w	--r4,r6
80003a38:	00 00       	add	r0,r0
80003a3a:	06 58       	eor	r8,r3

80003a3c <beq>:
    }
}

static void beq(void) {
    if ((status & FLAG_ZERO) == FLAG_ZERO) {
80003a3c:	48 e8       	lddpc	r8,80003a74 <beq+0x38>
80003a3e:	11 88       	ld.ub	r8,r8[0x0]
80003a40:	e2 18 00 02 	andl	r8,0x2,COH
80003a44:	5e 0c       	reteq	r12
        oldpc = pc;
80003a46:	48 da       	lddpc	r10,80003a78 <beq+0x3c>
80003a48:	94 08       	ld.sh	r8,r10[0x0]
80003a4a:	48 d9       	lddpc	r9,80003a7c <beq+0x40>
80003a4c:	b2 08       	st.h	r9[0x0],r8
        pc += reladdr;
80003a4e:	48 d9       	lddpc	r9,80003a80 <beq+0x44>
80003a50:	92 09       	ld.sh	r9,r9[0x0]
80003a52:	10 09       	add	r9,r8
80003a54:	5c 89       	casts.h	r9
80003a56:	b4 09       	st.h	r10[0x0],r9
        if ((oldpc & 0xFF00) != (pc & 0xFF00)) clockticks6502 += 2; //check if jump crossed a page boundary
80003a58:	12 58       	eor	r8,r9
80003a5a:	e2 18 ff 00 	andl	r8,0xff00,COH
80003a5e:	c0 60       	breq	80003a6a <beq+0x2e>
80003a60:	48 98       	lddpc	r8,80003a84 <beq+0x48>
80003a62:	70 09       	ld.w	r9,r8[0x0]
80003a64:	2f e9       	sub	r9,-2
80003a66:	91 09       	st.w	r8[0x0],r9
80003a68:	5e fc       	retal	r12
            else clockticks6502++;
80003a6a:	48 78       	lddpc	r8,80003a84 <beq+0x48>
80003a6c:	70 09       	ld.w	r9,r8[0x0]
80003a6e:	2f f9       	sub	r9,-1
80003a70:	91 09       	st.w	r8[0x0],r9
80003a72:	5e fc       	retal	r12
80003a74:	00 00       	add	r0,r0
80003a76:	0b 05       	ld.w	r5,r5++
80003a78:	00 00       	add	r0,r0
80003a7a:	0b 02       	ld.w	r2,r5++
80003a7c:	00 00       	add	r0,r0
80003a7e:	08 e0       	st.h	--r4,r0
80003a80:	00 00       	add	r0,r0
80003a82:	08 d6       	st.w	--r4,r6
80003a84:	00 00       	add	r0,r0
80003a86:	06 58       	eor	r8,r3

80003a88 <bmi>:
    zerocalc(result);
    status = (status & 0x3F) | (uint8_t)(value & 0xC0);
}

static void bmi(void) {
    if ((status & FLAG_SIGN) == FLAG_SIGN) {
80003a88:	48 f8       	lddpc	r8,80003ac4 <bmi+0x3c>
80003a8a:	11 89       	ld.ub	r9,r8[0x0]
80003a8c:	30 08       	mov	r8,0
80003a8e:	f0 09 18 00 	cp.b	r9,r8
80003a92:	5e 4c       	retge	r12
        oldpc = pc;
80003a94:	48 da       	lddpc	r10,80003ac8 <bmi+0x40>
80003a96:	94 08       	ld.sh	r8,r10[0x0]
80003a98:	48 d9       	lddpc	r9,80003acc <bmi+0x44>
80003a9a:	b2 08       	st.h	r9[0x0],r8
        pc += reladdr;
80003a9c:	48 d9       	lddpc	r9,80003ad0 <bmi+0x48>
80003a9e:	92 09       	ld.sh	r9,r9[0x0]
80003aa0:	10 09       	add	r9,r8
80003aa2:	5c 89       	casts.h	r9
80003aa4:	b4 09       	st.h	r10[0x0],r9
        if ((oldpc & 0xFF00) != (pc & 0xFF00)) clockticks6502 += 2; //check if jump crossed a page boundary
80003aa6:	12 58       	eor	r8,r9
80003aa8:	e2 18 ff 00 	andl	r8,0xff00,COH
80003aac:	c0 60       	breq	80003ab8 <bmi+0x30>
80003aae:	48 a8       	lddpc	r8,80003ad4 <bmi+0x4c>
80003ab0:	70 09       	ld.w	r9,r8[0x0]
80003ab2:	2f e9       	sub	r9,-2
80003ab4:	91 09       	st.w	r8[0x0],r9
80003ab6:	5e fc       	retal	r12
            else clockticks6502++;
80003ab8:	48 78       	lddpc	r8,80003ad4 <bmi+0x4c>
80003aba:	70 09       	ld.w	r9,r8[0x0]
80003abc:	2f f9       	sub	r9,-1
80003abe:	91 09       	st.w	r8[0x0],r9
80003ac0:	5e fc       	retal	r12
80003ac2:	00 00       	add	r0,r0
80003ac4:	00 00       	add	r0,r0
80003ac6:	0b 05       	ld.w	r5,r5++
80003ac8:	00 00       	add	r0,r0
80003aca:	0b 02       	ld.w	r2,r5++
80003acc:	00 00       	add	r0,r0
80003ace:	08 e0       	st.h	--r4,r0
80003ad0:	00 00       	add	r0,r0
80003ad2:	08 d6       	st.w	--r4,r6
80003ad4:	00 00       	add	r0,r0
80003ad6:	06 58       	eor	r8,r3

80003ad8 <bne>:
    }
}

static void bne(void) {
    if ((status & FLAG_ZERO) == 0) {
80003ad8:	48 e8       	lddpc	r8,80003b10 <bne+0x38>
80003ada:	11 88       	ld.ub	r8,r8[0x0]
80003adc:	e2 18 00 02 	andl	r8,0x2,COH
80003ae0:	5e 1c       	retne	r12
        oldpc = pc;
80003ae2:	48 da       	lddpc	r10,80003b14 <bne+0x3c>
80003ae4:	94 08       	ld.sh	r8,r10[0x0]
80003ae6:	48 d9       	lddpc	r9,80003b18 <bne+0x40>
80003ae8:	b2 08       	st.h	r9[0x0],r8
        pc += reladdr;
80003aea:	48 d9       	lddpc	r9,80003b1c <bne+0x44>
80003aec:	92 09       	ld.sh	r9,r9[0x0]
80003aee:	10 09       	add	r9,r8
80003af0:	5c 89       	casts.h	r9
80003af2:	b4 09       	st.h	r10[0x0],r9
        if ((oldpc & 0xFF00) != (pc & 0xFF00)) clockticks6502 += 2; //check if jump crossed a page boundary
80003af4:	12 58       	eor	r8,r9
80003af6:	e2 18 ff 00 	andl	r8,0xff00,COH
80003afa:	c0 60       	breq	80003b06 <bne+0x2e>
80003afc:	48 98       	lddpc	r8,80003b20 <bne+0x48>
80003afe:	70 09       	ld.w	r9,r8[0x0]
80003b00:	2f e9       	sub	r9,-2
80003b02:	91 09       	st.w	r8[0x0],r9
80003b04:	5e fc       	retal	r12
            else clockticks6502++;
80003b06:	48 78       	lddpc	r8,80003b20 <bne+0x48>
80003b08:	70 09       	ld.w	r9,r8[0x0]
80003b0a:	2f f9       	sub	r9,-1
80003b0c:	91 09       	st.w	r8[0x0],r9
80003b0e:	5e fc       	retal	r12
80003b10:	00 00       	add	r0,r0
80003b12:	0b 05       	ld.w	r5,r5++
80003b14:	00 00       	add	r0,r0
80003b16:	0b 02       	ld.w	r2,r5++
80003b18:	00 00       	add	r0,r0
80003b1a:	08 e0       	st.h	--r4,r0
80003b1c:	00 00       	add	r0,r0
80003b1e:	08 d6       	st.w	--r4,r6
80003b20:	00 00       	add	r0,r0
80003b22:	06 58       	eor	r8,r3

80003b24 <bpl>:
    }
}

static void bpl(void) {
    if ((status & FLAG_SIGN) == 0) {
80003b24:	48 f8       	lddpc	r8,80003b60 <bpl+0x3c>
80003b26:	11 89       	ld.ub	r9,r8[0x0]
80003b28:	30 08       	mov	r8,0
80003b2a:	f0 09 18 00 	cp.b	r9,r8
80003b2e:	5e 5c       	retlt	r12
        oldpc = pc;
80003b30:	48 da       	lddpc	r10,80003b64 <bpl+0x40>
80003b32:	94 08       	ld.sh	r8,r10[0x0]
80003b34:	48 d9       	lddpc	r9,80003b68 <bpl+0x44>
80003b36:	b2 08       	st.h	r9[0x0],r8
        pc += reladdr;
80003b38:	48 d9       	lddpc	r9,80003b6c <bpl+0x48>
80003b3a:	92 09       	ld.sh	r9,r9[0x0]
80003b3c:	10 09       	add	r9,r8
80003b3e:	5c 89       	casts.h	r9
80003b40:	b4 09       	st.h	r10[0x0],r9
        if ((oldpc & 0xFF00) != (pc & 0xFF00)) clockticks6502 += 2; //check if jump crossed a page boundary
80003b42:	12 58       	eor	r8,r9
80003b44:	e2 18 ff 00 	andl	r8,0xff00,COH
80003b48:	c0 60       	breq	80003b54 <bpl+0x30>
80003b4a:	48 a8       	lddpc	r8,80003b70 <bpl+0x4c>
80003b4c:	70 09       	ld.w	r9,r8[0x0]
80003b4e:	2f e9       	sub	r9,-2
80003b50:	91 09       	st.w	r8[0x0],r9
80003b52:	5e fc       	retal	r12
            else clockticks6502++;
80003b54:	48 78       	lddpc	r8,80003b70 <bpl+0x4c>
80003b56:	70 09       	ld.w	r9,r8[0x0]
80003b58:	2f f9       	sub	r9,-1
80003b5a:	91 09       	st.w	r8[0x0],r9
80003b5c:	5e fc       	retal	r12
80003b5e:	00 00       	add	r0,r0
80003b60:	00 00       	add	r0,r0
80003b62:	0b 05       	ld.w	r5,r5++
80003b64:	00 00       	add	r0,r0
80003b66:	0b 02       	ld.w	r2,r5++
80003b68:	00 00       	add	r0,r0
80003b6a:	08 e0       	st.h	--r4,r0
80003b6c:	00 00       	add	r0,r0
80003b6e:	08 d6       	st.w	--r4,r6
80003b70:	00 00       	add	r0,r0
80003b72:	06 58       	eor	r8,r3

80003b74 <bvc>:
    setinterrupt(); //set interrupt flag
    pc = (uint16_t)read6502(0xFFFE) | ((uint16_t)read6502(0xFFFF) << 8);
}

static void bvc(void) {
    if ((status & FLAG_OVERFLOW) == 0) {
80003b74:	48 e8       	lddpc	r8,80003bac <bvc+0x38>
80003b76:	11 88       	ld.ub	r8,r8[0x0]
80003b78:	e2 18 00 40 	andl	r8,0x40,COH
80003b7c:	5e 1c       	retne	r12
        oldpc = pc;
80003b7e:	48 da       	lddpc	r10,80003bb0 <bvc+0x3c>
80003b80:	94 08       	ld.sh	r8,r10[0x0]
80003b82:	48 d9       	lddpc	r9,80003bb4 <bvc+0x40>
80003b84:	b2 08       	st.h	r9[0x0],r8
        pc += reladdr;
80003b86:	48 d9       	lddpc	r9,80003bb8 <bvc+0x44>
80003b88:	92 09       	ld.sh	r9,r9[0x0]
80003b8a:	10 09       	add	r9,r8
80003b8c:	5c 89       	casts.h	r9
80003b8e:	b4 09       	st.h	r10[0x0],r9
        if ((oldpc & 0xFF00) != (pc & 0xFF00)) clockticks6502 += 2; //check if jump crossed a page boundary
80003b90:	12 58       	eor	r8,r9
80003b92:	e2 18 ff 00 	andl	r8,0xff00,COH
80003b96:	c0 60       	breq	80003ba2 <bvc+0x2e>
80003b98:	48 98       	lddpc	r8,80003bbc <bvc+0x48>
80003b9a:	70 09       	ld.w	r9,r8[0x0]
80003b9c:	2f e9       	sub	r9,-2
80003b9e:	91 09       	st.w	r8[0x0],r9
80003ba0:	5e fc       	retal	r12
            else clockticks6502++;
80003ba2:	48 78       	lddpc	r8,80003bbc <bvc+0x48>
80003ba4:	70 09       	ld.w	r9,r8[0x0]
80003ba6:	2f f9       	sub	r9,-1
80003ba8:	91 09       	st.w	r8[0x0],r9
80003baa:	5e fc       	retal	r12
80003bac:	00 00       	add	r0,r0
80003bae:	0b 05       	ld.w	r5,r5++
80003bb0:	00 00       	add	r0,r0
80003bb2:	0b 02       	ld.w	r2,r5++
80003bb4:	00 00       	add	r0,r0
80003bb6:	08 e0       	st.h	--r4,r0
80003bb8:	00 00       	add	r0,r0
80003bba:	08 d6       	st.w	--r4,r6
80003bbc:	00 00       	add	r0,r0
80003bbe:	06 58       	eor	r8,r3

80003bc0 <bvs>:
    }
}

static void bvs(void) {
    if ((status & FLAG_OVERFLOW) == FLAG_OVERFLOW) {
80003bc0:	48 e8       	lddpc	r8,80003bf8 <bvs+0x38>
80003bc2:	11 88       	ld.ub	r8,r8[0x0]
80003bc4:	e2 18 00 40 	andl	r8,0x40,COH
80003bc8:	5e 0c       	reteq	r12
        oldpc = pc;
80003bca:	48 da       	lddpc	r10,80003bfc <bvs+0x3c>
80003bcc:	94 08       	ld.sh	r8,r10[0x0]
80003bce:	48 d9       	lddpc	r9,80003c00 <bvs+0x40>
80003bd0:	b2 08       	st.h	r9[0x0],r8
        pc += reladdr;
80003bd2:	48 d9       	lddpc	r9,80003c04 <bvs+0x44>
80003bd4:	92 09       	ld.sh	r9,r9[0x0]
80003bd6:	10 09       	add	r9,r8
80003bd8:	5c 89       	casts.h	r9
80003bda:	b4 09       	st.h	r10[0x0],r9
        if ((oldpc & 0xFF00) != (pc & 0xFF00)) clockticks6502 += 2; //check if jump crossed a page boundary
80003bdc:	12 58       	eor	r8,r9
80003bde:	e2 18 ff 00 	andl	r8,0xff00,COH
80003be2:	c0 60       	breq	80003bee <bvs+0x2e>
80003be4:	48 98       	lddpc	r8,80003c08 <bvs+0x48>
80003be6:	70 09       	ld.w	r9,r8[0x0]
80003be8:	2f e9       	sub	r9,-2
80003bea:	91 09       	st.w	r8[0x0],r9
80003bec:	5e fc       	retal	r12
            else clockticks6502++;
80003bee:	48 78       	lddpc	r8,80003c08 <bvs+0x48>
80003bf0:	70 09       	ld.w	r9,r8[0x0]
80003bf2:	2f f9       	sub	r9,-1
80003bf4:	91 09       	st.w	r8[0x0],r9
80003bf6:	5e fc       	retal	r12
80003bf8:	00 00       	add	r0,r0
80003bfa:	0b 05       	ld.w	r5,r5++
80003bfc:	00 00       	add	r0,r0
80003bfe:	0b 02       	ld.w	r2,r5++
80003c00:	00 00       	add	r0,r0
80003c02:	08 e0       	st.h	--r4,r0
80003c04:	00 00       	add	r0,r0
80003c06:	08 d6       	st.w	--r4,r6
80003c08:	00 00       	add	r0,r0
80003c0a:	06 58       	eor	r8,r3

80003c0c <clc>:
    }
}

static void clc(void) {
    clearcarry();
80003c0c:	48 38       	lddpc	r8,80003c18 <clc+0xc>
80003c0e:	11 89       	ld.ub	r9,r8[0x0]
80003c10:	a1 c9       	cbr	r9,0x0
80003c12:	b0 89       	st.b	r8[0x0],r9
}
80003c14:	5e fc       	retal	r12
80003c16:	00 00       	add	r0,r0
80003c18:	00 00       	add	r0,r0
80003c1a:	0b 05       	ld.w	r5,r5++

80003c1c <cld>:

static void cld(void) {
    cleardecimal();
80003c1c:	48 38       	lddpc	r8,80003c28 <cld+0xc>
80003c1e:	11 89       	ld.ub	r9,r8[0x0]
80003c20:	a3 d9       	cbr	r9,0x3
80003c22:	b0 89       	st.b	r8[0x0],r9
}
80003c24:	5e fc       	retal	r12
80003c26:	00 00       	add	r0,r0
80003c28:	00 00       	add	r0,r0
80003c2a:	0b 05       	ld.w	r5,r5++

80003c2c <cli>:

static void cli(void) {
    clearinterrupt();
80003c2c:	48 38       	lddpc	r8,80003c38 <cli+0xc>
80003c2e:	11 89       	ld.ub	r9,r8[0x0]
80003c30:	a3 c9       	cbr	r9,0x2
80003c32:	b0 89       	st.b	r8[0x0],r9
}
80003c34:	5e fc       	retal	r12
80003c36:	00 00       	add	r0,r0
80003c38:	00 00       	add	r0,r0
80003c3a:	0b 05       	ld.w	r5,r5++

80003c3c <clv>:

static void clv(void) {
    clearoverflow();
80003c3c:	48 38       	lddpc	r8,80003c48 <clv+0xc>
80003c3e:	11 89       	ld.ub	r9,r8[0x0]
80003c40:	a7 c9       	cbr	r9,0x6
80003c42:	b0 89       	st.b	r8[0x0],r9
}
80003c44:	5e fc       	retal	r12
80003c46:	00 00       	add	r0,r0
80003c48:	00 00       	add	r0,r0
80003c4a:	0b 05       	ld.w	r5,r5++

80003c4c <dex>:
   
    putvalue(result);
}

static void dex(void) {
    x--;
80003c4c:	49 19       	lddpc	r9,80003c90 <dex+0x44>
80003c4e:	13 88       	ld.ub	r8,r9[0x0]
80003c50:	20 18       	sub	r8,1
80003c52:	5c 58       	castu.b	r8
80003c54:	b2 88       	st.b	r9[0x0],r8
   
    zerocalc(x);
80003c56:	c0 b0       	breq	80003c6c <dex+0x20>
80003c58:	48 f9       	lddpc	r9,80003c94 <dex+0x48>
80003c5a:	13 8a       	ld.ub	r10,r9[0x0]
80003c5c:	e2 1a 00 fd 	andl	r10,0xfd,COH
80003c60:	b2 8a       	st.b	r9[0x0],r10
    signcalc(x);
80003c62:	30 09       	mov	r9,0
80003c64:	f2 08 18 00 	cp.b	r8,r9
80003c68:	c0 e4       	brge	80003c84 <dex+0x38>
80003c6a:	c0 68       	rjmp	80003c76 <dex+0x2a>
}

static void dex(void) {
    x--;
   
    zerocalc(x);
80003c6c:	48 a8       	lddpc	r8,80003c94 <dex+0x48>
80003c6e:	11 89       	ld.ub	r9,r8[0x0]
80003c70:	a1 b9       	sbr	r9,0x1
80003c72:	b0 89       	st.b	r8[0x0],r9
80003c74:	c0 88       	rjmp	80003c84 <dex+0x38>
    signcalc(x);
80003c76:	ea 1a ff ff 	orh	r10,0xffff
80003c7a:	e8 1a ff 80 	orl	r10,0xff80
80003c7e:	48 68       	lddpc	r8,80003c94 <dex+0x48>
80003c80:	b0 8a       	st.b	r8[0x0],r10
80003c82:	5e fc       	retal	r12
80003c84:	48 48       	lddpc	r8,80003c94 <dex+0x48>
80003c86:	11 89       	ld.ub	r9,r8[0x0]
80003c88:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80003c8c:	b0 89       	st.b	r8[0x0],r9
80003c8e:	5e fc       	retal	r12
80003c90:	00 00       	add	r0,r0
80003c92:	08 ee       	st.h	--r4,lr
80003c94:	00 00       	add	r0,r0
80003c96:	0b 05       	ld.w	r5,r5++

80003c98 <dey>:
}

static void dey(void) {
    y--;
80003c98:	49 19       	lddpc	r9,80003cdc <dey+0x44>
80003c9a:	13 88       	ld.ub	r8,r9[0x0]
80003c9c:	20 18       	sub	r8,1
80003c9e:	5c 58       	castu.b	r8
80003ca0:	b2 88       	st.b	r9[0x0],r8
   
    zerocalc(y);
80003ca2:	c0 b0       	breq	80003cb8 <dey+0x20>
80003ca4:	48 f9       	lddpc	r9,80003ce0 <dey+0x48>
80003ca6:	13 8a       	ld.ub	r10,r9[0x0]
80003ca8:	e2 1a 00 fd 	andl	r10,0xfd,COH
80003cac:	b2 8a       	st.b	r9[0x0],r10
    signcalc(y);
80003cae:	30 09       	mov	r9,0
80003cb0:	f2 08 18 00 	cp.b	r8,r9
80003cb4:	c0 e4       	brge	80003cd0 <dey+0x38>
80003cb6:	c0 68       	rjmp	80003cc2 <dey+0x2a>
}

static void dey(void) {
    y--;
   
    zerocalc(y);
80003cb8:	48 a8       	lddpc	r8,80003ce0 <dey+0x48>
80003cba:	11 89       	ld.ub	r9,r8[0x0]
80003cbc:	a1 b9       	sbr	r9,0x1
80003cbe:	b0 89       	st.b	r8[0x0],r9
80003cc0:	c0 88       	rjmp	80003cd0 <dey+0x38>
    signcalc(y);
80003cc2:	ea 1a ff ff 	orh	r10,0xffff
80003cc6:	e8 1a ff 80 	orl	r10,0xff80
80003cca:	48 68       	lddpc	r8,80003ce0 <dey+0x48>
80003ccc:	b0 8a       	st.b	r8[0x0],r10
80003cce:	5e fc       	retal	r12
80003cd0:	48 48       	lddpc	r8,80003ce0 <dey+0x48>
80003cd2:	11 89       	ld.ub	r9,r8[0x0]
80003cd4:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80003cd8:	b0 89       	st.b	r8[0x0],r9
80003cda:	5e fc       	retal	r12
80003cdc:	00 00       	add	r0,r0
80003cde:	0b 00       	ld.w	r0,r5++
80003ce0:	00 00       	add	r0,r0
80003ce2:	0b 05       	ld.w	r5,r5++

80003ce4 <inx>:
   
    putvalue(result);
}

static void inx(void) {
    x++;
80003ce4:	49 19       	lddpc	r9,80003d28 <inx+0x44>
80003ce6:	13 88       	ld.ub	r8,r9[0x0]
80003ce8:	2f f8       	sub	r8,-1
80003cea:	5c 58       	castu.b	r8
80003cec:	b2 88       	st.b	r9[0x0],r8
   
    zerocalc(x);
80003cee:	c0 b0       	breq	80003d04 <inx+0x20>
80003cf0:	48 f9       	lddpc	r9,80003d2c <inx+0x48>
80003cf2:	13 8a       	ld.ub	r10,r9[0x0]
80003cf4:	e2 1a 00 fd 	andl	r10,0xfd,COH
80003cf8:	b2 8a       	st.b	r9[0x0],r10
    signcalc(x);
80003cfa:	30 09       	mov	r9,0
80003cfc:	f2 08 18 00 	cp.b	r8,r9
80003d00:	c0 e4       	brge	80003d1c <inx+0x38>
80003d02:	c0 68       	rjmp	80003d0e <inx+0x2a>
}

static void inx(void) {
    x++;
   
    zerocalc(x);
80003d04:	48 a8       	lddpc	r8,80003d2c <inx+0x48>
80003d06:	11 89       	ld.ub	r9,r8[0x0]
80003d08:	a1 b9       	sbr	r9,0x1
80003d0a:	b0 89       	st.b	r8[0x0],r9
80003d0c:	c0 88       	rjmp	80003d1c <inx+0x38>
    signcalc(x);
80003d0e:	ea 1a ff ff 	orh	r10,0xffff
80003d12:	e8 1a ff 80 	orl	r10,0xff80
80003d16:	48 68       	lddpc	r8,80003d2c <inx+0x48>
80003d18:	b0 8a       	st.b	r8[0x0],r10
80003d1a:	5e fc       	retal	r12
80003d1c:	48 48       	lddpc	r8,80003d2c <inx+0x48>
80003d1e:	11 89       	ld.ub	r9,r8[0x0]
80003d20:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80003d24:	b0 89       	st.b	r8[0x0],r9
80003d26:	5e fc       	retal	r12
80003d28:	00 00       	add	r0,r0
80003d2a:	08 ee       	st.h	--r4,lr
80003d2c:	00 00       	add	r0,r0
80003d2e:	0b 05       	ld.w	r5,r5++

80003d30 <iny>:
}

static void iny(void) {
    y++;
80003d30:	49 19       	lddpc	r9,80003d74 <iny+0x44>
80003d32:	13 88       	ld.ub	r8,r9[0x0]
80003d34:	2f f8       	sub	r8,-1
80003d36:	5c 58       	castu.b	r8
80003d38:	b2 88       	st.b	r9[0x0],r8
   
    zerocalc(y);
80003d3a:	c0 b0       	breq	80003d50 <iny+0x20>
80003d3c:	48 f9       	lddpc	r9,80003d78 <iny+0x48>
80003d3e:	13 8a       	ld.ub	r10,r9[0x0]
80003d40:	e2 1a 00 fd 	andl	r10,0xfd,COH
80003d44:	b2 8a       	st.b	r9[0x0],r10
    signcalc(y);
80003d46:	30 09       	mov	r9,0
80003d48:	f2 08 18 00 	cp.b	r8,r9
80003d4c:	c0 e4       	brge	80003d68 <iny+0x38>
80003d4e:	c0 68       	rjmp	80003d5a <iny+0x2a>
}

static void iny(void) {
    y++;
   
    zerocalc(y);
80003d50:	48 a8       	lddpc	r8,80003d78 <iny+0x48>
80003d52:	11 89       	ld.ub	r9,r8[0x0]
80003d54:	a1 b9       	sbr	r9,0x1
80003d56:	b0 89       	st.b	r8[0x0],r9
80003d58:	c0 88       	rjmp	80003d68 <iny+0x38>
    signcalc(y);
80003d5a:	ea 1a ff ff 	orh	r10,0xffff
80003d5e:	e8 1a ff 80 	orl	r10,0xff80
80003d62:	48 68       	lddpc	r8,80003d78 <iny+0x48>
80003d64:	b0 8a       	st.b	r8[0x0],r10
80003d66:	5e fc       	retal	r12
80003d68:	48 48       	lddpc	r8,80003d78 <iny+0x48>
80003d6a:	11 89       	ld.ub	r9,r8[0x0]
80003d6c:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80003d70:	b0 89       	st.b	r8[0x0],r9
80003d72:	5e fc       	retal	r12
80003d74:	00 00       	add	r0,r0
80003d76:	0b 00       	ld.w	r0,r5++
80003d78:	00 00       	add	r0,r0
80003d7a:	0b 05       	ld.w	r5,r5++

80003d7c <jmp>:
}

static void jmp(void) {
    pc = ea;
80003d7c:	48 38       	lddpc	r8,80003d88 <jmp+0xc>
80003d7e:	90 09       	ld.sh	r9,r8[0x0]
80003d80:	48 38       	lddpc	r8,80003d8c <jmp+0x10>
80003d82:	b0 09       	st.h	r8[0x0],r9
}
80003d84:	5e fc       	retal	r12
80003d86:	00 00       	add	r0,r0
80003d88:	00 00       	add	r0,r0
80003d8a:	08 d4       	st.w	--r4,r4
80003d8c:	00 00       	add	r0,r0
80003d8e:	0b 02       	ld.w	r2,r5++

80003d90 <nop1>:
   
    putvalue(result);
}

static void nop1(void) {
    switch (opcode) {
80003d90:	49 18       	lddpc	r8,80003dd4 <nop1+0x44>
80003d92:	11 88       	ld.ub	r8,r8[0x0]
80003d94:	35 c9       	mov	r9,92
80003d96:	f2 08 18 00 	cp.b	r8,r9
80003d9a:	c1 80       	breq	80003dca <nop1+0x3a>
80003d9c:	e0 8b 00 0b 	brhi	80003db2 <nop1+0x22>
80003da0:	31 c9       	mov	r9,28
80003da2:	f2 08 18 00 	cp.b	r8,r9
80003da6:	c1 20       	breq	80003dca <nop1+0x3a>
80003da8:	33 c9       	mov	r9,60
80003daa:	f2 08 18 00 	cp.b	r8,r9
80003dae:	5e 1c       	retne	r12
80003db0:	c0 d8       	rjmp	80003dca <nop1+0x3a>
80003db2:	3d c9       	mov	r9,-36
80003db4:	f2 08 18 00 	cp.b	r8,r9
80003db8:	c0 90       	breq	80003dca <nop1+0x3a>
80003dba:	3f c9       	mov	r9,-4
80003dbc:	f2 08 18 00 	cp.b	r8,r9
80003dc0:	c0 50       	breq	80003dca <nop1+0x3a>
80003dc2:	37 c9       	mov	r9,124
80003dc4:	f2 08 18 00 	cp.b	r8,r9
80003dc8:	5e 1c       	retne	r12
        case 0x3C:
        case 0x5C:
        case 0x7C:
        case 0xDC:
        case 0xFC:
            penaltyop = 1;
80003dca:	30 19       	mov	r9,1
80003dcc:	48 38       	lddpc	r8,80003dd8 <nop1+0x48>
80003dce:	b0 89       	st.b	r8[0x0],r9
80003dd0:	5e fc       	retal	r12
80003dd2:	00 00       	add	r0,r0
80003dd4:	00 00       	add	r0,r0
80003dd6:	08 e5       	st.h	--r4,r5
80003dd8:	00 00       	add	r0,r0
80003dda:	08 d8       	st.w	--r4,r8

80003ddc <sec>:
   
    saveaccum(result);
}

static void sec(void) {
    setcarry();
80003ddc:	48 38       	lddpc	r8,80003de8 <sec+0xc>
80003dde:	11 89       	ld.ub	r9,r8[0x0]
80003de0:	a1 a9       	sbr	r9,0x0
80003de2:	b0 89       	st.b	r8[0x0],r9
}
80003de4:	5e fc       	retal	r12
80003de6:	00 00       	add	r0,r0
80003de8:	00 00       	add	r0,r0
80003dea:	0b 05       	ld.w	r5,r5++

80003dec <sed>:

static void sed(void) {
    setdecimal();
80003dec:	48 38       	lddpc	r8,80003df8 <sed+0xc>
80003dee:	11 89       	ld.ub	r9,r8[0x0]
80003df0:	a3 b9       	sbr	r9,0x3
80003df2:	b0 89       	st.b	r8[0x0],r9
}
80003df4:	5e fc       	retal	r12
80003df6:	00 00       	add	r0,r0
80003df8:	00 00       	add	r0,r0
80003dfa:	0b 05       	ld.w	r5,r5++

80003dfc <sei>:

static void sei(void) {
    setinterrupt();
80003dfc:	48 38       	lddpc	r8,80003e08 <sei+0xc>
80003dfe:	11 89       	ld.ub	r9,r8[0x0]
80003e00:	a3 a9       	sbr	r9,0x2
80003e02:	b0 89       	st.b	r8[0x0],r9
}
80003e04:	5e fc       	retal	r12
80003e06:	00 00       	add	r0,r0
80003e08:	00 00       	add	r0,r0
80003e0a:	0b 05       	ld.w	r5,r5++

80003e0c <tax>:
static void sty(void) {
    putvalue(y);
}

static void tax(void) {
    x = a;
80003e0c:	49 18       	lddpc	r8,80003e50 <tax+0x44>
80003e0e:	11 88       	ld.ub	r8,r8[0x0]
80003e10:	49 19       	lddpc	r9,80003e54 <tax+0x48>
80003e12:	b2 88       	st.b	r9[0x0],r8
   
    zerocalc(x);
80003e14:	58 08       	cp.w	r8,0
80003e16:	c0 b0       	breq	80003e2c <tax+0x20>
80003e18:	49 09       	lddpc	r9,80003e58 <tax+0x4c>
80003e1a:	13 8a       	ld.ub	r10,r9[0x0]
80003e1c:	e2 1a 00 fd 	andl	r10,0xfd,COH
80003e20:	b2 8a       	st.b	r9[0x0],r10
    signcalc(x);
80003e22:	30 09       	mov	r9,0
80003e24:	f2 08 18 00 	cp.b	r8,r9
80003e28:	c0 e4       	brge	80003e44 <tax+0x38>
80003e2a:	c0 68       	rjmp	80003e36 <tax+0x2a>
}

static void tax(void) {
    x = a;
   
    zerocalc(x);
80003e2c:	48 b8       	lddpc	r8,80003e58 <tax+0x4c>
80003e2e:	11 89       	ld.ub	r9,r8[0x0]
80003e30:	a1 b9       	sbr	r9,0x1
80003e32:	b0 89       	st.b	r8[0x0],r9
80003e34:	c0 88       	rjmp	80003e44 <tax+0x38>
    signcalc(x);
80003e36:	ea 1a ff ff 	orh	r10,0xffff
80003e3a:	e8 1a ff 80 	orl	r10,0xff80
80003e3e:	48 78       	lddpc	r8,80003e58 <tax+0x4c>
80003e40:	b0 8a       	st.b	r8[0x0],r10
80003e42:	5e fc       	retal	r12
80003e44:	48 58       	lddpc	r8,80003e58 <tax+0x4c>
80003e46:	11 89       	ld.ub	r9,r8[0x0]
80003e48:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80003e4c:	b0 89       	st.b	r8[0x0],r9
80003e4e:	5e fc       	retal	r12
80003e50:	00 00       	add	r0,r0
80003e52:	0b 04       	ld.w	r4,r5++
80003e54:	00 00       	add	r0,r0
80003e56:	08 ee       	st.h	--r4,lr
80003e58:	00 00       	add	r0,r0
80003e5a:	0b 05       	ld.w	r5,r5++

80003e5c <tay>:
}

static void tay(void) {
    y = a;
80003e5c:	49 18       	lddpc	r8,80003ea0 <tay+0x44>
80003e5e:	11 88       	ld.ub	r8,r8[0x0]
80003e60:	49 19       	lddpc	r9,80003ea4 <tay+0x48>
80003e62:	b2 88       	st.b	r9[0x0],r8
   
    zerocalc(y);
80003e64:	58 08       	cp.w	r8,0
80003e66:	c0 b0       	breq	80003e7c <tay+0x20>
80003e68:	49 09       	lddpc	r9,80003ea8 <tay+0x4c>
80003e6a:	13 8a       	ld.ub	r10,r9[0x0]
80003e6c:	e2 1a 00 fd 	andl	r10,0xfd,COH
80003e70:	b2 8a       	st.b	r9[0x0],r10
    signcalc(y);
80003e72:	30 09       	mov	r9,0
80003e74:	f2 08 18 00 	cp.b	r8,r9
80003e78:	c0 e4       	brge	80003e94 <tay+0x38>
80003e7a:	c0 68       	rjmp	80003e86 <tay+0x2a>
}

static void tay(void) {
    y = a;
   
    zerocalc(y);
80003e7c:	48 b8       	lddpc	r8,80003ea8 <tay+0x4c>
80003e7e:	11 89       	ld.ub	r9,r8[0x0]
80003e80:	a1 b9       	sbr	r9,0x1
80003e82:	b0 89       	st.b	r8[0x0],r9
80003e84:	c0 88       	rjmp	80003e94 <tay+0x38>
    signcalc(y);
80003e86:	ea 1a ff ff 	orh	r10,0xffff
80003e8a:	e8 1a ff 80 	orl	r10,0xff80
80003e8e:	48 78       	lddpc	r8,80003ea8 <tay+0x4c>
80003e90:	b0 8a       	st.b	r8[0x0],r10
80003e92:	5e fc       	retal	r12
80003e94:	48 58       	lddpc	r8,80003ea8 <tay+0x4c>
80003e96:	11 89       	ld.ub	r9,r8[0x0]
80003e98:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80003e9c:	b0 89       	st.b	r8[0x0],r9
80003e9e:	5e fc       	retal	r12
80003ea0:	00 00       	add	r0,r0
80003ea2:	0b 04       	ld.w	r4,r5++
80003ea4:	00 00       	add	r0,r0
80003ea6:	0b 00       	ld.w	r0,r5++
80003ea8:	00 00       	add	r0,r0
80003eaa:	0b 05       	ld.w	r5,r5++

80003eac <tsx>:
}

static void tsx(void) {
    x = sp;
80003eac:	49 18       	lddpc	r8,80003ef0 <tsx+0x44>
80003eae:	11 88       	ld.ub	r8,r8[0x0]
80003eb0:	49 19       	lddpc	r9,80003ef4 <tsx+0x48>
80003eb2:	b2 88       	st.b	r9[0x0],r8
   
    zerocalc(x);
80003eb4:	58 08       	cp.w	r8,0
80003eb6:	c0 b0       	breq	80003ecc <tsx+0x20>
80003eb8:	49 09       	lddpc	r9,80003ef8 <tsx+0x4c>
80003eba:	13 8a       	ld.ub	r10,r9[0x0]
80003ebc:	e2 1a 00 fd 	andl	r10,0xfd,COH
80003ec0:	b2 8a       	st.b	r9[0x0],r10
    signcalc(x);
80003ec2:	30 09       	mov	r9,0
80003ec4:	f2 08 18 00 	cp.b	r8,r9
80003ec8:	c0 e4       	brge	80003ee4 <tsx+0x38>
80003eca:	c0 68       	rjmp	80003ed6 <tsx+0x2a>
}

static void tsx(void) {
    x = sp;
   
    zerocalc(x);
80003ecc:	48 b8       	lddpc	r8,80003ef8 <tsx+0x4c>
80003ece:	11 89       	ld.ub	r9,r8[0x0]
80003ed0:	a1 b9       	sbr	r9,0x1
80003ed2:	b0 89       	st.b	r8[0x0],r9
80003ed4:	c0 88       	rjmp	80003ee4 <tsx+0x38>
    signcalc(x);
80003ed6:	ea 1a ff ff 	orh	r10,0xffff
80003eda:	e8 1a ff 80 	orl	r10,0xff80
80003ede:	48 78       	lddpc	r8,80003ef8 <tsx+0x4c>
80003ee0:	b0 8a       	st.b	r8[0x0],r10
80003ee2:	5e fc       	retal	r12
80003ee4:	48 58       	lddpc	r8,80003ef8 <tsx+0x4c>
80003ee6:	11 89       	ld.ub	r9,r8[0x0]
80003ee8:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80003eec:	b0 89       	st.b	r8[0x0],r9
80003eee:	5e fc       	retal	r12
80003ef0:	00 00       	add	r0,r0
80003ef2:	0b 01       	ld.w	r1,r5++
80003ef4:	00 00       	add	r0,r0
80003ef6:	08 ee       	st.h	--r4,lr
80003ef8:	00 00       	add	r0,r0
80003efa:	0b 05       	ld.w	r5,r5++

80003efc <txa>:
}

static void txa(void) {
    a = x;
80003efc:	49 18       	lddpc	r8,80003f40 <txa+0x44>
80003efe:	11 88       	ld.ub	r8,r8[0x0]
80003f00:	49 19       	lddpc	r9,80003f44 <txa+0x48>
80003f02:	b2 88       	st.b	r9[0x0],r8
   
    zerocalc(a);
80003f04:	58 08       	cp.w	r8,0
80003f06:	c0 b0       	breq	80003f1c <txa+0x20>
80003f08:	49 09       	lddpc	r9,80003f48 <txa+0x4c>
80003f0a:	13 8a       	ld.ub	r10,r9[0x0]
80003f0c:	e2 1a 00 fd 	andl	r10,0xfd,COH
80003f10:	b2 8a       	st.b	r9[0x0],r10
    signcalc(a);
80003f12:	30 09       	mov	r9,0
80003f14:	f2 08 18 00 	cp.b	r8,r9
80003f18:	c0 e4       	brge	80003f34 <txa+0x38>
80003f1a:	c0 68       	rjmp	80003f26 <txa+0x2a>
}

static void txa(void) {
    a = x;
   
    zerocalc(a);
80003f1c:	48 b8       	lddpc	r8,80003f48 <txa+0x4c>
80003f1e:	11 89       	ld.ub	r9,r8[0x0]
80003f20:	a1 b9       	sbr	r9,0x1
80003f22:	b0 89       	st.b	r8[0x0],r9
80003f24:	c0 88       	rjmp	80003f34 <txa+0x38>
    signcalc(a);
80003f26:	ea 1a ff ff 	orh	r10,0xffff
80003f2a:	e8 1a ff 80 	orl	r10,0xff80
80003f2e:	48 78       	lddpc	r8,80003f48 <txa+0x4c>
80003f30:	b0 8a       	st.b	r8[0x0],r10
80003f32:	5e fc       	retal	r12
80003f34:	48 58       	lddpc	r8,80003f48 <txa+0x4c>
80003f36:	11 89       	ld.ub	r9,r8[0x0]
80003f38:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80003f3c:	b0 89       	st.b	r8[0x0],r9
80003f3e:	5e fc       	retal	r12
80003f40:	00 00       	add	r0,r0
80003f42:	08 ee       	st.h	--r4,lr
80003f44:	00 00       	add	r0,r0
80003f46:	0b 04       	ld.w	r4,r5++
80003f48:	00 00       	add	r0,r0
80003f4a:	0b 05       	ld.w	r5,r5++

80003f4c <txs>:
}

static void txs(void) {
    sp = x;
80003f4c:	48 38       	lddpc	r8,80003f58 <txs+0xc>
80003f4e:	11 89       	ld.ub	r9,r8[0x0]
80003f50:	48 38       	lddpc	r8,80003f5c <txs+0x10>
80003f52:	b0 89       	st.b	r8[0x0],r9
}
80003f54:	5e fc       	retal	r12
80003f56:	00 00       	add	r0,r0
80003f58:	00 00       	add	r0,r0
80003f5a:	08 ee       	st.h	--r4,lr
80003f5c:	00 00       	add	r0,r0
80003f5e:	0b 01       	ld.w	r1,r5++

80003f60 <tya>:

static void tya(void) {
    a = y;
80003f60:	49 18       	lddpc	r8,80003fa4 <tya+0x44>
80003f62:	11 88       	ld.ub	r8,r8[0x0]
80003f64:	49 19       	lddpc	r9,80003fa8 <tya+0x48>
80003f66:	b2 88       	st.b	r9[0x0],r8
   
    zerocalc(a);
80003f68:	58 08       	cp.w	r8,0
80003f6a:	c0 b0       	breq	80003f80 <tya+0x20>
80003f6c:	49 09       	lddpc	r9,80003fac <tya+0x4c>
80003f6e:	13 8a       	ld.ub	r10,r9[0x0]
80003f70:	e2 1a 00 fd 	andl	r10,0xfd,COH
80003f74:	b2 8a       	st.b	r9[0x0],r10
    signcalc(a);
80003f76:	30 09       	mov	r9,0
80003f78:	f2 08 18 00 	cp.b	r8,r9
80003f7c:	c0 e4       	brge	80003f98 <tya+0x38>
80003f7e:	c0 68       	rjmp	80003f8a <tya+0x2a>
}

static void tya(void) {
    a = y;
   
    zerocalc(a);
80003f80:	48 b8       	lddpc	r8,80003fac <tya+0x4c>
80003f82:	11 89       	ld.ub	r9,r8[0x0]
80003f84:	a1 b9       	sbr	r9,0x1
80003f86:	b0 89       	st.b	r8[0x0],r9
80003f88:	c0 88       	rjmp	80003f98 <tya+0x38>
    signcalc(a);
80003f8a:	ea 1a ff ff 	orh	r10,0xffff
80003f8e:	e8 1a ff 80 	orl	r10,0xff80
80003f92:	48 78       	lddpc	r8,80003fac <tya+0x4c>
80003f94:	b0 8a       	st.b	r8[0x0],r10
80003f96:	5e fc       	retal	r12
80003f98:	48 58       	lddpc	r8,80003fac <tya+0x4c>
80003f9a:	11 89       	ld.ub	r9,r8[0x0]
80003f9c:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80003fa0:	b0 89       	st.b	r8[0x0],r9
80003fa2:	5e fc       	retal	r12
80003fa4:	00 00       	add	r0,r0
80003fa6:	0b 00       	ld.w	r0,r5++
80003fa8:	00 00       	add	r0,r0
80003faa:	0b 04       	ld.w	r4,r5++
80003fac:	00 00       	add	r0,r0
80003fae:	0b 05       	ld.w	r5,r5++

80003fb0 <putvalue>:
static uint16_t getvalue16(void) {
    return((uint16_t)read6502(ea) | ((uint16_t)read6502(ea+1) << 8));
}

static void putvalue(uint16_t saveval) {
    if (addrtable[opcode] == acc) a = (uint8_t)(saveval & 0x00FF);
80003fb0:	48 68       	lddpc	r8,80003fc8 <putvalue+0x18>
80003fb2:	11 89       	ld.ub	r9,r8[0x0]
80003fb4:	48 68       	lddpc	r8,80003fcc <putvalue+0x1c>
80003fb6:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80003fba:	48 68       	lddpc	r8,80003fd0 <putvalue+0x20>
80003fbc:	10 39       	cp.w	r9,r8
80003fbe:	5e 1c       	retne	r12
80003fc0:	48 58       	lddpc	r8,80003fd4 <putvalue+0x24>
80003fc2:	b0 8c       	st.b	r8[0x0],r12
80003fc4:	5e fc       	retal	r12
80003fc6:	00 00       	add	r0,r0
80003fc8:	00 00       	add	r0,r0
80003fca:	08 e5       	st.h	--r4,r5
80003fcc:	80 00       	ld.sh	r0,r0[0x0]
80003fce:	b1 40       	asr	r0,0x10
80003fd0:	80 00       	ld.sh	r0,r0[0x0]
80003fd2:	39 8a       	mov	r10,-104
80003fd4:	00 00       	add	r0,r0
80003fd6:	0b 04       	ld.w	r4,r5++

80003fd8 <stx>:

static void sta(void) {
    putvalue(a);
}

static void stx(void) {
80003fd8:	d4 01       	pushm	lr
    putvalue(x);
80003fda:	48 38       	lddpc	r8,80003fe4 <stx+0xc>
80003fdc:	11 8c       	ld.ub	r12,r8[0x0]
80003fde:	f0 1f 00 03 	mcall	80003fe8 <stx+0x10>
}
80003fe2:	d8 02       	popm	pc
80003fe4:	00 00       	add	r0,r0
80003fe6:	08 ee       	st.h	--r4,lr
80003fe8:	80 00       	ld.sh	r0,r0[0x0]
80003fea:	3f b0       	mov	r0,-5

80003fec <sty>:

static void sty(void) {
80003fec:	d4 01       	pushm	lr
    putvalue(y);
80003fee:	48 38       	lddpc	r8,80003ff8 <sty+0xc>
80003ff0:	11 8c       	ld.ub	r12,r8[0x0]
80003ff2:	f0 1f 00 03 	mcall	80003ffc <sty+0x10>
}
80003ff6:	d8 02       	popm	pc
80003ff8:	00 00       	add	r0,r0
80003ffa:	0b 00       	ld.w	r0,r5++
80003ffc:	80 00       	ld.sh	r0,r0[0x0]
80003ffe:	3f b0       	mov	r0,-5

80004000 <sta>:

static void sei(void) {
    setinterrupt();
}

static void sta(void) {
80004000:	d4 01       	pushm	lr
    putvalue(a);
80004002:	48 38       	lddpc	r8,8000400c <sta+0xc>
80004004:	11 8c       	ld.ub	r12,r8[0x0]
80004006:	f0 1f 00 03 	mcall	80004010 <sta+0x10>
}
8000400a:	d8 02       	popm	pc
8000400c:	00 00       	add	r0,r0
8000400e:	0b 04       	ld.w	r4,r5++
80004010:	80 00       	ld.sh	r0,r0[0x0]
80004012:	3f b0       	mov	r0,-5

80004014 <push8>:
    write6502(BASE_STACK + ((sp - 1) & 0xFF), pushval & 0xFF);
    sp -= 2;
}
void push8(uint8_t pushval);
void push8(uint8_t pushval) {
    write6502(BASE_STACK + sp--, pushval);
80004014:	48 38       	lddpc	r8,80004020 <push8+0xc>
80004016:	11 89       	ld.ub	r9,r8[0x0]
80004018:	20 19       	sub	r9,1
8000401a:	b0 89       	st.b	r8[0x0],r9
}
8000401c:	5e fc       	retal	r12
8000401e:	00 00       	add	r0,r0
80004020:	00 00       	add	r0,r0
80004022:	0b 01       	ld.w	r1,r5++

80004024 <pha>:
    signcalc(result);
   
    saveaccum(result);
}

static void pha(void) {
80004024:	d4 01       	pushm	lr
    push8(a);
80004026:	48 38       	lddpc	r8,80004030 <pha+0xc>
80004028:	11 8c       	ld.ub	r12,r8[0x0]
8000402a:	f0 1f 00 03 	mcall	80004034 <pha+0x10>
}
8000402e:	d8 02       	popm	pc
80004030:	00 00       	add	r0,r0
80004032:	0b 04       	ld.w	r4,r5++
80004034:	80 00       	ld.sh	r0,r0[0x0]
80004036:	40 14       	lddsp	r4,sp[0x4]

80004038 <php>:

static void php(void) {
80004038:	d4 01       	pushm	lr
    push8(status | FLAG_BREAK);
8000403a:	48 48       	lddpc	r8,80004048 <php+0x10>
8000403c:	11 8c       	ld.ub	r12,r8[0x0]
8000403e:	a5 ac       	sbr	r12,0x4
80004040:	5c 5c       	castu.b	r12
80004042:	f0 1f 00 03 	mcall	8000404c <php+0x14>
}
80004046:	d8 02       	popm	pc
80004048:	00 00       	add	r0,r0
8000404a:	0b 05       	ld.w	r5,r5++
8000404c:	80 00       	ld.sh	r0,r0[0x0]
8000404e:	40 14       	lddsp	r4,sp[0x4]

80004050 <push16>:

//a few general functions used by various other functions
void push16(uint16_t pushval) {
    write6502(BASE_STACK + sp, (pushval >> 8) & 0xFF);
    write6502(BASE_STACK + ((sp - 1) & 0xFF), pushval & 0xFF);
    sp -= 2;
80004050:	48 38       	lddpc	r8,8000405c <push16+0xc>
80004052:	11 89       	ld.ub	r9,r8[0x0]
80004054:	20 29       	sub	r9,2
80004056:	b0 89       	st.b	r8[0x0],r9
}
80004058:	5e fc       	retal	r12
8000405a:	00 00       	add	r0,r0
8000405c:	00 00       	add	r0,r0
8000405e:	0b 01       	ld.w	r1,r5++

80004060 <jsr>:

static void jmp(void) {
    pc = ea;
}

static void jsr(void) {
80004060:	eb cd 40 80 	pushm	r7,lr
    push16(pc - 1);
80004064:	48 67       	lddpc	r7,8000407c <jsr+0x1c>
80004066:	8e 0c       	ld.sh	r12,r7[0x0]
80004068:	20 1c       	sub	r12,1
8000406a:	5c 7c       	castu.h	r12
8000406c:	f0 1f 00 05 	mcall	80004080 <jsr+0x20>
    pc = ea;
80004070:	48 58       	lddpc	r8,80004084 <jsr+0x24>
80004072:	90 08       	ld.sh	r8,r8[0x0]
80004074:	ae 08       	st.h	r7[0x0],r8
}
80004076:	e3 cd 80 80 	ldm	sp++,r7,pc
8000407a:	00 00       	add	r0,r0
8000407c:	00 00       	add	r0,r0
8000407e:	0b 02       	ld.w	r2,r5++
80004080:	80 00       	ld.sh	r0,r0[0x0]
80004082:	40 50       	lddsp	r0,sp[0x14]
80004084:	00 00       	add	r0,r0
80004086:	08 d4       	st.w	--r4,r4

80004088 <step6502>:

void write6502(uint16_t address, uint8_t value){
	
}

void step6502() {
80004088:	eb cd 40 e0 	pushm	r5-r7,lr
    opcode = read6502(pc++);
8000408c:	4a 28       	lddpc	r8,80004114 <step6502+0x8c>
8000408e:	90 0c       	ld.sh	r12,r8[0x0]
80004090:	f8 c9 ff ff 	sub	r9,r12,-1
80004094:	b0 09       	st.h	r8[0x0],r9
80004096:	5c 7c       	castu.h	r12
80004098:	f0 1f 00 20 	mcall	80004118 <step6502+0x90>
8000409c:	4a 06       	lddpc	r6,8000411c <step6502+0x94>
8000409e:	ac 8c       	st.b	r6[0x0],r12
    status |= FLAG_CONSTANT;
800040a0:	4a 08       	lddpc	r8,80004120 <step6502+0x98>
800040a2:	11 89       	ld.ub	r9,r8[0x0]
800040a4:	a5 b9       	sbr	r9,0x5
800040a6:	b0 89       	st.b	r8[0x0],r9

    penaltyop = 0;
800040a8:	49 f5       	lddpc	r5,80004124 <step6502+0x9c>
800040aa:	30 07       	mov	r7,0
800040ac:	aa 87       	st.b	r5[0x0],r7
    penaltyaddr = 0;
800040ae:	49 f8       	lddpc	r8,80004128 <step6502+0xa0>
800040b0:	b0 87       	st.b	r8[0x0],r7

    (*addrtable[opcode])();
800040b2:	49 f8       	lddpc	r8,8000412c <step6502+0xa4>
800040b4:	f0 0c 03 28 	ld.w	r8,r8[r12<<0x2]
800040b8:	5d 18       	icall	r8
    (*optable[opcode])();
800040ba:	0d 89       	ld.ub	r9,r6[0x0]
800040bc:	49 d8       	lddpc	r8,80004130 <step6502+0xa8>
800040be:	f0 09 03 28 	ld.w	r8,r8[r9<<0x2]
800040c2:	5d 18       	icall	r8
    clockticks6502 += ticktable[opcode];
800040c4:	0d 8a       	ld.ub	r10,r6[0x0]
800040c6:	49 c8       	lddpc	r8,80004134 <step6502+0xac>
800040c8:	49 c9       	lddpc	r9,80004138 <step6502+0xb0>
800040ca:	f2 0a 03 2a 	ld.w	r10,r9[r10<<0x2]
800040ce:	70 09       	ld.w	r9,r8[0x0]
800040d0:	f4 09 00 09 	add	r9,r10,r9
800040d4:	91 09       	st.w	r8[0x0],r9
    if (penaltyop && penaltyaddr) clockticks6502++;
800040d6:	0b 88       	ld.ub	r8,r5[0x0]
800040d8:	ee 08 18 00 	cp.b	r8,r7
800040dc:	c0 90       	breq	800040ee <step6502+0x66>
800040de:	49 38       	lddpc	r8,80004128 <step6502+0xa0>
800040e0:	11 8a       	ld.ub	r10,r8[0x0]
800040e2:	ee 0a 18 00 	cp.b	r10,r7
800040e6:	c0 40       	breq	800040ee <step6502+0x66>
800040e8:	2f f9       	sub	r9,-1
800040ea:	49 38       	lddpc	r8,80004134 <step6502+0xac>
800040ec:	91 09       	st.w	r8[0x0],r9
    clockgoal6502 = clockticks6502;
800040ee:	49 28       	lddpc	r8,80004134 <step6502+0xac>
800040f0:	70 09       	ld.w	r9,r8[0x0]
800040f2:	49 38       	lddpc	r8,8000413c <step6502+0xb4>
800040f4:	91 09       	st.w	r8[0x0],r9

    instructions++;
800040f6:	49 38       	lddpc	r8,80004140 <step6502+0xb8>
800040f8:	70 09       	ld.w	r9,r8[0x0]
800040fa:	2f f9       	sub	r9,-1
800040fc:	91 09       	st.w	r8[0x0],r9

    if (callexternal) (*loopexternal)();
800040fe:	49 28       	lddpc	r8,80004144 <step6502+0xbc>
80004100:	11 89       	ld.ub	r9,r8[0x0]
80004102:	30 08       	mov	r8,0
80004104:	f0 09 18 00 	cp.b	r9,r8
80004108:	c0 40       	breq	80004110 <step6502+0x88>
8000410a:	49 08       	lddpc	r8,80004148 <step6502+0xc0>
8000410c:	70 08       	ld.w	r8,r8[0x0]
8000410e:	5d 18       	icall	r8
80004110:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80004114:	00 00       	add	r0,r0
80004116:	0b 02       	ld.w	r2,r5++
80004118:	80 00       	ld.sh	r0,r0[0x0]
8000411a:	4e d0       	lddpc	r0,800042cc <cpx+0x1c>
8000411c:	00 00       	add	r0,r0
8000411e:	08 e5       	st.h	--r4,r5
80004120:	00 00       	add	r0,r0
80004122:	0b 05       	ld.w	r5,r5++
80004124:	00 00       	add	r0,r0
80004126:	08 d8       	st.w	--r4,r8
80004128:	00 00       	add	r0,r0
8000412a:	08 d9       	st.w	--r4,r9
8000412c:	80 00       	ld.sh	r0,r0[0x0]
8000412e:	b1 40       	asr	r0,0x10
80004130:	80 00       	ld.sh	r0,r0[0x0]
80004132:	b5 40       	asr	r0,0x14
80004134:	00 00       	add	r0,r0
80004136:	06 58       	eor	r8,r3
80004138:	80 00       	ld.sh	r0,r0[0x0]
8000413a:	b9 40       	asr	r0,0x18
8000413c:	00 00       	add	r0,r0
8000413e:	06 4c       	or	r12,r3
80004140:	00 00       	add	r0,r0
80004142:	06 54       	eor	r4,r3
80004144:	00 00       	add	r0,r0
80004146:	06 50       	eor	r0,r3
80004148:	00 00       	add	r0,r0
8000414a:	08 dc       	st.w	--r4,r12

8000414c <getvalue>:
    if (startpage != (ea & 0xFF00)) { //one cycle penlty for page-crossing on some opcodes
        penaltyaddr = 1;
    }
}

static uint16_t getvalue(void) {
8000414c:	d4 01       	pushm	lr
    if (addrtable[opcode] == acc) return((uint16_t)a);
8000414e:	48 98       	lddpc	r8,80004170 <getvalue+0x24>
80004150:	11 89       	ld.ub	r9,r8[0x0]
80004152:	48 98       	lddpc	r8,80004174 <getvalue+0x28>
80004154:	f0 09 03 29 	ld.w	r9,r8[r9<<0x2]
80004158:	48 88       	lddpc	r8,80004178 <getvalue+0x2c>
8000415a:	10 39       	cp.w	r9,r8
8000415c:	c0 41       	brne	80004164 <getvalue+0x18>
8000415e:	48 88       	lddpc	r8,8000417c <getvalue+0x30>
80004160:	11 8c       	ld.ub	r12,r8[0x0]
80004162:	d8 02       	popm	pc
        else return((uint16_t)read6502(ea));
80004164:	48 78       	lddpc	r8,80004180 <getvalue+0x34>
80004166:	90 8c       	ld.uh	r12,r8[0x0]
80004168:	f0 1f 00 07 	mcall	80004184 <getvalue+0x38>
}
8000416c:	d8 02       	popm	pc
8000416e:	00 00       	add	r0,r0
80004170:	00 00       	add	r0,r0
80004172:	08 e5       	st.h	--r4,r5
80004174:	80 00       	ld.sh	r0,r0[0x0]
80004176:	b1 40       	asr	r0,0x10
80004178:	80 00       	ld.sh	r0,r0[0x0]
8000417a:	39 8a       	mov	r10,-104
8000417c:	00 00       	add	r0,r0
8000417e:	0b 04       	ld.w	r4,r5++
80004180:	00 00       	add	r0,r0
80004182:	08 d4       	st.w	--r4,r4
80004184:	80 00       	ld.sh	r0,r0[0x0]
80004186:	4e d0       	lddpc	r0,80004338 <dec+0x8>

80004188 <inc>:
    signcalc(result);
   
    saveaccum(result);
}

static void inc(void) {
80004188:	d4 01       	pushm	lr
    value = getvalue();
8000418a:	f0 1f 00 15 	mcall	800041dc <inc+0x54>
8000418e:	49 58       	lddpc	r8,800041e0 <inc+0x58>
80004190:	b0 0c       	st.h	r8[0x0],r12
    result = value + 1;
80004192:	2f fc       	sub	r12,-1
80004194:	49 48       	lddpc	r8,800041e4 <inc+0x5c>
80004196:	b0 0c       	st.h	r8[0x0],r12
   
    zerocalc(result);
80004198:	5c 7c       	castu.h	r12
8000419a:	f1 dc c0 08 	bfextu	r8,r12,0x0,0x8
8000419e:	c0 60       	breq	800041aa <inc+0x22>
800041a0:	49 28       	lddpc	r8,800041e8 <inc+0x60>
800041a2:	11 89       	ld.ub	r9,r8[0x0]
800041a4:	a1 d9       	cbr	r9,0x1
800041a6:	b0 89       	st.b	r8[0x0],r9
800041a8:	c0 58       	rjmp	800041b2 <inc+0x2a>
800041aa:	49 08       	lddpc	r8,800041e8 <inc+0x60>
800041ac:	11 89       	ld.ub	r9,r8[0x0]
800041ae:	a1 b9       	sbr	r9,0x1
800041b0:	b0 89       	st.b	r8[0x0],r9
    signcalc(result);
800041b2:	18 98       	mov	r8,r12
800041b4:	e2 18 00 80 	andl	r8,0x80,COH
800041b8:	c0 90       	breq	800041ca <inc+0x42>
800041ba:	48 c8       	lddpc	r8,800041e8 <inc+0x60>
800041bc:	11 89       	ld.ub	r9,r8[0x0]
800041be:	ea 19 ff ff 	orh	r9,0xffff
800041c2:	e8 19 ff 80 	orl	r9,0xff80
800041c6:	b0 89       	st.b	r8[0x0],r9
800041c8:	c0 68       	rjmp	800041d4 <inc+0x4c>
800041ca:	48 88       	lddpc	r8,800041e8 <inc+0x60>
800041cc:	11 89       	ld.ub	r9,r8[0x0]
800041ce:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
800041d2:	b0 89       	st.b	r8[0x0],r9
   
    putvalue(result);
800041d4:	f0 1f 00 06 	mcall	800041ec <inc+0x64>
}
800041d8:	d8 02       	popm	pc
800041da:	00 00       	add	r0,r0
800041dc:	80 00       	ld.sh	r0,r0[0x0]
800041de:	41 4c       	lddsp	r12,sp[0x50]
800041e0:	00 00       	add	r0,r0
800041e2:	08 e6       	st.h	--r4,r6
800041e4:	00 00       	add	r0,r0
800041e6:	08 e2       	st.h	--r4,r2
800041e8:	00 00       	add	r0,r0
800041ea:	0b 05       	ld.w	r5,r5++
800041ec:	80 00       	ld.sh	r0,r0[0x0]
800041ee:	3f b0       	mov	r0,-5

800041f0 <sbc>:
static void rts(void) {
    value = pull16();
    pc = value + 1;
}

static void sbc(void) {
800041f0:	d4 01       	pushm	lr
    penaltyop = 1;
800041f2:	30 19       	mov	r9,1
800041f4:	4a 98       	lddpc	r8,80004298 <sbc+0xa8>
800041f6:	b0 89       	st.b	r8[0x0],r9
    value = getvalue() ^ 0x00FF;
800041f8:	f0 1f 00 29 	mcall	8000429c <sbc+0xac>
800041fc:	ec 1c 00 ff 	eorl	r12,0xff
80004200:	5c 8c       	casts.h	r12
80004202:	4a 88       	lddpc	r8,800042a0 <sbc+0xb0>
80004204:	b0 0c       	st.h	r8[0x0],r12
    result = (uint16_t)a + value + (uint16_t)(status & FLAG_CARRY);
80004206:	4a 88       	lddpc	r8,800042a4 <sbc+0xb4>
80004208:	11 8a       	ld.ub	r10,r8[0x0]
8000420a:	4a 88       	lddpc	r8,800042a8 <sbc+0xb8>
8000420c:	11 8b       	ld.ub	r11,r8[0x0]
8000420e:	f1 db c0 01 	bfextu	r8,r11,0x0,0x1
80004212:	14 08       	add	r8,r10
80004214:	18 08       	add	r8,r12
80004216:	5c 88       	casts.h	r8
80004218:	4a 59       	lddpc	r9,800042ac <sbc+0xbc>
8000421a:	b2 08       	st.h	r9[0x0],r8
   
    carrycalc(result);
8000421c:	f3 d8 c0 10 	bfextu	r9,r8,0x0,0x10
80004220:	12 9e       	mov	lr,r9
80004222:	e2 1e ff 00 	andl	lr,0xff00,COH
80004226:	c0 50       	breq	80004230 <sbc+0x40>
80004228:	a1 ab       	sbr	r11,0x0
8000422a:	4a 0e       	lddpc	lr,800042a8 <sbc+0xb8>
8000422c:	bc 8b       	st.b	lr[0x0],r11
8000422e:	c0 48       	rjmp	80004236 <sbc+0x46>
80004230:	a1 cb       	cbr	r11,0x0
80004232:	49 ee       	lddpc	lr,800042a8 <sbc+0xb8>
80004234:	bc 8b       	st.b	lr[0x0],r11
    zerocalc(result);
80004236:	f7 d9 c0 08 	bfextu	r11,r9,0x0,0x8
8000423a:	c0 60       	breq	80004246 <sbc+0x56>
8000423c:	49 bb       	lddpc	r11,800042a8 <sbc+0xb8>
8000423e:	17 8e       	ld.ub	lr,r11[0x0]
80004240:	a1 de       	cbr	lr,0x1
80004242:	b6 8e       	st.b	r11[0x0],lr
80004244:	c0 58       	rjmp	8000424e <sbc+0x5e>
80004246:	49 9b       	lddpc	r11,800042a8 <sbc+0xb8>
80004248:	17 8e       	ld.ub	lr,r11[0x0]
8000424a:	a1 be       	sbr	lr,0x1
8000424c:	b6 8e       	st.b	r11[0x0],lr
    overflowcalc(result, a, value);
8000424e:	f3 ea 20 0a 	eor	r10,r9,r10
80004252:	f1 ec 20 0c 	eor	r12,r8,r12
80004256:	f9 ea 00 0a 	and	r10,r12,r10
8000425a:	e2 1a 00 80 	andl	r10,0x80,COH
8000425e:	c0 60       	breq	8000426a <sbc+0x7a>
80004260:	49 2a       	lddpc	r10,800042a8 <sbc+0xb8>
80004262:	15 8b       	ld.ub	r11,r10[0x0]
80004264:	a7 ab       	sbr	r11,0x6
80004266:	b4 8b       	st.b	r10[0x0],r11
80004268:	c0 58       	rjmp	80004272 <sbc+0x82>
8000426a:	49 0a       	lddpc	r10,800042a8 <sbc+0xb8>
8000426c:	15 8b       	ld.ub	r11,r10[0x0]
8000426e:	a7 cb       	cbr	r11,0x6
80004270:	b4 8b       	st.b	r10[0x0],r11
    signcalc(result);
80004272:	e2 19 00 80 	andl	r9,0x80,COH
80004276:	c0 90       	breq	80004288 <sbc+0x98>
80004278:	48 c9       	lddpc	r9,800042a8 <sbc+0xb8>
8000427a:	13 8a       	ld.ub	r10,r9[0x0]
8000427c:	ea 1a ff ff 	orh	r10,0xffff
80004280:	e8 1a ff 80 	orl	r10,0xff80
80004284:	b2 8a       	st.b	r9[0x0],r10
80004286:	c0 68       	rjmp	80004292 <sbc+0xa2>
80004288:	48 89       	lddpc	r9,800042a8 <sbc+0xb8>
8000428a:	13 8a       	ld.ub	r10,r9[0x0]
8000428c:	f5 da c0 07 	bfextu	r10,r10,0x0,0x7
80004290:	b2 8a       	st.b	r9[0x0],r10
        
        clockticks6502++;
    }
    #endif
   
    saveaccum(result);
80004292:	48 59       	lddpc	r9,800042a4 <sbc+0xb4>
80004294:	b2 88       	st.b	r9[0x0],r8
}
80004296:	d8 02       	popm	pc
80004298:	00 00       	add	r0,r0
8000429a:	08 d8       	st.w	--r4,r8
8000429c:	80 00       	ld.sh	r0,r0[0x0]
8000429e:	41 4c       	lddsp	r12,sp[0x50]
800042a0:	00 00       	add	r0,r0
800042a2:	08 e6       	st.h	--r4,r6
800042a4:	00 00       	add	r0,r0
800042a6:	0b 04       	ld.w	r4,r5++
800042a8:	00 00       	add	r0,r0
800042aa:	0b 05       	ld.w	r5,r5++
800042ac:	00 00       	add	r0,r0
800042ae:	08 e2       	st.h	--r4,r2

800042b0 <cpx>:
    if (a == (uint8_t)(value & 0x00FF)) setzero();
        else clearzero();
    signcalc(result);
}

static void cpx(void) {
800042b0:	d4 01       	pushm	lr
    value = getvalue();
800042b2:	f0 1f 00 1b 	mcall	8000431c <cpx+0x6c>
800042b6:	49 b8       	lddpc	r8,80004320 <cpx+0x70>
800042b8:	b0 0c       	st.h	r8[0x0],r12
    result = (uint16_t)x - value;
800042ba:	49 b8       	lddpc	r8,80004324 <cpx+0x74>
800042bc:	11 88       	ld.ub	r8,r8[0x0]
800042be:	f0 0c 01 09 	sub	r9,r8,r12
800042c2:	5c 89       	casts.h	r9
800042c4:	49 9a       	lddpc	r10,80004328 <cpx+0x78>
800042c6:	b4 09       	st.h	r10[0x0],r9
   
    if (x >= (uint8_t)(value & 0x00FF)) setcarry();
800042c8:	5c 5c       	castu.b	r12
800042ca:	f8 08 18 00 	cp.b	r8,r12
800042ce:	c0 63       	brcs	800042da <cpx+0x2a>
800042d0:	49 7a       	lddpc	r10,8000432c <cpx+0x7c>
800042d2:	15 8b       	ld.ub	r11,r10[0x0]
800042d4:	a1 ab       	sbr	r11,0x0
800042d6:	b4 8b       	st.b	r10[0x0],r11
800042d8:	c0 58       	rjmp	800042e2 <cpx+0x32>
        else clearcarry();
800042da:	49 5a       	lddpc	r10,8000432c <cpx+0x7c>
800042dc:	15 8b       	ld.ub	r11,r10[0x0]
800042de:	a1 cb       	cbr	r11,0x0
800042e0:	b4 8b       	st.b	r10[0x0],r11
    if (x == (uint8_t)(value & 0x00FF)) setzero();
800042e2:	f8 08 18 00 	cp.b	r8,r12
800042e6:	c0 61       	brne	800042f2 <cpx+0x42>
800042e8:	49 18       	lddpc	r8,8000432c <cpx+0x7c>
800042ea:	11 8a       	ld.ub	r10,r8[0x0]
800042ec:	a1 ba       	sbr	r10,0x1
800042ee:	b0 8a       	st.b	r8[0x0],r10
800042f0:	c0 58       	rjmp	800042fa <cpx+0x4a>
        else clearzero();
800042f2:	48 f8       	lddpc	r8,8000432c <cpx+0x7c>
800042f4:	11 8a       	ld.ub	r10,r8[0x0]
800042f6:	a1 da       	cbr	r10,0x1
800042f8:	b0 8a       	st.b	r8[0x0],r10
    signcalc(result);
800042fa:	e2 19 00 80 	andl	r9,0x80,COH
800042fe:	c0 90       	breq	80004310 <cpx+0x60>
80004300:	48 b8       	lddpc	r8,8000432c <cpx+0x7c>
80004302:	11 89       	ld.ub	r9,r8[0x0]
80004304:	ea 19 ff ff 	orh	r9,0xffff
80004308:	e8 19 ff 80 	orl	r9,0xff80
8000430c:	b0 89       	st.b	r8[0x0],r9
8000430e:	d8 02       	popm	pc
80004310:	48 78       	lddpc	r8,8000432c <cpx+0x7c>
80004312:	11 89       	ld.ub	r9,r8[0x0]
80004314:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80004318:	b0 89       	st.b	r8[0x0],r9
8000431a:	d8 02       	popm	pc
8000431c:	80 00       	ld.sh	r0,r0[0x0]
8000431e:	41 4c       	lddsp	r12,sp[0x50]
80004320:	00 00       	add	r0,r0
80004322:	08 e6       	st.h	--r4,r6
80004324:	00 00       	add	r0,r0
80004326:	08 ee       	st.h	--r4,lr
80004328:	00 00       	add	r0,r0
8000432a:	08 e2       	st.h	--r4,r2
8000432c:	00 00       	add	r0,r0
8000432e:	0b 05       	ld.w	r5,r5++

80004330 <dec>:
    if (y == (uint8_t)(value & 0x00FF)) setzero();
        else clearzero();
    signcalc(result);
}

static void dec(void) {
80004330:	d4 01       	pushm	lr
    value = getvalue();
80004332:	f0 1f 00 15 	mcall	80004384 <dec+0x54>
80004336:	49 58       	lddpc	r8,80004388 <dec+0x58>
80004338:	b0 0c       	st.h	r8[0x0],r12
    result = value - 1;
8000433a:	20 1c       	sub	r12,1
8000433c:	49 48       	lddpc	r8,8000438c <dec+0x5c>
8000433e:	b0 0c       	st.h	r8[0x0],r12
   
    zerocalc(result);
80004340:	5c 7c       	castu.h	r12
80004342:	f1 dc c0 08 	bfextu	r8,r12,0x0,0x8
80004346:	c0 60       	breq	80004352 <dec+0x22>
80004348:	49 28       	lddpc	r8,80004390 <dec+0x60>
8000434a:	11 89       	ld.ub	r9,r8[0x0]
8000434c:	a1 d9       	cbr	r9,0x1
8000434e:	b0 89       	st.b	r8[0x0],r9
80004350:	c0 58       	rjmp	8000435a <dec+0x2a>
80004352:	49 08       	lddpc	r8,80004390 <dec+0x60>
80004354:	11 89       	ld.ub	r9,r8[0x0]
80004356:	a1 b9       	sbr	r9,0x1
80004358:	b0 89       	st.b	r8[0x0],r9
    signcalc(result);
8000435a:	18 98       	mov	r8,r12
8000435c:	e2 18 00 80 	andl	r8,0x80,COH
80004360:	c0 90       	breq	80004372 <dec+0x42>
80004362:	48 c8       	lddpc	r8,80004390 <dec+0x60>
80004364:	11 89       	ld.ub	r9,r8[0x0]
80004366:	ea 19 ff ff 	orh	r9,0xffff
8000436a:	e8 19 ff 80 	orl	r9,0xff80
8000436e:	b0 89       	st.b	r8[0x0],r9
80004370:	c0 68       	rjmp	8000437c <dec+0x4c>
80004372:	48 88       	lddpc	r8,80004390 <dec+0x60>
80004374:	11 89       	ld.ub	r9,r8[0x0]
80004376:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
8000437a:	b0 89       	st.b	r8[0x0],r9
   
    putvalue(result);
8000437c:	f0 1f 00 06 	mcall	80004394 <dec+0x64>
}
80004380:	d8 02       	popm	pc
80004382:	00 00       	add	r0,r0
80004384:	80 00       	ld.sh	r0,r0[0x0]
80004386:	41 4c       	lddsp	r12,sp[0x50]
80004388:	00 00       	add	r0,r0
8000438a:	08 e6       	st.h	--r4,r6
8000438c:	00 00       	add	r0,r0
8000438e:	08 e2       	st.h	--r4,r2
80004390:	00 00       	add	r0,r0
80004392:	0b 05       	ld.w	r5,r5++
80004394:	80 00       	ld.sh	r0,r0[0x0]
80004396:	3f b0       	mov	r0,-5

80004398 <cmp>:

static void clv(void) {
    clearoverflow();
}

static void cmp(void) {
80004398:	d4 01       	pushm	lr
    penaltyop = 1;
8000439a:	30 19       	mov	r9,1
8000439c:	49 c8       	lddpc	r8,8000440c <cmp+0x74>
8000439e:	b0 89       	st.b	r8[0x0],r9
    value = getvalue();
800043a0:	f0 1f 00 1c 	mcall	80004410 <cmp+0x78>
800043a4:	49 c8       	lddpc	r8,80004414 <cmp+0x7c>
800043a6:	b0 0c       	st.h	r8[0x0],r12
    result = (uint16_t)a - value;
800043a8:	49 c8       	lddpc	r8,80004418 <cmp+0x80>
800043aa:	11 88       	ld.ub	r8,r8[0x0]
800043ac:	f0 0c 01 09 	sub	r9,r8,r12
800043b0:	5c 89       	casts.h	r9
800043b2:	49 ba       	lddpc	r10,8000441c <cmp+0x84>
800043b4:	b4 09       	st.h	r10[0x0],r9
   
    if (a >= (uint8_t)(value & 0x00FF)) setcarry();
800043b6:	5c 5c       	castu.b	r12
800043b8:	f8 08 18 00 	cp.b	r8,r12
800043bc:	c0 63       	brcs	800043c8 <cmp+0x30>
800043be:	49 9a       	lddpc	r10,80004420 <cmp+0x88>
800043c0:	15 8b       	ld.ub	r11,r10[0x0]
800043c2:	a1 ab       	sbr	r11,0x0
800043c4:	b4 8b       	st.b	r10[0x0],r11
800043c6:	c0 58       	rjmp	800043d0 <cmp+0x38>
        else clearcarry();
800043c8:	49 6a       	lddpc	r10,80004420 <cmp+0x88>
800043ca:	15 8b       	ld.ub	r11,r10[0x0]
800043cc:	a1 cb       	cbr	r11,0x0
800043ce:	b4 8b       	st.b	r10[0x0],r11
    if (a == (uint8_t)(value & 0x00FF)) setzero();
800043d0:	f8 08 18 00 	cp.b	r8,r12
800043d4:	c0 61       	brne	800043e0 <cmp+0x48>
800043d6:	49 38       	lddpc	r8,80004420 <cmp+0x88>
800043d8:	11 8a       	ld.ub	r10,r8[0x0]
800043da:	a1 ba       	sbr	r10,0x1
800043dc:	b0 8a       	st.b	r8[0x0],r10
800043de:	c0 58       	rjmp	800043e8 <cmp+0x50>
        else clearzero();
800043e0:	49 08       	lddpc	r8,80004420 <cmp+0x88>
800043e2:	11 8a       	ld.ub	r10,r8[0x0]
800043e4:	a1 da       	cbr	r10,0x1
800043e6:	b0 8a       	st.b	r8[0x0],r10
    signcalc(result);
800043e8:	e2 19 00 80 	andl	r9,0x80,COH
800043ec:	c0 90       	breq	800043fe <cmp+0x66>
800043ee:	48 d8       	lddpc	r8,80004420 <cmp+0x88>
800043f0:	11 89       	ld.ub	r9,r8[0x0]
800043f2:	ea 19 ff ff 	orh	r9,0xffff
800043f6:	e8 19 ff 80 	orl	r9,0xff80
800043fa:	b0 89       	st.b	r8[0x0],r9
800043fc:	d8 02       	popm	pc
800043fe:	48 98       	lddpc	r8,80004420 <cmp+0x88>
80004400:	11 89       	ld.ub	r9,r8[0x0]
80004402:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80004406:	b0 89       	st.b	r8[0x0],r9
80004408:	d8 02       	popm	pc
8000440a:	00 00       	add	r0,r0
8000440c:	00 00       	add	r0,r0
8000440e:	08 d8       	st.w	--r4,r8
80004410:	80 00       	ld.sh	r0,r0[0x0]
80004412:	41 4c       	lddsp	r12,sp[0x50]
80004414:	00 00       	add	r0,r0
80004416:	08 e6       	st.h	--r4,r6
80004418:	00 00       	add	r0,r0
8000441a:	0b 04       	ld.w	r4,r5++
8000441c:	00 00       	add	r0,r0
8000441e:	08 e2       	st.h	--r4,r2
80004420:	00 00       	add	r0,r0
80004422:	0b 05       	ld.w	r5,r5++

80004424 <cpy>:
    if (x == (uint8_t)(value & 0x00FF)) setzero();
        else clearzero();
    signcalc(result);
}

static void cpy(void) {
80004424:	d4 01       	pushm	lr
    value = getvalue();
80004426:	f0 1f 00 1b 	mcall	80004490 <cpy+0x6c>
8000442a:	49 b8       	lddpc	r8,80004494 <cpy+0x70>
8000442c:	b0 0c       	st.h	r8[0x0],r12
    result = (uint16_t)y - value;
8000442e:	49 b8       	lddpc	r8,80004498 <cpy+0x74>
80004430:	11 88       	ld.ub	r8,r8[0x0]
80004432:	f0 0c 01 09 	sub	r9,r8,r12
80004436:	5c 89       	casts.h	r9
80004438:	49 9a       	lddpc	r10,8000449c <cpy+0x78>
8000443a:	b4 09       	st.h	r10[0x0],r9
   
    if (y >= (uint8_t)(value & 0x00FF)) setcarry();
8000443c:	5c 5c       	castu.b	r12
8000443e:	f8 08 18 00 	cp.b	r8,r12
80004442:	c0 63       	brcs	8000444e <cpy+0x2a>
80004444:	49 7a       	lddpc	r10,800044a0 <cpy+0x7c>
80004446:	15 8b       	ld.ub	r11,r10[0x0]
80004448:	a1 ab       	sbr	r11,0x0
8000444a:	b4 8b       	st.b	r10[0x0],r11
8000444c:	c0 58       	rjmp	80004456 <cpy+0x32>
        else clearcarry();
8000444e:	49 5a       	lddpc	r10,800044a0 <cpy+0x7c>
80004450:	15 8b       	ld.ub	r11,r10[0x0]
80004452:	a1 cb       	cbr	r11,0x0
80004454:	b4 8b       	st.b	r10[0x0],r11
    if (y == (uint8_t)(value & 0x00FF)) setzero();
80004456:	f8 08 18 00 	cp.b	r8,r12
8000445a:	c0 61       	brne	80004466 <cpy+0x42>
8000445c:	49 18       	lddpc	r8,800044a0 <cpy+0x7c>
8000445e:	11 8a       	ld.ub	r10,r8[0x0]
80004460:	a1 ba       	sbr	r10,0x1
80004462:	b0 8a       	st.b	r8[0x0],r10
80004464:	c0 58       	rjmp	8000446e <cpy+0x4a>
        else clearzero();
80004466:	48 f8       	lddpc	r8,800044a0 <cpy+0x7c>
80004468:	11 8a       	ld.ub	r10,r8[0x0]
8000446a:	a1 da       	cbr	r10,0x1
8000446c:	b0 8a       	st.b	r8[0x0],r10
    signcalc(result);
8000446e:	e2 19 00 80 	andl	r9,0x80,COH
80004472:	c0 90       	breq	80004484 <cpy+0x60>
80004474:	48 b8       	lddpc	r8,800044a0 <cpy+0x7c>
80004476:	11 89       	ld.ub	r9,r8[0x0]
80004478:	ea 19 ff ff 	orh	r9,0xffff
8000447c:	e8 19 ff 80 	orl	r9,0xff80
80004480:	b0 89       	st.b	r8[0x0],r9
80004482:	d8 02       	popm	pc
80004484:	48 78       	lddpc	r8,800044a0 <cpy+0x7c>
80004486:	11 89       	ld.ub	r9,r8[0x0]
80004488:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
8000448c:	b0 89       	st.b	r8[0x0],r9
8000448e:	d8 02       	popm	pc
80004490:	80 00       	ld.sh	r0,r0[0x0]
80004492:	41 4c       	lddsp	r12,sp[0x50]
80004494:	00 00       	add	r0,r0
80004496:	08 e6       	st.h	--r4,r6
80004498:	00 00       	add	r0,r0
8000449a:	0b 00       	ld.w	r0,r5++
8000449c:	00 00       	add	r0,r0
8000449e:	08 e2       	st.h	--r4,r2
800044a0:	00 00       	add	r0,r0
800044a2:	0b 05       	ld.w	r5,r5++

800044a4 <ldx>:
   
    zerocalc(a);
    signcalc(a);
}

static void ldx(void) {
800044a4:	d4 01       	pushm	lr
    penaltyop = 1;
800044a6:	30 19       	mov	r9,1
800044a8:	49 48       	lddpc	r8,800044f8 <ldx+0x54>
800044aa:	b0 89       	st.b	r8[0x0],r9
    value = getvalue();
800044ac:	f0 1f 00 14 	mcall	800044fc <ldx+0x58>
800044b0:	49 48       	lddpc	r8,80004500 <ldx+0x5c>
800044b2:	b0 0c       	st.h	r8[0x0],r12
    x = (uint8_t)(value & 0x00FF);
800044b4:	5c 5c       	castu.b	r12
800044b6:	49 48       	lddpc	r8,80004504 <ldx+0x60>
800044b8:	b0 8c       	st.b	r8[0x0],r12
   
    zerocalc(x);
800044ba:	58 0c       	cp.w	r12,0
800044bc:	c0 b0       	breq	800044d2 <ldx+0x2e>
800044be:	49 38       	lddpc	r8,80004508 <ldx+0x64>
800044c0:	11 89       	ld.ub	r9,r8[0x0]
800044c2:	e2 19 00 fd 	andl	r9,0xfd,COH
800044c6:	b0 89       	st.b	r8[0x0],r9
    signcalc(x);
800044c8:	30 08       	mov	r8,0
800044ca:	f0 0c 18 00 	cp.b	r12,r8
800044ce:	c0 e4       	brge	800044ea <ldx+0x46>
800044d0:	c0 68       	rjmp	800044dc <ldx+0x38>
static void ldx(void) {
    penaltyop = 1;
    value = getvalue();
    x = (uint8_t)(value & 0x00FF);
   
    zerocalc(x);
800044d2:	48 e8       	lddpc	r8,80004508 <ldx+0x64>
800044d4:	11 89       	ld.ub	r9,r8[0x0]
800044d6:	a1 b9       	sbr	r9,0x1
800044d8:	b0 89       	st.b	r8[0x0],r9
800044da:	c0 88       	rjmp	800044ea <ldx+0x46>
    signcalc(x);
800044dc:	ea 19 ff ff 	orh	r9,0xffff
800044e0:	e8 19 ff 80 	orl	r9,0xff80
800044e4:	48 98       	lddpc	r8,80004508 <ldx+0x64>
800044e6:	b0 89       	st.b	r8[0x0],r9
800044e8:	d8 02       	popm	pc
800044ea:	48 88       	lddpc	r8,80004508 <ldx+0x64>
800044ec:	11 89       	ld.ub	r9,r8[0x0]
800044ee:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
800044f2:	b0 89       	st.b	r8[0x0],r9
800044f4:	d8 02       	popm	pc
800044f6:	00 00       	add	r0,r0
800044f8:	00 00       	add	r0,r0
800044fa:	08 d8       	st.w	--r4,r8
800044fc:	80 00       	ld.sh	r0,r0[0x0]
800044fe:	41 4c       	lddsp	r12,sp[0x50]
80004500:	00 00       	add	r0,r0
80004502:	08 e6       	st.h	--r4,r6
80004504:	00 00       	add	r0,r0
80004506:	08 ee       	st.h	--r4,lr
80004508:	00 00       	add	r0,r0
8000450a:	0b 05       	ld.w	r5,r5++

8000450c <lda>:
static void jsr(void) {
    push16(pc - 1);
    pc = ea;
}

static void lda(void) {
8000450c:	d4 01       	pushm	lr
    penaltyop = 1;
8000450e:	30 19       	mov	r9,1
80004510:	49 48       	lddpc	r8,80004560 <lda+0x54>
80004512:	b0 89       	st.b	r8[0x0],r9
    value = getvalue();
80004514:	f0 1f 00 14 	mcall	80004564 <lda+0x58>
80004518:	49 48       	lddpc	r8,80004568 <lda+0x5c>
8000451a:	b0 0c       	st.h	r8[0x0],r12
    a = (uint8_t)(value & 0x00FF);
8000451c:	5c 5c       	castu.b	r12
8000451e:	49 48       	lddpc	r8,8000456c <lda+0x60>
80004520:	b0 8c       	st.b	r8[0x0],r12
   
    zerocalc(a);
80004522:	58 0c       	cp.w	r12,0
80004524:	c0 b0       	breq	8000453a <lda+0x2e>
80004526:	49 38       	lddpc	r8,80004570 <lda+0x64>
80004528:	11 89       	ld.ub	r9,r8[0x0]
8000452a:	e2 19 00 fd 	andl	r9,0xfd,COH
8000452e:	b0 89       	st.b	r8[0x0],r9
    signcalc(a);
80004530:	30 08       	mov	r8,0
80004532:	f0 0c 18 00 	cp.b	r12,r8
80004536:	c0 e4       	brge	80004552 <lda+0x46>
80004538:	c0 68       	rjmp	80004544 <lda+0x38>
static void lda(void) {
    penaltyop = 1;
    value = getvalue();
    a = (uint8_t)(value & 0x00FF);
   
    zerocalc(a);
8000453a:	48 e8       	lddpc	r8,80004570 <lda+0x64>
8000453c:	11 89       	ld.ub	r9,r8[0x0]
8000453e:	a1 b9       	sbr	r9,0x1
80004540:	b0 89       	st.b	r8[0x0],r9
80004542:	c0 88       	rjmp	80004552 <lda+0x46>
    signcalc(a);
80004544:	ea 19 ff ff 	orh	r9,0xffff
80004548:	e8 19 ff 80 	orl	r9,0xff80
8000454c:	48 98       	lddpc	r8,80004570 <lda+0x64>
8000454e:	b0 89       	st.b	r8[0x0],r9
80004550:	d8 02       	popm	pc
80004552:	48 88       	lddpc	r8,80004570 <lda+0x64>
80004554:	11 89       	ld.ub	r9,r8[0x0]
80004556:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
8000455a:	b0 89       	st.b	r8[0x0],r9
8000455c:	d8 02       	popm	pc
8000455e:	00 00       	add	r0,r0
80004560:	00 00       	add	r0,r0
80004562:	08 d8       	st.w	--r4,r8
80004564:	80 00       	ld.sh	r0,r0[0x0]
80004566:	41 4c       	lddsp	r12,sp[0x50]
80004568:	00 00       	add	r0,r0
8000456a:	08 e6       	st.h	--r4,r6
8000456c:	00 00       	add	r0,r0
8000456e:	0b 04       	ld.w	r4,r5++
80004570:	00 00       	add	r0,r0
80004572:	0b 05       	ld.w	r5,r5++

80004574 <ldy>:
   
    zerocalc(x);
    signcalc(x);
}

static void ldy(void) {
80004574:	d4 01       	pushm	lr
    penaltyop = 1;
80004576:	30 19       	mov	r9,1
80004578:	49 48       	lddpc	r8,800045c8 <ldy+0x54>
8000457a:	b0 89       	st.b	r8[0x0],r9
    value = getvalue();
8000457c:	f0 1f 00 14 	mcall	800045cc <ldy+0x58>
80004580:	49 48       	lddpc	r8,800045d0 <ldy+0x5c>
80004582:	b0 0c       	st.h	r8[0x0],r12
    y = (uint8_t)(value & 0x00FF);
80004584:	5c 5c       	castu.b	r12
80004586:	49 48       	lddpc	r8,800045d4 <ldy+0x60>
80004588:	b0 8c       	st.b	r8[0x0],r12
   
    zerocalc(y);
8000458a:	58 0c       	cp.w	r12,0
8000458c:	c0 b0       	breq	800045a2 <ldy+0x2e>
8000458e:	49 38       	lddpc	r8,800045d8 <ldy+0x64>
80004590:	11 89       	ld.ub	r9,r8[0x0]
80004592:	e2 19 00 fd 	andl	r9,0xfd,COH
80004596:	b0 89       	st.b	r8[0x0],r9
    signcalc(y);
80004598:	30 08       	mov	r8,0
8000459a:	f0 0c 18 00 	cp.b	r12,r8
8000459e:	c0 e4       	brge	800045ba <ldy+0x46>
800045a0:	c0 68       	rjmp	800045ac <ldy+0x38>
static void ldy(void) {
    penaltyop = 1;
    value = getvalue();
    y = (uint8_t)(value & 0x00FF);
   
    zerocalc(y);
800045a2:	48 e8       	lddpc	r8,800045d8 <ldy+0x64>
800045a4:	11 89       	ld.ub	r9,r8[0x0]
800045a6:	a1 b9       	sbr	r9,0x1
800045a8:	b0 89       	st.b	r8[0x0],r9
800045aa:	c0 88       	rjmp	800045ba <ldy+0x46>
    signcalc(y);
800045ac:	ea 19 ff ff 	orh	r9,0xffff
800045b0:	e8 19 ff 80 	orl	r9,0xff80
800045b4:	48 98       	lddpc	r8,800045d8 <ldy+0x64>
800045b6:	b0 89       	st.b	r8[0x0],r9
800045b8:	d8 02       	popm	pc
800045ba:	48 88       	lddpc	r8,800045d8 <ldy+0x64>
800045bc:	11 89       	ld.ub	r9,r8[0x0]
800045be:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
800045c2:	b0 89       	st.b	r8[0x0],r9
800045c4:	d8 02       	popm	pc
800045c6:	00 00       	add	r0,r0
800045c8:	00 00       	add	r0,r0
800045ca:	08 d8       	st.w	--r4,r8
800045cc:	80 00       	ld.sh	r0,r0[0x0]
800045ce:	41 4c       	lddsp	r12,sp[0x50]
800045d0:	00 00       	add	r0,r0
800045d2:	08 e6       	st.h	--r4,r6
800045d4:	00 00       	add	r0,r0
800045d6:	0b 00       	ld.w	r0,r5++
800045d8:	00 00       	add	r0,r0
800045da:	0b 05       	ld.w	r5,r5++

800045dc <ror>:
    signcalc(result);
   
    putvalue(result);
}

static void ror(void) {
800045dc:	d4 01       	pushm	lr
    value = getvalue();
800045de:	f0 1f 00 1f 	mcall	80004658 <ror+0x7c>
800045e2:	f3 dc b0 10 	bfexts	r9,r12,0x0,0x10
800045e6:	49 e8       	lddpc	r8,8000465c <ror+0x80>
800045e8:	b0 09       	st.h	r8[0x0],r9
    result = (value >> 1) | ((status & FLAG_CARRY) << 7);
800045ea:	49 e8       	lddpc	r8,80004660 <ror+0x84>
800045ec:	11 88       	ld.ub	r8,r8[0x0]
800045ee:	5c 79       	castu.h	r9
800045f0:	f0 0c 15 07 	lsl	r12,r8,0x7
800045f4:	e2 1c 00 80 	andl	r12,0x80,COH
800045f8:	f9 e9 12 1c 	or	r12,r12,r9>>0x1
800045fc:	5c 8c       	casts.h	r12
800045fe:	49 aa       	lddpc	r10,80004664 <ror+0x88>
80004600:	b4 0c       	st.h	r10[0x0],r12
   
    if (value & 1) setcarry();
80004602:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
80004606:	c0 50       	breq	80004610 <ror+0x34>
80004608:	a1 a8       	sbr	r8,0x0
8000460a:	49 69       	lddpc	r9,80004660 <ror+0x84>
8000460c:	b2 88       	st.b	r9[0x0],r8
8000460e:	c0 48       	rjmp	80004616 <ror+0x3a>
        else clearcarry();
80004610:	a1 c8       	cbr	r8,0x0
80004612:	49 49       	lddpc	r9,80004660 <ror+0x84>
80004614:	b2 88       	st.b	r9[0x0],r8
    zerocalc(result);
80004616:	5c 7c       	castu.h	r12
80004618:	f1 dc c0 08 	bfextu	r8,r12,0x0,0x8
8000461c:	c0 60       	breq	80004628 <ror+0x4c>
8000461e:	49 18       	lddpc	r8,80004660 <ror+0x84>
80004620:	11 89       	ld.ub	r9,r8[0x0]
80004622:	a1 d9       	cbr	r9,0x1
80004624:	b0 89       	st.b	r8[0x0],r9
80004626:	c0 58       	rjmp	80004630 <ror+0x54>
80004628:	48 e8       	lddpc	r8,80004660 <ror+0x84>
8000462a:	11 89       	ld.ub	r9,r8[0x0]
8000462c:	a1 b9       	sbr	r9,0x1
8000462e:	b0 89       	st.b	r8[0x0],r9
    signcalc(result);
80004630:	18 98       	mov	r8,r12
80004632:	e2 18 00 80 	andl	r8,0x80,COH
80004636:	c0 90       	breq	80004648 <ror+0x6c>
80004638:	48 a8       	lddpc	r8,80004660 <ror+0x84>
8000463a:	11 89       	ld.ub	r9,r8[0x0]
8000463c:	ea 19 ff ff 	orh	r9,0xffff
80004640:	e8 19 ff 80 	orl	r9,0xff80
80004644:	b0 89       	st.b	r8[0x0],r9
80004646:	c0 68       	rjmp	80004652 <ror+0x76>
80004648:	48 68       	lddpc	r8,80004660 <ror+0x84>
8000464a:	11 89       	ld.ub	r9,r8[0x0]
8000464c:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80004650:	b0 89       	st.b	r8[0x0],r9
   
    putvalue(result);
80004652:	f0 1f 00 06 	mcall	80004668 <ror+0x8c>
}
80004656:	d8 02       	popm	pc
80004658:	80 00       	ld.sh	r0,r0[0x0]
8000465a:	41 4c       	lddsp	r12,sp[0x50]
8000465c:	00 00       	add	r0,r0
8000465e:	08 e6       	st.h	--r4,r6
80004660:	00 00       	add	r0,r0
80004662:	0b 05       	ld.w	r5,r5++
80004664:	00 00       	add	r0,r0
80004666:	08 e2       	st.h	--r4,r2
80004668:	80 00       	ld.sh	r0,r0[0x0]
8000466a:	3f b0       	mov	r0,-5

8000466c <adc>:
        else write6502(ea, (saveval & 0x00FF));
}


//instruction handler functions
static void adc(void) {
8000466c:	d4 01       	pushm	lr
    penaltyop = 1;
8000466e:	30 19       	mov	r9,1
80004670:	4a 88       	lddpc	r8,80004710 <adc+0xa4>
80004672:	b0 89       	st.b	r8[0x0],r9
    value = getvalue();
80004674:	f0 1f 00 28 	mcall	80004714 <adc+0xa8>
80004678:	5c 8c       	casts.h	r12
8000467a:	4a 88       	lddpc	r8,80004718 <adc+0xac>
8000467c:	b0 0c       	st.h	r8[0x0],r12
    result = (uint16_t)a + value + (uint16_t)(status & FLAG_CARRY);
8000467e:	4a 88       	lddpc	r8,8000471c <adc+0xb0>
80004680:	11 8a       	ld.ub	r10,r8[0x0]
80004682:	4a 88       	lddpc	r8,80004720 <adc+0xb4>
80004684:	11 8b       	ld.ub	r11,r8[0x0]
80004686:	f1 db c0 01 	bfextu	r8,r11,0x0,0x1
8000468a:	14 08       	add	r8,r10
8000468c:	18 08       	add	r8,r12
8000468e:	5c 88       	casts.h	r8
80004690:	4a 59       	lddpc	r9,80004724 <adc+0xb8>
80004692:	b2 08       	st.h	r9[0x0],r8
   
    carrycalc(result);
80004694:	f3 d8 c0 10 	bfextu	r9,r8,0x0,0x10
80004698:	12 9e       	mov	lr,r9
8000469a:	e2 1e ff 00 	andl	lr,0xff00,COH
8000469e:	c0 50       	breq	800046a8 <adc+0x3c>
800046a0:	a1 ab       	sbr	r11,0x0
800046a2:	4a 0e       	lddpc	lr,80004720 <adc+0xb4>
800046a4:	bc 8b       	st.b	lr[0x0],r11
800046a6:	c0 48       	rjmp	800046ae <adc+0x42>
800046a8:	a1 cb       	cbr	r11,0x0
800046aa:	49 ee       	lddpc	lr,80004720 <adc+0xb4>
800046ac:	bc 8b       	st.b	lr[0x0],r11
    zerocalc(result);
800046ae:	f7 d9 c0 08 	bfextu	r11,r9,0x0,0x8
800046b2:	c0 60       	breq	800046be <adc+0x52>
800046b4:	49 bb       	lddpc	r11,80004720 <adc+0xb4>
800046b6:	17 8e       	ld.ub	lr,r11[0x0]
800046b8:	a1 de       	cbr	lr,0x1
800046ba:	b6 8e       	st.b	r11[0x0],lr
800046bc:	c0 58       	rjmp	800046c6 <adc+0x5a>
800046be:	49 9b       	lddpc	r11,80004720 <adc+0xb4>
800046c0:	17 8e       	ld.ub	lr,r11[0x0]
800046c2:	a1 be       	sbr	lr,0x1
800046c4:	b6 8e       	st.b	r11[0x0],lr
    overflowcalc(result, a, value);
800046c6:	f3 ea 20 0a 	eor	r10,r9,r10
800046ca:	f1 ec 20 0c 	eor	r12,r8,r12
800046ce:	f9 ea 00 0a 	and	r10,r12,r10
800046d2:	e2 1a 00 80 	andl	r10,0x80,COH
800046d6:	c0 60       	breq	800046e2 <adc+0x76>
800046d8:	49 2a       	lddpc	r10,80004720 <adc+0xb4>
800046da:	15 8b       	ld.ub	r11,r10[0x0]
800046dc:	a7 ab       	sbr	r11,0x6
800046de:	b4 8b       	st.b	r10[0x0],r11
800046e0:	c0 58       	rjmp	800046ea <adc+0x7e>
800046e2:	49 0a       	lddpc	r10,80004720 <adc+0xb4>
800046e4:	15 8b       	ld.ub	r11,r10[0x0]
800046e6:	a7 cb       	cbr	r11,0x6
800046e8:	b4 8b       	st.b	r10[0x0],r11
    signcalc(result);
800046ea:	e2 19 00 80 	andl	r9,0x80,COH
800046ee:	c0 90       	breq	80004700 <adc+0x94>
800046f0:	48 c9       	lddpc	r9,80004720 <adc+0xb4>
800046f2:	13 8a       	ld.ub	r10,r9[0x0]
800046f4:	ea 1a ff ff 	orh	r10,0xffff
800046f8:	e8 1a ff 80 	orl	r10,0xff80
800046fc:	b2 8a       	st.b	r9[0x0],r10
800046fe:	c0 68       	rjmp	8000470a <adc+0x9e>
80004700:	48 89       	lddpc	r9,80004720 <adc+0xb4>
80004702:	13 8a       	ld.ub	r10,r9[0x0]
80004704:	f5 da c0 07 	bfextu	r10,r10,0x0,0x7
80004708:	b2 8a       	st.b	r9[0x0],r10
        
        clockticks6502++;
    }
    #endif
   
    saveaccum(result);
8000470a:	48 59       	lddpc	r9,8000471c <adc+0xb0>
8000470c:	b2 88       	st.b	r9[0x0],r8
}
8000470e:	d8 02       	popm	pc
80004710:	00 00       	add	r0,r0
80004712:	08 d8       	st.w	--r4,r8
80004714:	80 00       	ld.sh	r0,r0[0x0]
80004716:	41 4c       	lddsp	r12,sp[0x50]
80004718:	00 00       	add	r0,r0
8000471a:	08 e6       	st.h	--r4,r6
8000471c:	00 00       	add	r0,r0
8000471e:	0b 04       	ld.w	r4,r5++
80004720:	00 00       	add	r0,r0
80004722:	0b 05       	ld.w	r5,r5++
80004724:	00 00       	add	r0,r0
80004726:	08 e2       	st.h	--r4,r2

80004728 <lsr>:
   
    zerocalc(y);
    signcalc(y);
}

static void lsr(void) {
80004728:	d4 01       	pushm	lr
    value = getvalue();
8000472a:	f0 1f 00 1d 	mcall	8000479c <lsr+0x74>
8000472e:	f1 dc b0 10 	bfexts	r8,r12,0x0,0x10
80004732:	49 c9       	lddpc	r9,800047a0 <lsr+0x78>
80004734:	b2 08       	st.h	r9[0x0],r8
    result = value >> 1;
80004736:	5c 78       	castu.h	r8
80004738:	f0 0c 16 01 	lsr	r12,r8,0x1
8000473c:	49 a9       	lddpc	r9,800047a4 <lsr+0x7c>
8000473e:	b2 0c       	st.h	r9[0x0],r12
   
    if (value & 1) setcarry();
80004740:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80004744:	c0 60       	breq	80004750 <lsr+0x28>
80004746:	49 98       	lddpc	r8,800047a8 <lsr+0x80>
80004748:	11 89       	ld.ub	r9,r8[0x0]
8000474a:	a1 a9       	sbr	r9,0x0
8000474c:	b0 89       	st.b	r8[0x0],r9
8000474e:	c0 58       	rjmp	80004758 <lsr+0x30>
        else clearcarry();
80004750:	49 68       	lddpc	r8,800047a8 <lsr+0x80>
80004752:	11 89       	ld.ub	r9,r8[0x0]
80004754:	a1 c9       	cbr	r9,0x0
80004756:	b0 89       	st.b	r8[0x0],r9
    zerocalc(result);
80004758:	5c 7c       	castu.h	r12
8000475a:	f1 dc c0 08 	bfextu	r8,r12,0x0,0x8
8000475e:	c0 60       	breq	8000476a <lsr+0x42>
80004760:	49 28       	lddpc	r8,800047a8 <lsr+0x80>
80004762:	11 89       	ld.ub	r9,r8[0x0]
80004764:	a1 d9       	cbr	r9,0x1
80004766:	b0 89       	st.b	r8[0x0],r9
80004768:	c0 58       	rjmp	80004772 <lsr+0x4a>
8000476a:	49 08       	lddpc	r8,800047a8 <lsr+0x80>
8000476c:	11 89       	ld.ub	r9,r8[0x0]
8000476e:	a1 b9       	sbr	r9,0x1
80004770:	b0 89       	st.b	r8[0x0],r9
    signcalc(result);
80004772:	18 98       	mov	r8,r12
80004774:	e2 18 00 80 	andl	r8,0x80,COH
80004778:	c0 90       	breq	8000478a <lsr+0x62>
8000477a:	48 c8       	lddpc	r8,800047a8 <lsr+0x80>
8000477c:	11 89       	ld.ub	r9,r8[0x0]
8000477e:	ea 19 ff ff 	orh	r9,0xffff
80004782:	e8 19 ff 80 	orl	r9,0xff80
80004786:	b0 89       	st.b	r8[0x0],r9
80004788:	c0 68       	rjmp	80004794 <lsr+0x6c>
8000478a:	48 88       	lddpc	r8,800047a8 <lsr+0x80>
8000478c:	11 89       	ld.ub	r9,r8[0x0]
8000478e:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80004792:	b0 89       	st.b	r8[0x0],r9
   
    putvalue(result);
80004794:	f0 1f 00 06 	mcall	800047ac <lsr+0x84>
}
80004798:	d8 02       	popm	pc
8000479a:	00 00       	add	r0,r0
8000479c:	80 00       	ld.sh	r0,r0[0x0]
8000479e:	41 4c       	lddsp	r12,sp[0x50]
800047a0:	00 00       	add	r0,r0
800047a2:	08 e6       	st.h	--r4,r6
800047a4:	00 00       	add	r0,r0
800047a6:	08 e2       	st.h	--r4,r2
800047a8:	00 00       	add	r0,r0
800047aa:	0b 05       	ld.w	r5,r5++
800047ac:	80 00       	ld.sh	r0,r0[0x0]
800047ae:	3f b0       	mov	r0,-5

800047b0 <eor>:
   
    zerocalc(y);
    signcalc(y);
}

static void eor(void) {
800047b0:	d4 01       	pushm	lr
    penaltyop = 1;
800047b2:	30 19       	mov	r9,1
800047b4:	49 88       	lddpc	r8,80004814 <eor+0x64>
800047b6:	b0 89       	st.b	r8[0x0],r9
    value = getvalue();
800047b8:	f0 1f 00 18 	mcall	80004818 <eor+0x68>
800047bc:	5c 8c       	casts.h	r12
800047be:	49 88       	lddpc	r8,8000481c <eor+0x6c>
800047c0:	b0 0c       	st.h	r8[0x0],r12
    result = (uint16_t)a ^ value;
800047c2:	49 88       	lddpc	r8,80004820 <eor+0x70>
800047c4:	11 88       	ld.ub	r8,r8[0x0]
800047c6:	f9 e8 20 08 	eor	r8,r12,r8
800047ca:	5c 88       	casts.h	r8
800047cc:	49 69       	lddpc	r9,80004824 <eor+0x74>
800047ce:	b2 08       	st.h	r9[0x0],r8
   
    zerocalc(result);
800047d0:	f3 d8 c0 10 	bfextu	r9,r8,0x0,0x10
800047d4:	f5 d9 c0 08 	bfextu	r10,r9,0x0,0x8
800047d8:	c0 60       	breq	800047e4 <eor+0x34>
800047da:	49 4a       	lddpc	r10,80004828 <eor+0x78>
800047dc:	15 8b       	ld.ub	r11,r10[0x0]
800047de:	a1 db       	cbr	r11,0x1
800047e0:	b4 8b       	st.b	r10[0x0],r11
800047e2:	c0 58       	rjmp	800047ec <eor+0x3c>
800047e4:	49 1a       	lddpc	r10,80004828 <eor+0x78>
800047e6:	15 8b       	ld.ub	r11,r10[0x0]
800047e8:	a1 bb       	sbr	r11,0x1
800047ea:	b4 8b       	st.b	r10[0x0],r11
    signcalc(result);
800047ec:	e2 19 00 80 	andl	r9,0x80,COH
800047f0:	c0 90       	breq	80004802 <eor+0x52>
800047f2:	48 e9       	lddpc	r9,80004828 <eor+0x78>
800047f4:	13 8a       	ld.ub	r10,r9[0x0]
800047f6:	ea 1a ff ff 	orh	r10,0xffff
800047fa:	e8 1a ff 80 	orl	r10,0xff80
800047fe:	b2 8a       	st.b	r9[0x0],r10
80004800:	c0 68       	rjmp	8000480c <eor+0x5c>
80004802:	48 a9       	lddpc	r9,80004828 <eor+0x78>
80004804:	13 8a       	ld.ub	r10,r9[0x0]
80004806:	f5 da c0 07 	bfextu	r10,r10,0x0,0x7
8000480a:	b2 8a       	st.b	r9[0x0],r10
   
    saveaccum(result);
8000480c:	48 59       	lddpc	r9,80004820 <eor+0x70>
8000480e:	b2 88       	st.b	r9[0x0],r8
}
80004810:	d8 02       	popm	pc
80004812:	00 00       	add	r0,r0
80004814:	00 00       	add	r0,r0
80004816:	08 d8       	st.w	--r4,r8
80004818:	80 00       	ld.sh	r0,r0[0x0]
8000481a:	41 4c       	lddsp	r12,sp[0x50]
8000481c:	00 00       	add	r0,r0
8000481e:	08 e6       	st.h	--r4,r6
80004820:	00 00       	add	r0,r0
80004822:	0b 04       	ld.w	r4,r5++
80004824:	00 00       	add	r0,r0
80004826:	08 e2       	st.h	--r4,r2
80004828:	00 00       	add	r0,r0
8000482a:	0b 05       	ld.w	r5,r5++

8000482c <rol>:

static void plp(void) {
    status = pull8() | FLAG_CONSTANT;
}

static void rol(void) {
8000482c:	d4 01       	pushm	lr
    value = getvalue();
8000482e:	f0 1f 00 1d 	mcall	800048a0 <rol+0x74>
80004832:	49 d8       	lddpc	r8,800048a4 <rol+0x78>
80004834:	b0 0c       	st.h	r8[0x0],r12
    result = (value << 1) | (status & FLAG_CARRY);
80004836:	49 d8       	lddpc	r8,800048a8 <rol+0x7c>
80004838:	11 88       	ld.ub	r8,r8[0x0]
8000483a:	5c 7c       	castu.h	r12
8000483c:	f3 d8 c0 01 	bfextu	r9,r8,0x0,0x1
80004840:	f3 ec 10 1c 	or	r12,r9,r12<<0x1
80004844:	49 a9       	lddpc	r9,800048ac <rol+0x80>
80004846:	b2 0c       	st.h	r9[0x0],r12
   
    carrycalc(result);
80004848:	5c 7c       	castu.h	r12
8000484a:	18 99       	mov	r9,r12
8000484c:	e2 19 ff 00 	andl	r9,0xff00,COH
80004850:	c0 50       	breq	8000485a <rol+0x2e>
80004852:	a1 a8       	sbr	r8,0x0
80004854:	49 59       	lddpc	r9,800048a8 <rol+0x7c>
80004856:	b2 88       	st.b	r9[0x0],r8
80004858:	c0 48       	rjmp	80004860 <rol+0x34>
8000485a:	a1 c8       	cbr	r8,0x0
8000485c:	49 39       	lddpc	r9,800048a8 <rol+0x7c>
8000485e:	b2 88       	st.b	r9[0x0],r8
    zerocalc(result);
80004860:	f1 dc c0 08 	bfextu	r8,r12,0x0,0x8
80004864:	c0 60       	breq	80004870 <rol+0x44>
80004866:	49 18       	lddpc	r8,800048a8 <rol+0x7c>
80004868:	11 89       	ld.ub	r9,r8[0x0]
8000486a:	a1 d9       	cbr	r9,0x1
8000486c:	b0 89       	st.b	r8[0x0],r9
8000486e:	c0 58       	rjmp	80004878 <rol+0x4c>
80004870:	48 e8       	lddpc	r8,800048a8 <rol+0x7c>
80004872:	11 89       	ld.ub	r9,r8[0x0]
80004874:	a1 b9       	sbr	r9,0x1
80004876:	b0 89       	st.b	r8[0x0],r9
    signcalc(result);
80004878:	18 98       	mov	r8,r12
8000487a:	e2 18 00 80 	andl	r8,0x80,COH
8000487e:	c0 90       	breq	80004890 <rol+0x64>
80004880:	48 a8       	lddpc	r8,800048a8 <rol+0x7c>
80004882:	11 89       	ld.ub	r9,r8[0x0]
80004884:	ea 19 ff ff 	orh	r9,0xffff
80004888:	e8 19 ff 80 	orl	r9,0xff80
8000488c:	b0 89       	st.b	r8[0x0],r9
8000488e:	c0 68       	rjmp	8000489a <rol+0x6e>
80004890:	48 68       	lddpc	r8,800048a8 <rol+0x7c>
80004892:	11 89       	ld.ub	r9,r8[0x0]
80004894:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80004898:	b0 89       	st.b	r8[0x0],r9
   
    putvalue(result);
8000489a:	f0 1f 00 06 	mcall	800048b0 <rol+0x84>
}
8000489e:	d8 02       	popm	pc
800048a0:	80 00       	ld.sh	r0,r0[0x0]
800048a2:	41 4c       	lddsp	r12,sp[0x50]
800048a4:	00 00       	add	r0,r0
800048a6:	08 e6       	st.h	--r4,r6
800048a8:	00 00       	add	r0,r0
800048aa:	0b 05       	ld.w	r5,r5++
800048ac:	00 00       	add	r0,r0
800048ae:	08 e2       	st.h	--r4,r2
800048b0:	80 00       	ld.sh	r0,r0[0x0]
800048b2:	3f b0       	mov	r0,-5

800048b4 <bit>:
        if ((oldpc & 0xFF00) != (pc & 0xFF00)) clockticks6502 += 2; //check if jump crossed a page boundary
            else clockticks6502++;
    }
}

static void bit(void) {
800048b4:	d4 01       	pushm	lr
    value = getvalue();
800048b6:	f0 1f 00 10 	mcall	800048f4 <bit+0x40>
800048ba:	5c 8c       	casts.h	r12
800048bc:	48 f8       	lddpc	r8,800048f8 <bit+0x44>
800048be:	b0 0c       	st.h	r8[0x0],r12
    result = (uint16_t)a & value;
800048c0:	48 f8       	lddpc	r8,800048fc <bit+0x48>
800048c2:	11 88       	ld.ub	r8,r8[0x0]
800048c4:	f9 e8 00 08 	and	r8,r12,r8
800048c8:	48 e9       	lddpc	r9,80004900 <bit+0x4c>
800048ca:	b2 08       	st.h	r9[0x0],r8
   
    zerocalc(result);
800048cc:	58 08       	cp.w	r8,0
800048ce:	c0 60       	breq	800048da <bit+0x26>
800048d0:	48 d8       	lddpc	r8,80004904 <bit+0x50>
800048d2:	11 89       	ld.ub	r9,r8[0x0]
800048d4:	a1 d9       	cbr	r9,0x1
800048d6:	b0 89       	st.b	r8[0x0],r9
800048d8:	c0 58       	rjmp	800048e2 <bit+0x2e>
800048da:	48 b8       	lddpc	r8,80004904 <bit+0x50>
800048dc:	11 89       	ld.ub	r9,r8[0x0]
800048de:	a1 b9       	sbr	r9,0x1
800048e0:	b0 89       	st.b	r8[0x0],r9
    status = (status & 0x3F) | (uint8_t)(value & 0xC0);
800048e2:	48 98       	lddpc	r8,80004904 <bit+0x50>
800048e4:	11 89       	ld.ub	r9,r8[0x0]
800048e6:	e0 1c ff c0 	andl	r12,0xffc0
800048ea:	f3 d9 c0 06 	bfextu	r9,r9,0x0,0x6
800048ee:	12 4c       	or	r12,r9
800048f0:	b0 8c       	st.b	r8[0x0],r12
}
800048f2:	d8 02       	popm	pc
800048f4:	80 00       	ld.sh	r0,r0[0x0]
800048f6:	41 4c       	lddsp	r12,sp[0x50]
800048f8:	00 00       	add	r0,r0
800048fa:	08 e6       	st.h	--r4,r6
800048fc:	00 00       	add	r0,r0
800048fe:	0b 04       	ld.w	r4,r5++
80004900:	00 00       	add	r0,r0
80004902:	08 e2       	st.h	--r4,r2
80004904:	00 00       	add	r0,r0
80004906:	0b 05       	ld.w	r5,r5++

80004908 <and>:
    #endif
   
    saveaccum(result);
}

static void and(void) {
80004908:	d4 01       	pushm	lr
    penaltyop = 1;
8000490a:	30 19       	mov	r9,1
8000490c:	49 68       	lddpc	r8,80004964 <and+0x5c>
8000490e:	b0 89       	st.b	r8[0x0],r9
    value = getvalue();
80004910:	f0 1f 00 16 	mcall	80004968 <and+0x60>
80004914:	5c 8c       	casts.h	r12
80004916:	49 68       	lddpc	r8,8000496c <and+0x64>
80004918:	b0 0c       	st.h	r8[0x0],r12
    result = (uint16_t)a & value;
8000491a:	49 68       	lddpc	r8,80004970 <and+0x68>
8000491c:	11 88       	ld.ub	r8,r8[0x0]
8000491e:	10 6c       	and	r12,r8
80004920:	49 58       	lddpc	r8,80004974 <and+0x6c>
80004922:	b0 0c       	st.h	r8[0x0],r12
   
    zerocalc(result);
80004924:	f1 dc c0 10 	bfextu	r8,r12,0x0,0x10
80004928:	c0 60       	breq	80004934 <and+0x2c>
8000492a:	49 49       	lddpc	r9,80004978 <and+0x70>
8000492c:	13 8a       	ld.ub	r10,r9[0x0]
8000492e:	a1 da       	cbr	r10,0x1
80004930:	b2 8a       	st.b	r9[0x0],r10
80004932:	c0 58       	rjmp	8000493c <and+0x34>
80004934:	49 19       	lddpc	r9,80004978 <and+0x70>
80004936:	13 8a       	ld.ub	r10,r9[0x0]
80004938:	a1 ba       	sbr	r10,0x1
8000493a:	b2 8a       	st.b	r9[0x0],r10
    signcalc(result);
8000493c:	e2 18 00 80 	andl	r8,0x80,COH
80004940:	c0 90       	breq	80004952 <and+0x4a>
80004942:	48 e8       	lddpc	r8,80004978 <and+0x70>
80004944:	11 89       	ld.ub	r9,r8[0x0]
80004946:	ea 19 ff ff 	orh	r9,0xffff
8000494a:	e8 19 ff 80 	orl	r9,0xff80
8000494e:	b0 89       	st.b	r8[0x0],r9
80004950:	c0 68       	rjmp	8000495c <and+0x54>
80004952:	48 a8       	lddpc	r8,80004978 <and+0x70>
80004954:	11 89       	ld.ub	r9,r8[0x0]
80004956:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
8000495a:	b0 89       	st.b	r8[0x0],r9
   
    saveaccum(result);
8000495c:	48 58       	lddpc	r8,80004970 <and+0x68>
8000495e:	b0 8c       	st.b	r8[0x0],r12
}
80004960:	d8 02       	popm	pc
80004962:	00 00       	add	r0,r0
80004964:	00 00       	add	r0,r0
80004966:	08 d8       	st.w	--r4,r8
80004968:	80 00       	ld.sh	r0,r0[0x0]
8000496a:	41 4c       	lddsp	r12,sp[0x50]
8000496c:	00 00       	add	r0,r0
8000496e:	08 e6       	st.h	--r4,r6
80004970:	00 00       	add	r0,r0
80004972:	0b 04       	ld.w	r4,r5++
80004974:	00 00       	add	r0,r0
80004976:	08 e2       	st.h	--r4,r2
80004978:	00 00       	add	r0,r0
8000497a:	0b 05       	ld.w	r5,r5++

8000497c <asl>:

static void asl(void) {
8000497c:	d4 01       	pushm	lr
    value = getvalue();
8000497e:	f0 1f 00 1c 	mcall	800049ec <asl+0x70>
80004982:	5c 8c       	casts.h	r12
80004984:	49 b8       	lddpc	r8,800049f0 <asl+0x74>
80004986:	b0 0c       	st.h	r8[0x0],r12
    result = value << 1;
80004988:	a1 7c       	lsl	r12,0x1
8000498a:	49 b8       	lddpc	r8,800049f4 <asl+0x78>
8000498c:	b0 0c       	st.h	r8[0x0],r12

    carrycalc(result);
8000498e:	5c 7c       	castu.h	r12
80004990:	18 98       	mov	r8,r12
80004992:	e2 18 ff 00 	andl	r8,0xff00,COH
80004996:	c0 60       	breq	800049a2 <asl+0x26>
80004998:	49 88       	lddpc	r8,800049f8 <asl+0x7c>
8000499a:	11 89       	ld.ub	r9,r8[0x0]
8000499c:	a1 a9       	sbr	r9,0x0
8000499e:	b0 89       	st.b	r8[0x0],r9
800049a0:	c0 58       	rjmp	800049aa <asl+0x2e>
800049a2:	49 68       	lddpc	r8,800049f8 <asl+0x7c>
800049a4:	11 89       	ld.ub	r9,r8[0x0]
800049a6:	a1 c9       	cbr	r9,0x0
800049a8:	b0 89       	st.b	r8[0x0],r9
    zerocalc(result);
800049aa:	f1 dc c0 08 	bfextu	r8,r12,0x0,0x8
800049ae:	c0 60       	breq	800049ba <asl+0x3e>
800049b0:	49 28       	lddpc	r8,800049f8 <asl+0x7c>
800049b2:	11 89       	ld.ub	r9,r8[0x0]
800049b4:	a1 d9       	cbr	r9,0x1
800049b6:	b0 89       	st.b	r8[0x0],r9
800049b8:	c0 58       	rjmp	800049c2 <asl+0x46>
800049ba:	49 08       	lddpc	r8,800049f8 <asl+0x7c>
800049bc:	11 89       	ld.ub	r9,r8[0x0]
800049be:	a1 b9       	sbr	r9,0x1
800049c0:	b0 89       	st.b	r8[0x0],r9
    signcalc(result);
800049c2:	18 98       	mov	r8,r12
800049c4:	e2 18 00 80 	andl	r8,0x80,COH
800049c8:	c0 90       	breq	800049da <asl+0x5e>
800049ca:	48 c8       	lddpc	r8,800049f8 <asl+0x7c>
800049cc:	11 89       	ld.ub	r9,r8[0x0]
800049ce:	ea 19 ff ff 	orh	r9,0xffff
800049d2:	e8 19 ff 80 	orl	r9,0xff80
800049d6:	b0 89       	st.b	r8[0x0],r9
800049d8:	c0 68       	rjmp	800049e4 <asl+0x68>
800049da:	48 88       	lddpc	r8,800049f8 <asl+0x7c>
800049dc:	11 89       	ld.ub	r9,r8[0x0]
800049de:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
800049e2:	b0 89       	st.b	r8[0x0],r9
   
    putvalue(result);
800049e4:	f0 1f 00 06 	mcall	800049fc <asl+0x80>
}
800049e8:	d8 02       	popm	pc
800049ea:	00 00       	add	r0,r0
800049ec:	80 00       	ld.sh	r0,r0[0x0]
800049ee:	41 4c       	lddsp	r12,sp[0x50]
800049f0:	00 00       	add	r0,r0
800049f2:	08 e6       	st.h	--r4,r6
800049f4:	00 00       	add	r0,r0
800049f6:	08 e2       	st.h	--r4,r2
800049f8:	00 00       	add	r0,r0
800049fa:	0b 05       	ld.w	r5,r5++
800049fc:	80 00       	ld.sh	r0,r0[0x0]
800049fe:	3f b0       	mov	r0,-5

80004a00 <ora>:
            penaltyop = 1;
            break;
    }
}

static void ora(void) {
80004a00:	d4 01       	pushm	lr
    penaltyop = 1;
80004a02:	30 19       	mov	r9,1
80004a04:	49 88       	lddpc	r8,80004a64 <ora+0x64>
80004a06:	b0 89       	st.b	r8[0x0],r9
    value = getvalue();
80004a08:	f0 1f 00 18 	mcall	80004a68 <ora+0x68>
80004a0c:	5c 8c       	casts.h	r12
80004a0e:	49 88       	lddpc	r8,80004a6c <ora+0x6c>
80004a10:	b0 0c       	st.h	r8[0x0],r12
    result = (uint16_t)a | value;
80004a12:	49 88       	lddpc	r8,80004a70 <ora+0x70>
80004a14:	11 88       	ld.ub	r8,r8[0x0]
80004a16:	f9 e8 10 08 	or	r8,r12,r8
80004a1a:	5c 88       	casts.h	r8
80004a1c:	49 69       	lddpc	r9,80004a74 <ora+0x74>
80004a1e:	b2 08       	st.h	r9[0x0],r8
   
    zerocalc(result);
80004a20:	f3 d8 c0 10 	bfextu	r9,r8,0x0,0x10
80004a24:	f5 d9 c0 08 	bfextu	r10,r9,0x0,0x8
80004a28:	c0 60       	breq	80004a34 <ora+0x34>
80004a2a:	49 4a       	lddpc	r10,80004a78 <ora+0x78>
80004a2c:	15 8b       	ld.ub	r11,r10[0x0]
80004a2e:	a1 db       	cbr	r11,0x1
80004a30:	b4 8b       	st.b	r10[0x0],r11
80004a32:	c0 58       	rjmp	80004a3c <ora+0x3c>
80004a34:	49 1a       	lddpc	r10,80004a78 <ora+0x78>
80004a36:	15 8b       	ld.ub	r11,r10[0x0]
80004a38:	a1 bb       	sbr	r11,0x1
80004a3a:	b4 8b       	st.b	r10[0x0],r11
    signcalc(result);
80004a3c:	e2 19 00 80 	andl	r9,0x80,COH
80004a40:	c0 90       	breq	80004a52 <ora+0x52>
80004a42:	48 e9       	lddpc	r9,80004a78 <ora+0x78>
80004a44:	13 8a       	ld.ub	r10,r9[0x0]
80004a46:	ea 1a ff ff 	orh	r10,0xffff
80004a4a:	e8 1a ff 80 	orl	r10,0xff80
80004a4e:	b2 8a       	st.b	r9[0x0],r10
80004a50:	c0 68       	rjmp	80004a5c <ora+0x5c>
80004a52:	48 a9       	lddpc	r9,80004a78 <ora+0x78>
80004a54:	13 8a       	ld.ub	r10,r9[0x0]
80004a56:	f5 da c0 07 	bfextu	r10,r10,0x0,0x7
80004a5a:	b2 8a       	st.b	r9[0x0],r10
   
    saveaccum(result);
80004a5c:	48 59       	lddpc	r9,80004a70 <ora+0x70>
80004a5e:	b2 88       	st.b	r9[0x0],r8
}
80004a60:	d8 02       	popm	pc
80004a62:	00 00       	add	r0,r0
80004a64:	00 00       	add	r0,r0
80004a66:	08 d8       	st.w	--r4,r8
80004a68:	80 00       	ld.sh	r0,r0[0x0]
80004a6a:	41 4c       	lddsp	r12,sp[0x50]
80004a6c:	00 00       	add	r0,r0
80004a6e:	08 e6       	st.h	--r4,r6
80004a70:	00 00       	add	r0,r0
80004a72:	0b 04       	ld.w	r4,r5++
80004a74:	00 00       	add	r0,r0
80004a76:	08 e2       	st.h	--r4,r2
80004a78:	00 00       	add	r0,r0
80004a7a:	0b 05       	ld.w	r5,r5++

80004a7c <brk>:
        if ((oldpc & 0xFF00) != (pc & 0xFF00)) clockticks6502 += 2; //check if jump crossed a page boundary
            else clockticks6502++;
    }
}

static void brk(void) {
80004a7c:	eb cd 40 c0 	pushm	r6-r7,lr
    pc++;
80004a80:	48 f7       	lddpc	r7,80004abc <brk+0x40>
80004a82:	8e 0c       	ld.sh	r12,r7[0x0]
80004a84:	2f fc       	sub	r12,-1
80004a86:	ae 0c       	st.h	r7[0x0],r12
    push16(pc); //push next instruction address onto stack
80004a88:	5c 7c       	castu.h	r12
80004a8a:	f0 1f 00 0e 	mcall	80004ac0 <brk+0x44>
    push8(status | FLAG_BREAK); //push CPU status to stack
80004a8e:	48 e6       	lddpc	r6,80004ac4 <brk+0x48>
80004a90:	0d 8c       	ld.ub	r12,r6[0x0]
80004a92:	a5 ac       	sbr	r12,0x4
80004a94:	5c 5c       	castu.b	r12
80004a96:	f0 1f 00 0d 	mcall	80004ac8 <brk+0x4c>
    setinterrupt(); //set interrupt flag
80004a9a:	0d 88       	ld.ub	r8,r6[0x0]
80004a9c:	a3 a8       	sbr	r8,0x2
80004a9e:	ac 88       	st.b	r6[0x0],r8
    pc = (uint16_t)read6502(0xFFFE) | ((uint16_t)read6502(0xFFFF) << 8);
80004aa0:	e0 6c ff fe 	mov	r12,65534
80004aa4:	f0 1f 00 0a 	mcall	80004acc <brk+0x50>
80004aa8:	18 96       	mov	r6,r12
80004aaa:	e0 6c ff ff 	mov	r12,65535
80004aae:	f0 1f 00 08 	mcall	80004acc <brk+0x50>
80004ab2:	ed ec 10 8c 	or	r12,r6,r12<<0x8
80004ab6:	ae 0c       	st.h	r7[0x0],r12
}
80004ab8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004abc:	00 00       	add	r0,r0
80004abe:	0b 02       	ld.w	r2,r5++
80004ac0:	80 00       	ld.sh	r0,r0[0x0]
80004ac2:	40 50       	lddsp	r0,sp[0x14]
80004ac4:	00 00       	add	r0,r0
80004ac6:	0b 05       	ld.w	r5,r5++
80004ac8:	80 00       	ld.sh	r0,r0[0x0]
80004aca:	40 14       	lddsp	r4,sp[0x4]
80004acc:	80 00       	ld.sh	r0,r0[0x0]
80004ace:	4e d0       	lddpc	r0,80004c80 <indy+0x38>

80004ad0 <zpy>:

static void zpx(void) { //zero-page,X
    ea = ((uint16_t)read6502((uint16_t)pc++) + (uint16_t)x) & 0xFF; //zero-page wraparound
}

static void zpy(void) { //zero-page,Y
80004ad0:	d4 01       	pushm	lr
    ea = ((uint16_t)read6502((uint16_t)pc++) + (uint16_t)y) & 0xFF; //zero-page wraparound
80004ad2:	48 98       	lddpc	r8,80004af4 <zpy+0x24>
80004ad4:	90 0c       	ld.sh	r12,r8[0x0]
80004ad6:	f8 c9 ff ff 	sub	r9,r12,-1
80004ada:	b0 09       	st.h	r8[0x0],r9
80004adc:	5c 7c       	castu.h	r12
80004ade:	f0 1f 00 07 	mcall	80004af8 <zpy+0x28>
80004ae2:	48 78       	lddpc	r8,80004afc <zpy+0x2c>
80004ae4:	11 88       	ld.ub	r8,r8[0x0]
80004ae6:	18 08       	add	r8,r12
80004ae8:	f1 d8 c0 08 	bfextu	r8,r8,0x0,0x8
80004aec:	48 59       	lddpc	r9,80004b00 <zpy+0x30>
80004aee:	b2 08       	st.h	r9[0x0],r8
}
80004af0:	d8 02       	popm	pc
80004af2:	00 00       	add	r0,r0
80004af4:	00 00       	add	r0,r0
80004af6:	0b 02       	ld.w	r2,r5++
80004af8:	80 00       	ld.sh	r0,r0[0x0]
80004afa:	4e d0       	lddpc	r0,80004cac <indy+0x64>
80004afc:	00 00       	add	r0,r0
80004afe:	0b 00       	ld.w	r0,r5++
80004b00:	00 00       	add	r0,r0
80004b02:	08 d4       	st.w	--r4,r4

80004b04 <ind>:
    }

    pc += 2;
}

static void ind(void) { //indirect
80004b04:	eb cd 40 e0 	pushm	r5-r7,lr
    uint16_t eahelp, eahelp2;
    eahelp = (uint16_t)read6502(pc) | (uint16_t)((uint16_t)read6502(pc+1) << 8);
80004b08:	49 27       	lddpc	r7,80004b50 <ind+0x4c>
80004b0a:	8e 8c       	ld.uh	r12,r7[0x0]
80004b0c:	f0 1f 00 12 	mcall	80004b54 <ind+0x50>
80004b10:	18 96       	mov	r6,r12
80004b12:	8e 0c       	ld.sh	r12,r7[0x0]
80004b14:	2f fc       	sub	r12,-1
80004b16:	5c 7c       	castu.h	r12
80004b18:	f0 1f 00 0f 	mcall	80004b54 <ind+0x50>
80004b1c:	ed ec 10 86 	or	r6,r6,r12<<0x8
80004b20:	5c 86       	casts.h	r6
    eahelp2 = (eahelp & 0xFF00) | ((eahelp + 1) & 0x00FF); //replicate 6502 page-boundary wraparound bug
    ea = (uint16_t)read6502(eahelp) | ((uint16_t)read6502(eahelp2) << 8);
80004b22:	f9 d6 c0 10 	bfextu	r12,r6,0x0,0x10
80004b26:	f0 1f 00 0c 	mcall	80004b54 <ind+0x50>
80004b2a:	18 95       	mov	r5,r12
80004b2c:	ec cc ff ff 	sub	r12,r6,-1
80004b30:	e0 16 ff 00 	andl	r6,0xff00
80004b34:	0c 4c       	or	r12,r6
80004b36:	5c 7c       	castu.h	r12
80004b38:	f0 1f 00 07 	mcall	80004b54 <ind+0x50>
80004b3c:	eb ec 10 8c 	or	r12,r5,r12<<0x8
80004b40:	48 68       	lddpc	r8,80004b58 <ind+0x54>
80004b42:	b0 0c       	st.h	r8[0x0],r12
    pc += 2;
80004b44:	8e 08       	ld.sh	r8,r7[0x0]
80004b46:	2f e8       	sub	r8,-2
80004b48:	ae 08       	st.h	r7[0x0],r8
}
80004b4a:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80004b4e:	00 00       	add	r0,r0
80004b50:	00 00       	add	r0,r0
80004b52:	0b 02       	ld.w	r2,r5++
80004b54:	80 00       	ld.sh	r0,r0[0x0]
80004b56:	4e d0       	lddpc	r0,80004d08 <abso+0x1c>
80004b58:	00 00       	add	r0,r0
80004b5a:	08 d4       	st.w	--r4,r4

80004b5c <absx>:
static void abso(void) { //absolute
    ea = (uint16_t)read6502(pc) | ((uint16_t)read6502(pc+1) << 8);
    pc += 2;
}

static void absx(void) { //absolute,X
80004b5c:	eb cd 40 c0 	pushm	r6-r7,lr
    uint16_t startpage;
    ea = ((uint16_t)read6502(pc) | ((uint16_t)read6502(pc+1) << 8));
80004b60:	49 17       	lddpc	r7,80004ba4 <absx+0x48>
80004b62:	8e 8c       	ld.uh	r12,r7[0x0]
80004b64:	f0 1f 00 11 	mcall	80004ba8 <absx+0x4c>
80004b68:	18 96       	mov	r6,r12
80004b6a:	8e 0c       	ld.sh	r12,r7[0x0]
80004b6c:	2f fc       	sub	r12,-1
80004b6e:	5c 7c       	castu.h	r12
80004b70:	f0 1f 00 0e 	mcall	80004ba8 <absx+0x4c>
80004b74:	ed ec 10 86 	or	r6,r6,r12<<0x8
80004b78:	5c 86       	casts.h	r6
    startpage = ea & 0xFF00;
    ea += (uint16_t)x;
80004b7a:	48 d8       	lddpc	r8,80004bac <absx+0x50>
80004b7c:	11 88       	ld.ub	r8,r8[0x0]
80004b7e:	0c 08       	add	r8,r6
80004b80:	5c 88       	casts.h	r8
80004b82:	48 c9       	lddpc	r9,80004bb0 <absx+0x54>
80004b84:	b2 08       	st.h	r9[0x0],r8

    if (startpage != (ea & 0xFF00)) { //one cycle penlty for page-crossing on some opcodes
80004b86:	e2 16 ff 00 	andl	r6,0xff00,COH
80004b8a:	e2 18 ff 00 	andl	r8,0xff00,COH
80004b8e:	10 36       	cp.w	r6,r8
80004b90:	c0 40       	breq	80004b98 <absx+0x3c>
        penaltyaddr = 1;
80004b92:	30 19       	mov	r9,1
80004b94:	48 88       	lddpc	r8,80004bb4 <absx+0x58>
80004b96:	b0 89       	st.b	r8[0x0],r9
    }

    pc += 2;
80004b98:	48 38       	lddpc	r8,80004ba4 <absx+0x48>
80004b9a:	90 09       	ld.sh	r9,r8[0x0]
80004b9c:	2f e9       	sub	r9,-2
80004b9e:	b0 09       	st.h	r8[0x0],r9
}
80004ba0:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004ba4:	00 00       	add	r0,r0
80004ba6:	0b 02       	ld.w	r2,r5++
80004ba8:	80 00       	ld.sh	r0,r0[0x0]
80004baa:	4e d0       	lddpc	r0,80004d5c <indx+0x14>
80004bac:	00 00       	add	r0,r0
80004bae:	08 ee       	st.h	--r4,lr
80004bb0:	00 00       	add	r0,r0
80004bb2:	08 d4       	st.w	--r4,r4
80004bb4:	00 00       	add	r0,r0
80004bb6:	08 d9       	st.w	--r4,r9

80004bb8 <absy>:

static void absy(void) { //absolute,Y
80004bb8:	eb cd 40 c0 	pushm	r6-r7,lr
    uint16_t startpage;
    ea = ((uint16_t)read6502(pc) | ((uint16_t)read6502(pc+1) << 8));
80004bbc:	49 17       	lddpc	r7,80004c00 <absy+0x48>
80004bbe:	8e 8c       	ld.uh	r12,r7[0x0]
80004bc0:	f0 1f 00 11 	mcall	80004c04 <absy+0x4c>
80004bc4:	18 96       	mov	r6,r12
80004bc6:	8e 0c       	ld.sh	r12,r7[0x0]
80004bc8:	2f fc       	sub	r12,-1
80004bca:	5c 7c       	castu.h	r12
80004bcc:	f0 1f 00 0e 	mcall	80004c04 <absy+0x4c>
80004bd0:	ed ec 10 86 	or	r6,r6,r12<<0x8
80004bd4:	5c 86       	casts.h	r6
    startpage = ea & 0xFF00;
    ea += (uint16_t)y;
80004bd6:	48 d8       	lddpc	r8,80004c08 <absy+0x50>
80004bd8:	11 88       	ld.ub	r8,r8[0x0]
80004bda:	0c 08       	add	r8,r6
80004bdc:	5c 88       	casts.h	r8
80004bde:	48 c9       	lddpc	r9,80004c0c <absy+0x54>
80004be0:	b2 08       	st.h	r9[0x0],r8

    if (startpage != (ea & 0xFF00)) { //one cycle penlty for page-crossing on some opcodes
80004be2:	e2 16 ff 00 	andl	r6,0xff00,COH
80004be6:	e2 18 ff 00 	andl	r8,0xff00,COH
80004bea:	10 36       	cp.w	r6,r8
80004bec:	c0 40       	breq	80004bf4 <absy+0x3c>
        penaltyaddr = 1;
80004bee:	30 19       	mov	r9,1
80004bf0:	48 88       	lddpc	r8,80004c10 <absy+0x58>
80004bf2:	b0 89       	st.b	r8[0x0],r9
    }

    pc += 2;
80004bf4:	48 38       	lddpc	r8,80004c00 <absy+0x48>
80004bf6:	90 09       	ld.sh	r9,r8[0x0]
80004bf8:	2f e9       	sub	r9,-2
80004bfa:	b0 09       	st.h	r8[0x0],r9
}
80004bfc:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004c00:	00 00       	add	r0,r0
80004c02:	0b 02       	ld.w	r2,r5++
80004c04:	80 00       	ld.sh	r0,r0[0x0]
80004c06:	4e d0       	lddpc	r0,80004db8 <pla+0x4>
80004c08:	00 00       	add	r0,r0
80004c0a:	0b 00       	ld.w	r0,r5++
80004c0c:	00 00       	add	r0,r0
80004c0e:	08 d4       	st.w	--r4,r4
80004c10:	00 00       	add	r0,r0
80004c12:	08 d9       	st.w	--r4,r9

80004c14 <zpx>:

static void zp(void) { //zero-page
    ea = (uint16_t)read6502((uint16_t)pc++);
}

static void zpx(void) { //zero-page,X
80004c14:	d4 01       	pushm	lr
    ea = ((uint16_t)read6502((uint16_t)pc++) + (uint16_t)x) & 0xFF; //zero-page wraparound
80004c16:	48 98       	lddpc	r8,80004c38 <zpx+0x24>
80004c18:	90 0c       	ld.sh	r12,r8[0x0]
80004c1a:	f8 c9 ff ff 	sub	r9,r12,-1
80004c1e:	b0 09       	st.h	r8[0x0],r9
80004c20:	5c 7c       	castu.h	r12
80004c22:	f0 1f 00 07 	mcall	80004c3c <zpx+0x28>
80004c26:	48 78       	lddpc	r8,80004c40 <zpx+0x2c>
80004c28:	11 88       	ld.ub	r8,r8[0x0]
80004c2a:	18 08       	add	r8,r12
80004c2c:	f1 d8 c0 08 	bfextu	r8,r8,0x0,0x8
80004c30:	48 59       	lddpc	r9,80004c44 <zpx+0x30>
80004c32:	b2 08       	st.h	r9[0x0],r8
}
80004c34:	d8 02       	popm	pc
80004c36:	00 00       	add	r0,r0
80004c38:	00 00       	add	r0,r0
80004c3a:	0b 02       	ld.w	r2,r5++
80004c3c:	80 00       	ld.sh	r0,r0[0x0]
80004c3e:	4e d0       	lddpc	r0,80004df0 <pla+0x3c>
80004c40:	00 00       	add	r0,r0
80004c42:	08 ee       	st.h	--r4,lr
80004c44:	00 00       	add	r0,r0
80004c46:	08 d4       	st.w	--r4,r4

80004c48 <indy>:
    uint16_t eahelp;
    eahelp = (uint16_t)(((uint16_t)read6502(pc++) + (uint16_t)x) & 0xFF); //zero-page wraparound for table pointer
    ea = (uint16_t)read6502(eahelp & 0x00FF) | ((uint16_t)read6502((eahelp+1) & 0x00FF) << 8);
}

static void indy(void) { // (indirect),Y
80004c48:	eb cd 40 c0 	pushm	r6-r7,lr
    uint16_t eahelp, eahelp2, startpage;
    eahelp = (uint16_t)read6502(pc++);
80004c4c:	49 58       	lddpc	r8,80004ca0 <indy+0x58>
80004c4e:	90 0c       	ld.sh	r12,r8[0x0]
80004c50:	f8 c9 ff ff 	sub	r9,r12,-1
80004c54:	b0 09       	st.h	r8[0x0],r9
80004c56:	5c 7c       	castu.h	r12
80004c58:	f0 1f 00 13 	mcall	80004ca4 <indy+0x5c>
80004c5c:	18 97       	mov	r7,r12
    eahelp2 = (eahelp & 0xFF00) | ((eahelp + 1) & 0x00FF); //zero-page wraparound
    ea = (uint16_t)read6502(eahelp) | ((uint16_t)read6502(eahelp2) << 8);
80004c5e:	5c 7c       	castu.h	r12
80004c60:	f0 1f 00 11 	mcall	80004ca4 <indy+0x5c>
80004c64:	18 96       	mov	r6,r12
80004c66:	0e 9c       	mov	r12,r7
80004c68:	2f fc       	sub	r12,-1
80004c6a:	e0 17 ff 00 	andl	r7,0xff00
80004c6e:	0e 4c       	or	r12,r7
80004c70:	5c 7c       	castu.h	r12
80004c72:	f0 1f 00 0d 	mcall	80004ca4 <indy+0x5c>
80004c76:	ed ec 10 86 	or	r6,r6,r12<<0x8
80004c7a:	5c 86       	casts.h	r6
    startpage = ea & 0xFF00;
    ea += (uint16_t)y;
80004c7c:	48 b8       	lddpc	r8,80004ca8 <indy+0x60>
80004c7e:	11 88       	ld.ub	r8,r8[0x0]
80004c80:	0c 08       	add	r8,r6
80004c82:	5c 88       	casts.h	r8
80004c84:	48 a9       	lddpc	r9,80004cac <indy+0x64>
80004c86:	b2 08       	st.h	r9[0x0],r8

    if (startpage != (ea & 0xFF00)) { //one cycle penlty for page-crossing on some opcodes
80004c88:	e2 16 ff 00 	andl	r6,0xff00,COH
80004c8c:	e2 18 ff 00 	andl	r8,0xff00,COH
80004c90:	10 36       	cp.w	r6,r8
80004c92:	c0 40       	breq	80004c9a <indy+0x52>
        penaltyaddr = 1;
80004c94:	30 19       	mov	r9,1
80004c96:	48 78       	lddpc	r8,80004cb0 <indy+0x68>
80004c98:	b0 89       	st.b	r8[0x0],r9
80004c9a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004c9e:	00 00       	add	r0,r0
80004ca0:	00 00       	add	r0,r0
80004ca2:	0b 02       	ld.w	r2,r5++
80004ca4:	80 00       	ld.sh	r0,r0[0x0]
80004ca6:	4e d0       	lddpc	r0,80004e58 <pull16+0x38>
80004ca8:	00 00       	add	r0,r0
80004caa:	0b 00       	ld.w	r0,r5++
80004cac:	00 00       	add	r0,r0
80004cae:	08 d4       	st.w	--r4,r4
80004cb0:	00 00       	add	r0,r0
80004cb2:	08 d9       	st.w	--r4,r9

80004cb4 <rel>:

static void zpy(void) { //zero-page,Y
    ea = ((uint16_t)read6502((uint16_t)pc++) + (uint16_t)y) & 0xFF; //zero-page wraparound
}

static void rel(void) { //relative for branch ops (8-bit immediate value, sign-extended)
80004cb4:	d4 01       	pushm	lr
    reladdr = (uint16_t)read6502(pc++);
80004cb6:	48 b8       	lddpc	r8,80004ce0 <rel+0x2c>
80004cb8:	90 0c       	ld.sh	r12,r8[0x0]
80004cba:	f8 c9 ff ff 	sub	r9,r12,-1
80004cbe:	b0 09       	st.h	r8[0x0],r9
80004cc0:	5c 7c       	castu.h	r12
80004cc2:	f0 1f 00 09 	mcall	80004ce4 <rel+0x30>
80004cc6:	48 98       	lddpc	r8,80004ce8 <rel+0x34>
80004cc8:	b0 0c       	st.h	r8[0x0],r12
    if (reladdr & 0x80) reladdr |= 0xFF00;
80004cca:	18 98       	mov	r8,r12
80004ccc:	e2 18 00 80 	andl	r8,0x80,COH
80004cd0:	c0 70       	breq	80004cde <rel+0x2a>
80004cd2:	ea 1c ff ff 	orh	r12,0xffff
80004cd6:	e8 1c ff 00 	orl	r12,0xff00
80004cda:	48 48       	lddpc	r8,80004ce8 <rel+0x34>
80004cdc:	b0 0c       	st.h	r8[0x0],r12
80004cde:	d8 02       	popm	pc
80004ce0:	00 00       	add	r0,r0
80004ce2:	0b 02       	ld.w	r2,r5++
80004ce4:	80 00       	ld.sh	r0,r0[0x0]
80004ce6:	4e d0       	lddpc	r0,80004e98 <rti+0x18>
80004ce8:	00 00       	add	r0,r0
80004cea:	08 d6       	st.w	--r4,r6

80004cec <abso>:
}

static void abso(void) { //absolute
80004cec:	eb cd 40 c0 	pushm	r6-r7,lr
    ea = (uint16_t)read6502(pc) | ((uint16_t)read6502(pc+1) << 8);
80004cf0:	48 a7       	lddpc	r7,80004d18 <abso+0x2c>
80004cf2:	8e 8c       	ld.uh	r12,r7[0x0]
80004cf4:	f0 1f 00 0a 	mcall	80004d1c <abso+0x30>
80004cf8:	18 96       	mov	r6,r12
80004cfa:	8e 0c       	ld.sh	r12,r7[0x0]
80004cfc:	2f fc       	sub	r12,-1
80004cfe:	5c 7c       	castu.h	r12
80004d00:	f0 1f 00 07 	mcall	80004d1c <abso+0x30>
80004d04:	ed ec 10 8c 	or	r12,r6,r12<<0x8
80004d08:	48 68       	lddpc	r8,80004d20 <abso+0x34>
80004d0a:	b0 0c       	st.h	r8[0x0],r12
    pc += 2;
80004d0c:	8e 08       	ld.sh	r8,r7[0x0]
80004d0e:	2f e8       	sub	r8,-2
80004d10:	ae 08       	st.h	r7[0x0],r8
}
80004d12:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004d16:	00 00       	add	r0,r0
80004d18:	00 00       	add	r0,r0
80004d1a:	0b 02       	ld.w	r2,r5++
80004d1c:	80 00       	ld.sh	r0,r0[0x0]
80004d1e:	4e d0       	lddpc	r0,80004ed0 <read6502>
80004d20:	00 00       	add	r0,r0
80004d22:	08 d4       	st.w	--r4,r4

80004d24 <zp>:

static void imm(void) { //immediate
    ea = pc++;
}

static void zp(void) { //zero-page
80004d24:	d4 01       	pushm	lr
    ea = (uint16_t)read6502((uint16_t)pc++);
80004d26:	48 68       	lddpc	r8,80004d3c <zp+0x18>
80004d28:	90 0c       	ld.sh	r12,r8[0x0]
80004d2a:	f8 c9 ff ff 	sub	r9,r12,-1
80004d2e:	b0 09       	st.h	r8[0x0],r9
80004d30:	5c 7c       	castu.h	r12
80004d32:	f0 1f 00 04 	mcall	80004d40 <zp+0x1c>
80004d36:	48 48       	lddpc	r8,80004d44 <zp+0x20>
80004d38:	b0 0c       	st.h	r8[0x0],r12
}
80004d3a:	d8 02       	popm	pc
80004d3c:	00 00       	add	r0,r0
80004d3e:	0b 02       	ld.w	r2,r5++
80004d40:	80 00       	ld.sh	r0,r0[0x0]
80004d42:	4e d0       	lddpc	r0,80004ef4 <read6502+0x24>
80004d44:	00 00       	add	r0,r0
80004d46:	08 d4       	st.w	--r4,r4

80004d48 <indx>:
    eahelp2 = (eahelp & 0xFF00) | ((eahelp + 1) & 0x00FF); //replicate 6502 page-boundary wraparound bug
    ea = (uint16_t)read6502(eahelp) | ((uint16_t)read6502(eahelp2) << 8);
    pc += 2;
}

static void indx(void) { // (indirect,X)
80004d48:	eb cd 40 c0 	pushm	r6-r7,lr
    uint16_t eahelp;
    eahelp = (uint16_t)(((uint16_t)read6502(pc++) + (uint16_t)x) & 0xFF); //zero-page wraparound for table pointer
80004d4c:	48 e8       	lddpc	r8,80004d84 <indx+0x3c>
80004d4e:	90 0c       	ld.sh	r12,r8[0x0]
80004d50:	f8 c9 ff ff 	sub	r9,r12,-1
80004d54:	b0 09       	st.h	r8[0x0],r9
80004d56:	5c 7c       	castu.h	r12
80004d58:	f0 1f 00 0c 	mcall	80004d88 <indx+0x40>
80004d5c:	48 c8       	lddpc	r8,80004d8c <indx+0x44>
80004d5e:	11 87       	ld.ub	r7,r8[0x0]
80004d60:	18 07       	add	r7,r12
80004d62:	5c 57       	castu.b	r7
    ea = (uint16_t)read6502(eahelp & 0x00FF) | ((uint16_t)read6502((eahelp+1) & 0x00FF) << 8);
80004d64:	0e 9c       	mov	r12,r7
80004d66:	f0 1f 00 09 	mcall	80004d88 <indx+0x40>
80004d6a:	18 96       	mov	r6,r12
80004d6c:	2f f7       	sub	r7,-1
80004d6e:	f9 d7 c0 08 	bfextu	r12,r7,0x0,0x8
80004d72:	f0 1f 00 06 	mcall	80004d88 <indx+0x40>
80004d76:	ed ec 10 8c 	or	r12,r6,r12<<0x8
80004d7a:	48 68       	lddpc	r8,80004d90 <indx+0x48>
80004d7c:	b0 0c       	st.h	r8[0x0],r12
}
80004d7e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004d82:	00 00       	add	r0,r0
80004d84:	00 00       	add	r0,r0
80004d86:	0b 02       	ld.w	r2,r5++
80004d88:	80 00       	ld.sh	r0,r0[0x0]
80004d8a:	4e d0       	lddpc	r0,80004f3c <init_SD_DMA_RX+0x3c>
80004d8c:	00 00       	add	r0,r0
80004d8e:	08 ee       	st.h	--r4,lr
80004d90:	00 00       	add	r0,r0
80004d92:	08 d4       	st.w	--r4,r4

80004d94 <pull8>:
    temp16 = read6502(BASE_STACK + ((sp + 1) & 0xFF)) | ((uint16_t)read6502(BASE_STACK + ((sp + 2) & 0xFF)) << 8);
    sp += 2;
    return(temp16);
}

uint8_t pull8(void) {
80004d94:	d4 01       	pushm	lr
    return (read6502(BASE_STACK + ++sp));
80004d96:	48 68       	lddpc	r8,80004dac <pull8+0x18>
80004d98:	11 8c       	ld.ub	r12,r8[0x0]
80004d9a:	2f fc       	sub	r12,-1
80004d9c:	5c 5c       	castu.b	r12
80004d9e:	b0 8c       	st.b	r8[0x0],r12
80004da0:	f8 cc ff 00 	sub	r12,r12,-256
80004da4:	f0 1f 00 03 	mcall	80004db0 <pull8+0x1c>
}
80004da8:	d8 02       	popm	pc
80004daa:	00 00       	add	r0,r0
80004dac:	00 00       	add	r0,r0
80004dae:	0b 01       	ld.w	r1,r5++
80004db0:	80 00       	ld.sh	r0,r0[0x0]
80004db2:	4e d0       	lddpc	r0,80004f64 <init_SD_DMA_RX+0x64>

80004db4 <pla>:

static void php(void) {
    push8(status | FLAG_BREAK);
}

static void pla(void) {
80004db4:	d4 01       	pushm	lr
    a = pull8();
80004db6:	f0 1f 00 12 	mcall	80004dfc <pla+0x48>
80004dba:	49 28       	lddpc	r8,80004e00 <pla+0x4c>
80004dbc:	b0 8c       	st.b	r8[0x0],r12
   
    zerocalc(a);
80004dbe:	58 0c       	cp.w	r12,0
80004dc0:	c0 b0       	breq	80004dd6 <pla+0x22>
80004dc2:	49 18       	lddpc	r8,80004e04 <pla+0x50>
80004dc4:	11 89       	ld.ub	r9,r8[0x0]
80004dc6:	e2 19 00 fd 	andl	r9,0xfd,COH
80004dca:	b0 89       	st.b	r8[0x0],r9
    signcalc(a);
80004dcc:	30 08       	mov	r8,0
80004dce:	f0 0c 18 00 	cp.b	r12,r8
80004dd2:	c0 e4       	brge	80004dee <pla+0x3a>
80004dd4:	c0 68       	rjmp	80004de0 <pla+0x2c>
}

static void pla(void) {
    a = pull8();
   
    zerocalc(a);
80004dd6:	48 c8       	lddpc	r8,80004e04 <pla+0x50>
80004dd8:	11 89       	ld.ub	r9,r8[0x0]
80004dda:	a1 b9       	sbr	r9,0x1
80004ddc:	b0 89       	st.b	r8[0x0],r9
80004dde:	c0 88       	rjmp	80004dee <pla+0x3a>
    signcalc(a);
80004de0:	ea 19 ff ff 	orh	r9,0xffff
80004de4:	e8 19 ff 80 	orl	r9,0xff80
80004de8:	48 78       	lddpc	r8,80004e04 <pla+0x50>
80004dea:	b0 89       	st.b	r8[0x0],r9
80004dec:	d8 02       	popm	pc
80004dee:	48 68       	lddpc	r8,80004e04 <pla+0x50>
80004df0:	11 89       	ld.ub	r9,r8[0x0]
80004df2:	f3 d9 c0 07 	bfextu	r9,r9,0x0,0x7
80004df6:	b0 89       	st.b	r8[0x0],r9
80004df8:	d8 02       	popm	pc
80004dfa:	00 00       	add	r0,r0
80004dfc:	80 00       	ld.sh	r0,r0[0x0]
80004dfe:	4d 94       	lddpc	r4,80004f60 <init_SD_DMA_RX+0x60>
80004e00:	00 00       	add	r0,r0
80004e02:	0b 04       	ld.w	r4,r5++
80004e04:	00 00       	add	r0,r0
80004e06:	0b 05       	ld.w	r5,r5++

80004e08 <plp>:
}

static void plp(void) {
80004e08:	d4 01       	pushm	lr
    status = pull8() | FLAG_CONSTANT;
80004e0a:	f0 1f 00 04 	mcall	80004e18 <plp+0x10>
80004e0e:	a5 bc       	sbr	r12,0x5
80004e10:	48 38       	lddpc	r8,80004e1c <plp+0x14>
80004e12:	b0 8c       	st.b	r8[0x0],r12
}
80004e14:	d8 02       	popm	pc
80004e16:	00 00       	add	r0,r0
80004e18:	80 00       	ld.sh	r0,r0[0x0]
80004e1a:	4d 94       	lddpc	r4,80004f7c <pdca_int_handler_SD+0x8>
80004e1c:	00 00       	add	r0,r0
80004e1e:	0b 05       	ld.w	r5,r5++

80004e20 <pull16>:
void push8(uint8_t pushval);
void push8(uint8_t pushval) {
    write6502(BASE_STACK + sp--, pushval);
}

uint16_t pull16(void) {
80004e20:	eb cd 40 c0 	pushm	r6-r7,lr
    uint16_t temp16;
    temp16 = read6502(BASE_STACK + ((sp + 1) & 0xFF)) | ((uint16_t)read6502(BASE_STACK + ((sp + 2) & 0xFF)) << 8);
80004e24:	48 d7       	lddpc	r7,80004e58 <pull16+0x38>
80004e26:	0f 8c       	ld.ub	r12,r7[0x0]
80004e28:	2f fc       	sub	r12,-1
80004e2a:	f9 dc c0 08 	bfextu	r12,r12,0x0,0x8
80004e2e:	f8 cc ff 00 	sub	r12,r12,-256
80004e32:	f0 1f 00 0b 	mcall	80004e5c <pull16+0x3c>
80004e36:	18 96       	mov	r6,r12
80004e38:	0f 8c       	ld.ub	r12,r7[0x0]
80004e3a:	2f ec       	sub	r12,-2
80004e3c:	f9 dc c0 08 	bfextu	r12,r12,0x0,0x8
80004e40:	f8 cc ff 00 	sub	r12,r12,-256
80004e44:	f0 1f 00 06 	mcall	80004e5c <pull16+0x3c>
    sp += 2;
80004e48:	0f 88       	ld.ub	r8,r7[0x0]
80004e4a:	2f e8       	sub	r8,-2
80004e4c:	ae 88       	st.b	r7[0x0],r8
80004e4e:	ed ec 10 8c 	or	r12,r6,r12<<0x8
    return(temp16);
}
80004e52:	5c 8c       	casts.h	r12
80004e54:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004e58:	00 00       	add	r0,r0
80004e5a:	0b 01       	ld.w	r1,r5++
80004e5c:	80 00       	ld.sh	r0,r0[0x0]
80004e5e:	4e d0       	lddpc	r0,80005010 <init_Usart_DMA_RX+0x5c>

80004e60 <rts>:
    status = pull8();
    value = pull16();
    pc = value;
}

static void rts(void) {
80004e60:	d4 01       	pushm	lr
    value = pull16();
80004e62:	f0 1f 00 05 	mcall	80004e74 <rts+0x14>
80004e66:	48 58       	lddpc	r8,80004e78 <rts+0x18>
80004e68:	b0 0c       	st.h	r8[0x0],r12
    pc = value + 1;
80004e6a:	2f fc       	sub	r12,-1
80004e6c:	48 48       	lddpc	r8,80004e7c <rts+0x1c>
80004e6e:	b0 0c       	st.h	r8[0x0],r12
}
80004e70:	d8 02       	popm	pc
80004e72:	00 00       	add	r0,r0
80004e74:	80 00       	ld.sh	r0,r0[0x0]
80004e76:	4e 20       	lddpc	r0,80004ffc <init_Usart_DMA_RX+0x48>
80004e78:	00 00       	add	r0,r0
80004e7a:	08 e6       	st.h	--r4,r6
80004e7c:	00 00       	add	r0,r0
80004e7e:	0b 02       	ld.w	r2,r5++

80004e80 <rti>:
    signcalc(result);
   
    putvalue(result);
}

static void rti(void) {
80004e80:	d4 01       	pushm	lr
    status = pull8();
80004e82:	f0 1f 00 06 	mcall	80004e98 <rti+0x18>
80004e86:	48 68       	lddpc	r8,80004e9c <rti+0x1c>
80004e88:	b0 8c       	st.b	r8[0x0],r12
    value = pull16();
80004e8a:	f0 1f 00 06 	mcall	80004ea0 <rti+0x20>
80004e8e:	48 68       	lddpc	r8,80004ea4 <rti+0x24>
80004e90:	b0 0c       	st.h	r8[0x0],r12
    pc = value;
80004e92:	48 68       	lddpc	r8,80004ea8 <rti+0x28>
80004e94:	b0 0c       	st.h	r8[0x0],r12
}
80004e96:	d8 02       	popm	pc
80004e98:	80 00       	ld.sh	r0,r0[0x0]
80004e9a:	4d 94       	lddpc	r4,80004ffc <init_Usart_DMA_RX+0x48>
80004e9c:	00 00       	add	r0,r0
80004e9e:	0b 05       	ld.w	r5,r5++
80004ea0:	80 00       	ld.sh	r0,r0[0x0]
80004ea2:	4e 20       	lddpc	r0,80005028 <init_Usart_DMA_RX+0x74>
80004ea4:	00 00       	add	r0,r0
80004ea6:	08 e6       	st.h	--r4,r6
80004ea8:	00 00       	add	r0,r0
80004eaa:	0b 02       	ld.w	r2,r5++

80004eac <wait>:
		clave[6]='\0';
}

// Software wait
void wait(void)
{
80004eac:	20 1d       	sub	sp,4
	volatile int i;
	for(i = 0 ; i < 5000; i++);
80004eae:	30 08       	mov	r8,0
80004eb0:	50 08       	stdsp	sp[0x0],r8
80004eb2:	40 08       	lddsp	r8,sp[0x0]
80004eb4:	e0 48 13 87 	cp.w	r8,4999
80004eb8:	e0 89 00 0a 	brgt	80004ecc <wait+0x20>
80004ebc:	40 08       	lddsp	r8,sp[0x0]
80004ebe:	2f f8       	sub	r8,-1
80004ec0:	50 08       	stdsp	sp[0x0],r8
80004ec2:	40 08       	lddsp	r8,sp[0x0]
80004ec4:	e0 48 13 87 	cp.w	r8,4999
80004ec8:	fe 9a ff fa 	brle	80004ebc <wait+0x10>
}
80004ecc:	2f fd       	sub	sp,-4
80004ece:	5e fc       	retal	r12

80004ed0 <read6502>:


uint8_t read6502(uint16_t address){
80004ed0:	eb cd 40 80 	pushm	r7,lr
80004ed4:	21 2d       	sub	sp,72
80004ed6:	18 97       	mov	r7,r12
	
uint8_t programa[]={0x78,0xD8,0xA2,0x40,0x8E,0x17,0x40,0xA2,0xFF,0x9A,0xE8,0x8E,0x00,0x20,0x8E,0x01,0x20,0x8E,0x10,0x40,0x2C,0x02,0x20,0x10,0xFB,0xA9,0x00,0x9D,0x00,0x00,0x9D,0x00,0x01,0x9D,0x00,0x02,0x9D,0x00,0x04,0x9D,0x00,0x05,0x9D,0x00,0x06,0x9D,0x00,0x07,0xA9,0xFE,0x9D,0x00,0x03,0xE8,0xD0,0xE1,0x2C,0x02,0x20,0x10,0xFB,0xA9,0x40,0x8D,0x01,0x20,0x4C,0x42,0xC0,0x40};
80004ed8:	34 6a       	mov	r10,70
80004eda:	48 8b       	lddpc	r11,80004ef8 <read6502+0x28>
80004edc:	1a 9c       	mov	r12,sp
80004ede:	f0 1f 00 08 	mcall	80004efc <read6502+0x2c>
80004ee2:	5c 77       	castu.h	r7
80004ee4:	fa c8 ff b8 	sub	r8,sp,-72
80004ee8:	f0 07 00 07 	add	r7,r8,r7
		
		return programa[address];
}
80004eec:	ef 3c ff b8 	ld.ub	r12,r7[-72]
80004ef0:	2e ed       	sub	sp,-72
80004ef2:	e3 cd 80 80 	ldm	sp++,r7,pc
80004ef6:	00 00       	add	r0,r0
80004ef8:	80 00       	ld.sh	r0,r0[0x0]
80004efa:	bd 58       	asr	r8,0x1d
80004efc:	80 00       	ld.sh	r0,r0[0x0]
80004efe:	5d 02       	ror	r2

80004f00 <init_SD_DMA_RX>:

}


void init_SD_DMA_RX(void)
{
80004f00:	eb cd 40 b0 	pushm	r4-r5,r7,lr
80004f04:	20 cd       	sub	sp,48
    .size = 512,                              // transfer counter: here the size of the string
    .r_addr = NULL,                           // next memory address after 1st transfer complete
    .r_size = 0,                              // next transfer counter not used here
    .pid = AVR32_PDCA_PID_SPI0_RX,        // select peripheral ID - data are on reception from SPI1 RX line
    .transfer_size = 8 // select size of the transfer: 8,16,32 bits
  };
80004f06:	49 78       	lddpc	r8,80004f60 <init_SD_DMA_RX+0x60>
80004f08:	fa c7 ff e8 	sub	r7,sp,-24
80004f0c:	f0 ea 00 00 	ld.d	r10,r8[0]
80004f10:	ee eb 00 00 	st.d	r7[0],r10
80004f14:	f0 ea 00 08 	ld.d	r10,r8[8]
80004f18:	ee eb 00 08 	st.d	r7[8],r10
80004f1c:	f0 e8 00 10 	ld.d	r8,r8[16]
80004f20:	ee e9 00 10 	st.d	r7[16],r8
    .size = 512,                              // transfer counter: here the size of the string
    .r_addr = NULL,                           // next memory address after 1st transfer complete
    .r_size = 0,                              // next transfer counter not used here
    .pid = AVR32_PDCA_PID_SPI0_TX,        // select peripheral ID - data are on reception from SPI1 RX line
    .transfer_size = 8 // select size of the transfer: 8,16,32 bits
  };
80004f24:	49 08       	lddpc	r8,80004f64 <init_SD_DMA_RX+0x64>
80004f26:	1a 9b       	mov	r11,sp
80004f28:	f0 e4 00 00 	ld.d	r4,r8[0]
80004f2c:	fa e5 00 00 	st.d	sp[0],r4
80004f30:	f0 e4 00 08 	ld.d	r4,r8[8]
80004f34:	fa e5 00 08 	st.d	sp[8],r4
80004f38:	f0 e8 00 10 	ld.d	r8,r8[16]
80004f3c:	fa e9 00 10 	st.d	sp[16],r8

  // Init PDCA transmission channel
  pdca_init_channel(AVR32_PDCA_CHANNEL_SPI_TX, &pdca_options_SPI_TX);
80004f40:	30 1c       	mov	r12,1
80004f42:	f0 1f 00 0a 	mcall	80004f68 <init_SD_DMA_RX+0x68>

  // Init PDCA Reception channel
  pdca_init_channel(AVR32_PDCA_CHANNEL_SPI_RX, &pdca_options_SPI_RX);
80004f46:	0e 9b       	mov	r11,r7
80004f48:	30 0c       	mov	r12,0
80004f4a:	f0 1f 00 08 	mcall	80004f68 <init_SD_DMA_RX+0x68>

  //! \brief Enable pdca transfer interrupt when completed
  INTC_register_interrupt(&pdca_int_handler_SD, AVR32_PDCA_IRQ_0, AVR32_INTC_INT1);  // pdca_channel_spi1_RX = 0
80004f4e:	30 1a       	mov	r10,1
80004f50:	36 0b       	mov	r11,96
80004f52:	48 7c       	lddpc	r12,80004f6c <init_SD_DMA_RX+0x6c>
80004f54:	f0 1f 00 07 	mcall	80004f70 <init_SD_DMA_RX+0x70>

}
80004f58:	2f 4d       	sub	sp,-48
80004f5a:	e3 cd 80 b0 	ldm	sp++,r4-r5,r7,pc
80004f5e:	00 00       	add	r0,r0
80004f60:	80 00       	ld.sh	r0,r0[0x0]
80004f62:	bd 40       	asr	r0,0x1c
80004f64:	80 00       	ld.sh	r0,r0[0x0]
80004f66:	bd b0       	sbr	r0,0x1d
80004f68:	80 00       	ld.sh	r0,r0[0x0]
80004f6a:	31 88       	mov	r8,24
80004f6c:	80 00       	ld.sh	r0,r0[0x0]
80004f6e:	4f 74       	lddpc	r4,80005148 <main+0x38>
80004f70:	80 00       	ld.sh	r0,r0[0x0]
80004f72:	30 18       	mov	r8,1

80004f74 <pdca_int_handler_SD>:



__attribute__((__interrupt__))
static void pdca_int_handler_SD(void)
{
80004f74:	d4 01       	pushm	lr
  // Disable all interrupts.
  Disable_global_interrupt();
80004f76:	d3 03       	ssrf	0x10

  // Disable interrupt channel.
  pdca_disable_interrupt_transfer_complete(AVR32_PDCA_CHANNEL_SPI_RX);
80004f78:	30 0c       	mov	r12,0
80004f7a:	f0 1f 00 0a 	mcall	80004fa0 <pdca_int_handler_SD+0x2c>

  sd_mmc_spi_read_close_PDCA();//unselects the SD/MMC memory.
80004f7e:	f0 1f 00 0a 	mcall	80004fa4 <pdca_int_handler_SD+0x30>
  wait();
80004f82:	f0 1f 00 0a 	mcall	80004fa8 <pdca_int_handler_SD+0x34>
  // Disable unnecessary channel
  pdca_disable(AVR32_PDCA_CHANNEL_SPI_TX);
80004f86:	30 1c       	mov	r12,1
80004f88:	f0 1f 00 09 	mcall	80004fac <pdca_int_handler_SD+0x38>
  pdca_disable(AVR32_PDCA_CHANNEL_SPI_RX);
80004f8c:	30 0c       	mov	r12,0
80004f8e:	f0 1f 00 08 	mcall	80004fac <pdca_int_handler_SD+0x38>

  // Enable all interrupts.
  Enable_global_interrupt();
80004f92:	d5 03       	csrf	0x10

  end_of_transfer = 1;
80004f94:	30 19       	mov	r9,1
80004f96:	48 78       	lddpc	r8,80004fb0 <pdca_int_handler_SD+0x3c>
80004f98:	91 09       	st.w	r8[0x0],r9
}
80004f9a:	d4 02       	popm	lr
80004f9c:	d6 03       	rete
80004f9e:	00 00       	add	r0,r0
80004fa0:	80 00       	ld.sh	r0,r0[0x0]
80004fa2:	31 68       	mov	r8,22
80004fa4:	80 00       	ld.sh	r0,r0[0x0]
80004fa6:	27 08       	sub	r8,112
80004fa8:	80 00       	ld.sh	r0,r0[0x0]
80004faa:	4e ac       	lddpc	r12,80005150 <main+0x40>
80004fac:	80 00       	ld.sh	r0,r0[0x0]
80004fae:	31 38       	mov	r8,19
80004fb0:	00 00       	add	r0,r0
80004fb2:	06 64       	and	r4,r3

80004fb4 <init_Usart_DMA_RX>:
}




void init_Usart_DMA_RX(void){
80004fb4:	eb cd 40 c0 	pushm	r6-r7,lr
80004fb8:	20 dd       	sub	sp,52
	
	const gpio_map_t usart_gpio_map = {
		{EXAMPLE_USART_RX_PIN, EXAMPLE_USART_RX_FUNCTION},
		{EXAMPLE_USART_TX_PIN, EXAMPLE_USART_TX_FUNCTION}
	};
80004fba:	30 08       	mov	r8,0
80004fbc:	50 98       	stdsp	sp[0x24],r8
80004fbe:	50 a8       	stdsp	sp[0x28],r8
80004fc0:	30 19       	mov	r9,1
80004fc2:	50 b9       	stdsp	sp[0x2c],r9
80004fc4:	50 c8       	stdsp	sp[0x30],r8
		.baudrate     = 57600,
		.charlength   = 8,
		.paritytype   = USART_NO_PARITY,
		.stopbits     = USART_1_STOPBIT,
		.channelmode  = USART_NORMAL_CHMODE,
	};
80004fc6:	49 98       	lddpc	r8,80005028 <init_Usart_DMA_RX+0x74>
80004fc8:	fa c6 ff e8 	sub	r6,sp,-24
80004fcc:	f0 ea 00 00 	ld.d	r10,r8[0]
80004fd0:	ec eb 00 00 	st.d	r6[0],r10
80004fd4:	70 28       	ld.w	r8,r8[0x8]
80004fd6:	8d 28       	st.w	r6[0x8],r8

		/* Next memory address */
		.r_addr = NULL,
		/* Next transfer counter */
		.r_size = 0,
	};
80004fd8:	49 58       	lddpc	r8,8000502c <init_Usart_DMA_RX+0x78>
80004fda:	1a 97       	mov	r7,sp
80004fdc:	f0 ea 00 00 	ld.d	r10,r8[0]
80004fe0:	fa eb 00 00 	st.d	sp[0],r10
80004fe4:	f0 ea 00 08 	ld.d	r10,r8[8]
80004fe8:	fa eb 00 08 	st.d	sp[8],r10
80004fec:	f0 e8 00 10 	ld.d	r8,r8[16]
80004ff0:	fa e9 00 10 	st.d	sp[16],r8

	/* Assign GPIO pins to USART. */
	gpio_enable_module(usart_gpio_map,
80004ff4:	30 2b       	mov	r11,2
80004ff6:	fa cc ff dc 	sub	r12,sp,-36
80004ffa:	f0 1f 00 0e 	mcall	80005030 <init_Usart_DMA_RX+0x7c>
			sizeof(usart_gpio_map) / sizeof(usart_gpio_map[0]));

	/* Initialize the USART in RS232 mode. */
	usart_init_rs232(EXAMPLE_USART, &usart_options,FOSC0);
80004ffe:	e0 6a 1b 00 	mov	r10,6912
80005002:	ea 1a 00 b7 	orh	r10,0xb7
80005006:	0c 9b       	mov	r11,r6
80005008:	fe 7c 14 00 	mov	r12,-60416
8000500c:	f0 1f 00 0a 	mcall	80005034 <init_Usart_DMA_RX+0x80>

	//usart_write_line(EXAMPLE_USART, "PDCA Example.\r\n");

	/* Initialize the PDCA channel with the requested options. */
	pdca_init_channel(PDCA_CHANNEL_USART_EXAMPLE, &PDCA_OPTIONS);
80005010:	1a 9b       	mov	r11,sp
80005012:	30 2c       	mov	r12,2
80005014:	f0 1f 00 09 	mcall	80005038 <init_Usart_DMA_RX+0x84>
	
	INTC_register_interrupt(&pdca_int_handler_USART, AVR32_PDCA_IRQ_2,
80005018:	30 3a       	mov	r10,3
8000501a:	36 2b       	mov	r11,98
8000501c:	48 8c       	lddpc	r12,8000503c <init_Usart_DMA_RX+0x88>
8000501e:	f0 1f 00 09 	mcall	80005040 <init_Usart_DMA_RX+0x8c>
	 * transferred. */
	//pdca_enable_interrupt_reload_counter_zero(PDCA_CHANNEL_USART_EXAMPLE);
	
	//pdca_enable_interrupt_transfer_complete(PDCA_CHANNEL_USART_EXAMPLE);

}
80005022:	2f 3d       	sub	sp,-52
80005024:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005028:	80 00       	ld.sh	r0,r0[0x0]
8000502a:	c2 4c       	rcall	80005072 <pdca_int_handler_USART+0x2e>
8000502c:	80 00       	ld.sh	r0,r0[0x0]
8000502e:	c2 7c       	rcall	8000507c <pdca_int_handler_USART+0x38>
80005030:	80 00       	ld.sh	r0,r0[0x0]
80005032:	2f 64       	sub	r4,-10
80005034:	80 00       	ld.sh	r0,r0[0x0]
80005036:	38 40       	mov	r0,-124
80005038:	80 00       	ld.sh	r0,r0[0x0]
8000503a:	31 88       	mov	r8,24
8000503c:	80 00       	ld.sh	r0,r0[0x0]
8000503e:	50 44       	stdsp	sp[0x10],r4
80005040:	80 00       	ld.sh	r0,r0[0x0]
80005042:	30 18       	mov	r8,1

80005044 <pdca_int_handler_USART>:
volatile int minutos =0;
volatile int horas=0;

volatile int gana2=1;
__attribute__((__interrupt__))
static void pdca_int_handler_USART(void){
80005044:	d4 01       	pushm	lr
	Disable_global_interrupt();
80005046:	d3 03       	ssrf	0x10
	
	usart_write_line(&AVR32_USART0,"recibido");
80005048:	48 9b       	lddpc	r11,8000506c <pdca_int_handler_USART+0x28>
8000504a:	fe 7c 14 00 	mov	r12,-60416
8000504e:	f0 1f 00 09 	mcall	80005070 <pdca_int_handler_USART+0x2c>
	
	pdca_disable_interrupt_transfer_complete(PDCA_CHANNEL_USART_EXAMPLE);
80005052:	30 2c       	mov	r12,2
80005054:	f0 1f 00 08 	mcall	80005074 <pdca_int_handler_USART+0x30>
	pdca_disable(PDCA_CHANNEL_USART_EXAMPLE);
80005058:	30 2c       	mov	r12,2
8000505a:	f0 1f 00 08 	mcall	80005078 <pdca_int_handler_USART+0x34>
	end_of_transfer=1;
8000505e:	30 19       	mov	r9,1
80005060:	48 78       	lddpc	r8,8000507c <pdca_int_handler_USART+0x38>
80005062:	91 09       	st.w	r8[0x0],r9
	Enable_global_interrupt();
80005064:	d5 03       	csrf	0x10
	
}
80005066:	d4 02       	popm	lr
80005068:	d6 03       	rete
8000506a:	00 00       	add	r0,r0
8000506c:	80 00       	ld.sh	r0,r0[0x0]
8000506e:	c1 cc       	rcall	800050a6 <debounce2+0x26>
80005070:	80 00       	ld.sh	r0,r0[0x0]
80005072:	37 f0       	mov	r0,127
80005074:	80 00       	ld.sh	r0,r0[0x0]
80005076:	31 68       	mov	r8,22
80005078:	80 00       	ld.sh	r0,r0[0x0]
8000507a:	31 38       	mov	r8,19
8000507c:	00 00       	add	r0,r0
8000507e:	06 64       	and	r4,r3

80005080 <debounce2>:
	// Clear the display i.e. make it black
	et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );
}


uint32_t debounce2( uint32_t GPIO_PIN ){//regresar se presiono el boton o no
80005080:	eb cd 40 80 	pushm	r7,lr
80005084:	18 97       	mov	r7,r12
	if(gpio_get_pin_value(GPIO_PIN)==1){// se presiono el boton?, sino salir de la funcion
80005086:	f0 1f 00 22 	mcall	8000510c <debounce2+0x8c>
8000508a:	c3 50       	breq	800050f4 <debounce2+0x74>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000508c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80005090:	e0 79 d4 c0 	mov	r9,120000
80005094:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80005098:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000509c:	14 38       	cp.w	r8,r10
8000509e:	e0 88 00 08 	brls	800050ae <debounce2+0x2e>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800050a2:	12 38       	cp.w	r8,r9
800050a4:	fe 98 ff fa 	brls	80005098 <debounce2+0x18>
800050a8:	12 3a       	cp.w	r10,r9
800050aa:	c2 73       	brcs	800050f8 <debounce2+0x78>
800050ac:	cf 6b       	rjmp	80005098 <debounce2+0x18>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800050ae:	12 38       	cp.w	r8,r9
800050b0:	e0 8b 00 24 	brhi	800050f8 <debounce2+0x78>
800050b4:	12 3a       	cp.w	r10,r9
800050b6:	c2 13       	brcs	800050f8 <debounce2+0x78>
800050b8:	cf 0b       	rjmp	80005098 <debounce2+0x18>
		delay_ms(10);
		if (gpio_get_pin_value(GPIO_PIN)==0){//Si ya se libero, es ruido, salir sin hacer nada
			goto salir;
		}
		espera://espera a que suelte el botn
		while (gpio_get_pin_value(GPIO_PIN)==1){}
800050ba:	0e 9c       	mov	r12,r7
800050bc:	f0 1f 00 14 	mcall	8000510c <debounce2+0x8c>
800050c0:	cf d1       	brne	800050ba <debounce2+0x3a>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800050c2:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800050c6:	e0 79 d4 c0 	mov	r9,120000
800050ca:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800050ce:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800050d2:	14 38       	cp.w	r8,r10
800050d4:	e0 88 00 08 	brls	800050e4 <debounce2+0x64>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800050d8:	12 38       	cp.w	r8,r9
800050da:	fe 98 ff fa 	brls	800050ce <debounce2+0x4e>
800050de:	12 3a       	cp.w	r10,r9
800050e0:	c1 13       	brcs	80005102 <debounce2+0x82>
800050e2:	cf 6b       	rjmp	800050ce <debounce2+0x4e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800050e4:	12 38       	cp.w	r8,r9
800050e6:	e0 8b 00 0e 	brhi	80005102 <debounce2+0x82>
800050ea:	12 3a       	cp.w	r10,r9
800050ec:	c0 b3       	brcs	80005102 <debounce2+0x82>
800050ee:	cf 0b       	rjmp	800050ce <debounce2+0x4e>
800050f0:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
800050f4:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0


uint32_t debounce2( uint32_t GPIO_PIN ){//regresar se presiono el boton o no
	if(gpio_get_pin_value(GPIO_PIN)==1){// se presiono el boton?, sino salir de la funcion
		delay_ms(10);
		if (gpio_get_pin_value(GPIO_PIN)==0){//Si ya se libero, es ruido, salir sin hacer nada
800050f8:	0e 9c       	mov	r12,r7
800050fa:	f0 1f 00 05 	mcall	8000510c <debounce2+0x8c>
800050fe:	cd e1       	brne	800050ba <debounce2+0x3a>
80005100:	cf ab       	rjmp	800050f4 <debounce2+0x74>
			goto salir;
		}
		espera://espera a que suelte el botn
		while (gpio_get_pin_value(GPIO_PIN)==1){}
		delay_ms(10);
		if (gpio_get_pin_value(GPIO_PIN)==1) {//si ya lo presiono otra vez , es ruido, regresa a esperar
80005102:	0e 9c       	mov	r12,r7
80005104:	f0 1f 00 02 	mcall	8000510c <debounce2+0x8c>
80005108:	cd 91       	brne	800050ba <debounce2+0x3a>
8000510a:	cf 3b       	rjmp	800050f0 <debounce2+0x70>
8000510c:	80 00       	ld.sh	r0,r0[0x0]
8000510e:	2f ac       	sub	r12,-6

80005110 <main>:
}

 volatile avr32_tc_t *tc =  (&AVR32_TC);
// Main function
int main(void)
{
80005110:	d4 31       	pushm	r0-r7,lr
80005112:	20 7d       	sub	sp,28
  U32 i;
  
    // Set CPU and PBA clock
    pcl_switch_to_osc(PCL_OSC0, FOSC0, OSC0_STARTUP);
80005114:	30 3a       	mov	r10,3
80005116:	e0 6b 1b 00 	mov	r11,6912
8000511a:	ea 1b 00 b7 	orh	r11,0xb7
8000511e:	30 0c       	mov	r12,0
80005120:	f0 1f 00 a1 	mcall	800053a4 <main+0x294>
  };




  gpio_enable_gpio_pin(LED0_GPIO);
80005124:	33 bc       	mov	r12,59
80005126:	f0 1f 00 a1 	mcall	800053a8 <main+0x298>
  gpio_enable_gpio_pin(LED1_GPIO);
8000512a:	33 cc       	mov	r12,60
8000512c:	f0 1f 00 9f 	mcall	800053a8 <main+0x298>
  gpio_enable_gpio_pin(LED2_GPIO);
80005130:	30 5c       	mov	r12,5
80005132:	f0 1f 00 9e 	mcall	800053a8 <main+0x298>
  gpio_enable_gpio_pin(LED3_GPIO);
80005136:	30 6c       	mov	r12,6
80005138:	f0 1f 00 9c 	mcall	800053a8 <main+0x298>

  et024006_Init( FOSC0, FOSC0 );
8000513c:	e0 6b 1b 00 	mov	r11,6912
80005140:	ea 1b 00 b7 	orh	r11,0xb7
80005144:	16 9c       	mov	r12,r11
80005146:	f0 1f 00 9a 	mcall	800053ac <main+0x29c>
  pwm_opt_t opt = {
    .diva = 0,
    .divb = 0,
    .prea = 0,
    .preb = 0
  };
8000514a:	30 07       	mov	r7,0
8000514c:	50 07       	stdsp	sp[0x0],r7
8000514e:	50 17       	stdsp	sp[0x4],r7
80005150:	50 27       	stdsp	sp[0x8],r7
80005152:	50 37       	stdsp	sp[0xc],r7
   * Chosen MCK_DIV_2
   * CPRD = 12MHz / (60kHz * 2) = 100
   *
   * The duty cycle is 100% (CPRD = CDTY)
   * */
  pwm_init(&opt);
80005154:	1a 9c       	mov	r12,sp
80005156:	f0 1f 00 97 	mcall	800053b0 <main+0x2a0>
  pwm_channel6.CMR.calg = PWM_MODE_LEFT_ALIGNED;
8000515a:	fe fb 02 5a 	ld.w	r11,pc[602]
8000515e:	76 08       	ld.w	r8,r11[0x0]
  pwm_channel6.CMR.cpol = PWM_POLARITY_HIGH; //PWM_POLARITY_LOW;//PWM_POLARITY_HIGH;
  pwm_channel6.CMR.cpd = PWM_UPDATE_DUTY;
80005160:	e0 18 f8 ff 	andl	r8,0xf8ff
  pwm_channel6.CMR.cpre = AVR32_PWM_CMR_CPRE_MCK_DIV_2;
80005164:	a9 b8       	sbr	r8,0x9
80005166:	30 19       	mov	r9,1
80005168:	f1 d9 d0 04 	bfins	r8,r9,0x0,0x4
8000516c:	97 08       	st.w	r11[0x0],r8

  pwm_channel_init(6, &pwm_channel6);
8000516e:	30 6c       	mov	r12,6
80005170:	f0 1f 00 92 	mcall	800053b8 <main+0x2a8>
  pwm_start_channels(AVR32_PWM_ENA_CHID6_MASK);
80005174:	34 0c       	mov	r12,64
80005176:	f0 1f 00 92 	mcall	800053bc <main+0x2ac>
#elif BOARD == EVK1104 || BOARD == UC3C_EK
  gpio_set_gpio_pin(ET024006DHU_BL_PIN);
#endif

  // Clear the display i.e. make it black
  et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );
8000517a:	0e 98       	mov	r8,r7
8000517c:	e0 69 00 f0 	mov	r9,240
80005180:	e0 6a 01 40 	mov	r10,320
80005184:	0e 9b       	mov	r11,r7
80005186:	0e 9c       	mov	r12,r7
80005188:	f0 1f 00 8e 	mcall	800053c0 <main+0x2b0>
  
  //Interrupciones
  
  Disable_global_interrupt();
8000518c:	d3 03       	ssrf	0x10

  INTC_init_interrupts();
8000518e:	f0 1f 00 8e 	mcall	800053c4 <main+0x2b4>
  INTC_register_interrupt(&tc_irq, AVR32_TC_IRQ0, AVR32_INTC_INT0);
80005192:	0e 9a       	mov	r10,r7
80005194:	e0 6b 01 c0 	mov	r11,448
80005198:	fe fc 02 30 	ld.w	r12,pc[560]
8000519c:	f0 1f 00 8c 	mcall	800053cc <main+0x2bc>
  init_Usart_DMA_RX();
800051a0:	f0 1f 00 8c 	mcall	800053d0 <main+0x2c0>
  init_SD_DMA_RX();
800051a4:	f0 1f 00 8c 	mcall	800053d4 <main+0x2c4>

  Enable_global_interrupt();
800051a8:	d5 03       	csrf	0x10
  
  tc_init_waveform(tc, &WAVEFORM_OPT);         // Initialize the timer/counter waveform.
800051aa:	fe f6 02 2e 	ld.w	r6,pc[558]
800051ae:	fe fb 02 2e 	ld.w	r11,pc[558]
800051b2:	6c 0c       	ld.w	r12,r6[0x0]
800051b4:	f0 1f 00 8b 	mcall	800053e0 <main+0x2d0>

  // Set the compare triggers.
  // Remember TC counter is 16-bits, so counting second is not possible with fPBA = 12 MHz.
  // We configure it to count ms.
  // We want: (1/(fPBA/8)) * RC = 0.001 s, hence RC = (fPBA/8) / 1000 = 1500 to get an interrupt every 1 ms.
  tc_write_rc(tc, TC_CHANNEL, 1500);            // Set RC value.
800051b8:	e0 6a 05 dc 	mov	r10,1500
800051bc:	0e 9b       	mov	r11,r7
800051be:	6c 0c       	ld.w	r12,r6[0x0]
800051c0:	f0 1f 00 89 	mcall	800053e4 <main+0x2d4>

  tc_configure_interrupts(tc, TC_CHANNEL, &TC_INTERRUPT);
800051c4:	fe fa 02 24 	ld.w	r10,pc[548]
800051c8:	0e 9b       	mov	r11,r7
800051ca:	6c 0c       	ld.w	r12,r6[0x0]
800051cc:	f0 1f 00 88 	mcall	800053ec <main+0x2dc>

  // Start the timer/counter.
  tc_start(tc, TC_CHANNEL);                    // And start the timer/counter.
800051d0:	0e 9b       	mov	r11,r7
800051d2:	6c 0c       	ld.w	r12,r6[0x0]
800051d4:	f0 1f 00 87 	mcall	800053f0 <main+0x2e0>
  


  while(pwm_channel6.cdty < pwm_channel6.cprd)
800051d8:	4f 77       	lddpc	r7,800053b4 <main+0x2a4>
  {
	  pwm_channel6.cdty++;
	  pwm_channel6.cupd = pwm_channel6.cdty;
	  //pwm_channel6.cdty--;
	  pwm_async_update_channel(AVR32_PWM_ENA_CHID6, &pwm_channel6);
800051da:	30 66       	mov	r6,6
  // Start the timer/counter.
  tc_start(tc, TC_CHANNEL);                    // And start the timer/counter.
  


  while(pwm_channel6.cdty < pwm_channel6.cprd)
800051dc:	c1 e8       	rjmp	80005218 <main+0x108>
  {
	  pwm_channel6.cdty++;
800051de:	2f f8       	sub	r8,-1
800051e0:	8f 18       	st.w	r7[0x4],r8
	  pwm_channel6.cupd = pwm_channel6.cdty;
800051e2:	8f 48       	st.w	r7[0x10],r8
	  //pwm_channel6.cdty--;
	  pwm_async_update_channel(AVR32_PWM_ENA_CHID6, &pwm_channel6);
800051e4:	0e 9b       	mov	r11,r7
800051e6:	0c 9c       	mov	r12,r6
800051e8:	f0 1f 00 83 	mcall	800053f4 <main+0x2e4>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800051ec:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800051f0:	e0 79 d4 c0 	mov	r9,120000
800051f4:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800051f8:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800051fc:	14 38       	cp.w	r8,r10
800051fe:	e0 88 00 08 	brls	8000520e <main+0xfe>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80005202:	12 38       	cp.w	r8,r9
80005204:	fe 98 ff fa 	brls	800051f8 <main+0xe8>
80005208:	12 3a       	cp.w	r10,r9
8000520a:	c0 73       	brcs	80005218 <main+0x108>
8000520c:	cf 6b       	rjmp	800051f8 <main+0xe8>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000520e:	12 38       	cp.w	r8,r9
80005210:	e0 8b 00 04 	brhi	80005218 <main+0x108>
80005214:	12 3a       	cp.w	r10,r9
80005216:	cf 12       	brcc	800051f8 <main+0xe8>
  // Start the timer/counter.
  tc_start(tc, TC_CHANNEL);                    // And start the timer/counter.
  


  while(pwm_channel6.cdty < pwm_channel6.cprd)
80005218:	6e 18       	ld.w	r8,r7[0x4]
8000521a:	6e 29       	ld.w	r9,r7[0x8]
8000521c:	12 38       	cp.w	r8,r9
8000521e:	ce 03       	brcs	800051de <main+0xce>
		.spck_delay   = 0,
		.trans_delay  = 0,
		.stay_act     = 1,
		.spi_mode     = 0,
		.modfdis      = 1
	};
80005220:	4f 68       	lddpc	r8,800053f8 <main+0x2e8>
80005222:	1a 97       	mov	r7,sp
80005224:	f0 ea 00 00 	ld.d	r10,r8[0]
80005228:	fa eb 00 00 	st.d	sp[0],r10
8000522c:	f0 e8 00 08 	ld.d	r8,r8[8]
80005230:	fa e9 00 08 	st.d	sp[8],r8

	// Assign I/Os to SPI.
	gpio_enable_module(SD_MMC_SPI_GPIO_MAP,
80005234:	30 4b       	mov	r11,4
80005236:	4f 2c       	lddpc	r12,800053fc <main+0x2ec>
80005238:	f0 1f 00 72 	mcall	80005400 <main+0x2f0>
	sizeof(SD_MMC_SPI_GPIO_MAP) / sizeof(SD_MMC_SPI_GPIO_MAP[0]));

	// Initialize as master.
	spi_initMaster(SD_MMC_SPI, &spiOptions);
8000523c:	1a 9b       	mov	r11,sp
8000523e:	fe 7c 24 00 	mov	r12,-56320
80005242:	f0 1f 00 71 	mcall	80005404 <main+0x2f4>

	// Set SPI selection mode: variable_ps, pcs_decode, delay.
	spi_selectionMode(SD_MMC_SPI, 0, 0, 0);
80005246:	30 09       	mov	r9,0
80005248:	12 9a       	mov	r10,r9
8000524a:	12 9b       	mov	r11,r9
8000524c:	fe 7c 24 00 	mov	r12,-56320
80005250:	f0 1f 00 6e 	mcall	80005408 <main+0x2f8>

	// Enable SPI module.
	spi_enable(SD_MMC_SPI);
80005254:	fe 7c 24 00 	mov	r12,-56320
80005258:	f0 1f 00 6d 	mcall	8000540c <main+0x2fc>

	// Initialize SD/MMC driver with SPI clock (PBA).
	sd_mmc_spi_init(spiOptions, PBA_HZ);
8000525c:	20 4d       	sub	sp,16
8000525e:	ee e8 00 00 	ld.d	r8,r7[0]
80005262:	fa e9 00 00 	st.d	sp[0],r8
80005266:	ee e8 00 08 	ld.d	r8,r7[8]
8000526a:	fa e9 00 08 	st.d	sp[8],r8
8000526e:	e0 6c 1b 00 	mov	r12,6912
80005272:	ea 1c 00 b7 	orh	r12,0xb7
80005276:	f0 1f 00 67 	mcall	80005410 <main+0x300>
 
 uint8_t hayClave=0;
  uint32_t sector =10;
  char disp[50];
  char clave[7];
  usart_write_line(&AVR32_USART0,"Presione Left \n");
8000527a:	4e 7b       	lddpc	r11,80005414 <main+0x304>
8000527c:	fe 7c 14 00 	mov	r12,-60416
80005280:	f0 1f 00 66 	mcall	80005418 <main+0x308>
  usart_write_line(&AVR32_USART0,"Presione Right \n");
80005284:	4e 6b       	lddpc	r11,8000541c <main+0x30c>
80005286:	fe 7c 14 00 	mov	r12,-60416
8000528a:	f0 1f 00 64 	mcall	80005418 <main+0x308>
  usart_write_line(&AVR32_USART0,"Presione Enter \n");
8000528e:	4e 5b       	lddpc	r11,80005420 <main+0x310>
80005290:	fe 7c 14 00 	mov	r12,-60416
80005294:	f0 1f 00 61 	mcall	80005418 <main+0x308>
  
  reset6502();
80005298:	f0 1f 00 63 	mcall	80005424 <main+0x314>
8000529c:	2f cd       	sub	sp,-16
   
   char disp3[10];
  while (1)
  {
	  if (debounce2(QT1081_TOUCH_SENSOR_ENTER))
8000529e:	33 a5       	mov	r5,58
	  {
		  
		  usart_write_line(&AVR32_USART0,"Status : ");
800052a0:	4e 22       	lddpc	r2,80005428 <main+0x318>
800052a2:	fe 77 14 00 	mov	r7,-60416
		  step6502();
		  sprintf(disp3,"%d",status);
800052a6:	4e 24       	lddpc	r4,8000542c <main+0x31c>
800052a8:	fa c6 ff f0 	sub	r6,sp,-16
800052ac:	4e 11       	lddpc	r1,80005430 <main+0x320>
		  usart_write_line(&AVR32_USART0,disp3);
		  usart_write_line(&AVR32_USART0,"\n");
800052ae:	4e 23       	lddpc	r3,80005434 <main+0x324>
		  usart_write_line(&AVR32_USART0,"PC : ");
800052b0:	4e 20       	lddpc	r0,80005438 <main+0x328>
  reset6502();
   
   char disp3[10];
  while (1)
  {
	  if (debounce2(QT1081_TOUCH_SENSOR_ENTER))
800052b2:	0a 9c       	mov	r12,r5
800052b4:	f0 1f 00 62 	mcall	8000543c <main+0x32c>
800052b8:	cf d0       	breq	800052b2 <main+0x1a2>
	  {
		  
		  usart_write_line(&AVR32_USART0,"Status : ");
800052ba:	04 9b       	mov	r11,r2
800052bc:	0e 9c       	mov	r12,r7
800052be:	f0 1f 00 57 	mcall	80005418 <main+0x308>
		  step6502();
800052c2:	f0 1f 00 60 	mcall	80005440 <main+0x330>
		  sprintf(disp3,"%d",status);
800052c6:	03 88       	ld.ub	r8,r1[0x0]
800052c8:	1a d8       	st.w	--sp,r8
800052ca:	08 9b       	mov	r11,r4
800052cc:	0c 9c       	mov	r12,r6
800052ce:	f0 1f 00 5e 	mcall	80005444 <main+0x334>
		  usart_write_line(&AVR32_USART0,disp3);
800052d2:	0c 9b       	mov	r11,r6
800052d4:	0e 9c       	mov	r12,r7
800052d6:	f0 1f 00 51 	mcall	80005418 <main+0x308>
		  usart_write_line(&AVR32_USART0,"\n");
800052da:	06 9b       	mov	r11,r3
800052dc:	0e 9c       	mov	r12,r7
800052de:	f0 1f 00 4f 	mcall	80005418 <main+0x308>
		  usart_write_line(&AVR32_USART0,"PC : ");
800052e2:	00 9b       	mov	r11,r0
800052e4:	0e 9c       	mov	r12,r7
800052e6:	f0 1f 00 4d 	mcall	80005418 <main+0x308>
		  sprintf(disp3,"%d",pc);
800052ea:	4d 89       	lddpc	r9,80005448 <main+0x338>
800052ec:	92 88       	ld.uh	r8,r9[0x0]
800052ee:	1a d8       	st.w	--sp,r8
800052f0:	08 9b       	mov	r11,r4
800052f2:	0c 9c       	mov	r12,r6
800052f4:	f0 1f 00 54 	mcall	80005444 <main+0x334>
		  usart_write_line(&AVR32_USART0,disp3);
800052f8:	0c 9b       	mov	r11,r6
800052fa:	0e 9c       	mov	r12,r7
800052fc:	f0 1f 00 47 	mcall	80005418 <main+0x308>
		  usart_write_line(&AVR32_USART0,"\n");
80005300:	06 9b       	mov	r11,r3
80005302:	0e 9c       	mov	r12,r7
80005304:	f0 1f 00 45 	mcall	80005418 <main+0x308>
		   usart_write_line(&AVR32_USART0,"X : ");
80005308:	4d 1b       	lddpc	r11,8000544c <main+0x33c>
8000530a:	0e 9c       	mov	r12,r7
8000530c:	f0 1f 00 43 	mcall	80005418 <main+0x308>
		   sprintf(disp3,"%d",x);
80005310:	4d 08       	lddpc	r8,80005450 <main+0x340>
80005312:	11 88       	ld.ub	r8,r8[0x0]
80005314:	1a d8       	st.w	--sp,r8
80005316:	08 9b       	mov	r11,r4
80005318:	0c 9c       	mov	r12,r6
8000531a:	f0 1f 00 4b 	mcall	80005444 <main+0x334>
		   usart_write_line(&AVR32_USART0,disp3);
8000531e:	0c 9b       	mov	r11,r6
80005320:	0e 9c       	mov	r12,r7
80005322:	f0 1f 00 3e 	mcall	80005418 <main+0x308>
		   usart_write_line(&AVR32_USART0,"\n");
80005326:	06 9b       	mov	r11,r3
80005328:	0e 9c       	mov	r12,r7
8000532a:	f0 1f 00 3c 	mcall	80005418 <main+0x308>
		      usart_write_line(&AVR32_USART0,"Y : ");
8000532e:	4c ab       	lddpc	r11,80005454 <main+0x344>
80005330:	0e 9c       	mov	r12,r7
80005332:	f0 1f 00 3a 	mcall	80005418 <main+0x308>
		      sprintf(disp3,"%d",y);
80005336:	4c 98       	lddpc	r8,80005458 <main+0x348>
80005338:	11 88       	ld.ub	r8,r8[0x0]
8000533a:	1a d8       	st.w	--sp,r8
8000533c:	08 9b       	mov	r11,r4
8000533e:	0c 9c       	mov	r12,r6
80005340:	f0 1f 00 41 	mcall	80005444 <main+0x334>
		      usart_write_line(&AVR32_USART0,disp3);
80005344:	0c 9b       	mov	r11,r6
80005346:	0e 9c       	mov	r12,r7
80005348:	f0 1f 00 34 	mcall	80005418 <main+0x308>
		      usart_write_line(&AVR32_USART0,"\n");
8000534c:	06 9b       	mov	r11,r3
8000534e:	0e 9c       	mov	r12,r7
80005350:	f0 1f 00 32 	mcall	80005418 <main+0x308>
			     usart_write_line(&AVR32_USART0,"A : ");
80005354:	4c 2b       	lddpc	r11,8000545c <main+0x34c>
80005356:	0e 9c       	mov	r12,r7
80005358:	f0 1f 00 30 	mcall	80005418 <main+0x308>
			     sprintf(disp3,"%d",a);
8000535c:	4c 18       	lddpc	r8,80005460 <main+0x350>
8000535e:	11 88       	ld.ub	r8,r8[0x0]
80005360:	1a d8       	st.w	--sp,r8
80005362:	08 9b       	mov	r11,r4
80005364:	0c 9c       	mov	r12,r6
80005366:	f0 1f 00 38 	mcall	80005444 <main+0x334>
			     usart_write_line(&AVR32_USART0,disp3);
8000536a:	0c 9b       	mov	r11,r6
8000536c:	0e 9c       	mov	r12,r7
8000536e:	f0 1f 00 2b 	mcall	80005418 <main+0x308>
			     usart_write_line(&AVR32_USART0,"\n");
80005372:	06 9b       	mov	r11,r3
80005374:	0e 9c       	mov	r12,r7
80005376:	f0 1f 00 29 	mcall	80005418 <main+0x308>
		     usart_write_line(&AVR32_USART0,"SP : ");
8000537a:	4b bb       	lddpc	r11,80005464 <main+0x354>
8000537c:	0e 9c       	mov	r12,r7
8000537e:	f0 1f 00 27 	mcall	80005418 <main+0x308>
		     sprintf(disp3,"%d",sp);
80005382:	4b a8       	lddpc	r8,80005468 <main+0x358>
80005384:	11 88       	ld.ub	r8,r8[0x0]
80005386:	1a d8       	st.w	--sp,r8
80005388:	08 9b       	mov	r11,r4
8000538a:	0c 9c       	mov	r12,r6
8000538c:	f0 1f 00 2e 	mcall	80005444 <main+0x334>
		     usart_write_line(&AVR32_USART0,disp3);
80005390:	0c 9b       	mov	r11,r6
80005392:	0e 9c       	mov	r12,r7
80005394:	f0 1f 00 21 	mcall	80005418 <main+0x308>
		     usart_write_line(&AVR32_USART0,"\n");
80005398:	06 9b       	mov	r11,r3
8000539a:	0e 9c       	mov	r12,r7
8000539c:	f0 1f 00 1f 	mcall	80005418 <main+0x308>
800053a0:	2f ad       	sub	sp,-24
800053a2:	c8 8b       	rjmp	800052b2 <main+0x1a2>
800053a4:	80 00       	ld.sh	r0,r0[0x0]
800053a6:	32 98       	mov	r8,41
800053a8:	80 00       	ld.sh	r0,r0[0x0]
800053aa:	2f 94       	sub	r4,-7
800053ac:	80 00       	ld.sh	r0,r0[0x0]
800053ae:	21 48       	sub	r8,20
800053b0:	80 00       	ld.sh	r0,r0[0x0]
800053b2:	33 24       	mov	r4,50
800053b4:	00 00       	add	r0,r0
800053b6:	00 08       	add	r8,r0
800053b8:	80 00       	ld.sh	r0,r0[0x0]
800053ba:	32 b4       	mov	r4,43
800053bc:	80 00       	ld.sh	r0,r0[0x0]
800053be:	32 ea       	mov	r10,46
800053c0:	80 00       	ld.sh	r0,r0[0x0]
800053c2:	20 98       	sub	r8,9
800053c4:	80 00       	ld.sh	r0,r0[0x0]
800053c6:	30 98       	mov	r8,9
800053c8:	80 00       	ld.sh	r0,r0[0x0]
800053ca:	54 6c       	stdsp	sp[0x118],r12
800053cc:	80 00       	ld.sh	r0,r0[0x0]
800053ce:	30 18       	mov	r8,1
800053d0:	80 00       	ld.sh	r0,r0[0x0]
800053d2:	4f b4       	lddpc	r4,800055bc <__avr32_f64_mul_op1_subnormal+0x1a>
800053d4:	80 00       	ld.sh	r0,r0[0x0]
800053d6:	4f 00       	lddpc	r0,80005594 <__avr32_f64_mul+0x8c>
800053d8:	00 00       	add	r0,r0
800053da:	00 28       	rsub	r8,r0
800053dc:	80 00       	ld.sh	r0,r0[0x0]
800053de:	c2 94       	brge	80005430 <main+0x320>
800053e0:	80 00       	ld.sh	r0,r0[0x0]
800053e2:	35 5a       	mov	r10,85
800053e4:	80 00       	ld.sh	r0,r0[0x0]
800053e6:	36 1a       	mov	r10,97
800053e8:	80 00       	ld.sh	r0,r0[0x0]
800053ea:	c2 78       	rjmp	80005438 <main+0x328>
800053ec:	80 00       	ld.sh	r0,r0[0x0]
800053ee:	36 4e       	mov	lr,100
800053f0:	80 00       	ld.sh	r0,r0[0x0]
800053f2:	35 f6       	mov	r6,95
800053f4:	80 00       	ld.sh	r0,r0[0x0]
800053f6:	32 fc       	mov	r12,47
800053f8:	80 00       	ld.sh	r0,r0[0x0]
800053fa:	bd a0       	sbr	r0,0x1c
800053fc:	80 00       	ld.sh	r0,r0[0x0]
800053fe:	c2 58       	rjmp	80005448 <main+0x338>
80005400:	80 00       	ld.sh	r0,r0[0x0]
80005402:	2f 64       	sub	r4,-10
80005404:	80 00       	ld.sh	r0,r0[0x0]
80005406:	33 8a       	mov	r10,56
80005408:	80 00       	ld.sh	r0,r0[0x0]
8000540a:	33 c2       	mov	r2,60
8000540c:	80 00       	ld.sh	r0,r0[0x0]
8000540e:	35 18       	mov	r8,81
80005410:	80 00       	ld.sh	r0,r0[0x0]
80005412:	2d c0       	sub	r0,-36
80005414:	80 00       	ld.sh	r0,r0[0x0]
80005416:	c1 d8       	rjmp	80005450 <main+0x340>
80005418:	80 00       	ld.sh	r0,r0[0x0]
8000541a:	37 f0       	mov	r0,127
8000541c:	80 00       	ld.sh	r0,r0[0x0]
8000541e:	c1 e8       	rjmp	8000545a <main+0x34a>
80005420:	80 00       	ld.sh	r0,r0[0x0]
80005422:	c1 fc       	rcall	80005460 <main+0x350>
80005424:	80 00       	ld.sh	r0,r0[0x0]
80005426:	39 4c       	mov	r12,-108
80005428:	80 00       	ld.sh	r0,r0[0x0]
8000542a:	c2 10       	breq	8000546c <tc_irq>
8000542c:	80 00       	ld.sh	r0,r0[0x0]
8000542e:	c2 1c       	rcall	80005470 <tc_irq+0x4>
80005430:	00 00       	add	r0,r0
80005432:	0b 05       	ld.w	r5,r5++
80005434:	80 00       	ld.sh	r0,r0[0x0]
80005436:	c2 20       	breq	8000547a <tc_irq+0xe>
80005438:	80 00       	ld.sh	r0,r0[0x0]
8000543a:	c2 24       	brge	8000547e <tc_irq+0x12>
8000543c:	80 00       	ld.sh	r0,r0[0x0]
8000543e:	50 80       	stdsp	sp[0x20],r0
80005440:	80 00       	ld.sh	r0,r0[0x0]
80005442:	40 88       	lddsp	r8,sp[0x20]
80005444:	80 00       	ld.sh	r0,r0[0x0]
80005446:	5e 4c       	retge	r12
80005448:	00 00       	add	r0,r0
8000544a:	0b 02       	ld.w	r2,r5++
8000544c:	80 00       	ld.sh	r0,r0[0x0]
8000544e:	c2 2c       	rcall	80005492 <tc_irq+0x26>
80005450:	00 00       	add	r0,r0
80005452:	08 ee       	st.h	--r4,lr
80005454:	80 00       	ld.sh	r0,r0[0x0]
80005456:	c2 34       	brge	8000549c <tc_irq+0x30>
80005458:	00 00       	add	r0,r0
8000545a:	0b 00       	ld.w	r0,r5++
8000545c:	80 00       	ld.sh	r0,r0[0x0]
8000545e:	c2 3c       	rcall	800054a4 <tc_irq+0x38>
80005460:	00 00       	add	r0,r0
80005462:	0b 04       	ld.w	r4,r5++
80005464:	80 00       	ld.sh	r0,r0[0x0]
80005466:	c2 44       	brge	800054ae <tc_irq+0x42>
80005468:	00 00       	add	r0,r0
8000546a:	0b 01       	ld.w	r1,r5++

8000546c <tc_irq>:
	
} 
*/
__attribute__((__interrupt__))
static void tc_irq(void)
{
8000546c:	eb cd 40 80 	pushm	r7,lr
  // Increment the ms seconds counter
  tc_tick++;
80005470:	49 e7       	lddpc	r7,800054e8 <tc_irq+0x7c>
80005472:	6e 08       	ld.w	r8,r7[0x0]
80005474:	2f f8       	sub	r8,-1
80005476:	8f 08       	st.w	r7[0x0],r8

  // Clear the interrupt flag. This is a side effect of reading the TC SR.
  tc_read_sr(EXAMPLE_TC, TC_CHANNEL);
80005478:	30 0b       	mov	r11,0
8000547a:	fe 7c 38 00 	mov	r12,-51200
8000547e:	f0 1f 00 1c 	mcall	800054ec <tc_irq+0x80>

  // Toggle a GPIO pin (this pin is used as a regular GPIO pin).
  if (tc_tick>=1000)
80005482:	6e 08       	ld.w	r8,r7[0x0]
80005484:	e0 48 03 e7 	cp.w	r8,999
80005488:	e0 88 00 2c 	brls	800054e0 <tc_irq+0x74>
  {		
	   gpio_tgl_gpio_pin(LED0_GPIO);
8000548c:	33 bc       	mov	r12,59
8000548e:	f0 1f 00 19 	mcall	800054f0 <tc_irq+0x84>
		  tc_tick =0;
80005492:	30 09       	mov	r9,0
80005494:	8f 09       	st.w	r7[0x0],r9
		  segundos++;
80005496:	49 88       	lddpc	r8,800054f4 <tc_irq+0x88>
80005498:	70 09       	ld.w	r9,r8[0x0]
8000549a:	2f f9       	sub	r9,-1
8000549c:	91 09       	st.w	r8[0x0],r9
		  if (segundos>=60)
8000549e:	70 08       	ld.w	r8,r8[0x0]
800054a0:	e0 48 00 3b 	cp.w	r8,59
800054a4:	e0 8a 00 1e 	brle	800054e0 <tc_irq+0x74>
		  {
			  segundos=0;
800054a8:	30 09       	mov	r9,0
800054aa:	49 38       	lddpc	r8,800054f4 <tc_irq+0x88>
800054ac:	91 09       	st.w	r8[0x0],r9
			  minutos++;
800054ae:	49 38       	lddpc	r8,800054f8 <tc_irq+0x8c>
800054b0:	70 0a       	ld.w	r10,r8[0x0]
800054b2:	2f fa       	sub	r10,-1
800054b4:	91 0a       	st.w	r8[0x0],r10
			  gana1=0;
800054b6:	49 2a       	lddpc	r10,800054fc <tc_irq+0x90>
800054b8:	95 09       	st.w	r10[0x0],r9
			  if (minutos>=60)
800054ba:	70 08       	ld.w	r8,r8[0x0]
800054bc:	e0 48 00 3b 	cp.w	r8,59
800054c0:	e0 8a 00 10 	brle	800054e0 <tc_irq+0x74>
			  {
				  minutos=0;
800054c4:	48 d8       	lddpc	r8,800054f8 <tc_irq+0x8c>
800054c6:	91 09       	st.w	r8[0x0],r9
				  horas++;
800054c8:	48 e8       	lddpc	r8,80005500 <tc_irq+0x94>
800054ca:	70 0a       	ld.w	r10,r8[0x0]
800054cc:	2f fa       	sub	r10,-1
800054ce:	91 0a       	st.w	r8[0x0],r10
				  gana2=0;
800054d0:	48 da       	lddpc	r10,80005504 <tc_irq+0x98>
800054d2:	95 09       	st.w	r10[0x0],r9
				  if (horas>=24)
800054d4:	70 08       	ld.w	r8,r8[0x0]
800054d6:	59 78       	cp.w	r8,23
800054d8:	e0 8a 00 04 	brle	800054e0 <tc_irq+0x74>
				  {
					  horas=0;
800054dc:	48 98       	lddpc	r8,80005500 <tc_irq+0x94>
800054de:	91 09       	st.w	r8[0x0],r9
		  }  
	 
  }
  

}
800054e0:	e3 cd 40 80 	ldm	sp++,r7,lr
800054e4:	d6 03       	rete
800054e6:	00 00       	add	r0,r0
800054e8:	00 00       	add	r0,r0
800054ea:	06 68       	and	r8,r3
800054ec:	80 00       	ld.sh	r0,r0[0x0]
800054ee:	36 08       	mov	r8,96
800054f0:	80 00       	ld.sh	r0,r0[0x0]
800054f2:	2f fa       	sub	r10,-1
800054f4:	00 00       	add	r0,r0
800054f6:	06 6c       	and	r12,r3
800054f8:	00 00       	add	r0,r0
800054fa:	06 5c       	eor	r12,r3
800054fc:	00 00       	add	r0,r0
800054fe:	00 2c       	rsub	r12,r0
80005500:	00 00       	add	r0,r0
80005502:	06 60       	and	r0,r3
80005504:	00 00       	add	r0,r0
80005506:	00 30       	cp.w	r0,r0

80005508 <__avr32_f64_mul>:
80005508:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
8000550c:	e0 80 00 dc 	breq	800056c4 <__avr32_f64_mul_op1_zero>
80005510:	d4 21       	pushm	r4-r7,lr
80005512:	f7 e9 20 0e 	eor	lr,r11,r9
80005516:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000551a:	30 15       	mov	r5,1
8000551c:	c4 30       	breq	800055a2 <__avr32_f64_mul_op1_subnormal>
8000551e:	ab 6b       	lsl	r11,0xa
80005520:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
80005524:	ab 6a       	lsl	r10,0xa
80005526:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
8000552a:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000552e:	c5 c0       	breq	800055e6 <__avr32_f64_mul_op2_subnormal>
80005530:	a1 78       	lsl	r8,0x1
80005532:	5c f9       	rol	r9
80005534:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
80005538:	e0 47 07 ff 	cp.w	r7,2047
8000553c:	c7 70       	breq	8000562a <__avr32_f64_mul_op_nan_or_inf>
8000553e:	e0 46 07 ff 	cp.w	r6,2047
80005542:	c7 40       	breq	8000562a <__avr32_f64_mul_op_nan_or_inf>
80005544:	ee 06 00 0c 	add	r12,r7,r6
80005548:	e0 2c 03 fe 	sub	r12,1022
8000554c:	f6 08 06 44 	mulu.d	r4,r11,r8
80005550:	f4 09 07 44 	macu.d	r4,r10,r9
80005554:	f4 08 06 46 	mulu.d	r6,r10,r8
80005558:	f6 09 06 4a 	mulu.d	r10,r11,r9
8000555c:	08 07       	add	r7,r4
8000555e:	f4 05 00 4a 	adc	r10,r10,r5
80005562:	5c 0b       	acr	r11
80005564:	ed bb 00 14 	bld	r11,0x14
80005568:	c0 50       	breq	80005572 <__avr32_f64_mul+0x6a>
8000556a:	a1 77       	lsl	r7,0x1
8000556c:	5c fa       	rol	r10
8000556e:	5c fb       	rol	r11
80005570:	20 1c       	sub	r12,1
80005572:	58 0c       	cp.w	r12,0
80005574:	e0 8a 00 6f 	brle	80005652 <__avr32_f64_mul_res_subnormal>
80005578:	e0 4c 07 ff 	cp.w	r12,2047
8000557c:	e0 84 00 9c 	brge	800056b4 <__avr32_f64_mul_res_inf>
80005580:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
80005584:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
80005588:	ef e6 12 17 	or	r7,r7,r6>>0x1
8000558c:	ee 17 80 00 	eorh	r7,0x8000
80005590:	f1 b7 04 20 	satu	r7,0x1
80005594:	0e 0a       	add	r10,r7
80005596:	5c 0b       	acr	r11
80005598:	ed be 00 1f 	bld	lr,0x1f
8000559c:	ef bb 00 1f 	bst	r11,0x1f
800055a0:	d8 22       	popm	r4-r7,pc

800055a2 <__avr32_f64_mul_op1_subnormal>:
800055a2:	e4 1b 00 0f 	andh	r11,0xf
800055a6:	f4 0c 12 00 	clz	r12,r10
800055aa:	f6 06 12 00 	clz	r6,r11
800055ae:	f7 bc 03 e1 	sublo	r12,-31
800055b2:	f8 06 17 30 	movlo	r6,r12
800055b6:	f7 b6 02 01 	subhs	r6,1
800055ba:	e0 46 00 20 	cp.w	r6,32
800055be:	c0 d4       	brge	800055d8 <__avr32_f64_mul_op1_subnormal+0x36>
800055c0:	ec 0c 11 20 	rsub	r12,r6,32
800055c4:	f6 06 09 4b 	lsl	r11,r11,r6
800055c8:	f4 0c 0a 4c 	lsr	r12,r10,r12
800055cc:	18 4b       	or	r11,r12
800055ce:	f4 06 09 4a 	lsl	r10,r10,r6
800055d2:	20 b6       	sub	r6,11
800055d4:	0c 17       	sub	r7,r6
800055d6:	ca ab       	rjmp	8000552a <__avr32_f64_mul+0x22>
800055d8:	f4 06 09 4b 	lsl	r11,r10,r6
800055dc:	c6 40       	breq	800056a4 <__avr32_f64_mul_res_zero>
800055de:	30 0a       	mov	r10,0
800055e0:	20 b6       	sub	r6,11
800055e2:	0c 17       	sub	r7,r6
800055e4:	ca 3b       	rjmp	8000552a <__avr32_f64_mul+0x22>

800055e6 <__avr32_f64_mul_op2_subnormal>:
800055e6:	e4 19 00 0f 	andh	r9,0xf
800055ea:	f0 0c 12 00 	clz	r12,r8
800055ee:	f2 05 12 00 	clz	r5,r9
800055f2:	f7 bc 03 ea 	sublo	r12,-22
800055f6:	f8 05 17 30 	movlo	r5,r12
800055fa:	f7 b5 02 0a 	subhs	r5,10
800055fe:	e0 45 00 20 	cp.w	r5,32
80005602:	c0 d4       	brge	8000561c <__avr32_f64_mul_op2_subnormal+0x36>
80005604:	ea 0c 11 20 	rsub	r12,r5,32
80005608:	f2 05 09 49 	lsl	r9,r9,r5
8000560c:	f0 0c 0a 4c 	lsr	r12,r8,r12
80005610:	18 49       	or	r9,r12
80005612:	f0 05 09 48 	lsl	r8,r8,r5
80005616:	20 25       	sub	r5,2
80005618:	0a 16       	sub	r6,r5
8000561a:	c8 fb       	rjmp	80005538 <__avr32_f64_mul+0x30>
8000561c:	f0 05 09 49 	lsl	r9,r8,r5
80005620:	c4 20       	breq	800056a4 <__avr32_f64_mul_res_zero>
80005622:	30 08       	mov	r8,0
80005624:	20 25       	sub	r5,2
80005626:	0a 16       	sub	r6,r5
80005628:	c8 8b       	rjmp	80005538 <__avr32_f64_mul+0x30>

8000562a <__avr32_f64_mul_op_nan_or_inf>:
8000562a:	e4 19 00 0f 	andh	r9,0xf
8000562e:	e4 1b 00 0f 	andh	r11,0xf
80005632:	14 4b       	or	r11,r10
80005634:	10 49       	or	r9,r8
80005636:	e0 47 07 ff 	cp.w	r7,2047
8000563a:	c0 91       	brne	8000564c <__avr32_f64_mul_op1_not_naninf>
8000563c:	58 0b       	cp.w	r11,0
8000563e:	c3 81       	brne	800056ae <__avr32_f64_mul_res_nan>
80005640:	e0 46 07 ff 	cp.w	r6,2047
80005644:	c3 81       	brne	800056b4 <__avr32_f64_mul_res_inf>
80005646:	58 09       	cp.w	r9,0
80005648:	c3 60       	breq	800056b4 <__avr32_f64_mul_res_inf>
8000564a:	c3 28       	rjmp	800056ae <__avr32_f64_mul_res_nan>

8000564c <__avr32_f64_mul_op1_not_naninf>:
8000564c:	58 09       	cp.w	r9,0
8000564e:	c3 30       	breq	800056b4 <__avr32_f64_mul_res_inf>
80005650:	c2 f8       	rjmp	800056ae <__avr32_f64_mul_res_nan>

80005652 <__avr32_f64_mul_res_subnormal>:
80005652:	5c 3c       	neg	r12
80005654:	2f fc       	sub	r12,-1
80005656:	f1 bc 04 c0 	satu	r12,0x6
8000565a:	e0 4c 00 20 	cp.w	r12,32
8000565e:	c1 14       	brge	80005680 <__avr32_f64_mul_res_subnormal+0x2e>
80005660:	f8 08 11 20 	rsub	r8,r12,32
80005664:	0e 46       	or	r6,r7
80005666:	ee 0c 0a 47 	lsr	r7,r7,r12
8000566a:	f4 08 09 49 	lsl	r9,r10,r8
8000566e:	12 47       	or	r7,r9
80005670:	f4 0c 0a 4a 	lsr	r10,r10,r12
80005674:	f6 08 09 49 	lsl	r9,r11,r8
80005678:	12 4a       	or	r10,r9
8000567a:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000567e:	c8 3b       	rjmp	80005584 <__avr32_f64_mul+0x7c>
80005680:	f8 08 11 20 	rsub	r8,r12,32
80005684:	f9 b9 00 00 	moveq	r9,0
80005688:	c0 30       	breq	8000568e <__avr32_f64_mul_res_subnormal+0x3c>
8000568a:	f6 08 09 49 	lsl	r9,r11,r8
8000568e:	0e 46       	or	r6,r7
80005690:	ed ea 10 16 	or	r6,r6,r10<<0x1
80005694:	f4 0c 0a 4a 	lsr	r10,r10,r12
80005698:	f3 ea 10 07 	or	r7,r9,r10
8000569c:	f6 0c 0a 4a 	lsr	r10,r11,r12
800056a0:	30 0b       	mov	r11,0
800056a2:	c7 1b       	rjmp	80005584 <__avr32_f64_mul+0x7c>

800056a4 <__avr32_f64_mul_res_zero>:
800056a4:	1c 9b       	mov	r11,lr
800056a6:	e6 1b 80 00 	andh	r11,0x8000,COH
800056aa:	30 0a       	mov	r10,0
800056ac:	d8 22       	popm	r4-r7,pc

800056ae <__avr32_f64_mul_res_nan>:
800056ae:	3f fb       	mov	r11,-1
800056b0:	3f fa       	mov	r10,-1
800056b2:	d8 22       	popm	r4-r7,pc

800056b4 <__avr32_f64_mul_res_inf>:
800056b4:	f0 6b 00 00 	mov	r11,-1048576
800056b8:	ed be 00 1f 	bld	lr,0x1f
800056bc:	ef bb 00 1f 	bst	r11,0x1f
800056c0:	30 0a       	mov	r10,0
800056c2:	d8 22       	popm	r4-r7,pc

800056c4 <__avr32_f64_mul_op1_zero>:
800056c4:	f7 e9 20 0b 	eor	r11,r11,r9
800056c8:	e6 1b 80 00 	andh	r11,0x8000,COH
800056cc:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
800056d0:	e0 4c 07 ff 	cp.w	r12,2047
800056d4:	5e 1c       	retne	r12
800056d6:	3f fa       	mov	r10,-1
800056d8:	3f fb       	mov	r11,-1
800056da:	5e fc       	retal	r12

800056dc <__avr32_f64_sub_from_add>:
800056dc:	ee 19 80 00 	eorh	r9,0x8000

800056e0 <__avr32_f64_sub>:
800056e0:	f7 e9 20 0c 	eor	r12,r11,r9
800056e4:	e0 86 00 ca 	brmi	80005878 <__avr32_f64_add_from_sub>
800056e8:	eb cd 40 e0 	pushm	r5-r7,lr
800056ec:	16 9c       	mov	r12,r11
800056ee:	e6 1c 80 00 	andh	r12,0x8000,COH
800056f2:	bf db       	cbr	r11,0x1f
800056f4:	bf d9       	cbr	r9,0x1f
800056f6:	10 3a       	cp.w	r10,r8
800056f8:	f2 0b 13 00 	cpc	r11,r9
800056fc:	c0 92       	brcc	8000570e <__avr32_f64_sub+0x2e>
800056fe:	16 97       	mov	r7,r11
80005700:	12 9b       	mov	r11,r9
80005702:	0e 99       	mov	r9,r7
80005704:	14 97       	mov	r7,r10
80005706:	10 9a       	mov	r10,r8
80005708:	0e 98       	mov	r8,r7
8000570a:	ee 1c 80 00 	eorh	r12,0x8000
8000570e:	f6 07 16 14 	lsr	r7,r11,0x14
80005712:	ab 7b       	lsl	r11,0xb
80005714:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
80005718:	ab 7a       	lsl	r10,0xb
8000571a:	bf bb       	sbr	r11,0x1f
8000571c:	f2 06 16 14 	lsr	r6,r9,0x14
80005720:	c4 40       	breq	800057a8 <__avr32_f64_sub_opL_subnormal>
80005722:	ab 79       	lsl	r9,0xb
80005724:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80005728:	ab 78       	lsl	r8,0xb
8000572a:	bf b9       	sbr	r9,0x1f

8000572c <__avr32_f64_sub_opL_subnormal_done>:
8000572c:	e0 47 07 ff 	cp.w	r7,2047
80005730:	c4 f0       	breq	800057ce <__avr32_f64_sub_opH_nan_or_inf>
80005732:	0e 26       	rsub	r6,r7
80005734:	c1 20       	breq	80005758 <__avr32_f64_sub_shift_done>
80005736:	ec 05 11 20 	rsub	r5,r6,32
8000573a:	e0 46 00 20 	cp.w	r6,32
8000573e:	c7 c2       	brcc	80005836 <__avr32_f64_sub_longshift>
80005740:	f0 05 09 4e 	lsl	lr,r8,r5
80005744:	f2 05 09 45 	lsl	r5,r9,r5
80005748:	f0 06 0a 48 	lsr	r8,r8,r6
8000574c:	f2 06 0a 49 	lsr	r9,r9,r6
80005750:	0a 48       	or	r8,r5
80005752:	58 0e       	cp.w	lr,0
80005754:	5f 1e       	srne	lr
80005756:	1c 48       	or	r8,lr

80005758 <__avr32_f64_sub_shift_done>:
80005758:	10 1a       	sub	r10,r8
8000575a:	f6 09 01 4b 	sbc	r11,r11,r9
8000575e:	f6 06 12 00 	clz	r6,r11
80005762:	c0 e0       	breq	8000577e <__avr32_f64_sub_longnormalize_done>
80005764:	c7 83       	brcs	80005854 <__avr32_f64_sub_longnormalize>
80005766:	ec 0e 11 20 	rsub	lr,r6,32
8000576a:	f6 06 09 4b 	lsl	r11,r11,r6
8000576e:	f4 0e 0a 4e 	lsr	lr,r10,lr
80005772:	1c 4b       	or	r11,lr
80005774:	f4 06 09 4a 	lsl	r10,r10,r6
80005778:	0c 17       	sub	r7,r6
8000577a:	e0 8a 00 39 	brle	800057ec <__avr32_f64_sub_subnormal_result>

8000577e <__avr32_f64_sub_longnormalize_done>:
8000577e:	f4 09 15 15 	lsl	r9,r10,0x15
80005782:	ab 9a       	lsr	r10,0xb
80005784:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80005788:	ab 9b       	lsr	r11,0xb
8000578a:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000578e:	18 4b       	or	r11,r12

80005790 <__avr32_f64_sub_round>:
80005790:	fc 17 80 00 	movh	r7,0x8000
80005794:	ed ba 00 00 	bld	r10,0x0
80005798:	f7 b7 01 ff 	subne	r7,-1
8000579c:	0e 39       	cp.w	r9,r7
8000579e:	5f 29       	srhs	r9
800057a0:	12 0a       	add	r10,r9
800057a2:	5c 0b       	acr	r11
800057a4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800057a8 <__avr32_f64_sub_opL_subnormal>:
800057a8:	ab 79       	lsl	r9,0xb
800057aa:	f3 e8 13 59 	or	r9,r9,r8>>0x15
800057ae:	ab 78       	lsl	r8,0xb
800057b0:	f3 e8 10 0e 	or	lr,r9,r8
800057b4:	f9 b6 01 01 	movne	r6,1
800057b8:	ee 0e 11 00 	rsub	lr,r7,0
800057bc:	f9 b7 00 01 	moveq	r7,1
800057c0:	ef bb 00 1f 	bst	r11,0x1f
800057c4:	f7 ea 10 0e 	or	lr,r11,r10
800057c8:	f9 b7 00 00 	moveq	r7,0
800057cc:	cb 0b       	rjmp	8000572c <__avr32_f64_sub_opL_subnormal_done>

800057ce <__avr32_f64_sub_opH_nan_or_inf>:
800057ce:	bf db       	cbr	r11,0x1f
800057d0:	f7 ea 10 0e 	or	lr,r11,r10
800057d4:	c0 81       	brne	800057e4 <__avr32_f64_sub_return_nan>
800057d6:	e0 46 07 ff 	cp.w	r6,2047
800057da:	c0 50       	breq	800057e4 <__avr32_f64_sub_return_nan>
800057dc:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
800057e0:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800057e4 <__avr32_f64_sub_return_nan>:
800057e4:	3f fa       	mov	r10,-1
800057e6:	3f fb       	mov	r11,-1
800057e8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800057ec <__avr32_f64_sub_subnormal_result>:
800057ec:	5c 37       	neg	r7
800057ee:	2f f7       	sub	r7,-1
800057f0:	f1 b7 04 c0 	satu	r7,0x6
800057f4:	e0 47 00 20 	cp.w	r7,32
800057f8:	c1 14       	brge	8000581a <__avr32_f64_sub_subnormal_result+0x2e>
800057fa:	ee 08 11 20 	rsub	r8,r7,32
800057fe:	f4 08 09 49 	lsl	r9,r10,r8
80005802:	5f 16       	srne	r6
80005804:	f4 07 0a 4a 	lsr	r10,r10,r7
80005808:	0c 4a       	or	r10,r6
8000580a:	f6 08 09 49 	lsl	r9,r11,r8
8000580e:	f5 e9 10 0a 	or	r10,r10,r9
80005812:	f4 07 0a 4b 	lsr	r11,r10,r7
80005816:	30 07       	mov	r7,0
80005818:	cb 3b       	rjmp	8000577e <__avr32_f64_sub_longnormalize_done>
8000581a:	ee 08 11 40 	rsub	r8,r7,64
8000581e:	f6 08 09 49 	lsl	r9,r11,r8
80005822:	14 49       	or	r9,r10
80005824:	5f 16       	srne	r6
80005826:	f6 07 0a 4a 	lsr	r10,r11,r7
8000582a:	0c 4a       	or	r10,r6
8000582c:	30 0b       	mov	r11,0
8000582e:	30 07       	mov	r7,0
80005830:	ca 7b       	rjmp	8000577e <__avr32_f64_sub_longnormalize_done>
80005832:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80005836 <__avr32_f64_sub_longshift>:
80005836:	f1 b6 04 c0 	satu	r6,0x6
8000583a:	f0 0e 17 00 	moveq	lr,r8
8000583e:	c0 40       	breq	80005846 <__avr32_f64_sub_longshift+0x10>
80005840:	f2 05 09 4e 	lsl	lr,r9,r5
80005844:	10 4e       	or	lr,r8
80005846:	f2 06 0a 48 	lsr	r8,r9,r6
8000584a:	30 09       	mov	r9,0
8000584c:	58 0e       	cp.w	lr,0
8000584e:	5f 1e       	srne	lr
80005850:	1c 48       	or	r8,lr
80005852:	c8 3b       	rjmp	80005758 <__avr32_f64_sub_shift_done>

80005854 <__avr32_f64_sub_longnormalize>:
80005854:	f4 06 12 00 	clz	r6,r10
80005858:	f9 b7 03 00 	movlo	r7,0
8000585c:	f9 b6 03 00 	movlo	r6,0
80005860:	f9 bc 03 00 	movlo	r12,0
80005864:	f7 b6 02 e0 	subhs	r6,-32
80005868:	f4 06 09 4b 	lsl	r11,r10,r6
8000586c:	30 0a       	mov	r10,0
8000586e:	0c 17       	sub	r7,r6
80005870:	fe 9a ff be 	brle	800057ec <__avr32_f64_sub_subnormal_result>
80005874:	c8 5b       	rjmp	8000577e <__avr32_f64_sub_longnormalize_done>
80005876:	d7 03       	nop

80005878 <__avr32_f64_add_from_sub>:
80005878:	ee 19 80 00 	eorh	r9,0x8000

8000587c <__avr32_f64_add>:
8000587c:	f7 e9 20 0c 	eor	r12,r11,r9
80005880:	fe 96 ff 2e 	brmi	800056dc <__avr32_f64_sub_from_add>
80005884:	eb cd 40 e0 	pushm	r5-r7,lr
80005888:	16 9c       	mov	r12,r11
8000588a:	e6 1c 80 00 	andh	r12,0x8000,COH
8000588e:	bf db       	cbr	r11,0x1f
80005890:	bf d9       	cbr	r9,0x1f
80005892:	12 3b       	cp.w	r11,r9
80005894:	c0 72       	brcc	800058a2 <__avr32_f64_add+0x26>
80005896:	16 97       	mov	r7,r11
80005898:	12 9b       	mov	r11,r9
8000589a:	0e 99       	mov	r9,r7
8000589c:	14 97       	mov	r7,r10
8000589e:	10 9a       	mov	r10,r8
800058a0:	0e 98       	mov	r8,r7
800058a2:	30 0e       	mov	lr,0
800058a4:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
800058a8:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
800058ac:	b5 ab       	sbr	r11,0x14
800058ae:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
800058b2:	c6 20       	breq	80005976 <__avr32_f64_add_op2_subnormal>
800058b4:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
800058b8:	b5 a9       	sbr	r9,0x14
800058ba:	e0 47 07 ff 	cp.w	r7,2047
800058be:	c2 80       	breq	8000590e <__avr32_f64_add_opH_nan_or_inf>
800058c0:	0e 26       	rsub	r6,r7
800058c2:	c1 20       	breq	800058e6 <__avr32_f64_add_shift_done>
800058c4:	e0 46 00 36 	cp.w	r6,54
800058c8:	c1 52       	brcc	800058f2 <__avr32_f64_add_res_of_done>
800058ca:	ec 05 11 20 	rsub	r5,r6,32
800058ce:	e0 46 00 20 	cp.w	r6,32
800058d2:	c3 52       	brcc	8000593c <__avr32_f64_add_longshift>
800058d4:	f0 05 09 4e 	lsl	lr,r8,r5
800058d8:	f2 05 09 45 	lsl	r5,r9,r5
800058dc:	f0 06 0a 48 	lsr	r8,r8,r6
800058e0:	f2 06 0a 49 	lsr	r9,r9,r6
800058e4:	0a 48       	or	r8,r5

800058e6 <__avr32_f64_add_shift_done>:
800058e6:	10 0a       	add	r10,r8
800058e8:	f6 09 00 4b 	adc	r11,r11,r9
800058ec:	ed bb 00 15 	bld	r11,0x15
800058f0:	c3 40       	breq	80005958 <__avr32_f64_add_res_of>

800058f2 <__avr32_f64_add_res_of_done>:
800058f2:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
800058f6:	18 4b       	or	r11,r12

800058f8 <__avr32_f64_add_round>:
800058f8:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
800058fc:	18 4e       	or	lr,r12
800058fe:	ee 1e 80 00 	eorh	lr,0x8000
80005902:	f1 be 04 20 	satu	lr,0x1
80005906:	1c 0a       	add	r10,lr
80005908:	5c 0b       	acr	r11
8000590a:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000590e <__avr32_f64_add_opH_nan_or_inf>:
8000590e:	b5 cb       	cbr	r11,0x14
80005910:	f7 ea 10 0e 	or	lr,r11,r10
80005914:	c1 01       	brne	80005934 <__avr32_f64_add_return_nan>
80005916:	e0 46 07 ff 	cp.w	r6,2047
8000591a:	c0 30       	breq	80005920 <__avr32_f64_add_opL_nan_or_inf>
8000591c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80005920 <__avr32_f64_add_opL_nan_or_inf>:
80005920:	b5 c9       	cbr	r9,0x14
80005922:	f3 e8 10 0e 	or	lr,r9,r8
80005926:	c0 71       	brne	80005934 <__avr32_f64_add_return_nan>
80005928:	30 0a       	mov	r10,0
8000592a:	fc 1b 7f f0 	movh	r11,0x7ff0
8000592e:	18 4b       	or	r11,r12
80005930:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80005934 <__avr32_f64_add_return_nan>:
80005934:	3f fa       	mov	r10,-1
80005936:	3f fb       	mov	r11,-1
80005938:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000593c <__avr32_f64_add_longshift>:
8000593c:	f1 b6 04 c0 	satu	r6,0x6
80005940:	f0 0e 17 00 	moveq	lr,r8
80005944:	c0 60       	breq	80005950 <__avr32_f64_add_longshift+0x14>
80005946:	f2 05 09 4e 	lsl	lr,r9,r5
8000594a:	58 08       	cp.w	r8,0
8000594c:	5f 18       	srne	r8
8000594e:	10 4e       	or	lr,r8
80005950:	f2 06 0a 48 	lsr	r8,r9,r6
80005954:	30 09       	mov	r9,0
80005956:	cc 8b       	rjmp	800058e6 <__avr32_f64_add_shift_done>

80005958 <__avr32_f64_add_res_of>:
80005958:	fd ee 10 1e 	or	lr,lr,lr<<0x1
8000595c:	a1 9b       	lsr	r11,0x1
8000595e:	5d 0a       	ror	r10
80005960:	5d 0e       	ror	lr
80005962:	2f f7       	sub	r7,-1
80005964:	e0 47 07 ff 	cp.w	r7,2047
80005968:	f9 ba 00 00 	moveq	r10,0
8000596c:	f9 bb 00 00 	moveq	r11,0
80005970:	f9 be 00 00 	moveq	lr,0
80005974:	cb fb       	rjmp	800058f2 <__avr32_f64_add_res_of_done>

80005976 <__avr32_f64_add_op2_subnormal>:
80005976:	30 16       	mov	r6,1
80005978:	58 07       	cp.w	r7,0
8000597a:	ca 01       	brne	800058ba <__avr32_f64_add+0x3e>
8000597c:	b5 cb       	cbr	r11,0x14
8000597e:	10 0a       	add	r10,r8
80005980:	f6 09 00 4b 	adc	r11,r11,r9
80005984:	18 4b       	or	r11,r12
80005986:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
8000598a:	d7 03       	nop

8000598c <__avr32_f64_to_u32>:
8000598c:	58 0b       	cp.w	r11,0
8000598e:	5e 6d       	retmi	0

80005990 <__avr32_f64_to_s32>:
80005990:	f6 0c 15 01 	lsl	r12,r11,0x1
80005994:	b5 9c       	lsr	r12,0x15
80005996:	e0 2c 03 ff 	sub	r12,1023
8000599a:	5e 3d       	retlo	0
8000599c:	f8 0c 11 1f 	rsub	r12,r12,31
800059a0:	16 99       	mov	r9,r11
800059a2:	ab 7b       	lsl	r11,0xb
800059a4:	bf bb       	sbr	r11,0x1f
800059a6:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
800059aa:	f6 0c 0a 4b 	lsr	r11,r11,r12
800059ae:	a1 79       	lsl	r9,0x1
800059b0:	5e 2b       	reths	r11
800059b2:	5c 3b       	neg	r11
800059b4:	5e fb       	retal	r11

800059b6 <__avr32_u32_to_f64>:
800059b6:	f8 cb 00 00 	sub	r11,r12,0
800059ba:	30 0c       	mov	r12,0
800059bc:	c0 38       	rjmp	800059c2 <__avr32_s32_to_f64+0x4>

800059be <__avr32_s32_to_f64>:
800059be:	18 9b       	mov	r11,r12
800059c0:	5c 4b       	abs	r11
800059c2:	30 0a       	mov	r10,0
800059c4:	5e 0b       	reteq	r11
800059c6:	d4 01       	pushm	lr
800059c8:	e0 69 04 1e 	mov	r9,1054
800059cc:	f6 08 12 00 	clz	r8,r11
800059d0:	c1 70       	breq	800059fe <__avr32_s32_to_f64+0x40>
800059d2:	c0 c3       	brcs	800059ea <__avr32_s32_to_f64+0x2c>
800059d4:	f0 0e 11 20 	rsub	lr,r8,32
800059d8:	f6 08 09 4b 	lsl	r11,r11,r8
800059dc:	f4 0e 0a 4e 	lsr	lr,r10,lr
800059e0:	1c 4b       	or	r11,lr
800059e2:	f4 08 09 4a 	lsl	r10,r10,r8
800059e6:	10 19       	sub	r9,r8
800059e8:	c0 b8       	rjmp	800059fe <__avr32_s32_to_f64+0x40>
800059ea:	f4 08 12 00 	clz	r8,r10
800059ee:	f9 b8 03 00 	movlo	r8,0
800059f2:	f7 b8 02 e0 	subhs	r8,-32
800059f6:	f4 08 09 4b 	lsl	r11,r10,r8
800059fa:	30 0a       	mov	r10,0
800059fc:	10 19       	sub	r9,r8
800059fe:	58 09       	cp.w	r9,0
80005a00:	e0 89 00 30 	brgt	80005a60 <__avr32_s32_to_f64+0xa2>
80005a04:	5c 39       	neg	r9
80005a06:	2f f9       	sub	r9,-1
80005a08:	e0 49 00 36 	cp.w	r9,54
80005a0c:	c0 43       	brcs	80005a14 <__avr32_s32_to_f64+0x56>
80005a0e:	30 0b       	mov	r11,0
80005a10:	30 0a       	mov	r10,0
80005a12:	c2 68       	rjmp	80005a5e <__avr32_s32_to_f64+0xa0>
80005a14:	2f 69       	sub	r9,-10
80005a16:	f2 08 11 20 	rsub	r8,r9,32
80005a1a:	e0 49 00 20 	cp.w	r9,32
80005a1e:	c0 b2       	brcc	80005a34 <__avr32_s32_to_f64+0x76>
80005a20:	f4 08 09 4e 	lsl	lr,r10,r8
80005a24:	f6 08 09 48 	lsl	r8,r11,r8
80005a28:	f4 09 0a 4a 	lsr	r10,r10,r9
80005a2c:	f6 09 0a 4b 	lsr	r11,r11,r9
80005a30:	10 4b       	or	r11,r8
80005a32:	c0 88       	rjmp	80005a42 <__avr32_s32_to_f64+0x84>
80005a34:	f6 08 09 4e 	lsl	lr,r11,r8
80005a38:	14 4e       	or	lr,r10
80005a3a:	16 9a       	mov	r10,r11
80005a3c:	30 0b       	mov	r11,0
80005a3e:	f4 09 0a 4a 	lsr	r10,r10,r9
80005a42:	ed ba 00 00 	bld	r10,0x0
80005a46:	c0 92       	brcc	80005a58 <__avr32_s32_to_f64+0x9a>
80005a48:	1c 7e       	tst	lr,lr
80005a4a:	c0 41       	brne	80005a52 <__avr32_s32_to_f64+0x94>
80005a4c:	ed ba 00 01 	bld	r10,0x1
80005a50:	c0 42       	brcc	80005a58 <__avr32_s32_to_f64+0x9a>
80005a52:	2f fa       	sub	r10,-1
80005a54:	f7 bb 02 ff 	subhs	r11,-1
80005a58:	5c fc       	rol	r12
80005a5a:	5d 0b       	ror	r11
80005a5c:	5d 0a       	ror	r10
80005a5e:	d8 02       	popm	pc
80005a60:	e0 68 03 ff 	mov	r8,1023
80005a64:	ed ba 00 0b 	bld	r10,0xb
80005a68:	f7 b8 00 ff 	subeq	r8,-1
80005a6c:	10 0a       	add	r10,r8
80005a6e:	5c 0b       	acr	r11
80005a70:	f7 b9 03 fe 	sublo	r9,-2
80005a74:	e0 49 07 ff 	cp.w	r9,2047
80005a78:	c0 55       	brlt	80005a82 <__avr32_s32_to_f64+0xc4>
80005a7a:	30 0a       	mov	r10,0
80005a7c:	fc 1b ff e0 	movh	r11,0xffe0
80005a80:	c0 c8       	rjmp	80005a98 <__floatsidf_return_op1>
80005a82:	ed bb 00 1f 	bld	r11,0x1f
80005a86:	f7 b9 01 01 	subne	r9,1
80005a8a:	ab 9a       	lsr	r10,0xb
80005a8c:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80005a90:	a1 7b       	lsl	r11,0x1
80005a92:	ab 9b       	lsr	r11,0xb
80005a94:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

80005a98 <__floatsidf_return_op1>:
80005a98:	a1 7c       	lsl	r12,0x1
80005a9a:	5d 0b       	ror	r11
80005a9c:	d8 02       	popm	pc

80005a9e <__avr32_udiv64>:
80005a9e:	d4 31       	pushm	r0-r7,lr
80005aa0:	1a 97       	mov	r7,sp
80005aa2:	20 3d       	sub	sp,12
80005aa4:	10 9c       	mov	r12,r8
80005aa6:	12 9e       	mov	lr,r9
80005aa8:	14 93       	mov	r3,r10
80005aaa:	58 09       	cp.w	r9,0
80005aac:	e0 81 00 bd 	brne	80005c26 <__avr32_udiv64+0x188>
80005ab0:	16 38       	cp.w	r8,r11
80005ab2:	e0 88 00 40 	brls	80005b32 <__avr32_udiv64+0x94>
80005ab6:	f0 08 12 00 	clz	r8,r8
80005aba:	c0 d0       	breq	80005ad4 <__avr32_udiv64+0x36>
80005abc:	f6 08 09 4b 	lsl	r11,r11,r8
80005ac0:	f0 09 11 20 	rsub	r9,r8,32
80005ac4:	f8 08 09 4c 	lsl	r12,r12,r8
80005ac8:	f4 09 0a 49 	lsr	r9,r10,r9
80005acc:	f4 08 09 43 	lsl	r3,r10,r8
80005ad0:	f3 eb 10 0b 	or	r11,r9,r11
80005ad4:	f8 0e 16 10 	lsr	lr,r12,0x10
80005ad8:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80005adc:	f6 0e 0d 00 	divu	r0,r11,lr
80005ae0:	e6 0b 16 10 	lsr	r11,r3,0x10
80005ae4:	00 99       	mov	r9,r0
80005ae6:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80005aea:	e0 0a 02 48 	mul	r8,r0,r10
80005aee:	10 3b       	cp.w	r11,r8
80005af0:	c0 a2       	brcc	80005b04 <__avr32_udiv64+0x66>
80005af2:	20 19       	sub	r9,1
80005af4:	18 0b       	add	r11,r12
80005af6:	18 3b       	cp.w	r11,r12
80005af8:	c0 63       	brcs	80005b04 <__avr32_udiv64+0x66>
80005afa:	10 3b       	cp.w	r11,r8
80005afc:	f7 b9 03 01 	sublo	r9,1
80005b00:	f7 dc e3 0b 	addcs	r11,r11,r12
80005b04:	f6 08 01 01 	sub	r1,r11,r8
80005b08:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80005b0c:	e2 0e 0d 00 	divu	r0,r1,lr
80005b10:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80005b14:	00 98       	mov	r8,r0
80005b16:	e0 0a 02 4a 	mul	r10,r0,r10
80005b1a:	14 33       	cp.w	r3,r10
80005b1c:	c0 82       	brcc	80005b2c <__avr32_udiv64+0x8e>
80005b1e:	20 18       	sub	r8,1
80005b20:	18 03       	add	r3,r12
80005b22:	18 33       	cp.w	r3,r12
80005b24:	c0 43       	brcs	80005b2c <__avr32_udiv64+0x8e>
80005b26:	14 33       	cp.w	r3,r10
80005b28:	f7 b8 03 01 	sublo	r8,1
80005b2c:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80005b30:	cd f8       	rjmp	80005cee <__avr32_udiv64+0x250>
80005b32:	58 08       	cp.w	r8,0
80005b34:	c0 51       	brne	80005b3e <__avr32_udiv64+0xa0>
80005b36:	30 19       	mov	r9,1
80005b38:	f2 08 0d 08 	divu	r8,r9,r8
80005b3c:	10 9c       	mov	r12,r8
80005b3e:	f8 06 12 00 	clz	r6,r12
80005b42:	c0 41       	brne	80005b4a <__avr32_udiv64+0xac>
80005b44:	18 1b       	sub	r11,r12
80005b46:	30 19       	mov	r9,1
80005b48:	c4 08       	rjmp	80005bc8 <__avr32_udiv64+0x12a>
80005b4a:	ec 01 11 20 	rsub	r1,r6,32
80005b4e:	f4 01 0a 49 	lsr	r9,r10,r1
80005b52:	f8 06 09 4c 	lsl	r12,r12,r6
80005b56:	f6 06 09 48 	lsl	r8,r11,r6
80005b5a:	f6 01 0a 41 	lsr	r1,r11,r1
80005b5e:	f3 e8 10 08 	or	r8,r9,r8
80005b62:	f8 03 16 10 	lsr	r3,r12,0x10
80005b66:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
80005b6a:	e2 03 0d 00 	divu	r0,r1,r3
80005b6e:	f0 0b 16 10 	lsr	r11,r8,0x10
80005b72:	00 9e       	mov	lr,r0
80005b74:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80005b78:	e0 05 02 49 	mul	r9,r0,r5
80005b7c:	12 3b       	cp.w	r11,r9
80005b7e:	c0 a2       	brcc	80005b92 <__avr32_udiv64+0xf4>
80005b80:	20 1e       	sub	lr,1
80005b82:	18 0b       	add	r11,r12
80005b84:	18 3b       	cp.w	r11,r12
80005b86:	c0 63       	brcs	80005b92 <__avr32_udiv64+0xf4>
80005b88:	12 3b       	cp.w	r11,r9
80005b8a:	f7 be 03 01 	sublo	lr,1
80005b8e:	f7 dc e3 0b 	addcs	r11,r11,r12
80005b92:	12 1b       	sub	r11,r9
80005b94:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
80005b98:	f6 03 0d 02 	divu	r2,r11,r3
80005b9c:	f1 e3 11 08 	or	r8,r8,r3<<0x10
80005ba0:	04 99       	mov	r9,r2
80005ba2:	e4 05 02 4b 	mul	r11,r2,r5
80005ba6:	16 38       	cp.w	r8,r11
80005ba8:	c0 a2       	brcc	80005bbc <__avr32_udiv64+0x11e>
80005baa:	20 19       	sub	r9,1
80005bac:	18 08       	add	r8,r12
80005bae:	18 38       	cp.w	r8,r12
80005bb0:	c0 63       	brcs	80005bbc <__avr32_udiv64+0x11e>
80005bb2:	16 38       	cp.w	r8,r11
80005bb4:	f7 b9 03 01 	sublo	r9,1
80005bb8:	f1 dc e3 08 	addcs	r8,r8,r12
80005bbc:	f4 06 09 43 	lsl	r3,r10,r6
80005bc0:	f0 0b 01 0b 	sub	r11,r8,r11
80005bc4:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80005bc8:	f8 06 16 10 	lsr	r6,r12,0x10
80005bcc:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
80005bd0:	f6 06 0d 00 	divu	r0,r11,r6
80005bd4:	e6 0b 16 10 	lsr	r11,r3,0x10
80005bd8:	00 9a       	mov	r10,r0
80005bda:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80005bde:	e0 0e 02 48 	mul	r8,r0,lr
80005be2:	10 3b       	cp.w	r11,r8
80005be4:	c0 a2       	brcc	80005bf8 <__avr32_udiv64+0x15a>
80005be6:	20 1a       	sub	r10,1
80005be8:	18 0b       	add	r11,r12
80005bea:	18 3b       	cp.w	r11,r12
80005bec:	c0 63       	brcs	80005bf8 <__avr32_udiv64+0x15a>
80005bee:	10 3b       	cp.w	r11,r8
80005bf0:	f7 ba 03 01 	sublo	r10,1
80005bf4:	f7 dc e3 0b 	addcs	r11,r11,r12
80005bf8:	f6 08 01 01 	sub	r1,r11,r8
80005bfc:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80005c00:	e2 06 0d 00 	divu	r0,r1,r6
80005c04:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80005c08:	00 98       	mov	r8,r0
80005c0a:	e0 0e 02 4b 	mul	r11,r0,lr
80005c0e:	16 33       	cp.w	r3,r11
80005c10:	c0 82       	brcc	80005c20 <__avr32_udiv64+0x182>
80005c12:	20 18       	sub	r8,1
80005c14:	18 03       	add	r3,r12
80005c16:	18 33       	cp.w	r3,r12
80005c18:	c0 43       	brcs	80005c20 <__avr32_udiv64+0x182>
80005c1a:	16 33       	cp.w	r3,r11
80005c1c:	f7 b8 03 01 	sublo	r8,1
80005c20:	f1 ea 11 08 	or	r8,r8,r10<<0x10
80005c24:	c6 98       	rjmp	80005cf6 <__avr32_udiv64+0x258>
80005c26:	16 39       	cp.w	r9,r11
80005c28:	e0 8b 00 65 	brhi	80005cf2 <__avr32_udiv64+0x254>
80005c2c:	f2 09 12 00 	clz	r9,r9
80005c30:	c0 b1       	brne	80005c46 <__avr32_udiv64+0x1a8>
80005c32:	10 3a       	cp.w	r10,r8
80005c34:	5f 2a       	srhs	r10
80005c36:	1c 3b       	cp.w	r11,lr
80005c38:	5f b8       	srhi	r8
80005c3a:	10 4a       	or	r10,r8
80005c3c:	f2 0a 18 00 	cp.b	r10,r9
80005c40:	c5 90       	breq	80005cf2 <__avr32_udiv64+0x254>
80005c42:	30 18       	mov	r8,1
80005c44:	c5 98       	rjmp	80005cf6 <__avr32_udiv64+0x258>
80005c46:	f0 09 09 46 	lsl	r6,r8,r9
80005c4a:	f2 03 11 20 	rsub	r3,r9,32
80005c4e:	fc 09 09 4e 	lsl	lr,lr,r9
80005c52:	f0 03 0a 48 	lsr	r8,r8,r3
80005c56:	f6 09 09 4c 	lsl	r12,r11,r9
80005c5a:	f4 03 0a 42 	lsr	r2,r10,r3
80005c5e:	ef 46 ff f4 	st.w	r7[-12],r6
80005c62:	f6 03 0a 43 	lsr	r3,r11,r3
80005c66:	18 42       	or	r2,r12
80005c68:	f1 ee 10 0c 	or	r12,r8,lr
80005c6c:	f8 01 16 10 	lsr	r1,r12,0x10
80005c70:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80005c74:	e6 01 0d 04 	divu	r4,r3,r1
80005c78:	e4 03 16 10 	lsr	r3,r2,0x10
80005c7c:	08 9e       	mov	lr,r4
80005c7e:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80005c82:	e8 06 02 48 	mul	r8,r4,r6
80005c86:	10 33       	cp.w	r3,r8
80005c88:	c0 a2       	brcc	80005c9c <__avr32_udiv64+0x1fe>
80005c8a:	20 1e       	sub	lr,1
80005c8c:	18 03       	add	r3,r12
80005c8e:	18 33       	cp.w	r3,r12
80005c90:	c0 63       	brcs	80005c9c <__avr32_udiv64+0x1fe>
80005c92:	10 33       	cp.w	r3,r8
80005c94:	f7 be 03 01 	sublo	lr,1
80005c98:	e7 dc e3 03 	addcs	r3,r3,r12
80005c9c:	10 13       	sub	r3,r8
80005c9e:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80005ca2:	e6 01 0d 00 	divu	r0,r3,r1
80005ca6:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80005caa:	00 98       	mov	r8,r0
80005cac:	e0 06 02 46 	mul	r6,r0,r6
80005cb0:	0c 3b       	cp.w	r11,r6
80005cb2:	c0 a2       	brcc	80005cc6 <__avr32_udiv64+0x228>
80005cb4:	20 18       	sub	r8,1
80005cb6:	18 0b       	add	r11,r12
80005cb8:	18 3b       	cp.w	r11,r12
80005cba:	c0 63       	brcs	80005cc6 <__avr32_udiv64+0x228>
80005cbc:	0c 3b       	cp.w	r11,r6
80005cbe:	f7 dc e3 0b 	addcs	r11,r11,r12
80005cc2:	f7 b8 03 01 	sublo	r8,1
80005cc6:	f1 ee 11 08 	or	r8,r8,lr<<0x10
80005cca:	ee f4 ff f4 	ld.w	r4,r7[-12]
80005cce:	0c 1b       	sub	r11,r6
80005cd0:	f0 04 06 42 	mulu.d	r2,r8,r4
80005cd4:	06 95       	mov	r5,r3
80005cd6:	16 35       	cp.w	r5,r11
80005cd8:	e0 8b 00 0a 	brhi	80005cec <__avr32_udiv64+0x24e>
80005cdc:	5f 0b       	sreq	r11
80005cde:	f4 09 09 49 	lsl	r9,r10,r9
80005ce2:	12 32       	cp.w	r2,r9
80005ce4:	5f b9       	srhi	r9
80005ce6:	f7 e9 00 09 	and	r9,r11,r9
80005cea:	c0 60       	breq	80005cf6 <__avr32_udiv64+0x258>
80005cec:	20 18       	sub	r8,1
80005cee:	30 09       	mov	r9,0
80005cf0:	c0 38       	rjmp	80005cf6 <__avr32_udiv64+0x258>
80005cf2:	30 09       	mov	r9,0
80005cf4:	12 98       	mov	r8,r9
80005cf6:	10 9a       	mov	r10,r8
80005cf8:	12 93       	mov	r3,r9
80005cfa:	10 92       	mov	r2,r8
80005cfc:	12 9b       	mov	r11,r9
80005cfe:	2f dd       	sub	sp,-12
80005d00:	d8 32       	popm	r0-r7,pc

80005d02 <memcpy>:
80005d02:	58 8a       	cp.w	r10,8
80005d04:	c2 f5       	brlt	80005d62 <memcpy+0x60>
80005d06:	f9 eb 10 09 	or	r9,r12,r11
80005d0a:	e2 19 00 03 	andl	r9,0x3,COH
80005d0e:	e0 81 00 97 	brne	80005e3c <memcpy+0x13a>
80005d12:	e0 4a 00 20 	cp.w	r10,32
80005d16:	c3 b4       	brge	80005d8c <memcpy+0x8a>
80005d18:	f4 08 14 02 	asr	r8,r10,0x2
80005d1c:	f0 09 11 08 	rsub	r9,r8,8
80005d20:	fe 09 00 2f 	add	pc,pc,r9<<0x2
80005d24:	76 69       	ld.w	r9,r11[0x18]
80005d26:	99 69       	st.w	r12[0x18],r9
80005d28:	76 59       	ld.w	r9,r11[0x14]
80005d2a:	99 59       	st.w	r12[0x14],r9
80005d2c:	76 49       	ld.w	r9,r11[0x10]
80005d2e:	99 49       	st.w	r12[0x10],r9
80005d30:	76 39       	ld.w	r9,r11[0xc]
80005d32:	99 39       	st.w	r12[0xc],r9
80005d34:	76 29       	ld.w	r9,r11[0x8]
80005d36:	99 29       	st.w	r12[0x8],r9
80005d38:	76 19       	ld.w	r9,r11[0x4]
80005d3a:	99 19       	st.w	r12[0x4],r9
80005d3c:	76 09       	ld.w	r9,r11[0x0]
80005d3e:	99 09       	st.w	r12[0x0],r9
80005d40:	f6 08 00 2b 	add	r11,r11,r8<<0x2
80005d44:	f8 08 00 28 	add	r8,r12,r8<<0x2
80005d48:	e0 1a 00 03 	andl	r10,0x3
80005d4c:	f4 0a 11 04 	rsub	r10,r10,4
80005d50:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80005d54:	17 a9       	ld.ub	r9,r11[0x2]
80005d56:	b0 a9       	st.b	r8[0x2],r9
80005d58:	17 99       	ld.ub	r9,r11[0x1]
80005d5a:	b0 99       	st.b	r8[0x1],r9
80005d5c:	17 89       	ld.ub	r9,r11[0x0]
80005d5e:	b0 89       	st.b	r8[0x0],r9
80005d60:	5e fc       	retal	r12
80005d62:	f4 0a 11 09 	rsub	r10,r10,9
80005d66:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80005d6a:	17 f9       	ld.ub	r9,r11[0x7]
80005d6c:	b8 f9       	st.b	r12[0x7],r9
80005d6e:	17 e9       	ld.ub	r9,r11[0x6]
80005d70:	b8 e9       	st.b	r12[0x6],r9
80005d72:	17 d9       	ld.ub	r9,r11[0x5]
80005d74:	b8 d9       	st.b	r12[0x5],r9
80005d76:	17 c9       	ld.ub	r9,r11[0x4]
80005d78:	b8 c9       	st.b	r12[0x4],r9
80005d7a:	17 b9       	ld.ub	r9,r11[0x3]
80005d7c:	b8 b9       	st.b	r12[0x3],r9
80005d7e:	17 a9       	ld.ub	r9,r11[0x2]
80005d80:	b8 a9       	st.b	r12[0x2],r9
80005d82:	17 99       	ld.ub	r9,r11[0x1]
80005d84:	b8 99       	st.b	r12[0x1],r9
80005d86:	17 89       	ld.ub	r9,r11[0x0]
80005d88:	b8 89       	st.b	r12[0x0],r9
80005d8a:	5e fc       	retal	r12
80005d8c:	eb cd 40 c0 	pushm	r6-r7,lr
80005d90:	18 99       	mov	r9,r12
80005d92:	22 0a       	sub	r10,32
80005d94:	b7 07       	ld.d	r6,r11++
80005d96:	b3 26       	st.d	r9++,r6
80005d98:	b7 07       	ld.d	r6,r11++
80005d9a:	b3 26       	st.d	r9++,r6
80005d9c:	b7 07       	ld.d	r6,r11++
80005d9e:	b3 26       	st.d	r9++,r6
80005da0:	b7 07       	ld.d	r6,r11++
80005da2:	b3 26       	st.d	r9++,r6
80005da4:	22 0a       	sub	r10,32
80005da6:	cf 74       	brge	80005d94 <memcpy+0x92>
80005da8:	2f 0a       	sub	r10,-16
80005daa:	c0 65       	brlt	80005db6 <memcpy+0xb4>
80005dac:	b7 07       	ld.d	r6,r11++
80005dae:	b3 26       	st.d	r9++,r6
80005db0:	b7 07       	ld.d	r6,r11++
80005db2:	b3 26       	st.d	r9++,r6
80005db4:	21 0a       	sub	r10,16
80005db6:	5c 3a       	neg	r10
80005db8:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80005dbc:	d7 03       	nop
80005dbe:	d7 03       	nop
80005dc0:	f7 36 00 0e 	ld.ub	r6,r11[14]
80005dc4:	f3 66 00 0e 	st.b	r9[14],r6
80005dc8:	f7 36 00 0d 	ld.ub	r6,r11[13]
80005dcc:	f3 66 00 0d 	st.b	r9[13],r6
80005dd0:	f7 36 00 0c 	ld.ub	r6,r11[12]
80005dd4:	f3 66 00 0c 	st.b	r9[12],r6
80005dd8:	f7 36 00 0b 	ld.ub	r6,r11[11]
80005ddc:	f3 66 00 0b 	st.b	r9[11],r6
80005de0:	f7 36 00 0a 	ld.ub	r6,r11[10]
80005de4:	f3 66 00 0a 	st.b	r9[10],r6
80005de8:	f7 36 00 09 	ld.ub	r6,r11[9]
80005dec:	f3 66 00 09 	st.b	r9[9],r6
80005df0:	f7 36 00 08 	ld.ub	r6,r11[8]
80005df4:	f3 66 00 08 	st.b	r9[8],r6
80005df8:	f7 36 00 07 	ld.ub	r6,r11[7]
80005dfc:	f3 66 00 07 	st.b	r9[7],r6
80005e00:	f7 36 00 06 	ld.ub	r6,r11[6]
80005e04:	f3 66 00 06 	st.b	r9[6],r6
80005e08:	f7 36 00 05 	ld.ub	r6,r11[5]
80005e0c:	f3 66 00 05 	st.b	r9[5],r6
80005e10:	f7 36 00 04 	ld.ub	r6,r11[4]
80005e14:	f3 66 00 04 	st.b	r9[4],r6
80005e18:	f7 36 00 03 	ld.ub	r6,r11[3]
80005e1c:	f3 66 00 03 	st.b	r9[3],r6
80005e20:	f7 36 00 02 	ld.ub	r6,r11[2]
80005e24:	f3 66 00 02 	st.b	r9[2],r6
80005e28:	f7 36 00 01 	ld.ub	r6,r11[1]
80005e2c:	f3 66 00 01 	st.b	r9[1],r6
80005e30:	f7 36 00 00 	ld.ub	r6,r11[0]
80005e34:	f3 66 00 00 	st.b	r9[0],r6
80005e38:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005e3c:	20 1a       	sub	r10,1
80005e3e:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80005e42:	f8 0a 0b 09 	st.b	r12[r10],r9
80005e46:	cf b1       	brne	80005e3c <memcpy+0x13a>
80005e48:	5e fc       	retal	r12
80005e4a:	d7 03       	nop

80005e4c <sprintf>:
80005e4c:	d4 01       	pushm	lr
80005e4e:	21 7d       	sub	sp,92
80005e50:	e0 68 ff ff 	mov	r8,65535
80005e54:	ea 18 7f ff 	orh	r8,0x7fff
80005e58:	50 58       	stdsp	sp[0x14],r8
80005e5a:	50 28       	stdsp	sp[0x8],r8
80005e5c:	e0 68 02 08 	mov	r8,520
80005e60:	ba 68       	st.h	sp[0xc],r8
80005e62:	3f f8       	mov	r8,-1
80005e64:	ba 78       	st.h	sp[0xe],r8
80005e66:	e0 68 01 24 	mov	r8,292
80005e6a:	50 4c       	stdsp	sp[0x10],r12
80005e6c:	16 9a       	mov	r10,r11
80005e6e:	50 0c       	stdsp	sp[0x0],r12
80005e70:	fa c9 ff a0 	sub	r9,sp,-96
80005e74:	70 0c       	ld.w	r12,r8[0x0]
80005e76:	1a 9b       	mov	r11,sp
80005e78:	c9 ed       	rcall	800061b4 <_vfprintf_r>
80005e7a:	30 09       	mov	r9,0
80005e7c:	40 08       	lddsp	r8,sp[0x0]
80005e7e:	b0 89       	st.b	r8[0x0],r9
80005e80:	2e 9d       	sub	sp,-92
80005e82:	d8 02       	popm	pc

80005e84 <get_arg>:
80005e84:	d4 31       	pushm	r0-r7,lr
80005e86:	20 8d       	sub	sp,32
80005e88:	fa c4 ff bc 	sub	r4,sp,-68
80005e8c:	50 4b       	stdsp	sp[0x10],r11
80005e8e:	68 2e       	ld.w	lr,r4[0x8]
80005e90:	50 58       	stdsp	sp[0x14],r8
80005e92:	12 96       	mov	r6,r9
80005e94:	7c 0b       	ld.w	r11,lr[0x0]
80005e96:	70 05       	ld.w	r5,r8[0x0]
80005e98:	50 6e       	stdsp	sp[0x18],lr
80005e9a:	58 0b       	cp.w	r11,0
80005e9c:	f4 0b 17 00 	moveq	r11,r10
80005ea0:	68 03       	ld.w	r3,r4[0x0]
80005ea2:	68 11       	ld.w	r1,r4[0x4]
80005ea4:	40 49       	lddsp	r9,sp[0x10]
80005ea6:	30 08       	mov	r8,0
80005ea8:	c2 89       	rjmp	800060f8 <get_arg+0x274>
80005eaa:	2f fb       	sub	r11,-1
80005eac:	32 5c       	mov	r12,37
80005eae:	17 8a       	ld.ub	r10,r11[0x0]
80005eb0:	f8 0a 18 00 	cp.b	r10,r12
80005eb4:	5f 1e       	srne	lr
80005eb6:	f0 0a 18 00 	cp.b	r10,r8
80005eba:	5f 1c       	srne	r12
80005ebc:	fd ec 00 0c 	and	r12,lr,r12
80005ec0:	f0 0c 18 00 	cp.b	r12,r8
80005ec4:	cf 31       	brne	80005eaa <get_arg+0x26>
80005ec6:	58 0a       	cp.w	r10,0
80005ec8:	e0 80 01 25 	breq	80006112 <get_arg+0x28e>
80005ecc:	30 0c       	mov	r12,0
80005ece:	3f fa       	mov	r10,-1
80005ed0:	18 90       	mov	r0,r12
80005ed2:	50 3a       	stdsp	sp[0xc],r10
80005ed4:	18 94       	mov	r4,r12
80005ed6:	18 92       	mov	r2,r12
80005ed8:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
80005edc:	16 97       	mov	r7,r11
80005ede:	50 7c       	stdsp	sp[0x1c],r12
80005ee0:	fe cc 99 70 	sub	r12,pc,-26256
80005ee4:	0f 3a       	ld.ub	r10,r7++
80005ee6:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
80005eea:	40 7c       	lddsp	r12,sp[0x1c]
80005eec:	1c 0c       	add	r12,lr
80005eee:	fe ce 9a 46 	sub	lr,pc,-26042
80005ef2:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
80005ef6:	20 1e       	sub	lr,1
80005ef8:	50 0e       	stdsp	sp[0x0],lr
80005efa:	fe ce 9a be 	sub	lr,pc,-25922
80005efe:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
80005f02:	50 7c       	stdsp	sp[0x1c],r12
80005f04:	40 0c       	lddsp	r12,sp[0x0]
80005f06:	58 7c       	cp.w	r12,7
80005f08:	e0 8b 00 f1 	brhi	800060ea <get_arg+0x266>
80005f0c:	fe ce 9c 70 	sub	lr,pc,-25488
80005f10:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
80005f14:	36 8b       	mov	r11,104
80005f16:	f6 0a 18 00 	cp.b	r10,r11
80005f1a:	e0 80 00 e8 	breq	800060ea <get_arg+0x266>
80005f1e:	37 1b       	mov	r11,113
80005f20:	f6 0a 18 00 	cp.b	r10,r11
80005f24:	c0 70       	breq	80005f32 <get_arg+0xae>
80005f26:	34 cb       	mov	r11,76
80005f28:	f6 0a 18 00 	cp.b	r10,r11
80005f2c:	c0 51       	brne	80005f36 <get_arg+0xb2>
80005f2e:	a3 b4       	sbr	r4,0x3
80005f30:	cd d8       	rjmp	800060ea <get_arg+0x266>
80005f32:	a5 b4       	sbr	r4,0x5
80005f34:	cd b8       	rjmp	800060ea <get_arg+0x266>
80005f36:	08 9a       	mov	r10,r4
80005f38:	0e 9b       	mov	r11,r7
80005f3a:	a5 aa       	sbr	r10,0x4
80005f3c:	17 3c       	ld.ub	r12,r11++
80005f3e:	a5 b4       	sbr	r4,0x5
80005f40:	36 ce       	mov	lr,108
80005f42:	fc 0c 18 00 	cp.b	r12,lr
80005f46:	e0 80 00 d3 	breq	800060ec <get_arg+0x268>
80005f4a:	14 94       	mov	r4,r10
80005f4c:	cc f8       	rjmp	800060ea <get_arg+0x266>
80005f4e:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
80005f52:	36 7c       	mov	r12,103
80005f54:	f8 0a 18 00 	cp.b	r10,r12
80005f58:	e0 8b 00 27 	brhi	80005fa6 <get_arg+0x122>
80005f5c:	36 5b       	mov	r11,101
80005f5e:	f6 0a 18 00 	cp.b	r10,r11
80005f62:	c4 82       	brcc	80005ff2 <get_arg+0x16e>
80005f64:	34 fb       	mov	r11,79
80005f66:	f6 0a 18 00 	cp.b	r10,r11
80005f6a:	c4 80       	breq	80005ffa <get_arg+0x176>
80005f6c:	e0 8b 00 0c 	brhi	80005f84 <get_arg+0x100>
80005f70:	34 5b       	mov	r11,69
80005f72:	f6 0a 18 00 	cp.b	r10,r11
80005f76:	c3 e0       	breq	80005ff2 <get_arg+0x16e>
80005f78:	34 7b       	mov	r11,71
80005f7a:	f6 0a 18 00 	cp.b	r10,r11
80005f7e:	c3 a0       	breq	80005ff2 <get_arg+0x16e>
80005f80:	34 4b       	mov	r11,68
80005f82:	c0 88       	rjmp	80005f92 <get_arg+0x10e>
80005f84:	35 8b       	mov	r11,88
80005f86:	f6 0a 18 00 	cp.b	r10,r11
80005f8a:	c2 c0       	breq	80005fe2 <get_arg+0x15e>
80005f8c:	e0 8b 00 07 	brhi	80005f9a <get_arg+0x116>
80005f90:	35 5b       	mov	r11,85
80005f92:	f6 0a 18 00 	cp.b	r10,r11
80005f96:	c3 51       	brne	80006000 <get_arg+0x17c>
80005f98:	c3 18       	rjmp	80005ffa <get_arg+0x176>
80005f9a:	36 3b       	mov	r11,99
80005f9c:	f6 0a 18 00 	cp.b	r10,r11
80005fa0:	c2 f0       	breq	80005ffe <get_arg+0x17a>
80005fa2:	36 4b       	mov	r11,100
80005fa4:	c0 e8       	rjmp	80005fc0 <get_arg+0x13c>
80005fa6:	37 0b       	mov	r11,112
80005fa8:	f6 0a 18 00 	cp.b	r10,r11
80005fac:	c2 50       	breq	80005ff6 <get_arg+0x172>
80005fae:	e0 8b 00 0d 	brhi	80005fc8 <get_arg+0x144>
80005fb2:	36 eb       	mov	r11,110
80005fb4:	f6 0a 18 00 	cp.b	r10,r11
80005fb8:	c1 f0       	breq	80005ff6 <get_arg+0x172>
80005fba:	e0 8b 00 14 	brhi	80005fe2 <get_arg+0x15e>
80005fbe:	36 9b       	mov	r11,105
80005fc0:	f6 0a 18 00 	cp.b	r10,r11
80005fc4:	c1 e1       	brne	80006000 <get_arg+0x17c>
80005fc6:	c0 e8       	rjmp	80005fe2 <get_arg+0x15e>
80005fc8:	37 5b       	mov	r11,117
80005fca:	f6 0a 18 00 	cp.b	r10,r11
80005fce:	c0 a0       	breq	80005fe2 <get_arg+0x15e>
80005fd0:	37 8b       	mov	r11,120
80005fd2:	f6 0a 18 00 	cp.b	r10,r11
80005fd6:	c0 60       	breq	80005fe2 <get_arg+0x15e>
80005fd8:	37 3b       	mov	r11,115
80005fda:	f6 0a 18 00 	cp.b	r10,r11
80005fde:	c1 11       	brne	80006000 <get_arg+0x17c>
80005fe0:	c0 b8       	rjmp	80005ff6 <get_arg+0x172>
80005fe2:	ed b4 00 04 	bld	r4,0x4
80005fe6:	c0 a0       	breq	80005ffa <get_arg+0x176>
80005fe8:	ed b4 00 05 	bld	r4,0x5
80005fec:	c0 91       	brne	80005ffe <get_arg+0x17a>
80005fee:	30 20       	mov	r0,2
80005ff0:	c0 88       	rjmp	80006000 <get_arg+0x17c>
80005ff2:	30 40       	mov	r0,4
80005ff4:	c0 68       	rjmp	80006000 <get_arg+0x17c>
80005ff6:	30 30       	mov	r0,3
80005ff8:	c0 48       	rjmp	80006000 <get_arg+0x17c>
80005ffa:	30 10       	mov	r0,1
80005ffc:	c0 28       	rjmp	80006000 <get_arg+0x17c>
80005ffe:	30 00       	mov	r0,0
80006000:	40 3b       	lddsp	r11,sp[0xc]
80006002:	5b fb       	cp.w	r11,-1
80006004:	c0 40       	breq	8000600c <get_arg+0x188>
80006006:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
8000600a:	c7 08       	rjmp	800060ea <get_arg+0x266>
8000600c:	58 60       	cp.w	r0,6
8000600e:	e0 8b 00 6e 	brhi	800060ea <get_arg+0x266>
80006012:	6c 0a       	ld.w	r10,r6[0x0]
80006014:	ea cc ff ff 	sub	r12,r5,-1
80006018:	fe ce 9d 5c 	sub	lr,pc,-25252
8000601c:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
80006020:	f4 cb ff f8 	sub	r11,r10,-8
80006024:	8d 0b       	st.w	r6[0x0],r11
80006026:	f4 ea 00 00 	ld.d	r10,r10[0]
8000602a:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
8000602e:	c0 f8       	rjmp	8000604c <get_arg+0x1c8>
80006030:	f4 cb ff fc 	sub	r11,r10,-4
80006034:	8d 0b       	st.w	r6[0x0],r11
80006036:	74 0a       	ld.w	r10,r10[0x0]
80006038:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
8000603c:	c0 88       	rjmp	8000604c <get_arg+0x1c8>
8000603e:	f4 cb ff f8 	sub	r11,r10,-8
80006042:	8d 0b       	st.w	r6[0x0],r11
80006044:	f4 ea 00 00 	ld.d	r10,r10[0]
80006048:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
8000604c:	0e 9b       	mov	r11,r7
8000604e:	18 95       	mov	r5,r12
80006050:	c4 e8       	rjmp	800060ec <get_arg+0x268>
80006052:	62 0a       	ld.w	r10,r1[0x0]
80006054:	5b fa       	cp.w	r10,-1
80006056:	c0 b1       	brne	8000606c <get_arg+0x1e8>
80006058:	50 19       	stdsp	sp[0x4],r9
8000605a:	50 28       	stdsp	sp[0x8],r8
8000605c:	e0 6a 00 80 	mov	r10,128
80006060:	30 0b       	mov	r11,0
80006062:	02 9c       	mov	r12,r1
80006064:	e0 a0 1d 78 	rcall	80009b54 <memset>
80006068:	40 28       	lddsp	r8,sp[0x8]
8000606a:	40 19       	lddsp	r9,sp[0x4]
8000606c:	e4 cc 00 01 	sub	r12,r2,1
80006070:	0e 9b       	mov	r11,r7
80006072:	50 3c       	stdsp	sp[0xc],r12
80006074:	f2 0c 0c 49 	max	r9,r9,r12
80006078:	c3 a8       	rjmp	800060ec <get_arg+0x268>
8000607a:	62 0a       	ld.w	r10,r1[0x0]
8000607c:	5b fa       	cp.w	r10,-1
8000607e:	c0 b1       	brne	80006094 <get_arg+0x210>
80006080:	50 19       	stdsp	sp[0x4],r9
80006082:	50 28       	stdsp	sp[0x8],r8
80006084:	e0 6a 00 80 	mov	r10,128
80006088:	30 0b       	mov	r11,0
8000608a:	02 9c       	mov	r12,r1
8000608c:	e0 a0 1d 64 	rcall	80009b54 <memset>
80006090:	40 28       	lddsp	r8,sp[0x8]
80006092:	40 19       	lddsp	r9,sp[0x4]
80006094:	20 12       	sub	r2,1
80006096:	30 0a       	mov	r10,0
80006098:	0e 9b       	mov	r11,r7
8000609a:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
8000609e:	f2 02 0c 49 	max	r9,r9,r2
800060a2:	c2 58       	rjmp	800060ec <get_arg+0x268>
800060a4:	16 97       	mov	r7,r11
800060a6:	6c 0a       	ld.w	r10,r6[0x0]
800060a8:	f4 cb ff fc 	sub	r11,r10,-4
800060ac:	8d 0b       	st.w	r6[0x0],r11
800060ae:	74 0a       	ld.w	r10,r10[0x0]
800060b0:	0e 9b       	mov	r11,r7
800060b2:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
800060b6:	2f f5       	sub	r5,-1
800060b8:	c1 a8       	rjmp	800060ec <get_arg+0x268>
800060ba:	f4 c2 00 30 	sub	r2,r10,48
800060be:	c0 68       	rjmp	800060ca <get_arg+0x246>
800060c0:	e4 02 00 22 	add	r2,r2,r2<<0x2
800060c4:	2f f7       	sub	r7,-1
800060c6:	f4 02 00 12 	add	r2,r10,r2<<0x1
800060ca:	0f 8a       	ld.ub	r10,r7[0x0]
800060cc:	58 0a       	cp.w	r10,0
800060ce:	c0 e0       	breq	800060ea <get_arg+0x266>
800060d0:	23 0a       	sub	r10,48
800060d2:	58 9a       	cp.w	r10,9
800060d4:	fe 98 ff f6 	brls	800060c0 <get_arg+0x23c>
800060d8:	c0 98       	rjmp	800060ea <get_arg+0x266>
800060da:	2f f7       	sub	r7,-1
800060dc:	0f 8a       	ld.ub	r10,r7[0x0]
800060de:	58 0a       	cp.w	r10,0
800060e0:	c0 50       	breq	800060ea <get_arg+0x266>
800060e2:	23 0a       	sub	r10,48
800060e4:	58 9a       	cp.w	r10,9
800060e6:	fe 98 ff fa 	brls	800060da <get_arg+0x256>
800060ea:	0e 9b       	mov	r11,r7
800060ec:	40 7c       	lddsp	r12,sp[0x1c]
800060ee:	30 ba       	mov	r10,11
800060f0:	f4 0c 18 00 	cp.b	r12,r10
800060f4:	fe 91 fe f2 	brne	80005ed8 <get_arg+0x54>
800060f8:	40 42       	lddsp	r2,sp[0x10]
800060fa:	17 8c       	ld.ub	r12,r11[0x0]
800060fc:	0a 32       	cp.w	r2,r5
800060fe:	5f 4a       	srge	r10
80006100:	f0 0c 18 00 	cp.b	r12,r8
80006104:	5f 1c       	srne	r12
80006106:	f9 ea 00 0a 	and	r10,r12,r10
8000610a:	f0 0a 18 00 	cp.b	r10,r8
8000610e:	fe 91 fe cf 	brne	80005eac <get_arg+0x28>
80006112:	30 08       	mov	r8,0
80006114:	40 4e       	lddsp	lr,sp[0x10]
80006116:	17 8a       	ld.ub	r10,r11[0x0]
80006118:	e2 05 00 21 	add	r1,r1,r5<<0x2
8000611c:	f0 0a 18 00 	cp.b	r10,r8
80006120:	fc 09 17 10 	movne	r9,lr
80006124:	e6 05 00 38 	add	r8,r3,r5<<0x3
80006128:	06 9e       	mov	lr,r3
8000612a:	c2 a8       	rjmp	8000617e <get_arg+0x2fa>
8000612c:	62 0a       	ld.w	r10,r1[0x0]
8000612e:	58 3a       	cp.w	r10,3
80006130:	c1 e0       	breq	8000616c <get_arg+0x2e8>
80006132:	e0 89 00 07 	brgt	80006140 <get_arg+0x2bc>
80006136:	58 1a       	cp.w	r10,1
80006138:	c1 a0       	breq	8000616c <get_arg+0x2e8>
8000613a:	58 2a       	cp.w	r10,2
8000613c:	c1 81       	brne	8000616c <get_arg+0x2e8>
8000613e:	c0 58       	rjmp	80006148 <get_arg+0x2c4>
80006140:	58 5a       	cp.w	r10,5
80006142:	c0 c0       	breq	8000615a <get_arg+0x2d6>
80006144:	c0 b5       	brlt	8000615a <get_arg+0x2d6>
80006146:	c1 38       	rjmp	8000616c <get_arg+0x2e8>
80006148:	6c 0a       	ld.w	r10,r6[0x0]
8000614a:	f4 cc ff f8 	sub	r12,r10,-8
8000614e:	8d 0c       	st.w	r6[0x0],r12
80006150:	f4 e2 00 00 	ld.d	r2,r10[0]
80006154:	f0 e3 00 00 	st.d	r8[0],r2
80006158:	c1 08       	rjmp	80006178 <get_arg+0x2f4>
8000615a:	6c 0a       	ld.w	r10,r6[0x0]
8000615c:	f4 cc ff f8 	sub	r12,r10,-8
80006160:	8d 0c       	st.w	r6[0x0],r12
80006162:	f4 e2 00 00 	ld.d	r2,r10[0]
80006166:	f0 e3 00 00 	st.d	r8[0],r2
8000616a:	c0 78       	rjmp	80006178 <get_arg+0x2f4>
8000616c:	6c 0a       	ld.w	r10,r6[0x0]
8000616e:	f4 cc ff fc 	sub	r12,r10,-4
80006172:	8d 0c       	st.w	r6[0x0],r12
80006174:	74 0a       	ld.w	r10,r10[0x0]
80006176:	91 0a       	st.w	r8[0x0],r10
80006178:	2f f5       	sub	r5,-1
8000617a:	2f 88       	sub	r8,-8
8000617c:	2f c1       	sub	r1,-4
8000617e:	12 35       	cp.w	r5,r9
80006180:	fe 9a ff d6 	brle	8000612c <get_arg+0x2a8>
80006184:	1c 93       	mov	r3,lr
80006186:	40 52       	lddsp	r2,sp[0x14]
80006188:	40 6e       	lddsp	lr,sp[0x18]
8000618a:	85 05       	st.w	r2[0x0],r5
8000618c:	9d 0b       	st.w	lr[0x0],r11
8000618e:	40 4b       	lddsp	r11,sp[0x10]
80006190:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
80006194:	2f 8d       	sub	sp,-32
80006196:	d8 32       	popm	r0-r7,pc

80006198 <__sprint_r>:
80006198:	d4 21       	pushm	r4-r7,lr
8000619a:	14 97       	mov	r7,r10
8000619c:	74 28       	ld.w	r8,r10[0x8]
8000619e:	58 08       	cp.w	r8,0
800061a0:	c0 41       	brne	800061a8 <__sprint_r+0x10>
800061a2:	95 18       	st.w	r10[0x4],r8
800061a4:	10 9c       	mov	r12,r8
800061a6:	d8 22       	popm	r4-r7,pc
800061a8:	e0 a0 18 b4 	rcall	80009310 <__sfvwrite_r>
800061ac:	30 08       	mov	r8,0
800061ae:	8f 18       	st.w	r7[0x4],r8
800061b0:	8f 28       	st.w	r7[0x8],r8
800061b2:	d8 22       	popm	r4-r7,pc

800061b4 <_vfprintf_r>:
800061b4:	d4 31       	pushm	r0-r7,lr
800061b6:	fa cd 06 bc 	sub	sp,sp,1724
800061ba:	51 09       	stdsp	sp[0x40],r9
800061bc:	16 91       	mov	r1,r11
800061be:	14 97       	mov	r7,r10
800061c0:	18 95       	mov	r5,r12
800061c2:	e0 a0 1a 1d 	rcall	800095fc <_localeconv_r>
800061c6:	78 0c       	ld.w	r12,r12[0x0]
800061c8:	50 cc       	stdsp	sp[0x30],r12
800061ca:	58 05       	cp.w	r5,0
800061cc:	c0 70       	breq	800061da <_vfprintf_r+0x26>
800061ce:	6a 68       	ld.w	r8,r5[0x18]
800061d0:	58 08       	cp.w	r8,0
800061d2:	c0 41       	brne	800061da <_vfprintf_r+0x26>
800061d4:	0a 9c       	mov	r12,r5
800061d6:	e0 a0 17 3d 	rcall	80009050 <__sinit>
800061da:	fe c8 9b 5a 	sub	r8,pc,-25766
800061de:	10 31       	cp.w	r1,r8
800061e0:	c0 31       	brne	800061e6 <_vfprintf_r+0x32>
800061e2:	6a 01       	ld.w	r1,r5[0x0]
800061e4:	c0 c8       	rjmp	800061fc <_vfprintf_r+0x48>
800061e6:	fe c8 9b 46 	sub	r8,pc,-25786
800061ea:	10 31       	cp.w	r1,r8
800061ec:	c0 31       	brne	800061f2 <_vfprintf_r+0x3e>
800061ee:	6a 11       	ld.w	r1,r5[0x4]
800061f0:	c0 68       	rjmp	800061fc <_vfprintf_r+0x48>
800061f2:	fe c8 9b 32 	sub	r8,pc,-25806
800061f6:	10 31       	cp.w	r1,r8
800061f8:	eb f1 00 02 	ld.weq	r1,r5[0x8]
800061fc:	82 68       	ld.sh	r8,r1[0xc]
800061fe:	ed b8 00 03 	bld	r8,0x3
80006202:	c0 41       	brne	8000620a <_vfprintf_r+0x56>
80006204:	62 48       	ld.w	r8,r1[0x10]
80006206:	58 08       	cp.w	r8,0
80006208:	c0 71       	brne	80006216 <_vfprintf_r+0x62>
8000620a:	02 9b       	mov	r11,r1
8000620c:	0a 9c       	mov	r12,r5
8000620e:	e0 a0 0f 5d 	rcall	800080c8 <__swsetup_r>
80006212:	e0 81 0f 54 	brne	800080ba <_vfprintf_r+0x1f06>
80006216:	82 68       	ld.sh	r8,r1[0xc]
80006218:	10 99       	mov	r9,r8
8000621a:	e2 19 00 1a 	andl	r9,0x1a,COH
8000621e:	58 a9       	cp.w	r9,10
80006220:	c3 c1       	brne	80006298 <_vfprintf_r+0xe4>
80006222:	82 79       	ld.sh	r9,r1[0xe]
80006224:	30 0a       	mov	r10,0
80006226:	f4 09 19 00 	cp.h	r9,r10
8000622a:	c3 75       	brlt	80006298 <_vfprintf_r+0xe4>
8000622c:	a1 d8       	cbr	r8,0x1
8000622e:	fb 58 05 d0 	st.h	sp[1488],r8
80006232:	62 88       	ld.w	r8,r1[0x20]
80006234:	fb 48 05 e4 	st.w	sp[1508],r8
80006238:	62 a8       	ld.w	r8,r1[0x28]
8000623a:	fb 48 05 ec 	st.w	sp[1516],r8
8000623e:	fa c8 ff bc 	sub	r8,sp,-68
80006242:	fb 48 05 d4 	st.w	sp[1492],r8
80006246:	fb 48 05 c4 	st.w	sp[1476],r8
8000624a:	e0 68 04 00 	mov	r8,1024
8000624e:	fb 48 05 d8 	st.w	sp[1496],r8
80006252:	fb 48 05 cc 	st.w	sp[1484],r8
80006256:	30 08       	mov	r8,0
80006258:	fb 59 05 d2 	st.h	sp[1490],r9
8000625c:	0e 9a       	mov	r10,r7
8000625e:	41 09       	lddsp	r9,sp[0x40]
80006260:	fa c7 fa 3c 	sub	r7,sp,-1476
80006264:	fb 48 05 dc 	st.w	sp[1500],r8
80006268:	0a 9c       	mov	r12,r5
8000626a:	0e 9b       	mov	r11,r7
8000626c:	ca 4f       	rcall	800061b4 <_vfprintf_r>
8000626e:	50 bc       	stdsp	sp[0x2c],r12
80006270:	c0 95       	brlt	80006282 <_vfprintf_r+0xce>
80006272:	0e 9b       	mov	r11,r7
80006274:	0a 9c       	mov	r12,r5
80006276:	e0 a0 16 15 	rcall	80008ea0 <_fflush_r>
8000627a:	40 be       	lddsp	lr,sp[0x2c]
8000627c:	f9 be 01 ff 	movne	lr,-1
80006280:	50 be       	stdsp	sp[0x2c],lr
80006282:	fb 08 05 d0 	ld.sh	r8,sp[1488]
80006286:	ed b8 00 06 	bld	r8,0x6
8000628a:	e0 81 0f 1a 	brne	800080be <_vfprintf_r+0x1f0a>
8000628e:	82 68       	ld.sh	r8,r1[0xc]
80006290:	a7 a8       	sbr	r8,0x6
80006292:	a2 68       	st.h	r1[0xc],r8
80006294:	e0 8f 0f 15 	bral	800080be <_vfprintf_r+0x1f0a>
80006298:	30 08       	mov	r8,0
8000629a:	fb 48 06 b4 	st.w	sp[1716],r8
8000629e:	fb 48 06 90 	st.w	sp[1680],r8
800062a2:	fb 48 06 8c 	st.w	sp[1676],r8
800062a6:	fb 48 06 b0 	st.w	sp[1712],r8
800062aa:	30 08       	mov	r8,0
800062ac:	30 09       	mov	r9,0
800062ae:	50 a7       	stdsp	sp[0x28],r7
800062b0:	50 78       	stdsp	sp[0x1c],r8
800062b2:	fa c3 f9 e0 	sub	r3,sp,-1568
800062b6:	3f f8       	mov	r8,-1
800062b8:	50 59       	stdsp	sp[0x14],r9
800062ba:	fb 43 06 88 	st.w	sp[1672],r3
800062be:	fb 48 05 44 	st.w	sp[1348],r8
800062c2:	12 9c       	mov	r12,r9
800062c4:	50 69       	stdsp	sp[0x18],r9
800062c6:	50 d9       	stdsp	sp[0x34],r9
800062c8:	50 e9       	stdsp	sp[0x38],r9
800062ca:	50 b9       	stdsp	sp[0x2c],r9
800062cc:	12 97       	mov	r7,r9
800062ce:	0a 94       	mov	r4,r5
800062d0:	40 a2       	lddsp	r2,sp[0x28]
800062d2:	32 5a       	mov	r10,37
800062d4:	30 08       	mov	r8,0
800062d6:	c0 28       	rjmp	800062da <_vfprintf_r+0x126>
800062d8:	2f f2       	sub	r2,-1
800062da:	05 89       	ld.ub	r9,r2[0x0]
800062dc:	f0 09 18 00 	cp.b	r9,r8
800062e0:	5f 1b       	srne	r11
800062e2:	f4 09 18 00 	cp.b	r9,r10
800062e6:	5f 19       	srne	r9
800062e8:	f3 eb 00 0b 	and	r11,r9,r11
800062ec:	f0 0b 18 00 	cp.b	r11,r8
800062f0:	cf 41       	brne	800062d8 <_vfprintf_r+0x124>
800062f2:	40 ab       	lddsp	r11,sp[0x28]
800062f4:	e4 0b 01 06 	sub	r6,r2,r11
800062f8:	c1 e0       	breq	80006334 <_vfprintf_r+0x180>
800062fa:	fa f8 06 90 	ld.w	r8,sp[1680]
800062fe:	0c 08       	add	r8,r6
80006300:	87 0b       	st.w	r3[0x0],r11
80006302:	fb 48 06 90 	st.w	sp[1680],r8
80006306:	87 16       	st.w	r3[0x4],r6
80006308:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000630c:	2f f8       	sub	r8,-1
8000630e:	fb 48 06 8c 	st.w	sp[1676],r8
80006312:	58 78       	cp.w	r8,7
80006314:	e0 89 00 04 	brgt	8000631c <_vfprintf_r+0x168>
80006318:	2f 83       	sub	r3,-8
8000631a:	c0 a8       	rjmp	8000632e <_vfprintf_r+0x17a>
8000631c:	fa ca f9 78 	sub	r10,sp,-1672
80006320:	02 9b       	mov	r11,r1
80006322:	08 9c       	mov	r12,r4
80006324:	c3 af       	rcall	80006198 <__sprint_r>
80006326:	e0 81 0e c6 	brne	800080b2 <_vfprintf_r+0x1efe>
8000632a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000632e:	40 ba       	lddsp	r10,sp[0x2c]
80006330:	0c 0a       	add	r10,r6
80006332:	50 ba       	stdsp	sp[0x2c],r10
80006334:	05 89       	ld.ub	r9,r2[0x0]
80006336:	30 08       	mov	r8,0
80006338:	f0 09 18 00 	cp.b	r9,r8
8000633c:	e0 80 0e aa 	breq	80008090 <_vfprintf_r+0x1edc>
80006340:	30 09       	mov	r9,0
80006342:	fb 68 06 bb 	st.b	sp[1723],r8
80006346:	0e 96       	mov	r6,r7
80006348:	e4 c8 ff ff 	sub	r8,r2,-1
8000634c:	3f fe       	mov	lr,-1
8000634e:	50 93       	stdsp	sp[0x24],r3
80006350:	50 41       	stdsp	sp[0x10],r1
80006352:	0e 93       	mov	r3,r7
80006354:	04 91       	mov	r1,r2
80006356:	50 89       	stdsp	sp[0x20],r9
80006358:	50 a8       	stdsp	sp[0x28],r8
8000635a:	50 2e       	stdsp	sp[0x8],lr
8000635c:	50 39       	stdsp	sp[0xc],r9
8000635e:	12 95       	mov	r5,r9
80006360:	12 90       	mov	r0,r9
80006362:	10 97       	mov	r7,r8
80006364:	08 92       	mov	r2,r4
80006366:	c0 78       	rjmp	80006374 <_vfprintf_r+0x1c0>
80006368:	3f fc       	mov	r12,-1
8000636a:	08 97       	mov	r7,r4
8000636c:	50 2c       	stdsp	sp[0x8],r12
8000636e:	c0 38       	rjmp	80006374 <_vfprintf_r+0x1c0>
80006370:	30 0b       	mov	r11,0
80006372:	50 3b       	stdsp	sp[0xc],r11
80006374:	0f 38       	ld.ub	r8,r7++
80006376:	c0 28       	rjmp	8000637a <_vfprintf_r+0x1c6>
80006378:	12 90       	mov	r0,r9
8000637a:	f0 c9 00 20 	sub	r9,r8,32
8000637e:	e0 49 00 58 	cp.w	r9,88
80006382:	e0 8b 0a 30 	brhi	800077e2 <_vfprintf_r+0x162e>
80006386:	fe ca a0 ae 	sub	r10,pc,-24402
8000638a:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
8000638e:	50 a7       	stdsp	sp[0x28],r7
80006390:	50 80       	stdsp	sp[0x20],r0
80006392:	0c 97       	mov	r7,r6
80006394:	04 94       	mov	r4,r2
80006396:	06 96       	mov	r6,r3
80006398:	02 92       	mov	r2,r1
8000639a:	fe c9 9e 86 	sub	r9,pc,-24954
8000639e:	40 93       	lddsp	r3,sp[0x24]
800063a0:	10 90       	mov	r0,r8
800063a2:	40 41       	lddsp	r1,sp[0x10]
800063a4:	50 d9       	stdsp	sp[0x34],r9
800063a6:	e0 8f 08 8e 	bral	800074c2 <_vfprintf_r+0x130e>
800063aa:	30 08       	mov	r8,0
800063ac:	fb 39 06 bb 	ld.ub	r9,sp[1723]
800063b0:	f0 09 18 00 	cp.b	r9,r8
800063b4:	ce 01       	brne	80006374 <_vfprintf_r+0x1c0>
800063b6:	32 08       	mov	r8,32
800063b8:	c6 e8       	rjmp	80006494 <_vfprintf_r+0x2e0>
800063ba:	a1 a5       	sbr	r5,0x0
800063bc:	cd cb       	rjmp	80006374 <_vfprintf_r+0x1c0>
800063be:	0f 89       	ld.ub	r9,r7[0x0]
800063c0:	f2 c8 00 30 	sub	r8,r9,48
800063c4:	58 98       	cp.w	r8,9
800063c6:	e0 8b 00 1d 	brhi	80006400 <_vfprintf_r+0x24c>
800063ca:	ee c8 ff ff 	sub	r8,r7,-1
800063ce:	30 0b       	mov	r11,0
800063d0:	23 09       	sub	r9,48
800063d2:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
800063d6:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
800063da:	11 39       	ld.ub	r9,r8++
800063dc:	f2 ca 00 30 	sub	r10,r9,48
800063e0:	58 9a       	cp.w	r10,9
800063e2:	fe 98 ff f7 	brls	800063d0 <_vfprintf_r+0x21c>
800063e6:	e0 49 00 24 	cp.w	r9,36
800063ea:	cc 31       	brne	80006370 <_vfprintf_r+0x1bc>
800063ec:	e0 4b 00 20 	cp.w	r11,32
800063f0:	e0 89 0e 60 	brgt	800080b0 <_vfprintf_r+0x1efc>
800063f4:	20 1b       	sub	r11,1
800063f6:	fa f9 06 b4 	ld.w	r9,sp[1716]
800063fa:	12 3b       	cp.w	r11,r9
800063fc:	c0 95       	brlt	8000640e <_vfprintf_r+0x25a>
800063fe:	c1 08       	rjmp	8000641e <_vfprintf_r+0x26a>
80006400:	fa f9 06 b4 	ld.w	r9,sp[1716]
80006404:	ec ca ff ff 	sub	r10,r6,-1
80006408:	12 36       	cp.w	r6,r9
8000640a:	c1 f5       	brlt	80006448 <_vfprintf_r+0x294>
8000640c:	c2 68       	rjmp	80006458 <_vfprintf_r+0x2a4>
8000640e:	fa ce f9 44 	sub	lr,sp,-1724
80006412:	10 97       	mov	r7,r8
80006414:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
80006418:	f6 f0 fd 88 	ld.w	r0,r11[-632]
8000641c:	c3 58       	rjmp	80006486 <_vfprintf_r+0x2d2>
8000641e:	10 97       	mov	r7,r8
80006420:	fa c8 f9 50 	sub	r8,sp,-1712
80006424:	1a d8       	st.w	--sp,r8
80006426:	fa c8 fa b8 	sub	r8,sp,-1352
8000642a:	1a d8       	st.w	--sp,r8
8000642c:	fa c8 fb b4 	sub	r8,sp,-1100
80006430:	02 9a       	mov	r10,r1
80006432:	1a d8       	st.w	--sp,r8
80006434:	04 9c       	mov	r12,r2
80006436:	fa c8 f9 40 	sub	r8,sp,-1728
8000643a:	fa c9 ff b4 	sub	r9,sp,-76
8000643e:	fe b0 fd 23 	rcall	80005e84 <get_arg>
80006442:	2f dd       	sub	sp,-12
80006444:	78 00       	ld.w	r0,r12[0x0]
80006446:	c2 08       	rjmp	80006486 <_vfprintf_r+0x2d2>
80006448:	fa cc f9 44 	sub	r12,sp,-1724
8000644c:	14 96       	mov	r6,r10
8000644e:	f8 03 00 38 	add	r8,r12,r3<<0x3
80006452:	f0 f0 fd 88 	ld.w	r0,r8[-632]
80006456:	c1 88       	rjmp	80006486 <_vfprintf_r+0x2d2>
80006458:	41 08       	lddsp	r8,sp[0x40]
8000645a:	59 f9       	cp.w	r9,31
8000645c:	e0 89 00 11 	brgt	8000647e <_vfprintf_r+0x2ca>
80006460:	f0 cb ff fc 	sub	r11,r8,-4
80006464:	51 0b       	stdsp	sp[0x40],r11
80006466:	70 00       	ld.w	r0,r8[0x0]
80006468:	fa cb f9 44 	sub	r11,sp,-1724
8000646c:	f6 09 00 38 	add	r8,r11,r9<<0x3
80006470:	f1 40 fd 88 	st.w	r8[-632],r0
80006474:	2f f9       	sub	r9,-1
80006476:	14 96       	mov	r6,r10
80006478:	fb 49 06 b4 	st.w	sp[1716],r9
8000647c:	c0 58       	rjmp	80006486 <_vfprintf_r+0x2d2>
8000647e:	70 00       	ld.w	r0,r8[0x0]
80006480:	14 96       	mov	r6,r10
80006482:	2f c8       	sub	r8,-4
80006484:	51 08       	stdsp	sp[0x40],r8
80006486:	58 00       	cp.w	r0,0
80006488:	fe 94 ff 76 	brge	80006374 <_vfprintf_r+0x1c0>
8000648c:	5c 30       	neg	r0
8000648e:	a3 a5       	sbr	r5,0x2
80006490:	c7 2b       	rjmp	80006374 <_vfprintf_r+0x1c0>
80006492:	32 b8       	mov	r8,43
80006494:	fb 68 06 bb 	st.b	sp[1723],r8
80006498:	c6 eb       	rjmp	80006374 <_vfprintf_r+0x1c0>
8000649a:	0f 38       	ld.ub	r8,r7++
8000649c:	e0 48 00 2a 	cp.w	r8,42
800064a0:	c0 30       	breq	800064a6 <_vfprintf_r+0x2f2>
800064a2:	30 09       	mov	r9,0
800064a4:	c7 98       	rjmp	80006596 <_vfprintf_r+0x3e2>
800064a6:	0f 88       	ld.ub	r8,r7[0x0]
800064a8:	f0 c9 00 30 	sub	r9,r8,48
800064ac:	58 99       	cp.w	r9,9
800064ae:	e0 8b 00 1f 	brhi	800064ec <_vfprintf_r+0x338>
800064b2:	ee c4 ff ff 	sub	r4,r7,-1
800064b6:	30 0b       	mov	r11,0
800064b8:	23 08       	sub	r8,48
800064ba:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
800064be:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
800064c2:	09 38       	ld.ub	r8,r4++
800064c4:	f0 c9 00 30 	sub	r9,r8,48
800064c8:	58 99       	cp.w	r9,9
800064ca:	fe 98 ff f7 	brls	800064b8 <_vfprintf_r+0x304>
800064ce:	e0 48 00 24 	cp.w	r8,36
800064d2:	fe 91 ff 4f 	brne	80006370 <_vfprintf_r+0x1bc>
800064d6:	e0 4b 00 20 	cp.w	r11,32
800064da:	e0 89 0d eb 	brgt	800080b0 <_vfprintf_r+0x1efc>
800064de:	20 1b       	sub	r11,1
800064e0:	fa f8 06 b4 	ld.w	r8,sp[1716]
800064e4:	10 3b       	cp.w	r11,r8
800064e6:	c0 a5       	brlt	800064fa <_vfprintf_r+0x346>
800064e8:	c1 18       	rjmp	8000650a <_vfprintf_r+0x356>
800064ea:	d7 03       	nop
800064ec:	fa fa 06 b4 	ld.w	r10,sp[1716]
800064f0:	ec c9 ff ff 	sub	r9,r6,-1
800064f4:	14 36       	cp.w	r6,r10
800064f6:	c1 f5       	brlt	80006534 <_vfprintf_r+0x380>
800064f8:	c2 88       	rjmp	80006548 <_vfprintf_r+0x394>
800064fa:	fa ca f9 44 	sub	r10,sp,-1724
800064fe:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
80006502:	f6 fb fd 88 	ld.w	r11,r11[-632]
80006506:	50 2b       	stdsp	sp[0x8],r11
80006508:	c3 c8       	rjmp	80006580 <_vfprintf_r+0x3cc>
8000650a:	fa c8 f9 50 	sub	r8,sp,-1712
8000650e:	1a d8       	st.w	--sp,r8
80006510:	fa c8 fa b8 	sub	r8,sp,-1352
80006514:	1a d8       	st.w	--sp,r8
80006516:	fa c8 fb b4 	sub	r8,sp,-1100
8000651a:	02 9a       	mov	r10,r1
8000651c:	1a d8       	st.w	--sp,r8
8000651e:	04 9c       	mov	r12,r2
80006520:	fa c8 f9 40 	sub	r8,sp,-1728
80006524:	fa c9 ff b4 	sub	r9,sp,-76
80006528:	fe b0 fc ae 	rcall	80005e84 <get_arg>
8000652c:	2f dd       	sub	sp,-12
8000652e:	78 0c       	ld.w	r12,r12[0x0]
80006530:	50 2c       	stdsp	sp[0x8],r12
80006532:	c2 78       	rjmp	80006580 <_vfprintf_r+0x3cc>
80006534:	12 96       	mov	r6,r9
80006536:	0e 94       	mov	r4,r7
80006538:	fa c9 f9 44 	sub	r9,sp,-1724
8000653c:	f2 03 00 38 	add	r8,r9,r3<<0x3
80006540:	f0 f8 fd 88 	ld.w	r8,r8[-632]
80006544:	50 28       	stdsp	sp[0x8],r8
80006546:	c1 d8       	rjmp	80006580 <_vfprintf_r+0x3cc>
80006548:	41 08       	lddsp	r8,sp[0x40]
8000654a:	59 fa       	cp.w	r10,31
8000654c:	e0 89 00 14 	brgt	80006574 <_vfprintf_r+0x3c0>
80006550:	f0 cb ff fc 	sub	r11,r8,-4
80006554:	70 08       	ld.w	r8,r8[0x0]
80006556:	51 0b       	stdsp	sp[0x40],r11
80006558:	50 28       	stdsp	sp[0x8],r8
8000655a:	fa c6 f9 44 	sub	r6,sp,-1724
8000655e:	40 2e       	lddsp	lr,sp[0x8]
80006560:	ec 0a 00 38 	add	r8,r6,r10<<0x3
80006564:	f1 4e fd 88 	st.w	r8[-632],lr
80006568:	2f fa       	sub	r10,-1
8000656a:	0e 94       	mov	r4,r7
8000656c:	fb 4a 06 b4 	st.w	sp[1716],r10
80006570:	12 96       	mov	r6,r9
80006572:	c0 78       	rjmp	80006580 <_vfprintf_r+0x3cc>
80006574:	70 0c       	ld.w	r12,r8[0x0]
80006576:	0e 94       	mov	r4,r7
80006578:	2f c8       	sub	r8,-4
8000657a:	50 2c       	stdsp	sp[0x8],r12
8000657c:	12 96       	mov	r6,r9
8000657e:	51 08       	stdsp	sp[0x40],r8
80006580:	40 2b       	lddsp	r11,sp[0x8]
80006582:	58 0b       	cp.w	r11,0
80006584:	fe 95 fe f2 	brlt	80006368 <_vfprintf_r+0x1b4>
80006588:	08 97       	mov	r7,r4
8000658a:	cf 5a       	rjmp	80006374 <_vfprintf_r+0x1c0>
8000658c:	f2 09 00 29 	add	r9,r9,r9<<0x2
80006590:	0f 38       	ld.ub	r8,r7++
80006592:	f4 09 00 19 	add	r9,r10,r9<<0x1
80006596:	f0 ca 00 30 	sub	r10,r8,48
8000659a:	58 9a       	cp.w	r10,9
8000659c:	fe 98 ff f8 	brls	8000658c <_vfprintf_r+0x3d8>
800065a0:	3f fa       	mov	r10,-1
800065a2:	f2 0a 0c 49 	max	r9,r9,r10
800065a6:	50 29       	stdsp	sp[0x8],r9
800065a8:	ce 9a       	rjmp	8000637a <_vfprintf_r+0x1c6>
800065aa:	a7 b5       	sbr	r5,0x7
800065ac:	ce 4a       	rjmp	80006374 <_vfprintf_r+0x1c0>
800065ae:	30 09       	mov	r9,0
800065b0:	23 08       	sub	r8,48
800065b2:	f2 09 00 29 	add	r9,r9,r9<<0x2
800065b6:	f0 09 00 19 	add	r9,r8,r9<<0x1
800065ba:	0f 38       	ld.ub	r8,r7++
800065bc:	f0 ca 00 30 	sub	r10,r8,48
800065c0:	58 9a       	cp.w	r10,9
800065c2:	fe 98 ff f7 	brls	800065b0 <_vfprintf_r+0x3fc>
800065c6:	e0 48 00 24 	cp.w	r8,36
800065ca:	fe 91 fe d7 	brne	80006378 <_vfprintf_r+0x1c4>
800065ce:	e0 49 00 20 	cp.w	r9,32
800065d2:	e0 89 0d 6f 	brgt	800080b0 <_vfprintf_r+0x1efc>
800065d6:	f2 c3 00 01 	sub	r3,r9,1
800065da:	30 19       	mov	r9,1
800065dc:	50 39       	stdsp	sp[0xc],r9
800065de:	cc ba       	rjmp	80006374 <_vfprintf_r+0x1c0>
800065e0:	a3 b5       	sbr	r5,0x3
800065e2:	cc 9a       	rjmp	80006374 <_vfprintf_r+0x1c0>
800065e4:	a7 a5       	sbr	r5,0x6
800065e6:	cc 7a       	rjmp	80006374 <_vfprintf_r+0x1c0>
800065e8:	0a 98       	mov	r8,r5
800065ea:	a5 b5       	sbr	r5,0x5
800065ec:	a5 a8       	sbr	r8,0x4
800065ee:	0f 89       	ld.ub	r9,r7[0x0]
800065f0:	36 ce       	mov	lr,108
800065f2:	fc 09 18 00 	cp.b	r9,lr
800065f6:	f7 b7 00 ff 	subeq	r7,-1
800065fa:	f0 05 17 10 	movne	r5,r8
800065fe:	cb ba       	rjmp	80006374 <_vfprintf_r+0x1c0>
80006600:	a5 b5       	sbr	r5,0x5
80006602:	cb 9a       	rjmp	80006374 <_vfprintf_r+0x1c0>
80006604:	50 a7       	stdsp	sp[0x28],r7
80006606:	50 80       	stdsp	sp[0x20],r0
80006608:	0c 97       	mov	r7,r6
8000660a:	10 90       	mov	r0,r8
8000660c:	06 96       	mov	r6,r3
8000660e:	04 94       	mov	r4,r2
80006610:	40 93       	lddsp	r3,sp[0x24]
80006612:	02 92       	mov	r2,r1
80006614:	0e 99       	mov	r9,r7
80006616:	40 41       	lddsp	r1,sp[0x10]
80006618:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000661c:	40 3c       	lddsp	r12,sp[0xc]
8000661e:	58 0c       	cp.w	r12,0
80006620:	c1 d0       	breq	8000665a <_vfprintf_r+0x4a6>
80006622:	10 36       	cp.w	r6,r8
80006624:	c0 64       	brge	80006630 <_vfprintf_r+0x47c>
80006626:	fa cb f9 44 	sub	r11,sp,-1724
8000662a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000662e:	c1 d8       	rjmp	80006668 <_vfprintf_r+0x4b4>
80006630:	fa c8 f9 50 	sub	r8,sp,-1712
80006634:	1a d8       	st.w	--sp,r8
80006636:	fa c8 fa b8 	sub	r8,sp,-1352
8000663a:	1a d8       	st.w	--sp,r8
8000663c:	fa c8 fb b4 	sub	r8,sp,-1100
80006640:	1a d8       	st.w	--sp,r8
80006642:	fa c8 f9 40 	sub	r8,sp,-1728
80006646:	fa c9 ff b4 	sub	r9,sp,-76
8000664a:	04 9a       	mov	r10,r2
8000664c:	0c 9b       	mov	r11,r6
8000664e:	08 9c       	mov	r12,r4
80006650:	fe b0 fc 1a 	rcall	80005e84 <get_arg>
80006654:	2f dd       	sub	sp,-12
80006656:	19 b8       	ld.ub	r8,r12[0x3]
80006658:	c2 28       	rjmp	8000669c <_vfprintf_r+0x4e8>
8000665a:	2f f7       	sub	r7,-1
8000665c:	10 39       	cp.w	r9,r8
8000665e:	c0 84       	brge	8000666e <_vfprintf_r+0x4ba>
80006660:	fa ca f9 44 	sub	r10,sp,-1724
80006664:	f4 06 00 36 	add	r6,r10,r6<<0x3
80006668:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
8000666c:	c1 88       	rjmp	8000669c <_vfprintf_r+0x4e8>
8000666e:	41 09       	lddsp	r9,sp[0x40]
80006670:	59 f8       	cp.w	r8,31
80006672:	e0 89 00 12 	brgt	80006696 <_vfprintf_r+0x4e2>
80006676:	f2 ca ff fc 	sub	r10,r9,-4
8000667a:	51 0a       	stdsp	sp[0x40],r10
8000667c:	72 09       	ld.w	r9,r9[0x0]
8000667e:	fa c6 f9 44 	sub	r6,sp,-1724
80006682:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80006686:	2f f8       	sub	r8,-1
80006688:	f5 49 fd 88 	st.w	r10[-632],r9
8000668c:	fb 48 06 b4 	st.w	sp[1716],r8
80006690:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
80006694:	c0 48       	rjmp	8000669c <_vfprintf_r+0x4e8>
80006696:	13 b8       	ld.ub	r8,r9[0x3]
80006698:	2f c9       	sub	r9,-4
8000669a:	51 09       	stdsp	sp[0x40],r9
8000669c:	fb 68 06 60 	st.b	sp[1632],r8
800066a0:	30 0e       	mov	lr,0
800066a2:	30 08       	mov	r8,0
800066a4:	30 12       	mov	r2,1
800066a6:	fb 68 06 bb 	st.b	sp[1723],r8
800066aa:	50 2e       	stdsp	sp[0x8],lr
800066ac:	e0 8f 08 ad 	bral	80007806 <_vfprintf_r+0x1652>
800066b0:	50 a7       	stdsp	sp[0x28],r7
800066b2:	50 80       	stdsp	sp[0x20],r0
800066b4:	0c 97       	mov	r7,r6
800066b6:	04 94       	mov	r4,r2
800066b8:	06 96       	mov	r6,r3
800066ba:	02 92       	mov	r2,r1
800066bc:	40 93       	lddsp	r3,sp[0x24]
800066be:	10 90       	mov	r0,r8
800066c0:	40 41       	lddsp	r1,sp[0x10]
800066c2:	a5 a5       	sbr	r5,0x4
800066c4:	c0 a8       	rjmp	800066d8 <_vfprintf_r+0x524>
800066c6:	50 a7       	stdsp	sp[0x28],r7
800066c8:	50 80       	stdsp	sp[0x20],r0
800066ca:	0c 97       	mov	r7,r6
800066cc:	04 94       	mov	r4,r2
800066ce:	06 96       	mov	r6,r3
800066d0:	02 92       	mov	r2,r1
800066d2:	40 93       	lddsp	r3,sp[0x24]
800066d4:	10 90       	mov	r0,r8
800066d6:	40 41       	lddsp	r1,sp[0x10]
800066d8:	ed b5 00 05 	bld	r5,0x5
800066dc:	c5 11       	brne	8000677e <_vfprintf_r+0x5ca>
800066de:	fa f8 06 b4 	ld.w	r8,sp[1716]
800066e2:	40 3c       	lddsp	r12,sp[0xc]
800066e4:	58 0c       	cp.w	r12,0
800066e6:	c1 e0       	breq	80006722 <_vfprintf_r+0x56e>
800066e8:	10 36       	cp.w	r6,r8
800066ea:	c0 64       	brge	800066f6 <_vfprintf_r+0x542>
800066ec:	fa cb f9 44 	sub	r11,sp,-1724
800066f0:	f6 06 00 36 	add	r6,r11,r6<<0x3
800066f4:	c2 08       	rjmp	80006734 <_vfprintf_r+0x580>
800066f6:	fa c8 f9 50 	sub	r8,sp,-1712
800066fa:	1a d8       	st.w	--sp,r8
800066fc:	fa c8 fa b8 	sub	r8,sp,-1352
80006700:	0c 9b       	mov	r11,r6
80006702:	1a d8       	st.w	--sp,r8
80006704:	fa c8 fb b4 	sub	r8,sp,-1100
80006708:	1a d8       	st.w	--sp,r8
8000670a:	fa c9 ff b4 	sub	r9,sp,-76
8000670e:	fa c8 f9 40 	sub	r8,sp,-1728
80006712:	04 9a       	mov	r10,r2
80006714:	08 9c       	mov	r12,r4
80006716:	fe b0 fb b7 	rcall	80005e84 <get_arg>
8000671a:	2f dd       	sub	sp,-12
8000671c:	78 1b       	ld.w	r11,r12[0x4]
8000671e:	78 09       	ld.w	r9,r12[0x0]
80006720:	c2 b8       	rjmp	80006776 <_vfprintf_r+0x5c2>
80006722:	ee ca ff ff 	sub	r10,r7,-1
80006726:	10 37       	cp.w	r7,r8
80006728:	c0 b4       	brge	8000673e <_vfprintf_r+0x58a>
8000672a:	fa c9 f9 44 	sub	r9,sp,-1724
8000672e:	14 97       	mov	r7,r10
80006730:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006734:	ec fb fd 8c 	ld.w	r11,r6[-628]
80006738:	ec f9 fd 88 	ld.w	r9,r6[-632]
8000673c:	c1 d8       	rjmp	80006776 <_vfprintf_r+0x5c2>
8000673e:	41 09       	lddsp	r9,sp[0x40]
80006740:	59 f8       	cp.w	r8,31
80006742:	e0 89 00 14 	brgt	8000676a <_vfprintf_r+0x5b6>
80006746:	f2 cb ff f8 	sub	r11,r9,-8
8000674a:	51 0b       	stdsp	sp[0x40],r11
8000674c:	fa c6 f9 44 	sub	r6,sp,-1724
80006750:	72 1b       	ld.w	r11,r9[0x4]
80006752:	ec 08 00 3c 	add	r12,r6,r8<<0x3
80006756:	72 09       	ld.w	r9,r9[0x0]
80006758:	f9 4b fd 8c 	st.w	r12[-628],r11
8000675c:	f9 49 fd 88 	st.w	r12[-632],r9
80006760:	2f f8       	sub	r8,-1
80006762:	14 97       	mov	r7,r10
80006764:	fb 48 06 b4 	st.w	sp[1716],r8
80006768:	c0 78       	rjmp	80006776 <_vfprintf_r+0x5c2>
8000676a:	f2 c8 ff f8 	sub	r8,r9,-8
8000676e:	72 1b       	ld.w	r11,r9[0x4]
80006770:	14 97       	mov	r7,r10
80006772:	51 08       	stdsp	sp[0x40],r8
80006774:	72 09       	ld.w	r9,r9[0x0]
80006776:	16 98       	mov	r8,r11
80006778:	fa e9 00 00 	st.d	sp[0],r8
8000677c:	ca e8       	rjmp	800068d8 <_vfprintf_r+0x724>
8000677e:	ed b5 00 04 	bld	r5,0x4
80006782:	c1 71       	brne	800067b0 <_vfprintf_r+0x5fc>
80006784:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006788:	40 3e       	lddsp	lr,sp[0xc]
8000678a:	58 0e       	cp.w	lr,0
8000678c:	c0 80       	breq	8000679c <_vfprintf_r+0x5e8>
8000678e:	10 36       	cp.w	r6,r8
80006790:	c6 94       	brge	80006862 <_vfprintf_r+0x6ae>
80006792:	fa cc f9 44 	sub	r12,sp,-1724
80006796:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000679a:	c8 28       	rjmp	8000689e <_vfprintf_r+0x6ea>
8000679c:	ee ca ff ff 	sub	r10,r7,-1
800067a0:	10 37       	cp.w	r7,r8
800067a2:	e0 84 00 81 	brge	800068a4 <_vfprintf_r+0x6f0>
800067a6:	fa cb f9 44 	sub	r11,sp,-1724
800067aa:	f6 06 00 36 	add	r6,r11,r6<<0x3
800067ae:	c7 78       	rjmp	8000689c <_vfprintf_r+0x6e8>
800067b0:	ed b5 00 06 	bld	r5,0x6
800067b4:	c4 b1       	brne	8000684a <_vfprintf_r+0x696>
800067b6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800067ba:	40 3c       	lddsp	r12,sp[0xc]
800067bc:	58 0c       	cp.w	r12,0
800067be:	c1 d0       	breq	800067f8 <_vfprintf_r+0x644>
800067c0:	10 36       	cp.w	r6,r8
800067c2:	c0 64       	brge	800067ce <_vfprintf_r+0x61a>
800067c4:	fa cb f9 44 	sub	r11,sp,-1724
800067c8:	f6 06 00 36 	add	r6,r11,r6<<0x3
800067cc:	c1 f8       	rjmp	8000680a <_vfprintf_r+0x656>
800067ce:	fa c8 f9 50 	sub	r8,sp,-1712
800067d2:	1a d8       	st.w	--sp,r8
800067d4:	fa c8 fa b8 	sub	r8,sp,-1352
800067d8:	1a d8       	st.w	--sp,r8
800067da:	fa c8 fb b4 	sub	r8,sp,-1100
800067de:	1a d8       	st.w	--sp,r8
800067e0:	fa c8 f9 40 	sub	r8,sp,-1728
800067e4:	fa c9 ff b4 	sub	r9,sp,-76
800067e8:	04 9a       	mov	r10,r2
800067ea:	0c 9b       	mov	r11,r6
800067ec:	08 9c       	mov	r12,r4
800067ee:	fe b0 fb 4b 	rcall	80005e84 <get_arg>
800067f2:	2f dd       	sub	sp,-12
800067f4:	98 18       	ld.sh	r8,r12[0x2]
800067f6:	c2 68       	rjmp	80006842 <_vfprintf_r+0x68e>
800067f8:	ee ca ff ff 	sub	r10,r7,-1
800067fc:	10 37       	cp.w	r7,r8
800067fe:	c0 94       	brge	80006810 <_vfprintf_r+0x65c>
80006800:	fa c9 f9 44 	sub	r9,sp,-1724
80006804:	14 97       	mov	r7,r10
80006806:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000680a:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
8000680e:	c1 a8       	rjmp	80006842 <_vfprintf_r+0x68e>
80006810:	41 09       	lddsp	r9,sp[0x40]
80006812:	59 f8       	cp.w	r8,31
80006814:	e0 89 00 13 	brgt	8000683a <_vfprintf_r+0x686>
80006818:	f2 cb ff fc 	sub	r11,r9,-4
8000681c:	51 0b       	stdsp	sp[0x40],r11
8000681e:	72 09       	ld.w	r9,r9[0x0]
80006820:	fa c6 f9 44 	sub	r6,sp,-1724
80006824:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80006828:	2f f8       	sub	r8,-1
8000682a:	f7 49 fd 88 	st.w	r11[-632],r9
8000682e:	fb 48 06 b4 	st.w	sp[1716],r8
80006832:	14 97       	mov	r7,r10
80006834:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80006838:	c0 58       	rjmp	80006842 <_vfprintf_r+0x68e>
8000683a:	92 18       	ld.sh	r8,r9[0x2]
8000683c:	14 97       	mov	r7,r10
8000683e:	2f c9       	sub	r9,-4
80006840:	51 09       	stdsp	sp[0x40],r9
80006842:	50 18       	stdsp	sp[0x4],r8
80006844:	bf 58       	asr	r8,0x1f
80006846:	50 08       	stdsp	sp[0x0],r8
80006848:	c4 88       	rjmp	800068d8 <_vfprintf_r+0x724>
8000684a:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000684e:	40 3c       	lddsp	r12,sp[0xc]
80006850:	58 0c       	cp.w	r12,0
80006852:	c1 d0       	breq	8000688c <_vfprintf_r+0x6d8>
80006854:	10 36       	cp.w	r6,r8
80006856:	c0 64       	brge	80006862 <_vfprintf_r+0x6ae>
80006858:	fa cb f9 44 	sub	r11,sp,-1724
8000685c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006860:	c1 f8       	rjmp	8000689e <_vfprintf_r+0x6ea>
80006862:	fa c8 f9 50 	sub	r8,sp,-1712
80006866:	1a d8       	st.w	--sp,r8
80006868:	fa c8 fa b8 	sub	r8,sp,-1352
8000686c:	0c 9b       	mov	r11,r6
8000686e:	1a d8       	st.w	--sp,r8
80006870:	fa c8 fb b4 	sub	r8,sp,-1100
80006874:	04 9a       	mov	r10,r2
80006876:	1a d8       	st.w	--sp,r8
80006878:	08 9c       	mov	r12,r4
8000687a:	fa c8 f9 40 	sub	r8,sp,-1728
8000687e:	fa c9 ff b4 	sub	r9,sp,-76
80006882:	fe b0 fb 01 	rcall	80005e84 <get_arg>
80006886:	2f dd       	sub	sp,-12
80006888:	78 0b       	ld.w	r11,r12[0x0]
8000688a:	c2 48       	rjmp	800068d2 <_vfprintf_r+0x71e>
8000688c:	ee ca ff ff 	sub	r10,r7,-1
80006890:	10 37       	cp.w	r7,r8
80006892:	c0 94       	brge	800068a4 <_vfprintf_r+0x6f0>
80006894:	fa c9 f9 44 	sub	r9,sp,-1724
80006898:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000689c:	14 97       	mov	r7,r10
8000689e:	ec fb fd 88 	ld.w	r11,r6[-632]
800068a2:	c1 88       	rjmp	800068d2 <_vfprintf_r+0x71e>
800068a4:	41 09       	lddsp	r9,sp[0x40]
800068a6:	59 f8       	cp.w	r8,31
800068a8:	e0 89 00 11 	brgt	800068ca <_vfprintf_r+0x716>
800068ac:	f2 cb ff fc 	sub	r11,r9,-4
800068b0:	51 0b       	stdsp	sp[0x40],r11
800068b2:	fa c6 f9 44 	sub	r6,sp,-1724
800068b6:	72 0b       	ld.w	r11,r9[0x0]
800068b8:	ec 08 00 39 	add	r9,r6,r8<<0x3
800068bc:	f3 4b fd 88 	st.w	r9[-632],r11
800068c0:	2f f8       	sub	r8,-1
800068c2:	14 97       	mov	r7,r10
800068c4:	fb 48 06 b4 	st.w	sp[1716],r8
800068c8:	c0 58       	rjmp	800068d2 <_vfprintf_r+0x71e>
800068ca:	72 0b       	ld.w	r11,r9[0x0]
800068cc:	14 97       	mov	r7,r10
800068ce:	2f c9       	sub	r9,-4
800068d0:	51 09       	stdsp	sp[0x40],r9
800068d2:	50 1b       	stdsp	sp[0x4],r11
800068d4:	bf 5b       	asr	r11,0x1f
800068d6:	50 0b       	stdsp	sp[0x0],r11
800068d8:	fa ea 00 00 	ld.d	r10,sp[0]
800068dc:	58 0a       	cp.w	r10,0
800068de:	5c 2b       	cpc	r11
800068e0:	c0 e4       	brge	800068fc <_vfprintf_r+0x748>
800068e2:	30 08       	mov	r8,0
800068e4:	fa ea 00 00 	ld.d	r10,sp[0]
800068e8:	30 09       	mov	r9,0
800068ea:	f0 0a 01 0a 	sub	r10,r8,r10
800068ee:	f2 0b 01 4b 	sbc	r11,r9,r11
800068f2:	32 d8       	mov	r8,45
800068f4:	fa eb 00 00 	st.d	sp[0],r10
800068f8:	fb 68 06 bb 	st.b	sp[1723],r8
800068fc:	30 18       	mov	r8,1
800068fe:	e0 8f 06 fa 	bral	800076f2 <_vfprintf_r+0x153e>
80006902:	50 a7       	stdsp	sp[0x28],r7
80006904:	50 80       	stdsp	sp[0x20],r0
80006906:	0c 97       	mov	r7,r6
80006908:	04 94       	mov	r4,r2
8000690a:	06 96       	mov	r6,r3
8000690c:	02 92       	mov	r2,r1
8000690e:	40 93       	lddsp	r3,sp[0x24]
80006910:	10 90       	mov	r0,r8
80006912:	40 41       	lddsp	r1,sp[0x10]
80006914:	0e 99       	mov	r9,r7
80006916:	ed b5 00 03 	bld	r5,0x3
8000691a:	c4 11       	brne	8000699c <_vfprintf_r+0x7e8>
8000691c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006920:	40 3a       	lddsp	r10,sp[0xc]
80006922:	58 0a       	cp.w	r10,0
80006924:	c1 90       	breq	80006956 <_vfprintf_r+0x7a2>
80006926:	10 36       	cp.w	r6,r8
80006928:	c6 45       	brlt	800069f0 <_vfprintf_r+0x83c>
8000692a:	fa c8 f9 50 	sub	r8,sp,-1712
8000692e:	1a d8       	st.w	--sp,r8
80006930:	fa c8 fa b8 	sub	r8,sp,-1352
80006934:	1a d8       	st.w	--sp,r8
80006936:	fa c8 fb b4 	sub	r8,sp,-1100
8000693a:	0c 9b       	mov	r11,r6
8000693c:	1a d8       	st.w	--sp,r8
8000693e:	04 9a       	mov	r10,r2
80006940:	fa c8 f9 40 	sub	r8,sp,-1728
80006944:	fa c9 ff b4 	sub	r9,sp,-76
80006948:	08 9c       	mov	r12,r4
8000694a:	fe b0 fa 9d 	rcall	80005e84 <get_arg>
8000694e:	2f dd       	sub	sp,-12
80006950:	78 16       	ld.w	r6,r12[0x4]
80006952:	50 76       	stdsp	sp[0x1c],r6
80006954:	c4 88       	rjmp	800069e4 <_vfprintf_r+0x830>
80006956:	2f f7       	sub	r7,-1
80006958:	10 39       	cp.w	r9,r8
8000695a:	c0 c4       	brge	80006972 <_vfprintf_r+0x7be>
8000695c:	fa ce f9 44 	sub	lr,sp,-1724
80006960:	fc 06 00 36 	add	r6,lr,r6<<0x3
80006964:	ec fc fd 8c 	ld.w	r12,r6[-628]
80006968:	50 7c       	stdsp	sp[0x1c],r12
8000696a:	ec f6 fd 88 	ld.w	r6,r6[-632]
8000696e:	50 56       	stdsp	sp[0x14],r6
80006970:	c6 68       	rjmp	80006a3c <_vfprintf_r+0x888>
80006972:	41 09       	lddsp	r9,sp[0x40]
80006974:	59 f8       	cp.w	r8,31
80006976:	e0 89 00 10 	brgt	80006996 <_vfprintf_r+0x7e2>
8000697a:	f2 ca ff f8 	sub	r10,r9,-8
8000697e:	72 1b       	ld.w	r11,r9[0x4]
80006980:	51 0a       	stdsp	sp[0x40],r10
80006982:	72 09       	ld.w	r9,r9[0x0]
80006984:	fa ca f9 44 	sub	r10,sp,-1724
80006988:	50 7b       	stdsp	sp[0x1c],r11
8000698a:	50 59       	stdsp	sp[0x14],r9
8000698c:	f4 08 00 39 	add	r9,r10,r8<<0x3
80006990:	40 5b       	lddsp	r11,sp[0x14]
80006992:	40 7a       	lddsp	r10,sp[0x1c]
80006994:	c4 78       	rjmp	80006a22 <_vfprintf_r+0x86e>
80006996:	72 18       	ld.w	r8,r9[0x4]
80006998:	50 78       	stdsp	sp[0x1c],r8
8000699a:	c4 c8       	rjmp	80006a32 <_vfprintf_r+0x87e>
8000699c:	fa f8 06 b4 	ld.w	r8,sp[1716]
800069a0:	40 3e       	lddsp	lr,sp[0xc]
800069a2:	58 0e       	cp.w	lr,0
800069a4:	c2 30       	breq	800069ea <_vfprintf_r+0x836>
800069a6:	10 36       	cp.w	r6,r8
800069a8:	c0 94       	brge	800069ba <_vfprintf_r+0x806>
800069aa:	fa cc f9 44 	sub	r12,sp,-1724
800069ae:	f8 06 00 36 	add	r6,r12,r6<<0x3
800069b2:	ec fb fd 8c 	ld.w	r11,r6[-628]
800069b6:	50 7b       	stdsp	sp[0x1c],r11
800069b8:	cd 9b       	rjmp	8000696a <_vfprintf_r+0x7b6>
800069ba:	fa c8 f9 50 	sub	r8,sp,-1712
800069be:	1a d8       	st.w	--sp,r8
800069c0:	fa c8 fa b8 	sub	r8,sp,-1352
800069c4:	04 9a       	mov	r10,r2
800069c6:	1a d8       	st.w	--sp,r8
800069c8:	fa c8 fb b4 	sub	r8,sp,-1100
800069cc:	0c 9b       	mov	r11,r6
800069ce:	1a d8       	st.w	--sp,r8
800069d0:	08 9c       	mov	r12,r4
800069d2:	fa c8 f9 40 	sub	r8,sp,-1728
800069d6:	fa c9 ff b4 	sub	r9,sp,-76
800069da:	fe b0 fa 55 	rcall	80005e84 <get_arg>
800069de:	2f dd       	sub	sp,-12
800069e0:	78 1a       	ld.w	r10,r12[0x4]
800069e2:	50 7a       	stdsp	sp[0x1c],r10
800069e4:	78 0c       	ld.w	r12,r12[0x0]
800069e6:	50 5c       	stdsp	sp[0x14],r12
800069e8:	c2 a8       	rjmp	80006a3c <_vfprintf_r+0x888>
800069ea:	2f f7       	sub	r7,-1
800069ec:	10 39       	cp.w	r9,r8
800069ee:	c0 94       	brge	80006a00 <_vfprintf_r+0x84c>
800069f0:	fa c9 f9 44 	sub	r9,sp,-1724
800069f4:	f2 06 00 36 	add	r6,r9,r6<<0x3
800069f8:	ec f8 fd 8c 	ld.w	r8,r6[-628]
800069fc:	50 78       	stdsp	sp[0x1c],r8
800069fe:	cb 6b       	rjmp	8000696a <_vfprintf_r+0x7b6>
80006a00:	41 09       	lddsp	r9,sp[0x40]
80006a02:	59 f8       	cp.w	r8,31
80006a04:	e0 89 00 15 	brgt	80006a2e <_vfprintf_r+0x87a>
80006a08:	f2 ca ff f8 	sub	r10,r9,-8
80006a0c:	72 16       	ld.w	r6,r9[0x4]
80006a0e:	72 09       	ld.w	r9,r9[0x0]
80006a10:	51 0a       	stdsp	sp[0x40],r10
80006a12:	50 59       	stdsp	sp[0x14],r9
80006a14:	fa ce f9 44 	sub	lr,sp,-1724
80006a18:	50 76       	stdsp	sp[0x1c],r6
80006a1a:	fc 08 00 39 	add	r9,lr,r8<<0x3
80006a1e:	40 5b       	lddsp	r11,sp[0x14]
80006a20:	0c 9a       	mov	r10,r6
80006a22:	f2 eb fd 88 	st.d	r9[-632],r10
80006a26:	2f f8       	sub	r8,-1
80006a28:	fb 48 06 b4 	st.w	sp[1716],r8
80006a2c:	c0 88       	rjmp	80006a3c <_vfprintf_r+0x888>
80006a2e:	72 1c       	ld.w	r12,r9[0x4]
80006a30:	50 7c       	stdsp	sp[0x1c],r12
80006a32:	f2 c8 ff f8 	sub	r8,r9,-8
80006a36:	51 08       	stdsp	sp[0x40],r8
80006a38:	72 09       	ld.w	r9,r9[0x0]
80006a3a:	50 59       	stdsp	sp[0x14],r9
80006a3c:	40 5b       	lddsp	r11,sp[0x14]
80006a3e:	40 7a       	lddsp	r10,sp[0x1c]
80006a40:	e0 a0 1c de 	rcall	8000a3fc <__isinfd>
80006a44:	18 96       	mov	r6,r12
80006a46:	c1 70       	breq	80006a74 <_vfprintf_r+0x8c0>
80006a48:	30 08       	mov	r8,0
80006a4a:	30 09       	mov	r9,0
80006a4c:	40 5b       	lddsp	r11,sp[0x14]
80006a4e:	40 7a       	lddsp	r10,sp[0x1c]
80006a50:	e0 a0 1f 01 	rcall	8000a852 <__avr32_f64_cmp_lt>
80006a54:	c0 40       	breq	80006a5c <_vfprintf_r+0x8a8>
80006a56:	32 d8       	mov	r8,45
80006a58:	fb 68 06 bb 	st.b	sp[1723],r8
80006a5c:	fe c8 a5 34 	sub	r8,pc,-23244
80006a60:	fe c6 a5 34 	sub	r6,pc,-23244
80006a64:	a7 d5       	cbr	r5,0x7
80006a66:	e0 40 00 47 	cp.w	r0,71
80006a6a:	f0 06 17 a0 	movle	r6,r8
80006a6e:	30 32       	mov	r2,3
80006a70:	e0 8f 06 ce 	bral	8000780c <_vfprintf_r+0x1658>
80006a74:	40 5b       	lddsp	r11,sp[0x14]
80006a76:	40 7a       	lddsp	r10,sp[0x1c]
80006a78:	e0 a0 1c d7 	rcall	8000a426 <__isnand>
80006a7c:	c0 e0       	breq	80006a98 <_vfprintf_r+0x8e4>
80006a7e:	50 26       	stdsp	sp[0x8],r6
80006a80:	fe c8 a5 50 	sub	r8,pc,-23216
80006a84:	fe c6 a5 50 	sub	r6,pc,-23216
80006a88:	a7 d5       	cbr	r5,0x7
80006a8a:	e0 40 00 47 	cp.w	r0,71
80006a8e:	f0 06 17 a0 	movle	r6,r8
80006a92:	30 32       	mov	r2,3
80006a94:	e0 8f 06 c2 	bral	80007818 <_vfprintf_r+0x1664>
80006a98:	40 2a       	lddsp	r10,sp[0x8]
80006a9a:	5b fa       	cp.w	r10,-1
80006a9c:	c0 41       	brne	80006aa4 <_vfprintf_r+0x8f0>
80006a9e:	30 69       	mov	r9,6
80006aa0:	50 29       	stdsp	sp[0x8],r9
80006aa2:	c1 18       	rjmp	80006ac4 <_vfprintf_r+0x910>
80006aa4:	e0 40 00 47 	cp.w	r0,71
80006aa8:	5f 09       	sreq	r9
80006aaa:	e0 40 00 67 	cp.w	r0,103
80006aae:	5f 08       	sreq	r8
80006ab0:	f3 e8 10 08 	or	r8,r9,r8
80006ab4:	f8 08 18 00 	cp.b	r8,r12
80006ab8:	c0 60       	breq	80006ac4 <_vfprintf_r+0x910>
80006aba:	40 28       	lddsp	r8,sp[0x8]
80006abc:	58 08       	cp.w	r8,0
80006abe:	f9 b8 00 01 	moveq	r8,1
80006ac2:	50 28       	stdsp	sp[0x8],r8
80006ac4:	40 78       	lddsp	r8,sp[0x1c]
80006ac6:	40 59       	lddsp	r9,sp[0x14]
80006ac8:	fa e9 06 94 	st.d	sp[1684],r8
80006acc:	a9 a5       	sbr	r5,0x8
80006ace:	fa f8 06 94 	ld.w	r8,sp[1684]
80006ad2:	58 08       	cp.w	r8,0
80006ad4:	c0 65       	brlt	80006ae0 <_vfprintf_r+0x92c>
80006ad6:	40 5e       	lddsp	lr,sp[0x14]
80006ad8:	30 0c       	mov	r12,0
80006ada:	50 6e       	stdsp	sp[0x18],lr
80006adc:	50 9c       	stdsp	sp[0x24],r12
80006ade:	c0 78       	rjmp	80006aec <_vfprintf_r+0x938>
80006ae0:	40 5b       	lddsp	r11,sp[0x14]
80006ae2:	32 da       	mov	r10,45
80006ae4:	ee 1b 80 00 	eorh	r11,0x8000
80006ae8:	50 9a       	stdsp	sp[0x24],r10
80006aea:	50 6b       	stdsp	sp[0x18],r11
80006aec:	e0 40 00 46 	cp.w	r0,70
80006af0:	5f 09       	sreq	r9
80006af2:	e0 40 00 66 	cp.w	r0,102
80006af6:	5f 08       	sreq	r8
80006af8:	f3 e8 10 08 	or	r8,r9,r8
80006afc:	50 48       	stdsp	sp[0x10],r8
80006afe:	c0 40       	breq	80006b06 <_vfprintf_r+0x952>
80006b00:	40 22       	lddsp	r2,sp[0x8]
80006b02:	30 39       	mov	r9,3
80006b04:	c1 08       	rjmp	80006b24 <_vfprintf_r+0x970>
80006b06:	e0 40 00 45 	cp.w	r0,69
80006b0a:	5f 09       	sreq	r9
80006b0c:	e0 40 00 65 	cp.w	r0,101
80006b10:	5f 08       	sreq	r8
80006b12:	40 22       	lddsp	r2,sp[0x8]
80006b14:	10 49       	or	r9,r8
80006b16:	2f f2       	sub	r2,-1
80006b18:	40 46       	lddsp	r6,sp[0x10]
80006b1a:	ec 09 18 00 	cp.b	r9,r6
80006b1e:	fb f2 00 02 	ld.weq	r2,sp[0x8]
80006b22:	30 29       	mov	r9,2
80006b24:	fa c8 f9 5c 	sub	r8,sp,-1700
80006b28:	1a d8       	st.w	--sp,r8
80006b2a:	fa c8 f9 54 	sub	r8,sp,-1708
80006b2e:	1a d8       	st.w	--sp,r8
80006b30:	fa c8 f9 4c 	sub	r8,sp,-1716
80006b34:	08 9c       	mov	r12,r4
80006b36:	1a d8       	st.w	--sp,r8
80006b38:	04 98       	mov	r8,r2
80006b3a:	40 9b       	lddsp	r11,sp[0x24]
80006b3c:	40 aa       	lddsp	r10,sp[0x28]
80006b3e:	e0 a0 0b c3 	rcall	800082c4 <_dtoa_r>
80006b42:	e0 40 00 47 	cp.w	r0,71
80006b46:	5f 19       	srne	r9
80006b48:	e0 40 00 67 	cp.w	r0,103
80006b4c:	5f 18       	srne	r8
80006b4e:	18 96       	mov	r6,r12
80006b50:	2f dd       	sub	sp,-12
80006b52:	f3 e8 00 08 	and	r8,r9,r8
80006b56:	c0 41       	brne	80006b5e <_vfprintf_r+0x9aa>
80006b58:	ed b5 00 00 	bld	r5,0x0
80006b5c:	c3 01       	brne	80006bbc <_vfprintf_r+0xa08>
80006b5e:	ec 02 00 0e 	add	lr,r6,r2
80006b62:	50 3e       	stdsp	sp[0xc],lr
80006b64:	40 4c       	lddsp	r12,sp[0x10]
80006b66:	58 0c       	cp.w	r12,0
80006b68:	c1 50       	breq	80006b92 <_vfprintf_r+0x9de>
80006b6a:	0d 89       	ld.ub	r9,r6[0x0]
80006b6c:	33 08       	mov	r8,48
80006b6e:	f0 09 18 00 	cp.b	r9,r8
80006b72:	c0 b1       	brne	80006b88 <_vfprintf_r+0x9d4>
80006b74:	30 08       	mov	r8,0
80006b76:	30 09       	mov	r9,0
80006b78:	40 6b       	lddsp	r11,sp[0x18]
80006b7a:	40 7a       	lddsp	r10,sp[0x1c]
80006b7c:	e0 a0 1e 24 	rcall	8000a7c4 <__avr32_f64_cmp_eq>
80006b80:	fb b2 00 01 	rsubeq	r2,1
80006b84:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
80006b88:	40 3b       	lddsp	r11,sp[0xc]
80006b8a:	fa f8 06 ac 	ld.w	r8,sp[1708]
80006b8e:	10 0b       	add	r11,r8
80006b90:	50 3b       	stdsp	sp[0xc],r11
80006b92:	40 6b       	lddsp	r11,sp[0x18]
80006b94:	30 08       	mov	r8,0
80006b96:	30 09       	mov	r9,0
80006b98:	40 7a       	lddsp	r10,sp[0x1c]
80006b9a:	e0 a0 1e 15 	rcall	8000a7c4 <__avr32_f64_cmp_eq>
80006b9e:	c0 90       	breq	80006bb0 <_vfprintf_r+0x9fc>
80006ba0:	40 3a       	lddsp	r10,sp[0xc]
80006ba2:	fb 4a 06 a4 	st.w	sp[1700],r10
80006ba6:	c0 58       	rjmp	80006bb0 <_vfprintf_r+0x9fc>
80006ba8:	10 c9       	st.b	r8++,r9
80006baa:	fb 48 06 a4 	st.w	sp[1700],r8
80006bae:	c0 28       	rjmp	80006bb2 <_vfprintf_r+0x9fe>
80006bb0:	33 09       	mov	r9,48
80006bb2:	fa f8 06 a4 	ld.w	r8,sp[1700]
80006bb6:	40 3e       	lddsp	lr,sp[0xc]
80006bb8:	1c 38       	cp.w	r8,lr
80006bba:	cf 73       	brcs	80006ba8 <_vfprintf_r+0x9f4>
80006bbc:	e0 40 00 47 	cp.w	r0,71
80006bc0:	5f 09       	sreq	r9
80006bc2:	e0 40 00 67 	cp.w	r0,103
80006bc6:	5f 08       	sreq	r8
80006bc8:	f3 e8 10 08 	or	r8,r9,r8
80006bcc:	fa f9 06 a4 	ld.w	r9,sp[1700]
80006bd0:	0c 19       	sub	r9,r6
80006bd2:	50 69       	stdsp	sp[0x18],r9
80006bd4:	58 08       	cp.w	r8,0
80006bd6:	c0 b0       	breq	80006bec <_vfprintf_r+0xa38>
80006bd8:	fa f8 06 ac 	ld.w	r8,sp[1708]
80006bdc:	5b d8       	cp.w	r8,-3
80006bde:	c0 55       	brlt	80006be8 <_vfprintf_r+0xa34>
80006be0:	40 2c       	lddsp	r12,sp[0x8]
80006be2:	18 38       	cp.w	r8,r12
80006be4:	e0 8a 00 6a 	brle	80006cb8 <_vfprintf_r+0xb04>
80006be8:	20 20       	sub	r0,2
80006bea:	c0 58       	rjmp	80006bf4 <_vfprintf_r+0xa40>
80006bec:	e0 40 00 65 	cp.w	r0,101
80006bf0:	e0 89 00 46 	brgt	80006c7c <_vfprintf_r+0xac8>
80006bf4:	fa fb 06 ac 	ld.w	r11,sp[1708]
80006bf8:	fb 60 06 9c 	st.b	sp[1692],r0
80006bfc:	20 1b       	sub	r11,1
80006bfe:	fb 4b 06 ac 	st.w	sp[1708],r11
80006c02:	c0 47       	brpl	80006c0a <_vfprintf_r+0xa56>
80006c04:	5c 3b       	neg	r11
80006c06:	32 d8       	mov	r8,45
80006c08:	c0 28       	rjmp	80006c0c <_vfprintf_r+0xa58>
80006c0a:	32 b8       	mov	r8,43
80006c0c:	fb 68 06 9d 	st.b	sp[1693],r8
80006c10:	58 9b       	cp.w	r11,9
80006c12:	e0 8a 00 1d 	brle	80006c4c <_vfprintf_r+0xa98>
80006c16:	fa c9 fa 35 	sub	r9,sp,-1483
80006c1a:	30 aa       	mov	r10,10
80006c1c:	12 98       	mov	r8,r9
80006c1e:	0e 9c       	mov	r12,r7
80006c20:	0c 92       	mov	r2,r6
80006c22:	f6 0a 0c 06 	divs	r6,r11,r10
80006c26:	0e 9b       	mov	r11,r7
80006c28:	2d 0b       	sub	r11,-48
80006c2a:	10 fb       	st.b	--r8,r11
80006c2c:	0c 9b       	mov	r11,r6
80006c2e:	58 96       	cp.w	r6,9
80006c30:	fe 99 ff f9 	brgt	80006c22 <_vfprintf_r+0xa6e>
80006c34:	2d 0b       	sub	r11,-48
80006c36:	18 97       	mov	r7,r12
80006c38:	04 96       	mov	r6,r2
80006c3a:	10 fb       	st.b	--r8,r11
80006c3c:	fa ca f9 62 	sub	r10,sp,-1694
80006c40:	c0 38       	rjmp	80006c46 <_vfprintf_r+0xa92>
80006c42:	11 3b       	ld.ub	r11,r8++
80006c44:	14 cb       	st.b	r10++,r11
80006c46:	12 38       	cp.w	r8,r9
80006c48:	cf d3       	brcs	80006c42 <_vfprintf_r+0xa8e>
80006c4a:	c0 98       	rjmp	80006c5c <_vfprintf_r+0xaa8>
80006c4c:	2d 0b       	sub	r11,-48
80006c4e:	33 08       	mov	r8,48
80006c50:	fb 6b 06 9f 	st.b	sp[1695],r11
80006c54:	fb 68 06 9e 	st.b	sp[1694],r8
80006c58:	fa ca f9 60 	sub	r10,sp,-1696
80006c5c:	fa c8 f9 64 	sub	r8,sp,-1692
80006c60:	f4 08 01 08 	sub	r8,r10,r8
80006c64:	50 e8       	stdsp	sp[0x38],r8
80006c66:	10 92       	mov	r2,r8
80006c68:	40 6b       	lddsp	r11,sp[0x18]
80006c6a:	16 02       	add	r2,r11
80006c6c:	58 1b       	cp.w	r11,1
80006c6e:	e0 89 00 05 	brgt	80006c78 <_vfprintf_r+0xac4>
80006c72:	ed b5 00 00 	bld	r5,0x0
80006c76:	c3 51       	brne	80006ce0 <_vfprintf_r+0xb2c>
80006c78:	2f f2       	sub	r2,-1
80006c7a:	c3 38       	rjmp	80006ce0 <_vfprintf_r+0xb2c>
80006c7c:	e0 40 00 66 	cp.w	r0,102
80006c80:	c1 c1       	brne	80006cb8 <_vfprintf_r+0xb04>
80006c82:	fa f2 06 ac 	ld.w	r2,sp[1708]
80006c86:	58 02       	cp.w	r2,0
80006c88:	e0 8a 00 0c 	brle	80006ca0 <_vfprintf_r+0xaec>
80006c8c:	40 2a       	lddsp	r10,sp[0x8]
80006c8e:	58 0a       	cp.w	r10,0
80006c90:	c0 41       	brne	80006c98 <_vfprintf_r+0xae4>
80006c92:	ed b5 00 00 	bld	r5,0x0
80006c96:	c2 51       	brne	80006ce0 <_vfprintf_r+0xb2c>
80006c98:	2f f2       	sub	r2,-1
80006c9a:	40 29       	lddsp	r9,sp[0x8]
80006c9c:	12 02       	add	r2,r9
80006c9e:	c0 b8       	rjmp	80006cb4 <_vfprintf_r+0xb00>
80006ca0:	40 28       	lddsp	r8,sp[0x8]
80006ca2:	58 08       	cp.w	r8,0
80006ca4:	c0 61       	brne	80006cb0 <_vfprintf_r+0xafc>
80006ca6:	ed b5 00 00 	bld	r5,0x0
80006caa:	c0 30       	breq	80006cb0 <_vfprintf_r+0xafc>
80006cac:	30 12       	mov	r2,1
80006cae:	c1 98       	rjmp	80006ce0 <_vfprintf_r+0xb2c>
80006cb0:	40 22       	lddsp	r2,sp[0x8]
80006cb2:	2f e2       	sub	r2,-2
80006cb4:	36 60       	mov	r0,102
80006cb6:	c1 58       	rjmp	80006ce0 <_vfprintf_r+0xb2c>
80006cb8:	fa f2 06 ac 	ld.w	r2,sp[1708]
80006cbc:	40 6e       	lddsp	lr,sp[0x18]
80006cbe:	1c 32       	cp.w	r2,lr
80006cc0:	c0 65       	brlt	80006ccc <_vfprintf_r+0xb18>
80006cc2:	ed b5 00 00 	bld	r5,0x0
80006cc6:	f7 b2 00 ff 	subeq	r2,-1
80006cca:	c0 a8       	rjmp	80006cde <_vfprintf_r+0xb2a>
80006ccc:	e4 08 11 02 	rsub	r8,r2,2
80006cd0:	40 6c       	lddsp	r12,sp[0x18]
80006cd2:	58 02       	cp.w	r2,0
80006cd4:	f0 02 17 a0 	movle	r2,r8
80006cd8:	f9 b2 09 01 	movgt	r2,1
80006cdc:	18 02       	add	r2,r12
80006cde:	36 70       	mov	r0,103
80006ce0:	40 9b       	lddsp	r11,sp[0x24]
80006ce2:	58 0b       	cp.w	r11,0
80006ce4:	e0 80 05 94 	breq	8000780c <_vfprintf_r+0x1658>
80006ce8:	32 d8       	mov	r8,45
80006cea:	fb 68 06 bb 	st.b	sp[1723],r8
80006cee:	e0 8f 05 93 	bral	80007814 <_vfprintf_r+0x1660>
80006cf2:	50 a7       	stdsp	sp[0x28],r7
80006cf4:	04 94       	mov	r4,r2
80006cf6:	0c 97       	mov	r7,r6
80006cf8:	02 92       	mov	r2,r1
80006cfa:	06 96       	mov	r6,r3
80006cfc:	40 41       	lddsp	r1,sp[0x10]
80006cfe:	40 93       	lddsp	r3,sp[0x24]
80006d00:	0e 99       	mov	r9,r7
80006d02:	ed b5 00 05 	bld	r5,0x5
80006d06:	c4 81       	brne	80006d96 <_vfprintf_r+0xbe2>
80006d08:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006d0c:	40 3e       	lddsp	lr,sp[0xc]
80006d0e:	58 0e       	cp.w	lr,0
80006d10:	c1 d0       	breq	80006d4a <_vfprintf_r+0xb96>
80006d12:	10 36       	cp.w	r6,r8
80006d14:	c0 64       	brge	80006d20 <_vfprintf_r+0xb6c>
80006d16:	fa cc f9 44 	sub	r12,sp,-1724
80006d1a:	f8 06 00 36 	add	r6,r12,r6<<0x3
80006d1e:	c1 d8       	rjmp	80006d58 <_vfprintf_r+0xba4>
80006d20:	fa c8 f9 50 	sub	r8,sp,-1712
80006d24:	1a d8       	st.w	--sp,r8
80006d26:	fa c8 fa b8 	sub	r8,sp,-1352
80006d2a:	04 9a       	mov	r10,r2
80006d2c:	1a d8       	st.w	--sp,r8
80006d2e:	fa c8 fb b4 	sub	r8,sp,-1100
80006d32:	0c 9b       	mov	r11,r6
80006d34:	1a d8       	st.w	--sp,r8
80006d36:	08 9c       	mov	r12,r4
80006d38:	fa c8 f9 40 	sub	r8,sp,-1728
80006d3c:	fa c9 ff b4 	sub	r9,sp,-76
80006d40:	fe b0 f8 a2 	rcall	80005e84 <get_arg>
80006d44:	2f dd       	sub	sp,-12
80006d46:	78 0a       	ld.w	r10,r12[0x0]
80006d48:	c2 08       	rjmp	80006d88 <_vfprintf_r+0xbd4>
80006d4a:	2f f7       	sub	r7,-1
80006d4c:	10 39       	cp.w	r9,r8
80006d4e:	c0 84       	brge	80006d5e <_vfprintf_r+0xbaa>
80006d50:	fa cb f9 44 	sub	r11,sp,-1724
80006d54:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006d58:	ec fa fd 88 	ld.w	r10,r6[-632]
80006d5c:	c1 68       	rjmp	80006d88 <_vfprintf_r+0xbd4>
80006d5e:	41 09       	lddsp	r9,sp[0x40]
80006d60:	59 f8       	cp.w	r8,31
80006d62:	e0 89 00 10 	brgt	80006d82 <_vfprintf_r+0xbce>
80006d66:	f2 ca ff fc 	sub	r10,r9,-4
80006d6a:	51 0a       	stdsp	sp[0x40],r10
80006d6c:	fa c6 f9 44 	sub	r6,sp,-1724
80006d70:	72 0a       	ld.w	r10,r9[0x0]
80006d72:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006d76:	f3 4a fd 88 	st.w	r9[-632],r10
80006d7a:	2f f8       	sub	r8,-1
80006d7c:	fb 48 06 b4 	st.w	sp[1716],r8
80006d80:	c0 48       	rjmp	80006d88 <_vfprintf_r+0xbd4>
80006d82:	72 0a       	ld.w	r10,r9[0x0]
80006d84:	2f c9       	sub	r9,-4
80006d86:	51 09       	stdsp	sp[0x40],r9
80006d88:	40 be       	lddsp	lr,sp[0x2c]
80006d8a:	1c 98       	mov	r8,lr
80006d8c:	95 1e       	st.w	r10[0x4],lr
80006d8e:	bf 58       	asr	r8,0x1f
80006d90:	95 08       	st.w	r10[0x0],r8
80006d92:	fe 9f fa 9f 	bral	800062d0 <_vfprintf_r+0x11c>
80006d96:	ed b5 00 04 	bld	r5,0x4
80006d9a:	c4 80       	breq	80006e2a <_vfprintf_r+0xc76>
80006d9c:	e2 15 00 40 	andl	r5,0x40,COH
80006da0:	c4 50       	breq	80006e2a <_vfprintf_r+0xc76>
80006da2:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006da6:	40 3c       	lddsp	r12,sp[0xc]
80006da8:	58 0c       	cp.w	r12,0
80006daa:	c1 d0       	breq	80006de4 <_vfprintf_r+0xc30>
80006dac:	10 36       	cp.w	r6,r8
80006dae:	c0 64       	brge	80006dba <_vfprintf_r+0xc06>
80006db0:	fa cb f9 44 	sub	r11,sp,-1724
80006db4:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006db8:	c1 d8       	rjmp	80006df2 <_vfprintf_r+0xc3e>
80006dba:	fa c8 f9 50 	sub	r8,sp,-1712
80006dbe:	1a d8       	st.w	--sp,r8
80006dc0:	fa c8 fa b8 	sub	r8,sp,-1352
80006dc4:	04 9a       	mov	r10,r2
80006dc6:	1a d8       	st.w	--sp,r8
80006dc8:	fa c8 fb b4 	sub	r8,sp,-1100
80006dcc:	0c 9b       	mov	r11,r6
80006dce:	1a d8       	st.w	--sp,r8
80006dd0:	08 9c       	mov	r12,r4
80006dd2:	fa c8 f9 40 	sub	r8,sp,-1728
80006dd6:	fa c9 ff b4 	sub	r9,sp,-76
80006dda:	fe b0 f8 55 	rcall	80005e84 <get_arg>
80006dde:	2f dd       	sub	sp,-12
80006de0:	78 0a       	ld.w	r10,r12[0x0]
80006de2:	c2 08       	rjmp	80006e22 <_vfprintf_r+0xc6e>
80006de4:	2f f7       	sub	r7,-1
80006de6:	10 39       	cp.w	r9,r8
80006de8:	c0 84       	brge	80006df8 <_vfprintf_r+0xc44>
80006dea:	fa ca f9 44 	sub	r10,sp,-1724
80006dee:	f4 06 00 36 	add	r6,r10,r6<<0x3
80006df2:	ec fa fd 88 	ld.w	r10,r6[-632]
80006df6:	c1 68       	rjmp	80006e22 <_vfprintf_r+0xc6e>
80006df8:	41 09       	lddsp	r9,sp[0x40]
80006dfa:	59 f8       	cp.w	r8,31
80006dfc:	e0 89 00 10 	brgt	80006e1c <_vfprintf_r+0xc68>
80006e00:	f2 ca ff fc 	sub	r10,r9,-4
80006e04:	51 0a       	stdsp	sp[0x40],r10
80006e06:	fa c6 f9 44 	sub	r6,sp,-1724
80006e0a:	72 0a       	ld.w	r10,r9[0x0]
80006e0c:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006e10:	f3 4a fd 88 	st.w	r9[-632],r10
80006e14:	2f f8       	sub	r8,-1
80006e16:	fb 48 06 b4 	st.w	sp[1716],r8
80006e1a:	c0 48       	rjmp	80006e22 <_vfprintf_r+0xc6e>
80006e1c:	72 0a       	ld.w	r10,r9[0x0]
80006e1e:	2f c9       	sub	r9,-4
80006e20:	51 09       	stdsp	sp[0x40],r9
80006e22:	40 be       	lddsp	lr,sp[0x2c]
80006e24:	b4 0e       	st.h	r10[0x0],lr
80006e26:	fe 9f fa 55 	bral	800062d0 <_vfprintf_r+0x11c>
80006e2a:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006e2e:	40 3c       	lddsp	r12,sp[0xc]
80006e30:	58 0c       	cp.w	r12,0
80006e32:	c1 d0       	breq	80006e6c <_vfprintf_r+0xcb8>
80006e34:	10 36       	cp.w	r6,r8
80006e36:	c0 64       	brge	80006e42 <_vfprintf_r+0xc8e>
80006e38:	fa cb f9 44 	sub	r11,sp,-1724
80006e3c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006e40:	c1 d8       	rjmp	80006e7a <_vfprintf_r+0xcc6>
80006e42:	fa c8 f9 50 	sub	r8,sp,-1712
80006e46:	1a d8       	st.w	--sp,r8
80006e48:	fa c8 fa b8 	sub	r8,sp,-1352
80006e4c:	04 9a       	mov	r10,r2
80006e4e:	1a d8       	st.w	--sp,r8
80006e50:	fa c8 fb b4 	sub	r8,sp,-1100
80006e54:	0c 9b       	mov	r11,r6
80006e56:	1a d8       	st.w	--sp,r8
80006e58:	08 9c       	mov	r12,r4
80006e5a:	fa c8 f9 40 	sub	r8,sp,-1728
80006e5e:	fa c9 ff b4 	sub	r9,sp,-76
80006e62:	fe b0 f8 11 	rcall	80005e84 <get_arg>
80006e66:	2f dd       	sub	sp,-12
80006e68:	78 0a       	ld.w	r10,r12[0x0]
80006e6a:	c2 08       	rjmp	80006eaa <_vfprintf_r+0xcf6>
80006e6c:	2f f7       	sub	r7,-1
80006e6e:	10 39       	cp.w	r9,r8
80006e70:	c0 84       	brge	80006e80 <_vfprintf_r+0xccc>
80006e72:	fa ca f9 44 	sub	r10,sp,-1724
80006e76:	f4 06 00 36 	add	r6,r10,r6<<0x3
80006e7a:	ec fa fd 88 	ld.w	r10,r6[-632]
80006e7e:	c1 68       	rjmp	80006eaa <_vfprintf_r+0xcf6>
80006e80:	41 09       	lddsp	r9,sp[0x40]
80006e82:	59 f8       	cp.w	r8,31
80006e84:	e0 89 00 10 	brgt	80006ea4 <_vfprintf_r+0xcf0>
80006e88:	f2 ca ff fc 	sub	r10,r9,-4
80006e8c:	51 0a       	stdsp	sp[0x40],r10
80006e8e:	fa c6 f9 44 	sub	r6,sp,-1724
80006e92:	72 0a       	ld.w	r10,r9[0x0]
80006e94:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006e98:	f3 4a fd 88 	st.w	r9[-632],r10
80006e9c:	2f f8       	sub	r8,-1
80006e9e:	fb 48 06 b4 	st.w	sp[1716],r8
80006ea2:	c0 48       	rjmp	80006eaa <_vfprintf_r+0xcf6>
80006ea4:	72 0a       	ld.w	r10,r9[0x0]
80006ea6:	2f c9       	sub	r9,-4
80006ea8:	51 09       	stdsp	sp[0x40],r9
80006eaa:	40 be       	lddsp	lr,sp[0x2c]
80006eac:	95 0e       	st.w	r10[0x0],lr
80006eae:	fe 9f fa 11 	bral	800062d0 <_vfprintf_r+0x11c>
80006eb2:	50 a7       	stdsp	sp[0x28],r7
80006eb4:	50 80       	stdsp	sp[0x20],r0
80006eb6:	0c 97       	mov	r7,r6
80006eb8:	04 94       	mov	r4,r2
80006eba:	06 96       	mov	r6,r3
80006ebc:	02 92       	mov	r2,r1
80006ebe:	40 93       	lddsp	r3,sp[0x24]
80006ec0:	10 90       	mov	r0,r8
80006ec2:	40 41       	lddsp	r1,sp[0x10]
80006ec4:	a5 a5       	sbr	r5,0x4
80006ec6:	c0 a8       	rjmp	80006eda <_vfprintf_r+0xd26>
80006ec8:	50 a7       	stdsp	sp[0x28],r7
80006eca:	50 80       	stdsp	sp[0x20],r0
80006ecc:	0c 97       	mov	r7,r6
80006ece:	04 94       	mov	r4,r2
80006ed0:	06 96       	mov	r6,r3
80006ed2:	02 92       	mov	r2,r1
80006ed4:	40 93       	lddsp	r3,sp[0x24]
80006ed6:	10 90       	mov	r0,r8
80006ed8:	40 41       	lddsp	r1,sp[0x10]
80006eda:	ed b5 00 05 	bld	r5,0x5
80006ede:	c5 d1       	brne	80006f98 <_vfprintf_r+0xde4>
80006ee0:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006ee4:	40 3c       	lddsp	r12,sp[0xc]
80006ee6:	58 0c       	cp.w	r12,0
80006ee8:	c2 60       	breq	80006f34 <_vfprintf_r+0xd80>
80006eea:	10 36       	cp.w	r6,r8
80006eec:	c0 a4       	brge	80006f00 <_vfprintf_r+0xd4c>
80006eee:	fa cb f9 44 	sub	r11,sp,-1724
80006ef2:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006ef6:	ec e8 fd 88 	ld.d	r8,r6[-632]
80006efa:	fa e9 00 00 	st.d	sp[0],r8
80006efe:	c1 88       	rjmp	80006f2e <_vfprintf_r+0xd7a>
80006f00:	fa c8 f9 50 	sub	r8,sp,-1712
80006f04:	1a d8       	st.w	--sp,r8
80006f06:	fa c8 fa b8 	sub	r8,sp,-1352
80006f0a:	04 9a       	mov	r10,r2
80006f0c:	1a d8       	st.w	--sp,r8
80006f0e:	0c 9b       	mov	r11,r6
80006f10:	fa c8 fb b4 	sub	r8,sp,-1100
80006f14:	08 9c       	mov	r12,r4
80006f16:	1a d8       	st.w	--sp,r8
80006f18:	fa c8 f9 40 	sub	r8,sp,-1728
80006f1c:	fa c9 ff b4 	sub	r9,sp,-76
80006f20:	fe b0 f7 b2 	rcall	80005e84 <get_arg>
80006f24:	2f dd       	sub	sp,-12
80006f26:	f8 ea 00 00 	ld.d	r10,r12[0]
80006f2a:	fa eb 00 00 	st.d	sp[0],r10
80006f2e:	30 08       	mov	r8,0
80006f30:	e0 8f 03 de 	bral	800076ec <_vfprintf_r+0x1538>
80006f34:	ee ca ff ff 	sub	r10,r7,-1
80006f38:	10 37       	cp.w	r7,r8
80006f3a:	c0 b4       	brge	80006f50 <_vfprintf_r+0xd9c>
80006f3c:	fa c9 f9 44 	sub	r9,sp,-1724
80006f40:	14 97       	mov	r7,r10
80006f42:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006f46:	ec ea fd 88 	ld.d	r10,r6[-632]
80006f4a:	fa eb 00 00 	st.d	sp[0],r10
80006f4e:	c1 88       	rjmp	80006f7e <_vfprintf_r+0xdca>
80006f50:	41 09       	lddsp	r9,sp[0x40]
80006f52:	59 f8       	cp.w	r8,31
80006f54:	e0 89 00 18 	brgt	80006f84 <_vfprintf_r+0xdd0>
80006f58:	f2 e6 00 00 	ld.d	r6,r9[0]
80006f5c:	f2 cb ff f8 	sub	r11,r9,-8
80006f60:	fa e7 00 00 	st.d	sp[0],r6
80006f64:	51 0b       	stdsp	sp[0x40],r11
80006f66:	fa c6 f9 44 	sub	r6,sp,-1724
80006f6a:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006f6e:	fa e6 00 00 	ld.d	r6,sp[0]
80006f72:	f2 e7 fd 88 	st.d	r9[-632],r6
80006f76:	2f f8       	sub	r8,-1
80006f78:	14 97       	mov	r7,r10
80006f7a:	fb 48 06 b4 	st.w	sp[1716],r8
80006f7e:	40 38       	lddsp	r8,sp[0xc]
80006f80:	e0 8f 03 b6 	bral	800076ec <_vfprintf_r+0x1538>
80006f84:	f2 e6 00 00 	ld.d	r6,r9[0]
80006f88:	40 38       	lddsp	r8,sp[0xc]
80006f8a:	fa e7 00 00 	st.d	sp[0],r6
80006f8e:	2f 89       	sub	r9,-8
80006f90:	14 97       	mov	r7,r10
80006f92:	51 09       	stdsp	sp[0x40],r9
80006f94:	e0 8f 03 ac 	bral	800076ec <_vfprintf_r+0x1538>
80006f98:	ed b5 00 04 	bld	r5,0x4
80006f9c:	c1 61       	brne	80006fc8 <_vfprintf_r+0xe14>
80006f9e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006fa2:	40 3e       	lddsp	lr,sp[0xc]
80006fa4:	58 0e       	cp.w	lr,0
80006fa6:	c0 80       	breq	80006fb6 <_vfprintf_r+0xe02>
80006fa8:	10 36       	cp.w	r6,r8
80006faa:	c6 74       	brge	80007078 <_vfprintf_r+0xec4>
80006fac:	fa cc f9 44 	sub	r12,sp,-1724
80006fb0:	f8 06 00 36 	add	r6,r12,r6<<0x3
80006fb4:	c8 08       	rjmp	800070b4 <_vfprintf_r+0xf00>
80006fb6:	ee ca ff ff 	sub	r10,r7,-1
80006fba:	10 37       	cp.w	r7,r8
80006fbc:	c7 f4       	brge	800070ba <_vfprintf_r+0xf06>
80006fbe:	fa cb f9 44 	sub	r11,sp,-1724
80006fc2:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006fc6:	c7 68       	rjmp	800070b2 <_vfprintf_r+0xefe>
80006fc8:	ed b5 00 06 	bld	r5,0x6
80006fcc:	c4 a1       	brne	80007060 <_vfprintf_r+0xeac>
80006fce:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006fd2:	40 3c       	lddsp	r12,sp[0xc]
80006fd4:	58 0c       	cp.w	r12,0
80006fd6:	c1 d0       	breq	80007010 <_vfprintf_r+0xe5c>
80006fd8:	10 36       	cp.w	r6,r8
80006fda:	c0 64       	brge	80006fe6 <_vfprintf_r+0xe32>
80006fdc:	fa cb f9 44 	sub	r11,sp,-1724
80006fe0:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006fe4:	c1 f8       	rjmp	80007022 <_vfprintf_r+0xe6e>
80006fe6:	fa c8 f9 50 	sub	r8,sp,-1712
80006fea:	1a d8       	st.w	--sp,r8
80006fec:	fa c8 fa b8 	sub	r8,sp,-1352
80006ff0:	1a d8       	st.w	--sp,r8
80006ff2:	fa c8 fb b4 	sub	r8,sp,-1100
80006ff6:	1a d8       	st.w	--sp,r8
80006ff8:	fa c8 f9 40 	sub	r8,sp,-1728
80006ffc:	fa c9 ff b4 	sub	r9,sp,-76
80007000:	04 9a       	mov	r10,r2
80007002:	0c 9b       	mov	r11,r6
80007004:	08 9c       	mov	r12,r4
80007006:	fe b0 f7 3f 	rcall	80005e84 <get_arg>
8000700a:	2f dd       	sub	sp,-12
8000700c:	98 18       	ld.sh	r8,r12[0x2]
8000700e:	c2 68       	rjmp	8000705a <_vfprintf_r+0xea6>
80007010:	ee ca ff ff 	sub	r10,r7,-1
80007014:	10 37       	cp.w	r7,r8
80007016:	c0 94       	brge	80007028 <_vfprintf_r+0xe74>
80007018:	fa c9 f9 44 	sub	r9,sp,-1724
8000701c:	14 97       	mov	r7,r10
8000701e:	f2 06 00 36 	add	r6,r9,r6<<0x3
80007022:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80007026:	c1 a8       	rjmp	8000705a <_vfprintf_r+0xea6>
80007028:	41 09       	lddsp	r9,sp[0x40]
8000702a:	59 f8       	cp.w	r8,31
8000702c:	e0 89 00 13 	brgt	80007052 <_vfprintf_r+0xe9e>
80007030:	f2 cb ff fc 	sub	r11,r9,-4
80007034:	51 0b       	stdsp	sp[0x40],r11
80007036:	72 09       	ld.w	r9,r9[0x0]
80007038:	fa c6 f9 44 	sub	r6,sp,-1724
8000703c:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80007040:	2f f8       	sub	r8,-1
80007042:	f7 49 fd 88 	st.w	r11[-632],r9
80007046:	fb 48 06 b4 	st.w	sp[1716],r8
8000704a:	14 97       	mov	r7,r10
8000704c:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80007050:	c0 58       	rjmp	8000705a <_vfprintf_r+0xea6>
80007052:	92 18       	ld.sh	r8,r9[0x2]
80007054:	14 97       	mov	r7,r10
80007056:	2f c9       	sub	r9,-4
80007058:	51 09       	stdsp	sp[0x40],r9
8000705a:	5c 78       	castu.h	r8
8000705c:	50 18       	stdsp	sp[0x4],r8
8000705e:	c4 68       	rjmp	800070ea <_vfprintf_r+0xf36>
80007060:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007064:	40 3c       	lddsp	r12,sp[0xc]
80007066:	58 0c       	cp.w	r12,0
80007068:	c1 d0       	breq	800070a2 <_vfprintf_r+0xeee>
8000706a:	10 36       	cp.w	r6,r8
8000706c:	c0 64       	brge	80007078 <_vfprintf_r+0xec4>
8000706e:	fa cb f9 44 	sub	r11,sp,-1724
80007072:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007076:	c1 f8       	rjmp	800070b4 <_vfprintf_r+0xf00>
80007078:	fa c8 f9 50 	sub	r8,sp,-1712
8000707c:	1a d8       	st.w	--sp,r8
8000707e:	fa c8 fa b8 	sub	r8,sp,-1352
80007082:	0c 9b       	mov	r11,r6
80007084:	1a d8       	st.w	--sp,r8
80007086:	fa c8 fb b4 	sub	r8,sp,-1100
8000708a:	04 9a       	mov	r10,r2
8000708c:	1a d8       	st.w	--sp,r8
8000708e:	08 9c       	mov	r12,r4
80007090:	fa c8 f9 40 	sub	r8,sp,-1728
80007094:	fa c9 ff b4 	sub	r9,sp,-76
80007098:	fe b0 f6 f6 	rcall	80005e84 <get_arg>
8000709c:	2f dd       	sub	sp,-12
8000709e:	78 0b       	ld.w	r11,r12[0x0]
800070a0:	c2 48       	rjmp	800070e8 <_vfprintf_r+0xf34>
800070a2:	ee ca ff ff 	sub	r10,r7,-1
800070a6:	10 37       	cp.w	r7,r8
800070a8:	c0 94       	brge	800070ba <_vfprintf_r+0xf06>
800070aa:	fa c9 f9 44 	sub	r9,sp,-1724
800070ae:	f2 06 00 36 	add	r6,r9,r6<<0x3
800070b2:	14 97       	mov	r7,r10
800070b4:	ec fb fd 88 	ld.w	r11,r6[-632]
800070b8:	c1 88       	rjmp	800070e8 <_vfprintf_r+0xf34>
800070ba:	41 09       	lddsp	r9,sp[0x40]
800070bc:	59 f8       	cp.w	r8,31
800070be:	e0 89 00 11 	brgt	800070e0 <_vfprintf_r+0xf2c>
800070c2:	f2 cb ff fc 	sub	r11,r9,-4
800070c6:	51 0b       	stdsp	sp[0x40],r11
800070c8:	fa c6 f9 44 	sub	r6,sp,-1724
800070cc:	72 0b       	ld.w	r11,r9[0x0]
800070ce:	ec 08 00 39 	add	r9,r6,r8<<0x3
800070d2:	f3 4b fd 88 	st.w	r9[-632],r11
800070d6:	2f f8       	sub	r8,-1
800070d8:	14 97       	mov	r7,r10
800070da:	fb 48 06 b4 	st.w	sp[1716],r8
800070de:	c0 58       	rjmp	800070e8 <_vfprintf_r+0xf34>
800070e0:	72 0b       	ld.w	r11,r9[0x0]
800070e2:	14 97       	mov	r7,r10
800070e4:	2f c9       	sub	r9,-4
800070e6:	51 09       	stdsp	sp[0x40],r9
800070e8:	50 1b       	stdsp	sp[0x4],r11
800070ea:	30 0e       	mov	lr,0
800070ec:	50 0e       	stdsp	sp[0x0],lr
800070ee:	1c 98       	mov	r8,lr
800070f0:	e0 8f 02 fe 	bral	800076ec <_vfprintf_r+0x1538>
800070f4:	50 a7       	stdsp	sp[0x28],r7
800070f6:	50 80       	stdsp	sp[0x20],r0
800070f8:	0c 97       	mov	r7,r6
800070fa:	04 94       	mov	r4,r2
800070fc:	06 96       	mov	r6,r3
800070fe:	02 92       	mov	r2,r1
80007100:	40 93       	lddsp	r3,sp[0x24]
80007102:	40 41       	lddsp	r1,sp[0x10]
80007104:	0e 99       	mov	r9,r7
80007106:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000710a:	40 3c       	lddsp	r12,sp[0xc]
8000710c:	58 0c       	cp.w	r12,0
8000710e:	c1 d0       	breq	80007148 <_vfprintf_r+0xf94>
80007110:	10 36       	cp.w	r6,r8
80007112:	c0 64       	brge	8000711e <_vfprintf_r+0xf6a>
80007114:	fa cb f9 44 	sub	r11,sp,-1724
80007118:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000711c:	c1 d8       	rjmp	80007156 <_vfprintf_r+0xfa2>
8000711e:	fa c8 f9 50 	sub	r8,sp,-1712
80007122:	1a d8       	st.w	--sp,r8
80007124:	fa c8 fa b8 	sub	r8,sp,-1352
80007128:	1a d8       	st.w	--sp,r8
8000712a:	fa c8 fb b4 	sub	r8,sp,-1100
8000712e:	1a d8       	st.w	--sp,r8
80007130:	fa c9 ff b4 	sub	r9,sp,-76
80007134:	fa c8 f9 40 	sub	r8,sp,-1728
80007138:	04 9a       	mov	r10,r2
8000713a:	0c 9b       	mov	r11,r6
8000713c:	08 9c       	mov	r12,r4
8000713e:	fe b0 f6 a3 	rcall	80005e84 <get_arg>
80007142:	2f dd       	sub	sp,-12
80007144:	78 09       	ld.w	r9,r12[0x0]
80007146:	c2 18       	rjmp	80007188 <_vfprintf_r+0xfd4>
80007148:	2f f7       	sub	r7,-1
8000714a:	10 39       	cp.w	r9,r8
8000714c:	c0 84       	brge	8000715c <_vfprintf_r+0xfa8>
8000714e:	fa ca f9 44 	sub	r10,sp,-1724
80007152:	f4 06 00 36 	add	r6,r10,r6<<0x3
80007156:	ec f9 fd 88 	ld.w	r9,r6[-632]
8000715a:	c1 78       	rjmp	80007188 <_vfprintf_r+0xfd4>
8000715c:	41 09       	lddsp	r9,sp[0x40]
8000715e:	59 f8       	cp.w	r8,31
80007160:	e0 89 00 10 	brgt	80007180 <_vfprintf_r+0xfcc>
80007164:	f2 ca ff fc 	sub	r10,r9,-4
80007168:	51 0a       	stdsp	sp[0x40],r10
8000716a:	fa c6 f9 44 	sub	r6,sp,-1724
8000716e:	72 09       	ld.w	r9,r9[0x0]
80007170:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80007174:	f5 49 fd 88 	st.w	r10[-632],r9
80007178:	2f f8       	sub	r8,-1
8000717a:	fb 48 06 b4 	st.w	sp[1716],r8
8000717e:	c0 58       	rjmp	80007188 <_vfprintf_r+0xfd4>
80007180:	f2 c8 ff fc 	sub	r8,r9,-4
80007184:	51 08       	stdsp	sp[0x40],r8
80007186:	72 09       	ld.w	r9,r9[0x0]
80007188:	33 08       	mov	r8,48
8000718a:	fb 68 06 b8 	st.b	sp[1720],r8
8000718e:	37 88       	mov	r8,120
80007190:	30 0e       	mov	lr,0
80007192:	fb 68 06 b9 	st.b	sp[1721],r8
80007196:	fe cc ac 5e 	sub	r12,pc,-21410
8000719a:	50 19       	stdsp	sp[0x4],r9
8000719c:	a1 b5       	sbr	r5,0x1
8000719e:	50 0e       	stdsp	sp[0x0],lr
800071a0:	50 dc       	stdsp	sp[0x34],r12
800071a2:	30 28       	mov	r8,2
800071a4:	37 80       	mov	r0,120
800071a6:	e0 8f 02 a3 	bral	800076ec <_vfprintf_r+0x1538>
800071aa:	50 a7       	stdsp	sp[0x28],r7
800071ac:	50 80       	stdsp	sp[0x20],r0
800071ae:	10 90       	mov	r0,r8
800071b0:	30 08       	mov	r8,0
800071b2:	fb 68 06 bb 	st.b	sp[1723],r8
800071b6:	0c 97       	mov	r7,r6
800071b8:	04 94       	mov	r4,r2
800071ba:	06 96       	mov	r6,r3
800071bc:	02 92       	mov	r2,r1
800071be:	40 93       	lddsp	r3,sp[0x24]
800071c0:	40 41       	lddsp	r1,sp[0x10]
800071c2:	0e 99       	mov	r9,r7
800071c4:	fa f8 06 b4 	ld.w	r8,sp[1716]
800071c8:	40 3b       	lddsp	r11,sp[0xc]
800071ca:	58 0b       	cp.w	r11,0
800071cc:	c1 d0       	breq	80007206 <_vfprintf_r+0x1052>
800071ce:	10 36       	cp.w	r6,r8
800071d0:	c0 64       	brge	800071dc <_vfprintf_r+0x1028>
800071d2:	fa ca f9 44 	sub	r10,sp,-1724
800071d6:	f4 06 00 36 	add	r6,r10,r6<<0x3
800071da:	c1 d8       	rjmp	80007214 <_vfprintf_r+0x1060>
800071dc:	fa c8 f9 50 	sub	r8,sp,-1712
800071e0:	1a d8       	st.w	--sp,r8
800071e2:	fa c8 fa b8 	sub	r8,sp,-1352
800071e6:	1a d8       	st.w	--sp,r8
800071e8:	fa c8 fb b4 	sub	r8,sp,-1100
800071ec:	0c 9b       	mov	r11,r6
800071ee:	1a d8       	st.w	--sp,r8
800071f0:	04 9a       	mov	r10,r2
800071f2:	fa c8 f9 40 	sub	r8,sp,-1728
800071f6:	fa c9 ff b4 	sub	r9,sp,-76
800071fa:	08 9c       	mov	r12,r4
800071fc:	fe b0 f6 44 	rcall	80005e84 <get_arg>
80007200:	2f dd       	sub	sp,-12
80007202:	78 06       	ld.w	r6,r12[0x0]
80007204:	c2 08       	rjmp	80007244 <_vfprintf_r+0x1090>
80007206:	2f f7       	sub	r7,-1
80007208:	10 39       	cp.w	r9,r8
8000720a:	c0 84       	brge	8000721a <_vfprintf_r+0x1066>
8000720c:	fa c9 f9 44 	sub	r9,sp,-1724
80007210:	f2 06 00 36 	add	r6,r9,r6<<0x3
80007214:	ec f6 fd 88 	ld.w	r6,r6[-632]
80007218:	c1 68       	rjmp	80007244 <_vfprintf_r+0x1090>
8000721a:	41 09       	lddsp	r9,sp[0x40]
8000721c:	59 f8       	cp.w	r8,31
8000721e:	e0 89 00 10 	brgt	8000723e <_vfprintf_r+0x108a>
80007222:	f2 ca ff fc 	sub	r10,r9,-4
80007226:	51 0a       	stdsp	sp[0x40],r10
80007228:	72 06       	ld.w	r6,r9[0x0]
8000722a:	fa ce f9 44 	sub	lr,sp,-1724
8000722e:	fc 08 00 39 	add	r9,lr,r8<<0x3
80007232:	f3 46 fd 88 	st.w	r9[-632],r6
80007236:	2f f8       	sub	r8,-1
80007238:	fb 48 06 b4 	st.w	sp[1716],r8
8000723c:	c0 48       	rjmp	80007244 <_vfprintf_r+0x1090>
8000723e:	72 06       	ld.w	r6,r9[0x0]
80007240:	2f c9       	sub	r9,-4
80007242:	51 09       	stdsp	sp[0x40],r9
80007244:	40 2c       	lddsp	r12,sp[0x8]
80007246:	58 0c       	cp.w	r12,0
80007248:	c1 05       	brlt	80007268 <_vfprintf_r+0x10b4>
8000724a:	18 9a       	mov	r10,r12
8000724c:	30 0b       	mov	r11,0
8000724e:	0c 9c       	mov	r12,r6
80007250:	e0 a0 14 58 	rcall	80009b00 <memchr>
80007254:	e0 80 02 df 	breq	80007812 <_vfprintf_r+0x165e>
80007258:	f8 06 01 02 	sub	r2,r12,r6
8000725c:	40 2b       	lddsp	r11,sp[0x8]
8000725e:	16 32       	cp.w	r2,r11
80007260:	e0 89 02 d9 	brgt	80007812 <_vfprintf_r+0x165e>
80007264:	e0 8f 02 d4 	bral	8000780c <_vfprintf_r+0x1658>
80007268:	30 0a       	mov	r10,0
8000726a:	0c 9c       	mov	r12,r6
8000726c:	50 2a       	stdsp	sp[0x8],r10
8000726e:	e0 a0 19 33 	rcall	8000a4d4 <strlen>
80007272:	18 92       	mov	r2,r12
80007274:	e0 8f 02 d2 	bral	80007818 <_vfprintf_r+0x1664>
80007278:	50 a7       	stdsp	sp[0x28],r7
8000727a:	50 80       	stdsp	sp[0x20],r0
8000727c:	0c 97       	mov	r7,r6
8000727e:	04 94       	mov	r4,r2
80007280:	06 96       	mov	r6,r3
80007282:	02 92       	mov	r2,r1
80007284:	40 93       	lddsp	r3,sp[0x24]
80007286:	10 90       	mov	r0,r8
80007288:	40 41       	lddsp	r1,sp[0x10]
8000728a:	a5 a5       	sbr	r5,0x4
8000728c:	c0 a8       	rjmp	800072a0 <_vfprintf_r+0x10ec>
8000728e:	50 a7       	stdsp	sp[0x28],r7
80007290:	50 80       	stdsp	sp[0x20],r0
80007292:	0c 97       	mov	r7,r6
80007294:	04 94       	mov	r4,r2
80007296:	06 96       	mov	r6,r3
80007298:	02 92       	mov	r2,r1
8000729a:	40 93       	lddsp	r3,sp[0x24]
8000729c:	10 90       	mov	r0,r8
8000729e:	40 41       	lddsp	r1,sp[0x10]
800072a0:	ed b5 00 05 	bld	r5,0x5
800072a4:	c5 61       	brne	80007350 <_vfprintf_r+0x119c>
800072a6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800072aa:	40 39       	lddsp	r9,sp[0xc]
800072ac:	58 09       	cp.w	r9,0
800072ae:	c2 10       	breq	800072f0 <_vfprintf_r+0x113c>
800072b0:	10 36       	cp.w	r6,r8
800072b2:	c0 74       	brge	800072c0 <_vfprintf_r+0x110c>
800072b4:	fa c8 f9 44 	sub	r8,sp,-1724
800072b8:	f0 06 00 36 	add	r6,r8,r6<<0x3
800072bc:	c2 38       	rjmp	80007302 <_vfprintf_r+0x114e>
800072be:	d7 03       	nop
800072c0:	fa c8 f9 50 	sub	r8,sp,-1712
800072c4:	1a d8       	st.w	--sp,r8
800072c6:	fa c8 fa b8 	sub	r8,sp,-1352
800072ca:	1a d8       	st.w	--sp,r8
800072cc:	fa c8 fb b4 	sub	r8,sp,-1100
800072d0:	1a d8       	st.w	--sp,r8
800072d2:	fa c8 f9 40 	sub	r8,sp,-1728
800072d6:	fa c9 ff b4 	sub	r9,sp,-76
800072da:	04 9a       	mov	r10,r2
800072dc:	0c 9b       	mov	r11,r6
800072de:	08 9c       	mov	r12,r4
800072e0:	fe b0 f5 d2 	rcall	80005e84 <get_arg>
800072e4:	2f dd       	sub	sp,-12
800072e6:	f8 e8 00 00 	ld.d	r8,r12[0]
800072ea:	fa e9 00 00 	st.d	sp[0],r8
800072ee:	c2 e8       	rjmp	8000734a <_vfprintf_r+0x1196>
800072f0:	ee ca ff ff 	sub	r10,r7,-1
800072f4:	10 37       	cp.w	r7,r8
800072f6:	c0 b4       	brge	8000730c <_vfprintf_r+0x1158>
800072f8:	fa c8 f9 44 	sub	r8,sp,-1724
800072fc:	14 97       	mov	r7,r10
800072fe:	f0 06 00 36 	add	r6,r8,r6<<0x3
80007302:	ec ea fd 88 	ld.d	r10,r6[-632]
80007306:	fa eb 00 00 	st.d	sp[0],r10
8000730a:	c2 08       	rjmp	8000734a <_vfprintf_r+0x1196>
8000730c:	41 09       	lddsp	r9,sp[0x40]
8000730e:	59 f8       	cp.w	r8,31
80007310:	e0 89 00 16 	brgt	8000733c <_vfprintf_r+0x1188>
80007314:	f2 e6 00 00 	ld.d	r6,r9[0]
80007318:	f2 cb ff f8 	sub	r11,r9,-8
8000731c:	fa e7 00 00 	st.d	sp[0],r6
80007320:	51 0b       	stdsp	sp[0x40],r11
80007322:	fa c6 f9 44 	sub	r6,sp,-1724
80007326:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000732a:	fa e6 00 00 	ld.d	r6,sp[0]
8000732e:	f2 e7 fd 88 	st.d	r9[-632],r6
80007332:	2f f8       	sub	r8,-1
80007334:	14 97       	mov	r7,r10
80007336:	fb 48 06 b4 	st.w	sp[1716],r8
8000733a:	c0 88       	rjmp	8000734a <_vfprintf_r+0x1196>
8000733c:	f2 e6 00 00 	ld.d	r6,r9[0]
80007340:	2f 89       	sub	r9,-8
80007342:	fa e7 00 00 	st.d	sp[0],r6
80007346:	51 09       	stdsp	sp[0x40],r9
80007348:	14 97       	mov	r7,r10
8000734a:	30 18       	mov	r8,1
8000734c:	e0 8f 01 d0 	bral	800076ec <_vfprintf_r+0x1538>
80007350:	ed b5 00 04 	bld	r5,0x4
80007354:	c1 61       	brne	80007380 <_vfprintf_r+0x11cc>
80007356:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000735a:	40 3e       	lddsp	lr,sp[0xc]
8000735c:	58 0e       	cp.w	lr,0
8000735e:	c0 80       	breq	8000736e <_vfprintf_r+0x11ba>
80007360:	10 36       	cp.w	r6,r8
80007362:	c6 74       	brge	80007430 <_vfprintf_r+0x127c>
80007364:	fa cc f9 44 	sub	r12,sp,-1724
80007368:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000736c:	c8 08       	rjmp	8000746c <_vfprintf_r+0x12b8>
8000736e:	ee ca ff ff 	sub	r10,r7,-1
80007372:	10 37       	cp.w	r7,r8
80007374:	c7 f4       	brge	80007472 <_vfprintf_r+0x12be>
80007376:	fa cb f9 44 	sub	r11,sp,-1724
8000737a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000737e:	c7 68       	rjmp	8000746a <_vfprintf_r+0x12b6>
80007380:	ed b5 00 06 	bld	r5,0x6
80007384:	c4 a1       	brne	80007418 <_vfprintf_r+0x1264>
80007386:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000738a:	40 3c       	lddsp	r12,sp[0xc]
8000738c:	58 0c       	cp.w	r12,0
8000738e:	c1 d0       	breq	800073c8 <_vfprintf_r+0x1214>
80007390:	10 36       	cp.w	r6,r8
80007392:	c0 64       	brge	8000739e <_vfprintf_r+0x11ea>
80007394:	fa cb f9 44 	sub	r11,sp,-1724
80007398:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000739c:	c1 f8       	rjmp	800073da <_vfprintf_r+0x1226>
8000739e:	fa c8 f9 50 	sub	r8,sp,-1712
800073a2:	1a d8       	st.w	--sp,r8
800073a4:	fa c8 fa b8 	sub	r8,sp,-1352
800073a8:	1a d8       	st.w	--sp,r8
800073aa:	fa c8 fb b4 	sub	r8,sp,-1100
800073ae:	1a d8       	st.w	--sp,r8
800073b0:	fa c8 f9 40 	sub	r8,sp,-1728
800073b4:	fa c9 ff b4 	sub	r9,sp,-76
800073b8:	04 9a       	mov	r10,r2
800073ba:	0c 9b       	mov	r11,r6
800073bc:	08 9c       	mov	r12,r4
800073be:	fe b0 f5 63 	rcall	80005e84 <get_arg>
800073c2:	2f dd       	sub	sp,-12
800073c4:	98 18       	ld.sh	r8,r12[0x2]
800073c6:	c2 68       	rjmp	80007412 <_vfprintf_r+0x125e>
800073c8:	ee ca ff ff 	sub	r10,r7,-1
800073cc:	10 37       	cp.w	r7,r8
800073ce:	c0 94       	brge	800073e0 <_vfprintf_r+0x122c>
800073d0:	fa c9 f9 44 	sub	r9,sp,-1724
800073d4:	14 97       	mov	r7,r10
800073d6:	f2 06 00 36 	add	r6,r9,r6<<0x3
800073da:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
800073de:	c1 a8       	rjmp	80007412 <_vfprintf_r+0x125e>
800073e0:	41 09       	lddsp	r9,sp[0x40]
800073e2:	59 f8       	cp.w	r8,31
800073e4:	e0 89 00 13 	brgt	8000740a <_vfprintf_r+0x1256>
800073e8:	f2 cb ff fc 	sub	r11,r9,-4
800073ec:	51 0b       	stdsp	sp[0x40],r11
800073ee:	72 09       	ld.w	r9,r9[0x0]
800073f0:	fa c6 f9 44 	sub	r6,sp,-1724
800073f4:	ec 08 00 3b 	add	r11,r6,r8<<0x3
800073f8:	2f f8       	sub	r8,-1
800073fa:	f7 49 fd 88 	st.w	r11[-632],r9
800073fe:	fb 48 06 b4 	st.w	sp[1716],r8
80007402:	14 97       	mov	r7,r10
80007404:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80007408:	c0 58       	rjmp	80007412 <_vfprintf_r+0x125e>
8000740a:	92 18       	ld.sh	r8,r9[0x2]
8000740c:	14 97       	mov	r7,r10
8000740e:	2f c9       	sub	r9,-4
80007410:	51 09       	stdsp	sp[0x40],r9
80007412:	5c 78       	castu.h	r8
80007414:	50 18       	stdsp	sp[0x4],r8
80007416:	c4 68       	rjmp	800074a2 <_vfprintf_r+0x12ee>
80007418:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000741c:	40 3c       	lddsp	r12,sp[0xc]
8000741e:	58 0c       	cp.w	r12,0
80007420:	c1 d0       	breq	8000745a <_vfprintf_r+0x12a6>
80007422:	10 36       	cp.w	r6,r8
80007424:	c0 64       	brge	80007430 <_vfprintf_r+0x127c>
80007426:	fa cb f9 44 	sub	r11,sp,-1724
8000742a:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000742e:	c1 f8       	rjmp	8000746c <_vfprintf_r+0x12b8>
80007430:	fa c8 f9 50 	sub	r8,sp,-1712
80007434:	1a d8       	st.w	--sp,r8
80007436:	fa c8 fa b8 	sub	r8,sp,-1352
8000743a:	0c 9b       	mov	r11,r6
8000743c:	1a d8       	st.w	--sp,r8
8000743e:	fa c8 fb b4 	sub	r8,sp,-1100
80007442:	04 9a       	mov	r10,r2
80007444:	1a d8       	st.w	--sp,r8
80007446:	08 9c       	mov	r12,r4
80007448:	fa c8 f9 40 	sub	r8,sp,-1728
8000744c:	fa c9 ff b4 	sub	r9,sp,-76
80007450:	fe b0 f5 1a 	rcall	80005e84 <get_arg>
80007454:	2f dd       	sub	sp,-12
80007456:	78 0b       	ld.w	r11,r12[0x0]
80007458:	c2 48       	rjmp	800074a0 <_vfprintf_r+0x12ec>
8000745a:	ee ca ff ff 	sub	r10,r7,-1
8000745e:	10 37       	cp.w	r7,r8
80007460:	c0 94       	brge	80007472 <_vfprintf_r+0x12be>
80007462:	fa c9 f9 44 	sub	r9,sp,-1724
80007466:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000746a:	14 97       	mov	r7,r10
8000746c:	ec fb fd 88 	ld.w	r11,r6[-632]
80007470:	c1 88       	rjmp	800074a0 <_vfprintf_r+0x12ec>
80007472:	41 09       	lddsp	r9,sp[0x40]
80007474:	59 f8       	cp.w	r8,31
80007476:	e0 89 00 11 	brgt	80007498 <_vfprintf_r+0x12e4>
8000747a:	f2 cb ff fc 	sub	r11,r9,-4
8000747e:	51 0b       	stdsp	sp[0x40],r11
80007480:	fa c6 f9 44 	sub	r6,sp,-1724
80007484:	72 0b       	ld.w	r11,r9[0x0]
80007486:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000748a:	f3 4b fd 88 	st.w	r9[-632],r11
8000748e:	2f f8       	sub	r8,-1
80007490:	14 97       	mov	r7,r10
80007492:	fb 48 06 b4 	st.w	sp[1716],r8
80007496:	c0 58       	rjmp	800074a0 <_vfprintf_r+0x12ec>
80007498:	72 0b       	ld.w	r11,r9[0x0]
8000749a:	14 97       	mov	r7,r10
8000749c:	2f c9       	sub	r9,-4
8000749e:	51 09       	stdsp	sp[0x40],r9
800074a0:	50 1b       	stdsp	sp[0x4],r11
800074a2:	30 0e       	mov	lr,0
800074a4:	30 18       	mov	r8,1
800074a6:	50 0e       	stdsp	sp[0x0],lr
800074a8:	c2 29       	rjmp	800076ec <_vfprintf_r+0x1538>
800074aa:	50 a7       	stdsp	sp[0x28],r7
800074ac:	50 80       	stdsp	sp[0x20],r0
800074ae:	0c 97       	mov	r7,r6
800074b0:	04 94       	mov	r4,r2
800074b2:	06 96       	mov	r6,r3
800074b4:	02 92       	mov	r2,r1
800074b6:	fe cc af 7e 	sub	r12,pc,-20610
800074ba:	40 93       	lddsp	r3,sp[0x24]
800074bc:	10 90       	mov	r0,r8
800074be:	40 41       	lddsp	r1,sp[0x10]
800074c0:	50 dc       	stdsp	sp[0x34],r12
800074c2:	ed b5 00 05 	bld	r5,0x5
800074c6:	c5 51       	brne	80007570 <_vfprintf_r+0x13bc>
800074c8:	fa f8 06 b4 	ld.w	r8,sp[1716]
800074cc:	40 3b       	lddsp	r11,sp[0xc]
800074ce:	58 0b       	cp.w	r11,0
800074d0:	c2 20       	breq	80007514 <_vfprintf_r+0x1360>
800074d2:	10 36       	cp.w	r6,r8
800074d4:	c0 a4       	brge	800074e8 <_vfprintf_r+0x1334>
800074d6:	fa ca f9 44 	sub	r10,sp,-1724
800074da:	f4 06 00 36 	add	r6,r10,r6<<0x3
800074de:	ec e8 fd 88 	ld.d	r8,r6[-632]
800074e2:	fa e9 00 00 	st.d	sp[0],r8
800074e6:	cf 28       	rjmp	800076ca <_vfprintf_r+0x1516>
800074e8:	fa c8 f9 50 	sub	r8,sp,-1712
800074ec:	1a d8       	st.w	--sp,r8
800074ee:	fa c8 fa b8 	sub	r8,sp,-1352
800074f2:	04 9a       	mov	r10,r2
800074f4:	1a d8       	st.w	--sp,r8
800074f6:	0c 9b       	mov	r11,r6
800074f8:	fa c8 fb b4 	sub	r8,sp,-1100
800074fc:	08 9c       	mov	r12,r4
800074fe:	1a d8       	st.w	--sp,r8
80007500:	fa c8 f9 40 	sub	r8,sp,-1728
80007504:	fa c9 ff b4 	sub	r9,sp,-76
80007508:	fe b0 f4 be 	rcall	80005e84 <get_arg>
8000750c:	2f dd       	sub	sp,-12
8000750e:	f8 ea 00 00 	ld.d	r10,r12[0]
80007512:	c0 c8       	rjmp	8000752a <_vfprintf_r+0x1376>
80007514:	ee ca ff ff 	sub	r10,r7,-1
80007518:	10 37       	cp.w	r7,r8
8000751a:	c0 b4       	brge	80007530 <_vfprintf_r+0x137c>
8000751c:	fa c9 f9 44 	sub	r9,sp,-1724
80007520:	14 97       	mov	r7,r10
80007522:	f2 06 00 36 	add	r6,r9,r6<<0x3
80007526:	ec ea fd 88 	ld.d	r10,r6[-632]
8000752a:	fa eb 00 00 	st.d	sp[0],r10
8000752e:	cc e8       	rjmp	800076ca <_vfprintf_r+0x1516>
80007530:	41 09       	lddsp	r9,sp[0x40]
80007532:	59 f8       	cp.w	r8,31
80007534:	e0 89 00 16 	brgt	80007560 <_vfprintf_r+0x13ac>
80007538:	f2 e6 00 00 	ld.d	r6,r9[0]
8000753c:	f2 cb ff f8 	sub	r11,r9,-8
80007540:	fa e7 00 00 	st.d	sp[0],r6
80007544:	51 0b       	stdsp	sp[0x40],r11
80007546:	fa c6 f9 44 	sub	r6,sp,-1724
8000754a:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000754e:	fa e6 00 00 	ld.d	r6,sp[0]
80007552:	f2 e7 fd 88 	st.d	r9[-632],r6
80007556:	2f f8       	sub	r8,-1
80007558:	14 97       	mov	r7,r10
8000755a:	fb 48 06 b4 	st.w	sp[1716],r8
8000755e:	cb 68       	rjmp	800076ca <_vfprintf_r+0x1516>
80007560:	f2 e6 00 00 	ld.d	r6,r9[0]
80007564:	2f 89       	sub	r9,-8
80007566:	fa e7 00 00 	st.d	sp[0],r6
8000756a:	51 09       	stdsp	sp[0x40],r9
8000756c:	14 97       	mov	r7,r10
8000756e:	ca e8       	rjmp	800076ca <_vfprintf_r+0x1516>
80007570:	ed b5 00 04 	bld	r5,0x4
80007574:	c1 71       	brne	800075a2 <_vfprintf_r+0x13ee>
80007576:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000757a:	40 3e       	lddsp	lr,sp[0xc]
8000757c:	58 0e       	cp.w	lr,0
8000757e:	c0 80       	breq	8000758e <_vfprintf_r+0x13da>
80007580:	10 36       	cp.w	r6,r8
80007582:	c6 94       	brge	80007654 <_vfprintf_r+0x14a0>
80007584:	fa cc f9 44 	sub	r12,sp,-1724
80007588:	f8 06 00 36 	add	r6,r12,r6<<0x3
8000758c:	c8 28       	rjmp	80007690 <_vfprintf_r+0x14dc>
8000758e:	ee ca ff ff 	sub	r10,r7,-1
80007592:	10 37       	cp.w	r7,r8
80007594:	e0 84 00 81 	brge	80007696 <_vfprintf_r+0x14e2>
80007598:	fa cb f9 44 	sub	r11,sp,-1724
8000759c:	f6 06 00 36 	add	r6,r11,r6<<0x3
800075a0:	c7 78       	rjmp	8000768e <_vfprintf_r+0x14da>
800075a2:	ed b5 00 06 	bld	r5,0x6
800075a6:	c4 b1       	brne	8000763c <_vfprintf_r+0x1488>
800075a8:	fa f8 06 b4 	ld.w	r8,sp[1716]
800075ac:	40 3c       	lddsp	r12,sp[0xc]
800075ae:	58 0c       	cp.w	r12,0
800075b0:	c1 d0       	breq	800075ea <_vfprintf_r+0x1436>
800075b2:	10 36       	cp.w	r6,r8
800075b4:	c0 64       	brge	800075c0 <_vfprintf_r+0x140c>
800075b6:	fa cb f9 44 	sub	r11,sp,-1724
800075ba:	f6 06 00 36 	add	r6,r11,r6<<0x3
800075be:	c1 f8       	rjmp	800075fc <_vfprintf_r+0x1448>
800075c0:	fa c8 f9 50 	sub	r8,sp,-1712
800075c4:	1a d8       	st.w	--sp,r8
800075c6:	fa c8 fa b8 	sub	r8,sp,-1352
800075ca:	1a d8       	st.w	--sp,r8
800075cc:	fa c8 fb b4 	sub	r8,sp,-1100
800075d0:	1a d8       	st.w	--sp,r8
800075d2:	fa c8 f9 40 	sub	r8,sp,-1728
800075d6:	fa c9 ff b4 	sub	r9,sp,-76
800075da:	04 9a       	mov	r10,r2
800075dc:	0c 9b       	mov	r11,r6
800075de:	08 9c       	mov	r12,r4
800075e0:	fe b0 f4 52 	rcall	80005e84 <get_arg>
800075e4:	2f dd       	sub	sp,-12
800075e6:	98 18       	ld.sh	r8,r12[0x2]
800075e8:	c2 78       	rjmp	80007636 <_vfprintf_r+0x1482>
800075ea:	ee ca ff ff 	sub	r10,r7,-1
800075ee:	10 37       	cp.w	r7,r8
800075f0:	c0 a4       	brge	80007604 <_vfprintf_r+0x1450>
800075f2:	fa c9 f9 44 	sub	r9,sp,-1724
800075f6:	14 97       	mov	r7,r10
800075f8:	f2 06 00 36 	add	r6,r9,r6<<0x3
800075fc:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80007600:	c1 b8       	rjmp	80007636 <_vfprintf_r+0x1482>
80007602:	d7 03       	nop
80007604:	41 09       	lddsp	r9,sp[0x40]
80007606:	59 f8       	cp.w	r8,31
80007608:	e0 89 00 13 	brgt	8000762e <_vfprintf_r+0x147a>
8000760c:	f2 cb ff fc 	sub	r11,r9,-4
80007610:	51 0b       	stdsp	sp[0x40],r11
80007612:	72 09       	ld.w	r9,r9[0x0]
80007614:	fa c6 f9 44 	sub	r6,sp,-1724
80007618:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000761c:	2f f8       	sub	r8,-1
8000761e:	f7 49 fd 88 	st.w	r11[-632],r9
80007622:	fb 48 06 b4 	st.w	sp[1716],r8
80007626:	14 97       	mov	r7,r10
80007628:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000762c:	c0 58       	rjmp	80007636 <_vfprintf_r+0x1482>
8000762e:	92 18       	ld.sh	r8,r9[0x2]
80007630:	14 97       	mov	r7,r10
80007632:	2f c9       	sub	r9,-4
80007634:	51 09       	stdsp	sp[0x40],r9
80007636:	5c 78       	castu.h	r8
80007638:	50 18       	stdsp	sp[0x4],r8
8000763a:	c4 68       	rjmp	800076c6 <_vfprintf_r+0x1512>
8000763c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007640:	40 3c       	lddsp	r12,sp[0xc]
80007642:	58 0c       	cp.w	r12,0
80007644:	c1 d0       	breq	8000767e <_vfprintf_r+0x14ca>
80007646:	10 36       	cp.w	r6,r8
80007648:	c0 64       	brge	80007654 <_vfprintf_r+0x14a0>
8000764a:	fa cb f9 44 	sub	r11,sp,-1724
8000764e:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007652:	c1 f8       	rjmp	80007690 <_vfprintf_r+0x14dc>
80007654:	fa c8 f9 50 	sub	r8,sp,-1712
80007658:	1a d8       	st.w	--sp,r8
8000765a:	fa c8 fa b8 	sub	r8,sp,-1352
8000765e:	0c 9b       	mov	r11,r6
80007660:	1a d8       	st.w	--sp,r8
80007662:	fa c8 fb b4 	sub	r8,sp,-1100
80007666:	04 9a       	mov	r10,r2
80007668:	1a d8       	st.w	--sp,r8
8000766a:	08 9c       	mov	r12,r4
8000766c:	fa c8 f9 40 	sub	r8,sp,-1728
80007670:	fa c9 ff b4 	sub	r9,sp,-76
80007674:	fe b0 f4 08 	rcall	80005e84 <get_arg>
80007678:	2f dd       	sub	sp,-12
8000767a:	78 0b       	ld.w	r11,r12[0x0]
8000767c:	c2 48       	rjmp	800076c4 <_vfprintf_r+0x1510>
8000767e:	ee ca ff ff 	sub	r10,r7,-1
80007682:	10 37       	cp.w	r7,r8
80007684:	c0 94       	brge	80007696 <_vfprintf_r+0x14e2>
80007686:	fa c9 f9 44 	sub	r9,sp,-1724
8000768a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000768e:	14 97       	mov	r7,r10
80007690:	ec fb fd 88 	ld.w	r11,r6[-632]
80007694:	c1 88       	rjmp	800076c4 <_vfprintf_r+0x1510>
80007696:	41 09       	lddsp	r9,sp[0x40]
80007698:	59 f8       	cp.w	r8,31
8000769a:	e0 89 00 11 	brgt	800076bc <_vfprintf_r+0x1508>
8000769e:	f2 cb ff fc 	sub	r11,r9,-4
800076a2:	51 0b       	stdsp	sp[0x40],r11
800076a4:	fa c6 f9 44 	sub	r6,sp,-1724
800076a8:	72 0b       	ld.w	r11,r9[0x0]
800076aa:	ec 08 00 39 	add	r9,r6,r8<<0x3
800076ae:	f3 4b fd 88 	st.w	r9[-632],r11
800076b2:	2f f8       	sub	r8,-1
800076b4:	14 97       	mov	r7,r10
800076b6:	fb 48 06 b4 	st.w	sp[1716],r8
800076ba:	c0 58       	rjmp	800076c4 <_vfprintf_r+0x1510>
800076bc:	72 0b       	ld.w	r11,r9[0x0]
800076be:	14 97       	mov	r7,r10
800076c0:	2f c9       	sub	r9,-4
800076c2:	51 09       	stdsp	sp[0x40],r9
800076c4:	50 1b       	stdsp	sp[0x4],r11
800076c6:	30 0e       	mov	lr,0
800076c8:	50 0e       	stdsp	sp[0x0],lr
800076ca:	40 08       	lddsp	r8,sp[0x0]
800076cc:	40 1c       	lddsp	r12,sp[0x4]
800076ce:	18 48       	or	r8,r12
800076d0:	5f 19       	srne	r9
800076d2:	0a 98       	mov	r8,r5
800076d4:	eb e9 00 09 	and	r9,r5,r9
800076d8:	a1 b8       	sbr	r8,0x1
800076da:	58 09       	cp.w	r9,0
800076dc:	c0 70       	breq	800076ea <_vfprintf_r+0x1536>
800076de:	10 95       	mov	r5,r8
800076e0:	fb 60 06 b9 	st.b	sp[1721],r0
800076e4:	33 08       	mov	r8,48
800076e6:	fb 68 06 b8 	st.b	sp[1720],r8
800076ea:	30 28       	mov	r8,2
800076ec:	30 09       	mov	r9,0
800076ee:	fb 69 06 bb 	st.b	sp[1723],r9
800076f2:	0a 99       	mov	r9,r5
800076f4:	a7 d9       	cbr	r9,0x7
800076f6:	40 2b       	lddsp	r11,sp[0x8]
800076f8:	40 16       	lddsp	r6,sp[0x4]
800076fa:	58 0b       	cp.w	r11,0
800076fc:	5f 1a       	srne	r10
800076fe:	f2 05 17 40 	movge	r5,r9
80007702:	fa c2 f9 78 	sub	r2,sp,-1672
80007706:	40 09       	lddsp	r9,sp[0x0]
80007708:	0c 49       	or	r9,r6
8000770a:	5f 19       	srne	r9
8000770c:	f5 e9 10 09 	or	r9,r10,r9
80007710:	c5 c0       	breq	800077c8 <_vfprintf_r+0x1614>
80007712:	30 19       	mov	r9,1
80007714:	f2 08 18 00 	cp.b	r8,r9
80007718:	c0 60       	breq	80007724 <_vfprintf_r+0x1570>
8000771a:	30 29       	mov	r9,2
8000771c:	f2 08 18 00 	cp.b	r8,r9
80007720:	c0 41       	brne	80007728 <_vfprintf_r+0x1574>
80007722:	c3 c8       	rjmp	8000779a <_vfprintf_r+0x15e6>
80007724:	04 96       	mov	r6,r2
80007726:	c3 08       	rjmp	80007786 <_vfprintf_r+0x15d2>
80007728:	04 96       	mov	r6,r2
8000772a:	fa e8 00 00 	ld.d	r8,sp[0]
8000772e:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80007732:	2d 0a       	sub	r10,-48
80007734:	0c fa       	st.b	--r6,r10
80007736:	f0 0b 16 03 	lsr	r11,r8,0x3
8000773a:	f2 0c 16 03 	lsr	r12,r9,0x3
8000773e:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
80007742:	18 99       	mov	r9,r12
80007744:	16 98       	mov	r8,r11
80007746:	58 08       	cp.w	r8,0
80007748:	5c 29       	cpc	r9
8000774a:	cf 21       	brne	8000772e <_vfprintf_r+0x157a>
8000774c:	fa e9 00 00 	st.d	sp[0],r8
80007750:	ed b5 00 00 	bld	r5,0x0
80007754:	c4 51       	brne	800077de <_vfprintf_r+0x162a>
80007756:	33 09       	mov	r9,48
80007758:	f2 0a 18 00 	cp.b	r10,r9
8000775c:	c4 10       	breq	800077de <_vfprintf_r+0x162a>
8000775e:	0c f9       	st.b	--r6,r9
80007760:	c3 f8       	rjmp	800077de <_vfprintf_r+0x162a>
80007762:	fa ea 00 00 	ld.d	r10,sp[0]
80007766:	30 a8       	mov	r8,10
80007768:	30 09       	mov	r9,0
8000776a:	e0 a0 1a 35 	rcall	8000abd4 <__avr32_umod64>
8000776e:	30 a8       	mov	r8,10
80007770:	2d 0a       	sub	r10,-48
80007772:	30 09       	mov	r9,0
80007774:	ac 8a       	st.b	r6[0x0],r10
80007776:	fa ea 00 00 	ld.d	r10,sp[0]
8000777a:	fe b0 f1 92 	rcall	80005a9e <__avr32_udiv64>
8000777e:	16 99       	mov	r9,r11
80007780:	14 98       	mov	r8,r10
80007782:	fa e9 00 00 	st.d	sp[0],r8
80007786:	20 16       	sub	r6,1
80007788:	fa ea 00 00 	ld.d	r10,sp[0]
8000778c:	58 9a       	cp.w	r10,9
8000778e:	5c 2b       	cpc	r11
80007790:	fe 9b ff e9 	brhi	80007762 <_vfprintf_r+0x15ae>
80007794:	1b f8       	ld.ub	r8,sp[0x7]
80007796:	2d 08       	sub	r8,-48
80007798:	c2 08       	rjmp	800077d8 <_vfprintf_r+0x1624>
8000779a:	04 96       	mov	r6,r2
8000779c:	fa e8 00 00 	ld.d	r8,sp[0]
800077a0:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
800077a4:	40 de       	lddsp	lr,sp[0x34]
800077a6:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
800077aa:	0c fa       	st.b	--r6,r10
800077ac:	f2 0b 16 04 	lsr	r11,r9,0x4
800077b0:	f0 0a 16 04 	lsr	r10,r8,0x4
800077b4:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
800077b8:	16 99       	mov	r9,r11
800077ba:	14 98       	mov	r8,r10
800077bc:	58 08       	cp.w	r8,0
800077be:	5c 29       	cpc	r9
800077c0:	cf 01       	brne	800077a0 <_vfprintf_r+0x15ec>
800077c2:	fa e9 00 00 	st.d	sp[0],r8
800077c6:	c0 c8       	rjmp	800077de <_vfprintf_r+0x162a>
800077c8:	58 08       	cp.w	r8,0
800077ca:	c0 91       	brne	800077dc <_vfprintf_r+0x1628>
800077cc:	ed b5 00 00 	bld	r5,0x0
800077d0:	c0 61       	brne	800077dc <_vfprintf_r+0x1628>
800077d2:	fa c6 f9 79 	sub	r6,sp,-1671
800077d6:	33 08       	mov	r8,48
800077d8:	ac 88       	st.b	r6[0x0],r8
800077da:	c0 28       	rjmp	800077de <_vfprintf_r+0x162a>
800077dc:	04 96       	mov	r6,r2
800077de:	0c 12       	sub	r2,r6
800077e0:	c1 c8       	rjmp	80007818 <_vfprintf_r+0x1664>
800077e2:	50 a7       	stdsp	sp[0x28],r7
800077e4:	50 80       	stdsp	sp[0x20],r0
800077e6:	40 93       	lddsp	r3,sp[0x24]
800077e8:	0c 97       	mov	r7,r6
800077ea:	10 90       	mov	r0,r8
800077ec:	04 94       	mov	r4,r2
800077ee:	40 41       	lddsp	r1,sp[0x10]
800077f0:	58 08       	cp.w	r8,0
800077f2:	e0 80 04 4f 	breq	80008090 <_vfprintf_r+0x1edc>
800077f6:	fb 68 06 60 	st.b	sp[1632],r8
800077fa:	30 0c       	mov	r12,0
800077fc:	30 08       	mov	r8,0
800077fe:	30 12       	mov	r2,1
80007800:	fb 68 06 bb 	st.b	sp[1723],r8
80007804:	50 2c       	stdsp	sp[0x8],r12
80007806:	fa c6 f9 a0 	sub	r6,sp,-1632
8000780a:	c0 78       	rjmp	80007818 <_vfprintf_r+0x1664>
8000780c:	30 0b       	mov	r11,0
8000780e:	50 2b       	stdsp	sp[0x8],r11
80007810:	c0 48       	rjmp	80007818 <_vfprintf_r+0x1664>
80007812:	40 22       	lddsp	r2,sp[0x8]
80007814:	30 0a       	mov	r10,0
80007816:	50 2a       	stdsp	sp[0x8],r10
80007818:	40 29       	lddsp	r9,sp[0x8]
8000781a:	e4 09 0c 49 	max	r9,r2,r9
8000781e:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80007822:	50 39       	stdsp	sp[0xc],r9
80007824:	0a 9e       	mov	lr,r5
80007826:	30 09       	mov	r9,0
80007828:	e2 1e 00 02 	andl	lr,0x2,COH
8000782c:	f2 08 18 00 	cp.b	r8,r9
80007830:	fb f8 10 03 	ld.wne	r8,sp[0xc]
80007834:	f7 b8 01 ff 	subne	r8,-1
80007838:	fb f8 1a 03 	st.wne	sp[0xc],r8
8000783c:	0a 9b       	mov	r11,r5
8000783e:	58 0e       	cp.w	lr,0
80007840:	fb fc 10 03 	ld.wne	r12,sp[0xc]
80007844:	f7 bc 01 fe 	subne	r12,-2
80007848:	fb fc 1a 03 	st.wne	sp[0xc],r12
8000784c:	e2 1b 00 84 	andl	r11,0x84,COH
80007850:	50 fe       	stdsp	sp[0x3c],lr
80007852:	50 9b       	stdsp	sp[0x24],r11
80007854:	c4 71       	brne	800078e2 <_vfprintf_r+0x172e>
80007856:	40 8a       	lddsp	r10,sp[0x20]
80007858:	40 39       	lddsp	r9,sp[0xc]
8000785a:	12 1a       	sub	r10,r9
8000785c:	50 4a       	stdsp	sp[0x10],r10
8000785e:	58 0a       	cp.w	r10,0
80007860:	e0 89 00 20 	brgt	800078a0 <_vfprintf_r+0x16ec>
80007864:	c3 f8       	rjmp	800078e2 <_vfprintf_r+0x172e>
80007866:	2f 09       	sub	r9,-16
80007868:	2f f8       	sub	r8,-1
8000786a:	fe ce b3 1a 	sub	lr,pc,-19686
8000786e:	31 0c       	mov	r12,16
80007870:	fb 49 06 90 	st.w	sp[1680],r9
80007874:	87 0e       	st.w	r3[0x0],lr
80007876:	87 1c       	st.w	r3[0x4],r12
80007878:	fb 48 06 8c 	st.w	sp[1676],r8
8000787c:	58 78       	cp.w	r8,7
8000787e:	e0 89 00 04 	brgt	80007886 <_vfprintf_r+0x16d2>
80007882:	2f 83       	sub	r3,-8
80007884:	c0 b8       	rjmp	8000789a <_vfprintf_r+0x16e6>
80007886:	fa ca f9 78 	sub	r10,sp,-1672
8000788a:	02 9b       	mov	r11,r1
8000788c:	08 9c       	mov	r12,r4
8000788e:	fe b0 f4 85 	rcall	80006198 <__sprint_r>
80007892:	e0 81 04 10 	brne	800080b2 <_vfprintf_r+0x1efe>
80007896:	fa c3 f9 e0 	sub	r3,sp,-1568
8000789a:	40 4b       	lddsp	r11,sp[0x10]
8000789c:	21 0b       	sub	r11,16
8000789e:	50 4b       	stdsp	sp[0x10],r11
800078a0:	fa f9 06 90 	ld.w	r9,sp[1680]
800078a4:	fa f8 06 8c 	ld.w	r8,sp[1676]
800078a8:	fe ca b3 58 	sub	r10,pc,-19624
800078ac:	40 4e       	lddsp	lr,sp[0x10]
800078ae:	59 0e       	cp.w	lr,16
800078b0:	fe 99 ff db 	brgt	80007866 <_vfprintf_r+0x16b2>
800078b4:	1c 09       	add	r9,lr
800078b6:	2f f8       	sub	r8,-1
800078b8:	87 0a       	st.w	r3[0x0],r10
800078ba:	fb 49 06 90 	st.w	sp[1680],r9
800078be:	87 1e       	st.w	r3[0x4],lr
800078c0:	fb 48 06 8c 	st.w	sp[1676],r8
800078c4:	58 78       	cp.w	r8,7
800078c6:	e0 89 00 04 	brgt	800078ce <_vfprintf_r+0x171a>
800078ca:	2f 83       	sub	r3,-8
800078cc:	c0 b8       	rjmp	800078e2 <_vfprintf_r+0x172e>
800078ce:	fa ca f9 78 	sub	r10,sp,-1672
800078d2:	02 9b       	mov	r11,r1
800078d4:	08 9c       	mov	r12,r4
800078d6:	fe b0 f4 61 	rcall	80006198 <__sprint_r>
800078da:	e0 81 03 ec 	brne	800080b2 <_vfprintf_r+0x1efe>
800078de:	fa c3 f9 e0 	sub	r3,sp,-1568
800078e2:	30 09       	mov	r9,0
800078e4:	fb 38 06 bb 	ld.ub	r8,sp[1723]
800078e8:	f2 08 18 00 	cp.b	r8,r9
800078ec:	c1 f0       	breq	8000792a <_vfprintf_r+0x1776>
800078ee:	fa f8 06 90 	ld.w	r8,sp[1680]
800078f2:	fa c9 f9 45 	sub	r9,sp,-1723
800078f6:	2f f8       	sub	r8,-1
800078f8:	87 09       	st.w	r3[0x0],r9
800078fa:	fb 48 06 90 	st.w	sp[1680],r8
800078fe:	30 19       	mov	r9,1
80007900:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007904:	87 19       	st.w	r3[0x4],r9
80007906:	2f f8       	sub	r8,-1
80007908:	fb 48 06 8c 	st.w	sp[1676],r8
8000790c:	58 78       	cp.w	r8,7
8000790e:	e0 89 00 04 	brgt	80007916 <_vfprintf_r+0x1762>
80007912:	2f 83       	sub	r3,-8
80007914:	c0 b8       	rjmp	8000792a <_vfprintf_r+0x1776>
80007916:	fa ca f9 78 	sub	r10,sp,-1672
8000791a:	02 9b       	mov	r11,r1
8000791c:	08 9c       	mov	r12,r4
8000791e:	fe b0 f4 3d 	rcall	80006198 <__sprint_r>
80007922:	e0 81 03 c8 	brne	800080b2 <_vfprintf_r+0x1efe>
80007926:	fa c3 f9 e0 	sub	r3,sp,-1568
8000792a:	40 fc       	lddsp	r12,sp[0x3c]
8000792c:	58 0c       	cp.w	r12,0
8000792e:	c1 f0       	breq	8000796c <_vfprintf_r+0x17b8>
80007930:	fa f8 06 90 	ld.w	r8,sp[1680]
80007934:	fa c9 f9 48 	sub	r9,sp,-1720
80007938:	2f e8       	sub	r8,-2
8000793a:	87 09       	st.w	r3[0x0],r9
8000793c:	fb 48 06 90 	st.w	sp[1680],r8
80007940:	30 29       	mov	r9,2
80007942:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007946:	87 19       	st.w	r3[0x4],r9
80007948:	2f f8       	sub	r8,-1
8000794a:	fb 48 06 8c 	st.w	sp[1676],r8
8000794e:	58 78       	cp.w	r8,7
80007950:	e0 89 00 04 	brgt	80007958 <_vfprintf_r+0x17a4>
80007954:	2f 83       	sub	r3,-8
80007956:	c0 b8       	rjmp	8000796c <_vfprintf_r+0x17b8>
80007958:	fa ca f9 78 	sub	r10,sp,-1672
8000795c:	02 9b       	mov	r11,r1
8000795e:	08 9c       	mov	r12,r4
80007960:	fe b0 f4 1c 	rcall	80006198 <__sprint_r>
80007964:	e0 81 03 a7 	brne	800080b2 <_vfprintf_r+0x1efe>
80007968:	fa c3 f9 e0 	sub	r3,sp,-1568
8000796c:	40 9b       	lddsp	r11,sp[0x24]
8000796e:	e0 4b 00 80 	cp.w	r11,128
80007972:	c4 71       	brne	80007a00 <_vfprintf_r+0x184c>
80007974:	40 8a       	lddsp	r10,sp[0x20]
80007976:	40 39       	lddsp	r9,sp[0xc]
80007978:	12 1a       	sub	r10,r9
8000797a:	50 4a       	stdsp	sp[0x10],r10
8000797c:	58 0a       	cp.w	r10,0
8000797e:	e0 89 00 20 	brgt	800079be <_vfprintf_r+0x180a>
80007982:	c3 f8       	rjmp	80007a00 <_vfprintf_r+0x184c>
80007984:	2f 09       	sub	r9,-16
80007986:	2f f8       	sub	r8,-1
80007988:	fe ce b4 28 	sub	lr,pc,-19416
8000798c:	31 0c       	mov	r12,16
8000798e:	fb 49 06 90 	st.w	sp[1680],r9
80007992:	87 0e       	st.w	r3[0x0],lr
80007994:	87 1c       	st.w	r3[0x4],r12
80007996:	fb 48 06 8c 	st.w	sp[1676],r8
8000799a:	58 78       	cp.w	r8,7
8000799c:	e0 89 00 04 	brgt	800079a4 <_vfprintf_r+0x17f0>
800079a0:	2f 83       	sub	r3,-8
800079a2:	c0 b8       	rjmp	800079b8 <_vfprintf_r+0x1804>
800079a4:	fa ca f9 78 	sub	r10,sp,-1672
800079a8:	02 9b       	mov	r11,r1
800079aa:	08 9c       	mov	r12,r4
800079ac:	fe b0 f3 f6 	rcall	80006198 <__sprint_r>
800079b0:	e0 81 03 81 	brne	800080b2 <_vfprintf_r+0x1efe>
800079b4:	fa c3 f9 e0 	sub	r3,sp,-1568
800079b8:	40 4b       	lddsp	r11,sp[0x10]
800079ba:	21 0b       	sub	r11,16
800079bc:	50 4b       	stdsp	sp[0x10],r11
800079be:	fa f9 06 90 	ld.w	r9,sp[1680]
800079c2:	fa f8 06 8c 	ld.w	r8,sp[1676]
800079c6:	fe ca b4 66 	sub	r10,pc,-19354
800079ca:	40 4e       	lddsp	lr,sp[0x10]
800079cc:	59 0e       	cp.w	lr,16
800079ce:	fe 99 ff db 	brgt	80007984 <_vfprintf_r+0x17d0>
800079d2:	1c 09       	add	r9,lr
800079d4:	2f f8       	sub	r8,-1
800079d6:	87 0a       	st.w	r3[0x0],r10
800079d8:	fb 49 06 90 	st.w	sp[1680],r9
800079dc:	87 1e       	st.w	r3[0x4],lr
800079de:	fb 48 06 8c 	st.w	sp[1676],r8
800079e2:	58 78       	cp.w	r8,7
800079e4:	e0 89 00 04 	brgt	800079ec <_vfprintf_r+0x1838>
800079e8:	2f 83       	sub	r3,-8
800079ea:	c0 b8       	rjmp	80007a00 <_vfprintf_r+0x184c>
800079ec:	fa ca f9 78 	sub	r10,sp,-1672
800079f0:	02 9b       	mov	r11,r1
800079f2:	08 9c       	mov	r12,r4
800079f4:	fe b0 f3 d2 	rcall	80006198 <__sprint_r>
800079f8:	e0 81 03 5d 	brne	800080b2 <_vfprintf_r+0x1efe>
800079fc:	fa c3 f9 e0 	sub	r3,sp,-1568
80007a00:	40 2c       	lddsp	r12,sp[0x8]
80007a02:	04 1c       	sub	r12,r2
80007a04:	50 2c       	stdsp	sp[0x8],r12
80007a06:	58 0c       	cp.w	r12,0
80007a08:	e0 89 00 20 	brgt	80007a48 <_vfprintf_r+0x1894>
80007a0c:	c3 f8       	rjmp	80007a8a <_vfprintf_r+0x18d6>
80007a0e:	2f 09       	sub	r9,-16
80007a10:	2f f8       	sub	r8,-1
80007a12:	fe cb b4 b2 	sub	r11,pc,-19278
80007a16:	31 0a       	mov	r10,16
80007a18:	fb 49 06 90 	st.w	sp[1680],r9
80007a1c:	87 0b       	st.w	r3[0x0],r11
80007a1e:	87 1a       	st.w	r3[0x4],r10
80007a20:	fb 48 06 8c 	st.w	sp[1676],r8
80007a24:	58 78       	cp.w	r8,7
80007a26:	e0 89 00 04 	brgt	80007a2e <_vfprintf_r+0x187a>
80007a2a:	2f 83       	sub	r3,-8
80007a2c:	c0 b8       	rjmp	80007a42 <_vfprintf_r+0x188e>
80007a2e:	fa ca f9 78 	sub	r10,sp,-1672
80007a32:	02 9b       	mov	r11,r1
80007a34:	08 9c       	mov	r12,r4
80007a36:	fe b0 f3 b1 	rcall	80006198 <__sprint_r>
80007a3a:	e0 81 03 3c 	brne	800080b2 <_vfprintf_r+0x1efe>
80007a3e:	fa c3 f9 e0 	sub	r3,sp,-1568
80007a42:	40 29       	lddsp	r9,sp[0x8]
80007a44:	21 09       	sub	r9,16
80007a46:	50 29       	stdsp	sp[0x8],r9
80007a48:	fa f9 06 90 	ld.w	r9,sp[1680]
80007a4c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007a50:	fe ca b4 f0 	sub	r10,pc,-19216
80007a54:	40 2e       	lddsp	lr,sp[0x8]
80007a56:	59 0e       	cp.w	lr,16
80007a58:	fe 99 ff db 	brgt	80007a0e <_vfprintf_r+0x185a>
80007a5c:	1c 09       	add	r9,lr
80007a5e:	2f f8       	sub	r8,-1
80007a60:	87 0a       	st.w	r3[0x0],r10
80007a62:	fb 49 06 90 	st.w	sp[1680],r9
80007a66:	87 1e       	st.w	r3[0x4],lr
80007a68:	fb 48 06 8c 	st.w	sp[1676],r8
80007a6c:	58 78       	cp.w	r8,7
80007a6e:	e0 89 00 04 	brgt	80007a76 <_vfprintf_r+0x18c2>
80007a72:	2f 83       	sub	r3,-8
80007a74:	c0 b8       	rjmp	80007a8a <_vfprintf_r+0x18d6>
80007a76:	fa ca f9 78 	sub	r10,sp,-1672
80007a7a:	02 9b       	mov	r11,r1
80007a7c:	08 9c       	mov	r12,r4
80007a7e:	fe b0 f3 8d 	rcall	80006198 <__sprint_r>
80007a82:	e0 81 03 18 	brne	800080b2 <_vfprintf_r+0x1efe>
80007a86:	fa c3 f9 e0 	sub	r3,sp,-1568
80007a8a:	ed b5 00 08 	bld	r5,0x8
80007a8e:	c0 b0       	breq	80007aa4 <_vfprintf_r+0x18f0>
80007a90:	fa f8 06 90 	ld.w	r8,sp[1680]
80007a94:	87 12       	st.w	r3[0x4],r2
80007a96:	87 06       	st.w	r3[0x0],r6
80007a98:	f0 02 00 02 	add	r2,r8,r2
80007a9c:	fb 42 06 90 	st.w	sp[1680],r2
80007aa0:	e0 8f 01 d4 	bral	80007e48 <_vfprintf_r+0x1c94>
80007aa4:	e0 40 00 65 	cp.w	r0,101
80007aa8:	e0 8a 01 d6 	brle	80007e54 <_vfprintf_r+0x1ca0>
80007aac:	30 08       	mov	r8,0
80007aae:	30 09       	mov	r9,0
80007ab0:	40 5b       	lddsp	r11,sp[0x14]
80007ab2:	40 7a       	lddsp	r10,sp[0x1c]
80007ab4:	e0 a0 16 88 	rcall	8000a7c4 <__avr32_f64_cmp_eq>
80007ab8:	c7 90       	breq	80007baa <_vfprintf_r+0x19f6>
80007aba:	fa f8 06 90 	ld.w	r8,sp[1680]
80007abe:	fe c9 b5 72 	sub	r9,pc,-19086
80007ac2:	2f f8       	sub	r8,-1
80007ac4:	87 09       	st.w	r3[0x0],r9
80007ac6:	fb 48 06 90 	st.w	sp[1680],r8
80007aca:	30 19       	mov	r9,1
80007acc:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007ad0:	87 19       	st.w	r3[0x4],r9
80007ad2:	2f f8       	sub	r8,-1
80007ad4:	fb 48 06 8c 	st.w	sp[1676],r8
80007ad8:	58 78       	cp.w	r8,7
80007ada:	e0 89 00 05 	brgt	80007ae4 <_vfprintf_r+0x1930>
80007ade:	2f 83       	sub	r3,-8
80007ae0:	c0 c8       	rjmp	80007af8 <_vfprintf_r+0x1944>
80007ae2:	d7 03       	nop
80007ae4:	fa ca f9 78 	sub	r10,sp,-1672
80007ae8:	02 9b       	mov	r11,r1
80007aea:	08 9c       	mov	r12,r4
80007aec:	fe b0 f3 56 	rcall	80006198 <__sprint_r>
80007af0:	e0 81 02 e1 	brne	800080b2 <_vfprintf_r+0x1efe>
80007af4:	fa c3 f9 e0 	sub	r3,sp,-1568
80007af8:	fa f8 06 ac 	ld.w	r8,sp[1708]
80007afc:	40 6c       	lddsp	r12,sp[0x18]
80007afe:	18 38       	cp.w	r8,r12
80007b00:	c0 55       	brlt	80007b0a <_vfprintf_r+0x1956>
80007b02:	ed b5 00 00 	bld	r5,0x0
80007b06:	e0 81 02 6b 	brne	80007fdc <_vfprintf_r+0x1e28>
80007b0a:	fa f8 06 90 	ld.w	r8,sp[1680]
80007b0e:	2f f8       	sub	r8,-1
80007b10:	40 cb       	lddsp	r11,sp[0x30]
80007b12:	fb 48 06 90 	st.w	sp[1680],r8
80007b16:	30 19       	mov	r9,1
80007b18:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007b1c:	87 0b       	st.w	r3[0x0],r11
80007b1e:	2f f8       	sub	r8,-1
80007b20:	87 19       	st.w	r3[0x4],r9
80007b22:	fb 48 06 8c 	st.w	sp[1676],r8
80007b26:	58 78       	cp.w	r8,7
80007b28:	e0 89 00 04 	brgt	80007b30 <_vfprintf_r+0x197c>
80007b2c:	2f 83       	sub	r3,-8
80007b2e:	c0 b8       	rjmp	80007b44 <_vfprintf_r+0x1990>
80007b30:	fa ca f9 78 	sub	r10,sp,-1672
80007b34:	02 9b       	mov	r11,r1
80007b36:	08 9c       	mov	r12,r4
80007b38:	fe b0 f3 30 	rcall	80006198 <__sprint_r>
80007b3c:	e0 81 02 bb 	brne	800080b2 <_vfprintf_r+0x1efe>
80007b40:	fa c3 f9 e0 	sub	r3,sp,-1568
80007b44:	40 66       	lddsp	r6,sp[0x18]
80007b46:	20 16       	sub	r6,1
80007b48:	58 06       	cp.w	r6,0
80007b4a:	e0 89 00 1d 	brgt	80007b84 <_vfprintf_r+0x19d0>
80007b4e:	e0 8f 02 47 	bral	80007fdc <_vfprintf_r+0x1e28>
80007b52:	2f 09       	sub	r9,-16
80007b54:	2f f8       	sub	r8,-1
80007b56:	fb 49 06 90 	st.w	sp[1680],r9
80007b5a:	87 02       	st.w	r3[0x0],r2
80007b5c:	87 10       	st.w	r3[0x4],r0
80007b5e:	fb 48 06 8c 	st.w	sp[1676],r8
80007b62:	58 78       	cp.w	r8,7
80007b64:	e0 89 00 04 	brgt	80007b6c <_vfprintf_r+0x19b8>
80007b68:	2f 83       	sub	r3,-8
80007b6a:	c0 b8       	rjmp	80007b80 <_vfprintf_r+0x19cc>
80007b6c:	fa ca f9 78 	sub	r10,sp,-1672
80007b70:	02 9b       	mov	r11,r1
80007b72:	08 9c       	mov	r12,r4
80007b74:	fe b0 f3 12 	rcall	80006198 <__sprint_r>
80007b78:	e0 81 02 9d 	brne	800080b2 <_vfprintf_r+0x1efe>
80007b7c:	fa c3 f9 e0 	sub	r3,sp,-1568
80007b80:	21 06       	sub	r6,16
80007b82:	c0 48       	rjmp	80007b8a <_vfprintf_r+0x19d6>
80007b84:	fe c2 b6 24 	sub	r2,pc,-18908
80007b88:	31 00       	mov	r0,16
80007b8a:	fa f9 06 90 	ld.w	r9,sp[1680]
80007b8e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007b92:	fe ca b6 32 	sub	r10,pc,-18894
80007b96:	59 06       	cp.w	r6,16
80007b98:	fe 99 ff dd 	brgt	80007b52 <_vfprintf_r+0x199e>
80007b9c:	0c 09       	add	r9,r6
80007b9e:	87 0a       	st.w	r3[0x0],r10
80007ba0:	fb 49 06 90 	st.w	sp[1680],r9
80007ba4:	2f f8       	sub	r8,-1
80007ba6:	87 16       	st.w	r3[0x4],r6
80007ba8:	c5 39       	rjmp	80007e4e <_vfprintf_r+0x1c9a>
80007baa:	fa fa 06 ac 	ld.w	r10,sp[1708]
80007bae:	58 0a       	cp.w	r10,0
80007bb0:	e0 89 00 92 	brgt	80007cd4 <_vfprintf_r+0x1b20>
80007bb4:	fa f8 06 90 	ld.w	r8,sp[1680]
80007bb8:	fe c9 b6 6c 	sub	r9,pc,-18836
80007bbc:	2f f8       	sub	r8,-1
80007bbe:	87 09       	st.w	r3[0x0],r9
80007bc0:	fb 48 06 90 	st.w	sp[1680],r8
80007bc4:	30 19       	mov	r9,1
80007bc6:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007bca:	87 19       	st.w	r3[0x4],r9
80007bcc:	2f f8       	sub	r8,-1
80007bce:	fb 48 06 8c 	st.w	sp[1676],r8
80007bd2:	58 78       	cp.w	r8,7
80007bd4:	e0 89 00 04 	brgt	80007bdc <_vfprintf_r+0x1a28>
80007bd8:	2f 83       	sub	r3,-8
80007bda:	c0 b8       	rjmp	80007bf0 <_vfprintf_r+0x1a3c>
80007bdc:	fa ca f9 78 	sub	r10,sp,-1672
80007be0:	02 9b       	mov	r11,r1
80007be2:	08 9c       	mov	r12,r4
80007be4:	fe b0 f2 da 	rcall	80006198 <__sprint_r>
80007be8:	e0 81 02 65 	brne	800080b2 <_vfprintf_r+0x1efe>
80007bec:	fa c3 f9 e0 	sub	r3,sp,-1568
80007bf0:	fa f8 06 ac 	ld.w	r8,sp[1708]
80007bf4:	58 08       	cp.w	r8,0
80007bf6:	c0 81       	brne	80007c06 <_vfprintf_r+0x1a52>
80007bf8:	40 6a       	lddsp	r10,sp[0x18]
80007bfa:	58 0a       	cp.w	r10,0
80007bfc:	c0 51       	brne	80007c06 <_vfprintf_r+0x1a52>
80007bfe:	ed b5 00 00 	bld	r5,0x0
80007c02:	e0 81 01 ed 	brne	80007fdc <_vfprintf_r+0x1e28>
80007c06:	40 c9       	lddsp	r9,sp[0x30]
80007c08:	fa f8 06 90 	ld.w	r8,sp[1680]
80007c0c:	2f f8       	sub	r8,-1
80007c0e:	87 09       	st.w	r3[0x0],r9
80007c10:	fb 48 06 90 	st.w	sp[1680],r8
80007c14:	30 19       	mov	r9,1
80007c16:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007c1a:	87 19       	st.w	r3[0x4],r9
80007c1c:	2f f8       	sub	r8,-1
80007c1e:	fb 48 06 8c 	st.w	sp[1676],r8
80007c22:	58 78       	cp.w	r8,7
80007c24:	e0 89 00 04 	brgt	80007c2c <_vfprintf_r+0x1a78>
80007c28:	2f 83       	sub	r3,-8
80007c2a:	c0 b8       	rjmp	80007c40 <_vfprintf_r+0x1a8c>
80007c2c:	fa ca f9 78 	sub	r10,sp,-1672
80007c30:	02 9b       	mov	r11,r1
80007c32:	08 9c       	mov	r12,r4
80007c34:	fe b0 f2 b2 	rcall	80006198 <__sprint_r>
80007c38:	e0 81 02 3d 	brne	800080b2 <_vfprintf_r+0x1efe>
80007c3c:	fa c3 f9 e0 	sub	r3,sp,-1568
80007c40:	fa f2 06 ac 	ld.w	r2,sp[1708]
80007c44:	5c 32       	neg	r2
80007c46:	58 02       	cp.w	r2,0
80007c48:	e0 89 00 1d 	brgt	80007c82 <_vfprintf_r+0x1ace>
80007c4c:	c3 d8       	rjmp	80007cc6 <_vfprintf_r+0x1b12>
80007c4e:	2f 09       	sub	r9,-16
80007c50:	2f f8       	sub	r8,-1
80007c52:	31 0e       	mov	lr,16
80007c54:	fb 49 06 90 	st.w	sp[1680],r9
80007c58:	87 00       	st.w	r3[0x0],r0
80007c5a:	87 1e       	st.w	r3[0x4],lr
80007c5c:	fb 48 06 8c 	st.w	sp[1676],r8
80007c60:	58 78       	cp.w	r8,7
80007c62:	e0 89 00 04 	brgt	80007c6a <_vfprintf_r+0x1ab6>
80007c66:	2f 83       	sub	r3,-8
80007c68:	c0 b8       	rjmp	80007c7e <_vfprintf_r+0x1aca>
80007c6a:	fa ca f9 78 	sub	r10,sp,-1672
80007c6e:	02 9b       	mov	r11,r1
80007c70:	08 9c       	mov	r12,r4
80007c72:	fe b0 f2 93 	rcall	80006198 <__sprint_r>
80007c76:	e0 81 02 1e 	brne	800080b2 <_vfprintf_r+0x1efe>
80007c7a:	fa c3 f9 e0 	sub	r3,sp,-1568
80007c7e:	21 02       	sub	r2,16
80007c80:	c0 38       	rjmp	80007c86 <_vfprintf_r+0x1ad2>
80007c82:	fe c0 b7 22 	sub	r0,pc,-18654
80007c86:	fa f9 06 90 	ld.w	r9,sp[1680]
80007c8a:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007c8e:	fe ca b7 2e 	sub	r10,pc,-18642
80007c92:	59 02       	cp.w	r2,16
80007c94:	fe 99 ff dd 	brgt	80007c4e <_vfprintf_r+0x1a9a>
80007c98:	04 09       	add	r9,r2
80007c9a:	2f f8       	sub	r8,-1
80007c9c:	87 0a       	st.w	r3[0x0],r10
80007c9e:	fb 49 06 90 	st.w	sp[1680],r9
80007ca2:	87 12       	st.w	r3[0x4],r2
80007ca4:	fb 48 06 8c 	st.w	sp[1676],r8
80007ca8:	58 78       	cp.w	r8,7
80007caa:	e0 89 00 04 	brgt	80007cb2 <_vfprintf_r+0x1afe>
80007cae:	2f 83       	sub	r3,-8
80007cb0:	c0 b8       	rjmp	80007cc6 <_vfprintf_r+0x1b12>
80007cb2:	fa ca f9 78 	sub	r10,sp,-1672
80007cb6:	02 9b       	mov	r11,r1
80007cb8:	08 9c       	mov	r12,r4
80007cba:	fe b0 f2 6f 	rcall	80006198 <__sprint_r>
80007cbe:	e0 81 01 fa 	brne	800080b2 <_vfprintf_r+0x1efe>
80007cc2:	fa c3 f9 e0 	sub	r3,sp,-1568
80007cc6:	40 6c       	lddsp	r12,sp[0x18]
80007cc8:	fa f8 06 90 	ld.w	r8,sp[1680]
80007ccc:	87 06       	st.w	r3[0x0],r6
80007cce:	87 1c       	st.w	r3[0x4],r12
80007cd0:	18 08       	add	r8,r12
80007cd2:	cb 98       	rjmp	80007e44 <_vfprintf_r+0x1c90>
80007cd4:	fa f9 06 90 	ld.w	r9,sp[1680]
80007cd8:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007cdc:	40 6b       	lddsp	r11,sp[0x18]
80007cde:	16 3a       	cp.w	r10,r11
80007ce0:	c6 f5       	brlt	80007dbe <_vfprintf_r+0x1c0a>
80007ce2:	16 09       	add	r9,r11
80007ce4:	2f f8       	sub	r8,-1
80007ce6:	87 06       	st.w	r3[0x0],r6
80007ce8:	fb 49 06 90 	st.w	sp[1680],r9
80007cec:	87 1b       	st.w	r3[0x4],r11
80007cee:	fb 48 06 8c 	st.w	sp[1676],r8
80007cf2:	58 78       	cp.w	r8,7
80007cf4:	e0 89 00 04 	brgt	80007cfc <_vfprintf_r+0x1b48>
80007cf8:	2f 83       	sub	r3,-8
80007cfa:	c0 b8       	rjmp	80007d10 <_vfprintf_r+0x1b5c>
80007cfc:	fa ca f9 78 	sub	r10,sp,-1672
80007d00:	02 9b       	mov	r11,r1
80007d02:	08 9c       	mov	r12,r4
80007d04:	fe b0 f2 4a 	rcall	80006198 <__sprint_r>
80007d08:	e0 81 01 d5 	brne	800080b2 <_vfprintf_r+0x1efe>
80007d0c:	fa c3 f9 e0 	sub	r3,sp,-1568
80007d10:	fa f6 06 ac 	ld.w	r6,sp[1708]
80007d14:	40 6a       	lddsp	r10,sp[0x18]
80007d16:	14 16       	sub	r6,r10
80007d18:	58 06       	cp.w	r6,0
80007d1a:	e0 89 00 1c 	brgt	80007d52 <_vfprintf_r+0x1b9e>
80007d1e:	c3 d8       	rjmp	80007d98 <_vfprintf_r+0x1be4>
80007d20:	2f 09       	sub	r9,-16
80007d22:	2f f8       	sub	r8,-1
80007d24:	fb 49 06 90 	st.w	sp[1680],r9
80007d28:	87 02       	st.w	r3[0x0],r2
80007d2a:	87 10       	st.w	r3[0x4],r0
80007d2c:	fb 48 06 8c 	st.w	sp[1676],r8
80007d30:	58 78       	cp.w	r8,7
80007d32:	e0 89 00 04 	brgt	80007d3a <_vfprintf_r+0x1b86>
80007d36:	2f 83       	sub	r3,-8
80007d38:	c0 b8       	rjmp	80007d4e <_vfprintf_r+0x1b9a>
80007d3a:	fa ca f9 78 	sub	r10,sp,-1672
80007d3e:	02 9b       	mov	r11,r1
80007d40:	08 9c       	mov	r12,r4
80007d42:	fe b0 f2 2b 	rcall	80006198 <__sprint_r>
80007d46:	e0 81 01 b6 	brne	800080b2 <_vfprintf_r+0x1efe>
80007d4a:	fa c3 f9 e0 	sub	r3,sp,-1568
80007d4e:	21 06       	sub	r6,16
80007d50:	c0 48       	rjmp	80007d58 <_vfprintf_r+0x1ba4>
80007d52:	fe c2 b7 f2 	sub	r2,pc,-18446
80007d56:	31 00       	mov	r0,16
80007d58:	fa f9 06 90 	ld.w	r9,sp[1680]
80007d5c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007d60:	fe ca b8 00 	sub	r10,pc,-18432
80007d64:	59 06       	cp.w	r6,16
80007d66:	fe 99 ff dd 	brgt	80007d20 <_vfprintf_r+0x1b6c>
80007d6a:	0c 09       	add	r9,r6
80007d6c:	2f f8       	sub	r8,-1
80007d6e:	87 0a       	st.w	r3[0x0],r10
80007d70:	fb 49 06 90 	st.w	sp[1680],r9
80007d74:	87 16       	st.w	r3[0x4],r6
80007d76:	fb 48 06 8c 	st.w	sp[1676],r8
80007d7a:	58 78       	cp.w	r8,7
80007d7c:	e0 89 00 04 	brgt	80007d84 <_vfprintf_r+0x1bd0>
80007d80:	2f 83       	sub	r3,-8
80007d82:	c0 b8       	rjmp	80007d98 <_vfprintf_r+0x1be4>
80007d84:	fa ca f9 78 	sub	r10,sp,-1672
80007d88:	02 9b       	mov	r11,r1
80007d8a:	08 9c       	mov	r12,r4
80007d8c:	fe b0 f2 06 	rcall	80006198 <__sprint_r>
80007d90:	e0 81 01 91 	brne	800080b2 <_vfprintf_r+0x1efe>
80007d94:	fa c3 f9 e0 	sub	r3,sp,-1568
80007d98:	ed b5 00 00 	bld	r5,0x0
80007d9c:	e0 81 01 20 	brne	80007fdc <_vfprintf_r+0x1e28>
80007da0:	40 c9       	lddsp	r9,sp[0x30]
80007da2:	fa f8 06 90 	ld.w	r8,sp[1680]
80007da6:	2f f8       	sub	r8,-1
80007da8:	87 09       	st.w	r3[0x0],r9
80007daa:	fb 48 06 90 	st.w	sp[1680],r8
80007dae:	30 19       	mov	r9,1
80007db0:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007db4:	87 19       	st.w	r3[0x4],r9
80007db6:	2f f8       	sub	r8,-1
80007db8:	fb 48 06 8c 	st.w	sp[1676],r8
80007dbc:	c0 29       	rjmp	80007fc0 <_vfprintf_r+0x1e0c>
80007dbe:	14 09       	add	r9,r10
80007dc0:	2f f8       	sub	r8,-1
80007dc2:	fb 49 06 90 	st.w	sp[1680],r9
80007dc6:	87 06       	st.w	r3[0x0],r6
80007dc8:	87 1a       	st.w	r3[0x4],r10
80007dca:	fb 48 06 8c 	st.w	sp[1676],r8
80007dce:	58 78       	cp.w	r8,7
80007dd0:	e0 89 00 04 	brgt	80007dd8 <_vfprintf_r+0x1c24>
80007dd4:	2f 83       	sub	r3,-8
80007dd6:	c0 b8       	rjmp	80007dec <_vfprintf_r+0x1c38>
80007dd8:	fa ca f9 78 	sub	r10,sp,-1672
80007ddc:	02 9b       	mov	r11,r1
80007dde:	08 9c       	mov	r12,r4
80007de0:	fe b0 f1 dc 	rcall	80006198 <__sprint_r>
80007de4:	e0 81 01 67 	brne	800080b2 <_vfprintf_r+0x1efe>
80007de8:	fa c3 f9 e0 	sub	r3,sp,-1568
80007dec:	40 c8       	lddsp	r8,sp[0x30]
80007dee:	87 08       	st.w	r3[0x0],r8
80007df0:	fa f8 06 90 	ld.w	r8,sp[1680]
80007df4:	2f f8       	sub	r8,-1
80007df6:	30 19       	mov	r9,1
80007df8:	fb 48 06 90 	st.w	sp[1680],r8
80007dfc:	87 19       	st.w	r3[0x4],r9
80007dfe:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007e02:	2f f8       	sub	r8,-1
80007e04:	fb 48 06 8c 	st.w	sp[1676],r8
80007e08:	fa f2 06 ac 	ld.w	r2,sp[1708]
80007e0c:	58 78       	cp.w	r8,7
80007e0e:	e0 89 00 04 	brgt	80007e16 <_vfprintf_r+0x1c62>
80007e12:	2f 83       	sub	r3,-8
80007e14:	c0 b8       	rjmp	80007e2a <_vfprintf_r+0x1c76>
80007e16:	fa ca f9 78 	sub	r10,sp,-1672
80007e1a:	02 9b       	mov	r11,r1
80007e1c:	08 9c       	mov	r12,r4
80007e1e:	fe b0 f1 bd 	rcall	80006198 <__sprint_r>
80007e22:	e0 81 01 48 	brne	800080b2 <_vfprintf_r+0x1efe>
80007e26:	fa c3 f9 e0 	sub	r3,sp,-1568
80007e2a:	04 06       	add	r6,r2
80007e2c:	fa f8 06 ac 	ld.w	r8,sp[1708]
80007e30:	87 06       	st.w	r3[0x0],r6
80007e32:	fa f9 06 90 	ld.w	r9,sp[1680]
80007e36:	40 66       	lddsp	r6,sp[0x18]
80007e38:	40 6e       	lddsp	lr,sp[0x18]
80007e3a:	10 16       	sub	r6,r8
80007e3c:	f2 08 01 08 	sub	r8,r9,r8
80007e40:	87 16       	st.w	r3[0x4],r6
80007e42:	1c 08       	add	r8,lr
80007e44:	fb 48 06 90 	st.w	sp[1680],r8
80007e48:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007e4c:	2f f8       	sub	r8,-1
80007e4e:	fb 48 06 8c 	st.w	sp[1676],r8
80007e52:	cb 78       	rjmp	80007fc0 <_vfprintf_r+0x1e0c>
80007e54:	40 6c       	lddsp	r12,sp[0x18]
80007e56:	58 1c       	cp.w	r12,1
80007e58:	e0 89 00 06 	brgt	80007e64 <_vfprintf_r+0x1cb0>
80007e5c:	ed b5 00 00 	bld	r5,0x0
80007e60:	e0 81 00 85 	brne	80007f6a <_vfprintf_r+0x1db6>
80007e64:	fa f8 06 90 	ld.w	r8,sp[1680]
80007e68:	2f f8       	sub	r8,-1
80007e6a:	30 19       	mov	r9,1
80007e6c:	fb 48 06 90 	st.w	sp[1680],r8
80007e70:	87 06       	st.w	r3[0x0],r6
80007e72:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007e76:	87 19       	st.w	r3[0x4],r9
80007e78:	2f f8       	sub	r8,-1
80007e7a:	fb 48 06 8c 	st.w	sp[1676],r8
80007e7e:	58 78       	cp.w	r8,7
80007e80:	e0 89 00 04 	brgt	80007e88 <_vfprintf_r+0x1cd4>
80007e84:	2f 83       	sub	r3,-8
80007e86:	c0 b8       	rjmp	80007e9c <_vfprintf_r+0x1ce8>
80007e88:	fa ca f9 78 	sub	r10,sp,-1672
80007e8c:	02 9b       	mov	r11,r1
80007e8e:	08 9c       	mov	r12,r4
80007e90:	fe b0 f1 84 	rcall	80006198 <__sprint_r>
80007e94:	e0 81 01 0f 	brne	800080b2 <_vfprintf_r+0x1efe>
80007e98:	fa c3 f9 e0 	sub	r3,sp,-1568
80007e9c:	fa f8 06 90 	ld.w	r8,sp[1680]
80007ea0:	2f f8       	sub	r8,-1
80007ea2:	40 cb       	lddsp	r11,sp[0x30]
80007ea4:	fb 48 06 90 	st.w	sp[1680],r8
80007ea8:	30 19       	mov	r9,1
80007eaa:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007eae:	87 0b       	st.w	r3[0x0],r11
80007eb0:	2f f8       	sub	r8,-1
80007eb2:	87 19       	st.w	r3[0x4],r9
80007eb4:	fb 48 06 8c 	st.w	sp[1676],r8
80007eb8:	58 78       	cp.w	r8,7
80007eba:	e0 89 00 05 	brgt	80007ec4 <_vfprintf_r+0x1d10>
80007ebe:	2f 83       	sub	r3,-8
80007ec0:	c0 c8       	rjmp	80007ed8 <_vfprintf_r+0x1d24>
80007ec2:	d7 03       	nop
80007ec4:	fa ca f9 78 	sub	r10,sp,-1672
80007ec8:	02 9b       	mov	r11,r1
80007eca:	08 9c       	mov	r12,r4
80007ecc:	fe b0 f1 66 	rcall	80006198 <__sprint_r>
80007ed0:	e0 81 00 f1 	brne	800080b2 <_vfprintf_r+0x1efe>
80007ed4:	fa c3 f9 e0 	sub	r3,sp,-1568
80007ed8:	30 08       	mov	r8,0
80007eda:	30 09       	mov	r9,0
80007edc:	40 5b       	lddsp	r11,sp[0x14]
80007ede:	40 7a       	lddsp	r10,sp[0x1c]
80007ee0:	e0 a0 14 72 	rcall	8000a7c4 <__avr32_f64_cmp_eq>
80007ee4:	40 68       	lddsp	r8,sp[0x18]
80007ee6:	20 18       	sub	r8,1
80007ee8:	58 0c       	cp.w	r12,0
80007eea:	c0 d1       	brne	80007f04 <_vfprintf_r+0x1d50>
80007eec:	2f f6       	sub	r6,-1
80007eee:	87 18       	st.w	r3[0x4],r8
80007ef0:	87 06       	st.w	r3[0x0],r6
80007ef2:	fa f6 06 90 	ld.w	r6,sp[1680]
80007ef6:	10 06       	add	r6,r8
80007ef8:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007efc:	fb 46 06 90 	st.w	sp[1680],r6
80007f00:	2f f8       	sub	r8,-1
80007f02:	c3 18       	rjmp	80007f64 <_vfprintf_r+0x1db0>
80007f04:	10 96       	mov	r6,r8
80007f06:	58 08       	cp.w	r8,0
80007f08:	e0 89 00 1c 	brgt	80007f40 <_vfprintf_r+0x1d8c>
80007f0c:	c4 b8       	rjmp	80007fa2 <_vfprintf_r+0x1dee>
80007f0e:	2f 09       	sub	r9,-16
80007f10:	2f f8       	sub	r8,-1
80007f12:	fb 49 06 90 	st.w	sp[1680],r9
80007f16:	87 02       	st.w	r3[0x0],r2
80007f18:	87 10       	st.w	r3[0x4],r0
80007f1a:	fb 48 06 8c 	st.w	sp[1676],r8
80007f1e:	58 78       	cp.w	r8,7
80007f20:	e0 89 00 04 	brgt	80007f28 <_vfprintf_r+0x1d74>
80007f24:	2f 83       	sub	r3,-8
80007f26:	c0 b8       	rjmp	80007f3c <_vfprintf_r+0x1d88>
80007f28:	fa ca f9 78 	sub	r10,sp,-1672
80007f2c:	02 9b       	mov	r11,r1
80007f2e:	08 9c       	mov	r12,r4
80007f30:	fe b0 f1 34 	rcall	80006198 <__sprint_r>
80007f34:	e0 81 00 bf 	brne	800080b2 <_vfprintf_r+0x1efe>
80007f38:	fa c3 f9 e0 	sub	r3,sp,-1568
80007f3c:	21 06       	sub	r6,16
80007f3e:	c0 48       	rjmp	80007f46 <_vfprintf_r+0x1d92>
80007f40:	fe c2 b9 e0 	sub	r2,pc,-17952
80007f44:	31 00       	mov	r0,16
80007f46:	fa f9 06 90 	ld.w	r9,sp[1680]
80007f4a:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007f4e:	fe ca b9 ee 	sub	r10,pc,-17938
80007f52:	59 06       	cp.w	r6,16
80007f54:	fe 99 ff dd 	brgt	80007f0e <_vfprintf_r+0x1d5a>
80007f58:	0c 09       	add	r9,r6
80007f5a:	87 0a       	st.w	r3[0x0],r10
80007f5c:	fb 49 06 90 	st.w	sp[1680],r9
80007f60:	2f f8       	sub	r8,-1
80007f62:	87 16       	st.w	r3[0x4],r6
80007f64:	fb 48 06 8c 	st.w	sp[1676],r8
80007f68:	c0 e8       	rjmp	80007f84 <_vfprintf_r+0x1dd0>
80007f6a:	fa f8 06 90 	ld.w	r8,sp[1680]
80007f6e:	2f f8       	sub	r8,-1
80007f70:	30 19       	mov	r9,1
80007f72:	fb 48 06 90 	st.w	sp[1680],r8
80007f76:	87 06       	st.w	r3[0x0],r6
80007f78:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007f7c:	87 19       	st.w	r3[0x4],r9
80007f7e:	2f f8       	sub	r8,-1
80007f80:	fb 48 06 8c 	st.w	sp[1676],r8
80007f84:	58 78       	cp.w	r8,7
80007f86:	e0 89 00 04 	brgt	80007f8e <_vfprintf_r+0x1dda>
80007f8a:	2f 83       	sub	r3,-8
80007f8c:	c0 b8       	rjmp	80007fa2 <_vfprintf_r+0x1dee>
80007f8e:	fa ca f9 78 	sub	r10,sp,-1672
80007f92:	02 9b       	mov	r11,r1
80007f94:	08 9c       	mov	r12,r4
80007f96:	fe b0 f1 01 	rcall	80006198 <__sprint_r>
80007f9a:	e0 81 00 8c 	brne	800080b2 <_vfprintf_r+0x1efe>
80007f9e:	fa c3 f9 e0 	sub	r3,sp,-1568
80007fa2:	40 ea       	lddsp	r10,sp[0x38]
80007fa4:	fa f8 06 90 	ld.w	r8,sp[1680]
80007fa8:	14 08       	add	r8,r10
80007faa:	fa c9 f9 64 	sub	r9,sp,-1692
80007fae:	fb 48 06 90 	st.w	sp[1680],r8
80007fb2:	87 1a       	st.w	r3[0x4],r10
80007fb4:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007fb8:	87 09       	st.w	r3[0x0],r9
80007fba:	2f f8       	sub	r8,-1
80007fbc:	fb 48 06 8c 	st.w	sp[1676],r8
80007fc0:	58 78       	cp.w	r8,7
80007fc2:	e0 89 00 04 	brgt	80007fca <_vfprintf_r+0x1e16>
80007fc6:	2f 83       	sub	r3,-8
80007fc8:	c0 a8       	rjmp	80007fdc <_vfprintf_r+0x1e28>
80007fca:	fa ca f9 78 	sub	r10,sp,-1672
80007fce:	02 9b       	mov	r11,r1
80007fd0:	08 9c       	mov	r12,r4
80007fd2:	fe b0 f0 e3 	rcall	80006198 <__sprint_r>
80007fd6:	c6 e1       	brne	800080b2 <_vfprintf_r+0x1efe>
80007fd8:	fa c3 f9 e0 	sub	r3,sp,-1568
80007fdc:	e2 15 00 04 	andl	r5,0x4,COH
80007fe0:	c3 f0       	breq	8000805e <_vfprintf_r+0x1eaa>
80007fe2:	40 86       	lddsp	r6,sp[0x20]
80007fe4:	40 39       	lddsp	r9,sp[0xc]
80007fe6:	12 16       	sub	r6,r9
80007fe8:	58 06       	cp.w	r6,0
80007fea:	e0 89 00 1a 	brgt	8000801e <_vfprintf_r+0x1e6a>
80007fee:	c3 88       	rjmp	8000805e <_vfprintf_r+0x1eaa>
80007ff0:	2f 09       	sub	r9,-16
80007ff2:	2f f8       	sub	r8,-1
80007ff4:	fb 49 06 90 	st.w	sp[1680],r9
80007ff8:	87 05       	st.w	r3[0x0],r5
80007ffa:	87 12       	st.w	r3[0x4],r2
80007ffc:	fb 48 06 8c 	st.w	sp[1676],r8
80008000:	58 78       	cp.w	r8,7
80008002:	e0 89 00 04 	brgt	8000800a <_vfprintf_r+0x1e56>
80008006:	2f 83       	sub	r3,-8
80008008:	c0 98       	rjmp	8000801a <_vfprintf_r+0x1e66>
8000800a:	00 9a       	mov	r10,r0
8000800c:	02 9b       	mov	r11,r1
8000800e:	08 9c       	mov	r12,r4
80008010:	fe b0 f0 c4 	rcall	80006198 <__sprint_r>
80008014:	c4 f1       	brne	800080b2 <_vfprintf_r+0x1efe>
80008016:	fa c3 f9 e0 	sub	r3,sp,-1568
8000801a:	21 06       	sub	r6,16
8000801c:	c0 68       	rjmp	80008028 <_vfprintf_r+0x1e74>
8000801e:	fe c5 ba ce 	sub	r5,pc,-17714
80008022:	31 02       	mov	r2,16
80008024:	fa c0 f9 78 	sub	r0,sp,-1672
80008028:	fa f9 06 90 	ld.w	r9,sp[1680]
8000802c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80008030:	fe ca ba e0 	sub	r10,pc,-17696
80008034:	59 06       	cp.w	r6,16
80008036:	fe 99 ff dd 	brgt	80007ff0 <_vfprintf_r+0x1e3c>
8000803a:	0c 09       	add	r9,r6
8000803c:	2f f8       	sub	r8,-1
8000803e:	87 0a       	st.w	r3[0x0],r10
80008040:	87 16       	st.w	r3[0x4],r6
80008042:	fb 49 06 90 	st.w	sp[1680],r9
80008046:	fb 48 06 8c 	st.w	sp[1676],r8
8000804a:	58 78       	cp.w	r8,7
8000804c:	e0 8a 00 09 	brle	8000805e <_vfprintf_r+0x1eaa>
80008050:	fa ca f9 78 	sub	r10,sp,-1672
80008054:	02 9b       	mov	r11,r1
80008056:	08 9c       	mov	r12,r4
80008058:	fe b0 f0 a0 	rcall	80006198 <__sprint_r>
8000805c:	c2 b1       	brne	800080b2 <_vfprintf_r+0x1efe>
8000805e:	40 bc       	lddsp	r12,sp[0x2c]
80008060:	40 36       	lddsp	r6,sp[0xc]
80008062:	40 8e       	lddsp	lr,sp[0x20]
80008064:	ec 0e 0c 48 	max	r8,r6,lr
80008068:	10 0c       	add	r12,r8
8000806a:	50 bc       	stdsp	sp[0x2c],r12
8000806c:	fa f8 06 90 	ld.w	r8,sp[1680]
80008070:	58 08       	cp.w	r8,0
80008072:	c0 80       	breq	80008082 <_vfprintf_r+0x1ece>
80008074:	fa ca f9 78 	sub	r10,sp,-1672
80008078:	02 9b       	mov	r11,r1
8000807a:	08 9c       	mov	r12,r4
8000807c:	fe b0 f0 8e 	rcall	80006198 <__sprint_r>
80008080:	c1 91       	brne	800080b2 <_vfprintf_r+0x1efe>
80008082:	30 0b       	mov	r11,0
80008084:	fa c3 f9 e0 	sub	r3,sp,-1568
80008088:	fb 4b 06 8c 	st.w	sp[1676],r11
8000808c:	fe 9f f1 22 	bral	800062d0 <_vfprintf_r+0x11c>
80008090:	08 95       	mov	r5,r4
80008092:	fa f8 06 90 	ld.w	r8,sp[1680]
80008096:	58 08       	cp.w	r8,0
80008098:	c0 80       	breq	800080a8 <_vfprintf_r+0x1ef4>
8000809a:	08 9c       	mov	r12,r4
8000809c:	fa ca f9 78 	sub	r10,sp,-1672
800080a0:	02 9b       	mov	r11,r1
800080a2:	fe b0 f0 7b 	rcall	80006198 <__sprint_r>
800080a6:	c0 61       	brne	800080b2 <_vfprintf_r+0x1efe>
800080a8:	30 08       	mov	r8,0
800080aa:	fb 48 06 8c 	st.w	sp[1676],r8
800080ae:	c0 28       	rjmp	800080b2 <_vfprintf_r+0x1efe>
800080b0:	40 41       	lddsp	r1,sp[0x10]
800080b2:	82 68       	ld.sh	r8,r1[0xc]
800080b4:	ed b8 00 06 	bld	r8,0x6
800080b8:	c0 31       	brne	800080be <_vfprintf_r+0x1f0a>
800080ba:	3f fa       	mov	r10,-1
800080bc:	50 ba       	stdsp	sp[0x2c],r10
800080be:	40 bc       	lddsp	r12,sp[0x2c]
800080c0:	fe 3d f9 44 	sub	sp,-1724
800080c4:	d8 32       	popm	r0-r7,pc
800080c6:	d7 03       	nop

800080c8 <__swsetup_r>:
800080c8:	d4 21       	pushm	r4-r7,lr
800080ca:	e0 68 01 24 	mov	r8,292
800080ce:	18 96       	mov	r6,r12
800080d0:	16 97       	mov	r7,r11
800080d2:	70 0c       	ld.w	r12,r8[0x0]
800080d4:	58 0c       	cp.w	r12,0
800080d6:	c0 60       	breq	800080e2 <__swsetup_r+0x1a>
800080d8:	78 68       	ld.w	r8,r12[0x18]
800080da:	58 08       	cp.w	r8,0
800080dc:	c0 31       	brne	800080e2 <__swsetup_r+0x1a>
800080de:	e0 a0 07 b9 	rcall	80009050 <__sinit>
800080e2:	fe c8 ba 62 	sub	r8,pc,-17822
800080e6:	10 37       	cp.w	r7,r8
800080e8:	c0 61       	brne	800080f4 <__swsetup_r+0x2c>
800080ea:	e0 68 01 24 	mov	r8,292
800080ee:	70 08       	ld.w	r8,r8[0x0]
800080f0:	70 07       	ld.w	r7,r8[0x0]
800080f2:	c1 28       	rjmp	80008116 <__swsetup_r+0x4e>
800080f4:	fe c8 ba 54 	sub	r8,pc,-17836
800080f8:	10 37       	cp.w	r7,r8
800080fa:	c0 61       	brne	80008106 <__swsetup_r+0x3e>
800080fc:	e0 68 01 24 	mov	r8,292
80008100:	70 08       	ld.w	r8,r8[0x0]
80008102:	70 17       	ld.w	r7,r8[0x4]
80008104:	c0 98       	rjmp	80008116 <__swsetup_r+0x4e>
80008106:	fe c8 ba 46 	sub	r8,pc,-17850
8000810a:	10 37       	cp.w	r7,r8
8000810c:	c0 51       	brne	80008116 <__swsetup_r+0x4e>
8000810e:	e0 68 01 24 	mov	r8,292
80008112:	70 08       	ld.w	r8,r8[0x0]
80008114:	70 27       	ld.w	r7,r8[0x8]
80008116:	8e 68       	ld.sh	r8,r7[0xc]
80008118:	ed b8 00 03 	bld	r8,0x3
8000811c:	c1 e0       	breq	80008158 <__swsetup_r+0x90>
8000811e:	ed b8 00 04 	bld	r8,0x4
80008122:	c3 e1       	brne	8000819e <__swsetup_r+0xd6>
80008124:	ed b8 00 02 	bld	r8,0x2
80008128:	c1 51       	brne	80008152 <__swsetup_r+0x8a>
8000812a:	6e db       	ld.w	r11,r7[0x34]
8000812c:	58 0b       	cp.w	r11,0
8000812e:	c0 a0       	breq	80008142 <__swsetup_r+0x7a>
80008130:	ee c8 ff bc 	sub	r8,r7,-68
80008134:	10 3b       	cp.w	r11,r8
80008136:	c0 40       	breq	8000813e <__swsetup_r+0x76>
80008138:	0c 9c       	mov	r12,r6
8000813a:	e0 a0 08 25 	rcall	80009184 <_free_r>
8000813e:	30 08       	mov	r8,0
80008140:	8f d8       	st.w	r7[0x34],r8
80008142:	8e 68       	ld.sh	r8,r7[0xc]
80008144:	e0 18 ff db 	andl	r8,0xffdb
80008148:	ae 68       	st.h	r7[0xc],r8
8000814a:	30 08       	mov	r8,0
8000814c:	8f 18       	st.w	r7[0x4],r8
8000814e:	6e 48       	ld.w	r8,r7[0x10]
80008150:	8f 08       	st.w	r7[0x0],r8
80008152:	8e 68       	ld.sh	r8,r7[0xc]
80008154:	a3 b8       	sbr	r8,0x3
80008156:	ae 68       	st.h	r7[0xc],r8
80008158:	6e 48       	ld.w	r8,r7[0x10]
8000815a:	58 08       	cp.w	r8,0
8000815c:	c0 b1       	brne	80008172 <__swsetup_r+0xaa>
8000815e:	8e 68       	ld.sh	r8,r7[0xc]
80008160:	e2 18 02 80 	andl	r8,0x280,COH
80008164:	e0 48 02 00 	cp.w	r8,512
80008168:	c0 50       	breq	80008172 <__swsetup_r+0xaa>
8000816a:	0c 9c       	mov	r12,r6
8000816c:	0e 9b       	mov	r11,r7
8000816e:	e0 a0 0a 4b 	rcall	80009604 <__smakebuf_r>
80008172:	8e 69       	ld.sh	r9,r7[0xc]
80008174:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
80008178:	c0 70       	breq	80008186 <__swsetup_r+0xbe>
8000817a:	30 08       	mov	r8,0
8000817c:	8f 28       	st.w	r7[0x8],r8
8000817e:	6e 58       	ld.w	r8,r7[0x14]
80008180:	5c 38       	neg	r8
80008182:	8f 68       	st.w	r7[0x18],r8
80008184:	c0 68       	rjmp	80008190 <__swsetup_r+0xc8>
80008186:	ed b9 00 01 	bld	r9,0x1
8000818a:	ef f8 10 05 	ld.wne	r8,r7[0x14]
8000818e:	8f 28       	st.w	r7[0x8],r8
80008190:	6e 48       	ld.w	r8,r7[0x10]
80008192:	58 08       	cp.w	r8,0
80008194:	c0 61       	brne	800081a0 <__swsetup_r+0xd8>
80008196:	8e 68       	ld.sh	r8,r7[0xc]
80008198:	ed b8 00 07 	bld	r8,0x7
8000819c:	c0 21       	brne	800081a0 <__swsetup_r+0xd8>
8000819e:	dc 2a       	popm	r4-r7,pc,r12=-1
800081a0:	d8 2a       	popm	r4-r7,pc,r12=0
800081a2:	d7 03       	nop

800081a4 <quorem>:
800081a4:	d4 31       	pushm	r0-r7,lr
800081a6:	20 2d       	sub	sp,8
800081a8:	18 97       	mov	r7,r12
800081aa:	78 48       	ld.w	r8,r12[0x10]
800081ac:	76 46       	ld.w	r6,r11[0x10]
800081ae:	0c 38       	cp.w	r8,r6
800081b0:	c0 34       	brge	800081b6 <quorem+0x12>
800081b2:	30 0c       	mov	r12,0
800081b4:	c8 58       	rjmp	800082be <quorem+0x11a>
800081b6:	ec c2 ff fc 	sub	r2,r6,-4
800081ba:	f6 c3 ff ec 	sub	r3,r11,-20
800081be:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
800081c2:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
800081c6:	2f f9       	sub	r9,-1
800081c8:	20 16       	sub	r6,1
800081ca:	f8 09 0d 08 	divu	r8,r12,r9
800081ce:	f6 02 00 22 	add	r2,r11,r2<<0x2
800081d2:	ee c4 ff ec 	sub	r4,r7,-20
800081d6:	10 95       	mov	r5,r8
800081d8:	58 08       	cp.w	r8,0
800081da:	c4 10       	breq	8000825c <quorem+0xb8>
800081dc:	30 09       	mov	r9,0
800081de:	06 9a       	mov	r10,r3
800081e0:	08 98       	mov	r8,r4
800081e2:	12 91       	mov	r1,r9
800081e4:	50 0b       	stdsp	sp[0x0],r11
800081e6:	70 0e       	ld.w	lr,r8[0x0]
800081e8:	b1 8e       	lsr	lr,0x10
800081ea:	50 1e       	stdsp	sp[0x4],lr
800081ec:	15 0e       	ld.w	lr,r10++
800081ee:	fc 00 16 10 	lsr	r0,lr,0x10
800081f2:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
800081f6:	ea 0e 03 41 	mac	r1,r5,lr
800081fa:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
800081fe:	b1 81       	lsr	r1,0x10
80008200:	40 1b       	lddsp	r11,sp[0x4]
80008202:	ea 00 02 40 	mul	r0,r5,r0
80008206:	e2 00 00 00 	add	r0,r1,r0
8000820a:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
8000820e:	02 1b       	sub	r11,r1
80008210:	50 1b       	stdsp	sp[0x4],r11
80008212:	70 0b       	ld.w	r11,r8[0x0]
80008214:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
80008218:	02 09       	add	r9,r1
8000821a:	f2 0e 01 0e 	sub	lr,r9,lr
8000821e:	b0 1e       	st.h	r8[0x2],lr
80008220:	fc 09 14 10 	asr	r9,lr,0x10
80008224:	40 1e       	lddsp	lr,sp[0x4]
80008226:	fc 09 00 09 	add	r9,lr,r9
8000822a:	b0 09       	st.h	r8[0x0],r9
8000822c:	e0 01 16 10 	lsr	r1,r0,0x10
80008230:	2f c8       	sub	r8,-4
80008232:	b1 49       	asr	r9,0x10
80008234:	04 3a       	cp.w	r10,r2
80008236:	fe 98 ff d8 	brls	800081e6 <quorem+0x42>
8000823a:	40 0b       	lddsp	r11,sp[0x0]
8000823c:	58 0c       	cp.w	r12,0
8000823e:	c0 f1       	brne	8000825c <quorem+0xb8>
80008240:	ec c8 ff fb 	sub	r8,r6,-5
80008244:	ee 08 00 28 	add	r8,r7,r8<<0x2
80008248:	c0 28       	rjmp	8000824c <quorem+0xa8>
8000824a:	20 16       	sub	r6,1
8000824c:	20 48       	sub	r8,4
8000824e:	08 38       	cp.w	r8,r4
80008250:	e0 88 00 05 	brls	8000825a <quorem+0xb6>
80008254:	70 09       	ld.w	r9,r8[0x0]
80008256:	58 09       	cp.w	r9,0
80008258:	cf 90       	breq	8000824a <quorem+0xa6>
8000825a:	8f 46       	st.w	r7[0x10],r6
8000825c:	0e 9c       	mov	r12,r7
8000825e:	e0 a0 0c fb 	rcall	80009c54 <__mcmp>
80008262:	c2 d5       	brlt	800082bc <quorem+0x118>
80008264:	2f f5       	sub	r5,-1
80008266:	08 98       	mov	r8,r4
80008268:	30 09       	mov	r9,0
8000826a:	07 0b       	ld.w	r11,r3++
8000826c:	f6 0a 16 10 	lsr	r10,r11,0x10
80008270:	70 0c       	ld.w	r12,r8[0x0]
80008272:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80008276:	f8 0e 16 10 	lsr	lr,r12,0x10
8000827a:	14 1e       	sub	lr,r10
8000827c:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80008280:	16 1a       	sub	r10,r11
80008282:	12 0a       	add	r10,r9
80008284:	b0 1a       	st.h	r8[0x2],r10
80008286:	b1 4a       	asr	r10,0x10
80008288:	fc 0a 00 09 	add	r9,lr,r10
8000828c:	b0 09       	st.h	r8[0x0],r9
8000828e:	2f c8       	sub	r8,-4
80008290:	b1 49       	asr	r9,0x10
80008292:	04 33       	cp.w	r3,r2
80008294:	fe 98 ff eb 	brls	8000826a <quorem+0xc6>
80008298:	ec c8 ff fb 	sub	r8,r6,-5
8000829c:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
800082a0:	58 09       	cp.w	r9,0
800082a2:	c0 d1       	brne	800082bc <quorem+0x118>
800082a4:	ee 08 00 28 	add	r8,r7,r8<<0x2
800082a8:	c0 28       	rjmp	800082ac <quorem+0x108>
800082aa:	20 16       	sub	r6,1
800082ac:	20 48       	sub	r8,4
800082ae:	08 38       	cp.w	r8,r4
800082b0:	e0 88 00 05 	brls	800082ba <quorem+0x116>
800082b4:	70 09       	ld.w	r9,r8[0x0]
800082b6:	58 09       	cp.w	r9,0
800082b8:	cf 90       	breq	800082aa <quorem+0x106>
800082ba:	8f 46       	st.w	r7[0x10],r6
800082bc:	0a 9c       	mov	r12,r5
800082be:	2f ed       	sub	sp,-8
800082c0:	d8 32       	popm	r0-r7,pc
800082c2:	d7 03       	nop

800082c4 <_dtoa_r>:
800082c4:	d4 31       	pushm	r0-r7,lr
800082c6:	21 ad       	sub	sp,104
800082c8:	fa c4 ff 74 	sub	r4,sp,-140
800082cc:	18 97       	mov	r7,r12
800082ce:	16 95       	mov	r5,r11
800082d0:	68 2c       	ld.w	r12,r4[0x8]
800082d2:	50 c9       	stdsp	sp[0x30],r9
800082d4:	68 16       	ld.w	r6,r4[0x4]
800082d6:	68 09       	ld.w	r9,r4[0x0]
800082d8:	50 e8       	stdsp	sp[0x38],r8
800082da:	14 94       	mov	r4,r10
800082dc:	51 2c       	stdsp	sp[0x48],r12
800082de:	fa e5 00 08 	st.d	sp[8],r4
800082e2:	51 59       	stdsp	sp[0x54],r9
800082e4:	6e 95       	ld.w	r5,r7[0x24]
800082e6:	58 05       	cp.w	r5,0
800082e8:	c0 91       	brne	800082fa <_dtoa_r+0x36>
800082ea:	31 0c       	mov	r12,16
800082ec:	e0 a0 09 ea 	rcall	800096c0 <malloc>
800082f0:	99 35       	st.w	r12[0xc],r5
800082f2:	8f 9c       	st.w	r7[0x24],r12
800082f4:	99 15       	st.w	r12[0x4],r5
800082f6:	99 25       	st.w	r12[0x8],r5
800082f8:	99 05       	st.w	r12[0x0],r5
800082fa:	6e 99       	ld.w	r9,r7[0x24]
800082fc:	72 08       	ld.w	r8,r9[0x0]
800082fe:	58 08       	cp.w	r8,0
80008300:	c0 f0       	breq	8000831e <_dtoa_r+0x5a>
80008302:	72 1a       	ld.w	r10,r9[0x4]
80008304:	91 1a       	st.w	r8[0x4],r10
80008306:	30 1a       	mov	r10,1
80008308:	72 19       	ld.w	r9,r9[0x4]
8000830a:	f4 09 09 49 	lsl	r9,r10,r9
8000830e:	10 9b       	mov	r11,r8
80008310:	91 29       	st.w	r8[0x8],r9
80008312:	0e 9c       	mov	r12,r7
80008314:	e0 a0 0c ba 	rcall	80009c88 <_Bfree>
80008318:	6e 98       	ld.w	r8,r7[0x24]
8000831a:	30 09       	mov	r9,0
8000831c:	91 09       	st.w	r8[0x0],r9
8000831e:	40 28       	lddsp	r8,sp[0x8]
80008320:	10 94       	mov	r4,r8
80008322:	58 08       	cp.w	r8,0
80008324:	c0 64       	brge	80008330 <_dtoa_r+0x6c>
80008326:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
8000832a:	50 28       	stdsp	sp[0x8],r8
8000832c:	30 18       	mov	r8,1
8000832e:	c0 28       	rjmp	80008332 <_dtoa_r+0x6e>
80008330:	30 08       	mov	r8,0
80008332:	8d 08       	st.w	r6[0x0],r8
80008334:	fc 1c 7f f0 	movh	r12,0x7ff0
80008338:	40 26       	lddsp	r6,sp[0x8]
8000833a:	0c 98       	mov	r8,r6
8000833c:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80008340:	18 38       	cp.w	r8,r12
80008342:	c2 01       	brne	80008382 <_dtoa_r+0xbe>
80008344:	e0 68 27 0f 	mov	r8,9999
80008348:	41 5b       	lddsp	r11,sp[0x54]
8000834a:	97 08       	st.w	r11[0x0],r8
8000834c:	40 3a       	lddsp	r10,sp[0xc]
8000834e:	58 0a       	cp.w	r10,0
80008350:	c0 71       	brne	8000835e <_dtoa_r+0x9a>
80008352:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
80008356:	c0 41       	brne	8000835e <_dtoa_r+0x9a>
80008358:	fe cc bc e8 	sub	r12,pc,-17176
8000835c:	c0 38       	rjmp	80008362 <_dtoa_r+0x9e>
8000835e:	fe cc bc e2 	sub	r12,pc,-17182
80008362:	41 29       	lddsp	r9,sp[0x48]
80008364:	58 09       	cp.w	r9,0
80008366:	e0 80 05 9a 	breq	80008e9a <_dtoa_r+0xbd6>
8000836a:	f8 c8 ff fd 	sub	r8,r12,-3
8000836e:	f8 c9 ff f8 	sub	r9,r12,-8
80008372:	11 8b       	ld.ub	r11,r8[0x0]
80008374:	30 0a       	mov	r10,0
80008376:	41 25       	lddsp	r5,sp[0x48]
80008378:	f4 0b 18 00 	cp.b	r11,r10
8000837c:	f2 08 17 10 	movne	r8,r9
80008380:	c1 68       	rjmp	800083ac <_dtoa_r+0xe8>
80008382:	fa ea 00 08 	ld.d	r10,sp[8]
80008386:	30 08       	mov	r8,0
80008388:	fa eb 00 3c 	st.d	sp[60],r10
8000838c:	30 09       	mov	r9,0
8000838e:	e0 a0 12 1b 	rcall	8000a7c4 <__avr32_f64_cmp_eq>
80008392:	c1 00       	breq	800083b2 <_dtoa_r+0xee>
80008394:	30 18       	mov	r8,1
80008396:	41 5a       	lddsp	r10,sp[0x54]
80008398:	95 08       	st.w	r10[0x0],r8
8000839a:	fe cc be 4e 	sub	r12,pc,-16818
8000839e:	41 29       	lddsp	r9,sp[0x48]
800083a0:	f8 08 00 08 	add	r8,r12,r8
800083a4:	58 09       	cp.w	r9,0
800083a6:	e0 80 05 7a 	breq	80008e9a <_dtoa_r+0xbd6>
800083aa:	12 95       	mov	r5,r9
800083ac:	8b 08       	st.w	r5[0x0],r8
800083ae:	e0 8f 05 76 	bral	80008e9a <_dtoa_r+0xbd6>
800083b2:	fa c8 ff 9c 	sub	r8,sp,-100
800083b6:	fa c9 ff a0 	sub	r9,sp,-96
800083ba:	fa ea 00 3c 	ld.d	r10,sp[60]
800083be:	0e 9c       	mov	r12,r7
800083c0:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
800083c4:	e0 a0 0c b4 	rcall	80009d2c <__d2b>
800083c8:	18 93       	mov	r3,r12
800083ca:	58 05       	cp.w	r5,0
800083cc:	c0 d0       	breq	800083e6 <_dtoa_r+0x122>
800083ce:	fa ea 00 3c 	ld.d	r10,sp[60]
800083d2:	30 04       	mov	r4,0
800083d4:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
800083d8:	ea c5 03 ff 	sub	r5,r5,1023
800083dc:	10 9b       	mov	r11,r8
800083de:	51 74       	stdsp	sp[0x5c],r4
800083e0:	ea 1b 3f f0 	orh	r11,0x3ff0
800083e4:	c2 58       	rjmp	8000842e <_dtoa_r+0x16a>
800083e6:	41 88       	lddsp	r8,sp[0x60]
800083e8:	41 9c       	lddsp	r12,sp[0x64]
800083ea:	10 0c       	add	r12,r8
800083ec:	f8 c5 fb ce 	sub	r5,r12,-1074
800083f0:	e0 45 00 20 	cp.w	r5,32
800083f4:	e0 8a 00 0e 	brle	80008410 <_dtoa_r+0x14c>
800083f8:	f8 cc fb ee 	sub	r12,r12,-1042
800083fc:	40 3b       	lddsp	r11,sp[0xc]
800083fe:	ea 08 11 40 	rsub	r8,r5,64
80008402:	f6 0c 0a 4c 	lsr	r12,r11,r12
80008406:	ec 08 09 46 	lsl	r6,r6,r8
8000840a:	0c 4c       	or	r12,r6
8000840c:	c0 78       	rjmp	8000841a <_dtoa_r+0x156>
8000840e:	d7 03       	nop
80008410:	ea 0c 11 20 	rsub	r12,r5,32
80008414:	40 3a       	lddsp	r10,sp[0xc]
80008416:	f4 0c 09 4c 	lsl	r12,r10,r12
8000841a:	fe b0 ea ce 	rcall	800059b6 <__avr32_u32_to_f64>
8000841e:	fc 18 fe 10 	movh	r8,0xfe10
80008422:	30 19       	mov	r9,1
80008424:	ea c5 04 33 	sub	r5,r5,1075
80008428:	f0 0b 00 0b 	add	r11,r8,r11
8000842c:	51 79       	stdsp	sp[0x5c],r9
8000842e:	30 08       	mov	r8,0
80008430:	fc 19 3f f8 	movh	r9,0x3ff8
80008434:	fe b0 e9 56 	rcall	800056e0 <__avr32_f64_sub>
80008438:	e0 68 43 61 	mov	r8,17249
8000843c:	ea 18 63 6f 	orh	r8,0x636f
80008440:	e0 69 87 a7 	mov	r9,34727
80008444:	ea 19 3f d2 	orh	r9,0x3fd2
80008448:	fe b0 e8 60 	rcall	80005508 <__avr32_f64_mul>
8000844c:	e0 68 c8 b3 	mov	r8,51379
80008450:	ea 18 8b 60 	orh	r8,0x8b60
80008454:	e0 69 8a 28 	mov	r9,35368
80008458:	ea 19 3f c6 	orh	r9,0x3fc6
8000845c:	fe b0 ea 10 	rcall	8000587c <__avr32_f64_add>
80008460:	0a 9c       	mov	r12,r5
80008462:	14 90       	mov	r0,r10
80008464:	16 91       	mov	r1,r11
80008466:	fe b0 ea ac 	rcall	800059be <__avr32_s32_to_f64>
8000846a:	e0 68 79 fb 	mov	r8,31227
8000846e:	ea 18 50 9f 	orh	r8,0x509f
80008472:	e0 69 44 13 	mov	r9,17427
80008476:	ea 19 3f d3 	orh	r9,0x3fd3
8000847a:	fe b0 e8 47 	rcall	80005508 <__avr32_f64_mul>
8000847e:	14 98       	mov	r8,r10
80008480:	16 99       	mov	r9,r11
80008482:	00 9a       	mov	r10,r0
80008484:	02 9b       	mov	r11,r1
80008486:	fe b0 e9 fb 	rcall	8000587c <__avr32_f64_add>
8000848a:	14 90       	mov	r0,r10
8000848c:	16 91       	mov	r1,r11
8000848e:	fe b0 ea 81 	rcall	80005990 <__avr32_f64_to_s32>
80008492:	30 08       	mov	r8,0
80008494:	18 96       	mov	r6,r12
80008496:	30 09       	mov	r9,0
80008498:	00 9a       	mov	r10,r0
8000849a:	02 9b       	mov	r11,r1
8000849c:	e0 a0 11 db 	rcall	8000a852 <__avr32_f64_cmp_lt>
800084a0:	c0 c0       	breq	800084b8 <_dtoa_r+0x1f4>
800084a2:	0c 9c       	mov	r12,r6
800084a4:	fe b0 ea 8d 	rcall	800059be <__avr32_s32_to_f64>
800084a8:	14 98       	mov	r8,r10
800084aa:	16 99       	mov	r9,r11
800084ac:	00 9a       	mov	r10,r0
800084ae:	02 9b       	mov	r11,r1
800084b0:	e0 a0 11 8a 	rcall	8000a7c4 <__avr32_f64_cmp_eq>
800084b4:	f7 b6 00 01 	subeq	r6,1
800084b8:	59 66       	cp.w	r6,22
800084ba:	e0 88 00 05 	brls	800084c4 <_dtoa_r+0x200>
800084be:	30 18       	mov	r8,1
800084c0:	51 48       	stdsp	sp[0x50],r8
800084c2:	c1 38       	rjmp	800084e8 <_dtoa_r+0x224>
800084c4:	fe c8 bd 90 	sub	r8,pc,-17008
800084c8:	fa ea 00 3c 	ld.d	r10,sp[60]
800084cc:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
800084d0:	e0 a0 11 c1 	rcall	8000a852 <__avr32_f64_cmp_lt>
800084d4:	f9 b4 00 00 	moveq	r4,0
800084d8:	fb f4 0a 14 	st.weq	sp[0x50],r4
800084dc:	f7 b6 01 01 	subne	r6,1
800084e0:	f9 bc 01 00 	movne	r12,0
800084e4:	fb fc 1a 14 	st.wne	sp[0x50],r12
800084e8:	41 90       	lddsp	r0,sp[0x64]
800084ea:	20 10       	sub	r0,1
800084ec:	0a 10       	sub	r0,r5
800084ee:	c0 46       	brmi	800084f6 <_dtoa_r+0x232>
800084f0:	50 40       	stdsp	sp[0x10],r0
800084f2:	30 00       	mov	r0,0
800084f4:	c0 48       	rjmp	800084fc <_dtoa_r+0x238>
800084f6:	30 0b       	mov	r11,0
800084f8:	5c 30       	neg	r0
800084fa:	50 4b       	stdsp	sp[0x10],r11
800084fc:	ec 02 11 00 	rsub	r2,r6,0
80008500:	58 06       	cp.w	r6,0
80008502:	fb fa 40 04 	ld.wge	r10,sp[0x10]
80008506:	f5 d6 e4 0a 	addge	r10,r10,r6
8000850a:	fb fa 4a 04 	st.wge	sp[0x10],r10
8000850e:	fb f6 4a 11 	st.wge	sp[0x44],r6
80008512:	f9 b2 04 00 	movge	r2,0
80008516:	e1 d6 e5 10 	sublt	r0,r0,r6
8000851a:	f9 b9 05 00 	movlt	r9,0
8000851e:	fb f9 5a 11 	st.wlt	sp[0x44],r9
80008522:	40 c8       	lddsp	r8,sp[0x30]
80008524:	58 98       	cp.w	r8,9
80008526:	e0 8b 00 20 	brhi	80008566 <_dtoa_r+0x2a2>
8000852a:	58 58       	cp.w	r8,5
8000852c:	f9 b4 0a 01 	movle	r4,1
80008530:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
80008534:	f7 b5 09 04 	subgt	r5,4
80008538:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
8000853c:	f9 b4 09 00 	movgt	r4,0
80008540:	40 cc       	lddsp	r12,sp[0x30]
80008542:	58 3c       	cp.w	r12,3
80008544:	c2 d0       	breq	8000859e <_dtoa_r+0x2da>
80008546:	e0 89 00 05 	brgt	80008550 <_dtoa_r+0x28c>
8000854a:	58 2c       	cp.w	r12,2
8000854c:	c1 01       	brne	8000856c <_dtoa_r+0x2a8>
8000854e:	c1 88       	rjmp	8000857e <_dtoa_r+0x2ba>
80008550:	40 cb       	lddsp	r11,sp[0x30]
80008552:	58 4b       	cp.w	r11,4
80008554:	c0 60       	breq	80008560 <_dtoa_r+0x29c>
80008556:	58 5b       	cp.w	r11,5
80008558:	c0 a1       	brne	8000856c <_dtoa_r+0x2a8>
8000855a:	30 1a       	mov	r10,1
8000855c:	50 da       	stdsp	sp[0x34],r10
8000855e:	c2 28       	rjmp	800085a2 <_dtoa_r+0x2de>
80008560:	30 19       	mov	r9,1
80008562:	50 d9       	stdsp	sp[0x34],r9
80008564:	c0 f8       	rjmp	80008582 <_dtoa_r+0x2be>
80008566:	30 08       	mov	r8,0
80008568:	30 14       	mov	r4,1
8000856a:	50 c8       	stdsp	sp[0x30],r8
8000856c:	3f f5       	mov	r5,-1
8000856e:	30 1c       	mov	r12,1
80008570:	30 0b       	mov	r11,0
80008572:	50 95       	stdsp	sp[0x24],r5
80008574:	50 dc       	stdsp	sp[0x34],r12
80008576:	0a 91       	mov	r1,r5
80008578:	31 28       	mov	r8,18
8000857a:	50 eb       	stdsp	sp[0x38],r11
8000857c:	c2 08       	rjmp	800085bc <_dtoa_r+0x2f8>
8000857e:	30 0a       	mov	r10,0
80008580:	50 da       	stdsp	sp[0x34],r10
80008582:	40 e9       	lddsp	r9,sp[0x38]
80008584:	58 09       	cp.w	r9,0
80008586:	e0 89 00 07 	brgt	80008594 <_dtoa_r+0x2d0>
8000858a:	30 18       	mov	r8,1
8000858c:	50 98       	stdsp	sp[0x24],r8
8000858e:	10 91       	mov	r1,r8
80008590:	50 e8       	stdsp	sp[0x38],r8
80008592:	c1 58       	rjmp	800085bc <_dtoa_r+0x2f8>
80008594:	40 e5       	lddsp	r5,sp[0x38]
80008596:	50 95       	stdsp	sp[0x24],r5
80008598:	0a 91       	mov	r1,r5
8000859a:	0a 98       	mov	r8,r5
8000859c:	c1 08       	rjmp	800085bc <_dtoa_r+0x2f8>
8000859e:	30 0c       	mov	r12,0
800085a0:	50 dc       	stdsp	sp[0x34],r12
800085a2:	40 eb       	lddsp	r11,sp[0x38]
800085a4:	ec 0b 00 0b 	add	r11,r6,r11
800085a8:	50 9b       	stdsp	sp[0x24],r11
800085aa:	16 98       	mov	r8,r11
800085ac:	2f f8       	sub	r8,-1
800085ae:	58 08       	cp.w	r8,0
800085b0:	e0 89 00 05 	brgt	800085ba <_dtoa_r+0x2f6>
800085b4:	10 91       	mov	r1,r8
800085b6:	30 18       	mov	r8,1
800085b8:	c0 28       	rjmp	800085bc <_dtoa_r+0x2f8>
800085ba:	10 91       	mov	r1,r8
800085bc:	30 09       	mov	r9,0
800085be:	6e 9a       	ld.w	r10,r7[0x24]
800085c0:	95 19       	st.w	r10[0x4],r9
800085c2:	30 49       	mov	r9,4
800085c4:	c0 68       	rjmp	800085d0 <_dtoa_r+0x30c>
800085c6:	d7 03       	nop
800085c8:	6a 1a       	ld.w	r10,r5[0x4]
800085ca:	a1 79       	lsl	r9,0x1
800085cc:	2f fa       	sub	r10,-1
800085ce:	8b 1a       	st.w	r5[0x4],r10
800085d0:	6e 95       	ld.w	r5,r7[0x24]
800085d2:	f2 ca ff ec 	sub	r10,r9,-20
800085d6:	10 3a       	cp.w	r10,r8
800085d8:	fe 98 ff f8 	brls	800085c8 <_dtoa_r+0x304>
800085dc:	6a 1b       	ld.w	r11,r5[0x4]
800085de:	0e 9c       	mov	r12,r7
800085e0:	e0 a0 0b 6e 	rcall	80009cbc <_Balloc>
800085e4:	58 e1       	cp.w	r1,14
800085e6:	5f 88       	srls	r8
800085e8:	8b 0c       	st.w	r5[0x0],r12
800085ea:	f1 e4 00 04 	and	r4,r8,r4
800085ee:	6e 98       	ld.w	r8,r7[0x24]
800085f0:	70 08       	ld.w	r8,r8[0x0]
800085f2:	50 88       	stdsp	sp[0x20],r8
800085f4:	e0 80 01 82 	breq	800088f8 <_dtoa_r+0x634>
800085f8:	58 06       	cp.w	r6,0
800085fa:	e0 8a 00 43 	brle	80008680 <_dtoa_r+0x3bc>
800085fe:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
80008602:	fe c8 be ce 	sub	r8,pc,-16690
80008606:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
8000860a:	fa e5 00 18 	st.d	sp[24],r4
8000860e:	ec 04 14 04 	asr	r4,r6,0x4
80008612:	ed b4 00 04 	bld	r4,0x4
80008616:	c0 30       	breq	8000861c <_dtoa_r+0x358>
80008618:	30 25       	mov	r5,2
8000861a:	c1 08       	rjmp	8000863a <_dtoa_r+0x376>
8000861c:	fe c8 be 20 	sub	r8,pc,-16864
80008620:	f0 e8 00 20 	ld.d	r8,r8[32]
80008624:	fa ea 00 3c 	ld.d	r10,sp[60]
80008628:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
8000862c:	e0 a0 11 48 	rcall	8000a8bc <__avr32_f64_div>
80008630:	30 35       	mov	r5,3
80008632:	14 98       	mov	r8,r10
80008634:	16 99       	mov	r9,r11
80008636:	fa e9 00 08 	st.d	sp[8],r8
8000863a:	fe cc be 3e 	sub	r12,pc,-16834
8000863e:	50 a3       	stdsp	sp[0x28],r3
80008640:	0c 93       	mov	r3,r6
80008642:	18 96       	mov	r6,r12
80008644:	c0 f8       	rjmp	80008662 <_dtoa_r+0x39e>
80008646:	fa ea 00 18 	ld.d	r10,sp[24]
8000864a:	ed b4 00 00 	bld	r4,0x0
8000864e:	c0 81       	brne	8000865e <_dtoa_r+0x39a>
80008650:	ec e8 00 00 	ld.d	r8,r6[0]
80008654:	2f f5       	sub	r5,-1
80008656:	fe b0 e7 59 	rcall	80005508 <__avr32_f64_mul>
8000865a:	fa eb 00 18 	st.d	sp[24],r10
8000865e:	a1 54       	asr	r4,0x1
80008660:	2f 86       	sub	r6,-8
80008662:	58 04       	cp.w	r4,0
80008664:	cf 11       	brne	80008646 <_dtoa_r+0x382>
80008666:	fa e8 00 18 	ld.d	r8,sp[24]
8000866a:	fa ea 00 08 	ld.d	r10,sp[8]
8000866e:	06 96       	mov	r6,r3
80008670:	e0 a0 11 26 	rcall	8000a8bc <__avr32_f64_div>
80008674:	40 a3       	lddsp	r3,sp[0x28]
80008676:	14 98       	mov	r8,r10
80008678:	16 99       	mov	r9,r11
8000867a:	fa e9 00 08 	st.d	sp[8],r8
8000867e:	c2 f8       	rjmp	800086dc <_dtoa_r+0x418>
80008680:	ec 08 11 00 	rsub	r8,r6,0
80008684:	c0 31       	brne	8000868a <_dtoa_r+0x3c6>
80008686:	30 25       	mov	r5,2
80008688:	c2 a8       	rjmp	800086dc <_dtoa_r+0x418>
8000868a:	fe cc be 8e 	sub	r12,pc,-16754
8000868e:	f0 04 14 04 	asr	r4,r8,0x4
80008692:	50 1c       	stdsp	sp[0x4],r12
80008694:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
80008698:	fe c9 bf 64 	sub	r9,pc,-16540
8000869c:	fa ea 00 3c 	ld.d	r10,sp[60]
800086a0:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
800086a4:	fe b0 e7 32 	rcall	80005508 <__avr32_f64_mul>
800086a8:	40 1c       	lddsp	r12,sp[0x4]
800086aa:	50 63       	stdsp	sp[0x18],r3
800086ac:	30 25       	mov	r5,2
800086ae:	0c 93       	mov	r3,r6
800086b0:	fa eb 00 08 	st.d	sp[8],r10
800086b4:	18 96       	mov	r6,r12
800086b6:	c0 f8       	rjmp	800086d4 <_dtoa_r+0x410>
800086b8:	fa ea 00 08 	ld.d	r10,sp[8]
800086bc:	ed b4 00 00 	bld	r4,0x0
800086c0:	c0 81       	brne	800086d0 <_dtoa_r+0x40c>
800086c2:	ec e8 00 00 	ld.d	r8,r6[0]
800086c6:	2f f5       	sub	r5,-1
800086c8:	fe b0 e7 20 	rcall	80005508 <__avr32_f64_mul>
800086cc:	fa eb 00 08 	st.d	sp[8],r10
800086d0:	a1 54       	asr	r4,0x1
800086d2:	2f 86       	sub	r6,-8
800086d4:	58 04       	cp.w	r4,0
800086d6:	cf 11       	brne	800086b8 <_dtoa_r+0x3f4>
800086d8:	06 96       	mov	r6,r3
800086da:	40 63       	lddsp	r3,sp[0x18]
800086dc:	41 4a       	lddsp	r10,sp[0x50]
800086de:	58 0a       	cp.w	r10,0
800086e0:	c2 a0       	breq	80008734 <_dtoa_r+0x470>
800086e2:	fa e8 00 08 	ld.d	r8,sp[8]
800086e6:	58 01       	cp.w	r1,0
800086e8:	5f 94       	srgt	r4
800086ea:	fa e9 00 18 	st.d	sp[24],r8
800086ee:	30 08       	mov	r8,0
800086f0:	fc 19 3f f0 	movh	r9,0x3ff0
800086f4:	fa ea 00 18 	ld.d	r10,sp[24]
800086f8:	e0 a0 10 ad 	rcall	8000a852 <__avr32_f64_cmp_lt>
800086fc:	f9 bc 00 00 	moveq	r12,0
80008700:	f9 bc 01 01 	movne	r12,1
80008704:	e9 ec 00 0c 	and	r12,r4,r12
80008708:	c1 60       	breq	80008734 <_dtoa_r+0x470>
8000870a:	40 98       	lddsp	r8,sp[0x24]
8000870c:	58 08       	cp.w	r8,0
8000870e:	e0 8a 00 f1 	brle	800088f0 <_dtoa_r+0x62c>
80008712:	30 08       	mov	r8,0
80008714:	fc 19 40 24 	movh	r9,0x4024
80008718:	ec c4 00 01 	sub	r4,r6,1
8000871c:	fa ea 00 18 	ld.d	r10,sp[24]
80008720:	2f f5       	sub	r5,-1
80008722:	50 64       	stdsp	sp[0x18],r4
80008724:	fe b0 e6 f2 	rcall	80005508 <__avr32_f64_mul>
80008728:	40 94       	lddsp	r4,sp[0x24]
8000872a:	14 98       	mov	r8,r10
8000872c:	16 99       	mov	r9,r11
8000872e:	fa e9 00 08 	st.d	sp[8],r8
80008732:	c0 38       	rjmp	80008738 <_dtoa_r+0x474>
80008734:	50 66       	stdsp	sp[0x18],r6
80008736:	02 94       	mov	r4,r1
80008738:	0a 9c       	mov	r12,r5
8000873a:	fe b0 e9 42 	rcall	800059be <__avr32_s32_to_f64>
8000873e:	fa e8 00 08 	ld.d	r8,sp[8]
80008742:	fe b0 e6 e3 	rcall	80005508 <__avr32_f64_mul>
80008746:	30 08       	mov	r8,0
80008748:	fc 19 40 1c 	movh	r9,0x401c
8000874c:	fe b0 e8 98 	rcall	8000587c <__avr32_f64_add>
80008750:	14 98       	mov	r8,r10
80008752:	16 99       	mov	r9,r11
80008754:	fa e9 00 28 	st.d	sp[40],r8
80008758:	fc 18 fc c0 	movh	r8,0xfcc0
8000875c:	40 a5       	lddsp	r5,sp[0x28]
8000875e:	10 05       	add	r5,r8
80008760:	50 a5       	stdsp	sp[0x28],r5
80008762:	58 04       	cp.w	r4,0
80008764:	c2 11       	brne	800087a6 <_dtoa_r+0x4e2>
80008766:	fa ea 00 08 	ld.d	r10,sp[8]
8000876a:	30 08       	mov	r8,0
8000876c:	fc 19 40 14 	movh	r9,0x4014
80008770:	fe b0 e7 b8 	rcall	800056e0 <__avr32_f64_sub>
80008774:	40 bc       	lddsp	r12,sp[0x2c]
80008776:	fa eb 00 08 	st.d	sp[8],r10
8000877a:	14 98       	mov	r8,r10
8000877c:	16 99       	mov	r9,r11
8000877e:	18 9a       	mov	r10,r12
80008780:	0a 9b       	mov	r11,r5
80008782:	e0 a0 10 68 	rcall	8000a852 <__avr32_f64_cmp_lt>
80008786:	e0 81 02 54 	brne	80008c2e <_dtoa_r+0x96a>
8000878a:	0a 98       	mov	r8,r5
8000878c:	40 b9       	lddsp	r9,sp[0x2c]
8000878e:	ee 18 80 00 	eorh	r8,0x8000
80008792:	fa ea 00 08 	ld.d	r10,sp[8]
80008796:	10 95       	mov	r5,r8
80008798:	12 98       	mov	r8,r9
8000879a:	0a 99       	mov	r9,r5
8000879c:	e0 a0 10 5b 	rcall	8000a852 <__avr32_f64_cmp_lt>
800087a0:	e0 81 02 3e 	brne	80008c1c <_dtoa_r+0x958>
800087a4:	ca 68       	rjmp	800088f0 <_dtoa_r+0x62c>
800087a6:	fe c9 c0 72 	sub	r9,pc,-16270
800087aa:	e8 c8 00 01 	sub	r8,r4,1
800087ae:	40 d5       	lddsp	r5,sp[0x34]
800087b0:	58 05       	cp.w	r5,0
800087b2:	c4 f0       	breq	80008850 <_dtoa_r+0x58c>
800087b4:	30 0c       	mov	r12,0
800087b6:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
800087ba:	51 3c       	stdsp	sp[0x4c],r12
800087bc:	30 0a       	mov	r10,0
800087be:	fc 1b 3f e0 	movh	r11,0x3fe0
800087c2:	e0 a0 10 7d 	rcall	8000a8bc <__avr32_f64_div>
800087c6:	fa e8 00 28 	ld.d	r8,sp[40]
800087ca:	40 85       	lddsp	r5,sp[0x20]
800087cc:	fe b0 e7 8a 	rcall	800056e0 <__avr32_f64_sub>
800087d0:	fa eb 00 28 	st.d	sp[40],r10
800087d4:	fa ea 00 08 	ld.d	r10,sp[8]
800087d8:	fe b0 e8 dc 	rcall	80005990 <__avr32_f64_to_s32>
800087dc:	51 6c       	stdsp	sp[0x58],r12
800087de:	fe b0 e8 f0 	rcall	800059be <__avr32_s32_to_f64>
800087e2:	14 98       	mov	r8,r10
800087e4:	16 99       	mov	r9,r11
800087e6:	fa ea 00 08 	ld.d	r10,sp[8]
800087ea:	fe b0 e7 7b 	rcall	800056e0 <__avr32_f64_sub>
800087ee:	fa eb 00 08 	st.d	sp[8],r10
800087f2:	41 68       	lddsp	r8,sp[0x58]
800087f4:	2d 08       	sub	r8,-48
800087f6:	0a c8       	st.b	r5++,r8
800087f8:	41 39       	lddsp	r9,sp[0x4c]
800087fa:	2f f9       	sub	r9,-1
800087fc:	51 39       	stdsp	sp[0x4c],r9
800087fe:	fa e8 00 28 	ld.d	r8,sp[40]
80008802:	e0 a0 10 28 	rcall	8000a852 <__avr32_f64_cmp_lt>
80008806:	e0 81 03 39 	brne	80008e78 <_dtoa_r+0xbb4>
8000880a:	fa e8 00 08 	ld.d	r8,sp[8]
8000880e:	30 0a       	mov	r10,0
80008810:	fc 1b 3f f0 	movh	r11,0x3ff0
80008814:	fe b0 e7 66 	rcall	800056e0 <__avr32_f64_sub>
80008818:	fa e8 00 28 	ld.d	r8,sp[40]
8000881c:	e0 a0 10 1b 	rcall	8000a852 <__avr32_f64_cmp_lt>
80008820:	fa ea 00 28 	ld.d	r10,sp[40]
80008824:	30 08       	mov	r8,0
80008826:	fc 19 40 24 	movh	r9,0x4024
8000882a:	e0 81 00 da 	brne	800089de <_dtoa_r+0x71a>
8000882e:	41 3c       	lddsp	r12,sp[0x4c]
80008830:	08 3c       	cp.w	r12,r4
80008832:	c5 f4       	brge	800088f0 <_dtoa_r+0x62c>
80008834:	fe b0 e6 6a 	rcall	80005508 <__avr32_f64_mul>
80008838:	30 08       	mov	r8,0
8000883a:	fa eb 00 28 	st.d	sp[40],r10
8000883e:	fc 19 40 24 	movh	r9,0x4024
80008842:	fa ea 00 08 	ld.d	r10,sp[8]
80008846:	fe b0 e6 61 	rcall	80005508 <__avr32_f64_mul>
8000884a:	fa eb 00 08 	st.d	sp[8],r10
8000884e:	cc 3b       	rjmp	800087d4 <_dtoa_r+0x510>
80008850:	40 85       	lddsp	r5,sp[0x20]
80008852:	08 05       	add	r5,r4
80008854:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
80008858:	51 35       	stdsp	sp[0x4c],r5
8000885a:	fa e8 00 28 	ld.d	r8,sp[40]
8000885e:	40 85       	lddsp	r5,sp[0x20]
80008860:	fe b0 e6 54 	rcall	80005508 <__avr32_f64_mul>
80008864:	fa eb 00 28 	st.d	sp[40],r10
80008868:	fa ea 00 08 	ld.d	r10,sp[8]
8000886c:	fe b0 e8 92 	rcall	80005990 <__avr32_f64_to_s32>
80008870:	51 6c       	stdsp	sp[0x58],r12
80008872:	fe b0 e8 a6 	rcall	800059be <__avr32_s32_to_f64>
80008876:	14 98       	mov	r8,r10
80008878:	16 99       	mov	r9,r11
8000887a:	fa ea 00 08 	ld.d	r10,sp[8]
8000887e:	fe b0 e7 31 	rcall	800056e0 <__avr32_f64_sub>
80008882:	fa eb 00 08 	st.d	sp[8],r10
80008886:	41 68       	lddsp	r8,sp[0x58]
80008888:	2d 08       	sub	r8,-48
8000888a:	0a c8       	st.b	r5++,r8
8000888c:	41 3c       	lddsp	r12,sp[0x4c]
8000888e:	18 35       	cp.w	r5,r12
80008890:	c2 81       	brne	800088e0 <_dtoa_r+0x61c>
80008892:	30 08       	mov	r8,0
80008894:	fc 19 3f e0 	movh	r9,0x3fe0
80008898:	fa ea 00 28 	ld.d	r10,sp[40]
8000889c:	fe b0 e7 f0 	rcall	8000587c <__avr32_f64_add>
800088a0:	40 85       	lddsp	r5,sp[0x20]
800088a2:	fa e8 00 08 	ld.d	r8,sp[8]
800088a6:	08 05       	add	r5,r4
800088a8:	e0 a0 0f d5 	rcall	8000a852 <__avr32_f64_cmp_lt>
800088ac:	e0 81 00 99 	brne	800089de <_dtoa_r+0x71a>
800088b0:	fa e8 00 28 	ld.d	r8,sp[40]
800088b4:	30 0a       	mov	r10,0
800088b6:	fc 1b 3f e0 	movh	r11,0x3fe0
800088ba:	fe b0 e7 13 	rcall	800056e0 <__avr32_f64_sub>
800088be:	14 98       	mov	r8,r10
800088c0:	16 99       	mov	r9,r11
800088c2:	fa ea 00 08 	ld.d	r10,sp[8]
800088c6:	e0 a0 0f c6 	rcall	8000a852 <__avr32_f64_cmp_lt>
800088ca:	c1 30       	breq	800088f0 <_dtoa_r+0x62c>
800088cc:	33 09       	mov	r9,48
800088ce:	0a 98       	mov	r8,r5
800088d0:	11 7a       	ld.ub	r10,--r8
800088d2:	f2 0a 18 00 	cp.b	r10,r9
800088d6:	e0 81 02 d1 	brne	80008e78 <_dtoa_r+0xbb4>
800088da:	10 95       	mov	r5,r8
800088dc:	cf 9b       	rjmp	800088ce <_dtoa_r+0x60a>
800088de:	d7 03       	nop
800088e0:	30 08       	mov	r8,0
800088e2:	fc 19 40 24 	movh	r9,0x4024
800088e6:	fe b0 e6 11 	rcall	80005508 <__avr32_f64_mul>
800088ea:	fa eb 00 08 	st.d	sp[8],r10
800088ee:	cb db       	rjmp	80008868 <_dtoa_r+0x5a4>
800088f0:	fa ea 00 3c 	ld.d	r10,sp[60]
800088f4:	fa eb 00 08 	st.d	sp[8],r10
800088f8:	58 e6       	cp.w	r6,14
800088fa:	5f ab       	srle	r11
800088fc:	41 8a       	lddsp	r10,sp[0x60]
800088fe:	30 08       	mov	r8,0
80008900:	f4 09 11 ff 	rsub	r9,r10,-1
80008904:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
80008908:	f0 09 18 00 	cp.b	r9,r8
8000890c:	e0 80 00 82 	breq	80008a10 <_dtoa_r+0x74c>
80008910:	40 ea       	lddsp	r10,sp[0x38]
80008912:	58 01       	cp.w	r1,0
80008914:	5f a9       	srle	r9
80008916:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
8000891a:	fe ca c1 e6 	sub	r10,pc,-15898
8000891e:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
80008922:	fa e5 00 10 	st.d	sp[16],r4
80008926:	f0 09 18 00 	cp.b	r9,r8
8000892a:	c1 40       	breq	80008952 <_dtoa_r+0x68e>
8000892c:	58 01       	cp.w	r1,0
8000892e:	e0 81 01 77 	brne	80008c1c <_dtoa_r+0x958>
80008932:	30 08       	mov	r8,0
80008934:	fc 19 40 14 	movh	r9,0x4014
80008938:	08 9a       	mov	r10,r4
8000893a:	0a 9b       	mov	r11,r5
8000893c:	fe b0 e5 e6 	rcall	80005508 <__avr32_f64_mul>
80008940:	fa e8 00 08 	ld.d	r8,sp[8]
80008944:	e0 a0 0f 53 	rcall	8000a7ea <__avr32_f64_cmp_ge>
80008948:	e0 81 01 6a 	brne	80008c1c <_dtoa_r+0x958>
8000894c:	02 92       	mov	r2,r1
8000894e:	e0 8f 01 72 	bral	80008c32 <_dtoa_r+0x96e>
80008952:	40 85       	lddsp	r5,sp[0x20]
80008954:	30 14       	mov	r4,1
80008956:	fa e8 00 10 	ld.d	r8,sp[16]
8000895a:	fa ea 00 08 	ld.d	r10,sp[8]
8000895e:	e0 a0 0f af 	rcall	8000a8bc <__avr32_f64_div>
80008962:	fe b0 e8 17 	rcall	80005990 <__avr32_f64_to_s32>
80008966:	18 92       	mov	r2,r12
80008968:	fe b0 e8 2b 	rcall	800059be <__avr32_s32_to_f64>
8000896c:	fa e8 00 10 	ld.d	r8,sp[16]
80008970:	fe b0 e5 cc 	rcall	80005508 <__avr32_f64_mul>
80008974:	14 98       	mov	r8,r10
80008976:	16 99       	mov	r9,r11
80008978:	fa ea 00 08 	ld.d	r10,sp[8]
8000897c:	fe b0 e6 b2 	rcall	800056e0 <__avr32_f64_sub>
80008980:	fa eb 00 08 	st.d	sp[8],r10
80008984:	e4 c8 ff d0 	sub	r8,r2,-48
80008988:	0a c8       	st.b	r5++,r8
8000898a:	fc 19 40 24 	movh	r9,0x4024
8000898e:	30 08       	mov	r8,0
80008990:	02 34       	cp.w	r4,r1
80008992:	c3 31       	brne	800089f8 <_dtoa_r+0x734>
80008994:	fa e8 00 08 	ld.d	r8,sp[8]
80008998:	fe b0 e7 72 	rcall	8000587c <__avr32_f64_add>
8000899c:	16 91       	mov	r1,r11
8000899e:	14 90       	mov	r0,r10
800089a0:	14 98       	mov	r8,r10
800089a2:	02 99       	mov	r9,r1
800089a4:	fa ea 00 10 	ld.d	r10,sp[16]
800089a8:	e0 a0 0f 55 	rcall	8000a852 <__avr32_f64_cmp_lt>
800089ac:	c1 a1       	brne	800089e0 <_dtoa_r+0x71c>
800089ae:	fa e8 00 10 	ld.d	r8,sp[16]
800089b2:	00 9a       	mov	r10,r0
800089b4:	02 9b       	mov	r11,r1
800089b6:	e0 a0 0f 07 	rcall	8000a7c4 <__avr32_f64_cmp_eq>
800089ba:	e0 80 02 5e 	breq	80008e76 <_dtoa_r+0xbb2>
800089be:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
800089c2:	c0 f1       	brne	800089e0 <_dtoa_r+0x71c>
800089c4:	e0 8f 02 59 	bral	80008e76 <_dtoa_r+0xbb2>
800089c8:	40 8a       	lddsp	r10,sp[0x20]
800089ca:	14 38       	cp.w	r8,r10
800089cc:	c0 30       	breq	800089d2 <_dtoa_r+0x70e>
800089ce:	10 95       	mov	r5,r8
800089d0:	c0 98       	rjmp	800089e2 <_dtoa_r+0x71e>
800089d2:	33 08       	mov	r8,48
800089d4:	40 89       	lddsp	r9,sp[0x20]
800089d6:	2f f6       	sub	r6,-1
800089d8:	b2 88       	st.b	r9[0x0],r8
800089da:	40 88       	lddsp	r8,sp[0x20]
800089dc:	c0 88       	rjmp	800089ec <_dtoa_r+0x728>
800089de:	40 66       	lddsp	r6,sp[0x18]
800089e0:	33 99       	mov	r9,57
800089e2:	0a 98       	mov	r8,r5
800089e4:	11 7a       	ld.ub	r10,--r8
800089e6:	f2 0a 18 00 	cp.b	r10,r9
800089ea:	ce f0       	breq	800089c8 <_dtoa_r+0x704>
800089ec:	50 66       	stdsp	sp[0x18],r6
800089ee:	11 89       	ld.ub	r9,r8[0x0]
800089f0:	2f f9       	sub	r9,-1
800089f2:	b0 89       	st.b	r8[0x0],r9
800089f4:	e0 8f 02 42 	bral	80008e78 <_dtoa_r+0xbb4>
800089f8:	fe b0 e5 88 	rcall	80005508 <__avr32_f64_mul>
800089fc:	2f f4       	sub	r4,-1
800089fe:	fa eb 00 08 	st.d	sp[8],r10
80008a02:	30 08       	mov	r8,0
80008a04:	30 09       	mov	r9,0
80008a06:	e0 a0 0e df 	rcall	8000a7c4 <__avr32_f64_cmp_eq>
80008a0a:	ca 60       	breq	80008956 <_dtoa_r+0x692>
80008a0c:	e0 8f 02 35 	bral	80008e76 <_dtoa_r+0xbb2>
80008a10:	40 d8       	lddsp	r8,sp[0x34]
80008a12:	58 08       	cp.w	r8,0
80008a14:	c0 51       	brne	80008a1e <_dtoa_r+0x75a>
80008a16:	04 98       	mov	r8,r2
80008a18:	00 95       	mov	r5,r0
80008a1a:	40 d4       	lddsp	r4,sp[0x34]
80008a1c:	c3 78       	rjmp	80008a8a <_dtoa_r+0x7c6>
80008a1e:	40 c5       	lddsp	r5,sp[0x30]
80008a20:	58 15       	cp.w	r5,1
80008a22:	e0 89 00 0f 	brgt	80008a40 <_dtoa_r+0x77c>
80008a26:	41 74       	lddsp	r4,sp[0x5c]
80008a28:	58 04       	cp.w	r4,0
80008a2a:	c0 40       	breq	80008a32 <_dtoa_r+0x76e>
80008a2c:	f4 c9 fb cd 	sub	r9,r10,-1075
80008a30:	c0 48       	rjmp	80008a38 <_dtoa_r+0x774>
80008a32:	41 99       	lddsp	r9,sp[0x64]
80008a34:	f2 09 11 36 	rsub	r9,r9,54
80008a38:	04 98       	mov	r8,r2
80008a3a:	00 95       	mov	r5,r0
80008a3c:	c1 c8       	rjmp	80008a74 <_dtoa_r+0x7b0>
80008a3e:	d7 03       	nop
80008a40:	e2 c8 00 01 	sub	r8,r1,1
80008a44:	58 01       	cp.w	r1,0
80008a46:	e0 05 17 40 	movge	r5,r0
80008a4a:	e2 09 17 40 	movge	r9,r1
80008a4e:	e1 d1 e5 15 	sublt	r5,r0,r1
80008a52:	f9 b9 05 00 	movlt	r9,0
80008a56:	10 32       	cp.w	r2,r8
80008a58:	e5 d8 e4 18 	subge	r8,r2,r8
80008a5c:	f1 d2 e5 18 	sublt	r8,r8,r2
80008a60:	e5 d8 e5 02 	addlt	r2,r2,r8
80008a64:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
80008a68:	f9 d8 e5 0c 	addlt	r12,r12,r8
80008a6c:	fb fc 5a 11 	st.wlt	sp[0x44],r12
80008a70:	f9 b8 05 00 	movlt	r8,0
80008a74:	40 4b       	lddsp	r11,sp[0x10]
80008a76:	12 0b       	add	r11,r9
80008a78:	50 08       	stdsp	sp[0x0],r8
80008a7a:	50 4b       	stdsp	sp[0x10],r11
80008a7c:	12 00       	add	r0,r9
80008a7e:	30 1b       	mov	r11,1
80008a80:	0e 9c       	mov	r12,r7
80008a82:	e0 a0 0a d1 	rcall	8000a024 <__i2b>
80008a86:	40 08       	lddsp	r8,sp[0x0]
80008a88:	18 94       	mov	r4,r12
80008a8a:	40 4a       	lddsp	r10,sp[0x10]
80008a8c:	58 05       	cp.w	r5,0
80008a8e:	5f 99       	srgt	r9
80008a90:	58 0a       	cp.w	r10,0
80008a92:	5f 9a       	srgt	r10
80008a94:	f5 e9 00 09 	and	r9,r10,r9
80008a98:	c0 80       	breq	80008aa8 <_dtoa_r+0x7e4>
80008a9a:	40 4c       	lddsp	r12,sp[0x10]
80008a9c:	f8 05 0d 49 	min	r9,r12,r5
80008aa0:	12 1c       	sub	r12,r9
80008aa2:	12 10       	sub	r0,r9
80008aa4:	50 4c       	stdsp	sp[0x10],r12
80008aa6:	12 15       	sub	r5,r9
80008aa8:	58 02       	cp.w	r2,0
80008aaa:	e0 8a 00 27 	brle	80008af8 <_dtoa_r+0x834>
80008aae:	40 db       	lddsp	r11,sp[0x34]
80008ab0:	58 0b       	cp.w	r11,0
80008ab2:	c1 d0       	breq	80008aec <_dtoa_r+0x828>
80008ab4:	58 08       	cp.w	r8,0
80008ab6:	e0 8a 00 17 	brle	80008ae4 <_dtoa_r+0x820>
80008aba:	10 9a       	mov	r10,r8
80008abc:	50 08       	stdsp	sp[0x0],r8
80008abe:	08 9b       	mov	r11,r4
80008ac0:	0e 9c       	mov	r12,r7
80008ac2:	e0 a0 0a f7 	rcall	8000a0b0 <__pow5mult>
80008ac6:	06 9a       	mov	r10,r3
80008ac8:	18 9b       	mov	r11,r12
80008aca:	18 94       	mov	r4,r12
80008acc:	0e 9c       	mov	r12,r7
80008ace:	e0 a0 0a 2b 	rcall	80009f24 <__multiply>
80008ad2:	18 99       	mov	r9,r12
80008ad4:	06 9b       	mov	r11,r3
80008ad6:	50 19       	stdsp	sp[0x4],r9
80008ad8:	0e 9c       	mov	r12,r7
80008ada:	e0 a0 08 d7 	rcall	80009c88 <_Bfree>
80008ade:	40 19       	lddsp	r9,sp[0x4]
80008ae0:	40 08       	lddsp	r8,sp[0x0]
80008ae2:	12 93       	mov	r3,r9
80008ae4:	e4 08 01 0a 	sub	r10,r2,r8
80008ae8:	c0 80       	breq	80008af8 <_dtoa_r+0x834>
80008aea:	c0 28       	rjmp	80008aee <_dtoa_r+0x82a>
80008aec:	04 9a       	mov	r10,r2
80008aee:	06 9b       	mov	r11,r3
80008af0:	0e 9c       	mov	r12,r7
80008af2:	e0 a0 0a df 	rcall	8000a0b0 <__pow5mult>
80008af6:	18 93       	mov	r3,r12
80008af8:	30 1b       	mov	r11,1
80008afa:	0e 9c       	mov	r12,r7
80008afc:	e0 a0 0a 94 	rcall	8000a024 <__i2b>
80008b00:	41 1a       	lddsp	r10,sp[0x44]
80008b02:	18 92       	mov	r2,r12
80008b04:	58 0a       	cp.w	r10,0
80008b06:	e0 8a 00 07 	brle	80008b14 <_dtoa_r+0x850>
80008b0a:	18 9b       	mov	r11,r12
80008b0c:	0e 9c       	mov	r12,r7
80008b0e:	e0 a0 0a d1 	rcall	8000a0b0 <__pow5mult>
80008b12:	18 92       	mov	r2,r12
80008b14:	40 c9       	lddsp	r9,sp[0x30]
80008b16:	58 19       	cp.w	r9,1
80008b18:	e0 89 00 14 	brgt	80008b40 <_dtoa_r+0x87c>
80008b1c:	40 38       	lddsp	r8,sp[0xc]
80008b1e:	58 08       	cp.w	r8,0
80008b20:	c1 01       	brne	80008b40 <_dtoa_r+0x87c>
80008b22:	40 29       	lddsp	r9,sp[0x8]
80008b24:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
80008b28:	c0 c1       	brne	80008b40 <_dtoa_r+0x87c>
80008b2a:	12 98       	mov	r8,r9
80008b2c:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80008b30:	c0 80       	breq	80008b40 <_dtoa_r+0x87c>
80008b32:	40 4c       	lddsp	r12,sp[0x10]
80008b34:	30 1b       	mov	r11,1
80008b36:	2f fc       	sub	r12,-1
80008b38:	2f f0       	sub	r0,-1
80008b3a:	50 4c       	stdsp	sp[0x10],r12
80008b3c:	50 6b       	stdsp	sp[0x18],r11
80008b3e:	c0 38       	rjmp	80008b44 <_dtoa_r+0x880>
80008b40:	30 0a       	mov	r10,0
80008b42:	50 6a       	stdsp	sp[0x18],r10
80008b44:	41 19       	lddsp	r9,sp[0x44]
80008b46:	58 09       	cp.w	r9,0
80008b48:	c0 31       	brne	80008b4e <_dtoa_r+0x88a>
80008b4a:	30 1c       	mov	r12,1
80008b4c:	c0 98       	rjmp	80008b5e <_dtoa_r+0x89a>
80008b4e:	64 48       	ld.w	r8,r2[0x10]
80008b50:	2f c8       	sub	r8,-4
80008b52:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
80008b56:	e0 a0 08 08 	rcall	80009b66 <__hi0bits>
80008b5a:	f8 0c 11 20 	rsub	r12,r12,32
80008b5e:	40 4b       	lddsp	r11,sp[0x10]
80008b60:	f8 0b 00 08 	add	r8,r12,r11
80008b64:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80008b68:	c0 c0       	breq	80008b80 <_dtoa_r+0x8bc>
80008b6a:	f0 08 11 20 	rsub	r8,r8,32
80008b6e:	58 48       	cp.w	r8,4
80008b70:	e0 8a 00 06 	brle	80008b7c <_dtoa_r+0x8b8>
80008b74:	20 48       	sub	r8,4
80008b76:	10 0b       	add	r11,r8
80008b78:	50 4b       	stdsp	sp[0x10],r11
80008b7a:	c0 78       	rjmp	80008b88 <_dtoa_r+0x8c4>
80008b7c:	58 48       	cp.w	r8,4
80008b7e:	c0 70       	breq	80008b8c <_dtoa_r+0x8c8>
80008b80:	40 4a       	lddsp	r10,sp[0x10]
80008b82:	2e 48       	sub	r8,-28
80008b84:	10 0a       	add	r10,r8
80008b86:	50 4a       	stdsp	sp[0x10],r10
80008b88:	10 00       	add	r0,r8
80008b8a:	10 05       	add	r5,r8
80008b8c:	58 00       	cp.w	r0,0
80008b8e:	e0 8a 00 08 	brle	80008b9e <_dtoa_r+0x8da>
80008b92:	06 9b       	mov	r11,r3
80008b94:	00 9a       	mov	r10,r0
80008b96:	0e 9c       	mov	r12,r7
80008b98:	e0 a0 09 82 	rcall	80009e9c <__lshift>
80008b9c:	18 93       	mov	r3,r12
80008b9e:	40 49       	lddsp	r9,sp[0x10]
80008ba0:	58 09       	cp.w	r9,0
80008ba2:	e0 8a 00 08 	brle	80008bb2 <_dtoa_r+0x8ee>
80008ba6:	04 9b       	mov	r11,r2
80008ba8:	12 9a       	mov	r10,r9
80008baa:	0e 9c       	mov	r12,r7
80008bac:	e0 a0 09 78 	rcall	80009e9c <__lshift>
80008bb0:	18 92       	mov	r2,r12
80008bb2:	41 48       	lddsp	r8,sp[0x50]
80008bb4:	58 08       	cp.w	r8,0
80008bb6:	c1 b0       	breq	80008bec <_dtoa_r+0x928>
80008bb8:	04 9b       	mov	r11,r2
80008bba:	06 9c       	mov	r12,r3
80008bbc:	e0 a0 08 4c 	rcall	80009c54 <__mcmp>
80008bc0:	c1 64       	brge	80008bec <_dtoa_r+0x928>
80008bc2:	06 9b       	mov	r11,r3
80008bc4:	30 09       	mov	r9,0
80008bc6:	30 aa       	mov	r10,10
80008bc8:	0e 9c       	mov	r12,r7
80008bca:	e0 a0 0a 35 	rcall	8000a034 <__multadd>
80008bce:	20 16       	sub	r6,1
80008bd0:	18 93       	mov	r3,r12
80008bd2:	40 dc       	lddsp	r12,sp[0x34]
80008bd4:	58 0c       	cp.w	r12,0
80008bd6:	c0 31       	brne	80008bdc <_dtoa_r+0x918>
80008bd8:	40 91       	lddsp	r1,sp[0x24]
80008bda:	c0 98       	rjmp	80008bec <_dtoa_r+0x928>
80008bdc:	08 9b       	mov	r11,r4
80008bde:	40 91       	lddsp	r1,sp[0x24]
80008be0:	30 09       	mov	r9,0
80008be2:	30 aa       	mov	r10,10
80008be4:	0e 9c       	mov	r12,r7
80008be6:	e0 a0 0a 27 	rcall	8000a034 <__multadd>
80008bea:	18 94       	mov	r4,r12
80008bec:	58 01       	cp.w	r1,0
80008bee:	5f a9       	srle	r9
80008bf0:	40 cb       	lddsp	r11,sp[0x30]
80008bf2:	58 2b       	cp.w	r11,2
80008bf4:	5f 98       	srgt	r8
80008bf6:	f3 e8 00 08 	and	r8,r9,r8
80008bfa:	c2 50       	breq	80008c44 <_dtoa_r+0x980>
80008bfc:	58 01       	cp.w	r1,0
80008bfe:	c1 11       	brne	80008c20 <_dtoa_r+0x95c>
80008c00:	04 9b       	mov	r11,r2
80008c02:	02 99       	mov	r9,r1
80008c04:	30 5a       	mov	r10,5
80008c06:	0e 9c       	mov	r12,r7
80008c08:	e0 a0 0a 16 	rcall	8000a034 <__multadd>
80008c0c:	18 92       	mov	r2,r12
80008c0e:	18 9b       	mov	r11,r12
80008c10:	06 9c       	mov	r12,r3
80008c12:	e0 a0 08 21 	rcall	80009c54 <__mcmp>
80008c16:	e0 89 00 0f 	brgt	80008c34 <_dtoa_r+0x970>
80008c1a:	c0 38       	rjmp	80008c20 <_dtoa_r+0x95c>
80008c1c:	30 02       	mov	r2,0
80008c1e:	04 94       	mov	r4,r2
80008c20:	40 ea       	lddsp	r10,sp[0x38]
80008c22:	30 09       	mov	r9,0
80008c24:	5c da       	com	r10
80008c26:	40 85       	lddsp	r5,sp[0x20]
80008c28:	50 6a       	stdsp	sp[0x18],r10
80008c2a:	50 49       	stdsp	sp[0x10],r9
80008c2c:	c0 f9       	rjmp	80008e4a <_dtoa_r+0xb86>
80008c2e:	08 92       	mov	r2,r4
80008c30:	40 66       	lddsp	r6,sp[0x18]
80008c32:	04 94       	mov	r4,r2
80008c34:	2f f6       	sub	r6,-1
80008c36:	50 66       	stdsp	sp[0x18],r6
80008c38:	33 18       	mov	r8,49
80008c3a:	40 85       	lddsp	r5,sp[0x20]
80008c3c:	0a c8       	st.b	r5++,r8
80008c3e:	30 08       	mov	r8,0
80008c40:	50 48       	stdsp	sp[0x10],r8
80008c42:	c0 49       	rjmp	80008e4a <_dtoa_r+0xb86>
80008c44:	40 dc       	lddsp	r12,sp[0x34]
80008c46:	58 0c       	cp.w	r12,0
80008c48:	e0 80 00 b5 	breq	80008db2 <_dtoa_r+0xaee>
80008c4c:	58 05       	cp.w	r5,0
80008c4e:	e0 8a 00 08 	brle	80008c5e <_dtoa_r+0x99a>
80008c52:	08 9b       	mov	r11,r4
80008c54:	0a 9a       	mov	r10,r5
80008c56:	0e 9c       	mov	r12,r7
80008c58:	e0 a0 09 22 	rcall	80009e9c <__lshift>
80008c5c:	18 94       	mov	r4,r12
80008c5e:	40 6b       	lddsp	r11,sp[0x18]
80008c60:	58 0b       	cp.w	r11,0
80008c62:	c0 31       	brne	80008c68 <_dtoa_r+0x9a4>
80008c64:	08 9c       	mov	r12,r4
80008c66:	c1 38       	rjmp	80008c8c <_dtoa_r+0x9c8>
80008c68:	68 1b       	ld.w	r11,r4[0x4]
80008c6a:	0e 9c       	mov	r12,r7
80008c6c:	e0 a0 08 28 	rcall	80009cbc <_Balloc>
80008c70:	68 4a       	ld.w	r10,r4[0x10]
80008c72:	18 95       	mov	r5,r12
80008c74:	e8 cb ff f4 	sub	r11,r4,-12
80008c78:	2f ea       	sub	r10,-2
80008c7a:	2f 4c       	sub	r12,-12
80008c7c:	a3 6a       	lsl	r10,0x2
80008c7e:	fe b0 e8 42 	rcall	80005d02 <memcpy>
80008c82:	0a 9b       	mov	r11,r5
80008c84:	30 1a       	mov	r10,1
80008c86:	0e 9c       	mov	r12,r7
80008c88:	e0 a0 09 0a 	rcall	80009e9c <__lshift>
80008c8c:	50 44       	stdsp	sp[0x10],r4
80008c8e:	40 3a       	lddsp	r10,sp[0xc]
80008c90:	30 19       	mov	r9,1
80008c92:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
80008c96:	18 94       	mov	r4,r12
80008c98:	50 da       	stdsp	sp[0x34],r10
80008c9a:	40 85       	lddsp	r5,sp[0x20]
80008c9c:	50 99       	stdsp	sp[0x24],r9
80008c9e:	50 26       	stdsp	sp[0x8],r6
80008ca0:	50 e1       	stdsp	sp[0x38],r1
80008ca2:	04 9b       	mov	r11,r2
80008ca4:	06 9c       	mov	r12,r3
80008ca6:	fe b0 fa 7f 	rcall	800081a4 <quorem>
80008caa:	40 4b       	lddsp	r11,sp[0x10]
80008cac:	f8 c0 ff d0 	sub	r0,r12,-48
80008cb0:	06 9c       	mov	r12,r3
80008cb2:	e0 a0 07 d1 	rcall	80009c54 <__mcmp>
80008cb6:	08 9a       	mov	r10,r4
80008cb8:	50 6c       	stdsp	sp[0x18],r12
80008cba:	04 9b       	mov	r11,r2
80008cbc:	0e 9c       	mov	r12,r7
80008cbe:	e0 a0 08 87 	rcall	80009dcc <__mdiff>
80008cc2:	18 91       	mov	r1,r12
80008cc4:	78 38       	ld.w	r8,r12[0xc]
80008cc6:	58 08       	cp.w	r8,0
80008cc8:	c0 30       	breq	80008cce <_dtoa_r+0xa0a>
80008cca:	30 16       	mov	r6,1
80008ccc:	c0 68       	rjmp	80008cd8 <_dtoa_r+0xa14>
80008cce:	18 9b       	mov	r11,r12
80008cd0:	06 9c       	mov	r12,r3
80008cd2:	e0 a0 07 c1 	rcall	80009c54 <__mcmp>
80008cd6:	18 96       	mov	r6,r12
80008cd8:	0e 9c       	mov	r12,r7
80008cda:	02 9b       	mov	r11,r1
80008cdc:	e0 a0 07 d6 	rcall	80009c88 <_Bfree>
80008ce0:	40 cc       	lddsp	r12,sp[0x30]
80008ce2:	ed ec 10 08 	or	r8,r6,r12
80008ce6:	c0 d1       	brne	80008d00 <_dtoa_r+0xa3c>
80008ce8:	40 db       	lddsp	r11,sp[0x34]
80008cea:	58 0b       	cp.w	r11,0
80008cec:	c0 a1       	brne	80008d00 <_dtoa_r+0xa3c>
80008cee:	40 26       	lddsp	r6,sp[0x8]
80008cf0:	e0 40 00 39 	cp.w	r0,57
80008cf4:	c3 00       	breq	80008d54 <_dtoa_r+0xa90>
80008cf6:	40 6a       	lddsp	r10,sp[0x18]
80008cf8:	58 0a       	cp.w	r10,0
80008cfa:	e0 89 00 24 	brgt	80008d42 <_dtoa_r+0xa7e>
80008cfe:	c2 f8       	rjmp	80008d5c <_dtoa_r+0xa98>
80008d00:	40 69       	lddsp	r9,sp[0x18]
80008d02:	58 09       	cp.w	r9,0
80008d04:	c0 85       	brlt	80008d14 <_dtoa_r+0xa50>
80008d06:	12 98       	mov	r8,r9
80008d08:	40 cc       	lddsp	r12,sp[0x30]
80008d0a:	18 48       	or	r8,r12
80008d0c:	c1 d1       	brne	80008d46 <_dtoa_r+0xa82>
80008d0e:	40 db       	lddsp	r11,sp[0x34]
80008d10:	58 0b       	cp.w	r11,0
80008d12:	c1 a1       	brne	80008d46 <_dtoa_r+0xa82>
80008d14:	0c 99       	mov	r9,r6
80008d16:	40 26       	lddsp	r6,sp[0x8]
80008d18:	58 09       	cp.w	r9,0
80008d1a:	e0 8a 00 21 	brle	80008d5c <_dtoa_r+0xa98>
80008d1e:	06 9b       	mov	r11,r3
80008d20:	30 1a       	mov	r10,1
80008d22:	0e 9c       	mov	r12,r7
80008d24:	e0 a0 08 bc 	rcall	80009e9c <__lshift>
80008d28:	04 9b       	mov	r11,r2
80008d2a:	18 93       	mov	r3,r12
80008d2c:	e0 a0 07 94 	rcall	80009c54 <__mcmp>
80008d30:	e0 89 00 06 	brgt	80008d3c <_dtoa_r+0xa78>
80008d34:	c1 41       	brne	80008d5c <_dtoa_r+0xa98>
80008d36:	ed b0 00 00 	bld	r0,0x0
80008d3a:	c1 11       	brne	80008d5c <_dtoa_r+0xa98>
80008d3c:	e0 40 00 39 	cp.w	r0,57
80008d40:	c0 a0       	breq	80008d54 <_dtoa_r+0xa90>
80008d42:	2f f0       	sub	r0,-1
80008d44:	c0 c8       	rjmp	80008d5c <_dtoa_r+0xa98>
80008d46:	58 06       	cp.w	r6,0
80008d48:	e0 8a 00 0c 	brle	80008d60 <_dtoa_r+0xa9c>
80008d4c:	40 26       	lddsp	r6,sp[0x8]
80008d4e:	e0 40 00 39 	cp.w	r0,57
80008d52:	c0 41       	brne	80008d5a <_dtoa_r+0xa96>
80008d54:	33 98       	mov	r8,57
80008d56:	0a c8       	st.b	r5++,r8
80008d58:	c6 78       	rjmp	80008e26 <_dtoa_r+0xb62>
80008d5a:	2f f0       	sub	r0,-1
80008d5c:	0a c0       	st.b	r5++,r0
80008d5e:	c7 58       	rjmp	80008e48 <_dtoa_r+0xb84>
80008d60:	0a c0       	st.b	r5++,r0
80008d62:	40 9a       	lddsp	r10,sp[0x24]
80008d64:	40 e9       	lddsp	r9,sp[0x38]
80008d66:	12 3a       	cp.w	r10,r9
80008d68:	c4 30       	breq	80008dee <_dtoa_r+0xb2a>
80008d6a:	06 9b       	mov	r11,r3
80008d6c:	30 09       	mov	r9,0
80008d6e:	30 aa       	mov	r10,10
80008d70:	0e 9c       	mov	r12,r7
80008d72:	e0 a0 09 61 	rcall	8000a034 <__multadd>
80008d76:	40 48       	lddsp	r8,sp[0x10]
80008d78:	18 93       	mov	r3,r12
80008d7a:	08 38       	cp.w	r8,r4
80008d7c:	c0 91       	brne	80008d8e <_dtoa_r+0xaca>
80008d7e:	10 9b       	mov	r11,r8
80008d80:	30 09       	mov	r9,0
80008d82:	30 aa       	mov	r10,10
80008d84:	0e 9c       	mov	r12,r7
80008d86:	e0 a0 09 57 	rcall	8000a034 <__multadd>
80008d8a:	50 4c       	stdsp	sp[0x10],r12
80008d8c:	c0 e8       	rjmp	80008da8 <_dtoa_r+0xae4>
80008d8e:	40 4b       	lddsp	r11,sp[0x10]
80008d90:	30 09       	mov	r9,0
80008d92:	30 aa       	mov	r10,10
80008d94:	0e 9c       	mov	r12,r7
80008d96:	e0 a0 09 4f 	rcall	8000a034 <__multadd>
80008d9a:	08 9b       	mov	r11,r4
80008d9c:	50 4c       	stdsp	sp[0x10],r12
80008d9e:	30 09       	mov	r9,0
80008da0:	30 aa       	mov	r10,10
80008da2:	0e 9c       	mov	r12,r7
80008da4:	e0 a0 09 48 	rcall	8000a034 <__multadd>
80008da8:	18 94       	mov	r4,r12
80008daa:	40 9c       	lddsp	r12,sp[0x24]
80008dac:	2f fc       	sub	r12,-1
80008dae:	50 9c       	stdsp	sp[0x24],r12
80008db0:	c7 9b       	rjmp	80008ca2 <_dtoa_r+0x9de>
80008db2:	30 18       	mov	r8,1
80008db4:	06 90       	mov	r0,r3
80008db6:	40 85       	lddsp	r5,sp[0x20]
80008db8:	08 93       	mov	r3,r4
80008dba:	0c 94       	mov	r4,r6
80008dbc:	10 96       	mov	r6,r8
80008dbe:	04 9b       	mov	r11,r2
80008dc0:	00 9c       	mov	r12,r0
80008dc2:	fe b0 f9 f1 	rcall	800081a4 <quorem>
80008dc6:	2d 0c       	sub	r12,-48
80008dc8:	0a cc       	st.b	r5++,r12
80008dca:	02 36       	cp.w	r6,r1
80008dcc:	c0 a4       	brge	80008de0 <_dtoa_r+0xb1c>
80008dce:	00 9b       	mov	r11,r0
80008dd0:	30 09       	mov	r9,0
80008dd2:	30 aa       	mov	r10,10
80008dd4:	0e 9c       	mov	r12,r7
80008dd6:	2f f6       	sub	r6,-1
80008dd8:	e0 a0 09 2e 	rcall	8000a034 <__multadd>
80008ddc:	18 90       	mov	r0,r12
80008dde:	cf 0b       	rjmp	80008dbe <_dtoa_r+0xafa>
80008de0:	08 96       	mov	r6,r4
80008de2:	30 0b       	mov	r11,0
80008de4:	06 94       	mov	r4,r3
80008de6:	50 4b       	stdsp	sp[0x10],r11
80008de8:	00 93       	mov	r3,r0
80008dea:	18 90       	mov	r0,r12
80008dec:	c0 28       	rjmp	80008df0 <_dtoa_r+0xb2c>
80008dee:	40 26       	lddsp	r6,sp[0x8]
80008df0:	06 9b       	mov	r11,r3
80008df2:	30 1a       	mov	r10,1
80008df4:	0e 9c       	mov	r12,r7
80008df6:	e0 a0 08 53 	rcall	80009e9c <__lshift>
80008dfa:	04 9b       	mov	r11,r2
80008dfc:	18 93       	mov	r3,r12
80008dfe:	e0 a0 07 2b 	rcall	80009c54 <__mcmp>
80008e02:	e0 89 00 12 	brgt	80008e26 <_dtoa_r+0xb62>
80008e06:	c1 b1       	brne	80008e3c <_dtoa_r+0xb78>
80008e08:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
80008e0c:	c0 d1       	brne	80008e26 <_dtoa_r+0xb62>
80008e0e:	c1 78       	rjmp	80008e3c <_dtoa_r+0xb78>
80008e10:	40 89       	lddsp	r9,sp[0x20]
80008e12:	12 38       	cp.w	r8,r9
80008e14:	c0 30       	breq	80008e1a <_dtoa_r+0xb56>
80008e16:	10 95       	mov	r5,r8
80008e18:	c0 88       	rjmp	80008e28 <_dtoa_r+0xb64>
80008e1a:	2f f6       	sub	r6,-1
80008e1c:	50 66       	stdsp	sp[0x18],r6
80008e1e:	33 18       	mov	r8,49
80008e20:	40 8c       	lddsp	r12,sp[0x20]
80008e22:	b8 88       	st.b	r12[0x0],r8
80008e24:	c1 38       	rjmp	80008e4a <_dtoa_r+0xb86>
80008e26:	33 9a       	mov	r10,57
80008e28:	0a 98       	mov	r8,r5
80008e2a:	11 79       	ld.ub	r9,--r8
80008e2c:	f4 09 18 00 	cp.b	r9,r10
80008e30:	cf 00       	breq	80008e10 <_dtoa_r+0xb4c>
80008e32:	2f f9       	sub	r9,-1
80008e34:	b0 89       	st.b	r8[0x0],r9
80008e36:	c0 98       	rjmp	80008e48 <_dtoa_r+0xb84>
80008e38:	10 95       	mov	r5,r8
80008e3a:	c0 28       	rjmp	80008e3e <_dtoa_r+0xb7a>
80008e3c:	33 09       	mov	r9,48
80008e3e:	0a 98       	mov	r8,r5
80008e40:	11 7a       	ld.ub	r10,--r8
80008e42:	f2 0a 18 00 	cp.b	r10,r9
80008e46:	cf 90       	breq	80008e38 <_dtoa_r+0xb74>
80008e48:	50 66       	stdsp	sp[0x18],r6
80008e4a:	04 9b       	mov	r11,r2
80008e4c:	0e 9c       	mov	r12,r7
80008e4e:	e0 a0 07 1d 	rcall	80009c88 <_Bfree>
80008e52:	58 04       	cp.w	r4,0
80008e54:	c1 20       	breq	80008e78 <_dtoa_r+0xbb4>
80008e56:	40 4b       	lddsp	r11,sp[0x10]
80008e58:	08 3b       	cp.w	r11,r4
80008e5a:	5f 19       	srne	r9
80008e5c:	58 0b       	cp.w	r11,0
80008e5e:	5f 18       	srne	r8
80008e60:	f3 e8 00 08 	and	r8,r9,r8
80008e64:	c0 40       	breq	80008e6c <_dtoa_r+0xba8>
80008e66:	0e 9c       	mov	r12,r7
80008e68:	e0 a0 07 10 	rcall	80009c88 <_Bfree>
80008e6c:	08 9b       	mov	r11,r4
80008e6e:	0e 9c       	mov	r12,r7
80008e70:	e0 a0 07 0c 	rcall	80009c88 <_Bfree>
80008e74:	c0 28       	rjmp	80008e78 <_dtoa_r+0xbb4>
80008e76:	50 66       	stdsp	sp[0x18],r6
80008e78:	0e 9c       	mov	r12,r7
80008e7a:	06 9b       	mov	r11,r3
80008e7c:	e0 a0 07 06 	rcall	80009c88 <_Bfree>
80008e80:	30 08       	mov	r8,0
80008e82:	aa 88       	st.b	r5[0x0],r8
80008e84:	40 68       	lddsp	r8,sp[0x18]
80008e86:	41 5a       	lddsp	r10,sp[0x54]
80008e88:	2f f8       	sub	r8,-1
80008e8a:	41 29       	lddsp	r9,sp[0x48]
80008e8c:	95 08       	st.w	r10[0x0],r8
80008e8e:	40 8c       	lddsp	r12,sp[0x20]
80008e90:	58 09       	cp.w	r9,0
80008e92:	fb f8 10 12 	ld.wne	r8,sp[0x48]
80008e96:	f1 f5 1a 00 	st.wne	r8[0x0],r5
80008e9a:	2e 6d       	sub	sp,-104
80008e9c:	d8 32       	popm	r0-r7,pc
80008e9e:	d7 03       	nop

80008ea0 <_fflush_r>:
80008ea0:	d4 21       	pushm	r4-r7,lr
80008ea2:	16 97       	mov	r7,r11
80008ea4:	18 96       	mov	r6,r12
80008ea6:	76 48       	ld.w	r8,r11[0x10]
80008ea8:	58 08       	cp.w	r8,0
80008eaa:	c7 f0       	breq	80008fa8 <_fflush_r+0x108>
80008eac:	58 0c       	cp.w	r12,0
80008eae:	c0 50       	breq	80008eb8 <_fflush_r+0x18>
80008eb0:	78 68       	ld.w	r8,r12[0x18]
80008eb2:	58 08       	cp.w	r8,0
80008eb4:	c0 21       	brne	80008eb8 <_fflush_r+0x18>
80008eb6:	cc dc       	rcall	80009050 <__sinit>
80008eb8:	fe c8 c8 38 	sub	r8,pc,-14280
80008ebc:	10 37       	cp.w	r7,r8
80008ebe:	c0 31       	brne	80008ec4 <_fflush_r+0x24>
80008ec0:	6c 07       	ld.w	r7,r6[0x0]
80008ec2:	c0 c8       	rjmp	80008eda <_fflush_r+0x3a>
80008ec4:	fe c8 c8 24 	sub	r8,pc,-14300
80008ec8:	10 37       	cp.w	r7,r8
80008eca:	c0 31       	brne	80008ed0 <_fflush_r+0x30>
80008ecc:	6c 17       	ld.w	r7,r6[0x4]
80008ece:	c0 68       	rjmp	80008eda <_fflush_r+0x3a>
80008ed0:	fe c8 c8 10 	sub	r8,pc,-14320
80008ed4:	10 37       	cp.w	r7,r8
80008ed6:	ed f7 00 02 	ld.weq	r7,r6[0x8]
80008eda:	8e 6a       	ld.sh	r10,r7[0xc]
80008edc:	14 98       	mov	r8,r10
80008ede:	ed ba 00 03 	bld	r10,0x3
80008ee2:	c4 20       	breq	80008f66 <_fflush_r+0xc6>
80008ee4:	ab ba       	sbr	r10,0xb
80008ee6:	ae 6a       	st.h	r7[0xc],r10
80008ee8:	6e 18       	ld.w	r8,r7[0x4]
80008eea:	58 08       	cp.w	r8,0
80008eec:	e0 89 00 06 	brgt	80008ef8 <_fflush_r+0x58>
80008ef0:	6f 08       	ld.w	r8,r7[0x40]
80008ef2:	58 08       	cp.w	r8,0
80008ef4:	e0 8a 00 5a 	brle	80008fa8 <_fflush_r+0x108>
80008ef8:	6e b8       	ld.w	r8,r7[0x2c]
80008efa:	58 08       	cp.w	r8,0
80008efc:	c5 60       	breq	80008fa8 <_fflush_r+0x108>
80008efe:	e2 1a 10 00 	andl	r10,0x1000,COH
80008f02:	c0 30       	breq	80008f08 <_fflush_r+0x68>
80008f04:	6f 55       	ld.w	r5,r7[0x54]
80008f06:	c0 f8       	rjmp	80008f24 <_fflush_r+0x84>
80008f08:	30 19       	mov	r9,1
80008f0a:	6e 8b       	ld.w	r11,r7[0x20]
80008f0c:	0c 9c       	mov	r12,r6
80008f0e:	5d 18       	icall	r8
80008f10:	18 95       	mov	r5,r12
80008f12:	5b fc       	cp.w	r12,-1
80008f14:	c0 81       	brne	80008f24 <_fflush_r+0x84>
80008f16:	6c 38       	ld.w	r8,r6[0xc]
80008f18:	59 d8       	cp.w	r8,29
80008f1a:	c4 70       	breq	80008fa8 <_fflush_r+0x108>
80008f1c:	8e 68       	ld.sh	r8,r7[0xc]
80008f1e:	a7 a8       	sbr	r8,0x6
80008f20:	ae 68       	st.h	r7[0xc],r8
80008f22:	d8 22       	popm	r4-r7,pc
80008f24:	8e 68       	ld.sh	r8,r7[0xc]
80008f26:	ed b8 00 02 	bld	r8,0x2
80008f2a:	c0 91       	brne	80008f3c <_fflush_r+0x9c>
80008f2c:	6e 18       	ld.w	r8,r7[0x4]
80008f2e:	10 15       	sub	r5,r8
80008f30:	6e d8       	ld.w	r8,r7[0x34]
80008f32:	58 08       	cp.w	r8,0
80008f34:	ef f8 10 10 	ld.wne	r8,r7[0x40]
80008f38:	eb d8 e1 15 	subne	r5,r5,r8
80008f3c:	6e b8       	ld.w	r8,r7[0x2c]
80008f3e:	0c 9c       	mov	r12,r6
80008f40:	30 09       	mov	r9,0
80008f42:	0a 9a       	mov	r10,r5
80008f44:	6e 8b       	ld.w	r11,r7[0x20]
80008f46:	5d 18       	icall	r8
80008f48:	8e 68       	ld.sh	r8,r7[0xc]
80008f4a:	0a 3c       	cp.w	r12,r5
80008f4c:	c2 61       	brne	80008f98 <_fflush_r+0xf8>
80008f4e:	ab d8       	cbr	r8,0xb
80008f50:	30 0c       	mov	r12,0
80008f52:	6e 49       	ld.w	r9,r7[0x10]
80008f54:	ae 68       	st.h	r7[0xc],r8
80008f56:	8f 1c       	st.w	r7[0x4],r12
80008f58:	8f 09       	st.w	r7[0x0],r9
80008f5a:	ed b8 00 0c 	bld	r8,0xc
80008f5e:	c2 51       	brne	80008fa8 <_fflush_r+0x108>
80008f60:	ef 45 00 54 	st.w	r7[84],r5
80008f64:	d8 22       	popm	r4-r7,pc
80008f66:	6e 45       	ld.w	r5,r7[0x10]
80008f68:	58 05       	cp.w	r5,0
80008f6a:	c1 f0       	breq	80008fa8 <_fflush_r+0x108>
80008f6c:	6e 04       	ld.w	r4,r7[0x0]
80008f6e:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
80008f72:	8f 05       	st.w	r7[0x0],r5
80008f74:	f9 b8 01 00 	movne	r8,0
80008f78:	ef f8 00 05 	ld.weq	r8,r7[0x14]
80008f7c:	0a 14       	sub	r4,r5
80008f7e:	8f 28       	st.w	r7[0x8],r8
80008f80:	c1 18       	rjmp	80008fa2 <_fflush_r+0x102>
80008f82:	08 99       	mov	r9,r4
80008f84:	0a 9a       	mov	r10,r5
80008f86:	6e a8       	ld.w	r8,r7[0x28]
80008f88:	6e 8b       	ld.w	r11,r7[0x20]
80008f8a:	0c 9c       	mov	r12,r6
80008f8c:	5d 18       	icall	r8
80008f8e:	18 14       	sub	r4,r12
80008f90:	58 0c       	cp.w	r12,0
80008f92:	e0 89 00 07 	brgt	80008fa0 <_fflush_r+0x100>
80008f96:	8e 68       	ld.sh	r8,r7[0xc]
80008f98:	a7 a8       	sbr	r8,0x6
80008f9a:	3f fc       	mov	r12,-1
80008f9c:	ae 68       	st.h	r7[0xc],r8
80008f9e:	d8 22       	popm	r4-r7,pc
80008fa0:	18 05       	add	r5,r12
80008fa2:	58 04       	cp.w	r4,0
80008fa4:	fe 99 ff ef 	brgt	80008f82 <_fflush_r+0xe2>
80008fa8:	d8 2a       	popm	r4-r7,pc,r12=0
80008faa:	d7 03       	nop

80008fac <__sfp_lock_acquire>:
80008fac:	5e fc       	retal	r12

80008fae <__sfp_lock_release>:
80008fae:	5e fc       	retal	r12

80008fb0 <_cleanup_r>:
80008fb0:	d4 01       	pushm	lr
80008fb2:	fe cb e8 6a 	sub	r11,pc,-6038
80008fb6:	e0 a0 02 fd 	rcall	800095b0 <_fwalk>
80008fba:	d8 02       	popm	pc

80008fbc <__sfmoreglue>:
80008fbc:	d4 21       	pushm	r4-r7,lr
80008fbe:	16 95       	mov	r5,r11
80008fc0:	f6 06 10 5c 	mul	r6,r11,92
80008fc4:	ec cb ff f4 	sub	r11,r6,-12
80008fc8:	e0 a0 03 84 	rcall	800096d0 <_malloc_r>
80008fcc:	18 97       	mov	r7,r12
80008fce:	c0 90       	breq	80008fe0 <__sfmoreglue+0x24>
80008fd0:	99 15       	st.w	r12[0x4],r5
80008fd2:	30 0b       	mov	r11,0
80008fd4:	2f 4c       	sub	r12,-12
80008fd6:	0c 9a       	mov	r10,r6
80008fd8:	8f 2c       	st.w	r7[0x8],r12
80008fda:	8f 0b       	st.w	r7[0x0],r11
80008fdc:	e0 a0 05 bc 	rcall	80009b54 <memset>
80008fe0:	0e 9c       	mov	r12,r7
80008fe2:	d8 22       	popm	r4-r7,pc

80008fe4 <__sfp>:
80008fe4:	d4 21       	pushm	r4-r7,lr
80008fe6:	fe c8 c9 02 	sub	r8,pc,-14078
80008fea:	18 96       	mov	r6,r12
80008fec:	70 07       	ld.w	r7,r8[0x0]
80008fee:	6e 68       	ld.w	r8,r7[0x18]
80008ff0:	58 08       	cp.w	r8,0
80008ff2:	c0 31       	brne	80008ff8 <__sfp+0x14>
80008ff4:	0e 9c       	mov	r12,r7
80008ff6:	c2 dc       	rcall	80009050 <__sinit>
80008ff8:	ee c7 ff 28 	sub	r7,r7,-216
80008ffc:	30 05       	mov	r5,0
80008ffe:	6e 2c       	ld.w	r12,r7[0x8]
80009000:	6e 18       	ld.w	r8,r7[0x4]
80009002:	c0 68       	rjmp	8000900e <__sfp+0x2a>
80009004:	98 69       	ld.sh	r9,r12[0xc]
80009006:	ea 09 19 00 	cp.h	r9,r5
8000900a:	c1 10       	breq	8000902c <__sfp+0x48>
8000900c:	2a 4c       	sub	r12,-92
8000900e:	20 18       	sub	r8,1
80009010:	cf a7       	brpl	80009004 <__sfp+0x20>
80009012:	6e 08       	ld.w	r8,r7[0x0]
80009014:	58 08       	cp.w	r8,0
80009016:	c0 61       	brne	80009022 <__sfp+0x3e>
80009018:	30 4b       	mov	r11,4
8000901a:	0c 9c       	mov	r12,r6
8000901c:	cd 0f       	rcall	80008fbc <__sfmoreglue>
8000901e:	8f 0c       	st.w	r7[0x0],r12
80009020:	c0 30       	breq	80009026 <__sfp+0x42>
80009022:	6e 07       	ld.w	r7,r7[0x0]
80009024:	ce db       	rjmp	80008ffe <__sfp+0x1a>
80009026:	30 c8       	mov	r8,12
80009028:	8d 38       	st.w	r6[0xc],r8
8000902a:	d8 22       	popm	r4-r7,pc
8000902c:	30 08       	mov	r8,0
8000902e:	f9 48 00 4c 	st.w	r12[76],r8
80009032:	99 08       	st.w	r12[0x0],r8
80009034:	99 28       	st.w	r12[0x8],r8
80009036:	99 18       	st.w	r12[0x4],r8
80009038:	99 48       	st.w	r12[0x10],r8
8000903a:	99 58       	st.w	r12[0x14],r8
8000903c:	99 68       	st.w	r12[0x18],r8
8000903e:	99 d8       	st.w	r12[0x34],r8
80009040:	99 e8       	st.w	r12[0x38],r8
80009042:	f9 48 00 48 	st.w	r12[72],r8
80009046:	3f f8       	mov	r8,-1
80009048:	b8 78       	st.h	r12[0xe],r8
8000904a:	30 18       	mov	r8,1
8000904c:	b8 68       	st.h	r12[0xc],r8
8000904e:	d8 22       	popm	r4-r7,pc

80009050 <__sinit>:
80009050:	d4 21       	pushm	r4-r7,lr
80009052:	18 96       	mov	r6,r12
80009054:	78 67       	ld.w	r7,r12[0x18]
80009056:	58 07       	cp.w	r7,0
80009058:	c4 91       	brne	800090ea <__sinit+0x9a>
8000905a:	fe c8 00 aa 	sub	r8,pc,170
8000905e:	30 15       	mov	r5,1
80009060:	99 a8       	st.w	r12[0x28],r8
80009062:	f9 47 00 d8 	st.w	r12[216],r7
80009066:	f9 47 00 dc 	st.w	r12[220],r7
8000906a:	f9 47 00 e0 	st.w	r12[224],r7
8000906e:	99 65       	st.w	r12[0x18],r5
80009070:	cb af       	rcall	80008fe4 <__sfp>
80009072:	8d 0c       	st.w	r6[0x0],r12
80009074:	0c 9c       	mov	r12,r6
80009076:	cb 7f       	rcall	80008fe4 <__sfp>
80009078:	8d 1c       	st.w	r6[0x4],r12
8000907a:	0c 9c       	mov	r12,r6
8000907c:	cb 4f       	rcall	80008fe4 <__sfp>
8000907e:	6c 09       	ld.w	r9,r6[0x0]
80009080:	30 48       	mov	r8,4
80009082:	93 07       	st.w	r9[0x0],r7
80009084:	b2 68       	st.h	r9[0xc],r8
80009086:	93 17       	st.w	r9[0x4],r7
80009088:	93 27       	st.w	r9[0x8],r7
8000908a:	6c 18       	ld.w	r8,r6[0x4]
8000908c:	b2 77       	st.h	r9[0xe],r7
8000908e:	93 47       	st.w	r9[0x10],r7
80009090:	93 57       	st.w	r9[0x14],r7
80009092:	93 67       	st.w	r9[0x18],r7
80009094:	93 89       	st.w	r9[0x20],r9
80009096:	91 07       	st.w	r8[0x0],r7
80009098:	91 17       	st.w	r8[0x4],r7
8000909a:	91 27       	st.w	r8[0x8],r7
8000909c:	fe ce eb e4 	sub	lr,pc,-5148
800090a0:	fe cb ec 14 	sub	r11,pc,-5100
800090a4:	93 9e       	st.w	r9[0x24],lr
800090a6:	93 ab       	st.w	r9[0x28],r11
800090a8:	fe ca ec 3c 	sub	r10,pc,-5060
800090ac:	fe c4 ec 48 	sub	r4,pc,-5048
800090b0:	93 ba       	st.w	r9[0x2c],r10
800090b2:	93 c4       	st.w	r9[0x30],r4
800090b4:	30 99       	mov	r9,9
800090b6:	b0 69       	st.h	r8[0xc],r9
800090b8:	b0 75       	st.h	r8[0xe],r5
800090ba:	91 c4       	st.w	r8[0x30],r4
800090bc:	91 47       	st.w	r8[0x10],r7
800090be:	91 57       	st.w	r8[0x14],r7
800090c0:	91 67       	st.w	r8[0x18],r7
800090c2:	91 88       	st.w	r8[0x20],r8
800090c4:	91 9e       	st.w	r8[0x24],lr
800090c6:	91 ab       	st.w	r8[0x28],r11
800090c8:	91 ba       	st.w	r8[0x2c],r10
800090ca:	8d 2c       	st.w	r6[0x8],r12
800090cc:	31 28       	mov	r8,18
800090ce:	99 07       	st.w	r12[0x0],r7
800090d0:	b8 68       	st.h	r12[0xc],r8
800090d2:	99 17       	st.w	r12[0x4],r7
800090d4:	99 27       	st.w	r12[0x8],r7
800090d6:	30 28       	mov	r8,2
800090d8:	b8 78       	st.h	r12[0xe],r8
800090da:	99 c4       	st.w	r12[0x30],r4
800090dc:	99 67       	st.w	r12[0x18],r7
800090de:	99 9e       	st.w	r12[0x24],lr
800090e0:	99 ab       	st.w	r12[0x28],r11
800090e2:	99 ba       	st.w	r12[0x2c],r10
800090e4:	99 47       	st.w	r12[0x10],r7
800090e6:	99 57       	st.w	r12[0x14],r7
800090e8:	99 8c       	st.w	r12[0x20],r12
800090ea:	d8 22       	popm	r4-r7,pc

800090ec <_malloc_trim_r>:
800090ec:	d4 21       	pushm	r4-r7,lr
800090ee:	16 95       	mov	r5,r11
800090f0:	18 97       	mov	r7,r12
800090f2:	e0 a0 05 38 	rcall	80009b62 <__malloc_lock>
800090f6:	e0 64 01 28 	mov	r4,296
800090fa:	68 28       	ld.w	r8,r4[0x8]
800090fc:	70 16       	ld.w	r6,r8[0x4]
800090fe:	e0 16 ff fc 	andl	r6,0xfffc
80009102:	ec c8 ff 91 	sub	r8,r6,-111
80009106:	f0 05 01 05 	sub	r5,r8,r5
8000910a:	e0 15 ff 80 	andl	r5,0xff80
8000910e:	ea c5 00 80 	sub	r5,r5,128
80009112:	e0 45 00 7f 	cp.w	r5,127
80009116:	e0 8a 00 25 	brle	80009160 <_malloc_trim_r+0x74>
8000911a:	30 0b       	mov	r11,0
8000911c:	0e 9c       	mov	r12,r7
8000911e:	e0 a0 09 93 	rcall	8000a444 <_sbrk_r>
80009122:	68 28       	ld.w	r8,r4[0x8]
80009124:	0c 08       	add	r8,r6
80009126:	10 3c       	cp.w	r12,r8
80009128:	c1 c1       	brne	80009160 <_malloc_trim_r+0x74>
8000912a:	ea 0b 11 00 	rsub	r11,r5,0
8000912e:	0e 9c       	mov	r12,r7
80009130:	e0 a0 09 8a 	rcall	8000a444 <_sbrk_r>
80009134:	5b fc       	cp.w	r12,-1
80009136:	c1 91       	brne	80009168 <_malloc_trim_r+0x7c>
80009138:	30 0b       	mov	r11,0
8000913a:	0e 9c       	mov	r12,r7
8000913c:	e0 a0 09 84 	rcall	8000a444 <_sbrk_r>
80009140:	68 28       	ld.w	r8,r4[0x8]
80009142:	f8 08 01 09 	sub	r9,r12,r8
80009146:	58 f9       	cp.w	r9,15
80009148:	e0 8a 00 0c 	brle	80009160 <_malloc_trim_r+0x74>
8000914c:	a1 a9       	sbr	r9,0x0
8000914e:	91 19       	st.w	r8[0x4],r9
80009150:	e0 68 05 34 	mov	r8,1332
80009154:	70 09       	ld.w	r9,r8[0x0]
80009156:	e0 68 06 7c 	mov	r8,1660
8000915a:	f8 09 01 09 	sub	r9,r12,r9
8000915e:	91 09       	st.w	r8[0x0],r9
80009160:	0e 9c       	mov	r12,r7
80009162:	e0 a0 05 01 	rcall	80009b64 <__malloc_unlock>
80009166:	d8 2a       	popm	r4-r7,pc,r12=0
80009168:	68 28       	ld.w	r8,r4[0x8]
8000916a:	0a 16       	sub	r6,r5
8000916c:	a1 a6       	sbr	r6,0x0
8000916e:	91 16       	st.w	r8[0x4],r6
80009170:	e0 68 06 7c 	mov	r8,1660
80009174:	70 09       	ld.w	r9,r8[0x0]
80009176:	0a 19       	sub	r9,r5
80009178:	0e 9c       	mov	r12,r7
8000917a:	91 09       	st.w	r8[0x0],r9
8000917c:	e0 a0 04 f4 	rcall	80009b64 <__malloc_unlock>
80009180:	da 2a       	popm	r4-r7,pc,r12=1
80009182:	d7 03       	nop

80009184 <_free_r>:
80009184:	d4 21       	pushm	r4-r7,lr
80009186:	16 96       	mov	r6,r11
80009188:	18 97       	mov	r7,r12
8000918a:	58 0b       	cp.w	r11,0
8000918c:	e0 80 00 c0 	breq	8000930c <_free_r+0x188>
80009190:	e0 a0 04 e9 	rcall	80009b62 <__malloc_lock>
80009194:	20 86       	sub	r6,8
80009196:	e0 6a 01 28 	mov	r10,296
8000919a:	6c 18       	ld.w	r8,r6[0x4]
8000919c:	74 2e       	ld.w	lr,r10[0x8]
8000919e:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
800091a2:	a1 c8       	cbr	r8,0x0
800091a4:	ec 08 00 09 	add	r9,r6,r8
800091a8:	72 1b       	ld.w	r11,r9[0x4]
800091aa:	e0 1b ff fc 	andl	r11,0xfffc
800091ae:	1c 39       	cp.w	r9,lr
800091b0:	c1 e1       	brne	800091ec <_free_r+0x68>
800091b2:	f6 08 00 08 	add	r8,r11,r8
800091b6:	58 0c       	cp.w	r12,0
800091b8:	c0 81       	brne	800091c8 <_free_r+0x44>
800091ba:	6c 09       	ld.w	r9,r6[0x0]
800091bc:	12 16       	sub	r6,r9
800091be:	12 08       	add	r8,r9
800091c0:	6c 3b       	ld.w	r11,r6[0xc]
800091c2:	6c 29       	ld.w	r9,r6[0x8]
800091c4:	97 29       	st.w	r11[0x8],r9
800091c6:	93 3b       	st.w	r9[0xc],r11
800091c8:	10 99       	mov	r9,r8
800091ca:	95 26       	st.w	r10[0x8],r6
800091cc:	a1 a9       	sbr	r9,0x0
800091ce:	8d 19       	st.w	r6[0x4],r9
800091d0:	e0 69 05 30 	mov	r9,1328
800091d4:	72 09       	ld.w	r9,r9[0x0]
800091d6:	12 38       	cp.w	r8,r9
800091d8:	c0 63       	brcs	800091e4 <_free_r+0x60>
800091da:	e0 68 06 78 	mov	r8,1656
800091de:	0e 9c       	mov	r12,r7
800091e0:	70 0b       	ld.w	r11,r8[0x0]
800091e2:	c8 5f       	rcall	800090ec <_malloc_trim_r>
800091e4:	0e 9c       	mov	r12,r7
800091e6:	e0 a0 04 bf 	rcall	80009b64 <__malloc_unlock>
800091ea:	d8 22       	popm	r4-r7,pc
800091ec:	93 1b       	st.w	r9[0x4],r11
800091ee:	58 0c       	cp.w	r12,0
800091f0:	c0 30       	breq	800091f6 <_free_r+0x72>
800091f2:	30 0c       	mov	r12,0
800091f4:	c1 08       	rjmp	80009214 <_free_r+0x90>
800091f6:	6c 0e       	ld.w	lr,r6[0x0]
800091f8:	f4 c5 ff f8 	sub	r5,r10,-8
800091fc:	1c 16       	sub	r6,lr
800091fe:	1c 08       	add	r8,lr
80009200:	6c 2e       	ld.w	lr,r6[0x8]
80009202:	0a 3e       	cp.w	lr,r5
80009204:	f9 bc 00 01 	moveq	r12,1
80009208:	ed f5 10 03 	ld.wne	r5,r6[0xc]
8000920c:	eb fe 1a 02 	st.wne	r5[0x8],lr
80009210:	fd f5 1a 03 	st.wne	lr[0xc],r5
80009214:	f2 0b 00 0e 	add	lr,r9,r11
80009218:	7c 1e       	ld.w	lr,lr[0x4]
8000921a:	ed be 00 00 	bld	lr,0x0
8000921e:	c1 40       	breq	80009246 <_free_r+0xc2>
80009220:	16 08       	add	r8,r11
80009222:	58 0c       	cp.w	r12,0
80009224:	c0 d1       	brne	8000923e <_free_r+0xba>
80009226:	e0 6e 01 28 	mov	lr,296
8000922a:	72 2b       	ld.w	r11,r9[0x8]
8000922c:	2f 8e       	sub	lr,-8
8000922e:	1c 3b       	cp.w	r11,lr
80009230:	c0 71       	brne	8000923e <_free_r+0xba>
80009232:	97 36       	st.w	r11[0xc],r6
80009234:	97 26       	st.w	r11[0x8],r6
80009236:	8d 2b       	st.w	r6[0x8],r11
80009238:	8d 3b       	st.w	r6[0xc],r11
8000923a:	30 1c       	mov	r12,1
8000923c:	c0 58       	rjmp	80009246 <_free_r+0xc2>
8000923e:	72 2b       	ld.w	r11,r9[0x8]
80009240:	72 39       	ld.w	r9,r9[0xc]
80009242:	93 2b       	st.w	r9[0x8],r11
80009244:	97 39       	st.w	r11[0xc],r9
80009246:	10 99       	mov	r9,r8
80009248:	ec 08 09 08 	st.w	r6[r8],r8
8000924c:	a1 a9       	sbr	r9,0x0
8000924e:	8d 19       	st.w	r6[0x4],r9
80009250:	58 0c       	cp.w	r12,0
80009252:	c5 a1       	brne	80009306 <_free_r+0x182>
80009254:	e0 48 01 ff 	cp.w	r8,511
80009258:	e0 8b 00 13 	brhi	8000927e <_free_r+0xfa>
8000925c:	a3 98       	lsr	r8,0x3
8000925e:	f4 08 00 39 	add	r9,r10,r8<<0x3
80009262:	72 2b       	ld.w	r11,r9[0x8]
80009264:	8d 39       	st.w	r6[0xc],r9
80009266:	8d 2b       	st.w	r6[0x8],r11
80009268:	97 36       	st.w	r11[0xc],r6
8000926a:	93 26       	st.w	r9[0x8],r6
8000926c:	a3 48       	asr	r8,0x2
8000926e:	74 19       	ld.w	r9,r10[0x4]
80009270:	30 1b       	mov	r11,1
80009272:	f6 08 09 48 	lsl	r8,r11,r8
80009276:	f3 e8 10 08 	or	r8,r9,r8
8000927a:	95 18       	st.w	r10[0x4],r8
8000927c:	c4 58       	rjmp	80009306 <_free_r+0x182>
8000927e:	f0 0b 16 09 	lsr	r11,r8,0x9
80009282:	58 4b       	cp.w	r11,4
80009284:	e0 8b 00 06 	brhi	80009290 <_free_r+0x10c>
80009288:	f0 0b 16 06 	lsr	r11,r8,0x6
8000928c:	2c 8b       	sub	r11,-56
8000928e:	c2 08       	rjmp	800092ce <_free_r+0x14a>
80009290:	59 4b       	cp.w	r11,20
80009292:	e0 8b 00 04 	brhi	8000929a <_free_r+0x116>
80009296:	2a 5b       	sub	r11,-91
80009298:	c1 b8       	rjmp	800092ce <_free_r+0x14a>
8000929a:	e0 4b 00 54 	cp.w	r11,84
8000929e:	e0 8b 00 06 	brhi	800092aa <_free_r+0x126>
800092a2:	f0 0b 16 0c 	lsr	r11,r8,0xc
800092a6:	29 2b       	sub	r11,-110
800092a8:	c1 38       	rjmp	800092ce <_free_r+0x14a>
800092aa:	e0 4b 01 54 	cp.w	r11,340
800092ae:	e0 8b 00 06 	brhi	800092ba <_free_r+0x136>
800092b2:	f0 0b 16 0f 	lsr	r11,r8,0xf
800092b6:	28 9b       	sub	r11,-119
800092b8:	c0 b8       	rjmp	800092ce <_free_r+0x14a>
800092ba:	e0 4b 05 54 	cp.w	r11,1364
800092be:	e0 88 00 05 	brls	800092c8 <_free_r+0x144>
800092c2:	37 eb       	mov	r11,126
800092c4:	c0 58       	rjmp	800092ce <_free_r+0x14a>
800092c6:	d7 03       	nop
800092c8:	f0 0b 16 12 	lsr	r11,r8,0x12
800092cc:	28 4b       	sub	r11,-124
800092ce:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
800092d2:	78 29       	ld.w	r9,r12[0x8]
800092d4:	18 39       	cp.w	r9,r12
800092d6:	c0 e1       	brne	800092f2 <_free_r+0x16e>
800092d8:	74 18       	ld.w	r8,r10[0x4]
800092da:	a3 4b       	asr	r11,0x2
800092dc:	30 1c       	mov	r12,1
800092de:	f8 0b 09 4b 	lsl	r11,r12,r11
800092e2:	f1 eb 10 0b 	or	r11,r8,r11
800092e6:	12 98       	mov	r8,r9
800092e8:	95 1b       	st.w	r10[0x4],r11
800092ea:	c0 a8       	rjmp	800092fe <_free_r+0x17a>
800092ec:	72 29       	ld.w	r9,r9[0x8]
800092ee:	18 39       	cp.w	r9,r12
800092f0:	c0 60       	breq	800092fc <_free_r+0x178>
800092f2:	72 1a       	ld.w	r10,r9[0x4]
800092f4:	e0 1a ff fc 	andl	r10,0xfffc
800092f8:	14 38       	cp.w	r8,r10
800092fa:	cf 93       	brcs	800092ec <_free_r+0x168>
800092fc:	72 38       	ld.w	r8,r9[0xc]
800092fe:	8d 38       	st.w	r6[0xc],r8
80009300:	8d 29       	st.w	r6[0x8],r9
80009302:	93 36       	st.w	r9[0xc],r6
80009304:	91 26       	st.w	r8[0x8],r6
80009306:	0e 9c       	mov	r12,r7
80009308:	e0 a0 04 2e 	rcall	80009b64 <__malloc_unlock>
8000930c:	d8 22       	popm	r4-r7,pc
8000930e:	d7 03       	nop

80009310 <__sfvwrite_r>:
80009310:	d4 31       	pushm	r0-r7,lr
80009312:	20 3d       	sub	sp,12
80009314:	14 94       	mov	r4,r10
80009316:	18 95       	mov	r5,r12
80009318:	16 97       	mov	r7,r11
8000931a:	74 28       	ld.w	r8,r10[0x8]
8000931c:	58 08       	cp.w	r8,0
8000931e:	e0 80 01 45 	breq	800095a8 <__sfvwrite_r+0x298>
80009322:	96 68       	ld.sh	r8,r11[0xc]
80009324:	ed b8 00 03 	bld	r8,0x3
80009328:	c0 41       	brne	80009330 <__sfvwrite_r+0x20>
8000932a:	76 48       	ld.w	r8,r11[0x10]
8000932c:	58 08       	cp.w	r8,0
8000932e:	c0 c1       	brne	80009346 <__sfvwrite_r+0x36>
80009330:	0e 9b       	mov	r11,r7
80009332:	0a 9c       	mov	r12,r5
80009334:	fe b0 f6 ca 	rcall	800080c8 <__swsetup_r>
80009338:	c0 70       	breq	80009346 <__sfvwrite_r+0x36>
8000933a:	8e 68       	ld.sh	r8,r7[0xc]
8000933c:	a7 a8       	sbr	r8,0x6
8000933e:	ae 68       	st.h	r7[0xc],r8
80009340:	30 98       	mov	r8,9
80009342:	8b 38       	st.w	r5[0xc],r8
80009344:	c3 09       	rjmp	800095a4 <__sfvwrite_r+0x294>
80009346:	8e 63       	ld.sh	r3,r7[0xc]
80009348:	68 00       	ld.w	r0,r4[0x0]
8000934a:	06 96       	mov	r6,r3
8000934c:	e2 16 00 02 	andl	r6,0x2,COH
80009350:	c2 10       	breq	80009392 <__sfvwrite_r+0x82>
80009352:	30 03       	mov	r3,0
80009354:	e0 62 04 00 	mov	r2,1024
80009358:	06 96       	mov	r6,r3
8000935a:	c0 48       	rjmp	80009362 <__sfvwrite_r+0x52>
8000935c:	60 03       	ld.w	r3,r0[0x0]
8000935e:	60 16       	ld.w	r6,r0[0x4]
80009360:	2f 80       	sub	r0,-8
80009362:	58 06       	cp.w	r6,0
80009364:	cf c0       	breq	8000935c <__sfvwrite_r+0x4c>
80009366:	e0 46 04 00 	cp.w	r6,1024
8000936a:	ec 09 17 80 	movls	r9,r6
8000936e:	e4 09 17 b0 	movhi	r9,r2
80009372:	06 9a       	mov	r10,r3
80009374:	6e a8       	ld.w	r8,r7[0x28]
80009376:	6e 8b       	ld.w	r11,r7[0x20]
80009378:	0a 9c       	mov	r12,r5
8000937a:	5d 18       	icall	r8
8000937c:	18 16       	sub	r6,r12
8000937e:	58 0c       	cp.w	r12,0
80009380:	e0 8a 01 0f 	brle	8000959e <__sfvwrite_r+0x28e>
80009384:	68 28       	ld.w	r8,r4[0x8]
80009386:	18 18       	sub	r8,r12
80009388:	89 28       	st.w	r4[0x8],r8
8000938a:	e0 80 01 0f 	breq	800095a8 <__sfvwrite_r+0x298>
8000938e:	18 03       	add	r3,r12
80009390:	ce 9b       	rjmp	80009362 <__sfvwrite_r+0x52>
80009392:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
80009396:	c0 70       	breq	800093a4 <__sfvwrite_r+0x94>
80009398:	50 06       	stdsp	sp[0x0],r6
8000939a:	0c 93       	mov	r3,r6
8000939c:	0c 91       	mov	r1,r6
8000939e:	50 15       	stdsp	sp[0x4],r5
800093a0:	08 92       	mov	r2,r4
800093a2:	c9 e8       	rjmp	800094de <__sfvwrite_r+0x1ce>
800093a4:	06 96       	mov	r6,r3
800093a6:	08 91       	mov	r1,r4
800093a8:	c0 48       	rjmp	800093b0 <__sfvwrite_r+0xa0>
800093aa:	60 03       	ld.w	r3,r0[0x0]
800093ac:	60 16       	ld.w	r6,r0[0x4]
800093ae:	2f 80       	sub	r0,-8
800093b0:	58 06       	cp.w	r6,0
800093b2:	cf c0       	breq	800093aa <__sfvwrite_r+0x9a>
800093b4:	8e 68       	ld.sh	r8,r7[0xc]
800093b6:	6e 24       	ld.w	r4,r7[0x8]
800093b8:	10 99       	mov	r9,r8
800093ba:	e2 19 02 00 	andl	r9,0x200,COH
800093be:	c5 50       	breq	80009468 <__sfvwrite_r+0x158>
800093c0:	08 36       	cp.w	r6,r4
800093c2:	c4 33       	brcs	80009448 <__sfvwrite_r+0x138>
800093c4:	10 99       	mov	r9,r8
800093c6:	e2 19 04 80 	andl	r9,0x480,COH
800093ca:	c3 f0       	breq	80009448 <__sfvwrite_r+0x138>
800093cc:	6e 4b       	ld.w	r11,r7[0x10]
800093ce:	6e 09       	ld.w	r9,r7[0x0]
800093d0:	16 19       	sub	r9,r11
800093d2:	50 09       	stdsp	sp[0x0],r9
800093d4:	6e 59       	ld.w	r9,r7[0x14]
800093d6:	10 9c       	mov	r12,r8
800093d8:	f2 09 00 1a 	add	r10,r9,r9<<0x1
800093dc:	30 28       	mov	r8,2
800093de:	f4 08 0c 08 	divs	r8,r10,r8
800093e2:	fa e9 00 04 	st.d	sp[4],r8
800093e6:	10 94       	mov	r4,r8
800093e8:	40 09       	lddsp	r9,sp[0x0]
800093ea:	e2 1c 04 00 	andl	r12,0x400,COH
800093ee:	2f f9       	sub	r9,-1
800093f0:	0c 09       	add	r9,r6
800093f2:	12 38       	cp.w	r8,r9
800093f4:	f2 04 17 30 	movlo	r4,r9
800093f8:	58 0c       	cp.w	r12,0
800093fa:	c1 00       	breq	8000941a <__sfvwrite_r+0x10a>
800093fc:	08 9b       	mov	r11,r4
800093fe:	0a 9c       	mov	r12,r5
80009400:	c6 8d       	rcall	800096d0 <_malloc_r>
80009402:	18 92       	mov	r2,r12
80009404:	c1 40       	breq	8000942c <__sfvwrite_r+0x11c>
80009406:	40 0a       	lddsp	r10,sp[0x0]
80009408:	6e 4b       	ld.w	r11,r7[0x10]
8000940a:	fe b0 e4 7c 	rcall	80005d02 <memcpy>
8000940e:	8e 68       	ld.sh	r8,r7[0xc]
80009410:	e0 18 fb 7f 	andl	r8,0xfb7f
80009414:	a7 b8       	sbr	r8,0x7
80009416:	ae 68       	st.h	r7[0xc],r8
80009418:	c0 d8       	rjmp	80009432 <__sfvwrite_r+0x122>
8000941a:	08 9a       	mov	r10,r4
8000941c:	0a 9c       	mov	r12,r5
8000941e:	e0 a0 06 8f 	rcall	8000a13c <_realloc_r>
80009422:	18 92       	mov	r2,r12
80009424:	c0 71       	brne	80009432 <__sfvwrite_r+0x122>
80009426:	6e 4b       	ld.w	r11,r7[0x10]
80009428:	0a 9c       	mov	r12,r5
8000942a:	ca de       	rcall	80009184 <_free_r>
8000942c:	30 c8       	mov	r8,12
8000942e:	8b 38       	st.w	r5[0xc],r8
80009430:	cb 78       	rjmp	8000959e <__sfvwrite_r+0x28e>
80009432:	40 0a       	lddsp	r10,sp[0x0]
80009434:	40 09       	lddsp	r9,sp[0x0]
80009436:	e8 0a 01 0a 	sub	r10,r4,r10
8000943a:	e4 09 00 08 	add	r8,r2,r9
8000943e:	8f 54       	st.w	r7[0x14],r4
80009440:	8f 2a       	st.w	r7[0x8],r10
80009442:	8f 08       	st.w	r7[0x0],r8
80009444:	8f 42       	st.w	r7[0x10],r2
80009446:	0c 94       	mov	r4,r6
80009448:	08 36       	cp.w	r6,r4
8000944a:	ec 04 17 30 	movlo	r4,r6
8000944e:	06 9b       	mov	r11,r3
80009450:	08 9a       	mov	r10,r4
80009452:	6e 0c       	ld.w	r12,r7[0x0]
80009454:	e0 a0 03 61 	rcall	80009b16 <memmove>
80009458:	6e 08       	ld.w	r8,r7[0x0]
8000945a:	08 08       	add	r8,r4
8000945c:	8f 08       	st.w	r7[0x0],r8
8000945e:	6e 28       	ld.w	r8,r7[0x8]
80009460:	08 18       	sub	r8,r4
80009462:	0c 94       	mov	r4,r6
80009464:	8f 28       	st.w	r7[0x8],r8
80009466:	c3 08       	rjmp	800094c6 <__sfvwrite_r+0x1b6>
80009468:	08 36       	cp.w	r6,r4
8000946a:	5f ba       	srhi	r10
8000946c:	6e 0c       	ld.w	r12,r7[0x0]
8000946e:	6e 48       	ld.w	r8,r7[0x10]
80009470:	10 3c       	cp.w	r12,r8
80009472:	5f b8       	srhi	r8
80009474:	f5 e8 00 08 	and	r8,r10,r8
80009478:	f2 08 18 00 	cp.b	r8,r9
8000947c:	c0 e0       	breq	80009498 <__sfvwrite_r+0x188>
8000947e:	06 9b       	mov	r11,r3
80009480:	08 9a       	mov	r10,r4
80009482:	e0 a0 03 4a 	rcall	80009b16 <memmove>
80009486:	6e 08       	ld.w	r8,r7[0x0]
80009488:	08 08       	add	r8,r4
8000948a:	0e 9b       	mov	r11,r7
8000948c:	8f 08       	st.w	r7[0x0],r8
8000948e:	0a 9c       	mov	r12,r5
80009490:	fe b0 fd 08 	rcall	80008ea0 <_fflush_r>
80009494:	c1 90       	breq	800094c6 <__sfvwrite_r+0x1b6>
80009496:	c8 48       	rjmp	8000959e <__sfvwrite_r+0x28e>
80009498:	6e 59       	ld.w	r9,r7[0x14]
8000949a:	12 36       	cp.w	r6,r9
8000949c:	c0 a3       	brcs	800094b0 <__sfvwrite_r+0x1a0>
8000949e:	6e a8       	ld.w	r8,r7[0x28]
800094a0:	06 9a       	mov	r10,r3
800094a2:	6e 8b       	ld.w	r11,r7[0x20]
800094a4:	0a 9c       	mov	r12,r5
800094a6:	5d 18       	icall	r8
800094a8:	18 94       	mov	r4,r12
800094aa:	e0 89 00 0e 	brgt	800094c6 <__sfvwrite_r+0x1b6>
800094ae:	c7 88       	rjmp	8000959e <__sfvwrite_r+0x28e>
800094b0:	0c 9a       	mov	r10,r6
800094b2:	06 9b       	mov	r11,r3
800094b4:	e0 a0 03 31 	rcall	80009b16 <memmove>
800094b8:	6e 08       	ld.w	r8,r7[0x0]
800094ba:	0c 08       	add	r8,r6
800094bc:	0c 94       	mov	r4,r6
800094be:	8f 08       	st.w	r7[0x0],r8
800094c0:	6e 28       	ld.w	r8,r7[0x8]
800094c2:	0c 18       	sub	r8,r6
800094c4:	8f 28       	st.w	r7[0x8],r8
800094c6:	62 28       	ld.w	r8,r1[0x8]
800094c8:	08 18       	sub	r8,r4
800094ca:	83 28       	st.w	r1[0x8],r8
800094cc:	c6 e0       	breq	800095a8 <__sfvwrite_r+0x298>
800094ce:	08 16       	sub	r6,r4
800094d0:	08 03       	add	r3,r4
800094d2:	c6 fb       	rjmp	800093b0 <__sfvwrite_r+0xa0>
800094d4:	60 03       	ld.w	r3,r0[0x0]
800094d6:	60 11       	ld.w	r1,r0[0x4]
800094d8:	30 08       	mov	r8,0
800094da:	2f 80       	sub	r0,-8
800094dc:	50 08       	stdsp	sp[0x0],r8
800094de:	58 01       	cp.w	r1,0
800094e0:	cf a0       	breq	800094d4 <__sfvwrite_r+0x1c4>
800094e2:	40 0a       	lddsp	r10,sp[0x0]
800094e4:	58 0a       	cp.w	r10,0
800094e6:	c1 51       	brne	80009510 <__sfvwrite_r+0x200>
800094e8:	e2 c6 ff ff 	sub	r6,r1,-1
800094ec:	02 9a       	mov	r10,r1
800094ee:	30 ab       	mov	r11,10
800094f0:	06 9c       	mov	r12,r3
800094f2:	e0 a0 03 07 	rcall	80009b00 <memchr>
800094f6:	f8 c8 ff ff 	sub	r8,r12,-1
800094fa:	58 0c       	cp.w	r12,0
800094fc:	f1 d3 e1 16 	subne	r6,r8,r3
80009500:	f9 b9 01 01 	movne	r9,1
80009504:	fb f9 1a 00 	st.wne	sp[0x0],r9
80009508:	f9 b8 00 01 	moveq	r8,1
8000950c:	fb f8 0a 00 	st.weq	sp[0x0],r8
80009510:	02 36       	cp.w	r6,r1
80009512:	ec 04 17 80 	movls	r4,r6
80009516:	e2 04 17 b0 	movhi	r4,r1
8000951a:	6e 59       	ld.w	r9,r7[0x14]
8000951c:	6e 25       	ld.w	r5,r7[0x8]
8000951e:	f2 05 00 05 	add	r5,r9,r5
80009522:	0a 34       	cp.w	r4,r5
80009524:	5f 9a       	srgt	r10
80009526:	6e 0c       	ld.w	r12,r7[0x0]
80009528:	6e 48       	ld.w	r8,r7[0x10]
8000952a:	10 3c       	cp.w	r12,r8
8000952c:	5f b8       	srhi	r8
8000952e:	f5 e8 00 08 	and	r8,r10,r8
80009532:	30 0a       	mov	r10,0
80009534:	f4 08 18 00 	cp.b	r8,r10
80009538:	c0 e0       	breq	80009554 <__sfvwrite_r+0x244>
8000953a:	06 9b       	mov	r11,r3
8000953c:	0a 9a       	mov	r10,r5
8000953e:	e0 a0 02 ec 	rcall	80009b16 <memmove>
80009542:	6e 08       	ld.w	r8,r7[0x0]
80009544:	0a 08       	add	r8,r5
80009546:	0e 9b       	mov	r11,r7
80009548:	8f 08       	st.w	r7[0x0],r8
8000954a:	40 1c       	lddsp	r12,sp[0x4]
8000954c:	fe b0 fc aa 	rcall	80008ea0 <_fflush_r>
80009550:	c1 80       	breq	80009580 <__sfvwrite_r+0x270>
80009552:	c2 68       	rjmp	8000959e <__sfvwrite_r+0x28e>
80009554:	12 34       	cp.w	r4,r9
80009556:	c0 a5       	brlt	8000956a <__sfvwrite_r+0x25a>
80009558:	6e a8       	ld.w	r8,r7[0x28]
8000955a:	06 9a       	mov	r10,r3
8000955c:	6e 8b       	ld.w	r11,r7[0x20]
8000955e:	40 1c       	lddsp	r12,sp[0x4]
80009560:	5d 18       	icall	r8
80009562:	18 95       	mov	r5,r12
80009564:	e0 89 00 0e 	brgt	80009580 <__sfvwrite_r+0x270>
80009568:	c1 b8       	rjmp	8000959e <__sfvwrite_r+0x28e>
8000956a:	08 9a       	mov	r10,r4
8000956c:	06 9b       	mov	r11,r3
8000956e:	e0 a0 02 d4 	rcall	80009b16 <memmove>
80009572:	6e 08       	ld.w	r8,r7[0x0]
80009574:	08 08       	add	r8,r4
80009576:	08 95       	mov	r5,r4
80009578:	8f 08       	st.w	r7[0x0],r8
8000957a:	6e 28       	ld.w	r8,r7[0x8]
8000957c:	08 18       	sub	r8,r4
8000957e:	8f 28       	st.w	r7[0x8],r8
80009580:	0a 16       	sub	r6,r5
80009582:	c0 71       	brne	80009590 <__sfvwrite_r+0x280>
80009584:	0e 9b       	mov	r11,r7
80009586:	40 1c       	lddsp	r12,sp[0x4]
80009588:	fe b0 fc 8c 	rcall	80008ea0 <_fflush_r>
8000958c:	c0 91       	brne	8000959e <__sfvwrite_r+0x28e>
8000958e:	50 06       	stdsp	sp[0x0],r6
80009590:	64 28       	ld.w	r8,r2[0x8]
80009592:	0a 18       	sub	r8,r5
80009594:	85 28       	st.w	r2[0x8],r8
80009596:	c0 90       	breq	800095a8 <__sfvwrite_r+0x298>
80009598:	0a 11       	sub	r1,r5
8000959a:	0a 03       	add	r3,r5
8000959c:	ca 1b       	rjmp	800094de <__sfvwrite_r+0x1ce>
8000959e:	8e 68       	ld.sh	r8,r7[0xc]
800095a0:	a7 a8       	sbr	r8,0x6
800095a2:	ae 68       	st.h	r7[0xc],r8
800095a4:	3f fc       	mov	r12,-1
800095a6:	c0 28       	rjmp	800095aa <__sfvwrite_r+0x29a>
800095a8:	30 0c       	mov	r12,0
800095aa:	2f dd       	sub	sp,-12
800095ac:	d8 32       	popm	r0-r7,pc
800095ae:	d7 03       	nop

800095b0 <_fwalk>:
800095b0:	d4 31       	pushm	r0-r7,lr
800095b2:	30 05       	mov	r5,0
800095b4:	16 91       	mov	r1,r11
800095b6:	f8 c7 ff 28 	sub	r7,r12,-216
800095ba:	0a 92       	mov	r2,r5
800095bc:	fe b0 fc f8 	rcall	80008fac <__sfp_lock_acquire>
800095c0:	3f f3       	mov	r3,-1
800095c2:	c1 68       	rjmp	800095ee <_fwalk+0x3e>
800095c4:	6e 26       	ld.w	r6,r7[0x8]
800095c6:	6e 14       	ld.w	r4,r7[0x4]
800095c8:	2f 46       	sub	r6,-12
800095ca:	c0 c8       	rjmp	800095e2 <_fwalk+0x32>
800095cc:	8c 08       	ld.sh	r8,r6[0x0]
800095ce:	e4 08 19 00 	cp.h	r8,r2
800095d2:	c0 70       	breq	800095e0 <_fwalk+0x30>
800095d4:	8c 18       	ld.sh	r8,r6[0x2]
800095d6:	e6 08 19 00 	cp.h	r8,r3
800095da:	c0 30       	breq	800095e0 <_fwalk+0x30>
800095dc:	5d 11       	icall	r1
800095de:	18 45       	or	r5,r12
800095e0:	2a 46       	sub	r6,-92
800095e2:	20 14       	sub	r4,1
800095e4:	ec cc 00 0c 	sub	r12,r6,12
800095e8:	58 04       	cp.w	r4,0
800095ea:	cf 14       	brge	800095cc <_fwalk+0x1c>
800095ec:	6e 07       	ld.w	r7,r7[0x0]
800095ee:	58 07       	cp.w	r7,0
800095f0:	ce a1       	brne	800095c4 <_fwalk+0x14>
800095f2:	fe b0 fc de 	rcall	80008fae <__sfp_lock_release>
800095f6:	0a 9c       	mov	r12,r5
800095f8:	d8 32       	popm	r0-r7,pc
800095fa:	d7 03       	nop

800095fc <_localeconv_r>:
800095fc:	fe cc cf 14 	sub	r12,pc,-12524
80009600:	5e fc       	retal	r12
80009602:	d7 03       	nop

80009604 <__smakebuf_r>:
80009604:	d4 21       	pushm	r4-r7,lr
80009606:	20 fd       	sub	sp,60
80009608:	96 68       	ld.sh	r8,r11[0xc]
8000960a:	16 97       	mov	r7,r11
8000960c:	18 96       	mov	r6,r12
8000960e:	e2 18 00 02 	andl	r8,0x2,COH
80009612:	c3 c1       	brne	8000968a <__smakebuf_r+0x86>
80009614:	96 7b       	ld.sh	r11,r11[0xe]
80009616:	f0 0b 19 00 	cp.h	r11,r8
8000961a:	c0 55       	brlt	80009624 <__smakebuf_r+0x20>
8000961c:	1a 9a       	mov	r10,sp
8000961e:	e0 a0 08 9d 	rcall	8000a758 <_fstat_r>
80009622:	c0 f4       	brge	80009640 <__smakebuf_r+0x3c>
80009624:	8e 65       	ld.sh	r5,r7[0xc]
80009626:	0a 98       	mov	r8,r5
80009628:	ab b8       	sbr	r8,0xb
8000962a:	e2 15 00 80 	andl	r5,0x80,COH
8000962e:	ae 68       	st.h	r7[0xc],r8
80009630:	30 04       	mov	r4,0
80009632:	e0 68 04 00 	mov	r8,1024
80009636:	f9 b5 01 40 	movne	r5,64
8000963a:	f0 05 17 00 	moveq	r5,r8
8000963e:	c1 c8       	rjmp	80009676 <__smakebuf_r+0x72>
80009640:	40 18       	lddsp	r8,sp[0x4]
80009642:	e2 18 f0 00 	andl	r8,0xf000,COH
80009646:	e0 48 20 00 	cp.w	r8,8192
8000964a:	5f 04       	sreq	r4
8000964c:	e0 48 80 00 	cp.w	r8,32768
80009650:	c0 e1       	brne	8000966c <__smakebuf_r+0x68>
80009652:	6e b9       	ld.w	r9,r7[0x2c]
80009654:	fe c8 f1 e8 	sub	r8,pc,-3608
80009658:	10 39       	cp.w	r9,r8
8000965a:	c0 91       	brne	8000966c <__smakebuf_r+0x68>
8000965c:	8e 68       	ld.sh	r8,r7[0xc]
8000965e:	e0 65 04 00 	mov	r5,1024
80009662:	ab a8       	sbr	r8,0xa
80009664:	ef 45 00 50 	st.w	r7[80],r5
80009668:	ae 68       	st.h	r7[0xc],r8
8000966a:	c0 68       	rjmp	80009676 <__smakebuf_r+0x72>
8000966c:	8e 68       	ld.sh	r8,r7[0xc]
8000966e:	e0 65 04 00 	mov	r5,1024
80009672:	ab b8       	sbr	r8,0xb
80009674:	ae 68       	st.h	r7[0xc],r8
80009676:	0a 9b       	mov	r11,r5
80009678:	0c 9c       	mov	r12,r6
8000967a:	c2 bc       	rcall	800096d0 <_malloc_r>
8000967c:	8e 68       	ld.sh	r8,r7[0xc]
8000967e:	c0 d1       	brne	80009698 <__smakebuf_r+0x94>
80009680:	ed b8 00 09 	bld	r8,0x9
80009684:	c1 b0       	breq	800096ba <__smakebuf_r+0xb6>
80009686:	a1 b8       	sbr	r8,0x1
80009688:	ae 68       	st.h	r7[0xc],r8
8000968a:	ee c8 ff b9 	sub	r8,r7,-71
8000968e:	8f 48       	st.w	r7[0x10],r8
80009690:	8f 08       	st.w	r7[0x0],r8
80009692:	30 18       	mov	r8,1
80009694:	8f 58       	st.w	r7[0x14],r8
80009696:	c1 28       	rjmp	800096ba <__smakebuf_r+0xb6>
80009698:	a7 b8       	sbr	r8,0x7
8000969a:	8f 4c       	st.w	r7[0x10],r12
8000969c:	ae 68       	st.h	r7[0xc],r8
8000969e:	8f 55       	st.w	r7[0x14],r5
800096a0:	fe c8 06 f0 	sub	r8,pc,1776
800096a4:	8f 0c       	st.w	r7[0x0],r12
800096a6:	8d a8       	st.w	r6[0x28],r8
800096a8:	58 04       	cp.w	r4,0
800096aa:	c0 80       	breq	800096ba <__smakebuf_r+0xb6>
800096ac:	8e 7c       	ld.sh	r12,r7[0xe]
800096ae:	e0 a0 07 47 	rcall	8000a53c <isatty>
800096b2:	c0 40       	breq	800096ba <__smakebuf_r+0xb6>
800096b4:	8e 68       	ld.sh	r8,r7[0xc]
800096b6:	a1 a8       	sbr	r8,0x0
800096b8:	ae 68       	st.h	r7[0xc],r8
800096ba:	2f 1d       	sub	sp,-60
800096bc:	d8 22       	popm	r4-r7,pc
800096be:	d7 03       	nop

800096c0 <malloc>:
800096c0:	d4 01       	pushm	lr
800096c2:	e0 68 01 24 	mov	r8,292
800096c6:	18 9b       	mov	r11,r12
800096c8:	70 0c       	ld.w	r12,r8[0x0]
800096ca:	c0 3c       	rcall	800096d0 <_malloc_r>
800096cc:	d8 02       	popm	pc
800096ce:	d7 03       	nop

800096d0 <_malloc_r>:
800096d0:	d4 31       	pushm	r0-r7,lr
800096d2:	f6 c8 ff f5 	sub	r8,r11,-11
800096d6:	18 95       	mov	r5,r12
800096d8:	10 97       	mov	r7,r8
800096da:	e0 17 ff f8 	andl	r7,0xfff8
800096de:	59 68       	cp.w	r8,22
800096e0:	f9 b7 08 10 	movls	r7,16
800096e4:	16 37       	cp.w	r7,r11
800096e6:	5f 38       	srlo	r8
800096e8:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
800096ec:	c0 50       	breq	800096f6 <_malloc_r+0x26>
800096ee:	30 c8       	mov	r8,12
800096f0:	99 38       	st.w	r12[0xc],r8
800096f2:	e0 8f 01 f7 	bral	80009ae0 <_malloc_r+0x410>
800096f6:	e0 a0 02 36 	rcall	80009b62 <__malloc_lock>
800096fa:	e0 47 01 f7 	cp.w	r7,503
800096fe:	e0 8b 00 1d 	brhi	80009738 <_malloc_r+0x68>
80009702:	ee 03 16 03 	lsr	r3,r7,0x3
80009706:	e0 68 01 28 	mov	r8,296
8000970a:	f0 03 00 38 	add	r8,r8,r3<<0x3
8000970e:	70 36       	ld.w	r6,r8[0xc]
80009710:	10 36       	cp.w	r6,r8
80009712:	c0 61       	brne	8000971e <_malloc_r+0x4e>
80009714:	ec c8 ff f8 	sub	r8,r6,-8
80009718:	70 36       	ld.w	r6,r8[0xc]
8000971a:	10 36       	cp.w	r6,r8
8000971c:	c0 c0       	breq	80009734 <_malloc_r+0x64>
8000971e:	6c 18       	ld.w	r8,r6[0x4]
80009720:	e0 18 ff fc 	andl	r8,0xfffc
80009724:	6c 3a       	ld.w	r10,r6[0xc]
80009726:	ec 08 00 09 	add	r9,r6,r8
8000972a:	0a 9c       	mov	r12,r5
8000972c:	6c 28       	ld.w	r8,r6[0x8]
8000972e:	95 28       	st.w	r10[0x8],r8
80009730:	91 3a       	st.w	r8[0xc],r10
80009732:	c4 78       	rjmp	800097c0 <_malloc_r+0xf0>
80009734:	2f e3       	sub	r3,-2
80009736:	c4 d8       	rjmp	800097d0 <_malloc_r+0x100>
80009738:	ee 03 16 09 	lsr	r3,r7,0x9
8000973c:	c0 41       	brne	80009744 <_malloc_r+0x74>
8000973e:	ee 03 16 03 	lsr	r3,r7,0x3
80009742:	c2 68       	rjmp	8000978e <_malloc_r+0xbe>
80009744:	58 43       	cp.w	r3,4
80009746:	e0 8b 00 06 	brhi	80009752 <_malloc_r+0x82>
8000974a:	ee 03 16 06 	lsr	r3,r7,0x6
8000974e:	2c 83       	sub	r3,-56
80009750:	c1 f8       	rjmp	8000978e <_malloc_r+0xbe>
80009752:	59 43       	cp.w	r3,20
80009754:	e0 8b 00 04 	brhi	8000975c <_malloc_r+0x8c>
80009758:	2a 53       	sub	r3,-91
8000975a:	c1 a8       	rjmp	8000978e <_malloc_r+0xbe>
8000975c:	e0 43 00 54 	cp.w	r3,84
80009760:	e0 8b 00 06 	brhi	8000976c <_malloc_r+0x9c>
80009764:	ee 03 16 0c 	lsr	r3,r7,0xc
80009768:	29 23       	sub	r3,-110
8000976a:	c1 28       	rjmp	8000978e <_malloc_r+0xbe>
8000976c:	e0 43 01 54 	cp.w	r3,340
80009770:	e0 8b 00 06 	brhi	8000977c <_malloc_r+0xac>
80009774:	ee 03 16 0f 	lsr	r3,r7,0xf
80009778:	28 93       	sub	r3,-119
8000977a:	c0 a8       	rjmp	8000978e <_malloc_r+0xbe>
8000977c:	e0 43 05 54 	cp.w	r3,1364
80009780:	e0 88 00 04 	brls	80009788 <_malloc_r+0xb8>
80009784:	37 e3       	mov	r3,126
80009786:	c0 48       	rjmp	8000978e <_malloc_r+0xbe>
80009788:	ee 03 16 12 	lsr	r3,r7,0x12
8000978c:	28 43       	sub	r3,-124
8000978e:	e0 6a 01 28 	mov	r10,296
80009792:	f4 03 00 3a 	add	r10,r10,r3<<0x3
80009796:	74 36       	ld.w	r6,r10[0xc]
80009798:	c1 98       	rjmp	800097ca <_malloc_r+0xfa>
8000979a:	6c 19       	ld.w	r9,r6[0x4]
8000979c:	e0 19 ff fc 	andl	r9,0xfffc
800097a0:	f2 07 01 0b 	sub	r11,r9,r7
800097a4:	58 fb       	cp.w	r11,15
800097a6:	e0 8a 00 04 	brle	800097ae <_malloc_r+0xde>
800097aa:	20 13       	sub	r3,1
800097ac:	c1 18       	rjmp	800097ce <_malloc_r+0xfe>
800097ae:	6c 38       	ld.w	r8,r6[0xc]
800097b0:	58 0b       	cp.w	r11,0
800097b2:	c0 b5       	brlt	800097c8 <_malloc_r+0xf8>
800097b4:	6c 2a       	ld.w	r10,r6[0x8]
800097b6:	ec 09 00 09 	add	r9,r6,r9
800097ba:	0a 9c       	mov	r12,r5
800097bc:	91 2a       	st.w	r8[0x8],r10
800097be:	95 38       	st.w	r10[0xc],r8
800097c0:	72 18       	ld.w	r8,r9[0x4]
800097c2:	a1 a8       	sbr	r8,0x0
800097c4:	93 18       	st.w	r9[0x4],r8
800097c6:	cb c8       	rjmp	8000993e <_malloc_r+0x26e>
800097c8:	10 96       	mov	r6,r8
800097ca:	14 36       	cp.w	r6,r10
800097cc:	ce 71       	brne	8000979a <_malloc_r+0xca>
800097ce:	2f f3       	sub	r3,-1
800097d0:	e0 6a 01 28 	mov	r10,296
800097d4:	f4 cc ff f8 	sub	r12,r10,-8
800097d8:	78 26       	ld.w	r6,r12[0x8]
800097da:	18 36       	cp.w	r6,r12
800097dc:	c6 c0       	breq	800098b4 <_malloc_r+0x1e4>
800097de:	6c 19       	ld.w	r9,r6[0x4]
800097e0:	e0 19 ff fc 	andl	r9,0xfffc
800097e4:	f2 07 01 08 	sub	r8,r9,r7
800097e8:	58 f8       	cp.w	r8,15
800097ea:	e0 89 00 8f 	brgt	80009908 <_malloc_r+0x238>
800097ee:	99 3c       	st.w	r12[0xc],r12
800097f0:	99 2c       	st.w	r12[0x8],r12
800097f2:	58 08       	cp.w	r8,0
800097f4:	c0 55       	brlt	800097fe <_malloc_r+0x12e>
800097f6:	ec 09 00 09 	add	r9,r6,r9
800097fa:	0a 9c       	mov	r12,r5
800097fc:	ce 2b       	rjmp	800097c0 <_malloc_r+0xf0>
800097fe:	e0 49 01 ff 	cp.w	r9,511
80009802:	e0 8b 00 13 	brhi	80009828 <_malloc_r+0x158>
80009806:	a3 99       	lsr	r9,0x3
80009808:	f4 09 00 38 	add	r8,r10,r9<<0x3
8000980c:	70 2b       	ld.w	r11,r8[0x8]
8000980e:	8d 38       	st.w	r6[0xc],r8
80009810:	8d 2b       	st.w	r6[0x8],r11
80009812:	97 36       	st.w	r11[0xc],r6
80009814:	91 26       	st.w	r8[0x8],r6
80009816:	a3 49       	asr	r9,0x2
80009818:	74 18       	ld.w	r8,r10[0x4]
8000981a:	30 1b       	mov	r11,1
8000981c:	f6 09 09 49 	lsl	r9,r11,r9
80009820:	f1 e9 10 09 	or	r9,r8,r9
80009824:	95 19       	st.w	r10[0x4],r9
80009826:	c4 78       	rjmp	800098b4 <_malloc_r+0x1e4>
80009828:	f2 0a 16 09 	lsr	r10,r9,0x9
8000982c:	58 4a       	cp.w	r10,4
8000982e:	e0 8b 00 07 	brhi	8000983c <_malloc_r+0x16c>
80009832:	f2 0a 16 06 	lsr	r10,r9,0x6
80009836:	2c 8a       	sub	r10,-56
80009838:	c2 08       	rjmp	80009878 <_malloc_r+0x1a8>
8000983a:	d7 03       	nop
8000983c:	59 4a       	cp.w	r10,20
8000983e:	e0 8b 00 04 	brhi	80009846 <_malloc_r+0x176>
80009842:	2a 5a       	sub	r10,-91
80009844:	c1 a8       	rjmp	80009878 <_malloc_r+0x1a8>
80009846:	e0 4a 00 54 	cp.w	r10,84
8000984a:	e0 8b 00 06 	brhi	80009856 <_malloc_r+0x186>
8000984e:	f2 0a 16 0c 	lsr	r10,r9,0xc
80009852:	29 2a       	sub	r10,-110
80009854:	c1 28       	rjmp	80009878 <_malloc_r+0x1a8>
80009856:	e0 4a 01 54 	cp.w	r10,340
8000985a:	e0 8b 00 06 	brhi	80009866 <_malloc_r+0x196>
8000985e:	f2 0a 16 0f 	lsr	r10,r9,0xf
80009862:	28 9a       	sub	r10,-119
80009864:	c0 a8       	rjmp	80009878 <_malloc_r+0x1a8>
80009866:	e0 4a 05 54 	cp.w	r10,1364
8000986a:	e0 88 00 04 	brls	80009872 <_malloc_r+0x1a2>
8000986e:	37 ea       	mov	r10,126
80009870:	c0 48       	rjmp	80009878 <_malloc_r+0x1a8>
80009872:	f2 0a 16 12 	lsr	r10,r9,0x12
80009876:	28 4a       	sub	r10,-124
80009878:	e0 6b 01 28 	mov	r11,296
8000987c:	f6 0a 00 34 	add	r4,r11,r10<<0x3
80009880:	68 28       	ld.w	r8,r4[0x8]
80009882:	08 38       	cp.w	r8,r4
80009884:	c0 e1       	brne	800098a0 <_malloc_r+0x1d0>
80009886:	76 19       	ld.w	r9,r11[0x4]
80009888:	a3 4a       	asr	r10,0x2
8000988a:	30 1e       	mov	lr,1
8000988c:	fc 0a 09 4a 	lsl	r10,lr,r10
80009890:	f3 ea 10 0a 	or	r10,r9,r10
80009894:	10 99       	mov	r9,r8
80009896:	97 1a       	st.w	r11[0x4],r10
80009898:	c0 a8       	rjmp	800098ac <_malloc_r+0x1dc>
8000989a:	70 28       	ld.w	r8,r8[0x8]
8000989c:	08 38       	cp.w	r8,r4
8000989e:	c0 60       	breq	800098aa <_malloc_r+0x1da>
800098a0:	70 1a       	ld.w	r10,r8[0x4]
800098a2:	e0 1a ff fc 	andl	r10,0xfffc
800098a6:	14 39       	cp.w	r9,r10
800098a8:	cf 93       	brcs	8000989a <_malloc_r+0x1ca>
800098aa:	70 39       	ld.w	r9,r8[0xc]
800098ac:	8d 39       	st.w	r6[0xc],r9
800098ae:	8d 28       	st.w	r6[0x8],r8
800098b0:	91 36       	st.w	r8[0xc],r6
800098b2:	93 26       	st.w	r9[0x8],r6
800098b4:	e6 08 14 02 	asr	r8,r3,0x2
800098b8:	30 1b       	mov	r11,1
800098ba:	e0 64 01 28 	mov	r4,296
800098be:	f6 08 09 4b 	lsl	r11,r11,r8
800098c2:	68 18       	ld.w	r8,r4[0x4]
800098c4:	10 3b       	cp.w	r11,r8
800098c6:	e0 8b 00 69 	brhi	80009998 <_malloc_r+0x2c8>
800098ca:	f7 e8 00 09 	and	r9,r11,r8
800098ce:	c0 b1       	brne	800098e4 <_malloc_r+0x214>
800098d0:	e0 13 ff fc 	andl	r3,0xfffc
800098d4:	a1 7b       	lsl	r11,0x1
800098d6:	2f c3       	sub	r3,-4
800098d8:	c0 38       	rjmp	800098de <_malloc_r+0x20e>
800098da:	2f c3       	sub	r3,-4
800098dc:	a1 7b       	lsl	r11,0x1
800098de:	f7 e8 00 09 	and	r9,r11,r8
800098e2:	cf c0       	breq	800098da <_malloc_r+0x20a>
800098e4:	e8 03 00 3e 	add	lr,r4,r3<<0x3
800098e8:	06 92       	mov	r2,r3
800098ea:	1c 91       	mov	r1,lr
800098ec:	62 36       	ld.w	r6,r1[0xc]
800098ee:	c2 d8       	rjmp	80009948 <_malloc_r+0x278>
800098f0:	6c 1a       	ld.w	r10,r6[0x4]
800098f2:	e0 1a ff fc 	andl	r10,0xfffc
800098f6:	f4 07 01 08 	sub	r8,r10,r7
800098fa:	58 f8       	cp.w	r8,15
800098fc:	e0 8a 00 15 	brle	80009926 <_malloc_r+0x256>
80009900:	6c 3a       	ld.w	r10,r6[0xc]
80009902:	6c 29       	ld.w	r9,r6[0x8]
80009904:	95 29       	st.w	r10[0x8],r9
80009906:	93 3a       	st.w	r9[0xc],r10
80009908:	0e 99       	mov	r9,r7
8000990a:	ec 07 00 07 	add	r7,r6,r7
8000990e:	a1 a9       	sbr	r9,0x0
80009910:	99 37       	st.w	r12[0xc],r7
80009912:	99 27       	st.w	r12[0x8],r7
80009914:	8d 19       	st.w	r6[0x4],r9
80009916:	ee 08 09 08 	st.w	r7[r8],r8
8000991a:	8f 2c       	st.w	r7[0x8],r12
8000991c:	8f 3c       	st.w	r7[0xc],r12
8000991e:	a1 a8       	sbr	r8,0x0
80009920:	0a 9c       	mov	r12,r5
80009922:	8f 18       	st.w	r7[0x4],r8
80009924:	c0 d8       	rjmp	8000993e <_malloc_r+0x26e>
80009926:	6c 39       	ld.w	r9,r6[0xc]
80009928:	58 08       	cp.w	r8,0
8000992a:	c0 e5       	brlt	80009946 <_malloc_r+0x276>
8000992c:	ec 0a 00 0a 	add	r10,r6,r10
80009930:	74 18       	ld.w	r8,r10[0x4]
80009932:	a1 a8       	sbr	r8,0x0
80009934:	0a 9c       	mov	r12,r5
80009936:	95 18       	st.w	r10[0x4],r8
80009938:	6c 28       	ld.w	r8,r6[0x8]
8000993a:	93 28       	st.w	r9[0x8],r8
8000993c:	91 39       	st.w	r8[0xc],r9
8000993e:	c1 3d       	rcall	80009b64 <__malloc_unlock>
80009940:	ec cc ff f8 	sub	r12,r6,-8
80009944:	d8 32       	popm	r0-r7,pc
80009946:	12 96       	mov	r6,r9
80009948:	02 36       	cp.w	r6,r1
8000994a:	cd 31       	brne	800098f0 <_malloc_r+0x220>
8000994c:	2f f2       	sub	r2,-1
8000994e:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
80009952:	c0 30       	breq	80009958 <_malloc_r+0x288>
80009954:	2f 81       	sub	r1,-8
80009956:	cc bb       	rjmp	800098ec <_malloc_r+0x21c>
80009958:	1c 98       	mov	r8,lr
8000995a:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
8000995e:	c0 81       	brne	8000996e <_malloc_r+0x29e>
80009960:	68 19       	ld.w	r9,r4[0x4]
80009962:	f6 08 11 ff 	rsub	r8,r11,-1
80009966:	f3 e8 00 08 	and	r8,r9,r8
8000996a:	89 18       	st.w	r4[0x4],r8
8000996c:	c0 78       	rjmp	8000997a <_malloc_r+0x2aa>
8000996e:	f0 c9 00 08 	sub	r9,r8,8
80009972:	20 13       	sub	r3,1
80009974:	70 08       	ld.w	r8,r8[0x0]
80009976:	12 38       	cp.w	r8,r9
80009978:	cf 10       	breq	8000995a <_malloc_r+0x28a>
8000997a:	a1 7b       	lsl	r11,0x1
8000997c:	68 18       	ld.w	r8,r4[0x4]
8000997e:	10 3b       	cp.w	r11,r8
80009980:	e0 8b 00 0c 	brhi	80009998 <_malloc_r+0x2c8>
80009984:	58 0b       	cp.w	r11,0
80009986:	c0 90       	breq	80009998 <_malloc_r+0x2c8>
80009988:	04 93       	mov	r3,r2
8000998a:	c0 38       	rjmp	80009990 <_malloc_r+0x2c0>
8000998c:	2f c3       	sub	r3,-4
8000998e:	a1 7b       	lsl	r11,0x1
80009990:	f7 e8 00 09 	and	r9,r11,r8
80009994:	ca 81       	brne	800098e4 <_malloc_r+0x214>
80009996:	cf bb       	rjmp	8000998c <_malloc_r+0x2bc>
80009998:	68 23       	ld.w	r3,r4[0x8]
8000999a:	66 12       	ld.w	r2,r3[0x4]
8000999c:	e0 12 ff fc 	andl	r2,0xfffc
800099a0:	0e 32       	cp.w	r2,r7
800099a2:	5f 39       	srlo	r9
800099a4:	e4 07 01 08 	sub	r8,r2,r7
800099a8:	58 f8       	cp.w	r8,15
800099aa:	5f aa       	srle	r10
800099ac:	f5 e9 10 09 	or	r9,r10,r9
800099b0:	e0 80 00 9a 	breq	80009ae4 <_malloc_r+0x414>
800099b4:	e0 68 06 78 	mov	r8,1656
800099b8:	70 01       	ld.w	r1,r8[0x0]
800099ba:	e0 68 05 34 	mov	r8,1332
800099be:	2f 01       	sub	r1,-16
800099c0:	70 08       	ld.w	r8,r8[0x0]
800099c2:	0e 01       	add	r1,r7
800099c4:	5b f8       	cp.w	r8,-1
800099c6:	c0 40       	breq	800099ce <_malloc_r+0x2fe>
800099c8:	28 11       	sub	r1,-127
800099ca:	e0 11 ff 80 	andl	r1,0xff80
800099ce:	02 9b       	mov	r11,r1
800099d0:	0a 9c       	mov	r12,r5
800099d2:	e0 a0 05 39 	rcall	8000a444 <_sbrk_r>
800099d6:	18 96       	mov	r6,r12
800099d8:	5b fc       	cp.w	r12,-1
800099da:	c7 50       	breq	80009ac4 <_malloc_r+0x3f4>
800099dc:	e6 02 00 08 	add	r8,r3,r2
800099e0:	10 3c       	cp.w	r12,r8
800099e2:	c0 32       	brcc	800099e8 <_malloc_r+0x318>
800099e4:	08 33       	cp.w	r3,r4
800099e6:	c6 f1       	brne	80009ac4 <_malloc_r+0x3f4>
800099e8:	e0 6a 06 7c 	mov	r10,1660
800099ec:	74 09       	ld.w	r9,r10[0x0]
800099ee:	e2 09 00 09 	add	r9,r1,r9
800099f2:	95 09       	st.w	r10[0x0],r9
800099f4:	10 36       	cp.w	r6,r8
800099f6:	c0 a1       	brne	80009a0a <_malloc_r+0x33a>
800099f8:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
800099fc:	c0 71       	brne	80009a0a <_malloc_r+0x33a>
800099fe:	e2 02 00 02 	add	r2,r1,r2
80009a02:	68 28       	ld.w	r8,r4[0x8]
80009a04:	a1 a2       	sbr	r2,0x0
80009a06:	91 12       	st.w	r8[0x4],r2
80009a08:	c4 f8       	rjmp	80009aa6 <_malloc_r+0x3d6>
80009a0a:	e0 6a 05 34 	mov	r10,1332
80009a0e:	74 0b       	ld.w	r11,r10[0x0]
80009a10:	5b fb       	cp.w	r11,-1
80009a12:	c0 31       	brne	80009a18 <_malloc_r+0x348>
80009a14:	95 06       	st.w	r10[0x0],r6
80009a16:	c0 78       	rjmp	80009a24 <_malloc_r+0x354>
80009a18:	ec 09 00 09 	add	r9,r6,r9
80009a1c:	e0 6a 06 7c 	mov	r10,1660
80009a20:	10 19       	sub	r9,r8
80009a22:	95 09       	st.w	r10[0x0],r9
80009a24:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
80009a28:	f0 09 11 08 	rsub	r9,r8,8
80009a2c:	58 08       	cp.w	r8,0
80009a2e:	f2 08 17 10 	movne	r8,r9
80009a32:	ed d8 e1 06 	addne	r6,r6,r8
80009a36:	28 08       	sub	r8,-128
80009a38:	ec 01 00 01 	add	r1,r6,r1
80009a3c:	0a 9c       	mov	r12,r5
80009a3e:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
80009a42:	f0 01 01 01 	sub	r1,r8,r1
80009a46:	02 9b       	mov	r11,r1
80009a48:	e0 a0 04 fe 	rcall	8000a444 <_sbrk_r>
80009a4c:	e0 68 06 7c 	mov	r8,1660
80009a50:	5b fc       	cp.w	r12,-1
80009a52:	ec 0c 17 00 	moveq	r12,r6
80009a56:	f9 b1 00 00 	moveq	r1,0
80009a5a:	70 09       	ld.w	r9,r8[0x0]
80009a5c:	0c 1c       	sub	r12,r6
80009a5e:	89 26       	st.w	r4[0x8],r6
80009a60:	02 0c       	add	r12,r1
80009a62:	12 01       	add	r1,r9
80009a64:	a1 ac       	sbr	r12,0x0
80009a66:	91 01       	st.w	r8[0x0],r1
80009a68:	8d 1c       	st.w	r6[0x4],r12
80009a6a:	08 33       	cp.w	r3,r4
80009a6c:	c1 d0       	breq	80009aa6 <_malloc_r+0x3d6>
80009a6e:	58 f2       	cp.w	r2,15
80009a70:	e0 8b 00 05 	brhi	80009a7a <_malloc_r+0x3aa>
80009a74:	30 18       	mov	r8,1
80009a76:	8d 18       	st.w	r6[0x4],r8
80009a78:	c2 68       	rjmp	80009ac4 <_malloc_r+0x3f4>
80009a7a:	30 59       	mov	r9,5
80009a7c:	20 c2       	sub	r2,12
80009a7e:	e0 12 ff f8 	andl	r2,0xfff8
80009a82:	e6 02 00 08 	add	r8,r3,r2
80009a86:	91 29       	st.w	r8[0x8],r9
80009a88:	91 19       	st.w	r8[0x4],r9
80009a8a:	66 18       	ld.w	r8,r3[0x4]
80009a8c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80009a90:	e5 e8 10 08 	or	r8,r2,r8
80009a94:	87 18       	st.w	r3[0x4],r8
80009a96:	58 f2       	cp.w	r2,15
80009a98:	e0 88 00 07 	brls	80009aa6 <_malloc_r+0x3d6>
80009a9c:	e6 cb ff f8 	sub	r11,r3,-8
80009aa0:	0a 9c       	mov	r12,r5
80009aa2:	fe b0 fb 71 	rcall	80009184 <_free_r>
80009aa6:	e0 69 06 74 	mov	r9,1652
80009aaa:	72 0a       	ld.w	r10,r9[0x0]
80009aac:	e0 68 06 7c 	mov	r8,1660
80009ab0:	70 08       	ld.w	r8,r8[0x0]
80009ab2:	14 38       	cp.w	r8,r10
80009ab4:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80009ab8:	e0 69 06 70 	mov	r9,1648
80009abc:	72 0a       	ld.w	r10,r9[0x0]
80009abe:	14 38       	cp.w	r8,r10
80009ac0:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80009ac4:	68 28       	ld.w	r8,r4[0x8]
80009ac6:	70 18       	ld.w	r8,r8[0x4]
80009ac8:	e0 18 ff fc 	andl	r8,0xfffc
80009acc:	0e 38       	cp.w	r8,r7
80009ace:	5f 39       	srlo	r9
80009ad0:	0e 18       	sub	r8,r7
80009ad2:	58 f8       	cp.w	r8,15
80009ad4:	5f aa       	srle	r10
80009ad6:	f5 e9 10 09 	or	r9,r10,r9
80009ada:	c0 50       	breq	80009ae4 <_malloc_r+0x414>
80009adc:	0a 9c       	mov	r12,r5
80009ade:	c4 3c       	rcall	80009b64 <__malloc_unlock>
80009ae0:	d8 3a       	popm	r0-r7,pc,r12=0
80009ae2:	d7 03       	nop
80009ae4:	68 26       	ld.w	r6,r4[0x8]
80009ae6:	a1 a8       	sbr	r8,0x0
80009ae8:	0e 99       	mov	r9,r7
80009aea:	a1 a9       	sbr	r9,0x0
80009aec:	8d 19       	st.w	r6[0x4],r9
80009aee:	ec 07 00 07 	add	r7,r6,r7
80009af2:	0a 9c       	mov	r12,r5
80009af4:	89 27       	st.w	r4[0x8],r7
80009af6:	8f 18       	st.w	r7[0x4],r8
80009af8:	c3 6c       	rcall	80009b64 <__malloc_unlock>
80009afa:	ec cc ff f8 	sub	r12,r6,-8
80009afe:	d8 32       	popm	r0-r7,pc

80009b00 <memchr>:
80009b00:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
80009b04:	c0 68       	rjmp	80009b10 <memchr+0x10>
80009b06:	20 1a       	sub	r10,1
80009b08:	19 88       	ld.ub	r8,r12[0x0]
80009b0a:	16 38       	cp.w	r8,r11
80009b0c:	5e 0c       	reteq	r12
80009b0e:	2f fc       	sub	r12,-1
80009b10:	58 0a       	cp.w	r10,0
80009b12:	cf a1       	brne	80009b06 <memchr+0x6>
80009b14:	5e fa       	retal	r10

80009b16 <memmove>:
80009b16:	d4 01       	pushm	lr
80009b18:	18 3b       	cp.w	r11,r12
80009b1a:	c1 92       	brcc	80009b4c <memmove+0x36>
80009b1c:	f6 0a 00 09 	add	r9,r11,r10
80009b20:	12 3c       	cp.w	r12,r9
80009b22:	c1 52       	brcc	80009b4c <memmove+0x36>
80009b24:	f8 0a 00 0b 	add	r11,r12,r10
80009b28:	30 08       	mov	r8,0
80009b2a:	c0 68       	rjmp	80009b36 <memmove+0x20>
80009b2c:	f2 08 07 0e 	ld.ub	lr,r9[r8]
80009b30:	20 1a       	sub	r10,1
80009b32:	f6 08 0b 0e 	st.b	r11[r8],lr
80009b36:	20 18       	sub	r8,1
80009b38:	58 0a       	cp.w	r10,0
80009b3a:	cf 91       	brne	80009b2c <memmove+0x16>
80009b3c:	d8 02       	popm	pc
80009b3e:	f6 08 07 09 	ld.ub	r9,r11[r8]
80009b42:	20 1a       	sub	r10,1
80009b44:	f8 08 0b 09 	st.b	r12[r8],r9
80009b48:	2f f8       	sub	r8,-1
80009b4a:	c0 28       	rjmp	80009b4e <memmove+0x38>
80009b4c:	30 08       	mov	r8,0
80009b4e:	58 0a       	cp.w	r10,0
80009b50:	cf 71       	brne	80009b3e <memmove+0x28>
80009b52:	d8 02       	popm	pc

80009b54 <memset>:
80009b54:	18 98       	mov	r8,r12
80009b56:	c0 38       	rjmp	80009b5c <memset+0x8>
80009b58:	10 cb       	st.b	r8++,r11
80009b5a:	20 1a       	sub	r10,1
80009b5c:	58 0a       	cp.w	r10,0
80009b5e:	cf d1       	brne	80009b58 <memset+0x4>
80009b60:	5e fc       	retal	r12

80009b62 <__malloc_lock>:
80009b62:	5e fc       	retal	r12

80009b64 <__malloc_unlock>:
80009b64:	5e fc       	retal	r12

80009b66 <__hi0bits>:
80009b66:	18 98       	mov	r8,r12
80009b68:	e0 1c 00 00 	andl	r12,0x0
80009b6c:	f0 09 15 10 	lsl	r9,r8,0x10
80009b70:	58 0c       	cp.w	r12,0
80009b72:	f2 08 17 00 	moveq	r8,r9
80009b76:	f9 bc 00 10 	moveq	r12,16
80009b7a:	f9 bc 01 00 	movne	r12,0
80009b7e:	10 9a       	mov	r10,r8
80009b80:	f0 09 15 08 	lsl	r9,r8,0x8
80009b84:	e6 1a ff 00 	andh	r10,0xff00,COH
80009b88:	f7 bc 00 f8 	subeq	r12,-8
80009b8c:	f2 08 17 00 	moveq	r8,r9
80009b90:	10 9a       	mov	r10,r8
80009b92:	f0 09 15 04 	lsl	r9,r8,0x4
80009b96:	e6 1a f0 00 	andh	r10,0xf000,COH
80009b9a:	f7 bc 00 fc 	subeq	r12,-4
80009b9e:	f2 08 17 00 	moveq	r8,r9
80009ba2:	10 9a       	mov	r10,r8
80009ba4:	f0 09 15 02 	lsl	r9,r8,0x2
80009ba8:	e6 1a c0 00 	andh	r10,0xc000,COH
80009bac:	f7 bc 00 fe 	subeq	r12,-2
80009bb0:	f2 08 17 00 	moveq	r8,r9
80009bb4:	58 08       	cp.w	r8,0
80009bb6:	5e 5c       	retlt	r12
80009bb8:	ed b8 00 1e 	bld	r8,0x1e
80009bbc:	f9 bc 01 20 	movne	r12,32
80009bc0:	f7 bc 00 ff 	subeq	r12,-1
80009bc4:	5e fc       	retal	r12

80009bc6 <__lo0bits>:
80009bc6:	18 99       	mov	r9,r12
80009bc8:	78 08       	ld.w	r8,r12[0x0]
80009bca:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
80009bce:	c1 50       	breq	80009bf8 <__lo0bits+0x32>
80009bd0:	ed b8 00 00 	bld	r8,0x0
80009bd4:	c0 21       	brne	80009bd8 <__lo0bits+0x12>
80009bd6:	5e fd       	retal	0
80009bd8:	10 9b       	mov	r11,r8
80009bda:	f0 0a 16 01 	lsr	r10,r8,0x1
80009bde:	e2 1b 00 02 	andl	r11,0x2,COH
80009be2:	a3 88       	lsr	r8,0x2
80009be4:	58 0b       	cp.w	r11,0
80009be6:	f3 fa 1a 00 	st.wne	r9[0x0],r10
80009bea:	f9 bc 01 01 	movne	r12,1
80009bee:	f3 f8 0a 00 	st.weq	r9[0x0],r8
80009bf2:	f9 bc 00 02 	moveq	r12,2
80009bf6:	5e fc       	retal	r12
80009bf8:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
80009bfc:	f0 0b 16 10 	lsr	r11,r8,0x10
80009c00:	58 0a       	cp.w	r10,0
80009c02:	f6 08 17 00 	moveq	r8,r11
80009c06:	f9 bc 00 10 	moveq	r12,16
80009c0a:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
80009c0e:	f0 0a 16 08 	lsr	r10,r8,0x8
80009c12:	58 0b       	cp.w	r11,0
80009c14:	f7 bc 00 f8 	subeq	r12,-8
80009c18:	f4 08 17 00 	moveq	r8,r10
80009c1c:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
80009c20:	f0 0a 16 04 	lsr	r10,r8,0x4
80009c24:	58 0b       	cp.w	r11,0
80009c26:	f7 bc 00 fc 	subeq	r12,-4
80009c2a:	f4 08 17 00 	moveq	r8,r10
80009c2e:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
80009c32:	f0 0a 16 02 	lsr	r10,r8,0x2
80009c36:	58 0b       	cp.w	r11,0
80009c38:	f7 bc 00 fe 	subeq	r12,-2
80009c3c:	f4 08 17 00 	moveq	r8,r10
80009c40:	ed b8 00 00 	bld	r8,0x0
80009c44:	c0 60       	breq	80009c50 <__lo0bits+0x8a>
80009c46:	a1 98       	lsr	r8,0x1
80009c48:	c0 31       	brne	80009c4e <__lo0bits+0x88>
80009c4a:	32 0c       	mov	r12,32
80009c4c:	5e fc       	retal	r12
80009c4e:	2f fc       	sub	r12,-1
80009c50:	93 08       	st.w	r9[0x0],r8
80009c52:	5e fc       	retal	r12

80009c54 <__mcmp>:
80009c54:	d4 01       	pushm	lr
80009c56:	18 98       	mov	r8,r12
80009c58:	76 49       	ld.w	r9,r11[0x10]
80009c5a:	78 4c       	ld.w	r12,r12[0x10]
80009c5c:	12 1c       	sub	r12,r9
80009c5e:	c1 31       	brne	80009c84 <__mcmp+0x30>
80009c60:	2f b9       	sub	r9,-5
80009c62:	a3 69       	lsl	r9,0x2
80009c64:	12 0b       	add	r11,r9
80009c66:	f0 09 00 09 	add	r9,r8,r9
80009c6a:	2e c8       	sub	r8,-20
80009c6c:	13 4e       	ld.w	lr,--r9
80009c6e:	17 4a       	ld.w	r10,--r11
80009c70:	14 3e       	cp.w	lr,r10
80009c72:	c0 60       	breq	80009c7e <__mcmp+0x2a>
80009c74:	f9 bc 03 ff 	movlo	r12,-1
80009c78:	f9 bc 02 01 	movhs	r12,1
80009c7c:	d8 02       	popm	pc
80009c7e:	10 39       	cp.w	r9,r8
80009c80:	fe 9b ff f6 	brhi	80009c6c <__mcmp+0x18>
80009c84:	d8 02       	popm	pc
80009c86:	d7 03       	nop

80009c88 <_Bfree>:
80009c88:	d4 21       	pushm	r4-r7,lr
80009c8a:	18 97       	mov	r7,r12
80009c8c:	16 95       	mov	r5,r11
80009c8e:	78 96       	ld.w	r6,r12[0x24]
80009c90:	58 06       	cp.w	r6,0
80009c92:	c0 91       	brne	80009ca4 <_Bfree+0x1c>
80009c94:	31 0c       	mov	r12,16
80009c96:	fe b0 fd 15 	rcall	800096c0 <malloc>
80009c9a:	99 36       	st.w	r12[0xc],r6
80009c9c:	8f 9c       	st.w	r7[0x24],r12
80009c9e:	99 16       	st.w	r12[0x4],r6
80009ca0:	99 26       	st.w	r12[0x8],r6
80009ca2:	99 06       	st.w	r12[0x0],r6
80009ca4:	58 05       	cp.w	r5,0
80009ca6:	c0 90       	breq	80009cb8 <_Bfree+0x30>
80009ca8:	6a 19       	ld.w	r9,r5[0x4]
80009caa:	6e 98       	ld.w	r8,r7[0x24]
80009cac:	70 38       	ld.w	r8,r8[0xc]
80009cae:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
80009cb2:	8b 0a       	st.w	r5[0x0],r10
80009cb4:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
80009cb8:	d8 22       	popm	r4-r7,pc
80009cba:	d7 03       	nop

80009cbc <_Balloc>:
80009cbc:	d4 21       	pushm	r4-r7,lr
80009cbe:	18 97       	mov	r7,r12
80009cc0:	16 96       	mov	r6,r11
80009cc2:	78 95       	ld.w	r5,r12[0x24]
80009cc4:	58 05       	cp.w	r5,0
80009cc6:	c0 91       	brne	80009cd8 <_Balloc+0x1c>
80009cc8:	31 0c       	mov	r12,16
80009cca:	fe b0 fc fb 	rcall	800096c0 <malloc>
80009cce:	99 35       	st.w	r12[0xc],r5
80009cd0:	8f 9c       	st.w	r7[0x24],r12
80009cd2:	99 15       	st.w	r12[0x4],r5
80009cd4:	99 25       	st.w	r12[0x8],r5
80009cd6:	99 05       	st.w	r12[0x0],r5
80009cd8:	6e 95       	ld.w	r5,r7[0x24]
80009cda:	6a 38       	ld.w	r8,r5[0xc]
80009cdc:	58 08       	cp.w	r8,0
80009cde:	c0 b1       	brne	80009cf4 <_Balloc+0x38>
80009ce0:	31 0a       	mov	r10,16
80009ce2:	30 4b       	mov	r11,4
80009ce4:	0e 9c       	mov	r12,r7
80009ce6:	e0 a0 04 93 	rcall	8000a60c <_calloc_r>
80009cea:	8b 3c       	st.w	r5[0xc],r12
80009cec:	6e 98       	ld.w	r8,r7[0x24]
80009cee:	70 3c       	ld.w	r12,r8[0xc]
80009cf0:	58 0c       	cp.w	r12,0
80009cf2:	c1 b0       	breq	80009d28 <_Balloc+0x6c>
80009cf4:	6e 98       	ld.w	r8,r7[0x24]
80009cf6:	70 38       	ld.w	r8,r8[0xc]
80009cf8:	f0 06 00 28 	add	r8,r8,r6<<0x2
80009cfc:	70 0c       	ld.w	r12,r8[0x0]
80009cfe:	58 0c       	cp.w	r12,0
80009d00:	c0 40       	breq	80009d08 <_Balloc+0x4c>
80009d02:	78 09       	ld.w	r9,r12[0x0]
80009d04:	91 09       	st.w	r8[0x0],r9
80009d06:	c0 e8       	rjmp	80009d22 <_Balloc+0x66>
80009d08:	0e 9c       	mov	r12,r7
80009d0a:	30 17       	mov	r7,1
80009d0c:	0e 9b       	mov	r11,r7
80009d0e:	ee 06 09 47 	lsl	r7,r7,r6
80009d12:	ee ca ff fb 	sub	r10,r7,-5
80009d16:	a3 6a       	lsl	r10,0x2
80009d18:	e0 a0 04 7a 	rcall	8000a60c <_calloc_r>
80009d1c:	c0 60       	breq	80009d28 <_Balloc+0x6c>
80009d1e:	99 16       	st.w	r12[0x4],r6
80009d20:	99 27       	st.w	r12[0x8],r7
80009d22:	30 08       	mov	r8,0
80009d24:	99 38       	st.w	r12[0xc],r8
80009d26:	99 48       	st.w	r12[0x10],r8
80009d28:	d8 22       	popm	r4-r7,pc
80009d2a:	d7 03       	nop

80009d2c <__d2b>:
80009d2c:	d4 31       	pushm	r0-r7,lr
80009d2e:	20 2d       	sub	sp,8
80009d30:	16 93       	mov	r3,r11
80009d32:	12 96       	mov	r6,r9
80009d34:	10 95       	mov	r5,r8
80009d36:	14 92       	mov	r2,r10
80009d38:	30 1b       	mov	r11,1
80009d3a:	cc 1f       	rcall	80009cbc <_Balloc>
80009d3c:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
80009d40:	50 09       	stdsp	sp[0x0],r9
80009d42:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
80009d46:	b5 a9       	sbr	r9,0x14
80009d48:	f0 01 16 14 	lsr	r1,r8,0x14
80009d4c:	fb f9 1a 00 	st.wne	sp[0x0],r9
80009d50:	18 94       	mov	r4,r12
80009d52:	58 02       	cp.w	r2,0
80009d54:	c1 d0       	breq	80009d8e <__d2b+0x62>
80009d56:	fa cc ff f8 	sub	r12,sp,-8
80009d5a:	18 d2       	st.w	--r12,r2
80009d5c:	c3 5f       	rcall	80009bc6 <__lo0bits>
80009d5e:	40 18       	lddsp	r8,sp[0x4]
80009d60:	c0 d0       	breq	80009d7a <__d2b+0x4e>
80009d62:	40 09       	lddsp	r9,sp[0x0]
80009d64:	f8 0a 11 20 	rsub	r10,r12,32
80009d68:	f2 0a 09 4a 	lsl	r10,r9,r10
80009d6c:	f5 e8 10 08 	or	r8,r10,r8
80009d70:	89 58       	st.w	r4[0x14],r8
80009d72:	f2 0c 0a 49 	lsr	r9,r9,r12
80009d76:	50 09       	stdsp	sp[0x0],r9
80009d78:	c0 28       	rjmp	80009d7c <__d2b+0x50>
80009d7a:	89 58       	st.w	r4[0x14],r8
80009d7c:	40 08       	lddsp	r8,sp[0x0]
80009d7e:	58 08       	cp.w	r8,0
80009d80:	f9 b3 01 02 	movne	r3,2
80009d84:	f9 b3 00 01 	moveq	r3,1
80009d88:	89 68       	st.w	r4[0x18],r8
80009d8a:	89 43       	st.w	r4[0x10],r3
80009d8c:	c0 88       	rjmp	80009d9c <__d2b+0x70>
80009d8e:	1a 9c       	mov	r12,sp
80009d90:	c1 bf       	rcall	80009bc6 <__lo0bits>
80009d92:	30 13       	mov	r3,1
80009d94:	40 08       	lddsp	r8,sp[0x0]
80009d96:	2e 0c       	sub	r12,-32
80009d98:	89 43       	st.w	r4[0x10],r3
80009d9a:	89 58       	st.w	r4[0x14],r8
80009d9c:	58 01       	cp.w	r1,0
80009d9e:	c0 90       	breq	80009db0 <__d2b+0x84>
80009da0:	e2 c1 04 33 	sub	r1,r1,1075
80009da4:	18 01       	add	r1,r12
80009da6:	8d 01       	st.w	r6[0x0],r1
80009da8:	f8 0c 11 35 	rsub	r12,r12,53
80009dac:	8b 0c       	st.w	r5[0x0],r12
80009dae:	c0 c8       	rjmp	80009dc6 <__d2b+0x9a>
80009db0:	e6 c8 ff fc 	sub	r8,r3,-4
80009db4:	f8 cc 04 32 	sub	r12,r12,1074
80009db8:	a5 73       	lsl	r3,0x5
80009dba:	8d 0c       	st.w	r6[0x0],r12
80009dbc:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
80009dc0:	cd 3e       	rcall	80009b66 <__hi0bits>
80009dc2:	18 13       	sub	r3,r12
80009dc4:	8b 03       	st.w	r5[0x0],r3
80009dc6:	08 9c       	mov	r12,r4
80009dc8:	2f ed       	sub	sp,-8
80009dca:	d8 32       	popm	r0-r7,pc

80009dcc <__mdiff>:
80009dcc:	d4 31       	pushm	r0-r7,lr
80009dce:	74 48       	ld.w	r8,r10[0x10]
80009dd0:	76 45       	ld.w	r5,r11[0x10]
80009dd2:	16 97       	mov	r7,r11
80009dd4:	14 96       	mov	r6,r10
80009dd6:	10 15       	sub	r5,r8
80009dd8:	c1 31       	brne	80009dfe <__mdiff+0x32>
80009dda:	2f b8       	sub	r8,-5
80009ddc:	ee ce ff ec 	sub	lr,r7,-20
80009de0:	a3 68       	lsl	r8,0x2
80009de2:	f4 08 00 0b 	add	r11,r10,r8
80009de6:	ee 08 00 08 	add	r8,r7,r8
80009dea:	11 4a       	ld.w	r10,--r8
80009dec:	17 49       	ld.w	r9,--r11
80009dee:	12 3a       	cp.w	r10,r9
80009df0:	c0 30       	breq	80009df6 <__mdiff+0x2a>
80009df2:	c0 e2       	brcc	80009e0e <__mdiff+0x42>
80009df4:	c0 78       	rjmp	80009e02 <__mdiff+0x36>
80009df6:	1c 38       	cp.w	r8,lr
80009df8:	fe 9b ff f9 	brhi	80009dea <__mdiff+0x1e>
80009dfc:	c4 98       	rjmp	80009e8e <__mdiff+0xc2>
80009dfe:	58 05       	cp.w	r5,0
80009e00:	c0 64       	brge	80009e0c <__mdiff+0x40>
80009e02:	0e 98       	mov	r8,r7
80009e04:	30 15       	mov	r5,1
80009e06:	0c 97       	mov	r7,r6
80009e08:	10 96       	mov	r6,r8
80009e0a:	c0 28       	rjmp	80009e0e <__mdiff+0x42>
80009e0c:	30 05       	mov	r5,0
80009e0e:	6e 1b       	ld.w	r11,r7[0x4]
80009e10:	c5 6f       	rcall	80009cbc <_Balloc>
80009e12:	6e 49       	ld.w	r9,r7[0x10]
80009e14:	6c 44       	ld.w	r4,r6[0x10]
80009e16:	99 35       	st.w	r12[0xc],r5
80009e18:	2f b4       	sub	r4,-5
80009e1a:	f2 c5 ff fb 	sub	r5,r9,-5
80009e1e:	ec 04 00 24 	add	r4,r6,r4<<0x2
80009e22:	ee 05 00 25 	add	r5,r7,r5<<0x2
80009e26:	2e c6       	sub	r6,-20
80009e28:	2e c7       	sub	r7,-20
80009e2a:	f8 c8 ff ec 	sub	r8,r12,-20
80009e2e:	30 0a       	mov	r10,0
80009e30:	0f 0e       	ld.w	lr,r7++
80009e32:	0d 0b       	ld.w	r11,r6++
80009e34:	fc 02 16 10 	lsr	r2,lr,0x10
80009e38:	f6 03 16 10 	lsr	r3,r11,0x10
80009e3c:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80009e40:	e4 03 01 03 	sub	r3,r2,r3
80009e44:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80009e48:	fc 0b 01 0b 	sub	r11,lr,r11
80009e4c:	f6 0a 00 0a 	add	r10,r11,r10
80009e50:	b0 1a       	st.h	r8[0x2],r10
80009e52:	b1 4a       	asr	r10,0x10
80009e54:	e6 0a 00 0a 	add	r10,r3,r10
80009e58:	b0 0a       	st.h	r8[0x0],r10
80009e5a:	2f c8       	sub	r8,-4
80009e5c:	b1 4a       	asr	r10,0x10
80009e5e:	08 36       	cp.w	r6,r4
80009e60:	ce 83       	brcs	80009e30 <__mdiff+0x64>
80009e62:	c0 d8       	rjmp	80009e7c <__mdiff+0xb0>
80009e64:	0f 0b       	ld.w	r11,r7++
80009e66:	f6 0e 16 10 	lsr	lr,r11,0x10
80009e6a:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80009e6e:	16 0a       	add	r10,r11
80009e70:	b0 1a       	st.h	r8[0x2],r10
80009e72:	b1 4a       	asr	r10,0x10
80009e74:	1c 0a       	add	r10,lr
80009e76:	b0 0a       	st.h	r8[0x0],r10
80009e78:	2f c8       	sub	r8,-4
80009e7a:	b1 4a       	asr	r10,0x10
80009e7c:	0a 37       	cp.w	r7,r5
80009e7e:	cf 33       	brcs	80009e64 <__mdiff+0x98>
80009e80:	c0 28       	rjmp	80009e84 <__mdiff+0xb8>
80009e82:	20 19       	sub	r9,1
80009e84:	11 4a       	ld.w	r10,--r8
80009e86:	58 0a       	cp.w	r10,0
80009e88:	cf d0       	breq	80009e82 <__mdiff+0xb6>
80009e8a:	99 49       	st.w	r12[0x10],r9
80009e8c:	d8 32       	popm	r0-r7,pc
80009e8e:	30 0b       	mov	r11,0
80009e90:	c1 6f       	rcall	80009cbc <_Balloc>
80009e92:	30 18       	mov	r8,1
80009e94:	99 48       	st.w	r12[0x10],r8
80009e96:	30 08       	mov	r8,0
80009e98:	99 58       	st.w	r12[0x14],r8
80009e9a:	d8 32       	popm	r0-r7,pc

80009e9c <__lshift>:
80009e9c:	d4 31       	pushm	r0-r7,lr
80009e9e:	16 97       	mov	r7,r11
80009ea0:	76 46       	ld.w	r6,r11[0x10]
80009ea2:	f4 02 14 05 	asr	r2,r10,0x5
80009ea6:	2f f6       	sub	r6,-1
80009ea8:	14 93       	mov	r3,r10
80009eaa:	18 94       	mov	r4,r12
80009eac:	04 06       	add	r6,r2
80009eae:	76 1b       	ld.w	r11,r11[0x4]
80009eb0:	6e 28       	ld.w	r8,r7[0x8]
80009eb2:	c0 38       	rjmp	80009eb8 <__lshift+0x1c>
80009eb4:	2f fb       	sub	r11,-1
80009eb6:	a1 78       	lsl	r8,0x1
80009eb8:	10 36       	cp.w	r6,r8
80009eba:	fe 99 ff fd 	brgt	80009eb4 <__lshift+0x18>
80009ebe:	08 9c       	mov	r12,r4
80009ec0:	cf ee       	rcall	80009cbc <_Balloc>
80009ec2:	30 09       	mov	r9,0
80009ec4:	18 95       	mov	r5,r12
80009ec6:	f8 c8 ff ec 	sub	r8,r12,-20
80009eca:	12 9a       	mov	r10,r9
80009ecc:	c0 38       	rjmp	80009ed2 <__lshift+0x36>
80009ece:	10 aa       	st.w	r8++,r10
80009ed0:	2f f9       	sub	r9,-1
80009ed2:	04 39       	cp.w	r9,r2
80009ed4:	cf d5       	brlt	80009ece <__lshift+0x32>
80009ed6:	6e 4b       	ld.w	r11,r7[0x10]
80009ed8:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
80009edc:	2f bb       	sub	r11,-5
80009ede:	ee c9 ff ec 	sub	r9,r7,-20
80009ee2:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
80009ee6:	58 03       	cp.w	r3,0
80009ee8:	c1 30       	breq	80009f0e <__lshift+0x72>
80009eea:	e6 0c 11 20 	rsub	r12,r3,32
80009eee:	30 0a       	mov	r10,0
80009ef0:	72 02       	ld.w	r2,r9[0x0]
80009ef2:	e4 03 09 42 	lsl	r2,r2,r3
80009ef6:	04 4a       	or	r10,r2
80009ef8:	10 aa       	st.w	r8++,r10
80009efa:	13 0a       	ld.w	r10,r9++
80009efc:	f4 0c 0a 4a 	lsr	r10,r10,r12
80009f00:	16 39       	cp.w	r9,r11
80009f02:	cf 73       	brcs	80009ef0 <__lshift+0x54>
80009f04:	91 0a       	st.w	r8[0x0],r10
80009f06:	58 0a       	cp.w	r10,0
80009f08:	c0 70       	breq	80009f16 <__lshift+0x7a>
80009f0a:	2f f6       	sub	r6,-1
80009f0c:	c0 58       	rjmp	80009f16 <__lshift+0x7a>
80009f0e:	13 0a       	ld.w	r10,r9++
80009f10:	10 aa       	st.w	r8++,r10
80009f12:	16 39       	cp.w	r9,r11
80009f14:	cf d3       	brcs	80009f0e <__lshift+0x72>
80009f16:	08 9c       	mov	r12,r4
80009f18:	20 16       	sub	r6,1
80009f1a:	0e 9b       	mov	r11,r7
80009f1c:	8b 46       	st.w	r5[0x10],r6
80009f1e:	cb 5e       	rcall	80009c88 <_Bfree>
80009f20:	0a 9c       	mov	r12,r5
80009f22:	d8 32       	popm	r0-r7,pc

80009f24 <__multiply>:
80009f24:	d4 31       	pushm	r0-r7,lr
80009f26:	20 2d       	sub	sp,8
80009f28:	76 49       	ld.w	r9,r11[0x10]
80009f2a:	74 48       	ld.w	r8,r10[0x10]
80009f2c:	16 96       	mov	r6,r11
80009f2e:	14 95       	mov	r5,r10
80009f30:	10 39       	cp.w	r9,r8
80009f32:	ec 08 17 50 	movlt	r8,r6
80009f36:	ea 06 17 50 	movlt	r6,r5
80009f3a:	f0 05 17 50 	movlt	r5,r8
80009f3e:	6c 28       	ld.w	r8,r6[0x8]
80009f40:	76 43       	ld.w	r3,r11[0x10]
80009f42:	74 42       	ld.w	r2,r10[0x10]
80009f44:	76 1b       	ld.w	r11,r11[0x4]
80009f46:	e4 03 00 07 	add	r7,r2,r3
80009f4a:	10 37       	cp.w	r7,r8
80009f4c:	f7 bb 09 ff 	subgt	r11,-1
80009f50:	cb 6e       	rcall	80009cbc <_Balloc>
80009f52:	ee c4 ff fb 	sub	r4,r7,-5
80009f56:	f8 c9 ff ec 	sub	r9,r12,-20
80009f5a:	f8 04 00 24 	add	r4,r12,r4<<0x2
80009f5e:	30 0a       	mov	r10,0
80009f60:	12 98       	mov	r8,r9
80009f62:	c0 28       	rjmp	80009f66 <__multiply+0x42>
80009f64:	10 aa       	st.w	r8++,r10
80009f66:	08 38       	cp.w	r8,r4
80009f68:	cf e3       	brcs	80009f64 <__multiply+0x40>
80009f6a:	2f b3       	sub	r3,-5
80009f6c:	2f b2       	sub	r2,-5
80009f6e:	ec 03 00 23 	add	r3,r6,r3<<0x2
80009f72:	ea 02 00 22 	add	r2,r5,r2<<0x2
80009f76:	ec cb ff ec 	sub	r11,r6,-20
80009f7a:	50 12       	stdsp	sp[0x4],r2
80009f7c:	ea ca ff ec 	sub	r10,r5,-20
80009f80:	c4 48       	rjmp	8000a008 <__multiply+0xe4>
80009f82:	94 95       	ld.uh	r5,r10[0x2]
80009f84:	58 05       	cp.w	r5,0
80009f86:	c2 00       	breq	80009fc6 <__multiply+0xa2>
80009f88:	12 98       	mov	r8,r9
80009f8a:	16 96       	mov	r6,r11
80009f8c:	30 0e       	mov	lr,0
80009f8e:	50 09       	stdsp	sp[0x0],r9
80009f90:	0d 02       	ld.w	r2,r6++
80009f92:	e4 00 16 10 	lsr	r0,r2,0x10
80009f96:	70 01       	ld.w	r1,r8[0x0]
80009f98:	70 09       	ld.w	r9,r8[0x0]
80009f9a:	b1 81       	lsr	r1,0x10
80009f9c:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
80009fa0:	e0 05 03 41 	mac	r1,r0,r5
80009fa4:	ab 32       	mul	r2,r5
80009fa6:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
80009faa:	00 02       	add	r2,r0
80009fac:	e4 0e 00 0e 	add	lr,r2,lr
80009fb0:	b0 1e       	st.h	r8[0x2],lr
80009fb2:	b1 8e       	lsr	lr,0x10
80009fb4:	1c 01       	add	r1,lr
80009fb6:	b0 01       	st.h	r8[0x0],r1
80009fb8:	e2 0e 16 10 	lsr	lr,r1,0x10
80009fbc:	2f c8       	sub	r8,-4
80009fbe:	06 36       	cp.w	r6,r3
80009fc0:	ce 83       	brcs	80009f90 <__multiply+0x6c>
80009fc2:	40 09       	lddsp	r9,sp[0x0]
80009fc4:	91 0e       	st.w	r8[0x0],lr
80009fc6:	94 86       	ld.uh	r6,r10[0x0]
80009fc8:	58 06       	cp.w	r6,0
80009fca:	c1 d0       	breq	8000a004 <__multiply+0xe0>
80009fcc:	72 02       	ld.w	r2,r9[0x0]
80009fce:	12 98       	mov	r8,r9
80009fd0:	16 9e       	mov	lr,r11
80009fd2:	30 05       	mov	r5,0
80009fd4:	b0 12       	st.h	r8[0x2],r2
80009fd6:	1d 01       	ld.w	r1,lr++
80009fd8:	90 82       	ld.uh	r2,r8[0x0]
80009fda:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
80009fde:	ad 30       	mul	r0,r6
80009fe0:	e0 02 00 02 	add	r2,r0,r2
80009fe4:	e4 05 00 05 	add	r5,r2,r5
80009fe8:	b0 05       	st.h	r8[0x0],r5
80009fea:	b1 85       	lsr	r5,0x10
80009fec:	b1 81       	lsr	r1,0x10
80009fee:	2f c8       	sub	r8,-4
80009ff0:	ad 31       	mul	r1,r6
80009ff2:	90 92       	ld.uh	r2,r8[0x2]
80009ff4:	e2 02 00 02 	add	r2,r1,r2
80009ff8:	0a 02       	add	r2,r5
80009ffa:	e4 05 16 10 	lsr	r5,r2,0x10
80009ffe:	06 3e       	cp.w	lr,r3
8000a000:	ce a3       	brcs	80009fd4 <__multiply+0xb0>
8000a002:	91 02       	st.w	r8[0x0],r2
8000a004:	2f ca       	sub	r10,-4
8000a006:	2f c9       	sub	r9,-4
8000a008:	40 18       	lddsp	r8,sp[0x4]
8000a00a:	10 3a       	cp.w	r10,r8
8000a00c:	cb b3       	brcs	80009f82 <__multiply+0x5e>
8000a00e:	c0 28       	rjmp	8000a012 <__multiply+0xee>
8000a010:	20 17       	sub	r7,1
8000a012:	58 07       	cp.w	r7,0
8000a014:	e0 8a 00 05 	brle	8000a01e <__multiply+0xfa>
8000a018:	09 48       	ld.w	r8,--r4
8000a01a:	58 08       	cp.w	r8,0
8000a01c:	cf a0       	breq	8000a010 <__multiply+0xec>
8000a01e:	99 47       	st.w	r12[0x10],r7
8000a020:	2f ed       	sub	sp,-8
8000a022:	d8 32       	popm	r0-r7,pc

8000a024 <__i2b>:
8000a024:	d4 21       	pushm	r4-r7,lr
8000a026:	16 97       	mov	r7,r11
8000a028:	30 1b       	mov	r11,1
8000a02a:	c4 9e       	rcall	80009cbc <_Balloc>
8000a02c:	30 19       	mov	r9,1
8000a02e:	99 57       	st.w	r12[0x14],r7
8000a030:	99 49       	st.w	r12[0x10],r9
8000a032:	d8 22       	popm	r4-r7,pc

8000a034 <__multadd>:
8000a034:	d4 31       	pushm	r0-r7,lr
8000a036:	30 08       	mov	r8,0
8000a038:	12 95       	mov	r5,r9
8000a03a:	16 97       	mov	r7,r11
8000a03c:	18 96       	mov	r6,r12
8000a03e:	76 44       	ld.w	r4,r11[0x10]
8000a040:	f6 c9 ff ec 	sub	r9,r11,-20
8000a044:	72 0b       	ld.w	r11,r9[0x0]
8000a046:	f6 0c 16 10 	lsr	r12,r11,0x10
8000a04a:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000a04e:	f4 0c 02 4c 	mul	r12,r10,r12
8000a052:	f4 0b 03 45 	mac	r5,r10,r11
8000a056:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
8000a05a:	b1 85       	lsr	r5,0x10
8000a05c:	18 05       	add	r5,r12
8000a05e:	ea 0c 15 10 	lsl	r12,r5,0x10
8000a062:	f8 0b 00 0b 	add	r11,r12,r11
8000a066:	12 ab       	st.w	r9++,r11
8000a068:	2f f8       	sub	r8,-1
8000a06a:	b1 85       	lsr	r5,0x10
8000a06c:	08 38       	cp.w	r8,r4
8000a06e:	ce b5       	brlt	8000a044 <__multadd+0x10>
8000a070:	58 05       	cp.w	r5,0
8000a072:	c1 c0       	breq	8000a0aa <__multadd+0x76>
8000a074:	6e 28       	ld.w	r8,r7[0x8]
8000a076:	10 34       	cp.w	r4,r8
8000a078:	c1 35       	brlt	8000a09e <__multadd+0x6a>
8000a07a:	6e 1b       	ld.w	r11,r7[0x4]
8000a07c:	0c 9c       	mov	r12,r6
8000a07e:	2f fb       	sub	r11,-1
8000a080:	c1 ee       	rcall	80009cbc <_Balloc>
8000a082:	6e 4a       	ld.w	r10,r7[0x10]
8000a084:	ee cb ff f4 	sub	r11,r7,-12
8000a088:	18 93       	mov	r3,r12
8000a08a:	2f ea       	sub	r10,-2
8000a08c:	2f 4c       	sub	r12,-12
8000a08e:	a3 6a       	lsl	r10,0x2
8000a090:	fe b0 de 39 	rcall	80005d02 <memcpy>
8000a094:	0e 9b       	mov	r11,r7
8000a096:	0c 9c       	mov	r12,r6
8000a098:	fe b0 fd f8 	rcall	80009c88 <_Bfree>
8000a09c:	06 97       	mov	r7,r3
8000a09e:	e8 c8 ff ff 	sub	r8,r4,-1
8000a0a2:	2f b4       	sub	r4,-5
8000a0a4:	8f 48       	st.w	r7[0x10],r8
8000a0a6:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
8000a0aa:	0e 9c       	mov	r12,r7
8000a0ac:	d8 32       	popm	r0-r7,pc
8000a0ae:	d7 03       	nop

8000a0b0 <__pow5mult>:
8000a0b0:	d4 31       	pushm	r0-r7,lr
8000a0b2:	14 96       	mov	r6,r10
8000a0b4:	18 97       	mov	r7,r12
8000a0b6:	16 94       	mov	r4,r11
8000a0b8:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
8000a0bc:	c0 90       	breq	8000a0ce <__pow5mult+0x1e>
8000a0be:	20 18       	sub	r8,1
8000a0c0:	fe c9 d9 98 	sub	r9,pc,-9832
8000a0c4:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
8000a0c8:	30 09       	mov	r9,0
8000a0ca:	cb 5f       	rcall	8000a034 <__multadd>
8000a0cc:	18 94       	mov	r4,r12
8000a0ce:	a3 46       	asr	r6,0x2
8000a0d0:	c3 40       	breq	8000a138 <__pow5mult+0x88>
8000a0d2:	6e 95       	ld.w	r5,r7[0x24]
8000a0d4:	58 05       	cp.w	r5,0
8000a0d6:	c0 91       	brne	8000a0e8 <__pow5mult+0x38>
8000a0d8:	31 0c       	mov	r12,16
8000a0da:	fe b0 fa f3 	rcall	800096c0 <malloc>
8000a0de:	99 35       	st.w	r12[0xc],r5
8000a0e0:	8f 9c       	st.w	r7[0x24],r12
8000a0e2:	99 15       	st.w	r12[0x4],r5
8000a0e4:	99 25       	st.w	r12[0x8],r5
8000a0e6:	99 05       	st.w	r12[0x0],r5
8000a0e8:	6e 93       	ld.w	r3,r7[0x24]
8000a0ea:	66 25       	ld.w	r5,r3[0x8]
8000a0ec:	58 05       	cp.w	r5,0
8000a0ee:	c0 c1       	brne	8000a106 <__pow5mult+0x56>
8000a0f0:	e0 6b 02 71 	mov	r11,625
8000a0f4:	0e 9c       	mov	r12,r7
8000a0f6:	c9 7f       	rcall	8000a024 <__i2b>
8000a0f8:	87 2c       	st.w	r3[0x8],r12
8000a0fa:	30 08       	mov	r8,0
8000a0fc:	18 95       	mov	r5,r12
8000a0fe:	99 08       	st.w	r12[0x0],r8
8000a100:	c0 38       	rjmp	8000a106 <__pow5mult+0x56>
8000a102:	06 9c       	mov	r12,r3
8000a104:	18 95       	mov	r5,r12
8000a106:	ed b6 00 00 	bld	r6,0x0
8000a10a:	c0 b1       	brne	8000a120 <__pow5mult+0x70>
8000a10c:	08 9b       	mov	r11,r4
8000a10e:	0a 9a       	mov	r10,r5
8000a110:	0e 9c       	mov	r12,r7
8000a112:	c0 9f       	rcall	80009f24 <__multiply>
8000a114:	08 9b       	mov	r11,r4
8000a116:	18 93       	mov	r3,r12
8000a118:	0e 9c       	mov	r12,r7
8000a11a:	06 94       	mov	r4,r3
8000a11c:	fe b0 fd b6 	rcall	80009c88 <_Bfree>
8000a120:	a1 56       	asr	r6,0x1
8000a122:	c0 b0       	breq	8000a138 <__pow5mult+0x88>
8000a124:	6a 03       	ld.w	r3,r5[0x0]
8000a126:	58 03       	cp.w	r3,0
8000a128:	ce d1       	brne	8000a102 <__pow5mult+0x52>
8000a12a:	0a 9a       	mov	r10,r5
8000a12c:	0a 9b       	mov	r11,r5
8000a12e:	0e 9c       	mov	r12,r7
8000a130:	cf ae       	rcall	80009f24 <__multiply>
8000a132:	8b 0c       	st.w	r5[0x0],r12
8000a134:	99 03       	st.w	r12[0x0],r3
8000a136:	ce 7b       	rjmp	8000a104 <__pow5mult+0x54>
8000a138:	08 9c       	mov	r12,r4
8000a13a:	d8 32       	popm	r0-r7,pc

8000a13c <_realloc_r>:
8000a13c:	d4 31       	pushm	r0-r7,lr
8000a13e:	20 1d       	sub	sp,4
8000a140:	16 94       	mov	r4,r11
8000a142:	18 92       	mov	r2,r12
8000a144:	14 9b       	mov	r11,r10
8000a146:	58 04       	cp.w	r4,0
8000a148:	c0 51       	brne	8000a152 <_realloc_r+0x16>
8000a14a:	fe b0 fa c3 	rcall	800096d0 <_malloc_r>
8000a14e:	18 95       	mov	r5,r12
8000a150:	c5 39       	rjmp	8000a3f6 <_realloc_r+0x2ba>
8000a152:	50 0a       	stdsp	sp[0x0],r10
8000a154:	fe b0 fd 07 	rcall	80009b62 <__malloc_lock>
8000a158:	40 0b       	lddsp	r11,sp[0x0]
8000a15a:	f6 c8 ff f5 	sub	r8,r11,-11
8000a15e:	e8 c1 00 08 	sub	r1,r4,8
8000a162:	10 96       	mov	r6,r8
8000a164:	62 1c       	ld.w	r12,r1[0x4]
8000a166:	e0 16 ff f8 	andl	r6,0xfff8
8000a16a:	59 68       	cp.w	r8,22
8000a16c:	f9 b6 08 10 	movls	r6,16
8000a170:	16 36       	cp.w	r6,r11
8000a172:	5f 38       	srlo	r8
8000a174:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
8000a178:	c0 50       	breq	8000a182 <_realloc_r+0x46>
8000a17a:	30 c8       	mov	r8,12
8000a17c:	30 05       	mov	r5,0
8000a17e:	85 38       	st.w	r2[0xc],r8
8000a180:	c3 b9       	rjmp	8000a3f6 <_realloc_r+0x2ba>
8000a182:	18 90       	mov	r0,r12
8000a184:	e0 10 ff fc 	andl	r0,0xfffc
8000a188:	0c 30       	cp.w	r0,r6
8000a18a:	e0 84 01 0b 	brge	8000a3a0 <_realloc_r+0x264>
8000a18e:	e0 68 01 28 	mov	r8,296
8000a192:	e2 00 00 09 	add	r9,r1,r0
8000a196:	70 25       	ld.w	r5,r8[0x8]
8000a198:	0a 39       	cp.w	r9,r5
8000a19a:	c0 90       	breq	8000a1ac <_realloc_r+0x70>
8000a19c:	72 1a       	ld.w	r10,r9[0x4]
8000a19e:	a1 ca       	cbr	r10,0x0
8000a1a0:	f2 0a 00 0a 	add	r10,r9,r10
8000a1a4:	74 1a       	ld.w	r10,r10[0x4]
8000a1a6:	ed ba 00 00 	bld	r10,0x0
8000a1aa:	c2 20       	breq	8000a1ee <_realloc_r+0xb2>
8000a1ac:	72 1a       	ld.w	r10,r9[0x4]
8000a1ae:	e0 1a ff fc 	andl	r10,0xfffc
8000a1b2:	f4 00 00 03 	add	r3,r10,r0
8000a1b6:	0a 39       	cp.w	r9,r5
8000a1b8:	c1 31       	brne	8000a1de <_realloc_r+0xa2>
8000a1ba:	ec c7 ff f0 	sub	r7,r6,-16
8000a1be:	0e 33       	cp.w	r3,r7
8000a1c0:	c1 95       	brlt	8000a1f2 <_realloc_r+0xb6>
8000a1c2:	e2 06 00 09 	add	r9,r1,r6
8000a1c6:	0c 13       	sub	r3,r6
8000a1c8:	a1 a3       	sbr	r3,0x0
8000a1ca:	93 13       	st.w	r9[0x4],r3
8000a1cc:	91 29       	st.w	r8[0x8],r9
8000a1ce:	04 9c       	mov	r12,r2
8000a1d0:	62 18       	ld.w	r8,r1[0x4]
8000a1d2:	08 95       	mov	r5,r4
8000a1d4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000a1d8:	10 46       	or	r6,r8
8000a1da:	83 16       	st.w	r1[0x4],r6
8000a1dc:	c0 b9       	rjmp	8000a3f2 <_realloc_r+0x2b6>
8000a1de:	0c 33       	cp.w	r3,r6
8000a1e0:	c0 95       	brlt	8000a1f2 <_realloc_r+0xb6>
8000a1e2:	72 28       	ld.w	r8,r9[0x8]
8000a1e4:	02 97       	mov	r7,r1
8000a1e6:	72 39       	ld.w	r9,r9[0xc]
8000a1e8:	93 28       	st.w	r9[0x8],r8
8000a1ea:	91 39       	st.w	r8[0xc],r9
8000a1ec:	cd c8       	rjmp	8000a3a4 <_realloc_r+0x268>
8000a1ee:	30 0a       	mov	r10,0
8000a1f0:	14 99       	mov	r9,r10
8000a1f2:	ed bc 00 00 	bld	r12,0x0
8000a1f6:	e0 80 00 95 	breq	8000a320 <_realloc_r+0x1e4>
8000a1fa:	62 07       	ld.w	r7,r1[0x0]
8000a1fc:	e2 07 01 07 	sub	r7,r1,r7
8000a200:	6e 1c       	ld.w	r12,r7[0x4]
8000a202:	e0 1c ff fc 	andl	r12,0xfffc
8000a206:	58 09       	cp.w	r9,0
8000a208:	c5 60       	breq	8000a2b4 <_realloc_r+0x178>
8000a20a:	f8 00 00 03 	add	r3,r12,r0
8000a20e:	0a 39       	cp.w	r9,r5
8000a210:	c4 81       	brne	8000a2a0 <_realloc_r+0x164>
8000a212:	14 03       	add	r3,r10
8000a214:	ec c9 ff f0 	sub	r9,r6,-16
8000a218:	12 33       	cp.w	r3,r9
8000a21a:	c4 d5       	brlt	8000a2b4 <_realloc_r+0x178>
8000a21c:	6e 3a       	ld.w	r10,r7[0xc]
8000a21e:	6e 29       	ld.w	r9,r7[0x8]
8000a220:	95 29       	st.w	r10[0x8],r9
8000a222:	93 3a       	st.w	r9[0xc],r10
8000a224:	ee c5 ff f8 	sub	r5,r7,-8
8000a228:	e0 ca 00 04 	sub	r10,r0,4
8000a22c:	e0 4a 00 24 	cp.w	r10,36
8000a230:	e0 8b 00 25 	brhi	8000a27a <_realloc_r+0x13e>
8000a234:	0a 99       	mov	r9,r5
8000a236:	59 3a       	cp.w	r10,19
8000a238:	e0 88 00 1a 	brls	8000a26c <_realloc_r+0x130>
8000a23c:	09 09       	ld.w	r9,r4++
8000a23e:	8b 09       	st.w	r5[0x0],r9
8000a240:	09 09       	ld.w	r9,r4++
8000a242:	8f 39       	st.w	r7[0xc],r9
8000a244:	ee c9 ff f0 	sub	r9,r7,-16
8000a248:	59 ba       	cp.w	r10,27
8000a24a:	e0 88 00 11 	brls	8000a26c <_realloc_r+0x130>
8000a24e:	09 0b       	ld.w	r11,r4++
8000a250:	93 0b       	st.w	r9[0x0],r11
8000a252:	09 09       	ld.w	r9,r4++
8000a254:	8f 59       	st.w	r7[0x14],r9
8000a256:	ee c9 ff e8 	sub	r9,r7,-24
8000a25a:	e0 4a 00 24 	cp.w	r10,36
8000a25e:	c0 71       	brne	8000a26c <_realloc_r+0x130>
8000a260:	09 0a       	ld.w	r10,r4++
8000a262:	93 0a       	st.w	r9[0x0],r10
8000a264:	ee c9 ff e0 	sub	r9,r7,-32
8000a268:	09 0a       	ld.w	r10,r4++
8000a26a:	8f 7a       	st.w	r7[0x1c],r10
8000a26c:	09 0a       	ld.w	r10,r4++
8000a26e:	12 aa       	st.w	r9++,r10
8000a270:	68 0a       	ld.w	r10,r4[0x0]
8000a272:	93 0a       	st.w	r9[0x0],r10
8000a274:	68 1a       	ld.w	r10,r4[0x4]
8000a276:	93 1a       	st.w	r9[0x4],r10
8000a278:	c0 78       	rjmp	8000a286 <_realloc_r+0x14a>
8000a27a:	50 08       	stdsp	sp[0x0],r8
8000a27c:	08 9b       	mov	r11,r4
8000a27e:	0a 9c       	mov	r12,r5
8000a280:	fe b0 fc 4b 	rcall	80009b16 <memmove>
8000a284:	40 08       	lddsp	r8,sp[0x0]
8000a286:	ee 06 00 09 	add	r9,r7,r6
8000a28a:	0c 13       	sub	r3,r6
8000a28c:	a1 a3       	sbr	r3,0x0
8000a28e:	93 13       	st.w	r9[0x4],r3
8000a290:	91 29       	st.w	r8[0x8],r9
8000a292:	04 9c       	mov	r12,r2
8000a294:	6e 18       	ld.w	r8,r7[0x4]
8000a296:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000a29a:	10 46       	or	r6,r8
8000a29c:	8f 16       	st.w	r7[0x4],r6
8000a29e:	ca a8       	rjmp	8000a3f2 <_realloc_r+0x2b6>
8000a2a0:	14 03       	add	r3,r10
8000a2a2:	0c 33       	cp.w	r3,r6
8000a2a4:	c0 85       	brlt	8000a2b4 <_realloc_r+0x178>
8000a2a6:	72 28       	ld.w	r8,r9[0x8]
8000a2a8:	72 39       	ld.w	r9,r9[0xc]
8000a2aa:	93 28       	st.w	r9[0x8],r8
8000a2ac:	91 39       	st.w	r8[0xc],r9
8000a2ae:	6e 28       	ld.w	r8,r7[0x8]
8000a2b0:	6e 39       	ld.w	r9,r7[0xc]
8000a2b2:	c0 78       	rjmp	8000a2c0 <_realloc_r+0x184>
8000a2b4:	f8 00 00 03 	add	r3,r12,r0
8000a2b8:	0c 33       	cp.w	r3,r6
8000a2ba:	c3 35       	brlt	8000a320 <_realloc_r+0x1e4>
8000a2bc:	6e 39       	ld.w	r9,r7[0xc]
8000a2be:	6e 28       	ld.w	r8,r7[0x8]
8000a2c0:	93 28       	st.w	r9[0x8],r8
8000a2c2:	91 39       	st.w	r8[0xc],r9
8000a2c4:	e0 ca 00 04 	sub	r10,r0,4
8000a2c8:	ee cc ff f8 	sub	r12,r7,-8
8000a2cc:	e0 4a 00 24 	cp.w	r10,36
8000a2d0:	e0 8b 00 24 	brhi	8000a318 <_realloc_r+0x1dc>
8000a2d4:	59 3a       	cp.w	r10,19
8000a2d6:	e0 88 00 1a 	brls	8000a30a <_realloc_r+0x1ce>
8000a2da:	09 08       	ld.w	r8,r4++
8000a2dc:	99 08       	st.w	r12[0x0],r8
8000a2de:	09 08       	ld.w	r8,r4++
8000a2e0:	8f 38       	st.w	r7[0xc],r8
8000a2e2:	ee cc ff f0 	sub	r12,r7,-16
8000a2e6:	59 ba       	cp.w	r10,27
8000a2e8:	e0 88 00 11 	brls	8000a30a <_realloc_r+0x1ce>
8000a2ec:	09 08       	ld.w	r8,r4++
8000a2ee:	99 08       	st.w	r12[0x0],r8
8000a2f0:	09 08       	ld.w	r8,r4++
8000a2f2:	8f 58       	st.w	r7[0x14],r8
8000a2f4:	ee cc ff e8 	sub	r12,r7,-24
8000a2f8:	e0 4a 00 24 	cp.w	r10,36
8000a2fc:	c0 71       	brne	8000a30a <_realloc_r+0x1ce>
8000a2fe:	09 08       	ld.w	r8,r4++
8000a300:	99 08       	st.w	r12[0x0],r8
8000a302:	ee cc ff e0 	sub	r12,r7,-32
8000a306:	09 08       	ld.w	r8,r4++
8000a308:	8f 78       	st.w	r7[0x1c],r8
8000a30a:	09 08       	ld.w	r8,r4++
8000a30c:	18 a8       	st.w	r12++,r8
8000a30e:	68 08       	ld.w	r8,r4[0x0]
8000a310:	99 08       	st.w	r12[0x0],r8
8000a312:	68 18       	ld.w	r8,r4[0x4]
8000a314:	99 18       	st.w	r12[0x4],r8
8000a316:	c4 78       	rjmp	8000a3a4 <_realloc_r+0x268>
8000a318:	08 9b       	mov	r11,r4
8000a31a:	fe b0 fb fe 	rcall	80009b16 <memmove>
8000a31e:	c4 38       	rjmp	8000a3a4 <_realloc_r+0x268>
8000a320:	04 9c       	mov	r12,r2
8000a322:	fe b0 f9 d7 	rcall	800096d0 <_malloc_r>
8000a326:	18 95       	mov	r5,r12
8000a328:	c3 a0       	breq	8000a39c <_realloc_r+0x260>
8000a32a:	62 18       	ld.w	r8,r1[0x4]
8000a32c:	f8 c9 00 08 	sub	r9,r12,8
8000a330:	a1 c8       	cbr	r8,0x0
8000a332:	e2 08 00 08 	add	r8,r1,r8
8000a336:	10 39       	cp.w	r9,r8
8000a338:	c0 71       	brne	8000a346 <_realloc_r+0x20a>
8000a33a:	72 13       	ld.w	r3,r9[0x4]
8000a33c:	02 97       	mov	r7,r1
8000a33e:	e0 13 ff fc 	andl	r3,0xfffc
8000a342:	00 03       	add	r3,r0
8000a344:	c3 08       	rjmp	8000a3a4 <_realloc_r+0x268>
8000a346:	e0 ca 00 04 	sub	r10,r0,4
8000a34a:	e0 4a 00 24 	cp.w	r10,36
8000a34e:	e0 8b 00 20 	brhi	8000a38e <_realloc_r+0x252>
8000a352:	08 99       	mov	r9,r4
8000a354:	18 98       	mov	r8,r12
8000a356:	59 3a       	cp.w	r10,19
8000a358:	e0 88 00 14 	brls	8000a380 <_realloc_r+0x244>
8000a35c:	13 0b       	ld.w	r11,r9++
8000a35e:	10 ab       	st.w	r8++,r11
8000a360:	13 0b       	ld.w	r11,r9++
8000a362:	10 ab       	st.w	r8++,r11
8000a364:	59 ba       	cp.w	r10,27
8000a366:	e0 88 00 0d 	brls	8000a380 <_realloc_r+0x244>
8000a36a:	13 0b       	ld.w	r11,r9++
8000a36c:	10 ab       	st.w	r8++,r11
8000a36e:	13 0b       	ld.w	r11,r9++
8000a370:	10 ab       	st.w	r8++,r11
8000a372:	e0 4a 00 24 	cp.w	r10,36
8000a376:	c0 51       	brne	8000a380 <_realloc_r+0x244>
8000a378:	13 0a       	ld.w	r10,r9++
8000a37a:	10 aa       	st.w	r8++,r10
8000a37c:	13 0a       	ld.w	r10,r9++
8000a37e:	10 aa       	st.w	r8++,r10
8000a380:	13 0a       	ld.w	r10,r9++
8000a382:	10 aa       	st.w	r8++,r10
8000a384:	72 0a       	ld.w	r10,r9[0x0]
8000a386:	91 0a       	st.w	r8[0x0],r10
8000a388:	72 19       	ld.w	r9,r9[0x4]
8000a38a:	91 19       	st.w	r8[0x4],r9
8000a38c:	c0 48       	rjmp	8000a394 <_realloc_r+0x258>
8000a38e:	08 9b       	mov	r11,r4
8000a390:	fe b0 fb c3 	rcall	80009b16 <memmove>
8000a394:	08 9b       	mov	r11,r4
8000a396:	04 9c       	mov	r12,r2
8000a398:	fe b0 f6 f6 	rcall	80009184 <_free_r>
8000a39c:	04 9c       	mov	r12,r2
8000a39e:	c2 a8       	rjmp	8000a3f2 <_realloc_r+0x2b6>
8000a3a0:	00 93       	mov	r3,r0
8000a3a2:	02 97       	mov	r7,r1
8000a3a4:	e6 06 01 09 	sub	r9,r3,r6
8000a3a8:	6e 18       	ld.w	r8,r7[0x4]
8000a3aa:	58 f9       	cp.w	r9,15
8000a3ac:	e0 88 00 16 	brls	8000a3d8 <_realloc_r+0x29c>
8000a3b0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000a3b4:	ed e8 10 08 	or	r8,r6,r8
8000a3b8:	8f 18       	st.w	r7[0x4],r8
8000a3ba:	12 98       	mov	r8,r9
8000a3bc:	a1 a8       	sbr	r8,0x0
8000a3be:	ee 06 00 0b 	add	r11,r7,r6
8000a3c2:	f6 09 00 09 	add	r9,r11,r9
8000a3c6:	97 18       	st.w	r11[0x4],r8
8000a3c8:	72 18       	ld.w	r8,r9[0x4]
8000a3ca:	a1 a8       	sbr	r8,0x0
8000a3cc:	2f 8b       	sub	r11,-8
8000a3ce:	93 18       	st.w	r9[0x4],r8
8000a3d0:	04 9c       	mov	r12,r2
8000a3d2:	fe b0 f6 d9 	rcall	80009184 <_free_r>
8000a3d6:	c0 b8       	rjmp	8000a3ec <_realloc_r+0x2b0>
8000a3d8:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000a3dc:	e7 e8 10 08 	or	r8,r3,r8
8000a3e0:	8f 18       	st.w	r7[0x4],r8
8000a3e2:	ee 03 00 03 	add	r3,r7,r3
8000a3e6:	66 18       	ld.w	r8,r3[0x4]
8000a3e8:	a1 a8       	sbr	r8,0x0
8000a3ea:	87 18       	st.w	r3[0x4],r8
8000a3ec:	04 9c       	mov	r12,r2
8000a3ee:	ee c5 ff f8 	sub	r5,r7,-8
8000a3f2:	fe b0 fb b9 	rcall	80009b64 <__malloc_unlock>
8000a3f6:	0a 9c       	mov	r12,r5
8000a3f8:	2f fd       	sub	sp,-4
8000a3fa:	d8 32       	popm	r0-r7,pc

8000a3fc <__isinfd>:
8000a3fc:	14 98       	mov	r8,r10
8000a3fe:	fc 19 7f f0 	movh	r9,0x7ff0
8000a402:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000a406:	f0 0b 11 00 	rsub	r11,r8,0
8000a40a:	f7 e8 10 08 	or	r8,r11,r8
8000a40e:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
8000a412:	f2 08 01 08 	sub	r8,r9,r8
8000a416:	f0 0c 11 00 	rsub	r12,r8,0
8000a41a:	f9 e8 10 08 	or	r8,r12,r8
8000a41e:	f0 0c 14 1f 	asr	r12,r8,0x1f
8000a422:	2f fc       	sub	r12,-1
8000a424:	5e fc       	retal	r12

8000a426 <__isnand>:
8000a426:	14 98       	mov	r8,r10
8000a428:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000a42c:	f0 0c 11 00 	rsub	r12,r8,0
8000a430:	10 4c       	or	r12,r8
8000a432:	fc 18 7f f0 	movh	r8,0x7ff0
8000a436:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
8000a43a:	f0 0c 01 0c 	sub	r12,r8,r12
8000a43e:	bf 9c       	lsr	r12,0x1f
8000a440:	5e fc       	retal	r12
8000a442:	d7 03       	nop

8000a444 <_sbrk_r>:
8000a444:	d4 21       	pushm	r4-r7,lr
8000a446:	30 08       	mov	r8,0
8000a448:	18 97       	mov	r7,r12
8000a44a:	e0 66 0b 08 	mov	r6,2824
8000a44e:	16 9c       	mov	r12,r11
8000a450:	8d 08       	st.w	r6[0x0],r8
8000a452:	ca fc       	rcall	8000a5b0 <_sbrk>
8000a454:	5b fc       	cp.w	r12,-1
8000a456:	c0 51       	brne	8000a460 <_sbrk_r+0x1c>
8000a458:	6c 08       	ld.w	r8,r6[0x0]
8000a45a:	58 08       	cp.w	r8,0
8000a45c:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000a460:	d8 22       	popm	r4-r7,pc
8000a462:	d7 03       	nop

8000a464 <__sclose>:
8000a464:	d4 01       	pushm	lr
8000a466:	96 7b       	ld.sh	r11,r11[0xe]
8000a468:	cf ec       	rcall	8000a664 <_close_r>
8000a46a:	d8 02       	popm	pc

8000a46c <__sseek>:
8000a46c:	d4 21       	pushm	r4-r7,lr
8000a46e:	16 97       	mov	r7,r11
8000a470:	96 7b       	ld.sh	r11,r11[0xe]
8000a472:	c8 5d       	rcall	8000a77c <_lseek_r>
8000a474:	8e 68       	ld.sh	r8,r7[0xc]
8000a476:	10 99       	mov	r9,r8
8000a478:	ad c8       	cbr	r8,0xc
8000a47a:	ad a9       	sbr	r9,0xc
8000a47c:	5b fc       	cp.w	r12,-1
8000a47e:	ef f8 0c 06 	st.heq	r7[0xc],r8
8000a482:	ef f9 1c 06 	st.hne	r7[0xc],r9
8000a486:	ef fc 1a 15 	st.wne	r7[0x54],r12
8000a48a:	d8 22       	popm	r4-r7,pc

8000a48c <__swrite>:
8000a48c:	d4 21       	pushm	r4-r7,lr
8000a48e:	96 68       	ld.sh	r8,r11[0xc]
8000a490:	16 97       	mov	r7,r11
8000a492:	14 95       	mov	r5,r10
8000a494:	12 94       	mov	r4,r9
8000a496:	e2 18 01 00 	andl	r8,0x100,COH
8000a49a:	18 96       	mov	r6,r12
8000a49c:	c0 50       	breq	8000a4a6 <__swrite+0x1a>
8000a49e:	30 29       	mov	r9,2
8000a4a0:	30 0a       	mov	r10,0
8000a4a2:	96 7b       	ld.sh	r11,r11[0xe]
8000a4a4:	c6 cd       	rcall	8000a77c <_lseek_r>
8000a4a6:	8e 68       	ld.sh	r8,r7[0xc]
8000a4a8:	ad c8       	cbr	r8,0xc
8000a4aa:	08 99       	mov	r9,r4
8000a4ac:	0a 9a       	mov	r10,r5
8000a4ae:	8e 7b       	ld.sh	r11,r7[0xe]
8000a4b0:	0c 9c       	mov	r12,r6
8000a4b2:	ae 68       	st.h	r7[0xc],r8
8000a4b4:	c9 ac       	rcall	8000a5e8 <_write_r>
8000a4b6:	d8 22       	popm	r4-r7,pc

8000a4b8 <__sread>:
8000a4b8:	d4 21       	pushm	r4-r7,lr
8000a4ba:	16 97       	mov	r7,r11
8000a4bc:	96 7b       	ld.sh	r11,r11[0xe]
8000a4be:	c7 1d       	rcall	8000a7a0 <_read_r>
8000a4c0:	c0 65       	brlt	8000a4cc <__sread+0x14>
8000a4c2:	6f 58       	ld.w	r8,r7[0x54]
8000a4c4:	18 08       	add	r8,r12
8000a4c6:	ef 48 00 54 	st.w	r7[84],r8
8000a4ca:	d8 22       	popm	r4-r7,pc
8000a4cc:	8e 68       	ld.sh	r8,r7[0xc]
8000a4ce:	ad c8       	cbr	r8,0xc
8000a4d0:	ae 68       	st.h	r7[0xc],r8
8000a4d2:	d8 22       	popm	r4-r7,pc

8000a4d4 <strlen>:
8000a4d4:	30 09       	mov	r9,0
8000a4d6:	18 98       	mov	r8,r12
8000a4d8:	c0 28       	rjmp	8000a4dc <strlen+0x8>
8000a4da:	2f f8       	sub	r8,-1
8000a4dc:	11 8a       	ld.ub	r10,r8[0x0]
8000a4de:	f2 0a 18 00 	cp.b	r10,r9
8000a4e2:	cf c1       	brne	8000a4da <strlen+0x6>
8000a4e4:	f0 0c 01 0c 	sub	r12,r8,r12
8000a4e8:	5e fc       	retal	r12
8000a4ea:	d7 03       	nop

8000a4ec <_close>:
8000a4ec:	30 28       	mov	r8,2
8000a4ee:	d6 73       	breakpoint
8000a4f0:	3f fc       	mov	r12,-1
8000a4f2:	35 8b       	mov	r11,88
8000a4f4:	58 0c       	cp.w	r12,0
8000a4f6:	5e 4c       	retge	r12
8000a4f8:	e0 6a 0b 08 	mov	r10,2824
8000a4fc:	95 0b       	st.w	r10[0x0],r11
8000a4fe:	5e fc       	retal	r12

8000a500 <_lseek>:
8000a500:	30 58       	mov	r8,5
8000a502:	d6 73       	breakpoint
8000a504:	3f fc       	mov	r12,-1
8000a506:	35 8b       	mov	r11,88
8000a508:	58 0c       	cp.w	r12,0
8000a50a:	5e 4c       	retge	r12
8000a50c:	e0 6a 0b 08 	mov	r10,2824
8000a510:	95 0b       	st.w	r10[0x0],r11
8000a512:	5e fc       	retal	r12

8000a514 <_read>:
8000a514:	30 38       	mov	r8,3
8000a516:	d6 73       	breakpoint
8000a518:	3f fc       	mov	r12,-1
8000a51a:	35 8b       	mov	r11,88
8000a51c:	58 0c       	cp.w	r12,0
8000a51e:	5e 4c       	retge	r12
8000a520:	e0 6a 0b 08 	mov	r10,2824
8000a524:	95 0b       	st.w	r10[0x0],r11
8000a526:	5e fc       	retal	r12

8000a528 <_write>:
8000a528:	30 48       	mov	r8,4
8000a52a:	d6 73       	breakpoint
8000a52c:	3f fc       	mov	r12,-1
8000a52e:	35 8b       	mov	r11,88
8000a530:	58 0c       	cp.w	r12,0
8000a532:	5e 4c       	retge	r12
8000a534:	e0 6a 0b 08 	mov	r10,2824
8000a538:	95 0b       	st.w	r10[0x0],r11
8000a53a:	5e fc       	retal	r12

8000a53c <isatty>:
8000a53c:	30 b8       	mov	r8,11
8000a53e:	d6 73       	breakpoint
8000a540:	3f fc       	mov	r12,-1
8000a542:	35 8b       	mov	r11,88
8000a544:	58 0c       	cp.w	r12,0
8000a546:	5e 4c       	retge	r12
8000a548:	e0 6a 0b 08 	mov	r10,2824
8000a54c:	95 0b       	st.w	r10[0x0],r11
8000a54e:	5e fc       	retal	r12

8000a550 <_fstat_host>:
8000a550:	30 98       	mov	r8,9
8000a552:	d6 73       	breakpoint
8000a554:	3f fc       	mov	r12,-1
8000a556:	35 8b       	mov	r11,88
8000a558:	58 0c       	cp.w	r12,0
8000a55a:	5e 4c       	retge	r12
8000a55c:	e0 6a 0b 08 	mov	r10,2824
8000a560:	95 0b       	st.w	r10[0x0],r11
8000a562:	5e fc       	retal	r12

8000a564 <_fstat>:
8000a564:	d4 21       	pushm	r4-r7,lr
8000a566:	21 0d       	sub	sp,64
8000a568:	16 97       	mov	r7,r11
8000a56a:	1a 9b       	mov	r11,sp
8000a56c:	cf 2f       	rcall	8000a550 <_fstat_host>
8000a56e:	c0 34       	brge	8000a574 <_fstat+0x10>
8000a570:	3f fc       	mov	r12,-1
8000a572:	c1 c8       	rjmp	8000a5aa <_fstat+0x46>
8000a574:	40 08       	lddsp	r8,sp[0x0]
8000a576:	ae 08       	st.h	r7[0x0],r8
8000a578:	40 18       	lddsp	r8,sp[0x4]
8000a57a:	ae 18       	st.h	r7[0x2],r8
8000a57c:	40 28       	lddsp	r8,sp[0x8]
8000a57e:	8f 18       	st.w	r7[0x4],r8
8000a580:	40 38       	lddsp	r8,sp[0xc]
8000a582:	ae 48       	st.h	r7[0x8],r8
8000a584:	40 48       	lddsp	r8,sp[0x10]
8000a586:	ae 58       	st.h	r7[0xa],r8
8000a588:	40 58       	lddsp	r8,sp[0x14]
8000a58a:	ae 68       	st.h	r7[0xc],r8
8000a58c:	40 68       	lddsp	r8,sp[0x18]
8000a58e:	ae 78       	st.h	r7[0xe],r8
8000a590:	40 88       	lddsp	r8,sp[0x20]
8000a592:	8f 48       	st.w	r7[0x10],r8
8000a594:	40 a8       	lddsp	r8,sp[0x28]
8000a596:	8f b8       	st.w	r7[0x2c],r8
8000a598:	40 c8       	lddsp	r8,sp[0x30]
8000a59a:	8f c8       	st.w	r7[0x30],r8
8000a59c:	40 d8       	lddsp	r8,sp[0x34]
8000a59e:	8f 58       	st.w	r7[0x14],r8
8000a5a0:	40 e8       	lddsp	r8,sp[0x38]
8000a5a2:	30 0c       	mov	r12,0
8000a5a4:	8f 78       	st.w	r7[0x1c],r8
8000a5a6:	40 f8       	lddsp	r8,sp[0x3c]
8000a5a8:	8f 98       	st.w	r7[0x24],r8
8000a5aa:	2f 0d       	sub	sp,-64
8000a5ac:	d8 22       	popm	r4-r7,pc
8000a5ae:	d7 03       	nop

8000a5b0 <_sbrk>:
8000a5b0:	d4 01       	pushm	lr
8000a5b2:	e0 68 06 a4 	mov	r8,1700
8000a5b6:	70 09       	ld.w	r9,r8[0x0]
8000a5b8:	58 09       	cp.w	r9,0
8000a5ba:	c0 41       	brne	8000a5c2 <_sbrk+0x12>
8000a5bc:	e0 69 0b 10 	mov	r9,2832
8000a5c0:	91 09       	st.w	r8[0x0],r9
8000a5c2:	e0 69 06 a4 	mov	r9,1700
8000a5c6:	e0 6a f0 00 	mov	r10,61440
8000a5ca:	72 08       	ld.w	r8,r9[0x0]
8000a5cc:	f0 0c 00 0c 	add	r12,r8,r12
8000a5d0:	14 3c       	cp.w	r12,r10
8000a5d2:	e0 8b 00 04 	brhi	8000a5da <_sbrk+0x2a>
8000a5d6:	93 0c       	st.w	r9[0x0],r12
8000a5d8:	c0 58       	rjmp	8000a5e2 <_sbrk+0x32>
8000a5da:	c5 5c       	rcall	8000a684 <__errno>
8000a5dc:	30 c8       	mov	r8,12
8000a5de:	99 08       	st.w	r12[0x0],r8
8000a5e0:	3f f8       	mov	r8,-1
8000a5e2:	10 9c       	mov	r12,r8
8000a5e4:	d8 02       	popm	pc
8000a5e6:	d7 03       	nop

8000a5e8 <_write_r>:
8000a5e8:	d4 21       	pushm	r4-r7,lr
8000a5ea:	16 98       	mov	r8,r11
8000a5ec:	18 97       	mov	r7,r12
8000a5ee:	10 9c       	mov	r12,r8
8000a5f0:	30 08       	mov	r8,0
8000a5f2:	14 9b       	mov	r11,r10
8000a5f4:	e0 66 0b 08 	mov	r6,2824
8000a5f8:	12 9a       	mov	r10,r9
8000a5fa:	8d 08       	st.w	r6[0x0],r8
8000a5fc:	c9 6f       	rcall	8000a528 <_write>
8000a5fe:	5b fc       	cp.w	r12,-1
8000a600:	c0 51       	brne	8000a60a <_write_r+0x22>
8000a602:	6c 08       	ld.w	r8,r6[0x0]
8000a604:	58 08       	cp.w	r8,0
8000a606:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000a60a:	d8 22       	popm	r4-r7,pc

8000a60c <_calloc_r>:
8000a60c:	d4 21       	pushm	r4-r7,lr
8000a60e:	f4 0b 02 4b 	mul	r11,r10,r11
8000a612:	fe b0 f8 5f 	rcall	800096d0 <_malloc_r>
8000a616:	18 97       	mov	r7,r12
8000a618:	c2 30       	breq	8000a65e <_calloc_r+0x52>
8000a61a:	f8 fa ff fc 	ld.w	r10,r12[-4]
8000a61e:	e0 1a ff fc 	andl	r10,0xfffc
8000a622:	20 4a       	sub	r10,4
8000a624:	e0 4a 00 24 	cp.w	r10,36
8000a628:	e0 8b 00 18 	brhi	8000a658 <_calloc_r+0x4c>
8000a62c:	18 98       	mov	r8,r12
8000a62e:	59 3a       	cp.w	r10,19
8000a630:	e0 88 00 0f 	brls	8000a64e <_calloc_r+0x42>
8000a634:	30 09       	mov	r9,0
8000a636:	10 a9       	st.w	r8++,r9
8000a638:	10 a9       	st.w	r8++,r9
8000a63a:	59 ba       	cp.w	r10,27
8000a63c:	e0 88 00 09 	brls	8000a64e <_calloc_r+0x42>
8000a640:	10 a9       	st.w	r8++,r9
8000a642:	10 a9       	st.w	r8++,r9
8000a644:	e0 4a 00 24 	cp.w	r10,36
8000a648:	c0 31       	brne	8000a64e <_calloc_r+0x42>
8000a64a:	10 a9       	st.w	r8++,r9
8000a64c:	10 a9       	st.w	r8++,r9
8000a64e:	30 09       	mov	r9,0
8000a650:	10 a9       	st.w	r8++,r9
8000a652:	91 19       	st.w	r8[0x4],r9
8000a654:	91 09       	st.w	r8[0x0],r9
8000a656:	c0 48       	rjmp	8000a65e <_calloc_r+0x52>
8000a658:	30 0b       	mov	r11,0
8000a65a:	fe b0 fa 7d 	rcall	80009b54 <memset>
8000a65e:	0e 9c       	mov	r12,r7
8000a660:	d8 22       	popm	r4-r7,pc
8000a662:	d7 03       	nop

8000a664 <_close_r>:
8000a664:	d4 21       	pushm	r4-r7,lr
8000a666:	30 08       	mov	r8,0
8000a668:	18 97       	mov	r7,r12
8000a66a:	e0 66 0b 08 	mov	r6,2824
8000a66e:	16 9c       	mov	r12,r11
8000a670:	8d 08       	st.w	r6[0x0],r8
8000a672:	c3 df       	rcall	8000a4ec <_close>
8000a674:	5b fc       	cp.w	r12,-1
8000a676:	c0 51       	brne	8000a680 <_close_r+0x1c>
8000a678:	6c 08       	ld.w	r8,r6[0x0]
8000a67a:	58 08       	cp.w	r8,0
8000a67c:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000a680:	d8 22       	popm	r4-r7,pc
8000a682:	d7 03       	nop

8000a684 <__errno>:
8000a684:	e0 68 01 24 	mov	r8,292
8000a688:	70 0c       	ld.w	r12,r8[0x0]
8000a68a:	2f 4c       	sub	r12,-12
8000a68c:	5e fc       	retal	r12
8000a68e:	d7 03       	nop

8000a690 <_fclose_r>:
8000a690:	d4 21       	pushm	r4-r7,lr
8000a692:	18 96       	mov	r6,r12
8000a694:	16 97       	mov	r7,r11
8000a696:	58 0b       	cp.w	r11,0
8000a698:	c0 31       	brne	8000a69e <_fclose_r+0xe>
8000a69a:	16 95       	mov	r5,r11
8000a69c:	c5 38       	rjmp	8000a742 <_fclose_r+0xb2>
8000a69e:	fe b0 f4 87 	rcall	80008fac <__sfp_lock_acquire>
8000a6a2:	58 06       	cp.w	r6,0
8000a6a4:	c0 70       	breq	8000a6b2 <_fclose_r+0x22>
8000a6a6:	6c 68       	ld.w	r8,r6[0x18]
8000a6a8:	58 08       	cp.w	r8,0
8000a6aa:	c0 41       	brne	8000a6b2 <_fclose_r+0x22>
8000a6ac:	0c 9c       	mov	r12,r6
8000a6ae:	fe b0 f4 d1 	rcall	80009050 <__sinit>
8000a6b2:	fe c8 e0 32 	sub	r8,pc,-8142
8000a6b6:	10 37       	cp.w	r7,r8
8000a6b8:	c0 31       	brne	8000a6be <_fclose_r+0x2e>
8000a6ba:	6c 07       	ld.w	r7,r6[0x0]
8000a6bc:	c0 c8       	rjmp	8000a6d4 <_fclose_r+0x44>
8000a6be:	fe c8 e0 1e 	sub	r8,pc,-8162
8000a6c2:	10 37       	cp.w	r7,r8
8000a6c4:	c0 31       	brne	8000a6ca <_fclose_r+0x3a>
8000a6c6:	6c 17       	ld.w	r7,r6[0x4]
8000a6c8:	c0 68       	rjmp	8000a6d4 <_fclose_r+0x44>
8000a6ca:	fe c8 e0 0a 	sub	r8,pc,-8182
8000a6ce:	10 37       	cp.w	r7,r8
8000a6d0:	ed f7 00 02 	ld.weq	r7,r6[0x8]
8000a6d4:	8e 69       	ld.sh	r9,r7[0xc]
8000a6d6:	30 08       	mov	r8,0
8000a6d8:	f0 09 19 00 	cp.h	r9,r8
8000a6dc:	c0 51       	brne	8000a6e6 <_fclose_r+0x56>
8000a6de:	fe b0 f4 68 	rcall	80008fae <__sfp_lock_release>
8000a6e2:	30 05       	mov	r5,0
8000a6e4:	c2 f8       	rjmp	8000a742 <_fclose_r+0xb2>
8000a6e6:	0e 9b       	mov	r11,r7
8000a6e8:	0c 9c       	mov	r12,r6
8000a6ea:	fe b0 f3 db 	rcall	80008ea0 <_fflush_r>
8000a6ee:	6e c8       	ld.w	r8,r7[0x30]
8000a6f0:	18 95       	mov	r5,r12
8000a6f2:	58 08       	cp.w	r8,0
8000a6f4:	c0 60       	breq	8000a700 <_fclose_r+0x70>
8000a6f6:	6e 8b       	ld.w	r11,r7[0x20]
8000a6f8:	0c 9c       	mov	r12,r6
8000a6fa:	5d 18       	icall	r8
8000a6fc:	f9 b5 05 ff 	movlt	r5,-1
8000a700:	8e 68       	ld.sh	r8,r7[0xc]
8000a702:	ed b8 00 07 	bld	r8,0x7
8000a706:	c0 51       	brne	8000a710 <_fclose_r+0x80>
8000a708:	6e 4b       	ld.w	r11,r7[0x10]
8000a70a:	0c 9c       	mov	r12,r6
8000a70c:	fe b0 f5 3c 	rcall	80009184 <_free_r>
8000a710:	6e db       	ld.w	r11,r7[0x34]
8000a712:	58 0b       	cp.w	r11,0
8000a714:	c0 a0       	breq	8000a728 <_fclose_r+0x98>
8000a716:	ee c8 ff bc 	sub	r8,r7,-68
8000a71a:	10 3b       	cp.w	r11,r8
8000a71c:	c0 40       	breq	8000a724 <_fclose_r+0x94>
8000a71e:	0c 9c       	mov	r12,r6
8000a720:	fe b0 f5 32 	rcall	80009184 <_free_r>
8000a724:	30 08       	mov	r8,0
8000a726:	8f d8       	st.w	r7[0x34],r8
8000a728:	6f 2b       	ld.w	r11,r7[0x48]
8000a72a:	58 0b       	cp.w	r11,0
8000a72c:	c0 70       	breq	8000a73a <_fclose_r+0xaa>
8000a72e:	0c 9c       	mov	r12,r6
8000a730:	fe b0 f5 2a 	rcall	80009184 <_free_r>
8000a734:	30 08       	mov	r8,0
8000a736:	ef 48 00 48 	st.w	r7[72],r8
8000a73a:	30 08       	mov	r8,0
8000a73c:	ae 68       	st.h	r7[0xc],r8
8000a73e:	fe b0 f4 38 	rcall	80008fae <__sfp_lock_release>
8000a742:	0a 9c       	mov	r12,r5
8000a744:	d8 22       	popm	r4-r7,pc
8000a746:	d7 03       	nop

8000a748 <fclose>:
8000a748:	d4 01       	pushm	lr
8000a74a:	e0 68 01 24 	mov	r8,292
8000a74e:	18 9b       	mov	r11,r12
8000a750:	70 0c       	ld.w	r12,r8[0x0]
8000a752:	c9 ff       	rcall	8000a690 <_fclose_r>
8000a754:	d8 02       	popm	pc
8000a756:	d7 03       	nop

8000a758 <_fstat_r>:
8000a758:	d4 21       	pushm	r4-r7,lr
8000a75a:	16 98       	mov	r8,r11
8000a75c:	18 97       	mov	r7,r12
8000a75e:	10 9c       	mov	r12,r8
8000a760:	30 08       	mov	r8,0
8000a762:	e0 66 0b 08 	mov	r6,2824
8000a766:	14 9b       	mov	r11,r10
8000a768:	8d 08       	st.w	r6[0x0],r8
8000a76a:	cf de       	rcall	8000a564 <_fstat>
8000a76c:	5b fc       	cp.w	r12,-1
8000a76e:	c0 51       	brne	8000a778 <_fstat_r+0x20>
8000a770:	6c 08       	ld.w	r8,r6[0x0]
8000a772:	58 08       	cp.w	r8,0
8000a774:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000a778:	d8 22       	popm	r4-r7,pc
8000a77a:	d7 03       	nop

8000a77c <_lseek_r>:
8000a77c:	d4 21       	pushm	r4-r7,lr
8000a77e:	16 98       	mov	r8,r11
8000a780:	18 97       	mov	r7,r12
8000a782:	10 9c       	mov	r12,r8
8000a784:	30 08       	mov	r8,0
8000a786:	14 9b       	mov	r11,r10
8000a788:	e0 66 0b 08 	mov	r6,2824
8000a78c:	12 9a       	mov	r10,r9
8000a78e:	8d 08       	st.w	r6[0x0],r8
8000a790:	cb 8e       	rcall	8000a500 <_lseek>
8000a792:	5b fc       	cp.w	r12,-1
8000a794:	c0 51       	brne	8000a79e <_lseek_r+0x22>
8000a796:	6c 08       	ld.w	r8,r6[0x0]
8000a798:	58 08       	cp.w	r8,0
8000a79a:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000a79e:	d8 22       	popm	r4-r7,pc

8000a7a0 <_read_r>:
8000a7a0:	d4 21       	pushm	r4-r7,lr
8000a7a2:	16 98       	mov	r8,r11
8000a7a4:	18 97       	mov	r7,r12
8000a7a6:	10 9c       	mov	r12,r8
8000a7a8:	30 08       	mov	r8,0
8000a7aa:	14 9b       	mov	r11,r10
8000a7ac:	e0 66 0b 08 	mov	r6,2824
8000a7b0:	12 9a       	mov	r10,r9
8000a7b2:	8d 08       	st.w	r6[0x0],r8
8000a7b4:	cb 0e       	rcall	8000a514 <_read>
8000a7b6:	5b fc       	cp.w	r12,-1
8000a7b8:	c0 51       	brne	8000a7c2 <_read_r+0x22>
8000a7ba:	6c 08       	ld.w	r8,r6[0x0]
8000a7bc:	58 08       	cp.w	r8,0
8000a7be:	ef f8 1a 03 	st.wne	r7[0xc],r8
8000a7c2:	d8 22       	popm	r4-r7,pc

8000a7c4 <__avr32_f64_cmp_eq>:
8000a7c4:	10 3a       	cp.w	r10,r8
8000a7c6:	f2 0b 13 00 	cpc	r11,r9
8000a7ca:	c0 80       	breq	8000a7da <__avr32_f64_cmp_eq+0x16>
8000a7cc:	a1 7b       	lsl	r11,0x1
8000a7ce:	a1 79       	lsl	r9,0x1
8000a7d0:	14 4b       	or	r11,r10
8000a7d2:	12 4b       	or	r11,r9
8000a7d4:	10 4b       	or	r11,r8
8000a7d6:	5e 0f       	reteq	1
8000a7d8:	5e fd       	retal	0
8000a7da:	a1 7b       	lsl	r11,0x1
8000a7dc:	fc 1c ff e0 	movh	r12,0xffe0
8000a7e0:	58 0a       	cp.w	r10,0
8000a7e2:	f8 0b 13 00 	cpc	r11,r12
8000a7e6:	5e 8f       	retls	1
8000a7e8:	5e fd       	retal	0

8000a7ea <__avr32_f64_cmp_ge>:
8000a7ea:	1a de       	st.w	--sp,lr
8000a7ec:	1a d7       	st.w	--sp,r7
8000a7ee:	a1 7b       	lsl	r11,0x1
8000a7f0:	5f 3c       	srlo	r12
8000a7f2:	a1 79       	lsl	r9,0x1
8000a7f4:	5f 37       	srlo	r7
8000a7f6:	5c fc       	rol	r12
8000a7f8:	fc 1e ff e0 	movh	lr,0xffe0
8000a7fc:	58 0a       	cp.w	r10,0
8000a7fe:	fc 0b 13 00 	cpc	r11,lr
8000a802:	e0 8b 00 1d 	brhi	8000a83c <__avr32_f64_cmp_ge+0x52>
8000a806:	58 08       	cp.w	r8,0
8000a808:	fc 09 13 00 	cpc	r9,lr
8000a80c:	e0 8b 00 18 	brhi	8000a83c <__avr32_f64_cmp_ge+0x52>
8000a810:	58 0b       	cp.w	r11,0
8000a812:	f5 ba 00 00 	subfeq	r10,0
8000a816:	c1 50       	breq	8000a840 <__avr32_f64_cmp_ge+0x56>
8000a818:	1b 07       	ld.w	r7,sp++
8000a81a:	1b 0e       	ld.w	lr,sp++
8000a81c:	58 3c       	cp.w	r12,3
8000a81e:	c0 a0       	breq	8000a832 <__avr32_f64_cmp_ge+0x48>
8000a820:	58 1c       	cp.w	r12,1
8000a822:	c0 33       	brcs	8000a828 <__avr32_f64_cmp_ge+0x3e>
8000a824:	5e 0f       	reteq	1
8000a826:	5e 1d       	retne	0
8000a828:	10 3a       	cp.w	r10,r8
8000a82a:	f2 0b 13 00 	cpc	r11,r9
8000a82e:	5e 2f       	reths	1
8000a830:	5e 3d       	retlo	0
8000a832:	14 38       	cp.w	r8,r10
8000a834:	f6 09 13 00 	cpc	r9,r11
8000a838:	5e 2f       	reths	1
8000a83a:	5e 3d       	retlo	0
8000a83c:	1b 07       	ld.w	r7,sp++
8000a83e:	d8 0a       	popm	pc,r12=0
8000a840:	58 17       	cp.w	r7,1
8000a842:	5f 0c       	sreq	r12
8000a844:	58 09       	cp.w	r9,0
8000a846:	f5 b8 00 00 	subfeq	r8,0
8000a84a:	1b 07       	ld.w	r7,sp++
8000a84c:	1b 0e       	ld.w	lr,sp++
8000a84e:	5e 0f       	reteq	1
8000a850:	5e fc       	retal	r12

8000a852 <__avr32_f64_cmp_lt>:
8000a852:	1a de       	st.w	--sp,lr
8000a854:	1a d7       	st.w	--sp,r7
8000a856:	a1 7b       	lsl	r11,0x1
8000a858:	5f 3c       	srlo	r12
8000a85a:	a1 79       	lsl	r9,0x1
8000a85c:	5f 37       	srlo	r7
8000a85e:	5c fc       	rol	r12
8000a860:	fc 1e ff e0 	movh	lr,0xffe0
8000a864:	58 0a       	cp.w	r10,0
8000a866:	fc 0b 13 00 	cpc	r11,lr
8000a86a:	e0 8b 00 1d 	brhi	8000a8a4 <__avr32_f64_cmp_lt+0x52>
8000a86e:	58 08       	cp.w	r8,0
8000a870:	fc 09 13 00 	cpc	r9,lr
8000a874:	e0 8b 00 18 	brhi	8000a8a4 <__avr32_f64_cmp_lt+0x52>
8000a878:	58 0b       	cp.w	r11,0
8000a87a:	f5 ba 00 00 	subfeq	r10,0
8000a87e:	c1 50       	breq	8000a8a8 <__avr32_f64_cmp_lt+0x56>
8000a880:	1b 07       	ld.w	r7,sp++
8000a882:	1b 0e       	ld.w	lr,sp++
8000a884:	58 3c       	cp.w	r12,3
8000a886:	c0 a0       	breq	8000a89a <__avr32_f64_cmp_lt+0x48>
8000a888:	58 1c       	cp.w	r12,1
8000a88a:	c0 33       	brcs	8000a890 <__avr32_f64_cmp_lt+0x3e>
8000a88c:	5e 0d       	reteq	0
8000a88e:	5e 1f       	retne	1
8000a890:	10 3a       	cp.w	r10,r8
8000a892:	f2 0b 13 00 	cpc	r11,r9
8000a896:	5e 2d       	reths	0
8000a898:	5e 3f       	retlo	1
8000a89a:	14 38       	cp.w	r8,r10
8000a89c:	f6 09 13 00 	cpc	r9,r11
8000a8a0:	5e 2d       	reths	0
8000a8a2:	5e 3f       	retlo	1
8000a8a4:	1b 07       	ld.w	r7,sp++
8000a8a6:	d8 0a       	popm	pc,r12=0
8000a8a8:	58 17       	cp.w	r7,1
8000a8aa:	5f 1c       	srne	r12
8000a8ac:	58 09       	cp.w	r9,0
8000a8ae:	f5 b8 00 00 	subfeq	r8,0
8000a8b2:	1b 07       	ld.w	r7,sp++
8000a8b4:	1b 0e       	ld.w	lr,sp++
8000a8b6:	5e 0d       	reteq	0
8000a8b8:	5e fc       	retal	r12
8000a8ba:	d7 03       	nop

8000a8bc <__avr32_f64_div>:
8000a8bc:	eb cd 40 ff 	pushm	r0-r7,lr
8000a8c0:	f7 e9 20 0e 	eor	lr,r11,r9
8000a8c4:	f6 07 16 14 	lsr	r7,r11,0x14
8000a8c8:	a9 7b       	lsl	r11,0x9
8000a8ca:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
8000a8ce:	a9 7a       	lsl	r10,0x9
8000a8d0:	bd bb       	sbr	r11,0x1d
8000a8d2:	e4 1b 3f ff 	andh	r11,0x3fff
8000a8d6:	ab d7       	cbr	r7,0xb
8000a8d8:	e0 80 00 cc 	breq	8000aa70 <__avr32_f64_div_round_subnormal+0x54>
8000a8dc:	e0 47 07 ff 	cp.w	r7,2047
8000a8e0:	e0 84 00 b5 	brge	8000aa4a <__avr32_f64_div_round_subnormal+0x2e>
8000a8e4:	f2 06 16 14 	lsr	r6,r9,0x14
8000a8e8:	a9 79       	lsl	r9,0x9
8000a8ea:	f3 e8 13 79 	or	r9,r9,r8>>0x17
8000a8ee:	a9 78       	lsl	r8,0x9
8000a8f0:	bd b9       	sbr	r9,0x1d
8000a8f2:	e4 19 3f ff 	andh	r9,0x3fff
8000a8f6:	ab d6       	cbr	r6,0xb
8000a8f8:	e0 80 00 e2 	breq	8000aabc <__avr32_f64_div_round_subnormal+0xa0>
8000a8fc:	e0 46 07 ff 	cp.w	r6,2047
8000a900:	e0 84 00 b2 	brge	8000aa64 <__avr32_f64_div_round_subnormal+0x48>
8000a904:	0c 17       	sub	r7,r6
8000a906:	fe 37 fc 01 	sub	r7,-1023
8000a90a:	fc 1c 80 00 	movh	r12,0x8000
8000a90e:	f8 03 16 01 	lsr	r3,r12,0x1
8000a912:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
8000a916:	5c d4       	com	r4
8000a918:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
8000a91c:	e6 09 06 44 	mulu.d	r4,r3,r9
8000a920:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000a924:	e6 05 06 44 	mulu.d	r4,r3,r5
8000a928:	ea 03 15 02 	lsl	r3,r5,0x2
8000a92c:	e6 09 06 44 	mulu.d	r4,r3,r9
8000a930:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000a934:	e6 05 06 44 	mulu.d	r4,r3,r5
8000a938:	ea 03 15 02 	lsl	r3,r5,0x2
8000a93c:	e6 09 06 44 	mulu.d	r4,r3,r9
8000a940:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000a944:	e6 05 06 44 	mulu.d	r4,r3,r5
8000a948:	ea 03 15 02 	lsl	r3,r5,0x2
8000a94c:	e6 08 06 40 	mulu.d	r0,r3,r8
8000a950:	e4 09 07 40 	macu.d	r0,r2,r9
8000a954:	e6 09 06 44 	mulu.d	r4,r3,r9
8000a958:	02 04       	add	r4,r1
8000a95a:	5c 05       	acr	r5
8000a95c:	a3 65       	lsl	r5,0x2
8000a95e:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000a962:	a3 64       	lsl	r4,0x2
8000a964:	5c 34       	neg	r4
8000a966:	f8 05 01 45 	sbc	r5,r12,r5
8000a96a:	e6 04 06 40 	mulu.d	r0,r3,r4
8000a96e:	e4 05 07 40 	macu.d	r0,r2,r5
8000a972:	e6 05 06 44 	mulu.d	r4,r3,r5
8000a976:	02 04       	add	r4,r1
8000a978:	5c 05       	acr	r5
8000a97a:	ea 03 15 02 	lsl	r3,r5,0x2
8000a97e:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000a982:	e8 02 15 02 	lsl	r2,r4,0x2
8000a986:	e6 08 06 40 	mulu.d	r0,r3,r8
8000a98a:	e4 09 07 40 	macu.d	r0,r2,r9
8000a98e:	e6 09 06 44 	mulu.d	r4,r3,r9
8000a992:	02 04       	add	r4,r1
8000a994:	5c 05       	acr	r5
8000a996:	a3 65       	lsl	r5,0x2
8000a998:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000a99c:	a3 64       	lsl	r4,0x2
8000a99e:	5c 34       	neg	r4
8000a9a0:	f8 05 01 45 	sbc	r5,r12,r5
8000a9a4:	e6 04 06 40 	mulu.d	r0,r3,r4
8000a9a8:	e4 05 07 40 	macu.d	r0,r2,r5
8000a9ac:	e6 05 06 44 	mulu.d	r4,r3,r5
8000a9b0:	02 04       	add	r4,r1
8000a9b2:	5c 05       	acr	r5
8000a9b4:	ea 03 15 02 	lsl	r3,r5,0x2
8000a9b8:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000a9bc:	e8 02 15 02 	lsl	r2,r4,0x2
8000a9c0:	e6 0a 06 40 	mulu.d	r0,r3,r10
8000a9c4:	e4 0b 07 40 	macu.d	r0,r2,r11
8000a9c8:	e6 0b 06 42 	mulu.d	r2,r3,r11
8000a9cc:	02 02       	add	r2,r1
8000a9ce:	5c 03       	acr	r3
8000a9d0:	ed b3 00 1c 	bld	r3,0x1c
8000a9d4:	c0 90       	breq	8000a9e6 <__avr32_f64_div+0x12a>
8000a9d6:	a1 72       	lsl	r2,0x1
8000a9d8:	5c f3       	rol	r3
8000a9da:	20 17       	sub	r7,1
8000a9dc:	a3 9a       	lsr	r10,0x3
8000a9de:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
8000a9e2:	a3 9b       	lsr	r11,0x3
8000a9e4:	c0 58       	rjmp	8000a9ee <__avr32_f64_div+0x132>
8000a9e6:	a5 8a       	lsr	r10,0x4
8000a9e8:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
8000a9ec:	a5 8b       	lsr	r11,0x4
8000a9ee:	58 07       	cp.w	r7,0
8000a9f0:	e0 8a 00 8b 	brle	8000ab06 <__avr32_f64_div_res_subnormal>
8000a9f4:	e0 12 ff 00 	andl	r2,0xff00
8000a9f8:	e8 12 00 80 	orl	r2,0x80
8000a9fc:	e6 08 06 40 	mulu.d	r0,r3,r8
8000aa00:	e4 09 07 40 	macu.d	r0,r2,r9
8000aa04:	e4 08 06 44 	mulu.d	r4,r2,r8
8000aa08:	e6 09 06 48 	mulu.d	r8,r3,r9
8000aa0c:	00 05       	add	r5,r0
8000aa0e:	f0 01 00 48 	adc	r8,r8,r1
8000aa12:	5c 09       	acr	r9
8000aa14:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000aa18:	58 04       	cp.w	r4,0
8000aa1a:	5c 25       	cpc	r5

8000aa1c <__avr32_f64_div_round_subnormal>:
8000aa1c:	f4 08 13 00 	cpc	r8,r10
8000aa20:	f6 09 13 00 	cpc	r9,r11
8000aa24:	5f 36       	srlo	r6
8000aa26:	f8 06 17 00 	moveq	r6,r12
8000aa2a:	e4 0a 16 08 	lsr	r10,r2,0x8
8000aa2e:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
8000aa32:	e6 0b 16 08 	lsr	r11,r3,0x8
8000aa36:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000aa3a:	ed be 00 1f 	bld	lr,0x1f
8000aa3e:	ef bb 00 1f 	bst	r11,0x1f
8000aa42:	0c 0a       	add	r10,r6
8000aa44:	5c 0b       	acr	r11
8000aa46:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000aa4a:	e4 1b 00 0f 	andh	r11,0xf
8000aa4e:	14 4b       	or	r11,r10
8000aa50:	e0 81 00 a7 	brne	8000ab9e <__avr32_f64_div_res_subnormal+0x98>
8000aa54:	f2 06 16 14 	lsr	r6,r9,0x14
8000aa58:	ab d6       	cbr	r6,0xb
8000aa5a:	e0 46 07 ff 	cp.w	r6,2047
8000aa5e:	e0 81 00 a4 	brne	8000aba6 <__avr32_f64_div_res_subnormal+0xa0>
8000aa62:	c9 e8       	rjmp	8000ab9e <__avr32_f64_div_res_subnormal+0x98>
8000aa64:	e4 19 00 0f 	andh	r9,0xf
8000aa68:	10 49       	or	r9,r8
8000aa6a:	e0 81 00 9a 	brne	8000ab9e <__avr32_f64_div_res_subnormal+0x98>
8000aa6e:	c9 28       	rjmp	8000ab92 <__avr32_f64_div_res_subnormal+0x8c>
8000aa70:	a3 7b       	lsl	r11,0x3
8000aa72:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
8000aa76:	a3 7a       	lsl	r10,0x3
8000aa78:	f5 eb 10 04 	or	r4,r10,r11
8000aa7c:	e0 80 00 a0 	breq	8000abbc <__avr32_f64_div_op1_zero>
8000aa80:	f6 04 12 00 	clz	r4,r11
8000aa84:	c1 70       	breq	8000aab2 <__avr32_f64_div_round_subnormal+0x96>
8000aa86:	c0 c3       	brcs	8000aa9e <__avr32_f64_div_round_subnormal+0x82>
8000aa88:	e8 05 11 20 	rsub	r5,r4,32
8000aa8c:	f6 04 09 4b 	lsl	r11,r11,r4
8000aa90:	f4 05 0a 45 	lsr	r5,r10,r5
8000aa94:	0a 4b       	or	r11,r5
8000aa96:	f4 04 09 4a 	lsl	r10,r10,r4
8000aa9a:	08 17       	sub	r7,r4
8000aa9c:	c0 b8       	rjmp	8000aab2 <__avr32_f64_div_round_subnormal+0x96>
8000aa9e:	f4 04 12 00 	clz	r4,r10
8000aaa2:	f9 b4 03 00 	movlo	r4,0
8000aaa6:	f7 b4 02 e0 	subhs	r4,-32
8000aaaa:	f4 04 09 4b 	lsl	r11,r10,r4
8000aaae:	30 0a       	mov	r10,0
8000aab0:	08 17       	sub	r7,r4
8000aab2:	a3 8a       	lsr	r10,0x2
8000aab4:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
8000aab8:	a3 8b       	lsr	r11,0x2
8000aaba:	c1 1b       	rjmp	8000a8dc <__avr32_f64_div+0x20>
8000aabc:	a3 79       	lsl	r9,0x3
8000aabe:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
8000aac2:	a3 78       	lsl	r8,0x3
8000aac4:	f3 e8 10 04 	or	r4,r9,r8
8000aac8:	c6 f0       	breq	8000aba6 <__avr32_f64_div_res_subnormal+0xa0>
8000aaca:	f2 04 12 00 	clz	r4,r9
8000aace:	c1 70       	breq	8000aafc <__avr32_f64_div_round_subnormal+0xe0>
8000aad0:	c0 c3       	brcs	8000aae8 <__avr32_f64_div_round_subnormal+0xcc>
8000aad2:	e8 05 11 20 	rsub	r5,r4,32
8000aad6:	f2 04 09 49 	lsl	r9,r9,r4
8000aada:	f0 05 0a 45 	lsr	r5,r8,r5
8000aade:	0a 49       	or	r9,r5
8000aae0:	f0 04 09 48 	lsl	r8,r8,r4
8000aae4:	08 16       	sub	r6,r4
8000aae6:	c0 b8       	rjmp	8000aafc <__avr32_f64_div_round_subnormal+0xe0>
8000aae8:	f0 04 12 00 	clz	r4,r8
8000aaec:	f9 b4 03 00 	movlo	r4,0
8000aaf0:	f7 b4 02 e0 	subhs	r4,-32
8000aaf4:	f0 04 09 49 	lsl	r9,r8,r4
8000aaf8:	30 08       	mov	r8,0
8000aafa:	08 16       	sub	r6,r4
8000aafc:	a3 88       	lsr	r8,0x2
8000aafe:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
8000ab02:	a3 89       	lsr	r9,0x2
8000ab04:	cf ca       	rjmp	8000a8fc <__avr32_f64_div+0x40>

8000ab06 <__avr32_f64_div_res_subnormal>:
8000ab06:	5c 37       	neg	r7
8000ab08:	2f f7       	sub	r7,-1
8000ab0a:	f1 b7 04 c0 	satu	r7,0x6
8000ab0e:	e0 47 00 20 	cp.w	r7,32
8000ab12:	c1 54       	brge	8000ab3c <__avr32_f64_div_res_subnormal+0x36>
8000ab14:	ee 06 11 20 	rsub	r6,r7,32
8000ab18:	e4 07 0a 42 	lsr	r2,r2,r7
8000ab1c:	e6 06 09 4c 	lsl	r12,r3,r6
8000ab20:	18 42       	or	r2,r12
8000ab22:	e6 07 0a 43 	lsr	r3,r3,r7
8000ab26:	f4 06 09 41 	lsl	r1,r10,r6
8000ab2a:	f4 07 0a 4a 	lsr	r10,r10,r7
8000ab2e:	f6 06 09 4c 	lsl	r12,r11,r6
8000ab32:	18 4a       	or	r10,r12
8000ab34:	f6 07 0a 4b 	lsr	r11,r11,r7
8000ab38:	30 00       	mov	r0,0
8000ab3a:	c1 58       	rjmp	8000ab64 <__avr32_f64_div_res_subnormal+0x5e>
8000ab3c:	ee 06 11 20 	rsub	r6,r7,32
8000ab40:	f9 b0 00 00 	moveq	r0,0
8000ab44:	f9 bc 00 00 	moveq	r12,0
8000ab48:	c0 50       	breq	8000ab52 <__avr32_f64_div_res_subnormal+0x4c>
8000ab4a:	f4 06 09 40 	lsl	r0,r10,r6
8000ab4e:	f6 06 09 4c 	lsl	r12,r11,r6
8000ab52:	e6 07 0a 42 	lsr	r2,r3,r7
8000ab56:	30 03       	mov	r3,0
8000ab58:	f4 07 0a 41 	lsr	r1,r10,r7
8000ab5c:	18 41       	or	r1,r12
8000ab5e:	f6 07 0a 4a 	lsr	r10,r11,r7
8000ab62:	30 0b       	mov	r11,0
8000ab64:	e0 12 ff 00 	andl	r2,0xff00
8000ab68:	e8 12 00 80 	orl	r2,0x80
8000ab6c:	e6 08 06 46 	mulu.d	r6,r3,r8
8000ab70:	e4 09 07 46 	macu.d	r6,r2,r9
8000ab74:	e4 08 06 44 	mulu.d	r4,r2,r8
8000ab78:	e6 09 06 48 	mulu.d	r8,r3,r9
8000ab7c:	0c 05       	add	r5,r6
8000ab7e:	f0 07 00 48 	adc	r8,r8,r7
8000ab82:	5c 09       	acr	r9
8000ab84:	30 07       	mov	r7,0
8000ab86:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000ab8a:	00 34       	cp.w	r4,r0
8000ab8c:	e2 05 13 00 	cpc	r5,r1
8000ab90:	c4 6b       	rjmp	8000aa1c <__avr32_f64_div_round_subnormal>
8000ab92:	1c 9b       	mov	r11,lr
8000ab94:	e6 1b 80 00 	andh	r11,0x8000,COH
8000ab98:	30 0a       	mov	r10,0
8000ab9a:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000ab9e:	3f fb       	mov	r11,-1
8000aba0:	30 0a       	mov	r10,0
8000aba2:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000aba6:	f5 eb 10 04 	or	r4,r10,r11
8000abaa:	c0 90       	breq	8000abbc <__avr32_f64_div_op1_zero>
8000abac:	1c 9b       	mov	r11,lr
8000abae:	e6 1b 80 00 	andh	r11,0x8000,COH
8000abb2:	ea 1b 7f f0 	orh	r11,0x7ff0
8000abb6:	30 0a       	mov	r10,0
8000abb8:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

8000abbc <__avr32_f64_div_op1_zero>:
8000abbc:	f1 e9 10 15 	or	r5,r8,r9<<0x1
8000abc0:	ce f0       	breq	8000ab9e <__avr32_f64_div_res_subnormal+0x98>
8000abc2:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
8000abc6:	e0 44 07 ff 	cp.w	r4,2047
8000abca:	ce 41       	brne	8000ab92 <__avr32_f64_div_res_subnormal+0x8c>
8000abcc:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
8000abd0:	ce 10       	breq	8000ab92 <__avr32_f64_div_res_subnormal+0x8c>
8000abd2:	ce 6b       	rjmp	8000ab9e <__avr32_f64_div_res_subnormal+0x98>

8000abd4 <__avr32_umod64>:
8000abd4:	d4 31       	pushm	r0-r7,lr
8000abd6:	1a 97       	mov	r7,sp
8000abd8:	20 3d       	sub	sp,12
8000abda:	10 9c       	mov	r12,r8
8000abdc:	12 95       	mov	r5,r9
8000abde:	14 9e       	mov	lr,r10
8000abe0:	16 91       	mov	r1,r11
8000abe2:	16 96       	mov	r6,r11
8000abe4:	58 09       	cp.w	r9,0
8000abe6:	e0 81 00 81 	brne	8000ace8 <__avr32_umod64+0x114>
8000abea:	16 38       	cp.w	r8,r11
8000abec:	e0 88 00 12 	brls	8000ac10 <__avr32_umod64+0x3c>
8000abf0:	f0 08 12 00 	clz	r8,r8
8000abf4:	c4 e0       	breq	8000ac90 <__avr32_umod64+0xbc>
8000abf6:	f6 08 09 46 	lsl	r6,r11,r8
8000abfa:	f8 08 09 4c 	lsl	r12,r12,r8
8000abfe:	f0 0b 11 20 	rsub	r11,r8,32
8000ac02:	f4 08 09 4e 	lsl	lr,r10,r8
8000ac06:	f4 0b 0a 4b 	lsr	r11,r10,r11
8000ac0a:	f7 e6 10 06 	or	r6,r11,r6
8000ac0e:	c4 18       	rjmp	8000ac90 <__avr32_umod64+0xbc>
8000ac10:	58 08       	cp.w	r8,0
8000ac12:	c0 51       	brne	8000ac1c <__avr32_umod64+0x48>
8000ac14:	30 19       	mov	r9,1
8000ac16:	f2 08 0d 08 	divu	r8,r9,r8
8000ac1a:	10 9c       	mov	r12,r8
8000ac1c:	f8 08 12 00 	clz	r8,r12
8000ac20:	c0 31       	brne	8000ac26 <__avr32_umod64+0x52>
8000ac22:	18 16       	sub	r6,r12
8000ac24:	c3 68       	rjmp	8000ac90 <__avr32_umod64+0xbc>
8000ac26:	f0 03 11 20 	rsub	r3,r8,32
8000ac2a:	f4 03 0a 4b 	lsr	r11,r10,r3
8000ac2e:	f8 08 09 4c 	lsl	r12,r12,r8
8000ac32:	ec 08 09 49 	lsl	r9,r6,r8
8000ac36:	ec 03 0a 43 	lsr	r3,r6,r3
8000ac3a:	f7 e9 10 09 	or	r9,r11,r9
8000ac3e:	f8 05 16 10 	lsr	r5,r12,0x10
8000ac42:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
8000ac46:	e6 05 0d 02 	divu	r2,r3,r5
8000ac4a:	f2 0e 16 10 	lsr	lr,r9,0x10
8000ac4e:	ec 02 02 4b 	mul	r11,r6,r2
8000ac52:	fd e3 11 0e 	or	lr,lr,r3<<0x10
8000ac56:	16 3e       	cp.w	lr,r11
8000ac58:	c0 72       	brcc	8000ac66 <__avr32_umod64+0x92>
8000ac5a:	18 0e       	add	lr,r12
8000ac5c:	18 3e       	cp.w	lr,r12
8000ac5e:	c0 43       	brcs	8000ac66 <__avr32_umod64+0x92>
8000ac60:	16 3e       	cp.w	lr,r11
8000ac62:	fd dc e3 0e 	addcs	lr,lr,r12
8000ac66:	fc 0b 01 03 	sub	r3,lr,r11
8000ac6a:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
8000ac6e:	e6 05 0d 02 	divu	r2,r3,r5
8000ac72:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000ac76:	a5 36       	mul	r6,r2
8000ac78:	0c 39       	cp.w	r9,r6
8000ac7a:	c0 72       	brcc	8000ac88 <__avr32_umod64+0xb4>
8000ac7c:	18 09       	add	r9,r12
8000ac7e:	18 39       	cp.w	r9,r12
8000ac80:	c0 43       	brcs	8000ac88 <__avr32_umod64+0xb4>
8000ac82:	0c 39       	cp.w	r9,r6
8000ac84:	f3 dc e3 09 	addcs	r9,r9,r12
8000ac88:	f2 06 01 06 	sub	r6,r9,r6
8000ac8c:	f4 08 09 4e 	lsl	lr,r10,r8
8000ac90:	f8 0a 16 10 	lsr	r10,r12,0x10
8000ac94:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
8000ac98:	ec 0a 0d 02 	divu	r2,r6,r10
8000ac9c:	fc 09 16 10 	lsr	r9,lr,0x10
8000aca0:	ea 02 02 4b 	mul	r11,r5,r2
8000aca4:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000aca8:	16 39       	cp.w	r9,r11
8000acaa:	c0 72       	brcc	8000acb8 <__avr32_umod64+0xe4>
8000acac:	18 09       	add	r9,r12
8000acae:	18 39       	cp.w	r9,r12
8000acb0:	c0 43       	brcs	8000acb8 <__avr32_umod64+0xe4>
8000acb2:	16 39       	cp.w	r9,r11
8000acb4:	f3 dc e3 09 	addcs	r9,r9,r12
8000acb8:	f2 0b 01 0b 	sub	r11,r9,r11
8000acbc:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000acc0:	f6 0a 0d 0a 	divu	r10,r11,r10
8000acc4:	fd eb 11 0e 	or	lr,lr,r11<<0x10
8000acc8:	ea 0a 02 4a 	mul	r10,r5,r10
8000accc:	14 3e       	cp.w	lr,r10
8000acce:	c0 72       	brcc	8000acdc <__avr32_umod64+0x108>
8000acd0:	18 0e       	add	lr,r12
8000acd2:	18 3e       	cp.w	lr,r12
8000acd4:	c0 43       	brcs	8000acdc <__avr32_umod64+0x108>
8000acd6:	14 3e       	cp.w	lr,r10
8000acd8:	fd dc e3 0e 	addcs	lr,lr,r12
8000acdc:	fc 0a 01 0a 	sub	r10,lr,r10
8000ace0:	30 0b       	mov	r11,0
8000ace2:	f4 08 0a 4a 	lsr	r10,r10,r8
8000ace6:	c7 b8       	rjmp	8000addc <__avr32_umod64+0x208>
8000ace8:	16 39       	cp.w	r9,r11
8000acea:	e0 8b 00 79 	brhi	8000addc <__avr32_umod64+0x208>
8000acee:	f2 09 12 00 	clz	r9,r9
8000acf2:	c1 21       	brne	8000ad16 <__avr32_umod64+0x142>
8000acf4:	10 3a       	cp.w	r10,r8
8000acf6:	5f 2b       	srhs	r11
8000acf8:	0a 31       	cp.w	r1,r5
8000acfa:	5f ba       	srhi	r10
8000acfc:	f7 ea 10 0a 	or	r10,r11,r10
8000ad00:	f2 0a 18 00 	cp.b	r10,r9
8000ad04:	c0 60       	breq	8000ad10 <__avr32_umod64+0x13c>
8000ad06:	fc 08 01 0c 	sub	r12,lr,r8
8000ad0a:	e2 05 01 46 	sbc	r6,r1,r5
8000ad0e:	18 9e       	mov	lr,r12
8000ad10:	0c 9b       	mov	r11,r6
8000ad12:	1c 9a       	mov	r10,lr
8000ad14:	c6 48       	rjmp	8000addc <__avr32_umod64+0x208>
8000ad16:	ea 09 09 4c 	lsl	r12,r5,r9
8000ad1a:	f2 06 11 20 	rsub	r6,r9,32
8000ad1e:	f6 09 09 4b 	lsl	r11,r11,r9
8000ad22:	f0 09 09 42 	lsl	r2,r8,r9
8000ad26:	ef 46 ff f4 	st.w	r7[-12],r6
8000ad2a:	f0 06 0a 48 	lsr	r8,r8,r6
8000ad2e:	18 48       	or	r8,r12
8000ad30:	e2 06 0a 4c 	lsr	r12,r1,r6
8000ad34:	f4 09 09 43 	lsl	r3,r10,r9
8000ad38:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
8000ad3c:	f4 06 0a 4a 	lsr	r10,r10,r6
8000ad40:	16 4a       	or	r10,r11
8000ad42:	f0 0b 16 10 	lsr	r11,r8,0x10
8000ad46:	f8 0b 0d 04 	divu	r4,r12,r11
8000ad4a:	f4 0c 16 10 	lsr	r12,r10,0x10
8000ad4e:	08 91       	mov	r1,r4
8000ad50:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
8000ad54:	e8 0e 02 46 	mul	r6,r4,lr
8000ad58:	0c 3c       	cp.w	r12,r6
8000ad5a:	c0 a2       	brcc	8000ad6e <__avr32_umod64+0x19a>
8000ad5c:	20 11       	sub	r1,1
8000ad5e:	10 0c       	add	r12,r8
8000ad60:	10 3c       	cp.w	r12,r8
8000ad62:	c0 63       	brcs	8000ad6e <__avr32_umod64+0x19a>
8000ad64:	0c 3c       	cp.w	r12,r6
8000ad66:	f7 b1 03 01 	sublo	r1,1
8000ad6a:	f9 d8 e3 0c 	addcs	r12,r12,r8
8000ad6e:	0c 1c       	sub	r12,r6
8000ad70:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
8000ad74:	f8 0b 0d 04 	divu	r4,r12,r11
8000ad78:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
8000ad7c:	08 96       	mov	r6,r4
8000ad7e:	e8 0e 02 4e 	mul	lr,r4,lr
8000ad82:	1c 3b       	cp.w	r11,lr
8000ad84:	c0 a2       	brcc	8000ad98 <__avr32_umod64+0x1c4>
8000ad86:	20 16       	sub	r6,1
8000ad88:	10 0b       	add	r11,r8
8000ad8a:	10 3b       	cp.w	r11,r8
8000ad8c:	c0 63       	brcs	8000ad98 <__avr32_umod64+0x1c4>
8000ad8e:	1c 3b       	cp.w	r11,lr
8000ad90:	f7 b6 03 01 	sublo	r6,1
8000ad94:	f7 d8 e3 0b 	addcs	r11,r11,r8
8000ad98:	ed e1 11 01 	or	r1,r6,r1<<0x10
8000ad9c:	1c 1b       	sub	r11,lr
8000ad9e:	e2 02 06 40 	mulu.d	r0,r1,r2
8000ada2:	00 9e       	mov	lr,r0
8000ada4:	02 9c       	mov	r12,r1
8000ada6:	16 3c       	cp.w	r12,r11
8000ada8:	e0 8b 00 08 	brhi	8000adb8 <__avr32_umod64+0x1e4>
8000adac:	5f 06       	sreq	r6
8000adae:	06 30       	cp.w	r0,r3
8000adb0:	5f ba       	srhi	r10
8000adb2:	ed ea 00 0a 	and	r10,r6,r10
8000adb6:	c0 60       	breq	8000adc2 <__avr32_umod64+0x1ee>
8000adb8:	fc 02 01 04 	sub	r4,lr,r2
8000adbc:	f8 08 01 4c 	sbc	r12,r12,r8
8000adc0:	08 9e       	mov	lr,r4
8000adc2:	e6 0e 01 0a 	sub	r10,r3,lr
8000adc6:	f6 0c 01 4c 	sbc	r12,r11,r12
8000adca:	ee f1 ff f4 	ld.w	r1,r7[-12]
8000adce:	f8 09 0a 4b 	lsr	r11,r12,r9
8000add2:	f4 09 0a 4a 	lsr	r10,r10,r9
8000add6:	f8 01 09 4c 	lsl	r12,r12,r1
8000adda:	18 4a       	or	r10,r12
8000addc:	2f dd       	sub	sp,-12
8000adde:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

8000ae00 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
8000ae00:	c0 08       	rjmp	8000ae00 <_evba>
	...

8000ae04 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
8000ae04:	c0 08       	rjmp	8000ae04 <_handle_TLB_Multiple_Hit>
	...

8000ae08 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
8000ae08:	c0 08       	rjmp	8000ae08 <_handle_Bus_Error_Data_Fetch>
	...

8000ae0c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000ae0c:	c0 08       	rjmp	8000ae0c <_handle_Bus_Error_Instruction_Fetch>
	...

8000ae10 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
8000ae10:	c0 08       	rjmp	8000ae10 <_handle_NMI>
	...

8000ae14 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
8000ae14:	c0 08       	rjmp	8000ae14 <_handle_Instruction_Address>
	...

8000ae18 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
8000ae18:	c0 08       	rjmp	8000ae18 <_handle_ITLB_Protection>
	...

8000ae1c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000ae1c:	c0 08       	rjmp	8000ae1c <_handle_Breakpoint>
	...

8000ae20 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
8000ae20:	c0 08       	rjmp	8000ae20 <_handle_Illegal_Opcode>
	...

8000ae24 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
8000ae24:	c0 08       	rjmp	8000ae24 <_handle_Unimplemented_Instruction>
	...

8000ae28 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
8000ae28:	c0 08       	rjmp	8000ae28 <_handle_Privilege_Violation>
	...

8000ae2c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000ae2c:	c0 08       	rjmp	8000ae2c <_handle_Floating_Point>
	...

8000ae30 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
8000ae30:	c0 08       	rjmp	8000ae30 <_handle_Coprocessor_Absent>
	...

8000ae34 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
8000ae34:	c0 08       	rjmp	8000ae34 <_handle_Data_Address_Read>
	...

8000ae38 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
8000ae38:	c0 08       	rjmp	8000ae38 <_handle_Data_Address_Write>
	...

8000ae3c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000ae3c:	c0 08       	rjmp	8000ae3c <_handle_DTLB_Protection_Read>
	...

8000ae40 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
8000ae40:	c0 08       	rjmp	8000ae40 <_handle_DTLB_Protection_Write>
	...

8000ae44 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
8000ae44:	c0 08       	rjmp	8000ae44 <_handle_DTLB_Modified>
	...

8000ae50 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
8000ae50:	c0 08       	rjmp	8000ae50 <_handle_ITLB_Miss>
	...

8000ae60 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
8000ae60:	c0 08       	rjmp	8000ae60 <_handle_DTLB_Miss_Read>
	...

8000ae70 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
8000ae70:	c0 08       	rjmp	8000ae70 <_handle_DTLB_Miss_Write>
	...

8000af00 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
8000af00:	c0 08       	rjmp	8000af00 <_handle_Supervisor_Call>
8000af02:	d7 03       	nop

8000af04 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000af04:	30 0c       	mov	r12,0
8000af06:	fe b0 c0 f3 	rcall	800030ec <_get_interrupt_handler>
8000af0a:	58 0c       	cp.w	r12,0
8000af0c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000af10:	d6 03       	rete

8000af12 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000af12:	30 1c       	mov	r12,1
8000af14:	fe b0 c0 ec 	rcall	800030ec <_get_interrupt_handler>
8000af18:	58 0c       	cp.w	r12,0
8000af1a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000af1e:	d6 03       	rete

8000af20 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000af20:	30 2c       	mov	r12,2
8000af22:	fe b0 c0 e5 	rcall	800030ec <_get_interrupt_handler>
8000af26:	58 0c       	cp.w	r12,0
8000af28:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000af2c:	d6 03       	rete

8000af2e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000af2e:	30 3c       	mov	r12,3
8000af30:	fe b0 c0 de 	rcall	800030ec <_get_interrupt_handler>
8000af34:	58 0c       	cp.w	r12,0
8000af36:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000af3a:	d6 03       	rete
8000af3c:	d7 03       	nop
8000af3e:	d7 03       	nop
8000af40:	d7 03       	nop
8000af42:	d7 03       	nop
8000af44:	d7 03       	nop
8000af46:	d7 03       	nop
8000af48:	d7 03       	nop
8000af4a:	d7 03       	nop
8000af4c:	d7 03       	nop
8000af4e:	d7 03       	nop
8000af50:	d7 03       	nop
8000af52:	d7 03       	nop
8000af54:	d7 03       	nop
8000af56:	d7 03       	nop
8000af58:	d7 03       	nop
8000af5a:	d7 03       	nop
8000af5c:	d7 03       	nop
8000af5e:	d7 03       	nop
8000af60:	d7 03       	nop
8000af62:	d7 03       	nop
8000af64:	d7 03       	nop
8000af66:	d7 03       	nop
8000af68:	d7 03       	nop
8000af6a:	d7 03       	nop
8000af6c:	d7 03       	nop
8000af6e:	d7 03       	nop
8000af70:	d7 03       	nop
8000af72:	d7 03       	nop
8000af74:	d7 03       	nop
8000af76:	d7 03       	nop
8000af78:	d7 03       	nop
8000af7a:	d7 03       	nop
8000af7c:	d7 03       	nop
8000af7e:	d7 03       	nop
8000af80:	d7 03       	nop
8000af82:	d7 03       	nop
8000af84:	d7 03       	nop
8000af86:	d7 03       	nop
8000af88:	d7 03       	nop
8000af8a:	d7 03       	nop
8000af8c:	d7 03       	nop
8000af8e:	d7 03       	nop
8000af90:	d7 03       	nop
8000af92:	d7 03       	nop
8000af94:	d7 03       	nop
8000af96:	d7 03       	nop
8000af98:	d7 03       	nop
8000af9a:	d7 03       	nop
8000af9c:	d7 03       	nop
8000af9e:	d7 03       	nop
8000afa0:	d7 03       	nop
8000afa2:	d7 03       	nop
8000afa4:	d7 03       	nop
8000afa6:	d7 03       	nop
8000afa8:	d7 03       	nop
8000afaa:	d7 03       	nop
8000afac:	d7 03       	nop
8000afae:	d7 03       	nop
8000afb0:	d7 03       	nop
8000afb2:	d7 03       	nop
8000afb4:	d7 03       	nop
8000afb6:	d7 03       	nop
8000afb8:	d7 03       	nop
8000afba:	d7 03       	nop
8000afbc:	d7 03       	nop
8000afbe:	d7 03       	nop
8000afc0:	d7 03       	nop
8000afc2:	d7 03       	nop
8000afc4:	d7 03       	nop
8000afc6:	d7 03       	nop
8000afc8:	d7 03       	nop
8000afca:	d7 03       	nop
8000afcc:	d7 03       	nop
8000afce:	d7 03       	nop
8000afd0:	d7 03       	nop
8000afd2:	d7 03       	nop
8000afd4:	d7 03       	nop
8000afd6:	d7 03       	nop
8000afd8:	d7 03       	nop
8000afda:	d7 03       	nop
8000afdc:	d7 03       	nop
8000afde:	d7 03       	nop
8000afe0:	d7 03       	nop
8000afe2:	d7 03       	nop
8000afe4:	d7 03       	nop
8000afe6:	d7 03       	nop
8000afe8:	d7 03       	nop
8000afea:	d7 03       	nop
8000afec:	d7 03       	nop
8000afee:	d7 03       	nop
8000aff0:	d7 03       	nop
8000aff2:	d7 03       	nop
8000aff4:	d7 03       	nop
8000aff6:	d7 03       	nop
8000aff8:	d7 03       	nop
8000affa:	d7 03       	nop
8000affc:	d7 03       	nop
8000affe:	d7 03       	nop
