module decoder4(y,a,b,c);
	output reg [7:0]y;
	input a,b,c;
	always @(a,b)
	decoder4	 d1(y[7],y[6],y[5],y[4],a,b,c);
	decoder4	 d2(y[0],y[1],y[2],y[3],a,b,~c);
endmodule

module decoder_tb;
  wire y1,y2,y3,y4;
  reg a,b;
  decoder i_decoder(y1,y2,y3,y4,a,b);
  initial
  begin
  $monitor("At time %0t - , y1=%b , y2=%b , y3=%b,y4=%b,a=%b, b=%b ",$time,y1,y2,y3,y4,a,b);
  a='b0;
  b='b0;
end
 always #5  a=~a;
 always #10 b=~b;
  initial #200 $finish;
endmodule

  