INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_eq_top glbl -prj eq.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s eq -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rajath/Downloads/esa/c_to_rtl/sol/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rajath/Downloads/esa/c_to_rtl/sol/sim/verilog/eq.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_eq_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/rajath/Downloads/esa/c_to_rtl/sol/sim/verilog/eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eq
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.eq
Compiling module xil_defaultlib.apatb_eq_top
Compiling module work.glbl
Built simulation snapshot eq
