vendor_name = ModelSim
source_file = 1, /home/pratikyabaji/Desktop/iitb_risc/iitb_risc_tb.vhd
source_file = 1, /home/pratikyabaji/Desktop/iitb_risc/iitb_risc_lib.vhd
source_file = 1, /home/pratikyabaji/Desktop/iitb_risc/iitb_risc.vhd
source_file = 1, /home/pratikyabaji/Desktop/iitb_risc/components/arith_logic_pipeline/alu.vhd
source_file = 1, /home/pratikyabaji/Desktop/iitb_risc/components/zero_flag.vhd
source_file = 1, /home/pratikyabaji/Desktop/iitb_risc/components/reservation_station.vhd
source_file = 1, /home/pratikyabaji/Desktop/iitb_risc/components/reorder_buffer.vhd
source_file = 1, /home/pratikyabaji/Desktop/iitb_risc/components/register_file.vhd
source_file = 1, /home/pratikyabaji/Desktop/iitb_risc/components/load_store_pipeline.vhd
source_file = 1, /home/pratikyabaji/Desktop/iitb_risc/components/ir_memory.vhd
source_file = 1, /home/pratikyabaji/Desktop/iitb_risc/components/ir_fetch_buffer.vhd
source_file = 1, /home/pratikyabaji/Desktop/iitb_risc/components/ir_decoder_buffer.vhd
source_file = 1, /home/pratikyabaji/Desktop/iitb_risc/components/ir_decoder.vhd
source_file = 1, /home/pratikyabaji/Desktop/iitb_risc/components/data_memory.vhd
source_file = 1, /home/pratikyabaji/Desktop/iitb_risc/components/carry_flag.vhd
source_file = 1, /home/pratikyabaji/Desktop/iitb_risc/components/bit16_adder.vhd
source_file = 1, /home/pratikyabaji/Desktop/iitb_risc/components/arith_logic_pipeline.vhd
source_file = 1, /home/pratikyabaji/intelFPGA_lite/22.1std/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/pratikyabaji/intelFPGA_lite/22.1std/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/pratikyabaji/intelFPGA_lite/22.1std/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/pratikyabaji/intelFPGA_lite/22.1std/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/pratikyabaji/Desktop/iitb_risc/db/iitb_risc.cbx.xml
design_name = iitb_risc
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, iitb_risc, 1
instance = comp, \clock~input , clock~input, iitb_risc, 1
instance = comp, \reset~input , reset~input, iitb_risc, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, iitb_risc, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, iitb_risc, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
