Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,51
design__inferred_latch__count,0
design__instance__count,10646
design__instance__area,69081.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,7
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00021057561389170587
power__switching__total,0.0001956563355633989
power__leakage__total,7.171144034145982E-8
power__total,0.0004063036758452654
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.27328504122091674
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.27321198854383033
timing__hold__ws__corner:nom_tt_025C_1v80,0.32073894448207485
timing__setup__ws__corner:nom_tt_025C_1v80,67.12876844399685
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.320739
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,73.875359
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,15
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,7
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2849760785789234
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2849054128814074
timing__hold__ws__corner:nom_ss_100C_1v60,0.8894633059622642
timing__setup__ws__corner:nom_ss_100C_1v60,47.50892791421617
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.889463
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,47.508926
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,7
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2683441045323857
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.26826830405323565
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10724177405206657
timing__setup__ws__corner:nom_ff_n40C_1v95,71.80764275331322
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.107242
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,83.861679
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,29
design__max_fanout_violation__count,7
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2660755580064346
clock__skew__worst_setup,0.2660332029968473
timing__hold__ws,0.10545414839840887
timing__setup__ws,46.91225674041397
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.105454
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,46.912258
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 508.76 225.76
design__core__bbox,2.76 2.72 506.0 223.04
design__io,45
design__die__area,114858
design__core__area,110874
design__instance__count__stdcell,10646
design__instance__area__stdcell,69081.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.623062
design__instance__utilization__stdcell,0.623062
design__instance__count__class:inverter,156
design__instance__count__class:sequential_cell,126
design__instance__count__class:multi_input_combinational_cell,8316
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,7307
design__instance__count__class:tap_cell,1577
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,174472
design__violations,0
design__instance__count__class:timing_repair_buffer,419
design__instance__count__class:clock_buffer,19
design__instance__count__class:clock_inverter,13
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,47
antenna__violating__nets,3
antenna__violating__pins,5
route__antenna_violation__count,3
antenna_diodes_count,20
design__instance__count__class:antenna_cell,20
route__net,9053
route__net__special,2
route__drc_errors__iter:1,4318
route__wirelength__iter:1,193971
route__drc_errors__iter:2,2611
route__wirelength__iter:2,191995
route__drc_errors__iter:3,2630
route__wirelength__iter:3,191817
route__drc_errors__iter:4,413
route__wirelength__iter:4,191405
route__drc_errors__iter:5,28
route__wirelength__iter:5,191379
route__drc_errors__iter:6,0
route__wirelength__iter:6,191374
route__drc_errors,0
route__wirelength,191374
route__vias,62160
route__vias__singlecut,62160
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,519.88
timing__unannotated_net__count__corner:nom_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,7
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2704898326327641
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.27044964255813597
timing__hold__ws__corner:min_tt_025C_1v80,0.3186581644304739
timing__setup__ws__corner:min_tt_025C_1v80,67.3241250692918
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.318658
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,74.253029
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,5
design__max_fanout_violation__count__corner:min_ss_100C_1v60,7
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2813165613416557
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2812783141573757
timing__hold__ws__corner:min_ss_100C_1v60,0.8878200648170425
timing__setup__ws__corner:min_ss_100C_1v60,48.043025140223946
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.887820
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,48.043026
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,7
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2660755580064346
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2660332029968473
timing__hold__ws__corner:min_ff_n40C_1v95,0.10545414839840887
timing__setup__ws__corner:min_ff_n40C_1v95,71.956082240439
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.105454
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,84.087082
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,7
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2774501540378979
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.27733913173229546
timing__hold__ws__corner:max_tt_025C_1v80,0.32374287500476007
timing__setup__ws__corner:max_tt_025C_1v80,66.93292864962793
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.323743
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,73.479729
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,29
design__max_fanout_violation__count__corner:max_ss_100C_1v60,7
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.29033895553989647
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.29022993163579486
timing__hold__ws__corner:max_ss_100C_1v60,0.8944736315917967
timing__setup__ws__corner:max_ss_100C_1v60,46.91225674041397
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.894474
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,46.912258
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,7
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2718391144683269
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.27172484476028563
timing__hold__ws__corner:max_ff_n40C_1v95,0.10938594784016652
timing__setup__ws__corner:max_ff_n40C_1v95,71.66748108929313
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.109386
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,83.608192
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,33
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000288058
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000028741
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000101741
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000028741
design_powergrid__voltage__worst,0.000028741
design_powergrid__voltage__worst__net:VPWR,1.79997
design_powergrid__drop__worst,0.0000288058
design_powergrid__drop__worst__net:VPWR,0.0000288058
design_powergrid__voltage__worst__net:VGND,0.000028741
design_powergrid__drop__worst__net:VGND,0.000028741
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000001049999999999999899545958213786800428124479367397725582122802734375
ir__drop__worst,0.00002879999999999999869674562058552425014568143524229526519775390625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
