Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 3824827b693b48e7a30063de068e4f5a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_sim_behav xil_defaultlib.cpu_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port Y [C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/MIPS.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/MIPS.v:83]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 16 for port in0 [C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/MIPS.v:68]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 4 for port Caddr [C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/MIPS.v:77]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Clear [C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/MIPS.v:78]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/MIPS.v:81]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/MIPS.v" Line 23. Module MIPS has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/PCff.v" Line 23. Module PCff has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/InstMemory.v" Line 23. Module InstMemory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/control.v" Line 23. Module control has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/2-to-1_Mux.v" Line 23. Module TwotoOne_Mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/2-to-1_Mux.v" Line 23. Module TwotoOne_Mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/2-to-1_Mux.v" Line 23. Module TwotoOne_Mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/2-to-1_Mux.v" Line 23. Module TwotoOne_Mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/signExt4-to-16.v" Line 23. Module signExt4to16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/reg_file.v" Line 23. Module reg_file has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/alu.v" Line 33. Module alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/alu.v" Line 33. Module alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/alu.v" Line 33. Module alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/memory64KB.v" Line 23. Module memory64KB has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/MIPS.v" Line 23. Module MIPS has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/PCff.v" Line 23. Module PCff has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/InstMemory.v" Line 23. Module InstMemory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/control.v" Line 23. Module control has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/2-to-1_Mux.v" Line 23. Module TwotoOne_Mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/2-to-1_Mux.v" Line 23. Module TwotoOne_Mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/2-to-1_Mux.v" Line 23. Module TwotoOne_Mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/2-to-1_Mux.v" Line 23. Module TwotoOne_Mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/signExt4-to-16.v" Line 23. Module signExt4to16 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/reg_file.v" Line 23. Module reg_file has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/alu.v" Line 33. Module alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/alu.v" Line 33. Module alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/alu.v" Line 33. Module alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.srcs/sources_1/new/memory64KB.v" Line 23. Module memory64KB has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/FERNA/Documents/MyDocuments/CPP/ECE 425/MIPS_SingleCycle/MIPS_SingleCycle.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCff
Compiling module xil_defaultlib.InstMemory
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.TwotoOne_Mux
Compiling module xil_defaultlib.signExt4to16
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.memory64KB
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.cpu_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_sim_behav
