import argparse
import json
import os
import re
import webbrowser
from collections import defaultdict
from capstone import Cs, CS_ARCH_RISCV, CS_MODE_RISCV32
from vcdvcd import VCDVCD
import struct

# --- Initial Setup ---
md = Cs(CS_ARCH_RISCV, CS_MODE_RISCV32)
md.detail = True
missing_signals_by_label = {}

# --- New Function to list all signals ---
def list_all_signals(vcd):
    print("\n--- VCD Signals Found ---")
    try:
        signals = list(vcd.signals)   
    except AttributeError:
        
        signals = list(vcd.data.keys())
    
    if not signals:
        print("No signals found in the VCD file.")
        return
    
    for name in sorted(signals):
        print(name)
    print(f"-------------------------\nTotal signals: {len(signals)}\n")


# --- Utility Functions (largely unchanged) ---
def resolve_signal(signal_names, vcd):
    """Find the first available signal name from a list of candidates."""
    if isinstance(signal_names, str):
        signal_names = [signal_names]
    for name in signal_names:
        if name in vcd.signals:
            return name
    return None

def resolve_signals_with_log(signal_dict, vcd, label=""):
    """Resolve a dictionary of signals and log the findings."""
    resolved = {}
    print(f"\nüîé Looking for {label} signals:")
    found, missing = 0, 0
    all_vcd_signals = list(vcd.signals)

    for key, candidates in signal_dict.items():
        selected = resolve_signal(candidates, vcd)
        resolved[key] = selected
        if selected:
            print(f"‚úÖ {key} -> {selected}")
            found += 1
        else:
            print(f"‚ö†Ô∏è {key} not found in VCD file.")
            missing += 1
    
    print(f"üßæ {label} summary: {found} found, {missing} missing.")
    if missing > 0:
        if label not in missing_signals_by_label:
            missing_signals_by_label[label] = []
        for key, selected in resolved.items():
            if not selected:
                missing_signals_by_label[label].append(key)
    return resolved

def extract_signal_at_cycles(signal_name, vcd, rising_edges, default_val=None, base=10):
    """Sample a signal's value at each rising clock edge."""
    num_cycles = len(rising_edges)
    if not signal_name or signal_name not in vcd.signals:
        return [default_val] * num_cycles
    
    tv_sorted = sorted(vcd[signal_name].tv, key=lambda x: x[0])
    values = []
    last_val = default_val
    tv_idx = 0
    
    for rise_time in rising_edges:
        while tv_idx < len(tv_sorted) and tv_sorted[tv_idx][0] <= rise_time:
            raw_val = tv_sorted[tv_idx][1]
            if 'x' not in raw_val.lower() and 'z' not in raw_val.lower():
                try:
                    if raw_val.startswith('b'):
                        last_val = int(raw_val[1:], 2)
                    else:
                        last_val = int(raw_val, base)
                except (ValueError, TypeError):
                    pass # Keep previous value if parsing fails
            tv_idx += 1
        values.append(last_val)
    return values



# --- Main Script Logic ---
def main(vcd_file, output_html, list_only=False):
    """Main function to process VCD and generate HTML."""
    global missing_signals_by_label
    
    # --- Load VCD ---
    print(f"Loading VCD file: {vcd_file}")
    try:
        vcd = VCDVCD(vcd_file, store_tvs=True)
    except FileNotFoundError:
        print(f"‚ùå Error: VCD file '{vcd_file}' not found.")
        return
    


    
    # Check if the user only wants to list the signals
    if list_only:
        list_all_signals(vcd)
        return

    # --- Signal Definitions for Multi-Cycle Core ---
    core_signals_raw = {
        # Core State
        "FSM_STAGE": ["MultiCycleRV32Icore.stage"],
        "PC": ["MultiCycleRV32Icore.PC"],
        "INSTRUCTION": ["MultiCycleRV32Icore.instReg"],
        "RD_ADDR": ["MultiCycleRV32Icore.rdReg"],
        "ALU_RESULT": ["MultiCycleRV32Icore.aluResult"],
        # Fetch Stage
        "FETCHED_INST": ["MultiCycleRV32Icore.inst"],
        # Decode Stage
        "OPCODE": ["MultiCycleRV32Icore.opcode"],
        "DECODED_RD": ["MultiCycleRV32Icore.rd"],
        "FUNCT3": ["MultiCycleRV32Icore.funct3"],
        "FUNCT7": ["MultiCycleRV32Icore.funct7"],
        "IMM_SEXT": ["MultiCycleRV32Icore.immI_sext"],
        "DECODED_RS1": ["MultiCycleRV32Icore.rs1"],
        "DECODED_RS2": ["MultiCycleRV32Icore.rs2"],
        "OPERAND_A": ["MultiCycleRV32Icore.operandA"],
        "OPERAND_B": ["MultiCycleRV32Icore.operandB"],
        "WB_DATA": ["MultiCycleRV32Icore.io_check_res"],
        # UPO Function Control Signals
        "IS_ADD": ["MultiCycleRV32Icore.isADD"], "IS_ADDI": ["MultiCycleRV32Icore.isADDI"],
        "IS_SUB": ["MultiCycleRV32Icore.isSUB"], "IS_SLL": ["MultiCycleRV32Icore.isSLL"],
        "IS_SLT": ["MultiCycleRV32Icore.isSLT"], "IS_SLTU": ["MultiCycleRV32Icore.isSLTU"],
        "IS_XOR": ["MultiCycleRV32Icore.isXOR"], "IS_SRL": ["MultiCycleRV32Icore.isSRL"],
        "IS_SRA": ["MultiCycleRV32Icore.isSRA"], "IS_OR": ["MultiCycleRV32Icore.isOR"],
        "IS_AND": ["MultiCycleRV32Icore.isAND"],
    }
    core_signals = resolve_signals_with_log(core_signals_raw, vcd, "Core State")
    
    print("\nNOTE: Register file signals (e.g., regFile_0) are often not dumped to VCD.")
    print("      State will be reconstructed from writeback signals.")
    
    # --- Clock and Cycle Detection ---
    clock_candidates = [sig for sig in vcd.signals if "clk" in sig.lower() or "clock" in sig.lower()]
    if not clock_candidates:
        raise RuntimeError("No clock signal found.")
    clock_signal = clock_candidates[0]
    print(f"\nUsing clock signal: {clock_signal}")
    
    clock_tv = vcd[clock_signal].tv
    clock_tv_sorted = sorted(clock_tv)
    rising_edges = []
    prev_val = '0'
    for t, val in clock_tv_sorted:
        if prev_val == '0' and val == '1':
            rising_edges.append(t)
        prev_val = val
    num_cycles = len(rising_edges)
    print(f"Detected {num_cycles} clock cycles.")

    

    # --- Extract Data ---
    fsm_stage_vals = extract_signal_at_cycles(core_signals["FSM_STAGE"], vcd, rising_edges, base=2)
    # --- FIX THE BASE FOR THE SIGNALS BELOW ---
    pc_vals = extract_signal_at_cycles(core_signals["PC"], vcd, rising_edges, base=2)
    instr_vals = extract_signal_at_cycles(core_signals["INSTRUCTION"], vcd, rising_edges, base=2)
    rd_addr_vals = extract_signal_at_cycles(core_signals["RD_ADDR"], vcd, rising_edges, base=2)
    alu_result_vals = extract_signal_at_cycles(core_signals["ALU_RESULT"], vcd, rising_edges, base=2)
    wb_data_vals = extract_signal_at_cycles(core_signals["WB_DATA"], vcd, rising_edges, base=2)

    fetched_inst_vals = extract_signal_at_cycles(core_signals["FETCHED_INST"], vcd, rising_edges, base=2)
    
    # --- ADD EXTRACTION FOR NEW SIGNALS ---
    rs1_addr_vals = extract_signal_at_cycles(core_signals["DECODED_RS1"], vcd, rising_edges, base=2)
    rs2_addr_vals = extract_signal_at_cycles(core_signals["DECODED_RS2"], vcd, rising_edges, base=2)
    operand_a_vals = extract_signal_at_cycles(core_signals["OPERAND_A"], vcd, rising_edges, base=2)
    operand_b_vals = extract_signal_at_cycles(core_signals["OPERAND_B"], vcd, rising_edges, base=2)

        # Fetch stage signals
    fetched_inst_vals = extract_signal_at_cycles(core_signals["FETCHED_INST"], vcd, rising_edges, base=2)
    
    # Decode stage signals
    opcode_vals = extract_signal_at_cycles(core_signals["OPCODE"], vcd, rising_edges, base=2)
    decoded_rd_vals = extract_signal_at_cycles(core_signals["DECODED_RD"], vcd, rising_edges, base=2)
    funct3_vals = extract_signal_at_cycles(core_signals["FUNCT3"], vcd, rising_edges, base=2)
    funct7_vals = extract_signal_at_cycles(core_signals["FUNCT7"], vcd, rising_edges, base=2)
    imm_sext_vals = extract_signal_at_cycles(core_signals["IMM_SEXT"], vcd, rising_edges, base=2)

    # Store all 'is...' signals in a dictionary for easy access
    active_op_signals = {}
    for key, signal_path in core_signals.items():
        if key.startswith("IS_"):
            op_name = key.replace("IS_", "")
            active_op_signals[op_name] = extract_signal_at_cycles(signal_path, vcd, rising_edges, base=10)

    print(f"\nDEBUG: FSM stage sequence found in VCD: {fsm_stage_vals}\n")

    list_all_signals(vcd)
    if list_only:
        return

    # --- Process Data ---
    
    # 1. Disassemble all unique instructions found
    instr_word_to_info_map = {}
    for i in range(num_cycles):
       
        if fsm_stage_vals[i] == 0:  # 0 corresponds to the Fetch stage
            pc = pc_vals[i]
            instr_word = fetched_inst_vals[i]

            if instr_word is not None and instr_word not in instr_word_to_info_map and instr_word != 0:
                instr_hex = f"{instr_word:08x}"
                try:
                    instr_bytes = bytes.fromhex(instr_hex)[::-1]
                    disassembled = list(md.disasm(instr_bytes, pc))
                    asm = f"{disassembled[0].mnemonic} {disassembled[0].op_str}" if disassembled else "(unknown)"
                    instr_word_to_info_map[instr_word] = {"hex": instr_hex, "asm": asm}
                except Exception as e:
                    print(f"DEBUG: Disassembly failed for PC=0x{pc:x}, instr=0x{instr_word:x}. Error: {e}")
                    instr_word_to_info_map[instr_word] = {"hex": instr_hex, "asm": "Disassembly Error"}
    
    # Add a default entry for nop/zero, which is always instruction 0x13 or 0x0
    if 0 not in instr_word_to_info_map:
        instr_word_to_info_map[0] = {"hex": "00000000", "asm": "nop"}
    if 19 not in instr_word_to_info_map: # 0x13 is 19
        instr_word_to_info_map[19] = {"hex": "00000013", "asm": "nop"}

    # 2. Reconstruct Register File state from writebacks
    register_data_js = [{"x" + str(j): "0x00000000" for j in range(32)}]
    current_regs = {"x" + str(j): 0 for j in range(32)}
    
    for i in range(1, num_cycles):
        # State at cycle 'i' depends on writeback from stage 'i-1'
        prev_stage = fsm_stage_vals[i-1]
        
        if prev_stage == 4: # If previous cycle was 'writeback'
            rd = rd_addr_vals[i-1]
            wb_data = wb_data_vals[i-1]
            if rd is not None and rd != 0 and wb_data is not None:
                current_regs[f"x{rd}"] = wb_data
        
        # Format for JS display
        formatted_regs = {f"x{j}": f"0x{val:08x}" for j, val in current_regs.items()}
        register_data_js.append(formatted_regs)

    # 3. Prepare final data structure for JavaScript
    multicycle_data_for_js = []
    stage_map = {0: "Fetch", 1: "Decode", 2: "Execute", 3: "Memory", 4: "Writeback"}
    
    
    active_instr_word = 0

    for i in range(num_cycles):
        stage_name = stage_map.get(fsm_stage_vals[i], "Unknown")
        
 
        current_instr_in_reg = instr_vals[i]
        if current_instr_in_reg is not None:
            active_instr_word = current_instr_in_reg

 
        word_to_lookup = active_instr_word
        
        if stage_name == "Fetch":
        
            newly_fetched_word = fetched_inst_vals[i]
            if newly_fetched_word is not None:
                word_to_lookup = newly_fetched_word
       
        instr_info = instr_word_to_info_map.get(word_to_lookup, {"hex": "00000000", "asm": "nop"})
        
        description = ""
  
        if stage_name == "Fetch":
            pc = pc_vals[i]
            inst_val = fetched_inst_vals[i]
            description = f"Fetching instruction from PC 0x{pc:08x}.\n"
            if inst_val is not None:
                description += f"  - Instruction word fetched: 0x{inst_val:08x}"
        
        elif stage_name == "Decode":
            inst = instr_vals[i]
            rs1 = rs1_addr_vals[i]
            rs2 = rs2_addr_vals[i]
            op = opcode_vals[i]
            rd = decoded_rd_vals[i]
            f3 = funct3_vals[i]
            f7 = funct7_vals[i]
            imm = imm_sext_vals[i]
            
            description = f"Decoding instruction: 0x{inst:08x}\n"
            if rs1 is not None: description += f"  - rs1: x{rs1}\n"
            if rs2 is not None: description += f"  - rs2: x{rs2}\n"
            if rd is not None: description += f"  - rd: x{rd}\n"
            if op is not None: description += f"  - Opcode: 0b{op:07b}\n"
            if f3 is not None: description += f"  - funct3: 0b{f3:03b}\n"
            if f7 is not None: description += f"  - funct7: 0b{f7:07b}\n"
            if imm is not None: description += f"  - imm_sext: 0x{imm:x}\n\n"

            
            active_op = "None"
            if i + 1 < num_cycles:  
                for op_name, val_list in active_op_signals.items():
                    if val_list[i + 1] == 1:  
                        active_op = op_name
                        break
            description += f"Active function control signal: {active_op}"

        
        elif stage_name == "Execute":
            op_a = operand_a_vals[i]
            op_b = operand_b_vals[i]
            res = alu_result_vals[i + 1] if i + 1 < num_cycles else None

            # The control signals for the instruction being executed are valid in THIS cycle.
            active_op_name = "UPO"
            for op_name, val_list in active_op_signals.items():
                if val_list[i] == 1:  # Check the CURRENT cycle's signals
                    active_op_name = op_name
                    break

            description = f"Executing in ALU.\n  - UPO: {active_op_name}\n"

            if op_a is not None: description += f"  - Operand A: 0x{op_a:x}\n"
            if op_b is not None: description += f"  - Operand B: 0x{op_b:x}\n"
            if res is not None:  description += f"  - ALU Result: 0x{res:x}"

        elif stage_name == "Memory":
            description = "Memory stage (no operation for this core)."
            
        elif stage_name == "Writeback":
            rd = rd_addr_vals[i]
            res = alu_result_vals[i]
            if rd is not None and rd != 0 and res is not None:
                description = f"Writing ALU result 0x{res:x} to destination register x{rd}."
            else:
                description = "Writeback stage (no write to x0)."

        multicycle_data_for_js.append({
            "asm": instr_info['asm'],
            "stage": stage_name,
            "description": description,
        })

        # --- [DEBUG] Print key signals per cycle to understand timing ---
    print("\n--- Cycle-by-Cycle Signal Debug ---")
    print(f"{'Cycle':>5} | {'FSM Stage':>10} | {'PC':>10} | {'instReg':>10} | {'Fetched Inst':>12}")
    print("-" * 65)
    stage_map_debug = {0: "Fetch", 1: "Decode", 2: "Execute", 3: "Memory", 4: "Writeback"}
    for i in range(num_cycles):
        stage = stage_map_debug.get(fsm_stage_vals[i], "Unknown")
        pc_hex = f"0x{pc_vals[i]:x}" if pc_vals[i] is not None else "N/A"
        instr_hex = f"0x{instr_vals[i]:x}" if instr_vals[i] is not None else "N/A"
        fetched_hex = f"0x{fetched_inst_vals[i]:x}" if fetched_inst_vals[i] is not None else "N/A"
        print(f"{i:>5} | {stage:>10} | {pc_hex:>10} | {instr_hex:>10} | {fetched_hex:>12}")
    print("-------------------------------------\n")
    
    # --- ALU TIMING DEBUG TOOL ---
    print("\n--- ALU Operation Timing Analysis ---")
    print(f"{'Cycle':>5} | {'FSM Stage':>10} | {'Operand A':>12} | {'Operand B':>12} | {'ALU Result':>12}")
    print("-" * 65)
    stage_map_debug = {0: "Fetch", 1: "Decode", 2: "Execute", 3: "Memory", 4: "Writeback"}

    for i in range(num_cycles):
        stage_num = fsm_stage_vals[i]
        stage_name = stage_map_debug.get(stage_num, "Unknown")
        
        # We also want to see the ALU result in the cycle *after* execute
        if stage_name == "Execute" or (i > 0 and stage_map_debug.get(fsm_stage_vals[i-1]) == "Execute"):
            op_a = operand_a_vals[i]
            op_b = operand_b_vals[i]
            res = alu_result_vals[i]

            # Format for hex display, handling None
            op_a_hex = f"0x{op_a:x}" if op_a is not None else "N/A"
            op_b_hex = f"0x{op_b:x}" if op_b is not None else "N/A"
            res_hex = f"0x{res:x}" if res is not None else "N/A"
            
            print(f"{i:>5} | {stage_name:>10} | {op_a_hex:>12} | {op_b_hex:>12} | {res_hex:>12}")
            
    print("-----------------------------------------------------------------\n")




    # --- UPO MISMATCH DEBUG TOOL ---
    print("\n--- UPO vs. Decoded Instruction Analysis ---")
    print(f"{'Cycle':>5} | {'Decoded ASM':<20} | {'Active Decode Signal':<20}")
    print(f"{'Cycle':>5} | {'Executed ASM':<20} | {'Active Execute Signal':<20}")
    print("-" * 75)
    
    decoded_asm_in_pipe = "nop" # Represents the instruction currently in the decode stage
    
    for i in range(num_cycles):
        stage_num = fsm_stage_vals[i]
        
        # When in the DECODE stage, we identify the instruction and its control signal.
        if stage_num == 1: # 1 is Decode
            # Find the instruction word in the register
            instr_word = instr_vals[i]
            decoded_asm_in_pipe = instr_word_to_info_map.get(instr_word, {}).get("asm", "nop")
            
            # Find the active control signal during this decode
            active_decode_signal = "None"
            for op_name, val_list in active_op_signals.items():
                if val_list[i] == 1:
                    active_decode_signal = op_name
                    break
            
            print(f"{i:>5} | {decoded_asm_in_pipe:<20} | {active_decode_signal:<20}")

        # When in the EXECUTE stage, we check which instruction is being executed.
        elif stage_num == 2: # 2 is Execute
            # The executed instruction is the one we identified in the previous (decode) cycle
            executed_asm = decoded_asm_in_pipe
            
            # Find the active control signal during this execute
            active_execute_signal = "None"
            for op_name, val_list in active_op_signals.items():
                if val_list[i] == 1:
                    active_execute_signal = op_name
                    break

            print(f"{i:>5} | {executed_asm:<20} | {active_execute_signal:<20}")
            # Add a separator for clarity between instruction lifecycles
            if active_execute_signal != "None":
                 print("-" * 75)

    
        # --- REGISTER WRITEBACK DEBUG TOOL ---
    print("\n--- Register File Writeback Analysis ---")
    print(f"{'Cycle':>5} | {'Stage':>10} | {'Write Action':<40} | {'Next Cycle State Change'}")
    print("-" * 90)
    for i in range(num_cycles):
        stage_num = fsm_stage_vals[i]
        if stage_num == 4: # If the current stage is Writeback
            rd = rd_addr_vals[i]
            wb_data = wb_data_vals[i] # The value to be written comes from THIS cycle's wb_data

            write_action = "No write (rd=x0 or data=None)"
            if rd is not None and rd != 0 and wb_data is not None:
                write_action = f"Attempting to write 0x{wb_data:x} to x{rd}"

            next_cycle_state = "No change expected"
            if i + 1 < len(register_data_js):
                # The register_data_js is already built based on the logic we're verifying
                new_val = register_data_js[i + 1].get(f"x{rd}")
                old_val = register_data_js[i].get(f"x{rd}")
                if new_val != old_val:
                    next_cycle_state = f"x{rd} will be updated to {new_val}"

            print(f"{i:>5} | {'Writeback':>10} | {write_action:<40} | {next_cycle_state}")
    print("-" * 90 + "\n")
    
    
    # --- HTML Generation ---
    html_content = create_html(num_cycles, multicycle_data_for_js, register_data_js, missing_signals_by_label)
    
    with open(output_html, "w", encoding="utf-8") as f:
        f.write(html_content)
    
    print(f"\n‚úÖ Successfully generated '{output_html}'.")
    webbrowser.open_new_tab(os.path.abspath(output_html))


def create_html(num_cycles, multicycle_data, register_data, missing_signals):
    """Generates the full HTML content string with embedded data."""
    
    # Build a styled warning box for missing signals, if any
    missing_signals_html = ""
    if any(missing_signals.values()):
        missing_signals_html = '<div class="missing-signals-box">'
        missing_signals_html += '<div class="missing-signals-header">‚ö†Ô∏è Missing Signals Detected</div>'
        missing_signals_html += '<p>The visualization may be incomplete. Please check your VCD file for these signals:</p><ul>'
        for category, keys in missing_signals.items():
            if keys:
                for key in keys:
                    missing_signals_html += f"<li><code>{key}</code> (Category: {category})</li>"
        missing_signals_html += "</ul></div>"

    html_template = """
    <!DOCTYPE html>
    <html lang="en">
    <head>
        <meta charset="UTF-8">
        <title>Multi-Cycle Processor Animation</title>


        <style>
            body {{ font-family: -apple-system, BlinkMacSystemFont, "Segoe UI", Roboto, sans-serif; margin: 0; background-color: #f0f2f5; }}
            .container {{ max-width: 1200px; margin: 20px auto; padding: 20px; background: white; border-radius: 8px; box-shadow: 0 2px 10px rgba(0,0,0,0.1); }}
            h2, h3 {{ text-align: center; color: #333; }}
            .controls {{ text-align: center; margin-bottom: 25px; display: flex; justify-content: center; align-items: center; gap: 10px; flex-wrap: wrap; }}
            .controls button {{ padding: 10px 20px; font-size: 16px; cursor: pointer; border: 1px solid #ccc; background-color: #fff; border-radius: 6px; }}
            .controls button:disabled {{ cursor: not-allowed; opacity: 0.5; }}
            #cycleCounter {{ font-size: 18px; font-weight: bold; font-family: monospace; }}
            .main-display {{ display: flex; justify-content: space-between; gap: 40px; align-items: flex-start; }}
            .status-panel {{ flex: 2; }}
            .register-container {{ flex: 1; }}
            .status-box {{ background-color: #f8f9fa; border: 1px solid #dee2e6; border-radius: 8px; padding: 20px; margin-bottom: 20px; }}
            .status-box h4 {{ margin-top: 0; font-size: 16px; color: #666; }}
            #current-asm {{ font-family: monospace; font-size: 24px; font-weight: bold; color: #000; }}
            #current-stage {{ font-size: 28px; font-weight: bold; padding: 10px; border-radius: 6px; text-align: center; transition: all 0.3s ease; }}
            #details-box {{ white-space: pre-wrap; font-family: monospace; background: #282c34; color: #abb2bf; padding: 15px; border-radius: 6px; min-height: 80px; }}
            .register-grid {{ display: grid; grid-template-columns: 120px 1fr; border: 1px solid #ccc; }}
            .grid-header, .grid-cell {{ padding: 6px; border: 1px solid #eee; text-align: center; font-size: 14px; }}
            .grid-header {{ background-color: #e9ecef; font-weight: bold; }}
            .register-name-cell {{ font-family: monospace; text-align: left !important; padding-left: 10px !important; }}
            .register-value-cell {{ font-family: monospace; }}
            .register-value-cell.changed {{ background-color: #ffd700; transition: background-color 0.1s ease-in; }}
            .missing-signals-box {{ background-color: #fff3cd; border: 1px solid #ffeeba; color: #856404; padding: 15px; border-radius: 6px; margin-bottom: 20px; }}
            
        
        </style>



    </head>
    <body>
        <div class="container">
            <h2>Multi-Cycle Processor Animation</h2>
            {missing_signals_html}
            <div class="controls">
                <button id="prevBtn">Previous</button>
                <span id="cycleCounter">Cycle 0 / {num_cycles}</span>
                <button id="nextBtn">Next</button>
                <button id="playPauseBtn">Play</button>
                <button id="restartBtn">Restart</button>
            </div>
            <div class="main-display">
                <div class="status-panel">
                    <div class="status-box">
                        <h4>CURRENT INSTRUCTION</h4>
                        <div id="current-asm">...</div>
                    </div>
                    <div class="status-box">
                        <h4>CURRENT FSM STAGE</h4>
                        <div id="current-stage">...</div>
                    </div>
                    <div class="status-box">
                        <h4>PROCESSOR ACTIVITY</h4>
                        <div id="details-box">...</div>
                    </div>
                </div>
                <div class="register-container">
                    <h3>Register File State</h3>
                    <div id="registerTable" class="register-grid"></div>
                </div>
            </div>
        </div>

        <script>
            const multicycleData = {multicycle_data_js};
            const registerData = {register_data_js};
            const numCycles = {num_cycles};
            const abiNames = ["zero","ra","sp","gp","tp","t0","t1","t2","s0/fp","s1","a0","a1","a2","a3","a4","a5","a6","a7","s2","s3","s4","s5","s6","s7","s8","s9","s10","s11","t3","t4","t5","t6"];
            const stageColors = {{
                "Fetch": "#007bff", "Decode": "#28a745", "Execute": "#ffc107",
                "Memory": "#6f42c1", "Writeback": "#dc3545", "Unknown": "#6c757d"
            }};

            let currentCycle = 0;
            let animationInterval = null;

            function updateDisplay() {{
                const cycleData = multicycleData[currentCycle];
                
                document.getElementById('cycleCounter').textContent = `Cycle ${{currentCycle}} / ${{numCycles - 1}}`;
                document.getElementById('current-asm').textContent = cycleData.asm;
                
                const stageEl = document.getElementById('current-stage');
                stageEl.textContent = cycleData.stage;
                stageEl.style.backgroundColor = stageColors[cycleData.stage] + '20'; // transparent version
                stageEl.style.color = stageColors[cycleData.stage];
                
                document.getElementById('details-box').textContent = cycleData.description;

                updateRegisterTable();
                
                document.getElementById('prevBtn').disabled = currentCycle === 0;
                document.getElementById('nextBtn').disabled = currentCycle >= numCycles - 1;
            }}
            
            function updateRegisterTable() {{
                const currentRegs = registerData[currentCycle] || {{}};
                const prevRegs = currentCycle > 0 ? registerData[currentCycle - 1] : {{}};

                for (let i = 0; i < 32; i++) {{
                    const valCell = document.getElementById(`reg-val-${{i}}`);
                    const currentVal = currentRegs[`x${{i}}`] || '0x00000000';
                    const prevVal = prevRegs[`x${{i}}`] || '0x00000000';
                    valCell.textContent = currentVal;
                    valCell.classList.toggle('changed', currentVal !== prevVal);
                }}
            }}

            function populateStaticGrid() {{
                const registerTable = document.getElementById('registerTable');
                registerTable.innerHTML = '<div class="grid-header">Register</div><div class="grid-header">Value</div>';
                for (let i = 0; i < 32; i++) {{
                    const nameCell = document.createElement('div');
                    nameCell.className = 'grid-cell register-name-cell';
                    nameCell.textContent = `x${{i}} (${{abiNames[i]}})`;
                    registerTable.appendChild(nameCell);

                    const valueCell = document.createElement('div');
                    valueCell.className = 'grid-cell register-value-cell';
                    valueCell.id = `reg-val-${{i}}`;
                    registerTable.appendChild(valueCell);
                }}
            }}
            
            function nextCycle() {{ if (currentCycle < numCycles - 1) {{ currentCycle++; updateDisplay(); }} else {{ stopAnimation(); }} }}
            function prevCycle() {{ if (currentCycle > 0) {{ currentCycle--; updateDisplay(); }} }}
            function startAnimation() {{
                if (animationInterval) return;
                document.getElementById('playPauseBtn').textContent = 'Pause';
                animationInterval = setInterval(nextCycle, 500);
            }}
            function stopAnimation() {{
                clearInterval(animationInterval);
                animationInterval = null;
                document.getElementById('playPauseBtn').textContent = 'Play';
            }}
            
            document.addEventListener('DOMContentLoaded', () => {{
                populateStaticGrid();
                updateDisplay();
                document.getElementById('prevBtn').addEventListener('click', prevCycle);
                document.getElementById('nextBtn').addEventListener('click', nextCycle);
                document.getElementById('restartBtn').addEventListener('click', () => {{ stopAnimation(); currentCycle = 0; updateDisplay(); }});
                document.getElementById('playPauseBtn').addEventListener('click', () => animationInterval ? stopAnimation() : startAnimation());
            }});
        </script>
    </body>
    </html>
    """.format(
        num_cycles=num_cycles - 1,
        multicycle_data_js=json.dumps(multicycle_data),
        register_data_js=json.dumps(register_data),
        missing_signals_html=missing_signals_html
    )
    return html_template


if __name__ == "__main__":
    parser = argparse.ArgumentParser(description="Generate an HTML animation for a multi-cycle RISC-V processor from a VCD file or list its signals.")
    parser.add_argument("vcd_file", help="Path to the VCD file to process.")
    parser.add_argument("-o", "--output", default="multicycle_animation.html", help="Name of the output HTML file.")
    parser.add_argument("-l", "--list-signals", action="store_true", help="Only list all signal names in the VCD file and exit.")
    args = parser.parse_args()
    
    main(args.vcd_file, args.output, args.list_signals)