

================================================================
== Vitis HLS Report for 'full_adder'
================================================================
* Date:           Mon Jun  3 02:18:47 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        bool
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.296 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       10|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        0|       10|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |c1_fu_68_p2   |       and|   0|  0|   2|           1|           1|
    |c2_fu_81_p2   |       and|   0|  0|   2|           1|           1|
    |carry         |        or|   0|  0|   2|           1|           1|
    |s1_fu_62_p2   |       xor|   0|  0|   2|           1|           1|
    |sum           |       xor|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|  10|           5|           5|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+--------------+-----+-----+------------+------------------+--------------+
|ap_start      |   in|    1|  ap_ctrl_hs|  full_adder<bool>|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  full_adder<bool>|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  full_adder<bool>|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  full_adder<bool>|  return value|
|A             |   in|    1|     ap_none|                 A|        scalar|
|B             |   in|    1|     ap_none|                 B|        scalar|
|C_In          |   in|    1|     ap_none|              C_In|        scalar|
|sum           |  out|    1|      ap_vld|               sum|       pointer|
|sum_ap_vld    |  out|    1|      ap_vld|               sum|       pointer|
|carry         |  out|    1|      ap_vld|             carry|       pointer|
|carry_ap_vld  |  out|    1|      ap_vld|             carry|       pointer|
+--------------+-----+-----+------------+------------------+--------------+

