{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1491355517332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1491355517333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 04 18:25:17 2017 " "Processing started: Tue Apr 04 18:25:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1491355517333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1491355517333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dds_and_nios_lab -c dds_and_nios_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off dds_and_nios_lab -c dds_and_nios_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1491355517333 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1491355519088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_PLL " "Found entity 1: SDRAM_PLL" {  } { { "SDRAM_PLL.v" "" { Text "C:/CPEN_311/Lab5/SDRAM_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355519251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355519251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveform_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveform_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 waveform_gen-rtl " "Found design unit 1: waveform_gen-rtl" {  } { { "waveform_gen.vhd" "" { Text "C:/CPEN_311/Lab5/waveform_gen.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355519972 ""} { "Info" "ISGN_ENTITY_NAME" "1 waveform_gen " "Found entity 1: waveform_gen" {  } { { "waveform_gen.vhd" "" { Text "C:/CPEN_311/Lab5/waveform_gen.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355519972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355519972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos_lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincos_lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincos_lut-rtl " "Found design unit 1: sincos_lut-rtl" {  } { { "sincos_lut.vhd" "" { Text "C:/CPEN_311/Lab5/sincos_lut.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355519984 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincos_lut " "Found entity 1: sincos_lut" {  } { { "sincos_lut.vhd" "" { Text "C:/CPEN_311/Lab5/sincos_lut.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355519984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355519984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram1.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram1 " "Found entity 1: sdram1" {  } { { "sdram1.v" "" { Text "C:/CPEN_311/Lab5/sdram1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355519989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355519989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plot_graph.v 1 1 " "Found 1 design units, including 1 entities, in source file plot_graph.v" { { "Info" "ISGN_ENTITY_NAME" "1 plot_graph " "Found entity 1: plot_graph" {  } { { "plot_graph.v" "" { Text "C:/CPEN_311/Lab5/plot_graph.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355519995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355519995 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "frecGen.v " "Can't analyze file -- file frecGen.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1491355520001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffxii_lb_cursor2.v 1 1 " "Found 1 design units, including 1 entities, in source file ffxii_lb_cursor2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFXII_LB_Cursor2 " "Found entity 1: FFXII_LB_Cursor2" {  } { { "FFXII_LB_Cursor2.v" "" { Text "C:/CPEN_311/Lab5/FFXII_LB_Cursor2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355520028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355520028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffxii_lb_cursor.v 1 1 " "Found 1 design units, including 1 entities, in source file ffxii_lb_cursor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFXII_LB_Cursor " "Found entity 1: FFXII_LB_Cursor" {  } { { "FFXII_LB_Cursor.v" "" { Text "C:/CPEN_311/Lab5/FFXII_LB_Cursor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355520049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355520049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cursor.v 1 1 " "Found 1 design units, including 1 entities, in source file cursor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cursor " "Found entity 1: Cursor" {  } { { "Cursor.v" "" { Text "C:/CPEN_311/Lab5/Cursor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355520055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355520055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hack_ltm_sincronization.v 1 1 " "Found 1 design units, including 1 entities, in source file hack_ltm_sincronization.v" { { "Info" "ISGN_ENTITY_NAME" "1 hack_ltm_sincronization " "Found entity 1: hack_ltm_sincronization" {  } { { "hack_ltm_sincronization.v" "" { Text "C:/CPEN_311/Lab5/hack_ltm_sincronization.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355520063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355520063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scancodetoevent.v 1 1 " "Found 1 design units, including 1 entities, in source file scancodetoevent.v" { { "Info" "ISGN_ENTITY_NAME" "1 ScanCodeToEvent " "Found entity 1: ScanCodeToEvent" {  } { { "ScanCodeToEvent.v" "" { Text "C:/CPEN_311/Lab5/ScanCodeToEvent.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355520073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355520073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_scancodereader.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_scancodereader.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_ScanCodeReader " "Found entity 1: PS2_ScanCodeReader" {  } { { "PS2_ScanCodeReader.v" "" { Text "C:/CPEN_311/Lab5/PS2_ScanCodeReader.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355520080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355520080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Controller " "Found entity 1: Keyboard_Controller" {  } { { "Keyboard_Controller.v" "" { Text "C:/CPEN_311/Lab5/Keyboard_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355520086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355520086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_subsystem_w_histogram.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_subsystem_w_histogram.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_subsystem_w_histogram " "Found entity 1: audio_subsystem_w_histogram" {  } { { "audio_subsystem_w_histogram.qxp" "" { Text "C:/CPEN_311/Lab5/audio_subsystem_w_histogram.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355520188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355520188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_subsystem_no_histogram.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_subsystem_no_histogram.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_subsystem_no_histogram " "Found entity 1: audio_subsystem_no_histogram" {  } { { "audio_subsystem_no_histogram.qxp" "" { Text "C:/CPEN_311/Lab5/audio_subsystem_no_histogram.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355520424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355520424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "C:/CPEN_311/Lab5/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/de2_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/de2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS " "Found entity 1: DE2_QSYS" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "DE2_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_irq_mapper " "Found entity 1: DE2_QSYS_irq_mapper" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_irq_mapper.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE2_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE2_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE2_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE2_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521129 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_rsp_xbar_mux_002 " "Found entity 1: DE2_QSYS_rsp_xbar_mux_002" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_rsp_xbar_mux_002.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_rsp_xbar_mux " "Found entity 1: DE2_QSYS_rsp_xbar_mux" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_rsp_xbar_mux.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_rsp_xbar_demux_021.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_rsp_xbar_demux_021.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_rsp_xbar_demux_021 " "Found entity 1: DE2_QSYS_rsp_xbar_demux_021" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_rsp_xbar_demux_021.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_rsp_xbar_demux_021.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_cmd_xbar_mux_021.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_cmd_xbar_mux_021.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_cmd_xbar_mux_021 " "Found entity 1: DE2_QSYS_cmd_xbar_mux_021" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_mux_021.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_mux_021.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_cmd_xbar_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_cmd_xbar_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_cmd_xbar_mux_006 " "Found entity 1: DE2_QSYS_cmd_xbar_mux_006" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_mux_006.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_mux_006.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_cmd_xbar_demux_002 " "Found entity 1: DE2_QSYS_cmd_xbar_demux_002" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_demux_002.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_cmd_xbar_demux_001 " "Found entity 1: DE2_QSYS_cmd_xbar_demux_001" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_demux_001.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_cmd_xbar_demux " "Found entity 1: DE2_QSYS_cmd_xbar_demux" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_demux.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE2_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE2_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file de2_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521203 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521203 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521203 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521203 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521203 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521203 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_QSYS_id_router_021.sv(48) " "Verilog HDL Declaration information at DE2_QSYS_id_router_021.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_021.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_021.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355521215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_QSYS_id_router_021.sv(49) " "Verilog HDL Declaration information at DE2_QSYS_id_router_021.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_021.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_021.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355521215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_id_router_021.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_id_router_021.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_id_router_021_default_decode " "Found entity 1: DE2_QSYS_id_router_021_default_decode" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_021.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_021.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521216 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_QSYS_id_router_021 " "Found entity 2: DE2_QSYS_id_router_021" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_021.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_021.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_QSYS_id_router_006.sv(48) " "Verilog HDL Declaration information at DE2_QSYS_id_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_006.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355521221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_QSYS_id_router_006.sv(49) " "Verilog HDL Declaration information at DE2_QSYS_id_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_006.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355521221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_id_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_id_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_id_router_006_default_decode " "Found entity 1: DE2_QSYS_id_router_006_default_decode" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_006.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521223 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_QSYS_id_router_006 " "Found entity 2: DE2_QSYS_id_router_006" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_006.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_006.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521223 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_QSYS_id_router.sv(48) " "Verilog HDL Declaration information at DE2_QSYS_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355521227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_QSYS_id_router.sv(49) " "Verilog HDL Declaration information at DE2_QSYS_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355521228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_id_router_default_decode " "Found entity 1: DE2_QSYS_id_router_default_decode" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521229 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_QSYS_id_router " "Found entity 2: DE2_QSYS_id_router" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521229 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_QSYS_addr_router_002.sv(48) " "Verilog HDL Declaration information at DE2_QSYS_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_002.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355521234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_QSYS_addr_router_002.sv(49) " "Verilog HDL Declaration information at DE2_QSYS_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_002.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355521234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_addr_router_002_default_decode " "Found entity 1: DE2_QSYS_addr_router_002_default_decode" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_002.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521236 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_QSYS_addr_router_002 " "Found entity 2: DE2_QSYS_addr_router_002" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_002.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_QSYS_addr_router_001.sv(48) " "Verilog HDL Declaration information at DE2_QSYS_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_001.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355521241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_QSYS_addr_router_001.sv(49) " "Verilog HDL Declaration information at DE2_QSYS_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_001.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355521241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_addr_router_001_default_decode " "Found entity 1: DE2_QSYS_addr_router_001_default_decode" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_001.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521243 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_QSYS_addr_router_001 " "Found entity 2: DE2_QSYS_addr_router_001" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_001.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521243 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE2_QSYS_addr_router.sv(48) " "Verilog HDL Declaration information at DE2_QSYS_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355521247 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE2_QSYS_addr_router.sv(49) " "Verilog HDL Declaration information at DE2_QSYS_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355521247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_addr_router_default_decode " "Found entity 1: DE2_QSYS_addr_router_default_decode" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521250 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_QSYS_addr_router " "Found entity 2: DE2_QSYS_addr_router" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE2_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_lfsr_val.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_lfsr_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_lfsr_val " "Found entity 1: DE2_QSYS_lfsr_val" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_lfsr_val.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_lfsr_val.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_lfsr_clk_interrupt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_lfsr_clk_interrupt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_lfsr_clk_interrupt_gen " "Found entity 1: DE2_QSYS_lfsr_clk_interrupt_gen" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_lfsr_clk_interrupt_gen.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_lfsr_clk_interrupt_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_vga " "Found entity 1: DE2_QSYS_vga" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_vfr.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_vfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_vfr " "Found entity 1: alt_vipvfr130_vfr" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_vfr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_vfr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_vfr_controller " "Found entity 1: alt_vipvfr130_vfr_controller" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_controller.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_vfr_control_packet_encoder " "Found entity 1: alt_vipvfr130_vfr_control_packet_encoder" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_prc.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_prc.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_prc " "Found entity 1: alt_vipvfr130_prc" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_prc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_prc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_prc_core " "Found entity 1: alt_vipvfr130_prc_core" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_core.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521339 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "alt_vipvfr130_prc_read_master alt_vipvfr130_prc_read_master.v(47) " "Verilog Module Declaration warning at alt_vipvfr130_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr130_prc_read_master\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 47 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355521344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_prc_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_prc_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_prc_read_master " "Found entity 1: alt_vipvfr130_prc_read_master" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_package " "Found design unit 1: alt_vipvfr130_common_package" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_package.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_package.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521364 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_vipvfr130_common_package-body " "Found design unit 2: alt_vipvfr130_common_package-body" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_package.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_package.vhd" 3662 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_vipvfr130_common_avalon_mm_bursting_master_fifo-rtl" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521372 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_avalon_mm_bursting_master_fifo " "Found entity 1: alt_vipvfr130_common_avalon_mm_bursting_master_fifo" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_avalon_mm_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_avalon_mm_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_avalon_mm_master " "Found entity 1: alt_vipvfr130_common_avalon_mm_master" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_unpack_data.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_unpack_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_unpack_data " "Found entity 1: alt_vipvfr130_common_unpack_data" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_unpack_data.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_unpack_data.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_avalon_mm_slave " "Found entity 1: alt_vipvfr130_common_avalon_mm_slave" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_stream_output.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_stream_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_stream_output " "Found entity 1: alt_vipvfr130_common_stream_output" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_stream_output.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_stream_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_pulling_width_adapter-rtl " "Found design unit 1: alt_vipvfr130_common_pulling_width_adapter-rtl" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521402 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_pulling_width_adapter " "Found entity 1: alt_vipvfr130_common_pulling_width_adapter" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_general_fifo-rtl " "Found design unit 1: alt_vipvfr130_common_general_fifo-rtl" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521407 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_general_fifo " "Found entity 1: alt_vipvfr130_common_general_fifo" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_fifo_usedw_calculator-rtl " "Found design unit 1: alt_vipvfr130_common_fifo_usedw_calculator-rtl" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521412 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_fifo_usedw_calculator " "Found entity 1: alt_vipvfr130_common_fifo_usedw_calculator" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_gray_clock_crosser-rtl " "Found design unit 1: alt_vipvfr130_common_gray_clock_crosser-rtl" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_gray_clock_crosser.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_gray_clock_crosser.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521417 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_gray_clock_crosser " "Found entity 1: alt_vipvfr130_common_gray_clock_crosser" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_gray_clock_crosser.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_std_logic_vector_delay-rtl " "Found design unit 1: alt_vipvfr130_common_std_logic_vector_delay-rtl" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_std_logic_vector_delay.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521422 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_std_logic_vector_delay " "Found entity 1: alt_vipvfr130_common_std_logic_vector_delay" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_std_logic_vector_delay.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_one_bit_delay-rtl " "Found design unit 1: alt_vipvfr130_common_one_bit_delay-rtl" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_one_bit_delay.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_one_bit_delay.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521427 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_one_bit_delay " "Found entity 1: alt_vipvfr130_common_one_bit_delay" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_one_bit_delay.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_one_bit_delay.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_logic_fifo-rtl " "Found design unit 1: alt_vipvfr130_common_logic_fifo-rtl" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521432 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_logic_fifo " "Found entity 1: alt_vipvfr130_common_logic_fifo" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_ram_fifo-rtl " "Found design unit 1: alt_vipvfr130_common_ram_fifo-rtl" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521437 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_ram_fifo " "Found entity 1: alt_vipvfr130_common_ram_fifo" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRS trs alt_vipitc130_IS2Vid.sv(99) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid.sv(99): object \"TRS\" differs only in case from object \"trs\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355521446 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc130_IS2Vid.sv(63) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid.sv(63): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355521447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc130_IS2Vid.sv(64) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid.sv(64): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355521447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_BLANK h_blank alt_vipitc130_IS2Vid.sv(72) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid.sv(72): object \"H_BLANK\" differs only in case from object \"h_blank\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355521447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc130_IS2Vid.sv(82) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid.sv(82): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355521447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc130_IS2Vid.sv(83) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid.sv(83): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355521447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_is2vid.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_is2vid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_IS2Vid " "Found entity 1: alt_vipitc130_IS2Vid" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_is2vid_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_is2vid_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_IS2Vid_sync_compare " "Found entity 1: alt_vipitc130_IS2Vid_sync_compare" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_sync_compare.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_sync_compare.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_is2vid_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_is2vid_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_IS2Vid_calculate_mode " "Found entity 1: alt_vipitc130_IS2Vid_calculate_mode" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_calculate_mode.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_calculate_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_is2vid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_is2vid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_IS2Vid_control " "Found entity 1: alt_vipitc130_IS2Vid_control" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_control.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521468 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc130_IS2Vid_mode_banks.sv(413) " "Verilog HDL information at alt_vipitc130_IS2Vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1491355521477 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc130_IS2Vid_mode_banks.sv(8) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid_mode_banks.sv(8): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355521478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc130_IS2Vid_mode_banks.sv(21) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid_mode_banks.sv(21): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355521478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc130_IS2Vid_mode_banks.sv(23) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid_mode_banks.sv(23): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355521479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc130_IS2Vid_mode_banks.sv(24) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid_mode_banks.sv(24): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355521479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_is2vid_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_is2vid_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_IS2Vid_mode_banks " "Found entity 1: alt_vipitc130_IS2Vid_mode_banks" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_is2vid_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_is2vid_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_IS2Vid_statemachine " "Found entity 1: alt_vipitc130_IS2Vid_statemachine" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_statemachine.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_fifo " "Found entity 1: alt_vipitc130_common_fifo" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_common_fifo.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521494 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_COUNT max_count alt_vipitc130_common_generic_count.v(3) " "Verilog HDL Declaration information at alt_vipitc130_common_generic_count.v(3): object \"MAX_COUNT\" differs only in case from object \"max_count\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_common_generic_count.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_common_generic_count.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355521498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_VALUE reset_value alt_vipitc130_common_generic_count.v(4) " "Verilog HDL Declaration information at alt_vipitc130_common_generic_count.v(4): object \"RESET_VALUE\" differs only in case from object \"reset_value\" in the same scope" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_common_generic_count.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_common_generic_count.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355521498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_common_generic_count.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_common_generic_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_generic_count " "Found entity 1: alt_vipitc130_common_generic_count" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_common_generic_count.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_common_generic_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_to_binary " "Found entity 1: alt_vipitc130_common_to_binary" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_common_to_binary.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_common_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_sync " "Found entity 1: alt_vipitc130_common_sync" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_common_sync.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_trigger_sync " "Found entity 1: alt_vipitc130_common_trigger_sync" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_common_trigger_sync.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_common_trigger_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521515 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc130_common_sync_generation.v(59) " "Verilog HDL information at alt_vipitc130_common_sync_generation.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_common_sync_generation.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_common_sync_generation.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1491355521521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_sync_generation " "Found entity 1: alt_vipitc130_common_sync_generation" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_common_sync_generation.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_frame_counter " "Found entity 1: alt_vipitc130_common_frame_counter" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_common_frame_counter.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/alt_vipitc130_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/alt_vipitc130_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_sample_counter " "Found entity 1: alt_vipitc130_common_sample_counter" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_common_sample_counter.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_timer " "Found entity 1: DE2_QSYS_timer" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_timer.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_sysid_qsys " "Found entity 1: DE2_QSYS_sysid_qsys" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sysid_qsys.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sysid_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_signal_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_signal_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_signal_selector " "Found entity 1: DE2_QSYS_signal_selector" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_signal_selector.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_signal_selector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_sdram_input_efifo_module " "Found entity 1: DE2_QSYS_sdram_input_efifo_module" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521562 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_QSYS_sdram " "Found entity 2: DE2_QSYS_sdram" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521562 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_QSYS_sdram_test_component.v(234) " "Verilog HDL warning at DE2_QSYS_sdram_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram_test_component.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1491355521568 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE2_QSYS_sdram_test_component.v(235) " "Verilog HDL warning at DE2_QSYS_sdram_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram_test_component.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1491355521568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_sdram_test_component_ram_module " "Found entity 1: DE2_QSYS_sdram_test_component_ram_module" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram_test_component.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521570 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_QSYS_sdram_test_component " "Found entity 2: DE2_QSYS_sdram_test_component" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram_test_component.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_mouse_pos.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_mouse_pos.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_mouse_pos " "Found entity 1: DE2_QSYS_mouse_pos" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_mouse_pos.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_mouse_pos.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_modulation_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_modulation_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_modulation_selector " "Found entity 1: DE2_QSYS_modulation_selector" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_modulation_selector.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_modulation_selector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_keyboard_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_keyboard_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_keyboard_keys " "Found entity 1: DE2_QSYS_keyboard_keys" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_keyboard_keys.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_keyboard_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_key " "Found entity 1: DE2_QSYS_key" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_key.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: DE2_QSYS_jtag_uart_sim_scfifo_w" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521605 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_QSYS_jtag_uart_scfifo_w " "Found entity 2: DE2_QSYS_jtag_uart_scfifo_w" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521605 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: DE2_QSYS_jtag_uart_sim_scfifo_r" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521605 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_QSYS_jtag_uart_scfifo_r " "Found entity 4: DE2_QSYS_jtag_uart_scfifo_r" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521605 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_QSYS_jtag_uart " "Found entity 5: DE2_QSYS_jtag_uart" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_div_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_div_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_div_freq " "Found entity 1: DE2_QSYS_div_freq" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_div_freq.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_div_freq.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355521610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355521610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_cpu.v 24 24 " "Found 24 design units, including 24 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_cpu_ic_data_module " "Found entity 1: DE2_QSYS_cpu_ic_data_module" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522832 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE2_QSYS_cpu_ic_tag_module " "Found entity 2: DE2_QSYS_cpu_ic_tag_module" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522832 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE2_QSYS_cpu_bht_module " "Found entity 3: DE2_QSYS_cpu_bht_module" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522832 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE2_QSYS_cpu_register_bank_a_module " "Found entity 4: DE2_QSYS_cpu_register_bank_a_module" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522832 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE2_QSYS_cpu_register_bank_b_module " "Found entity 5: DE2_QSYS_cpu_register_bank_b_module" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522832 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE2_QSYS_cpu_nios2_oci_debug " "Found entity 6: DE2_QSYS_cpu_nios2_oci_debug" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522832 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE2_QSYS_cpu_ociram_sp_ram_module " "Found entity 7: DE2_QSYS_cpu_ociram_sp_ram_module" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 489 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522832 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE2_QSYS_cpu_nios2_ocimem " "Found entity 8: DE2_QSYS_cpu_nios2_ocimem" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522832 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE2_QSYS_cpu_nios2_avalon_reg " "Found entity 9: DE2_QSYS_cpu_nios2_avalon_reg" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 725 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522832 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE2_QSYS_cpu_nios2_oci_break " "Found entity 10: DE2_QSYS_cpu_nios2_oci_break" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 817 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522832 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE2_QSYS_cpu_nios2_oci_xbrk " "Found entity 11: DE2_QSYS_cpu_nios2_oci_xbrk" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 1111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522832 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE2_QSYS_cpu_nios2_oci_dbrk " "Found entity 12: DE2_QSYS_cpu_nios2_oci_dbrk" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 1371 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522832 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE2_QSYS_cpu_nios2_oci_itrace " "Found entity 13: DE2_QSYS_cpu_nios2_oci_itrace" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 1559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522832 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE2_QSYS_cpu_nios2_oci_td_mode " "Found entity 14: DE2_QSYS_cpu_nios2_oci_td_mode" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 1918 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522832 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE2_QSYS_cpu_nios2_oci_dtrace " "Found entity 15: DE2_QSYS_cpu_nios2_oci_dtrace" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 1985 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522832 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE2_QSYS_cpu_nios2_oci_compute_tm_count " "Found entity 16: DE2_QSYS_cpu_nios2_oci_compute_tm_count" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 2079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522832 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE2_QSYS_cpu_nios2_oci_fifowp_inc " "Found entity 17: DE2_QSYS_cpu_nios2_oci_fifowp_inc" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 2150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522832 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE2_QSYS_cpu_nios2_oci_fifocount_inc " "Found entity 18: DE2_QSYS_cpu_nios2_oci_fifocount_inc" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 2192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522832 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE2_QSYS_cpu_nios2_oci_fifo " "Found entity 19: DE2_QSYS_cpu_nios2_oci_fifo" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 2238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522832 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE2_QSYS_cpu_nios2_oci_pib " "Found entity 20: DE2_QSYS_cpu_nios2_oci_pib" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 2743 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522832 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE2_QSYS_cpu_nios2_oci_im " "Found entity 21: DE2_QSYS_cpu_nios2_oci_im" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 2811 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522832 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE2_QSYS_cpu_nios2_performance_monitors " "Found entity 22: DE2_QSYS_cpu_nios2_performance_monitors" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 2927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522832 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE2_QSYS_cpu_nios2_oci " "Found entity 23: DE2_QSYS_cpu_nios2_oci" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 2943 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522832 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE2_QSYS_cpu " "Found entity 24: DE2_QSYS_cpu" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 3520 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355522832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_cpu_jtag_debug_module_sysclk " "Found entity 1: DE2_QSYS_cpu_jtag_debug_module_sysclk" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355522842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_cpu_jtag_debug_module_tck " "Found entity 1: DE2_QSYS_cpu_jtag_debug_module_tck" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_jtag_debug_module_tck.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355522850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_cpu_jtag_debug_module_wrapper " "Found entity 1: DE2_QSYS_cpu_jtag_debug_module_wrapper" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355522859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_cpu_mult_cell " "Found entity 1: DE2_QSYS_cpu_mult_cell" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_mult_cell.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355522868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_cpu_oci_test_bench " "Found entity 1: DE2_QSYS_cpu_oci_test_bench" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_oci_test_bench.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355522876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_cpu_test_bench " "Found entity 1: DE2_QSYS_cpu_test_bench" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_test_bench.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355522885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_audio_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_audio_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_audio_sel " "Found entity 1: DE2_QSYS_audio_sel" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_audio_sel.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_audio_sel.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355522892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_audio " "Found entity 1: DE2_QSYS_audio" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_audio.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_audio.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355522901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_audio_fifo_used.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_audio_fifo_used.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_audio_fifo_used " "Found entity 1: DE2_QSYS_audio_fifo_used" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_audio_fifo_used.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_audio_fifo_used.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355522907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_qsys/synthesis/submodules/de2_qsys_audio_empty.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_qsys/synthesis/submodules/de2_qsys_audio_empty.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_QSYS_audio_EMPTY " "Found entity 1: DE2_QSYS_audio_EMPTY" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_audio_EMPTY.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_audio_EMPTY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355522912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.v" "" { Text "C:/CPEN_311/Lab5/lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355522918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_generator " "Found entity 1: signal_generator" {  } { { "counter.v" "" { Text "C:/CPEN_311/Lab5/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355522924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 1 1 " "Found 1 design units, including 1 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "DDS.v" "" { Text "C:/CPEN_311/Lab5/DDS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355522929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doublesync.v 1 1 " "Found 1 design units, including 1 entities, in source file doublesync.v" { { "Info" "ISGN_ENTITY_NAME" "1 doublesync " "Found entity 1: doublesync" {  } { { "doublesync.v" "" { Text "C:/CPEN_311/Lab5/doublesync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355522935 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "sync_fast2slow.v(17) " "Verilog HDL Event Control warning at sync_fast2slow.v(17): Event Control contains a complex event expression" {  } { { "sync_fast2slow.v" "" { Text "C:/CPEN_311/Lab5/sync_fast2slow.v" 17 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1491355522939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_fast2slow.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_fast2slow.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fast2slow " "Found entity 1: sync_fast2slow" {  } { { "sync_fast2slow.v" "" { Text "C:/CPEN_311/Lab5/sync_fast2slow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355522941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file wave_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_selector " "Found entity 1: wave_selector" {  } { { "wave_selector.v" "" { Text "C:/CPEN_311/Lab5/wave_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355522946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355522946 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_clock alt_vipvfr130_prc.v(142) " "Verilog HDL Implicit Net warning at alt_vipvfr130_prc.v(142): created implicit net for \"master_clock\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355523006 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_reset alt_vipvfr130_prc.v(143) " "Verilog HDL Implicit Net warning at alt_vipvfr130_prc.v(143): created implicit net for \"master_reset\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355523006 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_QSYS_cpu.v(1886) " "Verilog HDL or VHDL warning at DE2_QSYS_cpu.v(1886): conditional expression evaluates to a constant" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 1886 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1491355523186 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_QSYS_cpu.v(1888) " "Verilog HDL or VHDL warning at DE2_QSYS_cpu.v(1888): conditional expression evaluates to a constant" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 1888 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1491355523186 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_QSYS_cpu.v(2044) " "Verilog HDL or VHDL warning at DE2_QSYS_cpu.v(2044): conditional expression evaluates to a constant" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 2044 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1491355523187 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_QSYS_cpu.v(2872) " "Verilog HDL or VHDL warning at DE2_QSYS_cpu.v(2872): conditional expression evaluates to a constant" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 2872 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1491355523193 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_QSYS_sdram.v(316) " "Verilog HDL or VHDL warning at DE2_QSYS_sdram.v(316): conditional expression evaluates to a constant" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1491355523208 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_QSYS_sdram.v(326) " "Verilog HDL or VHDL warning at DE2_QSYS_sdram.v(326): conditional expression evaluates to a constant" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1491355523208 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_QSYS_sdram.v(336) " "Verilog HDL or VHDL warning at DE2_QSYS_sdram.v(336): conditional expression evaluates to a constant" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1491355523208 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE2_QSYS_sdram.v(680) " "Verilog HDL or VHDL warning at DE2_QSYS_sdram.v(680): conditional expression evaluates to a constant" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1491355523211 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "dds_and_nios_lab.v(540) " "Verilog HDL Module Instantiation warning at dds_and_nios_lab.v(540): ignored dangling comma in List of Port Connections" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 540 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1491355523748 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "dds_and_nios_lab.v(548) " "Verilog HDL Module Instantiation warning at dds_and_nios_lab.v(548): ignored dangling comma in List of Port Connections" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 548 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1491355523749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_R vga_R dds_and_nios_lab.v(218) " "Verilog HDL Declaration information at dds_and_nios_lab.v(218): object \"VGA_R\" differs only in case from object \"vga_R\" in the same scope" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 218 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355523750 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_G vga_G dds_and_nios_lab.v(219) " "Verilog HDL Declaration information at dds_and_nios_lab.v(219): object \"VGA_G\" differs only in case from object \"vga_G\" in the same scope" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 219 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355523750 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_B vga_B dds_and_nios_lab.v(220) " "Verilog HDL Declaration information at dds_and_nios_lab.v(220): object \"VGA_B\" differs only in case from object \"vga_B\" in the same scope" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 220 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1491355523750 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dds_and_nios_lab.v 1 1 " "Using design file dds_and_nios_lab.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dds_and_nios_lab " "Found entity 1: dds_and_nios_lab" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355523752 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1491355523752 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dds_and_nios_lab " "Elaborating entity \"dds_and_nios_lab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1491355523764 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "graph_on3 dds_and_nios_lab.v(246) " "Verilog HDL warning at dds_and_nios_lab.v(246): object graph_on3 used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 246 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1491355523768 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "R_graph3 dds_and_nios_lab.v(247) " "Verilog HDL warning at dds_and_nios_lab.v(247): object R_graph3 used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 247 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1491355523769 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "G_graph3 dds_and_nios_lab.v(248) " "Verilog HDL warning at dds_and_nios_lab.v(248): object G_graph3 used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 248 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1491355523769 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "B_graph3 dds_and_nios_lab.v(249) " "Verilog HDL warning at dds_and_nios_lab.v(249): object B_graph3 used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 249 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1491355523769 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bar_on dds_and_nios_lab.v(260) " "Verilog HDL warning at dds_and_nios_lab.v(260): object bar_on used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 260 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1491355523769 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Left_channel dds_and_nios_lab.v(288) " "Verilog HDL warning at dds_and_nios_lab.v(288): object Left_channel used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 288 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1491355523772 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Right_channel dds_and_nios_lab.v(289) " "Verilog HDL warning at dds_and_nios_lab.v(289): object Right_channel used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 289 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1491355523772 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "actual_selected_modulation dds_and_nios_lab.v(552) " "Verilog HDL Always Construct warning at dds_and_nios_lab.v(552): inferring latch(es) for variable \"actual_selected_modulation\", which holds its previous value in one or more paths through the always construct" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1491355523778 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "actual_selected_signal dds_and_nios_lab.v(552) " "Verilog HDL Always Construct warning at dds_and_nios_lab.v(552): inferring latch(es) for variable \"actual_selected_signal\", which holds its previous value in one or more paths through the always construct" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1491355523778 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "R_graph3 0 dds_and_nios_lab.v(247) " "Net \"R_graph3\" at dds_and_nios_lab.v(247) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 247 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1491355523791 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "G_graph3 0 dds_and_nios_lab.v(248) " "Net \"G_graph3\" at dds_and_nios_lab.v(248) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 248 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1491355523791 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "B_graph3 0 dds_and_nios_lab.v(249) " "Net \"B_graph3\" at dds_and_nios_lab.v(249) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 249 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1491355523791 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Left_channel 0 dds_and_nios_lab.v(288) " "Net \"Left_channel\" at dds_and_nios_lab.v(288) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 288 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1491355523791 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Right_channel\[7..0\] 0 dds_and_nios_lab.v(289) " "Net \"Right_channel\[7..0\]\" at dds_and_nios_lab.v(289) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 289 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1491355523791 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "graph_on3 0 dds_and_nios_lab.v(246) " "Net \"graph_on3\" at dds_and_nios_lab.v(246) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 246 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1491355523792 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bar_on 0 dds_and_nios_lab.v(260) " "Net \"bar_on\" at dds_and_nios_lab.v(260) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 260 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1491355523792 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG dds_and_nios_lab.v(121) " "Output port \"LEDG\" at dds_and_nios_lab.v(121) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 121 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523792 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..1\] dds_and_nios_lab.v(122) " "Output port \"LEDR\[17..1\]\" at dds_and_nios_lab.v(122) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 122 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523792 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 dds_and_nios_lab.v(131) " "Output port \"HEX0\" at dds_and_nios_lab.v(131) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523792 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 dds_and_nios_lab.v(132) " "Output port \"HEX1\" at dds_and_nios_lab.v(132) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 132 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523792 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 dds_and_nios_lab.v(133) " "Output port \"HEX2\" at dds_and_nios_lab.v(133) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523792 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 dds_and_nios_lab.v(134) " "Output port \"HEX3\" at dds_and_nios_lab.v(134) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523793 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 dds_and_nios_lab.v(135) " "Output port \"HEX4\" at dds_and_nios_lab.v(135) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 135 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523793 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 dds_and_nios_lab.v(136) " "Output port \"HEX5\" at dds_and_nios_lab.v(136) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523793 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 dds_and_nios_lab.v(137) " "Output port \"HEX6\" at dds_and_nios_lab.v(137) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 137 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523793 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 dds_and_nios_lab.v(138) " "Output port \"HEX7\" at dds_and_nios_lab.v(138) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523793 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR dds_and_nios_lab.v(164) " "Output port \"FL_ADDR\" at dds_and_nios_lab.v(164) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523793 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR dds_and_nios_lab.v(189) " "Output port \"SRAM_ADDR\" at dds_and_nios_lab.v(189) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 189 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523793 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R\[1..0\] dds_and_nios_lab.v(218) " "Output port \"VGA_R\[1..0\]\" at dds_and_nios_lab.v(218) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523793 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G\[1..0\] dds_and_nios_lab.v(219) " "Output port \"VGA_G\[1..0\]\" at dds_and_nios_lab.v(219) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523794 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B\[1..0\] dds_and_nios_lab.v(220) " "Output port \"VGA_B\[1..0\]\" at dds_and_nios_lab.v(220) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523794 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD dds_and_nios_lab.v(149) " "Output port \"UART_TXD\" at dds_and_nios_lab.v(149) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 149 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523794 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT dds_and_nios_lab.v(155) " "Output port \"AUD_DACDAT\" at dds_and_nios_lab.v(155) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523794 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK dds_and_nios_lab.v(157) " "Output port \"AUD_XCK\" at dds_and_nios_lab.v(157) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523794 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK dds_and_nios_lab.v(160) " "Output port \"FPGA_I2C_SCLK\" at dds_and_nios_lab.v(160) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 160 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523794 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N dds_and_nios_lab.v(165) " "Output port \"FL_CE_N\" at dds_and_nios_lab.v(165) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523794 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N dds_and_nios_lab.v(167) " "Output port \"FL_OE_N\" at dds_and_nios_lab.v(167) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523794 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N dds_and_nios_lab.v(168) " "Output port \"FL_RST_N\" at dds_and_nios_lab.v(168) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523795 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N dds_and_nios_lab.v(169) " "Output port \"FL_WE_N\" at dds_and_nios_lab.v(169) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 169 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523795 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK dds_and_nios_lab.v(178) " "Output port \"SD_CLK\" at dds_and_nios_lab.v(178) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523795 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N dds_and_nios_lab.v(190) " "Output port \"SRAM_CE_N\" at dds_and_nios_lab.v(190) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523795 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N dds_and_nios_lab.v(192) " "Output port \"SRAM_LB_N\" at dds_and_nios_lab.v(192) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523795 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N dds_and_nios_lab.v(193) " "Output port \"SRAM_OE_N\" at dds_and_nios_lab.v(193) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523795 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N dds_and_nios_lab.v(194) " "Output port \"SRAM_UB_N\" at dds_and_nios_lab.v(194) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523795 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N dds_and_nios_lab.v(195) " "Output port \"SRAM_WE_N\" at dds_and_nios_lab.v(195) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523795 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN dds_and_nios_lab.v(142) " "Output port \"LCD_EN\" at dds_and_nios_lab.v(142) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 142 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523796 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON dds_and_nios_lab.v(143) " "Output port \"LCD_ON\" at dds_and_nios_lab.v(143) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 143 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523796 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS dds_and_nios_lab.v(144) " "Output port \"LCD_RS\" at dds_and_nios_lab.v(144) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 144 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523796 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW dds_and_nios_lab.v(145) " "Output port \"LCD_RW\" at dds_and_nios_lab.v(145) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 145 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1491355523796 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_selected_signal\[4\] dds_and_nios_lab.v(552) " "Inferred latch for \"actual_selected_signal\[4\]\" at dds_and_nios_lab.v(552)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355523800 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_selected_signal\[5\] dds_and_nios_lab.v(552) " "Inferred latch for \"actual_selected_signal\[5\]\" at dds_and_nios_lab.v(552)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355523800 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_selected_signal\[6\] dds_and_nios_lab.v(552) " "Inferred latch for \"actual_selected_signal\[6\]\" at dds_and_nios_lab.v(552)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355523800 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_selected_signal\[7\] dds_and_nios_lab.v(552) " "Inferred latch for \"actual_selected_signal\[7\]\" at dds_and_nios_lab.v(552)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355523801 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_selected_signal\[8\] dds_and_nios_lab.v(552) " "Inferred latch for \"actual_selected_signal\[8\]\" at dds_and_nios_lab.v(552)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355523801 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_selected_signal\[9\] dds_and_nios_lab.v(552) " "Inferred latch for \"actual_selected_signal\[9\]\" at dds_and_nios_lab.v(552)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355523801 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_selected_signal\[10\] dds_and_nios_lab.v(552) " "Inferred latch for \"actual_selected_signal\[10\]\" at dds_and_nios_lab.v(552)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355523801 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_selected_signal\[11\] dds_and_nios_lab.v(552) " "Inferred latch for \"actual_selected_signal\[11\]\" at dds_and_nios_lab.v(552)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355523801 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_selected_modulation\[4\] dds_and_nios_lab.v(552) " "Inferred latch for \"actual_selected_modulation\[4\]\" at dds_and_nios_lab.v(552)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355523802 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_selected_modulation\[5\] dds_and_nios_lab.v(552) " "Inferred latch for \"actual_selected_modulation\[5\]\" at dds_and_nios_lab.v(552)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355523802 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_selected_modulation\[6\] dds_and_nios_lab.v(552) " "Inferred latch for \"actual_selected_modulation\[6\]\" at dds_and_nios_lab.v(552)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355523802 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_selected_modulation\[7\] dds_and_nios_lab.v(552) " "Inferred latch for \"actual_selected_modulation\[7\]\" at dds_and_nios_lab.v(552)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355523802 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_selected_modulation\[8\] dds_and_nios_lab.v(552) " "Inferred latch for \"actual_selected_modulation\[8\]\" at dds_and_nios_lab.v(552)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355523802 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_selected_modulation\[9\] dds_and_nios_lab.v(552) " "Inferred latch for \"actual_selected_modulation\[9\]\" at dds_and_nios_lab.v(552)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355523802 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_selected_modulation\[10\] dds_and_nios_lab.v(552) " "Inferred latch for \"actual_selected_modulation\[10\]\" at dds_and_nios_lab.v(552)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355523803 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "actual_selected_modulation\[11\] dds_and_nios_lab.v(552) " "Inferred latch for \"actual_selected_modulation\[11\]\" at dds_and_nios_lab.v(552)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355523803 "|dds_and_nios_lab"}
{ "Warning" "WSGN_SEARCH_FILE" "generate_one_shot_pulse.v 1 1 " "Using design file generate_one_shot_pulse.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 generate_one_shot_pulse " "Found entity 1: generate_one_shot_pulse" {  } { { "generate_one_shot_pulse.v" "" { Text "C:/CPEN_311/Lab5/generate_one_shot_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355523900 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1491355523900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_one_shot_pulse generate_one_shot_pulse:generate_reset_trigger " "Elaborating entity \"generate_one_shot_pulse\" for hierarchy \"generate_one_shot_pulse:generate_reset_trigger\"" {  } { { "dds_and_nios_lab.v" "generate_reset_trigger" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355523903 ""}
{ "Warning" "WSGN_SEARCH_FILE" "generate_controlled_length_pulse.v 1 1 " "Using design file generate_controlled_length_pulse.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 generate_controlled_length_pulse " "Found entity 1: generate_controlled_length_pulse" {  } { { "generate_controlled_length_pulse.v" "" { Text "C:/CPEN_311/Lab5/generate_controlled_length_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355524041 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1491355524041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_controlled_length_pulse generate_controlled_length_pulse:generate_system_reset " "Elaborating entity \"generate_controlled_length_pulse\" for hierarchy \"generate_controlled_length_pulse:generate_system_reset\"" {  } { { "dds_and_nios_lab.v" "generate_system_reset" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524044 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 generate_controlled_length_pulse.v(16) " "Verilog HDL assignment warning at generate_controlled_length_pulse.v(16): truncated value with size 32 to match size of target (24)" {  } { { "generate_controlled_length_pulse.v" "" { Text "C:/CPEN_311/Lab5/generate_controlled_length_pulse.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491355524049 "|dds_and_nios_lab|generate_controlled_length_pulse:generate_system_reset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 generate_controlled_length_pulse.v(31) " "Verilog HDL assignment warning at generate_controlled_length_pulse.v(31): truncated value with size 32 to match size of target (24)" {  } { { "generate_controlled_length_pulse.v" "" { Text "C:/CPEN_311/Lab5/generate_controlled_length_pulse.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491355524049 "|dds_and_nios_lab|generate_controlled_length_pulse:generate_system_reset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 generate_controlled_length_pulse.v(36) " "Verilog HDL assignment warning at generate_controlled_length_pulse.v(36): truncated value with size 32 to match size of target (24)" {  } { { "generate_controlled_length_pulse.v" "" { Text "C:/CPEN_311/Lab5/generate_controlled_length_pulse.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491355524049 "|dds_and_nios_lab|generate_controlled_length_pulse:generate_system_reset"}
{ "Warning" "WSGN_SEARCH_FILE" "doublesync_no_reset.v 1 1 " "Using design file doublesync_no_reset.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 doublesync_no_reset " "Found entity 1: doublesync_no_reset" {  } { { "doublesync_no_reset.v" "" { Text "C:/CPEN_311/Lab5/doublesync_no_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355524072 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1491355524072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doublesync_no_reset generate_controlled_length_pulse:generate_system_reset\|doublesync_no_reset:sync_async_reset " "Elaborating entity \"doublesync_no_reset\" for hierarchy \"generate_controlled_length_pulse:generate_system_reset\|doublesync_no_reset:sync_async_reset\"" {  } { { "generate_controlled_length_pulse.v" "sync_async_reset" { Text "C:/CPEN_311/Lab5/generate_controlled_length_pulse.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524077 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_enable doublesync_no_reset.v(12) " "Verilog HDL or VHDL warning at doublesync_no_reset.v(12): object \"clock_enable\" assigned a value but never read" {  } { { "doublesync_no_reset.v" "" { Text "C:/CPEN_311/Lab5/doublesync_no_reset.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355524081 "|dds_and_nios_lab|generate_controlled_length_pulse:generate_system_reset|doublesync_no_reset:sync_async_reset"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_controlled_length_pulse generate_controlled_length_pulse:generate_fast_system_reset " "Elaborating entity \"generate_controlled_length_pulse\" for hierarchy \"generate_controlled_length_pulse:generate_fast_system_reset\"" {  } { { "dds_and_nios_lab.v" "generate_fast_system_reset" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524086 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 generate_controlled_length_pulse.v(16) " "Verilog HDL assignment warning at generate_controlled_length_pulse.v(16): truncated value with size 32 to match size of target (24)" {  } { { "generate_controlled_length_pulse.v" "" { Text "C:/CPEN_311/Lab5/generate_controlled_length_pulse.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491355524110 "|dds_and_nios_lab|generate_controlled_length_pulse:generate_fast_system_reset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 generate_controlled_length_pulse.v(31) " "Verilog HDL assignment warning at generate_controlled_length_pulse.v(31): truncated value with size 32 to match size of target (24)" {  } { { "generate_controlled_length_pulse.v" "" { Text "C:/CPEN_311/Lab5/generate_controlled_length_pulse.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491355524110 "|dds_and_nios_lab|generate_controlled_length_pulse:generate_fast_system_reset"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 generate_controlled_length_pulse.v(36) " "Verilog HDL assignment warning at generate_controlled_length_pulse.v(36): truncated value with size 32 to match size of target (24)" {  } { { "generate_controlled_length_pulse.v" "" { Text "C:/CPEN_311/Lab5/generate_controlled_length_pulse.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491355524110 "|dds_and_nios_lab|generate_controlled_length_pulse:generate_fast_system_reset"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_PLL SDRAM_PLL:PLL1 " "Elaborating entity \"SDRAM_PLL\" for hierarchy \"SDRAM_PLL:PLL1\"" {  } { { "dds_and_nios_lab.v" "PLL1" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SDRAM_PLL:PLL1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SDRAM_PLL:PLL1\|altpll:altpll_component\"" {  } { { "SDRAM_PLL.v" "altpll_component" { Text "C:/CPEN_311/Lab5/SDRAM_PLL.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_PLL:PLL1\|altpll:altpll_component " "Elaborated megafunction instantiation \"SDRAM_PLL:PLL1\|altpll:altpll_component\"" {  } { { "SDRAM_PLL.v" "" { Text "C:/CPEN_311/Lab5/SDRAM_PLL.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355524252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_PLL:PLL1\|altpll:altpll_component " "Instantiated megafunction \"SDRAM_PLL:PLL1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -1200 " "Parameter \"clk1_phase_shift\" = \"-1200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524253 ""}  } { { "SDRAM_PLL.v" "" { Text "C:/CPEN_311/Lab5/SDRAM_PLL.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491355524253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS DE2_QSYS:U0 " "Elaborating entity \"DE2_QSYS\" for hierarchy \"DE2_QSYS:U0\"" {  } { { "dds_and_nios_lab.v" "U0" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_audio DE2_QSYS:U0\|DE2_QSYS_audio:audio " "Elaborating entity \"DE2_QSYS_audio\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_audio:audio\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "audio" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 1998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_div_freq DE2_QSYS:U0\|DE2_QSYS_audio:audio\|DE2_QSYS_div_freq:data_fregen " "Elaborating entity \"DE2_QSYS_div_freq\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_audio:audio\|DE2_QSYS_div_freq:data_fregen\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_audio.v" "data_fregen" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_audio.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_audio_EMPTY DE2_QSYS:U0\|DE2_QSYS_audio:audio\|DE2_QSYS_audio_EMPTY:empty " "Elaborating entity \"DE2_QSYS_audio_EMPTY\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_audio:audio\|DE2_QSYS_audio_EMPTY:empty\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_audio.v" "empty" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_audio.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_audio_sel DE2_QSYS:U0\|DE2_QSYS_audio:audio\|DE2_QSYS_audio_sel:out_pause " "Elaborating entity \"DE2_QSYS_audio_sel\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_audio:audio\|DE2_QSYS_audio_sel:out_pause\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_audio.v" "out_pause" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_audio.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_audio_fifo_used DE2_QSYS:U0\|DE2_QSYS_audio:audio\|DE2_QSYS_audio_fifo_used:fifo_used " "Elaborating entity \"DE2_QSYS_audio_fifo_used\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_audio:audio\|DE2_QSYS_audio_fifo_used:fifo_used\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_audio.v" "fifo_used" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_audio.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu DE2_QSYS:U0\|DE2_QSYS_cpu:cpu " "Elaborating entity \"DE2_QSYS_cpu\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "cpu" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_test_bench DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_test_bench:the_DE2_QSYS_cpu_test_bench " "Elaborating entity \"DE2_QSYS_cpu_test_bench\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_test_bench:the_DE2_QSYS_cpu_test_bench\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "the_DE2_QSYS_cpu_test_bench" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 5680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_ic_data_module DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_ic_data_module:DE2_QSYS_cpu_ic_data " "Elaborating entity \"DE2_QSYS_cpu_ic_data_module\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_ic_data_module:DE2_QSYS_cpu_ic_data\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "DE2_QSYS_cpu_ic_data" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 6701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355524833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_ic_data_module:DE2_QSYS_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_ic_data_module:DE2_QSYS_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "the_altsyncram" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355525018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qed1 " "Found entity 1: altsyncram_qed1" {  } { { "db/altsyncram_qed1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_qed1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355525187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355525187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qed1 DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_ic_data_module:DE2_QSYS_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated " "Elaborating entity \"altsyncram_qed1\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_ic_data_module:DE2_QSYS_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355525191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_ic_tag_module DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_ic_tag_module:DE2_QSYS_cpu_ic_tag " "Elaborating entity \"DE2_QSYS_cpu_ic_tag_module\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_ic_tag_module:DE2_QSYS_cpu_ic_tag\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "DE2_QSYS_cpu_ic_tag" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 6767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355525267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_ic_tag_module:DE2_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_ic_tag_module:DE2_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "the_altsyncram" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355525304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7tg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7tg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7tg1 " "Found entity 1: altsyncram_7tg1" {  } { { "db/altsyncram_7tg1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_7tg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355525472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355525472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7tg1 DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_ic_tag_module:DE2_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7tg1:auto_generated " "Elaborating entity \"altsyncram_7tg1\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_ic_tag_module:DE2_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7tg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355525476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_bht_module DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_bht_module:DE2_QSYS_cpu_bht " "Elaborating entity \"DE2_QSYS_cpu_bht_module\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_bht_module:DE2_QSYS_cpu_bht\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "DE2_QSYS_cpu_bht" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 6971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355525532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_bht_module:DE2_QSYS_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_bht_module:DE2_QSYS_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "the_altsyncram" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355525572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2hg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2hg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2hg1 " "Found entity 1: altsyncram_2hg1" {  } { { "db/altsyncram_2hg1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_2hg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355525716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355525716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2hg1 DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_bht_module:DE2_QSYS_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_2hg1:auto_generated " "Elaborating entity \"altsyncram_2hg1\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_bht_module:DE2_QSYS_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_2hg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355525720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_register_bank_a_module DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_register_bank_a_module:DE2_QSYS_cpu_register_bank_a " "Elaborating entity \"DE2_QSYS_cpu_register_bank_a_module\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_register_bank_a_module:DE2_QSYS_cpu_register_bank_a\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "DE2_QSYS_cpu_register_bank_a" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 7117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355525763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_register_bank_a_module:DE2_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_register_bank_a_module:DE2_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "the_altsyncram" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355525798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2vf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2vf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2vf1 " "Found entity 1: altsyncram_2vf1" {  } { { "db/altsyncram_2vf1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_2vf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355525952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355525952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2vf1 DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_register_bank_a_module:DE2_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_2vf1:auto_generated " "Elaborating entity \"altsyncram_2vf1\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_register_bank_a_module:DE2_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_2vf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355525956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_register_bank_b_module DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_register_bank_b_module:DE2_QSYS_cpu_register_bank_b " "Elaborating entity \"DE2_QSYS_cpu_register_bank_b_module\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_register_bank_b_module:DE2_QSYS_cpu_register_bank_b\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "DE2_QSYS_cpu_register_bank_b" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 7138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355526144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_register_bank_b_module:DE2_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_register_bank_b_module:DE2_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "the_altsyncram" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355526168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3vf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3vf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3vf1 " "Found entity 1: altsyncram_3vf1" {  } { { "db/altsyncram_3vf1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_3vf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355526319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355526319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3vf1 DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_register_bank_b_module:DE2_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_3vf1:auto_generated " "Elaborating entity \"altsyncram_3vf1\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_register_bank_b_module:DE2_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_3vf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355526323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_mult_cell DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell " "Elaborating entity \"DE2_QSYS_cpu_mult_cell\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "the_DE2_QSYS_cpu_mult_cell" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 8863 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355526404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_mult_cell.v" "the_altmult_add_part_1" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355526445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_mpt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_mpt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_mpt2 " "Found entity 1: altera_mult_add_mpt2" {  } { { "db/altera_mult_add_mpt2.v" "" { Text "C:/CPEN_311/Lab5/db/altera_mult_add_mpt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355526830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355526830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_mpt2 DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated " "Elaborating entity \"altera_mult_add_mpt2\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355526836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_mpt2.v" "altera_mult_add_rtl1" { Text "C:/CPEN_311/Lab5/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355526896 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1491355526906 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355526914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355526939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355526955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355526968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355526987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355527163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355527277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355527436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355527479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355527561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355527653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355527666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355527682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355527863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355528093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355528286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355528302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355528344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355528357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355528394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355528423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355528453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_mult_cell.v" "the_altmult_add_part_2" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355528502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_opt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_opt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_opt2 " "Found entity 1: altera_mult_add_opt2" {  } { { "db/altera_mult_add_opt2.v" "" { Text "C:/CPEN_311/Lab5/db/altera_mult_add_opt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355528660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355528660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_opt2 DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated " "Elaborating entity \"altera_mult_add_opt2\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355528665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_opt2.v" "altera_mult_add_rtl1" { Text "C:/CPEN_311/Lab5/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355528688 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1491355528697 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355529409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_nios2_oci DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci " "Elaborating entity \"DE2_QSYS_cpu_nios2_oci\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "the_DE2_QSYS_cpu_nios2_oci" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 8919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355529454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_nios2_oci_debug DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_debug:the_DE2_QSYS_cpu_nios2_oci_debug " "Elaborating entity \"DE2_QSYS_cpu_nios2_oci_debug\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_debug:the_DE2_QSYS_cpu_nios2_oci_debug\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "the_DE2_QSYS_cpu_nios2_oci_debug" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 3167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355529464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_debug:the_DE2_QSYS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_debug:the_DE2_QSYS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "the_altera_std_synchronizer" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355529620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_nios2_ocimem DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem " "Elaborating entity \"DE2_QSYS_cpu_nios2_ocimem\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "the_DE2_QSYS_cpu_nios2_ocimem" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 3186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355529631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_ociram_sp_ram_module DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem\|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram " "Elaborating entity \"DE2_QSYS_cpu_ociram_sp_ram_module\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem\|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "DE2_QSYS_cpu_ociram_sp_ram" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355529641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem\|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem\|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "the_altsyncram" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355529671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tf71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tf71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tf71 " "Found entity 1: altsyncram_tf71" {  } { { "db/altsyncram_tf71.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_tf71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355529856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355529856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tf71 DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem\|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_tf71:auto_generated " "Elaborating entity \"altsyncram_tf71\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_ocimem:the_DE2_QSYS_cpu_nios2_ocimem\|DE2_QSYS_cpu_ociram_sp_ram_module:DE2_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_tf71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355529861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_nios2_avalon_reg DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_avalon_reg:the_DE2_QSYS_cpu_nios2_avalon_reg " "Elaborating entity \"DE2_QSYS_cpu_nios2_avalon_reg\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_avalon_reg:the_DE2_QSYS_cpu_nios2_avalon_reg\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "the_DE2_QSYS_cpu_nios2_avalon_reg" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 3205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355529955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_nios2_oci_break DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_break:the_DE2_QSYS_cpu_nios2_oci_break " "Elaborating entity \"DE2_QSYS_cpu_nios2_oci_break\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_break:the_DE2_QSYS_cpu_nios2_oci_break\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "the_DE2_QSYS_cpu_nios2_oci_break" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 3236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355530099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_nios2_oci_xbrk DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_xbrk:the_DE2_QSYS_cpu_nios2_oci_xbrk " "Elaborating entity \"DE2_QSYS_cpu_nios2_oci_xbrk\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_xbrk:the_DE2_QSYS_cpu_nios2_oci_xbrk\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "the_DE2_QSYS_cpu_nios2_oci_xbrk" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 3259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355530111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_nios2_oci_dbrk DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_dbrk:the_DE2_QSYS_cpu_nios2_oci_dbrk " "Elaborating entity \"DE2_QSYS_cpu_nios2_oci_dbrk\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_dbrk:the_DE2_QSYS_cpu_nios2_oci_dbrk\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "the_DE2_QSYS_cpu_nios2_oci_dbrk" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355530230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_nios2_oci_itrace DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_itrace:the_DE2_QSYS_cpu_nios2_oci_itrace " "Elaborating entity \"DE2_QSYS_cpu_nios2_oci_itrace\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_itrace:the_DE2_QSYS_cpu_nios2_oci_itrace\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "the_DE2_QSYS_cpu_nios2_oci_itrace" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 3328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355530365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_nios2_oci_dtrace DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_dtrace:the_DE2_QSYS_cpu_nios2_oci_dtrace " "Elaborating entity \"DE2_QSYS_cpu_nios2_oci_dtrace\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_dtrace:the_DE2_QSYS_cpu_nios2_oci_dtrace\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "the_DE2_QSYS_cpu_nios2_oci_dtrace" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 3343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355530382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_nios2_oci_td_mode DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_dtrace:the_DE2_QSYS_cpu_nios2_oci_dtrace\|DE2_QSYS_cpu_nios2_oci_td_mode:DE2_QSYS_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE2_QSYS_cpu_nios2_oci_td_mode\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_dtrace:the_DE2_QSYS_cpu_nios2_oci_dtrace\|DE2_QSYS_cpu_nios2_oci_td_mode:DE2_QSYS_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "DE2_QSYS_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 2033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355530507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_nios2_oci_fifo DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_fifo:the_DE2_QSYS_cpu_nios2_oci_fifo " "Elaborating entity \"DE2_QSYS_cpu_nios2_oci_fifo\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_fifo:the_DE2_QSYS_cpu_nios2_oci_fifo\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "the_DE2_QSYS_cpu_nios2_oci_fifo" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355530524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_nios2_oci_compute_tm_count DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_fifo:the_DE2_QSYS_cpu_nios2_oci_fifo\|DE2_QSYS_cpu_nios2_oci_compute_tm_count:DE2_QSYS_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"DE2_QSYS_cpu_nios2_oci_compute_tm_count\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_fifo:the_DE2_QSYS_cpu_nios2_oci_fifo\|DE2_QSYS_cpu_nios2_oci_compute_tm_count:DE2_QSYS_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "DE2_QSYS_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 2365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355530537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_nios2_oci_fifowp_inc DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_fifo:the_DE2_QSYS_cpu_nios2_oci_fifo\|DE2_QSYS_cpu_nios2_oci_fifowp_inc:DE2_QSYS_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"DE2_QSYS_cpu_nios2_oci_fifowp_inc\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_fifo:the_DE2_QSYS_cpu_nios2_oci_fifo\|DE2_QSYS_cpu_nios2_oci_fifowp_inc:DE2_QSYS_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "DE2_QSYS_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 2375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355530585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_nios2_oci_fifocount_inc DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_fifo:the_DE2_QSYS_cpu_nios2_oci_fifo\|DE2_QSYS_cpu_nios2_oci_fifocount_inc:DE2_QSYS_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"DE2_QSYS_cpu_nios2_oci_fifocount_inc\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_fifo:the_DE2_QSYS_cpu_nios2_oci_fifo\|DE2_QSYS_cpu_nios2_oci_fifocount_inc:DE2_QSYS_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "DE2_QSYS_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 2385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355530596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_oci_test_bench DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_fifo:the_DE2_QSYS_cpu_nios2_oci_fifo\|DE2_QSYS_cpu_oci_test_bench:the_DE2_QSYS_cpu_oci_test_bench " "Elaborating entity \"DE2_QSYS_cpu_oci_test_bench\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_fifo:the_DE2_QSYS_cpu_nios2_oci_fifo\|DE2_QSYS_cpu_oci_test_bench:the_DE2_QSYS_cpu_oci_test_bench\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "the_DE2_QSYS_cpu_oci_test_bench" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 2394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355530633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_nios2_oci_pib DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_pib:the_DE2_QSYS_cpu_nios2_oci_pib " "Elaborating entity \"DE2_QSYS_cpu_nios2_oci_pib\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_pib:the_DE2_QSYS_cpu_nios2_oci_pib\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "the_DE2_QSYS_cpu_nios2_oci_pib" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 3372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355530660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_nios2_oci_im DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_im:the_DE2_QSYS_cpu_nios2_oci_im " "Elaborating entity \"DE2_QSYS_cpu_nios2_oci_im\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_nios2_oci_im:the_DE2_QSYS_cpu_nios2_oci_im\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "the_DE2_QSYS_cpu_nios2_oci_im" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 3393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355530676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_jtag_debug_module_wrapper DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_QSYS_cpu_jtag_debug_module_wrapper " "Elaborating entity \"DE2_QSYS_cpu_jtag_debug_module_wrapper\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_QSYS_cpu_jtag_debug_module_wrapper\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "the_DE2_QSYS_cpu_jtag_debug_module_wrapper" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 3498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355530705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_jtag_debug_module_tck DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_QSYS_cpu_jtag_debug_module_wrapper\|DE2_QSYS_cpu_jtag_debug_module_tck:the_DE2_QSYS_cpu_jtag_debug_module_tck " "Elaborating entity \"DE2_QSYS_cpu_jtag_debug_module_tck\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_QSYS_cpu_jtag_debug_module_wrapper\|DE2_QSYS_cpu_jtag_debug_module_tck:the_DE2_QSYS_cpu_jtag_debug_module_tck\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_jtag_debug_module_wrapper.v" "the_DE2_QSYS_cpu_jtag_debug_module_tck" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355530727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cpu_jtag_debug_module_sysclk DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_QSYS_cpu_jtag_debug_module_wrapper\|DE2_QSYS_cpu_jtag_debug_module_sysclk:the_DE2_QSYS_cpu_jtag_debug_module_sysclk " "Elaborating entity \"DE2_QSYS_cpu_jtag_debug_module_sysclk\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_QSYS_cpu_jtag_debug_module_wrapper\|DE2_QSYS_cpu_jtag_debug_module_sysclk:the_DE2_QSYS_cpu_jtag_debug_module_sysclk\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_jtag_debug_module_wrapper.v" "the_DE2_QSYS_cpu_jtag_debug_module_sysclk" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355530772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_QSYS_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_QSYS_cpu_jtag_debug_module_phy\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_jtag_debug_module_wrapper.v" "DE2_QSYS_cpu_jtag_debug_module_phy" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355530824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci\|DE2_QSYS_cpu_jtag_debug_module_wrapper:the_DE2_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE2_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355530920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_jtag_uart DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"DE2_QSYS_jtag_uart\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "jtag_uart" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355530951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_jtag_uart_scfifo_w DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|DE2_QSYS_jtag_uart_scfifo_w:the_DE2_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"DE2_QSYS_jtag_uart_scfifo_w\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|DE2_QSYS_jtag_uart_scfifo_w:the_DE2_QSYS_jtag_uart_scfifo_w\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" "the_DE2_QSYS_jtag_uart_scfifo_w" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355530969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|DE2_QSYS_jtag_uart_scfifo_w:the_DE2_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|DE2_QSYS_jtag_uart_scfifo_w:the_DE2_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" "wfifo" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355531334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|DE2_QSYS_jtag_uart_scfifo_w:the_DE2_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|DE2_QSYS_jtag_uart_scfifo_w:the_DE2_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355531350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|DE2_QSYS_jtag_uart_scfifo_w:the_DE2_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|DE2_QSYS_jtag_uart_scfifo_w:the_DE2_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355531350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355531350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355531350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355531350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355531350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355531350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355531350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355531350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355531350 ""}  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491355531350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/CPEN_311/Lab5/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355531523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355531523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|DE2_QSYS_jtag_uart_scfifo_w:the_DE2_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|DE2_QSYS_jtag_uart_scfifo_w:the_DE2_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355531527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/CPEN_311/Lab5/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355531551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355531551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|DE2_QSYS_jtag_uart_scfifo_w:the_DE2_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|DE2_QSYS_jtag_uart_scfifo_w:the_DE2_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/CPEN_311/Lab5/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355531555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/CPEN_311/Lab5/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355531578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355531578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|DE2_QSYS_jtag_uart_scfifo_w:the_DE2_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|DE2_QSYS_jtag_uart_scfifo_w:the_DE2_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/CPEN_311/Lab5/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355531584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/CPEN_311/Lab5/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355531868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355531868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|DE2_QSYS_jtag_uart_scfifo_w:the_DE2_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|DE2_QSYS_jtag_uart_scfifo_w:the_DE2_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/CPEN_311/Lab5/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355531875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/CPEN_311/Lab5/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355532149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355532149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|DE2_QSYS_jtag_uart_scfifo_w:the_DE2_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|DE2_QSYS_jtag_uart_scfifo_w:the_DE2_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/CPEN_311/Lab5/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355532154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355532320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355532320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|DE2_QSYS_jtag_uart_scfifo_w:the_DE2_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|DE2_QSYS_jtag_uart_scfifo_w:the_DE2_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/CPEN_311/Lab5/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355532326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/CPEN_311/Lab5/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355532478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355532478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|DE2_QSYS_jtag_uart_scfifo_w:the_DE2_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|DE2_QSYS_jtag_uart_scfifo_w:the_DE2_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/CPEN_311/Lab5/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355532484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_jtag_uart_scfifo_r DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|DE2_QSYS_jtag_uart_scfifo_r:the_DE2_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"DE2_QSYS_jtag_uart_scfifo_r\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|DE2_QSYS_jtag_uart_scfifo_r:the_DE2_QSYS_jtag_uart_scfifo_r\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" "the_DE2_QSYS_jtag_uart_scfifo_r" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355532513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" "DE2_QSYS_jtag_uart_alt_jtag_atlantic" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355532822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355532830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE2_QSYS:U0\|DE2_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE2_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355532831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355532831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355532831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355532831 ""}  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491355532831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_key DE2_QSYS:U0\|DE2_QSYS_key:key " "Elaborating entity \"DE2_QSYS_key\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_key:key\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "key" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355532846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_keyboard_keys DE2_QSYS:U0\|DE2_QSYS_keyboard_keys:keyboard_keys " "Elaborating entity \"DE2_QSYS_keyboard_keys\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_keyboard_keys:keyboard_keys\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "keyboard_keys" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355532858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_modulation_selector DE2_QSYS:U0\|DE2_QSYS_modulation_selector:modulation_selector " "Elaborating entity \"DE2_QSYS_modulation_selector\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_modulation_selector:modulation_selector\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "modulation_selector" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355533124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_mouse_pos DE2_QSYS:U0\|DE2_QSYS_mouse_pos:mouse_pos " "Elaborating entity \"DE2_QSYS_mouse_pos\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_mouse_pos:mouse_pos\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "mouse_pos" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355533160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_sdram DE2_QSYS:U0\|DE2_QSYS_sdram:sdram " "Elaborating entity \"DE2_QSYS_sdram\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_sdram:sdram\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "sdram" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355533207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_sdram_input_efifo_module DE2_QSYS:U0\|DE2_QSYS_sdram:sdram\|DE2_QSYS_sdram_input_efifo_module:the_DE2_QSYS_sdram_input_efifo_module " "Elaborating entity \"DE2_QSYS_sdram_input_efifo_module\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_sdram:sdram\|DE2_QSYS_sdram_input_efifo_module:the_DE2_QSYS_sdram_input_efifo_module\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" "the_DE2_QSYS_sdram_input_efifo_module" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355533223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_signal_selector DE2_QSYS:U0\|DE2_QSYS_signal_selector:signal_selector " "Elaborating entity \"DE2_QSYS_signal_selector\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_signal_selector:signal_selector\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "signal_selector" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355533273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_sysid_qsys DE2_QSYS:U0\|DE2_QSYS_sysid_qsys:sysid_qsys " "Elaborating entity \"DE2_QSYS_sysid_qsys\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_sysid_qsys:sysid_qsys\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "sysid_qsys" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355533324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_timer DE2_QSYS:U0\|DE2_QSYS_timer:timer " "Elaborating entity \"DE2_QSYS_timer\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_timer:timer\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "timer" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355533903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_vga DE2_QSYS:U0\|DE2_QSYS_vga:vga " "Elaborating entity \"DE2_QSYS_vga\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "vga" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355533920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_IS2Vid DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0 " "Elaborating entity \"alt_vipitc130_IS2Vid\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" "alt_vip_itc_0" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355533934 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_of_vsync alt_vipitc130_IS2Vid.sv(299) " "Verilog HDL or VHDL warning at alt_vipitc130_IS2Vid.sv(299): object \"start_of_vsync\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355533941 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipitc130_IS2Vid:alt_vip_itc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_common_sync DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_sync:enable_resync_sync " "Elaborating entity \"alt_vipitc130_common_sync\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_sync:enable_resync_sync\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "enable_resync_sync" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355533948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_common_trigger_sync DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_trigger_sync:mode_change_trigger_sync " "Elaborating entity \"alt_vipitc130_common_trigger_sync\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_trigger_sync:mode_change_trigger_sync\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "mode_change_trigger_sync" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355533971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_IS2Vid_control DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_IS2Vid_control:control " "Elaborating entity \"alt_vipitc130_IS2Vid_control\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_IS2Vid_control:control\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "control" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355534004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_IS2Vid_mode_banks DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_IS2Vid_mode_banks:mode_banks " "Elaborating entity \"alt_vipitc130_IS2Vid_mode_banks\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_IS2Vid_mode_banks:mode_banks\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "mode_banks" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355534037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_IS2Vid_calculate_mode DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_IS2Vid_mode_banks:mode_banks\|alt_vipitc130_IS2Vid_calculate_mode:u_calculate_mode " "Elaborating entity \"alt_vipitc130_IS2Vid_calculate_mode\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_IS2Vid_mode_banks:mode_banks\|alt_vipitc130_IS2Vid_calculate_mode:u_calculate_mode\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "u_calculate_mode" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355534196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_common_generic_count DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_generic_count:h_counter " "Elaborating entity \"alt_vipitc130_common_generic_count\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_generic_count:h_counter\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "h_counter" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355534224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_common_generic_count DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_generic_count:v_counter " "Elaborating entity \"alt_vipitc130_common_generic_count\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_generic_count:v_counter\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "v_counter" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355534310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_common_sync DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_sync:genlock_enable_sync " "Elaborating entity \"alt_vipitc130_common_sync\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_sync:genlock_enable_sync\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "genlock_enable_sync" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355534387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_common_fifo DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo " "Elaborating entity \"alt_vipitc130_common_fifo\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "input_fifo" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355534604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_common_fifo.v" "input_fifo" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_common_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355535042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_common_fifo.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_common_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355535072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo " "Instantiated megafunction \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355535073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 516 " "Parameter \"lpm_numwords\" = \"516\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355535073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355535073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355535073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355535073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355535073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355535073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355535073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355535073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355535073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355535073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355535073 ""}  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_common_fifo.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_common_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491355535073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_8dk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_8dk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_8dk1 " "Found entity 1: dcfifo_8dk1" {  } { { "db/dcfifo_8dk1.tdf" "" { Text "C:/CPEN_311/Lab5/db/dcfifo_8dk1.tdf" 50 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355535471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355535471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_8dk1 DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated " "Elaborating entity \"dcfifo_8dk1\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355535479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ldb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ldb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ldb " "Found entity 1: a_gray2bin_ldb" {  } { { "db/a_gray2bin_ldb.tdf" "" { Text "C:/CPEN_311/Lab5/db/a_gray2bin_ldb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355535754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355535754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ldb DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|a_gray2bin_ldb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ldb\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|a_gray2bin_ldb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_8dk1.tdf" "rdptr_g_gray2bin" { Text "C:/CPEN_311/Lab5/db/dcfifo_8dk1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355535763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_p96.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_p96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_p96 " "Found entity 1: a_graycounter_p96" {  } { { "db/a_graycounter_p96.tdf" "" { Text "C:/CPEN_311/Lab5/db/a_graycounter_p96.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355536130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355536130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_p96 DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|a_graycounter_p96:rdptr_g1p " "Elaborating entity \"a_graycounter_p96\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|a_graycounter_p96:rdptr_g1p\"" {  } { { "db/dcfifo_8dk1.tdf" "rdptr_g1p" { Text "C:/CPEN_311/Lab5/db/dcfifo_8dk1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355536139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ggc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ggc " "Found entity 1: a_graycounter_ggc" {  } { { "db/a_graycounter_ggc.tdf" "" { Text "C:/CPEN_311/Lab5/db/a_graycounter_ggc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355536408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355536408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ggc DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|a_graycounter_ggc:wrptr_g1p " "Elaborating entity \"a_graycounter_ggc\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|a_graycounter_ggc:wrptr_g1p\"" {  } { { "db/dcfifo_8dk1.tdf" "wrptr_g1p" { Text "C:/CPEN_311/Lab5/db/dcfifo_8dk1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355536418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fgc " "Found entity 1: a_graycounter_fgc" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/CPEN_311/Lab5/db/a_graycounter_fgc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355536553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355536553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fgc DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|a_graycounter_fgc:wrptr_gp " "Elaborating entity \"a_graycounter_fgc\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|a_graycounter_fgc:wrptr_gp\"" {  } { { "db/dcfifo_8dk1.tdf" "wrptr_gp" { Text "C:/CPEN_311/Lab5/db/dcfifo_8dk1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355536557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pr61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pr61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pr61 " "Found entity 1: altsyncram_pr61" {  } { { "db/altsyncram_pr61.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_pr61.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355536848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355536848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pr61 DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|altsyncram_pr61:fifo_ram " "Elaborating entity \"altsyncram_pr61\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|altsyncram_pr61:fifo_ram\"" {  } { { "db/dcfifo_8dk1.tdf" "fifo_ram" { Text "C:/CPEN_311/Lab5/db/dcfifo_8dk1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355536852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_52f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_52f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_52f1 " "Found entity 1: altsyncram_52f1" {  } { { "db/altsyncram_52f1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_52f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355537002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355537002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_52f1 DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|altsyncram_pr61:fifo_ram\|altsyncram_52f1:altsyncram14 " "Elaborating entity \"altsyncram_52f1\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|altsyncram_pr61:fifo_ram\|altsyncram_52f1:altsyncram14\"" {  } { { "db/altsyncram_pr61.tdf" "altsyncram14" { Text "C:/CPEN_311/Lab5/db/altsyncram_pr61.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355537007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/CPEN_311/Lab5/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355537279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355537279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|dffpipe_ngh:rdaclr " "Elaborating entity \"dffpipe_ngh\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_8dk1.tdf" "rdaclr" { Text "C:/CPEN_311/Lab5/db/dcfifo_8dk1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355537283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_lec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_lec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_lec " "Found entity 1: dffpipe_lec" {  } { { "db/dffpipe_lec.tdf" "" { Text "C:/CPEN_311/Lab5/db/dffpipe_lec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355537381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355537381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_lec DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|dffpipe_lec:rs_brp " "Elaborating entity \"dffpipe_lec\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|dffpipe_lec:rs_brp\"" {  } { { "db/dcfifo_8dk1.tdf" "rs_brp" { Text "C:/CPEN_311/Lab5/db/dcfifo_8dk1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355537387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sdb " "Found entity 1: alt_synch_pipe_sdb" {  } { { "db/alt_synch_pipe_sdb.tdf" "" { Text "C:/CPEN_311/Lab5/db/alt_synch_pipe_sdb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355537460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355537460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sdb DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp " "Elaborating entity \"alt_synch_pipe_sdb\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp\"" {  } { { "db/dcfifo_8dk1.tdf" "rs_dgwp" { Text "C:/CPEN_311/Lab5/db/dcfifo_8dk1.tdf" 94 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355537464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/CPEN_311/Lab5/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355537529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355537529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp\|dffpipe_qe9:dffpipe18 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp\|dffpipe_qe9:dffpipe18\"" {  } { { "db/alt_synch_pipe_sdb.tdf" "dffpipe18" { Text "C:/CPEN_311/Lab5/db/alt_synch_pipe_sdb.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355537539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/CPEN_311/Lab5/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355537619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355537619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|dffpipe_pe9:ws_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|dffpipe_pe9:ws_brp\"" {  } { { "db/dcfifo_8dk1.tdf" "ws_brp" { Text "C:/CPEN_311/Lab5/db/dcfifo_8dk1.tdf" 95 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355537628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "C:/CPEN_311/Lab5/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355537734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355537734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_8dk1.tdf" "ws_dgrp" { Text "C:/CPEN_311/Lab5/db/dcfifo_8dk1.tdf" 97 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355537743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/CPEN_311/Lab5/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355538774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355538774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe22 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe22\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe22" { Text "C:/CPEN_311/Lab5/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355538779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_q16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_q16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_q16 " "Found entity 1: cmpr_q16" {  } { { "db/cmpr_q16.tdf" "" { Text "C:/CPEN_311/Lab5/db/cmpr_q16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355539062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355539062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_q16 DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|cmpr_q16:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_q16\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|cmpr_q16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_8dk1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/CPEN_311/Lab5/db/dcfifo_8dk1.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355539066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_p16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_p16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_p16 " "Found entity 1: cmpr_p16" {  } { { "db/cmpr_p16.tdf" "" { Text "C:/CPEN_311/Lab5/db/cmpr_p16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355539193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355539193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_p16 DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|cmpr_p16:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_p16\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|cmpr_p16:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_8dk1.tdf" "rdempty_eq_comp1_msb" { Text "C:/CPEN_311/Lab5/db/dcfifo_8dk1.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355539198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1u7 " "Found entity 1: mux_1u7" {  } { { "db/mux_1u7.tdf" "" { Text "C:/CPEN_311/Lab5/db/mux_1u7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355539509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355539509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1u7 DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_1u7\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_8dk1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/CPEN_311/Lab5/db/dcfifo_8dk1.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355539513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_IS2Vid_statemachine DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_IS2Vid_statemachine:statemachine " "Elaborating entity \"alt_vipitc130_IS2Vid_statemachine\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_IS2Vid_statemachine:statemachine\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "statemachine" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355539556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_vfr DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0 " "Elaborating entity \"alt_vipvfr130_vfr\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" "alt_vip_vfr_0" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355539574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_prc DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc " "Elaborating entity \"alt_vipvfr130_prc\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "prc" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355539590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_prc_read_master DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master " "Elaborating entity \"alt_vipvfr130_prc_read_master\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "read_master" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355539606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_avalon_mm_bursting_master_fifo DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo " "Elaborating entity \"alt_vipvfr130_common_avalon_mm_bursting_master_fifo\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "master_fifo" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355539636 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(178) " "VHDL Subtype or Type Declaration warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1491355539643 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(181) " "VHDL Subtype or Type Declaration warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1491355539643 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(261) " "VHDL Subtype or Type Declaration warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 261 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1491355539643 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(262) " "VHDL Subtype or Type Declaration warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 262 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1491355539643 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(178) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355539643 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355539644 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355539644 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355539644 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355539644 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355539644 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(185) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355539644 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355539644 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(187) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355539644 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355539644 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355539645 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355539645 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355539645 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355539645 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355539645 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355539645 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(215) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355539645 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(217) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355539645 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355539646 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355539646 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(239) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355539646 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "byte_enable_next alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(260) " "VHDL Signal Declaration warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 260 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1491355539646 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(424) " "VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 424 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1491355539646 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(425) " "VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 425 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1491355539646 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(437) " "VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 437 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1491355539646 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "byte_enable alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641) " "VHDL Process Statement warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1491355539646 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[0\] alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[0\]\" at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355539646 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[1\] alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[1\]\" at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355539647 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[2\] alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[2\]\" at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355539647 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[3\] alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[3\]\" at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355539647 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_general_fifo DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_vipvfr130_common_general_fifo\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355539656 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_vipvfr130_common_general_fifo.vhd(230) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355539683 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_fifo_usedw_calculator DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr130_common_fifo_usedw_calculator\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "usedw_calculator" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355539692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_gray_clock_crosser DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr130_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr130_common_gray_clock_crosser\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr130_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355539748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_std_logic_vector_delay DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr130_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr130_common_std_logic_vector_delay\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr130_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355539817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_one_bit_delay DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_one_bit_delay:rdreq_delayer " "Elaborating entity \"alt_vipvfr130_common_one_bit_delay\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_one_bit_delay:rdreq_delayer\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "rdreq_delayer" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355539854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_ram_fifo DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr130_common_ram_fifo\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540004 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr130_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355540124 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "ram" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355540153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540153 ""}  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491355540153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6hl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6hl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6hl1 " "Found entity 1: altsyncram_6hl1" {  } { { "db/altsyncram_6hl1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_6hl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355540279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355540279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6hl1 DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_6hl1:auto_generated " "Elaborating entity \"altsyncram_6hl1\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_6hl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540283 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_6hl1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_6hl1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" 124 0 0 } } { "DE2_QSYS/synthesis/DE2_QSYS.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2179 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 428 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1491355540316 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_6hl1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_general_fifo DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo " "Elaborating entity \"alt_vipvfr130_common_general_fifo\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540386 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_fifo_full alt_vipvfr130_common_general_fifo.vhd(264) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355540409 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_fifo_usedw_calculator DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr130_common_fifo_usedw_calculator\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "usedw_calculator" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_gray_clock_crosser DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr130_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr130_common_gray_clock_crosser\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr130_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540449 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr130_common_gray_clock_crosser.vhd(70) " "VHDL Subtype or Type Declaration warning at alt_vipvfr130_common_gray_clock_crosser.vhd(70): subtype or type has null range" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_gray_clock_crosser.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_gray_clock_crosser.vhd" 70 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1491355540486 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr130_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_std_logic_vector_delay DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr130_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr130_common_std_logic_vector_delay\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr130_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_std_logic_vector_delay DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr130_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer " "Elaborating entity \"alt_vipvfr130_common_std_logic_vector_delay\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr130_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:reads_this_write_cycle_delayer" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_ram_fifo DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr130_common_ram_fifo\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540554 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr130_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355540563 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "ram" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355540603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 52 " "Parameter \"WIDTH_A\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 1 " "Parameter \"WIDTHAD_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2 " "Parameter \"NUMWORDS_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 52 " "Parameter \"WIDTH_B\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2 " "Parameter \"NUMWORDS_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540603 ""}  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491355540603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gdl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gdl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gdl1 " "Found entity 1: altsyncram_gdl1" {  } { { "db/altsyncram_gdl1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_gdl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355540746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355540746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gdl1 DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gdl1:auto_generated " "Elaborating entity \"altsyncram_gdl1\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gdl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540750 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_gdl1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_gdl1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" 124 0 0 } } { "DE2_QSYS/synthesis/DE2_QSYS.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2179 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 428 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1491355540767 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gdl1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_fifo_usedw_calculator DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr130_common_fifo_usedw_calculator\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "usedw_calculator" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_logic_fifo DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo " "Elaborating entity \"alt_vipvfr130_common_logic_fifo\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_fifo_usedw_calculator DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr130_common_fifo_usedw_calculator\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" "usedw_calculator" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355540969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_one_bit_delay DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer " "Elaborating entity \"alt_vipvfr130_common_one_bit_delay\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355541024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_pulling_width_adapter DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_pulling_width_adapter:width_adaptor " "Elaborating entity \"alt_vipvfr130_common_pulling_width_adapter\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_pulling_width_adapter:width_adaptor\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "width_adaptor" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355541039 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr130_common_pulling_width_adapter.vhd(86) " "VHDL Subtype or Type Declaration warning at alt_vipvfr130_common_pulling_width_adapter.vhd(86): subtype or type has null range" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 86 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1491355541151 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr130_common_pulling_width_adapter.vhd(86) " "VHDL warning at alt_vipvfr130_common_pulling_width_adapter.vhd(86): ignored assignment of value to null range" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 86 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1491355541152 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr130_common_pulling_width_adapter.vhd(98) " "VHDL Subtype or Type Declaration warning at alt_vipvfr130_common_pulling_width_adapter.vhd(98): subtype or type has null range" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 98 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1491355541152 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr130_common_pulling_width_adapter.vhd(102) " "VHDL Subtype or Type Declaration warning at alt_vipvfr130_common_pulling_width_adapter.vhd(102): subtype or type has null range" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 102 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1491355541152 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr130_common_pulling_width_adapter.vhd(102) " "VHDL warning at alt_vipvfr130_common_pulling_width_adapter.vhd(102): ignored assignment of value to null range" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 102 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1491355541152 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr130_common_pulling_width_adapter.vhd(131) " "VHDL Subtype or Type Declaration warning at alt_vipvfr130_common_pulling_width_adapter.vhd(131): subtype or type has null range" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 131 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1491355541152 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_prc_core DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_core:prc_core " "Elaborating entity \"alt_vipvfr130_prc_core\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_core:prc_core\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "prc_core" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355541162 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr130_prc_core.v(115) " "Verilog HDL assignment warning at alt_vipvfr130_prc_core.v(115): truncated value with size 32 to match size of target (2)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_core.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_core.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491355541167 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr130_prc_core.v(189) " "Verilog HDL assignment warning at alt_vipvfr130_prc_core.v(189): truncated value with size 32 to match size of target (2)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_core.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_core.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491355541167 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr130_prc_core.v(195) " "Verilog HDL assignment warning at alt_vipvfr130_prc_core.v(195): truncated value with size 32 to match size of target (2)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_core.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_core.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491355541167 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr130_prc_core.v(219) " "Verilog HDL assignment warning at alt_vipvfr130_prc_core.v(219): truncated value with size 32 to match size of target (2)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_core.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_core.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491355541168 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr130_prc_core.v(262) " "Verilog HDL assignment warning at alt_vipvfr130_prc_core.v(262): truncated value with size 32 to match size of target (2)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_core.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_core.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491355541168 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr130_prc_core.v(265) " "Verilog HDL assignment warning at alt_vipvfr130_prc_core.v(265): truncated value with size 32 to match size of target (2)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_core.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_core.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491355541168 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr130_prc_core.v(287) " "Verilog HDL assignment warning at alt_vipvfr130_prc_core.v(287): truncated value with size 32 to match size of target (2)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_core.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_core.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491355541168 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_core:prc_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_avalon_mm_slave DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave " "Elaborating entity \"alt_vipvfr130_common_avalon_mm_slave\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "avalon_mm_control_slave" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355541177 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr130_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr130_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1491355541182 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 32 alt_vipvfr130_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr130_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491355541182 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541182 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541182 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541183 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_vfr_controller DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_vfr_controller:controller " "Elaborating entity \"alt_vipvfr130_vfr_controller\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_vfr_controller:controller\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "controller" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355541308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_avalon_mm_slave DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_common_avalon_mm_slave:slave " "Elaborating entity \"alt_vipvfr130_common_avalon_mm_slave\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_common_avalon_mm_slave:slave\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "slave" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355541321 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr130_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr130_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1491355541335 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 32 alt_vipvfr130_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr130_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491355541336 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[18\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[18\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541336 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[17\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[17\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541336 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[16\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[16\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541336 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[15\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[15\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541336 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[14\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[14\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541336 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[13\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[13\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541337 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[12\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[12\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541337 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[11\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[11\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541337 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[10\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[10\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541337 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[9\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[9\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541337 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[8\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[8\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541337 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[7\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[7\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541338 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[6\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[6\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541338 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[5\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[5\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541338 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541338 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541338 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541338 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_vfr_control_packet_encoder DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_vfr_control_packet_encoder:encoder " "Elaborating entity \"alt_vipvfr130_vfr_control_packet_encoder\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_vfr_control_packet_encoder:encoder\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "encoder" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355541348 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_data alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Verilog HDL Always Construct warning at alt_vipvfr130_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1491355541353 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_vipvfr130_vfr_control_packet_encoder.v(82) " "Verilog HDL assignment warning at alt_vipvfr130_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491355541353 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[8..7\] 0 alt_vipvfr130_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[8..7\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1491355541353 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[5..4\] 0 alt_vipvfr130_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[5..4\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1491355541353 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[2..1\] 0 alt_vipvfr130_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[2..1\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1491355541353 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[8..7\] 0 alt_vipvfr130_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[8..7\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1491355541354 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[5..4\] 0 alt_vipvfr130_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[5..4\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1491355541354 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[2..1\] 0 alt_vipvfr130_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[2..1\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1491355541354 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[4\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[4\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541354 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[5\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[5\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541354 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[6\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[6\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541355 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[7\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[7\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541355 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[12\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[12\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541355 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[13\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[13\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541355 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[14\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[14\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541355 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[15\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[15\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541356 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[20\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[20\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541356 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[21\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[21\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541356 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[22\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[22\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541356 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[23\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[23\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541356 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[28\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[28\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541357 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[29\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[29\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541357 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[30\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[30\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541357 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[31\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[31\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541357 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[36\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[36\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541357 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[37\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[37\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541358 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[38\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[38\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541358 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[39\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[39\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541358 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[44\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[44\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541358 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[45\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[45\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541358 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[46\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[46\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541359 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[47\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[47\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541359 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[52\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[52\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541359 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[53\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[53\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541359 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[54\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[54\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541359 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[55\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[55\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541360 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[60\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[60\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541360 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[61\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[61\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541360 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[62\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[62\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541360 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[63\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[63\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541360 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[68\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[68\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541360 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[69\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[69\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541360 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[70\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[70\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541360 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[71\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[71\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1491355541361 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_stream_output DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_common_stream_output:outputter " "Elaborating entity \"alt_vipvfr130_common_stream_output\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_common_stream_output:outputter\"" {  } { { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "outputter" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355541377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE2_QSYS:U0\|DE2_QSYS_vga:vga\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|altera_reset_controller:rst_controller\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" "rst_controller" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355541391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE2_QSYS:U0\|DE2_QSYS_vga:vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE2_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355541403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_lfsr_clk_interrupt_gen DE2_QSYS:U0\|DE2_QSYS_lfsr_clk_interrupt_gen:lfsr_clk_interrupt_gen " "Elaborating entity \"DE2_QSYS_lfsr_clk_interrupt_gen\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_lfsr_clk_interrupt_gen:lfsr_clk_interrupt_gen\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "lfsr_clk_interrupt_gen" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355541416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_lfsr_val DE2_QSYS:U0\|DE2_QSYS_lfsr_val:lfsr_val " "Elaborating entity \"DE2_QSYS_lfsr_val\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_lfsr_val:lfsr_val\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "lfsr_val" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355541620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE2_QSYS:U0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "cpu_data_master_translator" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355541668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE2_QSYS:U0\|altera_merlin_master_translator:vga_to_sdram_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_master_translator:vga_to_sdram_translator\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "vga_to_sdram_translator" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355541687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE2_QSYS:U0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "cpu_instruction_master_translator" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355541703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_QSYS:U0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355541732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_QSYS:U0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "sysid_qsys_control_slave_translator" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355541756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_QSYS:U0\|altera_merlin_slave_translator:audio_data_fregen_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_slave_translator:audio_data_fregen_s1_translator\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "audio_data_fregen_s1_translator" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355541764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_QSYS:U0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "cpu_jtag_debug_module_translator" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355541794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_QSYS:U0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "timer_s1_translator" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 3122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355541831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_QSYS:U0\|altera_merlin_slave_translator:vga_to_nios_2_datamaster_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_slave_translator:vga_to_nios_2_datamaster_translator\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "vga_to_nios_2_datamaster_translator" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 3650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355541884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE2_QSYS:U0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "sdram_s1_translator" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 3848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355541906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_QSYS:U0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 4126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355541981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_QSYS:U0\|altera_merlin_master_agent:vga_to_sdram_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_master_agent:vga_to_sdram_translator_avalon_universal_master_0_agent\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "vga_to_sdram_translator_avalon_universal_master_0_agent" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 4206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355541991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE2_QSYS:U0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 4286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355542004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE2_QSYS:U0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 4367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355542013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE2_QSYS:U0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355542022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_QSYS:U0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_QSYS:U0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 4408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355542039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_QSYS:U0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_QSYS:U0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 4449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355542052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE2_QSYS:U0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 7790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355542413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE2_QSYS:U0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355542422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_QSYS:U0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_QSYS:U0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 7831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355542536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE2_QSYS:U0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE2_QSYS:U0\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 7872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355542557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_addr_router DE2_QSYS:U0\|DE2_QSYS_addr_router:addr_router " "Elaborating entity \"DE2_QSYS_addr_router\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_addr_router:addr_router\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "addr_router" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 8377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355542616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_addr_router_default_decode DE2_QSYS:U0\|DE2_QSYS_addr_router:addr_router\|DE2_QSYS_addr_router_default_decode:the_default_decode " "Elaborating entity \"DE2_QSYS_addr_router_default_decode\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_addr_router:addr_router\|DE2_QSYS_addr_router_default_decode:the_default_decode\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router.sv" "the_default_decode" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355542730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_addr_router_001 DE2_QSYS:U0\|DE2_QSYS_addr_router_001:addr_router_001 " "Elaborating entity \"DE2_QSYS_addr_router_001\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_addr_router_001:addr_router_001\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "addr_router_001" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 8393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355542751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_addr_router_001_default_decode DE2_QSYS:U0\|DE2_QSYS_addr_router_001:addr_router_001\|DE2_QSYS_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"DE2_QSYS_addr_router_001_default_decode\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_addr_router_001:addr_router_001\|DE2_QSYS_addr_router_001_default_decode:the_default_decode\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_001.sv" "the_default_decode" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355542807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_addr_router_002 DE2_QSYS:U0\|DE2_QSYS_addr_router_002:addr_router_002 " "Elaborating entity \"DE2_QSYS_addr_router_002\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_addr_router_002:addr_router_002\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "addr_router_002" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 8409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355542819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_addr_router_002_default_decode DE2_QSYS:U0\|DE2_QSYS_addr_router_002:addr_router_002\|DE2_QSYS_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"DE2_QSYS_addr_router_002_default_decode\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_addr_router_002:addr_router_002\|DE2_QSYS_addr_router_002_default_decode:the_default_decode\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_002.sv" "the_default_decode" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_addr_router_002.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355542842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_id_router DE2_QSYS:U0\|DE2_QSYS_id_router:id_router " "Elaborating entity \"DE2_QSYS_id_router\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_id_router:id_router\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "id_router" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 8425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355542856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_id_router_default_decode DE2_QSYS:U0\|DE2_QSYS_id_router:id_router\|DE2_QSYS_id_router_default_decode:the_default_decode " "Elaborating entity \"DE2_QSYS_id_router_default_decode\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_id_router:id_router\|DE2_QSYS_id_router_default_decode:the_default_decode\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router.sv" "the_default_decode" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355542877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_id_router_006 DE2_QSYS:U0\|DE2_QSYS_id_router_006:id_router_006 " "Elaborating entity \"DE2_QSYS_id_router_006\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_id_router_006:id_router_006\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "id_router_006" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 8521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355542955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_id_router_006_default_decode DE2_QSYS:U0\|DE2_QSYS_id_router_006:id_router_006\|DE2_QSYS_id_router_006_default_decode:the_default_decode " "Elaborating entity \"DE2_QSYS_id_router_006_default_decode\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_id_router_006:id_router_006\|DE2_QSYS_id_router_006_default_decode:the_default_decode\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_006.sv" "the_default_decode" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_006.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355542972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_id_router_021 DE2_QSYS:U0\|DE2_QSYS_id_router_021:id_router_021 " "Elaborating entity \"DE2_QSYS_id_router_021\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_id_router_021:id_router_021\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "id_router_021" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 8761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355543119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_id_router_021_default_decode DE2_QSYS:U0\|DE2_QSYS_id_router_021:id_router_021\|DE2_QSYS_id_router_021_default_decode:the_default_decode " "Elaborating entity \"DE2_QSYS_id_router_021_default_decode\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_id_router_021:id_router_021\|DE2_QSYS_id_router_021_default_decode:the_default_decode\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_021.sv" "the_default_decode" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_id_router_021.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355543153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE2_QSYS:U0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "limiter" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 8854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355543231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE2_QSYS:U0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "burst_adapter" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 8902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355543239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full DE2_QSYS:U0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355543271 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 altera_merlin_burst_adapter.sv(990) " "Verilog HDL assignment warning at altera_merlin_burst_adapter.sv(990): truncated value with size 8 to match size of target (3)" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491355543277 "|dds_and_nios_lab|DE2_QSYS:U0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE2_QSYS:U0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355543285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE2_QSYS:U0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355543320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE2_QSYS:U0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_min" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355543342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE2_QSYS:U0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "ab_sub" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355543363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE2_QSYS:U0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "subtract" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355543385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE2_QSYS:U0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE2_QSYS:U0\|altera_reset_controller:rst_controller_001\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "rst_controller_001" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 8956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355543514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cmd_xbar_demux DE2_QSYS:U0\|DE2_QSYS_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"DE2_QSYS_cmd_xbar_demux\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "cmd_xbar_demux" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 9198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355543563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cmd_xbar_demux_001 DE2_QSYS:U0\|DE2_QSYS_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"DE2_QSYS_cmd_xbar_demux_001\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "cmd_xbar_demux_001" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 9215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355543585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cmd_xbar_demux_002 DE2_QSYS:U0\|DE2_QSYS_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"DE2_QSYS_cmd_xbar_demux_002\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "cmd_xbar_demux_002" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 9238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355543709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cmd_xbar_mux_006 DE2_QSYS:U0\|DE2_QSYS_cmd_xbar_mux_006:cmd_xbar_mux_006 " "Elaborating entity \"DE2_QSYS_cmd_xbar_mux_006\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cmd_xbar_mux_006:cmd_xbar_mux_006\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "cmd_xbar_mux_006" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 9261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355543850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_QSYS:U0\|DE2_QSYS_cmd_xbar_mux_006:cmd_xbar_mux_006\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cmd_xbar_mux_006:cmd_xbar_mux_006\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_mux_006.sv" "arb" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_mux_006.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355543860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_QSYS:U0\|DE2_QSYS_cmd_xbar_mux_006:cmd_xbar_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cmd_xbar_mux_006:cmd_xbar_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355543901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_cmd_xbar_mux_021 DE2_QSYS:U0\|DE2_QSYS_cmd_xbar_mux_021:cmd_xbar_mux_021 " "Elaborating entity \"DE2_QSYS_cmd_xbar_mux_021\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cmd_xbar_mux_021:cmd_xbar_mux_021\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "cmd_xbar_mux_021" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 9290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355543927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_QSYS:U0\|DE2_QSYS_cmd_xbar_mux_021:cmd_xbar_mux_021\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cmd_xbar_mux_021:cmd_xbar_mux_021\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_mux_021.sv" "arb" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_mux_021.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355543937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_QSYS:U0\|DE2_QSYS_cmd_xbar_mux_021:cmd_xbar_mux_021\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_cmd_xbar_mux_021:cmd_xbar_mux_021\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355543971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_rsp_xbar_demux_021 DE2_QSYS:U0\|DE2_QSYS_rsp_xbar_demux_021:rsp_xbar_demux_021 " "Elaborating entity \"DE2_QSYS_rsp_xbar_demux_021\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_rsp_xbar_demux_021:rsp_xbar_demux_021\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "rsp_xbar_demux_021" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 9682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355544032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_rsp_xbar_mux DE2_QSYS:U0\|DE2_QSYS_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"DE2_QSYS_rsp_xbar_mux\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "rsp_xbar_mux" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 9894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355544066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_QSYS:U0\|DE2_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_rsp_xbar_mux.sv" "arb" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_rsp_xbar_mux.sv" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355544112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE2_QSYS:U0\|DE2_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355544142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_rsp_xbar_mux_002 DE2_QSYS:U0\|DE2_QSYS_rsp_xbar_mux_002:rsp_xbar_mux_002 " "Elaborating entity \"DE2_QSYS_rsp_xbar_mux_002\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_rsp_xbar_mux_002:rsp_xbar_mux_002\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "rsp_xbar_mux_002" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 9917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355544164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE2_QSYS:U0\|DE2_QSYS_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_rsp_xbar_mux_002.sv" "arb" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_rsp_xbar_mux_002.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355544189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE2_QSYS:U0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "width_adapter" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 9975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355544222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE2_QSYS:U0\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE2_QSYS:U0\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "width_adapter_001" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 10033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355544230 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1491355544238 "|dds_and_nios_lab|DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355544238 "|dds_and_nios_lab|DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1491355544238 "|dds_and_nios_lab|DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "DE2_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1491355544238 "|dds_and_nios_lab|DE2_QSYS:U0|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE2_QSYS:U0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE2_QSYS:U0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "crosser" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 10067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355544252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE2_QSYS:U0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE2_QSYS:U0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE2_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355544282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage DE2_QSYS:U0\|altera_avalon_st_pipeline_stage:limiter_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"DE2_QSYS:U0\|altera_avalon_st_pipeline_stage:limiter_pipeline\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "limiter_pipeline" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 10404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355544437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base DE2_QSYS:U0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"DE2_QSYS:U0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "DE2_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355544594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage DE2_QSYS:U0\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"DE2_QSYS:U0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "agent_pipeline_001" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 10497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355544635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base DE2_QSYS:U0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"DE2_QSYS:U0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "DE2_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355544655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage DE2_QSYS:U0\|altera_avalon_st_pipeline_stage:agent_pipeline_042 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"DE2_QSYS:U0\|altera_avalon_st_pipeline_stage:agent_pipeline_042\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "agent_pipeline_042" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 11768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355545022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base DE2_QSYS:U0\|altera_avalon_st_pipeline_stage:agent_pipeline_042\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"DE2_QSYS:U0\|altera_avalon_st_pipeline_stage:agent_pipeline_042\|altera_avalon_st_pipeline_base:core\"" {  } { { "DE2_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355545031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage DE2_QSYS:U0\|altera_avalon_st_pipeline_stage:agent_pipeline_043 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"DE2_QSYS:U0\|altera_avalon_st_pipeline_stage:agent_pipeline_043\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "agent_pipeline_043" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 11799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355545151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base DE2_QSYS:U0\|altera_avalon_st_pipeline_stage:agent_pipeline_043\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"DE2_QSYS:U0\|altera_avalon_st_pipeline_stage:agent_pipeline_043\|altera_avalon_st_pipeline_base:core\"" {  } { { "DE2_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355545181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_QSYS_irq_mapper DE2_QSYS:U0\|DE2_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"DE2_QSYS_irq_mapper\" for hierarchy \"DE2_QSYS:U0\|DE2_QSYS_irq_mapper:irq_mapper\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "irq_mapper" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 11995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355545261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser DE2_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"DE2_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "DE2_QSYS/synthesis/DE2_QSYS.v" "irq_synchronizer" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 12006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355545299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE2_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE2_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE2_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355545358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE2_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE2_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355545366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"DE2_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355545366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355545366 ""}  } { { "DE2_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491355545366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE2_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE2_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355545370 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u DE2_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE2_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"DE2_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "DE2_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355545375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_generator signal_generator:Generate_1Hz_Clock " "Elaborating entity \"signal_generator\" for hierarchy \"signal_generator:Generate_1Hz_Clock\"" {  } { { "dds_and_nios_lab.v" "Generate_1Hz_Clock" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355545392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:lfsr5bit " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:lfsr5bit\"" {  } { { "dds_and_nios_lab.v" "lfsr5bit" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355545414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doublesync doublesync:lfsr_sync " "Elaborating entity \"doublesync\" for hierarchy \"doublesync:lfsr_sync\"" {  } { { "dds_and_nios_lab.v" "lfsr_sync" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355545458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS DDS:dds_inst " "Elaborating entity \"DDS\" for hierarchy \"DDS:dds_inst\"" {  } { { "dds_and_nios_lab.v" "dds_inst" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355545541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_gen DDS:dds_inst\|waveform_gen:waveform " "Elaborating entity \"waveform_gen\" for hierarchy \"DDS:dds_inst\|waveform_gen:waveform\"" {  } { { "DDS.v" "waveform" { Text "C:/CPEN_311/Lab5/DDS.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355545577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincos_lut DDS:dds_inst\|waveform_gen:waveform\|sincos_lut:lut " "Elaborating entity \"sincos_lut\" for hierarchy \"DDS:dds_inst\|waveform_gen:waveform\|sincos_lut:lut\"" {  } { { "waveform_gen.vhd" "lut" { Text "C:/CPEN_311/Lab5/waveform_gen.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355545601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_selector wave_selector:select " "Elaborating entity \"wave_selector\" for hierarchy \"wave_selector:select\"" {  } { { "dds_and_nios_lab.v" "select" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355545687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fast2slow sync_fast2slow:sync_mod " "Elaborating entity \"sync_fast2slow\" for hierarchy \"sync_fast2slow:sync_mod\"" {  } { { "dds_and_nios_lab.v" "sync_mod" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355545746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard_Controller Keyboard_Controller:kc0 " "Elaborating entity \"Keyboard_Controller\" for hierarchy \"Keyboard_Controller:kc0\"" {  } { { "dds_and_nios_lab.v" "kc0" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355545816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_ScanCodeReader Keyboard_Controller:kc0\|PS2_ScanCodeReader:PS2_SCR " "Elaborating entity \"PS2_ScanCodeReader\" for hierarchy \"Keyboard_Controller:kc0\|PS2_ScanCodeReader:PS2_SCR\"" {  } { { "Keyboard_Controller.v" "PS2_SCR" { Text "C:/CPEN_311/Lab5/Keyboard_Controller.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355545853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScanCodeToEvent Keyboard_Controller:kc0\|ScanCodeToEvent:scte " "Elaborating entity \"ScanCodeToEvent\" for hierarchy \"Keyboard_Controller:kc0\|ScanCodeToEvent:scte\"" {  } { { "Keyboard_Controller.v" "scte" { Text "C:/CPEN_311/Lab5/Keyboard_Controller.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355545871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hack_ltm_sincronization hack_ltm_sincronization:hack_ltm_sincronization_inst " "Elaborating entity \"hack_ltm_sincronization\" for hierarchy \"hack_ltm_sincronization:hack_ltm_sincronization_inst\"" {  } { { "dds_and_nios_lab.v" "hack_ltm_sincronization_inst" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355545911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cursor Cursor:Cursor_inst " "Elaborating entity \"Cursor\" for hierarchy \"Cursor:Cursor_inst\"" {  } { { "dds_and_nios_lab.v" "Cursor_inst" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355545977 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 Cursor.v(75) " "Verilog HDL assignment warning at Cursor.v(75): truncated value with size 11 to match size of target (10)" {  } { { "Cursor.v" "" { Text "C:/CPEN_311/Lab5/Cursor.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491355545983 "|dds_and_nios_lab|Cursor:Cursor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 Cursor.v(76) " "Verilog HDL assignment warning at Cursor.v(76): truncated value with size 11 to match size of target (10)" {  } { { "Cursor.v" "" { Text "C:/CPEN_311/Lab5/Cursor.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491355545983 "|dds_and_nios_lab|Cursor:Cursor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Cursor.v(92) " "Verilog HDL assignment warning at Cursor.v(92): truncated value with size 32 to match size of target (21)" {  } { { "Cursor.v" "" { Text "C:/CPEN_311/Lab5/Cursor.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491355545983 "|dds_and_nios_lab|Cursor:Cursor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Cursor.v(97) " "Verilog HDL assignment warning at Cursor.v(97): truncated value with size 32 to match size of target (21)" {  } { { "Cursor.v" "" { Text "C:/CPEN_311/Lab5/Cursor.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491355545983 "|dds_and_nios_lab|Cursor:Cursor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Cursor.v(103) " "Verilog HDL assignment warning at Cursor.v(103): truncated value with size 32 to match size of target (21)" {  } { { "Cursor.v" "" { Text "C:/CPEN_311/Lab5/Cursor.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491355545984 "|dds_and_nios_lab|Cursor:Cursor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Cursor.v(109) " "Verilog HDL assignment warning at Cursor.v(109): truncated value with size 32 to match size of target (21)" {  } { { "Cursor.v" "" { Text "C:/CPEN_311/Lab5/Cursor.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1491355545984 "|dds_and_nios_lab|Cursor:Cursor_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFXII_LB_Cursor2 Cursor:Cursor_inst\|FFXII_LB_Cursor2:FFXII_LB_Cursor2_inst " "Elaborating entity \"FFXII_LB_Cursor2\" for hierarchy \"Cursor:Cursor_inst\|FFXII_LB_Cursor2:FFXII_LB_Cursor2_inst\"" {  } { { "Cursor.v" "FFXII_LB_Cursor2_inst" { Text "C:/CPEN_311/Lab5/Cursor.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355545987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFXII_LB_Cursor Cursor:Cursor_inst\|FFXII_LB_Cursor:FFXII_LB_Cursor_inst " "Elaborating entity \"FFXII_LB_Cursor\" for hierarchy \"Cursor:Cursor_inst\|FFXII_LB_Cursor:FFXII_LB_Cursor_inst\"" {  } { { "Cursor.v" "FFXII_LB_Cursor_inst" { Text "C:/CPEN_311/Lab5/Cursor.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355546040 ""}
{ "Warning" "WSGN_SEARCH_FILE" "generate_arbitrary_divided_clk32.v 1 1 " "Using design file generate_arbitrary_divided_clk32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Generate_Arbitrary_Divided_Clk32 " "Found entity 1: Generate_Arbitrary_Divided_Clk32" {  } { { "generate_arbitrary_divided_clk32.v" "" { Text "C:/CPEN_311/Lab5/generate_arbitrary_divided_clk32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355546118 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1491355546118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generate_Arbitrary_Divided_Clk32 Generate_Arbitrary_Divided_Clk32:Generate_Sampler_Clock " "Elaborating entity \"Generate_Arbitrary_Divided_Clk32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:Generate_Sampler_Clock\"" {  } { { "dds_and_nios_lab.v" "Generate_Sampler_Clock" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355546124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "var_clk_div32 Generate_Arbitrary_Divided_Clk32:Generate_Sampler_Clock\|var_clk_div32:Div_Clk " "Elaborating entity \"var_clk_div32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:Generate_Sampler_Clock\|var_clk_div32:Div_Clk\"" {  } { { "generate_arbitrary_divided_clk32.v" "Div_Clk" { Text "C:/CPEN_311/Lab5/generate_arbitrary_divided_clk32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355546166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plot_graph plot_graph:plot_graph1 " "Elaborating entity \"plot_graph\" for hierarchy \"plot_graph:plot_graph1\"" {  } { { "dds_and_nios_lab.v" "plot_graph1" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355546264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram1 plot_graph:plot_graph1\|sdram1:sdram1_inst " "Elaborating entity \"sdram1\" for hierarchy \"plot_graph:plot_graph1\|sdram1:sdram1_inst\"" {  } { { "plot_graph.v" "sdram1_inst" { Text "C:/CPEN_311/Lab5/plot_graph.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355546291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\"" {  } { { "sdram1.v" "altsyncram_component" { Text "C:/CPEN_311/Lab5/sdram1.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355546321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\"" {  } { { "sdram1.v" "" { Text "C:/CPEN_311/Lab5/sdram1.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355546348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355546349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355546349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355546349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355546349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355546349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355546349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355546349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 640 " "Parameter \"numwords_a\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355546349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 640 " "Parameter \"numwords_b\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355546349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355546349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355546349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355546349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355546349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355546349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355546349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355546349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355546349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355546349 ""}  } { { "sdram1.v" "" { Text "C:/CPEN_311/Lab5/sdram1.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491355546349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qfj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qfj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qfj1 " "Found entity 1: altsyncram_qfj1" {  } { { "db/altsyncram_qfj1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_qfj1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355546475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355546475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qfj1 plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_qfj1:auto_generated " "Elaborating entity \"altsyncram_qfj1\" for hierarchy \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_qfj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355546480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1as1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1as1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1as1 " "Found entity 1: altsyncram_1as1" {  } { { "db/altsyncram_1as1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_1as1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355546633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355546633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1as1 plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_qfj1:auto_generated\|altsyncram_1as1:altsyncram1 " "Elaborating entity \"altsyncram_1as1\" for hierarchy \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_qfj1:auto_generated\|altsyncram_1as1:altsyncram1\"" {  } { { "db/altsyncram_qfj1.tdf" "altsyncram1" { Text "C:/CPEN_311/Lab5/db/altsyncram_qfj1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355546640 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "rdaddress sdram1_inst 11 10 " "Port \"rdaddress\" on the entity instantiation of \"sdram1_inst\" is connected to a signal of width 11. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "plot_graph.v" "sdram1_inst" { Text "C:/CPEN_311/Lab5/plot_graph.v" 204 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1491355555597 "|dds_and_nios_lab|plot_graph:plot_graph1|sdram1:sdram1_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE2_QSYS_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE2_QSYS_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "the_DE2_QSYS_cpu_nios2_oci_itrace" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 3328 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1491355558094 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_cpu:cpu|DE2_QSYS_cpu_nios2_oci:the_DE2_QSYS_cpu_nios2_oci|DE2_QSYS_cpu_nios2_oci_itrace:the_DE2_QSYS_cpu_nios2_oci_itrace"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plot_graph:plot_graph2\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_qfj1:auto_generated\|altsyncram_1as1:altsyncram1\|q_a\[8\] " "Synthesized away node \"plot_graph:plot_graph2\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_qfj1:auto_generated\|altsyncram_1as1:altsyncram1\|q_a\[8\]\"" {  } { { "db/altsyncram_1as1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_1as1.tdf" 298 2 0 } } { "db/altsyncram_qfj1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_qfj1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sdram1.v" "" { Text "C:/CPEN_311/Lab5/sdram1.v" 90 0 0 } } { "plot_graph.v" "" { Text "C:/CPEN_311/Lab5/plot_graph.v" 204 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 756 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355563930 "|dds_and_nios_lab|plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plot_graph:plot_graph2\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_qfj1:auto_generated\|altsyncram_1as1:altsyncram1\|q_a\[9\] " "Synthesized away node \"plot_graph:plot_graph2\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_qfj1:auto_generated\|altsyncram_1as1:altsyncram1\|q_a\[9\]\"" {  } { { "db/altsyncram_1as1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_1as1.tdf" 330 2 0 } } { "db/altsyncram_qfj1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_qfj1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sdram1.v" "" { Text "C:/CPEN_311/Lab5/sdram1.v" 90 0 0 } } { "plot_graph.v" "" { Text "C:/CPEN_311/Lab5/plot_graph.v" 204 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 756 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355563930 "|dds_and_nios_lab|plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_qfj1:auto_generated\|altsyncram_1as1:altsyncram1\|q_a\[8\] " "Synthesized away node \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_qfj1:auto_generated\|altsyncram_1as1:altsyncram1\|q_a\[8\]\"" {  } { { "db/altsyncram_1as1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_1as1.tdf" 298 2 0 } } { "db/altsyncram_qfj1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_qfj1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sdram1.v" "" { Text "C:/CPEN_311/Lab5/sdram1.v" 90 0 0 } } { "plot_graph.v" "" { Text "C:/CPEN_311/Lab5/plot_graph.v" 204 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 733 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355563930 "|dds_and_nios_lab|plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_qfj1:auto_generated\|altsyncram_1as1:altsyncram1\|q_a\[9\] " "Synthesized away node \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_qfj1:auto_generated\|altsyncram_1as1:altsyncram1\|q_a\[9\]\"" {  } { { "db/altsyncram_1as1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_1as1.tdf" 330 2 0 } } { "db/altsyncram_qfj1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_qfj1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sdram1.v" "" { Text "C:/CPEN_311/Lab5/sdram1.v" 90 0 0 } } { "plot_graph.v" "" { Text "C:/CPEN_311/Lab5/plot_graph.v" 204 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 733 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355563930 "|dds_and_nios_lab|plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gdl1:auto_generated\|q_b\[20\] " "Synthesized away node \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gdl1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_gdl1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_gdl1.tdf" 641 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" 124 0 0 } } { "DE2_QSYS/synthesis/DE2_QSYS.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2179 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 428 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355563930 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gdl1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gdl1:auto_generated\|q_b\[21\] " "Synthesized away node \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gdl1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_gdl1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_gdl1.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" 124 0 0 } } { "DE2_QSYS/synthesis/DE2_QSYS.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2179 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 428 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355563930 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gdl1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_6hl1:auto_generated\|q_b\[24\] " "Synthesized away node \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_6hl1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_6hl1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_6hl1.tdf" 761 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" 124 0 0 } } { "DE2_QSYS/synthesis/DE2_QSYS.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2179 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 428 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355563930 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_6hl1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_6hl1:auto_generated\|q_b\[25\] " "Synthesized away node \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_6hl1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_6hl1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_6hl1.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" 124 0 0 } } { "DE2_QSYS/synthesis/DE2_QSYS.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2179 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 428 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355563930 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_6hl1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_6hl1:auto_generated\|q_b\[26\] " "Synthesized away node \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_6hl1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_6hl1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_6hl1.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" 124 0 0 } } { "DE2_QSYS/synthesis/DE2_QSYS.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2179 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 428 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355563930 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_6hl1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_6hl1:auto_generated\|q_b\[27\] " "Synthesized away node \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_6hl1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_6hl1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_6hl1.tdf" 851 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" 124 0 0 } } { "DE2_QSYS/synthesis/DE2_QSYS.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2179 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 428 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355563930 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_6hl1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_6hl1:auto_generated\|q_b\[28\] " "Synthesized away node \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_6hl1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_6hl1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_6hl1.tdf" 881 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" 124 0 0 } } { "DE2_QSYS/synthesis/DE2_QSYS.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2179 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 428 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355563930 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_6hl1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_6hl1:auto_generated\|q_b\[29\] " "Synthesized away node \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_6hl1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_6hl1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_6hl1.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" 124 0 0 } } { "DE2_QSYS/synthesis/DE2_QSYS.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2179 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 428 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355563930 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_6hl1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_6hl1:auto_generated\|q_b\[30\] " "Synthesized away node \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_6hl1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_6hl1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_6hl1.tdf" 941 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" 124 0 0 } } { "DE2_QSYS/synthesis/DE2_QSYS.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2179 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 428 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355563930 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_6hl1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_6hl1:auto_generated\|q_b\[31\] " "Synthesized away node \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_6hl1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_6hl1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_6hl1.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" 124 0 0 } } { "DE2_QSYS/synthesis/DE2_QSYS.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2179 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 428 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355563930 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_6hl1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1491355563930 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1491355563930 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Quartus II" 0 -1 1491355564109 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "actual_selected_modulation\[4\] " "Synthesized away node \"actual_selected_modulation\[4\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 441 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355595884 "|dds_and_nios_lab|actual_selected_modulation[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "actual_selected_signal\[4\] " "Synthesized away node \"actual_selected_signal\[4\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 442 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355595884 "|dds_and_nios_lab|actual_selected_signal[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1491355595884 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plot_graph:plot_graph2\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_qfj1:auto_generated\|altsyncram_1as1:altsyncram1\|q_a\[0\] " "Synthesized away node \"plot_graph:plot_graph2\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_qfj1:auto_generated\|altsyncram_1as1:altsyncram1\|q_a\[0\]\"" {  } { { "db/altsyncram_1as1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_1as1.tdf" 42 2 0 } } { "db/altsyncram_qfj1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_qfj1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sdram1.v" "" { Text "C:/CPEN_311/Lab5/sdram1.v" 90 0 0 } } { "plot_graph.v" "" { Text "C:/CPEN_311/Lab5/plot_graph.v" 204 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 756 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355595884 "|dds_and_nios_lab|plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_qfj1:auto_generated\|altsyncram_1as1:altsyncram1\|q_a\[0\] " "Synthesized away node \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_qfj1:auto_generated\|altsyncram_1as1:altsyncram1\|q_a\[0\]\"" {  } { { "db/altsyncram_1as1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_1as1.tdf" 42 2 0 } } { "db/altsyncram_qfj1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_qfj1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sdram1.v" "" { Text "C:/CPEN_311/Lab5/sdram1.v" 90 0 0 } } { "plot_graph.v" "" { Text "C:/CPEN_311/Lab5/plot_graph.v" 204 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 733 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355595884 "|dds_and_nios_lab|plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_qfj1:auto_generated|altsyncram_1as1:altsyncram1|ram_block2a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1491355595884 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1491355595884 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gdl1:auto_generated\|q_b\[51\] " "Synthesized away node \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gdl1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_gdl1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_gdl1.tdf" 1571 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" 124 0 0 } } { "DE2_QSYS/synthesis/DE2_QSYS.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2179 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 428 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355640975 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gdl1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gdl1:auto_generated\|q_b\[50\] " "Synthesized away node \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gdl1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_gdl1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_gdl1.tdf" 1541 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" 124 0 0 } } { "DE2_QSYS/synthesis/DE2_QSYS.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2179 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 428 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355640975 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gdl1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gdl1:auto_generated\|q_b\[49\] " "Synthesized away node \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gdl1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_gdl1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_gdl1.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" 124 0 0 } } { "DE2_QSYS/synthesis/DE2_QSYS.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2179 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 428 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355640975 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gdl1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gdl1:auto_generated\|q_b\[48\] " "Synthesized away node \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gdl1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_gdl1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_gdl1.tdf" 1481 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" 124 0 0 } } { "DE2_QSYS/synthesis/DE2_QSYS.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2179 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 428 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355640975 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gdl1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gdl1:auto_generated\|q_b\[47\] " "Synthesized away node \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gdl1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_gdl1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_gdl1.tdf" 1451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" 124 0 0 } } { "DE2_QSYS/synthesis/DE2_QSYS.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2179 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 428 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355640975 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gdl1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gdl1:auto_generated\|q_b\[46\] " "Synthesized away node \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gdl1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_gdl1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_gdl1.tdf" 1421 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" 124 0 0 } } { "DE2_QSYS/synthesis/DE2_QSYS.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2179 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 428 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355640975 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gdl1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gdl1:auto_generated\|q_b\[45\] " "Synthesized away node \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gdl1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_gdl1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_gdl1.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" 124 0 0 } } { "DE2_QSYS/synthesis/DE2_QSYS.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2179 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 428 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355640975 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gdl1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gdl1:auto_generated\|q_b\[44\] " "Synthesized away node \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gdl1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_gdl1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_gdl1.tdf" 1361 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" 124 0 0 } } { "DE2_QSYS/synthesis/DE2_QSYS.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2179 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 428 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355640975 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gdl1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gdl1:auto_generated\|q_b\[43\] " "Synthesized away node \"DE2_QSYS:U0\|DE2_QSYS_vga:vga\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_gdl1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_gdl1.tdf" "" { Text "C:/CPEN_311/Lab5/db/altsyncram_gdl1.tdf" 1331 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_vga.v" 124 0 0 } } { "DE2_QSYS/synthesis/DE2_QSYS.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/DE2_QSYS.v" 2179 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 428 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355640975 "|dds_and_nios_lab|DE2_QSYS:U0|DE2_QSYS_vga:vga|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:cmd_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_gdl1:auto_generated|ram_block1a43"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1491355640975 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1491355640975 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|Add10 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|Add10\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "Add10" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 7569 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355643363 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Cursor:Cursor_inst\|Add7 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Cursor:Cursor_inst\|Add7\"" {  } { { "Cursor.v" "Add7" { Text "C:/CPEN_311/Lab5/Cursor.v" 108 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355643363 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Cursor:Cursor_inst\|Add4 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Cursor:Cursor_inst\|Add4\"" {  } { { "Cursor.v" "Add4" { Text "C:/CPEN_311/Lab5/Cursor.v" 91 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355643363 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355643363 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355643363 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1491355643363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|lpm_add_sub:Add10 " "Elaborated megafunction instantiation \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|lpm_add_sub:Add10\"" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 7569 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355643644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|lpm_add_sub:Add10 " "Instantiated megafunction \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|lpm_add_sub:Add10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355643645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355643645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355643645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355643645 ""}  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 7569 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491355643645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "C:/CPEN_311/Lab5/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355643789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355643789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Cursor:Cursor_inst\|lpm_add_sub:Add7 " "Elaborated megafunction instantiation \"Cursor:Cursor_inst\|lpm_add_sub:Add7\"" {  } { { "Cursor.v" "" { Text "C:/CPEN_311/Lab5/Cursor.v" 108 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355643994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Cursor:Cursor_inst\|lpm_add_sub:Add7 " "Instantiated megafunction \"Cursor:Cursor_inst\|lpm_add_sub:Add7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355643994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355643994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355643994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355643994 ""}  } { { "Cursor.v" "" { Text "C:/CPEN_311/Lab5/Cursor.v" 108 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491355643994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3ri " "Found entity 1: add_sub_3ri" {  } { { "db/add_sub_3ri.tdf" "" { Text "C:/CPEN_311/Lab5/db/add_sub_3ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355644109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355644109 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Cursor:Cursor_inst\|lpm_add_sub:Add4 " "Elaborated megafunction instantiation \"Cursor:Cursor_inst\|lpm_add_sub:Add4\"" {  } { { "Cursor.v" "" { Text "C:/CPEN_311/Lab5/Cursor.v" 91 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355644272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Cursor:Cursor_inst\|lpm_add_sub:Add4 " "Instantiated megafunction \"Cursor:Cursor_inst\|lpm_add_sub:Add4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355644272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355644272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355644272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355644272 ""}  } { { "Cursor.v" "" { Text "C:/CPEN_311/Lab5/Cursor.v" 91 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491355644272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355644347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355644347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355644347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355644347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355644347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355644347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355644347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355644347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355644347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355644347 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491355644347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1s01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1s01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1s01 " "Found entity 1: mult_1s01" {  } { { "db/mult_1s01.tdf" "" { Text "C:/CPEN_311/Lab5/db/mult_1s01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355644460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355644460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355644551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE2_QSYS:U0\|DE2_QSYS_cpu:cpu\|DE2_QSYS_cpu_mult_cell:the_DE2_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355644551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355644551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355644551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355644551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355644551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355644551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355644551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355644551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1491355644551 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1491355644551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1l01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1l01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1l01 " "Found entity 1: mult_1l01" {  } { { "db/mult_1l01.tdf" "" { Text "C:/CPEN_311/Lab5/db/mult_1l01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1491355644677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1491355644677 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1491355650517 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1491355650517 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1491355651403 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1491355651403 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1491355651403 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1491355651404 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1491355651404 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1491355651516 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "Bidir \"PS2_CLK\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 174 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Bidir \"PS2_DAT\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 175 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 153 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 154 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 156 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "Bidir \"FPGA_I2C_SDAT\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 166 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 166 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 166 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 166 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 166 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 166 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 166 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 166 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 179 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT " "Bidir \"SD_DAT\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 180 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "Bidir \"GPIO_0\[33\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "Bidir \"GPIO_0\[34\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "Bidir \"GPIO_0\[35\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 184 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 185 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 191 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 141 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 141 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 141 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 141 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 141 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 141 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 141 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 141 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1491355652564 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1491355652564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "actual_selected_modulation\[11\]_998 " "Latch actual_selected_modulation\[11\]_998 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1491355653434 ""}  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1491355653434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "actual_selected_modulation\[10\]_988 " "Latch actual_selected_modulation\[10\]_988 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1491355653434 ""}  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1491355653434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "actual_selected_modulation\[9\]_978 " "Latch actual_selected_modulation\[9\]_978 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1491355653434 ""}  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1491355653434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "actual_selected_modulation\[8\]_968 " "Latch actual_selected_modulation\[8\]_968 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1491355653434 ""}  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1491355653434 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "actual_selected_modulation\[7\]_958 " "Latch actual_selected_modulation\[7\]_958 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1491355653435 ""}  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1491355653435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "actual_selected_modulation\[6\]_948 " "Latch actual_selected_modulation\[6\]_948 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1491355653435 ""}  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1491355653435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "actual_selected_modulation\[5\]_938 " "Latch actual_selected_modulation\[5\]_938 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1491355653435 ""}  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1491355653435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "actual_selected_signal\[11\]_918 " "Latch actual_selected_signal\[11\]_918 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1491355653435 ""}  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1491355653435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "actual_selected_signal\[10\]_908 " "Latch actual_selected_signal\[10\]_908 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1491355653436 ""}  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1491355653436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "actual_selected_signal\[9\]_898 " "Latch actual_selected_signal\[9\]_898 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1491355653436 ""}  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1491355653436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "actual_selected_signal\[8\]_888 " "Latch actual_selected_signal\[8\]_888 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1491355653436 ""}  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1491355653436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "actual_selected_signal\[7\]_878 " "Latch actual_selected_signal\[7\]_878 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1491355653436 ""}  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1491355653436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "actual_selected_signal\[6\]_868 " "Latch actual_selected_signal\[6\]_868 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1491355653436 ""}  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1491355653436 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "actual_selected_signal\[5\]_858 " "Latch actual_selected_signal\[5\]_858 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1491355653437 ""}  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 552 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1491355653437 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" 440 -1 0 } } { "DE2_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 374 -1 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" 354 -1 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_statemachine.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid_statemachine.v" 43 -1 0 } } { "db/dcfifo_8dk1.tdf" "" { Text "C:/CPEN_311/Lab5/db/dcfifo_8dk1.tdf" 78 2 0 } } { "db/dcfifo_8dk1.tdf" "" { Text "C:/CPEN_311/Lab5/db/dcfifo_8dk1.tdf" 82 2 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 366 -1 0 } } { "DE2_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 8125 -1 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_sdram.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" 348 -1 0 } } { "DE2_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "DE2_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_mux_006.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_mux_006.sv" 177 -1 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 800 -1 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_jtag_uart.v" 393 -1 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" 376 -1 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 83 -1 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 55 -1 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_stream_output.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_stream_output.v" 29 -1 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 96 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "db/a_graycounter_p96.tdf" "" { Text "C:/CPEN_311/Lab5/db/a_graycounter_p96.tdf" 37 2 0 } } { "db/a_graycounter_fgc.tdf" "" { Text "C:/CPEN_311/Lab5/db/a_graycounter_fgc.tdf" 37 2 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 8134 -1 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_timer.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_timer.v" 166 -1 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 3990 -1 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 5600 -1 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_mux_021.sv" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cmd_xbar_mux_021.sv" 191 -1 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 643 -1 0 } } { "DE2_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_core.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_prc_core.v" 71 -1 0 } } { "DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/DE2_QSYS_cpu.v" 5559 -1 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 266 -1 0 } } { "DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" "" { Text "C:/CPEN_311/Lab5/DE2_QSYS/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" 120 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1491355653843 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1491355653844 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 132 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 134 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 135 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 137 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 143 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355704001 "|dds_and_nios_lab|VGA_B[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1491355704001 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1740 " "1740 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1491355776431 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "sampler " "Logic cell \"sampler\"" {  } { { "dds_and_nios_lab.v" "sampler" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 251 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355776667 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_signal\[10\] " "Logic cell \"actual_selected_signal\[10\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_signal\[10\]" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 442 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355776667 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_signal\[9\] " "Logic cell \"actual_selected_signal\[9\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_signal\[9\]" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 442 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355776667 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_signal\[8\] " "Logic cell \"actual_selected_signal\[8\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_signal\[8\]" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 442 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355776667 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_signal\[7\] " "Logic cell \"actual_selected_signal\[7\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_signal\[7\]" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 442 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355776667 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_signal\[6\] " "Logic cell \"actual_selected_signal\[6\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_signal\[6\]" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 442 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355776667 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_signal\[5\] " "Logic cell \"actual_selected_signal\[5\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_signal\[5\]" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 442 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355776667 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_modulation\[10\] " "Logic cell \"actual_selected_modulation\[10\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_modulation\[10\]" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 441 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355776667 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_modulation\[9\] " "Logic cell \"actual_selected_modulation\[9\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_modulation\[9\]" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 441 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355776667 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_modulation\[8\] " "Logic cell \"actual_selected_modulation\[8\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_modulation\[8\]" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 441 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355776667 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_modulation\[7\] " "Logic cell \"actual_selected_modulation\[7\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_modulation\[7\]" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 441 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355776667 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_modulation\[6\] " "Logic cell \"actual_selected_modulation\[6\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_modulation\[6\]" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 441 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355776667 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_modulation\[5\] " "Logic cell \"actual_selected_modulation\[5\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_modulation\[5\]" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 441 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355776667 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1491355776667 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1491355777931 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1491355777931 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0.1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1491355778128 "|dds_and_nios_lab|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1491355778128 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CPEN_311/Lab5/dds_and_nios_lab.map.smsg " "Generated suppressed messages file C:/CPEN_311/Lab5/dds_and_nios_lab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1491355780692 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1491355786454 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355786454 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "7 " "Optimize away 7 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Generate_Sampler_Clock\|var_clk_div32:Div_Clk\|tc_not_reg " "Node: \"Generate_Arbitrary_Divided_Clk32:Generate_Sampler_Clock\|var_clk_div32:Div_Clk\|tc_not_reg\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/CPEN_311/Lab5/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355787776 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Generate_Sampler_Clock\|var_clk_div32:Div_Clk\|outclk_not " "Node: \"Generate_Arbitrary_Divided_Clk32:Generate_Sampler_Clock\|var_clk_div32:Div_Clk\|outclk_not\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/CPEN_311/Lab5/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355787776 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Quartus II" 0 -1 1491355787776 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 118 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355789684 "|dds_and_nios_lab|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355789684 "|dds_and_nios_lab|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355789684 "|dds_and_nios_lab|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355789684 "|dds_and_nios_lab|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355789684 "|dds_and_nios_lab|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355789684 "|dds_and_nios_lab|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355789684 "|dds_and_nios_lab|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355789684 "|dds_and_nios_lab|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355789684 "|dds_and_nios_lab|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355789684 "|dds_and_nios_lab|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355789684 "|dds_and_nios_lab|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355789684 "|dds_and_nios_lab|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355789684 "|dds_and_nios_lab|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355789684 "|dds_and_nios_lab|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355789684 "|dds_and_nios_lab|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355789684 "|dds_and_nios_lab|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355789684 "|dds_and_nios_lab|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DAT3 " "No output dependent on input pin \"SD_DAT3\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/CPEN_311/Lab5/dds_and_nios_lab.v" 181 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1491355789684 "|dds_and_nios_lab|SD_DAT3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1491355789684 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19132 " "Implemented 19132 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1491355789688 ""} { "Info" "ICUT_CUT_TM_OPINS" "199 " "Implemented 199 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1491355789688 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "128 " "Implemented 128 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1491355789688 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18498 " "Implemented 18498 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1491355789688 ""} { "Info" "ICUT_CUT_TM_RAMS" "271 " "Implemented 271 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1491355789688 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1491355789688 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1491355789688 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1491355789688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 507 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 507 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "899 " "Peak virtual memory: 899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1491355790227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 04 18:29:50 2017 " "Processing ended: Tue Apr 04 18:29:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1491355790227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:33 " "Elapsed time: 00:04:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1491355790227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:17 " "Total CPU time (on all processors): 00:04:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1491355790227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1491355790227 ""}
