
TP_BusReseau.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c5c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000138  08006e2c  08006e2c  00007e2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f64  08006f64  00008078  2**0
                  CONTENTS
  4 .ARM          00000008  08006f64  08006f64  00007f64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006f6c  08006f6c  00008078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f6c  08006f6c  00007f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006f70  08006f70  00007f70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  08006f74  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004614  20000078  08006fec  00008078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000468c  08006fec  0000868c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019828  00000000  00000000  000080a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e06  00000000  00000000  000218d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001690  00000000  00000000  000256d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000118a  00000000  00000000  00026d68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026315  00000000  00000000  00027ef2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b323  00000000  00000000  0004e207  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e095d  00000000  00000000  0006952a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00149e87  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006760  00000000  00000000  00149ecc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  0015062c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000078 	.word	0x20000078
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006e14 	.word	0x08006e14

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000007c 	.word	0x2000007c
 800020c:	08006e14 	.word	0x08006e14

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80005a4:	4b16      	ldr	r3, [pc, #88]	@ (8000600 <MX_CAN1_Init+0x60>)
 80005a6:	4a17      	ldr	r2, [pc, #92]	@ (8000604 <MX_CAN1_Init+0x64>)
 80005a8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 80005aa:	4b15      	ldr	r3, [pc, #84]	@ (8000600 <MX_CAN1_Init+0x60>)
 80005ac:	2210      	movs	r2, #16
 80005ae:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80005b0:	4b13      	ldr	r3, [pc, #76]	@ (8000600 <MX_CAN1_Init+0x60>)
 80005b2:	2200      	movs	r2, #0
 80005b4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80005b6:	4b12      	ldr	r3, [pc, #72]	@ (8000600 <MX_CAN1_Init+0x60>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 80005bc:	4b10      	ldr	r3, [pc, #64]	@ (8000600 <MX_CAN1_Init+0x60>)
 80005be:	2200      	movs	r2, #0
 80005c0:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80005c2:	4b0f      	ldr	r3, [pc, #60]	@ (8000600 <MX_CAN1_Init+0x60>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80005c8:	4b0d      	ldr	r3, [pc, #52]	@ (8000600 <MX_CAN1_Init+0x60>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80005ce:	4b0c      	ldr	r3, [pc, #48]	@ (8000600 <MX_CAN1_Init+0x60>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80005d4:	4b0a      	ldr	r3, [pc, #40]	@ (8000600 <MX_CAN1_Init+0x60>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80005da:	4b09      	ldr	r3, [pc, #36]	@ (8000600 <MX_CAN1_Init+0x60>)
 80005dc:	2200      	movs	r2, #0
 80005de:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80005e0:	4b07      	ldr	r3, [pc, #28]	@ (8000600 <MX_CAN1_Init+0x60>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80005e6:	4b06      	ldr	r3, [pc, #24]	@ (8000600 <MX_CAN1_Init+0x60>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80005ec:	4804      	ldr	r0, [pc, #16]	@ (8000600 <MX_CAN1_Init+0x60>)
 80005ee:	f000 fd75 	bl	80010dc <HAL_CAN_Init>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d001      	beq.n	80005fc <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 80005f8:	f000 fa96 	bl	8000b28 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80005fc:	bf00      	nop
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	20000094 	.word	0x20000094
 8000604:	40006400 	.word	0x40006400

08000608 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b08a      	sub	sp, #40	@ 0x28
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000610:	f107 0314 	add.w	r3, r7, #20
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
 8000618:	605a      	str	r2, [r3, #4]
 800061a:	609a      	str	r2, [r3, #8]
 800061c:	60da      	str	r2, [r3, #12]
 800061e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a19      	ldr	r2, [pc, #100]	@ (800068c <HAL_CAN_MspInit+0x84>)
 8000626:	4293      	cmp	r3, r2
 8000628:	d12c      	bne.n	8000684 <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800062a:	2300      	movs	r3, #0
 800062c:	613b      	str	r3, [r7, #16]
 800062e:	4b18      	ldr	r3, [pc, #96]	@ (8000690 <HAL_CAN_MspInit+0x88>)
 8000630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000632:	4a17      	ldr	r2, [pc, #92]	@ (8000690 <HAL_CAN_MspInit+0x88>)
 8000634:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000638:	6413      	str	r3, [r2, #64]	@ 0x40
 800063a:	4b15      	ldr	r3, [pc, #84]	@ (8000690 <HAL_CAN_MspInit+0x88>)
 800063c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800063e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000642:	613b      	str	r3, [r7, #16]
 8000644:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000646:	2300      	movs	r3, #0
 8000648:	60fb      	str	r3, [r7, #12]
 800064a:	4b11      	ldr	r3, [pc, #68]	@ (8000690 <HAL_CAN_MspInit+0x88>)
 800064c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800064e:	4a10      	ldr	r2, [pc, #64]	@ (8000690 <HAL_CAN_MspInit+0x88>)
 8000650:	f043 0301 	orr.w	r3, r3, #1
 8000654:	6313      	str	r3, [r2, #48]	@ 0x30
 8000656:	4b0e      	ldr	r3, [pc, #56]	@ (8000690 <HAL_CAN_MspInit+0x88>)
 8000658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800065a:	f003 0301 	and.w	r3, r3, #1
 800065e:	60fb      	str	r3, [r7, #12]
 8000660:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000662:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000666:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000668:	2302      	movs	r3, #2
 800066a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800066c:	2300      	movs	r3, #0
 800066e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000670:	2303      	movs	r3, #3
 8000672:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000674:	2309      	movs	r3, #9
 8000676:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000678:	f107 0314 	add.w	r3, r7, #20
 800067c:	4619      	mov	r1, r3
 800067e:	4805      	ldr	r0, [pc, #20]	@ (8000694 <HAL_CAN_MspInit+0x8c>)
 8000680:	f000 ff0a 	bl	8001498 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8000684:	bf00      	nop
 8000686:	3728      	adds	r7, #40	@ 0x28
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	40006400 	.word	0x40006400
 8000690:	40023800 	.word	0x40023800
 8000694:	40020000 	.word	0x40020000

08000698 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000698:	b480      	push	{r7}
 800069a:	b085      	sub	sp, #20
 800069c:	af00      	add	r7, sp, #0
 800069e:	60f8      	str	r0, [r7, #12]
 80006a0:	60b9      	str	r1, [r7, #8]
 80006a2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80006a4:	68fb      	ldr	r3, [r7, #12]
 80006a6:	4a07      	ldr	r2, [pc, #28]	@ (80006c4 <vApplicationGetIdleTaskMemory+0x2c>)
 80006a8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80006aa:	68bb      	ldr	r3, [r7, #8]
 80006ac:	4a06      	ldr	r2, [pc, #24]	@ (80006c8 <vApplicationGetIdleTaskMemory+0x30>)
 80006ae:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	2280      	movs	r2, #128	@ 0x80
 80006b4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80006b6:	bf00      	nop
 80006b8:	3714      	adds	r7, #20
 80006ba:	46bd      	mov	sp, r7
 80006bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c0:	4770      	bx	lr
 80006c2:	bf00      	nop
 80006c4:	200000c0 	.word	0x200000c0
 80006c8:	20000160 	.word	0x20000160

080006cc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80006cc:	b5b0      	push	{r4, r5, r7, lr}
 80006ce:	b088      	sub	sp, #32
 80006d0:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80006d2:	4b0a      	ldr	r3, [pc, #40]	@ (80006fc <MX_FREERTOS_Init+0x30>)
 80006d4:	1d3c      	adds	r4, r7, #4
 80006d6:	461d      	mov	r5, r3
 80006d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006dc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006e0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80006e4:	1d3b      	adds	r3, r7, #4
 80006e6:	2100      	movs	r1, #0
 80006e8:	4618      	mov	r0, r3
 80006ea:	f003 fdfa 	bl	80042e2 <osThreadCreate>
 80006ee:	4603      	mov	r3, r0
 80006f0:	4a03      	ldr	r2, [pc, #12]	@ (8000700 <MX_FREERTOS_Init+0x34>)
 80006f2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 80006f4:	bf00      	nop
 80006f6:	3720      	adds	r7, #32
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bdb0      	pop	{r4, r5, r7, pc}
 80006fc:	08006e38 	.word	0x08006e38
 8000700:	200000bc 	.word	0x200000bc

08000704 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b082      	sub	sp, #8
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800070c:	2001      	movs	r0, #1
 800070e:	f003 fe34 	bl	800437a <osDelay>
 8000712:	e7fb      	b.n	800070c <StartDefaultTask+0x8>

08000714 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b08a      	sub	sp, #40	@ 0x28
 8000718:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071a:	f107 0314 	add.w	r3, r7, #20
 800071e:	2200      	movs	r2, #0
 8000720:	601a      	str	r2, [r3, #0]
 8000722:	605a      	str	r2, [r3, #4]
 8000724:	609a      	str	r2, [r3, #8]
 8000726:	60da      	str	r2, [r3, #12]
 8000728:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800072a:	2300      	movs	r3, #0
 800072c:	613b      	str	r3, [r7, #16]
 800072e:	4b2d      	ldr	r3, [pc, #180]	@ (80007e4 <MX_GPIO_Init+0xd0>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000732:	4a2c      	ldr	r2, [pc, #176]	@ (80007e4 <MX_GPIO_Init+0xd0>)
 8000734:	f043 0304 	orr.w	r3, r3, #4
 8000738:	6313      	str	r3, [r2, #48]	@ 0x30
 800073a:	4b2a      	ldr	r3, [pc, #168]	@ (80007e4 <MX_GPIO_Init+0xd0>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073e:	f003 0304 	and.w	r3, r3, #4
 8000742:	613b      	str	r3, [r7, #16]
 8000744:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000746:	2300      	movs	r3, #0
 8000748:	60fb      	str	r3, [r7, #12]
 800074a:	4b26      	ldr	r3, [pc, #152]	@ (80007e4 <MX_GPIO_Init+0xd0>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074e:	4a25      	ldr	r2, [pc, #148]	@ (80007e4 <MX_GPIO_Init+0xd0>)
 8000750:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000754:	6313      	str	r3, [r2, #48]	@ 0x30
 8000756:	4b23      	ldr	r3, [pc, #140]	@ (80007e4 <MX_GPIO_Init+0xd0>)
 8000758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800075e:	60fb      	str	r3, [r7, #12]
 8000760:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000762:	2300      	movs	r3, #0
 8000764:	60bb      	str	r3, [r7, #8]
 8000766:	4b1f      	ldr	r3, [pc, #124]	@ (80007e4 <MX_GPIO_Init+0xd0>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076a:	4a1e      	ldr	r2, [pc, #120]	@ (80007e4 <MX_GPIO_Init+0xd0>)
 800076c:	f043 0301 	orr.w	r3, r3, #1
 8000770:	6313      	str	r3, [r2, #48]	@ 0x30
 8000772:	4b1c      	ldr	r3, [pc, #112]	@ (80007e4 <MX_GPIO_Init+0xd0>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000776:	f003 0301 	and.w	r3, r3, #1
 800077a:	60bb      	str	r3, [r7, #8]
 800077c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800077e:	2300      	movs	r3, #0
 8000780:	607b      	str	r3, [r7, #4]
 8000782:	4b18      	ldr	r3, [pc, #96]	@ (80007e4 <MX_GPIO_Init+0xd0>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000786:	4a17      	ldr	r2, [pc, #92]	@ (80007e4 <MX_GPIO_Init+0xd0>)
 8000788:	f043 0302 	orr.w	r3, r3, #2
 800078c:	6313      	str	r3, [r2, #48]	@ 0x30
 800078e:	4b15      	ldr	r3, [pc, #84]	@ (80007e4 <MX_GPIO_Init+0xd0>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000792:	f003 0302 	and.w	r3, r3, #2
 8000796:	607b      	str	r3, [r7, #4]
 8000798:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800079a:	2200      	movs	r2, #0
 800079c:	2120      	movs	r1, #32
 800079e:	4812      	ldr	r0, [pc, #72]	@ (80007e8 <MX_GPIO_Init+0xd4>)
 80007a0:	f001 f80e 	bl	80017c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80007a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80007aa:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80007ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b0:	2300      	movs	r3, #0
 80007b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007b4:	f107 0314 	add.w	r3, r7, #20
 80007b8:	4619      	mov	r1, r3
 80007ba:	480c      	ldr	r0, [pc, #48]	@ (80007ec <MX_GPIO_Init+0xd8>)
 80007bc:	f000 fe6c 	bl	8001498 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80007c0:	2320      	movs	r3, #32
 80007c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c4:	2301      	movs	r3, #1
 80007c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c8:	2300      	movs	r3, #0
 80007ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007cc:	2300      	movs	r3, #0
 80007ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80007d0:	f107 0314 	add.w	r3, r7, #20
 80007d4:	4619      	mov	r1, r3
 80007d6:	4804      	ldr	r0, [pc, #16]	@ (80007e8 <MX_GPIO_Init+0xd4>)
 80007d8:	f000 fe5e 	bl	8001498 <HAL_GPIO_Init>

}
 80007dc:	bf00      	nop
 80007de:	3728      	adds	r7, #40	@ 0x28
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	40023800 	.word	0x40023800
 80007e8:	40020000 	.word	0x40020000
 80007ec:	40020800 	.word	0x40020800

080007f0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007f4:	4b12      	ldr	r3, [pc, #72]	@ (8000840 <MX_I2C1_Init+0x50>)
 80007f6:	4a13      	ldr	r2, [pc, #76]	@ (8000844 <MX_I2C1_Init+0x54>)
 80007f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80007fa:	4b11      	ldr	r3, [pc, #68]	@ (8000840 <MX_I2C1_Init+0x50>)
 80007fc:	4a12      	ldr	r2, [pc, #72]	@ (8000848 <MX_I2C1_Init+0x58>)
 80007fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000800:	4b0f      	ldr	r3, [pc, #60]	@ (8000840 <MX_I2C1_Init+0x50>)
 8000802:	2200      	movs	r2, #0
 8000804:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000806:	4b0e      	ldr	r3, [pc, #56]	@ (8000840 <MX_I2C1_Init+0x50>)
 8000808:	2200      	movs	r2, #0
 800080a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800080c:	4b0c      	ldr	r3, [pc, #48]	@ (8000840 <MX_I2C1_Init+0x50>)
 800080e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000812:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000814:	4b0a      	ldr	r3, [pc, #40]	@ (8000840 <MX_I2C1_Init+0x50>)
 8000816:	2200      	movs	r2, #0
 8000818:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800081a:	4b09      	ldr	r3, [pc, #36]	@ (8000840 <MX_I2C1_Init+0x50>)
 800081c:	2200      	movs	r2, #0
 800081e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000820:	4b07      	ldr	r3, [pc, #28]	@ (8000840 <MX_I2C1_Init+0x50>)
 8000822:	2200      	movs	r2, #0
 8000824:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000826:	4b06      	ldr	r3, [pc, #24]	@ (8000840 <MX_I2C1_Init+0x50>)
 8000828:	2200      	movs	r2, #0
 800082a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800082c:	4804      	ldr	r0, [pc, #16]	@ (8000840 <MX_I2C1_Init+0x50>)
 800082e:	f000 ffe1 	bl	80017f4 <HAL_I2C_Init>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	d001      	beq.n	800083c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000838:	f000 f976 	bl	8000b28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800083c:	bf00      	nop
 800083e:	bd80      	pop	{r7, pc}
 8000840:	20000360 	.word	0x20000360
 8000844:	40005400 	.word	0x40005400
 8000848:	000186a0 	.word	0x000186a0

0800084c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b08a      	sub	sp, #40	@ 0x28
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000854:	f107 0314 	add.w	r3, r7, #20
 8000858:	2200      	movs	r2, #0
 800085a:	601a      	str	r2, [r3, #0]
 800085c:	605a      	str	r2, [r3, #4]
 800085e:	609a      	str	r2, [r3, #8]
 8000860:	60da      	str	r2, [r3, #12]
 8000862:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a19      	ldr	r2, [pc, #100]	@ (80008d0 <HAL_I2C_MspInit+0x84>)
 800086a:	4293      	cmp	r3, r2
 800086c:	d12c      	bne.n	80008c8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800086e:	2300      	movs	r3, #0
 8000870:	613b      	str	r3, [r7, #16]
 8000872:	4b18      	ldr	r3, [pc, #96]	@ (80008d4 <HAL_I2C_MspInit+0x88>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000876:	4a17      	ldr	r2, [pc, #92]	@ (80008d4 <HAL_I2C_MspInit+0x88>)
 8000878:	f043 0302 	orr.w	r3, r3, #2
 800087c:	6313      	str	r3, [r2, #48]	@ 0x30
 800087e:	4b15      	ldr	r3, [pc, #84]	@ (80008d4 <HAL_I2C_MspInit+0x88>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	f003 0302 	and.w	r3, r3, #2
 8000886:	613b      	str	r3, [r7, #16]
 8000888:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800088a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800088e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000890:	2312      	movs	r3, #18
 8000892:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000894:	2300      	movs	r3, #0
 8000896:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000898:	2303      	movs	r3, #3
 800089a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800089c:	2304      	movs	r3, #4
 800089e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008a0:	f107 0314 	add.w	r3, r7, #20
 80008a4:	4619      	mov	r1, r3
 80008a6:	480c      	ldr	r0, [pc, #48]	@ (80008d8 <HAL_I2C_MspInit+0x8c>)
 80008a8:	f000 fdf6 	bl	8001498 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80008ac:	2300      	movs	r3, #0
 80008ae:	60fb      	str	r3, [r7, #12]
 80008b0:	4b08      	ldr	r3, [pc, #32]	@ (80008d4 <HAL_I2C_MspInit+0x88>)
 80008b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008b4:	4a07      	ldr	r2, [pc, #28]	@ (80008d4 <HAL_I2C_MspInit+0x88>)
 80008b6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80008ba:	6413      	str	r3, [r2, #64]	@ 0x40
 80008bc:	4b05      	ldr	r3, [pc, #20]	@ (80008d4 <HAL_I2C_MspInit+0x88>)
 80008be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80008c4:	60fb      	str	r3, [r7, #12]
 80008c6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80008c8:	bf00      	nop
 80008ca:	3728      	adds	r7, #40	@ 0x28
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	40005400 	.word	0x40005400
 80008d4:	40023800 	.word	0x40023800
 80008d8:	40020400 	.word	0x40020400

080008dc <convertBufferToUint32>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint32_t convertBufferToUint32(uint8_t buffer[3]) {
 80008dc:	b480      	push	{r7}
 80008de:	b083      	sub	sp, #12
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	6078      	str	r0, [r7, #4]
    return (uint32_t)buffer[0] << 16 | (uint32_t)buffer[1] << 8 | (uint32_t)buffer[2];
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	041a      	lsls	r2, r3, #16
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	3301      	adds	r3, #1
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	021b      	lsls	r3, r3, #8
 80008f2:	4313      	orrs	r3, r2
 80008f4:	687a      	ldr	r2, [r7, #4]
 80008f6:	3202      	adds	r2, #2
 80008f8:	7812      	ldrb	r2, [r2, #0]
 80008fa:	4313      	orrs	r3, r2
}
 80008fc:	4618      	mov	r0, r3
 80008fe:	370c      	adds	r7, #12
 8000900:	46bd      	mov	sp, r7
 8000902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000906:	4770      	bx	lr

08000908 <GET_T>:

int GET_T(h_shell_t * h_shell,int argc, char ** argv)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b08c      	sub	sp, #48	@ 0x30
 800090c:	af02      	add	r7, sp, #8
 800090e:	60f8      	str	r0, [r7, #12]
 8000910:	60b9      	str	r1, [r7, #8]
 8000912:	607a      	str	r2, [r7, #4]
	//récupération de la température
	uint8_t temp_start_addr = 0xFA; // l'adresse de départ du registre température
 8000914:	23fa      	movs	r3, #250	@ 0xfa
 8000916:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint8_t temp_value_buffer[3]; //chaque adresse sera stocké dans un byte puis on combinera les bytes
	uint8_t current_temp_addr = temp_start_addr;
 800091a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800091e:	75fb      	strb	r3, [r7, #23]
	uint8_t temp_value; //chaque adresse sera stocké dans un byte puis on combinera les bytes

	for(int i = 0; i <3;i++)
 8000920:	2300      	movs	r3, #0
 8000922:	627b      	str	r3, [r7, #36]	@ 0x24
 8000924:	e023      	b.n	800096e <GET_T+0x66>
	{

		HAL_I2C_Master_Transmit(&hi2c1, bmp280_addr_shifted, &current_temp_addr, 1, 1000); // on demande à récup valeur de l'adresse courante
 8000926:	4b1b      	ldr	r3, [pc, #108]	@ (8000994 <GET_T+0x8c>)
 8000928:	8819      	ldrh	r1, [r3, #0]
 800092a:	f107 0217 	add.w	r2, r7, #23
 800092e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000932:	9300      	str	r3, [sp, #0]
 8000934:	2301      	movs	r3, #1
 8000936:	4818      	ldr	r0, [pc, #96]	@ (8000998 <GET_T+0x90>)
 8000938:	f001 f8a0 	bl	8001a7c <HAL_I2C_Master_Transmit>
		HAL_I2C_Master_Receive(&hi2c1, bmp280_addr_shifted, &temp_value, 1, 1000); // on récupère la valeur de calibration de l'adresse courante
 800093c:	4b15      	ldr	r3, [pc, #84]	@ (8000994 <GET_T+0x8c>)
 800093e:	8819      	ldrh	r1, [r3, #0]
 8000940:	f107 0216 	add.w	r2, r7, #22
 8000944:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000948:	9300      	str	r3, [sp, #0]
 800094a:	2301      	movs	r3, #1
 800094c:	4812      	ldr	r0, [pc, #72]	@ (8000998 <GET_T+0x90>)
 800094e:	f001 f993 	bl	8001c78 <HAL_I2C_Master_Receive>
		temp_value_buffer[i] = temp_value; // on la range dans le buffer
 8000952:	7db9      	ldrb	r1, [r7, #22]
 8000954:	f107 0218 	add.w	r2, r7, #24
 8000958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800095a:	4413      	add	r3, r2
 800095c:	460a      	mov	r2, r1
 800095e:	701a      	strb	r2, [r3, #0]
		current_temp_addr++; // on incrémente l'adresse
 8000960:	7dfb      	ldrb	r3, [r7, #23]
 8000962:	3301      	adds	r3, #1
 8000964:	b2db      	uxtb	r3, r3
 8000966:	75fb      	strb	r3, [r7, #23]
	for(int i = 0; i <3;i++)
 8000968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800096a:	3301      	adds	r3, #1
 800096c:	627b      	str	r3, [r7, #36]	@ 0x24
 800096e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000970:	2b02      	cmp	r3, #2
 8000972:	ddd8      	ble.n	8000926 <GET_T+0x1e>
	}
	uint32_t temp_value_32  =	convertBufferToUint32(temp_value_buffer);
 8000974:	f107 0318 	add.w	r3, r7, #24
 8000978:	4618      	mov	r0, r3
 800097a:	f7ff ffaf 	bl	80008dc <convertBufferToUint32>
 800097e:	61f8      	str	r0, [r7, #28]


	printf("température non compensée %d \r\n",temp_value_32);
 8000980:	69f9      	ldr	r1, [r7, #28]
 8000982:	4806      	ldr	r0, [pc, #24]	@ (800099c <GET_T+0x94>)
 8000984:	f005 f998 	bl	8005cb8 <iprintf>
	return 0;
 8000988:	2300      	movs	r3, #0
}
 800098a:	4618      	mov	r0, r3
 800098c:	3728      	adds	r7, #40	@ 0x28
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	20000000 	.word	0x20000000
 8000998:	20000360 	.word	0x20000360
 800099c:	08006e54 	.word	0x08006e54

080009a0 <task_shell>:
	return chr;
}


void task_shell(void * unused)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b082      	sub	sp, #8
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
	shell_init(&h_shell);
 80009a8:	4807      	ldr	r0, [pc, #28]	@ (80009c8 <task_shell+0x28>)
 80009aa:	f004 ff77 	bl	800589c <shell_init>
	shell_add(&h_shell,'t', GET_T, "Une fonction qui lit la température youppii !!");
 80009ae:	4b07      	ldr	r3, [pc, #28]	@ (80009cc <task_shell+0x2c>)
 80009b0:	4a07      	ldr	r2, [pc, #28]	@ (80009d0 <task_shell+0x30>)
 80009b2:	2174      	movs	r1, #116	@ 0x74
 80009b4:	4804      	ldr	r0, [pc, #16]	@ (80009c8 <task_shell+0x28>)
 80009b6:	f004 ff9b 	bl	80058f0 <shell_add>
	shell_run(&h_shell);
 80009ba:	4803      	ldr	r0, [pc, #12]	@ (80009c8 <task_shell+0x28>)
 80009bc:	f005 f840 	bl	8005a40 <shell_run>
	// shell_run() infinie donc la task ne se finie jamais
	//rappel : une tache ne doit jamais retourner
	// si on arrete une tache, il faut appeler vTaskDelete(0);

}
 80009c0:	bf00      	nop
 80009c2:	3708      	adds	r7, #8
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	200003b4 	.word	0x200003b4
 80009cc:	08006e78 	.word	0x08006e78
 80009d0:	08000909 	.word	0x08000909

080009d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b084      	sub	sp, #16
 80009d8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009da:	f000 fb3d 	bl	8001058 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009de:	f000 f823 	bl	8000a28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009e2:	f7ff fe97 	bl	8000714 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80009e6:	f000 fa3b 	bl	8000e60 <MX_USART2_UART_Init>
  MX_CAN1_Init();
 80009ea:	f7ff fdd9 	bl	80005a0 <MX_CAN1_Init>
  MX_I2C1_Init();
 80009ee:	f7ff feff 	bl	80007f0 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 80009f2:	f000 fa5f 	bl	8000eb4 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  BaseType_t ret;
  ret = xTaskCreate(task_shell, "shell", TASK_SHELL_STACK_DEPTH, NULL, TASK_SHELL_PRIORITY, &h_shell_handle);
 80009f6:	4b09      	ldr	r3, [pc, #36]	@ (8000a1c <main+0x48>)
 80009f8:	9301      	str	r3, [sp, #4]
 80009fa:	2301      	movs	r3, #1
 80009fc:	9300      	str	r3, [sp, #0]
 80009fe:	2300      	movs	r3, #0
 8000a00:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000a04:	4906      	ldr	r1, [pc, #24]	@ (8000a20 <main+0x4c>)
 8000a06:	4807      	ldr	r0, [pc, #28]	@ (8000a24 <main+0x50>)
 8000a08:	f003 fddf 	bl	80045ca <xTaskCreate>
 8000a0c:	6078      	str	r0, [r7, #4]

	//--------------------------------------------------------------------------------------
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000a0e:	f7ff fe5d 	bl	80006cc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000a12:	f003 fc5f 	bl	80042d4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8000a16:	bf00      	nop
 8000a18:	e7fd      	b.n	8000a16 <main+0x42>
 8000a1a:	bf00      	nop
 8000a1c:	20000708 	.word	0x20000708
 8000a20:	08006ea8 	.word	0x08006ea8
 8000a24:	080009a1 	.word	0x080009a1

08000a28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b094      	sub	sp, #80	@ 0x50
 8000a2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a2e:	f107 031c 	add.w	r3, r7, #28
 8000a32:	2234      	movs	r2, #52	@ 0x34
 8000a34:	2100      	movs	r1, #0
 8000a36:	4618      	mov	r0, r3
 8000a38:	f005 f9c7 	bl	8005dca <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a3c:	f107 0308 	add.w	r3, r7, #8
 8000a40:	2200      	movs	r2, #0
 8000a42:	601a      	str	r2, [r3, #0]
 8000a44:	605a      	str	r2, [r3, #4]
 8000a46:	609a      	str	r2, [r3, #8]
 8000a48:	60da      	str	r2, [r3, #12]
 8000a4a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	607b      	str	r3, [r7, #4]
 8000a50:	4b2a      	ldr	r3, [pc, #168]	@ (8000afc <SystemClock_Config+0xd4>)
 8000a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a54:	4a29      	ldr	r2, [pc, #164]	@ (8000afc <SystemClock_Config+0xd4>)
 8000a56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a5a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a5c:	4b27      	ldr	r3, [pc, #156]	@ (8000afc <SystemClock_Config+0xd4>)
 8000a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a64:	607b      	str	r3, [r7, #4]
 8000a66:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000a68:	2300      	movs	r3, #0
 8000a6a:	603b      	str	r3, [r7, #0]
 8000a6c:	4b24      	ldr	r3, [pc, #144]	@ (8000b00 <SystemClock_Config+0xd8>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000a74:	4a22      	ldr	r2, [pc, #136]	@ (8000b00 <SystemClock_Config+0xd8>)
 8000a76:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a7a:	6013      	str	r3, [r2, #0]
 8000a7c:	4b20      	ldr	r3, [pc, #128]	@ (8000b00 <SystemClock_Config+0xd8>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000a84:	603b      	str	r3, [r7, #0]
 8000a86:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a88:	2302      	movs	r3, #2
 8000a8a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a90:	2310      	movs	r3, #16
 8000a92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a94:	2302      	movs	r3, #2
 8000a96:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000a9c:	2310      	movs	r3, #16
 8000a9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000aa0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000aa4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000aa6:	2304      	movs	r3, #4
 8000aa8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000aaa:	2302      	movs	r3, #2
 8000aac:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000aae:	2302      	movs	r3, #2
 8000ab0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ab2:	f107 031c 	add.w	r3, r7, #28
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f002 fa12 	bl	8002ee0 <HAL_RCC_OscConfig>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000ac2:	f000 f831 	bl	8000b28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ac6:	230f      	movs	r3, #15
 8000ac8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000aca:	2302      	movs	r3, #2
 8000acc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ad2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ad6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000adc:	f107 0308 	add.w	r3, r7, #8
 8000ae0:	2102      	movs	r1, #2
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f001 fe80 	bl	80027e8 <HAL_RCC_ClockConfig>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000aee:	f000 f81b 	bl	8000b28 <Error_Handler>
  }
}
 8000af2:	bf00      	nop
 8000af4:	3750      	adds	r7, #80	@ 0x50
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	40023800 	.word	0x40023800
 8000b00:	40007000 	.word	0x40007000

08000b04 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a04      	ldr	r2, [pc, #16]	@ (8000b24 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b12:	4293      	cmp	r3, r2
 8000b14:	d101      	bne.n	8000b1a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000b16:	f000 fac1 	bl	800109c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b1a:	bf00      	nop
 8000b1c:	3708      	adds	r7, #8
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	40001000 	.word	0x40001000

08000b28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b2c:	b672      	cpsid	i
}
 8000b2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000b30:	bf00      	nop
 8000b32:	e7fd      	b.n	8000b30 <Error_Handler+0x8>

08000b34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	607b      	str	r3, [r7, #4]
 8000b3e:	4b12      	ldr	r3, [pc, #72]	@ (8000b88 <HAL_MspInit+0x54>)
 8000b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b42:	4a11      	ldr	r2, [pc, #68]	@ (8000b88 <HAL_MspInit+0x54>)
 8000b44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b48:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000b88 <HAL_MspInit+0x54>)
 8000b4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b52:	607b      	str	r3, [r7, #4]
 8000b54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b56:	2300      	movs	r3, #0
 8000b58:	603b      	str	r3, [r7, #0]
 8000b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8000b88 <HAL_MspInit+0x54>)
 8000b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b5e:	4a0a      	ldr	r2, [pc, #40]	@ (8000b88 <HAL_MspInit+0x54>)
 8000b60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b64:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b66:	4b08      	ldr	r3, [pc, #32]	@ (8000b88 <HAL_MspInit+0x54>)
 8000b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b6e:	603b      	str	r3, [r7, #0]
 8000b70:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000b72:	2200      	movs	r2, #0
 8000b74:	210f      	movs	r1, #15
 8000b76:	f06f 0001 	mvn.w	r0, #1
 8000b7a:	f000 fc63 	bl	8001444 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b7e:	bf00      	nop
 8000b80:	3708      	adds	r7, #8
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	40023800 	.word	0x40023800

08000b8c <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000b94:	1d39      	adds	r1, r7, #4
 8000b96:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	4803      	ldr	r0, [pc, #12]	@ (8000bac <__io_putchar+0x20>)
 8000b9e:	f002 ff2f 	bl	8003a00 <HAL_UART_Transmit>

  return ch;
 8000ba2:	687b      	ldr	r3, [r7, #4]
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	3708      	adds	r7, #8
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	20000758 	.word	0x20000758

08000bb0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b08e      	sub	sp, #56	@ 0x38
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	60fb      	str	r3, [r7, #12]
 8000bc4:	4b33      	ldr	r3, [pc, #204]	@ (8000c94 <HAL_InitTick+0xe4>)
 8000bc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bc8:	4a32      	ldr	r2, [pc, #200]	@ (8000c94 <HAL_InitTick+0xe4>)
 8000bca:	f043 0310 	orr.w	r3, r3, #16
 8000bce:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bd0:	4b30      	ldr	r3, [pc, #192]	@ (8000c94 <HAL_InitTick+0xe4>)
 8000bd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bd4:	f003 0310 	and.w	r3, r3, #16
 8000bd8:	60fb      	str	r3, [r7, #12]
 8000bda:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000bdc:	f107 0210 	add.w	r2, r7, #16
 8000be0:	f107 0314 	add.w	r3, r7, #20
 8000be4:	4611      	mov	r1, r2
 8000be6:	4618      	mov	r0, r3
 8000be8:	f001 ff18 	bl	8002a1c <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000bec:	6a3b      	ldr	r3, [r7, #32]
 8000bee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000bf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d103      	bne.n	8000bfe <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000bf6:	f001 fee9 	bl	80029cc <HAL_RCC_GetPCLK1Freq>
 8000bfa:	6378      	str	r0, [r7, #52]	@ 0x34
 8000bfc:	e004      	b.n	8000c08 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000bfe:	f001 fee5 	bl	80029cc <HAL_RCC_GetPCLK1Freq>
 8000c02:	4603      	mov	r3, r0
 8000c04:	005b      	lsls	r3, r3, #1
 8000c06:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000c0a:	4a23      	ldr	r2, [pc, #140]	@ (8000c98 <HAL_InitTick+0xe8>)
 8000c0c:	fba2 2303 	umull	r2, r3, r2, r3
 8000c10:	0c9b      	lsrs	r3, r3, #18
 8000c12:	3b01      	subs	r3, #1
 8000c14:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000c16:	4b21      	ldr	r3, [pc, #132]	@ (8000c9c <HAL_InitTick+0xec>)
 8000c18:	4a21      	ldr	r2, [pc, #132]	@ (8000ca0 <HAL_InitTick+0xf0>)
 8000c1a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000c1c:	4b1f      	ldr	r3, [pc, #124]	@ (8000c9c <HAL_InitTick+0xec>)
 8000c1e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c22:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000c24:	4a1d      	ldr	r2, [pc, #116]	@ (8000c9c <HAL_InitTick+0xec>)
 8000c26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c28:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000c2a:	4b1c      	ldr	r3, [pc, #112]	@ (8000c9c <HAL_InitTick+0xec>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c30:	4b1a      	ldr	r3, [pc, #104]	@ (8000c9c <HAL_InitTick+0xec>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c36:	4b19      	ldr	r3, [pc, #100]	@ (8000c9c <HAL_InitTick+0xec>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000c3c:	4817      	ldr	r0, [pc, #92]	@ (8000c9c <HAL_InitTick+0xec>)
 8000c3e:	f002 fbed 	bl	800341c <HAL_TIM_Base_Init>
 8000c42:	4603      	mov	r3, r0
 8000c44:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000c48:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d11b      	bne.n	8000c88 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000c50:	4812      	ldr	r0, [pc, #72]	@ (8000c9c <HAL_InitTick+0xec>)
 8000c52:	f002 fc3d 	bl	80034d0 <HAL_TIM_Base_Start_IT>
 8000c56:	4603      	mov	r3, r0
 8000c58:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000c5c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d111      	bne.n	8000c88 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000c64:	2036      	movs	r0, #54	@ 0x36
 8000c66:	f000 fc09 	bl	800147c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	2b0f      	cmp	r3, #15
 8000c6e:	d808      	bhi.n	8000c82 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000c70:	2200      	movs	r2, #0
 8000c72:	6879      	ldr	r1, [r7, #4]
 8000c74:	2036      	movs	r0, #54	@ 0x36
 8000c76:	f000 fbe5 	bl	8001444 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c7a:	4a0a      	ldr	r2, [pc, #40]	@ (8000ca4 <HAL_InitTick+0xf4>)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	6013      	str	r3, [r2, #0]
 8000c80:	e002      	b.n	8000c88 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000c82:	2301      	movs	r3, #1
 8000c84:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000c88:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	3738      	adds	r7, #56	@ 0x38
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	40023800 	.word	0x40023800
 8000c98:	431bde83 	.word	0x431bde83
 8000c9c:	2000070c 	.word	0x2000070c
 8000ca0:	40001000 	.word	0x40001000
 8000ca4:	20000008 	.word	0x20000008

08000ca8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cac:	bf00      	nop
 8000cae:	e7fd      	b.n	8000cac <NMI_Handler+0x4>

08000cb0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cb4:	bf00      	nop
 8000cb6:	e7fd      	b.n	8000cb4 <HardFault_Handler+0x4>

08000cb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cbc:	bf00      	nop
 8000cbe:	e7fd      	b.n	8000cbc <MemManage_Handler+0x4>

08000cc0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cc4:	bf00      	nop
 8000cc6:	e7fd      	b.n	8000cc4 <BusFault_Handler+0x4>

08000cc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ccc:	bf00      	nop
 8000cce:	e7fd      	b.n	8000ccc <UsageFault_Handler+0x4>

08000cd0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cd4:	bf00      	nop
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr
	...

08000ce0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000ce4:	4802      	ldr	r0, [pc, #8]	@ (8000cf0 <TIM6_DAC_IRQHandler+0x10>)
 8000ce6:	f002 fc63 	bl	80035b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000cea:	bf00      	nop
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	2000070c 	.word	0x2000070c

08000cf4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b086      	sub	sp, #24
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	60f8      	str	r0, [r7, #12]
 8000cfc:	60b9      	str	r1, [r7, #8]
 8000cfe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d00:	2300      	movs	r3, #0
 8000d02:	617b      	str	r3, [r7, #20]
 8000d04:	e00a      	b.n	8000d1c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000d06:	f3af 8000 	nop.w
 8000d0a:	4601      	mov	r1, r0
 8000d0c:	68bb      	ldr	r3, [r7, #8]
 8000d0e:	1c5a      	adds	r2, r3, #1
 8000d10:	60ba      	str	r2, [r7, #8]
 8000d12:	b2ca      	uxtb	r2, r1
 8000d14:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d16:	697b      	ldr	r3, [r7, #20]
 8000d18:	3301      	adds	r3, #1
 8000d1a:	617b      	str	r3, [r7, #20]
 8000d1c:	697a      	ldr	r2, [r7, #20]
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	429a      	cmp	r2, r3
 8000d22:	dbf0      	blt.n	8000d06 <_read+0x12>
  }

  return len;
 8000d24:	687b      	ldr	r3, [r7, #4]
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	3718      	adds	r7, #24
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}

08000d2e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000d2e:	b580      	push	{r7, lr}
 8000d30:	b086      	sub	sp, #24
 8000d32:	af00      	add	r7, sp, #0
 8000d34:	60f8      	str	r0, [r7, #12]
 8000d36:	60b9      	str	r1, [r7, #8]
 8000d38:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	617b      	str	r3, [r7, #20]
 8000d3e:	e009      	b.n	8000d54 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	1c5a      	adds	r2, r3, #1
 8000d44:	60ba      	str	r2, [r7, #8]
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f7ff ff1f 	bl	8000b8c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000d4e:	697b      	ldr	r3, [r7, #20]
 8000d50:	3301      	adds	r3, #1
 8000d52:	617b      	str	r3, [r7, #20]
 8000d54:	697a      	ldr	r2, [r7, #20]
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	429a      	cmp	r2, r3
 8000d5a:	dbf1      	blt.n	8000d40 <_write+0x12>
  }
  return len;
 8000d5c:	687b      	ldr	r3, [r7, #4]
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	3718      	adds	r7, #24
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}

08000d66 <_close>:

int _close(int file)
{
 8000d66:	b480      	push	{r7}
 8000d68:	b083      	sub	sp, #12
 8000d6a:	af00      	add	r7, sp, #0
 8000d6c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000d6e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	370c      	adds	r7, #12
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr

08000d7e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d7e:	b480      	push	{r7}
 8000d80:	b083      	sub	sp, #12
 8000d82:	af00      	add	r7, sp, #0
 8000d84:	6078      	str	r0, [r7, #4]
 8000d86:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d8e:	605a      	str	r2, [r3, #4]
  return 0;
 8000d90:	2300      	movs	r3, #0
}
 8000d92:	4618      	mov	r0, r3
 8000d94:	370c      	adds	r7, #12
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr

08000d9e <_isatty>:

int _isatty(int file)
{
 8000d9e:	b480      	push	{r7}
 8000da0:	b083      	sub	sp, #12
 8000da2:	af00      	add	r7, sp, #0
 8000da4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000da6:	2301      	movs	r3, #1
}
 8000da8:	4618      	mov	r0, r3
 8000daa:	370c      	adds	r7, #12
 8000dac:	46bd      	mov	sp, r7
 8000dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db2:	4770      	bx	lr

08000db4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000db4:	b480      	push	{r7}
 8000db6:	b085      	sub	sp, #20
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	60f8      	str	r0, [r7, #12]
 8000dbc:	60b9      	str	r1, [r7, #8]
 8000dbe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000dc0:	2300      	movs	r3, #0
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	3714      	adds	r7, #20
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr
	...

08000dd0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b086      	sub	sp, #24
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dd8:	4a14      	ldr	r2, [pc, #80]	@ (8000e2c <_sbrk+0x5c>)
 8000dda:	4b15      	ldr	r3, [pc, #84]	@ (8000e30 <_sbrk+0x60>)
 8000ddc:	1ad3      	subs	r3, r2, r3
 8000dde:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000de4:	4b13      	ldr	r3, [pc, #76]	@ (8000e34 <_sbrk+0x64>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d102      	bne.n	8000df2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dec:	4b11      	ldr	r3, [pc, #68]	@ (8000e34 <_sbrk+0x64>)
 8000dee:	4a12      	ldr	r2, [pc, #72]	@ (8000e38 <_sbrk+0x68>)
 8000df0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000df2:	4b10      	ldr	r3, [pc, #64]	@ (8000e34 <_sbrk+0x64>)
 8000df4:	681a      	ldr	r2, [r3, #0]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	4413      	add	r3, r2
 8000dfa:	693a      	ldr	r2, [r7, #16]
 8000dfc:	429a      	cmp	r2, r3
 8000dfe:	d207      	bcs.n	8000e10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e00:	f005 f888 	bl	8005f14 <__errno>
 8000e04:	4603      	mov	r3, r0
 8000e06:	220c      	movs	r2, #12
 8000e08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e0a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e0e:	e009      	b.n	8000e24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e10:	4b08      	ldr	r3, [pc, #32]	@ (8000e34 <_sbrk+0x64>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e16:	4b07      	ldr	r3, [pc, #28]	@ (8000e34 <_sbrk+0x64>)
 8000e18:	681a      	ldr	r2, [r3, #0]
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	4413      	add	r3, r2
 8000e1e:	4a05      	ldr	r2, [pc, #20]	@ (8000e34 <_sbrk+0x64>)
 8000e20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e22:	68fb      	ldr	r3, [r7, #12]
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	3718      	adds	r7, #24
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	20020000 	.word	0x20020000
 8000e30:	00000400 	.word	0x00000400
 8000e34:	20000754 	.word	0x20000754
 8000e38:	20004690 	.word	0x20004690

08000e3c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e40:	4b06      	ldr	r3, [pc, #24]	@ (8000e5c <SystemInit+0x20>)
 8000e42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e46:	4a05      	ldr	r2, [pc, #20]	@ (8000e5c <SystemInit+0x20>)
 8000e48:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e4c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e50:	bf00      	nop
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	e000ed00 	.word	0xe000ed00

08000e60 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e64:	4b11      	ldr	r3, [pc, #68]	@ (8000eac <MX_USART2_UART_Init+0x4c>)
 8000e66:	4a12      	ldr	r2, [pc, #72]	@ (8000eb0 <MX_USART2_UART_Init+0x50>)
 8000e68:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e6a:	4b10      	ldr	r3, [pc, #64]	@ (8000eac <MX_USART2_UART_Init+0x4c>)
 8000e6c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e70:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e72:	4b0e      	ldr	r3, [pc, #56]	@ (8000eac <MX_USART2_UART_Init+0x4c>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e78:	4b0c      	ldr	r3, [pc, #48]	@ (8000eac <MX_USART2_UART_Init+0x4c>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000eac <MX_USART2_UART_Init+0x4c>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e84:	4b09      	ldr	r3, [pc, #36]	@ (8000eac <MX_USART2_UART_Init+0x4c>)
 8000e86:	220c      	movs	r2, #12
 8000e88:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e8a:	4b08      	ldr	r3, [pc, #32]	@ (8000eac <MX_USART2_UART_Init+0x4c>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e90:	4b06      	ldr	r3, [pc, #24]	@ (8000eac <MX_USART2_UART_Init+0x4c>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e96:	4805      	ldr	r0, [pc, #20]	@ (8000eac <MX_USART2_UART_Init+0x4c>)
 8000e98:	f002 fd62 	bl	8003960 <HAL_UART_Init>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000ea2:	f7ff fe41 	bl	8000b28 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ea6:	bf00      	nop
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	20000758 	.word	0x20000758
 8000eb0:	40004400 	.word	0x40004400

08000eb4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000eb8:	4b11      	ldr	r3, [pc, #68]	@ (8000f00 <MX_USART3_UART_Init+0x4c>)
 8000eba:	4a12      	ldr	r2, [pc, #72]	@ (8000f04 <MX_USART3_UART_Init+0x50>)
 8000ebc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000ebe:	4b10      	ldr	r3, [pc, #64]	@ (8000f00 <MX_USART3_UART_Init+0x4c>)
 8000ec0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000ec4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000ec6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f00 <MX_USART3_UART_Init+0x4c>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ecc:	4b0c      	ldr	r3, [pc, #48]	@ (8000f00 <MX_USART3_UART_Init+0x4c>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000ed2:	4b0b      	ldr	r3, [pc, #44]	@ (8000f00 <MX_USART3_UART_Init+0x4c>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000ed8:	4b09      	ldr	r3, [pc, #36]	@ (8000f00 <MX_USART3_UART_Init+0x4c>)
 8000eda:	220c      	movs	r2, #12
 8000edc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ede:	4b08      	ldr	r3, [pc, #32]	@ (8000f00 <MX_USART3_UART_Init+0x4c>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ee4:	4b06      	ldr	r3, [pc, #24]	@ (8000f00 <MX_USART3_UART_Init+0x4c>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000eea:	4805      	ldr	r0, [pc, #20]	@ (8000f00 <MX_USART3_UART_Init+0x4c>)
 8000eec:	f002 fd38 	bl	8003960 <HAL_UART_Init>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000ef6:	f7ff fe17 	bl	8000b28 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000efa:	bf00      	nop
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	200007a0 	.word	0x200007a0
 8000f04:	40004800 	.word	0x40004800

08000f08 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b08c      	sub	sp, #48	@ 0x30
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f10:	f107 031c 	add.w	r3, r7, #28
 8000f14:	2200      	movs	r2, #0
 8000f16:	601a      	str	r2, [r3, #0]
 8000f18:	605a      	str	r2, [r3, #4]
 8000f1a:	609a      	str	r2, [r3, #8]
 8000f1c:	60da      	str	r2, [r3, #12]
 8000f1e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4a32      	ldr	r2, [pc, #200]	@ (8000ff0 <HAL_UART_MspInit+0xe8>)
 8000f26:	4293      	cmp	r3, r2
 8000f28:	d12c      	bne.n	8000f84 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	61bb      	str	r3, [r7, #24]
 8000f2e:	4b31      	ldr	r3, [pc, #196]	@ (8000ff4 <HAL_UART_MspInit+0xec>)
 8000f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f32:	4a30      	ldr	r2, [pc, #192]	@ (8000ff4 <HAL_UART_MspInit+0xec>)
 8000f34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f38:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f3a:	4b2e      	ldr	r3, [pc, #184]	@ (8000ff4 <HAL_UART_MspInit+0xec>)
 8000f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f42:	61bb      	str	r3, [r7, #24]
 8000f44:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f46:	2300      	movs	r3, #0
 8000f48:	617b      	str	r3, [r7, #20]
 8000f4a:	4b2a      	ldr	r3, [pc, #168]	@ (8000ff4 <HAL_UART_MspInit+0xec>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4e:	4a29      	ldr	r2, [pc, #164]	@ (8000ff4 <HAL_UART_MspInit+0xec>)
 8000f50:	f043 0301 	orr.w	r3, r3, #1
 8000f54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f56:	4b27      	ldr	r3, [pc, #156]	@ (8000ff4 <HAL_UART_MspInit+0xec>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5a:	f003 0301 	and.w	r3, r3, #1
 8000f5e:	617b      	str	r3, [r7, #20]
 8000f60:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000f62:	230c      	movs	r3, #12
 8000f64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f66:	2302      	movs	r3, #2
 8000f68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f6e:	2303      	movs	r3, #3
 8000f70:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f72:	2307      	movs	r3, #7
 8000f74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f76:	f107 031c 	add.w	r3, r7, #28
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	481e      	ldr	r0, [pc, #120]	@ (8000ff8 <HAL_UART_MspInit+0xf0>)
 8000f7e:	f000 fa8b 	bl	8001498 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000f82:	e031      	b.n	8000fe8 <HAL_UART_MspInit+0xe0>
  else if(uartHandle->Instance==USART3)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a1c      	ldr	r2, [pc, #112]	@ (8000ffc <HAL_UART_MspInit+0xf4>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d12c      	bne.n	8000fe8 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f8e:	2300      	movs	r3, #0
 8000f90:	613b      	str	r3, [r7, #16]
 8000f92:	4b18      	ldr	r3, [pc, #96]	@ (8000ff4 <HAL_UART_MspInit+0xec>)
 8000f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f96:	4a17      	ldr	r2, [pc, #92]	@ (8000ff4 <HAL_UART_MspInit+0xec>)
 8000f98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f9e:	4b15      	ldr	r3, [pc, #84]	@ (8000ff4 <HAL_UART_MspInit+0xec>)
 8000fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fa2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000fa6:	613b      	str	r3, [r7, #16]
 8000fa8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000faa:	2300      	movs	r3, #0
 8000fac:	60fb      	str	r3, [r7, #12]
 8000fae:	4b11      	ldr	r3, [pc, #68]	@ (8000ff4 <HAL_UART_MspInit+0xec>)
 8000fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fb2:	4a10      	ldr	r2, [pc, #64]	@ (8000ff4 <HAL_UART_MspInit+0xec>)
 8000fb4:	f043 0304 	orr.w	r3, r3, #4
 8000fb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fba:	4b0e      	ldr	r3, [pc, #56]	@ (8000ff4 <HAL_UART_MspInit+0xec>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fbe:	f003 0304 	and.w	r3, r3, #4
 8000fc2:	60fb      	str	r3, [r7, #12]
 8000fc4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000fc6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000fca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fcc:	2302      	movs	r3, #2
 8000fce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fd4:	2303      	movs	r3, #3
 8000fd6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000fd8:	2307      	movs	r3, #7
 8000fda:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fdc:	f107 031c 	add.w	r3, r7, #28
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	4807      	ldr	r0, [pc, #28]	@ (8001000 <HAL_UART_MspInit+0xf8>)
 8000fe4:	f000 fa58 	bl	8001498 <HAL_GPIO_Init>
}
 8000fe8:	bf00      	nop
 8000fea:	3730      	adds	r7, #48	@ 0x30
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	40004400 	.word	0x40004400
 8000ff4:	40023800 	.word	0x40023800
 8000ff8:	40020000 	.word	0x40020000
 8000ffc:	40004800 	.word	0x40004800
 8001000:	40020800 	.word	0x40020800

08001004 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001004:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800103c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001008:	f7ff ff18 	bl	8000e3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800100c:	480c      	ldr	r0, [pc, #48]	@ (8001040 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800100e:	490d      	ldr	r1, [pc, #52]	@ (8001044 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001010:	4a0d      	ldr	r2, [pc, #52]	@ (8001048 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001012:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001014:	e002      	b.n	800101c <LoopCopyDataInit>

08001016 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001016:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001018:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800101a:	3304      	adds	r3, #4

0800101c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800101c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800101e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001020:	d3f9      	bcc.n	8001016 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001022:	4a0a      	ldr	r2, [pc, #40]	@ (800104c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001024:	4c0a      	ldr	r4, [pc, #40]	@ (8001050 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001026:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001028:	e001      	b.n	800102e <LoopFillZerobss>

0800102a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800102a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800102c:	3204      	adds	r2, #4

0800102e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800102e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001030:	d3fb      	bcc.n	800102a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001032:	f004 ff75 	bl	8005f20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001036:	f7ff fccd 	bl	80009d4 <main>
  bx  lr    
 800103a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800103c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001040:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001044:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001048:	08006f74 	.word	0x08006f74
  ldr r2, =_sbss
 800104c:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001050:	2000468c 	.word	0x2000468c

08001054 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001054:	e7fe      	b.n	8001054 <ADC_IRQHandler>
	...

08001058 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800105c:	4b0e      	ldr	r3, [pc, #56]	@ (8001098 <HAL_Init+0x40>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	4a0d      	ldr	r2, [pc, #52]	@ (8001098 <HAL_Init+0x40>)
 8001062:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001066:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001068:	4b0b      	ldr	r3, [pc, #44]	@ (8001098 <HAL_Init+0x40>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a0a      	ldr	r2, [pc, #40]	@ (8001098 <HAL_Init+0x40>)
 800106e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001072:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001074:	4b08      	ldr	r3, [pc, #32]	@ (8001098 <HAL_Init+0x40>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a07      	ldr	r2, [pc, #28]	@ (8001098 <HAL_Init+0x40>)
 800107a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800107e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001080:	2003      	movs	r0, #3
 8001082:	f000 f9d4 	bl	800142e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001086:	200f      	movs	r0, #15
 8001088:	f7ff fd92 	bl	8000bb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800108c:	f7ff fd52 	bl	8000b34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001090:	2300      	movs	r3, #0
}
 8001092:	4618      	mov	r0, r3
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	40023c00 	.word	0x40023c00

0800109c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010a0:	4b06      	ldr	r3, [pc, #24]	@ (80010bc <HAL_IncTick+0x20>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	461a      	mov	r2, r3
 80010a6:	4b06      	ldr	r3, [pc, #24]	@ (80010c0 <HAL_IncTick+0x24>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4413      	add	r3, r2
 80010ac:	4a04      	ldr	r2, [pc, #16]	@ (80010c0 <HAL_IncTick+0x24>)
 80010ae:	6013      	str	r3, [r2, #0]
}
 80010b0:	bf00      	nop
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop
 80010bc:	2000000c 	.word	0x2000000c
 80010c0:	200007e8 	.word	0x200007e8

080010c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  return uwTick;
 80010c8:	4b03      	ldr	r3, [pc, #12]	@ (80010d8 <HAL_GetTick+0x14>)
 80010ca:	681b      	ldr	r3, [r3, #0]
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	200007e8 	.word	0x200007e8

080010dc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d101      	bne.n	80010ee <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80010ea:	2301      	movs	r3, #1
 80010ec:	e0ed      	b.n	80012ca <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d102      	bne.n	8001100 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80010fa:	6878      	ldr	r0, [r7, #4]
 80010fc:	f7ff fa84 	bl	8000608 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f042 0201 	orr.w	r2, r2, #1
 800110e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001110:	f7ff ffd8 	bl	80010c4 <HAL_GetTick>
 8001114:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001116:	e012      	b.n	800113e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001118:	f7ff ffd4 	bl	80010c4 <HAL_GetTick>
 800111c:	4602      	mov	r2, r0
 800111e:	68fb      	ldr	r3, [r7, #12]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	2b0a      	cmp	r3, #10
 8001124:	d90b      	bls.n	800113e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800112a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2205      	movs	r2, #5
 8001136:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800113a:	2301      	movs	r3, #1
 800113c:	e0c5      	b.n	80012ca <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	f003 0301 	and.w	r3, r3, #1
 8001148:	2b00      	cmp	r3, #0
 800114a:	d0e5      	beq.n	8001118 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	681a      	ldr	r2, [r3, #0]
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f022 0202 	bic.w	r2, r2, #2
 800115a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800115c:	f7ff ffb2 	bl	80010c4 <HAL_GetTick>
 8001160:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001162:	e012      	b.n	800118a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001164:	f7ff ffae 	bl	80010c4 <HAL_GetTick>
 8001168:	4602      	mov	r2, r0
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	1ad3      	subs	r3, r2, r3
 800116e:	2b0a      	cmp	r3, #10
 8001170:	d90b      	bls.n	800118a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001176:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	2205      	movs	r2, #5
 8001182:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001186:	2301      	movs	r3, #1
 8001188:	e09f      	b.n	80012ca <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	685b      	ldr	r3, [r3, #4]
 8001190:	f003 0302 	and.w	r3, r3, #2
 8001194:	2b00      	cmp	r3, #0
 8001196:	d1e5      	bne.n	8001164 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	7e1b      	ldrb	r3, [r3, #24]
 800119c:	2b01      	cmp	r3, #1
 800119e:	d108      	bne.n	80011b2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	e007      	b.n	80011c2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80011c0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	7e5b      	ldrb	r3, [r3, #25]
 80011c6:	2b01      	cmp	r3, #1
 80011c8:	d108      	bne.n	80011dc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80011d8:	601a      	str	r2, [r3, #0]
 80011da:	e007      	b.n	80011ec <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80011ea:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	7e9b      	ldrb	r3, [r3, #26]
 80011f0:	2b01      	cmp	r3, #1
 80011f2:	d108      	bne.n	8001206 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f042 0220 	orr.w	r2, r2, #32
 8001202:	601a      	str	r2, [r3, #0]
 8001204:	e007      	b.n	8001216 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f022 0220 	bic.w	r2, r2, #32
 8001214:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	7edb      	ldrb	r3, [r3, #27]
 800121a:	2b01      	cmp	r3, #1
 800121c:	d108      	bne.n	8001230 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	681a      	ldr	r2, [r3, #0]
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f022 0210 	bic.w	r2, r2, #16
 800122c:	601a      	str	r2, [r3, #0]
 800122e:	e007      	b.n	8001240 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	681a      	ldr	r2, [r3, #0]
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f042 0210 	orr.w	r2, r2, #16
 800123e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	7f1b      	ldrb	r3, [r3, #28]
 8001244:	2b01      	cmp	r3, #1
 8001246:	d108      	bne.n	800125a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	681a      	ldr	r2, [r3, #0]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f042 0208 	orr.w	r2, r2, #8
 8001256:	601a      	str	r2, [r3, #0]
 8001258:	e007      	b.n	800126a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	681a      	ldr	r2, [r3, #0]
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f022 0208 	bic.w	r2, r2, #8
 8001268:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	7f5b      	ldrb	r3, [r3, #29]
 800126e:	2b01      	cmp	r3, #1
 8001270:	d108      	bne.n	8001284 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f042 0204 	orr.w	r2, r2, #4
 8001280:	601a      	str	r2, [r3, #0]
 8001282:	e007      	b.n	8001294 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	681a      	ldr	r2, [r3, #0]
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f022 0204 	bic.w	r2, r2, #4
 8001292:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	689a      	ldr	r2, [r3, #8]
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	68db      	ldr	r3, [r3, #12]
 800129c:	431a      	orrs	r2, r3
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	691b      	ldr	r3, [r3, #16]
 80012a2:	431a      	orrs	r2, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	695b      	ldr	r3, [r3, #20]
 80012a8:	ea42 0103 	orr.w	r1, r2, r3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	1e5a      	subs	r2, r3, #1
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	430a      	orrs	r2, r1
 80012b8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2200      	movs	r2, #0
 80012be:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2201      	movs	r2, #1
 80012c4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80012c8:	2300      	movs	r3, #0
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3710      	adds	r7, #16
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
	...

080012d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b085      	sub	sp, #20
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	f003 0307 	and.w	r3, r3, #7
 80012e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001318 <__NVIC_SetPriorityGrouping+0x44>)
 80012e6:	68db      	ldr	r3, [r3, #12]
 80012e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012ea:	68ba      	ldr	r2, [r7, #8]
 80012ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012f0:	4013      	ands	r3, r2
 80012f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001300:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001304:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001306:	4a04      	ldr	r2, [pc, #16]	@ (8001318 <__NVIC_SetPriorityGrouping+0x44>)
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	60d3      	str	r3, [r2, #12]
}
 800130c:	bf00      	nop
 800130e:	3714      	adds	r7, #20
 8001310:	46bd      	mov	sp, r7
 8001312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001316:	4770      	bx	lr
 8001318:	e000ed00 	.word	0xe000ed00

0800131c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001320:	4b04      	ldr	r3, [pc, #16]	@ (8001334 <__NVIC_GetPriorityGrouping+0x18>)
 8001322:	68db      	ldr	r3, [r3, #12]
 8001324:	0a1b      	lsrs	r3, r3, #8
 8001326:	f003 0307 	and.w	r3, r3, #7
}
 800132a:	4618      	mov	r0, r3
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr
 8001334:	e000ed00 	.word	0xe000ed00

08001338 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001338:	b480      	push	{r7}
 800133a:	b083      	sub	sp, #12
 800133c:	af00      	add	r7, sp, #0
 800133e:	4603      	mov	r3, r0
 8001340:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001342:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001346:	2b00      	cmp	r3, #0
 8001348:	db0b      	blt.n	8001362 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800134a:	79fb      	ldrb	r3, [r7, #7]
 800134c:	f003 021f 	and.w	r2, r3, #31
 8001350:	4907      	ldr	r1, [pc, #28]	@ (8001370 <__NVIC_EnableIRQ+0x38>)
 8001352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001356:	095b      	lsrs	r3, r3, #5
 8001358:	2001      	movs	r0, #1
 800135a:	fa00 f202 	lsl.w	r2, r0, r2
 800135e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001362:	bf00      	nop
 8001364:	370c      	adds	r7, #12
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	e000e100 	.word	0xe000e100

08001374 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	6039      	str	r1, [r7, #0]
 800137e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001380:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001384:	2b00      	cmp	r3, #0
 8001386:	db0a      	blt.n	800139e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	b2da      	uxtb	r2, r3
 800138c:	490c      	ldr	r1, [pc, #48]	@ (80013c0 <__NVIC_SetPriority+0x4c>)
 800138e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001392:	0112      	lsls	r2, r2, #4
 8001394:	b2d2      	uxtb	r2, r2
 8001396:	440b      	add	r3, r1
 8001398:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800139c:	e00a      	b.n	80013b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	b2da      	uxtb	r2, r3
 80013a2:	4908      	ldr	r1, [pc, #32]	@ (80013c4 <__NVIC_SetPriority+0x50>)
 80013a4:	79fb      	ldrb	r3, [r7, #7]
 80013a6:	f003 030f 	and.w	r3, r3, #15
 80013aa:	3b04      	subs	r3, #4
 80013ac:	0112      	lsls	r2, r2, #4
 80013ae:	b2d2      	uxtb	r2, r2
 80013b0:	440b      	add	r3, r1
 80013b2:	761a      	strb	r2, [r3, #24]
}
 80013b4:	bf00      	nop
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	e000e100 	.word	0xe000e100
 80013c4:	e000ed00 	.word	0xe000ed00

080013c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b089      	sub	sp, #36	@ 0x24
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	60f8      	str	r0, [r7, #12]
 80013d0:	60b9      	str	r1, [r7, #8]
 80013d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	f003 0307 	and.w	r3, r3, #7
 80013da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013dc:	69fb      	ldr	r3, [r7, #28]
 80013de:	f1c3 0307 	rsb	r3, r3, #7
 80013e2:	2b04      	cmp	r3, #4
 80013e4:	bf28      	it	cs
 80013e6:	2304      	movcs	r3, #4
 80013e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013ea:	69fb      	ldr	r3, [r7, #28]
 80013ec:	3304      	adds	r3, #4
 80013ee:	2b06      	cmp	r3, #6
 80013f0:	d902      	bls.n	80013f8 <NVIC_EncodePriority+0x30>
 80013f2:	69fb      	ldr	r3, [r7, #28]
 80013f4:	3b03      	subs	r3, #3
 80013f6:	e000      	b.n	80013fa <NVIC_EncodePriority+0x32>
 80013f8:	2300      	movs	r3, #0
 80013fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001400:	69bb      	ldr	r3, [r7, #24]
 8001402:	fa02 f303 	lsl.w	r3, r2, r3
 8001406:	43da      	mvns	r2, r3
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	401a      	ands	r2, r3
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001410:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	fa01 f303 	lsl.w	r3, r1, r3
 800141a:	43d9      	mvns	r1, r3
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001420:	4313      	orrs	r3, r2
         );
}
 8001422:	4618      	mov	r0, r3
 8001424:	3724      	adds	r7, #36	@ 0x24
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr

0800142e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800142e:	b580      	push	{r7, lr}
 8001430:	b082      	sub	sp, #8
 8001432:	af00      	add	r7, sp, #0
 8001434:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001436:	6878      	ldr	r0, [r7, #4]
 8001438:	f7ff ff4c 	bl	80012d4 <__NVIC_SetPriorityGrouping>
}
 800143c:	bf00      	nop
 800143e:	3708      	adds	r7, #8
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}

08001444 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001444:	b580      	push	{r7, lr}
 8001446:	b086      	sub	sp, #24
 8001448:	af00      	add	r7, sp, #0
 800144a:	4603      	mov	r3, r0
 800144c:	60b9      	str	r1, [r7, #8]
 800144e:	607a      	str	r2, [r7, #4]
 8001450:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001452:	2300      	movs	r3, #0
 8001454:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001456:	f7ff ff61 	bl	800131c <__NVIC_GetPriorityGrouping>
 800145a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800145c:	687a      	ldr	r2, [r7, #4]
 800145e:	68b9      	ldr	r1, [r7, #8]
 8001460:	6978      	ldr	r0, [r7, #20]
 8001462:	f7ff ffb1 	bl	80013c8 <NVIC_EncodePriority>
 8001466:	4602      	mov	r2, r0
 8001468:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800146c:	4611      	mov	r1, r2
 800146e:	4618      	mov	r0, r3
 8001470:	f7ff ff80 	bl	8001374 <__NVIC_SetPriority>
}
 8001474:	bf00      	nop
 8001476:	3718      	adds	r7, #24
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}

0800147c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
 8001482:	4603      	mov	r3, r0
 8001484:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800148a:	4618      	mov	r0, r3
 800148c:	f7ff ff54 	bl	8001338 <__NVIC_EnableIRQ>
}
 8001490:	bf00      	nop
 8001492:	3708      	adds	r7, #8
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}

08001498 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001498:	b480      	push	{r7}
 800149a:	b089      	sub	sp, #36	@ 0x24
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
 80014a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80014a2:	2300      	movs	r3, #0
 80014a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80014a6:	2300      	movs	r3, #0
 80014a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80014aa:	2300      	movs	r3, #0
 80014ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014ae:	2300      	movs	r3, #0
 80014b0:	61fb      	str	r3, [r7, #28]
 80014b2:	e165      	b.n	8001780 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80014b4:	2201      	movs	r2, #1
 80014b6:	69fb      	ldr	r3, [r7, #28]
 80014b8:	fa02 f303 	lsl.w	r3, r2, r3
 80014bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014be:	683b      	ldr	r3, [r7, #0]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	697a      	ldr	r2, [r7, #20]
 80014c4:	4013      	ands	r3, r2
 80014c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80014c8:	693a      	ldr	r2, [r7, #16]
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	429a      	cmp	r2, r3
 80014ce:	f040 8154 	bne.w	800177a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	f003 0303 	and.w	r3, r3, #3
 80014da:	2b01      	cmp	r3, #1
 80014dc:	d005      	beq.n	80014ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	d130      	bne.n	800154c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	689b      	ldr	r3, [r3, #8]
 80014ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80014f0:	69fb      	ldr	r3, [r7, #28]
 80014f2:	005b      	lsls	r3, r3, #1
 80014f4:	2203      	movs	r2, #3
 80014f6:	fa02 f303 	lsl.w	r3, r2, r3
 80014fa:	43db      	mvns	r3, r3
 80014fc:	69ba      	ldr	r2, [r7, #24]
 80014fe:	4013      	ands	r3, r2
 8001500:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	68da      	ldr	r2, [r3, #12]
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	005b      	lsls	r3, r3, #1
 800150a:	fa02 f303 	lsl.w	r3, r2, r3
 800150e:	69ba      	ldr	r2, [r7, #24]
 8001510:	4313      	orrs	r3, r2
 8001512:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	69ba      	ldr	r2, [r7, #24]
 8001518:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001520:	2201      	movs	r2, #1
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	fa02 f303 	lsl.w	r3, r2, r3
 8001528:	43db      	mvns	r3, r3
 800152a:	69ba      	ldr	r2, [r7, #24]
 800152c:	4013      	ands	r3, r2
 800152e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	091b      	lsrs	r3, r3, #4
 8001536:	f003 0201 	and.w	r2, r3, #1
 800153a:	69fb      	ldr	r3, [r7, #28]
 800153c:	fa02 f303 	lsl.w	r3, r2, r3
 8001540:	69ba      	ldr	r2, [r7, #24]
 8001542:	4313      	orrs	r3, r2
 8001544:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	69ba      	ldr	r2, [r7, #24]
 800154a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	f003 0303 	and.w	r3, r3, #3
 8001554:	2b03      	cmp	r3, #3
 8001556:	d017      	beq.n	8001588 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	68db      	ldr	r3, [r3, #12]
 800155c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800155e:	69fb      	ldr	r3, [r7, #28]
 8001560:	005b      	lsls	r3, r3, #1
 8001562:	2203      	movs	r2, #3
 8001564:	fa02 f303 	lsl.w	r3, r2, r3
 8001568:	43db      	mvns	r3, r3
 800156a:	69ba      	ldr	r2, [r7, #24]
 800156c:	4013      	ands	r3, r2
 800156e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	689a      	ldr	r2, [r3, #8]
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	005b      	lsls	r3, r3, #1
 8001578:	fa02 f303 	lsl.w	r3, r2, r3
 800157c:	69ba      	ldr	r2, [r7, #24]
 800157e:	4313      	orrs	r3, r2
 8001580:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	69ba      	ldr	r2, [r7, #24]
 8001586:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	f003 0303 	and.w	r3, r3, #3
 8001590:	2b02      	cmp	r3, #2
 8001592:	d123      	bne.n	80015dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001594:	69fb      	ldr	r3, [r7, #28]
 8001596:	08da      	lsrs	r2, r3, #3
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	3208      	adds	r2, #8
 800159c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80015a2:	69fb      	ldr	r3, [r7, #28]
 80015a4:	f003 0307 	and.w	r3, r3, #7
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	220f      	movs	r2, #15
 80015ac:	fa02 f303 	lsl.w	r3, r2, r3
 80015b0:	43db      	mvns	r3, r3
 80015b2:	69ba      	ldr	r2, [r7, #24]
 80015b4:	4013      	ands	r3, r2
 80015b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	691a      	ldr	r2, [r3, #16]
 80015bc:	69fb      	ldr	r3, [r7, #28]
 80015be:	f003 0307 	and.w	r3, r3, #7
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	fa02 f303 	lsl.w	r3, r2, r3
 80015c8:	69ba      	ldr	r2, [r7, #24]
 80015ca:	4313      	orrs	r3, r2
 80015cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80015ce:	69fb      	ldr	r3, [r7, #28]
 80015d0:	08da      	lsrs	r2, r3, #3
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	3208      	adds	r2, #8
 80015d6:	69b9      	ldr	r1, [r7, #24]
 80015d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80015e2:	69fb      	ldr	r3, [r7, #28]
 80015e4:	005b      	lsls	r3, r3, #1
 80015e6:	2203      	movs	r2, #3
 80015e8:	fa02 f303 	lsl.w	r3, r2, r3
 80015ec:	43db      	mvns	r3, r3
 80015ee:	69ba      	ldr	r2, [r7, #24]
 80015f0:	4013      	ands	r3, r2
 80015f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	f003 0203 	and.w	r2, r3, #3
 80015fc:	69fb      	ldr	r3, [r7, #28]
 80015fe:	005b      	lsls	r3, r3, #1
 8001600:	fa02 f303 	lsl.w	r3, r2, r3
 8001604:	69ba      	ldr	r2, [r7, #24]
 8001606:	4313      	orrs	r3, r2
 8001608:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	69ba      	ldr	r2, [r7, #24]
 800160e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001618:	2b00      	cmp	r3, #0
 800161a:	f000 80ae 	beq.w	800177a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800161e:	2300      	movs	r3, #0
 8001620:	60fb      	str	r3, [r7, #12]
 8001622:	4b5d      	ldr	r3, [pc, #372]	@ (8001798 <HAL_GPIO_Init+0x300>)
 8001624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001626:	4a5c      	ldr	r2, [pc, #368]	@ (8001798 <HAL_GPIO_Init+0x300>)
 8001628:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800162c:	6453      	str	r3, [r2, #68]	@ 0x44
 800162e:	4b5a      	ldr	r3, [pc, #360]	@ (8001798 <HAL_GPIO_Init+0x300>)
 8001630:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001632:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001636:	60fb      	str	r3, [r7, #12]
 8001638:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800163a:	4a58      	ldr	r2, [pc, #352]	@ (800179c <HAL_GPIO_Init+0x304>)
 800163c:	69fb      	ldr	r3, [r7, #28]
 800163e:	089b      	lsrs	r3, r3, #2
 8001640:	3302      	adds	r3, #2
 8001642:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001646:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001648:	69fb      	ldr	r3, [r7, #28]
 800164a:	f003 0303 	and.w	r3, r3, #3
 800164e:	009b      	lsls	r3, r3, #2
 8001650:	220f      	movs	r2, #15
 8001652:	fa02 f303 	lsl.w	r3, r2, r3
 8001656:	43db      	mvns	r3, r3
 8001658:	69ba      	ldr	r2, [r7, #24]
 800165a:	4013      	ands	r3, r2
 800165c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4a4f      	ldr	r2, [pc, #316]	@ (80017a0 <HAL_GPIO_Init+0x308>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d025      	beq.n	80016b2 <HAL_GPIO_Init+0x21a>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4a4e      	ldr	r2, [pc, #312]	@ (80017a4 <HAL_GPIO_Init+0x30c>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d01f      	beq.n	80016ae <HAL_GPIO_Init+0x216>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	4a4d      	ldr	r2, [pc, #308]	@ (80017a8 <HAL_GPIO_Init+0x310>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d019      	beq.n	80016aa <HAL_GPIO_Init+0x212>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4a4c      	ldr	r2, [pc, #304]	@ (80017ac <HAL_GPIO_Init+0x314>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d013      	beq.n	80016a6 <HAL_GPIO_Init+0x20e>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4a4b      	ldr	r2, [pc, #300]	@ (80017b0 <HAL_GPIO_Init+0x318>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d00d      	beq.n	80016a2 <HAL_GPIO_Init+0x20a>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4a4a      	ldr	r2, [pc, #296]	@ (80017b4 <HAL_GPIO_Init+0x31c>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d007      	beq.n	800169e <HAL_GPIO_Init+0x206>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	4a49      	ldr	r2, [pc, #292]	@ (80017b8 <HAL_GPIO_Init+0x320>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d101      	bne.n	800169a <HAL_GPIO_Init+0x202>
 8001696:	2306      	movs	r3, #6
 8001698:	e00c      	b.n	80016b4 <HAL_GPIO_Init+0x21c>
 800169a:	2307      	movs	r3, #7
 800169c:	e00a      	b.n	80016b4 <HAL_GPIO_Init+0x21c>
 800169e:	2305      	movs	r3, #5
 80016a0:	e008      	b.n	80016b4 <HAL_GPIO_Init+0x21c>
 80016a2:	2304      	movs	r3, #4
 80016a4:	e006      	b.n	80016b4 <HAL_GPIO_Init+0x21c>
 80016a6:	2303      	movs	r3, #3
 80016a8:	e004      	b.n	80016b4 <HAL_GPIO_Init+0x21c>
 80016aa:	2302      	movs	r3, #2
 80016ac:	e002      	b.n	80016b4 <HAL_GPIO_Init+0x21c>
 80016ae:	2301      	movs	r3, #1
 80016b0:	e000      	b.n	80016b4 <HAL_GPIO_Init+0x21c>
 80016b2:	2300      	movs	r3, #0
 80016b4:	69fa      	ldr	r2, [r7, #28]
 80016b6:	f002 0203 	and.w	r2, r2, #3
 80016ba:	0092      	lsls	r2, r2, #2
 80016bc:	4093      	lsls	r3, r2
 80016be:	69ba      	ldr	r2, [r7, #24]
 80016c0:	4313      	orrs	r3, r2
 80016c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016c4:	4935      	ldr	r1, [pc, #212]	@ (800179c <HAL_GPIO_Init+0x304>)
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	089b      	lsrs	r3, r3, #2
 80016ca:	3302      	adds	r3, #2
 80016cc:	69ba      	ldr	r2, [r7, #24]
 80016ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80016d2:	4b3a      	ldr	r3, [pc, #232]	@ (80017bc <HAL_GPIO_Init+0x324>)
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	43db      	mvns	r3, r3
 80016dc:	69ba      	ldr	r2, [r7, #24]
 80016de:	4013      	ands	r3, r2
 80016e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d003      	beq.n	80016f6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80016ee:	69ba      	ldr	r2, [r7, #24]
 80016f0:	693b      	ldr	r3, [r7, #16]
 80016f2:	4313      	orrs	r3, r2
 80016f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80016f6:	4a31      	ldr	r2, [pc, #196]	@ (80017bc <HAL_GPIO_Init+0x324>)
 80016f8:	69bb      	ldr	r3, [r7, #24]
 80016fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80016fc:	4b2f      	ldr	r3, [pc, #188]	@ (80017bc <HAL_GPIO_Init+0x324>)
 80016fe:	68db      	ldr	r3, [r3, #12]
 8001700:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	43db      	mvns	r3, r3
 8001706:	69ba      	ldr	r2, [r7, #24]
 8001708:	4013      	ands	r3, r2
 800170a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001714:	2b00      	cmp	r3, #0
 8001716:	d003      	beq.n	8001720 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001718:	69ba      	ldr	r2, [r7, #24]
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	4313      	orrs	r3, r2
 800171e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001720:	4a26      	ldr	r2, [pc, #152]	@ (80017bc <HAL_GPIO_Init+0x324>)
 8001722:	69bb      	ldr	r3, [r7, #24]
 8001724:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001726:	4b25      	ldr	r3, [pc, #148]	@ (80017bc <HAL_GPIO_Init+0x324>)
 8001728:	685b      	ldr	r3, [r3, #4]
 800172a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800172c:	693b      	ldr	r3, [r7, #16]
 800172e:	43db      	mvns	r3, r3
 8001730:	69ba      	ldr	r2, [r7, #24]
 8001732:	4013      	ands	r3, r2
 8001734:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800173e:	2b00      	cmp	r3, #0
 8001740:	d003      	beq.n	800174a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001742:	69ba      	ldr	r2, [r7, #24]
 8001744:	693b      	ldr	r3, [r7, #16]
 8001746:	4313      	orrs	r3, r2
 8001748:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800174a:	4a1c      	ldr	r2, [pc, #112]	@ (80017bc <HAL_GPIO_Init+0x324>)
 800174c:	69bb      	ldr	r3, [r7, #24]
 800174e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001750:	4b1a      	ldr	r3, [pc, #104]	@ (80017bc <HAL_GPIO_Init+0x324>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001756:	693b      	ldr	r3, [r7, #16]
 8001758:	43db      	mvns	r3, r3
 800175a:	69ba      	ldr	r2, [r7, #24]
 800175c:	4013      	ands	r3, r2
 800175e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001768:	2b00      	cmp	r3, #0
 800176a:	d003      	beq.n	8001774 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800176c:	69ba      	ldr	r2, [r7, #24]
 800176e:	693b      	ldr	r3, [r7, #16]
 8001770:	4313      	orrs	r3, r2
 8001772:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001774:	4a11      	ldr	r2, [pc, #68]	@ (80017bc <HAL_GPIO_Init+0x324>)
 8001776:	69bb      	ldr	r3, [r7, #24]
 8001778:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800177a:	69fb      	ldr	r3, [r7, #28]
 800177c:	3301      	adds	r3, #1
 800177e:	61fb      	str	r3, [r7, #28]
 8001780:	69fb      	ldr	r3, [r7, #28]
 8001782:	2b0f      	cmp	r3, #15
 8001784:	f67f ae96 	bls.w	80014b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001788:	bf00      	nop
 800178a:	bf00      	nop
 800178c:	3724      	adds	r7, #36	@ 0x24
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	40023800 	.word	0x40023800
 800179c:	40013800 	.word	0x40013800
 80017a0:	40020000 	.word	0x40020000
 80017a4:	40020400 	.word	0x40020400
 80017a8:	40020800 	.word	0x40020800
 80017ac:	40020c00 	.word	0x40020c00
 80017b0:	40021000 	.word	0x40021000
 80017b4:	40021400 	.word	0x40021400
 80017b8:	40021800 	.word	0x40021800
 80017bc:	40013c00 	.word	0x40013c00

080017c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
 80017c8:	460b      	mov	r3, r1
 80017ca:	807b      	strh	r3, [r7, #2]
 80017cc:	4613      	mov	r3, r2
 80017ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80017d0:	787b      	ldrb	r3, [r7, #1]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d003      	beq.n	80017de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017d6:	887a      	ldrh	r2, [r7, #2]
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80017dc:	e003      	b.n	80017e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80017de:	887b      	ldrh	r3, [r7, #2]
 80017e0:	041a      	lsls	r2, r3, #16
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	619a      	str	r2, [r3, #24]
}
 80017e6:	bf00      	nop
 80017e8:	370c      	adds	r7, #12
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr
	...

080017f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d101      	bne.n	8001806 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e12b      	b.n	8001a5e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800180c:	b2db      	uxtb	r3, r3
 800180e:	2b00      	cmp	r3, #0
 8001810:	d106      	bne.n	8001820 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	2200      	movs	r2, #0
 8001816:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800181a:	6878      	ldr	r0, [r7, #4]
 800181c:	f7ff f816 	bl	800084c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2224      	movs	r2, #36	@ 0x24
 8001824:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f022 0201 	bic.w	r2, r2, #1
 8001836:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001846:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001856:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001858:	f001 f8b8 	bl	80029cc <HAL_RCC_GetPCLK1Freq>
 800185c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	4a81      	ldr	r2, [pc, #516]	@ (8001a68 <HAL_I2C_Init+0x274>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d807      	bhi.n	8001878 <HAL_I2C_Init+0x84>
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	4a80      	ldr	r2, [pc, #512]	@ (8001a6c <HAL_I2C_Init+0x278>)
 800186c:	4293      	cmp	r3, r2
 800186e:	bf94      	ite	ls
 8001870:	2301      	movls	r3, #1
 8001872:	2300      	movhi	r3, #0
 8001874:	b2db      	uxtb	r3, r3
 8001876:	e006      	b.n	8001886 <HAL_I2C_Init+0x92>
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	4a7d      	ldr	r2, [pc, #500]	@ (8001a70 <HAL_I2C_Init+0x27c>)
 800187c:	4293      	cmp	r3, r2
 800187e:	bf94      	ite	ls
 8001880:	2301      	movls	r3, #1
 8001882:	2300      	movhi	r3, #0
 8001884:	b2db      	uxtb	r3, r3
 8001886:	2b00      	cmp	r3, #0
 8001888:	d001      	beq.n	800188e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	e0e7      	b.n	8001a5e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	4a78      	ldr	r2, [pc, #480]	@ (8001a74 <HAL_I2C_Init+0x280>)
 8001892:	fba2 2303 	umull	r2, r3, r2, r3
 8001896:	0c9b      	lsrs	r3, r3, #18
 8001898:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	68ba      	ldr	r2, [r7, #8]
 80018aa:	430a      	orrs	r2, r1
 80018ac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	6a1b      	ldr	r3, [r3, #32]
 80018b4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	4a6a      	ldr	r2, [pc, #424]	@ (8001a68 <HAL_I2C_Init+0x274>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d802      	bhi.n	80018c8 <HAL_I2C_Init+0xd4>
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	3301      	adds	r3, #1
 80018c6:	e009      	b.n	80018dc <HAL_I2C_Init+0xe8>
 80018c8:	68bb      	ldr	r3, [r7, #8]
 80018ca:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80018ce:	fb02 f303 	mul.w	r3, r2, r3
 80018d2:	4a69      	ldr	r2, [pc, #420]	@ (8001a78 <HAL_I2C_Init+0x284>)
 80018d4:	fba2 2303 	umull	r2, r3, r2, r3
 80018d8:	099b      	lsrs	r3, r3, #6
 80018da:	3301      	adds	r3, #1
 80018dc:	687a      	ldr	r2, [r7, #4]
 80018de:	6812      	ldr	r2, [r2, #0]
 80018e0:	430b      	orrs	r3, r1
 80018e2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	69db      	ldr	r3, [r3, #28]
 80018ea:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80018ee:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	685b      	ldr	r3, [r3, #4]
 80018f6:	495c      	ldr	r1, [pc, #368]	@ (8001a68 <HAL_I2C_Init+0x274>)
 80018f8:	428b      	cmp	r3, r1
 80018fa:	d819      	bhi.n	8001930 <HAL_I2C_Init+0x13c>
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	1e59      	subs	r1, r3, #1
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	005b      	lsls	r3, r3, #1
 8001906:	fbb1 f3f3 	udiv	r3, r1, r3
 800190a:	1c59      	adds	r1, r3, #1
 800190c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001910:	400b      	ands	r3, r1
 8001912:	2b00      	cmp	r3, #0
 8001914:	d00a      	beq.n	800192c <HAL_I2C_Init+0x138>
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	1e59      	subs	r1, r3, #1
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	005b      	lsls	r3, r3, #1
 8001920:	fbb1 f3f3 	udiv	r3, r1, r3
 8001924:	3301      	adds	r3, #1
 8001926:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800192a:	e051      	b.n	80019d0 <HAL_I2C_Init+0x1dc>
 800192c:	2304      	movs	r3, #4
 800192e:	e04f      	b.n	80019d0 <HAL_I2C_Init+0x1dc>
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d111      	bne.n	800195c <HAL_I2C_Init+0x168>
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	1e58      	subs	r0, r3, #1
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6859      	ldr	r1, [r3, #4]
 8001940:	460b      	mov	r3, r1
 8001942:	005b      	lsls	r3, r3, #1
 8001944:	440b      	add	r3, r1
 8001946:	fbb0 f3f3 	udiv	r3, r0, r3
 800194a:	3301      	adds	r3, #1
 800194c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001950:	2b00      	cmp	r3, #0
 8001952:	bf0c      	ite	eq
 8001954:	2301      	moveq	r3, #1
 8001956:	2300      	movne	r3, #0
 8001958:	b2db      	uxtb	r3, r3
 800195a:	e012      	b.n	8001982 <HAL_I2C_Init+0x18e>
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	1e58      	subs	r0, r3, #1
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6859      	ldr	r1, [r3, #4]
 8001964:	460b      	mov	r3, r1
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	440b      	add	r3, r1
 800196a:	0099      	lsls	r1, r3, #2
 800196c:	440b      	add	r3, r1
 800196e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001972:	3301      	adds	r3, #1
 8001974:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001978:	2b00      	cmp	r3, #0
 800197a:	bf0c      	ite	eq
 800197c:	2301      	moveq	r3, #1
 800197e:	2300      	movne	r3, #0
 8001980:	b2db      	uxtb	r3, r3
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <HAL_I2C_Init+0x196>
 8001986:	2301      	movs	r3, #1
 8001988:	e022      	b.n	80019d0 <HAL_I2C_Init+0x1dc>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	689b      	ldr	r3, [r3, #8]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d10e      	bne.n	80019b0 <HAL_I2C_Init+0x1bc>
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	1e58      	subs	r0, r3, #1
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6859      	ldr	r1, [r3, #4]
 800199a:	460b      	mov	r3, r1
 800199c:	005b      	lsls	r3, r3, #1
 800199e:	440b      	add	r3, r1
 80019a0:	fbb0 f3f3 	udiv	r3, r0, r3
 80019a4:	3301      	adds	r3, #1
 80019a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80019ae:	e00f      	b.n	80019d0 <HAL_I2C_Init+0x1dc>
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	1e58      	subs	r0, r3, #1
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6859      	ldr	r1, [r3, #4]
 80019b8:	460b      	mov	r3, r1
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	440b      	add	r3, r1
 80019be:	0099      	lsls	r1, r3, #2
 80019c0:	440b      	add	r3, r1
 80019c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80019c6:	3301      	adds	r3, #1
 80019c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019cc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80019d0:	6879      	ldr	r1, [r7, #4]
 80019d2:	6809      	ldr	r1, [r1, #0]
 80019d4:	4313      	orrs	r3, r2
 80019d6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	69da      	ldr	r2, [r3, #28]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6a1b      	ldr	r3, [r3, #32]
 80019ea:	431a      	orrs	r2, r3
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	430a      	orrs	r2, r1
 80019f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80019fe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001a02:	687a      	ldr	r2, [r7, #4]
 8001a04:	6911      	ldr	r1, [r2, #16]
 8001a06:	687a      	ldr	r2, [r7, #4]
 8001a08:	68d2      	ldr	r2, [r2, #12]
 8001a0a:	4311      	orrs	r1, r2
 8001a0c:	687a      	ldr	r2, [r7, #4]
 8001a0e:	6812      	ldr	r2, [r2, #0]
 8001a10:	430b      	orrs	r3, r1
 8001a12:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	68db      	ldr	r3, [r3, #12]
 8001a1a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	695a      	ldr	r2, [r3, #20]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	699b      	ldr	r3, [r3, #24]
 8001a26:	431a      	orrs	r2, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	430a      	orrs	r2, r1
 8001a2e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f042 0201 	orr.w	r2, r2, #1
 8001a3e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2200      	movs	r2, #0
 8001a44:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2220      	movs	r2, #32
 8001a4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2200      	movs	r2, #0
 8001a52:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2200      	movs	r2, #0
 8001a58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001a5c:	2300      	movs	r3, #0
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	3710      	adds	r7, #16
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	000186a0 	.word	0x000186a0
 8001a6c:	001e847f 	.word	0x001e847f
 8001a70:	003d08ff 	.word	0x003d08ff
 8001a74:	431bde83 	.word	0x431bde83
 8001a78:	10624dd3 	.word	0x10624dd3

08001a7c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b088      	sub	sp, #32
 8001a80:	af02      	add	r7, sp, #8
 8001a82:	60f8      	str	r0, [r7, #12]
 8001a84:	607a      	str	r2, [r7, #4]
 8001a86:	461a      	mov	r2, r3
 8001a88:	460b      	mov	r3, r1
 8001a8a:	817b      	strh	r3, [r7, #10]
 8001a8c:	4613      	mov	r3, r2
 8001a8e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001a90:	f7ff fb18 	bl	80010c4 <HAL_GetTick>
 8001a94:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	2b20      	cmp	r3, #32
 8001aa0:	f040 80e0 	bne.w	8001c64 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	9300      	str	r3, [sp, #0]
 8001aa8:	2319      	movs	r3, #25
 8001aaa:	2201      	movs	r2, #1
 8001aac:	4970      	ldr	r1, [pc, #448]	@ (8001c70 <HAL_I2C_Master_Transmit+0x1f4>)
 8001aae:	68f8      	ldr	r0, [r7, #12]
 8001ab0:	f000 fc64 	bl	800237c <I2C_WaitOnFlagUntilTimeout>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001aba:	2302      	movs	r3, #2
 8001abc:	e0d3      	b.n	8001c66 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d101      	bne.n	8001acc <HAL_I2C_Master_Transmit+0x50>
 8001ac8:	2302      	movs	r3, #2
 8001aca:	e0cc      	b.n	8001c66 <HAL_I2C_Master_Transmit+0x1ea>
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	2201      	movs	r2, #1
 8001ad0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 0301 	and.w	r3, r3, #1
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d007      	beq.n	8001af2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f042 0201 	orr.w	r2, r2, #1
 8001af0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001b00:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	2221      	movs	r2, #33	@ 0x21
 8001b06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	2210      	movs	r2, #16
 8001b0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	2200      	movs	r2, #0
 8001b16:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	687a      	ldr	r2, [r7, #4]
 8001b1c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	893a      	ldrh	r2, [r7, #8]
 8001b22:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b28:	b29a      	uxth	r2, r3
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	4a50      	ldr	r2, [pc, #320]	@ (8001c74 <HAL_I2C_Master_Transmit+0x1f8>)
 8001b32:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001b34:	8979      	ldrh	r1, [r7, #10]
 8001b36:	697b      	ldr	r3, [r7, #20]
 8001b38:	6a3a      	ldr	r2, [r7, #32]
 8001b3a:	68f8      	ldr	r0, [r7, #12]
 8001b3c:	f000 face 	bl	80020dc <I2C_MasterRequestWrite>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e08d      	b.n	8001c66 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	613b      	str	r3, [r7, #16]
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	695b      	ldr	r3, [r3, #20]
 8001b54:	613b      	str	r3, [r7, #16]
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	699b      	ldr	r3, [r3, #24]
 8001b5c:	613b      	str	r3, [r7, #16]
 8001b5e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001b60:	e066      	b.n	8001c30 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b62:	697a      	ldr	r2, [r7, #20]
 8001b64:	6a39      	ldr	r1, [r7, #32]
 8001b66:	68f8      	ldr	r0, [r7, #12]
 8001b68:	f000 fd22 	bl	80025b0 <I2C_WaitOnTXEFlagUntilTimeout>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d00d      	beq.n	8001b8e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b76:	2b04      	cmp	r3, #4
 8001b78:	d107      	bne.n	8001b8a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	681a      	ldr	r2, [r3, #0]
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001b88:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e06b      	b.n	8001c66 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b92:	781a      	ldrb	r2, [r3, #0]
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b9e:	1c5a      	adds	r2, r3, #1
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ba8:	b29b      	uxth	r3, r3
 8001baa:	3b01      	subs	r3, #1
 8001bac:	b29a      	uxth	r2, r3
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bb6:	3b01      	subs	r3, #1
 8001bb8:	b29a      	uxth	r2, r3
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	695b      	ldr	r3, [r3, #20]
 8001bc4:	f003 0304 	and.w	r3, r3, #4
 8001bc8:	2b04      	cmp	r3, #4
 8001bca:	d11b      	bne.n	8001c04 <HAL_I2C_Master_Transmit+0x188>
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d017      	beq.n	8001c04 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bd8:	781a      	ldrb	r2, [r3, #0]
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001be4:	1c5a      	adds	r2, r3, #1
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bee:	b29b      	uxth	r3, r3
 8001bf0:	3b01      	subs	r3, #1
 8001bf2:	b29a      	uxth	r2, r3
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bfc:	3b01      	subs	r3, #1
 8001bfe:	b29a      	uxth	r2, r3
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c04:	697a      	ldr	r2, [r7, #20]
 8001c06:	6a39      	ldr	r1, [r7, #32]
 8001c08:	68f8      	ldr	r0, [r7, #12]
 8001c0a:	f000 fd19 	bl	8002640 <I2C_WaitOnBTFFlagUntilTimeout>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d00d      	beq.n	8001c30 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c18:	2b04      	cmp	r3, #4
 8001c1a:	d107      	bne.n	8001c2c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c2a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001c2c:	2301      	movs	r3, #1
 8001c2e:	e01a      	b.n	8001c66 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d194      	bne.n	8001b62 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c46:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	2220      	movs	r2, #32
 8001c4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	2200      	movs	r2, #0
 8001c54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001c60:	2300      	movs	r3, #0
 8001c62:	e000      	b.n	8001c66 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001c64:	2302      	movs	r3, #2
  }
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3718      	adds	r7, #24
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	00100002 	.word	0x00100002
 8001c74:	ffff0000 	.word	0xffff0000

08001c78 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b08c      	sub	sp, #48	@ 0x30
 8001c7c:	af02      	add	r7, sp, #8
 8001c7e:	60f8      	str	r0, [r7, #12]
 8001c80:	607a      	str	r2, [r7, #4]
 8001c82:	461a      	mov	r2, r3
 8001c84:	460b      	mov	r3, r1
 8001c86:	817b      	strh	r3, [r7, #10]
 8001c88:	4613      	mov	r3, r2
 8001c8a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001c8c:	f7ff fa1a 	bl	80010c4 <HAL_GetTick>
 8001c90:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c98:	b2db      	uxtb	r3, r3
 8001c9a:	2b20      	cmp	r3, #32
 8001c9c:	f040 8217 	bne.w	80020ce <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ca2:	9300      	str	r3, [sp, #0]
 8001ca4:	2319      	movs	r3, #25
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	497c      	ldr	r1, [pc, #496]	@ (8001e9c <HAL_I2C_Master_Receive+0x224>)
 8001caa:	68f8      	ldr	r0, [r7, #12]
 8001cac:	f000 fb66 	bl	800237c <I2C_WaitOnFlagUntilTimeout>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8001cb6:	2302      	movs	r3, #2
 8001cb8:	e20a      	b.n	80020d0 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d101      	bne.n	8001cc8 <HAL_I2C_Master_Receive+0x50>
 8001cc4:	2302      	movs	r3, #2
 8001cc6:	e203      	b.n	80020d0 <HAL_I2C_Master_Receive+0x458>
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f003 0301 	and.w	r3, r3, #1
 8001cda:	2b01      	cmp	r3, #1
 8001cdc:	d007      	beq.n	8001cee <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	f042 0201 	orr.w	r2, r2, #1
 8001cec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	681a      	ldr	r2, [r3, #0]
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001cfc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	2222      	movs	r2, #34	@ 0x22
 8001d02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	2210      	movs	r2, #16
 8001d0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	2200      	movs	r2, #0
 8001d12:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	687a      	ldr	r2, [r7, #4]
 8001d18:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	893a      	ldrh	r2, [r7, #8]
 8001d1e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d24:	b29a      	uxth	r2, r3
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	4a5c      	ldr	r2, [pc, #368]	@ (8001ea0 <HAL_I2C_Master_Receive+0x228>)
 8001d2e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001d30:	8979      	ldrh	r1, [r7, #10]
 8001d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d34:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001d36:	68f8      	ldr	r0, [r7, #12]
 8001d38:	f000 fa52 	bl	80021e0 <I2C_MasterRequestRead>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	e1c4      	b.n	80020d0 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d113      	bne.n	8001d76 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d4e:	2300      	movs	r3, #0
 8001d50:	623b      	str	r3, [r7, #32]
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	695b      	ldr	r3, [r3, #20]
 8001d58:	623b      	str	r3, [r7, #32]
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	699b      	ldr	r3, [r3, #24]
 8001d60:	623b      	str	r3, [r7, #32]
 8001d62:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001d72:	601a      	str	r2, [r3, #0]
 8001d74:	e198      	b.n	80020a8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	d11b      	bne.n	8001db6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001d8c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d8e:	2300      	movs	r3, #0
 8001d90:	61fb      	str	r3, [r7, #28]
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	695b      	ldr	r3, [r3, #20]
 8001d98:	61fb      	str	r3, [r7, #28]
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	699b      	ldr	r3, [r3, #24]
 8001da0:	61fb      	str	r3, [r7, #28]
 8001da2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001db2:	601a      	str	r2, [r3, #0]
 8001db4:	e178      	b.n	80020a8 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dba:	2b02      	cmp	r3, #2
 8001dbc:	d11b      	bne.n	8001df6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001dcc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001ddc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001dde:	2300      	movs	r3, #0
 8001de0:	61bb      	str	r3, [r7, #24]
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	695b      	ldr	r3, [r3, #20]
 8001de8:	61bb      	str	r3, [r7, #24]
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	699b      	ldr	r3, [r3, #24]
 8001df0:	61bb      	str	r3, [r7, #24]
 8001df2:	69bb      	ldr	r3, [r7, #24]
 8001df4:	e158      	b.n	80020a8 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001e04:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e06:	2300      	movs	r3, #0
 8001e08:	617b      	str	r3, [r7, #20]
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	695b      	ldr	r3, [r3, #20]
 8001e10:	617b      	str	r3, [r7, #20]
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	699b      	ldr	r3, [r3, #24]
 8001e18:	617b      	str	r3, [r7, #20]
 8001e1a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001e1c:	e144      	b.n	80020a8 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e22:	2b03      	cmp	r3, #3
 8001e24:	f200 80f1 	bhi.w	800200a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d123      	bne.n	8001e78 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e32:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001e34:	68f8      	ldr	r0, [r7, #12]
 8001e36:	f000 fc4b 	bl	80026d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8001e40:	2301      	movs	r3, #1
 8001e42:	e145      	b.n	80020d0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	691a      	ldr	r2, [r3, #16]
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e4e:	b2d2      	uxtb	r2, r2
 8001e50:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e56:	1c5a      	adds	r2, r3, #1
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e60:	3b01      	subs	r3, #1
 8001e62:	b29a      	uxth	r2, r3
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e6c:	b29b      	uxth	r3, r3
 8001e6e:	3b01      	subs	r3, #1
 8001e70:	b29a      	uxth	r2, r3
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001e76:	e117      	b.n	80020a8 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e7c:	2b02      	cmp	r3, #2
 8001e7e:	d14e      	bne.n	8001f1e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e82:	9300      	str	r3, [sp, #0]
 8001e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e86:	2200      	movs	r2, #0
 8001e88:	4906      	ldr	r1, [pc, #24]	@ (8001ea4 <HAL_I2C_Master_Receive+0x22c>)
 8001e8a:	68f8      	ldr	r0, [r7, #12]
 8001e8c:	f000 fa76 	bl	800237c <I2C_WaitOnFlagUntilTimeout>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d008      	beq.n	8001ea8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e11a      	b.n	80020d0 <HAL_I2C_Master_Receive+0x458>
 8001e9a:	bf00      	nop
 8001e9c:	00100002 	.word	0x00100002
 8001ea0:	ffff0000 	.word	0xffff0000
 8001ea4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001eb6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	691a      	ldr	r2, [r3, #16]
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ec2:	b2d2      	uxtb	r2, r2
 8001ec4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eca:	1c5a      	adds	r2, r3, #1
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ed4:	3b01      	subs	r3, #1
 8001ed6:	b29a      	uxth	r2, r3
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ee0:	b29b      	uxth	r3, r3
 8001ee2:	3b01      	subs	r3, #1
 8001ee4:	b29a      	uxth	r2, r3
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	691a      	ldr	r2, [r3, #16]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ef4:	b2d2      	uxtb	r2, r2
 8001ef6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001efc:	1c5a      	adds	r2, r3, #1
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f06:	3b01      	subs	r3, #1
 8001f08:	b29a      	uxth	r2, r3
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f12:	b29b      	uxth	r3, r3
 8001f14:	3b01      	subs	r3, #1
 8001f16:	b29a      	uxth	r2, r3
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001f1c:	e0c4      	b.n	80020a8 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f20:	9300      	str	r3, [sp, #0]
 8001f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f24:	2200      	movs	r2, #0
 8001f26:	496c      	ldr	r1, [pc, #432]	@ (80020d8 <HAL_I2C_Master_Receive+0x460>)
 8001f28:	68f8      	ldr	r0, [r7, #12]
 8001f2a:	f000 fa27 	bl	800237c <I2C_WaitOnFlagUntilTimeout>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d001      	beq.n	8001f38 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e0cb      	b.n	80020d0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f46:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	691a      	ldr	r2, [r3, #16]
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f52:	b2d2      	uxtb	r2, r2
 8001f54:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f5a:	1c5a      	adds	r2, r3, #1
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f64:	3b01      	subs	r3, #1
 8001f66:	b29a      	uxth	r2, r3
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f70:	b29b      	uxth	r3, r3
 8001f72:	3b01      	subs	r3, #1
 8001f74:	b29a      	uxth	r2, r3
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f7c:	9300      	str	r3, [sp, #0]
 8001f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f80:	2200      	movs	r2, #0
 8001f82:	4955      	ldr	r1, [pc, #340]	@ (80020d8 <HAL_I2C_Master_Receive+0x460>)
 8001f84:	68f8      	ldr	r0, [r7, #12]
 8001f86:	f000 f9f9 	bl	800237c <I2C_WaitOnFlagUntilTimeout>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d001      	beq.n	8001f94 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	e09d      	b.n	80020d0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001fa2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	691a      	ldr	r2, [r3, #16]
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fae:	b2d2      	uxtb	r2, r2
 8001fb0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fb6:	1c5a      	adds	r2, r3, #1
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fc0:	3b01      	subs	r3, #1
 8001fc2:	b29a      	uxth	r2, r3
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fcc:	b29b      	uxth	r3, r3
 8001fce:	3b01      	subs	r3, #1
 8001fd0:	b29a      	uxth	r2, r3
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	691a      	ldr	r2, [r3, #16]
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fe0:	b2d2      	uxtb	r2, r2
 8001fe2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fe8:	1c5a      	adds	r2, r3, #1
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ff2:	3b01      	subs	r3, #1
 8001ff4:	b29a      	uxth	r2, r3
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ffe:	b29b      	uxth	r3, r3
 8002000:	3b01      	subs	r3, #1
 8002002:	b29a      	uxth	r2, r3
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002008:	e04e      	b.n	80020a8 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800200a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800200c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800200e:	68f8      	ldr	r0, [r7, #12]
 8002010:	f000 fb5e 	bl	80026d0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	e058      	b.n	80020d0 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	691a      	ldr	r2, [r3, #16]
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002028:	b2d2      	uxtb	r2, r2
 800202a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002030:	1c5a      	adds	r2, r3, #1
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800203a:	3b01      	subs	r3, #1
 800203c:	b29a      	uxth	r2, r3
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002046:	b29b      	uxth	r3, r3
 8002048:	3b01      	subs	r3, #1
 800204a:	b29a      	uxth	r2, r3
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	695b      	ldr	r3, [r3, #20]
 8002056:	f003 0304 	and.w	r3, r3, #4
 800205a:	2b04      	cmp	r3, #4
 800205c:	d124      	bne.n	80020a8 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002062:	2b03      	cmp	r3, #3
 8002064:	d107      	bne.n	8002076 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002074:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	691a      	ldr	r2, [r3, #16]
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002080:	b2d2      	uxtb	r2, r2
 8002082:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002088:	1c5a      	adds	r2, r3, #1
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002092:	3b01      	subs	r3, #1
 8002094:	b29a      	uxth	r2, r3
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800209e:	b29b      	uxth	r3, r3
 80020a0:	3b01      	subs	r3, #1
 80020a2:	b29a      	uxth	r2, r3
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	f47f aeb6 	bne.w	8001e1e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	2220      	movs	r2, #32
 80020b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	2200      	movs	r2, #0
 80020be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	2200      	movs	r2, #0
 80020c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80020ca:	2300      	movs	r3, #0
 80020cc:	e000      	b.n	80020d0 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80020ce:	2302      	movs	r3, #2
  }
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3728      	adds	r7, #40	@ 0x28
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	00010004 	.word	0x00010004

080020dc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b088      	sub	sp, #32
 80020e0:	af02      	add	r7, sp, #8
 80020e2:	60f8      	str	r0, [r7, #12]
 80020e4:	607a      	str	r2, [r7, #4]
 80020e6:	603b      	str	r3, [r7, #0]
 80020e8:	460b      	mov	r3, r1
 80020ea:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020f0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80020f2:	697b      	ldr	r3, [r7, #20]
 80020f4:	2b08      	cmp	r3, #8
 80020f6:	d006      	beq.n	8002106 <I2C_MasterRequestWrite+0x2a>
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	2b01      	cmp	r3, #1
 80020fc:	d003      	beq.n	8002106 <I2C_MasterRequestWrite+0x2a>
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002104:	d108      	bne.n	8002118 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002114:	601a      	str	r2, [r3, #0]
 8002116:	e00b      	b.n	8002130 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800211c:	2b12      	cmp	r3, #18
 800211e:	d107      	bne.n	8002130 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800212e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	9300      	str	r3, [sp, #0]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2200      	movs	r2, #0
 8002138:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800213c:	68f8      	ldr	r0, [r7, #12]
 800213e:	f000 f91d 	bl	800237c <I2C_WaitOnFlagUntilTimeout>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d00d      	beq.n	8002164 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002152:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002156:	d103      	bne.n	8002160 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800215e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002160:	2303      	movs	r3, #3
 8002162:	e035      	b.n	80021d0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	691b      	ldr	r3, [r3, #16]
 8002168:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800216c:	d108      	bne.n	8002180 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800216e:	897b      	ldrh	r3, [r7, #10]
 8002170:	b2db      	uxtb	r3, r3
 8002172:	461a      	mov	r2, r3
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800217c:	611a      	str	r2, [r3, #16]
 800217e:	e01b      	b.n	80021b8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002180:	897b      	ldrh	r3, [r7, #10]
 8002182:	11db      	asrs	r3, r3, #7
 8002184:	b2db      	uxtb	r3, r3
 8002186:	f003 0306 	and.w	r3, r3, #6
 800218a:	b2db      	uxtb	r3, r3
 800218c:	f063 030f 	orn	r3, r3, #15
 8002190:	b2da      	uxtb	r2, r3
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	687a      	ldr	r2, [r7, #4]
 800219c:	490e      	ldr	r1, [pc, #56]	@ (80021d8 <I2C_MasterRequestWrite+0xfc>)
 800219e:	68f8      	ldr	r0, [r7, #12]
 80021a0:	f000 f966 	bl	8002470 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d001      	beq.n	80021ae <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e010      	b.n	80021d0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80021ae:	897b      	ldrh	r3, [r7, #10]
 80021b0:	b2da      	uxtb	r2, r3
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	687a      	ldr	r2, [r7, #4]
 80021bc:	4907      	ldr	r1, [pc, #28]	@ (80021dc <I2C_MasterRequestWrite+0x100>)
 80021be:	68f8      	ldr	r0, [r7, #12]
 80021c0:	f000 f956 	bl	8002470 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80021ca:	2301      	movs	r3, #1
 80021cc:	e000      	b.n	80021d0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80021ce:	2300      	movs	r3, #0
}
 80021d0:	4618      	mov	r0, r3
 80021d2:	3718      	adds	r7, #24
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	00010008 	.word	0x00010008
 80021dc:	00010002 	.word	0x00010002

080021e0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b088      	sub	sp, #32
 80021e4:	af02      	add	r7, sp, #8
 80021e6:	60f8      	str	r0, [r7, #12]
 80021e8:	607a      	str	r2, [r7, #4]
 80021ea:	603b      	str	r3, [r7, #0]
 80021ec:	460b      	mov	r3, r1
 80021ee:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021f4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002204:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	2b08      	cmp	r3, #8
 800220a:	d006      	beq.n	800221a <I2C_MasterRequestRead+0x3a>
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	2b01      	cmp	r3, #1
 8002210:	d003      	beq.n	800221a <I2C_MasterRequestRead+0x3a>
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002218:	d108      	bne.n	800222c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002228:	601a      	str	r2, [r3, #0]
 800222a:	e00b      	b.n	8002244 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002230:	2b11      	cmp	r3, #17
 8002232:	d107      	bne.n	8002244 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	681a      	ldr	r2, [r3, #0]
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002242:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	9300      	str	r3, [sp, #0]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2200      	movs	r2, #0
 800224c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002250:	68f8      	ldr	r0, [r7, #12]
 8002252:	f000 f893 	bl	800237c <I2C_WaitOnFlagUntilTimeout>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d00d      	beq.n	8002278 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002266:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800226a:	d103      	bne.n	8002274 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002272:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002274:	2303      	movs	r3, #3
 8002276:	e079      	b.n	800236c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	691b      	ldr	r3, [r3, #16]
 800227c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002280:	d108      	bne.n	8002294 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002282:	897b      	ldrh	r3, [r7, #10]
 8002284:	b2db      	uxtb	r3, r3
 8002286:	f043 0301 	orr.w	r3, r3, #1
 800228a:	b2da      	uxtb	r2, r3
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	611a      	str	r2, [r3, #16]
 8002292:	e05f      	b.n	8002354 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002294:	897b      	ldrh	r3, [r7, #10]
 8002296:	11db      	asrs	r3, r3, #7
 8002298:	b2db      	uxtb	r3, r3
 800229a:	f003 0306 	and.w	r3, r3, #6
 800229e:	b2db      	uxtb	r3, r3
 80022a0:	f063 030f 	orn	r3, r3, #15
 80022a4:	b2da      	uxtb	r2, r3
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	4930      	ldr	r1, [pc, #192]	@ (8002374 <I2C_MasterRequestRead+0x194>)
 80022b2:	68f8      	ldr	r0, [r7, #12]
 80022b4:	f000 f8dc 	bl	8002470 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	e054      	b.n	800236c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80022c2:	897b      	ldrh	r3, [r7, #10]
 80022c4:	b2da      	uxtb	r2, r3
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	687a      	ldr	r2, [r7, #4]
 80022d0:	4929      	ldr	r1, [pc, #164]	@ (8002378 <I2C_MasterRequestRead+0x198>)
 80022d2:	68f8      	ldr	r0, [r7, #12]
 80022d4:	f000 f8cc 	bl	8002470 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d001      	beq.n	80022e2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	e044      	b.n	800236c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80022e2:	2300      	movs	r3, #0
 80022e4:	613b      	str	r3, [r7, #16]
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	695b      	ldr	r3, [r3, #20]
 80022ec:	613b      	str	r3, [r7, #16]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	699b      	ldr	r3, [r3, #24]
 80022f4:	613b      	str	r3, [r7, #16]
 80022f6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002306:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	9300      	str	r3, [sp, #0]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2200      	movs	r2, #0
 8002310:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002314:	68f8      	ldr	r0, [r7, #12]
 8002316:	f000 f831 	bl	800237c <I2C_WaitOnFlagUntilTimeout>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d00d      	beq.n	800233c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800232a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800232e:	d103      	bne.n	8002338 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002336:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8002338:	2303      	movs	r3, #3
 800233a:	e017      	b.n	800236c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800233c:	897b      	ldrh	r3, [r7, #10]
 800233e:	11db      	asrs	r3, r3, #7
 8002340:	b2db      	uxtb	r3, r3
 8002342:	f003 0306 	and.w	r3, r3, #6
 8002346:	b2db      	uxtb	r3, r3
 8002348:	f063 030e 	orn	r3, r3, #14
 800234c:	b2da      	uxtb	r2, r3
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	687a      	ldr	r2, [r7, #4]
 8002358:	4907      	ldr	r1, [pc, #28]	@ (8002378 <I2C_MasterRequestRead+0x198>)
 800235a:	68f8      	ldr	r0, [r7, #12]
 800235c:	f000 f888 	bl	8002470 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d001      	beq.n	800236a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e000      	b.n	800236c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800236a:	2300      	movs	r3, #0
}
 800236c:	4618      	mov	r0, r3
 800236e:	3718      	adds	r7, #24
 8002370:	46bd      	mov	sp, r7
 8002372:	bd80      	pop	{r7, pc}
 8002374:	00010008 	.word	0x00010008
 8002378:	00010002 	.word	0x00010002

0800237c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0
 8002382:	60f8      	str	r0, [r7, #12]
 8002384:	60b9      	str	r1, [r7, #8]
 8002386:	603b      	str	r3, [r7, #0]
 8002388:	4613      	mov	r3, r2
 800238a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800238c:	e048      	b.n	8002420 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002394:	d044      	beq.n	8002420 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002396:	f7fe fe95 	bl	80010c4 <HAL_GetTick>
 800239a:	4602      	mov	r2, r0
 800239c:	69bb      	ldr	r3, [r7, #24]
 800239e:	1ad3      	subs	r3, r2, r3
 80023a0:	683a      	ldr	r2, [r7, #0]
 80023a2:	429a      	cmp	r2, r3
 80023a4:	d302      	bcc.n	80023ac <I2C_WaitOnFlagUntilTimeout+0x30>
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d139      	bne.n	8002420 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	0c1b      	lsrs	r3, r3, #16
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	2b01      	cmp	r3, #1
 80023b4:	d10d      	bne.n	80023d2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	695b      	ldr	r3, [r3, #20]
 80023bc:	43da      	mvns	r2, r3
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	4013      	ands	r3, r2
 80023c2:	b29b      	uxth	r3, r3
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	bf0c      	ite	eq
 80023c8:	2301      	moveq	r3, #1
 80023ca:	2300      	movne	r3, #0
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	461a      	mov	r2, r3
 80023d0:	e00c      	b.n	80023ec <I2C_WaitOnFlagUntilTimeout+0x70>
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	699b      	ldr	r3, [r3, #24]
 80023d8:	43da      	mvns	r2, r3
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	4013      	ands	r3, r2
 80023de:	b29b      	uxth	r3, r3
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	bf0c      	ite	eq
 80023e4:	2301      	moveq	r3, #1
 80023e6:	2300      	movne	r3, #0
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	461a      	mov	r2, r3
 80023ec:	79fb      	ldrb	r3, [r7, #7]
 80023ee:	429a      	cmp	r2, r3
 80023f0:	d116      	bne.n	8002420 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	2200      	movs	r2, #0
 80023f6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	2220      	movs	r2, #32
 80023fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2200      	movs	r2, #0
 8002404:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800240c:	f043 0220 	orr.w	r2, r3, #32
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	2200      	movs	r2, #0
 8002418:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800241c:	2301      	movs	r3, #1
 800241e:	e023      	b.n	8002468 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	0c1b      	lsrs	r3, r3, #16
 8002424:	b2db      	uxtb	r3, r3
 8002426:	2b01      	cmp	r3, #1
 8002428:	d10d      	bne.n	8002446 <I2C_WaitOnFlagUntilTimeout+0xca>
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	695b      	ldr	r3, [r3, #20]
 8002430:	43da      	mvns	r2, r3
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	4013      	ands	r3, r2
 8002436:	b29b      	uxth	r3, r3
 8002438:	2b00      	cmp	r3, #0
 800243a:	bf0c      	ite	eq
 800243c:	2301      	moveq	r3, #1
 800243e:	2300      	movne	r3, #0
 8002440:	b2db      	uxtb	r3, r3
 8002442:	461a      	mov	r2, r3
 8002444:	e00c      	b.n	8002460 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	699b      	ldr	r3, [r3, #24]
 800244c:	43da      	mvns	r2, r3
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	4013      	ands	r3, r2
 8002452:	b29b      	uxth	r3, r3
 8002454:	2b00      	cmp	r3, #0
 8002456:	bf0c      	ite	eq
 8002458:	2301      	moveq	r3, #1
 800245a:	2300      	movne	r3, #0
 800245c:	b2db      	uxtb	r3, r3
 800245e:	461a      	mov	r2, r3
 8002460:	79fb      	ldrb	r3, [r7, #7]
 8002462:	429a      	cmp	r2, r3
 8002464:	d093      	beq.n	800238e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002466:	2300      	movs	r3, #0
}
 8002468:	4618      	mov	r0, r3
 800246a:	3710      	adds	r7, #16
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}

08002470 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	60f8      	str	r0, [r7, #12]
 8002478:	60b9      	str	r1, [r7, #8]
 800247a:	607a      	str	r2, [r7, #4]
 800247c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800247e:	e071      	b.n	8002564 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	695b      	ldr	r3, [r3, #20]
 8002486:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800248a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800248e:	d123      	bne.n	80024d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800249e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80024a8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	2200      	movs	r2, #0
 80024ae:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	2220      	movs	r2, #32
 80024b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	2200      	movs	r2, #0
 80024bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c4:	f043 0204 	orr.w	r2, r3, #4
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	2200      	movs	r2, #0
 80024d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e067      	b.n	80025a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80024de:	d041      	beq.n	8002564 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024e0:	f7fe fdf0 	bl	80010c4 <HAL_GetTick>
 80024e4:	4602      	mov	r2, r0
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	687a      	ldr	r2, [r7, #4]
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d302      	bcc.n	80024f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d136      	bne.n	8002564 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	0c1b      	lsrs	r3, r3, #16
 80024fa:	b2db      	uxtb	r3, r3
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d10c      	bne.n	800251a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	695b      	ldr	r3, [r3, #20]
 8002506:	43da      	mvns	r2, r3
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	4013      	ands	r3, r2
 800250c:	b29b      	uxth	r3, r3
 800250e:	2b00      	cmp	r3, #0
 8002510:	bf14      	ite	ne
 8002512:	2301      	movne	r3, #1
 8002514:	2300      	moveq	r3, #0
 8002516:	b2db      	uxtb	r3, r3
 8002518:	e00b      	b.n	8002532 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	699b      	ldr	r3, [r3, #24]
 8002520:	43da      	mvns	r2, r3
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	4013      	ands	r3, r2
 8002526:	b29b      	uxth	r3, r3
 8002528:	2b00      	cmp	r3, #0
 800252a:	bf14      	ite	ne
 800252c:	2301      	movne	r3, #1
 800252e:	2300      	moveq	r3, #0
 8002530:	b2db      	uxtb	r3, r3
 8002532:	2b00      	cmp	r3, #0
 8002534:	d016      	beq.n	8002564 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	2200      	movs	r2, #0
 800253a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2220      	movs	r2, #32
 8002540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2200      	movs	r2, #0
 8002548:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002550:	f043 0220 	orr.w	r2, r3, #32
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2200      	movs	r2, #0
 800255c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002560:	2301      	movs	r3, #1
 8002562:	e021      	b.n	80025a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	0c1b      	lsrs	r3, r3, #16
 8002568:	b2db      	uxtb	r3, r3
 800256a:	2b01      	cmp	r3, #1
 800256c:	d10c      	bne.n	8002588 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	695b      	ldr	r3, [r3, #20]
 8002574:	43da      	mvns	r2, r3
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	4013      	ands	r3, r2
 800257a:	b29b      	uxth	r3, r3
 800257c:	2b00      	cmp	r3, #0
 800257e:	bf14      	ite	ne
 8002580:	2301      	movne	r3, #1
 8002582:	2300      	moveq	r3, #0
 8002584:	b2db      	uxtb	r3, r3
 8002586:	e00b      	b.n	80025a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	699b      	ldr	r3, [r3, #24]
 800258e:	43da      	mvns	r2, r3
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	4013      	ands	r3, r2
 8002594:	b29b      	uxth	r3, r3
 8002596:	2b00      	cmp	r3, #0
 8002598:	bf14      	ite	ne
 800259a:	2301      	movne	r3, #1
 800259c:	2300      	moveq	r3, #0
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	f47f af6d 	bne.w	8002480 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80025a6:	2300      	movs	r3, #0
}
 80025a8:	4618      	mov	r0, r3
 80025aa:	3710      	adds	r7, #16
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b084      	sub	sp, #16
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80025bc:	e034      	b.n	8002628 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80025be:	68f8      	ldr	r0, [r7, #12]
 80025c0:	f000 f8e3 	bl	800278a <I2C_IsAcknowledgeFailed>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e034      	b.n	8002638 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80025d4:	d028      	beq.n	8002628 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025d6:	f7fe fd75 	bl	80010c4 <HAL_GetTick>
 80025da:	4602      	mov	r2, r0
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	1ad3      	subs	r3, r2, r3
 80025e0:	68ba      	ldr	r2, [r7, #8]
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d302      	bcc.n	80025ec <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d11d      	bne.n	8002628 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	695b      	ldr	r3, [r3, #20]
 80025f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025f6:	2b80      	cmp	r3, #128	@ 0x80
 80025f8:	d016      	beq.n	8002628 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	2200      	movs	r2, #0
 80025fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2220      	movs	r2, #32
 8002604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2200      	movs	r2, #0
 800260c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002614:	f043 0220 	orr.w	r2, r3, #32
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	2200      	movs	r2, #0
 8002620:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002624:	2301      	movs	r3, #1
 8002626:	e007      	b.n	8002638 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	695b      	ldr	r3, [r3, #20]
 800262e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002632:	2b80      	cmp	r3, #128	@ 0x80
 8002634:	d1c3      	bne.n	80025be <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002636:	2300      	movs	r3, #0
}
 8002638:	4618      	mov	r0, r3
 800263a:	3710      	adds	r7, #16
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}

08002640 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b084      	sub	sp, #16
 8002644:	af00      	add	r7, sp, #0
 8002646:	60f8      	str	r0, [r7, #12]
 8002648:	60b9      	str	r1, [r7, #8]
 800264a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800264c:	e034      	b.n	80026b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800264e:	68f8      	ldr	r0, [r7, #12]
 8002650:	f000 f89b 	bl	800278a <I2C_IsAcknowledgeFailed>
 8002654:	4603      	mov	r3, r0
 8002656:	2b00      	cmp	r3, #0
 8002658:	d001      	beq.n	800265e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e034      	b.n	80026c8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002664:	d028      	beq.n	80026b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002666:	f7fe fd2d 	bl	80010c4 <HAL_GetTick>
 800266a:	4602      	mov	r2, r0
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	1ad3      	subs	r3, r2, r3
 8002670:	68ba      	ldr	r2, [r7, #8]
 8002672:	429a      	cmp	r2, r3
 8002674:	d302      	bcc.n	800267c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d11d      	bne.n	80026b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	695b      	ldr	r3, [r3, #20]
 8002682:	f003 0304 	and.w	r3, r3, #4
 8002686:	2b04      	cmp	r3, #4
 8002688:	d016      	beq.n	80026b8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2200      	movs	r2, #0
 800268e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	2220      	movs	r2, #32
 8002694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2200      	movs	r2, #0
 800269c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a4:	f043 0220 	orr.w	r2, r3, #32
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2200      	movs	r2, #0
 80026b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80026b4:	2301      	movs	r3, #1
 80026b6:	e007      	b.n	80026c8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	695b      	ldr	r3, [r3, #20]
 80026be:	f003 0304 	and.w	r3, r3, #4
 80026c2:	2b04      	cmp	r3, #4
 80026c4:	d1c3      	bne.n	800264e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80026c6:	2300      	movs	r3, #0
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3710      	adds	r7, #16
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}

080026d0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b084      	sub	sp, #16
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	60f8      	str	r0, [r7, #12]
 80026d8:	60b9      	str	r1, [r7, #8]
 80026da:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80026dc:	e049      	b.n	8002772 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	695b      	ldr	r3, [r3, #20]
 80026e4:	f003 0310 	and.w	r3, r3, #16
 80026e8:	2b10      	cmp	r3, #16
 80026ea:	d119      	bne.n	8002720 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f06f 0210 	mvn.w	r2, #16
 80026f4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2200      	movs	r2, #0
 80026fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2220      	movs	r2, #32
 8002700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	2200      	movs	r2, #0
 8002708:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2200      	movs	r2, #0
 8002718:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800271c:	2301      	movs	r3, #1
 800271e:	e030      	b.n	8002782 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002720:	f7fe fcd0 	bl	80010c4 <HAL_GetTick>
 8002724:	4602      	mov	r2, r0
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	68ba      	ldr	r2, [r7, #8]
 800272c:	429a      	cmp	r2, r3
 800272e:	d302      	bcc.n	8002736 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002730:	68bb      	ldr	r3, [r7, #8]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d11d      	bne.n	8002772 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	695b      	ldr	r3, [r3, #20]
 800273c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002740:	2b40      	cmp	r3, #64	@ 0x40
 8002742:	d016      	beq.n	8002772 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	2200      	movs	r2, #0
 8002748:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	2220      	movs	r2, #32
 800274e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	2200      	movs	r2, #0
 8002756:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275e:	f043 0220 	orr.w	r2, r3, #32
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2200      	movs	r2, #0
 800276a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800276e:	2301      	movs	r3, #1
 8002770:	e007      	b.n	8002782 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	695b      	ldr	r3, [r3, #20]
 8002778:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800277c:	2b40      	cmp	r3, #64	@ 0x40
 800277e:	d1ae      	bne.n	80026de <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002780:	2300      	movs	r3, #0
}
 8002782:	4618      	mov	r0, r3
 8002784:	3710      	adds	r7, #16
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}

0800278a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800278a:	b480      	push	{r7}
 800278c:	b083      	sub	sp, #12
 800278e:	af00      	add	r7, sp, #0
 8002790:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	695b      	ldr	r3, [r3, #20]
 8002798:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800279c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027a0:	d11b      	bne.n	80027da <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80027aa:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2200      	movs	r2, #0
 80027b0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2220      	movs	r2, #32
 80027b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c6:	f043 0204 	orr.w	r2, r3, #4
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2200      	movs	r2, #0
 80027d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e000      	b.n	80027dc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80027da:	2300      	movs	r3, #0
}
 80027dc:	4618      	mov	r0, r3
 80027de:	370c      	adds	r7, #12
 80027e0:	46bd      	mov	sp, r7
 80027e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e6:	4770      	bx	lr

080027e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b084      	sub	sp, #16
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
 80027f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d101      	bne.n	80027fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027f8:	2301      	movs	r3, #1
 80027fa:	e0cc      	b.n	8002996 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80027fc:	4b68      	ldr	r3, [pc, #416]	@ (80029a0 <HAL_RCC_ClockConfig+0x1b8>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f003 030f 	and.w	r3, r3, #15
 8002804:	683a      	ldr	r2, [r7, #0]
 8002806:	429a      	cmp	r2, r3
 8002808:	d90c      	bls.n	8002824 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800280a:	4b65      	ldr	r3, [pc, #404]	@ (80029a0 <HAL_RCC_ClockConfig+0x1b8>)
 800280c:	683a      	ldr	r2, [r7, #0]
 800280e:	b2d2      	uxtb	r2, r2
 8002810:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002812:	4b63      	ldr	r3, [pc, #396]	@ (80029a0 <HAL_RCC_ClockConfig+0x1b8>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 030f 	and.w	r3, r3, #15
 800281a:	683a      	ldr	r2, [r7, #0]
 800281c:	429a      	cmp	r2, r3
 800281e:	d001      	beq.n	8002824 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e0b8      	b.n	8002996 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 0302 	and.w	r3, r3, #2
 800282c:	2b00      	cmp	r3, #0
 800282e:	d020      	beq.n	8002872 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f003 0304 	and.w	r3, r3, #4
 8002838:	2b00      	cmp	r3, #0
 800283a:	d005      	beq.n	8002848 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800283c:	4b59      	ldr	r3, [pc, #356]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	4a58      	ldr	r2, [pc, #352]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002842:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002846:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0308 	and.w	r3, r3, #8
 8002850:	2b00      	cmp	r3, #0
 8002852:	d005      	beq.n	8002860 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002854:	4b53      	ldr	r3, [pc, #332]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	4a52      	ldr	r2, [pc, #328]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 800285a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800285e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002860:	4b50      	ldr	r3, [pc, #320]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002862:	689b      	ldr	r3, [r3, #8]
 8002864:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	689b      	ldr	r3, [r3, #8]
 800286c:	494d      	ldr	r1, [pc, #308]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 800286e:	4313      	orrs	r3, r2
 8002870:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f003 0301 	and.w	r3, r3, #1
 800287a:	2b00      	cmp	r3, #0
 800287c:	d044      	beq.n	8002908 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	2b01      	cmp	r3, #1
 8002884:	d107      	bne.n	8002896 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002886:	4b47      	ldr	r3, [pc, #284]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d119      	bne.n	80028c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e07f      	b.n	8002996 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	2b02      	cmp	r3, #2
 800289c:	d003      	beq.n	80028a6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80028a2:	2b03      	cmp	r3, #3
 80028a4:	d107      	bne.n	80028b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028a6:	4b3f      	ldr	r3, [pc, #252]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d109      	bne.n	80028c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e06f      	b.n	8002996 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028b6:	4b3b      	ldr	r3, [pc, #236]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 0302 	and.w	r3, r3, #2
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d101      	bne.n	80028c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e067      	b.n	8002996 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028c6:	4b37      	ldr	r3, [pc, #220]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	f023 0203 	bic.w	r2, r3, #3
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	4934      	ldr	r1, [pc, #208]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 80028d4:	4313      	orrs	r3, r2
 80028d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028d8:	f7fe fbf4 	bl	80010c4 <HAL_GetTick>
 80028dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028de:	e00a      	b.n	80028f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028e0:	f7fe fbf0 	bl	80010c4 <HAL_GetTick>
 80028e4:	4602      	mov	r2, r0
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d901      	bls.n	80028f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80028f2:	2303      	movs	r3, #3
 80028f4:	e04f      	b.n	8002996 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028f6:	4b2b      	ldr	r3, [pc, #172]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	f003 020c 	and.w	r2, r3, #12
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	429a      	cmp	r2, r3
 8002906:	d1eb      	bne.n	80028e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002908:	4b25      	ldr	r3, [pc, #148]	@ (80029a0 <HAL_RCC_ClockConfig+0x1b8>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f003 030f 	and.w	r3, r3, #15
 8002910:	683a      	ldr	r2, [r7, #0]
 8002912:	429a      	cmp	r2, r3
 8002914:	d20c      	bcs.n	8002930 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002916:	4b22      	ldr	r3, [pc, #136]	@ (80029a0 <HAL_RCC_ClockConfig+0x1b8>)
 8002918:	683a      	ldr	r2, [r7, #0]
 800291a:	b2d2      	uxtb	r2, r2
 800291c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800291e:	4b20      	ldr	r3, [pc, #128]	@ (80029a0 <HAL_RCC_ClockConfig+0x1b8>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 030f 	and.w	r3, r3, #15
 8002926:	683a      	ldr	r2, [r7, #0]
 8002928:	429a      	cmp	r2, r3
 800292a:	d001      	beq.n	8002930 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e032      	b.n	8002996 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0304 	and.w	r3, r3, #4
 8002938:	2b00      	cmp	r3, #0
 800293a:	d008      	beq.n	800294e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800293c:	4b19      	ldr	r3, [pc, #100]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 800293e:	689b      	ldr	r3, [r3, #8]
 8002940:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	4916      	ldr	r1, [pc, #88]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 800294a:	4313      	orrs	r3, r2
 800294c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 0308 	and.w	r3, r3, #8
 8002956:	2b00      	cmp	r3, #0
 8002958:	d009      	beq.n	800296e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800295a:	4b12      	ldr	r3, [pc, #72]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 800295c:	689b      	ldr	r3, [r3, #8]
 800295e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	691b      	ldr	r3, [r3, #16]
 8002966:	00db      	lsls	r3, r3, #3
 8002968:	490e      	ldr	r1, [pc, #56]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 800296a:	4313      	orrs	r3, r2
 800296c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800296e:	f000 f887 	bl	8002a80 <HAL_RCC_GetSysClockFreq>
 8002972:	4602      	mov	r2, r0
 8002974:	4b0b      	ldr	r3, [pc, #44]	@ (80029a4 <HAL_RCC_ClockConfig+0x1bc>)
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	091b      	lsrs	r3, r3, #4
 800297a:	f003 030f 	and.w	r3, r3, #15
 800297e:	490a      	ldr	r1, [pc, #40]	@ (80029a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002980:	5ccb      	ldrb	r3, [r1, r3]
 8002982:	fa22 f303 	lsr.w	r3, r2, r3
 8002986:	4a09      	ldr	r2, [pc, #36]	@ (80029ac <HAL_RCC_ClockConfig+0x1c4>)
 8002988:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800298a:	4b09      	ldr	r3, [pc, #36]	@ (80029b0 <HAL_RCC_ClockConfig+0x1c8>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4618      	mov	r0, r3
 8002990:	f7fe f90e 	bl	8000bb0 <HAL_InitTick>

  return HAL_OK;
 8002994:	2300      	movs	r3, #0
}
 8002996:	4618      	mov	r0, r3
 8002998:	3710      	adds	r7, #16
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	40023c00 	.word	0x40023c00
 80029a4:	40023800 	.word	0x40023800
 80029a8:	08006f18 	.word	0x08006f18
 80029ac:	20000004 	.word	0x20000004
 80029b0:	20000008 	.word	0x20000008

080029b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029b8:	4b03      	ldr	r3, [pc, #12]	@ (80029c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80029ba:	681b      	ldr	r3, [r3, #0]
}
 80029bc:	4618      	mov	r0, r3
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop
 80029c8:	20000004 	.word	0x20000004

080029cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80029d0:	f7ff fff0 	bl	80029b4 <HAL_RCC_GetHCLKFreq>
 80029d4:	4602      	mov	r2, r0
 80029d6:	4b05      	ldr	r3, [pc, #20]	@ (80029ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	0a9b      	lsrs	r3, r3, #10
 80029dc:	f003 0307 	and.w	r3, r3, #7
 80029e0:	4903      	ldr	r1, [pc, #12]	@ (80029f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029e2:	5ccb      	ldrb	r3, [r1, r3]
 80029e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	40023800 	.word	0x40023800
 80029f0:	08006f28 	.word	0x08006f28

080029f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80029f8:	f7ff ffdc 	bl	80029b4 <HAL_RCC_GetHCLKFreq>
 80029fc:	4602      	mov	r2, r0
 80029fe:	4b05      	ldr	r3, [pc, #20]	@ (8002a14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	0b5b      	lsrs	r3, r3, #13
 8002a04:	f003 0307 	and.w	r3, r3, #7
 8002a08:	4903      	ldr	r1, [pc, #12]	@ (8002a18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a0a:	5ccb      	ldrb	r3, [r1, r3]
 8002a0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	40023800 	.word	0x40023800
 8002a18:	08006f28 	.word	0x08006f28

08002a1c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b083      	sub	sp, #12
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	220f      	movs	r2, #15
 8002a2a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002a2c:	4b12      	ldr	r3, [pc, #72]	@ (8002a78 <HAL_RCC_GetClockConfig+0x5c>)
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	f003 0203 	and.w	r2, r3, #3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002a38:	4b0f      	ldr	r3, [pc, #60]	@ (8002a78 <HAL_RCC_GetClockConfig+0x5c>)
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002a44:	4b0c      	ldr	r3, [pc, #48]	@ (8002a78 <HAL_RCC_GetClockConfig+0x5c>)
 8002a46:	689b      	ldr	r3, [r3, #8]
 8002a48:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002a50:	4b09      	ldr	r3, [pc, #36]	@ (8002a78 <HAL_RCC_GetClockConfig+0x5c>)
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	08db      	lsrs	r3, r3, #3
 8002a56:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002a5e:	4b07      	ldr	r3, [pc, #28]	@ (8002a7c <HAL_RCC_GetClockConfig+0x60>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 020f 	and.w	r2, r3, #15
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	601a      	str	r2, [r3, #0]
}
 8002a6a:	bf00      	nop
 8002a6c:	370c      	adds	r7, #12
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop
 8002a78:	40023800 	.word	0x40023800
 8002a7c:	40023c00 	.word	0x40023c00

08002a80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a80:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a84:	b0ae      	sub	sp, #184	@ 0xb8
 8002a86:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002a94:	2300      	movs	r3, #0
 8002a96:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002aa6:	4bcb      	ldr	r3, [pc, #812]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	f003 030c 	and.w	r3, r3, #12
 8002aae:	2b0c      	cmp	r3, #12
 8002ab0:	f200 8206 	bhi.w	8002ec0 <HAL_RCC_GetSysClockFreq+0x440>
 8002ab4:	a201      	add	r2, pc, #4	@ (adr r2, 8002abc <HAL_RCC_GetSysClockFreq+0x3c>)
 8002ab6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aba:	bf00      	nop
 8002abc:	08002af1 	.word	0x08002af1
 8002ac0:	08002ec1 	.word	0x08002ec1
 8002ac4:	08002ec1 	.word	0x08002ec1
 8002ac8:	08002ec1 	.word	0x08002ec1
 8002acc:	08002af9 	.word	0x08002af9
 8002ad0:	08002ec1 	.word	0x08002ec1
 8002ad4:	08002ec1 	.word	0x08002ec1
 8002ad8:	08002ec1 	.word	0x08002ec1
 8002adc:	08002b01 	.word	0x08002b01
 8002ae0:	08002ec1 	.word	0x08002ec1
 8002ae4:	08002ec1 	.word	0x08002ec1
 8002ae8:	08002ec1 	.word	0x08002ec1
 8002aec:	08002cf1 	.word	0x08002cf1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002af0:	4bb9      	ldr	r3, [pc, #740]	@ (8002dd8 <HAL_RCC_GetSysClockFreq+0x358>)
 8002af2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002af6:	e1e7      	b.n	8002ec8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002af8:	4bb8      	ldr	r3, [pc, #736]	@ (8002ddc <HAL_RCC_GetSysClockFreq+0x35c>)
 8002afa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002afe:	e1e3      	b.n	8002ec8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b00:	4bb4      	ldr	r3, [pc, #720]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002b08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b0c:	4bb1      	ldr	r3, [pc, #708]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d071      	beq.n	8002bfc <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b18:	4bae      	ldr	r3, [pc, #696]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	099b      	lsrs	r3, r3, #6
 8002b1e:	2200      	movs	r2, #0
 8002b20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002b24:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002b28:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002b2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b30:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002b34:	2300      	movs	r3, #0
 8002b36:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002b3a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002b3e:	4622      	mov	r2, r4
 8002b40:	462b      	mov	r3, r5
 8002b42:	f04f 0000 	mov.w	r0, #0
 8002b46:	f04f 0100 	mov.w	r1, #0
 8002b4a:	0159      	lsls	r1, r3, #5
 8002b4c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b50:	0150      	lsls	r0, r2, #5
 8002b52:	4602      	mov	r2, r0
 8002b54:	460b      	mov	r3, r1
 8002b56:	4621      	mov	r1, r4
 8002b58:	1a51      	subs	r1, r2, r1
 8002b5a:	6439      	str	r1, [r7, #64]	@ 0x40
 8002b5c:	4629      	mov	r1, r5
 8002b5e:	eb63 0301 	sbc.w	r3, r3, r1
 8002b62:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b64:	f04f 0200 	mov.w	r2, #0
 8002b68:	f04f 0300 	mov.w	r3, #0
 8002b6c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002b70:	4649      	mov	r1, r9
 8002b72:	018b      	lsls	r3, r1, #6
 8002b74:	4641      	mov	r1, r8
 8002b76:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b7a:	4641      	mov	r1, r8
 8002b7c:	018a      	lsls	r2, r1, #6
 8002b7e:	4641      	mov	r1, r8
 8002b80:	1a51      	subs	r1, r2, r1
 8002b82:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002b84:	4649      	mov	r1, r9
 8002b86:	eb63 0301 	sbc.w	r3, r3, r1
 8002b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002b8c:	f04f 0200 	mov.w	r2, #0
 8002b90:	f04f 0300 	mov.w	r3, #0
 8002b94:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002b98:	4649      	mov	r1, r9
 8002b9a:	00cb      	lsls	r3, r1, #3
 8002b9c:	4641      	mov	r1, r8
 8002b9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ba2:	4641      	mov	r1, r8
 8002ba4:	00ca      	lsls	r2, r1, #3
 8002ba6:	4610      	mov	r0, r2
 8002ba8:	4619      	mov	r1, r3
 8002baa:	4603      	mov	r3, r0
 8002bac:	4622      	mov	r2, r4
 8002bae:	189b      	adds	r3, r3, r2
 8002bb0:	633b      	str	r3, [r7, #48]	@ 0x30
 8002bb2:	462b      	mov	r3, r5
 8002bb4:	460a      	mov	r2, r1
 8002bb6:	eb42 0303 	adc.w	r3, r2, r3
 8002bba:	637b      	str	r3, [r7, #52]	@ 0x34
 8002bbc:	f04f 0200 	mov.w	r2, #0
 8002bc0:	f04f 0300 	mov.w	r3, #0
 8002bc4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002bc8:	4629      	mov	r1, r5
 8002bca:	024b      	lsls	r3, r1, #9
 8002bcc:	4621      	mov	r1, r4
 8002bce:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002bd2:	4621      	mov	r1, r4
 8002bd4:	024a      	lsls	r2, r1, #9
 8002bd6:	4610      	mov	r0, r2
 8002bd8:	4619      	mov	r1, r3
 8002bda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002bde:	2200      	movs	r2, #0
 8002be0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002be4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002be8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002bec:	f7fd fb60 	bl	80002b0 <__aeabi_uldivmod>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	460b      	mov	r3, r1
 8002bf4:	4613      	mov	r3, r2
 8002bf6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002bfa:	e067      	b.n	8002ccc <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002bfc:	4b75      	ldr	r3, [pc, #468]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	099b      	lsrs	r3, r3, #6
 8002c02:	2200      	movs	r2, #0
 8002c04:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002c08:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002c0c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002c10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c14:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002c16:	2300      	movs	r3, #0
 8002c18:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002c1a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002c1e:	4622      	mov	r2, r4
 8002c20:	462b      	mov	r3, r5
 8002c22:	f04f 0000 	mov.w	r0, #0
 8002c26:	f04f 0100 	mov.w	r1, #0
 8002c2a:	0159      	lsls	r1, r3, #5
 8002c2c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002c30:	0150      	lsls	r0, r2, #5
 8002c32:	4602      	mov	r2, r0
 8002c34:	460b      	mov	r3, r1
 8002c36:	4621      	mov	r1, r4
 8002c38:	1a51      	subs	r1, r2, r1
 8002c3a:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002c3c:	4629      	mov	r1, r5
 8002c3e:	eb63 0301 	sbc.w	r3, r3, r1
 8002c42:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c44:	f04f 0200 	mov.w	r2, #0
 8002c48:	f04f 0300 	mov.w	r3, #0
 8002c4c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002c50:	4649      	mov	r1, r9
 8002c52:	018b      	lsls	r3, r1, #6
 8002c54:	4641      	mov	r1, r8
 8002c56:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002c5a:	4641      	mov	r1, r8
 8002c5c:	018a      	lsls	r2, r1, #6
 8002c5e:	4641      	mov	r1, r8
 8002c60:	ebb2 0a01 	subs.w	sl, r2, r1
 8002c64:	4649      	mov	r1, r9
 8002c66:	eb63 0b01 	sbc.w	fp, r3, r1
 8002c6a:	f04f 0200 	mov.w	r2, #0
 8002c6e:	f04f 0300 	mov.w	r3, #0
 8002c72:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002c76:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002c7a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002c7e:	4692      	mov	sl, r2
 8002c80:	469b      	mov	fp, r3
 8002c82:	4623      	mov	r3, r4
 8002c84:	eb1a 0303 	adds.w	r3, sl, r3
 8002c88:	623b      	str	r3, [r7, #32]
 8002c8a:	462b      	mov	r3, r5
 8002c8c:	eb4b 0303 	adc.w	r3, fp, r3
 8002c90:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c92:	f04f 0200 	mov.w	r2, #0
 8002c96:	f04f 0300 	mov.w	r3, #0
 8002c9a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002c9e:	4629      	mov	r1, r5
 8002ca0:	028b      	lsls	r3, r1, #10
 8002ca2:	4621      	mov	r1, r4
 8002ca4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002ca8:	4621      	mov	r1, r4
 8002caa:	028a      	lsls	r2, r1, #10
 8002cac:	4610      	mov	r0, r2
 8002cae:	4619      	mov	r1, r3
 8002cb0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	673b      	str	r3, [r7, #112]	@ 0x70
 8002cb8:	677a      	str	r2, [r7, #116]	@ 0x74
 8002cba:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002cbe:	f7fd faf7 	bl	80002b0 <__aeabi_uldivmod>
 8002cc2:	4602      	mov	r2, r0
 8002cc4:	460b      	mov	r3, r1
 8002cc6:	4613      	mov	r3, r2
 8002cc8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002ccc:	4b41      	ldr	r3, [pc, #260]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	0c1b      	lsrs	r3, r3, #16
 8002cd2:	f003 0303 	and.w	r3, r3, #3
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	005b      	lsls	r3, r3, #1
 8002cda:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002cde:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002ce2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002ce6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002cee:	e0eb      	b.n	8002ec8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002cf0:	4b38      	ldr	r3, [pc, #224]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002cf8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002cfc:	4b35      	ldr	r3, [pc, #212]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d06b      	beq.n	8002de0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d08:	4b32      	ldr	r3, [pc, #200]	@ (8002dd4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	099b      	lsrs	r3, r3, #6
 8002d0e:	2200      	movs	r2, #0
 8002d10:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002d12:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002d14:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d1a:	663b      	str	r3, [r7, #96]	@ 0x60
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	667b      	str	r3, [r7, #100]	@ 0x64
 8002d20:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002d24:	4622      	mov	r2, r4
 8002d26:	462b      	mov	r3, r5
 8002d28:	f04f 0000 	mov.w	r0, #0
 8002d2c:	f04f 0100 	mov.w	r1, #0
 8002d30:	0159      	lsls	r1, r3, #5
 8002d32:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d36:	0150      	lsls	r0, r2, #5
 8002d38:	4602      	mov	r2, r0
 8002d3a:	460b      	mov	r3, r1
 8002d3c:	4621      	mov	r1, r4
 8002d3e:	1a51      	subs	r1, r2, r1
 8002d40:	61b9      	str	r1, [r7, #24]
 8002d42:	4629      	mov	r1, r5
 8002d44:	eb63 0301 	sbc.w	r3, r3, r1
 8002d48:	61fb      	str	r3, [r7, #28]
 8002d4a:	f04f 0200 	mov.w	r2, #0
 8002d4e:	f04f 0300 	mov.w	r3, #0
 8002d52:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002d56:	4659      	mov	r1, fp
 8002d58:	018b      	lsls	r3, r1, #6
 8002d5a:	4651      	mov	r1, sl
 8002d5c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d60:	4651      	mov	r1, sl
 8002d62:	018a      	lsls	r2, r1, #6
 8002d64:	4651      	mov	r1, sl
 8002d66:	ebb2 0801 	subs.w	r8, r2, r1
 8002d6a:	4659      	mov	r1, fp
 8002d6c:	eb63 0901 	sbc.w	r9, r3, r1
 8002d70:	f04f 0200 	mov.w	r2, #0
 8002d74:	f04f 0300 	mov.w	r3, #0
 8002d78:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d7c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d80:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d84:	4690      	mov	r8, r2
 8002d86:	4699      	mov	r9, r3
 8002d88:	4623      	mov	r3, r4
 8002d8a:	eb18 0303 	adds.w	r3, r8, r3
 8002d8e:	613b      	str	r3, [r7, #16]
 8002d90:	462b      	mov	r3, r5
 8002d92:	eb49 0303 	adc.w	r3, r9, r3
 8002d96:	617b      	str	r3, [r7, #20]
 8002d98:	f04f 0200 	mov.w	r2, #0
 8002d9c:	f04f 0300 	mov.w	r3, #0
 8002da0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002da4:	4629      	mov	r1, r5
 8002da6:	024b      	lsls	r3, r1, #9
 8002da8:	4621      	mov	r1, r4
 8002daa:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002dae:	4621      	mov	r1, r4
 8002db0:	024a      	lsls	r2, r1, #9
 8002db2:	4610      	mov	r0, r2
 8002db4:	4619      	mov	r1, r3
 8002db6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002dba:	2200      	movs	r2, #0
 8002dbc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002dbe:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002dc0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002dc4:	f7fd fa74 	bl	80002b0 <__aeabi_uldivmod>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	460b      	mov	r3, r1
 8002dcc:	4613      	mov	r3, r2
 8002dce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002dd2:	e065      	b.n	8002ea0 <HAL_RCC_GetSysClockFreq+0x420>
 8002dd4:	40023800 	.word	0x40023800
 8002dd8:	00f42400 	.word	0x00f42400
 8002ddc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002de0:	4b3d      	ldr	r3, [pc, #244]	@ (8002ed8 <HAL_RCC_GetSysClockFreq+0x458>)
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	099b      	lsrs	r3, r3, #6
 8002de6:	2200      	movs	r2, #0
 8002de8:	4618      	mov	r0, r3
 8002dea:	4611      	mov	r1, r2
 8002dec:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002df0:	653b      	str	r3, [r7, #80]	@ 0x50
 8002df2:	2300      	movs	r3, #0
 8002df4:	657b      	str	r3, [r7, #84]	@ 0x54
 8002df6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002dfa:	4642      	mov	r2, r8
 8002dfc:	464b      	mov	r3, r9
 8002dfe:	f04f 0000 	mov.w	r0, #0
 8002e02:	f04f 0100 	mov.w	r1, #0
 8002e06:	0159      	lsls	r1, r3, #5
 8002e08:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e0c:	0150      	lsls	r0, r2, #5
 8002e0e:	4602      	mov	r2, r0
 8002e10:	460b      	mov	r3, r1
 8002e12:	4641      	mov	r1, r8
 8002e14:	1a51      	subs	r1, r2, r1
 8002e16:	60b9      	str	r1, [r7, #8]
 8002e18:	4649      	mov	r1, r9
 8002e1a:	eb63 0301 	sbc.w	r3, r3, r1
 8002e1e:	60fb      	str	r3, [r7, #12]
 8002e20:	f04f 0200 	mov.w	r2, #0
 8002e24:	f04f 0300 	mov.w	r3, #0
 8002e28:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002e2c:	4659      	mov	r1, fp
 8002e2e:	018b      	lsls	r3, r1, #6
 8002e30:	4651      	mov	r1, sl
 8002e32:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e36:	4651      	mov	r1, sl
 8002e38:	018a      	lsls	r2, r1, #6
 8002e3a:	4651      	mov	r1, sl
 8002e3c:	1a54      	subs	r4, r2, r1
 8002e3e:	4659      	mov	r1, fp
 8002e40:	eb63 0501 	sbc.w	r5, r3, r1
 8002e44:	f04f 0200 	mov.w	r2, #0
 8002e48:	f04f 0300 	mov.w	r3, #0
 8002e4c:	00eb      	lsls	r3, r5, #3
 8002e4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e52:	00e2      	lsls	r2, r4, #3
 8002e54:	4614      	mov	r4, r2
 8002e56:	461d      	mov	r5, r3
 8002e58:	4643      	mov	r3, r8
 8002e5a:	18e3      	adds	r3, r4, r3
 8002e5c:	603b      	str	r3, [r7, #0]
 8002e5e:	464b      	mov	r3, r9
 8002e60:	eb45 0303 	adc.w	r3, r5, r3
 8002e64:	607b      	str	r3, [r7, #4]
 8002e66:	f04f 0200 	mov.w	r2, #0
 8002e6a:	f04f 0300 	mov.w	r3, #0
 8002e6e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e72:	4629      	mov	r1, r5
 8002e74:	028b      	lsls	r3, r1, #10
 8002e76:	4621      	mov	r1, r4
 8002e78:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e7c:	4621      	mov	r1, r4
 8002e7e:	028a      	lsls	r2, r1, #10
 8002e80:	4610      	mov	r0, r2
 8002e82:	4619      	mov	r1, r3
 8002e84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002e88:	2200      	movs	r2, #0
 8002e8a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e8c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002e8e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002e92:	f7fd fa0d 	bl	80002b0 <__aeabi_uldivmod>
 8002e96:	4602      	mov	r2, r0
 8002e98:	460b      	mov	r3, r1
 8002e9a:	4613      	mov	r3, r2
 8002e9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002ea0:	4b0d      	ldr	r3, [pc, #52]	@ (8002ed8 <HAL_RCC_GetSysClockFreq+0x458>)
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	0f1b      	lsrs	r3, r3, #28
 8002ea6:	f003 0307 	and.w	r3, r3, #7
 8002eaa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002eae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002eb2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002eb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002ebe:	e003      	b.n	8002ec8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ec0:	4b06      	ldr	r3, [pc, #24]	@ (8002edc <HAL_RCC_GetSysClockFreq+0x45c>)
 8002ec2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002ec6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ec8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	37b8      	adds	r7, #184	@ 0xb8
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ed6:	bf00      	nop
 8002ed8:	40023800 	.word	0x40023800
 8002edc:	00f42400 	.word	0x00f42400

08002ee0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b086      	sub	sp, #24
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d101      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e28d      	b.n	800340e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 0301 	and.w	r3, r3, #1
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	f000 8083 	beq.w	8003006 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002f00:	4b94      	ldr	r3, [pc, #592]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	f003 030c 	and.w	r3, r3, #12
 8002f08:	2b04      	cmp	r3, #4
 8002f0a:	d019      	beq.n	8002f40 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002f0c:	4b91      	ldr	r3, [pc, #580]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	f003 030c 	and.w	r3, r3, #12
        || \
 8002f14:	2b08      	cmp	r3, #8
 8002f16:	d106      	bne.n	8002f26 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002f18:	4b8e      	ldr	r3, [pc, #568]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f20:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f24:	d00c      	beq.n	8002f40 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f26:	4b8b      	ldr	r3, [pc, #556]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 8002f28:	689b      	ldr	r3, [r3, #8]
 8002f2a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002f2e:	2b0c      	cmp	r3, #12
 8002f30:	d112      	bne.n	8002f58 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f32:	4b88      	ldr	r3, [pc, #544]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f3a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f3e:	d10b      	bne.n	8002f58 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f40:	4b84      	ldr	r3, [pc, #528]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d05b      	beq.n	8003004 <HAL_RCC_OscConfig+0x124>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d157      	bne.n	8003004 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002f54:	2301      	movs	r3, #1
 8002f56:	e25a      	b.n	800340e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f60:	d106      	bne.n	8002f70 <HAL_RCC_OscConfig+0x90>
 8002f62:	4b7c      	ldr	r3, [pc, #496]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a7b      	ldr	r2, [pc, #492]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 8002f68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f6c:	6013      	str	r3, [r2, #0]
 8002f6e:	e01d      	b.n	8002fac <HAL_RCC_OscConfig+0xcc>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f78:	d10c      	bne.n	8002f94 <HAL_RCC_OscConfig+0xb4>
 8002f7a:	4b76      	ldr	r3, [pc, #472]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a75      	ldr	r2, [pc, #468]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 8002f80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f84:	6013      	str	r3, [r2, #0]
 8002f86:	4b73      	ldr	r3, [pc, #460]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a72      	ldr	r2, [pc, #456]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 8002f8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f90:	6013      	str	r3, [r2, #0]
 8002f92:	e00b      	b.n	8002fac <HAL_RCC_OscConfig+0xcc>
 8002f94:	4b6f      	ldr	r3, [pc, #444]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a6e      	ldr	r2, [pc, #440]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 8002f9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f9e:	6013      	str	r3, [r2, #0]
 8002fa0:	4b6c      	ldr	r3, [pc, #432]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a6b      	ldr	r2, [pc, #428]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 8002fa6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002faa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d013      	beq.n	8002fdc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fb4:	f7fe f886 	bl	80010c4 <HAL_GetTick>
 8002fb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fba:	e008      	b.n	8002fce <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fbc:	f7fe f882 	bl	80010c4 <HAL_GetTick>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	2b64      	cmp	r3, #100	@ 0x64
 8002fc8:	d901      	bls.n	8002fce <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	e21f      	b.n	800340e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fce:	4b61      	ldr	r3, [pc, #388]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d0f0      	beq.n	8002fbc <HAL_RCC_OscConfig+0xdc>
 8002fda:	e014      	b.n	8003006 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fdc:	f7fe f872 	bl	80010c4 <HAL_GetTick>
 8002fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fe2:	e008      	b.n	8002ff6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fe4:	f7fe f86e 	bl	80010c4 <HAL_GetTick>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	1ad3      	subs	r3, r2, r3
 8002fee:	2b64      	cmp	r3, #100	@ 0x64
 8002ff0:	d901      	bls.n	8002ff6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	e20b      	b.n	800340e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ff6:	4b57      	ldr	r3, [pc, #348]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d1f0      	bne.n	8002fe4 <HAL_RCC_OscConfig+0x104>
 8003002:	e000      	b.n	8003006 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003004:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 0302 	and.w	r3, r3, #2
 800300e:	2b00      	cmp	r3, #0
 8003010:	d06f      	beq.n	80030f2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003012:	4b50      	ldr	r3, [pc, #320]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	f003 030c 	and.w	r3, r3, #12
 800301a:	2b00      	cmp	r3, #0
 800301c:	d017      	beq.n	800304e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800301e:	4b4d      	ldr	r3, [pc, #308]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	f003 030c 	and.w	r3, r3, #12
        || \
 8003026:	2b08      	cmp	r3, #8
 8003028:	d105      	bne.n	8003036 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800302a:	4b4a      	ldr	r3, [pc, #296]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003032:	2b00      	cmp	r3, #0
 8003034:	d00b      	beq.n	800304e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003036:	4b47      	ldr	r3, [pc, #284]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 8003038:	689b      	ldr	r3, [r3, #8]
 800303a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800303e:	2b0c      	cmp	r3, #12
 8003040:	d11c      	bne.n	800307c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003042:	4b44      	ldr	r3, [pc, #272]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800304a:	2b00      	cmp	r3, #0
 800304c:	d116      	bne.n	800307c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800304e:	4b41      	ldr	r3, [pc, #260]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 0302 	and.w	r3, r3, #2
 8003056:	2b00      	cmp	r3, #0
 8003058:	d005      	beq.n	8003066 <HAL_RCC_OscConfig+0x186>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	68db      	ldr	r3, [r3, #12]
 800305e:	2b01      	cmp	r3, #1
 8003060:	d001      	beq.n	8003066 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e1d3      	b.n	800340e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003066:	4b3b      	ldr	r3, [pc, #236]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	691b      	ldr	r3, [r3, #16]
 8003072:	00db      	lsls	r3, r3, #3
 8003074:	4937      	ldr	r1, [pc, #220]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 8003076:	4313      	orrs	r3, r2
 8003078:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800307a:	e03a      	b.n	80030f2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d020      	beq.n	80030c6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003084:	4b34      	ldr	r3, [pc, #208]	@ (8003158 <HAL_RCC_OscConfig+0x278>)
 8003086:	2201      	movs	r2, #1
 8003088:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800308a:	f7fe f81b 	bl	80010c4 <HAL_GetTick>
 800308e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003090:	e008      	b.n	80030a4 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003092:	f7fe f817 	bl	80010c4 <HAL_GetTick>
 8003096:	4602      	mov	r2, r0
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	1ad3      	subs	r3, r2, r3
 800309c:	2b02      	cmp	r3, #2
 800309e:	d901      	bls.n	80030a4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80030a0:	2303      	movs	r3, #3
 80030a2:	e1b4      	b.n	800340e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030a4:	4b2b      	ldr	r3, [pc, #172]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f003 0302 	and.w	r3, r3, #2
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d0f0      	beq.n	8003092 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030b0:	4b28      	ldr	r3, [pc, #160]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	691b      	ldr	r3, [r3, #16]
 80030bc:	00db      	lsls	r3, r3, #3
 80030be:	4925      	ldr	r1, [pc, #148]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 80030c0:	4313      	orrs	r3, r2
 80030c2:	600b      	str	r3, [r1, #0]
 80030c4:	e015      	b.n	80030f2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030c6:	4b24      	ldr	r3, [pc, #144]	@ (8003158 <HAL_RCC_OscConfig+0x278>)
 80030c8:	2200      	movs	r2, #0
 80030ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030cc:	f7fd fffa 	bl	80010c4 <HAL_GetTick>
 80030d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030d2:	e008      	b.n	80030e6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030d4:	f7fd fff6 	bl	80010c4 <HAL_GetTick>
 80030d8:	4602      	mov	r2, r0
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	1ad3      	subs	r3, r2, r3
 80030de:	2b02      	cmp	r3, #2
 80030e0:	d901      	bls.n	80030e6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80030e2:	2303      	movs	r3, #3
 80030e4:	e193      	b.n	800340e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030e6:	4b1b      	ldr	r3, [pc, #108]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f003 0302 	and.w	r3, r3, #2
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d1f0      	bne.n	80030d4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 0308 	and.w	r3, r3, #8
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d036      	beq.n	800316c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	695b      	ldr	r3, [r3, #20]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d016      	beq.n	8003134 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003106:	4b15      	ldr	r3, [pc, #84]	@ (800315c <HAL_RCC_OscConfig+0x27c>)
 8003108:	2201      	movs	r2, #1
 800310a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800310c:	f7fd ffda 	bl	80010c4 <HAL_GetTick>
 8003110:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003112:	e008      	b.n	8003126 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003114:	f7fd ffd6 	bl	80010c4 <HAL_GetTick>
 8003118:	4602      	mov	r2, r0
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	1ad3      	subs	r3, r2, r3
 800311e:	2b02      	cmp	r3, #2
 8003120:	d901      	bls.n	8003126 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003122:	2303      	movs	r3, #3
 8003124:	e173      	b.n	800340e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003126:	4b0b      	ldr	r3, [pc, #44]	@ (8003154 <HAL_RCC_OscConfig+0x274>)
 8003128:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800312a:	f003 0302 	and.w	r3, r3, #2
 800312e:	2b00      	cmp	r3, #0
 8003130:	d0f0      	beq.n	8003114 <HAL_RCC_OscConfig+0x234>
 8003132:	e01b      	b.n	800316c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003134:	4b09      	ldr	r3, [pc, #36]	@ (800315c <HAL_RCC_OscConfig+0x27c>)
 8003136:	2200      	movs	r2, #0
 8003138:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800313a:	f7fd ffc3 	bl	80010c4 <HAL_GetTick>
 800313e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003140:	e00e      	b.n	8003160 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003142:	f7fd ffbf 	bl	80010c4 <HAL_GetTick>
 8003146:	4602      	mov	r2, r0
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	1ad3      	subs	r3, r2, r3
 800314c:	2b02      	cmp	r3, #2
 800314e:	d907      	bls.n	8003160 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003150:	2303      	movs	r3, #3
 8003152:	e15c      	b.n	800340e <HAL_RCC_OscConfig+0x52e>
 8003154:	40023800 	.word	0x40023800
 8003158:	42470000 	.word	0x42470000
 800315c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003160:	4b8a      	ldr	r3, [pc, #552]	@ (800338c <HAL_RCC_OscConfig+0x4ac>)
 8003162:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003164:	f003 0302 	and.w	r3, r3, #2
 8003168:	2b00      	cmp	r3, #0
 800316a:	d1ea      	bne.n	8003142 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 0304 	and.w	r3, r3, #4
 8003174:	2b00      	cmp	r3, #0
 8003176:	f000 8097 	beq.w	80032a8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800317a:	2300      	movs	r3, #0
 800317c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800317e:	4b83      	ldr	r3, [pc, #524]	@ (800338c <HAL_RCC_OscConfig+0x4ac>)
 8003180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003182:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003186:	2b00      	cmp	r3, #0
 8003188:	d10f      	bne.n	80031aa <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800318a:	2300      	movs	r3, #0
 800318c:	60bb      	str	r3, [r7, #8]
 800318e:	4b7f      	ldr	r3, [pc, #508]	@ (800338c <HAL_RCC_OscConfig+0x4ac>)
 8003190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003192:	4a7e      	ldr	r2, [pc, #504]	@ (800338c <HAL_RCC_OscConfig+0x4ac>)
 8003194:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003198:	6413      	str	r3, [r2, #64]	@ 0x40
 800319a:	4b7c      	ldr	r3, [pc, #496]	@ (800338c <HAL_RCC_OscConfig+0x4ac>)
 800319c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800319e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031a2:	60bb      	str	r3, [r7, #8]
 80031a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031a6:	2301      	movs	r3, #1
 80031a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031aa:	4b79      	ldr	r3, [pc, #484]	@ (8003390 <HAL_RCC_OscConfig+0x4b0>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d118      	bne.n	80031e8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031b6:	4b76      	ldr	r3, [pc, #472]	@ (8003390 <HAL_RCC_OscConfig+0x4b0>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a75      	ldr	r2, [pc, #468]	@ (8003390 <HAL_RCC_OscConfig+0x4b0>)
 80031bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031c2:	f7fd ff7f 	bl	80010c4 <HAL_GetTick>
 80031c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031c8:	e008      	b.n	80031dc <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031ca:	f7fd ff7b 	bl	80010c4 <HAL_GetTick>
 80031ce:	4602      	mov	r2, r0
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	2b02      	cmp	r3, #2
 80031d6:	d901      	bls.n	80031dc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80031d8:	2303      	movs	r3, #3
 80031da:	e118      	b.n	800340e <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031dc:	4b6c      	ldr	r3, [pc, #432]	@ (8003390 <HAL_RCC_OscConfig+0x4b0>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d0f0      	beq.n	80031ca <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	d106      	bne.n	80031fe <HAL_RCC_OscConfig+0x31e>
 80031f0:	4b66      	ldr	r3, [pc, #408]	@ (800338c <HAL_RCC_OscConfig+0x4ac>)
 80031f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031f4:	4a65      	ldr	r2, [pc, #404]	@ (800338c <HAL_RCC_OscConfig+0x4ac>)
 80031f6:	f043 0301 	orr.w	r3, r3, #1
 80031fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80031fc:	e01c      	b.n	8003238 <HAL_RCC_OscConfig+0x358>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	2b05      	cmp	r3, #5
 8003204:	d10c      	bne.n	8003220 <HAL_RCC_OscConfig+0x340>
 8003206:	4b61      	ldr	r3, [pc, #388]	@ (800338c <HAL_RCC_OscConfig+0x4ac>)
 8003208:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800320a:	4a60      	ldr	r2, [pc, #384]	@ (800338c <HAL_RCC_OscConfig+0x4ac>)
 800320c:	f043 0304 	orr.w	r3, r3, #4
 8003210:	6713      	str	r3, [r2, #112]	@ 0x70
 8003212:	4b5e      	ldr	r3, [pc, #376]	@ (800338c <HAL_RCC_OscConfig+0x4ac>)
 8003214:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003216:	4a5d      	ldr	r2, [pc, #372]	@ (800338c <HAL_RCC_OscConfig+0x4ac>)
 8003218:	f043 0301 	orr.w	r3, r3, #1
 800321c:	6713      	str	r3, [r2, #112]	@ 0x70
 800321e:	e00b      	b.n	8003238 <HAL_RCC_OscConfig+0x358>
 8003220:	4b5a      	ldr	r3, [pc, #360]	@ (800338c <HAL_RCC_OscConfig+0x4ac>)
 8003222:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003224:	4a59      	ldr	r2, [pc, #356]	@ (800338c <HAL_RCC_OscConfig+0x4ac>)
 8003226:	f023 0301 	bic.w	r3, r3, #1
 800322a:	6713      	str	r3, [r2, #112]	@ 0x70
 800322c:	4b57      	ldr	r3, [pc, #348]	@ (800338c <HAL_RCC_OscConfig+0x4ac>)
 800322e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003230:	4a56      	ldr	r2, [pc, #344]	@ (800338c <HAL_RCC_OscConfig+0x4ac>)
 8003232:	f023 0304 	bic.w	r3, r3, #4
 8003236:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d015      	beq.n	800326c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003240:	f7fd ff40 	bl	80010c4 <HAL_GetTick>
 8003244:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003246:	e00a      	b.n	800325e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003248:	f7fd ff3c 	bl	80010c4 <HAL_GetTick>
 800324c:	4602      	mov	r2, r0
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	1ad3      	subs	r3, r2, r3
 8003252:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003256:	4293      	cmp	r3, r2
 8003258:	d901      	bls.n	800325e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800325a:	2303      	movs	r3, #3
 800325c:	e0d7      	b.n	800340e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800325e:	4b4b      	ldr	r3, [pc, #300]	@ (800338c <HAL_RCC_OscConfig+0x4ac>)
 8003260:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003262:	f003 0302 	and.w	r3, r3, #2
 8003266:	2b00      	cmp	r3, #0
 8003268:	d0ee      	beq.n	8003248 <HAL_RCC_OscConfig+0x368>
 800326a:	e014      	b.n	8003296 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800326c:	f7fd ff2a 	bl	80010c4 <HAL_GetTick>
 8003270:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003272:	e00a      	b.n	800328a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003274:	f7fd ff26 	bl	80010c4 <HAL_GetTick>
 8003278:	4602      	mov	r2, r0
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	1ad3      	subs	r3, r2, r3
 800327e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003282:	4293      	cmp	r3, r2
 8003284:	d901      	bls.n	800328a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003286:	2303      	movs	r3, #3
 8003288:	e0c1      	b.n	800340e <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800328a:	4b40      	ldr	r3, [pc, #256]	@ (800338c <HAL_RCC_OscConfig+0x4ac>)
 800328c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800328e:	f003 0302 	and.w	r3, r3, #2
 8003292:	2b00      	cmp	r3, #0
 8003294:	d1ee      	bne.n	8003274 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003296:	7dfb      	ldrb	r3, [r7, #23]
 8003298:	2b01      	cmp	r3, #1
 800329a:	d105      	bne.n	80032a8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800329c:	4b3b      	ldr	r3, [pc, #236]	@ (800338c <HAL_RCC_OscConfig+0x4ac>)
 800329e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a0:	4a3a      	ldr	r2, [pc, #232]	@ (800338c <HAL_RCC_OscConfig+0x4ac>)
 80032a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032a6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	699b      	ldr	r3, [r3, #24]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	f000 80ad 	beq.w	800340c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80032b2:	4b36      	ldr	r3, [pc, #216]	@ (800338c <HAL_RCC_OscConfig+0x4ac>)
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	f003 030c 	and.w	r3, r3, #12
 80032ba:	2b08      	cmp	r3, #8
 80032bc:	d060      	beq.n	8003380 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	699b      	ldr	r3, [r3, #24]
 80032c2:	2b02      	cmp	r3, #2
 80032c4:	d145      	bne.n	8003352 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032c6:	4b33      	ldr	r3, [pc, #204]	@ (8003394 <HAL_RCC_OscConfig+0x4b4>)
 80032c8:	2200      	movs	r2, #0
 80032ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032cc:	f7fd fefa 	bl	80010c4 <HAL_GetTick>
 80032d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032d2:	e008      	b.n	80032e6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032d4:	f7fd fef6 	bl	80010c4 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d901      	bls.n	80032e6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e093      	b.n	800340e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032e6:	4b29      	ldr	r3, [pc, #164]	@ (800338c <HAL_RCC_OscConfig+0x4ac>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d1f0      	bne.n	80032d4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	69da      	ldr	r2, [r3, #28]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6a1b      	ldr	r3, [r3, #32]
 80032fa:	431a      	orrs	r2, r3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003300:	019b      	lsls	r3, r3, #6
 8003302:	431a      	orrs	r2, r3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003308:	085b      	lsrs	r3, r3, #1
 800330a:	3b01      	subs	r3, #1
 800330c:	041b      	lsls	r3, r3, #16
 800330e:	431a      	orrs	r2, r3
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003314:	061b      	lsls	r3, r3, #24
 8003316:	431a      	orrs	r2, r3
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800331c:	071b      	lsls	r3, r3, #28
 800331e:	491b      	ldr	r1, [pc, #108]	@ (800338c <HAL_RCC_OscConfig+0x4ac>)
 8003320:	4313      	orrs	r3, r2
 8003322:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003324:	4b1b      	ldr	r3, [pc, #108]	@ (8003394 <HAL_RCC_OscConfig+0x4b4>)
 8003326:	2201      	movs	r2, #1
 8003328:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800332a:	f7fd fecb 	bl	80010c4 <HAL_GetTick>
 800332e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003330:	e008      	b.n	8003344 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003332:	f7fd fec7 	bl	80010c4 <HAL_GetTick>
 8003336:	4602      	mov	r2, r0
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	1ad3      	subs	r3, r2, r3
 800333c:	2b02      	cmp	r3, #2
 800333e:	d901      	bls.n	8003344 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003340:	2303      	movs	r3, #3
 8003342:	e064      	b.n	800340e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003344:	4b11      	ldr	r3, [pc, #68]	@ (800338c <HAL_RCC_OscConfig+0x4ac>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800334c:	2b00      	cmp	r3, #0
 800334e:	d0f0      	beq.n	8003332 <HAL_RCC_OscConfig+0x452>
 8003350:	e05c      	b.n	800340c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003352:	4b10      	ldr	r3, [pc, #64]	@ (8003394 <HAL_RCC_OscConfig+0x4b4>)
 8003354:	2200      	movs	r2, #0
 8003356:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003358:	f7fd feb4 	bl	80010c4 <HAL_GetTick>
 800335c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800335e:	e008      	b.n	8003372 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003360:	f7fd feb0 	bl	80010c4 <HAL_GetTick>
 8003364:	4602      	mov	r2, r0
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	1ad3      	subs	r3, r2, r3
 800336a:	2b02      	cmp	r3, #2
 800336c:	d901      	bls.n	8003372 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800336e:	2303      	movs	r3, #3
 8003370:	e04d      	b.n	800340e <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003372:	4b06      	ldr	r3, [pc, #24]	@ (800338c <HAL_RCC_OscConfig+0x4ac>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800337a:	2b00      	cmp	r3, #0
 800337c:	d1f0      	bne.n	8003360 <HAL_RCC_OscConfig+0x480>
 800337e:	e045      	b.n	800340c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	699b      	ldr	r3, [r3, #24]
 8003384:	2b01      	cmp	r3, #1
 8003386:	d107      	bne.n	8003398 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e040      	b.n	800340e <HAL_RCC_OscConfig+0x52e>
 800338c:	40023800 	.word	0x40023800
 8003390:	40007000 	.word	0x40007000
 8003394:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003398:	4b1f      	ldr	r3, [pc, #124]	@ (8003418 <HAL_RCC_OscConfig+0x538>)
 800339a:	685b      	ldr	r3, [r3, #4]
 800339c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	699b      	ldr	r3, [r3, #24]
 80033a2:	2b01      	cmp	r3, #1
 80033a4:	d030      	beq.n	8003408 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d129      	bne.n	8003408 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033be:	429a      	cmp	r2, r3
 80033c0:	d122      	bne.n	8003408 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033c2:	68fa      	ldr	r2, [r7, #12]
 80033c4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80033c8:	4013      	ands	r3, r2
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80033ce:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d119      	bne.n	8003408 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033de:	085b      	lsrs	r3, r3, #1
 80033e0:	3b01      	subs	r3, #1
 80033e2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d10f      	bne.n	8003408 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033f2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d107      	bne.n	8003408 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003402:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003404:	429a      	cmp	r2, r3
 8003406:	d001      	beq.n	800340c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e000      	b.n	800340e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800340c:	2300      	movs	r3, #0
}
 800340e:	4618      	mov	r0, r3
 8003410:	3718      	adds	r7, #24
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	40023800 	.word	0x40023800

0800341c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b082      	sub	sp, #8
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d101      	bne.n	800342e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e041      	b.n	80034b2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003434:	b2db      	uxtb	r3, r3
 8003436:	2b00      	cmp	r3, #0
 8003438:	d106      	bne.n	8003448 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2200      	movs	r2, #0
 800343e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f000 f839 	bl	80034ba <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2202      	movs	r2, #2
 800344c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	3304      	adds	r3, #4
 8003458:	4619      	mov	r1, r3
 800345a:	4610      	mov	r0, r2
 800345c:	f000 f9c0 	bl	80037e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2201      	movs	r2, #1
 8003464:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2201      	movs	r2, #1
 800346c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2201      	movs	r2, #1
 8003474:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2201      	movs	r2, #1
 800347c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2201      	movs	r2, #1
 8003484:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2201      	movs	r2, #1
 800348c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2201      	movs	r2, #1
 8003494:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2201      	movs	r2, #1
 800349c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2201      	movs	r2, #1
 80034a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2201      	movs	r2, #1
 80034ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80034b0:	2300      	movs	r3, #0
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3708      	adds	r7, #8
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}

080034ba <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80034ba:	b480      	push	{r7}
 80034bc:	b083      	sub	sp, #12
 80034be:	af00      	add	r7, sp, #0
 80034c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80034c2:	bf00      	nop
 80034c4:	370c      	adds	r7, #12
 80034c6:	46bd      	mov	sp, r7
 80034c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034cc:	4770      	bx	lr
	...

080034d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80034d0:	b480      	push	{r7}
 80034d2:	b085      	sub	sp, #20
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d001      	beq.n	80034e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e04e      	b.n	8003586 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2202      	movs	r2, #2
 80034ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	68da      	ldr	r2, [r3, #12]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f042 0201 	orr.w	r2, r2, #1
 80034fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a23      	ldr	r2, [pc, #140]	@ (8003594 <HAL_TIM_Base_Start_IT+0xc4>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d022      	beq.n	8003550 <HAL_TIM_Base_Start_IT+0x80>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003512:	d01d      	beq.n	8003550 <HAL_TIM_Base_Start_IT+0x80>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a1f      	ldr	r2, [pc, #124]	@ (8003598 <HAL_TIM_Base_Start_IT+0xc8>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d018      	beq.n	8003550 <HAL_TIM_Base_Start_IT+0x80>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a1e      	ldr	r2, [pc, #120]	@ (800359c <HAL_TIM_Base_Start_IT+0xcc>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d013      	beq.n	8003550 <HAL_TIM_Base_Start_IT+0x80>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a1c      	ldr	r2, [pc, #112]	@ (80035a0 <HAL_TIM_Base_Start_IT+0xd0>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d00e      	beq.n	8003550 <HAL_TIM_Base_Start_IT+0x80>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a1b      	ldr	r2, [pc, #108]	@ (80035a4 <HAL_TIM_Base_Start_IT+0xd4>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d009      	beq.n	8003550 <HAL_TIM_Base_Start_IT+0x80>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a19      	ldr	r2, [pc, #100]	@ (80035a8 <HAL_TIM_Base_Start_IT+0xd8>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d004      	beq.n	8003550 <HAL_TIM_Base_Start_IT+0x80>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a18      	ldr	r2, [pc, #96]	@ (80035ac <HAL_TIM_Base_Start_IT+0xdc>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d111      	bne.n	8003574 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	f003 0307 	and.w	r3, r3, #7
 800355a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2b06      	cmp	r3, #6
 8003560:	d010      	beq.n	8003584 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f042 0201 	orr.w	r2, r2, #1
 8003570:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003572:	e007      	b.n	8003584 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f042 0201 	orr.w	r2, r2, #1
 8003582:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003584:	2300      	movs	r3, #0
}
 8003586:	4618      	mov	r0, r3
 8003588:	3714      	adds	r7, #20
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr
 8003592:	bf00      	nop
 8003594:	40010000 	.word	0x40010000
 8003598:	40000400 	.word	0x40000400
 800359c:	40000800 	.word	0x40000800
 80035a0:	40000c00 	.word	0x40000c00
 80035a4:	40010400 	.word	0x40010400
 80035a8:	40014000 	.word	0x40014000
 80035ac:	40001800 	.word	0x40001800

080035b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	68db      	ldr	r3, [r3, #12]
 80035be:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	691b      	ldr	r3, [r3, #16]
 80035c6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	f003 0302 	and.w	r3, r3, #2
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d020      	beq.n	8003614 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	f003 0302 	and.w	r3, r3, #2
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d01b      	beq.n	8003614 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f06f 0202 	mvn.w	r2, #2
 80035e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2201      	movs	r2, #1
 80035ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	699b      	ldr	r3, [r3, #24]
 80035f2:	f003 0303 	and.w	r3, r3, #3
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d003      	beq.n	8003602 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80035fa:	6878      	ldr	r0, [r7, #4]
 80035fc:	f000 f8d2 	bl	80037a4 <HAL_TIM_IC_CaptureCallback>
 8003600:	e005      	b.n	800360e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f000 f8c4 	bl	8003790 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003608:	6878      	ldr	r0, [r7, #4]
 800360a:	f000 f8d5 	bl	80037b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	f003 0304 	and.w	r3, r3, #4
 800361a:	2b00      	cmp	r3, #0
 800361c:	d020      	beq.n	8003660 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	f003 0304 	and.w	r3, r3, #4
 8003624:	2b00      	cmp	r3, #0
 8003626:	d01b      	beq.n	8003660 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f06f 0204 	mvn.w	r2, #4
 8003630:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2202      	movs	r2, #2
 8003636:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	699b      	ldr	r3, [r3, #24]
 800363e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003642:	2b00      	cmp	r3, #0
 8003644:	d003      	beq.n	800364e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f000 f8ac 	bl	80037a4 <HAL_TIM_IC_CaptureCallback>
 800364c:	e005      	b.n	800365a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f000 f89e 	bl	8003790 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003654:	6878      	ldr	r0, [r7, #4]
 8003656:	f000 f8af 	bl	80037b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	2200      	movs	r2, #0
 800365e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	f003 0308 	and.w	r3, r3, #8
 8003666:	2b00      	cmp	r3, #0
 8003668:	d020      	beq.n	80036ac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	f003 0308 	and.w	r3, r3, #8
 8003670:	2b00      	cmp	r3, #0
 8003672:	d01b      	beq.n	80036ac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f06f 0208 	mvn.w	r2, #8
 800367c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2204      	movs	r2, #4
 8003682:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	69db      	ldr	r3, [r3, #28]
 800368a:	f003 0303 	and.w	r3, r3, #3
 800368e:	2b00      	cmp	r3, #0
 8003690:	d003      	beq.n	800369a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	f000 f886 	bl	80037a4 <HAL_TIM_IC_CaptureCallback>
 8003698:	e005      	b.n	80036a6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800369a:	6878      	ldr	r0, [r7, #4]
 800369c:	f000 f878 	bl	8003790 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036a0:	6878      	ldr	r0, [r7, #4]
 80036a2:	f000 f889 	bl	80037b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2200      	movs	r2, #0
 80036aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	f003 0310 	and.w	r3, r3, #16
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d020      	beq.n	80036f8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	f003 0310 	and.w	r3, r3, #16
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d01b      	beq.n	80036f8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f06f 0210 	mvn.w	r2, #16
 80036c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2208      	movs	r2, #8
 80036ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	69db      	ldr	r3, [r3, #28]
 80036d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d003      	beq.n	80036e6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	f000 f860 	bl	80037a4 <HAL_TIM_IC_CaptureCallback>
 80036e4:	e005      	b.n	80036f2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f000 f852 	bl	8003790 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036ec:	6878      	ldr	r0, [r7, #4]
 80036ee:	f000 f863 	bl	80037b8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2200      	movs	r2, #0
 80036f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	f003 0301 	and.w	r3, r3, #1
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d00c      	beq.n	800371c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	f003 0301 	and.w	r3, r3, #1
 8003708:	2b00      	cmp	r3, #0
 800370a:	d007      	beq.n	800371c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f06f 0201 	mvn.w	r2, #1
 8003714:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003716:	6878      	ldr	r0, [r7, #4]
 8003718:	f7fd f9f4 	bl	8000b04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003722:	2b00      	cmp	r3, #0
 8003724:	d00c      	beq.n	8003740 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800372c:	2b00      	cmp	r3, #0
 800372e:	d007      	beq.n	8003740 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003738:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f000 f906 	bl	800394c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003746:	2b00      	cmp	r3, #0
 8003748:	d00c      	beq.n	8003764 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003750:	2b00      	cmp	r3, #0
 8003752:	d007      	beq.n	8003764 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800375c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f000 f834 	bl	80037cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	f003 0320 	and.w	r3, r3, #32
 800376a:	2b00      	cmp	r3, #0
 800376c:	d00c      	beq.n	8003788 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	f003 0320 	and.w	r3, r3, #32
 8003774:	2b00      	cmp	r3, #0
 8003776:	d007      	beq.n	8003788 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f06f 0220 	mvn.w	r2, #32
 8003780:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003782:	6878      	ldr	r0, [r7, #4]
 8003784:	f000 f8d8 	bl	8003938 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003788:	bf00      	nop
 800378a:	3710      	adds	r7, #16
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}

08003790 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003790:	b480      	push	{r7}
 8003792:	b083      	sub	sp, #12
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003798:	bf00      	nop
 800379a:	370c      	adds	r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b083      	sub	sp, #12
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80037ac:	bf00      	nop
 80037ae:	370c      	adds	r7, #12
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80037c0:	bf00      	nop
 80037c2:	370c      	adds	r7, #12
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr

080037cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b083      	sub	sp, #12
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80037d4:	bf00      	nop
 80037d6:	370c      	adds	r7, #12
 80037d8:	46bd      	mov	sp, r7
 80037da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037de:	4770      	bx	lr

080037e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b085      	sub	sp, #20
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
 80037e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	4a46      	ldr	r2, [pc, #280]	@ (800390c <TIM_Base_SetConfig+0x12c>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d013      	beq.n	8003820 <TIM_Base_SetConfig+0x40>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037fe:	d00f      	beq.n	8003820 <TIM_Base_SetConfig+0x40>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	4a43      	ldr	r2, [pc, #268]	@ (8003910 <TIM_Base_SetConfig+0x130>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d00b      	beq.n	8003820 <TIM_Base_SetConfig+0x40>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	4a42      	ldr	r2, [pc, #264]	@ (8003914 <TIM_Base_SetConfig+0x134>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d007      	beq.n	8003820 <TIM_Base_SetConfig+0x40>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	4a41      	ldr	r2, [pc, #260]	@ (8003918 <TIM_Base_SetConfig+0x138>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d003      	beq.n	8003820 <TIM_Base_SetConfig+0x40>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	4a40      	ldr	r2, [pc, #256]	@ (800391c <TIM_Base_SetConfig+0x13c>)
 800381c:	4293      	cmp	r3, r2
 800381e:	d108      	bne.n	8003832 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003826:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	68fa      	ldr	r2, [r7, #12]
 800382e:	4313      	orrs	r3, r2
 8003830:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4a35      	ldr	r2, [pc, #212]	@ (800390c <TIM_Base_SetConfig+0x12c>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d02b      	beq.n	8003892 <TIM_Base_SetConfig+0xb2>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003840:	d027      	beq.n	8003892 <TIM_Base_SetConfig+0xb2>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a32      	ldr	r2, [pc, #200]	@ (8003910 <TIM_Base_SetConfig+0x130>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d023      	beq.n	8003892 <TIM_Base_SetConfig+0xb2>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4a31      	ldr	r2, [pc, #196]	@ (8003914 <TIM_Base_SetConfig+0x134>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d01f      	beq.n	8003892 <TIM_Base_SetConfig+0xb2>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a30      	ldr	r2, [pc, #192]	@ (8003918 <TIM_Base_SetConfig+0x138>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d01b      	beq.n	8003892 <TIM_Base_SetConfig+0xb2>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	4a2f      	ldr	r2, [pc, #188]	@ (800391c <TIM_Base_SetConfig+0x13c>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d017      	beq.n	8003892 <TIM_Base_SetConfig+0xb2>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a2e      	ldr	r2, [pc, #184]	@ (8003920 <TIM_Base_SetConfig+0x140>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d013      	beq.n	8003892 <TIM_Base_SetConfig+0xb2>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	4a2d      	ldr	r2, [pc, #180]	@ (8003924 <TIM_Base_SetConfig+0x144>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d00f      	beq.n	8003892 <TIM_Base_SetConfig+0xb2>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4a2c      	ldr	r2, [pc, #176]	@ (8003928 <TIM_Base_SetConfig+0x148>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d00b      	beq.n	8003892 <TIM_Base_SetConfig+0xb2>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a2b      	ldr	r2, [pc, #172]	@ (800392c <TIM_Base_SetConfig+0x14c>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d007      	beq.n	8003892 <TIM_Base_SetConfig+0xb2>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	4a2a      	ldr	r2, [pc, #168]	@ (8003930 <TIM_Base_SetConfig+0x150>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d003      	beq.n	8003892 <TIM_Base_SetConfig+0xb2>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4a29      	ldr	r2, [pc, #164]	@ (8003934 <TIM_Base_SetConfig+0x154>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d108      	bne.n	80038a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003898:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	68db      	ldr	r3, [r3, #12]
 800389e:	68fa      	ldr	r2, [r7, #12]
 80038a0:	4313      	orrs	r3, r2
 80038a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	695b      	ldr	r3, [r3, #20]
 80038ae:	4313      	orrs	r3, r2
 80038b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	68fa      	ldr	r2, [r7, #12]
 80038b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	689a      	ldr	r2, [r3, #8]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	4a10      	ldr	r2, [pc, #64]	@ (800390c <TIM_Base_SetConfig+0x12c>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d003      	beq.n	80038d8 <TIM_Base_SetConfig+0xf8>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	4a12      	ldr	r2, [pc, #72]	@ (800391c <TIM_Base_SetConfig+0x13c>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d103      	bne.n	80038e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	691a      	ldr	r2, [r3, #16]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2201      	movs	r2, #1
 80038e4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	691b      	ldr	r3, [r3, #16]
 80038ea:	f003 0301 	and.w	r3, r3, #1
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d105      	bne.n	80038fe <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	691b      	ldr	r3, [r3, #16]
 80038f6:	f023 0201 	bic.w	r2, r3, #1
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	611a      	str	r2, [r3, #16]
  }
}
 80038fe:	bf00      	nop
 8003900:	3714      	adds	r7, #20
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr
 800390a:	bf00      	nop
 800390c:	40010000 	.word	0x40010000
 8003910:	40000400 	.word	0x40000400
 8003914:	40000800 	.word	0x40000800
 8003918:	40000c00 	.word	0x40000c00
 800391c:	40010400 	.word	0x40010400
 8003920:	40014000 	.word	0x40014000
 8003924:	40014400 	.word	0x40014400
 8003928:	40014800 	.word	0x40014800
 800392c:	40001800 	.word	0x40001800
 8003930:	40001c00 	.word	0x40001c00
 8003934:	40002000 	.word	0x40002000

08003938 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003940:	bf00      	nop
 8003942:	370c      	adds	r7, #12
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr

0800394c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003954:	bf00      	nop
 8003956:	370c      	adds	r7, #12
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr

08003960 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b082      	sub	sp, #8
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d101      	bne.n	8003972 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e042      	b.n	80039f8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003978:	b2db      	uxtb	r3, r3
 800397a:	2b00      	cmp	r3, #0
 800397c:	d106      	bne.n	800398c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2200      	movs	r2, #0
 8003982:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f7fd fabe 	bl	8000f08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2224      	movs	r2, #36	@ 0x24
 8003990:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	68da      	ldr	r2, [r3, #12]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80039a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80039a4:	6878      	ldr	r0, [r7, #4]
 80039a6:	f000 fa09 	bl	8003dbc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	691a      	ldr	r2, [r3, #16]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80039b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	695a      	ldr	r2, [r3, #20]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80039c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	68da      	ldr	r2, [r3, #12]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80039d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2200      	movs	r2, #0
 80039de:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2220      	movs	r2, #32
 80039e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2220      	movs	r2, #32
 80039ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2200      	movs	r2, #0
 80039f4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80039f6:	2300      	movs	r3, #0
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	3708      	adds	r7, #8
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}

08003a00 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b08a      	sub	sp, #40	@ 0x28
 8003a04:	af02      	add	r7, sp, #8
 8003a06:	60f8      	str	r0, [r7, #12]
 8003a08:	60b9      	str	r1, [r7, #8]
 8003a0a:	603b      	str	r3, [r7, #0]
 8003a0c:	4613      	mov	r3, r2
 8003a0e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003a10:	2300      	movs	r3, #0
 8003a12:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	2b20      	cmp	r3, #32
 8003a1e:	d175      	bne.n	8003b0c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d002      	beq.n	8003a2c <HAL_UART_Transmit+0x2c>
 8003a26:	88fb      	ldrh	r3, [r7, #6]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d101      	bne.n	8003a30 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e06e      	b.n	8003b0e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2200      	movs	r2, #0
 8003a34:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2221      	movs	r2, #33	@ 0x21
 8003a3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a3e:	f7fd fb41 	bl	80010c4 <HAL_GetTick>
 8003a42:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	88fa      	ldrh	r2, [r7, #6]
 8003a48:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	88fa      	ldrh	r2, [r7, #6]
 8003a4e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a58:	d108      	bne.n	8003a6c <HAL_UART_Transmit+0x6c>
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	691b      	ldr	r3, [r3, #16]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d104      	bne.n	8003a6c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003a62:	2300      	movs	r3, #0
 8003a64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a66:	68bb      	ldr	r3, [r7, #8]
 8003a68:	61bb      	str	r3, [r7, #24]
 8003a6a:	e003      	b.n	8003a74 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a70:	2300      	movs	r3, #0
 8003a72:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003a74:	e02e      	b.n	8003ad4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	9300      	str	r3, [sp, #0]
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	2200      	movs	r2, #0
 8003a7e:	2180      	movs	r1, #128	@ 0x80
 8003a80:	68f8      	ldr	r0, [r7, #12]
 8003a82:	f000 f8df 	bl	8003c44 <UART_WaitOnFlagUntilTimeout>
 8003a86:	4603      	mov	r3, r0
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d005      	beq.n	8003a98 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2220      	movs	r2, #32
 8003a90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003a94:	2303      	movs	r3, #3
 8003a96:	e03a      	b.n	8003b0e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d10b      	bne.n	8003ab6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a9e:	69bb      	ldr	r3, [r7, #24]
 8003aa0:	881b      	ldrh	r3, [r3, #0]
 8003aa2:	461a      	mov	r2, r3
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003aac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003aae:	69bb      	ldr	r3, [r7, #24]
 8003ab0:	3302      	adds	r3, #2
 8003ab2:	61bb      	str	r3, [r7, #24]
 8003ab4:	e007      	b.n	8003ac6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ab6:	69fb      	ldr	r3, [r7, #28]
 8003ab8:	781a      	ldrb	r2, [r3, #0]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003ac0:	69fb      	ldr	r3, [r7, #28]
 8003ac2:	3301      	adds	r3, #1
 8003ac4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003aca:	b29b      	uxth	r3, r3
 8003acc:	3b01      	subs	r3, #1
 8003ace:	b29a      	uxth	r2, r3
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003ad8:	b29b      	uxth	r3, r3
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d1cb      	bne.n	8003a76 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	9300      	str	r3, [sp, #0]
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	2140      	movs	r1, #64	@ 0x40
 8003ae8:	68f8      	ldr	r0, [r7, #12]
 8003aea:	f000 f8ab 	bl	8003c44 <UART_WaitOnFlagUntilTimeout>
 8003aee:	4603      	mov	r3, r0
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d005      	beq.n	8003b00 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2220      	movs	r2, #32
 8003af8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003afc:	2303      	movs	r3, #3
 8003afe:	e006      	b.n	8003b0e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2220      	movs	r2, #32
 8003b04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	e000      	b.n	8003b0e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003b0c:	2302      	movs	r3, #2
  }
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3720      	adds	r7, #32
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}

08003b16 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b16:	b580      	push	{r7, lr}
 8003b18:	b08a      	sub	sp, #40	@ 0x28
 8003b1a:	af02      	add	r7, sp, #8
 8003b1c:	60f8      	str	r0, [r7, #12]
 8003b1e:	60b9      	str	r1, [r7, #8]
 8003b20:	603b      	str	r3, [r7, #0]
 8003b22:	4613      	mov	r3, r2
 8003b24:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003b26:	2300      	movs	r3, #0
 8003b28:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003b30:	b2db      	uxtb	r3, r3
 8003b32:	2b20      	cmp	r3, #32
 8003b34:	f040 8081 	bne.w	8003c3a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d002      	beq.n	8003b44 <HAL_UART_Receive+0x2e>
 8003b3e:	88fb      	ldrh	r3, [r7, #6]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d101      	bne.n	8003b48 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e079      	b.n	8003c3c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2222      	movs	r2, #34	@ 0x22
 8003b52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b5c:	f7fd fab2 	bl	80010c4 <HAL_GetTick>
 8003b60:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	88fa      	ldrh	r2, [r7, #6]
 8003b66:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	88fa      	ldrh	r2, [r7, #6]
 8003b6c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b76:	d108      	bne.n	8003b8a <HAL_UART_Receive+0x74>
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	691b      	ldr	r3, [r3, #16]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d104      	bne.n	8003b8a <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8003b80:	2300      	movs	r3, #0
 8003b82:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	61bb      	str	r3, [r7, #24]
 8003b88:	e003      	b.n	8003b92 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003b92:	e047      	b.n	8003c24 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	9300      	str	r3, [sp, #0]
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	2120      	movs	r1, #32
 8003b9e:	68f8      	ldr	r0, [r7, #12]
 8003ba0:	f000 f850 	bl	8003c44 <UART_WaitOnFlagUntilTimeout>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d005      	beq.n	8003bb6 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	2220      	movs	r2, #32
 8003bae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8003bb2:	2303      	movs	r3, #3
 8003bb4:	e042      	b.n	8003c3c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8003bb6:	69fb      	ldr	r3, [r7, #28]
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d10c      	bne.n	8003bd6 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bc8:	b29a      	uxth	r2, r3
 8003bca:	69bb      	ldr	r3, [r7, #24]
 8003bcc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003bce:	69bb      	ldr	r3, [r7, #24]
 8003bd0:	3302      	adds	r3, #2
 8003bd2:	61bb      	str	r3, [r7, #24]
 8003bd4:	e01f      	b.n	8003c16 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bde:	d007      	beq.n	8003bf0 <HAL_UART_Receive+0xda>
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d10a      	bne.n	8003bfe <HAL_UART_Receive+0xe8>
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	691b      	ldr	r3, [r3, #16]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d106      	bne.n	8003bfe <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	b2da      	uxtb	r2, r3
 8003bf8:	69fb      	ldr	r3, [r7, #28]
 8003bfa:	701a      	strb	r2, [r3, #0]
 8003bfc:	e008      	b.n	8003c10 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003c0a:	b2da      	uxtb	r2, r3
 8003c0c:	69fb      	ldr	r3, [r7, #28]
 8003c0e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003c10:	69fb      	ldr	r3, [r7, #28]
 8003c12:	3301      	adds	r3, #1
 8003c14:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003c1a:	b29b      	uxth	r3, r3
 8003c1c:	3b01      	subs	r3, #1
 8003c1e:	b29a      	uxth	r2, r3
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003c28:	b29b      	uxth	r3, r3
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d1b2      	bne.n	8003b94 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2220      	movs	r2, #32
 8003c32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8003c36:	2300      	movs	r3, #0
 8003c38:	e000      	b.n	8003c3c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8003c3a:	2302      	movs	r3, #2
  }
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	3720      	adds	r7, #32
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}

08003c44 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b086      	sub	sp, #24
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	603b      	str	r3, [r7, #0]
 8003c50:	4613      	mov	r3, r2
 8003c52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c54:	e03b      	b.n	8003cce <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c56:	6a3b      	ldr	r3, [r7, #32]
 8003c58:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003c5c:	d037      	beq.n	8003cce <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c5e:	f7fd fa31 	bl	80010c4 <HAL_GetTick>
 8003c62:	4602      	mov	r2, r0
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	6a3a      	ldr	r2, [r7, #32]
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	d302      	bcc.n	8003c74 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c6e:	6a3b      	ldr	r3, [r7, #32]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d101      	bne.n	8003c78 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003c74:	2303      	movs	r3, #3
 8003c76:	e03a      	b.n	8003cee <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	f003 0304 	and.w	r3, r3, #4
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d023      	beq.n	8003cce <UART_WaitOnFlagUntilTimeout+0x8a>
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	2b80      	cmp	r3, #128	@ 0x80
 8003c8a:	d020      	beq.n	8003cce <UART_WaitOnFlagUntilTimeout+0x8a>
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	2b40      	cmp	r3, #64	@ 0x40
 8003c90:	d01d      	beq.n	8003cce <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 0308 	and.w	r3, r3, #8
 8003c9c:	2b08      	cmp	r3, #8
 8003c9e:	d116      	bne.n	8003cce <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	617b      	str	r3, [r7, #20]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	617b      	str	r3, [r7, #20]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	617b      	str	r3, [r7, #20]
 8003cb4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003cb6:	68f8      	ldr	r0, [r7, #12]
 8003cb8:	f000 f81d 	bl	8003cf6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2208      	movs	r2, #8
 8003cc0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e00f      	b.n	8003cee <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	68ba      	ldr	r2, [r7, #8]
 8003cda:	429a      	cmp	r2, r3
 8003cdc:	bf0c      	ite	eq
 8003cde:	2301      	moveq	r3, #1
 8003ce0:	2300      	movne	r3, #0
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	461a      	mov	r2, r3
 8003ce6:	79fb      	ldrb	r3, [r7, #7]
 8003ce8:	429a      	cmp	r2, r3
 8003cea:	d0b4      	beq.n	8003c56 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003cec:	2300      	movs	r3, #0
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3718      	adds	r7, #24
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}

08003cf6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003cf6:	b480      	push	{r7}
 8003cf8:	b095      	sub	sp, #84	@ 0x54
 8003cfa:	af00      	add	r7, sp, #0
 8003cfc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	330c      	adds	r3, #12
 8003d04:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d08:	e853 3f00 	ldrex	r3, [r3]
 8003d0c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d10:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003d14:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	330c      	adds	r3, #12
 8003d1c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003d1e:	643a      	str	r2, [r7, #64]	@ 0x40
 8003d20:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d22:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003d24:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003d26:	e841 2300 	strex	r3, r2, [r1]
 8003d2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003d2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d1e5      	bne.n	8003cfe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	3314      	adds	r3, #20
 8003d38:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d3a:	6a3b      	ldr	r3, [r7, #32]
 8003d3c:	e853 3f00 	ldrex	r3, [r3]
 8003d40:	61fb      	str	r3, [r7, #28]
   return(result);
 8003d42:	69fb      	ldr	r3, [r7, #28]
 8003d44:	f023 0301 	bic.w	r3, r3, #1
 8003d48:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	3314      	adds	r3, #20
 8003d50:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d54:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d56:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d5a:	e841 2300 	strex	r3, r2, [r1]
 8003d5e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d1e5      	bne.n	8003d32 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d6a:	2b01      	cmp	r3, #1
 8003d6c:	d119      	bne.n	8003da2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	330c      	adds	r3, #12
 8003d74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	e853 3f00 	ldrex	r3, [r3]
 8003d7c:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	f023 0310 	bic.w	r3, r3, #16
 8003d84:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	330c      	adds	r3, #12
 8003d8c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003d8e:	61ba      	str	r2, [r7, #24]
 8003d90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d92:	6979      	ldr	r1, [r7, #20]
 8003d94:	69ba      	ldr	r2, [r7, #24]
 8003d96:	e841 2300 	strex	r3, r2, [r1]
 8003d9a:	613b      	str	r3, [r7, #16]
   return(result);
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d1e5      	bne.n	8003d6e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2220      	movs	r2, #32
 8003da6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2200      	movs	r2, #0
 8003dae:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003db0:	bf00      	nop
 8003db2:	3754      	adds	r7, #84	@ 0x54
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr

08003dbc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003dbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003dc0:	b0c0      	sub	sp, #256	@ 0x100
 8003dc2:	af00      	add	r7, sp, #0
 8003dc4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	691b      	ldr	r3, [r3, #16]
 8003dd0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dd8:	68d9      	ldr	r1, [r3, #12]
 8003dda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	ea40 0301 	orr.w	r3, r0, r1
 8003de4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003de6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003dea:	689a      	ldr	r2, [r3, #8]
 8003dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003df0:	691b      	ldr	r3, [r3, #16]
 8003df2:	431a      	orrs	r2, r3
 8003df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003df8:	695b      	ldr	r3, [r3, #20]
 8003dfa:	431a      	orrs	r2, r3
 8003dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e00:	69db      	ldr	r3, [r3, #28]
 8003e02:	4313      	orrs	r3, r2
 8003e04:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003e14:	f021 010c 	bic.w	r1, r1, #12
 8003e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003e22:	430b      	orrs	r3, r1
 8003e24:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	695b      	ldr	r3, [r3, #20]
 8003e2e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003e32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e36:	6999      	ldr	r1, [r3, #24]
 8003e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	ea40 0301 	orr.w	r3, r0, r1
 8003e42:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e48:	681a      	ldr	r2, [r3, #0]
 8003e4a:	4b8f      	ldr	r3, [pc, #572]	@ (8004088 <UART_SetConfig+0x2cc>)
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d005      	beq.n	8003e5c <UART_SetConfig+0xa0>
 8003e50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	4b8d      	ldr	r3, [pc, #564]	@ (800408c <UART_SetConfig+0x2d0>)
 8003e58:	429a      	cmp	r2, r3
 8003e5a:	d104      	bne.n	8003e66 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003e5c:	f7fe fdca 	bl	80029f4 <HAL_RCC_GetPCLK2Freq>
 8003e60:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003e64:	e003      	b.n	8003e6e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003e66:	f7fe fdb1 	bl	80029cc <HAL_RCC_GetPCLK1Freq>
 8003e6a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e72:	69db      	ldr	r3, [r3, #28]
 8003e74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e78:	f040 810c 	bne.w	8004094 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003e7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e80:	2200      	movs	r2, #0
 8003e82:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003e86:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003e8a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003e8e:	4622      	mov	r2, r4
 8003e90:	462b      	mov	r3, r5
 8003e92:	1891      	adds	r1, r2, r2
 8003e94:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003e96:	415b      	adcs	r3, r3
 8003e98:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003e9a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003e9e:	4621      	mov	r1, r4
 8003ea0:	eb12 0801 	adds.w	r8, r2, r1
 8003ea4:	4629      	mov	r1, r5
 8003ea6:	eb43 0901 	adc.w	r9, r3, r1
 8003eaa:	f04f 0200 	mov.w	r2, #0
 8003eae:	f04f 0300 	mov.w	r3, #0
 8003eb2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003eb6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003eba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ebe:	4690      	mov	r8, r2
 8003ec0:	4699      	mov	r9, r3
 8003ec2:	4623      	mov	r3, r4
 8003ec4:	eb18 0303 	adds.w	r3, r8, r3
 8003ec8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003ecc:	462b      	mov	r3, r5
 8003ece:	eb49 0303 	adc.w	r3, r9, r3
 8003ed2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003ed6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	2200      	movs	r2, #0
 8003ede:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003ee2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003ee6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003eea:	460b      	mov	r3, r1
 8003eec:	18db      	adds	r3, r3, r3
 8003eee:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ef0:	4613      	mov	r3, r2
 8003ef2:	eb42 0303 	adc.w	r3, r2, r3
 8003ef6:	657b      	str	r3, [r7, #84]	@ 0x54
 8003ef8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003efc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003f00:	f7fc f9d6 	bl	80002b0 <__aeabi_uldivmod>
 8003f04:	4602      	mov	r2, r0
 8003f06:	460b      	mov	r3, r1
 8003f08:	4b61      	ldr	r3, [pc, #388]	@ (8004090 <UART_SetConfig+0x2d4>)
 8003f0a:	fba3 2302 	umull	r2, r3, r3, r2
 8003f0e:	095b      	lsrs	r3, r3, #5
 8003f10:	011c      	lsls	r4, r3, #4
 8003f12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f16:	2200      	movs	r2, #0
 8003f18:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003f1c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003f20:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003f24:	4642      	mov	r2, r8
 8003f26:	464b      	mov	r3, r9
 8003f28:	1891      	adds	r1, r2, r2
 8003f2a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003f2c:	415b      	adcs	r3, r3
 8003f2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f30:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003f34:	4641      	mov	r1, r8
 8003f36:	eb12 0a01 	adds.w	sl, r2, r1
 8003f3a:	4649      	mov	r1, r9
 8003f3c:	eb43 0b01 	adc.w	fp, r3, r1
 8003f40:	f04f 0200 	mov.w	r2, #0
 8003f44:	f04f 0300 	mov.w	r3, #0
 8003f48:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003f4c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003f50:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003f54:	4692      	mov	sl, r2
 8003f56:	469b      	mov	fp, r3
 8003f58:	4643      	mov	r3, r8
 8003f5a:	eb1a 0303 	adds.w	r3, sl, r3
 8003f5e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003f62:	464b      	mov	r3, r9
 8003f64:	eb4b 0303 	adc.w	r3, fp, r3
 8003f68:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003f6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	2200      	movs	r2, #0
 8003f74:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003f78:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003f7c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003f80:	460b      	mov	r3, r1
 8003f82:	18db      	adds	r3, r3, r3
 8003f84:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f86:	4613      	mov	r3, r2
 8003f88:	eb42 0303 	adc.w	r3, r2, r3
 8003f8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003f8e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003f92:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003f96:	f7fc f98b 	bl	80002b0 <__aeabi_uldivmod>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	460b      	mov	r3, r1
 8003f9e:	4611      	mov	r1, r2
 8003fa0:	4b3b      	ldr	r3, [pc, #236]	@ (8004090 <UART_SetConfig+0x2d4>)
 8003fa2:	fba3 2301 	umull	r2, r3, r3, r1
 8003fa6:	095b      	lsrs	r3, r3, #5
 8003fa8:	2264      	movs	r2, #100	@ 0x64
 8003faa:	fb02 f303 	mul.w	r3, r2, r3
 8003fae:	1acb      	subs	r3, r1, r3
 8003fb0:	00db      	lsls	r3, r3, #3
 8003fb2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003fb6:	4b36      	ldr	r3, [pc, #216]	@ (8004090 <UART_SetConfig+0x2d4>)
 8003fb8:	fba3 2302 	umull	r2, r3, r3, r2
 8003fbc:	095b      	lsrs	r3, r3, #5
 8003fbe:	005b      	lsls	r3, r3, #1
 8003fc0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003fc4:	441c      	add	r4, r3
 8003fc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003fca:	2200      	movs	r2, #0
 8003fcc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003fd0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003fd4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003fd8:	4642      	mov	r2, r8
 8003fda:	464b      	mov	r3, r9
 8003fdc:	1891      	adds	r1, r2, r2
 8003fde:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003fe0:	415b      	adcs	r3, r3
 8003fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003fe4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003fe8:	4641      	mov	r1, r8
 8003fea:	1851      	adds	r1, r2, r1
 8003fec:	6339      	str	r1, [r7, #48]	@ 0x30
 8003fee:	4649      	mov	r1, r9
 8003ff0:	414b      	adcs	r3, r1
 8003ff2:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ff4:	f04f 0200 	mov.w	r2, #0
 8003ff8:	f04f 0300 	mov.w	r3, #0
 8003ffc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004000:	4659      	mov	r1, fp
 8004002:	00cb      	lsls	r3, r1, #3
 8004004:	4651      	mov	r1, sl
 8004006:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800400a:	4651      	mov	r1, sl
 800400c:	00ca      	lsls	r2, r1, #3
 800400e:	4610      	mov	r0, r2
 8004010:	4619      	mov	r1, r3
 8004012:	4603      	mov	r3, r0
 8004014:	4642      	mov	r2, r8
 8004016:	189b      	adds	r3, r3, r2
 8004018:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800401c:	464b      	mov	r3, r9
 800401e:	460a      	mov	r2, r1
 8004020:	eb42 0303 	adc.w	r3, r2, r3
 8004024:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004034:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004038:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800403c:	460b      	mov	r3, r1
 800403e:	18db      	adds	r3, r3, r3
 8004040:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004042:	4613      	mov	r3, r2
 8004044:	eb42 0303 	adc.w	r3, r2, r3
 8004048:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800404a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800404e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004052:	f7fc f92d 	bl	80002b0 <__aeabi_uldivmod>
 8004056:	4602      	mov	r2, r0
 8004058:	460b      	mov	r3, r1
 800405a:	4b0d      	ldr	r3, [pc, #52]	@ (8004090 <UART_SetConfig+0x2d4>)
 800405c:	fba3 1302 	umull	r1, r3, r3, r2
 8004060:	095b      	lsrs	r3, r3, #5
 8004062:	2164      	movs	r1, #100	@ 0x64
 8004064:	fb01 f303 	mul.w	r3, r1, r3
 8004068:	1ad3      	subs	r3, r2, r3
 800406a:	00db      	lsls	r3, r3, #3
 800406c:	3332      	adds	r3, #50	@ 0x32
 800406e:	4a08      	ldr	r2, [pc, #32]	@ (8004090 <UART_SetConfig+0x2d4>)
 8004070:	fba2 2303 	umull	r2, r3, r2, r3
 8004074:	095b      	lsrs	r3, r3, #5
 8004076:	f003 0207 	and.w	r2, r3, #7
 800407a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4422      	add	r2, r4
 8004082:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004084:	e106      	b.n	8004294 <UART_SetConfig+0x4d8>
 8004086:	bf00      	nop
 8004088:	40011000 	.word	0x40011000
 800408c:	40011400 	.word	0x40011400
 8004090:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004094:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004098:	2200      	movs	r2, #0
 800409a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800409e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80040a2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80040a6:	4642      	mov	r2, r8
 80040a8:	464b      	mov	r3, r9
 80040aa:	1891      	adds	r1, r2, r2
 80040ac:	6239      	str	r1, [r7, #32]
 80040ae:	415b      	adcs	r3, r3
 80040b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80040b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80040b6:	4641      	mov	r1, r8
 80040b8:	1854      	adds	r4, r2, r1
 80040ba:	4649      	mov	r1, r9
 80040bc:	eb43 0501 	adc.w	r5, r3, r1
 80040c0:	f04f 0200 	mov.w	r2, #0
 80040c4:	f04f 0300 	mov.w	r3, #0
 80040c8:	00eb      	lsls	r3, r5, #3
 80040ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80040ce:	00e2      	lsls	r2, r4, #3
 80040d0:	4614      	mov	r4, r2
 80040d2:	461d      	mov	r5, r3
 80040d4:	4643      	mov	r3, r8
 80040d6:	18e3      	adds	r3, r4, r3
 80040d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80040dc:	464b      	mov	r3, r9
 80040de:	eb45 0303 	adc.w	r3, r5, r3
 80040e2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80040e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	2200      	movs	r2, #0
 80040ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80040f2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80040f6:	f04f 0200 	mov.w	r2, #0
 80040fa:	f04f 0300 	mov.w	r3, #0
 80040fe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004102:	4629      	mov	r1, r5
 8004104:	008b      	lsls	r3, r1, #2
 8004106:	4621      	mov	r1, r4
 8004108:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800410c:	4621      	mov	r1, r4
 800410e:	008a      	lsls	r2, r1, #2
 8004110:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004114:	f7fc f8cc 	bl	80002b0 <__aeabi_uldivmod>
 8004118:	4602      	mov	r2, r0
 800411a:	460b      	mov	r3, r1
 800411c:	4b60      	ldr	r3, [pc, #384]	@ (80042a0 <UART_SetConfig+0x4e4>)
 800411e:	fba3 2302 	umull	r2, r3, r3, r2
 8004122:	095b      	lsrs	r3, r3, #5
 8004124:	011c      	lsls	r4, r3, #4
 8004126:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800412a:	2200      	movs	r2, #0
 800412c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004130:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004134:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004138:	4642      	mov	r2, r8
 800413a:	464b      	mov	r3, r9
 800413c:	1891      	adds	r1, r2, r2
 800413e:	61b9      	str	r1, [r7, #24]
 8004140:	415b      	adcs	r3, r3
 8004142:	61fb      	str	r3, [r7, #28]
 8004144:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004148:	4641      	mov	r1, r8
 800414a:	1851      	adds	r1, r2, r1
 800414c:	6139      	str	r1, [r7, #16]
 800414e:	4649      	mov	r1, r9
 8004150:	414b      	adcs	r3, r1
 8004152:	617b      	str	r3, [r7, #20]
 8004154:	f04f 0200 	mov.w	r2, #0
 8004158:	f04f 0300 	mov.w	r3, #0
 800415c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004160:	4659      	mov	r1, fp
 8004162:	00cb      	lsls	r3, r1, #3
 8004164:	4651      	mov	r1, sl
 8004166:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800416a:	4651      	mov	r1, sl
 800416c:	00ca      	lsls	r2, r1, #3
 800416e:	4610      	mov	r0, r2
 8004170:	4619      	mov	r1, r3
 8004172:	4603      	mov	r3, r0
 8004174:	4642      	mov	r2, r8
 8004176:	189b      	adds	r3, r3, r2
 8004178:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800417c:	464b      	mov	r3, r9
 800417e:	460a      	mov	r2, r1
 8004180:	eb42 0303 	adc.w	r3, r2, r3
 8004184:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004188:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	2200      	movs	r2, #0
 8004190:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004192:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004194:	f04f 0200 	mov.w	r2, #0
 8004198:	f04f 0300 	mov.w	r3, #0
 800419c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80041a0:	4649      	mov	r1, r9
 80041a2:	008b      	lsls	r3, r1, #2
 80041a4:	4641      	mov	r1, r8
 80041a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80041aa:	4641      	mov	r1, r8
 80041ac:	008a      	lsls	r2, r1, #2
 80041ae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80041b2:	f7fc f87d 	bl	80002b0 <__aeabi_uldivmod>
 80041b6:	4602      	mov	r2, r0
 80041b8:	460b      	mov	r3, r1
 80041ba:	4611      	mov	r1, r2
 80041bc:	4b38      	ldr	r3, [pc, #224]	@ (80042a0 <UART_SetConfig+0x4e4>)
 80041be:	fba3 2301 	umull	r2, r3, r3, r1
 80041c2:	095b      	lsrs	r3, r3, #5
 80041c4:	2264      	movs	r2, #100	@ 0x64
 80041c6:	fb02 f303 	mul.w	r3, r2, r3
 80041ca:	1acb      	subs	r3, r1, r3
 80041cc:	011b      	lsls	r3, r3, #4
 80041ce:	3332      	adds	r3, #50	@ 0x32
 80041d0:	4a33      	ldr	r2, [pc, #204]	@ (80042a0 <UART_SetConfig+0x4e4>)
 80041d2:	fba2 2303 	umull	r2, r3, r2, r3
 80041d6:	095b      	lsrs	r3, r3, #5
 80041d8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80041dc:	441c      	add	r4, r3
 80041de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80041e2:	2200      	movs	r2, #0
 80041e4:	673b      	str	r3, [r7, #112]	@ 0x70
 80041e6:	677a      	str	r2, [r7, #116]	@ 0x74
 80041e8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80041ec:	4642      	mov	r2, r8
 80041ee:	464b      	mov	r3, r9
 80041f0:	1891      	adds	r1, r2, r2
 80041f2:	60b9      	str	r1, [r7, #8]
 80041f4:	415b      	adcs	r3, r3
 80041f6:	60fb      	str	r3, [r7, #12]
 80041f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80041fc:	4641      	mov	r1, r8
 80041fe:	1851      	adds	r1, r2, r1
 8004200:	6039      	str	r1, [r7, #0]
 8004202:	4649      	mov	r1, r9
 8004204:	414b      	adcs	r3, r1
 8004206:	607b      	str	r3, [r7, #4]
 8004208:	f04f 0200 	mov.w	r2, #0
 800420c:	f04f 0300 	mov.w	r3, #0
 8004210:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004214:	4659      	mov	r1, fp
 8004216:	00cb      	lsls	r3, r1, #3
 8004218:	4651      	mov	r1, sl
 800421a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800421e:	4651      	mov	r1, sl
 8004220:	00ca      	lsls	r2, r1, #3
 8004222:	4610      	mov	r0, r2
 8004224:	4619      	mov	r1, r3
 8004226:	4603      	mov	r3, r0
 8004228:	4642      	mov	r2, r8
 800422a:	189b      	adds	r3, r3, r2
 800422c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800422e:	464b      	mov	r3, r9
 8004230:	460a      	mov	r2, r1
 8004232:	eb42 0303 	adc.w	r3, r2, r3
 8004236:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004238:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	663b      	str	r3, [r7, #96]	@ 0x60
 8004242:	667a      	str	r2, [r7, #100]	@ 0x64
 8004244:	f04f 0200 	mov.w	r2, #0
 8004248:	f04f 0300 	mov.w	r3, #0
 800424c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004250:	4649      	mov	r1, r9
 8004252:	008b      	lsls	r3, r1, #2
 8004254:	4641      	mov	r1, r8
 8004256:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800425a:	4641      	mov	r1, r8
 800425c:	008a      	lsls	r2, r1, #2
 800425e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004262:	f7fc f825 	bl	80002b0 <__aeabi_uldivmod>
 8004266:	4602      	mov	r2, r0
 8004268:	460b      	mov	r3, r1
 800426a:	4b0d      	ldr	r3, [pc, #52]	@ (80042a0 <UART_SetConfig+0x4e4>)
 800426c:	fba3 1302 	umull	r1, r3, r3, r2
 8004270:	095b      	lsrs	r3, r3, #5
 8004272:	2164      	movs	r1, #100	@ 0x64
 8004274:	fb01 f303 	mul.w	r3, r1, r3
 8004278:	1ad3      	subs	r3, r2, r3
 800427a:	011b      	lsls	r3, r3, #4
 800427c:	3332      	adds	r3, #50	@ 0x32
 800427e:	4a08      	ldr	r2, [pc, #32]	@ (80042a0 <UART_SetConfig+0x4e4>)
 8004280:	fba2 2303 	umull	r2, r3, r2, r3
 8004284:	095b      	lsrs	r3, r3, #5
 8004286:	f003 020f 	and.w	r2, r3, #15
 800428a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4422      	add	r2, r4
 8004292:	609a      	str	r2, [r3, #8]
}
 8004294:	bf00      	nop
 8004296:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800429a:	46bd      	mov	sp, r7
 800429c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042a0:	51eb851f 	.word	0x51eb851f

080042a4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b085      	sub	sp, #20
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	4603      	mov	r3, r0
 80042ac:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80042ae:	2300      	movs	r3, #0
 80042b0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80042b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80042b6:	2b84      	cmp	r3, #132	@ 0x84
 80042b8:	d005      	beq.n	80042c6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80042ba:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	4413      	add	r3, r2
 80042c2:	3303      	adds	r3, #3
 80042c4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80042c6:	68fb      	ldr	r3, [r7, #12]
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3714      	adds	r7, #20
 80042cc:	46bd      	mov	sp, r7
 80042ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d2:	4770      	bx	lr

080042d4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80042d8:	f000 fafc 	bl	80048d4 <vTaskStartScheduler>
  
  return osOK;
 80042dc:	2300      	movs	r3, #0
}
 80042de:	4618      	mov	r0, r3
 80042e0:	bd80      	pop	{r7, pc}

080042e2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80042e2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042e4:	b089      	sub	sp, #36	@ 0x24
 80042e6:	af04      	add	r7, sp, #16
 80042e8:	6078      	str	r0, [r7, #4]
 80042ea:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	695b      	ldr	r3, [r3, #20]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d020      	beq.n	8004336 <osThreadCreate+0x54>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	699b      	ldr	r3, [r3, #24]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d01c      	beq.n	8004336 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	685c      	ldr	r4, [r3, #4]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	691e      	ldr	r6, [r3, #16]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800430e:	4618      	mov	r0, r3
 8004310:	f7ff ffc8 	bl	80042a4 <makeFreeRtosPriority>
 8004314:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	695b      	ldr	r3, [r3, #20]
 800431a:	687a      	ldr	r2, [r7, #4]
 800431c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800431e:	9202      	str	r2, [sp, #8]
 8004320:	9301      	str	r3, [sp, #4]
 8004322:	9100      	str	r1, [sp, #0]
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	4632      	mov	r2, r6
 8004328:	4629      	mov	r1, r5
 800432a:	4620      	mov	r0, r4
 800432c:	f000 f8ed 	bl	800450a <xTaskCreateStatic>
 8004330:	4603      	mov	r3, r0
 8004332:	60fb      	str	r3, [r7, #12]
 8004334:	e01c      	b.n	8004370 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	685c      	ldr	r4, [r3, #4]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004342:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800434a:	4618      	mov	r0, r3
 800434c:	f7ff ffaa 	bl	80042a4 <makeFreeRtosPriority>
 8004350:	4602      	mov	r2, r0
 8004352:	f107 030c 	add.w	r3, r7, #12
 8004356:	9301      	str	r3, [sp, #4]
 8004358:	9200      	str	r2, [sp, #0]
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	4632      	mov	r2, r6
 800435e:	4629      	mov	r1, r5
 8004360:	4620      	mov	r0, r4
 8004362:	f000 f932 	bl	80045ca <xTaskCreate>
 8004366:	4603      	mov	r3, r0
 8004368:	2b01      	cmp	r3, #1
 800436a:	d001      	beq.n	8004370 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800436c:	2300      	movs	r3, #0
 800436e:	e000      	b.n	8004372 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004370:	68fb      	ldr	r3, [r7, #12]
}
 8004372:	4618      	mov	r0, r3
 8004374:	3714      	adds	r7, #20
 8004376:	46bd      	mov	sp, r7
 8004378:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800437a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800437a:	b580      	push	{r7, lr}
 800437c:	b084      	sub	sp, #16
 800437e:	af00      	add	r7, sp, #0
 8004380:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d001      	beq.n	8004390 <osDelay+0x16>
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	e000      	b.n	8004392 <osDelay+0x18>
 8004390:	2301      	movs	r3, #1
 8004392:	4618      	mov	r0, r3
 8004394:	f000 fa68 	bl	8004868 <vTaskDelay>
  
  return osOK;
 8004398:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800439a:	4618      	mov	r0, r3
 800439c:	3710      	adds	r7, #16
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}

080043a2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80043a2:	b480      	push	{r7}
 80043a4:	b083      	sub	sp, #12
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	f103 0208 	add.w	r2, r3, #8
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80043ba:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	f103 0208 	add.w	r2, r3, #8
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	f103 0208 	add.w	r2, r3, #8
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2200      	movs	r2, #0
 80043d4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80043d6:	bf00      	nop
 80043d8:	370c      	adds	r7, #12
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr

080043e2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80043e2:	b480      	push	{r7}
 80043e4:	b083      	sub	sp, #12
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80043f0:	bf00      	nop
 80043f2:	370c      	adds	r7, #12
 80043f4:	46bd      	mov	sp, r7
 80043f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fa:	4770      	bx	lr

080043fc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80043fc:	b480      	push	{r7}
 80043fe:	b085      	sub	sp, #20
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
 8004404:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	68fa      	ldr	r2, [r7, #12]
 8004410:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	689a      	ldr	r2, [r3, #8]
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	683a      	ldr	r2, [r7, #0]
 8004420:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	683a      	ldr	r2, [r7, #0]
 8004426:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	687a      	ldr	r2, [r7, #4]
 800442c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	1c5a      	adds	r2, r3, #1
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	601a      	str	r2, [r3, #0]
}
 8004438:	bf00      	nop
 800443a:	3714      	adds	r7, #20
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr

08004444 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004444:	b480      	push	{r7}
 8004446:	b085      	sub	sp, #20
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800445a:	d103      	bne.n	8004464 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	691b      	ldr	r3, [r3, #16]
 8004460:	60fb      	str	r3, [r7, #12]
 8004462:	e00c      	b.n	800447e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	3308      	adds	r3, #8
 8004468:	60fb      	str	r3, [r7, #12]
 800446a:	e002      	b.n	8004472 <vListInsert+0x2e>
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	60fb      	str	r3, [r7, #12]
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	68ba      	ldr	r2, [r7, #8]
 800447a:	429a      	cmp	r2, r3
 800447c:	d2f6      	bcs.n	800446c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	685a      	ldr	r2, [r3, #4]
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	683a      	ldr	r2, [r7, #0]
 800448c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	68fa      	ldr	r2, [r7, #12]
 8004492:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	683a      	ldr	r2, [r7, #0]
 8004498:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	687a      	ldr	r2, [r7, #4]
 800449e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	1c5a      	adds	r2, r3, #1
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	601a      	str	r2, [r3, #0]
}
 80044aa:	bf00      	nop
 80044ac:	3714      	adds	r7, #20
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr

080044b6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80044b6:	b480      	push	{r7}
 80044b8:	b085      	sub	sp, #20
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	691b      	ldr	r3, [r3, #16]
 80044c2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	6892      	ldr	r2, [r2, #8]
 80044cc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	6852      	ldr	r2, [r2, #4]
 80044d6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	687a      	ldr	r2, [r7, #4]
 80044de:	429a      	cmp	r2, r3
 80044e0:	d103      	bne.n	80044ea <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	689a      	ldr	r2, [r3, #8]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	1e5a      	subs	r2, r3, #1
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
}
 80044fe:	4618      	mov	r0, r3
 8004500:	3714      	adds	r7, #20
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr

0800450a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800450a:	b580      	push	{r7, lr}
 800450c:	b08e      	sub	sp, #56	@ 0x38
 800450e:	af04      	add	r7, sp, #16
 8004510:	60f8      	str	r0, [r7, #12]
 8004512:	60b9      	str	r1, [r7, #8]
 8004514:	607a      	str	r2, [r7, #4]
 8004516:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004518:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800451a:	2b00      	cmp	r3, #0
 800451c:	d10b      	bne.n	8004536 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800451e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004522:	f383 8811 	msr	BASEPRI, r3
 8004526:	f3bf 8f6f 	isb	sy
 800452a:	f3bf 8f4f 	dsb	sy
 800452e:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004530:	bf00      	nop
 8004532:	bf00      	nop
 8004534:	e7fd      	b.n	8004532 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004538:	2b00      	cmp	r3, #0
 800453a:	d10b      	bne.n	8004554 <xTaskCreateStatic+0x4a>
	__asm volatile
 800453c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004540:	f383 8811 	msr	BASEPRI, r3
 8004544:	f3bf 8f6f 	isb	sy
 8004548:	f3bf 8f4f 	dsb	sy
 800454c:	61fb      	str	r3, [r7, #28]
}
 800454e:	bf00      	nop
 8004550:	bf00      	nop
 8004552:	e7fd      	b.n	8004550 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004554:	23a0      	movs	r3, #160	@ 0xa0
 8004556:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004558:	693b      	ldr	r3, [r7, #16]
 800455a:	2ba0      	cmp	r3, #160	@ 0xa0
 800455c:	d00b      	beq.n	8004576 <xTaskCreateStatic+0x6c>
	__asm volatile
 800455e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004562:	f383 8811 	msr	BASEPRI, r3
 8004566:	f3bf 8f6f 	isb	sy
 800456a:	f3bf 8f4f 	dsb	sy
 800456e:	61bb      	str	r3, [r7, #24]
}
 8004570:	bf00      	nop
 8004572:	bf00      	nop
 8004574:	e7fd      	b.n	8004572 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004576:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800457a:	2b00      	cmp	r3, #0
 800457c:	d01e      	beq.n	80045bc <xTaskCreateStatic+0xb2>
 800457e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004580:	2b00      	cmp	r3, #0
 8004582:	d01b      	beq.n	80045bc <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004584:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004586:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800458a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800458c:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800458e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004590:	2202      	movs	r2, #2
 8004592:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004596:	2300      	movs	r3, #0
 8004598:	9303      	str	r3, [sp, #12]
 800459a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800459c:	9302      	str	r3, [sp, #8]
 800459e:	f107 0314 	add.w	r3, r7, #20
 80045a2:	9301      	str	r3, [sp, #4]
 80045a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045a6:	9300      	str	r3, [sp, #0]
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	687a      	ldr	r2, [r7, #4]
 80045ac:	68b9      	ldr	r1, [r7, #8]
 80045ae:	68f8      	ldr	r0, [r7, #12]
 80045b0:	f000 f850 	bl	8004654 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80045b4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80045b6:	f000 f8ed 	bl	8004794 <prvAddNewTaskToReadyList>
 80045ba:	e001      	b.n	80045c0 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80045bc:	2300      	movs	r3, #0
 80045be:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80045c0:	697b      	ldr	r3, [r7, #20]
	}
 80045c2:	4618      	mov	r0, r3
 80045c4:	3728      	adds	r7, #40	@ 0x28
 80045c6:	46bd      	mov	sp, r7
 80045c8:	bd80      	pop	{r7, pc}

080045ca <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80045ca:	b580      	push	{r7, lr}
 80045cc:	b08c      	sub	sp, #48	@ 0x30
 80045ce:	af04      	add	r7, sp, #16
 80045d0:	60f8      	str	r0, [r7, #12]
 80045d2:	60b9      	str	r1, [r7, #8]
 80045d4:	603b      	str	r3, [r7, #0]
 80045d6:	4613      	mov	r3, r2
 80045d8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80045da:	88fb      	ldrh	r3, [r7, #6]
 80045dc:	009b      	lsls	r3, r3, #2
 80045de:	4618      	mov	r0, r3
 80045e0:	f000 ff02 	bl	80053e8 <pvPortMalloc>
 80045e4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d00e      	beq.n	800460a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80045ec:	20a0      	movs	r0, #160	@ 0xa0
 80045ee:	f000 fefb 	bl	80053e8 <pvPortMalloc>
 80045f2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80045f4:	69fb      	ldr	r3, [r7, #28]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d003      	beq.n	8004602 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80045fa:	69fb      	ldr	r3, [r7, #28]
 80045fc:	697a      	ldr	r2, [r7, #20]
 80045fe:	631a      	str	r2, [r3, #48]	@ 0x30
 8004600:	e005      	b.n	800460e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004602:	6978      	ldr	r0, [r7, #20]
 8004604:	f000 ffbe 	bl	8005584 <vPortFree>
 8004608:	e001      	b.n	800460e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800460a:	2300      	movs	r3, #0
 800460c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800460e:	69fb      	ldr	r3, [r7, #28]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d017      	beq.n	8004644 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004614:	69fb      	ldr	r3, [r7, #28]
 8004616:	2200      	movs	r2, #0
 8004618:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800461c:	88fa      	ldrh	r2, [r7, #6]
 800461e:	2300      	movs	r3, #0
 8004620:	9303      	str	r3, [sp, #12]
 8004622:	69fb      	ldr	r3, [r7, #28]
 8004624:	9302      	str	r3, [sp, #8]
 8004626:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004628:	9301      	str	r3, [sp, #4]
 800462a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800462c:	9300      	str	r3, [sp, #0]
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	68b9      	ldr	r1, [r7, #8]
 8004632:	68f8      	ldr	r0, [r7, #12]
 8004634:	f000 f80e 	bl	8004654 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004638:	69f8      	ldr	r0, [r7, #28]
 800463a:	f000 f8ab 	bl	8004794 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800463e:	2301      	movs	r3, #1
 8004640:	61bb      	str	r3, [r7, #24]
 8004642:	e002      	b.n	800464a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004644:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004648:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800464a:	69bb      	ldr	r3, [r7, #24]
	}
 800464c:	4618      	mov	r0, r3
 800464e:	3720      	adds	r7, #32
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}

08004654 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b088      	sub	sp, #32
 8004658:	af00      	add	r7, sp, #0
 800465a:	60f8      	str	r0, [r7, #12]
 800465c:	60b9      	str	r1, [r7, #8]
 800465e:	607a      	str	r2, [r7, #4]
 8004660:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004664:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800466c:	3b01      	subs	r3, #1
 800466e:	009b      	lsls	r3, r3, #2
 8004670:	4413      	add	r3, r2
 8004672:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004674:	69bb      	ldr	r3, [r7, #24]
 8004676:	f023 0307 	bic.w	r3, r3, #7
 800467a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800467c:	69bb      	ldr	r3, [r7, #24]
 800467e:	f003 0307 	and.w	r3, r3, #7
 8004682:	2b00      	cmp	r3, #0
 8004684:	d00b      	beq.n	800469e <prvInitialiseNewTask+0x4a>
	__asm volatile
 8004686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800468a:	f383 8811 	msr	BASEPRI, r3
 800468e:	f3bf 8f6f 	isb	sy
 8004692:	f3bf 8f4f 	dsb	sy
 8004696:	617b      	str	r3, [r7, #20]
}
 8004698:	bf00      	nop
 800469a:	bf00      	nop
 800469c:	e7fd      	b.n	800469a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d01f      	beq.n	80046e4 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80046a4:	2300      	movs	r3, #0
 80046a6:	61fb      	str	r3, [r7, #28]
 80046a8:	e012      	b.n	80046d0 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80046aa:	68ba      	ldr	r2, [r7, #8]
 80046ac:	69fb      	ldr	r3, [r7, #28]
 80046ae:	4413      	add	r3, r2
 80046b0:	7819      	ldrb	r1, [r3, #0]
 80046b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046b4:	69fb      	ldr	r3, [r7, #28]
 80046b6:	4413      	add	r3, r2
 80046b8:	3334      	adds	r3, #52	@ 0x34
 80046ba:	460a      	mov	r2, r1
 80046bc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80046be:	68ba      	ldr	r2, [r7, #8]
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	4413      	add	r3, r2
 80046c4:	781b      	ldrb	r3, [r3, #0]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d006      	beq.n	80046d8 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	3301      	adds	r3, #1
 80046ce:	61fb      	str	r3, [r7, #28]
 80046d0:	69fb      	ldr	r3, [r7, #28]
 80046d2:	2b0f      	cmp	r3, #15
 80046d4:	d9e9      	bls.n	80046aa <prvInitialiseNewTask+0x56>
 80046d6:	e000      	b.n	80046da <prvInitialiseNewTask+0x86>
			{
				break;
 80046d8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80046da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046dc:	2200      	movs	r2, #0
 80046de:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80046e2:	e003      	b.n	80046ec <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80046e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046e6:	2200      	movs	r2, #0
 80046e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80046ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046ee:	2b06      	cmp	r3, #6
 80046f0:	d901      	bls.n	80046f6 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80046f2:	2306      	movs	r3, #6
 80046f4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80046f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80046fa:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80046fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046fe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004700:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004704:	2200      	movs	r2, #0
 8004706:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800470a:	3304      	adds	r3, #4
 800470c:	4618      	mov	r0, r3
 800470e:	f7ff fe68 	bl	80043e2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004714:	3318      	adds	r3, #24
 8004716:	4618      	mov	r0, r3
 8004718:	f7ff fe63 	bl	80043e2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800471c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800471e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004720:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004724:	f1c3 0207 	rsb	r2, r3, #7
 8004728:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800472a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800472c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800472e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004730:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004734:	2200      	movs	r2, #0
 8004736:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800473a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800473c:	2200      	movs	r2, #0
 800473e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004744:	334c      	adds	r3, #76	@ 0x4c
 8004746:	224c      	movs	r2, #76	@ 0x4c
 8004748:	2100      	movs	r1, #0
 800474a:	4618      	mov	r0, r3
 800474c:	f001 fb3d 	bl	8005dca <memset>
 8004750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004752:	4a0d      	ldr	r2, [pc, #52]	@ (8004788 <prvInitialiseNewTask+0x134>)
 8004754:	651a      	str	r2, [r3, #80]	@ 0x50
 8004756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004758:	4a0c      	ldr	r2, [pc, #48]	@ (800478c <prvInitialiseNewTask+0x138>)
 800475a:	655a      	str	r2, [r3, #84]	@ 0x54
 800475c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800475e:	4a0c      	ldr	r2, [pc, #48]	@ (8004790 <prvInitialiseNewTask+0x13c>)
 8004760:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004762:	683a      	ldr	r2, [r7, #0]
 8004764:	68f9      	ldr	r1, [r7, #12]
 8004766:	69b8      	ldr	r0, [r7, #24]
 8004768:	f000 fc2a 	bl	8004fc0 <pxPortInitialiseStack>
 800476c:	4602      	mov	r2, r0
 800476e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004770:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004774:	2b00      	cmp	r3, #0
 8004776:	d002      	beq.n	800477e <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800477a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800477c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800477e:	bf00      	nop
 8004780:	3720      	adds	r7, #32
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
 8004786:	bf00      	nop
 8004788:	20004540 	.word	0x20004540
 800478c:	200045a8 	.word	0x200045a8
 8004790:	20004610 	.word	0x20004610

08004794 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b082      	sub	sp, #8
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800479c:	f000 fd44 	bl	8005228 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80047a0:	4b2a      	ldr	r3, [pc, #168]	@ (800484c <prvAddNewTaskToReadyList+0xb8>)
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	3301      	adds	r3, #1
 80047a6:	4a29      	ldr	r2, [pc, #164]	@ (800484c <prvAddNewTaskToReadyList+0xb8>)
 80047a8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80047aa:	4b29      	ldr	r3, [pc, #164]	@ (8004850 <prvAddNewTaskToReadyList+0xbc>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d109      	bne.n	80047c6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80047b2:	4a27      	ldr	r2, [pc, #156]	@ (8004850 <prvAddNewTaskToReadyList+0xbc>)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80047b8:	4b24      	ldr	r3, [pc, #144]	@ (800484c <prvAddNewTaskToReadyList+0xb8>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	2b01      	cmp	r3, #1
 80047be:	d110      	bne.n	80047e2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80047c0:	f000 fad4 	bl	8004d6c <prvInitialiseTaskLists>
 80047c4:	e00d      	b.n	80047e2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80047c6:	4b23      	ldr	r3, [pc, #140]	@ (8004854 <prvAddNewTaskToReadyList+0xc0>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d109      	bne.n	80047e2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80047ce:	4b20      	ldr	r3, [pc, #128]	@ (8004850 <prvAddNewTaskToReadyList+0xbc>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047d8:	429a      	cmp	r2, r3
 80047da:	d802      	bhi.n	80047e2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80047dc:	4a1c      	ldr	r2, [pc, #112]	@ (8004850 <prvAddNewTaskToReadyList+0xbc>)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80047e2:	4b1d      	ldr	r3, [pc, #116]	@ (8004858 <prvAddNewTaskToReadyList+0xc4>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	3301      	adds	r3, #1
 80047e8:	4a1b      	ldr	r2, [pc, #108]	@ (8004858 <prvAddNewTaskToReadyList+0xc4>)
 80047ea:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047f0:	2201      	movs	r2, #1
 80047f2:	409a      	lsls	r2, r3
 80047f4:	4b19      	ldr	r3, [pc, #100]	@ (800485c <prvAddNewTaskToReadyList+0xc8>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	4313      	orrs	r3, r2
 80047fa:	4a18      	ldr	r2, [pc, #96]	@ (800485c <prvAddNewTaskToReadyList+0xc8>)
 80047fc:	6013      	str	r3, [r2, #0]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004802:	4613      	mov	r3, r2
 8004804:	009b      	lsls	r3, r3, #2
 8004806:	4413      	add	r3, r2
 8004808:	009b      	lsls	r3, r3, #2
 800480a:	4a15      	ldr	r2, [pc, #84]	@ (8004860 <prvAddNewTaskToReadyList+0xcc>)
 800480c:	441a      	add	r2, r3
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	3304      	adds	r3, #4
 8004812:	4619      	mov	r1, r3
 8004814:	4610      	mov	r0, r2
 8004816:	f7ff fdf1 	bl	80043fc <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800481a:	f000 fd37 	bl	800528c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800481e:	4b0d      	ldr	r3, [pc, #52]	@ (8004854 <prvAddNewTaskToReadyList+0xc0>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d00e      	beq.n	8004844 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004826:	4b0a      	ldr	r3, [pc, #40]	@ (8004850 <prvAddNewTaskToReadyList+0xbc>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004830:	429a      	cmp	r2, r3
 8004832:	d207      	bcs.n	8004844 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004834:	4b0b      	ldr	r3, [pc, #44]	@ (8004864 <prvAddNewTaskToReadyList+0xd0>)
 8004836:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800483a:	601a      	str	r2, [r3, #0]
 800483c:	f3bf 8f4f 	dsb	sy
 8004840:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004844:	bf00      	nop
 8004846:	3708      	adds	r7, #8
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}
 800484c:	200008ec 	.word	0x200008ec
 8004850:	200007ec 	.word	0x200007ec
 8004854:	200008f8 	.word	0x200008f8
 8004858:	20000908 	.word	0x20000908
 800485c:	200008f4 	.word	0x200008f4
 8004860:	200007f0 	.word	0x200007f0
 8004864:	e000ed04 	.word	0xe000ed04

08004868 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004868:	b580      	push	{r7, lr}
 800486a:	b084      	sub	sp, #16
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004870:	2300      	movs	r3, #0
 8004872:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d018      	beq.n	80048ac <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800487a:	4b14      	ldr	r3, [pc, #80]	@ (80048cc <vTaskDelay+0x64>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d00b      	beq.n	800489a <vTaskDelay+0x32>
	__asm volatile
 8004882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004886:	f383 8811 	msr	BASEPRI, r3
 800488a:	f3bf 8f6f 	isb	sy
 800488e:	f3bf 8f4f 	dsb	sy
 8004892:	60bb      	str	r3, [r7, #8]
}
 8004894:	bf00      	nop
 8004896:	bf00      	nop
 8004898:	e7fd      	b.n	8004896 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800489a:	f000 f885 	bl	80049a8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800489e:	2100      	movs	r1, #0
 80048a0:	6878      	ldr	r0, [r7, #4]
 80048a2:	f000 fb27 	bl	8004ef4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80048a6:	f000 f88d 	bl	80049c4 <xTaskResumeAll>
 80048aa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d107      	bne.n	80048c2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80048b2:	4b07      	ldr	r3, [pc, #28]	@ (80048d0 <vTaskDelay+0x68>)
 80048b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80048b8:	601a      	str	r2, [r3, #0]
 80048ba:	f3bf 8f4f 	dsb	sy
 80048be:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80048c2:	bf00      	nop
 80048c4:	3710      	adds	r7, #16
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}
 80048ca:	bf00      	nop
 80048cc:	20000914 	.word	0x20000914
 80048d0:	e000ed04 	.word	0xe000ed04

080048d4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b08a      	sub	sp, #40	@ 0x28
 80048d8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80048da:	2300      	movs	r3, #0
 80048dc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80048de:	2300      	movs	r3, #0
 80048e0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80048e2:	463a      	mov	r2, r7
 80048e4:	1d39      	adds	r1, r7, #4
 80048e6:	f107 0308 	add.w	r3, r7, #8
 80048ea:	4618      	mov	r0, r3
 80048ec:	f7fb fed4 	bl	8000698 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80048f0:	6839      	ldr	r1, [r7, #0]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	68ba      	ldr	r2, [r7, #8]
 80048f6:	9202      	str	r2, [sp, #8]
 80048f8:	9301      	str	r3, [sp, #4]
 80048fa:	2300      	movs	r3, #0
 80048fc:	9300      	str	r3, [sp, #0]
 80048fe:	2300      	movs	r3, #0
 8004900:	460a      	mov	r2, r1
 8004902:	4921      	ldr	r1, [pc, #132]	@ (8004988 <vTaskStartScheduler+0xb4>)
 8004904:	4821      	ldr	r0, [pc, #132]	@ (800498c <vTaskStartScheduler+0xb8>)
 8004906:	f7ff fe00 	bl	800450a <xTaskCreateStatic>
 800490a:	4603      	mov	r3, r0
 800490c:	4a20      	ldr	r2, [pc, #128]	@ (8004990 <vTaskStartScheduler+0xbc>)
 800490e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004910:	4b1f      	ldr	r3, [pc, #124]	@ (8004990 <vTaskStartScheduler+0xbc>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d002      	beq.n	800491e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004918:	2301      	movs	r3, #1
 800491a:	617b      	str	r3, [r7, #20]
 800491c:	e001      	b.n	8004922 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800491e:	2300      	movs	r3, #0
 8004920:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	2b01      	cmp	r3, #1
 8004926:	d11b      	bne.n	8004960 <vTaskStartScheduler+0x8c>
	__asm volatile
 8004928:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800492c:	f383 8811 	msr	BASEPRI, r3
 8004930:	f3bf 8f6f 	isb	sy
 8004934:	f3bf 8f4f 	dsb	sy
 8004938:	613b      	str	r3, [r7, #16]
}
 800493a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800493c:	4b15      	ldr	r3, [pc, #84]	@ (8004994 <vTaskStartScheduler+0xc0>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	334c      	adds	r3, #76	@ 0x4c
 8004942:	4a15      	ldr	r2, [pc, #84]	@ (8004998 <vTaskStartScheduler+0xc4>)
 8004944:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004946:	4b15      	ldr	r3, [pc, #84]	@ (800499c <vTaskStartScheduler+0xc8>)
 8004948:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800494c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800494e:	4b14      	ldr	r3, [pc, #80]	@ (80049a0 <vTaskStartScheduler+0xcc>)
 8004950:	2201      	movs	r2, #1
 8004952:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004954:	4b13      	ldr	r3, [pc, #76]	@ (80049a4 <vTaskStartScheduler+0xd0>)
 8004956:	2200      	movs	r2, #0
 8004958:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800495a:	f000 fbc1 	bl	80050e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800495e:	e00f      	b.n	8004980 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004966:	d10b      	bne.n	8004980 <vTaskStartScheduler+0xac>
	__asm volatile
 8004968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800496c:	f383 8811 	msr	BASEPRI, r3
 8004970:	f3bf 8f6f 	isb	sy
 8004974:	f3bf 8f4f 	dsb	sy
 8004978:	60fb      	str	r3, [r7, #12]
}
 800497a:	bf00      	nop
 800497c:	bf00      	nop
 800497e:	e7fd      	b.n	800497c <vTaskStartScheduler+0xa8>
}
 8004980:	bf00      	nop
 8004982:	3718      	adds	r7, #24
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}
 8004988:	08006eb0 	.word	0x08006eb0
 800498c:	08004d3d 	.word	0x08004d3d
 8004990:	20000910 	.word	0x20000910
 8004994:	200007ec 	.word	0x200007ec
 8004998:	20000028 	.word	0x20000028
 800499c:	2000090c 	.word	0x2000090c
 80049a0:	200008f8 	.word	0x200008f8
 80049a4:	200008f0 	.word	0x200008f0

080049a8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80049a8:	b480      	push	{r7}
 80049aa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80049ac:	4b04      	ldr	r3, [pc, #16]	@ (80049c0 <vTaskSuspendAll+0x18>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	3301      	adds	r3, #1
 80049b2:	4a03      	ldr	r2, [pc, #12]	@ (80049c0 <vTaskSuspendAll+0x18>)
 80049b4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80049b6:	bf00      	nop
 80049b8:	46bd      	mov	sp, r7
 80049ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049be:	4770      	bx	lr
 80049c0:	20000914 	.word	0x20000914

080049c4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b084      	sub	sp, #16
 80049c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80049ca:	2300      	movs	r3, #0
 80049cc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80049ce:	2300      	movs	r3, #0
 80049d0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80049d2:	4b42      	ldr	r3, [pc, #264]	@ (8004adc <xTaskResumeAll+0x118>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d10b      	bne.n	80049f2 <xTaskResumeAll+0x2e>
	__asm volatile
 80049da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049de:	f383 8811 	msr	BASEPRI, r3
 80049e2:	f3bf 8f6f 	isb	sy
 80049e6:	f3bf 8f4f 	dsb	sy
 80049ea:	603b      	str	r3, [r7, #0]
}
 80049ec:	bf00      	nop
 80049ee:	bf00      	nop
 80049f0:	e7fd      	b.n	80049ee <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80049f2:	f000 fc19 	bl	8005228 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80049f6:	4b39      	ldr	r3, [pc, #228]	@ (8004adc <xTaskResumeAll+0x118>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	3b01      	subs	r3, #1
 80049fc:	4a37      	ldr	r2, [pc, #220]	@ (8004adc <xTaskResumeAll+0x118>)
 80049fe:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a00:	4b36      	ldr	r3, [pc, #216]	@ (8004adc <xTaskResumeAll+0x118>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d161      	bne.n	8004acc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004a08:	4b35      	ldr	r3, [pc, #212]	@ (8004ae0 <xTaskResumeAll+0x11c>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d05d      	beq.n	8004acc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004a10:	e02e      	b.n	8004a70 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a12:	4b34      	ldr	r3, [pc, #208]	@ (8004ae4 <xTaskResumeAll+0x120>)
 8004a14:	68db      	ldr	r3, [r3, #12]
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	3318      	adds	r3, #24
 8004a1e:	4618      	mov	r0, r3
 8004a20:	f7ff fd49 	bl	80044b6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	3304      	adds	r3, #4
 8004a28:	4618      	mov	r0, r3
 8004a2a:	f7ff fd44 	bl	80044b6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a32:	2201      	movs	r2, #1
 8004a34:	409a      	lsls	r2, r3
 8004a36:	4b2c      	ldr	r3, [pc, #176]	@ (8004ae8 <xTaskResumeAll+0x124>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	4a2a      	ldr	r2, [pc, #168]	@ (8004ae8 <xTaskResumeAll+0x124>)
 8004a3e:	6013      	str	r3, [r2, #0]
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a44:	4613      	mov	r3, r2
 8004a46:	009b      	lsls	r3, r3, #2
 8004a48:	4413      	add	r3, r2
 8004a4a:	009b      	lsls	r3, r3, #2
 8004a4c:	4a27      	ldr	r2, [pc, #156]	@ (8004aec <xTaskResumeAll+0x128>)
 8004a4e:	441a      	add	r2, r3
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	3304      	adds	r3, #4
 8004a54:	4619      	mov	r1, r3
 8004a56:	4610      	mov	r0, r2
 8004a58:	f7ff fcd0 	bl	80043fc <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a60:	4b23      	ldr	r3, [pc, #140]	@ (8004af0 <xTaskResumeAll+0x12c>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d302      	bcc.n	8004a70 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8004a6a:	4b22      	ldr	r3, [pc, #136]	@ (8004af4 <xTaskResumeAll+0x130>)
 8004a6c:	2201      	movs	r2, #1
 8004a6e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004a70:	4b1c      	ldr	r3, [pc, #112]	@ (8004ae4 <xTaskResumeAll+0x120>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d1cc      	bne.n	8004a12 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d001      	beq.n	8004a82 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004a7e:	f000 fa19 	bl	8004eb4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004a82:	4b1d      	ldr	r3, [pc, #116]	@ (8004af8 <xTaskResumeAll+0x134>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d010      	beq.n	8004ab0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004a8e:	f000 f837 	bl	8004b00 <xTaskIncrementTick>
 8004a92:	4603      	mov	r3, r0
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d002      	beq.n	8004a9e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004a98:	4b16      	ldr	r3, [pc, #88]	@ (8004af4 <xTaskResumeAll+0x130>)
 8004a9a:	2201      	movs	r2, #1
 8004a9c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	3b01      	subs	r3, #1
 8004aa2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d1f1      	bne.n	8004a8e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8004aaa:	4b13      	ldr	r3, [pc, #76]	@ (8004af8 <xTaskResumeAll+0x134>)
 8004aac:	2200      	movs	r2, #0
 8004aae:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004ab0:	4b10      	ldr	r3, [pc, #64]	@ (8004af4 <xTaskResumeAll+0x130>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d009      	beq.n	8004acc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004ab8:	2301      	movs	r3, #1
 8004aba:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004abc:	4b0f      	ldr	r3, [pc, #60]	@ (8004afc <xTaskResumeAll+0x138>)
 8004abe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ac2:	601a      	str	r2, [r3, #0]
 8004ac4:	f3bf 8f4f 	dsb	sy
 8004ac8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004acc:	f000 fbde 	bl	800528c <vPortExitCritical>

	return xAlreadyYielded;
 8004ad0:	68bb      	ldr	r3, [r7, #8]
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	3710      	adds	r7, #16
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd80      	pop	{r7, pc}
 8004ada:	bf00      	nop
 8004adc:	20000914 	.word	0x20000914
 8004ae0:	200008ec 	.word	0x200008ec
 8004ae4:	200008ac 	.word	0x200008ac
 8004ae8:	200008f4 	.word	0x200008f4
 8004aec:	200007f0 	.word	0x200007f0
 8004af0:	200007ec 	.word	0x200007ec
 8004af4:	20000900 	.word	0x20000900
 8004af8:	200008fc 	.word	0x200008fc
 8004afc:	e000ed04 	.word	0xe000ed04

08004b00 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b086      	sub	sp, #24
 8004b04:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004b06:	2300      	movs	r3, #0
 8004b08:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b0a:	4b4f      	ldr	r3, [pc, #316]	@ (8004c48 <xTaskIncrementTick+0x148>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	f040 808f 	bne.w	8004c32 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004b14:	4b4d      	ldr	r3, [pc, #308]	@ (8004c4c <xTaskIncrementTick+0x14c>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	3301      	adds	r3, #1
 8004b1a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004b1c:	4a4b      	ldr	r2, [pc, #300]	@ (8004c4c <xTaskIncrementTick+0x14c>)
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d121      	bne.n	8004b6c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004b28:	4b49      	ldr	r3, [pc, #292]	@ (8004c50 <xTaskIncrementTick+0x150>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d00b      	beq.n	8004b4a <xTaskIncrementTick+0x4a>
	__asm volatile
 8004b32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b36:	f383 8811 	msr	BASEPRI, r3
 8004b3a:	f3bf 8f6f 	isb	sy
 8004b3e:	f3bf 8f4f 	dsb	sy
 8004b42:	603b      	str	r3, [r7, #0]
}
 8004b44:	bf00      	nop
 8004b46:	bf00      	nop
 8004b48:	e7fd      	b.n	8004b46 <xTaskIncrementTick+0x46>
 8004b4a:	4b41      	ldr	r3, [pc, #260]	@ (8004c50 <xTaskIncrementTick+0x150>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	60fb      	str	r3, [r7, #12]
 8004b50:	4b40      	ldr	r3, [pc, #256]	@ (8004c54 <xTaskIncrementTick+0x154>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a3e      	ldr	r2, [pc, #248]	@ (8004c50 <xTaskIncrementTick+0x150>)
 8004b56:	6013      	str	r3, [r2, #0]
 8004b58:	4a3e      	ldr	r2, [pc, #248]	@ (8004c54 <xTaskIncrementTick+0x154>)
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	6013      	str	r3, [r2, #0]
 8004b5e:	4b3e      	ldr	r3, [pc, #248]	@ (8004c58 <xTaskIncrementTick+0x158>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	3301      	adds	r3, #1
 8004b64:	4a3c      	ldr	r2, [pc, #240]	@ (8004c58 <xTaskIncrementTick+0x158>)
 8004b66:	6013      	str	r3, [r2, #0]
 8004b68:	f000 f9a4 	bl	8004eb4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004b6c:	4b3b      	ldr	r3, [pc, #236]	@ (8004c5c <xTaskIncrementTick+0x15c>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	693a      	ldr	r2, [r7, #16]
 8004b72:	429a      	cmp	r2, r3
 8004b74:	d348      	bcc.n	8004c08 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004b76:	4b36      	ldr	r3, [pc, #216]	@ (8004c50 <xTaskIncrementTick+0x150>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d104      	bne.n	8004b8a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b80:	4b36      	ldr	r3, [pc, #216]	@ (8004c5c <xTaskIncrementTick+0x15c>)
 8004b82:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004b86:	601a      	str	r2, [r3, #0]
					break;
 8004b88:	e03e      	b.n	8004c08 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b8a:	4b31      	ldr	r3, [pc, #196]	@ (8004c50 <xTaskIncrementTick+0x150>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	68db      	ldr	r3, [r3, #12]
 8004b90:	68db      	ldr	r3, [r3, #12]
 8004b92:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004b9a:	693a      	ldr	r2, [r7, #16]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	429a      	cmp	r2, r3
 8004ba0:	d203      	bcs.n	8004baa <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004ba2:	4a2e      	ldr	r2, [pc, #184]	@ (8004c5c <xTaskIncrementTick+0x15c>)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004ba8:	e02e      	b.n	8004c08 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	3304      	adds	r3, #4
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f7ff fc81 	bl	80044b6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d004      	beq.n	8004bc6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	3318      	adds	r3, #24
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	f7ff fc78 	bl	80044b6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bca:	2201      	movs	r2, #1
 8004bcc:	409a      	lsls	r2, r3
 8004bce:	4b24      	ldr	r3, [pc, #144]	@ (8004c60 <xTaskIncrementTick+0x160>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	4313      	orrs	r3, r2
 8004bd4:	4a22      	ldr	r2, [pc, #136]	@ (8004c60 <xTaskIncrementTick+0x160>)
 8004bd6:	6013      	str	r3, [r2, #0]
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bdc:	4613      	mov	r3, r2
 8004bde:	009b      	lsls	r3, r3, #2
 8004be0:	4413      	add	r3, r2
 8004be2:	009b      	lsls	r3, r3, #2
 8004be4:	4a1f      	ldr	r2, [pc, #124]	@ (8004c64 <xTaskIncrementTick+0x164>)
 8004be6:	441a      	add	r2, r3
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	3304      	adds	r3, #4
 8004bec:	4619      	mov	r1, r3
 8004bee:	4610      	mov	r0, r2
 8004bf0:	f7ff fc04 	bl	80043fc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bf8:	4b1b      	ldr	r3, [pc, #108]	@ (8004c68 <xTaskIncrementTick+0x168>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bfe:	429a      	cmp	r2, r3
 8004c00:	d3b9      	bcc.n	8004b76 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004c02:	2301      	movs	r3, #1
 8004c04:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c06:	e7b6      	b.n	8004b76 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004c08:	4b17      	ldr	r3, [pc, #92]	@ (8004c68 <xTaskIncrementTick+0x168>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c0e:	4915      	ldr	r1, [pc, #84]	@ (8004c64 <xTaskIncrementTick+0x164>)
 8004c10:	4613      	mov	r3, r2
 8004c12:	009b      	lsls	r3, r3, #2
 8004c14:	4413      	add	r3, r2
 8004c16:	009b      	lsls	r3, r3, #2
 8004c18:	440b      	add	r3, r1
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d901      	bls.n	8004c24 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8004c20:	2301      	movs	r3, #1
 8004c22:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004c24:	4b11      	ldr	r3, [pc, #68]	@ (8004c6c <xTaskIncrementTick+0x16c>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d007      	beq.n	8004c3c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	617b      	str	r3, [r7, #20]
 8004c30:	e004      	b.n	8004c3c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004c32:	4b0f      	ldr	r3, [pc, #60]	@ (8004c70 <xTaskIncrementTick+0x170>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	3301      	adds	r3, #1
 8004c38:	4a0d      	ldr	r2, [pc, #52]	@ (8004c70 <xTaskIncrementTick+0x170>)
 8004c3a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004c3c:	697b      	ldr	r3, [r7, #20]
}
 8004c3e:	4618      	mov	r0, r3
 8004c40:	3718      	adds	r7, #24
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bd80      	pop	{r7, pc}
 8004c46:	bf00      	nop
 8004c48:	20000914 	.word	0x20000914
 8004c4c:	200008f0 	.word	0x200008f0
 8004c50:	200008a4 	.word	0x200008a4
 8004c54:	200008a8 	.word	0x200008a8
 8004c58:	20000904 	.word	0x20000904
 8004c5c:	2000090c 	.word	0x2000090c
 8004c60:	200008f4 	.word	0x200008f4
 8004c64:	200007f0 	.word	0x200007f0
 8004c68:	200007ec 	.word	0x200007ec
 8004c6c:	20000900 	.word	0x20000900
 8004c70:	200008fc 	.word	0x200008fc

08004c74 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004c74:	b480      	push	{r7}
 8004c76:	b087      	sub	sp, #28
 8004c78:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004c7a:	4b2a      	ldr	r3, [pc, #168]	@ (8004d24 <vTaskSwitchContext+0xb0>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d003      	beq.n	8004c8a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004c82:	4b29      	ldr	r3, [pc, #164]	@ (8004d28 <vTaskSwitchContext+0xb4>)
 8004c84:	2201      	movs	r2, #1
 8004c86:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004c88:	e045      	b.n	8004d16 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8004c8a:	4b27      	ldr	r3, [pc, #156]	@ (8004d28 <vTaskSwitchContext+0xb4>)
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c90:	4b26      	ldr	r3, [pc, #152]	@ (8004d2c <vTaskSwitchContext+0xb8>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	fab3 f383 	clz	r3, r3
 8004c9c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004c9e:	7afb      	ldrb	r3, [r7, #11]
 8004ca0:	f1c3 031f 	rsb	r3, r3, #31
 8004ca4:	617b      	str	r3, [r7, #20]
 8004ca6:	4922      	ldr	r1, [pc, #136]	@ (8004d30 <vTaskSwitchContext+0xbc>)
 8004ca8:	697a      	ldr	r2, [r7, #20]
 8004caa:	4613      	mov	r3, r2
 8004cac:	009b      	lsls	r3, r3, #2
 8004cae:	4413      	add	r3, r2
 8004cb0:	009b      	lsls	r3, r3, #2
 8004cb2:	440b      	add	r3, r1
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d10b      	bne.n	8004cd2 <vTaskSwitchContext+0x5e>
	__asm volatile
 8004cba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cbe:	f383 8811 	msr	BASEPRI, r3
 8004cc2:	f3bf 8f6f 	isb	sy
 8004cc6:	f3bf 8f4f 	dsb	sy
 8004cca:	607b      	str	r3, [r7, #4]
}
 8004ccc:	bf00      	nop
 8004cce:	bf00      	nop
 8004cd0:	e7fd      	b.n	8004cce <vTaskSwitchContext+0x5a>
 8004cd2:	697a      	ldr	r2, [r7, #20]
 8004cd4:	4613      	mov	r3, r2
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	4413      	add	r3, r2
 8004cda:	009b      	lsls	r3, r3, #2
 8004cdc:	4a14      	ldr	r2, [pc, #80]	@ (8004d30 <vTaskSwitchContext+0xbc>)
 8004cde:	4413      	add	r3, r2
 8004ce0:	613b      	str	r3, [r7, #16]
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	685a      	ldr	r2, [r3, #4]
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	605a      	str	r2, [r3, #4]
 8004cec:	693b      	ldr	r3, [r7, #16]
 8004cee:	685a      	ldr	r2, [r3, #4]
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	3308      	adds	r3, #8
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d104      	bne.n	8004d02 <vTaskSwitchContext+0x8e>
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	685a      	ldr	r2, [r3, #4]
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	605a      	str	r2, [r3, #4]
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	68db      	ldr	r3, [r3, #12]
 8004d08:	4a0a      	ldr	r2, [pc, #40]	@ (8004d34 <vTaskSwitchContext+0xc0>)
 8004d0a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004d0c:	4b09      	ldr	r3, [pc, #36]	@ (8004d34 <vTaskSwitchContext+0xc0>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	334c      	adds	r3, #76	@ 0x4c
 8004d12:	4a09      	ldr	r2, [pc, #36]	@ (8004d38 <vTaskSwitchContext+0xc4>)
 8004d14:	6013      	str	r3, [r2, #0]
}
 8004d16:	bf00      	nop
 8004d18:	371c      	adds	r7, #28
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d20:	4770      	bx	lr
 8004d22:	bf00      	nop
 8004d24:	20000914 	.word	0x20000914
 8004d28:	20000900 	.word	0x20000900
 8004d2c:	200008f4 	.word	0x200008f4
 8004d30:	200007f0 	.word	0x200007f0
 8004d34:	200007ec 	.word	0x200007ec
 8004d38:	20000028 	.word	0x20000028

08004d3c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b082      	sub	sp, #8
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004d44:	f000 f852 	bl	8004dec <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004d48:	4b06      	ldr	r3, [pc, #24]	@ (8004d64 <prvIdleTask+0x28>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	2b01      	cmp	r3, #1
 8004d4e:	d9f9      	bls.n	8004d44 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004d50:	4b05      	ldr	r3, [pc, #20]	@ (8004d68 <prvIdleTask+0x2c>)
 8004d52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d56:	601a      	str	r2, [r3, #0]
 8004d58:	f3bf 8f4f 	dsb	sy
 8004d5c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004d60:	e7f0      	b.n	8004d44 <prvIdleTask+0x8>
 8004d62:	bf00      	nop
 8004d64:	200007f0 	.word	0x200007f0
 8004d68:	e000ed04 	.word	0xe000ed04

08004d6c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b082      	sub	sp, #8
 8004d70:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004d72:	2300      	movs	r3, #0
 8004d74:	607b      	str	r3, [r7, #4]
 8004d76:	e00c      	b.n	8004d92 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004d78:	687a      	ldr	r2, [r7, #4]
 8004d7a:	4613      	mov	r3, r2
 8004d7c:	009b      	lsls	r3, r3, #2
 8004d7e:	4413      	add	r3, r2
 8004d80:	009b      	lsls	r3, r3, #2
 8004d82:	4a12      	ldr	r2, [pc, #72]	@ (8004dcc <prvInitialiseTaskLists+0x60>)
 8004d84:	4413      	add	r3, r2
 8004d86:	4618      	mov	r0, r3
 8004d88:	f7ff fb0b 	bl	80043a2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	3301      	adds	r3, #1
 8004d90:	607b      	str	r3, [r7, #4]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2b06      	cmp	r3, #6
 8004d96:	d9ef      	bls.n	8004d78 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004d98:	480d      	ldr	r0, [pc, #52]	@ (8004dd0 <prvInitialiseTaskLists+0x64>)
 8004d9a:	f7ff fb02 	bl	80043a2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004d9e:	480d      	ldr	r0, [pc, #52]	@ (8004dd4 <prvInitialiseTaskLists+0x68>)
 8004da0:	f7ff faff 	bl	80043a2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004da4:	480c      	ldr	r0, [pc, #48]	@ (8004dd8 <prvInitialiseTaskLists+0x6c>)
 8004da6:	f7ff fafc 	bl	80043a2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004daa:	480c      	ldr	r0, [pc, #48]	@ (8004ddc <prvInitialiseTaskLists+0x70>)
 8004dac:	f7ff faf9 	bl	80043a2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004db0:	480b      	ldr	r0, [pc, #44]	@ (8004de0 <prvInitialiseTaskLists+0x74>)
 8004db2:	f7ff faf6 	bl	80043a2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004db6:	4b0b      	ldr	r3, [pc, #44]	@ (8004de4 <prvInitialiseTaskLists+0x78>)
 8004db8:	4a05      	ldr	r2, [pc, #20]	@ (8004dd0 <prvInitialiseTaskLists+0x64>)
 8004dba:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004dbc:	4b0a      	ldr	r3, [pc, #40]	@ (8004de8 <prvInitialiseTaskLists+0x7c>)
 8004dbe:	4a05      	ldr	r2, [pc, #20]	@ (8004dd4 <prvInitialiseTaskLists+0x68>)
 8004dc0:	601a      	str	r2, [r3, #0]
}
 8004dc2:	bf00      	nop
 8004dc4:	3708      	adds	r7, #8
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}
 8004dca:	bf00      	nop
 8004dcc:	200007f0 	.word	0x200007f0
 8004dd0:	2000087c 	.word	0x2000087c
 8004dd4:	20000890 	.word	0x20000890
 8004dd8:	200008ac 	.word	0x200008ac
 8004ddc:	200008c0 	.word	0x200008c0
 8004de0:	200008d8 	.word	0x200008d8
 8004de4:	200008a4 	.word	0x200008a4
 8004de8:	200008a8 	.word	0x200008a8

08004dec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b082      	sub	sp, #8
 8004df0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004df2:	e019      	b.n	8004e28 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004df4:	f000 fa18 	bl	8005228 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004df8:	4b10      	ldr	r3, [pc, #64]	@ (8004e3c <prvCheckTasksWaitingTermination+0x50>)
 8004dfa:	68db      	ldr	r3, [r3, #12]
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	3304      	adds	r3, #4
 8004e04:	4618      	mov	r0, r3
 8004e06:	f7ff fb56 	bl	80044b6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004e0a:	4b0d      	ldr	r3, [pc, #52]	@ (8004e40 <prvCheckTasksWaitingTermination+0x54>)
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	3b01      	subs	r3, #1
 8004e10:	4a0b      	ldr	r2, [pc, #44]	@ (8004e40 <prvCheckTasksWaitingTermination+0x54>)
 8004e12:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004e14:	4b0b      	ldr	r3, [pc, #44]	@ (8004e44 <prvCheckTasksWaitingTermination+0x58>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	3b01      	subs	r3, #1
 8004e1a:	4a0a      	ldr	r2, [pc, #40]	@ (8004e44 <prvCheckTasksWaitingTermination+0x58>)
 8004e1c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004e1e:	f000 fa35 	bl	800528c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f000 f810 	bl	8004e48 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004e28:	4b06      	ldr	r3, [pc, #24]	@ (8004e44 <prvCheckTasksWaitingTermination+0x58>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d1e1      	bne.n	8004df4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004e30:	bf00      	nop
 8004e32:	bf00      	nop
 8004e34:	3708      	adds	r7, #8
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	200008c0 	.word	0x200008c0
 8004e40:	200008ec 	.word	0x200008ec
 8004e44:	200008d4 	.word	0x200008d4

08004e48 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b084      	sub	sp, #16
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	334c      	adds	r3, #76	@ 0x4c
 8004e54:	4618      	mov	r0, r3
 8004e56:	f000 ffd1 	bl	8005dfc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d108      	bne.n	8004e76 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e68:	4618      	mov	r0, r3
 8004e6a:	f000 fb8b 	bl	8005584 <vPortFree>
				vPortFree( pxTCB );
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f000 fb88 	bl	8005584 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004e74:	e019      	b.n	8004eaa <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8004e7c:	2b01      	cmp	r3, #1
 8004e7e:	d103      	bne.n	8004e88 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004e80:	6878      	ldr	r0, [r7, #4]
 8004e82:	f000 fb7f 	bl	8005584 <vPortFree>
	}
 8004e86:	e010      	b.n	8004eaa <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	d00b      	beq.n	8004eaa <prvDeleteTCB+0x62>
	__asm volatile
 8004e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e96:	f383 8811 	msr	BASEPRI, r3
 8004e9a:	f3bf 8f6f 	isb	sy
 8004e9e:	f3bf 8f4f 	dsb	sy
 8004ea2:	60fb      	str	r3, [r7, #12]
}
 8004ea4:	bf00      	nop
 8004ea6:	bf00      	nop
 8004ea8:	e7fd      	b.n	8004ea6 <prvDeleteTCB+0x5e>
	}
 8004eaa:	bf00      	nop
 8004eac:	3710      	adds	r7, #16
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}
	...

08004eb4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b083      	sub	sp, #12
 8004eb8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004eba:	4b0c      	ldr	r3, [pc, #48]	@ (8004eec <prvResetNextTaskUnblockTime+0x38>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d104      	bne.n	8004ece <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004ec4:	4b0a      	ldr	r3, [pc, #40]	@ (8004ef0 <prvResetNextTaskUnblockTime+0x3c>)
 8004ec6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004eca:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004ecc:	e008      	b.n	8004ee0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ece:	4b07      	ldr	r3, [pc, #28]	@ (8004eec <prvResetNextTaskUnblockTime+0x38>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	68db      	ldr	r3, [r3, #12]
 8004ed4:	68db      	ldr	r3, [r3, #12]
 8004ed6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	4a04      	ldr	r2, [pc, #16]	@ (8004ef0 <prvResetNextTaskUnblockTime+0x3c>)
 8004ede:	6013      	str	r3, [r2, #0]
}
 8004ee0:	bf00      	nop
 8004ee2:	370c      	adds	r7, #12
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr
 8004eec:	200008a4 	.word	0x200008a4
 8004ef0:	2000090c 	.word	0x2000090c

08004ef4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
 8004efc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004efe:	4b29      	ldr	r3, [pc, #164]	@ (8004fa4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004f04:	4b28      	ldr	r3, [pc, #160]	@ (8004fa8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	3304      	adds	r3, #4
 8004f0a:	4618      	mov	r0, r3
 8004f0c:	f7ff fad3 	bl	80044b6 <uxListRemove>
 8004f10:	4603      	mov	r3, r0
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d10b      	bne.n	8004f2e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004f16:	4b24      	ldr	r3, [pc, #144]	@ (8004fa8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f1c:	2201      	movs	r2, #1
 8004f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f22:	43da      	mvns	r2, r3
 8004f24:	4b21      	ldr	r3, [pc, #132]	@ (8004fac <prvAddCurrentTaskToDelayedList+0xb8>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4013      	ands	r3, r2
 8004f2a:	4a20      	ldr	r2, [pc, #128]	@ (8004fac <prvAddCurrentTaskToDelayedList+0xb8>)
 8004f2c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f34:	d10a      	bne.n	8004f4c <prvAddCurrentTaskToDelayedList+0x58>
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d007      	beq.n	8004f4c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004f3c:	4b1a      	ldr	r3, [pc, #104]	@ (8004fa8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	3304      	adds	r3, #4
 8004f42:	4619      	mov	r1, r3
 8004f44:	481a      	ldr	r0, [pc, #104]	@ (8004fb0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004f46:	f7ff fa59 	bl	80043fc <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004f4a:	e026      	b.n	8004f9a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004f4c:	68fa      	ldr	r2, [r7, #12]
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4413      	add	r3, r2
 8004f52:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004f54:	4b14      	ldr	r3, [pc, #80]	@ (8004fa8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	68ba      	ldr	r2, [r7, #8]
 8004f5a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004f5c:	68ba      	ldr	r2, [r7, #8]
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d209      	bcs.n	8004f78 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004f64:	4b13      	ldr	r3, [pc, #76]	@ (8004fb4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	4b0f      	ldr	r3, [pc, #60]	@ (8004fa8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	3304      	adds	r3, #4
 8004f6e:	4619      	mov	r1, r3
 8004f70:	4610      	mov	r0, r2
 8004f72:	f7ff fa67 	bl	8004444 <vListInsert>
}
 8004f76:	e010      	b.n	8004f9a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004f78:	4b0f      	ldr	r3, [pc, #60]	@ (8004fb8 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	4b0a      	ldr	r3, [pc, #40]	@ (8004fa8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	3304      	adds	r3, #4
 8004f82:	4619      	mov	r1, r3
 8004f84:	4610      	mov	r0, r2
 8004f86:	f7ff fa5d 	bl	8004444 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004f8a:	4b0c      	ldr	r3, [pc, #48]	@ (8004fbc <prvAddCurrentTaskToDelayedList+0xc8>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	68ba      	ldr	r2, [r7, #8]
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d202      	bcs.n	8004f9a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004f94:	4a09      	ldr	r2, [pc, #36]	@ (8004fbc <prvAddCurrentTaskToDelayedList+0xc8>)
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	6013      	str	r3, [r2, #0]
}
 8004f9a:	bf00      	nop
 8004f9c:	3710      	adds	r7, #16
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	200008f0 	.word	0x200008f0
 8004fa8:	200007ec 	.word	0x200007ec
 8004fac:	200008f4 	.word	0x200008f4
 8004fb0:	200008d8 	.word	0x200008d8
 8004fb4:	200008a8 	.word	0x200008a8
 8004fb8:	200008a4 	.word	0x200008a4
 8004fbc:	2000090c 	.word	0x2000090c

08004fc0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b085      	sub	sp, #20
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	60f8      	str	r0, [r7, #12]
 8004fc8:	60b9      	str	r1, [r7, #8]
 8004fca:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	3b04      	subs	r3, #4
 8004fd0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004fd8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	3b04      	subs	r3, #4
 8004fde:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	f023 0201 	bic.w	r2, r3, #1
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	3b04      	subs	r3, #4
 8004fee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004ff0:	4a0c      	ldr	r2, [pc, #48]	@ (8005024 <pxPortInitialiseStack+0x64>)
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	3b14      	subs	r3, #20
 8004ffa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004ffc:	687a      	ldr	r2, [r7, #4]
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	3b04      	subs	r3, #4
 8005006:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	f06f 0202 	mvn.w	r2, #2
 800500e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	3b20      	subs	r3, #32
 8005014:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005016:	68fb      	ldr	r3, [r7, #12]
}
 8005018:	4618      	mov	r0, r3
 800501a:	3714      	adds	r7, #20
 800501c:	46bd      	mov	sp, r7
 800501e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005022:	4770      	bx	lr
 8005024:	08005029 	.word	0x08005029

08005028 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005028:	b480      	push	{r7}
 800502a:	b085      	sub	sp, #20
 800502c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800502e:	2300      	movs	r3, #0
 8005030:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005032:	4b13      	ldr	r3, [pc, #76]	@ (8005080 <prvTaskExitError+0x58>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800503a:	d00b      	beq.n	8005054 <prvTaskExitError+0x2c>
	__asm volatile
 800503c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005040:	f383 8811 	msr	BASEPRI, r3
 8005044:	f3bf 8f6f 	isb	sy
 8005048:	f3bf 8f4f 	dsb	sy
 800504c:	60fb      	str	r3, [r7, #12]
}
 800504e:	bf00      	nop
 8005050:	bf00      	nop
 8005052:	e7fd      	b.n	8005050 <prvTaskExitError+0x28>
	__asm volatile
 8005054:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005058:	f383 8811 	msr	BASEPRI, r3
 800505c:	f3bf 8f6f 	isb	sy
 8005060:	f3bf 8f4f 	dsb	sy
 8005064:	60bb      	str	r3, [r7, #8]
}
 8005066:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005068:	bf00      	nop
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d0fc      	beq.n	800506a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005070:	bf00      	nop
 8005072:	bf00      	nop
 8005074:	3714      	adds	r7, #20
 8005076:	46bd      	mov	sp, r7
 8005078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507c:	4770      	bx	lr
 800507e:	bf00      	nop
 8005080:	20000010 	.word	0x20000010
	...

08005090 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005090:	4b07      	ldr	r3, [pc, #28]	@ (80050b0 <pxCurrentTCBConst2>)
 8005092:	6819      	ldr	r1, [r3, #0]
 8005094:	6808      	ldr	r0, [r1, #0]
 8005096:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800509a:	f380 8809 	msr	PSP, r0
 800509e:	f3bf 8f6f 	isb	sy
 80050a2:	f04f 0000 	mov.w	r0, #0
 80050a6:	f380 8811 	msr	BASEPRI, r0
 80050aa:	4770      	bx	lr
 80050ac:	f3af 8000 	nop.w

080050b0 <pxCurrentTCBConst2>:
 80050b0:	200007ec 	.word	0x200007ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80050b4:	bf00      	nop
 80050b6:	bf00      	nop

080050b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80050b8:	4808      	ldr	r0, [pc, #32]	@ (80050dc <prvPortStartFirstTask+0x24>)
 80050ba:	6800      	ldr	r0, [r0, #0]
 80050bc:	6800      	ldr	r0, [r0, #0]
 80050be:	f380 8808 	msr	MSP, r0
 80050c2:	f04f 0000 	mov.w	r0, #0
 80050c6:	f380 8814 	msr	CONTROL, r0
 80050ca:	b662      	cpsie	i
 80050cc:	b661      	cpsie	f
 80050ce:	f3bf 8f4f 	dsb	sy
 80050d2:	f3bf 8f6f 	isb	sy
 80050d6:	df00      	svc	0
 80050d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80050da:	bf00      	nop
 80050dc:	e000ed08 	.word	0xe000ed08

080050e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b086      	sub	sp, #24
 80050e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80050e6:	4b47      	ldr	r3, [pc, #284]	@ (8005204 <xPortStartScheduler+0x124>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4a47      	ldr	r2, [pc, #284]	@ (8005208 <xPortStartScheduler+0x128>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d10b      	bne.n	8005108 <xPortStartScheduler+0x28>
	__asm volatile
 80050f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050f4:	f383 8811 	msr	BASEPRI, r3
 80050f8:	f3bf 8f6f 	isb	sy
 80050fc:	f3bf 8f4f 	dsb	sy
 8005100:	613b      	str	r3, [r7, #16]
}
 8005102:	bf00      	nop
 8005104:	bf00      	nop
 8005106:	e7fd      	b.n	8005104 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005108:	4b3e      	ldr	r3, [pc, #248]	@ (8005204 <xPortStartScheduler+0x124>)
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a3f      	ldr	r2, [pc, #252]	@ (800520c <xPortStartScheduler+0x12c>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d10b      	bne.n	800512a <xPortStartScheduler+0x4a>
	__asm volatile
 8005112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005116:	f383 8811 	msr	BASEPRI, r3
 800511a:	f3bf 8f6f 	isb	sy
 800511e:	f3bf 8f4f 	dsb	sy
 8005122:	60fb      	str	r3, [r7, #12]
}
 8005124:	bf00      	nop
 8005126:	bf00      	nop
 8005128:	e7fd      	b.n	8005126 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800512a:	4b39      	ldr	r3, [pc, #228]	@ (8005210 <xPortStartScheduler+0x130>)
 800512c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	781b      	ldrb	r3, [r3, #0]
 8005132:	b2db      	uxtb	r3, r3
 8005134:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	22ff      	movs	r2, #255	@ 0xff
 800513a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	781b      	ldrb	r3, [r3, #0]
 8005140:	b2db      	uxtb	r3, r3
 8005142:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005144:	78fb      	ldrb	r3, [r7, #3]
 8005146:	b2db      	uxtb	r3, r3
 8005148:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800514c:	b2da      	uxtb	r2, r3
 800514e:	4b31      	ldr	r3, [pc, #196]	@ (8005214 <xPortStartScheduler+0x134>)
 8005150:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005152:	4b31      	ldr	r3, [pc, #196]	@ (8005218 <xPortStartScheduler+0x138>)
 8005154:	2207      	movs	r2, #7
 8005156:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005158:	e009      	b.n	800516e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800515a:	4b2f      	ldr	r3, [pc, #188]	@ (8005218 <xPortStartScheduler+0x138>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	3b01      	subs	r3, #1
 8005160:	4a2d      	ldr	r2, [pc, #180]	@ (8005218 <xPortStartScheduler+0x138>)
 8005162:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005164:	78fb      	ldrb	r3, [r7, #3]
 8005166:	b2db      	uxtb	r3, r3
 8005168:	005b      	lsls	r3, r3, #1
 800516a:	b2db      	uxtb	r3, r3
 800516c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800516e:	78fb      	ldrb	r3, [r7, #3]
 8005170:	b2db      	uxtb	r3, r3
 8005172:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005176:	2b80      	cmp	r3, #128	@ 0x80
 8005178:	d0ef      	beq.n	800515a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800517a:	4b27      	ldr	r3, [pc, #156]	@ (8005218 <xPortStartScheduler+0x138>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f1c3 0307 	rsb	r3, r3, #7
 8005182:	2b04      	cmp	r3, #4
 8005184:	d00b      	beq.n	800519e <xPortStartScheduler+0xbe>
	__asm volatile
 8005186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800518a:	f383 8811 	msr	BASEPRI, r3
 800518e:	f3bf 8f6f 	isb	sy
 8005192:	f3bf 8f4f 	dsb	sy
 8005196:	60bb      	str	r3, [r7, #8]
}
 8005198:	bf00      	nop
 800519a:	bf00      	nop
 800519c:	e7fd      	b.n	800519a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800519e:	4b1e      	ldr	r3, [pc, #120]	@ (8005218 <xPortStartScheduler+0x138>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	021b      	lsls	r3, r3, #8
 80051a4:	4a1c      	ldr	r2, [pc, #112]	@ (8005218 <xPortStartScheduler+0x138>)
 80051a6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80051a8:	4b1b      	ldr	r3, [pc, #108]	@ (8005218 <xPortStartScheduler+0x138>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80051b0:	4a19      	ldr	r2, [pc, #100]	@ (8005218 <xPortStartScheduler+0x138>)
 80051b2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	b2da      	uxtb	r2, r3
 80051b8:	697b      	ldr	r3, [r7, #20]
 80051ba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80051bc:	4b17      	ldr	r3, [pc, #92]	@ (800521c <xPortStartScheduler+0x13c>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a16      	ldr	r2, [pc, #88]	@ (800521c <xPortStartScheduler+0x13c>)
 80051c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80051c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80051c8:	4b14      	ldr	r3, [pc, #80]	@ (800521c <xPortStartScheduler+0x13c>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a13      	ldr	r2, [pc, #76]	@ (800521c <xPortStartScheduler+0x13c>)
 80051ce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80051d2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80051d4:	f000 f8da 	bl	800538c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80051d8:	4b11      	ldr	r3, [pc, #68]	@ (8005220 <xPortStartScheduler+0x140>)
 80051da:	2200      	movs	r2, #0
 80051dc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80051de:	f000 f8f9 	bl	80053d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80051e2:	4b10      	ldr	r3, [pc, #64]	@ (8005224 <xPortStartScheduler+0x144>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a0f      	ldr	r2, [pc, #60]	@ (8005224 <xPortStartScheduler+0x144>)
 80051e8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80051ec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80051ee:	f7ff ff63 	bl	80050b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80051f2:	f7ff fd3f 	bl	8004c74 <vTaskSwitchContext>
	prvTaskExitError();
 80051f6:	f7ff ff17 	bl	8005028 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80051fa:	2300      	movs	r3, #0
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	3718      	adds	r7, #24
 8005200:	46bd      	mov	sp, r7
 8005202:	bd80      	pop	{r7, pc}
 8005204:	e000ed00 	.word	0xe000ed00
 8005208:	410fc271 	.word	0x410fc271
 800520c:	410fc270 	.word	0x410fc270
 8005210:	e000e400 	.word	0xe000e400
 8005214:	20000918 	.word	0x20000918
 8005218:	2000091c 	.word	0x2000091c
 800521c:	e000ed20 	.word	0xe000ed20
 8005220:	20000010 	.word	0x20000010
 8005224:	e000ef34 	.word	0xe000ef34

08005228 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005228:	b480      	push	{r7}
 800522a:	b083      	sub	sp, #12
 800522c:	af00      	add	r7, sp, #0
	__asm volatile
 800522e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005232:	f383 8811 	msr	BASEPRI, r3
 8005236:	f3bf 8f6f 	isb	sy
 800523a:	f3bf 8f4f 	dsb	sy
 800523e:	607b      	str	r3, [r7, #4]
}
 8005240:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005242:	4b10      	ldr	r3, [pc, #64]	@ (8005284 <vPortEnterCritical+0x5c>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	3301      	adds	r3, #1
 8005248:	4a0e      	ldr	r2, [pc, #56]	@ (8005284 <vPortEnterCritical+0x5c>)
 800524a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800524c:	4b0d      	ldr	r3, [pc, #52]	@ (8005284 <vPortEnterCritical+0x5c>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	2b01      	cmp	r3, #1
 8005252:	d110      	bne.n	8005276 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005254:	4b0c      	ldr	r3, [pc, #48]	@ (8005288 <vPortEnterCritical+0x60>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	b2db      	uxtb	r3, r3
 800525a:	2b00      	cmp	r3, #0
 800525c:	d00b      	beq.n	8005276 <vPortEnterCritical+0x4e>
	__asm volatile
 800525e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005262:	f383 8811 	msr	BASEPRI, r3
 8005266:	f3bf 8f6f 	isb	sy
 800526a:	f3bf 8f4f 	dsb	sy
 800526e:	603b      	str	r3, [r7, #0]
}
 8005270:	bf00      	nop
 8005272:	bf00      	nop
 8005274:	e7fd      	b.n	8005272 <vPortEnterCritical+0x4a>
	}
}
 8005276:	bf00      	nop
 8005278:	370c      	adds	r7, #12
 800527a:	46bd      	mov	sp, r7
 800527c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005280:	4770      	bx	lr
 8005282:	bf00      	nop
 8005284:	20000010 	.word	0x20000010
 8005288:	e000ed04 	.word	0xe000ed04

0800528c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800528c:	b480      	push	{r7}
 800528e:	b083      	sub	sp, #12
 8005290:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005292:	4b12      	ldr	r3, [pc, #72]	@ (80052dc <vPortExitCritical+0x50>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d10b      	bne.n	80052b2 <vPortExitCritical+0x26>
	__asm volatile
 800529a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800529e:	f383 8811 	msr	BASEPRI, r3
 80052a2:	f3bf 8f6f 	isb	sy
 80052a6:	f3bf 8f4f 	dsb	sy
 80052aa:	607b      	str	r3, [r7, #4]
}
 80052ac:	bf00      	nop
 80052ae:	bf00      	nop
 80052b0:	e7fd      	b.n	80052ae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80052b2:	4b0a      	ldr	r3, [pc, #40]	@ (80052dc <vPortExitCritical+0x50>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	3b01      	subs	r3, #1
 80052b8:	4a08      	ldr	r2, [pc, #32]	@ (80052dc <vPortExitCritical+0x50>)
 80052ba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80052bc:	4b07      	ldr	r3, [pc, #28]	@ (80052dc <vPortExitCritical+0x50>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d105      	bne.n	80052d0 <vPortExitCritical+0x44>
 80052c4:	2300      	movs	r3, #0
 80052c6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80052c8:	683b      	ldr	r3, [r7, #0]
 80052ca:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80052ce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80052d0:	bf00      	nop
 80052d2:	370c      	adds	r7, #12
 80052d4:	46bd      	mov	sp, r7
 80052d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052da:	4770      	bx	lr
 80052dc:	20000010 	.word	0x20000010

080052e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80052e0:	f3ef 8009 	mrs	r0, PSP
 80052e4:	f3bf 8f6f 	isb	sy
 80052e8:	4b15      	ldr	r3, [pc, #84]	@ (8005340 <pxCurrentTCBConst>)
 80052ea:	681a      	ldr	r2, [r3, #0]
 80052ec:	f01e 0f10 	tst.w	lr, #16
 80052f0:	bf08      	it	eq
 80052f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80052f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052fa:	6010      	str	r0, [r2, #0]
 80052fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005300:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005304:	f380 8811 	msr	BASEPRI, r0
 8005308:	f3bf 8f4f 	dsb	sy
 800530c:	f3bf 8f6f 	isb	sy
 8005310:	f7ff fcb0 	bl	8004c74 <vTaskSwitchContext>
 8005314:	f04f 0000 	mov.w	r0, #0
 8005318:	f380 8811 	msr	BASEPRI, r0
 800531c:	bc09      	pop	{r0, r3}
 800531e:	6819      	ldr	r1, [r3, #0]
 8005320:	6808      	ldr	r0, [r1, #0]
 8005322:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005326:	f01e 0f10 	tst.w	lr, #16
 800532a:	bf08      	it	eq
 800532c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005330:	f380 8809 	msr	PSP, r0
 8005334:	f3bf 8f6f 	isb	sy
 8005338:	4770      	bx	lr
 800533a:	bf00      	nop
 800533c:	f3af 8000 	nop.w

08005340 <pxCurrentTCBConst>:
 8005340:	200007ec 	.word	0x200007ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005344:	bf00      	nop
 8005346:	bf00      	nop

08005348 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b082      	sub	sp, #8
 800534c:	af00      	add	r7, sp, #0
	__asm volatile
 800534e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005352:	f383 8811 	msr	BASEPRI, r3
 8005356:	f3bf 8f6f 	isb	sy
 800535a:	f3bf 8f4f 	dsb	sy
 800535e:	607b      	str	r3, [r7, #4]
}
 8005360:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005362:	f7ff fbcd 	bl	8004b00 <xTaskIncrementTick>
 8005366:	4603      	mov	r3, r0
 8005368:	2b00      	cmp	r3, #0
 800536a:	d003      	beq.n	8005374 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800536c:	4b06      	ldr	r3, [pc, #24]	@ (8005388 <SysTick_Handler+0x40>)
 800536e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005372:	601a      	str	r2, [r3, #0]
 8005374:	2300      	movs	r3, #0
 8005376:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	f383 8811 	msr	BASEPRI, r3
}
 800537e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005380:	bf00      	nop
 8005382:	3708      	adds	r7, #8
 8005384:	46bd      	mov	sp, r7
 8005386:	bd80      	pop	{r7, pc}
 8005388:	e000ed04 	.word	0xe000ed04

0800538c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800538c:	b480      	push	{r7}
 800538e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005390:	4b0b      	ldr	r3, [pc, #44]	@ (80053c0 <vPortSetupTimerInterrupt+0x34>)
 8005392:	2200      	movs	r2, #0
 8005394:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005396:	4b0b      	ldr	r3, [pc, #44]	@ (80053c4 <vPortSetupTimerInterrupt+0x38>)
 8005398:	2200      	movs	r2, #0
 800539a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800539c:	4b0a      	ldr	r3, [pc, #40]	@ (80053c8 <vPortSetupTimerInterrupt+0x3c>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a0a      	ldr	r2, [pc, #40]	@ (80053cc <vPortSetupTimerInterrupt+0x40>)
 80053a2:	fba2 2303 	umull	r2, r3, r2, r3
 80053a6:	099b      	lsrs	r3, r3, #6
 80053a8:	4a09      	ldr	r2, [pc, #36]	@ (80053d0 <vPortSetupTimerInterrupt+0x44>)
 80053aa:	3b01      	subs	r3, #1
 80053ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80053ae:	4b04      	ldr	r3, [pc, #16]	@ (80053c0 <vPortSetupTimerInterrupt+0x34>)
 80053b0:	2207      	movs	r2, #7
 80053b2:	601a      	str	r2, [r3, #0]
}
 80053b4:	bf00      	nop
 80053b6:	46bd      	mov	sp, r7
 80053b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053bc:	4770      	bx	lr
 80053be:	bf00      	nop
 80053c0:	e000e010 	.word	0xe000e010
 80053c4:	e000e018 	.word	0xe000e018
 80053c8:	20000004 	.word	0x20000004
 80053cc:	10624dd3 	.word	0x10624dd3
 80053d0:	e000e014 	.word	0xe000e014

080053d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80053d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80053e4 <vPortEnableVFP+0x10>
 80053d8:	6801      	ldr	r1, [r0, #0]
 80053da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80053de:	6001      	str	r1, [r0, #0]
 80053e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80053e2:	bf00      	nop
 80053e4:	e000ed88 	.word	0xe000ed88

080053e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b08a      	sub	sp, #40	@ 0x28
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80053f0:	2300      	movs	r3, #0
 80053f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80053f4:	f7ff fad8 	bl	80049a8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80053f8:	4b5c      	ldr	r3, [pc, #368]	@ (800556c <pvPortMalloc+0x184>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d101      	bne.n	8005404 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005400:	f000 f924 	bl	800564c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005404:	4b5a      	ldr	r3, [pc, #360]	@ (8005570 <pvPortMalloc+0x188>)
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	4013      	ands	r3, r2
 800540c:	2b00      	cmp	r3, #0
 800540e:	f040 8095 	bne.w	800553c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d01e      	beq.n	8005456 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005418:	2208      	movs	r2, #8
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	4413      	add	r3, r2
 800541e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	f003 0307 	and.w	r3, r3, #7
 8005426:	2b00      	cmp	r3, #0
 8005428:	d015      	beq.n	8005456 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	f023 0307 	bic.w	r3, r3, #7
 8005430:	3308      	adds	r3, #8
 8005432:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	f003 0307 	and.w	r3, r3, #7
 800543a:	2b00      	cmp	r3, #0
 800543c:	d00b      	beq.n	8005456 <pvPortMalloc+0x6e>
	__asm volatile
 800543e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005442:	f383 8811 	msr	BASEPRI, r3
 8005446:	f3bf 8f6f 	isb	sy
 800544a:	f3bf 8f4f 	dsb	sy
 800544e:	617b      	str	r3, [r7, #20]
}
 8005450:	bf00      	nop
 8005452:	bf00      	nop
 8005454:	e7fd      	b.n	8005452 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d06f      	beq.n	800553c <pvPortMalloc+0x154>
 800545c:	4b45      	ldr	r3, [pc, #276]	@ (8005574 <pvPortMalloc+0x18c>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	687a      	ldr	r2, [r7, #4]
 8005462:	429a      	cmp	r2, r3
 8005464:	d86a      	bhi.n	800553c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005466:	4b44      	ldr	r3, [pc, #272]	@ (8005578 <pvPortMalloc+0x190>)
 8005468:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800546a:	4b43      	ldr	r3, [pc, #268]	@ (8005578 <pvPortMalloc+0x190>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005470:	e004      	b.n	800547c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005474:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800547c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	687a      	ldr	r2, [r7, #4]
 8005482:	429a      	cmp	r2, r3
 8005484:	d903      	bls.n	800548e <pvPortMalloc+0xa6>
 8005486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d1f1      	bne.n	8005472 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800548e:	4b37      	ldr	r3, [pc, #220]	@ (800556c <pvPortMalloc+0x184>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005494:	429a      	cmp	r2, r3
 8005496:	d051      	beq.n	800553c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005498:	6a3b      	ldr	r3, [r7, #32]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	2208      	movs	r2, #8
 800549e:	4413      	add	r3, r2
 80054a0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80054a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	6a3b      	ldr	r3, [r7, #32]
 80054a8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80054aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ac:	685a      	ldr	r2, [r3, #4]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	1ad2      	subs	r2, r2, r3
 80054b2:	2308      	movs	r3, #8
 80054b4:	005b      	lsls	r3, r3, #1
 80054b6:	429a      	cmp	r2, r3
 80054b8:	d920      	bls.n	80054fc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80054ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	4413      	add	r3, r2
 80054c0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80054c2:	69bb      	ldr	r3, [r7, #24]
 80054c4:	f003 0307 	and.w	r3, r3, #7
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d00b      	beq.n	80054e4 <pvPortMalloc+0xfc>
	__asm volatile
 80054cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054d0:	f383 8811 	msr	BASEPRI, r3
 80054d4:	f3bf 8f6f 	isb	sy
 80054d8:	f3bf 8f4f 	dsb	sy
 80054dc:	613b      	str	r3, [r7, #16]
}
 80054de:	bf00      	nop
 80054e0:	bf00      	nop
 80054e2:	e7fd      	b.n	80054e0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80054e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054e6:	685a      	ldr	r2, [r3, #4]
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	1ad2      	subs	r2, r2, r3
 80054ec:	69bb      	ldr	r3, [r7, #24]
 80054ee:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80054f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054f2:	687a      	ldr	r2, [r7, #4]
 80054f4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80054f6:	69b8      	ldr	r0, [r7, #24]
 80054f8:	f000 f90a 	bl	8005710 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80054fc:	4b1d      	ldr	r3, [pc, #116]	@ (8005574 <pvPortMalloc+0x18c>)
 80054fe:	681a      	ldr	r2, [r3, #0]
 8005500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	1ad3      	subs	r3, r2, r3
 8005506:	4a1b      	ldr	r2, [pc, #108]	@ (8005574 <pvPortMalloc+0x18c>)
 8005508:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800550a:	4b1a      	ldr	r3, [pc, #104]	@ (8005574 <pvPortMalloc+0x18c>)
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	4b1b      	ldr	r3, [pc, #108]	@ (800557c <pvPortMalloc+0x194>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	429a      	cmp	r2, r3
 8005514:	d203      	bcs.n	800551e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005516:	4b17      	ldr	r3, [pc, #92]	@ (8005574 <pvPortMalloc+0x18c>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4a18      	ldr	r2, [pc, #96]	@ (800557c <pvPortMalloc+0x194>)
 800551c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800551e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005520:	685a      	ldr	r2, [r3, #4]
 8005522:	4b13      	ldr	r3, [pc, #76]	@ (8005570 <pvPortMalloc+0x188>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	431a      	orrs	r2, r3
 8005528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800552a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800552c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800552e:	2200      	movs	r2, #0
 8005530:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005532:	4b13      	ldr	r3, [pc, #76]	@ (8005580 <pvPortMalloc+0x198>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	3301      	adds	r3, #1
 8005538:	4a11      	ldr	r2, [pc, #68]	@ (8005580 <pvPortMalloc+0x198>)
 800553a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800553c:	f7ff fa42 	bl	80049c4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005540:	69fb      	ldr	r3, [r7, #28]
 8005542:	f003 0307 	and.w	r3, r3, #7
 8005546:	2b00      	cmp	r3, #0
 8005548:	d00b      	beq.n	8005562 <pvPortMalloc+0x17a>
	__asm volatile
 800554a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800554e:	f383 8811 	msr	BASEPRI, r3
 8005552:	f3bf 8f6f 	isb	sy
 8005556:	f3bf 8f4f 	dsb	sy
 800555a:	60fb      	str	r3, [r7, #12]
}
 800555c:	bf00      	nop
 800555e:	bf00      	nop
 8005560:	e7fd      	b.n	800555e <pvPortMalloc+0x176>
	return pvReturn;
 8005562:	69fb      	ldr	r3, [r7, #28]
}
 8005564:	4618      	mov	r0, r3
 8005566:	3728      	adds	r7, #40	@ 0x28
 8005568:	46bd      	mov	sp, r7
 800556a:	bd80      	pop	{r7, pc}
 800556c:	20004528 	.word	0x20004528
 8005570:	2000453c 	.word	0x2000453c
 8005574:	2000452c 	.word	0x2000452c
 8005578:	20004520 	.word	0x20004520
 800557c:	20004530 	.word	0x20004530
 8005580:	20004534 	.word	0x20004534

08005584 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b086      	sub	sp, #24
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d04f      	beq.n	8005636 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005596:	2308      	movs	r3, #8
 8005598:	425b      	negs	r3, r3
 800559a:	697a      	ldr	r2, [r7, #20]
 800559c:	4413      	add	r3, r2
 800559e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	685a      	ldr	r2, [r3, #4]
 80055a8:	4b25      	ldr	r3, [pc, #148]	@ (8005640 <vPortFree+0xbc>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4013      	ands	r3, r2
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d10b      	bne.n	80055ca <vPortFree+0x46>
	__asm volatile
 80055b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055b6:	f383 8811 	msr	BASEPRI, r3
 80055ba:	f3bf 8f6f 	isb	sy
 80055be:	f3bf 8f4f 	dsb	sy
 80055c2:	60fb      	str	r3, [r7, #12]
}
 80055c4:	bf00      	nop
 80055c6:	bf00      	nop
 80055c8:	e7fd      	b.n	80055c6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d00b      	beq.n	80055ea <vPortFree+0x66>
	__asm volatile
 80055d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055d6:	f383 8811 	msr	BASEPRI, r3
 80055da:	f3bf 8f6f 	isb	sy
 80055de:	f3bf 8f4f 	dsb	sy
 80055e2:	60bb      	str	r3, [r7, #8]
}
 80055e4:	bf00      	nop
 80055e6:	bf00      	nop
 80055e8:	e7fd      	b.n	80055e6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	685a      	ldr	r2, [r3, #4]
 80055ee:	4b14      	ldr	r3, [pc, #80]	@ (8005640 <vPortFree+0xbc>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4013      	ands	r3, r2
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d01e      	beq.n	8005636 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80055f8:	693b      	ldr	r3, [r7, #16]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d11a      	bne.n	8005636 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	685a      	ldr	r2, [r3, #4]
 8005604:	4b0e      	ldr	r3, [pc, #56]	@ (8005640 <vPortFree+0xbc>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	43db      	mvns	r3, r3
 800560a:	401a      	ands	r2, r3
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005610:	f7ff f9ca 	bl	80049a8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	685a      	ldr	r2, [r3, #4]
 8005618:	4b0a      	ldr	r3, [pc, #40]	@ (8005644 <vPortFree+0xc0>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4413      	add	r3, r2
 800561e:	4a09      	ldr	r2, [pc, #36]	@ (8005644 <vPortFree+0xc0>)
 8005620:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005622:	6938      	ldr	r0, [r7, #16]
 8005624:	f000 f874 	bl	8005710 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005628:	4b07      	ldr	r3, [pc, #28]	@ (8005648 <vPortFree+0xc4>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	3301      	adds	r3, #1
 800562e:	4a06      	ldr	r2, [pc, #24]	@ (8005648 <vPortFree+0xc4>)
 8005630:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005632:	f7ff f9c7 	bl	80049c4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005636:	bf00      	nop
 8005638:	3718      	adds	r7, #24
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}
 800563e:	bf00      	nop
 8005640:	2000453c 	.word	0x2000453c
 8005644:	2000452c 	.word	0x2000452c
 8005648:	20004538 	.word	0x20004538

0800564c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800564c:	b480      	push	{r7}
 800564e:	b085      	sub	sp, #20
 8005650:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005652:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8005656:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005658:	4b27      	ldr	r3, [pc, #156]	@ (80056f8 <prvHeapInit+0xac>)
 800565a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	f003 0307 	and.w	r3, r3, #7
 8005662:	2b00      	cmp	r3, #0
 8005664:	d00c      	beq.n	8005680 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	3307      	adds	r3, #7
 800566a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	f023 0307 	bic.w	r3, r3, #7
 8005672:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005674:	68ba      	ldr	r2, [r7, #8]
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	1ad3      	subs	r3, r2, r3
 800567a:	4a1f      	ldr	r2, [pc, #124]	@ (80056f8 <prvHeapInit+0xac>)
 800567c:	4413      	add	r3, r2
 800567e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005684:	4a1d      	ldr	r2, [pc, #116]	@ (80056fc <prvHeapInit+0xb0>)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800568a:	4b1c      	ldr	r3, [pc, #112]	@ (80056fc <prvHeapInit+0xb0>)
 800568c:	2200      	movs	r2, #0
 800568e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	68ba      	ldr	r2, [r7, #8]
 8005694:	4413      	add	r3, r2
 8005696:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005698:	2208      	movs	r2, #8
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	1a9b      	subs	r3, r3, r2
 800569e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	f023 0307 	bic.w	r3, r3, #7
 80056a6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	4a15      	ldr	r2, [pc, #84]	@ (8005700 <prvHeapInit+0xb4>)
 80056ac:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80056ae:	4b14      	ldr	r3, [pc, #80]	@ (8005700 <prvHeapInit+0xb4>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	2200      	movs	r2, #0
 80056b4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80056b6:	4b12      	ldr	r3, [pc, #72]	@ (8005700 <prvHeapInit+0xb4>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	2200      	movs	r2, #0
 80056bc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	68fa      	ldr	r2, [r7, #12]
 80056c6:	1ad2      	subs	r2, r2, r3
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80056cc:	4b0c      	ldr	r3, [pc, #48]	@ (8005700 <prvHeapInit+0xb4>)
 80056ce:	681a      	ldr	r2, [r3, #0]
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	4a0a      	ldr	r2, [pc, #40]	@ (8005704 <prvHeapInit+0xb8>)
 80056da:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	4a09      	ldr	r2, [pc, #36]	@ (8005708 <prvHeapInit+0xbc>)
 80056e2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80056e4:	4b09      	ldr	r3, [pc, #36]	@ (800570c <prvHeapInit+0xc0>)
 80056e6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80056ea:	601a      	str	r2, [r3, #0]
}
 80056ec:	bf00      	nop
 80056ee:	3714      	adds	r7, #20
 80056f0:	46bd      	mov	sp, r7
 80056f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f6:	4770      	bx	lr
 80056f8:	20000920 	.word	0x20000920
 80056fc:	20004520 	.word	0x20004520
 8005700:	20004528 	.word	0x20004528
 8005704:	20004530 	.word	0x20004530
 8005708:	2000452c 	.word	0x2000452c
 800570c:	2000453c 	.word	0x2000453c

08005710 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005710:	b480      	push	{r7}
 8005712:	b085      	sub	sp, #20
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005718:	4b28      	ldr	r3, [pc, #160]	@ (80057bc <prvInsertBlockIntoFreeList+0xac>)
 800571a:	60fb      	str	r3, [r7, #12]
 800571c:	e002      	b.n	8005724 <prvInsertBlockIntoFreeList+0x14>
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	60fb      	str	r3, [r7, #12]
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	687a      	ldr	r2, [r7, #4]
 800572a:	429a      	cmp	r2, r3
 800572c:	d8f7      	bhi.n	800571e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	68ba      	ldr	r2, [r7, #8]
 8005738:	4413      	add	r3, r2
 800573a:	687a      	ldr	r2, [r7, #4]
 800573c:	429a      	cmp	r2, r3
 800573e:	d108      	bne.n	8005752 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	685a      	ldr	r2, [r3, #4]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	441a      	add	r2, r3
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	68ba      	ldr	r2, [r7, #8]
 800575c:	441a      	add	r2, r3
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	429a      	cmp	r2, r3
 8005764:	d118      	bne.n	8005798 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	4b15      	ldr	r3, [pc, #84]	@ (80057c0 <prvInsertBlockIntoFreeList+0xb0>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	429a      	cmp	r2, r3
 8005770:	d00d      	beq.n	800578e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	685a      	ldr	r2, [r3, #4]
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	441a      	add	r2, r3
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	681a      	ldr	r2, [r3, #0]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	601a      	str	r2, [r3, #0]
 800578c:	e008      	b.n	80057a0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800578e:	4b0c      	ldr	r3, [pc, #48]	@ (80057c0 <prvInsertBlockIntoFreeList+0xb0>)
 8005790:	681a      	ldr	r2, [r3, #0]
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	601a      	str	r2, [r3, #0]
 8005796:	e003      	b.n	80057a0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681a      	ldr	r2, [r3, #0]
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80057a0:	68fa      	ldr	r2, [r7, #12]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	429a      	cmp	r2, r3
 80057a6:	d002      	beq.n	80057ae <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	687a      	ldr	r2, [r7, #4]
 80057ac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80057ae:	bf00      	nop
 80057b0:	3714      	adds	r7, #20
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr
 80057ba:	bf00      	nop
 80057bc:	20004520 	.word	0x20004520
 80057c0:	20004528 	.word	0x20004528

080057c4 <uart_read>:
#include <stdio.h>

#include "usart.h"
#include "gpio.h"

static char uart_read() {
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b082      	sub	sp, #8
 80057c8:	af00      	add	r7, sp, #0
	char c;

	HAL_UART_Receive(&UART_DEVICE_PI, (uint8_t*)(&c), 1, HAL_MAX_DELAY);
 80057ca:	1df9      	adds	r1, r7, #7
 80057cc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80057d0:	2201      	movs	r2, #1
 80057d2:	4804      	ldr	r0, [pc, #16]	@ (80057e4 <uart_read+0x20>)
 80057d4:	f7fe f99f 	bl	8003b16 <HAL_UART_Receive>

	return c;
 80057d8:	79fb      	ldrb	r3, [r7, #7]
}
 80057da:	4618      	mov	r0, r3
 80057dc:	3708      	adds	r7, #8
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}
 80057e2:	bf00      	nop
 80057e4:	200007a0 	.word	0x200007a0

080057e8 <uart_write>:

static int uart_write(char * s, uint16_t size) {
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b082      	sub	sp, #8
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
 80057f0:	460b      	mov	r3, r1
 80057f2:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&UART_DEVICE_PC, (uint8_t*)s, size, HAL_MAX_DELAY);
 80057f4:	887a      	ldrh	r2, [r7, #2]
 80057f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80057fa:	6879      	ldr	r1, [r7, #4]
 80057fc:	4807      	ldr	r0, [pc, #28]	@ (800581c <uart_write+0x34>)
 80057fe:	f7fe f8ff 	bl	8003a00 <HAL_UART_Transmit>
	HAL_UART_Transmit(&UART_DEVICE_PI, (uint8_t*)s, size, HAL_MAX_DELAY);
 8005802:	887a      	ldrh	r2, [r7, #2]
 8005804:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005808:	6879      	ldr	r1, [r7, #4]
 800580a:	4805      	ldr	r0, [pc, #20]	@ (8005820 <uart_write+0x38>)
 800580c:	f7fe f8f8 	bl	8003a00 <HAL_UART_Transmit>

	return size;
 8005810:	887b      	ldrh	r3, [r7, #2]
}
 8005812:	4618      	mov	r0, r3
 8005814:	3708      	adds	r7, #8
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}
 800581a:	bf00      	nop
 800581c:	20000758 	.word	0x20000758
 8005820:	200007a0 	.word	0x200007a0

08005824 <sh_help>:

static int sh_help(h_shell_t * h_shell,int argc, char ** argv) {
 8005824:	b590      	push	{r4, r7, lr}
 8005826:	b089      	sub	sp, #36	@ 0x24
 8005828:	af02      	add	r7, sp, #8
 800582a:	60f8      	str	r0, [r7, #12]
 800582c:	60b9      	str	r1, [r7, #8]
 800582e:	607a      	str	r2, [r7, #4]
	int i;
	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 8005830:	2300      	movs	r3, #0
 8005832:	617b      	str	r3, [r7, #20]
 8005834:	e026      	b.n	8005884 <sh_help+0x60>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->shell_func_list[i].c, h_shell->shell_func_list[i].description);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	1d18      	adds	r0, r3, #4
 800583a:	68f9      	ldr	r1, [r7, #12]
 800583c:	697a      	ldr	r2, [r7, #20]
 800583e:	4613      	mov	r3, r2
 8005840:	005b      	lsls	r3, r3, #1
 8005842:	4413      	add	r3, r2
 8005844:	009b      	lsls	r3, r3, #2
 8005846:	440b      	add	r3, r1
 8005848:	332c      	adds	r3, #44	@ 0x2c
 800584a:	781b      	ldrb	r3, [r3, #0]
 800584c:	461c      	mov	r4, r3
 800584e:	68f9      	ldr	r1, [r7, #12]
 8005850:	697a      	ldr	r2, [r7, #20]
 8005852:	4613      	mov	r3, r2
 8005854:	005b      	lsls	r3, r3, #1
 8005856:	4413      	add	r3, r2
 8005858:	009b      	lsls	r3, r3, #2
 800585a:	440b      	add	r3, r1
 800585c:	3334      	adds	r3, #52	@ 0x34
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	9300      	str	r3, [sp, #0]
 8005862:	4623      	mov	r3, r4
 8005864:	4a0c      	ldr	r2, [pc, #48]	@ (8005898 <sh_help+0x74>)
 8005866:	2128      	movs	r1, #40	@ 0x28
 8005868:	f000 fa38 	bl	8005cdc <sniprintf>
 800586c:	6138      	str	r0, [r7, #16]
		uart_write(h_shell->print_buffer, size);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	3304      	adds	r3, #4
 8005872:	693a      	ldr	r2, [r7, #16]
 8005874:	b292      	uxth	r2, r2
 8005876:	4611      	mov	r1, r2
 8005878:	4618      	mov	r0, r3
 800587a:	f7ff ffb5 	bl	80057e8 <uart_write>
	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	3301      	adds	r3, #1
 8005882:	617b      	str	r3, [r7, #20]
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	697a      	ldr	r2, [r7, #20]
 800588a:	429a      	cmp	r2, r3
 800588c:	dbd3      	blt.n	8005836 <sh_help+0x12>
	}

	return 0;
 800588e:	2300      	movs	r3, #0
}
 8005890:	4618      	mov	r0, r3
 8005892:	371c      	adds	r7, #28
 8005894:	46bd      	mov	sp, r7
 8005896:	bd90      	pop	{r4, r7, pc}
 8005898:	08006eb8 	.word	0x08006eb8

0800589c <shell_init>:

void shell_init(h_shell_t * h_shell) {
 800589c:	b580      	push	{r7, lr}
 800589e:	b084      	sub	sp, #16
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
	int size = 0;
 80058a4:	2300      	movs	r3, #0
 80058a6:	60fb      	str	r3, [r7, #12]
	h_shell->shell_func_list_size = 0;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2200      	movs	r2, #0
 80058ac:	601a      	str	r2, [r3, #0]
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	3304      	adds	r3, #4
 80058b2:	4a0c      	ldr	r2, [pc, #48]	@ (80058e4 <shell_init+0x48>)
 80058b4:	2128      	movs	r1, #40	@ 0x28
 80058b6:	4618      	mov	r0, r3
 80058b8:	f000 fa10 	bl	8005cdc <sniprintf>
 80058bc:	60f8      	str	r0, [r7, #12]
	uart_write(h_shell->print_buffer, size);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	3304      	adds	r3, #4
 80058c2:	68fa      	ldr	r2, [r7, #12]
 80058c4:	b292      	uxth	r2, r2
 80058c6:	4611      	mov	r1, r2
 80058c8:	4618      	mov	r0, r3
 80058ca:	f7ff ff8d 	bl	80057e8 <uart_write>

	shell_add(h_shell,'h', sh_help, "Help");
 80058ce:	4b06      	ldr	r3, [pc, #24]	@ (80058e8 <shell_init+0x4c>)
 80058d0:	4a06      	ldr	r2, [pc, #24]	@ (80058ec <shell_init+0x50>)
 80058d2:	2168      	movs	r1, #104	@ 0x68
 80058d4:	6878      	ldr	r0, [r7, #4]
 80058d6:	f000 f80b 	bl	80058f0 <shell_add>
}
 80058da:	bf00      	nop
 80058dc:	3710      	adds	r7, #16
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}
 80058e2:	bf00      	nop
 80058e4:	08006ec4 	.word	0x08006ec4
 80058e8:	08006eec 	.word	0x08006eec
 80058ec:	08005825 	.word	0x08005825

080058f0 <shell_add>:

int shell_add(h_shell_t * h_shell,char c, shell_func_pointer_t pfunc, char * description) {
 80058f0:	b480      	push	{r7}
 80058f2:	b085      	sub	sp, #20
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	60f8      	str	r0, [r7, #12]
 80058f8:	607a      	str	r2, [r7, #4]
 80058fa:	603b      	str	r3, [r7, #0]
 80058fc:	460b      	mov	r3, r1
 80058fe:	72fb      	strb	r3, [r7, #11]
	if (h_shell->shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	2b3f      	cmp	r3, #63	@ 0x3f
 8005906:	dc27      	bgt.n	8005958 <shell_add+0x68>
		h_shell->shell_func_list[h_shell->shell_func_list_size].c = c;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	681a      	ldr	r2, [r3, #0]
 800590c:	68f9      	ldr	r1, [r7, #12]
 800590e:	4613      	mov	r3, r2
 8005910:	005b      	lsls	r3, r3, #1
 8005912:	4413      	add	r3, r2
 8005914:	009b      	lsls	r3, r3, #2
 8005916:	440b      	add	r3, r1
 8005918:	332c      	adds	r3, #44	@ 0x2c
 800591a:	7afa      	ldrb	r2, [r7, #11]
 800591c:	701a      	strb	r2, [r3, #0]
		h_shell->shell_func_list[h_shell->shell_func_list_size].func = pfunc;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681a      	ldr	r2, [r3, #0]
 8005922:	68f9      	ldr	r1, [r7, #12]
 8005924:	4613      	mov	r3, r2
 8005926:	005b      	lsls	r3, r3, #1
 8005928:	4413      	add	r3, r2
 800592a:	009b      	lsls	r3, r3, #2
 800592c:	440b      	add	r3, r1
 800592e:	3330      	adds	r3, #48	@ 0x30
 8005930:	687a      	ldr	r2, [r7, #4]
 8005932:	601a      	str	r2, [r3, #0]
		h_shell->shell_func_list[h_shell->shell_func_list_size].description = description;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681a      	ldr	r2, [r3, #0]
 8005938:	68f9      	ldr	r1, [r7, #12]
 800593a:	4613      	mov	r3, r2
 800593c:	005b      	lsls	r3, r3, #1
 800593e:	4413      	add	r3, r2
 8005940:	009b      	lsls	r3, r3, #2
 8005942:	440b      	add	r3, r1
 8005944:	3334      	adds	r3, #52	@ 0x34
 8005946:	683a      	ldr	r2, [r7, #0]
 8005948:	601a      	str	r2, [r3, #0]
		h_shell->shell_func_list_size++;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	1c5a      	adds	r2, r3, #1
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	601a      	str	r2, [r3, #0]
		return 0;
 8005954:	2300      	movs	r3, #0
 8005956:	e001      	b.n	800595c <shell_add+0x6c>
	}

	return -1;
 8005958:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800595c:	4618      	mov	r0, r3
 800595e:	3714      	adds	r7, #20
 8005960:	46bd      	mov	sp, r7
 8005962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005966:	4770      	bx	lr

08005968 <shell_exec>:

static int shell_exec(char * buf,h_shell_t * h_shell) {
 8005968:	b580      	push	{r7, lr}
 800596a:	b090      	sub	sp, #64	@ 0x40
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
 8005970:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	781b      	ldrb	r3, [r3, #0]
 8005976:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 800597a:	2300      	movs	r3, #0
 800597c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800597e:	e041      	b.n	8005a04 <shell_exec+0x9c>
		if (h_shell->shell_func_list[i].c == c) {
 8005980:	6839      	ldr	r1, [r7, #0]
 8005982:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005984:	4613      	mov	r3, r2
 8005986:	005b      	lsls	r3, r3, #1
 8005988:	4413      	add	r3, r2
 800598a:	009b      	lsls	r3, r3, #2
 800598c:	440b      	add	r3, r1
 800598e:	332c      	adds	r3, #44	@ 0x2c
 8005990:	781b      	ldrb	r3, [r3, #0]
 8005992:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8005996:	429a      	cmp	r2, r3
 8005998:	d131      	bne.n	80059fe <shell_exec+0x96>
			argc = 1;
 800599a:	2301      	movs	r3, #1
 800599c:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80059a6:	e013      	b.n	80059d0 <shell_exec+0x68>
				if(*p == ' ') {
 80059a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059aa:	781b      	ldrb	r3, [r3, #0]
 80059ac:	2b20      	cmp	r3, #32
 80059ae:	d10c      	bne.n	80059ca <shell_exec+0x62>
					*p = '\0';
 80059b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059b2:	2200      	movs	r2, #0
 80059b4:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 80059b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059b8:	1c5a      	adds	r2, r3, #1
 80059ba:	63ba      	str	r2, [r7, #56]	@ 0x38
 80059bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80059be:	3201      	adds	r2, #1
 80059c0:	009b      	lsls	r3, r3, #2
 80059c2:	3340      	adds	r3, #64	@ 0x40
 80059c4:	443b      	add	r3, r7
 80059c6:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80059ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059cc:	3301      	adds	r3, #1
 80059ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80059d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059d2:	781b      	ldrb	r3, [r3, #0]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d002      	beq.n	80059de <shell_exec+0x76>
 80059d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059da:	2b07      	cmp	r3, #7
 80059dc:	dde4      	ble.n	80059a8 <shell_exec+0x40>
				}
			}

			return h_shell->shell_func_list[i].func(h_shell,argc, argv);
 80059de:	6839      	ldr	r1, [r7, #0]
 80059e0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80059e2:	4613      	mov	r3, r2
 80059e4:	005b      	lsls	r3, r3, #1
 80059e6:	4413      	add	r3, r2
 80059e8:	009b      	lsls	r3, r3, #2
 80059ea:	440b      	add	r3, r1
 80059ec:	3330      	adds	r3, #48	@ 0x30
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f107 020c 	add.w	r2, r7, #12
 80059f4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80059f6:	6838      	ldr	r0, [r7, #0]
 80059f8:	4798      	blx	r3
 80059fa:	4603      	mov	r3, r0
 80059fc:	e01a      	b.n	8005a34 <shell_exec+0xcc>
	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 80059fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a00:	3301      	adds	r3, #1
 8005a02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a04:	683b      	ldr	r3, [r7, #0]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005a0a:	429a      	cmp	r2, r3
 8005a0c:	dbb8      	blt.n	8005980 <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	1d18      	adds	r0, r3, #4
 8005a12:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005a16:	4a09      	ldr	r2, [pc, #36]	@ (8005a3c <shell_exec+0xd4>)
 8005a18:	2128      	movs	r1, #40	@ 0x28
 8005a1a:	f000 f95f 	bl	8005cdc <sniprintf>
 8005a1e:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uart_write(h_shell->print_buffer, size);
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	3304      	adds	r3, #4
 8005a24:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a26:	b292      	uxth	r2, r2
 8005a28:	4611      	mov	r1, r2
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	f7ff fedc 	bl	80057e8 <uart_write>
	return -1;
 8005a30:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8005a34:	4618      	mov	r0, r3
 8005a36:	3740      	adds	r7, #64	@ 0x40
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}
 8005a3c:	08006ef4 	.word	0x08006ef4

08005a40 <shell_run>:

static char backspace[] = "\b \b";
static char prompt[] = "> ";

int shell_run(h_shell_t * h_shell) {
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b086      	sub	sp, #24
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
	int reading = 0;
 8005a48:	2300      	movs	r3, #0
 8005a4a:	617b      	str	r3, [r7, #20]
	int pos = 0;
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	613b      	str	r3, [r7, #16]


	while (1) {
		uart_write(prompt, 2);
 8005a50:	2102      	movs	r1, #2
 8005a52:	4834      	ldr	r0, [pc, #208]	@ (8005b24 <shell_run+0xe4>)
 8005a54:	f7ff fec8 	bl	80057e8 <uart_write>
		reading = 1;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	617b      	str	r3, [r7, #20]

		while(reading) {
 8005a5c:	e056      	b.n	8005b0c <shell_run+0xcc>
			char c = uart_read();
 8005a5e:	f7ff feb1 	bl	80057c4 <uart_read>
 8005a62:	4603      	mov	r3, r0
 8005a64:	72fb      	strb	r3, [r7, #11]
			int size;

			switch (c) {
 8005a66:	7afb      	ldrb	r3, [r7, #11]
 8005a68:	2b08      	cmp	r3, #8
 8005a6a:	d030      	beq.n	8005ace <shell_run+0x8e>
 8005a6c:	2b0d      	cmp	r3, #13
 8005a6e:	d139      	bne.n	8005ae4 <shell_run+0xa4>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	3304      	adds	r3, #4
 8005a74:	4a2c      	ldr	r2, [pc, #176]	@ (8005b28 <shell_run+0xe8>)
 8005a76:	2128      	movs	r1, #40	@ 0x28
 8005a78:	4618      	mov	r0, r3
 8005a7a:	f000 f92f 	bl	8005cdc <sniprintf>
 8005a7e:	60f8      	str	r0, [r7, #12]
				uart_write(h_shell->print_buffer, size);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	3304      	adds	r3, #4
 8005a84:	68fa      	ldr	r2, [r7, #12]
 8005a86:	b292      	uxth	r2, r2
 8005a88:	4611      	mov	r1, r2
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f7ff feac 	bl	80057e8 <uart_write>
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 8005a90:	693b      	ldr	r3, [r7, #16]
 8005a92:	1c5a      	adds	r2, r3, #1
 8005a94:	613a      	str	r2, [r7, #16]
 8005a96:	687a      	ldr	r2, [r7, #4]
 8005a98:	4413      	add	r3, r2
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	1d18      	adds	r0, r3, #4
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8005aaa:	4a20      	ldr	r2, [pc, #128]	@ (8005b2c <shell_run+0xec>)
 8005aac:	2128      	movs	r1, #40	@ 0x28
 8005aae:	f000 f915 	bl	8005cdc <sniprintf>
 8005ab2:	60f8      	str	r0, [r7, #12]
				uart_write(h_shell->print_buffer, size);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	3304      	adds	r3, #4
 8005ab8:	68fa      	ldr	r2, [r7, #12]
 8005aba:	b292      	uxth	r2, r2
 8005abc:	4611      	mov	r1, r2
 8005abe:	4618      	mov	r0, r3
 8005ac0:	f7ff fe92 	bl	80057e8 <uart_write>
				reading = 0;        //exit read loop
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 8005ac8:	2300      	movs	r3, #0
 8005aca:	613b      	str	r3, [r7, #16]
				break;
 8005acc:	e01e      	b.n	8005b0c <shell_run+0xcc>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 8005ace:	693b      	ldr	r3, [r7, #16]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	dd1a      	ble.n	8005b0a <shell_run+0xca>
					pos--;          //remove it in buffer
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	3b01      	subs	r3, #1
 8005ad8:	613b      	str	r3, [r7, #16]

					uart_write(backspace, 3);	// delete the char on the terminal
 8005ada:	2103      	movs	r1, #3
 8005adc:	4814      	ldr	r0, [pc, #80]	@ (8005b30 <shell_run+0xf0>)
 8005ade:	f7ff fe83 	bl	80057e8 <uart_write>
				}
				break;
 8005ae2:	e012      	b.n	8005b0a <shell_run+0xca>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 8005ae4:	693b      	ldr	r3, [r7, #16]
 8005ae6:	2b27      	cmp	r3, #39	@ 0x27
 8005ae8:	dc10      	bgt.n	8005b0c <shell_run+0xcc>
					uart_write(&c, 1);
 8005aea:	f107 030b 	add.w	r3, r7, #11
 8005aee:	2101      	movs	r1, #1
 8005af0:	4618      	mov	r0, r3
 8005af2:	f7ff fe79 	bl	80057e8 <uart_write>
					h_shell->cmd_buffer[pos++] = c; //store
 8005af6:	693b      	ldr	r3, [r7, #16]
 8005af8:	1c5a      	adds	r2, r3, #1
 8005afa:	613a      	str	r2, [r7, #16]
 8005afc:	7af9      	ldrb	r1, [r7, #11]
 8005afe:	687a      	ldr	r2, [r7, #4]
 8005b00:	4413      	add	r3, r2
 8005b02:	460a      	mov	r2, r1
 8005b04:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
 8005b08:	e000      	b.n	8005b0c <shell_run+0xcc>
				break;
 8005b0a:	bf00      	nop
		while(reading) {
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d1a5      	bne.n	8005a5e <shell_run+0x1e>
				}
			}
		}
		shell_exec(h_shell->cmd_buffer,h_shell);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 8005b18:	6879      	ldr	r1, [r7, #4]
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	f7ff ff24 	bl	8005968 <shell_exec>
		uart_write(prompt, 2);
 8005b20:	e796      	b.n	8005a50 <shell_run+0x10>
 8005b22:	bf00      	nop
 8005b24:	20000018 	.word	0x20000018
 8005b28:	08006f0c 	.word	0x08006f0c
 8005b2c:	08006f10 	.word	0x08006f10
 8005b30:	20000014 	.word	0x20000014

08005b34 <std>:
 8005b34:	2300      	movs	r3, #0
 8005b36:	b510      	push	{r4, lr}
 8005b38:	4604      	mov	r4, r0
 8005b3a:	e9c0 3300 	strd	r3, r3, [r0]
 8005b3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005b42:	6083      	str	r3, [r0, #8]
 8005b44:	8181      	strh	r1, [r0, #12]
 8005b46:	6643      	str	r3, [r0, #100]	@ 0x64
 8005b48:	81c2      	strh	r2, [r0, #14]
 8005b4a:	6183      	str	r3, [r0, #24]
 8005b4c:	4619      	mov	r1, r3
 8005b4e:	2208      	movs	r2, #8
 8005b50:	305c      	adds	r0, #92	@ 0x5c
 8005b52:	f000 f93a 	bl	8005dca <memset>
 8005b56:	4b0d      	ldr	r3, [pc, #52]	@ (8005b8c <std+0x58>)
 8005b58:	6263      	str	r3, [r4, #36]	@ 0x24
 8005b5a:	4b0d      	ldr	r3, [pc, #52]	@ (8005b90 <std+0x5c>)
 8005b5c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8005b94 <std+0x60>)
 8005b60:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005b62:	4b0d      	ldr	r3, [pc, #52]	@ (8005b98 <std+0x64>)
 8005b64:	6323      	str	r3, [r4, #48]	@ 0x30
 8005b66:	4b0d      	ldr	r3, [pc, #52]	@ (8005b9c <std+0x68>)
 8005b68:	6224      	str	r4, [r4, #32]
 8005b6a:	429c      	cmp	r4, r3
 8005b6c:	d006      	beq.n	8005b7c <std+0x48>
 8005b6e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005b72:	4294      	cmp	r4, r2
 8005b74:	d002      	beq.n	8005b7c <std+0x48>
 8005b76:	33d0      	adds	r3, #208	@ 0xd0
 8005b78:	429c      	cmp	r4, r3
 8005b7a:	d105      	bne.n	8005b88 <std+0x54>
 8005b7c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005b80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b84:	f000 b9f0 	b.w	8005f68 <__retarget_lock_init_recursive>
 8005b88:	bd10      	pop	{r4, pc}
 8005b8a:	bf00      	nop
 8005b8c:	08005d45 	.word	0x08005d45
 8005b90:	08005d67 	.word	0x08005d67
 8005b94:	08005d9f 	.word	0x08005d9f
 8005b98:	08005dc3 	.word	0x08005dc3
 8005b9c:	20004540 	.word	0x20004540

08005ba0 <stdio_exit_handler>:
 8005ba0:	4a02      	ldr	r2, [pc, #8]	@ (8005bac <stdio_exit_handler+0xc>)
 8005ba2:	4903      	ldr	r1, [pc, #12]	@ (8005bb0 <stdio_exit_handler+0x10>)
 8005ba4:	4803      	ldr	r0, [pc, #12]	@ (8005bb4 <stdio_exit_handler+0x14>)
 8005ba6:	f000 b869 	b.w	8005c7c <_fwalk_sglue>
 8005baa:	bf00      	nop
 8005bac:	2000001c 	.word	0x2000001c
 8005bb0:	08006ad5 	.word	0x08006ad5
 8005bb4:	2000002c 	.word	0x2000002c

08005bb8 <cleanup_stdio>:
 8005bb8:	6841      	ldr	r1, [r0, #4]
 8005bba:	4b0c      	ldr	r3, [pc, #48]	@ (8005bec <cleanup_stdio+0x34>)
 8005bbc:	4299      	cmp	r1, r3
 8005bbe:	b510      	push	{r4, lr}
 8005bc0:	4604      	mov	r4, r0
 8005bc2:	d001      	beq.n	8005bc8 <cleanup_stdio+0x10>
 8005bc4:	f000 ff86 	bl	8006ad4 <_fflush_r>
 8005bc8:	68a1      	ldr	r1, [r4, #8]
 8005bca:	4b09      	ldr	r3, [pc, #36]	@ (8005bf0 <cleanup_stdio+0x38>)
 8005bcc:	4299      	cmp	r1, r3
 8005bce:	d002      	beq.n	8005bd6 <cleanup_stdio+0x1e>
 8005bd0:	4620      	mov	r0, r4
 8005bd2:	f000 ff7f 	bl	8006ad4 <_fflush_r>
 8005bd6:	68e1      	ldr	r1, [r4, #12]
 8005bd8:	4b06      	ldr	r3, [pc, #24]	@ (8005bf4 <cleanup_stdio+0x3c>)
 8005bda:	4299      	cmp	r1, r3
 8005bdc:	d004      	beq.n	8005be8 <cleanup_stdio+0x30>
 8005bde:	4620      	mov	r0, r4
 8005be0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005be4:	f000 bf76 	b.w	8006ad4 <_fflush_r>
 8005be8:	bd10      	pop	{r4, pc}
 8005bea:	bf00      	nop
 8005bec:	20004540 	.word	0x20004540
 8005bf0:	200045a8 	.word	0x200045a8
 8005bf4:	20004610 	.word	0x20004610

08005bf8 <global_stdio_init.part.0>:
 8005bf8:	b510      	push	{r4, lr}
 8005bfa:	4b0b      	ldr	r3, [pc, #44]	@ (8005c28 <global_stdio_init.part.0+0x30>)
 8005bfc:	4c0b      	ldr	r4, [pc, #44]	@ (8005c2c <global_stdio_init.part.0+0x34>)
 8005bfe:	4a0c      	ldr	r2, [pc, #48]	@ (8005c30 <global_stdio_init.part.0+0x38>)
 8005c00:	601a      	str	r2, [r3, #0]
 8005c02:	4620      	mov	r0, r4
 8005c04:	2200      	movs	r2, #0
 8005c06:	2104      	movs	r1, #4
 8005c08:	f7ff ff94 	bl	8005b34 <std>
 8005c0c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005c10:	2201      	movs	r2, #1
 8005c12:	2109      	movs	r1, #9
 8005c14:	f7ff ff8e 	bl	8005b34 <std>
 8005c18:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005c1c:	2202      	movs	r2, #2
 8005c1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c22:	2112      	movs	r1, #18
 8005c24:	f7ff bf86 	b.w	8005b34 <std>
 8005c28:	20004678 	.word	0x20004678
 8005c2c:	20004540 	.word	0x20004540
 8005c30:	08005ba1 	.word	0x08005ba1

08005c34 <__sfp_lock_acquire>:
 8005c34:	4801      	ldr	r0, [pc, #4]	@ (8005c3c <__sfp_lock_acquire+0x8>)
 8005c36:	f000 b998 	b.w	8005f6a <__retarget_lock_acquire_recursive>
 8005c3a:	bf00      	nop
 8005c3c:	20004681 	.word	0x20004681

08005c40 <__sfp_lock_release>:
 8005c40:	4801      	ldr	r0, [pc, #4]	@ (8005c48 <__sfp_lock_release+0x8>)
 8005c42:	f000 b993 	b.w	8005f6c <__retarget_lock_release_recursive>
 8005c46:	bf00      	nop
 8005c48:	20004681 	.word	0x20004681

08005c4c <__sinit>:
 8005c4c:	b510      	push	{r4, lr}
 8005c4e:	4604      	mov	r4, r0
 8005c50:	f7ff fff0 	bl	8005c34 <__sfp_lock_acquire>
 8005c54:	6a23      	ldr	r3, [r4, #32]
 8005c56:	b11b      	cbz	r3, 8005c60 <__sinit+0x14>
 8005c58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c5c:	f7ff bff0 	b.w	8005c40 <__sfp_lock_release>
 8005c60:	4b04      	ldr	r3, [pc, #16]	@ (8005c74 <__sinit+0x28>)
 8005c62:	6223      	str	r3, [r4, #32]
 8005c64:	4b04      	ldr	r3, [pc, #16]	@ (8005c78 <__sinit+0x2c>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d1f5      	bne.n	8005c58 <__sinit+0xc>
 8005c6c:	f7ff ffc4 	bl	8005bf8 <global_stdio_init.part.0>
 8005c70:	e7f2      	b.n	8005c58 <__sinit+0xc>
 8005c72:	bf00      	nop
 8005c74:	08005bb9 	.word	0x08005bb9
 8005c78:	20004678 	.word	0x20004678

08005c7c <_fwalk_sglue>:
 8005c7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c80:	4607      	mov	r7, r0
 8005c82:	4688      	mov	r8, r1
 8005c84:	4614      	mov	r4, r2
 8005c86:	2600      	movs	r6, #0
 8005c88:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005c8c:	f1b9 0901 	subs.w	r9, r9, #1
 8005c90:	d505      	bpl.n	8005c9e <_fwalk_sglue+0x22>
 8005c92:	6824      	ldr	r4, [r4, #0]
 8005c94:	2c00      	cmp	r4, #0
 8005c96:	d1f7      	bne.n	8005c88 <_fwalk_sglue+0xc>
 8005c98:	4630      	mov	r0, r6
 8005c9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c9e:	89ab      	ldrh	r3, [r5, #12]
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d907      	bls.n	8005cb4 <_fwalk_sglue+0x38>
 8005ca4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005ca8:	3301      	adds	r3, #1
 8005caa:	d003      	beq.n	8005cb4 <_fwalk_sglue+0x38>
 8005cac:	4629      	mov	r1, r5
 8005cae:	4638      	mov	r0, r7
 8005cb0:	47c0      	blx	r8
 8005cb2:	4306      	orrs	r6, r0
 8005cb4:	3568      	adds	r5, #104	@ 0x68
 8005cb6:	e7e9      	b.n	8005c8c <_fwalk_sglue+0x10>

08005cb8 <iprintf>:
 8005cb8:	b40f      	push	{r0, r1, r2, r3}
 8005cba:	b507      	push	{r0, r1, r2, lr}
 8005cbc:	4906      	ldr	r1, [pc, #24]	@ (8005cd8 <iprintf+0x20>)
 8005cbe:	ab04      	add	r3, sp, #16
 8005cc0:	6808      	ldr	r0, [r1, #0]
 8005cc2:	f853 2b04 	ldr.w	r2, [r3], #4
 8005cc6:	6881      	ldr	r1, [r0, #8]
 8005cc8:	9301      	str	r3, [sp, #4]
 8005cca:	f000 fbd9 	bl	8006480 <_vfiprintf_r>
 8005cce:	b003      	add	sp, #12
 8005cd0:	f85d eb04 	ldr.w	lr, [sp], #4
 8005cd4:	b004      	add	sp, #16
 8005cd6:	4770      	bx	lr
 8005cd8:	20000028 	.word	0x20000028

08005cdc <sniprintf>:
 8005cdc:	b40c      	push	{r2, r3}
 8005cde:	b530      	push	{r4, r5, lr}
 8005ce0:	4b17      	ldr	r3, [pc, #92]	@ (8005d40 <sniprintf+0x64>)
 8005ce2:	1e0c      	subs	r4, r1, #0
 8005ce4:	681d      	ldr	r5, [r3, #0]
 8005ce6:	b09d      	sub	sp, #116	@ 0x74
 8005ce8:	da08      	bge.n	8005cfc <sniprintf+0x20>
 8005cea:	238b      	movs	r3, #139	@ 0x8b
 8005cec:	602b      	str	r3, [r5, #0]
 8005cee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005cf2:	b01d      	add	sp, #116	@ 0x74
 8005cf4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005cf8:	b002      	add	sp, #8
 8005cfa:	4770      	bx	lr
 8005cfc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005d00:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005d04:	bf14      	ite	ne
 8005d06:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8005d0a:	4623      	moveq	r3, r4
 8005d0c:	9304      	str	r3, [sp, #16]
 8005d0e:	9307      	str	r3, [sp, #28]
 8005d10:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005d14:	9002      	str	r0, [sp, #8]
 8005d16:	9006      	str	r0, [sp, #24]
 8005d18:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005d1c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005d1e:	ab21      	add	r3, sp, #132	@ 0x84
 8005d20:	a902      	add	r1, sp, #8
 8005d22:	4628      	mov	r0, r5
 8005d24:	9301      	str	r3, [sp, #4]
 8005d26:	f000 fa85 	bl	8006234 <_svfiprintf_r>
 8005d2a:	1c43      	adds	r3, r0, #1
 8005d2c:	bfbc      	itt	lt
 8005d2e:	238b      	movlt	r3, #139	@ 0x8b
 8005d30:	602b      	strlt	r3, [r5, #0]
 8005d32:	2c00      	cmp	r4, #0
 8005d34:	d0dd      	beq.n	8005cf2 <sniprintf+0x16>
 8005d36:	9b02      	ldr	r3, [sp, #8]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	701a      	strb	r2, [r3, #0]
 8005d3c:	e7d9      	b.n	8005cf2 <sniprintf+0x16>
 8005d3e:	bf00      	nop
 8005d40:	20000028 	.word	0x20000028

08005d44 <__sread>:
 8005d44:	b510      	push	{r4, lr}
 8005d46:	460c      	mov	r4, r1
 8005d48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d4c:	f000 f8be 	bl	8005ecc <_read_r>
 8005d50:	2800      	cmp	r0, #0
 8005d52:	bfab      	itete	ge
 8005d54:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005d56:	89a3      	ldrhlt	r3, [r4, #12]
 8005d58:	181b      	addge	r3, r3, r0
 8005d5a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005d5e:	bfac      	ite	ge
 8005d60:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005d62:	81a3      	strhlt	r3, [r4, #12]
 8005d64:	bd10      	pop	{r4, pc}

08005d66 <__swrite>:
 8005d66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d6a:	461f      	mov	r7, r3
 8005d6c:	898b      	ldrh	r3, [r1, #12]
 8005d6e:	05db      	lsls	r3, r3, #23
 8005d70:	4605      	mov	r5, r0
 8005d72:	460c      	mov	r4, r1
 8005d74:	4616      	mov	r6, r2
 8005d76:	d505      	bpl.n	8005d84 <__swrite+0x1e>
 8005d78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d7c:	2302      	movs	r3, #2
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f000 f892 	bl	8005ea8 <_lseek_r>
 8005d84:	89a3      	ldrh	r3, [r4, #12]
 8005d86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005d8a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d8e:	81a3      	strh	r3, [r4, #12]
 8005d90:	4632      	mov	r2, r6
 8005d92:	463b      	mov	r3, r7
 8005d94:	4628      	mov	r0, r5
 8005d96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005d9a:	f000 b8a9 	b.w	8005ef0 <_write_r>

08005d9e <__sseek>:
 8005d9e:	b510      	push	{r4, lr}
 8005da0:	460c      	mov	r4, r1
 8005da2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005da6:	f000 f87f 	bl	8005ea8 <_lseek_r>
 8005daa:	1c43      	adds	r3, r0, #1
 8005dac:	89a3      	ldrh	r3, [r4, #12]
 8005dae:	bf15      	itete	ne
 8005db0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005db2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005db6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005dba:	81a3      	strheq	r3, [r4, #12]
 8005dbc:	bf18      	it	ne
 8005dbe:	81a3      	strhne	r3, [r4, #12]
 8005dc0:	bd10      	pop	{r4, pc}

08005dc2 <__sclose>:
 8005dc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dc6:	f000 b809 	b.w	8005ddc <_close_r>

08005dca <memset>:
 8005dca:	4402      	add	r2, r0
 8005dcc:	4603      	mov	r3, r0
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d100      	bne.n	8005dd4 <memset+0xa>
 8005dd2:	4770      	bx	lr
 8005dd4:	f803 1b01 	strb.w	r1, [r3], #1
 8005dd8:	e7f9      	b.n	8005dce <memset+0x4>
	...

08005ddc <_close_r>:
 8005ddc:	b538      	push	{r3, r4, r5, lr}
 8005dde:	4d06      	ldr	r5, [pc, #24]	@ (8005df8 <_close_r+0x1c>)
 8005de0:	2300      	movs	r3, #0
 8005de2:	4604      	mov	r4, r0
 8005de4:	4608      	mov	r0, r1
 8005de6:	602b      	str	r3, [r5, #0]
 8005de8:	f7fa ffbd 	bl	8000d66 <_close>
 8005dec:	1c43      	adds	r3, r0, #1
 8005dee:	d102      	bne.n	8005df6 <_close_r+0x1a>
 8005df0:	682b      	ldr	r3, [r5, #0]
 8005df2:	b103      	cbz	r3, 8005df6 <_close_r+0x1a>
 8005df4:	6023      	str	r3, [r4, #0]
 8005df6:	bd38      	pop	{r3, r4, r5, pc}
 8005df8:	2000467c 	.word	0x2000467c

08005dfc <_reclaim_reent>:
 8005dfc:	4b29      	ldr	r3, [pc, #164]	@ (8005ea4 <_reclaim_reent+0xa8>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4283      	cmp	r3, r0
 8005e02:	b570      	push	{r4, r5, r6, lr}
 8005e04:	4604      	mov	r4, r0
 8005e06:	d04b      	beq.n	8005ea0 <_reclaim_reent+0xa4>
 8005e08:	69c3      	ldr	r3, [r0, #28]
 8005e0a:	b1ab      	cbz	r3, 8005e38 <_reclaim_reent+0x3c>
 8005e0c:	68db      	ldr	r3, [r3, #12]
 8005e0e:	b16b      	cbz	r3, 8005e2c <_reclaim_reent+0x30>
 8005e10:	2500      	movs	r5, #0
 8005e12:	69e3      	ldr	r3, [r4, #28]
 8005e14:	68db      	ldr	r3, [r3, #12]
 8005e16:	5959      	ldr	r1, [r3, r5]
 8005e18:	2900      	cmp	r1, #0
 8005e1a:	d13b      	bne.n	8005e94 <_reclaim_reent+0x98>
 8005e1c:	3504      	adds	r5, #4
 8005e1e:	2d80      	cmp	r5, #128	@ 0x80
 8005e20:	d1f7      	bne.n	8005e12 <_reclaim_reent+0x16>
 8005e22:	69e3      	ldr	r3, [r4, #28]
 8005e24:	4620      	mov	r0, r4
 8005e26:	68d9      	ldr	r1, [r3, #12]
 8005e28:	f000 f8b0 	bl	8005f8c <_free_r>
 8005e2c:	69e3      	ldr	r3, [r4, #28]
 8005e2e:	6819      	ldr	r1, [r3, #0]
 8005e30:	b111      	cbz	r1, 8005e38 <_reclaim_reent+0x3c>
 8005e32:	4620      	mov	r0, r4
 8005e34:	f000 f8aa 	bl	8005f8c <_free_r>
 8005e38:	6961      	ldr	r1, [r4, #20]
 8005e3a:	b111      	cbz	r1, 8005e42 <_reclaim_reent+0x46>
 8005e3c:	4620      	mov	r0, r4
 8005e3e:	f000 f8a5 	bl	8005f8c <_free_r>
 8005e42:	69e1      	ldr	r1, [r4, #28]
 8005e44:	b111      	cbz	r1, 8005e4c <_reclaim_reent+0x50>
 8005e46:	4620      	mov	r0, r4
 8005e48:	f000 f8a0 	bl	8005f8c <_free_r>
 8005e4c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8005e4e:	b111      	cbz	r1, 8005e56 <_reclaim_reent+0x5a>
 8005e50:	4620      	mov	r0, r4
 8005e52:	f000 f89b 	bl	8005f8c <_free_r>
 8005e56:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005e58:	b111      	cbz	r1, 8005e60 <_reclaim_reent+0x64>
 8005e5a:	4620      	mov	r0, r4
 8005e5c:	f000 f896 	bl	8005f8c <_free_r>
 8005e60:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8005e62:	b111      	cbz	r1, 8005e6a <_reclaim_reent+0x6e>
 8005e64:	4620      	mov	r0, r4
 8005e66:	f000 f891 	bl	8005f8c <_free_r>
 8005e6a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8005e6c:	b111      	cbz	r1, 8005e74 <_reclaim_reent+0x78>
 8005e6e:	4620      	mov	r0, r4
 8005e70:	f000 f88c 	bl	8005f8c <_free_r>
 8005e74:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8005e76:	b111      	cbz	r1, 8005e7e <_reclaim_reent+0x82>
 8005e78:	4620      	mov	r0, r4
 8005e7a:	f000 f887 	bl	8005f8c <_free_r>
 8005e7e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8005e80:	b111      	cbz	r1, 8005e88 <_reclaim_reent+0x8c>
 8005e82:	4620      	mov	r0, r4
 8005e84:	f000 f882 	bl	8005f8c <_free_r>
 8005e88:	6a23      	ldr	r3, [r4, #32]
 8005e8a:	b14b      	cbz	r3, 8005ea0 <_reclaim_reent+0xa4>
 8005e8c:	4620      	mov	r0, r4
 8005e8e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8005e92:	4718      	bx	r3
 8005e94:	680e      	ldr	r6, [r1, #0]
 8005e96:	4620      	mov	r0, r4
 8005e98:	f000 f878 	bl	8005f8c <_free_r>
 8005e9c:	4631      	mov	r1, r6
 8005e9e:	e7bb      	b.n	8005e18 <_reclaim_reent+0x1c>
 8005ea0:	bd70      	pop	{r4, r5, r6, pc}
 8005ea2:	bf00      	nop
 8005ea4:	20000028 	.word	0x20000028

08005ea8 <_lseek_r>:
 8005ea8:	b538      	push	{r3, r4, r5, lr}
 8005eaa:	4d07      	ldr	r5, [pc, #28]	@ (8005ec8 <_lseek_r+0x20>)
 8005eac:	4604      	mov	r4, r0
 8005eae:	4608      	mov	r0, r1
 8005eb0:	4611      	mov	r1, r2
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	602a      	str	r2, [r5, #0]
 8005eb6:	461a      	mov	r2, r3
 8005eb8:	f7fa ff7c 	bl	8000db4 <_lseek>
 8005ebc:	1c43      	adds	r3, r0, #1
 8005ebe:	d102      	bne.n	8005ec6 <_lseek_r+0x1e>
 8005ec0:	682b      	ldr	r3, [r5, #0]
 8005ec2:	b103      	cbz	r3, 8005ec6 <_lseek_r+0x1e>
 8005ec4:	6023      	str	r3, [r4, #0]
 8005ec6:	bd38      	pop	{r3, r4, r5, pc}
 8005ec8:	2000467c 	.word	0x2000467c

08005ecc <_read_r>:
 8005ecc:	b538      	push	{r3, r4, r5, lr}
 8005ece:	4d07      	ldr	r5, [pc, #28]	@ (8005eec <_read_r+0x20>)
 8005ed0:	4604      	mov	r4, r0
 8005ed2:	4608      	mov	r0, r1
 8005ed4:	4611      	mov	r1, r2
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	602a      	str	r2, [r5, #0]
 8005eda:	461a      	mov	r2, r3
 8005edc:	f7fa ff0a 	bl	8000cf4 <_read>
 8005ee0:	1c43      	adds	r3, r0, #1
 8005ee2:	d102      	bne.n	8005eea <_read_r+0x1e>
 8005ee4:	682b      	ldr	r3, [r5, #0]
 8005ee6:	b103      	cbz	r3, 8005eea <_read_r+0x1e>
 8005ee8:	6023      	str	r3, [r4, #0]
 8005eea:	bd38      	pop	{r3, r4, r5, pc}
 8005eec:	2000467c 	.word	0x2000467c

08005ef0 <_write_r>:
 8005ef0:	b538      	push	{r3, r4, r5, lr}
 8005ef2:	4d07      	ldr	r5, [pc, #28]	@ (8005f10 <_write_r+0x20>)
 8005ef4:	4604      	mov	r4, r0
 8005ef6:	4608      	mov	r0, r1
 8005ef8:	4611      	mov	r1, r2
 8005efa:	2200      	movs	r2, #0
 8005efc:	602a      	str	r2, [r5, #0]
 8005efe:	461a      	mov	r2, r3
 8005f00:	f7fa ff15 	bl	8000d2e <_write>
 8005f04:	1c43      	adds	r3, r0, #1
 8005f06:	d102      	bne.n	8005f0e <_write_r+0x1e>
 8005f08:	682b      	ldr	r3, [r5, #0]
 8005f0a:	b103      	cbz	r3, 8005f0e <_write_r+0x1e>
 8005f0c:	6023      	str	r3, [r4, #0]
 8005f0e:	bd38      	pop	{r3, r4, r5, pc}
 8005f10:	2000467c 	.word	0x2000467c

08005f14 <__errno>:
 8005f14:	4b01      	ldr	r3, [pc, #4]	@ (8005f1c <__errno+0x8>)
 8005f16:	6818      	ldr	r0, [r3, #0]
 8005f18:	4770      	bx	lr
 8005f1a:	bf00      	nop
 8005f1c:	20000028 	.word	0x20000028

08005f20 <__libc_init_array>:
 8005f20:	b570      	push	{r4, r5, r6, lr}
 8005f22:	4d0d      	ldr	r5, [pc, #52]	@ (8005f58 <__libc_init_array+0x38>)
 8005f24:	4c0d      	ldr	r4, [pc, #52]	@ (8005f5c <__libc_init_array+0x3c>)
 8005f26:	1b64      	subs	r4, r4, r5
 8005f28:	10a4      	asrs	r4, r4, #2
 8005f2a:	2600      	movs	r6, #0
 8005f2c:	42a6      	cmp	r6, r4
 8005f2e:	d109      	bne.n	8005f44 <__libc_init_array+0x24>
 8005f30:	4d0b      	ldr	r5, [pc, #44]	@ (8005f60 <__libc_init_array+0x40>)
 8005f32:	4c0c      	ldr	r4, [pc, #48]	@ (8005f64 <__libc_init_array+0x44>)
 8005f34:	f000 ff6e 	bl	8006e14 <_init>
 8005f38:	1b64      	subs	r4, r4, r5
 8005f3a:	10a4      	asrs	r4, r4, #2
 8005f3c:	2600      	movs	r6, #0
 8005f3e:	42a6      	cmp	r6, r4
 8005f40:	d105      	bne.n	8005f4e <__libc_init_array+0x2e>
 8005f42:	bd70      	pop	{r4, r5, r6, pc}
 8005f44:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f48:	4798      	blx	r3
 8005f4a:	3601      	adds	r6, #1
 8005f4c:	e7ee      	b.n	8005f2c <__libc_init_array+0xc>
 8005f4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f52:	4798      	blx	r3
 8005f54:	3601      	adds	r6, #1
 8005f56:	e7f2      	b.n	8005f3e <__libc_init_array+0x1e>
 8005f58:	08006f6c 	.word	0x08006f6c
 8005f5c:	08006f6c 	.word	0x08006f6c
 8005f60:	08006f6c 	.word	0x08006f6c
 8005f64:	08006f70 	.word	0x08006f70

08005f68 <__retarget_lock_init_recursive>:
 8005f68:	4770      	bx	lr

08005f6a <__retarget_lock_acquire_recursive>:
 8005f6a:	4770      	bx	lr

08005f6c <__retarget_lock_release_recursive>:
 8005f6c:	4770      	bx	lr

08005f6e <memcpy>:
 8005f6e:	440a      	add	r2, r1
 8005f70:	4291      	cmp	r1, r2
 8005f72:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005f76:	d100      	bne.n	8005f7a <memcpy+0xc>
 8005f78:	4770      	bx	lr
 8005f7a:	b510      	push	{r4, lr}
 8005f7c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005f80:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005f84:	4291      	cmp	r1, r2
 8005f86:	d1f9      	bne.n	8005f7c <memcpy+0xe>
 8005f88:	bd10      	pop	{r4, pc}
	...

08005f8c <_free_r>:
 8005f8c:	b538      	push	{r3, r4, r5, lr}
 8005f8e:	4605      	mov	r5, r0
 8005f90:	2900      	cmp	r1, #0
 8005f92:	d041      	beq.n	8006018 <_free_r+0x8c>
 8005f94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f98:	1f0c      	subs	r4, r1, #4
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	bfb8      	it	lt
 8005f9e:	18e4      	addlt	r4, r4, r3
 8005fa0:	f000 f8e0 	bl	8006164 <__malloc_lock>
 8005fa4:	4a1d      	ldr	r2, [pc, #116]	@ (800601c <_free_r+0x90>)
 8005fa6:	6813      	ldr	r3, [r2, #0]
 8005fa8:	b933      	cbnz	r3, 8005fb8 <_free_r+0x2c>
 8005faa:	6063      	str	r3, [r4, #4]
 8005fac:	6014      	str	r4, [r2, #0]
 8005fae:	4628      	mov	r0, r5
 8005fb0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005fb4:	f000 b8dc 	b.w	8006170 <__malloc_unlock>
 8005fb8:	42a3      	cmp	r3, r4
 8005fba:	d908      	bls.n	8005fce <_free_r+0x42>
 8005fbc:	6820      	ldr	r0, [r4, #0]
 8005fbe:	1821      	adds	r1, r4, r0
 8005fc0:	428b      	cmp	r3, r1
 8005fc2:	bf01      	itttt	eq
 8005fc4:	6819      	ldreq	r1, [r3, #0]
 8005fc6:	685b      	ldreq	r3, [r3, #4]
 8005fc8:	1809      	addeq	r1, r1, r0
 8005fca:	6021      	streq	r1, [r4, #0]
 8005fcc:	e7ed      	b.n	8005faa <_free_r+0x1e>
 8005fce:	461a      	mov	r2, r3
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	b10b      	cbz	r3, 8005fd8 <_free_r+0x4c>
 8005fd4:	42a3      	cmp	r3, r4
 8005fd6:	d9fa      	bls.n	8005fce <_free_r+0x42>
 8005fd8:	6811      	ldr	r1, [r2, #0]
 8005fda:	1850      	adds	r0, r2, r1
 8005fdc:	42a0      	cmp	r0, r4
 8005fde:	d10b      	bne.n	8005ff8 <_free_r+0x6c>
 8005fe0:	6820      	ldr	r0, [r4, #0]
 8005fe2:	4401      	add	r1, r0
 8005fe4:	1850      	adds	r0, r2, r1
 8005fe6:	4283      	cmp	r3, r0
 8005fe8:	6011      	str	r1, [r2, #0]
 8005fea:	d1e0      	bne.n	8005fae <_free_r+0x22>
 8005fec:	6818      	ldr	r0, [r3, #0]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	6053      	str	r3, [r2, #4]
 8005ff2:	4408      	add	r0, r1
 8005ff4:	6010      	str	r0, [r2, #0]
 8005ff6:	e7da      	b.n	8005fae <_free_r+0x22>
 8005ff8:	d902      	bls.n	8006000 <_free_r+0x74>
 8005ffa:	230c      	movs	r3, #12
 8005ffc:	602b      	str	r3, [r5, #0]
 8005ffe:	e7d6      	b.n	8005fae <_free_r+0x22>
 8006000:	6820      	ldr	r0, [r4, #0]
 8006002:	1821      	adds	r1, r4, r0
 8006004:	428b      	cmp	r3, r1
 8006006:	bf04      	itt	eq
 8006008:	6819      	ldreq	r1, [r3, #0]
 800600a:	685b      	ldreq	r3, [r3, #4]
 800600c:	6063      	str	r3, [r4, #4]
 800600e:	bf04      	itt	eq
 8006010:	1809      	addeq	r1, r1, r0
 8006012:	6021      	streq	r1, [r4, #0]
 8006014:	6054      	str	r4, [r2, #4]
 8006016:	e7ca      	b.n	8005fae <_free_r+0x22>
 8006018:	bd38      	pop	{r3, r4, r5, pc}
 800601a:	bf00      	nop
 800601c:	20004688 	.word	0x20004688

08006020 <sbrk_aligned>:
 8006020:	b570      	push	{r4, r5, r6, lr}
 8006022:	4e0f      	ldr	r6, [pc, #60]	@ (8006060 <sbrk_aligned+0x40>)
 8006024:	460c      	mov	r4, r1
 8006026:	6831      	ldr	r1, [r6, #0]
 8006028:	4605      	mov	r5, r0
 800602a:	b911      	cbnz	r1, 8006032 <sbrk_aligned+0x12>
 800602c:	f000 fe28 	bl	8006c80 <_sbrk_r>
 8006030:	6030      	str	r0, [r6, #0]
 8006032:	4621      	mov	r1, r4
 8006034:	4628      	mov	r0, r5
 8006036:	f000 fe23 	bl	8006c80 <_sbrk_r>
 800603a:	1c43      	adds	r3, r0, #1
 800603c:	d103      	bne.n	8006046 <sbrk_aligned+0x26>
 800603e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006042:	4620      	mov	r0, r4
 8006044:	bd70      	pop	{r4, r5, r6, pc}
 8006046:	1cc4      	adds	r4, r0, #3
 8006048:	f024 0403 	bic.w	r4, r4, #3
 800604c:	42a0      	cmp	r0, r4
 800604e:	d0f8      	beq.n	8006042 <sbrk_aligned+0x22>
 8006050:	1a21      	subs	r1, r4, r0
 8006052:	4628      	mov	r0, r5
 8006054:	f000 fe14 	bl	8006c80 <_sbrk_r>
 8006058:	3001      	adds	r0, #1
 800605a:	d1f2      	bne.n	8006042 <sbrk_aligned+0x22>
 800605c:	e7ef      	b.n	800603e <sbrk_aligned+0x1e>
 800605e:	bf00      	nop
 8006060:	20004684 	.word	0x20004684

08006064 <_malloc_r>:
 8006064:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006068:	1ccd      	adds	r5, r1, #3
 800606a:	f025 0503 	bic.w	r5, r5, #3
 800606e:	3508      	adds	r5, #8
 8006070:	2d0c      	cmp	r5, #12
 8006072:	bf38      	it	cc
 8006074:	250c      	movcc	r5, #12
 8006076:	2d00      	cmp	r5, #0
 8006078:	4606      	mov	r6, r0
 800607a:	db01      	blt.n	8006080 <_malloc_r+0x1c>
 800607c:	42a9      	cmp	r1, r5
 800607e:	d904      	bls.n	800608a <_malloc_r+0x26>
 8006080:	230c      	movs	r3, #12
 8006082:	6033      	str	r3, [r6, #0]
 8006084:	2000      	movs	r0, #0
 8006086:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800608a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006160 <_malloc_r+0xfc>
 800608e:	f000 f869 	bl	8006164 <__malloc_lock>
 8006092:	f8d8 3000 	ldr.w	r3, [r8]
 8006096:	461c      	mov	r4, r3
 8006098:	bb44      	cbnz	r4, 80060ec <_malloc_r+0x88>
 800609a:	4629      	mov	r1, r5
 800609c:	4630      	mov	r0, r6
 800609e:	f7ff ffbf 	bl	8006020 <sbrk_aligned>
 80060a2:	1c43      	adds	r3, r0, #1
 80060a4:	4604      	mov	r4, r0
 80060a6:	d158      	bne.n	800615a <_malloc_r+0xf6>
 80060a8:	f8d8 4000 	ldr.w	r4, [r8]
 80060ac:	4627      	mov	r7, r4
 80060ae:	2f00      	cmp	r7, #0
 80060b0:	d143      	bne.n	800613a <_malloc_r+0xd6>
 80060b2:	2c00      	cmp	r4, #0
 80060b4:	d04b      	beq.n	800614e <_malloc_r+0xea>
 80060b6:	6823      	ldr	r3, [r4, #0]
 80060b8:	4639      	mov	r1, r7
 80060ba:	4630      	mov	r0, r6
 80060bc:	eb04 0903 	add.w	r9, r4, r3
 80060c0:	f000 fdde 	bl	8006c80 <_sbrk_r>
 80060c4:	4581      	cmp	r9, r0
 80060c6:	d142      	bne.n	800614e <_malloc_r+0xea>
 80060c8:	6821      	ldr	r1, [r4, #0]
 80060ca:	1a6d      	subs	r5, r5, r1
 80060cc:	4629      	mov	r1, r5
 80060ce:	4630      	mov	r0, r6
 80060d0:	f7ff ffa6 	bl	8006020 <sbrk_aligned>
 80060d4:	3001      	adds	r0, #1
 80060d6:	d03a      	beq.n	800614e <_malloc_r+0xea>
 80060d8:	6823      	ldr	r3, [r4, #0]
 80060da:	442b      	add	r3, r5
 80060dc:	6023      	str	r3, [r4, #0]
 80060de:	f8d8 3000 	ldr.w	r3, [r8]
 80060e2:	685a      	ldr	r2, [r3, #4]
 80060e4:	bb62      	cbnz	r2, 8006140 <_malloc_r+0xdc>
 80060e6:	f8c8 7000 	str.w	r7, [r8]
 80060ea:	e00f      	b.n	800610c <_malloc_r+0xa8>
 80060ec:	6822      	ldr	r2, [r4, #0]
 80060ee:	1b52      	subs	r2, r2, r5
 80060f0:	d420      	bmi.n	8006134 <_malloc_r+0xd0>
 80060f2:	2a0b      	cmp	r2, #11
 80060f4:	d917      	bls.n	8006126 <_malloc_r+0xc2>
 80060f6:	1961      	adds	r1, r4, r5
 80060f8:	42a3      	cmp	r3, r4
 80060fa:	6025      	str	r5, [r4, #0]
 80060fc:	bf18      	it	ne
 80060fe:	6059      	strne	r1, [r3, #4]
 8006100:	6863      	ldr	r3, [r4, #4]
 8006102:	bf08      	it	eq
 8006104:	f8c8 1000 	streq.w	r1, [r8]
 8006108:	5162      	str	r2, [r4, r5]
 800610a:	604b      	str	r3, [r1, #4]
 800610c:	4630      	mov	r0, r6
 800610e:	f000 f82f 	bl	8006170 <__malloc_unlock>
 8006112:	f104 000b 	add.w	r0, r4, #11
 8006116:	1d23      	adds	r3, r4, #4
 8006118:	f020 0007 	bic.w	r0, r0, #7
 800611c:	1ac2      	subs	r2, r0, r3
 800611e:	bf1c      	itt	ne
 8006120:	1a1b      	subne	r3, r3, r0
 8006122:	50a3      	strne	r3, [r4, r2]
 8006124:	e7af      	b.n	8006086 <_malloc_r+0x22>
 8006126:	6862      	ldr	r2, [r4, #4]
 8006128:	42a3      	cmp	r3, r4
 800612a:	bf0c      	ite	eq
 800612c:	f8c8 2000 	streq.w	r2, [r8]
 8006130:	605a      	strne	r2, [r3, #4]
 8006132:	e7eb      	b.n	800610c <_malloc_r+0xa8>
 8006134:	4623      	mov	r3, r4
 8006136:	6864      	ldr	r4, [r4, #4]
 8006138:	e7ae      	b.n	8006098 <_malloc_r+0x34>
 800613a:	463c      	mov	r4, r7
 800613c:	687f      	ldr	r7, [r7, #4]
 800613e:	e7b6      	b.n	80060ae <_malloc_r+0x4a>
 8006140:	461a      	mov	r2, r3
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	42a3      	cmp	r3, r4
 8006146:	d1fb      	bne.n	8006140 <_malloc_r+0xdc>
 8006148:	2300      	movs	r3, #0
 800614a:	6053      	str	r3, [r2, #4]
 800614c:	e7de      	b.n	800610c <_malloc_r+0xa8>
 800614e:	230c      	movs	r3, #12
 8006150:	6033      	str	r3, [r6, #0]
 8006152:	4630      	mov	r0, r6
 8006154:	f000 f80c 	bl	8006170 <__malloc_unlock>
 8006158:	e794      	b.n	8006084 <_malloc_r+0x20>
 800615a:	6005      	str	r5, [r0, #0]
 800615c:	e7d6      	b.n	800610c <_malloc_r+0xa8>
 800615e:	bf00      	nop
 8006160:	20004688 	.word	0x20004688

08006164 <__malloc_lock>:
 8006164:	4801      	ldr	r0, [pc, #4]	@ (800616c <__malloc_lock+0x8>)
 8006166:	f7ff bf00 	b.w	8005f6a <__retarget_lock_acquire_recursive>
 800616a:	bf00      	nop
 800616c:	20004680 	.word	0x20004680

08006170 <__malloc_unlock>:
 8006170:	4801      	ldr	r0, [pc, #4]	@ (8006178 <__malloc_unlock+0x8>)
 8006172:	f7ff befb 	b.w	8005f6c <__retarget_lock_release_recursive>
 8006176:	bf00      	nop
 8006178:	20004680 	.word	0x20004680

0800617c <__ssputs_r>:
 800617c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006180:	688e      	ldr	r6, [r1, #8]
 8006182:	461f      	mov	r7, r3
 8006184:	42be      	cmp	r6, r7
 8006186:	680b      	ldr	r3, [r1, #0]
 8006188:	4682      	mov	sl, r0
 800618a:	460c      	mov	r4, r1
 800618c:	4690      	mov	r8, r2
 800618e:	d82d      	bhi.n	80061ec <__ssputs_r+0x70>
 8006190:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006194:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006198:	d026      	beq.n	80061e8 <__ssputs_r+0x6c>
 800619a:	6965      	ldr	r5, [r4, #20]
 800619c:	6909      	ldr	r1, [r1, #16]
 800619e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80061a2:	eba3 0901 	sub.w	r9, r3, r1
 80061a6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80061aa:	1c7b      	adds	r3, r7, #1
 80061ac:	444b      	add	r3, r9
 80061ae:	106d      	asrs	r5, r5, #1
 80061b0:	429d      	cmp	r5, r3
 80061b2:	bf38      	it	cc
 80061b4:	461d      	movcc	r5, r3
 80061b6:	0553      	lsls	r3, r2, #21
 80061b8:	d527      	bpl.n	800620a <__ssputs_r+0x8e>
 80061ba:	4629      	mov	r1, r5
 80061bc:	f7ff ff52 	bl	8006064 <_malloc_r>
 80061c0:	4606      	mov	r6, r0
 80061c2:	b360      	cbz	r0, 800621e <__ssputs_r+0xa2>
 80061c4:	6921      	ldr	r1, [r4, #16]
 80061c6:	464a      	mov	r2, r9
 80061c8:	f7ff fed1 	bl	8005f6e <memcpy>
 80061cc:	89a3      	ldrh	r3, [r4, #12]
 80061ce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80061d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061d6:	81a3      	strh	r3, [r4, #12]
 80061d8:	6126      	str	r6, [r4, #16]
 80061da:	6165      	str	r5, [r4, #20]
 80061dc:	444e      	add	r6, r9
 80061de:	eba5 0509 	sub.w	r5, r5, r9
 80061e2:	6026      	str	r6, [r4, #0]
 80061e4:	60a5      	str	r5, [r4, #8]
 80061e6:	463e      	mov	r6, r7
 80061e8:	42be      	cmp	r6, r7
 80061ea:	d900      	bls.n	80061ee <__ssputs_r+0x72>
 80061ec:	463e      	mov	r6, r7
 80061ee:	6820      	ldr	r0, [r4, #0]
 80061f0:	4632      	mov	r2, r6
 80061f2:	4641      	mov	r1, r8
 80061f4:	f000 fd2a 	bl	8006c4c <memmove>
 80061f8:	68a3      	ldr	r3, [r4, #8]
 80061fa:	1b9b      	subs	r3, r3, r6
 80061fc:	60a3      	str	r3, [r4, #8]
 80061fe:	6823      	ldr	r3, [r4, #0]
 8006200:	4433      	add	r3, r6
 8006202:	6023      	str	r3, [r4, #0]
 8006204:	2000      	movs	r0, #0
 8006206:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800620a:	462a      	mov	r2, r5
 800620c:	f000 fd48 	bl	8006ca0 <_realloc_r>
 8006210:	4606      	mov	r6, r0
 8006212:	2800      	cmp	r0, #0
 8006214:	d1e0      	bne.n	80061d8 <__ssputs_r+0x5c>
 8006216:	6921      	ldr	r1, [r4, #16]
 8006218:	4650      	mov	r0, sl
 800621a:	f7ff feb7 	bl	8005f8c <_free_r>
 800621e:	230c      	movs	r3, #12
 8006220:	f8ca 3000 	str.w	r3, [sl]
 8006224:	89a3      	ldrh	r3, [r4, #12]
 8006226:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800622a:	81a3      	strh	r3, [r4, #12]
 800622c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006230:	e7e9      	b.n	8006206 <__ssputs_r+0x8a>
	...

08006234 <_svfiprintf_r>:
 8006234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006238:	4698      	mov	r8, r3
 800623a:	898b      	ldrh	r3, [r1, #12]
 800623c:	061b      	lsls	r3, r3, #24
 800623e:	b09d      	sub	sp, #116	@ 0x74
 8006240:	4607      	mov	r7, r0
 8006242:	460d      	mov	r5, r1
 8006244:	4614      	mov	r4, r2
 8006246:	d510      	bpl.n	800626a <_svfiprintf_r+0x36>
 8006248:	690b      	ldr	r3, [r1, #16]
 800624a:	b973      	cbnz	r3, 800626a <_svfiprintf_r+0x36>
 800624c:	2140      	movs	r1, #64	@ 0x40
 800624e:	f7ff ff09 	bl	8006064 <_malloc_r>
 8006252:	6028      	str	r0, [r5, #0]
 8006254:	6128      	str	r0, [r5, #16]
 8006256:	b930      	cbnz	r0, 8006266 <_svfiprintf_r+0x32>
 8006258:	230c      	movs	r3, #12
 800625a:	603b      	str	r3, [r7, #0]
 800625c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006260:	b01d      	add	sp, #116	@ 0x74
 8006262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006266:	2340      	movs	r3, #64	@ 0x40
 8006268:	616b      	str	r3, [r5, #20]
 800626a:	2300      	movs	r3, #0
 800626c:	9309      	str	r3, [sp, #36]	@ 0x24
 800626e:	2320      	movs	r3, #32
 8006270:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006274:	f8cd 800c 	str.w	r8, [sp, #12]
 8006278:	2330      	movs	r3, #48	@ 0x30
 800627a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006418 <_svfiprintf_r+0x1e4>
 800627e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006282:	f04f 0901 	mov.w	r9, #1
 8006286:	4623      	mov	r3, r4
 8006288:	469a      	mov	sl, r3
 800628a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800628e:	b10a      	cbz	r2, 8006294 <_svfiprintf_r+0x60>
 8006290:	2a25      	cmp	r2, #37	@ 0x25
 8006292:	d1f9      	bne.n	8006288 <_svfiprintf_r+0x54>
 8006294:	ebba 0b04 	subs.w	fp, sl, r4
 8006298:	d00b      	beq.n	80062b2 <_svfiprintf_r+0x7e>
 800629a:	465b      	mov	r3, fp
 800629c:	4622      	mov	r2, r4
 800629e:	4629      	mov	r1, r5
 80062a0:	4638      	mov	r0, r7
 80062a2:	f7ff ff6b 	bl	800617c <__ssputs_r>
 80062a6:	3001      	adds	r0, #1
 80062a8:	f000 80a7 	beq.w	80063fa <_svfiprintf_r+0x1c6>
 80062ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80062ae:	445a      	add	r2, fp
 80062b0:	9209      	str	r2, [sp, #36]	@ 0x24
 80062b2:	f89a 3000 	ldrb.w	r3, [sl]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	f000 809f 	beq.w	80063fa <_svfiprintf_r+0x1c6>
 80062bc:	2300      	movs	r3, #0
 80062be:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80062c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80062c6:	f10a 0a01 	add.w	sl, sl, #1
 80062ca:	9304      	str	r3, [sp, #16]
 80062cc:	9307      	str	r3, [sp, #28]
 80062ce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80062d2:	931a      	str	r3, [sp, #104]	@ 0x68
 80062d4:	4654      	mov	r4, sl
 80062d6:	2205      	movs	r2, #5
 80062d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062dc:	484e      	ldr	r0, [pc, #312]	@ (8006418 <_svfiprintf_r+0x1e4>)
 80062de:	f7f9 ff97 	bl	8000210 <memchr>
 80062e2:	9a04      	ldr	r2, [sp, #16]
 80062e4:	b9d8      	cbnz	r0, 800631e <_svfiprintf_r+0xea>
 80062e6:	06d0      	lsls	r0, r2, #27
 80062e8:	bf44      	itt	mi
 80062ea:	2320      	movmi	r3, #32
 80062ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80062f0:	0711      	lsls	r1, r2, #28
 80062f2:	bf44      	itt	mi
 80062f4:	232b      	movmi	r3, #43	@ 0x2b
 80062f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80062fa:	f89a 3000 	ldrb.w	r3, [sl]
 80062fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8006300:	d015      	beq.n	800632e <_svfiprintf_r+0xfa>
 8006302:	9a07      	ldr	r2, [sp, #28]
 8006304:	4654      	mov	r4, sl
 8006306:	2000      	movs	r0, #0
 8006308:	f04f 0c0a 	mov.w	ip, #10
 800630c:	4621      	mov	r1, r4
 800630e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006312:	3b30      	subs	r3, #48	@ 0x30
 8006314:	2b09      	cmp	r3, #9
 8006316:	d94b      	bls.n	80063b0 <_svfiprintf_r+0x17c>
 8006318:	b1b0      	cbz	r0, 8006348 <_svfiprintf_r+0x114>
 800631a:	9207      	str	r2, [sp, #28]
 800631c:	e014      	b.n	8006348 <_svfiprintf_r+0x114>
 800631e:	eba0 0308 	sub.w	r3, r0, r8
 8006322:	fa09 f303 	lsl.w	r3, r9, r3
 8006326:	4313      	orrs	r3, r2
 8006328:	9304      	str	r3, [sp, #16]
 800632a:	46a2      	mov	sl, r4
 800632c:	e7d2      	b.n	80062d4 <_svfiprintf_r+0xa0>
 800632e:	9b03      	ldr	r3, [sp, #12]
 8006330:	1d19      	adds	r1, r3, #4
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	9103      	str	r1, [sp, #12]
 8006336:	2b00      	cmp	r3, #0
 8006338:	bfbb      	ittet	lt
 800633a:	425b      	neglt	r3, r3
 800633c:	f042 0202 	orrlt.w	r2, r2, #2
 8006340:	9307      	strge	r3, [sp, #28]
 8006342:	9307      	strlt	r3, [sp, #28]
 8006344:	bfb8      	it	lt
 8006346:	9204      	strlt	r2, [sp, #16]
 8006348:	7823      	ldrb	r3, [r4, #0]
 800634a:	2b2e      	cmp	r3, #46	@ 0x2e
 800634c:	d10a      	bne.n	8006364 <_svfiprintf_r+0x130>
 800634e:	7863      	ldrb	r3, [r4, #1]
 8006350:	2b2a      	cmp	r3, #42	@ 0x2a
 8006352:	d132      	bne.n	80063ba <_svfiprintf_r+0x186>
 8006354:	9b03      	ldr	r3, [sp, #12]
 8006356:	1d1a      	adds	r2, r3, #4
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	9203      	str	r2, [sp, #12]
 800635c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006360:	3402      	adds	r4, #2
 8006362:	9305      	str	r3, [sp, #20]
 8006364:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006428 <_svfiprintf_r+0x1f4>
 8006368:	7821      	ldrb	r1, [r4, #0]
 800636a:	2203      	movs	r2, #3
 800636c:	4650      	mov	r0, sl
 800636e:	f7f9 ff4f 	bl	8000210 <memchr>
 8006372:	b138      	cbz	r0, 8006384 <_svfiprintf_r+0x150>
 8006374:	9b04      	ldr	r3, [sp, #16]
 8006376:	eba0 000a 	sub.w	r0, r0, sl
 800637a:	2240      	movs	r2, #64	@ 0x40
 800637c:	4082      	lsls	r2, r0
 800637e:	4313      	orrs	r3, r2
 8006380:	3401      	adds	r4, #1
 8006382:	9304      	str	r3, [sp, #16]
 8006384:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006388:	4824      	ldr	r0, [pc, #144]	@ (800641c <_svfiprintf_r+0x1e8>)
 800638a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800638e:	2206      	movs	r2, #6
 8006390:	f7f9 ff3e 	bl	8000210 <memchr>
 8006394:	2800      	cmp	r0, #0
 8006396:	d036      	beq.n	8006406 <_svfiprintf_r+0x1d2>
 8006398:	4b21      	ldr	r3, [pc, #132]	@ (8006420 <_svfiprintf_r+0x1ec>)
 800639a:	bb1b      	cbnz	r3, 80063e4 <_svfiprintf_r+0x1b0>
 800639c:	9b03      	ldr	r3, [sp, #12]
 800639e:	3307      	adds	r3, #7
 80063a0:	f023 0307 	bic.w	r3, r3, #7
 80063a4:	3308      	adds	r3, #8
 80063a6:	9303      	str	r3, [sp, #12]
 80063a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063aa:	4433      	add	r3, r6
 80063ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80063ae:	e76a      	b.n	8006286 <_svfiprintf_r+0x52>
 80063b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80063b4:	460c      	mov	r4, r1
 80063b6:	2001      	movs	r0, #1
 80063b8:	e7a8      	b.n	800630c <_svfiprintf_r+0xd8>
 80063ba:	2300      	movs	r3, #0
 80063bc:	3401      	adds	r4, #1
 80063be:	9305      	str	r3, [sp, #20]
 80063c0:	4619      	mov	r1, r3
 80063c2:	f04f 0c0a 	mov.w	ip, #10
 80063c6:	4620      	mov	r0, r4
 80063c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80063cc:	3a30      	subs	r2, #48	@ 0x30
 80063ce:	2a09      	cmp	r2, #9
 80063d0:	d903      	bls.n	80063da <_svfiprintf_r+0x1a6>
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d0c6      	beq.n	8006364 <_svfiprintf_r+0x130>
 80063d6:	9105      	str	r1, [sp, #20]
 80063d8:	e7c4      	b.n	8006364 <_svfiprintf_r+0x130>
 80063da:	fb0c 2101 	mla	r1, ip, r1, r2
 80063de:	4604      	mov	r4, r0
 80063e0:	2301      	movs	r3, #1
 80063e2:	e7f0      	b.n	80063c6 <_svfiprintf_r+0x192>
 80063e4:	ab03      	add	r3, sp, #12
 80063e6:	9300      	str	r3, [sp, #0]
 80063e8:	462a      	mov	r2, r5
 80063ea:	4b0e      	ldr	r3, [pc, #56]	@ (8006424 <_svfiprintf_r+0x1f0>)
 80063ec:	a904      	add	r1, sp, #16
 80063ee:	4638      	mov	r0, r7
 80063f0:	f3af 8000 	nop.w
 80063f4:	1c42      	adds	r2, r0, #1
 80063f6:	4606      	mov	r6, r0
 80063f8:	d1d6      	bne.n	80063a8 <_svfiprintf_r+0x174>
 80063fa:	89ab      	ldrh	r3, [r5, #12]
 80063fc:	065b      	lsls	r3, r3, #25
 80063fe:	f53f af2d 	bmi.w	800625c <_svfiprintf_r+0x28>
 8006402:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006404:	e72c      	b.n	8006260 <_svfiprintf_r+0x2c>
 8006406:	ab03      	add	r3, sp, #12
 8006408:	9300      	str	r3, [sp, #0]
 800640a:	462a      	mov	r2, r5
 800640c:	4b05      	ldr	r3, [pc, #20]	@ (8006424 <_svfiprintf_r+0x1f0>)
 800640e:	a904      	add	r1, sp, #16
 8006410:	4638      	mov	r0, r7
 8006412:	f000 f9bb 	bl	800678c <_printf_i>
 8006416:	e7ed      	b.n	80063f4 <_svfiprintf_r+0x1c0>
 8006418:	08006f30 	.word	0x08006f30
 800641c:	08006f3a 	.word	0x08006f3a
 8006420:	00000000 	.word	0x00000000
 8006424:	0800617d 	.word	0x0800617d
 8006428:	08006f36 	.word	0x08006f36

0800642c <__sfputc_r>:
 800642c:	6893      	ldr	r3, [r2, #8]
 800642e:	3b01      	subs	r3, #1
 8006430:	2b00      	cmp	r3, #0
 8006432:	b410      	push	{r4}
 8006434:	6093      	str	r3, [r2, #8]
 8006436:	da08      	bge.n	800644a <__sfputc_r+0x1e>
 8006438:	6994      	ldr	r4, [r2, #24]
 800643a:	42a3      	cmp	r3, r4
 800643c:	db01      	blt.n	8006442 <__sfputc_r+0x16>
 800643e:	290a      	cmp	r1, #10
 8006440:	d103      	bne.n	800644a <__sfputc_r+0x1e>
 8006442:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006446:	f000 bb6d 	b.w	8006b24 <__swbuf_r>
 800644a:	6813      	ldr	r3, [r2, #0]
 800644c:	1c58      	adds	r0, r3, #1
 800644e:	6010      	str	r0, [r2, #0]
 8006450:	7019      	strb	r1, [r3, #0]
 8006452:	4608      	mov	r0, r1
 8006454:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006458:	4770      	bx	lr

0800645a <__sfputs_r>:
 800645a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800645c:	4606      	mov	r6, r0
 800645e:	460f      	mov	r7, r1
 8006460:	4614      	mov	r4, r2
 8006462:	18d5      	adds	r5, r2, r3
 8006464:	42ac      	cmp	r4, r5
 8006466:	d101      	bne.n	800646c <__sfputs_r+0x12>
 8006468:	2000      	movs	r0, #0
 800646a:	e007      	b.n	800647c <__sfputs_r+0x22>
 800646c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006470:	463a      	mov	r2, r7
 8006472:	4630      	mov	r0, r6
 8006474:	f7ff ffda 	bl	800642c <__sfputc_r>
 8006478:	1c43      	adds	r3, r0, #1
 800647a:	d1f3      	bne.n	8006464 <__sfputs_r+0xa>
 800647c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006480 <_vfiprintf_r>:
 8006480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006484:	460d      	mov	r5, r1
 8006486:	b09d      	sub	sp, #116	@ 0x74
 8006488:	4614      	mov	r4, r2
 800648a:	4698      	mov	r8, r3
 800648c:	4606      	mov	r6, r0
 800648e:	b118      	cbz	r0, 8006498 <_vfiprintf_r+0x18>
 8006490:	6a03      	ldr	r3, [r0, #32]
 8006492:	b90b      	cbnz	r3, 8006498 <_vfiprintf_r+0x18>
 8006494:	f7ff fbda 	bl	8005c4c <__sinit>
 8006498:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800649a:	07d9      	lsls	r1, r3, #31
 800649c:	d405      	bmi.n	80064aa <_vfiprintf_r+0x2a>
 800649e:	89ab      	ldrh	r3, [r5, #12]
 80064a0:	059a      	lsls	r2, r3, #22
 80064a2:	d402      	bmi.n	80064aa <_vfiprintf_r+0x2a>
 80064a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80064a6:	f7ff fd60 	bl	8005f6a <__retarget_lock_acquire_recursive>
 80064aa:	89ab      	ldrh	r3, [r5, #12]
 80064ac:	071b      	lsls	r3, r3, #28
 80064ae:	d501      	bpl.n	80064b4 <_vfiprintf_r+0x34>
 80064b0:	692b      	ldr	r3, [r5, #16]
 80064b2:	b99b      	cbnz	r3, 80064dc <_vfiprintf_r+0x5c>
 80064b4:	4629      	mov	r1, r5
 80064b6:	4630      	mov	r0, r6
 80064b8:	f000 fb72 	bl	8006ba0 <__swsetup_r>
 80064bc:	b170      	cbz	r0, 80064dc <_vfiprintf_r+0x5c>
 80064be:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80064c0:	07dc      	lsls	r4, r3, #31
 80064c2:	d504      	bpl.n	80064ce <_vfiprintf_r+0x4e>
 80064c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80064c8:	b01d      	add	sp, #116	@ 0x74
 80064ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064ce:	89ab      	ldrh	r3, [r5, #12]
 80064d0:	0598      	lsls	r0, r3, #22
 80064d2:	d4f7      	bmi.n	80064c4 <_vfiprintf_r+0x44>
 80064d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80064d6:	f7ff fd49 	bl	8005f6c <__retarget_lock_release_recursive>
 80064da:	e7f3      	b.n	80064c4 <_vfiprintf_r+0x44>
 80064dc:	2300      	movs	r3, #0
 80064de:	9309      	str	r3, [sp, #36]	@ 0x24
 80064e0:	2320      	movs	r3, #32
 80064e2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80064e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80064ea:	2330      	movs	r3, #48	@ 0x30
 80064ec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800669c <_vfiprintf_r+0x21c>
 80064f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80064f4:	f04f 0901 	mov.w	r9, #1
 80064f8:	4623      	mov	r3, r4
 80064fa:	469a      	mov	sl, r3
 80064fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006500:	b10a      	cbz	r2, 8006506 <_vfiprintf_r+0x86>
 8006502:	2a25      	cmp	r2, #37	@ 0x25
 8006504:	d1f9      	bne.n	80064fa <_vfiprintf_r+0x7a>
 8006506:	ebba 0b04 	subs.w	fp, sl, r4
 800650a:	d00b      	beq.n	8006524 <_vfiprintf_r+0xa4>
 800650c:	465b      	mov	r3, fp
 800650e:	4622      	mov	r2, r4
 8006510:	4629      	mov	r1, r5
 8006512:	4630      	mov	r0, r6
 8006514:	f7ff ffa1 	bl	800645a <__sfputs_r>
 8006518:	3001      	adds	r0, #1
 800651a:	f000 80a7 	beq.w	800666c <_vfiprintf_r+0x1ec>
 800651e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006520:	445a      	add	r2, fp
 8006522:	9209      	str	r2, [sp, #36]	@ 0x24
 8006524:	f89a 3000 	ldrb.w	r3, [sl]
 8006528:	2b00      	cmp	r3, #0
 800652a:	f000 809f 	beq.w	800666c <_vfiprintf_r+0x1ec>
 800652e:	2300      	movs	r3, #0
 8006530:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006534:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006538:	f10a 0a01 	add.w	sl, sl, #1
 800653c:	9304      	str	r3, [sp, #16]
 800653e:	9307      	str	r3, [sp, #28]
 8006540:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006544:	931a      	str	r3, [sp, #104]	@ 0x68
 8006546:	4654      	mov	r4, sl
 8006548:	2205      	movs	r2, #5
 800654a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800654e:	4853      	ldr	r0, [pc, #332]	@ (800669c <_vfiprintf_r+0x21c>)
 8006550:	f7f9 fe5e 	bl	8000210 <memchr>
 8006554:	9a04      	ldr	r2, [sp, #16]
 8006556:	b9d8      	cbnz	r0, 8006590 <_vfiprintf_r+0x110>
 8006558:	06d1      	lsls	r1, r2, #27
 800655a:	bf44      	itt	mi
 800655c:	2320      	movmi	r3, #32
 800655e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006562:	0713      	lsls	r3, r2, #28
 8006564:	bf44      	itt	mi
 8006566:	232b      	movmi	r3, #43	@ 0x2b
 8006568:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800656c:	f89a 3000 	ldrb.w	r3, [sl]
 8006570:	2b2a      	cmp	r3, #42	@ 0x2a
 8006572:	d015      	beq.n	80065a0 <_vfiprintf_r+0x120>
 8006574:	9a07      	ldr	r2, [sp, #28]
 8006576:	4654      	mov	r4, sl
 8006578:	2000      	movs	r0, #0
 800657a:	f04f 0c0a 	mov.w	ip, #10
 800657e:	4621      	mov	r1, r4
 8006580:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006584:	3b30      	subs	r3, #48	@ 0x30
 8006586:	2b09      	cmp	r3, #9
 8006588:	d94b      	bls.n	8006622 <_vfiprintf_r+0x1a2>
 800658a:	b1b0      	cbz	r0, 80065ba <_vfiprintf_r+0x13a>
 800658c:	9207      	str	r2, [sp, #28]
 800658e:	e014      	b.n	80065ba <_vfiprintf_r+0x13a>
 8006590:	eba0 0308 	sub.w	r3, r0, r8
 8006594:	fa09 f303 	lsl.w	r3, r9, r3
 8006598:	4313      	orrs	r3, r2
 800659a:	9304      	str	r3, [sp, #16]
 800659c:	46a2      	mov	sl, r4
 800659e:	e7d2      	b.n	8006546 <_vfiprintf_r+0xc6>
 80065a0:	9b03      	ldr	r3, [sp, #12]
 80065a2:	1d19      	adds	r1, r3, #4
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	9103      	str	r1, [sp, #12]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	bfbb      	ittet	lt
 80065ac:	425b      	neglt	r3, r3
 80065ae:	f042 0202 	orrlt.w	r2, r2, #2
 80065b2:	9307      	strge	r3, [sp, #28]
 80065b4:	9307      	strlt	r3, [sp, #28]
 80065b6:	bfb8      	it	lt
 80065b8:	9204      	strlt	r2, [sp, #16]
 80065ba:	7823      	ldrb	r3, [r4, #0]
 80065bc:	2b2e      	cmp	r3, #46	@ 0x2e
 80065be:	d10a      	bne.n	80065d6 <_vfiprintf_r+0x156>
 80065c0:	7863      	ldrb	r3, [r4, #1]
 80065c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80065c4:	d132      	bne.n	800662c <_vfiprintf_r+0x1ac>
 80065c6:	9b03      	ldr	r3, [sp, #12]
 80065c8:	1d1a      	adds	r2, r3, #4
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	9203      	str	r2, [sp, #12]
 80065ce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80065d2:	3402      	adds	r4, #2
 80065d4:	9305      	str	r3, [sp, #20]
 80065d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80066ac <_vfiprintf_r+0x22c>
 80065da:	7821      	ldrb	r1, [r4, #0]
 80065dc:	2203      	movs	r2, #3
 80065de:	4650      	mov	r0, sl
 80065e0:	f7f9 fe16 	bl	8000210 <memchr>
 80065e4:	b138      	cbz	r0, 80065f6 <_vfiprintf_r+0x176>
 80065e6:	9b04      	ldr	r3, [sp, #16]
 80065e8:	eba0 000a 	sub.w	r0, r0, sl
 80065ec:	2240      	movs	r2, #64	@ 0x40
 80065ee:	4082      	lsls	r2, r0
 80065f0:	4313      	orrs	r3, r2
 80065f2:	3401      	adds	r4, #1
 80065f4:	9304      	str	r3, [sp, #16]
 80065f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065fa:	4829      	ldr	r0, [pc, #164]	@ (80066a0 <_vfiprintf_r+0x220>)
 80065fc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006600:	2206      	movs	r2, #6
 8006602:	f7f9 fe05 	bl	8000210 <memchr>
 8006606:	2800      	cmp	r0, #0
 8006608:	d03f      	beq.n	800668a <_vfiprintf_r+0x20a>
 800660a:	4b26      	ldr	r3, [pc, #152]	@ (80066a4 <_vfiprintf_r+0x224>)
 800660c:	bb1b      	cbnz	r3, 8006656 <_vfiprintf_r+0x1d6>
 800660e:	9b03      	ldr	r3, [sp, #12]
 8006610:	3307      	adds	r3, #7
 8006612:	f023 0307 	bic.w	r3, r3, #7
 8006616:	3308      	adds	r3, #8
 8006618:	9303      	str	r3, [sp, #12]
 800661a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800661c:	443b      	add	r3, r7
 800661e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006620:	e76a      	b.n	80064f8 <_vfiprintf_r+0x78>
 8006622:	fb0c 3202 	mla	r2, ip, r2, r3
 8006626:	460c      	mov	r4, r1
 8006628:	2001      	movs	r0, #1
 800662a:	e7a8      	b.n	800657e <_vfiprintf_r+0xfe>
 800662c:	2300      	movs	r3, #0
 800662e:	3401      	adds	r4, #1
 8006630:	9305      	str	r3, [sp, #20]
 8006632:	4619      	mov	r1, r3
 8006634:	f04f 0c0a 	mov.w	ip, #10
 8006638:	4620      	mov	r0, r4
 800663a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800663e:	3a30      	subs	r2, #48	@ 0x30
 8006640:	2a09      	cmp	r2, #9
 8006642:	d903      	bls.n	800664c <_vfiprintf_r+0x1cc>
 8006644:	2b00      	cmp	r3, #0
 8006646:	d0c6      	beq.n	80065d6 <_vfiprintf_r+0x156>
 8006648:	9105      	str	r1, [sp, #20]
 800664a:	e7c4      	b.n	80065d6 <_vfiprintf_r+0x156>
 800664c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006650:	4604      	mov	r4, r0
 8006652:	2301      	movs	r3, #1
 8006654:	e7f0      	b.n	8006638 <_vfiprintf_r+0x1b8>
 8006656:	ab03      	add	r3, sp, #12
 8006658:	9300      	str	r3, [sp, #0]
 800665a:	462a      	mov	r2, r5
 800665c:	4b12      	ldr	r3, [pc, #72]	@ (80066a8 <_vfiprintf_r+0x228>)
 800665e:	a904      	add	r1, sp, #16
 8006660:	4630      	mov	r0, r6
 8006662:	f3af 8000 	nop.w
 8006666:	4607      	mov	r7, r0
 8006668:	1c78      	adds	r0, r7, #1
 800666a:	d1d6      	bne.n	800661a <_vfiprintf_r+0x19a>
 800666c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800666e:	07d9      	lsls	r1, r3, #31
 8006670:	d405      	bmi.n	800667e <_vfiprintf_r+0x1fe>
 8006672:	89ab      	ldrh	r3, [r5, #12]
 8006674:	059a      	lsls	r2, r3, #22
 8006676:	d402      	bmi.n	800667e <_vfiprintf_r+0x1fe>
 8006678:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800667a:	f7ff fc77 	bl	8005f6c <__retarget_lock_release_recursive>
 800667e:	89ab      	ldrh	r3, [r5, #12]
 8006680:	065b      	lsls	r3, r3, #25
 8006682:	f53f af1f 	bmi.w	80064c4 <_vfiprintf_r+0x44>
 8006686:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006688:	e71e      	b.n	80064c8 <_vfiprintf_r+0x48>
 800668a:	ab03      	add	r3, sp, #12
 800668c:	9300      	str	r3, [sp, #0]
 800668e:	462a      	mov	r2, r5
 8006690:	4b05      	ldr	r3, [pc, #20]	@ (80066a8 <_vfiprintf_r+0x228>)
 8006692:	a904      	add	r1, sp, #16
 8006694:	4630      	mov	r0, r6
 8006696:	f000 f879 	bl	800678c <_printf_i>
 800669a:	e7e4      	b.n	8006666 <_vfiprintf_r+0x1e6>
 800669c:	08006f30 	.word	0x08006f30
 80066a0:	08006f3a 	.word	0x08006f3a
 80066a4:	00000000 	.word	0x00000000
 80066a8:	0800645b 	.word	0x0800645b
 80066ac:	08006f36 	.word	0x08006f36

080066b0 <_printf_common>:
 80066b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066b4:	4616      	mov	r6, r2
 80066b6:	4698      	mov	r8, r3
 80066b8:	688a      	ldr	r2, [r1, #8]
 80066ba:	690b      	ldr	r3, [r1, #16]
 80066bc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80066c0:	4293      	cmp	r3, r2
 80066c2:	bfb8      	it	lt
 80066c4:	4613      	movlt	r3, r2
 80066c6:	6033      	str	r3, [r6, #0]
 80066c8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80066cc:	4607      	mov	r7, r0
 80066ce:	460c      	mov	r4, r1
 80066d0:	b10a      	cbz	r2, 80066d6 <_printf_common+0x26>
 80066d2:	3301      	adds	r3, #1
 80066d4:	6033      	str	r3, [r6, #0]
 80066d6:	6823      	ldr	r3, [r4, #0]
 80066d8:	0699      	lsls	r1, r3, #26
 80066da:	bf42      	ittt	mi
 80066dc:	6833      	ldrmi	r3, [r6, #0]
 80066de:	3302      	addmi	r3, #2
 80066e0:	6033      	strmi	r3, [r6, #0]
 80066e2:	6825      	ldr	r5, [r4, #0]
 80066e4:	f015 0506 	ands.w	r5, r5, #6
 80066e8:	d106      	bne.n	80066f8 <_printf_common+0x48>
 80066ea:	f104 0a19 	add.w	sl, r4, #25
 80066ee:	68e3      	ldr	r3, [r4, #12]
 80066f0:	6832      	ldr	r2, [r6, #0]
 80066f2:	1a9b      	subs	r3, r3, r2
 80066f4:	42ab      	cmp	r3, r5
 80066f6:	dc26      	bgt.n	8006746 <_printf_common+0x96>
 80066f8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80066fc:	6822      	ldr	r2, [r4, #0]
 80066fe:	3b00      	subs	r3, #0
 8006700:	bf18      	it	ne
 8006702:	2301      	movne	r3, #1
 8006704:	0692      	lsls	r2, r2, #26
 8006706:	d42b      	bmi.n	8006760 <_printf_common+0xb0>
 8006708:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800670c:	4641      	mov	r1, r8
 800670e:	4638      	mov	r0, r7
 8006710:	47c8      	blx	r9
 8006712:	3001      	adds	r0, #1
 8006714:	d01e      	beq.n	8006754 <_printf_common+0xa4>
 8006716:	6823      	ldr	r3, [r4, #0]
 8006718:	6922      	ldr	r2, [r4, #16]
 800671a:	f003 0306 	and.w	r3, r3, #6
 800671e:	2b04      	cmp	r3, #4
 8006720:	bf02      	ittt	eq
 8006722:	68e5      	ldreq	r5, [r4, #12]
 8006724:	6833      	ldreq	r3, [r6, #0]
 8006726:	1aed      	subeq	r5, r5, r3
 8006728:	68a3      	ldr	r3, [r4, #8]
 800672a:	bf0c      	ite	eq
 800672c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006730:	2500      	movne	r5, #0
 8006732:	4293      	cmp	r3, r2
 8006734:	bfc4      	itt	gt
 8006736:	1a9b      	subgt	r3, r3, r2
 8006738:	18ed      	addgt	r5, r5, r3
 800673a:	2600      	movs	r6, #0
 800673c:	341a      	adds	r4, #26
 800673e:	42b5      	cmp	r5, r6
 8006740:	d11a      	bne.n	8006778 <_printf_common+0xc8>
 8006742:	2000      	movs	r0, #0
 8006744:	e008      	b.n	8006758 <_printf_common+0xa8>
 8006746:	2301      	movs	r3, #1
 8006748:	4652      	mov	r2, sl
 800674a:	4641      	mov	r1, r8
 800674c:	4638      	mov	r0, r7
 800674e:	47c8      	blx	r9
 8006750:	3001      	adds	r0, #1
 8006752:	d103      	bne.n	800675c <_printf_common+0xac>
 8006754:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006758:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800675c:	3501      	adds	r5, #1
 800675e:	e7c6      	b.n	80066ee <_printf_common+0x3e>
 8006760:	18e1      	adds	r1, r4, r3
 8006762:	1c5a      	adds	r2, r3, #1
 8006764:	2030      	movs	r0, #48	@ 0x30
 8006766:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800676a:	4422      	add	r2, r4
 800676c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006770:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006774:	3302      	adds	r3, #2
 8006776:	e7c7      	b.n	8006708 <_printf_common+0x58>
 8006778:	2301      	movs	r3, #1
 800677a:	4622      	mov	r2, r4
 800677c:	4641      	mov	r1, r8
 800677e:	4638      	mov	r0, r7
 8006780:	47c8      	blx	r9
 8006782:	3001      	adds	r0, #1
 8006784:	d0e6      	beq.n	8006754 <_printf_common+0xa4>
 8006786:	3601      	adds	r6, #1
 8006788:	e7d9      	b.n	800673e <_printf_common+0x8e>
	...

0800678c <_printf_i>:
 800678c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006790:	7e0f      	ldrb	r7, [r1, #24]
 8006792:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006794:	2f78      	cmp	r7, #120	@ 0x78
 8006796:	4691      	mov	r9, r2
 8006798:	4680      	mov	r8, r0
 800679a:	460c      	mov	r4, r1
 800679c:	469a      	mov	sl, r3
 800679e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80067a2:	d807      	bhi.n	80067b4 <_printf_i+0x28>
 80067a4:	2f62      	cmp	r7, #98	@ 0x62
 80067a6:	d80a      	bhi.n	80067be <_printf_i+0x32>
 80067a8:	2f00      	cmp	r7, #0
 80067aa:	f000 80d2 	beq.w	8006952 <_printf_i+0x1c6>
 80067ae:	2f58      	cmp	r7, #88	@ 0x58
 80067b0:	f000 80b9 	beq.w	8006926 <_printf_i+0x19a>
 80067b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80067b8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80067bc:	e03a      	b.n	8006834 <_printf_i+0xa8>
 80067be:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80067c2:	2b15      	cmp	r3, #21
 80067c4:	d8f6      	bhi.n	80067b4 <_printf_i+0x28>
 80067c6:	a101      	add	r1, pc, #4	@ (adr r1, 80067cc <_printf_i+0x40>)
 80067c8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80067cc:	08006825 	.word	0x08006825
 80067d0:	08006839 	.word	0x08006839
 80067d4:	080067b5 	.word	0x080067b5
 80067d8:	080067b5 	.word	0x080067b5
 80067dc:	080067b5 	.word	0x080067b5
 80067e0:	080067b5 	.word	0x080067b5
 80067e4:	08006839 	.word	0x08006839
 80067e8:	080067b5 	.word	0x080067b5
 80067ec:	080067b5 	.word	0x080067b5
 80067f0:	080067b5 	.word	0x080067b5
 80067f4:	080067b5 	.word	0x080067b5
 80067f8:	08006939 	.word	0x08006939
 80067fc:	08006863 	.word	0x08006863
 8006800:	080068f3 	.word	0x080068f3
 8006804:	080067b5 	.word	0x080067b5
 8006808:	080067b5 	.word	0x080067b5
 800680c:	0800695b 	.word	0x0800695b
 8006810:	080067b5 	.word	0x080067b5
 8006814:	08006863 	.word	0x08006863
 8006818:	080067b5 	.word	0x080067b5
 800681c:	080067b5 	.word	0x080067b5
 8006820:	080068fb 	.word	0x080068fb
 8006824:	6833      	ldr	r3, [r6, #0]
 8006826:	1d1a      	adds	r2, r3, #4
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	6032      	str	r2, [r6, #0]
 800682c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006830:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006834:	2301      	movs	r3, #1
 8006836:	e09d      	b.n	8006974 <_printf_i+0x1e8>
 8006838:	6833      	ldr	r3, [r6, #0]
 800683a:	6820      	ldr	r0, [r4, #0]
 800683c:	1d19      	adds	r1, r3, #4
 800683e:	6031      	str	r1, [r6, #0]
 8006840:	0606      	lsls	r6, r0, #24
 8006842:	d501      	bpl.n	8006848 <_printf_i+0xbc>
 8006844:	681d      	ldr	r5, [r3, #0]
 8006846:	e003      	b.n	8006850 <_printf_i+0xc4>
 8006848:	0645      	lsls	r5, r0, #25
 800684a:	d5fb      	bpl.n	8006844 <_printf_i+0xb8>
 800684c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006850:	2d00      	cmp	r5, #0
 8006852:	da03      	bge.n	800685c <_printf_i+0xd0>
 8006854:	232d      	movs	r3, #45	@ 0x2d
 8006856:	426d      	negs	r5, r5
 8006858:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800685c:	4859      	ldr	r0, [pc, #356]	@ (80069c4 <_printf_i+0x238>)
 800685e:	230a      	movs	r3, #10
 8006860:	e011      	b.n	8006886 <_printf_i+0xfa>
 8006862:	6821      	ldr	r1, [r4, #0]
 8006864:	6833      	ldr	r3, [r6, #0]
 8006866:	0608      	lsls	r0, r1, #24
 8006868:	f853 5b04 	ldr.w	r5, [r3], #4
 800686c:	d402      	bmi.n	8006874 <_printf_i+0xe8>
 800686e:	0649      	lsls	r1, r1, #25
 8006870:	bf48      	it	mi
 8006872:	b2ad      	uxthmi	r5, r5
 8006874:	2f6f      	cmp	r7, #111	@ 0x6f
 8006876:	4853      	ldr	r0, [pc, #332]	@ (80069c4 <_printf_i+0x238>)
 8006878:	6033      	str	r3, [r6, #0]
 800687a:	bf14      	ite	ne
 800687c:	230a      	movne	r3, #10
 800687e:	2308      	moveq	r3, #8
 8006880:	2100      	movs	r1, #0
 8006882:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006886:	6866      	ldr	r6, [r4, #4]
 8006888:	60a6      	str	r6, [r4, #8]
 800688a:	2e00      	cmp	r6, #0
 800688c:	bfa2      	ittt	ge
 800688e:	6821      	ldrge	r1, [r4, #0]
 8006890:	f021 0104 	bicge.w	r1, r1, #4
 8006894:	6021      	strge	r1, [r4, #0]
 8006896:	b90d      	cbnz	r5, 800689c <_printf_i+0x110>
 8006898:	2e00      	cmp	r6, #0
 800689a:	d04b      	beq.n	8006934 <_printf_i+0x1a8>
 800689c:	4616      	mov	r6, r2
 800689e:	fbb5 f1f3 	udiv	r1, r5, r3
 80068a2:	fb03 5711 	mls	r7, r3, r1, r5
 80068a6:	5dc7      	ldrb	r7, [r0, r7]
 80068a8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80068ac:	462f      	mov	r7, r5
 80068ae:	42bb      	cmp	r3, r7
 80068b0:	460d      	mov	r5, r1
 80068b2:	d9f4      	bls.n	800689e <_printf_i+0x112>
 80068b4:	2b08      	cmp	r3, #8
 80068b6:	d10b      	bne.n	80068d0 <_printf_i+0x144>
 80068b8:	6823      	ldr	r3, [r4, #0]
 80068ba:	07df      	lsls	r7, r3, #31
 80068bc:	d508      	bpl.n	80068d0 <_printf_i+0x144>
 80068be:	6923      	ldr	r3, [r4, #16]
 80068c0:	6861      	ldr	r1, [r4, #4]
 80068c2:	4299      	cmp	r1, r3
 80068c4:	bfde      	ittt	le
 80068c6:	2330      	movle	r3, #48	@ 0x30
 80068c8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80068cc:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80068d0:	1b92      	subs	r2, r2, r6
 80068d2:	6122      	str	r2, [r4, #16]
 80068d4:	f8cd a000 	str.w	sl, [sp]
 80068d8:	464b      	mov	r3, r9
 80068da:	aa03      	add	r2, sp, #12
 80068dc:	4621      	mov	r1, r4
 80068de:	4640      	mov	r0, r8
 80068e0:	f7ff fee6 	bl	80066b0 <_printf_common>
 80068e4:	3001      	adds	r0, #1
 80068e6:	d14a      	bne.n	800697e <_printf_i+0x1f2>
 80068e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80068ec:	b004      	add	sp, #16
 80068ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068f2:	6823      	ldr	r3, [r4, #0]
 80068f4:	f043 0320 	orr.w	r3, r3, #32
 80068f8:	6023      	str	r3, [r4, #0]
 80068fa:	4833      	ldr	r0, [pc, #204]	@ (80069c8 <_printf_i+0x23c>)
 80068fc:	2778      	movs	r7, #120	@ 0x78
 80068fe:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006902:	6823      	ldr	r3, [r4, #0]
 8006904:	6831      	ldr	r1, [r6, #0]
 8006906:	061f      	lsls	r7, r3, #24
 8006908:	f851 5b04 	ldr.w	r5, [r1], #4
 800690c:	d402      	bmi.n	8006914 <_printf_i+0x188>
 800690e:	065f      	lsls	r7, r3, #25
 8006910:	bf48      	it	mi
 8006912:	b2ad      	uxthmi	r5, r5
 8006914:	6031      	str	r1, [r6, #0]
 8006916:	07d9      	lsls	r1, r3, #31
 8006918:	bf44      	itt	mi
 800691a:	f043 0320 	orrmi.w	r3, r3, #32
 800691e:	6023      	strmi	r3, [r4, #0]
 8006920:	b11d      	cbz	r5, 800692a <_printf_i+0x19e>
 8006922:	2310      	movs	r3, #16
 8006924:	e7ac      	b.n	8006880 <_printf_i+0xf4>
 8006926:	4827      	ldr	r0, [pc, #156]	@ (80069c4 <_printf_i+0x238>)
 8006928:	e7e9      	b.n	80068fe <_printf_i+0x172>
 800692a:	6823      	ldr	r3, [r4, #0]
 800692c:	f023 0320 	bic.w	r3, r3, #32
 8006930:	6023      	str	r3, [r4, #0]
 8006932:	e7f6      	b.n	8006922 <_printf_i+0x196>
 8006934:	4616      	mov	r6, r2
 8006936:	e7bd      	b.n	80068b4 <_printf_i+0x128>
 8006938:	6833      	ldr	r3, [r6, #0]
 800693a:	6825      	ldr	r5, [r4, #0]
 800693c:	6961      	ldr	r1, [r4, #20]
 800693e:	1d18      	adds	r0, r3, #4
 8006940:	6030      	str	r0, [r6, #0]
 8006942:	062e      	lsls	r6, r5, #24
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	d501      	bpl.n	800694c <_printf_i+0x1c0>
 8006948:	6019      	str	r1, [r3, #0]
 800694a:	e002      	b.n	8006952 <_printf_i+0x1c6>
 800694c:	0668      	lsls	r0, r5, #25
 800694e:	d5fb      	bpl.n	8006948 <_printf_i+0x1bc>
 8006950:	8019      	strh	r1, [r3, #0]
 8006952:	2300      	movs	r3, #0
 8006954:	6123      	str	r3, [r4, #16]
 8006956:	4616      	mov	r6, r2
 8006958:	e7bc      	b.n	80068d4 <_printf_i+0x148>
 800695a:	6833      	ldr	r3, [r6, #0]
 800695c:	1d1a      	adds	r2, r3, #4
 800695e:	6032      	str	r2, [r6, #0]
 8006960:	681e      	ldr	r6, [r3, #0]
 8006962:	6862      	ldr	r2, [r4, #4]
 8006964:	2100      	movs	r1, #0
 8006966:	4630      	mov	r0, r6
 8006968:	f7f9 fc52 	bl	8000210 <memchr>
 800696c:	b108      	cbz	r0, 8006972 <_printf_i+0x1e6>
 800696e:	1b80      	subs	r0, r0, r6
 8006970:	6060      	str	r0, [r4, #4]
 8006972:	6863      	ldr	r3, [r4, #4]
 8006974:	6123      	str	r3, [r4, #16]
 8006976:	2300      	movs	r3, #0
 8006978:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800697c:	e7aa      	b.n	80068d4 <_printf_i+0x148>
 800697e:	6923      	ldr	r3, [r4, #16]
 8006980:	4632      	mov	r2, r6
 8006982:	4649      	mov	r1, r9
 8006984:	4640      	mov	r0, r8
 8006986:	47d0      	blx	sl
 8006988:	3001      	adds	r0, #1
 800698a:	d0ad      	beq.n	80068e8 <_printf_i+0x15c>
 800698c:	6823      	ldr	r3, [r4, #0]
 800698e:	079b      	lsls	r3, r3, #30
 8006990:	d413      	bmi.n	80069ba <_printf_i+0x22e>
 8006992:	68e0      	ldr	r0, [r4, #12]
 8006994:	9b03      	ldr	r3, [sp, #12]
 8006996:	4298      	cmp	r0, r3
 8006998:	bfb8      	it	lt
 800699a:	4618      	movlt	r0, r3
 800699c:	e7a6      	b.n	80068ec <_printf_i+0x160>
 800699e:	2301      	movs	r3, #1
 80069a0:	4632      	mov	r2, r6
 80069a2:	4649      	mov	r1, r9
 80069a4:	4640      	mov	r0, r8
 80069a6:	47d0      	blx	sl
 80069a8:	3001      	adds	r0, #1
 80069aa:	d09d      	beq.n	80068e8 <_printf_i+0x15c>
 80069ac:	3501      	adds	r5, #1
 80069ae:	68e3      	ldr	r3, [r4, #12]
 80069b0:	9903      	ldr	r1, [sp, #12]
 80069b2:	1a5b      	subs	r3, r3, r1
 80069b4:	42ab      	cmp	r3, r5
 80069b6:	dcf2      	bgt.n	800699e <_printf_i+0x212>
 80069b8:	e7eb      	b.n	8006992 <_printf_i+0x206>
 80069ba:	2500      	movs	r5, #0
 80069bc:	f104 0619 	add.w	r6, r4, #25
 80069c0:	e7f5      	b.n	80069ae <_printf_i+0x222>
 80069c2:	bf00      	nop
 80069c4:	08006f41 	.word	0x08006f41
 80069c8:	08006f52 	.word	0x08006f52

080069cc <__sflush_r>:
 80069cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80069d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069d4:	0716      	lsls	r6, r2, #28
 80069d6:	4605      	mov	r5, r0
 80069d8:	460c      	mov	r4, r1
 80069da:	d454      	bmi.n	8006a86 <__sflush_r+0xba>
 80069dc:	684b      	ldr	r3, [r1, #4]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	dc02      	bgt.n	80069e8 <__sflush_r+0x1c>
 80069e2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	dd48      	ble.n	8006a7a <__sflush_r+0xae>
 80069e8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80069ea:	2e00      	cmp	r6, #0
 80069ec:	d045      	beq.n	8006a7a <__sflush_r+0xae>
 80069ee:	2300      	movs	r3, #0
 80069f0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80069f4:	682f      	ldr	r7, [r5, #0]
 80069f6:	6a21      	ldr	r1, [r4, #32]
 80069f8:	602b      	str	r3, [r5, #0]
 80069fa:	d030      	beq.n	8006a5e <__sflush_r+0x92>
 80069fc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80069fe:	89a3      	ldrh	r3, [r4, #12]
 8006a00:	0759      	lsls	r1, r3, #29
 8006a02:	d505      	bpl.n	8006a10 <__sflush_r+0x44>
 8006a04:	6863      	ldr	r3, [r4, #4]
 8006a06:	1ad2      	subs	r2, r2, r3
 8006a08:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006a0a:	b10b      	cbz	r3, 8006a10 <__sflush_r+0x44>
 8006a0c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006a0e:	1ad2      	subs	r2, r2, r3
 8006a10:	2300      	movs	r3, #0
 8006a12:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a14:	6a21      	ldr	r1, [r4, #32]
 8006a16:	4628      	mov	r0, r5
 8006a18:	47b0      	blx	r6
 8006a1a:	1c43      	adds	r3, r0, #1
 8006a1c:	89a3      	ldrh	r3, [r4, #12]
 8006a1e:	d106      	bne.n	8006a2e <__sflush_r+0x62>
 8006a20:	6829      	ldr	r1, [r5, #0]
 8006a22:	291d      	cmp	r1, #29
 8006a24:	d82b      	bhi.n	8006a7e <__sflush_r+0xb2>
 8006a26:	4a2a      	ldr	r2, [pc, #168]	@ (8006ad0 <__sflush_r+0x104>)
 8006a28:	410a      	asrs	r2, r1
 8006a2a:	07d6      	lsls	r6, r2, #31
 8006a2c:	d427      	bmi.n	8006a7e <__sflush_r+0xb2>
 8006a2e:	2200      	movs	r2, #0
 8006a30:	6062      	str	r2, [r4, #4]
 8006a32:	04d9      	lsls	r1, r3, #19
 8006a34:	6922      	ldr	r2, [r4, #16]
 8006a36:	6022      	str	r2, [r4, #0]
 8006a38:	d504      	bpl.n	8006a44 <__sflush_r+0x78>
 8006a3a:	1c42      	adds	r2, r0, #1
 8006a3c:	d101      	bne.n	8006a42 <__sflush_r+0x76>
 8006a3e:	682b      	ldr	r3, [r5, #0]
 8006a40:	b903      	cbnz	r3, 8006a44 <__sflush_r+0x78>
 8006a42:	6560      	str	r0, [r4, #84]	@ 0x54
 8006a44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006a46:	602f      	str	r7, [r5, #0]
 8006a48:	b1b9      	cbz	r1, 8006a7a <__sflush_r+0xae>
 8006a4a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006a4e:	4299      	cmp	r1, r3
 8006a50:	d002      	beq.n	8006a58 <__sflush_r+0x8c>
 8006a52:	4628      	mov	r0, r5
 8006a54:	f7ff fa9a 	bl	8005f8c <_free_r>
 8006a58:	2300      	movs	r3, #0
 8006a5a:	6363      	str	r3, [r4, #52]	@ 0x34
 8006a5c:	e00d      	b.n	8006a7a <__sflush_r+0xae>
 8006a5e:	2301      	movs	r3, #1
 8006a60:	4628      	mov	r0, r5
 8006a62:	47b0      	blx	r6
 8006a64:	4602      	mov	r2, r0
 8006a66:	1c50      	adds	r0, r2, #1
 8006a68:	d1c9      	bne.n	80069fe <__sflush_r+0x32>
 8006a6a:	682b      	ldr	r3, [r5, #0]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d0c6      	beq.n	80069fe <__sflush_r+0x32>
 8006a70:	2b1d      	cmp	r3, #29
 8006a72:	d001      	beq.n	8006a78 <__sflush_r+0xac>
 8006a74:	2b16      	cmp	r3, #22
 8006a76:	d11e      	bne.n	8006ab6 <__sflush_r+0xea>
 8006a78:	602f      	str	r7, [r5, #0]
 8006a7a:	2000      	movs	r0, #0
 8006a7c:	e022      	b.n	8006ac4 <__sflush_r+0xf8>
 8006a7e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006a82:	b21b      	sxth	r3, r3
 8006a84:	e01b      	b.n	8006abe <__sflush_r+0xf2>
 8006a86:	690f      	ldr	r7, [r1, #16]
 8006a88:	2f00      	cmp	r7, #0
 8006a8a:	d0f6      	beq.n	8006a7a <__sflush_r+0xae>
 8006a8c:	0793      	lsls	r3, r2, #30
 8006a8e:	680e      	ldr	r6, [r1, #0]
 8006a90:	bf08      	it	eq
 8006a92:	694b      	ldreq	r3, [r1, #20]
 8006a94:	600f      	str	r7, [r1, #0]
 8006a96:	bf18      	it	ne
 8006a98:	2300      	movne	r3, #0
 8006a9a:	eba6 0807 	sub.w	r8, r6, r7
 8006a9e:	608b      	str	r3, [r1, #8]
 8006aa0:	f1b8 0f00 	cmp.w	r8, #0
 8006aa4:	dde9      	ble.n	8006a7a <__sflush_r+0xae>
 8006aa6:	6a21      	ldr	r1, [r4, #32]
 8006aa8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006aaa:	4643      	mov	r3, r8
 8006aac:	463a      	mov	r2, r7
 8006aae:	4628      	mov	r0, r5
 8006ab0:	47b0      	blx	r6
 8006ab2:	2800      	cmp	r0, #0
 8006ab4:	dc08      	bgt.n	8006ac8 <__sflush_r+0xfc>
 8006ab6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006aba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006abe:	81a3      	strh	r3, [r4, #12]
 8006ac0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006ac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ac8:	4407      	add	r7, r0
 8006aca:	eba8 0800 	sub.w	r8, r8, r0
 8006ace:	e7e7      	b.n	8006aa0 <__sflush_r+0xd4>
 8006ad0:	dfbffffe 	.word	0xdfbffffe

08006ad4 <_fflush_r>:
 8006ad4:	b538      	push	{r3, r4, r5, lr}
 8006ad6:	690b      	ldr	r3, [r1, #16]
 8006ad8:	4605      	mov	r5, r0
 8006ada:	460c      	mov	r4, r1
 8006adc:	b913      	cbnz	r3, 8006ae4 <_fflush_r+0x10>
 8006ade:	2500      	movs	r5, #0
 8006ae0:	4628      	mov	r0, r5
 8006ae2:	bd38      	pop	{r3, r4, r5, pc}
 8006ae4:	b118      	cbz	r0, 8006aee <_fflush_r+0x1a>
 8006ae6:	6a03      	ldr	r3, [r0, #32]
 8006ae8:	b90b      	cbnz	r3, 8006aee <_fflush_r+0x1a>
 8006aea:	f7ff f8af 	bl	8005c4c <__sinit>
 8006aee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d0f3      	beq.n	8006ade <_fflush_r+0xa>
 8006af6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006af8:	07d0      	lsls	r0, r2, #31
 8006afa:	d404      	bmi.n	8006b06 <_fflush_r+0x32>
 8006afc:	0599      	lsls	r1, r3, #22
 8006afe:	d402      	bmi.n	8006b06 <_fflush_r+0x32>
 8006b00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b02:	f7ff fa32 	bl	8005f6a <__retarget_lock_acquire_recursive>
 8006b06:	4628      	mov	r0, r5
 8006b08:	4621      	mov	r1, r4
 8006b0a:	f7ff ff5f 	bl	80069cc <__sflush_r>
 8006b0e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006b10:	07da      	lsls	r2, r3, #31
 8006b12:	4605      	mov	r5, r0
 8006b14:	d4e4      	bmi.n	8006ae0 <_fflush_r+0xc>
 8006b16:	89a3      	ldrh	r3, [r4, #12]
 8006b18:	059b      	lsls	r3, r3, #22
 8006b1a:	d4e1      	bmi.n	8006ae0 <_fflush_r+0xc>
 8006b1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b1e:	f7ff fa25 	bl	8005f6c <__retarget_lock_release_recursive>
 8006b22:	e7dd      	b.n	8006ae0 <_fflush_r+0xc>

08006b24 <__swbuf_r>:
 8006b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b26:	460e      	mov	r6, r1
 8006b28:	4614      	mov	r4, r2
 8006b2a:	4605      	mov	r5, r0
 8006b2c:	b118      	cbz	r0, 8006b36 <__swbuf_r+0x12>
 8006b2e:	6a03      	ldr	r3, [r0, #32]
 8006b30:	b90b      	cbnz	r3, 8006b36 <__swbuf_r+0x12>
 8006b32:	f7ff f88b 	bl	8005c4c <__sinit>
 8006b36:	69a3      	ldr	r3, [r4, #24]
 8006b38:	60a3      	str	r3, [r4, #8]
 8006b3a:	89a3      	ldrh	r3, [r4, #12]
 8006b3c:	071a      	lsls	r2, r3, #28
 8006b3e:	d501      	bpl.n	8006b44 <__swbuf_r+0x20>
 8006b40:	6923      	ldr	r3, [r4, #16]
 8006b42:	b943      	cbnz	r3, 8006b56 <__swbuf_r+0x32>
 8006b44:	4621      	mov	r1, r4
 8006b46:	4628      	mov	r0, r5
 8006b48:	f000 f82a 	bl	8006ba0 <__swsetup_r>
 8006b4c:	b118      	cbz	r0, 8006b56 <__swbuf_r+0x32>
 8006b4e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8006b52:	4638      	mov	r0, r7
 8006b54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b56:	6823      	ldr	r3, [r4, #0]
 8006b58:	6922      	ldr	r2, [r4, #16]
 8006b5a:	1a98      	subs	r0, r3, r2
 8006b5c:	6963      	ldr	r3, [r4, #20]
 8006b5e:	b2f6      	uxtb	r6, r6
 8006b60:	4283      	cmp	r3, r0
 8006b62:	4637      	mov	r7, r6
 8006b64:	dc05      	bgt.n	8006b72 <__swbuf_r+0x4e>
 8006b66:	4621      	mov	r1, r4
 8006b68:	4628      	mov	r0, r5
 8006b6a:	f7ff ffb3 	bl	8006ad4 <_fflush_r>
 8006b6e:	2800      	cmp	r0, #0
 8006b70:	d1ed      	bne.n	8006b4e <__swbuf_r+0x2a>
 8006b72:	68a3      	ldr	r3, [r4, #8]
 8006b74:	3b01      	subs	r3, #1
 8006b76:	60a3      	str	r3, [r4, #8]
 8006b78:	6823      	ldr	r3, [r4, #0]
 8006b7a:	1c5a      	adds	r2, r3, #1
 8006b7c:	6022      	str	r2, [r4, #0]
 8006b7e:	701e      	strb	r6, [r3, #0]
 8006b80:	6962      	ldr	r2, [r4, #20]
 8006b82:	1c43      	adds	r3, r0, #1
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d004      	beq.n	8006b92 <__swbuf_r+0x6e>
 8006b88:	89a3      	ldrh	r3, [r4, #12]
 8006b8a:	07db      	lsls	r3, r3, #31
 8006b8c:	d5e1      	bpl.n	8006b52 <__swbuf_r+0x2e>
 8006b8e:	2e0a      	cmp	r6, #10
 8006b90:	d1df      	bne.n	8006b52 <__swbuf_r+0x2e>
 8006b92:	4621      	mov	r1, r4
 8006b94:	4628      	mov	r0, r5
 8006b96:	f7ff ff9d 	bl	8006ad4 <_fflush_r>
 8006b9a:	2800      	cmp	r0, #0
 8006b9c:	d0d9      	beq.n	8006b52 <__swbuf_r+0x2e>
 8006b9e:	e7d6      	b.n	8006b4e <__swbuf_r+0x2a>

08006ba0 <__swsetup_r>:
 8006ba0:	b538      	push	{r3, r4, r5, lr}
 8006ba2:	4b29      	ldr	r3, [pc, #164]	@ (8006c48 <__swsetup_r+0xa8>)
 8006ba4:	4605      	mov	r5, r0
 8006ba6:	6818      	ldr	r0, [r3, #0]
 8006ba8:	460c      	mov	r4, r1
 8006baa:	b118      	cbz	r0, 8006bb4 <__swsetup_r+0x14>
 8006bac:	6a03      	ldr	r3, [r0, #32]
 8006bae:	b90b      	cbnz	r3, 8006bb4 <__swsetup_r+0x14>
 8006bb0:	f7ff f84c 	bl	8005c4c <__sinit>
 8006bb4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bb8:	0719      	lsls	r1, r3, #28
 8006bba:	d422      	bmi.n	8006c02 <__swsetup_r+0x62>
 8006bbc:	06da      	lsls	r2, r3, #27
 8006bbe:	d407      	bmi.n	8006bd0 <__swsetup_r+0x30>
 8006bc0:	2209      	movs	r2, #9
 8006bc2:	602a      	str	r2, [r5, #0]
 8006bc4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006bc8:	81a3      	strh	r3, [r4, #12]
 8006bca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006bce:	e033      	b.n	8006c38 <__swsetup_r+0x98>
 8006bd0:	0758      	lsls	r0, r3, #29
 8006bd2:	d512      	bpl.n	8006bfa <__swsetup_r+0x5a>
 8006bd4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006bd6:	b141      	cbz	r1, 8006bea <__swsetup_r+0x4a>
 8006bd8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006bdc:	4299      	cmp	r1, r3
 8006bde:	d002      	beq.n	8006be6 <__swsetup_r+0x46>
 8006be0:	4628      	mov	r0, r5
 8006be2:	f7ff f9d3 	bl	8005f8c <_free_r>
 8006be6:	2300      	movs	r3, #0
 8006be8:	6363      	str	r3, [r4, #52]	@ 0x34
 8006bea:	89a3      	ldrh	r3, [r4, #12]
 8006bec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006bf0:	81a3      	strh	r3, [r4, #12]
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	6063      	str	r3, [r4, #4]
 8006bf6:	6923      	ldr	r3, [r4, #16]
 8006bf8:	6023      	str	r3, [r4, #0]
 8006bfa:	89a3      	ldrh	r3, [r4, #12]
 8006bfc:	f043 0308 	orr.w	r3, r3, #8
 8006c00:	81a3      	strh	r3, [r4, #12]
 8006c02:	6923      	ldr	r3, [r4, #16]
 8006c04:	b94b      	cbnz	r3, 8006c1a <__swsetup_r+0x7a>
 8006c06:	89a3      	ldrh	r3, [r4, #12]
 8006c08:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006c0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c10:	d003      	beq.n	8006c1a <__swsetup_r+0x7a>
 8006c12:	4621      	mov	r1, r4
 8006c14:	4628      	mov	r0, r5
 8006c16:	f000 f897 	bl	8006d48 <__smakebuf_r>
 8006c1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c1e:	f013 0201 	ands.w	r2, r3, #1
 8006c22:	d00a      	beq.n	8006c3a <__swsetup_r+0x9a>
 8006c24:	2200      	movs	r2, #0
 8006c26:	60a2      	str	r2, [r4, #8]
 8006c28:	6962      	ldr	r2, [r4, #20]
 8006c2a:	4252      	negs	r2, r2
 8006c2c:	61a2      	str	r2, [r4, #24]
 8006c2e:	6922      	ldr	r2, [r4, #16]
 8006c30:	b942      	cbnz	r2, 8006c44 <__swsetup_r+0xa4>
 8006c32:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006c36:	d1c5      	bne.n	8006bc4 <__swsetup_r+0x24>
 8006c38:	bd38      	pop	{r3, r4, r5, pc}
 8006c3a:	0799      	lsls	r1, r3, #30
 8006c3c:	bf58      	it	pl
 8006c3e:	6962      	ldrpl	r2, [r4, #20]
 8006c40:	60a2      	str	r2, [r4, #8]
 8006c42:	e7f4      	b.n	8006c2e <__swsetup_r+0x8e>
 8006c44:	2000      	movs	r0, #0
 8006c46:	e7f7      	b.n	8006c38 <__swsetup_r+0x98>
 8006c48:	20000028 	.word	0x20000028

08006c4c <memmove>:
 8006c4c:	4288      	cmp	r0, r1
 8006c4e:	b510      	push	{r4, lr}
 8006c50:	eb01 0402 	add.w	r4, r1, r2
 8006c54:	d902      	bls.n	8006c5c <memmove+0x10>
 8006c56:	4284      	cmp	r4, r0
 8006c58:	4623      	mov	r3, r4
 8006c5a:	d807      	bhi.n	8006c6c <memmove+0x20>
 8006c5c:	1e43      	subs	r3, r0, #1
 8006c5e:	42a1      	cmp	r1, r4
 8006c60:	d008      	beq.n	8006c74 <memmove+0x28>
 8006c62:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006c66:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006c6a:	e7f8      	b.n	8006c5e <memmove+0x12>
 8006c6c:	4402      	add	r2, r0
 8006c6e:	4601      	mov	r1, r0
 8006c70:	428a      	cmp	r2, r1
 8006c72:	d100      	bne.n	8006c76 <memmove+0x2a>
 8006c74:	bd10      	pop	{r4, pc}
 8006c76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006c7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006c7e:	e7f7      	b.n	8006c70 <memmove+0x24>

08006c80 <_sbrk_r>:
 8006c80:	b538      	push	{r3, r4, r5, lr}
 8006c82:	4d06      	ldr	r5, [pc, #24]	@ (8006c9c <_sbrk_r+0x1c>)
 8006c84:	2300      	movs	r3, #0
 8006c86:	4604      	mov	r4, r0
 8006c88:	4608      	mov	r0, r1
 8006c8a:	602b      	str	r3, [r5, #0]
 8006c8c:	f7fa f8a0 	bl	8000dd0 <_sbrk>
 8006c90:	1c43      	adds	r3, r0, #1
 8006c92:	d102      	bne.n	8006c9a <_sbrk_r+0x1a>
 8006c94:	682b      	ldr	r3, [r5, #0]
 8006c96:	b103      	cbz	r3, 8006c9a <_sbrk_r+0x1a>
 8006c98:	6023      	str	r3, [r4, #0]
 8006c9a:	bd38      	pop	{r3, r4, r5, pc}
 8006c9c:	2000467c 	.word	0x2000467c

08006ca0 <_realloc_r>:
 8006ca0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ca4:	4680      	mov	r8, r0
 8006ca6:	4615      	mov	r5, r2
 8006ca8:	460c      	mov	r4, r1
 8006caa:	b921      	cbnz	r1, 8006cb6 <_realloc_r+0x16>
 8006cac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006cb0:	4611      	mov	r1, r2
 8006cb2:	f7ff b9d7 	b.w	8006064 <_malloc_r>
 8006cb6:	b92a      	cbnz	r2, 8006cc4 <_realloc_r+0x24>
 8006cb8:	f7ff f968 	bl	8005f8c <_free_r>
 8006cbc:	2400      	movs	r4, #0
 8006cbe:	4620      	mov	r0, r4
 8006cc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006cc4:	f000 f89e 	bl	8006e04 <_malloc_usable_size_r>
 8006cc8:	4285      	cmp	r5, r0
 8006cca:	4606      	mov	r6, r0
 8006ccc:	d802      	bhi.n	8006cd4 <_realloc_r+0x34>
 8006cce:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8006cd2:	d8f4      	bhi.n	8006cbe <_realloc_r+0x1e>
 8006cd4:	4629      	mov	r1, r5
 8006cd6:	4640      	mov	r0, r8
 8006cd8:	f7ff f9c4 	bl	8006064 <_malloc_r>
 8006cdc:	4607      	mov	r7, r0
 8006cde:	2800      	cmp	r0, #0
 8006ce0:	d0ec      	beq.n	8006cbc <_realloc_r+0x1c>
 8006ce2:	42b5      	cmp	r5, r6
 8006ce4:	462a      	mov	r2, r5
 8006ce6:	4621      	mov	r1, r4
 8006ce8:	bf28      	it	cs
 8006cea:	4632      	movcs	r2, r6
 8006cec:	f7ff f93f 	bl	8005f6e <memcpy>
 8006cf0:	4621      	mov	r1, r4
 8006cf2:	4640      	mov	r0, r8
 8006cf4:	f7ff f94a 	bl	8005f8c <_free_r>
 8006cf8:	463c      	mov	r4, r7
 8006cfa:	e7e0      	b.n	8006cbe <_realloc_r+0x1e>

08006cfc <__swhatbuf_r>:
 8006cfc:	b570      	push	{r4, r5, r6, lr}
 8006cfe:	460c      	mov	r4, r1
 8006d00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d04:	2900      	cmp	r1, #0
 8006d06:	b096      	sub	sp, #88	@ 0x58
 8006d08:	4615      	mov	r5, r2
 8006d0a:	461e      	mov	r6, r3
 8006d0c:	da0d      	bge.n	8006d2a <__swhatbuf_r+0x2e>
 8006d0e:	89a3      	ldrh	r3, [r4, #12]
 8006d10:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006d14:	f04f 0100 	mov.w	r1, #0
 8006d18:	bf14      	ite	ne
 8006d1a:	2340      	movne	r3, #64	@ 0x40
 8006d1c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006d20:	2000      	movs	r0, #0
 8006d22:	6031      	str	r1, [r6, #0]
 8006d24:	602b      	str	r3, [r5, #0]
 8006d26:	b016      	add	sp, #88	@ 0x58
 8006d28:	bd70      	pop	{r4, r5, r6, pc}
 8006d2a:	466a      	mov	r2, sp
 8006d2c:	f000 f848 	bl	8006dc0 <_fstat_r>
 8006d30:	2800      	cmp	r0, #0
 8006d32:	dbec      	blt.n	8006d0e <__swhatbuf_r+0x12>
 8006d34:	9901      	ldr	r1, [sp, #4]
 8006d36:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006d3a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006d3e:	4259      	negs	r1, r3
 8006d40:	4159      	adcs	r1, r3
 8006d42:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006d46:	e7eb      	b.n	8006d20 <__swhatbuf_r+0x24>

08006d48 <__smakebuf_r>:
 8006d48:	898b      	ldrh	r3, [r1, #12]
 8006d4a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d4c:	079d      	lsls	r5, r3, #30
 8006d4e:	4606      	mov	r6, r0
 8006d50:	460c      	mov	r4, r1
 8006d52:	d507      	bpl.n	8006d64 <__smakebuf_r+0x1c>
 8006d54:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006d58:	6023      	str	r3, [r4, #0]
 8006d5a:	6123      	str	r3, [r4, #16]
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	6163      	str	r3, [r4, #20]
 8006d60:	b003      	add	sp, #12
 8006d62:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d64:	ab01      	add	r3, sp, #4
 8006d66:	466a      	mov	r2, sp
 8006d68:	f7ff ffc8 	bl	8006cfc <__swhatbuf_r>
 8006d6c:	9f00      	ldr	r7, [sp, #0]
 8006d6e:	4605      	mov	r5, r0
 8006d70:	4639      	mov	r1, r7
 8006d72:	4630      	mov	r0, r6
 8006d74:	f7ff f976 	bl	8006064 <_malloc_r>
 8006d78:	b948      	cbnz	r0, 8006d8e <__smakebuf_r+0x46>
 8006d7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d7e:	059a      	lsls	r2, r3, #22
 8006d80:	d4ee      	bmi.n	8006d60 <__smakebuf_r+0x18>
 8006d82:	f023 0303 	bic.w	r3, r3, #3
 8006d86:	f043 0302 	orr.w	r3, r3, #2
 8006d8a:	81a3      	strh	r3, [r4, #12]
 8006d8c:	e7e2      	b.n	8006d54 <__smakebuf_r+0xc>
 8006d8e:	89a3      	ldrh	r3, [r4, #12]
 8006d90:	6020      	str	r0, [r4, #0]
 8006d92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d96:	81a3      	strh	r3, [r4, #12]
 8006d98:	9b01      	ldr	r3, [sp, #4]
 8006d9a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006d9e:	b15b      	cbz	r3, 8006db8 <__smakebuf_r+0x70>
 8006da0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006da4:	4630      	mov	r0, r6
 8006da6:	f000 f81d 	bl	8006de4 <_isatty_r>
 8006daa:	b128      	cbz	r0, 8006db8 <__smakebuf_r+0x70>
 8006dac:	89a3      	ldrh	r3, [r4, #12]
 8006dae:	f023 0303 	bic.w	r3, r3, #3
 8006db2:	f043 0301 	orr.w	r3, r3, #1
 8006db6:	81a3      	strh	r3, [r4, #12]
 8006db8:	89a3      	ldrh	r3, [r4, #12]
 8006dba:	431d      	orrs	r5, r3
 8006dbc:	81a5      	strh	r5, [r4, #12]
 8006dbe:	e7cf      	b.n	8006d60 <__smakebuf_r+0x18>

08006dc0 <_fstat_r>:
 8006dc0:	b538      	push	{r3, r4, r5, lr}
 8006dc2:	4d07      	ldr	r5, [pc, #28]	@ (8006de0 <_fstat_r+0x20>)
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	4604      	mov	r4, r0
 8006dc8:	4608      	mov	r0, r1
 8006dca:	4611      	mov	r1, r2
 8006dcc:	602b      	str	r3, [r5, #0]
 8006dce:	f7f9 ffd6 	bl	8000d7e <_fstat>
 8006dd2:	1c43      	adds	r3, r0, #1
 8006dd4:	d102      	bne.n	8006ddc <_fstat_r+0x1c>
 8006dd6:	682b      	ldr	r3, [r5, #0]
 8006dd8:	b103      	cbz	r3, 8006ddc <_fstat_r+0x1c>
 8006dda:	6023      	str	r3, [r4, #0]
 8006ddc:	bd38      	pop	{r3, r4, r5, pc}
 8006dde:	bf00      	nop
 8006de0:	2000467c 	.word	0x2000467c

08006de4 <_isatty_r>:
 8006de4:	b538      	push	{r3, r4, r5, lr}
 8006de6:	4d06      	ldr	r5, [pc, #24]	@ (8006e00 <_isatty_r+0x1c>)
 8006de8:	2300      	movs	r3, #0
 8006dea:	4604      	mov	r4, r0
 8006dec:	4608      	mov	r0, r1
 8006dee:	602b      	str	r3, [r5, #0]
 8006df0:	f7f9 ffd5 	bl	8000d9e <_isatty>
 8006df4:	1c43      	adds	r3, r0, #1
 8006df6:	d102      	bne.n	8006dfe <_isatty_r+0x1a>
 8006df8:	682b      	ldr	r3, [r5, #0]
 8006dfa:	b103      	cbz	r3, 8006dfe <_isatty_r+0x1a>
 8006dfc:	6023      	str	r3, [r4, #0]
 8006dfe:	bd38      	pop	{r3, r4, r5, pc}
 8006e00:	2000467c 	.word	0x2000467c

08006e04 <_malloc_usable_size_r>:
 8006e04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e08:	1f18      	subs	r0, r3, #4
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	bfbc      	itt	lt
 8006e0e:	580b      	ldrlt	r3, [r1, r0]
 8006e10:	18c0      	addlt	r0, r0, r3
 8006e12:	4770      	bx	lr

08006e14 <_init>:
 8006e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e16:	bf00      	nop
 8006e18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e1a:	bc08      	pop	{r3}
 8006e1c:	469e      	mov	lr, r3
 8006e1e:	4770      	bx	lr

08006e20 <_fini>:
 8006e20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e22:	bf00      	nop
 8006e24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006e26:	bc08      	pop	{r3}
 8006e28:	469e      	mov	lr, r3
 8006e2a:	4770      	bx	lr
