<stg><name>latnrm_Pipeline_VITIS_LOOP_33_3</name>


<trans_list>

<trans id="2471" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2472" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2473" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2476" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %right_V_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_31"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %left_V_31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="left_V_31"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %right_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %right_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %right_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %right_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %right_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %right_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_5"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %right_V_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_6"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %right_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_7"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %right_V_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_8"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %right_V_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_9"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %right_V_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_10"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %right_V_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_11"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %right_V_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_12"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %right_V_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_13"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %right_V_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_14"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %right_V_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_15"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %right_V_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_16"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %right_V_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_17"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %right_V_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_18"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %right_V_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_19"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %right_V_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_20"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %right_V_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_21"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %right_V_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_22"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %right_V_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_23"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %right_V_24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_24"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %right_V_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_25"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:28 %right_V_26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_26"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:29 %right_V_27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_27"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:30 %right_V_28 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_28"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:31 %right_V_29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_29"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:32 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:33 %r_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:34 %right_V_30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="right_V_30"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:35 %conv7_i_31_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_31

]]></Node>
<StgValue><ssdm name="conv7_i_31_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:36 %conv7_i_30_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_30

]]></Node>
<StgValue><ssdm name="conv7_i_30_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:37 %conv7_i_29_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_29

]]></Node>
<StgValue><ssdm name="conv7_i_29_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:38 %conv7_i_28_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_28

]]></Node>
<StgValue><ssdm name="conv7_i_28_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:39 %conv7_i_27_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_27

]]></Node>
<StgValue><ssdm name="conv7_i_27_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:40 %conv7_i_26_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_26

]]></Node>
<StgValue><ssdm name="conv7_i_26_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:41 %conv7_i_25_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_25

]]></Node>
<StgValue><ssdm name="conv7_i_25_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:42 %conv7_i_24_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_24

]]></Node>
<StgValue><ssdm name="conv7_i_24_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:43 %conv7_i_23_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_23

]]></Node>
<StgValue><ssdm name="conv7_i_23_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:44 %conv7_i_22_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_22

]]></Node>
<StgValue><ssdm name="conv7_i_22_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:45 %conv7_i_21_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_21

]]></Node>
<StgValue><ssdm name="conv7_i_21_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:46 %conv7_i_20_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_20

]]></Node>
<StgValue><ssdm name="conv7_i_20_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:47 %conv7_i_19_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_19

]]></Node>
<StgValue><ssdm name="conv7_i_19_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:48 %conv7_i_18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_18

]]></Node>
<StgValue><ssdm name="conv7_i_18_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:49 %conv7_i_17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_17

]]></Node>
<StgValue><ssdm name="conv7_i_17_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:50 %conv7_i_16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_16

]]></Node>
<StgValue><ssdm name="conv7_i_16_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:51 %conv7_i_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_15

]]></Node>
<StgValue><ssdm name="conv7_i_15_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:52 %conv7_i_14_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_14

]]></Node>
<StgValue><ssdm name="conv7_i_14_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:53 %conv7_i_13_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_13

]]></Node>
<StgValue><ssdm name="conv7_i_13_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:54 %conv7_i_12_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_12

]]></Node>
<StgValue><ssdm name="conv7_i_12_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:55 %conv7_i_11_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_11

]]></Node>
<StgValue><ssdm name="conv7_i_11_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:56 %conv7_i_10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_10

]]></Node>
<StgValue><ssdm name="conv7_i_10_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:57 %conv7_i_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_9

]]></Node>
<StgValue><ssdm name="conv7_i_9_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:58 %conv7_i_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_8

]]></Node>
<StgValue><ssdm name="conv7_i_8_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:59 %conv7_i_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_7

]]></Node>
<StgValue><ssdm name="conv7_i_7_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:60 %conv7_i_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_6

]]></Node>
<StgValue><ssdm name="conv7_i_6_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:61 %conv7_i_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_5

]]></Node>
<StgValue><ssdm name="conv7_i_5_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:62 %conv7_i_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_4

]]></Node>
<StgValue><ssdm name="conv7_i_4_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:63 %conv7_i_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_3

]]></Node>
<StgValue><ssdm name="conv7_i_3_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:64 %conv7_i_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_2

]]></Node>
<StgValue><ssdm name="conv7_i_2_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
newFuncRoot:65 %sext_ln33_read = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %sext_ln33

]]></Node>
<StgValue><ssdm name="sext_ln33_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:66 %conv7_i_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv7_i_1

]]></Node>
<StgValue><ssdm name="conv7_i_1_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:67 %r_V_156_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_156

]]></Node>
<StgValue><ssdm name="r_V_156_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:68 %r_V_152_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_152

]]></Node>
<StgValue><ssdm name="r_V_152_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:69 %r_V_147_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_147

]]></Node>
<StgValue><ssdm name="r_V_147_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:70 %r_V_142_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_142

]]></Node>
<StgValue><ssdm name="r_V_142_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:71 %r_V_137_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_137

]]></Node>
<StgValue><ssdm name="r_V_137_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:72 %r_V_132_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_132

]]></Node>
<StgValue><ssdm name="r_V_132_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:73 %r_V_127_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_127

]]></Node>
<StgValue><ssdm name="r_V_127_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:74 %r_V_122_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_122

]]></Node>
<StgValue><ssdm name="r_V_122_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:75 %r_V_117_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_117

]]></Node>
<StgValue><ssdm name="r_V_117_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:76 %r_V_112_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_112

]]></Node>
<StgValue><ssdm name="r_V_112_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:77 %r_V_107_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_107

]]></Node>
<StgValue><ssdm name="r_V_107_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:78 %r_V_102_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_102

]]></Node>
<StgValue><ssdm name="r_V_102_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:79 %r_V_97_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_97

]]></Node>
<StgValue><ssdm name="r_V_97_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:80 %r_V_92_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_92

]]></Node>
<StgValue><ssdm name="r_V_92_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:81 %r_V_87_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_87

]]></Node>
<StgValue><ssdm name="r_V_87_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:82 %r_V_82_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_82

]]></Node>
<StgValue><ssdm name="r_V_82_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:83 %r_V_77_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_77

]]></Node>
<StgValue><ssdm name="r_V_77_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:84 %r_V_72_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_72

]]></Node>
<StgValue><ssdm name="r_V_72_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:85 %r_V_67_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_67

]]></Node>
<StgValue><ssdm name="r_V_67_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:86 %r_V_62_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_62

]]></Node>
<StgValue><ssdm name="r_V_62_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:87 %r_V_57_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_57

]]></Node>
<StgValue><ssdm name="r_V_57_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:88 %r_V_52_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_52

]]></Node>
<StgValue><ssdm name="r_V_52_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:89 %r_V_47_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_47

]]></Node>
<StgValue><ssdm name="r_V_47_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:90 %r_V_42_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_42

]]></Node>
<StgValue><ssdm name="r_V_42_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:91 %r_V_37_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_37

]]></Node>
<StgValue><ssdm name="r_V_37_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:92 %r_V_32_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_32

]]></Node>
<StgValue><ssdm name="r_V_32_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:93 %r_V_27_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_27

]]></Node>
<StgValue><ssdm name="r_V_27_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:94 %r_V_22_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_22

]]></Node>
<StgValue><ssdm name="r_V_22_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:95 %r_V_17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_17

]]></Node>
<StgValue><ssdm name="r_V_17_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:96 %r_V_12_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_12

]]></Node>
<StgValue><ssdm name="r_V_12_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:97 %r_V_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_7

]]></Node>
<StgValue><ssdm name="r_V_7_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:98 %r_V_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r_V_5

]]></Node>
<StgValue><ssdm name="r_V_5_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:99 %int_state_V_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_1

]]></Node>
<StgValue><ssdm name="int_state_V_load_1_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:100 %int_state_V_load_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_2

]]></Node>
<StgValue><ssdm name="int_state_V_load_2_read"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:101 %int_state_V_load_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_3

]]></Node>
<StgValue><ssdm name="int_state_V_load_3_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:102 %int_state_V_load_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_4

]]></Node>
<StgValue><ssdm name="int_state_V_load_4_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:103 %int_state_V_load_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_5

]]></Node>
<StgValue><ssdm name="int_state_V_load_5_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:104 %int_state_V_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_6

]]></Node>
<StgValue><ssdm name="int_state_V_load_6_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:105 %int_state_V_load_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_7

]]></Node>
<StgValue><ssdm name="int_state_V_load_7_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:106 %int_state_V_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_8

]]></Node>
<StgValue><ssdm name="int_state_V_load_8_read"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:107 %int_state_V_load_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_9

]]></Node>
<StgValue><ssdm name="int_state_V_load_9_read"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:108 %int_state_V_load_10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_10

]]></Node>
<StgValue><ssdm name="int_state_V_load_10_read"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:109 %int_state_V_load_11_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_11

]]></Node>
<StgValue><ssdm name="int_state_V_load_11_read"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:110 %int_state_V_load_12_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_12

]]></Node>
<StgValue><ssdm name="int_state_V_load_12_read"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:111 %int_state_V_load_13_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_13

]]></Node>
<StgValue><ssdm name="int_state_V_load_13_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:112 %int_state_V_load_14_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_14

]]></Node>
<StgValue><ssdm name="int_state_V_load_14_read"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:113 %int_state_V_load_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_15

]]></Node>
<StgValue><ssdm name="int_state_V_load_15_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:114 %int_state_V_load_16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_16

]]></Node>
<StgValue><ssdm name="int_state_V_load_16_read"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:115 %int_state_V_load_17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_17

]]></Node>
<StgValue><ssdm name="int_state_V_load_17_read"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:116 %int_state_V_load_18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_18

]]></Node>
<StgValue><ssdm name="int_state_V_load_18_read"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:117 %int_state_V_load_19_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_19

]]></Node>
<StgValue><ssdm name="int_state_V_load_19_read"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:118 %int_state_V_load_20_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_20

]]></Node>
<StgValue><ssdm name="int_state_V_load_20_read"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:119 %int_state_V_load_21_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_21

]]></Node>
<StgValue><ssdm name="int_state_V_load_21_read"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:120 %int_state_V_load_22_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_22

]]></Node>
<StgValue><ssdm name="int_state_V_load_22_read"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:121 %int_state_V_load_23_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_23

]]></Node>
<StgValue><ssdm name="int_state_V_load_23_read"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:122 %int_state_V_load_24_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_24

]]></Node>
<StgValue><ssdm name="int_state_V_load_24_read"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:123 %int_state_V_load_25_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_25

]]></Node>
<StgValue><ssdm name="int_state_V_load_25_read"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:124 %int_state_V_load_26_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_26

]]></Node>
<StgValue><ssdm name="int_state_V_load_26_read"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:125 %int_state_V_load_27_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_27

]]></Node>
<StgValue><ssdm name="int_state_V_load_27_read"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:126 %int_state_V_load_28_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_28

]]></Node>
<StgValue><ssdm name="int_state_V_load_28_read"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:127 %int_state_V_load_29_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_29

]]></Node>
<StgValue><ssdm name="int_state_V_load_29_read"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:128 %int_state_V_load_30_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_30

]]></Node>
<StgValue><ssdm name="int_state_V_load_30_read"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:129 %int_state_V_load_31_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %int_state_V_load_31

]]></Node>
<StgValue><ssdm name="int_state_V_load_31_read"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:130 %conv7_i_31_cast = sext i32 %conv7_i_31_read

]]></Node>
<StgValue><ssdm name="conv7_i_31_cast"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:131 %conv7_i_30_cast = sext i32 %conv7_i_30_read

]]></Node>
<StgValue><ssdm name="conv7_i_30_cast"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:132 %conv7_i_29_cast = sext i32 %conv7_i_29_read

]]></Node>
<StgValue><ssdm name="conv7_i_29_cast"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:133 %conv7_i_28_cast = sext i32 %conv7_i_28_read

]]></Node>
<StgValue><ssdm name="conv7_i_28_cast"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:134 %conv7_i_27_cast = sext i32 %conv7_i_27_read

]]></Node>
<StgValue><ssdm name="conv7_i_27_cast"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:135 %conv7_i_26_cast = sext i32 %conv7_i_26_read

]]></Node>
<StgValue><ssdm name="conv7_i_26_cast"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:136 %conv7_i_25_cast = sext i32 %conv7_i_25_read

]]></Node>
<StgValue><ssdm name="conv7_i_25_cast"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:137 %conv7_i_24_cast = sext i32 %conv7_i_24_read

]]></Node>
<StgValue><ssdm name="conv7_i_24_cast"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:138 %conv7_i_23_cast = sext i32 %conv7_i_23_read

]]></Node>
<StgValue><ssdm name="conv7_i_23_cast"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:139 %conv7_i_22_cast = sext i32 %conv7_i_22_read

]]></Node>
<StgValue><ssdm name="conv7_i_22_cast"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:140 %conv7_i_21_cast = sext i32 %conv7_i_21_read

]]></Node>
<StgValue><ssdm name="conv7_i_21_cast"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:141 %conv7_i_20_cast = sext i32 %conv7_i_20_read

]]></Node>
<StgValue><ssdm name="conv7_i_20_cast"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:142 %conv7_i_19_cast = sext i32 %conv7_i_19_read

]]></Node>
<StgValue><ssdm name="conv7_i_19_cast"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:143 %conv7_i_18_cast = sext i32 %conv7_i_18_read

]]></Node>
<StgValue><ssdm name="conv7_i_18_cast"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:144 %conv7_i_17_cast = sext i32 %conv7_i_17_read

]]></Node>
<StgValue><ssdm name="conv7_i_17_cast"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:145 %conv7_i_16_cast = sext i32 %conv7_i_16_read

]]></Node>
<StgValue><ssdm name="conv7_i_16_cast"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:146 %conv7_i_15_cast = sext i32 %conv7_i_15_read

]]></Node>
<StgValue><ssdm name="conv7_i_15_cast"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:147 %conv7_i_14_cast = sext i32 %conv7_i_14_read

]]></Node>
<StgValue><ssdm name="conv7_i_14_cast"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:148 %conv7_i_13_cast = sext i32 %conv7_i_13_read

]]></Node>
<StgValue><ssdm name="conv7_i_13_cast"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:149 %conv7_i_12_cast = sext i32 %conv7_i_12_read

]]></Node>
<StgValue><ssdm name="conv7_i_12_cast"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:150 %conv7_i_11_cast = sext i32 %conv7_i_11_read

]]></Node>
<StgValue><ssdm name="conv7_i_11_cast"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:151 %conv7_i_10_cast = sext i32 %conv7_i_10_read

]]></Node>
<StgValue><ssdm name="conv7_i_10_cast"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:152 %conv7_i_9_cast = sext i32 %conv7_i_9_read

]]></Node>
<StgValue><ssdm name="conv7_i_9_cast"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:153 %conv7_i_8_cast = sext i32 %conv7_i_8_read

]]></Node>
<StgValue><ssdm name="conv7_i_8_cast"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:154 %conv7_i_7_cast = sext i32 %conv7_i_7_read

]]></Node>
<StgValue><ssdm name="conv7_i_7_cast"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:155 %conv7_i_6_cast = sext i32 %conv7_i_6_read

]]></Node>
<StgValue><ssdm name="conv7_i_6_cast"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:156 %conv7_i_5_cast = sext i32 %conv7_i_5_read

]]></Node>
<StgValue><ssdm name="conv7_i_5_cast"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:157 %conv7_i_4_cast = sext i32 %conv7_i_4_read

]]></Node>
<StgValue><ssdm name="conv7_i_4_cast"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:158 %conv7_i_3_cast = sext i32 %conv7_i_3_read

]]></Node>
<StgValue><ssdm name="conv7_i_3_cast"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:159 %conv7_i_2_cast = sext i32 %conv7_i_2_read

]]></Node>
<StgValue><ssdm name="conv7_i_2_cast"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="48">
<![CDATA[
newFuncRoot:160 %sext_ln33_cast = sext i48 %sext_ln33_read

]]></Node>
<StgValue><ssdm name="sext_ln33_cast"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:161 %conv7_i_1_cast = sext i32 %conv7_i_1_read

]]></Node>
<StgValue><ssdm name="conv7_i_1_cast"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:162 %r_V_156_cast = sext i32 %r_V_156_read

]]></Node>
<StgValue><ssdm name="r_V_156_cast"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:163 %r_V_152_cast = sext i32 %r_V_152_read

]]></Node>
<StgValue><ssdm name="r_V_152_cast"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:164 %r_V_147_cast = sext i32 %r_V_147_read

]]></Node>
<StgValue><ssdm name="r_V_147_cast"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:165 %r_V_142_cast = sext i32 %r_V_142_read

]]></Node>
<StgValue><ssdm name="r_V_142_cast"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:166 %r_V_137_cast = sext i32 %r_V_137_read

]]></Node>
<StgValue><ssdm name="r_V_137_cast"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:167 %r_V_132_cast = sext i32 %r_V_132_read

]]></Node>
<StgValue><ssdm name="r_V_132_cast"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:168 %r_V_127_cast = sext i32 %r_V_127_read

]]></Node>
<StgValue><ssdm name="r_V_127_cast"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:169 %r_V_122_cast = sext i32 %r_V_122_read

]]></Node>
<StgValue><ssdm name="r_V_122_cast"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:170 %r_V_117_cast = sext i32 %r_V_117_read

]]></Node>
<StgValue><ssdm name="r_V_117_cast"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:171 %r_V_112_cast = sext i32 %r_V_112_read

]]></Node>
<StgValue><ssdm name="r_V_112_cast"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:172 %r_V_107_cast = sext i32 %r_V_107_read

]]></Node>
<StgValue><ssdm name="r_V_107_cast"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:173 %r_V_102_cast = sext i32 %r_V_102_read

]]></Node>
<StgValue><ssdm name="r_V_102_cast"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:174 %r_V_97_cast = sext i32 %r_V_97_read

]]></Node>
<StgValue><ssdm name="r_V_97_cast"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:175 %r_V_92_cast = sext i32 %r_V_92_read

]]></Node>
<StgValue><ssdm name="r_V_92_cast"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:176 %r_V_87_cast = sext i32 %r_V_87_read

]]></Node>
<StgValue><ssdm name="r_V_87_cast"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:177 %r_V_82_cast = sext i32 %r_V_82_read

]]></Node>
<StgValue><ssdm name="r_V_82_cast"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:178 %r_V_77_cast = sext i32 %r_V_77_read

]]></Node>
<StgValue><ssdm name="r_V_77_cast"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:179 %r_V_72_cast = sext i32 %r_V_72_read

]]></Node>
<StgValue><ssdm name="r_V_72_cast"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:180 %r_V_67_cast = sext i32 %r_V_67_read

]]></Node>
<StgValue><ssdm name="r_V_67_cast"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:181 %r_V_62_cast = sext i32 %r_V_62_read

]]></Node>
<StgValue><ssdm name="r_V_62_cast"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:182 %r_V_57_cast = sext i32 %r_V_57_read

]]></Node>
<StgValue><ssdm name="r_V_57_cast"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:183 %r_V_52_cast = sext i32 %r_V_52_read

]]></Node>
<StgValue><ssdm name="r_V_52_cast"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:184 %r_V_47_cast = sext i32 %r_V_47_read

]]></Node>
<StgValue><ssdm name="r_V_47_cast"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:185 %r_V_42_cast = sext i32 %r_V_42_read

]]></Node>
<StgValue><ssdm name="r_V_42_cast"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:186 %r_V_37_cast = sext i32 %r_V_37_read

]]></Node>
<StgValue><ssdm name="r_V_37_cast"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:187 %r_V_32_cast = sext i32 %r_V_32_read

]]></Node>
<StgValue><ssdm name="r_V_32_cast"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:188 %r_V_27_cast = sext i32 %r_V_27_read

]]></Node>
<StgValue><ssdm name="r_V_27_cast"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:189 %r_V_22_cast = sext i32 %r_V_22_read

]]></Node>
<StgValue><ssdm name="r_V_22_cast"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:190 %r_V_17_cast = sext i32 %r_V_17_read

]]></Node>
<StgValue><ssdm name="r_V_17_cast"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:191 %r_V_12_cast = sext i32 %r_V_12_read

]]></Node>
<StgValue><ssdm name="r_V_12_cast"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:192 %r_V_7_cast = sext i32 %r_V_7_read

]]></Node>
<StgValue><ssdm name="r_V_7_cast"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:193 %r_V_5_cast = sext i32 %r_V_5_read

]]></Node>
<StgValue><ssdm name="r_V_5_cast"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:194 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outa, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:195 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:196 %store_ln0 = store i32 %int_state_V_load_31_read, i32 %right_V_30

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:197 %store_ln0 = store i32 0, i32 %r_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:198 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:199 %store_ln0 = store i32 %int_state_V_load_30_read, i32 %right_V_29

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:200 %store_ln0 = store i32 %int_state_V_load_29_read, i32 %right_V_28

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:201 %store_ln0 = store i32 %int_state_V_load_28_read, i32 %right_V_27

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:202 %store_ln0 = store i32 %int_state_V_load_27_read, i32 %right_V_26

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:203 %store_ln0 = store i32 %int_state_V_load_26_read, i32 %right_V_25

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:204 %store_ln0 = store i32 %int_state_V_load_25_read, i32 %right_V_24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:205 %store_ln0 = store i32 %int_state_V_load_24_read, i32 %right_V_23

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:206 %store_ln0 = store i32 %int_state_V_load_23_read, i32 %right_V_22

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:207 %store_ln0 = store i32 %int_state_V_load_22_read, i32 %right_V_21

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:208 %store_ln0 = store i32 %int_state_V_load_21_read, i32 %right_V_20

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:209 %store_ln0 = store i32 %int_state_V_load_20_read, i32 %right_V_19

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:210 %store_ln0 = store i32 %int_state_V_load_19_read, i32 %right_V_18

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:211 %store_ln0 = store i32 %int_state_V_load_18_read, i32 %right_V_17

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:212 %store_ln0 = store i32 %int_state_V_load_17_read, i32 %right_V_16

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:213 %store_ln0 = store i32 %int_state_V_load_16_read, i32 %right_V_15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:214 %store_ln0 = store i32 %int_state_V_load_15_read, i32 %right_V_14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:215 %store_ln0 = store i32 %int_state_V_load_14_read, i32 %right_V_13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:216 %store_ln0 = store i32 %int_state_V_load_13_read, i32 %right_V_12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:217 %store_ln0 = store i32 %int_state_V_load_12_read, i32 %right_V_11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:218 %store_ln0 = store i32 %int_state_V_load_11_read, i32 %right_V_10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:219 %store_ln0 = store i32 %int_state_V_load_10_read, i32 %right_V_9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:220 %store_ln0 = store i32 %int_state_V_load_9_read, i32 %right_V_8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:221 %store_ln0 = store i32 %int_state_V_load_8_read, i32 %right_V_7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:222 %store_ln0 = store i32 %int_state_V_load_7_read, i32 %right_V_6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:223 %store_ln0 = store i32 %int_state_V_load_6_read, i32 %right_V_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:224 %store_ln0 = store i32 %int_state_V_load_5_read, i32 %right_V_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:225 %store_ln0 = store i32 %int_state_V_load_4_read, i32 %right_V_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:226 %store_ln0 = store i32 %int_state_V_load_3_read, i32 %right_V_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:227 %store_ln0 = store i32 %int_state_V_load_2_read, i32 %right_V_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:228 %store_ln0 = store i32 %int_state_V_load_1_read, i32 %right_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:229 %br_ln0 = br void %for.body36

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body36:0 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body36:3 %icmp_ln33 = icmp_eq  i7 %i_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body36:5 %add_ln33 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body36:6 %br_ln33 = br i1 %icmp_ln33, void %for.body36.split_ifconv, void %VITIS_LOOP_57_6.exitStub

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="7">
<![CDATA[
for.body36.split_ifconv:30 %zext_ln33 = zext i7 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body36.split_ifconv:33 %data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="6">
<![CDATA[
for.body36.split_ifconv:34 %data_load = load i6 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2111 %store_ln33 = store i7 %add_ln33, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="246" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="6">
<![CDATA[
for.body36.split_ifconv:34 %data_load = load i6 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:35 %bitcast_ln36 = bitcast i32 %data_load

]]></Node>
<StgValue><ssdm name="bitcast_ln36"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:36 %d = fpext i32 %bitcast_ln36

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="249" st_id="3" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:36 %d = fpext i32 %bitcast_ln36

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:37 %ireg = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="63" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:38 %trunc_ln544 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln544"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:39 %neg_src_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="neg_src_92"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:40 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="11">
<![CDATA[
for.body36.split_ifconv:41 %zext_ln455 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln455"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="52" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:42 %trunc_ln554 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln554"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
for.body36.split_ifconv:43 %p_Result_37 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554

]]></Node>
<StgValue><ssdm name="p_Result_37"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="54" op_0_bw="53">
<![CDATA[
for.body36.split_ifconv:44 %zext_ln558 = zext i53 %p_Result_37

]]></Node>
<StgValue><ssdm name="zext_ln558"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body36.split_ifconv:45 %man_V_1 = sub i54 0, i54 %zext_ln558

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
for.body36.split_ifconv:46 %man_V = select i1 %neg_src_92, i54 %man_V_1, i54 %zext_ln558

]]></Node>
<StgValue><ssdm name="man_V"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.body36.split_ifconv:47 %icmp_ln560 = icmp_eq  i63 %trunc_ln544, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body36.split_ifconv:48 %F2 = sub i12 1075, i12 %zext_ln455

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body36.split_ifconv:49 %icmp_ln570 = icmp_sgt  i12 %F2, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln570"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body36.split_ifconv:50 %add_ln570 = add i12 %F2, i12 4080

]]></Node>
<StgValue><ssdm name="add_ln570"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body36.split_ifconv:51 %sub_ln570 = sub i12 16, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln570"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
for.body36.split_ifconv:52 %sh_amt = select i1 %icmp_ln570, i12 %add_ln570, i12 %sub_ln570

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="12">
<![CDATA[
for.body36.split_ifconv:53 %sext_ln570 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln570"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body36.split_ifconv:54 %icmp_ln571 = icmp_eq  i12 %F2, i12 16

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="54">
<![CDATA[
for.body36.split_ifconv:55 %trunc_ln572 = trunc i54 %man_V

]]></Node>
<StgValue><ssdm name="trunc_ln572"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body36.split_ifconv:56 %icmp_ln574 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:57 %tmp = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body36.split_ifconv:58 %icmp_ln592 = icmp_eq  i7 %tmp, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln592"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="54" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:59 %zext_ln575 = zext i32 %sext_ln570

]]></Node>
<StgValue><ssdm name="zext_ln575"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body36.split_ifconv:60 %ashr_ln575 = ashr i54 %man_V, i54 %zext_ln575

]]></Node>
<StgValue><ssdm name="ashr_ln575"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="54">
<![CDATA[
for.body36.split_ifconv:61 %trunc_ln575 = trunc i54 %ashr_ln575

]]></Node>
<StgValue><ssdm name="trunc_ln575"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:62 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_load, i32 31

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:63 %select_ln577 = select i1 %tmp_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="select_ln577"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split_ifconv:64 %shl_ln593 = shl i32 %trunc_ln572, i32 %sext_ln570

]]></Node>
<StgValue><ssdm name="shl_ln593"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:65 %select_ln571 = select i1 %icmp_ln571, i32 %trunc_ln572, i32 0

]]></Node>
<StgValue><ssdm name="select_ln571"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:66 %xor_ln571 = xor i1 %icmp_ln571, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:67 %and_ln570 = and i1 %icmp_ln570, i1 %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln570"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:68 %and_ln574 = and i1 %and_ln570, i1 %icmp_ln574

]]></Node>
<StgValue><ssdm name="and_ln574"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:69 %select_ln574 = select i1 %and_ln574, i32 %trunc_ln575, i32 %select_ln571

]]></Node>
<StgValue><ssdm name="select_ln574"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:70 %xor_ln574 = xor i1 %icmp_ln574, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln574"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:71 %and_ln574_1 = and i1 %and_ln570, i1 %xor_ln574

]]></Node>
<StgValue><ssdm name="and_ln574_1"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:72 %select_ln574_1 = select i1 %and_ln574_1, i32 %select_ln577, i32 %select_ln574

]]></Node>
<StgValue><ssdm name="select_ln574_1"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:73 %tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %F2, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body36.split_ifconv:74 %icmp_ln570_1 = icmp_slt  i8 %tmp_17, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln570_1"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:75 %and_ln592 = and i1 %icmp_ln570_1, i1 %icmp_ln592

]]></Node>
<StgValue><ssdm name="and_ln592"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:76 %p_Val2_12 = select i1 %and_ln592, i32 %shl_ln593, i32 %select_ln574_1

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body36.split_ifconv:77 %add_ln601 = add i12 %zext_ln455, i12 3074

]]></Node>
<StgValue><ssdm name="add_ln601"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:78 %tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln601, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body36.split_ifconv:79 %icmp_ln600 = icmp_sgt  i8 %tmp_19, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln600"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body36.split_ifconv:80 %pos1 = add i12 %F2, i12 16

]]></Node>
<StgValue><ssdm name="pos1"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="12">
<![CDATA[
for.body36.split_ifconv:81 %sext_ln607 = sext i12 %pos1

]]></Node>
<StgValue><ssdm name="sext_ln607"/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body36.split_ifconv:82 %pos2 = add i12 %F2, i12 17

]]></Node>
<StgValue><ssdm name="pos2"/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:83 %p_Result_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_12, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_38"/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body36.split_ifconv:84 %icmp_ln610 = icmp_slt  i12 %pos1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln610"/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:85 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos1, i32 11

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:86 %Range1_all_ones_1 = xor i1 %tmp_23, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1"/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body36.split_ifconv:87 %icmp_ln610_1 = icmp_ult  i12 %pos1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln610_1"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:88 %lD = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %man_V, i32 %sext_ln607

]]></Node>
<StgValue><ssdm name="lD"/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:89 %Range1_all_ones_2 = and i1 %icmp_ln610_1, i1 %lD

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body36.split_ifconv:90 %icmp_ln620 = icmp_slt  i12 %pos2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body36.split_ifconv:91 %icmp_ln620_1 = icmp_ult  i12 %pos2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620_1"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="12">
<![CDATA[
for.body36.split_ifconv:92 %sext_ln624 = sext i12 %pos2

]]></Node>
<StgValue><ssdm name="sext_ln624"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="54" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:93 %zext_ln624 = zext i32 %sext_ln624

]]></Node>
<StgValue><ssdm name="zext_ln624"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body36.split_ifconv:94 %Range2_V_1 = lshr i54 %man_V, i54 %zext_ln624

]]></Node>
<StgValue><ssdm name="Range2_V_1"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body36.split_ifconv:95 %r_V_1 = lshr i54 18014398509481983, i54 %zext_ln624

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body36.split_ifconv:96 %Range2_all_ones = icmp_eq  i54 %Range2_V_1, i54 %r_V_1

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:97 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %pos2, i32 11

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:98 %Range2_all_ones_1 = xor i1 %tmp_25, i1 1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body36.split_ifconv:99 %Range2_all_ones_2 = select i1 %icmp_ln620_1, i1 %Range2_all_ones, i1 %Range2_all_ones_1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_2"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:100 %Range1_all_ones = and i1 %Range2_all_ones_2, i1 %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:101 %Range1_all_zeros_1 = xor i1 %Range1_all_ones_2, i1 1

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="54" op_1_bw="54">
<![CDATA[
for.body36.split_ifconv:102 %icmp_ln630 = icmp_eq  i54 %Range2_V_1, i54 0

]]></Node>
<StgValue><ssdm name="icmp_ln630"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:103 %and_ln630 = and i1 %icmp_ln630, i1 %Range1_all_zeros_1

]]></Node>
<StgValue><ssdm name="and_ln630"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body36.split_ifconv:104 %icmp_ln631 = icmp_eq  i12 %pos2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln631"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body36.split_ifconv:105 %select_ln631 = select i1 %icmp_ln631, i1 %Range1_all_zeros_1, i1 %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="select_ln631"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body36.split_ifconv:106 %select_ln631_1 = select i1 %icmp_ln631, i1 %Range1_all_ones_2, i1 %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="select_ln631_1"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:107 %xor_ln610 = xor i1 %icmp_ln610, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln610"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:108 %or_ln610 = or i1 %select_ln631, i1 %xor_ln610

]]></Node>
<StgValue><ssdm name="or_ln610"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:109 %and_ln628 = and i1 %icmp_ln620, i1 %icmp_ln610

]]></Node>
<StgValue><ssdm name="and_ln628"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:110 %and_ln628_1 = and i1 %and_ln628, i1 %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="and_ln628_1"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body36.split_ifconv:111 %deleted_zeros = select i1 %and_ln628_1, i1 %and_ln630, i1 %or_ln610

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:112 %or_ln610_1 = or i1 %select_ln631_1, i1 %xor_ln610

]]></Node>
<StgValue><ssdm name="or_ln610_1"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body36.split_ifconv:113 %deleted_ones = select i1 %and_ln628_1, i1 %Range1_all_ones, i1 %or_ln610_1

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:114 %or_ln610_2 = or i1 %icmp_ln610, i1 %p_Result_38

]]></Node>
<StgValue><ssdm name="or_ln610_2"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:115 %xor_ln647 = xor i1 %deleted_zeros, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln647"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:116 %or_ln647 = or i1 %p_Result_38, i1 %xor_ln647

]]></Node>
<StgValue><ssdm name="or_ln647"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:117 %xor_ln647_1 = xor i1 %neg_src_92, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln647_1"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:118 %overflow = and i1 %or_ln647, i1 %xor_ln647_1

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:119 %and_ln648 = and i1 %p_Result_38, i1 %deleted_ones

]]></Node>
<StgValue><ssdm name="and_ln648"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:120 %xor_ln648 = xor i1 %and_ln648, i1 %or_ln610_2

]]></Node>
<StgValue><ssdm name="xor_ln648"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:121 %underflow = and i1 %xor_ln648, i1 %neg_src_92

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:122 %or_ln302 = or i1 %underflow, i1 %overflow

]]></Node>
<StgValue><ssdm name="or_ln302"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:123 %select_ln346 = select i1 %overflow, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:124 %xor_ln560 = xor i1 %icmp_ln560, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:125 %and_ln302 = and i1 %icmp_ln600, i1 %xor_ln560

]]></Node>
<StgValue><ssdm name="and_ln302"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:126 %and_ln302_1 = and i1 %and_ln302, i1 %or_ln302

]]></Node>
<StgValue><ssdm name="and_ln302_1"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:127 %select_ln302 = select i1 %and_ln302_1, i32 %select_ln346, i32 %p_Val2_12

]]></Node>
<StgValue><ssdm name="select_ln302"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:128 %left_V = select i1 %icmp_ln560, i32 0, i32 %select_ln302

]]></Node>
<StgValue><ssdm name="left_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36:1 %bottom_V = load i32 %r_V

]]></Node>
<StgValue><ssdm name="bottom_V"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36:2 %right_V_32 = load i32 %right_V_30

]]></Node>
<StgValue><ssdm name="right_V_32"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body36:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:0 %right_V_load_1 = load i32 %right_V

]]></Node>
<StgValue><ssdm name="right_V_load_1"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:1 %right_V_1_load_1 = load i32 %right_V_1

]]></Node>
<StgValue><ssdm name="right_V_1_load_1"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:2 %right_V_2_load_1 = load i32 %right_V_2

]]></Node>
<StgValue><ssdm name="right_V_2_load_1"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:3 %right_V_3_load_1 = load i32 %right_V_3

]]></Node>
<StgValue><ssdm name="right_V_3_load_1"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:4 %right_V_4_load_1 = load i32 %right_V_4

]]></Node>
<StgValue><ssdm name="right_V_4_load_1"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:5 %right_V_5_load_1 = load i32 %right_V_5

]]></Node>
<StgValue><ssdm name="right_V_5_load_1"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:6 %right_V_6_load_1 = load i32 %right_V_6

]]></Node>
<StgValue><ssdm name="right_V_6_load_1"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:7 %right_V_7_load_1 = load i32 %right_V_7

]]></Node>
<StgValue><ssdm name="right_V_7_load_1"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:8 %right_V_8_load_1 = load i32 %right_V_8

]]></Node>
<StgValue><ssdm name="right_V_8_load_1"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:9 %right_V_9_load_1 = load i32 %right_V_9

]]></Node>
<StgValue><ssdm name="right_V_9_load_1"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:10 %right_V_10_load_1 = load i32 %right_V_10

]]></Node>
<StgValue><ssdm name="right_V_10_load_1"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:11 %right_V_11_load_1 = load i32 %right_V_11

]]></Node>
<StgValue><ssdm name="right_V_11_load_1"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:12 %right_V_12_load_1 = load i32 %right_V_12

]]></Node>
<StgValue><ssdm name="right_V_12_load_1"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:13 %right_V_13_load_1 = load i32 %right_V_13

]]></Node>
<StgValue><ssdm name="right_V_13_load_1"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:14 %right_V_14_load_1 = load i32 %right_V_14

]]></Node>
<StgValue><ssdm name="right_V_14_load_1"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:15 %right_V_15_load_1 = load i32 %right_V_15

]]></Node>
<StgValue><ssdm name="right_V_15_load_1"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:16 %right_V_16_load_1 = load i32 %right_V_16

]]></Node>
<StgValue><ssdm name="right_V_16_load_1"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:17 %right_V_17_load_1 = load i32 %right_V_17

]]></Node>
<StgValue><ssdm name="right_V_17_load_1"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:18 %right_V_18_load_1 = load i32 %right_V_18

]]></Node>
<StgValue><ssdm name="right_V_18_load_1"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:19 %right_V_19_load_1 = load i32 %right_V_19

]]></Node>
<StgValue><ssdm name="right_V_19_load_1"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:20 %right_V_20_load_1 = load i32 %right_V_20

]]></Node>
<StgValue><ssdm name="right_V_20_load_1"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:21 %right_V_21_load_1 = load i32 %right_V_21

]]></Node>
<StgValue><ssdm name="right_V_21_load_1"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:22 %right_V_22_load_1 = load i32 %right_V_22

]]></Node>
<StgValue><ssdm name="right_V_22_load_1"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:23 %right_V_23_load_1 = load i32 %right_V_23

]]></Node>
<StgValue><ssdm name="right_V_23_load_1"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:24 %right_V_24_load_1 = load i32 %right_V_24

]]></Node>
<StgValue><ssdm name="right_V_24_load_1"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:25 %right_V_25_load_1 = load i32 %right_V_25

]]></Node>
<StgValue><ssdm name="right_V_25_load_1"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:26 %right_V_26_load_1 = load i32 %right_V_26

]]></Node>
<StgValue><ssdm name="right_V_26_load_1"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:27 %right_V_27_load_1 = load i32 %right_V_27

]]></Node>
<StgValue><ssdm name="right_V_27_load_1"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:28 %right_V_28_load_1 = load i32 %right_V_28

]]></Node>
<StgValue><ssdm name="right_V_28_load_1"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:29 %right_V_29_load_1 = load i32 %right_V_29

]]></Node>
<StgValue><ssdm name="right_V_29_load_1"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:129 %sext_ln1273 = sext i32 %left_V

]]></Node>
<StgValue><ssdm name="sext_ln1273"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:130 %r_V_218 = mul i64 %sext_ln1273, i64 %r_V_5_cast

]]></Node>
<StgValue><ssdm name="r_V_218"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:131 %sext_ln1273_1 = sext i32 %right_V_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_1"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:132 %r_V_219 = mul i64 %sext_ln1273_1, i64 %r_V_7_cast

]]></Node>
<StgValue><ssdm name="r_V_219"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:133 %ret_V = sub i64 %r_V_218, i64 %r_V_219

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:134 %p_Result_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_39"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:135 %p_Val2_14 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:136 %p_Result_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_40"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:137 %tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:138 %icmp_ln878 = icmp_ne  i16 %tmp_s, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:139 %or_ln895 = or i1 %p_Result_40, i1 %icmp_ln878

]]></Node>
<StgValue><ssdm name="or_ln895"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:140 %xor_ln895 = xor i1 %p_Result_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:141 %overflow_1 = and i1 %or_ln895, i1 %xor_ln895

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:142 %xor_ln896 = xor i1 %p_Result_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:143 %icmp_ln896 = icmp_ne  i16 %tmp_s, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:144 %or_ln896 = or i1 %icmp_ln896, i1 %xor_ln896

]]></Node>
<StgValue><ssdm name="or_ln896"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:145 %underflow_1 = and i1 %or_ln896, i1 %p_Result_39

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:146 %select_ln346_1 = select i1 %overflow_1, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_1"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:147 %or_ln346 = or i1 %overflow_1, i1 %underflow_1

]]></Node>
<StgValue><ssdm name="or_ln346"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:148 %left_V_32 = select i1 %or_ln346, i32 %select_ln346_1, i32 %p_Val2_14

]]></Node>
<StgValue><ssdm name="left_V_32"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:149 %r_V_220 = mul i64 %sext_ln1273_1, i64 %r_V_5_cast

]]></Node>
<StgValue><ssdm name="r_V_220"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:150 %r_V_221 = mul i64 %sext_ln1273, i64 %r_V_7_cast

]]></Node>
<StgValue><ssdm name="r_V_221"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:151 %sext_ln813 = sext i64 %r_V_220

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:152 %sext_ln813_1 = sext i64 %r_V_221

]]></Node>
<StgValue><ssdm name="sext_ln813_1"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:153 %trunc_ln1347 = trunc i64 %r_V_220

]]></Node>
<StgValue><ssdm name="trunc_ln1347"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:154 %trunc_ln1347_1 = trunc i64 %r_V_221

]]></Node>
<StgValue><ssdm name="trunc_ln1347_1"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:155 %ret_V_1 = add i65 %sext_ln813_1, i65 %sext_ln813

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:156 %add_ln1347_1 = add i48 %trunc_ln1347_1, i48 %trunc_ln1347

]]></Node>
<StgValue><ssdm name="add_ln1347_1"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:157 %p_Result_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_1, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_41"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:158 %p_Val2_16 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_1, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:159 %p_Result_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_1, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_42"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:160 %tmp_7 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_1, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:161 %icmp_ln878_1 = icmp_ne  i17 %tmp_7, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_1"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:162 %or_ln895_1 = or i1 %p_Result_42, i1 %icmp_ln878_1

]]></Node>
<StgValue><ssdm name="or_ln895_1"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:163 %xor_ln895_1 = xor i1 %p_Result_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_1"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:164 %overflow_2 = and i1 %or_ln895_1, i1 %xor_ln895_1

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:165 %xor_ln896_1 = xor i1 %p_Result_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_1"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:166 %icmp_ln896_1 = icmp_ne  i17 %tmp_7, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_1"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:167 %or_ln896_1 = or i1 %icmp_ln896_1, i1 %xor_ln896_1

]]></Node>
<StgValue><ssdm name="or_ln896_1"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:168 %underflow_2 = and i1 %or_ln896_1, i1 %p_Result_41

]]></Node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:169 %select_ln346_3 = select i1 %overflow_2, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_3"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:170 %or_ln346_1 = or i1 %overflow_2, i1 %underflow_2

]]></Node>
<StgValue><ssdm name="or_ln346_1"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:171 %bottom_V_32 = select i1 %or_ln346_1, i32 %select_ln346_3, i32 %p_Val2_16

]]></Node>
<StgValue><ssdm name="bottom_V_32"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:172 %sext_ln1273_2 = sext i32 %left_V_32

]]></Node>
<StgValue><ssdm name="sext_ln1273_2"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:173 %r_V_222 = mul i64 %sext_ln1273_2, i64 %r_V_7_cast

]]></Node>
<StgValue><ssdm name="r_V_222"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:174 %sext_ln1273_3 = sext i32 %right_V_1_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_3"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:175 %r_V_223 = mul i64 %sext_ln1273_3, i64 %r_V_12_cast

]]></Node>
<StgValue><ssdm name="r_V_223"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:176 %ret_V_2 = sub i64 %r_V_222, i64 %r_V_223

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:177 %p_Result_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_2, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_43"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:178 %p_Val2_18 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_2, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:179 %p_Result_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_2, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_44"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:180 %tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_2, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:181 %icmp_ln878_2 = icmp_ne  i16 %tmp_8, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_2"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:182 %or_ln895_2 = or i1 %p_Result_44, i1 %icmp_ln878_2

]]></Node>
<StgValue><ssdm name="or_ln895_2"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:183 %xor_ln895_2 = xor i1 %p_Result_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_2"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:184 %overflow_3 = and i1 %or_ln895_2, i1 %xor_ln895_2

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:185 %xor_ln896_2 = xor i1 %p_Result_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_2"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:186 %icmp_ln896_2 = icmp_ne  i16 %tmp_8, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_2"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:187 %or_ln896_2 = or i1 %icmp_ln896_2, i1 %xor_ln896_2

]]></Node>
<StgValue><ssdm name="or_ln896_2"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:188 %underflow_3 = and i1 %or_ln896_2, i1 %p_Result_43

]]></Node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:189 %select_ln346_5 = select i1 %overflow_3, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_5"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:190 %or_ln346_2 = or i1 %overflow_3, i1 %underflow_3

]]></Node>
<StgValue><ssdm name="or_ln346_2"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:191 %left_V_33 = select i1 %or_ln346_2, i32 %select_ln346_5, i32 %p_Val2_18

]]></Node>
<StgValue><ssdm name="left_V_33"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:192 %r_V_224 = mul i64 %sext_ln1273_3, i64 %r_V_7_cast

]]></Node>
<StgValue><ssdm name="r_V_224"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:193 %r_V_225 = mul i64 %sext_ln1273_2, i64 %r_V_12_cast

]]></Node>
<StgValue><ssdm name="r_V_225"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:194 %sext_ln813_2 = sext i64 %r_V_224

]]></Node>
<StgValue><ssdm name="sext_ln813_2"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:195 %sext_ln813_3 = sext i64 %r_V_225

]]></Node>
<StgValue><ssdm name="sext_ln813_3"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:196 %trunc_ln1347_2 = trunc i64 %r_V_224

]]></Node>
<StgValue><ssdm name="trunc_ln1347_2"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:197 %trunc_ln1347_3 = trunc i64 %r_V_225

]]></Node>
<StgValue><ssdm name="trunc_ln1347_3"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:198 %ret_V_3 = add i65 %sext_ln813_3, i65 %sext_ln813_2

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:199 %add_ln1347_2 = add i48 %trunc_ln1347_3, i48 %trunc_ln1347_2

]]></Node>
<StgValue><ssdm name="add_ln1347_2"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:200 %p_Result_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_3, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_45"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:201 %p_Val2_20 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_2, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:202 %p_Result_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_2, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_46"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:203 %tmp_9 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_3, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:204 %icmp_ln878_3 = icmp_ne  i17 %tmp_9, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_3"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:205 %or_ln895_3 = or i1 %p_Result_46, i1 %icmp_ln878_3

]]></Node>
<StgValue><ssdm name="or_ln895_3"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:206 %xor_ln895_3 = xor i1 %p_Result_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_3"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:207 %overflow_4 = and i1 %or_ln895_3, i1 %xor_ln895_3

]]></Node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:208 %xor_ln896_3 = xor i1 %p_Result_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_3"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:209 %icmp_ln896_3 = icmp_ne  i17 %tmp_9, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_3"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:210 %or_ln896_3 = or i1 %icmp_ln896_3, i1 %xor_ln896_3

]]></Node>
<StgValue><ssdm name="or_ln896_3"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:211 %underflow_4 = and i1 %or_ln896_3, i1 %p_Result_45

]]></Node>
<StgValue><ssdm name="underflow_4"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:212 %select_ln346_7 = select i1 %overflow_4, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_7"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:213 %or_ln346_3 = or i1 %overflow_4, i1 %underflow_4

]]></Node>
<StgValue><ssdm name="or_ln346_3"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:214 %bottom_V_33 = select i1 %or_ln346_3, i32 %select_ln346_7, i32 %p_Val2_20

]]></Node>
<StgValue><ssdm name="bottom_V_33"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:215 %sext_ln1273_4 = sext i32 %left_V_33

]]></Node>
<StgValue><ssdm name="sext_ln1273_4"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:216 %r_V_226 = mul i64 %sext_ln1273_4, i64 %r_V_12_cast

]]></Node>
<StgValue><ssdm name="r_V_226"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:217 %sext_ln1273_5 = sext i32 %right_V_2_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_5"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:218 %r_V_227 = mul i64 %sext_ln1273_5, i64 %r_V_17_cast

]]></Node>
<StgValue><ssdm name="r_V_227"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:219 %ret_V_4 = sub i64 %r_V_226, i64 %r_V_227

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:220 %p_Result_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_4, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_47"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:221 %p_Val2_22 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_4, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:222 %p_Result_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_4, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_48"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:223 %tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_4, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:224 %icmp_ln878_4 = icmp_ne  i16 %tmp_10, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_4"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:225 %or_ln895_4 = or i1 %p_Result_48, i1 %icmp_ln878_4

]]></Node>
<StgValue><ssdm name="or_ln895_4"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:226 %xor_ln895_4 = xor i1 %p_Result_47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_4"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:227 %overflow_5 = and i1 %or_ln895_4, i1 %xor_ln895_4

]]></Node>
<StgValue><ssdm name="overflow_5"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:228 %xor_ln896_4 = xor i1 %p_Result_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_4"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:229 %icmp_ln896_4 = icmp_ne  i16 %tmp_10, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_4"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:230 %or_ln896_4 = or i1 %icmp_ln896_4, i1 %xor_ln896_4

]]></Node>
<StgValue><ssdm name="or_ln896_4"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:231 %underflow_5 = and i1 %or_ln896_4, i1 %p_Result_47

]]></Node>
<StgValue><ssdm name="underflow_5"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:232 %select_ln346_9 = select i1 %overflow_5, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_9"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:233 %or_ln346_4 = or i1 %overflow_5, i1 %underflow_5

]]></Node>
<StgValue><ssdm name="or_ln346_4"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:234 %left_V_34 = select i1 %or_ln346_4, i32 %select_ln346_9, i32 %p_Val2_22

]]></Node>
<StgValue><ssdm name="left_V_34"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:235 %r_V_228 = mul i64 %sext_ln1273_5, i64 %r_V_12_cast

]]></Node>
<StgValue><ssdm name="r_V_228"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:236 %r_V_229 = mul i64 %sext_ln1273_4, i64 %r_V_17_cast

]]></Node>
<StgValue><ssdm name="r_V_229"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:237 %sext_ln813_4 = sext i64 %r_V_228

]]></Node>
<StgValue><ssdm name="sext_ln813_4"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:238 %sext_ln813_5 = sext i64 %r_V_229

]]></Node>
<StgValue><ssdm name="sext_ln813_5"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:239 %trunc_ln1347_4 = trunc i64 %r_V_228

]]></Node>
<StgValue><ssdm name="trunc_ln1347_4"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:240 %trunc_ln1347_5 = trunc i64 %r_V_229

]]></Node>
<StgValue><ssdm name="trunc_ln1347_5"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:241 %ret_V_5 = add i65 %sext_ln813_5, i65 %sext_ln813_4

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:242 %add_ln1347_3 = add i48 %trunc_ln1347_5, i48 %trunc_ln1347_4

]]></Node>
<StgValue><ssdm name="add_ln1347_3"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:243 %p_Result_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_5, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_49"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:244 %p_Val2_24 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_3, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:245 %p_Result_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_3, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_50"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:246 %tmp_11 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_5, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:247 %icmp_ln878_5 = icmp_ne  i17 %tmp_11, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_5"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:248 %or_ln895_5 = or i1 %p_Result_50, i1 %icmp_ln878_5

]]></Node>
<StgValue><ssdm name="or_ln895_5"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:249 %xor_ln895_5 = xor i1 %p_Result_49, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_5"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:250 %overflow_6 = and i1 %or_ln895_5, i1 %xor_ln895_5

]]></Node>
<StgValue><ssdm name="overflow_6"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:251 %xor_ln896_5 = xor i1 %p_Result_50, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_5"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:252 %icmp_ln896_5 = icmp_ne  i17 %tmp_11, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_5"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:253 %or_ln896_5 = or i1 %icmp_ln896_5, i1 %xor_ln896_5

]]></Node>
<StgValue><ssdm name="or_ln896_5"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:254 %underflow_6 = and i1 %or_ln896_5, i1 %p_Result_49

]]></Node>
<StgValue><ssdm name="underflow_6"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:255 %select_ln346_11 = select i1 %overflow_6, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_11"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:256 %or_ln346_5 = or i1 %overflow_6, i1 %underflow_6

]]></Node>
<StgValue><ssdm name="or_ln346_5"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:257 %bottom_V_34 = select i1 %or_ln346_5, i32 %select_ln346_11, i32 %p_Val2_24

]]></Node>
<StgValue><ssdm name="bottom_V_34"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:258 %sext_ln1273_6 = sext i32 %left_V_34

]]></Node>
<StgValue><ssdm name="sext_ln1273_6"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:259 %r_V_230 = mul i64 %sext_ln1273_6, i64 %r_V_17_cast

]]></Node>
<StgValue><ssdm name="r_V_230"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:260 %sext_ln1273_7 = sext i32 %right_V_3_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_7"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:261 %r_V_231 = mul i64 %sext_ln1273_7, i64 %r_V_22_cast

]]></Node>
<StgValue><ssdm name="r_V_231"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:262 %ret_V_6 = sub i64 %r_V_230, i64 %r_V_231

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:263 %p_Result_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_6, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_51"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:264 %p_Val2_26 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_6, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_26"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:265 %p_Result_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_6, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_52"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:266 %tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_6, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:267 %icmp_ln878_6 = icmp_ne  i16 %tmp_12, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_6"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:268 %or_ln895_6 = or i1 %p_Result_52, i1 %icmp_ln878_6

]]></Node>
<StgValue><ssdm name="or_ln895_6"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:269 %xor_ln895_6 = xor i1 %p_Result_51, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_6"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:270 %overflow_7 = and i1 %or_ln895_6, i1 %xor_ln895_6

]]></Node>
<StgValue><ssdm name="overflow_7"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:271 %xor_ln896_6 = xor i1 %p_Result_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_6"/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:272 %icmp_ln896_6 = icmp_ne  i16 %tmp_12, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_6"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:273 %or_ln896_6 = or i1 %icmp_ln896_6, i1 %xor_ln896_6

]]></Node>
<StgValue><ssdm name="or_ln896_6"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:274 %underflow_7 = and i1 %or_ln896_6, i1 %p_Result_51

]]></Node>
<StgValue><ssdm name="underflow_7"/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:275 %select_ln346_13 = select i1 %overflow_7, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_13"/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:276 %or_ln346_6 = or i1 %overflow_7, i1 %underflow_7

]]></Node>
<StgValue><ssdm name="or_ln346_6"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:277 %left_V_35 = select i1 %or_ln346_6, i32 %select_ln346_13, i32 %p_Val2_26

]]></Node>
<StgValue><ssdm name="left_V_35"/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:278 %r_V_232 = mul i64 %sext_ln1273_7, i64 %r_V_17_cast

]]></Node>
<StgValue><ssdm name="r_V_232"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:279 %r_V_233 = mul i64 %sext_ln1273_6, i64 %r_V_22_cast

]]></Node>
<StgValue><ssdm name="r_V_233"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:280 %sext_ln813_6 = sext i64 %r_V_232

]]></Node>
<StgValue><ssdm name="sext_ln813_6"/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:281 %sext_ln813_7 = sext i64 %r_V_233

]]></Node>
<StgValue><ssdm name="sext_ln813_7"/></StgValue>
</operation>

<operation id="528" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:282 %trunc_ln1347_6 = trunc i64 %r_V_232

]]></Node>
<StgValue><ssdm name="trunc_ln1347_6"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:283 %trunc_ln1347_7 = trunc i64 %r_V_233

]]></Node>
<StgValue><ssdm name="trunc_ln1347_7"/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:284 %ret_V_7 = add i65 %sext_ln813_7, i65 %sext_ln813_6

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:285 %add_ln1347_4 = add i48 %trunc_ln1347_7, i48 %trunc_ln1347_6

]]></Node>
<StgValue><ssdm name="add_ln1347_4"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:286 %p_Result_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_7, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_53"/></StgValue>
</operation>

<operation id="533" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:287 %p_Val2_28 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_4, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_28"/></StgValue>
</operation>

<operation id="534" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:288 %p_Result_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_4, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_54"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:289 %tmp_13 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_7, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:290 %icmp_ln878_7 = icmp_ne  i17 %tmp_13, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_7"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:291 %or_ln895_7 = or i1 %p_Result_54, i1 %icmp_ln878_7

]]></Node>
<StgValue><ssdm name="or_ln895_7"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:292 %xor_ln895_7 = xor i1 %p_Result_53, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_7"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:293 %overflow_8 = and i1 %or_ln895_7, i1 %xor_ln895_7

]]></Node>
<StgValue><ssdm name="overflow_8"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:294 %xor_ln896_7 = xor i1 %p_Result_54, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_7"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:295 %icmp_ln896_7 = icmp_ne  i17 %tmp_13, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_7"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:296 %or_ln896_7 = or i1 %icmp_ln896_7, i1 %xor_ln896_7

]]></Node>
<StgValue><ssdm name="or_ln896_7"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:297 %underflow_8 = and i1 %or_ln896_7, i1 %p_Result_53

]]></Node>
<StgValue><ssdm name="underflow_8"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:298 %select_ln346_15 = select i1 %overflow_8, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_15"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:299 %or_ln346_7 = or i1 %overflow_8, i1 %underflow_8

]]></Node>
<StgValue><ssdm name="or_ln346_7"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:300 %bottom_V_35 = select i1 %or_ln346_7, i32 %select_ln346_15, i32 %p_Val2_28

]]></Node>
<StgValue><ssdm name="bottom_V_35"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:301 %sext_ln1273_8 = sext i32 %left_V_35

]]></Node>
<StgValue><ssdm name="sext_ln1273_8"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:302 %r_V_234 = mul i64 %sext_ln1273_8, i64 %r_V_22_cast

]]></Node>
<StgValue><ssdm name="r_V_234"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:303 %sext_ln1273_9 = sext i32 %right_V_4_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_9"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:304 %r_V_235 = mul i64 %sext_ln1273_9, i64 %r_V_27_cast

]]></Node>
<StgValue><ssdm name="r_V_235"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:305 %ret_V_8 = sub i64 %r_V_234, i64 %r_V_235

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:306 %p_Result_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_8, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_55"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:307 %p_Val2_30 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_8, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_30"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:308 %p_Result_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_8, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_56"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:309 %tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_8, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:310 %icmp_ln878_8 = icmp_ne  i16 %tmp_14, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_8"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:311 %or_ln895_8 = or i1 %p_Result_56, i1 %icmp_ln878_8

]]></Node>
<StgValue><ssdm name="or_ln895_8"/></StgValue>
</operation>

<operation id="558" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:312 %xor_ln895_8 = xor i1 %p_Result_55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_8"/></StgValue>
</operation>

<operation id="559" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:313 %overflow_9 = and i1 %or_ln895_8, i1 %xor_ln895_8

]]></Node>
<StgValue><ssdm name="overflow_9"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:314 %xor_ln896_8 = xor i1 %p_Result_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_8"/></StgValue>
</operation>

<operation id="561" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:315 %icmp_ln896_8 = icmp_ne  i16 %tmp_14, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_8"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:316 %or_ln896_8 = or i1 %icmp_ln896_8, i1 %xor_ln896_8

]]></Node>
<StgValue><ssdm name="or_ln896_8"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:317 %underflow_9 = and i1 %or_ln896_8, i1 %p_Result_55

]]></Node>
<StgValue><ssdm name="underflow_9"/></StgValue>
</operation>

<operation id="564" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:318 %select_ln346_17 = select i1 %overflow_9, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_17"/></StgValue>
</operation>

<operation id="565" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:319 %or_ln346_8 = or i1 %overflow_9, i1 %underflow_9

]]></Node>
<StgValue><ssdm name="or_ln346_8"/></StgValue>
</operation>

<operation id="566" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:320 %left_V_36 = select i1 %or_ln346_8, i32 %select_ln346_17, i32 %p_Val2_30

]]></Node>
<StgValue><ssdm name="left_V_36"/></StgValue>
</operation>

<operation id="567" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:321 %r_V_236 = mul i64 %sext_ln1273_9, i64 %r_V_22_cast

]]></Node>
<StgValue><ssdm name="r_V_236"/></StgValue>
</operation>

<operation id="568" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:322 %r_V_237 = mul i64 %sext_ln1273_8, i64 %r_V_27_cast

]]></Node>
<StgValue><ssdm name="r_V_237"/></StgValue>
</operation>

<operation id="569" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:323 %sext_ln813_8 = sext i64 %r_V_236

]]></Node>
<StgValue><ssdm name="sext_ln813_8"/></StgValue>
</operation>

<operation id="570" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:324 %sext_ln813_9 = sext i64 %r_V_237

]]></Node>
<StgValue><ssdm name="sext_ln813_9"/></StgValue>
</operation>

<operation id="571" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:325 %trunc_ln1347_8 = trunc i64 %r_V_236

]]></Node>
<StgValue><ssdm name="trunc_ln1347_8"/></StgValue>
</operation>

<operation id="572" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:326 %trunc_ln1347_9 = trunc i64 %r_V_237

]]></Node>
<StgValue><ssdm name="trunc_ln1347_9"/></StgValue>
</operation>

<operation id="573" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:327 %ret_V_9 = add i65 %sext_ln813_9, i65 %sext_ln813_8

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="574" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:328 %add_ln1347_5 = add i48 %trunc_ln1347_9, i48 %trunc_ln1347_8

]]></Node>
<StgValue><ssdm name="add_ln1347_5"/></StgValue>
</operation>

<operation id="575" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:329 %p_Result_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_9, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_57"/></StgValue>
</operation>

<operation id="576" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:330 %p_Val2_32 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_5, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="577" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:331 %p_Result_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_5, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_58"/></StgValue>
</operation>

<operation id="578" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:332 %tmp_16 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_9, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="579" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:333 %icmp_ln878_9 = icmp_ne  i17 %tmp_16, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_9"/></StgValue>
</operation>

<operation id="580" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:334 %or_ln895_9 = or i1 %p_Result_58, i1 %icmp_ln878_9

]]></Node>
<StgValue><ssdm name="or_ln895_9"/></StgValue>
</operation>

<operation id="581" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:335 %xor_ln895_9 = xor i1 %p_Result_57, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_9"/></StgValue>
</operation>

<operation id="582" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:336 %overflow_10 = and i1 %or_ln895_9, i1 %xor_ln895_9

]]></Node>
<StgValue><ssdm name="overflow_10"/></StgValue>
</operation>

<operation id="583" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:337 %xor_ln896_9 = xor i1 %p_Result_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_9"/></StgValue>
</operation>

<operation id="584" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:338 %icmp_ln896_9 = icmp_ne  i17 %tmp_16, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_9"/></StgValue>
</operation>

<operation id="585" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:339 %or_ln896_9 = or i1 %icmp_ln896_9, i1 %xor_ln896_9

]]></Node>
<StgValue><ssdm name="or_ln896_9"/></StgValue>
</operation>

<operation id="586" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:340 %underflow_10 = and i1 %or_ln896_9, i1 %p_Result_57

]]></Node>
<StgValue><ssdm name="underflow_10"/></StgValue>
</operation>

<operation id="587" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:341 %select_ln346_19 = select i1 %overflow_10, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_19"/></StgValue>
</operation>

<operation id="588" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:342 %or_ln346_9 = or i1 %overflow_10, i1 %underflow_10

]]></Node>
<StgValue><ssdm name="or_ln346_9"/></StgValue>
</operation>

<operation id="589" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:343 %bottom_V_36 = select i1 %or_ln346_9, i32 %select_ln346_19, i32 %p_Val2_32

]]></Node>
<StgValue><ssdm name="bottom_V_36"/></StgValue>
</operation>

<operation id="590" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:344 %sext_ln1273_10 = sext i32 %left_V_36

]]></Node>
<StgValue><ssdm name="sext_ln1273_10"/></StgValue>
</operation>

<operation id="591" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:345 %r_V_238 = mul i64 %sext_ln1273_10, i64 %r_V_27_cast

]]></Node>
<StgValue><ssdm name="r_V_238"/></StgValue>
</operation>

<operation id="592" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:346 %sext_ln1273_11 = sext i32 %right_V_5_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_11"/></StgValue>
</operation>

<operation id="593" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:347 %r_V_239 = mul i64 %sext_ln1273_11, i64 %r_V_32_cast

]]></Node>
<StgValue><ssdm name="r_V_239"/></StgValue>
</operation>

<operation id="594" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:348 %ret_V_10 = sub i64 %r_V_238, i64 %r_V_239

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="595" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:349 %p_Result_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_10, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_59"/></StgValue>
</operation>

<operation id="596" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:350 %p_Val2_34 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_10, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_34"/></StgValue>
</operation>

<operation id="597" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:351 %p_Result_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_10, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_60"/></StgValue>
</operation>

<operation id="598" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:352 %tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_10, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="599" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:353 %icmp_ln878_10 = icmp_ne  i16 %tmp_18, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_10"/></StgValue>
</operation>

<operation id="600" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:354 %or_ln895_10 = or i1 %p_Result_60, i1 %icmp_ln878_10

]]></Node>
<StgValue><ssdm name="or_ln895_10"/></StgValue>
</operation>

<operation id="601" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:355 %xor_ln895_10 = xor i1 %p_Result_59, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_10"/></StgValue>
</operation>

<operation id="602" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:356 %overflow_11 = and i1 %or_ln895_10, i1 %xor_ln895_10

]]></Node>
<StgValue><ssdm name="overflow_11"/></StgValue>
</operation>

<operation id="603" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:357 %xor_ln896_10 = xor i1 %p_Result_60, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_10"/></StgValue>
</operation>

<operation id="604" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:358 %icmp_ln896_10 = icmp_ne  i16 %tmp_18, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_10"/></StgValue>
</operation>

<operation id="605" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:359 %or_ln896_10 = or i1 %icmp_ln896_10, i1 %xor_ln896_10

]]></Node>
<StgValue><ssdm name="or_ln896_10"/></StgValue>
</operation>

<operation id="606" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:360 %underflow_11 = and i1 %or_ln896_10, i1 %p_Result_59

]]></Node>
<StgValue><ssdm name="underflow_11"/></StgValue>
</operation>

<operation id="607" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:361 %select_ln346_21 = select i1 %overflow_11, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_21"/></StgValue>
</operation>

<operation id="608" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:362 %or_ln346_10 = or i1 %overflow_11, i1 %underflow_11

]]></Node>
<StgValue><ssdm name="or_ln346_10"/></StgValue>
</operation>

<operation id="609" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:363 %left_V_37 = select i1 %or_ln346_10, i32 %select_ln346_21, i32 %p_Val2_34

]]></Node>
<StgValue><ssdm name="left_V_37"/></StgValue>
</operation>

<operation id="610" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:364 %r_V_240 = mul i64 %sext_ln1273_11, i64 %r_V_27_cast

]]></Node>
<StgValue><ssdm name="r_V_240"/></StgValue>
</operation>

<operation id="611" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:365 %r_V_241 = mul i64 %sext_ln1273_10, i64 %r_V_32_cast

]]></Node>
<StgValue><ssdm name="r_V_241"/></StgValue>
</operation>

<operation id="612" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:366 %sext_ln813_10 = sext i64 %r_V_240

]]></Node>
<StgValue><ssdm name="sext_ln813_10"/></StgValue>
</operation>

<operation id="613" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:367 %sext_ln813_11 = sext i64 %r_V_241

]]></Node>
<StgValue><ssdm name="sext_ln813_11"/></StgValue>
</operation>

<operation id="614" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:368 %trunc_ln1347_10 = trunc i64 %r_V_240

]]></Node>
<StgValue><ssdm name="trunc_ln1347_10"/></StgValue>
</operation>

<operation id="615" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:369 %trunc_ln1347_11 = trunc i64 %r_V_241

]]></Node>
<StgValue><ssdm name="trunc_ln1347_11"/></StgValue>
</operation>

<operation id="616" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:370 %ret_V_11 = add i65 %sext_ln813_11, i65 %sext_ln813_10

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="617" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:371 %add_ln1347_6 = add i48 %trunc_ln1347_11, i48 %trunc_ln1347_10

]]></Node>
<StgValue><ssdm name="add_ln1347_6"/></StgValue>
</operation>

<operation id="618" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:372 %p_Result_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_11, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_61"/></StgValue>
</operation>

<operation id="619" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:373 %p_Val2_36 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_6, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_36"/></StgValue>
</operation>

<operation id="620" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:374 %p_Result_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_6, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_62"/></StgValue>
</operation>

<operation id="621" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:375 %tmp_20 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_11, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="622" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:376 %icmp_ln878_11 = icmp_ne  i17 %tmp_20, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_11"/></StgValue>
</operation>

<operation id="623" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:377 %or_ln895_11 = or i1 %p_Result_62, i1 %icmp_ln878_11

]]></Node>
<StgValue><ssdm name="or_ln895_11"/></StgValue>
</operation>

<operation id="624" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:378 %xor_ln895_11 = xor i1 %p_Result_61, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_11"/></StgValue>
</operation>

<operation id="625" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:379 %overflow_12 = and i1 %or_ln895_11, i1 %xor_ln895_11

]]></Node>
<StgValue><ssdm name="overflow_12"/></StgValue>
</operation>

<operation id="626" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:380 %xor_ln896_11 = xor i1 %p_Result_62, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_11"/></StgValue>
</operation>

<operation id="627" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:381 %icmp_ln896_11 = icmp_ne  i17 %tmp_20, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_11"/></StgValue>
</operation>

<operation id="628" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:382 %or_ln896_11 = or i1 %icmp_ln896_11, i1 %xor_ln896_11

]]></Node>
<StgValue><ssdm name="or_ln896_11"/></StgValue>
</operation>

<operation id="629" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:383 %underflow_12 = and i1 %or_ln896_11, i1 %p_Result_61

]]></Node>
<StgValue><ssdm name="underflow_12"/></StgValue>
</operation>

<operation id="630" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:384 %select_ln346_23 = select i1 %overflow_12, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_23"/></StgValue>
</operation>

<operation id="631" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:385 %or_ln346_11 = or i1 %overflow_12, i1 %underflow_12

]]></Node>
<StgValue><ssdm name="or_ln346_11"/></StgValue>
</operation>

<operation id="632" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:386 %bottom_V_37 = select i1 %or_ln346_11, i32 %select_ln346_23, i32 %p_Val2_36

]]></Node>
<StgValue><ssdm name="bottom_V_37"/></StgValue>
</operation>

<operation id="633" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:387 %sext_ln1273_12 = sext i32 %left_V_37

]]></Node>
<StgValue><ssdm name="sext_ln1273_12"/></StgValue>
</operation>

<operation id="634" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:388 %r_V_242 = mul i64 %sext_ln1273_12, i64 %r_V_32_cast

]]></Node>
<StgValue><ssdm name="r_V_242"/></StgValue>
</operation>

<operation id="635" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:389 %sext_ln1273_13 = sext i32 %right_V_6_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_13"/></StgValue>
</operation>

<operation id="636" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:390 %r_V_243 = mul i64 %sext_ln1273_13, i64 %r_V_37_cast

]]></Node>
<StgValue><ssdm name="r_V_243"/></StgValue>
</operation>

<operation id="637" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:391 %ret_V_12 = sub i64 %r_V_242, i64 %r_V_243

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="638" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:392 %p_Result_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_12, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_63"/></StgValue>
</operation>

<operation id="639" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:393 %p_Val2_38 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_12, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="640" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:394 %p_Result_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_12, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_64"/></StgValue>
</operation>

<operation id="641" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:395 %tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_12, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="642" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:396 %icmp_ln878_12 = icmp_ne  i16 %tmp_21, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_12"/></StgValue>
</operation>

<operation id="643" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:397 %or_ln895_12 = or i1 %p_Result_64, i1 %icmp_ln878_12

]]></Node>
<StgValue><ssdm name="or_ln895_12"/></StgValue>
</operation>

<operation id="644" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:398 %xor_ln895_12 = xor i1 %p_Result_63, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_12"/></StgValue>
</operation>

<operation id="645" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:399 %overflow_13 = and i1 %or_ln895_12, i1 %xor_ln895_12

]]></Node>
<StgValue><ssdm name="overflow_13"/></StgValue>
</operation>

<operation id="646" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:400 %xor_ln896_12 = xor i1 %p_Result_64, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_12"/></StgValue>
</operation>

<operation id="647" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:401 %icmp_ln896_12 = icmp_ne  i16 %tmp_21, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_12"/></StgValue>
</operation>

<operation id="648" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:402 %or_ln896_12 = or i1 %icmp_ln896_12, i1 %xor_ln896_12

]]></Node>
<StgValue><ssdm name="or_ln896_12"/></StgValue>
</operation>

<operation id="649" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:403 %underflow_13 = and i1 %or_ln896_12, i1 %p_Result_63

]]></Node>
<StgValue><ssdm name="underflow_13"/></StgValue>
</operation>

<operation id="650" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:404 %select_ln346_25 = select i1 %overflow_13, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_25"/></StgValue>
</operation>

<operation id="651" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:405 %or_ln346_12 = or i1 %overflow_13, i1 %underflow_13

]]></Node>
<StgValue><ssdm name="or_ln346_12"/></StgValue>
</operation>

<operation id="652" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:406 %left_V_38 = select i1 %or_ln346_12, i32 %select_ln346_25, i32 %p_Val2_38

]]></Node>
<StgValue><ssdm name="left_V_38"/></StgValue>
</operation>

<operation id="653" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:407 %r_V_244 = mul i64 %sext_ln1273_13, i64 %r_V_32_cast

]]></Node>
<StgValue><ssdm name="r_V_244"/></StgValue>
</operation>

<operation id="654" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:408 %r_V_245 = mul i64 %sext_ln1273_12, i64 %r_V_37_cast

]]></Node>
<StgValue><ssdm name="r_V_245"/></StgValue>
</operation>

<operation id="655" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:409 %sext_ln813_12 = sext i64 %r_V_244

]]></Node>
<StgValue><ssdm name="sext_ln813_12"/></StgValue>
</operation>

<operation id="656" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:410 %sext_ln813_13 = sext i64 %r_V_245

]]></Node>
<StgValue><ssdm name="sext_ln813_13"/></StgValue>
</operation>

<operation id="657" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:411 %trunc_ln1347_12 = trunc i64 %r_V_244

]]></Node>
<StgValue><ssdm name="trunc_ln1347_12"/></StgValue>
</operation>

<operation id="658" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:412 %trunc_ln1347_13 = trunc i64 %r_V_245

]]></Node>
<StgValue><ssdm name="trunc_ln1347_13"/></StgValue>
</operation>

<operation id="659" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:413 %ret_V_13 = add i65 %sext_ln813_13, i65 %sext_ln813_12

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="660" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:414 %add_ln1347_7 = add i48 %trunc_ln1347_13, i48 %trunc_ln1347_12

]]></Node>
<StgValue><ssdm name="add_ln1347_7"/></StgValue>
</operation>

<operation id="661" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:415 %p_Result_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_13, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_65"/></StgValue>
</operation>

<operation id="662" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:416 %p_Val2_40 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_7, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_40"/></StgValue>
</operation>

<operation id="663" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:417 %p_Result_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_7, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_66"/></StgValue>
</operation>

<operation id="664" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:418 %tmp_22 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_13, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="665" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:419 %icmp_ln878_13 = icmp_ne  i17 %tmp_22, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_13"/></StgValue>
</operation>

<operation id="666" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:420 %or_ln895_13 = or i1 %p_Result_66, i1 %icmp_ln878_13

]]></Node>
<StgValue><ssdm name="or_ln895_13"/></StgValue>
</operation>

<operation id="667" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:421 %xor_ln895_13 = xor i1 %p_Result_65, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_13"/></StgValue>
</operation>

<operation id="668" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:422 %overflow_14 = and i1 %or_ln895_13, i1 %xor_ln895_13

]]></Node>
<StgValue><ssdm name="overflow_14"/></StgValue>
</operation>

<operation id="669" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:423 %xor_ln896_13 = xor i1 %p_Result_66, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_13"/></StgValue>
</operation>

<operation id="670" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:424 %icmp_ln896_13 = icmp_ne  i17 %tmp_22, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_13"/></StgValue>
</operation>

<operation id="671" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:425 %or_ln896_13 = or i1 %icmp_ln896_13, i1 %xor_ln896_13

]]></Node>
<StgValue><ssdm name="or_ln896_13"/></StgValue>
</operation>

<operation id="672" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:426 %underflow_14 = and i1 %or_ln896_13, i1 %p_Result_65

]]></Node>
<StgValue><ssdm name="underflow_14"/></StgValue>
</operation>

<operation id="673" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:427 %select_ln346_27 = select i1 %overflow_14, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_27"/></StgValue>
</operation>

<operation id="674" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:428 %or_ln346_13 = or i1 %overflow_14, i1 %underflow_14

]]></Node>
<StgValue><ssdm name="or_ln346_13"/></StgValue>
</operation>

<operation id="675" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:429 %bottom_V_38 = select i1 %or_ln346_13, i32 %select_ln346_27, i32 %p_Val2_40

]]></Node>
<StgValue><ssdm name="bottom_V_38"/></StgValue>
</operation>

<operation id="676" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:430 %sext_ln1273_14 = sext i32 %left_V_38

]]></Node>
<StgValue><ssdm name="sext_ln1273_14"/></StgValue>
</operation>

<operation id="677" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:431 %r_V_246 = mul i64 %sext_ln1273_14, i64 %r_V_37_cast

]]></Node>
<StgValue><ssdm name="r_V_246"/></StgValue>
</operation>

<operation id="678" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:432 %sext_ln1273_15 = sext i32 %right_V_7_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_15"/></StgValue>
</operation>

<operation id="679" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:433 %r_V_247 = mul i64 %sext_ln1273_15, i64 %r_V_42_cast

]]></Node>
<StgValue><ssdm name="r_V_247"/></StgValue>
</operation>

<operation id="680" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:434 %ret_V_14 = sub i64 %r_V_246, i64 %r_V_247

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="681" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:435 %p_Result_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_14, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_67"/></StgValue>
</operation>

<operation id="682" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:436 %p_Val2_42 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_14, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_42"/></StgValue>
</operation>

<operation id="683" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:437 %p_Result_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_14, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_68"/></StgValue>
</operation>

<operation id="684" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:438 %tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_14, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="685" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:439 %icmp_ln878_14 = icmp_ne  i16 %tmp_24, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_14"/></StgValue>
</operation>

<operation id="686" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:440 %or_ln895_14 = or i1 %p_Result_68, i1 %icmp_ln878_14

]]></Node>
<StgValue><ssdm name="or_ln895_14"/></StgValue>
</operation>

<operation id="687" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:441 %xor_ln895_14 = xor i1 %p_Result_67, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_14"/></StgValue>
</operation>

<operation id="688" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:442 %overflow_15 = and i1 %or_ln895_14, i1 %xor_ln895_14

]]></Node>
<StgValue><ssdm name="overflow_15"/></StgValue>
</operation>

<operation id="689" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:443 %xor_ln896_14 = xor i1 %p_Result_68, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_14"/></StgValue>
</operation>

<operation id="690" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:444 %icmp_ln896_14 = icmp_ne  i16 %tmp_24, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_14"/></StgValue>
</operation>

<operation id="691" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:445 %or_ln896_14 = or i1 %icmp_ln896_14, i1 %xor_ln896_14

]]></Node>
<StgValue><ssdm name="or_ln896_14"/></StgValue>
</operation>

<operation id="692" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:446 %underflow_15 = and i1 %or_ln896_14, i1 %p_Result_67

]]></Node>
<StgValue><ssdm name="underflow_15"/></StgValue>
</operation>

<operation id="693" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:447 %select_ln346_29 = select i1 %overflow_15, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_29"/></StgValue>
</operation>

<operation id="694" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:448 %or_ln346_14 = or i1 %overflow_15, i1 %underflow_15

]]></Node>
<StgValue><ssdm name="or_ln346_14"/></StgValue>
</operation>

<operation id="695" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:449 %left_V_39 = select i1 %or_ln346_14, i32 %select_ln346_29, i32 %p_Val2_42

]]></Node>
<StgValue><ssdm name="left_V_39"/></StgValue>
</operation>

<operation id="696" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:450 %r_V_248 = mul i64 %sext_ln1273_15, i64 %r_V_37_cast

]]></Node>
<StgValue><ssdm name="r_V_248"/></StgValue>
</operation>

<operation id="697" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:451 %r_V_249 = mul i64 %sext_ln1273_14, i64 %r_V_42_cast

]]></Node>
<StgValue><ssdm name="r_V_249"/></StgValue>
</operation>

<operation id="698" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:452 %sext_ln813_14 = sext i64 %r_V_248

]]></Node>
<StgValue><ssdm name="sext_ln813_14"/></StgValue>
</operation>

<operation id="699" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:453 %sext_ln813_15 = sext i64 %r_V_249

]]></Node>
<StgValue><ssdm name="sext_ln813_15"/></StgValue>
</operation>

<operation id="700" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:454 %trunc_ln1347_14 = trunc i64 %r_V_248

]]></Node>
<StgValue><ssdm name="trunc_ln1347_14"/></StgValue>
</operation>

<operation id="701" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:455 %trunc_ln1347_15 = trunc i64 %r_V_249

]]></Node>
<StgValue><ssdm name="trunc_ln1347_15"/></StgValue>
</operation>

<operation id="702" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:456 %ret_V_15 = add i65 %sext_ln813_15, i65 %sext_ln813_14

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="703" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:457 %add_ln1347_8 = add i48 %trunc_ln1347_15, i48 %trunc_ln1347_14

]]></Node>
<StgValue><ssdm name="add_ln1347_8"/></StgValue>
</operation>

<operation id="704" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:458 %p_Result_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_15, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_69"/></StgValue>
</operation>

<operation id="705" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:459 %p_Val2_44 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_8, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_44"/></StgValue>
</operation>

<operation id="706" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:460 %p_Result_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_8, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_70"/></StgValue>
</operation>

<operation id="707" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:461 %tmp_26 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_15, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="708" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:462 %icmp_ln878_15 = icmp_ne  i17 %tmp_26, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_15"/></StgValue>
</operation>

<operation id="709" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:463 %or_ln895_15 = or i1 %p_Result_70, i1 %icmp_ln878_15

]]></Node>
<StgValue><ssdm name="or_ln895_15"/></StgValue>
</operation>

<operation id="710" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:464 %xor_ln895_15 = xor i1 %p_Result_69, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_15"/></StgValue>
</operation>

<operation id="711" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:465 %overflow_16 = and i1 %or_ln895_15, i1 %xor_ln895_15

]]></Node>
<StgValue><ssdm name="overflow_16"/></StgValue>
</operation>

<operation id="712" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:466 %xor_ln896_15 = xor i1 %p_Result_70, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_15"/></StgValue>
</operation>

<operation id="713" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:467 %icmp_ln896_15 = icmp_ne  i17 %tmp_26, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_15"/></StgValue>
</operation>

<operation id="714" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:468 %or_ln896_15 = or i1 %icmp_ln896_15, i1 %xor_ln896_15

]]></Node>
<StgValue><ssdm name="or_ln896_15"/></StgValue>
</operation>

<operation id="715" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:469 %underflow_16 = and i1 %or_ln896_15, i1 %p_Result_69

]]></Node>
<StgValue><ssdm name="underflow_16"/></StgValue>
</operation>

<operation id="716" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:470 %select_ln346_31 = select i1 %overflow_16, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_31"/></StgValue>
</operation>

<operation id="717" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:471 %or_ln346_15 = or i1 %overflow_16, i1 %underflow_16

]]></Node>
<StgValue><ssdm name="or_ln346_15"/></StgValue>
</operation>

<operation id="718" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:472 %bottom_V_39 = select i1 %or_ln346_15, i32 %select_ln346_31, i32 %p_Val2_44

]]></Node>
<StgValue><ssdm name="bottom_V_39"/></StgValue>
</operation>

<operation id="719" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:473 %sext_ln1273_16 = sext i32 %left_V_39

]]></Node>
<StgValue><ssdm name="sext_ln1273_16"/></StgValue>
</operation>

<operation id="720" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:474 %r_V_250 = mul i64 %sext_ln1273_16, i64 %r_V_42_cast

]]></Node>
<StgValue><ssdm name="r_V_250"/></StgValue>
</operation>

<operation id="721" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:475 %sext_ln1273_17 = sext i32 %right_V_8_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_17"/></StgValue>
</operation>

<operation id="722" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:476 %r_V_251 = mul i64 %sext_ln1273_17, i64 %r_V_47_cast

]]></Node>
<StgValue><ssdm name="r_V_251"/></StgValue>
</operation>

<operation id="723" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:477 %ret_V_16 = sub i64 %r_V_250, i64 %r_V_251

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="724" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:478 %p_Result_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_16, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_71"/></StgValue>
</operation>

<operation id="725" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:479 %p_Val2_46 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_16, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_46"/></StgValue>
</operation>

<operation id="726" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:480 %p_Result_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_16, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_72"/></StgValue>
</operation>

<operation id="727" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:481 %tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_16, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="728" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:482 %icmp_ln878_16 = icmp_ne  i16 %tmp_27, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_16"/></StgValue>
</operation>

<operation id="729" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:483 %or_ln895_16 = or i1 %p_Result_72, i1 %icmp_ln878_16

]]></Node>
<StgValue><ssdm name="or_ln895_16"/></StgValue>
</operation>

<operation id="730" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:484 %xor_ln895_16 = xor i1 %p_Result_71, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_16"/></StgValue>
</operation>

<operation id="731" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:485 %overflow_17 = and i1 %or_ln895_16, i1 %xor_ln895_16

]]></Node>
<StgValue><ssdm name="overflow_17"/></StgValue>
</operation>

<operation id="732" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:486 %xor_ln896_16 = xor i1 %p_Result_72, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_16"/></StgValue>
</operation>

<operation id="733" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:487 %icmp_ln896_16 = icmp_ne  i16 %tmp_27, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_16"/></StgValue>
</operation>

<operation id="734" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:488 %or_ln896_16 = or i1 %icmp_ln896_16, i1 %xor_ln896_16

]]></Node>
<StgValue><ssdm name="or_ln896_16"/></StgValue>
</operation>

<operation id="735" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:489 %underflow_17 = and i1 %or_ln896_16, i1 %p_Result_71

]]></Node>
<StgValue><ssdm name="underflow_17"/></StgValue>
</operation>

<operation id="736" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:490 %select_ln346_33 = select i1 %overflow_17, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_33"/></StgValue>
</operation>

<operation id="737" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:491 %or_ln346_16 = or i1 %overflow_17, i1 %underflow_17

]]></Node>
<StgValue><ssdm name="or_ln346_16"/></StgValue>
</operation>

<operation id="738" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:492 %left_V_40 = select i1 %or_ln346_16, i32 %select_ln346_33, i32 %p_Val2_46

]]></Node>
<StgValue><ssdm name="left_V_40"/></StgValue>
</operation>

<operation id="739" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:493 %r_V_252 = mul i64 %sext_ln1273_17, i64 %r_V_42_cast

]]></Node>
<StgValue><ssdm name="r_V_252"/></StgValue>
</operation>

<operation id="740" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:494 %r_V_253 = mul i64 %sext_ln1273_16, i64 %r_V_47_cast

]]></Node>
<StgValue><ssdm name="r_V_253"/></StgValue>
</operation>

<operation id="741" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:495 %sext_ln813_16 = sext i64 %r_V_252

]]></Node>
<StgValue><ssdm name="sext_ln813_16"/></StgValue>
</operation>

<operation id="742" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:496 %sext_ln813_17 = sext i64 %r_V_253

]]></Node>
<StgValue><ssdm name="sext_ln813_17"/></StgValue>
</operation>

<operation id="743" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:497 %trunc_ln1347_16 = trunc i64 %r_V_252

]]></Node>
<StgValue><ssdm name="trunc_ln1347_16"/></StgValue>
</operation>

<operation id="744" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:498 %trunc_ln1347_17 = trunc i64 %r_V_253

]]></Node>
<StgValue><ssdm name="trunc_ln1347_17"/></StgValue>
</operation>

<operation id="745" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:499 %ret_V_17 = add i65 %sext_ln813_17, i65 %sext_ln813_16

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="746" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:500 %add_ln1347_9 = add i48 %trunc_ln1347_17, i48 %trunc_ln1347_16

]]></Node>
<StgValue><ssdm name="add_ln1347_9"/></StgValue>
</operation>

<operation id="747" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:501 %p_Result_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_17, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_73"/></StgValue>
</operation>

<operation id="748" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:502 %p_Val2_48 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_9, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_48"/></StgValue>
</operation>

<operation id="749" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:503 %p_Result_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_9, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_74"/></StgValue>
</operation>

<operation id="750" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:504 %tmp_28 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_17, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="751" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:505 %icmp_ln878_17 = icmp_ne  i17 %tmp_28, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_17"/></StgValue>
</operation>

<operation id="752" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:506 %or_ln895_17 = or i1 %p_Result_74, i1 %icmp_ln878_17

]]></Node>
<StgValue><ssdm name="or_ln895_17"/></StgValue>
</operation>

<operation id="753" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:507 %xor_ln895_17 = xor i1 %p_Result_73, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_17"/></StgValue>
</operation>

<operation id="754" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:508 %overflow_18 = and i1 %or_ln895_17, i1 %xor_ln895_17

]]></Node>
<StgValue><ssdm name="overflow_18"/></StgValue>
</operation>

<operation id="755" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:509 %xor_ln896_17 = xor i1 %p_Result_74, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_17"/></StgValue>
</operation>

<operation id="756" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:510 %icmp_ln896_17 = icmp_ne  i17 %tmp_28, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_17"/></StgValue>
</operation>

<operation id="757" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:511 %or_ln896_17 = or i1 %icmp_ln896_17, i1 %xor_ln896_17

]]></Node>
<StgValue><ssdm name="or_ln896_17"/></StgValue>
</operation>

<operation id="758" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:512 %underflow_18 = and i1 %or_ln896_17, i1 %p_Result_73

]]></Node>
<StgValue><ssdm name="underflow_18"/></StgValue>
</operation>

<operation id="759" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:513 %select_ln346_35 = select i1 %overflow_18, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_35"/></StgValue>
</operation>

<operation id="760" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:514 %or_ln346_17 = or i1 %overflow_18, i1 %underflow_18

]]></Node>
<StgValue><ssdm name="or_ln346_17"/></StgValue>
</operation>

<operation id="761" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:515 %bottom_V_40 = select i1 %or_ln346_17, i32 %select_ln346_35, i32 %p_Val2_48

]]></Node>
<StgValue><ssdm name="bottom_V_40"/></StgValue>
</operation>

<operation id="762" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:516 %sext_ln1273_18 = sext i32 %left_V_40

]]></Node>
<StgValue><ssdm name="sext_ln1273_18"/></StgValue>
</operation>

<operation id="763" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:517 %r_V_254 = mul i64 %sext_ln1273_18, i64 %r_V_47_cast

]]></Node>
<StgValue><ssdm name="r_V_254"/></StgValue>
</operation>

<operation id="764" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:518 %sext_ln1273_19 = sext i32 %right_V_9_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_19"/></StgValue>
</operation>

<operation id="765" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:519 %r_V_255 = mul i64 %sext_ln1273_19, i64 %r_V_52_cast

]]></Node>
<StgValue><ssdm name="r_V_255"/></StgValue>
</operation>

<operation id="766" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:520 %ret_V_18 = sub i64 %r_V_254, i64 %r_V_255

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="767" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:521 %p_Result_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_18, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_75"/></StgValue>
</operation>

<operation id="768" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:522 %p_Val2_50 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_18, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_50"/></StgValue>
</operation>

<operation id="769" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:523 %p_Result_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_18, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_76"/></StgValue>
</operation>

<operation id="770" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:524 %tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_18, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="771" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:525 %icmp_ln878_18 = icmp_ne  i16 %tmp_29, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_18"/></StgValue>
</operation>

<operation id="772" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:526 %or_ln895_18 = or i1 %p_Result_76, i1 %icmp_ln878_18

]]></Node>
<StgValue><ssdm name="or_ln895_18"/></StgValue>
</operation>

<operation id="773" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:527 %xor_ln895_18 = xor i1 %p_Result_75, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_18"/></StgValue>
</operation>

<operation id="774" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:528 %overflow_19 = and i1 %or_ln895_18, i1 %xor_ln895_18

]]></Node>
<StgValue><ssdm name="overflow_19"/></StgValue>
</operation>

<operation id="775" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:529 %xor_ln896_18 = xor i1 %p_Result_76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_18"/></StgValue>
</operation>

<operation id="776" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:530 %icmp_ln896_18 = icmp_ne  i16 %tmp_29, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_18"/></StgValue>
</operation>

<operation id="777" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:531 %or_ln896_18 = or i1 %icmp_ln896_18, i1 %xor_ln896_18

]]></Node>
<StgValue><ssdm name="or_ln896_18"/></StgValue>
</operation>

<operation id="778" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:532 %underflow_19 = and i1 %or_ln896_18, i1 %p_Result_75

]]></Node>
<StgValue><ssdm name="underflow_19"/></StgValue>
</operation>

<operation id="779" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:533 %select_ln346_37 = select i1 %overflow_19, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_37"/></StgValue>
</operation>

<operation id="780" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:534 %or_ln346_18 = or i1 %overflow_19, i1 %underflow_19

]]></Node>
<StgValue><ssdm name="or_ln346_18"/></StgValue>
</operation>

<operation id="781" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:535 %left_V_41 = select i1 %or_ln346_18, i32 %select_ln346_37, i32 %p_Val2_50

]]></Node>
<StgValue><ssdm name="left_V_41"/></StgValue>
</operation>

<operation id="782" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:536 %r_V_256 = mul i64 %sext_ln1273_19, i64 %r_V_47_cast

]]></Node>
<StgValue><ssdm name="r_V_256"/></StgValue>
</operation>

<operation id="783" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:537 %r_V_257 = mul i64 %sext_ln1273_18, i64 %r_V_52_cast

]]></Node>
<StgValue><ssdm name="r_V_257"/></StgValue>
</operation>

<operation id="784" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:538 %sext_ln813_18 = sext i64 %r_V_256

]]></Node>
<StgValue><ssdm name="sext_ln813_18"/></StgValue>
</operation>

<operation id="785" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:539 %sext_ln813_19 = sext i64 %r_V_257

]]></Node>
<StgValue><ssdm name="sext_ln813_19"/></StgValue>
</operation>

<operation id="786" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:540 %trunc_ln1347_18 = trunc i64 %r_V_256

]]></Node>
<StgValue><ssdm name="trunc_ln1347_18"/></StgValue>
</operation>

<operation id="787" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:541 %trunc_ln1347_19 = trunc i64 %r_V_257

]]></Node>
<StgValue><ssdm name="trunc_ln1347_19"/></StgValue>
</operation>

<operation id="788" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:542 %ret_V_19 = add i65 %sext_ln813_19, i65 %sext_ln813_18

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="789" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:543 %add_ln1347_10 = add i48 %trunc_ln1347_19, i48 %trunc_ln1347_18

]]></Node>
<StgValue><ssdm name="add_ln1347_10"/></StgValue>
</operation>

<operation id="790" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:544 %p_Result_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_19, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_77"/></StgValue>
</operation>

<operation id="791" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:545 %p_Val2_52 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_10, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_52"/></StgValue>
</operation>

<operation id="792" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:546 %p_Result_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_10, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_78"/></StgValue>
</operation>

<operation id="793" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:547 %tmp_30 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_19, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="794" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:548 %icmp_ln878_19 = icmp_ne  i17 %tmp_30, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_19"/></StgValue>
</operation>

<operation id="795" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:549 %or_ln895_19 = or i1 %p_Result_78, i1 %icmp_ln878_19

]]></Node>
<StgValue><ssdm name="or_ln895_19"/></StgValue>
</operation>

<operation id="796" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:550 %xor_ln895_19 = xor i1 %p_Result_77, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_19"/></StgValue>
</operation>

<operation id="797" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:551 %overflow_20 = and i1 %or_ln895_19, i1 %xor_ln895_19

]]></Node>
<StgValue><ssdm name="overflow_20"/></StgValue>
</operation>

<operation id="798" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:552 %xor_ln896_19 = xor i1 %p_Result_78, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_19"/></StgValue>
</operation>

<operation id="799" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:553 %icmp_ln896_19 = icmp_ne  i17 %tmp_30, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_19"/></StgValue>
</operation>

<operation id="800" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:554 %or_ln896_19 = or i1 %icmp_ln896_19, i1 %xor_ln896_19

]]></Node>
<StgValue><ssdm name="or_ln896_19"/></StgValue>
</operation>

<operation id="801" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:555 %underflow_20 = and i1 %or_ln896_19, i1 %p_Result_77

]]></Node>
<StgValue><ssdm name="underflow_20"/></StgValue>
</operation>

<operation id="802" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:556 %select_ln346_39 = select i1 %overflow_20, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_39"/></StgValue>
</operation>

<operation id="803" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:557 %or_ln346_19 = or i1 %overflow_20, i1 %underflow_20

]]></Node>
<StgValue><ssdm name="or_ln346_19"/></StgValue>
</operation>

<operation id="804" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:558 %bottom_V_41 = select i1 %or_ln346_19, i32 %select_ln346_39, i32 %p_Val2_52

]]></Node>
<StgValue><ssdm name="bottom_V_41"/></StgValue>
</operation>

<operation id="805" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:559 %sext_ln1273_20 = sext i32 %left_V_41

]]></Node>
<StgValue><ssdm name="sext_ln1273_20"/></StgValue>
</operation>

<operation id="806" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:560 %r_V_258 = mul i64 %sext_ln1273_20, i64 %r_V_52_cast

]]></Node>
<StgValue><ssdm name="r_V_258"/></StgValue>
</operation>

<operation id="807" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:561 %sext_ln1273_21 = sext i32 %right_V_10_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_21"/></StgValue>
</operation>

<operation id="808" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:562 %r_V_259 = mul i64 %sext_ln1273_21, i64 %r_V_57_cast

]]></Node>
<StgValue><ssdm name="r_V_259"/></StgValue>
</operation>

<operation id="809" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:563 %ret_V_20 = sub i64 %r_V_258, i64 %r_V_259

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="810" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:564 %p_Result_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_20, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_79"/></StgValue>
</operation>

<operation id="811" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:565 %p_Val2_54 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_20, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_54"/></StgValue>
</operation>

<operation id="812" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:566 %p_Result_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_20, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_80"/></StgValue>
</operation>

<operation id="813" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:567 %tmp_31 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_20, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="814" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:568 %icmp_ln878_20 = icmp_ne  i16 %tmp_31, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_20"/></StgValue>
</operation>

<operation id="815" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:569 %or_ln895_20 = or i1 %p_Result_80, i1 %icmp_ln878_20

]]></Node>
<StgValue><ssdm name="or_ln895_20"/></StgValue>
</operation>

<operation id="816" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:570 %xor_ln895_20 = xor i1 %p_Result_79, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_20"/></StgValue>
</operation>

<operation id="817" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:571 %overflow_21 = and i1 %or_ln895_20, i1 %xor_ln895_20

]]></Node>
<StgValue><ssdm name="overflow_21"/></StgValue>
</operation>

<operation id="818" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:572 %xor_ln896_20 = xor i1 %p_Result_80, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_20"/></StgValue>
</operation>

<operation id="819" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:573 %icmp_ln896_20 = icmp_ne  i16 %tmp_31, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_20"/></StgValue>
</operation>

<operation id="820" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:574 %or_ln896_20 = or i1 %icmp_ln896_20, i1 %xor_ln896_20

]]></Node>
<StgValue><ssdm name="or_ln896_20"/></StgValue>
</operation>

<operation id="821" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:575 %underflow_21 = and i1 %or_ln896_20, i1 %p_Result_79

]]></Node>
<StgValue><ssdm name="underflow_21"/></StgValue>
</operation>

<operation id="822" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:576 %select_ln346_41 = select i1 %overflow_21, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_41"/></StgValue>
</operation>

<operation id="823" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:577 %or_ln346_20 = or i1 %overflow_21, i1 %underflow_21

]]></Node>
<StgValue><ssdm name="or_ln346_20"/></StgValue>
</operation>

<operation id="824" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:578 %left_V_42 = select i1 %or_ln346_20, i32 %select_ln346_41, i32 %p_Val2_54

]]></Node>
<StgValue><ssdm name="left_V_42"/></StgValue>
</operation>

<operation id="825" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:579 %r_V_260 = mul i64 %sext_ln1273_21, i64 %r_V_52_cast

]]></Node>
<StgValue><ssdm name="r_V_260"/></StgValue>
</operation>

<operation id="826" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:580 %r_V_261 = mul i64 %sext_ln1273_20, i64 %r_V_57_cast

]]></Node>
<StgValue><ssdm name="r_V_261"/></StgValue>
</operation>

<operation id="827" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:581 %sext_ln813_20 = sext i64 %r_V_260

]]></Node>
<StgValue><ssdm name="sext_ln813_20"/></StgValue>
</operation>

<operation id="828" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:582 %sext_ln813_21 = sext i64 %r_V_261

]]></Node>
<StgValue><ssdm name="sext_ln813_21"/></StgValue>
</operation>

<operation id="829" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:583 %trunc_ln1347_20 = trunc i64 %r_V_260

]]></Node>
<StgValue><ssdm name="trunc_ln1347_20"/></StgValue>
</operation>

<operation id="830" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:584 %trunc_ln1347_21 = trunc i64 %r_V_261

]]></Node>
<StgValue><ssdm name="trunc_ln1347_21"/></StgValue>
</operation>

<operation id="831" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:585 %ret_V_21 = add i65 %sext_ln813_21, i65 %sext_ln813_20

]]></Node>
<StgValue><ssdm name="ret_V_21"/></StgValue>
</operation>

<operation id="832" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:586 %add_ln1347_11 = add i48 %trunc_ln1347_21, i48 %trunc_ln1347_20

]]></Node>
<StgValue><ssdm name="add_ln1347_11"/></StgValue>
</operation>

<operation id="833" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:587 %p_Result_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_21, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_81"/></StgValue>
</operation>

<operation id="834" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:588 %p_Val2_56 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_11, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_56"/></StgValue>
</operation>

<operation id="835" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:589 %p_Result_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_11, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_82"/></StgValue>
</operation>

<operation id="836" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:590 %tmp_32 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_21, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="837" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:591 %icmp_ln878_21 = icmp_ne  i17 %tmp_32, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_21"/></StgValue>
</operation>

<operation id="838" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:592 %or_ln895_21 = or i1 %p_Result_82, i1 %icmp_ln878_21

]]></Node>
<StgValue><ssdm name="or_ln895_21"/></StgValue>
</operation>

<operation id="839" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:593 %xor_ln895_21 = xor i1 %p_Result_81, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_21"/></StgValue>
</operation>

<operation id="840" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:594 %overflow_22 = and i1 %or_ln895_21, i1 %xor_ln895_21

]]></Node>
<StgValue><ssdm name="overflow_22"/></StgValue>
</operation>

<operation id="841" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:595 %xor_ln896_21 = xor i1 %p_Result_82, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_21"/></StgValue>
</operation>

<operation id="842" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:596 %icmp_ln896_21 = icmp_ne  i17 %tmp_32, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_21"/></StgValue>
</operation>

<operation id="843" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:597 %or_ln896_21 = or i1 %icmp_ln896_21, i1 %xor_ln896_21

]]></Node>
<StgValue><ssdm name="or_ln896_21"/></StgValue>
</operation>

<operation id="844" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:598 %underflow_22 = and i1 %or_ln896_21, i1 %p_Result_81

]]></Node>
<StgValue><ssdm name="underflow_22"/></StgValue>
</operation>

<operation id="845" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:599 %select_ln346_43 = select i1 %overflow_22, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_43"/></StgValue>
</operation>

<operation id="846" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:600 %or_ln346_21 = or i1 %overflow_22, i1 %underflow_22

]]></Node>
<StgValue><ssdm name="or_ln346_21"/></StgValue>
</operation>

<operation id="847" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:601 %bottom_V_42 = select i1 %or_ln346_21, i32 %select_ln346_43, i32 %p_Val2_56

]]></Node>
<StgValue><ssdm name="bottom_V_42"/></StgValue>
</operation>

<operation id="848" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:602 %sext_ln1273_22 = sext i32 %left_V_42

]]></Node>
<StgValue><ssdm name="sext_ln1273_22"/></StgValue>
</operation>

<operation id="849" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:603 %r_V_262 = mul i64 %sext_ln1273_22, i64 %r_V_57_cast

]]></Node>
<StgValue><ssdm name="r_V_262"/></StgValue>
</operation>

<operation id="850" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:604 %sext_ln1273_23 = sext i32 %right_V_11_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_23"/></StgValue>
</operation>

<operation id="851" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:605 %r_V_263 = mul i64 %sext_ln1273_23, i64 %r_V_62_cast

]]></Node>
<StgValue><ssdm name="r_V_263"/></StgValue>
</operation>

<operation id="852" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:606 %ret_V_22 = sub i64 %r_V_262, i64 %r_V_263

]]></Node>
<StgValue><ssdm name="ret_V_22"/></StgValue>
</operation>

<operation id="853" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:607 %p_Result_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_22, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_83"/></StgValue>
</operation>

<operation id="854" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:608 %p_Val2_58 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_22, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_58"/></StgValue>
</operation>

<operation id="855" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:609 %p_Result_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_22, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_84"/></StgValue>
</operation>

<operation id="856" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:610 %tmp_33 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_22, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="857" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:611 %icmp_ln878_22 = icmp_ne  i16 %tmp_33, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_22"/></StgValue>
</operation>

<operation id="858" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:612 %or_ln895_22 = or i1 %p_Result_84, i1 %icmp_ln878_22

]]></Node>
<StgValue><ssdm name="or_ln895_22"/></StgValue>
</operation>

<operation id="859" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:613 %xor_ln895_22 = xor i1 %p_Result_83, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_22"/></StgValue>
</operation>

<operation id="860" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:614 %overflow_23 = and i1 %or_ln895_22, i1 %xor_ln895_22

]]></Node>
<StgValue><ssdm name="overflow_23"/></StgValue>
</operation>

<operation id="861" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:615 %xor_ln896_22 = xor i1 %p_Result_84, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_22"/></StgValue>
</operation>

<operation id="862" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:616 %icmp_ln896_22 = icmp_ne  i16 %tmp_33, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_22"/></StgValue>
</operation>

<operation id="863" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:617 %or_ln896_22 = or i1 %icmp_ln896_22, i1 %xor_ln896_22

]]></Node>
<StgValue><ssdm name="or_ln896_22"/></StgValue>
</operation>

<operation id="864" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:618 %underflow_23 = and i1 %or_ln896_22, i1 %p_Result_83

]]></Node>
<StgValue><ssdm name="underflow_23"/></StgValue>
</operation>

<operation id="865" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:619 %select_ln346_45 = select i1 %overflow_23, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_45"/></StgValue>
</operation>

<operation id="866" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:620 %or_ln346_22 = or i1 %overflow_23, i1 %underflow_23

]]></Node>
<StgValue><ssdm name="or_ln346_22"/></StgValue>
</operation>

<operation id="867" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:621 %left_V_43 = select i1 %or_ln346_22, i32 %select_ln346_45, i32 %p_Val2_58

]]></Node>
<StgValue><ssdm name="left_V_43"/></StgValue>
</operation>

<operation id="868" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:622 %r_V_264 = mul i64 %sext_ln1273_23, i64 %r_V_57_cast

]]></Node>
<StgValue><ssdm name="r_V_264"/></StgValue>
</operation>

<operation id="869" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:623 %r_V_265 = mul i64 %sext_ln1273_22, i64 %r_V_62_cast

]]></Node>
<StgValue><ssdm name="r_V_265"/></StgValue>
</operation>

<operation id="870" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:624 %sext_ln813_22 = sext i64 %r_V_264

]]></Node>
<StgValue><ssdm name="sext_ln813_22"/></StgValue>
</operation>

<operation id="871" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:625 %sext_ln813_23 = sext i64 %r_V_265

]]></Node>
<StgValue><ssdm name="sext_ln813_23"/></StgValue>
</operation>

<operation id="872" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:626 %trunc_ln1347_22 = trunc i64 %r_V_264

]]></Node>
<StgValue><ssdm name="trunc_ln1347_22"/></StgValue>
</operation>

<operation id="873" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:627 %trunc_ln1347_23 = trunc i64 %r_V_265

]]></Node>
<StgValue><ssdm name="trunc_ln1347_23"/></StgValue>
</operation>

<operation id="874" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:628 %ret_V_23 = add i65 %sext_ln813_23, i65 %sext_ln813_22

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>

<operation id="875" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:629 %add_ln1347_12 = add i48 %trunc_ln1347_23, i48 %trunc_ln1347_22

]]></Node>
<StgValue><ssdm name="add_ln1347_12"/></StgValue>
</operation>

<operation id="876" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:630 %p_Result_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_23, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_85"/></StgValue>
</operation>

<operation id="877" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:631 %p_Val2_60 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_12, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_60"/></StgValue>
</operation>

<operation id="878" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:632 %p_Result_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_12, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_86"/></StgValue>
</operation>

<operation id="879" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:633 %tmp_34 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_23, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="880" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:634 %icmp_ln878_23 = icmp_ne  i17 %tmp_34, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_23"/></StgValue>
</operation>

<operation id="881" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:635 %or_ln895_23 = or i1 %p_Result_86, i1 %icmp_ln878_23

]]></Node>
<StgValue><ssdm name="or_ln895_23"/></StgValue>
</operation>

<operation id="882" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:636 %xor_ln895_23 = xor i1 %p_Result_85, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_23"/></StgValue>
</operation>

<operation id="883" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:637 %overflow_24 = and i1 %or_ln895_23, i1 %xor_ln895_23

]]></Node>
<StgValue><ssdm name="overflow_24"/></StgValue>
</operation>

<operation id="884" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:638 %xor_ln896_23 = xor i1 %p_Result_86, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_23"/></StgValue>
</operation>

<operation id="885" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:639 %icmp_ln896_23 = icmp_ne  i17 %tmp_34, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_23"/></StgValue>
</operation>

<operation id="886" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:640 %or_ln896_23 = or i1 %icmp_ln896_23, i1 %xor_ln896_23

]]></Node>
<StgValue><ssdm name="or_ln896_23"/></StgValue>
</operation>

<operation id="887" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:641 %underflow_24 = and i1 %or_ln896_23, i1 %p_Result_85

]]></Node>
<StgValue><ssdm name="underflow_24"/></StgValue>
</operation>

<operation id="888" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:642 %select_ln346_47 = select i1 %overflow_24, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_47"/></StgValue>
</operation>

<operation id="889" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:643 %or_ln346_23 = or i1 %overflow_24, i1 %underflow_24

]]></Node>
<StgValue><ssdm name="or_ln346_23"/></StgValue>
</operation>

<operation id="890" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:644 %bottom_V_43 = select i1 %or_ln346_23, i32 %select_ln346_47, i32 %p_Val2_60

]]></Node>
<StgValue><ssdm name="bottom_V_43"/></StgValue>
</operation>

<operation id="891" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:645 %sext_ln1273_24 = sext i32 %left_V_43

]]></Node>
<StgValue><ssdm name="sext_ln1273_24"/></StgValue>
</operation>

<operation id="892" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:646 %r_V_266 = mul i64 %sext_ln1273_24, i64 %r_V_62_cast

]]></Node>
<StgValue><ssdm name="r_V_266"/></StgValue>
</operation>

<operation id="893" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:647 %sext_ln1273_25 = sext i32 %right_V_12_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_25"/></StgValue>
</operation>

<operation id="894" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:648 %r_V_267 = mul i64 %sext_ln1273_25, i64 %r_V_67_cast

]]></Node>
<StgValue><ssdm name="r_V_267"/></StgValue>
</operation>

<operation id="895" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:649 %ret_V_24 = sub i64 %r_V_266, i64 %r_V_267

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="896" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:650 %p_Result_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_24, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_87"/></StgValue>
</operation>

<operation id="897" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:651 %p_Val2_62 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_24, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_62"/></StgValue>
</operation>

<operation id="898" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:652 %p_Result_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_24, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_88"/></StgValue>
</operation>

<operation id="899" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:653 %tmp_35 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_24, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="900" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:654 %icmp_ln878_24 = icmp_ne  i16 %tmp_35, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_24"/></StgValue>
</operation>

<operation id="901" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:655 %or_ln895_24 = or i1 %p_Result_88, i1 %icmp_ln878_24

]]></Node>
<StgValue><ssdm name="or_ln895_24"/></StgValue>
</operation>

<operation id="902" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:656 %xor_ln895_24 = xor i1 %p_Result_87, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_24"/></StgValue>
</operation>

<operation id="903" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:657 %overflow_25 = and i1 %or_ln895_24, i1 %xor_ln895_24

]]></Node>
<StgValue><ssdm name="overflow_25"/></StgValue>
</operation>

<operation id="904" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:658 %xor_ln896_24 = xor i1 %p_Result_88, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_24"/></StgValue>
</operation>

<operation id="905" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:659 %icmp_ln896_24 = icmp_ne  i16 %tmp_35, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_24"/></StgValue>
</operation>

<operation id="906" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:660 %or_ln896_24 = or i1 %icmp_ln896_24, i1 %xor_ln896_24

]]></Node>
<StgValue><ssdm name="or_ln896_24"/></StgValue>
</operation>

<operation id="907" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:661 %underflow_25 = and i1 %or_ln896_24, i1 %p_Result_87

]]></Node>
<StgValue><ssdm name="underflow_25"/></StgValue>
</operation>

<operation id="908" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:662 %select_ln346_49 = select i1 %overflow_25, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_49"/></StgValue>
</operation>

<operation id="909" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:663 %or_ln346_24 = or i1 %overflow_25, i1 %underflow_25

]]></Node>
<StgValue><ssdm name="or_ln346_24"/></StgValue>
</operation>

<operation id="910" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:664 %left_V_44 = select i1 %or_ln346_24, i32 %select_ln346_49, i32 %p_Val2_62

]]></Node>
<StgValue><ssdm name="left_V_44"/></StgValue>
</operation>

<operation id="911" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:665 %r_V_268 = mul i64 %sext_ln1273_25, i64 %r_V_62_cast

]]></Node>
<StgValue><ssdm name="r_V_268"/></StgValue>
</operation>

<operation id="912" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:666 %r_V_269 = mul i64 %sext_ln1273_24, i64 %r_V_67_cast

]]></Node>
<StgValue><ssdm name="r_V_269"/></StgValue>
</operation>

<operation id="913" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:667 %sext_ln813_24 = sext i64 %r_V_268

]]></Node>
<StgValue><ssdm name="sext_ln813_24"/></StgValue>
</operation>

<operation id="914" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:668 %sext_ln813_25 = sext i64 %r_V_269

]]></Node>
<StgValue><ssdm name="sext_ln813_25"/></StgValue>
</operation>

<operation id="915" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:669 %trunc_ln1347_24 = trunc i64 %r_V_268

]]></Node>
<StgValue><ssdm name="trunc_ln1347_24"/></StgValue>
</operation>

<operation id="916" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:670 %trunc_ln1347_25 = trunc i64 %r_V_269

]]></Node>
<StgValue><ssdm name="trunc_ln1347_25"/></StgValue>
</operation>

<operation id="917" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:671 %ret_V_25 = add i65 %sext_ln813_25, i65 %sext_ln813_24

]]></Node>
<StgValue><ssdm name="ret_V_25"/></StgValue>
</operation>

<operation id="918" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:672 %add_ln1347_13 = add i48 %trunc_ln1347_25, i48 %trunc_ln1347_24

]]></Node>
<StgValue><ssdm name="add_ln1347_13"/></StgValue>
</operation>

<operation id="919" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:673 %p_Result_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_25, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_89"/></StgValue>
</operation>

<operation id="920" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:674 %p_Val2_64 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_13, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_64"/></StgValue>
</operation>

<operation id="921" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:675 %p_Result_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_13, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_90"/></StgValue>
</operation>

<operation id="922" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:676 %tmp_36 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_25, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="923" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:677 %icmp_ln878_25 = icmp_ne  i17 %tmp_36, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_25"/></StgValue>
</operation>

<operation id="924" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:678 %or_ln895_25 = or i1 %p_Result_90, i1 %icmp_ln878_25

]]></Node>
<StgValue><ssdm name="or_ln895_25"/></StgValue>
</operation>

<operation id="925" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:679 %xor_ln895_25 = xor i1 %p_Result_89, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_25"/></StgValue>
</operation>

<operation id="926" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:680 %overflow_26 = and i1 %or_ln895_25, i1 %xor_ln895_25

]]></Node>
<StgValue><ssdm name="overflow_26"/></StgValue>
</operation>

<operation id="927" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:681 %xor_ln896_25 = xor i1 %p_Result_90, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_25"/></StgValue>
</operation>

<operation id="928" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:682 %icmp_ln896_25 = icmp_ne  i17 %tmp_36, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_25"/></StgValue>
</operation>

<operation id="929" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:683 %or_ln896_25 = or i1 %icmp_ln896_25, i1 %xor_ln896_25

]]></Node>
<StgValue><ssdm name="or_ln896_25"/></StgValue>
</operation>

<operation id="930" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:684 %underflow_26 = and i1 %or_ln896_25, i1 %p_Result_89

]]></Node>
<StgValue><ssdm name="underflow_26"/></StgValue>
</operation>

<operation id="931" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:685 %select_ln346_51 = select i1 %overflow_26, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_51"/></StgValue>
</operation>

<operation id="932" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:686 %or_ln346_25 = or i1 %overflow_26, i1 %underflow_26

]]></Node>
<StgValue><ssdm name="or_ln346_25"/></StgValue>
</operation>

<operation id="933" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:687 %bottom_V_44 = select i1 %or_ln346_25, i32 %select_ln346_51, i32 %p_Val2_64

]]></Node>
<StgValue><ssdm name="bottom_V_44"/></StgValue>
</operation>

<operation id="934" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:688 %sext_ln1273_26 = sext i32 %left_V_44

]]></Node>
<StgValue><ssdm name="sext_ln1273_26"/></StgValue>
</operation>

<operation id="935" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:689 %r_V_270 = mul i64 %sext_ln1273_26, i64 %r_V_67_cast

]]></Node>
<StgValue><ssdm name="r_V_270"/></StgValue>
</operation>

<operation id="936" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:690 %sext_ln1273_27 = sext i32 %right_V_13_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_27"/></StgValue>
</operation>

<operation id="937" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:691 %r_V_271 = mul i64 %sext_ln1273_27, i64 %r_V_72_cast

]]></Node>
<StgValue><ssdm name="r_V_271"/></StgValue>
</operation>

<operation id="938" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:692 %ret_V_26 = sub i64 %r_V_270, i64 %r_V_271

]]></Node>
<StgValue><ssdm name="ret_V_26"/></StgValue>
</operation>

<operation id="939" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:693 %p_Result_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_26, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_91"/></StgValue>
</operation>

<operation id="940" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:694 %p_Val2_66 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_26, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_66"/></StgValue>
</operation>

<operation id="941" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:695 %p_Result_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_26, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_92"/></StgValue>
</operation>

<operation id="942" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:696 %tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_26, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="943" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:697 %icmp_ln878_26 = icmp_ne  i16 %tmp_37, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_26"/></StgValue>
</operation>

<operation id="944" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:698 %or_ln895_26 = or i1 %p_Result_92, i1 %icmp_ln878_26

]]></Node>
<StgValue><ssdm name="or_ln895_26"/></StgValue>
</operation>

<operation id="945" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:699 %xor_ln895_26 = xor i1 %p_Result_91, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_26"/></StgValue>
</operation>

<operation id="946" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:700 %overflow_27 = and i1 %or_ln895_26, i1 %xor_ln895_26

]]></Node>
<StgValue><ssdm name="overflow_27"/></StgValue>
</operation>

<operation id="947" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:701 %xor_ln896_26 = xor i1 %p_Result_92, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_26"/></StgValue>
</operation>

<operation id="948" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:702 %icmp_ln896_26 = icmp_ne  i16 %tmp_37, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_26"/></StgValue>
</operation>

<operation id="949" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:703 %or_ln896_26 = or i1 %icmp_ln896_26, i1 %xor_ln896_26

]]></Node>
<StgValue><ssdm name="or_ln896_26"/></StgValue>
</operation>

<operation id="950" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:704 %underflow_27 = and i1 %or_ln896_26, i1 %p_Result_91

]]></Node>
<StgValue><ssdm name="underflow_27"/></StgValue>
</operation>

<operation id="951" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:705 %select_ln346_53 = select i1 %overflow_27, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_53"/></StgValue>
</operation>

<operation id="952" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:706 %or_ln346_26 = or i1 %overflow_27, i1 %underflow_27

]]></Node>
<StgValue><ssdm name="or_ln346_26"/></StgValue>
</operation>

<operation id="953" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:707 %left_V_45 = select i1 %or_ln346_26, i32 %select_ln346_53, i32 %p_Val2_66

]]></Node>
<StgValue><ssdm name="left_V_45"/></StgValue>
</operation>

<operation id="954" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:708 %r_V_272 = mul i64 %sext_ln1273_27, i64 %r_V_67_cast

]]></Node>
<StgValue><ssdm name="r_V_272"/></StgValue>
</operation>

<operation id="955" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:709 %r_V_273 = mul i64 %sext_ln1273_26, i64 %r_V_72_cast

]]></Node>
<StgValue><ssdm name="r_V_273"/></StgValue>
</operation>

<operation id="956" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:710 %sext_ln813_26 = sext i64 %r_V_272

]]></Node>
<StgValue><ssdm name="sext_ln813_26"/></StgValue>
</operation>

<operation id="957" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:711 %sext_ln813_27 = sext i64 %r_V_273

]]></Node>
<StgValue><ssdm name="sext_ln813_27"/></StgValue>
</operation>

<operation id="958" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:712 %trunc_ln1347_26 = trunc i64 %r_V_272

]]></Node>
<StgValue><ssdm name="trunc_ln1347_26"/></StgValue>
</operation>

<operation id="959" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:713 %trunc_ln1347_27 = trunc i64 %r_V_273

]]></Node>
<StgValue><ssdm name="trunc_ln1347_27"/></StgValue>
</operation>

<operation id="960" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:714 %ret_V_27 = add i65 %sext_ln813_27, i65 %sext_ln813_26

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>

<operation id="961" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:715 %add_ln1347_14 = add i48 %trunc_ln1347_27, i48 %trunc_ln1347_26

]]></Node>
<StgValue><ssdm name="add_ln1347_14"/></StgValue>
</operation>

<operation id="962" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:716 %p_Result_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_27, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_93"/></StgValue>
</operation>

<operation id="963" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:717 %p_Val2_68 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_14, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_68"/></StgValue>
</operation>

<operation id="964" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:718 %p_Result_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_14, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_94"/></StgValue>
</operation>

<operation id="965" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:719 %tmp_38 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_27, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="966" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:720 %icmp_ln878_27 = icmp_ne  i17 %tmp_38, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_27"/></StgValue>
</operation>

<operation id="967" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:721 %or_ln895_27 = or i1 %p_Result_94, i1 %icmp_ln878_27

]]></Node>
<StgValue><ssdm name="or_ln895_27"/></StgValue>
</operation>

<operation id="968" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:722 %xor_ln895_27 = xor i1 %p_Result_93, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_27"/></StgValue>
</operation>

<operation id="969" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:723 %overflow_28 = and i1 %or_ln895_27, i1 %xor_ln895_27

]]></Node>
<StgValue><ssdm name="overflow_28"/></StgValue>
</operation>

<operation id="970" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:724 %xor_ln896_27 = xor i1 %p_Result_94, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_27"/></StgValue>
</operation>

<operation id="971" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:725 %icmp_ln896_27 = icmp_ne  i17 %tmp_38, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_27"/></StgValue>
</operation>

<operation id="972" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:726 %or_ln896_27 = or i1 %icmp_ln896_27, i1 %xor_ln896_27

]]></Node>
<StgValue><ssdm name="or_ln896_27"/></StgValue>
</operation>

<operation id="973" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:727 %underflow_28 = and i1 %or_ln896_27, i1 %p_Result_93

]]></Node>
<StgValue><ssdm name="underflow_28"/></StgValue>
</operation>

<operation id="974" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:728 %select_ln346_55 = select i1 %overflow_28, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_55"/></StgValue>
</operation>

<operation id="975" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:729 %or_ln346_27 = or i1 %overflow_28, i1 %underflow_28

]]></Node>
<StgValue><ssdm name="or_ln346_27"/></StgValue>
</operation>

<operation id="976" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:730 %bottom_V_45 = select i1 %or_ln346_27, i32 %select_ln346_55, i32 %p_Val2_68

]]></Node>
<StgValue><ssdm name="bottom_V_45"/></StgValue>
</operation>

<operation id="977" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:731 %sext_ln1273_28 = sext i32 %left_V_45

]]></Node>
<StgValue><ssdm name="sext_ln1273_28"/></StgValue>
</operation>

<operation id="978" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:732 %r_V_274 = mul i64 %sext_ln1273_28, i64 %r_V_72_cast

]]></Node>
<StgValue><ssdm name="r_V_274"/></StgValue>
</operation>

<operation id="979" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:733 %sext_ln1273_29 = sext i32 %right_V_14_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_29"/></StgValue>
</operation>

<operation id="980" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:734 %r_V_275 = mul i64 %sext_ln1273_29, i64 %r_V_77_cast

]]></Node>
<StgValue><ssdm name="r_V_275"/></StgValue>
</operation>

<operation id="981" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:735 %ret_V_28 = sub i64 %r_V_274, i64 %r_V_275

]]></Node>
<StgValue><ssdm name="ret_V_28"/></StgValue>
</operation>

<operation id="982" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:736 %p_Result_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_28, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_95"/></StgValue>
</operation>

<operation id="983" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:737 %p_Val2_70 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_28, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_70"/></StgValue>
</operation>

<operation id="984" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:738 %p_Result_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_28, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_96"/></StgValue>
</operation>

<operation id="985" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:739 %tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_28, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="986" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:740 %icmp_ln878_28 = icmp_ne  i16 %tmp_39, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_28"/></StgValue>
</operation>

<operation id="987" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:741 %or_ln895_28 = or i1 %p_Result_96, i1 %icmp_ln878_28

]]></Node>
<StgValue><ssdm name="or_ln895_28"/></StgValue>
</operation>

<operation id="988" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:742 %xor_ln895_28 = xor i1 %p_Result_95, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_28"/></StgValue>
</operation>

<operation id="989" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:743 %overflow_29 = and i1 %or_ln895_28, i1 %xor_ln895_28

]]></Node>
<StgValue><ssdm name="overflow_29"/></StgValue>
</operation>

<operation id="990" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:744 %xor_ln896_28 = xor i1 %p_Result_96, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_28"/></StgValue>
</operation>

<operation id="991" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:745 %icmp_ln896_28 = icmp_ne  i16 %tmp_39, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_28"/></StgValue>
</operation>

<operation id="992" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:746 %or_ln896_28 = or i1 %icmp_ln896_28, i1 %xor_ln896_28

]]></Node>
<StgValue><ssdm name="or_ln896_28"/></StgValue>
</operation>

<operation id="993" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:747 %underflow_29 = and i1 %or_ln896_28, i1 %p_Result_95

]]></Node>
<StgValue><ssdm name="underflow_29"/></StgValue>
</operation>

<operation id="994" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:748 %select_ln346_57 = select i1 %overflow_29, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_57"/></StgValue>
</operation>

<operation id="995" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:749 %or_ln346_28 = or i1 %overflow_29, i1 %underflow_29

]]></Node>
<StgValue><ssdm name="or_ln346_28"/></StgValue>
</operation>

<operation id="996" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:750 %left_V_46 = select i1 %or_ln346_28, i32 %select_ln346_57, i32 %p_Val2_70

]]></Node>
<StgValue><ssdm name="left_V_46"/></StgValue>
</operation>

<operation id="997" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:751 %r_V_276 = mul i64 %sext_ln1273_29, i64 %r_V_72_cast

]]></Node>
<StgValue><ssdm name="r_V_276"/></StgValue>
</operation>

<operation id="998" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:752 %r_V_277 = mul i64 %sext_ln1273_28, i64 %r_V_77_cast

]]></Node>
<StgValue><ssdm name="r_V_277"/></StgValue>
</operation>

<operation id="999" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:753 %sext_ln813_28 = sext i64 %r_V_276

]]></Node>
<StgValue><ssdm name="sext_ln813_28"/></StgValue>
</operation>

<operation id="1000" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:754 %sext_ln813_29 = sext i64 %r_V_277

]]></Node>
<StgValue><ssdm name="sext_ln813_29"/></StgValue>
</operation>

<operation id="1001" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:755 %trunc_ln1347_28 = trunc i64 %r_V_276

]]></Node>
<StgValue><ssdm name="trunc_ln1347_28"/></StgValue>
</operation>

<operation id="1002" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:756 %trunc_ln1347_29 = trunc i64 %r_V_277

]]></Node>
<StgValue><ssdm name="trunc_ln1347_29"/></StgValue>
</operation>

<operation id="1003" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:757 %ret_V_29 = add i65 %sext_ln813_29, i65 %sext_ln813_28

]]></Node>
<StgValue><ssdm name="ret_V_29"/></StgValue>
</operation>

<operation id="1004" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:758 %add_ln1347_15 = add i48 %trunc_ln1347_29, i48 %trunc_ln1347_28

]]></Node>
<StgValue><ssdm name="add_ln1347_15"/></StgValue>
</operation>

<operation id="1005" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:759 %p_Result_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_29, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_97"/></StgValue>
</operation>

<operation id="1006" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:760 %p_Val2_72 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_15, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_72"/></StgValue>
</operation>

<operation id="1007" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:761 %p_Result_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_15, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_98"/></StgValue>
</operation>

<operation id="1008" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:762 %tmp_40 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_29, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1009" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:763 %icmp_ln878_29 = icmp_ne  i17 %tmp_40, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_29"/></StgValue>
</operation>

<operation id="1010" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:764 %or_ln895_29 = or i1 %p_Result_98, i1 %icmp_ln878_29

]]></Node>
<StgValue><ssdm name="or_ln895_29"/></StgValue>
</operation>

<operation id="1011" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:765 %xor_ln895_29 = xor i1 %p_Result_97, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_29"/></StgValue>
</operation>

<operation id="1012" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:766 %overflow_30 = and i1 %or_ln895_29, i1 %xor_ln895_29

]]></Node>
<StgValue><ssdm name="overflow_30"/></StgValue>
</operation>

<operation id="1013" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:767 %xor_ln896_29 = xor i1 %p_Result_98, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_29"/></StgValue>
</operation>

<operation id="1014" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:768 %icmp_ln896_29 = icmp_ne  i17 %tmp_40, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_29"/></StgValue>
</operation>

<operation id="1015" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:769 %or_ln896_29 = or i1 %icmp_ln896_29, i1 %xor_ln896_29

]]></Node>
<StgValue><ssdm name="or_ln896_29"/></StgValue>
</operation>

<operation id="1016" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:770 %underflow_30 = and i1 %or_ln896_29, i1 %p_Result_97

]]></Node>
<StgValue><ssdm name="underflow_30"/></StgValue>
</operation>

<operation id="1017" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:771 %select_ln346_59 = select i1 %overflow_30, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_59"/></StgValue>
</operation>

<operation id="1018" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:772 %or_ln346_29 = or i1 %overflow_30, i1 %underflow_30

]]></Node>
<StgValue><ssdm name="or_ln346_29"/></StgValue>
</operation>

<operation id="1019" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:773 %bottom_V_46 = select i1 %or_ln346_29, i32 %select_ln346_59, i32 %p_Val2_72

]]></Node>
<StgValue><ssdm name="bottom_V_46"/></StgValue>
</operation>

<operation id="1020" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:774 %sext_ln1273_30 = sext i32 %left_V_46

]]></Node>
<StgValue><ssdm name="sext_ln1273_30"/></StgValue>
</operation>

<operation id="1021" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:775 %r_V_278 = mul i64 %sext_ln1273_30, i64 %r_V_77_cast

]]></Node>
<StgValue><ssdm name="r_V_278"/></StgValue>
</operation>

<operation id="1022" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:776 %sext_ln1273_31 = sext i32 %right_V_15_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_31"/></StgValue>
</operation>

<operation id="1023" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:777 %r_V_279 = mul i64 %sext_ln1273_31, i64 %r_V_82_cast

]]></Node>
<StgValue><ssdm name="r_V_279"/></StgValue>
</operation>

<operation id="1024" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:778 %ret_V_30 = sub i64 %r_V_278, i64 %r_V_279

]]></Node>
<StgValue><ssdm name="ret_V_30"/></StgValue>
</operation>

<operation id="1025" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:779 %p_Result_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_30, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_99"/></StgValue>
</operation>

<operation id="1026" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:780 %p_Val2_74 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_30, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_74"/></StgValue>
</operation>

<operation id="1027" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:781 %p_Result_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_30, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_100"/></StgValue>
</operation>

<operation id="1028" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:782 %tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_30, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1029" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:783 %icmp_ln878_30 = icmp_ne  i16 %tmp_41, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_30"/></StgValue>
</operation>

<operation id="1030" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:784 %or_ln895_30 = or i1 %p_Result_100, i1 %icmp_ln878_30

]]></Node>
<StgValue><ssdm name="or_ln895_30"/></StgValue>
</operation>

<operation id="1031" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:785 %xor_ln895_30 = xor i1 %p_Result_99, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_30"/></StgValue>
</operation>

<operation id="1032" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:786 %overflow_31 = and i1 %or_ln895_30, i1 %xor_ln895_30

]]></Node>
<StgValue><ssdm name="overflow_31"/></StgValue>
</operation>

<operation id="1033" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:787 %xor_ln896_30 = xor i1 %p_Result_100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_30"/></StgValue>
</operation>

<operation id="1034" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:788 %icmp_ln896_30 = icmp_ne  i16 %tmp_41, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_30"/></StgValue>
</operation>

<operation id="1035" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:789 %or_ln896_30 = or i1 %icmp_ln896_30, i1 %xor_ln896_30

]]></Node>
<StgValue><ssdm name="or_ln896_30"/></StgValue>
</operation>

<operation id="1036" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:790 %underflow_31 = and i1 %or_ln896_30, i1 %p_Result_99

]]></Node>
<StgValue><ssdm name="underflow_31"/></StgValue>
</operation>

<operation id="1037" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:791 %select_ln346_61 = select i1 %overflow_31, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_61"/></StgValue>
</operation>

<operation id="1038" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:792 %or_ln346_30 = or i1 %overflow_31, i1 %underflow_31

]]></Node>
<StgValue><ssdm name="or_ln346_30"/></StgValue>
</operation>

<operation id="1039" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:793 %left_V_47 = select i1 %or_ln346_30, i32 %select_ln346_61, i32 %p_Val2_74

]]></Node>
<StgValue><ssdm name="left_V_47"/></StgValue>
</operation>

<operation id="1040" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:794 %r_V_280 = mul i64 %sext_ln1273_31, i64 %r_V_77_cast

]]></Node>
<StgValue><ssdm name="r_V_280"/></StgValue>
</operation>

<operation id="1041" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:795 %r_V_281 = mul i64 %sext_ln1273_30, i64 %r_V_82_cast

]]></Node>
<StgValue><ssdm name="r_V_281"/></StgValue>
</operation>

<operation id="1042" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:796 %sext_ln813_30 = sext i64 %r_V_280

]]></Node>
<StgValue><ssdm name="sext_ln813_30"/></StgValue>
</operation>

<operation id="1043" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:797 %sext_ln813_31 = sext i64 %r_V_281

]]></Node>
<StgValue><ssdm name="sext_ln813_31"/></StgValue>
</operation>

<operation id="1044" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:798 %trunc_ln1347_30 = trunc i64 %r_V_280

]]></Node>
<StgValue><ssdm name="trunc_ln1347_30"/></StgValue>
</operation>

<operation id="1045" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:799 %trunc_ln1347_31 = trunc i64 %r_V_281

]]></Node>
<StgValue><ssdm name="trunc_ln1347_31"/></StgValue>
</operation>

<operation id="1046" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:800 %ret_V_31 = add i65 %sext_ln813_31, i65 %sext_ln813_30

]]></Node>
<StgValue><ssdm name="ret_V_31"/></StgValue>
</operation>

<operation id="1047" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:801 %add_ln1347_16 = add i48 %trunc_ln1347_31, i48 %trunc_ln1347_30

]]></Node>
<StgValue><ssdm name="add_ln1347_16"/></StgValue>
</operation>

<operation id="1048" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:802 %p_Result_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_31, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_101"/></StgValue>
</operation>

<operation id="1049" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:803 %p_Val2_76 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_16, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_76"/></StgValue>
</operation>

<operation id="1050" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:804 %p_Result_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_16, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_102"/></StgValue>
</operation>

<operation id="1051" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:805 %tmp_42 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_31, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1052" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:806 %icmp_ln878_31 = icmp_ne  i17 %tmp_42, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_31"/></StgValue>
</operation>

<operation id="1053" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:807 %or_ln895_31 = or i1 %p_Result_102, i1 %icmp_ln878_31

]]></Node>
<StgValue><ssdm name="or_ln895_31"/></StgValue>
</operation>

<operation id="1054" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:808 %xor_ln895_31 = xor i1 %p_Result_101, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_31"/></StgValue>
</operation>

<operation id="1055" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:809 %overflow_32 = and i1 %or_ln895_31, i1 %xor_ln895_31

]]></Node>
<StgValue><ssdm name="overflow_32"/></StgValue>
</operation>

<operation id="1056" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:810 %xor_ln896_31 = xor i1 %p_Result_102, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_31"/></StgValue>
</operation>

<operation id="1057" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:811 %icmp_ln896_31 = icmp_ne  i17 %tmp_42, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_31"/></StgValue>
</operation>

<operation id="1058" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:812 %or_ln896_31 = or i1 %icmp_ln896_31, i1 %xor_ln896_31

]]></Node>
<StgValue><ssdm name="or_ln896_31"/></StgValue>
</operation>

<operation id="1059" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:813 %underflow_32 = and i1 %or_ln896_31, i1 %p_Result_101

]]></Node>
<StgValue><ssdm name="underflow_32"/></StgValue>
</operation>

<operation id="1060" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:814 %select_ln346_63 = select i1 %overflow_32, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_63"/></StgValue>
</operation>

<operation id="1061" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:815 %or_ln346_31 = or i1 %overflow_32, i1 %underflow_32

]]></Node>
<StgValue><ssdm name="or_ln346_31"/></StgValue>
</operation>

<operation id="1062" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:816 %bottom_V_47 = select i1 %or_ln346_31, i32 %select_ln346_63, i32 %p_Val2_76

]]></Node>
<StgValue><ssdm name="bottom_V_47"/></StgValue>
</operation>

<operation id="1063" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:817 %sext_ln1273_32 = sext i32 %left_V_47

]]></Node>
<StgValue><ssdm name="sext_ln1273_32"/></StgValue>
</operation>

<operation id="1064" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:818 %r_V_282 = mul i64 %sext_ln1273_32, i64 %r_V_82_cast

]]></Node>
<StgValue><ssdm name="r_V_282"/></StgValue>
</operation>

<operation id="1065" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:819 %sext_ln1273_33 = sext i32 %right_V_16_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_33"/></StgValue>
</operation>

<operation id="1066" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:820 %r_V_283 = mul i64 %sext_ln1273_33, i64 %r_V_87_cast

]]></Node>
<StgValue><ssdm name="r_V_283"/></StgValue>
</operation>

<operation id="1067" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:821 %ret_V_32 = sub i64 %r_V_282, i64 %r_V_283

]]></Node>
<StgValue><ssdm name="ret_V_32"/></StgValue>
</operation>

<operation id="1068" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:822 %p_Result_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_103"/></StgValue>
</operation>

<operation id="1069" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:823 %p_Val2_78 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_32, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_78"/></StgValue>
</operation>

<operation id="1070" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:824 %p_Result_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_32, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_104"/></StgValue>
</operation>

<operation id="1071" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:825 %tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_32, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1072" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:826 %icmp_ln878_32 = icmp_ne  i16 %tmp_43, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_32"/></StgValue>
</operation>

<operation id="1073" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:827 %or_ln895_32 = or i1 %p_Result_104, i1 %icmp_ln878_32

]]></Node>
<StgValue><ssdm name="or_ln895_32"/></StgValue>
</operation>

<operation id="1074" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:828 %xor_ln895_32 = xor i1 %p_Result_103, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_32"/></StgValue>
</operation>

<operation id="1075" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:829 %overflow_33 = and i1 %or_ln895_32, i1 %xor_ln895_32

]]></Node>
<StgValue><ssdm name="overflow_33"/></StgValue>
</operation>

<operation id="1076" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:830 %xor_ln896_32 = xor i1 %p_Result_104, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_32"/></StgValue>
</operation>

<operation id="1077" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:831 %icmp_ln896_32 = icmp_ne  i16 %tmp_43, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_32"/></StgValue>
</operation>

<operation id="1078" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:832 %or_ln896_32 = or i1 %icmp_ln896_32, i1 %xor_ln896_32

]]></Node>
<StgValue><ssdm name="or_ln896_32"/></StgValue>
</operation>

<operation id="1079" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:833 %underflow_33 = and i1 %or_ln896_32, i1 %p_Result_103

]]></Node>
<StgValue><ssdm name="underflow_33"/></StgValue>
</operation>

<operation id="1080" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:834 %select_ln346_65 = select i1 %overflow_33, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_65"/></StgValue>
</operation>

<operation id="1081" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:835 %or_ln346_32 = or i1 %overflow_33, i1 %underflow_33

]]></Node>
<StgValue><ssdm name="or_ln346_32"/></StgValue>
</operation>

<operation id="1082" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:836 %left_V_48 = select i1 %or_ln346_32, i32 %select_ln346_65, i32 %p_Val2_78

]]></Node>
<StgValue><ssdm name="left_V_48"/></StgValue>
</operation>

<operation id="1083" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:837 %r_V_284 = mul i64 %sext_ln1273_33, i64 %r_V_82_cast

]]></Node>
<StgValue><ssdm name="r_V_284"/></StgValue>
</operation>

<operation id="1084" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:838 %r_V_285 = mul i64 %sext_ln1273_32, i64 %r_V_87_cast

]]></Node>
<StgValue><ssdm name="r_V_285"/></StgValue>
</operation>

<operation id="1085" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:839 %sext_ln813_32 = sext i64 %r_V_284

]]></Node>
<StgValue><ssdm name="sext_ln813_32"/></StgValue>
</operation>

<operation id="1086" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:840 %sext_ln813_33 = sext i64 %r_V_285

]]></Node>
<StgValue><ssdm name="sext_ln813_33"/></StgValue>
</operation>

<operation id="1087" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:841 %trunc_ln1347_32 = trunc i64 %r_V_284

]]></Node>
<StgValue><ssdm name="trunc_ln1347_32"/></StgValue>
</operation>

<operation id="1088" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:842 %trunc_ln1347_33 = trunc i64 %r_V_285

]]></Node>
<StgValue><ssdm name="trunc_ln1347_33"/></StgValue>
</operation>

<operation id="1089" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:843 %ret_V_33 = add i65 %sext_ln813_33, i65 %sext_ln813_32

]]></Node>
<StgValue><ssdm name="ret_V_33"/></StgValue>
</operation>

<operation id="1090" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:844 %add_ln1347_17 = add i48 %trunc_ln1347_33, i48 %trunc_ln1347_32

]]></Node>
<StgValue><ssdm name="add_ln1347_17"/></StgValue>
</operation>

<operation id="1091" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:845 %p_Result_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_33, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_105"/></StgValue>
</operation>

<operation id="1092" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:846 %p_Val2_80 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_17, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_80"/></StgValue>
</operation>

<operation id="1093" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:847 %p_Result_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_17, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_106"/></StgValue>
</operation>

<operation id="1094" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:848 %tmp_44 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_33, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1095" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:849 %icmp_ln878_33 = icmp_ne  i17 %tmp_44, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_33"/></StgValue>
</operation>

<operation id="1096" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:850 %or_ln895_33 = or i1 %p_Result_106, i1 %icmp_ln878_33

]]></Node>
<StgValue><ssdm name="or_ln895_33"/></StgValue>
</operation>

<operation id="1097" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:851 %xor_ln895_33 = xor i1 %p_Result_105, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_33"/></StgValue>
</operation>

<operation id="1098" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:852 %overflow_34 = and i1 %or_ln895_33, i1 %xor_ln895_33

]]></Node>
<StgValue><ssdm name="overflow_34"/></StgValue>
</operation>

<operation id="1099" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:853 %xor_ln896_33 = xor i1 %p_Result_106, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_33"/></StgValue>
</operation>

<operation id="1100" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:854 %icmp_ln896_33 = icmp_ne  i17 %tmp_44, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_33"/></StgValue>
</operation>

<operation id="1101" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:855 %or_ln896_33 = or i1 %icmp_ln896_33, i1 %xor_ln896_33

]]></Node>
<StgValue><ssdm name="or_ln896_33"/></StgValue>
</operation>

<operation id="1102" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:856 %underflow_34 = and i1 %or_ln896_33, i1 %p_Result_105

]]></Node>
<StgValue><ssdm name="underflow_34"/></StgValue>
</operation>

<operation id="1103" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:857 %select_ln346_67 = select i1 %overflow_34, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_67"/></StgValue>
</operation>

<operation id="1104" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:858 %or_ln346_33 = or i1 %overflow_34, i1 %underflow_34

]]></Node>
<StgValue><ssdm name="or_ln346_33"/></StgValue>
</operation>

<operation id="1105" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:859 %bottom_V_48 = select i1 %or_ln346_33, i32 %select_ln346_67, i32 %p_Val2_80

]]></Node>
<StgValue><ssdm name="bottom_V_48"/></StgValue>
</operation>

<operation id="1106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:860 %sext_ln1273_34 = sext i32 %left_V_48

]]></Node>
<StgValue><ssdm name="sext_ln1273_34"/></StgValue>
</operation>

<operation id="1107" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:861 %r_V_286 = mul i64 %sext_ln1273_34, i64 %r_V_87_cast

]]></Node>
<StgValue><ssdm name="r_V_286"/></StgValue>
</operation>

<operation id="1108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:862 %sext_ln1273_35 = sext i32 %right_V_17_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_35"/></StgValue>
</operation>

<operation id="1109" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:863 %r_V_287 = mul i64 %sext_ln1273_35, i64 %r_V_92_cast

]]></Node>
<StgValue><ssdm name="r_V_287"/></StgValue>
</operation>

<operation id="1110" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:864 %ret_V_34 = sub i64 %r_V_286, i64 %r_V_287

]]></Node>
<StgValue><ssdm name="ret_V_34"/></StgValue>
</operation>

<operation id="1111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:865 %p_Result_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_34, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_107"/></StgValue>
</operation>

<operation id="1112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:866 %p_Val2_82 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_34, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_82"/></StgValue>
</operation>

<operation id="1113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:867 %p_Result_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_34, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_108"/></StgValue>
</operation>

<operation id="1114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:868 %tmp_45 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_34, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1115" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:869 %icmp_ln878_34 = icmp_ne  i16 %tmp_45, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_34"/></StgValue>
</operation>

<operation id="1116" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:870 %or_ln895_34 = or i1 %p_Result_108, i1 %icmp_ln878_34

]]></Node>
<StgValue><ssdm name="or_ln895_34"/></StgValue>
</operation>

<operation id="1117" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:871 %xor_ln895_34 = xor i1 %p_Result_107, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_34"/></StgValue>
</operation>

<operation id="1118" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:872 %overflow_35 = and i1 %or_ln895_34, i1 %xor_ln895_34

]]></Node>
<StgValue><ssdm name="overflow_35"/></StgValue>
</operation>

<operation id="1119" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:873 %xor_ln896_34 = xor i1 %p_Result_108, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_34"/></StgValue>
</operation>

<operation id="1120" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:874 %icmp_ln896_34 = icmp_ne  i16 %tmp_45, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_34"/></StgValue>
</operation>

<operation id="1121" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:875 %or_ln896_34 = or i1 %icmp_ln896_34, i1 %xor_ln896_34

]]></Node>
<StgValue><ssdm name="or_ln896_34"/></StgValue>
</operation>

<operation id="1122" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:876 %underflow_35 = and i1 %or_ln896_34, i1 %p_Result_107

]]></Node>
<StgValue><ssdm name="underflow_35"/></StgValue>
</operation>

<operation id="1123" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:877 %select_ln346_69 = select i1 %overflow_35, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_69"/></StgValue>
</operation>

<operation id="1124" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:878 %or_ln346_34 = or i1 %overflow_35, i1 %underflow_35

]]></Node>
<StgValue><ssdm name="or_ln346_34"/></StgValue>
</operation>

<operation id="1125" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:879 %left_V_49 = select i1 %or_ln346_34, i32 %select_ln346_69, i32 %p_Val2_82

]]></Node>
<StgValue><ssdm name="left_V_49"/></StgValue>
</operation>

<operation id="1126" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:880 %r_V_288 = mul i64 %sext_ln1273_35, i64 %r_V_87_cast

]]></Node>
<StgValue><ssdm name="r_V_288"/></StgValue>
</operation>

<operation id="1127" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:881 %r_V_289 = mul i64 %sext_ln1273_34, i64 %r_V_92_cast

]]></Node>
<StgValue><ssdm name="r_V_289"/></StgValue>
</operation>

<operation id="1128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:882 %sext_ln813_34 = sext i64 %r_V_288

]]></Node>
<StgValue><ssdm name="sext_ln813_34"/></StgValue>
</operation>

<operation id="1129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:883 %sext_ln813_35 = sext i64 %r_V_289

]]></Node>
<StgValue><ssdm name="sext_ln813_35"/></StgValue>
</operation>

<operation id="1130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:884 %trunc_ln1347_34 = trunc i64 %r_V_288

]]></Node>
<StgValue><ssdm name="trunc_ln1347_34"/></StgValue>
</operation>

<operation id="1131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:885 %trunc_ln1347_35 = trunc i64 %r_V_289

]]></Node>
<StgValue><ssdm name="trunc_ln1347_35"/></StgValue>
</operation>

<operation id="1132" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:886 %ret_V_35 = add i65 %sext_ln813_35, i65 %sext_ln813_34

]]></Node>
<StgValue><ssdm name="ret_V_35"/></StgValue>
</operation>

<operation id="1133" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:887 %add_ln1347_18 = add i48 %trunc_ln1347_35, i48 %trunc_ln1347_34

]]></Node>
<StgValue><ssdm name="add_ln1347_18"/></StgValue>
</operation>

<operation id="1134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:888 %p_Result_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_35, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_109"/></StgValue>
</operation>

<operation id="1135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:889 %p_Val2_84 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_18, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_84"/></StgValue>
</operation>

<operation id="1136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:890 %p_Result_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_18, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_110"/></StgValue>
</operation>

<operation id="1137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:891 %tmp_46 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_35, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1138" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:892 %icmp_ln878_35 = icmp_ne  i17 %tmp_46, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_35"/></StgValue>
</operation>

<operation id="1139" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:893 %or_ln895_35 = or i1 %p_Result_110, i1 %icmp_ln878_35

]]></Node>
<StgValue><ssdm name="or_ln895_35"/></StgValue>
</operation>

<operation id="1140" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:894 %xor_ln895_35 = xor i1 %p_Result_109, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_35"/></StgValue>
</operation>

<operation id="1141" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:895 %overflow_36 = and i1 %or_ln895_35, i1 %xor_ln895_35

]]></Node>
<StgValue><ssdm name="overflow_36"/></StgValue>
</operation>

<operation id="1142" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:896 %xor_ln896_35 = xor i1 %p_Result_110, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_35"/></StgValue>
</operation>

<operation id="1143" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:897 %icmp_ln896_35 = icmp_ne  i17 %tmp_46, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_35"/></StgValue>
</operation>

<operation id="1144" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:898 %or_ln896_35 = or i1 %icmp_ln896_35, i1 %xor_ln896_35

]]></Node>
<StgValue><ssdm name="or_ln896_35"/></StgValue>
</operation>

<operation id="1145" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:899 %underflow_36 = and i1 %or_ln896_35, i1 %p_Result_109

]]></Node>
<StgValue><ssdm name="underflow_36"/></StgValue>
</operation>

<operation id="1146" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:900 %select_ln346_71 = select i1 %overflow_36, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_71"/></StgValue>
</operation>

<operation id="1147" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:901 %or_ln346_35 = or i1 %overflow_36, i1 %underflow_36

]]></Node>
<StgValue><ssdm name="or_ln346_35"/></StgValue>
</operation>

<operation id="1148" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:902 %bottom_V_49 = select i1 %or_ln346_35, i32 %select_ln346_71, i32 %p_Val2_84

]]></Node>
<StgValue><ssdm name="bottom_V_49"/></StgValue>
</operation>

<operation id="1149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:903 %sext_ln1273_36 = sext i32 %left_V_49

]]></Node>
<StgValue><ssdm name="sext_ln1273_36"/></StgValue>
</operation>

<operation id="1150" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:904 %r_V_290 = mul i64 %sext_ln1273_36, i64 %r_V_92_cast

]]></Node>
<StgValue><ssdm name="r_V_290"/></StgValue>
</operation>

<operation id="1151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:905 %sext_ln1273_37 = sext i32 %right_V_18_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_37"/></StgValue>
</operation>

<operation id="1152" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:906 %r_V_291 = mul i64 %sext_ln1273_37, i64 %r_V_97_cast

]]></Node>
<StgValue><ssdm name="r_V_291"/></StgValue>
</operation>

<operation id="1153" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:907 %ret_V_36 = sub i64 %r_V_290, i64 %r_V_291

]]></Node>
<StgValue><ssdm name="ret_V_36"/></StgValue>
</operation>

<operation id="1154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:908 %p_Result_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_36, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_111"/></StgValue>
</operation>

<operation id="1155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:909 %p_Val2_86 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_36, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_86"/></StgValue>
</operation>

<operation id="1156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:910 %p_Result_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_36, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_112"/></StgValue>
</operation>

<operation id="1157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:911 %tmp_47 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_36, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1158" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:912 %icmp_ln878_36 = icmp_ne  i16 %tmp_47, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_36"/></StgValue>
</operation>

<operation id="1159" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:913 %or_ln895_36 = or i1 %p_Result_112, i1 %icmp_ln878_36

]]></Node>
<StgValue><ssdm name="or_ln895_36"/></StgValue>
</operation>

<operation id="1160" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:914 %xor_ln895_36 = xor i1 %p_Result_111, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_36"/></StgValue>
</operation>

<operation id="1161" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:915 %overflow_37 = and i1 %or_ln895_36, i1 %xor_ln895_36

]]></Node>
<StgValue><ssdm name="overflow_37"/></StgValue>
</operation>

<operation id="1162" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:916 %xor_ln896_36 = xor i1 %p_Result_112, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_36"/></StgValue>
</operation>

<operation id="1163" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:917 %icmp_ln896_36 = icmp_ne  i16 %tmp_47, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_36"/></StgValue>
</operation>

<operation id="1164" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:918 %or_ln896_36 = or i1 %icmp_ln896_36, i1 %xor_ln896_36

]]></Node>
<StgValue><ssdm name="or_ln896_36"/></StgValue>
</operation>

<operation id="1165" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:919 %underflow_37 = and i1 %or_ln896_36, i1 %p_Result_111

]]></Node>
<StgValue><ssdm name="underflow_37"/></StgValue>
</operation>

<operation id="1166" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:920 %select_ln346_73 = select i1 %overflow_37, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_73"/></StgValue>
</operation>

<operation id="1167" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:921 %or_ln346_36 = or i1 %overflow_37, i1 %underflow_37

]]></Node>
<StgValue><ssdm name="or_ln346_36"/></StgValue>
</operation>

<operation id="1168" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:922 %left_V_50 = select i1 %or_ln346_36, i32 %select_ln346_73, i32 %p_Val2_86

]]></Node>
<StgValue><ssdm name="left_V_50"/></StgValue>
</operation>

<operation id="1169" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:923 %r_V_292 = mul i64 %sext_ln1273_37, i64 %r_V_92_cast

]]></Node>
<StgValue><ssdm name="r_V_292"/></StgValue>
</operation>

<operation id="1170" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:924 %r_V_293 = mul i64 %sext_ln1273_36, i64 %r_V_97_cast

]]></Node>
<StgValue><ssdm name="r_V_293"/></StgValue>
</operation>

<operation id="1171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:925 %sext_ln813_36 = sext i64 %r_V_292

]]></Node>
<StgValue><ssdm name="sext_ln813_36"/></StgValue>
</operation>

<operation id="1172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:926 %sext_ln813_37 = sext i64 %r_V_293

]]></Node>
<StgValue><ssdm name="sext_ln813_37"/></StgValue>
</operation>

<operation id="1173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:927 %trunc_ln1347_36 = trunc i64 %r_V_292

]]></Node>
<StgValue><ssdm name="trunc_ln1347_36"/></StgValue>
</operation>

<operation id="1174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:928 %trunc_ln1347_37 = trunc i64 %r_V_293

]]></Node>
<StgValue><ssdm name="trunc_ln1347_37"/></StgValue>
</operation>

<operation id="1175" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:929 %ret_V_37 = add i65 %sext_ln813_37, i65 %sext_ln813_36

]]></Node>
<StgValue><ssdm name="ret_V_37"/></StgValue>
</operation>

<operation id="1176" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:930 %add_ln1347_19 = add i48 %trunc_ln1347_37, i48 %trunc_ln1347_36

]]></Node>
<StgValue><ssdm name="add_ln1347_19"/></StgValue>
</operation>

<operation id="1177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:931 %p_Result_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_37, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_113"/></StgValue>
</operation>

<operation id="1178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:932 %p_Val2_88 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_19, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_88"/></StgValue>
</operation>

<operation id="1179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:933 %p_Result_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_19, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_114"/></StgValue>
</operation>

<operation id="1180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:934 %tmp_48 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_37, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1181" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:935 %icmp_ln878_37 = icmp_ne  i17 %tmp_48, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_37"/></StgValue>
</operation>

<operation id="1182" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:936 %or_ln895_37 = or i1 %p_Result_114, i1 %icmp_ln878_37

]]></Node>
<StgValue><ssdm name="or_ln895_37"/></StgValue>
</operation>

<operation id="1183" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:937 %xor_ln895_37 = xor i1 %p_Result_113, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_37"/></StgValue>
</operation>

<operation id="1184" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:938 %overflow_38 = and i1 %or_ln895_37, i1 %xor_ln895_37

]]></Node>
<StgValue><ssdm name="overflow_38"/></StgValue>
</operation>

<operation id="1185" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:939 %xor_ln896_37 = xor i1 %p_Result_114, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_37"/></StgValue>
</operation>

<operation id="1186" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:940 %icmp_ln896_37 = icmp_ne  i17 %tmp_48, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_37"/></StgValue>
</operation>

<operation id="1187" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:941 %or_ln896_37 = or i1 %icmp_ln896_37, i1 %xor_ln896_37

]]></Node>
<StgValue><ssdm name="or_ln896_37"/></StgValue>
</operation>

<operation id="1188" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:942 %underflow_38 = and i1 %or_ln896_37, i1 %p_Result_113

]]></Node>
<StgValue><ssdm name="underflow_38"/></StgValue>
</operation>

<operation id="1189" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:943 %select_ln346_75 = select i1 %overflow_38, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_75"/></StgValue>
</operation>

<operation id="1190" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:944 %or_ln346_37 = or i1 %overflow_38, i1 %underflow_38

]]></Node>
<StgValue><ssdm name="or_ln346_37"/></StgValue>
</operation>

<operation id="1191" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:945 %bottom_V_50 = select i1 %or_ln346_37, i32 %select_ln346_75, i32 %p_Val2_88

]]></Node>
<StgValue><ssdm name="bottom_V_50"/></StgValue>
</operation>

<operation id="1192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:946 %sext_ln1273_38 = sext i32 %left_V_50

]]></Node>
<StgValue><ssdm name="sext_ln1273_38"/></StgValue>
</operation>

<operation id="1193" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:947 %r_V_294 = mul i64 %sext_ln1273_38, i64 %r_V_97_cast

]]></Node>
<StgValue><ssdm name="r_V_294"/></StgValue>
</operation>

<operation id="1194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:948 %sext_ln1273_39 = sext i32 %right_V_19_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_39"/></StgValue>
</operation>

<operation id="1195" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:949 %r_V_295 = mul i64 %sext_ln1273_39, i64 %r_V_102_cast

]]></Node>
<StgValue><ssdm name="r_V_295"/></StgValue>
</operation>

<operation id="1196" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:950 %ret_V_38 = sub i64 %r_V_294, i64 %r_V_295

]]></Node>
<StgValue><ssdm name="ret_V_38"/></StgValue>
</operation>

<operation id="1197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:951 %p_Result_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_38, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_115"/></StgValue>
</operation>

<operation id="1198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:952 %p_Val2_90 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_38, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_90"/></StgValue>
</operation>

<operation id="1199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:953 %p_Result_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_38, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_116"/></StgValue>
</operation>

<operation id="1200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:954 %tmp_49 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_38, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1201" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:955 %icmp_ln878_38 = icmp_ne  i16 %tmp_49, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_38"/></StgValue>
</operation>

<operation id="1202" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:956 %or_ln895_38 = or i1 %p_Result_116, i1 %icmp_ln878_38

]]></Node>
<StgValue><ssdm name="or_ln895_38"/></StgValue>
</operation>

<operation id="1203" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:957 %xor_ln895_38 = xor i1 %p_Result_115, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_38"/></StgValue>
</operation>

<operation id="1204" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:958 %overflow_39 = and i1 %or_ln895_38, i1 %xor_ln895_38

]]></Node>
<StgValue><ssdm name="overflow_39"/></StgValue>
</operation>

<operation id="1205" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:959 %xor_ln896_38 = xor i1 %p_Result_116, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_38"/></StgValue>
</operation>

<operation id="1206" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:960 %icmp_ln896_38 = icmp_ne  i16 %tmp_49, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_38"/></StgValue>
</operation>

<operation id="1207" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:961 %or_ln896_38 = or i1 %icmp_ln896_38, i1 %xor_ln896_38

]]></Node>
<StgValue><ssdm name="or_ln896_38"/></StgValue>
</operation>

<operation id="1208" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:962 %underflow_39 = and i1 %or_ln896_38, i1 %p_Result_115

]]></Node>
<StgValue><ssdm name="underflow_39"/></StgValue>
</operation>

<operation id="1209" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:963 %select_ln346_77 = select i1 %overflow_39, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_77"/></StgValue>
</operation>

<operation id="1210" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:964 %or_ln346_38 = or i1 %overflow_39, i1 %underflow_39

]]></Node>
<StgValue><ssdm name="or_ln346_38"/></StgValue>
</operation>

<operation id="1211" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:965 %left_V_51 = select i1 %or_ln346_38, i32 %select_ln346_77, i32 %p_Val2_90

]]></Node>
<StgValue><ssdm name="left_V_51"/></StgValue>
</operation>

<operation id="1212" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:966 %r_V_296 = mul i64 %sext_ln1273_39, i64 %r_V_97_cast

]]></Node>
<StgValue><ssdm name="r_V_296"/></StgValue>
</operation>

<operation id="1213" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:967 %r_V_297 = mul i64 %sext_ln1273_38, i64 %r_V_102_cast

]]></Node>
<StgValue><ssdm name="r_V_297"/></StgValue>
</operation>

<operation id="1214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:968 %sext_ln813_38 = sext i64 %r_V_296

]]></Node>
<StgValue><ssdm name="sext_ln813_38"/></StgValue>
</operation>

<operation id="1215" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:969 %sext_ln813_39 = sext i64 %r_V_297

]]></Node>
<StgValue><ssdm name="sext_ln813_39"/></StgValue>
</operation>

<operation id="1216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:970 %trunc_ln1347_38 = trunc i64 %r_V_296

]]></Node>
<StgValue><ssdm name="trunc_ln1347_38"/></StgValue>
</operation>

<operation id="1217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:971 %trunc_ln1347_39 = trunc i64 %r_V_297

]]></Node>
<StgValue><ssdm name="trunc_ln1347_39"/></StgValue>
</operation>

<operation id="1218" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:972 %ret_V_39 = add i65 %sext_ln813_39, i65 %sext_ln813_38

]]></Node>
<StgValue><ssdm name="ret_V_39"/></StgValue>
</operation>

<operation id="1219" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:973 %add_ln1347_20 = add i48 %trunc_ln1347_39, i48 %trunc_ln1347_38

]]></Node>
<StgValue><ssdm name="add_ln1347_20"/></StgValue>
</operation>

<operation id="1220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:974 %p_Result_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_39, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_117"/></StgValue>
</operation>

<operation id="1221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:975 %p_Val2_92 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_20, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_92"/></StgValue>
</operation>

<operation id="1222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:976 %p_Result_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_20, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_118"/></StgValue>
</operation>

<operation id="1223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:977 %tmp_50 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_39, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1224" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:978 %icmp_ln878_39 = icmp_ne  i17 %tmp_50, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_39"/></StgValue>
</operation>

<operation id="1225" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:979 %or_ln895_39 = or i1 %p_Result_118, i1 %icmp_ln878_39

]]></Node>
<StgValue><ssdm name="or_ln895_39"/></StgValue>
</operation>

<operation id="1226" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:980 %xor_ln895_39 = xor i1 %p_Result_117, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_39"/></StgValue>
</operation>

<operation id="1227" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:981 %overflow_40 = and i1 %or_ln895_39, i1 %xor_ln895_39

]]></Node>
<StgValue><ssdm name="overflow_40"/></StgValue>
</operation>

<operation id="1228" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:982 %xor_ln896_39 = xor i1 %p_Result_118, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_39"/></StgValue>
</operation>

<operation id="1229" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:983 %icmp_ln896_39 = icmp_ne  i17 %tmp_50, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_39"/></StgValue>
</operation>

<operation id="1230" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:984 %or_ln896_39 = or i1 %icmp_ln896_39, i1 %xor_ln896_39

]]></Node>
<StgValue><ssdm name="or_ln896_39"/></StgValue>
</operation>

<operation id="1231" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:985 %underflow_40 = and i1 %or_ln896_39, i1 %p_Result_117

]]></Node>
<StgValue><ssdm name="underflow_40"/></StgValue>
</operation>

<operation id="1232" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:986 %select_ln346_79 = select i1 %overflow_40, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_79"/></StgValue>
</operation>

<operation id="1233" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:987 %or_ln346_39 = or i1 %overflow_40, i1 %underflow_40

]]></Node>
<StgValue><ssdm name="or_ln346_39"/></StgValue>
</operation>

<operation id="1234" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:988 %bottom_V_51 = select i1 %or_ln346_39, i32 %select_ln346_79, i32 %p_Val2_92

]]></Node>
<StgValue><ssdm name="bottom_V_51"/></StgValue>
</operation>

<operation id="1235" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:989 %sext_ln1273_40 = sext i32 %left_V_51

]]></Node>
<StgValue><ssdm name="sext_ln1273_40"/></StgValue>
</operation>

<operation id="1236" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:990 %r_V_298 = mul i64 %sext_ln1273_40, i64 %r_V_102_cast

]]></Node>
<StgValue><ssdm name="r_V_298"/></StgValue>
</operation>

<operation id="1237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:991 %sext_ln1273_41 = sext i32 %right_V_20_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_41"/></StgValue>
</operation>

<operation id="1238" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:992 %r_V_299 = mul i64 %sext_ln1273_41, i64 %r_V_107_cast

]]></Node>
<StgValue><ssdm name="r_V_299"/></StgValue>
</operation>

<operation id="1239" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:993 %ret_V_40 = sub i64 %r_V_298, i64 %r_V_299

]]></Node>
<StgValue><ssdm name="ret_V_40"/></StgValue>
</operation>

<operation id="1240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:994 %p_Result_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_40, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_119"/></StgValue>
</operation>

<operation id="1241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:995 %p_Val2_94 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_40, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_94"/></StgValue>
</operation>

<operation id="1242" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:996 %p_Result_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_40, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_120"/></StgValue>
</operation>

<operation id="1243" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:997 %tmp_51 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_40, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1244" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:998 %icmp_ln878_40 = icmp_ne  i16 %tmp_51, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_40"/></StgValue>
</operation>

<operation id="1245" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:999 %or_ln895_40 = or i1 %p_Result_120, i1 %icmp_ln878_40

]]></Node>
<StgValue><ssdm name="or_ln895_40"/></StgValue>
</operation>

<operation id="1246" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1000 %xor_ln895_40 = xor i1 %p_Result_119, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_40"/></StgValue>
</operation>

<operation id="1247" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1001 %overflow_41 = and i1 %or_ln895_40, i1 %xor_ln895_40

]]></Node>
<StgValue><ssdm name="overflow_41"/></StgValue>
</operation>

<operation id="1248" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1002 %xor_ln896_40 = xor i1 %p_Result_120, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_40"/></StgValue>
</operation>

<operation id="1249" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1003 %icmp_ln896_40 = icmp_ne  i16 %tmp_51, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_40"/></StgValue>
</operation>

<operation id="1250" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1004 %or_ln896_40 = or i1 %icmp_ln896_40, i1 %xor_ln896_40

]]></Node>
<StgValue><ssdm name="or_ln896_40"/></StgValue>
</operation>

<operation id="1251" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1005 %underflow_41 = and i1 %or_ln896_40, i1 %p_Result_119

]]></Node>
<StgValue><ssdm name="underflow_41"/></StgValue>
</operation>

<operation id="1252" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1006 %select_ln346_81 = select i1 %overflow_41, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_81"/></StgValue>
</operation>

<operation id="1253" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1007 %or_ln346_40 = or i1 %overflow_41, i1 %underflow_41

]]></Node>
<StgValue><ssdm name="or_ln346_40"/></StgValue>
</operation>

<operation id="1254" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1008 %left_V_52 = select i1 %or_ln346_40, i32 %select_ln346_81, i32 %p_Val2_94

]]></Node>
<StgValue><ssdm name="left_V_52"/></StgValue>
</operation>

<operation id="1255" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1009 %r_V_300 = mul i64 %sext_ln1273_41, i64 %r_V_102_cast

]]></Node>
<StgValue><ssdm name="r_V_300"/></StgValue>
</operation>

<operation id="1256" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1010 %r_V_301 = mul i64 %sext_ln1273_40, i64 %r_V_107_cast

]]></Node>
<StgValue><ssdm name="r_V_301"/></StgValue>
</operation>

<operation id="1257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1011 %sext_ln813_40 = sext i64 %r_V_300

]]></Node>
<StgValue><ssdm name="sext_ln813_40"/></StgValue>
</operation>

<operation id="1258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1012 %sext_ln813_41 = sext i64 %r_V_301

]]></Node>
<StgValue><ssdm name="sext_ln813_41"/></StgValue>
</operation>

<operation id="1259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1013 %trunc_ln1347_40 = trunc i64 %r_V_300

]]></Node>
<StgValue><ssdm name="trunc_ln1347_40"/></StgValue>
</operation>

<operation id="1260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1014 %trunc_ln1347_41 = trunc i64 %r_V_301

]]></Node>
<StgValue><ssdm name="trunc_ln1347_41"/></StgValue>
</operation>

<operation id="1261" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:1015 %ret_V_41 = add i65 %sext_ln813_41, i65 %sext_ln813_40

]]></Node>
<StgValue><ssdm name="ret_V_41"/></StgValue>
</operation>

<operation id="1262" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:1016 %add_ln1347_21 = add i48 %trunc_ln1347_41, i48 %trunc_ln1347_40

]]></Node>
<StgValue><ssdm name="add_ln1347_21"/></StgValue>
</operation>

<operation id="1263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1017 %p_Result_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_41, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_121"/></StgValue>
</operation>

<operation id="1264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1018 %p_Val2_96 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_21, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_96"/></StgValue>
</operation>

<operation id="1265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1019 %p_Result_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_21, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_122"/></StgValue>
</operation>

<operation id="1266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1020 %tmp_52 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_41, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1267" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:1021 %icmp_ln878_41 = icmp_ne  i17 %tmp_52, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_41"/></StgValue>
</operation>

<operation id="1268" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1022 %or_ln895_41 = or i1 %p_Result_122, i1 %icmp_ln878_41

]]></Node>
<StgValue><ssdm name="or_ln895_41"/></StgValue>
</operation>

<operation id="1269" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1023 %xor_ln895_41 = xor i1 %p_Result_121, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_41"/></StgValue>
</operation>

<operation id="1270" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1024 %overflow_42 = and i1 %or_ln895_41, i1 %xor_ln895_41

]]></Node>
<StgValue><ssdm name="overflow_42"/></StgValue>
</operation>

<operation id="1271" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1025 %xor_ln896_41 = xor i1 %p_Result_122, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_41"/></StgValue>
</operation>

<operation id="1272" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:1026 %icmp_ln896_41 = icmp_ne  i17 %tmp_52, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_41"/></StgValue>
</operation>

<operation id="1273" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1027 %or_ln896_41 = or i1 %icmp_ln896_41, i1 %xor_ln896_41

]]></Node>
<StgValue><ssdm name="or_ln896_41"/></StgValue>
</operation>

<operation id="1274" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1028 %underflow_42 = and i1 %or_ln896_41, i1 %p_Result_121

]]></Node>
<StgValue><ssdm name="underflow_42"/></StgValue>
</operation>

<operation id="1275" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1029 %select_ln346_83 = select i1 %overflow_42, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_83"/></StgValue>
</operation>

<operation id="1276" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1030 %or_ln346_41 = or i1 %overflow_42, i1 %underflow_42

]]></Node>
<StgValue><ssdm name="or_ln346_41"/></StgValue>
</operation>

<operation id="1277" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1031 %bottom_V_52 = select i1 %or_ln346_41, i32 %select_ln346_83, i32 %p_Val2_96

]]></Node>
<StgValue><ssdm name="bottom_V_52"/></StgValue>
</operation>

<operation id="1278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1032 %sext_ln1273_42 = sext i32 %left_V_52

]]></Node>
<StgValue><ssdm name="sext_ln1273_42"/></StgValue>
</operation>

<operation id="1279" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1033 %r_V_302 = mul i64 %sext_ln1273_42, i64 %r_V_107_cast

]]></Node>
<StgValue><ssdm name="r_V_302"/></StgValue>
</operation>

<operation id="1280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1034 %sext_ln1273_43 = sext i32 %right_V_21_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_43"/></StgValue>
</operation>

<operation id="1281" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1035 %r_V_303 = mul i64 %sext_ln1273_43, i64 %r_V_112_cast

]]></Node>
<StgValue><ssdm name="r_V_303"/></StgValue>
</operation>

<operation id="1282" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1036 %ret_V_42 = sub i64 %r_V_302, i64 %r_V_303

]]></Node>
<StgValue><ssdm name="ret_V_42"/></StgValue>
</operation>

<operation id="1283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1037 %p_Result_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_42, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_123"/></StgValue>
</operation>

<operation id="1284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1038 %p_Val2_98 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_42, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_98"/></StgValue>
</operation>

<operation id="1285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1039 %p_Result_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_42, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_124"/></StgValue>
</operation>

<operation id="1286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1040 %tmp_53 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_42, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1287" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1041 %icmp_ln878_42 = icmp_ne  i16 %tmp_53, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_42"/></StgValue>
</operation>

<operation id="1288" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1042 %or_ln895_42 = or i1 %p_Result_124, i1 %icmp_ln878_42

]]></Node>
<StgValue><ssdm name="or_ln895_42"/></StgValue>
</operation>

<operation id="1289" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1043 %xor_ln895_42 = xor i1 %p_Result_123, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_42"/></StgValue>
</operation>

<operation id="1290" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1044 %overflow_43 = and i1 %or_ln895_42, i1 %xor_ln895_42

]]></Node>
<StgValue><ssdm name="overflow_43"/></StgValue>
</operation>

<operation id="1291" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1045 %xor_ln896_42 = xor i1 %p_Result_124, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_42"/></StgValue>
</operation>

<operation id="1292" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1046 %icmp_ln896_42 = icmp_ne  i16 %tmp_53, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_42"/></StgValue>
</operation>

<operation id="1293" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1047 %or_ln896_42 = or i1 %icmp_ln896_42, i1 %xor_ln896_42

]]></Node>
<StgValue><ssdm name="or_ln896_42"/></StgValue>
</operation>

<operation id="1294" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1048 %underflow_43 = and i1 %or_ln896_42, i1 %p_Result_123

]]></Node>
<StgValue><ssdm name="underflow_43"/></StgValue>
</operation>

<operation id="1295" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1049 %select_ln346_85 = select i1 %overflow_43, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_85"/></StgValue>
</operation>

<operation id="1296" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1050 %or_ln346_42 = or i1 %overflow_43, i1 %underflow_43

]]></Node>
<StgValue><ssdm name="or_ln346_42"/></StgValue>
</operation>

<operation id="1297" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1051 %left_V_53 = select i1 %or_ln346_42, i32 %select_ln346_85, i32 %p_Val2_98

]]></Node>
<StgValue><ssdm name="left_V_53"/></StgValue>
</operation>

<operation id="1298" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1052 %r_V_304 = mul i64 %sext_ln1273_43, i64 %r_V_107_cast

]]></Node>
<StgValue><ssdm name="r_V_304"/></StgValue>
</operation>

<operation id="1299" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1053 %r_V_305 = mul i64 %sext_ln1273_42, i64 %r_V_112_cast

]]></Node>
<StgValue><ssdm name="r_V_305"/></StgValue>
</operation>

<operation id="1300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1054 %sext_ln813_42 = sext i64 %r_V_304

]]></Node>
<StgValue><ssdm name="sext_ln813_42"/></StgValue>
</operation>

<operation id="1301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1055 %sext_ln813_43 = sext i64 %r_V_305

]]></Node>
<StgValue><ssdm name="sext_ln813_43"/></StgValue>
</operation>

<operation id="1302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1056 %trunc_ln1347_42 = trunc i64 %r_V_304

]]></Node>
<StgValue><ssdm name="trunc_ln1347_42"/></StgValue>
</operation>

<operation id="1303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1057 %trunc_ln1347_43 = trunc i64 %r_V_305

]]></Node>
<StgValue><ssdm name="trunc_ln1347_43"/></StgValue>
</operation>

<operation id="1304" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:1058 %ret_V_43 = add i65 %sext_ln813_43, i65 %sext_ln813_42

]]></Node>
<StgValue><ssdm name="ret_V_43"/></StgValue>
</operation>

<operation id="1305" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:1059 %add_ln1347_22 = add i48 %trunc_ln1347_43, i48 %trunc_ln1347_42

]]></Node>
<StgValue><ssdm name="add_ln1347_22"/></StgValue>
</operation>

<operation id="1306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1060 %p_Result_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_43, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_125"/></StgValue>
</operation>

<operation id="1307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1061 %p_Val2_100 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_22, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_100"/></StgValue>
</operation>

<operation id="1308" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1062 %p_Result_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_22, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_126"/></StgValue>
</operation>

<operation id="1309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1063 %tmp_54 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_43, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1310" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:1064 %icmp_ln878_43 = icmp_ne  i17 %tmp_54, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_43"/></StgValue>
</operation>

<operation id="1311" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1065 %or_ln895_43 = or i1 %p_Result_126, i1 %icmp_ln878_43

]]></Node>
<StgValue><ssdm name="or_ln895_43"/></StgValue>
</operation>

<operation id="1312" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1066 %xor_ln895_43 = xor i1 %p_Result_125, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_43"/></StgValue>
</operation>

<operation id="1313" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1067 %overflow_44 = and i1 %or_ln895_43, i1 %xor_ln895_43

]]></Node>
<StgValue><ssdm name="overflow_44"/></StgValue>
</operation>

<operation id="1314" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1068 %xor_ln896_43 = xor i1 %p_Result_126, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_43"/></StgValue>
</operation>

<operation id="1315" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:1069 %icmp_ln896_43 = icmp_ne  i17 %tmp_54, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_43"/></StgValue>
</operation>

<operation id="1316" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1070 %or_ln896_43 = or i1 %icmp_ln896_43, i1 %xor_ln896_43

]]></Node>
<StgValue><ssdm name="or_ln896_43"/></StgValue>
</operation>

<operation id="1317" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1071 %underflow_44 = and i1 %or_ln896_43, i1 %p_Result_125

]]></Node>
<StgValue><ssdm name="underflow_44"/></StgValue>
</operation>

<operation id="1318" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1072 %select_ln346_87 = select i1 %overflow_44, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_87"/></StgValue>
</operation>

<operation id="1319" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1073 %or_ln346_43 = or i1 %overflow_44, i1 %underflow_44

]]></Node>
<StgValue><ssdm name="or_ln346_43"/></StgValue>
</operation>

<operation id="1320" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1074 %bottom_V_53 = select i1 %or_ln346_43, i32 %select_ln346_87, i32 %p_Val2_100

]]></Node>
<StgValue><ssdm name="bottom_V_53"/></StgValue>
</operation>

<operation id="1321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1075 %sext_ln1273_44 = sext i32 %left_V_53

]]></Node>
<StgValue><ssdm name="sext_ln1273_44"/></StgValue>
</operation>

<operation id="1322" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1076 %r_V_306 = mul i64 %sext_ln1273_44, i64 %r_V_112_cast

]]></Node>
<StgValue><ssdm name="r_V_306"/></StgValue>
</operation>

<operation id="1323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1077 %sext_ln1273_45 = sext i32 %right_V_22_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_45"/></StgValue>
</operation>

<operation id="1324" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1078 %r_V_307 = mul i64 %sext_ln1273_45, i64 %r_V_117_cast

]]></Node>
<StgValue><ssdm name="r_V_307"/></StgValue>
</operation>

<operation id="1325" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1079 %ret_V_44 = sub i64 %r_V_306, i64 %r_V_307

]]></Node>
<StgValue><ssdm name="ret_V_44"/></StgValue>
</operation>

<operation id="1326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1080 %p_Result_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_44, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_127"/></StgValue>
</operation>

<operation id="1327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1081 %p_Val2_102 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_44, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_102"/></StgValue>
</operation>

<operation id="1328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1082 %p_Result_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_44, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_128"/></StgValue>
</operation>

<operation id="1329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1083 %tmp_55 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_44, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1330" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1084 %icmp_ln878_44 = icmp_ne  i16 %tmp_55, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_44"/></StgValue>
</operation>

<operation id="1331" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1085 %or_ln895_44 = or i1 %p_Result_128, i1 %icmp_ln878_44

]]></Node>
<StgValue><ssdm name="or_ln895_44"/></StgValue>
</operation>

<operation id="1332" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1086 %xor_ln895_44 = xor i1 %p_Result_127, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_44"/></StgValue>
</operation>

<operation id="1333" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1087 %overflow_45 = and i1 %or_ln895_44, i1 %xor_ln895_44

]]></Node>
<StgValue><ssdm name="overflow_45"/></StgValue>
</operation>

<operation id="1334" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1088 %xor_ln896_44 = xor i1 %p_Result_128, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_44"/></StgValue>
</operation>

<operation id="1335" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1089 %icmp_ln896_44 = icmp_ne  i16 %tmp_55, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_44"/></StgValue>
</operation>

<operation id="1336" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1090 %or_ln896_44 = or i1 %icmp_ln896_44, i1 %xor_ln896_44

]]></Node>
<StgValue><ssdm name="or_ln896_44"/></StgValue>
</operation>

<operation id="1337" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1091 %underflow_45 = and i1 %or_ln896_44, i1 %p_Result_127

]]></Node>
<StgValue><ssdm name="underflow_45"/></StgValue>
</operation>

<operation id="1338" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1092 %select_ln346_89 = select i1 %overflow_45, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_89"/></StgValue>
</operation>

<operation id="1339" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1093 %or_ln346_44 = or i1 %overflow_45, i1 %underflow_45

]]></Node>
<StgValue><ssdm name="or_ln346_44"/></StgValue>
</operation>

<operation id="1340" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1094 %left_V_54 = select i1 %or_ln346_44, i32 %select_ln346_89, i32 %p_Val2_102

]]></Node>
<StgValue><ssdm name="left_V_54"/></StgValue>
</operation>

<operation id="1341" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1095 %r_V_308 = mul i64 %sext_ln1273_45, i64 %r_V_112_cast

]]></Node>
<StgValue><ssdm name="r_V_308"/></StgValue>
</operation>

<operation id="1342" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1096 %r_V_309 = mul i64 %sext_ln1273_44, i64 %r_V_117_cast

]]></Node>
<StgValue><ssdm name="r_V_309"/></StgValue>
</operation>

<operation id="1343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1097 %sext_ln813_44 = sext i64 %r_V_308

]]></Node>
<StgValue><ssdm name="sext_ln813_44"/></StgValue>
</operation>

<operation id="1344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1098 %sext_ln813_45 = sext i64 %r_V_309

]]></Node>
<StgValue><ssdm name="sext_ln813_45"/></StgValue>
</operation>

<operation id="1345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1099 %trunc_ln1347_44 = trunc i64 %r_V_308

]]></Node>
<StgValue><ssdm name="trunc_ln1347_44"/></StgValue>
</operation>

<operation id="1346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1100 %trunc_ln1347_45 = trunc i64 %r_V_309

]]></Node>
<StgValue><ssdm name="trunc_ln1347_45"/></StgValue>
</operation>

<operation id="1347" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:1101 %ret_V_45 = add i65 %sext_ln813_45, i65 %sext_ln813_44

]]></Node>
<StgValue><ssdm name="ret_V_45"/></StgValue>
</operation>

<operation id="1348" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:1102 %add_ln1347_23 = add i48 %trunc_ln1347_45, i48 %trunc_ln1347_44

]]></Node>
<StgValue><ssdm name="add_ln1347_23"/></StgValue>
</operation>

<operation id="1349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1103 %p_Result_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_45, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_129"/></StgValue>
</operation>

<operation id="1350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1104 %p_Val2_104 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_23, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_104"/></StgValue>
</operation>

<operation id="1351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1105 %p_Result_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_23, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_130"/></StgValue>
</operation>

<operation id="1352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1106 %tmp_56 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_45, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1353" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:1107 %icmp_ln878_45 = icmp_ne  i17 %tmp_56, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_45"/></StgValue>
</operation>

<operation id="1354" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1108 %or_ln895_45 = or i1 %p_Result_130, i1 %icmp_ln878_45

]]></Node>
<StgValue><ssdm name="or_ln895_45"/></StgValue>
</operation>

<operation id="1355" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1109 %xor_ln895_45 = xor i1 %p_Result_129, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_45"/></StgValue>
</operation>

<operation id="1356" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1110 %overflow_46 = and i1 %or_ln895_45, i1 %xor_ln895_45

]]></Node>
<StgValue><ssdm name="overflow_46"/></StgValue>
</operation>

<operation id="1357" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1111 %xor_ln896_45 = xor i1 %p_Result_130, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_45"/></StgValue>
</operation>

<operation id="1358" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:1112 %icmp_ln896_45 = icmp_ne  i17 %tmp_56, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_45"/></StgValue>
</operation>

<operation id="1359" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1113 %or_ln896_45 = or i1 %icmp_ln896_45, i1 %xor_ln896_45

]]></Node>
<StgValue><ssdm name="or_ln896_45"/></StgValue>
</operation>

<operation id="1360" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1114 %underflow_46 = and i1 %or_ln896_45, i1 %p_Result_129

]]></Node>
<StgValue><ssdm name="underflow_46"/></StgValue>
</operation>

<operation id="1361" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1115 %select_ln346_91 = select i1 %overflow_46, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_91"/></StgValue>
</operation>

<operation id="1362" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1116 %or_ln346_45 = or i1 %overflow_46, i1 %underflow_46

]]></Node>
<StgValue><ssdm name="or_ln346_45"/></StgValue>
</operation>

<operation id="1363" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1117 %bottom_V_54 = select i1 %or_ln346_45, i32 %select_ln346_91, i32 %p_Val2_104

]]></Node>
<StgValue><ssdm name="bottom_V_54"/></StgValue>
</operation>

<operation id="1364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1118 %sext_ln1273_46 = sext i32 %left_V_54

]]></Node>
<StgValue><ssdm name="sext_ln1273_46"/></StgValue>
</operation>

<operation id="1365" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1119 %r_V_310 = mul i64 %sext_ln1273_46, i64 %r_V_117_cast

]]></Node>
<StgValue><ssdm name="r_V_310"/></StgValue>
</operation>

<operation id="1366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1120 %sext_ln1273_47 = sext i32 %right_V_23_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_47"/></StgValue>
</operation>

<operation id="1367" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1121 %r_V_311 = mul i64 %sext_ln1273_47, i64 %r_V_122_cast

]]></Node>
<StgValue><ssdm name="r_V_311"/></StgValue>
</operation>

<operation id="1368" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1122 %ret_V_46 = sub i64 %r_V_310, i64 %r_V_311

]]></Node>
<StgValue><ssdm name="ret_V_46"/></StgValue>
</operation>

<operation id="1369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1123 %p_Result_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_46, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_131"/></StgValue>
</operation>

<operation id="1370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1124 %p_Val2_106 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_46, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_106"/></StgValue>
</operation>

<operation id="1371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1125 %p_Result_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_46, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_132"/></StgValue>
</operation>

<operation id="1372" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1126 %tmp_57 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_46, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1373" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1127 %icmp_ln878_46 = icmp_ne  i16 %tmp_57, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_46"/></StgValue>
</operation>

<operation id="1374" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1128 %or_ln895_46 = or i1 %p_Result_132, i1 %icmp_ln878_46

]]></Node>
<StgValue><ssdm name="or_ln895_46"/></StgValue>
</operation>

<operation id="1375" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1129 %xor_ln895_46 = xor i1 %p_Result_131, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_46"/></StgValue>
</operation>

<operation id="1376" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1130 %overflow_47 = and i1 %or_ln895_46, i1 %xor_ln895_46

]]></Node>
<StgValue><ssdm name="overflow_47"/></StgValue>
</operation>

<operation id="1377" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1131 %xor_ln896_46 = xor i1 %p_Result_132, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_46"/></StgValue>
</operation>

<operation id="1378" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1132 %icmp_ln896_46 = icmp_ne  i16 %tmp_57, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_46"/></StgValue>
</operation>

<operation id="1379" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1133 %or_ln896_46 = or i1 %icmp_ln896_46, i1 %xor_ln896_46

]]></Node>
<StgValue><ssdm name="or_ln896_46"/></StgValue>
</operation>

<operation id="1380" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1134 %underflow_47 = and i1 %or_ln896_46, i1 %p_Result_131

]]></Node>
<StgValue><ssdm name="underflow_47"/></StgValue>
</operation>

<operation id="1381" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1135 %select_ln346_93 = select i1 %overflow_47, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_93"/></StgValue>
</operation>

<operation id="1382" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1136 %or_ln346_46 = or i1 %overflow_47, i1 %underflow_47

]]></Node>
<StgValue><ssdm name="or_ln346_46"/></StgValue>
</operation>

<operation id="1383" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1137 %left_V_55 = select i1 %or_ln346_46, i32 %select_ln346_93, i32 %p_Val2_106

]]></Node>
<StgValue><ssdm name="left_V_55"/></StgValue>
</operation>

<operation id="1384" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1138 %r_V_312 = mul i64 %sext_ln1273_47, i64 %r_V_117_cast

]]></Node>
<StgValue><ssdm name="r_V_312"/></StgValue>
</operation>

<operation id="1385" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1139 %r_V_313 = mul i64 %sext_ln1273_46, i64 %r_V_122_cast

]]></Node>
<StgValue><ssdm name="r_V_313"/></StgValue>
</operation>

<operation id="1386" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1140 %sext_ln813_46 = sext i64 %r_V_312

]]></Node>
<StgValue><ssdm name="sext_ln813_46"/></StgValue>
</operation>

<operation id="1387" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1141 %sext_ln813_47 = sext i64 %r_V_313

]]></Node>
<StgValue><ssdm name="sext_ln813_47"/></StgValue>
</operation>

<operation id="1388" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1142 %trunc_ln1347_46 = trunc i64 %r_V_312

]]></Node>
<StgValue><ssdm name="trunc_ln1347_46"/></StgValue>
</operation>

<operation id="1389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1143 %trunc_ln1347_47 = trunc i64 %r_V_313

]]></Node>
<StgValue><ssdm name="trunc_ln1347_47"/></StgValue>
</operation>

<operation id="1390" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:1144 %ret_V_47 = add i65 %sext_ln813_47, i65 %sext_ln813_46

]]></Node>
<StgValue><ssdm name="ret_V_47"/></StgValue>
</operation>

<operation id="1391" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:1145 %add_ln1347_24 = add i48 %trunc_ln1347_47, i48 %trunc_ln1347_46

]]></Node>
<StgValue><ssdm name="add_ln1347_24"/></StgValue>
</operation>

<operation id="1392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1146 %p_Result_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_47, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_133"/></StgValue>
</operation>

<operation id="1393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1147 %p_Val2_108 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_24, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_108"/></StgValue>
</operation>

<operation id="1394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1148 %p_Result_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_24, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_134"/></StgValue>
</operation>

<operation id="1395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1149 %tmp_58 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_47, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1396" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:1150 %icmp_ln878_47 = icmp_ne  i17 %tmp_58, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_47"/></StgValue>
</operation>

<operation id="1397" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1151 %or_ln895_47 = or i1 %p_Result_134, i1 %icmp_ln878_47

]]></Node>
<StgValue><ssdm name="or_ln895_47"/></StgValue>
</operation>

<operation id="1398" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1152 %xor_ln895_47 = xor i1 %p_Result_133, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_47"/></StgValue>
</operation>

<operation id="1399" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1153 %overflow_48 = and i1 %or_ln895_47, i1 %xor_ln895_47

]]></Node>
<StgValue><ssdm name="overflow_48"/></StgValue>
</operation>

<operation id="1400" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1154 %xor_ln896_47 = xor i1 %p_Result_134, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_47"/></StgValue>
</operation>

<operation id="1401" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:1155 %icmp_ln896_47 = icmp_ne  i17 %tmp_58, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_47"/></StgValue>
</operation>

<operation id="1402" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1156 %or_ln896_47 = or i1 %icmp_ln896_47, i1 %xor_ln896_47

]]></Node>
<StgValue><ssdm name="or_ln896_47"/></StgValue>
</operation>

<operation id="1403" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1157 %underflow_48 = and i1 %or_ln896_47, i1 %p_Result_133

]]></Node>
<StgValue><ssdm name="underflow_48"/></StgValue>
</operation>

<operation id="1404" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1158 %select_ln346_95 = select i1 %overflow_48, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_95"/></StgValue>
</operation>

<operation id="1405" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1159 %or_ln346_47 = or i1 %overflow_48, i1 %underflow_48

]]></Node>
<StgValue><ssdm name="or_ln346_47"/></StgValue>
</operation>

<operation id="1406" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1160 %bottom_V_55 = select i1 %or_ln346_47, i32 %select_ln346_95, i32 %p_Val2_108

]]></Node>
<StgValue><ssdm name="bottom_V_55"/></StgValue>
</operation>

<operation id="1407" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1161 %sext_ln1273_48 = sext i32 %left_V_55

]]></Node>
<StgValue><ssdm name="sext_ln1273_48"/></StgValue>
</operation>

<operation id="1408" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1162 %r_V_314 = mul i64 %sext_ln1273_48, i64 %r_V_122_cast

]]></Node>
<StgValue><ssdm name="r_V_314"/></StgValue>
</operation>

<operation id="1409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1163 %sext_ln1273_49 = sext i32 %right_V_24_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_49"/></StgValue>
</operation>

<operation id="1410" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1164 %r_V_315 = mul i64 %sext_ln1273_49, i64 %r_V_127_cast

]]></Node>
<StgValue><ssdm name="r_V_315"/></StgValue>
</operation>

<operation id="1411" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1165 %ret_V_48 = sub i64 %r_V_314, i64 %r_V_315

]]></Node>
<StgValue><ssdm name="ret_V_48"/></StgValue>
</operation>

<operation id="1412" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1166 %p_Result_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_48, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_135"/></StgValue>
</operation>

<operation id="1413" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1167 %p_Val2_110 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_48, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_110"/></StgValue>
</operation>

<operation id="1414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1168 %p_Result_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_48, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_136"/></StgValue>
</operation>

<operation id="1415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1169 %tmp_59 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_48, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1416" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1170 %icmp_ln878_48 = icmp_ne  i16 %tmp_59, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_48"/></StgValue>
</operation>

<operation id="1417" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1171 %or_ln895_48 = or i1 %p_Result_136, i1 %icmp_ln878_48

]]></Node>
<StgValue><ssdm name="or_ln895_48"/></StgValue>
</operation>

<operation id="1418" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1172 %xor_ln895_48 = xor i1 %p_Result_135, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_48"/></StgValue>
</operation>

<operation id="1419" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1173 %overflow_49 = and i1 %or_ln895_48, i1 %xor_ln895_48

]]></Node>
<StgValue><ssdm name="overflow_49"/></StgValue>
</operation>

<operation id="1420" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1174 %xor_ln896_48 = xor i1 %p_Result_136, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_48"/></StgValue>
</operation>

<operation id="1421" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1175 %icmp_ln896_48 = icmp_ne  i16 %tmp_59, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_48"/></StgValue>
</operation>

<operation id="1422" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1176 %or_ln896_48 = or i1 %icmp_ln896_48, i1 %xor_ln896_48

]]></Node>
<StgValue><ssdm name="or_ln896_48"/></StgValue>
</operation>

<operation id="1423" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1177 %underflow_49 = and i1 %or_ln896_48, i1 %p_Result_135

]]></Node>
<StgValue><ssdm name="underflow_49"/></StgValue>
</operation>

<operation id="1424" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1178 %select_ln346_97 = select i1 %overflow_49, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_97"/></StgValue>
</operation>

<operation id="1425" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1179 %or_ln346_48 = or i1 %overflow_49, i1 %underflow_49

]]></Node>
<StgValue><ssdm name="or_ln346_48"/></StgValue>
</operation>

<operation id="1426" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1180 %left_V_56 = select i1 %or_ln346_48, i32 %select_ln346_97, i32 %p_Val2_110

]]></Node>
<StgValue><ssdm name="left_V_56"/></StgValue>
</operation>

<operation id="1427" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1181 %r_V_316 = mul i64 %sext_ln1273_49, i64 %r_V_122_cast

]]></Node>
<StgValue><ssdm name="r_V_316"/></StgValue>
</operation>

<operation id="1428" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1182 %r_V_317 = mul i64 %sext_ln1273_48, i64 %r_V_127_cast

]]></Node>
<StgValue><ssdm name="r_V_317"/></StgValue>
</operation>

<operation id="1429" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1183 %sext_ln813_48 = sext i64 %r_V_316

]]></Node>
<StgValue><ssdm name="sext_ln813_48"/></StgValue>
</operation>

<operation id="1430" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1184 %sext_ln813_49 = sext i64 %r_V_317

]]></Node>
<StgValue><ssdm name="sext_ln813_49"/></StgValue>
</operation>

<operation id="1431" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1185 %trunc_ln1347_48 = trunc i64 %r_V_316

]]></Node>
<StgValue><ssdm name="trunc_ln1347_48"/></StgValue>
</operation>

<operation id="1432" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1186 %trunc_ln1347_49 = trunc i64 %r_V_317

]]></Node>
<StgValue><ssdm name="trunc_ln1347_49"/></StgValue>
</operation>

<operation id="1433" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:1187 %ret_V_49 = add i65 %sext_ln813_49, i65 %sext_ln813_48

]]></Node>
<StgValue><ssdm name="ret_V_49"/></StgValue>
</operation>

<operation id="1434" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:1188 %add_ln1347_25 = add i48 %trunc_ln1347_49, i48 %trunc_ln1347_48

]]></Node>
<StgValue><ssdm name="add_ln1347_25"/></StgValue>
</operation>

<operation id="1435" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1189 %p_Result_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_49, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_137"/></StgValue>
</operation>

<operation id="1436" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1190 %p_Val2_112 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_25, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_112"/></StgValue>
</operation>

<operation id="1437" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1191 %p_Result_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_25, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_138"/></StgValue>
</operation>

<operation id="1438" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1192 %tmp_60 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_49, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1439" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:1193 %icmp_ln878_49 = icmp_ne  i17 %tmp_60, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_49"/></StgValue>
</operation>

<operation id="1440" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1194 %or_ln895_49 = or i1 %p_Result_138, i1 %icmp_ln878_49

]]></Node>
<StgValue><ssdm name="or_ln895_49"/></StgValue>
</operation>

<operation id="1441" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1195 %xor_ln895_49 = xor i1 %p_Result_137, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_49"/></StgValue>
</operation>

<operation id="1442" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1196 %overflow_50 = and i1 %or_ln895_49, i1 %xor_ln895_49

]]></Node>
<StgValue><ssdm name="overflow_50"/></StgValue>
</operation>

<operation id="1443" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1197 %xor_ln896_49 = xor i1 %p_Result_138, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_49"/></StgValue>
</operation>

<operation id="1444" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:1198 %icmp_ln896_49 = icmp_ne  i17 %tmp_60, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_49"/></StgValue>
</operation>

<operation id="1445" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1199 %or_ln896_49 = or i1 %icmp_ln896_49, i1 %xor_ln896_49

]]></Node>
<StgValue><ssdm name="or_ln896_49"/></StgValue>
</operation>

<operation id="1446" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1200 %underflow_50 = and i1 %or_ln896_49, i1 %p_Result_137

]]></Node>
<StgValue><ssdm name="underflow_50"/></StgValue>
</operation>

<operation id="1447" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1201 %select_ln346_99 = select i1 %overflow_50, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_99"/></StgValue>
</operation>

<operation id="1448" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1202 %or_ln346_49 = or i1 %overflow_50, i1 %underflow_50

]]></Node>
<StgValue><ssdm name="or_ln346_49"/></StgValue>
</operation>

<operation id="1449" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1203 %bottom_V_56 = select i1 %or_ln346_49, i32 %select_ln346_99, i32 %p_Val2_112

]]></Node>
<StgValue><ssdm name="bottom_V_56"/></StgValue>
</operation>

<operation id="1450" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1204 %sext_ln1273_50 = sext i32 %left_V_56

]]></Node>
<StgValue><ssdm name="sext_ln1273_50"/></StgValue>
</operation>

<operation id="1451" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1205 %r_V_318 = mul i64 %sext_ln1273_50, i64 %r_V_127_cast

]]></Node>
<StgValue><ssdm name="r_V_318"/></StgValue>
</operation>

<operation id="1452" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1206 %sext_ln1273_51 = sext i32 %right_V_25_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_51"/></StgValue>
</operation>

<operation id="1453" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1207 %r_V_319 = mul i64 %sext_ln1273_51, i64 %r_V_132_cast

]]></Node>
<StgValue><ssdm name="r_V_319"/></StgValue>
</operation>

<operation id="1454" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1208 %ret_V_50 = sub i64 %r_V_318, i64 %r_V_319

]]></Node>
<StgValue><ssdm name="ret_V_50"/></StgValue>
</operation>

<operation id="1455" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1209 %p_Result_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_50, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_139"/></StgValue>
</operation>

<operation id="1456" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1210 %p_Val2_114 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_50, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_114"/></StgValue>
</operation>

<operation id="1457" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1211 %p_Result_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_50, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_140"/></StgValue>
</operation>

<operation id="1458" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1212 %tmp_61 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_50, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="1459" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1213 %icmp_ln878_50 = icmp_ne  i16 %tmp_61, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_50"/></StgValue>
</operation>

<operation id="1460" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1214 %or_ln895_50 = or i1 %p_Result_140, i1 %icmp_ln878_50

]]></Node>
<StgValue><ssdm name="or_ln895_50"/></StgValue>
</operation>

<operation id="1461" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1215 %xor_ln895_50 = xor i1 %p_Result_139, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_50"/></StgValue>
</operation>

<operation id="1462" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1216 %overflow_51 = and i1 %or_ln895_50, i1 %xor_ln895_50

]]></Node>
<StgValue><ssdm name="overflow_51"/></StgValue>
</operation>

<operation id="1463" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1217 %xor_ln896_50 = xor i1 %p_Result_140, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_50"/></StgValue>
</operation>

<operation id="1464" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1218 %icmp_ln896_50 = icmp_ne  i16 %tmp_61, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_50"/></StgValue>
</operation>

<operation id="1465" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1219 %or_ln896_50 = or i1 %icmp_ln896_50, i1 %xor_ln896_50

]]></Node>
<StgValue><ssdm name="or_ln896_50"/></StgValue>
</operation>

<operation id="1466" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1220 %underflow_51 = and i1 %or_ln896_50, i1 %p_Result_139

]]></Node>
<StgValue><ssdm name="underflow_51"/></StgValue>
</operation>

<operation id="1467" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1221 %select_ln346_101 = select i1 %overflow_51, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_101"/></StgValue>
</operation>

<operation id="1468" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1222 %or_ln346_50 = or i1 %overflow_51, i1 %underflow_51

]]></Node>
<StgValue><ssdm name="or_ln346_50"/></StgValue>
</operation>

<operation id="1469" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1223 %left_V_57 = select i1 %or_ln346_50, i32 %select_ln346_101, i32 %p_Val2_114

]]></Node>
<StgValue><ssdm name="left_V_57"/></StgValue>
</operation>

<operation id="1470" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1224 %r_V_320 = mul i64 %sext_ln1273_51, i64 %r_V_127_cast

]]></Node>
<StgValue><ssdm name="r_V_320"/></StgValue>
</operation>

<operation id="1471" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1225 %r_V_321 = mul i64 %sext_ln1273_50, i64 %r_V_132_cast

]]></Node>
<StgValue><ssdm name="r_V_321"/></StgValue>
</operation>

<operation id="1472" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1226 %sext_ln813_50 = sext i64 %r_V_320

]]></Node>
<StgValue><ssdm name="sext_ln813_50"/></StgValue>
</operation>

<operation id="1473" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1227 %sext_ln813_51 = sext i64 %r_V_321

]]></Node>
<StgValue><ssdm name="sext_ln813_51"/></StgValue>
</operation>

<operation id="1474" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1228 %trunc_ln1347_50 = trunc i64 %r_V_320

]]></Node>
<StgValue><ssdm name="trunc_ln1347_50"/></StgValue>
</operation>

<operation id="1475" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1229 %trunc_ln1347_51 = trunc i64 %r_V_321

]]></Node>
<StgValue><ssdm name="trunc_ln1347_51"/></StgValue>
</operation>

<operation id="1476" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:1230 %ret_V_51 = add i65 %sext_ln813_51, i65 %sext_ln813_50

]]></Node>
<StgValue><ssdm name="ret_V_51"/></StgValue>
</operation>

<operation id="1477" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:1231 %add_ln1347_26 = add i48 %trunc_ln1347_51, i48 %trunc_ln1347_50

]]></Node>
<StgValue><ssdm name="add_ln1347_26"/></StgValue>
</operation>

<operation id="1478" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1232 %p_Result_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_51, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_141"/></StgValue>
</operation>

<operation id="1479" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1233 %p_Val2_116 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_26, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_116"/></StgValue>
</operation>

<operation id="1480" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1234 %p_Result_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_26, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_142"/></StgValue>
</operation>

<operation id="1481" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1235 %tmp_62 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_51, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1482" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:1236 %icmp_ln878_51 = icmp_ne  i17 %tmp_62, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_51"/></StgValue>
</operation>

<operation id="1483" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1237 %or_ln895_51 = or i1 %p_Result_142, i1 %icmp_ln878_51

]]></Node>
<StgValue><ssdm name="or_ln895_51"/></StgValue>
</operation>

<operation id="1484" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1238 %xor_ln895_51 = xor i1 %p_Result_141, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_51"/></StgValue>
</operation>

<operation id="1485" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1239 %overflow_52 = and i1 %or_ln895_51, i1 %xor_ln895_51

]]></Node>
<StgValue><ssdm name="overflow_52"/></StgValue>
</operation>

<operation id="1486" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1240 %xor_ln896_51 = xor i1 %p_Result_142, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_51"/></StgValue>
</operation>

<operation id="1487" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:1241 %icmp_ln896_51 = icmp_ne  i17 %tmp_62, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_51"/></StgValue>
</operation>

<operation id="1488" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1242 %or_ln896_51 = or i1 %icmp_ln896_51, i1 %xor_ln896_51

]]></Node>
<StgValue><ssdm name="or_ln896_51"/></StgValue>
</operation>

<operation id="1489" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1243 %underflow_52 = and i1 %or_ln896_51, i1 %p_Result_141

]]></Node>
<StgValue><ssdm name="underflow_52"/></StgValue>
</operation>

<operation id="1490" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1244 %select_ln346_103 = select i1 %overflow_52, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_103"/></StgValue>
</operation>

<operation id="1491" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1245 %or_ln346_51 = or i1 %overflow_52, i1 %underflow_52

]]></Node>
<StgValue><ssdm name="or_ln346_51"/></StgValue>
</operation>

<operation id="1492" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1246 %bottom_V_57 = select i1 %or_ln346_51, i32 %select_ln346_103, i32 %p_Val2_116

]]></Node>
<StgValue><ssdm name="bottom_V_57"/></StgValue>
</operation>

<operation id="1493" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1247 %sext_ln1273_52 = sext i32 %left_V_57

]]></Node>
<StgValue><ssdm name="sext_ln1273_52"/></StgValue>
</operation>

<operation id="1494" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1248 %r_V_322 = mul i64 %sext_ln1273_52, i64 %r_V_132_cast

]]></Node>
<StgValue><ssdm name="r_V_322"/></StgValue>
</operation>

<operation id="1495" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1249 %sext_ln1273_53 = sext i32 %right_V_26_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_53"/></StgValue>
</operation>

<operation id="1496" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1250 %r_V_323 = mul i64 %sext_ln1273_53, i64 %r_V_137_cast

]]></Node>
<StgValue><ssdm name="r_V_323"/></StgValue>
</operation>

<operation id="1497" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1251 %ret_V_52 = sub i64 %r_V_322, i64 %r_V_323

]]></Node>
<StgValue><ssdm name="ret_V_52"/></StgValue>
</operation>

<operation id="1498" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1252 %p_Result_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_52, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_143"/></StgValue>
</operation>

<operation id="1499" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1253 %p_Val2_118 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_52, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_118"/></StgValue>
</operation>

<operation id="1500" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1254 %p_Result_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_52, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_144"/></StgValue>
</operation>

<operation id="1501" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1255 %tmp_63 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_52, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="1502" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1256 %icmp_ln878_52 = icmp_ne  i16 %tmp_63, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_52"/></StgValue>
</operation>

<operation id="1503" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1257 %or_ln895_52 = or i1 %p_Result_144, i1 %icmp_ln878_52

]]></Node>
<StgValue><ssdm name="or_ln895_52"/></StgValue>
</operation>

<operation id="1504" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1258 %xor_ln895_52 = xor i1 %p_Result_143, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_52"/></StgValue>
</operation>

<operation id="1505" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1259 %overflow_53 = and i1 %or_ln895_52, i1 %xor_ln895_52

]]></Node>
<StgValue><ssdm name="overflow_53"/></StgValue>
</operation>

<operation id="1506" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1260 %xor_ln896_52 = xor i1 %p_Result_144, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_52"/></StgValue>
</operation>

<operation id="1507" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1261 %icmp_ln896_52 = icmp_ne  i16 %tmp_63, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_52"/></StgValue>
</operation>

<operation id="1508" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1262 %or_ln896_52 = or i1 %icmp_ln896_52, i1 %xor_ln896_52

]]></Node>
<StgValue><ssdm name="or_ln896_52"/></StgValue>
</operation>

<operation id="1509" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1263 %underflow_53 = and i1 %or_ln896_52, i1 %p_Result_143

]]></Node>
<StgValue><ssdm name="underflow_53"/></StgValue>
</operation>

<operation id="1510" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1264 %select_ln346_105 = select i1 %overflow_53, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_105"/></StgValue>
</operation>

<operation id="1511" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1265 %or_ln346_52 = or i1 %overflow_53, i1 %underflow_53

]]></Node>
<StgValue><ssdm name="or_ln346_52"/></StgValue>
</operation>

<operation id="1512" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1266 %left_V_58 = select i1 %or_ln346_52, i32 %select_ln346_105, i32 %p_Val2_118

]]></Node>
<StgValue><ssdm name="left_V_58"/></StgValue>
</operation>

<operation id="1513" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1267 %r_V_324 = mul i64 %sext_ln1273_53, i64 %r_V_132_cast

]]></Node>
<StgValue><ssdm name="r_V_324"/></StgValue>
</operation>

<operation id="1514" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1268 %r_V_325 = mul i64 %sext_ln1273_52, i64 %r_V_137_cast

]]></Node>
<StgValue><ssdm name="r_V_325"/></StgValue>
</operation>

<operation id="1515" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1269 %sext_ln813_52 = sext i64 %r_V_324

]]></Node>
<StgValue><ssdm name="sext_ln813_52"/></StgValue>
</operation>

<operation id="1516" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1270 %sext_ln813_53 = sext i64 %r_V_325

]]></Node>
<StgValue><ssdm name="sext_ln813_53"/></StgValue>
</operation>

<operation id="1517" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1271 %trunc_ln1347_52 = trunc i64 %r_V_324

]]></Node>
<StgValue><ssdm name="trunc_ln1347_52"/></StgValue>
</operation>

<operation id="1518" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1272 %trunc_ln1347_53 = trunc i64 %r_V_325

]]></Node>
<StgValue><ssdm name="trunc_ln1347_53"/></StgValue>
</operation>

<operation id="1519" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:1273 %ret_V_53 = add i65 %sext_ln813_53, i65 %sext_ln813_52

]]></Node>
<StgValue><ssdm name="ret_V_53"/></StgValue>
</operation>

<operation id="1520" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:1274 %add_ln1347_27 = add i48 %trunc_ln1347_53, i48 %trunc_ln1347_52

]]></Node>
<StgValue><ssdm name="add_ln1347_27"/></StgValue>
</operation>

<operation id="1521" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1275 %p_Result_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_53, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_145"/></StgValue>
</operation>

<operation id="1522" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1276 %p_Val2_120 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_27, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_120"/></StgValue>
</operation>

<operation id="1523" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1277 %p_Result_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_27, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_146"/></StgValue>
</operation>

<operation id="1524" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1278 %tmp_64 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_53, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="1525" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:1279 %icmp_ln878_53 = icmp_ne  i17 %tmp_64, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_53"/></StgValue>
</operation>

<operation id="1526" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1280 %or_ln895_53 = or i1 %p_Result_146, i1 %icmp_ln878_53

]]></Node>
<StgValue><ssdm name="or_ln895_53"/></StgValue>
</operation>

<operation id="1527" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1281 %xor_ln895_53 = xor i1 %p_Result_145, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_53"/></StgValue>
</operation>

<operation id="1528" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1282 %overflow_54 = and i1 %or_ln895_53, i1 %xor_ln895_53

]]></Node>
<StgValue><ssdm name="overflow_54"/></StgValue>
</operation>

<operation id="1529" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1283 %xor_ln896_53 = xor i1 %p_Result_146, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_53"/></StgValue>
</operation>

<operation id="1530" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:1284 %icmp_ln896_53 = icmp_ne  i17 %tmp_64, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_53"/></StgValue>
</operation>

<operation id="1531" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1285 %or_ln896_53 = or i1 %icmp_ln896_53, i1 %xor_ln896_53

]]></Node>
<StgValue><ssdm name="or_ln896_53"/></StgValue>
</operation>

<operation id="1532" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1286 %underflow_54 = and i1 %or_ln896_53, i1 %p_Result_145

]]></Node>
<StgValue><ssdm name="underflow_54"/></StgValue>
</operation>

<operation id="1533" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1287 %select_ln346_107 = select i1 %overflow_54, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_107"/></StgValue>
</operation>

<operation id="1534" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1288 %or_ln346_53 = or i1 %overflow_54, i1 %underflow_54

]]></Node>
<StgValue><ssdm name="or_ln346_53"/></StgValue>
</operation>

<operation id="1535" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1289 %bottom_V_58 = select i1 %or_ln346_53, i32 %select_ln346_107, i32 %p_Val2_120

]]></Node>
<StgValue><ssdm name="bottom_V_58"/></StgValue>
</operation>

<operation id="1536" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1290 %sext_ln1273_54 = sext i32 %left_V_58

]]></Node>
<StgValue><ssdm name="sext_ln1273_54"/></StgValue>
</operation>

<operation id="1537" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1291 %r_V_326 = mul i64 %sext_ln1273_54, i64 %r_V_137_cast

]]></Node>
<StgValue><ssdm name="r_V_326"/></StgValue>
</operation>

<operation id="1538" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1292 %sext_ln1273_55 = sext i32 %right_V_27_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_55"/></StgValue>
</operation>

<operation id="1539" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1293 %r_V_327 = mul i64 %sext_ln1273_55, i64 %r_V_142_cast

]]></Node>
<StgValue><ssdm name="r_V_327"/></StgValue>
</operation>

<operation id="1540" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1294 %ret_V_54 = sub i64 %r_V_326, i64 %r_V_327

]]></Node>
<StgValue><ssdm name="ret_V_54"/></StgValue>
</operation>

<operation id="1541" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1295 %p_Result_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_54, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_147"/></StgValue>
</operation>

<operation id="1542" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1296 %p_Val2_122 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_54, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_122"/></StgValue>
</operation>

<operation id="1543" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1297 %p_Result_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_54, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_148"/></StgValue>
</operation>

<operation id="1544" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1298 %tmp_65 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_54, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="1545" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1299 %icmp_ln878_54 = icmp_ne  i16 %tmp_65, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_54"/></StgValue>
</operation>

<operation id="1546" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1300 %or_ln895_54 = or i1 %p_Result_148, i1 %icmp_ln878_54

]]></Node>
<StgValue><ssdm name="or_ln895_54"/></StgValue>
</operation>

<operation id="1547" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1301 %xor_ln895_54 = xor i1 %p_Result_147, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_54"/></StgValue>
</operation>

<operation id="1548" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1302 %overflow_55 = and i1 %or_ln895_54, i1 %xor_ln895_54

]]></Node>
<StgValue><ssdm name="overflow_55"/></StgValue>
</operation>

<operation id="1549" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1303 %xor_ln896_54 = xor i1 %p_Result_148, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_54"/></StgValue>
</operation>

<operation id="1550" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1304 %icmp_ln896_54 = icmp_ne  i16 %tmp_65, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_54"/></StgValue>
</operation>

<operation id="1551" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1305 %or_ln896_54 = or i1 %icmp_ln896_54, i1 %xor_ln896_54

]]></Node>
<StgValue><ssdm name="or_ln896_54"/></StgValue>
</operation>

<operation id="1552" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1306 %underflow_55 = and i1 %or_ln896_54, i1 %p_Result_147

]]></Node>
<StgValue><ssdm name="underflow_55"/></StgValue>
</operation>

<operation id="1553" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1307 %select_ln346_109 = select i1 %overflow_55, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_109"/></StgValue>
</operation>

<operation id="1554" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1308 %or_ln346_54 = or i1 %overflow_55, i1 %underflow_55

]]></Node>
<StgValue><ssdm name="or_ln346_54"/></StgValue>
</operation>

<operation id="1555" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1309 %left_V_59 = select i1 %or_ln346_54, i32 %select_ln346_109, i32 %p_Val2_122

]]></Node>
<StgValue><ssdm name="left_V_59"/></StgValue>
</operation>

<operation id="1556" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1310 %r_V_328 = mul i64 %sext_ln1273_55, i64 %r_V_137_cast

]]></Node>
<StgValue><ssdm name="r_V_328"/></StgValue>
</operation>

<operation id="1557" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1311 %r_V_329 = mul i64 %sext_ln1273_54, i64 %r_V_142_cast

]]></Node>
<StgValue><ssdm name="r_V_329"/></StgValue>
</operation>

<operation id="1558" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1312 %sext_ln813_54 = sext i64 %r_V_328

]]></Node>
<StgValue><ssdm name="sext_ln813_54"/></StgValue>
</operation>

<operation id="1559" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1313 %sext_ln813_55 = sext i64 %r_V_329

]]></Node>
<StgValue><ssdm name="sext_ln813_55"/></StgValue>
</operation>

<operation id="1560" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1314 %trunc_ln1347_54 = trunc i64 %r_V_328

]]></Node>
<StgValue><ssdm name="trunc_ln1347_54"/></StgValue>
</operation>

<operation id="1561" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1315 %trunc_ln1347_55 = trunc i64 %r_V_329

]]></Node>
<StgValue><ssdm name="trunc_ln1347_55"/></StgValue>
</operation>

<operation id="1562" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:1316 %ret_V_55 = add i65 %sext_ln813_55, i65 %sext_ln813_54

]]></Node>
<StgValue><ssdm name="ret_V_55"/></StgValue>
</operation>

<operation id="1563" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:1317 %add_ln1347_28 = add i48 %trunc_ln1347_55, i48 %trunc_ln1347_54

]]></Node>
<StgValue><ssdm name="add_ln1347_28"/></StgValue>
</operation>

<operation id="1564" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1318 %p_Result_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_55, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_149"/></StgValue>
</operation>

<operation id="1565" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1319 %p_Val2_124 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_28, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_124"/></StgValue>
</operation>

<operation id="1566" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1320 %p_Result_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_28, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_150"/></StgValue>
</operation>

<operation id="1567" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1321 %tmp_66 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_55, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1568" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:1322 %icmp_ln878_55 = icmp_ne  i17 %tmp_66, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_55"/></StgValue>
</operation>

<operation id="1569" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1323 %or_ln895_55 = or i1 %p_Result_150, i1 %icmp_ln878_55

]]></Node>
<StgValue><ssdm name="or_ln895_55"/></StgValue>
</operation>

<operation id="1570" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1324 %xor_ln895_55 = xor i1 %p_Result_149, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_55"/></StgValue>
</operation>

<operation id="1571" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1325 %overflow_56 = and i1 %or_ln895_55, i1 %xor_ln895_55

]]></Node>
<StgValue><ssdm name="overflow_56"/></StgValue>
</operation>

<operation id="1572" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1326 %xor_ln896_55 = xor i1 %p_Result_150, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_55"/></StgValue>
</operation>

<operation id="1573" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:1327 %icmp_ln896_55 = icmp_ne  i17 %tmp_66, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_55"/></StgValue>
</operation>

<operation id="1574" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1328 %or_ln896_55 = or i1 %icmp_ln896_55, i1 %xor_ln896_55

]]></Node>
<StgValue><ssdm name="or_ln896_55"/></StgValue>
</operation>

<operation id="1575" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1329 %underflow_56 = and i1 %or_ln896_55, i1 %p_Result_149

]]></Node>
<StgValue><ssdm name="underflow_56"/></StgValue>
</operation>

<operation id="1576" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1330 %select_ln346_111 = select i1 %overflow_56, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_111"/></StgValue>
</operation>

<operation id="1577" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1331 %or_ln346_55 = or i1 %overflow_56, i1 %underflow_56

]]></Node>
<StgValue><ssdm name="or_ln346_55"/></StgValue>
</operation>

<operation id="1578" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1332 %bottom_V_59 = select i1 %or_ln346_55, i32 %select_ln346_111, i32 %p_Val2_124

]]></Node>
<StgValue><ssdm name="bottom_V_59"/></StgValue>
</operation>

<operation id="1579" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1333 %sext_ln1273_56 = sext i32 %left_V_59

]]></Node>
<StgValue><ssdm name="sext_ln1273_56"/></StgValue>
</operation>

<operation id="1580" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1334 %r_V_330 = mul i64 %sext_ln1273_56, i64 %r_V_142_cast

]]></Node>
<StgValue><ssdm name="r_V_330"/></StgValue>
</operation>

<operation id="1581" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1335 %sext_ln1273_57 = sext i32 %right_V_28_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_57"/></StgValue>
</operation>

<operation id="1582" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1336 %r_V_331 = mul i64 %sext_ln1273_57, i64 %r_V_147_cast

]]></Node>
<StgValue><ssdm name="r_V_331"/></StgValue>
</operation>

<operation id="1583" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1337 %ret_V_56 = sub i64 %r_V_330, i64 %r_V_331

]]></Node>
<StgValue><ssdm name="ret_V_56"/></StgValue>
</operation>

<operation id="1584" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1338 %p_Result_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_56, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_151"/></StgValue>
</operation>

<operation id="1585" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1339 %p_Val2_126 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_56, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_126"/></StgValue>
</operation>

<operation id="1586" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1340 %p_Result_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_56, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_152"/></StgValue>
</operation>

<operation id="1587" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1341 %tmp_67 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_56, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="1588" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1342 %icmp_ln878_56 = icmp_ne  i16 %tmp_67, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_56"/></StgValue>
</operation>

<operation id="1589" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1343 %or_ln895_56 = or i1 %p_Result_152, i1 %icmp_ln878_56

]]></Node>
<StgValue><ssdm name="or_ln895_56"/></StgValue>
</operation>

<operation id="1590" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1344 %xor_ln895_56 = xor i1 %p_Result_151, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_56"/></StgValue>
</operation>

<operation id="1591" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1345 %overflow_57 = and i1 %or_ln895_56, i1 %xor_ln895_56

]]></Node>
<StgValue><ssdm name="overflow_57"/></StgValue>
</operation>

<operation id="1592" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1346 %xor_ln896_56 = xor i1 %p_Result_152, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_56"/></StgValue>
</operation>

<operation id="1593" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1347 %icmp_ln896_56 = icmp_ne  i16 %tmp_67, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_56"/></StgValue>
</operation>

<operation id="1594" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1348 %or_ln896_56 = or i1 %icmp_ln896_56, i1 %xor_ln896_56

]]></Node>
<StgValue><ssdm name="or_ln896_56"/></StgValue>
</operation>

<operation id="1595" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1349 %underflow_57 = and i1 %or_ln896_56, i1 %p_Result_151

]]></Node>
<StgValue><ssdm name="underflow_57"/></StgValue>
</operation>

<operation id="1596" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1350 %select_ln346_113 = select i1 %overflow_57, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_113"/></StgValue>
</operation>

<operation id="1597" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1351 %or_ln346_56 = or i1 %overflow_57, i1 %underflow_57

]]></Node>
<StgValue><ssdm name="or_ln346_56"/></StgValue>
</operation>

<operation id="1598" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1352 %left_V_60 = select i1 %or_ln346_56, i32 %select_ln346_113, i32 %p_Val2_126

]]></Node>
<StgValue><ssdm name="left_V_60"/></StgValue>
</operation>

<operation id="1599" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1353 %r_V_332 = mul i64 %sext_ln1273_57, i64 %r_V_142_cast

]]></Node>
<StgValue><ssdm name="r_V_332"/></StgValue>
</operation>

<operation id="1600" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1354 %r_V_333 = mul i64 %sext_ln1273_56, i64 %r_V_147_cast

]]></Node>
<StgValue><ssdm name="r_V_333"/></StgValue>
</operation>

<operation id="1601" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1355 %sext_ln813_56 = sext i64 %r_V_332

]]></Node>
<StgValue><ssdm name="sext_ln813_56"/></StgValue>
</operation>

<operation id="1602" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1356 %sext_ln813_57 = sext i64 %r_V_333

]]></Node>
<StgValue><ssdm name="sext_ln813_57"/></StgValue>
</operation>

<operation id="1603" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1357 %trunc_ln1347_56 = trunc i64 %r_V_332

]]></Node>
<StgValue><ssdm name="trunc_ln1347_56"/></StgValue>
</operation>

<operation id="1604" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1358 %trunc_ln1347_57 = trunc i64 %r_V_333

]]></Node>
<StgValue><ssdm name="trunc_ln1347_57"/></StgValue>
</operation>

<operation id="1605" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:1359 %ret_V_57 = add i65 %sext_ln813_57, i65 %sext_ln813_56

]]></Node>
<StgValue><ssdm name="ret_V_57"/></StgValue>
</operation>

<operation id="1606" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1731" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:1360 %add_ln1347_29 = add i48 %trunc_ln1347_57, i48 %trunc_ln1347_56

]]></Node>
<StgValue><ssdm name="add_ln1347_29"/></StgValue>
</operation>

<operation id="1607" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1361 %p_Result_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_57, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_153"/></StgValue>
</operation>

<operation id="1608" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1362 %p_Val2_128 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_29, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_128"/></StgValue>
</operation>

<operation id="1609" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1363 %p_Result_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_29, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_154"/></StgValue>
</operation>

<operation id="1610" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1364 %tmp_68 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_57, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="1611" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:1365 %icmp_ln878_57 = icmp_ne  i17 %tmp_68, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_57"/></StgValue>
</operation>

<operation id="1612" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1366 %or_ln895_57 = or i1 %p_Result_154, i1 %icmp_ln878_57

]]></Node>
<StgValue><ssdm name="or_ln895_57"/></StgValue>
</operation>

<operation id="1613" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1367 %xor_ln895_57 = xor i1 %p_Result_153, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_57"/></StgValue>
</operation>

<operation id="1614" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1368 %overflow_58 = and i1 %or_ln895_57, i1 %xor_ln895_57

]]></Node>
<StgValue><ssdm name="overflow_58"/></StgValue>
</operation>

<operation id="1615" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1369 %xor_ln896_57 = xor i1 %p_Result_154, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_57"/></StgValue>
</operation>

<operation id="1616" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:1370 %icmp_ln896_57 = icmp_ne  i17 %tmp_68, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_57"/></StgValue>
</operation>

<operation id="1617" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1371 %or_ln896_57 = or i1 %icmp_ln896_57, i1 %xor_ln896_57

]]></Node>
<StgValue><ssdm name="or_ln896_57"/></StgValue>
</operation>

<operation id="1618" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1372 %underflow_58 = and i1 %or_ln896_57, i1 %p_Result_153

]]></Node>
<StgValue><ssdm name="underflow_58"/></StgValue>
</operation>

<operation id="1619" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1373 %select_ln346_115 = select i1 %overflow_58, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_115"/></StgValue>
</operation>

<operation id="1620" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1374 %or_ln346_57 = or i1 %overflow_58, i1 %underflow_58

]]></Node>
<StgValue><ssdm name="or_ln346_57"/></StgValue>
</operation>

<operation id="1621" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1375 %bottom_V_60 = select i1 %or_ln346_57, i32 %select_ln346_115, i32 %p_Val2_128

]]></Node>
<StgValue><ssdm name="bottom_V_60"/></StgValue>
</operation>

<operation id="1622" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1376 %sext_ln1273_58 = sext i32 %left_V_60

]]></Node>
<StgValue><ssdm name="sext_ln1273_58"/></StgValue>
</operation>

<operation id="1623" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1377 %r_V_334 = mul i64 %sext_ln1273_58, i64 %r_V_147_cast

]]></Node>
<StgValue><ssdm name="r_V_334"/></StgValue>
</operation>

<operation id="1624" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1378 %sext_ln1273_59 = sext i32 %right_V_29_load_1

]]></Node>
<StgValue><ssdm name="sext_ln1273_59"/></StgValue>
</operation>

<operation id="1625" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1379 %r_V_335 = mul i64 %sext_ln1273_59, i64 %r_V_152_cast

]]></Node>
<StgValue><ssdm name="r_V_335"/></StgValue>
</operation>

<operation id="1626" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1380 %ret_V_58 = sub i64 %r_V_334, i64 %r_V_335

]]></Node>
<StgValue><ssdm name="ret_V_58"/></StgValue>
</operation>

<operation id="1627" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1381 %p_Result_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_58, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_155"/></StgValue>
</operation>

<operation id="1628" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1382 %p_Val2_130 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_58, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_130"/></StgValue>
</operation>

<operation id="1629" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1383 %p_Result_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_58, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_156"/></StgValue>
</operation>

<operation id="1630" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1384 %tmp_69 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_58, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1631" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1385 %icmp_ln878_58 = icmp_ne  i16 %tmp_69, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_58"/></StgValue>
</operation>

<operation id="1632" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1386 %or_ln895_58 = or i1 %p_Result_156, i1 %icmp_ln878_58

]]></Node>
<StgValue><ssdm name="or_ln895_58"/></StgValue>
</operation>

<operation id="1633" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1387 %xor_ln895_58 = xor i1 %p_Result_155, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_58"/></StgValue>
</operation>

<operation id="1634" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1388 %overflow_59 = and i1 %or_ln895_58, i1 %xor_ln895_58

]]></Node>
<StgValue><ssdm name="overflow_59"/></StgValue>
</operation>

<operation id="1635" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1389 %xor_ln896_58 = xor i1 %p_Result_156, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_58"/></StgValue>
</operation>

<operation id="1636" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1390 %icmp_ln896_58 = icmp_ne  i16 %tmp_69, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_58"/></StgValue>
</operation>

<operation id="1637" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1391 %or_ln896_58 = or i1 %icmp_ln896_58, i1 %xor_ln896_58

]]></Node>
<StgValue><ssdm name="or_ln896_58"/></StgValue>
</operation>

<operation id="1638" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1392 %underflow_59 = and i1 %or_ln896_58, i1 %p_Result_155

]]></Node>
<StgValue><ssdm name="underflow_59"/></StgValue>
</operation>

<operation id="1639" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1393 %select_ln346_117 = select i1 %overflow_59, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_117"/></StgValue>
</operation>

<operation id="1640" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1394 %or_ln346_58 = or i1 %overflow_59, i1 %underflow_59

]]></Node>
<StgValue><ssdm name="or_ln346_58"/></StgValue>
</operation>

<operation id="1641" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1395 %left_V_61 = select i1 %or_ln346_58, i32 %select_ln346_117, i32 %p_Val2_130

]]></Node>
<StgValue><ssdm name="left_V_61"/></StgValue>
</operation>

<operation id="1642" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1396 %r_V_336 = mul i64 %sext_ln1273_59, i64 %r_V_147_cast

]]></Node>
<StgValue><ssdm name="r_V_336"/></StgValue>
</operation>

<operation id="1643" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1397 %r_V_337 = mul i64 %sext_ln1273_58, i64 %r_V_152_cast

]]></Node>
<StgValue><ssdm name="r_V_337"/></StgValue>
</operation>

<operation id="1644" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1398 %sext_ln813_58 = sext i64 %r_V_336

]]></Node>
<StgValue><ssdm name="sext_ln813_58"/></StgValue>
</operation>

<operation id="1645" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1399 %sext_ln813_59 = sext i64 %r_V_337

]]></Node>
<StgValue><ssdm name="sext_ln813_59"/></StgValue>
</operation>

<operation id="1646" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1400 %trunc_ln1347_58 = trunc i64 %r_V_336

]]></Node>
<StgValue><ssdm name="trunc_ln1347_58"/></StgValue>
</operation>

<operation id="1647" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1401 %trunc_ln1347_59 = trunc i64 %r_V_337

]]></Node>
<StgValue><ssdm name="trunc_ln1347_59"/></StgValue>
</operation>

<operation id="1648" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:1402 %ret_V_59 = add i65 %sext_ln813_59, i65 %sext_ln813_58

]]></Node>
<StgValue><ssdm name="ret_V_59"/></StgValue>
</operation>

<operation id="1649" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:1403 %add_ln1347_30 = add i48 %trunc_ln1347_59, i48 %trunc_ln1347_58

]]></Node>
<StgValue><ssdm name="add_ln1347_30"/></StgValue>
</operation>

<operation id="1650" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1404 %p_Result_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_59, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_157"/></StgValue>
</operation>

<operation id="1651" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1405 %p_Val2_132 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_30, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_132"/></StgValue>
</operation>

<operation id="1652" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1406 %p_Result_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_30, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_158"/></StgValue>
</operation>

<operation id="1653" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1407 %tmp_70 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_59, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="1654" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:1408 %icmp_ln878_59 = icmp_ne  i17 %tmp_70, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_59"/></StgValue>
</operation>

<operation id="1655" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1409 %or_ln895_59 = or i1 %p_Result_158, i1 %icmp_ln878_59

]]></Node>
<StgValue><ssdm name="or_ln895_59"/></StgValue>
</operation>

<operation id="1656" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1410 %xor_ln895_59 = xor i1 %p_Result_157, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_59"/></StgValue>
</operation>

<operation id="1657" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1411 %overflow_60 = and i1 %or_ln895_59, i1 %xor_ln895_59

]]></Node>
<StgValue><ssdm name="overflow_60"/></StgValue>
</operation>

<operation id="1658" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1412 %xor_ln896_59 = xor i1 %p_Result_158, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_59"/></StgValue>
</operation>

<operation id="1659" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:1413 %icmp_ln896_59 = icmp_ne  i17 %tmp_70, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_59"/></StgValue>
</operation>

<operation id="1660" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1414 %or_ln896_59 = or i1 %icmp_ln896_59, i1 %xor_ln896_59

]]></Node>
<StgValue><ssdm name="or_ln896_59"/></StgValue>
</operation>

<operation id="1661" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1415 %underflow_60 = and i1 %or_ln896_59, i1 %p_Result_157

]]></Node>
<StgValue><ssdm name="underflow_60"/></StgValue>
</operation>

<operation id="1662" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1416 %select_ln346_119 = select i1 %overflow_60, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_119"/></StgValue>
</operation>

<operation id="1663" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1417 %or_ln346_59 = or i1 %overflow_60, i1 %underflow_60

]]></Node>
<StgValue><ssdm name="or_ln346_59"/></StgValue>
</operation>

<operation id="1664" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1418 %bottom_V_61 = select i1 %or_ln346_59, i32 %select_ln346_119, i32 %p_Val2_132

]]></Node>
<StgValue><ssdm name="bottom_V_61"/></StgValue>
</operation>

<operation id="1665" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1419 %sext_ln1273_60 = sext i32 %left_V_61

]]></Node>
<StgValue><ssdm name="sext_ln1273_60"/></StgValue>
</operation>

<operation id="1666" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1420 %sext_ln1273_61 = sext i32 %right_V_32

]]></Node>
<StgValue><ssdm name="sext_ln1273_61"/></StgValue>
</operation>

<operation id="1667" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1421 %r_V_338 = mul i64 %sext_ln1273_61, i64 %r_V_152_cast

]]></Node>
<StgValue><ssdm name="r_V_338"/></StgValue>
</operation>

<operation id="1668" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1422 %r_V_339 = mul i64 %sext_ln1273_60, i64 %r_V_156_cast

]]></Node>
<StgValue><ssdm name="r_V_339"/></StgValue>
</operation>

<operation id="1669" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1423 %sext_ln813_60 = sext i64 %r_V_338

]]></Node>
<StgValue><ssdm name="sext_ln813_60"/></StgValue>
</operation>

<operation id="1670" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="65" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1424 %sext_ln813_61 = sext i64 %r_V_339

]]></Node>
<StgValue><ssdm name="sext_ln813_61"/></StgValue>
</operation>

<operation id="1671" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1425 %trunc_ln1347_60 = trunc i64 %r_V_338

]]></Node>
<StgValue><ssdm name="trunc_ln1347_60"/></StgValue>
</operation>

<operation id="1672" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="48" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:1426 %trunc_ln1347_61 = trunc i64 %r_V_339

]]></Node>
<StgValue><ssdm name="trunc_ln1347_61"/></StgValue>
</operation>

<operation id="1673" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
for.body36.split_ifconv:1427 %ret_V_60 = add i65 %sext_ln813_61, i65 %sext_ln813_60

]]></Node>
<StgValue><ssdm name="ret_V_60"/></StgValue>
</operation>

<operation id="1674" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1799" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
for.body36.split_ifconv:1428 %add_ln1347_31 = add i48 %trunc_ln1347_61, i48 %trunc_ln1347_60

]]></Node>
<StgValue><ssdm name="add_ln1347_31"/></StgValue>
</operation>

<operation id="1675" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1429 %p_Result_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_60, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_159"/></StgValue>
</operation>

<operation id="1676" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1430 %p_Val2_134 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %add_ln1347_31, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_134"/></StgValue>
</operation>

<operation id="1677" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1431 %p_Result_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %add_ln1347_31, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_160"/></StgValue>
</operation>

<operation id="1678" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1432 %tmp_103 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_60, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1679" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:1433 %icmp_ln878_60 = icmp_ne  i17 %tmp_103, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_60"/></StgValue>
</operation>

<operation id="1680" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1434 %or_ln895_60 = or i1 %p_Result_160, i1 %icmp_ln878_60

]]></Node>
<StgValue><ssdm name="or_ln895_60"/></StgValue>
</operation>

<operation id="1681" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1435 %xor_ln895_60 = xor i1 %p_Result_159, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_60"/></StgValue>
</operation>

<operation id="1682" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1436 %overflow_61 = and i1 %or_ln895_60, i1 %xor_ln895_60

]]></Node>
<StgValue><ssdm name="overflow_61"/></StgValue>
</operation>

<operation id="1683" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1437 %xor_ln896_60 = xor i1 %p_Result_160, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_60"/></StgValue>
</operation>

<operation id="1684" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body36.split_ifconv:1438 %icmp_ln896_60 = icmp_ne  i17 %tmp_103, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln896_60"/></StgValue>
</operation>

<operation id="1685" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1439 %or_ln896_60 = or i1 %icmp_ln896_60, i1 %xor_ln896_60

]]></Node>
<StgValue><ssdm name="or_ln896_60"/></StgValue>
</operation>

<operation id="1686" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1440 %underflow_61 = and i1 %or_ln896_60, i1 %p_Result_159

]]></Node>
<StgValue><ssdm name="underflow_61"/></StgValue>
</operation>

<operation id="1687" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1441 %select_ln346_121 = select i1 %overflow_61, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_121"/></StgValue>
</operation>

<operation id="1688" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1442 %or_ln346_60 = or i1 %overflow_61, i1 %underflow_61

]]></Node>
<StgValue><ssdm name="or_ln346_60"/></StgValue>
</operation>

<operation id="1689" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1443 %bottom_V_31 = select i1 %or_ln346_60, i32 %select_ln346_121, i32 %p_Val2_134

]]></Node>
<StgValue><ssdm name="bottom_V_31"/></StgValue>
</operation>

<operation id="1690" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1444 %sext_ln1271 = sext i32 %bottom_V

]]></Node>
<StgValue><ssdm name="sext_ln1271"/></StgValue>
</operation>

<operation id="1691" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1445 %r_V_340 = mul i64 %sext_ln1271, i64 %conv7_i_1_cast

]]></Node>
<StgValue><ssdm name="r_V_340"/></StgValue>
</operation>

<operation id="1692" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2109 %store_ln33 = store i32 %bottom_V_61, i32 %right_V_30

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1693" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2110 %store_ln33 = store i32 %bottom_V_31, i32 %r_V

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1694" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2112 %store_ln33 = store i32 %bottom_V_60, i32 %right_V_29

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1695" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2113 %store_ln33 = store i32 %bottom_V_59, i32 %right_V_28

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1696" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2114 %store_ln33 = store i32 %bottom_V_58, i32 %right_V_27

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1697" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2115 %store_ln33 = store i32 %bottom_V_57, i32 %right_V_26

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1698" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2116 %store_ln33 = store i32 %bottom_V_56, i32 %right_V_25

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1699" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2117 %store_ln33 = store i32 %bottom_V_55, i32 %right_V_24

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1700" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2118 %store_ln33 = store i32 %bottom_V_54, i32 %right_V_23

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1701" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2119 %store_ln33 = store i32 %bottom_V_53, i32 %right_V_22

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1702" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2120 %store_ln33 = store i32 %bottom_V_52, i32 %right_V_21

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1703" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2121 %store_ln33 = store i32 %bottom_V_51, i32 %right_V_20

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1704" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2122 %store_ln33 = store i32 %bottom_V_50, i32 %right_V_19

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1705" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2123 %store_ln33 = store i32 %bottom_V_49, i32 %right_V_18

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1706" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2124 %store_ln33 = store i32 %bottom_V_48, i32 %right_V_17

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1707" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2125 %store_ln33 = store i32 %bottom_V_47, i32 %right_V_16

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1708" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2126 %store_ln33 = store i32 %bottom_V_46, i32 %right_V_15

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1709" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2127 %store_ln33 = store i32 %bottom_V_45, i32 %right_V_14

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1710" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2128 %store_ln33 = store i32 %bottom_V_44, i32 %right_V_13

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1711" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2129 %store_ln33 = store i32 %bottom_V_43, i32 %right_V_12

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1712" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2130 %store_ln33 = store i32 %bottom_V_42, i32 %right_V_11

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1713" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2131 %store_ln33 = store i32 %bottom_V_41, i32 %right_V_10

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1714" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2132 %store_ln33 = store i32 %bottom_V_40, i32 %right_V_9

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1715" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2133 %store_ln33 = store i32 %bottom_V_39, i32 %right_V_8

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1716" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2134 %store_ln33 = store i32 %bottom_V_38, i32 %right_V_7

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1717" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2135 %store_ln33 = store i32 %bottom_V_37, i32 %right_V_6

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1718" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2136 %store_ln33 = store i32 %bottom_V_36, i32 %right_V_5

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1719" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2137 %store_ln33 = store i32 %bottom_V_35, i32 %right_V_4

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1720" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2138 %store_ln33 = store i32 %bottom_V_34, i32 %right_V_3

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1721" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2139 %store_ln33 = store i32 %bottom_V_33, i32 %right_V_2

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1722" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2140 %store_ln33 = store i32 %bottom_V_32, i32 %right_V_1

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1723" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body36.split_ifconv:2141 %store_ln33 = store i32 %bottom_V, i32 %right_V

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1724" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split_ifconv:2142 %store_ln33 = store i32 %left_V_61, i32 %left_V_31

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="1725" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split_ifconv:2143 %store_ln33 = store i32 %right_V_32, i32 %right_V_31

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="2392" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:0 %right_V_31_load = load i32 %right_V_31

]]></Node>
<StgValue><ssdm name="right_V_31_load"/></StgValue>
</operation>

<operation id="2393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:1 %left_V_31_load = load i32 %left_V_31

]]></Node>
<StgValue><ssdm name="left_V_31_load"/></StgValue>
</operation>

<operation id="2394" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:2 %right_V_load = load i32 %right_V

]]></Node>
<StgValue><ssdm name="right_V_load"/></StgValue>
</operation>

<operation id="2395" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:3 %right_V_1_load = load i32 %right_V_1

]]></Node>
<StgValue><ssdm name="right_V_1_load"/></StgValue>
</operation>

<operation id="2396" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:4 %right_V_2_load = load i32 %right_V_2

]]></Node>
<StgValue><ssdm name="right_V_2_load"/></StgValue>
</operation>

<operation id="2397" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:5 %right_V_3_load = load i32 %right_V_3

]]></Node>
<StgValue><ssdm name="right_V_3_load"/></StgValue>
</operation>

<operation id="2398" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:6 %right_V_4_load = load i32 %right_V_4

]]></Node>
<StgValue><ssdm name="right_V_4_load"/></StgValue>
</operation>

<operation id="2399" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:7 %right_V_5_load = load i32 %right_V_5

]]></Node>
<StgValue><ssdm name="right_V_5_load"/></StgValue>
</operation>

<operation id="2400" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:8 %right_V_6_load = load i32 %right_V_6

]]></Node>
<StgValue><ssdm name="right_V_6_load"/></StgValue>
</operation>

<operation id="2401" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:9 %right_V_7_load = load i32 %right_V_7

]]></Node>
<StgValue><ssdm name="right_V_7_load"/></StgValue>
</operation>

<operation id="2402" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:10 %right_V_8_load = load i32 %right_V_8

]]></Node>
<StgValue><ssdm name="right_V_8_load"/></StgValue>
</operation>

<operation id="2403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:11 %right_V_9_load = load i32 %right_V_9

]]></Node>
<StgValue><ssdm name="right_V_9_load"/></StgValue>
</operation>

<operation id="2404" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:12 %right_V_10_load = load i32 %right_V_10

]]></Node>
<StgValue><ssdm name="right_V_10_load"/></StgValue>
</operation>

<operation id="2405" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:13 %right_V_11_load = load i32 %right_V_11

]]></Node>
<StgValue><ssdm name="right_V_11_load"/></StgValue>
</operation>

<operation id="2406" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:14 %right_V_12_load = load i32 %right_V_12

]]></Node>
<StgValue><ssdm name="right_V_12_load"/></StgValue>
</operation>

<operation id="2407" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:15 %right_V_13_load = load i32 %right_V_13

]]></Node>
<StgValue><ssdm name="right_V_13_load"/></StgValue>
</operation>

<operation id="2408" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:16 %right_V_14_load = load i32 %right_V_14

]]></Node>
<StgValue><ssdm name="right_V_14_load"/></StgValue>
</operation>

<operation id="2409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:17 %right_V_15_load = load i32 %right_V_15

]]></Node>
<StgValue><ssdm name="right_V_15_load"/></StgValue>
</operation>

<operation id="2410" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:18 %right_V_16_load = load i32 %right_V_16

]]></Node>
<StgValue><ssdm name="right_V_16_load"/></StgValue>
</operation>

<operation id="2411" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:19 %right_V_17_load = load i32 %right_V_17

]]></Node>
<StgValue><ssdm name="right_V_17_load"/></StgValue>
</operation>

<operation id="2412" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:20 %right_V_18_load = load i32 %right_V_18

]]></Node>
<StgValue><ssdm name="right_V_18_load"/></StgValue>
</operation>

<operation id="2413" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:21 %right_V_19_load = load i32 %right_V_19

]]></Node>
<StgValue><ssdm name="right_V_19_load"/></StgValue>
</operation>

<operation id="2414" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:22 %right_V_20_load = load i32 %right_V_20

]]></Node>
<StgValue><ssdm name="right_V_20_load"/></StgValue>
</operation>

<operation id="2415" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:23 %right_V_21_load = load i32 %right_V_21

]]></Node>
<StgValue><ssdm name="right_V_21_load"/></StgValue>
</operation>

<operation id="2416" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:24 %right_V_22_load = load i32 %right_V_22

]]></Node>
<StgValue><ssdm name="right_V_22_load"/></StgValue>
</operation>

<operation id="2417" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:25 %right_V_23_load = load i32 %right_V_23

]]></Node>
<StgValue><ssdm name="right_V_23_load"/></StgValue>
</operation>

<operation id="2418" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:26 %right_V_24_load = load i32 %right_V_24

]]></Node>
<StgValue><ssdm name="right_V_24_load"/></StgValue>
</operation>

<operation id="2419" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:27 %right_V_25_load = load i32 %right_V_25

]]></Node>
<StgValue><ssdm name="right_V_25_load"/></StgValue>
</operation>

<operation id="2420" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:28 %right_V_26_load = load i32 %right_V_26

]]></Node>
<StgValue><ssdm name="right_V_26_load"/></StgValue>
</operation>

<operation id="2421" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:29 %right_V_27_load = load i32 %right_V_27

]]></Node>
<StgValue><ssdm name="right_V_27_load"/></StgValue>
</operation>

<operation id="2422" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:30 %right_V_28_load = load i32 %right_V_28

]]></Node>
<StgValue><ssdm name="right_V_28_load"/></StgValue>
</operation>

<operation id="2423" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:31 %right_V_29_load = load i32 %right_V_29

]]></Node>
<StgValue><ssdm name="right_V_29_load"/></StgValue>
</operation>

<operation id="2424" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:32 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_30_out, i32 %right_V_32

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2425" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:33 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_29_out, i32 %right_V_29_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2426" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:34 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_28_out, i32 %right_V_28_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:35 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_27_out, i32 %right_V_27_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2428" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:36 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_26_out, i32 %right_V_26_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2429" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:37 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_25_out, i32 %right_V_25_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2430" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:38 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_24_out, i32 %right_V_24_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2431" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:39 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_23_out, i32 %right_V_23_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2432" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:40 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_22_out, i32 %right_V_22_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2433" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:41 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_21_out, i32 %right_V_21_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2434" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:42 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_20_out, i32 %right_V_20_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2435" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:43 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_19_out, i32 %right_V_19_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2436" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:44 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_18_out, i32 %right_V_18_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2437" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:45 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_17_out, i32 %right_V_17_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2438" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:46 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_16_out, i32 %right_V_16_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2439" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:47 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_15_out, i32 %right_V_15_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2440" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:48 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_14_out, i32 %right_V_14_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2441" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:49 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_13_out, i32 %right_V_13_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2442" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:50 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_12_out, i32 %right_V_12_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2443" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:51 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_11_out, i32 %right_V_11_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2444" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:52 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_10_out, i32 %right_V_10_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2445" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:53 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_9_out, i32 %right_V_9_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2446" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:54 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_8_out, i32 %right_V_8_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2447" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:55 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_7_out, i32 %right_V_7_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2448" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:56 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_6_out, i32 %right_V_6_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2449" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:57 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_5_out, i32 %right_V_5_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2450" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:58 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_4_out, i32 %right_V_4_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2451" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:59 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_3_out, i32 %right_V_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2452" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:60 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_2_out, i32 %right_V_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2453" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:61 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_1_out, i32 %right_V_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2454" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:62 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %right_V_out, i32 %right_V_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2455" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:63 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bottom_V_out, i32 %bottom_V

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2456" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:64 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %conv7_i158_30_phi_out, i32 %left_V_31_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2457" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_57_6.exitStub:65 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %conv7_i491_30_phi_out, i32 %right_V_31_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="2458" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="0">
<![CDATA[
VITIS_LOOP_57_6.exitStub:66 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="1726" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body36.split_ifconv:31 %specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln34"/></StgValue>
</operation>

<operation id="1727" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body36.split_ifconv:32 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="1728" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1446 %ret_V_61 = add i64 %sext_ln33_cast, i64 %r_V_340

]]></Node>
<StgValue><ssdm name="ret_V_61"/></StgValue>
</operation>

<operation id="1729" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1447 %p_Result_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_61, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_161"/></StgValue>
</operation>

<operation id="1730" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1448 %sum_V_32 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_61, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_32"/></StgValue>
</operation>

<operation id="1731" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1449 %p_Result_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_61, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_162"/></StgValue>
</operation>

<operation id="1732" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1450 %tmp_71 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_61, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1733" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1451 %icmp_ln878_61 = icmp_ne  i16 %tmp_71, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_61"/></StgValue>
</operation>

<operation id="1734" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1452 %or_ln895_61 = or i1 %p_Result_162, i1 %icmp_ln878_61

]]></Node>
<StgValue><ssdm name="or_ln895_61"/></StgValue>
</operation>

<operation id="1735" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1453 %xor_ln895_61 = xor i1 %p_Result_161, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_61"/></StgValue>
</operation>

<operation id="1736" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1454 %overflow_62 = and i1 %or_ln895_61, i1 %xor_ln895_61

]]></Node>
<StgValue><ssdm name="overflow_62"/></StgValue>
</operation>

<operation id="1737" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1455 %xor_ln896_61 = xor i1 %p_Result_162, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_61"/></StgValue>
</operation>

<operation id="1738" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1456 %icmp_ln896_61 = icmp_ne  i16 %tmp_71, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_61"/></StgValue>
</operation>

<operation id="1739" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1457 %or_ln896_61 = or i1 %icmp_ln896_61, i1 %xor_ln896_61

]]></Node>
<StgValue><ssdm name="or_ln896_61"/></StgValue>
</operation>

<operation id="1740" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1458 %underflow_62 = and i1 %or_ln896_61, i1 %p_Result_161

]]></Node>
<StgValue><ssdm name="underflow_62"/></StgValue>
</operation>

<operation id="1741" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1459 %or_ln346_61 = or i1 %overflow_62, i1 %underflow_62

]]></Node>
<StgValue><ssdm name="or_ln346_61"/></StgValue>
</operation>

<operation id="1742" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1460 %sext_ln1271_1 = sext i32 %bottom_V_32

]]></Node>
<StgValue><ssdm name="sext_ln1271_1"/></StgValue>
</operation>

<operation id="1743" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1461 %r_V_341 = mul i64 %sext_ln1271_1, i64 %conv7_i_2_cast

]]></Node>
<StgValue><ssdm name="r_V_341"/></StgValue>
</operation>

<operation id="1744" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1462 %select_ln346_123 = select i1 %overflow_62, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_123"/></StgValue>
</operation>

<operation id="1745" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1463 %select_ln346_124 = select i1 %or_ln346_61, i32 %select_ln346_123, i32 %sum_V_32

]]></Node>
<StgValue><ssdm name="select_ln346_124"/></StgValue>
</operation>

<operation id="1746" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1464 %lhs = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_124, i16 0

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="1747" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1465 %sext_ln1347 = sext i48 %lhs

]]></Node>
<StgValue><ssdm name="sext_ln1347"/></StgValue>
</operation>

<operation id="1748" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1466 %ret_V_62 = add i64 %sext_ln1347, i64 %r_V_341

]]></Node>
<StgValue><ssdm name="ret_V_62"/></StgValue>
</operation>

<operation id="1749" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1467 %p_Result_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_62, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_163"/></StgValue>
</operation>

<operation id="1750" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1468 %sum_V_33 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_62, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_33"/></StgValue>
</operation>

<operation id="1751" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1469 %p_Result_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_62, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_164"/></StgValue>
</operation>

<operation id="1752" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1470 %tmp_72 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_62, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="1753" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1471 %icmp_ln878_62 = icmp_ne  i16 %tmp_72, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_62"/></StgValue>
</operation>

<operation id="1754" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1472 %or_ln895_62 = or i1 %p_Result_164, i1 %icmp_ln878_62

]]></Node>
<StgValue><ssdm name="or_ln895_62"/></StgValue>
</operation>

<operation id="1755" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1473 %xor_ln895_62 = xor i1 %p_Result_163, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_62"/></StgValue>
</operation>

<operation id="1756" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1474 %overflow_63 = and i1 %or_ln895_62, i1 %xor_ln895_62

]]></Node>
<StgValue><ssdm name="overflow_63"/></StgValue>
</operation>

<operation id="1757" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1475 %xor_ln896_62 = xor i1 %p_Result_164, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_62"/></StgValue>
</operation>

<operation id="1758" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1476 %icmp_ln896_62 = icmp_ne  i16 %tmp_72, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_62"/></StgValue>
</operation>

<operation id="1759" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1477 %or_ln896_62 = or i1 %icmp_ln896_62, i1 %xor_ln896_62

]]></Node>
<StgValue><ssdm name="or_ln896_62"/></StgValue>
</operation>

<operation id="1760" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1478 %underflow_63 = and i1 %or_ln896_62, i1 %p_Result_163

]]></Node>
<StgValue><ssdm name="underflow_63"/></StgValue>
</operation>

<operation id="1761" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1479 %or_ln346_62 = or i1 %overflow_63, i1 %underflow_63

]]></Node>
<StgValue><ssdm name="or_ln346_62"/></StgValue>
</operation>

<operation id="1762" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1480 %sext_ln1271_2 = sext i32 %bottom_V_33

]]></Node>
<StgValue><ssdm name="sext_ln1271_2"/></StgValue>
</operation>

<operation id="1763" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1481 %r_V_342 = mul i64 %sext_ln1271_2, i64 %conv7_i_3_cast

]]></Node>
<StgValue><ssdm name="r_V_342"/></StgValue>
</operation>

<operation id="1764" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1482 %select_ln346_125 = select i1 %overflow_63, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_125"/></StgValue>
</operation>

<operation id="1765" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1483 %select_ln346_126 = select i1 %or_ln346_62, i32 %select_ln346_125, i32 %sum_V_33

]]></Node>
<StgValue><ssdm name="select_ln346_126"/></StgValue>
</operation>

<operation id="1766" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1484 %lhs_1 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_126, i16 0

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="1767" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1485 %sext_ln1347_1 = sext i48 %lhs_1

]]></Node>
<StgValue><ssdm name="sext_ln1347_1"/></StgValue>
</operation>

<operation id="1768" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1486 %ret_V_63 = add i64 %sext_ln1347_1, i64 %r_V_342

]]></Node>
<StgValue><ssdm name="ret_V_63"/></StgValue>
</operation>

<operation id="1769" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1487 %p_Result_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_63, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_165"/></StgValue>
</operation>

<operation id="1770" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1488 %sum_V_34 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_63, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_34"/></StgValue>
</operation>

<operation id="1771" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1489 %p_Result_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_63, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_166"/></StgValue>
</operation>

<operation id="1772" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1490 %tmp_73 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_63, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="1773" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1491 %icmp_ln878_63 = icmp_ne  i16 %tmp_73, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_63"/></StgValue>
</operation>

<operation id="1774" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1492 %or_ln895_63 = or i1 %p_Result_166, i1 %icmp_ln878_63

]]></Node>
<StgValue><ssdm name="or_ln895_63"/></StgValue>
</operation>

<operation id="1775" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1493 %xor_ln895_63 = xor i1 %p_Result_165, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_63"/></StgValue>
</operation>

<operation id="1776" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1494 %overflow_64 = and i1 %or_ln895_63, i1 %xor_ln895_63

]]></Node>
<StgValue><ssdm name="overflow_64"/></StgValue>
</operation>

<operation id="1777" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1495 %xor_ln896_63 = xor i1 %p_Result_166, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_63"/></StgValue>
</operation>

<operation id="1778" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1496 %icmp_ln896_63 = icmp_ne  i16 %tmp_73, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_63"/></StgValue>
</operation>

<operation id="1779" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1497 %or_ln896_63 = or i1 %icmp_ln896_63, i1 %xor_ln896_63

]]></Node>
<StgValue><ssdm name="or_ln896_63"/></StgValue>
</operation>

<operation id="1780" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1498 %underflow_64 = and i1 %or_ln896_63, i1 %p_Result_165

]]></Node>
<StgValue><ssdm name="underflow_64"/></StgValue>
</operation>

<operation id="1781" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1499 %or_ln346_63 = or i1 %overflow_64, i1 %underflow_64

]]></Node>
<StgValue><ssdm name="or_ln346_63"/></StgValue>
</operation>

<operation id="1782" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1500 %sext_ln1271_3 = sext i32 %bottom_V_34

]]></Node>
<StgValue><ssdm name="sext_ln1271_3"/></StgValue>
</operation>

<operation id="1783" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1501 %r_V_343 = mul i64 %sext_ln1271_3, i64 %conv7_i_4_cast

]]></Node>
<StgValue><ssdm name="r_V_343"/></StgValue>
</operation>

<operation id="1784" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1502 %select_ln346_127 = select i1 %overflow_64, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_127"/></StgValue>
</operation>

<operation id="1785" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1503 %select_ln346_128 = select i1 %or_ln346_63, i32 %select_ln346_127, i32 %sum_V_34

]]></Node>
<StgValue><ssdm name="select_ln346_128"/></StgValue>
</operation>

<operation id="1786" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1504 %lhs_2 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_128, i16 0

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="1787" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1505 %sext_ln1347_2 = sext i48 %lhs_2

]]></Node>
<StgValue><ssdm name="sext_ln1347_2"/></StgValue>
</operation>

<operation id="1788" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1506 %ret_V_64 = add i64 %sext_ln1347_2, i64 %r_V_343

]]></Node>
<StgValue><ssdm name="ret_V_64"/></StgValue>
</operation>

<operation id="1789" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1507 %p_Result_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_64, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_167"/></StgValue>
</operation>

<operation id="1790" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1508 %sum_V_35 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_64, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_35"/></StgValue>
</operation>

<operation id="1791" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1509 %p_Result_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_64, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_168"/></StgValue>
</operation>

<operation id="1792" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1510 %tmp_74 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_64, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1793" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1511 %icmp_ln878_64 = icmp_ne  i16 %tmp_74, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_64"/></StgValue>
</operation>

<operation id="1794" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1512 %or_ln895_64 = or i1 %p_Result_168, i1 %icmp_ln878_64

]]></Node>
<StgValue><ssdm name="or_ln895_64"/></StgValue>
</operation>

<operation id="1795" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1513 %xor_ln895_64 = xor i1 %p_Result_167, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_64"/></StgValue>
</operation>

<operation id="1796" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1514 %overflow_65 = and i1 %or_ln895_64, i1 %xor_ln895_64

]]></Node>
<StgValue><ssdm name="overflow_65"/></StgValue>
</operation>

<operation id="1797" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1515 %xor_ln896_64 = xor i1 %p_Result_168, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_64"/></StgValue>
</operation>

<operation id="1798" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1516 %icmp_ln896_64 = icmp_ne  i16 %tmp_74, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_64"/></StgValue>
</operation>

<operation id="1799" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1517 %or_ln896_64 = or i1 %icmp_ln896_64, i1 %xor_ln896_64

]]></Node>
<StgValue><ssdm name="or_ln896_64"/></StgValue>
</operation>

<operation id="1800" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1518 %underflow_65 = and i1 %or_ln896_64, i1 %p_Result_167

]]></Node>
<StgValue><ssdm name="underflow_65"/></StgValue>
</operation>

<operation id="1801" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1519 %or_ln346_64 = or i1 %overflow_65, i1 %underflow_65

]]></Node>
<StgValue><ssdm name="or_ln346_64"/></StgValue>
</operation>

<operation id="1802" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1520 %sext_ln1271_4 = sext i32 %bottom_V_35

]]></Node>
<StgValue><ssdm name="sext_ln1271_4"/></StgValue>
</operation>

<operation id="1803" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1521 %r_V_344 = mul i64 %sext_ln1271_4, i64 %conv7_i_5_cast

]]></Node>
<StgValue><ssdm name="r_V_344"/></StgValue>
</operation>

<operation id="1804" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1522 %select_ln346_129 = select i1 %overflow_65, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_129"/></StgValue>
</operation>

<operation id="1805" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1523 %select_ln346_130 = select i1 %or_ln346_64, i32 %select_ln346_129, i32 %sum_V_35

]]></Node>
<StgValue><ssdm name="select_ln346_130"/></StgValue>
</operation>

<operation id="1806" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1524 %lhs_3 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_130, i16 0

]]></Node>
<StgValue><ssdm name="lhs_3"/></StgValue>
</operation>

<operation id="1807" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1525 %sext_ln1347_3 = sext i48 %lhs_3

]]></Node>
<StgValue><ssdm name="sext_ln1347_3"/></StgValue>
</operation>

<operation id="1808" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1526 %ret_V_65 = add i64 %sext_ln1347_3, i64 %r_V_344

]]></Node>
<StgValue><ssdm name="ret_V_65"/></StgValue>
</operation>

<operation id="1809" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1527 %p_Result_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_65, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_169"/></StgValue>
</operation>

<operation id="1810" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1528 %sum_V_36 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_65, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_36"/></StgValue>
</operation>

<operation id="1811" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1529 %p_Result_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_65, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_170"/></StgValue>
</operation>

<operation id="1812" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1530 %tmp_75 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_65, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="1813" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1531 %icmp_ln878_65 = icmp_ne  i16 %tmp_75, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_65"/></StgValue>
</operation>

<operation id="1814" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1532 %or_ln895_65 = or i1 %p_Result_170, i1 %icmp_ln878_65

]]></Node>
<StgValue><ssdm name="or_ln895_65"/></StgValue>
</operation>

<operation id="1815" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1533 %xor_ln895_65 = xor i1 %p_Result_169, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_65"/></StgValue>
</operation>

<operation id="1816" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1534 %overflow_66 = and i1 %or_ln895_65, i1 %xor_ln895_65

]]></Node>
<StgValue><ssdm name="overflow_66"/></StgValue>
</operation>

<operation id="1817" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1535 %xor_ln896_65 = xor i1 %p_Result_170, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_65"/></StgValue>
</operation>

<operation id="1818" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1536 %icmp_ln896_65 = icmp_ne  i16 %tmp_75, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_65"/></StgValue>
</operation>

<operation id="1819" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1537 %or_ln896_65 = or i1 %icmp_ln896_65, i1 %xor_ln896_65

]]></Node>
<StgValue><ssdm name="or_ln896_65"/></StgValue>
</operation>

<operation id="1820" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1538 %underflow_66 = and i1 %or_ln896_65, i1 %p_Result_169

]]></Node>
<StgValue><ssdm name="underflow_66"/></StgValue>
</operation>

<operation id="1821" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1539 %or_ln346_65 = or i1 %overflow_66, i1 %underflow_66

]]></Node>
<StgValue><ssdm name="or_ln346_65"/></StgValue>
</operation>

<operation id="1822" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1540 %sext_ln1271_5 = sext i32 %bottom_V_36

]]></Node>
<StgValue><ssdm name="sext_ln1271_5"/></StgValue>
</operation>

<operation id="1823" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1541 %r_V_345 = mul i64 %sext_ln1271_5, i64 %conv7_i_6_cast

]]></Node>
<StgValue><ssdm name="r_V_345"/></StgValue>
</operation>

<operation id="1824" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1542 %select_ln346_131 = select i1 %overflow_66, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_131"/></StgValue>
</operation>

<operation id="1825" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1543 %select_ln346_132 = select i1 %or_ln346_65, i32 %select_ln346_131, i32 %sum_V_36

]]></Node>
<StgValue><ssdm name="select_ln346_132"/></StgValue>
</operation>

<operation id="1826" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1544 %lhs_4 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_132, i16 0

]]></Node>
<StgValue><ssdm name="lhs_4"/></StgValue>
</operation>

<operation id="1827" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1545 %sext_ln1347_4 = sext i48 %lhs_4

]]></Node>
<StgValue><ssdm name="sext_ln1347_4"/></StgValue>
</operation>

<operation id="1828" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1546 %ret_V_66 = add i64 %sext_ln1347_4, i64 %r_V_345

]]></Node>
<StgValue><ssdm name="ret_V_66"/></StgValue>
</operation>

<operation id="1829" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1547 %p_Result_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_66, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_171"/></StgValue>
</operation>

<operation id="1830" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1548 %sum_V_37 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_66, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_37"/></StgValue>
</operation>

<operation id="1831" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1549 %p_Result_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_66, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_172"/></StgValue>
</operation>

<operation id="1832" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1550 %tmp_76 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_66, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="1833" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1551 %icmp_ln878_66 = icmp_ne  i16 %tmp_76, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_66"/></StgValue>
</operation>

<operation id="1834" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1552 %or_ln895_66 = or i1 %p_Result_172, i1 %icmp_ln878_66

]]></Node>
<StgValue><ssdm name="or_ln895_66"/></StgValue>
</operation>

<operation id="1835" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1553 %xor_ln895_66 = xor i1 %p_Result_171, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_66"/></StgValue>
</operation>

<operation id="1836" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1554 %overflow_67 = and i1 %or_ln895_66, i1 %xor_ln895_66

]]></Node>
<StgValue><ssdm name="overflow_67"/></StgValue>
</operation>

<operation id="1837" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1555 %xor_ln896_66 = xor i1 %p_Result_172, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_66"/></StgValue>
</operation>

<operation id="1838" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1556 %icmp_ln896_66 = icmp_ne  i16 %tmp_76, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_66"/></StgValue>
</operation>

<operation id="1839" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1557 %or_ln896_66 = or i1 %icmp_ln896_66, i1 %xor_ln896_66

]]></Node>
<StgValue><ssdm name="or_ln896_66"/></StgValue>
</operation>

<operation id="1840" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1558 %underflow_67 = and i1 %or_ln896_66, i1 %p_Result_171

]]></Node>
<StgValue><ssdm name="underflow_67"/></StgValue>
</operation>

<operation id="1841" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1559 %or_ln346_66 = or i1 %overflow_67, i1 %underflow_67

]]></Node>
<StgValue><ssdm name="or_ln346_66"/></StgValue>
</operation>

<operation id="1842" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1560 %sext_ln1271_6 = sext i32 %bottom_V_37

]]></Node>
<StgValue><ssdm name="sext_ln1271_6"/></StgValue>
</operation>

<operation id="1843" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1561 %r_V_346 = mul i64 %sext_ln1271_6, i64 %conv7_i_7_cast

]]></Node>
<StgValue><ssdm name="r_V_346"/></StgValue>
</operation>

<operation id="1844" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1562 %select_ln346_133 = select i1 %overflow_67, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_133"/></StgValue>
</operation>

<operation id="1845" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1563 %select_ln346_134 = select i1 %or_ln346_66, i32 %select_ln346_133, i32 %sum_V_37

]]></Node>
<StgValue><ssdm name="select_ln346_134"/></StgValue>
</operation>

<operation id="1846" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1564 %lhs_5 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_134, i16 0

]]></Node>
<StgValue><ssdm name="lhs_5"/></StgValue>
</operation>

<operation id="1847" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1565 %sext_ln1347_5 = sext i48 %lhs_5

]]></Node>
<StgValue><ssdm name="sext_ln1347_5"/></StgValue>
</operation>

<operation id="1848" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1566 %ret_V_67 = add i64 %sext_ln1347_5, i64 %r_V_346

]]></Node>
<StgValue><ssdm name="ret_V_67"/></StgValue>
</operation>

<operation id="1849" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1567 %p_Result_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_67, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_173"/></StgValue>
</operation>

<operation id="1850" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1568 %sum_V_38 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_67, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_38"/></StgValue>
</operation>

<operation id="1851" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1569 %p_Result_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_67, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_174"/></StgValue>
</operation>

<operation id="1852" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1570 %tmp_77 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_67, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1853" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1571 %icmp_ln878_67 = icmp_ne  i16 %tmp_77, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_67"/></StgValue>
</operation>

<operation id="1854" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1572 %or_ln895_67 = or i1 %p_Result_174, i1 %icmp_ln878_67

]]></Node>
<StgValue><ssdm name="or_ln895_67"/></StgValue>
</operation>

<operation id="1855" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1573 %xor_ln895_67 = xor i1 %p_Result_173, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_67"/></StgValue>
</operation>

<operation id="1856" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1574 %overflow_68 = and i1 %or_ln895_67, i1 %xor_ln895_67

]]></Node>
<StgValue><ssdm name="overflow_68"/></StgValue>
</operation>

<operation id="1857" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1575 %xor_ln896_67 = xor i1 %p_Result_174, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_67"/></StgValue>
</operation>

<operation id="1858" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1576 %icmp_ln896_67 = icmp_ne  i16 %tmp_77, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_67"/></StgValue>
</operation>

<operation id="1859" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1577 %or_ln896_67 = or i1 %icmp_ln896_67, i1 %xor_ln896_67

]]></Node>
<StgValue><ssdm name="or_ln896_67"/></StgValue>
</operation>

<operation id="1860" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1578 %underflow_68 = and i1 %or_ln896_67, i1 %p_Result_173

]]></Node>
<StgValue><ssdm name="underflow_68"/></StgValue>
</operation>

<operation id="1861" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1579 %or_ln346_67 = or i1 %overflow_68, i1 %underflow_68

]]></Node>
<StgValue><ssdm name="or_ln346_67"/></StgValue>
</operation>

<operation id="1862" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1580 %sext_ln1271_7 = sext i32 %bottom_V_38

]]></Node>
<StgValue><ssdm name="sext_ln1271_7"/></StgValue>
</operation>

<operation id="1863" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1581 %r_V_347 = mul i64 %sext_ln1271_7, i64 %conv7_i_8_cast

]]></Node>
<StgValue><ssdm name="r_V_347"/></StgValue>
</operation>

<operation id="1864" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1582 %select_ln346_135 = select i1 %overflow_68, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_135"/></StgValue>
</operation>

<operation id="1865" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1583 %select_ln346_136 = select i1 %or_ln346_67, i32 %select_ln346_135, i32 %sum_V_38

]]></Node>
<StgValue><ssdm name="select_ln346_136"/></StgValue>
</operation>

<operation id="1866" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1584 %lhs_6 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_136, i16 0

]]></Node>
<StgValue><ssdm name="lhs_6"/></StgValue>
</operation>

<operation id="1867" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1585 %sext_ln1347_6 = sext i48 %lhs_6

]]></Node>
<StgValue><ssdm name="sext_ln1347_6"/></StgValue>
</operation>

<operation id="1868" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1586 %ret_V_68 = add i64 %sext_ln1347_6, i64 %r_V_347

]]></Node>
<StgValue><ssdm name="ret_V_68"/></StgValue>
</operation>

<operation id="1869" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1587 %p_Result_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_68, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_175"/></StgValue>
</operation>

<operation id="1870" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1588 %sum_V_39 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_68, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_39"/></StgValue>
</operation>

<operation id="1871" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1589 %p_Result_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_68, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_176"/></StgValue>
</operation>

<operation id="1872" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1590 %tmp_78 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_68, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="1873" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1591 %icmp_ln878_68 = icmp_ne  i16 %tmp_78, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_68"/></StgValue>
</operation>

<operation id="1874" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1592 %or_ln895_68 = or i1 %p_Result_176, i1 %icmp_ln878_68

]]></Node>
<StgValue><ssdm name="or_ln895_68"/></StgValue>
</operation>

<operation id="1875" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1593 %xor_ln895_68 = xor i1 %p_Result_175, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_68"/></StgValue>
</operation>

<operation id="1876" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1594 %overflow_69 = and i1 %or_ln895_68, i1 %xor_ln895_68

]]></Node>
<StgValue><ssdm name="overflow_69"/></StgValue>
</operation>

<operation id="1877" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1595 %xor_ln896_68 = xor i1 %p_Result_176, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_68"/></StgValue>
</operation>

<operation id="1878" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1596 %icmp_ln896_68 = icmp_ne  i16 %tmp_78, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_68"/></StgValue>
</operation>

<operation id="1879" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1597 %or_ln896_68 = or i1 %icmp_ln896_68, i1 %xor_ln896_68

]]></Node>
<StgValue><ssdm name="or_ln896_68"/></StgValue>
</operation>

<operation id="1880" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1598 %underflow_69 = and i1 %or_ln896_68, i1 %p_Result_175

]]></Node>
<StgValue><ssdm name="underflow_69"/></StgValue>
</operation>

<operation id="1881" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1599 %or_ln346_68 = or i1 %overflow_69, i1 %underflow_69

]]></Node>
<StgValue><ssdm name="or_ln346_68"/></StgValue>
</operation>

<operation id="1882" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1600 %sext_ln1271_8 = sext i32 %bottom_V_39

]]></Node>
<StgValue><ssdm name="sext_ln1271_8"/></StgValue>
</operation>

<operation id="1883" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1601 %r_V_348 = mul i64 %sext_ln1271_8, i64 %conv7_i_9_cast

]]></Node>
<StgValue><ssdm name="r_V_348"/></StgValue>
</operation>

<operation id="1884" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1602 %select_ln346_137 = select i1 %overflow_69, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_137"/></StgValue>
</operation>

<operation id="1885" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1603 %select_ln346_138 = select i1 %or_ln346_68, i32 %select_ln346_137, i32 %sum_V_39

]]></Node>
<StgValue><ssdm name="select_ln346_138"/></StgValue>
</operation>

<operation id="1886" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1604 %lhs_7 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_138, i16 0

]]></Node>
<StgValue><ssdm name="lhs_7"/></StgValue>
</operation>

<operation id="1887" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1605 %sext_ln1347_7 = sext i48 %lhs_7

]]></Node>
<StgValue><ssdm name="sext_ln1347_7"/></StgValue>
</operation>

<operation id="1888" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1606 %ret_V_69 = add i64 %sext_ln1347_7, i64 %r_V_348

]]></Node>
<StgValue><ssdm name="ret_V_69"/></StgValue>
</operation>

<operation id="1889" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1607 %p_Result_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_69, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_177"/></StgValue>
</operation>

<operation id="1890" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1608 %sum_V_40 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_69, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_40"/></StgValue>
</operation>

<operation id="1891" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1609 %p_Result_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_69, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_178"/></StgValue>
</operation>

<operation id="1892" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1610 %tmp_79 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_69, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="1893" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1611 %icmp_ln878_69 = icmp_ne  i16 %tmp_79, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_69"/></StgValue>
</operation>

<operation id="1894" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1612 %or_ln895_69 = or i1 %p_Result_178, i1 %icmp_ln878_69

]]></Node>
<StgValue><ssdm name="or_ln895_69"/></StgValue>
</operation>

<operation id="1895" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1613 %xor_ln895_69 = xor i1 %p_Result_177, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_69"/></StgValue>
</operation>

<operation id="1896" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1614 %overflow_70 = and i1 %or_ln895_69, i1 %xor_ln895_69

]]></Node>
<StgValue><ssdm name="overflow_70"/></StgValue>
</operation>

<operation id="1897" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1615 %xor_ln896_69 = xor i1 %p_Result_178, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_69"/></StgValue>
</operation>

<operation id="1898" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1616 %icmp_ln896_69 = icmp_ne  i16 %tmp_79, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_69"/></StgValue>
</operation>

<operation id="1899" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1617 %or_ln896_69 = or i1 %icmp_ln896_69, i1 %xor_ln896_69

]]></Node>
<StgValue><ssdm name="or_ln896_69"/></StgValue>
</operation>

<operation id="1900" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1618 %underflow_70 = and i1 %or_ln896_69, i1 %p_Result_177

]]></Node>
<StgValue><ssdm name="underflow_70"/></StgValue>
</operation>

<operation id="1901" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1619 %or_ln346_69 = or i1 %overflow_70, i1 %underflow_70

]]></Node>
<StgValue><ssdm name="or_ln346_69"/></StgValue>
</operation>

<operation id="1902" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1620 %sext_ln1271_9 = sext i32 %bottom_V_40

]]></Node>
<StgValue><ssdm name="sext_ln1271_9"/></StgValue>
</operation>

<operation id="1903" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1621 %r_V_349 = mul i64 %sext_ln1271_9, i64 %conv7_i_10_cast

]]></Node>
<StgValue><ssdm name="r_V_349"/></StgValue>
</operation>

<operation id="1904" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1622 %select_ln346_139 = select i1 %overflow_70, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_139"/></StgValue>
</operation>

<operation id="1905" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1623 %select_ln346_140 = select i1 %or_ln346_69, i32 %select_ln346_139, i32 %sum_V_40

]]></Node>
<StgValue><ssdm name="select_ln346_140"/></StgValue>
</operation>

<operation id="1906" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1624 %lhs_8 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_140, i16 0

]]></Node>
<StgValue><ssdm name="lhs_8"/></StgValue>
</operation>

<operation id="1907" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1625 %sext_ln1347_8 = sext i48 %lhs_8

]]></Node>
<StgValue><ssdm name="sext_ln1347_8"/></StgValue>
</operation>

<operation id="1908" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1626 %ret_V_70 = add i64 %sext_ln1347_8, i64 %r_V_349

]]></Node>
<StgValue><ssdm name="ret_V_70"/></StgValue>
</operation>

<operation id="1909" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1627 %p_Result_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_70, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_179"/></StgValue>
</operation>

<operation id="1910" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1628 %sum_V_41 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_70, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_41"/></StgValue>
</operation>

<operation id="1911" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1629 %p_Result_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_70, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_180"/></StgValue>
</operation>

<operation id="1912" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1630 %tmp_80 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_70, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1913" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1631 %icmp_ln878_70 = icmp_ne  i16 %tmp_80, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_70"/></StgValue>
</operation>

<operation id="1914" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1632 %or_ln895_70 = or i1 %p_Result_180, i1 %icmp_ln878_70

]]></Node>
<StgValue><ssdm name="or_ln895_70"/></StgValue>
</operation>

<operation id="1915" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1633 %xor_ln895_70 = xor i1 %p_Result_179, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_70"/></StgValue>
</operation>

<operation id="1916" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1634 %overflow_71 = and i1 %or_ln895_70, i1 %xor_ln895_70

]]></Node>
<StgValue><ssdm name="overflow_71"/></StgValue>
</operation>

<operation id="1917" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1635 %xor_ln896_70 = xor i1 %p_Result_180, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_70"/></StgValue>
</operation>

<operation id="1918" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1636 %icmp_ln896_70 = icmp_ne  i16 %tmp_80, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_70"/></StgValue>
</operation>

<operation id="1919" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1637 %or_ln896_70 = or i1 %icmp_ln896_70, i1 %xor_ln896_70

]]></Node>
<StgValue><ssdm name="or_ln896_70"/></StgValue>
</operation>

<operation id="1920" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1638 %underflow_71 = and i1 %or_ln896_70, i1 %p_Result_179

]]></Node>
<StgValue><ssdm name="underflow_71"/></StgValue>
</operation>

<operation id="1921" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1639 %or_ln346_70 = or i1 %overflow_71, i1 %underflow_71

]]></Node>
<StgValue><ssdm name="or_ln346_70"/></StgValue>
</operation>

<operation id="1922" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1640 %sext_ln1271_10 = sext i32 %bottom_V_41

]]></Node>
<StgValue><ssdm name="sext_ln1271_10"/></StgValue>
</operation>

<operation id="1923" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1641 %r_V_350 = mul i64 %sext_ln1271_10, i64 %conv7_i_11_cast

]]></Node>
<StgValue><ssdm name="r_V_350"/></StgValue>
</operation>

<operation id="1924" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1642 %select_ln346_141 = select i1 %overflow_71, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_141"/></StgValue>
</operation>

<operation id="1925" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1643 %select_ln346_142 = select i1 %or_ln346_70, i32 %select_ln346_141, i32 %sum_V_41

]]></Node>
<StgValue><ssdm name="select_ln346_142"/></StgValue>
</operation>

<operation id="1926" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1644 %lhs_9 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_142, i16 0

]]></Node>
<StgValue><ssdm name="lhs_9"/></StgValue>
</operation>

<operation id="1927" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1645 %sext_ln1347_9 = sext i48 %lhs_9

]]></Node>
<StgValue><ssdm name="sext_ln1347_9"/></StgValue>
</operation>

<operation id="1928" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1646 %ret_V_71 = add i64 %sext_ln1347_9, i64 %r_V_350

]]></Node>
<StgValue><ssdm name="ret_V_71"/></StgValue>
</operation>

<operation id="1929" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1647 %p_Result_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_71, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_181"/></StgValue>
</operation>

<operation id="1930" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1648 %sum_V_42 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_71, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_42"/></StgValue>
</operation>

<operation id="1931" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1649 %p_Result_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_71, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_182"/></StgValue>
</operation>

<operation id="1932" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1650 %tmp_81 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_71, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="1933" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1651 %icmp_ln878_71 = icmp_ne  i16 %tmp_81, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_71"/></StgValue>
</operation>

<operation id="1934" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1652 %or_ln895_71 = or i1 %p_Result_182, i1 %icmp_ln878_71

]]></Node>
<StgValue><ssdm name="or_ln895_71"/></StgValue>
</operation>

<operation id="1935" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1653 %xor_ln895_71 = xor i1 %p_Result_181, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_71"/></StgValue>
</operation>

<operation id="1936" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1654 %overflow_72 = and i1 %or_ln895_71, i1 %xor_ln895_71

]]></Node>
<StgValue><ssdm name="overflow_72"/></StgValue>
</operation>

<operation id="1937" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1655 %xor_ln896_71 = xor i1 %p_Result_182, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_71"/></StgValue>
</operation>

<operation id="1938" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1656 %icmp_ln896_71 = icmp_ne  i16 %tmp_81, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_71"/></StgValue>
</operation>

<operation id="1939" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1657 %or_ln896_71 = or i1 %icmp_ln896_71, i1 %xor_ln896_71

]]></Node>
<StgValue><ssdm name="or_ln896_71"/></StgValue>
</operation>

<operation id="1940" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1658 %underflow_72 = and i1 %or_ln896_71, i1 %p_Result_181

]]></Node>
<StgValue><ssdm name="underflow_72"/></StgValue>
</operation>

<operation id="1941" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1659 %or_ln346_71 = or i1 %overflow_72, i1 %underflow_72

]]></Node>
<StgValue><ssdm name="or_ln346_71"/></StgValue>
</operation>

<operation id="1942" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1660 %sext_ln1271_11 = sext i32 %bottom_V_42

]]></Node>
<StgValue><ssdm name="sext_ln1271_11"/></StgValue>
</operation>

<operation id="1943" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1661 %r_V_351 = mul i64 %sext_ln1271_11, i64 %conv7_i_12_cast

]]></Node>
<StgValue><ssdm name="r_V_351"/></StgValue>
</operation>

<operation id="1944" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1662 %select_ln346_143 = select i1 %overflow_72, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_143"/></StgValue>
</operation>

<operation id="1945" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1663 %select_ln346_144 = select i1 %or_ln346_71, i32 %select_ln346_143, i32 %sum_V_42

]]></Node>
<StgValue><ssdm name="select_ln346_144"/></StgValue>
</operation>

<operation id="1946" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1664 %lhs_10 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_144, i16 0

]]></Node>
<StgValue><ssdm name="lhs_10"/></StgValue>
</operation>

<operation id="1947" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1665 %sext_ln1347_10 = sext i48 %lhs_10

]]></Node>
<StgValue><ssdm name="sext_ln1347_10"/></StgValue>
</operation>

<operation id="1948" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1666 %ret_V_72 = add i64 %sext_ln1347_10, i64 %r_V_351

]]></Node>
<StgValue><ssdm name="ret_V_72"/></StgValue>
</operation>

<operation id="1949" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1667 %p_Result_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_72, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_183"/></StgValue>
</operation>

<operation id="1950" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1668 %sum_V_43 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_72, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_43"/></StgValue>
</operation>

<operation id="1951" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1669 %p_Result_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_72, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_184"/></StgValue>
</operation>

<operation id="1952" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1670 %tmp_82 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_72, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1953" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1671 %icmp_ln878_72 = icmp_ne  i16 %tmp_82, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_72"/></StgValue>
</operation>

<operation id="1954" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1672 %or_ln895_72 = or i1 %p_Result_184, i1 %icmp_ln878_72

]]></Node>
<StgValue><ssdm name="or_ln895_72"/></StgValue>
</operation>

<operation id="1955" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1673 %xor_ln895_72 = xor i1 %p_Result_183, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_72"/></StgValue>
</operation>

<operation id="1956" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1674 %overflow_73 = and i1 %or_ln895_72, i1 %xor_ln895_72

]]></Node>
<StgValue><ssdm name="overflow_73"/></StgValue>
</operation>

<operation id="1957" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1675 %xor_ln896_72 = xor i1 %p_Result_184, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_72"/></StgValue>
</operation>

<operation id="1958" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1676 %icmp_ln896_72 = icmp_ne  i16 %tmp_82, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_72"/></StgValue>
</operation>

<operation id="1959" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1677 %or_ln896_72 = or i1 %icmp_ln896_72, i1 %xor_ln896_72

]]></Node>
<StgValue><ssdm name="or_ln896_72"/></StgValue>
</operation>

<operation id="1960" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1678 %underflow_73 = and i1 %or_ln896_72, i1 %p_Result_183

]]></Node>
<StgValue><ssdm name="underflow_73"/></StgValue>
</operation>

<operation id="1961" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1679 %or_ln346_72 = or i1 %overflow_73, i1 %underflow_73

]]></Node>
<StgValue><ssdm name="or_ln346_72"/></StgValue>
</operation>

<operation id="1962" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1680 %sext_ln1271_12 = sext i32 %bottom_V_43

]]></Node>
<StgValue><ssdm name="sext_ln1271_12"/></StgValue>
</operation>

<operation id="1963" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1681 %r_V_352 = mul i64 %sext_ln1271_12, i64 %conv7_i_13_cast

]]></Node>
<StgValue><ssdm name="r_V_352"/></StgValue>
</operation>

<operation id="1964" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1682 %select_ln346_145 = select i1 %overflow_73, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_145"/></StgValue>
</operation>

<operation id="1965" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1683 %select_ln346_146 = select i1 %or_ln346_72, i32 %select_ln346_145, i32 %sum_V_43

]]></Node>
<StgValue><ssdm name="select_ln346_146"/></StgValue>
</operation>

<operation id="1966" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1684 %lhs_11 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_146, i16 0

]]></Node>
<StgValue><ssdm name="lhs_11"/></StgValue>
</operation>

<operation id="1967" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1685 %sext_ln1347_11 = sext i48 %lhs_11

]]></Node>
<StgValue><ssdm name="sext_ln1347_11"/></StgValue>
</operation>

<operation id="1968" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1686 %ret_V_73 = add i64 %sext_ln1347_11, i64 %r_V_352

]]></Node>
<StgValue><ssdm name="ret_V_73"/></StgValue>
</operation>

<operation id="1969" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1687 %p_Result_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_73, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_185"/></StgValue>
</operation>

<operation id="1970" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1688 %sum_V_44 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_73, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_44"/></StgValue>
</operation>

<operation id="1971" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1689 %p_Result_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_73, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_186"/></StgValue>
</operation>

<operation id="1972" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1690 %tmp_83 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_73, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1973" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1691 %icmp_ln878_73 = icmp_ne  i16 %tmp_83, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_73"/></StgValue>
</operation>

<operation id="1974" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1692 %or_ln895_73 = or i1 %p_Result_186, i1 %icmp_ln878_73

]]></Node>
<StgValue><ssdm name="or_ln895_73"/></StgValue>
</operation>

<operation id="1975" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1693 %xor_ln895_73 = xor i1 %p_Result_185, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_73"/></StgValue>
</operation>

<operation id="1976" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1694 %overflow_74 = and i1 %or_ln895_73, i1 %xor_ln895_73

]]></Node>
<StgValue><ssdm name="overflow_74"/></StgValue>
</operation>

<operation id="1977" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1695 %xor_ln896_73 = xor i1 %p_Result_186, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_73"/></StgValue>
</operation>

<operation id="1978" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1696 %icmp_ln896_73 = icmp_ne  i16 %tmp_83, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_73"/></StgValue>
</operation>

<operation id="1979" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1697 %or_ln896_73 = or i1 %icmp_ln896_73, i1 %xor_ln896_73

]]></Node>
<StgValue><ssdm name="or_ln896_73"/></StgValue>
</operation>

<operation id="1980" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1698 %underflow_74 = and i1 %or_ln896_73, i1 %p_Result_185

]]></Node>
<StgValue><ssdm name="underflow_74"/></StgValue>
</operation>

<operation id="1981" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1699 %or_ln346_73 = or i1 %overflow_74, i1 %underflow_74

]]></Node>
<StgValue><ssdm name="or_ln346_73"/></StgValue>
</operation>

<operation id="1982" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1700 %sext_ln1271_13 = sext i32 %bottom_V_44

]]></Node>
<StgValue><ssdm name="sext_ln1271_13"/></StgValue>
</operation>

<operation id="1983" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1701 %r_V_353 = mul i64 %sext_ln1271_13, i64 %conv7_i_14_cast

]]></Node>
<StgValue><ssdm name="r_V_353"/></StgValue>
</operation>

<operation id="1984" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1702 %select_ln346_147 = select i1 %overflow_74, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_147"/></StgValue>
</operation>

<operation id="1985" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1703 %select_ln346_148 = select i1 %or_ln346_73, i32 %select_ln346_147, i32 %sum_V_44

]]></Node>
<StgValue><ssdm name="select_ln346_148"/></StgValue>
</operation>

<operation id="1986" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1704 %lhs_12 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_148, i16 0

]]></Node>
<StgValue><ssdm name="lhs_12"/></StgValue>
</operation>

<operation id="1987" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1705 %sext_ln1347_12 = sext i48 %lhs_12

]]></Node>
<StgValue><ssdm name="sext_ln1347_12"/></StgValue>
</operation>

<operation id="1988" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1706 %ret_V_74 = add i64 %sext_ln1347_12, i64 %r_V_353

]]></Node>
<StgValue><ssdm name="ret_V_74"/></StgValue>
</operation>

<operation id="1989" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1707 %p_Result_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_74, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_187"/></StgValue>
</operation>

<operation id="1990" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1708 %sum_V_45 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_74, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_45"/></StgValue>
</operation>

<operation id="1991" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1709 %p_Result_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_74, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_188"/></StgValue>
</operation>

<operation id="1992" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1710 %tmp_84 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_74, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1993" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1711 %icmp_ln878_74 = icmp_ne  i16 %tmp_84, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_74"/></StgValue>
</operation>

<operation id="1994" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1712 %or_ln895_74 = or i1 %p_Result_188, i1 %icmp_ln878_74

]]></Node>
<StgValue><ssdm name="or_ln895_74"/></StgValue>
</operation>

<operation id="1995" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1713 %xor_ln895_74 = xor i1 %p_Result_187, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_74"/></StgValue>
</operation>

<operation id="1996" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1714 %overflow_75 = and i1 %or_ln895_74, i1 %xor_ln895_74

]]></Node>
<StgValue><ssdm name="overflow_75"/></StgValue>
</operation>

<operation id="1997" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1715 %xor_ln896_74 = xor i1 %p_Result_188, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_74"/></StgValue>
</operation>

<operation id="1998" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1716 %icmp_ln896_74 = icmp_ne  i16 %tmp_84, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_74"/></StgValue>
</operation>

<operation id="1999" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1717 %or_ln896_74 = or i1 %icmp_ln896_74, i1 %xor_ln896_74

]]></Node>
<StgValue><ssdm name="or_ln896_74"/></StgValue>
</operation>

<operation id="2000" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1718 %underflow_75 = and i1 %or_ln896_74, i1 %p_Result_187

]]></Node>
<StgValue><ssdm name="underflow_75"/></StgValue>
</operation>

<operation id="2001" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1719 %or_ln346_74 = or i1 %overflow_75, i1 %underflow_75

]]></Node>
<StgValue><ssdm name="or_ln346_74"/></StgValue>
</operation>

<operation id="2002" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1720 %sext_ln1271_14 = sext i32 %bottom_V_45

]]></Node>
<StgValue><ssdm name="sext_ln1271_14"/></StgValue>
</operation>

<operation id="2003" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1721 %r_V_354 = mul i64 %sext_ln1271_14, i64 %conv7_i_15_cast

]]></Node>
<StgValue><ssdm name="r_V_354"/></StgValue>
</operation>

<operation id="2004" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1722 %select_ln346_149 = select i1 %overflow_75, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_149"/></StgValue>
</operation>

<operation id="2005" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1723 %select_ln346_150 = select i1 %or_ln346_74, i32 %select_ln346_149, i32 %sum_V_45

]]></Node>
<StgValue><ssdm name="select_ln346_150"/></StgValue>
</operation>

<operation id="2006" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1724 %lhs_13 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_150, i16 0

]]></Node>
<StgValue><ssdm name="lhs_13"/></StgValue>
</operation>

<operation id="2007" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1725 %sext_ln1347_13 = sext i48 %lhs_13

]]></Node>
<StgValue><ssdm name="sext_ln1347_13"/></StgValue>
</operation>

<operation id="2008" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1726 %ret_V_75 = add i64 %sext_ln1347_13, i64 %r_V_354

]]></Node>
<StgValue><ssdm name="ret_V_75"/></StgValue>
</operation>

<operation id="2009" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1727 %p_Result_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_75, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_189"/></StgValue>
</operation>

<operation id="2010" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1728 %sum_V_46 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_75, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_46"/></StgValue>
</operation>

<operation id="2011" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1729 %p_Result_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_75, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_190"/></StgValue>
</operation>

<operation id="2012" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1730 %tmp_85 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_75, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="2013" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1731 %icmp_ln878_75 = icmp_ne  i16 %tmp_85, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_75"/></StgValue>
</operation>

<operation id="2014" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1732 %or_ln895_75 = or i1 %p_Result_190, i1 %icmp_ln878_75

]]></Node>
<StgValue><ssdm name="or_ln895_75"/></StgValue>
</operation>

<operation id="2015" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1733 %xor_ln895_75 = xor i1 %p_Result_189, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_75"/></StgValue>
</operation>

<operation id="2016" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1734 %overflow_76 = and i1 %or_ln895_75, i1 %xor_ln895_75

]]></Node>
<StgValue><ssdm name="overflow_76"/></StgValue>
</operation>

<operation id="2017" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1735 %xor_ln896_75 = xor i1 %p_Result_190, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_75"/></StgValue>
</operation>

<operation id="2018" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1736 %icmp_ln896_75 = icmp_ne  i16 %tmp_85, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_75"/></StgValue>
</operation>

<operation id="2019" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1737 %or_ln896_75 = or i1 %icmp_ln896_75, i1 %xor_ln896_75

]]></Node>
<StgValue><ssdm name="or_ln896_75"/></StgValue>
</operation>

<operation id="2020" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1738 %underflow_76 = and i1 %or_ln896_75, i1 %p_Result_189

]]></Node>
<StgValue><ssdm name="underflow_76"/></StgValue>
</operation>

<operation id="2021" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1739 %or_ln346_75 = or i1 %overflow_76, i1 %underflow_76

]]></Node>
<StgValue><ssdm name="or_ln346_75"/></StgValue>
</operation>

<operation id="2022" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1740 %sext_ln1271_15 = sext i32 %bottom_V_46

]]></Node>
<StgValue><ssdm name="sext_ln1271_15"/></StgValue>
</operation>

<operation id="2023" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1741 %r_V_355 = mul i64 %sext_ln1271_15, i64 %conv7_i_16_cast

]]></Node>
<StgValue><ssdm name="r_V_355"/></StgValue>
</operation>

<operation id="2024" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1742 %select_ln346_151 = select i1 %overflow_76, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_151"/></StgValue>
</operation>

<operation id="2025" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1743 %select_ln346_152 = select i1 %or_ln346_75, i32 %select_ln346_151, i32 %sum_V_46

]]></Node>
<StgValue><ssdm name="select_ln346_152"/></StgValue>
</operation>

<operation id="2026" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1744 %lhs_14 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_152, i16 0

]]></Node>
<StgValue><ssdm name="lhs_14"/></StgValue>
</operation>

<operation id="2027" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1745 %sext_ln1347_14 = sext i48 %lhs_14

]]></Node>
<StgValue><ssdm name="sext_ln1347_14"/></StgValue>
</operation>

<operation id="2028" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1746 %ret_V_76 = add i64 %sext_ln1347_14, i64 %r_V_355

]]></Node>
<StgValue><ssdm name="ret_V_76"/></StgValue>
</operation>

<operation id="2029" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1747 %p_Result_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_76, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_191"/></StgValue>
</operation>

<operation id="2030" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1748 %sum_V_47 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_76, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_47"/></StgValue>
</operation>

<operation id="2031" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1749 %p_Result_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_76, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_192"/></StgValue>
</operation>

<operation id="2032" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1750 %tmp_86 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_76, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="2033" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1751 %icmp_ln878_76 = icmp_ne  i16 %tmp_86, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_76"/></StgValue>
</operation>

<operation id="2034" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1752 %or_ln895_76 = or i1 %p_Result_192, i1 %icmp_ln878_76

]]></Node>
<StgValue><ssdm name="or_ln895_76"/></StgValue>
</operation>

<operation id="2035" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1753 %xor_ln895_76 = xor i1 %p_Result_191, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_76"/></StgValue>
</operation>

<operation id="2036" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1754 %overflow_77 = and i1 %or_ln895_76, i1 %xor_ln895_76

]]></Node>
<StgValue><ssdm name="overflow_77"/></StgValue>
</operation>

<operation id="2037" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1755 %xor_ln896_76 = xor i1 %p_Result_192, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_76"/></StgValue>
</operation>

<operation id="2038" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1756 %icmp_ln896_76 = icmp_ne  i16 %tmp_86, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_76"/></StgValue>
</operation>

<operation id="2039" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1757 %or_ln896_76 = or i1 %icmp_ln896_76, i1 %xor_ln896_76

]]></Node>
<StgValue><ssdm name="or_ln896_76"/></StgValue>
</operation>

<operation id="2040" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1758 %underflow_77 = and i1 %or_ln896_76, i1 %p_Result_191

]]></Node>
<StgValue><ssdm name="underflow_77"/></StgValue>
</operation>

<operation id="2041" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1759 %or_ln346_76 = or i1 %overflow_77, i1 %underflow_77

]]></Node>
<StgValue><ssdm name="or_ln346_76"/></StgValue>
</operation>

<operation id="2042" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1760 %sext_ln1271_16 = sext i32 %bottom_V_47

]]></Node>
<StgValue><ssdm name="sext_ln1271_16"/></StgValue>
</operation>

<operation id="2043" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1761 %r_V_356 = mul i64 %sext_ln1271_16, i64 %conv7_i_17_cast

]]></Node>
<StgValue><ssdm name="r_V_356"/></StgValue>
</operation>

<operation id="2044" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1762 %select_ln346_153 = select i1 %overflow_77, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_153"/></StgValue>
</operation>

<operation id="2045" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1763 %select_ln346_154 = select i1 %or_ln346_76, i32 %select_ln346_153, i32 %sum_V_47

]]></Node>
<StgValue><ssdm name="select_ln346_154"/></StgValue>
</operation>

<operation id="2046" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1764 %lhs_15 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_154, i16 0

]]></Node>
<StgValue><ssdm name="lhs_15"/></StgValue>
</operation>

<operation id="2047" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1765 %sext_ln1347_15 = sext i48 %lhs_15

]]></Node>
<StgValue><ssdm name="sext_ln1347_15"/></StgValue>
</operation>

<operation id="2048" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1766 %ret_V_77 = add i64 %sext_ln1347_15, i64 %r_V_356

]]></Node>
<StgValue><ssdm name="ret_V_77"/></StgValue>
</operation>

<operation id="2049" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1767 %p_Result_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_77, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_193"/></StgValue>
</operation>

<operation id="2050" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1768 %sum_V_48 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_77, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_48"/></StgValue>
</operation>

<operation id="2051" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1769 %p_Result_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_77, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_194"/></StgValue>
</operation>

<operation id="2052" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1770 %tmp_87 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_77, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="2053" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1771 %icmp_ln878_77 = icmp_ne  i16 %tmp_87, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_77"/></StgValue>
</operation>

<operation id="2054" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1772 %or_ln895_77 = or i1 %p_Result_194, i1 %icmp_ln878_77

]]></Node>
<StgValue><ssdm name="or_ln895_77"/></StgValue>
</operation>

<operation id="2055" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1773 %xor_ln895_77 = xor i1 %p_Result_193, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_77"/></StgValue>
</operation>

<operation id="2056" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1774 %overflow_78 = and i1 %or_ln895_77, i1 %xor_ln895_77

]]></Node>
<StgValue><ssdm name="overflow_78"/></StgValue>
</operation>

<operation id="2057" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1775 %xor_ln896_77 = xor i1 %p_Result_194, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_77"/></StgValue>
</operation>

<operation id="2058" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1776 %icmp_ln896_77 = icmp_ne  i16 %tmp_87, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_77"/></StgValue>
</operation>

<operation id="2059" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1777 %or_ln896_77 = or i1 %icmp_ln896_77, i1 %xor_ln896_77

]]></Node>
<StgValue><ssdm name="or_ln896_77"/></StgValue>
</operation>

<operation id="2060" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1778 %underflow_78 = and i1 %or_ln896_77, i1 %p_Result_193

]]></Node>
<StgValue><ssdm name="underflow_78"/></StgValue>
</operation>

<operation id="2061" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1779 %or_ln346_77 = or i1 %overflow_78, i1 %underflow_78

]]></Node>
<StgValue><ssdm name="or_ln346_77"/></StgValue>
</operation>

<operation id="2062" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1780 %sext_ln1271_17 = sext i32 %bottom_V_48

]]></Node>
<StgValue><ssdm name="sext_ln1271_17"/></StgValue>
</operation>

<operation id="2063" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1781 %r_V_357 = mul i64 %sext_ln1271_17, i64 %conv7_i_18_cast

]]></Node>
<StgValue><ssdm name="r_V_357"/></StgValue>
</operation>

<operation id="2064" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1782 %select_ln346_155 = select i1 %overflow_78, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_155"/></StgValue>
</operation>

<operation id="2065" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1783 %select_ln346_156 = select i1 %or_ln346_77, i32 %select_ln346_155, i32 %sum_V_48

]]></Node>
<StgValue><ssdm name="select_ln346_156"/></StgValue>
</operation>

<operation id="2066" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1784 %lhs_16 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_156, i16 0

]]></Node>
<StgValue><ssdm name="lhs_16"/></StgValue>
</operation>

<operation id="2067" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1785 %sext_ln1347_16 = sext i48 %lhs_16

]]></Node>
<StgValue><ssdm name="sext_ln1347_16"/></StgValue>
</operation>

<operation id="2068" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1786 %ret_V_78 = add i64 %sext_ln1347_16, i64 %r_V_357

]]></Node>
<StgValue><ssdm name="ret_V_78"/></StgValue>
</operation>

<operation id="2069" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1787 %p_Result_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_78, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_195"/></StgValue>
</operation>

<operation id="2070" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1788 %sum_V_49 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_78, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_49"/></StgValue>
</operation>

<operation id="2071" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1789 %p_Result_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_78, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_196"/></StgValue>
</operation>

<operation id="2072" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1790 %tmp_88 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_78, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="2073" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1791 %icmp_ln878_78 = icmp_ne  i16 %tmp_88, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_78"/></StgValue>
</operation>

<operation id="2074" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1792 %or_ln895_78 = or i1 %p_Result_196, i1 %icmp_ln878_78

]]></Node>
<StgValue><ssdm name="or_ln895_78"/></StgValue>
</operation>

<operation id="2075" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1793 %xor_ln895_78 = xor i1 %p_Result_195, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_78"/></StgValue>
</operation>

<operation id="2076" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1794 %overflow_79 = and i1 %or_ln895_78, i1 %xor_ln895_78

]]></Node>
<StgValue><ssdm name="overflow_79"/></StgValue>
</operation>

<operation id="2077" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1795 %xor_ln896_78 = xor i1 %p_Result_196, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_78"/></StgValue>
</operation>

<operation id="2078" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1796 %icmp_ln896_78 = icmp_ne  i16 %tmp_88, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_78"/></StgValue>
</operation>

<operation id="2079" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1797 %or_ln896_78 = or i1 %icmp_ln896_78, i1 %xor_ln896_78

]]></Node>
<StgValue><ssdm name="or_ln896_78"/></StgValue>
</operation>

<operation id="2080" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1798 %underflow_79 = and i1 %or_ln896_78, i1 %p_Result_195

]]></Node>
<StgValue><ssdm name="underflow_79"/></StgValue>
</operation>

<operation id="2081" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1799 %or_ln346_78 = or i1 %overflow_79, i1 %underflow_79

]]></Node>
<StgValue><ssdm name="or_ln346_78"/></StgValue>
</operation>

<operation id="2082" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1800 %sext_ln1271_18 = sext i32 %bottom_V_49

]]></Node>
<StgValue><ssdm name="sext_ln1271_18"/></StgValue>
</operation>

<operation id="2083" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1801 %r_V_358 = mul i64 %sext_ln1271_18, i64 %conv7_i_19_cast

]]></Node>
<StgValue><ssdm name="r_V_358"/></StgValue>
</operation>

<operation id="2084" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1802 %select_ln346_157 = select i1 %overflow_79, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_157"/></StgValue>
</operation>

<operation id="2085" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1803 %select_ln346_158 = select i1 %or_ln346_78, i32 %select_ln346_157, i32 %sum_V_49

]]></Node>
<StgValue><ssdm name="select_ln346_158"/></StgValue>
</operation>

<operation id="2086" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1804 %lhs_17 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_158, i16 0

]]></Node>
<StgValue><ssdm name="lhs_17"/></StgValue>
</operation>

<operation id="2087" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1805 %sext_ln1347_17 = sext i48 %lhs_17

]]></Node>
<StgValue><ssdm name="sext_ln1347_17"/></StgValue>
</operation>

<operation id="2088" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1806 %ret_V_79 = add i64 %sext_ln1347_17, i64 %r_V_358

]]></Node>
<StgValue><ssdm name="ret_V_79"/></StgValue>
</operation>

<operation id="2089" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1807 %p_Result_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_79, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_197"/></StgValue>
</operation>

<operation id="2090" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1808 %sum_V_50 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_79, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_50"/></StgValue>
</operation>

<operation id="2091" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1809 %p_Result_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_79, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_198"/></StgValue>
</operation>

<operation id="2092" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1810 %tmp_89 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_79, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="2093" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1811 %icmp_ln878_79 = icmp_ne  i16 %tmp_89, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_79"/></StgValue>
</operation>

<operation id="2094" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1812 %or_ln895_79 = or i1 %p_Result_198, i1 %icmp_ln878_79

]]></Node>
<StgValue><ssdm name="or_ln895_79"/></StgValue>
</operation>

<operation id="2095" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1813 %xor_ln895_79 = xor i1 %p_Result_197, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_79"/></StgValue>
</operation>

<operation id="2096" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1814 %overflow_80 = and i1 %or_ln895_79, i1 %xor_ln895_79

]]></Node>
<StgValue><ssdm name="overflow_80"/></StgValue>
</operation>

<operation id="2097" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1815 %xor_ln896_79 = xor i1 %p_Result_198, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_79"/></StgValue>
</operation>

<operation id="2098" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1816 %icmp_ln896_79 = icmp_ne  i16 %tmp_89, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_79"/></StgValue>
</operation>

<operation id="2099" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1817 %or_ln896_79 = or i1 %icmp_ln896_79, i1 %xor_ln896_79

]]></Node>
<StgValue><ssdm name="or_ln896_79"/></StgValue>
</operation>

<operation id="2100" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1818 %underflow_80 = and i1 %or_ln896_79, i1 %p_Result_197

]]></Node>
<StgValue><ssdm name="underflow_80"/></StgValue>
</operation>

<operation id="2101" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1819 %or_ln346_79 = or i1 %overflow_80, i1 %underflow_80

]]></Node>
<StgValue><ssdm name="or_ln346_79"/></StgValue>
</operation>

<operation id="2102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1820 %sext_ln1271_19 = sext i32 %bottom_V_50

]]></Node>
<StgValue><ssdm name="sext_ln1271_19"/></StgValue>
</operation>

<operation id="2103" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1821 %r_V_359 = mul i64 %sext_ln1271_19, i64 %conv7_i_20_cast

]]></Node>
<StgValue><ssdm name="r_V_359"/></StgValue>
</operation>

<operation id="2104" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1822 %select_ln346_159 = select i1 %overflow_80, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_159"/></StgValue>
</operation>

<operation id="2105" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1823 %select_ln346_160 = select i1 %or_ln346_79, i32 %select_ln346_159, i32 %sum_V_50

]]></Node>
<StgValue><ssdm name="select_ln346_160"/></StgValue>
</operation>

<operation id="2106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1824 %lhs_18 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_160, i16 0

]]></Node>
<StgValue><ssdm name="lhs_18"/></StgValue>
</operation>

<operation id="2107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1825 %sext_ln1347_18 = sext i48 %lhs_18

]]></Node>
<StgValue><ssdm name="sext_ln1347_18"/></StgValue>
</operation>

<operation id="2108" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1826 %ret_V_80 = add i64 %sext_ln1347_18, i64 %r_V_359

]]></Node>
<StgValue><ssdm name="ret_V_80"/></StgValue>
</operation>

<operation id="2109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1827 %p_Result_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_80, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_199"/></StgValue>
</operation>

<operation id="2110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1828 %sum_V_51 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_80, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_51"/></StgValue>
</operation>

<operation id="2111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1829 %p_Result_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_80, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_200"/></StgValue>
</operation>

<operation id="2112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1830 %tmp_90 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_80, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="2113" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1831 %icmp_ln878_80 = icmp_ne  i16 %tmp_90, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_80"/></StgValue>
</operation>

<operation id="2114" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1832 %or_ln895_80 = or i1 %p_Result_200, i1 %icmp_ln878_80

]]></Node>
<StgValue><ssdm name="or_ln895_80"/></StgValue>
</operation>

<operation id="2115" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1833 %xor_ln895_80 = xor i1 %p_Result_199, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_80"/></StgValue>
</operation>

<operation id="2116" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1834 %overflow_81 = and i1 %or_ln895_80, i1 %xor_ln895_80

]]></Node>
<StgValue><ssdm name="overflow_81"/></StgValue>
</operation>

<operation id="2117" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1835 %xor_ln896_80 = xor i1 %p_Result_200, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_80"/></StgValue>
</operation>

<operation id="2118" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1836 %icmp_ln896_80 = icmp_ne  i16 %tmp_90, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_80"/></StgValue>
</operation>

<operation id="2119" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1837 %or_ln896_80 = or i1 %icmp_ln896_80, i1 %xor_ln896_80

]]></Node>
<StgValue><ssdm name="or_ln896_80"/></StgValue>
</operation>

<operation id="2120" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1838 %underflow_81 = and i1 %or_ln896_80, i1 %p_Result_199

]]></Node>
<StgValue><ssdm name="underflow_81"/></StgValue>
</operation>

<operation id="2121" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1839 %or_ln346_80 = or i1 %overflow_81, i1 %underflow_81

]]></Node>
<StgValue><ssdm name="or_ln346_80"/></StgValue>
</operation>

<operation id="2122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1840 %sext_ln1271_20 = sext i32 %bottom_V_51

]]></Node>
<StgValue><ssdm name="sext_ln1271_20"/></StgValue>
</operation>

<operation id="2123" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1841 %r_V_360 = mul i64 %sext_ln1271_20, i64 %conv7_i_21_cast

]]></Node>
<StgValue><ssdm name="r_V_360"/></StgValue>
</operation>

<operation id="2124" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1842 %select_ln346_161 = select i1 %overflow_81, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_161"/></StgValue>
</operation>

<operation id="2125" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1843 %select_ln346_162 = select i1 %or_ln346_80, i32 %select_ln346_161, i32 %sum_V_51

]]></Node>
<StgValue><ssdm name="select_ln346_162"/></StgValue>
</operation>

<operation id="2126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1844 %lhs_19 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_162, i16 0

]]></Node>
<StgValue><ssdm name="lhs_19"/></StgValue>
</operation>

<operation id="2127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1845 %sext_ln1347_19 = sext i48 %lhs_19

]]></Node>
<StgValue><ssdm name="sext_ln1347_19"/></StgValue>
</operation>

<operation id="2128" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1846 %ret_V_81 = add i64 %sext_ln1347_19, i64 %r_V_360

]]></Node>
<StgValue><ssdm name="ret_V_81"/></StgValue>
</operation>

<operation id="2129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1847 %p_Result_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_81, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_201"/></StgValue>
</operation>

<operation id="2130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1848 %sum_V_52 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_81, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_52"/></StgValue>
</operation>

<operation id="2131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1849 %p_Result_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_81, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_202"/></StgValue>
</operation>

<operation id="2132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1850 %tmp_91 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_81, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="2133" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1851 %icmp_ln878_81 = icmp_ne  i16 %tmp_91, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_81"/></StgValue>
</operation>

<operation id="2134" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1852 %or_ln895_81 = or i1 %p_Result_202, i1 %icmp_ln878_81

]]></Node>
<StgValue><ssdm name="or_ln895_81"/></StgValue>
</operation>

<operation id="2135" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1853 %xor_ln895_81 = xor i1 %p_Result_201, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_81"/></StgValue>
</operation>

<operation id="2136" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1854 %overflow_82 = and i1 %or_ln895_81, i1 %xor_ln895_81

]]></Node>
<StgValue><ssdm name="overflow_82"/></StgValue>
</operation>

<operation id="2137" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1855 %xor_ln896_81 = xor i1 %p_Result_202, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_81"/></StgValue>
</operation>

<operation id="2138" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1856 %icmp_ln896_81 = icmp_ne  i16 %tmp_91, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_81"/></StgValue>
</operation>

<operation id="2139" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1857 %or_ln896_81 = or i1 %icmp_ln896_81, i1 %xor_ln896_81

]]></Node>
<StgValue><ssdm name="or_ln896_81"/></StgValue>
</operation>

<operation id="2140" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1858 %underflow_82 = and i1 %or_ln896_81, i1 %p_Result_201

]]></Node>
<StgValue><ssdm name="underflow_82"/></StgValue>
</operation>

<operation id="2141" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1859 %or_ln346_81 = or i1 %overflow_82, i1 %underflow_82

]]></Node>
<StgValue><ssdm name="or_ln346_81"/></StgValue>
</operation>

<operation id="2142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1860 %sext_ln1271_21 = sext i32 %bottom_V_52

]]></Node>
<StgValue><ssdm name="sext_ln1271_21"/></StgValue>
</operation>

<operation id="2143" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1861 %r_V_361 = mul i64 %sext_ln1271_21, i64 %conv7_i_22_cast

]]></Node>
<StgValue><ssdm name="r_V_361"/></StgValue>
</operation>

<operation id="2144" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1862 %select_ln346_163 = select i1 %overflow_82, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_163"/></StgValue>
</operation>

<operation id="2145" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1863 %select_ln346_164 = select i1 %or_ln346_81, i32 %select_ln346_163, i32 %sum_V_52

]]></Node>
<StgValue><ssdm name="select_ln346_164"/></StgValue>
</operation>

<operation id="2146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1864 %lhs_20 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_164, i16 0

]]></Node>
<StgValue><ssdm name="lhs_20"/></StgValue>
</operation>

<operation id="2147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1865 %sext_ln1347_20 = sext i48 %lhs_20

]]></Node>
<StgValue><ssdm name="sext_ln1347_20"/></StgValue>
</operation>

<operation id="2148" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1866 %ret_V_82 = add i64 %sext_ln1347_20, i64 %r_V_361

]]></Node>
<StgValue><ssdm name="ret_V_82"/></StgValue>
</operation>

<operation id="2149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1867 %p_Result_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_82, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_203"/></StgValue>
</operation>

<operation id="2150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1868 %sum_V_53 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_82, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_53"/></StgValue>
</operation>

<operation id="2151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1869 %p_Result_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_82, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_204"/></StgValue>
</operation>

<operation id="2152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1870 %tmp_92 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_82, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="2153" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1871 %icmp_ln878_82 = icmp_ne  i16 %tmp_92, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_82"/></StgValue>
</operation>

<operation id="2154" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1872 %or_ln895_82 = or i1 %p_Result_204, i1 %icmp_ln878_82

]]></Node>
<StgValue><ssdm name="or_ln895_82"/></StgValue>
</operation>

<operation id="2155" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1873 %xor_ln895_82 = xor i1 %p_Result_203, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_82"/></StgValue>
</operation>

<operation id="2156" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1874 %overflow_83 = and i1 %or_ln895_82, i1 %xor_ln895_82

]]></Node>
<StgValue><ssdm name="overflow_83"/></StgValue>
</operation>

<operation id="2157" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1875 %xor_ln896_82 = xor i1 %p_Result_204, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_82"/></StgValue>
</operation>

<operation id="2158" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1876 %icmp_ln896_82 = icmp_ne  i16 %tmp_92, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_82"/></StgValue>
</operation>

<operation id="2159" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1877 %or_ln896_82 = or i1 %icmp_ln896_82, i1 %xor_ln896_82

]]></Node>
<StgValue><ssdm name="or_ln896_82"/></StgValue>
</operation>

<operation id="2160" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1878 %underflow_83 = and i1 %or_ln896_82, i1 %p_Result_203

]]></Node>
<StgValue><ssdm name="underflow_83"/></StgValue>
</operation>

<operation id="2161" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1879 %or_ln346_82 = or i1 %overflow_83, i1 %underflow_83

]]></Node>
<StgValue><ssdm name="or_ln346_82"/></StgValue>
</operation>

<operation id="2162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1880 %sext_ln1271_22 = sext i32 %bottom_V_53

]]></Node>
<StgValue><ssdm name="sext_ln1271_22"/></StgValue>
</operation>

<operation id="2163" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1881 %r_V_362 = mul i64 %sext_ln1271_22, i64 %conv7_i_23_cast

]]></Node>
<StgValue><ssdm name="r_V_362"/></StgValue>
</operation>

<operation id="2164" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1882 %select_ln346_165 = select i1 %overflow_83, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_165"/></StgValue>
</operation>

<operation id="2165" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1883 %select_ln346_166 = select i1 %or_ln346_82, i32 %select_ln346_165, i32 %sum_V_53

]]></Node>
<StgValue><ssdm name="select_ln346_166"/></StgValue>
</operation>

<operation id="2166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1884 %lhs_21 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_166, i16 0

]]></Node>
<StgValue><ssdm name="lhs_21"/></StgValue>
</operation>

<operation id="2167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1885 %sext_ln1347_21 = sext i48 %lhs_21

]]></Node>
<StgValue><ssdm name="sext_ln1347_21"/></StgValue>
</operation>

<operation id="2168" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1886 %ret_V_83 = add i64 %sext_ln1347_21, i64 %r_V_362

]]></Node>
<StgValue><ssdm name="ret_V_83"/></StgValue>
</operation>

<operation id="2169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1887 %p_Result_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_83, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_205"/></StgValue>
</operation>

<operation id="2170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1888 %sum_V_54 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_83, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_54"/></StgValue>
</operation>

<operation id="2171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1889 %p_Result_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_83, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_206"/></StgValue>
</operation>

<operation id="2172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1890 %tmp_93 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_83, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="2173" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1891 %icmp_ln878_83 = icmp_ne  i16 %tmp_93, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_83"/></StgValue>
</operation>

<operation id="2174" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1892 %or_ln895_83 = or i1 %p_Result_206, i1 %icmp_ln878_83

]]></Node>
<StgValue><ssdm name="or_ln895_83"/></StgValue>
</operation>

<operation id="2175" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1893 %xor_ln895_83 = xor i1 %p_Result_205, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_83"/></StgValue>
</operation>

<operation id="2176" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1894 %overflow_84 = and i1 %or_ln895_83, i1 %xor_ln895_83

]]></Node>
<StgValue><ssdm name="overflow_84"/></StgValue>
</operation>

<operation id="2177" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1895 %xor_ln896_83 = xor i1 %p_Result_206, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_83"/></StgValue>
</operation>

<operation id="2178" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1896 %icmp_ln896_83 = icmp_ne  i16 %tmp_93, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_83"/></StgValue>
</operation>

<operation id="2179" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1897 %or_ln896_83 = or i1 %icmp_ln896_83, i1 %xor_ln896_83

]]></Node>
<StgValue><ssdm name="or_ln896_83"/></StgValue>
</operation>

<operation id="2180" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1898 %underflow_84 = and i1 %or_ln896_83, i1 %p_Result_205

]]></Node>
<StgValue><ssdm name="underflow_84"/></StgValue>
</operation>

<operation id="2181" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1899 %or_ln346_83 = or i1 %overflow_84, i1 %underflow_84

]]></Node>
<StgValue><ssdm name="or_ln346_83"/></StgValue>
</operation>

<operation id="2182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1900 %sext_ln1271_23 = sext i32 %bottom_V_54

]]></Node>
<StgValue><ssdm name="sext_ln1271_23"/></StgValue>
</operation>

<operation id="2183" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1901 %r_V_363 = mul i64 %sext_ln1271_23, i64 %conv7_i_24_cast

]]></Node>
<StgValue><ssdm name="r_V_363"/></StgValue>
</operation>

<operation id="2184" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1902 %select_ln346_167 = select i1 %overflow_84, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_167"/></StgValue>
</operation>

<operation id="2185" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1903 %select_ln346_168 = select i1 %or_ln346_83, i32 %select_ln346_167, i32 %sum_V_54

]]></Node>
<StgValue><ssdm name="select_ln346_168"/></StgValue>
</operation>

<operation id="2186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1904 %lhs_22 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_168, i16 0

]]></Node>
<StgValue><ssdm name="lhs_22"/></StgValue>
</operation>

<operation id="2187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1905 %sext_ln1347_22 = sext i48 %lhs_22

]]></Node>
<StgValue><ssdm name="sext_ln1347_22"/></StgValue>
</operation>

<operation id="2188" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1906 %ret_V_84 = add i64 %sext_ln1347_22, i64 %r_V_363

]]></Node>
<StgValue><ssdm name="ret_V_84"/></StgValue>
</operation>

<operation id="2189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1907 %p_Result_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_84, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_207"/></StgValue>
</operation>

<operation id="2190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1908 %sum_V_55 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_84, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_55"/></StgValue>
</operation>

<operation id="2191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1909 %p_Result_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_84, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_208"/></StgValue>
</operation>

<operation id="2192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1910 %tmp_94 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_84, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="2193" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1911 %icmp_ln878_84 = icmp_ne  i16 %tmp_94, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_84"/></StgValue>
</operation>

<operation id="2194" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1912 %or_ln895_84 = or i1 %p_Result_208, i1 %icmp_ln878_84

]]></Node>
<StgValue><ssdm name="or_ln895_84"/></StgValue>
</operation>

<operation id="2195" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1913 %xor_ln895_84 = xor i1 %p_Result_207, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_84"/></StgValue>
</operation>

<operation id="2196" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1914 %overflow_85 = and i1 %or_ln895_84, i1 %xor_ln895_84

]]></Node>
<StgValue><ssdm name="overflow_85"/></StgValue>
</operation>

<operation id="2197" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1915 %xor_ln896_84 = xor i1 %p_Result_208, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_84"/></StgValue>
</operation>

<operation id="2198" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1916 %icmp_ln896_84 = icmp_ne  i16 %tmp_94, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_84"/></StgValue>
</operation>

<operation id="2199" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1917 %or_ln896_84 = or i1 %icmp_ln896_84, i1 %xor_ln896_84

]]></Node>
<StgValue><ssdm name="or_ln896_84"/></StgValue>
</operation>

<operation id="2200" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1918 %underflow_85 = and i1 %or_ln896_84, i1 %p_Result_207

]]></Node>
<StgValue><ssdm name="underflow_85"/></StgValue>
</operation>

<operation id="2201" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1919 %or_ln346_84 = or i1 %overflow_85, i1 %underflow_85

]]></Node>
<StgValue><ssdm name="or_ln346_84"/></StgValue>
</operation>

<operation id="2202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1920 %sext_ln1271_24 = sext i32 %bottom_V_55

]]></Node>
<StgValue><ssdm name="sext_ln1271_24"/></StgValue>
</operation>

<operation id="2203" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1921 %r_V_364 = mul i64 %sext_ln1271_24, i64 %conv7_i_25_cast

]]></Node>
<StgValue><ssdm name="r_V_364"/></StgValue>
</operation>

<operation id="2204" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1922 %select_ln346_169 = select i1 %overflow_85, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_169"/></StgValue>
</operation>

<operation id="2205" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1923 %select_ln346_170 = select i1 %or_ln346_84, i32 %select_ln346_169, i32 %sum_V_55

]]></Node>
<StgValue><ssdm name="select_ln346_170"/></StgValue>
</operation>

<operation id="2206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1924 %lhs_23 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_170, i16 0

]]></Node>
<StgValue><ssdm name="lhs_23"/></StgValue>
</operation>

<operation id="2207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1925 %sext_ln1347_23 = sext i48 %lhs_23

]]></Node>
<StgValue><ssdm name="sext_ln1347_23"/></StgValue>
</operation>

<operation id="2208" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1926 %ret_V_85 = add i64 %sext_ln1347_23, i64 %r_V_364

]]></Node>
<StgValue><ssdm name="ret_V_85"/></StgValue>
</operation>

<operation id="2209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1927 %p_Result_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_85, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_209"/></StgValue>
</operation>

<operation id="2210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1928 %sum_V_56 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_85, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_56"/></StgValue>
</operation>

<operation id="2211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1929 %p_Result_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_85, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_210"/></StgValue>
</operation>

<operation id="2212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1930 %tmp_95 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_85, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="2213" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1931 %icmp_ln878_85 = icmp_ne  i16 %tmp_95, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_85"/></StgValue>
</operation>

<operation id="2214" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1932 %or_ln895_85 = or i1 %p_Result_210, i1 %icmp_ln878_85

]]></Node>
<StgValue><ssdm name="or_ln895_85"/></StgValue>
</operation>

<operation id="2215" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1933 %xor_ln895_85 = xor i1 %p_Result_209, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_85"/></StgValue>
</operation>

<operation id="2216" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1934 %overflow_86 = and i1 %or_ln895_85, i1 %xor_ln895_85

]]></Node>
<StgValue><ssdm name="overflow_86"/></StgValue>
</operation>

<operation id="2217" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1935 %xor_ln896_85 = xor i1 %p_Result_210, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_85"/></StgValue>
</operation>

<operation id="2218" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1936 %icmp_ln896_85 = icmp_ne  i16 %tmp_95, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_85"/></StgValue>
</operation>

<operation id="2219" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1937 %or_ln896_85 = or i1 %icmp_ln896_85, i1 %xor_ln896_85

]]></Node>
<StgValue><ssdm name="or_ln896_85"/></StgValue>
</operation>

<operation id="2220" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1938 %underflow_86 = and i1 %or_ln896_85, i1 %p_Result_209

]]></Node>
<StgValue><ssdm name="underflow_86"/></StgValue>
</operation>

<operation id="2221" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1939 %or_ln346_85 = or i1 %overflow_86, i1 %underflow_86

]]></Node>
<StgValue><ssdm name="or_ln346_85"/></StgValue>
</operation>

<operation id="2222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1940 %sext_ln1271_25 = sext i32 %bottom_V_56

]]></Node>
<StgValue><ssdm name="sext_ln1271_25"/></StgValue>
</operation>

<operation id="2223" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1941 %r_V_365 = mul i64 %sext_ln1271_25, i64 %conv7_i_26_cast

]]></Node>
<StgValue><ssdm name="r_V_365"/></StgValue>
</operation>

<operation id="2224" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1942 %select_ln346_171 = select i1 %overflow_86, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_171"/></StgValue>
</operation>

<operation id="2225" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1943 %select_ln346_172 = select i1 %or_ln346_85, i32 %select_ln346_171, i32 %sum_V_56

]]></Node>
<StgValue><ssdm name="select_ln346_172"/></StgValue>
</operation>

<operation id="2226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1944 %lhs_24 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_172, i16 0

]]></Node>
<StgValue><ssdm name="lhs_24"/></StgValue>
</operation>

<operation id="2227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1945 %sext_ln1347_24 = sext i48 %lhs_24

]]></Node>
<StgValue><ssdm name="sext_ln1347_24"/></StgValue>
</operation>

<operation id="2228" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1946 %ret_V_86 = add i64 %sext_ln1347_24, i64 %r_V_365

]]></Node>
<StgValue><ssdm name="ret_V_86"/></StgValue>
</operation>

<operation id="2229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1947 %p_Result_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_86, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_211"/></StgValue>
</operation>

<operation id="2230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1948 %sum_V_57 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_86, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_57"/></StgValue>
</operation>

<operation id="2231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1949 %p_Result_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_86, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_212"/></StgValue>
</operation>

<operation id="2232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1950 %tmp_96 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_86, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="2233" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1951 %icmp_ln878_86 = icmp_ne  i16 %tmp_96, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_86"/></StgValue>
</operation>

<operation id="2234" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1952 %or_ln895_86 = or i1 %p_Result_212, i1 %icmp_ln878_86

]]></Node>
<StgValue><ssdm name="or_ln895_86"/></StgValue>
</operation>

<operation id="2235" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1953 %xor_ln895_86 = xor i1 %p_Result_211, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_86"/></StgValue>
</operation>

<operation id="2236" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1954 %overflow_87 = and i1 %or_ln895_86, i1 %xor_ln895_86

]]></Node>
<StgValue><ssdm name="overflow_87"/></StgValue>
</operation>

<operation id="2237" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1955 %xor_ln896_86 = xor i1 %p_Result_212, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_86"/></StgValue>
</operation>

<operation id="2238" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1956 %icmp_ln896_86 = icmp_ne  i16 %tmp_96, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_86"/></StgValue>
</operation>

<operation id="2239" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1957 %or_ln896_86 = or i1 %icmp_ln896_86, i1 %xor_ln896_86

]]></Node>
<StgValue><ssdm name="or_ln896_86"/></StgValue>
</operation>

<operation id="2240" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1958 %underflow_87 = and i1 %or_ln896_86, i1 %p_Result_211

]]></Node>
<StgValue><ssdm name="underflow_87"/></StgValue>
</operation>

<operation id="2241" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1959 %or_ln346_86 = or i1 %overflow_87, i1 %underflow_87

]]></Node>
<StgValue><ssdm name="or_ln346_86"/></StgValue>
</operation>

<operation id="2242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1960 %sext_ln1271_26 = sext i32 %bottom_V_57

]]></Node>
<StgValue><ssdm name="sext_ln1271_26"/></StgValue>
</operation>

<operation id="2243" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1961 %r_V_366 = mul i64 %sext_ln1271_26, i64 %conv7_i_27_cast

]]></Node>
<StgValue><ssdm name="r_V_366"/></StgValue>
</operation>

<operation id="2244" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1962 %select_ln346_173 = select i1 %overflow_87, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_173"/></StgValue>
</operation>

<operation id="2245" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1963 %select_ln346_174 = select i1 %or_ln346_86, i32 %select_ln346_173, i32 %sum_V_57

]]></Node>
<StgValue><ssdm name="select_ln346_174"/></StgValue>
</operation>

<operation id="2246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1964 %lhs_25 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_174, i16 0

]]></Node>
<StgValue><ssdm name="lhs_25"/></StgValue>
</operation>

<operation id="2247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1965 %sext_ln1347_25 = sext i48 %lhs_25

]]></Node>
<StgValue><ssdm name="sext_ln1347_25"/></StgValue>
</operation>

<operation id="2248" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1966 %ret_V_87 = add i64 %sext_ln1347_25, i64 %r_V_366

]]></Node>
<StgValue><ssdm name="ret_V_87"/></StgValue>
</operation>

<operation id="2249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1967 %p_Result_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_87, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_213"/></StgValue>
</operation>

<operation id="2250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1968 %sum_V_58 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_87, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_58"/></StgValue>
</operation>

<operation id="2251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1969 %p_Result_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_87, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_214"/></StgValue>
</operation>

<operation id="2252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1970 %tmp_97 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_87, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="2253" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1971 %icmp_ln878_87 = icmp_ne  i16 %tmp_97, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_87"/></StgValue>
</operation>

<operation id="2254" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1972 %or_ln895_87 = or i1 %p_Result_214, i1 %icmp_ln878_87

]]></Node>
<StgValue><ssdm name="or_ln895_87"/></StgValue>
</operation>

<operation id="2255" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1973 %xor_ln895_87 = xor i1 %p_Result_213, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_87"/></StgValue>
</operation>

<operation id="2256" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1974 %overflow_88 = and i1 %or_ln895_87, i1 %xor_ln895_87

]]></Node>
<StgValue><ssdm name="overflow_88"/></StgValue>
</operation>

<operation id="2257" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1975 %xor_ln896_87 = xor i1 %p_Result_214, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_87"/></StgValue>
</operation>

<operation id="2258" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1976 %icmp_ln896_87 = icmp_ne  i16 %tmp_97, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_87"/></StgValue>
</operation>

<operation id="2259" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1977 %or_ln896_87 = or i1 %icmp_ln896_87, i1 %xor_ln896_87

]]></Node>
<StgValue><ssdm name="or_ln896_87"/></StgValue>
</operation>

<operation id="2260" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1978 %underflow_88 = and i1 %or_ln896_87, i1 %p_Result_213

]]></Node>
<StgValue><ssdm name="underflow_88"/></StgValue>
</operation>

<operation id="2261" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1979 %or_ln346_87 = or i1 %overflow_88, i1 %underflow_88

]]></Node>
<StgValue><ssdm name="or_ln346_87"/></StgValue>
</operation>

<operation id="2262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:1980 %sext_ln1271_27 = sext i32 %bottom_V_58

]]></Node>
<StgValue><ssdm name="sext_ln1271_27"/></StgValue>
</operation>

<operation id="2263" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1981 %r_V_367 = mul i64 %sext_ln1271_27, i64 %conv7_i_28_cast

]]></Node>
<StgValue><ssdm name="r_V_367"/></StgValue>
</operation>

<operation id="2264" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1982 %select_ln346_175 = select i1 %overflow_88, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_175"/></StgValue>
</operation>

<operation id="2265" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1983 %select_ln346_176 = select i1 %or_ln346_87, i32 %select_ln346_175, i32 %sum_V_58

]]></Node>
<StgValue><ssdm name="select_ln346_176"/></StgValue>
</operation>

<operation id="2266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:1984 %lhs_26 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_176, i16 0

]]></Node>
<StgValue><ssdm name="lhs_26"/></StgValue>
</operation>

<operation id="2267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:1985 %sext_ln1347_26 = sext i48 %lhs_26

]]></Node>
<StgValue><ssdm name="sext_ln1347_26"/></StgValue>
</operation>

<operation id="2268" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:1986 %ret_V_88 = add i64 %sext_ln1347_26, i64 %r_V_367

]]></Node>
<StgValue><ssdm name="ret_V_88"/></StgValue>
</operation>

<operation id="2269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1987 %p_Result_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_88, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_215"/></StgValue>
</operation>

<operation id="2270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1988 %sum_V_59 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_88, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_59"/></StgValue>
</operation>

<operation id="2271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:1989 %p_Result_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_88, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_216"/></StgValue>
</operation>

<operation id="2272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:1990 %tmp_98 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_88, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="2273" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1991 %icmp_ln878_88 = icmp_ne  i16 %tmp_98, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_88"/></StgValue>
</operation>

<operation id="2274" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1992 %or_ln895_88 = or i1 %p_Result_216, i1 %icmp_ln878_88

]]></Node>
<StgValue><ssdm name="or_ln895_88"/></StgValue>
</operation>

<operation id="2275" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1993 %xor_ln895_88 = xor i1 %p_Result_215, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_88"/></StgValue>
</operation>

<operation id="2276" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1994 %overflow_89 = and i1 %or_ln895_88, i1 %xor_ln895_88

]]></Node>
<StgValue><ssdm name="overflow_89"/></StgValue>
</operation>

<operation id="2277" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1995 %xor_ln896_88 = xor i1 %p_Result_216, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_88"/></StgValue>
</operation>

<operation id="2278" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:1996 %icmp_ln896_88 = icmp_ne  i16 %tmp_98, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_88"/></StgValue>
</operation>

<operation id="2279" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1997 %or_ln896_88 = or i1 %icmp_ln896_88, i1 %xor_ln896_88

]]></Node>
<StgValue><ssdm name="or_ln896_88"/></StgValue>
</operation>

<operation id="2280" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1998 %underflow_89 = and i1 %or_ln896_88, i1 %p_Result_215

]]></Node>
<StgValue><ssdm name="underflow_89"/></StgValue>
</operation>

<operation id="2281" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:1999 %or_ln346_88 = or i1 %overflow_89, i1 %underflow_89

]]></Node>
<StgValue><ssdm name="or_ln346_88"/></StgValue>
</operation>

<operation id="2282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:2000 %sext_ln1271_28 = sext i32 %bottom_V_59

]]></Node>
<StgValue><ssdm name="sext_ln1271_28"/></StgValue>
</operation>

<operation id="2283" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:2001 %r_V_368 = mul i64 %sext_ln1271_28, i64 %conv7_i_29_cast

]]></Node>
<StgValue><ssdm name="r_V_368"/></StgValue>
</operation>

<operation id="2284" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:2002 %select_ln346_177 = select i1 %overflow_89, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_177"/></StgValue>
</operation>

<operation id="2285" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:2003 %select_ln346_178 = select i1 %or_ln346_88, i32 %select_ln346_177, i32 %sum_V_59

]]></Node>
<StgValue><ssdm name="select_ln346_178"/></StgValue>
</operation>

<operation id="2286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:2004 %lhs_27 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_178, i16 0

]]></Node>
<StgValue><ssdm name="lhs_27"/></StgValue>
</operation>

<operation id="2287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:2005 %sext_ln1347_27 = sext i48 %lhs_27

]]></Node>
<StgValue><ssdm name="sext_ln1347_27"/></StgValue>
</operation>

<operation id="2288" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:2006 %ret_V_89 = add i64 %sext_ln1347_27, i64 %r_V_368

]]></Node>
<StgValue><ssdm name="ret_V_89"/></StgValue>
</operation>

<operation id="2289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:2007 %p_Result_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_89, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_217"/></StgValue>
</operation>

<operation id="2290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:2008 %sum_V_60 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_89, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_60"/></StgValue>
</operation>

<operation id="2291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:2009 %p_Result_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_89, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_218"/></StgValue>
</operation>

<operation id="2292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:2010 %tmp_99 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_89, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="2293" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:2011 %icmp_ln878_89 = icmp_ne  i16 %tmp_99, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_89"/></StgValue>
</operation>

<operation id="2294" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:2012 %or_ln895_89 = or i1 %p_Result_218, i1 %icmp_ln878_89

]]></Node>
<StgValue><ssdm name="or_ln895_89"/></StgValue>
</operation>

<operation id="2295" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:2013 %xor_ln895_89 = xor i1 %p_Result_217, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_89"/></StgValue>
</operation>

<operation id="2296" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:2014 %overflow_90 = and i1 %or_ln895_89, i1 %xor_ln895_89

]]></Node>
<StgValue><ssdm name="overflow_90"/></StgValue>
</operation>

<operation id="2297" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:2015 %xor_ln896_89 = xor i1 %p_Result_218, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_89"/></StgValue>
</operation>

<operation id="2298" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:2016 %icmp_ln896_89 = icmp_ne  i16 %tmp_99, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_89"/></StgValue>
</operation>

<operation id="2299" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:2017 %or_ln896_89 = or i1 %icmp_ln896_89, i1 %xor_ln896_89

]]></Node>
<StgValue><ssdm name="or_ln896_89"/></StgValue>
</operation>

<operation id="2300" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:2018 %underflow_90 = and i1 %or_ln896_89, i1 %p_Result_217

]]></Node>
<StgValue><ssdm name="underflow_90"/></StgValue>
</operation>

<operation id="2301" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:2019 %or_ln346_89 = or i1 %overflow_90, i1 %underflow_90

]]></Node>
<StgValue><ssdm name="or_ln346_89"/></StgValue>
</operation>

<operation id="2302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:2020 %sext_ln1271_29 = sext i32 %bottom_V_60

]]></Node>
<StgValue><ssdm name="sext_ln1271_29"/></StgValue>
</operation>

<operation id="2303" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:2021 %r_V_369 = mul i64 %sext_ln1271_29, i64 %conv7_i_30_cast

]]></Node>
<StgValue><ssdm name="r_V_369"/></StgValue>
</operation>

<operation id="2304" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:2022 %select_ln346_179 = select i1 %overflow_90, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_179"/></StgValue>
</operation>

<operation id="2305" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:2023 %select_ln346_180 = select i1 %or_ln346_89, i32 %select_ln346_179, i32 %sum_V_60

]]></Node>
<StgValue><ssdm name="select_ln346_180"/></StgValue>
</operation>

<operation id="2306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:2024 %lhs_28 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_180, i16 0

]]></Node>
<StgValue><ssdm name="lhs_28"/></StgValue>
</operation>

<operation id="2307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:2025 %sext_ln1347_28 = sext i48 %lhs_28

]]></Node>
<StgValue><ssdm name="sext_ln1347_28"/></StgValue>
</operation>

<operation id="2308" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:2026 %ret_V_90 = add i64 %sext_ln1347_28, i64 %r_V_369

]]></Node>
<StgValue><ssdm name="ret_V_90"/></StgValue>
</operation>

<operation id="2309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:2027 %p_Result_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_90, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_219"/></StgValue>
</operation>

<operation id="2310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:2028 %sum_V_61 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_90, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_61"/></StgValue>
</operation>

<operation id="2311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:2029 %p_Result_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_90, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_220"/></StgValue>
</operation>

<operation id="2312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:2030 %tmp_100 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_90, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="2313" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:2031 %icmp_ln878_90 = icmp_ne  i16 %tmp_100, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_90"/></StgValue>
</operation>

<operation id="2314" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:2032 %or_ln895_90 = or i1 %p_Result_220, i1 %icmp_ln878_90

]]></Node>
<StgValue><ssdm name="or_ln895_90"/></StgValue>
</operation>

<operation id="2315" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:2033 %xor_ln895_90 = xor i1 %p_Result_219, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_90"/></StgValue>
</operation>

<operation id="2316" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:2034 %overflow_91 = and i1 %or_ln895_90, i1 %xor_ln895_90

]]></Node>
<StgValue><ssdm name="overflow_91"/></StgValue>
</operation>

<operation id="2317" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:2035 %xor_ln896_90 = xor i1 %p_Result_220, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_90"/></StgValue>
</operation>

<operation id="2318" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:2036 %icmp_ln896_90 = icmp_ne  i16 %tmp_100, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_90"/></StgValue>
</operation>

<operation id="2319" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:2037 %or_ln896_90 = or i1 %icmp_ln896_90, i1 %xor_ln896_90

]]></Node>
<StgValue><ssdm name="or_ln896_90"/></StgValue>
</operation>

<operation id="2320" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:2038 %underflow_91 = and i1 %or_ln896_90, i1 %p_Result_219

]]></Node>
<StgValue><ssdm name="underflow_91"/></StgValue>
</operation>

<operation id="2321" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:2039 %or_ln346_90 = or i1 %overflow_91, i1 %underflow_91

]]></Node>
<StgValue><ssdm name="or_ln346_90"/></StgValue>
</operation>

<operation id="2322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:2040 %sext_ln1271_30 = sext i32 %bottom_V_61

]]></Node>
<StgValue><ssdm name="sext_ln1271_30"/></StgValue>
</operation>

<operation id="2323" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:2041 %r_V_370 = mul i64 %sext_ln1271_30, i64 %conv7_i_31_cast

]]></Node>
<StgValue><ssdm name="r_V_370"/></StgValue>
</operation>

<operation id="2324" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:2042 %select_ln346_181 = select i1 %overflow_91, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_181"/></StgValue>
</operation>

<operation id="2325" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:2043 %select_ln346_182 = select i1 %or_ln346_90, i32 %select_ln346_181, i32 %sum_V_61

]]></Node>
<StgValue><ssdm name="select_ln346_182"/></StgValue>
</operation>

<operation id="2326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
for.body36.split_ifconv:2044 %lhs_29 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i32.i16, i32 %select_ln346_182, i16 0

]]></Node>
<StgValue><ssdm name="lhs_29"/></StgValue>
</operation>

<operation id="2327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="64" op_0_bw="48">
<![CDATA[
for.body36.split_ifconv:2045 %sext_ln1347_29 = sext i48 %lhs_29

]]></Node>
<StgValue><ssdm name="sext_ln1347_29"/></StgValue>
</operation>

<operation id="2328" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:2046 %ret_V_91 = add i64 %sext_ln1347_29, i64 %r_V_370

]]></Node>
<StgValue><ssdm name="ret_V_91"/></StgValue>
</operation>

<operation id="2329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:2047 %p_Result_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_91, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_221"/></StgValue>
</operation>

<operation id="2330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:2048 %sum_V_62 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ret_V_91, i32 16, i32 47

]]></Node>
<StgValue><ssdm name="sum_V_62"/></StgValue>
</operation>

<operation id="2331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:2049 %p_Result_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ret_V_91, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_222"/></StgValue>
</operation>

<operation id="2332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:2050 %tmp_101 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %ret_V_91, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="2333" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:2051 %icmp_ln878_91 = icmp_ne  i16 %tmp_101, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln878_91"/></StgValue>
</operation>

<operation id="2334" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:2052 %or_ln895_91 = or i1 %p_Result_222, i1 %icmp_ln878_91

]]></Node>
<StgValue><ssdm name="or_ln895_91"/></StgValue>
</operation>

<operation id="2335" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:2053 %xor_ln895_91 = xor i1 %p_Result_221, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln895_91"/></StgValue>
</operation>

<operation id="2336" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:2054 %overflow_92 = and i1 %or_ln895_91, i1 %xor_ln895_91

]]></Node>
<StgValue><ssdm name="overflow_92"/></StgValue>
</operation>

<operation id="2337" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:2055 %xor_ln896_91 = xor i1 %p_Result_222, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln896_91"/></StgValue>
</operation>

<operation id="2338" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body36.split_ifconv:2056 %icmp_ln896_91 = icmp_ne  i16 %tmp_101, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln896_91"/></StgValue>
</operation>

<operation id="2339" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:2057 %or_ln896_91 = or i1 %icmp_ln896_91, i1 %xor_ln896_91

]]></Node>
<StgValue><ssdm name="or_ln896_91"/></StgValue>
</operation>

<operation id="2340" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:2058 %underflow_92 = and i1 %or_ln896_91, i1 %p_Result_221

]]></Node>
<StgValue><ssdm name="underflow_92"/></StgValue>
</operation>

<operation id="2341" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:2059 %select_ln346_183 = select i1 %overflow_92, i32 2147483647, i32 2147483648

]]></Node>
<StgValue><ssdm name="select_ln346_183"/></StgValue>
</operation>

<operation id="2342" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:2060 %or_ln346_91 = or i1 %overflow_92, i1 %underflow_92

]]></Node>
<StgValue><ssdm name="or_ln346_91"/></StgValue>
</operation>

<operation id="2343" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:2061 %sum_V = select i1 %or_ln346_91, i32 %select_ln346_183, i32 %sum_V_62

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="2344" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split_ifconv:2062 %icmp_ln1090_2 = icmp_eq  i32 %sum_V, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1090_2"/></StgValue>
</operation>

<operation id="2345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:2063 %p_Result_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sum_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_223"/></StgValue>
</operation>

<operation id="2346" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split_ifconv:2064 %tmp_V = sub i32 0, i32 %sum_V

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="2347" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:2065 %tmp_V_13 = select i1 %p_Result_223, i32 %tmp_V, i32 %sum_V

]]></Node>
<StgValue><ssdm name="tmp_V_13"/></StgValue>
</operation>

<operation id="2348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:2066 %p_Result_224 = partselect i32 @llvm.part.select.i32, i32 %tmp_V_13, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_224"/></StgValue>
</operation>

<operation id="2349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.body36.split_ifconv:2067 %l_2 = cttz i32 @llvm.cttz.i32, i32 %p_Result_224, i1 1

]]></Node>
<StgValue><ssdm name="l_2"/></StgValue>
</operation>

<operation id="2350" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split_ifconv:2068 %sub_ln1099_2 = sub i32 32, i32 %l_2

]]></Node>
<StgValue><ssdm name="sub_ln1099_2"/></StgValue>
</operation>

<operation id="2351" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split_ifconv:2069 %lsb_index = add i32 %sub_ln1099_2, i32 4294967272

]]></Node>
<StgValue><ssdm name="lsb_index"/></StgValue>
</operation>

<operation id="2352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:2070 %tmp_266 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="2353" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body36.split_ifconv:2071 %icmp_ln1101 = icmp_sgt  i31 %tmp_266, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln1101"/></StgValue>
</operation>

<operation id="2354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="5" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:2072 %trunc_ln1102 = trunc i32 %sub_ln1099_2

]]></Node>
<StgValue><ssdm name="trunc_ln1102"/></StgValue>
</operation>

<operation id="2355" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body36.split_ifconv:2073 %sub_ln1102 = sub i5 25, i5 %trunc_ln1102

]]></Node>
<StgValue><ssdm name="sub_ln1102"/></StgValue>
</operation>

<operation id="2356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="32" op_0_bw="5">
<![CDATA[
for.body36.split_ifconv:2074 %zext_ln1102 = zext i5 %sub_ln1102

]]></Node>
<StgValue><ssdm name="zext_ln1102"/></StgValue>
</operation>

<operation id="2357" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split_ifconv:2075 %lshr_ln1102 = lshr i32 4294967295, i32 %zext_ln1102

]]></Node>
<StgValue><ssdm name="lshr_ln1102"/></StgValue>
</operation>

<operation id="2358" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split_ifconv:2076 %p_Result_s = and i32 %tmp_V_13, i32 %lshr_ln1102

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="2359" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split_ifconv:2077 %icmp_ln1102_2 = icmp_ne  i32 %p_Result_s, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1102_2"/></StgValue>
</operation>

<operation id="2360" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:2078 %a = and i1 %icmp_ln1101, i1 %icmp_ln1102_2

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="2361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:2079 %tmp_267 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="2362" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:2080 %xor_ln1104 = xor i1 %tmp_267, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1104"/></StgValue>
</operation>

<operation id="2363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:2081 %p_Result_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_13, i32 %lsb_index

]]></Node>
<StgValue><ssdm name="p_Result_34"/></StgValue>
</operation>

<operation id="2364" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:2082 %and_ln1104 = and i1 %p_Result_34, i1 %xor_ln1104

]]></Node>
<StgValue><ssdm name="and_ln1104"/></StgValue>
</operation>

<operation id="2365" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body36.split_ifconv:2083 %or_ln1104_6 = or i1 %and_ln1104, i1 %a

]]></Node>
<StgValue><ssdm name="or_ln1104_6"/></StgValue>
</operation>

<operation id="2366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.body36.split_ifconv:2084 %or_ln1104_2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_6

]]></Node>
<StgValue><ssdm name="or_ln1104_2"/></StgValue>
</operation>

<operation id="2367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:2085 %zext_ln1112 = zext i32 %tmp_V_13

]]></Node>
<StgValue><ssdm name="zext_ln1112"/></StgValue>
</operation>

<operation id="2368" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split_ifconv:2086 %icmp_ln1113_2 = icmp_sgt  i32 %lsb_index, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1113_2"/></StgValue>
</operation>

<operation id="2369" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split_ifconv:2087 %add_ln1113_2 = add i32 %sub_ln1099_2, i32 4294967271

]]></Node>
<StgValue><ssdm name="add_ln1113_2"/></StgValue>
</operation>

<operation id="2370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:2088 %zext_ln1113_2 = zext i32 %add_ln1113_2

]]></Node>
<StgValue><ssdm name="zext_ln1113_2"/></StgValue>
</operation>

<operation id="2371" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:2089 %lshr_ln1113_2 = lshr i64 %zext_ln1112, i64 %zext_ln1113_2

]]></Node>
<StgValue><ssdm name="lshr_ln1113_2"/></StgValue>
</operation>

<operation id="2372" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body36.split_ifconv:2090 %sub_ln1114_2 = sub i32 25, i32 %sub_ln1099_2

]]></Node>
<StgValue><ssdm name="sub_ln1114_2"/></StgValue>
</operation>

<operation id="2373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="64" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:2091 %zext_ln1114_2 = zext i32 %sub_ln1114_2

]]></Node>
<StgValue><ssdm name="zext_ln1114_2"/></StgValue>
</operation>

<operation id="2374" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:2092 %shl_ln1114_2 = shl i64 %zext_ln1112, i64 %zext_ln1114_2

]]></Node>
<StgValue><ssdm name="shl_ln1114_2"/></StgValue>
</operation>

<operation id="2375" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body36.split_ifconv:2093 %m_24 = select i1 %icmp_ln1113_2, i64 %lshr_ln1113_2, i64 %shl_ln1114_2

]]></Node>
<StgValue><ssdm name="m_24"/></StgValue>
</operation>

<operation id="2376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="64" op_0_bw="2">
<![CDATA[
for.body36.split_ifconv:2094 %zext_ln1116_2 = zext i2 %or_ln1104_2

]]></Node>
<StgValue><ssdm name="zext_ln1116_2"/></StgValue>
</operation>

<operation id="2377" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body36.split_ifconv:2095 %m_25 = add i64 %m_24, i64 %zext_ln1116_2

]]></Node>
<StgValue><ssdm name="m_25"/></StgValue>
</operation>

<operation id="2378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body36.split_ifconv:2096 %m = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_25, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="2379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="64" op_0_bw="63">
<![CDATA[
for.body36.split_ifconv:2097 %zext_ln1117 = zext i63 %m

]]></Node>
<StgValue><ssdm name="zext_ln1117"/></StgValue>
</operation>

<operation id="2380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:2098 %p_Result_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_25, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_35"/></StgValue>
</operation>

<operation id="2381" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body36.split_ifconv:2099 %select_ln1098 = select i1 %p_Result_35, i8 127, i8 126

]]></Node>
<StgValue><ssdm name="select_ln1098"/></StgValue>
</operation>

<operation id="2382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="8" op_0_bw="32">
<![CDATA[
for.body36.split_ifconv:2100 %trunc_ln1098 = trunc i32 %l_2

]]></Node>
<StgValue><ssdm name="trunc_ln1098"/></StgValue>
</operation>

<operation id="2383" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body36.split_ifconv:2101 %sub_ln1119_2 = sub i8 16, i8 %trunc_ln1098

]]></Node>
<StgValue><ssdm name="sub_ln1119_2"/></StgValue>
</operation>

<operation id="2384" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body36.split_ifconv:2102 %add_ln1124_2 = add i8 %sub_ln1119_2, i8 %select_ln1098

]]></Node>
<StgValue><ssdm name="add_ln1124_2"/></StgValue>
</operation>

<operation id="2385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.body36.split_ifconv:2103 %tmp_102 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_223, i8 %add_ln1124_2

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="2386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
for.body36.split_ifconv:2104 %p_Result_225 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117, i9 %tmp_102, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_225"/></StgValue>
</operation>

<operation id="2387" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="32" op_0_bw="64">
<![CDATA[
for.body36.split_ifconv:2105 %LD_4 = trunc i64 %p_Result_225

]]></Node>
<StgValue><ssdm name="LD_4"/></StgValue>
</operation>

<operation id="2388" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body36.split_ifconv:2106 %select_ln53 = select i1 %icmp_ln1090_2, i32 0, i32 %LD_4

]]></Node>
<StgValue><ssdm name="select_ln53"/></StgValue>
</operation>

<operation id="2389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body36.split_ifconv:2107 %outa_addr = getelementptr i32 %outa, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="outa_addr"/></StgValue>
</operation>

<operation id="2390" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.body36.split_ifconv:2108 %store_ln53 = store i32 %select_ln53, i6 %outa_addr

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="2391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="0" op_0_bw="0">
<![CDATA[
for.body36.split_ifconv:2144 %br_ln33 = br void %for.body36

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
