Timing Analyzer report for add_isa
Tue Oct 03 16:36:58 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clock'
 22. Slow 1200mV 0C Model Hold: 'clock'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clock'
 30. Fast 1200mV 0C Model Hold: 'clock'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; add_isa                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.3%      ;
;     Processor 3            ;   3.6%      ;
;     Processor 4            ;   3.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 219.88 MHz ; 219.88 MHz      ; clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clock ; -3.548 ; -30.240            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 1.232 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -3.000 ; -18.420                          ;
+-------+--------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                         ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -3.548 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.022     ; 4.544      ;
; -3.481 ; regN:pc|Q[3]                  ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.107     ; 4.392      ;
; -3.475 ; regN:pc|Q[1]                  ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.107     ; 4.386      ;
; -3.410 ; regN:pc|Q[2]                  ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.107     ; 4.321      ;
; -3.392 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.046     ; 4.364      ;
; -3.379 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.022     ; 4.375      ;
; -3.336 ; regN:pc|Q[0]                  ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.107     ; 4.247      ;
; -3.334 ; regN:pc|Q[3]                  ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.140     ; 4.212      ;
; -3.328 ; regN:pc|Q[1]                  ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.140     ; 4.206      ;
; -3.312 ; regN:pc|Q[3]                  ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.107     ; 4.223      ;
; -3.306 ; regN:pc|Q[1]                  ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.107     ; 4.217      ;
; -3.263 ; regN:pc|Q[2]                  ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.140     ; 4.141      ;
; -3.241 ; regN:pc|Q[2]                  ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.107     ; 4.152      ;
; -3.191 ; regN:pc|Q[0]                  ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.140     ; 4.069      ;
; -3.191 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.064     ; 4.145      ;
; -3.163 ; regN:pc|Q[0]                  ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.107     ; 4.074      ;
; -3.150 ; register_file:rf|regN:r1|Q[3] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.048     ; 4.120      ;
; -3.046 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.097     ; 3.967      ;
; -3.018 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.064     ; 3.972      ;
; -2.995 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.048     ; 3.965      ;
; -2.993 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.048     ; 3.963      ;
; -2.982 ; register_file:rf|regN:r1|Q[3] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.048     ; 3.952      ;
; -2.879 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.046     ; 3.851      ;
; -2.876 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.090     ; 3.804      ;
; -2.876 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.046     ; 3.848      ;
; -2.857 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.090     ; 3.785      ;
; -2.845 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.022     ; 3.841      ;
; -2.830 ; regN:pc|Q[2]                  ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 1.000        ; -0.361     ; 3.487      ;
; -2.822 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.048     ; 3.792      ;
; -2.821 ; regN:pc|Q[3]                  ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.140     ; 3.699      ;
; -2.820 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.048     ; 3.790      ;
; -2.818 ; regN:pc|Q[3]                  ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.140     ; 3.696      ;
; -2.815 ; regN:pc|Q[1]                  ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.140     ; 3.693      ;
; -2.812 ; regN:pc|Q[1]                  ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.140     ; 3.690      ;
; -2.781 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; 0.182      ; 3.981      ;
; -2.778 ; regN:pc|Q[3]                  ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.107     ; 3.689      ;
; -2.772 ; regN:pc|Q[1]                  ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.107     ; 3.683      ;
; -2.750 ; regN:pc|Q[2]                  ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.140     ; 3.628      ;
; -2.747 ; regN:pc|Q[2]                  ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.140     ; 3.625      ;
; -2.729 ; regN:pc|Q[2]                  ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 1.000        ; -0.100     ; 3.647      ;
; -2.707 ; regN:pc|Q[2]                  ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.107     ; 3.618      ;
; -2.676 ; regN:pc|Q[0]                  ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.140     ; 3.554      ;
; -2.673 ; regN:pc|Q[0]                  ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.140     ; 3.551      ;
; -2.660 ; regN:pc|Q[1]                  ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 1.000        ; -0.361     ; 3.317      ;
; -2.660 ; regN:pc|Q[3]                  ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 1.000        ; -0.361     ; 3.317      ;
; -2.659 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.046     ; 3.631      ;
; -2.636 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; 0.149      ; 3.803      ;
; -2.635 ; regN:pc|Q[0]                  ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.107     ; 3.546      ;
; -2.610 ; regN:pc|Q[3]                  ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 1.000        ; -0.100     ; 3.528      ;
; -2.608 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; 0.182      ; 3.808      ;
; -2.562 ; register_file:rf|regN:r3|Q[3] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.022     ; 3.558      ;
; -2.559 ; regN:pc|Q[1]                  ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 1.000        ; -0.100     ; 3.477      ;
; -2.554 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 1.000        ; -0.318     ; 3.254      ;
; -2.531 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.097     ; 3.452      ;
; -2.528 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.097     ; 3.449      ;
; -2.501 ; register_file:rf|regN:r1|Q[3] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.090     ; 3.429      ;
; -2.499 ; register_file:rf|regN:r1|Q[3] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.090     ; 3.427      ;
; -2.490 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.064     ; 3.444      ;
; -2.453 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 1.000        ; -0.057     ; 3.414      ;
; -2.386 ; regN:pc|Q[0]                  ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 1.000        ; -0.361     ; 3.043      ;
; -2.355 ; regN:pc|Q[0]                  ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 1.000        ; -0.100     ; 3.273      ;
; -2.344 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.090     ; 3.272      ;
; -2.342 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.090     ; 3.270      ;
; -2.341 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.090     ; 3.269      ;
; -2.339 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.090     ; 3.267      ;
; -2.302 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.048     ; 3.272      ;
; -2.292 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.048     ; 3.262      ;
; -2.237 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 1.000        ; -0.336     ; 2.919      ;
; -2.176 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 1.000        ; -0.301     ; 2.893      ;
; -2.160 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 1.000        ; -0.099     ; 3.079      ;
; -2.121 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; 0.149      ; 3.288      ;
; -2.118 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; 0.149      ; 3.285      ;
; -2.112 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 1.000        ; -0.064     ; 3.066      ;
; -2.103 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.022     ; 3.099      ;
; -2.082 ; register_file:rf|regN:r3|Q[3] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.022     ; 3.078      ;
; -2.080 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; 0.182      ; 3.280      ;
; -2.070 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.022     ; 3.066      ;
; -1.982 ; regN:pc|Q[2]                  ; regN:pc|Q[3]                  ; clock        ; clock       ; 1.000        ; -0.050     ; 2.950      ;
; -1.956 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 1.000        ; -0.072     ; 2.902      ;
; -1.897 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.022     ; 2.893      ;
; -1.893 ; register_file:rf|regN:r3|Q[3] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.046     ; 2.865      ;
; -1.879 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 1.000        ; 0.165      ; 3.062      ;
; -1.843 ; regN:pc|Q[1]                  ; regN:pc|Q[3]                  ; clock        ; clock       ; 1.000        ; -0.050     ; 2.811      ;
; -1.839 ; regN:pc|Q[0]                  ; regN:pc|Q[3]                  ; clock        ; clock       ; 1.000        ; -0.050     ; 2.807      ;
; -1.617 ; regN:pc|Q[2]                  ; regN:pc|Q[2]                  ; clock        ; clock       ; 1.000        ; -0.043     ; 2.592      ;
; -1.583 ; register_file:rf|regN:r3|Q[3] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.046     ; 2.555      ;
; -1.491 ; regN:pc|Q[1]                  ; regN:pc|Q[2]                  ; clock        ; clock       ; 1.000        ; -0.050     ; 2.459      ;
; -1.475 ; regN:pc|Q[3]                  ; regN:pc|Q[3]                  ; clock        ; clock       ; 1.000        ; -0.050     ; 2.443      ;
; -1.401 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.046     ; 2.373      ;
; -1.398 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.046     ; 2.370      ;
; -1.207 ; regN:pc|Q[0]                  ; regN:pc|Q[2]                  ; clock        ; clock       ; 1.000        ; -0.050     ; 2.175      ;
; -1.135 ; regN:pc|Q[1]                  ; regN:pc|Q[1]                  ; clock        ; clock       ; 1.000        ; -0.043     ; 2.110      ;
; -1.028 ; regN:pc|Q[0]                  ; regN:pc|Q[0]                  ; clock        ; clock       ; 1.000        ; -0.043     ; 2.003      ;
; -0.832 ; regN:pc|Q[0]                  ; regN:pc|Q[1]                  ; clock        ; clock       ; 1.000        ; -0.050     ; 1.800      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                         ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 1.232 ; regN:pc|Q[3]                  ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 0.000        ; 0.017      ; 1.435      ;
; 1.300 ; regN:pc|Q[3]                  ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 0.000        ; -0.205     ; 1.281      ;
; 1.426 ; regN:pc|Q[0]                  ; regN:pc|Q[1]                  ; clock        ; clock       ; 0.000        ; 0.050      ; 1.662      ;
; 1.565 ; regN:pc|Q[0]                  ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 0.000        ; 0.017      ; 1.768      ;
; 1.599 ; regN:pc|Q[3]                  ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.024      ; 1.809      ;
; 1.601 ; regN:pc|Q[3]                  ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.024      ; 1.811      ;
; 1.611 ; regN:pc|Q[0]                  ; regN:pc|Q[0]                  ; clock        ; clock       ; 0.000        ; 0.043      ; 1.840      ;
; 1.633 ; regN:pc|Q[0]                  ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 0.000        ; -0.205     ; 1.614      ;
; 1.745 ; regN:pc|Q[1]                  ; regN:pc|Q[1]                  ; clock        ; clock       ; 0.000        ; 0.043      ; 1.974      ;
; 1.749 ; regN:pc|Q[0]                  ; regN:pc|Q[2]                  ; clock        ; clock       ; 0.000        ; 0.050      ; 1.985      ;
; 1.756 ; regN:pc|Q[0]                  ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.024      ; 1.966      ;
; 1.773 ; regN:pc|Q[0]                  ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.024      ; 1.983      ;
; 1.910 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.090      ; 2.186      ;
; 1.961 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.046      ; 2.193      ;
; 1.962 ; regN:pc|Q[3]                  ; regN:pc|Q[3]                  ; clock        ; clock       ; 0.000        ; 0.050      ; 2.198      ;
; 1.963 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.046      ; 2.195      ;
; 1.974 ; regN:pc|Q[2]                  ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.024      ; 2.184      ;
; 1.977 ; regN:pc|Q[2]                  ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.024      ; 2.187      ;
; 1.988 ; regN:pc|Q[1]                  ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.024      ; 2.198      ;
; 2.017 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 0.000        ; 0.318      ; 2.521      ;
; 2.042 ; register_file:rf|regN:r3|Q[3] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.046      ; 2.274      ;
; 2.045 ; register_file:rf|regN:r3|Q[3] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.046      ; 2.277      ;
; 2.052 ; regN:pc|Q[1]                  ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.024      ; 2.262      ;
; 2.058 ; regN:pc|Q[1]                  ; regN:pc|Q[2]                  ; clock        ; clock       ; 0.000        ; 0.050      ; 2.294      ;
; 2.080 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.022      ; 2.288      ;
; 2.083 ; regN:pc|Q[3]                  ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.059      ; 2.328      ;
; 2.094 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 0.000        ; 0.072      ; 2.352      ;
; 2.095 ; regN:pc|Q[3]                  ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.059      ; 2.340      ;
; 2.175 ; regN:pc|Q[2]                  ; regN:pc|Q[2]                  ; clock        ; clock       ; 0.000        ; 0.043      ; 2.404      ;
; 2.222 ; regN:pc|Q[0]                  ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.059      ; 2.467      ;
; 2.239 ; regN:pc|Q[0]                  ; regN:pc|Q[3]                  ; clock        ; clock       ; 0.000        ; 0.050      ; 2.475      ;
; 2.244 ; regN:pc|Q[3]                  ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.059      ; 2.489      ;
; 2.251 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 0.000        ; 0.064      ; 2.501      ;
; 2.255 ; regN:pc|Q[0]                  ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.059      ; 2.500      ;
; 2.298 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.048      ; 2.532      ;
; 2.299 ; regN:pc|Q[1]                  ; regN:pc|Q[3]                  ; clock        ; clock       ; 0.000        ; 0.050      ; 2.535      ;
; 2.329 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.336      ; 2.851      ;
; 2.335 ; regN:pc|Q[0]                  ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.059      ; 2.580      ;
; 2.336 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.022      ; 2.544      ;
; 2.339 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.022      ; 2.547      ;
; 2.343 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 0.000        ; -0.182     ; 2.347      ;
; 2.379 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.301      ; 2.866      ;
; 2.381 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.301      ; 2.868      ;
; 2.388 ; regN:pc|Q[2]                  ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.059      ; 2.633      ;
; 2.420 ; regN:pc|Q[2]                  ; regN:pc|Q[3]                  ; clock        ; clock       ; 0.000        ; 0.050      ; 2.656      ;
; 2.450 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.090      ; 2.726      ;
; 2.455 ; regN:pc|Q[0]                  ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.024      ; 2.665      ;
; 2.456 ; regN:pc|Q[2]                  ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.059      ; 2.701      ;
; 2.465 ; regN:pc|Q[1]                  ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.059      ; 2.710      ;
; 2.465 ; regN:pc|Q[1]                  ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.059      ; 2.710      ;
; 2.465 ; regN:pc|Q[1]                  ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.059      ; 2.710      ;
; 2.485 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.046      ; 2.717      ;
; 2.513 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.046      ; 2.745      ;
; 2.518 ; register_file:rf|regN:r3|Q[3] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.090      ; 2.794      ;
; 2.526 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 0.000        ; 0.097      ; 2.809      ;
; 2.541 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 0.000        ; 0.057      ; 2.784      ;
; 2.575 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.048      ; 2.809      ;
; 2.585 ; regN:pc|Q[1]                  ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.024      ; 2.795      ;
; 2.590 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.090      ; 2.866      ;
; 2.592 ; regN:pc|Q[2]                  ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.059      ; 2.837      ;
; 2.594 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 0.000        ; -0.165     ; 2.615      ;
; 2.603 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 0.000        ; -0.149     ; 2.640      ;
; 2.644 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.048      ; 2.878      ;
; 2.651 ; register_file:rf|regN:r1|Q[3] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.022      ; 2.859      ;
; 2.662 ; regN:pc|Q[3]                  ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.024      ; 2.872      ;
; 2.669 ; register_file:rf|regN:r3|Q[3] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.090      ; 2.945      ;
; 2.681 ; regN:pc|Q[1]                  ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 0.000        ; 0.017      ; 2.884      ;
; 2.684 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.022      ; 2.892      ;
; 2.692 ; regN:pc|Q[2]                  ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 0.000        ; 0.017      ; 2.895      ;
; 2.712 ; regN:pc|Q[2]                  ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.024      ; 2.922      ;
; 2.735 ; regN:pc|Q[1]                  ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 0.000        ; -0.205     ; 2.716      ;
; 2.760 ; regN:pc|Q[2]                  ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 0.000        ; -0.205     ; 2.741      ;
; 2.779 ; register_file:rf|regN:r1|Q[3] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.022      ; 2.987      ;
; 2.846 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.048      ; 3.080      ;
; 2.859 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.022      ; 3.067      ;
; 2.877 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.336      ; 3.399      ;
; 2.899 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.301      ; 3.386      ;
; 2.939 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.099      ; 3.224      ;
; 2.984 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.048      ; 3.218      ;
; 2.985 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.064      ; 3.235      ;
; 2.988 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.064      ; 3.238      ;
; 3.005 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.090      ; 3.281      ;
; 3.017 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.336      ; 3.539      ;
; 3.205 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.022      ; 3.413      ;
; 3.215 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.090      ; 3.491      ;
; 3.270 ; register_file:rf|regN:r1|Q[3] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.048      ; 3.504      ;
; 3.273 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.046      ; 3.505      ;
; 3.296 ; register_file:rf|regN:r1|Q[3] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.048      ; 3.530      ;
; 3.329 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.048      ; 3.563      ;
; 3.486 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.099      ; 3.771      ;
; 3.509 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.064      ; 3.759      ;
; 3.624 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.099      ; 3.909      ;
; 3.794 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.046      ; 4.026      ;
; 3.900 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.090      ; 4.176      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 241.37 MHz ; 241.37 MHz      ; clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -3.143 ; -26.371           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 1.117 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -18.420                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                          ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -3.143 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.018     ; 4.144      ;
; -3.118 ; regN:pc|Q[3]                  ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.095     ; 4.042      ;
; -3.079 ; regN:pc|Q[1]                  ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.095     ; 4.003      ;
; -3.055 ; regN:pc|Q[2]                  ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.095     ; 3.979      ;
; -2.991 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.042     ; 3.968      ;
; -2.987 ; regN:pc|Q[0]                  ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.095     ; 3.911      ;
; -2.975 ; regN:pc|Q[3]                  ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.128     ; 3.866      ;
; -2.974 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.018     ; 3.975      ;
; -2.949 ; regN:pc|Q[3]                  ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.095     ; 3.873      ;
; -2.936 ; regN:pc|Q[1]                  ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.128     ; 3.827      ;
; -2.912 ; regN:pc|Q[2]                  ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.128     ; 3.803      ;
; -2.910 ; regN:pc|Q[1]                  ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.095     ; 3.834      ;
; -2.886 ; regN:pc|Q[2]                  ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.095     ; 3.810      ;
; -2.844 ; regN:pc|Q[0]                  ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.128     ; 3.735      ;
; -2.836 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.802      ;
; -2.818 ; regN:pc|Q[0]                  ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.095     ; 3.742      ;
; -2.738 ; register_file:rf|regN:r1|Q[3] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.044     ; 3.713      ;
; -2.693 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.086     ; 3.626      ;
; -2.667 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.633      ;
; -2.631 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.044     ; 3.606      ;
; -2.628 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.044     ; 3.603      ;
; -2.574 ; register_file:rf|regN:r1|Q[3] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.044     ; 3.549      ;
; -2.524 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.086     ; 3.457      ;
; -2.522 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.042     ; 3.499      ;
; -2.520 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.042     ; 3.497      ;
; -2.506 ; regN:pc|Q[3]                  ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.128     ; 3.397      ;
; -2.504 ; regN:pc|Q[3]                  ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.128     ; 3.395      ;
; -2.497 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.086     ; 3.430      ;
; -2.490 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.018     ; 3.491      ;
; -2.489 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; 0.180      ; 3.688      ;
; -2.467 ; regN:pc|Q[1]                  ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.128     ; 3.358      ;
; -2.465 ; regN:pc|Q[1]                  ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.128     ; 3.356      ;
; -2.465 ; regN:pc|Q[3]                  ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.095     ; 3.389      ;
; -2.462 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.044     ; 3.437      ;
; -2.459 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.044     ; 3.434      ;
; -2.449 ; regN:pc|Q[2]                  ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 1.000        ; -0.341     ; 3.127      ;
; -2.443 ; regN:pc|Q[2]                  ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.128     ; 3.334      ;
; -2.441 ; regN:pc|Q[2]                  ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.128     ; 3.332      ;
; -2.426 ; regN:pc|Q[1]                  ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.095     ; 3.350      ;
; -2.402 ; regN:pc|Q[2]                  ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.095     ; 3.326      ;
; -2.375 ; regN:pc|Q[0]                  ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.128     ; 3.266      ;
; -2.374 ; regN:pc|Q[2]                  ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 1.000        ; -0.094     ; 3.299      ;
; -2.373 ; regN:pc|Q[0]                  ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.128     ; 3.264      ;
; -2.364 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.042     ; 3.341      ;
; -2.359 ; regN:pc|Q[3]                  ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 1.000        ; -0.094     ; 3.284      ;
; -2.356 ; regN:pc|Q[3]                  ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 1.000        ; -0.341     ; 3.034      ;
; -2.346 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; 0.147      ; 3.512      ;
; -2.334 ; regN:pc|Q[0]                  ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.095     ; 3.258      ;
; -2.334 ; register_file:rf|regN:r3|Q[3] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.018     ; 3.335      ;
; -2.320 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; 0.180      ; 3.519      ;
; -2.302 ; regN:pc|Q[1]                  ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 1.000        ; -0.341     ; 2.980      ;
; -2.227 ; regN:pc|Q[1]                  ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 1.000        ; -0.094     ; 3.152      ;
; -2.224 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.086     ; 3.157      ;
; -2.222 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.086     ; 3.155      ;
; -2.204 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 1.000        ; -0.299     ; 2.924      ;
; -2.183 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.053     ; 3.149      ;
; -2.137 ; register_file:rf|regN:r1|Q[3] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.086     ; 3.070      ;
; -2.135 ; register_file:rf|regN:r1|Q[3] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.086     ; 3.068      ;
; -2.129 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 1.000        ; -0.052     ; 3.096      ;
; -2.109 ; regN:pc|Q[0]                  ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 1.000        ; -0.341     ; 2.787      ;
; -2.083 ; regN:pc|Q[0]                  ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 1.000        ; -0.094     ; 3.008      ;
; -2.028 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.086     ; 2.961      ;
; -2.026 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.086     ; 2.959      ;
; -2.025 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.086     ; 2.958      ;
; -2.023 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.086     ; 2.956      ;
; -2.005 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.044     ; 2.980      ;
; -1.978 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.044     ; 2.953      ;
; -1.970 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 1.000        ; -0.323     ; 2.666      ;
; -1.918 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 1.000        ; -0.099     ; 2.838      ;
; -1.905 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 1.000        ; -0.288     ; 2.636      ;
; -1.877 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; 0.147      ; 3.043      ;
; -1.875 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; 0.147      ; 3.041      ;
; -1.849 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.018     ; 2.850      ;
; -1.844 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 1.000        ; -0.064     ; 2.799      ;
; -1.836 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; 0.180      ; 3.035      ;
; -1.797 ; register_file:rf|regN:r3|Q[3] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.018     ; 2.798      ;
; -1.790 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.018     ; 2.791      ;
; -1.713 ; register_file:rf|regN:r3|Q[3] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.042     ; 2.690      ;
; -1.674 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 1.000        ; -0.066     ; 2.627      ;
; -1.668 ; regN:pc|Q[2]                  ; regN:pc|Q[3]                  ; clock        ; clock       ; 1.000        ; -0.045     ; 2.642      ;
; -1.622 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 1.000        ; 0.158      ; 2.799      ;
; -1.621 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.018     ; 2.622      ;
; -1.547 ; regN:pc|Q[1]                  ; regN:pc|Q[3]                  ; clock        ; clock       ; 1.000        ; -0.045     ; 2.521      ;
; -1.546 ; regN:pc|Q[0]                  ; regN:pc|Q[3]                  ; clock        ; clock       ; 1.000        ; -0.045     ; 2.520      ;
; -1.437 ; regN:pc|Q[2]                  ; regN:pc|Q[2]                  ; clock        ; clock       ; 1.000        ; -0.039     ; 2.417      ;
; -1.329 ; register_file:rf|regN:r3|Q[3] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.042     ; 2.306      ;
; -1.302 ; regN:pc|Q[1]                  ; regN:pc|Q[2]                  ; clock        ; clock       ; 1.000        ; -0.045     ; 2.276      ;
; -1.238 ; regN:pc|Q[3]                  ; regN:pc|Q[3]                  ; clock        ; clock       ; 1.000        ; -0.045     ; 2.212      ;
; -1.169 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.042     ; 2.146      ;
; -1.167 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.042     ; 2.144      ;
; -1.037 ; regN:pc|Q[0]                  ; regN:pc|Q[2]                  ; clock        ; clock       ; 1.000        ; -0.045     ; 2.011      ;
; -0.937 ; regN:pc|Q[1]                  ; regN:pc|Q[1]                  ; clock        ; clock       ; 1.000        ; -0.039     ; 1.917      ;
; -0.866 ; regN:pc|Q[0]                  ; regN:pc|Q[0]                  ; clock        ; clock       ; 1.000        ; -0.039     ; 1.846      ;
; -0.675 ; regN:pc|Q[0]                  ; regN:pc|Q[1]                  ; clock        ; clock       ; 1.000        ; -0.045     ; 1.649      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                          ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 1.117 ; regN:pc|Q[3]                  ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 0.000        ; 0.012      ; 1.300      ;
; 1.196 ; regN:pc|Q[3]                  ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 0.000        ; -0.198     ; 1.169      ;
; 1.305 ; regN:pc|Q[0]                  ; regN:pc|Q[1]                  ; clock        ; clock       ; 0.000        ; 0.045      ; 1.521      ;
; 1.427 ; regN:pc|Q[0]                  ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 0.000        ; 0.012      ; 1.610      ;
; 1.443 ; regN:pc|Q[3]                  ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.024      ; 1.638      ;
; 1.445 ; regN:pc|Q[3]                  ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.024      ; 1.640      ;
; 1.468 ; regN:pc|Q[0]                  ; regN:pc|Q[0]                  ; clock        ; clock       ; 0.000        ; 0.039      ; 1.678      ;
; 1.506 ; regN:pc|Q[0]                  ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 0.000        ; -0.198     ; 1.479      ;
; 1.592 ; regN:pc|Q[0]                  ; regN:pc|Q[2]                  ; clock        ; clock       ; 0.000        ; 0.045      ; 1.808      ;
; 1.597 ; regN:pc|Q[1]                  ; regN:pc|Q[1]                  ; clock        ; clock       ; 0.000        ; 0.039      ; 1.807      ;
; 1.604 ; regN:pc|Q[0]                  ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.024      ; 1.799      ;
; 1.616 ; regN:pc|Q[0]                  ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.024      ; 1.811      ;
; 1.725 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.086      ; 1.982      ;
; 1.764 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.042      ; 1.977      ;
; 1.766 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.042      ; 1.979      ;
; 1.799 ; regN:pc|Q[3]                  ; regN:pc|Q[3]                  ; clock        ; clock       ; 0.000        ; 0.045      ; 2.015      ;
; 1.807 ; regN:pc|Q[1]                  ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.024      ; 2.002      ;
; 1.809 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 0.000        ; 0.299      ; 2.279      ;
; 1.812 ; regN:pc|Q[2]                  ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.024      ; 2.007      ;
; 1.815 ; regN:pc|Q[2]                  ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.024      ; 2.010      ;
; 1.846 ; regN:pc|Q[1]                  ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.024      ; 2.041      ;
; 1.846 ; register_file:rf|regN:r3|Q[3] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.042      ; 2.059      ;
; 1.848 ; register_file:rf|regN:r3|Q[3] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.042      ; 2.061      ;
; 1.868 ; regN:pc|Q[3]                  ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.059      ; 2.098      ;
; 1.876 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.018      ; 2.065      ;
; 1.877 ; regN:pc|Q[1]                  ; regN:pc|Q[2]                  ; clock        ; clock       ; 0.000        ; 0.045      ; 2.093      ;
; 1.899 ; regN:pc|Q[3]                  ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.059      ; 2.129      ;
; 1.911 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 0.000        ; 0.066      ; 2.148      ;
; 1.961 ; regN:pc|Q[2]                  ; regN:pc|Q[2]                  ; clock        ; clock       ; 0.000        ; 0.039      ; 2.171      ;
; 1.983 ; regN:pc|Q[0]                  ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.059      ; 2.213      ;
; 2.018 ; regN:pc|Q[3]                  ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.059      ; 2.248      ;
; 2.056 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 0.000        ; 0.053      ; 2.280      ;
; 2.066 ; regN:pc|Q[0]                  ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.059      ; 2.296      ;
; 2.069 ; regN:pc|Q[0]                  ; regN:pc|Q[3]                  ; clock        ; clock       ; 0.000        ; 0.045      ; 2.285      ;
; 2.087 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.044      ; 2.302      ;
; 2.100 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.323      ; 2.594      ;
; 2.105 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.018      ; 2.294      ;
; 2.107 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.018      ; 2.296      ;
; 2.113 ; regN:pc|Q[1]                  ; regN:pc|Q[3]                  ; clock        ; clock       ; 0.000        ; 0.045      ; 2.329      ;
; 2.138 ; regN:pc|Q[0]                  ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.059      ; 2.368      ;
; 2.144 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.288      ; 2.603      ;
; 2.146 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.288      ; 2.605      ;
; 2.152 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 0.000        ; -0.180     ; 2.143      ;
; 2.170 ; regN:pc|Q[2]                  ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.059      ; 2.400      ;
; 2.210 ; regN:pc|Q[1]                  ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.059      ; 2.440      ;
; 2.214 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.086      ; 2.471      ;
; 2.236 ; regN:pc|Q[2]                  ; regN:pc|Q[3]                  ; clock        ; clock       ; 0.000        ; 0.045      ; 2.452      ;
; 2.244 ; regN:pc|Q[0]                  ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.024      ; 2.439      ;
; 2.248 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.042      ; 2.461      ;
; 2.255 ; regN:pc|Q[2]                  ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.059      ; 2.485      ;
; 2.256 ; regN:pc|Q[1]                  ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.059      ; 2.486      ;
; 2.258 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 0.000        ; 0.086      ; 2.515      ;
; 2.259 ; regN:pc|Q[1]                  ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.059      ; 2.489      ;
; 2.260 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.042      ; 2.473      ;
; 2.293 ; register_file:rf|regN:r3|Q[3] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.086      ; 2.550      ;
; 2.294 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 0.000        ; 0.052      ; 2.517      ;
; 2.332 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.086      ; 2.589      ;
; 2.344 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.044      ; 2.559      ;
; 2.360 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 0.000        ; -0.147     ; 2.384      ;
; 2.365 ; regN:pc|Q[1]                  ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.024      ; 2.560      ;
; 2.369 ; register_file:rf|regN:r1|Q[3] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.018      ; 2.558      ;
; 2.373 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 0.000        ; -0.158     ; 2.386      ;
; 2.378 ; regN:pc|Q[2]                  ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.059      ; 2.608      ;
; 2.386 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.044      ; 2.601      ;
; 2.396 ; regN:pc|Q[3]                  ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.024      ; 2.591      ;
; 2.406 ; regN:pc|Q[2]                  ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 0.000        ; 0.012      ; 2.589      ;
; 2.412 ; register_file:rf|regN:r3|Q[3] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.086      ; 2.669      ;
; 2.423 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.018      ; 2.612      ;
; 2.433 ; regN:pc|Q[1]                  ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 0.000        ; 0.012      ; 2.616      ;
; 2.474 ; register_file:rf|regN:r1|Q[3] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.018      ; 2.663      ;
; 2.484 ; regN:pc|Q[2]                  ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.024      ; 2.679      ;
; 2.485 ; regN:pc|Q[2]                  ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 0.000        ; -0.198     ; 2.458      ;
; 2.512 ; regN:pc|Q[1]                  ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 0.000        ; -0.198     ; 2.485      ;
; 2.573 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.044      ; 2.788      ;
; 2.601 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.018      ; 2.790      ;
; 2.603 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.323      ; 3.097      ;
; 2.628 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.288      ; 3.087      ;
; 2.633 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.099      ; 2.903      ;
; 2.691 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.044      ; 2.906      ;
; 2.692 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.064      ; 2.927      ;
; 2.694 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.064      ; 2.929      ;
; 2.698 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.086      ; 2.955      ;
; 2.721 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.323      ; 3.215      ;
; 2.905 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.018      ; 3.094      ;
; 2.928 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.086      ; 3.185      ;
; 2.937 ; register_file:rf|regN:r1|Q[3] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.044      ; 3.152      ;
; 2.953 ; register_file:rf|regN:r1|Q[3] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.044      ; 3.168      ;
; 2.983 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.042      ; 3.196      ;
; 3.007 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.044      ; 3.222      ;
; 3.151 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.099      ; 3.421      ;
; 3.161 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.064      ; 3.396      ;
; 3.269 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.099      ; 3.539      ;
; 3.465 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.042      ; 3.678      ;
; 3.549 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.086      ; 3.806      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -1.182 ; -8.478            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.587 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -16.422                         ;
+-------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                          ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -1.182 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.014     ; 2.175      ;
; -1.128 ; regN:pc|Q[1]                  ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.046     ; 2.089      ;
; -1.108 ; regN:pc|Q[2]                  ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.046     ; 2.069      ;
; -1.106 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.024     ; 2.089      ;
; -1.106 ; regN:pc|Q[3]                  ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.046     ; 2.067      ;
; -1.104 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.014     ; 2.097      ;
; -1.070 ; regN:pc|Q[0]                  ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.046     ; 2.031      ;
; -1.056 ; regN:pc|Q[1]                  ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.060     ; 2.003      ;
; -1.050 ; regN:pc|Q[1]                  ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.046     ; 2.011      ;
; -1.036 ; regN:pc|Q[2]                  ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.060     ; 1.983      ;
; -1.034 ; regN:pc|Q[3]                  ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.060     ; 1.981      ;
; -1.030 ; regN:pc|Q[2]                  ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.046     ; 1.991      ;
; -1.028 ; regN:pc|Q[3]                  ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.046     ; 1.989      ;
; -1.013 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.028     ; 1.992      ;
; -0.998 ; regN:pc|Q[0]                  ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.060     ; 1.945      ;
; -0.992 ; regN:pc|Q[0]                  ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.046     ; 1.953      ;
; -0.989 ; register_file:rf|regN:r1|Q[3] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.025     ; 1.971      ;
; -0.941 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.906      ;
; -0.935 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.028     ; 1.914      ;
; -0.926 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.025     ; 1.908      ;
; -0.918 ; register_file:rf|regN:r1|Q[3] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.025     ; 1.900      ;
; -0.910 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.025     ; 1.892      ;
; -0.879 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.843      ;
; -0.879 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.024     ; 1.862      ;
; -0.878 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.024     ; 1.861      ;
; -0.860 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.014     ; 1.853      ;
; -0.856 ; regN:pc|Q[2]                  ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 1.000        ; -0.161     ; 1.702      ;
; -0.848 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.025     ; 1.830      ;
; -0.842 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.806      ;
; -0.834 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; 0.079      ; 1.920      ;
; -0.832 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.025     ; 1.814      ;
; -0.829 ; regN:pc|Q[1]                  ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.060     ; 1.776      ;
; -0.828 ; regN:pc|Q[2]                  ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.788      ;
; -0.828 ; regN:pc|Q[1]                  ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.060     ; 1.775      ;
; -0.809 ; regN:pc|Q[2]                  ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.060     ; 1.756      ;
; -0.808 ; regN:pc|Q[2]                  ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.060     ; 1.755      ;
; -0.807 ; regN:pc|Q[3]                  ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.060     ; 1.754      ;
; -0.806 ; regN:pc|Q[1]                  ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.046     ; 1.767      ;
; -0.806 ; regN:pc|Q[3]                  ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.060     ; 1.753      ;
; -0.797 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; -0.024     ; 1.780      ;
; -0.786 ; regN:pc|Q[2]                  ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.046     ; 1.747      ;
; -0.784 ; regN:pc|Q[3]                  ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.046     ; 1.745      ;
; -0.777 ; regN:pc|Q[1]                  ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 1.000        ; -0.161     ; 1.623      ;
; -0.771 ; regN:pc|Q[0]                  ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.060     ; 1.718      ;
; -0.771 ; regN:pc|Q[3]                  ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.731      ;
; -0.770 ; regN:pc|Q[0]                  ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.060     ; 1.717      ;
; -0.762 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 1.000        ; 0.065      ; 1.834      ;
; -0.756 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; 0.079      ; 1.842      ;
; -0.749 ; regN:pc|Q[1]                  ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.709      ;
; -0.748 ; regN:pc|Q[0]                  ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.046     ; 1.709      ;
; -0.734 ; regN:pc|Q[3]                  ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 1.000        ; -0.161     ; 1.580      ;
; -0.714 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.679      ;
; -0.713 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.042     ; 1.678      ;
; -0.711 ; register_file:rf|regN:r3|Q[3] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.014     ; 1.704      ;
; -0.710 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 1.000        ; -0.143     ; 1.574      ;
; -0.706 ; register_file:rf|regN:r1|Q[3] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.670      ;
; -0.703 ; register_file:rf|regN:r1|Q[3] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.667      ;
; -0.691 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.028     ; 1.670      ;
; -0.682 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 1.000        ; -0.029     ; 1.660      ;
; -0.632 ; regN:pc|Q[0]                  ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 1.000        ; -0.161     ; 1.478      ;
; -0.631 ; regN:pc|Q[0]                  ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 1.000        ; -0.047     ; 1.591      ;
; -0.631 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.595      ;
; -0.630 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.594      ;
; -0.625 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.025     ; 1.607      ;
; -0.615 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.579      ;
; -0.614 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.043     ; 1.578      ;
; -0.588 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.025     ; 1.570      ;
; -0.570 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 1.000        ; -0.155     ; 1.422      ;
; -0.553 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 1.000        ; -0.052     ; 1.508      ;
; -0.551 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; -0.014     ; 1.544      ;
; -0.535 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; 0.065      ; 1.607      ;
; -0.534 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; 0.065      ; 1.606      ;
; -0.532 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 1.000        ; -0.140     ; 1.399      ;
; -0.515 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 1.000        ; -0.037     ; 1.485      ;
; -0.512 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 1.000        ; 0.079      ; 1.598      ;
; -0.476 ; register_file:rf|regN:r3|Q[3] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.014     ; 1.469      ;
; -0.457 ; regN:pc|Q[2]                  ; regN:pc|Q[3]                  ; clock        ; clock       ; 1.000        ; -0.026     ; 1.438      ;
; -0.457 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 1.000        ; -0.014     ; 1.450      ;
; -0.432 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 1.000        ; -0.036     ; 1.403      ;
; -0.415 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 1.000        ; 0.067      ; 1.489      ;
; -0.408 ; register_file:rf|regN:r3|Q[3] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.024     ; 1.391      ;
; -0.385 ; regN:pc|Q[1]                  ; regN:pc|Q[3]                  ; clock        ; clock       ; 1.000        ; -0.026     ; 1.366      ;
; -0.379 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 1.000        ; -0.014     ; 1.372      ;
; -0.377 ; regN:pc|Q[0]                  ; regN:pc|Q[3]                  ; clock        ; clock       ; 1.000        ; -0.026     ; 1.358      ;
; -0.285 ; regN:pc|Q[2]                  ; regN:pc|Q[2]                  ; clock        ; clock       ; 1.000        ; -0.022     ; 1.270      ;
; -0.256 ; register_file:rf|regN:r3|Q[3] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.024     ; 1.239      ;
; -0.218 ; regN:pc|Q[1]                  ; regN:pc|Q[2]                  ; clock        ; clock       ; 1.000        ; -0.026     ; 1.199      ;
; -0.195 ; regN:pc|Q[3]                  ; regN:pc|Q[3]                  ; clock        ; clock       ; 1.000        ; -0.026     ; 1.176      ;
; -0.154 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 1.000        ; -0.024     ; 1.137      ;
; -0.153 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 1.000        ; -0.024     ; 1.136      ;
; -0.056 ; regN:pc|Q[0]                  ; regN:pc|Q[2]                  ; clock        ; clock       ; 1.000        ; -0.026     ; 1.037      ;
; -0.043 ; regN:pc|Q[1]                  ; regN:pc|Q[1]                  ; clock        ; clock       ; 1.000        ; -0.022     ; 1.028      ;
; 0.060  ; regN:pc|Q[0]                  ; regN:pc|Q[0]                  ; clock        ; clock       ; 1.000        ; -0.022     ; 0.925      ;
; 0.119  ; regN:pc|Q[0]                  ; regN:pc|Q[1]                  ; clock        ; clock       ; 1.000        ; -0.026     ; 0.862      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                          ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.587 ; regN:pc|Q[3]                  ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 0.000        ; 0.012      ; 0.683      ;
; 0.600 ; regN:pc|Q[3]                  ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 0.000        ; -0.084     ; 0.600      ;
; 0.638 ; regN:pc|Q[0]                  ; regN:pc|Q[1]                  ; clock        ; clock       ; 0.000        ; 0.026      ; 0.748      ;
; 0.716 ; regN:pc|Q[3]                  ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.020      ; 0.820      ;
; 0.718 ; regN:pc|Q[3]                  ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.020      ; 0.822      ;
; 0.746 ; regN:pc|Q[0]                  ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 0.000        ; 0.012      ; 0.842      ;
; 0.759 ; regN:pc|Q[0]                  ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 0.000        ; -0.084     ; 0.759      ;
; 0.766 ; regN:pc|Q[0]                  ; regN:pc|Q[0]                  ; clock        ; clock       ; 0.000        ; 0.022      ; 0.872      ;
; 0.783 ; regN:pc|Q[1]                  ; regN:pc|Q[1]                  ; clock        ; clock       ; 0.000        ; 0.022      ; 0.889      ;
; 0.797 ; regN:pc|Q[0]                  ; regN:pc|Q[2]                  ; clock        ; clock       ; 0.000        ; 0.026      ; 0.907      ;
; 0.800 ; regN:pc|Q[0]                  ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.020      ; 0.904      ;
; 0.803 ; regN:pc|Q[0]                  ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.020      ; 0.907      ;
; 0.864 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.043      ; 0.991      ;
; 0.870 ; regN:pc|Q[3]                  ; regN:pc|Q[3]                  ; clock        ; clock       ; 0.000        ; 0.026      ; 0.980      ;
; 0.888 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.024      ; 0.996      ;
; 0.890 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.024      ; 0.998      ;
; 0.902 ; regN:pc|Q[2]                  ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.020      ; 1.006      ;
; 0.905 ; regN:pc|Q[2]                  ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.020      ; 1.009      ;
; 0.905 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 0.000        ; 0.143      ; 1.132      ;
; 0.909 ; regN:pc|Q[1]                  ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.020      ; 1.013      ;
; 0.924 ; register_file:rf|regN:r3|Q[3] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.024      ; 1.032      ;
; 0.926 ; register_file:rf|regN:r3|Q[3] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.024      ; 1.034      ;
; 0.929 ; regN:pc|Q[3]                  ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.035      ; 1.048      ;
; 0.935 ; regN:pc|Q[1]                  ; regN:pc|Q[2]                  ; clock        ; clock       ; 0.000        ; 0.026      ; 1.045      ;
; 0.937 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.014      ; 1.035      ;
; 0.939 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 0.000        ; 0.036      ; 1.059      ;
; 0.977 ; regN:pc|Q[1]                  ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.020      ; 1.081      ;
; 0.983 ; regN:pc|Q[2]                  ; regN:pc|Q[2]                  ; clock        ; clock       ; 0.000        ; 0.022      ; 1.089      ;
; 0.994 ; regN:pc|Q[3]                  ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.035      ; 1.113      ;
; 0.999 ; regN:pc|Q[3]                  ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.035      ; 1.118      ;
; 1.009 ; regN:pc|Q[0]                  ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.035      ; 1.128      ;
; 1.011 ; regN:pc|Q[0]                  ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.035      ; 1.130      ;
; 1.011 ; regN:pc|Q[0]                  ; regN:pc|Q[3]                  ; clock        ; clock       ; 0.000        ; 0.026      ; 1.121      ;
; 1.028 ; regN:pc|Q[1]                  ; regN:pc|Q[3]                  ; clock        ; clock       ; 0.000        ; 0.026      ; 1.138      ;
; 1.034 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 0.000        ; 0.028      ; 1.146      ;
; 1.038 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.025      ; 1.147      ;
; 1.040 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.155      ; 1.279      ;
; 1.054 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.014      ; 1.152      ;
; 1.056 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.014      ; 1.154      ;
; 1.060 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.140      ; 1.284      ;
; 1.062 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.140      ; 1.286      ;
; 1.068 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 0.000        ; -0.079     ; 1.073      ;
; 1.070 ; regN:pc|Q[2]                  ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.035      ; 1.189      ;
; 1.081 ; regN:pc|Q[0]                  ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.035      ; 1.200      ;
; 1.087 ; regN:pc|Q[2]                  ; regN:pc|Q[3]                  ; clock        ; clock       ; 0.000        ; 0.026      ; 1.197      ;
; 1.095 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.043      ; 1.222      ;
; 1.108 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.024      ; 1.216      ;
; 1.113 ; regN:pc|Q[2]                  ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.035      ; 1.232      ;
; 1.120 ; regN:pc|Q[1]                  ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.035      ; 1.239      ;
; 1.120 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.024      ; 1.228      ;
; 1.127 ; regN:pc|Q[0]                  ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.020      ; 1.231      ;
; 1.133 ; register_file:rf|regN:r3|Q[3] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.043      ; 1.260      ;
; 1.134 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 0.000        ; 0.042      ; 1.260      ;
; 1.136 ; regN:pc|Q[1]                  ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.035      ; 1.255      ;
; 1.138 ; regN:pc|Q[1]                  ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.035      ; 1.257      ;
; 1.139 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 0.000        ; 0.029      ; 1.252      ;
; 1.152 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.025      ; 1.261      ;
; 1.162 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 0.000        ; -0.067     ; 1.179      ;
; 1.164 ; register_file:rf|regN:r3|Q[2] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.043      ; 1.291      ;
; 1.168 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 0.000        ; -0.065     ; 1.187      ;
; 1.179 ; register_file:rf|regN:r1|Q[3] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.014      ; 1.277      ;
; 1.182 ; regN:pc|Q[1]                  ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.020      ; 1.286      ;
; 1.183 ; regN:pc|Q[2]                  ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.035      ; 1.302      ;
; 1.189 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.025      ; 1.298      ;
; 1.198 ; register_file:rf|regN:r3|Q[3] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.043      ; 1.325      ;
; 1.207 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.014      ; 1.305      ;
; 1.208 ; regN:pc|Q[2]                  ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 0.000        ; 0.012      ; 1.304      ;
; 1.210 ; regN:pc|Q[1]                  ; register_file:rf|regN:r3|Q[1] ; clock        ; clock       ; 0.000        ; 0.012      ; 1.306      ;
; 1.231 ; regN:pc|Q[2]                  ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 0.000        ; -0.084     ; 1.231      ;
; 1.233 ; regN:pc|Q[1]                  ; register_file:rf|regN:r1|Q[1] ; clock        ; clock       ; 0.000        ; -0.084     ; 1.233      ;
; 1.239 ; regN:pc|Q[3]                  ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.020      ; 1.343      ;
; 1.243 ; register_file:rf|regN:r1|Q[3] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.014      ; 1.341      ;
; 1.264 ; regN:pc|Q[2]                  ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.020      ; 1.368      ;
; 1.269 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.025      ; 1.378      ;
; 1.271 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.155      ; 1.510      ;
; 1.274 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.014      ; 1.372      ;
; 1.280 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.140      ; 1.504      ;
; 1.316 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.052      ; 1.452      ;
; 1.327 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.043      ; 1.454      ;
; 1.336 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r3|Q[0] ; clock        ; clock       ; 0.000        ; 0.037      ; 1.457      ;
; 1.338 ; register_file:rf|regN:r1|Q[2] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.025      ; 1.447      ;
; 1.338 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.037      ; 1.459      ;
; 1.340 ; register_file:rf|regN:r1|Q[1] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.155      ; 1.579      ;
; 1.425 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.014      ; 1.523      ;
; 1.448 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r1|Q[2] ; clock        ; clock       ; 0.000        ; 0.043      ; 1.575      ;
; 1.458 ; register_file:rf|regN:r1|Q[3] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.025      ; 1.567      ;
; 1.461 ; register_file:rf|regN:r1|Q[3] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.025      ; 1.570      ;
; 1.474 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r3|Q[3] ; clock        ; clock       ; 0.000        ; 0.024      ; 1.582      ;
; 1.489 ; register_file:rf|regN:r1|Q[0] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.025      ; 1.598      ;
; 1.547 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r1|Q[0] ; clock        ; clock       ; 0.000        ; 0.052      ; 1.683      ;
; 1.556 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.037      ; 1.677      ;
; 1.616 ; register_file:rf|regN:r3|Q[1] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.052      ; 1.752      ;
; 1.692 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r3|Q[2] ; clock        ; clock       ; 0.000        ; 0.024      ; 1.800      ;
; 1.748 ; register_file:rf|regN:r3|Q[0] ; register_file:rf|regN:r1|Q[3] ; clock        ; clock       ; 0.000        ; 0.043      ; 1.875      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.548  ; 0.587 ; N/A      ; N/A     ; -3.000              ;
;  clock           ; -3.548  ; 0.587 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -30.24  ; 0.0   ; 0.0      ; 0.0     ; -18.42              ;
;  clock           ; -30.240 ; 0.000 ; N/A      ; N/A     ; -18.420             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; current_pc[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; current_pc[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; current_pc[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; current_pc[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; current_pc[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; current_pc[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; current_pc[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; current_pc[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; result[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; current_pc[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; current_pc[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; current_pc[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; current_pc[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; result[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; current_pc[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; current_pc[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; current_pc[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; current_pc[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; result[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 650      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 650      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 12    ; 12   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 46    ; 46   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; current_pc[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; current_pc[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; current_pc[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; current_pc[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; current_pc[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; current_pc[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; current_pc[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; current_pc[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; result[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Oct 03 16:36:54 2023
Info: Command: quartus_sta add_isa -c add_isa
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'add_isa.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.548
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.548             -30.240 clock 
Info (332146): Worst-case hold slack is 1.232
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.232               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -18.420 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.143             -26.371 clock 
Info (332146): Worst-case hold slack is 1.117
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.117               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -18.420 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.182              -8.478 clock 
Info (332146): Worst-case hold slack is 0.587
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.587               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -16.422 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4849 megabytes
    Info: Processing ended: Tue Oct 03 16:36:58 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01


