# 64-bit ARM CPU with 5-stages Pipelining

# supported instructions set:

![image](https://user-images.githubusercontent.com/58502695/138541046-79776842-4451-4540-9aea-f2fc4b1f050b.png)

# datapath and pipeline logics

![image](https://user-images.githubusercontent.com/58502695/140633892-0261710d-aac0-4e6c-99c9-169754842185.png)

(source: https://www.cise.ufl.edu/~mssz/CompOrg/CDA-pipe.html)

![image](https://user-images.githubusercontent.com/58502695/140633924-342f640d-91ab-4900-bbda-fdf7fc2a2d03.png)

(source: https://www.cise.ufl.edu/~mssz/CompOrg/CDA-pipe.html)
