// Seed: 961204778
module module_0;
  logic [-1 : -1 'b0] id_1;
  assign module_2._id_6 = 0;
  assign module_1.id_3  = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    input tri0 id_2,
    output supply0 id_3,
    input supply0 id_4,
    input uwire id_5,
    input tri id_6,
    input wand id_7
);
  wand id_9;
  ;
  assign id_9 = -1'd0 - 1 * 1;
  wire id_10;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_6 = 32'd74
) (
    input wand id_0,
    output wand id_1,
    output tri id_2,
    input supply1 id_3,
    output tri id_4,
    input uwire id_5,
    input tri _id_6
);
  supply0 [id_6 : 1] id_8 = 1;
  module_0 modCall_1 ();
endmodule
