// Seed: 1005952321
module module_0 (
    input  uwire id_0,
    output wire  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  tri1  id_4,
    output tri0  id_5,
    output uwire id_6,
    input  wire  id_7,
    output uwire id_8,
    output wor   id_9
);
  tri0 id_11 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    output tri1 id_2,
    output logic id_3,
    input logic id_4,
    input tri id_5,
    output wor id_6,
    output uwire id_7,
    input supply0 id_8,
    output wire id_9,
    output tri0 id_10,
    output tri id_11,
    output wand id_12,
    output logic id_13,
    input tri0 id_14,
    input uwire id_15,
    input tri0 id_16
);
  assign id_3 = id_14 ? 1 : 1 == 1;
  tri1 id_18;
  assign id_11 = 1 - 1 && id_1;
  module_0(
      id_15, id_2, id_14, id_14, id_8, id_12, id_6, id_5, id_11, id_10
  );
  always @(~(1) or posedge (1'b0) == id_4 or id_8 == id_18) begin
    id_13 <= 1;
    id_3  <= id_4;
  end
endmodule
