
# Placement Constraints
vlsi.inputs.placement_constraints:
  - path: "ChipTop"
    type: toplevel
    x: 0
    y: 0
    width: 4000
    height: 3000
    margins:
      left: 10
      right: 0
      top: 10
      bottom: 10
  # Place SRAM memory instances
  # data cache
  - path: "ChipTop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_1/rockettile_dcache_data_arrays_0_ext/mem_0_0"
  
    type: hardmacro
    x: 50
    y: 50
    orientation: r90
  #- path: "ChipTop/system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/rockettile_dcache_data_arrays_0/rockettile_dcache_data_arrays_0_ext/mem_0_0"
    #type: hardmacro
    #x: 50
    #y: 800
    #orientation: r90

  # tag array
  - path: "ChipTop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_tag_array_0/rockettile_icache_tag_array_0_ext/mem_0_0"
    type: hardmacro
    x: 50
    y: 1600
    orientation: r90

  # instruction cache
  - path: "ChipTop/system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/rockettile_icache_data_arrays_0_0/rockettile_icache_data_arrays_0_0_ext/mem_0_0"
    type: hardmacro
    x: 50
    y: 2100
    orientation: r90

# Sky130 paths
technology.sky130:
  #sky130A: "/tools/C/elamdf/sky130A" # copied from inst servers which have patched io lefs
  #sky130A: "/tools/commercial/skywater/local/sky130A"
  sram22_sky130_macros: "/home/ff/eecs251b/sky130/sram22_sky130_macros"  

  ##sram22_sky130_macros: "/tools/C/rahulkumar/personal/stac-top/vlsi/sram22_sky130_macros"

  sky130_cds:    "/home/ff/eecs151/fa24/pdk/sky130_release_0.0.4/"
  sky130_scl: "/home/ff/eecs151/fa24/pdk/sky130_scl_9T_0.0.5/"
  # sky130_nda: "/tools/C/elamdf/sky130_scl_9T_0.0.5" # "/tools/commercial/skywater/sky132_cds/LIB/sky130_scl_9T_0.0.3/"
  stdcell_library: "sky130_scl"
  #stdcell_library: "sky130_fd_sc_hd"

# for sky130_scl
technology.core.stackup: "sky130_scl"
#technology.core.stackup: "sky130_fd_sc_hd"
vlsi.technology.placement_site: "CoreSite"

  # normally it's 2,6 which is an issue since the power pins for sky130_scl stdcells are on met1
  #
vlsi.technology:
  routing_layers: [1, 6]

  # default is 2,6
#vlsi.technology.routing_layers: [1,6]

## Specify clock signals
vlsi.inputs.clocks: [ {name: "clock_uncore", period: "40ns", uncertainty: "1ns"} ]


# Power Straps
# # Power straps
par.power_straps_mode: generate
par.generate_power_straps_method: by_tracks
par.blockage_spacing: 2.0
par.blockage_spacing_top_layer: met3
par.generate_power_straps_options:
  by_tracks:
    strap_layers:
      - met2
      - met3
      - met4
      - met5
    pin_layers:
      - met5
    blockage_spacing_met2: 4.0
    blockage_spacing_met4: 2.0
    track_width: 3
    track_width_met5: 1
    track_spacing: 5
    track_start: 10
    track_start_met5: 1
    power_utilization: 0.1
    power_utilization_met4: 0.1
    power_utilization_met5: 0.1
    generate_rail_layer: false # this is done with manual spacing in a hook

# Pin placement constraints
vlsi.inputs.pin_mode: generated
vlsi.inputs.pin.generate_mode: semi_auto
vlsi.inputs.pin.assignments: [
  {pins: "*", layers: ["met2", "met4"], side: "bottom"}
]

# gets overwritten if we leave it in tools for some reason
par.innovus:
  innovus_bin: "/share/instsww/cadence/DDI221/INNOVUS221/bin/innovus"
  version: "221"
  design_flow_effort: "standard"

# SRAM Compiler compiler options
vlsi.core.sram_generator_tool: "hammer.technology.sky130.sram_compiler"
