

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               5232fa0d7b6c1aae217fd1e568d889cc  /home/pli11/Desktop/re_test/ProgPow/progpow_search/sp_clwb_pct/main
Extracting PTX file and ptxas options    1: main.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/sp_clwb_pct/main
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/sp_clwb_pct/main
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/sp_clwb_pct/main
Running md5sum using "md5sum /home/pli11/Desktop/re_test/ProgPow/progpow_search/sp_clwb_pct/main "
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/sp_clwb_pct/main
Extracting specific PTX file named main.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb : hostFun 0x0x412913, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing main.1.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "keccakf_rndc" from 0x100 to 0x160 (global memory space) 1
GPGPU-Sim PTX: allocating shared region for "_ZZ14progpow_searchm8hash32_tmPK5dag_tP14search_resultsbE5c_dag" from 0x0 to 0x4000 (shared memory space)
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file main.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from main.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' : regs=56, lmem=0, smem=16384, cmem=425
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x41cb00; deviceAddress = keccakf_rndc; deviceName = keccakf_rndc
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 96 bytes
GPGPU-Sim PTX registering constant keccakf_rndc (96 bytes) to name mapping
Set Device to current
Resetting device
Generating mining buffers
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd7b279bb8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd7b279c70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd7b279ba8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd7b279ba0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd7b279b98..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffd7b279b94..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 2
GPGPU-Sim PTX: finding reconvergence points for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding dominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding postdominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: reconvergence points for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (main.1.sm_70.ptx:42) @%p1 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (main.1.sm_70.ptx:63) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b8 (main.1.sm_70.ptx:60) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c0 (main.1.sm_70.ptx:63) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12b8 (main.1.sm_70.ptx:645) @%p5 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (main.1.sm_70.ptx:1481) mov.u32 %r1231, -1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12c0 (main.1.sm_70.ptx:646) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa0 (main.1.sm_70.ptx:1065) mov.u32 %r1230, -1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a90 (main.1.sm_70.ptx:1060) @%p9 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a98 (main.1.sm_70.ptx:1061) bra.uni BB0_7;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a98 (main.1.sm_70.ptx:1061) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (main.1.sm_70.ptx:1481) mov.u32 %r1231, -1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2278 (main.1.sm_70.ptx:1477) @%p7 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (main.1.sm_70.ptx:1481) mov.u32 %r1231, -1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2280 (main.1.sm_70.ptx:1478) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa0 (main.1.sm_70.ptx:1065) mov.u32 %r1230, -1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2660 (main.1.sm_70.ptx:1604) @%p26 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26a8 (main.1.sm_70.ptx:1616) add.s32 %r1245, %r1245, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x26b8 (main.1.sm_70.ptx:1618) @%p27 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26c0 (main.1.sm_70.ptx:1620) ld.param.u64 %rd40, [_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb_param_2];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x26d0 (main.1.sm_70.ptx:1622) @%p28 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2908 (main.1.sm_70.ptx:1769) ret;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x26f8 (main.1.sm_70.ptx:1628) @%p29 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2908 (main.1.sm_70.ptx:1769) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'.
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 2, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 2 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 1: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 1 
gpu_sim_cycle = 1536269
gpu_sim_insn = 276768768
gpu_ipc =     180.1564
gpu_tot_sim_cycle = 1536269
gpu_tot_sim_insn = 276768768
gpu_tot_ipc =     180.1564
gpu_tot_issued_cta = 4
gpu_occupancy = 12.4954% 
gpu_tot_occupancy = 12.4954% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0260
partiton_level_parallism_total  =       0.0260
partiton_level_parallism_util =       2.6578
partiton_level_parallism_util_total  =       2.6578
L2_BW  =       0.9417 GB/Sec
L2_BW_total  =       0.9417 GB/Sec
gpu_total_sim_rate=62702

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 273408
	L1D_total_cache_misses = 11264
	L1D_total_cache_miss_rate = 0.0412
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 264192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9216

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267352, 267352, 267352, 267352, 267352, 267352, 267352, 267352, 
gpgpu_n_tot_thrd_icount = 276914176
gpgpu_n_tot_w_icount = 8653568
gpgpu_n_stall_shd_mem = 765952
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3072
gpgpu_n_mem_write_global = 36864
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1053696
gpgpu_n_store_insn = 27648
gpgpu_n_shmem_insn = 11550720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6144
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 497664
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 240224
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28064
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12	W0_Idle:218240	W0_Scoreboard:15720220	W1:0	W2:4096	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8551168
single_issue_nums: WS0:2138816	WS1:2138816	WS2:2138816	WS3:2138816	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 589824 {8:27648,40:9216,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40960 {40:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 294912 {8:36864,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40960 {40:1024,}
maxmflatency = 1320 
max_icnt2mem_latency = 467 
maxmrqlatency = 69 
max_icnt2sh_latency = 435 
averagemflatency = 523 
avg_icnt2mem_latency = 25 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 47 
mrq_lat_table:3035 	2245 	1804 	1270 	884 	389 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11944 	8556 	19249 	187 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	22985 	2153 	836 	8514 	1885 	1397 	1306 	860 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	9358 	3432 	4554 	6166 	5582 	6306 	4131 	407 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	15 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1516715   1516165         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:   1516734   1516188         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:   1516982   1516444         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:   1517004   1516465         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:   1516912   1516481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:   1517236   1516508         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:   1517141   1516417         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:   1517164   1516441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:   1517072   1516353         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:   1517156   1516378         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:   1516890   1516116         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:   1516912   1516141         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:   1516932   1516306         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:   1516959   1516333         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:   1517173   1516418         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:   1517196   1516447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:   1516566   1515823         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:   1516590   1515850         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:   1516699   1516113         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:   1516723   1516138         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:   1516631   1516044         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:   1516661   1516072         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:   1516570   1515984         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:   1516594   1516009         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:   1516506   1515925         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:   1516531   1515952         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:   1516272   1515691         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:   1516370   1515719         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:   1516390   1515744         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:   1516410   1515771         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:   1516493   1515969         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:   1516518   1516016         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 96.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 96.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 96.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 96.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 98.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 99.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 98.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 97.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 96.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 96.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 96.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 68.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 67.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 66.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 66.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 66.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 66.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 66.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 66.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 66.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 66.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 67.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 9632/128 = 75.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       311       222         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       304       221         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       309       220         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       311       221         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       309       221         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       322       163         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       322       171         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       325       177         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       336       177         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       333       177         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       329       177         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       340       170         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       358       145         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       368       145         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       370       152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       374       148         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       240       144         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       237       145         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       209       143         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       183       140         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       179       150         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       182       149         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       171       152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       174       150         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       173       150         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       171       146         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       170       150         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       196       152         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       228       147         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       221       160         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       220       172         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       219       171         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 13822
min_bank_accesses = 0!
chip skew: 533/317 = 1.68
average mf latency per bank:
dram[0]:       2084      1345    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1116      1347    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1070      1342    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1058      1317    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1067      1349    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1040      1793    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1063      1745    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1065      1750    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1040      1705    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1042      1695    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1066      1731    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1035      1739    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        981      2021    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        953      2036    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        966      1981    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        920      2002    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       1275      2085    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       1291      2035    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       1441      2041    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       1639      2114    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       1697      1989    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       1643      1987    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       1774      1957    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       1722      1979    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       1727      1983    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       1761      2024    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       1768      1960    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       1574      1936    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       1352      2006    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       1381      1845    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       1385      1743    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       1333      1716    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1303      1113         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:       1291      1115         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:       1320      1100         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:       1281      1125         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:       1047      1067         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:       1109      1006         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:       1111       986         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:       1113      1056         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:       1152      1041         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:       1109      1005         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:       1111      1064         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:       1128      1050         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:       1114       985         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:       1032      1012         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:       1103      1091         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:       1095      1016         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:       1076      1033         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:       1091      1002         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:       1018      1007         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:       1020      1024         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:       1051      1010         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:       1002      1039         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:       1046      1013         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:       1043      1045         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:       1001      1047         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:       1075      1017         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:       1009       985         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:       1058      1021         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:       1144       988         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:       1156      1025         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:       1181      1010         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:       1094      1020         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153004 n_act=4 n_pre=2 n_ref_event=0 n_req=328 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=533 bw_util=0.0004759
n_activity=1521 dram_eff=0.3609
bk0: 8a 1153136i bk1: 8a 1153244i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987805
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993590
Bank_Level_Parallism = 1.008515
Bank_Level_Parallism_Col = 1.008746
Bank_Level_Parallism_Ready = 1.005464
write_to_read_ratio_blp_rw_average = 0.949466
GrpLevelPara = 1.008746 

BW Util details:
bwutil = 0.000476 
total_CMD = 1153559 
util_bw = 549 
Wasted_Col = 484 
Wasted_Row = 24 
Idle = 1152502 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 442 
rwq = 0 
CCDLc_limit_alone = 442 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153004 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 533 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 328 
total_req = 549 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 549 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000481 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00177798
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153012 n_act=4 n_pre=2 n_ref_event=0 n_req=329 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=525 bw_util=0.000469
n_activity=1540 dram_eff=0.3513
bk0: 8a 1153158i bk1: 8a 1153247i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987842
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993610
Bank_Level_Parallism = 1.001923
Bank_Level_Parallism_Col = 1.001976
Bank_Level_Parallism_Ready = 1.003697
write_to_read_ratio_blp_rw_average = 0.948617
GrpLevelPara = 1.001976 

BW Util details:
bwutil = 0.000469 
total_CMD = 1153559 
util_bw = 541 
Wasted_Col = 475 
Wasted_Row = 24 
Idle = 1152519 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 433 
rwq = 0 
CCDLc_limit_alone = 433 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153012 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 525 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 329 
total_req = 541 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 541 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000469 
Either_Row_CoL_Bus_Util = 0.000474 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00183952
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153008 n_act=4 n_pre=2 n_ref_event=0 n_req=329 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=529 bw_util=0.0004725
n_activity=1543 dram_eff=0.3532
bk0: 8a 1153148i bk1: 8a 1153256i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987842
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993610
Bank_Level_Parallism = 1.012621
Bank_Level_Parallism_Col = 1.012974
Bank_Level_Parallism_Ready = 1.005505
write_to_read_ratio_blp_rw_average = 0.948104
GrpLevelPara = 1.012974 

BW Util details:
bwutil = 0.000472 
total_CMD = 1153559 
util_bw = 545 
Wasted_Col = 461 
Wasted_Row = 24 
Idle = 1152529 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 419 
rwq = 0 
CCDLc_limit_alone = 419 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153008 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 529 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 329 
total_req = 545 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 545 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000472 
Either_Row_CoL_Bus_Util = 0.000478 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00188113
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153005 n_act=4 n_pre=2 n_ref_event=0 n_req=329 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=532 bw_util=0.0004751
n_activity=1523 dram_eff=0.3598
bk0: 8a 1153136i bk1: 8a 1153251i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987842
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993610
Bank_Level_Parallism = 1.011450
Bank_Level_Parallism_Col = 1.011765
Bank_Level_Parallism_Ready = 1.003650
write_to_read_ratio_blp_rw_average = 0.949020
GrpLevelPara = 1.011765 

BW Util details:
bwutil = 0.000475 
total_CMD = 1153559 
util_bw = 548 
Wasted_Col = 476 
Wasted_Row = 24 
Idle = 1152511 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 434 
rwq = 0 
CCDLc_limit_alone = 434 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153005 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 532 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 329 
total_req = 548 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 548 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000475 
Either_Row_CoL_Bus_Util = 0.000480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00183172
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153007 n_act=4 n_pre=2 n_ref_event=0 n_req=332 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=530 bw_util=0.0004733
n_activity=1587 dram_eff=0.344
bk0: 8a 1153157i bk1: 8a 1153253i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987952
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993671
Bank_Level_Parallism = 1.009709
Bank_Level_Parallism_Col = 1.009980
Bank_Level_Parallism_Ready = 1.003663
write_to_read_ratio_blp_rw_average = 0.948104
GrpLevelPara = 1.009980 

BW Util details:
bwutil = 0.000473 
total_CMD = 1153559 
util_bw = 546 
Wasted_Col = 460 
Wasted_Row = 24 
Idle = 1152529 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 418 
rwq = 0 
CCDLc_limit_alone = 418 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153007 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 530 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 332 
total_req = 546 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 546 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000479 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00140175
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153052 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=485 bw_util=0.0004343
n_activity=1513 dram_eff=0.3311
bk0: 8a 1153129i bk1: 8a 1153384i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.006417
Bank_Level_Parallism_Col = 1.006615
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.942668
GrpLevelPara = 1.006615 

BW Util details:
bwutil = 0.000434 
total_CMD = 1153559 
util_bw = 501 
Wasted_Col = 410 
Wasted_Row = 24 
Idle = 1152624 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 368 
rwq = 0 
CCDLc_limit_alone = 368 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153052 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 485 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 501 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 501 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000434 
Either_Row_CoL_Bus_Util = 0.000440 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001324 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00132373
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153044 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=493 bw_util=0.0004412
n_activity=1495 dram_eff=0.3405
bk0: 8a 1153122i bk1: 8a 1153361i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.014629
Bank_Level_Parallism_Col = 1.015070
Bank_Level_Parallism_Ready = 1.003929
write_to_read_ratio_blp_rw_average = 0.944026
GrpLevelPara = 1.015070 

BW Util details:
bwutil = 0.000441 
total_CMD = 1153559 
util_bw = 509 
Wasted_Col = 424 
Wasted_Row = 24 
Idle = 1152602 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 382 
rwq = 0 
CCDLc_limit_alone = 382 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153044 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 493 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 509 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 509 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000441 
Either_Row_CoL_Bus_Util = 0.000446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00138094
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153035 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=502 bw_util=0.000449
n_activity=1521 dram_eff=0.3406
bk0: 8a 1153122i bk1: 8a 1153339i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.008122
Bank_Level_Parallism_Col = 1.008359
Bank_Level_Parallism_Ready = 1.001930
write_to_read_ratio_blp_rw_average = 0.945664
GrpLevelPara = 1.008359 

BW Util details:
bwutil = 0.000449 
total_CMD = 1153559 
util_bw = 518 
Wasted_Col = 443 
Wasted_Row = 24 
Idle = 1152574 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 401 
rwq = 0 
CCDLc_limit_alone = 401 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153035 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 502 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 518 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 518 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000449 
Either_Row_CoL_Bus_Util = 0.000454 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00144769
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153024 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=513 bw_util=0.0004586
n_activity=1511 dram_eff=0.3501
bk0: 8a 1153093i bk1: 8a 1153341i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.010902
Bank_Level_Parallism_Col = 1.011213
Bank_Level_Parallism_Ready = 1.001890
write_to_read_ratio_blp_rw_average = 0.946993
GrpLevelPara = 1.011213 

BW Util details:
bwutil = 0.000459 
total_CMD = 1153559 
util_bw = 529 
Wasted_Col = 456 
Wasted_Row = 24 
Idle = 1152550 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 414 
rwq = 0 
CCDLc_limit_alone = 414 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153024 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 513 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 529 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 529 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0014763
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153027 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=510 bw_util=0.000456
n_activity=1505 dram_eff=0.3495
bk0: 8a 1153098i bk1: 8a 1153338i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.004936
Bank_Level_Parallism_Col = 1.005076
Bank_Level_Parallism_Ready = 1.001901
write_to_read_ratio_blp_rw_average = 0.947208
GrpLevelPara = 1.005076 

BW Util details:
bwutil = 0.000456 
total_CMD = 1153559 
util_bw = 526 
Wasted_Col = 463 
Wasted_Row = 24 
Idle = 1152546 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 421 
rwq = 0 
CCDLc_limit_alone = 421 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153027 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 510 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 526 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 526 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000456 
Either_Row_CoL_Bus_Util = 0.000461 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00133327
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153031 n_act=4 n_pre=2 n_ref_event=0 n_req=335 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=506 bw_util=0.0004525
n_activity=1515 dram_eff=0.3446
bk0: 8a 1153111i bk1: 8a 1153348i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988060
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993730
Bank_Level_Parallism = 1.010163
Bank_Level_Parallism_Col = 1.010460
Bank_Level_Parallism_Ready = 1.001916
write_to_read_ratio_blp_rw_average = 0.945607
GrpLevelPara = 1.010460 

BW Util details:
bwutil = 0.000453 
total_CMD = 1153559 
util_bw = 522 
Wasted_Col = 438 
Wasted_Row = 24 
Idle = 1152575 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 396 
rwq = 0 
CCDLc_limit_alone = 396 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153031 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 506 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 335 
total_req = 522 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 522 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000453 
Either_Row_CoL_Bus_Util = 0.000458 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00135407
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153027 n_act=4 n_pre=2 n_ref_event=0 n_req=333 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=510 bw_util=0.000456
n_activity=1529 dram_eff=0.344
bk0: 8a 1153081i bk1: 8a 1153366i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987988
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993691
Bank_Level_Parallism = 1.009045
Bank_Level_Parallism_Col = 1.009307
Bank_Level_Parallism_Ready = 1.001901
write_to_read_ratio_blp_rw_average = 0.946225
GrpLevelPara = 1.009307 

BW Util details:
bwutil = 0.000456 
total_CMD = 1153559 
util_bw = 526 
Wasted_Col = 445 
Wasted_Row = 24 
Idle = 1152564 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 403 
rwq = 0 
CCDLc_limit_alone = 403 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153027 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 510 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 333 
total_req = 526 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 526 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000456 
Either_Row_CoL_Bus_Util = 0.000461 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001306 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00130639
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153034 n_act=4 n_pre=2 n_ref_event=0 n_req=330 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=503 bw_util=0.0004499
n_activity=1534 dram_eff=0.3383
bk0: 8a 1153041i bk1: 8a 1153428i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987879
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993631
Bank_Level_Parallism = 1.009278
Bank_Level_Parallism_Col = 1.009554
Bank_Level_Parallism_Ready = 1.005780
write_to_read_ratio_blp_rw_average = 0.944798
GrpLevelPara = 1.009554 

BW Util details:
bwutil = 0.000450 
total_CMD = 1153559 
util_bw = 519 
Wasted_Col = 427 
Wasted_Row = 24 
Idle = 1152589 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 385 
rwq = 0 
CCDLc_limit_alone = 385 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153034 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 503 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 330 
total_req = 519 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 519 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000450 
Either_Row_CoL_Bus_Util = 0.000455 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00142862
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153024 n_act=4 n_pre=2 n_ref_event=0 n_req=328 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=513 bw_util=0.0004586
n_activity=1582 dram_eff=0.3344
bk0: 8a 1153020i bk1: 8a 1153436i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987805
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993590
Bank_Level_Parallism = 1.013306
Bank_Level_Parallism_Col = 1.013699
Bank_Level_Parallism_Ready = 1.003781
write_to_read_ratio_blp_rw_average = 0.945205
GrpLevelPara = 1.013699 

BW Util details:
bwutil = 0.000459 
total_CMD = 1153559 
util_bw = 529 
Wasted_Col = 424 
Wasted_Row = 24 
Idle = 1152582 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 382 
rwq = 0 
CCDLc_limit_alone = 382 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153024 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 513 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 328 
total_req = 529 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 529 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000459 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00120063
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153015 n_act=4 n_pre=2 n_ref_event=0 n_req=329 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=522 bw_util=0.0004664
n_activity=1520 dram_eff=0.3539
bk0: 8a 1153003i bk1: 8a 1153416i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987842
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993610
Bank_Level_Parallism = 1.014807
Bank_Level_Parallism_Col = 1.015228
Bank_Level_Parallism_Ready = 1.007435
write_to_read_ratio_blp_rw_average = 0.947208
GrpLevelPara = 1.015228 

BW Util details:
bwutil = 0.000466 
total_CMD = 1153559 
util_bw = 538 
Wasted_Col = 451 
Wasted_Row = 24 
Idle = 1152546 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 409 
rwq = 0 
CCDLc_limit_alone = 409 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153015 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 522 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 329 
total_req = 538 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 538 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000466 
Either_Row_CoL_Bus_Util = 0.000472 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00167308
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153015 n_act=4 n_pre=2 n_ref_event=0 n_req=329 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=522 bw_util=0.0004664
n_activity=1511 dram_eff=0.3561
bk0: 8a 1152995i bk1: 8a 1153416i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987842
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993610
Bank_Level_Parallism = 1.020690
Bank_Level_Parallism_Col = 1.021277
Bank_Level_Parallism_Ready = 1.007435
write_to_read_ratio_blp_rw_average = 0.947315
GrpLevelPara = 1.021277 

BW Util details:
bwutil = 0.000466 
total_CMD = 1153559 
util_bw = 538 
Wasted_Col = 453 
Wasted_Row = 24 
Idle = 1152544 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 411 
rwq = 0 
CCDLc_limit_alone = 411 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153015 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 522 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 329 
total_req = 538 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 538 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000466 
Either_Row_CoL_Bus_Util = 0.000472 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00164361
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153153 n_act=4 n_pre=2 n_ref_event=0 n_req=273 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=384 bw_util=0.0003468
n_activity=1238 dram_eff=0.3231
bk0: 8a 1153204i bk1: 8a 1153426i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985348
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992218
Bank_Level_Parallism = 1.007947
Bank_Level_Parallism_Col = 1.008253
Bank_Level_Parallism_Ready = 1.007500
write_to_read_ratio_blp_rw_average = 0.928473
GrpLevelPara = 1.008253 

BW Util details:
bwutil = 0.000347 
total_CMD = 1153559 
util_bw = 400 
Wasted_Col = 331 
Wasted_Row = 24 
Idle = 1152804 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 289 
rwq = 0 
CCDLc_limit_alone = 289 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153153 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 384 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 273 
total_req = 400 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 400 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000347 
Either_Row_CoL_Bus_Util = 0.000352 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001048 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00104806
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153155 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=382 bw_util=0.000345
n_activity=1277 dram_eff=0.3117
bk0: 8a 1153205i bk1: 8a 1153434i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.004011
Bank_Level_Parallism_Col = 1.004167
Bank_Level_Parallism_Ready = 1.005025
write_to_read_ratio_blp_rw_average = 0.927778
GrpLevelPara = 1.004167 

BW Util details:
bwutil = 0.000345 
total_CMD = 1153559 
util_bw = 398 
Wasted_Col = 326 
Wasted_Row = 24 
Idle = 1152811 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 284 
rwq = 0 
CCDLc_limit_alone = 284 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153155 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 382 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 398 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 398 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000345 
Either_Row_CoL_Bus_Util = 0.000350 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00107753
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153185 n_act=4 n_pre=2 n_ref_event=0 n_req=270 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=352 bw_util=0.000319
n_activity=1212 dram_eff=0.3036
bk0: 8a 1153270i bk1: 8a 1153427i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985185
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992126
Bank_Level_Parallism = 1.017673
Bank_Level_Parallism_Col = 1.018433
Bank_Level_Parallism_Ready = 1.013587
write_to_read_ratio_blp_rw_average = 0.920123
GrpLevelPara = 1.018433 

BW Util details:
bwutil = 0.000319 
total_CMD = 1153559 
util_bw = 368 
Wasted_Col = 287 
Wasted_Row = 24 
Idle = 1152880 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 245 
rwq = 0 
CCDLc_limit_alone = 245 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153185 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 352 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 270 
total_req = 368 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 368 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000319 
Either_Row_CoL_Bus_Util = 0.000324 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000553938
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153214 n_act=4 n_pre=2 n_ref_event=0 n_req=269 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=323 bw_util=0.0002939
n_activity=1199 dram_eff=0.2827
bk0: 8a 1153320i bk1: 8a 1153447i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985130
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992095
Bank_Level_Parallism = 1.018062
Bank_Level_Parallism_Col = 1.018933
Bank_Level_Parallism_Ready = 1.008850
write_to_read_ratio_blp_rw_average = 0.910499
GrpLevelPara = 1.018933 

BW Util details:
bwutil = 0.000294 
total_CMD = 1153559 
util_bw = 339 
Wasted_Col = 246 
Wasted_Row = 24 
Idle = 1152950 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 204 
rwq = 0 
CCDLc_limit_alone = 204 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153214 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 323 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 269 
total_req = 339 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 339 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000366691
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153208 n_act=4 n_pre=2 n_ref_event=0 n_req=268 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=329 bw_util=0.0002991
n_activity=1188 dram_eff=0.2904
bk0: 8a 1153332i bk1: 8a 1153419i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992063
Bank_Level_Parallism = 1.006339
Bank_Level_Parallism_Col = 1.006634
Bank_Level_Parallism_Ready = 1.008696
write_to_read_ratio_blp_rw_average = 0.913765
GrpLevelPara = 1.006634 

BW Util details:
bwutil = 0.000299 
total_CMD = 1153559 
util_bw = 345 
Wasted_Col = 262 
Wasted_Row = 24 
Idle = 1152928 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 220 
rwq = 0 
CCDLc_limit_alone = 220 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153208 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 329 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 268 
total_req = 345 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 345 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000299 
Either_Row_CoL_Bus_Util = 0.000304 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000420438
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153206 n_act=4 n_pre=2 n_ref_event=0 n_req=269 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=331 bw_util=0.0003008
n_activity=1194 dram_eff=0.2906
bk0: 8a 1153326i bk1: 8a 1153420i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985130
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992095
Bank_Level_Parallism = 1.012638
Bank_Level_Parallism_Col = 1.013223
Bank_Level_Parallism_Ready = 1.008646
write_to_read_ratio_blp_rw_average = 0.914050
GrpLevelPara = 1.013223 

BW Util details:
bwutil = 0.000301 
total_CMD = 1153559 
util_bw = 347 
Wasted_Col = 262 
Wasted_Row = 24 
Idle = 1152926 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 220 
rwq = 0 
CCDLc_limit_alone = 220 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153206 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 331 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 269 
total_req = 347 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 347 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000301 
Either_Row_CoL_Bus_Util = 0.000306 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000391831
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153214 n_act=4 n_pre=2 n_ref_event=0 n_req=268 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=323 bw_util=0.0002939
n_activity=1226 dram_eff=0.2765
bk0: 8a 1153357i bk1: 8a 1153408i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992063
Bank_Level_Parallism = 1.004854
Bank_Level_Parallism_Col = 1.005085
Bank_Level_Parallism_Ready = 1.002950
write_to_read_ratio_blp_rw_average = 0.911864
GrpLevelPara = 1.005085 

BW Util details:
bwutil = 0.000294 
total_CMD = 1153559 
util_bw = 339 
Wasted_Col = 255 
Wasted_Row = 24 
Idle = 1152941 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 213 
rwq = 0 
CCDLc_limit_alone = 213 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153214 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 323 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 268 
total_req = 339 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 339 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000382295
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153213 n_act=4 n_pre=2 n_ref_event=0 n_req=268 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=324 bw_util=0.0002947
n_activity=1205 dram_eff=0.2822
bk0: 8a 1153342i bk1: 8a 1153415i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992063
Bank_Level_Parallism = 1.003190
Bank_Level_Parallism_Col = 1.003339
Bank_Level_Parallism_Ready = 1.005882
write_to_read_ratio_blp_rw_average = 0.913189
GrpLevelPara = 1.003339 

BW Util details:
bwutil = 0.000295 
total_CMD = 1153559 
util_bw = 340 
Wasted_Col = 263 
Wasted_Row = 24 
Idle = 1152932 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 221 
rwq = 0 
CCDLc_limit_alone = 221 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153213 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 324 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 268 
total_req = 340 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 340 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000295 
Either_Row_CoL_Bus_Util = 0.000300 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000374 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000374493
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153214 n_act=4 n_pre=2 n_ref_event=0 n_req=269 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=323 bw_util=0.0002939
n_activity=1209 dram_eff=0.2804
bk0: 8a 1153347i bk1: 8a 1153414i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985130
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992095
Bank_Level_Parallism = 1.003205
Bank_Level_Parallism_Col = 1.003356
Bank_Level_Parallism_Ready = 1.005900
write_to_read_ratio_blp_rw_average = 0.912752
GrpLevelPara = 1.003356 

BW Util details:
bwutil = 0.000294 
total_CMD = 1153559 
util_bw = 339 
Wasted_Col = 261 
Wasted_Row = 24 
Idle = 1152935 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 219 
rwq = 0 
CCDLc_limit_alone = 219 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153214 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 323 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 269 
total_req = 339 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 339 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000365824
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153220 n_act=4 n_pre=2 n_ref_event=0 n_req=268 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=317 bw_util=0.0002887
n_activity=1218 dram_eff=0.2734
bk0: 8a 1153354i bk1: 8a 1153434i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985075
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992063
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.908772
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000289 
total_CMD = 1153559 
util_bw = 333 
Wasted_Col = 241 
Wasted_Row = 24 
Idle = 1152961 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 199 
rwq = 0 
CCDLc_limit_alone = 199 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153220 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 317 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 268 
total_req = 333 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 333 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000289 
Either_Row_CoL_Bus_Util = 0.000294 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000340685
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153217 n_act=4 n_pre=2 n_ref_event=0 n_req=269 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=320 bw_util=0.0002913
n_activity=1237 dram_eff=0.2716
bk0: 8a 1153362i bk1: 8a 1153415i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985130
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992095
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.910653
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000291 
total_CMD = 1153559 
util_bw = 336 
Wasted_Col = 250 
Wasted_Row = 24 
Idle = 1152949 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 208 
rwq = 0 
CCDLc_limit_alone = 208 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153217 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 320 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 269 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000291 
Either_Row_CoL_Bus_Util = 0.000296 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000301675
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153189 n_act=4 n_pre=2 n_ref_event=0 n_req=270 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=348 bw_util=0.0003155
n_activity=1238 dram_eff=0.294
bk0: 8a 1153302i bk1: 8a 1153412i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985185
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992126
Bank_Level_Parallism = 1.010495
Bank_Level_Parallism_Col = 1.010955
Bank_Level_Parallism_Ready = 1.008242
write_to_read_ratio_blp_rw_average = 0.918623
GrpLevelPara = 1.010955 

BW Util details:
bwutil = 0.000316 
total_CMD = 1153559 
util_bw = 364 
Wasted_Col = 279 
Wasted_Row = 24 
Idle = 1152892 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 237 
rwq = 0 
CCDLc_limit_alone = 237 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153189 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 348 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 270 
total_req = 364 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 364 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000316 
Either_Row_CoL_Bus_Util = 0.000321 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000606818
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153162 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=375 bw_util=0.000339
n_activity=1255 dram_eff=0.3116
bk0: 8a 1153229i bk1: 8a 1153430i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.006887
Bank_Level_Parallism_Col = 1.007163
Bank_Level_Parallism_Ready = 1.002558
write_to_read_ratio_blp_rw_average = 0.925501
GrpLevelPara = 1.007163 

BW Util details:
bwutil = 0.000339 
total_CMD = 1153559 
util_bw = 391 
Wasted_Col = 311 
Wasted_Row = 24 
Idle = 1152833 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 269 
rwq = 0 
CCDLc_limit_alone = 269 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153162 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 375 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 391 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 391 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000339 
Either_Row_CoL_Bus_Util = 0.000344 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000988246
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153156 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=381 bw_util=0.0003442
n_activity=1268 dram_eff=0.3131
bk0: 8a 1153257i bk1: 8a 1153387i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.009472
Bank_Level_Parallism_Col = 1.009845
Bank_Level_Parallism_Ready = 1.002519
write_to_read_ratio_blp_rw_average = 0.926864
GrpLevelPara = 1.009845 

BW Util details:
bwutil = 0.000344 
total_CMD = 1153559 
util_bw = 397 
Wasted_Col = 318 
Wasted_Row = 24 
Idle = 1152820 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 276 
rwq = 0 
CCDLc_limit_alone = 276 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153156 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 381 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 397 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 397 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000344 
Either_Row_CoL_Bus_Util = 0.000349 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000980 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000980444
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153145 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=392 bw_util=0.0003537
n_activity=1282 dram_eff=0.3183
bk0: 8a 1153254i bk1: 8a 1153360i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.002584
Bank_Level_Parallism_Col = 1.002681
Bank_Level_Parallism_Ready = 1.002451
write_to_read_ratio_blp_rw_average = 0.930295
GrpLevelPara = 1.002681 

BW Util details:
bwutil = 0.000354 
total_CMD = 1153559 
util_bw = 408 
Wasted_Col = 342 
Wasted_Row = 24 
Idle = 1152785 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153145 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 392 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 408 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 408 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000354 
Either_Row_CoL_Bus_Util = 0.000359 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00104979
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1153559 n_nop=1153147 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=390 bw_util=0.000352
n_activity=1296 dram_eff=0.3133
bk0: 8a 1153267i bk1: 8a 1153359i bk2: 0a 1153559i bk3: 0a 1153559i bk4: 0a 1153559i bk5: 0a 1153559i bk6: 0a 1153559i bk7: 0a 1153559i bk8: 0a 1153559i bk9: 0a 1153559i bk10: 0a 1153559i bk11: 0a 1153559i bk12: 0a 1153559i bk13: 0a 1153559i bk14: 0a 1153559i bk15: 0a 1153559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.007916
Bank_Level_Parallism_Col = 1.008219
Bank_Level_Parallism_Ready = 1.002463
write_to_read_ratio_blp_rw_average = 0.928767
GrpLevelPara = 1.008219 

BW Util details:
bwutil = 0.000352 
total_CMD = 1153559 
util_bw = 406 
Wasted_Col = 328 
Wasted_Row = 24 
Idle = 1152801 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 286 
rwq = 0 
CCDLc_limit_alone = 286 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1153559 
n_nop = 1153147 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 390 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 406 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 406 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000352 
Either_Row_CoL_Bus_Util = 0.000357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000650162

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1438, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 416, Miss = 8, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 290, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 288, Miss = 8, Miss_rate = 0.028, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 21504
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.0238
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18432
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18432
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=39936
icnt_total_pkts_simt_to_mem=39936
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 39936
Req_Network_cycles = 1536269
Req_Network_injected_packets_per_cycle =       0.0260 
Req_Network_conflicts_per_cycle =       0.0047
Req_Network_conflicts_per_cycle_util =       0.4828
Req_Bank_Level_Parallism =       2.6578
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0057
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0004

Reply_Network_injected_packets_num = 39936
Reply_Network_cycles = 1536269
Reply_Network_injected_packets_per_cycle =        0.0260
Reply_Network_conflicts_per_cycle =        0.2255
Reply_Network_conflicts_per_cycle_util =      21.5097
Reply_Bank_Level_Parallism =       2.4797
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0185
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 13 min, 34 sec (4414 sec)
gpgpu_simulation_rate = 62702 (inst/sec)
gpgpu_simulation_rate = 348 (cycle/sec)
gpgpu_silicon_slowdown = 3252873x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd7b279bb8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd7b279c70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd7b279ba8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd7b279ba0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd7b279b98..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffd7b279b94..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 2: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 2 
gpu_sim_cycle = 1536262
gpu_sim_insn = 276768768
gpu_ipc =     180.1573
gpu_tot_sim_cycle = 3072531
gpu_tot_sim_insn = 553537536
gpu_tot_ipc =     180.1569
gpu_tot_issued_cta = 8
gpu_occupancy = 12.4952% 
gpu_tot_occupancy = 12.4953% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0260
partiton_level_parallism_total  =       0.0260
partiton_level_parallism_util =       2.5894
partiton_level_parallism_util_total  =       2.6231
L2_BW  =       0.9417 GB/Sec
L2_BW_total  =       0.9417 GB/Sec
gpu_total_sim_rate=63319

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 546816
	L1D_total_cache_misses = 22528
	L1D_total_cache_miss_rate = 0.0412
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 524288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 528384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18432

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267352, 267352, 267352, 267352, 267352, 267352, 267352, 267352, 
gpgpu_n_tot_thrd_icount = 553828352
gpgpu_n_tot_w_icount = 17307136
gpgpu_n_stall_shd_mem = 1531904
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6144
gpgpu_n_mem_write_global = 73728
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2107392
gpgpu_n_store_insn = 55296
gpgpu_n_shmem_insn = 23101440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 995328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 480448
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 56128
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:57	W0_Idle:443768	W0_Scoreboard:31432955	W1:0	W2:8192	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17102336
single_issue_nums: WS0:4277632	WS1:4277632	WS2:4277632	WS3:4277632	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32768 {8:4096,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1179648 {8:55296,40:18432,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 589824 {8:73728,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81920 {40:2048,}
maxmflatency = 1323 
max_icnt2mem_latency = 469 
maxmrqlatency = 69 
max_icnt2sh_latency = 435 
averagemflatency = 524 
avg_icnt2mem_latency = 28 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 50 
mrq_lat_table:5990 	4426 	3609 	2238 	1902 	678 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	23614 	17788 	37923 	547 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	45676 	4588 	1672 	16904 	2501 	2628 	4182 	1721 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	18527 	6752 	8898 	12169 	11074 	11942 	9382 	1128 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	30 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1516715   1516165         0         0   1522825   1522261         0         0         0         0         0         0         0         0         0         0 
dram[1]:   1516734   1516188         0         0   1522010   1522530         0         0         0         0         0         0         0         0         0         0 
dram[2]:   1516982   1516444         0         0   1521998   1522525         0         0         0         0         0         0         0         0         0         0 
dram[3]:   1517004   1516465         0         0   1521989   1522517         0         0         0         0         0         0         0         0         0         0 
dram[4]:   1516912   1516481         0         0   1521982   1522510         0         0         0         0         0         0         0         0         0         0 
dram[5]:   1517236   1516508         0         0   1521978   1522614         0         0         0         0         0         0         0         0         0         0 
dram[6]:   1517141   1516417         0         0   1522273   1522610         0         0         0         0         0         0         0         0         0         0 
dram[7]:   1517164   1516441         0         0   1522266   1522606         0         0         0         0         0         0         0         0         0         0 
dram[8]:   1517072   1516353         0         0   1522259   1522602         0         0         0         0         0         0         0         0         0         0 
dram[9]:   1517156   1516378         0         0   1522252   1522598         0         0         0         0         0         0         0         0         0         0 
dram[10]:   1516890   1516116         0         0   1522309   1522595         0         0         0         0         0         0         0         0         0         0 
dram[11]:   1516912   1516141         0         0   1522301   1522591         0         0         0         0         0         0         0         0         0         0 
dram[12]:   1516932   1516306         0         0   1522293   1522587         0         0         0         0         0         0         0         0         0         0 
dram[13]:   1516959   1516333         0         0   1522286   1522727         0         0         0         0         0         0         0         0         0         0 
dram[14]:   1517173   1516418         0         0   1522283   1522726         0         0         0         0         0         0         0         0         0         0 
dram[15]:   1517196   1516447         0         0   1522409   1522723         0         0         0         0         0         0         0         0         0         0 
dram[16]:   1516566   1515823         0         0   1522402   1522722         0         0         0         0         0         0         0         0         0         0 
dram[17]:   1516590   1515850         0         0   1522394   1522719         0         0         0         0         0         0         0         0         0         0 
dram[18]:   1516699   1516113         0         0   1522389   1522718         0         0         0         0         0         0         0         0         0         0 
dram[19]:   1516723   1516138         0         0   1522241   1522715         0         0         0         0         0         0         0         0         0         0 
dram[20]:   1516631   1516044         0         0   1522237   1522714         0         0         0         0         0         0         0         0         0         0 
dram[21]:   1516661   1516072         0         0   1522233   1522711         0         0         0         0         0         0         0         0         0         0 
dram[22]:   1516570   1515984         0         0   1522232   1522711         0         0         0         0         0         0         0         0         0         0 
dram[23]:   1516594   1516009         0         0   1522228   1522710         0         0         0         0         0         0         0         0         0         0 
dram[24]:   1516506   1515925         0         0   1522224   1522707         0         0         0         0         0         0         0         0         0         0 
dram[25]:   1516531   1515952         0         0   1522220   1522706         0         0         0         0         0         0         0         0         0         0 
dram[26]:   1516272   1515691         0         0   1522217   1522703         0         0         0         0         0         0         0         0         0         0 
dram[27]:   1516370   1515719         0         0   1522216   1522702         0         0         0         0         0         0         0         0         0         0 
dram[28]:   1516390   1515744         0         0   1522285   1522699         0         0         0         0         0         0         0         0         0         0 
dram[29]:   1516410   1515771         0         0   1522277   1522698         0         0         0         0         0         0         0         0         0         0 
dram[30]:   1516493   1515969         0         0   1522270   1522695         0         0         0         0         0         0         0         0         0         0 
dram[31]:   1516518   1516016         0         0   1522263   1522828         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 96.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 96.500000 68.000000      -nan      -nan 191.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 96.500000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 96.500000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 98.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 99.500000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 98.500000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 97.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 96.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 96.500000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 96.500000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 68.500000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 68.000000      -nan      -nan 129.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 67.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 66.500000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 66.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 66.500000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 66.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 66.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 66.500000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 66.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 66.500000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 67.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 18848/192 = 98.166664
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       311       222         0         0       171       218         0         0         0         0         0         0         0         0         0         0 
dram[1]:       304       221         0         0       316       222         0         0         0         0         0         0         0         0         0         0 
dram[2]:       309       220         0         0       318       221         0         0         0         0         0         0         0         0         0         0 
dram[3]:       311       221         0         0       317       226         0         0         0         0         0         0         0         0         0         0 
dram[4]:       309       221         0         0       317       224         0         0         0         0         0         0         0         0         0         0 
dram[5]:       322       163         0         0       314       224         0         0         0         0         0         0         0         0         0         0 
dram[6]:       322       171         0         0       317       169         0         0         0         0         0         0         0         0         0         0 
dram[7]:       325       177         0         0       316       164         0         0         0         0         0         0         0         0         0         0 
dram[8]:       336       177         0         0       328       182         0         0         0         0         0         0         0         0         0         0 
dram[9]:       333       177         0         0       340       180         0         0         0         0         0         0         0         0         0         0 
dram[10]:       329       177         0         0       328       179         0         0         0         0         0         0         0         0         0         0 
dram[11]:       340       170         0         0       324       181         0         0         0         0         0         0         0         0         0         0 
dram[12]:       358       145         0         0       323       169         0         0         0         0         0         0         0         0         0         0 
dram[13]:       368       145         0         0       347       148         0         0         0         0         0         0         0         0         0         0 
dram[14]:       370       152         0         0       369       160         0         0         0         0         0         0         0         0         0         0 
dram[15]:       374       148         0         0       373       155         0         0         0         0         0         0         0         0         0         0 
dram[16]:       240       144         0         0       373       162         0         0         0         0         0         0         0         0         0         0 
dram[17]:       237       145         0         0       225       158         0         0         0         0         0         0         0         0         0         0 
dram[18]:       209       143         0         0       225       148         0         0         0         0         0         0         0         0         0         0 
dram[19]:       183       140         0         0       194       148         0         0         0         0         0         0         0         0         0         0 
dram[20]:       179       150         0         0       168       150         0         0         0         0         0         0         0         0         0         0 
dram[21]:       182       149         0         0       175       151         0         0         0         0         0         0         0         0         0         0 
dram[22]:       171       152         0         0       174       147         0         0         0         0         0         0         0         0         0         0 
dram[23]:       174       150         0         0       171       148         0         0         0         0         0         0         0         0         0         0 
dram[24]:       173       150         0         0       175       148         0         0         0         0         0         0         0         0         0         0 
dram[25]:       171       146         0         0       174       152         0         0         0         0         0         0         0         0         0         0 
dram[26]:       170       150         0         0       174       146         0         0         0         0         0         0         0         0         0         0 
dram[27]:       196       152         0         0       180       153         0         0         0         0         0         0         0         0         0         0 
dram[28]:       228       147         0         0       203       150         0         0         0         0         0         0         0         0         0         0 
dram[29]:       221       160         0         0       231       152         0         0         0         0         0         0         0         0         0         0 
dram[30]:       220       172         0         0       221       157         0         0         0         0         0         0         0         0         0         0 
dram[31]:       219       171         0         0       224       172         0         0         0         0         0         0         0         0         0         0 
total dram writes = 27691
min_bank_accesses = 0!
chip skew: 1075/640 = 1.68
average mf latency per bank:
dram[0]:       2865      2427    none      none         402       309    none      none      none      none      none      none      none      none      none      none  
dram[1]:       1910      2450    none      none        1312       348    none      none      none      none      none      none      none      none      none      none  
dram[2]:       1837      2446    none      none         325       340    none      none      none      none      none      none      none      none      none      none  
dram[3]:       1814      2425    none      none         321       341    none      none      none      none      none      none      none      none      none      none  
dram[4]:       1831      2460    none      none         316       339    none      none      none      none      none      none      none      none      none      none  
dram[5]:       1773      3226    none      none         313       301    none      none      none      none      none      none      none      none      none      none  
dram[6]:       1806      3136    none      none         324       432    none      none      none      none      none      none      none      none      none      none  
dram[7]:       1794      3101    none      none         313       441    none      none      none      none      none      none      none      none      none      none  
dram[8]:       1752      3062    none      none         309       406    none      none      none      none      none      none      none      none      none      none  
dram[9]:       1767      3035    none      none         315       389    none      none      none      none      none      none      none      none      none      none  
dram[10]:       1800      3083    none      none         309       403    none      none      none      none      none      none      none      none      none      none  
dram[11]:       1745      3130    none      none         306       382    none      none      none      none      none      none      none      none      none      none  
dram[12]:       1651      3627    none      none         288       386    none      none      none      none      none      none      none      none      none      none  
dram[13]:       1607      3630    none      none         275       431    none      none      none      none      none      none      none      none      none      none  
dram[14]:       1608      3521    none      none         260       410    none      none      none      none      none      none      none      none      none      none  
dram[15]:       1558      3551    none      none         272       411    none      none      none      none      none      none      none      none      none      none  
dram[16]:       2262      3688    none      none         275       403    none      none      none      none      none      none      none      none      none      none  
dram[17]:       2275      3649    none      none         275       419    none      none      none      none      none      none      none      none      none      none  
dram[18]:       2556      3714    none      none         276       491    none      none      none      none      none      none      none      none      none      none  
dram[19]:       2912      3811    none      none         321       490    none      none      none      none      none      none      none      none      none      none  
dram[20]:       2999      3592    none      none         363       480    none      none      none      none      none      none      none      none      none      none  
dram[21]:       2923      3549    none      none         359       452    none      none      none      none      none      none      none      none      none      none  
dram[22]:       3129      3518    none      none         342       485    none      none      none      none      none      none      none      none      none      none  
dram[23]:       3049      3556    none      none         345       474    none      none      none      none      none      none      none      none      none      none  
dram[24]:       3075      3558    none      none         355       479    none      none      none      none      none      none      none      none      none      none  
dram[25]:       3110      3614    none      none         346       440    none      none      none      none      none      none      none      none      none      none  
dram[26]:       3128      3536    none      none         346       478    none      none      none      none      none      none      none      none      none      none  
dram[27]:       2770      3489    none      none         348       466    none      none      none      none      none      none      none      none      none      none  
dram[28]:       2419      3603    none      none         359       455    none      none      none      none      none      none      none      none      none      none  
dram[29]:       2481      3310    none      none         305       446    none      none      none      none      none      none      none      none      none      none  
dram[30]:       2491      3105    none      none         317       423    none      none      none      none      none      none      none      none      none      none  
dram[31]:       2436      3084    none      none         302       394    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1303      1113         0         0       722       521         0         0         0         0         0         0         0         0         0         0
dram[1]:       1292      1115         0         0       666       531         0         0         0         0         0         0         0         0         0         0
dram[2]:       1320      1113         0         0       645       529         0         0         0         0         0         0         0         0         0         0
dram[3]:       1323      1125         0         0       606       537         0         0         0         0         0         0         0         0         0         0
dram[4]:       1284      1122         0         0       611       540         0         0         0         0         0         0         0         0         0         0
dram[5]:       1109      1062         0         0       596       495         0         0         0         0         0         0         0         0         0         0
dram[6]:       1111      1056         0         0       621       691         0         0         0         0         0         0         0         0         0         0
dram[7]:       1113      1126         0         0       588       643         0         0         0         0         0         0         0         0         0         0
dram[8]:       1152      1095         0         0       714       685         0         0         0         0         0         0         0         0         0         0
dram[9]:       1109      1048         0         0       689       634         0         0         0         0         0         0         0         0         0         0
dram[10]:       1113      1100         0         0       603       657         0         0         0         0         0         0         0         0         0         0
dram[11]:       1128      1050         0         0       603       612         0         0         0         0         0         0         0         0         0         0
dram[12]:       1117      1000         0         0       561       616         0         0         0         0         0         0         0         0         0         0
dram[13]:       1119      1035         0         0       538       643         0         0         0         0         0         0         0         0         0         0
dram[14]:       1103      1091         0         0       572       646         0         0         0         0         0         0         0         0         0         0
dram[15]:       1095      1041         0         0       543       649         0         0         0         0         0         0         0         0         0         0
dram[16]:       1076      1046         0         0       515       626         0         0         0         0         0         0         0         0         0         0
dram[17]:       1091      1049         0         0       550       572         0         0         0         0         0         0         0         0         0         0
dram[18]:       1018      1089         0         0       521       593         0         0         0         0         0         0         0         0         0         0
dram[19]:       1036      1091         0         0       558       580         0         0         0         0         0         0         0         0         0         0
dram[20]:       1082      1056         0         0       523       599         0         0         0         0         0         0         0         0         0         0
dram[21]:       1039      1039         0         0       527       561         0         0         0         0         0         0         0         0         0         0
dram[22]:       1046      1077         0         0       575       589         0         0         0         0         0         0         0         0         0         0
dram[23]:       1043      1055         0         0       509       574         0         0         0         0         0         0         0         0         0         0
dram[24]:       1033      1066         0         0       526       595         0         0         0         0         0         0         0         0         0         0
dram[25]:       1075      1017         0         0       605       580         0         0         0         0         0         0         0         0         0         0
dram[26]:       1038      1077         0         0       545       557         0         0         0         0         0         0         0         0         0         0
dram[27]:       1058      1073         0         0       535       584         0         0         0         0         0         0         0         0         0         0
dram[28]:       1144      1080         0         0       620       587         0         0         0         0         0         0         0         0         0         0
dram[29]:       1156      1034         0         0       534       572         0         0         0         0         0         0         0         0         0         0
dram[30]:       1181      1031         0         0       586       575         0         0         0         0         0         0         0         0         0         0
dram[31]:       1114      1073         0         0       506       761         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306166 n_act=6 n_pre=2 n_ref_event=0 n_req=584 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=922 bw_util=0.0004066
n_activity=2665 dram_eff=0.352
bk0: 8a 2306689i bk1: 8a 2306797i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306935i bk5: 0a 2306847i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989726
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992958
Bank_Level_Parallism = 1.020243
Bank_Level_Parallism_Col = 1.020600
Bank_Level_Parallism_Ready = 1.006397
write_to_read_ratio_blp_rw_average = 0.969394
GrpLevelPara = 1.020600 

BW Util details:
bwutil = 0.000407 
total_CMD = 2307112 
util_bw = 938 
Wasted_Col = 767 
Wasted_Row = 24 
Idle = 2305383 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 707 
rwq = 0 
CCDLc_limit_alone = 707 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306166 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 922 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 584 
total_req = 938 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 938 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000407 
Either_Row_CoL_Bus_Util = 0.000410 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00116813
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306025 n_act=6 n_pre=2 n_ref_event=0 n_req=648 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1063 bw_util=0.0004677
n_activity=2975 dram_eff=0.3627
bk0: 8a 2306711i bk1: 8a 2306800i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306719i bk5: 0a 2306833i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990741
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993671
Bank_Level_Parallism = 1.004943
Bank_Level_Parallism_Col = 1.005018
Bank_Level_Parallism_Ready = 1.002780
write_to_read_ratio_blp_rw_average = 0.973909
GrpLevelPara = 1.005018 

BW Util details:
bwutil = 0.000468 
total_CMD = 2307112 
util_bw = 1079 
Wasted_Col = 920 
Wasted_Row = 24 
Idle = 2305089 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 860 
rwq = 0 
CCDLc_limit_alone = 860 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306025 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1063 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 648 
total_req = 1079 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1079 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000468 
Either_Row_CoL_Bus_Util = 0.000471 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00172987
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306020 n_act=6 n_pre=2 n_ref_event=0 n_req=649 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1068 bw_util=0.0004699
n_activity=3010 dram_eff=0.3601
bk0: 8a 2306701i bk1: 8a 2306809i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306723i bk5: 0a 2306839i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990755
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993681
Bank_Level_Parallism = 1.013514
Bank_Level_Parallism_Col = 1.013720
Bank_Level_Parallism_Ready = 1.005535
write_to_read_ratio_blp_rw_average = 0.973577
GrpLevelPara = 1.013720 

BW Util details:
bwutil = 0.000470 
total_CMD = 2307112 
util_bw = 1084 
Wasted_Col = 890 
Wasted_Row = 24 
Idle = 2305114 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 830 
rwq = 0 
CCDLc_limit_alone = 830 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306020 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1068 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 649 
total_req = 1084 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1084 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000470 
Either_Row_CoL_Bus_Util = 0.000473 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0017329
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306013 n_act=6 n_pre=2 n_ref_event=0 n_req=649 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1075 bw_util=0.0004729
n_activity=2951 dram_eff=0.3697
bk0: 8a 2306689i bk1: 8a 2306804i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306723i bk5: 0a 2306822i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990755
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993681
Bank_Level_Parallism = 1.016790
Bank_Level_Parallism_Col = 1.017043
Bank_Level_Parallism_Ready = 1.004583
write_to_read_ratio_blp_rw_average = 0.973935
GrpLevelPara = 1.017043 

BW Util details:
bwutil = 0.000473 
total_CMD = 2307112 
util_bw = 1091 
Wasted_Col = 910 
Wasted_Row = 24 
Idle = 2305087 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 850 
rwq = 0 
CCDLc_limit_alone = 850 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306013 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1075 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 649 
total_req = 1091 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1091 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000473 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00173334
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306017 n_act=6 n_pre=2 n_ref_event=0 n_req=652 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1071 bw_util=0.0004712
n_activity=3009 dram_eff=0.3612
bk0: 8a 2306710i bk1: 8a 2306806i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306717i bk5: 0a 2306825i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990798
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993711
Bank_Level_Parallism = 1.019980
Bank_Level_Parallism_Col = 1.020284
Bank_Level_Parallism_Ready = 1.006440
write_to_read_ratio_blp_rw_average = 0.973631
GrpLevelPara = 1.020284 

BW Util details:
bwutil = 0.000471 
total_CMD = 2307112 
util_bw = 1087 
Wasted_Col = 891 
Wasted_Row = 24 
Idle = 2305110 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 831 
rwq = 0 
CCDLc_limit_alone = 831 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306017 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1071 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 652 
total_req = 1087 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1087 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000471 
Either_Row_CoL_Bus_Util = 0.000475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00152745
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306065 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1023 bw_util=0.0004503
n_activity=3002 dram_eff=0.3461
bk0: 8a 2306682i bk1: 8a 2306937i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306735i bk5: 0a 2306827i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.004178
Bank_Level_Parallism_Col = 1.004244
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.972414
GrpLevelPara = 1.004244 

BW Util details:
bwutil = 0.000450 
total_CMD = 2307112 
util_bw = 1039 
Wasted_Col = 852 
Wasted_Row = 24 
Idle = 2305197 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 792 
rwq = 0 
CCDLc_limit_alone = 792 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306065 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1023 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 1039 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1039 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000450 
Either_Row_CoL_Bus_Util = 0.000454 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00131073
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306109 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=979 bw_util=0.0004313
n_activity=2894 dram_eff=0.3438
bk0: 8a 2306675i bk1: 8a 2306914i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306719i bk5: 0a 2306947i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.007629
Bank_Level_Parallism_Col = 1.007756
Bank_Level_Parallism_Ready = 1.002010
write_to_read_ratio_blp_rw_average = 0.971191
GrpLevelPara = 1.007756 

BW Util details:
bwutil = 0.000431 
total_CMD = 2307112 
util_bw = 995 
Wasted_Col = 816 
Wasted_Row = 24 
Idle = 2305277 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 756 
rwq = 0 
CCDLc_limit_alone = 756 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306109 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 979 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 995 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 995 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000431 
Either_Row_CoL_Bus_Util = 0.000435 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00126739
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306106 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=982 bw_util=0.0004326
n_activity=2898 dram_eff=0.3444
bk0: 8a 2306675i bk1: 8a 2306892i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306716i bk5: 0a 2306960i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.005402
Bank_Level_Parallism_Col = 1.005491
Bank_Level_Parallism_Ready = 1.002004
write_to_read_ratio_blp_rw_average = 0.971444
GrpLevelPara = 1.005491 

BW Util details:
bwutil = 0.000433 
total_CMD = 2307112 
util_bw = 998 
Wasted_Col = 829 
Wasted_Row = 24 
Idle = 2305261 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 769 
rwq = 0 
CCDLc_limit_alone = 769 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306106 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 982 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 998 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 998 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000433 
Either_Row_CoL_Bus_Util = 0.000436 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00128039
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306065 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1023 bw_util=0.0004503
n_activity=2923 dram_eff=0.3555
bk0: 8a 2306646i bk1: 8a 2306894i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306691i bk5: 0a 2306915i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.006166
Bank_Level_Parallism_Col = 1.006263
Bank_Level_Parallism_Ready = 1.000962
write_to_read_ratio_blp_rw_average = 0.972860
GrpLevelPara = 1.006263 

BW Util details:
bwutil = 0.000450 
total_CMD = 2307112 
util_bw = 1039 
Wasted_Col = 883 
Wasted_Row = 24 
Idle = 2305166 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 823 
rwq = 0 
CCDLc_limit_alone = 823 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306065 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1023 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 1039 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1039 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000450 
Either_Row_CoL_Bus_Util = 0.000454 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00140869
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306058 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1030 bw_util=0.0004534
n_activity=2892 dram_eff=0.3617
bk0: 8a 2306651i bk1: 8a 2306891i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306657i bk5: 0a 2306915i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.004543
Bank_Level_Parallism_Col = 1.004613
Bank_Level_Parallism_Ready = 1.001912
write_to_read_ratio_blp_rw_average = 0.973347
GrpLevelPara = 1.004613 

BW Util details:
bwutil = 0.000453 
total_CMD = 2307112 
util_bw = 1046 
Wasted_Col = 911 
Wasted_Row = 24 
Idle = 2305131 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 851 
rwq = 0 
CCDLc_limit_alone = 851 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306058 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1030 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 1046 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1046 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000453 
Either_Row_CoL_Bus_Util = 0.000457 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00138138
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306075 n_act=6 n_pre=2 n_ref_event=0 n_req=655 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1013 bw_util=0.000446
n_activity=2922 dram_eff=0.3522
bk0: 8a 2306664i bk1: 8a 2306901i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306695i bk5: 0a 2306919i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990840
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993740
Bank_Level_Parallism = 1.006276
Bank_Level_Parallism_Col = 1.006376
Bank_Level_Parallism_Ready = 1.001944
write_to_read_ratio_blp_rw_average = 0.972370
GrpLevelPara = 1.006376 

BW Util details:
bwutil = 0.000446 
total_CMD = 2307112 
util_bw = 1029 
Wasted_Col = 859 
Wasted_Row = 24 
Idle = 2305200 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 799 
rwq = 0 
CCDLc_limit_alone = 799 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306075 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1013 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 655 
total_req = 1029 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1029 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000446 
Either_Row_CoL_Bus_Util = 0.000449 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00129036
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306073 n_act=6 n_pre=2 n_ref_event=0 n_req=653 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1015 bw_util=0.0004469
n_activity=2954 dram_eff=0.349
bk0: 8a 2306634i bk1: 8a 2306919i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306710i bk5: 0a 2306911i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990812
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993721
Bank_Level_Parallism = 1.006266
Bank_Level_Parallism_Col = 1.006366
Bank_Level_Parallism_Ready = 1.001940
write_to_read_ratio_blp_rw_average = 0.972414
GrpLevelPara = 1.006366 

BW Util details:
bwutil = 0.000447 
total_CMD = 2307112 
util_bw = 1031 
Wasted_Col = 860 
Wasted_Row = 24 
Idle = 2305197 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 800 
rwq = 0 
CCDLc_limit_alone = 800 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306073 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1015 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 653 
total_req = 1031 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1031 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000447 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00126695
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306093 n_act=6 n_pre=2 n_ref_event=0 n_req=650 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=995 bw_util=0.0004382
n_activity=2941 dram_eff=0.3438
bk0: 8a 2306594i bk1: 8a 2306981i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306705i bk5: 0a 2306950i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990769
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993691
Bank_Level_Parallism = 1.004841
Bank_Level_Parallism_Col = 1.004921
Bank_Level_Parallism_Ready = 1.002967
write_to_read_ratio_blp_rw_average = 0.971569
GrpLevelPara = 1.004921 

BW Util details:
bwutil = 0.000438 
total_CMD = 2307112 
util_bw = 1011 
Wasted_Col = 824 
Wasted_Row = 24 
Idle = 2305253 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 764 
rwq = 0 
CCDLc_limit_alone = 764 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306093 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 995 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 650 
total_req = 1011 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1011 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000438 
Either_Row_CoL_Bus_Util = 0.000442 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00130379
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306080 n_act=6 n_pre=2 n_ref_event=0 n_req=648 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1008 bw_util=0.0004438
n_activity=3042 dram_eff=0.3366
bk0: 8a 2306573i bk1: 8a 2306989i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306663i bk5: 0a 2307006i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990741
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993671
Bank_Level_Parallism = 1.011388
Bank_Level_Parallism_Col = 1.011577
Bank_Level_Parallism_Ready = 1.005859
write_to_read_ratio_blp_rw_average = 0.971334
GrpLevelPara = 1.011577 

BW Util details:
bwutil = 0.000444 
total_CMD = 2307112 
util_bw = 1024 
Wasted_Col = 796 
Wasted_Row = 24 
Idle = 2305268 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 736 
rwq = 0 
CCDLc_limit_alone = 736 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306080 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1008 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 648 
total_req = 1024 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1024 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000444 
Either_Row_CoL_Bus_Util = 0.000447 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00122317
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306037 n_act=6 n_pre=2 n_ref_event=0 n_req=649 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1051 bw_util=0.0004625
n_activity=3014 dram_eff=0.354
bk0: 8a 2306556i bk1: 8a 2306969i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306611i bk5: 0a 2306972i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990755
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993681
Bank_Level_Parallism = 1.018433
Bank_Level_Parallism_Col = 1.018721
Bank_Level_Parallism_Ready = 1.008435
write_to_read_ratio_blp_rw_average = 0.972959
GrpLevelPara = 1.018721 

BW Util details:
bwutil = 0.000462 
total_CMD = 2307112 
util_bw = 1067 
Wasted_Col = 862 
Wasted_Row = 24 
Idle = 2305159 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 802 
rwq = 0 
CCDLc_limit_alone = 802 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306037 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1051 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 649 
total_req = 1067 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1067 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000462 
Either_Row_CoL_Bus_Util = 0.000466 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0014594
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306038 n_act=6 n_pre=2 n_ref_event=0 n_req=649 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1050 bw_util=0.000462
n_activity=2964 dram_eff=0.3596
bk0: 8a 2306548i bk1: 8a 2306969i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306591i bk5: 0a 2306984i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990755
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993681
Bank_Level_Parallism = 1.018801
Bank_Level_Parallism_Col = 1.019092
Bank_Level_Parallism_Ready = 1.006567
write_to_read_ratio_blp_rw_average = 0.973168
GrpLevelPara = 1.019092 

BW Util details:
bwutil = 0.000462 
total_CMD = 2307112 
util_bw = 1066 
Wasted_Col = 878 
Wasted_Row = 24 
Idle = 2305144 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 818 
rwq = 0 
CCDLc_limit_alone = 818 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306038 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1050 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 649 
total_req = 1066 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 1066 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000462 
Either_Row_CoL_Bus_Util = 0.000466 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00164838
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306169 n_act=6 n_pre=2 n_ref_event=0 n_req=593 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=919 bw_util=0.0004053
n_activity=2700 dram_eff=0.3463
bk0: 8a 2306757i bk1: 8a 2306979i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306597i bk5: 0a 2306971i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989882
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993068
Bank_Level_Parallism = 1.011648
Bank_Level_Parallism_Col = 1.011855
Bank_Level_Parallism_Ready = 1.007487
write_to_read_ratio_blp_rw_average = 0.969176
GrpLevelPara = 1.011855 

BW Util details:
bwutil = 0.000405 
total_CMD = 2307112 
util_bw = 935 
Wasted_Col = 758 
Wasted_Row = 24 
Idle = 2305395 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 698 
rwq = 0 
CCDLc_limit_alone = 698 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306169 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 919 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 593 
total_req = 935 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 935 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000405 
Either_Row_CoL_Bus_Util = 0.000409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00136448
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306323 n_act=6 n_pre=2 n_ref_event=0 n_req=529 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=765 bw_util=0.0003385
n_activity=2465 dram_eff=0.3168
bk0: 8a 2306758i bk1: 8a 2306987i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306821i bk5: 0a 2306984i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988658
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992203
Bank_Level_Parallism = 1.005638
Bank_Level_Parallism_Col = 1.005760
Bank_Level_Parallism_Ready = 1.003841
write_to_read_ratio_blp_rw_average = 0.962563
GrpLevelPara = 1.005760 

BW Util details:
bwutil = 0.000339 
total_CMD = 2307112 
util_bw = 781 
Wasted_Col = 614 
Wasted_Row = 24 
Idle = 2305693 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 554 
rwq = 0 
CCDLc_limit_alone = 554 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306323 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 765 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 529 
total_req = 781 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 781 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000339 
Either_Row_CoL_Bus_Util = 0.000342 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000987 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000986515
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306363 n_act=6 n_pre=2 n_ref_event=0 n_req=526 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=725 bw_util=0.0003212
n_activity=2360 dram_eff=0.314
bk0: 8a 2306823i bk1: 8a 2306980i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306822i bk5: 0a 2307005i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988593
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992157
Bank_Level_Parallism = 1.010526
Bank_Level_Parallism_Col = 1.010769
Bank_Level_Parallism_Ready = 1.008097
write_to_read_ratio_blp_rw_average = 0.960000
GrpLevelPara = 1.010769 

BW Util details:
bwutil = 0.000321 
total_CMD = 2307112 
util_bw = 741 
Wasted_Col = 565 
Wasted_Row = 24 
Idle = 2305782 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 505 
rwq = 0 
CCDLc_limit_alone = 505 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306363 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 725 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 526 
total_req = 741 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 741 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000321 
Either_Row_CoL_Bus_Util = 0.000325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000693074
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306423 n_act=6 n_pre=2 n_ref_event=0 n_req=525 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=665 bw_util=0.0002952
n_activity=2332 dram_eff=0.292
bk0: 8a 2306873i bk1: 8a 2307000i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306892i bk5: 0a 2307001i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988571
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992141
Bank_Level_Parallism = 1.011735
Bank_Level_Parallism_Col = 1.012038
Bank_Level_Parallism_Ready = 1.005874
write_to_read_ratio_blp_rw_average = 0.955288
GrpLevelPara = 1.012038 

BW Util details:
bwutil = 0.000295 
total_CMD = 2307112 
util_bw = 681 
Wasted_Col = 488 
Wasted_Row = 24 
Idle = 2305919 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 428 
rwq = 0 
CCDLc_limit_alone = 428 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306423 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 665 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 525 
total_req = 681 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 681 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000295 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000377528
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306441 n_act=6 n_pre=2 n_ref_event=0 n_req=524 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=647 bw_util=0.0002874
n_activity=2308 dram_eff=0.2873
bk0: 8a 2306885i bk1: 8a 2306972i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306949i bk5: 0a 2307001i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988550
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992126
Bank_Level_Parallism = 1.003445
Bank_Level_Parallism_Col = 1.003537
Bank_Level_Parallism_Ready = 1.004525
write_to_read_ratio_blp_rw_average = 0.954023
GrpLevelPara = 1.003537 

BW Util details:
bwutil = 0.000287 
total_CMD = 2307112 
util_bw = 663 
Wasted_Col = 474 
Wasted_Row = 24 
Idle = 2305951 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 414 
rwq = 0 
CCDLc_limit_alone = 414 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 647 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 524 
total_req = 663 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 663 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000291 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000338085
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306431 n_act=6 n_pre=2 n_ref_event=0 n_req=525 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=657 bw_util=0.0002917
n_activity=2289 dram_eff=0.294
bk0: 8a 2306879i bk1: 8a 2306973i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306927i bk5: 0a 2306996i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988571
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992141
Bank_Level_Parallism = 1.006723
Bank_Level_Parallism_Col = 1.006896
Bank_Level_Parallism_Ready = 1.004458
write_to_read_ratio_blp_rw_average = 0.955172
GrpLevelPara = 1.006896 

BW Util details:
bwutil = 0.000292 
total_CMD = 2307112 
util_bw = 673 
Wasted_Col = 493 
Wasted_Row = 24 
Idle = 2305922 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 433 
rwq = 0 
CCDLc_limit_alone = 433 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306431 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 657 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 525 
total_req = 673 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 673 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000292 
Either_Row_CoL_Bus_Util = 0.000295 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000348488
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306444 n_act=6 n_pre=2 n_ref_event=0 n_req=524 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=644 bw_util=0.0002861
n_activity=2324 dram_eff=0.284
bk0: 8a 2306910i bk1: 8a 2306961i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306930i bk5: 0a 2307011i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988550
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992126
Bank_Level_Parallism = 1.002593
Bank_Level_Parallism_Col = 1.002662
Bank_Level_Parallism_Ready = 1.001515
write_to_read_ratio_blp_rw_average = 0.953860
GrpLevelPara = 1.002662 

BW Util details:
bwutil = 0.000286 
total_CMD = 2307112 
util_bw = 660 
Wasted_Col = 473 
Wasted_Row = 24 
Idle = 2305955 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306444 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 644 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 524 
total_req = 660 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 660 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000334184
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306445 n_act=6 n_pre=2 n_ref_event=0 n_req=524 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=643 bw_util=0.0002856
n_activity=2325 dram_eff=0.2834
bk0: 8a 2306895i bk1: 8a 2306968i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306946i bk5: 0a 2307007i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988550
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992126
Bank_Level_Parallism = 1.003472
Bank_Level_Parallism_Col = 1.003565
Bank_Level_Parallism_Ready = 1.004552
write_to_read_ratio_blp_rw_average = 0.953654
GrpLevelPara = 1.003565 

BW Util details:
bwutil = 0.000286 
total_CMD = 2307112 
util_bw = 659 
Wasted_Col = 469 
Wasted_Row = 24 
Idle = 2305960 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 409 
rwq = 0 
CCDLc_limit_alone = 409 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306445 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 643 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 524 
total_req = 659 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 659 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000310 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000309911
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306442 n_act=6 n_pre=2 n_ref_event=0 n_req=525 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=646 bw_util=0.0002869
n_activity=2304 dram_eff=0.2873
bk0: 8a 2306900i bk1: 8a 2306967i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306930i bk5: 0a 2307003i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988571
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992141
Bank_Level_Parallism = 1.001708
Bank_Level_Parallism_Col = 1.001753
Bank_Level_Parallism_Ready = 1.003021
write_to_read_ratio_blp_rw_average = 0.954426
GrpLevelPara = 1.001753 

BW Util details:
bwutil = 0.000287 
total_CMD = 2307112 
util_bw = 662 
Wasted_Col = 485 
Wasted_Row = 24 
Idle = 2305941 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 425 
rwq = 0 
CCDLc_limit_alone = 425 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306442 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 646 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 525 
total_req = 662 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 662 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000328983
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306445 n_act=6 n_pre=2 n_ref_event=0 n_req=524 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=643 bw_util=0.0002856
n_activity=2316 dram_eff=0.2845
bk0: 8a 2306907i bk1: 8a 2306987i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306926i bk5: 0a 2307000i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988550
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992126
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.953654
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000286 
total_CMD = 2307112 
util_bw = 659 
Wasted_Col = 469 
Wasted_Row = 24 
Idle = 2305960 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 409 
rwq = 0 
CCDLc_limit_alone = 409 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306445 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 643 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 524 
total_req = 659 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 659 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000319014
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306448 n_act=6 n_pre=2 n_ref_event=0 n_req=525 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=640 bw_util=0.0002843
n_activity=2323 dram_eff=0.2824
bk0: 8a 2306915i bk1: 8a 2306968i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306929i bk5: 0a 2307004i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988571
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992141
Bank_Level_Parallism = 1.001732
Bank_Level_Parallism_Col = 1.001778
Bank_Level_Parallism_Ready = 1.001524
write_to_read_ratio_blp_rw_average = 0.953778
GrpLevelPara = 1.001778 

BW Util details:
bwutil = 0.000284 
total_CMD = 2307112 
util_bw = 656 
Wasted_Col = 475 
Wasted_Row = 24 
Idle = 2305957 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 415 
rwq = 0 
CCDLc_limit_alone = 415 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306448 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 640 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 525 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000280 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000280004
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306407 n_act=6 n_pre=2 n_ref_event=0 n_req=526 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=681 bw_util=0.0003021
n_activity=2372 dram_eff=0.2938
bk0: 8a 2306855i bk1: 8a 2306965i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306927i bk5: 0a 2306996i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988593
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992157
Bank_Level_Parallism = 1.011504
Bank_Level_Parallism_Col = 1.011794
Bank_Level_Parallism_Ready = 1.007174
write_to_read_ratio_blp_rw_average = 0.956192
GrpLevelPara = 1.011794 

BW Util details:
bwutil = 0.000302 
total_CMD = 2307112 
util_bw = 697 
Wasted_Col = 496 
Wasted_Row = 24 
Idle = 2305895 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 436 
rwq = 0 
CCDLc_limit_alone = 436 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306407 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 681 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 526 
total_req = 697 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 697 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000306 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000445579
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306360 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=728 bw_util=0.0003225
n_activity=2381 dram_eff=0.3125
bk0: 8a 2306782i bk1: 8a 2306983i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306871i bk5: 0a 2306994i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.006732
Bank_Level_Parallism_Col = 1.006886
Bank_Level_Parallism_Ready = 1.002688
write_to_read_ratio_blp_rw_average = 0.960214
GrpLevelPara = 1.006886 

BW Util details:
bwutil = 0.000322 
total_CMD = 2307112 
util_bw = 744 
Wasted_Col = 569 
Wasted_Row = 24 
Idle = 2305775 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 509 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306360 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 728 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 744 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 744 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000322 
Either_Row_CoL_Bus_Util = 0.000326 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000760258
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306324 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=764 bw_util=0.0003381
n_activity=2413 dram_eff=0.3232
bk0: 8a 2306810i bk1: 8a 2306940i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306807i bk5: 0a 2306995i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.010646
Bank_Level_Parallism_Col = 1.010877
Bank_Level_Parallism_Ready = 1.003846
write_to_read_ratio_blp_rw_average = 0.962292
GrpLevelPara = 1.010877 

BW Util details:
bwutil = 0.000338 
total_CMD = 2307112 
util_bw = 780 
Wasted_Col = 605 
Wasted_Row = 24 
Idle = 2305703 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 545 
rwq = 0 
CCDLc_limit_alone = 545 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306324 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 764 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 780 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 780 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000338 
Either_Row_CoL_Bus_Util = 0.000342 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000944037
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306318 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=770 bw_util=0.0003407
n_activity=2445 dram_eff=0.3215
bk0: 8a 2306807i bk1: 8a 2306913i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306837i bk5: 0a 2306985i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.009148
Bank_Level_Parallism_Col = 1.009346
Bank_Level_Parallism_Ready = 1.003817
write_to_read_ratio_blp_rw_average = 0.962617
GrpLevelPara = 1.009346 

BW Util details:
bwutil = 0.000341 
total_CMD = 2307112 
util_bw = 786 
Wasted_Col = 611 
Wasted_Row = 24 
Idle = 2305691 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 551 
rwq = 0 
CCDLc_limit_alone = 551 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306318 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 770 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 786 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 786 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000341 
Either_Row_CoL_Bus_Util = 0.000344 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000977846
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2307112 n_nop=2306302 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=786 bw_util=0.0003476
n_activity=2424 dram_eff=0.3309
bk0: 8a 2306820i bk1: 8a 2306912i bk2: 0a 2307112i bk3: 0a 2307112i bk4: 0a 2306833i bk5: 0a 2306938i bk6: 0a 2307112i bk7: 0a 2307112i bk8: 0a 2307112i bk9: 0a 2307112i bk10: 0a 2307112i bk11: 0a 2307112i bk12: 0a 2307112i bk13: 0a 2307112i bk14: 0a 2307112i bk15: 0a 2307112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.027913
Bank_Level_Parallism_Col = 1.028510
Bank_Level_Parallism_Ready = 1.003741
write_to_read_ratio_blp_rw_average = 0.962937
GrpLevelPara = 1.028510 

BW Util details:
bwutil = 0.000348 
total_CMD = 2307112 
util_bw = 802 
Wasted_Col = 607 
Wasted_Row = 24 
Idle = 2305679 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 547 
rwq = 0 
CCDLc_limit_alone = 547 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2307112 
n_nop = 2306302 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 786 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 802 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 802 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000348 
Either_Row_CoL_Bus_Util = 0.000351 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00078193

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1726, Miss = 8, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 1854, Miss = 8, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 832, Miss = 8, Miss_rate = 0.010, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 706, Miss = 8, Miss_rate = 0.011, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 578, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 576, Miss = 8, Miss_rate = 0.014, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 43008
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.0119
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36864
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 36864
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=79872
icnt_total_pkts_simt_to_mem=79872
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 79872
Req_Network_cycles = 3072531
Req_Network_injected_packets_per_cycle =       0.0260 
Req_Network_conflicts_per_cycle =       0.0047
Req_Network_conflicts_per_cycle_util =       0.4774
Req_Bank_Level_Parallism =       2.6231
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0067
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0004

Reply_Network_injected_packets_num = 79872
Reply_Network_cycles = 3072531
Reply_Network_injected_packets_per_cycle =        0.0260
Reply_Network_conflicts_per_cycle =        0.2331
Reply_Network_conflicts_per_cycle_util =      21.9108
Reply_Bank_Level_Parallism =       2.4434
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0198
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 25 min, 42 sec (8742 sec)
gpgpu_simulation_rate = 63319 (inst/sec)
gpgpu_simulation_rate = 351 (cycle/sec)
gpgpu_silicon_slowdown = 3225071x
GPGPU-Sim: detected inactive GPU simulation thread
Digest = c58f7b5fc58f7b5f9f8c7b5dc58f7b5fcd977611c58f7b5fcd977611a794760f
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd7b279bb8..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffd7b279c70..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd7b279ba8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd7b279ba0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd7b279b98..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffd7b279b94..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 2
GPGPU-Sim PTX: PDOM analysis already done for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 2, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 2 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 3: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 3 
gpu_sim_cycle = 1536683
gpu_sim_insn = 276768768
gpu_ipc =     180.1079
gpu_tot_sim_cycle = 4609214
gpu_tot_sim_insn = 830306304
gpu_tot_ipc =     180.1405
gpu_tot_issued_cta = 12
gpu_occupancy = 12.4951% 
gpu_tot_occupancy = 12.4952% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0260
partiton_level_parallism_total  =       0.0260
partiton_level_parallism_util =       2.5468
partiton_level_parallism_util_total  =       2.5972
L2_BW  =       0.9414 GB/Sec
L2_BW_total  =       0.9416 GB/Sec
gpu_total_sim_rate=64726

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68352, Miss = 2816, Miss_rate = 0.041, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 820224
	L1D_total_cache_misses = 33792
	L1D_total_cache_miss_rate = 0.0412
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 786432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 792576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27648

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267352, 267352, 267352, 267352, 267352, 267352, 267352, 267352, 
gpgpu_n_tot_thrd_icount = 830742528
gpgpu_n_tot_w_icount = 25960704
gpgpu_n_stall_shd_mem = 2297856
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9216
gpgpu_n_mem_write_global = 110592
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3161088
gpgpu_n_store_insn = 82944
gpgpu_n_shmem_insn = 34652160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1492992
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 720672
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 84192
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:141	W0_Idle:671670	W0_Scoreboard:47145717	W1:0	W2:12288	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25653504
single_issue_nums: WS0:6416448	WS1:6416448	WS2:6416448	WS3:6416448	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49152 {8:6144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1769472 {8:82944,40:27648,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 122880 {40:3072,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 245760 {40:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 884736 {8:110592,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 122880 {40:3072,}
maxmflatency = 1326 
max_icnt2mem_latency = 469 
maxmrqlatency = 69 
max_icnt2sh_latency = 485 
averagemflatency = 524 
avg_icnt2mem_latency = 29 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 51 
mrq_lat_table:8987 	6615 	5417 	3114 	2936 	958 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35157 	27122 	56639 	890 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	67987 	7261 	2683 	25286 	3092 	3859 	7058 	2582 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27562 	10346 	13552 	18267 	16437 	17118 	14430 	2096 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	46 	59 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1516715   1516165         0         0   1522825   1522261         0         0   1522829   1522263         0         0         0         0         0         0 
dram[1]:   1516734   1516188         0         0   1522010   1522530         0         0   1522825   1522261         0         0         0         0         0         0 
dram[2]:   1516982   1516444         0         0   1521998   1522525         0         0   1522010   1522530         0         0         0         0         0         0 
dram[3]:   1517004   1516465         0         0   1521989   1522517         0         0   1521998   1522525         0         0         0         0         0         0 
dram[4]:   1516912   1516481         0         0   1521982   1522510         0         0   1521989   1522517         0         0         0         0         0         0 
dram[5]:   1517236   1516508         0         0   1521978   1522614         0         0   1521982   1522510         0         0         0         0         0         0 
dram[6]:   1517141   1516417         0         0   1522273   1522610         0         0   1521978   1522614         0         0         0         0         0         0 
dram[7]:   1517164   1516441         0         0   1522266   1522606         0         0   1522273   1522610         0         0         0         0         0         0 
dram[8]:   1517072   1516353         0         0   1522259   1522602         0         0   1522266   1522606         0         0         0         0         0         0 
dram[9]:   1517156   1516378         0         0   1522252   1522598         0         0   1522259   1522602         0         0         0         0         0         0 
dram[10]:   1516890   1516116         0         0   1522309   1522595         0         0   1522252   1522598         0         0         0         0         0         0 
dram[11]:   1516912   1516141         0         0   1522301   1522591         0         0   1522309   1522595         0         0         0         0         0         0 
dram[12]:   1516932   1516306         0         0   1522293   1522587         0         0   1522301   1522591         0         0         0         0         0         0 
dram[13]:   1516959   1516333         0         0   1522286   1522727         0         0   1522293   1522587         0         0         0         0         0         0 
dram[14]:   1517173   1516418         0         0   1522283   1522726         0         0   1522286   1522727         0         0         0         0         0         0 
dram[15]:   1517196   1516447         0         0   1522409   1522723         0         0   1522283   1522726         0         0         0         0         0         0 
dram[16]:   1516566   1515823         0         0   1522402   1522722         0         0   1522410   1522723         0         0         0         0         0         0 
dram[17]:   1516590   1515850         0         0   1522394   1522719         0         0   1522402   1522722         0         0         0         0         0         0 
dram[18]:   1516699   1516113         0         0   1522389   1522718         0         0   1522397   1522719         0         0         0         0         0         0 
dram[19]:   1516723   1516138         0         0   1522241   1522715         0         0   1522389   1522719         0         0         0         0         0         0 
dram[20]:   1516631   1516044         0         0   1522237   1522714         0         0   1522241   1522718         0         0         0         0         0         0 
dram[21]:   1516661   1516072         0         0   1522233   1522711         0         0   1522237   1522715         0         0         0         0         0         0 
dram[22]:   1516570   1515984         0         0   1522232   1522711         0         0   1522233   1522714         0         0         0         0         0         0 
dram[23]:   1516594   1516009         0         0   1522228   1522710         0         0   1522232   1522711         0         0         0         0         0         0 
dram[24]:   1516506   1515925         0         0   1522224   1522707         0         0   1522228   1522710         0         0         0         0         0         0 
dram[25]:   1516531   1515952         0         0   1522220   1522706         0         0   1522224   1522707         0         0         0         0         0         0 
dram[26]:   1516272   1515691         0         0   1522217   1522703         0         0   1522220   1522706         0         0         0         0         0         0 
dram[27]:   1516370   1515719         0         0   1522216   1522702         0         0   1522217   1522703         0         0         0         0         0         0 
dram[28]:   1516390   1515744         0         0   1522285   1522699         0         0   1522216   1522703         0         0         0         0         0         0 
dram[29]:   1516410   1515771         0         0   1522277   1522698         0         0   1522285   1522702         0         0         0         0         0         0 
dram[30]:   1516493   1515969         0         0   1522270   1522695         0         0   1522277   1522699         0         0         0         0         0         0 
dram[31]:   1516518   1516016         0         0   1522263   1522828         0         0   1522270   1522698         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 96.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 126.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 96.500000 68.000000      -nan      -nan 191.000000 128.000000      -nan      -nan 126.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 96.500000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 188.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 96.500000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 191.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 98.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 99.500000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 98.500000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 97.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 96.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 96.500000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 96.500000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 68.500000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 68.000000      -nan      -nan 129.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 67.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 129.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 66.500000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 66.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 66.500000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 66.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 66.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 125.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 66.500000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 66.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 66.500000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 125.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 67.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 125.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 126.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 125.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 28032/256 = 109.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       311       222         0         0       171       218         0         0       178       223         0         0         0         0         0         0 
dram[1]:       304       221         0         0       316       222         0         0       176       217         0         0         0         0         0         0 
dram[2]:       309       220         0         0       318       221         0         0       325       223         0         0         0         0         0         0 
dram[3]:       311       221         0         0       317       226         0         0       328       222         0         0         0         0         0         0 
dram[4]:       309       221         0         0       317       224         0         0       325       222         0         0         0         0         0         0 
dram[5]:       322       163         0         0       314       224         0         0       324       219         0         0         0         0         0         0 
dram[6]:       322       171         0         0       317       169         0         0       322       221         0         0         0         0         0         0 
dram[7]:       325       177         0         0       316       164         0         0       325       166         0         0         0         0         0         0 
dram[8]:       336       177         0         0       328       182         0         0       324       162         0         0         0         0         0         0 
dram[9]:       333       177         0         0       340       180         0         0       334       169         0         0         0         0         0         0 
dram[10]:       329       177         0         0       328       179         0         0       344       169         0         0         0         0         0         0 
dram[11]:       340       170         0         0       324       181         0         0       341       168         0         0         0         0         0         0 
dram[12]:       358       145         0         0       323       169         0         0       324       169         0         0         0         0         0         0 
dram[13]:       368       145         0         0       347       148         0         0       320       160         0         0         0         0         0         0 
dram[14]:       370       152         0         0       369       160         0         0       348       140         0         0         0         0         0         0 
dram[15]:       374       148         0         0       373       155         0         0       371       146         0         0         0         0         0         0 
dram[16]:       240       144         0         0       373       162         0         0       376       147         0         0         0         0         0         0 
dram[17]:       237       145         0         0       225       158         0         0       376       147         0         0         0         0         0         0 
dram[18]:       209       143         0         0       225       148         0         0       228       150         0         0         0         0         0         0 
dram[19]:       183       140         0         0       194       148         0         0       228       145         0         0         0         0         0         0 
dram[20]:       179       150         0         0       168       150         0         0       196       147         0         0         0         0         0         0 
dram[21]:       182       149         0         0       175       151         0         0       171       145         0         0         0         0         0         0 
dram[22]:       171       152         0         0       174       147         0         0       178       149         0         0         0         0         0         0 
dram[23]:       174       150         0         0       171       148         0         0       177       146         0         0         0         0         0         0 
dram[24]:       173       150         0         0       175       148         0         0       173       152         0         0         0         0         0         0 
dram[25]:       171       146         0         0       174       152         0         0       172       146         0         0         0         0         0         0 
dram[26]:       170       150         0         0       174       146         0         0       170       147         0         0         0         0         0         0 
dram[27]:       196       152         0         0       180       153         0         0       173       150         0         0         0         0         0         0 
dram[28]:       228       147         0         0       203       150         0         0       171       157         0         0         0         0         0         0 
dram[29]:       221       160         0         0       231       152         0         0       200       156         0         0         0         0         0         0 
dram[30]:       220       172         0         0       221       157         0         0       228       154         0         0         0         0         0         0 
dram[31]:       219       171         0         0       224       172         0         0       222       162         0         0         0         0         0         0 
total dram writes = 41535
min_bank_accesses = 0!
chip skew: 1625/957 = 1.70
average mf latency per bank:
dram[0]:       3644      3522    none      none         402       309    none      none         379       326    none      none      none      none      none      none  
dram[1]:       2704      3524    none      none        1312       348    none      none         377       324    none      none      none      none      none      none  
dram[2]:       2598      3559    none      none         325       340    none      none        1264       369    none      none      none      none      none      none  
dram[3]:       2565      3542    none      none         321       341    none      none         293       392    none      none      none      none      none      none  
dram[4]:       2594      3564    none      none         316       339    none      none         290       354    none      none      none      none      none      none  
dram[5]:       2501      4701    none      none         313       301    none      none         287       351    none      none      none      none      none      none  
dram[6]:       2541      4476    none      none         324       432    none      none         291       262    none      none      none      none      none      none  
dram[7]:       2525      4422    none      none         313       441    none      none         311       390    none      none      none      none      none      none  
dram[8]:       2463      4405    none      none         309       406    none      none         299       423    none      none      none      none      none      none  
dram[9]:       2481      4389    none      none         315       389    none      none         300       429    none      none      none      none      none      none  
dram[10]:       2539      4421    none      none         309       403    none      none         276       406    none      none      none      none      none      none  
dram[11]:       2470      4524    none      none         306       382    none      none         361       408    none      none      none      none      none      none  
dram[12]:       2339      5239    none      none         288       386    none      none         376       401    none      none      none      none      none      none  
dram[13]:       2274      5240    none      none         275       431    none      none         383       415    none      none      none      none      none      none  
dram[14]:       2265      5040    none      none         260       410    none      none         337       452    none      none      none      none      none      none  
dram[15]:       2197      5119    none      none         272       411    none      none         296       451    none      none      none      none      none      none  
dram[16]:       3251      5281    none      none         275       403    none      none         295       440    none      none      none      none      none      none  
dram[17]:       3271      5231    none      none         275       419    none      none         292       437    none      none      none      none      none      none  
dram[18]:       3676      5333    none      none         276       491    none      none         312       429    none      none      none      none      none      none  
dram[19]:       4188      5461    none      none         321       490    none      none         311       445    none      none      none      none      none      none  
dram[20]:       4305      5152    none      none         363       480    none      none         338       446    none      none      none      none      none      none  
dram[21]:       4198      5092    none      none         359       452    none      none         376       427    none      none      none      none      none      none  
dram[22]:       4494      5042    none      none         342       485    none      none         374       431    none      none      none      none      none      none  
dram[23]:       4382      5119    none      none         345       474    none      none         354       467    none      none      none      none      none      none  
dram[24]:       4412      5114    none      none         355       479    none      none         355       433    none      none      none      none      none      none  
dram[25]:       4459      5199    none      none         346       440    none      none         352       445    none      none      none      none      none      none  
dram[26]:       4486      5088    none      none         346       478    none      none         358       442    none      none      none      none      none      none  
dram[27]:       3952      5010    none      none         348       466    none      none         352       418    none      none      none      none      none      none  
dram[28]:       3448      5205    none      none         359       455    none      none         359       435    none      none      none      none      none      none  
dram[29]:       3560      4776    none      none         305       446    none      none         364       420    none      none      none      none      none      none  
dram[30]:       3604      4469    none      none         317       423    none      none         338       421    none      none      none      none      none      none  
dram[31]:       3558      4455    none      none         302       394    none      none         361       401    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1303      1166         0         0       722       521         0         0       761       578         0         0         0         0         0         0
dram[1]:       1292      1115         0         0       666       531         0         0       721       523         0         0         0         0         0         0
dram[2]:       1320      1113         0         0       645       529         0         0       667       530         0         0         0         0         0         0
dram[3]:       1323      1237         0         0       606       537         0         0       647       650         0         0         0         0         0         0
dram[4]:       1326      1122         0         0       611       540         0         0       606       514         0         0         0         0         0         0
dram[5]:       1287      1093         0         0       596       495         0         0       611       522         0         0         0         0         0         0
dram[6]:       1111      1056         0         0       621       691         0         0       596       496         0         0         0         0         0         0
dram[7]:       1113      1126         0         0       588       643         0         0       621       691         0         0         0         0         0         0
dram[8]:       1152      1095         0         0       714       685         0         0       588       643         0         0         0         0         0         0
dram[9]:       1109      1104         0         0       689       634         0         0       715       685         0         0         0         0         0         0
dram[10]:       1113      1100         0         0       603       657         0         0       690       634         0         0         0         0         0         0
dram[11]:       1128      1064         0         0       603       612         0         0       602       657         0         0         0         0         0         0
dram[12]:       1117      1036         0         0       561       616         0         0       592       612         0         0         0         0         0         0
dram[13]:       1119      1045         0         0       538       643         0         0       563       616         0         0         0         0         0         0
dram[14]:       1112      1091         0         0       572       646         0         0       538       643         0         0         0         0         0         0
dram[15]:       1095      1043         0         0       543       649         0         0       573       646         0         0         0         0         0         0
dram[16]:       1076      1046         0         0       515       626         0         0       544       649         0         0         0         0         0         0
dram[17]:       1091      1049         0         0       550       572         0         0       515       626         0         0         0         0         0         0
dram[18]:       1074      1089         0         0       521       593         0         0       550       572         0         0         0         0         0         0
dram[19]:       1068      1091         0         0       558       580         0         0       521       593         0         0         0         0         0         0
dram[20]:       1082      1071         0         0       523       599         0         0       558       580         0         0         0         0         0         0
dram[21]:       1043      1039         0         0       527       561         0         0       522       599         0         0         0         0         0         0
dram[22]:       1046      1077         0         0       575       589         0         0       526       561         0         0         0         0         0         0
dram[23]:       1043      1069         0         0       509       574         0         0       575       589         0         0         0         0         0         0
dram[24]:       1033      1088         0         0       526       595         0         0       511       574         0         0         0         0         0         0
dram[25]:       1075      1053         0         0       605       580         0         0       527       595         0         0         0         0         0         0
dram[26]:       1038      1091         0         0       545       557         0         0       607       580         0         0         0         0         0         0
dram[27]:       1058      1073         0         0       535       584         0         0       544       557         0         0         0         0         0         0
dram[28]:       1144      1094         0         0       620       587         0         0       536       584         0         0         0         0         0         0
dram[29]:       1156      1040         0         0       534       572         0         0       622       587         0         0         0         0         0         0
dram[30]:       1181      1042         0         0       586       575         0         0       569       572         0         0         0         0         0         0
dram[31]:       1162      1073         0         0       506       761         0         0       573       575         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459632 n_act=8 n_pre=2 n_ref_event=0 n_req=838 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1323 bw_util=0.0003869
n_activity=3846 dram_eff=0.3482
bk0: 8a 3460558i bk1: 8a 3460666i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460804i bk5: 0a 3460716i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460797i bk9: 0a 3460702i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990453
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992701
Bank_Level_Parallism = 1.019729
Bank_Level_Parallism_Col = 1.019992
Bank_Level_Parallism_Ready = 1.005975
write_to_read_ratio_blp_rw_average = 0.978342
GrpLevelPara = 1.019992 

BW Util details:
bwutil = 0.000387 
total_CMD = 3460981 
util_bw = 1339 
Wasted_Col = 1070 
Wasted_Row = 24 
Idle = 3458548 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 992 
rwq = 0 
CCDLc_limit_alone = 992 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459632 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1323 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 838 
total_req = 1339 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1339 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000390 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0010786
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459499 n_act=8 n_pre=2 n_ref_event=0 n_req=902 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1456 bw_util=0.0004253
n_activity=4151 dram_eff=0.3546
bk0: 8a 3460580i bk1: 8a 3460669i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460588i bk5: 0a 3460702i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460789i bk9: 0a 3460723i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991131
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993228
Bank_Level_Parallism = 1.008846
Bank_Level_Parallism_Col = 1.008952
Bank_Level_Parallism_Ready = 1.003397
write_to_read_ratio_blp_rw_average = 0.980604
GrpLevelPara = 1.008952 

BW Util details:
bwutil = 0.000425 
total_CMD = 3460981 
util_bw = 1472 
Wasted_Col = 1217 
Wasted_Row = 24 
Idle = 3458268 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1139 
rwq = 0 
CCDLc_limit_alone = 1139 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459499 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1456 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 902 
total_req = 1472 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1472 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000425 
Either_Row_CoL_Bus_Util = 0.000428 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001334 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00133373
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459339 n_act=8 n_pre=2 n_ref_event=0 n_req=965 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1616 bw_util=0.0004715
n_activity=4406 dram_eff=0.3704
bk0: 8a 3460570i bk1: 8a 3460678i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460592i bk5: 0a 3460708i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460564i bk9: 0a 3460695i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991710
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993678
Bank_Level_Parallism = 1.021134
Bank_Level_Parallism_Col = 1.021363
Bank_Level_Parallism_Ready = 1.006740
write_to_read_ratio_blp_rw_average = 0.982367
GrpLevelPara = 1.021363 

BW Util details:
bwutil = 0.000472 
total_CMD = 3460981 
util_bw = 1632 
Wasted_Col = 1325 
Wasted_Row = 24 
Idle = 3458000 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1247 
rwq = 0 
CCDLc_limit_alone = 1247 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459339 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1616 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 965 
total_req = 1632 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1632 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000472 
Either_Row_CoL_Bus_Util = 0.000474 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00171685
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459330 n_act=8 n_pre=2 n_ref_event=0 n_req=968 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1625 bw_util=0.0004741
n_activity=4377 dram_eff=0.3749
bk0: 8a 3460558i bk1: 8a 3460673i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460592i bk5: 0a 3460691i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460566i bk9: 0a 3460694i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991736
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993697
Bank_Level_Parallism = 1.021559
Bank_Level_Parallism_Col = 1.021790
Bank_Level_Parallism_Ready = 1.006094
write_to_read_ratio_blp_rw_average = 0.982568
GrpLevelPara = 1.021790 

BW Util details:
bwutil = 0.000474 
total_CMD = 3460981 
util_bw = 1641 
Wasted_Col = 1350 
Wasted_Row = 24 
Idle = 3457966 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1272 
rwq = 0 
CCDLc_limit_alone = 1272 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459330 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1625 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 968 
total_req = 1641 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1641 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000474 
Either_Row_CoL_Bus_Util = 0.000477 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00177262
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459337 n_act=8 n_pre=2 n_ref_event=0 n_req=972 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1618 bw_util=0.0004721
n_activity=4444 dram_eff=0.3677
bk0: 8a 3460579i bk1: 8a 3460675i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460586i bk5: 0a 3460694i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460565i bk9: 0a 3460706i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991770
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993724
Bank_Level_Parallism = 1.016989
Bank_Level_Parallism_Col = 1.017172
Bank_Level_Parallism_Ready = 1.005508
write_to_read_ratio_blp_rw_average = 0.982492
GrpLevelPara = 1.017172 

BW Util details:
bwutil = 0.000472 
total_CMD = 3460981 
util_bw = 1634 
Wasted_Col = 1344 
Wasted_Row = 24 
Idle = 3457979 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1266 
rwq = 0 
CCDLc_limit_alone = 1266 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459337 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1618 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 972 
total_req = 1634 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1634 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000472 
Either_Row_CoL_Bus_Util = 0.000475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00162988
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459389 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1566 bw_util=0.0004571
n_activity=4407 dram_eff=0.359
bk0: 8a 3460551i bk1: 8a 3460806i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460604i bk5: 0a 3460696i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460573i bk9: 0a 3460703i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.011395
Bank_Level_Parallism_Col = 1.011522
Bank_Level_Parallism_Ready = 1.003161
write_to_read_ratio_blp_rw_average = 0.981844
GrpLevelPara = 1.011522 

BW Util details:
bwutil = 0.000457 
total_CMD = 3460981 
util_bw = 1582 
Wasted_Col = 1290 
Wasted_Row = 24 
Idle = 3458085 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1212 
rwq = 0 
CCDLc_limit_alone = 1212 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459389 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1566 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 1582 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1582 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000457 
Either_Row_CoL_Bus_Util = 0.000460 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001502 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00150246
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459433 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1522 bw_util=0.0004444
n_activity=4343 dram_eff=0.3541
bk0: 8a 3460544i bk1: 8a 3460783i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460588i bk5: 0a 3460816i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460581i bk9: 0a 3460704i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.014979
Bank_Level_Parallism_Col = 1.015152
Bank_Level_Parallism_Ready = 1.004551
write_to_read_ratio_blp_rw_average = 0.981241
GrpLevelPara = 1.015152 

BW Util details:
bwutil = 0.000444 
total_CMD = 3460981 
util_bw = 1538 
Wasted_Col = 1242 
Wasted_Row = 24 
Idle = 3458177 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1164 
rwq = 0 
CCDLc_limit_alone = 1164 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459433 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1522 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 1538 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1538 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000444 
Either_Row_CoL_Bus_Util = 0.000447 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00128865
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459482 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1473 bw_util=0.0004302
n_activity=4275 dram_eff=0.3483
bk0: 8a 3460544i bk1: 8a 3460761i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460585i bk5: 0a 3460829i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460571i bk9: 0a 3460818i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.009901
Bank_Level_Parallism_Col = 1.010019
Bank_Level_Parallism_Ready = 1.003358
write_to_read_ratio_blp_rw_average = 0.980705
GrpLevelPara = 1.010019 

BW Util details:
bwutil = 0.000430 
total_CMD = 3460981 
util_bw = 1489 
Wasted_Col = 1214 
Wasted_Row = 24 
Idle = 3458254 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1136 
rwq = 0 
CCDLc_limit_alone = 1136 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459482 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1473 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 1489 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1489 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000433 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00120631
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459446 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1509 bw_util=0.0004406
n_activity=4285 dram_eff=0.3559
bk0: 8a 3460515i bk1: 8a 3460763i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460560i bk5: 0a 3460784i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460572i bk9: 0a 3460829i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.014653
Bank_Level_Parallism_Col = 1.014823
Bank_Level_Parallism_Ready = 1.004590
write_to_read_ratio_blp_rw_average = 0.981200
GrpLevelPara = 1.014823 

BW Util details:
bwutil = 0.000441 
total_CMD = 3460981 
util_bw = 1525 
Wasted_Col = 1249 
Wasted_Row = 24 
Idle = 3458183 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1171 
rwq = 0 
CCDLc_limit_alone = 1171 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459446 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1509 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 1525 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1525 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000441 
Either_Row_CoL_Bus_Util = 0.000444 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00129674
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459422 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1533 bw_util=0.0004476
n_activity=4260 dram_eff=0.3636
bk0: 8a 3460520i bk1: 8a 3460760i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460526i bk5: 0a 3460784i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460546i bk9: 0a 3460807i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.009336
Bank_Level_Parallism_Col = 1.009441
Bank_Level_Parallism_Ready = 1.003228
write_to_read_ratio_blp_rw_average = 0.981818
GrpLevelPara = 1.009441 

BW Util details:
bwutil = 0.000448 
total_CMD = 3460981 
util_bw = 1549 
Wasted_Col = 1319 
Wasted_Row = 24 
Idle = 3458089 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1241 
rwq = 0 
CCDLc_limit_alone = 1241 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459422 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1533 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 1549 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1549 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000448 
Either_Row_CoL_Bus_Util = 0.000450 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00133517
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459429 n_act=8 n_pre=2 n_ref_event=0 n_req=975 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1526 bw_util=0.0004455
n_activity=4273 dram_eff=0.3609
bk0: 8a 3460533i bk1: 8a 3460770i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460564i bk5: 0a 3460788i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460520i bk9: 0a 3460809i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991795
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993743
Bank_Level_Parallism = 1.013028
Bank_Level_Parallism_Col = 1.013177
Bank_Level_Parallism_Ready = 1.003891
write_to_read_ratio_blp_rw_average = 0.981481
GrpLevelPara = 1.013177 

BW Util details:
bwutil = 0.000446 
total_CMD = 3460981 
util_bw = 1542 
Wasted_Col = 1274 
Wasted_Row = 24 
Idle = 3458141 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1196 
rwq = 0 
CCDLc_limit_alone = 1196 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459429 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1526 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 975 
total_req = 1542 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1542 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000446 
Either_Row_CoL_Bus_Util = 0.000448 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00128663
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459431 n_act=8 n_pre=2 n_ref_event=0 n_req=973 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1524 bw_util=0.000445
n_activity=4346 dram_eff=0.3543
bk0: 8a 3460503i bk1: 8a 3460788i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460579i bk5: 0a 3460780i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460534i bk9: 0a 3460812i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991778
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993730
Bank_Level_Parallism = 1.007744
Bank_Level_Parallism_Col = 1.007832
Bank_Level_Parallism_Ready = 1.003247
write_to_read_ratio_blp_rw_average = 0.981488
GrpLevelPara = 1.007832 

BW Util details:
bwutil = 0.000445 
total_CMD = 3460981 
util_bw = 1540 
Wasted_Col = 1277 
Wasted_Row = 24 
Idle = 3458140 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1199 
rwq = 0 
CCDLc_limit_alone = 1199 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459431 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1524 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 973 
total_req = 1540 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1540 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000445 
Either_Row_CoL_Bus_Util = 0.000448 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00129645
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459467 n_act=8 n_pre=2 n_ref_event=0 n_req=970 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1488 bw_util=0.0004346
n_activity=4342 dram_eff=0.3464
bk0: 8a 3460463i bk1: 8a 3460850i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460574i bk5: 0a 3460819i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460577i bk9: 0a 3460814i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991753
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993711
Bank_Level_Parallism = 1.005100
Bank_Level_Parallism_Col = 1.005160
Bank_Level_Parallism_Ready = 1.003325
write_to_read_ratio_blp_rw_average = 0.980833
GrpLevelPara = 1.005160 

BW Util details:
bwutil = 0.000435 
total_CMD = 3460981 
util_bw = 1504 
Wasted_Col = 1217 
Wasted_Row = 24 
Idle = 3458236 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1139 
rwq = 0 
CCDLc_limit_alone = 1139 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459467 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1488 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 970 
total_req = 1504 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1504 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000435 
Either_Row_CoL_Bus_Util = 0.000437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00126091
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459467 n_act=8 n_pre=2 n_ref_event=0 n_req=968 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1488 bw_util=0.0004346
n_activity=4413 dram_eff=0.3408
bk0: 8a 3460442i bk1: 8a 3460858i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460532i bk5: 0a 3460875i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460581i bk9: 0a 3460839i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991736
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993697
Bank_Level_Parallism = 1.010749
Bank_Level_Parallism_Col = 1.010878
Bank_Level_Parallism_Ready = 1.005319
write_to_read_ratio_blp_rw_average = 0.980495
GrpLevelPara = 1.010878 

BW Util details:
bwutil = 0.000435 
total_CMD = 3460981 
util_bw = 1504 
Wasted_Col = 1170 
Wasted_Row = 24 
Idle = 3458283 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1092 
rwq = 0 
CCDLc_limit_alone = 1092 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459467 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1488 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 968 
total_req = 1504 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1504 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000435 
Either_Row_CoL_Bus_Util = 0.000437 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00117423
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459416 n_act=8 n_pre=2 n_ref_event=0 n_req=969 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1539 bw_util=0.0004493
n_activity=4450 dram_eff=0.3494
bk0: 8a 3460425i bk1: 8a 3460838i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460480i bk5: 0a 3460841i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460523i bk9: 0a 3460904i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991744
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993704
Bank_Level_Parallism = 1.019355
Bank_Level_Parallism_Col = 1.019579
Bank_Level_Parallism_Ready = 1.006431
write_to_read_ratio_blp_rw_average = 0.981146
GrpLevelPara = 1.019579 

BW Util details:
bwutil = 0.000449 
total_CMD = 3460981 
util_bw = 1555 
Wasted_Col = 1211 
Wasted_Row = 24 
Idle = 3458191 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1133 
rwq = 0 
CCDLc_limit_alone = 1133 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459416 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1539 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 969 
total_req = 1555 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1555 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000449 
Either_Row_CoL_Bus_Util = 0.000452 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00136898
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459388 n_act=8 n_pre=2 n_ref_event=0 n_req=969 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1567 bw_util=0.0004574
n_activity=4440 dram_eff=0.3565
bk0: 8a 3460417i bk1: 8a 3460838i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460460i bk5: 0a 3460853i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460479i bk9: 0a 3460875i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991744
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993704
Bank_Level_Parallism = 1.023021
Bank_Level_Parallism_Col = 1.023280
Bank_Level_Parallism_Ready = 1.007581
write_to_read_ratio_blp_rw_average = 0.981658
GrpLevelPara = 1.023280 

BW Util details:
bwutil = 0.000457 
total_CMD = 3460981 
util_bw = 1583 
Wasted_Col = 1260 
Wasted_Row = 24 
Idle = 3458114 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1182 
rwq = 0 
CCDLc_limit_alone = 1182 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459388 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1567 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 969 
total_req = 1583 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1583 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000457 
Either_Row_CoL_Bus_Util = 0.000460 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00148022
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459513 n_act=8 n_pre=2 n_ref_event=0 n_req=913 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1442 bw_util=0.0004213
n_activity=4135 dram_eff=0.3526
bk0: 8a 3460626i bk1: 8a 3460848i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460466i bk5: 0a 3460840i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460459i bk9: 0a 3460870i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991238
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993311
Bank_Level_Parallism = 1.014711
Bank_Level_Parallism_Col = 1.014891
Bank_Level_Parallism_Ready = 1.008230
write_to_read_ratio_blp_rw_average = 0.980145
GrpLevelPara = 1.014891 

BW Util details:
bwutil = 0.000421 
total_CMD = 3460981 
util_bw = 1458 
Wasted_Col = 1169 
Wasted_Row = 24 
Idle = 3458330 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1091 
rwq = 0 
CCDLc_limit_alone = 1091 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459513 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1442 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 913 
total_req = 1458 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1458 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000421 
Either_Row_CoL_Bus_Util = 0.000424 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00145508
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459667 n_act=8 n_pre=2 n_ref_event=0 n_req=849 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1288 bw_util=0.0003768
n_activity=3907 dram_eff=0.3338
bk0: 8a 3460627i bk1: 8a 3460856i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460690i bk5: 0a 3460853i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460459i bk9: 0a 3460878i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990577
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992797
Bank_Level_Parallism = 1.008075
Bank_Level_Parallism_Col = 1.008186
Bank_Level_Parallism_Ready = 1.004601
write_to_read_ratio_blp_rw_average = 0.977596
GrpLevelPara = 1.008186 

BW Util details:
bwutil = 0.000377 
total_CMD = 3460981 
util_bw = 1304 
Wasted_Col = 1025 
Wasted_Row = 24 
Idle = 3458628 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 947 
rwq = 0 
CCDLc_limit_alone = 947 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459667 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1288 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 849 
total_req = 1304 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1304 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000377 
Either_Row_CoL_Bus_Util = 0.000380 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00117712
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459852 n_act=8 n_pre=2 n_ref_event=0 n_req=783 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1103 bw_util=0.0003233
n_activity=3540 dram_eff=0.3161
bk0: 8a 3460692i bk1: 8a 3460849i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460691i bk5: 0a 3460874i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460684i bk9: 0a 3460874i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989783
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992177
Bank_Level_Parallism = 1.008044
Bank_Level_Parallism_Col = 1.008176
Bank_Level_Parallism_Ready = 1.006256
write_to_read_ratio_blp_rw_average = 0.973429
GrpLevelPara = 1.008176 

BW Util details:
bwutil = 0.000323 
total_CMD = 3460981 
util_bw = 1119 
Wasted_Col = 846 
Wasted_Row = 24 
Idle = 3458992 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 768 
rwq = 0 
CCDLc_limit_alone = 768 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459852 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1103 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 783 
total_req = 1119 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1119 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000323 
Either_Row_CoL_Bus_Util = 0.000326 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000748343
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459917 n_act=8 n_pre=2 n_ref_event=0 n_req=781 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1038 bw_util=0.0003045
n_activity=3470 dram_eff=0.3037
bk0: 8a 3460742i bk1: 8a 3460869i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460761i bk5: 0a 3460870i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460684i bk9: 0a 3460883i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989757
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992157
Bank_Level_Parallism = 1.011432
Bank_Level_Parallism_Col = 1.011634
Bank_Level_Parallism_Ready = 1.003795
write_to_read_ratio_blp_rw_average = 0.971191
GrpLevelPara = 1.011634 

BW Util details:
bwutil = 0.000305 
total_CMD = 3460981 
util_bw = 1054 
Wasted_Col = 759 
Wasted_Row = 24 
Idle = 3459144 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 681 
rwq = 0 
CCDLc_limit_alone = 681 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459917 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1038 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 781 
total_req = 1054 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1054 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000305 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000534 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000533953
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459965 n_act=8 n_pre=2 n_ref_event=0 n_req=780 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=990 bw_util=0.0002907
n_activity=3420 dram_eff=0.2942
bk0: 8a 3460754i bk1: 8a 3460841i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460818i bk5: 0a 3460870i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460760i bk9: 0a 3460876i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989744
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992147
Bank_Level_Parallism = 1.006916
Bank_Level_Parallism_Col = 1.007046
Bank_Level_Parallism_Ready = 1.003976
write_to_read_ratio_blp_rw_average = 0.969466
GrpLevelPara = 1.007046 

BW Util details:
bwutil = 0.000291 
total_CMD = 3460981 
util_bw = 1006 
Wasted_Col = 705 
Wasted_Row = 24 
Idle = 3459246 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 627 
rwq = 0 
CCDLc_limit_alone = 627 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459965 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 990 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 780 
total_req = 1006 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1006 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000291 
Either_Row_CoL_Bus_Util = 0.000294 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000338921
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459982 n_act=8 n_pre=2 n_ref_event=0 n_req=781 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=973 bw_util=0.0002858
n_activity=3375 dram_eff=0.293
bk0: 8a 3460748i bk1: 8a 3460842i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460796i bk5: 0a 3460865i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460815i bk9: 0a 3460877i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989757
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992157
Bank_Level_Parallism = 1.007598
Bank_Level_Parallism_Col = 1.007743
Bank_Level_Parallism_Ready = 1.006067
write_to_read_ratio_blp_rw_average = 0.969029
GrpLevelPara = 1.007743 

BW Util details:
bwutil = 0.000286 
total_CMD = 3460981 
util_bw = 989 
Wasted_Col = 698 
Wasted_Row = 24 
Idle = 3459270 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 620 
rwq = 0 
CCDLc_limit_alone = 620 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459982 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 973 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 781 
total_req = 989 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 989 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000307716
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459984 n_act=8 n_pre=2 n_ref_event=0 n_req=778 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=971 bw_util=0.0002852
n_activity=3375 dram_eff=0.2924
bk0: 8a 3460779i bk1: 8a 3460830i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460799i bk5: 0a 3460880i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460791i bk9: 0a 3460868i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989717
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992126
Bank_Level_Parallism = 1.010000
Bank_Level_Parallism_Col = 1.010192
Bank_Level_Parallism_Ready = 1.005066
write_to_read_ratio_blp_rw_average = 0.968825
GrpLevelPara = 1.010192 

BW Util details:
bwutil = 0.000285 
total_CMD = 3460981 
util_bw = 987 
Wasted_Col = 689 
Wasted_Row = 24 
Idle = 3459281 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 611 
rwq = 0 
CCDLc_limit_alone = 611 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 971 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 778 
total_req = 987 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 987 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000285 
Either_Row_CoL_Bus_Util = 0.000288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000316962
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459989 n_act=8 n_pre=2 n_ref_event=0 n_req=777 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=966 bw_util=0.0002837
n_activity=3383 dram_eff=0.2903
bk0: 8a 3460764i bk1: 8a 3460837i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460815i bk5: 0a 3460876i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460791i bk9: 0a 3460876i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989704
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992116
Bank_Level_Parallism = 1.008881
Bank_Level_Parallism_Col = 1.009053
Bank_Level_Parallism_Ready = 1.005092
write_to_read_ratio_blp_rw_average = 0.968618
GrpLevelPara = 1.009053 

BW Util details:
bwutil = 0.000284 
total_CMD = 3460981 
util_bw = 982 
Wasted_Col = 683 
Wasted_Row = 24 
Idle = 3459292 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 605 
rwq = 0 
CCDLc_limit_alone = 605 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459989 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 966 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 777 
total_req = 982 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 982 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000294136
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459984 n_act=8 n_pre=2 n_ref_event=0 n_req=779 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=971 bw_util=0.0002852
n_activity=3381 dram_eff=0.2919
bk0: 8a 3460769i bk1: 8a 3460836i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460799i bk5: 0a 3460872i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460808i bk9: 0a 3460862i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989730
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992136
Bank_Level_Parallism = 1.009395
Bank_Level_Parallism_Col = 1.009575
Bank_Level_Parallism_Ready = 1.005066
write_to_read_ratio_blp_rw_average = 0.968881
GrpLevelPara = 1.009575 

BW Util details:
bwutil = 0.000285 
total_CMD = 3460981 
util_bw = 987 
Wasted_Col = 692 
Wasted_Row = 24 
Idle = 3459278 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 614 
rwq = 0 
CCDLc_limit_alone = 614 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 971 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 779 
total_req = 987 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 987 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000285 
Either_Row_CoL_Bus_Util = 0.000288 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000300204
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459994 n_act=8 n_pre=2 n_ref_event=0 n_req=778 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=961 bw_util=0.0002823
n_activity=3382 dram_eff=0.2889
bk0: 8a 3460776i bk1: 8a 3460856i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460795i bk5: 0a 3460869i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460805i bk9: 0a 3460877i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989717
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992126
Bank_Level_Parallism = 1.005967
Bank_Level_Parallism_Col = 1.006083
Bank_Level_Parallism_Ready = 1.002047
write_to_read_ratio_blp_rw_average = 0.968370
GrpLevelPara = 1.006083 

BW Util details:
bwutil = 0.000282 
total_CMD = 3460981 
util_bw = 977 
Wasted_Col = 675 
Wasted_Row = 24 
Idle = 3459305 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 597 
rwq = 0 
CCDLc_limit_alone = 597 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459994 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 961 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 778 
total_req = 977 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 977 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000282 
Either_Row_CoL_Bus_Util = 0.000285 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000292981
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459998 n_act=8 n_pre=2 n_ref_event=0 n_req=778 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=957 bw_util=0.0002811
n_activity=3374 dram_eff=0.2884
bk0: 8a 3460784i bk1: 8a 3460837i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460798i bk5: 0a 3460873i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460811i bk9: 0a 3460872i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989717
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992126
Bank_Level_Parallism = 1.007156
Bank_Level_Parallism_Col = 1.007295
Bank_Level_Parallism_Ready = 1.003083
write_to_read_ratio_blp_rw_average = 0.968389
GrpLevelPara = 1.007295 

BW Util details:
bwutil = 0.000281 
total_CMD = 3460981 
util_bw = 973 
Wasted_Col = 680 
Wasted_Row = 24 
Idle = 3459304 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 602 
rwq = 0 
CCDLc_limit_alone = 602 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459998 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 957 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 778 
total_req = 973 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 973 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000281 
Either_Row_CoL_Bus_Util = 0.000284 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000262642
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459951 n_act=8 n_pre=2 n_ref_event=0 n_req=780 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1004 bw_util=0.0002947
n_activity=3445 dram_eff=0.2961
bk0: 8a 3460724i bk1: 8a 3460834i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460796i bk5: 0a 3460865i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460803i bk9: 0a 3460869i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989744
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992147
Bank_Level_Parallism = 1.013706
Bank_Level_Parallism_Col = 1.013962
Bank_Level_Parallism_Ready = 1.007843
write_to_read_ratio_blp_rw_average = 0.969750
GrpLevelPara = 1.013962 

BW Util details:
bwutil = 0.000295 
total_CMD = 3460981 
util_bw = 1020 
Wasted_Col = 707 
Wasted_Row = 24 
Idle = 3459230 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 629 
rwq = 0 
CCDLc_limit_alone = 629 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459951 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1004 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 780 
total_req = 1020 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1020 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000295 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000386307
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459899 n_act=8 n_pre=2 n_ref_event=0 n_req=781 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1056 bw_util=0.0003097
n_activity=3507 dram_eff=0.3057
bk0: 8a 3460651i bk1: 8a 3460852i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460740i bk5: 0a 3460863i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460816i bk9: 0a 3460852i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989757
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992157
Bank_Level_Parallism = 1.013383
Bank_Level_Parallism_Col = 1.013617
Bank_Level_Parallism_Ready = 1.005597
write_to_read_ratio_blp_rw_average = 0.971678
GrpLevelPara = 1.013617 

BW Util details:
bwutil = 0.000310 
total_CMD = 3460981 
util_bw = 1072 
Wasted_Col = 772 
Wasted_Row = 24 
Idle = 3459113 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 694 
rwq = 0 
CCDLc_limit_alone = 694 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459899 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1056 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 781 
total_req = 1072 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1072 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000310 
Either_Row_CoL_Bus_Util = 0.000313 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000560824
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459835 n_act=8 n_pre=2 n_ref_event=0 n_req=782 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1120 bw_util=0.0003282
n_activity=3551 dram_eff=0.3199
bk0: 8a 3460679i bk1: 8a 3460809i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460676i bk5: 0a 3460864i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460752i bk9: 0a 3460850i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989770
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992167
Bank_Level_Parallism = 1.011917
Bank_Level_Parallism_Col = 1.012109
Bank_Level_Parallism_Ready = 1.006162
write_to_read_ratio_blp_rw_average = 0.973764
GrpLevelPara = 1.012109 

BW Util details:
bwutil = 0.000328 
total_CMD = 3460981 
util_bw = 1136 
Wasted_Col = 854 
Wasted_Row = 24 
Idle = 3458967 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 776 
rwq = 0 
CCDLc_limit_alone = 776 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459835 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1120 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 782 
total_req = 1136 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1136 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000328 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000793417
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459803 n_act=8 n_pre=2 n_ref_event=0 n_req=782 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1152 bw_util=0.0003375
n_activity=3603 dram_eff=0.3242
bk0: 8a 3460676i bk1: 8a 3460782i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460706i bk5: 0a 3460854i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460682i bk9: 0a 3460860i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989770
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992167
Bank_Level_Parallism = 1.010062
Bank_Level_Parallism_Col = 1.010219
Bank_Level_Parallism_Ready = 1.004281
write_to_read_ratio_blp_rw_average = 0.974696
GrpLevelPara = 1.010219 

BW Util details:
bwutil = 0.000337 
total_CMD = 3460981 
util_bw = 1168 
Wasted_Col = 895 
Wasted_Row = 24 
Idle = 3458894 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 817 
rwq = 0 
CCDLc_limit_alone = 817 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459803 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1152 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 782 
total_req = 1168 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1168 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000337 
Either_Row_CoL_Bus_Util = 0.000340 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000930661
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3460981 n_nop=3459785 n_act=8 n_pre=2 n_ref_event=0 n_req=781 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=1170 bw_util=0.0003427
n_activity=3606 dram_eff=0.3289
bk0: 8a 3460689i bk1: 8a 3460781i bk2: 0a 3460981i bk3: 0a 3460981i bk4: 0a 3460702i bk5: 0a 3460807i bk6: 0a 3460981i bk7: 0a 3460981i bk8: 0a 3460707i bk9: 0a 3460837i bk10: 0a 3460981i bk11: 0a 3460981i bk12: 0a 3460981i bk13: 0a 3460981i bk14: 0a 3460981i bk15: 0a 3460981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989757
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992157
Bank_Level_Parallism = 1.023878
Bank_Level_Parallism_Col = 1.024248
Bank_Level_Parallism_Ready = 1.004216
write_to_read_ratio_blp_rw_average = 0.974782
GrpLevelPara = 1.024248 

BW Util details:
bwutil = 0.000343 
total_CMD = 3460981 
util_bw = 1186 
Wasted_Col = 884 
Wasted_Row = 24 
Idle = 3458887 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 806 
rwq = 0 
CCDLc_limit_alone = 806 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3460981 
n_nop = 3459785 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 1170 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 781 
total_req = 1186 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 1186 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000343 
Either_Row_CoL_Bus_Util = 0.000346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000790238

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2014, Miss = 8, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 2142, Miss = 8, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 2270, Miss = 8, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 1248, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 1122, Miss = 8, Miss_rate = 0.007, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 994, Miss = 8, Miss_rate = 0.008, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 866, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 864, Miss = 8, Miss_rate = 0.009, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 64512
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.0079
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7168
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55296
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 55296
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=119808
icnt_total_pkts_simt_to_mem=119808
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 119808
Req_Network_cycles = 4609214
Req_Network_injected_packets_per_cycle =       0.0260 
Req_Network_conflicts_per_cycle =       0.0047
Req_Network_conflicts_per_cycle_util =       0.4720
Req_Bank_Level_Parallism =       2.5972
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0070
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0004

Reply_Network_injected_packets_num = 119808
Reply_Network_cycles = 4609214
Reply_Network_injected_packets_per_cycle =        0.0260
Reply_Network_conflicts_per_cycle =        0.2372
Reply_Network_conflicts_per_cycle_util =      22.1158
Reply_Bank_Level_Parallism =       2.4238
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0202
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 33 min, 48 sec (12828 sec)
gpgpu_simulation_rate = 64726 (inst/sec)
gpgpu_simulation_rate = 359 (cycle/sec)
gpgpu_silicon_slowdown = 3153203x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
