$tcl_library is set to: /cad/mentor/oneSpin360/2023.1/etc/tcl8.6
init.tcl executed.
source "/cad/mentor/oneSpin360/2023.1/etc/startup/onespin_defaults.tcl"
source -signed "/cad/mentor/oneSpin360/2023.1/etc/startup/onespin_startup.tcl.obf"
source "/hizz/pro/sig_research/dddTools/work/anm3/asvi/tcl/onespin_batch_run.tcl"
-I- FileParse - Analyzing source file "/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwaysff_misc_svi_hierachicalModuleRefInst.sv" .... [1]
-I- AnalyzeModule - /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwaysff_misc_svi_hierachicalModuleRefInst.sv:22: Analyzing module ( M1 ). [4]
-I- AnalyzeModule - /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwaysff_misc_svi_hierachicalModuleRefInst.sv:36: Analyzing module ( M2 ). [4]
-I- AnalyzeModule - /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwaysff_misc_svi_hierachicalModuleRefInst.sv:54: Analyzing module ( M3 ). [4]
-I- AnalyzeModule - /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwaysff_misc_svi_hierachicalModuleRefInst.sv:72: Analyzing module ( top ). [4]
-I- Elaborate auto-selected the toplevel: "verilog!work.top"
-I- Elaborating verilog portion...
-E- InterfaceErr - /hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwaysff_misc_svi_hierachicalModuleRefInst.sv:23: port 'u_I' is not bound to an interface in instance 'u_M1' (/hizz/pro/sig_research/dddTools/work/anm3/asvi/testcases/alwaysff_misc_svi_hierachicalModuleRefInst.sv:47:) because no argument was provided.
-E- Elaboration of design golden failed.
-E- Can not source script '/hizz/pro/sig_research/dddTools/work/anm3/asvi/tcl/onespin_batch_run.tcl'.
    while executing
"elaborate"
    (file "/hizz/pro/sig_research/dddTools/work/anm3/asvi/tcl/onespin_batch_run.tcl" line 4)
-E- Error during execution of user commands.
