<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>spartan7</ProductFamily>
        <Part>xc7s50-ftgb196-1</Part>
        <TopModelName>nlms_top</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.826</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1380</Best-caseLatency>
            <Average-caseLatency>1380</Average-caseLatency>
            <Worst-caseLatency>1380</Worst-caseLatency>
            <Best-caseRealTimeLatency>13.800 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>13.800 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>13.800 us</Worst-caseRealTimeLatency>
            <Interval-min>1381</Interval-min>
            <Interval-max>1381</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <nlms_outer_loop_nlms_inner_loop>
                <TripCount>1280</TripCount>
                <Latency>1378</Latency>
                <AbsoluteTimeLatency>13780</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>100</PipelineDepth>
                <InstanceList/>
            </nlms_outer_loop_nlms_inner_loop>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>36</DSP>
            <FF>3999</FF>
            <LUT>2612</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>150</BRAM_18K>
            <DSP>120</DSP>
            <FF>65200</FF>
            <LUT>32600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>nlms_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>nlms_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>nlms_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>nlms_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>nlms_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>nlms_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_signal_address0</name>
            <Object>input_signal</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_signal_ce0</name>
            <Object>input_signal</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_signal_q0</name>
            <Object>input_signal</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>desired_signal_address0</name>
            <Object>desired_signal</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>desired_signal_ce0</name>
            <Object>desired_signal</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>desired_signal_q0</name>
            <Object>desired_signal</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_address0</name>
            <Object>weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_ce0</name>
            <Object>weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_we0</name>
            <Object>weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_d0</name>
            <Object>weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_address1</name>
            <Object>weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_ce1</name>
            <Object>weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weights_q1</name>
            <Object>weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>nlms_top</ModuleName>
            <BindInstances>add_ln69_fu_173_p2 fmul_32ns_32ns_32_4_max_dsp_1_U3 fsub_32ns_32ns_32_7_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U2 dadd_64ns_64ns_64_8_full_dsp_1_U9 ddiv_64ns_64ns_64_59_no_dsp_1_U13 dmul_64ns_64ns_64_7_max_dsp_1_U11 dmul_64ns_64ns_64_7_max_dsp_1_U12 dadd_64ns_64ns_64_8_full_dsp_1_U10 add_ln71_fu_201_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>nlms_top</Name>
            <Loops>
                <nlms_outer_loop_nlms_inner_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.826</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1380</Best-caseLatency>
                    <Average-caseLatency>1380</Average-caseLatency>
                    <Worst-caseLatency>1380</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.800 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.800 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.800 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1381</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <nlms_outer_loop_nlms_inner_loop>
                        <Name>nlms_outer_loop_nlms_inner_loop</Name>
                        <TripCount>1280</TripCount>
                        <Latency>1378</Latency>
                        <AbsoluteTimeLatency>13.780 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>100</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </nlms_outer_loop_nlms_inner_loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>36</DSP>
                    <AVAIL_DSP>120</AVAIL_DSP>
                    <UTIL_DSP>30</UTIL_DSP>
                    <FF>3999</FF>
                    <AVAIL_FF>65200</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>2612</LUT>
                    <AVAIL_LUT>32600</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>150</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="nlms_outer_loop_nlms_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_173_p2" SOURCE="nlms_filter/top.cpp:69" URAM="0" VARIABLE="add_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="nlms_outer_loop_nlms_inner_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="nlms_filter/top.cpp:73" URAM="0" VARIABLE="estimation"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="nlms_outer_loop_nlms_inner_loop" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_7_full_dsp_1_U1" SOURCE="nlms_filter/top.cpp:74" URAM="0" VARIABLE="error"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="nlms_outer_loop_nlms_inner_loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="nlms_filter/top.cpp:75" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="7" LOOP="nlms_outer_loop_nlms_inner_loop" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_8_full_dsp_1_U9" SOURCE="nlms_filter/top.cpp:75" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ddiv" DSP="0" ID="" IMPL="fabric" LATENCY="58" LOOP="nlms_outer_loop_nlms_inner_loop" OPTYPE="ddiv" PRAGMA="" RTLNAME="ddiv_64ns_64ns_64_59_no_dsp_1_U13" SOURCE="nlms_filter/top.cpp:75" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="nlms_outer_loop_nlms_inner_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U11" SOURCE="nlms_filter/top.cpp:75" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="nlms_outer_loop_nlms_inner_loop" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U12" SOURCE="nlms_filter/top.cpp:75" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="7" LOOP="nlms_outer_loop_nlms_inner_loop" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_8_full_dsp_1_U10" SOURCE="nlms_filter/top.cpp:75" URAM="0" VARIABLE="add1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="nlms_outer_loop_nlms_inner_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_201_p2" SOURCE="nlms_filter/top.cpp:71" URAM="0" VARIABLE="add_ln71"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input_signal" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="input_signal_address0" name="input_signal_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_signal_ce0" name="input_signal_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_signal_q0" name="input_signal_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="desired_signal" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="desired_signal_address0" name="desired_signal_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="desired_signal_ce0" name="desired_signal_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="desired_signal_q0" name="desired_signal_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weights" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="weights_address0" name="weights_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weights_ce0" name="weights_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weights_we0" name="weights_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="weights_d0" name="weights_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="weights_address1" name="weights_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="weights_ce1" name="weights_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="weights_q1" name="weights_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_signal_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="input_signal_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_signal_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_signal"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_signal_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_signal_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_signal_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_signal"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="desired_signal_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="desired_signal_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>desired_signal_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="desired_signal"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="desired_signal_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="desired_signal_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>desired_signal_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="desired_signal"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weights_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="weights_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weights_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weights_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="weights_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weights_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weights_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="weights_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>weights_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weights_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="weights_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>weights_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weights"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="desired_signal_address0">7, , </column>
                    <column name="desired_signal_q0">32, , </column>
                    <column name="input_signal_address0">7, , </column>
                    <column name="input_signal_q0">32, , </column>
                    <column name="weights_address0">7, , </column>
                    <column name="weights_address1">7, , </column>
                    <column name="weights_d0">32, , </column>
                    <column name="weights_q1">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_signal">in, float*</column>
                    <column name="desired_signal">in, float*</column>
                    <column name="weights">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="input_signal">input_signal_address0, port, offset, </column>
                    <column name="input_signal">input_signal_ce0, port, , </column>
                    <column name="input_signal">input_signal_q0, port, , </column>
                    <column name="desired_signal">desired_signal_address0, port, offset, </column>
                    <column name="desired_signal">desired_signal_ce0, port, , </column>
                    <column name="desired_signal">desired_signal_q0, port, , </column>
                    <column name="weights">weights_address0, port, offset, </column>
                    <column name="weights">weights_ce0, port, , </column>
                    <column name="weights">weights_we0, port, , </column>
                    <column name="weights">weights_d0, port, , </column>
                    <column name="weights">weights_address1, port, offset, </column>
                    <column name="weights">weights_ce1, port, , </column>
                    <column name="weights">weights_q1, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="top" location="nlms_filter/top.cpp:61" status="valid" parentFunction="nlms_top" variable="" isDirective="0" options="name=nlms_top"/>
        <Pragma type="pipeline" location="nlms_filter/top.cpp:70" status="valid" parentFunction="nlms_top" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="nlms_filter/top.cpp:72" status="valid" parentFunction="nlms_top" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

