// Code your testbench here
// or browse Examples
module testbench;
  reg clk,reset;
  wire out;
  test dut(.clk(clk),
           .reset(reset),
           .out(out));
  initial begin
    reset = 1;
    clk = 0;
    #15 reset = 0;
  end
  
  always 
    #5 clk = ~ clk;
  
  initial begin 
    $dumpfile("dump.vcd");
    $dumpvars;
    #150 $finish;
  end
  
  
endmodule