\contentsline {section}{\numberline {I}Introduction}{1}%
\contentsline {subsection}{\numberline {\mbox {I-A}}Problemstellung}{1}%
\contentsline {subsection}{\numberline {\mbox {I-B}}Logische Bausteine}{1}%
\contentsline {subsubsection}{\numberline {\mbox {I-B}1}AND-Gatter}{1}%
\contentsline {subsubsection}{\numberline {\mbox {I-B}2}OR-Gatter}{1}%
\contentsline {subsubsection}{\numberline {\mbox {I-B}3}Multiplexer}{1}%
\contentsline {subsubsection}{\numberline {\mbox {I-B}4}FPGA}{1}%
\contentsline {subsection}{\numberline {\mbox {I-C}}Strategien zur Architektur-Optimierung}{1}%
\contentsline {subsection}{\numberline {\mbox {I-D}}Allocation}{2}%
\contentsline {subsection}{\numberline {\mbox {I-E}}Binding}{2}%
\contentsline {subsection}{\numberline {\mbox {I-F}}Sharing}{3}%
\contentsline {section}{\numberline {II}Grundlegendes}{3}%
\contentsline {subsection}{\numberline {\mbox {II-A}}KompatiblitÃ¤ts- und Konfliktgraphen}{3}%
\contentsline {subsection}{\numberline {\mbox {II-B}}Resource Dominated circuits}{4}%
\contentsline {section}{\numberline {III}General Circuits}{4}%
\contentsline {subsection}{\numberline {\mbox {III-A}}Allgm.}{4}%
\contentsline {subsection}{\numberline {\mbox {III-B}}Baugruppen}{4}%
\contentsline {subsubsection}{\numberline {\mbox {III-B}1}Register}{4}%
\contentsline {subsubsection}{\numberline {\mbox {III-B}2}Steuerlogik}{5}%
\contentsline {subsubsection}{\numberline {\mbox {III-B}3}Verkabelung}{5}%
\contentsline {subsubsection}{\numberline {\mbox {III-B}4}kontroll einheiten}{5}%
\contentsline {section}{\numberline {IV}Sharing and Binding for General Circuits}{5}%
\contentsline {subsection}{\numberline {\mbox {IV-A}}Unconstrained minimum - Area Binding}{5}%
\contentsline {subsection}{\numberline {\mbox {IV-B}}Performance Constrained Binding}{5}%
\contentsline {subsection}{\numberline {\mbox {IV-C}}Performance Directed Binding}{5}%
\contentsline {section}{\numberline {V}Gleichnis,vorgestellter Algorithmen}{5}%
\contentsline {section}{\numberline {VI}Ausblick}{5}%
\contentsline {section}{References}{5}%
