// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
// Date        : Thu Mar 16 16:44:06 2017
// Host        : david-desktop-arch running 64-bit unknown
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               /home/dave/ip/examples/z5p_lcd_1080p/z5p_lcd_1080p.sim/sim_1/impl/timing/z5p_lcd_1080p_demo_time_impl.v
// Design      : z5p_lcd_1080p_demo
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7k325tffg900-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module CFGLUT5_UNIQ_BASE_
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD1
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD10
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD11
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD12
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD13
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD14
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD15
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD16
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD17
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD18
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD19
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD2
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD20
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD21
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD22
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD23
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD24
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD25
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD26
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD27
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD28
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD29
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD3
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD30
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD31
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD4
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD5
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD6
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD7
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD8
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module CFGLUT5_HD9
   (CDO,
    O5,
    O6,
    CDI,
    CE,
    CLK,
    I0,
    I1,
    I2,
    I3,
    I4);
  output CDO;
  output O5;
  output O6;
  input CDI;
  input CE;
  input CLK;
  input I0;
  input I1;
  input I2;
  input I3;
  input I4;

  wire CDI;
  wire CDO;
  wire CE;
  wire CLK;
  wire I0;
  wire I1;
  wire I2;
  wire I3;
  wire I4;
  wire O5;
  wire O6;

  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    S1
       (.A({I4,I3,I2,I1,I0}),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O6),
        .Q31(CDO));
  (* SOFT_HLUTNM = "CFGLUT5" *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    S2
       (.A0(I0),
        .A1(I1),
        .A2(I2),
        .A3(I3),
        .CE(CE),
        .CLK(CLK),
        .D(CDI),
        .Q(O5));
endmodule

module IOBUF_UNIQ_BASE_
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD37
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module OBUFTDS_DUAL_BUF_UNIQ_BASE_
   (O,
    OB,
    I,
    T);
  output O;
  output OB;
  input I;
  input T;

  wire I;
  wire I_B;
  wire O;
  wire OB;
  wire T;
  wire NLW_N_OB_UNCONNECTED;
  wire NLW_P_OB_UNCONNECTED;

  INV INV
       (.I(I),
        .O(I_B));
  OBUFTDS N
       (.I(I_B),
        .O(OB),
        .OB(NLW_N_OB_UNCONNECTED),
        .T(T));
  OBUFTDS P
       (.I(I),
        .O(O),
        .OB(NLW_P_OB_UNCONNECTED),
        .T(T));
endmodule

module OBUFTDS_DUAL_BUF_HD38
   (O,
    OB,
    I,
    T);
  output O;
  output OB;
  input I;
  input T;

  wire I;
  wire I_B;
  wire O;
  wire OB;
  wire T;
  wire NLW_N_OB_UNCONNECTED;
  wire NLW_P_OB_UNCONNECTED;

  INV INV
       (.I(I),
        .O(I_B));
  OBUFTDS N
       (.I(I_B),
        .O(OB),
        .OB(NLW_N_OB_UNCONNECTED),
        .T(T));
  OBUFTDS P
       (.I(I),
        .O(O),
        .OB(NLW_P_OB_UNCONNECTED),
        .T(T));
endmodule

module OBUFTDS_DUAL_BUF_HD39
   (O,
    OB,
    I,
    T);
  output O;
  output OB;
  input I;
  input T;

  wire I;
  wire I_B;
  wire O;
  wire OB;
  wire T;
  wire NLW_N_OB_UNCONNECTED;
  wire NLW_P_OB_UNCONNECTED;

  INV INV
       (.I(I),
        .O(I_B));
  OBUFTDS N
       (.I(I_B),
        .O(OB),
        .OB(NLW_N_OB_UNCONNECTED),
        .T(T));
  OBUFTDS P
       (.I(I),
        .O(O),
        .OB(NLW_P_OB_UNCONNECTED),
        .T(T));
endmodule

module OBUFTDS_DUAL_BUF_HD40
   (O,
    OB,
    I,
    T);
  output O;
  output OB;
  input I;
  input T;

  wire I;
  wire I_B;
  wire O;
  wire OB;
  wire T;
  wire NLW_N_OB_UNCONNECTED;
  wire NLW_P_OB_UNCONNECTED;

  INV INV
       (.I(I),
        .O(I_B));
  OBUFTDS N
       (.I(I_B),
        .O(OB),
        .OB(NLW_N_OB_UNCONNECTED),
        .T(T));
  OBUFTDS P
       (.I(I),
        .O(O),
        .OB(NLW_P_OB_UNCONNECTED),
        .T(T));
endmodule

module OBUFTDS_DUAL_BUF_HD41
   (O,
    OB,
    I,
    T);
  output O;
  output OB;
  input I;
  input T;

  wire I;
  wire I_B;
  wire O;
  wire OB;
  wire T;
  wire NLW_N_OB_UNCONNECTED;
  wire NLW_P_OB_UNCONNECTED;

  INV INV
       (.I(I),
        .O(I_B));
  OBUFTDS N
       (.I(I_B),
        .O(OB),
        .OB(NLW_N_OB_UNCONNECTED),
        .T(T));
  OBUFTDS P
       (.I(I),
        .O(O),
        .OB(NLW_P_OB_UNCONNECTED),
        .T(T));
endmodule

module OBUFTDS_DUAL_BUF_HD42
   (O,
    OB,
    I,
    T);
  output O;
  output OB;
  input I;
  input T;

  wire I;
  wire I_B;
  wire O;
  wire OB;
  wire T;
  wire NLW_N_OB_UNCONNECTED;
  wire NLW_P_OB_UNCONNECTED;

  INV INV
       (.I(I),
        .O(I_B));
  OBUFTDS N
       (.I(I_B),
        .O(OB),
        .OB(NLW_N_OB_UNCONNECTED),
        .T(T));
  OBUFTDS P
       (.I(I),
        .O(O),
        .OB(NLW_P_OB_UNCONNECTED),
        .T(T));
endmodule

module OBUFTDS_DUAL_BUF_HD43
   (O,
    OB,
    I,
    T);
  output O;
  output OB;
  input I;
  input T;

  wire I;
  wire I_B;
  wire O;
  wire OB;
  wire T;
  wire NLW_N_OB_UNCONNECTED;
  wire NLW_P_OB_UNCONNECTED;

  INV INV
       (.I(I),
        .O(I_B));
  OBUFTDS N
       (.I(I_B),
        .O(OB),
        .OB(NLW_N_OB_UNCONNECTED),
        .T(T));
  OBUFTDS P
       (.I(I),
        .O(O),
        .OB(NLW_P_OB_UNCONNECTED),
        .T(T));
endmodule

module OBUFTDS_DUAL_BUF_HD44
   (O,
    OB,
    I,
    T);
  output O;
  output OB;
  input I;
  input T;

  wire I;
  wire I_B;
  wire O;
  wire OB;
  wire T;
  wire NLW_N_OB_UNCONNECTED;
  wire NLW_P_OB_UNCONNECTED;

  INV INV
       (.I(I),
        .O(I_B));
  OBUFTDS N
       (.I(I_B),
        .O(OB),
        .OB(NLW_N_OB_UNCONNECTED),
        .T(T));
  OBUFTDS P
       (.I(I),
        .O(O),
        .OB(NLW_P_OB_UNCONNECTED),
        .T(T));
endmodule

module OBUFTDS_DUAL_BUF_HD45
   (O,
    OB,
    I,
    T);
  output O;
  output OB;
  input I;
  input T;

  wire I;
  wire I_B;
  wire O;
  wire OB;
  wire T;
  wire NLW_N_OB_UNCONNECTED;
  wire NLW_P_OB_UNCONNECTED;

  INV INV
       (.I(I),
        .O(I_B));
  OBUFTDS N
       (.I(I_B),
        .O(OB),
        .OB(NLW_N_OB_UNCONNECTED),
        .T(T));
  OBUFTDS P
       (.I(I),
        .O(O),
        .OB(NLW_P_OB_UNCONNECTED),
        .T(T));
endmodule

module OBUFTDS_DUAL_BUF_HD46
   (O,
    OB,
    I,
    T);
  output O;
  output OB;
  input I;
  input T;

  wire I;
  wire I_B;
  wire O;
  wire OB;
  wire T;
  wire NLW_N_OB_UNCONNECTED;
  wire NLW_P_OB_UNCONNECTED;

  INV INV
       (.I(I),
        .O(I_B));
  OBUFTDS N
       (.I(I_B),
        .O(OB),
        .OB(NLW_N_OB_UNCONNECTED),
        .T(T));
  OBUFTDS P
       (.I(I),
        .O(O),
        .OB(NLW_P_OB_UNCONNECTED),
        .T(T));
endmodule

module RAM32M_UNIQ_BASE_
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD32
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD33
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD34
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD35
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD36
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

(* CHECK_LICENSE_TYPE = "dbg_hub_CV,xsdbm_v2_0_1_xsdbm,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "xsdbm_v2_0_1_xsdbm,Vivado 2016.3" *) 
module dbg_hub_CV
   (clk,
    sl_iport0_o,
    sl_oport0_i);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 signal_clock CLK" *) input clk;
  output [36:0]sl_iport0_o;
  input [16:0]sl_oport0_i;

  wire clk;
  wire [36:0]sl_iport0_o;
  wire [16:0]sl_oport0_i;
  wire NLW_inst_capture_0_UNCONNECTED;
  wire NLW_inst_capture_1_UNCONNECTED;
  wire NLW_inst_capture_10_UNCONNECTED;
  wire NLW_inst_capture_11_UNCONNECTED;
  wire NLW_inst_capture_12_UNCONNECTED;
  wire NLW_inst_capture_13_UNCONNECTED;
  wire NLW_inst_capture_14_UNCONNECTED;
  wire NLW_inst_capture_15_UNCONNECTED;
  wire NLW_inst_capture_2_UNCONNECTED;
  wire NLW_inst_capture_3_UNCONNECTED;
  wire NLW_inst_capture_4_UNCONNECTED;
  wire NLW_inst_capture_5_UNCONNECTED;
  wire NLW_inst_capture_6_UNCONNECTED;
  wire NLW_inst_capture_7_UNCONNECTED;
  wire NLW_inst_capture_8_UNCONNECTED;
  wire NLW_inst_capture_9_UNCONNECTED;
  wire NLW_inst_drck_0_UNCONNECTED;
  wire NLW_inst_drck_1_UNCONNECTED;
  wire NLW_inst_drck_10_UNCONNECTED;
  wire NLW_inst_drck_11_UNCONNECTED;
  wire NLW_inst_drck_12_UNCONNECTED;
  wire NLW_inst_drck_13_UNCONNECTED;
  wire NLW_inst_drck_14_UNCONNECTED;
  wire NLW_inst_drck_15_UNCONNECTED;
  wire NLW_inst_drck_2_UNCONNECTED;
  wire NLW_inst_drck_3_UNCONNECTED;
  wire NLW_inst_drck_4_UNCONNECTED;
  wire NLW_inst_drck_5_UNCONNECTED;
  wire NLW_inst_drck_6_UNCONNECTED;
  wire NLW_inst_drck_7_UNCONNECTED;
  wire NLW_inst_drck_8_UNCONNECTED;
  wire NLW_inst_drck_9_UNCONNECTED;
  wire NLW_inst_reset_0_UNCONNECTED;
  wire NLW_inst_reset_1_UNCONNECTED;
  wire NLW_inst_reset_10_UNCONNECTED;
  wire NLW_inst_reset_11_UNCONNECTED;
  wire NLW_inst_reset_12_UNCONNECTED;
  wire NLW_inst_reset_13_UNCONNECTED;
  wire NLW_inst_reset_14_UNCONNECTED;
  wire NLW_inst_reset_15_UNCONNECTED;
  wire NLW_inst_reset_2_UNCONNECTED;
  wire NLW_inst_reset_3_UNCONNECTED;
  wire NLW_inst_reset_4_UNCONNECTED;
  wire NLW_inst_reset_5_UNCONNECTED;
  wire NLW_inst_reset_6_UNCONNECTED;
  wire NLW_inst_reset_7_UNCONNECTED;
  wire NLW_inst_reset_8_UNCONNECTED;
  wire NLW_inst_reset_9_UNCONNECTED;
  wire NLW_inst_runtest_0_UNCONNECTED;
  wire NLW_inst_runtest_1_UNCONNECTED;
  wire NLW_inst_runtest_10_UNCONNECTED;
  wire NLW_inst_runtest_11_UNCONNECTED;
  wire NLW_inst_runtest_12_UNCONNECTED;
  wire NLW_inst_runtest_13_UNCONNECTED;
  wire NLW_inst_runtest_14_UNCONNECTED;
  wire NLW_inst_runtest_15_UNCONNECTED;
  wire NLW_inst_runtest_2_UNCONNECTED;
  wire NLW_inst_runtest_3_UNCONNECTED;
  wire NLW_inst_runtest_4_UNCONNECTED;
  wire NLW_inst_runtest_5_UNCONNECTED;
  wire NLW_inst_runtest_6_UNCONNECTED;
  wire NLW_inst_runtest_7_UNCONNECTED;
  wire NLW_inst_runtest_8_UNCONNECTED;
  wire NLW_inst_runtest_9_UNCONNECTED;
  wire NLW_inst_sel_0_UNCONNECTED;
  wire NLW_inst_sel_1_UNCONNECTED;
  wire NLW_inst_sel_10_UNCONNECTED;
  wire NLW_inst_sel_11_UNCONNECTED;
  wire NLW_inst_sel_12_UNCONNECTED;
  wire NLW_inst_sel_13_UNCONNECTED;
  wire NLW_inst_sel_14_UNCONNECTED;
  wire NLW_inst_sel_15_UNCONNECTED;
  wire NLW_inst_sel_2_UNCONNECTED;
  wire NLW_inst_sel_3_UNCONNECTED;
  wire NLW_inst_sel_4_UNCONNECTED;
  wire NLW_inst_sel_5_UNCONNECTED;
  wire NLW_inst_sel_6_UNCONNECTED;
  wire NLW_inst_sel_7_UNCONNECTED;
  wire NLW_inst_sel_8_UNCONNECTED;
  wire NLW_inst_sel_9_UNCONNECTED;
  wire NLW_inst_shift_0_UNCONNECTED;
  wire NLW_inst_shift_1_UNCONNECTED;
  wire NLW_inst_shift_10_UNCONNECTED;
  wire NLW_inst_shift_11_UNCONNECTED;
  wire NLW_inst_shift_12_UNCONNECTED;
  wire NLW_inst_shift_13_UNCONNECTED;
  wire NLW_inst_shift_14_UNCONNECTED;
  wire NLW_inst_shift_15_UNCONNECTED;
  wire NLW_inst_shift_2_UNCONNECTED;
  wire NLW_inst_shift_3_UNCONNECTED;
  wire NLW_inst_shift_4_UNCONNECTED;
  wire NLW_inst_shift_5_UNCONNECTED;
  wire NLW_inst_shift_6_UNCONNECTED;
  wire NLW_inst_shift_7_UNCONNECTED;
  wire NLW_inst_shift_8_UNCONNECTED;
  wire NLW_inst_shift_9_UNCONNECTED;
  wire NLW_inst_tck_0_UNCONNECTED;
  wire NLW_inst_tck_1_UNCONNECTED;
  wire NLW_inst_tck_10_UNCONNECTED;
  wire NLW_inst_tck_11_UNCONNECTED;
  wire NLW_inst_tck_12_UNCONNECTED;
  wire NLW_inst_tck_13_UNCONNECTED;
  wire NLW_inst_tck_14_UNCONNECTED;
  wire NLW_inst_tck_15_UNCONNECTED;
  wire NLW_inst_tck_2_UNCONNECTED;
  wire NLW_inst_tck_3_UNCONNECTED;
  wire NLW_inst_tck_4_UNCONNECTED;
  wire NLW_inst_tck_5_UNCONNECTED;
  wire NLW_inst_tck_6_UNCONNECTED;
  wire NLW_inst_tck_7_UNCONNECTED;
  wire NLW_inst_tck_8_UNCONNECTED;
  wire NLW_inst_tck_9_UNCONNECTED;
  wire NLW_inst_tdi_0_UNCONNECTED;
  wire NLW_inst_tdi_1_UNCONNECTED;
  wire NLW_inst_tdi_10_UNCONNECTED;
  wire NLW_inst_tdi_11_UNCONNECTED;
  wire NLW_inst_tdi_12_UNCONNECTED;
  wire NLW_inst_tdi_13_UNCONNECTED;
  wire NLW_inst_tdi_14_UNCONNECTED;
  wire NLW_inst_tdi_15_UNCONNECTED;
  wire NLW_inst_tdi_2_UNCONNECTED;
  wire NLW_inst_tdi_3_UNCONNECTED;
  wire NLW_inst_tdi_4_UNCONNECTED;
  wire NLW_inst_tdi_5_UNCONNECTED;
  wire NLW_inst_tdi_6_UNCONNECTED;
  wire NLW_inst_tdi_7_UNCONNECTED;
  wire NLW_inst_tdi_8_UNCONNECTED;
  wire NLW_inst_tdi_9_UNCONNECTED;
  wire NLW_inst_tdo_UNCONNECTED;
  wire NLW_inst_tms_0_UNCONNECTED;
  wire NLW_inst_tms_1_UNCONNECTED;
  wire NLW_inst_tms_10_UNCONNECTED;
  wire NLW_inst_tms_11_UNCONNECTED;
  wire NLW_inst_tms_12_UNCONNECTED;
  wire NLW_inst_tms_13_UNCONNECTED;
  wire NLW_inst_tms_14_UNCONNECTED;
  wire NLW_inst_tms_15_UNCONNECTED;
  wire NLW_inst_tms_2_UNCONNECTED;
  wire NLW_inst_tms_3_UNCONNECTED;
  wire NLW_inst_tms_4_UNCONNECTED;
  wire NLW_inst_tms_5_UNCONNECTED;
  wire NLW_inst_tms_6_UNCONNECTED;
  wire NLW_inst_tms_7_UNCONNECTED;
  wire NLW_inst_tms_8_UNCONNECTED;
  wire NLW_inst_tms_9_UNCONNECTED;
  wire NLW_inst_update_0_UNCONNECTED;
  wire NLW_inst_update_1_UNCONNECTED;
  wire NLW_inst_update_10_UNCONNECTED;
  wire NLW_inst_update_11_UNCONNECTED;
  wire NLW_inst_update_12_UNCONNECTED;
  wire NLW_inst_update_13_UNCONNECTED;
  wire NLW_inst_update_14_UNCONNECTED;
  wire NLW_inst_update_15_UNCONNECTED;
  wire NLW_inst_update_2_UNCONNECTED;
  wire NLW_inst_update_3_UNCONNECTED;
  wire NLW_inst_update_4_UNCONNECTED;
  wire NLW_inst_update_5_UNCONNECTED;
  wire NLW_inst_update_6_UNCONNECTED;
  wire NLW_inst_update_7_UNCONNECTED;
  wire NLW_inst_update_8_UNCONNECTED;
  wire NLW_inst_update_9_UNCONNECTED;
  wire [31:0]NLW_inst_bscanid_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport100_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport101_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport102_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport103_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport104_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport105_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport106_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport107_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport108_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport109_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport10_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport110_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport111_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport112_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport113_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport114_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport115_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport116_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport117_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport118_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport119_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport11_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport120_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport121_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport122_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport123_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport124_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport125_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport126_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport127_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport128_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport129_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport12_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport130_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport131_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport132_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport133_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport134_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport135_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport136_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport137_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport138_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport139_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport13_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport140_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport141_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport142_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport143_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport144_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport145_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport146_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport147_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport148_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport149_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport14_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport150_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport151_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport152_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport153_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport154_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport155_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport156_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport157_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport158_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport159_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport15_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport160_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport161_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport162_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport163_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport164_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport165_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport166_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport167_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport168_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport169_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport16_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport170_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport171_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport172_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport173_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport174_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport175_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport176_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport177_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport178_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport179_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport17_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport180_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport181_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport182_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport183_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport184_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport185_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport186_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport187_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport188_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport189_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport18_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport190_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport191_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport192_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport193_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport194_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport195_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport196_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport197_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport198_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport199_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport19_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport1_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport200_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport201_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport202_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport203_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport204_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport205_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport206_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport207_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport208_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport209_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport20_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport210_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport211_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport212_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport213_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport214_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport215_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport216_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport217_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport218_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport219_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport21_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport220_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport221_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport222_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport223_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport224_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport225_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport226_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport227_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport228_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport229_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport22_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport230_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport231_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport232_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport233_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport234_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport235_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport236_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport237_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport238_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport239_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport23_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport240_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport241_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport242_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport243_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport244_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport245_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport246_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport247_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport248_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport249_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport24_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport250_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport251_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport252_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport253_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport254_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport255_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport25_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport26_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport27_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport28_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport29_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport2_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport30_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport31_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport32_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport33_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport34_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport35_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport36_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport37_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport38_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport39_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport3_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport40_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport41_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport42_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport43_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport44_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport45_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport46_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport47_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport48_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport49_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport4_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport50_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport51_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport52_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport53_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport54_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport55_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport56_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport57_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport58_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport59_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport5_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport60_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport61_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport62_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport63_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport64_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport65_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport66_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport67_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport68_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport69_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport6_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport70_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport71_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport72_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport73_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport74_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport75_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport76_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport77_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport78_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport79_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport7_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport80_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport81_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport82_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport83_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport84_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport85_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport86_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport87_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport88_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport89_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport8_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport90_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport91_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport92_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport93_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport94_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport95_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport96_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport97_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport98_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport99_o_UNCONNECTED;
  wire [0:0]NLW_inst_sl_iport9_o_UNCONNECTED;

  (* C_BSCANID = "32'b00000100100100000000001000100000" *) 
  (* C_BSCAN_MODE = "0" *) 
  (* C_BSCAN_MODE_WITH_CORE = "0" *) 
  (* C_BUILD_REVISION = "0" *) 
  (* C_CLKFBOUT_MULT_F = "10.000000" *) 
  (* C_CLKOUT0_DIVIDE_F = "10.000000" *) 
  (* C_CLK_INPUT_FREQ_HZ = "32'b00010001111000011010001100000000" *) 
  (* C_CORE_MAJOR_VER = "1" *) 
  (* C_CORE_MINOR_ALPHA_VER = "97" *) 
  (* C_CORE_MINOR_VER = "0" *) 
  (* C_CORE_TYPE = "1" *) 
  (* C_DCLK_HAS_RESET = "0" *) 
  (* C_DIVCLK_DIVIDE = "3" *) 
  (* C_ENABLE_CLK_DIVIDER = "0" *) 
  (* C_EN_INT_SIM = "1" *) 
  (* C_FIFO_STYLE = "SUBCORE" *) 
  (* C_MAJOR_VERSION = "14" *) 
  (* C_MINOR_VERSION = "1" *) 
  (* C_NUM_BSCAN_MASTER_PORTS = "0" *) 
  (* C_TWO_PRIM_MODE = "0" *) 
  (* C_USER_SCAN_CHAIN = "1" *) 
  (* C_USER_SCAN_CHAIN1 = "1" *) 
  (* C_USE_BUFR = "0" *) 
  (* C_USE_EXT_BSCAN = "0" *) 
  (* C_USE_STARTUP_CLK = "0" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* C_XSDB_NUM_SLAVES = "1" *) 
  (* C_XSDB_PERIOD_FRC = "0" *) 
  (* C_XSDB_PERIOD_INT = "10" *) 
  (* DONT_TOUCH *) 
  (* LC_CLKIN1_PERIOD = "3.333333" *) 
  dbg_hub_CVxsdbm_v2_0_1_xsdbm inst
       (.bscanid(NLW_inst_bscanid_UNCONNECTED[31:0]),
        .bscanid_0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .bscanid_1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .bscanid_10({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .bscanid_11({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .bscanid_12({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .bscanid_13({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .bscanid_14({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .bscanid_15({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .bscanid_2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .bscanid_3({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .bscanid_4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .bscanid_5({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .bscanid_6({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .bscanid_7({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .bscanid_8({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .bscanid_9({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .capture(1'b0),
        .capture_0(NLW_inst_capture_0_UNCONNECTED),
        .capture_1(NLW_inst_capture_1_UNCONNECTED),
        .capture_10(NLW_inst_capture_10_UNCONNECTED),
        .capture_11(NLW_inst_capture_11_UNCONNECTED),
        .capture_12(NLW_inst_capture_12_UNCONNECTED),
        .capture_13(NLW_inst_capture_13_UNCONNECTED),
        .capture_14(NLW_inst_capture_14_UNCONNECTED),
        .capture_15(NLW_inst_capture_15_UNCONNECTED),
        .capture_2(NLW_inst_capture_2_UNCONNECTED),
        .capture_3(NLW_inst_capture_3_UNCONNECTED),
        .capture_4(NLW_inst_capture_4_UNCONNECTED),
        .capture_5(NLW_inst_capture_5_UNCONNECTED),
        .capture_6(NLW_inst_capture_6_UNCONNECTED),
        .capture_7(NLW_inst_capture_7_UNCONNECTED),
        .capture_8(NLW_inst_capture_8_UNCONNECTED),
        .capture_9(NLW_inst_capture_9_UNCONNECTED),
        .clk(clk),
        .drck(1'b0),
        .drck_0(NLW_inst_drck_0_UNCONNECTED),
        .drck_1(NLW_inst_drck_1_UNCONNECTED),
        .drck_10(NLW_inst_drck_10_UNCONNECTED),
        .drck_11(NLW_inst_drck_11_UNCONNECTED),
        .drck_12(NLW_inst_drck_12_UNCONNECTED),
        .drck_13(NLW_inst_drck_13_UNCONNECTED),
        .drck_14(NLW_inst_drck_14_UNCONNECTED),
        .drck_15(NLW_inst_drck_15_UNCONNECTED),
        .drck_2(NLW_inst_drck_2_UNCONNECTED),
        .drck_3(NLW_inst_drck_3_UNCONNECTED),
        .drck_4(NLW_inst_drck_4_UNCONNECTED),
        .drck_5(NLW_inst_drck_5_UNCONNECTED),
        .drck_6(NLW_inst_drck_6_UNCONNECTED),
        .drck_7(NLW_inst_drck_7_UNCONNECTED),
        .drck_8(NLW_inst_drck_8_UNCONNECTED),
        .drck_9(NLW_inst_drck_9_UNCONNECTED),
        .reset(1'b0),
        .reset_0(NLW_inst_reset_0_UNCONNECTED),
        .reset_1(NLW_inst_reset_1_UNCONNECTED),
        .reset_10(NLW_inst_reset_10_UNCONNECTED),
        .reset_11(NLW_inst_reset_11_UNCONNECTED),
        .reset_12(NLW_inst_reset_12_UNCONNECTED),
        .reset_13(NLW_inst_reset_13_UNCONNECTED),
        .reset_14(NLW_inst_reset_14_UNCONNECTED),
        .reset_15(NLW_inst_reset_15_UNCONNECTED),
        .reset_2(NLW_inst_reset_2_UNCONNECTED),
        .reset_3(NLW_inst_reset_3_UNCONNECTED),
        .reset_4(NLW_inst_reset_4_UNCONNECTED),
        .reset_5(NLW_inst_reset_5_UNCONNECTED),
        .reset_6(NLW_inst_reset_6_UNCONNECTED),
        .reset_7(NLW_inst_reset_7_UNCONNECTED),
        .reset_8(NLW_inst_reset_8_UNCONNECTED),
        .reset_9(NLW_inst_reset_9_UNCONNECTED),
        .runtest(1'b0),
        .runtest_0(NLW_inst_runtest_0_UNCONNECTED),
        .runtest_1(NLW_inst_runtest_1_UNCONNECTED),
        .runtest_10(NLW_inst_runtest_10_UNCONNECTED),
        .runtest_11(NLW_inst_runtest_11_UNCONNECTED),
        .runtest_12(NLW_inst_runtest_12_UNCONNECTED),
        .runtest_13(NLW_inst_runtest_13_UNCONNECTED),
        .runtest_14(NLW_inst_runtest_14_UNCONNECTED),
        .runtest_15(NLW_inst_runtest_15_UNCONNECTED),
        .runtest_2(NLW_inst_runtest_2_UNCONNECTED),
        .runtest_3(NLW_inst_runtest_3_UNCONNECTED),
        .runtest_4(NLW_inst_runtest_4_UNCONNECTED),
        .runtest_5(NLW_inst_runtest_5_UNCONNECTED),
        .runtest_6(NLW_inst_runtest_6_UNCONNECTED),
        .runtest_7(NLW_inst_runtest_7_UNCONNECTED),
        .runtest_8(NLW_inst_runtest_8_UNCONNECTED),
        .runtest_9(NLW_inst_runtest_9_UNCONNECTED),
        .sel(1'b0),
        .sel_0(NLW_inst_sel_0_UNCONNECTED),
        .sel_1(NLW_inst_sel_1_UNCONNECTED),
        .sel_10(NLW_inst_sel_10_UNCONNECTED),
        .sel_11(NLW_inst_sel_11_UNCONNECTED),
        .sel_12(NLW_inst_sel_12_UNCONNECTED),
        .sel_13(NLW_inst_sel_13_UNCONNECTED),
        .sel_14(NLW_inst_sel_14_UNCONNECTED),
        .sel_15(NLW_inst_sel_15_UNCONNECTED),
        .sel_2(NLW_inst_sel_2_UNCONNECTED),
        .sel_3(NLW_inst_sel_3_UNCONNECTED),
        .sel_4(NLW_inst_sel_4_UNCONNECTED),
        .sel_5(NLW_inst_sel_5_UNCONNECTED),
        .sel_6(NLW_inst_sel_6_UNCONNECTED),
        .sel_7(NLW_inst_sel_7_UNCONNECTED),
        .sel_8(NLW_inst_sel_8_UNCONNECTED),
        .sel_9(NLW_inst_sel_9_UNCONNECTED),
        .shift(1'b0),
        .shift_0(NLW_inst_shift_0_UNCONNECTED),
        .shift_1(NLW_inst_shift_1_UNCONNECTED),
        .shift_10(NLW_inst_shift_10_UNCONNECTED),
        .shift_11(NLW_inst_shift_11_UNCONNECTED),
        .shift_12(NLW_inst_shift_12_UNCONNECTED),
        .shift_13(NLW_inst_shift_13_UNCONNECTED),
        .shift_14(NLW_inst_shift_14_UNCONNECTED),
        .shift_15(NLW_inst_shift_15_UNCONNECTED),
        .shift_2(NLW_inst_shift_2_UNCONNECTED),
        .shift_3(NLW_inst_shift_3_UNCONNECTED),
        .shift_4(NLW_inst_shift_4_UNCONNECTED),
        .shift_5(NLW_inst_shift_5_UNCONNECTED),
        .shift_6(NLW_inst_shift_6_UNCONNECTED),
        .shift_7(NLW_inst_shift_7_UNCONNECTED),
        .shift_8(NLW_inst_shift_8_UNCONNECTED),
        .shift_9(NLW_inst_shift_9_UNCONNECTED),
        .sl_iport0_o(sl_iport0_o),
        .sl_iport100_o(NLW_inst_sl_iport100_o_UNCONNECTED[0]),
        .sl_iport101_o(NLW_inst_sl_iport101_o_UNCONNECTED[0]),
        .sl_iport102_o(NLW_inst_sl_iport102_o_UNCONNECTED[0]),
        .sl_iport103_o(NLW_inst_sl_iport103_o_UNCONNECTED[0]),
        .sl_iport104_o(NLW_inst_sl_iport104_o_UNCONNECTED[0]),
        .sl_iport105_o(NLW_inst_sl_iport105_o_UNCONNECTED[0]),
        .sl_iport106_o(NLW_inst_sl_iport106_o_UNCONNECTED[0]),
        .sl_iport107_o(NLW_inst_sl_iport107_o_UNCONNECTED[0]),
        .sl_iport108_o(NLW_inst_sl_iport108_o_UNCONNECTED[0]),
        .sl_iport109_o(NLW_inst_sl_iport109_o_UNCONNECTED[0]),
        .sl_iport10_o(NLW_inst_sl_iport10_o_UNCONNECTED[0]),
        .sl_iport110_o(NLW_inst_sl_iport110_o_UNCONNECTED[0]),
        .sl_iport111_o(NLW_inst_sl_iport111_o_UNCONNECTED[0]),
        .sl_iport112_o(NLW_inst_sl_iport112_o_UNCONNECTED[0]),
        .sl_iport113_o(NLW_inst_sl_iport113_o_UNCONNECTED[0]),
        .sl_iport114_o(NLW_inst_sl_iport114_o_UNCONNECTED[0]),
        .sl_iport115_o(NLW_inst_sl_iport115_o_UNCONNECTED[0]),
        .sl_iport116_o(NLW_inst_sl_iport116_o_UNCONNECTED[0]),
        .sl_iport117_o(NLW_inst_sl_iport117_o_UNCONNECTED[0]),
        .sl_iport118_o(NLW_inst_sl_iport118_o_UNCONNECTED[0]),
        .sl_iport119_o(NLW_inst_sl_iport119_o_UNCONNECTED[0]),
        .sl_iport11_o(NLW_inst_sl_iport11_o_UNCONNECTED[0]),
        .sl_iport120_o(NLW_inst_sl_iport120_o_UNCONNECTED[0]),
        .sl_iport121_o(NLW_inst_sl_iport121_o_UNCONNECTED[0]),
        .sl_iport122_o(NLW_inst_sl_iport122_o_UNCONNECTED[0]),
        .sl_iport123_o(NLW_inst_sl_iport123_o_UNCONNECTED[0]),
        .sl_iport124_o(NLW_inst_sl_iport124_o_UNCONNECTED[0]),
        .sl_iport125_o(NLW_inst_sl_iport125_o_UNCONNECTED[0]),
        .sl_iport126_o(NLW_inst_sl_iport126_o_UNCONNECTED[0]),
        .sl_iport127_o(NLW_inst_sl_iport127_o_UNCONNECTED[0]),
        .sl_iport128_o(NLW_inst_sl_iport128_o_UNCONNECTED[0]),
        .sl_iport129_o(NLW_inst_sl_iport129_o_UNCONNECTED[0]),
        .sl_iport12_o(NLW_inst_sl_iport12_o_UNCONNECTED[0]),
        .sl_iport130_o(NLW_inst_sl_iport130_o_UNCONNECTED[0]),
        .sl_iport131_o(NLW_inst_sl_iport131_o_UNCONNECTED[0]),
        .sl_iport132_o(NLW_inst_sl_iport132_o_UNCONNECTED[0]),
        .sl_iport133_o(NLW_inst_sl_iport133_o_UNCONNECTED[0]),
        .sl_iport134_o(NLW_inst_sl_iport134_o_UNCONNECTED[0]),
        .sl_iport135_o(NLW_inst_sl_iport135_o_UNCONNECTED[0]),
        .sl_iport136_o(NLW_inst_sl_iport136_o_UNCONNECTED[0]),
        .sl_iport137_o(NLW_inst_sl_iport137_o_UNCONNECTED[0]),
        .sl_iport138_o(NLW_inst_sl_iport138_o_UNCONNECTED[0]),
        .sl_iport139_o(NLW_inst_sl_iport139_o_UNCONNECTED[0]),
        .sl_iport13_o(NLW_inst_sl_iport13_o_UNCONNECTED[0]),
        .sl_iport140_o(NLW_inst_sl_iport140_o_UNCONNECTED[0]),
        .sl_iport141_o(NLW_inst_sl_iport141_o_UNCONNECTED[0]),
        .sl_iport142_o(NLW_inst_sl_iport142_o_UNCONNECTED[0]),
        .sl_iport143_o(NLW_inst_sl_iport143_o_UNCONNECTED[0]),
        .sl_iport144_o(NLW_inst_sl_iport144_o_UNCONNECTED[0]),
        .sl_iport145_o(NLW_inst_sl_iport145_o_UNCONNECTED[0]),
        .sl_iport146_o(NLW_inst_sl_iport146_o_UNCONNECTED[0]),
        .sl_iport147_o(NLW_inst_sl_iport147_o_UNCONNECTED[0]),
        .sl_iport148_o(NLW_inst_sl_iport148_o_UNCONNECTED[0]),
        .sl_iport149_o(NLW_inst_sl_iport149_o_UNCONNECTED[0]),
        .sl_iport14_o(NLW_inst_sl_iport14_o_UNCONNECTED[0]),
        .sl_iport150_o(NLW_inst_sl_iport150_o_UNCONNECTED[0]),
        .sl_iport151_o(NLW_inst_sl_iport151_o_UNCONNECTED[0]),
        .sl_iport152_o(NLW_inst_sl_iport152_o_UNCONNECTED[0]),
        .sl_iport153_o(NLW_inst_sl_iport153_o_UNCONNECTED[0]),
        .sl_iport154_o(NLW_inst_sl_iport154_o_UNCONNECTED[0]),
        .sl_iport155_o(NLW_inst_sl_iport155_o_UNCONNECTED[0]),
        .sl_iport156_o(NLW_inst_sl_iport156_o_UNCONNECTED[0]),
        .sl_iport157_o(NLW_inst_sl_iport157_o_UNCONNECTED[0]),
        .sl_iport158_o(NLW_inst_sl_iport158_o_UNCONNECTED[0]),
        .sl_iport159_o(NLW_inst_sl_iport159_o_UNCONNECTED[0]),
        .sl_iport15_o(NLW_inst_sl_iport15_o_UNCONNECTED[0]),
        .sl_iport160_o(NLW_inst_sl_iport160_o_UNCONNECTED[0]),
        .sl_iport161_o(NLW_inst_sl_iport161_o_UNCONNECTED[0]),
        .sl_iport162_o(NLW_inst_sl_iport162_o_UNCONNECTED[0]),
        .sl_iport163_o(NLW_inst_sl_iport163_o_UNCONNECTED[0]),
        .sl_iport164_o(NLW_inst_sl_iport164_o_UNCONNECTED[0]),
        .sl_iport165_o(NLW_inst_sl_iport165_o_UNCONNECTED[0]),
        .sl_iport166_o(NLW_inst_sl_iport166_o_UNCONNECTED[0]),
        .sl_iport167_o(NLW_inst_sl_iport167_o_UNCONNECTED[0]),
        .sl_iport168_o(NLW_inst_sl_iport168_o_UNCONNECTED[0]),
        .sl_iport169_o(NLW_inst_sl_iport169_o_UNCONNECTED[0]),
        .sl_iport16_o(NLW_inst_sl_iport16_o_UNCONNECTED[0]),
        .sl_iport170_o(NLW_inst_sl_iport170_o_UNCONNECTED[0]),
        .sl_iport171_o(NLW_inst_sl_iport171_o_UNCONNECTED[0]),
        .sl_iport172_o(NLW_inst_sl_iport172_o_UNCONNECTED[0]),
        .sl_iport173_o(NLW_inst_sl_iport173_o_UNCONNECTED[0]),
        .sl_iport174_o(NLW_inst_sl_iport174_o_UNCONNECTED[0]),
        .sl_iport175_o(NLW_inst_sl_iport175_o_UNCONNECTED[0]),
        .sl_iport176_o(NLW_inst_sl_iport176_o_UNCONNECTED[0]),
        .sl_iport177_o(NLW_inst_sl_iport177_o_UNCONNECTED[0]),
        .sl_iport178_o(NLW_inst_sl_iport178_o_UNCONNECTED[0]),
        .sl_iport179_o(NLW_inst_sl_iport179_o_UNCONNECTED[0]),
        .sl_iport17_o(NLW_inst_sl_iport17_o_UNCONNECTED[0]),
        .sl_iport180_o(NLW_inst_sl_iport180_o_UNCONNECTED[0]),
        .sl_iport181_o(NLW_inst_sl_iport181_o_UNCONNECTED[0]),
        .sl_iport182_o(NLW_inst_sl_iport182_o_UNCONNECTED[0]),
        .sl_iport183_o(NLW_inst_sl_iport183_o_UNCONNECTED[0]),
        .sl_iport184_o(NLW_inst_sl_iport184_o_UNCONNECTED[0]),
        .sl_iport185_o(NLW_inst_sl_iport185_o_UNCONNECTED[0]),
        .sl_iport186_o(NLW_inst_sl_iport186_o_UNCONNECTED[0]),
        .sl_iport187_o(NLW_inst_sl_iport187_o_UNCONNECTED[0]),
        .sl_iport188_o(NLW_inst_sl_iport188_o_UNCONNECTED[0]),
        .sl_iport189_o(NLW_inst_sl_iport189_o_UNCONNECTED[0]),
        .sl_iport18_o(NLW_inst_sl_iport18_o_UNCONNECTED[0]),
        .sl_iport190_o(NLW_inst_sl_iport190_o_UNCONNECTED[0]),
        .sl_iport191_o(NLW_inst_sl_iport191_o_UNCONNECTED[0]),
        .sl_iport192_o(NLW_inst_sl_iport192_o_UNCONNECTED[0]),
        .sl_iport193_o(NLW_inst_sl_iport193_o_UNCONNECTED[0]),
        .sl_iport194_o(NLW_inst_sl_iport194_o_UNCONNECTED[0]),
        .sl_iport195_o(NLW_inst_sl_iport195_o_UNCONNECTED[0]),
        .sl_iport196_o(NLW_inst_sl_iport196_o_UNCONNECTED[0]),
        .sl_iport197_o(NLW_inst_sl_iport197_o_UNCONNECTED[0]),
        .sl_iport198_o(NLW_inst_sl_iport198_o_UNCONNECTED[0]),
        .sl_iport199_o(NLW_inst_sl_iport199_o_UNCONNECTED[0]),
        .sl_iport19_o(NLW_inst_sl_iport19_o_UNCONNECTED[0]),
        .sl_iport1_o(NLW_inst_sl_iport1_o_UNCONNECTED[0]),
        .sl_iport200_o(NLW_inst_sl_iport200_o_UNCONNECTED[0]),
        .sl_iport201_o(NLW_inst_sl_iport201_o_UNCONNECTED[0]),
        .sl_iport202_o(NLW_inst_sl_iport202_o_UNCONNECTED[0]),
        .sl_iport203_o(NLW_inst_sl_iport203_o_UNCONNECTED[0]),
        .sl_iport204_o(NLW_inst_sl_iport204_o_UNCONNECTED[0]),
        .sl_iport205_o(NLW_inst_sl_iport205_o_UNCONNECTED[0]),
        .sl_iport206_o(NLW_inst_sl_iport206_o_UNCONNECTED[0]),
        .sl_iport207_o(NLW_inst_sl_iport207_o_UNCONNECTED[0]),
        .sl_iport208_o(NLW_inst_sl_iport208_o_UNCONNECTED[0]),
        .sl_iport209_o(NLW_inst_sl_iport209_o_UNCONNECTED[0]),
        .sl_iport20_o(NLW_inst_sl_iport20_o_UNCONNECTED[0]),
        .sl_iport210_o(NLW_inst_sl_iport210_o_UNCONNECTED[0]),
        .sl_iport211_o(NLW_inst_sl_iport211_o_UNCONNECTED[0]),
        .sl_iport212_o(NLW_inst_sl_iport212_o_UNCONNECTED[0]),
        .sl_iport213_o(NLW_inst_sl_iport213_o_UNCONNECTED[0]),
        .sl_iport214_o(NLW_inst_sl_iport214_o_UNCONNECTED[0]),
        .sl_iport215_o(NLW_inst_sl_iport215_o_UNCONNECTED[0]),
        .sl_iport216_o(NLW_inst_sl_iport216_o_UNCONNECTED[0]),
        .sl_iport217_o(NLW_inst_sl_iport217_o_UNCONNECTED[0]),
        .sl_iport218_o(NLW_inst_sl_iport218_o_UNCONNECTED[0]),
        .sl_iport219_o(NLW_inst_sl_iport219_o_UNCONNECTED[0]),
        .sl_iport21_o(NLW_inst_sl_iport21_o_UNCONNECTED[0]),
        .sl_iport220_o(NLW_inst_sl_iport220_o_UNCONNECTED[0]),
        .sl_iport221_o(NLW_inst_sl_iport221_o_UNCONNECTED[0]),
        .sl_iport222_o(NLW_inst_sl_iport222_o_UNCONNECTED[0]),
        .sl_iport223_o(NLW_inst_sl_iport223_o_UNCONNECTED[0]),
        .sl_iport224_o(NLW_inst_sl_iport224_o_UNCONNECTED[0]),
        .sl_iport225_o(NLW_inst_sl_iport225_o_UNCONNECTED[0]),
        .sl_iport226_o(NLW_inst_sl_iport226_o_UNCONNECTED[0]),
        .sl_iport227_o(NLW_inst_sl_iport227_o_UNCONNECTED[0]),
        .sl_iport228_o(NLW_inst_sl_iport228_o_UNCONNECTED[0]),
        .sl_iport229_o(NLW_inst_sl_iport229_o_UNCONNECTED[0]),
        .sl_iport22_o(NLW_inst_sl_iport22_o_UNCONNECTED[0]),
        .sl_iport230_o(NLW_inst_sl_iport230_o_UNCONNECTED[0]),
        .sl_iport231_o(NLW_inst_sl_iport231_o_UNCONNECTED[0]),
        .sl_iport232_o(NLW_inst_sl_iport232_o_UNCONNECTED[0]),
        .sl_iport233_o(NLW_inst_sl_iport233_o_UNCONNECTED[0]),
        .sl_iport234_o(NLW_inst_sl_iport234_o_UNCONNECTED[0]),
        .sl_iport235_o(NLW_inst_sl_iport235_o_UNCONNECTED[0]),
        .sl_iport236_o(NLW_inst_sl_iport236_o_UNCONNECTED[0]),
        .sl_iport237_o(NLW_inst_sl_iport237_o_UNCONNECTED[0]),
        .sl_iport238_o(NLW_inst_sl_iport238_o_UNCONNECTED[0]),
        .sl_iport239_o(NLW_inst_sl_iport239_o_UNCONNECTED[0]),
        .sl_iport23_o(NLW_inst_sl_iport23_o_UNCONNECTED[0]),
        .sl_iport240_o(NLW_inst_sl_iport240_o_UNCONNECTED[0]),
        .sl_iport241_o(NLW_inst_sl_iport241_o_UNCONNECTED[0]),
        .sl_iport242_o(NLW_inst_sl_iport242_o_UNCONNECTED[0]),
        .sl_iport243_o(NLW_inst_sl_iport243_o_UNCONNECTED[0]),
        .sl_iport244_o(NLW_inst_sl_iport244_o_UNCONNECTED[0]),
        .sl_iport245_o(NLW_inst_sl_iport245_o_UNCONNECTED[0]),
        .sl_iport246_o(NLW_inst_sl_iport246_o_UNCONNECTED[0]),
        .sl_iport247_o(NLW_inst_sl_iport247_o_UNCONNECTED[0]),
        .sl_iport248_o(NLW_inst_sl_iport248_o_UNCONNECTED[0]),
        .sl_iport249_o(NLW_inst_sl_iport249_o_UNCONNECTED[0]),
        .sl_iport24_o(NLW_inst_sl_iport24_o_UNCONNECTED[0]),
        .sl_iport250_o(NLW_inst_sl_iport250_o_UNCONNECTED[0]),
        .sl_iport251_o(NLW_inst_sl_iport251_o_UNCONNECTED[0]),
        .sl_iport252_o(NLW_inst_sl_iport252_o_UNCONNECTED[0]),
        .sl_iport253_o(NLW_inst_sl_iport253_o_UNCONNECTED[0]),
        .sl_iport254_o(NLW_inst_sl_iport254_o_UNCONNECTED[0]),
        .sl_iport255_o(NLW_inst_sl_iport255_o_UNCONNECTED[0]),
        .sl_iport25_o(NLW_inst_sl_iport25_o_UNCONNECTED[0]),
        .sl_iport26_o(NLW_inst_sl_iport26_o_UNCONNECTED[0]),
        .sl_iport27_o(NLW_inst_sl_iport27_o_UNCONNECTED[0]),
        .sl_iport28_o(NLW_inst_sl_iport28_o_UNCONNECTED[0]),
        .sl_iport29_o(NLW_inst_sl_iport29_o_UNCONNECTED[0]),
        .sl_iport2_o(NLW_inst_sl_iport2_o_UNCONNECTED[0]),
        .sl_iport30_o(NLW_inst_sl_iport30_o_UNCONNECTED[0]),
        .sl_iport31_o(NLW_inst_sl_iport31_o_UNCONNECTED[0]),
        .sl_iport32_o(NLW_inst_sl_iport32_o_UNCONNECTED[0]),
        .sl_iport33_o(NLW_inst_sl_iport33_o_UNCONNECTED[0]),
        .sl_iport34_o(NLW_inst_sl_iport34_o_UNCONNECTED[0]),
        .sl_iport35_o(NLW_inst_sl_iport35_o_UNCONNECTED[0]),
        .sl_iport36_o(NLW_inst_sl_iport36_o_UNCONNECTED[0]),
        .sl_iport37_o(NLW_inst_sl_iport37_o_UNCONNECTED[0]),
        .sl_iport38_o(NLW_inst_sl_iport38_o_UNCONNECTED[0]),
        .sl_iport39_o(NLW_inst_sl_iport39_o_UNCONNECTED[0]),
        .sl_iport3_o(NLW_inst_sl_iport3_o_UNCONNECTED[0]),
        .sl_iport40_o(NLW_inst_sl_iport40_o_UNCONNECTED[0]),
        .sl_iport41_o(NLW_inst_sl_iport41_o_UNCONNECTED[0]),
        .sl_iport42_o(NLW_inst_sl_iport42_o_UNCONNECTED[0]),
        .sl_iport43_o(NLW_inst_sl_iport43_o_UNCONNECTED[0]),
        .sl_iport44_o(NLW_inst_sl_iport44_o_UNCONNECTED[0]),
        .sl_iport45_o(NLW_inst_sl_iport45_o_UNCONNECTED[0]),
        .sl_iport46_o(NLW_inst_sl_iport46_o_UNCONNECTED[0]),
        .sl_iport47_o(NLW_inst_sl_iport47_o_UNCONNECTED[0]),
        .sl_iport48_o(NLW_inst_sl_iport48_o_UNCONNECTED[0]),
        .sl_iport49_o(NLW_inst_sl_iport49_o_UNCONNECTED[0]),
        .sl_iport4_o(NLW_inst_sl_iport4_o_UNCONNECTED[0]),
        .sl_iport50_o(NLW_inst_sl_iport50_o_UNCONNECTED[0]),
        .sl_iport51_o(NLW_inst_sl_iport51_o_UNCONNECTED[0]),
        .sl_iport52_o(NLW_inst_sl_iport52_o_UNCONNECTED[0]),
        .sl_iport53_o(NLW_inst_sl_iport53_o_UNCONNECTED[0]),
        .sl_iport54_o(NLW_inst_sl_iport54_o_UNCONNECTED[0]),
        .sl_iport55_o(NLW_inst_sl_iport55_o_UNCONNECTED[0]),
        .sl_iport56_o(NLW_inst_sl_iport56_o_UNCONNECTED[0]),
        .sl_iport57_o(NLW_inst_sl_iport57_o_UNCONNECTED[0]),
        .sl_iport58_o(NLW_inst_sl_iport58_o_UNCONNECTED[0]),
        .sl_iport59_o(NLW_inst_sl_iport59_o_UNCONNECTED[0]),
        .sl_iport5_o(NLW_inst_sl_iport5_o_UNCONNECTED[0]),
        .sl_iport60_o(NLW_inst_sl_iport60_o_UNCONNECTED[0]),
        .sl_iport61_o(NLW_inst_sl_iport61_o_UNCONNECTED[0]),
        .sl_iport62_o(NLW_inst_sl_iport62_o_UNCONNECTED[0]),
        .sl_iport63_o(NLW_inst_sl_iport63_o_UNCONNECTED[0]),
        .sl_iport64_o(NLW_inst_sl_iport64_o_UNCONNECTED[0]),
        .sl_iport65_o(NLW_inst_sl_iport65_o_UNCONNECTED[0]),
        .sl_iport66_o(NLW_inst_sl_iport66_o_UNCONNECTED[0]),
        .sl_iport67_o(NLW_inst_sl_iport67_o_UNCONNECTED[0]),
        .sl_iport68_o(NLW_inst_sl_iport68_o_UNCONNECTED[0]),
        .sl_iport69_o(NLW_inst_sl_iport69_o_UNCONNECTED[0]),
        .sl_iport6_o(NLW_inst_sl_iport6_o_UNCONNECTED[0]),
        .sl_iport70_o(NLW_inst_sl_iport70_o_UNCONNECTED[0]),
        .sl_iport71_o(NLW_inst_sl_iport71_o_UNCONNECTED[0]),
        .sl_iport72_o(NLW_inst_sl_iport72_o_UNCONNECTED[0]),
        .sl_iport73_o(NLW_inst_sl_iport73_o_UNCONNECTED[0]),
        .sl_iport74_o(NLW_inst_sl_iport74_o_UNCONNECTED[0]),
        .sl_iport75_o(NLW_inst_sl_iport75_o_UNCONNECTED[0]),
        .sl_iport76_o(NLW_inst_sl_iport76_o_UNCONNECTED[0]),
        .sl_iport77_o(NLW_inst_sl_iport77_o_UNCONNECTED[0]),
        .sl_iport78_o(NLW_inst_sl_iport78_o_UNCONNECTED[0]),
        .sl_iport79_o(NLW_inst_sl_iport79_o_UNCONNECTED[0]),
        .sl_iport7_o(NLW_inst_sl_iport7_o_UNCONNECTED[0]),
        .sl_iport80_o(NLW_inst_sl_iport80_o_UNCONNECTED[0]),
        .sl_iport81_o(NLW_inst_sl_iport81_o_UNCONNECTED[0]),
        .sl_iport82_o(NLW_inst_sl_iport82_o_UNCONNECTED[0]),
        .sl_iport83_o(NLW_inst_sl_iport83_o_UNCONNECTED[0]),
        .sl_iport84_o(NLW_inst_sl_iport84_o_UNCONNECTED[0]),
        .sl_iport85_o(NLW_inst_sl_iport85_o_UNCONNECTED[0]),
        .sl_iport86_o(NLW_inst_sl_iport86_o_UNCONNECTED[0]),
        .sl_iport87_o(NLW_inst_sl_iport87_o_UNCONNECTED[0]),
        .sl_iport88_o(NLW_inst_sl_iport88_o_UNCONNECTED[0]),
        .sl_iport89_o(NLW_inst_sl_iport89_o_UNCONNECTED[0]),
        .sl_iport8_o(NLW_inst_sl_iport8_o_UNCONNECTED[0]),
        .sl_iport90_o(NLW_inst_sl_iport90_o_UNCONNECTED[0]),
        .sl_iport91_o(NLW_inst_sl_iport91_o_UNCONNECTED[0]),
        .sl_iport92_o(NLW_inst_sl_iport92_o_UNCONNECTED[0]),
        .sl_iport93_o(NLW_inst_sl_iport93_o_UNCONNECTED[0]),
        .sl_iport94_o(NLW_inst_sl_iport94_o_UNCONNECTED[0]),
        .sl_iport95_o(NLW_inst_sl_iport95_o_UNCONNECTED[0]),
        .sl_iport96_o(NLW_inst_sl_iport96_o_UNCONNECTED[0]),
        .sl_iport97_o(NLW_inst_sl_iport97_o_UNCONNECTED[0]),
        .sl_iport98_o(NLW_inst_sl_iport98_o_UNCONNECTED[0]),
        .sl_iport99_o(NLW_inst_sl_iport99_o_UNCONNECTED[0]),
        .sl_iport9_o(NLW_inst_sl_iport9_o_UNCONNECTED[0]),
        .sl_oport0_i(sl_oport0_i),
        .sl_oport100_i(1'b0),
        .sl_oport101_i(1'b0),
        .sl_oport102_i(1'b0),
        .sl_oport103_i(1'b0),
        .sl_oport104_i(1'b0),
        .sl_oport105_i(1'b0),
        .sl_oport106_i(1'b0),
        .sl_oport107_i(1'b0),
        .sl_oport108_i(1'b0),
        .sl_oport109_i(1'b0),
        .sl_oport10_i(1'b0),
        .sl_oport110_i(1'b0),
        .sl_oport111_i(1'b0),
        .sl_oport112_i(1'b0),
        .sl_oport113_i(1'b0),
        .sl_oport114_i(1'b0),
        .sl_oport115_i(1'b0),
        .sl_oport116_i(1'b0),
        .sl_oport117_i(1'b0),
        .sl_oport118_i(1'b0),
        .sl_oport119_i(1'b0),
        .sl_oport11_i(1'b0),
        .sl_oport120_i(1'b0),
        .sl_oport121_i(1'b0),
        .sl_oport122_i(1'b0),
        .sl_oport123_i(1'b0),
        .sl_oport124_i(1'b0),
        .sl_oport125_i(1'b0),
        .sl_oport126_i(1'b0),
        .sl_oport127_i(1'b0),
        .sl_oport128_i(1'b0),
        .sl_oport129_i(1'b0),
        .sl_oport12_i(1'b0),
        .sl_oport130_i(1'b0),
        .sl_oport131_i(1'b0),
        .sl_oport132_i(1'b0),
        .sl_oport133_i(1'b0),
        .sl_oport134_i(1'b0),
        .sl_oport135_i(1'b0),
        .sl_oport136_i(1'b0),
        .sl_oport137_i(1'b0),
        .sl_oport138_i(1'b0),
        .sl_oport139_i(1'b0),
        .sl_oport13_i(1'b0),
        .sl_oport140_i(1'b0),
        .sl_oport141_i(1'b0),
        .sl_oport142_i(1'b0),
        .sl_oport143_i(1'b0),
        .sl_oport144_i(1'b0),
        .sl_oport145_i(1'b0),
        .sl_oport146_i(1'b0),
        .sl_oport147_i(1'b0),
        .sl_oport148_i(1'b0),
        .sl_oport149_i(1'b0),
        .sl_oport14_i(1'b0),
        .sl_oport150_i(1'b0),
        .sl_oport151_i(1'b0),
        .sl_oport152_i(1'b0),
        .sl_oport153_i(1'b0),
        .sl_oport154_i(1'b0),
        .sl_oport155_i(1'b0),
        .sl_oport156_i(1'b0),
        .sl_oport157_i(1'b0),
        .sl_oport158_i(1'b0),
        .sl_oport159_i(1'b0),
        .sl_oport15_i(1'b0),
        .sl_oport160_i(1'b0),
        .sl_oport161_i(1'b0),
        .sl_oport162_i(1'b0),
        .sl_oport163_i(1'b0),
        .sl_oport164_i(1'b0),
        .sl_oport165_i(1'b0),
        .sl_oport166_i(1'b0),
        .sl_oport167_i(1'b0),
        .sl_oport168_i(1'b0),
        .sl_oport169_i(1'b0),
        .sl_oport16_i(1'b0),
        .sl_oport170_i(1'b0),
        .sl_oport171_i(1'b0),
        .sl_oport172_i(1'b0),
        .sl_oport173_i(1'b0),
        .sl_oport174_i(1'b0),
        .sl_oport175_i(1'b0),
        .sl_oport176_i(1'b0),
        .sl_oport177_i(1'b0),
        .sl_oport178_i(1'b0),
        .sl_oport179_i(1'b0),
        .sl_oport17_i(1'b0),
        .sl_oport180_i(1'b0),
        .sl_oport181_i(1'b0),
        .sl_oport182_i(1'b0),
        .sl_oport183_i(1'b0),
        .sl_oport184_i(1'b0),
        .sl_oport185_i(1'b0),
        .sl_oport186_i(1'b0),
        .sl_oport187_i(1'b0),
        .sl_oport188_i(1'b0),
        .sl_oport189_i(1'b0),
        .sl_oport18_i(1'b0),
        .sl_oport190_i(1'b0),
        .sl_oport191_i(1'b0),
        .sl_oport192_i(1'b0),
        .sl_oport193_i(1'b0),
        .sl_oport194_i(1'b0),
        .sl_oport195_i(1'b0),
        .sl_oport196_i(1'b0),
        .sl_oport197_i(1'b0),
        .sl_oport198_i(1'b0),
        .sl_oport199_i(1'b0),
        .sl_oport19_i(1'b0),
        .sl_oport1_i(1'b0),
        .sl_oport200_i(1'b0),
        .sl_oport201_i(1'b0),
        .sl_oport202_i(1'b0),
        .sl_oport203_i(1'b0),
        .sl_oport204_i(1'b0),
        .sl_oport205_i(1'b0),
        .sl_oport206_i(1'b0),
        .sl_oport207_i(1'b0),
        .sl_oport208_i(1'b0),
        .sl_oport209_i(1'b0),
        .sl_oport20_i(1'b0),
        .sl_oport210_i(1'b0),
        .sl_oport211_i(1'b0),
        .sl_oport212_i(1'b0),
        .sl_oport213_i(1'b0),
        .sl_oport214_i(1'b0),
        .sl_oport215_i(1'b0),
        .sl_oport216_i(1'b0),
        .sl_oport217_i(1'b0),
        .sl_oport218_i(1'b0),
        .sl_oport219_i(1'b0),
        .sl_oport21_i(1'b0),
        .sl_oport220_i(1'b0),
        .sl_oport221_i(1'b0),
        .sl_oport222_i(1'b0),
        .sl_oport223_i(1'b0),
        .sl_oport224_i(1'b0),
        .sl_oport225_i(1'b0),
        .sl_oport226_i(1'b0),
        .sl_oport227_i(1'b0),
        .sl_oport228_i(1'b0),
        .sl_oport229_i(1'b0),
        .sl_oport22_i(1'b0),
        .sl_oport230_i(1'b0),
        .sl_oport231_i(1'b0),
        .sl_oport232_i(1'b0),
        .sl_oport233_i(1'b0),
        .sl_oport234_i(1'b0),
        .sl_oport235_i(1'b0),
        .sl_oport236_i(1'b0),
        .sl_oport237_i(1'b0),
        .sl_oport238_i(1'b0),
        .sl_oport239_i(1'b0),
        .sl_oport23_i(1'b0),
        .sl_oport240_i(1'b0),
        .sl_oport241_i(1'b0),
        .sl_oport242_i(1'b0),
        .sl_oport243_i(1'b0),
        .sl_oport244_i(1'b0),
        .sl_oport245_i(1'b0),
        .sl_oport246_i(1'b0),
        .sl_oport247_i(1'b0),
        .sl_oport248_i(1'b0),
        .sl_oport249_i(1'b0),
        .sl_oport24_i(1'b0),
        .sl_oport250_i(1'b0),
        .sl_oport251_i(1'b0),
        .sl_oport252_i(1'b0),
        .sl_oport253_i(1'b0),
        .sl_oport254_i(1'b0),
        .sl_oport255_i(1'b0),
        .sl_oport25_i(1'b0),
        .sl_oport26_i(1'b0),
        .sl_oport27_i(1'b0),
        .sl_oport28_i(1'b0),
        .sl_oport29_i(1'b0),
        .sl_oport2_i(1'b0),
        .sl_oport30_i(1'b0),
        .sl_oport31_i(1'b0),
        .sl_oport32_i(1'b0),
        .sl_oport33_i(1'b0),
        .sl_oport34_i(1'b0),
        .sl_oport35_i(1'b0),
        .sl_oport36_i(1'b0),
        .sl_oport37_i(1'b0),
        .sl_oport38_i(1'b0),
        .sl_oport39_i(1'b0),
        .sl_oport3_i(1'b0),
        .sl_oport40_i(1'b0),
        .sl_oport41_i(1'b0),
        .sl_oport42_i(1'b0),
        .sl_oport43_i(1'b0),
        .sl_oport44_i(1'b0),
        .sl_oport45_i(1'b0),
        .sl_oport46_i(1'b0),
        .sl_oport47_i(1'b0),
        .sl_oport48_i(1'b0),
        .sl_oport49_i(1'b0),
        .sl_oport4_i(1'b0),
        .sl_oport50_i(1'b0),
        .sl_oport51_i(1'b0),
        .sl_oport52_i(1'b0),
        .sl_oport53_i(1'b0),
        .sl_oport54_i(1'b0),
        .sl_oport55_i(1'b0),
        .sl_oport56_i(1'b0),
        .sl_oport57_i(1'b0),
        .sl_oport58_i(1'b0),
        .sl_oport59_i(1'b0),
        .sl_oport5_i(1'b0),
        .sl_oport60_i(1'b0),
        .sl_oport61_i(1'b0),
        .sl_oport62_i(1'b0),
        .sl_oport63_i(1'b0),
        .sl_oport64_i(1'b0),
        .sl_oport65_i(1'b0),
        .sl_oport66_i(1'b0),
        .sl_oport67_i(1'b0),
        .sl_oport68_i(1'b0),
        .sl_oport69_i(1'b0),
        .sl_oport6_i(1'b0),
        .sl_oport70_i(1'b0),
        .sl_oport71_i(1'b0),
        .sl_oport72_i(1'b0),
        .sl_oport73_i(1'b0),
        .sl_oport74_i(1'b0),
        .sl_oport75_i(1'b0),
        .sl_oport76_i(1'b0),
        .sl_oport77_i(1'b0),
        .sl_oport78_i(1'b0),
        .sl_oport79_i(1'b0),
        .sl_oport7_i(1'b0),
        .sl_oport80_i(1'b0),
        .sl_oport81_i(1'b0),
        .sl_oport82_i(1'b0),
        .sl_oport83_i(1'b0),
        .sl_oport84_i(1'b0),
        .sl_oport85_i(1'b0),
        .sl_oport86_i(1'b0),
        .sl_oport87_i(1'b0),
        .sl_oport88_i(1'b0),
        .sl_oport89_i(1'b0),
        .sl_oport8_i(1'b0),
        .sl_oport90_i(1'b0),
        .sl_oport91_i(1'b0),
        .sl_oport92_i(1'b0),
        .sl_oport93_i(1'b0),
        .sl_oport94_i(1'b0),
        .sl_oport95_i(1'b0),
        .sl_oport96_i(1'b0),
        .sl_oport97_i(1'b0),
        .sl_oport98_i(1'b0),
        .sl_oport99_i(1'b0),
        .sl_oport9_i(1'b0),
        .tck(1'b0),
        .tck_0(NLW_inst_tck_0_UNCONNECTED),
        .tck_1(NLW_inst_tck_1_UNCONNECTED),
        .tck_10(NLW_inst_tck_10_UNCONNECTED),
        .tck_11(NLW_inst_tck_11_UNCONNECTED),
        .tck_12(NLW_inst_tck_12_UNCONNECTED),
        .tck_13(NLW_inst_tck_13_UNCONNECTED),
        .tck_14(NLW_inst_tck_14_UNCONNECTED),
        .tck_15(NLW_inst_tck_15_UNCONNECTED),
        .tck_2(NLW_inst_tck_2_UNCONNECTED),
        .tck_3(NLW_inst_tck_3_UNCONNECTED),
        .tck_4(NLW_inst_tck_4_UNCONNECTED),
        .tck_5(NLW_inst_tck_5_UNCONNECTED),
        .tck_6(NLW_inst_tck_6_UNCONNECTED),
        .tck_7(NLW_inst_tck_7_UNCONNECTED),
        .tck_8(NLW_inst_tck_8_UNCONNECTED),
        .tck_9(NLW_inst_tck_9_UNCONNECTED),
        .tdi(1'b0),
        .tdi_0(NLW_inst_tdi_0_UNCONNECTED),
        .tdi_1(NLW_inst_tdi_1_UNCONNECTED),
        .tdi_10(NLW_inst_tdi_10_UNCONNECTED),
        .tdi_11(NLW_inst_tdi_11_UNCONNECTED),
        .tdi_12(NLW_inst_tdi_12_UNCONNECTED),
        .tdi_13(NLW_inst_tdi_13_UNCONNECTED),
        .tdi_14(NLW_inst_tdi_14_UNCONNECTED),
        .tdi_15(NLW_inst_tdi_15_UNCONNECTED),
        .tdi_2(NLW_inst_tdi_2_UNCONNECTED),
        .tdi_3(NLW_inst_tdi_3_UNCONNECTED),
        .tdi_4(NLW_inst_tdi_4_UNCONNECTED),
        .tdi_5(NLW_inst_tdi_5_UNCONNECTED),
        .tdi_6(NLW_inst_tdi_6_UNCONNECTED),
        .tdi_7(NLW_inst_tdi_7_UNCONNECTED),
        .tdi_8(NLW_inst_tdi_8_UNCONNECTED),
        .tdi_9(NLW_inst_tdi_9_UNCONNECTED),
        .tdo(NLW_inst_tdo_UNCONNECTED),
        .tdo_0(1'b0),
        .tdo_1(1'b0),
        .tdo_10(1'b0),
        .tdo_11(1'b0),
        .tdo_12(1'b0),
        .tdo_13(1'b0),
        .tdo_14(1'b0),
        .tdo_15(1'b0),
        .tdo_2(1'b0),
        .tdo_3(1'b0),
        .tdo_4(1'b0),
        .tdo_5(1'b0),
        .tdo_6(1'b0),
        .tdo_7(1'b0),
        .tdo_8(1'b0),
        .tdo_9(1'b0),
        .tms(1'b0),
        .tms_0(NLW_inst_tms_0_UNCONNECTED),
        .tms_1(NLW_inst_tms_1_UNCONNECTED),
        .tms_10(NLW_inst_tms_10_UNCONNECTED),
        .tms_11(NLW_inst_tms_11_UNCONNECTED),
        .tms_12(NLW_inst_tms_12_UNCONNECTED),
        .tms_13(NLW_inst_tms_13_UNCONNECTED),
        .tms_14(NLW_inst_tms_14_UNCONNECTED),
        .tms_15(NLW_inst_tms_15_UNCONNECTED),
        .tms_2(NLW_inst_tms_2_UNCONNECTED),
        .tms_3(NLW_inst_tms_3_UNCONNECTED),
        .tms_4(NLW_inst_tms_4_UNCONNECTED),
        .tms_5(NLW_inst_tms_5_UNCONNECTED),
        .tms_6(NLW_inst_tms_6_UNCONNECTED),
        .tms_7(NLW_inst_tms_7_UNCONNECTED),
        .tms_8(NLW_inst_tms_8_UNCONNECTED),
        .tms_9(NLW_inst_tms_9_UNCONNECTED),
        .update(1'b0),
        .update_0(NLW_inst_update_0_UNCONNECTED),
        .update_1(NLW_inst_update_1_UNCONNECTED),
        .update_10(NLW_inst_update_10_UNCONNECTED),
        .update_11(NLW_inst_update_11_UNCONNECTED),
        .update_12(NLW_inst_update_12_UNCONNECTED),
        .update_13(NLW_inst_update_13_UNCONNECTED),
        .update_14(NLW_inst_update_14_UNCONNECTED),
        .update_15(NLW_inst_update_15_UNCONNECTED),
        .update_2(NLW_inst_update_2_UNCONNECTED),
        .update_3(NLW_inst_update_3_UNCONNECTED),
        .update_4(NLW_inst_update_4_UNCONNECTED),
        .update_5(NLW_inst_update_5_UNCONNECTED),
        .update_6(NLW_inst_update_6_UNCONNECTED),
        .update_7(NLW_inst_update_7_UNCONNECTED),
        .update_8(NLW_inst_update_8_UNCONNECTED),
        .update_9(NLW_inst_update_9_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module dbg_hub_CVclk_x_pntrs
   (ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    CLK,
    clk,
    out,
    Q,
    ram_full_i_reg,
    D,
    \gc0.count_reg[3] ,
    \gc0.count_d1_reg[3] ,
    \gic0.gc0.count_d2_reg[3] ,
    AR,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    \gc0.count_d1_reg[2] );
  output ram_empty_fb_i_reg;
  input ram_empty_fb_i_reg_0;
  input CLK;
  input clk;
  output [3:0]out;
  output [1:0]Q;
  output [3:0]ram_full_i_reg;
  input [0:0]D;
  input [1:0]\gc0.count_reg[3] ;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gic0.gc0.count_d2_reg[3] ;
  input [0:0]AR;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  input [2:0]\gc0.count_d1_reg[2] ;

  wire [0:0]AR;
  wire CLK;
  wire [0:0]D;
  wire [1:0]Q;
  wire \_inferred__2/i__n_0 ;
  wire \_inferred__3/i__n_0 ;
  wire [2:0]bin2gray;
  wire clk;
  wire [2:0]\gc0.count_d1_reg[2] ;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [1:0]\gc0.count_reg[3] ;
  wire [3:0]\gic0.gc0.count_d2_reg[3] ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ;
  wire [1:1]gray2bin;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire [3:0]out;
  wire p_0_out;
  wire [3:2]p_22_out;
  wire [3:0]p_3_out;
  wire [3:0]p_4_out;
  wire [3:0]p_6_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire ram_empty_i_i_3_n_0;
  wire ram_empty_i_i_4_n_0;
  wire [3:0]ram_full_i_reg;
  wire [3:0]rd_pntr_gc;
  wire [3:0]wr_pntr_gc;

  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__0/i_ 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[3]),
        .O(gray2bin));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__2/i_ 
       (.I0(p_6_out[1]),
        .I1(p_6_out[0]),
        .I2(p_6_out[3]),
        .I3(p_6_out[2]),
        .O(\_inferred__2/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__3/i_ 
       (.I0(p_6_out[2]),
        .I1(p_6_out[1]),
        .I2(p_6_out[3]),
        .O(\_inferred__3/i__n_0 ));
  dbg_hub_CVsynchronizer_ff__parameterized0 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q(wr_pntr_gc),
        .clk(clk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ));
  dbg_hub_CVsynchronizer_ff__parameterized1 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .CLK(CLK),
        .D(p_4_out),
        .Q(rd_pntr_gc));
  dbg_hub_CVsynchronizer_ff__parameterized2 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(p_0_out),
        .\Q_reg_reg[3]_0 (p_3_out),
        .clk(clk),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(out));
  dbg_hub_CVsynchronizer_ff__parameterized3 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .CLK(CLK),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .\Q_reg_reg[3]_0 (p_4_out),
        .out(p_6_out));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__2/i__n_0 ),
        .Q(ram_full_i_reg[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__3/i__n_0 ),
        .Q(ram_full_i_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .Q(ram_full_i_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(p_6_out[3]),
        .Q(ram_full_i_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[2] [0]),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[2] [1]),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[2] [2]),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[3] [3]),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_out),
        .Q(p_22_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(out[3]),
        .Q(p_22_out[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[3] [0]),
        .I1(\gic0.gc0.count_d2_reg[3] [1]),
        .O(bin2gray[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[3] [1]),
        .I1(\gic0.gc0.count_d2_reg[3] [2]),
        .O(bin2gray[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[3] [2]),
        .I1(\gic0.gc0.count_d2_reg[3] [3]),
        .O(bin2gray[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[3] [3]),
        .Q(wr_pntr_gc[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF90090000)) 
    ram_empty_i_i_1__0
       (.I0(p_22_out[3]),
        .I1(\gc0.count_reg[3] [1]),
        .I2(p_22_out[2]),
        .I3(\gc0.count_reg[3] [0]),
        .I4(ram_empty_fb_i_reg_0),
        .I5(ram_empty_i_i_3_n_0),
        .O(ram_empty_fb_i_reg));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_empty_i_i_3
       (.I0(\gc0.count_d1_reg[3] [2]),
        .I1(p_22_out[2]),
        .I2(\gc0.count_d1_reg[3] [3]),
        .I3(p_22_out[3]),
        .I4(ram_empty_i_i_4_n_0),
        .O(ram_empty_i_i_3_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_4
       (.I0(Q[0]),
        .I1(\gc0.count_d1_reg[3] [0]),
        .I2(Q[1]),
        .I3(\gc0.count_d1_reg[3] [1]),
        .O(ram_empty_i_i_4_n_0));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module dbg_hub_CVclk_x_pntrs_3
   (ram_full_i_reg,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    CLK,
    clk,
    out,
    Q,
    E,
    \gic0.gc0.count_reg[1] ,
    \gc0.count_d1_reg[3] ,
    \gc0.count_reg[3] ,
    \gic0.gc0.count_d2_reg[3] ,
    AR,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    D,
    \Q_reg_reg[1] );
  output ram_full_i_reg;
  output ram_empty_i_reg;
  output ram_empty_i_reg_0;
  input CLK;
  input clk;
  output [3:0]out;
  output [3:0]Q;
  input [0:0]E;
  input [1:0]\gic0.gc0.count_reg[1] ;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gc0.count_reg[3] ;
  input [3:0]\gic0.gc0.count_d2_reg[3] ;
  input [0:0]AR;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  input [2:0]D;
  input [0:0]\Q_reg_reg[1] ;

  wire [0:0]AR;
  wire CLK;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]\Q_reg_reg[1] ;
  wire \_inferred__0/i__n_0 ;
  wire \_inferred__2/i__n_0 ;
  wire \_inferred__3/i__n_0 ;
  wire [2:0]bin2gray;
  wire clk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gc0.count_reg[3] ;
  wire [3:0]\gic0.gc0.count_d2_reg[3] ;
  wire [1:0]\gic0.gc0.count_reg[1] ;
  wire \gnxpm_cdc.gsync_stage[2].rd_stg_inst_n_4 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ;
  wire \gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire [3:0]out;
  wire [3:0]p_22_out;
  wire [3:0]p_3_out;
  wire [3:0]p_4_out;
  wire [3:0]p_6_out;
  wire ram_empty_i_i_4__0_n_0;
  wire ram_empty_i_i_5_n_0;
  wire ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_full_i_reg;

  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__0/i_ 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[3]),
        .O(\_inferred__0/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__2/i_ 
       (.I0(p_6_out[1]),
        .I1(p_6_out[0]),
        .I2(p_6_out[3]),
        .I3(p_6_out[2]),
        .O(\_inferred__2/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__3/i_ 
       (.I0(p_6_out[2]),
        .I1(p_6_out[1]),
        .I2(p_6_out[3]),
        .O(\_inferred__3/i__n_0 ));
  dbg_hub_CVsynchronizer_ff__parameterized0_14 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.CLK(CLK),
        .D(p_3_out),
        .Q({\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] }),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ));
  dbg_hub_CVsynchronizer_ff__parameterized1_15 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(p_4_out),
        .Q({\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ,\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] }),
        .clk(clk));
  dbg_hub_CVsynchronizer_ff__parameterized2_16 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.CLK(CLK),
        .D(\gnxpm_cdc.gsync_stage[2].rd_stg_inst_n_4 ),
        .\Q_reg_reg[3]_0 (p_3_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(out));
  dbg_hub_CVsynchronizer_ff__parameterized3_17 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .\Q_reg_reg[3]_0 (p_4_out),
        .clk(clk),
        .out(p_6_out));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__2/i__n_0 ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__3/i__n_0 ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_6_out[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[3] [3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[1] ),
        .Q(p_22_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\_inferred__0/i__n_0 ),
        .Q(p_22_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.gsync_stage[2].rd_stg_inst_n_4 ),
        .Q(p_22_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(out[3]),
        .Q(p_22_out[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[3] [0]),
        .I1(\gic0.gc0.count_d2_reg[3] [1]),
        .O(bin2gray[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[3] [1]),
        .I1(\gic0.gc0.count_d2_reg[3] [2]),
        .O(bin2gray[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[3] [2]),
        .I1(\gic0.gc0.count_d2_reg[3] [3]),
        .O(bin2gray[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[3] [3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg_n_0_[3] ));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_empty_i_i_2__0
       (.I0(\gc0.count_reg[3] [2]),
        .I1(p_22_out[2]),
        .I2(\gc0.count_reg[3] [3]),
        .I3(p_22_out[3]),
        .I4(ram_empty_i_i_4__0_n_0),
        .O(ram_empty_i_reg_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_empty_i_i_3__0
       (.I0(\gc0.count_d1_reg[3] [2]),
        .I1(p_22_out[2]),
        .I2(\gc0.count_d1_reg[3] [3]),
        .I3(p_22_out[3]),
        .I4(ram_empty_i_i_5_n_0),
        .O(ram_empty_i_reg));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_4__0
       (.I0(p_22_out[0]),
        .I1(\gc0.count_reg[3] [0]),
        .I2(p_22_out[1]),
        .I3(\gc0.count_reg[3] [1]),
        .O(ram_empty_i_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_empty_i_i_5
       (.I0(p_22_out[0]),
        .I1(\gc0.count_d1_reg[3] [0]),
        .I2(p_22_out[1]),
        .I3(\gc0.count_d1_reg[3] [1]),
        .O(ram_empty_i_i_5_n_0));
  LUT5 #(
    .INIT(32'h82000082)) 
    ram_full_i_i_2
       (.I0(E),
        .I1(Q[1]),
        .I2(\gic0.gc0.count_reg[1] [1]),
        .I3(Q[0]),
        .I4(\gic0.gc0.count_reg[1] [0]),
        .O(ram_full_i_reg));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module dbg_hub_CVdmem
   (EN,
    CLK,
    clk,
    sl_iport0_o,
    DI,
    \gc0.count_d1_reg[3] ,
    \gic0.gc0.count_d2_reg[3] ,
    ma_wr_pop_r_reg);
  input EN;
  input CLK;
  input clk;
  output [15:0]sl_iport0_o;
  input [15:0]DI;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gic0.gc0.count_d2_reg[3] ;
  input [0:0]ma_wr_pop_r_reg;

  wire CLK;
  wire [15:0]DI;
  wire EN;
  wire RAM_reg_0_15_0_5_n_0;
  wire RAM_reg_0_15_0_5_n_1;
  wire RAM_reg_0_15_0_5_n_2;
  wire RAM_reg_0_15_0_5_n_3;
  wire RAM_reg_0_15_0_5_n_4;
  wire RAM_reg_0_15_0_5_n_5;
  wire RAM_reg_0_15_12_15_n_0;
  wire RAM_reg_0_15_12_15_n_1;
  wire RAM_reg_0_15_12_15_n_2;
  wire RAM_reg_0_15_12_15_n_3;
  wire RAM_reg_0_15_6_11_n_0;
  wire RAM_reg_0_15_6_11_n_1;
  wire RAM_reg_0_15_6_11_n_2;
  wire RAM_reg_0_15_6_11_n_3;
  wire RAM_reg_0_15_6_11_n_4;
  wire RAM_reg_0_15_6_11_n_5;
  wire clk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gic0.gc0.count_d2_reg[3] ;
  wire [0:0]ma_wr_pop_r_reg;
  wire [15:0]sl_iport0_o;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED;

  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M_HD34 RAM_reg_0_15_0_5
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gic0.gc0.count_d2_reg[3] }),
        .DIA(DI[1:0]),
        .DIB(DI[3:2]),
        .DIC(DI[5:4]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_0_5_n_0,RAM_reg_0_15_0_5_n_1}),
        .DOB({RAM_reg_0_15_0_5_n_2,RAM_reg_0_15_0_5_n_3}),
        .DOC({RAM_reg_0_15_0_5_n_4,RAM_reg_0_15_0_5_n_5}),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(EN));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M_HD35 RAM_reg_0_15_12_15
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gic0.gc0.count_d2_reg[3] }),
        .DIA(DI[13:12]),
        .DIB(DI[15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_12_15_n_0,RAM_reg_0_15_12_15_n_1}),
        .DOB({RAM_reg_0_15_12_15_n_2,RAM_reg_0_15_12_15_n_3}),
        .DOC(NLW_RAM_reg_0_15_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_RAM_reg_0_15_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(EN));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M_HD36 RAM_reg_0_15_6_11
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gic0.gc0.count_d2_reg[3] }),
        .DIA(DI[7:6]),
        .DIB(DI[9:8]),
        .DIC(DI[11:10]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_6_11_n_0,RAM_reg_0_15_6_11_n_1}),
        .DOB({RAM_reg_0_15_6_11_n_2,RAM_reg_0_15_6_11_n_3}),
        .DOC({RAM_reg_0_15_6_11_n_4,RAM_reg_0_15_6_11_n_5}),
        .DOD(NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(CLK),
        .WE(EN));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(clk),
        .CE(ma_wr_pop_r_reg),
        .D(RAM_reg_0_15_0_5_n_1),
        .Q(sl_iport0_o[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(clk),
        .CE(ma_wr_pop_r_reg),
        .D(RAM_reg_0_15_6_11_n_5),
        .Q(sl_iport0_o[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(clk),
        .CE(ma_wr_pop_r_reg),
        .D(RAM_reg_0_15_6_11_n_4),
        .Q(sl_iport0_o[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(clk),
        .CE(ma_wr_pop_r_reg),
        .D(RAM_reg_0_15_12_15_n_1),
        .Q(sl_iport0_o[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(clk),
        .CE(ma_wr_pop_r_reg),
        .D(RAM_reg_0_15_12_15_n_0),
        .Q(sl_iport0_o[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(clk),
        .CE(ma_wr_pop_r_reg),
        .D(RAM_reg_0_15_12_15_n_3),
        .Q(sl_iport0_o[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(clk),
        .CE(ma_wr_pop_r_reg),
        .D(RAM_reg_0_15_12_15_n_2),
        .Q(sl_iport0_o[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(clk),
        .CE(ma_wr_pop_r_reg),
        .D(RAM_reg_0_15_0_5_n_0),
        .Q(sl_iport0_o[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(clk),
        .CE(ma_wr_pop_r_reg),
        .D(RAM_reg_0_15_0_5_n_3),
        .Q(sl_iport0_o[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(clk),
        .CE(ma_wr_pop_r_reg),
        .D(RAM_reg_0_15_0_5_n_2),
        .Q(sl_iport0_o[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(clk),
        .CE(ma_wr_pop_r_reg),
        .D(RAM_reg_0_15_0_5_n_5),
        .Q(sl_iport0_o[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(clk),
        .CE(ma_wr_pop_r_reg),
        .D(RAM_reg_0_15_0_5_n_4),
        .Q(sl_iport0_o[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(clk),
        .CE(ma_wr_pop_r_reg),
        .D(RAM_reg_0_15_6_11_n_1),
        .Q(sl_iport0_o[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(clk),
        .CE(ma_wr_pop_r_reg),
        .D(RAM_reg_0_15_6_11_n_0),
        .Q(sl_iport0_o[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(clk),
        .CE(ma_wr_pop_r_reg),
        .D(RAM_reg_0_15_6_11_n_3),
        .Q(sl_iport0_o[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(clk),
        .CE(ma_wr_pop_r_reg),
        .D(RAM_reg_0_15_6_11_n_2),
        .Q(sl_iport0_o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dmem" *) 
module dbg_hub_CVdmem_9
   (CLK,
    clk,
    Q,
    ram_full_fb_i_reg,
    \MA_RD_DIN_O_reg[15] ,
    \gc0.count_d1_reg[3] ,
    \gic0.gc0.count_d2_reg[3] ,
    \gpregsm1.curr_fwft_state_reg[1] );
  input CLK;
  input clk;
  output [15:0]Q;
  input [0:0]ram_full_fb_i_reg;
  input [15:0]\MA_RD_DIN_O_reg[15] ;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gic0.gc0.count_d2_reg[3] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire CLK;
  wire [15:0]\MA_RD_DIN_O_reg[15] ;
  wire [15:0]Q;
  wire RAM_reg_0_15_0_5_n_0;
  wire RAM_reg_0_15_0_5_n_1;
  wire RAM_reg_0_15_0_5_n_2;
  wire RAM_reg_0_15_0_5_n_3;
  wire RAM_reg_0_15_0_5_n_4;
  wire RAM_reg_0_15_0_5_n_5;
  wire RAM_reg_0_15_12_15_n_0;
  wire RAM_reg_0_15_12_15_n_1;
  wire RAM_reg_0_15_12_15_n_2;
  wire RAM_reg_0_15_12_15_n_3;
  wire RAM_reg_0_15_6_11_n_0;
  wire RAM_reg_0_15_6_11_n_1;
  wire RAM_reg_0_15_6_11_n_2;
  wire RAM_reg_0_15_6_11_n_3;
  wire RAM_reg_0_15_6_11_n_4;
  wire RAM_reg_0_15_6_11_n_5;
  wire clk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gic0.gc0.count_d2_reg[3] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire [0:0]ram_full_fb_i_reg;
  wire [1:0]NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_12_15_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_12_15_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED;

  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M_UNIQ_BASE_ RAM_reg_0_15_0_5
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gic0.gc0.count_d2_reg[3] }),
        .DIA(\MA_RD_DIN_O_reg[15] [1:0]),
        .DIB(\MA_RD_DIN_O_reg[15] [3:2]),
        .DIC(\MA_RD_DIN_O_reg[15] [5:4]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_0_5_n_0,RAM_reg_0_15_0_5_n_1}),
        .DOB({RAM_reg_0_15_0_5_n_2,RAM_reg_0_15_0_5_n_3}),
        .DOC({RAM_reg_0_15_0_5_n_4,RAM_reg_0_15_0_5_n_5}),
        .DOD(NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(ram_full_fb_i_reg));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M_HD32 RAM_reg_0_15_12_15
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gic0.gc0.count_d2_reg[3] }),
        .DIA(\MA_RD_DIN_O_reg[15] [13:12]),
        .DIB(\MA_RD_DIN_O_reg[15] [15:14]),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_12_15_n_0,RAM_reg_0_15_12_15_n_1}),
        .DOB({RAM_reg_0_15_12_15_n_2,RAM_reg_0_15_12_15_n_3}),
        .DOC(NLW_RAM_reg_0_15_12_15_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_RAM_reg_0_15_12_15_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(ram_full_fb_i_reg));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M_HD33 RAM_reg_0_15_6_11
       (.ADDRA({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRB({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRC({1'b0,\gc0.count_d1_reg[3] }),
        .ADDRD({1'b0,\gic0.gc0.count_d2_reg[3] }),
        .DIA(\MA_RD_DIN_O_reg[15] [7:6]),
        .DIB(\MA_RD_DIN_O_reg[15] [9:8]),
        .DIC(\MA_RD_DIN_O_reg[15] [11:10]),
        .DID({1'b0,1'b0}),
        .DOA({RAM_reg_0_15_6_11_n_0,RAM_reg_0_15_6_11_n_1}),
        .DOB({RAM_reg_0_15_6_11_n_2,RAM_reg_0_15_6_11_n_3}),
        .DOC({RAM_reg_0_15_6_11_n_4,RAM_reg_0_15_6_11_n_5}),
        .DOD(NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk),
        .WE(ram_full_fb_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(CLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_15_0_5_n_1),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[10] 
       (.C(CLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_15_6_11_n_5),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[11] 
       (.C(CLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_15_6_11_n_4),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[12] 
       (.C(CLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_15_12_15_n_1),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[13] 
       (.C(CLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_15_12_15_n_0),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[14] 
       (.C(CLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_15_12_15_n_3),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[15] 
       (.C(CLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_15_12_15_n_2),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(CLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_15_0_5_n_0),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(CLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_15_0_5_n_3),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[3] 
       (.C(CLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_15_0_5_n_2),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[4] 
       (.C(CLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_15_0_5_n_5),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[5] 
       (.C(CLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_15_0_5_n_4),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[6] 
       (.C(CLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_15_6_11_n_1),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[7] 
       (.C(CLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_15_6_11_n_0),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[8] 
       (.C(CLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_15_6_11_n_3),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[9] 
       (.C(CLK),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .D(RAM_reg_0_15_6_11_n_2),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module dbg_hub_CVfifo_generator_ramfifo
   (\current_state_reg[4] ,
    \gpr1.dout_i_reg[15] ,
    CLK,
    clk,
    ma_wr_pop,
    sl_iport0_o,
    AR,
    out,
    \iTARGET_reg[8] ,
    Q,
    ma_wr_pop_r_reg,
    DI);
  output \current_state_reg[4] ;
  output \gpr1.dout_i_reg[15] ;
  input CLK;
  input clk;
  input ma_wr_pop;
  output [15:0]sl_iport0_o;
  input [0:0]AR;
  input [0:0]out;
  input [0:0]\iTARGET_reg[8] ;
  input [3:0]Q;
  input [0:0]ma_wr_pop_r_reg;
  input [15:0]DI;

  wire [0:0]AR;
  wire CLK;
  wire [15:0]DI;
  wire [3:0]Q;
  wire clk;
  wire \current_state_reg[4] ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_4 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_7 ;
  wire \gpr1.dout_i_reg[15] ;
  wire [0:0]gray2bin;
  wire [0:0]\iTARGET_reg[8] ;
  wire ma_wr_pop;
  wire [0:0]ma_wr_pop_r_reg;
  wire [0:0]out;
  wire [3:0]p_0_out_0;
  wire [3:0]p_12_out;
  wire p_18_out;
  wire [1:0]p_22_out;
  wire [3:0]p_23_out;
  wire [3:0]p_5_out;
  wire [3:2]rd_pntr_plus1;
  wire [2:1]rd_rst_i;
  wire rst_full_ff_i;
  wire [15:0]sl_iport0_o;
  wire [1:1]wr_rst_i;

  dbg_hub_CVclk_x_pntrs \gntv_or_sync_fifo.gcx.clkx 
       (.AR(rst_full_ff_i),
        .CLK(CLK),
        .D(gray2bin),
        .Q(p_22_out),
        .clk(clk),
        .\gc0.count_d1_reg[2] ({\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 ,\gntv_or_sync_fifo.gl0.rd_n_7 }),
        .\gc0.count_d1_reg[3] (p_0_out_0),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gic0.gc0.count_d2_reg[3] (p_12_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (rd_rst_i[1]),
        .out(p_5_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_4 ),
        .ram_empty_fb_i_reg_0(\gntv_or_sync_fifo.gl0.rd_n_4 ),
        .ram_full_i_reg(p_23_out));
  LUT4 #(
    .INIT(16'h6996)) 
    \gntv_or_sync_fifo.gcx.clkx/ 
       (.I0(p_5_out[1]),
        .I1(p_5_out[0]),
        .I2(p_5_out[3]),
        .I3(p_5_out[2]),
        .O(gray2bin));
  dbg_hub_CVrd_logic \gntv_or_sync_fifo.gl0.rd 
       (.AR(rd_rst_i[2]),
        .Q(rd_pntr_plus1),
        .clk(clk),
        .\current_state_reg[4] (\current_state_reg[4] ),
        .\gnxpm_cdc.rd_pntr_gc_reg[2] ({\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 ,\gntv_or_sync_fifo.gl0.rd_n_7 }),
        .\gnxpm_cdc.rd_pntr_gc_reg[3] (p_0_out_0),
        .\gnxpm_cdc.wr_pntr_bin_reg[1] (p_22_out),
        .\gnxpm_cdc.wr_pntr_bin_reg[3] (\gntv_or_sync_fifo.gcx.clkx_n_4 ),
        .\gpr1.dout_i_reg[15] (\gpr1.dout_i_reg[15] ),
        .ma_wr_pop(ma_wr_pop),
        .ma_wr_pop_r_reg(ma_wr_pop_r_reg),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_4 ));
  dbg_hub_CVwr_logic \gntv_or_sync_fifo.gl0.wr 
       (.CLK(CLK),
        .E(p_18_out),
        .Q(Q),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (p_23_out),
        .\gnxpm_cdc.wr_pntr_gc_reg[3] (p_12_out),
        .\iTARGET_reg[8] (\iTARGET_reg[8] ),
        .out({wr_rst_i,rst_full_ff_i}),
        .\shift_reg_in_reg[17] (out));
  dbg_hub_CVmemory \gntv_or_sync_fifo.mem 
       (.CLK(CLK),
        .DI(DI),
        .EN(p_18_out),
        .clk(clk),
        .\gc0.count_d1_reg[3] (p_0_out_0),
        .\gic0.gc0.count_d2_reg[3] (p_12_out),
        .ma_wr_pop_r_reg(ma_wr_pop_r_reg),
        .sl_iport0_o(sl_iport0_o));
  dbg_hub_CVreset_blk_ramfifo rstblk
       (.AR(AR),
        .CLK(CLK),
        .clk(clk),
        .\gc0.count_reg[1] (rd_rst_i),
        .out({wr_rst_i,rst_full_ff_i}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module dbg_hub_CVfifo_generator_ramfifo__parameterized0
   (\current_state_reg[2] ,
    \gic0.gc0.count_d1_reg[3] ,
    icn_cmd_dout_bus_6__0,
    shift_reg_ld__1,
    \current_state_reg[2]_0 ,
    CLK,
    clk,
    fifo_rd_en,
    abort_rd_edge,
    D,
    AR,
    Q,
    out,
    \shift_reg_in_reg[0] ,
    \shift_bit_count_reg[3] ,
    E,
    \MA_RD_DIN_O_reg[15] );
  output \current_state_reg[2] ;
  output \gic0.gc0.count_d1_reg[3] ;
  output icn_cmd_dout_bus_6__0;
  output shift_reg_ld__1;
  output \current_state_reg[2]_0 ;
  input CLK;
  input clk;
  input fifo_rd_en;
  input abort_rd_edge;
  output [14:0]D;
  input [0:0]AR;
  input [15:0]Q;
  input [0:0]out;
  input [0:0]\shift_reg_in_reg[0] ;
  input [3:0]\shift_bit_count_reg[3] ;
  input [0:0]E;
  input [15:0]\MA_RD_DIN_O_reg[15] ;

  wire [0:0]AR;
  wire CLK;
  wire [14:0]D;
  wire [0:0]E;
  wire [15:0]\MA_RD_DIN_O_reg[15] ;
  wire [15:0]Q;
  wire abort_rd_edge;
  wire clk;
  wire \current_state_reg[2] ;
  wire \current_state_reg[2]_0 ;
  wire [0:0]fifo_dout;
  wire fifo_rd_en;
  wire \gic0.gc0.count_d1_reg[3] ;
  wire \gntv_or_sync_fifo.gcx.clkx/_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_10 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_4 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_9 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_1 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_10 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_8 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_9 ;
  wire icn_cmd_dout_bus_6__0;
  wire [0:0]out;
  wire [3:0]p_0_out;
  wire [3:0]p_12_out;
  wire [3:0]p_23_out;
  wire [3:0]p_5_out;
  wire ram_rd_en_i;
  wire [3:0]rd_pntr_plus1;
  wire [2:0]rd_rst_i;
  wire rst_full_ff_i;
  wire [3:0]\shift_bit_count_reg[3] ;
  wire [0:0]\shift_reg_in_reg[0] ;
  wire shift_reg_ld__1;
  wire [1:0]wr_pntr_plus2;
  wire [1:1]wr_rst_i;

  dbg_hub_CVclk_x_pntrs_3 \gntv_or_sync_fifo.gcx.clkx 
       (.AR(rst_full_ff_i),
        .CLK(CLK),
        .D({\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 }),
        .E(E),
        .Q(p_23_out),
        .\Q_reg_reg[1] (\gntv_or_sync_fifo.gcx.clkx/_n_0 ),
        .clk(clk),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\gc0.count_reg[3] (rd_pntr_plus1),
        .\gic0.gc0.count_d2_reg[3] (p_12_out),
        .\gic0.gc0.count_reg[1] (wr_pntr_plus2),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (rd_rst_i[1]),
        .out(p_5_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_9 ),
        .ram_empty_i_reg_0(\gntv_or_sync_fifo.gcx.clkx_n_10 ),
        .ram_full_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \gntv_or_sync_fifo.gcx.clkx/ 
       (.I0(p_5_out[1]),
        .I1(p_5_out[0]),
        .I2(p_5_out[3]),
        .I3(p_5_out[2]),
        .O(\gntv_or_sync_fifo.gcx.clkx/_n_0 ));
  dbg_hub_CVrd_logic__parameterized0 \gntv_or_sync_fifo.gl0.rd 
       (.CLK(CLK),
        .D({\gntv_or_sync_fifo.gl0.rd_n_8 ,\gntv_or_sync_fifo.gl0.rd_n_9 ,\gntv_or_sync_fifo.gl0.rd_n_10 }),
        .E(ram_rd_en_i),
        .Q(Q[0]),
        .fifo_rd_en(fifo_rd_en),
        .\gc0.count_d1_reg[2] (\gntv_or_sync_fifo.gcx.clkx_n_9 ),
        .\gc0.count_d1_reg[3] (rd_pntr_plus1),
        .\gc0.count_reg[2] (\gntv_or_sync_fifo.gcx.clkx_n_10 ),
        .\gnxpm_cdc.rd_pntr_gc_reg[3] (p_0_out),
        .\goreg_dm.dout_i_reg[0] (fifo_dout),
        .\goreg_dm.dout_i_reg[15] (\gntv_or_sync_fifo.gl0.rd_n_1 ),
        .icn_cmd_dout_bus_6__0(icn_cmd_dout_bus_6__0),
        .out({rd_rst_i[2],rd_rst_i[0]}),
        .\shift_bit_count_reg[3] (\shift_bit_count_reg[3] ),
        .\shift_reg_in_reg[0] (\shift_reg_in_reg[0] ),
        .\shift_reg_in_reg[17] (out),
        .shift_reg_ld__1(shift_reg_ld__1));
  dbg_hub_CVwr_logic__parameterized0 \gntv_or_sync_fifo.gl0.wr 
       (.E(E),
        .Q(wr_pntr_plus2),
        .abort_rd_edge(abort_rd_edge),
        .clk(clk),
        .\current_state_reg[2] (\current_state_reg[2] ),
        .\current_state_reg[2]_0 (\current_state_reg[2]_0 ),
        .\gic0.gc0.count_d1_reg[3] (\gic0.gc0.count_d1_reg[3] ),
        .\gnxpm_cdc.rd_pntr_bin_reg[1] (\gntv_or_sync_fifo.gcx.clkx_n_4 ),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (p_23_out),
        .\gnxpm_cdc.wr_pntr_gc_reg[3] (p_12_out),
        .out({wr_rst_i,rst_full_ff_i}));
  dbg_hub_CVmemory__parameterized0 \gntv_or_sync_fifo.mem 
       (.CLK(CLK),
        .D(D),
        .E(\gntv_or_sync_fifo.gl0.rd_n_1 ),
        .\MA_RD_DIN_O_reg[15] (\MA_RD_DIN_O_reg[15] ),
        .Q(Q[15:1]),
        .clk(clk),
        .fifo_rd_en(fifo_rd_en),
        .\gc0.count_d1_reg[3] (p_0_out),
        .\gic0.gc0.count_d2_reg[3] (p_12_out),
        .\gpregsm1.curr_fwft_state_reg[1] (ram_rd_en_i),
        .icn_cmd_dout_reg(fifo_dout),
        .ram_full_fb_i_reg(E));
  dbg_hub_CVreset_blk_ramfifo_4 rstblk
       (.AR(AR),
        .CLK(CLK),
        .clk(clk),
        .\gc0.count_reg[1] (rd_rst_i),
        .out({wr_rst_i,rst_full_ff_i}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module dbg_hub_CVfifo_generator_top
   (\current_state_reg[4] ,
    \gpr1.dout_i_reg[15] ,
    CLK,
    clk,
    ma_wr_pop,
    sl_iport0_o,
    AR,
    out,
    \iTARGET_reg[8] ,
    Q,
    ma_wr_pop_r_reg,
    DI);
  output \current_state_reg[4] ;
  output \gpr1.dout_i_reg[15] ;
  input CLK;
  input clk;
  input ma_wr_pop;
  output [15:0]sl_iport0_o;
  input [0:0]AR;
  input [0:0]out;
  input [0:0]\iTARGET_reg[8] ;
  input [3:0]Q;
  input [0:0]ma_wr_pop_r_reg;
  input [15:0]DI;

  wire [0:0]AR;
  wire CLK;
  wire [15:0]DI;
  wire [3:0]Q;
  wire clk;
  wire \current_state_reg[4] ;
  wire \gpr1.dout_i_reg[15] ;
  wire [0:0]\iTARGET_reg[8] ;
  wire ma_wr_pop;
  wire [0:0]ma_wr_pop_r_reg;
  wire [0:0]out;
  wire [15:0]sl_iport0_o;

  dbg_hub_CVfifo_generator_ramfifo \grf.rf 
       (.AR(AR),
        .CLK(CLK),
        .DI(DI),
        .Q(Q),
        .clk(clk),
        .\current_state_reg[4] (\current_state_reg[4] ),
        .\gpr1.dout_i_reg[15] (\gpr1.dout_i_reg[15] ),
        .\iTARGET_reg[8] (\iTARGET_reg[8] ),
        .ma_wr_pop(ma_wr_pop),
        .ma_wr_pop_r_reg(ma_wr_pop_r_reg),
        .out(out),
        .sl_iport0_o(sl_iport0_o));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module dbg_hub_CVfifo_generator_top__parameterized0
   (\current_state_reg[2] ,
    \gic0.gc0.count_d1_reg[3] ,
    icn_cmd_dout_bus_6__0,
    shift_reg_ld__1,
    \current_state_reg[2]_0 ,
    CLK,
    clk,
    fifo_rd_en,
    abort_rd_edge,
    D,
    AR,
    Q,
    out,
    \shift_reg_in_reg[0] ,
    \shift_bit_count_reg[3] ,
    E,
    \MA_RD_DIN_O_reg[15] );
  output \current_state_reg[2] ;
  output \gic0.gc0.count_d1_reg[3] ;
  output icn_cmd_dout_bus_6__0;
  output shift_reg_ld__1;
  output \current_state_reg[2]_0 ;
  input CLK;
  input clk;
  input fifo_rd_en;
  input abort_rd_edge;
  output [14:0]D;
  input [0:0]AR;
  input [15:0]Q;
  input [0:0]out;
  input [0:0]\shift_reg_in_reg[0] ;
  input [3:0]\shift_bit_count_reg[3] ;
  input [0:0]E;
  input [15:0]\MA_RD_DIN_O_reg[15] ;

  wire [0:0]AR;
  wire CLK;
  wire [14:0]D;
  wire [0:0]E;
  wire [15:0]\MA_RD_DIN_O_reg[15] ;
  wire [15:0]Q;
  wire abort_rd_edge;
  wire clk;
  wire \current_state_reg[2] ;
  wire \current_state_reg[2]_0 ;
  wire fifo_rd_en;
  wire \gic0.gc0.count_d1_reg[3] ;
  wire icn_cmd_dout_bus_6__0;
  wire [0:0]out;
  wire [3:0]\shift_bit_count_reg[3] ;
  wire [0:0]\shift_reg_in_reg[0] ;
  wire shift_reg_ld__1;

  dbg_hub_CVfifo_generator_ramfifo__parameterized0 \grf.rf 
       (.AR(AR),
        .CLK(CLK),
        .D(D),
        .E(E),
        .\MA_RD_DIN_O_reg[15] (\MA_RD_DIN_O_reg[15] ),
        .Q(Q),
        .abort_rd_edge(abort_rd_edge),
        .clk(clk),
        .\current_state_reg[2] (\current_state_reg[2] ),
        .\current_state_reg[2]_0 (\current_state_reg[2]_0 ),
        .fifo_rd_en(fifo_rd_en),
        .\gic0.gc0.count_d1_reg[3] (\gic0.gc0.count_d1_reg[3] ),
        .icn_cmd_dout_bus_6__0(icn_cmd_dout_bus_6__0),
        .out(out),
        .\shift_bit_count_reg[3] (\shift_bit_count_reg[3] ),
        .\shift_reg_in_reg[0] (\shift_reg_in_reg[0] ),
        .shift_reg_ld__1(shift_reg_ld__1));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_2" *) 
module dbg_hub_CVfifo_generator_v13_1_2
   (\current_state_reg[4] ,
    \gpr1.dout_i_reg[15] ,
    CLK,
    clk,
    ma_wr_pop,
    sl_iport0_o,
    AR,
    out,
    \iTARGET_reg[8] ,
    Q,
    ma_wr_pop_r_reg,
    DI);
  output \current_state_reg[4] ;
  output \gpr1.dout_i_reg[15] ;
  input CLK;
  input clk;
  input ma_wr_pop;
  output [15:0]sl_iport0_o;
  input [0:0]AR;
  input [0:0]out;
  input [0:0]\iTARGET_reg[8] ;
  input [3:0]Q;
  input [0:0]ma_wr_pop_r_reg;
  input [15:0]DI;

  wire [0:0]AR;
  wire CLK;
  wire [15:0]DI;
  wire [3:0]Q;
  wire clk;
  wire \current_state_reg[4] ;
  wire \gpr1.dout_i_reg[15] ;
  wire [0:0]\iTARGET_reg[8] ;
  wire ma_wr_pop;
  wire [0:0]ma_wr_pop_r_reg;
  wire [0:0]out;
  wire [15:0]sl_iport0_o;

  dbg_hub_CVfifo_generator_v13_1_2_synth inst_fifo_gen
       (.AR(AR),
        .CLK(CLK),
        .DI(DI),
        .Q(Q),
        .clk(clk),
        .\current_state_reg[4] (\current_state_reg[4] ),
        .\gpr1.dout_i_reg[15] (\gpr1.dout_i_reg[15] ),
        .\iTARGET_reg[8] (\iTARGET_reg[8] ),
        .ma_wr_pop(ma_wr_pop),
        .ma_wr_pop_r_reg(ma_wr_pop_r_reg),
        .out(out),
        .sl_iport0_o(sl_iport0_o));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_2" *) 
module dbg_hub_CVfifo_generator_v13_1_2__parameterized0
   (\current_state_reg[2] ,
    \gic0.gc0.count_d1_reg[3] ,
    icn_cmd_dout_bus_6__0,
    shift_reg_ld__1,
    \current_state_reg[2]_0 ,
    CLK,
    clk,
    fifo_rd_en,
    abort_rd_edge,
    D,
    AR,
    Q,
    out,
    \shift_reg_in_reg[0] ,
    \shift_bit_count_reg[3] ,
    E,
    \MA_RD_DIN_O_reg[15] );
  output \current_state_reg[2] ;
  output \gic0.gc0.count_d1_reg[3] ;
  output icn_cmd_dout_bus_6__0;
  output shift_reg_ld__1;
  output \current_state_reg[2]_0 ;
  input CLK;
  input clk;
  input fifo_rd_en;
  input abort_rd_edge;
  output [14:0]D;
  input [0:0]AR;
  input [15:0]Q;
  input [0:0]out;
  input [0:0]\shift_reg_in_reg[0] ;
  input [3:0]\shift_bit_count_reg[3] ;
  input [0:0]E;
  input [15:0]\MA_RD_DIN_O_reg[15] ;

  wire [0:0]AR;
  wire CLK;
  wire [14:0]D;
  wire [0:0]E;
  wire [15:0]\MA_RD_DIN_O_reg[15] ;
  wire [15:0]Q;
  wire abort_rd_edge;
  wire clk;
  wire \current_state_reg[2] ;
  wire \current_state_reg[2]_0 ;
  wire fifo_rd_en;
  wire \gic0.gc0.count_d1_reg[3] ;
  wire icn_cmd_dout_bus_6__0;
  wire [0:0]out;
  wire [3:0]\shift_bit_count_reg[3] ;
  wire [0:0]\shift_reg_in_reg[0] ;
  wire shift_reg_ld__1;

  dbg_hub_CVfifo_generator_v13_1_2_synth__parameterized0 inst_fifo_gen
       (.AR(AR),
        .CLK(CLK),
        .D(D),
        .E(E),
        .\MA_RD_DIN_O_reg[15] (\MA_RD_DIN_O_reg[15] ),
        .Q(Q),
        .abort_rd_edge(abort_rd_edge),
        .clk(clk),
        .\current_state_reg[2] (\current_state_reg[2] ),
        .\current_state_reg[2]_0 (\current_state_reg[2]_0 ),
        .fifo_rd_en(fifo_rd_en),
        .\gic0.gc0.count_d1_reg[3] (\gic0.gc0.count_d1_reg[3] ),
        .icn_cmd_dout_bus_6__0(icn_cmd_dout_bus_6__0),
        .out(out),
        .\shift_bit_count_reg[3] (\shift_bit_count_reg[3] ),
        .\shift_reg_in_reg[0] (\shift_reg_in_reg[0] ),
        .shift_reg_ld__1(shift_reg_ld__1));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_2_synth" *) 
module dbg_hub_CVfifo_generator_v13_1_2_synth
   (\current_state_reg[4] ,
    \gpr1.dout_i_reg[15] ,
    CLK,
    clk,
    ma_wr_pop,
    sl_iport0_o,
    AR,
    out,
    \iTARGET_reg[8] ,
    Q,
    ma_wr_pop_r_reg,
    DI);
  output \current_state_reg[4] ;
  output \gpr1.dout_i_reg[15] ;
  input CLK;
  input clk;
  input ma_wr_pop;
  output [15:0]sl_iport0_o;
  input [0:0]AR;
  input [0:0]out;
  input [0:0]\iTARGET_reg[8] ;
  input [3:0]Q;
  input [0:0]ma_wr_pop_r_reg;
  input [15:0]DI;

  wire [0:0]AR;
  wire CLK;
  wire [15:0]DI;
  wire [3:0]Q;
  wire clk;
  wire \current_state_reg[4] ;
  wire \gpr1.dout_i_reg[15] ;
  wire [0:0]\iTARGET_reg[8] ;
  wire ma_wr_pop;
  wire [0:0]ma_wr_pop_r_reg;
  wire [0:0]out;
  wire [15:0]sl_iport0_o;

  dbg_hub_CVfifo_generator_top \gconvfifo.rf 
       (.AR(AR),
        .CLK(CLK),
        .DI(DI),
        .Q(Q),
        .clk(clk),
        .\current_state_reg[4] (\current_state_reg[4] ),
        .\gpr1.dout_i_reg[15] (\gpr1.dout_i_reg[15] ),
        .\iTARGET_reg[8] (\iTARGET_reg[8] ),
        .ma_wr_pop(ma_wr_pop),
        .ma_wr_pop_r_reg(ma_wr_pop_r_reg),
        .out(out),
        .sl_iport0_o(sl_iport0_o));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_2_synth" *) 
module dbg_hub_CVfifo_generator_v13_1_2_synth__parameterized0
   (\current_state_reg[2] ,
    \gic0.gc0.count_d1_reg[3] ,
    icn_cmd_dout_bus_6__0,
    shift_reg_ld__1,
    \current_state_reg[2]_0 ,
    CLK,
    clk,
    fifo_rd_en,
    abort_rd_edge,
    D,
    AR,
    Q,
    out,
    \shift_reg_in_reg[0] ,
    \shift_bit_count_reg[3] ,
    E,
    \MA_RD_DIN_O_reg[15] );
  output \current_state_reg[2] ;
  output \gic0.gc0.count_d1_reg[3] ;
  output icn_cmd_dout_bus_6__0;
  output shift_reg_ld__1;
  output \current_state_reg[2]_0 ;
  input CLK;
  input clk;
  input fifo_rd_en;
  input abort_rd_edge;
  output [14:0]D;
  input [0:0]AR;
  input [15:0]Q;
  input [0:0]out;
  input [0:0]\shift_reg_in_reg[0] ;
  input [3:0]\shift_bit_count_reg[3] ;
  input [0:0]E;
  input [15:0]\MA_RD_DIN_O_reg[15] ;

  wire [0:0]AR;
  wire CLK;
  wire [14:0]D;
  wire [0:0]E;
  wire [15:0]\MA_RD_DIN_O_reg[15] ;
  wire [15:0]Q;
  wire abort_rd_edge;
  wire clk;
  wire \current_state_reg[2] ;
  wire \current_state_reg[2]_0 ;
  wire fifo_rd_en;
  wire \gic0.gc0.count_d1_reg[3] ;
  wire icn_cmd_dout_bus_6__0;
  wire [0:0]out;
  wire [3:0]\shift_bit_count_reg[3] ;
  wire [0:0]\shift_reg_in_reg[0] ;
  wire shift_reg_ld__1;

  dbg_hub_CVfifo_generator_top__parameterized0 \gconvfifo.rf 
       (.AR(AR),
        .CLK(CLK),
        .D(D),
        .E(E),
        .\MA_RD_DIN_O_reg[15] (\MA_RD_DIN_O_reg[15] ),
        .Q(Q),
        .abort_rd_edge(abort_rd_edge),
        .clk(clk),
        .\current_state_reg[2] (\current_state_reg[2] ),
        .\current_state_reg[2]_0 (\current_state_reg[2]_0 ),
        .fifo_rd_en(fifo_rd_en),
        .\gic0.gc0.count_d1_reg[3] (\gic0.gc0.count_d1_reg[3] ),
        .icn_cmd_dout_bus_6__0(icn_cmd_dout_bus_6__0),
        .out(out),
        .\shift_bit_count_reg[3] (\shift_bit_count_reg[3] ),
        .\shift_reg_in_reg[0] (\shift_reg_in_reg[0] ),
        .shift_reg_ld__1(shift_reg_ld__1));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_bscan" *) 
module dbg_hub_CVltlib_v1_0_0_bscan
   (s_bscan_capture,
    in0,
    s_bscan_reset,
    s_bscan_runtest,
    s_bscan_sel,
    s_bscan_shift,
    tck_bs,
    s_bscan_tdi,
    s_bscan_tms,
    UPDATE,
    s_bscan_tdo);
  output s_bscan_capture;
  output in0;
  output s_bscan_reset;
  output s_bscan_runtest;
  output s_bscan_sel;
  output s_bscan_shift;
  output tck_bs;
  output s_bscan_tdi;
  output s_bscan_tms;
  output UPDATE;
  input s_bscan_tdo;

  wire UPDATE;
  wire in0;
  wire s_bscan_capture;
  wire s_bscan_reset;
  wire s_bscan_runtest;
  wire s_bscan_sel;
  wire s_bscan_shift;
  wire s_bscan_tdi;
  wire s_bscan_tdo;
  wire s_bscan_tms;
  wire tck_bs;

  (* box_type = "PRIMITIVE" *) 
  BSCANE2 #(
    .DISABLE_JTAG("FALSE"),
    .JTAG_CHAIN(1)) 
    \SERIES7_BSCAN.bscan_inst 
       (.CAPTURE(s_bscan_capture),
        .DRCK(in0),
        .RESET(s_bscan_reset),
        .RUNTEST(s_bscan_runtest),
        .SEL(s_bscan_sel),
        .SHIFT(s_bscan_shift),
        .TCK(tck_bs),
        .TDI(s_bscan_tdi),
        .TDO(s_bscan_tdo),
        .TMS(s_bscan_tms),
        .UPDATE(UPDATE));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module dbg_hub_CVmemory
   (EN,
    CLK,
    clk,
    sl_iport0_o,
    DI,
    \gc0.count_d1_reg[3] ,
    \gic0.gc0.count_d2_reg[3] ,
    ma_wr_pop_r_reg);
  input EN;
  input CLK;
  input clk;
  output [15:0]sl_iport0_o;
  input [15:0]DI;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gic0.gc0.count_d2_reg[3] ;
  input [0:0]ma_wr_pop_r_reg;

  wire CLK;
  wire [15:0]DI;
  wire EN;
  wire clk;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire [3:0]\gic0.gc0.count_d2_reg[3] ;
  wire [0:0]ma_wr_pop_r_reg;
  wire [15:0]sl_iport0_o;

  dbg_hub_CVdmem \gdm.dm_gen.dm 
       (.CLK(CLK),
        .DI(DI),
        .EN(EN),
        .clk(clk),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gic0.gc0.count_d2_reg[3] (\gic0.gc0.count_d2_reg[3] ),
        .ma_wr_pop_r_reg(ma_wr_pop_r_reg),
        .sl_iport0_o(sl_iport0_o));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module dbg_hub_CVmemory__parameterized0
   (fifo_rd_en,
    CLK,
    clk,
    D,
    icn_cmd_dout_reg,
    Q,
    E,
    ram_full_fb_i_reg,
    \MA_RD_DIN_O_reg[15] ,
    \gc0.count_d1_reg[3] ,
    \gic0.gc0.count_d2_reg[3] ,
    \gpregsm1.curr_fwft_state_reg[1] );
  input fifo_rd_en;
  input CLK;
  input clk;
  output [14:0]D;
  output [0:0]icn_cmd_dout_reg;
  input [14:0]Q;
  input [0:0]E;
  input [0:0]ram_full_fb_i_reg;
  input [15:0]\MA_RD_DIN_O_reg[15] ;
  input [3:0]\gc0.count_d1_reg[3] ;
  input [3:0]\gic0.gc0.count_d2_reg[3] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;

  wire CLK;
  wire [14:0]D;
  wire [0:0]E;
  wire [15:0]\MA_RD_DIN_O_reg[15] ;
  wire [14:0]Q;
  wire clk;
  wire fifo_rd_en;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire \gdm.dm_gen.dm_n_0 ;
  wire \gdm.dm_gen.dm_n_1 ;
  wire \gdm.dm_gen.dm_n_10 ;
  wire \gdm.dm_gen.dm_n_11 ;
  wire \gdm.dm_gen.dm_n_12 ;
  wire \gdm.dm_gen.dm_n_13 ;
  wire \gdm.dm_gen.dm_n_14 ;
  wire \gdm.dm_gen.dm_n_15 ;
  wire \gdm.dm_gen.dm_n_2 ;
  wire \gdm.dm_gen.dm_n_3 ;
  wire \gdm.dm_gen.dm_n_4 ;
  wire \gdm.dm_gen.dm_n_5 ;
  wire \gdm.dm_gen.dm_n_6 ;
  wire \gdm.dm_gen.dm_n_7 ;
  wire \gdm.dm_gen.dm_n_8 ;
  wire \gdm.dm_gen.dm_n_9 ;
  wire [3:0]\gic0.gc0.count_d2_reg[3] ;
  wire \goreg_dm.dout_i_reg_n_0_[10] ;
  wire \goreg_dm.dout_i_reg_n_0_[11] ;
  wire \goreg_dm.dout_i_reg_n_0_[12] ;
  wire \goreg_dm.dout_i_reg_n_0_[13] ;
  wire \goreg_dm.dout_i_reg_n_0_[14] ;
  wire \goreg_dm.dout_i_reg_n_0_[15] ;
  wire \goreg_dm.dout_i_reg_n_0_[1] ;
  wire \goreg_dm.dout_i_reg_n_0_[2] ;
  wire \goreg_dm.dout_i_reg_n_0_[3] ;
  wire \goreg_dm.dout_i_reg_n_0_[4] ;
  wire \goreg_dm.dout_i_reg_n_0_[5] ;
  wire \goreg_dm.dout_i_reg_n_0_[6] ;
  wire \goreg_dm.dout_i_reg_n_0_[7] ;
  wire \goreg_dm.dout_i_reg_n_0_[8] ;
  wire \goreg_dm.dout_i_reg_n_0_[9] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire [0:0]icn_cmd_dout_reg;
  wire [0:0]ram_full_fb_i_reg;

  dbg_hub_CVdmem_9 \gdm.dm_gen.dm 
       (.CLK(CLK),
        .\MA_RD_DIN_O_reg[15] (\MA_RD_DIN_O_reg[15] ),
        .Q({\gdm.dm_gen.dm_n_0 ,\gdm.dm_gen.dm_n_1 ,\gdm.dm_gen.dm_n_2 ,\gdm.dm_gen.dm_n_3 ,\gdm.dm_gen.dm_n_4 ,\gdm.dm_gen.dm_n_5 ,\gdm.dm_gen.dm_n_6 ,\gdm.dm_gen.dm_n_7 ,\gdm.dm_gen.dm_n_8 ,\gdm.dm_gen.dm_n_9 ,\gdm.dm_gen.dm_n_10 ,\gdm.dm_gen.dm_n_11 ,\gdm.dm_gen.dm_n_12 ,\gdm.dm_gen.dm_n_13 ,\gdm.dm_gen.dm_n_14 ,\gdm.dm_gen.dm_n_15 }),
        .clk(clk),
        .\gc0.count_d1_reg[3] (\gc0.count_d1_reg[3] ),
        .\gic0.gc0.count_d2_reg[3] (\gic0.gc0.count_d2_reg[3] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .ram_full_fb_i_reg(ram_full_fb_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_15 ),
        .Q(icn_cmd_dout_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[10] 
       (.C(CLK),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_5 ),
        .Q(\goreg_dm.dout_i_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[11] 
       (.C(CLK),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_4 ),
        .Q(\goreg_dm.dout_i_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[12] 
       (.C(CLK),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_3 ),
        .Q(\goreg_dm.dout_i_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[13] 
       (.C(CLK),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_2 ),
        .Q(\goreg_dm.dout_i_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[14] 
       (.C(CLK),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_1 ),
        .Q(\goreg_dm.dout_i_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[15] 
       (.C(CLK),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_0 ),
        .Q(\goreg_dm.dout_i_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_14 ),
        .Q(\goreg_dm.dout_i_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(CLK),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_13 ),
        .Q(\goreg_dm.dout_i_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[3] 
       (.C(CLK),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_12 ),
        .Q(\goreg_dm.dout_i_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[4] 
       (.C(CLK),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_11 ),
        .Q(\goreg_dm.dout_i_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[5] 
       (.C(CLK),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_10 ),
        .Q(\goreg_dm.dout_i_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[6] 
       (.C(CLK),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_9 ),
        .Q(\goreg_dm.dout_i_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[7] 
       (.C(CLK),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_8 ),
        .Q(\goreg_dm.dout_i_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[8] 
       (.C(CLK),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_7 ),
        .Q(\goreg_dm.dout_i_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[9] 
       (.C(CLK),
        .CE(E),
        .D(\gdm.dm_gen.dm_n_6 ),
        .Q(\goreg_dm.dout_i_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg_in[0]_i_1__0 
       (.I0(\goreg_dm.dout_i_reg_n_0_[1] ),
        .I1(fifo_rd_en),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg_in[10]_i_1 
       (.I0(\goreg_dm.dout_i_reg_n_0_[11] ),
        .I1(fifo_rd_en),
        .I2(Q[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg_in[11]_i_1 
       (.I0(\goreg_dm.dout_i_reg_n_0_[12] ),
        .I1(fifo_rd_en),
        .I2(Q[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg_in[12]_i_1 
       (.I0(\goreg_dm.dout_i_reg_n_0_[13] ),
        .I1(fifo_rd_en),
        .I2(Q[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg_in[13]_i_1 
       (.I0(\goreg_dm.dout_i_reg_n_0_[14] ),
        .I1(fifo_rd_en),
        .I2(Q[13]),
        .O(D[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg_in[14]_i_1 
       (.I0(\goreg_dm.dout_i_reg_n_0_[15] ),
        .I1(fifo_rd_en),
        .I2(Q[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg_in[1]_i_1__0 
       (.I0(\goreg_dm.dout_i_reg_n_0_[2] ),
        .I1(fifo_rd_en),
        .I2(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg_in[2]_i_1__0 
       (.I0(\goreg_dm.dout_i_reg_n_0_[3] ),
        .I1(fifo_rd_en),
        .I2(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg_in[3]_i_1 
       (.I0(\goreg_dm.dout_i_reg_n_0_[4] ),
        .I1(fifo_rd_en),
        .I2(Q[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg_in[4]_i_1 
       (.I0(\goreg_dm.dout_i_reg_n_0_[5] ),
        .I1(fifo_rd_en),
        .I2(Q[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg_in[5]_i_1 
       (.I0(\goreg_dm.dout_i_reg_n_0_[6] ),
        .I1(fifo_rd_en),
        .I2(Q[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg_in[6]_i_1 
       (.I0(\goreg_dm.dout_i_reg_n_0_[7] ),
        .I1(fifo_rd_en),
        .I2(Q[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg_in[7]_i_1 
       (.I0(\goreg_dm.dout_i_reg_n_0_[8] ),
        .I1(fifo_rd_en),
        .I2(Q[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg_in[8]_i_1 
       (.I0(\goreg_dm.dout_i_reg_n_0_[9] ),
        .I1(fifo_rd_en),
        .I2(Q[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \shift_reg_in[9]_i_1 
       (.I0(\goreg_dm.dout_i_reg_n_0_[10] ),
        .I1(fifo_rd_en),
        .I2(Q[9]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module dbg_hub_CVrd_bin_cntr
   (ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    ma_wr_pop,
    clk,
    Q,
    \gnxpm_cdc.rd_pntr_gc_reg[2] ,
    \gnxpm_cdc.rd_pntr_gc_reg[3] ,
    \gnxpm_cdc.wr_pntr_bin_reg[1] ,
    ma_wr_pop_r_reg,
    AR);
  output ram_empty_fb_i_reg;
  input ram_empty_fb_i_reg_0;
  input ma_wr_pop;
  input clk;
  output [1:0]Q;
  output [2:0]\gnxpm_cdc.rd_pntr_gc_reg[2] ;
  output [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  input [1:0]\gnxpm_cdc.wr_pntr_bin_reg[1] ;
  input [0:0]ma_wr_pop_r_reg;
  input [0:0]AR;

  wire [0:0]AR;
  wire [1:0]Q;
  wire clk;
  wire [2:0]\gnxpm_cdc.rd_pntr_gc_reg[2] ;
  wire [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_bin_reg[1] ;
  wire ma_wr_pop;
  wire [0:0]ma_wr_pop_r_reg;
  wire [3:0]plusOp__1;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire [1:0]rd_pntr_plus1;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1__0 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp__1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1__0 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1__0 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(Q[0]),
        .O(plusOp__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1__0 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(plusOp__1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(ma_wr_pop_r_reg),
        .CLR(AR),
        .D(rd_pntr_plus1[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[3] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(ma_wr_pop_r_reg),
        .CLR(AR),
        .D(rd_pntr_plus1[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[3] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(ma_wr_pop_r_reg),
        .CLR(AR),
        .D(Q[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[3] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(ma_wr_pop_r_reg),
        .CLR(AR),
        .D(Q[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[3] [3]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(clk),
        .CE(ma_wr_pop_r_reg),
        .D(plusOp__1[0]),
        .PRE(AR),
        .Q(rd_pntr_plus1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(clk),
        .CE(ma_wr_pop_r_reg),
        .CLR(AR),
        .D(plusOp__1[1]),
        .Q(rd_pntr_plus1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(clk),
        .CE(ma_wr_pop_r_reg),
        .CLR(AR),
        .D(plusOp__1[2]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(clk),
        .CE(ma_wr_pop_r_reg),
        .CLR(AR),
        .D(plusOp__1[3]),
        .Q(Q[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[3] [0]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[3] [1]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[2] [0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[3] [1]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[3] [2]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[2] [1]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[3] [2]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[3] [3]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[2] [2]));
  LUT6 #(
    .INIT(64'h4004000000004004)) 
    ram_empty_i_i_2
       (.I0(ram_empty_fb_i_reg_0),
        .I1(ma_wr_pop),
        .I2(rd_pntr_plus1[1]),
        .I3(\gnxpm_cdc.wr_pntr_bin_reg[1] [1]),
        .I4(rd_pntr_plus1[0]),
        .I5(\gnxpm_cdc.wr_pntr_bin_reg[1] [0]),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module dbg_hub_CVrd_bin_cntr_13
   (CLK,
    Q,
    D,
    \gnxpm_cdc.rd_pntr_gc_reg[3] ,
    E,
    out);
  input CLK;
  output [3:0]Q;
  output [2:0]D;
  output [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  input [0:0]E;
  input [0:0]out;

  wire CLK;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  wire [0:0]out;
  wire [3:0]plusOp;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(out),
        .D(Q[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[3] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(out),
        .D(Q[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[3] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(out),
        .D(Q[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[3] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(out),
        .D(Q[3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[3] [3]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(plusOp[0]),
        .PRE(out),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(out),
        .D(plusOp[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(out),
        .D(plusOp[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(out),
        .D(plusOp[3]),
        .Q(Q[3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1__0 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[3] [0]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[3] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1__0 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[3] [1]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[3] [2]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1__0 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[3] [2]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[3] [3]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module dbg_hub_CVrd_fwft
   (ram_empty_i_reg,
    icn_cmd_dout_bus_6__0,
    shift_reg_ld__1,
    CLK,
    fifo_rd_en,
    ram_empty_fb_i_reg,
    \gc0.count_reg[2] ,
    \gc0.count_d1_reg[2] ,
    E,
    \gc0.count_d1_reg[3] ,
    \goreg_dm.dout_i_reg[15] ,
    out,
    Q,
    \goreg_dm.dout_i_reg[0] ,
    \shift_reg_in_reg[17] ,
    \shift_reg_in_reg[0] ,
    \shift_bit_count_reg[3] );
  output ram_empty_i_reg;
  output icn_cmd_dout_bus_6__0;
  output shift_reg_ld__1;
  input CLK;
  input fifo_rd_en;
  input ram_empty_fb_i_reg;
  input \gc0.count_reg[2] ;
  input \gc0.count_d1_reg[2] ;
  output [0:0]E;
  output [0:0]\gc0.count_d1_reg[3] ;
  output [0:0]\goreg_dm.dout_i_reg[15] ;
  input [1:0]out;
  input [0:0]Q;
  input [0:0]\goreg_dm.dout_i_reg[0] ;
  input [0:0]\shift_reg_in_reg[17] ;
  input [0:0]\shift_reg_in_reg[0] ;
  input [3:0]\shift_bit_count_reg[3] ;

  wire CLK;
  wire [0:0]E;
  wire [0:0]Q;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire fifo_rd_en;
  wire \gc0.count_d1_reg[2] ;
  wire [0:0]\gc0.count_d1_reg[3] ;
  wire \gc0.count_reg[2] ;
  wire [0:0]\goreg_dm.dout_i_reg[0] ;
  wire [0:0]\goreg_dm.dout_i_reg[15] ;
  wire icn_cmd_dout_bus_6__0;
  wire [1:0]next_fwft_state;
  wire [1:0]out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire [3:0]\shift_bit_count_reg[3] ;
  wire [0:0]\shift_reg_in_reg[0] ;
  wire [0:0]\shift_reg_in_reg[17] ;
  wire shift_reg_ld__1;
  (* DONT_TOUCH *) wire user_valid;

  LUT5 #(
    .INIT(32'hFEF38000)) 
    aempty_fwft_fb_i_i_1
       (.I0(fifo_rd_en),
        .I1(curr_fwft_state[1]),
        .I2(ram_empty_fb_i_reg),
        .I3(curr_fwft_state[0]),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(CLK),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(out[1]),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(CLK),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(out[1]),
        .Q(aempty_fwft_i));
  LUT4 #(
    .INIT(16'hA0EA)) 
    empty_fwft_fb_i_i_1
       (.I0(empty_fwft_fb_i),
        .I1(fifo_rd_en),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(out[1]),
        .Q(empty_fwft_fb_i));
  LUT4 #(
    .INIT(16'hA0EA)) 
    empty_fwft_fb_o_i_i_1
       (.I0(empty_fwft_fb_o_i),
        .I1(fifo_rd_en),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(out[1]),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(CLK),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(out[1]),
        .Q(empty_fwft_i));
  LUT4 #(
    .INIT(16'h00BF)) 
    \gc0.count_d1[3]_i_1 
       (.I0(fifo_rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_fb_i_reg),
        .O(\gc0.count_d1_reg[3] ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \gc0.count_d1[3]_i_3 
       (.I0(\shift_bit_count_reg[3] [0]),
        .I1(\shift_bit_count_reg[3] [1]),
        .I2(user_valid),
        .I3(empty_fwft_i),
        .I4(\shift_bit_count_reg[3] [3]),
        .I5(\shift_bit_count_reg[3] [2]),
        .O(shift_reg_ld__1));
  LUT4 #(
    .INIT(16'h4404)) 
    \goreg_dm.dout_i[15]_i_1 
       (.I0(out[0]),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(fifo_rd_en),
        .O(\goreg_dm.dout_i_reg[15] ));
  LUT4 #(
    .INIT(16'h00F7)) 
    \gpr1.dout_i[15]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(fifo_rd_en),
        .I3(ram_empty_fb_i_reg),
        .O(E));
  LUT3 #(
    .INIT(8'hF4)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(fifo_rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h40FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(fifo_rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(ram_empty_fb_i_reg),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(CLK),
        .CE(1'b1),
        .CLR(out[1]),
        .D(next_fwft_state[0]),
        .Q(user_valid));
  LUT5 #(
    .INIT(32'hFFE200E2)) 
    icn_cmd_dout_i_11
       (.I0(Q),
        .I1(shift_reg_ld__1),
        .I2(\goreg_dm.dout_i_reg[0] ),
        .I3(\shift_reg_in_reg[17] ),
        .I4(\shift_reg_in_reg[0] ),
        .O(icn_cmd_dout_bus_6__0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00BF0000)) 
    ram_empty_i_i_1
       (.I0(fifo_rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_fb_i_reg),
        .I4(\gc0.count_reg[2] ),
        .I5(\gc0.count_d1_reg[2] ),
        .O(ram_empty_i_reg));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module dbg_hub_CVrd_logic
   (\current_state_reg[4] ,
    \gpr1.dout_i_reg[15] ,
    ram_empty_fb_i_reg,
    \gnxpm_cdc.wr_pntr_bin_reg[3] ,
    clk,
    ma_wr_pop,
    Q,
    \gnxpm_cdc.rd_pntr_gc_reg[2] ,
    \gnxpm_cdc.rd_pntr_gc_reg[3] ,
    AR,
    \gnxpm_cdc.wr_pntr_bin_reg[1] ,
    ma_wr_pop_r_reg);
  output \current_state_reg[4] ;
  output \gpr1.dout_i_reg[15] ;
  output ram_empty_fb_i_reg;
  input \gnxpm_cdc.wr_pntr_bin_reg[3] ;
  input clk;
  input ma_wr_pop;
  output [1:0]Q;
  output [2:0]\gnxpm_cdc.rd_pntr_gc_reg[2] ;
  output [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  input [0:0]AR;
  input [1:0]\gnxpm_cdc.wr_pntr_bin_reg[1] ;
  input [0:0]ma_wr_pop_r_reg;

  wire [0:0]AR;
  wire [1:0]Q;
  wire clk;
  wire \current_state_reg[4] ;
  wire [2:0]\gnxpm_cdc.rd_pntr_gc_reg[2] ;
  wire [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  wire [1:0]\gnxpm_cdc.wr_pntr_bin_reg[1] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[3] ;
  wire \gpr1.dout_i_reg[15] ;
  wire ma_wr_pop;
  wire [0:0]ma_wr_pop_r_reg;
  wire ram_empty_fb_i_reg;

  dbg_hub_CVrd_status_flags_as \gras.rsts 
       (.AR(AR),
        .clk(clk),
        .\current_state_reg[4] (\current_state_reg[4] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[3] (\gnxpm_cdc.wr_pntr_bin_reg[3] ),
        .\gpr1.dout_i_reg[15] (\gpr1.dout_i_reg[15] ));
  dbg_hub_CVrd_bin_cntr rpntr
       (.AR(AR),
        .Q(Q),
        .clk(clk),
        .\gnxpm_cdc.rd_pntr_gc_reg[2] (\gnxpm_cdc.rd_pntr_gc_reg[2] ),
        .\gnxpm_cdc.rd_pntr_gc_reg[3] (\gnxpm_cdc.rd_pntr_gc_reg[3] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[1] (\gnxpm_cdc.wr_pntr_bin_reg[1] ),
        .ma_wr_pop(ma_wr_pop),
        .ma_wr_pop_r_reg(ma_wr_pop_r_reg),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_0(\gpr1.dout_i_reg[15] ));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module dbg_hub_CVrd_logic__parameterized0
   (icn_cmd_dout_bus_6__0,
    shift_reg_ld__1,
    CLK,
    fifo_rd_en,
    \gc0.count_reg[2] ,
    \gc0.count_d1_reg[2] ,
    E,
    \goreg_dm.dout_i_reg[15] ,
    \gc0.count_d1_reg[3] ,
    D,
    \gnxpm_cdc.rd_pntr_gc_reg[3] ,
    out,
    Q,
    \goreg_dm.dout_i_reg[0] ,
    \shift_reg_in_reg[17] ,
    \shift_reg_in_reg[0] ,
    \shift_bit_count_reg[3] );
  output icn_cmd_dout_bus_6__0;
  output shift_reg_ld__1;
  input CLK;
  input fifo_rd_en;
  input \gc0.count_reg[2] ;
  input \gc0.count_d1_reg[2] ;
  output [0:0]E;
  output [0:0]\goreg_dm.dout_i_reg[15] ;
  output [3:0]\gc0.count_d1_reg[3] ;
  output [2:0]D;
  output [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  input [1:0]out;
  input [0:0]Q;
  input [0:0]\goreg_dm.dout_i_reg[0] ;
  input [0:0]\shift_reg_in_reg[17] ;
  input [0:0]\shift_reg_in_reg[0] ;
  input [3:0]\shift_bit_count_reg[3] ;

  wire CLK;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire fifo_rd_en;
  wire \gc0.count_d1_reg[2] ;
  wire [3:0]\gc0.count_d1_reg[3] ;
  wire \gc0.count_reg[2] ;
  wire [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  wire [0:0]\goreg_dm.dout_i_reg[0] ;
  wire [0:0]\goreg_dm.dout_i_reg[15] ;
  wire \gr1.gr1_int.rfwft_n_1 ;
  wire icn_cmd_dout_bus_6__0;
  wire [1:0]out;
  wire p_2_out;
  wire p_7_out;
  wire [3:0]\shift_bit_count_reg[3] ;
  wire [0:0]\shift_reg_in_reg[0] ;
  wire [0:0]\shift_reg_in_reg[17] ;
  wire shift_reg_ld__1;

  dbg_hub_CVrd_fwft \gr1.gr1_int.rfwft 
       (.CLK(CLK),
        .E(E),
        .Q(Q),
        .fifo_rd_en(fifo_rd_en),
        .\gc0.count_d1_reg[2] (\gc0.count_d1_reg[2] ),
        .\gc0.count_d1_reg[3] (p_7_out),
        .\gc0.count_reg[2] (\gc0.count_reg[2] ),
        .\goreg_dm.dout_i_reg[0] (\goreg_dm.dout_i_reg[0] ),
        .\goreg_dm.dout_i_reg[15] (\goreg_dm.dout_i_reg[15] ),
        .icn_cmd_dout_bus_6__0(icn_cmd_dout_bus_6__0),
        .out(out),
        .ram_empty_fb_i_reg(p_2_out),
        .ram_empty_i_reg(\gr1.gr1_int.rfwft_n_1 ),
        .\shift_bit_count_reg[3] (\shift_bit_count_reg[3] ),
        .\shift_reg_in_reg[0] (\shift_reg_in_reg[0] ),
        .\shift_reg_in_reg[17] (\shift_reg_in_reg[17] ),
        .shift_reg_ld__1(shift_reg_ld__1));
  dbg_hub_CVrd_status_flags_as_12 \gras.rsts 
       (.CLK(CLK),
        .\gpregsm1.curr_fwft_state_reg[0] (\gr1.gr1_int.rfwft_n_1 ),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] (out[1]),
        .out(p_2_out));
  dbg_hub_CVrd_bin_cntr_13 rpntr
       (.CLK(CLK),
        .D(D),
        .E(p_7_out),
        .Q(\gc0.count_d1_reg[3] ),
        .\gnxpm_cdc.rd_pntr_gc_reg[3] (\gnxpm_cdc.rd_pntr_gc_reg[3] ),
        .out(out[1]));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module dbg_hub_CVrd_status_flags_as
   (\current_state_reg[4] ,
    \gpr1.dout_i_reg[15] ,
    \gnxpm_cdc.wr_pntr_bin_reg[3] ,
    clk,
    AR);
  output \current_state_reg[4] ;
  output \gpr1.dout_i_reg[15] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[3] ;
  input clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire clk;
  wire \gnxpm_cdc.wr_pntr_bin_reg[3] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign \current_state_reg[4]  = ram_empty_i;
  assign \gpr1.dout_i_reg[15]  = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[3] ),
        .PRE(AR),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(\gnxpm_cdc.wr_pntr_bin_reg[3] ),
        .PRE(AR),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module dbg_hub_CVrd_status_flags_as_12
   (out,
    \gpregsm1.curr_fwft_state_reg[0] ,
    CLK,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] );
  output out;
  input \gpregsm1.curr_fwft_state_reg[0] ;
  input CLK;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;

  wire CLK;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\gpregsm1.curr_fwft_state_reg[0] ),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(CLK),
        .CE(1'b1),
        .D(\gpregsm1.curr_fwft_state_reg[0] ),
        .PRE(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] ),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module dbg_hub_CVreset_blk_ramfifo
   (CLK,
    clk,
    out,
    \gc0.count_reg[1] ,
    AR);
  input CLK;
  input clk;
  output [1:0]out;
  output [1:0]\gc0.count_reg[1] ;
  input [0:0]AR;

  wire [0:0]AR;
  wire CLK;
  wire clk;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ;
  wire p_8_out;
  wire p_9_out;
  wire rd_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg2;
  wire wr_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;

  assign \gc0.count_reg[1] [1:0] = rd_rst_reg[2:1];
  assign out[1:0] = wr_rst_reg[1:0];
  dbg_hub_CVsynchronizer_ff \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.clk(clk),
        .in0(rd_rst_asreg),
        .\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1 ),
        .out(p_8_out));
  dbg_hub_CVsynchronizer_ff_0 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.CLK(CLK),
        .in0(wr_rst_asreg),
        .\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1 ),
        .out(p_9_out));
  dbg_hub_CVsynchronizer_ff_1 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ),
        .clk(clk),
        .in0(rd_rst_asreg),
        .out(p_8_out));
  dbg_hub_CVsynchronizer_ff_2 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ),
        .CLK(CLK),
        .in0(wr_rst_asreg),
        .out(p_9_out));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ),
        .Q(rd_rst_reg[2]));
  initial assign \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AR),
        .Q(rst_rd_reg1));
  initial assign \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(clk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(AR),
        .Q(rst_rd_reg2));
  initial assign \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AR),
        .Q(rst_wr_reg1));
  initial assign \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(AR),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ),
        .Q(wr_rst_reg[2]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module dbg_hub_CVreset_blk_ramfifo_4
   (CLK,
    clk,
    out,
    \gc0.count_reg[1] ,
    AR);
  input CLK;
  input clk;
  output [1:0]out;
  output [2:0]\gc0.count_reg[1] ;
  input [0:0]AR;

  wire [0:0]AR;
  wire CLK;
  wire clk;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ;
  wire p_8_out;
  wire p_9_out;
  wire rd_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "false" *) wire rst_wr_reg2;
  wire wr_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;

  assign \gc0.count_reg[1] [2:0] = rd_rst_reg;
  assign out[1:0] = wr_rst_reg[1:0];
  dbg_hub_CVsynchronizer_ff_5 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.CLK(CLK),
        .in0(rd_rst_asreg),
        .\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1 ),
        .out(p_8_out));
  dbg_hub_CVsynchronizer_ff_6 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.clk(clk),
        .in0(wr_rst_asreg),
        .\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1 ),
        .out(p_9_out));
  dbg_hub_CVsynchronizer_ff_7 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ),
        .CLK(CLK),
        .in0(rd_rst_asreg),
        .out(p_8_out));
  dbg_hub_CVsynchronizer_ff_8 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ),
        .clk(clk),
        .in0(wr_rst_asreg),
        .out(p_9_out));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ),
        .Q(rd_rst_reg[2]));
  initial assign \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AR),
        .Q(rst_rd_reg1));
  initial assign \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(CLK),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(AR),
        .Q(rst_rd_reg2));
  initial assign \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(AR),
        .Q(rst_wr_reg1));
  initial assign \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "false" *) 
  FDPE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(clk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(AR),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ),
        .Q(wr_rst_reg[2]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module dbg_hub_CVsynchronizer_ff
   (out,
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ,
    clk,
    in0);
  output out;
  output \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  input clk;
  input [0:0]in0;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire clk;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;

  assign out = Q_reg;
  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module dbg_hub_CVsynchronizer_ff_0
   (out,
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ,
    CLK,
    in0);
  output out;
  output \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;
  input CLK;
  input [0:0]in0;

  wire CLK;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;

  assign out = Q_reg;
  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module dbg_hub_CVsynchronizer_ff_1
   (out,
    clk,
    AS,
    in0);
  input out;
  input clk;
  output [0:0]AS;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire clk;
  wire [0:0]in0;
  wire out;

  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module dbg_hub_CVsynchronizer_ff_2
   (out,
    CLK,
    AS,
    in0);
  input out;
  input CLK;
  output [0:0]AS;
  input [0:0]in0;

  wire [0:0]AS;
  wire CLK;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire out;

  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module dbg_hub_CVsynchronizer_ff_5
   (out,
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ,
    CLK,
    in0);
  output out;
  output \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  input CLK;
  input [0:0]in0;

  wire CLK;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;

  assign out = Q_reg;
  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1__0 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module dbg_hub_CVsynchronizer_ff_6
   (out,
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ,
    clk,
    in0);
  output out;
  output \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;
  input clk;
  input [0:0]in0;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire clk;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;

  assign out = Q_reg;
  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1__0 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module dbg_hub_CVsynchronizer_ff_7
   (out,
    CLK,
    AS,
    in0);
  input out;
  input CLK;
  output [0:0]AS;
  input [0:0]in0;

  wire [0:0]AS;
  wire CLK;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire out;

  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module dbg_hub_CVsynchronizer_ff_8
   (out,
    clk,
    AS,
    in0);
  input out;
  input clk;
  output [0:0]AS;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire clk;
  wire [0:0]in0;
  wire out;

  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module dbg_hub_CVsynchronizer_ff__parameterized0
   (clk,
    D,
    Q,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  input clk;
  output [3:0]D;
  input [3:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [3:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire clk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  assign D[3:0] = Q_reg;
  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  initial assign \Q_reg_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  initial assign \Q_reg_reg[2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  initial assign \Q_reg_reg[3] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module dbg_hub_CVsynchronizer_ff__parameterized0_14
   (CLK,
    D,
    Q,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  input CLK;
  output [3:0]D;
  input [3:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire CLK;
  wire [3:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  assign D[3:0] = Q_reg;
  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  initial assign \Q_reg_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  initial assign \Q_reg_reg[2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  initial assign \Q_reg_reg[3] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module dbg_hub_CVsynchronizer_ff__parameterized1
   (CLK,
    D,
    Q,
    AR);
  input CLK;
  output [3:0]D;
  input [3:0]Q;
  input [0:0]AR;

  wire [0:0]AR;
  wire CLK;
  wire [3:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;

  assign D[3:0] = Q_reg;
  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  initial assign \Q_reg_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  initial assign \Q_reg_reg[2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  initial assign \Q_reg_reg[3] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module dbg_hub_CVsynchronizer_ff__parameterized1_15
   (clk,
    D,
    Q,
    AR);
  input clk;
  output [3:0]D;
  input [3:0]Q;
  input [0:0]AR;

  wire [0:0]AR;
  wire [3:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire clk;

  assign D[3:0] = Q_reg;
  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  initial assign \Q_reg_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  initial assign \Q_reg_reg[2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  initial assign \Q_reg_reg[3] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module dbg_hub_CVsynchronizer_ff__parameterized2
   (clk,
    out,
    D,
    \Q_reg_reg[3]_0 ,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  input clk;
  output [3:0]out;
  output [0:0]D;
  input [3:0]\Q_reg_reg[3]_0 ;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [3:0]\Q_reg_reg[3]_0 ;
  wire clk;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  assign out[3:0] = Q_reg;
  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[3]_0 [0]),
        .Q(Q_reg[0]));
  initial assign \Q_reg_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[3]_0 [1]),
        .Q(Q_reg[1]));
  initial assign \Q_reg_reg[2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[3]_0 [2]),
        .Q(Q_reg[2]));
  initial assign \Q_reg_reg[3] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[3]_0 [3]),
        .Q(Q_reg[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[2]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module dbg_hub_CVsynchronizer_ff__parameterized2_16
   (CLK,
    out,
    D,
    \Q_reg_reg[3]_0 ,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  input CLK;
  output [3:0]out;
  output [0:0]D;
  input [3:0]\Q_reg_reg[3]_0 ;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire CLK;
  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [3:0]\Q_reg_reg[3]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  assign out[3:0] = Q_reg;
  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[3]_0 [0]),
        .Q(Q_reg[0]));
  initial assign \Q_reg_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[3]_0 [1]),
        .Q(Q_reg[1]));
  initial assign \Q_reg_reg[2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[3]_0 [2]),
        .Q(Q_reg[2]));
  initial assign \Q_reg_reg[3] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[3]_0 [3]),
        .Q(Q_reg[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[2]_i_1__0 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module dbg_hub_CVsynchronizer_ff__parameterized3
   (CLK,
    out,
    D,
    \Q_reg_reg[3]_0 ,
    AR);
  input CLK;
  output [3:0]out;
  output [0:0]D;
  input [3:0]\Q_reg_reg[3]_0 ;
  input [0:0]AR;

  wire [0:0]AR;
  wire CLK;
  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [3:0]\Q_reg_reg[3]_0 ;

  assign out[3:0] = Q_reg;
  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[3]_0 [0]),
        .Q(Q_reg[0]));
  initial assign \Q_reg_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[3]_0 [1]),
        .Q(Q_reg[1]));
  initial assign \Q_reg_reg[2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[3]_0 [2]),
        .Q(Q_reg[2]));
  initial assign \Q_reg_reg[3] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[3]_0 [3]),
        .Q(Q_reg[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[2]_i_1 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module dbg_hub_CVsynchronizer_ff__parameterized3_17
   (clk,
    out,
    D,
    \Q_reg_reg[3]_0 ,
    AR);
  input clk;
  output [3:0]out;
  output [0:0]D;
  input [3:0]\Q_reg_reg[3]_0 ;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [3:0]Q_reg;
  wire [3:0]\Q_reg_reg[3]_0 ;
  wire clk;

  assign out[3:0] = Q_reg;
  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[3]_0 [0]),
        .Q(Q_reg[0]));
  initial assign \Q_reg_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[3]_0 [1]),
        .Q(Q_reg[1]));
  initial assign \Q_reg_reg[2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[3]_0 [2]),
        .Q(Q_reg[2]));
  initial assign \Q_reg_reg[3] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[3]_0 [3]),
        .Q(Q_reg[3]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[2]_i_1__0 
       (.I0(Q_reg[2]),
        .I1(Q_reg[3]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module dbg_hub_CVwr_bin_cntr
   (ram_full_i_reg,
    ram_full_fb_i_reg,
    CLK,
    \gnxpm_cdc.wr_pntr_gc_reg[3] ,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    \shift_reg_in_reg[17] ,
    \iTARGET_reg[8] ,
    E,
    out);
  output ram_full_i_reg;
  input ram_full_fb_i_reg;
  input CLK;
  output [3:0]\gnxpm_cdc.wr_pntr_gc_reg[3] ;
  input [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input [0:0]\shift_reg_in_reg[17] ;
  input [0:0]\iTARGET_reg[8] ;
  input [0:0]E;
  input [0:0]out;

  wire CLK;
  wire [0:0]E;
  wire [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire [3:0]\gnxpm_cdc.wr_pntr_gc_reg[3] ;
  wire [0:0]\iTARGET_reg[8] ;
  wire [0:0]out;
  wire [3:0]p_13_out;
  wire [3:0]plusOp__2;
  wire ram_full_fb_i_reg;
  wire ram_full_i_i_3_n_0;
  wire ram_full_i_i_4_n_0;
  wire ram_full_i_i_5_n_0;
  wire ram_full_i_i_6_n_0;
  wire ram_full_i_reg;
  wire [0:0]\shift_reg_in_reg[17] ;
  wire [3:0]wr_pntr_plus2;

  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1__0 
       (.I0(wr_pntr_plus2[0]),
        .O(plusOp__2[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1__0 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .O(plusOp__2[1]));
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1__0 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[2]),
        .O(plusOp__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1__0 
       (.I0(wr_pntr_plus2[1]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[2]),
        .I3(wr_pntr_plus2[3]),
        .O(plusOp__2[3]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(CLK),
        .CE(E),
        .D(wr_pntr_plus2[0]),
        .PRE(out),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(out),
        .D(wr_pntr_plus2[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(out),
        .D(wr_pntr_plus2[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(out),
        .D(wr_pntr_plus2[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(out),
        .D(p_13_out[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[3] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(CLK),
        .CE(E),
        .CLR(out),
        .D(p_13_out[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[3] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(out),
        .D(p_13_out[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[3] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(out),
        .D(p_13_out[3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[3] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(CLK),
        .CE(E),
        .CLR(out),
        .D(plusOp__2[0]),
        .Q(wr_pntr_plus2[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(CLK),
        .CE(E),
        .D(plusOp__2[1]),
        .PRE(out),
        .Q(wr_pntr_plus2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(CLK),
        .CE(E),
        .CLR(out),
        .D(plusOp__2[2]),
        .Q(wr_pntr_plus2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(CLK),
        .CE(E),
        .CLR(out),
        .D(plusOp__2[3]),
        .Q(wr_pntr_plus2[3]));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    ram_full_i_i_1__0
       (.I0(ram_full_fb_i_reg),
        .I1(\shift_reg_in_reg[17] ),
        .I2(\iTARGET_reg[8] ),
        .I3(ram_full_i_i_3_n_0),
        .I4(ram_full_i_i_4_n_0),
        .O(ram_full_i_reg));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_i_i_3
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[3] [2]),
        .I1(wr_pntr_plus2[2]),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[3] [3]),
        .I3(wr_pntr_plus2[3]),
        .I4(ram_full_i_i_5_n_0),
        .O(ram_full_i_i_3_n_0));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_i_i_4
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[3] [2]),
        .I1(p_13_out[2]),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[3] [3]),
        .I3(p_13_out[3]),
        .I4(ram_full_i_i_6_n_0),
        .O(ram_full_i_i_4_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_5
       (.I0(wr_pntr_plus2[0]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[3] [0]),
        .I2(wr_pntr_plus2[1]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[3] [1]),
        .O(ram_full_i_i_5_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_6
       (.I0(p_13_out[0]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[3] [0]),
        .I2(p_13_out[1]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[3] [1]),
        .O(ram_full_i_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module dbg_hub_CVwr_bin_cntr_11
   (ram_full_i_reg,
    \gnxpm_cdc.rd_pntr_bin_reg[1] ,
    clk,
    Q,
    \gnxpm_cdc.wr_pntr_gc_reg[3] ,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    E,
    out);
  output ram_full_i_reg;
  input \gnxpm_cdc.rd_pntr_bin_reg[1] ;
  input clk;
  output [1:0]Q;
  output [3:0]\gnxpm_cdc.wr_pntr_gc_reg[3] ;
  input [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input [0:0]E;
  input [0:0]out;

  wire [0:0]E;
  wire [1:0]Q;
  wire clk;
  wire \gnxpm_cdc.rd_pntr_bin_reg[1] ;
  wire [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire [3:0]\gnxpm_cdc.wr_pntr_gc_reg[3] ;
  wire [0:0]out;
  wire [3:0]p_13_out;
  wire [3:0]plusOp__0;
  wire ram_full_i_i_3__0_n_0;
  wire ram_full_i_i_4__0_n_0;
  wire ram_full_i_reg;
  wire [3:2]wr_pntr_plus2;

  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(wr_pntr_plus2[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(wr_pntr_plus2[2]),
        .I3(wr_pntr_plus2[3]),
        .O(plusOp__0[3]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(Q[0]),
        .PRE(out),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(out),
        .D(Q[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(out),
        .D(wr_pntr_plus2[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(out),
        .D(wr_pntr_plus2[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(out),
        .D(p_13_out[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[3] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(clk),
        .CE(E),
        .CLR(out),
        .D(p_13_out[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[3] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(out),
        .D(p_13_out[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[3] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(out),
        .D(p_13_out[3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[3] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .CLR(out),
        .D(plusOp__0[0]),
        .Q(Q[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .D(plusOp__0[1]),
        .PRE(out),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .CLR(out),
        .D(plusOp__0[2]),
        .Q(wr_pntr_plus2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .CLR(out),
        .D(plusOp__0[3]),
        .Q(wr_pntr_plus2[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF90090000)) 
    ram_full_i_i_1
       (.I0(wr_pntr_plus2[3]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[3] [3]),
        .I2(wr_pntr_plus2[2]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[3] [2]),
        .I4(\gnxpm_cdc.rd_pntr_bin_reg[1] ),
        .I5(ram_full_i_i_3__0_n_0),
        .O(ram_full_i_reg));
  LUT5 #(
    .INIT(32'h00009009)) 
    ram_full_i_i_3__0
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[3] [2]),
        .I1(p_13_out[2]),
        .I2(\gnxpm_cdc.rd_pntr_bin_reg[3] [3]),
        .I3(p_13_out[3]),
        .I4(ram_full_i_i_4__0_n_0),
        .O(ram_full_i_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    ram_full_i_i_4__0
       (.I0(p_13_out[0]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[3] [0]),
        .I2(p_13_out[1]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[3] [1]),
        .O(ram_full_i_i_4__0_n_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module dbg_hub_CVwr_logic
   (CLK,
    E,
    \gnxpm_cdc.wr_pntr_gc_reg[3] ,
    out,
    \shift_reg_in_reg[17] ,
    \iTARGET_reg[8] ,
    Q,
    \gnxpm_cdc.rd_pntr_bin_reg[3] );
  input CLK;
  output [0:0]E;
  output [3:0]\gnxpm_cdc.wr_pntr_gc_reg[3] ;
  input [1:0]out;
  input [0:0]\shift_reg_in_reg[17] ;
  input [0:0]\iTARGET_reg[8] ;
  input [3:0]Q;
  input [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;

  wire CLK;
  wire [0:0]E;
  wire [3:0]Q;
  wire [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire [3:0]\gnxpm_cdc.wr_pntr_gc_reg[3] ;
  wire \gwas.wsts_n_1 ;
  wire [0:0]\iTARGET_reg[8] ;
  wire [1:0]out;
  wire [0:0]\shift_reg_in_reg[17] ;
  wire wpntr_n_0;

  dbg_hub_CVwr_status_flags_as \gwas.wsts 
       (.CLK(CLK),
        .E(E),
        .Q(Q),
        .\gic0.gc0.count_reg[0] (\gwas.wsts_n_1 ),
        .\iTARGET_reg[8] (\iTARGET_reg[8] ),
        .out(out[0]),
        .\shift_reg_in_reg[17] (wpntr_n_0),
        .\shift_reg_in_reg[17]_0 (\shift_reg_in_reg[17] ));
  dbg_hub_CVwr_bin_cntr wpntr
       (.CLK(CLK),
        .E(E),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (\gnxpm_cdc.rd_pntr_bin_reg[3] ),
        .\gnxpm_cdc.wr_pntr_gc_reg[3] (\gnxpm_cdc.wr_pntr_gc_reg[3] ),
        .\iTARGET_reg[8] (\iTARGET_reg[8] ),
        .out(out[1]),
        .ram_full_fb_i_reg(\gwas.wsts_n_1 ),
        .ram_full_i_reg(wpntr_n_0),
        .\shift_reg_in_reg[17] (\shift_reg_in_reg[17] ));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module dbg_hub_CVwr_logic__parameterized0
   (\current_state_reg[2] ,
    \gic0.gc0.count_d1_reg[3] ,
    \current_state_reg[2]_0 ,
    clk,
    \gnxpm_cdc.rd_pntr_bin_reg[1] ,
    abort_rd_edge,
    Q,
    \gnxpm_cdc.wr_pntr_gc_reg[3] ,
    out,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    E);
  output \current_state_reg[2] ;
  output \gic0.gc0.count_d1_reg[3] ;
  output \current_state_reg[2]_0 ;
  input clk;
  input \gnxpm_cdc.rd_pntr_bin_reg[1] ;
  input abort_rd_edge;
  output [1:0]Q;
  output [3:0]\gnxpm_cdc.wr_pntr_gc_reg[3] ;
  input [1:0]out;
  input [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input [0:0]E;

  wire [0:0]E;
  wire [1:0]Q;
  wire abort_rd_edge;
  wire clk;
  wire \current_state_reg[2] ;
  wire \current_state_reg[2]_0 ;
  wire \gic0.gc0.count_d1_reg[3] ;
  wire \gnxpm_cdc.rd_pntr_bin_reg[1] ;
  wire [3:0]\gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire [3:0]\gnxpm_cdc.wr_pntr_gc_reg[3] ;
  wire [1:0]out;
  wire wpntr_n_2;

  dbg_hub_CVwr_status_flags_as_10 \gwas.wsts 
       (.abort_rd_edge(abort_rd_edge),
        .clk(clk),
        .\current_state_reg[2] (\current_state_reg[2] ),
        .\current_state_reg[2]_0 (\current_state_reg[2]_0 ),
        .\gic0.gc0.count_d1_reg[3] (\gic0.gc0.count_d1_reg[3] ),
        .\gic0.gc0.count_reg[3] (wpntr_n_2),
        .out(out[0]));
  dbg_hub_CVwr_bin_cntr_11 wpntr
       (.E(E),
        .Q(Q),
        .clk(clk),
        .\gnxpm_cdc.rd_pntr_bin_reg[1] (\gnxpm_cdc.rd_pntr_bin_reg[1] ),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (\gnxpm_cdc.rd_pntr_bin_reg[3] ),
        .\gnxpm_cdc.wr_pntr_gc_reg[3] (\gnxpm_cdc.wr_pntr_gc_reg[3] ),
        .out(out[1]),
        .ram_full_i_reg(wpntr_n_2));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module dbg_hub_CVwr_status_flags_as
   (\gic0.gc0.count_reg[0] ,
    \shift_reg_in_reg[17] ,
    CLK,
    E,
    out,
    \shift_reg_in_reg[17]_0 ,
    \iTARGET_reg[8] ,
    Q);
  output \gic0.gc0.count_reg[0] ;
  input \shift_reg_in_reg[17] ;
  input CLK;
  output [0:0]E;
  input [0:0]out;
  input [0:0]\shift_reg_in_reg[17]_0 ;
  input [0:0]\iTARGET_reg[8] ;
  input [3:0]Q;

  wire CLK;
  wire [0:0]E;
  wire [3:0]Q;
  wire \gic0.gc0.count_reg[0] ;
  wire [0:0]\iTARGET_reg[8] ;
  wire [0:0]out;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire \shift_reg_in_reg[17] ;
  wire [0:0]\shift_reg_in_reg[17]_0 ;

  LUT3 #(
    .INIT(8'h80)) 
    \gic0.gc0.count_d1[3]_i_1 
       (.I0(\gic0.gc0.count_reg[0] ),
        .I1(\shift_reg_in_reg[17]_0 ),
        .I2(\iTARGET_reg[8] ),
        .O(E));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(out),
        .D(\shift_reg_in_reg[17] ),
        .Q(ram_full_fb_i));
  LUT5 #(
    .INIT(32'h40000000)) 
    ram_full_i_i_2__0
       (.I0(ram_full_fb_i),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(\gic0.gc0.count_reg[0] ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(out),
        .D(\shift_reg_in_reg[17] ),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module dbg_hub_CVwr_status_flags_as_10
   (\current_state_reg[2] ,
    \gic0.gc0.count_d1_reg[3] ,
    \current_state_reg[2]_0 ,
    \gic0.gc0.count_reg[3] ,
    clk,
    abort_rd_edge,
    out);
  output \current_state_reg[2] ;
  output \gic0.gc0.count_d1_reg[3] ;
  output \current_state_reg[2]_0 ;
  input \gic0.gc0.count_reg[3] ;
  input clk;
  input abort_rd_edge;
  input [0:0]out;

  wire abort_rd_edge;
  wire clk;
  wire \current_state_reg[2]_0 ;
  wire \gic0.gc0.count_reg[3] ;
  wire [0:0]out;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;

  assign \current_state_reg[2]  = ram_full_i;
  assign \gic0.gc0.count_d1_reg[3]  = ram_full_fb_i;
  LUT2 #(
    .INIT(4'h1)) 
    \current_state[2]_i_6 
       (.I0(ram_full_i),
        .I1(abort_rd_edge),
        .O(\current_state_reg[2]_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gic0.gc0.count_reg[3] ),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(out),
        .D(\gic0.gc0.count_reg[3] ),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "xsdbm_v2_0_1_addr_ctl" *) 
module dbg_hub_CVxsdbm_v2_0_1_addr_ctl
   (addr_in_rdy_rise_edge,
    addr_in_rdy_last,
    \ctl_reg_en_reg[2] ,
    clk,
    inc_addr_r_reg,
    sl_iport0_o,
    AR,
    \ctl_reg_en_reg[2]_0 ,
    \ctl_reg_reg[16] );
  output addr_in_rdy_rise_edge;
  output addr_in_rdy_last;
  input \ctl_reg_en_reg[2] ;
  input clk;
  input inc_addr_r_reg;
  output [16:0]sl_iport0_o;
  input [0:0]AR;
  input [0:0]\ctl_reg_en_reg[2]_0 ;
  input [16:0]\ctl_reg_reg[16] ;

  wire [0:0]AR;
  wire \addr[11]_i_2_n_0 ;
  wire \addr[11]_i_3_n_0 ;
  wire \addr[11]_i_4_n_0 ;
  wire \addr[11]_i_5_n_0 ;
  wire \addr[15]_i_2_n_0 ;
  wire \addr[15]_i_3_n_0 ;
  wire \addr[15]_i_4_n_0 ;
  wire \addr[15]_i_5_n_0 ;
  wire \addr[16]_i_3_n_0 ;
  wire \addr[3]_i_2_n_0 ;
  wire \addr[3]_i_3_n_0 ;
  wire \addr[3]_i_4_n_0 ;
  wire \addr[3]_i_5_n_0 ;
  wire \addr[3]_i_6_n_0 ;
  wire \addr[7]_i_2_n_0 ;
  wire \addr[7]_i_3_n_0 ;
  wire \addr[7]_i_4_n_0 ;
  wire \addr[7]_i_5_n_0 ;
  wire addr_in_rdy_last;
  wire addr_in_rdy_rise_edge;
  wire \addr_reg[11]_i_1_n_0 ;
  wire \addr_reg[11]_i_1_n_4 ;
  wire \addr_reg[11]_i_1_n_5 ;
  wire \addr_reg[11]_i_1_n_6 ;
  wire \addr_reg[11]_i_1_n_7 ;
  wire \addr_reg[15]_i_1_n_0 ;
  wire \addr_reg[15]_i_1_n_4 ;
  wire \addr_reg[15]_i_1_n_5 ;
  wire \addr_reg[15]_i_1_n_6 ;
  wire \addr_reg[15]_i_1_n_7 ;
  wire \addr_reg[16]_i_2_n_7 ;
  wire \addr_reg[3]_i_1_n_0 ;
  wire \addr_reg[3]_i_1_n_4 ;
  wire \addr_reg[3]_i_1_n_5 ;
  wire \addr_reg[3]_i_1_n_6 ;
  wire \addr_reg[3]_i_1_n_7 ;
  wire \addr_reg[7]_i_1_n_0 ;
  wire \addr_reg[7]_i_1_n_4 ;
  wire \addr_reg[7]_i_1_n_5 ;
  wire \addr_reg[7]_i_1_n_6 ;
  wire \addr_reg[7]_i_1_n_7 ;
  wire clk;
  wire \ctl_reg_en_reg[2] ;
  wire [0:0]\ctl_reg_en_reg[2]_0 ;
  wire [16:0]\ctl_reg_reg[16] ;
  wire inc_addr_r_reg;
  wire [16:0]sl_iport0_o;
  wire [2:0]\NLW_addr_reg[11]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_addr_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_addr_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_addr_reg[16]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_addr_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_addr_reg[7]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hB8)) 
    \addr[11]_i_2 
       (.I0(\ctl_reg_reg[16] [11]),
        .I1(addr_in_rdy_rise_edge),
        .I2(sl_iport0_o[11]),
        .O(\addr[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[11]_i_3 
       (.I0(\ctl_reg_reg[16] [10]),
        .I1(addr_in_rdy_rise_edge),
        .I2(sl_iport0_o[10]),
        .O(\addr[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[11]_i_4 
       (.I0(\ctl_reg_reg[16] [9]),
        .I1(addr_in_rdy_rise_edge),
        .I2(sl_iport0_o[9]),
        .O(\addr[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[11]_i_5 
       (.I0(\ctl_reg_reg[16] [8]),
        .I1(addr_in_rdy_rise_edge),
        .I2(sl_iport0_o[8]),
        .O(\addr[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[15]_i_2 
       (.I0(\ctl_reg_reg[16] [15]),
        .I1(addr_in_rdy_rise_edge),
        .I2(sl_iport0_o[15]),
        .O(\addr[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[15]_i_3 
       (.I0(\ctl_reg_reg[16] [14]),
        .I1(addr_in_rdy_rise_edge),
        .I2(sl_iport0_o[14]),
        .O(\addr[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[15]_i_4 
       (.I0(\ctl_reg_reg[16] [13]),
        .I1(addr_in_rdy_rise_edge),
        .I2(sl_iport0_o[13]),
        .O(\addr[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[15]_i_5 
       (.I0(\ctl_reg_reg[16] [12]),
        .I1(addr_in_rdy_rise_edge),
        .I2(sl_iport0_o[12]),
        .O(\addr[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[16]_i_3 
       (.I0(\ctl_reg_reg[16] [16]),
        .I1(addr_in_rdy_rise_edge),
        .I2(sl_iport0_o[16]),
        .O(\addr[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[3]_i_2 
       (.I0(\ctl_reg_reg[16] [0]),
        .I1(addr_in_rdy_rise_edge),
        .I2(sl_iport0_o[0]),
        .O(\addr[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[3]_i_3 
       (.I0(\ctl_reg_reg[16] [3]),
        .I1(addr_in_rdy_rise_edge),
        .I2(sl_iport0_o[3]),
        .O(\addr[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[3]_i_4 
       (.I0(\ctl_reg_reg[16] [2]),
        .I1(addr_in_rdy_rise_edge),
        .I2(sl_iport0_o[2]),
        .O(\addr[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[3]_i_5 
       (.I0(\ctl_reg_reg[16] [1]),
        .I1(addr_in_rdy_rise_edge),
        .I2(sl_iport0_o[1]),
        .O(\addr[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \addr[3]_i_6 
       (.I0(sl_iport0_o[0]),
        .I1(\ctl_reg_reg[16] [0]),
        .I2(addr_in_rdy_rise_edge),
        .O(\addr[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[7]_i_2 
       (.I0(\ctl_reg_reg[16] [7]),
        .I1(addr_in_rdy_rise_edge),
        .I2(sl_iport0_o[7]),
        .O(\addr[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[7]_i_3 
       (.I0(\ctl_reg_reg[16] [6]),
        .I1(addr_in_rdy_rise_edge),
        .I2(sl_iport0_o[6]),
        .O(\addr[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[7]_i_4 
       (.I0(\ctl_reg_reg[16] [5]),
        .I1(addr_in_rdy_rise_edge),
        .I2(sl_iport0_o[5]),
        .O(\addr[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \addr[7]_i_5 
       (.I0(\ctl_reg_reg[16] [4]),
        .I1(addr_in_rdy_rise_edge),
        .I2(sl_iport0_o[4]),
        .O(\addr[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    addr_in_rdy_last_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ctl_reg_en_reg[2]_0 ),
        .Q(addr_in_rdy_last),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    addr_in_rdy_rise_edge_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ctl_reg_en_reg[2] ),
        .Q(addr_in_rdy_rise_edge),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[0] 
       (.C(clk),
        .CE(inc_addr_r_reg),
        .D(\addr_reg[3]_i_1_n_7 ),
        .Q(sl_iport0_o[0]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[10] 
       (.C(clk),
        .CE(inc_addr_r_reg),
        .D(\addr_reg[11]_i_1_n_5 ),
        .Q(sl_iport0_o[10]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[11] 
       (.C(clk),
        .CE(inc_addr_r_reg),
        .D(\addr_reg[11]_i_1_n_4 ),
        .Q(sl_iport0_o[11]),
        .R(AR));
  CARRY4 \addr_reg[11]_i_1 
       (.CI(\addr_reg[7]_i_1_n_0 ),
        .CO({\addr_reg[11]_i_1_n_0 ,\NLW_addr_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addr_reg[11]_i_1_n_4 ,\addr_reg[11]_i_1_n_5 ,\addr_reg[11]_i_1_n_6 ,\addr_reg[11]_i_1_n_7 }),
        .S({\addr[11]_i_2_n_0 ,\addr[11]_i_3_n_0 ,\addr[11]_i_4_n_0 ,\addr[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[12] 
       (.C(clk),
        .CE(inc_addr_r_reg),
        .D(\addr_reg[15]_i_1_n_7 ),
        .Q(sl_iport0_o[12]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[13] 
       (.C(clk),
        .CE(inc_addr_r_reg),
        .D(\addr_reg[15]_i_1_n_6 ),
        .Q(sl_iport0_o[13]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[14] 
       (.C(clk),
        .CE(inc_addr_r_reg),
        .D(\addr_reg[15]_i_1_n_5 ),
        .Q(sl_iport0_o[14]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[15] 
       (.C(clk),
        .CE(inc_addr_r_reg),
        .D(\addr_reg[15]_i_1_n_4 ),
        .Q(sl_iport0_o[15]),
        .R(AR));
  CARRY4 \addr_reg[15]_i_1 
       (.CI(\addr_reg[11]_i_1_n_0 ),
        .CO({\addr_reg[15]_i_1_n_0 ,\NLW_addr_reg[15]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addr_reg[15]_i_1_n_4 ,\addr_reg[15]_i_1_n_5 ,\addr_reg[15]_i_1_n_6 ,\addr_reg[15]_i_1_n_7 }),
        .S({\addr[15]_i_2_n_0 ,\addr[15]_i_3_n_0 ,\addr[15]_i_4_n_0 ,\addr[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[16] 
       (.C(clk),
        .CE(inc_addr_r_reg),
        .D(\addr_reg[16]_i_2_n_7 ),
        .Q(sl_iport0_o[16]),
        .R(AR));
  CARRY4 \addr_reg[16]_i_2 
       (.CI(\addr_reg[15]_i_1_n_0 ),
        .CO(\NLW_addr_reg[16]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_addr_reg[16]_i_2_O_UNCONNECTED [3:1],\addr_reg[16]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b0,\addr[16]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[1] 
       (.C(clk),
        .CE(inc_addr_r_reg),
        .D(\addr_reg[3]_i_1_n_6 ),
        .Q(sl_iport0_o[1]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[2] 
       (.C(clk),
        .CE(inc_addr_r_reg),
        .D(\addr_reg[3]_i_1_n_5 ),
        .Q(sl_iport0_o[2]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[3] 
       (.C(clk),
        .CE(inc_addr_r_reg),
        .D(\addr_reg[3]_i_1_n_4 ),
        .Q(sl_iport0_o[3]),
        .R(AR));
  CARRY4 \addr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\addr_reg[3]_i_1_n_0 ,\NLW_addr_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\addr[3]_i_2_n_0 }),
        .O({\addr_reg[3]_i_1_n_4 ,\addr_reg[3]_i_1_n_5 ,\addr_reg[3]_i_1_n_6 ,\addr_reg[3]_i_1_n_7 }),
        .S({\addr[3]_i_3_n_0 ,\addr[3]_i_4_n_0 ,\addr[3]_i_5_n_0 ,\addr[3]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[4] 
       (.C(clk),
        .CE(inc_addr_r_reg),
        .D(\addr_reg[7]_i_1_n_7 ),
        .Q(sl_iport0_o[4]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[5] 
       (.C(clk),
        .CE(inc_addr_r_reg),
        .D(\addr_reg[7]_i_1_n_6 ),
        .Q(sl_iport0_o[5]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[6] 
       (.C(clk),
        .CE(inc_addr_r_reg),
        .D(\addr_reg[7]_i_1_n_5 ),
        .Q(sl_iport0_o[6]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[7] 
       (.C(clk),
        .CE(inc_addr_r_reg),
        .D(\addr_reg[7]_i_1_n_4 ),
        .Q(sl_iport0_o[7]),
        .R(AR));
  CARRY4 \addr_reg[7]_i_1 
       (.CI(\addr_reg[3]_i_1_n_0 ),
        .CO({\addr_reg[7]_i_1_n_0 ,\NLW_addr_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\addr_reg[7]_i_1_n_4 ,\addr_reg[7]_i_1_n_5 ,\addr_reg[7]_i_1_n_6 ,\addr_reg[7]_i_1_n_7 }),
        .S({\addr[7]_i_2_n_0 ,\addr[7]_i_3_n_0 ,\addr[7]_i_4_n_0 ,\addr[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[8] 
       (.C(clk),
        .CE(inc_addr_r_reg),
        .D(\addr_reg[11]_i_1_n_7 ),
        .Q(sl_iport0_o[8]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \addr_reg[9] 
       (.C(clk),
        .CE(inc_addr_r_reg),
        .D(\addr_reg[11]_i_1_n_6 ),
        .Q(sl_iport0_o[9]),
        .R(AR));
endmodule

(* ERROR = "7" *) (* FORWARD = "4" *) (* IDLE = "0" *) 
(* ORIG_REF_NAME = "xsdbm_v2_0_1_bscan_switch" *) (* PORTS = "1" *) (* PORT_SELECT = "3" *) 
(* SWITCH_SELECT = "2" *) (* XILINX_JEP106_ID = "12'b000001001001" *) (* dont_touch = "true" *) 
module dbg_hub_CVxsdbm_v2_0_1_bscan_switch
   (s_bscan_drck,
    s_bscan_reset,
    s_bscan_sel,
    s_bscan_capture,
    s_bscan_shift,
    s_bscan_update,
    s_bscan_tdi,
    s_bscan_runtest,
    s_bscan_tck,
    s_bscan_tms,
    s_bscan_tdo,
    s_bscan_bscanid,
    m_bscan_drck,
    m_bscan_reset,
    m_bscan_sel,
    m_bscan_capture,
    m_bscan_shift,
    m_bscan_update,
    m_bscan_tdi,
    m_bscan_tdo,
    m_bscan_bscanid,
    m_bscan_flags,
    m_bscan_runtest,
    m_bscan_tck,
    m_bscan_tms);
  input s_bscan_drck;
  input s_bscan_reset;
  input s_bscan_sel;
  input s_bscan_capture;
  input s_bscan_shift;
  input s_bscan_update;
  input s_bscan_tdi;
  input s_bscan_runtest;
  input s_bscan_tck;
  input s_bscan_tms;
  output s_bscan_tdo;
  output [31:0]s_bscan_bscanid;
  output [0:0]m_bscan_drck;
  output [0:0]m_bscan_reset;
  output [0:0]m_bscan_sel;
  output [0:0]m_bscan_capture;
  output [0:0]m_bscan_shift;
  output [0:0]m_bscan_update;
  output [0:0]m_bscan_tdi;
  input [0:0]m_bscan_tdo;
  input [31:0]m_bscan_bscanid;
  output [7:0]m_bscan_flags;
  output [0:0]m_bscan_runtest;
  output [0:0]m_bscan_tck;
  output [0:0]m_bscan_tms;

  wire \<const0> ;
  wire \<const1> ;
  (* DONT_TOUCH *) wire [31:0]curid;
  wire [31:0]m_bscan_bscanid;
  wire [0:0]m_bscan_capture;
  wire [0:0]m_bscan_drck;
  wire \m_bscan_drck[0]_INST_0_i_1_n_0 ;
  wire [7:0]m_bscan_flags;
  (* DONT_TOUCH *) wire [7:0]m_bscan_flags_temp;
  wire [0:0]m_bscan_runtest;
  wire [0:0]m_bscan_sel;
  wire [0:0]m_bscan_shift;
  wire [0:0]m_bscan_tdo;
  wire [7:0]p_0_in__0;
  wire [31:0]p_1_in__0;
  (* DONT_TOUCH *) wire [5:0]portno;
  (* DONT_TOUCH *) wire [5:0]portno_temp;
  wire \portno_temp[0]_i_1_n_0 ;
  wire \portno_temp[1]_i_1_n_0 ;
  wire \portno_temp[2]_i_1_n_0 ;
  wire \portno_temp[3]_i_1_n_0 ;
  wire \portno_temp[4]_i_1_n_0 ;
  wire \portno_temp[5]_i_10_n_0 ;
  wire \portno_temp[5]_i_11_n_0 ;
  wire \portno_temp[5]_i_12_n_0 ;
  wire \portno_temp[5]_i_1_n_0 ;
  wire \portno_temp[5]_i_3_n_0 ;
  wire \portno_temp[5]_i_5_n_0 ;
  wire \portno_temp[5]_i_6_n_0 ;
  wire \portno_temp[5]_i_7_n_0 ;
  wire \portno_temp[5]_i_8_n_0 ;
  wire \portno_temp[5]_i_9_n_0 ;
  wire \portno_temp_reg[5]_i_2_n_0 ;
  wire \portno_temp_reg[5]_i_4_n_0 ;
  wire s_bscan_capture;
  wire s_bscan_drck;
  wire s_bscan_reset;
  wire s_bscan_runtest;
  wire s_bscan_sel;
  wire s_bscan_shift;
  wire s_bscan_tck;
  wire s_bscan_tdi;
  wire s_bscan_tdo;
  wire s_bscan_tms;
  wire s_bscan_update;
  (* DONT_TOUCH *) wire [31:0]shiftreg;
  wire \shiftreg[31]_i_1_n_0 ;
  (* DONT_TOUCH *) wire [2:0]state;
  (* DONT_TOUCH *) wire [2:0]state_temp;
  wire \state_temp[0]_i_1_n_0 ;
  wire \state_temp[0]_i_2_n_0 ;
  wire \state_temp[0]_i_3_n_0 ;
  wire \state_temp[1]_i_1_n_0 ;
  wire \state_temp[1]_i_2_n_0 ;
  wire \state_temp[1]_i_3_n_0 ;
  wire \state_temp[2]_i_1_n_0 ;
  wire \state_temp[2]_i_2_n_0 ;
  wire \state_temp[2]_i_3_n_0 ;
  wire \state_temp[2]_i_4_n_0 ;
  wire \state_temp[2]_i_5_n_0 ;
  wire [2:0]\NLW_portno_temp_reg[5]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_portno_temp_reg[5]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_portno_temp_reg[5]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_portno_temp_reg[5]_i_4_O_UNCONNECTED ;

  assign m_bscan_reset[0] = s_bscan_reset;
  assign m_bscan_tck[0] = s_bscan_tck;
  assign m_bscan_tdi[0] = s_bscan_tdi;
  assign m_bscan_tms[0] = s_bscan_tms;
  assign m_bscan_update[0] = s_bscan_update;
  assign s_bscan_bscanid[31] = \<const0> ;
  assign s_bscan_bscanid[30] = \<const0> ;
  assign s_bscan_bscanid[29] = \<const0> ;
  assign s_bscan_bscanid[28] = \<const0> ;
  assign s_bscan_bscanid[27] = \<const0> ;
  assign s_bscan_bscanid[26] = \<const1> ;
  assign s_bscan_bscanid[25] = \<const0> ;
  assign s_bscan_bscanid[24] = \<const0> ;
  assign s_bscan_bscanid[23] = \<const1> ;
  assign s_bscan_bscanid[22] = \<const0> ;
  assign s_bscan_bscanid[21] = \<const0> ;
  assign s_bscan_bscanid[20] = \<const1> ;
  assign s_bscan_bscanid[19] = \<const0> ;
  assign s_bscan_bscanid[18] = \<const0> ;
  assign s_bscan_bscanid[17] = \<const0> ;
  assign s_bscan_bscanid[16] = \<const0> ;
  assign s_bscan_bscanid[15] = \<const0> ;
  assign s_bscan_bscanid[14] = \<const0> ;
  assign s_bscan_bscanid[13] = \<const0> ;
  assign s_bscan_bscanid[12] = \<const0> ;
  assign s_bscan_bscanid[11] = \<const0> ;
  assign s_bscan_bscanid[10] = \<const0> ;
  assign s_bscan_bscanid[9] = \<const0> ;
  assign s_bscan_bscanid[8] = \<const1> ;
  assign s_bscan_bscanid[7] = \<const0> ;
  assign s_bscan_bscanid[6] = \<const0> ;
  assign s_bscan_bscanid[5] = \<const0> ;
  assign s_bscan_bscanid[4] = \<const0> ;
  assign s_bscan_bscanid[3] = \<const0> ;
  assign s_bscan_bscanid[2] = \<const0> ;
  assign s_bscan_bscanid[1] = \<const0> ;
  assign s_bscan_bscanid[0] = \<const1> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_1
       (.I0(m_bscan_bscanid[31]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[31]));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_10
       (.I0(m_bscan_bscanid[22]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[22]));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_11
       (.I0(m_bscan_bscanid[21]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[21]));
  LUT5 #(
    .INIT(32'hFF4FFFFF)) 
    curid_inferred_i_12
       (.I0(portno[0]),
        .I1(m_bscan_bscanid[20]),
        .I2(state[0]),
        .I3(state[2]),
        .I4(state[1]),
        .O(curid[20]));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_13
       (.I0(m_bscan_bscanid[19]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[19]));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_14
       (.I0(m_bscan_bscanid[18]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[18]));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_15
       (.I0(m_bscan_bscanid[17]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[17]));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_16
       (.I0(m_bscan_bscanid[16]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[16]));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_17
       (.I0(m_bscan_bscanid[15]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[15]));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_18
       (.I0(m_bscan_bscanid[14]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[14]));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_19
       (.I0(m_bscan_bscanid[13]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[13]));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_2
       (.I0(m_bscan_bscanid[30]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[30]));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_20
       (.I0(m_bscan_bscanid[12]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[12]));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_21
       (.I0(m_bscan_bscanid[11]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[11]));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_22
       (.I0(m_bscan_bscanid[10]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[10]));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_23
       (.I0(m_bscan_bscanid[9]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[9]));
  LUT5 #(
    .INIT(32'hFF4FFFFF)) 
    curid_inferred_i_24
       (.I0(portno[0]),
        .I1(m_bscan_bscanid[8]),
        .I2(state[0]),
        .I3(state[2]),
        .I4(state[1]),
        .O(curid[8]));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_25
       (.I0(m_bscan_bscanid[7]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[7]));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_26
       (.I0(m_bscan_bscanid[6]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[6]));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_27
       (.I0(m_bscan_bscanid[5]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[5]));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_28
       (.I0(m_bscan_bscanid[4]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[4]));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_29
       (.I0(m_bscan_bscanid[3]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[3]));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_3
       (.I0(m_bscan_bscanid[29]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[29]));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_30
       (.I0(m_bscan_bscanid[2]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[2]));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_31
       (.I0(m_bscan_bscanid[1]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[1]));
  LUT5 #(
    .INIT(32'hFF4FFFFF)) 
    curid_inferred_i_32
       (.I0(portno[0]),
        .I1(m_bscan_bscanid[0]),
        .I2(state[0]),
        .I3(state[2]),
        .I4(state[1]),
        .O(curid[0]));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_4
       (.I0(m_bscan_bscanid[28]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[28]));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_5
       (.I0(m_bscan_bscanid[27]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[27]));
  LUT5 #(
    .INIT(32'hFF4FFFFF)) 
    curid_inferred_i_6
       (.I0(portno[0]),
        .I1(m_bscan_bscanid[26]),
        .I2(state[0]),
        .I3(state[2]),
        .I4(state[1]),
        .O(curid[26]));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_7
       (.I0(m_bscan_bscanid[25]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[25]));
  LUT5 #(
    .INIT(32'h00200000)) 
    curid_inferred_i_8
       (.I0(m_bscan_bscanid[24]),
        .I1(portno[0]),
        .I2(state[1]),
        .I3(state[2]),
        .I4(state[0]),
        .O(curid[24]));
  LUT5 #(
    .INIT(32'hFF4FFFFF)) 
    curid_inferred_i_9
       (.I0(portno[0]),
        .I1(m_bscan_bscanid[23]),
        .I2(state[0]),
        .I3(state[2]),
        .I4(state[1]),
        .O(curid[23]));
  LUT5 #(
    .INIT(32'h00080000)) 
    \m_bscan_capture[0]_INST_0 
       (.I0(\m_bscan_drck[0]_INST_0_i_1_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s_bscan_capture),
        .O(m_bscan_capture));
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    \m_bscan_drck[0]_INST_0 
       (.I0(\m_bscan_drck[0]_INST_0_i_1_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s_bscan_drck),
        .O(m_bscan_drck));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \m_bscan_drck[0]_INST_0_i_1 
       (.I0(portno[2]),
        .I1(portno[3]),
        .I2(portno[0]),
        .I3(portno[1]),
        .I4(portno[5]),
        .I5(portno[4]),
        .O(\m_bscan_drck[0]_INST_0_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \m_bscan_flags_reg[0] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(m_bscan_flags_temp[0]),
        .Q(m_bscan_flags[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_bscan_flags_reg[1] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(m_bscan_flags_temp[1]),
        .Q(m_bscan_flags[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_bscan_flags_reg[2] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(m_bscan_flags_temp[2]),
        .Q(m_bscan_flags[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_bscan_flags_reg[3] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(m_bscan_flags_temp[3]),
        .Q(m_bscan_flags[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_bscan_flags_reg[4] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(m_bscan_flags_temp[4]),
        .Q(m_bscan_flags[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_bscan_flags_reg[5] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(m_bscan_flags_temp[5]),
        .Q(m_bscan_flags[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_bscan_flags_reg[6] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(m_bscan_flags_temp[6]),
        .Q(m_bscan_flags[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \m_bscan_flags_reg[7] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(m_bscan_flags_temp[7]),
        .Q(m_bscan_flags[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \m_bscan_flags_temp[0]_i_1 
       (.I0(shiftreg[0]),
        .I1(state[0]),
        .I2(\portno_temp_reg[5]_i_2_n_0 ),
        .I3(\portno_temp[5]_i_3_n_0 ),
        .I4(m_bscan_flags_temp[0]),
        .O(p_0_in__0[0]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \m_bscan_flags_temp[1]_i_1 
       (.I0(shiftreg[1]),
        .I1(state[0]),
        .I2(\portno_temp_reg[5]_i_2_n_0 ),
        .I3(\portno_temp[5]_i_3_n_0 ),
        .I4(m_bscan_flags_temp[1]),
        .O(p_0_in__0[1]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \m_bscan_flags_temp[2]_i_1 
       (.I0(shiftreg[2]),
        .I1(state[0]),
        .I2(\portno_temp_reg[5]_i_2_n_0 ),
        .I3(\portno_temp[5]_i_3_n_0 ),
        .I4(m_bscan_flags_temp[2]),
        .O(p_0_in__0[2]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \m_bscan_flags_temp[3]_i_1 
       (.I0(shiftreg[3]),
        .I1(state[0]),
        .I2(\portno_temp_reg[5]_i_2_n_0 ),
        .I3(\portno_temp[5]_i_3_n_0 ),
        .I4(m_bscan_flags_temp[3]),
        .O(p_0_in__0[3]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \m_bscan_flags_temp[4]_i_1 
       (.I0(shiftreg[4]),
        .I1(state[0]),
        .I2(\portno_temp_reg[5]_i_2_n_0 ),
        .I3(\portno_temp[5]_i_3_n_0 ),
        .I4(m_bscan_flags_temp[4]),
        .O(p_0_in__0[4]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \m_bscan_flags_temp[5]_i_1 
       (.I0(shiftreg[5]),
        .I1(state[0]),
        .I2(\portno_temp_reg[5]_i_2_n_0 ),
        .I3(\portno_temp[5]_i_3_n_0 ),
        .I4(m_bscan_flags_temp[5]),
        .O(p_0_in__0[5]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \m_bscan_flags_temp[6]_i_1 
       (.I0(shiftreg[6]),
        .I1(state[0]),
        .I2(\portno_temp_reg[5]_i_2_n_0 ),
        .I3(\portno_temp[5]_i_3_n_0 ),
        .I4(m_bscan_flags_temp[6]),
        .O(p_0_in__0[6]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \m_bscan_flags_temp[7]_i_1 
       (.I0(shiftreg[7]),
        .I1(state[0]),
        .I2(\portno_temp_reg[5]_i_2_n_0 ),
        .I3(\portno_temp[5]_i_3_n_0 ),
        .I4(m_bscan_flags_temp[7]),
        .O(p_0_in__0[7]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \m_bscan_flags_temp_reg[0] 
       (.C(s_bscan_tck),
        .CE(s_bscan_sel),
        .D(p_0_in__0[0]),
        .Q(m_bscan_flags_temp[0]),
        .R(s_bscan_reset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \m_bscan_flags_temp_reg[1] 
       (.C(s_bscan_tck),
        .CE(s_bscan_sel),
        .D(p_0_in__0[1]),
        .Q(m_bscan_flags_temp[1]),
        .R(s_bscan_reset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \m_bscan_flags_temp_reg[2] 
       (.C(s_bscan_tck),
        .CE(s_bscan_sel),
        .D(p_0_in__0[2]),
        .Q(m_bscan_flags_temp[2]),
        .R(s_bscan_reset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \m_bscan_flags_temp_reg[3] 
       (.C(s_bscan_tck),
        .CE(s_bscan_sel),
        .D(p_0_in__0[3]),
        .Q(m_bscan_flags_temp[3]),
        .R(s_bscan_reset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \m_bscan_flags_temp_reg[4] 
       (.C(s_bscan_tck),
        .CE(s_bscan_sel),
        .D(p_0_in__0[4]),
        .Q(m_bscan_flags_temp[4]),
        .R(s_bscan_reset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \m_bscan_flags_temp_reg[5] 
       (.C(s_bscan_tck),
        .CE(s_bscan_sel),
        .D(p_0_in__0[5]),
        .Q(m_bscan_flags_temp[5]),
        .R(s_bscan_reset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \m_bscan_flags_temp_reg[6] 
       (.C(s_bscan_tck),
        .CE(s_bscan_sel),
        .D(p_0_in__0[6]),
        .Q(m_bscan_flags_temp[6]),
        .R(s_bscan_reset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \m_bscan_flags_temp_reg[7] 
       (.C(s_bscan_tck),
        .CE(s_bscan_sel),
        .D(p_0_in__0[7]),
        .Q(m_bscan_flags_temp[7]),
        .R(s_bscan_reset));
  LUT5 #(
    .INIT(32'h00080000)) 
    \m_bscan_runtest[0]_INST_0 
       (.I0(\m_bscan_drck[0]_INST_0_i_1_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s_bscan_runtest),
        .O(m_bscan_runtest));
  LUT4 #(
    .INIT(16'h0008)) 
    \m_bscan_sel[0]_INST_0 
       (.I0(\m_bscan_drck[0]_INST_0_i_1_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(m_bscan_sel));
  LUT5 #(
    .INIT(32'h00080000)) 
    \m_bscan_shift[0]_INST_0 
       (.I0(\m_bscan_drck[0]_INST_0_i_1_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(s_bscan_shift),
        .O(m_bscan_shift));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \portno_reg[0] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(portno_temp[0]),
        .Q(portno[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \portno_reg[1] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(portno_temp[1]),
        .Q(portno[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \portno_reg[2] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(portno_temp[2]),
        .Q(portno[2]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \portno_reg[3] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(portno_temp[3]),
        .Q(portno[3]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \portno_reg[4] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(portno_temp[4]),
        .Q(portno[4]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \portno_reg[5] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(portno_temp[5]),
        .Q(portno[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \portno_temp[0]_i_1 
       (.I0(shiftreg[0]),
        .I1(\portno_temp_reg[5]_i_2_n_0 ),
        .I2(\portno_temp[5]_i_3_n_0 ),
        .I3(state[0]),
        .I4(portno_temp[0]),
        .O(\portno_temp[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \portno_temp[1]_i_1 
       (.I0(shiftreg[1]),
        .I1(\portno_temp_reg[5]_i_2_n_0 ),
        .I2(\portno_temp[5]_i_3_n_0 ),
        .I3(state[0]),
        .I4(portno_temp[1]),
        .O(\portno_temp[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \portno_temp[2]_i_1 
       (.I0(shiftreg[2]),
        .I1(\portno_temp_reg[5]_i_2_n_0 ),
        .I2(\portno_temp[5]_i_3_n_0 ),
        .I3(state[0]),
        .I4(portno_temp[2]),
        .O(\portno_temp[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \portno_temp[3]_i_1 
       (.I0(shiftreg[3]),
        .I1(\portno_temp_reg[5]_i_2_n_0 ),
        .I2(\portno_temp[5]_i_3_n_0 ),
        .I3(state[0]),
        .I4(portno_temp[3]),
        .O(\portno_temp[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \portno_temp[4]_i_1 
       (.I0(shiftreg[4]),
        .I1(\portno_temp_reg[5]_i_2_n_0 ),
        .I2(\portno_temp[5]_i_3_n_0 ),
        .I3(state[0]),
        .I4(portno_temp[4]),
        .O(\portno_temp[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \portno_temp[5]_i_1 
       (.I0(shiftreg[5]),
        .I1(\portno_temp_reg[5]_i_2_n_0 ),
        .I2(\portno_temp[5]_i_3_n_0 ),
        .I3(state[0]),
        .I4(portno_temp[5]),
        .O(\portno_temp[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \portno_temp[5]_i_10 
       (.I0(shiftreg[15]),
        .I1(curid[15]),
        .I2(shiftreg[14]),
        .I3(curid[14]),
        .I4(shiftreg[16]),
        .I5(curid[16]),
        .O(\portno_temp[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \portno_temp[5]_i_11 
       (.I0(shiftreg[11]),
        .I1(curid[11]),
        .I2(shiftreg[12]),
        .I3(curid[12]),
        .I4(shiftreg[13]),
        .I5(curid[13]),
        .O(\portno_temp[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \portno_temp[5]_i_12 
       (.I0(shiftreg[8]),
        .I1(curid[8]),
        .I2(shiftreg[9]),
        .I3(curid[9]),
        .I4(shiftreg[10]),
        .I5(curid[10]),
        .O(\portno_temp[5]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \portno_temp[5]_i_3 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(s_bscan_update),
        .O(\portno_temp[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \portno_temp[5]_i_5 
       (.I0(shiftreg[30]),
        .I1(curid[30]),
        .I2(shiftreg[29]),
        .I3(curid[29]),
        .I4(shiftreg[31]),
        .I5(curid[31]),
        .O(\portno_temp[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \portno_temp[5]_i_6 
       (.I0(shiftreg[27]),
        .I1(curid[27]),
        .I2(shiftreg[26]),
        .I3(curid[26]),
        .I4(shiftreg[28]),
        .I5(curid[28]),
        .O(\portno_temp[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \portno_temp[5]_i_7 
       (.I0(shiftreg[24]),
        .I1(curid[24]),
        .I2(shiftreg[23]),
        .I3(curid[23]),
        .I4(shiftreg[25]),
        .I5(curid[25]),
        .O(\portno_temp[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \portno_temp[5]_i_8 
       (.I0(shiftreg[20]),
        .I1(curid[20]),
        .I2(shiftreg[22]),
        .I3(curid[22]),
        .I4(shiftreg[21]),
        .I5(curid[21]),
        .O(\portno_temp[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \portno_temp[5]_i_9 
       (.I0(shiftreg[18]),
        .I1(curid[18]),
        .I2(shiftreg[17]),
        .I3(curid[17]),
        .I4(shiftreg[19]),
        .I5(curid[19]),
        .O(\portno_temp[5]_i_9_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \portno_temp_reg[0] 
       (.C(s_bscan_tck),
        .CE(s_bscan_sel),
        .D(\portno_temp[0]_i_1_n_0 ),
        .Q(portno_temp[0]),
        .R(s_bscan_reset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \portno_temp_reg[1] 
       (.C(s_bscan_tck),
        .CE(s_bscan_sel),
        .D(\portno_temp[1]_i_1_n_0 ),
        .Q(portno_temp[1]),
        .R(s_bscan_reset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \portno_temp_reg[2] 
       (.C(s_bscan_tck),
        .CE(s_bscan_sel),
        .D(\portno_temp[2]_i_1_n_0 ),
        .Q(portno_temp[2]),
        .R(s_bscan_reset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \portno_temp_reg[3] 
       (.C(s_bscan_tck),
        .CE(s_bscan_sel),
        .D(\portno_temp[3]_i_1_n_0 ),
        .Q(portno_temp[3]),
        .R(s_bscan_reset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \portno_temp_reg[4] 
       (.C(s_bscan_tck),
        .CE(s_bscan_sel),
        .D(\portno_temp[4]_i_1_n_0 ),
        .Q(portno_temp[4]),
        .R(s_bscan_reset));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \portno_temp_reg[5] 
       (.C(s_bscan_tck),
        .CE(s_bscan_sel),
        .D(\portno_temp[5]_i_1_n_0 ),
        .Q(portno_temp[5]),
        .R(s_bscan_reset));
  CARRY4 \portno_temp_reg[5]_i_2 
       (.CI(\portno_temp_reg[5]_i_4_n_0 ),
        .CO({\portno_temp_reg[5]_i_2_n_0 ,\NLW_portno_temp_reg[5]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_portno_temp_reg[5]_i_2_O_UNCONNECTED [3:0]),
        .S({\portno_temp[5]_i_5_n_0 ,\portno_temp[5]_i_6_n_0 ,\portno_temp[5]_i_7_n_0 ,\portno_temp[5]_i_8_n_0 }));
  CARRY4 \portno_temp_reg[5]_i_4 
       (.CI(1'b0),
        .CO({\portno_temp_reg[5]_i_4_n_0 ,\NLW_portno_temp_reg[5]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_portno_temp_reg[5]_i_4_O_UNCONNECTED [3:0]),
        .S({\portno_temp[5]_i_9_n_0 ,\portno_temp[5]_i_10_n_0 ,\portno_temp[5]_i_11_n_0 ,\portno_temp[5]_i_12_n_0 }));
  LUT6 #(
    .INIT(64'hF0F0F022F0F0F0F0)) 
    s_bscan_tdo_INST_0
       (.I0(m_bscan_tdo),
        .I1(portno[0]),
        .I2(shiftreg[0]),
        .I3(state[1]),
        .I4(state[0]),
        .I5(state[2]),
        .O(s_bscan_tdo));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[0]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[0]),
        .I2(shiftreg[1]),
        .I3(s_bscan_capture),
        .I4(curid[0]),
        .O(p_1_in__0[0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[10]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[10]),
        .I2(shiftreg[11]),
        .I3(s_bscan_capture),
        .I4(curid[10]),
        .O(p_1_in__0[10]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[11]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[11]),
        .I2(shiftreg[12]),
        .I3(s_bscan_capture),
        .I4(curid[11]),
        .O(p_1_in__0[11]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[12]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[12]),
        .I2(shiftreg[13]),
        .I3(s_bscan_capture),
        .I4(curid[12]),
        .O(p_1_in__0[12]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[13]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[13]),
        .I2(shiftreg[14]),
        .I3(s_bscan_capture),
        .I4(curid[13]),
        .O(p_1_in__0[13]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[14]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[14]),
        .I2(shiftreg[15]),
        .I3(s_bscan_capture),
        .I4(curid[14]),
        .O(p_1_in__0[14]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[15]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[15]),
        .I2(shiftreg[16]),
        .I3(s_bscan_capture),
        .I4(curid[15]),
        .O(p_1_in__0[15]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[16]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[16]),
        .I2(shiftreg[17]),
        .I3(s_bscan_capture),
        .I4(curid[16]),
        .O(p_1_in__0[16]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[17]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[17]),
        .I2(shiftreg[18]),
        .I3(s_bscan_capture),
        .I4(curid[17]),
        .O(p_1_in__0[17]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[18]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[18]),
        .I2(shiftreg[19]),
        .I3(s_bscan_capture),
        .I4(curid[18]),
        .O(p_1_in__0[18]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[19]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[19]),
        .I2(shiftreg[20]),
        .I3(s_bscan_capture),
        .I4(curid[19]),
        .O(p_1_in__0[19]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[1]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[1]),
        .I2(shiftreg[2]),
        .I3(s_bscan_capture),
        .I4(curid[1]),
        .O(p_1_in__0[1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[20]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[20]),
        .I2(shiftreg[21]),
        .I3(s_bscan_capture),
        .I4(curid[20]),
        .O(p_1_in__0[20]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[21]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[21]),
        .I2(shiftreg[22]),
        .I3(s_bscan_capture),
        .I4(curid[21]),
        .O(p_1_in__0[21]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[22]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[22]),
        .I2(shiftreg[23]),
        .I3(s_bscan_capture),
        .I4(curid[22]),
        .O(p_1_in__0[22]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[23]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[23]),
        .I2(shiftreg[24]),
        .I3(s_bscan_capture),
        .I4(curid[23]),
        .O(p_1_in__0[23]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[24]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[24]),
        .I2(shiftreg[25]),
        .I3(s_bscan_capture),
        .I4(curid[24]),
        .O(p_1_in__0[24]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[25]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[25]),
        .I2(shiftreg[26]),
        .I3(s_bscan_capture),
        .I4(curid[25]),
        .O(p_1_in__0[25]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[26]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[26]),
        .I2(shiftreg[27]),
        .I3(s_bscan_capture),
        .I4(curid[26]),
        .O(p_1_in__0[26]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[27]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[27]),
        .I2(shiftreg[28]),
        .I3(s_bscan_capture),
        .I4(curid[27]),
        .O(p_1_in__0[27]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[28]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[28]),
        .I2(shiftreg[29]),
        .I3(s_bscan_capture),
        .I4(curid[28]),
        .O(p_1_in__0[28]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[29]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[29]),
        .I2(shiftreg[30]),
        .I3(s_bscan_capture),
        .I4(curid[29]),
        .O(p_1_in__0[29]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[2]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[2]),
        .I2(shiftreg[3]),
        .I3(s_bscan_capture),
        .I4(curid[2]),
        .O(p_1_in__0[2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[30]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[30]),
        .I2(shiftreg[31]),
        .I3(s_bscan_capture),
        .I4(curid[30]),
        .O(p_1_in__0[30]));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \shiftreg[31]_i_1 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(s_bscan_capture),
        .I3(state[0]),
        .I4(s_bscan_reset),
        .O(\shiftreg[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[31]_i_2 
       (.I0(s_bscan_shift),
        .I1(shiftreg[31]),
        .I2(s_bscan_tdi),
        .I3(s_bscan_capture),
        .I4(curid[31]),
        .O(p_1_in__0[31]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[3]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[3]),
        .I2(shiftreg[4]),
        .I3(s_bscan_capture),
        .I4(curid[3]),
        .O(p_1_in__0[3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[4]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[4]),
        .I2(shiftreg[5]),
        .I3(s_bscan_capture),
        .I4(curid[4]),
        .O(p_1_in__0[4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[5]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[5]),
        .I2(shiftreg[6]),
        .I3(s_bscan_capture),
        .I4(curid[5]),
        .O(p_1_in__0[5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[6]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[6]),
        .I2(shiftreg[7]),
        .I3(s_bscan_capture),
        .I4(curid[6]),
        .O(p_1_in__0[6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[7]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[7]),
        .I2(shiftreg[8]),
        .I3(s_bscan_capture),
        .I4(curid[7]),
        .O(p_1_in__0[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[8]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[8]),
        .I2(shiftreg[9]),
        .I3(s_bscan_capture),
        .I4(curid[8]),
        .O(p_1_in__0[8]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \shiftreg[9]_i_1 
       (.I0(s_bscan_shift),
        .I1(shiftreg[9]),
        .I2(shiftreg[10]),
        .I3(s_bscan_capture),
        .I4(curid[9]),
        .O(p_1_in__0[9]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[0] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[0]),
        .Q(shiftreg[0]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[10] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[10]),
        .Q(shiftreg[10]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[11] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[11]),
        .Q(shiftreg[11]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[12] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[12]),
        .Q(shiftreg[12]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[13] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[13]),
        .Q(shiftreg[13]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[14] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[14]),
        .Q(shiftreg[14]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[15] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[15]),
        .Q(shiftreg[15]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[16] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[16]),
        .Q(shiftreg[16]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[17] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[17]),
        .Q(shiftreg[17]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[18] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[18]),
        .Q(shiftreg[18]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[19] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[19]),
        .Q(shiftreg[19]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[1] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[1]),
        .Q(shiftreg[1]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[20] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[20]),
        .Q(shiftreg[20]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[21] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[21]),
        .Q(shiftreg[21]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[22] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[22]),
        .Q(shiftreg[22]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[23] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[23]),
        .Q(shiftreg[23]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[24] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[24]),
        .Q(shiftreg[24]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[25] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[25]),
        .Q(shiftreg[25]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[26] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[26]),
        .Q(shiftreg[26]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[27] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[27]),
        .Q(shiftreg[27]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[28] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[28]),
        .Q(shiftreg[28]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[29] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[29]),
        .Q(shiftreg[29]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[2] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[2]),
        .Q(shiftreg[2]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[30] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[30]),
        .Q(shiftreg[30]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[31] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[31]),
        .Q(shiftreg[31]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[3] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[3]),
        .Q(shiftreg[3]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[4] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[4]),
        .Q(shiftreg[4]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[5] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[5]),
        .Q(shiftreg[5]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[6] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[6]),
        .Q(shiftreg[6]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[7] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[7]),
        .Q(shiftreg[7]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[8] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[8]),
        .Q(shiftreg[8]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \shiftreg_reg[9] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(p_1_in__0[9]),
        .Q(shiftreg[9]),
        .R(\shiftreg[31]_i_1_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(state_temp[0]),
        .Q(state[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(state_temp[1]),
        .Q(state[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(state_temp[2]),
        .Q(state[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0F040F0404040F0F)) 
    \state_temp[0]_i_1 
       (.I0(\state_temp[0]_i_2_n_0 ),
        .I1(\state_temp[0]_i_3_n_0 ),
        .I2(\state_temp[2]_i_2_n_0 ),
        .I3(state_temp[0]),
        .I4(\portno_temp_reg[5]_i_2_n_0 ),
        .I5(\portno_temp[5]_i_3_n_0 ),
        .O(\state_temp[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \state_temp[0]_i_2 
       (.I0(shiftreg[7]),
        .I1(\state_temp[2]_i_5_n_0 ),
        .O(\state_temp[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00003320)) 
    \state_temp[0]_i_3 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(s_bscan_update),
        .I3(state_temp[0]),
        .I4(state[0]),
        .O(\state_temp[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008B00)) 
    \state_temp[1]_i_1 
       (.I0(state_temp[1]),
        .I1(\portno_temp[5]_i_3_n_0 ),
        .I2(\portno_temp_reg[5]_i_2_n_0 ),
        .I3(s_bscan_sel),
        .I4(s_bscan_reset),
        .I5(\state_temp[1]_i_2_n_0 ),
        .O(\state_temp[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A0A0AAA2A0A0A)) 
    \state_temp[1]_i_2 
       (.I0(\state_temp[1]_i_3_n_0 ),
        .I1(shiftreg[7]),
        .I2(state[1]),
        .I3(\state_temp[2]_i_5_n_0 ),
        .I4(s_bscan_update),
        .I5(state[2]),
        .O(\state_temp[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \state_temp[1]_i_3 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(s_bscan_sel),
        .I3(s_bscan_reset),
        .O(\state_temp[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4444444455505555)) 
    \state_temp[2]_i_1 
       (.I0(\state_temp[2]_i_2_n_0 ),
        .I1(state_temp[2]),
        .I2(\state_temp[2]_i_3_n_0 ),
        .I3(\state_temp[2]_i_4_n_0 ),
        .I4(\portno_temp_reg[5]_i_2_n_0 ),
        .I5(\portno_temp[5]_i_3_n_0 ),
        .O(\state_temp[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF01FF)) 
    \state_temp[2]_i_2 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(s_bscan_sel),
        .I4(s_bscan_reset),
        .O(\state_temp[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state_temp[2]_i_3 
       (.I0(state[2]),
        .I1(\state_temp[2]_i_5_n_0 ),
        .O(\state_temp[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \state_temp[2]_i_4 
       (.I0(shiftreg[7]),
        .I1(state[0]),
        .O(\state_temp[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \state_temp[2]_i_5 
       (.I0(shiftreg[4]),
        .I1(shiftreg[5]),
        .I2(shiftreg[2]),
        .I3(shiftreg[3]),
        .I4(shiftreg[1]),
        .I5(shiftreg[0]),
        .O(\state_temp[2]_i_5_n_0 ));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_temp_reg[0] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(\state_temp[0]_i_1_n_0 ),
        .Q(state_temp[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_temp_reg[1] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(\state_temp[1]_i_1_n_0 ),
        .Q(state_temp[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \state_temp_reg[2] 
       (.C(s_bscan_tck),
        .CE(1'b1),
        .D(\state_temp[2]_i_1_n_0 ),
        .Q(state_temp[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbm_v2_0_1_burst_wdlen_ctl" *) 
module dbg_hub_CVxsdbm_v2_0_1_burst_wdlen_ctl
   (burst_wd_in_rdy_last,
    burst_wd_in_rdy_rise_edge,
    wdc_eq_zero,
    clk,
    \ctl_reg_en_reg[2]_0 ,
    dec_wdc_r_reg,
    \ctl_reg_reg[0] ,
    AR,
    \ctl_reg_en_reg[2] ,
    Q);
  output burst_wd_in_rdy_last;
  output burst_wd_in_rdy_rise_edge;
  output wdc_eq_zero;
  input clk;
  input \ctl_reg_en_reg[2]_0 ;
  input dec_wdc_r_reg;
  input \ctl_reg_reg[0] ;
  input [0:0]AR;
  input [0:0]\ctl_reg_en_reg[2] ;
  input [16:0]Q;

  wire [0:0]AR;
  wire [16:0]Q;
  wire \burst_wd[0]_i_10_n_0 ;
  wire \burst_wd[0]_i_3_n_0 ;
  wire \burst_wd[0]_i_4_n_0 ;
  wire \burst_wd[0]_i_5_n_0 ;
  wire \burst_wd[0]_i_6_n_0 ;
  wire \burst_wd[0]_i_7_n_0 ;
  wire \burst_wd[0]_i_8_n_0 ;
  wire \burst_wd[0]_i_9_n_0 ;
  wire \burst_wd[12]_i_2_n_0 ;
  wire \burst_wd[12]_i_3_n_0 ;
  wire \burst_wd[12]_i_4_n_0 ;
  wire \burst_wd[12]_i_5_n_0 ;
  wire \burst_wd[12]_i_6_n_0 ;
  wire \burst_wd[12]_i_7_n_0 ;
  wire \burst_wd[12]_i_8_n_0 ;
  wire \burst_wd[12]_i_9_n_0 ;
  wire \burst_wd[16]_i_2_n_0 ;
  wire \burst_wd[4]_i_2_n_0 ;
  wire \burst_wd[4]_i_3_n_0 ;
  wire \burst_wd[4]_i_4_n_0 ;
  wire \burst_wd[4]_i_5_n_0 ;
  wire \burst_wd[4]_i_6_n_0 ;
  wire \burst_wd[4]_i_7_n_0 ;
  wire \burst_wd[4]_i_8_n_0 ;
  wire \burst_wd[4]_i_9_n_0 ;
  wire \burst_wd[8]_i_2_n_0 ;
  wire \burst_wd[8]_i_3_n_0 ;
  wire \burst_wd[8]_i_4_n_0 ;
  wire \burst_wd[8]_i_5_n_0 ;
  wire \burst_wd[8]_i_6_n_0 ;
  wire \burst_wd[8]_i_7_n_0 ;
  wire \burst_wd[8]_i_8_n_0 ;
  wire \burst_wd[8]_i_9_n_0 ;
  wire burst_wd_in_rdy_last;
  wire burst_wd_in_rdy_rise_edge;
  wire [16:0]burst_wd_reg;
  wire \burst_wd_reg[0]_i_2_n_0 ;
  wire \burst_wd_reg[0]_i_2_n_4 ;
  wire \burst_wd_reg[0]_i_2_n_5 ;
  wire \burst_wd_reg[0]_i_2_n_6 ;
  wire \burst_wd_reg[0]_i_2_n_7 ;
  wire \burst_wd_reg[12]_i_1_n_0 ;
  wire \burst_wd_reg[12]_i_1_n_4 ;
  wire \burst_wd_reg[12]_i_1_n_5 ;
  wire \burst_wd_reg[12]_i_1_n_6 ;
  wire \burst_wd_reg[12]_i_1_n_7 ;
  wire \burst_wd_reg[16]_i_1_n_7 ;
  wire \burst_wd_reg[4]_i_1_n_0 ;
  wire \burst_wd_reg[4]_i_1_n_4 ;
  wire \burst_wd_reg[4]_i_1_n_5 ;
  wire \burst_wd_reg[4]_i_1_n_6 ;
  wire \burst_wd_reg[4]_i_1_n_7 ;
  wire \burst_wd_reg[8]_i_1_n_0 ;
  wire \burst_wd_reg[8]_i_1_n_4 ;
  wire \burst_wd_reg[8]_i_1_n_5 ;
  wire \burst_wd_reg[8]_i_1_n_6 ;
  wire \burst_wd_reg[8]_i_1_n_7 ;
  wire clk;
  wire [0:0]\ctl_reg_en_reg[2] ;
  wire \ctl_reg_en_reg[2]_0 ;
  wire \ctl_reg_reg[0] ;
  wire dec_wdc_r_reg;
  wire wdc_eq_zero;
  wire wdc_eq_zero1_out;
  wire wdc_eq_zero_i_1_n_0;
  wire wdc_eq_zero_i_4_n_0;
  wire wdc_eq_zero_i_5_n_0;
  wire wdc_eq_zero_i_8_n_0;
  wire [2:0]\NLW_burst_wd_reg[0]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_burst_wd_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_burst_wd_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_burst_wd_reg[16]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_burst_wd_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_burst_wd_reg[8]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hC5)) 
    \burst_wd[0]_i_10 
       (.I0(burst_wd_reg[0]),
        .I1(Q[0]),
        .I2(burst_wd_in_rdy_rise_edge),
        .O(\burst_wd[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_wd[0]_i_3 
       (.I0(Q[3]),
        .I1(burst_wd_in_rdy_rise_edge),
        .I2(burst_wd_reg[3]),
        .O(\burst_wd[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_wd[0]_i_4 
       (.I0(Q[2]),
        .I1(burst_wd_in_rdy_rise_edge),
        .I2(burst_wd_reg[2]),
        .O(\burst_wd[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_wd[0]_i_5 
       (.I0(Q[1]),
        .I1(burst_wd_in_rdy_rise_edge),
        .I2(burst_wd_reg[1]),
        .O(\burst_wd[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_wd[0]_i_6 
       (.I0(Q[0]),
        .I1(burst_wd_in_rdy_rise_edge),
        .I2(burst_wd_reg[0]),
        .O(\burst_wd[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \burst_wd[0]_i_7 
       (.I0(burst_wd_reg[3]),
        .I1(Q[3]),
        .I2(burst_wd_in_rdy_rise_edge),
        .O(\burst_wd[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \burst_wd[0]_i_8 
       (.I0(burst_wd_reg[2]),
        .I1(Q[2]),
        .I2(burst_wd_in_rdy_rise_edge),
        .O(\burst_wd[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \burst_wd[0]_i_9 
       (.I0(burst_wd_reg[1]),
        .I1(Q[1]),
        .I2(burst_wd_in_rdy_rise_edge),
        .O(\burst_wd[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_wd[12]_i_2 
       (.I0(Q[15]),
        .I1(burst_wd_in_rdy_rise_edge),
        .I2(burst_wd_reg[15]),
        .O(\burst_wd[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_wd[12]_i_3 
       (.I0(Q[14]),
        .I1(burst_wd_in_rdy_rise_edge),
        .I2(burst_wd_reg[14]),
        .O(\burst_wd[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_wd[12]_i_4 
       (.I0(Q[13]),
        .I1(burst_wd_in_rdy_rise_edge),
        .I2(burst_wd_reg[13]),
        .O(\burst_wd[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_wd[12]_i_5 
       (.I0(Q[12]),
        .I1(burst_wd_in_rdy_rise_edge),
        .I2(burst_wd_reg[12]),
        .O(\burst_wd[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \burst_wd[12]_i_6 
       (.I0(burst_wd_reg[15]),
        .I1(Q[15]),
        .I2(burst_wd_in_rdy_rise_edge),
        .O(\burst_wd[12]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \burst_wd[12]_i_7 
       (.I0(burst_wd_reg[14]),
        .I1(Q[14]),
        .I2(burst_wd_in_rdy_rise_edge),
        .O(\burst_wd[12]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \burst_wd[12]_i_8 
       (.I0(burst_wd_reg[13]),
        .I1(Q[13]),
        .I2(burst_wd_in_rdy_rise_edge),
        .O(\burst_wd[12]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \burst_wd[12]_i_9 
       (.I0(burst_wd_reg[12]),
        .I1(Q[12]),
        .I2(burst_wd_in_rdy_rise_edge),
        .O(\burst_wd[12]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \burst_wd[16]_i_2 
       (.I0(burst_wd_reg[16]),
        .I1(Q[16]),
        .I2(burst_wd_in_rdy_rise_edge),
        .O(\burst_wd[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_wd[4]_i_2 
       (.I0(Q[7]),
        .I1(burst_wd_in_rdy_rise_edge),
        .I2(burst_wd_reg[7]),
        .O(\burst_wd[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_wd[4]_i_3 
       (.I0(Q[6]),
        .I1(burst_wd_in_rdy_rise_edge),
        .I2(burst_wd_reg[6]),
        .O(\burst_wd[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_wd[4]_i_4 
       (.I0(Q[5]),
        .I1(burst_wd_in_rdy_rise_edge),
        .I2(burst_wd_reg[5]),
        .O(\burst_wd[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_wd[4]_i_5 
       (.I0(Q[4]),
        .I1(burst_wd_in_rdy_rise_edge),
        .I2(burst_wd_reg[4]),
        .O(\burst_wd[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \burst_wd[4]_i_6 
       (.I0(burst_wd_reg[7]),
        .I1(Q[7]),
        .I2(burst_wd_in_rdy_rise_edge),
        .O(\burst_wd[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \burst_wd[4]_i_7 
       (.I0(burst_wd_reg[6]),
        .I1(Q[6]),
        .I2(burst_wd_in_rdy_rise_edge),
        .O(\burst_wd[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \burst_wd[4]_i_8 
       (.I0(burst_wd_reg[5]),
        .I1(Q[5]),
        .I2(burst_wd_in_rdy_rise_edge),
        .O(\burst_wd[4]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \burst_wd[4]_i_9 
       (.I0(burst_wd_reg[4]),
        .I1(Q[4]),
        .I2(burst_wd_in_rdy_rise_edge),
        .O(\burst_wd[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_wd[8]_i_2 
       (.I0(Q[11]),
        .I1(burst_wd_in_rdy_rise_edge),
        .I2(burst_wd_reg[11]),
        .O(\burst_wd[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_wd[8]_i_3 
       (.I0(Q[10]),
        .I1(burst_wd_in_rdy_rise_edge),
        .I2(burst_wd_reg[10]),
        .O(\burst_wd[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_wd[8]_i_4 
       (.I0(Q[9]),
        .I1(burst_wd_in_rdy_rise_edge),
        .I2(burst_wd_reg[9]),
        .O(\burst_wd[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \burst_wd[8]_i_5 
       (.I0(Q[8]),
        .I1(burst_wd_in_rdy_rise_edge),
        .I2(burst_wd_reg[8]),
        .O(\burst_wd[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \burst_wd[8]_i_6 
       (.I0(burst_wd_reg[11]),
        .I1(Q[11]),
        .I2(burst_wd_in_rdy_rise_edge),
        .O(\burst_wd[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \burst_wd[8]_i_7 
       (.I0(burst_wd_reg[10]),
        .I1(Q[10]),
        .I2(burst_wd_in_rdy_rise_edge),
        .O(\burst_wd[8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \burst_wd[8]_i_8 
       (.I0(burst_wd_reg[9]),
        .I1(Q[9]),
        .I2(burst_wd_in_rdy_rise_edge),
        .O(\burst_wd[8]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \burst_wd[8]_i_9 
       (.I0(burst_wd_reg[8]),
        .I1(Q[8]),
        .I2(burst_wd_in_rdy_rise_edge),
        .O(\burst_wd[8]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    burst_wd_in_rdy_last_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ctl_reg_en_reg[2] ),
        .Q(burst_wd_in_rdy_last),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    burst_wd_in_rdy_rise_edge_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ctl_reg_en_reg[2]_0 ),
        .Q(burst_wd_in_rdy_rise_edge),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \burst_wd_reg[0] 
       (.C(clk),
        .CE(dec_wdc_r_reg),
        .D(\burst_wd_reg[0]_i_2_n_7 ),
        .Q(burst_wd_reg[0]),
        .R(AR));
  CARRY4 \burst_wd_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\burst_wd_reg[0]_i_2_n_0 ,\NLW_burst_wd_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\burst_wd[0]_i_3_n_0 ,\burst_wd[0]_i_4_n_0 ,\burst_wd[0]_i_5_n_0 ,\burst_wd[0]_i_6_n_0 }),
        .O({\burst_wd_reg[0]_i_2_n_4 ,\burst_wd_reg[0]_i_2_n_5 ,\burst_wd_reg[0]_i_2_n_6 ,\burst_wd_reg[0]_i_2_n_7 }),
        .S({\burst_wd[0]_i_7_n_0 ,\burst_wd[0]_i_8_n_0 ,\burst_wd[0]_i_9_n_0 ,\burst_wd[0]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \burst_wd_reg[10] 
       (.C(clk),
        .CE(dec_wdc_r_reg),
        .D(\burst_wd_reg[8]_i_1_n_5 ),
        .Q(burst_wd_reg[10]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \burst_wd_reg[11] 
       (.C(clk),
        .CE(dec_wdc_r_reg),
        .D(\burst_wd_reg[8]_i_1_n_4 ),
        .Q(burst_wd_reg[11]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \burst_wd_reg[12] 
       (.C(clk),
        .CE(dec_wdc_r_reg),
        .D(\burst_wd_reg[12]_i_1_n_7 ),
        .Q(burst_wd_reg[12]),
        .R(AR));
  CARRY4 \burst_wd_reg[12]_i_1 
       (.CI(\burst_wd_reg[8]_i_1_n_0 ),
        .CO({\burst_wd_reg[12]_i_1_n_0 ,\NLW_burst_wd_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\burst_wd[12]_i_2_n_0 ,\burst_wd[12]_i_3_n_0 ,\burst_wd[12]_i_4_n_0 ,\burst_wd[12]_i_5_n_0 }),
        .O({\burst_wd_reg[12]_i_1_n_4 ,\burst_wd_reg[12]_i_1_n_5 ,\burst_wd_reg[12]_i_1_n_6 ,\burst_wd_reg[12]_i_1_n_7 }),
        .S({\burst_wd[12]_i_6_n_0 ,\burst_wd[12]_i_7_n_0 ,\burst_wd[12]_i_8_n_0 ,\burst_wd[12]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \burst_wd_reg[13] 
       (.C(clk),
        .CE(dec_wdc_r_reg),
        .D(\burst_wd_reg[12]_i_1_n_6 ),
        .Q(burst_wd_reg[13]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \burst_wd_reg[14] 
       (.C(clk),
        .CE(dec_wdc_r_reg),
        .D(\burst_wd_reg[12]_i_1_n_5 ),
        .Q(burst_wd_reg[14]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \burst_wd_reg[15] 
       (.C(clk),
        .CE(dec_wdc_r_reg),
        .D(\burst_wd_reg[12]_i_1_n_4 ),
        .Q(burst_wd_reg[15]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \burst_wd_reg[16] 
       (.C(clk),
        .CE(dec_wdc_r_reg),
        .D(\burst_wd_reg[16]_i_1_n_7 ),
        .Q(burst_wd_reg[16]),
        .R(AR));
  CARRY4 \burst_wd_reg[16]_i_1 
       (.CI(\burst_wd_reg[12]_i_1_n_0 ),
        .CO(\NLW_burst_wd_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_burst_wd_reg[16]_i_1_O_UNCONNECTED [3:1],\burst_wd_reg[16]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\burst_wd[16]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \burst_wd_reg[1] 
       (.C(clk),
        .CE(dec_wdc_r_reg),
        .D(\burst_wd_reg[0]_i_2_n_6 ),
        .Q(burst_wd_reg[1]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \burst_wd_reg[2] 
       (.C(clk),
        .CE(dec_wdc_r_reg),
        .D(\burst_wd_reg[0]_i_2_n_5 ),
        .Q(burst_wd_reg[2]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \burst_wd_reg[3] 
       (.C(clk),
        .CE(dec_wdc_r_reg),
        .D(\burst_wd_reg[0]_i_2_n_4 ),
        .Q(burst_wd_reg[3]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \burst_wd_reg[4] 
       (.C(clk),
        .CE(dec_wdc_r_reg),
        .D(\burst_wd_reg[4]_i_1_n_7 ),
        .Q(burst_wd_reg[4]),
        .R(AR));
  CARRY4 \burst_wd_reg[4]_i_1 
       (.CI(\burst_wd_reg[0]_i_2_n_0 ),
        .CO({\burst_wd_reg[4]_i_1_n_0 ,\NLW_burst_wd_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\burst_wd[4]_i_2_n_0 ,\burst_wd[4]_i_3_n_0 ,\burst_wd[4]_i_4_n_0 ,\burst_wd[4]_i_5_n_0 }),
        .O({\burst_wd_reg[4]_i_1_n_4 ,\burst_wd_reg[4]_i_1_n_5 ,\burst_wd_reg[4]_i_1_n_6 ,\burst_wd_reg[4]_i_1_n_7 }),
        .S({\burst_wd[4]_i_6_n_0 ,\burst_wd[4]_i_7_n_0 ,\burst_wd[4]_i_8_n_0 ,\burst_wd[4]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \burst_wd_reg[5] 
       (.C(clk),
        .CE(dec_wdc_r_reg),
        .D(\burst_wd_reg[4]_i_1_n_6 ),
        .Q(burst_wd_reg[5]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \burst_wd_reg[6] 
       (.C(clk),
        .CE(dec_wdc_r_reg),
        .D(\burst_wd_reg[4]_i_1_n_5 ),
        .Q(burst_wd_reg[6]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \burst_wd_reg[7] 
       (.C(clk),
        .CE(dec_wdc_r_reg),
        .D(\burst_wd_reg[4]_i_1_n_4 ),
        .Q(burst_wd_reg[7]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \burst_wd_reg[8] 
       (.C(clk),
        .CE(dec_wdc_r_reg),
        .D(\burst_wd_reg[8]_i_1_n_7 ),
        .Q(burst_wd_reg[8]),
        .R(AR));
  CARRY4 \burst_wd_reg[8]_i_1 
       (.CI(\burst_wd_reg[4]_i_1_n_0 ),
        .CO({\burst_wd_reg[8]_i_1_n_0 ,\NLW_burst_wd_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\burst_wd[8]_i_2_n_0 ,\burst_wd[8]_i_3_n_0 ,\burst_wd[8]_i_4_n_0 ,\burst_wd[8]_i_5_n_0 }),
        .O({\burst_wd_reg[8]_i_1_n_4 ,\burst_wd_reg[8]_i_1_n_5 ,\burst_wd_reg[8]_i_1_n_6 ,\burst_wd_reg[8]_i_1_n_7 }),
        .S({\burst_wd[8]_i_6_n_0 ,\burst_wd[8]_i_7_n_0 ,\burst_wd[8]_i_8_n_0 ,\burst_wd[8]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \burst_wd_reg[9] 
       (.C(clk),
        .CE(dec_wdc_r_reg),
        .D(\burst_wd_reg[8]_i_1_n_6 ),
        .Q(burst_wd_reg[9]),
        .R(AR));
  LUT5 #(
    .INIT(32'hFFFFFFE2)) 
    wdc_eq_zero_i_1
       (.I0(wdc_eq_zero),
        .I1(dec_wdc_r_reg),
        .I2(wdc_eq_zero1_out),
        .I3(AR),
        .I4(\ctl_reg_reg[0] ),
        .O(wdc_eq_zero_i_1_n_0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    wdc_eq_zero_i_2
       (.I0(burst_wd_reg[1]),
        .I1(burst_wd_reg[0]),
        .I2(burst_wd_reg[3]),
        .I3(burst_wd_reg[2]),
        .I4(wdc_eq_zero_i_4_n_0),
        .I5(wdc_eq_zero_i_5_n_0),
        .O(wdc_eq_zero1_out));
  LUT5 #(
    .INIT(32'h00010000)) 
    wdc_eq_zero_i_4
       (.I0(burst_wd_reg[4]),
        .I1(burst_wd_reg[5]),
        .I2(burst_wd_reg[6]),
        .I3(burst_wd_reg[7]),
        .I4(wdc_eq_zero_i_8_n_0),
        .O(wdc_eq_zero_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    wdc_eq_zero_i_5
       (.I0(burst_wd_reg[12]),
        .I1(burst_wd_reg[13]),
        .I2(burst_wd_reg[14]),
        .I3(burst_wd_reg[15]),
        .I4(burst_wd_in_rdy_rise_edge),
        .I5(burst_wd_reg[16]),
        .O(wdc_eq_zero_i_5_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    wdc_eq_zero_i_8
       (.I0(burst_wd_reg[11]),
        .I1(burst_wd_reg[10]),
        .I2(burst_wd_reg[9]),
        .I3(burst_wd_reg[8]),
        .O(wdc_eq_zero_i_8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    wdc_eq_zero_reg
       (.C(clk),
        .CE(1'b1),
        .D(wdc_eq_zero_i_1_n_0),
        .Q(wdc_eq_zero),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbm_v2_0_1_bus_ctl" *) 
module dbg_hub_CVxsdbm_v2_0_1_bus_ctl
   (abort_rd_edge,
    auto_sl_drdy,
    ma_wr_pop,
    \addr_reg[0] ,
    \burst_wd_reg[16] ,
    \ctl_reg_en_reg[2] ,
    clk,
    addr_in_rdy_rise_edge,
    burst_wd_in_rdy_rise_edge,
    sl_dwe_r0__0,
    ram_empty_i_reg,
    wdc_eq_zero,
    ram_full_i_reg,
    ram_full_i_reg_0,
    sl_drdy,
    sl_drdy__0,
    ram_full_fb_i_reg,
    ram_empty_fb_i_reg,
    sl_rst_mask,
    \stat_reg_reg[3] ,
    \stat_reg_reg[2] ,
    sl_iport0_o,
    E,
    \gpr1.dout_i_reg[15] ,
    AR,
    Q,
    \ctl_reg_reg[17] ,
    \ctl_reg_en_reg[2]_0 );
  output abort_rd_edge;
  output auto_sl_drdy;
  output ma_wr_pop;
  output \addr_reg[0] ;
  output \burst_wd_reg[16] ;
  input \ctl_reg_en_reg[2] ;
  input clk;
  input addr_in_rdy_rise_edge;
  input burst_wd_in_rdy_rise_edge;
  input sl_dwe_r0__0;
  input ram_empty_i_reg;
  input wdc_eq_zero;
  input ram_full_i_reg;
  input ram_full_i_reg_0;
  input sl_drdy;
  input sl_drdy__0;
  input ram_full_fb_i_reg;
  input ram_empty_fb_i_reg;
  input sl_rst_mask;
  output [3:0]\stat_reg_reg[3] ;
  output [2:0]\stat_reg_reg[2] ;
  output [2:0]sl_iport0_o;
  output [0:0]E;
  output [0:0]\gpr1.dout_i_reg[15] ;
  input [0:0]AR;
  input [1:0]Q;
  input [0:0]\ctl_reg_reg[17] ;
  input [0:0]\ctl_reg_en_reg[2]_0 ;

  wire [0:0]AR;
  wire [0:0]E;
  wire [1:0]Q;
  wire U_RD_ABORT_FLAG_n_1;
  wire U_RD_ABORT_FLAG_n_2;
  wire U_RD_REQ_FLAG_n_0;
  wire U_RD_REQ_FLAG_n_2;
  wire U_RD_REQ_FLAG_n_3;
  wire U_TIMER_n_10;
  wire U_TIMER_n_11;
  wire U_TIMER_n_12;
  wire U_TIMER_n_13;
  wire U_TIMER_n_14;
  wire U_TIMER_n_15;
  wire U_TIMER_n_16;
  wire U_TIMER_n_17;
  wire U_TIMER_n_18;
  wire U_TIMER_n_19;
  wire U_TIMER_n_20;
  wire U_TIMER_n_21;
  wire U_TIMER_n_22;
  wire U_TIMER_n_23;
  wire U_TIMER_n_4;
  wire U_TIMER_n_5;
  wire U_TIMER_n_6;
  wire U_TIMER_n_7;
  wire U_TIMER_n_8;
  wire U_TIMER_n_9;
  wire abort_rd_edge;
  wire ack_timeout;
  wire active_sl_den_mask;
  wire addr_in_rdy_rise_edge;
  wire \addr_reg[0] ;
  wire auto_sl_drdy;
  wire burst_wd_in_rdy_rise_edge;
  wire \burst_wd_reg[16] ;
  wire clk;
  wire clr_abort_rd;
  wire clr_rd_req;
  wire \ctl_reg_en_reg[2] ;
  wire [0:0]\ctl_reg_en_reg[2]_0 ;
  wire [0:0]\ctl_reg_reg[17] ;
  wire [4:0]current_state;
  wire \current_state[0]_i_3_n_0 ;
  wire \current_state[0]_i_4_n_0 ;
  wire \current_state[3]_i_2_n_0 ;
  wire dec_wdc;
  wire [0:0]\gpr1.dout_i_reg[15] ;
  wire inc_addr;
  wire ma_wr_pop;
  wire [4:0]next_state;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire ram_full_fb_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire sl_drdy;
  wire sl_drdy__0;
  wire sl_dwe_r0__0;
  wire [2:0]sl_iport0_o;
  wire sl_rst_mask;
  wire [2:0]\stat_reg_reg[2] ;
  wire [3:0]\stat_reg_reg[3] ;
  wire timer_rst;
  wire wdc_eq_zero;

  dbg_hub_CVxsdbm_v2_0_1_bus_ctl_flg__parameterized0 U_RD_ABORT_FLAG
       (.\G_NEG_EDGE.flag_reg_0 (abort_rd_edge),
        .Q(current_state),
        .ack_timeout(ack_timeout),
        .clk(clk),
        .clr_abort_rd(clr_abort_rd),
        .\ctl_reg_reg[17] (Q[0]),
        .\current_state_reg[0] (U_RD_ABORT_FLAG_n_2),
        .\current_state_reg[2] (U_RD_ABORT_FLAG_n_1),
        .last_flag_reg(U_RD_REQ_FLAG_n_3),
        .ram_empty_i_reg(U_TIMER_n_4),
        .ram_full_i_reg(ram_full_i_reg),
        .ram_full_i_reg_0(ram_full_i_reg_0),
        .wdc_eq_zero(wdc_eq_zero));
  dbg_hub_CVxsdbm_v2_0_1_bus_ctl_flg U_RD_REQ_FLAG
       (.\G_NEG_EDGE.flag_reg (U_RD_REQ_FLAG_n_3),
        .Q(current_state),
        .abort_rd_edge(abort_rd_edge),
        .ack_timeout(ack_timeout),
        .auto_sl_drdy_reg(U_TIMER_n_5),
        .clk(clk),
        .clr_rd_req(clr_rd_req),
        .\ctl_reg_en_reg[2] (\ctl_reg_en_reg[2] ),
        .\ctl_reg_en_reg[2]_0 (\ctl_reg_en_reg[2]_0 ),
        .\ctl_reg_reg[17] (\ctl_reg_reg[17] ),
        .\current_state_reg[0] (U_RD_ABORT_FLAG_n_1),
        .\current_state_reg[1] (U_RD_REQ_FLAG_n_2),
        .\current_state_reg[1]_0 (next_state[0]),
        .in_read_mode_reg(\stat_reg_reg[3] [2:1]),
        .in_write_mode_reg(U_RD_REQ_FLAG_n_0),
        .next_state(next_state[2]),
        .ram_empty_i_reg(ram_empty_i_reg));
  dbg_hub_CVxsdbm_v2_0_1_bus_ctl_cnt U_TIMER
       (.\G_POS_EDGE.flag_reg (U_RD_REQ_FLAG_n_2),
        .Q(current_state),
        .SR(timer_rst),
        .ack_timeout(ack_timeout),
        .active_sl_den_mask(active_sl_den_mask),
        .\active_sl_den_mask_reg[0] (U_TIMER_n_15),
        .auto_sl_drdy_reg(U_TIMER_n_12),
        .auto_sl_drdy_reg_0(auto_sl_drdy),
        .clk(clk),
        .clr_abort_rd(clr_abort_rd),
        .clr_abort_rd_reg(U_TIMER_n_11),
        .clr_rd_req(clr_rd_req),
        .clr_rd_req_reg(U_TIMER_n_10),
        .\ctl_reg_reg[17] (Q[0]),
        .\current_state_reg[0] (U_TIMER_n_4),
        .\current_state_reg[0]_0 (U_RD_ABORT_FLAG_n_2),
        .\current_state_reg[2] (U_TIMER_n_5),
        .\current_state_reg[2]_0 (\current_state[3]_i_2_n_0 ),
        .\current_state_reg[3] (\current_state[0]_i_3_n_0 ),
        .\current_state_reg[3]_0 (\current_state[0]_i_4_n_0 ),
        .\current_state_reg[3]_1 (U_RD_REQ_FLAG_n_0),
        .dec_wdc(dec_wdc),
        .dec_wdc_r_reg(U_TIMER_n_14),
        .in_idle_mode_reg(U_TIMER_n_6),
        .in_normal_mode_reg(U_TIMER_n_20),
        .in_read_mode_reg(U_TIMER_n_7),
        .in_write_mode_reg(U_TIMER_n_8),
        .in_write_mode_reg_0(\stat_reg_reg[3] ),
        .inc_addr(inc_addr),
        .inc_addr_r_reg(U_TIMER_n_13),
        .\ma_err_r_reg[0] (U_TIMER_n_21),
        .\ma_err_r_reg[1] (U_TIMER_n_22),
        .ma_wr_pop(ma_wr_pop),
        .ma_wr_pop_r_reg(U_TIMER_n_18),
        .next_state({next_state[3],next_state[1:0]}),
        .ram_empty_i_reg({next_state[4],next_state[2]}),
        .ram_empty_i_reg_0(ram_empty_i_reg),
        .ram_full_i_reg(ram_full_i_reg_0),
        .ram_full_i_reg_0(ram_full_i_reg),
        .\sl_berr_r_reg[0] (U_TIMER_n_9),
        .\sl_berr_r_reg[0]_0 (\stat_reg_reg[2] ),
        .\sl_den_r_reg[0] (U_TIMER_n_16),
        .sl_drdy(sl_drdy),
        .sl_drdy__0(sl_drdy__0),
        .sl_dwe_r0__0(sl_dwe_r0__0),
        .\sl_dwe_r_reg[0] (U_TIMER_n_17),
        .sl_iport0_o(sl_iport0_o),
        .sl_rst_mask(sl_rst_mask),
        .\sl_rst_r_reg[0] (U_TIMER_n_19),
        .timer_rst_reg(U_TIMER_n_23),
        .wdc_eq_zero(wdc_eq_zero));
  FDCE #(
    .INIT(1'b0)) 
    \active_sl_den_mask_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(U_TIMER_n_15),
        .Q(active_sl_den_mask));
  LUT3 #(
    .INIT(8'hF8)) 
    \addr[16]_i_1 
       (.I0(inc_addr),
        .I1(Q[1]),
        .I2(addr_in_rdy_rise_edge),
        .O(\addr_reg[0] ));
  FDCE #(
    .INIT(1'b0)) 
    auto_sl_drdy_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(U_TIMER_n_12),
        .Q(auto_sl_drdy));
  LUT3 #(
    .INIT(8'hF8)) 
    \burst_wd[0]_i_1 
       (.I0(dec_wdc),
        .I1(Q[0]),
        .I2(burst_wd_in_rdy_rise_edge),
        .O(\burst_wd_reg[16] ));
  FDCE #(
    .INIT(1'b0)) 
    clr_abort_rd_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(U_TIMER_n_11),
        .Q(clr_abort_rd));
  FDCE #(
    .INIT(1'b0)) 
    clr_rd_req_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(U_TIMER_n_10),
        .Q(clr_rd_req));
  LUT2 #(
    .INIT(4'hB)) 
    \current_state[0]_i_3 
       (.I0(current_state[3]),
        .I1(current_state[4]),
        .O(\current_state[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \current_state[0]_i_4 
       (.I0(current_state[3]),
        .I1(current_state[2]),
        .I2(current_state[4]),
        .O(\current_state[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \current_state[3]_i_2 
       (.I0(current_state[2]),
        .I1(current_state[1]),
        .I2(current_state[0]),
        .I3(ram_empty_i_reg),
        .O(\current_state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCCCCCC4CCCCCCCC)) 
    \current_state[4]_i_1 
       (.I0(ram_empty_i_reg),
        .I1(current_state[4]),
        .I2(current_state[2]),
        .I3(current_state[3]),
        .I4(current_state[0]),
        .I5(current_state[1]),
        .O(next_state[4]));
  FDCE #(
    .INIT(1'b0)) 
    \current_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_state[0]),
        .Q(current_state[0]));
  FDCE #(
    .INIT(1'b0)) 
    \current_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_state[1]),
        .Q(current_state[1]));
  FDCE #(
    .INIT(1'b0)) 
    \current_state_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_state[2]),
        .Q(current_state[2]));
  FDCE #(
    .INIT(1'b0)) 
    \current_state_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_state[3]),
        .Q(current_state[3]));
  FDCE #(
    .INIT(1'b0)) 
    \current_state_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_state[4]),
        .Q(current_state[4]));
  FDCE #(
    .INIT(1'b0)) 
    dec_wdc_r_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(U_TIMER_n_14),
        .Q(dec_wdc));
  LUT4 #(
    .INIT(16'h4440)) 
    \gic0.gc0.count_d1[3]_i_1__0 
       (.I0(ram_full_fb_i_reg),
        .I1(\stat_reg_reg[3] [0]),
        .I2(auto_sl_drdy),
        .I3(sl_drdy),
        .O(E));
  LUT2 #(
    .INIT(4'h2)) 
    \gpr1.dout_i[15]_i_1__0 
       (.I0(ma_wr_pop),
        .I1(ram_empty_fb_i_reg),
        .O(\gpr1.dout_i_reg[15] ));
  FDCE #(
    .INIT(1'b0)) 
    in_idle_mode_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(U_TIMER_n_6),
        .Q(\stat_reg_reg[3] [1]));
  FDCE #(
    .INIT(1'b0)) 
    in_normal_mode_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(U_TIMER_n_20),
        .Q(\stat_reg_reg[3] [0]));
  FDCE #(
    .INIT(1'b0)) 
    in_read_mode_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(U_TIMER_n_7),
        .Q(\stat_reg_reg[3] [2]));
  FDCE #(
    .INIT(1'b0)) 
    in_write_mode_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(U_TIMER_n_8),
        .Q(\stat_reg_reg[3] [3]));
  FDCE #(
    .INIT(1'b0)) 
    inc_addr_r_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(U_TIMER_n_13),
        .Q(inc_addr));
  FDCE #(
    .INIT(1'b0)) 
    \ma_err_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(U_TIMER_n_21),
        .Q(\stat_reg_reg[2] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \ma_err_r_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(U_TIMER_n_22),
        .Q(\stat_reg_reg[2] [1]));
  FDCE #(
    .INIT(1'b0)) 
    ma_wr_pop_r_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(U_TIMER_n_18),
        .Q(ma_wr_pop));
  FDCE #(
    .INIT(1'b0)) 
    \sl_berr_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(U_TIMER_n_9),
        .Q(\stat_reg_reg[2] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \sl_den_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(U_TIMER_n_16),
        .Q(sl_iport0_o[1]));
  FDCE #(
    .INIT(1'b0)) 
    \sl_dwe_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(U_TIMER_n_17),
        .Q(sl_iport0_o[2]));
  FDCE #(
    .INIT(1'b0)) 
    \sl_rst_r_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(AR),
        .D(U_TIMER_n_19),
        .Q(sl_iport0_o[0]));
  FDPE #(
    .INIT(1'b1)) 
    timer_rst_reg
       (.C(clk),
        .CE(1'b1),
        .D(U_TIMER_n_23),
        .PRE(AR),
        .Q(timer_rst));
endmodule

(* ORIG_REF_NAME = "xsdbm_v2_0_1_bus_ctl_cnt" *) 
module dbg_hub_CVxsdbm_v2_0_1_bus_ctl_cnt
   (ack_timeout,
    \current_state_reg[0] ,
    \current_state_reg[2] ,
    in_idle_mode_reg,
    in_read_mode_reg,
    in_write_mode_reg,
    \sl_berr_r_reg[0] ,
    clr_rd_req_reg,
    clr_abort_rd_reg,
    auto_sl_drdy_reg,
    inc_addr_r_reg,
    dec_wdc_r_reg,
    \active_sl_den_mask_reg[0] ,
    \sl_den_r_reg[0] ,
    \sl_dwe_r_reg[0] ,
    ma_wr_pop_r_reg,
    \sl_rst_r_reg[0] ,
    in_normal_mode_reg,
    \ma_err_r_reg[0] ,
    \ma_err_r_reg[1] ,
    timer_rst_reg,
    clk,
    sl_dwe_r0__0,
    active_sl_den_mask,
    \current_state_reg[2]_0 ,
    \current_state_reg[3] ,
    \current_state_reg[3]_0 ,
    \current_state_reg[0]_0 ,
    \G_POS_EDGE.flag_reg ,
    ram_empty_i_reg_0,
    ram_full_i_reg,
    ram_full_i_reg_0,
    wdc_eq_zero,
    auto_sl_drdy_reg_0,
    sl_drdy,
    sl_drdy__0,
    \current_state_reg[3]_1 ,
    clr_rd_req,
    clr_abort_rd,
    inc_addr,
    dec_wdc,
    ma_wr_pop,
    sl_rst_mask,
    next_state,
    SR,
    ram_empty_i_reg,
    Q,
    \ctl_reg_reg[17] ,
    in_write_mode_reg_0,
    \sl_berr_r_reg[0]_0 ,
    sl_iport0_o);
  output ack_timeout;
  output \current_state_reg[0] ;
  output \current_state_reg[2] ;
  output in_idle_mode_reg;
  output in_read_mode_reg;
  output in_write_mode_reg;
  output \sl_berr_r_reg[0] ;
  output clr_rd_req_reg;
  output clr_abort_rd_reg;
  output auto_sl_drdy_reg;
  output inc_addr_r_reg;
  output dec_wdc_r_reg;
  output \active_sl_den_mask_reg[0] ;
  output \sl_den_r_reg[0] ;
  output \sl_dwe_r_reg[0] ;
  output ma_wr_pop_r_reg;
  output \sl_rst_r_reg[0] ;
  output in_normal_mode_reg;
  output \ma_err_r_reg[0] ;
  output \ma_err_r_reg[1] ;
  output timer_rst_reg;
  input clk;
  input sl_dwe_r0__0;
  input active_sl_den_mask;
  input \current_state_reg[2]_0 ;
  input \current_state_reg[3] ;
  input \current_state_reg[3]_0 ;
  input \current_state_reg[0]_0 ;
  input \G_POS_EDGE.flag_reg ;
  input ram_empty_i_reg_0;
  input ram_full_i_reg;
  input ram_full_i_reg_0;
  input wdc_eq_zero;
  input auto_sl_drdy_reg_0;
  input sl_drdy;
  input sl_drdy__0;
  input \current_state_reg[3]_1 ;
  input clr_rd_req;
  input clr_abort_rd;
  input inc_addr;
  input dec_wdc;
  input ma_wr_pop;
  input sl_rst_mask;
  output [2:0]next_state;
  input [0:0]SR;
  input [1:0]ram_empty_i_reg;
  input [4:0]Q;
  input [0:0]\ctl_reg_reg[17] ;
  input [3:0]in_write_mode_reg_0;
  input [2:0]\sl_berr_r_reg[0]_0 ;
  input [2:0]sl_iport0_o;

  wire \G_POS_EDGE.flag_reg ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire ack_timeout;
  wire active_sl_den_mask;
  wire \active_sl_den_mask[0]_i_2_n_0 ;
  wire \active_sl_den_mask_reg[0] ;
  wire auto_sl_drdy_reg;
  wire auto_sl_drdy_reg_0;
  wire clk;
  wire clr_abort_rd;
  wire clr_abort_rd_reg;
  wire clr_rd_req;
  wire clr_rd_req_reg;
  wire \count[6]_i_2_n_0 ;
  wire [6:0]count_reg__0;
  wire [0:0]\ctl_reg_reg[17] ;
  wire \current_state[0]_i_2_n_0 ;
  wire \current_state[1]_i_2_n_0 ;
  wire \current_state[1]_i_3_n_0 ;
  wire \current_state[1]_i_4_n_0 ;
  wire \current_state[1]_i_6_n_0 ;
  wire \current_state[3]_i_3_n_0 ;
  wire \current_state[3]_i_4_n_0 ;
  wire \current_state_reg[0] ;
  wire \current_state_reg[0]_0 ;
  wire \current_state_reg[2] ;
  wire \current_state_reg[2]_0 ;
  wire \current_state_reg[3] ;
  wire \current_state_reg[3]_0 ;
  wire \current_state_reg[3]_1 ;
  wire dec_wdc;
  wire dec_wdc_r_reg;
  wire g0_b0__0_n_0;
  wire g0_b0__1_n_0;
  wire g0_b0__2_n_0;
  wire g0_b0__3_n_0;
  wire g0_b0__4_n_0;
  wire g0_b0__5_n_0;
  wire g0_b0__6_n_0;
  wire g0_b0__7_n_0;
  wire g0_b0__8_n_0;
  wire in_idle_mode_reg;
  wire in_normal_mode_reg;
  wire in_read_mode_reg;
  wire in_write_mode_reg;
  wire [3:0]in_write_mode_reg_0;
  wire inc_addr;
  wire inc_addr_r_reg;
  wire \ma_err_r_reg[0] ;
  wire \ma_err_r_reg[1] ;
  wire ma_wr_pop;
  wire ma_wr_pop_r_reg;
  wire [2:0]next_state;
  wire [6:0]p_0_in__2;
  wire [1:0]ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire \sl_berr_r_reg[0] ;
  wire [2:0]\sl_berr_r_reg[0]_0 ;
  wire \sl_den_r[0]_i_2_n_0 ;
  wire \sl_den_r[0]_i_3_n_0 ;
  wire \sl_den_r_reg[0] ;
  wire sl_drdy;
  wire sl_drdy__0;
  wire sl_dwe_r0__0;
  wire \sl_dwe_r_reg[0] ;
  wire [2:0]sl_iport0_o;
  wire sl_rst_mask;
  wire \sl_rst_r[0]_i_2_n_0 ;
  wire \sl_rst_r_reg[0] ;
  wire timeout_i_1_n_0;
  wire timeout_i_2_n_0;
  wire timer_rst_reg;
  wire wdc_eq_zero;

  LUT6 #(
    .INIT(64'hFFFBFB3F00080800)) 
    \active_sl_den_mask[0]_i_1 
       (.I0(sl_dwe_r0__0),
        .I1(\active_sl_den_mask[0]_i_2_n_0 ),
        .I2(next_state[1]),
        .I3(ram_empty_i_reg[1]),
        .I4(ram_empty_i_reg[0]),
        .I5(active_sl_den_mask),
        .O(\active_sl_den_mask_reg[0] ));
  LUT2 #(
    .INIT(4'h1)) 
    \active_sl_den_mask[0]_i_2 
       (.I0(next_state[0]),
        .I1(next_state[2]),
        .O(\active_sl_den_mask[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    auto_sl_drdy_i_1
       (.I0(g0_b0__2_n_0),
        .I1(g0_b0__1_n_0),
        .I2(auto_sl_drdy_reg_0),
        .O(auto_sl_drdy_reg));
  LUT6 #(
    .INIT(64'hFFFFFFEF04000000)) 
    clr_abort_rd_i_1
       (.I0(ram_empty_i_reg[1]),
        .I1(next_state[2]),
        .I2(next_state[1]),
        .I3(next_state[0]),
        .I4(ram_empty_i_reg[0]),
        .I5(clr_abort_rd),
        .O(clr_abort_rd_reg));
  LUT6 #(
    .INIT(64'hFFFFFEFF00400010)) 
    clr_rd_req_i_1
       (.I0(ram_empty_i_reg[1]),
        .I1(next_state[2]),
        .I2(next_state[0]),
        .I3(next_state[1]),
        .I4(ram_empty_i_reg[0]),
        .I5(clr_rd_req),
        .O(clr_rd_req_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1 
       (.I0(count_reg__0[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count[1]_i_1 
       (.I0(count_reg__0[0]),
        .I1(count_reg__0[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count[2]_i_1 
       (.I0(count_reg__0[0]),
        .I1(count_reg__0[1]),
        .I2(count_reg__0[2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count[3]_i_1 
       (.I0(count_reg__0[1]),
        .I1(count_reg__0[0]),
        .I2(count_reg__0[2]),
        .I3(count_reg__0[3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count[4]_i_1 
       (.I0(count_reg__0[2]),
        .I1(count_reg__0[0]),
        .I2(count_reg__0[1]),
        .I3(count_reg__0[3]),
        .I4(count_reg__0[4]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count[5]_i_1 
       (.I0(count_reg__0[3]),
        .I1(count_reg__0[1]),
        .I2(count_reg__0[0]),
        .I3(count_reg__0[2]),
        .I4(count_reg__0[4]),
        .I5(count_reg__0[5]),
        .O(p_0_in__2[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count[6]_i_1 
       (.I0(count_reg__0[4]),
        .I1(count_reg__0[2]),
        .I2(\count[6]_i_2_n_0 ),
        .I3(count_reg__0[3]),
        .I4(count_reg__0[5]),
        .I5(count_reg__0[6]),
        .O(p_0_in__2[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \count[6]_i_2 
       (.I0(count_reg__0[1]),
        .I1(count_reg__0[0]),
        .O(\count[6]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__2[0]),
        .Q(count_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__2[1]),
        .Q(count_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__2[2]),
        .Q(count_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__2[3]),
        .Q(count_reg__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__2[4]),
        .Q(count_reg__0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__2[5]),
        .Q(count_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(p_0_in__2[6]),
        .Q(count_reg__0[6]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF33020002)) 
    \current_state[0]_i_1 
       (.I0(\current_state[0]_i_2_n_0 ),
        .I1(\current_state_reg[3] ),
        .I2(Q[1]),
        .I3(\current_state_reg[3]_0 ),
        .I4(Q[0]),
        .I5(\current_state_reg[0]_0 ),
        .O(next_state[0]));
  LUT4 #(
    .INIT(16'h888F)) 
    \current_state[0]_i_2 
       (.I0(ack_timeout),
        .I1(Q[0]),
        .I2(auto_sl_drdy_reg_0),
        .I3(sl_drdy),
        .O(\current_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00C3DFDF00C3D3D3)) 
    \current_state[0]_i_7 
       (.I0(ram_empty_i_reg_0),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(ack_timeout),
        .I4(Q[0]),
        .I5(ram_full_i_reg),
        .O(\current_state_reg[0] ));
  LUT6 #(
    .INIT(64'hFFE4FFFF00E40000)) 
    \current_state[1]_i_1 
       (.I0(Q[2]),
        .I1(\current_state[1]_i_2_n_0 ),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\current_state[1]_i_3_n_0 ),
        .O(next_state[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFCBBB8BBB8)) 
    \current_state[1]_i_2 
       (.I0(ram_empty_i_reg_0),
        .I1(Q[1]),
        .I2(auto_sl_drdy_reg_0),
        .I3(sl_drdy),
        .I4(ack_timeout),
        .I5(Q[0]),
        .O(\current_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCAAAAFFF0AAAA)) 
    \current_state[1]_i_3 
       (.I0(Q[1]),
        .I1(\current_state[1]_i_4_n_0 ),
        .I2(\G_POS_EDGE.flag_reg ),
        .I3(\current_state[1]_i_6_n_0 ),
        .I4(\current_state_reg[3]_0 ),
        .I5(Q[3]),
        .O(\current_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5454AAEA54540040)) 
    \current_state[1]_i_4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ram_full_i_reg_0),
        .I3(wdc_eq_zero),
        .I4(Q[2]),
        .I5(\current_state[0]_i_2_n_0 ),
        .O(\current_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h3744377700000000)) 
    \current_state[1]_i_6 
       (.I0(sl_drdy__0),
        .I1(Q[1]),
        .I2(ack_timeout),
        .I3(Q[0]),
        .I4(ram_full_i_reg),
        .I5(Q[2]),
        .O(\current_state[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h001F1F1FFFFFFFFF)) 
    \current_state[2]_i_4 
       (.I0(auto_sl_drdy_reg_0),
        .I1(sl_drdy),
        .I2(\ctl_reg_reg[17] ),
        .I3(Q[0]),
        .I4(ack_timeout),
        .I5(Q[1]),
        .O(\current_state_reg[2] ));
  LUT6 #(
    .INIT(64'hFF00FBFAFF00FFFA)) 
    \current_state[3]_i_1 
       (.I0(\current_state_reg[2]_0 ),
        .I1(Q[0]),
        .I2(\current_state[3]_i_3_n_0 ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[2]),
        .O(next_state[2]));
  LUT6 #(
    .INIT(64'h4040404040400040)) 
    \current_state[3]_i_3 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\current_state[3]_i_4_n_0 ),
        .I4(sl_drdy),
        .I5(auto_sl_drdy_reg_0),
        .O(\current_state[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \current_state[3]_i_4 
       (.I0(Q[0]),
        .I1(ack_timeout),
        .O(\current_state[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    dec_wdc_r_i_1
       (.I0(g0_b0__6_n_0),
        .I1(g0_b0__5_n_0),
        .I2(dec_wdc),
        .O(dec_wdc_r_reg));
  LUT6 #(
    .INIT(64'hFFFBDDF700004100)) 
    g0_b0
       (.I0(next_state[0]),
        .I1(next_state[1]),
        .I2(ram_empty_i_reg[0]),
        .I3(next_state[2]),
        .I4(ram_empty_i_reg[1]),
        .I5(\sl_berr_r_reg[0]_0 [0]),
        .O(\ma_err_r_reg[0] ));
  LUT5 #(
    .INIT(32'h000C6308)) 
    g0_b0__0
       (.I0(next_state[0]),
        .I1(next_state[1]),
        .I2(ram_empty_i_reg[0]),
        .I3(next_state[2]),
        .I4(ram_empty_i_reg[1]),
        .O(g0_b0__0_n_0));
  LUT5 #(
    .INIT(32'h000C6314)) 
    g0_b0__1
       (.I0(next_state[0]),
        .I1(next_state[1]),
        .I2(ram_empty_i_reg[0]),
        .I3(next_state[2]),
        .I4(ram_empty_i_reg[1]),
        .O(g0_b0__1_n_0));
  LUT5 #(
    .INIT(32'h00084100)) 
    g0_b0__2
       (.I0(next_state[0]),
        .I1(next_state[1]),
        .I2(ram_empty_i_reg[0]),
        .I3(next_state[2]),
        .I4(ram_empty_i_reg[1]),
        .O(g0_b0__2_n_0));
  LUT5 #(
    .INIT(32'h00073EC4)) 
    g0_b0__3
       (.I0(next_state[0]),
        .I1(next_state[1]),
        .I2(ram_empty_i_reg[0]),
        .I3(next_state[2]),
        .I4(ram_empty_i_reg[1]),
        .O(g0_b0__3_n_0));
  LUT5 #(
    .INIT(32'h00040200)) 
    g0_b0__4
       (.I0(next_state[0]),
        .I1(next_state[1]),
        .I2(ram_empty_i_reg[0]),
        .I3(next_state[2]),
        .I4(ram_empty_i_reg[1]),
        .O(g0_b0__4_n_0));
  LUT5 #(
    .INIT(32'h00070EC4)) 
    g0_b0__5
       (.I0(next_state[0]),
        .I1(next_state[1]),
        .I2(ram_empty_i_reg[0]),
        .I3(next_state[2]),
        .I4(ram_empty_i_reg[1]),
        .O(g0_b0__5_n_0));
  LUT5 #(
    .INIT(32'h00010440)) 
    g0_b0__6
       (.I0(next_state[0]),
        .I1(next_state[1]),
        .I2(ram_empty_i_reg[0]),
        .I3(next_state[2]),
        .I4(ram_empty_i_reg[1]),
        .O(g0_b0__6_n_0));
  LUT5 #(
    .INIT(32'h00076FC4)) 
    g0_b0__7
       (.I0(next_state[0]),
        .I1(next_state[1]),
        .I2(ram_empty_i_reg[0]),
        .I3(next_state[2]),
        .I4(ram_empty_i_reg[1]),
        .O(g0_b0__7_n_0));
  LUT5 #(
    .INIT(32'h00070014)) 
    g0_b0__8
       (.I0(next_state[0]),
        .I1(next_state[1]),
        .I2(ram_empty_i_reg[0]),
        .I3(next_state[2]),
        .I4(ram_empty_i_reg[1]),
        .O(g0_b0__8_n_0));
  LUT6 #(
    .INIT(64'hFFFDF77D00010444)) 
    g0_b0__9
       (.I0(next_state[0]),
        .I1(next_state[1]),
        .I2(ram_empty_i_reg[0]),
        .I3(next_state[2]),
        .I4(ram_empty_i_reg[1]),
        .I5(SR),
        .O(timer_rst_reg));
  LUT6 #(
    .INIT(64'hFFFBDDF700080000)) 
    g0_b1
       (.I0(next_state[0]),
        .I1(next_state[1]),
        .I2(ram_empty_i_reg[0]),
        .I3(next_state[2]),
        .I4(ram_empty_i_reg[1]),
        .I5(\sl_berr_r_reg[0]_0 [1]),
        .O(\ma_err_r_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFEF900000010)) 
    in_idle_mode_i_1
       (.I0(ram_empty_i_reg[0]),
        .I1(ram_empty_i_reg[1]),
        .I2(next_state[1]),
        .I3(next_state[0]),
        .I4(next_state[2]),
        .I5(in_write_mode_reg_0[1]),
        .O(in_idle_mode_reg));
  LUT6 #(
    .INIT(64'hFFFFFEFF00010000)) 
    in_normal_mode_i_1
       (.I0(next_state[2]),
        .I1(ram_empty_i_reg[1]),
        .I2(ram_empty_i_reg[0]),
        .I3(next_state[0]),
        .I4(next_state[1]),
        .I5(in_write_mode_reg_0[0]),
        .O(in_normal_mode_reg));
  LUT6 #(
    .INIT(64'hFFFFFEFF00010000)) 
    in_read_mode_i_1
       (.I0(next_state[2]),
        .I1(ram_empty_i_reg[1]),
        .I2(next_state[0]),
        .I3(next_state[1]),
        .I4(ram_empty_i_reg[0]),
        .I5(in_write_mode_reg_0[2]),
        .O(in_read_mode_reg));
  LUT5 #(
    .INIT(32'hEFFF0400)) 
    in_write_mode_i_1
       (.I0(next_state[2]),
        .I1(ram_empty_i_reg[1]),
        .I2(next_state[1]),
        .I3(\current_state_reg[3]_1 ),
        .I4(in_write_mode_reg_0[3]),
        .O(in_write_mode_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    inc_addr_r_i_1
       (.I0(g0_b0__4_n_0),
        .I1(g0_b0__3_n_0),
        .I2(inc_addr),
        .O(inc_addr_r_reg));
  LUT6 #(
    .INIT(64'hFFFFFEEF00800000)) 
    ma_wr_pop_r_i_1
       (.I0(ram_empty_i_reg[0]),
        .I1(next_state[0]),
        .I2(next_state[1]),
        .I3(ram_empty_i_reg[1]),
        .I4(next_state[2]),
        .I5(ma_wr_pop),
        .O(ma_wr_pop_r_reg));
  LUT6 #(
    .INIT(64'hB800FFFFB8000000)) 
    \sl_berr_r[0]_i_1 
       (.I0(ram_empty_i_reg[1]),
        .I1(next_state[0]),
        .I2(next_state[2]),
        .I3(active_sl_den_mask),
        .I4(g0_b0__0_n_0),
        .I5(\sl_berr_r_reg[0]_0 [2]),
        .O(\sl_berr_r_reg[0] ));
  LUT6 #(
    .INIT(64'hB888FFFFB8880000)) 
    \sl_den_r[0]_i_1 
       (.I0(\sl_den_r[0]_i_2_n_0 ),
        .I1(next_state[1]),
        .I2(\sl_den_r[0]_i_3_n_0 ),
        .I3(\current_state_reg[3]_1 ),
        .I4(g0_b0__7_n_0),
        .I5(sl_iport0_o[1]),
        .O(\sl_den_r_reg[0] ));
  LUT5 #(
    .INIT(32'h00000060)) 
    \sl_den_r[0]_i_2 
       (.I0(ram_empty_i_reg[0]),
        .I1(next_state[2]),
        .I2(active_sl_den_mask),
        .I3(ram_empty_i_reg[1]),
        .I4(next_state[0]),
        .O(\sl_den_r[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \sl_den_r[0]_i_3 
       (.I0(next_state[2]),
        .I1(sl_dwe_r0__0),
        .I2(ram_empty_i_reg[1]),
        .O(\sl_den_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0040FFFF00400000)) 
    \sl_dwe_r[0]_i_1 
       (.I0(next_state[0]),
        .I1(ram_empty_i_reg[1]),
        .I2(sl_dwe_r0__0),
        .I3(next_state[1]),
        .I4(g0_b0__8_n_0),
        .I5(sl_iport0_o[2]),
        .O(\sl_dwe_r_reg[0] ));
  LUT6 #(
    .INIT(64'hFFF3FBFF00000800)) 
    \sl_rst_r[0]_i_1 
       (.I0(sl_rst_mask),
        .I1(\sl_rst_r[0]_i_2_n_0 ),
        .I2(ram_empty_i_reg[0]),
        .I3(next_state[0]),
        .I4(next_state[1]),
        .I5(sl_iport0_o[0]),
        .O(\sl_rst_r_reg[0] ));
  LUT2 #(
    .INIT(4'h1)) 
    \sl_rst_r[0]_i_2 
       (.I0(ram_empty_i_reg[1]),
        .I1(next_state[2]),
        .O(\sl_rst_r[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888888888888888)) 
    timeout_i_1
       (.I0(ack_timeout),
        .I1(SR),
        .I2(timeout_i_2_n_0),
        .I3(count_reg__0[2]),
        .I4(count_reg__0[3]),
        .I5(count_reg__0[4]),
        .O(timeout_i_1_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    timeout_i_2
       (.I0(count_reg__0[0]),
        .I1(count_reg__0[1]),
        .I2(count_reg__0[6]),
        .I3(count_reg__0[5]),
        .O(timeout_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    timeout_reg
       (.C(clk),
        .CE(1'b1),
        .D(timeout_i_1_n_0),
        .Q(ack_timeout),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "xsdbm_v2_0_1_bus_ctl_flg" *) 
module dbg_hub_CVxsdbm_v2_0_1_bus_ctl_flg
   (in_write_mode_reg,
    \current_state_reg[1] ,
    \G_NEG_EDGE.flag_reg ,
    \ctl_reg_en_reg[2] ,
    clk,
    clr_rd_req,
    \current_state_reg[0] ,
    ram_empty_i_reg,
    ack_timeout,
    auto_sl_drdy_reg,
    abort_rd_edge,
    next_state,
    \current_state_reg[1]_0 ,
    Q,
    \ctl_reg_reg[17] ,
    \ctl_reg_en_reg[2]_0 ,
    in_read_mode_reg);
  output in_write_mode_reg;
  output \current_state_reg[1] ;
  output \G_NEG_EDGE.flag_reg ;
  input \ctl_reg_en_reg[2] ;
  input clk;
  input clr_rd_req;
  input \current_state_reg[0] ;
  input ram_empty_i_reg;
  input ack_timeout;
  input auto_sl_drdy_reg;
  input abort_rd_edge;
  output [0:0]next_state;
  input [0:0]\current_state_reg[1]_0 ;
  input [4:0]Q;
  input [0:0]\ctl_reg_reg[17] ;
  input [0:0]\ctl_reg_en_reg[2]_0 ;
  input [1:0]in_read_mode_reg;

  wire \G_NEG_EDGE.flag_reg ;
  wire \G_POS_EDGE.flag_i_1_n_0 ;
  wire [4:0]Q;
  wire \U_RD_ABORT_FLAG/last_flag ;
  wire abort_rd_edge;
  wire ack_timeout;
  wire auto_sl_drdy_reg;
  wire clk;
  wire clr_rd_req;
  wire \ctl_reg_en_reg[2] ;
  wire [0:0]\ctl_reg_en_reg[2]_0 ;
  wire [0:0]\ctl_reg_reg[17] ;
  wire \current_state[2]_i_2_n_0 ;
  wire \current_state_reg[0] ;
  wire \current_state_reg[1] ;
  wire [0:0]\current_state_reg[1]_0 ;
  wire [1:0]in_read_mode_reg;
  wire in_write_mode_reg;
  wire [0:0]next_state;
  wire ram_empty_i_reg;
  wire rd_req_edge;

  LUT5 #(
    .INIT(32'hFFFF8A00)) 
    \G_NEG_EDGE.flag_i_1 
       (.I0(\U_RD_ABORT_FLAG/last_flag ),
        .I1(\ctl_reg_reg[17] ),
        .I2(\ctl_reg_en_reg[2]_0 ),
        .I3(in_read_mode_reg[1]),
        .I4(abort_rd_edge),
        .O(\G_NEG_EDGE.flag_reg ));
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    \G_POS_EDGE.flag_i_1 
       (.I0(\ctl_reg_reg[17] ),
        .I1(\ctl_reg_en_reg[2]_0 ),
        .I2(\U_RD_ABORT_FLAG/last_flag ),
        .I3(in_read_mode_reg[0]),
        .I4(rd_req_edge),
        .O(\G_POS_EDGE.flag_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \G_POS_EDGE.flag_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(clr_rd_req),
        .D(\G_POS_EDGE.flag_i_1_n_0 ),
        .Q(rd_req_edge));
  LUT6 #(
    .INIT(64'h00000000F7F7F000)) 
    \current_state[1]_i_5 
       (.I0(rd_req_edge),
        .I1(ram_empty_i_reg),
        .I2(Q[0]),
        .I3(ack_timeout),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\current_state_reg[1] ));
  LUT5 #(
    .INIT(32'hFF00CACA)) 
    \current_state[2]_i_1 
       (.I0(\current_state[2]_i_2_n_0 ),
        .I1(\current_state_reg[0] ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(next_state));
  LUT6 #(
    .INIT(64'hFFFF220200002202)) 
    \current_state[2]_i_2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ram_empty_i_reg),
        .I3(rd_req_edge),
        .I4(Q[2]),
        .I5(auto_sl_drdy_reg),
        .O(\current_state[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    last_flag_reg
       (.C(clk),
        .CE(1'b1),
        .D(\ctl_reg_en_reg[2] ),
        .Q(\U_RD_ABORT_FLAG/last_flag ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \sl_den_r[0]_i_4 
       (.I0(next_state),
        .I1(\current_state_reg[1]_0 ),
        .O(in_write_mode_reg));
endmodule

(* ORIG_REF_NAME = "xsdbm_v2_0_1_bus_ctl_flg" *) 
module dbg_hub_CVxsdbm_v2_0_1_bus_ctl_flg__parameterized0
   (\G_NEG_EDGE.flag_reg_0 ,
    \current_state_reg[2] ,
    \current_state_reg[0] ,
    last_flag_reg,
    clk,
    clr_abort_rd,
    wdc_eq_zero,
    ack_timeout,
    ram_full_i_reg,
    ram_full_i_reg_0,
    ram_empty_i_reg,
    Q,
    \ctl_reg_reg[17] );
  output \G_NEG_EDGE.flag_reg_0 ;
  output \current_state_reg[2] ;
  output \current_state_reg[0] ;
  input last_flag_reg;
  input clk;
  input clr_abort_rd;
  input wdc_eq_zero;
  input ack_timeout;
  input ram_full_i_reg;
  input ram_full_i_reg_0;
  input ram_empty_i_reg;
  input [4:0]Q;
  input [0:0]\ctl_reg_reg[17] ;

  wire \G_NEG_EDGE.flag_reg_0 ;
  wire [4:0]Q;
  wire ack_timeout;
  wire clk;
  wire clr_abort_rd;
  wire [0:0]\ctl_reg_reg[17] ;
  wire \current_state[0]_i_6_n_0 ;
  wire \current_state[2]_i_5_n_0 ;
  wire \current_state_reg[0] ;
  wire \current_state_reg[2] ;
  wire last_flag_reg;
  wire ram_empty_i_reg;
  wire ram_full_i_reg;
  wire ram_full_i_reg_0;
  wire wdc_eq_zero;

  FDCE #(
    .INIT(1'b0)) 
    \G_NEG_EDGE.flag_reg 
       (.C(clk),
        .CE(1'b1),
        .CLR(clr_abort_rd),
        .D(last_flag_reg),
        .Q(\G_NEG_EDGE.flag_reg_0 ));
  LUT5 #(
    .INIT(32'hF0AA00CC)) 
    \current_state[0]_i_5 
       (.I0(\current_state[0]_i_6_n_0 ),
        .I1(ram_empty_i_reg),
        .I2(Q[0]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(\current_state_reg[0] ));
  LUT6 #(
    .INIT(64'h1F1F1D0D5F5F5D4D)) 
    \current_state[0]_i_6 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(wdc_eq_zero),
        .I4(\G_NEG_EDGE.flag_reg_0 ),
        .I5(ack_timeout),
        .O(\current_state[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000303F000AAAA)) 
    \current_state[2]_i_3 
       (.I0(\current_state[2]_i_5_n_0 ),
        .I1(ram_full_i_reg),
        .I2(Q[0]),
        .I3(ack_timeout),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\current_state_reg[2] ));
  LUT5 #(
    .INIT(32'hFE00FEFF)) 
    \current_state[2]_i_5 
       (.I0(wdc_eq_zero),
        .I1(\G_NEG_EDGE.flag_reg_0 ),
        .I2(ram_full_i_reg_0),
        .I3(Q[0]),
        .I4(\ctl_reg_reg[17] ),
        .O(\current_state[2]_i_5_n_0 ));
endmodule

(* ORIG_REF_NAME = "xsdbm_v2_0_1_bus_mstr2sl_if" *) 
module dbg_hub_CVxsdbm_v2_0_1_bus_mstr2sl_if
   (sl_drdy,
    sl_drdy__0,
    clk,
    auto_sl_drdy,
    Q,
    sl_oport0_i);
  output sl_drdy;
  output sl_drdy__0;
  input clk;
  input auto_sl_drdy;
  output [15:0]Q;
  input [16:0]sl_oport0_i;

  wire [15:0]Q;
  wire auto_sl_drdy;
  wire clk;
  wire sl_drdy;
  wire sl_drdy__0;
  wire [16:0]sl_oport0_i;

  FDRE #(
    .INIT(1'b0)) 
    \MA_RD_DIN_O_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(sl_oport0_i[1]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MA_RD_DIN_O_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(sl_oport0_i[11]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MA_RD_DIN_O_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(sl_oport0_i[12]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MA_RD_DIN_O_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(sl_oport0_i[13]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MA_RD_DIN_O_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(sl_oport0_i[14]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MA_RD_DIN_O_reg[14] 
       (.C(clk),
        .CE(1'b1),
        .D(sl_oport0_i[15]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MA_RD_DIN_O_reg[15] 
       (.C(clk),
        .CE(1'b1),
        .D(sl_oport0_i[16]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MA_RD_DIN_O_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(sl_oport0_i[2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MA_RD_DIN_O_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(sl_oport0_i[3]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MA_RD_DIN_O_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(sl_oport0_i[4]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MA_RD_DIN_O_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(sl_oport0_i[5]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MA_RD_DIN_O_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(sl_oport0_i[6]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MA_RD_DIN_O_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(sl_oport0_i[7]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MA_RD_DIN_O_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(sl_oport0_i[8]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MA_RD_DIN_O_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(sl_oport0_i[9]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \MA_RD_DIN_O_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(sl_oport0_i[10]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    SL_DRDY_O_reg
       (.C(clk),
        .CE(1'b1),
        .D(sl_oport0_i[0]),
        .Q(sl_drdy),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \current_state[1]_i_7 
       (.I0(sl_drdy),
        .I1(auto_sl_drdy),
        .O(sl_drdy__0));
endmodule

(* ORIG_REF_NAME = "xsdbm_v2_0_1_cmd_decode" *) 
module dbg_hub_CVxsdbm_v2_0_1_cmd_decode
   (icn_cmd_dout_reg,
    iTDO_next,
    icn_cmd_dout_reg_0,
    shift_en,
    ma_rst,
    iSYNC,
    \state_reg[2] ,
    iDATA_CMD,
    iTDO_VEC_15,
    control_xsdb2icon,
    \state_reg[2]_0 ,
    SR,
    \stat_addr_bit_cnt_reg[6] ,
    \shift_bit_count_reg[0] ,
    control_icon2xsdb,
    E,
    AR,
    \shift_reg_in_reg[15] ,
    \shift_bit_count_reg[0]_0 ,
    \stat_reg_ld_reg[0] ,
    \ctl_reg_en_reg[0] ,
    \stat_reg_ld_reg[0]_0 ,
    \ctl_reg_en_reg[0]_0 ,
    \stat_reg_ld_reg[0]_1 ,
    \ctl_reg_en_reg[0]_1 ,
    \shift_reg_in_reg[17] ,
    \shift_reg_in_reg[0] ,
    \stat_reg_reg[0] ,
    D,
    m_bscan_tck);
  output icn_cmd_dout_reg;
  output iTDO_next;
  output icn_cmd_dout_reg_0;
  input shift_en;
  input ma_rst;
  input iSYNC;
  input \state_reg[2] ;
  input iDATA_CMD;
  input iTDO_VEC_15;
  input control_xsdb2icon;
  input \state_reg[2]_0 ;
  output [0:0]SR;
  output [0:0]\stat_addr_bit_cnt_reg[6] ;
  output [1:0]\shift_bit_count_reg[0] ;
  output [5:0]control_icon2xsdb;
  output [0:0]E;
  output [0:0]AR;
  output [0:0]\shift_reg_in_reg[15] ;
  output [0:0]\shift_bit_count_reg[0]_0 ;
  output [0:0]\stat_reg_ld_reg[0] ;
  output [0:0]\ctl_reg_en_reg[0] ;
  output [0:0]\stat_reg_ld_reg[0]_0 ;
  output [0:0]\ctl_reg_en_reg[0]_0 ;
  output [0:0]\stat_reg_ld_reg[0]_1 ;
  output [0:0]\ctl_reg_en_reg[0]_1 ;
  input [0:0]\shift_reg_in_reg[17] ;
  input [0:0]\shift_reg_in_reg[0] ;
  input [0:0]\stat_reg_reg[0] ;
  input [0:0]D;
  input [0:0]m_bscan_tck;

  wire [0:0]AR;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire \U_CTRL_OUT/p_55_in ;
  wire [5:0]control_icon2xsdb;
  wire control_xsdb2icon;
  wire \ctl_reg_en[0]_i_2_n_0 ;
  wire [0:0]\ctl_reg_en_reg[0] ;
  wire [0:0]\ctl_reg_en_reg[0]_0 ;
  wire [0:0]\ctl_reg_en_reg[0]_1 ;
  wire [1:0]iCOMMAND_GRP;
  wire [0:0]iCOMMAND_SEL;
  wire [3:0]iCORE_ID;
  wire iDATA_CMD;
  wire iSEL_n;
  wire \iSTAT_CNT[5]_i_4_n_0 ;
  wire iSYNC;
  wire iTARGET_CE;
  wire \iTARGET_reg_n_0_[10] ;
  wire \iTARGET_reg_n_0_[11] ;
  wire \iTARGET_reg_n_0_[8] ;
  wire \iTARGET_reg_n_0_[9] ;
  wire iTDO_VEC_15;
  wire iTDO_next;
  wire icn_cmd_dout_next_i_2_n_0;
  wire icn_cmd_dout_reg;
  wire icn_cmd_dout_reg_0;
  wire [0:0]m_bscan_tck;
  wire ma_rst;
  wire [1:0]\^shift_bit_count_reg[0] ;
  wire [0:0]\shift_bit_count_reg[0]_0 ;
  wire shift_en;
  wire [0:0]\shift_reg_in_reg[0] ;
  wire [0:0]\shift_reg_in_reg[15] ;
  wire [0:0]\shift_reg_in_reg[17] ;
  wire [0:0]\stat_addr_bit_cnt_reg[6] ;
  wire [0:0]\stat_reg_ld_reg[0] ;
  wire [0:0]\stat_reg_ld_reg[0]_0 ;
  wire [0:0]\stat_reg_ld_reg[0]_1 ;
  wire [0:0]\stat_reg_reg[0] ;
  wire \state_reg[2] ;
  wire \state_reg[2]_0 ;

  assign \shift_bit_count_reg[0] [1] = \^shift_bit_count_reg[0] [1];
  assign \shift_bit_count_reg[0] [0] = \stat_addr_bit_cnt_reg[6] ;
  LUT4 #(
    .INIT(16'hFBFF)) 
    \ctl_reg_en[0]_i_1 
       (.I0(\iTARGET_reg_n_0_[8] ),
        .I1(\iTARGET_reg_n_0_[10] ),
        .I2(\iTARGET_reg_n_0_[9] ),
        .I3(\ctl_reg_en[0]_i_2_n_0 ),
        .O(\ctl_reg_en_reg[0] ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \ctl_reg_en[0]_i_1__0 
       (.I0(\iTARGET_reg_n_0_[9] ),
        .I1(\iTARGET_reg_n_0_[10] ),
        .I2(\iTARGET_reg_n_0_[8] ),
        .I3(\ctl_reg_en[0]_i_2_n_0 ),
        .O(\ctl_reg_en_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \ctl_reg_en[0]_i_1__1 
       (.I0(\iTARGET_reg_n_0_[10] ),
        .I1(\iTARGET_reg_n_0_[9] ),
        .I2(\iTARGET_reg_n_0_[8] ),
        .I3(\ctl_reg_en[0]_i_2_n_0 ),
        .O(\ctl_reg_en_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \ctl_reg_en[0]_i_2 
       (.I0(iSYNC),
        .I1(\state_reg[2] ),
        .I2(\U_CTRL_OUT/p_55_in ),
        .I3(\iTARGET_reg_n_0_[11] ),
        .O(\ctl_reg_en[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ctl_reg_en[0]_i_3 
       (.I0(iCORE_ID[0]),
        .I1(iCORE_ID[1]),
        .I2(iCOMMAND_GRP[0]),
        .I3(iCOMMAND_GRP[1]),
        .I4(iCORE_ID[3]),
        .I5(iCORE_ID[2]),
        .O(\U_CTRL_OUT/p_55_in ));
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    \iSTAT_CNT[5]_i_1 
       (.I0(iCOMMAND_GRP[0]),
        .I1(iCORE_ID[3]),
        .I2(iCOMMAND_GRP[1]),
        .I3(iCOMMAND_SEL),
        .I4(\iSTAT_CNT[5]_i_4_n_0 ),
        .O(SR));
  LUT4 #(
    .INIT(16'h0001)) 
    \iSTAT_CNT[5]_i_3 
       (.I0(\iTARGET_reg_n_0_[9] ),
        .I1(\iTARGET_reg_n_0_[8] ),
        .I2(\iTARGET_reg_n_0_[11] ),
        .I3(\iTARGET_reg_n_0_[10] ),
        .O(iCOMMAND_SEL));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \iSTAT_CNT[5]_i_4 
       (.I0(iSYNC),
        .I1(\state_reg[2] ),
        .I2(iCORE_ID[0]),
        .I3(iCORE_ID[2]),
        .I4(iCORE_ID[1]),
        .O(\iSTAT_CNT[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \iTARGET[15]_i_1 
       (.I0(\state_reg[2] ),
        .I1(iDATA_CMD),
        .O(iTARGET_CE));
  LUT1 #(
    .INIT(2'h1)) 
    \iTARGET[15]_i_2 
       (.I0(\state_reg[2]_0 ),
        .O(iSEL_n));
  FDCE #(
    .INIT(1'b0)) 
    \iTARGET_reg[10] 
       (.C(m_bscan_tck),
        .CE(iTARGET_CE),
        .CLR(iSEL_n),
        .D(\iTARGET_reg_n_0_[11] ),
        .Q(\iTARGET_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \iTARGET_reg[11] 
       (.C(m_bscan_tck),
        .CE(iTARGET_CE),
        .CLR(iSEL_n),
        .D(iCORE_ID[0]),
        .Q(\iTARGET_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \iTARGET_reg[12] 
       (.C(m_bscan_tck),
        .CE(iTARGET_CE),
        .CLR(iSEL_n),
        .D(iCORE_ID[1]),
        .Q(iCORE_ID[0]));
  FDCE #(
    .INIT(1'b0)) 
    \iTARGET_reg[13] 
       (.C(m_bscan_tck),
        .CE(iTARGET_CE),
        .CLR(iSEL_n),
        .D(iCORE_ID[2]),
        .Q(iCORE_ID[1]));
  FDCE #(
    .INIT(1'b0)) 
    \iTARGET_reg[14] 
       (.C(m_bscan_tck),
        .CE(iTARGET_CE),
        .CLR(iSEL_n),
        .D(iCORE_ID[3]),
        .Q(iCORE_ID[2]));
  FDCE #(
    .INIT(1'b0)) 
    \iTARGET_reg[15] 
       (.C(m_bscan_tck),
        .CE(iTARGET_CE),
        .CLR(iSEL_n),
        .D(D),
        .Q(iCORE_ID[3]));
  FDCE #(
    .INIT(1'b0)) 
    \iTARGET_reg[6] 
       (.C(m_bscan_tck),
        .CE(iTARGET_CE),
        .CLR(iSEL_n),
        .D(iCOMMAND_GRP[1]),
        .Q(iCOMMAND_GRP[0]));
  FDCE #(
    .INIT(1'b0)) 
    \iTARGET_reg[7] 
       (.C(m_bscan_tck),
        .CE(iTARGET_CE),
        .CLR(iSEL_n),
        .D(\iTARGET_reg_n_0_[8] ),
        .Q(iCOMMAND_GRP[1]));
  FDCE #(
    .INIT(1'b0)) 
    \iTARGET_reg[8] 
       (.C(m_bscan_tck),
        .CE(iTARGET_CE),
        .CLR(iSEL_n),
        .D(\iTARGET_reg_n_0_[9] ),
        .Q(\iTARGET_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \iTARGET_reg[9] 
       (.C(m_bscan_tck),
        .CE(iTARGET_CE),
        .CLR(iSEL_n),
        .D(\iTARGET_reg_n_0_[10] ),
        .Q(\iTARGET_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h8000000380000000)) 
    iTDO_i_1
       (.I0(iTDO_VEC_15),
        .I1(iCORE_ID[0]),
        .I2(iCORE_ID[1]),
        .I3(iCORE_ID[2]),
        .I4(iCORE_ID[3]),
        .I5(control_xsdb2icon),
        .O(iTDO_next));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    icn_cmd_dout_i_10
       (.I0(\shift_reg_in_reg[0] ),
        .I1(shift_en),
        .I2(\ctl_reg_en[0]_i_2_n_0 ),
        .I3(\iTARGET_reg_n_0_[8] ),
        .I4(\iTARGET_reg_n_0_[9] ),
        .I5(\iTARGET_reg_n_0_[10] ),
        .O(icn_cmd_dout_reg));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    icn_cmd_dout_i_5
       (.I0(\iTARGET_reg_n_0_[10] ),
        .I1(\iTARGET_reg_n_0_[9] ),
        .I2(\iTARGET_reg_n_0_[8] ),
        .I3(\ctl_reg_en[0]_i_2_n_0 ),
        .I4(shift_en),
        .I5(\stat_reg_reg[0] ),
        .O(icn_cmd_dout_reg_0));
  LUT4 #(
    .INIT(16'h4000)) 
    icn_cmd_dout_next__1_i_1
       (.I0(\iTARGET_reg_n_0_[8] ),
        .I1(\iTARGET_reg_n_0_[9] ),
        .I2(\iTARGET_reg_n_0_[10] ),
        .I3(\ctl_reg_en[0]_i_2_n_0 ),
        .O(\^shift_bit_count_reg[0] [1]));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    icn_cmd_dout_next_i_1
       (.I0(icn_cmd_dout_next_i_2_n_0),
        .I1(\iTARGET_reg_n_0_[10] ),
        .I2(\iTARGET_reg_n_0_[11] ),
        .I3(\iTARGET_reg_n_0_[8] ),
        .I4(\iTARGET_reg_n_0_[9] ),
        .O(\stat_addr_bit_cnt_reg[6] ));
  LUT3 #(
    .INIT(8'h80)) 
    icn_cmd_dout_next_i_2
       (.I0(\U_CTRL_OUT/p_55_in ),
        .I1(\state_reg[2] ),
        .I2(iSYNC),
        .O(icn_cmd_dout_next_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1 
       (.I0(control_icon2xsdb[4]),
        .I1(ma_rst),
        .O(AR));
  LUT2 #(
    .INIT(4'h7)) 
    \shift_bit_count[3]_i_1__0 
       (.I0(\^shift_bit_count_reg[0] [1]),
        .I1(\shift_reg_in_reg[17] ),
        .O(\shift_bit_count_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    shift_en_i_1
       (.I0(\iTARGET_reg_n_0_[8] ),
        .I1(\iTARGET_reg_n_0_[9] ),
        .I2(\iTARGET_reg_n_0_[10] ),
        .I3(\ctl_reg_en[0]_i_2_n_0 ),
        .O(control_icon2xsdb[1]));
  LUT4 #(
    .INIT(16'h4000)) 
    shift_en_i_1__0
       (.I0(\iTARGET_reg_n_0_[10] ),
        .I1(\iTARGET_reg_n_0_[9] ),
        .I2(\iTARGET_reg_n_0_[8] ),
        .I3(\ctl_reg_en[0]_i_2_n_0 ),
        .O(control_icon2xsdb[2]));
  LUT4 #(
    .INIT(16'h8000)) 
    shift_en_i_1__1
       (.I0(\iTARGET_reg_n_0_[10] ),
        .I1(\iTARGET_reg_n_0_[9] ),
        .I2(\iTARGET_reg_n_0_[8] ),
        .I3(\ctl_reg_en[0]_i_2_n_0 ),
        .O(control_icon2xsdb[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \shift_reg_in[15]_i_1 
       (.I0(\^shift_bit_count_reg[0] [1]),
        .I1(\shift_reg_in_reg[17] ),
        .O(E));
  LUT2 #(
    .INIT(4'h2)) 
    \shift_reg_in[15]_i_1__0 
       (.I0(\^shift_bit_count_reg[0] [1]),
        .I1(\shift_reg_in_reg[17] ),
        .O(\shift_reg_in_reg[15] ));
  LUT4 #(
    .INIT(16'h4000)) 
    \shift_reg_in[17]_i_1 
       (.I0(\iTARGET_reg_n_0_[9] ),
        .I1(\iTARGET_reg_n_0_[10] ),
        .I2(\iTARGET_reg_n_0_[8] ),
        .I3(\ctl_reg_en[0]_i_2_n_0 ),
        .O(control_icon2xsdb[4]));
  LUT4 #(
    .INIT(16'h1000)) 
    \shift_reg_in[1]_i_1__3 
       (.I0(\iTARGET_reg_n_0_[10] ),
        .I1(\iTARGET_reg_n_0_[9] ),
        .I2(\iTARGET_reg_n_0_[8] ),
        .I3(\ctl_reg_en[0]_i_2_n_0 ),
        .O(control_icon2xsdb[0]));
  LUT4 #(
    .INIT(16'h0400)) 
    \shift_reg_in[27]_i_1 
       (.I0(\iTARGET_reg_n_0_[8] ),
        .I1(\iTARGET_reg_n_0_[10] ),
        .I2(\iTARGET_reg_n_0_[9] ),
        .I3(\ctl_reg_en[0]_i_2_n_0 ),
        .O(control_icon2xsdb[3]));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \stat_reg_ld[0]_i_1 
       (.I0(\iTARGET_reg_n_0_[8] ),
        .I1(\iTARGET_reg_n_0_[9] ),
        .I2(\iTARGET_reg_n_0_[10] ),
        .I3(\ctl_reg_en[0]_i_2_n_0 ),
        .O(\stat_reg_ld_reg[0] ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    \stat_reg_ld[0]_i_1__0 
       (.I0(\iTARGET_reg_n_0_[10] ),
        .I1(\iTARGET_reg_n_0_[9] ),
        .I2(\iTARGET_reg_n_0_[8] ),
        .I3(\ctl_reg_en[0]_i_2_n_0 ),
        .O(\stat_reg_ld_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \stat_reg_ld[0]_i_1__1 
       (.I0(\iTARGET_reg_n_0_[10] ),
        .I1(\iTARGET_reg_n_0_[9] ),
        .I2(\iTARGET_reg_n_0_[8] ),
        .I3(\ctl_reg_en[0]_i_2_n_0 ),
        .O(\stat_reg_ld_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "xsdbm_v2_0_1_ctl_reg" *) 
module dbg_hub_CVxsdbm_v2_0_1_ctl_reg
   (sl_rst_mask,
    CLK,
    clk,
    out,
    AR,
    \iTARGET_reg[10] ,
    control_icon2xsdb,
    iTDI_reg_reg);
  output sl_rst_mask;
  input CLK;
  input clk;
  output [0:0]out;
  output [0:0]AR;
  input [0:0]\iTARGET_reg[10] ;
  input [0:0]control_icon2xsdb;
  input [0:0]iTDI_reg_reg;

  wire [0:0]AR;
  wire CLK;
  wire clk;
  wire [0:0]control_icon2xsdb;
  wire \ctl_reg[0]_i_1_n_0 ;
  wire \ctl_reg[1]_i_1_n_0 ;
  wire [1:0]ctl_reg_en;
  wire [0:0]\iTARGET_reg[10] ;
  wire [0:0]iTDI_reg_reg;
  (* async_reg = "true" *) wire [1:0]shift_reg_in;
  wire sl_rst_mask;

  assign out[0] = shift_reg_in[0];
  LUT4 #(
    .INIT(16'hBF80)) 
    \ctl_reg[0]_i_1 
       (.I0(shift_reg_in[0]),
        .I1(ctl_reg_en[0]),
        .I2(ctl_reg_en[1]),
        .I3(AR),
        .O(\ctl_reg[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \ctl_reg[1]_i_1 
       (.I0(shift_reg_in[1]),
        .I1(ctl_reg_en[0]),
        .I2(ctl_reg_en[1]),
        .I3(sl_rst_mask),
        .O(\ctl_reg[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_en_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\iTARGET_reg[10] ),
        .Q(ctl_reg_en[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_en_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(ctl_reg_en[0]),
        .Q(ctl_reg_en[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\ctl_reg[0]_i_1_n_0 ),
        .Q(AR),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\ctl_reg[1]_i_1_n_0 ),
        .Q(sl_rst_mask),
        .R(1'b0));
  initial assign \shift_reg_in_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[0] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .D(shift_reg_in[1]),
        .Q(shift_reg_in[0]),
        .R(1'b0));
  initial assign \shift_reg_in_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[1] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .D(iTDI_reg_reg),
        .Q(shift_reg_in[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbm_v2_0_1_ctl_reg" *) 
module dbg_hub_CVxsdbm_v2_0_1_ctl_reg__parameterized0
   (wdc_eq_zero_reg,
    sl_dwe_r0__0,
    burst_wd_in_rdy_rise_edge_reg,
    burst_wd_in_rdy_rise_edge,
    burst_wd_in_rdy_last,
    CLK,
    clk,
    D,
    Q,
    burst_wd_in_rdy_last_reg,
    \iTARGET_reg[8] ,
    control_icon2xsdb,
    iTDI_reg_reg,
    AR);
  output wdc_eq_zero_reg;
  output sl_dwe_r0__0;
  output burst_wd_in_rdy_rise_edge_reg;
  input burst_wd_in_rdy_rise_edge;
  input burst_wd_in_rdy_last;
  input CLK;
  input clk;
  output [0:0]D;
  output [18:0]Q;
  output [0:0]burst_wd_in_rdy_last_reg;
  input [0:0]\iTARGET_reg[8] ;
  input [0:0]control_icon2xsdb;
  input [0:0]iTDI_reg_reg;
  input [0:0]AR;

  wire [0:0]AR;
  wire CLK;
  wire [18:0]Q;
  wire broadcast_en;
  wire burst_wd_in_rdy_last;
  wire [0:0]burst_wd_in_rdy_last_reg;
  wire burst_wd_in_rdy_rise_edge;
  wire burst_wd_in_rdy_rise_edge_reg;
  wire clk;
  wire [0:0]control_icon2xsdb;
  wire \ctl_reg[27]_i_1_n_0 ;
  wire [1:0]ctl_reg_en;
  wire \ctl_reg_reg_n_0_[21] ;
  wire \ctl_reg_reg_n_0_[22] ;
  wire \ctl_reg_reg_n_0_[23] ;
  wire \ctl_reg_reg_n_0_[24] ;
  wire \ctl_reg_reg_n_0_[25] ;
  wire \ctl_reg_reg_n_0_[26] ;
  wire \ctl_reg_reg_n_0_[27] ;
  wire [0:0]\iTARGET_reg[8] ;
  wire [0:0]iTDI_reg_reg;
  (* async_reg = "true" *) wire [27:0]shift_reg_in;
  wire sl_dwe_r0__0;
  wire \sl_dwe_r[0]_i_3_n_0 ;
  wire [0:0]sl_sel;
  wire wdc_eq_zero_i_6_n_0;
  wire wdc_eq_zero_i_7_n_0;
  wire wdc_eq_zero_i_9_n_0;
  wire wdc_eq_zero_reg;

  assign D[0] = shift_reg_in[0];
  LUT2 #(
    .INIT(4'h2)) 
    burst_wd_in_rdy_rise_edge_i_1
       (.I0(burst_wd_in_rdy_last_reg),
        .I1(burst_wd_in_rdy_last),
        .O(burst_wd_in_rdy_rise_edge_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \ctl_reg[27]_i_1 
       (.I0(ctl_reg_en[0]),
        .I1(ctl_reg_en[1]),
        .O(\ctl_reg[27]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_en_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\iTARGET_reg[8] ),
        .Q(ctl_reg_en[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_en_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(ctl_reg_en[0]),
        .Q(ctl_reg_en[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_en_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(ctl_reg_en[1]),
        .Q(burst_wd_in_rdy_last_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[0] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[0]),
        .Q(Q[0]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[10] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[10]),
        .Q(Q[10]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[11] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[11]),
        .Q(Q[11]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[12] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[12]),
        .Q(Q[12]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[13] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[13]),
        .Q(Q[13]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[14] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[14]),
        .Q(Q[14]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[15] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[15]),
        .Q(Q[15]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[16] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[16]),
        .Q(Q[16]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[17] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[17]),
        .Q(Q[17]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[18] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[18]),
        .Q(Q[18]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[19] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[19]),
        .Q(broadcast_en),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[1] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[1]),
        .Q(Q[1]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[20] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[20]),
        .Q(sl_sel),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[21] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[21]),
        .Q(\ctl_reg_reg_n_0_[21] ),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[22] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[22]),
        .Q(\ctl_reg_reg_n_0_[22] ),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[23] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[23]),
        .Q(\ctl_reg_reg_n_0_[23] ),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[24] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[24]),
        .Q(\ctl_reg_reg_n_0_[24] ),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[25] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[25]),
        .Q(\ctl_reg_reg_n_0_[25] ),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[26] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[26]),
        .Q(\ctl_reg_reg_n_0_[26] ),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[27] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[27]),
        .Q(\ctl_reg_reg_n_0_[27] ),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[2] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[2]),
        .Q(Q[2]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[3] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[3]),
        .Q(Q[3]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[4] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[4]),
        .Q(Q[4]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[5] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[5]),
        .Q(Q[5]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[6] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[6]),
        .Q(Q[6]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[7] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[7]),
        .Q(Q[7]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[8] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[8]),
        .Q(Q[8]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[9] 
       (.C(clk),
        .CE(\ctl_reg[27]_i_1_n_0 ),
        .D(shift_reg_in[9]),
        .Q(Q[9]),
        .R(AR));
  initial assign \shift_reg_in_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[0] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[1]),
        .Q(shift_reg_in[0]));
  initial assign \shift_reg_in_reg[10] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[10] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[11]),
        .Q(shift_reg_in[10]));
  initial assign \shift_reg_in_reg[11] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[11] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[12]),
        .Q(shift_reg_in[11]));
  initial assign \shift_reg_in_reg[12] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[12] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[13]),
        .Q(shift_reg_in[12]));
  initial assign \shift_reg_in_reg[13] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[13] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[14]),
        .Q(shift_reg_in[13]));
  initial assign \shift_reg_in_reg[14] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[14] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[15]),
        .Q(shift_reg_in[14]));
  initial assign \shift_reg_in_reg[15] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[15] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[16]),
        .Q(shift_reg_in[15]));
  initial assign \shift_reg_in_reg[16] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[16] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[17]),
        .Q(shift_reg_in[16]));
  initial assign \shift_reg_in_reg[17] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[17] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[18]),
        .Q(shift_reg_in[17]));
  initial assign \shift_reg_in_reg[18] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[18] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[19]),
        .Q(shift_reg_in[18]));
  initial assign \shift_reg_in_reg[19] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[19] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[20]),
        .Q(shift_reg_in[19]));
  initial assign \shift_reg_in_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[1] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[2]),
        .Q(shift_reg_in[1]));
  initial assign \shift_reg_in_reg[20] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[20] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[21]),
        .Q(shift_reg_in[20]));
  initial assign \shift_reg_in_reg[21] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[21] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[22]),
        .Q(shift_reg_in[21]));
  initial assign \shift_reg_in_reg[22] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[22] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[23]),
        .Q(shift_reg_in[22]));
  initial assign \shift_reg_in_reg[23] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[23] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[24]),
        .Q(shift_reg_in[23]));
  initial assign \shift_reg_in_reg[24] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[24] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[25]),
        .Q(shift_reg_in[24]));
  initial assign \shift_reg_in_reg[25] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[25] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[26]),
        .Q(shift_reg_in[25]));
  initial assign \shift_reg_in_reg[26] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[26] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[27]),
        .Q(shift_reg_in[26]));
  initial assign \shift_reg_in_reg[27] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[27] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(iTDI_reg_reg),
        .Q(shift_reg_in[27]));
  initial assign \shift_reg_in_reg[2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[2] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[3]),
        .Q(shift_reg_in[2]));
  initial assign \shift_reg_in_reg[3] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[3] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[4]),
        .Q(shift_reg_in[3]));
  initial assign \shift_reg_in_reg[4] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[4] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[5]),
        .Q(shift_reg_in[4]));
  initial assign \shift_reg_in_reg[5] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[5] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[6]),
        .Q(shift_reg_in[5]));
  initial assign \shift_reg_in_reg[6] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[6] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[7]),
        .Q(shift_reg_in[6]));
  initial assign \shift_reg_in_reg[7] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[7] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[8]),
        .Q(shift_reg_in[7]));
  initial assign \shift_reg_in_reg[8] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[8] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[9]),
        .Q(shift_reg_in[8]));
  initial assign \shift_reg_in_reg[9] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[9] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[10]),
        .Q(shift_reg_in[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \sl_dwe_r[0]_i_2 
       (.I0(\sl_dwe_r[0]_i_3_n_0 ),
        .I1(\ctl_reg_reg_n_0_[27] ),
        .I2(\ctl_reg_reg_n_0_[26] ),
        .I3(\ctl_reg_reg_n_0_[25] ),
        .I4(\ctl_reg_reg_n_0_[24] ),
        .I5(broadcast_en),
        .O(sl_dwe_r0__0));
  LUT4 #(
    .INIT(16'h0001)) 
    \sl_dwe_r[0]_i_3 
       (.I0(\ctl_reg_reg_n_0_[21] ),
        .I1(sl_sel),
        .I2(\ctl_reg_reg_n_0_[23] ),
        .I3(\ctl_reg_reg_n_0_[22] ),
        .O(\sl_dwe_r[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    wdc_eq_zero_i_3
       (.I0(Q[0]),
        .I1(burst_wd_in_rdy_rise_edge),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(wdc_eq_zero_i_6_n_0),
        .I5(wdc_eq_zero_i_7_n_0),
        .O(wdc_eq_zero_reg));
  LUT5 #(
    .INIT(32'h00010000)) 
    wdc_eq_zero_i_6
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(wdc_eq_zero_i_9_n_0),
        .O(wdc_eq_zero_i_6_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    wdc_eq_zero_i_7
       (.I0(Q[11]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(Q[16]),
        .I5(Q[15]),
        .O(wdc_eq_zero_i_7_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    wdc_eq_zero_i_9
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[7]),
        .O(wdc_eq_zero_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "xsdbm_v2_0_1_ctl_reg" *) 
module dbg_hub_CVxsdbm_v2_0_1_ctl_reg__parameterized1
   (icn_cmd_dout_next,
    fifo_rd_en,
    last_flag_reg,
    addr_in_rdy_rise_edge_reg,
    \iTARGET_reg[10] ,
    shift_en_reg,
    \shift_reg_in_reg[0]_0 ,
    \iTARGET_reg[10]_0 ,
    shift_en_reg_0,
    shift_reg_ld__1,
    addr_in_rdy_last,
    CLK,
    clk,
    out,
    SR,
    addr_in_rdy_last_reg,
    last_flag_reg_0,
    control_icon2xsdb,
    D,
    \iTARGET_reg[8] ,
    \iTARGET_reg[9] ,
    iTDI_reg_reg,
    AR);
  output icn_cmd_dout_next;
  output fifo_rd_en;
  output last_flag_reg;
  output addr_in_rdy_rise_edge_reg;
  input \iTARGET_reg[10] ;
  input shift_en_reg;
  input \shift_reg_in_reg[0]_0 ;
  input \iTARGET_reg[10]_0 ;
  input shift_en_reg_0;
  input shift_reg_ld__1;
  input addr_in_rdy_last;
  input CLK;
  input clk;
  output [0:0]out;
  output [0:0]SR;
  output [0:0]addr_in_rdy_last_reg;
  output [17:0]last_flag_reg_0;
  input [1:0]control_icon2xsdb;
  input [0:0]D;
  input [0:0]\iTARGET_reg[8] ;
  input [0:0]\iTARGET_reg[9] ;
  input [0:0]iTDI_reg_reg;
  input [0:0]AR;

  wire [0:0]AR;
  wire CLK;
  wire [0:0]D;
  wire [0:0]SR;
  wire addr_in_rdy_last;
  wire [0:0]addr_in_rdy_last_reg;
  wire addr_in_rdy_rise_edge_reg;
  wire clk;
  wire [1:0]control_icon2xsdb;
  wire \ctl_reg[17]_i_1_n_0 ;
  wire [1:0]ctl_reg_en;
  wire fifo_rd_en;
  wire \iTARGET_reg[10] ;
  wire \iTARGET_reg[10]_0 ;
  wire [0:0]\iTARGET_reg[8] ;
  wire [0:0]\iTARGET_reg[9] ;
  wire [0:0]iTDI_reg_reg;
  wire icn_cmd_dout_i_2_n_0;
  wire icn_cmd_dout_next;
  wire last_flag_reg;
  wire [17:0]last_flag_reg_0;
  wire shift_en_reg;
  wire shift_en_reg_0;
  (* async_reg = "true" *) wire [17:0]shift_reg_in;
  wire \shift_reg_in_reg[0]_0 ;
  wire shift_reg_ld__1;

  assign out[0] = shift_reg_in[17];
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    addr_in_rdy_rise_edge_i_1
       (.I0(addr_in_rdy_last_reg),
        .I1(addr_in_rdy_last),
        .O(addr_in_rdy_rise_edge_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \ctl_reg[17]_i_1 
       (.I0(ctl_reg_en[0]),
        .I1(ctl_reg_en[1]),
        .O(\ctl_reg[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_en_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\iTARGET_reg[9] ),
        .Q(ctl_reg_en[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_en_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(ctl_reg_en[0]),
        .Q(ctl_reg_en[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_en_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(ctl_reg_en[1]),
        .Q(addr_in_rdy_last_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[0] 
       (.C(clk),
        .CE(\ctl_reg[17]_i_1_n_0 ),
        .D(shift_reg_in[0]),
        .Q(last_flag_reg_0[0]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[10] 
       (.C(clk),
        .CE(\ctl_reg[17]_i_1_n_0 ),
        .D(shift_reg_in[10]),
        .Q(last_flag_reg_0[10]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[11] 
       (.C(clk),
        .CE(\ctl_reg[17]_i_1_n_0 ),
        .D(shift_reg_in[11]),
        .Q(last_flag_reg_0[11]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[12] 
       (.C(clk),
        .CE(\ctl_reg[17]_i_1_n_0 ),
        .D(shift_reg_in[12]),
        .Q(last_flag_reg_0[12]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[13] 
       (.C(clk),
        .CE(\ctl_reg[17]_i_1_n_0 ),
        .D(shift_reg_in[13]),
        .Q(last_flag_reg_0[13]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[14] 
       (.C(clk),
        .CE(\ctl_reg[17]_i_1_n_0 ),
        .D(shift_reg_in[14]),
        .Q(last_flag_reg_0[14]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[15] 
       (.C(clk),
        .CE(\ctl_reg[17]_i_1_n_0 ),
        .D(shift_reg_in[15]),
        .Q(last_flag_reg_0[15]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[16] 
       (.C(clk),
        .CE(\ctl_reg[17]_i_1_n_0 ),
        .D(shift_reg_in[16]),
        .Q(last_flag_reg_0[16]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[17] 
       (.C(clk),
        .CE(\ctl_reg[17]_i_1_n_0 ),
        .D(shift_reg_in[17]),
        .Q(last_flag_reg_0[17]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[1] 
       (.C(clk),
        .CE(\ctl_reg[17]_i_1_n_0 ),
        .D(shift_reg_in[1]),
        .Q(last_flag_reg_0[1]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[2] 
       (.C(clk),
        .CE(\ctl_reg[17]_i_1_n_0 ),
        .D(shift_reg_in[2]),
        .Q(last_flag_reg_0[2]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[3] 
       (.C(clk),
        .CE(\ctl_reg[17]_i_1_n_0 ),
        .D(shift_reg_in[3]),
        .Q(last_flag_reg_0[3]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[4] 
       (.C(clk),
        .CE(\ctl_reg[17]_i_1_n_0 ),
        .D(shift_reg_in[4]),
        .Q(last_flag_reg_0[4]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[5] 
       (.C(clk),
        .CE(\ctl_reg[17]_i_1_n_0 ),
        .D(shift_reg_in[5]),
        .Q(last_flag_reg_0[5]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[6] 
       (.C(clk),
        .CE(\ctl_reg[17]_i_1_n_0 ),
        .D(shift_reg_in[6]),
        .Q(last_flag_reg_0[6]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[7] 
       (.C(clk),
        .CE(\ctl_reg[17]_i_1_n_0 ),
        .D(shift_reg_in[7]),
        .Q(last_flag_reg_0[7]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[8] 
       (.C(clk),
        .CE(\ctl_reg[17]_i_1_n_0 ),
        .D(shift_reg_in[8]),
        .Q(last_flag_reg_0[8]),
        .R(AR));
  FDRE #(
    .INIT(1'b0)) 
    \ctl_reg_reg[9] 
       (.C(clk),
        .CE(\ctl_reg[17]_i_1_n_0 ),
        .D(shift_reg_in[9]),
        .Q(last_flag_reg_0[9]),
        .R(AR));
  LUT3 #(
    .INIT(8'h40)) 
    \gc0.count_d1[3]_i_2 
       (.I0(shift_reg_in[17]),
        .I1(\iTARGET_reg[8] ),
        .I2(shift_reg_ld__1),
        .O(fifo_rd_en));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    icn_cmd_dout_i_1
       (.I0(\iTARGET_reg[10] ),
        .I1(icn_cmd_dout_i_2_n_0),
        .I2(shift_en_reg),
        .I3(\shift_reg_in_reg[0]_0 ),
        .I4(\iTARGET_reg[10]_0 ),
        .I5(shift_en_reg_0),
        .O(icn_cmd_dout_next));
  LUT4 #(
    .INIT(16'hF888)) 
    icn_cmd_dout_i_2
       (.I0(shift_reg_in[0]),
        .I1(control_icon2xsdb[1]),
        .I2(D),
        .I3(control_icon2xsdb[0]),
        .O(icn_cmd_dout_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    last_flag_i_1
       (.I0(addr_in_rdy_last_reg),
        .I1(last_flag_reg_0[17]),
        .O(last_flag_reg));
  LUT2 #(
    .INIT(4'hB)) 
    \shift_bit_count[3]_i_1 
       (.I0(shift_reg_in[17]),
        .I1(\iTARGET_reg[8] ),
        .O(SR));
  initial assign \shift_reg_in_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[0] 
       (.C(CLK),
        .CE(control_icon2xsdb[1]),
        .CLR(AR),
        .D(shift_reg_in[1]),
        .Q(shift_reg_in[0]));
  initial assign \shift_reg_in_reg[10] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[10] 
       (.C(CLK),
        .CE(control_icon2xsdb[1]),
        .CLR(AR),
        .D(shift_reg_in[11]),
        .Q(shift_reg_in[10]));
  initial assign \shift_reg_in_reg[11] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[11] 
       (.C(CLK),
        .CE(control_icon2xsdb[1]),
        .CLR(AR),
        .D(shift_reg_in[12]),
        .Q(shift_reg_in[11]));
  initial assign \shift_reg_in_reg[12] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[12] 
       (.C(CLK),
        .CE(control_icon2xsdb[1]),
        .CLR(AR),
        .D(shift_reg_in[13]),
        .Q(shift_reg_in[12]));
  initial assign \shift_reg_in_reg[13] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[13] 
       (.C(CLK),
        .CE(control_icon2xsdb[1]),
        .CLR(AR),
        .D(shift_reg_in[14]),
        .Q(shift_reg_in[13]));
  initial assign \shift_reg_in_reg[14] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[14] 
       (.C(CLK),
        .CE(control_icon2xsdb[1]),
        .CLR(AR),
        .D(shift_reg_in[15]),
        .Q(shift_reg_in[14]));
  initial assign \shift_reg_in_reg[15] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[15] 
       (.C(CLK),
        .CE(control_icon2xsdb[1]),
        .CLR(AR),
        .D(shift_reg_in[16]),
        .Q(shift_reg_in[15]));
  initial assign \shift_reg_in_reg[16] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[16] 
       (.C(CLK),
        .CE(control_icon2xsdb[1]),
        .CLR(AR),
        .D(shift_reg_in[17]),
        .Q(shift_reg_in[16]));
  initial assign \shift_reg_in_reg[17] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[17] 
       (.C(CLK),
        .CE(control_icon2xsdb[1]),
        .CLR(AR),
        .D(iTDI_reg_reg),
        .Q(shift_reg_in[17]));
  initial assign \shift_reg_in_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[1] 
       (.C(CLK),
        .CE(control_icon2xsdb[1]),
        .CLR(AR),
        .D(shift_reg_in[2]),
        .Q(shift_reg_in[1]));
  initial assign \shift_reg_in_reg[2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[2] 
       (.C(CLK),
        .CE(control_icon2xsdb[1]),
        .CLR(AR),
        .D(shift_reg_in[3]),
        .Q(shift_reg_in[2]));
  initial assign \shift_reg_in_reg[3] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[3] 
       (.C(CLK),
        .CE(control_icon2xsdb[1]),
        .CLR(AR),
        .D(shift_reg_in[4]),
        .Q(shift_reg_in[3]));
  initial assign \shift_reg_in_reg[4] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[4] 
       (.C(CLK),
        .CE(control_icon2xsdb[1]),
        .CLR(AR),
        .D(shift_reg_in[5]),
        .Q(shift_reg_in[4]));
  initial assign \shift_reg_in_reg[5] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[5] 
       (.C(CLK),
        .CE(control_icon2xsdb[1]),
        .CLR(AR),
        .D(shift_reg_in[6]),
        .Q(shift_reg_in[5]));
  initial assign \shift_reg_in_reg[6] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[6] 
       (.C(CLK),
        .CE(control_icon2xsdb[1]),
        .CLR(AR),
        .D(shift_reg_in[7]),
        .Q(shift_reg_in[6]));
  initial assign \shift_reg_in_reg[7] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[7] 
       (.C(CLK),
        .CE(control_icon2xsdb[1]),
        .CLR(AR),
        .D(shift_reg_in[8]),
        .Q(shift_reg_in[7]));
  initial assign \shift_reg_in_reg[8] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[8] 
       (.C(CLK),
        .CE(control_icon2xsdb[1]),
        .CLR(AR),
        .D(shift_reg_in[9]),
        .Q(shift_reg_in[8]));
  initial assign \shift_reg_in_reg[9] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[9] 
       (.C(CLK),
        .CE(control_icon2xsdb[1]),
        .CLR(AR),
        .D(shift_reg_in[10]),
        .Q(shift_reg_in[9]));
endmodule

(* ORIG_REF_NAME = "xsdbm_v2_0_1_ctl_reg" *) 
module dbg_hub_CVxsdbm_v2_0_1_ctl_reg__parameterized2
   (CLK,
    \stat_reg_reg[0] ,
    control_icon2xsdb,
    iTDI_reg_reg,
    AR);
  input CLK;
  output [0:0]\stat_reg_reg[0] ;
  input [0:0]control_icon2xsdb;
  input [0:0]iTDI_reg_reg;
  input [0:0]AR;

  wire [0:0]AR;
  wire CLK;
  wire [0:0]control_icon2xsdb;
  wire [0:0]iTDI_reg_reg;
  (* async_reg = "true" *) wire [2:0]shift_reg_in;

  assign \stat_reg_reg[0] [0] = shift_reg_in[0];
  initial assign \shift_reg_in_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[0] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[1]),
        .Q(shift_reg_in[0]));
  initial assign \shift_reg_in_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[1] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(shift_reg_in[2]),
        .Q(shift_reg_in[1]));
  initial assign \shift_reg_in_reg[2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[2] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .CLR(AR),
        .D(iTDI_reg_reg),
        .Q(shift_reg_in[2]));
endmodule

(* ORIG_REF_NAME = "xsdbm_v2_0_1_icon" *) 
module dbg_hub_CVxsdbm_v2_0_1_icon
   (in0,
    icn_cmd_dout_reg,
    icn_cmd_dout_reg_0,
    out,
    shift_en,
    ma_rst,
    \state_reg[2] ,
    control_xsdb2icon,
    iTDO_reg_0,
    \state_reg[2]_0 ,
    D,
    SR,
    \shift_bit_count_reg[0] ,
    control_icon2xsdb,
    E,
    AR,
    \shift_reg_in_reg[15] ,
    \shift_bit_count_reg[0]_0 ,
    \stat_reg_ld_reg[0] ,
    \ctl_reg_en_reg[0] ,
    \stat_reg_ld_reg[0]_0 ,
    \ctl_reg_en_reg[0]_0 ,
    \stat_reg_ld_reg[0]_1 ,
    \ctl_reg_en_reg[0]_1 ,
    m_bscan_tck,
    \shift_reg_in_reg[17] ,
    \shift_reg_in_reg[0] ,
    \stat_reg_reg[0] );
  output in0;
  output icn_cmd_dout_reg;
  output icn_cmd_dout_reg_0;
  input out;
  input shift_en;
  input ma_rst;
  input \state_reg[2] ;
  input control_xsdb2icon;
  input iTDO_reg_0;
  input \state_reg[2]_0 ;
  output [0:0]D;
  output [0:0]SR;
  output [1:0]\shift_bit_count_reg[0] ;
  output [5:0]control_icon2xsdb;
  output [0:0]E;
  output [0:0]AR;
  output [0:0]\shift_reg_in_reg[15] ;
  output [0:0]\shift_bit_count_reg[0]_0 ;
  output [0:0]\stat_reg_ld_reg[0] ;
  output [0:0]\ctl_reg_en_reg[0] ;
  output [0:0]\stat_reg_ld_reg[0]_0 ;
  output [0:0]\ctl_reg_en_reg[0]_0 ;
  output [0:0]\stat_reg_ld_reg[0]_1 ;
  output [0:0]\ctl_reg_en_reg[0]_1 ;
  input [0:0]m_bscan_tck;
  input [0:0]\shift_reg_in_reg[17] ;
  input [0:0]\shift_reg_in_reg[0] ;
  input [0:0]\stat_reg_reg[0] ;

  wire [0:0]AR;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire U_CMD_n_0;
  wire [5:0]control_icon2xsdb;
  wire control_xsdb2icon;
  wire [0:0]\ctl_reg_en_reg[0] ;
  wire [0:0]\ctl_reg_en_reg[0]_0 ;
  wire [0:0]\ctl_reg_en_reg[0]_1 ;
  wire iDATA_CMD;
  wire iDATA_CMD_i_1_n_0;
  wire iSYNC;
  wire iTDO_VEC_15;
  wire iTDO_next;
  wire iTDO_reg_0;
  wire icn_cmd_dout_reg;
  wire icn_cmd_dout_reg_0;
  wire in0;
  wire [0:0]m_bscan_tck;
  wire ma_rst;
  wire out;
  wire [1:0]\shift_bit_count_reg[0] ;
  wire [0:0]\shift_bit_count_reg[0]_0 ;
  wire shift_en;
  wire [0:0]\shift_reg_in_reg[0] ;
  wire [0:0]\shift_reg_in_reg[15] ;
  wire [0:0]\shift_reg_in_reg[17] ;
  wire [0:0]\stat_reg_ld_reg[0] ;
  wire [0:0]\stat_reg_ld_reg[0]_0 ;
  wire [0:0]\stat_reg_ld_reg[0]_1 ;
  wire [0:0]\stat_reg_reg[0] ;
  wire \state_reg[2] ;
  wire \state_reg[2]_0 ;

  dbg_hub_CVxsdbm_v2_0_1_cmd_decode U_CMD
       (.AR(AR),
        .D(D),
        .E(E),
        .SR(U_CMD_n_0),
        .control_icon2xsdb(control_icon2xsdb),
        .control_xsdb2icon(control_xsdb2icon),
        .\ctl_reg_en_reg[0] (\ctl_reg_en_reg[0] ),
        .\ctl_reg_en_reg[0]_0 (\ctl_reg_en_reg[0]_0 ),
        .\ctl_reg_en_reg[0]_1 (\ctl_reg_en_reg[0]_1 ),
        .iDATA_CMD(iDATA_CMD),
        .iSYNC(iSYNC),
        .iTDO_VEC_15(iTDO_VEC_15),
        .iTDO_next(iTDO_next),
        .icn_cmd_dout_reg(icn_cmd_dout_reg),
        .icn_cmd_dout_reg_0(icn_cmd_dout_reg_0),
        .m_bscan_tck(m_bscan_tck),
        .ma_rst(ma_rst),
        .\shift_bit_count_reg[0] (\shift_bit_count_reg[0] ),
        .\shift_bit_count_reg[0]_0 (\shift_bit_count_reg[0]_0 ),
        .shift_en(shift_en),
        .\shift_reg_in_reg[0] (\shift_reg_in_reg[0] ),
        .\shift_reg_in_reg[15] (\shift_reg_in_reg[15] ),
        .\shift_reg_in_reg[17] (\shift_reg_in_reg[17] ),
        .\stat_addr_bit_cnt_reg[6] (SR),
        .\stat_reg_ld_reg[0] (\stat_reg_ld_reg[0] ),
        .\stat_reg_ld_reg[0]_0 (\stat_reg_ld_reg[0]_0 ),
        .\stat_reg_ld_reg[0]_1 (\stat_reg_ld_reg[0]_1 ),
        .\stat_reg_reg[0] (\stat_reg_reg[0] ),
        .\state_reg[2] (\state_reg[2] ),
        .\state_reg[2]_0 (\state_reg[2]_0 ));
  dbg_hub_CVxsdbm_v2_0_1_stat U_STAT
       (.SR(U_CMD_n_0),
        .iTDO_VEC_15(iTDO_VEC_15),
        .m_bscan_tck(m_bscan_tck));
  dbg_hub_CVxsdbm_v2_0_1_sync U_SYNC
       (.D(D),
        .iDATA_CMD(iDATA_CMD),
        .iSYNC(iSYNC),
        .m_bscan_tck(m_bscan_tck));
  LUT3 #(
    .INIT(8'h60)) 
    iDATA_CMD_i_1
       (.I0(iDATA_CMD),
        .I1(iTDO_reg_0),
        .I2(\state_reg[2]_0 ),
        .O(iDATA_CMD_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    iDATA_CMD_reg
       (.C(m_bscan_tck),
        .CE(1'b1),
        .D(iDATA_CMD_i_1_n_0),
        .Q(iDATA_CMD),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    iTDI_reg_reg
       (.C(m_bscan_tck),
        .CE(1'b1),
        .D(out),
        .Q(D),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    iTDO_reg
       (.C(m_bscan_tck),
        .CE(1'b1),
        .D(iTDO_next),
        .Q(in0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbm_v2_0_1_icon2xsdb" *) 
module dbg_hub_CVxsdbm_v2_0_1_icon2xsdb
   (shift_en,
    control_xsdb2icon,
    ma_rst,
    CLK,
    clk,
    \iTARGET_reg[10] ,
    \shift_reg_in_reg[0] ,
    out,
    icn_cmd_dout_reg,
    \shift_reg_in_reg[16] ,
    stat_reg_reg0,
    sl_iport0_o,
    control_icon2xsdb,
    AR,
    sl_oport0_i,
    \iTARGET_reg[8] ,
    D,
    iTDI_reg_reg,
    \iTARGET_reg[8]_0 ,
    \iTARGET_reg[10]_0 ,
    \iTARGET_reg[8]_1 ,
    \iTARGET_reg[9] ,
    E,
    \shift_reg_in_reg[17] ,
    \iTARGET_reg[10]_1 ,
    UNCONN_IN,
    SR,
    \shift_reg_in_reg[17]_0 );
  output shift_en;
  output control_xsdb2icon;
  output ma_rst;
  input CLK;
  input clk;
  input \iTARGET_reg[10] ;
  input \shift_reg_in_reg[0] ;
  output [0:0]out;
  output [0:0]icn_cmd_dout_reg;
  output [0:0]\shift_reg_in_reg[16] ;
  output [0:0]stat_reg_reg0;
  output [35:0]sl_iport0_o;
  input [5:0]control_icon2xsdb;
  input [0:0]AR;
  input [16:0]sl_oport0_i;
  input [1:0]\iTARGET_reg[8] ;
  input [0:0]D;
  input [0:0]iTDI_reg_reg;
  input [0:0]\iTARGET_reg[8]_0 ;
  input [0:0]\iTARGET_reg[10]_0 ;
  input [0:0]\iTARGET_reg[8]_1 ;
  input [0:0]\iTARGET_reg[9] ;
  input [0:0]E;
  input [0:0]\shift_reg_in_reg[17] ;
  input [0:0]\iTARGET_reg[10]_1 ;
  input [2:0]UNCONN_IN;
  input [0:0]SR;
  input [0:0]\shift_reg_in_reg[17]_0 ;

  wire [0:0]AR;
  wire CLK;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire [2:0]UNCONN_IN;
  wire \U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_18_out ;
  wire \U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i ;
  wire \U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_2_out ;
  wire U_ICON_INTERFACE_n_10;
  wire U_ICON_INTERFACE_n_13;
  wire U_ICON_INTERFACE_n_14;
  wire U_ICON_INTERFACE_n_15;
  wire U_ICON_INTERFACE_n_16;
  wire U_ICON_INTERFACE_n_17;
  wire U_ICON_INTERFACE_n_18;
  wire U_ICON_INTERFACE_n_19;
  wire U_ICON_INTERFACE_n_20;
  wire U_ICON_INTERFACE_n_21;
  wire U_ICON_INTERFACE_n_22;
  wire U_ICON_INTERFACE_n_23;
  wire U_ICON_INTERFACE_n_24;
  wire U_ICON_INTERFACE_n_25;
  wire U_ICON_INTERFACE_n_26;
  wire U_ICON_INTERFACE_n_27;
  wire U_ICON_INTERFACE_n_28;
  wire U_ICON_INTERFACE_n_29;
  wire U_ICON_INTERFACE_n_30;
  wire U_ICON_INTERFACE_n_32;
  wire U_ICON_INTERFACE_n_34;
  wire U_ICON_INTERFACE_n_37;
  wire U_ICON_INTERFACE_n_38;
  wire U_ICON_INTERFACE_n_39;
  wire U_ICON_INTERFACE_n_40;
  wire U_ICON_INTERFACE_n_41;
  wire U_ICON_INTERFACE_n_42;
  wire U_ICON_INTERFACE_n_43;
  wire U_ICON_INTERFACE_n_44;
  wire U_ICON_INTERFACE_n_45;
  wire U_ICON_INTERFACE_n_46;
  wire U_ICON_INTERFACE_n_47;
  wire U_ICON_INTERFACE_n_48;
  wire U_ICON_INTERFACE_n_49;
  wire U_ICON_INTERFACE_n_50;
  wire U_ICON_INTERFACE_n_51;
  wire U_ICON_INTERFACE_n_52;
  wire U_ICON_INTERFACE_n_53;
  wire U_ICON_INTERFACE_n_54;
  wire U_ICON_INTERFACE_n_6;
  wire U_XSDB_BUS_CONTROLLER_n_13;
  wire U_XSDB_BUS_CONTROLLER_n_14;
  wire U_XSDB_BUS_CONTROLLER_n_5;
  wire U_XSDB_BUS_CONTROLLER_n_6;
  wire U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_10;
  wire U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_11;
  wire U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_12;
  wire U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_13;
  wire U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_14;
  wire U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_15;
  wire U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_16;
  wire U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_17;
  wire U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_2;
  wire U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_3;
  wire U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_4;
  wire U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_5;
  wire U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_6;
  wire U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_7;
  wire U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_8;
  wire U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_9;
  wire abort_rd_edge;
  wire addr_in_rdy;
  wire addr_in_rdy_last;
  wire addr_in_rdy_rise_edge;
  wire addr_inc_en;
  wire auto_sl_drdy;
  wire burst_en;
  wire burst_wd_in_rdy_last;
  wire burst_wd_in_rdy_rise_edge;
  wire burst_wd_len_in_rdy;
  wire clk;
  wire [17:17]cmd5_reg_dout;
  wire [5:0]control_icon2xsdb;
  wire control_xsdb2icon;
  wire \iTARGET_reg[10] ;
  wire [0:0]\iTARGET_reg[10]_0 ;
  wire [0:0]\iTARGET_reg[10]_1 ;
  wire [1:0]\iTARGET_reg[8] ;
  wire [0:0]\iTARGET_reg[8]_0 ;
  wire [0:0]\iTARGET_reg[8]_1 ;
  wire [0:0]\iTARGET_reg[9] ;
  wire [0:0]iTDI_reg_reg;
  wire [0:0]icn_cmd_dout_reg;
  wire in_write_mode;
  wire ma_idle_mode;
  wire ma_normal_mode;
  wire ma_rd_full;
  wire ma_read_mode;
  wire ma_rst;
  wire ma_wr_empty;
  wire ma_wr_pop;
  wire [0:0]out;
  wire shift_en;
  wire \shift_reg_in_reg[0] ;
  wire [0:0]\shift_reg_in_reg[16] ;
  wire [0:0]\shift_reg_in_reg[17] ;
  wire [0:0]\shift_reg_in_reg[17]_0 ;
  wire sl_berr_r;
  wire sl_drdy;
  wire sl_drdy__0;
  wire sl_dwe_r0__0;
  wire [35:0]sl_iport0_o;
  wire [16:0]sl_oport0_i;
  wire sl_rst_mask;
  wire [0:0]stat_reg_reg0;
  wire wdc_eq_zero;
  wire [2:1]NLW_U_ICON_INTERFACE_UNCONN_IN_UNCONNECTED;

  dbg_hub_CVxsdbm_v2_0_1_if U_ICON_INTERFACE
       (.AR(AR),
        .CLK(CLK),
        .D(\shift_reg_in_reg[16] ),
        .E(\U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_18_out ),
        .\MA_RD_DIN_O_reg[15] ({U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_2,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_3,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_4,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_5,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_6,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_7,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_8,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_9,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_10,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_11,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_12,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_13,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_14,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_15,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_16,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_17}),
        .Q({addr_inc_en,burst_en,U_ICON_INTERFACE_n_13,U_ICON_INTERFACE_n_14,U_ICON_INTERFACE_n_15,U_ICON_INTERFACE_n_16,U_ICON_INTERFACE_n_17,U_ICON_INTERFACE_n_18,U_ICON_INTERFACE_n_19,U_ICON_INTERFACE_n_20,U_ICON_INTERFACE_n_21,U_ICON_INTERFACE_n_22,U_ICON_INTERFACE_n_23,U_ICON_INTERFACE_n_24,U_ICON_INTERFACE_n_25,U_ICON_INTERFACE_n_26,U_ICON_INTERFACE_n_27,U_ICON_INTERFACE_n_28,U_ICON_INTERFACE_n_29}),
        .SR(SR),
        .UNCONN_IN({NLW_U_ICON_INTERFACE_UNCONN_IN_UNCONNECTED[2:1],UNCONN_IN[0]}),
        .abort_rd_edge(abort_rd_edge),
        .addr_in_rdy_last(addr_in_rdy_last),
        .addr_in_rdy_last_reg(addr_in_rdy),
        .addr_in_rdy_rise_edge_reg(U_ICON_INTERFACE_n_54),
        .burst_wd_in_rdy_last(burst_wd_in_rdy_last),
        .burst_wd_in_rdy_last_reg(burst_wd_len_in_rdy),
        .burst_wd_in_rdy_rise_edge(burst_wd_in_rdy_rise_edge),
        .burst_wd_in_rdy_rise_edge_reg(U_ICON_INTERFACE_n_32),
        .clk(clk),
        .control_icon2xsdb(control_icon2xsdb),
        .control_xsdb2icon(control_xsdb2icon),
        .\current_state_reg[2] (ma_rd_full),
        .\current_state_reg[2]_0 (U_ICON_INTERFACE_n_30),
        .\current_state_reg[4] (ma_wr_empty),
        .\gic0.gc0.count_d1_reg[3] (U_ICON_INTERFACE_n_6),
        .\gpr1.dout_i_reg[15] (\U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_2_out ),
        .\iTARGET_reg[10] (\iTARGET_reg[10] ),
        .\iTARGET_reg[10]_0 (D),
        .\iTARGET_reg[10]_1 (\iTARGET_reg[10]_0 ),
        .\iTARGET_reg[10]_2 (\iTARGET_reg[10]_1 ),
        .\iTARGET_reg[8] (\iTARGET_reg[8] ),
        .\iTARGET_reg[8]_0 (\iTARGET_reg[8]_0 ),
        .\iTARGET_reg[8]_1 (\iTARGET_reg[8]_1 ),
        .\iTARGET_reg[9] (\iTARGET_reg[9] ),
        .iTDI_reg_reg(iTDI_reg_reg),
        .icn_cmd_dout_reg_0(icn_cmd_dout_reg),
        .in_write_mode_reg({in_write_mode,ma_read_mode,ma_idle_mode,ma_normal_mode}),
        .last_flag_reg(U_ICON_INTERFACE_n_34),
        .last_flag_reg_0({cmd5_reg_dout,U_ICON_INTERFACE_n_37,U_ICON_INTERFACE_n_38,U_ICON_INTERFACE_n_39,U_ICON_INTERFACE_n_40,U_ICON_INTERFACE_n_41,U_ICON_INTERFACE_n_42,U_ICON_INTERFACE_n_43,U_ICON_INTERFACE_n_44,U_ICON_INTERFACE_n_45,U_ICON_INTERFACE_n_46,U_ICON_INTERFACE_n_47,U_ICON_INTERFACE_n_48,U_ICON_INTERFACE_n_49,U_ICON_INTERFACE_n_50,U_ICON_INTERFACE_n_51,U_ICON_INTERFACE_n_52,U_ICON_INTERFACE_n_53}),
        .ma_wr_pop(ma_wr_pop),
        .ma_wr_pop_r_reg(\U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i ),
        .out(out),
        .shift_en(shift_en),
        .\shift_reg_in_reg[0] (\shift_reg_in_reg[0] ),
        .\shift_reg_in_reg[17] (E),
        .\shift_reg_in_reg[17]_0 (\shift_reg_in_reg[17] ),
        .\shift_reg_in_reg[17]_1 (\shift_reg_in_reg[17]_0 ),
        .\shift_reg_in_reg[2] (ma_rst),
        .\sl_berr_r_reg[0] ({sl_berr_r,U_XSDB_BUS_CONTROLLER_n_5,U_XSDB_BUS_CONTROLLER_n_6}),
        .sl_dwe_r0__0(sl_dwe_r0__0),
        .sl_iport0_o(sl_iport0_o[35:20]),
        .sl_rst_mask(sl_rst_mask),
        .\stat_reg_reg[0] (stat_reg_reg0),
        .wdc_eq_zero_reg(U_ICON_INTERFACE_n_10));
  dbg_hub_CVxsdbm_v2_0_1_addr_ctl U_XSDB_ADDRESS_CONTROLLER
       (.AR(ma_rst),
        .addr_in_rdy_last(addr_in_rdy_last),
        .addr_in_rdy_rise_edge(addr_in_rdy_rise_edge),
        .clk(clk),
        .\ctl_reg_en_reg[2] (U_ICON_INTERFACE_n_54),
        .\ctl_reg_en_reg[2]_0 (addr_in_rdy),
        .\ctl_reg_reg[16] ({U_ICON_INTERFACE_n_37,U_ICON_INTERFACE_n_38,U_ICON_INTERFACE_n_39,U_ICON_INTERFACE_n_40,U_ICON_INTERFACE_n_41,U_ICON_INTERFACE_n_42,U_ICON_INTERFACE_n_43,U_ICON_INTERFACE_n_44,U_ICON_INTERFACE_n_45,U_ICON_INTERFACE_n_46,U_ICON_INTERFACE_n_47,U_ICON_INTERFACE_n_48,U_ICON_INTERFACE_n_49,U_ICON_INTERFACE_n_50,U_ICON_INTERFACE_n_51,U_ICON_INTERFACE_n_52,U_ICON_INTERFACE_n_53}),
        .inc_addr_r_reg(U_XSDB_BUS_CONTROLLER_n_13),
        .sl_iport0_o(sl_iport0_o[19:3]));
  dbg_hub_CVxsdbm_v2_0_1_burst_wdlen_ctl U_XSDB_BURST_WD_LEN_CONTROLLER
       (.AR(ma_rst),
        .Q({U_ICON_INTERFACE_n_13,U_ICON_INTERFACE_n_14,U_ICON_INTERFACE_n_15,U_ICON_INTERFACE_n_16,U_ICON_INTERFACE_n_17,U_ICON_INTERFACE_n_18,U_ICON_INTERFACE_n_19,U_ICON_INTERFACE_n_20,U_ICON_INTERFACE_n_21,U_ICON_INTERFACE_n_22,U_ICON_INTERFACE_n_23,U_ICON_INTERFACE_n_24,U_ICON_INTERFACE_n_25,U_ICON_INTERFACE_n_26,U_ICON_INTERFACE_n_27,U_ICON_INTERFACE_n_28,U_ICON_INTERFACE_n_29}),
        .burst_wd_in_rdy_last(burst_wd_in_rdy_last),
        .burst_wd_in_rdy_rise_edge(burst_wd_in_rdy_rise_edge),
        .clk(clk),
        .\ctl_reg_en_reg[2] (burst_wd_len_in_rdy),
        .\ctl_reg_en_reg[2]_0 (U_ICON_INTERFACE_n_32),
        .\ctl_reg_reg[0] (U_ICON_INTERFACE_n_10),
        .dec_wdc_r_reg(U_XSDB_BUS_CONTROLLER_n_14),
        .wdc_eq_zero(wdc_eq_zero));
  dbg_hub_CVxsdbm_v2_0_1_bus_ctl U_XSDB_BUS_CONTROLLER
       (.AR(ma_rst),
        .E(\U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_18_out ),
        .Q({addr_inc_en,burst_en}),
        .abort_rd_edge(abort_rd_edge),
        .addr_in_rdy_rise_edge(addr_in_rdy_rise_edge),
        .\addr_reg[0] (U_XSDB_BUS_CONTROLLER_n_13),
        .auto_sl_drdy(auto_sl_drdy),
        .burst_wd_in_rdy_rise_edge(burst_wd_in_rdy_rise_edge),
        .\burst_wd_reg[16] (U_XSDB_BUS_CONTROLLER_n_14),
        .clk(clk),
        .\ctl_reg_en_reg[2] (U_ICON_INTERFACE_n_34),
        .\ctl_reg_en_reg[2]_0 (addr_in_rdy),
        .\ctl_reg_reg[17] (cmd5_reg_dout),
        .\gpr1.dout_i_reg[15] (\U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i ),
        .ma_wr_pop(ma_wr_pop),
        .ram_empty_fb_i_reg(\U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_2_out ),
        .ram_empty_i_reg(ma_wr_empty),
        .ram_full_fb_i_reg(U_ICON_INTERFACE_n_6),
        .ram_full_i_reg(U_ICON_INTERFACE_n_30),
        .ram_full_i_reg_0(ma_rd_full),
        .sl_drdy(sl_drdy),
        .sl_drdy__0(sl_drdy__0),
        .sl_dwe_r0__0(sl_dwe_r0__0),
        .sl_iport0_o(sl_iport0_o[2:0]),
        .sl_rst_mask(sl_rst_mask),
        .\stat_reg_reg[2] ({sl_berr_r,U_XSDB_BUS_CONTROLLER_n_5,U_XSDB_BUS_CONTROLLER_n_6}),
        .\stat_reg_reg[3] ({in_write_mode,ma_read_mode,ma_idle_mode,ma_normal_mode}),
        .wdc_eq_zero(wdc_eq_zero));
  dbg_hub_CVxsdbm_v2_0_1_bus_mstr2sl_if U_XSDB_BUS_MSTR2SL_PORT_IFACE
       (.Q({U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_2,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_3,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_4,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_5,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_6,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_7,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_8,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_9,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_10,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_11,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_12,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_13,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_14,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_15,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_16,U_XSDB_BUS_MSTR2SL_PORT_IFACE_n_17}),
        .auto_sl_drdy(auto_sl_drdy),
        .clk(clk),
        .sl_drdy(sl_drdy),
        .sl_drdy__0(sl_drdy__0),
        .sl_oport0_i(sl_oport0_i));
endmodule

(* ORIG_REF_NAME = "xsdbm_v2_0_1_if" *) 
module dbg_hub_CVxsdbm_v2_0_1_if
   (\current_state_reg[4] ,
    \gpr1.dout_i_reg[15] ,
    \current_state_reg[2] ,
    \gic0.gc0.count_d1_reg[3] ,
    shift_en,
    control_xsdb2icon,
    wdc_eq_zero_reg,
    \current_state_reg[2]_0 ,
    sl_dwe_r0__0,
    burst_wd_in_rdy_rise_edge_reg,
    last_flag_reg,
    addr_in_rdy_rise_edge_reg,
    sl_rst_mask,
    CLK,
    clk,
    \iTARGET_reg[10] ,
    \shift_reg_in_reg[0] ,
    burst_wd_in_rdy_rise_edge,
    abort_rd_edge,
    ma_wr_pop,
    burst_wd_in_rdy_last,
    addr_in_rdy_last,
    out,
    icn_cmd_dout_reg_0,
    D,
    \stat_reg_reg[0] ,
    Q,
    burst_wd_in_rdy_last_reg,
    addr_in_rdy_last_reg,
    last_flag_reg_0,
    \shift_reg_in_reg[2] ,
    sl_iport0_o,
    control_icon2xsdb,
    AR,
    \iTARGET_reg[8] ,
    E,
    \iTARGET_reg[10]_0 ,
    iTDI_reg_reg,
    \iTARGET_reg[8]_0 ,
    in_write_mode_reg,
    \iTARGET_reg[10]_1 ,
    \sl_berr_r_reg[0] ,
    \iTARGET_reg[8]_1 ,
    \iTARGET_reg[9] ,
    \shift_reg_in_reg[17] ,
    \shift_reg_in_reg[17]_0 ,
    \iTARGET_reg[10]_2 ,
    UNCONN_IN,
    ma_wr_pop_r_reg,
    SR,
    \shift_reg_in_reg[17]_1 ,
    \MA_RD_DIN_O_reg[15] );
  output \current_state_reg[4] ;
  output \gpr1.dout_i_reg[15] ;
  output \current_state_reg[2] ;
  output \gic0.gc0.count_d1_reg[3] ;
  output shift_en;
  output control_xsdb2icon;
  output wdc_eq_zero_reg;
  output \current_state_reg[2]_0 ;
  output sl_dwe_r0__0;
  output burst_wd_in_rdy_rise_edge_reg;
  output last_flag_reg;
  output addr_in_rdy_rise_edge_reg;
  output sl_rst_mask;
  input CLK;
  input clk;
  input \iTARGET_reg[10] ;
  input \shift_reg_in_reg[0] ;
  input burst_wd_in_rdy_rise_edge;
  input abort_rd_edge;
  input ma_wr_pop;
  input burst_wd_in_rdy_last;
  input addr_in_rdy_last;
  output [0:0]out;
  output [0:0]icn_cmd_dout_reg_0;
  output [0:0]D;
  output [0:0]\stat_reg_reg[0] ;
  output [18:0]Q;
  output [0:0]burst_wd_in_rdy_last_reg;
  output [0:0]addr_in_rdy_last_reg;
  output [17:0]last_flag_reg_0;
  output [0:0]\shift_reg_in_reg[2] ;
  output [15:0]sl_iport0_o;
  input [5:0]control_icon2xsdb;
  input [0:0]AR;
  input [1:0]\iTARGET_reg[8] ;
  input [0:0]E;
  input [0:0]\iTARGET_reg[10]_0 ;
  input [0:0]iTDI_reg_reg;
  input [0:0]\iTARGET_reg[8]_0 ;
  input [3:0]in_write_mode_reg;
  input [0:0]\iTARGET_reg[10]_1 ;
  input [2:0]\sl_berr_r_reg[0] ;
  input [0:0]\iTARGET_reg[8]_1 ;
  input [0:0]\iTARGET_reg[9] ;
  input [0:0]\shift_reg_in_reg[17] ;
  input [0:0]\shift_reg_in_reg[17]_0 ;
  input [0:0]\iTARGET_reg[10]_2 ;
  input [2:0]UNCONN_IN;
  input [0:0]ma_wr_pop_r_reg;
  input [0:0]SR;
  input [0:0]\shift_reg_in_reg[17]_1 ;
  input [15:0]\MA_RD_DIN_O_reg[15] ;

  wire [0:0]AR;
  wire CLK;
  wire [0:0]D;
  wire [0:0]E;
  wire [15:0]\MA_RD_DIN_O_reg[15] ;
  wire [18:0]Q;
  wire [0:0]SR;
  wire [2:0]UNCONN_IN;
  wire U_CMD2_n_0;
  wire U_CMD5_n_2;
  wire U_CMD7_STAT_n_0;
  wire U_STATIC_STATUS_n_0;
  wire U_STATIC_STATUS_n_1;
  wire abort_rd_edge;
  wire addr_in_rdy_last;
  wire [0:0]addr_in_rdy_last_reg;
  wire addr_in_rdy_rise_edge_reg;
  wire burst_wd_in_rdy_last;
  wire [0:0]burst_wd_in_rdy_last_reg;
  wire burst_wd_in_rdy_rise_edge;
  wire burst_wd_in_rdy_rise_edge_reg;
  wire clk;
  wire [5:0]control_icon2xsdb;
  wire control_xsdb2icon;
  wire \current_state_reg[2] ;
  wire \current_state_reg[2]_0 ;
  wire \current_state_reg[4] ;
  wire fifo_rd_en;
  wire \gic0.gc0.count_d1_reg[3] ;
  wire \gpr1.dout_i_reg[15] ;
  wire \iTARGET_reg[10] ;
  wire [0:0]\iTARGET_reg[10]_0 ;
  wire [0:0]\iTARGET_reg[10]_1 ;
  wire [0:0]\iTARGET_reg[10]_2 ;
  wire [1:0]\iTARGET_reg[8] ;
  wire [0:0]\iTARGET_reg[8]_0 ;
  wire [0:0]\iTARGET_reg[8]_1 ;
  wire [0:0]\iTARGET_reg[9] ;
  wire [0:0]iTDI_reg_reg;
  wire icn_cmd_dout_bus_1;
  wire icn_cmd_dout_bus_4;
  wire icn_cmd_dout_bus_6__0;
  wire icn_cmd_dout_dwr;
  wire icn_cmd_dout_next__0_n_0;
  wire icn_cmd_dout_next__1_n_0;
  wire icn_cmd_dout_next__2_n_0;
  wire icn_cmd_dout_next__3_n_0;
  wire icn_cmd_dout_next__4;
  wire icn_cmd_dout_next_n_0;
  wire [0:0]icn_cmd_dout_reg_0;
  wire [3:0]in_write_mode_reg;
  wire last_flag_reg;
  wire [17:0]last_flag_reg_0;
  wire ma_wr_pop;
  wire [0:0]ma_wr_pop_r_reg;
  wire [0:0]out;
  wire shift_en;
  wire \shift_reg_in_reg[0] ;
  wire [0:0]\shift_reg_in_reg[17] ;
  wire [0:0]\shift_reg_in_reg[17]_0 ;
  wire [0:0]\shift_reg_in_reg[17]_1 ;
  wire [0:0]\shift_reg_in_reg[2] ;
  wire shift_reg_ld__1;
  wire [2:0]\sl_berr_r_reg[0] ;
  wire sl_dwe_r0__0;
  wire [15:0]sl_iport0_o;
  wire sl_rst_mask;
  wire [0:0]\stat_reg_reg[0] ;
  wire wdc_eq_zero_reg;
  wire [2:1]NLW_U_CMD7_STAT_UNCONN_IN_UNCONNECTED;

  dbg_hub_CVxsdbm_v2_0_1_ctl_reg U_CMD1
       (.AR(\shift_reg_in_reg[2] ),
        .CLK(CLK),
        .clk(clk),
        .control_icon2xsdb(control_icon2xsdb[0]),
        .\iTARGET_reg[10] (\iTARGET_reg[10]_0 ),
        .iTDI_reg_reg(iTDI_reg_reg),
        .out(icn_cmd_dout_bus_1),
        .sl_rst_mask(sl_rst_mask));
  dbg_hub_CVxsdbm_v2_0_1_stat_reg U_CMD2
       (.CLK(CLK),
        .clk(clk),
        .control_icon2xsdb(control_icon2xsdb[1]),
        .\iTARGET_reg[10] (\iTARGET_reg[8] [0]),
        .\iTARGET_reg[8] (\iTARGET_reg[8]_0 ),
        .iTDI_reg_reg(iTDI_reg_reg),
        .icn_cmd_dout_reg(U_CMD2_n_0),
        .in_write_mode_reg(in_write_mode_reg),
        .\stat_addr_bit_cnt_reg[2] (U_STATIC_STATUS_n_1));
  dbg_hub_CVxsdbm_v2_0_1_stat_reg__parameterized0 U_CMD3
       (.CLK(CLK),
        .clk(clk),
        .control_icon2xsdb(control_icon2xsdb[2]),
        .\iTARGET_reg[10] (\iTARGET_reg[10]_1 ),
        .iTDI_reg_reg(iTDI_reg_reg),
        .icn_cmd_dout_reg(icn_cmd_dout_reg_0),
        .out(out),
        .shift_en(shift_en),
        .\sl_berr_r_reg[0] (\sl_berr_r_reg[0] ));
  dbg_hub_CVxsdbm_v2_0_1_ctl_reg__parameterized0 U_CMD4
       (.AR(\shift_reg_in_reg[2] ),
        .CLK(CLK),
        .D(icn_cmd_dout_bus_4),
        .Q(Q),
        .burst_wd_in_rdy_last(burst_wd_in_rdy_last),
        .burst_wd_in_rdy_last_reg(burst_wd_in_rdy_last_reg),
        .burst_wd_in_rdy_rise_edge(burst_wd_in_rdy_rise_edge),
        .burst_wd_in_rdy_rise_edge_reg(burst_wd_in_rdy_rise_edge_reg),
        .clk(clk),
        .control_icon2xsdb(control_icon2xsdb[3]),
        .\iTARGET_reg[8] (\iTARGET_reg[8]_1 ),
        .iTDI_reg_reg(iTDI_reg_reg),
        .sl_dwe_r0__0(sl_dwe_r0__0),
        .wdc_eq_zero_reg(wdc_eq_zero_reg));
  dbg_hub_CVxsdbm_v2_0_1_ctl_reg__parameterized1 U_CMD5
       (.AR(\shift_reg_in_reg[2] ),
        .CLK(CLK),
        .D(icn_cmd_dout_bus_4),
        .SR(U_CMD5_n_2),
        .addr_in_rdy_last(addr_in_rdy_last),
        .addr_in_rdy_last_reg(addr_in_rdy_last_reg),
        .addr_in_rdy_rise_edge_reg(addr_in_rdy_rise_edge_reg),
        .clk(clk),
        .control_icon2xsdb(control_icon2xsdb[4:3]),
        .fifo_rd_en(fifo_rd_en),
        .\iTARGET_reg[10] (icn_cmd_dout_next__3_n_0),
        .\iTARGET_reg[10]_0 (\iTARGET_reg[10] ),
        .\iTARGET_reg[8] (\iTARGET_reg[8] [1]),
        .\iTARGET_reg[9] (\iTARGET_reg[9] ),
        .iTDI_reg_reg(iTDI_reg_reg),
        .icn_cmd_dout_next(icn_cmd_dout_next__4),
        .last_flag_reg(last_flag_reg),
        .last_flag_reg_0(last_flag_reg_0),
        .out(D),
        .shift_en_reg(U_CMD2_n_0),
        .shift_en_reg_0(U_CMD7_STAT_n_0),
        .\shift_reg_in_reg[0]_0 (U_STATIC_STATUS_n_0),
        .shift_reg_ld__1(shift_reg_ld__1));
  dbg_hub_CVxsdbm_v2_0_1_rdreg U_CMD6_RD
       (.AR(AR),
        .CLK(CLK),
        .E(E),
        .\MA_RD_DIN_O_reg[15] (\MA_RD_DIN_O_reg[15] ),
        .Q(icn_cmd_dout_dwr),
        .SR(U_CMD5_n_2),
        .abort_rd_edge(abort_rd_edge),
        .clk(clk),
        .\current_state_reg[2] (\current_state_reg[2] ),
        .\current_state_reg[2]_0 (\current_state_reg[2]_0 ),
        .fifo_rd_en(fifo_rd_en),
        .\gic0.gc0.count_d1_reg[3] (\gic0.gc0.count_d1_reg[3] ),
        .iTDI_reg_reg(iTDI_reg_reg),
        .icn_cmd_dout_bus_6__0(icn_cmd_dout_bus_6__0),
        .out(D),
        .\shift_reg_in_reg[17] (\shift_reg_in_reg[17]_0 ),
        .shift_reg_ld__1(shift_reg_ld__1));
  dbg_hub_CVxsdbm_v2_0_1_wrreg U_CMD6_WR
       (.AR(AR),
        .CLK(CLK),
        .Q(icn_cmd_dout_dwr),
        .clk(clk),
        .\current_state_reg[4] (\current_state_reg[4] ),
        .\gpr1.dout_i_reg[15] (\gpr1.dout_i_reg[15] ),
        .\iTARGET_reg[8] (\iTARGET_reg[8] [1]),
        .iTDI_reg_reg(iTDI_reg_reg),
        .ma_wr_pop(ma_wr_pop),
        .ma_wr_pop_r_reg(ma_wr_pop_r_reg),
        .out(D),
        .\shift_reg_in_reg[17] (\shift_reg_in_reg[17] ),
        .\shift_reg_in_reg[17]_0 (\shift_reg_in_reg[17]_1 ),
        .sl_iport0_o(sl_iport0_o));
  dbg_hub_CVxsdbm_v2_0_1_ctl_reg__parameterized2 U_CMD7_CTL
       (.AR(\shift_reg_in_reg[2] ),
        .CLK(CLK),
        .control_icon2xsdb(control_icon2xsdb[5]),
        .iTDI_reg_reg(iTDI_reg_reg),
        .\stat_reg_reg[0] (\stat_reg_reg[0] ));
  dbg_hub_CVxsdbm_v2_0_1_stat_reg__parameterized1 U_CMD7_STAT
       (.CLK(CLK),
        .UNCONN_IN({NLW_U_CMD7_STAT_UNCONN_IN_UNCONNECTED[2:1],UNCONN_IN[0]}),
        .clk(clk),
        .control_icon2xsdb(control_icon2xsdb[5]),
        .\iTARGET_reg[10] (\iTARGET_reg[10]_2 ),
        .\iTARGET_reg[8] (\iTARGET_reg[8] [1]),
        .iTDI_reg_reg(iTDI_reg_reg),
        .icn_cmd_dout_bus_6__0(icn_cmd_dout_bus_6__0),
        .icn_cmd_dout_reg(U_CMD7_STAT_n_0),
        .\shift_reg_in_reg[0]_0 (\shift_reg_in_reg[0] ));
  dbg_hub_CVxsdbm_v2_0_1_if_static_status U_STATIC_STATUS
       (.CLK(CLK),
        .SR(SR),
        .control_icon2xsdb(control_icon2xsdb[0]),
        .\iTARGET_reg[10] (\iTARGET_reg[8] [0]),
        .icn_cmd_dout_reg(U_STATIC_STATUS_n_0),
        .icn_cmd_dout_reg_0(U_STATIC_STATUS_n_1),
        .out(icn_cmd_dout_bus_1));
  LUT4 #(
    .INIT(16'h0229)) 
    icn_cmd_dout_next
       (.I0(\iTARGET_reg[8] [0]),
        .I1(control_icon2xsdb[0]),
        .I2(control_icon2xsdb[1]),
        .I3(control_icon2xsdb[2]),
        .O(icn_cmd_dout_next_n_0));
  LUT4 #(
    .INIT(16'hFDD4)) 
    icn_cmd_dout_next__0
       (.I0(\iTARGET_reg[8] [0]),
        .I1(control_icon2xsdb[0]),
        .I2(control_icon2xsdb[1]),
        .I3(control_icon2xsdb[2]),
        .O(icn_cmd_dout_next__0_n_0));
  LUT4 #(
    .INIT(16'h0116)) 
    icn_cmd_dout_next__1
       (.I0(control_icon2xsdb[3]),
        .I1(control_icon2xsdb[4]),
        .I2(\iTARGET_reg[8] [1]),
        .I3(control_icon2xsdb[5]),
        .O(icn_cmd_dout_next__1_n_0));
  LUT4 #(
    .INIT(16'hFEE8)) 
    icn_cmd_dout_next__2
       (.I0(control_icon2xsdb[3]),
        .I1(control_icon2xsdb[4]),
        .I2(\iTARGET_reg[8] [1]),
        .I3(control_icon2xsdb[5]),
        .O(icn_cmd_dout_next__2_n_0));
  LUT4 #(
    .INIT(16'h0012)) 
    icn_cmd_dout_next__3
       (.I0(icn_cmd_dout_next_n_0),
        .I1(icn_cmd_dout_next__0_n_0),
        .I2(icn_cmd_dout_next__1_n_0),
        .I3(icn_cmd_dout_next__2_n_0),
        .O(icn_cmd_dout_next__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    icn_cmd_dout_reg
       (.C(CLK),
        .CE(1'b1),
        .D(icn_cmd_dout_next__4),
        .Q(control_xsdb2icon),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbm_v2_0_1_if_static_status" *) 
module dbg_hub_CVxsdbm_v2_0_1_if_static_status
   (icn_cmd_dout_reg,
    icn_cmd_dout_reg_0,
    CLK,
    out,
    control_icon2xsdb,
    \iTARGET_reg[10] ,
    SR);
  output icn_cmd_dout_reg;
  output icn_cmd_dout_reg_0;
  input CLK;
  input [0:0]out;
  input [0:0]control_icon2xsdb;
  input [0:0]\iTARGET_reg[10] ;
  input [0:0]SR;

  wire CLK;
  wire [0:0]SR;
  wire [0:0]control_icon2xsdb;
  wire [0:0]\iTARGET_reg[10] ;
  wire icn_cmd_dout_i_8_n_0;
  wire icn_cmd_dout_reg;
  wire icn_cmd_dout_reg_0;
  wire [0:0]out;
  wire [6:1]p_0_in;
  wire \stat_addr_bit_cnt[0]_i_1_n_0 ;
  wire \stat_addr_bit_cnt[6]_i_3_n_0 ;
  wire [6:0]stat_addr_bit_cnt_reg__0;

  LUT5 #(
    .INIT(32'h888888F8)) 
    icn_cmd_dout_i_4
       (.I0(out),
        .I1(control_icon2xsdb),
        .I2(icn_cmd_dout_i_8_n_0),
        .I3(\iTARGET_reg[10] ),
        .I4(stat_addr_bit_cnt_reg__0[6]),
        .O(icn_cmd_dout_reg));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    icn_cmd_dout_i_7
       (.I0(stat_addr_bit_cnt_reg__0[2]),
        .I1(stat_addr_bit_cnt_reg__0[3]),
        .I2(stat_addr_bit_cnt_reg__0[6]),
        .I3(stat_addr_bit_cnt_reg__0[0]),
        .I4(stat_addr_bit_cnt_reg__0[5]),
        .I5(stat_addr_bit_cnt_reg__0[4]),
        .O(icn_cmd_dout_reg_0));
  LUT6 #(
    .INIT(64'h4669111800030001)) 
    icn_cmd_dout_i_8
       (.I0(stat_addr_bit_cnt_reg__0[5]),
        .I1(stat_addr_bit_cnt_reg__0[2]),
        .I2(stat_addr_bit_cnt_reg__0[1]),
        .I3(stat_addr_bit_cnt_reg__0[0]),
        .I4(stat_addr_bit_cnt_reg__0[3]),
        .I5(stat_addr_bit_cnt_reg__0[4]),
        .O(icn_cmd_dout_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \stat_addr_bit_cnt[0]_i_1 
       (.I0(stat_addr_bit_cnt_reg__0[0]),
        .O(\stat_addr_bit_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \stat_addr_bit_cnt[1]_i_1 
       (.I0(stat_addr_bit_cnt_reg__0[1]),
        .I1(stat_addr_bit_cnt_reg__0[0]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \stat_addr_bit_cnt[2]_i_1 
       (.I0(stat_addr_bit_cnt_reg__0[0]),
        .I1(stat_addr_bit_cnt_reg__0[1]),
        .I2(stat_addr_bit_cnt_reg__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \stat_addr_bit_cnt[3]_i_1 
       (.I0(stat_addr_bit_cnt_reg__0[1]),
        .I1(stat_addr_bit_cnt_reg__0[0]),
        .I2(stat_addr_bit_cnt_reg__0[2]),
        .I3(stat_addr_bit_cnt_reg__0[3]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \stat_addr_bit_cnt[4]_i_1 
       (.I0(stat_addr_bit_cnt_reg__0[2]),
        .I1(stat_addr_bit_cnt_reg__0[0]),
        .I2(stat_addr_bit_cnt_reg__0[1]),
        .I3(stat_addr_bit_cnt_reg__0[3]),
        .I4(stat_addr_bit_cnt_reg__0[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \stat_addr_bit_cnt[5]_i_1 
       (.I0(stat_addr_bit_cnt_reg__0[3]),
        .I1(stat_addr_bit_cnt_reg__0[1]),
        .I2(stat_addr_bit_cnt_reg__0[0]),
        .I3(stat_addr_bit_cnt_reg__0[2]),
        .I4(stat_addr_bit_cnt_reg__0[4]),
        .I5(stat_addr_bit_cnt_reg__0[5]),
        .O(p_0_in[5]));
  LUT3 #(
    .INIT(8'h78)) 
    \stat_addr_bit_cnt[6]_i_2 
       (.I0(\stat_addr_bit_cnt[6]_i_3_n_0 ),
        .I1(stat_addr_bit_cnt_reg__0[5]),
        .I2(stat_addr_bit_cnt_reg__0[6]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \stat_addr_bit_cnt[6]_i_3 
       (.I0(stat_addr_bit_cnt_reg__0[4]),
        .I1(stat_addr_bit_cnt_reg__0[2]),
        .I2(stat_addr_bit_cnt_reg__0[0]),
        .I3(stat_addr_bit_cnt_reg__0[1]),
        .I4(stat_addr_bit_cnt_reg__0[3]),
        .O(\stat_addr_bit_cnt[6]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \stat_addr_bit_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\stat_addr_bit_cnt[0]_i_1_n_0 ),
        .Q(stat_addr_bit_cnt_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \stat_addr_bit_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(stat_addr_bit_cnt_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \stat_addr_bit_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(stat_addr_bit_cnt_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \stat_addr_bit_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(stat_addr_bit_cnt_reg__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \stat_addr_bit_cnt_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(stat_addr_bit_cnt_reg__0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \stat_addr_bit_cnt_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(stat_addr_bit_cnt_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \stat_addr_bit_cnt_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(stat_addr_bit_cnt_reg__0[6]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "xsdbm_v2_0_1_rdfifo" *) 
module dbg_hub_CVxsdbm_v2_0_1_rdfifo
   (\current_state_reg[2] ,
    \gic0.gc0.count_d1_reg[3] ,
    icn_cmd_dout_bus_6__0,
    shift_reg_ld__1,
    \current_state_reg[2]_0 ,
    CLK,
    clk,
    fifo_rd_en,
    abort_rd_edge,
    D,
    AR,
    Q,
    out,
    \shift_reg_in_reg[0] ,
    \shift_bit_count_reg[3] ,
    E,
    \MA_RD_DIN_O_reg[15] );
  output \current_state_reg[2] ;
  output \gic0.gc0.count_d1_reg[3] ;
  output icn_cmd_dout_bus_6__0;
  output shift_reg_ld__1;
  output \current_state_reg[2]_0 ;
  input CLK;
  input clk;
  input fifo_rd_en;
  input abort_rd_edge;
  output [14:0]D;
  input [0:0]AR;
  input [15:0]Q;
  input [0:0]out;
  input [0:0]\shift_reg_in_reg[0] ;
  input [3:0]\shift_bit_count_reg[3] ;
  input [0:0]E;
  input [15:0]\MA_RD_DIN_O_reg[15] ;

  wire [0:0]AR;
  wire CLK;
  wire [14:0]D;
  wire [0:0]E;
  wire [15:0]\MA_RD_DIN_O_reg[15] ;
  wire [15:0]Q;
  wire abort_rd_edge;
  wire clk;
  wire \current_state_reg[2] ;
  wire \current_state_reg[2]_0 ;
  wire fifo_rd_en;
  wire \gic0.gc0.count_d1_reg[3] ;
  wire icn_cmd_dout_bus_6__0;
  wire [0:0]out;
  wire [3:0]\shift_bit_count_reg[3] ;
  wire [0:0]\shift_reg_in_reg[0] ;
  wire shift_reg_ld__1;

  dbg_hub_CVfifo_generator_v13_1_2__parameterized0 \SUBCORE_FIFO.xsdbm_v2_0_1_rdfifo_inst 
       (.AR(AR),
        .CLK(CLK),
        .D(D),
        .E(E),
        .\MA_RD_DIN_O_reg[15] (\MA_RD_DIN_O_reg[15] ),
        .Q(Q),
        .abort_rd_edge(abort_rd_edge),
        .clk(clk),
        .\current_state_reg[2] (\current_state_reg[2] ),
        .\current_state_reg[2]_0 (\current_state_reg[2]_0 ),
        .fifo_rd_en(fifo_rd_en),
        .\gic0.gc0.count_d1_reg[3] (\gic0.gc0.count_d1_reg[3] ),
        .icn_cmd_dout_bus_6__0(icn_cmd_dout_bus_6__0),
        .out(out),
        .\shift_bit_count_reg[3] (\shift_bit_count_reg[3] ),
        .\shift_reg_in_reg[0] (\shift_reg_in_reg[0] ),
        .shift_reg_ld__1(shift_reg_ld__1));
endmodule

(* ORIG_REF_NAME = "xsdbm_v2_0_1_rdreg" *) 
module dbg_hub_CVxsdbm_v2_0_1_rdreg
   (\current_state_reg[2] ,
    \gic0.gc0.count_d1_reg[3] ,
    icn_cmd_dout_bus_6__0,
    shift_reg_ld__1,
    \current_state_reg[2]_0 ,
    CLK,
    clk,
    fifo_rd_en,
    abort_rd_edge,
    AR,
    out,
    Q,
    E,
    \shift_reg_in_reg[17] ,
    iTDI_reg_reg,
    SR,
    \MA_RD_DIN_O_reg[15] );
  output \current_state_reg[2] ;
  output \gic0.gc0.count_d1_reg[3] ;
  output icn_cmd_dout_bus_6__0;
  output shift_reg_ld__1;
  output \current_state_reg[2]_0 ;
  input CLK;
  input clk;
  input fifo_rd_en;
  input abort_rd_edge;
  input [0:0]AR;
  input [0:0]out;
  input [0:0]Q;
  input [0:0]E;
  input [0:0]\shift_reg_in_reg[17] ;
  input [0:0]iTDI_reg_reg;
  input [0:0]SR;
  input [15:0]\MA_RD_DIN_O_reg[15] ;

  wire [0:0]AR;
  wire CLK;
  wire [0:0]E;
  wire [15:0]\MA_RD_DIN_O_reg[15] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire abort_rd_edge;
  wire clk;
  wire \current_state_reg[2] ;
  wire \current_state_reg[2]_0 ;
  wire fifo_rd_en;
  wire \gic0.gc0.count_d1_reg[3] ;
  wire [0:0]iTDI_reg_reg;
  wire icn_cmd_dout_bus_6__0;
  wire [0:0]out;
  wire [3:0]p_0_in__1;
  wire [14:0]p_1_in;
  wire [3:0]shift_bit_count_reg__0;
  wire [0:0]\shift_reg_in_reg[17] ;
  wire \shift_reg_in_reg_n_0_[0] ;
  wire \shift_reg_in_reg_n_0_[10] ;
  wire \shift_reg_in_reg_n_0_[11] ;
  wire \shift_reg_in_reg_n_0_[12] ;
  wire \shift_reg_in_reg_n_0_[13] ;
  wire \shift_reg_in_reg_n_0_[14] ;
  wire \shift_reg_in_reg_n_0_[15] ;
  wire \shift_reg_in_reg_n_0_[1] ;
  wire \shift_reg_in_reg_n_0_[2] ;
  wire \shift_reg_in_reg_n_0_[3] ;
  wire \shift_reg_in_reg_n_0_[4] ;
  wire \shift_reg_in_reg_n_0_[5] ;
  wire \shift_reg_in_reg_n_0_[6] ;
  wire \shift_reg_in_reg_n_0_[7] ;
  wire \shift_reg_in_reg_n_0_[8] ;
  wire \shift_reg_in_reg_n_0_[9] ;
  wire shift_reg_ld__1;

  dbg_hub_CVxsdbm_v2_0_1_rdfifo U_RD_FIFO
       (.AR(AR),
        .CLK(CLK),
        .D(p_1_in),
        .E(E),
        .\MA_RD_DIN_O_reg[15] (\MA_RD_DIN_O_reg[15] ),
        .Q({\shift_reg_in_reg_n_0_[15] ,\shift_reg_in_reg_n_0_[14] ,\shift_reg_in_reg_n_0_[13] ,\shift_reg_in_reg_n_0_[12] ,\shift_reg_in_reg_n_0_[11] ,\shift_reg_in_reg_n_0_[10] ,\shift_reg_in_reg_n_0_[9] ,\shift_reg_in_reg_n_0_[8] ,\shift_reg_in_reg_n_0_[7] ,\shift_reg_in_reg_n_0_[6] ,\shift_reg_in_reg_n_0_[5] ,\shift_reg_in_reg_n_0_[4] ,\shift_reg_in_reg_n_0_[3] ,\shift_reg_in_reg_n_0_[2] ,\shift_reg_in_reg_n_0_[1] ,\shift_reg_in_reg_n_0_[0] }),
        .abort_rd_edge(abort_rd_edge),
        .clk(clk),
        .\current_state_reg[2] (\current_state_reg[2] ),
        .\current_state_reg[2]_0 (\current_state_reg[2]_0 ),
        .fifo_rd_en(fifo_rd_en),
        .\gic0.gc0.count_d1_reg[3] (\gic0.gc0.count_d1_reg[3] ),
        .icn_cmd_dout_bus_6__0(icn_cmd_dout_bus_6__0),
        .out(out),
        .\shift_bit_count_reg[3] (shift_bit_count_reg__0),
        .\shift_reg_in_reg[0] (Q),
        .shift_reg_ld__1(shift_reg_ld__1));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \shift_bit_count[0]_i_1__0 
       (.I0(shift_bit_count_reg__0[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shift_bit_count[1]_i_1__0 
       (.I0(shift_bit_count_reg__0[0]),
        .I1(shift_bit_count_reg__0[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \shift_bit_count[2]_i_1__0 
       (.I0(shift_bit_count_reg__0[0]),
        .I1(shift_bit_count_reg__0[1]),
        .I2(shift_bit_count_reg__0[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \shift_bit_count[3]_i_2__0 
       (.I0(shift_bit_count_reg__0[1]),
        .I1(shift_bit_count_reg__0[0]),
        .I2(shift_bit_count_reg__0[2]),
        .I3(shift_bit_count_reg__0[3]),
        .O(p_0_in__1[3]));
  FDRE #(
    .INIT(1'b0)) 
    \shift_bit_count_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(shift_bit_count_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \shift_bit_count_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(shift_bit_count_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \shift_bit_count_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(shift_bit_count_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \shift_bit_count_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(shift_bit_count_reg__0[3]),
        .R(SR));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[0] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(p_1_in[0]),
        .Q(\shift_reg_in_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[10] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(p_1_in[10]),
        .Q(\shift_reg_in_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[11] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(p_1_in[11]),
        .Q(\shift_reg_in_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[12] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(p_1_in[12]),
        .Q(\shift_reg_in_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[13] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(p_1_in[13]),
        .Q(\shift_reg_in_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[14] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(p_1_in[14]),
        .Q(\shift_reg_in_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[15] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(iTDI_reg_reg),
        .Q(\shift_reg_in_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[1] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(p_1_in[1]),
        .Q(\shift_reg_in_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[2] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(p_1_in[2]),
        .Q(\shift_reg_in_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[3] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(p_1_in[3]),
        .Q(\shift_reg_in_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[4] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(p_1_in[4]),
        .Q(\shift_reg_in_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[5] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(p_1_in[5]),
        .Q(\shift_reg_in_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[6] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(p_1_in[6]),
        .Q(\shift_reg_in_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[7] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(p_1_in[7]),
        .Q(\shift_reg_in_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[8] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(p_1_in[8]),
        .Q(\shift_reg_in_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[9] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(p_1_in[9]),
        .Q(\shift_reg_in_reg_n_0_[9] ));
endmodule

(* ORIG_REF_NAME = "xsdbm_v2_0_1_stat" *) 
module dbg_hub_CVxsdbm_v2_0_1_stat
   (iTDO_VEC_15,
    m_bscan_tck,
    SR);
  output iTDO_VEC_15;
  input [0:0]m_bscan_tck;
  input [0:0]SR;

  wire [0:0]SR;
  wire \iSTAT_CNT[0]_i_1_n_0 ;
  wire [5:0]iSTAT_CNT_reg__0;
  wire iTDO_VEC_15;
  wire iTDO_next;
  wire [0:0]m_bscan_tck;
  wire [5:1]p_0_in;

  LUT6 #(
    .INIT(64'h4000408040808875)) 
    TDO_i_1
       (.I0(iSTAT_CNT_reg__0[5]),
        .I1(iSTAT_CNT_reg__0[4]),
        .I2(iSTAT_CNT_reg__0[3]),
        .I3(iSTAT_CNT_reg__0[2]),
        .I4(iSTAT_CNT_reg__0[0]),
        .I5(iSTAT_CNT_reg__0[1]),
        .O(iTDO_next));
  FDRE #(
    .INIT(1'b0)) 
    TDO_reg
       (.C(m_bscan_tck),
        .CE(1'b1),
        .D(iTDO_next),
        .Q(iTDO_VEC_15),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \iSTAT_CNT[0]_i_1 
       (.I0(iSTAT_CNT_reg__0[0]),
        .O(\iSTAT_CNT[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \iSTAT_CNT[1]_i_1 
       (.I0(iSTAT_CNT_reg__0[1]),
        .I1(iSTAT_CNT_reg__0[0]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \iSTAT_CNT[2]_i_1 
       (.I0(iSTAT_CNT_reg__0[0]),
        .I1(iSTAT_CNT_reg__0[1]),
        .I2(iSTAT_CNT_reg__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \iSTAT_CNT[3]_i_1 
       (.I0(iSTAT_CNT_reg__0[1]),
        .I1(iSTAT_CNT_reg__0[0]),
        .I2(iSTAT_CNT_reg__0[2]),
        .I3(iSTAT_CNT_reg__0[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \iSTAT_CNT[4]_i_1 
       (.I0(iSTAT_CNT_reg__0[2]),
        .I1(iSTAT_CNT_reg__0[0]),
        .I2(iSTAT_CNT_reg__0[1]),
        .I3(iSTAT_CNT_reg__0[3]),
        .I4(iSTAT_CNT_reg__0[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \iSTAT_CNT[5]_i_2 
       (.I0(iSTAT_CNT_reg__0[3]),
        .I1(iSTAT_CNT_reg__0[1]),
        .I2(iSTAT_CNT_reg__0[0]),
        .I3(iSTAT_CNT_reg__0[2]),
        .I4(iSTAT_CNT_reg__0[4]),
        .I5(iSTAT_CNT_reg__0[5]),
        .O(p_0_in[5]));
  FDRE #(
    .INIT(1'b0)) 
    \iSTAT_CNT_reg[0] 
       (.C(m_bscan_tck),
        .CE(1'b1),
        .D(\iSTAT_CNT[0]_i_1_n_0 ),
        .Q(iSTAT_CNT_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \iSTAT_CNT_reg[1] 
       (.C(m_bscan_tck),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(iSTAT_CNT_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \iSTAT_CNT_reg[2] 
       (.C(m_bscan_tck),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(iSTAT_CNT_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \iSTAT_CNT_reg[3] 
       (.C(m_bscan_tck),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(iSTAT_CNT_reg__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \iSTAT_CNT_reg[4] 
       (.C(m_bscan_tck),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(iSTAT_CNT_reg__0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \iSTAT_CNT_reg[5] 
       (.C(m_bscan_tck),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(iSTAT_CNT_reg__0[5]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "xsdbm_v2_0_1_stat_reg" *) 
module dbg_hub_CVxsdbm_v2_0_1_stat_reg
   (icn_cmd_dout_reg,
    \stat_addr_bit_cnt_reg[2] ,
    CLK,
    clk,
    control_icon2xsdb,
    \iTARGET_reg[10] ,
    \iTARGET_reg[8] ,
    in_write_mode_reg,
    iTDI_reg_reg);
  output icn_cmd_dout_reg;
  input \stat_addr_bit_cnt_reg[2] ;
  input CLK;
  input clk;
  input [0:0]control_icon2xsdb;
  input [0:0]\iTARGET_reg[10] ;
  input [0:0]\iTARGET_reg[8] ;
  input [3:0]in_write_mode_reg;
  input [0:0]iTDI_reg_reg;

  wire CLK;
  wire clk;
  wire [0:0]control_icon2xsdb;
  wire [0:0]\iTARGET_reg[10] ;
  wire [0:0]\iTARGET_reg[8] ;
  wire [0:0]iTDI_reg_reg;
  wire icn_cmd_dout_reg;
  wire [3:0]in_write_mode_reg;
  wire shift_en;
  (* async_reg = "true" *) wire [3:0]shift_reg_in;
  wire \shift_reg_in[0]_i_1_n_0 ;
  wire \shift_reg_in[1]_i_1_n_0 ;
  wire \shift_reg_in[2]_i_1_n_0 ;
  wire \stat_addr_bit_cnt_reg[2] ;
  (* async_reg = "true" *) wire [3:0]stat_reg;
  (* async_reg = "true" *) wire [1:0]stat_reg_ld;

  LUT6 #(
    .INIT(64'hE040FFFFE040E040)) 
    icn_cmd_dout_i_3
       (.I0(shift_en),
        .I1(stat_reg[0]),
        .I2(control_icon2xsdb),
        .I3(shift_reg_in[0]),
        .I4(\iTARGET_reg[10] ),
        .I5(\stat_addr_bit_cnt_reg[2] ),
        .O(icn_cmd_dout_reg));
  FDRE #(
    .INIT(1'b0)) 
    shift_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(control_icon2xsdb),
        .Q(shift_en),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \shift_reg_in[0]_i_1 
       (.I0(stat_reg[1]),
        .I1(control_icon2xsdb),
        .I2(shift_en),
        .I3(shift_reg_in[1]),
        .O(\shift_reg_in[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \shift_reg_in[1]_i_1 
       (.I0(stat_reg[2]),
        .I1(control_icon2xsdb),
        .I2(shift_en),
        .I3(shift_reg_in[2]),
        .O(\shift_reg_in[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \shift_reg_in[2]_i_1 
       (.I0(stat_reg[3]),
        .I1(control_icon2xsdb),
        .I2(shift_en),
        .I3(shift_reg_in[3]),
        .O(\shift_reg_in[2]_i_1_n_0 ));
  initial assign \shift_reg_in_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[0] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .D(\shift_reg_in[0]_i_1_n_0 ),
        .Q(shift_reg_in[0]),
        .R(1'b0));
  initial assign \shift_reg_in_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[1] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .D(\shift_reg_in[1]_i_1_n_0 ),
        .Q(shift_reg_in[1]),
        .R(1'b0));
  initial assign \shift_reg_in_reg[2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[2] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .D(\shift_reg_in[2]_i_1_n_0 ),
        .Q(shift_reg_in[2]),
        .R(1'b0));
  initial assign \shift_reg_in_reg[3] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[3] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .D(iTDI_reg_reg),
        .Q(shift_reg_in[3]),
        .R(1'b0));
  initial assign \stat_reg_ld_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \stat_reg_ld_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\iTARGET_reg[8] ),
        .Q(stat_reg_ld[0]),
        .R(1'b0));
  initial assign \stat_reg_ld_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \stat_reg_ld_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(stat_reg_ld[0]),
        .Q(stat_reg_ld[1]),
        .R(1'b0));
  initial assign \stat_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \stat_reg_reg[0] 
       (.C(clk),
        .CE(stat_reg_ld[1]),
        .D(in_write_mode_reg[0]),
        .Q(stat_reg[0]),
        .R(1'b0));
  initial assign \stat_reg_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \stat_reg_reg[1] 
       (.C(clk),
        .CE(stat_reg_ld[1]),
        .D(in_write_mode_reg[1]),
        .Q(stat_reg[1]),
        .R(1'b0));
  initial assign \stat_reg_reg[2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \stat_reg_reg[2] 
       (.C(clk),
        .CE(stat_reg_ld[1]),
        .D(in_write_mode_reg[2]),
        .Q(stat_reg[2]),
        .R(1'b0));
  initial assign \stat_reg_reg[3] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \stat_reg_reg[3] 
       (.C(clk),
        .CE(stat_reg_ld[1]),
        .D(in_write_mode_reg[3]),
        .Q(stat_reg[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbm_v2_0_1_stat_reg" *) 
module dbg_hub_CVxsdbm_v2_0_1_stat_reg__parameterized0
   (shift_en,
    CLK,
    clk,
    out,
    icn_cmd_dout_reg,
    control_icon2xsdb,
    \iTARGET_reg[10] ,
    \sl_berr_r_reg[0] ,
    iTDI_reg_reg);
  output shift_en;
  input CLK;
  input clk;
  output [0:0]out;
  output [0:0]icn_cmd_dout_reg;
  input [0:0]control_icon2xsdb;
  input [0:0]\iTARGET_reg[10] ;
  input [2:0]\sl_berr_r_reg[0] ;
  input [0:0]iTDI_reg_reg;

  wire CLK;
  wire clk;
  wire [0:0]control_icon2xsdb;
  wire [0:0]\iTARGET_reg[10] ;
  wire [0:0]iTDI_reg_reg;
  wire shift_en;
  (* async_reg = "true" *) wire [2:0]shift_reg_in;
  wire \shift_reg_in[0]_i_1__1_n_0 ;
  wire \shift_reg_in[1]_i_1__1_n_0 ;
  wire [2:0]\sl_berr_r_reg[0] ;
  (* async_reg = "true" *) wire [2:0]stat_reg;
  (* async_reg = "true" *) wire [1:0]stat_reg_ld;

  assign icn_cmd_dout_reg[0] = shift_reg_in[0];
  assign out[0] = stat_reg[0];
  FDRE #(
    .INIT(1'b0)) 
    shift_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(control_icon2xsdb),
        .Q(shift_en),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \shift_reg_in[0]_i_1__1 
       (.I0(stat_reg[1]),
        .I1(control_icon2xsdb),
        .I2(shift_en),
        .I3(shift_reg_in[1]),
        .O(\shift_reg_in[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \shift_reg_in[1]_i_1__1 
       (.I0(stat_reg[2]),
        .I1(control_icon2xsdb),
        .I2(shift_en),
        .I3(shift_reg_in[2]),
        .O(\shift_reg_in[1]_i_1__1_n_0 ));
  initial assign \shift_reg_in_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[0] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .D(\shift_reg_in[0]_i_1__1_n_0 ),
        .Q(shift_reg_in[0]),
        .R(1'b0));
  initial assign \shift_reg_in_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[1] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .D(\shift_reg_in[1]_i_1__1_n_0 ),
        .Q(shift_reg_in[1]),
        .R(1'b0));
  initial assign \shift_reg_in_reg[2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[2] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .D(iTDI_reg_reg),
        .Q(shift_reg_in[2]),
        .R(1'b0));
  initial assign \stat_reg_ld_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \stat_reg_ld_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\iTARGET_reg[10] ),
        .Q(stat_reg_ld[0]),
        .R(1'b0));
  initial assign \stat_reg_ld_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \stat_reg_ld_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(stat_reg_ld[0]),
        .Q(stat_reg_ld[1]),
        .R(1'b0));
  initial assign \stat_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \stat_reg_reg[0] 
       (.C(clk),
        .CE(stat_reg_ld[1]),
        .D(\sl_berr_r_reg[0] [0]),
        .Q(stat_reg[0]),
        .R(1'b0));
  initial assign \stat_reg_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \stat_reg_reg[1] 
       (.C(clk),
        .CE(stat_reg_ld[1]),
        .D(\sl_berr_r_reg[0] [1]),
        .Q(stat_reg[1]),
        .R(1'b0));
  initial assign \stat_reg_reg[2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \stat_reg_reg[2] 
       (.C(clk),
        .CE(stat_reg_ld[1]),
        .D(\sl_berr_r_reg[0] [2]),
        .Q(stat_reg[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbm_v2_0_1_stat_reg" *) 
module dbg_hub_CVxsdbm_v2_0_1_stat_reg__parameterized1
   (icn_cmd_dout_reg,
    icn_cmd_dout_bus_6__0,
    \shift_reg_in_reg[0]_0 ,
    CLK,
    clk,
    control_icon2xsdb,
    \iTARGET_reg[8] ,
    \iTARGET_reg[10] ,
    UNCONN_IN,
    iTDI_reg_reg);
  output icn_cmd_dout_reg;
  input icn_cmd_dout_bus_6__0;
  input \shift_reg_in_reg[0]_0 ;
  input CLK;
  input clk;
  input [0:0]control_icon2xsdb;
  input [0:0]\iTARGET_reg[8] ;
  input [0:0]\iTARGET_reg[10] ;
  input [2:0]UNCONN_IN;
  input [0:0]iTDI_reg_reg;

  wire CLK;
  wire [2:0]UNCONN_IN;
  wire clk;
  wire [0:0]control_icon2xsdb;
  wire [0:0]\iTARGET_reg[10] ;
  wire [0:0]\iTARGET_reg[8] ;
  wire [0:0]iTDI_reg_reg;
  wire icn_cmd_dout_bus_6__0;
  wire icn_cmd_dout_i_12_n_0;
  wire icn_cmd_dout_i_9_n_0;
  wire icn_cmd_dout_reg;
  wire shift_en;
  (* async_reg = "true" *) wire [2:0]shift_reg_in;
  wire \shift_reg_in[0]_i_1__2_n_0 ;
  wire \shift_reg_in[1]_i_1__2_n_0 ;
  wire \shift_reg_in_reg[0]_0 ;
  (* async_reg = "true" *) wire [2:0]stat_reg;
  (* async_reg = "true" *) wire [1:0]stat_reg_ld;

  LUT2 #(
    .INIT(4'h2)) 
    icn_cmd_dout_i_12
       (.I0(stat_reg[0]),
        .I1(shift_en),
        .O(icn_cmd_dout_i_12_n_0));
  LUT6 #(
    .INIT(64'hFFFFFEEEFCCCFCCC)) 
    icn_cmd_dout_i_6
       (.I0(icn_cmd_dout_i_9_n_0),
        .I1(\shift_reg_in_reg[0]_0 ),
        .I2(\iTARGET_reg[8] ),
        .I3(icn_cmd_dout_bus_6__0),
        .I4(icn_cmd_dout_i_12_n_0),
        .I5(control_icon2xsdb),
        .O(icn_cmd_dout_reg));
  LUT2 #(
    .INIT(4'h8)) 
    icn_cmd_dout_i_9
       (.I0(shift_en),
        .I1(shift_reg_in[0]),
        .O(icn_cmd_dout_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    shift_en_reg
       (.C(CLK),
        .CE(1'b1),
        .D(control_icon2xsdb),
        .Q(shift_en),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \shift_reg_in[0]_i_1__2 
       (.I0(control_icon2xsdb),
        .I1(shift_en),
        .I2(shift_reg_in[1]),
        .O(\shift_reg_in[0]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \shift_reg_in[1]_i_1__2 
       (.I0(control_icon2xsdb),
        .I1(shift_en),
        .I2(shift_reg_in[2]),
        .O(\shift_reg_in[1]_i_1__2_n_0 ));
  initial assign \shift_reg_in_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[0] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .D(\shift_reg_in[0]_i_1__2_n_0 ),
        .Q(shift_reg_in[0]),
        .R(1'b0));
  initial assign \shift_reg_in_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[1] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .D(\shift_reg_in[1]_i_1__2_n_0 ),
        .Q(shift_reg_in[1]),
        .R(1'b0));
  initial assign \shift_reg_in_reg[2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \shift_reg_in_reg[2] 
       (.C(CLK),
        .CE(control_icon2xsdb),
        .D(iTDI_reg_reg),
        .Q(shift_reg_in[2]),
        .R(1'b0));
  initial assign \stat_reg_ld_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \stat_reg_ld_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\iTARGET_reg[10] ),
        .Q(stat_reg_ld[0]),
        .R(1'b0));
  initial assign \stat_reg_ld_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \stat_reg_ld_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(stat_reg_ld[0]),
        .Q(stat_reg_ld[1]),
        .R(1'b0));
  initial assign \stat_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \stat_reg_reg[0] 
       (.C(clk),
        .CE(stat_reg_ld[1]),
        .D(UNCONN_IN[0]),
        .Q(stat_reg[0]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbm_v2_0_1_sync" *) 
module dbg_hub_CVxsdbm_v2_0_1_sync
   (iSYNC,
    iDATA_CMD,
    D,
    m_bscan_tck);
  output iSYNC;
  input iDATA_CMD;
  input [0:0]D;
  input [0:0]m_bscan_tck;

  wire [0:0]D;
  wire SYNC_i_1_n_0;
  wire iDATA_CMD;
  wire \iGOT_SYNC/i__n_0 ;
  wire iSYNC;
  wire [6:0]iSYNC_WORD;
  wire \iSYNC_WORD[6]_i_1_n_0 ;
  wire [0:0]m_bscan_tck;

  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    SYNC_i_1
       (.I0(\iGOT_SYNC/i__n_0 ),
        .I1(iSYNC_WORD[2]),
        .I2(iSYNC_WORD[6]),
        .I3(iSYNC_WORD[4]),
        .I4(iSYNC_WORD[1]),
        .I5(iSYNC),
        .O(SYNC_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    SYNC_reg
       (.C(m_bscan_tck),
        .CE(1'b1),
        .D(SYNC_i_1_n_0),
        .Q(iSYNC),
        .R(\iSYNC_WORD[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \iGOT_SYNC/i_ 
       (.I0(iSYNC_WORD[3]),
        .I1(D),
        .I2(iSYNC_WORD[0]),
        .I3(iSYNC_WORD[5]),
        .O(\iGOT_SYNC/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \iSYNC_WORD[6]_i_1 
       (.I0(iDATA_CMD),
        .O(\iSYNC_WORD[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \iSYNC_WORD_reg[0] 
       (.C(m_bscan_tck),
        .CE(1'b1),
        .D(iSYNC_WORD[1]),
        .Q(iSYNC_WORD[0]),
        .R(\iSYNC_WORD[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \iSYNC_WORD_reg[1] 
       (.C(m_bscan_tck),
        .CE(1'b1),
        .D(iSYNC_WORD[2]),
        .Q(iSYNC_WORD[1]),
        .R(\iSYNC_WORD[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \iSYNC_WORD_reg[2] 
       (.C(m_bscan_tck),
        .CE(1'b1),
        .D(iSYNC_WORD[3]),
        .Q(iSYNC_WORD[2]),
        .R(\iSYNC_WORD[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \iSYNC_WORD_reg[3] 
       (.C(m_bscan_tck),
        .CE(1'b1),
        .D(iSYNC_WORD[4]),
        .Q(iSYNC_WORD[3]),
        .R(\iSYNC_WORD[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \iSYNC_WORD_reg[4] 
       (.C(m_bscan_tck),
        .CE(1'b1),
        .D(iSYNC_WORD[5]),
        .Q(iSYNC_WORD[4]),
        .R(\iSYNC_WORD[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \iSYNC_WORD_reg[5] 
       (.C(m_bscan_tck),
        .CE(1'b1),
        .D(iSYNC_WORD[6]),
        .Q(iSYNC_WORD[5]),
        .R(\iSYNC_WORD[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \iSYNC_WORD_reg[6] 
       (.C(m_bscan_tck),
        .CE(1'b1),
        .D(D),
        .Q(iSYNC_WORD[6]),
        .R(\iSYNC_WORD[6]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "xsdbm_v2_0_1_wrfifo" *) 
module dbg_hub_CVxsdbm_v2_0_1_wrfifo
   (\current_state_reg[4] ,
    \gpr1.dout_i_reg[15] ,
    CLK,
    clk,
    ma_wr_pop,
    sl_iport0_o,
    AR,
    out,
    \iTARGET_reg[8] ,
    Q,
    ma_wr_pop_r_reg,
    DI);
  output \current_state_reg[4] ;
  output \gpr1.dout_i_reg[15] ;
  input CLK;
  input clk;
  input ma_wr_pop;
  output [15:0]sl_iport0_o;
  input [0:0]AR;
  input [0:0]out;
  input [0:0]\iTARGET_reg[8] ;
  input [3:0]Q;
  input [0:0]ma_wr_pop_r_reg;
  input [15:0]DI;

  wire [0:0]AR;
  wire CLK;
  wire [15:0]DI;
  wire [3:0]Q;
  wire clk;
  wire \current_state_reg[4] ;
  wire \gpr1.dout_i_reg[15] ;
  wire [0:0]\iTARGET_reg[8] ;
  wire ma_wr_pop;
  wire [0:0]ma_wr_pop_r_reg;
  wire [0:0]out;
  wire [15:0]sl_iport0_o;

  dbg_hub_CVfifo_generator_v13_1_2 \SUBCORE_FIFO.xsdbm_v2_0_1_wrfifo_inst 
       (.AR(AR),
        .CLK(CLK),
        .DI(DI),
        .Q(Q),
        .clk(clk),
        .\current_state_reg[4] (\current_state_reg[4] ),
        .\gpr1.dout_i_reg[15] (\gpr1.dout_i_reg[15] ),
        .\iTARGET_reg[8] (\iTARGET_reg[8] ),
        .ma_wr_pop(ma_wr_pop),
        .ma_wr_pop_r_reg(ma_wr_pop_r_reg),
        .out(out),
        .sl_iport0_o(sl_iport0_o));
endmodule

(* ORIG_REF_NAME = "xsdbm_v2_0_1_wrreg" *) 
module dbg_hub_CVxsdbm_v2_0_1_wrreg
   (\current_state_reg[4] ,
    \gpr1.dout_i_reg[15] ,
    CLK,
    clk,
    ma_wr_pop,
    Q,
    sl_iport0_o,
    AR,
    out,
    \iTARGET_reg[8] ,
    \shift_reg_in_reg[17] ,
    iTDI_reg_reg,
    ma_wr_pop_r_reg,
    \shift_reg_in_reg[17]_0 );
  output \current_state_reg[4] ;
  output \gpr1.dout_i_reg[15] ;
  input CLK;
  input clk;
  input ma_wr_pop;
  output [0:0]Q;
  output [15:0]sl_iport0_o;
  input [0:0]AR;
  input [0:0]out;
  input [0:0]\iTARGET_reg[8] ;
  input [0:0]\shift_reg_in_reg[17] ;
  input [0:0]iTDI_reg_reg;
  input [0:0]ma_wr_pop_r_reg;
  input [0:0]\shift_reg_in_reg[17]_0 ;

  wire [0:0]AR;
  wire CLK;
  wire [14:0]DI;
  wire [0:0]Q;
  wire clk;
  wire \current_state_reg[4] ;
  wire \gpr1.dout_i_reg[15] ;
  wire [0:0]\iTARGET_reg[8] ;
  wire [0:0]iTDI_reg_reg;
  wire ma_wr_pop;
  wire [0:0]ma_wr_pop_r_reg;
  wire [0:0]out;
  wire [3:0]p_0_in__0;
  wire [3:0]shift_bit_count_reg__0;
  wire [0:0]\shift_reg_in_reg[17] ;
  wire [0:0]\shift_reg_in_reg[17]_0 ;
  wire [15:0]sl_iport0_o;

  dbg_hub_CVxsdbm_v2_0_1_wrfifo U_WR_FIFO
       (.AR(AR),
        .CLK(CLK),
        .DI({iTDI_reg_reg,DI}),
        .Q(shift_bit_count_reg__0),
        .clk(clk),
        .\current_state_reg[4] (\current_state_reg[4] ),
        .\gpr1.dout_i_reg[15] (\gpr1.dout_i_reg[15] ),
        .\iTARGET_reg[8] (\iTARGET_reg[8] ),
        .ma_wr_pop(ma_wr_pop),
        .ma_wr_pop_r_reg(ma_wr_pop_r_reg),
        .out(out),
        .sl_iport0_o(sl_iport0_o));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \shift_bit_count[0]_i_1 
       (.I0(shift_bit_count_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shift_bit_count[1]_i_1 
       (.I0(shift_bit_count_reg__0[0]),
        .I1(shift_bit_count_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \shift_bit_count[2]_i_1 
       (.I0(shift_bit_count_reg__0[0]),
        .I1(shift_bit_count_reg__0[1]),
        .I2(shift_bit_count_reg__0[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \shift_bit_count[3]_i_2 
       (.I0(shift_bit_count_reg__0[1]),
        .I1(shift_bit_count_reg__0[0]),
        .I2(shift_bit_count_reg__0[2]),
        .I3(shift_bit_count_reg__0[3]),
        .O(p_0_in__0[3]));
  FDRE #(
    .INIT(1'b0)) 
    \shift_bit_count_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(shift_bit_count_reg__0[0]),
        .R(\shift_reg_in_reg[17]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shift_bit_count_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(shift_bit_count_reg__0[1]),
        .R(\shift_reg_in_reg[17]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shift_bit_count_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(shift_bit_count_reg__0[2]),
        .R(\shift_reg_in_reg[17]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shift_bit_count_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(shift_bit_count_reg__0[3]),
        .R(\shift_reg_in_reg[17]_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[0] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(DI[0]),
        .Q(Q));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[10] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(DI[10]),
        .Q(DI[9]));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[11] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(DI[11]),
        .Q(DI[10]));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[12] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(DI[12]),
        .Q(DI[11]));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[13] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(DI[13]),
        .Q(DI[12]));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[14] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(DI[14]),
        .Q(DI[13]));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[15] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(iTDI_reg_reg),
        .Q(DI[14]));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[1] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(DI[1]),
        .Q(DI[0]));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[2] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(DI[2]),
        .Q(DI[1]));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[3] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(DI[3]),
        .Q(DI[2]));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[4] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(DI[4]),
        .Q(DI[3]));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[5] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(DI[5]),
        .Q(DI[4]));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[6] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(DI[6]),
        .Q(DI[5]));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[7] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(DI[7]),
        .Q(DI[6]));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[8] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(DI[8]),
        .Q(DI[7]));
  FDCE #(
    .INIT(1'b0)) 
    \shift_reg_in_reg[9] 
       (.C(CLK),
        .CE(\shift_reg_in_reg[17] ),
        .CLR(AR),
        .D(DI[9]),
        .Q(DI[8]));
endmodule

(* C_BSCANID = "32'b00000100100100000000001000100000" *) (* C_BSCAN_MODE = "0" *) (* C_BSCAN_MODE_WITH_CORE = "0" *) 
(* C_BUILD_REVISION = "0" *) (* C_CLKFBOUT_MULT_F = "10.000000" *) (* C_CLKOUT0_DIVIDE_F = "10.000000" *) 
(* C_CLK_INPUT_FREQ_HZ = "32'b00010001111000011010001100000000" *) (* C_CORE_MAJOR_VER = "1" *) (* C_CORE_MINOR_ALPHA_VER = "97" *) 
(* C_CORE_MINOR_VER = "0" *) (* C_CORE_TYPE = "1" *) (* C_DCLK_HAS_RESET = "0" *) 
(* C_DIVCLK_DIVIDE = "3" *) (* C_ENABLE_CLK_DIVIDER = "0" *) (* C_EN_INT_SIM = "1" *) 
(* C_FIFO_STYLE = "SUBCORE" *) (* C_MAJOR_VERSION = "14" *) (* C_MINOR_VERSION = "1" *) 
(* C_NUM_BSCAN_MASTER_PORTS = "0" *) (* C_TWO_PRIM_MODE = "0" *) (* C_USER_SCAN_CHAIN = "1" *) 
(* C_USER_SCAN_CHAIN1 = "1" *) (* C_USE_BUFR = "0" *) (* C_USE_EXT_BSCAN = "0" *) 
(* C_USE_STARTUP_CLK = "0" *) (* C_XDEVICEFAMILY = "kintex7" *) (* C_XSDB_NUM_SLAVES = "1" *) 
(* C_XSDB_PERIOD_FRC = "0" *) (* C_XSDB_PERIOD_INT = "10" *) (* LC_CLKIN1_PERIOD = "3.333333" *) 
(* ORIG_REF_NAME = "xsdbm_v2_0_1_xsdbm" *) (* dont_touch = "true" *) 
module dbg_hub_CVxsdbm_v2_0_1_xsdbm
   (update_0,
    capture_0,
    reset_0,
    runtest_0,
    tms_0,
    tck_0,
    tdi_0,
    sel_0,
    shift_0,
    drck_0,
    tdo_0,
    update_1,
    capture_1,
    reset_1,
    runtest_1,
    tms_1,
    tck_1,
    tdi_1,
    sel_1,
    shift_1,
    drck_1,
    tdo_1,
    update_2,
    capture_2,
    reset_2,
    runtest_2,
    tms_2,
    tck_2,
    tdi_2,
    sel_2,
    shift_2,
    drck_2,
    tdo_2,
    update_3,
    capture_3,
    reset_3,
    runtest_3,
    tms_3,
    tck_3,
    tdi_3,
    sel_3,
    shift_3,
    drck_3,
    tdo_3,
    update_4,
    capture_4,
    reset_4,
    runtest_4,
    tms_4,
    tck_4,
    tdi_4,
    sel_4,
    shift_4,
    drck_4,
    tdo_4,
    update_5,
    capture_5,
    reset_5,
    runtest_5,
    tms_5,
    tck_5,
    tdi_5,
    sel_5,
    shift_5,
    drck_5,
    tdo_5,
    update_6,
    capture_6,
    reset_6,
    runtest_6,
    tms_6,
    tck_6,
    tdi_6,
    sel_6,
    shift_6,
    drck_6,
    tdo_6,
    update_7,
    capture_7,
    reset_7,
    runtest_7,
    tms_7,
    tck_7,
    tdi_7,
    sel_7,
    shift_7,
    drck_7,
    tdo_7,
    update_8,
    capture_8,
    reset_8,
    runtest_8,
    tms_8,
    tck_8,
    tdi_8,
    sel_8,
    shift_8,
    drck_8,
    tdo_8,
    update_9,
    capture_9,
    reset_9,
    runtest_9,
    tms_9,
    tck_9,
    tdi_9,
    sel_9,
    shift_9,
    drck_9,
    tdo_9,
    update_10,
    capture_10,
    reset_10,
    runtest_10,
    tms_10,
    tck_10,
    tdi_10,
    sel_10,
    shift_10,
    drck_10,
    tdo_10,
    update_11,
    capture_11,
    reset_11,
    runtest_11,
    tms_11,
    tck_11,
    tdi_11,
    sel_11,
    shift_11,
    drck_11,
    tdo_11,
    update_12,
    capture_12,
    reset_12,
    runtest_12,
    tms_12,
    tck_12,
    tdi_12,
    sel_12,
    shift_12,
    drck_12,
    tdo_12,
    update_13,
    capture_13,
    reset_13,
    runtest_13,
    tms_13,
    tck_13,
    tdi_13,
    sel_13,
    shift_13,
    drck_13,
    tdo_13,
    update_14,
    capture_14,
    reset_14,
    runtest_14,
    tms_14,
    tck_14,
    tdi_14,
    sel_14,
    shift_14,
    drck_14,
    tdo_14,
    update_15,
    capture_15,
    reset_15,
    runtest_15,
    tms_15,
    tck_15,
    tdi_15,
    sel_15,
    shift_15,
    drck_15,
    tdo_15,
    update,
    capture,
    reset,
    runtest,
    tck,
    tms,
    tdi,
    sel,
    shift,
    drck,
    tdo,
    clk,
    sl_iport0_o,
    sl_iport1_o,
    sl_iport2_o,
    sl_iport3_o,
    sl_iport4_o,
    sl_iport5_o,
    sl_iport6_o,
    sl_iport7_o,
    sl_iport8_o,
    sl_iport9_o,
    sl_iport10_o,
    sl_iport11_o,
    sl_iport12_o,
    sl_iport13_o,
    sl_iport14_o,
    sl_iport15_o,
    sl_iport16_o,
    sl_iport17_o,
    sl_iport18_o,
    sl_iport19_o,
    sl_iport20_o,
    sl_iport21_o,
    sl_iport22_o,
    sl_iport23_o,
    sl_iport24_o,
    sl_iport25_o,
    sl_iport26_o,
    sl_iport27_o,
    sl_iport28_o,
    sl_iport29_o,
    sl_iport30_o,
    sl_iport31_o,
    sl_iport32_o,
    sl_iport33_o,
    sl_iport34_o,
    sl_iport35_o,
    sl_iport36_o,
    sl_iport37_o,
    sl_iport38_o,
    sl_iport39_o,
    sl_iport40_o,
    sl_iport41_o,
    sl_iport42_o,
    sl_iport43_o,
    sl_iport44_o,
    sl_iport45_o,
    sl_iport46_o,
    sl_iport47_o,
    sl_iport48_o,
    sl_iport49_o,
    sl_iport50_o,
    sl_iport51_o,
    sl_iport52_o,
    sl_iport53_o,
    sl_iport54_o,
    sl_iport55_o,
    sl_iport56_o,
    sl_iport57_o,
    sl_iport58_o,
    sl_iport59_o,
    sl_iport60_o,
    sl_iport61_o,
    sl_iport62_o,
    sl_iport63_o,
    sl_iport64_o,
    sl_iport65_o,
    sl_iport66_o,
    sl_iport67_o,
    sl_iport68_o,
    sl_iport69_o,
    sl_iport70_o,
    sl_iport71_o,
    sl_iport72_o,
    sl_iport73_o,
    sl_iport74_o,
    sl_iport75_o,
    sl_iport76_o,
    sl_iport77_o,
    sl_iport78_o,
    sl_iport79_o,
    sl_iport80_o,
    sl_iport81_o,
    sl_iport82_o,
    sl_iport83_o,
    sl_iport84_o,
    sl_iport85_o,
    sl_iport86_o,
    sl_iport87_o,
    sl_iport88_o,
    sl_iport89_o,
    sl_iport90_o,
    sl_iport91_o,
    sl_iport92_o,
    sl_iport93_o,
    sl_iport94_o,
    sl_iport95_o,
    sl_iport96_o,
    sl_iport97_o,
    sl_iport98_o,
    sl_iport99_o,
    sl_iport100_o,
    sl_iport101_o,
    sl_iport102_o,
    sl_iport103_o,
    sl_iport104_o,
    sl_iport105_o,
    sl_iport106_o,
    sl_iport107_o,
    sl_iport108_o,
    sl_iport109_o,
    sl_iport110_o,
    sl_iport111_o,
    sl_iport112_o,
    sl_iport113_o,
    sl_iport114_o,
    sl_iport115_o,
    sl_iport116_o,
    sl_iport117_o,
    sl_iport118_o,
    sl_iport119_o,
    sl_iport120_o,
    sl_iport121_o,
    sl_iport122_o,
    sl_iport123_o,
    sl_iport124_o,
    sl_iport125_o,
    sl_iport126_o,
    sl_iport127_o,
    sl_iport128_o,
    sl_iport129_o,
    sl_iport130_o,
    sl_iport131_o,
    sl_iport132_o,
    sl_iport133_o,
    sl_iport134_o,
    sl_iport135_o,
    sl_iport136_o,
    sl_iport137_o,
    sl_iport138_o,
    sl_iport139_o,
    sl_iport140_o,
    sl_iport141_o,
    sl_iport142_o,
    sl_iport143_o,
    sl_iport144_o,
    sl_iport145_o,
    sl_iport146_o,
    sl_iport147_o,
    sl_iport148_o,
    sl_iport149_o,
    sl_iport150_o,
    sl_iport151_o,
    sl_iport152_o,
    sl_iport153_o,
    sl_iport154_o,
    sl_iport155_o,
    sl_iport156_o,
    sl_iport157_o,
    sl_iport158_o,
    sl_iport159_o,
    sl_iport160_o,
    sl_iport161_o,
    sl_iport162_o,
    sl_iport163_o,
    sl_iport164_o,
    sl_iport165_o,
    sl_iport166_o,
    sl_iport167_o,
    sl_iport168_o,
    sl_iport169_o,
    sl_iport170_o,
    sl_iport171_o,
    sl_iport172_o,
    sl_iport173_o,
    sl_iport174_o,
    sl_iport175_o,
    sl_iport176_o,
    sl_iport177_o,
    sl_iport178_o,
    sl_iport179_o,
    sl_iport180_o,
    sl_iport181_o,
    sl_iport182_o,
    sl_iport183_o,
    sl_iport184_o,
    sl_iport185_o,
    sl_iport186_o,
    sl_iport187_o,
    sl_iport188_o,
    sl_iport189_o,
    sl_iport190_o,
    sl_iport191_o,
    sl_iport192_o,
    sl_iport193_o,
    sl_iport194_o,
    sl_iport195_o,
    sl_iport196_o,
    sl_iport197_o,
    sl_iport198_o,
    sl_iport199_o,
    sl_iport200_o,
    sl_iport201_o,
    sl_iport202_o,
    sl_iport203_o,
    sl_iport204_o,
    sl_iport205_o,
    sl_iport206_o,
    sl_iport207_o,
    sl_iport208_o,
    sl_iport209_o,
    sl_iport210_o,
    sl_iport211_o,
    sl_iport212_o,
    sl_iport213_o,
    sl_iport214_o,
    sl_iport215_o,
    sl_iport216_o,
    sl_iport217_o,
    sl_iport218_o,
    sl_iport219_o,
    sl_iport220_o,
    sl_iport221_o,
    sl_iport222_o,
    sl_iport223_o,
    sl_iport224_o,
    sl_iport225_o,
    sl_iport226_o,
    sl_iport227_o,
    sl_iport228_o,
    sl_iport229_o,
    sl_iport230_o,
    sl_iport231_o,
    sl_iport232_o,
    sl_iport233_o,
    sl_iport234_o,
    sl_iport235_o,
    sl_iport236_o,
    sl_iport237_o,
    sl_iport238_o,
    sl_iport239_o,
    sl_iport240_o,
    sl_iport241_o,
    sl_iport242_o,
    sl_iport243_o,
    sl_iport244_o,
    sl_iport245_o,
    sl_iport246_o,
    sl_iport247_o,
    sl_iport248_o,
    sl_iport249_o,
    sl_iport250_o,
    sl_iport251_o,
    sl_iport252_o,
    sl_iport253_o,
    sl_iport254_o,
    sl_iport255_o,
    sl_oport0_i,
    sl_oport1_i,
    sl_oport2_i,
    sl_oport3_i,
    sl_oport4_i,
    sl_oport5_i,
    sl_oport6_i,
    sl_oport7_i,
    sl_oport8_i,
    sl_oport9_i,
    sl_oport10_i,
    sl_oport11_i,
    sl_oport12_i,
    sl_oport13_i,
    sl_oport14_i,
    sl_oport15_i,
    sl_oport16_i,
    sl_oport17_i,
    sl_oport18_i,
    sl_oport19_i,
    sl_oport20_i,
    sl_oport21_i,
    sl_oport22_i,
    sl_oport23_i,
    sl_oport24_i,
    sl_oport25_i,
    sl_oport26_i,
    sl_oport27_i,
    sl_oport28_i,
    sl_oport29_i,
    sl_oport30_i,
    sl_oport31_i,
    sl_oport32_i,
    sl_oport33_i,
    sl_oport34_i,
    sl_oport35_i,
    sl_oport36_i,
    sl_oport37_i,
    sl_oport38_i,
    sl_oport39_i,
    sl_oport40_i,
    sl_oport41_i,
    sl_oport42_i,
    sl_oport43_i,
    sl_oport44_i,
    sl_oport45_i,
    sl_oport46_i,
    sl_oport47_i,
    sl_oport48_i,
    sl_oport49_i,
    sl_oport50_i,
    sl_oport51_i,
    sl_oport52_i,
    sl_oport53_i,
    sl_oport54_i,
    sl_oport55_i,
    sl_oport56_i,
    sl_oport57_i,
    sl_oport58_i,
    sl_oport59_i,
    sl_oport60_i,
    sl_oport61_i,
    sl_oport62_i,
    sl_oport63_i,
    sl_oport64_i,
    sl_oport65_i,
    sl_oport66_i,
    sl_oport67_i,
    sl_oport68_i,
    sl_oport69_i,
    sl_oport70_i,
    sl_oport71_i,
    sl_oport72_i,
    sl_oport73_i,
    sl_oport74_i,
    sl_oport75_i,
    sl_oport76_i,
    sl_oport77_i,
    sl_oport78_i,
    sl_oport79_i,
    sl_oport80_i,
    sl_oport81_i,
    sl_oport82_i,
    sl_oport83_i,
    sl_oport84_i,
    sl_oport85_i,
    sl_oport86_i,
    sl_oport87_i,
    sl_oport88_i,
    sl_oport89_i,
    sl_oport90_i,
    sl_oport91_i,
    sl_oport92_i,
    sl_oport93_i,
    sl_oport94_i,
    sl_oport95_i,
    sl_oport96_i,
    sl_oport97_i,
    sl_oport98_i,
    sl_oport99_i,
    sl_oport100_i,
    sl_oport101_i,
    sl_oport102_i,
    sl_oport103_i,
    sl_oport104_i,
    sl_oport105_i,
    sl_oport106_i,
    sl_oport107_i,
    sl_oport108_i,
    sl_oport109_i,
    sl_oport110_i,
    sl_oport111_i,
    sl_oport112_i,
    sl_oport113_i,
    sl_oport114_i,
    sl_oport115_i,
    sl_oport116_i,
    sl_oport117_i,
    sl_oport118_i,
    sl_oport119_i,
    sl_oport120_i,
    sl_oport121_i,
    sl_oport122_i,
    sl_oport123_i,
    sl_oport124_i,
    sl_oport125_i,
    sl_oport126_i,
    sl_oport127_i,
    sl_oport128_i,
    sl_oport129_i,
    sl_oport130_i,
    sl_oport131_i,
    sl_oport132_i,
    sl_oport133_i,
    sl_oport134_i,
    sl_oport135_i,
    sl_oport136_i,
    sl_oport137_i,
    sl_oport138_i,
    sl_oport139_i,
    sl_oport140_i,
    sl_oport141_i,
    sl_oport142_i,
    sl_oport143_i,
    sl_oport144_i,
    sl_oport145_i,
    sl_oport146_i,
    sl_oport147_i,
    sl_oport148_i,
    sl_oport149_i,
    sl_oport150_i,
    sl_oport151_i,
    sl_oport152_i,
    sl_oport153_i,
    sl_oport154_i,
    sl_oport155_i,
    sl_oport156_i,
    sl_oport157_i,
    sl_oport158_i,
    sl_oport159_i,
    sl_oport160_i,
    sl_oport161_i,
    sl_oport162_i,
    sl_oport163_i,
    sl_oport164_i,
    sl_oport165_i,
    sl_oport166_i,
    sl_oport167_i,
    sl_oport168_i,
    sl_oport169_i,
    sl_oport170_i,
    sl_oport171_i,
    sl_oport172_i,
    sl_oport173_i,
    sl_oport174_i,
    sl_oport175_i,
    sl_oport176_i,
    sl_oport177_i,
    sl_oport178_i,
    sl_oport179_i,
    sl_oport180_i,
    sl_oport181_i,
    sl_oport182_i,
    sl_oport183_i,
    sl_oport184_i,
    sl_oport185_i,
    sl_oport186_i,
    sl_oport187_i,
    sl_oport188_i,
    sl_oport189_i,
    sl_oport190_i,
    sl_oport191_i,
    sl_oport192_i,
    sl_oport193_i,
    sl_oport194_i,
    sl_oport195_i,
    sl_oport196_i,
    sl_oport197_i,
    sl_oport198_i,
    sl_oport199_i,
    sl_oport200_i,
    sl_oport201_i,
    sl_oport202_i,
    sl_oport203_i,
    sl_oport204_i,
    sl_oport205_i,
    sl_oport206_i,
    sl_oport207_i,
    sl_oport208_i,
    sl_oport209_i,
    sl_oport210_i,
    sl_oport211_i,
    sl_oport212_i,
    sl_oport213_i,
    sl_oport214_i,
    sl_oport215_i,
    sl_oport216_i,
    sl_oport217_i,
    sl_oport218_i,
    sl_oport219_i,
    sl_oport220_i,
    sl_oport221_i,
    sl_oport222_i,
    sl_oport223_i,
    sl_oport224_i,
    sl_oport225_i,
    sl_oport226_i,
    sl_oport227_i,
    sl_oport228_i,
    sl_oport229_i,
    sl_oport230_i,
    sl_oport231_i,
    sl_oport232_i,
    sl_oport233_i,
    sl_oport234_i,
    sl_oport235_i,
    sl_oport236_i,
    sl_oport237_i,
    sl_oport238_i,
    sl_oport239_i,
    sl_oport240_i,
    sl_oport241_i,
    sl_oport242_i,
    sl_oport243_i,
    sl_oport244_i,
    sl_oport245_i,
    sl_oport246_i,
    sl_oport247_i,
    sl_oport248_i,
    sl_oport249_i,
    sl_oport250_i,
    sl_oport251_i,
    sl_oport252_i,
    sl_oport253_i,
    sl_oport254_i,
    sl_oport255_i,
    bscanid_0,
    bscanid_1,
    bscanid_2,
    bscanid_3,
    bscanid_4,
    bscanid_5,
    bscanid_6,
    bscanid_7,
    bscanid_8,
    bscanid_9,
    bscanid_10,
    bscanid_11,
    bscanid_12,
    bscanid_13,
    bscanid_14,
    bscanid_15,
    bscanid);
  (* BSCAN_SLAVE_INDEX = "0" *) output update_0;
  (* BSCAN_SLAVE_INDEX = "0" *) output capture_0;
  (* BSCAN_SLAVE_INDEX = "0" *) output reset_0;
  (* BSCAN_SLAVE_INDEX = "0" *) output runtest_0;
  (* BSCAN_SLAVE_INDEX = "0" *) output tms_0;
  (* BSCAN_SLAVE_INDEX = "0" *) output tck_0;
  (* BSCAN_SLAVE_INDEX = "0" *) output tdi_0;
  (* BSCAN_SLAVE_INDEX = "0" *) output sel_0;
  (* BSCAN_SLAVE_INDEX = "0" *) output shift_0;
  (* BSCAN_SLAVE_INDEX = "0" *) output drck_0;
  (* BSCAN_SLAVE_INDEX = "0" *) input tdo_0;
  (* BSCAN_SLAVE_INDEX = "1" *) output update_1;
  (* BSCAN_SLAVE_INDEX = "1" *) output capture_1;
  (* BSCAN_SLAVE_INDEX = "1" *) output reset_1;
  (* BSCAN_SLAVE_INDEX = "1" *) output runtest_1;
  (* BSCAN_SLAVE_INDEX = "1" *) output tms_1;
  (* BSCAN_SLAVE_INDEX = "1" *) output tck_1;
  (* BSCAN_SLAVE_INDEX = "1" *) output tdi_1;
  (* BSCAN_SLAVE_INDEX = "1" *) output sel_1;
  (* BSCAN_SLAVE_INDEX = "1" *) output shift_1;
  (* BSCAN_SLAVE_INDEX = "1" *) output drck_1;
  (* BSCAN_SLAVE_INDEX = "1" *) input tdo_1;
  (* BSCAN_SLAVE_INDEX = "2" *) output update_2;
  (* BSCAN_SLAVE_INDEX = "2" *) output capture_2;
  (* BSCAN_SLAVE_INDEX = "2" *) output reset_2;
  (* BSCAN_SLAVE_INDEX = "2" *) output runtest_2;
  (* BSCAN_SLAVE_INDEX = "2" *) output tms_2;
  (* BSCAN_SLAVE_INDEX = "2" *) output tck_2;
  (* BSCAN_SLAVE_INDEX = "2" *) output tdi_2;
  (* BSCAN_SLAVE_INDEX = "2" *) output sel_2;
  (* BSCAN_SLAVE_INDEX = "2" *) output shift_2;
  (* BSCAN_SLAVE_INDEX = "2" *) output drck_2;
  (* BSCAN_SLAVE_INDEX = "2" *) input tdo_2;
  (* BSCAN_SLAVE_INDEX = "3" *) output update_3;
  (* BSCAN_SLAVE_INDEX = "3" *) output capture_3;
  (* BSCAN_SLAVE_INDEX = "3" *) output reset_3;
  (* BSCAN_SLAVE_INDEX = "3" *) output runtest_3;
  (* BSCAN_SLAVE_INDEX = "3" *) output tms_3;
  (* BSCAN_SLAVE_INDEX = "3" *) output tck_3;
  (* BSCAN_SLAVE_INDEX = "3" *) output tdi_3;
  (* BSCAN_SLAVE_INDEX = "3" *) output sel_3;
  (* BSCAN_SLAVE_INDEX = "3" *) output shift_3;
  (* BSCAN_SLAVE_INDEX = "3" *) output drck_3;
  (* BSCAN_SLAVE_INDEX = "3" *) input tdo_3;
  (* BSCAN_SLAVE_INDEX = "4" *) output update_4;
  (* BSCAN_SLAVE_INDEX = "4" *) output capture_4;
  (* BSCAN_SLAVE_INDEX = "4" *) output reset_4;
  (* BSCAN_SLAVE_INDEX = "4" *) output runtest_4;
  (* BSCAN_SLAVE_INDEX = "4" *) output tms_4;
  (* BSCAN_SLAVE_INDEX = "4" *) output tck_4;
  (* BSCAN_SLAVE_INDEX = "4" *) output tdi_4;
  (* BSCAN_SLAVE_INDEX = "4" *) output sel_4;
  (* BSCAN_SLAVE_INDEX = "4" *) output shift_4;
  (* BSCAN_SLAVE_INDEX = "4" *) output drck_4;
  (* BSCAN_SLAVE_INDEX = "4" *) input tdo_4;
  (* BSCAN_SLAVE_INDEX = "5" *) output update_5;
  (* BSCAN_SLAVE_INDEX = "5" *) output capture_5;
  (* BSCAN_SLAVE_INDEX = "5" *) output reset_5;
  (* BSCAN_SLAVE_INDEX = "5" *) output runtest_5;
  (* BSCAN_SLAVE_INDEX = "5" *) output tms_5;
  (* BSCAN_SLAVE_INDEX = "5" *) output tck_5;
  (* BSCAN_SLAVE_INDEX = "5" *) output tdi_5;
  (* BSCAN_SLAVE_INDEX = "5" *) output sel_5;
  (* BSCAN_SLAVE_INDEX = "5" *) output shift_5;
  (* BSCAN_SLAVE_INDEX = "5" *) output drck_5;
  (* BSCAN_SLAVE_INDEX = "5" *) input tdo_5;
  (* BSCAN_SLAVE_INDEX = "6" *) output update_6;
  (* BSCAN_SLAVE_INDEX = "6" *) output capture_6;
  (* BSCAN_SLAVE_INDEX = "6" *) output reset_6;
  (* BSCAN_SLAVE_INDEX = "6" *) output runtest_6;
  (* BSCAN_SLAVE_INDEX = "6" *) output tms_6;
  (* BSCAN_SLAVE_INDEX = "6" *) output tck_6;
  (* BSCAN_SLAVE_INDEX = "6" *) output tdi_6;
  (* BSCAN_SLAVE_INDEX = "6" *) output sel_6;
  (* BSCAN_SLAVE_INDEX = "6" *) output shift_6;
  (* BSCAN_SLAVE_INDEX = "6" *) output drck_6;
  (* BSCAN_SLAVE_INDEX = "6" *) input tdo_6;
  (* BSCAN_SLAVE_INDEX = "7" *) output update_7;
  (* BSCAN_SLAVE_INDEX = "7" *) output capture_7;
  (* BSCAN_SLAVE_INDEX = "7" *) output reset_7;
  (* BSCAN_SLAVE_INDEX = "7" *) output runtest_7;
  (* BSCAN_SLAVE_INDEX = "7" *) output tms_7;
  (* BSCAN_SLAVE_INDEX = "7" *) output tck_7;
  (* BSCAN_SLAVE_INDEX = "7" *) output tdi_7;
  (* BSCAN_SLAVE_INDEX = "7" *) output sel_7;
  (* BSCAN_SLAVE_INDEX = "7" *) output shift_7;
  (* BSCAN_SLAVE_INDEX = "7" *) output drck_7;
  (* BSCAN_SLAVE_INDEX = "7" *) input tdo_7;
  (* BSCAN_SLAVE_INDEX = "8" *) output update_8;
  (* BSCAN_SLAVE_INDEX = "8" *) output capture_8;
  (* BSCAN_SLAVE_INDEX = "8" *) output reset_8;
  (* BSCAN_SLAVE_INDEX = "8" *) output runtest_8;
  (* BSCAN_SLAVE_INDEX = "8" *) output tms_8;
  (* BSCAN_SLAVE_INDEX = "8" *) output tck_8;
  (* BSCAN_SLAVE_INDEX = "8" *) output tdi_8;
  (* BSCAN_SLAVE_INDEX = "8" *) output sel_8;
  (* BSCAN_SLAVE_INDEX = "8" *) output shift_8;
  (* BSCAN_SLAVE_INDEX = "8" *) output drck_8;
  (* BSCAN_SLAVE_INDEX = "8" *) input tdo_8;
  (* BSCAN_SLAVE_INDEX = "9" *) output update_9;
  (* BSCAN_SLAVE_INDEX = "9" *) output capture_9;
  (* BSCAN_SLAVE_INDEX = "9" *) output reset_9;
  (* BSCAN_SLAVE_INDEX = "9" *) output runtest_9;
  (* BSCAN_SLAVE_INDEX = "9" *) output tms_9;
  (* BSCAN_SLAVE_INDEX = "9" *) output tck_9;
  (* BSCAN_SLAVE_INDEX = "9" *) output tdi_9;
  (* BSCAN_SLAVE_INDEX = "9" *) output sel_9;
  (* BSCAN_SLAVE_INDEX = "9" *) output shift_9;
  (* BSCAN_SLAVE_INDEX = "9" *) output drck_9;
  (* BSCAN_SLAVE_INDEX = "9" *) input tdo_9;
  (* BSCAN_SLAVE_INDEX = "10" *) output update_10;
  (* BSCAN_SLAVE_INDEX = "10" *) output capture_10;
  (* BSCAN_SLAVE_INDEX = "10" *) output reset_10;
  (* BSCAN_SLAVE_INDEX = "10" *) output runtest_10;
  (* BSCAN_SLAVE_INDEX = "10" *) output tms_10;
  (* BSCAN_SLAVE_INDEX = "10" *) output tck_10;
  (* BSCAN_SLAVE_INDEX = "10" *) output tdi_10;
  (* BSCAN_SLAVE_INDEX = "10" *) output sel_10;
  (* BSCAN_SLAVE_INDEX = "10" *) output shift_10;
  (* BSCAN_SLAVE_INDEX = "10" *) output drck_10;
  (* BSCAN_SLAVE_INDEX = "10" *) input tdo_10;
  (* BSCAN_SLAVE_INDEX = "11" *) output update_11;
  (* BSCAN_SLAVE_INDEX = "11" *) output capture_11;
  (* BSCAN_SLAVE_INDEX = "11" *) output reset_11;
  (* BSCAN_SLAVE_INDEX = "11" *) output runtest_11;
  (* BSCAN_SLAVE_INDEX = "11" *) output tms_11;
  (* BSCAN_SLAVE_INDEX = "11" *) output tck_11;
  (* BSCAN_SLAVE_INDEX = "11" *) output tdi_11;
  (* BSCAN_SLAVE_INDEX = "11" *) output sel_11;
  (* BSCAN_SLAVE_INDEX = "11" *) output shift_11;
  (* BSCAN_SLAVE_INDEX = "11" *) output drck_11;
  (* BSCAN_SLAVE_INDEX = "11" *) input tdo_11;
  (* BSCAN_SLAVE_INDEX = "12" *) output update_12;
  (* BSCAN_SLAVE_INDEX = "12" *) output capture_12;
  (* BSCAN_SLAVE_INDEX = "12" *) output reset_12;
  (* BSCAN_SLAVE_INDEX = "12" *) output runtest_12;
  (* BSCAN_SLAVE_INDEX = "12" *) output tms_12;
  (* BSCAN_SLAVE_INDEX = "12" *) output tck_12;
  (* BSCAN_SLAVE_INDEX = "12" *) output tdi_12;
  (* BSCAN_SLAVE_INDEX = "12" *) output sel_12;
  (* BSCAN_SLAVE_INDEX = "12" *) output shift_12;
  (* BSCAN_SLAVE_INDEX = "12" *) output drck_12;
  (* BSCAN_SLAVE_INDEX = "12" *) input tdo_12;
  (* BSCAN_SLAVE_INDEX = "13" *) output update_13;
  (* BSCAN_SLAVE_INDEX = "13" *) output capture_13;
  (* BSCAN_SLAVE_INDEX = "13" *) output reset_13;
  (* BSCAN_SLAVE_INDEX = "13" *) output runtest_13;
  (* BSCAN_SLAVE_INDEX = "13" *) output tms_13;
  (* BSCAN_SLAVE_INDEX = "13" *) output tck_13;
  (* BSCAN_SLAVE_INDEX = "13" *) output tdi_13;
  (* BSCAN_SLAVE_INDEX = "13" *) output sel_13;
  (* BSCAN_SLAVE_INDEX = "13" *) output shift_13;
  (* BSCAN_SLAVE_INDEX = "13" *) output drck_13;
  (* BSCAN_SLAVE_INDEX = "13" *) input tdo_13;
  (* BSCAN_SLAVE_INDEX = "14" *) output update_14;
  (* BSCAN_SLAVE_INDEX = "14" *) output capture_14;
  (* BSCAN_SLAVE_INDEX = "14" *) output reset_14;
  (* BSCAN_SLAVE_INDEX = "14" *) output runtest_14;
  (* BSCAN_SLAVE_INDEX = "14" *) output tms_14;
  (* BSCAN_SLAVE_INDEX = "14" *) output tck_14;
  (* BSCAN_SLAVE_INDEX = "14" *) output tdi_14;
  (* BSCAN_SLAVE_INDEX = "14" *) output sel_14;
  (* BSCAN_SLAVE_INDEX = "14" *) output shift_14;
  (* BSCAN_SLAVE_INDEX = "14" *) output drck_14;
  (* BSCAN_SLAVE_INDEX = "14" *) input tdo_14;
  (* BSCAN_SLAVE_INDEX = "15" *) output update_15;
  (* BSCAN_SLAVE_INDEX = "15" *) output capture_15;
  (* BSCAN_SLAVE_INDEX = "15" *) output reset_15;
  (* BSCAN_SLAVE_INDEX = "15" *) output runtest_15;
  (* BSCAN_SLAVE_INDEX = "15" *) output tms_15;
  (* BSCAN_SLAVE_INDEX = "15" *) output tck_15;
  (* BSCAN_SLAVE_INDEX = "15" *) output tdi_15;
  (* BSCAN_SLAVE_INDEX = "15" *) output sel_15;
  (* BSCAN_SLAVE_INDEX = "15" *) output shift_15;
  (* BSCAN_SLAVE_INDEX = "15" *) output drck_15;
  (* BSCAN_SLAVE_INDEX = "15" *) input tdo_15;
  input update;
  input capture;
  input reset;
  input runtest;
  input tck;
  input tms;
  input tdi;
  input sel;
  input shift;
  input drck;
  output tdo;
  input clk;
  output [36:0]sl_iport0_o;
  output [0:0]sl_iport1_o;
  output [0:0]sl_iport2_o;
  output [0:0]sl_iport3_o;
  output [0:0]sl_iport4_o;
  output [0:0]sl_iport5_o;
  output [0:0]sl_iport6_o;
  output [0:0]sl_iport7_o;
  output [0:0]sl_iport8_o;
  output [0:0]sl_iport9_o;
  output [0:0]sl_iport10_o;
  output [0:0]sl_iport11_o;
  output [0:0]sl_iport12_o;
  output [0:0]sl_iport13_o;
  output [0:0]sl_iport14_o;
  output [0:0]sl_iport15_o;
  output [0:0]sl_iport16_o;
  output [0:0]sl_iport17_o;
  output [0:0]sl_iport18_o;
  output [0:0]sl_iport19_o;
  output [0:0]sl_iport20_o;
  output [0:0]sl_iport21_o;
  output [0:0]sl_iport22_o;
  output [0:0]sl_iport23_o;
  output [0:0]sl_iport24_o;
  output [0:0]sl_iport25_o;
  output [0:0]sl_iport26_o;
  output [0:0]sl_iport27_o;
  output [0:0]sl_iport28_o;
  output [0:0]sl_iport29_o;
  output [0:0]sl_iport30_o;
  output [0:0]sl_iport31_o;
  output [0:0]sl_iport32_o;
  output [0:0]sl_iport33_o;
  output [0:0]sl_iport34_o;
  output [0:0]sl_iport35_o;
  output [0:0]sl_iport36_o;
  output [0:0]sl_iport37_o;
  output [0:0]sl_iport38_o;
  output [0:0]sl_iport39_o;
  output [0:0]sl_iport40_o;
  output [0:0]sl_iport41_o;
  output [0:0]sl_iport42_o;
  output [0:0]sl_iport43_o;
  output [0:0]sl_iport44_o;
  output [0:0]sl_iport45_o;
  output [0:0]sl_iport46_o;
  output [0:0]sl_iport47_o;
  output [0:0]sl_iport48_o;
  output [0:0]sl_iport49_o;
  output [0:0]sl_iport50_o;
  output [0:0]sl_iport51_o;
  output [0:0]sl_iport52_o;
  output [0:0]sl_iport53_o;
  output [0:0]sl_iport54_o;
  output [0:0]sl_iport55_o;
  output [0:0]sl_iport56_o;
  output [0:0]sl_iport57_o;
  output [0:0]sl_iport58_o;
  output [0:0]sl_iport59_o;
  output [0:0]sl_iport60_o;
  output [0:0]sl_iport61_o;
  output [0:0]sl_iport62_o;
  output [0:0]sl_iport63_o;
  output [0:0]sl_iport64_o;
  output [0:0]sl_iport65_o;
  output [0:0]sl_iport66_o;
  output [0:0]sl_iport67_o;
  output [0:0]sl_iport68_o;
  output [0:0]sl_iport69_o;
  output [0:0]sl_iport70_o;
  output [0:0]sl_iport71_o;
  output [0:0]sl_iport72_o;
  output [0:0]sl_iport73_o;
  output [0:0]sl_iport74_o;
  output [0:0]sl_iport75_o;
  output [0:0]sl_iport76_o;
  output [0:0]sl_iport77_o;
  output [0:0]sl_iport78_o;
  output [0:0]sl_iport79_o;
  output [0:0]sl_iport80_o;
  output [0:0]sl_iport81_o;
  output [0:0]sl_iport82_o;
  output [0:0]sl_iport83_o;
  output [0:0]sl_iport84_o;
  output [0:0]sl_iport85_o;
  output [0:0]sl_iport86_o;
  output [0:0]sl_iport87_o;
  output [0:0]sl_iport88_o;
  output [0:0]sl_iport89_o;
  output [0:0]sl_iport90_o;
  output [0:0]sl_iport91_o;
  output [0:0]sl_iport92_o;
  output [0:0]sl_iport93_o;
  output [0:0]sl_iport94_o;
  output [0:0]sl_iport95_o;
  output [0:0]sl_iport96_o;
  output [0:0]sl_iport97_o;
  output [0:0]sl_iport98_o;
  output [0:0]sl_iport99_o;
  output [0:0]sl_iport100_o;
  output [0:0]sl_iport101_o;
  output [0:0]sl_iport102_o;
  output [0:0]sl_iport103_o;
  output [0:0]sl_iport104_o;
  output [0:0]sl_iport105_o;
  output [0:0]sl_iport106_o;
  output [0:0]sl_iport107_o;
  output [0:0]sl_iport108_o;
  output [0:0]sl_iport109_o;
  output [0:0]sl_iport110_o;
  output [0:0]sl_iport111_o;
  output [0:0]sl_iport112_o;
  output [0:0]sl_iport113_o;
  output [0:0]sl_iport114_o;
  output [0:0]sl_iport115_o;
  output [0:0]sl_iport116_o;
  output [0:0]sl_iport117_o;
  output [0:0]sl_iport118_o;
  output [0:0]sl_iport119_o;
  output [0:0]sl_iport120_o;
  output [0:0]sl_iport121_o;
  output [0:0]sl_iport122_o;
  output [0:0]sl_iport123_o;
  output [0:0]sl_iport124_o;
  output [0:0]sl_iport125_o;
  output [0:0]sl_iport126_o;
  output [0:0]sl_iport127_o;
  output [0:0]sl_iport128_o;
  output [0:0]sl_iport129_o;
  output [0:0]sl_iport130_o;
  output [0:0]sl_iport131_o;
  output [0:0]sl_iport132_o;
  output [0:0]sl_iport133_o;
  output [0:0]sl_iport134_o;
  output [0:0]sl_iport135_o;
  output [0:0]sl_iport136_o;
  output [0:0]sl_iport137_o;
  output [0:0]sl_iport138_o;
  output [0:0]sl_iport139_o;
  output [0:0]sl_iport140_o;
  output [0:0]sl_iport141_o;
  output [0:0]sl_iport142_o;
  output [0:0]sl_iport143_o;
  output [0:0]sl_iport144_o;
  output [0:0]sl_iport145_o;
  output [0:0]sl_iport146_o;
  output [0:0]sl_iport147_o;
  output [0:0]sl_iport148_o;
  output [0:0]sl_iport149_o;
  output [0:0]sl_iport150_o;
  output [0:0]sl_iport151_o;
  output [0:0]sl_iport152_o;
  output [0:0]sl_iport153_o;
  output [0:0]sl_iport154_o;
  output [0:0]sl_iport155_o;
  output [0:0]sl_iport156_o;
  output [0:0]sl_iport157_o;
  output [0:0]sl_iport158_o;
  output [0:0]sl_iport159_o;
  output [0:0]sl_iport160_o;
  output [0:0]sl_iport161_o;
  output [0:0]sl_iport162_o;
  output [0:0]sl_iport163_o;
  output [0:0]sl_iport164_o;
  output [0:0]sl_iport165_o;
  output [0:0]sl_iport166_o;
  output [0:0]sl_iport167_o;
  output [0:0]sl_iport168_o;
  output [0:0]sl_iport169_o;
  output [0:0]sl_iport170_o;
  output [0:0]sl_iport171_o;
  output [0:0]sl_iport172_o;
  output [0:0]sl_iport173_o;
  output [0:0]sl_iport174_o;
  output [0:0]sl_iport175_o;
  output [0:0]sl_iport176_o;
  output [0:0]sl_iport177_o;
  output [0:0]sl_iport178_o;
  output [0:0]sl_iport179_o;
  output [0:0]sl_iport180_o;
  output [0:0]sl_iport181_o;
  output [0:0]sl_iport182_o;
  output [0:0]sl_iport183_o;
  output [0:0]sl_iport184_o;
  output [0:0]sl_iport185_o;
  output [0:0]sl_iport186_o;
  output [0:0]sl_iport187_o;
  output [0:0]sl_iport188_o;
  output [0:0]sl_iport189_o;
  output [0:0]sl_iport190_o;
  output [0:0]sl_iport191_o;
  output [0:0]sl_iport192_o;
  output [0:0]sl_iport193_o;
  output [0:0]sl_iport194_o;
  output [0:0]sl_iport195_o;
  output [0:0]sl_iport196_o;
  output [0:0]sl_iport197_o;
  output [0:0]sl_iport198_o;
  output [0:0]sl_iport199_o;
  output [0:0]sl_iport200_o;
  output [0:0]sl_iport201_o;
  output [0:0]sl_iport202_o;
  output [0:0]sl_iport203_o;
  output [0:0]sl_iport204_o;
  output [0:0]sl_iport205_o;
  output [0:0]sl_iport206_o;
  output [0:0]sl_iport207_o;
  output [0:0]sl_iport208_o;
  output [0:0]sl_iport209_o;
  output [0:0]sl_iport210_o;
  output [0:0]sl_iport211_o;
  output [0:0]sl_iport212_o;
  output [0:0]sl_iport213_o;
  output [0:0]sl_iport214_o;
  output [0:0]sl_iport215_o;
  output [0:0]sl_iport216_o;
  output [0:0]sl_iport217_o;
  output [0:0]sl_iport218_o;
  output [0:0]sl_iport219_o;
  output [0:0]sl_iport220_o;
  output [0:0]sl_iport221_o;
  output [0:0]sl_iport222_o;
  output [0:0]sl_iport223_o;
  output [0:0]sl_iport224_o;
  output [0:0]sl_iport225_o;
  output [0:0]sl_iport226_o;
  output [0:0]sl_iport227_o;
  output [0:0]sl_iport228_o;
  output [0:0]sl_iport229_o;
  output [0:0]sl_iport230_o;
  output [0:0]sl_iport231_o;
  output [0:0]sl_iport232_o;
  output [0:0]sl_iport233_o;
  output [0:0]sl_iport234_o;
  output [0:0]sl_iport235_o;
  output [0:0]sl_iport236_o;
  output [0:0]sl_iport237_o;
  output [0:0]sl_iport238_o;
  output [0:0]sl_iport239_o;
  output [0:0]sl_iport240_o;
  output [0:0]sl_iport241_o;
  output [0:0]sl_iport242_o;
  output [0:0]sl_iport243_o;
  output [0:0]sl_iport244_o;
  output [0:0]sl_iport245_o;
  output [0:0]sl_iport246_o;
  output [0:0]sl_iport247_o;
  output [0:0]sl_iport248_o;
  output [0:0]sl_iport249_o;
  output [0:0]sl_iport250_o;
  output [0:0]sl_iport251_o;
  output [0:0]sl_iport252_o;
  output [0:0]sl_iport253_o;
  output [0:0]sl_iport254_o;
  output [0:0]sl_iport255_o;
  input [16:0]sl_oport0_i;
  input [0:0]sl_oport1_i;
  input [0:0]sl_oport2_i;
  input [0:0]sl_oport3_i;
  input [0:0]sl_oport4_i;
  input [0:0]sl_oport5_i;
  input [0:0]sl_oport6_i;
  input [0:0]sl_oport7_i;
  input [0:0]sl_oport8_i;
  input [0:0]sl_oport9_i;
  input [0:0]sl_oport10_i;
  input [0:0]sl_oport11_i;
  input [0:0]sl_oport12_i;
  input [0:0]sl_oport13_i;
  input [0:0]sl_oport14_i;
  input [0:0]sl_oport15_i;
  input [0:0]sl_oport16_i;
  input [0:0]sl_oport17_i;
  input [0:0]sl_oport18_i;
  input [0:0]sl_oport19_i;
  input [0:0]sl_oport20_i;
  input [0:0]sl_oport21_i;
  input [0:0]sl_oport22_i;
  input [0:0]sl_oport23_i;
  input [0:0]sl_oport24_i;
  input [0:0]sl_oport25_i;
  input [0:0]sl_oport26_i;
  input [0:0]sl_oport27_i;
  input [0:0]sl_oport28_i;
  input [0:0]sl_oport29_i;
  input [0:0]sl_oport30_i;
  input [0:0]sl_oport31_i;
  input [0:0]sl_oport32_i;
  input [0:0]sl_oport33_i;
  input [0:0]sl_oport34_i;
  input [0:0]sl_oport35_i;
  input [0:0]sl_oport36_i;
  input [0:0]sl_oport37_i;
  input [0:0]sl_oport38_i;
  input [0:0]sl_oport39_i;
  input [0:0]sl_oport40_i;
  input [0:0]sl_oport41_i;
  input [0:0]sl_oport42_i;
  input [0:0]sl_oport43_i;
  input [0:0]sl_oport44_i;
  input [0:0]sl_oport45_i;
  input [0:0]sl_oport46_i;
  input [0:0]sl_oport47_i;
  input [0:0]sl_oport48_i;
  input [0:0]sl_oport49_i;
  input [0:0]sl_oport50_i;
  input [0:0]sl_oport51_i;
  input [0:0]sl_oport52_i;
  input [0:0]sl_oport53_i;
  input [0:0]sl_oport54_i;
  input [0:0]sl_oport55_i;
  input [0:0]sl_oport56_i;
  input [0:0]sl_oport57_i;
  input [0:0]sl_oport58_i;
  input [0:0]sl_oport59_i;
  input [0:0]sl_oport60_i;
  input [0:0]sl_oport61_i;
  input [0:0]sl_oport62_i;
  input [0:0]sl_oport63_i;
  input [0:0]sl_oport64_i;
  input [0:0]sl_oport65_i;
  input [0:0]sl_oport66_i;
  input [0:0]sl_oport67_i;
  input [0:0]sl_oport68_i;
  input [0:0]sl_oport69_i;
  input [0:0]sl_oport70_i;
  input [0:0]sl_oport71_i;
  input [0:0]sl_oport72_i;
  input [0:0]sl_oport73_i;
  input [0:0]sl_oport74_i;
  input [0:0]sl_oport75_i;
  input [0:0]sl_oport76_i;
  input [0:0]sl_oport77_i;
  input [0:0]sl_oport78_i;
  input [0:0]sl_oport79_i;
  input [0:0]sl_oport80_i;
  input [0:0]sl_oport81_i;
  input [0:0]sl_oport82_i;
  input [0:0]sl_oport83_i;
  input [0:0]sl_oport84_i;
  input [0:0]sl_oport85_i;
  input [0:0]sl_oport86_i;
  input [0:0]sl_oport87_i;
  input [0:0]sl_oport88_i;
  input [0:0]sl_oport89_i;
  input [0:0]sl_oport90_i;
  input [0:0]sl_oport91_i;
  input [0:0]sl_oport92_i;
  input [0:0]sl_oport93_i;
  input [0:0]sl_oport94_i;
  input [0:0]sl_oport95_i;
  input [0:0]sl_oport96_i;
  input [0:0]sl_oport97_i;
  input [0:0]sl_oport98_i;
  input [0:0]sl_oport99_i;
  input [0:0]sl_oport100_i;
  input [0:0]sl_oport101_i;
  input [0:0]sl_oport102_i;
  input [0:0]sl_oport103_i;
  input [0:0]sl_oport104_i;
  input [0:0]sl_oport105_i;
  input [0:0]sl_oport106_i;
  input [0:0]sl_oport107_i;
  input [0:0]sl_oport108_i;
  input [0:0]sl_oport109_i;
  input [0:0]sl_oport110_i;
  input [0:0]sl_oport111_i;
  input [0:0]sl_oport112_i;
  input [0:0]sl_oport113_i;
  input [0:0]sl_oport114_i;
  input [0:0]sl_oport115_i;
  input [0:0]sl_oport116_i;
  input [0:0]sl_oport117_i;
  input [0:0]sl_oport118_i;
  input [0:0]sl_oport119_i;
  input [0:0]sl_oport120_i;
  input [0:0]sl_oport121_i;
  input [0:0]sl_oport122_i;
  input [0:0]sl_oport123_i;
  input [0:0]sl_oport124_i;
  input [0:0]sl_oport125_i;
  input [0:0]sl_oport126_i;
  input [0:0]sl_oport127_i;
  input [0:0]sl_oport128_i;
  input [0:0]sl_oport129_i;
  input [0:0]sl_oport130_i;
  input [0:0]sl_oport131_i;
  input [0:0]sl_oport132_i;
  input [0:0]sl_oport133_i;
  input [0:0]sl_oport134_i;
  input [0:0]sl_oport135_i;
  input [0:0]sl_oport136_i;
  input [0:0]sl_oport137_i;
  input [0:0]sl_oport138_i;
  input [0:0]sl_oport139_i;
  input [0:0]sl_oport140_i;
  input [0:0]sl_oport141_i;
  input [0:0]sl_oport142_i;
  input [0:0]sl_oport143_i;
  input [0:0]sl_oport144_i;
  input [0:0]sl_oport145_i;
  input [0:0]sl_oport146_i;
  input [0:0]sl_oport147_i;
  input [0:0]sl_oport148_i;
  input [0:0]sl_oport149_i;
  input [0:0]sl_oport150_i;
  input [0:0]sl_oport151_i;
  input [0:0]sl_oport152_i;
  input [0:0]sl_oport153_i;
  input [0:0]sl_oport154_i;
  input [0:0]sl_oport155_i;
  input [0:0]sl_oport156_i;
  input [0:0]sl_oport157_i;
  input [0:0]sl_oport158_i;
  input [0:0]sl_oport159_i;
  input [0:0]sl_oport160_i;
  input [0:0]sl_oport161_i;
  input [0:0]sl_oport162_i;
  input [0:0]sl_oport163_i;
  input [0:0]sl_oport164_i;
  input [0:0]sl_oport165_i;
  input [0:0]sl_oport166_i;
  input [0:0]sl_oport167_i;
  input [0:0]sl_oport168_i;
  input [0:0]sl_oport169_i;
  input [0:0]sl_oport170_i;
  input [0:0]sl_oport171_i;
  input [0:0]sl_oport172_i;
  input [0:0]sl_oport173_i;
  input [0:0]sl_oport174_i;
  input [0:0]sl_oport175_i;
  input [0:0]sl_oport176_i;
  input [0:0]sl_oport177_i;
  input [0:0]sl_oport178_i;
  input [0:0]sl_oport179_i;
  input [0:0]sl_oport180_i;
  input [0:0]sl_oport181_i;
  input [0:0]sl_oport182_i;
  input [0:0]sl_oport183_i;
  input [0:0]sl_oport184_i;
  input [0:0]sl_oport185_i;
  input [0:0]sl_oport186_i;
  input [0:0]sl_oport187_i;
  input [0:0]sl_oport188_i;
  input [0:0]sl_oport189_i;
  input [0:0]sl_oport190_i;
  input [0:0]sl_oport191_i;
  input [0:0]sl_oport192_i;
  input [0:0]sl_oport193_i;
  input [0:0]sl_oport194_i;
  input [0:0]sl_oport195_i;
  input [0:0]sl_oport196_i;
  input [0:0]sl_oport197_i;
  input [0:0]sl_oport198_i;
  input [0:0]sl_oport199_i;
  input [0:0]sl_oport200_i;
  input [0:0]sl_oport201_i;
  input [0:0]sl_oport202_i;
  input [0:0]sl_oport203_i;
  input [0:0]sl_oport204_i;
  input [0:0]sl_oport205_i;
  input [0:0]sl_oport206_i;
  input [0:0]sl_oport207_i;
  input [0:0]sl_oport208_i;
  input [0:0]sl_oport209_i;
  input [0:0]sl_oport210_i;
  input [0:0]sl_oport211_i;
  input [0:0]sl_oport212_i;
  input [0:0]sl_oport213_i;
  input [0:0]sl_oport214_i;
  input [0:0]sl_oport215_i;
  input [0:0]sl_oport216_i;
  input [0:0]sl_oport217_i;
  input [0:0]sl_oport218_i;
  input [0:0]sl_oport219_i;
  input [0:0]sl_oport220_i;
  input [0:0]sl_oport221_i;
  input [0:0]sl_oport222_i;
  input [0:0]sl_oport223_i;
  input [0:0]sl_oport224_i;
  input [0:0]sl_oport225_i;
  input [0:0]sl_oport226_i;
  input [0:0]sl_oport227_i;
  input [0:0]sl_oport228_i;
  input [0:0]sl_oport229_i;
  input [0:0]sl_oport230_i;
  input [0:0]sl_oport231_i;
  input [0:0]sl_oport232_i;
  input [0:0]sl_oport233_i;
  input [0:0]sl_oport234_i;
  input [0:0]sl_oport235_i;
  input [0:0]sl_oport236_i;
  input [0:0]sl_oport237_i;
  input [0:0]sl_oport238_i;
  input [0:0]sl_oport239_i;
  input [0:0]sl_oport240_i;
  input [0:0]sl_oport241_i;
  input [0:0]sl_oport242_i;
  input [0:0]sl_oport243_i;
  input [0:0]sl_oport244_i;
  input [0:0]sl_oport245_i;
  input [0:0]sl_oport246_i;
  input [0:0]sl_oport247_i;
  input [0:0]sl_oport248_i;
  input [0:0]sl_oport249_i;
  input [0:0]sl_oport250_i;
  input [0:0]sl_oport251_i;
  input [0:0]sl_oport252_i;
  input [0:0]sl_oport253_i;
  input [0:0]sl_oport254_i;
  input [0:0]sl_oport255_i;
  (* BSCAN_SLAVE_INDEX = "0" *) input [31:0]bscanid_0;
  (* BSCAN_SLAVE_INDEX = "1" *) input [31:0]bscanid_1;
  (* BSCAN_SLAVE_INDEX = "2" *) input [31:0]bscanid_2;
  (* BSCAN_SLAVE_INDEX = "3" *) input [31:0]bscanid_3;
  (* BSCAN_SLAVE_INDEX = "4" *) input [31:0]bscanid_4;
  (* BSCAN_SLAVE_INDEX = "5" *) input [31:0]bscanid_5;
  (* BSCAN_SLAVE_INDEX = "6" *) input [31:0]bscanid_6;
  (* BSCAN_SLAVE_INDEX = "7" *) input [31:0]bscanid_7;
  (* BSCAN_SLAVE_INDEX = "8" *) input [31:0]bscanid_8;
  (* BSCAN_SLAVE_INDEX = "9" *) input [31:0]bscanid_9;
  (* BSCAN_SLAVE_INDEX = "10" *) input [31:0]bscanid_10;
  (* BSCAN_SLAVE_INDEX = "11" *) input [31:0]bscanid_11;
  (* BSCAN_SLAVE_INDEX = "12" *) input [31:0]bscanid_12;
  (* BSCAN_SLAVE_INDEX = "13" *) input [31:0]bscanid_13;
  (* BSCAN_SLAVE_INDEX = "14" *) input [31:0]bscanid_14;
  (* BSCAN_SLAVE_INDEX = "15" *) input [31:0]bscanid_15;
  output [31:0]bscanid;

  wire \<const0> ;
  (* DONT_TOUCH *) wire CAPTURE;
  wire \CORE_XSDB.UUT_MASTER_n_0 ;
  wire \CORE_XSDB.UUT_MASTER_n_1 ;
  wire \CORE_XSDB.U_ICON_n_12 ;
  wire \CORE_XSDB.U_ICON_n_14 ;
  wire \CORE_XSDB.U_ICON_n_15 ;
  wire \CORE_XSDB.U_ICON_n_18 ;
  (* DONT_TOUCH *) wire DRCK;
  (* DONT_TOUCH *) wire RESET;
  (* DONT_TOUCH *) wire RUNTEST;
  (* DONT_TOUCH *) wire SEL;
  (* DONT_TOUCH *) wire SHIFT;
  (* DONT_TOUCH *) wire TCK;
  (* DONT_TOUCH *) wire TDI;
  (* DONT_TOUCH *) wire TDO;
  (* DONT_TOUCH *) wire TMS;
  (* DONT_TOUCH *) wire UPDATE;
  (* DONT_TOUCH *) wire UPDATE_temp;
  (* DONT_TOUCH *) wire UPDATE_temp_i;
  wire [0:0]\U_ICON_INTERFACE/U_CMD1/p_1_out ;
  wire [0:0]\U_ICON_INTERFACE/U_CMD2/p_1_out ;
  wire [0:0]\U_ICON_INTERFACE/U_CMD3/p_1_out ;
  wire \U_ICON_INTERFACE/U_CMD3/shift_en ;
  wire [0:0]\U_ICON_INTERFACE/U_CMD4/p_1_out ;
  wire [0:0]\U_ICON_INTERFACE/U_CMD5/p_1_out ;
  wire [0:0]\U_ICON_INTERFACE/U_CMD7_STAT/p_1_out ;
  wire [17:17]\U_ICON_INTERFACE/cmd5_shreg ;
  wire \U_ICON_INTERFACE/datawr_cmd_en ;
  wire \U_ICON_INTERFACE/wrdata_rst ;
  wire [31:0]bscanid;
  wire capture_bs;
  wire clear;
  wire clk;
  wire [10:4]control_icon2xsdb;
  wire [9:3]control_icon2xsdb__0;
  wire control_xsdb2icon;
  wire iTDI_reg;
  wire itck;
  wire itck_i;
  wire ma_rst;
  wire reset_bs;
  wire runtest_bs;
  wire sel_bs;
  wire shift_bs;
  wire [36:0]\^sl_iport0_o ;
  wire [16:0]sl_oport0_i;
  wire stat_reg_reg0;
  wire tck_bs;
  wire tdi_bs;
  wire tdo_bs;
  wire tms_bs;
  wire [2:1]\NLW_CORE_XSDB.UUT_MASTER_UNCONN_IN_UNCONNECTED ;
  wire [0:0]\NLW_SWITCH_N_EXT_BSCAN.bscan_switch_m_bscan_drck_UNCONNECTED ;
  wire [7:0]\NLW_SWITCH_N_EXT_BSCAN.bscan_switch_m_bscan_flags_UNCONNECTED ;
  wire [0:0]\NLW_SWITCH_N_EXT_BSCAN.bscan_switch_m_bscan_runtest_UNCONNECTED ;
  wire [0:0]\NLW_SWITCH_N_EXT_BSCAN.bscan_switch_m_bscan_tms_UNCONNECTED ;

  assign capture_0 = \<const0> ;
  assign capture_1 = \<const0> ;
  assign capture_10 = \<const0> ;
  assign capture_11 = \<const0> ;
  assign capture_12 = \<const0> ;
  assign capture_13 = \<const0> ;
  assign capture_14 = \<const0> ;
  assign capture_15 = \<const0> ;
  assign capture_2 = \<const0> ;
  assign capture_3 = \<const0> ;
  assign capture_4 = \<const0> ;
  assign capture_5 = \<const0> ;
  assign capture_6 = \<const0> ;
  assign capture_7 = \<const0> ;
  assign capture_8 = \<const0> ;
  assign capture_9 = \<const0> ;
  assign drck_0 = \<const0> ;
  assign drck_1 = \<const0> ;
  assign drck_10 = \<const0> ;
  assign drck_11 = \<const0> ;
  assign drck_12 = \<const0> ;
  assign drck_13 = \<const0> ;
  assign drck_14 = \<const0> ;
  assign drck_15 = \<const0> ;
  assign drck_2 = \<const0> ;
  assign drck_3 = \<const0> ;
  assign drck_4 = \<const0> ;
  assign drck_5 = \<const0> ;
  assign drck_6 = \<const0> ;
  assign drck_7 = \<const0> ;
  assign drck_8 = \<const0> ;
  assign drck_9 = \<const0> ;
  assign reset_0 = \<const0> ;
  assign reset_1 = \<const0> ;
  assign reset_10 = \<const0> ;
  assign reset_11 = \<const0> ;
  assign reset_12 = \<const0> ;
  assign reset_13 = \<const0> ;
  assign reset_14 = \<const0> ;
  assign reset_15 = \<const0> ;
  assign reset_2 = \<const0> ;
  assign reset_3 = \<const0> ;
  assign reset_4 = \<const0> ;
  assign reset_5 = \<const0> ;
  assign reset_6 = \<const0> ;
  assign reset_7 = \<const0> ;
  assign reset_8 = \<const0> ;
  assign reset_9 = \<const0> ;
  assign runtest_0 = \<const0> ;
  assign runtest_1 = \<const0> ;
  assign runtest_10 = \<const0> ;
  assign runtest_11 = \<const0> ;
  assign runtest_12 = \<const0> ;
  assign runtest_13 = \<const0> ;
  assign runtest_14 = \<const0> ;
  assign runtest_15 = \<const0> ;
  assign runtest_2 = \<const0> ;
  assign runtest_3 = \<const0> ;
  assign runtest_4 = \<const0> ;
  assign runtest_5 = \<const0> ;
  assign runtest_6 = \<const0> ;
  assign runtest_7 = \<const0> ;
  assign runtest_8 = \<const0> ;
  assign runtest_9 = \<const0> ;
  assign sel_0 = \<const0> ;
  assign sel_1 = \<const0> ;
  assign sel_10 = \<const0> ;
  assign sel_11 = \<const0> ;
  assign sel_12 = \<const0> ;
  assign sel_13 = \<const0> ;
  assign sel_14 = \<const0> ;
  assign sel_15 = \<const0> ;
  assign sel_2 = \<const0> ;
  assign sel_3 = \<const0> ;
  assign sel_4 = \<const0> ;
  assign sel_5 = \<const0> ;
  assign sel_6 = \<const0> ;
  assign sel_7 = \<const0> ;
  assign sel_8 = \<const0> ;
  assign sel_9 = \<const0> ;
  assign shift_0 = \<const0> ;
  assign shift_1 = \<const0> ;
  assign shift_10 = \<const0> ;
  assign shift_11 = \<const0> ;
  assign shift_12 = \<const0> ;
  assign shift_13 = \<const0> ;
  assign shift_14 = \<const0> ;
  assign shift_15 = \<const0> ;
  assign shift_2 = \<const0> ;
  assign shift_3 = \<const0> ;
  assign shift_4 = \<const0> ;
  assign shift_5 = \<const0> ;
  assign shift_6 = \<const0> ;
  assign shift_7 = \<const0> ;
  assign shift_8 = \<const0> ;
  assign shift_9 = \<const0> ;
  assign sl_iport0_o[36:2] = \^sl_iport0_o [36:2];
  assign sl_iport0_o[1] = clk;
  assign sl_iport0_o[0] = \^sl_iport0_o [0];
  assign sl_iport100_o[0] = \<const0> ;
  assign sl_iport101_o[0] = \<const0> ;
  assign sl_iport102_o[0] = \<const0> ;
  assign sl_iport103_o[0] = \<const0> ;
  assign sl_iport104_o[0] = \<const0> ;
  assign sl_iport105_o[0] = \<const0> ;
  assign sl_iport106_o[0] = \<const0> ;
  assign sl_iport107_o[0] = \<const0> ;
  assign sl_iport108_o[0] = \<const0> ;
  assign sl_iport109_o[0] = \<const0> ;
  assign sl_iport10_o[0] = \<const0> ;
  assign sl_iport110_o[0] = \<const0> ;
  assign sl_iport111_o[0] = \<const0> ;
  assign sl_iport112_o[0] = \<const0> ;
  assign sl_iport113_o[0] = \<const0> ;
  assign sl_iport114_o[0] = \<const0> ;
  assign sl_iport115_o[0] = \<const0> ;
  assign sl_iport116_o[0] = \<const0> ;
  assign sl_iport117_o[0] = \<const0> ;
  assign sl_iport118_o[0] = \<const0> ;
  assign sl_iport119_o[0] = \<const0> ;
  assign sl_iport11_o[0] = \<const0> ;
  assign sl_iport120_o[0] = \<const0> ;
  assign sl_iport121_o[0] = \<const0> ;
  assign sl_iport122_o[0] = \<const0> ;
  assign sl_iport123_o[0] = \<const0> ;
  assign sl_iport124_o[0] = \<const0> ;
  assign sl_iport125_o[0] = \<const0> ;
  assign sl_iport126_o[0] = \<const0> ;
  assign sl_iport127_o[0] = \<const0> ;
  assign sl_iport128_o[0] = \<const0> ;
  assign sl_iport129_o[0] = \<const0> ;
  assign sl_iport12_o[0] = \<const0> ;
  assign sl_iport130_o[0] = \<const0> ;
  assign sl_iport131_o[0] = \<const0> ;
  assign sl_iport132_o[0] = \<const0> ;
  assign sl_iport133_o[0] = \<const0> ;
  assign sl_iport134_o[0] = \<const0> ;
  assign sl_iport135_o[0] = \<const0> ;
  assign sl_iport136_o[0] = \<const0> ;
  assign sl_iport137_o[0] = \<const0> ;
  assign sl_iport138_o[0] = \<const0> ;
  assign sl_iport139_o[0] = \<const0> ;
  assign sl_iport13_o[0] = \<const0> ;
  assign sl_iport140_o[0] = \<const0> ;
  assign sl_iport141_o[0] = \<const0> ;
  assign sl_iport142_o[0] = \<const0> ;
  assign sl_iport143_o[0] = \<const0> ;
  assign sl_iport144_o[0] = \<const0> ;
  assign sl_iport145_o[0] = \<const0> ;
  assign sl_iport146_o[0] = \<const0> ;
  assign sl_iport147_o[0] = \<const0> ;
  assign sl_iport148_o[0] = \<const0> ;
  assign sl_iport149_o[0] = \<const0> ;
  assign sl_iport14_o[0] = \<const0> ;
  assign sl_iport150_o[0] = \<const0> ;
  assign sl_iport151_o[0] = \<const0> ;
  assign sl_iport152_o[0] = \<const0> ;
  assign sl_iport153_o[0] = \<const0> ;
  assign sl_iport154_o[0] = \<const0> ;
  assign sl_iport155_o[0] = \<const0> ;
  assign sl_iport156_o[0] = \<const0> ;
  assign sl_iport157_o[0] = \<const0> ;
  assign sl_iport158_o[0] = \<const0> ;
  assign sl_iport159_o[0] = \<const0> ;
  assign sl_iport15_o[0] = \<const0> ;
  assign sl_iport160_o[0] = \<const0> ;
  assign sl_iport161_o[0] = \<const0> ;
  assign sl_iport162_o[0] = \<const0> ;
  assign sl_iport163_o[0] = \<const0> ;
  assign sl_iport164_o[0] = \<const0> ;
  assign sl_iport165_o[0] = \<const0> ;
  assign sl_iport166_o[0] = \<const0> ;
  assign sl_iport167_o[0] = \<const0> ;
  assign sl_iport168_o[0] = \<const0> ;
  assign sl_iport169_o[0] = \<const0> ;
  assign sl_iport16_o[0] = \<const0> ;
  assign sl_iport170_o[0] = \<const0> ;
  assign sl_iport171_o[0] = \<const0> ;
  assign sl_iport172_o[0] = \<const0> ;
  assign sl_iport173_o[0] = \<const0> ;
  assign sl_iport174_o[0] = \<const0> ;
  assign sl_iport175_o[0] = \<const0> ;
  assign sl_iport176_o[0] = \<const0> ;
  assign sl_iport177_o[0] = \<const0> ;
  assign sl_iport178_o[0] = \<const0> ;
  assign sl_iport179_o[0] = \<const0> ;
  assign sl_iport17_o[0] = \<const0> ;
  assign sl_iport180_o[0] = \<const0> ;
  assign sl_iport181_o[0] = \<const0> ;
  assign sl_iport182_o[0] = \<const0> ;
  assign sl_iport183_o[0] = \<const0> ;
  assign sl_iport184_o[0] = \<const0> ;
  assign sl_iport185_o[0] = \<const0> ;
  assign sl_iport186_o[0] = \<const0> ;
  assign sl_iport187_o[0] = \<const0> ;
  assign sl_iport188_o[0] = \<const0> ;
  assign sl_iport189_o[0] = \<const0> ;
  assign sl_iport18_o[0] = \<const0> ;
  assign sl_iport190_o[0] = \<const0> ;
  assign sl_iport191_o[0] = \<const0> ;
  assign sl_iport192_o[0] = \<const0> ;
  assign sl_iport193_o[0] = \<const0> ;
  assign sl_iport194_o[0] = \<const0> ;
  assign sl_iport195_o[0] = \<const0> ;
  assign sl_iport196_o[0] = \<const0> ;
  assign sl_iport197_o[0] = \<const0> ;
  assign sl_iport198_o[0] = \<const0> ;
  assign sl_iport199_o[0] = \<const0> ;
  assign sl_iport19_o[0] = \<const0> ;
  assign sl_iport1_o[0] = \<const0> ;
  assign sl_iport200_o[0] = \<const0> ;
  assign sl_iport201_o[0] = \<const0> ;
  assign sl_iport202_o[0] = \<const0> ;
  assign sl_iport203_o[0] = \<const0> ;
  assign sl_iport204_o[0] = \<const0> ;
  assign sl_iport205_o[0] = \<const0> ;
  assign sl_iport206_o[0] = \<const0> ;
  assign sl_iport207_o[0] = \<const0> ;
  assign sl_iport208_o[0] = \<const0> ;
  assign sl_iport209_o[0] = \<const0> ;
  assign sl_iport20_o[0] = \<const0> ;
  assign sl_iport210_o[0] = \<const0> ;
  assign sl_iport211_o[0] = \<const0> ;
  assign sl_iport212_o[0] = \<const0> ;
  assign sl_iport213_o[0] = \<const0> ;
  assign sl_iport214_o[0] = \<const0> ;
  assign sl_iport215_o[0] = \<const0> ;
  assign sl_iport216_o[0] = \<const0> ;
  assign sl_iport217_o[0] = \<const0> ;
  assign sl_iport218_o[0] = \<const0> ;
  assign sl_iport219_o[0] = \<const0> ;
  assign sl_iport21_o[0] = \<const0> ;
  assign sl_iport220_o[0] = \<const0> ;
  assign sl_iport221_o[0] = \<const0> ;
  assign sl_iport222_o[0] = \<const0> ;
  assign sl_iport223_o[0] = \<const0> ;
  assign sl_iport224_o[0] = \<const0> ;
  assign sl_iport225_o[0] = \<const0> ;
  assign sl_iport226_o[0] = \<const0> ;
  assign sl_iport227_o[0] = \<const0> ;
  assign sl_iport228_o[0] = \<const0> ;
  assign sl_iport229_o[0] = \<const0> ;
  assign sl_iport22_o[0] = \<const0> ;
  assign sl_iport230_o[0] = \<const0> ;
  assign sl_iport231_o[0] = \<const0> ;
  assign sl_iport232_o[0] = \<const0> ;
  assign sl_iport233_o[0] = \<const0> ;
  assign sl_iport234_o[0] = \<const0> ;
  assign sl_iport235_o[0] = \<const0> ;
  assign sl_iport236_o[0] = \<const0> ;
  assign sl_iport237_o[0] = \<const0> ;
  assign sl_iport238_o[0] = \<const0> ;
  assign sl_iport239_o[0] = \<const0> ;
  assign sl_iport23_o[0] = \<const0> ;
  assign sl_iport240_o[0] = \<const0> ;
  assign sl_iport241_o[0] = \<const0> ;
  assign sl_iport242_o[0] = \<const0> ;
  assign sl_iport243_o[0] = \<const0> ;
  assign sl_iport244_o[0] = \<const0> ;
  assign sl_iport245_o[0] = \<const0> ;
  assign sl_iport246_o[0] = \<const0> ;
  assign sl_iport247_o[0] = \<const0> ;
  assign sl_iport248_o[0] = \<const0> ;
  assign sl_iport249_o[0] = \<const0> ;
  assign sl_iport24_o[0] = \<const0> ;
  assign sl_iport250_o[0] = \<const0> ;
  assign sl_iport251_o[0] = \<const0> ;
  assign sl_iport252_o[0] = \<const0> ;
  assign sl_iport253_o[0] = \<const0> ;
  assign sl_iport254_o[0] = \<const0> ;
  assign sl_iport255_o[0] = \<const0> ;
  assign sl_iport25_o[0] = \<const0> ;
  assign sl_iport26_o[0] = \<const0> ;
  assign sl_iport27_o[0] = \<const0> ;
  assign sl_iport28_o[0] = \<const0> ;
  assign sl_iport29_o[0] = \<const0> ;
  assign sl_iport2_o[0] = \<const0> ;
  assign sl_iport30_o[0] = \<const0> ;
  assign sl_iport31_o[0] = \<const0> ;
  assign sl_iport32_o[0] = \<const0> ;
  assign sl_iport33_o[0] = \<const0> ;
  assign sl_iport34_o[0] = \<const0> ;
  assign sl_iport35_o[0] = \<const0> ;
  assign sl_iport36_o[0] = \<const0> ;
  assign sl_iport37_o[0] = \<const0> ;
  assign sl_iport38_o[0] = \<const0> ;
  assign sl_iport39_o[0] = \<const0> ;
  assign sl_iport3_o[0] = \<const0> ;
  assign sl_iport40_o[0] = \<const0> ;
  assign sl_iport41_o[0] = \<const0> ;
  assign sl_iport42_o[0] = \<const0> ;
  assign sl_iport43_o[0] = \<const0> ;
  assign sl_iport44_o[0] = \<const0> ;
  assign sl_iport45_o[0] = \<const0> ;
  assign sl_iport46_o[0] = \<const0> ;
  assign sl_iport47_o[0] = \<const0> ;
  assign sl_iport48_o[0] = \<const0> ;
  assign sl_iport49_o[0] = \<const0> ;
  assign sl_iport4_o[0] = \<const0> ;
  assign sl_iport50_o[0] = \<const0> ;
  assign sl_iport51_o[0] = \<const0> ;
  assign sl_iport52_o[0] = \<const0> ;
  assign sl_iport53_o[0] = \<const0> ;
  assign sl_iport54_o[0] = \<const0> ;
  assign sl_iport55_o[0] = \<const0> ;
  assign sl_iport56_o[0] = \<const0> ;
  assign sl_iport57_o[0] = \<const0> ;
  assign sl_iport58_o[0] = \<const0> ;
  assign sl_iport59_o[0] = \<const0> ;
  assign sl_iport5_o[0] = \<const0> ;
  assign sl_iport60_o[0] = \<const0> ;
  assign sl_iport61_o[0] = \<const0> ;
  assign sl_iport62_o[0] = \<const0> ;
  assign sl_iport63_o[0] = \<const0> ;
  assign sl_iport64_o[0] = \<const0> ;
  assign sl_iport65_o[0] = \<const0> ;
  assign sl_iport66_o[0] = \<const0> ;
  assign sl_iport67_o[0] = \<const0> ;
  assign sl_iport68_o[0] = \<const0> ;
  assign sl_iport69_o[0] = \<const0> ;
  assign sl_iport6_o[0] = \<const0> ;
  assign sl_iport70_o[0] = \<const0> ;
  assign sl_iport71_o[0] = \<const0> ;
  assign sl_iport72_o[0] = \<const0> ;
  assign sl_iport73_o[0] = \<const0> ;
  assign sl_iport74_o[0] = \<const0> ;
  assign sl_iport75_o[0] = \<const0> ;
  assign sl_iport76_o[0] = \<const0> ;
  assign sl_iport77_o[0] = \<const0> ;
  assign sl_iport78_o[0] = \<const0> ;
  assign sl_iport79_o[0] = \<const0> ;
  assign sl_iport7_o[0] = \<const0> ;
  assign sl_iport80_o[0] = \<const0> ;
  assign sl_iport81_o[0] = \<const0> ;
  assign sl_iport82_o[0] = \<const0> ;
  assign sl_iport83_o[0] = \<const0> ;
  assign sl_iport84_o[0] = \<const0> ;
  assign sl_iport85_o[0] = \<const0> ;
  assign sl_iport86_o[0] = \<const0> ;
  assign sl_iport87_o[0] = \<const0> ;
  assign sl_iport88_o[0] = \<const0> ;
  assign sl_iport89_o[0] = \<const0> ;
  assign sl_iport8_o[0] = \<const0> ;
  assign sl_iport90_o[0] = \<const0> ;
  assign sl_iport91_o[0] = \<const0> ;
  assign sl_iport92_o[0] = \<const0> ;
  assign sl_iport93_o[0] = \<const0> ;
  assign sl_iport94_o[0] = \<const0> ;
  assign sl_iport95_o[0] = \<const0> ;
  assign sl_iport96_o[0] = \<const0> ;
  assign sl_iport97_o[0] = \<const0> ;
  assign sl_iport98_o[0] = \<const0> ;
  assign sl_iport99_o[0] = \<const0> ;
  assign sl_iport9_o[0] = \<const0> ;
  assign tck_0 = \<const0> ;
  assign tck_1 = \<const0> ;
  assign tck_10 = \<const0> ;
  assign tck_11 = \<const0> ;
  assign tck_12 = \<const0> ;
  assign tck_13 = \<const0> ;
  assign tck_14 = \<const0> ;
  assign tck_15 = \<const0> ;
  assign tck_2 = \<const0> ;
  assign tck_3 = \<const0> ;
  assign tck_4 = \<const0> ;
  assign tck_5 = \<const0> ;
  assign tck_6 = \<const0> ;
  assign tck_7 = \<const0> ;
  assign tck_8 = \<const0> ;
  assign tck_9 = \<const0> ;
  assign tdi_0 = \<const0> ;
  assign tdi_1 = \<const0> ;
  assign tdi_10 = \<const0> ;
  assign tdi_11 = \<const0> ;
  assign tdi_12 = \<const0> ;
  assign tdi_13 = \<const0> ;
  assign tdi_14 = \<const0> ;
  assign tdi_15 = \<const0> ;
  assign tdi_2 = \<const0> ;
  assign tdi_3 = \<const0> ;
  assign tdi_4 = \<const0> ;
  assign tdi_5 = \<const0> ;
  assign tdi_6 = \<const0> ;
  assign tdi_7 = \<const0> ;
  assign tdi_8 = \<const0> ;
  assign tdi_9 = \<const0> ;
  assign tdo = \<const0> ;
  assign tms_0 = \<const0> ;
  assign tms_1 = \<const0> ;
  assign tms_10 = \<const0> ;
  assign tms_11 = \<const0> ;
  assign tms_12 = \<const0> ;
  assign tms_13 = \<const0> ;
  assign tms_14 = \<const0> ;
  assign tms_15 = \<const0> ;
  assign tms_2 = \<const0> ;
  assign tms_3 = \<const0> ;
  assign tms_4 = \<const0> ;
  assign tms_5 = \<const0> ;
  assign tms_6 = \<const0> ;
  assign tms_7 = \<const0> ;
  assign tms_8 = \<const0> ;
  assign tms_9 = \<const0> ;
  assign update_0 = \<const0> ;
  assign update_1 = \<const0> ;
  assign update_10 = \<const0> ;
  assign update_11 = \<const0> ;
  assign update_12 = \<const0> ;
  assign update_13 = \<const0> ;
  assign update_14 = \<const0> ;
  assign update_15 = \<const0> ;
  assign update_2 = \<const0> ;
  assign update_3 = \<const0> ;
  assign update_4 = \<const0> ;
  assign update_5 = \<const0> ;
  assign update_6 = \<const0> ;
  assign update_7 = \<const0> ;
  assign update_8 = \<const0> ;
  assign update_9 = \<const0> ;
  dbg_hub_CVxsdbm_v2_0_1_icon2xsdb \CORE_XSDB.UUT_MASTER 
       (.AR(\U_ICON_INTERFACE/wrdata_rst ),
        .CLK(itck),
        .D(\U_ICON_INTERFACE/U_CMD1/p_1_out ),
        .E(\U_ICON_INTERFACE/datawr_cmd_en ),
        .SR(clear),
        .UNCONN_IN({\NLW_CORE_XSDB.UUT_MASTER_UNCONN_IN_UNCONNECTED [2:1],stat_reg_reg0}),
        .clk(clk),
        .control_icon2xsdb({control_icon2xsdb[10],control_icon2xsdb[8:4]}),
        .control_xsdb2icon(control_xsdb2icon),
        .\iTARGET_reg[10] (\CORE_XSDB.U_ICON_n_18 ),
        .\iTARGET_reg[10]_0 (\U_ICON_INTERFACE/U_CMD3/p_1_out ),
        .\iTARGET_reg[10]_1 (\U_ICON_INTERFACE/U_CMD7_STAT/p_1_out ),
        .\iTARGET_reg[8] ({control_icon2xsdb__0[9],control_icon2xsdb__0[3]}),
        .\iTARGET_reg[8]_0 (\U_ICON_INTERFACE/U_CMD2/p_1_out ),
        .\iTARGET_reg[8]_1 (\U_ICON_INTERFACE/U_CMD4/p_1_out ),
        .\iTARGET_reg[9] (\U_ICON_INTERFACE/U_CMD5/p_1_out ),
        .iTDI_reg_reg(iTDI_reg),
        .icn_cmd_dout_reg(\CORE_XSDB.UUT_MASTER_n_1 ),
        .ma_rst(ma_rst),
        .out(\CORE_XSDB.UUT_MASTER_n_0 ),
        .shift_en(\U_ICON_INTERFACE/U_CMD3/shift_en ),
        .\shift_reg_in_reg[0] (\CORE_XSDB.U_ICON_n_12 ),
        .\shift_reg_in_reg[16] (\U_ICON_INTERFACE/cmd5_shreg ),
        .\shift_reg_in_reg[17] (\CORE_XSDB.U_ICON_n_14 ),
        .\shift_reg_in_reg[17]_0 (\CORE_XSDB.U_ICON_n_15 ),
        .sl_iport0_o({\^sl_iport0_o [36:2],\^sl_iport0_o [0]}),
        .sl_oport0_i(sl_oport0_i),
        .stat_reg_reg0(stat_reg_reg0));
  dbg_hub_CVxsdbm_v2_0_1_icon \CORE_XSDB.U_ICON 
       (.AR(\U_ICON_INTERFACE/wrdata_rst ),
        .D(iTDI_reg),
        .E(\U_ICON_INTERFACE/datawr_cmd_en ),
        .SR(clear),
        .control_icon2xsdb({control_icon2xsdb[10],control_icon2xsdb[8:4]}),
        .control_xsdb2icon(control_xsdb2icon),
        .\ctl_reg_en_reg[0] (\U_ICON_INTERFACE/U_CMD4/p_1_out ),
        .\ctl_reg_en_reg[0]_0 (\U_ICON_INTERFACE/U_CMD5/p_1_out ),
        .\ctl_reg_en_reg[0]_1 (\U_ICON_INTERFACE/U_CMD1/p_1_out ),
        .iTDO_reg_0(UPDATE_temp),
        .icn_cmd_dout_reg(\CORE_XSDB.U_ICON_n_12 ),
        .icn_cmd_dout_reg_0(\CORE_XSDB.U_ICON_n_18 ),
        .in0(TDO),
        .m_bscan_tck(itck),
        .ma_rst(ma_rst),
        .out(TDI),
        .\shift_bit_count_reg[0] ({control_icon2xsdb__0[9],control_icon2xsdb__0[3]}),
        .\shift_bit_count_reg[0]_0 (\CORE_XSDB.U_ICON_n_15 ),
        .shift_en(\U_ICON_INTERFACE/U_CMD3/shift_en ),
        .\shift_reg_in_reg[0] (\CORE_XSDB.UUT_MASTER_n_1 ),
        .\shift_reg_in_reg[15] (\CORE_XSDB.U_ICON_n_14 ),
        .\shift_reg_in_reg[17] (\U_ICON_INTERFACE/cmd5_shreg ),
        .\stat_reg_ld_reg[0] (\U_ICON_INTERFACE/U_CMD2/p_1_out ),
        .\stat_reg_ld_reg[0]_0 (\U_ICON_INTERFACE/U_CMD3/p_1_out ),
        .\stat_reg_ld_reg[0]_1 (\U_ICON_INTERFACE/U_CMD7_STAT/p_1_out ),
        .\stat_reg_reg[0] (\CORE_XSDB.UUT_MASTER_n_0 ),
        .\state_reg[2] (SHIFT),
        .\state_reg[2]_0 (SEL));
  GND GND
       (.G(\<const0> ));
  dbg_hub_CVltlib_v1_0_0_bscan \SWITCH_N_EXT_BSCAN.bscan_inst 
       (.UPDATE(UPDATE),
        .in0(DRCK),
        .s_bscan_capture(capture_bs),
        .s_bscan_reset(reset_bs),
        .s_bscan_runtest(runtest_bs),
        .s_bscan_sel(sel_bs),
        .s_bscan_shift(shift_bs),
        .s_bscan_tdi(tdi_bs),
        .s_bscan_tdo(tdo_bs),
        .s_bscan_tms(tms_bs),
        .tck_bs(tck_bs));
  (* DONT_TOUCH *) 
  (* ERROR = "7" *) 
  (* FORWARD = "4" *) 
  (* IDLE = "0" *) 
  (* PORTS = "1" *) 
  (* PORT_SELECT = "3" *) 
  (* SWITCH_SELECT = "2" *) 
  (* XILINX_JEP106_ID = "12'b000001001001" *) 
  dbg_hub_CVxsdbm_v2_0_1_bscan_switch \SWITCH_N_EXT_BSCAN.bscan_switch 
       (.m_bscan_bscanid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_bscan_capture(CAPTURE),
        .m_bscan_drck(\NLW_SWITCH_N_EXT_BSCAN.bscan_switch_m_bscan_drck_UNCONNECTED [0]),
        .m_bscan_flags(\NLW_SWITCH_N_EXT_BSCAN.bscan_switch_m_bscan_flags_UNCONNECTED [7:0]),
        .m_bscan_reset(RESET),
        .m_bscan_runtest(\NLW_SWITCH_N_EXT_BSCAN.bscan_switch_m_bscan_runtest_UNCONNECTED [0]),
        .m_bscan_sel(SEL),
        .m_bscan_shift(SHIFT),
        .m_bscan_tck(itck),
        .m_bscan_tdi(TDI),
        .m_bscan_tdo(TDO),
        .m_bscan_tms(\NLW_SWITCH_N_EXT_BSCAN.bscan_switch_m_bscan_tms_UNCONNECTED [0]),
        .m_bscan_update(UPDATE_temp),
        .s_bscan_bscanid(bscanid),
        .s_bscan_capture(capture_bs),
        .s_bscan_drck(DRCK),
        .s_bscan_reset(reset_bs),
        .s_bscan_runtest(runtest_bs),
        .s_bscan_sel(sel_bs),
        .s_bscan_shift(shift_bs),
        .s_bscan_tck(itck_i),
        .s_bscan_tdi(tdi_bs),
        .s_bscan_tdo(tdo_bs),
        .s_bscan_tms(tms_bs),
        .s_bscan_update(UPDATE));
  (* box_type = "PRIMITIVE" *) 
  BUFG \SWITCH_N_EXT_BSCAN.u_bufg_icon_tck 
       (.I(tck_bs),
        .O(itck_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(UPDATE_temp_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(RUNTEST));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(TCK));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(TMS));
endmodule

(* CHECK_LICENSE_TYPE = "dsi_debug,ila_v6_2_0_ila,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "ila,Vivado 2016.3" *) 
module dsi_debug
   (clk,
    probe0,
    sl_iport0,
    sl_oport0);
  input clk;
  input [1:0]probe0;
  input [0:36]sl_iport0;
  output [0:16]sl_oport0;

  wire clk;
  wire [1:0]probe0;
  wire [0:36]sl_iport0;
  wire [0:16]sl_oport0;
  wire NLW_U0_clk_nobuf_UNCONNECTED;
  wire NLW_U0_clkdiv_out_UNCONNECTED;
  wire NLW_U0_trig_in_UNCONNECTED;
  wire NLW_U0_trig_in_ack_UNCONNECTED;
  wire NLW_U0_trig_out_UNCONNECTED;
  wire NLW_U0_trig_out_ack_UNCONNECTED;
  wire [0:0]NLW_U0_probe1_UNCONNECTED;
  wire [0:0]NLW_U0_probe10_UNCONNECTED;
  wire [0:0]NLW_U0_probe100_UNCONNECTED;
  wire [0:0]NLW_U0_probe1000_UNCONNECTED;
  wire [0:0]NLW_U0_probe1001_UNCONNECTED;
  wire [0:0]NLW_U0_probe1002_UNCONNECTED;
  wire [0:0]NLW_U0_probe1003_UNCONNECTED;
  wire [0:0]NLW_U0_probe1004_UNCONNECTED;
  wire [0:0]NLW_U0_probe1005_UNCONNECTED;
  wire [0:0]NLW_U0_probe1006_UNCONNECTED;
  wire [0:0]NLW_U0_probe1007_UNCONNECTED;
  wire [0:0]NLW_U0_probe1008_UNCONNECTED;
  wire [0:0]NLW_U0_probe1009_UNCONNECTED;
  wire [0:0]NLW_U0_probe101_UNCONNECTED;
  wire [0:0]NLW_U0_probe1010_UNCONNECTED;
  wire [0:0]NLW_U0_probe1011_UNCONNECTED;
  wire [0:0]NLW_U0_probe1012_UNCONNECTED;
  wire [0:0]NLW_U0_probe1013_UNCONNECTED;
  wire [0:0]NLW_U0_probe1014_UNCONNECTED;
  wire [0:0]NLW_U0_probe1015_UNCONNECTED;
  wire [0:0]NLW_U0_probe1016_UNCONNECTED;
  wire [0:0]NLW_U0_probe1017_UNCONNECTED;
  wire [0:0]NLW_U0_probe1018_UNCONNECTED;
  wire [0:0]NLW_U0_probe1019_UNCONNECTED;
  wire [0:0]NLW_U0_probe102_UNCONNECTED;
  wire [0:0]NLW_U0_probe1020_UNCONNECTED;
  wire [0:0]NLW_U0_probe1021_UNCONNECTED;
  wire [0:0]NLW_U0_probe1022_UNCONNECTED;
  wire [0:0]NLW_U0_probe1023_UNCONNECTED;
  wire [0:0]NLW_U0_probe103_UNCONNECTED;
  wire [0:0]NLW_U0_probe104_UNCONNECTED;
  wire [0:0]NLW_U0_probe105_UNCONNECTED;
  wire [0:0]NLW_U0_probe106_UNCONNECTED;
  wire [0:0]NLW_U0_probe107_UNCONNECTED;
  wire [0:0]NLW_U0_probe108_UNCONNECTED;
  wire [0:0]NLW_U0_probe109_UNCONNECTED;
  wire [0:0]NLW_U0_probe11_UNCONNECTED;
  wire [0:0]NLW_U0_probe110_UNCONNECTED;
  wire [0:0]NLW_U0_probe111_UNCONNECTED;
  wire [0:0]NLW_U0_probe112_UNCONNECTED;
  wire [0:0]NLW_U0_probe113_UNCONNECTED;
  wire [0:0]NLW_U0_probe114_UNCONNECTED;
  wire [0:0]NLW_U0_probe115_UNCONNECTED;
  wire [0:0]NLW_U0_probe116_UNCONNECTED;
  wire [0:0]NLW_U0_probe117_UNCONNECTED;
  wire [0:0]NLW_U0_probe118_UNCONNECTED;
  wire [0:0]NLW_U0_probe119_UNCONNECTED;
  wire [0:0]NLW_U0_probe12_UNCONNECTED;
  wire [0:0]NLW_U0_probe120_UNCONNECTED;
  wire [0:0]NLW_U0_probe121_UNCONNECTED;
  wire [0:0]NLW_U0_probe122_UNCONNECTED;
  wire [0:0]NLW_U0_probe123_UNCONNECTED;
  wire [0:0]NLW_U0_probe124_UNCONNECTED;
  wire [0:0]NLW_U0_probe125_UNCONNECTED;
  wire [0:0]NLW_U0_probe126_UNCONNECTED;
  wire [0:0]NLW_U0_probe127_UNCONNECTED;
  wire [0:0]NLW_U0_probe128_UNCONNECTED;
  wire [0:0]NLW_U0_probe129_UNCONNECTED;
  wire [0:0]NLW_U0_probe13_UNCONNECTED;
  wire [0:0]NLW_U0_probe130_UNCONNECTED;
  wire [0:0]NLW_U0_probe131_UNCONNECTED;
  wire [0:0]NLW_U0_probe132_UNCONNECTED;
  wire [0:0]NLW_U0_probe133_UNCONNECTED;
  wire [0:0]NLW_U0_probe134_UNCONNECTED;
  wire [0:0]NLW_U0_probe135_UNCONNECTED;
  wire [0:0]NLW_U0_probe136_UNCONNECTED;
  wire [0:0]NLW_U0_probe137_UNCONNECTED;
  wire [0:0]NLW_U0_probe138_UNCONNECTED;
  wire [0:0]NLW_U0_probe139_UNCONNECTED;
  wire [0:0]NLW_U0_probe14_UNCONNECTED;
  wire [0:0]NLW_U0_probe140_UNCONNECTED;
  wire [0:0]NLW_U0_probe141_UNCONNECTED;
  wire [0:0]NLW_U0_probe142_UNCONNECTED;
  wire [0:0]NLW_U0_probe143_UNCONNECTED;
  wire [0:0]NLW_U0_probe144_UNCONNECTED;
  wire [0:0]NLW_U0_probe145_UNCONNECTED;
  wire [0:0]NLW_U0_probe146_UNCONNECTED;
  wire [0:0]NLW_U0_probe147_UNCONNECTED;
  wire [0:0]NLW_U0_probe148_UNCONNECTED;
  wire [0:0]NLW_U0_probe149_UNCONNECTED;
  wire [0:0]NLW_U0_probe15_UNCONNECTED;
  wire [0:0]NLW_U0_probe150_UNCONNECTED;
  wire [0:0]NLW_U0_probe151_UNCONNECTED;
  wire [0:0]NLW_U0_probe152_UNCONNECTED;
  wire [0:0]NLW_U0_probe153_UNCONNECTED;
  wire [0:0]NLW_U0_probe154_UNCONNECTED;
  wire [0:0]NLW_U0_probe155_UNCONNECTED;
  wire [0:0]NLW_U0_probe156_UNCONNECTED;
  wire [0:0]NLW_U0_probe157_UNCONNECTED;
  wire [0:0]NLW_U0_probe158_UNCONNECTED;
  wire [0:0]NLW_U0_probe159_UNCONNECTED;
  wire [0:0]NLW_U0_probe16_UNCONNECTED;
  wire [0:0]NLW_U0_probe160_UNCONNECTED;
  wire [0:0]NLW_U0_probe161_UNCONNECTED;
  wire [0:0]NLW_U0_probe162_UNCONNECTED;
  wire [0:0]NLW_U0_probe163_UNCONNECTED;
  wire [0:0]NLW_U0_probe164_UNCONNECTED;
  wire [0:0]NLW_U0_probe165_UNCONNECTED;
  wire [0:0]NLW_U0_probe166_UNCONNECTED;
  wire [0:0]NLW_U0_probe167_UNCONNECTED;
  wire [0:0]NLW_U0_probe168_UNCONNECTED;
  wire [0:0]NLW_U0_probe169_UNCONNECTED;
  wire [0:0]NLW_U0_probe17_UNCONNECTED;
  wire [0:0]NLW_U0_probe170_UNCONNECTED;
  wire [0:0]NLW_U0_probe171_UNCONNECTED;
  wire [0:0]NLW_U0_probe172_UNCONNECTED;
  wire [0:0]NLW_U0_probe173_UNCONNECTED;
  wire [0:0]NLW_U0_probe174_UNCONNECTED;
  wire [0:0]NLW_U0_probe175_UNCONNECTED;
  wire [0:0]NLW_U0_probe176_UNCONNECTED;
  wire [0:0]NLW_U0_probe177_UNCONNECTED;
  wire [0:0]NLW_U0_probe178_UNCONNECTED;
  wire [0:0]NLW_U0_probe179_UNCONNECTED;
  wire [0:0]NLW_U0_probe18_UNCONNECTED;
  wire [0:0]NLW_U0_probe180_UNCONNECTED;
  wire [0:0]NLW_U0_probe181_UNCONNECTED;
  wire [0:0]NLW_U0_probe182_UNCONNECTED;
  wire [0:0]NLW_U0_probe183_UNCONNECTED;
  wire [0:0]NLW_U0_probe184_UNCONNECTED;
  wire [0:0]NLW_U0_probe185_UNCONNECTED;
  wire [0:0]NLW_U0_probe186_UNCONNECTED;
  wire [0:0]NLW_U0_probe187_UNCONNECTED;
  wire [0:0]NLW_U0_probe188_UNCONNECTED;
  wire [0:0]NLW_U0_probe189_UNCONNECTED;
  wire [0:0]NLW_U0_probe19_UNCONNECTED;
  wire [0:0]NLW_U0_probe190_UNCONNECTED;
  wire [0:0]NLW_U0_probe191_UNCONNECTED;
  wire [0:0]NLW_U0_probe192_UNCONNECTED;
  wire [0:0]NLW_U0_probe193_UNCONNECTED;
  wire [0:0]NLW_U0_probe194_UNCONNECTED;
  wire [0:0]NLW_U0_probe195_UNCONNECTED;
  wire [0:0]NLW_U0_probe196_UNCONNECTED;
  wire [0:0]NLW_U0_probe197_UNCONNECTED;
  wire [0:0]NLW_U0_probe198_UNCONNECTED;
  wire [0:0]NLW_U0_probe199_UNCONNECTED;
  wire [0:0]NLW_U0_probe2_UNCONNECTED;
  wire [0:0]NLW_U0_probe20_UNCONNECTED;
  wire [0:0]NLW_U0_probe200_UNCONNECTED;
  wire [0:0]NLW_U0_probe201_UNCONNECTED;
  wire [0:0]NLW_U0_probe202_UNCONNECTED;
  wire [0:0]NLW_U0_probe203_UNCONNECTED;
  wire [0:0]NLW_U0_probe204_UNCONNECTED;
  wire [0:0]NLW_U0_probe205_UNCONNECTED;
  wire [0:0]NLW_U0_probe206_UNCONNECTED;
  wire [0:0]NLW_U0_probe207_UNCONNECTED;
  wire [0:0]NLW_U0_probe208_UNCONNECTED;
  wire [0:0]NLW_U0_probe209_UNCONNECTED;
  wire [0:0]NLW_U0_probe21_UNCONNECTED;
  wire [0:0]NLW_U0_probe210_UNCONNECTED;
  wire [0:0]NLW_U0_probe211_UNCONNECTED;
  wire [0:0]NLW_U0_probe212_UNCONNECTED;
  wire [0:0]NLW_U0_probe213_UNCONNECTED;
  wire [0:0]NLW_U0_probe214_UNCONNECTED;
  wire [0:0]NLW_U0_probe215_UNCONNECTED;
  wire [0:0]NLW_U0_probe216_UNCONNECTED;
  wire [0:0]NLW_U0_probe217_UNCONNECTED;
  wire [0:0]NLW_U0_probe218_UNCONNECTED;
  wire [0:0]NLW_U0_probe219_UNCONNECTED;
  wire [0:0]NLW_U0_probe22_UNCONNECTED;
  wire [0:0]NLW_U0_probe220_UNCONNECTED;
  wire [0:0]NLW_U0_probe221_UNCONNECTED;
  wire [0:0]NLW_U0_probe222_UNCONNECTED;
  wire [0:0]NLW_U0_probe223_UNCONNECTED;
  wire [0:0]NLW_U0_probe224_UNCONNECTED;
  wire [0:0]NLW_U0_probe225_UNCONNECTED;
  wire [0:0]NLW_U0_probe226_UNCONNECTED;
  wire [0:0]NLW_U0_probe227_UNCONNECTED;
  wire [0:0]NLW_U0_probe228_UNCONNECTED;
  wire [0:0]NLW_U0_probe229_UNCONNECTED;
  wire [0:0]NLW_U0_probe23_UNCONNECTED;
  wire [0:0]NLW_U0_probe230_UNCONNECTED;
  wire [0:0]NLW_U0_probe231_UNCONNECTED;
  wire [0:0]NLW_U0_probe232_UNCONNECTED;
  wire [0:0]NLW_U0_probe233_UNCONNECTED;
  wire [0:0]NLW_U0_probe234_UNCONNECTED;
  wire [0:0]NLW_U0_probe235_UNCONNECTED;
  wire [0:0]NLW_U0_probe236_UNCONNECTED;
  wire [0:0]NLW_U0_probe237_UNCONNECTED;
  wire [0:0]NLW_U0_probe238_UNCONNECTED;
  wire [0:0]NLW_U0_probe239_UNCONNECTED;
  wire [0:0]NLW_U0_probe24_UNCONNECTED;
  wire [0:0]NLW_U0_probe240_UNCONNECTED;
  wire [0:0]NLW_U0_probe241_UNCONNECTED;
  wire [0:0]NLW_U0_probe242_UNCONNECTED;
  wire [0:0]NLW_U0_probe243_UNCONNECTED;
  wire [0:0]NLW_U0_probe244_UNCONNECTED;
  wire [0:0]NLW_U0_probe245_UNCONNECTED;
  wire [0:0]NLW_U0_probe246_UNCONNECTED;
  wire [0:0]NLW_U0_probe247_UNCONNECTED;
  wire [0:0]NLW_U0_probe248_UNCONNECTED;
  wire [0:0]NLW_U0_probe249_UNCONNECTED;
  wire [0:0]NLW_U0_probe25_UNCONNECTED;
  wire [0:0]NLW_U0_probe250_UNCONNECTED;
  wire [0:0]NLW_U0_probe251_UNCONNECTED;
  wire [0:0]NLW_U0_probe252_UNCONNECTED;
  wire [0:0]NLW_U0_probe253_UNCONNECTED;
  wire [0:0]NLW_U0_probe254_UNCONNECTED;
  wire [0:0]NLW_U0_probe255_UNCONNECTED;
  wire [0:0]NLW_U0_probe256_UNCONNECTED;
  wire [0:0]NLW_U0_probe257_UNCONNECTED;
  wire [0:0]NLW_U0_probe258_UNCONNECTED;
  wire [0:0]NLW_U0_probe259_UNCONNECTED;
  wire [0:0]NLW_U0_probe26_UNCONNECTED;
  wire [0:0]NLW_U0_probe260_UNCONNECTED;
  wire [0:0]NLW_U0_probe261_UNCONNECTED;
  wire [0:0]NLW_U0_probe262_UNCONNECTED;
  wire [0:0]NLW_U0_probe263_UNCONNECTED;
  wire [0:0]NLW_U0_probe264_UNCONNECTED;
  wire [0:0]NLW_U0_probe265_UNCONNECTED;
  wire [0:0]NLW_U0_probe266_UNCONNECTED;
  wire [0:0]NLW_U0_probe267_UNCONNECTED;
  wire [0:0]NLW_U0_probe268_UNCONNECTED;
  wire [0:0]NLW_U0_probe269_UNCONNECTED;
  wire [0:0]NLW_U0_probe27_UNCONNECTED;
  wire [0:0]NLW_U0_probe270_UNCONNECTED;
  wire [0:0]NLW_U0_probe271_UNCONNECTED;
  wire [0:0]NLW_U0_probe272_UNCONNECTED;
  wire [0:0]NLW_U0_probe273_UNCONNECTED;
  wire [0:0]NLW_U0_probe274_UNCONNECTED;
  wire [0:0]NLW_U0_probe275_UNCONNECTED;
  wire [0:0]NLW_U0_probe276_UNCONNECTED;
  wire [0:0]NLW_U0_probe277_UNCONNECTED;
  wire [0:0]NLW_U0_probe278_UNCONNECTED;
  wire [0:0]NLW_U0_probe279_UNCONNECTED;
  wire [0:0]NLW_U0_probe28_UNCONNECTED;
  wire [0:0]NLW_U0_probe280_UNCONNECTED;
  wire [0:0]NLW_U0_probe281_UNCONNECTED;
  wire [0:0]NLW_U0_probe282_UNCONNECTED;
  wire [0:0]NLW_U0_probe283_UNCONNECTED;
  wire [0:0]NLW_U0_probe284_UNCONNECTED;
  wire [0:0]NLW_U0_probe285_UNCONNECTED;
  wire [0:0]NLW_U0_probe286_UNCONNECTED;
  wire [0:0]NLW_U0_probe287_UNCONNECTED;
  wire [0:0]NLW_U0_probe288_UNCONNECTED;
  wire [0:0]NLW_U0_probe289_UNCONNECTED;
  wire [0:0]NLW_U0_probe29_UNCONNECTED;
  wire [0:0]NLW_U0_probe290_UNCONNECTED;
  wire [0:0]NLW_U0_probe291_UNCONNECTED;
  wire [0:0]NLW_U0_probe292_UNCONNECTED;
  wire [0:0]NLW_U0_probe293_UNCONNECTED;
  wire [0:0]NLW_U0_probe294_UNCONNECTED;
  wire [0:0]NLW_U0_probe295_UNCONNECTED;
  wire [0:0]NLW_U0_probe296_UNCONNECTED;
  wire [0:0]NLW_U0_probe297_UNCONNECTED;
  wire [0:0]NLW_U0_probe298_UNCONNECTED;
  wire [0:0]NLW_U0_probe299_UNCONNECTED;
  wire [0:0]NLW_U0_probe3_UNCONNECTED;
  wire [0:0]NLW_U0_probe30_UNCONNECTED;
  wire [0:0]NLW_U0_probe300_UNCONNECTED;
  wire [0:0]NLW_U0_probe301_UNCONNECTED;
  wire [0:0]NLW_U0_probe302_UNCONNECTED;
  wire [0:0]NLW_U0_probe303_UNCONNECTED;
  wire [0:0]NLW_U0_probe304_UNCONNECTED;
  wire [0:0]NLW_U0_probe305_UNCONNECTED;
  wire [0:0]NLW_U0_probe306_UNCONNECTED;
  wire [0:0]NLW_U0_probe307_UNCONNECTED;
  wire [0:0]NLW_U0_probe308_UNCONNECTED;
  wire [0:0]NLW_U0_probe309_UNCONNECTED;
  wire [0:0]NLW_U0_probe31_UNCONNECTED;
  wire [0:0]NLW_U0_probe310_UNCONNECTED;
  wire [0:0]NLW_U0_probe311_UNCONNECTED;
  wire [0:0]NLW_U0_probe312_UNCONNECTED;
  wire [0:0]NLW_U0_probe313_UNCONNECTED;
  wire [0:0]NLW_U0_probe314_UNCONNECTED;
  wire [0:0]NLW_U0_probe315_UNCONNECTED;
  wire [0:0]NLW_U0_probe316_UNCONNECTED;
  wire [0:0]NLW_U0_probe317_UNCONNECTED;
  wire [0:0]NLW_U0_probe318_UNCONNECTED;
  wire [0:0]NLW_U0_probe319_UNCONNECTED;
  wire [0:0]NLW_U0_probe32_UNCONNECTED;
  wire [0:0]NLW_U0_probe320_UNCONNECTED;
  wire [0:0]NLW_U0_probe321_UNCONNECTED;
  wire [0:0]NLW_U0_probe322_UNCONNECTED;
  wire [0:0]NLW_U0_probe323_UNCONNECTED;
  wire [0:0]NLW_U0_probe324_UNCONNECTED;
  wire [0:0]NLW_U0_probe325_UNCONNECTED;
  wire [0:0]NLW_U0_probe326_UNCONNECTED;
  wire [0:0]NLW_U0_probe327_UNCONNECTED;
  wire [0:0]NLW_U0_probe328_UNCONNECTED;
  wire [0:0]NLW_U0_probe329_UNCONNECTED;
  wire [0:0]NLW_U0_probe33_UNCONNECTED;
  wire [0:0]NLW_U0_probe330_UNCONNECTED;
  wire [0:0]NLW_U0_probe331_UNCONNECTED;
  wire [0:0]NLW_U0_probe332_UNCONNECTED;
  wire [0:0]NLW_U0_probe333_UNCONNECTED;
  wire [0:0]NLW_U0_probe334_UNCONNECTED;
  wire [0:0]NLW_U0_probe335_UNCONNECTED;
  wire [0:0]NLW_U0_probe336_UNCONNECTED;
  wire [0:0]NLW_U0_probe337_UNCONNECTED;
  wire [0:0]NLW_U0_probe338_UNCONNECTED;
  wire [0:0]NLW_U0_probe339_UNCONNECTED;
  wire [0:0]NLW_U0_probe34_UNCONNECTED;
  wire [0:0]NLW_U0_probe340_UNCONNECTED;
  wire [0:0]NLW_U0_probe341_UNCONNECTED;
  wire [0:0]NLW_U0_probe342_UNCONNECTED;
  wire [0:0]NLW_U0_probe343_UNCONNECTED;
  wire [0:0]NLW_U0_probe344_UNCONNECTED;
  wire [0:0]NLW_U0_probe345_UNCONNECTED;
  wire [0:0]NLW_U0_probe346_UNCONNECTED;
  wire [0:0]NLW_U0_probe347_UNCONNECTED;
  wire [0:0]NLW_U0_probe348_UNCONNECTED;
  wire [0:0]NLW_U0_probe349_UNCONNECTED;
  wire [0:0]NLW_U0_probe35_UNCONNECTED;
  wire [0:0]NLW_U0_probe350_UNCONNECTED;
  wire [0:0]NLW_U0_probe351_UNCONNECTED;
  wire [0:0]NLW_U0_probe352_UNCONNECTED;
  wire [0:0]NLW_U0_probe353_UNCONNECTED;
  wire [0:0]NLW_U0_probe354_UNCONNECTED;
  wire [0:0]NLW_U0_probe355_UNCONNECTED;
  wire [0:0]NLW_U0_probe356_UNCONNECTED;
  wire [0:0]NLW_U0_probe357_UNCONNECTED;
  wire [0:0]NLW_U0_probe358_UNCONNECTED;
  wire [0:0]NLW_U0_probe359_UNCONNECTED;
  wire [0:0]NLW_U0_probe36_UNCONNECTED;
  wire [0:0]NLW_U0_probe360_UNCONNECTED;
  wire [0:0]NLW_U0_probe361_UNCONNECTED;
  wire [0:0]NLW_U0_probe362_UNCONNECTED;
  wire [0:0]NLW_U0_probe363_UNCONNECTED;
  wire [0:0]NLW_U0_probe364_UNCONNECTED;
  wire [0:0]NLW_U0_probe365_UNCONNECTED;
  wire [0:0]NLW_U0_probe366_UNCONNECTED;
  wire [0:0]NLW_U0_probe367_UNCONNECTED;
  wire [0:0]NLW_U0_probe368_UNCONNECTED;
  wire [0:0]NLW_U0_probe369_UNCONNECTED;
  wire [0:0]NLW_U0_probe37_UNCONNECTED;
  wire [0:0]NLW_U0_probe370_UNCONNECTED;
  wire [0:0]NLW_U0_probe371_UNCONNECTED;
  wire [0:0]NLW_U0_probe372_UNCONNECTED;
  wire [0:0]NLW_U0_probe373_UNCONNECTED;
  wire [0:0]NLW_U0_probe374_UNCONNECTED;
  wire [0:0]NLW_U0_probe375_UNCONNECTED;
  wire [0:0]NLW_U0_probe376_UNCONNECTED;
  wire [0:0]NLW_U0_probe377_UNCONNECTED;
  wire [0:0]NLW_U0_probe378_UNCONNECTED;
  wire [0:0]NLW_U0_probe379_UNCONNECTED;
  wire [0:0]NLW_U0_probe38_UNCONNECTED;
  wire [0:0]NLW_U0_probe380_UNCONNECTED;
  wire [0:0]NLW_U0_probe381_UNCONNECTED;
  wire [0:0]NLW_U0_probe382_UNCONNECTED;
  wire [0:0]NLW_U0_probe383_UNCONNECTED;
  wire [0:0]NLW_U0_probe384_UNCONNECTED;
  wire [0:0]NLW_U0_probe385_UNCONNECTED;
  wire [0:0]NLW_U0_probe386_UNCONNECTED;
  wire [0:0]NLW_U0_probe387_UNCONNECTED;
  wire [0:0]NLW_U0_probe388_UNCONNECTED;
  wire [0:0]NLW_U0_probe389_UNCONNECTED;
  wire [0:0]NLW_U0_probe39_UNCONNECTED;
  wire [0:0]NLW_U0_probe390_UNCONNECTED;
  wire [0:0]NLW_U0_probe391_UNCONNECTED;
  wire [0:0]NLW_U0_probe392_UNCONNECTED;
  wire [0:0]NLW_U0_probe393_UNCONNECTED;
  wire [0:0]NLW_U0_probe394_UNCONNECTED;
  wire [0:0]NLW_U0_probe395_UNCONNECTED;
  wire [0:0]NLW_U0_probe396_UNCONNECTED;
  wire [0:0]NLW_U0_probe397_UNCONNECTED;
  wire [0:0]NLW_U0_probe398_UNCONNECTED;
  wire [0:0]NLW_U0_probe399_UNCONNECTED;
  wire [0:0]NLW_U0_probe4_UNCONNECTED;
  wire [0:0]NLW_U0_probe40_UNCONNECTED;
  wire [0:0]NLW_U0_probe400_UNCONNECTED;
  wire [0:0]NLW_U0_probe401_UNCONNECTED;
  wire [0:0]NLW_U0_probe402_UNCONNECTED;
  wire [0:0]NLW_U0_probe403_UNCONNECTED;
  wire [0:0]NLW_U0_probe404_UNCONNECTED;
  wire [0:0]NLW_U0_probe405_UNCONNECTED;
  wire [0:0]NLW_U0_probe406_UNCONNECTED;
  wire [0:0]NLW_U0_probe407_UNCONNECTED;
  wire [0:0]NLW_U0_probe408_UNCONNECTED;
  wire [0:0]NLW_U0_probe409_UNCONNECTED;
  wire [0:0]NLW_U0_probe41_UNCONNECTED;
  wire [0:0]NLW_U0_probe410_UNCONNECTED;
  wire [0:0]NLW_U0_probe411_UNCONNECTED;
  wire [0:0]NLW_U0_probe412_UNCONNECTED;
  wire [0:0]NLW_U0_probe413_UNCONNECTED;
  wire [0:0]NLW_U0_probe414_UNCONNECTED;
  wire [0:0]NLW_U0_probe415_UNCONNECTED;
  wire [0:0]NLW_U0_probe416_UNCONNECTED;
  wire [0:0]NLW_U0_probe417_UNCONNECTED;
  wire [0:0]NLW_U0_probe418_UNCONNECTED;
  wire [0:0]NLW_U0_probe419_UNCONNECTED;
  wire [0:0]NLW_U0_probe42_UNCONNECTED;
  wire [0:0]NLW_U0_probe420_UNCONNECTED;
  wire [0:0]NLW_U0_probe421_UNCONNECTED;
  wire [0:0]NLW_U0_probe422_UNCONNECTED;
  wire [0:0]NLW_U0_probe423_UNCONNECTED;
  wire [0:0]NLW_U0_probe424_UNCONNECTED;
  wire [0:0]NLW_U0_probe425_UNCONNECTED;
  wire [0:0]NLW_U0_probe426_UNCONNECTED;
  wire [0:0]NLW_U0_probe427_UNCONNECTED;
  wire [0:0]NLW_U0_probe428_UNCONNECTED;
  wire [0:0]NLW_U0_probe429_UNCONNECTED;
  wire [0:0]NLW_U0_probe43_UNCONNECTED;
  wire [0:0]NLW_U0_probe430_UNCONNECTED;
  wire [0:0]NLW_U0_probe431_UNCONNECTED;
  wire [0:0]NLW_U0_probe432_UNCONNECTED;
  wire [0:0]NLW_U0_probe433_UNCONNECTED;
  wire [0:0]NLW_U0_probe434_UNCONNECTED;
  wire [0:0]NLW_U0_probe435_UNCONNECTED;
  wire [0:0]NLW_U0_probe436_UNCONNECTED;
  wire [0:0]NLW_U0_probe437_UNCONNECTED;
  wire [0:0]NLW_U0_probe438_UNCONNECTED;
  wire [0:0]NLW_U0_probe439_UNCONNECTED;
  wire [0:0]NLW_U0_probe44_UNCONNECTED;
  wire [0:0]NLW_U0_probe440_UNCONNECTED;
  wire [0:0]NLW_U0_probe441_UNCONNECTED;
  wire [0:0]NLW_U0_probe442_UNCONNECTED;
  wire [0:0]NLW_U0_probe443_UNCONNECTED;
  wire [0:0]NLW_U0_probe444_UNCONNECTED;
  wire [0:0]NLW_U0_probe445_UNCONNECTED;
  wire [0:0]NLW_U0_probe446_UNCONNECTED;
  wire [0:0]NLW_U0_probe447_UNCONNECTED;
  wire [0:0]NLW_U0_probe448_UNCONNECTED;
  wire [0:0]NLW_U0_probe449_UNCONNECTED;
  wire [0:0]NLW_U0_probe45_UNCONNECTED;
  wire [0:0]NLW_U0_probe450_UNCONNECTED;
  wire [0:0]NLW_U0_probe451_UNCONNECTED;
  wire [0:0]NLW_U0_probe452_UNCONNECTED;
  wire [0:0]NLW_U0_probe453_UNCONNECTED;
  wire [0:0]NLW_U0_probe454_UNCONNECTED;
  wire [0:0]NLW_U0_probe455_UNCONNECTED;
  wire [0:0]NLW_U0_probe456_UNCONNECTED;
  wire [0:0]NLW_U0_probe457_UNCONNECTED;
  wire [0:0]NLW_U0_probe458_UNCONNECTED;
  wire [0:0]NLW_U0_probe459_UNCONNECTED;
  wire [0:0]NLW_U0_probe46_UNCONNECTED;
  wire [0:0]NLW_U0_probe460_UNCONNECTED;
  wire [0:0]NLW_U0_probe461_UNCONNECTED;
  wire [0:0]NLW_U0_probe462_UNCONNECTED;
  wire [0:0]NLW_U0_probe463_UNCONNECTED;
  wire [0:0]NLW_U0_probe464_UNCONNECTED;
  wire [0:0]NLW_U0_probe465_UNCONNECTED;
  wire [0:0]NLW_U0_probe466_UNCONNECTED;
  wire [0:0]NLW_U0_probe467_UNCONNECTED;
  wire [0:0]NLW_U0_probe468_UNCONNECTED;
  wire [0:0]NLW_U0_probe469_UNCONNECTED;
  wire [0:0]NLW_U0_probe47_UNCONNECTED;
  wire [0:0]NLW_U0_probe470_UNCONNECTED;
  wire [0:0]NLW_U0_probe471_UNCONNECTED;
  wire [0:0]NLW_U0_probe472_UNCONNECTED;
  wire [0:0]NLW_U0_probe473_UNCONNECTED;
  wire [0:0]NLW_U0_probe474_UNCONNECTED;
  wire [0:0]NLW_U0_probe475_UNCONNECTED;
  wire [0:0]NLW_U0_probe476_UNCONNECTED;
  wire [0:0]NLW_U0_probe477_UNCONNECTED;
  wire [0:0]NLW_U0_probe478_UNCONNECTED;
  wire [0:0]NLW_U0_probe479_UNCONNECTED;
  wire [0:0]NLW_U0_probe48_UNCONNECTED;
  wire [0:0]NLW_U0_probe480_UNCONNECTED;
  wire [0:0]NLW_U0_probe481_UNCONNECTED;
  wire [0:0]NLW_U0_probe482_UNCONNECTED;
  wire [0:0]NLW_U0_probe483_UNCONNECTED;
  wire [0:0]NLW_U0_probe484_UNCONNECTED;
  wire [0:0]NLW_U0_probe485_UNCONNECTED;
  wire [0:0]NLW_U0_probe486_UNCONNECTED;
  wire [0:0]NLW_U0_probe487_UNCONNECTED;
  wire [0:0]NLW_U0_probe488_UNCONNECTED;
  wire [0:0]NLW_U0_probe489_UNCONNECTED;
  wire [0:0]NLW_U0_probe49_UNCONNECTED;
  wire [0:0]NLW_U0_probe490_UNCONNECTED;
  wire [0:0]NLW_U0_probe491_UNCONNECTED;
  wire [0:0]NLW_U0_probe492_UNCONNECTED;
  wire [0:0]NLW_U0_probe493_UNCONNECTED;
  wire [0:0]NLW_U0_probe494_UNCONNECTED;
  wire [0:0]NLW_U0_probe495_UNCONNECTED;
  wire [0:0]NLW_U0_probe496_UNCONNECTED;
  wire [0:0]NLW_U0_probe497_UNCONNECTED;
  wire [0:0]NLW_U0_probe498_UNCONNECTED;
  wire [0:0]NLW_U0_probe499_UNCONNECTED;
  wire [0:0]NLW_U0_probe5_UNCONNECTED;
  wire [0:0]NLW_U0_probe50_UNCONNECTED;
  wire [0:0]NLW_U0_probe500_UNCONNECTED;
  wire [0:0]NLW_U0_probe501_UNCONNECTED;
  wire [0:0]NLW_U0_probe502_UNCONNECTED;
  wire [0:0]NLW_U0_probe503_UNCONNECTED;
  wire [0:0]NLW_U0_probe504_UNCONNECTED;
  wire [0:0]NLW_U0_probe505_UNCONNECTED;
  wire [0:0]NLW_U0_probe506_UNCONNECTED;
  wire [0:0]NLW_U0_probe507_UNCONNECTED;
  wire [0:0]NLW_U0_probe508_UNCONNECTED;
  wire [0:0]NLW_U0_probe509_UNCONNECTED;
  wire [0:0]NLW_U0_probe51_UNCONNECTED;
  wire [0:0]NLW_U0_probe510_UNCONNECTED;
  wire [0:0]NLW_U0_probe511_UNCONNECTED;
  wire [0:0]NLW_U0_probe512_UNCONNECTED;
  wire [0:0]NLW_U0_probe513_UNCONNECTED;
  wire [0:0]NLW_U0_probe514_UNCONNECTED;
  wire [0:0]NLW_U0_probe515_UNCONNECTED;
  wire [0:0]NLW_U0_probe516_UNCONNECTED;
  wire [0:0]NLW_U0_probe517_UNCONNECTED;
  wire [0:0]NLW_U0_probe518_UNCONNECTED;
  wire [0:0]NLW_U0_probe519_UNCONNECTED;
  wire [0:0]NLW_U0_probe52_UNCONNECTED;
  wire [0:0]NLW_U0_probe520_UNCONNECTED;
  wire [0:0]NLW_U0_probe521_UNCONNECTED;
  wire [0:0]NLW_U0_probe522_UNCONNECTED;
  wire [0:0]NLW_U0_probe523_UNCONNECTED;
  wire [0:0]NLW_U0_probe524_UNCONNECTED;
  wire [0:0]NLW_U0_probe525_UNCONNECTED;
  wire [0:0]NLW_U0_probe526_UNCONNECTED;
  wire [0:0]NLW_U0_probe527_UNCONNECTED;
  wire [0:0]NLW_U0_probe528_UNCONNECTED;
  wire [0:0]NLW_U0_probe529_UNCONNECTED;
  wire [0:0]NLW_U0_probe53_UNCONNECTED;
  wire [0:0]NLW_U0_probe530_UNCONNECTED;
  wire [0:0]NLW_U0_probe531_UNCONNECTED;
  wire [0:0]NLW_U0_probe532_UNCONNECTED;
  wire [0:0]NLW_U0_probe533_UNCONNECTED;
  wire [0:0]NLW_U0_probe534_UNCONNECTED;
  wire [0:0]NLW_U0_probe535_UNCONNECTED;
  wire [0:0]NLW_U0_probe536_UNCONNECTED;
  wire [0:0]NLW_U0_probe537_UNCONNECTED;
  wire [0:0]NLW_U0_probe538_UNCONNECTED;
  wire [0:0]NLW_U0_probe539_UNCONNECTED;
  wire [0:0]NLW_U0_probe54_UNCONNECTED;
  wire [0:0]NLW_U0_probe540_UNCONNECTED;
  wire [0:0]NLW_U0_probe541_UNCONNECTED;
  wire [0:0]NLW_U0_probe542_UNCONNECTED;
  wire [0:0]NLW_U0_probe543_UNCONNECTED;
  wire [0:0]NLW_U0_probe544_UNCONNECTED;
  wire [0:0]NLW_U0_probe545_UNCONNECTED;
  wire [0:0]NLW_U0_probe546_UNCONNECTED;
  wire [0:0]NLW_U0_probe547_UNCONNECTED;
  wire [0:0]NLW_U0_probe548_UNCONNECTED;
  wire [0:0]NLW_U0_probe549_UNCONNECTED;
  wire [0:0]NLW_U0_probe55_UNCONNECTED;
  wire [0:0]NLW_U0_probe550_UNCONNECTED;
  wire [0:0]NLW_U0_probe551_UNCONNECTED;
  wire [0:0]NLW_U0_probe552_UNCONNECTED;
  wire [0:0]NLW_U0_probe553_UNCONNECTED;
  wire [0:0]NLW_U0_probe554_UNCONNECTED;
  wire [0:0]NLW_U0_probe555_UNCONNECTED;
  wire [0:0]NLW_U0_probe556_UNCONNECTED;
  wire [0:0]NLW_U0_probe557_UNCONNECTED;
  wire [0:0]NLW_U0_probe558_UNCONNECTED;
  wire [0:0]NLW_U0_probe559_UNCONNECTED;
  wire [0:0]NLW_U0_probe56_UNCONNECTED;
  wire [0:0]NLW_U0_probe560_UNCONNECTED;
  wire [0:0]NLW_U0_probe561_UNCONNECTED;
  wire [0:0]NLW_U0_probe562_UNCONNECTED;
  wire [0:0]NLW_U0_probe563_UNCONNECTED;
  wire [0:0]NLW_U0_probe564_UNCONNECTED;
  wire [0:0]NLW_U0_probe565_UNCONNECTED;
  wire [0:0]NLW_U0_probe566_UNCONNECTED;
  wire [0:0]NLW_U0_probe567_UNCONNECTED;
  wire [0:0]NLW_U0_probe568_UNCONNECTED;
  wire [0:0]NLW_U0_probe569_UNCONNECTED;
  wire [0:0]NLW_U0_probe57_UNCONNECTED;
  wire [0:0]NLW_U0_probe570_UNCONNECTED;
  wire [0:0]NLW_U0_probe571_UNCONNECTED;
  wire [0:0]NLW_U0_probe572_UNCONNECTED;
  wire [0:0]NLW_U0_probe573_UNCONNECTED;
  wire [0:0]NLW_U0_probe574_UNCONNECTED;
  wire [0:0]NLW_U0_probe575_UNCONNECTED;
  wire [0:0]NLW_U0_probe576_UNCONNECTED;
  wire [0:0]NLW_U0_probe577_UNCONNECTED;
  wire [0:0]NLW_U0_probe578_UNCONNECTED;
  wire [0:0]NLW_U0_probe579_UNCONNECTED;
  wire [0:0]NLW_U0_probe58_UNCONNECTED;
  wire [0:0]NLW_U0_probe580_UNCONNECTED;
  wire [0:0]NLW_U0_probe581_UNCONNECTED;
  wire [0:0]NLW_U0_probe582_UNCONNECTED;
  wire [0:0]NLW_U0_probe583_UNCONNECTED;
  wire [0:0]NLW_U0_probe584_UNCONNECTED;
  wire [0:0]NLW_U0_probe585_UNCONNECTED;
  wire [0:0]NLW_U0_probe586_UNCONNECTED;
  wire [0:0]NLW_U0_probe587_UNCONNECTED;
  wire [0:0]NLW_U0_probe588_UNCONNECTED;
  wire [0:0]NLW_U0_probe589_UNCONNECTED;
  wire [0:0]NLW_U0_probe59_UNCONNECTED;
  wire [0:0]NLW_U0_probe590_UNCONNECTED;
  wire [0:0]NLW_U0_probe591_UNCONNECTED;
  wire [0:0]NLW_U0_probe592_UNCONNECTED;
  wire [0:0]NLW_U0_probe593_UNCONNECTED;
  wire [0:0]NLW_U0_probe594_UNCONNECTED;
  wire [0:0]NLW_U0_probe595_UNCONNECTED;
  wire [0:0]NLW_U0_probe596_UNCONNECTED;
  wire [0:0]NLW_U0_probe597_UNCONNECTED;
  wire [0:0]NLW_U0_probe598_UNCONNECTED;
  wire [0:0]NLW_U0_probe599_UNCONNECTED;
  wire [0:0]NLW_U0_probe6_UNCONNECTED;
  wire [0:0]NLW_U0_probe60_UNCONNECTED;
  wire [0:0]NLW_U0_probe600_UNCONNECTED;
  wire [0:0]NLW_U0_probe601_UNCONNECTED;
  wire [0:0]NLW_U0_probe602_UNCONNECTED;
  wire [0:0]NLW_U0_probe603_UNCONNECTED;
  wire [0:0]NLW_U0_probe604_UNCONNECTED;
  wire [0:0]NLW_U0_probe605_UNCONNECTED;
  wire [0:0]NLW_U0_probe606_UNCONNECTED;
  wire [0:0]NLW_U0_probe607_UNCONNECTED;
  wire [0:0]NLW_U0_probe608_UNCONNECTED;
  wire [0:0]NLW_U0_probe609_UNCONNECTED;
  wire [0:0]NLW_U0_probe61_UNCONNECTED;
  wire [0:0]NLW_U0_probe610_UNCONNECTED;
  wire [0:0]NLW_U0_probe611_UNCONNECTED;
  wire [0:0]NLW_U0_probe612_UNCONNECTED;
  wire [0:0]NLW_U0_probe613_UNCONNECTED;
  wire [0:0]NLW_U0_probe614_UNCONNECTED;
  wire [0:0]NLW_U0_probe615_UNCONNECTED;
  wire [0:0]NLW_U0_probe616_UNCONNECTED;
  wire [0:0]NLW_U0_probe617_UNCONNECTED;
  wire [0:0]NLW_U0_probe618_UNCONNECTED;
  wire [0:0]NLW_U0_probe619_UNCONNECTED;
  wire [0:0]NLW_U0_probe62_UNCONNECTED;
  wire [0:0]NLW_U0_probe620_UNCONNECTED;
  wire [0:0]NLW_U0_probe621_UNCONNECTED;
  wire [0:0]NLW_U0_probe622_UNCONNECTED;
  wire [0:0]NLW_U0_probe623_UNCONNECTED;
  wire [0:0]NLW_U0_probe624_UNCONNECTED;
  wire [0:0]NLW_U0_probe625_UNCONNECTED;
  wire [0:0]NLW_U0_probe626_UNCONNECTED;
  wire [0:0]NLW_U0_probe627_UNCONNECTED;
  wire [0:0]NLW_U0_probe628_UNCONNECTED;
  wire [0:0]NLW_U0_probe629_UNCONNECTED;
  wire [0:0]NLW_U0_probe63_UNCONNECTED;
  wire [0:0]NLW_U0_probe630_UNCONNECTED;
  wire [0:0]NLW_U0_probe631_UNCONNECTED;
  wire [0:0]NLW_U0_probe632_UNCONNECTED;
  wire [0:0]NLW_U0_probe633_UNCONNECTED;
  wire [0:0]NLW_U0_probe634_UNCONNECTED;
  wire [0:0]NLW_U0_probe635_UNCONNECTED;
  wire [0:0]NLW_U0_probe636_UNCONNECTED;
  wire [0:0]NLW_U0_probe637_UNCONNECTED;
  wire [0:0]NLW_U0_probe638_UNCONNECTED;
  wire [0:0]NLW_U0_probe639_UNCONNECTED;
  wire [0:0]NLW_U0_probe64_UNCONNECTED;
  wire [0:0]NLW_U0_probe640_UNCONNECTED;
  wire [0:0]NLW_U0_probe641_UNCONNECTED;
  wire [0:0]NLW_U0_probe642_UNCONNECTED;
  wire [0:0]NLW_U0_probe643_UNCONNECTED;
  wire [0:0]NLW_U0_probe644_UNCONNECTED;
  wire [0:0]NLW_U0_probe645_UNCONNECTED;
  wire [0:0]NLW_U0_probe646_UNCONNECTED;
  wire [0:0]NLW_U0_probe647_UNCONNECTED;
  wire [0:0]NLW_U0_probe648_UNCONNECTED;
  wire [0:0]NLW_U0_probe649_UNCONNECTED;
  wire [0:0]NLW_U0_probe65_UNCONNECTED;
  wire [0:0]NLW_U0_probe650_UNCONNECTED;
  wire [0:0]NLW_U0_probe651_UNCONNECTED;
  wire [0:0]NLW_U0_probe652_UNCONNECTED;
  wire [0:0]NLW_U0_probe653_UNCONNECTED;
  wire [0:0]NLW_U0_probe654_UNCONNECTED;
  wire [0:0]NLW_U0_probe655_UNCONNECTED;
  wire [0:0]NLW_U0_probe656_UNCONNECTED;
  wire [0:0]NLW_U0_probe657_UNCONNECTED;
  wire [0:0]NLW_U0_probe658_UNCONNECTED;
  wire [0:0]NLW_U0_probe659_UNCONNECTED;
  wire [0:0]NLW_U0_probe66_UNCONNECTED;
  wire [0:0]NLW_U0_probe660_UNCONNECTED;
  wire [0:0]NLW_U0_probe661_UNCONNECTED;
  wire [0:0]NLW_U0_probe662_UNCONNECTED;
  wire [0:0]NLW_U0_probe663_UNCONNECTED;
  wire [0:0]NLW_U0_probe664_UNCONNECTED;
  wire [0:0]NLW_U0_probe665_UNCONNECTED;
  wire [0:0]NLW_U0_probe666_UNCONNECTED;
  wire [0:0]NLW_U0_probe667_UNCONNECTED;
  wire [0:0]NLW_U0_probe668_UNCONNECTED;
  wire [0:0]NLW_U0_probe669_UNCONNECTED;
  wire [0:0]NLW_U0_probe67_UNCONNECTED;
  wire [0:0]NLW_U0_probe670_UNCONNECTED;
  wire [0:0]NLW_U0_probe671_UNCONNECTED;
  wire [0:0]NLW_U0_probe672_UNCONNECTED;
  wire [0:0]NLW_U0_probe673_UNCONNECTED;
  wire [0:0]NLW_U0_probe674_UNCONNECTED;
  wire [0:0]NLW_U0_probe675_UNCONNECTED;
  wire [0:0]NLW_U0_probe676_UNCONNECTED;
  wire [0:0]NLW_U0_probe677_UNCONNECTED;
  wire [0:0]NLW_U0_probe678_UNCONNECTED;
  wire [0:0]NLW_U0_probe679_UNCONNECTED;
  wire [0:0]NLW_U0_probe68_UNCONNECTED;
  wire [0:0]NLW_U0_probe680_UNCONNECTED;
  wire [0:0]NLW_U0_probe681_UNCONNECTED;
  wire [0:0]NLW_U0_probe682_UNCONNECTED;
  wire [0:0]NLW_U0_probe683_UNCONNECTED;
  wire [0:0]NLW_U0_probe684_UNCONNECTED;
  wire [0:0]NLW_U0_probe685_UNCONNECTED;
  wire [0:0]NLW_U0_probe686_UNCONNECTED;
  wire [0:0]NLW_U0_probe687_UNCONNECTED;
  wire [0:0]NLW_U0_probe688_UNCONNECTED;
  wire [0:0]NLW_U0_probe689_UNCONNECTED;
  wire [0:0]NLW_U0_probe69_UNCONNECTED;
  wire [0:0]NLW_U0_probe690_UNCONNECTED;
  wire [0:0]NLW_U0_probe691_UNCONNECTED;
  wire [0:0]NLW_U0_probe692_UNCONNECTED;
  wire [0:0]NLW_U0_probe693_UNCONNECTED;
  wire [0:0]NLW_U0_probe694_UNCONNECTED;
  wire [0:0]NLW_U0_probe695_UNCONNECTED;
  wire [0:0]NLW_U0_probe696_UNCONNECTED;
  wire [0:0]NLW_U0_probe697_UNCONNECTED;
  wire [0:0]NLW_U0_probe698_UNCONNECTED;
  wire [0:0]NLW_U0_probe699_UNCONNECTED;
  wire [0:0]NLW_U0_probe7_UNCONNECTED;
  wire [0:0]NLW_U0_probe70_UNCONNECTED;
  wire [0:0]NLW_U0_probe700_UNCONNECTED;
  wire [0:0]NLW_U0_probe701_UNCONNECTED;
  wire [0:0]NLW_U0_probe702_UNCONNECTED;
  wire [0:0]NLW_U0_probe703_UNCONNECTED;
  wire [0:0]NLW_U0_probe704_UNCONNECTED;
  wire [0:0]NLW_U0_probe705_UNCONNECTED;
  wire [0:0]NLW_U0_probe706_UNCONNECTED;
  wire [0:0]NLW_U0_probe707_UNCONNECTED;
  wire [0:0]NLW_U0_probe708_UNCONNECTED;
  wire [0:0]NLW_U0_probe709_UNCONNECTED;
  wire [0:0]NLW_U0_probe71_UNCONNECTED;
  wire [0:0]NLW_U0_probe710_UNCONNECTED;
  wire [0:0]NLW_U0_probe711_UNCONNECTED;
  wire [0:0]NLW_U0_probe712_UNCONNECTED;
  wire [0:0]NLW_U0_probe713_UNCONNECTED;
  wire [0:0]NLW_U0_probe714_UNCONNECTED;
  wire [0:0]NLW_U0_probe715_UNCONNECTED;
  wire [0:0]NLW_U0_probe716_UNCONNECTED;
  wire [0:0]NLW_U0_probe717_UNCONNECTED;
  wire [0:0]NLW_U0_probe718_UNCONNECTED;
  wire [0:0]NLW_U0_probe719_UNCONNECTED;
  wire [0:0]NLW_U0_probe72_UNCONNECTED;
  wire [0:0]NLW_U0_probe720_UNCONNECTED;
  wire [0:0]NLW_U0_probe721_UNCONNECTED;
  wire [0:0]NLW_U0_probe722_UNCONNECTED;
  wire [0:0]NLW_U0_probe723_UNCONNECTED;
  wire [0:0]NLW_U0_probe724_UNCONNECTED;
  wire [0:0]NLW_U0_probe725_UNCONNECTED;
  wire [0:0]NLW_U0_probe726_UNCONNECTED;
  wire [0:0]NLW_U0_probe727_UNCONNECTED;
  wire [0:0]NLW_U0_probe728_UNCONNECTED;
  wire [0:0]NLW_U0_probe729_UNCONNECTED;
  wire [0:0]NLW_U0_probe73_UNCONNECTED;
  wire [0:0]NLW_U0_probe730_UNCONNECTED;
  wire [0:0]NLW_U0_probe731_UNCONNECTED;
  wire [0:0]NLW_U0_probe732_UNCONNECTED;
  wire [0:0]NLW_U0_probe733_UNCONNECTED;
  wire [0:0]NLW_U0_probe734_UNCONNECTED;
  wire [0:0]NLW_U0_probe735_UNCONNECTED;
  wire [0:0]NLW_U0_probe736_UNCONNECTED;
  wire [0:0]NLW_U0_probe737_UNCONNECTED;
  wire [0:0]NLW_U0_probe738_UNCONNECTED;
  wire [0:0]NLW_U0_probe739_UNCONNECTED;
  wire [0:0]NLW_U0_probe74_UNCONNECTED;
  wire [0:0]NLW_U0_probe740_UNCONNECTED;
  wire [0:0]NLW_U0_probe741_UNCONNECTED;
  wire [0:0]NLW_U0_probe742_UNCONNECTED;
  wire [0:0]NLW_U0_probe743_UNCONNECTED;
  wire [0:0]NLW_U0_probe744_UNCONNECTED;
  wire [0:0]NLW_U0_probe745_UNCONNECTED;
  wire [0:0]NLW_U0_probe746_UNCONNECTED;
  wire [0:0]NLW_U0_probe747_UNCONNECTED;
  wire [0:0]NLW_U0_probe748_UNCONNECTED;
  wire [0:0]NLW_U0_probe749_UNCONNECTED;
  wire [0:0]NLW_U0_probe75_UNCONNECTED;
  wire [0:0]NLW_U0_probe750_UNCONNECTED;
  wire [0:0]NLW_U0_probe751_UNCONNECTED;
  wire [0:0]NLW_U0_probe752_UNCONNECTED;
  wire [0:0]NLW_U0_probe753_UNCONNECTED;
  wire [0:0]NLW_U0_probe754_UNCONNECTED;
  wire [0:0]NLW_U0_probe755_UNCONNECTED;
  wire [0:0]NLW_U0_probe756_UNCONNECTED;
  wire [0:0]NLW_U0_probe757_UNCONNECTED;
  wire [0:0]NLW_U0_probe758_UNCONNECTED;
  wire [0:0]NLW_U0_probe759_UNCONNECTED;
  wire [0:0]NLW_U0_probe76_UNCONNECTED;
  wire [0:0]NLW_U0_probe760_UNCONNECTED;
  wire [0:0]NLW_U0_probe761_UNCONNECTED;
  wire [0:0]NLW_U0_probe762_UNCONNECTED;
  wire [0:0]NLW_U0_probe763_UNCONNECTED;
  wire [0:0]NLW_U0_probe764_UNCONNECTED;
  wire [0:0]NLW_U0_probe765_UNCONNECTED;
  wire [0:0]NLW_U0_probe766_UNCONNECTED;
  wire [0:0]NLW_U0_probe767_UNCONNECTED;
  wire [0:0]NLW_U0_probe768_UNCONNECTED;
  wire [0:0]NLW_U0_probe769_UNCONNECTED;
  wire [0:0]NLW_U0_probe77_UNCONNECTED;
  wire [0:0]NLW_U0_probe770_UNCONNECTED;
  wire [0:0]NLW_U0_probe771_UNCONNECTED;
  wire [0:0]NLW_U0_probe772_UNCONNECTED;
  wire [0:0]NLW_U0_probe773_UNCONNECTED;
  wire [0:0]NLW_U0_probe774_UNCONNECTED;
  wire [0:0]NLW_U0_probe775_UNCONNECTED;
  wire [0:0]NLW_U0_probe776_UNCONNECTED;
  wire [0:0]NLW_U0_probe777_UNCONNECTED;
  wire [0:0]NLW_U0_probe778_UNCONNECTED;
  wire [0:0]NLW_U0_probe779_UNCONNECTED;
  wire [0:0]NLW_U0_probe78_UNCONNECTED;
  wire [0:0]NLW_U0_probe780_UNCONNECTED;
  wire [0:0]NLW_U0_probe781_UNCONNECTED;
  wire [0:0]NLW_U0_probe782_UNCONNECTED;
  wire [0:0]NLW_U0_probe783_UNCONNECTED;
  wire [0:0]NLW_U0_probe784_UNCONNECTED;
  wire [0:0]NLW_U0_probe785_UNCONNECTED;
  wire [0:0]NLW_U0_probe786_UNCONNECTED;
  wire [0:0]NLW_U0_probe787_UNCONNECTED;
  wire [0:0]NLW_U0_probe788_UNCONNECTED;
  wire [0:0]NLW_U0_probe789_UNCONNECTED;
  wire [0:0]NLW_U0_probe79_UNCONNECTED;
  wire [0:0]NLW_U0_probe790_UNCONNECTED;
  wire [0:0]NLW_U0_probe791_UNCONNECTED;
  wire [0:0]NLW_U0_probe792_UNCONNECTED;
  wire [0:0]NLW_U0_probe793_UNCONNECTED;
  wire [0:0]NLW_U0_probe794_UNCONNECTED;
  wire [0:0]NLW_U0_probe795_UNCONNECTED;
  wire [0:0]NLW_U0_probe796_UNCONNECTED;
  wire [0:0]NLW_U0_probe797_UNCONNECTED;
  wire [0:0]NLW_U0_probe798_UNCONNECTED;
  wire [0:0]NLW_U0_probe799_UNCONNECTED;
  wire [0:0]NLW_U0_probe8_UNCONNECTED;
  wire [0:0]NLW_U0_probe80_UNCONNECTED;
  wire [0:0]NLW_U0_probe800_UNCONNECTED;
  wire [0:0]NLW_U0_probe801_UNCONNECTED;
  wire [0:0]NLW_U0_probe802_UNCONNECTED;
  wire [0:0]NLW_U0_probe803_UNCONNECTED;
  wire [0:0]NLW_U0_probe804_UNCONNECTED;
  wire [0:0]NLW_U0_probe805_UNCONNECTED;
  wire [0:0]NLW_U0_probe806_UNCONNECTED;
  wire [0:0]NLW_U0_probe807_UNCONNECTED;
  wire [0:0]NLW_U0_probe808_UNCONNECTED;
  wire [0:0]NLW_U0_probe809_UNCONNECTED;
  wire [0:0]NLW_U0_probe81_UNCONNECTED;
  wire [0:0]NLW_U0_probe810_UNCONNECTED;
  wire [0:0]NLW_U0_probe811_UNCONNECTED;
  wire [0:0]NLW_U0_probe812_UNCONNECTED;
  wire [0:0]NLW_U0_probe813_UNCONNECTED;
  wire [0:0]NLW_U0_probe814_UNCONNECTED;
  wire [0:0]NLW_U0_probe815_UNCONNECTED;
  wire [0:0]NLW_U0_probe816_UNCONNECTED;
  wire [0:0]NLW_U0_probe817_UNCONNECTED;
  wire [0:0]NLW_U0_probe818_UNCONNECTED;
  wire [0:0]NLW_U0_probe819_UNCONNECTED;
  wire [0:0]NLW_U0_probe82_UNCONNECTED;
  wire [0:0]NLW_U0_probe820_UNCONNECTED;
  wire [0:0]NLW_U0_probe821_UNCONNECTED;
  wire [0:0]NLW_U0_probe822_UNCONNECTED;
  wire [0:0]NLW_U0_probe823_UNCONNECTED;
  wire [0:0]NLW_U0_probe824_UNCONNECTED;
  wire [0:0]NLW_U0_probe825_UNCONNECTED;
  wire [0:0]NLW_U0_probe826_UNCONNECTED;
  wire [0:0]NLW_U0_probe827_UNCONNECTED;
  wire [0:0]NLW_U0_probe828_UNCONNECTED;
  wire [0:0]NLW_U0_probe829_UNCONNECTED;
  wire [0:0]NLW_U0_probe83_UNCONNECTED;
  wire [0:0]NLW_U0_probe830_UNCONNECTED;
  wire [0:0]NLW_U0_probe831_UNCONNECTED;
  wire [0:0]NLW_U0_probe832_UNCONNECTED;
  wire [0:0]NLW_U0_probe833_UNCONNECTED;
  wire [0:0]NLW_U0_probe834_UNCONNECTED;
  wire [0:0]NLW_U0_probe835_UNCONNECTED;
  wire [0:0]NLW_U0_probe836_UNCONNECTED;
  wire [0:0]NLW_U0_probe837_UNCONNECTED;
  wire [0:0]NLW_U0_probe838_UNCONNECTED;
  wire [0:0]NLW_U0_probe839_UNCONNECTED;
  wire [0:0]NLW_U0_probe84_UNCONNECTED;
  wire [0:0]NLW_U0_probe840_UNCONNECTED;
  wire [0:0]NLW_U0_probe841_UNCONNECTED;
  wire [0:0]NLW_U0_probe842_UNCONNECTED;
  wire [0:0]NLW_U0_probe843_UNCONNECTED;
  wire [0:0]NLW_U0_probe844_UNCONNECTED;
  wire [0:0]NLW_U0_probe845_UNCONNECTED;
  wire [0:0]NLW_U0_probe846_UNCONNECTED;
  wire [0:0]NLW_U0_probe847_UNCONNECTED;
  wire [0:0]NLW_U0_probe848_UNCONNECTED;
  wire [0:0]NLW_U0_probe849_UNCONNECTED;
  wire [0:0]NLW_U0_probe85_UNCONNECTED;
  wire [0:0]NLW_U0_probe850_UNCONNECTED;
  wire [0:0]NLW_U0_probe851_UNCONNECTED;
  wire [0:0]NLW_U0_probe852_UNCONNECTED;
  wire [0:0]NLW_U0_probe853_UNCONNECTED;
  wire [0:0]NLW_U0_probe854_UNCONNECTED;
  wire [0:0]NLW_U0_probe855_UNCONNECTED;
  wire [0:0]NLW_U0_probe856_UNCONNECTED;
  wire [0:0]NLW_U0_probe857_UNCONNECTED;
  wire [0:0]NLW_U0_probe858_UNCONNECTED;
  wire [0:0]NLW_U0_probe859_UNCONNECTED;
  wire [0:0]NLW_U0_probe86_UNCONNECTED;
  wire [0:0]NLW_U0_probe860_UNCONNECTED;
  wire [0:0]NLW_U0_probe861_UNCONNECTED;
  wire [0:0]NLW_U0_probe862_UNCONNECTED;
  wire [0:0]NLW_U0_probe863_UNCONNECTED;
  wire [0:0]NLW_U0_probe864_UNCONNECTED;
  wire [0:0]NLW_U0_probe865_UNCONNECTED;
  wire [0:0]NLW_U0_probe866_UNCONNECTED;
  wire [0:0]NLW_U0_probe867_UNCONNECTED;
  wire [0:0]NLW_U0_probe868_UNCONNECTED;
  wire [0:0]NLW_U0_probe869_UNCONNECTED;
  wire [0:0]NLW_U0_probe87_UNCONNECTED;
  wire [0:0]NLW_U0_probe870_UNCONNECTED;
  wire [0:0]NLW_U0_probe871_UNCONNECTED;
  wire [0:0]NLW_U0_probe872_UNCONNECTED;
  wire [0:0]NLW_U0_probe873_UNCONNECTED;
  wire [0:0]NLW_U0_probe874_UNCONNECTED;
  wire [0:0]NLW_U0_probe875_UNCONNECTED;
  wire [0:0]NLW_U0_probe876_UNCONNECTED;
  wire [0:0]NLW_U0_probe877_UNCONNECTED;
  wire [0:0]NLW_U0_probe878_UNCONNECTED;
  wire [0:0]NLW_U0_probe879_UNCONNECTED;
  wire [0:0]NLW_U0_probe88_UNCONNECTED;
  wire [0:0]NLW_U0_probe880_UNCONNECTED;
  wire [0:0]NLW_U0_probe881_UNCONNECTED;
  wire [0:0]NLW_U0_probe882_UNCONNECTED;
  wire [0:0]NLW_U0_probe883_UNCONNECTED;
  wire [0:0]NLW_U0_probe884_UNCONNECTED;
  wire [0:0]NLW_U0_probe885_UNCONNECTED;
  wire [0:0]NLW_U0_probe886_UNCONNECTED;
  wire [0:0]NLW_U0_probe887_UNCONNECTED;
  wire [0:0]NLW_U0_probe888_UNCONNECTED;
  wire [0:0]NLW_U0_probe889_UNCONNECTED;
  wire [0:0]NLW_U0_probe89_UNCONNECTED;
  wire [0:0]NLW_U0_probe890_UNCONNECTED;
  wire [0:0]NLW_U0_probe891_UNCONNECTED;
  wire [0:0]NLW_U0_probe892_UNCONNECTED;
  wire [0:0]NLW_U0_probe893_UNCONNECTED;
  wire [0:0]NLW_U0_probe894_UNCONNECTED;
  wire [0:0]NLW_U0_probe895_UNCONNECTED;
  wire [0:0]NLW_U0_probe896_UNCONNECTED;
  wire [0:0]NLW_U0_probe897_UNCONNECTED;
  wire [0:0]NLW_U0_probe898_UNCONNECTED;
  wire [0:0]NLW_U0_probe899_UNCONNECTED;
  wire [0:0]NLW_U0_probe9_UNCONNECTED;
  wire [0:0]NLW_U0_probe90_UNCONNECTED;
  wire [0:0]NLW_U0_probe900_UNCONNECTED;
  wire [0:0]NLW_U0_probe901_UNCONNECTED;
  wire [0:0]NLW_U0_probe902_UNCONNECTED;
  wire [0:0]NLW_U0_probe903_UNCONNECTED;
  wire [0:0]NLW_U0_probe904_UNCONNECTED;
  wire [0:0]NLW_U0_probe905_UNCONNECTED;
  wire [0:0]NLW_U0_probe906_UNCONNECTED;
  wire [0:0]NLW_U0_probe907_UNCONNECTED;
  wire [0:0]NLW_U0_probe908_UNCONNECTED;
  wire [0:0]NLW_U0_probe909_UNCONNECTED;
  wire [0:0]NLW_U0_probe91_UNCONNECTED;
  wire [0:0]NLW_U0_probe910_UNCONNECTED;
  wire [0:0]NLW_U0_probe911_UNCONNECTED;
  wire [0:0]NLW_U0_probe912_UNCONNECTED;
  wire [0:0]NLW_U0_probe913_UNCONNECTED;
  wire [0:0]NLW_U0_probe914_UNCONNECTED;
  wire [0:0]NLW_U0_probe915_UNCONNECTED;
  wire [0:0]NLW_U0_probe916_UNCONNECTED;
  wire [0:0]NLW_U0_probe917_UNCONNECTED;
  wire [0:0]NLW_U0_probe918_UNCONNECTED;
  wire [0:0]NLW_U0_probe919_UNCONNECTED;
  wire [0:0]NLW_U0_probe92_UNCONNECTED;
  wire [0:0]NLW_U0_probe920_UNCONNECTED;
  wire [0:0]NLW_U0_probe921_UNCONNECTED;
  wire [0:0]NLW_U0_probe922_UNCONNECTED;
  wire [0:0]NLW_U0_probe923_UNCONNECTED;
  wire [0:0]NLW_U0_probe924_UNCONNECTED;
  wire [0:0]NLW_U0_probe925_UNCONNECTED;
  wire [0:0]NLW_U0_probe926_UNCONNECTED;
  wire [0:0]NLW_U0_probe927_UNCONNECTED;
  wire [0:0]NLW_U0_probe928_UNCONNECTED;
  wire [0:0]NLW_U0_probe929_UNCONNECTED;
  wire [0:0]NLW_U0_probe93_UNCONNECTED;
  wire [0:0]NLW_U0_probe930_UNCONNECTED;
  wire [0:0]NLW_U0_probe931_UNCONNECTED;
  wire [0:0]NLW_U0_probe932_UNCONNECTED;
  wire [0:0]NLW_U0_probe933_UNCONNECTED;
  wire [0:0]NLW_U0_probe934_UNCONNECTED;
  wire [0:0]NLW_U0_probe935_UNCONNECTED;
  wire [0:0]NLW_U0_probe936_UNCONNECTED;
  wire [0:0]NLW_U0_probe937_UNCONNECTED;
  wire [0:0]NLW_U0_probe938_UNCONNECTED;
  wire [0:0]NLW_U0_probe939_UNCONNECTED;
  wire [0:0]NLW_U0_probe94_UNCONNECTED;
  wire [0:0]NLW_U0_probe940_UNCONNECTED;
  wire [0:0]NLW_U0_probe941_UNCONNECTED;
  wire [0:0]NLW_U0_probe942_UNCONNECTED;
  wire [0:0]NLW_U0_probe943_UNCONNECTED;
  wire [0:0]NLW_U0_probe944_UNCONNECTED;
  wire [0:0]NLW_U0_probe945_UNCONNECTED;
  wire [0:0]NLW_U0_probe946_UNCONNECTED;
  wire [0:0]NLW_U0_probe947_UNCONNECTED;
  wire [0:0]NLW_U0_probe948_UNCONNECTED;
  wire [0:0]NLW_U0_probe949_UNCONNECTED;
  wire [0:0]NLW_U0_probe95_UNCONNECTED;
  wire [0:0]NLW_U0_probe950_UNCONNECTED;
  wire [0:0]NLW_U0_probe951_UNCONNECTED;
  wire [0:0]NLW_U0_probe952_UNCONNECTED;
  wire [0:0]NLW_U0_probe953_UNCONNECTED;
  wire [0:0]NLW_U0_probe954_UNCONNECTED;
  wire [0:0]NLW_U0_probe955_UNCONNECTED;
  wire [0:0]NLW_U0_probe956_UNCONNECTED;
  wire [0:0]NLW_U0_probe957_UNCONNECTED;
  wire [0:0]NLW_U0_probe958_UNCONNECTED;
  wire [0:0]NLW_U0_probe959_UNCONNECTED;
  wire [0:0]NLW_U0_probe96_UNCONNECTED;
  wire [0:0]NLW_U0_probe960_UNCONNECTED;
  wire [0:0]NLW_U0_probe961_UNCONNECTED;
  wire [0:0]NLW_U0_probe962_UNCONNECTED;
  wire [0:0]NLW_U0_probe963_UNCONNECTED;
  wire [0:0]NLW_U0_probe964_UNCONNECTED;
  wire [0:0]NLW_U0_probe965_UNCONNECTED;
  wire [0:0]NLW_U0_probe966_UNCONNECTED;
  wire [0:0]NLW_U0_probe967_UNCONNECTED;
  wire [0:0]NLW_U0_probe968_UNCONNECTED;
  wire [0:0]NLW_U0_probe969_UNCONNECTED;
  wire [0:0]NLW_U0_probe97_UNCONNECTED;
  wire [0:0]NLW_U0_probe970_UNCONNECTED;
  wire [0:0]NLW_U0_probe971_UNCONNECTED;
  wire [0:0]NLW_U0_probe972_UNCONNECTED;
  wire [0:0]NLW_U0_probe973_UNCONNECTED;
  wire [0:0]NLW_U0_probe974_UNCONNECTED;
  wire [0:0]NLW_U0_probe975_UNCONNECTED;
  wire [0:0]NLW_U0_probe976_UNCONNECTED;
  wire [0:0]NLW_U0_probe977_UNCONNECTED;
  wire [0:0]NLW_U0_probe978_UNCONNECTED;
  wire [0:0]NLW_U0_probe979_UNCONNECTED;
  wire [0:0]NLW_U0_probe98_UNCONNECTED;
  wire [0:0]NLW_U0_probe980_UNCONNECTED;
  wire [0:0]NLW_U0_probe981_UNCONNECTED;
  wire [0:0]NLW_U0_probe982_UNCONNECTED;
  wire [0:0]NLW_U0_probe983_UNCONNECTED;
  wire [0:0]NLW_U0_probe984_UNCONNECTED;
  wire [0:0]NLW_U0_probe985_UNCONNECTED;
  wire [0:0]NLW_U0_probe986_UNCONNECTED;
  wire [0:0]NLW_U0_probe987_UNCONNECTED;
  wire [0:0]NLW_U0_probe988_UNCONNECTED;
  wire [0:0]NLW_U0_probe989_UNCONNECTED;
  wire [0:0]NLW_U0_probe99_UNCONNECTED;
  wire [0:0]NLW_U0_probe990_UNCONNECTED;
  wire [0:0]NLW_U0_probe991_UNCONNECTED;
  wire [0:0]NLW_U0_probe992_UNCONNECTED;
  wire [0:0]NLW_U0_probe993_UNCONNECTED;
  wire [0:0]NLW_U0_probe994_UNCONNECTED;
  wire [0:0]NLW_U0_probe995_UNCONNECTED;
  wire [0:0]NLW_U0_probe996_UNCONNECTED;
  wire [0:0]NLW_U0_probe997_UNCONNECTED;
  wire [0:0]NLW_U0_probe998_UNCONNECTED;
  wire [0:0]NLW_U0_probe999_UNCONNECTED;

  (* C_ADV_TRIGGER = "0" *) 
  (* C_BUILD_REVISION = "0" *) 
  (* C_CAPTURE_TYPE = "0" *) 
  (* C_CLKFBOUT_MULT_F = "10.000000" *) 
  (* C_CLKOUT0_DIVIDE_F = "10.000000" *) 
  (* C_CLK_FREQ = "200.000000" *) 
  (* C_CLK_PERIOD = "10.000000" *) 
  (* C_CORE_INFO1 = "0" *) 
  (* C_CORE_INFO2 = "0" *) 
  (* C_CORE_MAJOR_VER = "6" *) 
  (* C_CORE_MINOR_VER = "2" *) 
  (* C_CORE_TYPE = "1" *) 
  (* C_CSE_DRV_VER = "2" *) 
  (* C_DATA_DEPTH = "16384" *) 
  (* C_DDR_CLK_GEN = "1" *) 
  (* C_DIVCLK_DIVIDE = "3" *) 
  (* C_ENABLE_ILA_AXI_MON = "0" *) 
  (* C_EN_DDR_ILA = "0" *) 
  (* C_EN_STRG_QUAL = "0" *) 
  (* C_EN_TIME_TAG = "0" *) 
  (* C_ILA_CLK_FREQ = "2000000" *) 
  (* C_INPUT_PIPE_STAGES = "0" *) 
  (* C_MAJOR_VERSION = "2016" *) 
  (* C_MINOR_VERSION = "3" *) 
  (* C_MU_TYPE = "0" *) 
  (* C_NEXT_SLAVE = "0" *) 
  (* C_NUM_MONITOR_SLOTS = "1" *) 
  (* C_NUM_OF_PROBES = "1" *) 
  (* C_PIPE_IFACE = "1" *) 
  (* C_PROBE0_MU_CNT = "1" *) 
  (* C_PROBE0_TYPE = "0" *) 
  (* C_PROBE0_WIDTH = "2" *) 
  (* C_PROBE1000_MU_CNT = "1" *) 
  (* C_PROBE1000_TYPE = "1" *) 
  (* C_PROBE1000_WIDTH = "1" *) 
  (* C_PROBE1001_MU_CNT = "1" *) 
  (* C_PROBE1001_TYPE = "1" *) 
  (* C_PROBE1001_WIDTH = "1" *) 
  (* C_PROBE1002_MU_CNT = "1" *) 
  (* C_PROBE1002_TYPE = "1" *) 
  (* C_PROBE1002_WIDTH = "1" *) 
  (* C_PROBE1003_MU_CNT = "1" *) 
  (* C_PROBE1003_TYPE = "1" *) 
  (* C_PROBE1003_WIDTH = "1" *) 
  (* C_PROBE1004_MU_CNT = "1" *) 
  (* C_PROBE1004_TYPE = "1" *) 
  (* C_PROBE1004_WIDTH = "1" *) 
  (* C_PROBE1005_MU_CNT = "1" *) 
  (* C_PROBE1005_TYPE = "1" *) 
  (* C_PROBE1005_WIDTH = "1" *) 
  (* C_PROBE1006_MU_CNT = "1" *) 
  (* C_PROBE1006_TYPE = "1" *) 
  (* C_PROBE1006_WIDTH = "1" *) 
  (* C_PROBE1007_MU_CNT = "1" *) 
  (* C_PROBE1007_TYPE = "1" *) 
  (* C_PROBE1007_WIDTH = "1" *) 
  (* C_PROBE1008_MU_CNT = "1" *) 
  (* C_PROBE1008_TYPE = "1" *) 
  (* C_PROBE1008_WIDTH = "1" *) 
  (* C_PROBE1009_MU_CNT = "1" *) 
  (* C_PROBE1009_TYPE = "1" *) 
  (* C_PROBE1009_WIDTH = "1" *) 
  (* C_PROBE100_MU_CNT = "1" *) 
  (* C_PROBE100_TYPE = "1" *) 
  (* C_PROBE100_WIDTH = "1" *) 
  (* C_PROBE1010_MU_CNT = "1" *) 
  (* C_PROBE1010_TYPE = "1" *) 
  (* C_PROBE1010_WIDTH = "1" *) 
  (* C_PROBE1011_MU_CNT = "1" *) 
  (* C_PROBE1011_TYPE = "1" *) 
  (* C_PROBE1011_WIDTH = "1" *) 
  (* C_PROBE1012_MU_CNT = "1" *) 
  (* C_PROBE1012_TYPE = "1" *) 
  (* C_PROBE1012_WIDTH = "1" *) 
  (* C_PROBE1013_MU_CNT = "1" *) 
  (* C_PROBE1013_TYPE = "1" *) 
  (* C_PROBE1013_WIDTH = "1" *) 
  (* C_PROBE1014_MU_CNT = "1" *) 
  (* C_PROBE1014_TYPE = "1" *) 
  (* C_PROBE1014_WIDTH = "1" *) 
  (* C_PROBE1015_MU_CNT = "1" *) 
  (* C_PROBE1015_TYPE = "1" *) 
  (* C_PROBE1015_WIDTH = "1" *) 
  (* C_PROBE1016_MU_CNT = "1" *) 
  (* C_PROBE1016_TYPE = "1" *) 
  (* C_PROBE1016_WIDTH = "1" *) 
  (* C_PROBE1017_MU_CNT = "1" *) 
  (* C_PROBE1017_TYPE = "1" *) 
  (* C_PROBE1017_WIDTH = "1" *) 
  (* C_PROBE1018_MU_CNT = "1" *) 
  (* C_PROBE1018_TYPE = "1" *) 
  (* C_PROBE1018_WIDTH = "1" *) 
  (* C_PROBE1019_MU_CNT = "1" *) 
  (* C_PROBE1019_TYPE = "1" *) 
  (* C_PROBE1019_WIDTH = "1" *) 
  (* C_PROBE101_MU_CNT = "1" *) 
  (* C_PROBE101_TYPE = "1" *) 
  (* C_PROBE101_WIDTH = "1" *) 
  (* C_PROBE1020_MU_CNT = "1" *) 
  (* C_PROBE1020_TYPE = "1" *) 
  (* C_PROBE1020_WIDTH = "1" *) 
  (* C_PROBE1021_MU_CNT = "1" *) 
  (* C_PROBE1021_TYPE = "1" *) 
  (* C_PROBE1021_WIDTH = "1" *) 
  (* C_PROBE1022_MU_CNT = "1" *) 
  (* C_PROBE1022_TYPE = "1" *) 
  (* C_PROBE1022_WIDTH = "1" *) 
  (* C_PROBE1023_MU_CNT = "1" *) 
  (* C_PROBE1023_TYPE = "1" *) 
  (* C_PROBE1023_WIDTH = "1" *) 
  (* C_PROBE102_MU_CNT = "1" *) 
  (* C_PROBE102_TYPE = "1" *) 
  (* C_PROBE102_WIDTH = "1" *) 
  (* C_PROBE103_MU_CNT = "1" *) 
  (* C_PROBE103_TYPE = "1" *) 
  (* C_PROBE103_WIDTH = "1" *) 
  (* C_PROBE104_MU_CNT = "1" *) 
  (* C_PROBE104_TYPE = "1" *) 
  (* C_PROBE104_WIDTH = "1" *) 
  (* C_PROBE105_MU_CNT = "1" *) 
  (* C_PROBE105_TYPE = "1" *) 
  (* C_PROBE105_WIDTH = "1" *) 
  (* C_PROBE106_MU_CNT = "1" *) 
  (* C_PROBE106_TYPE = "1" *) 
  (* C_PROBE106_WIDTH = "1" *) 
  (* C_PROBE107_MU_CNT = "1" *) 
  (* C_PROBE107_TYPE = "1" *) 
  (* C_PROBE107_WIDTH = "1" *) 
  (* C_PROBE108_MU_CNT = "1" *) 
  (* C_PROBE108_TYPE = "1" *) 
  (* C_PROBE108_WIDTH = "1" *) 
  (* C_PROBE109_MU_CNT = "1" *) 
  (* C_PROBE109_TYPE = "1" *) 
  (* C_PROBE109_WIDTH = "1" *) 
  (* C_PROBE10_MU_CNT = "1" *) 
  (* C_PROBE10_TYPE = "1" *) 
  (* C_PROBE10_WIDTH = "1" *) 
  (* C_PROBE110_MU_CNT = "1" *) 
  (* C_PROBE110_TYPE = "1" *) 
  (* C_PROBE110_WIDTH = "1" *) 
  (* C_PROBE111_MU_CNT = "1" *) 
  (* C_PROBE111_TYPE = "1" *) 
  (* C_PROBE111_WIDTH = "1" *) 
  (* C_PROBE112_MU_CNT = "1" *) 
  (* C_PROBE112_TYPE = "1" *) 
  (* C_PROBE112_WIDTH = "1" *) 
  (* C_PROBE113_MU_CNT = "1" *) 
  (* C_PROBE113_TYPE = "1" *) 
  (* C_PROBE113_WIDTH = "1" *) 
  (* C_PROBE114_MU_CNT = "1" *) 
  (* C_PROBE114_TYPE = "1" *) 
  (* C_PROBE114_WIDTH = "1" *) 
  (* C_PROBE115_MU_CNT = "1" *) 
  (* C_PROBE115_TYPE = "1" *) 
  (* C_PROBE115_WIDTH = "1" *) 
  (* C_PROBE116_MU_CNT = "1" *) 
  (* C_PROBE116_TYPE = "1" *) 
  (* C_PROBE116_WIDTH = "1" *) 
  (* C_PROBE117_MU_CNT = "1" *) 
  (* C_PROBE117_TYPE = "1" *) 
  (* C_PROBE117_WIDTH = "1" *) 
  (* C_PROBE118_MU_CNT = "1" *) 
  (* C_PROBE118_TYPE = "1" *) 
  (* C_PROBE118_WIDTH = "1" *) 
  (* C_PROBE119_MU_CNT = "1" *) 
  (* C_PROBE119_TYPE = "1" *) 
  (* C_PROBE119_WIDTH = "1" *) 
  (* C_PROBE11_MU_CNT = "1" *) 
  (* C_PROBE11_TYPE = "1" *) 
  (* C_PROBE11_WIDTH = "1" *) 
  (* C_PROBE120_MU_CNT = "1" *) 
  (* C_PROBE120_TYPE = "1" *) 
  (* C_PROBE120_WIDTH = "1" *) 
  (* C_PROBE121_MU_CNT = "1" *) 
  (* C_PROBE121_TYPE = "1" *) 
  (* C_PROBE121_WIDTH = "1" *) 
  (* C_PROBE122_MU_CNT = "1" *) 
  (* C_PROBE122_TYPE = "1" *) 
  (* C_PROBE122_WIDTH = "1" *) 
  (* C_PROBE123_MU_CNT = "1" *) 
  (* C_PROBE123_TYPE = "1" *) 
  (* C_PROBE123_WIDTH = "1" *) 
  (* C_PROBE124_MU_CNT = "1" *) 
  (* C_PROBE124_TYPE = "1" *) 
  (* C_PROBE124_WIDTH = "1" *) 
  (* C_PROBE125_MU_CNT = "1" *) 
  (* C_PROBE125_TYPE = "1" *) 
  (* C_PROBE125_WIDTH = "1" *) 
  (* C_PROBE126_MU_CNT = "1" *) 
  (* C_PROBE126_TYPE = "1" *) 
  (* C_PROBE126_WIDTH = "1" *) 
  (* C_PROBE127_MU_CNT = "1" *) 
  (* C_PROBE127_TYPE = "1" *) 
  (* C_PROBE127_WIDTH = "1" *) 
  (* C_PROBE128_MU_CNT = "1" *) 
  (* C_PROBE128_TYPE = "1" *) 
  (* C_PROBE128_WIDTH = "1" *) 
  (* C_PROBE129_MU_CNT = "1" *) 
  (* C_PROBE129_TYPE = "1" *) 
  (* C_PROBE129_WIDTH = "1" *) 
  (* C_PROBE12_MU_CNT = "1" *) 
  (* C_PROBE12_TYPE = "1" *) 
  (* C_PROBE12_WIDTH = "1" *) 
  (* C_PROBE130_MU_CNT = "1" *) 
  (* C_PROBE130_TYPE = "1" *) 
  (* C_PROBE130_WIDTH = "1" *) 
  (* C_PROBE131_MU_CNT = "1" *) 
  (* C_PROBE131_TYPE = "1" *) 
  (* C_PROBE131_WIDTH = "1" *) 
  (* C_PROBE132_MU_CNT = "1" *) 
  (* C_PROBE132_TYPE = "1" *) 
  (* C_PROBE132_WIDTH = "1" *) 
  (* C_PROBE133_MU_CNT = "1" *) 
  (* C_PROBE133_TYPE = "1" *) 
  (* C_PROBE133_WIDTH = "1" *) 
  (* C_PROBE134_MU_CNT = "1" *) 
  (* C_PROBE134_TYPE = "1" *) 
  (* C_PROBE134_WIDTH = "1" *) 
  (* C_PROBE135_MU_CNT = "1" *) 
  (* C_PROBE135_TYPE = "1" *) 
  (* C_PROBE135_WIDTH = "1" *) 
  (* C_PROBE136_MU_CNT = "1" *) 
  (* C_PROBE136_TYPE = "1" *) 
  (* C_PROBE136_WIDTH = "1" *) 
  (* C_PROBE137_MU_CNT = "1" *) 
  (* C_PROBE137_TYPE = "1" *) 
  (* C_PROBE137_WIDTH = "1" *) 
  (* C_PROBE138_MU_CNT = "1" *) 
  (* C_PROBE138_TYPE = "1" *) 
  (* C_PROBE138_WIDTH = "1" *) 
  (* C_PROBE139_MU_CNT = "1" *) 
  (* C_PROBE139_TYPE = "1" *) 
  (* C_PROBE139_WIDTH = "1" *) 
  (* C_PROBE13_MU_CNT = "1" *) 
  (* C_PROBE13_TYPE = "1" *) 
  (* C_PROBE13_WIDTH = "1" *) 
  (* C_PROBE140_MU_CNT = "1" *) 
  (* C_PROBE140_TYPE = "1" *) 
  (* C_PROBE140_WIDTH = "1" *) 
  (* C_PROBE141_MU_CNT = "1" *) 
  (* C_PROBE141_TYPE = "1" *) 
  (* C_PROBE141_WIDTH = "1" *) 
  (* C_PROBE142_MU_CNT = "1" *) 
  (* C_PROBE142_TYPE = "1" *) 
  (* C_PROBE142_WIDTH = "1" *) 
  (* C_PROBE143_MU_CNT = "1" *) 
  (* C_PROBE143_TYPE = "1" *) 
  (* C_PROBE143_WIDTH = "1" *) 
  (* C_PROBE144_MU_CNT = "1" *) 
  (* C_PROBE144_TYPE = "1" *) 
  (* C_PROBE144_WIDTH = "1" *) 
  (* C_PROBE145_MU_CNT = "1" *) 
  (* C_PROBE145_TYPE = "1" *) 
  (* C_PROBE145_WIDTH = "1" *) 
  (* C_PROBE146_MU_CNT = "1" *) 
  (* C_PROBE146_TYPE = "1" *) 
  (* C_PROBE146_WIDTH = "1" *) 
  (* C_PROBE147_MU_CNT = "1" *) 
  (* C_PROBE147_TYPE = "1" *) 
  (* C_PROBE147_WIDTH = "1" *) 
  (* C_PROBE148_MU_CNT = "1" *) 
  (* C_PROBE148_TYPE = "1" *) 
  (* C_PROBE148_WIDTH = "1" *) 
  (* C_PROBE149_MU_CNT = "1" *) 
  (* C_PROBE149_TYPE = "1" *) 
  (* C_PROBE149_WIDTH = "1" *) 
  (* C_PROBE14_MU_CNT = "1" *) 
  (* C_PROBE14_TYPE = "1" *) 
  (* C_PROBE14_WIDTH = "1" *) 
  (* C_PROBE150_MU_CNT = "1" *) 
  (* C_PROBE150_TYPE = "1" *) 
  (* C_PROBE150_WIDTH = "1" *) 
  (* C_PROBE151_MU_CNT = "1" *) 
  (* C_PROBE151_TYPE = "1" *) 
  (* C_PROBE151_WIDTH = "1" *) 
  (* C_PROBE152_MU_CNT = "1" *) 
  (* C_PROBE152_TYPE = "1" *) 
  (* C_PROBE152_WIDTH = "1" *) 
  (* C_PROBE153_MU_CNT = "1" *) 
  (* C_PROBE153_TYPE = "1" *) 
  (* C_PROBE153_WIDTH = "1" *) 
  (* C_PROBE154_MU_CNT = "1" *) 
  (* C_PROBE154_TYPE = "1" *) 
  (* C_PROBE154_WIDTH = "1" *) 
  (* C_PROBE155_MU_CNT = "1" *) 
  (* C_PROBE155_TYPE = "1" *) 
  (* C_PROBE155_WIDTH = "1" *) 
  (* C_PROBE156_MU_CNT = "1" *) 
  (* C_PROBE156_TYPE = "1" *) 
  (* C_PROBE156_WIDTH = "1" *) 
  (* C_PROBE157_MU_CNT = "1" *) 
  (* C_PROBE157_TYPE = "1" *) 
  (* C_PROBE157_WIDTH = "1" *) 
  (* C_PROBE158_MU_CNT = "1" *) 
  (* C_PROBE158_TYPE = "1" *) 
  (* C_PROBE158_WIDTH = "1" *) 
  (* C_PROBE159_MU_CNT = "1" *) 
  (* C_PROBE159_TYPE = "1" *) 
  (* C_PROBE159_WIDTH = "1" *) 
  (* C_PROBE15_MU_CNT = "1" *) 
  (* C_PROBE15_TYPE = "1" *) 
  (* C_PROBE15_WIDTH = "1" *) 
  (* C_PROBE160_MU_CNT = "1" *) 
  (* C_PROBE160_TYPE = "1" *) 
  (* C_PROBE160_WIDTH = "1" *) 
  (* C_PROBE161_MU_CNT = "1" *) 
  (* C_PROBE161_TYPE = "1" *) 
  (* C_PROBE161_WIDTH = "1" *) 
  (* C_PROBE162_MU_CNT = "1" *) 
  (* C_PROBE162_TYPE = "1" *) 
  (* C_PROBE162_WIDTH = "1" *) 
  (* C_PROBE163_MU_CNT = "1" *) 
  (* C_PROBE163_TYPE = "1" *) 
  (* C_PROBE163_WIDTH = "1" *) 
  (* C_PROBE164_MU_CNT = "1" *) 
  (* C_PROBE164_TYPE = "1" *) 
  (* C_PROBE164_WIDTH = "1" *) 
  (* C_PROBE165_MU_CNT = "1" *) 
  (* C_PROBE165_TYPE = "1" *) 
  (* C_PROBE165_WIDTH = "1" *) 
  (* C_PROBE166_MU_CNT = "1" *) 
  (* C_PROBE166_TYPE = "1" *) 
  (* C_PROBE166_WIDTH = "1" *) 
  (* C_PROBE167_MU_CNT = "1" *) 
  (* C_PROBE167_TYPE = "1" *) 
  (* C_PROBE167_WIDTH = "1" *) 
  (* C_PROBE168_MU_CNT = "1" *) 
  (* C_PROBE168_TYPE = "1" *) 
  (* C_PROBE168_WIDTH = "1" *) 
  (* C_PROBE169_MU_CNT = "1" *) 
  (* C_PROBE169_TYPE = "1" *) 
  (* C_PROBE169_WIDTH = "1" *) 
  (* C_PROBE16_MU_CNT = "1" *) 
  (* C_PROBE16_TYPE = "1" *) 
  (* C_PROBE16_WIDTH = "1" *) 
  (* C_PROBE170_MU_CNT = "1" *) 
  (* C_PROBE170_TYPE = "1" *) 
  (* C_PROBE170_WIDTH = "1" *) 
  (* C_PROBE171_MU_CNT = "1" *) 
  (* C_PROBE171_TYPE = "1" *) 
  (* C_PROBE171_WIDTH = "1" *) 
  (* C_PROBE172_MU_CNT = "1" *) 
  (* C_PROBE172_TYPE = "1" *) 
  (* C_PROBE172_WIDTH = "1" *) 
  (* C_PROBE173_MU_CNT = "1" *) 
  (* C_PROBE173_TYPE = "1" *) 
  (* C_PROBE173_WIDTH = "1" *) 
  (* C_PROBE174_MU_CNT = "1" *) 
  (* C_PROBE174_TYPE = "1" *) 
  (* C_PROBE174_WIDTH = "1" *) 
  (* C_PROBE175_MU_CNT = "1" *) 
  (* C_PROBE175_TYPE = "1" *) 
  (* C_PROBE175_WIDTH = "1" *) 
  (* C_PROBE176_MU_CNT = "1" *) 
  (* C_PROBE176_TYPE = "1" *) 
  (* C_PROBE176_WIDTH = "1" *) 
  (* C_PROBE177_MU_CNT = "1" *) 
  (* C_PROBE177_TYPE = "1" *) 
  (* C_PROBE177_WIDTH = "1" *) 
  (* C_PROBE178_MU_CNT = "1" *) 
  (* C_PROBE178_TYPE = "1" *) 
  (* C_PROBE178_WIDTH = "1" *) 
  (* C_PROBE179_MU_CNT = "1" *) 
  (* C_PROBE179_TYPE = "1" *) 
  (* C_PROBE179_WIDTH = "1" *) 
  (* C_PROBE17_MU_CNT = "1" *) 
  (* C_PROBE17_TYPE = "1" *) 
  (* C_PROBE17_WIDTH = "1" *) 
  (* C_PROBE180_MU_CNT = "1" *) 
  (* C_PROBE180_TYPE = "1" *) 
  (* C_PROBE180_WIDTH = "1" *) 
  (* C_PROBE181_MU_CNT = "1" *) 
  (* C_PROBE181_TYPE = "1" *) 
  (* C_PROBE181_WIDTH = "1" *) 
  (* C_PROBE182_MU_CNT = "1" *) 
  (* C_PROBE182_TYPE = "1" *) 
  (* C_PROBE182_WIDTH = "1" *) 
  (* C_PROBE183_MU_CNT = "1" *) 
  (* C_PROBE183_TYPE = "1" *) 
  (* C_PROBE183_WIDTH = "1" *) 
  (* C_PROBE184_MU_CNT = "1" *) 
  (* C_PROBE184_TYPE = "1" *) 
  (* C_PROBE184_WIDTH = "1" *) 
  (* C_PROBE185_MU_CNT = "1" *) 
  (* C_PROBE185_TYPE = "1" *) 
  (* C_PROBE185_WIDTH = "1" *) 
  (* C_PROBE186_MU_CNT = "1" *) 
  (* C_PROBE186_TYPE = "1" *) 
  (* C_PROBE186_WIDTH = "1" *) 
  (* C_PROBE187_MU_CNT = "1" *) 
  (* C_PROBE187_TYPE = "1" *) 
  (* C_PROBE187_WIDTH = "1" *) 
  (* C_PROBE188_MU_CNT = "1" *) 
  (* C_PROBE188_TYPE = "1" *) 
  (* C_PROBE188_WIDTH = "1" *) 
  (* C_PROBE189_MU_CNT = "1" *) 
  (* C_PROBE189_TYPE = "1" *) 
  (* C_PROBE189_WIDTH = "1" *) 
  (* C_PROBE18_MU_CNT = "1" *) 
  (* C_PROBE18_TYPE = "1" *) 
  (* C_PROBE18_WIDTH = "1" *) 
  (* C_PROBE190_MU_CNT = "1" *) 
  (* C_PROBE190_TYPE = "1" *) 
  (* C_PROBE190_WIDTH = "1" *) 
  (* C_PROBE191_MU_CNT = "1" *) 
  (* C_PROBE191_TYPE = "1" *) 
  (* C_PROBE191_WIDTH = "1" *) 
  (* C_PROBE192_MU_CNT = "1" *) 
  (* C_PROBE192_TYPE = "1" *) 
  (* C_PROBE192_WIDTH = "1" *) 
  (* C_PROBE193_MU_CNT = "1" *) 
  (* C_PROBE193_TYPE = "1" *) 
  (* C_PROBE193_WIDTH = "1" *) 
  (* C_PROBE194_MU_CNT = "1" *) 
  (* C_PROBE194_TYPE = "1" *) 
  (* C_PROBE194_WIDTH = "1" *) 
  (* C_PROBE195_MU_CNT = "1" *) 
  (* C_PROBE195_TYPE = "1" *) 
  (* C_PROBE195_WIDTH = "1" *) 
  (* C_PROBE196_MU_CNT = "1" *) 
  (* C_PROBE196_TYPE = "1" *) 
  (* C_PROBE196_WIDTH = "1" *) 
  (* C_PROBE197_MU_CNT = "1" *) 
  (* C_PROBE197_TYPE = "1" *) 
  (* C_PROBE197_WIDTH = "1" *) 
  (* C_PROBE198_MU_CNT = "1" *) 
  (* C_PROBE198_TYPE = "1" *) 
  (* C_PROBE198_WIDTH = "1" *) 
  (* C_PROBE199_MU_CNT = "1" *) 
  (* C_PROBE199_TYPE = "1" *) 
  (* C_PROBE199_WIDTH = "1" *) 
  (* C_PROBE19_MU_CNT = "1" *) 
  (* C_PROBE19_TYPE = "1" *) 
  (* C_PROBE19_WIDTH = "1" *) 
  (* C_PROBE1_MU_CNT = "1" *) 
  (* C_PROBE1_TYPE = "1" *) 
  (* C_PROBE1_WIDTH = "1" *) 
  (* C_PROBE200_MU_CNT = "1" *) 
  (* C_PROBE200_TYPE = "1" *) 
  (* C_PROBE200_WIDTH = "1" *) 
  (* C_PROBE201_MU_CNT = "1" *) 
  (* C_PROBE201_TYPE = "1" *) 
  (* C_PROBE201_WIDTH = "1" *) 
  (* C_PROBE202_MU_CNT = "1" *) 
  (* C_PROBE202_TYPE = "1" *) 
  (* C_PROBE202_WIDTH = "1" *) 
  (* C_PROBE203_MU_CNT = "1" *) 
  (* C_PROBE203_TYPE = "1" *) 
  (* C_PROBE203_WIDTH = "1" *) 
  (* C_PROBE204_MU_CNT = "1" *) 
  (* C_PROBE204_TYPE = "1" *) 
  (* C_PROBE204_WIDTH = "1" *) 
  (* C_PROBE205_MU_CNT = "1" *) 
  (* C_PROBE205_TYPE = "1" *) 
  (* C_PROBE205_WIDTH = "1" *) 
  (* C_PROBE206_MU_CNT = "1" *) 
  (* C_PROBE206_TYPE = "1" *) 
  (* C_PROBE206_WIDTH = "1" *) 
  (* C_PROBE207_MU_CNT = "1" *) 
  (* C_PROBE207_TYPE = "1" *) 
  (* C_PROBE207_WIDTH = "1" *) 
  (* C_PROBE208_MU_CNT = "1" *) 
  (* C_PROBE208_TYPE = "1" *) 
  (* C_PROBE208_WIDTH = "1" *) 
  (* C_PROBE209_MU_CNT = "1" *) 
  (* C_PROBE209_TYPE = "1" *) 
  (* C_PROBE209_WIDTH = "1" *) 
  (* C_PROBE20_MU_CNT = "1" *) 
  (* C_PROBE20_TYPE = "1" *) 
  (* C_PROBE20_WIDTH = "1" *) 
  (* C_PROBE210_MU_CNT = "1" *) 
  (* C_PROBE210_TYPE = "1" *) 
  (* C_PROBE210_WIDTH = "1" *) 
  (* C_PROBE211_MU_CNT = "1" *) 
  (* C_PROBE211_TYPE = "1" *) 
  (* C_PROBE211_WIDTH = "1" *) 
  (* C_PROBE212_MU_CNT = "1" *) 
  (* C_PROBE212_TYPE = "1" *) 
  (* C_PROBE212_WIDTH = "1" *) 
  (* C_PROBE213_MU_CNT = "1" *) 
  (* C_PROBE213_TYPE = "1" *) 
  (* C_PROBE213_WIDTH = "1" *) 
  (* C_PROBE214_MU_CNT = "1" *) 
  (* C_PROBE214_TYPE = "1" *) 
  (* C_PROBE214_WIDTH = "1" *) 
  (* C_PROBE215_MU_CNT = "1" *) 
  (* C_PROBE215_TYPE = "1" *) 
  (* C_PROBE215_WIDTH = "1" *) 
  (* C_PROBE216_MU_CNT = "1" *) 
  (* C_PROBE216_TYPE = "1" *) 
  (* C_PROBE216_WIDTH = "1" *) 
  (* C_PROBE217_MU_CNT = "1" *) 
  (* C_PROBE217_TYPE = "1" *) 
  (* C_PROBE217_WIDTH = "1" *) 
  (* C_PROBE218_MU_CNT = "1" *) 
  (* C_PROBE218_TYPE = "1" *) 
  (* C_PROBE218_WIDTH = "1" *) 
  (* C_PROBE219_MU_CNT = "1" *) 
  (* C_PROBE219_TYPE = "1" *) 
  (* C_PROBE219_WIDTH = "1" *) 
  (* C_PROBE21_MU_CNT = "1" *) 
  (* C_PROBE21_TYPE = "1" *) 
  (* C_PROBE21_WIDTH = "1" *) 
  (* C_PROBE220_MU_CNT = "1" *) 
  (* C_PROBE220_TYPE = "1" *) 
  (* C_PROBE220_WIDTH = "1" *) 
  (* C_PROBE221_MU_CNT = "1" *) 
  (* C_PROBE221_TYPE = "1" *) 
  (* C_PROBE221_WIDTH = "1" *) 
  (* C_PROBE222_MU_CNT = "1" *) 
  (* C_PROBE222_TYPE = "1" *) 
  (* C_PROBE222_WIDTH = "1" *) 
  (* C_PROBE223_MU_CNT = "1" *) 
  (* C_PROBE223_TYPE = "1" *) 
  (* C_PROBE223_WIDTH = "1" *) 
  (* C_PROBE224_MU_CNT = "1" *) 
  (* C_PROBE224_TYPE = "1" *) 
  (* C_PROBE224_WIDTH = "1" *) 
  (* C_PROBE225_MU_CNT = "1" *) 
  (* C_PROBE225_TYPE = "1" *) 
  (* C_PROBE225_WIDTH = "1" *) 
  (* C_PROBE226_MU_CNT = "1" *) 
  (* C_PROBE226_TYPE = "1" *) 
  (* C_PROBE226_WIDTH = "1" *) 
  (* C_PROBE227_MU_CNT = "1" *) 
  (* C_PROBE227_TYPE = "1" *) 
  (* C_PROBE227_WIDTH = "1" *) 
  (* C_PROBE228_MU_CNT = "1" *) 
  (* C_PROBE228_TYPE = "1" *) 
  (* C_PROBE228_WIDTH = "1" *) 
  (* C_PROBE229_MU_CNT = "1" *) 
  (* C_PROBE229_TYPE = "1" *) 
  (* C_PROBE229_WIDTH = "1" *) 
  (* C_PROBE22_MU_CNT = "1" *) 
  (* C_PROBE22_TYPE = "1" *) 
  (* C_PROBE22_WIDTH = "1" *) 
  (* C_PROBE230_MU_CNT = "1" *) 
  (* C_PROBE230_TYPE = "1" *) 
  (* C_PROBE230_WIDTH = "1" *) 
  (* C_PROBE231_MU_CNT = "1" *) 
  (* C_PROBE231_TYPE = "1" *) 
  (* C_PROBE231_WIDTH = "1" *) 
  (* C_PROBE232_MU_CNT = "1" *) 
  (* C_PROBE232_TYPE = "1" *) 
  (* C_PROBE232_WIDTH = "1" *) 
  (* C_PROBE233_MU_CNT = "1" *) 
  (* C_PROBE233_TYPE = "1" *) 
  (* C_PROBE233_WIDTH = "1" *) 
  (* C_PROBE234_MU_CNT = "1" *) 
  (* C_PROBE234_TYPE = "1" *) 
  (* C_PROBE234_WIDTH = "1" *) 
  (* C_PROBE235_MU_CNT = "1" *) 
  (* C_PROBE235_TYPE = "1" *) 
  (* C_PROBE235_WIDTH = "1" *) 
  (* C_PROBE236_MU_CNT = "1" *) 
  (* C_PROBE236_TYPE = "1" *) 
  (* C_PROBE236_WIDTH = "1" *) 
  (* C_PROBE237_MU_CNT = "1" *) 
  (* C_PROBE237_TYPE = "1" *) 
  (* C_PROBE237_WIDTH = "1" *) 
  (* C_PROBE238_MU_CNT = "1" *) 
  (* C_PROBE238_TYPE = "1" *) 
  (* C_PROBE238_WIDTH = "1" *) 
  (* C_PROBE239_MU_CNT = "1" *) 
  (* C_PROBE239_TYPE = "1" *) 
  (* C_PROBE239_WIDTH = "1" *) 
  (* C_PROBE23_MU_CNT = "1" *) 
  (* C_PROBE23_TYPE = "1" *) 
  (* C_PROBE23_WIDTH = "1" *) 
  (* C_PROBE240_MU_CNT = "1" *) 
  (* C_PROBE240_TYPE = "1" *) 
  (* C_PROBE240_WIDTH = "1" *) 
  (* C_PROBE241_MU_CNT = "1" *) 
  (* C_PROBE241_TYPE = "1" *) 
  (* C_PROBE241_WIDTH = "1" *) 
  (* C_PROBE242_MU_CNT = "1" *) 
  (* C_PROBE242_TYPE = "1" *) 
  (* C_PROBE242_WIDTH = "1" *) 
  (* C_PROBE243_MU_CNT = "1" *) 
  (* C_PROBE243_TYPE = "1" *) 
  (* C_PROBE243_WIDTH = "1" *) 
  (* C_PROBE244_MU_CNT = "1" *) 
  (* C_PROBE244_TYPE = "1" *) 
  (* C_PROBE244_WIDTH = "1" *) 
  (* C_PROBE245_MU_CNT = "1" *) 
  (* C_PROBE245_TYPE = "1" *) 
  (* C_PROBE245_WIDTH = "1" *) 
  (* C_PROBE246_MU_CNT = "1" *) 
  (* C_PROBE246_TYPE = "1" *) 
  (* C_PROBE246_WIDTH = "1" *) 
  (* C_PROBE247_MU_CNT = "1" *) 
  (* C_PROBE247_TYPE = "1" *) 
  (* C_PROBE247_WIDTH = "1" *) 
  (* C_PROBE248_MU_CNT = "1" *) 
  (* C_PROBE248_TYPE = "1" *) 
  (* C_PROBE248_WIDTH = "1" *) 
  (* C_PROBE249_MU_CNT = "1" *) 
  (* C_PROBE249_TYPE = "1" *) 
  (* C_PROBE249_WIDTH = "1" *) 
  (* C_PROBE24_MU_CNT = "1" *) 
  (* C_PROBE24_TYPE = "1" *) 
  (* C_PROBE24_WIDTH = "1" *) 
  (* C_PROBE250_MU_CNT = "1" *) 
  (* C_PROBE250_TYPE = "1" *) 
  (* C_PROBE250_WIDTH = "1" *) 
  (* C_PROBE251_MU_CNT = "1" *) 
  (* C_PROBE251_TYPE = "1" *) 
  (* C_PROBE251_WIDTH = "1" *) 
  (* C_PROBE252_MU_CNT = "1" *) 
  (* C_PROBE252_TYPE = "1" *) 
  (* C_PROBE252_WIDTH = "1" *) 
  (* C_PROBE253_MU_CNT = "1" *) 
  (* C_PROBE253_TYPE = "1" *) 
  (* C_PROBE253_WIDTH = "1" *) 
  (* C_PROBE254_MU_CNT = "1" *) 
  (* C_PROBE254_TYPE = "1" *) 
  (* C_PROBE254_WIDTH = "1" *) 
  (* C_PROBE255_MU_CNT = "1" *) 
  (* C_PROBE255_TYPE = "1" *) 
  (* C_PROBE255_WIDTH = "1" *) 
  (* C_PROBE256_MU_CNT = "1" *) 
  (* C_PROBE256_TYPE = "1" *) 
  (* C_PROBE256_WIDTH = "1" *) 
  (* C_PROBE257_MU_CNT = "1" *) 
  (* C_PROBE257_TYPE = "1" *) 
  (* C_PROBE257_WIDTH = "1" *) 
  (* C_PROBE258_MU_CNT = "1" *) 
  (* C_PROBE258_TYPE = "1" *) 
  (* C_PROBE258_WIDTH = "1" *) 
  (* C_PROBE259_MU_CNT = "1" *) 
  (* C_PROBE259_TYPE = "1" *) 
  (* C_PROBE259_WIDTH = "1" *) 
  (* C_PROBE25_MU_CNT = "1" *) 
  (* C_PROBE25_TYPE = "1" *) 
  (* C_PROBE25_WIDTH = "1" *) 
  (* C_PROBE260_MU_CNT = "1" *) 
  (* C_PROBE260_TYPE = "1" *) 
  (* C_PROBE260_WIDTH = "1" *) 
  (* C_PROBE261_MU_CNT = "1" *) 
  (* C_PROBE261_TYPE = "1" *) 
  (* C_PROBE261_WIDTH = "1" *) 
  (* C_PROBE262_MU_CNT = "1" *) 
  (* C_PROBE262_TYPE = "1" *) 
  (* C_PROBE262_WIDTH = "1" *) 
  (* C_PROBE263_MU_CNT = "1" *) 
  (* C_PROBE263_TYPE = "1" *) 
  (* C_PROBE263_WIDTH = "1" *) 
  (* C_PROBE264_MU_CNT = "1" *) 
  (* C_PROBE264_TYPE = "1" *) 
  (* C_PROBE264_WIDTH = "1" *) 
  (* C_PROBE265_MU_CNT = "1" *) 
  (* C_PROBE265_TYPE = "1" *) 
  (* C_PROBE265_WIDTH = "1" *) 
  (* C_PROBE266_MU_CNT = "1" *) 
  (* C_PROBE266_TYPE = "1" *) 
  (* C_PROBE266_WIDTH = "1" *) 
  (* C_PROBE267_MU_CNT = "1" *) 
  (* C_PROBE267_TYPE = "1" *) 
  (* C_PROBE267_WIDTH = "1" *) 
  (* C_PROBE268_MU_CNT = "1" *) 
  (* C_PROBE268_TYPE = "1" *) 
  (* C_PROBE268_WIDTH = "1" *) 
  (* C_PROBE269_MU_CNT = "1" *) 
  (* C_PROBE269_TYPE = "1" *) 
  (* C_PROBE269_WIDTH = "1" *) 
  (* C_PROBE26_MU_CNT = "1" *) 
  (* C_PROBE26_TYPE = "1" *) 
  (* C_PROBE26_WIDTH = "1" *) 
  (* C_PROBE270_MU_CNT = "1" *) 
  (* C_PROBE270_TYPE = "1" *) 
  (* C_PROBE270_WIDTH = "1" *) 
  (* C_PROBE271_MU_CNT = "1" *) 
  (* C_PROBE271_TYPE = "1" *) 
  (* C_PROBE271_WIDTH = "1" *) 
  (* C_PROBE272_MU_CNT = "1" *) 
  (* C_PROBE272_TYPE = "1" *) 
  (* C_PROBE272_WIDTH = "1" *) 
  (* C_PROBE273_MU_CNT = "1" *) 
  (* C_PROBE273_TYPE = "1" *) 
  (* C_PROBE273_WIDTH = "1" *) 
  (* C_PROBE274_MU_CNT = "1" *) 
  (* C_PROBE274_TYPE = "1" *) 
  (* C_PROBE274_WIDTH = "1" *) 
  (* C_PROBE275_MU_CNT = "1" *) 
  (* C_PROBE275_TYPE = "1" *) 
  (* C_PROBE275_WIDTH = "1" *) 
  (* C_PROBE276_MU_CNT = "1" *) 
  (* C_PROBE276_TYPE = "1" *) 
  (* C_PROBE276_WIDTH = "1" *) 
  (* C_PROBE277_MU_CNT = "1" *) 
  (* C_PROBE277_TYPE = "1" *) 
  (* C_PROBE277_WIDTH = "1" *) 
  (* C_PROBE278_MU_CNT = "1" *) 
  (* C_PROBE278_TYPE = "1" *) 
  (* C_PROBE278_WIDTH = "1" *) 
  (* C_PROBE279_MU_CNT = "1" *) 
  (* C_PROBE279_TYPE = "1" *) 
  (* C_PROBE279_WIDTH = "1" *) 
  (* C_PROBE27_MU_CNT = "1" *) 
  (* C_PROBE27_TYPE = "1" *) 
  (* C_PROBE27_WIDTH = "1" *) 
  (* C_PROBE280_MU_CNT = "1" *) 
  (* C_PROBE280_TYPE = "1" *) 
  (* C_PROBE280_WIDTH = "1" *) 
  (* C_PROBE281_MU_CNT = "1" *) 
  (* C_PROBE281_TYPE = "1" *) 
  (* C_PROBE281_WIDTH = "1" *) 
  (* C_PROBE282_MU_CNT = "1" *) 
  (* C_PROBE282_TYPE = "1" *) 
  (* C_PROBE282_WIDTH = "1" *) 
  (* C_PROBE283_MU_CNT = "1" *) 
  (* C_PROBE283_TYPE = "1" *) 
  (* C_PROBE283_WIDTH = "1" *) 
  (* C_PROBE284_MU_CNT = "1" *) 
  (* C_PROBE284_TYPE = "1" *) 
  (* C_PROBE284_WIDTH = "1" *) 
  (* C_PROBE285_MU_CNT = "1" *) 
  (* C_PROBE285_TYPE = "1" *) 
  (* C_PROBE285_WIDTH = "1" *) 
  (* C_PROBE286_MU_CNT = "1" *) 
  (* C_PROBE286_TYPE = "1" *) 
  (* C_PROBE286_WIDTH = "1" *) 
  (* C_PROBE287_MU_CNT = "1" *) 
  (* C_PROBE287_TYPE = "1" *) 
  (* C_PROBE287_WIDTH = "1" *) 
  (* C_PROBE288_MU_CNT = "1" *) 
  (* C_PROBE288_TYPE = "1" *) 
  (* C_PROBE288_WIDTH = "1" *) 
  (* C_PROBE289_MU_CNT = "1" *) 
  (* C_PROBE289_TYPE = "1" *) 
  (* C_PROBE289_WIDTH = "1" *) 
  (* C_PROBE28_MU_CNT = "1" *) 
  (* C_PROBE28_TYPE = "1" *) 
  (* C_PROBE28_WIDTH = "1" *) 
  (* C_PROBE290_MU_CNT = "1" *) 
  (* C_PROBE290_TYPE = "1" *) 
  (* C_PROBE290_WIDTH = "1" *) 
  (* C_PROBE291_MU_CNT = "1" *) 
  (* C_PROBE291_TYPE = "1" *) 
  (* C_PROBE291_WIDTH = "1" *) 
  (* C_PROBE292_MU_CNT = "1" *) 
  (* C_PROBE292_TYPE = "1" *) 
  (* C_PROBE292_WIDTH = "1" *) 
  (* C_PROBE293_MU_CNT = "1" *) 
  (* C_PROBE293_TYPE = "1" *) 
  (* C_PROBE293_WIDTH = "1" *) 
  (* C_PROBE294_MU_CNT = "1" *) 
  (* C_PROBE294_TYPE = "1" *) 
  (* C_PROBE294_WIDTH = "1" *) 
  (* C_PROBE295_MU_CNT = "1" *) 
  (* C_PROBE295_TYPE = "1" *) 
  (* C_PROBE295_WIDTH = "1" *) 
  (* C_PROBE296_MU_CNT = "1" *) 
  (* C_PROBE296_TYPE = "1" *) 
  (* C_PROBE296_WIDTH = "1" *) 
  (* C_PROBE297_MU_CNT = "1" *) 
  (* C_PROBE297_TYPE = "1" *) 
  (* C_PROBE297_WIDTH = "1" *) 
  (* C_PROBE298_MU_CNT = "1" *) 
  (* C_PROBE298_TYPE = "1" *) 
  (* C_PROBE298_WIDTH = "1" *) 
  (* C_PROBE299_MU_CNT = "1" *) 
  (* C_PROBE299_TYPE = "1" *) 
  (* C_PROBE299_WIDTH = "1" *) 
  (* C_PROBE29_MU_CNT = "1" *) 
  (* C_PROBE29_TYPE = "1" *) 
  (* C_PROBE29_WIDTH = "1" *) 
  (* C_PROBE2_MU_CNT = "1" *) 
  (* C_PROBE2_TYPE = "1" *) 
  (* C_PROBE2_WIDTH = "1" *) 
  (* C_PROBE300_MU_CNT = "1" *) 
  (* C_PROBE300_TYPE = "1" *) 
  (* C_PROBE300_WIDTH = "1" *) 
  (* C_PROBE301_MU_CNT = "1" *) 
  (* C_PROBE301_TYPE = "1" *) 
  (* C_PROBE301_WIDTH = "1" *) 
  (* C_PROBE302_MU_CNT = "1" *) 
  (* C_PROBE302_TYPE = "1" *) 
  (* C_PROBE302_WIDTH = "1" *) 
  (* C_PROBE303_MU_CNT = "1" *) 
  (* C_PROBE303_TYPE = "1" *) 
  (* C_PROBE303_WIDTH = "1" *) 
  (* C_PROBE304_MU_CNT = "1" *) 
  (* C_PROBE304_TYPE = "1" *) 
  (* C_PROBE304_WIDTH = "1" *) 
  (* C_PROBE305_MU_CNT = "1" *) 
  (* C_PROBE305_TYPE = "1" *) 
  (* C_PROBE305_WIDTH = "1" *) 
  (* C_PROBE306_MU_CNT = "1" *) 
  (* C_PROBE306_TYPE = "1" *) 
  (* C_PROBE306_WIDTH = "1" *) 
  (* C_PROBE307_MU_CNT = "1" *) 
  (* C_PROBE307_TYPE = "1" *) 
  (* C_PROBE307_WIDTH = "1" *) 
  (* C_PROBE308_MU_CNT = "1" *) 
  (* C_PROBE308_TYPE = "1" *) 
  (* C_PROBE308_WIDTH = "1" *) 
  (* C_PROBE309_MU_CNT = "1" *) 
  (* C_PROBE309_TYPE = "1" *) 
  (* C_PROBE309_WIDTH = "1" *) 
  (* C_PROBE30_MU_CNT = "1" *) 
  (* C_PROBE30_TYPE = "1" *) 
  (* C_PROBE30_WIDTH = "1" *) 
  (* C_PROBE310_MU_CNT = "1" *) 
  (* C_PROBE310_TYPE = "1" *) 
  (* C_PROBE310_WIDTH = "1" *) 
  (* C_PROBE311_MU_CNT = "1" *) 
  (* C_PROBE311_TYPE = "1" *) 
  (* C_PROBE311_WIDTH = "1" *) 
  (* C_PROBE312_MU_CNT = "1" *) 
  (* C_PROBE312_TYPE = "1" *) 
  (* C_PROBE312_WIDTH = "1" *) 
  (* C_PROBE313_MU_CNT = "1" *) 
  (* C_PROBE313_TYPE = "1" *) 
  (* C_PROBE313_WIDTH = "1" *) 
  (* C_PROBE314_MU_CNT = "1" *) 
  (* C_PROBE314_TYPE = "1" *) 
  (* C_PROBE314_WIDTH = "1" *) 
  (* C_PROBE315_MU_CNT = "1" *) 
  (* C_PROBE315_TYPE = "1" *) 
  (* C_PROBE315_WIDTH = "1" *) 
  (* C_PROBE316_MU_CNT = "1" *) 
  (* C_PROBE316_TYPE = "1" *) 
  (* C_PROBE316_WIDTH = "1" *) 
  (* C_PROBE317_MU_CNT = "1" *) 
  (* C_PROBE317_TYPE = "1" *) 
  (* C_PROBE317_WIDTH = "1" *) 
  (* C_PROBE318_MU_CNT = "1" *) 
  (* C_PROBE318_TYPE = "1" *) 
  (* C_PROBE318_WIDTH = "1" *) 
  (* C_PROBE319_MU_CNT = "1" *) 
  (* C_PROBE319_TYPE = "1" *) 
  (* C_PROBE319_WIDTH = "1" *) 
  (* C_PROBE31_MU_CNT = "1" *) 
  (* C_PROBE31_TYPE = "1" *) 
  (* C_PROBE31_WIDTH = "1" *) 
  (* C_PROBE320_MU_CNT = "1" *) 
  (* C_PROBE320_TYPE = "1" *) 
  (* C_PROBE320_WIDTH = "1" *) 
  (* C_PROBE321_MU_CNT = "1" *) 
  (* C_PROBE321_TYPE = "1" *) 
  (* C_PROBE321_WIDTH = "1" *) 
  (* C_PROBE322_MU_CNT = "1" *) 
  (* C_PROBE322_TYPE = "1" *) 
  (* C_PROBE322_WIDTH = "1" *) 
  (* C_PROBE323_MU_CNT = "1" *) 
  (* C_PROBE323_TYPE = "1" *) 
  (* C_PROBE323_WIDTH = "1" *) 
  (* C_PROBE324_MU_CNT = "1" *) 
  (* C_PROBE324_TYPE = "1" *) 
  (* C_PROBE324_WIDTH = "1" *) 
  (* C_PROBE325_MU_CNT = "1" *) 
  (* C_PROBE325_TYPE = "1" *) 
  (* C_PROBE325_WIDTH = "1" *) 
  (* C_PROBE326_MU_CNT = "1" *) 
  (* C_PROBE326_TYPE = "1" *) 
  (* C_PROBE326_WIDTH = "1" *) 
  (* C_PROBE327_MU_CNT = "1" *) 
  (* C_PROBE327_TYPE = "1" *) 
  (* C_PROBE327_WIDTH = "1" *) 
  (* C_PROBE328_MU_CNT = "1" *) 
  (* C_PROBE328_TYPE = "1" *) 
  (* C_PROBE328_WIDTH = "1" *) 
  (* C_PROBE329_MU_CNT = "1" *) 
  (* C_PROBE329_TYPE = "1" *) 
  (* C_PROBE329_WIDTH = "1" *) 
  (* C_PROBE32_MU_CNT = "1" *) 
  (* C_PROBE32_TYPE = "1" *) 
  (* C_PROBE32_WIDTH = "1" *) 
  (* C_PROBE330_MU_CNT = "1" *) 
  (* C_PROBE330_TYPE = "1" *) 
  (* C_PROBE330_WIDTH = "1" *) 
  (* C_PROBE331_MU_CNT = "1" *) 
  (* C_PROBE331_TYPE = "1" *) 
  (* C_PROBE331_WIDTH = "1" *) 
  (* C_PROBE332_MU_CNT = "1" *) 
  (* C_PROBE332_TYPE = "1" *) 
  (* C_PROBE332_WIDTH = "1" *) 
  (* C_PROBE333_MU_CNT = "1" *) 
  (* C_PROBE333_TYPE = "1" *) 
  (* C_PROBE333_WIDTH = "1" *) 
  (* C_PROBE334_MU_CNT = "1" *) 
  (* C_PROBE334_TYPE = "1" *) 
  (* C_PROBE334_WIDTH = "1" *) 
  (* C_PROBE335_MU_CNT = "1" *) 
  (* C_PROBE335_TYPE = "1" *) 
  (* C_PROBE335_WIDTH = "1" *) 
  (* C_PROBE336_MU_CNT = "1" *) 
  (* C_PROBE336_TYPE = "1" *) 
  (* C_PROBE336_WIDTH = "1" *) 
  (* C_PROBE337_MU_CNT = "1" *) 
  (* C_PROBE337_TYPE = "1" *) 
  (* C_PROBE337_WIDTH = "1" *) 
  (* C_PROBE338_MU_CNT = "1" *) 
  (* C_PROBE338_TYPE = "1" *) 
  (* C_PROBE338_WIDTH = "1" *) 
  (* C_PROBE339_MU_CNT = "1" *) 
  (* C_PROBE339_TYPE = "1" *) 
  (* C_PROBE339_WIDTH = "1" *) 
  (* C_PROBE33_MU_CNT = "1" *) 
  (* C_PROBE33_TYPE = "1" *) 
  (* C_PROBE33_WIDTH = "1" *) 
  (* C_PROBE340_MU_CNT = "1" *) 
  (* C_PROBE340_TYPE = "1" *) 
  (* C_PROBE340_WIDTH = "1" *) 
  (* C_PROBE341_MU_CNT = "1" *) 
  (* C_PROBE341_TYPE = "1" *) 
  (* C_PROBE341_WIDTH = "1" *) 
  (* C_PROBE342_MU_CNT = "1" *) 
  (* C_PROBE342_TYPE = "1" *) 
  (* C_PROBE342_WIDTH = "1" *) 
  (* C_PROBE343_MU_CNT = "1" *) 
  (* C_PROBE343_TYPE = "1" *) 
  (* C_PROBE343_WIDTH = "1" *) 
  (* C_PROBE344_MU_CNT = "1" *) 
  (* C_PROBE344_TYPE = "1" *) 
  (* C_PROBE344_WIDTH = "1" *) 
  (* C_PROBE345_MU_CNT = "1" *) 
  (* C_PROBE345_TYPE = "1" *) 
  (* C_PROBE345_WIDTH = "1" *) 
  (* C_PROBE346_MU_CNT = "1" *) 
  (* C_PROBE346_TYPE = "1" *) 
  (* C_PROBE346_WIDTH = "1" *) 
  (* C_PROBE347_MU_CNT = "1" *) 
  (* C_PROBE347_TYPE = "1" *) 
  (* C_PROBE347_WIDTH = "1" *) 
  (* C_PROBE348_MU_CNT = "1" *) 
  (* C_PROBE348_TYPE = "1" *) 
  (* C_PROBE348_WIDTH = "1" *) 
  (* C_PROBE349_MU_CNT = "1" *) 
  (* C_PROBE349_TYPE = "1" *) 
  (* C_PROBE349_WIDTH = "1" *) 
  (* C_PROBE34_MU_CNT = "1" *) 
  (* C_PROBE34_TYPE = "1" *) 
  (* C_PROBE34_WIDTH = "1" *) 
  (* C_PROBE350_MU_CNT = "1" *) 
  (* C_PROBE350_TYPE = "1" *) 
  (* C_PROBE350_WIDTH = "1" *) 
  (* C_PROBE351_MU_CNT = "1" *) 
  (* C_PROBE351_TYPE = "1" *) 
  (* C_PROBE351_WIDTH = "1" *) 
  (* C_PROBE352_MU_CNT = "1" *) 
  (* C_PROBE352_TYPE = "1" *) 
  (* C_PROBE352_WIDTH = "1" *) 
  (* C_PROBE353_MU_CNT = "1" *) 
  (* C_PROBE353_TYPE = "1" *) 
  (* C_PROBE353_WIDTH = "1" *) 
  (* C_PROBE354_MU_CNT = "1" *) 
  (* C_PROBE354_TYPE = "1" *) 
  (* C_PROBE354_WIDTH = "1" *) 
  (* C_PROBE355_MU_CNT = "1" *) 
  (* C_PROBE355_TYPE = "1" *) 
  (* C_PROBE355_WIDTH = "1" *) 
  (* C_PROBE356_MU_CNT = "1" *) 
  (* C_PROBE356_TYPE = "1" *) 
  (* C_PROBE356_WIDTH = "1" *) 
  (* C_PROBE357_MU_CNT = "1" *) 
  (* C_PROBE357_TYPE = "1" *) 
  (* C_PROBE357_WIDTH = "1" *) 
  (* C_PROBE358_MU_CNT = "1" *) 
  (* C_PROBE358_TYPE = "1" *) 
  (* C_PROBE358_WIDTH = "1" *) 
  (* C_PROBE359_MU_CNT = "1" *) 
  (* C_PROBE359_TYPE = "1" *) 
  (* C_PROBE359_WIDTH = "1" *) 
  (* C_PROBE35_MU_CNT = "1" *) 
  (* C_PROBE35_TYPE = "1" *) 
  (* C_PROBE35_WIDTH = "1" *) 
  (* C_PROBE360_MU_CNT = "1" *) 
  (* C_PROBE360_TYPE = "1" *) 
  (* C_PROBE360_WIDTH = "1" *) 
  (* C_PROBE361_MU_CNT = "1" *) 
  (* C_PROBE361_TYPE = "1" *) 
  (* C_PROBE361_WIDTH = "1" *) 
  (* C_PROBE362_MU_CNT = "1" *) 
  (* C_PROBE362_TYPE = "1" *) 
  (* C_PROBE362_WIDTH = "1" *) 
  (* C_PROBE363_MU_CNT = "1" *) 
  (* C_PROBE363_TYPE = "1" *) 
  (* C_PROBE363_WIDTH = "1" *) 
  (* C_PROBE364_MU_CNT = "1" *) 
  (* C_PROBE364_TYPE = "1" *) 
  (* C_PROBE364_WIDTH = "1" *) 
  (* C_PROBE365_MU_CNT = "1" *) 
  (* C_PROBE365_TYPE = "1" *) 
  (* C_PROBE365_WIDTH = "1" *) 
  (* C_PROBE366_MU_CNT = "1" *) 
  (* C_PROBE366_TYPE = "1" *) 
  (* C_PROBE366_WIDTH = "1" *) 
  (* C_PROBE367_MU_CNT = "1" *) 
  (* C_PROBE367_TYPE = "1" *) 
  (* C_PROBE367_WIDTH = "1" *) 
  (* C_PROBE368_MU_CNT = "1" *) 
  (* C_PROBE368_TYPE = "1" *) 
  (* C_PROBE368_WIDTH = "1" *) 
  (* C_PROBE369_MU_CNT = "1" *) 
  (* C_PROBE369_TYPE = "1" *) 
  (* C_PROBE369_WIDTH = "1" *) 
  (* C_PROBE36_MU_CNT = "1" *) 
  (* C_PROBE36_TYPE = "1" *) 
  (* C_PROBE36_WIDTH = "1" *) 
  (* C_PROBE370_MU_CNT = "1" *) 
  (* C_PROBE370_TYPE = "1" *) 
  (* C_PROBE370_WIDTH = "1" *) 
  (* C_PROBE371_MU_CNT = "1" *) 
  (* C_PROBE371_TYPE = "1" *) 
  (* C_PROBE371_WIDTH = "1" *) 
  (* C_PROBE372_MU_CNT = "1" *) 
  (* C_PROBE372_TYPE = "1" *) 
  (* C_PROBE372_WIDTH = "1" *) 
  (* C_PROBE373_MU_CNT = "1" *) 
  (* C_PROBE373_TYPE = "1" *) 
  (* C_PROBE373_WIDTH = "1" *) 
  (* C_PROBE374_MU_CNT = "1" *) 
  (* C_PROBE374_TYPE = "1" *) 
  (* C_PROBE374_WIDTH = "1" *) 
  (* C_PROBE375_MU_CNT = "1" *) 
  (* C_PROBE375_TYPE = "1" *) 
  (* C_PROBE375_WIDTH = "1" *) 
  (* C_PROBE376_MU_CNT = "1" *) 
  (* C_PROBE376_TYPE = "1" *) 
  (* C_PROBE376_WIDTH = "1" *) 
  (* C_PROBE377_MU_CNT = "1" *) 
  (* C_PROBE377_TYPE = "1" *) 
  (* C_PROBE377_WIDTH = "1" *) 
  (* C_PROBE378_MU_CNT = "1" *) 
  (* C_PROBE378_TYPE = "1" *) 
  (* C_PROBE378_WIDTH = "1" *) 
  (* C_PROBE379_MU_CNT = "1" *) 
  (* C_PROBE379_TYPE = "1" *) 
  (* C_PROBE379_WIDTH = "1" *) 
  (* C_PROBE37_MU_CNT = "1" *) 
  (* C_PROBE37_TYPE = "1" *) 
  (* C_PROBE37_WIDTH = "1" *) 
  (* C_PROBE380_MU_CNT = "1" *) 
  (* C_PROBE380_TYPE = "1" *) 
  (* C_PROBE380_WIDTH = "1" *) 
  (* C_PROBE381_MU_CNT = "1" *) 
  (* C_PROBE381_TYPE = "1" *) 
  (* C_PROBE381_WIDTH = "1" *) 
  (* C_PROBE382_MU_CNT = "1" *) 
  (* C_PROBE382_TYPE = "1" *) 
  (* C_PROBE382_WIDTH = "1" *) 
  (* C_PROBE383_MU_CNT = "1" *) 
  (* C_PROBE383_TYPE = "1" *) 
  (* C_PROBE383_WIDTH = "1" *) 
  (* C_PROBE384_MU_CNT = "1" *) 
  (* C_PROBE384_TYPE = "1" *) 
  (* C_PROBE384_WIDTH = "1" *) 
  (* C_PROBE385_MU_CNT = "1" *) 
  (* C_PROBE385_TYPE = "1" *) 
  (* C_PROBE385_WIDTH = "1" *) 
  (* C_PROBE386_MU_CNT = "1" *) 
  (* C_PROBE386_TYPE = "1" *) 
  (* C_PROBE386_WIDTH = "1" *) 
  (* C_PROBE387_MU_CNT = "1" *) 
  (* C_PROBE387_TYPE = "1" *) 
  (* C_PROBE387_WIDTH = "1" *) 
  (* C_PROBE388_MU_CNT = "1" *) 
  (* C_PROBE388_TYPE = "1" *) 
  (* C_PROBE388_WIDTH = "1" *) 
  (* C_PROBE389_MU_CNT = "1" *) 
  (* C_PROBE389_TYPE = "1" *) 
  (* C_PROBE389_WIDTH = "1" *) 
  (* C_PROBE38_MU_CNT = "1" *) 
  (* C_PROBE38_TYPE = "1" *) 
  (* C_PROBE38_WIDTH = "1" *) 
  (* C_PROBE390_MU_CNT = "1" *) 
  (* C_PROBE390_TYPE = "1" *) 
  (* C_PROBE390_WIDTH = "1" *) 
  (* C_PROBE391_MU_CNT = "1" *) 
  (* C_PROBE391_TYPE = "1" *) 
  (* C_PROBE391_WIDTH = "1" *) 
  (* C_PROBE392_MU_CNT = "1" *) 
  (* C_PROBE392_TYPE = "1" *) 
  (* C_PROBE392_WIDTH = "1" *) 
  (* C_PROBE393_MU_CNT = "1" *) 
  (* C_PROBE393_TYPE = "1" *) 
  (* C_PROBE393_WIDTH = "1" *) 
  (* C_PROBE394_MU_CNT = "1" *) 
  (* C_PROBE394_TYPE = "1" *) 
  (* C_PROBE394_WIDTH = "1" *) 
  (* C_PROBE395_MU_CNT = "1" *) 
  (* C_PROBE395_TYPE = "1" *) 
  (* C_PROBE395_WIDTH = "1" *) 
  (* C_PROBE396_MU_CNT = "1" *) 
  (* C_PROBE396_TYPE = "1" *) 
  (* C_PROBE396_WIDTH = "1" *) 
  (* C_PROBE397_MU_CNT = "1" *) 
  (* C_PROBE397_TYPE = "1" *) 
  (* C_PROBE397_WIDTH = "1" *) 
  (* C_PROBE398_MU_CNT = "1" *) 
  (* C_PROBE398_TYPE = "1" *) 
  (* C_PROBE398_WIDTH = "1" *) 
  (* C_PROBE399_MU_CNT = "1" *) 
  (* C_PROBE399_TYPE = "1" *) 
  (* C_PROBE399_WIDTH = "1" *) 
  (* C_PROBE39_MU_CNT = "1" *) 
  (* C_PROBE39_TYPE = "1" *) 
  (* C_PROBE39_WIDTH = "1" *) 
  (* C_PROBE3_MU_CNT = "1" *) 
  (* C_PROBE3_TYPE = "1" *) 
  (* C_PROBE3_WIDTH = "1" *) 
  (* C_PROBE400_MU_CNT = "1" *) 
  (* C_PROBE400_TYPE = "1" *) 
  (* C_PROBE400_WIDTH = "1" *) 
  (* C_PROBE401_MU_CNT = "1" *) 
  (* C_PROBE401_TYPE = "1" *) 
  (* C_PROBE401_WIDTH = "1" *) 
  (* C_PROBE402_MU_CNT = "1" *) 
  (* C_PROBE402_TYPE = "1" *) 
  (* C_PROBE402_WIDTH = "1" *) 
  (* C_PROBE403_MU_CNT = "1" *) 
  (* C_PROBE403_TYPE = "1" *) 
  (* C_PROBE403_WIDTH = "1" *) 
  (* C_PROBE404_MU_CNT = "1" *) 
  (* C_PROBE404_TYPE = "1" *) 
  (* C_PROBE404_WIDTH = "1" *) 
  (* C_PROBE405_MU_CNT = "1" *) 
  (* C_PROBE405_TYPE = "1" *) 
  (* C_PROBE405_WIDTH = "1" *) 
  (* C_PROBE406_MU_CNT = "1" *) 
  (* C_PROBE406_TYPE = "1" *) 
  (* C_PROBE406_WIDTH = "1" *) 
  (* C_PROBE407_MU_CNT = "1" *) 
  (* C_PROBE407_TYPE = "1" *) 
  (* C_PROBE407_WIDTH = "1" *) 
  (* C_PROBE408_MU_CNT = "1" *) 
  (* C_PROBE408_TYPE = "1" *) 
  (* C_PROBE408_WIDTH = "1" *) 
  (* C_PROBE409_MU_CNT = "1" *) 
  (* C_PROBE409_TYPE = "1" *) 
  (* C_PROBE409_WIDTH = "1" *) 
  (* C_PROBE40_MU_CNT = "1" *) 
  (* C_PROBE40_TYPE = "1" *) 
  (* C_PROBE40_WIDTH = "1" *) 
  (* C_PROBE410_MU_CNT = "1" *) 
  (* C_PROBE410_TYPE = "1" *) 
  (* C_PROBE410_WIDTH = "1" *) 
  (* C_PROBE411_MU_CNT = "1" *) 
  (* C_PROBE411_TYPE = "1" *) 
  (* C_PROBE411_WIDTH = "1" *) 
  (* C_PROBE412_MU_CNT = "1" *) 
  (* C_PROBE412_TYPE = "1" *) 
  (* C_PROBE412_WIDTH = "1" *) 
  (* C_PROBE413_MU_CNT = "1" *) 
  (* C_PROBE413_TYPE = "1" *) 
  (* C_PROBE413_WIDTH = "1" *) 
  (* C_PROBE414_MU_CNT = "1" *) 
  (* C_PROBE414_TYPE = "1" *) 
  (* C_PROBE414_WIDTH = "1" *) 
  (* C_PROBE415_MU_CNT = "1" *) 
  (* C_PROBE415_TYPE = "1" *) 
  (* C_PROBE415_WIDTH = "1" *) 
  (* C_PROBE416_MU_CNT = "1" *) 
  (* C_PROBE416_TYPE = "1" *) 
  (* C_PROBE416_WIDTH = "1" *) 
  (* C_PROBE417_MU_CNT = "1" *) 
  (* C_PROBE417_TYPE = "1" *) 
  (* C_PROBE417_WIDTH = "1" *) 
  (* C_PROBE418_MU_CNT = "1" *) 
  (* C_PROBE418_TYPE = "1" *) 
  (* C_PROBE418_WIDTH = "1" *) 
  (* C_PROBE419_MU_CNT = "1" *) 
  (* C_PROBE419_TYPE = "1" *) 
  (* C_PROBE419_WIDTH = "1" *) 
  (* C_PROBE41_MU_CNT = "1" *) 
  (* C_PROBE41_TYPE = "1" *) 
  (* C_PROBE41_WIDTH = "1" *) 
  (* C_PROBE420_MU_CNT = "1" *) 
  (* C_PROBE420_TYPE = "1" *) 
  (* C_PROBE420_WIDTH = "1" *) 
  (* C_PROBE421_MU_CNT = "1" *) 
  (* C_PROBE421_TYPE = "1" *) 
  (* C_PROBE421_WIDTH = "1" *) 
  (* C_PROBE422_MU_CNT = "1" *) 
  (* C_PROBE422_TYPE = "1" *) 
  (* C_PROBE422_WIDTH = "1" *) 
  (* C_PROBE423_MU_CNT = "1" *) 
  (* C_PROBE423_TYPE = "1" *) 
  (* C_PROBE423_WIDTH = "1" *) 
  (* C_PROBE424_MU_CNT = "1" *) 
  (* C_PROBE424_TYPE = "1" *) 
  (* C_PROBE424_WIDTH = "1" *) 
  (* C_PROBE425_MU_CNT = "1" *) 
  (* C_PROBE425_TYPE = "1" *) 
  (* C_PROBE425_WIDTH = "1" *) 
  (* C_PROBE426_MU_CNT = "1" *) 
  (* C_PROBE426_TYPE = "1" *) 
  (* C_PROBE426_WIDTH = "1" *) 
  (* C_PROBE427_MU_CNT = "1" *) 
  (* C_PROBE427_TYPE = "1" *) 
  (* C_PROBE427_WIDTH = "1" *) 
  (* C_PROBE428_MU_CNT = "1" *) 
  (* C_PROBE428_TYPE = "1" *) 
  (* C_PROBE428_WIDTH = "1" *) 
  (* C_PROBE429_MU_CNT = "1" *) 
  (* C_PROBE429_TYPE = "1" *) 
  (* C_PROBE429_WIDTH = "1" *) 
  (* C_PROBE42_MU_CNT = "1" *) 
  (* C_PROBE42_TYPE = "1" *) 
  (* C_PROBE42_WIDTH = "1" *) 
  (* C_PROBE430_MU_CNT = "1" *) 
  (* C_PROBE430_TYPE = "1" *) 
  (* C_PROBE430_WIDTH = "1" *) 
  (* C_PROBE431_MU_CNT = "1" *) 
  (* C_PROBE431_TYPE = "1" *) 
  (* C_PROBE431_WIDTH = "1" *) 
  (* C_PROBE432_MU_CNT = "1" *) 
  (* C_PROBE432_TYPE = "1" *) 
  (* C_PROBE432_WIDTH = "1" *) 
  (* C_PROBE433_MU_CNT = "1" *) 
  (* C_PROBE433_TYPE = "1" *) 
  (* C_PROBE433_WIDTH = "1" *) 
  (* C_PROBE434_MU_CNT = "1" *) 
  (* C_PROBE434_TYPE = "1" *) 
  (* C_PROBE434_WIDTH = "1" *) 
  (* C_PROBE435_MU_CNT = "1" *) 
  (* C_PROBE435_TYPE = "1" *) 
  (* C_PROBE435_WIDTH = "1" *) 
  (* C_PROBE436_MU_CNT = "1" *) 
  (* C_PROBE436_TYPE = "1" *) 
  (* C_PROBE436_WIDTH = "1" *) 
  (* C_PROBE437_MU_CNT = "1" *) 
  (* C_PROBE437_TYPE = "1" *) 
  (* C_PROBE437_WIDTH = "1" *) 
  (* C_PROBE438_MU_CNT = "1" *) 
  (* C_PROBE438_TYPE = "1" *) 
  (* C_PROBE438_WIDTH = "1" *) 
  (* C_PROBE439_MU_CNT = "1" *) 
  (* C_PROBE439_TYPE = "1" *) 
  (* C_PROBE439_WIDTH = "1" *) 
  (* C_PROBE43_MU_CNT = "1" *) 
  (* C_PROBE43_TYPE = "1" *) 
  (* C_PROBE43_WIDTH = "1" *) 
  (* C_PROBE440_MU_CNT = "1" *) 
  (* C_PROBE440_TYPE = "1" *) 
  (* C_PROBE440_WIDTH = "1" *) 
  (* C_PROBE441_MU_CNT = "1" *) 
  (* C_PROBE441_TYPE = "1" *) 
  (* C_PROBE441_WIDTH = "1" *) 
  (* C_PROBE442_MU_CNT = "1" *) 
  (* C_PROBE442_TYPE = "1" *) 
  (* C_PROBE442_WIDTH = "1" *) 
  (* C_PROBE443_MU_CNT = "1" *) 
  (* C_PROBE443_TYPE = "1" *) 
  (* C_PROBE443_WIDTH = "1" *) 
  (* C_PROBE444_MU_CNT = "1" *) 
  (* C_PROBE444_TYPE = "1" *) 
  (* C_PROBE444_WIDTH = "1" *) 
  (* C_PROBE445_MU_CNT = "1" *) 
  (* C_PROBE445_TYPE = "1" *) 
  (* C_PROBE445_WIDTH = "1" *) 
  (* C_PROBE446_MU_CNT = "1" *) 
  (* C_PROBE446_TYPE = "1" *) 
  (* C_PROBE446_WIDTH = "1" *) 
  (* C_PROBE447_MU_CNT = "1" *) 
  (* C_PROBE447_TYPE = "1" *) 
  (* C_PROBE447_WIDTH = "1" *) 
  (* C_PROBE448_MU_CNT = "1" *) 
  (* C_PROBE448_TYPE = "1" *) 
  (* C_PROBE448_WIDTH = "1" *) 
  (* C_PROBE449_MU_CNT = "1" *) 
  (* C_PROBE449_TYPE = "1" *) 
  (* C_PROBE449_WIDTH = "1" *) 
  (* C_PROBE44_MU_CNT = "1" *) 
  (* C_PROBE44_TYPE = "1" *) 
  (* C_PROBE44_WIDTH = "1" *) 
  (* C_PROBE450_MU_CNT = "1" *) 
  (* C_PROBE450_TYPE = "1" *) 
  (* C_PROBE450_WIDTH = "1" *) 
  (* C_PROBE451_MU_CNT = "1" *) 
  (* C_PROBE451_TYPE = "1" *) 
  (* C_PROBE451_WIDTH = "1" *) 
  (* C_PROBE452_MU_CNT = "1" *) 
  (* C_PROBE452_TYPE = "1" *) 
  (* C_PROBE452_WIDTH = "1" *) 
  (* C_PROBE453_MU_CNT = "1" *) 
  (* C_PROBE453_TYPE = "1" *) 
  (* C_PROBE453_WIDTH = "1" *) 
  (* C_PROBE454_MU_CNT = "1" *) 
  (* C_PROBE454_TYPE = "1" *) 
  (* C_PROBE454_WIDTH = "1" *) 
  (* C_PROBE455_MU_CNT = "1" *) 
  (* C_PROBE455_TYPE = "1" *) 
  (* C_PROBE455_WIDTH = "1" *) 
  (* C_PROBE456_MU_CNT = "1" *) 
  (* C_PROBE456_TYPE = "1" *) 
  (* C_PROBE456_WIDTH = "1" *) 
  (* C_PROBE457_MU_CNT = "1" *) 
  (* C_PROBE457_TYPE = "1" *) 
  (* C_PROBE457_WIDTH = "1" *) 
  (* C_PROBE458_MU_CNT = "1" *) 
  (* C_PROBE458_TYPE = "1" *) 
  (* C_PROBE458_WIDTH = "1" *) 
  (* C_PROBE459_MU_CNT = "1" *) 
  (* C_PROBE459_TYPE = "1" *) 
  (* C_PROBE459_WIDTH = "1" *) 
  (* C_PROBE45_MU_CNT = "1" *) 
  (* C_PROBE45_TYPE = "1" *) 
  (* C_PROBE45_WIDTH = "1" *) 
  (* C_PROBE460_MU_CNT = "1" *) 
  (* C_PROBE460_TYPE = "1" *) 
  (* C_PROBE460_WIDTH = "1" *) 
  (* C_PROBE461_MU_CNT = "1" *) 
  (* C_PROBE461_TYPE = "1" *) 
  (* C_PROBE461_WIDTH = "1" *) 
  (* C_PROBE462_MU_CNT = "1" *) 
  (* C_PROBE462_TYPE = "1" *) 
  (* C_PROBE462_WIDTH = "1" *) 
  (* C_PROBE463_MU_CNT = "1" *) 
  (* C_PROBE463_TYPE = "1" *) 
  (* C_PROBE463_WIDTH = "1" *) 
  (* C_PROBE464_MU_CNT = "1" *) 
  (* C_PROBE464_TYPE = "1" *) 
  (* C_PROBE464_WIDTH = "1" *) 
  (* C_PROBE465_MU_CNT = "1" *) 
  (* C_PROBE465_TYPE = "1" *) 
  (* C_PROBE465_WIDTH = "1" *) 
  (* C_PROBE466_MU_CNT = "1" *) 
  (* C_PROBE466_TYPE = "1" *) 
  (* C_PROBE466_WIDTH = "1" *) 
  (* C_PROBE467_MU_CNT = "1" *) 
  (* C_PROBE467_TYPE = "1" *) 
  (* C_PROBE467_WIDTH = "1" *) 
  (* C_PROBE468_MU_CNT = "1" *) 
  (* C_PROBE468_TYPE = "1" *) 
  (* C_PROBE468_WIDTH = "1" *) 
  (* C_PROBE469_MU_CNT = "1" *) 
  (* C_PROBE469_TYPE = "1" *) 
  (* C_PROBE469_WIDTH = "1" *) 
  (* C_PROBE46_MU_CNT = "1" *) 
  (* C_PROBE46_TYPE = "1" *) 
  (* C_PROBE46_WIDTH = "1" *) 
  (* C_PROBE470_MU_CNT = "1" *) 
  (* C_PROBE470_TYPE = "1" *) 
  (* C_PROBE470_WIDTH = "1" *) 
  (* C_PROBE471_MU_CNT = "1" *) 
  (* C_PROBE471_TYPE = "1" *) 
  (* C_PROBE471_WIDTH = "1" *) 
  (* C_PROBE472_MU_CNT = "1" *) 
  (* C_PROBE472_TYPE = "1" *) 
  (* C_PROBE472_WIDTH = "1" *) 
  (* C_PROBE473_MU_CNT = "1" *) 
  (* C_PROBE473_TYPE = "1" *) 
  (* C_PROBE473_WIDTH = "1" *) 
  (* C_PROBE474_MU_CNT = "1" *) 
  (* C_PROBE474_TYPE = "1" *) 
  (* C_PROBE474_WIDTH = "1" *) 
  (* C_PROBE475_MU_CNT = "1" *) 
  (* C_PROBE475_TYPE = "1" *) 
  (* C_PROBE475_WIDTH = "1" *) 
  (* C_PROBE476_MU_CNT = "1" *) 
  (* C_PROBE476_TYPE = "1" *) 
  (* C_PROBE476_WIDTH = "1" *) 
  (* C_PROBE477_MU_CNT = "1" *) 
  (* C_PROBE477_TYPE = "1" *) 
  (* C_PROBE477_WIDTH = "1" *) 
  (* C_PROBE478_MU_CNT = "1" *) 
  (* C_PROBE478_TYPE = "1" *) 
  (* C_PROBE478_WIDTH = "1" *) 
  (* C_PROBE479_MU_CNT = "1" *) 
  (* C_PROBE479_TYPE = "1" *) 
  (* C_PROBE479_WIDTH = "1" *) 
  (* C_PROBE47_MU_CNT = "1" *) 
  (* C_PROBE47_TYPE = "1" *) 
  (* C_PROBE47_WIDTH = "1" *) 
  (* C_PROBE480_MU_CNT = "1" *) 
  (* C_PROBE480_TYPE = "1" *) 
  (* C_PROBE480_WIDTH = "1" *) 
  (* C_PROBE481_MU_CNT = "1" *) 
  (* C_PROBE481_TYPE = "1" *) 
  (* C_PROBE481_WIDTH = "1" *) 
  (* C_PROBE482_MU_CNT = "1" *) 
  (* C_PROBE482_TYPE = "1" *) 
  (* C_PROBE482_WIDTH = "1" *) 
  (* C_PROBE483_MU_CNT = "1" *) 
  (* C_PROBE483_TYPE = "1" *) 
  (* C_PROBE483_WIDTH = "1" *) 
  (* C_PROBE484_MU_CNT = "1" *) 
  (* C_PROBE484_TYPE = "1" *) 
  (* C_PROBE484_WIDTH = "1" *) 
  (* C_PROBE485_MU_CNT = "1" *) 
  (* C_PROBE485_TYPE = "1" *) 
  (* C_PROBE485_WIDTH = "1" *) 
  (* C_PROBE486_MU_CNT = "1" *) 
  (* C_PROBE486_TYPE = "1" *) 
  (* C_PROBE486_WIDTH = "1" *) 
  (* C_PROBE487_MU_CNT = "1" *) 
  (* C_PROBE487_TYPE = "1" *) 
  (* C_PROBE487_WIDTH = "1" *) 
  (* C_PROBE488_MU_CNT = "1" *) 
  (* C_PROBE488_TYPE = "1" *) 
  (* C_PROBE488_WIDTH = "1" *) 
  (* C_PROBE489_MU_CNT = "1" *) 
  (* C_PROBE489_TYPE = "1" *) 
  (* C_PROBE489_WIDTH = "1" *) 
  (* C_PROBE48_MU_CNT = "1" *) 
  (* C_PROBE48_TYPE = "1" *) 
  (* C_PROBE48_WIDTH = "1" *) 
  (* C_PROBE490_MU_CNT = "1" *) 
  (* C_PROBE490_TYPE = "1" *) 
  (* C_PROBE490_WIDTH = "1" *) 
  (* C_PROBE491_MU_CNT = "1" *) 
  (* C_PROBE491_TYPE = "1" *) 
  (* C_PROBE491_WIDTH = "1" *) 
  (* C_PROBE492_MU_CNT = "1" *) 
  (* C_PROBE492_TYPE = "1" *) 
  (* C_PROBE492_WIDTH = "1" *) 
  (* C_PROBE493_MU_CNT = "1" *) 
  (* C_PROBE493_TYPE = "1" *) 
  (* C_PROBE493_WIDTH = "1" *) 
  (* C_PROBE494_MU_CNT = "1" *) 
  (* C_PROBE494_TYPE = "1" *) 
  (* C_PROBE494_WIDTH = "1" *) 
  (* C_PROBE495_MU_CNT = "1" *) 
  (* C_PROBE495_TYPE = "1" *) 
  (* C_PROBE495_WIDTH = "1" *) 
  (* C_PROBE496_MU_CNT = "1" *) 
  (* C_PROBE496_TYPE = "1" *) 
  (* C_PROBE496_WIDTH = "1" *) 
  (* C_PROBE497_MU_CNT = "1" *) 
  (* C_PROBE497_TYPE = "1" *) 
  (* C_PROBE497_WIDTH = "1" *) 
  (* C_PROBE498_MU_CNT = "1" *) 
  (* C_PROBE498_TYPE = "1" *) 
  (* C_PROBE498_WIDTH = "1" *) 
  (* C_PROBE499_MU_CNT = "1" *) 
  (* C_PROBE499_TYPE = "1" *) 
  (* C_PROBE499_WIDTH = "1" *) 
  (* C_PROBE49_MU_CNT = "1" *) 
  (* C_PROBE49_TYPE = "1" *) 
  (* C_PROBE49_WIDTH = "1" *) 
  (* C_PROBE4_MU_CNT = "1" *) 
  (* C_PROBE4_TYPE = "1" *) 
  (* C_PROBE4_WIDTH = "1" *) 
  (* C_PROBE500_MU_CNT = "1" *) 
  (* C_PROBE500_TYPE = "1" *) 
  (* C_PROBE500_WIDTH = "1" *) 
  (* C_PROBE501_MU_CNT = "1" *) 
  (* C_PROBE501_TYPE = "1" *) 
  (* C_PROBE501_WIDTH = "1" *) 
  (* C_PROBE502_MU_CNT = "1" *) 
  (* C_PROBE502_TYPE = "1" *) 
  (* C_PROBE502_WIDTH = "1" *) 
  (* C_PROBE503_MU_CNT = "1" *) 
  (* C_PROBE503_TYPE = "1" *) 
  (* C_PROBE503_WIDTH = "1" *) 
  (* C_PROBE504_MU_CNT = "1" *) 
  (* C_PROBE504_TYPE = "1" *) 
  (* C_PROBE504_WIDTH = "1" *) 
  (* C_PROBE505_MU_CNT = "1" *) 
  (* C_PROBE505_TYPE = "1" *) 
  (* C_PROBE505_WIDTH = "1" *) 
  (* C_PROBE506_MU_CNT = "1" *) 
  (* C_PROBE506_TYPE = "1" *) 
  (* C_PROBE506_WIDTH = "1" *) 
  (* C_PROBE507_MU_CNT = "1" *) 
  (* C_PROBE507_TYPE = "1" *) 
  (* C_PROBE507_WIDTH = "1" *) 
  (* C_PROBE508_MU_CNT = "1" *) 
  (* C_PROBE508_TYPE = "1" *) 
  (* C_PROBE508_WIDTH = "1" *) 
  (* C_PROBE509_MU_CNT = "1" *) 
  (* C_PROBE509_TYPE = "1" *) 
  (* C_PROBE509_WIDTH = "1" *) 
  (* C_PROBE50_MU_CNT = "1" *) 
  (* C_PROBE50_TYPE = "1" *) 
  (* C_PROBE50_WIDTH = "1" *) 
  (* C_PROBE510_MU_CNT = "1" *) 
  (* C_PROBE510_TYPE = "1" *) 
  (* C_PROBE510_WIDTH = "1" *) 
  (* C_PROBE511_MU_CNT = "1" *) 
  (* C_PROBE511_TYPE = "1" *) 
  (* C_PROBE511_WIDTH = "1" *) 
  (* C_PROBE512_MU_CNT = "1" *) 
  (* C_PROBE512_TYPE = "1" *) 
  (* C_PROBE512_WIDTH = "1" *) 
  (* C_PROBE513_MU_CNT = "1" *) 
  (* C_PROBE513_TYPE = "1" *) 
  (* C_PROBE513_WIDTH = "1" *) 
  (* C_PROBE514_MU_CNT = "1" *) 
  (* C_PROBE514_TYPE = "1" *) 
  (* C_PROBE514_WIDTH = "1" *) 
  (* C_PROBE515_MU_CNT = "1" *) 
  (* C_PROBE515_TYPE = "1" *) 
  (* C_PROBE515_WIDTH = "1" *) 
  (* C_PROBE516_MU_CNT = "1" *) 
  (* C_PROBE516_TYPE = "1" *) 
  (* C_PROBE516_WIDTH = "1" *) 
  (* C_PROBE517_MU_CNT = "1" *) 
  (* C_PROBE517_TYPE = "1" *) 
  (* C_PROBE517_WIDTH = "1" *) 
  (* C_PROBE518_MU_CNT = "1" *) 
  (* C_PROBE518_TYPE = "1" *) 
  (* C_PROBE518_WIDTH = "1" *) 
  (* C_PROBE519_MU_CNT = "1" *) 
  (* C_PROBE519_TYPE = "1" *) 
  (* C_PROBE519_WIDTH = "1" *) 
  (* C_PROBE51_MU_CNT = "1" *) 
  (* C_PROBE51_TYPE = "1" *) 
  (* C_PROBE51_WIDTH = "1" *) 
  (* C_PROBE520_MU_CNT = "1" *) 
  (* C_PROBE520_TYPE = "1" *) 
  (* C_PROBE520_WIDTH = "1" *) 
  (* C_PROBE521_MU_CNT = "1" *) 
  (* C_PROBE521_TYPE = "1" *) 
  (* C_PROBE521_WIDTH = "1" *) 
  (* C_PROBE522_MU_CNT = "1" *) 
  (* C_PROBE522_TYPE = "1" *) 
  (* C_PROBE522_WIDTH = "1" *) 
  (* C_PROBE523_MU_CNT = "1" *) 
  (* C_PROBE523_TYPE = "1" *) 
  (* C_PROBE523_WIDTH = "1" *) 
  (* C_PROBE524_MU_CNT = "1" *) 
  (* C_PROBE524_TYPE = "1" *) 
  (* C_PROBE524_WIDTH = "1" *) 
  (* C_PROBE525_MU_CNT = "1" *) 
  (* C_PROBE525_TYPE = "1" *) 
  (* C_PROBE525_WIDTH = "1" *) 
  (* C_PROBE526_MU_CNT = "1" *) 
  (* C_PROBE526_TYPE = "1" *) 
  (* C_PROBE526_WIDTH = "1" *) 
  (* C_PROBE527_MU_CNT = "1" *) 
  (* C_PROBE527_TYPE = "1" *) 
  (* C_PROBE527_WIDTH = "1" *) 
  (* C_PROBE528_MU_CNT = "1" *) 
  (* C_PROBE528_TYPE = "1" *) 
  (* C_PROBE528_WIDTH = "1" *) 
  (* C_PROBE529_MU_CNT = "1" *) 
  (* C_PROBE529_TYPE = "1" *) 
  (* C_PROBE529_WIDTH = "1" *) 
  (* C_PROBE52_MU_CNT = "1" *) 
  (* C_PROBE52_TYPE = "1" *) 
  (* C_PROBE52_WIDTH = "1" *) 
  (* C_PROBE530_MU_CNT = "1" *) 
  (* C_PROBE530_TYPE = "1" *) 
  (* C_PROBE530_WIDTH = "1" *) 
  (* C_PROBE531_MU_CNT = "1" *) 
  (* C_PROBE531_TYPE = "1" *) 
  (* C_PROBE531_WIDTH = "1" *) 
  (* C_PROBE532_MU_CNT = "1" *) 
  (* C_PROBE532_TYPE = "1" *) 
  (* C_PROBE532_WIDTH = "1" *) 
  (* C_PROBE533_MU_CNT = "1" *) 
  (* C_PROBE533_TYPE = "1" *) 
  (* C_PROBE533_WIDTH = "1" *) 
  (* C_PROBE534_MU_CNT = "1" *) 
  (* C_PROBE534_TYPE = "1" *) 
  (* C_PROBE534_WIDTH = "1" *) 
  (* C_PROBE535_MU_CNT = "1" *) 
  (* C_PROBE535_TYPE = "1" *) 
  (* C_PROBE535_WIDTH = "1" *) 
  (* C_PROBE536_MU_CNT = "1" *) 
  (* C_PROBE536_TYPE = "1" *) 
  (* C_PROBE536_WIDTH = "1" *) 
  (* C_PROBE537_MU_CNT = "1" *) 
  (* C_PROBE537_TYPE = "1" *) 
  (* C_PROBE537_WIDTH = "1" *) 
  (* C_PROBE538_MU_CNT = "1" *) 
  (* C_PROBE538_TYPE = "1" *) 
  (* C_PROBE538_WIDTH = "1" *) 
  (* C_PROBE539_MU_CNT = "1" *) 
  (* C_PROBE539_TYPE = "1" *) 
  (* C_PROBE539_WIDTH = "1" *) 
  (* C_PROBE53_MU_CNT = "1" *) 
  (* C_PROBE53_TYPE = "1" *) 
  (* C_PROBE53_WIDTH = "1" *) 
  (* C_PROBE540_MU_CNT = "1" *) 
  (* C_PROBE540_TYPE = "1" *) 
  (* C_PROBE540_WIDTH = "1" *) 
  (* C_PROBE541_MU_CNT = "1" *) 
  (* C_PROBE541_TYPE = "1" *) 
  (* C_PROBE541_WIDTH = "1" *) 
  (* C_PROBE542_MU_CNT = "1" *) 
  (* C_PROBE542_TYPE = "1" *) 
  (* C_PROBE542_WIDTH = "1" *) 
  (* C_PROBE543_MU_CNT = "1" *) 
  (* C_PROBE543_TYPE = "1" *) 
  (* C_PROBE543_WIDTH = "1" *) 
  (* C_PROBE544_MU_CNT = "1" *) 
  (* C_PROBE544_TYPE = "1" *) 
  (* C_PROBE544_WIDTH = "1" *) 
  (* C_PROBE545_MU_CNT = "1" *) 
  (* C_PROBE545_TYPE = "1" *) 
  (* C_PROBE545_WIDTH = "1" *) 
  (* C_PROBE546_MU_CNT = "1" *) 
  (* C_PROBE546_TYPE = "1" *) 
  (* C_PROBE546_WIDTH = "1" *) 
  (* C_PROBE547_MU_CNT = "1" *) 
  (* C_PROBE547_TYPE = "1" *) 
  (* C_PROBE547_WIDTH = "1" *) 
  (* C_PROBE548_MU_CNT = "1" *) 
  (* C_PROBE548_TYPE = "1" *) 
  (* C_PROBE548_WIDTH = "1" *) 
  (* C_PROBE549_MU_CNT = "1" *) 
  (* C_PROBE549_TYPE = "1" *) 
  (* C_PROBE549_WIDTH = "1" *) 
  (* C_PROBE54_MU_CNT = "1" *) 
  (* C_PROBE54_TYPE = "1" *) 
  (* C_PROBE54_WIDTH = "1" *) 
  (* C_PROBE550_MU_CNT = "1" *) 
  (* C_PROBE550_TYPE = "1" *) 
  (* C_PROBE550_WIDTH = "1" *) 
  (* C_PROBE551_MU_CNT = "1" *) 
  (* C_PROBE551_TYPE = "1" *) 
  (* C_PROBE551_WIDTH = "1" *) 
  (* C_PROBE552_MU_CNT = "1" *) 
  (* C_PROBE552_TYPE = "1" *) 
  (* C_PROBE552_WIDTH = "1" *) 
  (* C_PROBE553_MU_CNT = "1" *) 
  (* C_PROBE553_TYPE = "1" *) 
  (* C_PROBE553_WIDTH = "1" *) 
  (* C_PROBE554_MU_CNT = "1" *) 
  (* C_PROBE554_TYPE = "1" *) 
  (* C_PROBE554_WIDTH = "1" *) 
  (* C_PROBE555_MU_CNT = "1" *) 
  (* C_PROBE555_TYPE = "1" *) 
  (* C_PROBE555_WIDTH = "1" *) 
  (* C_PROBE556_MU_CNT = "1" *) 
  (* C_PROBE556_TYPE = "1" *) 
  (* C_PROBE556_WIDTH = "1" *) 
  (* C_PROBE557_MU_CNT = "1" *) 
  (* C_PROBE557_TYPE = "1" *) 
  (* C_PROBE557_WIDTH = "1" *) 
  (* C_PROBE558_MU_CNT = "1" *) 
  (* C_PROBE558_TYPE = "1" *) 
  (* C_PROBE558_WIDTH = "1" *) 
  (* C_PROBE559_MU_CNT = "1" *) 
  (* C_PROBE559_TYPE = "1" *) 
  (* C_PROBE559_WIDTH = "1" *) 
  (* C_PROBE55_MU_CNT = "1" *) 
  (* C_PROBE55_TYPE = "1" *) 
  (* C_PROBE55_WIDTH = "1" *) 
  (* C_PROBE560_MU_CNT = "1" *) 
  (* C_PROBE560_TYPE = "1" *) 
  (* C_PROBE560_WIDTH = "1" *) 
  (* C_PROBE561_MU_CNT = "1" *) 
  (* C_PROBE561_TYPE = "1" *) 
  (* C_PROBE561_WIDTH = "1" *) 
  (* C_PROBE562_MU_CNT = "1" *) 
  (* C_PROBE562_TYPE = "1" *) 
  (* C_PROBE562_WIDTH = "1" *) 
  (* C_PROBE563_MU_CNT = "1" *) 
  (* C_PROBE563_TYPE = "1" *) 
  (* C_PROBE563_WIDTH = "1" *) 
  (* C_PROBE564_MU_CNT = "1" *) 
  (* C_PROBE564_TYPE = "1" *) 
  (* C_PROBE564_WIDTH = "1" *) 
  (* C_PROBE565_MU_CNT = "1" *) 
  (* C_PROBE565_TYPE = "1" *) 
  (* C_PROBE565_WIDTH = "1" *) 
  (* C_PROBE566_MU_CNT = "1" *) 
  (* C_PROBE566_TYPE = "1" *) 
  (* C_PROBE566_WIDTH = "1" *) 
  (* C_PROBE567_MU_CNT = "1" *) 
  (* C_PROBE567_TYPE = "1" *) 
  (* C_PROBE567_WIDTH = "1" *) 
  (* C_PROBE568_MU_CNT = "1" *) 
  (* C_PROBE568_TYPE = "1" *) 
  (* C_PROBE568_WIDTH = "1" *) 
  (* C_PROBE569_MU_CNT = "1" *) 
  (* C_PROBE569_TYPE = "1" *) 
  (* C_PROBE569_WIDTH = "1" *) 
  (* C_PROBE56_MU_CNT = "1" *) 
  (* C_PROBE56_TYPE = "1" *) 
  (* C_PROBE56_WIDTH = "1" *) 
  (* C_PROBE570_MU_CNT = "1" *) 
  (* C_PROBE570_TYPE = "1" *) 
  (* C_PROBE570_WIDTH = "1" *) 
  (* C_PROBE571_MU_CNT = "1" *) 
  (* C_PROBE571_TYPE = "1" *) 
  (* C_PROBE571_WIDTH = "1" *) 
  (* C_PROBE572_MU_CNT = "1" *) 
  (* C_PROBE572_TYPE = "1" *) 
  (* C_PROBE572_WIDTH = "1" *) 
  (* C_PROBE573_MU_CNT = "1" *) 
  (* C_PROBE573_TYPE = "1" *) 
  (* C_PROBE573_WIDTH = "1" *) 
  (* C_PROBE574_MU_CNT = "1" *) 
  (* C_PROBE574_TYPE = "1" *) 
  (* C_PROBE574_WIDTH = "1" *) 
  (* C_PROBE575_MU_CNT = "1" *) 
  (* C_PROBE575_TYPE = "1" *) 
  (* C_PROBE575_WIDTH = "1" *) 
  (* C_PROBE576_MU_CNT = "1" *) 
  (* C_PROBE576_TYPE = "1" *) 
  (* C_PROBE576_WIDTH = "1" *) 
  (* C_PROBE577_MU_CNT = "1" *) 
  (* C_PROBE577_TYPE = "1" *) 
  (* C_PROBE577_WIDTH = "1" *) 
  (* C_PROBE578_MU_CNT = "1" *) 
  (* C_PROBE578_TYPE = "1" *) 
  (* C_PROBE578_WIDTH = "1" *) 
  (* C_PROBE579_MU_CNT = "1" *) 
  (* C_PROBE579_TYPE = "1" *) 
  (* C_PROBE579_WIDTH = "1" *) 
  (* C_PROBE57_MU_CNT = "1" *) 
  (* C_PROBE57_TYPE = "1" *) 
  (* C_PROBE57_WIDTH = "1" *) 
  (* C_PROBE580_MU_CNT = "1" *) 
  (* C_PROBE580_TYPE = "1" *) 
  (* C_PROBE580_WIDTH = "1" *) 
  (* C_PROBE581_MU_CNT = "1" *) 
  (* C_PROBE581_TYPE = "1" *) 
  (* C_PROBE581_WIDTH = "1" *) 
  (* C_PROBE582_MU_CNT = "1" *) 
  (* C_PROBE582_TYPE = "1" *) 
  (* C_PROBE582_WIDTH = "1" *) 
  (* C_PROBE583_MU_CNT = "1" *) 
  (* C_PROBE583_TYPE = "1" *) 
  (* C_PROBE583_WIDTH = "1" *) 
  (* C_PROBE584_MU_CNT = "1" *) 
  (* C_PROBE584_TYPE = "1" *) 
  (* C_PROBE584_WIDTH = "1" *) 
  (* C_PROBE585_MU_CNT = "1" *) 
  (* C_PROBE585_TYPE = "1" *) 
  (* C_PROBE585_WIDTH = "1" *) 
  (* C_PROBE586_MU_CNT = "1" *) 
  (* C_PROBE586_TYPE = "1" *) 
  (* C_PROBE586_WIDTH = "1" *) 
  (* C_PROBE587_MU_CNT = "1" *) 
  (* C_PROBE587_TYPE = "1" *) 
  (* C_PROBE587_WIDTH = "1" *) 
  (* C_PROBE588_MU_CNT = "1" *) 
  (* C_PROBE588_TYPE = "1" *) 
  (* C_PROBE588_WIDTH = "1" *) 
  (* C_PROBE589_MU_CNT = "1" *) 
  (* C_PROBE589_TYPE = "1" *) 
  (* C_PROBE589_WIDTH = "1" *) 
  (* C_PROBE58_MU_CNT = "1" *) 
  (* C_PROBE58_TYPE = "1" *) 
  (* C_PROBE58_WIDTH = "1" *) 
  (* C_PROBE590_MU_CNT = "1" *) 
  (* C_PROBE590_TYPE = "1" *) 
  (* C_PROBE590_WIDTH = "1" *) 
  (* C_PROBE591_MU_CNT = "1" *) 
  (* C_PROBE591_TYPE = "1" *) 
  (* C_PROBE591_WIDTH = "1" *) 
  (* C_PROBE592_MU_CNT = "1" *) 
  (* C_PROBE592_TYPE = "1" *) 
  (* C_PROBE592_WIDTH = "1" *) 
  (* C_PROBE593_MU_CNT = "1" *) 
  (* C_PROBE593_TYPE = "1" *) 
  (* C_PROBE593_WIDTH = "1" *) 
  (* C_PROBE594_MU_CNT = "1" *) 
  (* C_PROBE594_TYPE = "1" *) 
  (* C_PROBE594_WIDTH = "1" *) 
  (* C_PROBE595_MU_CNT = "1" *) 
  (* C_PROBE595_TYPE = "1" *) 
  (* C_PROBE595_WIDTH = "1" *) 
  (* C_PROBE596_MU_CNT = "1" *) 
  (* C_PROBE596_TYPE = "1" *) 
  (* C_PROBE596_WIDTH = "1" *) 
  (* C_PROBE597_MU_CNT = "1" *) 
  (* C_PROBE597_TYPE = "1" *) 
  (* C_PROBE597_WIDTH = "1" *) 
  (* C_PROBE598_MU_CNT = "1" *) 
  (* C_PROBE598_TYPE = "1" *) 
  (* C_PROBE598_WIDTH = "1" *) 
  (* C_PROBE599_MU_CNT = "1" *) 
  (* C_PROBE599_TYPE = "1" *) 
  (* C_PROBE599_WIDTH = "1" *) 
  (* C_PROBE59_MU_CNT = "1" *) 
  (* C_PROBE59_TYPE = "1" *) 
  (* C_PROBE59_WIDTH = "1" *) 
  (* C_PROBE5_MU_CNT = "1" *) 
  (* C_PROBE5_TYPE = "1" *) 
  (* C_PROBE5_WIDTH = "1" *) 
  (* C_PROBE600_MU_CNT = "1" *) 
  (* C_PROBE600_TYPE = "1" *) 
  (* C_PROBE600_WIDTH = "1" *) 
  (* C_PROBE601_MU_CNT = "1" *) 
  (* C_PROBE601_TYPE = "1" *) 
  (* C_PROBE601_WIDTH = "1" *) 
  (* C_PROBE602_MU_CNT = "1" *) 
  (* C_PROBE602_TYPE = "1" *) 
  (* C_PROBE602_WIDTH = "1" *) 
  (* C_PROBE603_MU_CNT = "1" *) 
  (* C_PROBE603_TYPE = "1" *) 
  (* C_PROBE603_WIDTH = "1" *) 
  (* C_PROBE604_MU_CNT = "1" *) 
  (* C_PROBE604_TYPE = "1" *) 
  (* C_PROBE604_WIDTH = "1" *) 
  (* C_PROBE605_MU_CNT = "1" *) 
  (* C_PROBE605_TYPE = "1" *) 
  (* C_PROBE605_WIDTH = "1" *) 
  (* C_PROBE606_MU_CNT = "1" *) 
  (* C_PROBE606_TYPE = "1" *) 
  (* C_PROBE606_WIDTH = "1" *) 
  (* C_PROBE607_MU_CNT = "1" *) 
  (* C_PROBE607_TYPE = "1" *) 
  (* C_PROBE607_WIDTH = "1" *) 
  (* C_PROBE608_MU_CNT = "1" *) 
  (* C_PROBE608_TYPE = "1" *) 
  (* C_PROBE608_WIDTH = "1" *) 
  (* C_PROBE609_MU_CNT = "1" *) 
  (* C_PROBE609_TYPE = "1" *) 
  (* C_PROBE609_WIDTH = "1" *) 
  (* C_PROBE60_MU_CNT = "1" *) 
  (* C_PROBE60_TYPE = "1" *) 
  (* C_PROBE60_WIDTH = "1" *) 
  (* C_PROBE610_MU_CNT = "1" *) 
  (* C_PROBE610_TYPE = "1" *) 
  (* C_PROBE610_WIDTH = "1" *) 
  (* C_PROBE611_MU_CNT = "1" *) 
  (* C_PROBE611_TYPE = "1" *) 
  (* C_PROBE611_WIDTH = "1" *) 
  (* C_PROBE612_MU_CNT = "1" *) 
  (* C_PROBE612_TYPE = "1" *) 
  (* C_PROBE612_WIDTH = "1" *) 
  (* C_PROBE613_MU_CNT = "1" *) 
  (* C_PROBE613_TYPE = "1" *) 
  (* C_PROBE613_WIDTH = "1" *) 
  (* C_PROBE614_MU_CNT = "1" *) 
  (* C_PROBE614_TYPE = "1" *) 
  (* C_PROBE614_WIDTH = "1" *) 
  (* C_PROBE615_MU_CNT = "1" *) 
  (* C_PROBE615_TYPE = "1" *) 
  (* C_PROBE615_WIDTH = "1" *) 
  (* C_PROBE616_MU_CNT = "1" *) 
  (* C_PROBE616_TYPE = "1" *) 
  (* C_PROBE616_WIDTH = "1" *) 
  (* C_PROBE617_MU_CNT = "1" *) 
  (* C_PROBE617_TYPE = "1" *) 
  (* C_PROBE617_WIDTH = "1" *) 
  (* C_PROBE618_MU_CNT = "1" *) 
  (* C_PROBE618_TYPE = "1" *) 
  (* C_PROBE618_WIDTH = "1" *) 
  (* C_PROBE619_MU_CNT = "1" *) 
  (* C_PROBE619_TYPE = "1" *) 
  (* C_PROBE619_WIDTH = "1" *) 
  (* C_PROBE61_MU_CNT = "1" *) 
  (* C_PROBE61_TYPE = "1" *) 
  (* C_PROBE61_WIDTH = "1" *) 
  (* C_PROBE620_MU_CNT = "1" *) 
  (* C_PROBE620_TYPE = "1" *) 
  (* C_PROBE620_WIDTH = "1" *) 
  (* C_PROBE621_MU_CNT = "1" *) 
  (* C_PROBE621_TYPE = "1" *) 
  (* C_PROBE621_WIDTH = "1" *) 
  (* C_PROBE622_MU_CNT = "1" *) 
  (* C_PROBE622_TYPE = "1" *) 
  (* C_PROBE622_WIDTH = "1" *) 
  (* C_PROBE623_MU_CNT = "1" *) 
  (* C_PROBE623_TYPE = "1" *) 
  (* C_PROBE623_WIDTH = "1" *) 
  (* C_PROBE624_MU_CNT = "1" *) 
  (* C_PROBE624_TYPE = "1" *) 
  (* C_PROBE624_WIDTH = "1" *) 
  (* C_PROBE625_MU_CNT = "1" *) 
  (* C_PROBE625_TYPE = "1" *) 
  (* C_PROBE625_WIDTH = "1" *) 
  (* C_PROBE626_MU_CNT = "1" *) 
  (* C_PROBE626_TYPE = "1" *) 
  (* C_PROBE626_WIDTH = "1" *) 
  (* C_PROBE627_MU_CNT = "1" *) 
  (* C_PROBE627_TYPE = "1" *) 
  (* C_PROBE627_WIDTH = "1" *) 
  (* C_PROBE628_MU_CNT = "1" *) 
  (* C_PROBE628_TYPE = "1" *) 
  (* C_PROBE628_WIDTH = "1" *) 
  (* C_PROBE629_MU_CNT = "1" *) 
  (* C_PROBE629_TYPE = "1" *) 
  (* C_PROBE629_WIDTH = "1" *) 
  (* C_PROBE62_MU_CNT = "1" *) 
  (* C_PROBE62_TYPE = "1" *) 
  (* C_PROBE62_WIDTH = "1" *) 
  (* C_PROBE630_MU_CNT = "1" *) 
  (* C_PROBE630_TYPE = "1" *) 
  (* C_PROBE630_WIDTH = "1" *) 
  (* C_PROBE631_MU_CNT = "1" *) 
  (* C_PROBE631_TYPE = "1" *) 
  (* C_PROBE631_WIDTH = "1" *) 
  (* C_PROBE632_MU_CNT = "1" *) 
  (* C_PROBE632_TYPE = "1" *) 
  (* C_PROBE632_WIDTH = "1" *) 
  (* C_PROBE633_MU_CNT = "1" *) 
  (* C_PROBE633_TYPE = "1" *) 
  (* C_PROBE633_WIDTH = "1" *) 
  (* C_PROBE634_MU_CNT = "1" *) 
  (* C_PROBE634_TYPE = "1" *) 
  (* C_PROBE634_WIDTH = "1" *) 
  (* C_PROBE635_MU_CNT = "1" *) 
  (* C_PROBE635_TYPE = "1" *) 
  (* C_PROBE635_WIDTH = "1" *) 
  (* C_PROBE636_MU_CNT = "1" *) 
  (* C_PROBE636_TYPE = "1" *) 
  (* C_PROBE636_WIDTH = "1" *) 
  (* C_PROBE637_MU_CNT = "1" *) 
  (* C_PROBE637_TYPE = "1" *) 
  (* C_PROBE637_WIDTH = "1" *) 
  (* C_PROBE638_MU_CNT = "1" *) 
  (* C_PROBE638_TYPE = "1" *) 
  (* C_PROBE638_WIDTH = "1" *) 
  (* C_PROBE639_MU_CNT = "1" *) 
  (* C_PROBE639_TYPE = "1" *) 
  (* C_PROBE639_WIDTH = "1" *) 
  (* C_PROBE63_MU_CNT = "1" *) 
  (* C_PROBE63_TYPE = "1" *) 
  (* C_PROBE63_WIDTH = "1" *) 
  (* C_PROBE640_MU_CNT = "1" *) 
  (* C_PROBE640_TYPE = "1" *) 
  (* C_PROBE640_WIDTH = "1" *) 
  (* C_PROBE641_MU_CNT = "1" *) 
  (* C_PROBE641_TYPE = "1" *) 
  (* C_PROBE641_WIDTH = "1" *) 
  (* C_PROBE642_MU_CNT = "1" *) 
  (* C_PROBE642_TYPE = "1" *) 
  (* C_PROBE642_WIDTH = "1" *) 
  (* C_PROBE643_MU_CNT = "1" *) 
  (* C_PROBE643_TYPE = "1" *) 
  (* C_PROBE643_WIDTH = "1" *) 
  (* C_PROBE644_MU_CNT = "1" *) 
  (* C_PROBE644_TYPE = "1" *) 
  (* C_PROBE644_WIDTH = "1" *) 
  (* C_PROBE645_MU_CNT = "1" *) 
  (* C_PROBE645_TYPE = "1" *) 
  (* C_PROBE645_WIDTH = "1" *) 
  (* C_PROBE646_MU_CNT = "1" *) 
  (* C_PROBE646_TYPE = "1" *) 
  (* C_PROBE646_WIDTH = "1" *) 
  (* C_PROBE647_MU_CNT = "1" *) 
  (* C_PROBE647_TYPE = "1" *) 
  (* C_PROBE647_WIDTH = "1" *) 
  (* C_PROBE648_MU_CNT = "1" *) 
  (* C_PROBE648_TYPE = "1" *) 
  (* C_PROBE648_WIDTH = "1" *) 
  (* C_PROBE649_MU_CNT = "1" *) 
  (* C_PROBE649_TYPE = "1" *) 
  (* C_PROBE649_WIDTH = "1" *) 
  (* C_PROBE64_MU_CNT = "1" *) 
  (* C_PROBE64_TYPE = "1" *) 
  (* C_PROBE64_WIDTH = "1" *) 
  (* C_PROBE650_MU_CNT = "1" *) 
  (* C_PROBE650_TYPE = "1" *) 
  (* C_PROBE650_WIDTH = "1" *) 
  (* C_PROBE651_MU_CNT = "1" *) 
  (* C_PROBE651_TYPE = "1" *) 
  (* C_PROBE651_WIDTH = "1" *) 
  (* C_PROBE652_MU_CNT = "1" *) 
  (* C_PROBE652_TYPE = "1" *) 
  (* C_PROBE652_WIDTH = "1" *) 
  (* C_PROBE653_MU_CNT = "1" *) 
  (* C_PROBE653_TYPE = "1" *) 
  (* C_PROBE653_WIDTH = "1" *) 
  (* C_PROBE654_MU_CNT = "1" *) 
  (* C_PROBE654_TYPE = "1" *) 
  (* C_PROBE654_WIDTH = "1" *) 
  (* C_PROBE655_MU_CNT = "1" *) 
  (* C_PROBE655_TYPE = "1" *) 
  (* C_PROBE655_WIDTH = "1" *) 
  (* C_PROBE656_MU_CNT = "1" *) 
  (* C_PROBE656_TYPE = "1" *) 
  (* C_PROBE656_WIDTH = "1" *) 
  (* C_PROBE657_MU_CNT = "1" *) 
  (* C_PROBE657_TYPE = "1" *) 
  (* C_PROBE657_WIDTH = "1" *) 
  (* C_PROBE658_MU_CNT = "1" *) 
  (* C_PROBE658_TYPE = "1" *) 
  (* C_PROBE658_WIDTH = "1" *) 
  (* C_PROBE659_MU_CNT = "1" *) 
  (* C_PROBE659_TYPE = "1" *) 
  (* C_PROBE659_WIDTH = "1" *) 
  (* C_PROBE65_MU_CNT = "1" *) 
  (* C_PROBE65_TYPE = "1" *) 
  (* C_PROBE65_WIDTH = "1" *) 
  (* C_PROBE660_MU_CNT = "1" *) 
  (* C_PROBE660_TYPE = "1" *) 
  (* C_PROBE660_WIDTH = "1" *) 
  (* C_PROBE661_MU_CNT = "1" *) 
  (* C_PROBE661_TYPE = "1" *) 
  (* C_PROBE661_WIDTH = "1" *) 
  (* C_PROBE662_MU_CNT = "1" *) 
  (* C_PROBE662_TYPE = "1" *) 
  (* C_PROBE662_WIDTH = "1" *) 
  (* C_PROBE663_MU_CNT = "1" *) 
  (* C_PROBE663_TYPE = "1" *) 
  (* C_PROBE663_WIDTH = "1" *) 
  (* C_PROBE664_MU_CNT = "1" *) 
  (* C_PROBE664_TYPE = "1" *) 
  (* C_PROBE664_WIDTH = "1" *) 
  (* C_PROBE665_MU_CNT = "1" *) 
  (* C_PROBE665_TYPE = "1" *) 
  (* C_PROBE665_WIDTH = "1" *) 
  (* C_PROBE666_MU_CNT = "1" *) 
  (* C_PROBE666_TYPE = "1" *) 
  (* C_PROBE666_WIDTH = "1" *) 
  (* C_PROBE667_MU_CNT = "1" *) 
  (* C_PROBE667_TYPE = "1" *) 
  (* C_PROBE667_WIDTH = "1" *) 
  (* C_PROBE668_MU_CNT = "1" *) 
  (* C_PROBE668_TYPE = "1" *) 
  (* C_PROBE668_WIDTH = "1" *) 
  (* C_PROBE669_MU_CNT = "1" *) 
  (* C_PROBE669_TYPE = "1" *) 
  (* C_PROBE669_WIDTH = "1" *) 
  (* C_PROBE66_MU_CNT = "1" *) 
  (* C_PROBE66_TYPE = "1" *) 
  (* C_PROBE66_WIDTH = "1" *) 
  (* C_PROBE670_MU_CNT = "1" *) 
  (* C_PROBE670_TYPE = "1" *) 
  (* C_PROBE670_WIDTH = "1" *) 
  (* C_PROBE671_MU_CNT = "1" *) 
  (* C_PROBE671_TYPE = "1" *) 
  (* C_PROBE671_WIDTH = "1" *) 
  (* C_PROBE672_MU_CNT = "1" *) 
  (* C_PROBE672_TYPE = "1" *) 
  (* C_PROBE672_WIDTH = "1" *) 
  (* C_PROBE673_MU_CNT = "1" *) 
  (* C_PROBE673_TYPE = "1" *) 
  (* C_PROBE673_WIDTH = "1" *) 
  (* C_PROBE674_MU_CNT = "1" *) 
  (* C_PROBE674_TYPE = "1" *) 
  (* C_PROBE674_WIDTH = "1" *) 
  (* C_PROBE675_MU_CNT = "1" *) 
  (* C_PROBE675_TYPE = "1" *) 
  (* C_PROBE675_WIDTH = "1" *) 
  (* C_PROBE676_MU_CNT = "1" *) 
  (* C_PROBE676_TYPE = "1" *) 
  (* C_PROBE676_WIDTH = "1" *) 
  (* C_PROBE677_MU_CNT = "1" *) 
  (* C_PROBE677_TYPE = "1" *) 
  (* C_PROBE677_WIDTH = "1" *) 
  (* C_PROBE678_MU_CNT = "1" *) 
  (* C_PROBE678_TYPE = "1" *) 
  (* C_PROBE678_WIDTH = "1" *) 
  (* C_PROBE679_MU_CNT = "1" *) 
  (* C_PROBE679_TYPE = "1" *) 
  (* C_PROBE679_WIDTH = "1" *) 
  (* C_PROBE67_MU_CNT = "1" *) 
  (* C_PROBE67_TYPE = "1" *) 
  (* C_PROBE67_WIDTH = "1" *) 
  (* C_PROBE680_MU_CNT = "1" *) 
  (* C_PROBE680_TYPE = "1" *) 
  (* C_PROBE680_WIDTH = "1" *) 
  (* C_PROBE681_MU_CNT = "1" *) 
  (* C_PROBE681_TYPE = "1" *) 
  (* C_PROBE681_WIDTH = "1" *) 
  (* C_PROBE682_MU_CNT = "1" *) 
  (* C_PROBE682_TYPE = "1" *) 
  (* C_PROBE682_WIDTH = "1" *) 
  (* C_PROBE683_MU_CNT = "1" *) 
  (* C_PROBE683_TYPE = "1" *) 
  (* C_PROBE683_WIDTH = "1" *) 
  (* C_PROBE684_MU_CNT = "1" *) 
  (* C_PROBE684_TYPE = "1" *) 
  (* C_PROBE684_WIDTH = "1" *) 
  (* C_PROBE685_MU_CNT = "1" *) 
  (* C_PROBE685_TYPE = "1" *) 
  (* C_PROBE685_WIDTH = "1" *) 
  (* C_PROBE686_MU_CNT = "1" *) 
  (* C_PROBE686_TYPE = "1" *) 
  (* C_PROBE686_WIDTH = "1" *) 
  (* C_PROBE687_MU_CNT = "1" *) 
  (* C_PROBE687_TYPE = "1" *) 
  (* C_PROBE687_WIDTH = "1" *) 
  (* C_PROBE688_MU_CNT = "1" *) 
  (* C_PROBE688_TYPE = "1" *) 
  (* C_PROBE688_WIDTH = "1" *) 
  (* C_PROBE689_MU_CNT = "1" *) 
  (* C_PROBE689_TYPE = "1" *) 
  (* C_PROBE689_WIDTH = "1" *) 
  (* C_PROBE68_MU_CNT = "1" *) 
  (* C_PROBE68_TYPE = "1" *) 
  (* C_PROBE68_WIDTH = "1" *) 
  (* C_PROBE690_MU_CNT = "1" *) 
  (* C_PROBE690_TYPE = "1" *) 
  (* C_PROBE690_WIDTH = "1" *) 
  (* C_PROBE691_MU_CNT = "1" *) 
  (* C_PROBE691_TYPE = "1" *) 
  (* C_PROBE691_WIDTH = "1" *) 
  (* C_PROBE692_MU_CNT = "1" *) 
  (* C_PROBE692_TYPE = "1" *) 
  (* C_PROBE692_WIDTH = "1" *) 
  (* C_PROBE693_MU_CNT = "1" *) 
  (* C_PROBE693_TYPE = "1" *) 
  (* C_PROBE693_WIDTH = "1" *) 
  (* C_PROBE694_MU_CNT = "1" *) 
  (* C_PROBE694_TYPE = "1" *) 
  (* C_PROBE694_WIDTH = "1" *) 
  (* C_PROBE695_MU_CNT = "1" *) 
  (* C_PROBE695_TYPE = "1" *) 
  (* C_PROBE695_WIDTH = "1" *) 
  (* C_PROBE696_MU_CNT = "1" *) 
  (* C_PROBE696_TYPE = "1" *) 
  (* C_PROBE696_WIDTH = "1" *) 
  (* C_PROBE697_MU_CNT = "1" *) 
  (* C_PROBE697_TYPE = "1" *) 
  (* C_PROBE697_WIDTH = "1" *) 
  (* C_PROBE698_MU_CNT = "1" *) 
  (* C_PROBE698_TYPE = "1" *) 
  (* C_PROBE698_WIDTH = "1" *) 
  (* C_PROBE699_MU_CNT = "1" *) 
  (* C_PROBE699_TYPE = "1" *) 
  (* C_PROBE699_WIDTH = "1" *) 
  (* C_PROBE69_MU_CNT = "1" *) 
  (* C_PROBE69_TYPE = "1" *) 
  (* C_PROBE69_WIDTH = "1" *) 
  (* C_PROBE6_MU_CNT = "1" *) 
  (* C_PROBE6_TYPE = "1" *) 
  (* C_PROBE6_WIDTH = "1" *) 
  (* C_PROBE700_MU_CNT = "1" *) 
  (* C_PROBE700_TYPE = "1" *) 
  (* C_PROBE700_WIDTH = "1" *) 
  (* C_PROBE701_MU_CNT = "1" *) 
  (* C_PROBE701_TYPE = "1" *) 
  (* C_PROBE701_WIDTH = "1" *) 
  (* C_PROBE702_MU_CNT = "1" *) 
  (* C_PROBE702_TYPE = "1" *) 
  (* C_PROBE702_WIDTH = "1" *) 
  (* C_PROBE703_MU_CNT = "1" *) 
  (* C_PROBE703_TYPE = "1" *) 
  (* C_PROBE703_WIDTH = "1" *) 
  (* C_PROBE704_MU_CNT = "1" *) 
  (* C_PROBE704_TYPE = "1" *) 
  (* C_PROBE704_WIDTH = "1" *) 
  (* C_PROBE705_MU_CNT = "1" *) 
  (* C_PROBE705_TYPE = "1" *) 
  (* C_PROBE705_WIDTH = "1" *) 
  (* C_PROBE706_MU_CNT = "1" *) 
  (* C_PROBE706_TYPE = "1" *) 
  (* C_PROBE706_WIDTH = "1" *) 
  (* C_PROBE707_MU_CNT = "1" *) 
  (* C_PROBE707_TYPE = "1" *) 
  (* C_PROBE707_WIDTH = "1" *) 
  (* C_PROBE708_MU_CNT = "1" *) 
  (* C_PROBE708_TYPE = "1" *) 
  (* C_PROBE708_WIDTH = "1" *) 
  (* C_PROBE709_MU_CNT = "1" *) 
  (* C_PROBE709_TYPE = "1" *) 
  (* C_PROBE709_WIDTH = "1" *) 
  (* C_PROBE70_MU_CNT = "1" *) 
  (* C_PROBE70_TYPE = "1" *) 
  (* C_PROBE70_WIDTH = "1" *) 
  (* C_PROBE710_MU_CNT = "1" *) 
  (* C_PROBE710_TYPE = "1" *) 
  (* C_PROBE710_WIDTH = "1" *) 
  (* C_PROBE711_MU_CNT = "1" *) 
  (* C_PROBE711_TYPE = "1" *) 
  (* C_PROBE711_WIDTH = "1" *) 
  (* C_PROBE712_MU_CNT = "1" *) 
  (* C_PROBE712_TYPE = "1" *) 
  (* C_PROBE712_WIDTH = "1" *) 
  (* C_PROBE713_MU_CNT = "1" *) 
  (* C_PROBE713_TYPE = "1" *) 
  (* C_PROBE713_WIDTH = "1" *) 
  (* C_PROBE714_MU_CNT = "1" *) 
  (* C_PROBE714_TYPE = "1" *) 
  (* C_PROBE714_WIDTH = "1" *) 
  (* C_PROBE715_MU_CNT = "1" *) 
  (* C_PROBE715_TYPE = "1" *) 
  (* C_PROBE715_WIDTH = "1" *) 
  (* C_PROBE716_MU_CNT = "1" *) 
  (* C_PROBE716_TYPE = "1" *) 
  (* C_PROBE716_WIDTH = "1" *) 
  (* C_PROBE717_MU_CNT = "1" *) 
  (* C_PROBE717_TYPE = "1" *) 
  (* C_PROBE717_WIDTH = "1" *) 
  (* C_PROBE718_MU_CNT = "1" *) 
  (* C_PROBE718_TYPE = "1" *) 
  (* C_PROBE718_WIDTH = "1" *) 
  (* C_PROBE719_MU_CNT = "1" *) 
  (* C_PROBE719_TYPE = "1" *) 
  (* C_PROBE719_WIDTH = "1" *) 
  (* C_PROBE71_MU_CNT = "1" *) 
  (* C_PROBE71_TYPE = "1" *) 
  (* C_PROBE71_WIDTH = "1" *) 
  (* C_PROBE720_MU_CNT = "1" *) 
  (* C_PROBE720_TYPE = "1" *) 
  (* C_PROBE720_WIDTH = "1" *) 
  (* C_PROBE721_MU_CNT = "1" *) 
  (* C_PROBE721_TYPE = "1" *) 
  (* C_PROBE721_WIDTH = "1" *) 
  (* C_PROBE722_MU_CNT = "1" *) 
  (* C_PROBE722_TYPE = "1" *) 
  (* C_PROBE722_WIDTH = "1" *) 
  (* C_PROBE723_MU_CNT = "1" *) 
  (* C_PROBE723_TYPE = "1" *) 
  (* C_PROBE723_WIDTH = "1" *) 
  (* C_PROBE724_MU_CNT = "1" *) 
  (* C_PROBE724_TYPE = "1" *) 
  (* C_PROBE724_WIDTH = "1" *) 
  (* C_PROBE725_MU_CNT = "1" *) 
  (* C_PROBE725_TYPE = "1" *) 
  (* C_PROBE725_WIDTH = "1" *) 
  (* C_PROBE726_MU_CNT = "1" *) 
  (* C_PROBE726_TYPE = "1" *) 
  (* C_PROBE726_WIDTH = "1" *) 
  (* C_PROBE727_MU_CNT = "1" *) 
  (* C_PROBE727_TYPE = "1" *) 
  (* C_PROBE727_WIDTH = "1" *) 
  (* C_PROBE728_MU_CNT = "1" *) 
  (* C_PROBE728_TYPE = "1" *) 
  (* C_PROBE728_WIDTH = "1" *) 
  (* C_PROBE729_MU_CNT = "1" *) 
  (* C_PROBE729_TYPE = "1" *) 
  (* C_PROBE729_WIDTH = "1" *) 
  (* C_PROBE72_MU_CNT = "1" *) 
  (* C_PROBE72_TYPE = "1" *) 
  (* C_PROBE72_WIDTH = "1" *) 
  (* C_PROBE730_MU_CNT = "1" *) 
  (* C_PROBE730_TYPE = "1" *) 
  (* C_PROBE730_WIDTH = "1" *) 
  (* C_PROBE731_MU_CNT = "1" *) 
  (* C_PROBE731_TYPE = "1" *) 
  (* C_PROBE731_WIDTH = "1" *) 
  (* C_PROBE732_MU_CNT = "1" *) 
  (* C_PROBE732_TYPE = "1" *) 
  (* C_PROBE732_WIDTH = "1" *) 
  (* C_PROBE733_MU_CNT = "1" *) 
  (* C_PROBE733_TYPE = "1" *) 
  (* C_PROBE733_WIDTH = "1" *) 
  (* C_PROBE734_MU_CNT = "1" *) 
  (* C_PROBE734_TYPE = "1" *) 
  (* C_PROBE734_WIDTH = "1" *) 
  (* C_PROBE735_MU_CNT = "1" *) 
  (* C_PROBE735_TYPE = "1" *) 
  (* C_PROBE735_WIDTH = "1" *) 
  (* C_PROBE736_MU_CNT = "1" *) 
  (* C_PROBE736_TYPE = "1" *) 
  (* C_PROBE736_WIDTH = "1" *) 
  (* C_PROBE737_MU_CNT = "1" *) 
  (* C_PROBE737_TYPE = "1" *) 
  (* C_PROBE737_WIDTH = "1" *) 
  (* C_PROBE738_MU_CNT = "1" *) 
  (* C_PROBE738_TYPE = "1" *) 
  (* C_PROBE738_WIDTH = "1" *) 
  (* C_PROBE739_MU_CNT = "1" *) 
  (* C_PROBE739_TYPE = "1" *) 
  (* C_PROBE739_WIDTH = "1" *) 
  (* C_PROBE73_MU_CNT = "1" *) 
  (* C_PROBE73_TYPE = "1" *) 
  (* C_PROBE73_WIDTH = "1" *) 
  (* C_PROBE740_MU_CNT = "1" *) 
  (* C_PROBE740_TYPE = "1" *) 
  (* C_PROBE740_WIDTH = "1" *) 
  (* C_PROBE741_MU_CNT = "1" *) 
  (* C_PROBE741_TYPE = "1" *) 
  (* C_PROBE741_WIDTH = "1" *) 
  (* C_PROBE742_MU_CNT = "1" *) 
  (* C_PROBE742_TYPE = "1" *) 
  (* C_PROBE742_WIDTH = "1" *) 
  (* C_PROBE743_MU_CNT = "1" *) 
  (* C_PROBE743_TYPE = "1" *) 
  (* C_PROBE743_WIDTH = "1" *) 
  (* C_PROBE744_MU_CNT = "1" *) 
  (* C_PROBE744_TYPE = "1" *) 
  (* C_PROBE744_WIDTH = "1" *) 
  (* C_PROBE745_MU_CNT = "1" *) 
  (* C_PROBE745_TYPE = "1" *) 
  (* C_PROBE745_WIDTH = "1" *) 
  (* C_PROBE746_MU_CNT = "1" *) 
  (* C_PROBE746_TYPE = "1" *) 
  (* C_PROBE746_WIDTH = "1" *) 
  (* C_PROBE747_MU_CNT = "1" *) 
  (* C_PROBE747_TYPE = "1" *) 
  (* C_PROBE747_WIDTH = "1" *) 
  (* C_PROBE748_MU_CNT = "1" *) 
  (* C_PROBE748_TYPE = "1" *) 
  (* C_PROBE748_WIDTH = "1" *) 
  (* C_PROBE749_MU_CNT = "1" *) 
  (* C_PROBE749_TYPE = "1" *) 
  (* C_PROBE749_WIDTH = "1" *) 
  (* C_PROBE74_MU_CNT = "1" *) 
  (* C_PROBE74_TYPE = "1" *) 
  (* C_PROBE74_WIDTH = "1" *) 
  (* C_PROBE750_MU_CNT = "1" *) 
  (* C_PROBE750_TYPE = "1" *) 
  (* C_PROBE750_WIDTH = "1" *) 
  (* C_PROBE751_MU_CNT = "1" *) 
  (* C_PROBE751_TYPE = "1" *) 
  (* C_PROBE751_WIDTH = "1" *) 
  (* C_PROBE752_MU_CNT = "1" *) 
  (* C_PROBE752_TYPE = "1" *) 
  (* C_PROBE752_WIDTH = "1" *) 
  (* C_PROBE753_MU_CNT = "1" *) 
  (* C_PROBE753_TYPE = "1" *) 
  (* C_PROBE753_WIDTH = "1" *) 
  (* C_PROBE754_MU_CNT = "1" *) 
  (* C_PROBE754_TYPE = "1" *) 
  (* C_PROBE754_WIDTH = "1" *) 
  (* C_PROBE755_MU_CNT = "1" *) 
  (* C_PROBE755_TYPE = "1" *) 
  (* C_PROBE755_WIDTH = "1" *) 
  (* C_PROBE756_MU_CNT = "1" *) 
  (* C_PROBE756_TYPE = "1" *) 
  (* C_PROBE756_WIDTH = "1" *) 
  (* C_PROBE757_MU_CNT = "1" *) 
  (* C_PROBE757_TYPE = "1" *) 
  (* C_PROBE757_WIDTH = "1" *) 
  (* C_PROBE758_MU_CNT = "1" *) 
  (* C_PROBE758_TYPE = "1" *) 
  (* C_PROBE758_WIDTH = "1" *) 
  (* C_PROBE759_MU_CNT = "1" *) 
  (* C_PROBE759_TYPE = "1" *) 
  (* C_PROBE759_WIDTH = "1" *) 
  (* C_PROBE75_MU_CNT = "1" *) 
  (* C_PROBE75_TYPE = "1" *) 
  (* C_PROBE75_WIDTH = "1" *) 
  (* C_PROBE760_MU_CNT = "1" *) 
  (* C_PROBE760_TYPE = "1" *) 
  (* C_PROBE760_WIDTH = "1" *) 
  (* C_PROBE761_MU_CNT = "1" *) 
  (* C_PROBE761_TYPE = "1" *) 
  (* C_PROBE761_WIDTH = "1" *) 
  (* C_PROBE762_MU_CNT = "1" *) 
  (* C_PROBE762_TYPE = "1" *) 
  (* C_PROBE762_WIDTH = "1" *) 
  (* C_PROBE763_MU_CNT = "1" *) 
  (* C_PROBE763_TYPE = "1" *) 
  (* C_PROBE763_WIDTH = "1" *) 
  (* C_PROBE764_MU_CNT = "1" *) 
  (* C_PROBE764_TYPE = "1" *) 
  (* C_PROBE764_WIDTH = "1" *) 
  (* C_PROBE765_MU_CNT = "1" *) 
  (* C_PROBE765_TYPE = "1" *) 
  (* C_PROBE765_WIDTH = "1" *) 
  (* C_PROBE766_MU_CNT = "1" *) 
  (* C_PROBE766_TYPE = "1" *) 
  (* C_PROBE766_WIDTH = "1" *) 
  (* C_PROBE767_MU_CNT = "1" *) 
  (* C_PROBE767_TYPE = "1" *) 
  (* C_PROBE767_WIDTH = "1" *) 
  (* C_PROBE768_MU_CNT = "1" *) 
  (* C_PROBE768_TYPE = "1" *) 
  (* C_PROBE768_WIDTH = "1" *) 
  (* C_PROBE769_MU_CNT = "1" *) 
  (* C_PROBE769_TYPE = "1" *) 
  (* C_PROBE769_WIDTH = "1" *) 
  (* C_PROBE76_MU_CNT = "1" *) 
  (* C_PROBE76_TYPE = "1" *) 
  (* C_PROBE76_WIDTH = "1" *) 
  (* C_PROBE770_MU_CNT = "1" *) 
  (* C_PROBE770_TYPE = "1" *) 
  (* C_PROBE770_WIDTH = "1" *) 
  (* C_PROBE771_MU_CNT = "1" *) 
  (* C_PROBE771_TYPE = "1" *) 
  (* C_PROBE771_WIDTH = "1" *) 
  (* C_PROBE772_MU_CNT = "1" *) 
  (* C_PROBE772_TYPE = "1" *) 
  (* C_PROBE772_WIDTH = "1" *) 
  (* C_PROBE773_MU_CNT = "1" *) 
  (* C_PROBE773_TYPE = "1" *) 
  (* C_PROBE773_WIDTH = "1" *) 
  (* C_PROBE774_MU_CNT = "1" *) 
  (* C_PROBE774_TYPE = "1" *) 
  (* C_PROBE774_WIDTH = "1" *) 
  (* C_PROBE775_MU_CNT = "1" *) 
  (* C_PROBE775_TYPE = "1" *) 
  (* C_PROBE775_WIDTH = "1" *) 
  (* C_PROBE776_MU_CNT = "1" *) 
  (* C_PROBE776_TYPE = "1" *) 
  (* C_PROBE776_WIDTH = "1" *) 
  (* C_PROBE777_MU_CNT = "1" *) 
  (* C_PROBE777_TYPE = "1" *) 
  (* C_PROBE777_WIDTH = "1" *) 
  (* C_PROBE778_MU_CNT = "1" *) 
  (* C_PROBE778_TYPE = "1" *) 
  (* C_PROBE778_WIDTH = "1" *) 
  (* C_PROBE779_MU_CNT = "1" *) 
  (* C_PROBE779_TYPE = "1" *) 
  (* C_PROBE779_WIDTH = "1" *) 
  (* C_PROBE77_MU_CNT = "1" *) 
  (* C_PROBE77_TYPE = "1" *) 
  (* C_PROBE77_WIDTH = "1" *) 
  (* C_PROBE780_MU_CNT = "1" *) 
  (* C_PROBE780_TYPE = "1" *) 
  (* C_PROBE780_WIDTH = "1" *) 
  (* C_PROBE781_MU_CNT = "1" *) 
  (* C_PROBE781_TYPE = "1" *) 
  (* C_PROBE781_WIDTH = "1" *) 
  (* C_PROBE782_MU_CNT = "1" *) 
  (* C_PROBE782_TYPE = "1" *) 
  (* C_PROBE782_WIDTH = "1" *) 
  (* C_PROBE783_MU_CNT = "1" *) 
  (* C_PROBE783_TYPE = "1" *) 
  (* C_PROBE783_WIDTH = "1" *) 
  (* C_PROBE784_MU_CNT = "1" *) 
  (* C_PROBE784_TYPE = "1" *) 
  (* C_PROBE784_WIDTH = "1" *) 
  (* C_PROBE785_MU_CNT = "1" *) 
  (* C_PROBE785_TYPE = "1" *) 
  (* C_PROBE785_WIDTH = "1" *) 
  (* C_PROBE786_MU_CNT = "1" *) 
  (* C_PROBE786_TYPE = "1" *) 
  (* C_PROBE786_WIDTH = "1" *) 
  (* C_PROBE787_MU_CNT = "1" *) 
  (* C_PROBE787_TYPE = "1" *) 
  (* C_PROBE787_WIDTH = "1" *) 
  (* C_PROBE788_MU_CNT = "1" *) 
  (* C_PROBE788_TYPE = "1" *) 
  (* C_PROBE788_WIDTH = "1" *) 
  (* C_PROBE789_MU_CNT = "1" *) 
  (* C_PROBE789_TYPE = "1" *) 
  (* C_PROBE789_WIDTH = "1" *) 
  (* C_PROBE78_MU_CNT = "1" *) 
  (* C_PROBE78_TYPE = "1" *) 
  (* C_PROBE78_WIDTH = "1" *) 
  (* C_PROBE790_MU_CNT = "1" *) 
  (* C_PROBE790_TYPE = "1" *) 
  (* C_PROBE790_WIDTH = "1" *) 
  (* C_PROBE791_MU_CNT = "1" *) 
  (* C_PROBE791_TYPE = "1" *) 
  (* C_PROBE791_WIDTH = "1" *) 
  (* C_PROBE792_MU_CNT = "1" *) 
  (* C_PROBE792_TYPE = "1" *) 
  (* C_PROBE792_WIDTH = "1" *) 
  (* C_PROBE793_MU_CNT = "1" *) 
  (* C_PROBE793_TYPE = "1" *) 
  (* C_PROBE793_WIDTH = "1" *) 
  (* C_PROBE794_MU_CNT = "1" *) 
  (* C_PROBE794_TYPE = "1" *) 
  (* C_PROBE794_WIDTH = "1" *) 
  (* C_PROBE795_MU_CNT = "1" *) 
  (* C_PROBE795_TYPE = "1" *) 
  (* C_PROBE795_WIDTH = "1" *) 
  (* C_PROBE796_MU_CNT = "1" *) 
  (* C_PROBE796_TYPE = "1" *) 
  (* C_PROBE796_WIDTH = "1" *) 
  (* C_PROBE797_MU_CNT = "1" *) 
  (* C_PROBE797_TYPE = "1" *) 
  (* C_PROBE797_WIDTH = "1" *) 
  (* C_PROBE798_MU_CNT = "1" *) 
  (* C_PROBE798_TYPE = "1" *) 
  (* C_PROBE798_WIDTH = "1" *) 
  (* C_PROBE799_MU_CNT = "1" *) 
  (* C_PROBE799_TYPE = "1" *) 
  (* C_PROBE799_WIDTH = "1" *) 
  (* C_PROBE79_MU_CNT = "1" *) 
  (* C_PROBE79_TYPE = "1" *) 
  (* C_PROBE79_WIDTH = "1" *) 
  (* C_PROBE7_MU_CNT = "1" *) 
  (* C_PROBE7_TYPE = "1" *) 
  (* C_PROBE7_WIDTH = "1" *) 
  (* C_PROBE800_MU_CNT = "1" *) 
  (* C_PROBE800_TYPE = "1" *) 
  (* C_PROBE800_WIDTH = "1" *) 
  (* C_PROBE801_MU_CNT = "1" *) 
  (* C_PROBE801_TYPE = "1" *) 
  (* C_PROBE801_WIDTH = "1" *) 
  (* C_PROBE802_MU_CNT = "1" *) 
  (* C_PROBE802_TYPE = "1" *) 
  (* C_PROBE802_WIDTH = "1" *) 
  (* C_PROBE803_MU_CNT = "1" *) 
  (* C_PROBE803_TYPE = "1" *) 
  (* C_PROBE803_WIDTH = "1" *) 
  (* C_PROBE804_MU_CNT = "1" *) 
  (* C_PROBE804_TYPE = "1" *) 
  (* C_PROBE804_WIDTH = "1" *) 
  (* C_PROBE805_MU_CNT = "1" *) 
  (* C_PROBE805_TYPE = "1" *) 
  (* C_PROBE805_WIDTH = "1" *) 
  (* C_PROBE806_MU_CNT = "1" *) 
  (* C_PROBE806_TYPE = "1" *) 
  (* C_PROBE806_WIDTH = "1" *) 
  (* C_PROBE807_MU_CNT = "1" *) 
  (* C_PROBE807_TYPE = "1" *) 
  (* C_PROBE807_WIDTH = "1" *) 
  (* C_PROBE808_MU_CNT = "1" *) 
  (* C_PROBE808_TYPE = "1" *) 
  (* C_PROBE808_WIDTH = "1" *) 
  (* C_PROBE809_MU_CNT = "1" *) 
  (* C_PROBE809_TYPE = "1" *) 
  (* C_PROBE809_WIDTH = "1" *) 
  (* C_PROBE80_MU_CNT = "1" *) 
  (* C_PROBE80_TYPE = "1" *) 
  (* C_PROBE80_WIDTH = "1" *) 
  (* C_PROBE810_MU_CNT = "1" *) 
  (* C_PROBE810_TYPE = "1" *) 
  (* C_PROBE810_WIDTH = "1" *) 
  (* C_PROBE811_MU_CNT = "1" *) 
  (* C_PROBE811_TYPE = "1" *) 
  (* C_PROBE811_WIDTH = "1" *) 
  (* C_PROBE812_MU_CNT = "1" *) 
  (* C_PROBE812_TYPE = "1" *) 
  (* C_PROBE812_WIDTH = "1" *) 
  (* C_PROBE813_MU_CNT = "1" *) 
  (* C_PROBE813_TYPE = "1" *) 
  (* C_PROBE813_WIDTH = "1" *) 
  (* C_PROBE814_MU_CNT = "1" *) 
  (* C_PROBE814_TYPE = "1" *) 
  (* C_PROBE814_WIDTH = "1" *) 
  (* C_PROBE815_MU_CNT = "1" *) 
  (* C_PROBE815_TYPE = "1" *) 
  (* C_PROBE815_WIDTH = "1" *) 
  (* C_PROBE816_MU_CNT = "1" *) 
  (* C_PROBE816_TYPE = "1" *) 
  (* C_PROBE816_WIDTH = "1" *) 
  (* C_PROBE817_MU_CNT = "1" *) 
  (* C_PROBE817_TYPE = "1" *) 
  (* C_PROBE817_WIDTH = "1" *) 
  (* C_PROBE818_MU_CNT = "1" *) 
  (* C_PROBE818_TYPE = "1" *) 
  (* C_PROBE818_WIDTH = "1" *) 
  (* C_PROBE819_MU_CNT = "1" *) 
  (* C_PROBE819_TYPE = "1" *) 
  (* C_PROBE819_WIDTH = "1" *) 
  (* C_PROBE81_MU_CNT = "1" *) 
  (* C_PROBE81_TYPE = "1" *) 
  (* C_PROBE81_WIDTH = "1" *) 
  (* C_PROBE820_MU_CNT = "1" *) 
  (* C_PROBE820_TYPE = "1" *) 
  (* C_PROBE820_WIDTH = "1" *) 
  (* C_PROBE821_MU_CNT = "1" *) 
  (* C_PROBE821_TYPE = "1" *) 
  (* C_PROBE821_WIDTH = "1" *) 
  (* C_PROBE822_MU_CNT = "1" *) 
  (* C_PROBE822_TYPE = "1" *) 
  (* C_PROBE822_WIDTH = "1" *) 
  (* C_PROBE823_MU_CNT = "1" *) 
  (* C_PROBE823_TYPE = "1" *) 
  (* C_PROBE823_WIDTH = "1" *) 
  (* C_PROBE824_MU_CNT = "1" *) 
  (* C_PROBE824_TYPE = "1" *) 
  (* C_PROBE824_WIDTH = "1" *) 
  (* C_PROBE825_MU_CNT = "1" *) 
  (* C_PROBE825_TYPE = "1" *) 
  (* C_PROBE825_WIDTH = "1" *) 
  (* C_PROBE826_MU_CNT = "1" *) 
  (* C_PROBE826_TYPE = "1" *) 
  (* C_PROBE826_WIDTH = "1" *) 
  (* C_PROBE827_MU_CNT = "1" *) 
  (* C_PROBE827_TYPE = "1" *) 
  (* C_PROBE827_WIDTH = "1" *) 
  (* C_PROBE828_MU_CNT = "1" *) 
  (* C_PROBE828_TYPE = "1" *) 
  (* C_PROBE828_WIDTH = "1" *) 
  (* C_PROBE829_MU_CNT = "1" *) 
  (* C_PROBE829_TYPE = "1" *) 
  (* C_PROBE829_WIDTH = "1" *) 
  (* C_PROBE82_MU_CNT = "1" *) 
  (* C_PROBE82_TYPE = "1" *) 
  (* C_PROBE82_WIDTH = "1" *) 
  (* C_PROBE830_MU_CNT = "1" *) 
  (* C_PROBE830_TYPE = "1" *) 
  (* C_PROBE830_WIDTH = "1" *) 
  (* C_PROBE831_MU_CNT = "1" *) 
  (* C_PROBE831_TYPE = "1" *) 
  (* C_PROBE831_WIDTH = "1" *) 
  (* C_PROBE832_MU_CNT = "1" *) 
  (* C_PROBE832_TYPE = "1" *) 
  (* C_PROBE832_WIDTH = "1" *) 
  (* C_PROBE833_MU_CNT = "1" *) 
  (* C_PROBE833_TYPE = "1" *) 
  (* C_PROBE833_WIDTH = "1" *) 
  (* C_PROBE834_MU_CNT = "1" *) 
  (* C_PROBE834_TYPE = "1" *) 
  (* C_PROBE834_WIDTH = "1" *) 
  (* C_PROBE835_MU_CNT = "1" *) 
  (* C_PROBE835_TYPE = "1" *) 
  (* C_PROBE835_WIDTH = "1" *) 
  (* C_PROBE836_MU_CNT = "1" *) 
  (* C_PROBE836_TYPE = "1" *) 
  (* C_PROBE836_WIDTH = "1" *) 
  (* C_PROBE837_MU_CNT = "1" *) 
  (* C_PROBE837_TYPE = "1" *) 
  (* C_PROBE837_WIDTH = "1" *) 
  (* C_PROBE838_MU_CNT = "1" *) 
  (* C_PROBE838_TYPE = "1" *) 
  (* C_PROBE838_WIDTH = "1" *) 
  (* C_PROBE839_MU_CNT = "1" *) 
  (* C_PROBE839_TYPE = "1" *) 
  (* C_PROBE839_WIDTH = "1" *) 
  (* C_PROBE83_MU_CNT = "1" *) 
  (* C_PROBE83_TYPE = "1" *) 
  (* C_PROBE83_WIDTH = "1" *) 
  (* C_PROBE840_MU_CNT = "1" *) 
  (* C_PROBE840_TYPE = "1" *) 
  (* C_PROBE840_WIDTH = "1" *) 
  (* C_PROBE841_MU_CNT = "1" *) 
  (* C_PROBE841_TYPE = "1" *) 
  (* C_PROBE841_WIDTH = "1" *) 
  (* C_PROBE842_MU_CNT = "1" *) 
  (* C_PROBE842_TYPE = "1" *) 
  (* C_PROBE842_WIDTH = "1" *) 
  (* C_PROBE843_MU_CNT = "1" *) 
  (* C_PROBE843_TYPE = "1" *) 
  (* C_PROBE843_WIDTH = "1" *) 
  (* C_PROBE844_MU_CNT = "1" *) 
  (* C_PROBE844_TYPE = "1" *) 
  (* C_PROBE844_WIDTH = "1" *) 
  (* C_PROBE845_MU_CNT = "1" *) 
  (* C_PROBE845_TYPE = "1" *) 
  (* C_PROBE845_WIDTH = "1" *) 
  (* C_PROBE846_MU_CNT = "1" *) 
  (* C_PROBE846_TYPE = "1" *) 
  (* C_PROBE846_WIDTH = "1" *) 
  (* C_PROBE847_MU_CNT = "1" *) 
  (* C_PROBE847_TYPE = "1" *) 
  (* C_PROBE847_WIDTH = "1" *) 
  (* C_PROBE848_MU_CNT = "1" *) 
  (* C_PROBE848_TYPE = "1" *) 
  (* C_PROBE848_WIDTH = "1" *) 
  (* C_PROBE849_MU_CNT = "1" *) 
  (* C_PROBE849_TYPE = "1" *) 
  (* C_PROBE849_WIDTH = "1" *) 
  (* C_PROBE84_MU_CNT = "1" *) 
  (* C_PROBE84_TYPE = "1" *) 
  (* C_PROBE84_WIDTH = "1" *) 
  (* C_PROBE850_MU_CNT = "1" *) 
  (* C_PROBE850_TYPE = "1" *) 
  (* C_PROBE850_WIDTH = "1" *) 
  (* C_PROBE851_MU_CNT = "1" *) 
  (* C_PROBE851_TYPE = "1" *) 
  (* C_PROBE851_WIDTH = "1" *) 
  (* C_PROBE852_MU_CNT = "1" *) 
  (* C_PROBE852_TYPE = "1" *) 
  (* C_PROBE852_WIDTH = "1" *) 
  (* C_PROBE853_MU_CNT = "1" *) 
  (* C_PROBE853_TYPE = "1" *) 
  (* C_PROBE853_WIDTH = "1" *) 
  (* C_PROBE854_MU_CNT = "1" *) 
  (* C_PROBE854_TYPE = "1" *) 
  (* C_PROBE854_WIDTH = "1" *) 
  (* C_PROBE855_MU_CNT = "1" *) 
  (* C_PROBE855_TYPE = "1" *) 
  (* C_PROBE855_WIDTH = "1" *) 
  (* C_PROBE856_MU_CNT = "1" *) 
  (* C_PROBE856_TYPE = "1" *) 
  (* C_PROBE856_WIDTH = "1" *) 
  (* C_PROBE857_MU_CNT = "1" *) 
  (* C_PROBE857_TYPE = "1" *) 
  (* C_PROBE857_WIDTH = "1" *) 
  (* C_PROBE858_MU_CNT = "1" *) 
  (* C_PROBE858_TYPE = "1" *) 
  (* C_PROBE858_WIDTH = "1" *) 
  (* C_PROBE859_MU_CNT = "1" *) 
  (* C_PROBE859_TYPE = "1" *) 
  (* C_PROBE859_WIDTH = "1" *) 
  (* C_PROBE85_MU_CNT = "1" *) 
  (* C_PROBE85_TYPE = "1" *) 
  (* C_PROBE85_WIDTH = "1" *) 
  (* C_PROBE860_MU_CNT = "1" *) 
  (* C_PROBE860_TYPE = "1" *) 
  (* C_PROBE860_WIDTH = "1" *) 
  (* C_PROBE861_MU_CNT = "1" *) 
  (* C_PROBE861_TYPE = "1" *) 
  (* C_PROBE861_WIDTH = "1" *) 
  (* C_PROBE862_MU_CNT = "1" *) 
  (* C_PROBE862_TYPE = "1" *) 
  (* C_PROBE862_WIDTH = "1" *) 
  (* C_PROBE863_MU_CNT = "1" *) 
  (* C_PROBE863_TYPE = "1" *) 
  (* C_PROBE863_WIDTH = "1" *) 
  (* C_PROBE864_MU_CNT = "1" *) 
  (* C_PROBE864_TYPE = "1" *) 
  (* C_PROBE864_WIDTH = "1" *) 
  (* C_PROBE865_MU_CNT = "1" *) 
  (* C_PROBE865_TYPE = "1" *) 
  (* C_PROBE865_WIDTH = "1" *) 
  (* C_PROBE866_MU_CNT = "1" *) 
  (* C_PROBE866_TYPE = "1" *) 
  (* C_PROBE866_WIDTH = "1" *) 
  (* C_PROBE867_MU_CNT = "1" *) 
  (* C_PROBE867_TYPE = "1" *) 
  (* C_PROBE867_WIDTH = "1" *) 
  (* C_PROBE868_MU_CNT = "1" *) 
  (* C_PROBE868_TYPE = "1" *) 
  (* C_PROBE868_WIDTH = "1" *) 
  (* C_PROBE869_MU_CNT = "1" *) 
  (* C_PROBE869_TYPE = "1" *) 
  (* C_PROBE869_WIDTH = "1" *) 
  (* C_PROBE86_MU_CNT = "1" *) 
  (* C_PROBE86_TYPE = "1" *) 
  (* C_PROBE86_WIDTH = "1" *) 
  (* C_PROBE870_MU_CNT = "1" *) 
  (* C_PROBE870_TYPE = "1" *) 
  (* C_PROBE870_WIDTH = "1" *) 
  (* C_PROBE871_MU_CNT = "1" *) 
  (* C_PROBE871_TYPE = "1" *) 
  (* C_PROBE871_WIDTH = "1" *) 
  (* C_PROBE872_MU_CNT = "1" *) 
  (* C_PROBE872_TYPE = "1" *) 
  (* C_PROBE872_WIDTH = "1" *) 
  (* C_PROBE873_MU_CNT = "1" *) 
  (* C_PROBE873_TYPE = "1" *) 
  (* C_PROBE873_WIDTH = "1" *) 
  (* C_PROBE874_MU_CNT = "1" *) 
  (* C_PROBE874_TYPE = "1" *) 
  (* C_PROBE874_WIDTH = "1" *) 
  (* C_PROBE875_MU_CNT = "1" *) 
  (* C_PROBE875_TYPE = "1" *) 
  (* C_PROBE875_WIDTH = "1" *) 
  (* C_PROBE876_MU_CNT = "1" *) 
  (* C_PROBE876_TYPE = "1" *) 
  (* C_PROBE876_WIDTH = "1" *) 
  (* C_PROBE877_MU_CNT = "1" *) 
  (* C_PROBE877_TYPE = "1" *) 
  (* C_PROBE877_WIDTH = "1" *) 
  (* C_PROBE878_MU_CNT = "1" *) 
  (* C_PROBE878_TYPE = "1" *) 
  (* C_PROBE878_WIDTH = "1" *) 
  (* C_PROBE879_MU_CNT = "1" *) 
  (* C_PROBE879_TYPE = "1" *) 
  (* C_PROBE879_WIDTH = "1" *) 
  (* C_PROBE87_MU_CNT = "1" *) 
  (* C_PROBE87_TYPE = "1" *) 
  (* C_PROBE87_WIDTH = "1" *) 
  (* C_PROBE880_MU_CNT = "1" *) 
  (* C_PROBE880_TYPE = "1" *) 
  (* C_PROBE880_WIDTH = "1" *) 
  (* C_PROBE881_MU_CNT = "1" *) 
  (* C_PROBE881_TYPE = "1" *) 
  (* C_PROBE881_WIDTH = "1" *) 
  (* C_PROBE882_MU_CNT = "1" *) 
  (* C_PROBE882_TYPE = "1" *) 
  (* C_PROBE882_WIDTH = "1" *) 
  (* C_PROBE883_MU_CNT = "1" *) 
  (* C_PROBE883_TYPE = "1" *) 
  (* C_PROBE883_WIDTH = "1" *) 
  (* C_PROBE884_MU_CNT = "1" *) 
  (* C_PROBE884_TYPE = "1" *) 
  (* C_PROBE884_WIDTH = "1" *) 
  (* C_PROBE885_MU_CNT = "1" *) 
  (* C_PROBE885_TYPE = "1" *) 
  (* C_PROBE885_WIDTH = "1" *) 
  (* C_PROBE886_MU_CNT = "1" *) 
  (* C_PROBE886_TYPE = "1" *) 
  (* C_PROBE886_WIDTH = "1" *) 
  (* C_PROBE887_MU_CNT = "1" *) 
  (* C_PROBE887_TYPE = "1" *) 
  (* C_PROBE887_WIDTH = "1" *) 
  (* C_PROBE888_MU_CNT = "1" *) 
  (* C_PROBE888_TYPE = "1" *) 
  (* C_PROBE888_WIDTH = "1" *) 
  (* C_PROBE889_MU_CNT = "1" *) 
  (* C_PROBE889_TYPE = "1" *) 
  (* C_PROBE889_WIDTH = "1" *) 
  (* C_PROBE88_MU_CNT = "1" *) 
  (* C_PROBE88_TYPE = "1" *) 
  (* C_PROBE88_WIDTH = "1" *) 
  (* C_PROBE890_MU_CNT = "1" *) 
  (* C_PROBE890_TYPE = "1" *) 
  (* C_PROBE890_WIDTH = "1" *) 
  (* C_PROBE891_MU_CNT = "1" *) 
  (* C_PROBE891_TYPE = "1" *) 
  (* C_PROBE891_WIDTH = "1" *) 
  (* C_PROBE892_MU_CNT = "1" *) 
  (* C_PROBE892_TYPE = "1" *) 
  (* C_PROBE892_WIDTH = "1" *) 
  (* C_PROBE893_MU_CNT = "1" *) 
  (* C_PROBE893_TYPE = "1" *) 
  (* C_PROBE893_WIDTH = "1" *) 
  (* C_PROBE894_MU_CNT = "1" *) 
  (* C_PROBE894_TYPE = "1" *) 
  (* C_PROBE894_WIDTH = "1" *) 
  (* C_PROBE895_MU_CNT = "1" *) 
  (* C_PROBE895_TYPE = "1" *) 
  (* C_PROBE895_WIDTH = "1" *) 
  (* C_PROBE896_MU_CNT = "1" *) 
  (* C_PROBE896_TYPE = "1" *) 
  (* C_PROBE896_WIDTH = "1" *) 
  (* C_PROBE897_MU_CNT = "1" *) 
  (* C_PROBE897_TYPE = "1" *) 
  (* C_PROBE897_WIDTH = "1" *) 
  (* C_PROBE898_MU_CNT = "1" *) 
  (* C_PROBE898_TYPE = "1" *) 
  (* C_PROBE898_WIDTH = "1" *) 
  (* C_PROBE899_MU_CNT = "1" *) 
  (* C_PROBE899_TYPE = "1" *) 
  (* C_PROBE899_WIDTH = "1" *) 
  (* C_PROBE89_MU_CNT = "1" *) 
  (* C_PROBE89_TYPE = "1" *) 
  (* C_PROBE89_WIDTH = "1" *) 
  (* C_PROBE8_MU_CNT = "1" *) 
  (* C_PROBE8_TYPE = "1" *) 
  (* C_PROBE8_WIDTH = "1" *) 
  (* C_PROBE900_MU_CNT = "1" *) 
  (* C_PROBE900_TYPE = "1" *) 
  (* C_PROBE900_WIDTH = "1" *) 
  (* C_PROBE901_MU_CNT = "1" *) 
  (* C_PROBE901_TYPE = "1" *) 
  (* C_PROBE901_WIDTH = "1" *) 
  (* C_PROBE902_MU_CNT = "1" *) 
  (* C_PROBE902_TYPE = "1" *) 
  (* C_PROBE902_WIDTH = "1" *) 
  (* C_PROBE903_MU_CNT = "1" *) 
  (* C_PROBE903_TYPE = "1" *) 
  (* C_PROBE903_WIDTH = "1" *) 
  (* C_PROBE904_MU_CNT = "1" *) 
  (* C_PROBE904_TYPE = "1" *) 
  (* C_PROBE904_WIDTH = "1" *) 
  (* C_PROBE905_MU_CNT = "1" *) 
  (* C_PROBE905_TYPE = "1" *) 
  (* C_PROBE905_WIDTH = "1" *) 
  (* C_PROBE906_MU_CNT = "1" *) 
  (* C_PROBE906_TYPE = "1" *) 
  (* C_PROBE906_WIDTH = "1" *) 
  (* C_PROBE907_MU_CNT = "1" *) 
  (* C_PROBE907_TYPE = "1" *) 
  (* C_PROBE907_WIDTH = "1" *) 
  (* C_PROBE908_MU_CNT = "1" *) 
  (* C_PROBE908_TYPE = "1" *) 
  (* C_PROBE908_WIDTH = "1" *) 
  (* C_PROBE909_MU_CNT = "1" *) 
  (* C_PROBE909_TYPE = "1" *) 
  (* C_PROBE909_WIDTH = "1" *) 
  (* C_PROBE90_MU_CNT = "1" *) 
  (* C_PROBE90_TYPE = "1" *) 
  (* C_PROBE90_WIDTH = "1" *) 
  (* C_PROBE910_MU_CNT = "1" *) 
  (* C_PROBE910_TYPE = "1" *) 
  (* C_PROBE910_WIDTH = "1" *) 
  (* C_PROBE911_MU_CNT = "1" *) 
  (* C_PROBE911_TYPE = "1" *) 
  (* C_PROBE911_WIDTH = "1" *) 
  (* C_PROBE912_MU_CNT = "1" *) 
  (* C_PROBE912_TYPE = "1" *) 
  (* C_PROBE912_WIDTH = "1" *) 
  (* C_PROBE913_MU_CNT = "1" *) 
  (* C_PROBE913_TYPE = "1" *) 
  (* C_PROBE913_WIDTH = "1" *) 
  (* C_PROBE914_MU_CNT = "1" *) 
  (* C_PROBE914_TYPE = "1" *) 
  (* C_PROBE914_WIDTH = "1" *) 
  (* C_PROBE915_MU_CNT = "1" *) 
  (* C_PROBE915_TYPE = "1" *) 
  (* C_PROBE915_WIDTH = "1" *) 
  (* C_PROBE916_MU_CNT = "1" *) 
  (* C_PROBE916_TYPE = "1" *) 
  (* C_PROBE916_WIDTH = "1" *) 
  (* C_PROBE917_MU_CNT = "1" *) 
  (* C_PROBE917_TYPE = "1" *) 
  (* C_PROBE917_WIDTH = "1" *) 
  (* C_PROBE918_MU_CNT = "1" *) 
  (* C_PROBE918_TYPE = "1" *) 
  (* C_PROBE918_WIDTH = "1" *) 
  (* C_PROBE919_MU_CNT = "1" *) 
  (* C_PROBE919_TYPE = "1" *) 
  (* C_PROBE919_WIDTH = "1" *) 
  (* C_PROBE91_MU_CNT = "1" *) 
  (* C_PROBE91_TYPE = "1" *) 
  (* C_PROBE91_WIDTH = "1" *) 
  (* C_PROBE920_MU_CNT = "1" *) 
  (* C_PROBE920_TYPE = "1" *) 
  (* C_PROBE920_WIDTH = "1" *) 
  (* C_PROBE921_MU_CNT = "1" *) 
  (* C_PROBE921_TYPE = "1" *) 
  (* C_PROBE921_WIDTH = "1" *) 
  (* C_PROBE922_MU_CNT = "1" *) 
  (* C_PROBE922_TYPE = "1" *) 
  (* C_PROBE922_WIDTH = "1" *) 
  (* C_PROBE923_MU_CNT = "1" *) 
  (* C_PROBE923_TYPE = "1" *) 
  (* C_PROBE923_WIDTH = "1" *) 
  (* C_PROBE924_MU_CNT = "1" *) 
  (* C_PROBE924_TYPE = "1" *) 
  (* C_PROBE924_WIDTH = "1" *) 
  (* C_PROBE925_MU_CNT = "1" *) 
  (* C_PROBE925_TYPE = "1" *) 
  (* C_PROBE925_WIDTH = "1" *) 
  (* C_PROBE926_MU_CNT = "1" *) 
  (* C_PROBE926_TYPE = "1" *) 
  (* C_PROBE926_WIDTH = "1" *) 
  (* C_PROBE927_MU_CNT = "1" *) 
  (* C_PROBE927_TYPE = "1" *) 
  (* C_PROBE927_WIDTH = "1" *) 
  (* C_PROBE928_MU_CNT = "1" *) 
  (* C_PROBE928_TYPE = "1" *) 
  (* C_PROBE928_WIDTH = "1" *) 
  (* C_PROBE929_MU_CNT = "1" *) 
  (* C_PROBE929_TYPE = "1" *) 
  (* C_PROBE929_WIDTH = "1" *) 
  (* C_PROBE92_MU_CNT = "1" *) 
  (* C_PROBE92_TYPE = "1" *) 
  (* C_PROBE92_WIDTH = "1" *) 
  (* C_PROBE930_MU_CNT = "1" *) 
  (* C_PROBE930_TYPE = "1" *) 
  (* C_PROBE930_WIDTH = "1" *) 
  (* C_PROBE931_MU_CNT = "1" *) 
  (* C_PROBE931_TYPE = "1" *) 
  (* C_PROBE931_WIDTH = "1" *) 
  (* C_PROBE932_MU_CNT = "1" *) 
  (* C_PROBE932_TYPE = "1" *) 
  (* C_PROBE932_WIDTH = "1" *) 
  (* C_PROBE933_MU_CNT = "1" *) 
  (* C_PROBE933_TYPE = "1" *) 
  (* C_PROBE933_WIDTH = "1" *) 
  (* C_PROBE934_MU_CNT = "1" *) 
  (* C_PROBE934_TYPE = "1" *) 
  (* C_PROBE934_WIDTH = "1" *) 
  (* C_PROBE935_MU_CNT = "1" *) 
  (* C_PROBE935_TYPE = "1" *) 
  (* C_PROBE935_WIDTH = "1" *) 
  (* C_PROBE936_MU_CNT = "1" *) 
  (* C_PROBE936_TYPE = "1" *) 
  (* C_PROBE936_WIDTH = "1" *) 
  (* C_PROBE937_MU_CNT = "1" *) 
  (* C_PROBE937_TYPE = "1" *) 
  (* C_PROBE937_WIDTH = "1" *) 
  (* C_PROBE938_MU_CNT = "1" *) 
  (* C_PROBE938_TYPE = "1" *) 
  (* C_PROBE938_WIDTH = "1" *) 
  (* C_PROBE939_MU_CNT = "1" *) 
  (* C_PROBE939_TYPE = "1" *) 
  (* C_PROBE939_WIDTH = "1" *) 
  (* C_PROBE93_MU_CNT = "1" *) 
  (* C_PROBE93_TYPE = "1" *) 
  (* C_PROBE93_WIDTH = "1" *) 
  (* C_PROBE940_MU_CNT = "1" *) 
  (* C_PROBE940_TYPE = "1" *) 
  (* C_PROBE940_WIDTH = "1" *) 
  (* C_PROBE941_MU_CNT = "1" *) 
  (* C_PROBE941_TYPE = "1" *) 
  (* C_PROBE941_WIDTH = "1" *) 
  (* C_PROBE942_MU_CNT = "1" *) 
  (* C_PROBE942_TYPE = "1" *) 
  (* C_PROBE942_WIDTH = "1" *) 
  (* C_PROBE943_MU_CNT = "1" *) 
  (* C_PROBE943_TYPE = "1" *) 
  (* C_PROBE943_WIDTH = "1" *) 
  (* C_PROBE944_MU_CNT = "1" *) 
  (* C_PROBE944_TYPE = "1" *) 
  (* C_PROBE944_WIDTH = "1" *) 
  (* C_PROBE945_MU_CNT = "1" *) 
  (* C_PROBE945_TYPE = "1" *) 
  (* C_PROBE945_WIDTH = "1" *) 
  (* C_PROBE946_MU_CNT = "1" *) 
  (* C_PROBE946_TYPE = "1" *) 
  (* C_PROBE946_WIDTH = "1" *) 
  (* C_PROBE947_MU_CNT = "1" *) 
  (* C_PROBE947_TYPE = "1" *) 
  (* C_PROBE947_WIDTH = "1" *) 
  (* C_PROBE948_MU_CNT = "1" *) 
  (* C_PROBE948_TYPE = "1" *) 
  (* C_PROBE948_WIDTH = "1" *) 
  (* C_PROBE949_MU_CNT = "1" *) 
  (* C_PROBE949_TYPE = "1" *) 
  (* C_PROBE949_WIDTH = "1" *) 
  (* C_PROBE94_MU_CNT = "1" *) 
  (* C_PROBE94_TYPE = "1" *) 
  (* C_PROBE94_WIDTH = "1" *) 
  (* C_PROBE950_MU_CNT = "1" *) 
  (* C_PROBE950_TYPE = "1" *) 
  (* C_PROBE950_WIDTH = "1" *) 
  (* C_PROBE951_MU_CNT = "1" *) 
  (* C_PROBE951_TYPE = "1" *) 
  (* C_PROBE951_WIDTH = "1" *) 
  (* C_PROBE952_MU_CNT = "1" *) 
  (* C_PROBE952_TYPE = "1" *) 
  (* C_PROBE952_WIDTH = "1" *) 
  (* C_PROBE953_MU_CNT = "1" *) 
  (* C_PROBE953_TYPE = "1" *) 
  (* C_PROBE953_WIDTH = "1" *) 
  (* C_PROBE954_MU_CNT = "1" *) 
  (* C_PROBE954_TYPE = "1" *) 
  (* C_PROBE954_WIDTH = "1" *) 
  (* C_PROBE955_MU_CNT = "1" *) 
  (* C_PROBE955_TYPE = "1" *) 
  (* C_PROBE955_WIDTH = "1" *) 
  (* C_PROBE956_MU_CNT = "1" *) 
  (* C_PROBE956_TYPE = "1" *) 
  (* C_PROBE956_WIDTH = "1" *) 
  (* C_PROBE957_MU_CNT = "1" *) 
  (* C_PROBE957_TYPE = "1" *) 
  (* C_PROBE957_WIDTH = "1" *) 
  (* C_PROBE958_MU_CNT = "1" *) 
  (* C_PROBE958_TYPE = "1" *) 
  (* C_PROBE958_WIDTH = "1" *) 
  (* C_PROBE959_MU_CNT = "1" *) 
  (* C_PROBE959_TYPE = "1" *) 
  (* C_PROBE959_WIDTH = "1" *) 
  (* C_PROBE95_MU_CNT = "1" *) 
  (* C_PROBE95_TYPE = "1" *) 
  (* C_PROBE95_WIDTH = "1" *) 
  (* C_PROBE960_MU_CNT = "1" *) 
  (* C_PROBE960_TYPE = "1" *) 
  (* C_PROBE960_WIDTH = "1" *) 
  (* C_PROBE961_MU_CNT = "1" *) 
  (* C_PROBE961_TYPE = "1" *) 
  (* C_PROBE961_WIDTH = "1" *) 
  (* C_PROBE962_MU_CNT = "1" *) 
  (* C_PROBE962_TYPE = "1" *) 
  (* C_PROBE962_WIDTH = "1" *) 
  (* C_PROBE963_MU_CNT = "1" *) 
  (* C_PROBE963_TYPE = "1" *) 
  (* C_PROBE963_WIDTH = "1" *) 
  (* C_PROBE964_MU_CNT = "1" *) 
  (* C_PROBE964_TYPE = "1" *) 
  (* C_PROBE964_WIDTH = "1" *) 
  (* C_PROBE965_MU_CNT = "1" *) 
  (* C_PROBE965_TYPE = "1" *) 
  (* C_PROBE965_WIDTH = "1" *) 
  (* C_PROBE966_MU_CNT = "1" *) 
  (* C_PROBE966_TYPE = "1" *) 
  (* C_PROBE966_WIDTH = "1" *) 
  (* C_PROBE967_MU_CNT = "1" *) 
  (* C_PROBE967_TYPE = "1" *) 
  (* C_PROBE967_WIDTH = "1" *) 
  (* C_PROBE968_MU_CNT = "1" *) 
  (* C_PROBE968_TYPE = "1" *) 
  (* C_PROBE968_WIDTH = "1" *) 
  (* C_PROBE969_MU_CNT = "1" *) 
  (* C_PROBE969_TYPE = "1" *) 
  (* C_PROBE969_WIDTH = "1" *) 
  (* C_PROBE96_MU_CNT = "1" *) 
  (* C_PROBE96_TYPE = "1" *) 
  (* C_PROBE96_WIDTH = "1" *) 
  (* C_PROBE970_MU_CNT = "1" *) 
  (* C_PROBE970_TYPE = "1" *) 
  (* C_PROBE970_WIDTH = "1" *) 
  (* C_PROBE971_MU_CNT = "1" *) 
  (* C_PROBE971_TYPE = "1" *) 
  (* C_PROBE971_WIDTH = "1" *) 
  (* C_PROBE972_MU_CNT = "1" *) 
  (* C_PROBE972_TYPE = "1" *) 
  (* C_PROBE972_WIDTH = "1" *) 
  (* C_PROBE973_MU_CNT = "1" *) 
  (* C_PROBE973_TYPE = "1" *) 
  (* C_PROBE973_WIDTH = "1" *) 
  (* C_PROBE974_MU_CNT = "1" *) 
  (* C_PROBE974_TYPE = "1" *) 
  (* C_PROBE974_WIDTH = "1" *) 
  (* C_PROBE975_MU_CNT = "1" *) 
  (* C_PROBE975_TYPE = "1" *) 
  (* C_PROBE975_WIDTH = "1" *) 
  (* C_PROBE976_MU_CNT = "1" *) 
  (* C_PROBE976_TYPE = "1" *) 
  (* C_PROBE976_WIDTH = "1" *) 
  (* C_PROBE977_MU_CNT = "1" *) 
  (* C_PROBE977_TYPE = "1" *) 
  (* C_PROBE977_WIDTH = "1" *) 
  (* C_PROBE978_MU_CNT = "1" *) 
  (* C_PROBE978_TYPE = "1" *) 
  (* C_PROBE978_WIDTH = "1" *) 
  (* C_PROBE979_MU_CNT = "1" *) 
  (* C_PROBE979_TYPE = "1" *) 
  (* C_PROBE979_WIDTH = "1" *) 
  (* C_PROBE97_MU_CNT = "1" *) 
  (* C_PROBE97_TYPE = "1" *) 
  (* C_PROBE97_WIDTH = "1" *) 
  (* C_PROBE980_MU_CNT = "1" *) 
  (* C_PROBE980_TYPE = "1" *) 
  (* C_PROBE980_WIDTH = "1" *) 
  (* C_PROBE981_MU_CNT = "1" *) 
  (* C_PROBE981_TYPE = "1" *) 
  (* C_PROBE981_WIDTH = "1" *) 
  (* C_PROBE982_MU_CNT = "1" *) 
  (* C_PROBE982_TYPE = "1" *) 
  (* C_PROBE982_WIDTH = "1" *) 
  (* C_PROBE983_MU_CNT = "1" *) 
  (* C_PROBE983_TYPE = "1" *) 
  (* C_PROBE983_WIDTH = "1" *) 
  (* C_PROBE984_MU_CNT = "1" *) 
  (* C_PROBE984_TYPE = "1" *) 
  (* C_PROBE984_WIDTH = "1" *) 
  (* C_PROBE985_MU_CNT = "1" *) 
  (* C_PROBE985_TYPE = "1" *) 
  (* C_PROBE985_WIDTH = "1" *) 
  (* C_PROBE986_MU_CNT = "1" *) 
  (* C_PROBE986_TYPE = "1" *) 
  (* C_PROBE986_WIDTH = "1" *) 
  (* C_PROBE987_MU_CNT = "1" *) 
  (* C_PROBE987_TYPE = "1" *) 
  (* C_PROBE987_WIDTH = "1" *) 
  (* C_PROBE988_MU_CNT = "1" *) 
  (* C_PROBE988_TYPE = "1" *) 
  (* C_PROBE988_WIDTH = "1" *) 
  (* C_PROBE989_MU_CNT = "1" *) 
  (* C_PROBE989_TYPE = "1" *) 
  (* C_PROBE989_WIDTH = "1" *) 
  (* C_PROBE98_MU_CNT = "1" *) 
  (* C_PROBE98_TYPE = "1" *) 
  (* C_PROBE98_WIDTH = "1" *) 
  (* C_PROBE990_MU_CNT = "1" *) 
  (* C_PROBE990_TYPE = "1" *) 
  (* C_PROBE990_WIDTH = "1" *) 
  (* C_PROBE991_MU_CNT = "1" *) 
  (* C_PROBE991_TYPE = "1" *) 
  (* C_PROBE991_WIDTH = "1" *) 
  (* C_PROBE992_MU_CNT = "1" *) 
  (* C_PROBE992_TYPE = "1" *) 
  (* C_PROBE992_WIDTH = "1" *) 
  (* C_PROBE993_MU_CNT = "1" *) 
  (* C_PROBE993_TYPE = "1" *) 
  (* C_PROBE993_WIDTH = "1" *) 
  (* C_PROBE994_MU_CNT = "1" *) 
  (* C_PROBE994_TYPE = "1" *) 
  (* C_PROBE994_WIDTH = "1" *) 
  (* C_PROBE995_MU_CNT = "1" *) 
  (* C_PROBE995_TYPE = "1" *) 
  (* C_PROBE995_WIDTH = "1" *) 
  (* C_PROBE996_MU_CNT = "1" *) 
  (* C_PROBE996_TYPE = "1" *) 
  (* C_PROBE996_WIDTH = "1" *) 
  (* C_PROBE997_MU_CNT = "1" *) 
  (* C_PROBE997_TYPE = "1" *) 
  (* C_PROBE997_WIDTH = "1" *) 
  (* C_PROBE998_MU_CNT = "1" *) 
  (* C_PROBE998_TYPE = "1" *) 
  (* C_PROBE998_WIDTH = "1" *) 
  (* C_PROBE999_MU_CNT = "1" *) 
  (* C_PROBE999_TYPE = "1" *) 
  (* C_PROBE999_WIDTH = "1" *) 
  (* C_PROBE99_MU_CNT = "1" *) 
  (* C_PROBE99_TYPE = "1" *) 
  (* C_PROBE99_WIDTH = "1" *) 
  (* C_PROBE9_MU_CNT = "1" *) 
  (* C_PROBE9_TYPE = "1" *) 
  (* C_PROBE9_WIDTH = "1" *) 
  (* C_RAM_STYLE = "SUBCORE" *) 
  (* C_SLOT_0_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_0_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_0_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_0_AXI_ARUSER_WIDTH = "1" *) 
  (* C_SLOT_0_AXI_AWUSER_WIDTH = "1" *) 
  (* C_SLOT_0_AXI_BUSER_WIDTH = "1" *) 
  (* C_SLOT_0_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_0_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_0_AXI_RUSER_WIDTH = "1" *) 
  (* C_SLOT_0_AXI_WUSER_WIDTH = "1" *) 
  (* C_TC_TYPE = "0" *) 
  (* C_TIME_TAG_WIDTH = "32" *) 
  (* C_TRIGIN_EN = "0" *) 
  (* C_TRIGOUT_EN = "0" *) 
  (* C_USE_TEST_REG = "1" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* C_XLNX_HW_PROBE_INFO = "DEFAULT" *) 
  (* C_XLNX_HW_PROBE_INFO_DUMMY1 = "DEFAULT" *) 
  (* C_XLNX_HW_PROBE_INFO_DUMMY2 = "DEFAULT" *) 
  (* C_XLNX_HW_PROBE_INFO_DUMMY3 = "DEFAULT" *) 
  (* C_XLNX_HW_PROBE_INFO_DUMMY4 = "DEFAULT" *) 
  (* C_XSDB_SLAVE_TYPE = "17" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* IS_DEBUG_CORE = "TRUE" *) 
  (* LC_COMPUTED_DATA_WIDTH = "2" *) 
  (* LC_DATA_WIDTH = "2" *) 
  (* LC_MATCH_TPID_VEC = "256'b0000000000001111000000000000111000000000000011010000000000001100000000000000101100000000000010100000000000001001000000000000100000000000000001110000000000000110000000000000010100000000000001000000000000000011000000000000001000000000000000010000000000000000" *) 
  (* LC_MU_CNT_STRING = "4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* LC_MU_COUNT = "1" *) 
  (* LC_MU_COUNT_EN = "1" *) 
  (* LC_NUM_OF_PROBES = "1" *) 
  (* LC_NUM_PROBES = "1" *) 
  (* LC_NUM_TRIG_EQS = "1" *) 
  (* LC_PROBE0_IS_DATA = "1'b1" *) 
  (* LC_PROBE0_IS_TRIG = "1'b1" *) 
  (* LC_PROBE0_MU_CNT = "1" *) 
  (* LC_PROBE0_PID = "16'b0000000000000000" *) 
  (* LC_PROBE0_TYPE = "0" *) 
  (* LC_PROBE0_WIDTH = "2" *) 
  (* LC_PROBE1000_IS_DATA = "1'b0" *) 
  (* LC_PROBE1000_IS_TRIG = "1'b0" *) 
  (* LC_PROBE1000_MU_CNT = "1" *) 
  (* LC_PROBE1000_PID = "16'b0000001111101000" *) 
  (* LC_PROBE1000_TYPE = "1" *) 
  (* LC_PROBE1000_WIDTH = "1" *) 
  (* LC_PROBE1001_IS_DATA = "1'b0" *) 
  (* LC_PROBE1001_IS_TRIG = "1'b0" *) 
  (* LC_PROBE1001_MU_CNT = "1" *) 
  (* LC_PROBE1001_PID = "16'b0000001111101001" *) 
  (* LC_PROBE1001_TYPE = "1" *) 
  (* LC_PROBE1001_WIDTH = "1" *) 
  (* LC_PROBE1002_IS_DATA = "1'b0" *) 
  (* LC_PROBE1002_IS_TRIG = "1'b0" *) 
  (* LC_PROBE1002_MU_CNT = "1" *) 
  (* LC_PROBE1002_PID = "16'b0000001111101010" *) 
  (* LC_PROBE1002_TYPE = "1" *) 
  (* LC_PROBE1002_WIDTH = "1" *) 
  (* LC_PROBE1003_IS_DATA = "1'b0" *) 
  (* LC_PROBE1003_IS_TRIG = "1'b0" *) 
  (* LC_PROBE1003_MU_CNT = "1" *) 
  (* LC_PROBE1003_PID = "16'b0000001111101011" *) 
  (* LC_PROBE1003_TYPE = "1" *) 
  (* LC_PROBE1003_WIDTH = "1" *) 
  (* LC_PROBE1004_IS_DATA = "1'b0" *) 
  (* LC_PROBE1004_IS_TRIG = "1'b0" *) 
  (* LC_PROBE1004_MU_CNT = "1" *) 
  (* LC_PROBE1004_PID = "16'b0000001111101100" *) 
  (* LC_PROBE1004_TYPE = "1" *) 
  (* LC_PROBE1004_WIDTH = "1" *) 
  (* LC_PROBE1005_IS_DATA = "1'b0" *) 
  (* LC_PROBE1005_IS_TRIG = "1'b0" *) 
  (* LC_PROBE1005_MU_CNT = "1" *) 
  (* LC_PROBE1005_PID = "16'b0000001111101101" *) 
  (* LC_PROBE1005_TYPE = "1" *) 
  (* LC_PROBE1005_WIDTH = "1" *) 
  (* LC_PROBE1006_IS_DATA = "1'b0" *) 
  (* LC_PROBE1006_IS_TRIG = "1'b0" *) 
  (* LC_PROBE1006_MU_CNT = "1" *) 
  (* LC_PROBE1006_PID = "16'b0000001111101110" *) 
  (* LC_PROBE1006_TYPE = "1" *) 
  (* LC_PROBE1006_WIDTH = "1" *) 
  (* LC_PROBE1007_IS_DATA = "1'b0" *) 
  (* LC_PROBE1007_IS_TRIG = "1'b0" *) 
  (* LC_PROBE1007_MU_CNT = "1" *) 
  (* LC_PROBE1007_PID = "16'b0000001111101111" *) 
  (* LC_PROBE1007_TYPE = "1" *) 
  (* LC_PROBE1007_WIDTH = "1" *) 
  (* LC_PROBE1008_IS_DATA = "1'b0" *) 
  (* LC_PROBE1008_IS_TRIG = "1'b0" *) 
  (* LC_PROBE1008_MU_CNT = "1" *) 
  (* LC_PROBE1008_PID = "16'b0000001111110000" *) 
  (* LC_PROBE1008_TYPE = "1" *) 
  (* LC_PROBE1008_WIDTH = "1" *) 
  (* LC_PROBE1009_IS_DATA = "1'b0" *) 
  (* LC_PROBE1009_IS_TRIG = "1'b0" *) 
  (* LC_PROBE1009_MU_CNT = "1" *) 
  (* LC_PROBE1009_PID = "16'b0000001111110001" *) 
  (* LC_PROBE1009_TYPE = "1" *) 
  (* LC_PROBE1009_WIDTH = "1" *) 
  (* LC_PROBE100_IS_DATA = "1'b0" *) 
  (* LC_PROBE100_IS_TRIG = "1'b0" *) 
  (* LC_PROBE100_MU_CNT = "1" *) 
  (* LC_PROBE100_PID = "16'b0000000001100100" *) 
  (* LC_PROBE100_TYPE = "1" *) 
  (* LC_PROBE100_WIDTH = "1" *) 
  (* LC_PROBE1010_IS_DATA = "1'b0" *) 
  (* LC_PROBE1010_IS_TRIG = "1'b0" *) 
  (* LC_PROBE1010_MU_CNT = "1" *) 
  (* LC_PROBE1010_PID = "16'b0000001111110010" *) 
  (* LC_PROBE1010_TYPE = "1" *) 
  (* LC_PROBE1010_WIDTH = "1" *) 
  (* LC_PROBE1011_IS_DATA = "1'b0" *) 
  (* LC_PROBE1011_IS_TRIG = "1'b0" *) 
  (* LC_PROBE1011_MU_CNT = "1" *) 
  (* LC_PROBE1011_PID = "16'b0000001111110011" *) 
  (* LC_PROBE1011_TYPE = "1" *) 
  (* LC_PROBE1011_WIDTH = "1" *) 
  (* LC_PROBE1012_IS_DATA = "1'b0" *) 
  (* LC_PROBE1012_IS_TRIG = "1'b0" *) 
  (* LC_PROBE1012_MU_CNT = "1" *) 
  (* LC_PROBE1012_PID = "16'b0000001111110100" *) 
  (* LC_PROBE1012_TYPE = "1" *) 
  (* LC_PROBE1012_WIDTH = "1" *) 
  (* LC_PROBE1013_IS_DATA = "1'b0" *) 
  (* LC_PROBE1013_IS_TRIG = "1'b0" *) 
  (* LC_PROBE1013_MU_CNT = "1" *) 
  (* LC_PROBE1013_PID = "16'b0000001111110101" *) 
  (* LC_PROBE1013_TYPE = "1" *) 
  (* LC_PROBE1013_WIDTH = "1" *) 
  (* LC_PROBE1014_IS_DATA = "1'b0" *) 
  (* LC_PROBE1014_IS_TRIG = "1'b0" *) 
  (* LC_PROBE1014_MU_CNT = "1" *) 
  (* LC_PROBE1014_PID = "16'b0000001111110110" *) 
  (* LC_PROBE1014_TYPE = "1" *) 
  (* LC_PROBE1014_WIDTH = "1" *) 
  (* LC_PROBE1015_IS_DATA = "1'b0" *) 
  (* LC_PROBE1015_IS_TRIG = "1'b0" *) 
  (* LC_PROBE1015_MU_CNT = "1" *) 
  (* LC_PROBE1015_PID = "16'b0000001111110111" *) 
  (* LC_PROBE1015_TYPE = "1" *) 
  (* LC_PROBE1015_WIDTH = "1" *) 
  (* LC_PROBE1016_IS_DATA = "1'b0" *) 
  (* LC_PROBE1016_IS_TRIG = "1'b0" *) 
  (* LC_PROBE1016_MU_CNT = "1" *) 
  (* LC_PROBE1016_PID = "16'b0000001111111000" *) 
  (* LC_PROBE1016_TYPE = "1" *) 
  (* LC_PROBE1016_WIDTH = "1" *) 
  (* LC_PROBE1017_IS_DATA = "1'b0" *) 
  (* LC_PROBE1017_IS_TRIG = "1'b0" *) 
  (* LC_PROBE1017_MU_CNT = "1" *) 
  (* LC_PROBE1017_PID = "16'b0000001111111001" *) 
  (* LC_PROBE1017_TYPE = "1" *) 
  (* LC_PROBE1017_WIDTH = "1" *) 
  (* LC_PROBE1018_IS_DATA = "1'b0" *) 
  (* LC_PROBE1018_IS_TRIG = "1'b0" *) 
  (* LC_PROBE1018_MU_CNT = "1" *) 
  (* LC_PROBE1018_PID = "16'b0000001111111010" *) 
  (* LC_PROBE1018_TYPE = "1" *) 
  (* LC_PROBE1018_WIDTH = "1" *) 
  (* LC_PROBE1019_IS_DATA = "1'b0" *) 
  (* LC_PROBE1019_IS_TRIG = "1'b0" *) 
  (* LC_PROBE1019_MU_CNT = "1" *) 
  (* LC_PROBE1019_PID = "16'b0000001111111011" *) 
  (* LC_PROBE1019_TYPE = "1" *) 
  (* LC_PROBE1019_WIDTH = "1" *) 
  (* LC_PROBE101_IS_DATA = "1'b0" *) 
  (* LC_PROBE101_IS_TRIG = "1'b0" *) 
  (* LC_PROBE101_MU_CNT = "1" *) 
  (* LC_PROBE101_PID = "16'b0000000001100101" *) 
  (* LC_PROBE101_TYPE = "1" *) 
  (* LC_PROBE101_WIDTH = "1" *) 
  (* LC_PROBE1020_IS_DATA = "1'b0" *) 
  (* LC_PROBE1020_IS_TRIG = "1'b0" *) 
  (* LC_PROBE1020_MU_CNT = "1" *) 
  (* LC_PROBE1020_PID = "16'b0000001111111100" *) 
  (* LC_PROBE1020_TYPE = "1" *) 
  (* LC_PROBE1020_WIDTH = "1" *) 
  (* LC_PROBE1021_IS_DATA = "1'b0" *) 
  (* LC_PROBE1021_IS_TRIG = "1'b0" *) 
  (* LC_PROBE1021_MU_CNT = "1" *) 
  (* LC_PROBE1021_PID = "16'b0000001111111101" *) 
  (* LC_PROBE1021_TYPE = "1" *) 
  (* LC_PROBE1021_WIDTH = "1" *) 
  (* LC_PROBE1022_IS_DATA = "1'b0" *) 
  (* LC_PROBE1022_IS_TRIG = "1'b0" *) 
  (* LC_PROBE1022_MU_CNT = "1" *) 
  (* LC_PROBE1022_PID = "16'b0000001111111110" *) 
  (* LC_PROBE1022_TYPE = "1" *) 
  (* LC_PROBE1022_WIDTH = "1" *) 
  (* LC_PROBE1023_IS_DATA = "1'b0" *) 
  (* LC_PROBE1023_IS_TRIG = "1'b0" *) 
  (* LC_PROBE1023_MU_CNT = "1" *) 
  (* LC_PROBE1023_PID = "16'b0000001111111111" *) 
  (* LC_PROBE1023_TYPE = "1" *) 
  (* LC_PROBE1023_WIDTH = "1" *) 
  (* LC_PROBE102_IS_DATA = "1'b0" *) 
  (* LC_PROBE102_IS_TRIG = "1'b0" *) 
  (* LC_PROBE102_MU_CNT = "1" *) 
  (* LC_PROBE102_PID = "16'b0000000001100110" *) 
  (* LC_PROBE102_TYPE = "1" *) 
  (* LC_PROBE102_WIDTH = "1" *) 
  (* LC_PROBE103_IS_DATA = "1'b0" *) 
  (* LC_PROBE103_IS_TRIG = "1'b0" *) 
  (* LC_PROBE103_MU_CNT = "1" *) 
  (* LC_PROBE103_PID = "16'b0000000001100111" *) 
  (* LC_PROBE103_TYPE = "1" *) 
  (* LC_PROBE103_WIDTH = "1" *) 
  (* LC_PROBE104_IS_DATA = "1'b0" *) 
  (* LC_PROBE104_IS_TRIG = "1'b0" *) 
  (* LC_PROBE104_MU_CNT = "1" *) 
  (* LC_PROBE104_PID = "16'b0000000001101000" *) 
  (* LC_PROBE104_TYPE = "1" *) 
  (* LC_PROBE104_WIDTH = "1" *) 
  (* LC_PROBE105_IS_DATA = "1'b0" *) 
  (* LC_PROBE105_IS_TRIG = "1'b0" *) 
  (* LC_PROBE105_MU_CNT = "1" *) 
  (* LC_PROBE105_PID = "16'b0000000001101001" *) 
  (* LC_PROBE105_TYPE = "1" *) 
  (* LC_PROBE105_WIDTH = "1" *) 
  (* LC_PROBE106_IS_DATA = "1'b0" *) 
  (* LC_PROBE106_IS_TRIG = "1'b0" *) 
  (* LC_PROBE106_MU_CNT = "1" *) 
  (* LC_PROBE106_PID = "16'b0000000001101010" *) 
  (* LC_PROBE106_TYPE = "1" *) 
  (* LC_PROBE106_WIDTH = "1" *) 
  (* LC_PROBE107_IS_DATA = "1'b0" *) 
  (* LC_PROBE107_IS_TRIG = "1'b0" *) 
  (* LC_PROBE107_MU_CNT = "1" *) 
  (* LC_PROBE107_PID = "16'b0000000001101011" *) 
  (* LC_PROBE107_TYPE = "1" *) 
  (* LC_PROBE107_WIDTH = "1" *) 
  (* LC_PROBE108_IS_DATA = "1'b0" *) 
  (* LC_PROBE108_IS_TRIG = "1'b0" *) 
  (* LC_PROBE108_MU_CNT = "1" *) 
  (* LC_PROBE108_PID = "16'b0000000001101100" *) 
  (* LC_PROBE108_TYPE = "1" *) 
  (* LC_PROBE108_WIDTH = "1" *) 
  (* LC_PROBE109_IS_DATA = "1'b0" *) 
  (* LC_PROBE109_IS_TRIG = "1'b0" *) 
  (* LC_PROBE109_MU_CNT = "1" *) 
  (* LC_PROBE109_PID = "16'b0000000001101101" *) 
  (* LC_PROBE109_TYPE = "1" *) 
  (* LC_PROBE109_WIDTH = "1" *) 
  (* LC_PROBE10_IS_DATA = "1'b0" *) 
  (* LC_PROBE10_IS_TRIG = "1'b0" *) 
  (* LC_PROBE10_MU_CNT = "1" *) 
  (* LC_PROBE10_PID = "16'b0000000000001010" *) 
  (* LC_PROBE10_TYPE = "1" *) 
  (* LC_PROBE10_WIDTH = "1" *) 
  (* LC_PROBE110_IS_DATA = "1'b0" *) 
  (* LC_PROBE110_IS_TRIG = "1'b0" *) 
  (* LC_PROBE110_MU_CNT = "1" *) 
  (* LC_PROBE110_PID = "16'b0000000001101110" *) 
  (* LC_PROBE110_TYPE = "1" *) 
  (* LC_PROBE110_WIDTH = "1" *) 
  (* LC_PROBE111_IS_DATA = "1'b0" *) 
  (* LC_PROBE111_IS_TRIG = "1'b0" *) 
  (* LC_PROBE111_MU_CNT = "1" *) 
  (* LC_PROBE111_PID = "16'b0000000001101111" *) 
  (* LC_PROBE111_TYPE = "1" *) 
  (* LC_PROBE111_WIDTH = "1" *) 
  (* LC_PROBE112_IS_DATA = "1'b0" *) 
  (* LC_PROBE112_IS_TRIG = "1'b0" *) 
  (* LC_PROBE112_MU_CNT = "1" *) 
  (* LC_PROBE112_PID = "16'b0000000001110000" *) 
  (* LC_PROBE112_TYPE = "1" *) 
  (* LC_PROBE112_WIDTH = "1" *) 
  (* LC_PROBE113_IS_DATA = "1'b0" *) 
  (* LC_PROBE113_IS_TRIG = "1'b0" *) 
  (* LC_PROBE113_MU_CNT = "1" *) 
  (* LC_PROBE113_PID = "16'b0000000001110001" *) 
  (* LC_PROBE113_TYPE = "1" *) 
  (* LC_PROBE113_WIDTH = "1" *) 
  (* LC_PROBE114_IS_DATA = "1'b0" *) 
  (* LC_PROBE114_IS_TRIG = "1'b0" *) 
  (* LC_PROBE114_MU_CNT = "1" *) 
  (* LC_PROBE114_PID = "16'b0000000001110010" *) 
  (* LC_PROBE114_TYPE = "1" *) 
  (* LC_PROBE114_WIDTH = "1" *) 
  (* LC_PROBE115_IS_DATA = "1'b0" *) 
  (* LC_PROBE115_IS_TRIG = "1'b0" *) 
  (* LC_PROBE115_MU_CNT = "1" *) 
  (* LC_PROBE115_PID = "16'b0000000001110011" *) 
  (* LC_PROBE115_TYPE = "1" *) 
  (* LC_PROBE115_WIDTH = "1" *) 
  (* LC_PROBE116_IS_DATA = "1'b0" *) 
  (* LC_PROBE116_IS_TRIG = "1'b0" *) 
  (* LC_PROBE116_MU_CNT = "1" *) 
  (* LC_PROBE116_PID = "16'b0000000001110100" *) 
  (* LC_PROBE116_TYPE = "1" *) 
  (* LC_PROBE116_WIDTH = "1" *) 
  (* LC_PROBE117_IS_DATA = "1'b0" *) 
  (* LC_PROBE117_IS_TRIG = "1'b0" *) 
  (* LC_PROBE117_MU_CNT = "1" *) 
  (* LC_PROBE117_PID = "16'b0000000001110101" *) 
  (* LC_PROBE117_TYPE = "1" *) 
  (* LC_PROBE117_WIDTH = "1" *) 
  (* LC_PROBE118_IS_DATA = "1'b0" *) 
  (* LC_PROBE118_IS_TRIG = "1'b0" *) 
  (* LC_PROBE118_MU_CNT = "1" *) 
  (* LC_PROBE118_PID = "16'b0000000001110110" *) 
  (* LC_PROBE118_TYPE = "1" *) 
  (* LC_PROBE118_WIDTH = "1" *) 
  (* LC_PROBE119_IS_DATA = "1'b0" *) 
  (* LC_PROBE119_IS_TRIG = "1'b0" *) 
  (* LC_PROBE119_MU_CNT = "1" *) 
  (* LC_PROBE119_PID = "16'b0000000001110111" *) 
  (* LC_PROBE119_TYPE = "1" *) 
  (* LC_PROBE119_WIDTH = "1" *) 
  (* LC_PROBE11_IS_DATA = "1'b0" *) 
  (* LC_PROBE11_IS_TRIG = "1'b0" *) 
  (* LC_PROBE11_MU_CNT = "1" *) 
  (* LC_PROBE11_PID = "16'b0000000000001011" *) 
  (* LC_PROBE11_TYPE = "1" *) 
  (* LC_PROBE11_WIDTH = "1" *) 
  (* LC_PROBE120_IS_DATA = "1'b0" *) 
  (* LC_PROBE120_IS_TRIG = "1'b0" *) 
  (* LC_PROBE120_MU_CNT = "1" *) 
  (* LC_PROBE120_PID = "16'b0000000001111000" *) 
  (* LC_PROBE120_TYPE = "1" *) 
  (* LC_PROBE120_WIDTH = "1" *) 
  (* LC_PROBE121_IS_DATA = "1'b0" *) 
  (* LC_PROBE121_IS_TRIG = "1'b0" *) 
  (* LC_PROBE121_MU_CNT = "1" *) 
  (* LC_PROBE121_PID = "16'b0000000001111001" *) 
  (* LC_PROBE121_TYPE = "1" *) 
  (* LC_PROBE121_WIDTH = "1" *) 
  (* LC_PROBE122_IS_DATA = "1'b0" *) 
  (* LC_PROBE122_IS_TRIG = "1'b0" *) 
  (* LC_PROBE122_MU_CNT = "1" *) 
  (* LC_PROBE122_PID = "16'b0000000001111010" *) 
  (* LC_PROBE122_TYPE = "1" *) 
  (* LC_PROBE122_WIDTH = "1" *) 
  (* LC_PROBE123_IS_DATA = "1'b0" *) 
  (* LC_PROBE123_IS_TRIG = "1'b0" *) 
  (* LC_PROBE123_MU_CNT = "1" *) 
  (* LC_PROBE123_PID = "16'b0000000001111011" *) 
  (* LC_PROBE123_TYPE = "1" *) 
  (* LC_PROBE123_WIDTH = "1" *) 
  (* LC_PROBE124_IS_DATA = "1'b0" *) 
  (* LC_PROBE124_IS_TRIG = "1'b0" *) 
  (* LC_PROBE124_MU_CNT = "1" *) 
  (* LC_PROBE124_PID = "16'b0000000001111100" *) 
  (* LC_PROBE124_TYPE = "1" *) 
  (* LC_PROBE124_WIDTH = "1" *) 
  (* LC_PROBE125_IS_DATA = "1'b0" *) 
  (* LC_PROBE125_IS_TRIG = "1'b0" *) 
  (* LC_PROBE125_MU_CNT = "1" *) 
  (* LC_PROBE125_PID = "16'b0000000001111101" *) 
  (* LC_PROBE125_TYPE = "1" *) 
  (* LC_PROBE125_WIDTH = "1" *) 
  (* LC_PROBE126_IS_DATA = "1'b0" *) 
  (* LC_PROBE126_IS_TRIG = "1'b0" *) 
  (* LC_PROBE126_MU_CNT = "1" *) 
  (* LC_PROBE126_PID = "16'b0000000001111110" *) 
  (* LC_PROBE126_TYPE = "1" *) 
  (* LC_PROBE126_WIDTH = "1" *) 
  (* LC_PROBE127_IS_DATA = "1'b0" *) 
  (* LC_PROBE127_IS_TRIG = "1'b0" *) 
  (* LC_PROBE127_MU_CNT = "1" *) 
  (* LC_PROBE127_PID = "16'b0000000001111111" *) 
  (* LC_PROBE127_TYPE = "1" *) 
  (* LC_PROBE127_WIDTH = "1" *) 
  (* LC_PROBE128_IS_DATA = "1'b0" *) 
  (* LC_PROBE128_IS_TRIG = "1'b0" *) 
  (* LC_PROBE128_MU_CNT = "1" *) 
  (* LC_PROBE128_PID = "16'b0000000010000000" *) 
  (* LC_PROBE128_TYPE = "1" *) 
  (* LC_PROBE128_WIDTH = "1" *) 
  (* LC_PROBE129_IS_DATA = "1'b0" *) 
  (* LC_PROBE129_IS_TRIG = "1'b0" *) 
  (* LC_PROBE129_MU_CNT = "1" *) 
  (* LC_PROBE129_PID = "16'b0000000010000001" *) 
  (* LC_PROBE129_TYPE = "1" *) 
  (* LC_PROBE129_WIDTH = "1" *) 
  (* LC_PROBE12_IS_DATA = "1'b0" *) 
  (* LC_PROBE12_IS_TRIG = "1'b0" *) 
  (* LC_PROBE12_MU_CNT = "1" *) 
  (* LC_PROBE12_PID = "16'b0000000000001100" *) 
  (* LC_PROBE12_TYPE = "1" *) 
  (* LC_PROBE12_WIDTH = "1" *) 
  (* LC_PROBE130_IS_DATA = "1'b0" *) 
  (* LC_PROBE130_IS_TRIG = "1'b0" *) 
  (* LC_PROBE130_MU_CNT = "1" *) 
  (* LC_PROBE130_PID = "16'b0000000010000010" *) 
  (* LC_PROBE130_TYPE = "1" *) 
  (* LC_PROBE130_WIDTH = "1" *) 
  (* LC_PROBE131_IS_DATA = "1'b0" *) 
  (* LC_PROBE131_IS_TRIG = "1'b0" *) 
  (* LC_PROBE131_MU_CNT = "1" *) 
  (* LC_PROBE131_PID = "16'b0000000010000011" *) 
  (* LC_PROBE131_TYPE = "1" *) 
  (* LC_PROBE131_WIDTH = "1" *) 
  (* LC_PROBE132_IS_DATA = "1'b0" *) 
  (* LC_PROBE132_IS_TRIG = "1'b0" *) 
  (* LC_PROBE132_MU_CNT = "1" *) 
  (* LC_PROBE132_PID = "16'b0000000010000100" *) 
  (* LC_PROBE132_TYPE = "1" *) 
  (* LC_PROBE132_WIDTH = "1" *) 
  (* LC_PROBE133_IS_DATA = "1'b0" *) 
  (* LC_PROBE133_IS_TRIG = "1'b0" *) 
  (* LC_PROBE133_MU_CNT = "1" *) 
  (* LC_PROBE133_PID = "16'b0000000010000101" *) 
  (* LC_PROBE133_TYPE = "1" *) 
  (* LC_PROBE133_WIDTH = "1" *) 
  (* LC_PROBE134_IS_DATA = "1'b0" *) 
  (* LC_PROBE134_IS_TRIG = "1'b0" *) 
  (* LC_PROBE134_MU_CNT = "1" *) 
  (* LC_PROBE134_PID = "16'b0000000010000110" *) 
  (* LC_PROBE134_TYPE = "1" *) 
  (* LC_PROBE134_WIDTH = "1" *) 
  (* LC_PROBE135_IS_DATA = "1'b0" *) 
  (* LC_PROBE135_IS_TRIG = "1'b0" *) 
  (* LC_PROBE135_MU_CNT = "1" *) 
  (* LC_PROBE135_PID = "16'b0000000010000111" *) 
  (* LC_PROBE135_TYPE = "1" *) 
  (* LC_PROBE135_WIDTH = "1" *) 
  (* LC_PROBE136_IS_DATA = "1'b0" *) 
  (* LC_PROBE136_IS_TRIG = "1'b0" *) 
  (* LC_PROBE136_MU_CNT = "1" *) 
  (* LC_PROBE136_PID = "16'b0000000010001000" *) 
  (* LC_PROBE136_TYPE = "1" *) 
  (* LC_PROBE136_WIDTH = "1" *) 
  (* LC_PROBE137_IS_DATA = "1'b0" *) 
  (* LC_PROBE137_IS_TRIG = "1'b0" *) 
  (* LC_PROBE137_MU_CNT = "1" *) 
  (* LC_PROBE137_PID = "16'b0000000010001001" *) 
  (* LC_PROBE137_TYPE = "1" *) 
  (* LC_PROBE137_WIDTH = "1" *) 
  (* LC_PROBE138_IS_DATA = "1'b0" *) 
  (* LC_PROBE138_IS_TRIG = "1'b0" *) 
  (* LC_PROBE138_MU_CNT = "1" *) 
  (* LC_PROBE138_PID = "16'b0000000010001010" *) 
  (* LC_PROBE138_TYPE = "1" *) 
  (* LC_PROBE138_WIDTH = "1" *) 
  (* LC_PROBE139_IS_DATA = "1'b0" *) 
  (* LC_PROBE139_IS_TRIG = "1'b0" *) 
  (* LC_PROBE139_MU_CNT = "1" *) 
  (* LC_PROBE139_PID = "16'b0000000010001011" *) 
  (* LC_PROBE139_TYPE = "1" *) 
  (* LC_PROBE139_WIDTH = "1" *) 
  (* LC_PROBE13_IS_DATA = "1'b0" *) 
  (* LC_PROBE13_IS_TRIG = "1'b0" *) 
  (* LC_PROBE13_MU_CNT = "1" *) 
  (* LC_PROBE13_PID = "16'b0000000000001101" *) 
  (* LC_PROBE13_TYPE = "1" *) 
  (* LC_PROBE13_WIDTH = "1" *) 
  (* LC_PROBE140_IS_DATA = "1'b0" *) 
  (* LC_PROBE140_IS_TRIG = "1'b0" *) 
  (* LC_PROBE140_MU_CNT = "1" *) 
  (* LC_PROBE140_PID = "16'b0000000010001100" *) 
  (* LC_PROBE140_TYPE = "1" *) 
  (* LC_PROBE140_WIDTH = "1" *) 
  (* LC_PROBE141_IS_DATA = "1'b0" *) 
  (* LC_PROBE141_IS_TRIG = "1'b0" *) 
  (* LC_PROBE141_MU_CNT = "1" *) 
  (* LC_PROBE141_PID = "16'b0000000010001101" *) 
  (* LC_PROBE141_TYPE = "1" *) 
  (* LC_PROBE141_WIDTH = "1" *) 
  (* LC_PROBE142_IS_DATA = "1'b0" *) 
  (* LC_PROBE142_IS_TRIG = "1'b0" *) 
  (* LC_PROBE142_MU_CNT = "1" *) 
  (* LC_PROBE142_PID = "16'b0000000010001110" *) 
  (* LC_PROBE142_TYPE = "1" *) 
  (* LC_PROBE142_WIDTH = "1" *) 
  (* LC_PROBE143_IS_DATA = "1'b0" *) 
  (* LC_PROBE143_IS_TRIG = "1'b0" *) 
  (* LC_PROBE143_MU_CNT = "1" *) 
  (* LC_PROBE143_PID = "16'b0000000010001111" *) 
  (* LC_PROBE143_TYPE = "1" *) 
  (* LC_PROBE143_WIDTH = "1" *) 
  (* LC_PROBE144_IS_DATA = "1'b0" *) 
  (* LC_PROBE144_IS_TRIG = "1'b0" *) 
  (* LC_PROBE144_MU_CNT = "1" *) 
  (* LC_PROBE144_PID = "16'b0000000010010000" *) 
  (* LC_PROBE144_TYPE = "1" *) 
  (* LC_PROBE144_WIDTH = "1" *) 
  (* LC_PROBE145_IS_DATA = "1'b0" *) 
  (* LC_PROBE145_IS_TRIG = "1'b0" *) 
  (* LC_PROBE145_MU_CNT = "1" *) 
  (* LC_PROBE145_PID = "16'b0000000010010001" *) 
  (* LC_PROBE145_TYPE = "1" *) 
  (* LC_PROBE145_WIDTH = "1" *) 
  (* LC_PROBE146_IS_DATA = "1'b0" *) 
  (* LC_PROBE146_IS_TRIG = "1'b0" *) 
  (* LC_PROBE146_MU_CNT = "1" *) 
  (* LC_PROBE146_PID = "16'b0000000010010010" *) 
  (* LC_PROBE146_TYPE = "1" *) 
  (* LC_PROBE146_WIDTH = "1" *) 
  (* LC_PROBE147_IS_DATA = "1'b0" *) 
  (* LC_PROBE147_IS_TRIG = "1'b0" *) 
  (* LC_PROBE147_MU_CNT = "1" *) 
  (* LC_PROBE147_PID = "16'b0000000010010011" *) 
  (* LC_PROBE147_TYPE = "1" *) 
  (* LC_PROBE147_WIDTH = "1" *) 
  (* LC_PROBE148_IS_DATA = "1'b0" *) 
  (* LC_PROBE148_IS_TRIG = "1'b0" *) 
  (* LC_PROBE148_MU_CNT = "1" *) 
  (* LC_PROBE148_PID = "16'b0000000010010100" *) 
  (* LC_PROBE148_TYPE = "1" *) 
  (* LC_PROBE148_WIDTH = "1" *) 
  (* LC_PROBE149_IS_DATA = "1'b0" *) 
  (* LC_PROBE149_IS_TRIG = "1'b0" *) 
  (* LC_PROBE149_MU_CNT = "1" *) 
  (* LC_PROBE149_PID = "16'b0000000010010101" *) 
  (* LC_PROBE149_TYPE = "1" *) 
  (* LC_PROBE149_WIDTH = "1" *) 
  (* LC_PROBE14_IS_DATA = "1'b0" *) 
  (* LC_PROBE14_IS_TRIG = "1'b0" *) 
  (* LC_PROBE14_MU_CNT = "1" *) 
  (* LC_PROBE14_PID = "16'b0000000000001110" *) 
  (* LC_PROBE14_TYPE = "1" *) 
  (* LC_PROBE14_WIDTH = "1" *) 
  (* LC_PROBE150_IS_DATA = "1'b0" *) 
  (* LC_PROBE150_IS_TRIG = "1'b0" *) 
  (* LC_PROBE150_MU_CNT = "1" *) 
  (* LC_PROBE150_PID = "16'b0000000010010110" *) 
  (* LC_PROBE150_TYPE = "1" *) 
  (* LC_PROBE150_WIDTH = "1" *) 
  (* LC_PROBE151_IS_DATA = "1'b0" *) 
  (* LC_PROBE151_IS_TRIG = "1'b0" *) 
  (* LC_PROBE151_MU_CNT = "1" *) 
  (* LC_PROBE151_PID = "16'b0000000010010111" *) 
  (* LC_PROBE151_TYPE = "1" *) 
  (* LC_PROBE151_WIDTH = "1" *) 
  (* LC_PROBE152_IS_DATA = "1'b0" *) 
  (* LC_PROBE152_IS_TRIG = "1'b0" *) 
  (* LC_PROBE152_MU_CNT = "1" *) 
  (* LC_PROBE152_PID = "16'b0000000010011000" *) 
  (* LC_PROBE152_TYPE = "1" *) 
  (* LC_PROBE152_WIDTH = "1" *) 
  (* LC_PROBE153_IS_DATA = "1'b0" *) 
  (* LC_PROBE153_IS_TRIG = "1'b0" *) 
  (* LC_PROBE153_MU_CNT = "1" *) 
  (* LC_PROBE153_PID = "16'b0000000010011001" *) 
  (* LC_PROBE153_TYPE = "1" *) 
  (* LC_PROBE153_WIDTH = "1" *) 
  (* LC_PROBE154_IS_DATA = "1'b0" *) 
  (* LC_PROBE154_IS_TRIG = "1'b0" *) 
  (* LC_PROBE154_MU_CNT = "1" *) 
  (* LC_PROBE154_PID = "16'b0000000010011010" *) 
  (* LC_PROBE154_TYPE = "1" *) 
  (* LC_PROBE154_WIDTH = "1" *) 
  (* LC_PROBE155_IS_DATA = "1'b0" *) 
  (* LC_PROBE155_IS_TRIG = "1'b0" *) 
  (* LC_PROBE155_MU_CNT = "1" *) 
  (* LC_PROBE155_PID = "16'b0000000010011011" *) 
  (* LC_PROBE155_TYPE = "1" *) 
  (* LC_PROBE155_WIDTH = "1" *) 
  (* LC_PROBE156_IS_DATA = "1'b0" *) 
  (* LC_PROBE156_IS_TRIG = "1'b0" *) 
  (* LC_PROBE156_MU_CNT = "1" *) 
  (* LC_PROBE156_PID = "16'b0000000010011100" *) 
  (* LC_PROBE156_TYPE = "1" *) 
  (* LC_PROBE156_WIDTH = "1" *) 
  (* LC_PROBE157_IS_DATA = "1'b0" *) 
  (* LC_PROBE157_IS_TRIG = "1'b0" *) 
  (* LC_PROBE157_MU_CNT = "1" *) 
  (* LC_PROBE157_PID = "16'b0000000010011101" *) 
  (* LC_PROBE157_TYPE = "1" *) 
  (* LC_PROBE157_WIDTH = "1" *) 
  (* LC_PROBE158_IS_DATA = "1'b0" *) 
  (* LC_PROBE158_IS_TRIG = "1'b0" *) 
  (* LC_PROBE158_MU_CNT = "1" *) 
  (* LC_PROBE158_PID = "16'b0000000010011110" *) 
  (* LC_PROBE158_TYPE = "1" *) 
  (* LC_PROBE158_WIDTH = "1" *) 
  (* LC_PROBE159_IS_DATA = "1'b0" *) 
  (* LC_PROBE159_IS_TRIG = "1'b0" *) 
  (* LC_PROBE159_MU_CNT = "1" *) 
  (* LC_PROBE159_PID = "16'b0000000010011111" *) 
  (* LC_PROBE159_TYPE = "1" *) 
  (* LC_PROBE159_WIDTH = "1" *) 
  (* LC_PROBE15_IS_DATA = "1'b0" *) 
  (* LC_PROBE15_IS_TRIG = "1'b0" *) 
  (* LC_PROBE15_MU_CNT = "1" *) 
  (* LC_PROBE15_PID = "16'b0000000000001111" *) 
  (* LC_PROBE15_TYPE = "1" *) 
  (* LC_PROBE15_WIDTH = "1" *) 
  (* LC_PROBE160_IS_DATA = "1'b0" *) 
  (* LC_PROBE160_IS_TRIG = "1'b0" *) 
  (* LC_PROBE160_MU_CNT = "1" *) 
  (* LC_PROBE160_PID = "16'b0000000010100000" *) 
  (* LC_PROBE160_TYPE = "1" *) 
  (* LC_PROBE160_WIDTH = "1" *) 
  (* LC_PROBE161_IS_DATA = "1'b0" *) 
  (* LC_PROBE161_IS_TRIG = "1'b0" *) 
  (* LC_PROBE161_MU_CNT = "1" *) 
  (* LC_PROBE161_PID = "16'b0000000010100001" *) 
  (* LC_PROBE161_TYPE = "1" *) 
  (* LC_PROBE161_WIDTH = "1" *) 
  (* LC_PROBE162_IS_DATA = "1'b0" *) 
  (* LC_PROBE162_IS_TRIG = "1'b0" *) 
  (* LC_PROBE162_MU_CNT = "1" *) 
  (* LC_PROBE162_PID = "16'b0000000010100010" *) 
  (* LC_PROBE162_TYPE = "1" *) 
  (* LC_PROBE162_WIDTH = "1" *) 
  (* LC_PROBE163_IS_DATA = "1'b0" *) 
  (* LC_PROBE163_IS_TRIG = "1'b0" *) 
  (* LC_PROBE163_MU_CNT = "1" *) 
  (* LC_PROBE163_PID = "16'b0000000010100011" *) 
  (* LC_PROBE163_TYPE = "1" *) 
  (* LC_PROBE163_WIDTH = "1" *) 
  (* LC_PROBE164_IS_DATA = "1'b0" *) 
  (* LC_PROBE164_IS_TRIG = "1'b0" *) 
  (* LC_PROBE164_MU_CNT = "1" *) 
  (* LC_PROBE164_PID = "16'b0000000010100100" *) 
  (* LC_PROBE164_TYPE = "1" *) 
  (* LC_PROBE164_WIDTH = "1" *) 
  (* LC_PROBE165_IS_DATA = "1'b0" *) 
  (* LC_PROBE165_IS_TRIG = "1'b0" *) 
  (* LC_PROBE165_MU_CNT = "1" *) 
  (* LC_PROBE165_PID = "16'b0000000010100101" *) 
  (* LC_PROBE165_TYPE = "1" *) 
  (* LC_PROBE165_WIDTH = "1" *) 
  (* LC_PROBE166_IS_DATA = "1'b0" *) 
  (* LC_PROBE166_IS_TRIG = "1'b0" *) 
  (* LC_PROBE166_MU_CNT = "1" *) 
  (* LC_PROBE166_PID = "16'b0000000010100110" *) 
  (* LC_PROBE166_TYPE = "1" *) 
  (* LC_PROBE166_WIDTH = "1" *) 
  (* LC_PROBE167_IS_DATA = "1'b0" *) 
  (* LC_PROBE167_IS_TRIG = "1'b0" *) 
  (* LC_PROBE167_MU_CNT = "1" *) 
  (* LC_PROBE167_PID = "16'b0000000010100111" *) 
  (* LC_PROBE167_TYPE = "1" *) 
  (* LC_PROBE167_WIDTH = "1" *) 
  (* LC_PROBE168_IS_DATA = "1'b0" *) 
  (* LC_PROBE168_IS_TRIG = "1'b0" *) 
  (* LC_PROBE168_MU_CNT = "1" *) 
  (* LC_PROBE168_PID = "16'b0000000010101000" *) 
  (* LC_PROBE168_TYPE = "1" *) 
  (* LC_PROBE168_WIDTH = "1" *) 
  (* LC_PROBE169_IS_DATA = "1'b0" *) 
  (* LC_PROBE169_IS_TRIG = "1'b0" *) 
  (* LC_PROBE169_MU_CNT = "1" *) 
  (* LC_PROBE169_PID = "16'b0000000010101001" *) 
  (* LC_PROBE169_TYPE = "1" *) 
  (* LC_PROBE169_WIDTH = "1" *) 
  (* LC_PROBE16_IS_DATA = "1'b0" *) 
  (* LC_PROBE16_IS_TRIG = "1'b0" *) 
  (* LC_PROBE16_MU_CNT = "1" *) 
  (* LC_PROBE16_PID = "16'b0000000000010000" *) 
  (* LC_PROBE16_TYPE = "1" *) 
  (* LC_PROBE16_WIDTH = "1" *) 
  (* LC_PROBE170_IS_DATA = "1'b0" *) 
  (* LC_PROBE170_IS_TRIG = "1'b0" *) 
  (* LC_PROBE170_MU_CNT = "1" *) 
  (* LC_PROBE170_PID = "16'b0000000010101010" *) 
  (* LC_PROBE170_TYPE = "1" *) 
  (* LC_PROBE170_WIDTH = "1" *) 
  (* LC_PROBE171_IS_DATA = "1'b0" *) 
  (* LC_PROBE171_IS_TRIG = "1'b0" *) 
  (* LC_PROBE171_MU_CNT = "1" *) 
  (* LC_PROBE171_PID = "16'b0000000010101011" *) 
  (* LC_PROBE171_TYPE = "1" *) 
  (* LC_PROBE171_WIDTH = "1" *) 
  (* LC_PROBE172_IS_DATA = "1'b0" *) 
  (* LC_PROBE172_IS_TRIG = "1'b0" *) 
  (* LC_PROBE172_MU_CNT = "1" *) 
  (* LC_PROBE172_PID = "16'b0000000010101100" *) 
  (* LC_PROBE172_TYPE = "1" *) 
  (* LC_PROBE172_WIDTH = "1" *) 
  (* LC_PROBE173_IS_DATA = "1'b0" *) 
  (* LC_PROBE173_IS_TRIG = "1'b0" *) 
  (* LC_PROBE173_MU_CNT = "1" *) 
  (* LC_PROBE173_PID = "16'b0000000010101101" *) 
  (* LC_PROBE173_TYPE = "1" *) 
  (* LC_PROBE173_WIDTH = "1" *) 
  (* LC_PROBE174_IS_DATA = "1'b0" *) 
  (* LC_PROBE174_IS_TRIG = "1'b0" *) 
  (* LC_PROBE174_MU_CNT = "1" *) 
  (* LC_PROBE174_PID = "16'b0000000010101110" *) 
  (* LC_PROBE174_TYPE = "1" *) 
  (* LC_PROBE174_WIDTH = "1" *) 
  (* LC_PROBE175_IS_DATA = "1'b0" *) 
  (* LC_PROBE175_IS_TRIG = "1'b0" *) 
  (* LC_PROBE175_MU_CNT = "1" *) 
  (* LC_PROBE175_PID = "16'b0000000010101111" *) 
  (* LC_PROBE175_TYPE = "1" *) 
  (* LC_PROBE175_WIDTH = "1" *) 
  (* LC_PROBE176_IS_DATA = "1'b0" *) 
  (* LC_PROBE176_IS_TRIG = "1'b0" *) 
  (* LC_PROBE176_MU_CNT = "1" *) 
  (* LC_PROBE176_PID = "16'b0000000010110000" *) 
  (* LC_PROBE176_TYPE = "1" *) 
  (* LC_PROBE176_WIDTH = "1" *) 
  (* LC_PROBE177_IS_DATA = "1'b0" *) 
  (* LC_PROBE177_IS_TRIG = "1'b0" *) 
  (* LC_PROBE177_MU_CNT = "1" *) 
  (* LC_PROBE177_PID = "16'b0000000010110001" *) 
  (* LC_PROBE177_TYPE = "1" *) 
  (* LC_PROBE177_WIDTH = "1" *) 
  (* LC_PROBE178_IS_DATA = "1'b0" *) 
  (* LC_PROBE178_IS_TRIG = "1'b0" *) 
  (* LC_PROBE178_MU_CNT = "1" *) 
  (* LC_PROBE178_PID = "16'b0000000010110010" *) 
  (* LC_PROBE178_TYPE = "1" *) 
  (* LC_PROBE178_WIDTH = "1" *) 
  (* LC_PROBE179_IS_DATA = "1'b0" *) 
  (* LC_PROBE179_IS_TRIG = "1'b0" *) 
  (* LC_PROBE179_MU_CNT = "1" *) 
  (* LC_PROBE179_PID = "16'b0000000010110011" *) 
  (* LC_PROBE179_TYPE = "1" *) 
  (* LC_PROBE179_WIDTH = "1" *) 
  (* LC_PROBE17_IS_DATA = "1'b0" *) 
  (* LC_PROBE17_IS_TRIG = "1'b0" *) 
  (* LC_PROBE17_MU_CNT = "1" *) 
  (* LC_PROBE17_PID = "16'b0000000000010001" *) 
  (* LC_PROBE17_TYPE = "1" *) 
  (* LC_PROBE17_WIDTH = "1" *) 
  (* LC_PROBE180_IS_DATA = "1'b0" *) 
  (* LC_PROBE180_IS_TRIG = "1'b0" *) 
  (* LC_PROBE180_MU_CNT = "1" *) 
  (* LC_PROBE180_PID = "16'b0000000010110100" *) 
  (* LC_PROBE180_TYPE = "1" *) 
  (* LC_PROBE180_WIDTH = "1" *) 
  (* LC_PROBE181_IS_DATA = "1'b0" *) 
  (* LC_PROBE181_IS_TRIG = "1'b0" *) 
  (* LC_PROBE181_MU_CNT = "1" *) 
  (* LC_PROBE181_PID = "16'b0000000010110101" *) 
  (* LC_PROBE181_TYPE = "1" *) 
  (* LC_PROBE181_WIDTH = "1" *) 
  (* LC_PROBE182_IS_DATA = "1'b0" *) 
  (* LC_PROBE182_IS_TRIG = "1'b0" *) 
  (* LC_PROBE182_MU_CNT = "1" *) 
  (* LC_PROBE182_PID = "16'b0000000010110110" *) 
  (* LC_PROBE182_TYPE = "1" *) 
  (* LC_PROBE182_WIDTH = "1" *) 
  (* LC_PROBE183_IS_DATA = "1'b0" *) 
  (* LC_PROBE183_IS_TRIG = "1'b0" *) 
  (* LC_PROBE183_MU_CNT = "1" *) 
  (* LC_PROBE183_PID = "16'b0000000010110111" *) 
  (* LC_PROBE183_TYPE = "1" *) 
  (* LC_PROBE183_WIDTH = "1" *) 
  (* LC_PROBE184_IS_DATA = "1'b0" *) 
  (* LC_PROBE184_IS_TRIG = "1'b0" *) 
  (* LC_PROBE184_MU_CNT = "1" *) 
  (* LC_PROBE184_PID = "16'b0000000010111000" *) 
  (* LC_PROBE184_TYPE = "1" *) 
  (* LC_PROBE184_WIDTH = "1" *) 
  (* LC_PROBE185_IS_DATA = "1'b0" *) 
  (* LC_PROBE185_IS_TRIG = "1'b0" *) 
  (* LC_PROBE185_MU_CNT = "1" *) 
  (* LC_PROBE185_PID = "16'b0000000010111001" *) 
  (* LC_PROBE185_TYPE = "1" *) 
  (* LC_PROBE185_WIDTH = "1" *) 
  (* LC_PROBE186_IS_DATA = "1'b0" *) 
  (* LC_PROBE186_IS_TRIG = "1'b0" *) 
  (* LC_PROBE186_MU_CNT = "1" *) 
  (* LC_PROBE186_PID = "16'b0000000010111010" *) 
  (* LC_PROBE186_TYPE = "1" *) 
  (* LC_PROBE186_WIDTH = "1" *) 
  (* LC_PROBE187_IS_DATA = "1'b0" *) 
  (* LC_PROBE187_IS_TRIG = "1'b0" *) 
  (* LC_PROBE187_MU_CNT = "1" *) 
  (* LC_PROBE187_PID = "16'b0000000010111011" *) 
  (* LC_PROBE187_TYPE = "1" *) 
  (* LC_PROBE187_WIDTH = "1" *) 
  (* LC_PROBE188_IS_DATA = "1'b0" *) 
  (* LC_PROBE188_IS_TRIG = "1'b0" *) 
  (* LC_PROBE188_MU_CNT = "1" *) 
  (* LC_PROBE188_PID = "16'b0000000010111100" *) 
  (* LC_PROBE188_TYPE = "1" *) 
  (* LC_PROBE188_WIDTH = "1" *) 
  (* LC_PROBE189_IS_DATA = "1'b0" *) 
  (* LC_PROBE189_IS_TRIG = "1'b0" *) 
  (* LC_PROBE189_MU_CNT = "1" *) 
  (* LC_PROBE189_PID = "16'b0000000010111101" *) 
  (* LC_PROBE189_TYPE = "1" *) 
  (* LC_PROBE189_WIDTH = "1" *) 
  (* LC_PROBE18_IS_DATA = "1'b0" *) 
  (* LC_PROBE18_IS_TRIG = "1'b0" *) 
  (* LC_PROBE18_MU_CNT = "1" *) 
  (* LC_PROBE18_PID = "16'b0000000000010010" *) 
  (* LC_PROBE18_TYPE = "1" *) 
  (* LC_PROBE18_WIDTH = "1" *) 
  (* LC_PROBE190_IS_DATA = "1'b0" *) 
  (* LC_PROBE190_IS_TRIG = "1'b0" *) 
  (* LC_PROBE190_MU_CNT = "1" *) 
  (* LC_PROBE190_PID = "16'b0000000010111110" *) 
  (* LC_PROBE190_TYPE = "1" *) 
  (* LC_PROBE190_WIDTH = "1" *) 
  (* LC_PROBE191_IS_DATA = "1'b0" *) 
  (* LC_PROBE191_IS_TRIG = "1'b0" *) 
  (* LC_PROBE191_MU_CNT = "1" *) 
  (* LC_PROBE191_PID = "16'b0000000010111111" *) 
  (* LC_PROBE191_TYPE = "1" *) 
  (* LC_PROBE191_WIDTH = "1" *) 
  (* LC_PROBE192_IS_DATA = "1'b0" *) 
  (* LC_PROBE192_IS_TRIG = "1'b0" *) 
  (* LC_PROBE192_MU_CNT = "1" *) 
  (* LC_PROBE192_PID = "16'b0000000011000000" *) 
  (* LC_PROBE192_TYPE = "1" *) 
  (* LC_PROBE192_WIDTH = "1" *) 
  (* LC_PROBE193_IS_DATA = "1'b0" *) 
  (* LC_PROBE193_IS_TRIG = "1'b0" *) 
  (* LC_PROBE193_MU_CNT = "1" *) 
  (* LC_PROBE193_PID = "16'b0000000011000001" *) 
  (* LC_PROBE193_TYPE = "1" *) 
  (* LC_PROBE193_WIDTH = "1" *) 
  (* LC_PROBE194_IS_DATA = "1'b0" *) 
  (* LC_PROBE194_IS_TRIG = "1'b0" *) 
  (* LC_PROBE194_MU_CNT = "1" *) 
  (* LC_PROBE194_PID = "16'b0000000011000010" *) 
  (* LC_PROBE194_TYPE = "1" *) 
  (* LC_PROBE194_WIDTH = "1" *) 
  (* LC_PROBE195_IS_DATA = "1'b0" *) 
  (* LC_PROBE195_IS_TRIG = "1'b0" *) 
  (* LC_PROBE195_MU_CNT = "1" *) 
  (* LC_PROBE195_PID = "16'b0000000011000011" *) 
  (* LC_PROBE195_TYPE = "1" *) 
  (* LC_PROBE195_WIDTH = "1" *) 
  (* LC_PROBE196_IS_DATA = "1'b0" *) 
  (* LC_PROBE196_IS_TRIG = "1'b0" *) 
  (* LC_PROBE196_MU_CNT = "1" *) 
  (* LC_PROBE196_PID = "16'b0000000011000100" *) 
  (* LC_PROBE196_TYPE = "1" *) 
  (* LC_PROBE196_WIDTH = "1" *) 
  (* LC_PROBE197_IS_DATA = "1'b0" *) 
  (* LC_PROBE197_IS_TRIG = "1'b0" *) 
  (* LC_PROBE197_MU_CNT = "1" *) 
  (* LC_PROBE197_PID = "16'b0000000011000101" *) 
  (* LC_PROBE197_TYPE = "1" *) 
  (* LC_PROBE197_WIDTH = "1" *) 
  (* LC_PROBE198_IS_DATA = "1'b0" *) 
  (* LC_PROBE198_IS_TRIG = "1'b0" *) 
  (* LC_PROBE198_MU_CNT = "1" *) 
  (* LC_PROBE198_PID = "16'b0000000011000110" *) 
  (* LC_PROBE198_TYPE = "1" *) 
  (* LC_PROBE198_WIDTH = "1" *) 
  (* LC_PROBE199_IS_DATA = "1'b0" *) 
  (* LC_PROBE199_IS_TRIG = "1'b0" *) 
  (* LC_PROBE199_MU_CNT = "1" *) 
  (* LC_PROBE199_PID = "16'b0000000011000111" *) 
  (* LC_PROBE199_TYPE = "1" *) 
  (* LC_PROBE199_WIDTH = "1" *) 
  (* LC_PROBE19_IS_DATA = "1'b0" *) 
  (* LC_PROBE19_IS_TRIG = "1'b0" *) 
  (* LC_PROBE19_MU_CNT = "1" *) 
  (* LC_PROBE19_PID = "16'b0000000000010011" *) 
  (* LC_PROBE19_TYPE = "1" *) 
  (* LC_PROBE19_WIDTH = "1" *) 
  (* LC_PROBE1_IS_DATA = "1'b0" *) 
  (* LC_PROBE1_IS_TRIG = "1'b0" *) 
  (* LC_PROBE1_MU_CNT = "1" *) 
  (* LC_PROBE1_PID = "16'b0000000000000001" *) 
  (* LC_PROBE1_TYPE = "1" *) 
  (* LC_PROBE1_WIDTH = "1" *) 
  (* LC_PROBE200_IS_DATA = "1'b0" *) 
  (* LC_PROBE200_IS_TRIG = "1'b0" *) 
  (* LC_PROBE200_MU_CNT = "1" *) 
  (* LC_PROBE200_PID = "16'b0000000011001000" *) 
  (* LC_PROBE200_TYPE = "1" *) 
  (* LC_PROBE200_WIDTH = "1" *) 
  (* LC_PROBE201_IS_DATA = "1'b0" *) 
  (* LC_PROBE201_IS_TRIG = "1'b0" *) 
  (* LC_PROBE201_MU_CNT = "1" *) 
  (* LC_PROBE201_PID = "16'b0000000011001001" *) 
  (* LC_PROBE201_TYPE = "1" *) 
  (* LC_PROBE201_WIDTH = "1" *) 
  (* LC_PROBE202_IS_DATA = "1'b0" *) 
  (* LC_PROBE202_IS_TRIG = "1'b0" *) 
  (* LC_PROBE202_MU_CNT = "1" *) 
  (* LC_PROBE202_PID = "16'b0000000011001010" *) 
  (* LC_PROBE202_TYPE = "1" *) 
  (* LC_PROBE202_WIDTH = "1" *) 
  (* LC_PROBE203_IS_DATA = "1'b0" *) 
  (* LC_PROBE203_IS_TRIG = "1'b0" *) 
  (* LC_PROBE203_MU_CNT = "1" *) 
  (* LC_PROBE203_PID = "16'b0000000011001011" *) 
  (* LC_PROBE203_TYPE = "1" *) 
  (* LC_PROBE203_WIDTH = "1" *) 
  (* LC_PROBE204_IS_DATA = "1'b0" *) 
  (* LC_PROBE204_IS_TRIG = "1'b0" *) 
  (* LC_PROBE204_MU_CNT = "1" *) 
  (* LC_PROBE204_PID = "16'b0000000011001100" *) 
  (* LC_PROBE204_TYPE = "1" *) 
  (* LC_PROBE204_WIDTH = "1" *) 
  (* LC_PROBE205_IS_DATA = "1'b0" *) 
  (* LC_PROBE205_IS_TRIG = "1'b0" *) 
  (* LC_PROBE205_MU_CNT = "1" *) 
  (* LC_PROBE205_PID = "16'b0000000011001101" *) 
  (* LC_PROBE205_TYPE = "1" *) 
  (* LC_PROBE205_WIDTH = "1" *) 
  (* LC_PROBE206_IS_DATA = "1'b0" *) 
  (* LC_PROBE206_IS_TRIG = "1'b0" *) 
  (* LC_PROBE206_MU_CNT = "1" *) 
  (* LC_PROBE206_PID = "16'b0000000011001110" *) 
  (* LC_PROBE206_TYPE = "1" *) 
  (* LC_PROBE206_WIDTH = "1" *) 
  (* LC_PROBE207_IS_DATA = "1'b0" *) 
  (* LC_PROBE207_IS_TRIG = "1'b0" *) 
  (* LC_PROBE207_MU_CNT = "1" *) 
  (* LC_PROBE207_PID = "16'b0000000011001111" *) 
  (* LC_PROBE207_TYPE = "1" *) 
  (* LC_PROBE207_WIDTH = "1" *) 
  (* LC_PROBE208_IS_DATA = "1'b0" *) 
  (* LC_PROBE208_IS_TRIG = "1'b0" *) 
  (* LC_PROBE208_MU_CNT = "1" *) 
  (* LC_PROBE208_PID = "16'b0000000011010000" *) 
  (* LC_PROBE208_TYPE = "1" *) 
  (* LC_PROBE208_WIDTH = "1" *) 
  (* LC_PROBE209_IS_DATA = "1'b0" *) 
  (* LC_PROBE209_IS_TRIG = "1'b0" *) 
  (* LC_PROBE209_MU_CNT = "1" *) 
  (* LC_PROBE209_PID = "16'b0000000011010001" *) 
  (* LC_PROBE209_TYPE = "1" *) 
  (* LC_PROBE209_WIDTH = "1" *) 
  (* LC_PROBE20_IS_DATA = "1'b0" *) 
  (* LC_PROBE20_IS_TRIG = "1'b0" *) 
  (* LC_PROBE20_MU_CNT = "1" *) 
  (* LC_PROBE20_PID = "16'b0000000000010100" *) 
  (* LC_PROBE20_TYPE = "1" *) 
  (* LC_PROBE20_WIDTH = "1" *) 
  (* LC_PROBE210_IS_DATA = "1'b0" *) 
  (* LC_PROBE210_IS_TRIG = "1'b0" *) 
  (* LC_PROBE210_MU_CNT = "1" *) 
  (* LC_PROBE210_PID = "16'b0000000011010010" *) 
  (* LC_PROBE210_TYPE = "1" *) 
  (* LC_PROBE210_WIDTH = "1" *) 
  (* LC_PROBE211_IS_DATA = "1'b0" *) 
  (* LC_PROBE211_IS_TRIG = "1'b0" *) 
  (* LC_PROBE211_MU_CNT = "1" *) 
  (* LC_PROBE211_PID = "16'b0000000011010011" *) 
  (* LC_PROBE211_TYPE = "1" *) 
  (* LC_PROBE211_WIDTH = "1" *) 
  (* LC_PROBE212_IS_DATA = "1'b0" *) 
  (* LC_PROBE212_IS_TRIG = "1'b0" *) 
  (* LC_PROBE212_MU_CNT = "1" *) 
  (* LC_PROBE212_PID = "16'b0000000011010100" *) 
  (* LC_PROBE212_TYPE = "1" *) 
  (* LC_PROBE212_WIDTH = "1" *) 
  (* LC_PROBE213_IS_DATA = "1'b0" *) 
  (* LC_PROBE213_IS_TRIG = "1'b0" *) 
  (* LC_PROBE213_MU_CNT = "1" *) 
  (* LC_PROBE213_PID = "16'b0000000011010101" *) 
  (* LC_PROBE213_TYPE = "1" *) 
  (* LC_PROBE213_WIDTH = "1" *) 
  (* LC_PROBE214_IS_DATA = "1'b0" *) 
  (* LC_PROBE214_IS_TRIG = "1'b0" *) 
  (* LC_PROBE214_MU_CNT = "1" *) 
  (* LC_PROBE214_PID = "16'b0000000011010110" *) 
  (* LC_PROBE214_TYPE = "1" *) 
  (* LC_PROBE214_WIDTH = "1" *) 
  (* LC_PROBE215_IS_DATA = "1'b0" *) 
  (* LC_PROBE215_IS_TRIG = "1'b0" *) 
  (* LC_PROBE215_MU_CNT = "1" *) 
  (* LC_PROBE215_PID = "16'b0000000011010111" *) 
  (* LC_PROBE215_TYPE = "1" *) 
  (* LC_PROBE215_WIDTH = "1" *) 
  (* LC_PROBE216_IS_DATA = "1'b0" *) 
  (* LC_PROBE216_IS_TRIG = "1'b0" *) 
  (* LC_PROBE216_MU_CNT = "1" *) 
  (* LC_PROBE216_PID = "16'b0000000011011000" *) 
  (* LC_PROBE216_TYPE = "1" *) 
  (* LC_PROBE216_WIDTH = "1" *) 
  (* LC_PROBE217_IS_DATA = "1'b0" *) 
  (* LC_PROBE217_IS_TRIG = "1'b0" *) 
  (* LC_PROBE217_MU_CNT = "1" *) 
  (* LC_PROBE217_PID = "16'b0000000011011001" *) 
  (* LC_PROBE217_TYPE = "1" *) 
  (* LC_PROBE217_WIDTH = "1" *) 
  (* LC_PROBE218_IS_DATA = "1'b0" *) 
  (* LC_PROBE218_IS_TRIG = "1'b0" *) 
  (* LC_PROBE218_MU_CNT = "1" *) 
  (* LC_PROBE218_PID = "16'b0000000011011010" *) 
  (* LC_PROBE218_TYPE = "1" *) 
  (* LC_PROBE218_WIDTH = "1" *) 
  (* LC_PROBE219_IS_DATA = "1'b0" *) 
  (* LC_PROBE219_IS_TRIG = "1'b0" *) 
  (* LC_PROBE219_MU_CNT = "1" *) 
  (* LC_PROBE219_PID = "16'b0000000011011011" *) 
  (* LC_PROBE219_TYPE = "1" *) 
  (* LC_PROBE219_WIDTH = "1" *) 
  (* LC_PROBE21_IS_DATA = "1'b0" *) 
  (* LC_PROBE21_IS_TRIG = "1'b0" *) 
  (* LC_PROBE21_MU_CNT = "1" *) 
  (* LC_PROBE21_PID = "16'b0000000000010101" *) 
  (* LC_PROBE21_TYPE = "1" *) 
  (* LC_PROBE21_WIDTH = "1" *) 
  (* LC_PROBE220_IS_DATA = "1'b0" *) 
  (* LC_PROBE220_IS_TRIG = "1'b0" *) 
  (* LC_PROBE220_MU_CNT = "1" *) 
  (* LC_PROBE220_PID = "16'b0000000011011100" *) 
  (* LC_PROBE220_TYPE = "1" *) 
  (* LC_PROBE220_WIDTH = "1" *) 
  (* LC_PROBE221_IS_DATA = "1'b0" *) 
  (* LC_PROBE221_IS_TRIG = "1'b0" *) 
  (* LC_PROBE221_MU_CNT = "1" *) 
  (* LC_PROBE221_PID = "16'b0000000011011101" *) 
  (* LC_PROBE221_TYPE = "1" *) 
  (* LC_PROBE221_WIDTH = "1" *) 
  (* LC_PROBE222_IS_DATA = "1'b0" *) 
  (* LC_PROBE222_IS_TRIG = "1'b0" *) 
  (* LC_PROBE222_MU_CNT = "1" *) 
  (* LC_PROBE222_PID = "16'b0000000011011110" *) 
  (* LC_PROBE222_TYPE = "1" *) 
  (* LC_PROBE222_WIDTH = "1" *) 
  (* LC_PROBE223_IS_DATA = "1'b0" *) 
  (* LC_PROBE223_IS_TRIG = "1'b0" *) 
  (* LC_PROBE223_MU_CNT = "1" *) 
  (* LC_PROBE223_PID = "16'b0000000011011111" *) 
  (* LC_PROBE223_TYPE = "1" *) 
  (* LC_PROBE223_WIDTH = "1" *) 
  (* LC_PROBE224_IS_DATA = "1'b0" *) 
  (* LC_PROBE224_IS_TRIG = "1'b0" *) 
  (* LC_PROBE224_MU_CNT = "1" *) 
  (* LC_PROBE224_PID = "16'b0000000011100000" *) 
  (* LC_PROBE224_TYPE = "1" *) 
  (* LC_PROBE224_WIDTH = "1" *) 
  (* LC_PROBE225_IS_DATA = "1'b0" *) 
  (* LC_PROBE225_IS_TRIG = "1'b0" *) 
  (* LC_PROBE225_MU_CNT = "1" *) 
  (* LC_PROBE225_PID = "16'b0000000011100001" *) 
  (* LC_PROBE225_TYPE = "1" *) 
  (* LC_PROBE225_WIDTH = "1" *) 
  (* LC_PROBE226_IS_DATA = "1'b0" *) 
  (* LC_PROBE226_IS_TRIG = "1'b0" *) 
  (* LC_PROBE226_MU_CNT = "1" *) 
  (* LC_PROBE226_PID = "16'b0000000011100010" *) 
  (* LC_PROBE226_TYPE = "1" *) 
  (* LC_PROBE226_WIDTH = "1" *) 
  (* LC_PROBE227_IS_DATA = "1'b0" *) 
  (* LC_PROBE227_IS_TRIG = "1'b0" *) 
  (* LC_PROBE227_MU_CNT = "1" *) 
  (* LC_PROBE227_PID = "16'b0000000011100011" *) 
  (* LC_PROBE227_TYPE = "1" *) 
  (* LC_PROBE227_WIDTH = "1" *) 
  (* LC_PROBE228_IS_DATA = "1'b0" *) 
  (* LC_PROBE228_IS_TRIG = "1'b0" *) 
  (* LC_PROBE228_MU_CNT = "1" *) 
  (* LC_PROBE228_PID = "16'b0000000011100100" *) 
  (* LC_PROBE228_TYPE = "1" *) 
  (* LC_PROBE228_WIDTH = "1" *) 
  (* LC_PROBE229_IS_DATA = "1'b0" *) 
  (* LC_PROBE229_IS_TRIG = "1'b0" *) 
  (* LC_PROBE229_MU_CNT = "1" *) 
  (* LC_PROBE229_PID = "16'b0000000011100101" *) 
  (* LC_PROBE229_TYPE = "1" *) 
  (* LC_PROBE229_WIDTH = "1" *) 
  (* LC_PROBE22_IS_DATA = "1'b0" *) 
  (* LC_PROBE22_IS_TRIG = "1'b0" *) 
  (* LC_PROBE22_MU_CNT = "1" *) 
  (* LC_PROBE22_PID = "16'b0000000000010110" *) 
  (* LC_PROBE22_TYPE = "1" *) 
  (* LC_PROBE22_WIDTH = "1" *) 
  (* LC_PROBE230_IS_DATA = "1'b0" *) 
  (* LC_PROBE230_IS_TRIG = "1'b0" *) 
  (* LC_PROBE230_MU_CNT = "1" *) 
  (* LC_PROBE230_PID = "16'b0000000011100110" *) 
  (* LC_PROBE230_TYPE = "1" *) 
  (* LC_PROBE230_WIDTH = "1" *) 
  (* LC_PROBE231_IS_DATA = "1'b0" *) 
  (* LC_PROBE231_IS_TRIG = "1'b0" *) 
  (* LC_PROBE231_MU_CNT = "1" *) 
  (* LC_PROBE231_PID = "16'b0000000011100111" *) 
  (* LC_PROBE231_TYPE = "1" *) 
  (* LC_PROBE231_WIDTH = "1" *) 
  (* LC_PROBE232_IS_DATA = "1'b0" *) 
  (* LC_PROBE232_IS_TRIG = "1'b0" *) 
  (* LC_PROBE232_MU_CNT = "1" *) 
  (* LC_PROBE232_PID = "16'b0000000011101000" *) 
  (* LC_PROBE232_TYPE = "1" *) 
  (* LC_PROBE232_WIDTH = "1" *) 
  (* LC_PROBE233_IS_DATA = "1'b0" *) 
  (* LC_PROBE233_IS_TRIG = "1'b0" *) 
  (* LC_PROBE233_MU_CNT = "1" *) 
  (* LC_PROBE233_PID = "16'b0000000011101001" *) 
  (* LC_PROBE233_TYPE = "1" *) 
  (* LC_PROBE233_WIDTH = "1" *) 
  (* LC_PROBE234_IS_DATA = "1'b0" *) 
  (* LC_PROBE234_IS_TRIG = "1'b0" *) 
  (* LC_PROBE234_MU_CNT = "1" *) 
  (* LC_PROBE234_PID = "16'b0000000011101010" *) 
  (* LC_PROBE234_TYPE = "1" *) 
  (* LC_PROBE234_WIDTH = "1" *) 
  (* LC_PROBE235_IS_DATA = "1'b0" *) 
  (* LC_PROBE235_IS_TRIG = "1'b0" *) 
  (* LC_PROBE235_MU_CNT = "1" *) 
  (* LC_PROBE235_PID = "16'b0000000011101011" *) 
  (* LC_PROBE235_TYPE = "1" *) 
  (* LC_PROBE235_WIDTH = "1" *) 
  (* LC_PROBE236_IS_DATA = "1'b0" *) 
  (* LC_PROBE236_IS_TRIG = "1'b0" *) 
  (* LC_PROBE236_MU_CNT = "1" *) 
  (* LC_PROBE236_PID = "16'b0000000011101100" *) 
  (* LC_PROBE236_TYPE = "1" *) 
  (* LC_PROBE236_WIDTH = "1" *) 
  (* LC_PROBE237_IS_DATA = "1'b0" *) 
  (* LC_PROBE237_IS_TRIG = "1'b0" *) 
  (* LC_PROBE237_MU_CNT = "1" *) 
  (* LC_PROBE237_PID = "16'b0000000011101101" *) 
  (* LC_PROBE237_TYPE = "1" *) 
  (* LC_PROBE237_WIDTH = "1" *) 
  (* LC_PROBE238_IS_DATA = "1'b0" *) 
  (* LC_PROBE238_IS_TRIG = "1'b0" *) 
  (* LC_PROBE238_MU_CNT = "1" *) 
  (* LC_PROBE238_PID = "16'b0000000011101110" *) 
  (* LC_PROBE238_TYPE = "1" *) 
  (* LC_PROBE238_WIDTH = "1" *) 
  (* LC_PROBE239_IS_DATA = "1'b0" *) 
  (* LC_PROBE239_IS_TRIG = "1'b0" *) 
  (* LC_PROBE239_MU_CNT = "1" *) 
  (* LC_PROBE239_PID = "16'b0000000011101111" *) 
  (* LC_PROBE239_TYPE = "1" *) 
  (* LC_PROBE239_WIDTH = "1" *) 
  (* LC_PROBE23_IS_DATA = "1'b0" *) 
  (* LC_PROBE23_IS_TRIG = "1'b0" *) 
  (* LC_PROBE23_MU_CNT = "1" *) 
  (* LC_PROBE23_PID = "16'b0000000000010111" *) 
  (* LC_PROBE23_TYPE = "1" *) 
  (* LC_PROBE23_WIDTH = "1" *) 
  (* LC_PROBE240_IS_DATA = "1'b0" *) 
  (* LC_PROBE240_IS_TRIG = "1'b0" *) 
  (* LC_PROBE240_MU_CNT = "1" *) 
  (* LC_PROBE240_PID = "16'b0000000011110000" *) 
  (* LC_PROBE240_TYPE = "1" *) 
  (* LC_PROBE240_WIDTH = "1" *) 
  (* LC_PROBE241_IS_DATA = "1'b0" *) 
  (* LC_PROBE241_IS_TRIG = "1'b0" *) 
  (* LC_PROBE241_MU_CNT = "1" *) 
  (* LC_PROBE241_PID = "16'b0000000011110001" *) 
  (* LC_PROBE241_TYPE = "1" *) 
  (* LC_PROBE241_WIDTH = "1" *) 
  (* LC_PROBE242_IS_DATA = "1'b0" *) 
  (* LC_PROBE242_IS_TRIG = "1'b0" *) 
  (* LC_PROBE242_MU_CNT = "1" *) 
  (* LC_PROBE242_PID = "16'b0000000011110010" *) 
  (* LC_PROBE242_TYPE = "1" *) 
  (* LC_PROBE242_WIDTH = "1" *) 
  (* LC_PROBE243_IS_DATA = "1'b0" *) 
  (* LC_PROBE243_IS_TRIG = "1'b0" *) 
  (* LC_PROBE243_MU_CNT = "1" *) 
  (* LC_PROBE243_PID = "16'b0000000011110011" *) 
  (* LC_PROBE243_TYPE = "1" *) 
  (* LC_PROBE243_WIDTH = "1" *) 
  (* LC_PROBE244_IS_DATA = "1'b0" *) 
  (* LC_PROBE244_IS_TRIG = "1'b0" *) 
  (* LC_PROBE244_MU_CNT = "1" *) 
  (* LC_PROBE244_PID = "16'b0000000011110100" *) 
  (* LC_PROBE244_TYPE = "1" *) 
  (* LC_PROBE244_WIDTH = "1" *) 
  (* LC_PROBE245_IS_DATA = "1'b0" *) 
  (* LC_PROBE245_IS_TRIG = "1'b0" *) 
  (* LC_PROBE245_MU_CNT = "1" *) 
  (* LC_PROBE245_PID = "16'b0000000011110101" *) 
  (* LC_PROBE245_TYPE = "1" *) 
  (* LC_PROBE245_WIDTH = "1" *) 
  (* LC_PROBE246_IS_DATA = "1'b0" *) 
  (* LC_PROBE246_IS_TRIG = "1'b0" *) 
  (* LC_PROBE246_MU_CNT = "1" *) 
  (* LC_PROBE246_PID = "16'b0000000011110110" *) 
  (* LC_PROBE246_TYPE = "1" *) 
  (* LC_PROBE246_WIDTH = "1" *) 
  (* LC_PROBE247_IS_DATA = "1'b0" *) 
  (* LC_PROBE247_IS_TRIG = "1'b0" *) 
  (* LC_PROBE247_MU_CNT = "1" *) 
  (* LC_PROBE247_PID = "16'b0000000011110111" *) 
  (* LC_PROBE247_TYPE = "1" *) 
  (* LC_PROBE247_WIDTH = "1" *) 
  (* LC_PROBE248_IS_DATA = "1'b0" *) 
  (* LC_PROBE248_IS_TRIG = "1'b0" *) 
  (* LC_PROBE248_MU_CNT = "1" *) 
  (* LC_PROBE248_PID = "16'b0000000011111000" *) 
  (* LC_PROBE248_TYPE = "1" *) 
  (* LC_PROBE248_WIDTH = "1" *) 
  (* LC_PROBE249_IS_DATA = "1'b0" *) 
  (* LC_PROBE249_IS_TRIG = "1'b0" *) 
  (* LC_PROBE249_MU_CNT = "1" *) 
  (* LC_PROBE249_PID = "16'b0000000011111001" *) 
  (* LC_PROBE249_TYPE = "1" *) 
  (* LC_PROBE249_WIDTH = "1" *) 
  (* LC_PROBE24_IS_DATA = "1'b0" *) 
  (* LC_PROBE24_IS_TRIG = "1'b0" *) 
  (* LC_PROBE24_MU_CNT = "1" *) 
  (* LC_PROBE24_PID = "16'b0000000000011000" *) 
  (* LC_PROBE24_TYPE = "1" *) 
  (* LC_PROBE24_WIDTH = "1" *) 
  (* LC_PROBE250_IS_DATA = "1'b0" *) 
  (* LC_PROBE250_IS_TRIG = "1'b0" *) 
  (* LC_PROBE250_MU_CNT = "1" *) 
  (* LC_PROBE250_PID = "16'b0000000011111010" *) 
  (* LC_PROBE250_TYPE = "1" *) 
  (* LC_PROBE250_WIDTH = "1" *) 
  (* LC_PROBE251_IS_DATA = "1'b0" *) 
  (* LC_PROBE251_IS_TRIG = "1'b0" *) 
  (* LC_PROBE251_MU_CNT = "1" *) 
  (* LC_PROBE251_PID = "16'b0000000011111011" *) 
  (* LC_PROBE251_TYPE = "1" *) 
  (* LC_PROBE251_WIDTH = "1" *) 
  (* LC_PROBE252_IS_DATA = "1'b0" *) 
  (* LC_PROBE252_IS_TRIG = "1'b0" *) 
  (* LC_PROBE252_MU_CNT = "1" *) 
  (* LC_PROBE252_PID = "16'b0000000011111100" *) 
  (* LC_PROBE252_TYPE = "1" *) 
  (* LC_PROBE252_WIDTH = "1" *) 
  (* LC_PROBE253_IS_DATA = "1'b0" *) 
  (* LC_PROBE253_IS_TRIG = "1'b0" *) 
  (* LC_PROBE253_MU_CNT = "1" *) 
  (* LC_PROBE253_PID = "16'b0000000011111101" *) 
  (* LC_PROBE253_TYPE = "1" *) 
  (* LC_PROBE253_WIDTH = "1" *) 
  (* LC_PROBE254_IS_DATA = "1'b0" *) 
  (* LC_PROBE254_IS_TRIG = "1'b0" *) 
  (* LC_PROBE254_MU_CNT = "1" *) 
  (* LC_PROBE254_PID = "16'b0000000011111110" *) 
  (* LC_PROBE254_TYPE = "1" *) 
  (* LC_PROBE254_WIDTH = "1" *) 
  (* LC_PROBE255_IS_DATA = "1'b0" *) 
  (* LC_PROBE255_IS_TRIG = "1'b0" *) 
  (* LC_PROBE255_MU_CNT = "1" *) 
  (* LC_PROBE255_PID = "16'b0000000011111111" *) 
  (* LC_PROBE255_TYPE = "1" *) 
  (* LC_PROBE255_WIDTH = "1" *) 
  (* LC_PROBE256_IS_DATA = "1'b0" *) 
  (* LC_PROBE256_IS_TRIG = "1'b0" *) 
  (* LC_PROBE256_MU_CNT = "1" *) 
  (* LC_PROBE256_PID = "16'b0000000100000000" *) 
  (* LC_PROBE256_TYPE = "1" *) 
  (* LC_PROBE256_WIDTH = "1" *) 
  (* LC_PROBE257_IS_DATA = "1'b0" *) 
  (* LC_PROBE257_IS_TRIG = "1'b0" *) 
  (* LC_PROBE257_MU_CNT = "1" *) 
  (* LC_PROBE257_PID = "16'b0000000100000001" *) 
  (* LC_PROBE257_TYPE = "1" *) 
  (* LC_PROBE257_WIDTH = "1" *) 
  (* LC_PROBE258_IS_DATA = "1'b0" *) 
  (* LC_PROBE258_IS_TRIG = "1'b0" *) 
  (* LC_PROBE258_MU_CNT = "1" *) 
  (* LC_PROBE258_PID = "16'b0000000100000010" *) 
  (* LC_PROBE258_TYPE = "1" *) 
  (* LC_PROBE258_WIDTH = "1" *) 
  (* LC_PROBE259_IS_DATA = "1'b0" *) 
  (* LC_PROBE259_IS_TRIG = "1'b0" *) 
  (* LC_PROBE259_MU_CNT = "1" *) 
  (* LC_PROBE259_PID = "16'b0000000100000011" *) 
  (* LC_PROBE259_TYPE = "1" *) 
  (* LC_PROBE259_WIDTH = "1" *) 
  (* LC_PROBE25_IS_DATA = "1'b0" *) 
  (* LC_PROBE25_IS_TRIG = "1'b0" *) 
  (* LC_PROBE25_MU_CNT = "1" *) 
  (* LC_PROBE25_PID = "16'b0000000000011001" *) 
  (* LC_PROBE25_TYPE = "1" *) 
  (* LC_PROBE25_WIDTH = "1" *) 
  (* LC_PROBE260_IS_DATA = "1'b0" *) 
  (* LC_PROBE260_IS_TRIG = "1'b0" *) 
  (* LC_PROBE260_MU_CNT = "1" *) 
  (* LC_PROBE260_PID = "16'b0000000100000100" *) 
  (* LC_PROBE260_TYPE = "1" *) 
  (* LC_PROBE260_WIDTH = "1" *) 
  (* LC_PROBE261_IS_DATA = "1'b0" *) 
  (* LC_PROBE261_IS_TRIG = "1'b0" *) 
  (* LC_PROBE261_MU_CNT = "1" *) 
  (* LC_PROBE261_PID = "16'b0000000100000101" *) 
  (* LC_PROBE261_TYPE = "1" *) 
  (* LC_PROBE261_WIDTH = "1" *) 
  (* LC_PROBE262_IS_DATA = "1'b0" *) 
  (* LC_PROBE262_IS_TRIG = "1'b0" *) 
  (* LC_PROBE262_MU_CNT = "1" *) 
  (* LC_PROBE262_PID = "16'b0000000100000110" *) 
  (* LC_PROBE262_TYPE = "1" *) 
  (* LC_PROBE262_WIDTH = "1" *) 
  (* LC_PROBE263_IS_DATA = "1'b0" *) 
  (* LC_PROBE263_IS_TRIG = "1'b0" *) 
  (* LC_PROBE263_MU_CNT = "1" *) 
  (* LC_PROBE263_PID = "16'b0000000100000111" *) 
  (* LC_PROBE263_TYPE = "1" *) 
  (* LC_PROBE263_WIDTH = "1" *) 
  (* LC_PROBE264_IS_DATA = "1'b0" *) 
  (* LC_PROBE264_IS_TRIG = "1'b0" *) 
  (* LC_PROBE264_MU_CNT = "1" *) 
  (* LC_PROBE264_PID = "16'b0000000100001000" *) 
  (* LC_PROBE264_TYPE = "1" *) 
  (* LC_PROBE264_WIDTH = "1" *) 
  (* LC_PROBE265_IS_DATA = "1'b0" *) 
  (* LC_PROBE265_IS_TRIG = "1'b0" *) 
  (* LC_PROBE265_MU_CNT = "1" *) 
  (* LC_PROBE265_PID = "16'b0000000100001001" *) 
  (* LC_PROBE265_TYPE = "1" *) 
  (* LC_PROBE265_WIDTH = "1" *) 
  (* LC_PROBE266_IS_DATA = "1'b0" *) 
  (* LC_PROBE266_IS_TRIG = "1'b0" *) 
  (* LC_PROBE266_MU_CNT = "1" *) 
  (* LC_PROBE266_PID = "16'b0000000100001010" *) 
  (* LC_PROBE266_TYPE = "1" *) 
  (* LC_PROBE266_WIDTH = "1" *) 
  (* LC_PROBE267_IS_DATA = "1'b0" *) 
  (* LC_PROBE267_IS_TRIG = "1'b0" *) 
  (* LC_PROBE267_MU_CNT = "1" *) 
  (* LC_PROBE267_PID = "16'b0000000100001011" *) 
  (* LC_PROBE267_TYPE = "1" *) 
  (* LC_PROBE267_WIDTH = "1" *) 
  (* LC_PROBE268_IS_DATA = "1'b0" *) 
  (* LC_PROBE268_IS_TRIG = "1'b0" *) 
  (* LC_PROBE268_MU_CNT = "1" *) 
  (* LC_PROBE268_PID = "16'b0000000100001100" *) 
  (* LC_PROBE268_TYPE = "1" *) 
  (* LC_PROBE268_WIDTH = "1" *) 
  (* LC_PROBE269_IS_DATA = "1'b0" *) 
  (* LC_PROBE269_IS_TRIG = "1'b0" *) 
  (* LC_PROBE269_MU_CNT = "1" *) 
  (* LC_PROBE269_PID = "16'b0000000100001101" *) 
  (* LC_PROBE269_TYPE = "1" *) 
  (* LC_PROBE269_WIDTH = "1" *) 
  (* LC_PROBE26_IS_DATA = "1'b0" *) 
  (* LC_PROBE26_IS_TRIG = "1'b0" *) 
  (* LC_PROBE26_MU_CNT = "1" *) 
  (* LC_PROBE26_PID = "16'b0000000000011010" *) 
  (* LC_PROBE26_TYPE = "1" *) 
  (* LC_PROBE26_WIDTH = "1" *) 
  (* LC_PROBE270_IS_DATA = "1'b0" *) 
  (* LC_PROBE270_IS_TRIG = "1'b0" *) 
  (* LC_PROBE270_MU_CNT = "1" *) 
  (* LC_PROBE270_PID = "16'b0000000100001110" *) 
  (* LC_PROBE270_TYPE = "1" *) 
  (* LC_PROBE270_WIDTH = "1" *) 
  (* LC_PROBE271_IS_DATA = "1'b0" *) 
  (* LC_PROBE271_IS_TRIG = "1'b0" *) 
  (* LC_PROBE271_MU_CNT = "1" *) 
  (* LC_PROBE271_PID = "16'b0000000100001111" *) 
  (* LC_PROBE271_TYPE = "1" *) 
  (* LC_PROBE271_WIDTH = "1" *) 
  (* LC_PROBE272_IS_DATA = "1'b0" *) 
  (* LC_PROBE272_IS_TRIG = "1'b0" *) 
  (* LC_PROBE272_MU_CNT = "1" *) 
  (* LC_PROBE272_PID = "16'b0000000100010000" *) 
  (* LC_PROBE272_TYPE = "1" *) 
  (* LC_PROBE272_WIDTH = "1" *) 
  (* LC_PROBE273_IS_DATA = "1'b0" *) 
  (* LC_PROBE273_IS_TRIG = "1'b0" *) 
  (* LC_PROBE273_MU_CNT = "1" *) 
  (* LC_PROBE273_PID = "16'b0000000100010001" *) 
  (* LC_PROBE273_TYPE = "1" *) 
  (* LC_PROBE273_WIDTH = "1" *) 
  (* LC_PROBE274_IS_DATA = "1'b0" *) 
  (* LC_PROBE274_IS_TRIG = "1'b0" *) 
  (* LC_PROBE274_MU_CNT = "1" *) 
  (* LC_PROBE274_PID = "16'b0000000100010010" *) 
  (* LC_PROBE274_TYPE = "1" *) 
  (* LC_PROBE274_WIDTH = "1" *) 
  (* LC_PROBE275_IS_DATA = "1'b0" *) 
  (* LC_PROBE275_IS_TRIG = "1'b0" *) 
  (* LC_PROBE275_MU_CNT = "1" *) 
  (* LC_PROBE275_PID = "16'b0000000100010011" *) 
  (* LC_PROBE275_TYPE = "1" *) 
  (* LC_PROBE275_WIDTH = "1" *) 
  (* LC_PROBE276_IS_DATA = "1'b0" *) 
  (* LC_PROBE276_IS_TRIG = "1'b0" *) 
  (* LC_PROBE276_MU_CNT = "1" *) 
  (* LC_PROBE276_PID = "16'b0000000100010100" *) 
  (* LC_PROBE276_TYPE = "1" *) 
  (* LC_PROBE276_WIDTH = "1" *) 
  (* LC_PROBE277_IS_DATA = "1'b0" *) 
  (* LC_PROBE277_IS_TRIG = "1'b0" *) 
  (* LC_PROBE277_MU_CNT = "1" *) 
  (* LC_PROBE277_PID = "16'b0000000100010101" *) 
  (* LC_PROBE277_TYPE = "1" *) 
  (* LC_PROBE277_WIDTH = "1" *) 
  (* LC_PROBE278_IS_DATA = "1'b0" *) 
  (* LC_PROBE278_IS_TRIG = "1'b0" *) 
  (* LC_PROBE278_MU_CNT = "1" *) 
  (* LC_PROBE278_PID = "16'b0000000100010110" *) 
  (* LC_PROBE278_TYPE = "1" *) 
  (* LC_PROBE278_WIDTH = "1" *) 
  (* LC_PROBE279_IS_DATA = "1'b0" *) 
  (* LC_PROBE279_IS_TRIG = "1'b0" *) 
  (* LC_PROBE279_MU_CNT = "1" *) 
  (* LC_PROBE279_PID = "16'b0000000100010111" *) 
  (* LC_PROBE279_TYPE = "1" *) 
  (* LC_PROBE279_WIDTH = "1" *) 
  (* LC_PROBE27_IS_DATA = "1'b0" *) 
  (* LC_PROBE27_IS_TRIG = "1'b0" *) 
  (* LC_PROBE27_MU_CNT = "1" *) 
  (* LC_PROBE27_PID = "16'b0000000000011011" *) 
  (* LC_PROBE27_TYPE = "1" *) 
  (* LC_PROBE27_WIDTH = "1" *) 
  (* LC_PROBE280_IS_DATA = "1'b0" *) 
  (* LC_PROBE280_IS_TRIG = "1'b0" *) 
  (* LC_PROBE280_MU_CNT = "1" *) 
  (* LC_PROBE280_PID = "16'b0000000100011000" *) 
  (* LC_PROBE280_TYPE = "1" *) 
  (* LC_PROBE280_WIDTH = "1" *) 
  (* LC_PROBE281_IS_DATA = "1'b0" *) 
  (* LC_PROBE281_IS_TRIG = "1'b0" *) 
  (* LC_PROBE281_MU_CNT = "1" *) 
  (* LC_PROBE281_PID = "16'b0000000100011001" *) 
  (* LC_PROBE281_TYPE = "1" *) 
  (* LC_PROBE281_WIDTH = "1" *) 
  (* LC_PROBE282_IS_DATA = "1'b0" *) 
  (* LC_PROBE282_IS_TRIG = "1'b0" *) 
  (* LC_PROBE282_MU_CNT = "1" *) 
  (* LC_PROBE282_PID = "16'b0000000100011010" *) 
  (* LC_PROBE282_TYPE = "1" *) 
  (* LC_PROBE282_WIDTH = "1" *) 
  (* LC_PROBE283_IS_DATA = "1'b0" *) 
  (* LC_PROBE283_IS_TRIG = "1'b0" *) 
  (* LC_PROBE283_MU_CNT = "1" *) 
  (* LC_PROBE283_PID = "16'b0000000100011011" *) 
  (* LC_PROBE283_TYPE = "1" *) 
  (* LC_PROBE283_WIDTH = "1" *) 
  (* LC_PROBE284_IS_DATA = "1'b0" *) 
  (* LC_PROBE284_IS_TRIG = "1'b0" *) 
  (* LC_PROBE284_MU_CNT = "1" *) 
  (* LC_PROBE284_PID = "16'b0000000100011100" *) 
  (* LC_PROBE284_TYPE = "1" *) 
  (* LC_PROBE284_WIDTH = "1" *) 
  (* LC_PROBE285_IS_DATA = "1'b0" *) 
  (* LC_PROBE285_IS_TRIG = "1'b0" *) 
  (* LC_PROBE285_MU_CNT = "1" *) 
  (* LC_PROBE285_PID = "16'b0000000100011101" *) 
  (* LC_PROBE285_TYPE = "1" *) 
  (* LC_PROBE285_WIDTH = "1" *) 
  (* LC_PROBE286_IS_DATA = "1'b0" *) 
  (* LC_PROBE286_IS_TRIG = "1'b0" *) 
  (* LC_PROBE286_MU_CNT = "1" *) 
  (* LC_PROBE286_PID = "16'b0000000100011110" *) 
  (* LC_PROBE286_TYPE = "1" *) 
  (* LC_PROBE286_WIDTH = "1" *) 
  (* LC_PROBE287_IS_DATA = "1'b0" *) 
  (* LC_PROBE287_IS_TRIG = "1'b0" *) 
  (* LC_PROBE287_MU_CNT = "1" *) 
  (* LC_PROBE287_PID = "16'b0000000100011111" *) 
  (* LC_PROBE287_TYPE = "1" *) 
  (* LC_PROBE287_WIDTH = "1" *) 
  (* LC_PROBE288_IS_DATA = "1'b0" *) 
  (* LC_PROBE288_IS_TRIG = "1'b0" *) 
  (* LC_PROBE288_MU_CNT = "1" *) 
  (* LC_PROBE288_PID = "16'b0000000100100000" *) 
  (* LC_PROBE288_TYPE = "1" *) 
  (* LC_PROBE288_WIDTH = "1" *) 
  (* LC_PROBE289_IS_DATA = "1'b0" *) 
  (* LC_PROBE289_IS_TRIG = "1'b0" *) 
  (* LC_PROBE289_MU_CNT = "1" *) 
  (* LC_PROBE289_PID = "16'b0000000100100001" *) 
  (* LC_PROBE289_TYPE = "1" *) 
  (* LC_PROBE289_WIDTH = "1" *) 
  (* LC_PROBE28_IS_DATA = "1'b0" *) 
  (* LC_PROBE28_IS_TRIG = "1'b0" *) 
  (* LC_PROBE28_MU_CNT = "1" *) 
  (* LC_PROBE28_PID = "16'b0000000000011100" *) 
  (* LC_PROBE28_TYPE = "1" *) 
  (* LC_PROBE28_WIDTH = "1" *) 
  (* LC_PROBE290_IS_DATA = "1'b0" *) 
  (* LC_PROBE290_IS_TRIG = "1'b0" *) 
  (* LC_PROBE290_MU_CNT = "1" *) 
  (* LC_PROBE290_PID = "16'b0000000100100010" *) 
  (* LC_PROBE290_TYPE = "1" *) 
  (* LC_PROBE290_WIDTH = "1" *) 
  (* LC_PROBE291_IS_DATA = "1'b0" *) 
  (* LC_PROBE291_IS_TRIG = "1'b0" *) 
  (* LC_PROBE291_MU_CNT = "1" *) 
  (* LC_PROBE291_PID = "16'b0000000100100011" *) 
  (* LC_PROBE291_TYPE = "1" *) 
  (* LC_PROBE291_WIDTH = "1" *) 
  (* LC_PROBE292_IS_DATA = "1'b0" *) 
  (* LC_PROBE292_IS_TRIG = "1'b0" *) 
  (* LC_PROBE292_MU_CNT = "1" *) 
  (* LC_PROBE292_PID = "16'b0000000100100100" *) 
  (* LC_PROBE292_TYPE = "1" *) 
  (* LC_PROBE292_WIDTH = "1" *) 
  (* LC_PROBE293_IS_DATA = "1'b0" *) 
  (* LC_PROBE293_IS_TRIG = "1'b0" *) 
  (* LC_PROBE293_MU_CNT = "1" *) 
  (* LC_PROBE293_PID = "16'b0000000100100101" *) 
  (* LC_PROBE293_TYPE = "1" *) 
  (* LC_PROBE293_WIDTH = "1" *) 
  (* LC_PROBE294_IS_DATA = "1'b0" *) 
  (* LC_PROBE294_IS_TRIG = "1'b0" *) 
  (* LC_PROBE294_MU_CNT = "1" *) 
  (* LC_PROBE294_PID = "16'b0000000100100110" *) 
  (* LC_PROBE294_TYPE = "1" *) 
  (* LC_PROBE294_WIDTH = "1" *) 
  (* LC_PROBE295_IS_DATA = "1'b0" *) 
  (* LC_PROBE295_IS_TRIG = "1'b0" *) 
  (* LC_PROBE295_MU_CNT = "1" *) 
  (* LC_PROBE295_PID = "16'b0000000100100111" *) 
  (* LC_PROBE295_TYPE = "1" *) 
  (* LC_PROBE295_WIDTH = "1" *) 
  (* LC_PROBE296_IS_DATA = "1'b0" *) 
  (* LC_PROBE296_IS_TRIG = "1'b0" *) 
  (* LC_PROBE296_MU_CNT = "1" *) 
  (* LC_PROBE296_PID = "16'b0000000100101000" *) 
  (* LC_PROBE296_TYPE = "1" *) 
  (* LC_PROBE296_WIDTH = "1" *) 
  (* LC_PROBE297_IS_DATA = "1'b0" *) 
  (* LC_PROBE297_IS_TRIG = "1'b0" *) 
  (* LC_PROBE297_MU_CNT = "1" *) 
  (* LC_PROBE297_PID = "16'b0000000100101001" *) 
  (* LC_PROBE297_TYPE = "1" *) 
  (* LC_PROBE297_WIDTH = "1" *) 
  (* LC_PROBE298_IS_DATA = "1'b0" *) 
  (* LC_PROBE298_IS_TRIG = "1'b0" *) 
  (* LC_PROBE298_MU_CNT = "1" *) 
  (* LC_PROBE298_PID = "16'b0000000100101010" *) 
  (* LC_PROBE298_TYPE = "1" *) 
  (* LC_PROBE298_WIDTH = "1" *) 
  (* LC_PROBE299_IS_DATA = "1'b0" *) 
  (* LC_PROBE299_IS_TRIG = "1'b0" *) 
  (* LC_PROBE299_MU_CNT = "1" *) 
  (* LC_PROBE299_PID = "16'b0000000100101011" *) 
  (* LC_PROBE299_TYPE = "1" *) 
  (* LC_PROBE299_WIDTH = "1" *) 
  (* LC_PROBE29_IS_DATA = "1'b0" *) 
  (* LC_PROBE29_IS_TRIG = "1'b0" *) 
  (* LC_PROBE29_MU_CNT = "1" *) 
  (* LC_PROBE29_PID = "16'b0000000000011101" *) 
  (* LC_PROBE29_TYPE = "1" *) 
  (* LC_PROBE29_WIDTH = "1" *) 
  (* LC_PROBE2_IS_DATA = "1'b0" *) 
  (* LC_PROBE2_IS_TRIG = "1'b0" *) 
  (* LC_PROBE2_MU_CNT = "1" *) 
  (* LC_PROBE2_PID = "16'b0000000000000010" *) 
  (* LC_PROBE2_TYPE = "1" *) 
  (* LC_PROBE2_WIDTH = "1" *) 
  (* LC_PROBE300_IS_DATA = "1'b0" *) 
  (* LC_PROBE300_IS_TRIG = "1'b0" *) 
  (* LC_PROBE300_MU_CNT = "1" *) 
  (* LC_PROBE300_PID = "16'b0000000100101100" *) 
  (* LC_PROBE300_TYPE = "1" *) 
  (* LC_PROBE300_WIDTH = "1" *) 
  (* LC_PROBE301_IS_DATA = "1'b0" *) 
  (* LC_PROBE301_IS_TRIG = "1'b0" *) 
  (* LC_PROBE301_MU_CNT = "1" *) 
  (* LC_PROBE301_PID = "16'b0000000100101101" *) 
  (* LC_PROBE301_TYPE = "1" *) 
  (* LC_PROBE301_WIDTH = "1" *) 
  (* LC_PROBE302_IS_DATA = "1'b0" *) 
  (* LC_PROBE302_IS_TRIG = "1'b0" *) 
  (* LC_PROBE302_MU_CNT = "1" *) 
  (* LC_PROBE302_PID = "16'b0000000100101110" *) 
  (* LC_PROBE302_TYPE = "1" *) 
  (* LC_PROBE302_WIDTH = "1" *) 
  (* LC_PROBE303_IS_DATA = "1'b0" *) 
  (* LC_PROBE303_IS_TRIG = "1'b0" *) 
  (* LC_PROBE303_MU_CNT = "1" *) 
  (* LC_PROBE303_PID = "16'b0000000100101111" *) 
  (* LC_PROBE303_TYPE = "1" *) 
  (* LC_PROBE303_WIDTH = "1" *) 
  (* LC_PROBE304_IS_DATA = "1'b0" *) 
  (* LC_PROBE304_IS_TRIG = "1'b0" *) 
  (* LC_PROBE304_MU_CNT = "1" *) 
  (* LC_PROBE304_PID = "16'b0000000100110000" *) 
  (* LC_PROBE304_TYPE = "1" *) 
  (* LC_PROBE304_WIDTH = "1" *) 
  (* LC_PROBE305_IS_DATA = "1'b0" *) 
  (* LC_PROBE305_IS_TRIG = "1'b0" *) 
  (* LC_PROBE305_MU_CNT = "1" *) 
  (* LC_PROBE305_PID = "16'b0000000100110001" *) 
  (* LC_PROBE305_TYPE = "1" *) 
  (* LC_PROBE305_WIDTH = "1" *) 
  (* LC_PROBE306_IS_DATA = "1'b0" *) 
  (* LC_PROBE306_IS_TRIG = "1'b0" *) 
  (* LC_PROBE306_MU_CNT = "1" *) 
  (* LC_PROBE306_PID = "16'b0000000100110010" *) 
  (* LC_PROBE306_TYPE = "1" *) 
  (* LC_PROBE306_WIDTH = "1" *) 
  (* LC_PROBE307_IS_DATA = "1'b0" *) 
  (* LC_PROBE307_IS_TRIG = "1'b0" *) 
  (* LC_PROBE307_MU_CNT = "1" *) 
  (* LC_PROBE307_PID = "16'b0000000100110011" *) 
  (* LC_PROBE307_TYPE = "1" *) 
  (* LC_PROBE307_WIDTH = "1" *) 
  (* LC_PROBE308_IS_DATA = "1'b0" *) 
  (* LC_PROBE308_IS_TRIG = "1'b0" *) 
  (* LC_PROBE308_MU_CNT = "1" *) 
  (* LC_PROBE308_PID = "16'b0000000100110100" *) 
  (* LC_PROBE308_TYPE = "1" *) 
  (* LC_PROBE308_WIDTH = "1" *) 
  (* LC_PROBE309_IS_DATA = "1'b0" *) 
  (* LC_PROBE309_IS_TRIG = "1'b0" *) 
  (* LC_PROBE309_MU_CNT = "1" *) 
  (* LC_PROBE309_PID = "16'b0000000100110101" *) 
  (* LC_PROBE309_TYPE = "1" *) 
  (* LC_PROBE309_WIDTH = "1" *) 
  (* LC_PROBE30_IS_DATA = "1'b0" *) 
  (* LC_PROBE30_IS_TRIG = "1'b0" *) 
  (* LC_PROBE30_MU_CNT = "1" *) 
  (* LC_PROBE30_PID = "16'b0000000000011110" *) 
  (* LC_PROBE30_TYPE = "1" *) 
  (* LC_PROBE30_WIDTH = "1" *) 
  (* LC_PROBE310_IS_DATA = "1'b0" *) 
  (* LC_PROBE310_IS_TRIG = "1'b0" *) 
  (* LC_PROBE310_MU_CNT = "1" *) 
  (* LC_PROBE310_PID = "16'b0000000100110110" *) 
  (* LC_PROBE310_TYPE = "1" *) 
  (* LC_PROBE310_WIDTH = "1" *) 
  (* LC_PROBE311_IS_DATA = "1'b0" *) 
  (* LC_PROBE311_IS_TRIG = "1'b0" *) 
  (* LC_PROBE311_MU_CNT = "1" *) 
  (* LC_PROBE311_PID = "16'b0000000100110111" *) 
  (* LC_PROBE311_TYPE = "1" *) 
  (* LC_PROBE311_WIDTH = "1" *) 
  (* LC_PROBE312_IS_DATA = "1'b0" *) 
  (* LC_PROBE312_IS_TRIG = "1'b0" *) 
  (* LC_PROBE312_MU_CNT = "1" *) 
  (* LC_PROBE312_PID = "16'b0000000100111000" *) 
  (* LC_PROBE312_TYPE = "1" *) 
  (* LC_PROBE312_WIDTH = "1" *) 
  (* LC_PROBE313_IS_DATA = "1'b0" *) 
  (* LC_PROBE313_IS_TRIG = "1'b0" *) 
  (* LC_PROBE313_MU_CNT = "1" *) 
  (* LC_PROBE313_PID = "16'b0000000100111001" *) 
  (* LC_PROBE313_TYPE = "1" *) 
  (* LC_PROBE313_WIDTH = "1" *) 
  (* LC_PROBE314_IS_DATA = "1'b0" *) 
  (* LC_PROBE314_IS_TRIG = "1'b0" *) 
  (* LC_PROBE314_MU_CNT = "1" *) 
  (* LC_PROBE314_PID = "16'b0000000100111010" *) 
  (* LC_PROBE314_TYPE = "1" *) 
  (* LC_PROBE314_WIDTH = "1" *) 
  (* LC_PROBE315_IS_DATA = "1'b0" *) 
  (* LC_PROBE315_IS_TRIG = "1'b0" *) 
  (* LC_PROBE315_MU_CNT = "1" *) 
  (* LC_PROBE315_PID = "16'b0000000100111011" *) 
  (* LC_PROBE315_TYPE = "1" *) 
  (* LC_PROBE315_WIDTH = "1" *) 
  (* LC_PROBE316_IS_DATA = "1'b0" *) 
  (* LC_PROBE316_IS_TRIG = "1'b0" *) 
  (* LC_PROBE316_MU_CNT = "1" *) 
  (* LC_PROBE316_PID = "16'b0000000100111100" *) 
  (* LC_PROBE316_TYPE = "1" *) 
  (* LC_PROBE316_WIDTH = "1" *) 
  (* LC_PROBE317_IS_DATA = "1'b0" *) 
  (* LC_PROBE317_IS_TRIG = "1'b0" *) 
  (* LC_PROBE317_MU_CNT = "1" *) 
  (* LC_PROBE317_PID = "16'b0000000100111101" *) 
  (* LC_PROBE317_TYPE = "1" *) 
  (* LC_PROBE317_WIDTH = "1" *) 
  (* LC_PROBE318_IS_DATA = "1'b0" *) 
  (* LC_PROBE318_IS_TRIG = "1'b0" *) 
  (* LC_PROBE318_MU_CNT = "1" *) 
  (* LC_PROBE318_PID = "16'b0000000100111110" *) 
  (* LC_PROBE318_TYPE = "1" *) 
  (* LC_PROBE318_WIDTH = "1" *) 
  (* LC_PROBE319_IS_DATA = "1'b0" *) 
  (* LC_PROBE319_IS_TRIG = "1'b0" *) 
  (* LC_PROBE319_MU_CNT = "1" *) 
  (* LC_PROBE319_PID = "16'b0000000100111111" *) 
  (* LC_PROBE319_TYPE = "1" *) 
  (* LC_PROBE319_WIDTH = "1" *) 
  (* LC_PROBE31_IS_DATA = "1'b0" *) 
  (* LC_PROBE31_IS_TRIG = "1'b0" *) 
  (* LC_PROBE31_MU_CNT = "1" *) 
  (* LC_PROBE31_PID = "16'b0000000000011111" *) 
  (* LC_PROBE31_TYPE = "1" *) 
  (* LC_PROBE31_WIDTH = "1" *) 
  (* LC_PROBE320_IS_DATA = "1'b0" *) 
  (* LC_PROBE320_IS_TRIG = "1'b0" *) 
  (* LC_PROBE320_MU_CNT = "1" *) 
  (* LC_PROBE320_PID = "16'b0000000101000000" *) 
  (* LC_PROBE320_TYPE = "1" *) 
  (* LC_PROBE320_WIDTH = "1" *) 
  (* LC_PROBE321_IS_DATA = "1'b0" *) 
  (* LC_PROBE321_IS_TRIG = "1'b0" *) 
  (* LC_PROBE321_MU_CNT = "1" *) 
  (* LC_PROBE321_PID = "16'b0000000101000001" *) 
  (* LC_PROBE321_TYPE = "1" *) 
  (* LC_PROBE321_WIDTH = "1" *) 
  (* LC_PROBE322_IS_DATA = "1'b0" *) 
  (* LC_PROBE322_IS_TRIG = "1'b0" *) 
  (* LC_PROBE322_MU_CNT = "1" *) 
  (* LC_PROBE322_PID = "16'b0000000101000010" *) 
  (* LC_PROBE322_TYPE = "1" *) 
  (* LC_PROBE322_WIDTH = "1" *) 
  (* LC_PROBE323_IS_DATA = "1'b0" *) 
  (* LC_PROBE323_IS_TRIG = "1'b0" *) 
  (* LC_PROBE323_MU_CNT = "1" *) 
  (* LC_PROBE323_PID = "16'b0000000101000011" *) 
  (* LC_PROBE323_TYPE = "1" *) 
  (* LC_PROBE323_WIDTH = "1" *) 
  (* LC_PROBE324_IS_DATA = "1'b0" *) 
  (* LC_PROBE324_IS_TRIG = "1'b0" *) 
  (* LC_PROBE324_MU_CNT = "1" *) 
  (* LC_PROBE324_PID = "16'b0000000101000100" *) 
  (* LC_PROBE324_TYPE = "1" *) 
  (* LC_PROBE324_WIDTH = "1" *) 
  (* LC_PROBE325_IS_DATA = "1'b0" *) 
  (* LC_PROBE325_IS_TRIG = "1'b0" *) 
  (* LC_PROBE325_MU_CNT = "1" *) 
  (* LC_PROBE325_PID = "16'b0000000101000101" *) 
  (* LC_PROBE325_TYPE = "1" *) 
  (* LC_PROBE325_WIDTH = "1" *) 
  (* LC_PROBE326_IS_DATA = "1'b0" *) 
  (* LC_PROBE326_IS_TRIG = "1'b0" *) 
  (* LC_PROBE326_MU_CNT = "1" *) 
  (* LC_PROBE326_PID = "16'b0000000101000110" *) 
  (* LC_PROBE326_TYPE = "1" *) 
  (* LC_PROBE326_WIDTH = "1" *) 
  (* LC_PROBE327_IS_DATA = "1'b0" *) 
  (* LC_PROBE327_IS_TRIG = "1'b0" *) 
  (* LC_PROBE327_MU_CNT = "1" *) 
  (* LC_PROBE327_PID = "16'b0000000101000111" *) 
  (* LC_PROBE327_TYPE = "1" *) 
  (* LC_PROBE327_WIDTH = "1" *) 
  (* LC_PROBE328_IS_DATA = "1'b0" *) 
  (* LC_PROBE328_IS_TRIG = "1'b0" *) 
  (* LC_PROBE328_MU_CNT = "1" *) 
  (* LC_PROBE328_PID = "16'b0000000101001000" *) 
  (* LC_PROBE328_TYPE = "1" *) 
  (* LC_PROBE328_WIDTH = "1" *) 
  (* LC_PROBE329_IS_DATA = "1'b0" *) 
  (* LC_PROBE329_IS_TRIG = "1'b0" *) 
  (* LC_PROBE329_MU_CNT = "1" *) 
  (* LC_PROBE329_PID = "16'b0000000101001001" *) 
  (* LC_PROBE329_TYPE = "1" *) 
  (* LC_PROBE329_WIDTH = "1" *) 
  (* LC_PROBE32_IS_DATA = "1'b0" *) 
  (* LC_PROBE32_IS_TRIG = "1'b0" *) 
  (* LC_PROBE32_MU_CNT = "1" *) 
  (* LC_PROBE32_PID = "16'b0000000000100000" *) 
  (* LC_PROBE32_TYPE = "1" *) 
  (* LC_PROBE32_WIDTH = "1" *) 
  (* LC_PROBE330_IS_DATA = "1'b0" *) 
  (* LC_PROBE330_IS_TRIG = "1'b0" *) 
  (* LC_PROBE330_MU_CNT = "1" *) 
  (* LC_PROBE330_PID = "16'b0000000101001010" *) 
  (* LC_PROBE330_TYPE = "1" *) 
  (* LC_PROBE330_WIDTH = "1" *) 
  (* LC_PROBE331_IS_DATA = "1'b0" *) 
  (* LC_PROBE331_IS_TRIG = "1'b0" *) 
  (* LC_PROBE331_MU_CNT = "1" *) 
  (* LC_PROBE331_PID = "16'b0000000101001011" *) 
  (* LC_PROBE331_TYPE = "1" *) 
  (* LC_PROBE331_WIDTH = "1" *) 
  (* LC_PROBE332_IS_DATA = "1'b0" *) 
  (* LC_PROBE332_IS_TRIG = "1'b0" *) 
  (* LC_PROBE332_MU_CNT = "1" *) 
  (* LC_PROBE332_PID = "16'b0000000101001100" *) 
  (* LC_PROBE332_TYPE = "1" *) 
  (* LC_PROBE332_WIDTH = "1" *) 
  (* LC_PROBE333_IS_DATA = "1'b0" *) 
  (* LC_PROBE333_IS_TRIG = "1'b0" *) 
  (* LC_PROBE333_MU_CNT = "1" *) 
  (* LC_PROBE333_PID = "16'b0000000101001101" *) 
  (* LC_PROBE333_TYPE = "1" *) 
  (* LC_PROBE333_WIDTH = "1" *) 
  (* LC_PROBE334_IS_DATA = "1'b0" *) 
  (* LC_PROBE334_IS_TRIG = "1'b0" *) 
  (* LC_PROBE334_MU_CNT = "1" *) 
  (* LC_PROBE334_PID = "16'b0000000101001110" *) 
  (* LC_PROBE334_TYPE = "1" *) 
  (* LC_PROBE334_WIDTH = "1" *) 
  (* LC_PROBE335_IS_DATA = "1'b0" *) 
  (* LC_PROBE335_IS_TRIG = "1'b0" *) 
  (* LC_PROBE335_MU_CNT = "1" *) 
  (* LC_PROBE335_PID = "16'b0000000101001111" *) 
  (* LC_PROBE335_TYPE = "1" *) 
  (* LC_PROBE335_WIDTH = "1" *) 
  (* LC_PROBE336_IS_DATA = "1'b0" *) 
  (* LC_PROBE336_IS_TRIG = "1'b0" *) 
  (* LC_PROBE336_MU_CNT = "1" *) 
  (* LC_PROBE336_PID = "16'b0000000101010000" *) 
  (* LC_PROBE336_TYPE = "1" *) 
  (* LC_PROBE336_WIDTH = "1" *) 
  (* LC_PROBE337_IS_DATA = "1'b0" *) 
  (* LC_PROBE337_IS_TRIG = "1'b0" *) 
  (* LC_PROBE337_MU_CNT = "1" *) 
  (* LC_PROBE337_PID = "16'b0000000101010001" *) 
  (* LC_PROBE337_TYPE = "1" *) 
  (* LC_PROBE337_WIDTH = "1" *) 
  (* LC_PROBE338_IS_DATA = "1'b0" *) 
  (* LC_PROBE338_IS_TRIG = "1'b0" *) 
  (* LC_PROBE338_MU_CNT = "1" *) 
  (* LC_PROBE338_PID = "16'b0000000101010010" *) 
  (* LC_PROBE338_TYPE = "1" *) 
  (* LC_PROBE338_WIDTH = "1" *) 
  (* LC_PROBE339_IS_DATA = "1'b0" *) 
  (* LC_PROBE339_IS_TRIG = "1'b0" *) 
  (* LC_PROBE339_MU_CNT = "1" *) 
  (* LC_PROBE339_PID = "16'b0000000101010011" *) 
  (* LC_PROBE339_TYPE = "1" *) 
  (* LC_PROBE339_WIDTH = "1" *) 
  (* LC_PROBE33_IS_DATA = "1'b0" *) 
  (* LC_PROBE33_IS_TRIG = "1'b0" *) 
  (* LC_PROBE33_MU_CNT = "1" *) 
  (* LC_PROBE33_PID = "16'b0000000000100001" *) 
  (* LC_PROBE33_TYPE = "1" *) 
  (* LC_PROBE33_WIDTH = "1" *) 
  (* LC_PROBE340_IS_DATA = "1'b0" *) 
  (* LC_PROBE340_IS_TRIG = "1'b0" *) 
  (* LC_PROBE340_MU_CNT = "1" *) 
  (* LC_PROBE340_PID = "16'b0000000101010100" *) 
  (* LC_PROBE340_TYPE = "1" *) 
  (* LC_PROBE340_WIDTH = "1" *) 
  (* LC_PROBE341_IS_DATA = "1'b0" *) 
  (* LC_PROBE341_IS_TRIG = "1'b0" *) 
  (* LC_PROBE341_MU_CNT = "1" *) 
  (* LC_PROBE341_PID = "16'b0000000101010101" *) 
  (* LC_PROBE341_TYPE = "1" *) 
  (* LC_PROBE341_WIDTH = "1" *) 
  (* LC_PROBE342_IS_DATA = "1'b0" *) 
  (* LC_PROBE342_IS_TRIG = "1'b0" *) 
  (* LC_PROBE342_MU_CNT = "1" *) 
  (* LC_PROBE342_PID = "16'b0000000101010110" *) 
  (* LC_PROBE342_TYPE = "1" *) 
  (* LC_PROBE342_WIDTH = "1" *) 
  (* LC_PROBE343_IS_DATA = "1'b0" *) 
  (* LC_PROBE343_IS_TRIG = "1'b0" *) 
  (* LC_PROBE343_MU_CNT = "1" *) 
  (* LC_PROBE343_PID = "16'b0000000101010111" *) 
  (* LC_PROBE343_TYPE = "1" *) 
  (* LC_PROBE343_WIDTH = "1" *) 
  (* LC_PROBE344_IS_DATA = "1'b0" *) 
  (* LC_PROBE344_IS_TRIG = "1'b0" *) 
  (* LC_PROBE344_MU_CNT = "1" *) 
  (* LC_PROBE344_PID = "16'b0000000101011000" *) 
  (* LC_PROBE344_TYPE = "1" *) 
  (* LC_PROBE344_WIDTH = "1" *) 
  (* LC_PROBE345_IS_DATA = "1'b0" *) 
  (* LC_PROBE345_IS_TRIG = "1'b0" *) 
  (* LC_PROBE345_MU_CNT = "1" *) 
  (* LC_PROBE345_PID = "16'b0000000101011001" *) 
  (* LC_PROBE345_TYPE = "1" *) 
  (* LC_PROBE345_WIDTH = "1" *) 
  (* LC_PROBE346_IS_DATA = "1'b0" *) 
  (* LC_PROBE346_IS_TRIG = "1'b0" *) 
  (* LC_PROBE346_MU_CNT = "1" *) 
  (* LC_PROBE346_PID = "16'b0000000101011010" *) 
  (* LC_PROBE346_TYPE = "1" *) 
  (* LC_PROBE346_WIDTH = "1" *) 
  (* LC_PROBE347_IS_DATA = "1'b0" *) 
  (* LC_PROBE347_IS_TRIG = "1'b0" *) 
  (* LC_PROBE347_MU_CNT = "1" *) 
  (* LC_PROBE347_PID = "16'b0000000101011011" *) 
  (* LC_PROBE347_TYPE = "1" *) 
  (* LC_PROBE347_WIDTH = "1" *) 
  (* LC_PROBE348_IS_DATA = "1'b0" *) 
  (* LC_PROBE348_IS_TRIG = "1'b0" *) 
  (* LC_PROBE348_MU_CNT = "1" *) 
  (* LC_PROBE348_PID = "16'b0000000101011100" *) 
  (* LC_PROBE348_TYPE = "1" *) 
  (* LC_PROBE348_WIDTH = "1" *) 
  (* LC_PROBE349_IS_DATA = "1'b0" *) 
  (* LC_PROBE349_IS_TRIG = "1'b0" *) 
  (* LC_PROBE349_MU_CNT = "1" *) 
  (* LC_PROBE349_PID = "16'b0000000101011101" *) 
  (* LC_PROBE349_TYPE = "1" *) 
  (* LC_PROBE349_WIDTH = "1" *) 
  (* LC_PROBE34_IS_DATA = "1'b0" *) 
  (* LC_PROBE34_IS_TRIG = "1'b0" *) 
  (* LC_PROBE34_MU_CNT = "1" *) 
  (* LC_PROBE34_PID = "16'b0000000000100010" *) 
  (* LC_PROBE34_TYPE = "1" *) 
  (* LC_PROBE34_WIDTH = "1" *) 
  (* LC_PROBE350_IS_DATA = "1'b0" *) 
  (* LC_PROBE350_IS_TRIG = "1'b0" *) 
  (* LC_PROBE350_MU_CNT = "1" *) 
  (* LC_PROBE350_PID = "16'b0000000101011110" *) 
  (* LC_PROBE350_TYPE = "1" *) 
  (* LC_PROBE350_WIDTH = "1" *) 
  (* LC_PROBE351_IS_DATA = "1'b0" *) 
  (* LC_PROBE351_IS_TRIG = "1'b0" *) 
  (* LC_PROBE351_MU_CNT = "1" *) 
  (* LC_PROBE351_PID = "16'b0000000101011111" *) 
  (* LC_PROBE351_TYPE = "1" *) 
  (* LC_PROBE351_WIDTH = "1" *) 
  (* LC_PROBE352_IS_DATA = "1'b0" *) 
  (* LC_PROBE352_IS_TRIG = "1'b0" *) 
  (* LC_PROBE352_MU_CNT = "1" *) 
  (* LC_PROBE352_PID = "16'b0000000101100000" *) 
  (* LC_PROBE352_TYPE = "1" *) 
  (* LC_PROBE352_WIDTH = "1" *) 
  (* LC_PROBE353_IS_DATA = "1'b0" *) 
  (* LC_PROBE353_IS_TRIG = "1'b0" *) 
  (* LC_PROBE353_MU_CNT = "1" *) 
  (* LC_PROBE353_PID = "16'b0000000101100001" *) 
  (* LC_PROBE353_TYPE = "1" *) 
  (* LC_PROBE353_WIDTH = "1" *) 
  (* LC_PROBE354_IS_DATA = "1'b0" *) 
  (* LC_PROBE354_IS_TRIG = "1'b0" *) 
  (* LC_PROBE354_MU_CNT = "1" *) 
  (* LC_PROBE354_PID = "16'b0000000101100010" *) 
  (* LC_PROBE354_TYPE = "1" *) 
  (* LC_PROBE354_WIDTH = "1" *) 
  (* LC_PROBE355_IS_DATA = "1'b0" *) 
  (* LC_PROBE355_IS_TRIG = "1'b0" *) 
  (* LC_PROBE355_MU_CNT = "1" *) 
  (* LC_PROBE355_PID = "16'b0000000101100011" *) 
  (* LC_PROBE355_TYPE = "1" *) 
  (* LC_PROBE355_WIDTH = "1" *) 
  (* LC_PROBE356_IS_DATA = "1'b0" *) 
  (* LC_PROBE356_IS_TRIG = "1'b0" *) 
  (* LC_PROBE356_MU_CNT = "1" *) 
  (* LC_PROBE356_PID = "16'b0000000101100100" *) 
  (* LC_PROBE356_TYPE = "1" *) 
  (* LC_PROBE356_WIDTH = "1" *) 
  (* LC_PROBE357_IS_DATA = "1'b0" *) 
  (* LC_PROBE357_IS_TRIG = "1'b0" *) 
  (* LC_PROBE357_MU_CNT = "1" *) 
  (* LC_PROBE357_PID = "16'b0000000101100101" *) 
  (* LC_PROBE357_TYPE = "1" *) 
  (* LC_PROBE357_WIDTH = "1" *) 
  (* LC_PROBE358_IS_DATA = "1'b0" *) 
  (* LC_PROBE358_IS_TRIG = "1'b0" *) 
  (* LC_PROBE358_MU_CNT = "1" *) 
  (* LC_PROBE358_PID = "16'b0000000101100110" *) 
  (* LC_PROBE358_TYPE = "1" *) 
  (* LC_PROBE358_WIDTH = "1" *) 
  (* LC_PROBE359_IS_DATA = "1'b0" *) 
  (* LC_PROBE359_IS_TRIG = "1'b0" *) 
  (* LC_PROBE359_MU_CNT = "1" *) 
  (* LC_PROBE359_PID = "16'b0000000101100111" *) 
  (* LC_PROBE359_TYPE = "1" *) 
  (* LC_PROBE359_WIDTH = "1" *) 
  (* LC_PROBE35_IS_DATA = "1'b0" *) 
  (* LC_PROBE35_IS_TRIG = "1'b0" *) 
  (* LC_PROBE35_MU_CNT = "1" *) 
  (* LC_PROBE35_PID = "16'b0000000000100011" *) 
  (* LC_PROBE35_TYPE = "1" *) 
  (* LC_PROBE35_WIDTH = "1" *) 
  (* LC_PROBE360_IS_DATA = "1'b0" *) 
  (* LC_PROBE360_IS_TRIG = "1'b0" *) 
  (* LC_PROBE360_MU_CNT = "1" *) 
  (* LC_PROBE360_PID = "16'b0000000101101000" *) 
  (* LC_PROBE360_TYPE = "1" *) 
  (* LC_PROBE360_WIDTH = "1" *) 
  (* LC_PROBE361_IS_DATA = "1'b0" *) 
  (* LC_PROBE361_IS_TRIG = "1'b0" *) 
  (* LC_PROBE361_MU_CNT = "1" *) 
  (* LC_PROBE361_PID = "16'b0000000101101001" *) 
  (* LC_PROBE361_TYPE = "1" *) 
  (* LC_PROBE361_WIDTH = "1" *) 
  (* LC_PROBE362_IS_DATA = "1'b0" *) 
  (* LC_PROBE362_IS_TRIG = "1'b0" *) 
  (* LC_PROBE362_MU_CNT = "1" *) 
  (* LC_PROBE362_PID = "16'b0000000101101010" *) 
  (* LC_PROBE362_TYPE = "1" *) 
  (* LC_PROBE362_WIDTH = "1" *) 
  (* LC_PROBE363_IS_DATA = "1'b0" *) 
  (* LC_PROBE363_IS_TRIG = "1'b0" *) 
  (* LC_PROBE363_MU_CNT = "1" *) 
  (* LC_PROBE363_PID = "16'b0000000101101011" *) 
  (* LC_PROBE363_TYPE = "1" *) 
  (* LC_PROBE363_WIDTH = "1" *) 
  (* LC_PROBE364_IS_DATA = "1'b0" *) 
  (* LC_PROBE364_IS_TRIG = "1'b0" *) 
  (* LC_PROBE364_MU_CNT = "1" *) 
  (* LC_PROBE364_PID = "16'b0000000101101100" *) 
  (* LC_PROBE364_TYPE = "1" *) 
  (* LC_PROBE364_WIDTH = "1" *) 
  (* LC_PROBE365_IS_DATA = "1'b0" *) 
  (* LC_PROBE365_IS_TRIG = "1'b0" *) 
  (* LC_PROBE365_MU_CNT = "1" *) 
  (* LC_PROBE365_PID = "16'b0000000101101101" *) 
  (* LC_PROBE365_TYPE = "1" *) 
  (* LC_PROBE365_WIDTH = "1" *) 
  (* LC_PROBE366_IS_DATA = "1'b0" *) 
  (* LC_PROBE366_IS_TRIG = "1'b0" *) 
  (* LC_PROBE366_MU_CNT = "1" *) 
  (* LC_PROBE366_PID = "16'b0000000101101110" *) 
  (* LC_PROBE366_TYPE = "1" *) 
  (* LC_PROBE366_WIDTH = "1" *) 
  (* LC_PROBE367_IS_DATA = "1'b0" *) 
  (* LC_PROBE367_IS_TRIG = "1'b0" *) 
  (* LC_PROBE367_MU_CNT = "1" *) 
  (* LC_PROBE367_PID = "16'b0000000101101111" *) 
  (* LC_PROBE367_TYPE = "1" *) 
  (* LC_PROBE367_WIDTH = "1" *) 
  (* LC_PROBE368_IS_DATA = "1'b0" *) 
  (* LC_PROBE368_IS_TRIG = "1'b0" *) 
  (* LC_PROBE368_MU_CNT = "1" *) 
  (* LC_PROBE368_PID = "16'b0000000101110000" *) 
  (* LC_PROBE368_TYPE = "1" *) 
  (* LC_PROBE368_WIDTH = "1" *) 
  (* LC_PROBE369_IS_DATA = "1'b0" *) 
  (* LC_PROBE369_IS_TRIG = "1'b0" *) 
  (* LC_PROBE369_MU_CNT = "1" *) 
  (* LC_PROBE369_PID = "16'b0000000101110001" *) 
  (* LC_PROBE369_TYPE = "1" *) 
  (* LC_PROBE369_WIDTH = "1" *) 
  (* LC_PROBE36_IS_DATA = "1'b0" *) 
  (* LC_PROBE36_IS_TRIG = "1'b0" *) 
  (* LC_PROBE36_MU_CNT = "1" *) 
  (* LC_PROBE36_PID = "16'b0000000000100100" *) 
  (* LC_PROBE36_TYPE = "1" *) 
  (* LC_PROBE36_WIDTH = "1" *) 
  (* LC_PROBE370_IS_DATA = "1'b0" *) 
  (* LC_PROBE370_IS_TRIG = "1'b0" *) 
  (* LC_PROBE370_MU_CNT = "1" *) 
  (* LC_PROBE370_PID = "16'b0000000101110010" *) 
  (* LC_PROBE370_TYPE = "1" *) 
  (* LC_PROBE370_WIDTH = "1" *) 
  (* LC_PROBE371_IS_DATA = "1'b0" *) 
  (* LC_PROBE371_IS_TRIG = "1'b0" *) 
  (* LC_PROBE371_MU_CNT = "1" *) 
  (* LC_PROBE371_PID = "16'b0000000101110011" *) 
  (* LC_PROBE371_TYPE = "1" *) 
  (* LC_PROBE371_WIDTH = "1" *) 
  (* LC_PROBE372_IS_DATA = "1'b0" *) 
  (* LC_PROBE372_IS_TRIG = "1'b0" *) 
  (* LC_PROBE372_MU_CNT = "1" *) 
  (* LC_PROBE372_PID = "16'b0000000101110100" *) 
  (* LC_PROBE372_TYPE = "1" *) 
  (* LC_PROBE372_WIDTH = "1" *) 
  (* LC_PROBE373_IS_DATA = "1'b0" *) 
  (* LC_PROBE373_IS_TRIG = "1'b0" *) 
  (* LC_PROBE373_MU_CNT = "1" *) 
  (* LC_PROBE373_PID = "16'b0000000101110101" *) 
  (* LC_PROBE373_TYPE = "1" *) 
  (* LC_PROBE373_WIDTH = "1" *) 
  (* LC_PROBE374_IS_DATA = "1'b0" *) 
  (* LC_PROBE374_IS_TRIG = "1'b0" *) 
  (* LC_PROBE374_MU_CNT = "1" *) 
  (* LC_PROBE374_PID = "16'b0000000101110110" *) 
  (* LC_PROBE374_TYPE = "1" *) 
  (* LC_PROBE374_WIDTH = "1" *) 
  (* LC_PROBE375_IS_DATA = "1'b0" *) 
  (* LC_PROBE375_IS_TRIG = "1'b0" *) 
  (* LC_PROBE375_MU_CNT = "1" *) 
  (* LC_PROBE375_PID = "16'b0000000101110111" *) 
  (* LC_PROBE375_TYPE = "1" *) 
  (* LC_PROBE375_WIDTH = "1" *) 
  (* LC_PROBE376_IS_DATA = "1'b0" *) 
  (* LC_PROBE376_IS_TRIG = "1'b0" *) 
  (* LC_PROBE376_MU_CNT = "1" *) 
  (* LC_PROBE376_PID = "16'b0000000101111000" *) 
  (* LC_PROBE376_TYPE = "1" *) 
  (* LC_PROBE376_WIDTH = "1" *) 
  (* LC_PROBE377_IS_DATA = "1'b0" *) 
  (* LC_PROBE377_IS_TRIG = "1'b0" *) 
  (* LC_PROBE377_MU_CNT = "1" *) 
  (* LC_PROBE377_PID = "16'b0000000101111001" *) 
  (* LC_PROBE377_TYPE = "1" *) 
  (* LC_PROBE377_WIDTH = "1" *) 
  (* LC_PROBE378_IS_DATA = "1'b0" *) 
  (* LC_PROBE378_IS_TRIG = "1'b0" *) 
  (* LC_PROBE378_MU_CNT = "1" *) 
  (* LC_PROBE378_PID = "16'b0000000101111010" *) 
  (* LC_PROBE378_TYPE = "1" *) 
  (* LC_PROBE378_WIDTH = "1" *) 
  (* LC_PROBE379_IS_DATA = "1'b0" *) 
  (* LC_PROBE379_IS_TRIG = "1'b0" *) 
  (* LC_PROBE379_MU_CNT = "1" *) 
  (* LC_PROBE379_PID = "16'b0000000101111011" *) 
  (* LC_PROBE379_TYPE = "1" *) 
  (* LC_PROBE379_WIDTH = "1" *) 
  (* LC_PROBE37_IS_DATA = "1'b0" *) 
  (* LC_PROBE37_IS_TRIG = "1'b0" *) 
  (* LC_PROBE37_MU_CNT = "1" *) 
  (* LC_PROBE37_PID = "16'b0000000000100101" *) 
  (* LC_PROBE37_TYPE = "1" *) 
  (* LC_PROBE37_WIDTH = "1" *) 
  (* LC_PROBE380_IS_DATA = "1'b0" *) 
  (* LC_PROBE380_IS_TRIG = "1'b0" *) 
  (* LC_PROBE380_MU_CNT = "1" *) 
  (* LC_PROBE380_PID = "16'b0000000101111100" *) 
  (* LC_PROBE380_TYPE = "1" *) 
  (* LC_PROBE380_WIDTH = "1" *) 
  (* LC_PROBE381_IS_DATA = "1'b0" *) 
  (* LC_PROBE381_IS_TRIG = "1'b0" *) 
  (* LC_PROBE381_MU_CNT = "1" *) 
  (* LC_PROBE381_PID = "16'b0000000101111101" *) 
  (* LC_PROBE381_TYPE = "1" *) 
  (* LC_PROBE381_WIDTH = "1" *) 
  (* LC_PROBE382_IS_DATA = "1'b0" *) 
  (* LC_PROBE382_IS_TRIG = "1'b0" *) 
  (* LC_PROBE382_MU_CNT = "1" *) 
  (* LC_PROBE382_PID = "16'b0000000101111110" *) 
  (* LC_PROBE382_TYPE = "1" *) 
  (* LC_PROBE382_WIDTH = "1" *) 
  (* LC_PROBE383_IS_DATA = "1'b0" *) 
  (* LC_PROBE383_IS_TRIG = "1'b0" *) 
  (* LC_PROBE383_MU_CNT = "1" *) 
  (* LC_PROBE383_PID = "16'b0000000101111111" *) 
  (* LC_PROBE383_TYPE = "1" *) 
  (* LC_PROBE383_WIDTH = "1" *) 
  (* LC_PROBE384_IS_DATA = "1'b0" *) 
  (* LC_PROBE384_IS_TRIG = "1'b0" *) 
  (* LC_PROBE384_MU_CNT = "1" *) 
  (* LC_PROBE384_PID = "16'b0000000110000000" *) 
  (* LC_PROBE384_TYPE = "1" *) 
  (* LC_PROBE384_WIDTH = "1" *) 
  (* LC_PROBE385_IS_DATA = "1'b0" *) 
  (* LC_PROBE385_IS_TRIG = "1'b0" *) 
  (* LC_PROBE385_MU_CNT = "1" *) 
  (* LC_PROBE385_PID = "16'b0000000110000001" *) 
  (* LC_PROBE385_TYPE = "1" *) 
  (* LC_PROBE385_WIDTH = "1" *) 
  (* LC_PROBE386_IS_DATA = "1'b0" *) 
  (* LC_PROBE386_IS_TRIG = "1'b0" *) 
  (* LC_PROBE386_MU_CNT = "1" *) 
  (* LC_PROBE386_PID = "16'b0000000110000010" *) 
  (* LC_PROBE386_TYPE = "1" *) 
  (* LC_PROBE386_WIDTH = "1" *) 
  (* LC_PROBE387_IS_DATA = "1'b0" *) 
  (* LC_PROBE387_IS_TRIG = "1'b0" *) 
  (* LC_PROBE387_MU_CNT = "1" *) 
  (* LC_PROBE387_PID = "16'b0000000110000011" *) 
  (* LC_PROBE387_TYPE = "1" *) 
  (* LC_PROBE387_WIDTH = "1" *) 
  (* LC_PROBE388_IS_DATA = "1'b0" *) 
  (* LC_PROBE388_IS_TRIG = "1'b0" *) 
  (* LC_PROBE388_MU_CNT = "1" *) 
  (* LC_PROBE388_PID = "16'b0000000110000100" *) 
  (* LC_PROBE388_TYPE = "1" *) 
  (* LC_PROBE388_WIDTH = "1" *) 
  (* LC_PROBE389_IS_DATA = "1'b0" *) 
  (* LC_PROBE389_IS_TRIG = "1'b0" *) 
  (* LC_PROBE389_MU_CNT = "1" *) 
  (* LC_PROBE389_PID = "16'b0000000110000101" *) 
  (* LC_PROBE389_TYPE = "1" *) 
  (* LC_PROBE389_WIDTH = "1" *) 
  (* LC_PROBE38_IS_DATA = "1'b0" *) 
  (* LC_PROBE38_IS_TRIG = "1'b0" *) 
  (* LC_PROBE38_MU_CNT = "1" *) 
  (* LC_PROBE38_PID = "16'b0000000000100110" *) 
  (* LC_PROBE38_TYPE = "1" *) 
  (* LC_PROBE38_WIDTH = "1" *) 
  (* LC_PROBE390_IS_DATA = "1'b0" *) 
  (* LC_PROBE390_IS_TRIG = "1'b0" *) 
  (* LC_PROBE390_MU_CNT = "1" *) 
  (* LC_PROBE390_PID = "16'b0000000110000110" *) 
  (* LC_PROBE390_TYPE = "1" *) 
  (* LC_PROBE390_WIDTH = "1" *) 
  (* LC_PROBE391_IS_DATA = "1'b0" *) 
  (* LC_PROBE391_IS_TRIG = "1'b0" *) 
  (* LC_PROBE391_MU_CNT = "1" *) 
  (* LC_PROBE391_PID = "16'b0000000110000111" *) 
  (* LC_PROBE391_TYPE = "1" *) 
  (* LC_PROBE391_WIDTH = "1" *) 
  (* LC_PROBE392_IS_DATA = "1'b0" *) 
  (* LC_PROBE392_IS_TRIG = "1'b0" *) 
  (* LC_PROBE392_MU_CNT = "1" *) 
  (* LC_PROBE392_PID = "16'b0000000110001000" *) 
  (* LC_PROBE392_TYPE = "1" *) 
  (* LC_PROBE392_WIDTH = "1" *) 
  (* LC_PROBE393_IS_DATA = "1'b0" *) 
  (* LC_PROBE393_IS_TRIG = "1'b0" *) 
  (* LC_PROBE393_MU_CNT = "1" *) 
  (* LC_PROBE393_PID = "16'b0000000110001001" *) 
  (* LC_PROBE393_TYPE = "1" *) 
  (* LC_PROBE393_WIDTH = "1" *) 
  (* LC_PROBE394_IS_DATA = "1'b0" *) 
  (* LC_PROBE394_IS_TRIG = "1'b0" *) 
  (* LC_PROBE394_MU_CNT = "1" *) 
  (* LC_PROBE394_PID = "16'b0000000110001010" *) 
  (* LC_PROBE394_TYPE = "1" *) 
  (* LC_PROBE394_WIDTH = "1" *) 
  (* LC_PROBE395_IS_DATA = "1'b0" *) 
  (* LC_PROBE395_IS_TRIG = "1'b0" *) 
  (* LC_PROBE395_MU_CNT = "1" *) 
  (* LC_PROBE395_PID = "16'b0000000110001011" *) 
  (* LC_PROBE395_TYPE = "1" *) 
  (* LC_PROBE395_WIDTH = "1" *) 
  (* LC_PROBE396_IS_DATA = "1'b0" *) 
  (* LC_PROBE396_IS_TRIG = "1'b0" *) 
  (* LC_PROBE396_MU_CNT = "1" *) 
  (* LC_PROBE396_PID = "16'b0000000110001100" *) 
  (* LC_PROBE396_TYPE = "1" *) 
  (* LC_PROBE396_WIDTH = "1" *) 
  (* LC_PROBE397_IS_DATA = "1'b0" *) 
  (* LC_PROBE397_IS_TRIG = "1'b0" *) 
  (* LC_PROBE397_MU_CNT = "1" *) 
  (* LC_PROBE397_PID = "16'b0000000110001101" *) 
  (* LC_PROBE397_TYPE = "1" *) 
  (* LC_PROBE397_WIDTH = "1" *) 
  (* LC_PROBE398_IS_DATA = "1'b0" *) 
  (* LC_PROBE398_IS_TRIG = "1'b0" *) 
  (* LC_PROBE398_MU_CNT = "1" *) 
  (* LC_PROBE398_PID = "16'b0000000110001110" *) 
  (* LC_PROBE398_TYPE = "1" *) 
  (* LC_PROBE398_WIDTH = "1" *) 
  (* LC_PROBE399_IS_DATA = "1'b0" *) 
  (* LC_PROBE399_IS_TRIG = "1'b0" *) 
  (* LC_PROBE399_MU_CNT = "1" *) 
  (* LC_PROBE399_PID = "16'b0000000110001111" *) 
  (* LC_PROBE399_TYPE = "1" *) 
  (* LC_PROBE399_WIDTH = "1" *) 
  (* LC_PROBE39_IS_DATA = "1'b0" *) 
  (* LC_PROBE39_IS_TRIG = "1'b0" *) 
  (* LC_PROBE39_MU_CNT = "1" *) 
  (* LC_PROBE39_PID = "16'b0000000000100111" *) 
  (* LC_PROBE39_TYPE = "1" *) 
  (* LC_PROBE39_WIDTH = "1" *) 
  (* LC_PROBE3_IS_DATA = "1'b0" *) 
  (* LC_PROBE3_IS_TRIG = "1'b0" *) 
  (* LC_PROBE3_MU_CNT = "1" *) 
  (* LC_PROBE3_PID = "16'b0000000000000011" *) 
  (* LC_PROBE3_TYPE = "1" *) 
  (* LC_PROBE3_WIDTH = "1" *) 
  (* LC_PROBE400_IS_DATA = "1'b0" *) 
  (* LC_PROBE400_IS_TRIG = "1'b0" *) 
  (* LC_PROBE400_MU_CNT = "1" *) 
  (* LC_PROBE400_PID = "16'b0000000110010000" *) 
  (* LC_PROBE400_TYPE = "1" *) 
  (* LC_PROBE400_WIDTH = "1" *) 
  (* LC_PROBE401_IS_DATA = "1'b0" *) 
  (* LC_PROBE401_IS_TRIG = "1'b0" *) 
  (* LC_PROBE401_MU_CNT = "1" *) 
  (* LC_PROBE401_PID = "16'b0000000110010001" *) 
  (* LC_PROBE401_TYPE = "1" *) 
  (* LC_PROBE401_WIDTH = "1" *) 
  (* LC_PROBE402_IS_DATA = "1'b0" *) 
  (* LC_PROBE402_IS_TRIG = "1'b0" *) 
  (* LC_PROBE402_MU_CNT = "1" *) 
  (* LC_PROBE402_PID = "16'b0000000110010010" *) 
  (* LC_PROBE402_TYPE = "1" *) 
  (* LC_PROBE402_WIDTH = "1" *) 
  (* LC_PROBE403_IS_DATA = "1'b0" *) 
  (* LC_PROBE403_IS_TRIG = "1'b0" *) 
  (* LC_PROBE403_MU_CNT = "1" *) 
  (* LC_PROBE403_PID = "16'b0000000110010011" *) 
  (* LC_PROBE403_TYPE = "1" *) 
  (* LC_PROBE403_WIDTH = "1" *) 
  (* LC_PROBE404_IS_DATA = "1'b0" *) 
  (* LC_PROBE404_IS_TRIG = "1'b0" *) 
  (* LC_PROBE404_MU_CNT = "1" *) 
  (* LC_PROBE404_PID = "16'b0000000110010100" *) 
  (* LC_PROBE404_TYPE = "1" *) 
  (* LC_PROBE404_WIDTH = "1" *) 
  (* LC_PROBE405_IS_DATA = "1'b0" *) 
  (* LC_PROBE405_IS_TRIG = "1'b0" *) 
  (* LC_PROBE405_MU_CNT = "1" *) 
  (* LC_PROBE405_PID = "16'b0000000110010101" *) 
  (* LC_PROBE405_TYPE = "1" *) 
  (* LC_PROBE405_WIDTH = "1" *) 
  (* LC_PROBE406_IS_DATA = "1'b0" *) 
  (* LC_PROBE406_IS_TRIG = "1'b0" *) 
  (* LC_PROBE406_MU_CNT = "1" *) 
  (* LC_PROBE406_PID = "16'b0000000110010110" *) 
  (* LC_PROBE406_TYPE = "1" *) 
  (* LC_PROBE406_WIDTH = "1" *) 
  (* LC_PROBE407_IS_DATA = "1'b0" *) 
  (* LC_PROBE407_IS_TRIG = "1'b0" *) 
  (* LC_PROBE407_MU_CNT = "1" *) 
  (* LC_PROBE407_PID = "16'b0000000110010111" *) 
  (* LC_PROBE407_TYPE = "1" *) 
  (* LC_PROBE407_WIDTH = "1" *) 
  (* LC_PROBE408_IS_DATA = "1'b0" *) 
  (* LC_PROBE408_IS_TRIG = "1'b0" *) 
  (* LC_PROBE408_MU_CNT = "1" *) 
  (* LC_PROBE408_PID = "16'b0000000110011000" *) 
  (* LC_PROBE408_TYPE = "1" *) 
  (* LC_PROBE408_WIDTH = "1" *) 
  (* LC_PROBE409_IS_DATA = "1'b0" *) 
  (* LC_PROBE409_IS_TRIG = "1'b0" *) 
  (* LC_PROBE409_MU_CNT = "1" *) 
  (* LC_PROBE409_PID = "16'b0000000110011001" *) 
  (* LC_PROBE409_TYPE = "1" *) 
  (* LC_PROBE409_WIDTH = "1" *) 
  (* LC_PROBE40_IS_DATA = "1'b0" *) 
  (* LC_PROBE40_IS_TRIG = "1'b0" *) 
  (* LC_PROBE40_MU_CNT = "1" *) 
  (* LC_PROBE40_PID = "16'b0000000000101000" *) 
  (* LC_PROBE40_TYPE = "1" *) 
  (* LC_PROBE40_WIDTH = "1" *) 
  (* LC_PROBE410_IS_DATA = "1'b0" *) 
  (* LC_PROBE410_IS_TRIG = "1'b0" *) 
  (* LC_PROBE410_MU_CNT = "1" *) 
  (* LC_PROBE410_PID = "16'b0000000110011010" *) 
  (* LC_PROBE410_TYPE = "1" *) 
  (* LC_PROBE410_WIDTH = "1" *) 
  (* LC_PROBE411_IS_DATA = "1'b0" *) 
  (* LC_PROBE411_IS_TRIG = "1'b0" *) 
  (* LC_PROBE411_MU_CNT = "1" *) 
  (* LC_PROBE411_PID = "16'b0000000110011011" *) 
  (* LC_PROBE411_TYPE = "1" *) 
  (* LC_PROBE411_WIDTH = "1" *) 
  (* LC_PROBE412_IS_DATA = "1'b0" *) 
  (* LC_PROBE412_IS_TRIG = "1'b0" *) 
  (* LC_PROBE412_MU_CNT = "1" *) 
  (* LC_PROBE412_PID = "16'b0000000110011100" *) 
  (* LC_PROBE412_TYPE = "1" *) 
  (* LC_PROBE412_WIDTH = "1" *) 
  (* LC_PROBE413_IS_DATA = "1'b0" *) 
  (* LC_PROBE413_IS_TRIG = "1'b0" *) 
  (* LC_PROBE413_MU_CNT = "1" *) 
  (* LC_PROBE413_PID = "16'b0000000110011101" *) 
  (* LC_PROBE413_TYPE = "1" *) 
  (* LC_PROBE413_WIDTH = "1" *) 
  (* LC_PROBE414_IS_DATA = "1'b0" *) 
  (* LC_PROBE414_IS_TRIG = "1'b0" *) 
  (* LC_PROBE414_MU_CNT = "1" *) 
  (* LC_PROBE414_PID = "16'b0000000110011110" *) 
  (* LC_PROBE414_TYPE = "1" *) 
  (* LC_PROBE414_WIDTH = "1" *) 
  (* LC_PROBE415_IS_DATA = "1'b0" *) 
  (* LC_PROBE415_IS_TRIG = "1'b0" *) 
  (* LC_PROBE415_MU_CNT = "1" *) 
  (* LC_PROBE415_PID = "16'b0000000110011111" *) 
  (* LC_PROBE415_TYPE = "1" *) 
  (* LC_PROBE415_WIDTH = "1" *) 
  (* LC_PROBE416_IS_DATA = "1'b0" *) 
  (* LC_PROBE416_IS_TRIG = "1'b0" *) 
  (* LC_PROBE416_MU_CNT = "1" *) 
  (* LC_PROBE416_PID = "16'b0000000110100000" *) 
  (* LC_PROBE416_TYPE = "1" *) 
  (* LC_PROBE416_WIDTH = "1" *) 
  (* LC_PROBE417_IS_DATA = "1'b0" *) 
  (* LC_PROBE417_IS_TRIG = "1'b0" *) 
  (* LC_PROBE417_MU_CNT = "1" *) 
  (* LC_PROBE417_PID = "16'b0000000110100001" *) 
  (* LC_PROBE417_TYPE = "1" *) 
  (* LC_PROBE417_WIDTH = "1" *) 
  (* LC_PROBE418_IS_DATA = "1'b0" *) 
  (* LC_PROBE418_IS_TRIG = "1'b0" *) 
  (* LC_PROBE418_MU_CNT = "1" *) 
  (* LC_PROBE418_PID = "16'b0000000110100010" *) 
  (* LC_PROBE418_TYPE = "1" *) 
  (* LC_PROBE418_WIDTH = "1" *) 
  (* LC_PROBE419_IS_DATA = "1'b0" *) 
  (* LC_PROBE419_IS_TRIG = "1'b0" *) 
  (* LC_PROBE419_MU_CNT = "1" *) 
  (* LC_PROBE419_PID = "16'b0000000110100011" *) 
  (* LC_PROBE419_TYPE = "1" *) 
  (* LC_PROBE419_WIDTH = "1" *) 
  (* LC_PROBE41_IS_DATA = "1'b0" *) 
  (* LC_PROBE41_IS_TRIG = "1'b0" *) 
  (* LC_PROBE41_MU_CNT = "1" *) 
  (* LC_PROBE41_PID = "16'b0000000000101001" *) 
  (* LC_PROBE41_TYPE = "1" *) 
  (* LC_PROBE41_WIDTH = "1" *) 
  (* LC_PROBE420_IS_DATA = "1'b0" *) 
  (* LC_PROBE420_IS_TRIG = "1'b0" *) 
  (* LC_PROBE420_MU_CNT = "1" *) 
  (* LC_PROBE420_PID = "16'b0000000110100100" *) 
  (* LC_PROBE420_TYPE = "1" *) 
  (* LC_PROBE420_WIDTH = "1" *) 
  (* LC_PROBE421_IS_DATA = "1'b0" *) 
  (* LC_PROBE421_IS_TRIG = "1'b0" *) 
  (* LC_PROBE421_MU_CNT = "1" *) 
  (* LC_PROBE421_PID = "16'b0000000110100101" *) 
  (* LC_PROBE421_TYPE = "1" *) 
  (* LC_PROBE421_WIDTH = "1" *) 
  (* LC_PROBE422_IS_DATA = "1'b0" *) 
  (* LC_PROBE422_IS_TRIG = "1'b0" *) 
  (* LC_PROBE422_MU_CNT = "1" *) 
  (* LC_PROBE422_PID = "16'b0000000110100110" *) 
  (* LC_PROBE422_TYPE = "1" *) 
  (* LC_PROBE422_WIDTH = "1" *) 
  (* LC_PROBE423_IS_DATA = "1'b0" *) 
  (* LC_PROBE423_IS_TRIG = "1'b0" *) 
  (* LC_PROBE423_MU_CNT = "1" *) 
  (* LC_PROBE423_PID = "16'b0000000110100111" *) 
  (* LC_PROBE423_TYPE = "1" *) 
  (* LC_PROBE423_WIDTH = "1" *) 
  (* LC_PROBE424_IS_DATA = "1'b0" *) 
  (* LC_PROBE424_IS_TRIG = "1'b0" *) 
  (* LC_PROBE424_MU_CNT = "1" *) 
  (* LC_PROBE424_PID = "16'b0000000110101000" *) 
  (* LC_PROBE424_TYPE = "1" *) 
  (* LC_PROBE424_WIDTH = "1" *) 
  (* LC_PROBE425_IS_DATA = "1'b0" *) 
  (* LC_PROBE425_IS_TRIG = "1'b0" *) 
  (* LC_PROBE425_MU_CNT = "1" *) 
  (* LC_PROBE425_PID = "16'b0000000110101001" *) 
  (* LC_PROBE425_TYPE = "1" *) 
  (* LC_PROBE425_WIDTH = "1" *) 
  (* LC_PROBE426_IS_DATA = "1'b0" *) 
  (* LC_PROBE426_IS_TRIG = "1'b0" *) 
  (* LC_PROBE426_MU_CNT = "1" *) 
  (* LC_PROBE426_PID = "16'b0000000110101010" *) 
  (* LC_PROBE426_TYPE = "1" *) 
  (* LC_PROBE426_WIDTH = "1" *) 
  (* LC_PROBE427_IS_DATA = "1'b0" *) 
  (* LC_PROBE427_IS_TRIG = "1'b0" *) 
  (* LC_PROBE427_MU_CNT = "1" *) 
  (* LC_PROBE427_PID = "16'b0000000110101011" *) 
  (* LC_PROBE427_TYPE = "1" *) 
  (* LC_PROBE427_WIDTH = "1" *) 
  (* LC_PROBE428_IS_DATA = "1'b0" *) 
  (* LC_PROBE428_IS_TRIG = "1'b0" *) 
  (* LC_PROBE428_MU_CNT = "1" *) 
  (* LC_PROBE428_PID = "16'b0000000110101100" *) 
  (* LC_PROBE428_TYPE = "1" *) 
  (* LC_PROBE428_WIDTH = "1" *) 
  (* LC_PROBE429_IS_DATA = "1'b0" *) 
  (* LC_PROBE429_IS_TRIG = "1'b0" *) 
  (* LC_PROBE429_MU_CNT = "1" *) 
  (* LC_PROBE429_PID = "16'b0000000110101101" *) 
  (* LC_PROBE429_TYPE = "1" *) 
  (* LC_PROBE429_WIDTH = "1" *) 
  (* LC_PROBE42_IS_DATA = "1'b0" *) 
  (* LC_PROBE42_IS_TRIG = "1'b0" *) 
  (* LC_PROBE42_MU_CNT = "1" *) 
  (* LC_PROBE42_PID = "16'b0000000000101010" *) 
  (* LC_PROBE42_TYPE = "1" *) 
  (* LC_PROBE42_WIDTH = "1" *) 
  (* LC_PROBE430_IS_DATA = "1'b0" *) 
  (* LC_PROBE430_IS_TRIG = "1'b0" *) 
  (* LC_PROBE430_MU_CNT = "1" *) 
  (* LC_PROBE430_PID = "16'b0000000110101110" *) 
  (* LC_PROBE430_TYPE = "1" *) 
  (* LC_PROBE430_WIDTH = "1" *) 
  (* LC_PROBE431_IS_DATA = "1'b0" *) 
  (* LC_PROBE431_IS_TRIG = "1'b0" *) 
  (* LC_PROBE431_MU_CNT = "1" *) 
  (* LC_PROBE431_PID = "16'b0000000110101111" *) 
  (* LC_PROBE431_TYPE = "1" *) 
  (* LC_PROBE431_WIDTH = "1" *) 
  (* LC_PROBE432_IS_DATA = "1'b0" *) 
  (* LC_PROBE432_IS_TRIG = "1'b0" *) 
  (* LC_PROBE432_MU_CNT = "1" *) 
  (* LC_PROBE432_PID = "16'b0000000110110000" *) 
  (* LC_PROBE432_TYPE = "1" *) 
  (* LC_PROBE432_WIDTH = "1" *) 
  (* LC_PROBE433_IS_DATA = "1'b0" *) 
  (* LC_PROBE433_IS_TRIG = "1'b0" *) 
  (* LC_PROBE433_MU_CNT = "1" *) 
  (* LC_PROBE433_PID = "16'b0000000110110001" *) 
  (* LC_PROBE433_TYPE = "1" *) 
  (* LC_PROBE433_WIDTH = "1" *) 
  (* LC_PROBE434_IS_DATA = "1'b0" *) 
  (* LC_PROBE434_IS_TRIG = "1'b0" *) 
  (* LC_PROBE434_MU_CNT = "1" *) 
  (* LC_PROBE434_PID = "16'b0000000110110010" *) 
  (* LC_PROBE434_TYPE = "1" *) 
  (* LC_PROBE434_WIDTH = "1" *) 
  (* LC_PROBE435_IS_DATA = "1'b0" *) 
  (* LC_PROBE435_IS_TRIG = "1'b0" *) 
  (* LC_PROBE435_MU_CNT = "1" *) 
  (* LC_PROBE435_PID = "16'b0000000110110011" *) 
  (* LC_PROBE435_TYPE = "1" *) 
  (* LC_PROBE435_WIDTH = "1" *) 
  (* LC_PROBE436_IS_DATA = "1'b0" *) 
  (* LC_PROBE436_IS_TRIG = "1'b0" *) 
  (* LC_PROBE436_MU_CNT = "1" *) 
  (* LC_PROBE436_PID = "16'b0000000110110100" *) 
  (* LC_PROBE436_TYPE = "1" *) 
  (* LC_PROBE436_WIDTH = "1" *) 
  (* LC_PROBE437_IS_DATA = "1'b0" *) 
  (* LC_PROBE437_IS_TRIG = "1'b0" *) 
  (* LC_PROBE437_MU_CNT = "1" *) 
  (* LC_PROBE437_PID = "16'b0000000110110101" *) 
  (* LC_PROBE437_TYPE = "1" *) 
  (* LC_PROBE437_WIDTH = "1" *) 
  (* LC_PROBE438_IS_DATA = "1'b0" *) 
  (* LC_PROBE438_IS_TRIG = "1'b0" *) 
  (* LC_PROBE438_MU_CNT = "1" *) 
  (* LC_PROBE438_PID = "16'b0000000110110110" *) 
  (* LC_PROBE438_TYPE = "1" *) 
  (* LC_PROBE438_WIDTH = "1" *) 
  (* LC_PROBE439_IS_DATA = "1'b0" *) 
  (* LC_PROBE439_IS_TRIG = "1'b0" *) 
  (* LC_PROBE439_MU_CNT = "1" *) 
  (* LC_PROBE439_PID = "16'b0000000110110111" *) 
  (* LC_PROBE439_TYPE = "1" *) 
  (* LC_PROBE439_WIDTH = "1" *) 
  (* LC_PROBE43_IS_DATA = "1'b0" *) 
  (* LC_PROBE43_IS_TRIG = "1'b0" *) 
  (* LC_PROBE43_MU_CNT = "1" *) 
  (* LC_PROBE43_PID = "16'b0000000000101011" *) 
  (* LC_PROBE43_TYPE = "1" *) 
  (* LC_PROBE43_WIDTH = "1" *) 
  (* LC_PROBE440_IS_DATA = "1'b0" *) 
  (* LC_PROBE440_IS_TRIG = "1'b0" *) 
  (* LC_PROBE440_MU_CNT = "1" *) 
  (* LC_PROBE440_PID = "16'b0000000110111000" *) 
  (* LC_PROBE440_TYPE = "1" *) 
  (* LC_PROBE440_WIDTH = "1" *) 
  (* LC_PROBE441_IS_DATA = "1'b0" *) 
  (* LC_PROBE441_IS_TRIG = "1'b0" *) 
  (* LC_PROBE441_MU_CNT = "1" *) 
  (* LC_PROBE441_PID = "16'b0000000110111001" *) 
  (* LC_PROBE441_TYPE = "1" *) 
  (* LC_PROBE441_WIDTH = "1" *) 
  (* LC_PROBE442_IS_DATA = "1'b0" *) 
  (* LC_PROBE442_IS_TRIG = "1'b0" *) 
  (* LC_PROBE442_MU_CNT = "1" *) 
  (* LC_PROBE442_PID = "16'b0000000110111010" *) 
  (* LC_PROBE442_TYPE = "1" *) 
  (* LC_PROBE442_WIDTH = "1" *) 
  (* LC_PROBE443_IS_DATA = "1'b0" *) 
  (* LC_PROBE443_IS_TRIG = "1'b0" *) 
  (* LC_PROBE443_MU_CNT = "1" *) 
  (* LC_PROBE443_PID = "16'b0000000110111011" *) 
  (* LC_PROBE443_TYPE = "1" *) 
  (* LC_PROBE443_WIDTH = "1" *) 
  (* LC_PROBE444_IS_DATA = "1'b0" *) 
  (* LC_PROBE444_IS_TRIG = "1'b0" *) 
  (* LC_PROBE444_MU_CNT = "1" *) 
  (* LC_PROBE444_PID = "16'b0000000110111100" *) 
  (* LC_PROBE444_TYPE = "1" *) 
  (* LC_PROBE444_WIDTH = "1" *) 
  (* LC_PROBE445_IS_DATA = "1'b0" *) 
  (* LC_PROBE445_IS_TRIG = "1'b0" *) 
  (* LC_PROBE445_MU_CNT = "1" *) 
  (* LC_PROBE445_PID = "16'b0000000110111101" *) 
  (* LC_PROBE445_TYPE = "1" *) 
  (* LC_PROBE445_WIDTH = "1" *) 
  (* LC_PROBE446_IS_DATA = "1'b0" *) 
  (* LC_PROBE446_IS_TRIG = "1'b0" *) 
  (* LC_PROBE446_MU_CNT = "1" *) 
  (* LC_PROBE446_PID = "16'b0000000110111110" *) 
  (* LC_PROBE446_TYPE = "1" *) 
  (* LC_PROBE446_WIDTH = "1" *) 
  (* LC_PROBE447_IS_DATA = "1'b0" *) 
  (* LC_PROBE447_IS_TRIG = "1'b0" *) 
  (* LC_PROBE447_MU_CNT = "1" *) 
  (* LC_PROBE447_PID = "16'b0000000110111111" *) 
  (* LC_PROBE447_TYPE = "1" *) 
  (* LC_PROBE447_WIDTH = "1" *) 
  (* LC_PROBE448_IS_DATA = "1'b0" *) 
  (* LC_PROBE448_IS_TRIG = "1'b0" *) 
  (* LC_PROBE448_MU_CNT = "1" *) 
  (* LC_PROBE448_PID = "16'b0000000111000000" *) 
  (* LC_PROBE448_TYPE = "1" *) 
  (* LC_PROBE448_WIDTH = "1" *) 
  (* LC_PROBE449_IS_DATA = "1'b0" *) 
  (* LC_PROBE449_IS_TRIG = "1'b0" *) 
  (* LC_PROBE449_MU_CNT = "1" *) 
  (* LC_PROBE449_PID = "16'b0000000111000001" *) 
  (* LC_PROBE449_TYPE = "1" *) 
  (* LC_PROBE449_WIDTH = "1" *) 
  (* LC_PROBE44_IS_DATA = "1'b0" *) 
  (* LC_PROBE44_IS_TRIG = "1'b0" *) 
  (* LC_PROBE44_MU_CNT = "1" *) 
  (* LC_PROBE44_PID = "16'b0000000000101100" *) 
  (* LC_PROBE44_TYPE = "1" *) 
  (* LC_PROBE44_WIDTH = "1" *) 
  (* LC_PROBE450_IS_DATA = "1'b0" *) 
  (* LC_PROBE450_IS_TRIG = "1'b0" *) 
  (* LC_PROBE450_MU_CNT = "1" *) 
  (* LC_PROBE450_PID = "16'b0000000111000010" *) 
  (* LC_PROBE450_TYPE = "1" *) 
  (* LC_PROBE450_WIDTH = "1" *) 
  (* LC_PROBE451_IS_DATA = "1'b0" *) 
  (* LC_PROBE451_IS_TRIG = "1'b0" *) 
  (* LC_PROBE451_MU_CNT = "1" *) 
  (* LC_PROBE451_PID = "16'b0000000111000011" *) 
  (* LC_PROBE451_TYPE = "1" *) 
  (* LC_PROBE451_WIDTH = "1" *) 
  (* LC_PROBE452_IS_DATA = "1'b0" *) 
  (* LC_PROBE452_IS_TRIG = "1'b0" *) 
  (* LC_PROBE452_MU_CNT = "1" *) 
  (* LC_PROBE452_PID = "16'b0000000111000100" *) 
  (* LC_PROBE452_TYPE = "1" *) 
  (* LC_PROBE452_WIDTH = "1" *) 
  (* LC_PROBE453_IS_DATA = "1'b0" *) 
  (* LC_PROBE453_IS_TRIG = "1'b0" *) 
  (* LC_PROBE453_MU_CNT = "1" *) 
  (* LC_PROBE453_PID = "16'b0000000111000101" *) 
  (* LC_PROBE453_TYPE = "1" *) 
  (* LC_PROBE453_WIDTH = "1" *) 
  (* LC_PROBE454_IS_DATA = "1'b0" *) 
  (* LC_PROBE454_IS_TRIG = "1'b0" *) 
  (* LC_PROBE454_MU_CNT = "1" *) 
  (* LC_PROBE454_PID = "16'b0000000111000110" *) 
  (* LC_PROBE454_TYPE = "1" *) 
  (* LC_PROBE454_WIDTH = "1" *) 
  (* LC_PROBE455_IS_DATA = "1'b0" *) 
  (* LC_PROBE455_IS_TRIG = "1'b0" *) 
  (* LC_PROBE455_MU_CNT = "1" *) 
  (* LC_PROBE455_PID = "16'b0000000111000111" *) 
  (* LC_PROBE455_TYPE = "1" *) 
  (* LC_PROBE455_WIDTH = "1" *) 
  (* LC_PROBE456_IS_DATA = "1'b0" *) 
  (* LC_PROBE456_IS_TRIG = "1'b0" *) 
  (* LC_PROBE456_MU_CNT = "1" *) 
  (* LC_PROBE456_PID = "16'b0000000111001000" *) 
  (* LC_PROBE456_TYPE = "1" *) 
  (* LC_PROBE456_WIDTH = "1" *) 
  (* LC_PROBE457_IS_DATA = "1'b0" *) 
  (* LC_PROBE457_IS_TRIG = "1'b0" *) 
  (* LC_PROBE457_MU_CNT = "1" *) 
  (* LC_PROBE457_PID = "16'b0000000111001001" *) 
  (* LC_PROBE457_TYPE = "1" *) 
  (* LC_PROBE457_WIDTH = "1" *) 
  (* LC_PROBE458_IS_DATA = "1'b0" *) 
  (* LC_PROBE458_IS_TRIG = "1'b0" *) 
  (* LC_PROBE458_MU_CNT = "1" *) 
  (* LC_PROBE458_PID = "16'b0000000111001010" *) 
  (* LC_PROBE458_TYPE = "1" *) 
  (* LC_PROBE458_WIDTH = "1" *) 
  (* LC_PROBE459_IS_DATA = "1'b0" *) 
  (* LC_PROBE459_IS_TRIG = "1'b0" *) 
  (* LC_PROBE459_MU_CNT = "1" *) 
  (* LC_PROBE459_PID = "16'b0000000111001011" *) 
  (* LC_PROBE459_TYPE = "1" *) 
  (* LC_PROBE459_WIDTH = "1" *) 
  (* LC_PROBE45_IS_DATA = "1'b0" *) 
  (* LC_PROBE45_IS_TRIG = "1'b0" *) 
  (* LC_PROBE45_MU_CNT = "1" *) 
  (* LC_PROBE45_PID = "16'b0000000000101101" *) 
  (* LC_PROBE45_TYPE = "1" *) 
  (* LC_PROBE45_WIDTH = "1" *) 
  (* LC_PROBE460_IS_DATA = "1'b0" *) 
  (* LC_PROBE460_IS_TRIG = "1'b0" *) 
  (* LC_PROBE460_MU_CNT = "1" *) 
  (* LC_PROBE460_PID = "16'b0000000111001100" *) 
  (* LC_PROBE460_TYPE = "1" *) 
  (* LC_PROBE460_WIDTH = "1" *) 
  (* LC_PROBE461_IS_DATA = "1'b0" *) 
  (* LC_PROBE461_IS_TRIG = "1'b0" *) 
  (* LC_PROBE461_MU_CNT = "1" *) 
  (* LC_PROBE461_PID = "16'b0000000111001101" *) 
  (* LC_PROBE461_TYPE = "1" *) 
  (* LC_PROBE461_WIDTH = "1" *) 
  (* LC_PROBE462_IS_DATA = "1'b0" *) 
  (* LC_PROBE462_IS_TRIG = "1'b0" *) 
  (* LC_PROBE462_MU_CNT = "1" *) 
  (* LC_PROBE462_PID = "16'b0000000111001110" *) 
  (* LC_PROBE462_TYPE = "1" *) 
  (* LC_PROBE462_WIDTH = "1" *) 
  (* LC_PROBE463_IS_DATA = "1'b0" *) 
  (* LC_PROBE463_IS_TRIG = "1'b0" *) 
  (* LC_PROBE463_MU_CNT = "1" *) 
  (* LC_PROBE463_PID = "16'b0000000111001111" *) 
  (* LC_PROBE463_TYPE = "1" *) 
  (* LC_PROBE463_WIDTH = "1" *) 
  (* LC_PROBE464_IS_DATA = "1'b0" *) 
  (* LC_PROBE464_IS_TRIG = "1'b0" *) 
  (* LC_PROBE464_MU_CNT = "1" *) 
  (* LC_PROBE464_PID = "16'b0000000111010000" *) 
  (* LC_PROBE464_TYPE = "1" *) 
  (* LC_PROBE464_WIDTH = "1" *) 
  (* LC_PROBE465_IS_DATA = "1'b0" *) 
  (* LC_PROBE465_IS_TRIG = "1'b0" *) 
  (* LC_PROBE465_MU_CNT = "1" *) 
  (* LC_PROBE465_PID = "16'b0000000111010001" *) 
  (* LC_PROBE465_TYPE = "1" *) 
  (* LC_PROBE465_WIDTH = "1" *) 
  (* LC_PROBE466_IS_DATA = "1'b0" *) 
  (* LC_PROBE466_IS_TRIG = "1'b0" *) 
  (* LC_PROBE466_MU_CNT = "1" *) 
  (* LC_PROBE466_PID = "16'b0000000111010010" *) 
  (* LC_PROBE466_TYPE = "1" *) 
  (* LC_PROBE466_WIDTH = "1" *) 
  (* LC_PROBE467_IS_DATA = "1'b0" *) 
  (* LC_PROBE467_IS_TRIG = "1'b0" *) 
  (* LC_PROBE467_MU_CNT = "1" *) 
  (* LC_PROBE467_PID = "16'b0000000111010011" *) 
  (* LC_PROBE467_TYPE = "1" *) 
  (* LC_PROBE467_WIDTH = "1" *) 
  (* LC_PROBE468_IS_DATA = "1'b0" *) 
  (* LC_PROBE468_IS_TRIG = "1'b0" *) 
  (* LC_PROBE468_MU_CNT = "1" *) 
  (* LC_PROBE468_PID = "16'b0000000111010100" *) 
  (* LC_PROBE468_TYPE = "1" *) 
  (* LC_PROBE468_WIDTH = "1" *) 
  (* LC_PROBE469_IS_DATA = "1'b0" *) 
  (* LC_PROBE469_IS_TRIG = "1'b0" *) 
  (* LC_PROBE469_MU_CNT = "1" *) 
  (* LC_PROBE469_PID = "16'b0000000111010101" *) 
  (* LC_PROBE469_TYPE = "1" *) 
  (* LC_PROBE469_WIDTH = "1" *) 
  (* LC_PROBE46_IS_DATA = "1'b0" *) 
  (* LC_PROBE46_IS_TRIG = "1'b0" *) 
  (* LC_PROBE46_MU_CNT = "1" *) 
  (* LC_PROBE46_PID = "16'b0000000000101110" *) 
  (* LC_PROBE46_TYPE = "1" *) 
  (* LC_PROBE46_WIDTH = "1" *) 
  (* LC_PROBE470_IS_DATA = "1'b0" *) 
  (* LC_PROBE470_IS_TRIG = "1'b0" *) 
  (* LC_PROBE470_MU_CNT = "1" *) 
  (* LC_PROBE470_PID = "16'b0000000111010110" *) 
  (* LC_PROBE470_TYPE = "1" *) 
  (* LC_PROBE470_WIDTH = "1" *) 
  (* LC_PROBE471_IS_DATA = "1'b0" *) 
  (* LC_PROBE471_IS_TRIG = "1'b0" *) 
  (* LC_PROBE471_MU_CNT = "1" *) 
  (* LC_PROBE471_PID = "16'b0000000111010111" *) 
  (* LC_PROBE471_TYPE = "1" *) 
  (* LC_PROBE471_WIDTH = "1" *) 
  (* LC_PROBE472_IS_DATA = "1'b0" *) 
  (* LC_PROBE472_IS_TRIG = "1'b0" *) 
  (* LC_PROBE472_MU_CNT = "1" *) 
  (* LC_PROBE472_PID = "16'b0000000111011000" *) 
  (* LC_PROBE472_TYPE = "1" *) 
  (* LC_PROBE472_WIDTH = "1" *) 
  (* LC_PROBE473_IS_DATA = "1'b0" *) 
  (* LC_PROBE473_IS_TRIG = "1'b0" *) 
  (* LC_PROBE473_MU_CNT = "1" *) 
  (* LC_PROBE473_PID = "16'b0000000111011001" *) 
  (* LC_PROBE473_TYPE = "1" *) 
  (* LC_PROBE473_WIDTH = "1" *) 
  (* LC_PROBE474_IS_DATA = "1'b0" *) 
  (* LC_PROBE474_IS_TRIG = "1'b0" *) 
  (* LC_PROBE474_MU_CNT = "1" *) 
  (* LC_PROBE474_PID = "16'b0000000111011010" *) 
  (* LC_PROBE474_TYPE = "1" *) 
  (* LC_PROBE474_WIDTH = "1" *) 
  (* LC_PROBE475_IS_DATA = "1'b0" *) 
  (* LC_PROBE475_IS_TRIG = "1'b0" *) 
  (* LC_PROBE475_MU_CNT = "1" *) 
  (* LC_PROBE475_PID = "16'b0000000111011011" *) 
  (* LC_PROBE475_TYPE = "1" *) 
  (* LC_PROBE475_WIDTH = "1" *) 
  (* LC_PROBE476_IS_DATA = "1'b0" *) 
  (* LC_PROBE476_IS_TRIG = "1'b0" *) 
  (* LC_PROBE476_MU_CNT = "1" *) 
  (* LC_PROBE476_PID = "16'b0000000111011100" *) 
  (* LC_PROBE476_TYPE = "1" *) 
  (* LC_PROBE476_WIDTH = "1" *) 
  (* LC_PROBE477_IS_DATA = "1'b0" *) 
  (* LC_PROBE477_IS_TRIG = "1'b0" *) 
  (* LC_PROBE477_MU_CNT = "1" *) 
  (* LC_PROBE477_PID = "16'b0000000111011101" *) 
  (* LC_PROBE477_TYPE = "1" *) 
  (* LC_PROBE477_WIDTH = "1" *) 
  (* LC_PROBE478_IS_DATA = "1'b0" *) 
  (* LC_PROBE478_IS_TRIG = "1'b0" *) 
  (* LC_PROBE478_MU_CNT = "1" *) 
  (* LC_PROBE478_PID = "16'b0000000111011110" *) 
  (* LC_PROBE478_TYPE = "1" *) 
  (* LC_PROBE478_WIDTH = "1" *) 
  (* LC_PROBE479_IS_DATA = "1'b0" *) 
  (* LC_PROBE479_IS_TRIG = "1'b0" *) 
  (* LC_PROBE479_MU_CNT = "1" *) 
  (* LC_PROBE479_PID = "16'b0000000111011111" *) 
  (* LC_PROBE479_TYPE = "1" *) 
  (* LC_PROBE479_WIDTH = "1" *) 
  (* LC_PROBE47_IS_DATA = "1'b0" *) 
  (* LC_PROBE47_IS_TRIG = "1'b0" *) 
  (* LC_PROBE47_MU_CNT = "1" *) 
  (* LC_PROBE47_PID = "16'b0000000000101111" *) 
  (* LC_PROBE47_TYPE = "1" *) 
  (* LC_PROBE47_WIDTH = "1" *) 
  (* LC_PROBE480_IS_DATA = "1'b0" *) 
  (* LC_PROBE480_IS_TRIG = "1'b0" *) 
  (* LC_PROBE480_MU_CNT = "1" *) 
  (* LC_PROBE480_PID = "16'b0000000111100000" *) 
  (* LC_PROBE480_TYPE = "1" *) 
  (* LC_PROBE480_WIDTH = "1" *) 
  (* LC_PROBE481_IS_DATA = "1'b0" *) 
  (* LC_PROBE481_IS_TRIG = "1'b0" *) 
  (* LC_PROBE481_MU_CNT = "1" *) 
  (* LC_PROBE481_PID = "16'b0000000111100001" *) 
  (* LC_PROBE481_TYPE = "1" *) 
  (* LC_PROBE481_WIDTH = "1" *) 
  (* LC_PROBE482_IS_DATA = "1'b0" *) 
  (* LC_PROBE482_IS_TRIG = "1'b0" *) 
  (* LC_PROBE482_MU_CNT = "1" *) 
  (* LC_PROBE482_PID = "16'b0000000111100010" *) 
  (* LC_PROBE482_TYPE = "1" *) 
  (* LC_PROBE482_WIDTH = "1" *) 
  (* LC_PROBE483_IS_DATA = "1'b0" *) 
  (* LC_PROBE483_IS_TRIG = "1'b0" *) 
  (* LC_PROBE483_MU_CNT = "1" *) 
  (* LC_PROBE483_PID = "16'b0000000111100011" *) 
  (* LC_PROBE483_TYPE = "1" *) 
  (* LC_PROBE483_WIDTH = "1" *) 
  (* LC_PROBE484_IS_DATA = "1'b0" *) 
  (* LC_PROBE484_IS_TRIG = "1'b0" *) 
  (* LC_PROBE484_MU_CNT = "1" *) 
  (* LC_PROBE484_PID = "16'b0000000111100100" *) 
  (* LC_PROBE484_TYPE = "1" *) 
  (* LC_PROBE484_WIDTH = "1" *) 
  (* LC_PROBE485_IS_DATA = "1'b0" *) 
  (* LC_PROBE485_IS_TRIG = "1'b0" *) 
  (* LC_PROBE485_MU_CNT = "1" *) 
  (* LC_PROBE485_PID = "16'b0000000111100101" *) 
  (* LC_PROBE485_TYPE = "1" *) 
  (* LC_PROBE485_WIDTH = "1" *) 
  (* LC_PROBE486_IS_DATA = "1'b0" *) 
  (* LC_PROBE486_IS_TRIG = "1'b0" *) 
  (* LC_PROBE486_MU_CNT = "1" *) 
  (* LC_PROBE486_PID = "16'b0000000111100110" *) 
  (* LC_PROBE486_TYPE = "1" *) 
  (* LC_PROBE486_WIDTH = "1" *) 
  (* LC_PROBE487_IS_DATA = "1'b0" *) 
  (* LC_PROBE487_IS_TRIG = "1'b0" *) 
  (* LC_PROBE487_MU_CNT = "1" *) 
  (* LC_PROBE487_PID = "16'b0000000111100111" *) 
  (* LC_PROBE487_TYPE = "1" *) 
  (* LC_PROBE487_WIDTH = "1" *) 
  (* LC_PROBE488_IS_DATA = "1'b0" *) 
  (* LC_PROBE488_IS_TRIG = "1'b0" *) 
  (* LC_PROBE488_MU_CNT = "1" *) 
  (* LC_PROBE488_PID = "16'b0000000111101000" *) 
  (* LC_PROBE488_TYPE = "1" *) 
  (* LC_PROBE488_WIDTH = "1" *) 
  (* LC_PROBE489_IS_DATA = "1'b0" *) 
  (* LC_PROBE489_IS_TRIG = "1'b0" *) 
  (* LC_PROBE489_MU_CNT = "1" *) 
  (* LC_PROBE489_PID = "16'b0000000111101001" *) 
  (* LC_PROBE489_TYPE = "1" *) 
  (* LC_PROBE489_WIDTH = "1" *) 
  (* LC_PROBE48_IS_DATA = "1'b0" *) 
  (* LC_PROBE48_IS_TRIG = "1'b0" *) 
  (* LC_PROBE48_MU_CNT = "1" *) 
  (* LC_PROBE48_PID = "16'b0000000000110000" *) 
  (* LC_PROBE48_TYPE = "1" *) 
  (* LC_PROBE48_WIDTH = "1" *) 
  (* LC_PROBE490_IS_DATA = "1'b0" *) 
  (* LC_PROBE490_IS_TRIG = "1'b0" *) 
  (* LC_PROBE490_MU_CNT = "1" *) 
  (* LC_PROBE490_PID = "16'b0000000111101010" *) 
  (* LC_PROBE490_TYPE = "1" *) 
  (* LC_PROBE490_WIDTH = "1" *) 
  (* LC_PROBE491_IS_DATA = "1'b0" *) 
  (* LC_PROBE491_IS_TRIG = "1'b0" *) 
  (* LC_PROBE491_MU_CNT = "1" *) 
  (* LC_PROBE491_PID = "16'b0000000111101011" *) 
  (* LC_PROBE491_TYPE = "1" *) 
  (* LC_PROBE491_WIDTH = "1" *) 
  (* LC_PROBE492_IS_DATA = "1'b0" *) 
  (* LC_PROBE492_IS_TRIG = "1'b0" *) 
  (* LC_PROBE492_MU_CNT = "1" *) 
  (* LC_PROBE492_PID = "16'b0000000111101100" *) 
  (* LC_PROBE492_TYPE = "1" *) 
  (* LC_PROBE492_WIDTH = "1" *) 
  (* LC_PROBE493_IS_DATA = "1'b0" *) 
  (* LC_PROBE493_IS_TRIG = "1'b0" *) 
  (* LC_PROBE493_MU_CNT = "1" *) 
  (* LC_PROBE493_PID = "16'b0000000111101101" *) 
  (* LC_PROBE493_TYPE = "1" *) 
  (* LC_PROBE493_WIDTH = "1" *) 
  (* LC_PROBE494_IS_DATA = "1'b0" *) 
  (* LC_PROBE494_IS_TRIG = "1'b0" *) 
  (* LC_PROBE494_MU_CNT = "1" *) 
  (* LC_PROBE494_PID = "16'b0000000111101110" *) 
  (* LC_PROBE494_TYPE = "1" *) 
  (* LC_PROBE494_WIDTH = "1" *) 
  (* LC_PROBE495_IS_DATA = "1'b0" *) 
  (* LC_PROBE495_IS_TRIG = "1'b0" *) 
  (* LC_PROBE495_MU_CNT = "1" *) 
  (* LC_PROBE495_PID = "16'b0000000111101111" *) 
  (* LC_PROBE495_TYPE = "1" *) 
  (* LC_PROBE495_WIDTH = "1" *) 
  (* LC_PROBE496_IS_DATA = "1'b0" *) 
  (* LC_PROBE496_IS_TRIG = "1'b0" *) 
  (* LC_PROBE496_MU_CNT = "1" *) 
  (* LC_PROBE496_PID = "16'b0000000111110000" *) 
  (* LC_PROBE496_TYPE = "1" *) 
  (* LC_PROBE496_WIDTH = "1" *) 
  (* LC_PROBE497_IS_DATA = "1'b0" *) 
  (* LC_PROBE497_IS_TRIG = "1'b0" *) 
  (* LC_PROBE497_MU_CNT = "1" *) 
  (* LC_PROBE497_PID = "16'b0000000111110001" *) 
  (* LC_PROBE497_TYPE = "1" *) 
  (* LC_PROBE497_WIDTH = "1" *) 
  (* LC_PROBE498_IS_DATA = "1'b0" *) 
  (* LC_PROBE498_IS_TRIG = "1'b0" *) 
  (* LC_PROBE498_MU_CNT = "1" *) 
  (* LC_PROBE498_PID = "16'b0000000111110010" *) 
  (* LC_PROBE498_TYPE = "1" *) 
  (* LC_PROBE498_WIDTH = "1" *) 
  (* LC_PROBE499_IS_DATA = "1'b0" *) 
  (* LC_PROBE499_IS_TRIG = "1'b0" *) 
  (* LC_PROBE499_MU_CNT = "1" *) 
  (* LC_PROBE499_PID = "16'b0000000111110011" *) 
  (* LC_PROBE499_TYPE = "1" *) 
  (* LC_PROBE499_WIDTH = "1" *) 
  (* LC_PROBE49_IS_DATA = "1'b0" *) 
  (* LC_PROBE49_IS_TRIG = "1'b0" *) 
  (* LC_PROBE49_MU_CNT = "1" *) 
  (* LC_PROBE49_PID = "16'b0000000000110001" *) 
  (* LC_PROBE49_TYPE = "1" *) 
  (* LC_PROBE49_WIDTH = "1" *) 
  (* LC_PROBE4_IS_DATA = "1'b0" *) 
  (* LC_PROBE4_IS_TRIG = "1'b0" *) 
  (* LC_PROBE4_MU_CNT = "1" *) 
  (* LC_PROBE4_PID = "16'b0000000000000100" *) 
  (* LC_PROBE4_TYPE = "1" *) 
  (* LC_PROBE4_WIDTH = "1" *) 
  (* LC_PROBE500_IS_DATA = "1'b0" *) 
  (* LC_PROBE500_IS_TRIG = "1'b0" *) 
  (* LC_PROBE500_MU_CNT = "1" *) 
  (* LC_PROBE500_PID = "16'b0000000111110100" *) 
  (* LC_PROBE500_TYPE = "1" *) 
  (* LC_PROBE500_WIDTH = "1" *) 
  (* LC_PROBE501_IS_DATA = "1'b0" *) 
  (* LC_PROBE501_IS_TRIG = "1'b0" *) 
  (* LC_PROBE501_MU_CNT = "1" *) 
  (* LC_PROBE501_PID = "16'b0000000111110101" *) 
  (* LC_PROBE501_TYPE = "1" *) 
  (* LC_PROBE501_WIDTH = "1" *) 
  (* LC_PROBE502_IS_DATA = "1'b0" *) 
  (* LC_PROBE502_IS_TRIG = "1'b0" *) 
  (* LC_PROBE502_MU_CNT = "1" *) 
  (* LC_PROBE502_PID = "16'b0000000111110110" *) 
  (* LC_PROBE502_TYPE = "1" *) 
  (* LC_PROBE502_WIDTH = "1" *) 
  (* LC_PROBE503_IS_DATA = "1'b0" *) 
  (* LC_PROBE503_IS_TRIG = "1'b0" *) 
  (* LC_PROBE503_MU_CNT = "1" *) 
  (* LC_PROBE503_PID = "16'b0000000111110111" *) 
  (* LC_PROBE503_TYPE = "1" *) 
  (* LC_PROBE503_WIDTH = "1" *) 
  (* LC_PROBE504_IS_DATA = "1'b0" *) 
  (* LC_PROBE504_IS_TRIG = "1'b0" *) 
  (* LC_PROBE504_MU_CNT = "1" *) 
  (* LC_PROBE504_PID = "16'b0000000111111000" *) 
  (* LC_PROBE504_TYPE = "1" *) 
  (* LC_PROBE504_WIDTH = "1" *) 
  (* LC_PROBE505_IS_DATA = "1'b0" *) 
  (* LC_PROBE505_IS_TRIG = "1'b0" *) 
  (* LC_PROBE505_MU_CNT = "1" *) 
  (* LC_PROBE505_PID = "16'b0000000111111001" *) 
  (* LC_PROBE505_TYPE = "1" *) 
  (* LC_PROBE505_WIDTH = "1" *) 
  (* LC_PROBE506_IS_DATA = "1'b0" *) 
  (* LC_PROBE506_IS_TRIG = "1'b0" *) 
  (* LC_PROBE506_MU_CNT = "1" *) 
  (* LC_PROBE506_PID = "16'b0000000111111010" *) 
  (* LC_PROBE506_TYPE = "1" *) 
  (* LC_PROBE506_WIDTH = "1" *) 
  (* LC_PROBE507_IS_DATA = "1'b0" *) 
  (* LC_PROBE507_IS_TRIG = "1'b0" *) 
  (* LC_PROBE507_MU_CNT = "1" *) 
  (* LC_PROBE507_PID = "16'b0000000111111011" *) 
  (* LC_PROBE507_TYPE = "1" *) 
  (* LC_PROBE507_WIDTH = "1" *) 
  (* LC_PROBE508_IS_DATA = "1'b0" *) 
  (* LC_PROBE508_IS_TRIG = "1'b0" *) 
  (* LC_PROBE508_MU_CNT = "1" *) 
  (* LC_PROBE508_PID = "16'b0000000111111100" *) 
  (* LC_PROBE508_TYPE = "1" *) 
  (* LC_PROBE508_WIDTH = "1" *) 
  (* LC_PROBE509_IS_DATA = "1'b0" *) 
  (* LC_PROBE509_IS_TRIG = "1'b0" *) 
  (* LC_PROBE509_MU_CNT = "1" *) 
  (* LC_PROBE509_PID = "16'b0000000111111101" *) 
  (* LC_PROBE509_TYPE = "1" *) 
  (* LC_PROBE509_WIDTH = "1" *) 
  (* LC_PROBE50_IS_DATA = "1'b0" *) 
  (* LC_PROBE50_IS_TRIG = "1'b0" *) 
  (* LC_PROBE50_MU_CNT = "1" *) 
  (* LC_PROBE50_PID = "16'b0000000000110010" *) 
  (* LC_PROBE50_TYPE = "1" *) 
  (* LC_PROBE50_WIDTH = "1" *) 
  (* LC_PROBE510_IS_DATA = "1'b0" *) 
  (* LC_PROBE510_IS_TRIG = "1'b0" *) 
  (* LC_PROBE510_MU_CNT = "1" *) 
  (* LC_PROBE510_PID = "16'b0000000111111110" *) 
  (* LC_PROBE510_TYPE = "1" *) 
  (* LC_PROBE510_WIDTH = "1" *) 
  (* LC_PROBE511_IS_DATA = "1'b0" *) 
  (* LC_PROBE511_IS_TRIG = "1'b0" *) 
  (* LC_PROBE511_MU_CNT = "1" *) 
  (* LC_PROBE511_PID = "16'b0000000111111111" *) 
  (* LC_PROBE511_TYPE = "1" *) 
  (* LC_PROBE511_WIDTH = "1" *) 
  (* LC_PROBE512_IS_DATA = "1'b0" *) 
  (* LC_PROBE512_IS_TRIG = "1'b0" *) 
  (* LC_PROBE512_MU_CNT = "1" *) 
  (* LC_PROBE512_PID = "16'b0000001000000000" *) 
  (* LC_PROBE512_TYPE = "1" *) 
  (* LC_PROBE512_WIDTH = "1" *) 
  (* LC_PROBE513_IS_DATA = "1'b0" *) 
  (* LC_PROBE513_IS_TRIG = "1'b0" *) 
  (* LC_PROBE513_MU_CNT = "1" *) 
  (* LC_PROBE513_PID = "16'b0000001000000001" *) 
  (* LC_PROBE513_TYPE = "1" *) 
  (* LC_PROBE513_WIDTH = "1" *) 
  (* LC_PROBE514_IS_DATA = "1'b0" *) 
  (* LC_PROBE514_IS_TRIG = "1'b0" *) 
  (* LC_PROBE514_MU_CNT = "1" *) 
  (* LC_PROBE514_PID = "16'b0000001000000010" *) 
  (* LC_PROBE514_TYPE = "1" *) 
  (* LC_PROBE514_WIDTH = "1" *) 
  (* LC_PROBE515_IS_DATA = "1'b0" *) 
  (* LC_PROBE515_IS_TRIG = "1'b0" *) 
  (* LC_PROBE515_MU_CNT = "1" *) 
  (* LC_PROBE515_PID = "16'b0000001000000011" *) 
  (* LC_PROBE515_TYPE = "1" *) 
  (* LC_PROBE515_WIDTH = "1" *) 
  (* LC_PROBE516_IS_DATA = "1'b0" *) 
  (* LC_PROBE516_IS_TRIG = "1'b0" *) 
  (* LC_PROBE516_MU_CNT = "1" *) 
  (* LC_PROBE516_PID = "16'b0000001000000100" *) 
  (* LC_PROBE516_TYPE = "1" *) 
  (* LC_PROBE516_WIDTH = "1" *) 
  (* LC_PROBE517_IS_DATA = "1'b0" *) 
  (* LC_PROBE517_IS_TRIG = "1'b0" *) 
  (* LC_PROBE517_MU_CNT = "1" *) 
  (* LC_PROBE517_PID = "16'b0000001000000101" *) 
  (* LC_PROBE517_TYPE = "1" *) 
  (* LC_PROBE517_WIDTH = "1" *) 
  (* LC_PROBE518_IS_DATA = "1'b0" *) 
  (* LC_PROBE518_IS_TRIG = "1'b0" *) 
  (* LC_PROBE518_MU_CNT = "1" *) 
  (* LC_PROBE518_PID = "16'b0000001000000110" *) 
  (* LC_PROBE518_TYPE = "1" *) 
  (* LC_PROBE518_WIDTH = "1" *) 
  (* LC_PROBE519_IS_DATA = "1'b0" *) 
  (* LC_PROBE519_IS_TRIG = "1'b0" *) 
  (* LC_PROBE519_MU_CNT = "1" *) 
  (* LC_PROBE519_PID = "16'b0000001000000111" *) 
  (* LC_PROBE519_TYPE = "1" *) 
  (* LC_PROBE519_WIDTH = "1" *) 
  (* LC_PROBE51_IS_DATA = "1'b0" *) 
  (* LC_PROBE51_IS_TRIG = "1'b0" *) 
  (* LC_PROBE51_MU_CNT = "1" *) 
  (* LC_PROBE51_PID = "16'b0000000000110011" *) 
  (* LC_PROBE51_TYPE = "1" *) 
  (* LC_PROBE51_WIDTH = "1" *) 
  (* LC_PROBE520_IS_DATA = "1'b0" *) 
  (* LC_PROBE520_IS_TRIG = "1'b0" *) 
  (* LC_PROBE520_MU_CNT = "1" *) 
  (* LC_PROBE520_PID = "16'b0000001000001000" *) 
  (* LC_PROBE520_TYPE = "1" *) 
  (* LC_PROBE520_WIDTH = "1" *) 
  (* LC_PROBE521_IS_DATA = "1'b0" *) 
  (* LC_PROBE521_IS_TRIG = "1'b0" *) 
  (* LC_PROBE521_MU_CNT = "1" *) 
  (* LC_PROBE521_PID = "16'b0000001000001001" *) 
  (* LC_PROBE521_TYPE = "1" *) 
  (* LC_PROBE521_WIDTH = "1" *) 
  (* LC_PROBE522_IS_DATA = "1'b0" *) 
  (* LC_PROBE522_IS_TRIG = "1'b0" *) 
  (* LC_PROBE522_MU_CNT = "1" *) 
  (* LC_PROBE522_PID = "16'b0000001000001010" *) 
  (* LC_PROBE522_TYPE = "1" *) 
  (* LC_PROBE522_WIDTH = "1" *) 
  (* LC_PROBE523_IS_DATA = "1'b0" *) 
  (* LC_PROBE523_IS_TRIG = "1'b0" *) 
  (* LC_PROBE523_MU_CNT = "1" *) 
  (* LC_PROBE523_PID = "16'b0000001000001011" *) 
  (* LC_PROBE523_TYPE = "1" *) 
  (* LC_PROBE523_WIDTH = "1" *) 
  (* LC_PROBE524_IS_DATA = "1'b0" *) 
  (* LC_PROBE524_IS_TRIG = "1'b0" *) 
  (* LC_PROBE524_MU_CNT = "1" *) 
  (* LC_PROBE524_PID = "16'b0000001000001100" *) 
  (* LC_PROBE524_TYPE = "1" *) 
  (* LC_PROBE524_WIDTH = "1" *) 
  (* LC_PROBE525_IS_DATA = "1'b0" *) 
  (* LC_PROBE525_IS_TRIG = "1'b0" *) 
  (* LC_PROBE525_MU_CNT = "1" *) 
  (* LC_PROBE525_PID = "16'b0000001000001101" *) 
  (* LC_PROBE525_TYPE = "1" *) 
  (* LC_PROBE525_WIDTH = "1" *) 
  (* LC_PROBE526_IS_DATA = "1'b0" *) 
  (* LC_PROBE526_IS_TRIG = "1'b0" *) 
  (* LC_PROBE526_MU_CNT = "1" *) 
  (* LC_PROBE526_PID = "16'b0000001000001110" *) 
  (* LC_PROBE526_TYPE = "1" *) 
  (* LC_PROBE526_WIDTH = "1" *) 
  (* LC_PROBE527_IS_DATA = "1'b0" *) 
  (* LC_PROBE527_IS_TRIG = "1'b0" *) 
  (* LC_PROBE527_MU_CNT = "1" *) 
  (* LC_PROBE527_PID = "16'b0000001000001111" *) 
  (* LC_PROBE527_TYPE = "1" *) 
  (* LC_PROBE527_WIDTH = "1" *) 
  (* LC_PROBE528_IS_DATA = "1'b0" *) 
  (* LC_PROBE528_IS_TRIG = "1'b0" *) 
  (* LC_PROBE528_MU_CNT = "1" *) 
  (* LC_PROBE528_PID = "16'b0000001000010000" *) 
  (* LC_PROBE528_TYPE = "1" *) 
  (* LC_PROBE528_WIDTH = "1" *) 
  (* LC_PROBE529_IS_DATA = "1'b0" *) 
  (* LC_PROBE529_IS_TRIG = "1'b0" *) 
  (* LC_PROBE529_MU_CNT = "1" *) 
  (* LC_PROBE529_PID = "16'b0000001000010001" *) 
  (* LC_PROBE529_TYPE = "1" *) 
  (* LC_PROBE529_WIDTH = "1" *) 
  (* LC_PROBE52_IS_DATA = "1'b0" *) 
  (* LC_PROBE52_IS_TRIG = "1'b0" *) 
  (* LC_PROBE52_MU_CNT = "1" *) 
  (* LC_PROBE52_PID = "16'b0000000000110100" *) 
  (* LC_PROBE52_TYPE = "1" *) 
  (* LC_PROBE52_WIDTH = "1" *) 
  (* LC_PROBE530_IS_DATA = "1'b0" *) 
  (* LC_PROBE530_IS_TRIG = "1'b0" *) 
  (* LC_PROBE530_MU_CNT = "1" *) 
  (* LC_PROBE530_PID = "16'b0000001000010010" *) 
  (* LC_PROBE530_TYPE = "1" *) 
  (* LC_PROBE530_WIDTH = "1" *) 
  (* LC_PROBE531_IS_DATA = "1'b0" *) 
  (* LC_PROBE531_IS_TRIG = "1'b0" *) 
  (* LC_PROBE531_MU_CNT = "1" *) 
  (* LC_PROBE531_PID = "16'b0000001000010011" *) 
  (* LC_PROBE531_TYPE = "1" *) 
  (* LC_PROBE531_WIDTH = "1" *) 
  (* LC_PROBE532_IS_DATA = "1'b0" *) 
  (* LC_PROBE532_IS_TRIG = "1'b0" *) 
  (* LC_PROBE532_MU_CNT = "1" *) 
  (* LC_PROBE532_PID = "16'b0000001000010100" *) 
  (* LC_PROBE532_TYPE = "1" *) 
  (* LC_PROBE532_WIDTH = "1" *) 
  (* LC_PROBE533_IS_DATA = "1'b0" *) 
  (* LC_PROBE533_IS_TRIG = "1'b0" *) 
  (* LC_PROBE533_MU_CNT = "1" *) 
  (* LC_PROBE533_PID = "16'b0000001000010101" *) 
  (* LC_PROBE533_TYPE = "1" *) 
  (* LC_PROBE533_WIDTH = "1" *) 
  (* LC_PROBE534_IS_DATA = "1'b0" *) 
  (* LC_PROBE534_IS_TRIG = "1'b0" *) 
  (* LC_PROBE534_MU_CNT = "1" *) 
  (* LC_PROBE534_PID = "16'b0000001000010110" *) 
  (* LC_PROBE534_TYPE = "1" *) 
  (* LC_PROBE534_WIDTH = "1" *) 
  (* LC_PROBE535_IS_DATA = "1'b0" *) 
  (* LC_PROBE535_IS_TRIG = "1'b0" *) 
  (* LC_PROBE535_MU_CNT = "1" *) 
  (* LC_PROBE535_PID = "16'b0000001000010111" *) 
  (* LC_PROBE535_TYPE = "1" *) 
  (* LC_PROBE535_WIDTH = "1" *) 
  (* LC_PROBE536_IS_DATA = "1'b0" *) 
  (* LC_PROBE536_IS_TRIG = "1'b0" *) 
  (* LC_PROBE536_MU_CNT = "1" *) 
  (* LC_PROBE536_PID = "16'b0000001000011000" *) 
  (* LC_PROBE536_TYPE = "1" *) 
  (* LC_PROBE536_WIDTH = "1" *) 
  (* LC_PROBE537_IS_DATA = "1'b0" *) 
  (* LC_PROBE537_IS_TRIG = "1'b0" *) 
  (* LC_PROBE537_MU_CNT = "1" *) 
  (* LC_PROBE537_PID = "16'b0000001000011001" *) 
  (* LC_PROBE537_TYPE = "1" *) 
  (* LC_PROBE537_WIDTH = "1" *) 
  (* LC_PROBE538_IS_DATA = "1'b0" *) 
  (* LC_PROBE538_IS_TRIG = "1'b0" *) 
  (* LC_PROBE538_MU_CNT = "1" *) 
  (* LC_PROBE538_PID = "16'b0000001000011010" *) 
  (* LC_PROBE538_TYPE = "1" *) 
  (* LC_PROBE538_WIDTH = "1" *) 
  (* LC_PROBE539_IS_DATA = "1'b0" *) 
  (* LC_PROBE539_IS_TRIG = "1'b0" *) 
  (* LC_PROBE539_MU_CNT = "1" *) 
  (* LC_PROBE539_PID = "16'b0000001000011011" *) 
  (* LC_PROBE539_TYPE = "1" *) 
  (* LC_PROBE539_WIDTH = "1" *) 
  (* LC_PROBE53_IS_DATA = "1'b0" *) 
  (* LC_PROBE53_IS_TRIG = "1'b0" *) 
  (* LC_PROBE53_MU_CNT = "1" *) 
  (* LC_PROBE53_PID = "16'b0000000000110101" *) 
  (* LC_PROBE53_TYPE = "1" *) 
  (* LC_PROBE53_WIDTH = "1" *) 
  (* LC_PROBE540_IS_DATA = "1'b0" *) 
  (* LC_PROBE540_IS_TRIG = "1'b0" *) 
  (* LC_PROBE540_MU_CNT = "1" *) 
  (* LC_PROBE540_PID = "16'b0000001000011100" *) 
  (* LC_PROBE540_TYPE = "1" *) 
  (* LC_PROBE540_WIDTH = "1" *) 
  (* LC_PROBE541_IS_DATA = "1'b0" *) 
  (* LC_PROBE541_IS_TRIG = "1'b0" *) 
  (* LC_PROBE541_MU_CNT = "1" *) 
  (* LC_PROBE541_PID = "16'b0000001000011101" *) 
  (* LC_PROBE541_TYPE = "1" *) 
  (* LC_PROBE541_WIDTH = "1" *) 
  (* LC_PROBE542_IS_DATA = "1'b0" *) 
  (* LC_PROBE542_IS_TRIG = "1'b0" *) 
  (* LC_PROBE542_MU_CNT = "1" *) 
  (* LC_PROBE542_PID = "16'b0000001000011110" *) 
  (* LC_PROBE542_TYPE = "1" *) 
  (* LC_PROBE542_WIDTH = "1" *) 
  (* LC_PROBE543_IS_DATA = "1'b0" *) 
  (* LC_PROBE543_IS_TRIG = "1'b0" *) 
  (* LC_PROBE543_MU_CNT = "1" *) 
  (* LC_PROBE543_PID = "16'b0000001000011111" *) 
  (* LC_PROBE543_TYPE = "1" *) 
  (* LC_PROBE543_WIDTH = "1" *) 
  (* LC_PROBE544_IS_DATA = "1'b0" *) 
  (* LC_PROBE544_IS_TRIG = "1'b0" *) 
  (* LC_PROBE544_MU_CNT = "1" *) 
  (* LC_PROBE544_PID = "16'b0000001000100000" *) 
  (* LC_PROBE544_TYPE = "1" *) 
  (* LC_PROBE544_WIDTH = "1" *) 
  (* LC_PROBE545_IS_DATA = "1'b0" *) 
  (* LC_PROBE545_IS_TRIG = "1'b0" *) 
  (* LC_PROBE545_MU_CNT = "1" *) 
  (* LC_PROBE545_PID = "16'b0000001000100001" *) 
  (* LC_PROBE545_TYPE = "1" *) 
  (* LC_PROBE545_WIDTH = "1" *) 
  (* LC_PROBE546_IS_DATA = "1'b0" *) 
  (* LC_PROBE546_IS_TRIG = "1'b0" *) 
  (* LC_PROBE546_MU_CNT = "1" *) 
  (* LC_PROBE546_PID = "16'b0000001000100010" *) 
  (* LC_PROBE546_TYPE = "1" *) 
  (* LC_PROBE546_WIDTH = "1" *) 
  (* LC_PROBE547_IS_DATA = "1'b0" *) 
  (* LC_PROBE547_IS_TRIG = "1'b0" *) 
  (* LC_PROBE547_MU_CNT = "1" *) 
  (* LC_PROBE547_PID = "16'b0000001000100011" *) 
  (* LC_PROBE547_TYPE = "1" *) 
  (* LC_PROBE547_WIDTH = "1" *) 
  (* LC_PROBE548_IS_DATA = "1'b0" *) 
  (* LC_PROBE548_IS_TRIG = "1'b0" *) 
  (* LC_PROBE548_MU_CNT = "1" *) 
  (* LC_PROBE548_PID = "16'b0000001000100100" *) 
  (* LC_PROBE548_TYPE = "1" *) 
  (* LC_PROBE548_WIDTH = "1" *) 
  (* LC_PROBE549_IS_DATA = "1'b0" *) 
  (* LC_PROBE549_IS_TRIG = "1'b0" *) 
  (* LC_PROBE549_MU_CNT = "1" *) 
  (* LC_PROBE549_PID = "16'b0000001000100101" *) 
  (* LC_PROBE549_TYPE = "1" *) 
  (* LC_PROBE549_WIDTH = "1" *) 
  (* LC_PROBE54_IS_DATA = "1'b0" *) 
  (* LC_PROBE54_IS_TRIG = "1'b0" *) 
  (* LC_PROBE54_MU_CNT = "1" *) 
  (* LC_PROBE54_PID = "16'b0000000000110110" *) 
  (* LC_PROBE54_TYPE = "1" *) 
  (* LC_PROBE54_WIDTH = "1" *) 
  (* LC_PROBE550_IS_DATA = "1'b0" *) 
  (* LC_PROBE550_IS_TRIG = "1'b0" *) 
  (* LC_PROBE550_MU_CNT = "1" *) 
  (* LC_PROBE550_PID = "16'b0000001000100110" *) 
  (* LC_PROBE550_TYPE = "1" *) 
  (* LC_PROBE550_WIDTH = "1" *) 
  (* LC_PROBE551_IS_DATA = "1'b0" *) 
  (* LC_PROBE551_IS_TRIG = "1'b0" *) 
  (* LC_PROBE551_MU_CNT = "1" *) 
  (* LC_PROBE551_PID = "16'b0000001000100111" *) 
  (* LC_PROBE551_TYPE = "1" *) 
  (* LC_PROBE551_WIDTH = "1" *) 
  (* LC_PROBE552_IS_DATA = "1'b0" *) 
  (* LC_PROBE552_IS_TRIG = "1'b0" *) 
  (* LC_PROBE552_MU_CNT = "1" *) 
  (* LC_PROBE552_PID = "16'b0000001000101000" *) 
  (* LC_PROBE552_TYPE = "1" *) 
  (* LC_PROBE552_WIDTH = "1" *) 
  (* LC_PROBE553_IS_DATA = "1'b0" *) 
  (* LC_PROBE553_IS_TRIG = "1'b0" *) 
  (* LC_PROBE553_MU_CNT = "1" *) 
  (* LC_PROBE553_PID = "16'b0000001000101001" *) 
  (* LC_PROBE553_TYPE = "1" *) 
  (* LC_PROBE553_WIDTH = "1" *) 
  (* LC_PROBE554_IS_DATA = "1'b0" *) 
  (* LC_PROBE554_IS_TRIG = "1'b0" *) 
  (* LC_PROBE554_MU_CNT = "1" *) 
  (* LC_PROBE554_PID = "16'b0000001000101010" *) 
  (* LC_PROBE554_TYPE = "1" *) 
  (* LC_PROBE554_WIDTH = "1" *) 
  (* LC_PROBE555_IS_DATA = "1'b0" *) 
  (* LC_PROBE555_IS_TRIG = "1'b0" *) 
  (* LC_PROBE555_MU_CNT = "1" *) 
  (* LC_PROBE555_PID = "16'b0000001000101011" *) 
  (* LC_PROBE555_TYPE = "1" *) 
  (* LC_PROBE555_WIDTH = "1" *) 
  (* LC_PROBE556_IS_DATA = "1'b0" *) 
  (* LC_PROBE556_IS_TRIG = "1'b0" *) 
  (* LC_PROBE556_MU_CNT = "1" *) 
  (* LC_PROBE556_PID = "16'b0000001000101100" *) 
  (* LC_PROBE556_TYPE = "1" *) 
  (* LC_PROBE556_WIDTH = "1" *) 
  (* LC_PROBE557_IS_DATA = "1'b0" *) 
  (* LC_PROBE557_IS_TRIG = "1'b0" *) 
  (* LC_PROBE557_MU_CNT = "1" *) 
  (* LC_PROBE557_PID = "16'b0000001000101101" *) 
  (* LC_PROBE557_TYPE = "1" *) 
  (* LC_PROBE557_WIDTH = "1" *) 
  (* LC_PROBE558_IS_DATA = "1'b0" *) 
  (* LC_PROBE558_IS_TRIG = "1'b0" *) 
  (* LC_PROBE558_MU_CNT = "1" *) 
  (* LC_PROBE558_PID = "16'b0000001000101110" *) 
  (* LC_PROBE558_TYPE = "1" *) 
  (* LC_PROBE558_WIDTH = "1" *) 
  (* LC_PROBE559_IS_DATA = "1'b0" *) 
  (* LC_PROBE559_IS_TRIG = "1'b0" *) 
  (* LC_PROBE559_MU_CNT = "1" *) 
  (* LC_PROBE559_PID = "16'b0000001000101111" *) 
  (* LC_PROBE559_TYPE = "1" *) 
  (* LC_PROBE559_WIDTH = "1" *) 
  (* LC_PROBE55_IS_DATA = "1'b0" *) 
  (* LC_PROBE55_IS_TRIG = "1'b0" *) 
  (* LC_PROBE55_MU_CNT = "1" *) 
  (* LC_PROBE55_PID = "16'b0000000000110111" *) 
  (* LC_PROBE55_TYPE = "1" *) 
  (* LC_PROBE55_WIDTH = "1" *) 
  (* LC_PROBE560_IS_DATA = "1'b0" *) 
  (* LC_PROBE560_IS_TRIG = "1'b0" *) 
  (* LC_PROBE560_MU_CNT = "1" *) 
  (* LC_PROBE560_PID = "16'b0000001000110000" *) 
  (* LC_PROBE560_TYPE = "1" *) 
  (* LC_PROBE560_WIDTH = "1" *) 
  (* LC_PROBE561_IS_DATA = "1'b0" *) 
  (* LC_PROBE561_IS_TRIG = "1'b0" *) 
  (* LC_PROBE561_MU_CNT = "1" *) 
  (* LC_PROBE561_PID = "16'b0000001000110001" *) 
  (* LC_PROBE561_TYPE = "1" *) 
  (* LC_PROBE561_WIDTH = "1" *) 
  (* LC_PROBE562_IS_DATA = "1'b0" *) 
  (* LC_PROBE562_IS_TRIG = "1'b0" *) 
  (* LC_PROBE562_MU_CNT = "1" *) 
  (* LC_PROBE562_PID = "16'b0000001000110010" *) 
  (* LC_PROBE562_TYPE = "1" *) 
  (* LC_PROBE562_WIDTH = "1" *) 
  (* LC_PROBE563_IS_DATA = "1'b0" *) 
  (* LC_PROBE563_IS_TRIG = "1'b0" *) 
  (* LC_PROBE563_MU_CNT = "1" *) 
  (* LC_PROBE563_PID = "16'b0000001000110011" *) 
  (* LC_PROBE563_TYPE = "1" *) 
  (* LC_PROBE563_WIDTH = "1" *) 
  (* LC_PROBE564_IS_DATA = "1'b0" *) 
  (* LC_PROBE564_IS_TRIG = "1'b0" *) 
  (* LC_PROBE564_MU_CNT = "1" *) 
  (* LC_PROBE564_PID = "16'b0000001000110100" *) 
  (* LC_PROBE564_TYPE = "1" *) 
  (* LC_PROBE564_WIDTH = "1" *) 
  (* LC_PROBE565_IS_DATA = "1'b0" *) 
  (* LC_PROBE565_IS_TRIG = "1'b0" *) 
  (* LC_PROBE565_MU_CNT = "1" *) 
  (* LC_PROBE565_PID = "16'b0000001000110101" *) 
  (* LC_PROBE565_TYPE = "1" *) 
  (* LC_PROBE565_WIDTH = "1" *) 
  (* LC_PROBE566_IS_DATA = "1'b0" *) 
  (* LC_PROBE566_IS_TRIG = "1'b0" *) 
  (* LC_PROBE566_MU_CNT = "1" *) 
  (* LC_PROBE566_PID = "16'b0000001000110110" *) 
  (* LC_PROBE566_TYPE = "1" *) 
  (* LC_PROBE566_WIDTH = "1" *) 
  (* LC_PROBE567_IS_DATA = "1'b0" *) 
  (* LC_PROBE567_IS_TRIG = "1'b0" *) 
  (* LC_PROBE567_MU_CNT = "1" *) 
  (* LC_PROBE567_PID = "16'b0000001000110111" *) 
  (* LC_PROBE567_TYPE = "1" *) 
  (* LC_PROBE567_WIDTH = "1" *) 
  (* LC_PROBE568_IS_DATA = "1'b0" *) 
  (* LC_PROBE568_IS_TRIG = "1'b0" *) 
  (* LC_PROBE568_MU_CNT = "1" *) 
  (* LC_PROBE568_PID = "16'b0000001000111000" *) 
  (* LC_PROBE568_TYPE = "1" *) 
  (* LC_PROBE568_WIDTH = "1" *) 
  (* LC_PROBE569_IS_DATA = "1'b0" *) 
  (* LC_PROBE569_IS_TRIG = "1'b0" *) 
  (* LC_PROBE569_MU_CNT = "1" *) 
  (* LC_PROBE569_PID = "16'b0000001000111001" *) 
  (* LC_PROBE569_TYPE = "1" *) 
  (* LC_PROBE569_WIDTH = "1" *) 
  (* LC_PROBE56_IS_DATA = "1'b0" *) 
  (* LC_PROBE56_IS_TRIG = "1'b0" *) 
  (* LC_PROBE56_MU_CNT = "1" *) 
  (* LC_PROBE56_PID = "16'b0000000000111000" *) 
  (* LC_PROBE56_TYPE = "1" *) 
  (* LC_PROBE56_WIDTH = "1" *) 
  (* LC_PROBE570_IS_DATA = "1'b0" *) 
  (* LC_PROBE570_IS_TRIG = "1'b0" *) 
  (* LC_PROBE570_MU_CNT = "1" *) 
  (* LC_PROBE570_PID = "16'b0000001000111010" *) 
  (* LC_PROBE570_TYPE = "1" *) 
  (* LC_PROBE570_WIDTH = "1" *) 
  (* LC_PROBE571_IS_DATA = "1'b0" *) 
  (* LC_PROBE571_IS_TRIG = "1'b0" *) 
  (* LC_PROBE571_MU_CNT = "1" *) 
  (* LC_PROBE571_PID = "16'b0000001000111011" *) 
  (* LC_PROBE571_TYPE = "1" *) 
  (* LC_PROBE571_WIDTH = "1" *) 
  (* LC_PROBE572_IS_DATA = "1'b0" *) 
  (* LC_PROBE572_IS_TRIG = "1'b0" *) 
  (* LC_PROBE572_MU_CNT = "1" *) 
  (* LC_PROBE572_PID = "16'b0000001000111100" *) 
  (* LC_PROBE572_TYPE = "1" *) 
  (* LC_PROBE572_WIDTH = "1" *) 
  (* LC_PROBE573_IS_DATA = "1'b0" *) 
  (* LC_PROBE573_IS_TRIG = "1'b0" *) 
  (* LC_PROBE573_MU_CNT = "1" *) 
  (* LC_PROBE573_PID = "16'b0000001000111101" *) 
  (* LC_PROBE573_TYPE = "1" *) 
  (* LC_PROBE573_WIDTH = "1" *) 
  (* LC_PROBE574_IS_DATA = "1'b0" *) 
  (* LC_PROBE574_IS_TRIG = "1'b0" *) 
  (* LC_PROBE574_MU_CNT = "1" *) 
  (* LC_PROBE574_PID = "16'b0000001000111110" *) 
  (* LC_PROBE574_TYPE = "1" *) 
  (* LC_PROBE574_WIDTH = "1" *) 
  (* LC_PROBE575_IS_DATA = "1'b0" *) 
  (* LC_PROBE575_IS_TRIG = "1'b0" *) 
  (* LC_PROBE575_MU_CNT = "1" *) 
  (* LC_PROBE575_PID = "16'b0000001000111111" *) 
  (* LC_PROBE575_TYPE = "1" *) 
  (* LC_PROBE575_WIDTH = "1" *) 
  (* LC_PROBE576_IS_DATA = "1'b0" *) 
  (* LC_PROBE576_IS_TRIG = "1'b0" *) 
  (* LC_PROBE576_MU_CNT = "1" *) 
  (* LC_PROBE576_PID = "16'b0000001001000000" *) 
  (* LC_PROBE576_TYPE = "1" *) 
  (* LC_PROBE576_WIDTH = "1" *) 
  (* LC_PROBE577_IS_DATA = "1'b0" *) 
  (* LC_PROBE577_IS_TRIG = "1'b0" *) 
  (* LC_PROBE577_MU_CNT = "1" *) 
  (* LC_PROBE577_PID = "16'b0000001001000001" *) 
  (* LC_PROBE577_TYPE = "1" *) 
  (* LC_PROBE577_WIDTH = "1" *) 
  (* LC_PROBE578_IS_DATA = "1'b0" *) 
  (* LC_PROBE578_IS_TRIG = "1'b0" *) 
  (* LC_PROBE578_MU_CNT = "1" *) 
  (* LC_PROBE578_PID = "16'b0000001001000010" *) 
  (* LC_PROBE578_TYPE = "1" *) 
  (* LC_PROBE578_WIDTH = "1" *) 
  (* LC_PROBE579_IS_DATA = "1'b0" *) 
  (* LC_PROBE579_IS_TRIG = "1'b0" *) 
  (* LC_PROBE579_MU_CNT = "1" *) 
  (* LC_PROBE579_PID = "16'b0000001001000011" *) 
  (* LC_PROBE579_TYPE = "1" *) 
  (* LC_PROBE579_WIDTH = "1" *) 
  (* LC_PROBE57_IS_DATA = "1'b0" *) 
  (* LC_PROBE57_IS_TRIG = "1'b0" *) 
  (* LC_PROBE57_MU_CNT = "1" *) 
  (* LC_PROBE57_PID = "16'b0000000000111001" *) 
  (* LC_PROBE57_TYPE = "1" *) 
  (* LC_PROBE57_WIDTH = "1" *) 
  (* LC_PROBE580_IS_DATA = "1'b0" *) 
  (* LC_PROBE580_IS_TRIG = "1'b0" *) 
  (* LC_PROBE580_MU_CNT = "1" *) 
  (* LC_PROBE580_PID = "16'b0000001001000100" *) 
  (* LC_PROBE580_TYPE = "1" *) 
  (* LC_PROBE580_WIDTH = "1" *) 
  (* LC_PROBE581_IS_DATA = "1'b0" *) 
  (* LC_PROBE581_IS_TRIG = "1'b0" *) 
  (* LC_PROBE581_MU_CNT = "1" *) 
  (* LC_PROBE581_PID = "16'b0000001001000101" *) 
  (* LC_PROBE581_TYPE = "1" *) 
  (* LC_PROBE581_WIDTH = "1" *) 
  (* LC_PROBE582_IS_DATA = "1'b0" *) 
  (* LC_PROBE582_IS_TRIG = "1'b0" *) 
  (* LC_PROBE582_MU_CNT = "1" *) 
  (* LC_PROBE582_PID = "16'b0000001001000110" *) 
  (* LC_PROBE582_TYPE = "1" *) 
  (* LC_PROBE582_WIDTH = "1" *) 
  (* LC_PROBE583_IS_DATA = "1'b0" *) 
  (* LC_PROBE583_IS_TRIG = "1'b0" *) 
  (* LC_PROBE583_MU_CNT = "1" *) 
  (* LC_PROBE583_PID = "16'b0000001001000111" *) 
  (* LC_PROBE583_TYPE = "1" *) 
  (* LC_PROBE583_WIDTH = "1" *) 
  (* LC_PROBE584_IS_DATA = "1'b0" *) 
  (* LC_PROBE584_IS_TRIG = "1'b0" *) 
  (* LC_PROBE584_MU_CNT = "1" *) 
  (* LC_PROBE584_PID = "16'b0000001001001000" *) 
  (* LC_PROBE584_TYPE = "1" *) 
  (* LC_PROBE584_WIDTH = "1" *) 
  (* LC_PROBE585_IS_DATA = "1'b0" *) 
  (* LC_PROBE585_IS_TRIG = "1'b0" *) 
  (* LC_PROBE585_MU_CNT = "1" *) 
  (* LC_PROBE585_PID = "16'b0000001001001001" *) 
  (* LC_PROBE585_TYPE = "1" *) 
  (* LC_PROBE585_WIDTH = "1" *) 
  (* LC_PROBE586_IS_DATA = "1'b0" *) 
  (* LC_PROBE586_IS_TRIG = "1'b0" *) 
  (* LC_PROBE586_MU_CNT = "1" *) 
  (* LC_PROBE586_PID = "16'b0000001001001010" *) 
  (* LC_PROBE586_TYPE = "1" *) 
  (* LC_PROBE586_WIDTH = "1" *) 
  (* LC_PROBE587_IS_DATA = "1'b0" *) 
  (* LC_PROBE587_IS_TRIG = "1'b0" *) 
  (* LC_PROBE587_MU_CNT = "1" *) 
  (* LC_PROBE587_PID = "16'b0000001001001011" *) 
  (* LC_PROBE587_TYPE = "1" *) 
  (* LC_PROBE587_WIDTH = "1" *) 
  (* LC_PROBE588_IS_DATA = "1'b0" *) 
  (* LC_PROBE588_IS_TRIG = "1'b0" *) 
  (* LC_PROBE588_MU_CNT = "1" *) 
  (* LC_PROBE588_PID = "16'b0000001001001100" *) 
  (* LC_PROBE588_TYPE = "1" *) 
  (* LC_PROBE588_WIDTH = "1" *) 
  (* LC_PROBE589_IS_DATA = "1'b0" *) 
  (* LC_PROBE589_IS_TRIG = "1'b0" *) 
  (* LC_PROBE589_MU_CNT = "1" *) 
  (* LC_PROBE589_PID = "16'b0000001001001101" *) 
  (* LC_PROBE589_TYPE = "1" *) 
  (* LC_PROBE589_WIDTH = "1" *) 
  (* LC_PROBE58_IS_DATA = "1'b0" *) 
  (* LC_PROBE58_IS_TRIG = "1'b0" *) 
  (* LC_PROBE58_MU_CNT = "1" *) 
  (* LC_PROBE58_PID = "16'b0000000000111010" *) 
  (* LC_PROBE58_TYPE = "1" *) 
  (* LC_PROBE58_WIDTH = "1" *) 
  (* LC_PROBE590_IS_DATA = "1'b0" *) 
  (* LC_PROBE590_IS_TRIG = "1'b0" *) 
  (* LC_PROBE590_MU_CNT = "1" *) 
  (* LC_PROBE590_PID = "16'b0000001001001110" *) 
  (* LC_PROBE590_TYPE = "1" *) 
  (* LC_PROBE590_WIDTH = "1" *) 
  (* LC_PROBE591_IS_DATA = "1'b0" *) 
  (* LC_PROBE591_IS_TRIG = "1'b0" *) 
  (* LC_PROBE591_MU_CNT = "1" *) 
  (* LC_PROBE591_PID = "16'b0000001001001111" *) 
  (* LC_PROBE591_TYPE = "1" *) 
  (* LC_PROBE591_WIDTH = "1" *) 
  (* LC_PROBE592_IS_DATA = "1'b0" *) 
  (* LC_PROBE592_IS_TRIG = "1'b0" *) 
  (* LC_PROBE592_MU_CNT = "1" *) 
  (* LC_PROBE592_PID = "16'b0000001001010000" *) 
  (* LC_PROBE592_TYPE = "1" *) 
  (* LC_PROBE592_WIDTH = "1" *) 
  (* LC_PROBE593_IS_DATA = "1'b0" *) 
  (* LC_PROBE593_IS_TRIG = "1'b0" *) 
  (* LC_PROBE593_MU_CNT = "1" *) 
  (* LC_PROBE593_PID = "16'b0000001001010001" *) 
  (* LC_PROBE593_TYPE = "1" *) 
  (* LC_PROBE593_WIDTH = "1" *) 
  (* LC_PROBE594_IS_DATA = "1'b0" *) 
  (* LC_PROBE594_IS_TRIG = "1'b0" *) 
  (* LC_PROBE594_MU_CNT = "1" *) 
  (* LC_PROBE594_PID = "16'b0000001001010010" *) 
  (* LC_PROBE594_TYPE = "1" *) 
  (* LC_PROBE594_WIDTH = "1" *) 
  (* LC_PROBE595_IS_DATA = "1'b0" *) 
  (* LC_PROBE595_IS_TRIG = "1'b0" *) 
  (* LC_PROBE595_MU_CNT = "1" *) 
  (* LC_PROBE595_PID = "16'b0000001001010011" *) 
  (* LC_PROBE595_TYPE = "1" *) 
  (* LC_PROBE595_WIDTH = "1" *) 
  (* LC_PROBE596_IS_DATA = "1'b0" *) 
  (* LC_PROBE596_IS_TRIG = "1'b0" *) 
  (* LC_PROBE596_MU_CNT = "1" *) 
  (* LC_PROBE596_PID = "16'b0000001001010100" *) 
  (* LC_PROBE596_TYPE = "1" *) 
  (* LC_PROBE596_WIDTH = "1" *) 
  (* LC_PROBE597_IS_DATA = "1'b0" *) 
  (* LC_PROBE597_IS_TRIG = "1'b0" *) 
  (* LC_PROBE597_MU_CNT = "1" *) 
  (* LC_PROBE597_PID = "16'b0000001001010101" *) 
  (* LC_PROBE597_TYPE = "1" *) 
  (* LC_PROBE597_WIDTH = "1" *) 
  (* LC_PROBE598_IS_DATA = "1'b0" *) 
  (* LC_PROBE598_IS_TRIG = "1'b0" *) 
  (* LC_PROBE598_MU_CNT = "1" *) 
  (* LC_PROBE598_PID = "16'b0000001001010110" *) 
  (* LC_PROBE598_TYPE = "1" *) 
  (* LC_PROBE598_WIDTH = "1" *) 
  (* LC_PROBE599_IS_DATA = "1'b0" *) 
  (* LC_PROBE599_IS_TRIG = "1'b0" *) 
  (* LC_PROBE599_MU_CNT = "1" *) 
  (* LC_PROBE599_PID = "16'b0000001001010111" *) 
  (* LC_PROBE599_TYPE = "1" *) 
  (* LC_PROBE599_WIDTH = "1" *) 
  (* LC_PROBE59_IS_DATA = "1'b0" *) 
  (* LC_PROBE59_IS_TRIG = "1'b0" *) 
  (* LC_PROBE59_MU_CNT = "1" *) 
  (* LC_PROBE59_PID = "16'b0000000000111011" *) 
  (* LC_PROBE59_TYPE = "1" *) 
  (* LC_PROBE59_WIDTH = "1" *) 
  (* LC_PROBE5_IS_DATA = "1'b0" *) 
  (* LC_PROBE5_IS_TRIG = "1'b0" *) 
  (* LC_PROBE5_MU_CNT = "1" *) 
  (* LC_PROBE5_PID = "16'b0000000000000101" *) 
  (* LC_PROBE5_TYPE = "1" *) 
  (* LC_PROBE5_WIDTH = "1" *) 
  (* LC_PROBE600_IS_DATA = "1'b0" *) 
  (* LC_PROBE600_IS_TRIG = "1'b0" *) 
  (* LC_PROBE600_MU_CNT = "1" *) 
  (* LC_PROBE600_PID = "16'b0000001001011000" *) 
  (* LC_PROBE600_TYPE = "1" *) 
  (* LC_PROBE600_WIDTH = "1" *) 
  (* LC_PROBE601_IS_DATA = "1'b0" *) 
  (* LC_PROBE601_IS_TRIG = "1'b0" *) 
  (* LC_PROBE601_MU_CNT = "1" *) 
  (* LC_PROBE601_PID = "16'b0000001001011001" *) 
  (* LC_PROBE601_TYPE = "1" *) 
  (* LC_PROBE601_WIDTH = "1" *) 
  (* LC_PROBE602_IS_DATA = "1'b0" *) 
  (* LC_PROBE602_IS_TRIG = "1'b0" *) 
  (* LC_PROBE602_MU_CNT = "1" *) 
  (* LC_PROBE602_PID = "16'b0000001001011010" *) 
  (* LC_PROBE602_TYPE = "1" *) 
  (* LC_PROBE602_WIDTH = "1" *) 
  (* LC_PROBE603_IS_DATA = "1'b0" *) 
  (* LC_PROBE603_IS_TRIG = "1'b0" *) 
  (* LC_PROBE603_MU_CNT = "1" *) 
  (* LC_PROBE603_PID = "16'b0000001001011011" *) 
  (* LC_PROBE603_TYPE = "1" *) 
  (* LC_PROBE603_WIDTH = "1" *) 
  (* LC_PROBE604_IS_DATA = "1'b0" *) 
  (* LC_PROBE604_IS_TRIG = "1'b0" *) 
  (* LC_PROBE604_MU_CNT = "1" *) 
  (* LC_PROBE604_PID = "16'b0000001001011100" *) 
  (* LC_PROBE604_TYPE = "1" *) 
  (* LC_PROBE604_WIDTH = "1" *) 
  (* LC_PROBE605_IS_DATA = "1'b0" *) 
  (* LC_PROBE605_IS_TRIG = "1'b0" *) 
  (* LC_PROBE605_MU_CNT = "1" *) 
  (* LC_PROBE605_PID = "16'b0000001001011101" *) 
  (* LC_PROBE605_TYPE = "1" *) 
  (* LC_PROBE605_WIDTH = "1" *) 
  (* LC_PROBE606_IS_DATA = "1'b0" *) 
  (* LC_PROBE606_IS_TRIG = "1'b0" *) 
  (* LC_PROBE606_MU_CNT = "1" *) 
  (* LC_PROBE606_PID = "16'b0000001001011110" *) 
  (* LC_PROBE606_TYPE = "1" *) 
  (* LC_PROBE606_WIDTH = "1" *) 
  (* LC_PROBE607_IS_DATA = "1'b0" *) 
  (* LC_PROBE607_IS_TRIG = "1'b0" *) 
  (* LC_PROBE607_MU_CNT = "1" *) 
  (* LC_PROBE607_PID = "16'b0000001001011111" *) 
  (* LC_PROBE607_TYPE = "1" *) 
  (* LC_PROBE607_WIDTH = "1" *) 
  (* LC_PROBE608_IS_DATA = "1'b0" *) 
  (* LC_PROBE608_IS_TRIG = "1'b0" *) 
  (* LC_PROBE608_MU_CNT = "1" *) 
  (* LC_PROBE608_PID = "16'b0000001001100000" *) 
  (* LC_PROBE608_TYPE = "1" *) 
  (* LC_PROBE608_WIDTH = "1" *) 
  (* LC_PROBE609_IS_DATA = "1'b0" *) 
  (* LC_PROBE609_IS_TRIG = "1'b0" *) 
  (* LC_PROBE609_MU_CNT = "1" *) 
  (* LC_PROBE609_PID = "16'b0000001001100001" *) 
  (* LC_PROBE609_TYPE = "1" *) 
  (* LC_PROBE609_WIDTH = "1" *) 
  (* LC_PROBE60_IS_DATA = "1'b0" *) 
  (* LC_PROBE60_IS_TRIG = "1'b0" *) 
  (* LC_PROBE60_MU_CNT = "1" *) 
  (* LC_PROBE60_PID = "16'b0000000000111100" *) 
  (* LC_PROBE60_TYPE = "1" *) 
  (* LC_PROBE60_WIDTH = "1" *) 
  (* LC_PROBE610_IS_DATA = "1'b0" *) 
  (* LC_PROBE610_IS_TRIG = "1'b0" *) 
  (* LC_PROBE610_MU_CNT = "1" *) 
  (* LC_PROBE610_PID = "16'b0000001001100010" *) 
  (* LC_PROBE610_TYPE = "1" *) 
  (* LC_PROBE610_WIDTH = "1" *) 
  (* LC_PROBE611_IS_DATA = "1'b0" *) 
  (* LC_PROBE611_IS_TRIG = "1'b0" *) 
  (* LC_PROBE611_MU_CNT = "1" *) 
  (* LC_PROBE611_PID = "16'b0000001001100011" *) 
  (* LC_PROBE611_TYPE = "1" *) 
  (* LC_PROBE611_WIDTH = "1" *) 
  (* LC_PROBE612_IS_DATA = "1'b0" *) 
  (* LC_PROBE612_IS_TRIG = "1'b0" *) 
  (* LC_PROBE612_MU_CNT = "1" *) 
  (* LC_PROBE612_PID = "16'b0000001001100100" *) 
  (* LC_PROBE612_TYPE = "1" *) 
  (* LC_PROBE612_WIDTH = "1" *) 
  (* LC_PROBE613_IS_DATA = "1'b0" *) 
  (* LC_PROBE613_IS_TRIG = "1'b0" *) 
  (* LC_PROBE613_MU_CNT = "1" *) 
  (* LC_PROBE613_PID = "16'b0000001001100101" *) 
  (* LC_PROBE613_TYPE = "1" *) 
  (* LC_PROBE613_WIDTH = "1" *) 
  (* LC_PROBE614_IS_DATA = "1'b0" *) 
  (* LC_PROBE614_IS_TRIG = "1'b0" *) 
  (* LC_PROBE614_MU_CNT = "1" *) 
  (* LC_PROBE614_PID = "16'b0000001001100110" *) 
  (* LC_PROBE614_TYPE = "1" *) 
  (* LC_PROBE614_WIDTH = "1" *) 
  (* LC_PROBE615_IS_DATA = "1'b0" *) 
  (* LC_PROBE615_IS_TRIG = "1'b0" *) 
  (* LC_PROBE615_MU_CNT = "1" *) 
  (* LC_PROBE615_PID = "16'b0000001001100111" *) 
  (* LC_PROBE615_TYPE = "1" *) 
  (* LC_PROBE615_WIDTH = "1" *) 
  (* LC_PROBE616_IS_DATA = "1'b0" *) 
  (* LC_PROBE616_IS_TRIG = "1'b0" *) 
  (* LC_PROBE616_MU_CNT = "1" *) 
  (* LC_PROBE616_PID = "16'b0000001001101000" *) 
  (* LC_PROBE616_TYPE = "1" *) 
  (* LC_PROBE616_WIDTH = "1" *) 
  (* LC_PROBE617_IS_DATA = "1'b0" *) 
  (* LC_PROBE617_IS_TRIG = "1'b0" *) 
  (* LC_PROBE617_MU_CNT = "1" *) 
  (* LC_PROBE617_PID = "16'b0000001001101001" *) 
  (* LC_PROBE617_TYPE = "1" *) 
  (* LC_PROBE617_WIDTH = "1" *) 
  (* LC_PROBE618_IS_DATA = "1'b0" *) 
  (* LC_PROBE618_IS_TRIG = "1'b0" *) 
  (* LC_PROBE618_MU_CNT = "1" *) 
  (* LC_PROBE618_PID = "16'b0000001001101010" *) 
  (* LC_PROBE618_TYPE = "1" *) 
  (* LC_PROBE618_WIDTH = "1" *) 
  (* LC_PROBE619_IS_DATA = "1'b0" *) 
  (* LC_PROBE619_IS_TRIG = "1'b0" *) 
  (* LC_PROBE619_MU_CNT = "1" *) 
  (* LC_PROBE619_PID = "16'b0000001001101011" *) 
  (* LC_PROBE619_TYPE = "1" *) 
  (* LC_PROBE619_WIDTH = "1" *) 
  (* LC_PROBE61_IS_DATA = "1'b0" *) 
  (* LC_PROBE61_IS_TRIG = "1'b0" *) 
  (* LC_PROBE61_MU_CNT = "1" *) 
  (* LC_PROBE61_PID = "16'b0000000000111101" *) 
  (* LC_PROBE61_TYPE = "1" *) 
  (* LC_PROBE61_WIDTH = "1" *) 
  (* LC_PROBE620_IS_DATA = "1'b0" *) 
  (* LC_PROBE620_IS_TRIG = "1'b0" *) 
  (* LC_PROBE620_MU_CNT = "1" *) 
  (* LC_PROBE620_PID = "16'b0000001001101100" *) 
  (* LC_PROBE620_TYPE = "1" *) 
  (* LC_PROBE620_WIDTH = "1" *) 
  (* LC_PROBE621_IS_DATA = "1'b0" *) 
  (* LC_PROBE621_IS_TRIG = "1'b0" *) 
  (* LC_PROBE621_MU_CNT = "1" *) 
  (* LC_PROBE621_PID = "16'b0000001001101101" *) 
  (* LC_PROBE621_TYPE = "1" *) 
  (* LC_PROBE621_WIDTH = "1" *) 
  (* LC_PROBE622_IS_DATA = "1'b0" *) 
  (* LC_PROBE622_IS_TRIG = "1'b0" *) 
  (* LC_PROBE622_MU_CNT = "1" *) 
  (* LC_PROBE622_PID = "16'b0000001001101110" *) 
  (* LC_PROBE622_TYPE = "1" *) 
  (* LC_PROBE622_WIDTH = "1" *) 
  (* LC_PROBE623_IS_DATA = "1'b0" *) 
  (* LC_PROBE623_IS_TRIG = "1'b0" *) 
  (* LC_PROBE623_MU_CNT = "1" *) 
  (* LC_PROBE623_PID = "16'b0000001001101111" *) 
  (* LC_PROBE623_TYPE = "1" *) 
  (* LC_PROBE623_WIDTH = "1" *) 
  (* LC_PROBE624_IS_DATA = "1'b0" *) 
  (* LC_PROBE624_IS_TRIG = "1'b0" *) 
  (* LC_PROBE624_MU_CNT = "1" *) 
  (* LC_PROBE624_PID = "16'b0000001001110000" *) 
  (* LC_PROBE624_TYPE = "1" *) 
  (* LC_PROBE624_WIDTH = "1" *) 
  (* LC_PROBE625_IS_DATA = "1'b0" *) 
  (* LC_PROBE625_IS_TRIG = "1'b0" *) 
  (* LC_PROBE625_MU_CNT = "1" *) 
  (* LC_PROBE625_PID = "16'b0000001001110001" *) 
  (* LC_PROBE625_TYPE = "1" *) 
  (* LC_PROBE625_WIDTH = "1" *) 
  (* LC_PROBE626_IS_DATA = "1'b0" *) 
  (* LC_PROBE626_IS_TRIG = "1'b0" *) 
  (* LC_PROBE626_MU_CNT = "1" *) 
  (* LC_PROBE626_PID = "16'b0000001001110010" *) 
  (* LC_PROBE626_TYPE = "1" *) 
  (* LC_PROBE626_WIDTH = "1" *) 
  (* LC_PROBE627_IS_DATA = "1'b0" *) 
  (* LC_PROBE627_IS_TRIG = "1'b0" *) 
  (* LC_PROBE627_MU_CNT = "1" *) 
  (* LC_PROBE627_PID = "16'b0000001001110011" *) 
  (* LC_PROBE627_TYPE = "1" *) 
  (* LC_PROBE627_WIDTH = "1" *) 
  (* LC_PROBE628_IS_DATA = "1'b0" *) 
  (* LC_PROBE628_IS_TRIG = "1'b0" *) 
  (* LC_PROBE628_MU_CNT = "1" *) 
  (* LC_PROBE628_PID = "16'b0000001001110100" *) 
  (* LC_PROBE628_TYPE = "1" *) 
  (* LC_PROBE628_WIDTH = "1" *) 
  (* LC_PROBE629_IS_DATA = "1'b0" *) 
  (* LC_PROBE629_IS_TRIG = "1'b0" *) 
  (* LC_PROBE629_MU_CNT = "1" *) 
  (* LC_PROBE629_PID = "16'b0000001001110101" *) 
  (* LC_PROBE629_TYPE = "1" *) 
  (* LC_PROBE629_WIDTH = "1" *) 
  (* LC_PROBE62_IS_DATA = "1'b0" *) 
  (* LC_PROBE62_IS_TRIG = "1'b0" *) 
  (* LC_PROBE62_MU_CNT = "1" *) 
  (* LC_PROBE62_PID = "16'b0000000000111110" *) 
  (* LC_PROBE62_TYPE = "1" *) 
  (* LC_PROBE62_WIDTH = "1" *) 
  (* LC_PROBE630_IS_DATA = "1'b0" *) 
  (* LC_PROBE630_IS_TRIG = "1'b0" *) 
  (* LC_PROBE630_MU_CNT = "1" *) 
  (* LC_PROBE630_PID = "16'b0000001001110110" *) 
  (* LC_PROBE630_TYPE = "1" *) 
  (* LC_PROBE630_WIDTH = "1" *) 
  (* LC_PROBE631_IS_DATA = "1'b0" *) 
  (* LC_PROBE631_IS_TRIG = "1'b0" *) 
  (* LC_PROBE631_MU_CNT = "1" *) 
  (* LC_PROBE631_PID = "16'b0000001001110111" *) 
  (* LC_PROBE631_TYPE = "1" *) 
  (* LC_PROBE631_WIDTH = "1" *) 
  (* LC_PROBE632_IS_DATA = "1'b0" *) 
  (* LC_PROBE632_IS_TRIG = "1'b0" *) 
  (* LC_PROBE632_MU_CNT = "1" *) 
  (* LC_PROBE632_PID = "16'b0000001001111000" *) 
  (* LC_PROBE632_TYPE = "1" *) 
  (* LC_PROBE632_WIDTH = "1" *) 
  (* LC_PROBE633_IS_DATA = "1'b0" *) 
  (* LC_PROBE633_IS_TRIG = "1'b0" *) 
  (* LC_PROBE633_MU_CNT = "1" *) 
  (* LC_PROBE633_PID = "16'b0000001001111001" *) 
  (* LC_PROBE633_TYPE = "1" *) 
  (* LC_PROBE633_WIDTH = "1" *) 
  (* LC_PROBE634_IS_DATA = "1'b0" *) 
  (* LC_PROBE634_IS_TRIG = "1'b0" *) 
  (* LC_PROBE634_MU_CNT = "1" *) 
  (* LC_PROBE634_PID = "16'b0000001001111010" *) 
  (* LC_PROBE634_TYPE = "1" *) 
  (* LC_PROBE634_WIDTH = "1" *) 
  (* LC_PROBE635_IS_DATA = "1'b0" *) 
  (* LC_PROBE635_IS_TRIG = "1'b0" *) 
  (* LC_PROBE635_MU_CNT = "1" *) 
  (* LC_PROBE635_PID = "16'b0000001001111011" *) 
  (* LC_PROBE635_TYPE = "1" *) 
  (* LC_PROBE635_WIDTH = "1" *) 
  (* LC_PROBE636_IS_DATA = "1'b0" *) 
  (* LC_PROBE636_IS_TRIG = "1'b0" *) 
  (* LC_PROBE636_MU_CNT = "1" *) 
  (* LC_PROBE636_PID = "16'b0000001001111100" *) 
  (* LC_PROBE636_TYPE = "1" *) 
  (* LC_PROBE636_WIDTH = "1" *) 
  (* LC_PROBE637_IS_DATA = "1'b0" *) 
  (* LC_PROBE637_IS_TRIG = "1'b0" *) 
  (* LC_PROBE637_MU_CNT = "1" *) 
  (* LC_PROBE637_PID = "16'b0000001001111101" *) 
  (* LC_PROBE637_TYPE = "1" *) 
  (* LC_PROBE637_WIDTH = "1" *) 
  (* LC_PROBE638_IS_DATA = "1'b0" *) 
  (* LC_PROBE638_IS_TRIG = "1'b0" *) 
  (* LC_PROBE638_MU_CNT = "1" *) 
  (* LC_PROBE638_PID = "16'b0000001001111110" *) 
  (* LC_PROBE638_TYPE = "1" *) 
  (* LC_PROBE638_WIDTH = "1" *) 
  (* LC_PROBE639_IS_DATA = "1'b0" *) 
  (* LC_PROBE639_IS_TRIG = "1'b0" *) 
  (* LC_PROBE639_MU_CNT = "1" *) 
  (* LC_PROBE639_PID = "16'b0000001001111111" *) 
  (* LC_PROBE639_TYPE = "1" *) 
  (* LC_PROBE639_WIDTH = "1" *) 
  (* LC_PROBE63_IS_DATA = "1'b0" *) 
  (* LC_PROBE63_IS_TRIG = "1'b0" *) 
  (* LC_PROBE63_MU_CNT = "1" *) 
  (* LC_PROBE63_PID = "16'b0000000000111111" *) 
  (* LC_PROBE63_TYPE = "1" *) 
  (* LC_PROBE63_WIDTH = "1" *) 
  (* LC_PROBE640_IS_DATA = "1'b0" *) 
  (* LC_PROBE640_IS_TRIG = "1'b0" *) 
  (* LC_PROBE640_MU_CNT = "1" *) 
  (* LC_PROBE640_PID = "16'b0000001010000000" *) 
  (* LC_PROBE640_TYPE = "1" *) 
  (* LC_PROBE640_WIDTH = "1" *) 
  (* LC_PROBE641_IS_DATA = "1'b0" *) 
  (* LC_PROBE641_IS_TRIG = "1'b0" *) 
  (* LC_PROBE641_MU_CNT = "1" *) 
  (* LC_PROBE641_PID = "16'b0000001010000001" *) 
  (* LC_PROBE641_TYPE = "1" *) 
  (* LC_PROBE641_WIDTH = "1" *) 
  (* LC_PROBE642_IS_DATA = "1'b0" *) 
  (* LC_PROBE642_IS_TRIG = "1'b0" *) 
  (* LC_PROBE642_MU_CNT = "1" *) 
  (* LC_PROBE642_PID = "16'b0000001010000010" *) 
  (* LC_PROBE642_TYPE = "1" *) 
  (* LC_PROBE642_WIDTH = "1" *) 
  (* LC_PROBE643_IS_DATA = "1'b0" *) 
  (* LC_PROBE643_IS_TRIG = "1'b0" *) 
  (* LC_PROBE643_MU_CNT = "1" *) 
  (* LC_PROBE643_PID = "16'b0000001010000011" *) 
  (* LC_PROBE643_TYPE = "1" *) 
  (* LC_PROBE643_WIDTH = "1" *) 
  (* LC_PROBE644_IS_DATA = "1'b0" *) 
  (* LC_PROBE644_IS_TRIG = "1'b0" *) 
  (* LC_PROBE644_MU_CNT = "1" *) 
  (* LC_PROBE644_PID = "16'b0000001010000100" *) 
  (* LC_PROBE644_TYPE = "1" *) 
  (* LC_PROBE644_WIDTH = "1" *) 
  (* LC_PROBE645_IS_DATA = "1'b0" *) 
  (* LC_PROBE645_IS_TRIG = "1'b0" *) 
  (* LC_PROBE645_MU_CNT = "1" *) 
  (* LC_PROBE645_PID = "16'b0000001010000101" *) 
  (* LC_PROBE645_TYPE = "1" *) 
  (* LC_PROBE645_WIDTH = "1" *) 
  (* LC_PROBE646_IS_DATA = "1'b0" *) 
  (* LC_PROBE646_IS_TRIG = "1'b0" *) 
  (* LC_PROBE646_MU_CNT = "1" *) 
  (* LC_PROBE646_PID = "16'b0000001010000110" *) 
  (* LC_PROBE646_TYPE = "1" *) 
  (* LC_PROBE646_WIDTH = "1" *) 
  (* LC_PROBE647_IS_DATA = "1'b0" *) 
  (* LC_PROBE647_IS_TRIG = "1'b0" *) 
  (* LC_PROBE647_MU_CNT = "1" *) 
  (* LC_PROBE647_PID = "16'b0000001010000111" *) 
  (* LC_PROBE647_TYPE = "1" *) 
  (* LC_PROBE647_WIDTH = "1" *) 
  (* LC_PROBE648_IS_DATA = "1'b0" *) 
  (* LC_PROBE648_IS_TRIG = "1'b0" *) 
  (* LC_PROBE648_MU_CNT = "1" *) 
  (* LC_PROBE648_PID = "16'b0000001010001000" *) 
  (* LC_PROBE648_TYPE = "1" *) 
  (* LC_PROBE648_WIDTH = "1" *) 
  (* LC_PROBE649_IS_DATA = "1'b0" *) 
  (* LC_PROBE649_IS_TRIG = "1'b0" *) 
  (* LC_PROBE649_MU_CNT = "1" *) 
  (* LC_PROBE649_PID = "16'b0000001010001001" *) 
  (* LC_PROBE649_TYPE = "1" *) 
  (* LC_PROBE649_WIDTH = "1" *) 
  (* LC_PROBE64_IS_DATA = "1'b0" *) 
  (* LC_PROBE64_IS_TRIG = "1'b0" *) 
  (* LC_PROBE64_MU_CNT = "1" *) 
  (* LC_PROBE64_PID = "16'b0000000001000000" *) 
  (* LC_PROBE64_TYPE = "1" *) 
  (* LC_PROBE64_WIDTH = "1" *) 
  (* LC_PROBE650_IS_DATA = "1'b0" *) 
  (* LC_PROBE650_IS_TRIG = "1'b0" *) 
  (* LC_PROBE650_MU_CNT = "1" *) 
  (* LC_PROBE650_PID = "16'b0000001010001010" *) 
  (* LC_PROBE650_TYPE = "1" *) 
  (* LC_PROBE650_WIDTH = "1" *) 
  (* LC_PROBE651_IS_DATA = "1'b0" *) 
  (* LC_PROBE651_IS_TRIG = "1'b0" *) 
  (* LC_PROBE651_MU_CNT = "1" *) 
  (* LC_PROBE651_PID = "16'b0000001010001011" *) 
  (* LC_PROBE651_TYPE = "1" *) 
  (* LC_PROBE651_WIDTH = "1" *) 
  (* LC_PROBE652_IS_DATA = "1'b0" *) 
  (* LC_PROBE652_IS_TRIG = "1'b0" *) 
  (* LC_PROBE652_MU_CNT = "1" *) 
  (* LC_PROBE652_PID = "16'b0000001010001100" *) 
  (* LC_PROBE652_TYPE = "1" *) 
  (* LC_PROBE652_WIDTH = "1" *) 
  (* LC_PROBE653_IS_DATA = "1'b0" *) 
  (* LC_PROBE653_IS_TRIG = "1'b0" *) 
  (* LC_PROBE653_MU_CNT = "1" *) 
  (* LC_PROBE653_PID = "16'b0000001010001101" *) 
  (* LC_PROBE653_TYPE = "1" *) 
  (* LC_PROBE653_WIDTH = "1" *) 
  (* LC_PROBE654_IS_DATA = "1'b0" *) 
  (* LC_PROBE654_IS_TRIG = "1'b0" *) 
  (* LC_PROBE654_MU_CNT = "1" *) 
  (* LC_PROBE654_PID = "16'b0000001010001110" *) 
  (* LC_PROBE654_TYPE = "1" *) 
  (* LC_PROBE654_WIDTH = "1" *) 
  (* LC_PROBE655_IS_DATA = "1'b0" *) 
  (* LC_PROBE655_IS_TRIG = "1'b0" *) 
  (* LC_PROBE655_MU_CNT = "1" *) 
  (* LC_PROBE655_PID = "16'b0000001010001111" *) 
  (* LC_PROBE655_TYPE = "1" *) 
  (* LC_PROBE655_WIDTH = "1" *) 
  (* LC_PROBE656_IS_DATA = "1'b0" *) 
  (* LC_PROBE656_IS_TRIG = "1'b0" *) 
  (* LC_PROBE656_MU_CNT = "1" *) 
  (* LC_PROBE656_PID = "16'b0000001010010000" *) 
  (* LC_PROBE656_TYPE = "1" *) 
  (* LC_PROBE656_WIDTH = "1" *) 
  (* LC_PROBE657_IS_DATA = "1'b0" *) 
  (* LC_PROBE657_IS_TRIG = "1'b0" *) 
  (* LC_PROBE657_MU_CNT = "1" *) 
  (* LC_PROBE657_PID = "16'b0000001010010001" *) 
  (* LC_PROBE657_TYPE = "1" *) 
  (* LC_PROBE657_WIDTH = "1" *) 
  (* LC_PROBE658_IS_DATA = "1'b0" *) 
  (* LC_PROBE658_IS_TRIG = "1'b0" *) 
  (* LC_PROBE658_MU_CNT = "1" *) 
  (* LC_PROBE658_PID = "16'b0000001010010010" *) 
  (* LC_PROBE658_TYPE = "1" *) 
  (* LC_PROBE658_WIDTH = "1" *) 
  (* LC_PROBE659_IS_DATA = "1'b0" *) 
  (* LC_PROBE659_IS_TRIG = "1'b0" *) 
  (* LC_PROBE659_MU_CNT = "1" *) 
  (* LC_PROBE659_PID = "16'b0000001010010011" *) 
  (* LC_PROBE659_TYPE = "1" *) 
  (* LC_PROBE659_WIDTH = "1" *) 
  (* LC_PROBE65_IS_DATA = "1'b0" *) 
  (* LC_PROBE65_IS_TRIG = "1'b0" *) 
  (* LC_PROBE65_MU_CNT = "1" *) 
  (* LC_PROBE65_PID = "16'b0000000001000001" *) 
  (* LC_PROBE65_TYPE = "1" *) 
  (* LC_PROBE65_WIDTH = "1" *) 
  (* LC_PROBE660_IS_DATA = "1'b0" *) 
  (* LC_PROBE660_IS_TRIG = "1'b0" *) 
  (* LC_PROBE660_MU_CNT = "1" *) 
  (* LC_PROBE660_PID = "16'b0000001010010100" *) 
  (* LC_PROBE660_TYPE = "1" *) 
  (* LC_PROBE660_WIDTH = "1" *) 
  (* LC_PROBE661_IS_DATA = "1'b0" *) 
  (* LC_PROBE661_IS_TRIG = "1'b0" *) 
  (* LC_PROBE661_MU_CNT = "1" *) 
  (* LC_PROBE661_PID = "16'b0000001010010101" *) 
  (* LC_PROBE661_TYPE = "1" *) 
  (* LC_PROBE661_WIDTH = "1" *) 
  (* LC_PROBE662_IS_DATA = "1'b0" *) 
  (* LC_PROBE662_IS_TRIG = "1'b0" *) 
  (* LC_PROBE662_MU_CNT = "1" *) 
  (* LC_PROBE662_PID = "16'b0000001010010110" *) 
  (* LC_PROBE662_TYPE = "1" *) 
  (* LC_PROBE662_WIDTH = "1" *) 
  (* LC_PROBE663_IS_DATA = "1'b0" *) 
  (* LC_PROBE663_IS_TRIG = "1'b0" *) 
  (* LC_PROBE663_MU_CNT = "1" *) 
  (* LC_PROBE663_PID = "16'b0000001010010111" *) 
  (* LC_PROBE663_TYPE = "1" *) 
  (* LC_PROBE663_WIDTH = "1" *) 
  (* LC_PROBE664_IS_DATA = "1'b0" *) 
  (* LC_PROBE664_IS_TRIG = "1'b0" *) 
  (* LC_PROBE664_MU_CNT = "1" *) 
  (* LC_PROBE664_PID = "16'b0000001010011000" *) 
  (* LC_PROBE664_TYPE = "1" *) 
  (* LC_PROBE664_WIDTH = "1" *) 
  (* LC_PROBE665_IS_DATA = "1'b0" *) 
  (* LC_PROBE665_IS_TRIG = "1'b0" *) 
  (* LC_PROBE665_MU_CNT = "1" *) 
  (* LC_PROBE665_PID = "16'b0000001010011001" *) 
  (* LC_PROBE665_TYPE = "1" *) 
  (* LC_PROBE665_WIDTH = "1" *) 
  (* LC_PROBE666_IS_DATA = "1'b0" *) 
  (* LC_PROBE666_IS_TRIG = "1'b0" *) 
  (* LC_PROBE666_MU_CNT = "1" *) 
  (* LC_PROBE666_PID = "16'b0000001010011010" *) 
  (* LC_PROBE666_TYPE = "1" *) 
  (* LC_PROBE666_WIDTH = "1" *) 
  (* LC_PROBE667_IS_DATA = "1'b0" *) 
  (* LC_PROBE667_IS_TRIG = "1'b0" *) 
  (* LC_PROBE667_MU_CNT = "1" *) 
  (* LC_PROBE667_PID = "16'b0000001010011011" *) 
  (* LC_PROBE667_TYPE = "1" *) 
  (* LC_PROBE667_WIDTH = "1" *) 
  (* LC_PROBE668_IS_DATA = "1'b0" *) 
  (* LC_PROBE668_IS_TRIG = "1'b0" *) 
  (* LC_PROBE668_MU_CNT = "1" *) 
  (* LC_PROBE668_PID = "16'b0000001010011100" *) 
  (* LC_PROBE668_TYPE = "1" *) 
  (* LC_PROBE668_WIDTH = "1" *) 
  (* LC_PROBE669_IS_DATA = "1'b0" *) 
  (* LC_PROBE669_IS_TRIG = "1'b0" *) 
  (* LC_PROBE669_MU_CNT = "1" *) 
  (* LC_PROBE669_PID = "16'b0000001010011101" *) 
  (* LC_PROBE669_TYPE = "1" *) 
  (* LC_PROBE669_WIDTH = "1" *) 
  (* LC_PROBE66_IS_DATA = "1'b0" *) 
  (* LC_PROBE66_IS_TRIG = "1'b0" *) 
  (* LC_PROBE66_MU_CNT = "1" *) 
  (* LC_PROBE66_PID = "16'b0000000001000010" *) 
  (* LC_PROBE66_TYPE = "1" *) 
  (* LC_PROBE66_WIDTH = "1" *) 
  (* LC_PROBE670_IS_DATA = "1'b0" *) 
  (* LC_PROBE670_IS_TRIG = "1'b0" *) 
  (* LC_PROBE670_MU_CNT = "1" *) 
  (* LC_PROBE670_PID = "16'b0000001010011110" *) 
  (* LC_PROBE670_TYPE = "1" *) 
  (* LC_PROBE670_WIDTH = "1" *) 
  (* LC_PROBE671_IS_DATA = "1'b0" *) 
  (* LC_PROBE671_IS_TRIG = "1'b0" *) 
  (* LC_PROBE671_MU_CNT = "1" *) 
  (* LC_PROBE671_PID = "16'b0000001010011111" *) 
  (* LC_PROBE671_TYPE = "1" *) 
  (* LC_PROBE671_WIDTH = "1" *) 
  (* LC_PROBE672_IS_DATA = "1'b0" *) 
  (* LC_PROBE672_IS_TRIG = "1'b0" *) 
  (* LC_PROBE672_MU_CNT = "1" *) 
  (* LC_PROBE672_PID = "16'b0000001010100000" *) 
  (* LC_PROBE672_TYPE = "1" *) 
  (* LC_PROBE672_WIDTH = "1" *) 
  (* LC_PROBE673_IS_DATA = "1'b0" *) 
  (* LC_PROBE673_IS_TRIG = "1'b0" *) 
  (* LC_PROBE673_MU_CNT = "1" *) 
  (* LC_PROBE673_PID = "16'b0000001010100001" *) 
  (* LC_PROBE673_TYPE = "1" *) 
  (* LC_PROBE673_WIDTH = "1" *) 
  (* LC_PROBE674_IS_DATA = "1'b0" *) 
  (* LC_PROBE674_IS_TRIG = "1'b0" *) 
  (* LC_PROBE674_MU_CNT = "1" *) 
  (* LC_PROBE674_PID = "16'b0000001010100010" *) 
  (* LC_PROBE674_TYPE = "1" *) 
  (* LC_PROBE674_WIDTH = "1" *) 
  (* LC_PROBE675_IS_DATA = "1'b0" *) 
  (* LC_PROBE675_IS_TRIG = "1'b0" *) 
  (* LC_PROBE675_MU_CNT = "1" *) 
  (* LC_PROBE675_PID = "16'b0000001010100011" *) 
  (* LC_PROBE675_TYPE = "1" *) 
  (* LC_PROBE675_WIDTH = "1" *) 
  (* LC_PROBE676_IS_DATA = "1'b0" *) 
  (* LC_PROBE676_IS_TRIG = "1'b0" *) 
  (* LC_PROBE676_MU_CNT = "1" *) 
  (* LC_PROBE676_PID = "16'b0000001010100100" *) 
  (* LC_PROBE676_TYPE = "1" *) 
  (* LC_PROBE676_WIDTH = "1" *) 
  (* LC_PROBE677_IS_DATA = "1'b0" *) 
  (* LC_PROBE677_IS_TRIG = "1'b0" *) 
  (* LC_PROBE677_MU_CNT = "1" *) 
  (* LC_PROBE677_PID = "16'b0000001010100101" *) 
  (* LC_PROBE677_TYPE = "1" *) 
  (* LC_PROBE677_WIDTH = "1" *) 
  (* LC_PROBE678_IS_DATA = "1'b0" *) 
  (* LC_PROBE678_IS_TRIG = "1'b0" *) 
  (* LC_PROBE678_MU_CNT = "1" *) 
  (* LC_PROBE678_PID = "16'b0000001010100110" *) 
  (* LC_PROBE678_TYPE = "1" *) 
  (* LC_PROBE678_WIDTH = "1" *) 
  (* LC_PROBE679_IS_DATA = "1'b0" *) 
  (* LC_PROBE679_IS_TRIG = "1'b0" *) 
  (* LC_PROBE679_MU_CNT = "1" *) 
  (* LC_PROBE679_PID = "16'b0000001010100111" *) 
  (* LC_PROBE679_TYPE = "1" *) 
  (* LC_PROBE679_WIDTH = "1" *) 
  (* LC_PROBE67_IS_DATA = "1'b0" *) 
  (* LC_PROBE67_IS_TRIG = "1'b0" *) 
  (* LC_PROBE67_MU_CNT = "1" *) 
  (* LC_PROBE67_PID = "16'b0000000001000011" *) 
  (* LC_PROBE67_TYPE = "1" *) 
  (* LC_PROBE67_WIDTH = "1" *) 
  (* LC_PROBE680_IS_DATA = "1'b0" *) 
  (* LC_PROBE680_IS_TRIG = "1'b0" *) 
  (* LC_PROBE680_MU_CNT = "1" *) 
  (* LC_PROBE680_PID = "16'b0000001010101000" *) 
  (* LC_PROBE680_TYPE = "1" *) 
  (* LC_PROBE680_WIDTH = "1" *) 
  (* LC_PROBE681_IS_DATA = "1'b0" *) 
  (* LC_PROBE681_IS_TRIG = "1'b0" *) 
  (* LC_PROBE681_MU_CNT = "1" *) 
  (* LC_PROBE681_PID = "16'b0000001010101001" *) 
  (* LC_PROBE681_TYPE = "1" *) 
  (* LC_PROBE681_WIDTH = "1" *) 
  (* LC_PROBE682_IS_DATA = "1'b0" *) 
  (* LC_PROBE682_IS_TRIG = "1'b0" *) 
  (* LC_PROBE682_MU_CNT = "1" *) 
  (* LC_PROBE682_PID = "16'b0000001010101010" *) 
  (* LC_PROBE682_TYPE = "1" *) 
  (* LC_PROBE682_WIDTH = "1" *) 
  (* LC_PROBE683_IS_DATA = "1'b0" *) 
  (* LC_PROBE683_IS_TRIG = "1'b0" *) 
  (* LC_PROBE683_MU_CNT = "1" *) 
  (* LC_PROBE683_PID = "16'b0000001010101011" *) 
  (* LC_PROBE683_TYPE = "1" *) 
  (* LC_PROBE683_WIDTH = "1" *) 
  (* LC_PROBE684_IS_DATA = "1'b0" *) 
  (* LC_PROBE684_IS_TRIG = "1'b0" *) 
  (* LC_PROBE684_MU_CNT = "1" *) 
  (* LC_PROBE684_PID = "16'b0000001010101100" *) 
  (* LC_PROBE684_TYPE = "1" *) 
  (* LC_PROBE684_WIDTH = "1" *) 
  (* LC_PROBE685_IS_DATA = "1'b0" *) 
  (* LC_PROBE685_IS_TRIG = "1'b0" *) 
  (* LC_PROBE685_MU_CNT = "1" *) 
  (* LC_PROBE685_PID = "16'b0000001010101101" *) 
  (* LC_PROBE685_TYPE = "1" *) 
  (* LC_PROBE685_WIDTH = "1" *) 
  (* LC_PROBE686_IS_DATA = "1'b0" *) 
  (* LC_PROBE686_IS_TRIG = "1'b0" *) 
  (* LC_PROBE686_MU_CNT = "1" *) 
  (* LC_PROBE686_PID = "16'b0000001010101110" *) 
  (* LC_PROBE686_TYPE = "1" *) 
  (* LC_PROBE686_WIDTH = "1" *) 
  (* LC_PROBE687_IS_DATA = "1'b0" *) 
  (* LC_PROBE687_IS_TRIG = "1'b0" *) 
  (* LC_PROBE687_MU_CNT = "1" *) 
  (* LC_PROBE687_PID = "16'b0000001010101111" *) 
  (* LC_PROBE687_TYPE = "1" *) 
  (* LC_PROBE687_WIDTH = "1" *) 
  (* LC_PROBE688_IS_DATA = "1'b0" *) 
  (* LC_PROBE688_IS_TRIG = "1'b0" *) 
  (* LC_PROBE688_MU_CNT = "1" *) 
  (* LC_PROBE688_PID = "16'b0000001010110000" *) 
  (* LC_PROBE688_TYPE = "1" *) 
  (* LC_PROBE688_WIDTH = "1" *) 
  (* LC_PROBE689_IS_DATA = "1'b0" *) 
  (* LC_PROBE689_IS_TRIG = "1'b0" *) 
  (* LC_PROBE689_MU_CNT = "1" *) 
  (* LC_PROBE689_PID = "16'b0000001010110001" *) 
  (* LC_PROBE689_TYPE = "1" *) 
  (* LC_PROBE689_WIDTH = "1" *) 
  (* LC_PROBE68_IS_DATA = "1'b0" *) 
  (* LC_PROBE68_IS_TRIG = "1'b0" *) 
  (* LC_PROBE68_MU_CNT = "1" *) 
  (* LC_PROBE68_PID = "16'b0000000001000100" *) 
  (* LC_PROBE68_TYPE = "1" *) 
  (* LC_PROBE68_WIDTH = "1" *) 
  (* LC_PROBE690_IS_DATA = "1'b0" *) 
  (* LC_PROBE690_IS_TRIG = "1'b0" *) 
  (* LC_PROBE690_MU_CNT = "1" *) 
  (* LC_PROBE690_PID = "16'b0000001010110010" *) 
  (* LC_PROBE690_TYPE = "1" *) 
  (* LC_PROBE690_WIDTH = "1" *) 
  (* LC_PROBE691_IS_DATA = "1'b0" *) 
  (* LC_PROBE691_IS_TRIG = "1'b0" *) 
  (* LC_PROBE691_MU_CNT = "1" *) 
  (* LC_PROBE691_PID = "16'b0000001010110011" *) 
  (* LC_PROBE691_TYPE = "1" *) 
  (* LC_PROBE691_WIDTH = "1" *) 
  (* LC_PROBE692_IS_DATA = "1'b0" *) 
  (* LC_PROBE692_IS_TRIG = "1'b0" *) 
  (* LC_PROBE692_MU_CNT = "1" *) 
  (* LC_PROBE692_PID = "16'b0000001010110100" *) 
  (* LC_PROBE692_TYPE = "1" *) 
  (* LC_PROBE692_WIDTH = "1" *) 
  (* LC_PROBE693_IS_DATA = "1'b0" *) 
  (* LC_PROBE693_IS_TRIG = "1'b0" *) 
  (* LC_PROBE693_MU_CNT = "1" *) 
  (* LC_PROBE693_PID = "16'b0000001010110101" *) 
  (* LC_PROBE693_TYPE = "1" *) 
  (* LC_PROBE693_WIDTH = "1" *) 
  (* LC_PROBE694_IS_DATA = "1'b0" *) 
  (* LC_PROBE694_IS_TRIG = "1'b0" *) 
  (* LC_PROBE694_MU_CNT = "1" *) 
  (* LC_PROBE694_PID = "16'b0000001010110110" *) 
  (* LC_PROBE694_TYPE = "1" *) 
  (* LC_PROBE694_WIDTH = "1" *) 
  (* LC_PROBE695_IS_DATA = "1'b0" *) 
  (* LC_PROBE695_IS_TRIG = "1'b0" *) 
  (* LC_PROBE695_MU_CNT = "1" *) 
  (* LC_PROBE695_PID = "16'b0000001010110111" *) 
  (* LC_PROBE695_TYPE = "1" *) 
  (* LC_PROBE695_WIDTH = "1" *) 
  (* LC_PROBE696_IS_DATA = "1'b0" *) 
  (* LC_PROBE696_IS_TRIG = "1'b0" *) 
  (* LC_PROBE696_MU_CNT = "1" *) 
  (* LC_PROBE696_PID = "16'b0000001010111000" *) 
  (* LC_PROBE696_TYPE = "1" *) 
  (* LC_PROBE696_WIDTH = "1" *) 
  (* LC_PROBE697_IS_DATA = "1'b0" *) 
  (* LC_PROBE697_IS_TRIG = "1'b0" *) 
  (* LC_PROBE697_MU_CNT = "1" *) 
  (* LC_PROBE697_PID = "16'b0000001010111001" *) 
  (* LC_PROBE697_TYPE = "1" *) 
  (* LC_PROBE697_WIDTH = "1" *) 
  (* LC_PROBE698_IS_DATA = "1'b0" *) 
  (* LC_PROBE698_IS_TRIG = "1'b0" *) 
  (* LC_PROBE698_MU_CNT = "1" *) 
  (* LC_PROBE698_PID = "16'b0000001010111010" *) 
  (* LC_PROBE698_TYPE = "1" *) 
  (* LC_PROBE698_WIDTH = "1" *) 
  (* LC_PROBE699_IS_DATA = "1'b0" *) 
  (* LC_PROBE699_IS_TRIG = "1'b0" *) 
  (* LC_PROBE699_MU_CNT = "1" *) 
  (* LC_PROBE699_PID = "16'b0000001010111011" *) 
  (* LC_PROBE699_TYPE = "1" *) 
  (* LC_PROBE699_WIDTH = "1" *) 
  (* LC_PROBE69_IS_DATA = "1'b0" *) 
  (* LC_PROBE69_IS_TRIG = "1'b0" *) 
  (* LC_PROBE69_MU_CNT = "1" *) 
  (* LC_PROBE69_PID = "16'b0000000001000101" *) 
  (* LC_PROBE69_TYPE = "1" *) 
  (* LC_PROBE69_WIDTH = "1" *) 
  (* LC_PROBE6_IS_DATA = "1'b0" *) 
  (* LC_PROBE6_IS_TRIG = "1'b0" *) 
  (* LC_PROBE6_MU_CNT = "1" *) 
  (* LC_PROBE6_PID = "16'b0000000000000110" *) 
  (* LC_PROBE6_TYPE = "1" *) 
  (* LC_PROBE6_WIDTH = "1" *) 
  (* LC_PROBE700_IS_DATA = "1'b0" *) 
  (* LC_PROBE700_IS_TRIG = "1'b0" *) 
  (* LC_PROBE700_MU_CNT = "1" *) 
  (* LC_PROBE700_PID = "16'b0000001010111100" *) 
  (* LC_PROBE700_TYPE = "1" *) 
  (* LC_PROBE700_WIDTH = "1" *) 
  (* LC_PROBE701_IS_DATA = "1'b0" *) 
  (* LC_PROBE701_IS_TRIG = "1'b0" *) 
  (* LC_PROBE701_MU_CNT = "1" *) 
  (* LC_PROBE701_PID = "16'b0000001010111101" *) 
  (* LC_PROBE701_TYPE = "1" *) 
  (* LC_PROBE701_WIDTH = "1" *) 
  (* LC_PROBE702_IS_DATA = "1'b0" *) 
  (* LC_PROBE702_IS_TRIG = "1'b0" *) 
  (* LC_PROBE702_MU_CNT = "1" *) 
  (* LC_PROBE702_PID = "16'b0000001010111110" *) 
  (* LC_PROBE702_TYPE = "1" *) 
  (* LC_PROBE702_WIDTH = "1" *) 
  (* LC_PROBE703_IS_DATA = "1'b0" *) 
  (* LC_PROBE703_IS_TRIG = "1'b0" *) 
  (* LC_PROBE703_MU_CNT = "1" *) 
  (* LC_PROBE703_PID = "16'b0000001010111111" *) 
  (* LC_PROBE703_TYPE = "1" *) 
  (* LC_PROBE703_WIDTH = "1" *) 
  (* LC_PROBE704_IS_DATA = "1'b0" *) 
  (* LC_PROBE704_IS_TRIG = "1'b0" *) 
  (* LC_PROBE704_MU_CNT = "1" *) 
  (* LC_PROBE704_PID = "16'b0000001011000000" *) 
  (* LC_PROBE704_TYPE = "1" *) 
  (* LC_PROBE704_WIDTH = "1" *) 
  (* LC_PROBE705_IS_DATA = "1'b0" *) 
  (* LC_PROBE705_IS_TRIG = "1'b0" *) 
  (* LC_PROBE705_MU_CNT = "1" *) 
  (* LC_PROBE705_PID = "16'b0000001011000001" *) 
  (* LC_PROBE705_TYPE = "1" *) 
  (* LC_PROBE705_WIDTH = "1" *) 
  (* LC_PROBE706_IS_DATA = "1'b0" *) 
  (* LC_PROBE706_IS_TRIG = "1'b0" *) 
  (* LC_PROBE706_MU_CNT = "1" *) 
  (* LC_PROBE706_PID = "16'b0000001011000010" *) 
  (* LC_PROBE706_TYPE = "1" *) 
  (* LC_PROBE706_WIDTH = "1" *) 
  (* LC_PROBE707_IS_DATA = "1'b0" *) 
  (* LC_PROBE707_IS_TRIG = "1'b0" *) 
  (* LC_PROBE707_MU_CNT = "1" *) 
  (* LC_PROBE707_PID = "16'b0000001011000011" *) 
  (* LC_PROBE707_TYPE = "1" *) 
  (* LC_PROBE707_WIDTH = "1" *) 
  (* LC_PROBE708_IS_DATA = "1'b0" *) 
  (* LC_PROBE708_IS_TRIG = "1'b0" *) 
  (* LC_PROBE708_MU_CNT = "1" *) 
  (* LC_PROBE708_PID = "16'b0000001011000100" *) 
  (* LC_PROBE708_TYPE = "1" *) 
  (* LC_PROBE708_WIDTH = "1" *) 
  (* LC_PROBE709_IS_DATA = "1'b0" *) 
  (* LC_PROBE709_IS_TRIG = "1'b0" *) 
  (* LC_PROBE709_MU_CNT = "1" *) 
  (* LC_PROBE709_PID = "16'b0000001011000101" *) 
  (* LC_PROBE709_TYPE = "1" *) 
  (* LC_PROBE709_WIDTH = "1" *) 
  (* LC_PROBE70_IS_DATA = "1'b0" *) 
  (* LC_PROBE70_IS_TRIG = "1'b0" *) 
  (* LC_PROBE70_MU_CNT = "1" *) 
  (* LC_PROBE70_PID = "16'b0000000001000110" *) 
  (* LC_PROBE70_TYPE = "1" *) 
  (* LC_PROBE70_WIDTH = "1" *) 
  (* LC_PROBE710_IS_DATA = "1'b0" *) 
  (* LC_PROBE710_IS_TRIG = "1'b0" *) 
  (* LC_PROBE710_MU_CNT = "1" *) 
  (* LC_PROBE710_PID = "16'b0000001011000110" *) 
  (* LC_PROBE710_TYPE = "1" *) 
  (* LC_PROBE710_WIDTH = "1" *) 
  (* LC_PROBE711_IS_DATA = "1'b0" *) 
  (* LC_PROBE711_IS_TRIG = "1'b0" *) 
  (* LC_PROBE711_MU_CNT = "1" *) 
  (* LC_PROBE711_PID = "16'b0000001011000111" *) 
  (* LC_PROBE711_TYPE = "1" *) 
  (* LC_PROBE711_WIDTH = "1" *) 
  (* LC_PROBE712_IS_DATA = "1'b0" *) 
  (* LC_PROBE712_IS_TRIG = "1'b0" *) 
  (* LC_PROBE712_MU_CNT = "1" *) 
  (* LC_PROBE712_PID = "16'b0000001011001000" *) 
  (* LC_PROBE712_TYPE = "1" *) 
  (* LC_PROBE712_WIDTH = "1" *) 
  (* LC_PROBE713_IS_DATA = "1'b0" *) 
  (* LC_PROBE713_IS_TRIG = "1'b0" *) 
  (* LC_PROBE713_MU_CNT = "1" *) 
  (* LC_PROBE713_PID = "16'b0000001011001001" *) 
  (* LC_PROBE713_TYPE = "1" *) 
  (* LC_PROBE713_WIDTH = "1" *) 
  (* LC_PROBE714_IS_DATA = "1'b0" *) 
  (* LC_PROBE714_IS_TRIG = "1'b0" *) 
  (* LC_PROBE714_MU_CNT = "1" *) 
  (* LC_PROBE714_PID = "16'b0000001011001010" *) 
  (* LC_PROBE714_TYPE = "1" *) 
  (* LC_PROBE714_WIDTH = "1" *) 
  (* LC_PROBE715_IS_DATA = "1'b0" *) 
  (* LC_PROBE715_IS_TRIG = "1'b0" *) 
  (* LC_PROBE715_MU_CNT = "1" *) 
  (* LC_PROBE715_PID = "16'b0000001011001011" *) 
  (* LC_PROBE715_TYPE = "1" *) 
  (* LC_PROBE715_WIDTH = "1" *) 
  (* LC_PROBE716_IS_DATA = "1'b0" *) 
  (* LC_PROBE716_IS_TRIG = "1'b0" *) 
  (* LC_PROBE716_MU_CNT = "1" *) 
  (* LC_PROBE716_PID = "16'b0000001011001100" *) 
  (* LC_PROBE716_TYPE = "1" *) 
  (* LC_PROBE716_WIDTH = "1" *) 
  (* LC_PROBE717_IS_DATA = "1'b0" *) 
  (* LC_PROBE717_IS_TRIG = "1'b0" *) 
  (* LC_PROBE717_MU_CNT = "1" *) 
  (* LC_PROBE717_PID = "16'b0000001011001101" *) 
  (* LC_PROBE717_TYPE = "1" *) 
  (* LC_PROBE717_WIDTH = "1" *) 
  (* LC_PROBE718_IS_DATA = "1'b0" *) 
  (* LC_PROBE718_IS_TRIG = "1'b0" *) 
  (* LC_PROBE718_MU_CNT = "1" *) 
  (* LC_PROBE718_PID = "16'b0000001011001110" *) 
  (* LC_PROBE718_TYPE = "1" *) 
  (* LC_PROBE718_WIDTH = "1" *) 
  (* LC_PROBE719_IS_DATA = "1'b0" *) 
  (* LC_PROBE719_IS_TRIG = "1'b0" *) 
  (* LC_PROBE719_MU_CNT = "1" *) 
  (* LC_PROBE719_PID = "16'b0000001011001111" *) 
  (* LC_PROBE719_TYPE = "1" *) 
  (* LC_PROBE719_WIDTH = "1" *) 
  (* LC_PROBE71_IS_DATA = "1'b0" *) 
  (* LC_PROBE71_IS_TRIG = "1'b0" *) 
  (* LC_PROBE71_MU_CNT = "1" *) 
  (* LC_PROBE71_PID = "16'b0000000001000111" *) 
  (* LC_PROBE71_TYPE = "1" *) 
  (* LC_PROBE71_WIDTH = "1" *) 
  (* LC_PROBE720_IS_DATA = "1'b0" *) 
  (* LC_PROBE720_IS_TRIG = "1'b0" *) 
  (* LC_PROBE720_MU_CNT = "1" *) 
  (* LC_PROBE720_PID = "16'b0000001011010000" *) 
  (* LC_PROBE720_TYPE = "1" *) 
  (* LC_PROBE720_WIDTH = "1" *) 
  (* LC_PROBE721_IS_DATA = "1'b0" *) 
  (* LC_PROBE721_IS_TRIG = "1'b0" *) 
  (* LC_PROBE721_MU_CNT = "1" *) 
  (* LC_PROBE721_PID = "16'b0000001011010001" *) 
  (* LC_PROBE721_TYPE = "1" *) 
  (* LC_PROBE721_WIDTH = "1" *) 
  (* LC_PROBE722_IS_DATA = "1'b0" *) 
  (* LC_PROBE722_IS_TRIG = "1'b0" *) 
  (* LC_PROBE722_MU_CNT = "1" *) 
  (* LC_PROBE722_PID = "16'b0000001011010010" *) 
  (* LC_PROBE722_TYPE = "1" *) 
  (* LC_PROBE722_WIDTH = "1" *) 
  (* LC_PROBE723_IS_DATA = "1'b0" *) 
  (* LC_PROBE723_IS_TRIG = "1'b0" *) 
  (* LC_PROBE723_MU_CNT = "1" *) 
  (* LC_PROBE723_PID = "16'b0000001011010011" *) 
  (* LC_PROBE723_TYPE = "1" *) 
  (* LC_PROBE723_WIDTH = "1" *) 
  (* LC_PROBE724_IS_DATA = "1'b0" *) 
  (* LC_PROBE724_IS_TRIG = "1'b0" *) 
  (* LC_PROBE724_MU_CNT = "1" *) 
  (* LC_PROBE724_PID = "16'b0000001011010100" *) 
  (* LC_PROBE724_TYPE = "1" *) 
  (* LC_PROBE724_WIDTH = "1" *) 
  (* LC_PROBE725_IS_DATA = "1'b0" *) 
  (* LC_PROBE725_IS_TRIG = "1'b0" *) 
  (* LC_PROBE725_MU_CNT = "1" *) 
  (* LC_PROBE725_PID = "16'b0000001011010101" *) 
  (* LC_PROBE725_TYPE = "1" *) 
  (* LC_PROBE725_WIDTH = "1" *) 
  (* LC_PROBE726_IS_DATA = "1'b0" *) 
  (* LC_PROBE726_IS_TRIG = "1'b0" *) 
  (* LC_PROBE726_MU_CNT = "1" *) 
  (* LC_PROBE726_PID = "16'b0000001011010110" *) 
  (* LC_PROBE726_TYPE = "1" *) 
  (* LC_PROBE726_WIDTH = "1" *) 
  (* LC_PROBE727_IS_DATA = "1'b0" *) 
  (* LC_PROBE727_IS_TRIG = "1'b0" *) 
  (* LC_PROBE727_MU_CNT = "1" *) 
  (* LC_PROBE727_PID = "16'b0000001011010111" *) 
  (* LC_PROBE727_TYPE = "1" *) 
  (* LC_PROBE727_WIDTH = "1" *) 
  (* LC_PROBE728_IS_DATA = "1'b0" *) 
  (* LC_PROBE728_IS_TRIG = "1'b0" *) 
  (* LC_PROBE728_MU_CNT = "1" *) 
  (* LC_PROBE728_PID = "16'b0000001011011000" *) 
  (* LC_PROBE728_TYPE = "1" *) 
  (* LC_PROBE728_WIDTH = "1" *) 
  (* LC_PROBE729_IS_DATA = "1'b0" *) 
  (* LC_PROBE729_IS_TRIG = "1'b0" *) 
  (* LC_PROBE729_MU_CNT = "1" *) 
  (* LC_PROBE729_PID = "16'b0000001011011001" *) 
  (* LC_PROBE729_TYPE = "1" *) 
  (* LC_PROBE729_WIDTH = "1" *) 
  (* LC_PROBE72_IS_DATA = "1'b0" *) 
  (* LC_PROBE72_IS_TRIG = "1'b0" *) 
  (* LC_PROBE72_MU_CNT = "1" *) 
  (* LC_PROBE72_PID = "16'b0000000001001000" *) 
  (* LC_PROBE72_TYPE = "1" *) 
  (* LC_PROBE72_WIDTH = "1" *) 
  (* LC_PROBE730_IS_DATA = "1'b0" *) 
  (* LC_PROBE730_IS_TRIG = "1'b0" *) 
  (* LC_PROBE730_MU_CNT = "1" *) 
  (* LC_PROBE730_PID = "16'b0000001011011010" *) 
  (* LC_PROBE730_TYPE = "1" *) 
  (* LC_PROBE730_WIDTH = "1" *) 
  (* LC_PROBE731_IS_DATA = "1'b0" *) 
  (* LC_PROBE731_IS_TRIG = "1'b0" *) 
  (* LC_PROBE731_MU_CNT = "1" *) 
  (* LC_PROBE731_PID = "16'b0000001011011011" *) 
  (* LC_PROBE731_TYPE = "1" *) 
  (* LC_PROBE731_WIDTH = "1" *) 
  (* LC_PROBE732_IS_DATA = "1'b0" *) 
  (* LC_PROBE732_IS_TRIG = "1'b0" *) 
  (* LC_PROBE732_MU_CNT = "1" *) 
  (* LC_PROBE732_PID = "16'b0000001011011100" *) 
  (* LC_PROBE732_TYPE = "1" *) 
  (* LC_PROBE732_WIDTH = "1" *) 
  (* LC_PROBE733_IS_DATA = "1'b0" *) 
  (* LC_PROBE733_IS_TRIG = "1'b0" *) 
  (* LC_PROBE733_MU_CNT = "1" *) 
  (* LC_PROBE733_PID = "16'b0000001011011101" *) 
  (* LC_PROBE733_TYPE = "1" *) 
  (* LC_PROBE733_WIDTH = "1" *) 
  (* LC_PROBE734_IS_DATA = "1'b0" *) 
  (* LC_PROBE734_IS_TRIG = "1'b0" *) 
  (* LC_PROBE734_MU_CNT = "1" *) 
  (* LC_PROBE734_PID = "16'b0000001011011110" *) 
  (* LC_PROBE734_TYPE = "1" *) 
  (* LC_PROBE734_WIDTH = "1" *) 
  (* LC_PROBE735_IS_DATA = "1'b0" *) 
  (* LC_PROBE735_IS_TRIG = "1'b0" *) 
  (* LC_PROBE735_MU_CNT = "1" *) 
  (* LC_PROBE735_PID = "16'b0000001011011111" *) 
  (* LC_PROBE735_TYPE = "1" *) 
  (* LC_PROBE735_WIDTH = "1" *) 
  (* LC_PROBE736_IS_DATA = "1'b0" *) 
  (* LC_PROBE736_IS_TRIG = "1'b0" *) 
  (* LC_PROBE736_MU_CNT = "1" *) 
  (* LC_PROBE736_PID = "16'b0000001011100000" *) 
  (* LC_PROBE736_TYPE = "1" *) 
  (* LC_PROBE736_WIDTH = "1" *) 
  (* LC_PROBE737_IS_DATA = "1'b0" *) 
  (* LC_PROBE737_IS_TRIG = "1'b0" *) 
  (* LC_PROBE737_MU_CNT = "1" *) 
  (* LC_PROBE737_PID = "16'b0000001011100001" *) 
  (* LC_PROBE737_TYPE = "1" *) 
  (* LC_PROBE737_WIDTH = "1" *) 
  (* LC_PROBE738_IS_DATA = "1'b0" *) 
  (* LC_PROBE738_IS_TRIG = "1'b0" *) 
  (* LC_PROBE738_MU_CNT = "1" *) 
  (* LC_PROBE738_PID = "16'b0000001011100010" *) 
  (* LC_PROBE738_TYPE = "1" *) 
  (* LC_PROBE738_WIDTH = "1" *) 
  (* LC_PROBE739_IS_DATA = "1'b0" *) 
  (* LC_PROBE739_IS_TRIG = "1'b0" *) 
  (* LC_PROBE739_MU_CNT = "1" *) 
  (* LC_PROBE739_PID = "16'b0000001011100011" *) 
  (* LC_PROBE739_TYPE = "1" *) 
  (* LC_PROBE739_WIDTH = "1" *) 
  (* LC_PROBE73_IS_DATA = "1'b0" *) 
  (* LC_PROBE73_IS_TRIG = "1'b0" *) 
  (* LC_PROBE73_MU_CNT = "1" *) 
  (* LC_PROBE73_PID = "16'b0000000001001001" *) 
  (* LC_PROBE73_TYPE = "1" *) 
  (* LC_PROBE73_WIDTH = "1" *) 
  (* LC_PROBE740_IS_DATA = "1'b0" *) 
  (* LC_PROBE740_IS_TRIG = "1'b0" *) 
  (* LC_PROBE740_MU_CNT = "1" *) 
  (* LC_PROBE740_PID = "16'b0000001011100100" *) 
  (* LC_PROBE740_TYPE = "1" *) 
  (* LC_PROBE740_WIDTH = "1" *) 
  (* LC_PROBE741_IS_DATA = "1'b0" *) 
  (* LC_PROBE741_IS_TRIG = "1'b0" *) 
  (* LC_PROBE741_MU_CNT = "1" *) 
  (* LC_PROBE741_PID = "16'b0000001011100101" *) 
  (* LC_PROBE741_TYPE = "1" *) 
  (* LC_PROBE741_WIDTH = "1" *) 
  (* LC_PROBE742_IS_DATA = "1'b0" *) 
  (* LC_PROBE742_IS_TRIG = "1'b0" *) 
  (* LC_PROBE742_MU_CNT = "1" *) 
  (* LC_PROBE742_PID = "16'b0000001011100110" *) 
  (* LC_PROBE742_TYPE = "1" *) 
  (* LC_PROBE742_WIDTH = "1" *) 
  (* LC_PROBE743_IS_DATA = "1'b0" *) 
  (* LC_PROBE743_IS_TRIG = "1'b0" *) 
  (* LC_PROBE743_MU_CNT = "1" *) 
  (* LC_PROBE743_PID = "16'b0000001011100111" *) 
  (* LC_PROBE743_TYPE = "1" *) 
  (* LC_PROBE743_WIDTH = "1" *) 
  (* LC_PROBE744_IS_DATA = "1'b0" *) 
  (* LC_PROBE744_IS_TRIG = "1'b0" *) 
  (* LC_PROBE744_MU_CNT = "1" *) 
  (* LC_PROBE744_PID = "16'b0000001011101000" *) 
  (* LC_PROBE744_TYPE = "1" *) 
  (* LC_PROBE744_WIDTH = "1" *) 
  (* LC_PROBE745_IS_DATA = "1'b0" *) 
  (* LC_PROBE745_IS_TRIG = "1'b0" *) 
  (* LC_PROBE745_MU_CNT = "1" *) 
  (* LC_PROBE745_PID = "16'b0000001011101001" *) 
  (* LC_PROBE745_TYPE = "1" *) 
  (* LC_PROBE745_WIDTH = "1" *) 
  (* LC_PROBE746_IS_DATA = "1'b0" *) 
  (* LC_PROBE746_IS_TRIG = "1'b0" *) 
  (* LC_PROBE746_MU_CNT = "1" *) 
  (* LC_PROBE746_PID = "16'b0000001011101010" *) 
  (* LC_PROBE746_TYPE = "1" *) 
  (* LC_PROBE746_WIDTH = "1" *) 
  (* LC_PROBE747_IS_DATA = "1'b0" *) 
  (* LC_PROBE747_IS_TRIG = "1'b0" *) 
  (* LC_PROBE747_MU_CNT = "1" *) 
  (* LC_PROBE747_PID = "16'b0000001011101011" *) 
  (* LC_PROBE747_TYPE = "1" *) 
  (* LC_PROBE747_WIDTH = "1" *) 
  (* LC_PROBE748_IS_DATA = "1'b0" *) 
  (* LC_PROBE748_IS_TRIG = "1'b0" *) 
  (* LC_PROBE748_MU_CNT = "1" *) 
  (* LC_PROBE748_PID = "16'b0000001011101100" *) 
  (* LC_PROBE748_TYPE = "1" *) 
  (* LC_PROBE748_WIDTH = "1" *) 
  (* LC_PROBE749_IS_DATA = "1'b0" *) 
  (* LC_PROBE749_IS_TRIG = "1'b0" *) 
  (* LC_PROBE749_MU_CNT = "1" *) 
  (* LC_PROBE749_PID = "16'b0000001011101101" *) 
  (* LC_PROBE749_TYPE = "1" *) 
  (* LC_PROBE749_WIDTH = "1" *) 
  (* LC_PROBE74_IS_DATA = "1'b0" *) 
  (* LC_PROBE74_IS_TRIG = "1'b0" *) 
  (* LC_PROBE74_MU_CNT = "1" *) 
  (* LC_PROBE74_PID = "16'b0000000001001010" *) 
  (* LC_PROBE74_TYPE = "1" *) 
  (* LC_PROBE74_WIDTH = "1" *) 
  (* LC_PROBE750_IS_DATA = "1'b0" *) 
  (* LC_PROBE750_IS_TRIG = "1'b0" *) 
  (* LC_PROBE750_MU_CNT = "1" *) 
  (* LC_PROBE750_PID = "16'b0000001011101110" *) 
  (* LC_PROBE750_TYPE = "1" *) 
  (* LC_PROBE750_WIDTH = "1" *) 
  (* LC_PROBE751_IS_DATA = "1'b0" *) 
  (* LC_PROBE751_IS_TRIG = "1'b0" *) 
  (* LC_PROBE751_MU_CNT = "1" *) 
  (* LC_PROBE751_PID = "16'b0000001011101111" *) 
  (* LC_PROBE751_TYPE = "1" *) 
  (* LC_PROBE751_WIDTH = "1" *) 
  (* LC_PROBE752_IS_DATA = "1'b0" *) 
  (* LC_PROBE752_IS_TRIG = "1'b0" *) 
  (* LC_PROBE752_MU_CNT = "1" *) 
  (* LC_PROBE752_PID = "16'b0000001011110000" *) 
  (* LC_PROBE752_TYPE = "1" *) 
  (* LC_PROBE752_WIDTH = "1" *) 
  (* LC_PROBE753_IS_DATA = "1'b0" *) 
  (* LC_PROBE753_IS_TRIG = "1'b0" *) 
  (* LC_PROBE753_MU_CNT = "1" *) 
  (* LC_PROBE753_PID = "16'b0000001011110001" *) 
  (* LC_PROBE753_TYPE = "1" *) 
  (* LC_PROBE753_WIDTH = "1" *) 
  (* LC_PROBE754_IS_DATA = "1'b0" *) 
  (* LC_PROBE754_IS_TRIG = "1'b0" *) 
  (* LC_PROBE754_MU_CNT = "1" *) 
  (* LC_PROBE754_PID = "16'b0000001011110010" *) 
  (* LC_PROBE754_TYPE = "1" *) 
  (* LC_PROBE754_WIDTH = "1" *) 
  (* LC_PROBE755_IS_DATA = "1'b0" *) 
  (* LC_PROBE755_IS_TRIG = "1'b0" *) 
  (* LC_PROBE755_MU_CNT = "1" *) 
  (* LC_PROBE755_PID = "16'b0000001011110011" *) 
  (* LC_PROBE755_TYPE = "1" *) 
  (* LC_PROBE755_WIDTH = "1" *) 
  (* LC_PROBE756_IS_DATA = "1'b0" *) 
  (* LC_PROBE756_IS_TRIG = "1'b0" *) 
  (* LC_PROBE756_MU_CNT = "1" *) 
  (* LC_PROBE756_PID = "16'b0000001011110100" *) 
  (* LC_PROBE756_TYPE = "1" *) 
  (* LC_PROBE756_WIDTH = "1" *) 
  (* LC_PROBE757_IS_DATA = "1'b0" *) 
  (* LC_PROBE757_IS_TRIG = "1'b0" *) 
  (* LC_PROBE757_MU_CNT = "1" *) 
  (* LC_PROBE757_PID = "16'b0000001011110101" *) 
  (* LC_PROBE757_TYPE = "1" *) 
  (* LC_PROBE757_WIDTH = "1" *) 
  (* LC_PROBE758_IS_DATA = "1'b0" *) 
  (* LC_PROBE758_IS_TRIG = "1'b0" *) 
  (* LC_PROBE758_MU_CNT = "1" *) 
  (* LC_PROBE758_PID = "16'b0000001011110110" *) 
  (* LC_PROBE758_TYPE = "1" *) 
  (* LC_PROBE758_WIDTH = "1" *) 
  (* LC_PROBE759_IS_DATA = "1'b0" *) 
  (* LC_PROBE759_IS_TRIG = "1'b0" *) 
  (* LC_PROBE759_MU_CNT = "1" *) 
  (* LC_PROBE759_PID = "16'b0000001011110111" *) 
  (* LC_PROBE759_TYPE = "1" *) 
  (* LC_PROBE759_WIDTH = "1" *) 
  (* LC_PROBE75_IS_DATA = "1'b0" *) 
  (* LC_PROBE75_IS_TRIG = "1'b0" *) 
  (* LC_PROBE75_MU_CNT = "1" *) 
  (* LC_PROBE75_PID = "16'b0000000001001011" *) 
  (* LC_PROBE75_TYPE = "1" *) 
  (* LC_PROBE75_WIDTH = "1" *) 
  (* LC_PROBE760_IS_DATA = "1'b0" *) 
  (* LC_PROBE760_IS_TRIG = "1'b0" *) 
  (* LC_PROBE760_MU_CNT = "1" *) 
  (* LC_PROBE760_PID = "16'b0000001011111000" *) 
  (* LC_PROBE760_TYPE = "1" *) 
  (* LC_PROBE760_WIDTH = "1" *) 
  (* LC_PROBE761_IS_DATA = "1'b0" *) 
  (* LC_PROBE761_IS_TRIG = "1'b0" *) 
  (* LC_PROBE761_MU_CNT = "1" *) 
  (* LC_PROBE761_PID = "16'b0000001011111001" *) 
  (* LC_PROBE761_TYPE = "1" *) 
  (* LC_PROBE761_WIDTH = "1" *) 
  (* LC_PROBE762_IS_DATA = "1'b0" *) 
  (* LC_PROBE762_IS_TRIG = "1'b0" *) 
  (* LC_PROBE762_MU_CNT = "1" *) 
  (* LC_PROBE762_PID = "16'b0000001011111010" *) 
  (* LC_PROBE762_TYPE = "1" *) 
  (* LC_PROBE762_WIDTH = "1" *) 
  (* LC_PROBE763_IS_DATA = "1'b0" *) 
  (* LC_PROBE763_IS_TRIG = "1'b0" *) 
  (* LC_PROBE763_MU_CNT = "1" *) 
  (* LC_PROBE763_PID = "16'b0000001011111011" *) 
  (* LC_PROBE763_TYPE = "1" *) 
  (* LC_PROBE763_WIDTH = "1" *) 
  (* LC_PROBE764_IS_DATA = "1'b0" *) 
  (* LC_PROBE764_IS_TRIG = "1'b0" *) 
  (* LC_PROBE764_MU_CNT = "1" *) 
  (* LC_PROBE764_PID = "16'b0000001011111100" *) 
  (* LC_PROBE764_TYPE = "1" *) 
  (* LC_PROBE764_WIDTH = "1" *) 
  (* LC_PROBE765_IS_DATA = "1'b0" *) 
  (* LC_PROBE765_IS_TRIG = "1'b0" *) 
  (* LC_PROBE765_MU_CNT = "1" *) 
  (* LC_PROBE765_PID = "16'b0000001011111101" *) 
  (* LC_PROBE765_TYPE = "1" *) 
  (* LC_PROBE765_WIDTH = "1" *) 
  (* LC_PROBE766_IS_DATA = "1'b0" *) 
  (* LC_PROBE766_IS_TRIG = "1'b0" *) 
  (* LC_PROBE766_MU_CNT = "1" *) 
  (* LC_PROBE766_PID = "16'b0000001011111110" *) 
  (* LC_PROBE766_TYPE = "1" *) 
  (* LC_PROBE766_WIDTH = "1" *) 
  (* LC_PROBE767_IS_DATA = "1'b0" *) 
  (* LC_PROBE767_IS_TRIG = "1'b0" *) 
  (* LC_PROBE767_MU_CNT = "1" *) 
  (* LC_PROBE767_PID = "16'b0000001011111111" *) 
  (* LC_PROBE767_TYPE = "1" *) 
  (* LC_PROBE767_WIDTH = "1" *) 
  (* LC_PROBE768_IS_DATA = "1'b0" *) 
  (* LC_PROBE768_IS_TRIG = "1'b0" *) 
  (* LC_PROBE768_MU_CNT = "1" *) 
  (* LC_PROBE768_PID = "16'b0000001100000000" *) 
  (* LC_PROBE768_TYPE = "1" *) 
  (* LC_PROBE768_WIDTH = "1" *) 
  (* LC_PROBE769_IS_DATA = "1'b0" *) 
  (* LC_PROBE769_IS_TRIG = "1'b0" *) 
  (* LC_PROBE769_MU_CNT = "1" *) 
  (* LC_PROBE769_PID = "16'b0000001100000001" *) 
  (* LC_PROBE769_TYPE = "1" *) 
  (* LC_PROBE769_WIDTH = "1" *) 
  (* LC_PROBE76_IS_DATA = "1'b0" *) 
  (* LC_PROBE76_IS_TRIG = "1'b0" *) 
  (* LC_PROBE76_MU_CNT = "1" *) 
  (* LC_PROBE76_PID = "16'b0000000001001100" *) 
  (* LC_PROBE76_TYPE = "1" *) 
  (* LC_PROBE76_WIDTH = "1" *) 
  (* LC_PROBE770_IS_DATA = "1'b0" *) 
  (* LC_PROBE770_IS_TRIG = "1'b0" *) 
  (* LC_PROBE770_MU_CNT = "1" *) 
  (* LC_PROBE770_PID = "16'b0000001100000010" *) 
  (* LC_PROBE770_TYPE = "1" *) 
  (* LC_PROBE770_WIDTH = "1" *) 
  (* LC_PROBE771_IS_DATA = "1'b0" *) 
  (* LC_PROBE771_IS_TRIG = "1'b0" *) 
  (* LC_PROBE771_MU_CNT = "1" *) 
  (* LC_PROBE771_PID = "16'b0000001100000011" *) 
  (* LC_PROBE771_TYPE = "1" *) 
  (* LC_PROBE771_WIDTH = "1" *) 
  (* LC_PROBE772_IS_DATA = "1'b0" *) 
  (* LC_PROBE772_IS_TRIG = "1'b0" *) 
  (* LC_PROBE772_MU_CNT = "1" *) 
  (* LC_PROBE772_PID = "16'b0000001100000100" *) 
  (* LC_PROBE772_TYPE = "1" *) 
  (* LC_PROBE772_WIDTH = "1" *) 
  (* LC_PROBE773_IS_DATA = "1'b0" *) 
  (* LC_PROBE773_IS_TRIG = "1'b0" *) 
  (* LC_PROBE773_MU_CNT = "1" *) 
  (* LC_PROBE773_PID = "16'b0000001100000101" *) 
  (* LC_PROBE773_TYPE = "1" *) 
  (* LC_PROBE773_WIDTH = "1" *) 
  (* LC_PROBE774_IS_DATA = "1'b0" *) 
  (* LC_PROBE774_IS_TRIG = "1'b0" *) 
  (* LC_PROBE774_MU_CNT = "1" *) 
  (* LC_PROBE774_PID = "16'b0000001100000110" *) 
  (* LC_PROBE774_TYPE = "1" *) 
  (* LC_PROBE774_WIDTH = "1" *) 
  (* LC_PROBE775_IS_DATA = "1'b0" *) 
  (* LC_PROBE775_IS_TRIG = "1'b0" *) 
  (* LC_PROBE775_MU_CNT = "1" *) 
  (* LC_PROBE775_PID = "16'b0000001100000111" *) 
  (* LC_PROBE775_TYPE = "1" *) 
  (* LC_PROBE775_WIDTH = "1" *) 
  (* LC_PROBE776_IS_DATA = "1'b0" *) 
  (* LC_PROBE776_IS_TRIG = "1'b0" *) 
  (* LC_PROBE776_MU_CNT = "1" *) 
  (* LC_PROBE776_PID = "16'b0000001100001000" *) 
  (* LC_PROBE776_TYPE = "1" *) 
  (* LC_PROBE776_WIDTH = "1" *) 
  (* LC_PROBE777_IS_DATA = "1'b0" *) 
  (* LC_PROBE777_IS_TRIG = "1'b0" *) 
  (* LC_PROBE777_MU_CNT = "1" *) 
  (* LC_PROBE777_PID = "16'b0000001100001001" *) 
  (* LC_PROBE777_TYPE = "1" *) 
  (* LC_PROBE777_WIDTH = "1" *) 
  (* LC_PROBE778_IS_DATA = "1'b0" *) 
  (* LC_PROBE778_IS_TRIG = "1'b0" *) 
  (* LC_PROBE778_MU_CNT = "1" *) 
  (* LC_PROBE778_PID = "16'b0000001100001010" *) 
  (* LC_PROBE778_TYPE = "1" *) 
  (* LC_PROBE778_WIDTH = "1" *) 
  (* LC_PROBE779_IS_DATA = "1'b0" *) 
  (* LC_PROBE779_IS_TRIG = "1'b0" *) 
  (* LC_PROBE779_MU_CNT = "1" *) 
  (* LC_PROBE779_PID = "16'b0000001100001011" *) 
  (* LC_PROBE779_TYPE = "1" *) 
  (* LC_PROBE779_WIDTH = "1" *) 
  (* LC_PROBE77_IS_DATA = "1'b0" *) 
  (* LC_PROBE77_IS_TRIG = "1'b0" *) 
  (* LC_PROBE77_MU_CNT = "1" *) 
  (* LC_PROBE77_PID = "16'b0000000001001101" *) 
  (* LC_PROBE77_TYPE = "1" *) 
  (* LC_PROBE77_WIDTH = "1" *) 
  (* LC_PROBE780_IS_DATA = "1'b0" *) 
  (* LC_PROBE780_IS_TRIG = "1'b0" *) 
  (* LC_PROBE780_MU_CNT = "1" *) 
  (* LC_PROBE780_PID = "16'b0000001100001100" *) 
  (* LC_PROBE780_TYPE = "1" *) 
  (* LC_PROBE780_WIDTH = "1" *) 
  (* LC_PROBE781_IS_DATA = "1'b0" *) 
  (* LC_PROBE781_IS_TRIG = "1'b0" *) 
  (* LC_PROBE781_MU_CNT = "1" *) 
  (* LC_PROBE781_PID = "16'b0000001100001101" *) 
  (* LC_PROBE781_TYPE = "1" *) 
  (* LC_PROBE781_WIDTH = "1" *) 
  (* LC_PROBE782_IS_DATA = "1'b0" *) 
  (* LC_PROBE782_IS_TRIG = "1'b0" *) 
  (* LC_PROBE782_MU_CNT = "1" *) 
  (* LC_PROBE782_PID = "16'b0000001100001110" *) 
  (* LC_PROBE782_TYPE = "1" *) 
  (* LC_PROBE782_WIDTH = "1" *) 
  (* LC_PROBE783_IS_DATA = "1'b0" *) 
  (* LC_PROBE783_IS_TRIG = "1'b0" *) 
  (* LC_PROBE783_MU_CNT = "1" *) 
  (* LC_PROBE783_PID = "16'b0000001100001111" *) 
  (* LC_PROBE783_TYPE = "1" *) 
  (* LC_PROBE783_WIDTH = "1" *) 
  (* LC_PROBE784_IS_DATA = "1'b0" *) 
  (* LC_PROBE784_IS_TRIG = "1'b0" *) 
  (* LC_PROBE784_MU_CNT = "1" *) 
  (* LC_PROBE784_PID = "16'b0000001100010000" *) 
  (* LC_PROBE784_TYPE = "1" *) 
  (* LC_PROBE784_WIDTH = "1" *) 
  (* LC_PROBE785_IS_DATA = "1'b0" *) 
  (* LC_PROBE785_IS_TRIG = "1'b0" *) 
  (* LC_PROBE785_MU_CNT = "1" *) 
  (* LC_PROBE785_PID = "16'b0000001100010001" *) 
  (* LC_PROBE785_TYPE = "1" *) 
  (* LC_PROBE785_WIDTH = "1" *) 
  (* LC_PROBE786_IS_DATA = "1'b0" *) 
  (* LC_PROBE786_IS_TRIG = "1'b0" *) 
  (* LC_PROBE786_MU_CNT = "1" *) 
  (* LC_PROBE786_PID = "16'b0000001100010010" *) 
  (* LC_PROBE786_TYPE = "1" *) 
  (* LC_PROBE786_WIDTH = "1" *) 
  (* LC_PROBE787_IS_DATA = "1'b0" *) 
  (* LC_PROBE787_IS_TRIG = "1'b0" *) 
  (* LC_PROBE787_MU_CNT = "1" *) 
  (* LC_PROBE787_PID = "16'b0000001100010011" *) 
  (* LC_PROBE787_TYPE = "1" *) 
  (* LC_PROBE787_WIDTH = "1" *) 
  (* LC_PROBE788_IS_DATA = "1'b0" *) 
  (* LC_PROBE788_IS_TRIG = "1'b0" *) 
  (* LC_PROBE788_MU_CNT = "1" *) 
  (* LC_PROBE788_PID = "16'b0000001100010100" *) 
  (* LC_PROBE788_TYPE = "1" *) 
  (* LC_PROBE788_WIDTH = "1" *) 
  (* LC_PROBE789_IS_DATA = "1'b0" *) 
  (* LC_PROBE789_IS_TRIG = "1'b0" *) 
  (* LC_PROBE789_MU_CNT = "1" *) 
  (* LC_PROBE789_PID = "16'b0000001100010101" *) 
  (* LC_PROBE789_TYPE = "1" *) 
  (* LC_PROBE789_WIDTH = "1" *) 
  (* LC_PROBE78_IS_DATA = "1'b0" *) 
  (* LC_PROBE78_IS_TRIG = "1'b0" *) 
  (* LC_PROBE78_MU_CNT = "1" *) 
  (* LC_PROBE78_PID = "16'b0000000001001110" *) 
  (* LC_PROBE78_TYPE = "1" *) 
  (* LC_PROBE78_WIDTH = "1" *) 
  (* LC_PROBE790_IS_DATA = "1'b0" *) 
  (* LC_PROBE790_IS_TRIG = "1'b0" *) 
  (* LC_PROBE790_MU_CNT = "1" *) 
  (* LC_PROBE790_PID = "16'b0000001100010110" *) 
  (* LC_PROBE790_TYPE = "1" *) 
  (* LC_PROBE790_WIDTH = "1" *) 
  (* LC_PROBE791_IS_DATA = "1'b0" *) 
  (* LC_PROBE791_IS_TRIG = "1'b0" *) 
  (* LC_PROBE791_MU_CNT = "1" *) 
  (* LC_PROBE791_PID = "16'b0000001100010111" *) 
  (* LC_PROBE791_TYPE = "1" *) 
  (* LC_PROBE791_WIDTH = "1" *) 
  (* LC_PROBE792_IS_DATA = "1'b0" *) 
  (* LC_PROBE792_IS_TRIG = "1'b0" *) 
  (* LC_PROBE792_MU_CNT = "1" *) 
  (* LC_PROBE792_PID = "16'b0000001100011000" *) 
  (* LC_PROBE792_TYPE = "1" *) 
  (* LC_PROBE792_WIDTH = "1" *) 
  (* LC_PROBE793_IS_DATA = "1'b0" *) 
  (* LC_PROBE793_IS_TRIG = "1'b0" *) 
  (* LC_PROBE793_MU_CNT = "1" *) 
  (* LC_PROBE793_PID = "16'b0000001100011001" *) 
  (* LC_PROBE793_TYPE = "1" *) 
  (* LC_PROBE793_WIDTH = "1" *) 
  (* LC_PROBE794_IS_DATA = "1'b0" *) 
  (* LC_PROBE794_IS_TRIG = "1'b0" *) 
  (* LC_PROBE794_MU_CNT = "1" *) 
  (* LC_PROBE794_PID = "16'b0000001100011010" *) 
  (* LC_PROBE794_TYPE = "1" *) 
  (* LC_PROBE794_WIDTH = "1" *) 
  (* LC_PROBE795_IS_DATA = "1'b0" *) 
  (* LC_PROBE795_IS_TRIG = "1'b0" *) 
  (* LC_PROBE795_MU_CNT = "1" *) 
  (* LC_PROBE795_PID = "16'b0000001100011011" *) 
  (* LC_PROBE795_TYPE = "1" *) 
  (* LC_PROBE795_WIDTH = "1" *) 
  (* LC_PROBE796_IS_DATA = "1'b0" *) 
  (* LC_PROBE796_IS_TRIG = "1'b0" *) 
  (* LC_PROBE796_MU_CNT = "1" *) 
  (* LC_PROBE796_PID = "16'b0000001100011100" *) 
  (* LC_PROBE796_TYPE = "1" *) 
  (* LC_PROBE796_WIDTH = "1" *) 
  (* LC_PROBE797_IS_DATA = "1'b0" *) 
  (* LC_PROBE797_IS_TRIG = "1'b0" *) 
  (* LC_PROBE797_MU_CNT = "1" *) 
  (* LC_PROBE797_PID = "16'b0000001100011101" *) 
  (* LC_PROBE797_TYPE = "1" *) 
  (* LC_PROBE797_WIDTH = "1" *) 
  (* LC_PROBE798_IS_DATA = "1'b0" *) 
  (* LC_PROBE798_IS_TRIG = "1'b0" *) 
  (* LC_PROBE798_MU_CNT = "1" *) 
  (* LC_PROBE798_PID = "16'b0000001100011110" *) 
  (* LC_PROBE798_TYPE = "1" *) 
  (* LC_PROBE798_WIDTH = "1" *) 
  (* LC_PROBE799_IS_DATA = "1'b0" *) 
  (* LC_PROBE799_IS_TRIG = "1'b0" *) 
  (* LC_PROBE799_MU_CNT = "1" *) 
  (* LC_PROBE799_PID = "16'b0000001100011111" *) 
  (* LC_PROBE799_TYPE = "1" *) 
  (* LC_PROBE799_WIDTH = "1" *) 
  (* LC_PROBE79_IS_DATA = "1'b0" *) 
  (* LC_PROBE79_IS_TRIG = "1'b0" *) 
  (* LC_PROBE79_MU_CNT = "1" *) 
  (* LC_PROBE79_PID = "16'b0000000001001111" *) 
  (* LC_PROBE79_TYPE = "1" *) 
  (* LC_PROBE79_WIDTH = "1" *) 
  (* LC_PROBE7_IS_DATA = "1'b0" *) 
  (* LC_PROBE7_IS_TRIG = "1'b0" *) 
  (* LC_PROBE7_MU_CNT = "1" *) 
  (* LC_PROBE7_PID = "16'b0000000000000111" *) 
  (* LC_PROBE7_TYPE = "1" *) 
  (* LC_PROBE7_WIDTH = "1" *) 
  (* LC_PROBE800_IS_DATA = "1'b0" *) 
  (* LC_PROBE800_IS_TRIG = "1'b0" *) 
  (* LC_PROBE800_MU_CNT = "1" *) 
  (* LC_PROBE800_PID = "16'b0000001100100000" *) 
  (* LC_PROBE800_TYPE = "1" *) 
  (* LC_PROBE800_WIDTH = "1" *) 
  (* LC_PROBE801_IS_DATA = "1'b0" *) 
  (* LC_PROBE801_IS_TRIG = "1'b0" *) 
  (* LC_PROBE801_MU_CNT = "1" *) 
  (* LC_PROBE801_PID = "16'b0000001100100001" *) 
  (* LC_PROBE801_TYPE = "1" *) 
  (* LC_PROBE801_WIDTH = "1" *) 
  (* LC_PROBE802_IS_DATA = "1'b0" *) 
  (* LC_PROBE802_IS_TRIG = "1'b0" *) 
  (* LC_PROBE802_MU_CNT = "1" *) 
  (* LC_PROBE802_PID = "16'b0000001100100010" *) 
  (* LC_PROBE802_TYPE = "1" *) 
  (* LC_PROBE802_WIDTH = "1" *) 
  (* LC_PROBE803_IS_DATA = "1'b0" *) 
  (* LC_PROBE803_IS_TRIG = "1'b0" *) 
  (* LC_PROBE803_MU_CNT = "1" *) 
  (* LC_PROBE803_PID = "16'b0000001100100011" *) 
  (* LC_PROBE803_TYPE = "1" *) 
  (* LC_PROBE803_WIDTH = "1" *) 
  (* LC_PROBE804_IS_DATA = "1'b0" *) 
  (* LC_PROBE804_IS_TRIG = "1'b0" *) 
  (* LC_PROBE804_MU_CNT = "1" *) 
  (* LC_PROBE804_PID = "16'b0000001100100100" *) 
  (* LC_PROBE804_TYPE = "1" *) 
  (* LC_PROBE804_WIDTH = "1" *) 
  (* LC_PROBE805_IS_DATA = "1'b0" *) 
  (* LC_PROBE805_IS_TRIG = "1'b0" *) 
  (* LC_PROBE805_MU_CNT = "1" *) 
  (* LC_PROBE805_PID = "16'b0000001100100101" *) 
  (* LC_PROBE805_TYPE = "1" *) 
  (* LC_PROBE805_WIDTH = "1" *) 
  (* LC_PROBE806_IS_DATA = "1'b0" *) 
  (* LC_PROBE806_IS_TRIG = "1'b0" *) 
  (* LC_PROBE806_MU_CNT = "1" *) 
  (* LC_PROBE806_PID = "16'b0000001100100110" *) 
  (* LC_PROBE806_TYPE = "1" *) 
  (* LC_PROBE806_WIDTH = "1" *) 
  (* LC_PROBE807_IS_DATA = "1'b0" *) 
  (* LC_PROBE807_IS_TRIG = "1'b0" *) 
  (* LC_PROBE807_MU_CNT = "1" *) 
  (* LC_PROBE807_PID = "16'b0000001100100111" *) 
  (* LC_PROBE807_TYPE = "1" *) 
  (* LC_PROBE807_WIDTH = "1" *) 
  (* LC_PROBE808_IS_DATA = "1'b0" *) 
  (* LC_PROBE808_IS_TRIG = "1'b0" *) 
  (* LC_PROBE808_MU_CNT = "1" *) 
  (* LC_PROBE808_PID = "16'b0000001100101000" *) 
  (* LC_PROBE808_TYPE = "1" *) 
  (* LC_PROBE808_WIDTH = "1" *) 
  (* LC_PROBE809_IS_DATA = "1'b0" *) 
  (* LC_PROBE809_IS_TRIG = "1'b0" *) 
  (* LC_PROBE809_MU_CNT = "1" *) 
  (* LC_PROBE809_PID = "16'b0000001100101001" *) 
  (* LC_PROBE809_TYPE = "1" *) 
  (* LC_PROBE809_WIDTH = "1" *) 
  (* LC_PROBE80_IS_DATA = "1'b0" *) 
  (* LC_PROBE80_IS_TRIG = "1'b0" *) 
  (* LC_PROBE80_MU_CNT = "1" *) 
  (* LC_PROBE80_PID = "16'b0000000001010000" *) 
  (* LC_PROBE80_TYPE = "1" *) 
  (* LC_PROBE80_WIDTH = "1" *) 
  (* LC_PROBE810_IS_DATA = "1'b0" *) 
  (* LC_PROBE810_IS_TRIG = "1'b0" *) 
  (* LC_PROBE810_MU_CNT = "1" *) 
  (* LC_PROBE810_PID = "16'b0000001100101010" *) 
  (* LC_PROBE810_TYPE = "1" *) 
  (* LC_PROBE810_WIDTH = "1" *) 
  (* LC_PROBE811_IS_DATA = "1'b0" *) 
  (* LC_PROBE811_IS_TRIG = "1'b0" *) 
  (* LC_PROBE811_MU_CNT = "1" *) 
  (* LC_PROBE811_PID = "16'b0000001100101011" *) 
  (* LC_PROBE811_TYPE = "1" *) 
  (* LC_PROBE811_WIDTH = "1" *) 
  (* LC_PROBE812_IS_DATA = "1'b0" *) 
  (* LC_PROBE812_IS_TRIG = "1'b0" *) 
  (* LC_PROBE812_MU_CNT = "1" *) 
  (* LC_PROBE812_PID = "16'b0000001100101100" *) 
  (* LC_PROBE812_TYPE = "1" *) 
  (* LC_PROBE812_WIDTH = "1" *) 
  (* LC_PROBE813_IS_DATA = "1'b0" *) 
  (* LC_PROBE813_IS_TRIG = "1'b0" *) 
  (* LC_PROBE813_MU_CNT = "1" *) 
  (* LC_PROBE813_PID = "16'b0000001100101101" *) 
  (* LC_PROBE813_TYPE = "1" *) 
  (* LC_PROBE813_WIDTH = "1" *) 
  (* LC_PROBE814_IS_DATA = "1'b0" *) 
  (* LC_PROBE814_IS_TRIG = "1'b0" *) 
  (* LC_PROBE814_MU_CNT = "1" *) 
  (* LC_PROBE814_PID = "16'b0000001100101110" *) 
  (* LC_PROBE814_TYPE = "1" *) 
  (* LC_PROBE814_WIDTH = "1" *) 
  (* LC_PROBE815_IS_DATA = "1'b0" *) 
  (* LC_PROBE815_IS_TRIG = "1'b0" *) 
  (* LC_PROBE815_MU_CNT = "1" *) 
  (* LC_PROBE815_PID = "16'b0000001100101111" *) 
  (* LC_PROBE815_TYPE = "1" *) 
  (* LC_PROBE815_WIDTH = "1" *) 
  (* LC_PROBE816_IS_DATA = "1'b0" *) 
  (* LC_PROBE816_IS_TRIG = "1'b0" *) 
  (* LC_PROBE816_MU_CNT = "1" *) 
  (* LC_PROBE816_PID = "16'b0000001100110000" *) 
  (* LC_PROBE816_TYPE = "1" *) 
  (* LC_PROBE816_WIDTH = "1" *) 
  (* LC_PROBE817_IS_DATA = "1'b0" *) 
  (* LC_PROBE817_IS_TRIG = "1'b0" *) 
  (* LC_PROBE817_MU_CNT = "1" *) 
  (* LC_PROBE817_PID = "16'b0000001100110001" *) 
  (* LC_PROBE817_TYPE = "1" *) 
  (* LC_PROBE817_WIDTH = "1" *) 
  (* LC_PROBE818_IS_DATA = "1'b0" *) 
  (* LC_PROBE818_IS_TRIG = "1'b0" *) 
  (* LC_PROBE818_MU_CNT = "1" *) 
  (* LC_PROBE818_PID = "16'b0000001100110010" *) 
  (* LC_PROBE818_TYPE = "1" *) 
  (* LC_PROBE818_WIDTH = "1" *) 
  (* LC_PROBE819_IS_DATA = "1'b0" *) 
  (* LC_PROBE819_IS_TRIG = "1'b0" *) 
  (* LC_PROBE819_MU_CNT = "1" *) 
  (* LC_PROBE819_PID = "16'b0000001100110011" *) 
  (* LC_PROBE819_TYPE = "1" *) 
  (* LC_PROBE819_WIDTH = "1" *) 
  (* LC_PROBE81_IS_DATA = "1'b0" *) 
  (* LC_PROBE81_IS_TRIG = "1'b0" *) 
  (* LC_PROBE81_MU_CNT = "1" *) 
  (* LC_PROBE81_PID = "16'b0000000001010001" *) 
  (* LC_PROBE81_TYPE = "1" *) 
  (* LC_PROBE81_WIDTH = "1" *) 
  (* LC_PROBE820_IS_DATA = "1'b0" *) 
  (* LC_PROBE820_IS_TRIG = "1'b0" *) 
  (* LC_PROBE820_MU_CNT = "1" *) 
  (* LC_PROBE820_PID = "16'b0000001100110100" *) 
  (* LC_PROBE820_TYPE = "1" *) 
  (* LC_PROBE820_WIDTH = "1" *) 
  (* LC_PROBE821_IS_DATA = "1'b0" *) 
  (* LC_PROBE821_IS_TRIG = "1'b0" *) 
  (* LC_PROBE821_MU_CNT = "1" *) 
  (* LC_PROBE821_PID = "16'b0000001100110101" *) 
  (* LC_PROBE821_TYPE = "1" *) 
  (* LC_PROBE821_WIDTH = "1" *) 
  (* LC_PROBE822_IS_DATA = "1'b0" *) 
  (* LC_PROBE822_IS_TRIG = "1'b0" *) 
  (* LC_PROBE822_MU_CNT = "1" *) 
  (* LC_PROBE822_PID = "16'b0000001100110110" *) 
  (* LC_PROBE822_TYPE = "1" *) 
  (* LC_PROBE822_WIDTH = "1" *) 
  (* LC_PROBE823_IS_DATA = "1'b0" *) 
  (* LC_PROBE823_IS_TRIG = "1'b0" *) 
  (* LC_PROBE823_MU_CNT = "1" *) 
  (* LC_PROBE823_PID = "16'b0000001100110111" *) 
  (* LC_PROBE823_TYPE = "1" *) 
  (* LC_PROBE823_WIDTH = "1" *) 
  (* LC_PROBE824_IS_DATA = "1'b0" *) 
  (* LC_PROBE824_IS_TRIG = "1'b0" *) 
  (* LC_PROBE824_MU_CNT = "1" *) 
  (* LC_PROBE824_PID = "16'b0000001100111000" *) 
  (* LC_PROBE824_TYPE = "1" *) 
  (* LC_PROBE824_WIDTH = "1" *) 
  (* LC_PROBE825_IS_DATA = "1'b0" *) 
  (* LC_PROBE825_IS_TRIG = "1'b0" *) 
  (* LC_PROBE825_MU_CNT = "1" *) 
  (* LC_PROBE825_PID = "16'b0000001100111001" *) 
  (* LC_PROBE825_TYPE = "1" *) 
  (* LC_PROBE825_WIDTH = "1" *) 
  (* LC_PROBE826_IS_DATA = "1'b0" *) 
  (* LC_PROBE826_IS_TRIG = "1'b0" *) 
  (* LC_PROBE826_MU_CNT = "1" *) 
  (* LC_PROBE826_PID = "16'b0000001100111010" *) 
  (* LC_PROBE826_TYPE = "1" *) 
  (* LC_PROBE826_WIDTH = "1" *) 
  (* LC_PROBE827_IS_DATA = "1'b0" *) 
  (* LC_PROBE827_IS_TRIG = "1'b0" *) 
  (* LC_PROBE827_MU_CNT = "1" *) 
  (* LC_PROBE827_PID = "16'b0000001100111011" *) 
  (* LC_PROBE827_TYPE = "1" *) 
  (* LC_PROBE827_WIDTH = "1" *) 
  (* LC_PROBE828_IS_DATA = "1'b0" *) 
  (* LC_PROBE828_IS_TRIG = "1'b0" *) 
  (* LC_PROBE828_MU_CNT = "1" *) 
  (* LC_PROBE828_PID = "16'b0000001100111100" *) 
  (* LC_PROBE828_TYPE = "1" *) 
  (* LC_PROBE828_WIDTH = "1" *) 
  (* LC_PROBE829_IS_DATA = "1'b0" *) 
  (* LC_PROBE829_IS_TRIG = "1'b0" *) 
  (* LC_PROBE829_MU_CNT = "1" *) 
  (* LC_PROBE829_PID = "16'b0000001100111101" *) 
  (* LC_PROBE829_TYPE = "1" *) 
  (* LC_PROBE829_WIDTH = "1" *) 
  (* LC_PROBE82_IS_DATA = "1'b0" *) 
  (* LC_PROBE82_IS_TRIG = "1'b0" *) 
  (* LC_PROBE82_MU_CNT = "1" *) 
  (* LC_PROBE82_PID = "16'b0000000001010010" *) 
  (* LC_PROBE82_TYPE = "1" *) 
  (* LC_PROBE82_WIDTH = "1" *) 
  (* LC_PROBE830_IS_DATA = "1'b0" *) 
  (* LC_PROBE830_IS_TRIG = "1'b0" *) 
  (* LC_PROBE830_MU_CNT = "1" *) 
  (* LC_PROBE830_PID = "16'b0000001100111110" *) 
  (* LC_PROBE830_TYPE = "1" *) 
  (* LC_PROBE830_WIDTH = "1" *) 
  (* LC_PROBE831_IS_DATA = "1'b0" *) 
  (* LC_PROBE831_IS_TRIG = "1'b0" *) 
  (* LC_PROBE831_MU_CNT = "1" *) 
  (* LC_PROBE831_PID = "16'b0000001100111111" *) 
  (* LC_PROBE831_TYPE = "1" *) 
  (* LC_PROBE831_WIDTH = "1" *) 
  (* LC_PROBE832_IS_DATA = "1'b0" *) 
  (* LC_PROBE832_IS_TRIG = "1'b0" *) 
  (* LC_PROBE832_MU_CNT = "1" *) 
  (* LC_PROBE832_PID = "16'b0000001101000000" *) 
  (* LC_PROBE832_TYPE = "1" *) 
  (* LC_PROBE832_WIDTH = "1" *) 
  (* LC_PROBE833_IS_DATA = "1'b0" *) 
  (* LC_PROBE833_IS_TRIG = "1'b0" *) 
  (* LC_PROBE833_MU_CNT = "1" *) 
  (* LC_PROBE833_PID = "16'b0000001101000001" *) 
  (* LC_PROBE833_TYPE = "1" *) 
  (* LC_PROBE833_WIDTH = "1" *) 
  (* LC_PROBE834_IS_DATA = "1'b0" *) 
  (* LC_PROBE834_IS_TRIG = "1'b0" *) 
  (* LC_PROBE834_MU_CNT = "1" *) 
  (* LC_PROBE834_PID = "16'b0000001101000010" *) 
  (* LC_PROBE834_TYPE = "1" *) 
  (* LC_PROBE834_WIDTH = "1" *) 
  (* LC_PROBE835_IS_DATA = "1'b0" *) 
  (* LC_PROBE835_IS_TRIG = "1'b0" *) 
  (* LC_PROBE835_MU_CNT = "1" *) 
  (* LC_PROBE835_PID = "16'b0000001101000011" *) 
  (* LC_PROBE835_TYPE = "1" *) 
  (* LC_PROBE835_WIDTH = "1" *) 
  (* LC_PROBE836_IS_DATA = "1'b0" *) 
  (* LC_PROBE836_IS_TRIG = "1'b0" *) 
  (* LC_PROBE836_MU_CNT = "1" *) 
  (* LC_PROBE836_PID = "16'b0000001101000100" *) 
  (* LC_PROBE836_TYPE = "1" *) 
  (* LC_PROBE836_WIDTH = "1" *) 
  (* LC_PROBE837_IS_DATA = "1'b0" *) 
  (* LC_PROBE837_IS_TRIG = "1'b0" *) 
  (* LC_PROBE837_MU_CNT = "1" *) 
  (* LC_PROBE837_PID = "16'b0000001101000101" *) 
  (* LC_PROBE837_TYPE = "1" *) 
  (* LC_PROBE837_WIDTH = "1" *) 
  (* LC_PROBE838_IS_DATA = "1'b0" *) 
  (* LC_PROBE838_IS_TRIG = "1'b0" *) 
  (* LC_PROBE838_MU_CNT = "1" *) 
  (* LC_PROBE838_PID = "16'b0000001101000110" *) 
  (* LC_PROBE838_TYPE = "1" *) 
  (* LC_PROBE838_WIDTH = "1" *) 
  (* LC_PROBE839_IS_DATA = "1'b0" *) 
  (* LC_PROBE839_IS_TRIG = "1'b0" *) 
  (* LC_PROBE839_MU_CNT = "1" *) 
  (* LC_PROBE839_PID = "16'b0000001101000111" *) 
  (* LC_PROBE839_TYPE = "1" *) 
  (* LC_PROBE839_WIDTH = "1" *) 
  (* LC_PROBE83_IS_DATA = "1'b0" *) 
  (* LC_PROBE83_IS_TRIG = "1'b0" *) 
  (* LC_PROBE83_MU_CNT = "1" *) 
  (* LC_PROBE83_PID = "16'b0000000001010011" *) 
  (* LC_PROBE83_TYPE = "1" *) 
  (* LC_PROBE83_WIDTH = "1" *) 
  (* LC_PROBE840_IS_DATA = "1'b0" *) 
  (* LC_PROBE840_IS_TRIG = "1'b0" *) 
  (* LC_PROBE840_MU_CNT = "1" *) 
  (* LC_PROBE840_PID = "16'b0000001101001000" *) 
  (* LC_PROBE840_TYPE = "1" *) 
  (* LC_PROBE840_WIDTH = "1" *) 
  (* LC_PROBE841_IS_DATA = "1'b0" *) 
  (* LC_PROBE841_IS_TRIG = "1'b0" *) 
  (* LC_PROBE841_MU_CNT = "1" *) 
  (* LC_PROBE841_PID = "16'b0000001101001001" *) 
  (* LC_PROBE841_TYPE = "1" *) 
  (* LC_PROBE841_WIDTH = "1" *) 
  (* LC_PROBE842_IS_DATA = "1'b0" *) 
  (* LC_PROBE842_IS_TRIG = "1'b0" *) 
  (* LC_PROBE842_MU_CNT = "1" *) 
  (* LC_PROBE842_PID = "16'b0000001101001010" *) 
  (* LC_PROBE842_TYPE = "1" *) 
  (* LC_PROBE842_WIDTH = "1" *) 
  (* LC_PROBE843_IS_DATA = "1'b0" *) 
  (* LC_PROBE843_IS_TRIG = "1'b0" *) 
  (* LC_PROBE843_MU_CNT = "1" *) 
  (* LC_PROBE843_PID = "16'b0000001101001011" *) 
  (* LC_PROBE843_TYPE = "1" *) 
  (* LC_PROBE843_WIDTH = "1" *) 
  (* LC_PROBE844_IS_DATA = "1'b0" *) 
  (* LC_PROBE844_IS_TRIG = "1'b0" *) 
  (* LC_PROBE844_MU_CNT = "1" *) 
  (* LC_PROBE844_PID = "16'b0000001101001100" *) 
  (* LC_PROBE844_TYPE = "1" *) 
  (* LC_PROBE844_WIDTH = "1" *) 
  (* LC_PROBE845_IS_DATA = "1'b0" *) 
  (* LC_PROBE845_IS_TRIG = "1'b0" *) 
  (* LC_PROBE845_MU_CNT = "1" *) 
  (* LC_PROBE845_PID = "16'b0000001101001101" *) 
  (* LC_PROBE845_TYPE = "1" *) 
  (* LC_PROBE845_WIDTH = "1" *) 
  (* LC_PROBE846_IS_DATA = "1'b0" *) 
  (* LC_PROBE846_IS_TRIG = "1'b0" *) 
  (* LC_PROBE846_MU_CNT = "1" *) 
  (* LC_PROBE846_PID = "16'b0000001101001110" *) 
  (* LC_PROBE846_TYPE = "1" *) 
  (* LC_PROBE846_WIDTH = "1" *) 
  (* LC_PROBE847_IS_DATA = "1'b0" *) 
  (* LC_PROBE847_IS_TRIG = "1'b0" *) 
  (* LC_PROBE847_MU_CNT = "1" *) 
  (* LC_PROBE847_PID = "16'b0000001101001111" *) 
  (* LC_PROBE847_TYPE = "1" *) 
  (* LC_PROBE847_WIDTH = "1" *) 
  (* LC_PROBE848_IS_DATA = "1'b0" *) 
  (* LC_PROBE848_IS_TRIG = "1'b0" *) 
  (* LC_PROBE848_MU_CNT = "1" *) 
  (* LC_PROBE848_PID = "16'b0000001101010000" *) 
  (* LC_PROBE848_TYPE = "1" *) 
  (* LC_PROBE848_WIDTH = "1" *) 
  (* LC_PROBE849_IS_DATA = "1'b0" *) 
  (* LC_PROBE849_IS_TRIG = "1'b0" *) 
  (* LC_PROBE849_MU_CNT = "1" *) 
  (* LC_PROBE849_PID = "16'b0000001101010001" *) 
  (* LC_PROBE849_TYPE = "1" *) 
  (* LC_PROBE849_WIDTH = "1" *) 
  (* LC_PROBE84_IS_DATA = "1'b0" *) 
  (* LC_PROBE84_IS_TRIG = "1'b0" *) 
  (* LC_PROBE84_MU_CNT = "1" *) 
  (* LC_PROBE84_PID = "16'b0000000001010100" *) 
  (* LC_PROBE84_TYPE = "1" *) 
  (* LC_PROBE84_WIDTH = "1" *) 
  (* LC_PROBE850_IS_DATA = "1'b0" *) 
  (* LC_PROBE850_IS_TRIG = "1'b0" *) 
  (* LC_PROBE850_MU_CNT = "1" *) 
  (* LC_PROBE850_PID = "16'b0000001101010010" *) 
  (* LC_PROBE850_TYPE = "1" *) 
  (* LC_PROBE850_WIDTH = "1" *) 
  (* LC_PROBE851_IS_DATA = "1'b0" *) 
  (* LC_PROBE851_IS_TRIG = "1'b0" *) 
  (* LC_PROBE851_MU_CNT = "1" *) 
  (* LC_PROBE851_PID = "16'b0000001101010011" *) 
  (* LC_PROBE851_TYPE = "1" *) 
  (* LC_PROBE851_WIDTH = "1" *) 
  (* LC_PROBE852_IS_DATA = "1'b0" *) 
  (* LC_PROBE852_IS_TRIG = "1'b0" *) 
  (* LC_PROBE852_MU_CNT = "1" *) 
  (* LC_PROBE852_PID = "16'b0000001101010100" *) 
  (* LC_PROBE852_TYPE = "1" *) 
  (* LC_PROBE852_WIDTH = "1" *) 
  (* LC_PROBE853_IS_DATA = "1'b0" *) 
  (* LC_PROBE853_IS_TRIG = "1'b0" *) 
  (* LC_PROBE853_MU_CNT = "1" *) 
  (* LC_PROBE853_PID = "16'b0000001101010101" *) 
  (* LC_PROBE853_TYPE = "1" *) 
  (* LC_PROBE853_WIDTH = "1" *) 
  (* LC_PROBE854_IS_DATA = "1'b0" *) 
  (* LC_PROBE854_IS_TRIG = "1'b0" *) 
  (* LC_PROBE854_MU_CNT = "1" *) 
  (* LC_PROBE854_PID = "16'b0000001101010110" *) 
  (* LC_PROBE854_TYPE = "1" *) 
  (* LC_PROBE854_WIDTH = "1" *) 
  (* LC_PROBE855_IS_DATA = "1'b0" *) 
  (* LC_PROBE855_IS_TRIG = "1'b0" *) 
  (* LC_PROBE855_MU_CNT = "1" *) 
  (* LC_PROBE855_PID = "16'b0000001101010111" *) 
  (* LC_PROBE855_TYPE = "1" *) 
  (* LC_PROBE855_WIDTH = "1" *) 
  (* LC_PROBE856_IS_DATA = "1'b0" *) 
  (* LC_PROBE856_IS_TRIG = "1'b0" *) 
  (* LC_PROBE856_MU_CNT = "1" *) 
  (* LC_PROBE856_PID = "16'b0000001101011000" *) 
  (* LC_PROBE856_TYPE = "1" *) 
  (* LC_PROBE856_WIDTH = "1" *) 
  (* LC_PROBE857_IS_DATA = "1'b0" *) 
  (* LC_PROBE857_IS_TRIG = "1'b0" *) 
  (* LC_PROBE857_MU_CNT = "1" *) 
  (* LC_PROBE857_PID = "16'b0000001101011001" *) 
  (* LC_PROBE857_TYPE = "1" *) 
  (* LC_PROBE857_WIDTH = "1" *) 
  (* LC_PROBE858_IS_DATA = "1'b0" *) 
  (* LC_PROBE858_IS_TRIG = "1'b0" *) 
  (* LC_PROBE858_MU_CNT = "1" *) 
  (* LC_PROBE858_PID = "16'b0000001101011010" *) 
  (* LC_PROBE858_TYPE = "1" *) 
  (* LC_PROBE858_WIDTH = "1" *) 
  (* LC_PROBE859_IS_DATA = "1'b0" *) 
  (* LC_PROBE859_IS_TRIG = "1'b0" *) 
  (* LC_PROBE859_MU_CNT = "1" *) 
  (* LC_PROBE859_PID = "16'b0000001101011011" *) 
  (* LC_PROBE859_TYPE = "1" *) 
  (* LC_PROBE859_WIDTH = "1" *) 
  (* LC_PROBE85_IS_DATA = "1'b0" *) 
  (* LC_PROBE85_IS_TRIG = "1'b0" *) 
  (* LC_PROBE85_MU_CNT = "1" *) 
  (* LC_PROBE85_PID = "16'b0000000001010101" *) 
  (* LC_PROBE85_TYPE = "1" *) 
  (* LC_PROBE85_WIDTH = "1" *) 
  (* LC_PROBE860_IS_DATA = "1'b0" *) 
  (* LC_PROBE860_IS_TRIG = "1'b0" *) 
  (* LC_PROBE860_MU_CNT = "1" *) 
  (* LC_PROBE860_PID = "16'b0000001101011100" *) 
  (* LC_PROBE860_TYPE = "1" *) 
  (* LC_PROBE860_WIDTH = "1" *) 
  (* LC_PROBE861_IS_DATA = "1'b0" *) 
  (* LC_PROBE861_IS_TRIG = "1'b0" *) 
  (* LC_PROBE861_MU_CNT = "1" *) 
  (* LC_PROBE861_PID = "16'b0000001101011101" *) 
  (* LC_PROBE861_TYPE = "1" *) 
  (* LC_PROBE861_WIDTH = "1" *) 
  (* LC_PROBE862_IS_DATA = "1'b0" *) 
  (* LC_PROBE862_IS_TRIG = "1'b0" *) 
  (* LC_PROBE862_MU_CNT = "1" *) 
  (* LC_PROBE862_PID = "16'b0000001101011110" *) 
  (* LC_PROBE862_TYPE = "1" *) 
  (* LC_PROBE862_WIDTH = "1" *) 
  (* LC_PROBE863_IS_DATA = "1'b0" *) 
  (* LC_PROBE863_IS_TRIG = "1'b0" *) 
  (* LC_PROBE863_MU_CNT = "1" *) 
  (* LC_PROBE863_PID = "16'b0000001101011111" *) 
  (* LC_PROBE863_TYPE = "1" *) 
  (* LC_PROBE863_WIDTH = "1" *) 
  (* LC_PROBE864_IS_DATA = "1'b0" *) 
  (* LC_PROBE864_IS_TRIG = "1'b0" *) 
  (* LC_PROBE864_MU_CNT = "1" *) 
  (* LC_PROBE864_PID = "16'b0000001101100000" *) 
  (* LC_PROBE864_TYPE = "1" *) 
  (* LC_PROBE864_WIDTH = "1" *) 
  (* LC_PROBE865_IS_DATA = "1'b0" *) 
  (* LC_PROBE865_IS_TRIG = "1'b0" *) 
  (* LC_PROBE865_MU_CNT = "1" *) 
  (* LC_PROBE865_PID = "16'b0000001101100001" *) 
  (* LC_PROBE865_TYPE = "1" *) 
  (* LC_PROBE865_WIDTH = "1" *) 
  (* LC_PROBE866_IS_DATA = "1'b0" *) 
  (* LC_PROBE866_IS_TRIG = "1'b0" *) 
  (* LC_PROBE866_MU_CNT = "1" *) 
  (* LC_PROBE866_PID = "16'b0000001101100010" *) 
  (* LC_PROBE866_TYPE = "1" *) 
  (* LC_PROBE866_WIDTH = "1" *) 
  (* LC_PROBE867_IS_DATA = "1'b0" *) 
  (* LC_PROBE867_IS_TRIG = "1'b0" *) 
  (* LC_PROBE867_MU_CNT = "1" *) 
  (* LC_PROBE867_PID = "16'b0000001101100011" *) 
  (* LC_PROBE867_TYPE = "1" *) 
  (* LC_PROBE867_WIDTH = "1" *) 
  (* LC_PROBE868_IS_DATA = "1'b0" *) 
  (* LC_PROBE868_IS_TRIG = "1'b0" *) 
  (* LC_PROBE868_MU_CNT = "1" *) 
  (* LC_PROBE868_PID = "16'b0000001101100100" *) 
  (* LC_PROBE868_TYPE = "1" *) 
  (* LC_PROBE868_WIDTH = "1" *) 
  (* LC_PROBE869_IS_DATA = "1'b0" *) 
  (* LC_PROBE869_IS_TRIG = "1'b0" *) 
  (* LC_PROBE869_MU_CNT = "1" *) 
  (* LC_PROBE869_PID = "16'b0000001101100101" *) 
  (* LC_PROBE869_TYPE = "1" *) 
  (* LC_PROBE869_WIDTH = "1" *) 
  (* LC_PROBE86_IS_DATA = "1'b0" *) 
  (* LC_PROBE86_IS_TRIG = "1'b0" *) 
  (* LC_PROBE86_MU_CNT = "1" *) 
  (* LC_PROBE86_PID = "16'b0000000001010110" *) 
  (* LC_PROBE86_TYPE = "1" *) 
  (* LC_PROBE86_WIDTH = "1" *) 
  (* LC_PROBE870_IS_DATA = "1'b0" *) 
  (* LC_PROBE870_IS_TRIG = "1'b0" *) 
  (* LC_PROBE870_MU_CNT = "1" *) 
  (* LC_PROBE870_PID = "16'b0000001101100110" *) 
  (* LC_PROBE870_TYPE = "1" *) 
  (* LC_PROBE870_WIDTH = "1" *) 
  (* LC_PROBE871_IS_DATA = "1'b0" *) 
  (* LC_PROBE871_IS_TRIG = "1'b0" *) 
  (* LC_PROBE871_MU_CNT = "1" *) 
  (* LC_PROBE871_PID = "16'b0000001101100111" *) 
  (* LC_PROBE871_TYPE = "1" *) 
  (* LC_PROBE871_WIDTH = "1" *) 
  (* LC_PROBE872_IS_DATA = "1'b0" *) 
  (* LC_PROBE872_IS_TRIG = "1'b0" *) 
  (* LC_PROBE872_MU_CNT = "1" *) 
  (* LC_PROBE872_PID = "16'b0000001101101000" *) 
  (* LC_PROBE872_TYPE = "1" *) 
  (* LC_PROBE872_WIDTH = "1" *) 
  (* LC_PROBE873_IS_DATA = "1'b0" *) 
  (* LC_PROBE873_IS_TRIG = "1'b0" *) 
  (* LC_PROBE873_MU_CNT = "1" *) 
  (* LC_PROBE873_PID = "16'b0000001101101001" *) 
  (* LC_PROBE873_TYPE = "1" *) 
  (* LC_PROBE873_WIDTH = "1" *) 
  (* LC_PROBE874_IS_DATA = "1'b0" *) 
  (* LC_PROBE874_IS_TRIG = "1'b0" *) 
  (* LC_PROBE874_MU_CNT = "1" *) 
  (* LC_PROBE874_PID = "16'b0000001101101010" *) 
  (* LC_PROBE874_TYPE = "1" *) 
  (* LC_PROBE874_WIDTH = "1" *) 
  (* LC_PROBE875_IS_DATA = "1'b0" *) 
  (* LC_PROBE875_IS_TRIG = "1'b0" *) 
  (* LC_PROBE875_MU_CNT = "1" *) 
  (* LC_PROBE875_PID = "16'b0000001101101011" *) 
  (* LC_PROBE875_TYPE = "1" *) 
  (* LC_PROBE875_WIDTH = "1" *) 
  (* LC_PROBE876_IS_DATA = "1'b0" *) 
  (* LC_PROBE876_IS_TRIG = "1'b0" *) 
  (* LC_PROBE876_MU_CNT = "1" *) 
  (* LC_PROBE876_PID = "16'b0000001101101100" *) 
  (* LC_PROBE876_TYPE = "1" *) 
  (* LC_PROBE876_WIDTH = "1" *) 
  (* LC_PROBE877_IS_DATA = "1'b0" *) 
  (* LC_PROBE877_IS_TRIG = "1'b0" *) 
  (* LC_PROBE877_MU_CNT = "1" *) 
  (* LC_PROBE877_PID = "16'b0000001101101101" *) 
  (* LC_PROBE877_TYPE = "1" *) 
  (* LC_PROBE877_WIDTH = "1" *) 
  (* LC_PROBE878_IS_DATA = "1'b0" *) 
  (* LC_PROBE878_IS_TRIG = "1'b0" *) 
  (* LC_PROBE878_MU_CNT = "1" *) 
  (* LC_PROBE878_PID = "16'b0000001101101110" *) 
  (* LC_PROBE878_TYPE = "1" *) 
  (* LC_PROBE878_WIDTH = "1" *) 
  (* LC_PROBE879_IS_DATA = "1'b0" *) 
  (* LC_PROBE879_IS_TRIG = "1'b0" *) 
  (* LC_PROBE879_MU_CNT = "1" *) 
  (* LC_PROBE879_PID = "16'b0000001101101111" *) 
  (* LC_PROBE879_TYPE = "1" *) 
  (* LC_PROBE879_WIDTH = "1" *) 
  (* LC_PROBE87_IS_DATA = "1'b0" *) 
  (* LC_PROBE87_IS_TRIG = "1'b0" *) 
  (* LC_PROBE87_MU_CNT = "1" *) 
  (* LC_PROBE87_PID = "16'b0000000001010111" *) 
  (* LC_PROBE87_TYPE = "1" *) 
  (* LC_PROBE87_WIDTH = "1" *) 
  (* LC_PROBE880_IS_DATA = "1'b0" *) 
  (* LC_PROBE880_IS_TRIG = "1'b0" *) 
  (* LC_PROBE880_MU_CNT = "1" *) 
  (* LC_PROBE880_PID = "16'b0000001101110000" *) 
  (* LC_PROBE880_TYPE = "1" *) 
  (* LC_PROBE880_WIDTH = "1" *) 
  (* LC_PROBE881_IS_DATA = "1'b0" *) 
  (* LC_PROBE881_IS_TRIG = "1'b0" *) 
  (* LC_PROBE881_MU_CNT = "1" *) 
  (* LC_PROBE881_PID = "16'b0000001101110001" *) 
  (* LC_PROBE881_TYPE = "1" *) 
  (* LC_PROBE881_WIDTH = "1" *) 
  (* LC_PROBE882_IS_DATA = "1'b0" *) 
  (* LC_PROBE882_IS_TRIG = "1'b0" *) 
  (* LC_PROBE882_MU_CNT = "1" *) 
  (* LC_PROBE882_PID = "16'b0000001101110010" *) 
  (* LC_PROBE882_TYPE = "1" *) 
  (* LC_PROBE882_WIDTH = "1" *) 
  (* LC_PROBE883_IS_DATA = "1'b0" *) 
  (* LC_PROBE883_IS_TRIG = "1'b0" *) 
  (* LC_PROBE883_MU_CNT = "1" *) 
  (* LC_PROBE883_PID = "16'b0000001101110011" *) 
  (* LC_PROBE883_TYPE = "1" *) 
  (* LC_PROBE883_WIDTH = "1" *) 
  (* LC_PROBE884_IS_DATA = "1'b0" *) 
  (* LC_PROBE884_IS_TRIG = "1'b0" *) 
  (* LC_PROBE884_MU_CNT = "1" *) 
  (* LC_PROBE884_PID = "16'b0000001101110100" *) 
  (* LC_PROBE884_TYPE = "1" *) 
  (* LC_PROBE884_WIDTH = "1" *) 
  (* LC_PROBE885_IS_DATA = "1'b0" *) 
  (* LC_PROBE885_IS_TRIG = "1'b0" *) 
  (* LC_PROBE885_MU_CNT = "1" *) 
  (* LC_PROBE885_PID = "16'b0000001101110101" *) 
  (* LC_PROBE885_TYPE = "1" *) 
  (* LC_PROBE885_WIDTH = "1" *) 
  (* LC_PROBE886_IS_DATA = "1'b0" *) 
  (* LC_PROBE886_IS_TRIG = "1'b0" *) 
  (* LC_PROBE886_MU_CNT = "1" *) 
  (* LC_PROBE886_PID = "16'b0000001101110110" *) 
  (* LC_PROBE886_TYPE = "1" *) 
  (* LC_PROBE886_WIDTH = "1" *) 
  (* LC_PROBE887_IS_DATA = "1'b0" *) 
  (* LC_PROBE887_IS_TRIG = "1'b0" *) 
  (* LC_PROBE887_MU_CNT = "1" *) 
  (* LC_PROBE887_PID = "16'b0000001101110111" *) 
  (* LC_PROBE887_TYPE = "1" *) 
  (* LC_PROBE887_WIDTH = "1" *) 
  (* LC_PROBE888_IS_DATA = "1'b0" *) 
  (* LC_PROBE888_IS_TRIG = "1'b0" *) 
  (* LC_PROBE888_MU_CNT = "1" *) 
  (* LC_PROBE888_PID = "16'b0000001101111000" *) 
  (* LC_PROBE888_TYPE = "1" *) 
  (* LC_PROBE888_WIDTH = "1" *) 
  (* LC_PROBE889_IS_DATA = "1'b0" *) 
  (* LC_PROBE889_IS_TRIG = "1'b0" *) 
  (* LC_PROBE889_MU_CNT = "1" *) 
  (* LC_PROBE889_PID = "16'b0000001101111001" *) 
  (* LC_PROBE889_TYPE = "1" *) 
  (* LC_PROBE889_WIDTH = "1" *) 
  (* LC_PROBE88_IS_DATA = "1'b0" *) 
  (* LC_PROBE88_IS_TRIG = "1'b0" *) 
  (* LC_PROBE88_MU_CNT = "1" *) 
  (* LC_PROBE88_PID = "16'b0000000001011000" *) 
  (* LC_PROBE88_TYPE = "1" *) 
  (* LC_PROBE88_WIDTH = "1" *) 
  (* LC_PROBE890_IS_DATA = "1'b0" *) 
  (* LC_PROBE890_IS_TRIG = "1'b0" *) 
  (* LC_PROBE890_MU_CNT = "1" *) 
  (* LC_PROBE890_PID = "16'b0000001101111010" *) 
  (* LC_PROBE890_TYPE = "1" *) 
  (* LC_PROBE890_WIDTH = "1" *) 
  (* LC_PROBE891_IS_DATA = "1'b0" *) 
  (* LC_PROBE891_IS_TRIG = "1'b0" *) 
  (* LC_PROBE891_MU_CNT = "1" *) 
  (* LC_PROBE891_PID = "16'b0000001101111011" *) 
  (* LC_PROBE891_TYPE = "1" *) 
  (* LC_PROBE891_WIDTH = "1" *) 
  (* LC_PROBE892_IS_DATA = "1'b0" *) 
  (* LC_PROBE892_IS_TRIG = "1'b0" *) 
  (* LC_PROBE892_MU_CNT = "1" *) 
  (* LC_PROBE892_PID = "16'b0000001101111100" *) 
  (* LC_PROBE892_TYPE = "1" *) 
  (* LC_PROBE892_WIDTH = "1" *) 
  (* LC_PROBE893_IS_DATA = "1'b0" *) 
  (* LC_PROBE893_IS_TRIG = "1'b0" *) 
  (* LC_PROBE893_MU_CNT = "1" *) 
  (* LC_PROBE893_PID = "16'b0000001101111101" *) 
  (* LC_PROBE893_TYPE = "1" *) 
  (* LC_PROBE893_WIDTH = "1" *) 
  (* LC_PROBE894_IS_DATA = "1'b0" *) 
  (* LC_PROBE894_IS_TRIG = "1'b0" *) 
  (* LC_PROBE894_MU_CNT = "1" *) 
  (* LC_PROBE894_PID = "16'b0000001101111110" *) 
  (* LC_PROBE894_TYPE = "1" *) 
  (* LC_PROBE894_WIDTH = "1" *) 
  (* LC_PROBE895_IS_DATA = "1'b0" *) 
  (* LC_PROBE895_IS_TRIG = "1'b0" *) 
  (* LC_PROBE895_MU_CNT = "1" *) 
  (* LC_PROBE895_PID = "16'b0000001101111111" *) 
  (* LC_PROBE895_TYPE = "1" *) 
  (* LC_PROBE895_WIDTH = "1" *) 
  (* LC_PROBE896_IS_DATA = "1'b0" *) 
  (* LC_PROBE896_IS_TRIG = "1'b0" *) 
  (* LC_PROBE896_MU_CNT = "1" *) 
  (* LC_PROBE896_PID = "16'b0000001110000000" *) 
  (* LC_PROBE896_TYPE = "1" *) 
  (* LC_PROBE896_WIDTH = "1" *) 
  (* LC_PROBE897_IS_DATA = "1'b0" *) 
  (* LC_PROBE897_IS_TRIG = "1'b0" *) 
  (* LC_PROBE897_MU_CNT = "1" *) 
  (* LC_PROBE897_PID = "16'b0000001110000001" *) 
  (* LC_PROBE897_TYPE = "1" *) 
  (* LC_PROBE897_WIDTH = "1" *) 
  (* LC_PROBE898_IS_DATA = "1'b0" *) 
  (* LC_PROBE898_IS_TRIG = "1'b0" *) 
  (* LC_PROBE898_MU_CNT = "1" *) 
  (* LC_PROBE898_PID = "16'b0000001110000010" *) 
  (* LC_PROBE898_TYPE = "1" *) 
  (* LC_PROBE898_WIDTH = "1" *) 
  (* LC_PROBE899_IS_DATA = "1'b0" *) 
  (* LC_PROBE899_IS_TRIG = "1'b0" *) 
  (* LC_PROBE899_MU_CNT = "1" *) 
  (* LC_PROBE899_PID = "16'b0000001110000011" *) 
  (* LC_PROBE899_TYPE = "1" *) 
  (* LC_PROBE899_WIDTH = "1" *) 
  (* LC_PROBE89_IS_DATA = "1'b0" *) 
  (* LC_PROBE89_IS_TRIG = "1'b0" *) 
  (* LC_PROBE89_MU_CNT = "1" *) 
  (* LC_PROBE89_PID = "16'b0000000001011001" *) 
  (* LC_PROBE89_TYPE = "1" *) 
  (* LC_PROBE89_WIDTH = "1" *) 
  (* LC_PROBE8_IS_DATA = "1'b0" *) 
  (* LC_PROBE8_IS_TRIG = "1'b0" *) 
  (* LC_PROBE8_MU_CNT = "1" *) 
  (* LC_PROBE8_PID = "16'b0000000000001000" *) 
  (* LC_PROBE8_TYPE = "1" *) 
  (* LC_PROBE8_WIDTH = "1" *) 
  (* LC_PROBE900_IS_DATA = "1'b0" *) 
  (* LC_PROBE900_IS_TRIG = "1'b0" *) 
  (* LC_PROBE900_MU_CNT = "1" *) 
  (* LC_PROBE900_PID = "16'b0000001110000100" *) 
  (* LC_PROBE900_TYPE = "1" *) 
  (* LC_PROBE900_WIDTH = "1" *) 
  (* LC_PROBE901_IS_DATA = "1'b0" *) 
  (* LC_PROBE901_IS_TRIG = "1'b0" *) 
  (* LC_PROBE901_MU_CNT = "1" *) 
  (* LC_PROBE901_PID = "16'b0000001110000101" *) 
  (* LC_PROBE901_TYPE = "1" *) 
  (* LC_PROBE901_WIDTH = "1" *) 
  (* LC_PROBE902_IS_DATA = "1'b0" *) 
  (* LC_PROBE902_IS_TRIG = "1'b0" *) 
  (* LC_PROBE902_MU_CNT = "1" *) 
  (* LC_PROBE902_PID = "16'b0000001110000110" *) 
  (* LC_PROBE902_TYPE = "1" *) 
  (* LC_PROBE902_WIDTH = "1" *) 
  (* LC_PROBE903_IS_DATA = "1'b0" *) 
  (* LC_PROBE903_IS_TRIG = "1'b0" *) 
  (* LC_PROBE903_MU_CNT = "1" *) 
  (* LC_PROBE903_PID = "16'b0000001110000111" *) 
  (* LC_PROBE903_TYPE = "1" *) 
  (* LC_PROBE903_WIDTH = "1" *) 
  (* LC_PROBE904_IS_DATA = "1'b0" *) 
  (* LC_PROBE904_IS_TRIG = "1'b0" *) 
  (* LC_PROBE904_MU_CNT = "1" *) 
  (* LC_PROBE904_PID = "16'b0000001110001000" *) 
  (* LC_PROBE904_TYPE = "1" *) 
  (* LC_PROBE904_WIDTH = "1" *) 
  (* LC_PROBE905_IS_DATA = "1'b0" *) 
  (* LC_PROBE905_IS_TRIG = "1'b0" *) 
  (* LC_PROBE905_MU_CNT = "1" *) 
  (* LC_PROBE905_PID = "16'b0000001110001001" *) 
  (* LC_PROBE905_TYPE = "1" *) 
  (* LC_PROBE905_WIDTH = "1" *) 
  (* LC_PROBE906_IS_DATA = "1'b0" *) 
  (* LC_PROBE906_IS_TRIG = "1'b0" *) 
  (* LC_PROBE906_MU_CNT = "1" *) 
  (* LC_PROBE906_PID = "16'b0000001110001010" *) 
  (* LC_PROBE906_TYPE = "1" *) 
  (* LC_PROBE906_WIDTH = "1" *) 
  (* LC_PROBE907_IS_DATA = "1'b0" *) 
  (* LC_PROBE907_IS_TRIG = "1'b0" *) 
  (* LC_PROBE907_MU_CNT = "1" *) 
  (* LC_PROBE907_PID = "16'b0000001110001011" *) 
  (* LC_PROBE907_TYPE = "1" *) 
  (* LC_PROBE907_WIDTH = "1" *) 
  (* LC_PROBE908_IS_DATA = "1'b0" *) 
  (* LC_PROBE908_IS_TRIG = "1'b0" *) 
  (* LC_PROBE908_MU_CNT = "1" *) 
  (* LC_PROBE908_PID = "16'b0000001110001100" *) 
  (* LC_PROBE908_TYPE = "1" *) 
  (* LC_PROBE908_WIDTH = "1" *) 
  (* LC_PROBE909_IS_DATA = "1'b0" *) 
  (* LC_PROBE909_IS_TRIG = "1'b0" *) 
  (* LC_PROBE909_MU_CNT = "1" *) 
  (* LC_PROBE909_PID = "16'b0000001110001101" *) 
  (* LC_PROBE909_TYPE = "1" *) 
  (* LC_PROBE909_WIDTH = "1" *) 
  (* LC_PROBE90_IS_DATA = "1'b0" *) 
  (* LC_PROBE90_IS_TRIG = "1'b0" *) 
  (* LC_PROBE90_MU_CNT = "1" *) 
  (* LC_PROBE90_PID = "16'b0000000001011010" *) 
  (* LC_PROBE90_TYPE = "1" *) 
  (* LC_PROBE90_WIDTH = "1" *) 
  (* LC_PROBE910_IS_DATA = "1'b0" *) 
  (* LC_PROBE910_IS_TRIG = "1'b0" *) 
  (* LC_PROBE910_MU_CNT = "1" *) 
  (* LC_PROBE910_PID = "16'b0000001110001110" *) 
  (* LC_PROBE910_TYPE = "1" *) 
  (* LC_PROBE910_WIDTH = "1" *) 
  (* LC_PROBE911_IS_DATA = "1'b0" *) 
  (* LC_PROBE911_IS_TRIG = "1'b0" *) 
  (* LC_PROBE911_MU_CNT = "1" *) 
  (* LC_PROBE911_PID = "16'b0000001110001111" *) 
  (* LC_PROBE911_TYPE = "1" *) 
  (* LC_PROBE911_WIDTH = "1" *) 
  (* LC_PROBE912_IS_DATA = "1'b0" *) 
  (* LC_PROBE912_IS_TRIG = "1'b0" *) 
  (* LC_PROBE912_MU_CNT = "1" *) 
  (* LC_PROBE912_PID = "16'b0000001110010000" *) 
  (* LC_PROBE912_TYPE = "1" *) 
  (* LC_PROBE912_WIDTH = "1" *) 
  (* LC_PROBE913_IS_DATA = "1'b0" *) 
  (* LC_PROBE913_IS_TRIG = "1'b0" *) 
  (* LC_PROBE913_MU_CNT = "1" *) 
  (* LC_PROBE913_PID = "16'b0000001110010001" *) 
  (* LC_PROBE913_TYPE = "1" *) 
  (* LC_PROBE913_WIDTH = "1" *) 
  (* LC_PROBE914_IS_DATA = "1'b0" *) 
  (* LC_PROBE914_IS_TRIG = "1'b0" *) 
  (* LC_PROBE914_MU_CNT = "1" *) 
  (* LC_PROBE914_PID = "16'b0000001110010010" *) 
  (* LC_PROBE914_TYPE = "1" *) 
  (* LC_PROBE914_WIDTH = "1" *) 
  (* LC_PROBE915_IS_DATA = "1'b0" *) 
  (* LC_PROBE915_IS_TRIG = "1'b0" *) 
  (* LC_PROBE915_MU_CNT = "1" *) 
  (* LC_PROBE915_PID = "16'b0000001110010011" *) 
  (* LC_PROBE915_TYPE = "1" *) 
  (* LC_PROBE915_WIDTH = "1" *) 
  (* LC_PROBE916_IS_DATA = "1'b0" *) 
  (* LC_PROBE916_IS_TRIG = "1'b0" *) 
  (* LC_PROBE916_MU_CNT = "1" *) 
  (* LC_PROBE916_PID = "16'b0000001110010100" *) 
  (* LC_PROBE916_TYPE = "1" *) 
  (* LC_PROBE916_WIDTH = "1" *) 
  (* LC_PROBE917_IS_DATA = "1'b0" *) 
  (* LC_PROBE917_IS_TRIG = "1'b0" *) 
  (* LC_PROBE917_MU_CNT = "1" *) 
  (* LC_PROBE917_PID = "16'b0000001110010101" *) 
  (* LC_PROBE917_TYPE = "1" *) 
  (* LC_PROBE917_WIDTH = "1" *) 
  (* LC_PROBE918_IS_DATA = "1'b0" *) 
  (* LC_PROBE918_IS_TRIG = "1'b0" *) 
  (* LC_PROBE918_MU_CNT = "1" *) 
  (* LC_PROBE918_PID = "16'b0000001110010110" *) 
  (* LC_PROBE918_TYPE = "1" *) 
  (* LC_PROBE918_WIDTH = "1" *) 
  (* LC_PROBE919_IS_DATA = "1'b0" *) 
  (* LC_PROBE919_IS_TRIG = "1'b0" *) 
  (* LC_PROBE919_MU_CNT = "1" *) 
  (* LC_PROBE919_PID = "16'b0000001110010111" *) 
  (* LC_PROBE919_TYPE = "1" *) 
  (* LC_PROBE919_WIDTH = "1" *) 
  (* LC_PROBE91_IS_DATA = "1'b0" *) 
  (* LC_PROBE91_IS_TRIG = "1'b0" *) 
  (* LC_PROBE91_MU_CNT = "1" *) 
  (* LC_PROBE91_PID = "16'b0000000001011011" *) 
  (* LC_PROBE91_TYPE = "1" *) 
  (* LC_PROBE91_WIDTH = "1" *) 
  (* LC_PROBE920_IS_DATA = "1'b0" *) 
  (* LC_PROBE920_IS_TRIG = "1'b0" *) 
  (* LC_PROBE920_MU_CNT = "1" *) 
  (* LC_PROBE920_PID = "16'b0000001110011000" *) 
  (* LC_PROBE920_TYPE = "1" *) 
  (* LC_PROBE920_WIDTH = "1" *) 
  (* LC_PROBE921_IS_DATA = "1'b0" *) 
  (* LC_PROBE921_IS_TRIG = "1'b0" *) 
  (* LC_PROBE921_MU_CNT = "1" *) 
  (* LC_PROBE921_PID = "16'b0000001110011001" *) 
  (* LC_PROBE921_TYPE = "1" *) 
  (* LC_PROBE921_WIDTH = "1" *) 
  (* LC_PROBE922_IS_DATA = "1'b0" *) 
  (* LC_PROBE922_IS_TRIG = "1'b0" *) 
  (* LC_PROBE922_MU_CNT = "1" *) 
  (* LC_PROBE922_PID = "16'b0000001110011010" *) 
  (* LC_PROBE922_TYPE = "1" *) 
  (* LC_PROBE922_WIDTH = "1" *) 
  (* LC_PROBE923_IS_DATA = "1'b0" *) 
  (* LC_PROBE923_IS_TRIG = "1'b0" *) 
  (* LC_PROBE923_MU_CNT = "1" *) 
  (* LC_PROBE923_PID = "16'b0000001110011011" *) 
  (* LC_PROBE923_TYPE = "1" *) 
  (* LC_PROBE923_WIDTH = "1" *) 
  (* LC_PROBE924_IS_DATA = "1'b0" *) 
  (* LC_PROBE924_IS_TRIG = "1'b0" *) 
  (* LC_PROBE924_MU_CNT = "1" *) 
  (* LC_PROBE924_PID = "16'b0000001110011100" *) 
  (* LC_PROBE924_TYPE = "1" *) 
  (* LC_PROBE924_WIDTH = "1" *) 
  (* LC_PROBE925_IS_DATA = "1'b0" *) 
  (* LC_PROBE925_IS_TRIG = "1'b0" *) 
  (* LC_PROBE925_MU_CNT = "1" *) 
  (* LC_PROBE925_PID = "16'b0000001110011101" *) 
  (* LC_PROBE925_TYPE = "1" *) 
  (* LC_PROBE925_WIDTH = "1" *) 
  (* LC_PROBE926_IS_DATA = "1'b0" *) 
  (* LC_PROBE926_IS_TRIG = "1'b0" *) 
  (* LC_PROBE926_MU_CNT = "1" *) 
  (* LC_PROBE926_PID = "16'b0000001110011110" *) 
  (* LC_PROBE926_TYPE = "1" *) 
  (* LC_PROBE926_WIDTH = "1" *) 
  (* LC_PROBE927_IS_DATA = "1'b0" *) 
  (* LC_PROBE927_IS_TRIG = "1'b0" *) 
  (* LC_PROBE927_MU_CNT = "1" *) 
  (* LC_PROBE927_PID = "16'b0000001110011111" *) 
  (* LC_PROBE927_TYPE = "1" *) 
  (* LC_PROBE927_WIDTH = "1" *) 
  (* LC_PROBE928_IS_DATA = "1'b0" *) 
  (* LC_PROBE928_IS_TRIG = "1'b0" *) 
  (* LC_PROBE928_MU_CNT = "1" *) 
  (* LC_PROBE928_PID = "16'b0000001110100000" *) 
  (* LC_PROBE928_TYPE = "1" *) 
  (* LC_PROBE928_WIDTH = "1" *) 
  (* LC_PROBE929_IS_DATA = "1'b0" *) 
  (* LC_PROBE929_IS_TRIG = "1'b0" *) 
  (* LC_PROBE929_MU_CNT = "1" *) 
  (* LC_PROBE929_PID = "16'b0000001110100001" *) 
  (* LC_PROBE929_TYPE = "1" *) 
  (* LC_PROBE929_WIDTH = "1" *) 
  (* LC_PROBE92_IS_DATA = "1'b0" *) 
  (* LC_PROBE92_IS_TRIG = "1'b0" *) 
  (* LC_PROBE92_MU_CNT = "1" *) 
  (* LC_PROBE92_PID = "16'b0000000001011100" *) 
  (* LC_PROBE92_TYPE = "1" *) 
  (* LC_PROBE92_WIDTH = "1" *) 
  (* LC_PROBE930_IS_DATA = "1'b0" *) 
  (* LC_PROBE930_IS_TRIG = "1'b0" *) 
  (* LC_PROBE930_MU_CNT = "1" *) 
  (* LC_PROBE930_PID = "16'b0000001110100010" *) 
  (* LC_PROBE930_TYPE = "1" *) 
  (* LC_PROBE930_WIDTH = "1" *) 
  (* LC_PROBE931_IS_DATA = "1'b0" *) 
  (* LC_PROBE931_IS_TRIG = "1'b0" *) 
  (* LC_PROBE931_MU_CNT = "1" *) 
  (* LC_PROBE931_PID = "16'b0000001110100011" *) 
  (* LC_PROBE931_TYPE = "1" *) 
  (* LC_PROBE931_WIDTH = "1" *) 
  (* LC_PROBE932_IS_DATA = "1'b0" *) 
  (* LC_PROBE932_IS_TRIG = "1'b0" *) 
  (* LC_PROBE932_MU_CNT = "1" *) 
  (* LC_PROBE932_PID = "16'b0000001110100100" *) 
  (* LC_PROBE932_TYPE = "1" *) 
  (* LC_PROBE932_WIDTH = "1" *) 
  (* LC_PROBE933_IS_DATA = "1'b0" *) 
  (* LC_PROBE933_IS_TRIG = "1'b0" *) 
  (* LC_PROBE933_MU_CNT = "1" *) 
  (* LC_PROBE933_PID = "16'b0000001110100101" *) 
  (* LC_PROBE933_TYPE = "1" *) 
  (* LC_PROBE933_WIDTH = "1" *) 
  (* LC_PROBE934_IS_DATA = "1'b0" *) 
  (* LC_PROBE934_IS_TRIG = "1'b0" *) 
  (* LC_PROBE934_MU_CNT = "1" *) 
  (* LC_PROBE934_PID = "16'b0000001110100110" *) 
  (* LC_PROBE934_TYPE = "1" *) 
  (* LC_PROBE934_WIDTH = "1" *) 
  (* LC_PROBE935_IS_DATA = "1'b0" *) 
  (* LC_PROBE935_IS_TRIG = "1'b0" *) 
  (* LC_PROBE935_MU_CNT = "1" *) 
  (* LC_PROBE935_PID = "16'b0000001110100111" *) 
  (* LC_PROBE935_TYPE = "1" *) 
  (* LC_PROBE935_WIDTH = "1" *) 
  (* LC_PROBE936_IS_DATA = "1'b0" *) 
  (* LC_PROBE936_IS_TRIG = "1'b0" *) 
  (* LC_PROBE936_MU_CNT = "1" *) 
  (* LC_PROBE936_PID = "16'b0000001110101000" *) 
  (* LC_PROBE936_TYPE = "1" *) 
  (* LC_PROBE936_WIDTH = "1" *) 
  (* LC_PROBE937_IS_DATA = "1'b0" *) 
  (* LC_PROBE937_IS_TRIG = "1'b0" *) 
  (* LC_PROBE937_MU_CNT = "1" *) 
  (* LC_PROBE937_PID = "16'b0000001110101001" *) 
  (* LC_PROBE937_TYPE = "1" *) 
  (* LC_PROBE937_WIDTH = "1" *) 
  (* LC_PROBE938_IS_DATA = "1'b0" *) 
  (* LC_PROBE938_IS_TRIG = "1'b0" *) 
  (* LC_PROBE938_MU_CNT = "1" *) 
  (* LC_PROBE938_PID = "16'b0000001110101010" *) 
  (* LC_PROBE938_TYPE = "1" *) 
  (* LC_PROBE938_WIDTH = "1" *) 
  (* LC_PROBE939_IS_DATA = "1'b0" *) 
  (* LC_PROBE939_IS_TRIG = "1'b0" *) 
  (* LC_PROBE939_MU_CNT = "1" *) 
  (* LC_PROBE939_PID = "16'b0000001110101011" *) 
  (* LC_PROBE939_TYPE = "1" *) 
  (* LC_PROBE939_WIDTH = "1" *) 
  (* LC_PROBE93_IS_DATA = "1'b0" *) 
  (* LC_PROBE93_IS_TRIG = "1'b0" *) 
  (* LC_PROBE93_MU_CNT = "1" *) 
  (* LC_PROBE93_PID = "16'b0000000001011101" *) 
  (* LC_PROBE93_TYPE = "1" *) 
  (* LC_PROBE93_WIDTH = "1" *) 
  (* LC_PROBE940_IS_DATA = "1'b0" *) 
  (* LC_PROBE940_IS_TRIG = "1'b0" *) 
  (* LC_PROBE940_MU_CNT = "1" *) 
  (* LC_PROBE940_PID = "16'b0000001110101100" *) 
  (* LC_PROBE940_TYPE = "1" *) 
  (* LC_PROBE940_WIDTH = "1" *) 
  (* LC_PROBE941_IS_DATA = "1'b0" *) 
  (* LC_PROBE941_IS_TRIG = "1'b0" *) 
  (* LC_PROBE941_MU_CNT = "1" *) 
  (* LC_PROBE941_PID = "16'b0000001110101101" *) 
  (* LC_PROBE941_TYPE = "1" *) 
  (* LC_PROBE941_WIDTH = "1" *) 
  (* LC_PROBE942_IS_DATA = "1'b0" *) 
  (* LC_PROBE942_IS_TRIG = "1'b0" *) 
  (* LC_PROBE942_MU_CNT = "1" *) 
  (* LC_PROBE942_PID = "16'b0000001110101110" *) 
  (* LC_PROBE942_TYPE = "1" *) 
  (* LC_PROBE942_WIDTH = "1" *) 
  (* LC_PROBE943_IS_DATA = "1'b0" *) 
  (* LC_PROBE943_IS_TRIG = "1'b0" *) 
  (* LC_PROBE943_MU_CNT = "1" *) 
  (* LC_PROBE943_PID = "16'b0000001110101111" *) 
  (* LC_PROBE943_TYPE = "1" *) 
  (* LC_PROBE943_WIDTH = "1" *) 
  (* LC_PROBE944_IS_DATA = "1'b0" *) 
  (* LC_PROBE944_IS_TRIG = "1'b0" *) 
  (* LC_PROBE944_MU_CNT = "1" *) 
  (* LC_PROBE944_PID = "16'b0000001110110000" *) 
  (* LC_PROBE944_TYPE = "1" *) 
  (* LC_PROBE944_WIDTH = "1" *) 
  (* LC_PROBE945_IS_DATA = "1'b0" *) 
  (* LC_PROBE945_IS_TRIG = "1'b0" *) 
  (* LC_PROBE945_MU_CNT = "1" *) 
  (* LC_PROBE945_PID = "16'b0000001110110001" *) 
  (* LC_PROBE945_TYPE = "1" *) 
  (* LC_PROBE945_WIDTH = "1" *) 
  (* LC_PROBE946_IS_DATA = "1'b0" *) 
  (* LC_PROBE946_IS_TRIG = "1'b0" *) 
  (* LC_PROBE946_MU_CNT = "1" *) 
  (* LC_PROBE946_PID = "16'b0000001110110010" *) 
  (* LC_PROBE946_TYPE = "1" *) 
  (* LC_PROBE946_WIDTH = "1" *) 
  (* LC_PROBE947_IS_DATA = "1'b0" *) 
  (* LC_PROBE947_IS_TRIG = "1'b0" *) 
  (* LC_PROBE947_MU_CNT = "1" *) 
  (* LC_PROBE947_PID = "16'b0000001110110011" *) 
  (* LC_PROBE947_TYPE = "1" *) 
  (* LC_PROBE947_WIDTH = "1" *) 
  (* LC_PROBE948_IS_DATA = "1'b0" *) 
  (* LC_PROBE948_IS_TRIG = "1'b0" *) 
  (* LC_PROBE948_MU_CNT = "1" *) 
  (* LC_PROBE948_PID = "16'b0000001110110100" *) 
  (* LC_PROBE948_TYPE = "1" *) 
  (* LC_PROBE948_WIDTH = "1" *) 
  (* LC_PROBE949_IS_DATA = "1'b0" *) 
  (* LC_PROBE949_IS_TRIG = "1'b0" *) 
  (* LC_PROBE949_MU_CNT = "1" *) 
  (* LC_PROBE949_PID = "16'b0000001110110101" *) 
  (* LC_PROBE949_TYPE = "1" *) 
  (* LC_PROBE949_WIDTH = "1" *) 
  (* LC_PROBE94_IS_DATA = "1'b0" *) 
  (* LC_PROBE94_IS_TRIG = "1'b0" *) 
  (* LC_PROBE94_MU_CNT = "1" *) 
  (* LC_PROBE94_PID = "16'b0000000001011110" *) 
  (* LC_PROBE94_TYPE = "1" *) 
  (* LC_PROBE94_WIDTH = "1" *) 
  (* LC_PROBE950_IS_DATA = "1'b0" *) 
  (* LC_PROBE950_IS_TRIG = "1'b0" *) 
  (* LC_PROBE950_MU_CNT = "1" *) 
  (* LC_PROBE950_PID = "16'b0000001110110110" *) 
  (* LC_PROBE950_TYPE = "1" *) 
  (* LC_PROBE950_WIDTH = "1" *) 
  (* LC_PROBE951_IS_DATA = "1'b0" *) 
  (* LC_PROBE951_IS_TRIG = "1'b0" *) 
  (* LC_PROBE951_MU_CNT = "1" *) 
  (* LC_PROBE951_PID = "16'b0000001110110111" *) 
  (* LC_PROBE951_TYPE = "1" *) 
  (* LC_PROBE951_WIDTH = "1" *) 
  (* LC_PROBE952_IS_DATA = "1'b0" *) 
  (* LC_PROBE952_IS_TRIG = "1'b0" *) 
  (* LC_PROBE952_MU_CNT = "1" *) 
  (* LC_PROBE952_PID = "16'b0000001110111000" *) 
  (* LC_PROBE952_TYPE = "1" *) 
  (* LC_PROBE952_WIDTH = "1" *) 
  (* LC_PROBE953_IS_DATA = "1'b0" *) 
  (* LC_PROBE953_IS_TRIG = "1'b0" *) 
  (* LC_PROBE953_MU_CNT = "1" *) 
  (* LC_PROBE953_PID = "16'b0000001110111001" *) 
  (* LC_PROBE953_TYPE = "1" *) 
  (* LC_PROBE953_WIDTH = "1" *) 
  (* LC_PROBE954_IS_DATA = "1'b0" *) 
  (* LC_PROBE954_IS_TRIG = "1'b0" *) 
  (* LC_PROBE954_MU_CNT = "1" *) 
  (* LC_PROBE954_PID = "16'b0000001110111010" *) 
  (* LC_PROBE954_TYPE = "1" *) 
  (* LC_PROBE954_WIDTH = "1" *) 
  (* LC_PROBE955_IS_DATA = "1'b0" *) 
  (* LC_PROBE955_IS_TRIG = "1'b0" *) 
  (* LC_PROBE955_MU_CNT = "1" *) 
  (* LC_PROBE955_PID = "16'b0000001110111011" *) 
  (* LC_PROBE955_TYPE = "1" *) 
  (* LC_PROBE955_WIDTH = "1" *) 
  (* LC_PROBE956_IS_DATA = "1'b0" *) 
  (* LC_PROBE956_IS_TRIG = "1'b0" *) 
  (* LC_PROBE956_MU_CNT = "1" *) 
  (* LC_PROBE956_PID = "16'b0000001110111100" *) 
  (* LC_PROBE956_TYPE = "1" *) 
  (* LC_PROBE956_WIDTH = "1" *) 
  (* LC_PROBE957_IS_DATA = "1'b0" *) 
  (* LC_PROBE957_IS_TRIG = "1'b0" *) 
  (* LC_PROBE957_MU_CNT = "1" *) 
  (* LC_PROBE957_PID = "16'b0000001110111101" *) 
  (* LC_PROBE957_TYPE = "1" *) 
  (* LC_PROBE957_WIDTH = "1" *) 
  (* LC_PROBE958_IS_DATA = "1'b0" *) 
  (* LC_PROBE958_IS_TRIG = "1'b0" *) 
  (* LC_PROBE958_MU_CNT = "1" *) 
  (* LC_PROBE958_PID = "16'b0000001110111110" *) 
  (* LC_PROBE958_TYPE = "1" *) 
  (* LC_PROBE958_WIDTH = "1" *) 
  (* LC_PROBE959_IS_DATA = "1'b0" *) 
  (* LC_PROBE959_IS_TRIG = "1'b0" *) 
  (* LC_PROBE959_MU_CNT = "1" *) 
  (* LC_PROBE959_PID = "16'b0000001110111111" *) 
  (* LC_PROBE959_TYPE = "1" *) 
  (* LC_PROBE959_WIDTH = "1" *) 
  (* LC_PROBE95_IS_DATA = "1'b0" *) 
  (* LC_PROBE95_IS_TRIG = "1'b0" *) 
  (* LC_PROBE95_MU_CNT = "1" *) 
  (* LC_PROBE95_PID = "16'b0000000001011111" *) 
  (* LC_PROBE95_TYPE = "1" *) 
  (* LC_PROBE95_WIDTH = "1" *) 
  (* LC_PROBE960_IS_DATA = "1'b0" *) 
  (* LC_PROBE960_IS_TRIG = "1'b0" *) 
  (* LC_PROBE960_MU_CNT = "1" *) 
  (* LC_PROBE960_PID = "16'b0000001111000000" *) 
  (* LC_PROBE960_TYPE = "1" *) 
  (* LC_PROBE960_WIDTH = "1" *) 
  (* LC_PROBE961_IS_DATA = "1'b0" *) 
  (* LC_PROBE961_IS_TRIG = "1'b0" *) 
  (* LC_PROBE961_MU_CNT = "1" *) 
  (* LC_PROBE961_PID = "16'b0000001111000001" *) 
  (* LC_PROBE961_TYPE = "1" *) 
  (* LC_PROBE961_WIDTH = "1" *) 
  (* LC_PROBE962_IS_DATA = "1'b0" *) 
  (* LC_PROBE962_IS_TRIG = "1'b0" *) 
  (* LC_PROBE962_MU_CNT = "1" *) 
  (* LC_PROBE962_PID = "16'b0000001111000010" *) 
  (* LC_PROBE962_TYPE = "1" *) 
  (* LC_PROBE962_WIDTH = "1" *) 
  (* LC_PROBE963_IS_DATA = "1'b0" *) 
  (* LC_PROBE963_IS_TRIG = "1'b0" *) 
  (* LC_PROBE963_MU_CNT = "1" *) 
  (* LC_PROBE963_PID = "16'b0000001111000011" *) 
  (* LC_PROBE963_TYPE = "1" *) 
  (* LC_PROBE963_WIDTH = "1" *) 
  (* LC_PROBE964_IS_DATA = "1'b0" *) 
  (* LC_PROBE964_IS_TRIG = "1'b0" *) 
  (* LC_PROBE964_MU_CNT = "1" *) 
  (* LC_PROBE964_PID = "16'b0000001111000100" *) 
  (* LC_PROBE964_TYPE = "1" *) 
  (* LC_PROBE964_WIDTH = "1" *) 
  (* LC_PROBE965_IS_DATA = "1'b0" *) 
  (* LC_PROBE965_IS_TRIG = "1'b0" *) 
  (* LC_PROBE965_MU_CNT = "1" *) 
  (* LC_PROBE965_PID = "16'b0000001111000101" *) 
  (* LC_PROBE965_TYPE = "1" *) 
  (* LC_PROBE965_WIDTH = "1" *) 
  (* LC_PROBE966_IS_DATA = "1'b0" *) 
  (* LC_PROBE966_IS_TRIG = "1'b0" *) 
  (* LC_PROBE966_MU_CNT = "1" *) 
  (* LC_PROBE966_PID = "16'b0000001111000110" *) 
  (* LC_PROBE966_TYPE = "1" *) 
  (* LC_PROBE966_WIDTH = "1" *) 
  (* LC_PROBE967_IS_DATA = "1'b0" *) 
  (* LC_PROBE967_IS_TRIG = "1'b0" *) 
  (* LC_PROBE967_MU_CNT = "1" *) 
  (* LC_PROBE967_PID = "16'b0000001111000111" *) 
  (* LC_PROBE967_TYPE = "1" *) 
  (* LC_PROBE967_WIDTH = "1" *) 
  (* LC_PROBE968_IS_DATA = "1'b0" *) 
  (* LC_PROBE968_IS_TRIG = "1'b0" *) 
  (* LC_PROBE968_MU_CNT = "1" *) 
  (* LC_PROBE968_PID = "16'b0000001111001000" *) 
  (* LC_PROBE968_TYPE = "1" *) 
  (* LC_PROBE968_WIDTH = "1" *) 
  (* LC_PROBE969_IS_DATA = "1'b0" *) 
  (* LC_PROBE969_IS_TRIG = "1'b0" *) 
  (* LC_PROBE969_MU_CNT = "1" *) 
  (* LC_PROBE969_PID = "16'b0000001111001001" *) 
  (* LC_PROBE969_TYPE = "1" *) 
  (* LC_PROBE969_WIDTH = "1" *) 
  (* LC_PROBE96_IS_DATA = "1'b0" *) 
  (* LC_PROBE96_IS_TRIG = "1'b0" *) 
  (* LC_PROBE96_MU_CNT = "1" *) 
  (* LC_PROBE96_PID = "16'b0000000001100000" *) 
  (* LC_PROBE96_TYPE = "1" *) 
  (* LC_PROBE96_WIDTH = "1" *) 
  (* LC_PROBE970_IS_DATA = "1'b0" *) 
  (* LC_PROBE970_IS_TRIG = "1'b0" *) 
  (* LC_PROBE970_MU_CNT = "1" *) 
  (* LC_PROBE970_PID = "16'b0000001111001010" *) 
  (* LC_PROBE970_TYPE = "1" *) 
  (* LC_PROBE970_WIDTH = "1" *) 
  (* LC_PROBE971_IS_DATA = "1'b0" *) 
  (* LC_PROBE971_IS_TRIG = "1'b0" *) 
  (* LC_PROBE971_MU_CNT = "1" *) 
  (* LC_PROBE971_PID = "16'b0000001111001011" *) 
  (* LC_PROBE971_TYPE = "1" *) 
  (* LC_PROBE971_WIDTH = "1" *) 
  (* LC_PROBE972_IS_DATA = "1'b0" *) 
  (* LC_PROBE972_IS_TRIG = "1'b0" *) 
  (* LC_PROBE972_MU_CNT = "1" *) 
  (* LC_PROBE972_PID = "16'b0000001111001100" *) 
  (* LC_PROBE972_TYPE = "1" *) 
  (* LC_PROBE972_WIDTH = "1" *) 
  (* LC_PROBE973_IS_DATA = "1'b0" *) 
  (* LC_PROBE973_IS_TRIG = "1'b0" *) 
  (* LC_PROBE973_MU_CNT = "1" *) 
  (* LC_PROBE973_PID = "16'b0000001111001101" *) 
  (* LC_PROBE973_TYPE = "1" *) 
  (* LC_PROBE973_WIDTH = "1" *) 
  (* LC_PROBE974_IS_DATA = "1'b0" *) 
  (* LC_PROBE974_IS_TRIG = "1'b0" *) 
  (* LC_PROBE974_MU_CNT = "1" *) 
  (* LC_PROBE974_PID = "16'b0000001111001110" *) 
  (* LC_PROBE974_TYPE = "1" *) 
  (* LC_PROBE974_WIDTH = "1" *) 
  (* LC_PROBE975_IS_DATA = "1'b0" *) 
  (* LC_PROBE975_IS_TRIG = "1'b0" *) 
  (* LC_PROBE975_MU_CNT = "1" *) 
  (* LC_PROBE975_PID = "16'b0000001111001111" *) 
  (* LC_PROBE975_TYPE = "1" *) 
  (* LC_PROBE975_WIDTH = "1" *) 
  (* LC_PROBE976_IS_DATA = "1'b0" *) 
  (* LC_PROBE976_IS_TRIG = "1'b0" *) 
  (* LC_PROBE976_MU_CNT = "1" *) 
  (* LC_PROBE976_PID = "16'b0000001111010000" *) 
  (* LC_PROBE976_TYPE = "1" *) 
  (* LC_PROBE976_WIDTH = "1" *) 
  (* LC_PROBE977_IS_DATA = "1'b0" *) 
  (* LC_PROBE977_IS_TRIG = "1'b0" *) 
  (* LC_PROBE977_MU_CNT = "1" *) 
  (* LC_PROBE977_PID = "16'b0000001111010001" *) 
  (* LC_PROBE977_TYPE = "1" *) 
  (* LC_PROBE977_WIDTH = "1" *) 
  (* LC_PROBE978_IS_DATA = "1'b0" *) 
  (* LC_PROBE978_IS_TRIG = "1'b0" *) 
  (* LC_PROBE978_MU_CNT = "1" *) 
  (* LC_PROBE978_PID = "16'b0000001111010010" *) 
  (* LC_PROBE978_TYPE = "1" *) 
  (* LC_PROBE978_WIDTH = "1" *) 
  (* LC_PROBE979_IS_DATA = "1'b0" *) 
  (* LC_PROBE979_IS_TRIG = "1'b0" *) 
  (* LC_PROBE979_MU_CNT = "1" *) 
  (* LC_PROBE979_PID = "16'b0000001111010011" *) 
  (* LC_PROBE979_TYPE = "1" *) 
  (* LC_PROBE979_WIDTH = "1" *) 
  (* LC_PROBE97_IS_DATA = "1'b0" *) 
  (* LC_PROBE97_IS_TRIG = "1'b0" *) 
  (* LC_PROBE97_MU_CNT = "1" *) 
  (* LC_PROBE97_PID = "16'b0000000001100001" *) 
  (* LC_PROBE97_TYPE = "1" *) 
  (* LC_PROBE97_WIDTH = "1" *) 
  (* LC_PROBE980_IS_DATA = "1'b0" *) 
  (* LC_PROBE980_IS_TRIG = "1'b0" *) 
  (* LC_PROBE980_MU_CNT = "1" *) 
  (* LC_PROBE980_PID = "16'b0000001111010100" *) 
  (* LC_PROBE980_TYPE = "1" *) 
  (* LC_PROBE980_WIDTH = "1" *) 
  (* LC_PROBE981_IS_DATA = "1'b0" *) 
  (* LC_PROBE981_IS_TRIG = "1'b0" *) 
  (* LC_PROBE981_MU_CNT = "1" *) 
  (* LC_PROBE981_PID = "16'b0000001111010101" *) 
  (* LC_PROBE981_TYPE = "1" *) 
  (* LC_PROBE981_WIDTH = "1" *) 
  (* LC_PROBE982_IS_DATA = "1'b0" *) 
  (* LC_PROBE982_IS_TRIG = "1'b0" *) 
  (* LC_PROBE982_MU_CNT = "1" *) 
  (* LC_PROBE982_PID = "16'b0000001111010110" *) 
  (* LC_PROBE982_TYPE = "1" *) 
  (* LC_PROBE982_WIDTH = "1" *) 
  (* LC_PROBE983_IS_DATA = "1'b0" *) 
  (* LC_PROBE983_IS_TRIG = "1'b0" *) 
  (* LC_PROBE983_MU_CNT = "1" *) 
  (* LC_PROBE983_PID = "16'b0000001111010111" *) 
  (* LC_PROBE983_TYPE = "1" *) 
  (* LC_PROBE983_WIDTH = "1" *) 
  (* LC_PROBE984_IS_DATA = "1'b0" *) 
  (* LC_PROBE984_IS_TRIG = "1'b0" *) 
  (* LC_PROBE984_MU_CNT = "1" *) 
  (* LC_PROBE984_PID = "16'b0000001111011000" *) 
  (* LC_PROBE984_TYPE = "1" *) 
  (* LC_PROBE984_WIDTH = "1" *) 
  (* LC_PROBE985_IS_DATA = "1'b0" *) 
  (* LC_PROBE985_IS_TRIG = "1'b0" *) 
  (* LC_PROBE985_MU_CNT = "1" *) 
  (* LC_PROBE985_PID = "16'b0000001111011001" *) 
  (* LC_PROBE985_TYPE = "1" *) 
  (* LC_PROBE985_WIDTH = "1" *) 
  (* LC_PROBE986_IS_DATA = "1'b0" *) 
  (* LC_PROBE986_IS_TRIG = "1'b0" *) 
  (* LC_PROBE986_MU_CNT = "1" *) 
  (* LC_PROBE986_PID = "16'b0000001111011010" *) 
  (* LC_PROBE986_TYPE = "1" *) 
  (* LC_PROBE986_WIDTH = "1" *) 
  (* LC_PROBE987_IS_DATA = "1'b0" *) 
  (* LC_PROBE987_IS_TRIG = "1'b0" *) 
  (* LC_PROBE987_MU_CNT = "1" *) 
  (* LC_PROBE987_PID = "16'b0000001111011011" *) 
  (* LC_PROBE987_TYPE = "1" *) 
  (* LC_PROBE987_WIDTH = "1" *) 
  (* LC_PROBE988_IS_DATA = "1'b0" *) 
  (* LC_PROBE988_IS_TRIG = "1'b0" *) 
  (* LC_PROBE988_MU_CNT = "1" *) 
  (* LC_PROBE988_PID = "16'b0000001111011100" *) 
  (* LC_PROBE988_TYPE = "1" *) 
  (* LC_PROBE988_WIDTH = "1" *) 
  (* LC_PROBE989_IS_DATA = "1'b0" *) 
  (* LC_PROBE989_IS_TRIG = "1'b0" *) 
  (* LC_PROBE989_MU_CNT = "1" *) 
  (* LC_PROBE989_PID = "16'b0000001111011101" *) 
  (* LC_PROBE989_TYPE = "1" *) 
  (* LC_PROBE989_WIDTH = "1" *) 
  (* LC_PROBE98_IS_DATA = "1'b0" *) 
  (* LC_PROBE98_IS_TRIG = "1'b0" *) 
  (* LC_PROBE98_MU_CNT = "1" *) 
  (* LC_PROBE98_PID = "16'b0000000001100010" *) 
  (* LC_PROBE98_TYPE = "1" *) 
  (* LC_PROBE98_WIDTH = "1" *) 
  (* LC_PROBE990_IS_DATA = "1'b0" *) 
  (* LC_PROBE990_IS_TRIG = "1'b0" *) 
  (* LC_PROBE990_MU_CNT = "1" *) 
  (* LC_PROBE990_PID = "16'b0000001111011110" *) 
  (* LC_PROBE990_TYPE = "1" *) 
  (* LC_PROBE990_WIDTH = "1" *) 
  (* LC_PROBE991_IS_DATA = "1'b0" *) 
  (* LC_PROBE991_IS_TRIG = "1'b0" *) 
  (* LC_PROBE991_MU_CNT = "1" *) 
  (* LC_PROBE991_PID = "16'b0000001111011111" *) 
  (* LC_PROBE991_TYPE = "1" *) 
  (* LC_PROBE991_WIDTH = "1" *) 
  (* LC_PROBE992_IS_DATA = "1'b0" *) 
  (* LC_PROBE992_IS_TRIG = "1'b0" *) 
  (* LC_PROBE992_MU_CNT = "1" *) 
  (* LC_PROBE992_PID = "16'b0000001111100000" *) 
  (* LC_PROBE992_TYPE = "1" *) 
  (* LC_PROBE992_WIDTH = "1" *) 
  (* LC_PROBE993_IS_DATA = "1'b0" *) 
  (* LC_PROBE993_IS_TRIG = "1'b0" *) 
  (* LC_PROBE993_MU_CNT = "1" *) 
  (* LC_PROBE993_PID = "16'b0000001111100001" *) 
  (* LC_PROBE993_TYPE = "1" *) 
  (* LC_PROBE993_WIDTH = "1" *) 
  (* LC_PROBE994_IS_DATA = "1'b0" *) 
  (* LC_PROBE994_IS_TRIG = "1'b0" *) 
  (* LC_PROBE994_MU_CNT = "1" *) 
  (* LC_PROBE994_PID = "16'b0000001111100010" *) 
  (* LC_PROBE994_TYPE = "1" *) 
  (* LC_PROBE994_WIDTH = "1" *) 
  (* LC_PROBE995_IS_DATA = "1'b0" *) 
  (* LC_PROBE995_IS_TRIG = "1'b0" *) 
  (* LC_PROBE995_MU_CNT = "1" *) 
  (* LC_PROBE995_PID = "16'b0000001111100011" *) 
  (* LC_PROBE995_TYPE = "1" *) 
  (* LC_PROBE995_WIDTH = "1" *) 
  (* LC_PROBE996_IS_DATA = "1'b0" *) 
  (* LC_PROBE996_IS_TRIG = "1'b0" *) 
  (* LC_PROBE996_MU_CNT = "1" *) 
  (* LC_PROBE996_PID = "16'b0000001111100100" *) 
  (* LC_PROBE996_TYPE = "1" *) 
  (* LC_PROBE996_WIDTH = "1" *) 
  (* LC_PROBE997_IS_DATA = "1'b0" *) 
  (* LC_PROBE997_IS_TRIG = "1'b0" *) 
  (* LC_PROBE997_MU_CNT = "1" *) 
  (* LC_PROBE997_PID = "16'b0000001111100101" *) 
  (* LC_PROBE997_TYPE = "1" *) 
  (* LC_PROBE997_WIDTH = "1" *) 
  (* LC_PROBE998_IS_DATA = "1'b0" *) 
  (* LC_PROBE998_IS_TRIG = "1'b0" *) 
  (* LC_PROBE998_MU_CNT = "1" *) 
  (* LC_PROBE998_PID = "16'b0000001111100110" *) 
  (* LC_PROBE998_TYPE = "1" *) 
  (* LC_PROBE998_WIDTH = "1" *) 
  (* LC_PROBE999_IS_DATA = "1'b0" *) 
  (* LC_PROBE999_IS_TRIG = "1'b0" *) 
  (* LC_PROBE999_MU_CNT = "1" *) 
  (* LC_PROBE999_PID = "16'b0000001111100111" *) 
  (* LC_PROBE999_TYPE = "1" *) 
  (* LC_PROBE999_WIDTH = "1" *) 
  (* LC_PROBE99_IS_DATA = "1'b0" *) 
  (* LC_PROBE99_IS_TRIG = "1'b0" *) 
  (* LC_PROBE99_MU_CNT = "1" *) 
  (* LC_PROBE99_PID = "16'b0000000001100011" *) 
  (* LC_PROBE99_TYPE = "1" *) 
  (* LC_PROBE99_WIDTH = "1" *) 
  (* LC_PROBE9_IS_DATA = "1'b0" *) 
  (* LC_PROBE9_IS_TRIG = "1'b0" *) 
  (* LC_PROBE9_MU_CNT = "1" *) 
  (* LC_PROBE9_PID = "16'b0000000000001001" *) 
  (* LC_PROBE9_TYPE = "1" *) 
  (* LC_PROBE9_WIDTH = "1" *) 
  (* LC_PROBES_WIDTH = "2" *) 
  (* LC_PROBE_IS_DATA_STRING = "1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* LC_PROBE_IS_TRIG_STRING = "4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* LC_PROBE_WIDTH_STRING = "16384'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* LC_TIME_TAG_MU_CNT = "2" *) 
  (* LC_TIME_TAG_TYPE = "0" *) 
  (* LC_TIME_TAG_WIDTH = "1" *) 
  (* LC_TRIG_WIDTH = "2" *) 
  (* syn_noprune = "TRUE" *) 
  dsi_debug_ila_v6_2_0_ila U0
       (.clk(clk),
        .clk_nobuf(NLW_U0_clk_nobuf_UNCONNECTED),
        .clkdiv_out(NLW_U0_clkdiv_out_UNCONNECTED),
        .probe0(probe0),
        .probe1(NLW_U0_probe1_UNCONNECTED[0]),
        .probe10(NLW_U0_probe10_UNCONNECTED[0]),
        .probe100(NLW_U0_probe100_UNCONNECTED[0]),
        .probe1000(NLW_U0_probe1000_UNCONNECTED[0]),
        .probe1001(NLW_U0_probe1001_UNCONNECTED[0]),
        .probe1002(NLW_U0_probe1002_UNCONNECTED[0]),
        .probe1003(NLW_U0_probe1003_UNCONNECTED[0]),
        .probe1004(NLW_U0_probe1004_UNCONNECTED[0]),
        .probe1005(NLW_U0_probe1005_UNCONNECTED[0]),
        .probe1006(NLW_U0_probe1006_UNCONNECTED[0]),
        .probe1007(NLW_U0_probe1007_UNCONNECTED[0]),
        .probe1008(NLW_U0_probe1008_UNCONNECTED[0]),
        .probe1009(NLW_U0_probe1009_UNCONNECTED[0]),
        .probe101(NLW_U0_probe101_UNCONNECTED[0]),
        .probe1010(NLW_U0_probe1010_UNCONNECTED[0]),
        .probe1011(NLW_U0_probe1011_UNCONNECTED[0]),
        .probe1012(NLW_U0_probe1012_UNCONNECTED[0]),
        .probe1013(NLW_U0_probe1013_UNCONNECTED[0]),
        .probe1014(NLW_U0_probe1014_UNCONNECTED[0]),
        .probe1015(NLW_U0_probe1015_UNCONNECTED[0]),
        .probe1016(NLW_U0_probe1016_UNCONNECTED[0]),
        .probe1017(NLW_U0_probe1017_UNCONNECTED[0]),
        .probe1018(NLW_U0_probe1018_UNCONNECTED[0]),
        .probe1019(NLW_U0_probe1019_UNCONNECTED[0]),
        .probe102(NLW_U0_probe102_UNCONNECTED[0]),
        .probe1020(NLW_U0_probe1020_UNCONNECTED[0]),
        .probe1021(NLW_U0_probe1021_UNCONNECTED[0]),
        .probe1022(NLW_U0_probe1022_UNCONNECTED[0]),
        .probe1023(NLW_U0_probe1023_UNCONNECTED[0]),
        .probe103(NLW_U0_probe103_UNCONNECTED[0]),
        .probe104(NLW_U0_probe104_UNCONNECTED[0]),
        .probe105(NLW_U0_probe105_UNCONNECTED[0]),
        .probe106(NLW_U0_probe106_UNCONNECTED[0]),
        .probe107(NLW_U0_probe107_UNCONNECTED[0]),
        .probe108(NLW_U0_probe108_UNCONNECTED[0]),
        .probe109(NLW_U0_probe109_UNCONNECTED[0]),
        .probe11(NLW_U0_probe11_UNCONNECTED[0]),
        .probe110(NLW_U0_probe110_UNCONNECTED[0]),
        .probe111(NLW_U0_probe111_UNCONNECTED[0]),
        .probe112(NLW_U0_probe112_UNCONNECTED[0]),
        .probe113(NLW_U0_probe113_UNCONNECTED[0]),
        .probe114(NLW_U0_probe114_UNCONNECTED[0]),
        .probe115(NLW_U0_probe115_UNCONNECTED[0]),
        .probe116(NLW_U0_probe116_UNCONNECTED[0]),
        .probe117(NLW_U0_probe117_UNCONNECTED[0]),
        .probe118(NLW_U0_probe118_UNCONNECTED[0]),
        .probe119(NLW_U0_probe119_UNCONNECTED[0]),
        .probe12(NLW_U0_probe12_UNCONNECTED[0]),
        .probe120(NLW_U0_probe120_UNCONNECTED[0]),
        .probe121(NLW_U0_probe121_UNCONNECTED[0]),
        .probe122(NLW_U0_probe122_UNCONNECTED[0]),
        .probe123(NLW_U0_probe123_UNCONNECTED[0]),
        .probe124(NLW_U0_probe124_UNCONNECTED[0]),
        .probe125(NLW_U0_probe125_UNCONNECTED[0]),
        .probe126(NLW_U0_probe126_UNCONNECTED[0]),
        .probe127(NLW_U0_probe127_UNCONNECTED[0]),
        .probe128(NLW_U0_probe128_UNCONNECTED[0]),
        .probe129(NLW_U0_probe129_UNCONNECTED[0]),
        .probe13(NLW_U0_probe13_UNCONNECTED[0]),
        .probe130(NLW_U0_probe130_UNCONNECTED[0]),
        .probe131(NLW_U0_probe131_UNCONNECTED[0]),
        .probe132(NLW_U0_probe132_UNCONNECTED[0]),
        .probe133(NLW_U0_probe133_UNCONNECTED[0]),
        .probe134(NLW_U0_probe134_UNCONNECTED[0]),
        .probe135(NLW_U0_probe135_UNCONNECTED[0]),
        .probe136(NLW_U0_probe136_UNCONNECTED[0]),
        .probe137(NLW_U0_probe137_UNCONNECTED[0]),
        .probe138(NLW_U0_probe138_UNCONNECTED[0]),
        .probe139(NLW_U0_probe139_UNCONNECTED[0]),
        .probe14(NLW_U0_probe14_UNCONNECTED[0]),
        .probe140(NLW_U0_probe140_UNCONNECTED[0]),
        .probe141(NLW_U0_probe141_UNCONNECTED[0]),
        .probe142(NLW_U0_probe142_UNCONNECTED[0]),
        .probe143(NLW_U0_probe143_UNCONNECTED[0]),
        .probe144(NLW_U0_probe144_UNCONNECTED[0]),
        .probe145(NLW_U0_probe145_UNCONNECTED[0]),
        .probe146(NLW_U0_probe146_UNCONNECTED[0]),
        .probe147(NLW_U0_probe147_UNCONNECTED[0]),
        .probe148(NLW_U0_probe148_UNCONNECTED[0]),
        .probe149(NLW_U0_probe149_UNCONNECTED[0]),
        .probe15(NLW_U0_probe15_UNCONNECTED[0]),
        .probe150(NLW_U0_probe150_UNCONNECTED[0]),
        .probe151(NLW_U0_probe151_UNCONNECTED[0]),
        .probe152(NLW_U0_probe152_UNCONNECTED[0]),
        .probe153(NLW_U0_probe153_UNCONNECTED[0]),
        .probe154(NLW_U0_probe154_UNCONNECTED[0]),
        .probe155(NLW_U0_probe155_UNCONNECTED[0]),
        .probe156(NLW_U0_probe156_UNCONNECTED[0]),
        .probe157(NLW_U0_probe157_UNCONNECTED[0]),
        .probe158(NLW_U0_probe158_UNCONNECTED[0]),
        .probe159(NLW_U0_probe159_UNCONNECTED[0]),
        .probe16(NLW_U0_probe16_UNCONNECTED[0]),
        .probe160(NLW_U0_probe160_UNCONNECTED[0]),
        .probe161(NLW_U0_probe161_UNCONNECTED[0]),
        .probe162(NLW_U0_probe162_UNCONNECTED[0]),
        .probe163(NLW_U0_probe163_UNCONNECTED[0]),
        .probe164(NLW_U0_probe164_UNCONNECTED[0]),
        .probe165(NLW_U0_probe165_UNCONNECTED[0]),
        .probe166(NLW_U0_probe166_UNCONNECTED[0]),
        .probe167(NLW_U0_probe167_UNCONNECTED[0]),
        .probe168(NLW_U0_probe168_UNCONNECTED[0]),
        .probe169(NLW_U0_probe169_UNCONNECTED[0]),
        .probe17(NLW_U0_probe17_UNCONNECTED[0]),
        .probe170(NLW_U0_probe170_UNCONNECTED[0]),
        .probe171(NLW_U0_probe171_UNCONNECTED[0]),
        .probe172(NLW_U0_probe172_UNCONNECTED[0]),
        .probe173(NLW_U0_probe173_UNCONNECTED[0]),
        .probe174(NLW_U0_probe174_UNCONNECTED[0]),
        .probe175(NLW_U0_probe175_UNCONNECTED[0]),
        .probe176(NLW_U0_probe176_UNCONNECTED[0]),
        .probe177(NLW_U0_probe177_UNCONNECTED[0]),
        .probe178(NLW_U0_probe178_UNCONNECTED[0]),
        .probe179(NLW_U0_probe179_UNCONNECTED[0]),
        .probe18(NLW_U0_probe18_UNCONNECTED[0]),
        .probe180(NLW_U0_probe180_UNCONNECTED[0]),
        .probe181(NLW_U0_probe181_UNCONNECTED[0]),
        .probe182(NLW_U0_probe182_UNCONNECTED[0]),
        .probe183(NLW_U0_probe183_UNCONNECTED[0]),
        .probe184(NLW_U0_probe184_UNCONNECTED[0]),
        .probe185(NLW_U0_probe185_UNCONNECTED[0]),
        .probe186(NLW_U0_probe186_UNCONNECTED[0]),
        .probe187(NLW_U0_probe187_UNCONNECTED[0]),
        .probe188(NLW_U0_probe188_UNCONNECTED[0]),
        .probe189(NLW_U0_probe189_UNCONNECTED[0]),
        .probe19(NLW_U0_probe19_UNCONNECTED[0]),
        .probe190(NLW_U0_probe190_UNCONNECTED[0]),
        .probe191(NLW_U0_probe191_UNCONNECTED[0]),
        .probe192(NLW_U0_probe192_UNCONNECTED[0]),
        .probe193(NLW_U0_probe193_UNCONNECTED[0]),
        .probe194(NLW_U0_probe194_UNCONNECTED[0]),
        .probe195(NLW_U0_probe195_UNCONNECTED[0]),
        .probe196(NLW_U0_probe196_UNCONNECTED[0]),
        .probe197(NLW_U0_probe197_UNCONNECTED[0]),
        .probe198(NLW_U0_probe198_UNCONNECTED[0]),
        .probe199(NLW_U0_probe199_UNCONNECTED[0]),
        .probe2(NLW_U0_probe2_UNCONNECTED[0]),
        .probe20(NLW_U0_probe20_UNCONNECTED[0]),
        .probe200(NLW_U0_probe200_UNCONNECTED[0]),
        .probe201(NLW_U0_probe201_UNCONNECTED[0]),
        .probe202(NLW_U0_probe202_UNCONNECTED[0]),
        .probe203(NLW_U0_probe203_UNCONNECTED[0]),
        .probe204(NLW_U0_probe204_UNCONNECTED[0]),
        .probe205(NLW_U0_probe205_UNCONNECTED[0]),
        .probe206(NLW_U0_probe206_UNCONNECTED[0]),
        .probe207(NLW_U0_probe207_UNCONNECTED[0]),
        .probe208(NLW_U0_probe208_UNCONNECTED[0]),
        .probe209(NLW_U0_probe209_UNCONNECTED[0]),
        .probe21(NLW_U0_probe21_UNCONNECTED[0]),
        .probe210(NLW_U0_probe210_UNCONNECTED[0]),
        .probe211(NLW_U0_probe211_UNCONNECTED[0]),
        .probe212(NLW_U0_probe212_UNCONNECTED[0]),
        .probe213(NLW_U0_probe213_UNCONNECTED[0]),
        .probe214(NLW_U0_probe214_UNCONNECTED[0]),
        .probe215(NLW_U0_probe215_UNCONNECTED[0]),
        .probe216(NLW_U0_probe216_UNCONNECTED[0]),
        .probe217(NLW_U0_probe217_UNCONNECTED[0]),
        .probe218(NLW_U0_probe218_UNCONNECTED[0]),
        .probe219(NLW_U0_probe219_UNCONNECTED[0]),
        .probe22(NLW_U0_probe22_UNCONNECTED[0]),
        .probe220(NLW_U0_probe220_UNCONNECTED[0]),
        .probe221(NLW_U0_probe221_UNCONNECTED[0]),
        .probe222(NLW_U0_probe222_UNCONNECTED[0]),
        .probe223(NLW_U0_probe223_UNCONNECTED[0]),
        .probe224(NLW_U0_probe224_UNCONNECTED[0]),
        .probe225(NLW_U0_probe225_UNCONNECTED[0]),
        .probe226(NLW_U0_probe226_UNCONNECTED[0]),
        .probe227(NLW_U0_probe227_UNCONNECTED[0]),
        .probe228(NLW_U0_probe228_UNCONNECTED[0]),
        .probe229(NLW_U0_probe229_UNCONNECTED[0]),
        .probe23(NLW_U0_probe23_UNCONNECTED[0]),
        .probe230(NLW_U0_probe230_UNCONNECTED[0]),
        .probe231(NLW_U0_probe231_UNCONNECTED[0]),
        .probe232(NLW_U0_probe232_UNCONNECTED[0]),
        .probe233(NLW_U0_probe233_UNCONNECTED[0]),
        .probe234(NLW_U0_probe234_UNCONNECTED[0]),
        .probe235(NLW_U0_probe235_UNCONNECTED[0]),
        .probe236(NLW_U0_probe236_UNCONNECTED[0]),
        .probe237(NLW_U0_probe237_UNCONNECTED[0]),
        .probe238(NLW_U0_probe238_UNCONNECTED[0]),
        .probe239(NLW_U0_probe239_UNCONNECTED[0]),
        .probe24(NLW_U0_probe24_UNCONNECTED[0]),
        .probe240(NLW_U0_probe240_UNCONNECTED[0]),
        .probe241(NLW_U0_probe241_UNCONNECTED[0]),
        .probe242(NLW_U0_probe242_UNCONNECTED[0]),
        .probe243(NLW_U0_probe243_UNCONNECTED[0]),
        .probe244(NLW_U0_probe244_UNCONNECTED[0]),
        .probe245(NLW_U0_probe245_UNCONNECTED[0]),
        .probe246(NLW_U0_probe246_UNCONNECTED[0]),
        .probe247(NLW_U0_probe247_UNCONNECTED[0]),
        .probe248(NLW_U0_probe248_UNCONNECTED[0]),
        .probe249(NLW_U0_probe249_UNCONNECTED[0]),
        .probe25(NLW_U0_probe25_UNCONNECTED[0]),
        .probe250(NLW_U0_probe250_UNCONNECTED[0]),
        .probe251(NLW_U0_probe251_UNCONNECTED[0]),
        .probe252(NLW_U0_probe252_UNCONNECTED[0]),
        .probe253(NLW_U0_probe253_UNCONNECTED[0]),
        .probe254(NLW_U0_probe254_UNCONNECTED[0]),
        .probe255(NLW_U0_probe255_UNCONNECTED[0]),
        .probe256(NLW_U0_probe256_UNCONNECTED[0]),
        .probe257(NLW_U0_probe257_UNCONNECTED[0]),
        .probe258(NLW_U0_probe258_UNCONNECTED[0]),
        .probe259(NLW_U0_probe259_UNCONNECTED[0]),
        .probe26(NLW_U0_probe26_UNCONNECTED[0]),
        .probe260(NLW_U0_probe260_UNCONNECTED[0]),
        .probe261(NLW_U0_probe261_UNCONNECTED[0]),
        .probe262(NLW_U0_probe262_UNCONNECTED[0]),
        .probe263(NLW_U0_probe263_UNCONNECTED[0]),
        .probe264(NLW_U0_probe264_UNCONNECTED[0]),
        .probe265(NLW_U0_probe265_UNCONNECTED[0]),
        .probe266(NLW_U0_probe266_UNCONNECTED[0]),
        .probe267(NLW_U0_probe267_UNCONNECTED[0]),
        .probe268(NLW_U0_probe268_UNCONNECTED[0]),
        .probe269(NLW_U0_probe269_UNCONNECTED[0]),
        .probe27(NLW_U0_probe27_UNCONNECTED[0]),
        .probe270(NLW_U0_probe270_UNCONNECTED[0]),
        .probe271(NLW_U0_probe271_UNCONNECTED[0]),
        .probe272(NLW_U0_probe272_UNCONNECTED[0]),
        .probe273(NLW_U0_probe273_UNCONNECTED[0]),
        .probe274(NLW_U0_probe274_UNCONNECTED[0]),
        .probe275(NLW_U0_probe275_UNCONNECTED[0]),
        .probe276(NLW_U0_probe276_UNCONNECTED[0]),
        .probe277(NLW_U0_probe277_UNCONNECTED[0]),
        .probe278(NLW_U0_probe278_UNCONNECTED[0]),
        .probe279(NLW_U0_probe279_UNCONNECTED[0]),
        .probe28(NLW_U0_probe28_UNCONNECTED[0]),
        .probe280(NLW_U0_probe280_UNCONNECTED[0]),
        .probe281(NLW_U0_probe281_UNCONNECTED[0]),
        .probe282(NLW_U0_probe282_UNCONNECTED[0]),
        .probe283(NLW_U0_probe283_UNCONNECTED[0]),
        .probe284(NLW_U0_probe284_UNCONNECTED[0]),
        .probe285(NLW_U0_probe285_UNCONNECTED[0]),
        .probe286(NLW_U0_probe286_UNCONNECTED[0]),
        .probe287(NLW_U0_probe287_UNCONNECTED[0]),
        .probe288(NLW_U0_probe288_UNCONNECTED[0]),
        .probe289(NLW_U0_probe289_UNCONNECTED[0]),
        .probe29(NLW_U0_probe29_UNCONNECTED[0]),
        .probe290(NLW_U0_probe290_UNCONNECTED[0]),
        .probe291(NLW_U0_probe291_UNCONNECTED[0]),
        .probe292(NLW_U0_probe292_UNCONNECTED[0]),
        .probe293(NLW_U0_probe293_UNCONNECTED[0]),
        .probe294(NLW_U0_probe294_UNCONNECTED[0]),
        .probe295(NLW_U0_probe295_UNCONNECTED[0]),
        .probe296(NLW_U0_probe296_UNCONNECTED[0]),
        .probe297(NLW_U0_probe297_UNCONNECTED[0]),
        .probe298(NLW_U0_probe298_UNCONNECTED[0]),
        .probe299(NLW_U0_probe299_UNCONNECTED[0]),
        .probe3(NLW_U0_probe3_UNCONNECTED[0]),
        .probe30(NLW_U0_probe30_UNCONNECTED[0]),
        .probe300(NLW_U0_probe300_UNCONNECTED[0]),
        .probe301(NLW_U0_probe301_UNCONNECTED[0]),
        .probe302(NLW_U0_probe302_UNCONNECTED[0]),
        .probe303(NLW_U0_probe303_UNCONNECTED[0]),
        .probe304(NLW_U0_probe304_UNCONNECTED[0]),
        .probe305(NLW_U0_probe305_UNCONNECTED[0]),
        .probe306(NLW_U0_probe306_UNCONNECTED[0]),
        .probe307(NLW_U0_probe307_UNCONNECTED[0]),
        .probe308(NLW_U0_probe308_UNCONNECTED[0]),
        .probe309(NLW_U0_probe309_UNCONNECTED[0]),
        .probe31(NLW_U0_probe31_UNCONNECTED[0]),
        .probe310(NLW_U0_probe310_UNCONNECTED[0]),
        .probe311(NLW_U0_probe311_UNCONNECTED[0]),
        .probe312(NLW_U0_probe312_UNCONNECTED[0]),
        .probe313(NLW_U0_probe313_UNCONNECTED[0]),
        .probe314(NLW_U0_probe314_UNCONNECTED[0]),
        .probe315(NLW_U0_probe315_UNCONNECTED[0]),
        .probe316(NLW_U0_probe316_UNCONNECTED[0]),
        .probe317(NLW_U0_probe317_UNCONNECTED[0]),
        .probe318(NLW_U0_probe318_UNCONNECTED[0]),
        .probe319(NLW_U0_probe319_UNCONNECTED[0]),
        .probe32(NLW_U0_probe32_UNCONNECTED[0]),
        .probe320(NLW_U0_probe320_UNCONNECTED[0]),
        .probe321(NLW_U0_probe321_UNCONNECTED[0]),
        .probe322(NLW_U0_probe322_UNCONNECTED[0]),
        .probe323(NLW_U0_probe323_UNCONNECTED[0]),
        .probe324(NLW_U0_probe324_UNCONNECTED[0]),
        .probe325(NLW_U0_probe325_UNCONNECTED[0]),
        .probe326(NLW_U0_probe326_UNCONNECTED[0]),
        .probe327(NLW_U0_probe327_UNCONNECTED[0]),
        .probe328(NLW_U0_probe328_UNCONNECTED[0]),
        .probe329(NLW_U0_probe329_UNCONNECTED[0]),
        .probe33(NLW_U0_probe33_UNCONNECTED[0]),
        .probe330(NLW_U0_probe330_UNCONNECTED[0]),
        .probe331(NLW_U0_probe331_UNCONNECTED[0]),
        .probe332(NLW_U0_probe332_UNCONNECTED[0]),
        .probe333(NLW_U0_probe333_UNCONNECTED[0]),
        .probe334(NLW_U0_probe334_UNCONNECTED[0]),
        .probe335(NLW_U0_probe335_UNCONNECTED[0]),
        .probe336(NLW_U0_probe336_UNCONNECTED[0]),
        .probe337(NLW_U0_probe337_UNCONNECTED[0]),
        .probe338(NLW_U0_probe338_UNCONNECTED[0]),
        .probe339(NLW_U0_probe339_UNCONNECTED[0]),
        .probe34(NLW_U0_probe34_UNCONNECTED[0]),
        .probe340(NLW_U0_probe340_UNCONNECTED[0]),
        .probe341(NLW_U0_probe341_UNCONNECTED[0]),
        .probe342(NLW_U0_probe342_UNCONNECTED[0]),
        .probe343(NLW_U0_probe343_UNCONNECTED[0]),
        .probe344(NLW_U0_probe344_UNCONNECTED[0]),
        .probe345(NLW_U0_probe345_UNCONNECTED[0]),
        .probe346(NLW_U0_probe346_UNCONNECTED[0]),
        .probe347(NLW_U0_probe347_UNCONNECTED[0]),
        .probe348(NLW_U0_probe348_UNCONNECTED[0]),
        .probe349(NLW_U0_probe349_UNCONNECTED[0]),
        .probe35(NLW_U0_probe35_UNCONNECTED[0]),
        .probe350(NLW_U0_probe350_UNCONNECTED[0]),
        .probe351(NLW_U0_probe351_UNCONNECTED[0]),
        .probe352(NLW_U0_probe352_UNCONNECTED[0]),
        .probe353(NLW_U0_probe353_UNCONNECTED[0]),
        .probe354(NLW_U0_probe354_UNCONNECTED[0]),
        .probe355(NLW_U0_probe355_UNCONNECTED[0]),
        .probe356(NLW_U0_probe356_UNCONNECTED[0]),
        .probe357(NLW_U0_probe357_UNCONNECTED[0]),
        .probe358(NLW_U0_probe358_UNCONNECTED[0]),
        .probe359(NLW_U0_probe359_UNCONNECTED[0]),
        .probe36(NLW_U0_probe36_UNCONNECTED[0]),
        .probe360(NLW_U0_probe360_UNCONNECTED[0]),
        .probe361(NLW_U0_probe361_UNCONNECTED[0]),
        .probe362(NLW_U0_probe362_UNCONNECTED[0]),
        .probe363(NLW_U0_probe363_UNCONNECTED[0]),
        .probe364(NLW_U0_probe364_UNCONNECTED[0]),
        .probe365(NLW_U0_probe365_UNCONNECTED[0]),
        .probe366(NLW_U0_probe366_UNCONNECTED[0]),
        .probe367(NLW_U0_probe367_UNCONNECTED[0]),
        .probe368(NLW_U0_probe368_UNCONNECTED[0]),
        .probe369(NLW_U0_probe369_UNCONNECTED[0]),
        .probe37(NLW_U0_probe37_UNCONNECTED[0]),
        .probe370(NLW_U0_probe370_UNCONNECTED[0]),
        .probe371(NLW_U0_probe371_UNCONNECTED[0]),
        .probe372(NLW_U0_probe372_UNCONNECTED[0]),
        .probe373(NLW_U0_probe373_UNCONNECTED[0]),
        .probe374(NLW_U0_probe374_UNCONNECTED[0]),
        .probe375(NLW_U0_probe375_UNCONNECTED[0]),
        .probe376(NLW_U0_probe376_UNCONNECTED[0]),
        .probe377(NLW_U0_probe377_UNCONNECTED[0]),
        .probe378(NLW_U0_probe378_UNCONNECTED[0]),
        .probe379(NLW_U0_probe379_UNCONNECTED[0]),
        .probe38(NLW_U0_probe38_UNCONNECTED[0]),
        .probe380(NLW_U0_probe380_UNCONNECTED[0]),
        .probe381(NLW_U0_probe381_UNCONNECTED[0]),
        .probe382(NLW_U0_probe382_UNCONNECTED[0]),
        .probe383(NLW_U0_probe383_UNCONNECTED[0]),
        .probe384(NLW_U0_probe384_UNCONNECTED[0]),
        .probe385(NLW_U0_probe385_UNCONNECTED[0]),
        .probe386(NLW_U0_probe386_UNCONNECTED[0]),
        .probe387(NLW_U0_probe387_UNCONNECTED[0]),
        .probe388(NLW_U0_probe388_UNCONNECTED[0]),
        .probe389(NLW_U0_probe389_UNCONNECTED[0]),
        .probe39(NLW_U0_probe39_UNCONNECTED[0]),
        .probe390(NLW_U0_probe390_UNCONNECTED[0]),
        .probe391(NLW_U0_probe391_UNCONNECTED[0]),
        .probe392(NLW_U0_probe392_UNCONNECTED[0]),
        .probe393(NLW_U0_probe393_UNCONNECTED[0]),
        .probe394(NLW_U0_probe394_UNCONNECTED[0]),
        .probe395(NLW_U0_probe395_UNCONNECTED[0]),
        .probe396(NLW_U0_probe396_UNCONNECTED[0]),
        .probe397(NLW_U0_probe397_UNCONNECTED[0]),
        .probe398(NLW_U0_probe398_UNCONNECTED[0]),
        .probe399(NLW_U0_probe399_UNCONNECTED[0]),
        .probe4(NLW_U0_probe4_UNCONNECTED[0]),
        .probe40(NLW_U0_probe40_UNCONNECTED[0]),
        .probe400(NLW_U0_probe400_UNCONNECTED[0]),
        .probe401(NLW_U0_probe401_UNCONNECTED[0]),
        .probe402(NLW_U0_probe402_UNCONNECTED[0]),
        .probe403(NLW_U0_probe403_UNCONNECTED[0]),
        .probe404(NLW_U0_probe404_UNCONNECTED[0]),
        .probe405(NLW_U0_probe405_UNCONNECTED[0]),
        .probe406(NLW_U0_probe406_UNCONNECTED[0]),
        .probe407(NLW_U0_probe407_UNCONNECTED[0]),
        .probe408(NLW_U0_probe408_UNCONNECTED[0]),
        .probe409(NLW_U0_probe409_UNCONNECTED[0]),
        .probe41(NLW_U0_probe41_UNCONNECTED[0]),
        .probe410(NLW_U0_probe410_UNCONNECTED[0]),
        .probe411(NLW_U0_probe411_UNCONNECTED[0]),
        .probe412(NLW_U0_probe412_UNCONNECTED[0]),
        .probe413(NLW_U0_probe413_UNCONNECTED[0]),
        .probe414(NLW_U0_probe414_UNCONNECTED[0]),
        .probe415(NLW_U0_probe415_UNCONNECTED[0]),
        .probe416(NLW_U0_probe416_UNCONNECTED[0]),
        .probe417(NLW_U0_probe417_UNCONNECTED[0]),
        .probe418(NLW_U0_probe418_UNCONNECTED[0]),
        .probe419(NLW_U0_probe419_UNCONNECTED[0]),
        .probe42(NLW_U0_probe42_UNCONNECTED[0]),
        .probe420(NLW_U0_probe420_UNCONNECTED[0]),
        .probe421(NLW_U0_probe421_UNCONNECTED[0]),
        .probe422(NLW_U0_probe422_UNCONNECTED[0]),
        .probe423(NLW_U0_probe423_UNCONNECTED[0]),
        .probe424(NLW_U0_probe424_UNCONNECTED[0]),
        .probe425(NLW_U0_probe425_UNCONNECTED[0]),
        .probe426(NLW_U0_probe426_UNCONNECTED[0]),
        .probe427(NLW_U0_probe427_UNCONNECTED[0]),
        .probe428(NLW_U0_probe428_UNCONNECTED[0]),
        .probe429(NLW_U0_probe429_UNCONNECTED[0]),
        .probe43(NLW_U0_probe43_UNCONNECTED[0]),
        .probe430(NLW_U0_probe430_UNCONNECTED[0]),
        .probe431(NLW_U0_probe431_UNCONNECTED[0]),
        .probe432(NLW_U0_probe432_UNCONNECTED[0]),
        .probe433(NLW_U0_probe433_UNCONNECTED[0]),
        .probe434(NLW_U0_probe434_UNCONNECTED[0]),
        .probe435(NLW_U0_probe435_UNCONNECTED[0]),
        .probe436(NLW_U0_probe436_UNCONNECTED[0]),
        .probe437(NLW_U0_probe437_UNCONNECTED[0]),
        .probe438(NLW_U0_probe438_UNCONNECTED[0]),
        .probe439(NLW_U0_probe439_UNCONNECTED[0]),
        .probe44(NLW_U0_probe44_UNCONNECTED[0]),
        .probe440(NLW_U0_probe440_UNCONNECTED[0]),
        .probe441(NLW_U0_probe441_UNCONNECTED[0]),
        .probe442(NLW_U0_probe442_UNCONNECTED[0]),
        .probe443(NLW_U0_probe443_UNCONNECTED[0]),
        .probe444(NLW_U0_probe444_UNCONNECTED[0]),
        .probe445(NLW_U0_probe445_UNCONNECTED[0]),
        .probe446(NLW_U0_probe446_UNCONNECTED[0]),
        .probe447(NLW_U0_probe447_UNCONNECTED[0]),
        .probe448(NLW_U0_probe448_UNCONNECTED[0]),
        .probe449(NLW_U0_probe449_UNCONNECTED[0]),
        .probe45(NLW_U0_probe45_UNCONNECTED[0]),
        .probe450(NLW_U0_probe450_UNCONNECTED[0]),
        .probe451(NLW_U0_probe451_UNCONNECTED[0]),
        .probe452(NLW_U0_probe452_UNCONNECTED[0]),
        .probe453(NLW_U0_probe453_UNCONNECTED[0]),
        .probe454(NLW_U0_probe454_UNCONNECTED[0]),
        .probe455(NLW_U0_probe455_UNCONNECTED[0]),
        .probe456(NLW_U0_probe456_UNCONNECTED[0]),
        .probe457(NLW_U0_probe457_UNCONNECTED[0]),
        .probe458(NLW_U0_probe458_UNCONNECTED[0]),
        .probe459(NLW_U0_probe459_UNCONNECTED[0]),
        .probe46(NLW_U0_probe46_UNCONNECTED[0]),
        .probe460(NLW_U0_probe460_UNCONNECTED[0]),
        .probe461(NLW_U0_probe461_UNCONNECTED[0]),
        .probe462(NLW_U0_probe462_UNCONNECTED[0]),
        .probe463(NLW_U0_probe463_UNCONNECTED[0]),
        .probe464(NLW_U0_probe464_UNCONNECTED[0]),
        .probe465(NLW_U0_probe465_UNCONNECTED[0]),
        .probe466(NLW_U0_probe466_UNCONNECTED[0]),
        .probe467(NLW_U0_probe467_UNCONNECTED[0]),
        .probe468(NLW_U0_probe468_UNCONNECTED[0]),
        .probe469(NLW_U0_probe469_UNCONNECTED[0]),
        .probe47(NLW_U0_probe47_UNCONNECTED[0]),
        .probe470(NLW_U0_probe470_UNCONNECTED[0]),
        .probe471(NLW_U0_probe471_UNCONNECTED[0]),
        .probe472(NLW_U0_probe472_UNCONNECTED[0]),
        .probe473(NLW_U0_probe473_UNCONNECTED[0]),
        .probe474(NLW_U0_probe474_UNCONNECTED[0]),
        .probe475(NLW_U0_probe475_UNCONNECTED[0]),
        .probe476(NLW_U0_probe476_UNCONNECTED[0]),
        .probe477(NLW_U0_probe477_UNCONNECTED[0]),
        .probe478(NLW_U0_probe478_UNCONNECTED[0]),
        .probe479(NLW_U0_probe479_UNCONNECTED[0]),
        .probe48(NLW_U0_probe48_UNCONNECTED[0]),
        .probe480(NLW_U0_probe480_UNCONNECTED[0]),
        .probe481(NLW_U0_probe481_UNCONNECTED[0]),
        .probe482(NLW_U0_probe482_UNCONNECTED[0]),
        .probe483(NLW_U0_probe483_UNCONNECTED[0]),
        .probe484(NLW_U0_probe484_UNCONNECTED[0]),
        .probe485(NLW_U0_probe485_UNCONNECTED[0]),
        .probe486(NLW_U0_probe486_UNCONNECTED[0]),
        .probe487(NLW_U0_probe487_UNCONNECTED[0]),
        .probe488(NLW_U0_probe488_UNCONNECTED[0]),
        .probe489(NLW_U0_probe489_UNCONNECTED[0]),
        .probe49(NLW_U0_probe49_UNCONNECTED[0]),
        .probe490(NLW_U0_probe490_UNCONNECTED[0]),
        .probe491(NLW_U0_probe491_UNCONNECTED[0]),
        .probe492(NLW_U0_probe492_UNCONNECTED[0]),
        .probe493(NLW_U0_probe493_UNCONNECTED[0]),
        .probe494(NLW_U0_probe494_UNCONNECTED[0]),
        .probe495(NLW_U0_probe495_UNCONNECTED[0]),
        .probe496(NLW_U0_probe496_UNCONNECTED[0]),
        .probe497(NLW_U0_probe497_UNCONNECTED[0]),
        .probe498(NLW_U0_probe498_UNCONNECTED[0]),
        .probe499(NLW_U0_probe499_UNCONNECTED[0]),
        .probe5(NLW_U0_probe5_UNCONNECTED[0]),
        .probe50(NLW_U0_probe50_UNCONNECTED[0]),
        .probe500(NLW_U0_probe500_UNCONNECTED[0]),
        .probe501(NLW_U0_probe501_UNCONNECTED[0]),
        .probe502(NLW_U0_probe502_UNCONNECTED[0]),
        .probe503(NLW_U0_probe503_UNCONNECTED[0]),
        .probe504(NLW_U0_probe504_UNCONNECTED[0]),
        .probe505(NLW_U0_probe505_UNCONNECTED[0]),
        .probe506(NLW_U0_probe506_UNCONNECTED[0]),
        .probe507(NLW_U0_probe507_UNCONNECTED[0]),
        .probe508(NLW_U0_probe508_UNCONNECTED[0]),
        .probe509(NLW_U0_probe509_UNCONNECTED[0]),
        .probe51(NLW_U0_probe51_UNCONNECTED[0]),
        .probe510(NLW_U0_probe510_UNCONNECTED[0]),
        .probe511(NLW_U0_probe511_UNCONNECTED[0]),
        .probe512(NLW_U0_probe512_UNCONNECTED[0]),
        .probe513(NLW_U0_probe513_UNCONNECTED[0]),
        .probe514(NLW_U0_probe514_UNCONNECTED[0]),
        .probe515(NLW_U0_probe515_UNCONNECTED[0]),
        .probe516(NLW_U0_probe516_UNCONNECTED[0]),
        .probe517(NLW_U0_probe517_UNCONNECTED[0]),
        .probe518(NLW_U0_probe518_UNCONNECTED[0]),
        .probe519(NLW_U0_probe519_UNCONNECTED[0]),
        .probe52(NLW_U0_probe52_UNCONNECTED[0]),
        .probe520(NLW_U0_probe520_UNCONNECTED[0]),
        .probe521(NLW_U0_probe521_UNCONNECTED[0]),
        .probe522(NLW_U0_probe522_UNCONNECTED[0]),
        .probe523(NLW_U0_probe523_UNCONNECTED[0]),
        .probe524(NLW_U0_probe524_UNCONNECTED[0]),
        .probe525(NLW_U0_probe525_UNCONNECTED[0]),
        .probe526(NLW_U0_probe526_UNCONNECTED[0]),
        .probe527(NLW_U0_probe527_UNCONNECTED[0]),
        .probe528(NLW_U0_probe528_UNCONNECTED[0]),
        .probe529(NLW_U0_probe529_UNCONNECTED[0]),
        .probe53(NLW_U0_probe53_UNCONNECTED[0]),
        .probe530(NLW_U0_probe530_UNCONNECTED[0]),
        .probe531(NLW_U0_probe531_UNCONNECTED[0]),
        .probe532(NLW_U0_probe532_UNCONNECTED[0]),
        .probe533(NLW_U0_probe533_UNCONNECTED[0]),
        .probe534(NLW_U0_probe534_UNCONNECTED[0]),
        .probe535(NLW_U0_probe535_UNCONNECTED[0]),
        .probe536(NLW_U0_probe536_UNCONNECTED[0]),
        .probe537(NLW_U0_probe537_UNCONNECTED[0]),
        .probe538(NLW_U0_probe538_UNCONNECTED[0]),
        .probe539(NLW_U0_probe539_UNCONNECTED[0]),
        .probe54(NLW_U0_probe54_UNCONNECTED[0]),
        .probe540(NLW_U0_probe540_UNCONNECTED[0]),
        .probe541(NLW_U0_probe541_UNCONNECTED[0]),
        .probe542(NLW_U0_probe542_UNCONNECTED[0]),
        .probe543(NLW_U0_probe543_UNCONNECTED[0]),
        .probe544(NLW_U0_probe544_UNCONNECTED[0]),
        .probe545(NLW_U0_probe545_UNCONNECTED[0]),
        .probe546(NLW_U0_probe546_UNCONNECTED[0]),
        .probe547(NLW_U0_probe547_UNCONNECTED[0]),
        .probe548(NLW_U0_probe548_UNCONNECTED[0]),
        .probe549(NLW_U0_probe549_UNCONNECTED[0]),
        .probe55(NLW_U0_probe55_UNCONNECTED[0]),
        .probe550(NLW_U0_probe550_UNCONNECTED[0]),
        .probe551(NLW_U0_probe551_UNCONNECTED[0]),
        .probe552(NLW_U0_probe552_UNCONNECTED[0]),
        .probe553(NLW_U0_probe553_UNCONNECTED[0]),
        .probe554(NLW_U0_probe554_UNCONNECTED[0]),
        .probe555(NLW_U0_probe555_UNCONNECTED[0]),
        .probe556(NLW_U0_probe556_UNCONNECTED[0]),
        .probe557(NLW_U0_probe557_UNCONNECTED[0]),
        .probe558(NLW_U0_probe558_UNCONNECTED[0]),
        .probe559(NLW_U0_probe559_UNCONNECTED[0]),
        .probe56(NLW_U0_probe56_UNCONNECTED[0]),
        .probe560(NLW_U0_probe560_UNCONNECTED[0]),
        .probe561(NLW_U0_probe561_UNCONNECTED[0]),
        .probe562(NLW_U0_probe562_UNCONNECTED[0]),
        .probe563(NLW_U0_probe563_UNCONNECTED[0]),
        .probe564(NLW_U0_probe564_UNCONNECTED[0]),
        .probe565(NLW_U0_probe565_UNCONNECTED[0]),
        .probe566(NLW_U0_probe566_UNCONNECTED[0]),
        .probe567(NLW_U0_probe567_UNCONNECTED[0]),
        .probe568(NLW_U0_probe568_UNCONNECTED[0]),
        .probe569(NLW_U0_probe569_UNCONNECTED[0]),
        .probe57(NLW_U0_probe57_UNCONNECTED[0]),
        .probe570(NLW_U0_probe570_UNCONNECTED[0]),
        .probe571(NLW_U0_probe571_UNCONNECTED[0]),
        .probe572(NLW_U0_probe572_UNCONNECTED[0]),
        .probe573(NLW_U0_probe573_UNCONNECTED[0]),
        .probe574(NLW_U0_probe574_UNCONNECTED[0]),
        .probe575(NLW_U0_probe575_UNCONNECTED[0]),
        .probe576(NLW_U0_probe576_UNCONNECTED[0]),
        .probe577(NLW_U0_probe577_UNCONNECTED[0]),
        .probe578(NLW_U0_probe578_UNCONNECTED[0]),
        .probe579(NLW_U0_probe579_UNCONNECTED[0]),
        .probe58(NLW_U0_probe58_UNCONNECTED[0]),
        .probe580(NLW_U0_probe580_UNCONNECTED[0]),
        .probe581(NLW_U0_probe581_UNCONNECTED[0]),
        .probe582(NLW_U0_probe582_UNCONNECTED[0]),
        .probe583(NLW_U0_probe583_UNCONNECTED[0]),
        .probe584(NLW_U0_probe584_UNCONNECTED[0]),
        .probe585(NLW_U0_probe585_UNCONNECTED[0]),
        .probe586(NLW_U0_probe586_UNCONNECTED[0]),
        .probe587(NLW_U0_probe587_UNCONNECTED[0]),
        .probe588(NLW_U0_probe588_UNCONNECTED[0]),
        .probe589(NLW_U0_probe589_UNCONNECTED[0]),
        .probe59(NLW_U0_probe59_UNCONNECTED[0]),
        .probe590(NLW_U0_probe590_UNCONNECTED[0]),
        .probe591(NLW_U0_probe591_UNCONNECTED[0]),
        .probe592(NLW_U0_probe592_UNCONNECTED[0]),
        .probe593(NLW_U0_probe593_UNCONNECTED[0]),
        .probe594(NLW_U0_probe594_UNCONNECTED[0]),
        .probe595(NLW_U0_probe595_UNCONNECTED[0]),
        .probe596(NLW_U0_probe596_UNCONNECTED[0]),
        .probe597(NLW_U0_probe597_UNCONNECTED[0]),
        .probe598(NLW_U0_probe598_UNCONNECTED[0]),
        .probe599(NLW_U0_probe599_UNCONNECTED[0]),
        .probe6(NLW_U0_probe6_UNCONNECTED[0]),
        .probe60(NLW_U0_probe60_UNCONNECTED[0]),
        .probe600(NLW_U0_probe600_UNCONNECTED[0]),
        .probe601(NLW_U0_probe601_UNCONNECTED[0]),
        .probe602(NLW_U0_probe602_UNCONNECTED[0]),
        .probe603(NLW_U0_probe603_UNCONNECTED[0]),
        .probe604(NLW_U0_probe604_UNCONNECTED[0]),
        .probe605(NLW_U0_probe605_UNCONNECTED[0]),
        .probe606(NLW_U0_probe606_UNCONNECTED[0]),
        .probe607(NLW_U0_probe607_UNCONNECTED[0]),
        .probe608(NLW_U0_probe608_UNCONNECTED[0]),
        .probe609(NLW_U0_probe609_UNCONNECTED[0]),
        .probe61(NLW_U0_probe61_UNCONNECTED[0]),
        .probe610(NLW_U0_probe610_UNCONNECTED[0]),
        .probe611(NLW_U0_probe611_UNCONNECTED[0]),
        .probe612(NLW_U0_probe612_UNCONNECTED[0]),
        .probe613(NLW_U0_probe613_UNCONNECTED[0]),
        .probe614(NLW_U0_probe614_UNCONNECTED[0]),
        .probe615(NLW_U0_probe615_UNCONNECTED[0]),
        .probe616(NLW_U0_probe616_UNCONNECTED[0]),
        .probe617(NLW_U0_probe617_UNCONNECTED[0]),
        .probe618(NLW_U0_probe618_UNCONNECTED[0]),
        .probe619(NLW_U0_probe619_UNCONNECTED[0]),
        .probe62(NLW_U0_probe62_UNCONNECTED[0]),
        .probe620(NLW_U0_probe620_UNCONNECTED[0]),
        .probe621(NLW_U0_probe621_UNCONNECTED[0]),
        .probe622(NLW_U0_probe622_UNCONNECTED[0]),
        .probe623(NLW_U0_probe623_UNCONNECTED[0]),
        .probe624(NLW_U0_probe624_UNCONNECTED[0]),
        .probe625(NLW_U0_probe625_UNCONNECTED[0]),
        .probe626(NLW_U0_probe626_UNCONNECTED[0]),
        .probe627(NLW_U0_probe627_UNCONNECTED[0]),
        .probe628(NLW_U0_probe628_UNCONNECTED[0]),
        .probe629(NLW_U0_probe629_UNCONNECTED[0]),
        .probe63(NLW_U0_probe63_UNCONNECTED[0]),
        .probe630(NLW_U0_probe630_UNCONNECTED[0]),
        .probe631(NLW_U0_probe631_UNCONNECTED[0]),
        .probe632(NLW_U0_probe632_UNCONNECTED[0]),
        .probe633(NLW_U0_probe633_UNCONNECTED[0]),
        .probe634(NLW_U0_probe634_UNCONNECTED[0]),
        .probe635(NLW_U0_probe635_UNCONNECTED[0]),
        .probe636(NLW_U0_probe636_UNCONNECTED[0]),
        .probe637(NLW_U0_probe637_UNCONNECTED[0]),
        .probe638(NLW_U0_probe638_UNCONNECTED[0]),
        .probe639(NLW_U0_probe639_UNCONNECTED[0]),
        .probe64(NLW_U0_probe64_UNCONNECTED[0]),
        .probe640(NLW_U0_probe640_UNCONNECTED[0]),
        .probe641(NLW_U0_probe641_UNCONNECTED[0]),
        .probe642(NLW_U0_probe642_UNCONNECTED[0]),
        .probe643(NLW_U0_probe643_UNCONNECTED[0]),
        .probe644(NLW_U0_probe644_UNCONNECTED[0]),
        .probe645(NLW_U0_probe645_UNCONNECTED[0]),
        .probe646(NLW_U0_probe646_UNCONNECTED[0]),
        .probe647(NLW_U0_probe647_UNCONNECTED[0]),
        .probe648(NLW_U0_probe648_UNCONNECTED[0]),
        .probe649(NLW_U0_probe649_UNCONNECTED[0]),
        .probe65(NLW_U0_probe65_UNCONNECTED[0]),
        .probe650(NLW_U0_probe650_UNCONNECTED[0]),
        .probe651(NLW_U0_probe651_UNCONNECTED[0]),
        .probe652(NLW_U0_probe652_UNCONNECTED[0]),
        .probe653(NLW_U0_probe653_UNCONNECTED[0]),
        .probe654(NLW_U0_probe654_UNCONNECTED[0]),
        .probe655(NLW_U0_probe655_UNCONNECTED[0]),
        .probe656(NLW_U0_probe656_UNCONNECTED[0]),
        .probe657(NLW_U0_probe657_UNCONNECTED[0]),
        .probe658(NLW_U0_probe658_UNCONNECTED[0]),
        .probe659(NLW_U0_probe659_UNCONNECTED[0]),
        .probe66(NLW_U0_probe66_UNCONNECTED[0]),
        .probe660(NLW_U0_probe660_UNCONNECTED[0]),
        .probe661(NLW_U0_probe661_UNCONNECTED[0]),
        .probe662(NLW_U0_probe662_UNCONNECTED[0]),
        .probe663(NLW_U0_probe663_UNCONNECTED[0]),
        .probe664(NLW_U0_probe664_UNCONNECTED[0]),
        .probe665(NLW_U0_probe665_UNCONNECTED[0]),
        .probe666(NLW_U0_probe666_UNCONNECTED[0]),
        .probe667(NLW_U0_probe667_UNCONNECTED[0]),
        .probe668(NLW_U0_probe668_UNCONNECTED[0]),
        .probe669(NLW_U0_probe669_UNCONNECTED[0]),
        .probe67(NLW_U0_probe67_UNCONNECTED[0]),
        .probe670(NLW_U0_probe670_UNCONNECTED[0]),
        .probe671(NLW_U0_probe671_UNCONNECTED[0]),
        .probe672(NLW_U0_probe672_UNCONNECTED[0]),
        .probe673(NLW_U0_probe673_UNCONNECTED[0]),
        .probe674(NLW_U0_probe674_UNCONNECTED[0]),
        .probe675(NLW_U0_probe675_UNCONNECTED[0]),
        .probe676(NLW_U0_probe676_UNCONNECTED[0]),
        .probe677(NLW_U0_probe677_UNCONNECTED[0]),
        .probe678(NLW_U0_probe678_UNCONNECTED[0]),
        .probe679(NLW_U0_probe679_UNCONNECTED[0]),
        .probe68(NLW_U0_probe68_UNCONNECTED[0]),
        .probe680(NLW_U0_probe680_UNCONNECTED[0]),
        .probe681(NLW_U0_probe681_UNCONNECTED[0]),
        .probe682(NLW_U0_probe682_UNCONNECTED[0]),
        .probe683(NLW_U0_probe683_UNCONNECTED[0]),
        .probe684(NLW_U0_probe684_UNCONNECTED[0]),
        .probe685(NLW_U0_probe685_UNCONNECTED[0]),
        .probe686(NLW_U0_probe686_UNCONNECTED[0]),
        .probe687(NLW_U0_probe687_UNCONNECTED[0]),
        .probe688(NLW_U0_probe688_UNCONNECTED[0]),
        .probe689(NLW_U0_probe689_UNCONNECTED[0]),
        .probe69(NLW_U0_probe69_UNCONNECTED[0]),
        .probe690(NLW_U0_probe690_UNCONNECTED[0]),
        .probe691(NLW_U0_probe691_UNCONNECTED[0]),
        .probe692(NLW_U0_probe692_UNCONNECTED[0]),
        .probe693(NLW_U0_probe693_UNCONNECTED[0]),
        .probe694(NLW_U0_probe694_UNCONNECTED[0]),
        .probe695(NLW_U0_probe695_UNCONNECTED[0]),
        .probe696(NLW_U0_probe696_UNCONNECTED[0]),
        .probe697(NLW_U0_probe697_UNCONNECTED[0]),
        .probe698(NLW_U0_probe698_UNCONNECTED[0]),
        .probe699(NLW_U0_probe699_UNCONNECTED[0]),
        .probe7(NLW_U0_probe7_UNCONNECTED[0]),
        .probe70(NLW_U0_probe70_UNCONNECTED[0]),
        .probe700(NLW_U0_probe700_UNCONNECTED[0]),
        .probe701(NLW_U0_probe701_UNCONNECTED[0]),
        .probe702(NLW_U0_probe702_UNCONNECTED[0]),
        .probe703(NLW_U0_probe703_UNCONNECTED[0]),
        .probe704(NLW_U0_probe704_UNCONNECTED[0]),
        .probe705(NLW_U0_probe705_UNCONNECTED[0]),
        .probe706(NLW_U0_probe706_UNCONNECTED[0]),
        .probe707(NLW_U0_probe707_UNCONNECTED[0]),
        .probe708(NLW_U0_probe708_UNCONNECTED[0]),
        .probe709(NLW_U0_probe709_UNCONNECTED[0]),
        .probe71(NLW_U0_probe71_UNCONNECTED[0]),
        .probe710(NLW_U0_probe710_UNCONNECTED[0]),
        .probe711(NLW_U0_probe711_UNCONNECTED[0]),
        .probe712(NLW_U0_probe712_UNCONNECTED[0]),
        .probe713(NLW_U0_probe713_UNCONNECTED[0]),
        .probe714(NLW_U0_probe714_UNCONNECTED[0]),
        .probe715(NLW_U0_probe715_UNCONNECTED[0]),
        .probe716(NLW_U0_probe716_UNCONNECTED[0]),
        .probe717(NLW_U0_probe717_UNCONNECTED[0]),
        .probe718(NLW_U0_probe718_UNCONNECTED[0]),
        .probe719(NLW_U0_probe719_UNCONNECTED[0]),
        .probe72(NLW_U0_probe72_UNCONNECTED[0]),
        .probe720(NLW_U0_probe720_UNCONNECTED[0]),
        .probe721(NLW_U0_probe721_UNCONNECTED[0]),
        .probe722(NLW_U0_probe722_UNCONNECTED[0]),
        .probe723(NLW_U0_probe723_UNCONNECTED[0]),
        .probe724(NLW_U0_probe724_UNCONNECTED[0]),
        .probe725(NLW_U0_probe725_UNCONNECTED[0]),
        .probe726(NLW_U0_probe726_UNCONNECTED[0]),
        .probe727(NLW_U0_probe727_UNCONNECTED[0]),
        .probe728(NLW_U0_probe728_UNCONNECTED[0]),
        .probe729(NLW_U0_probe729_UNCONNECTED[0]),
        .probe73(NLW_U0_probe73_UNCONNECTED[0]),
        .probe730(NLW_U0_probe730_UNCONNECTED[0]),
        .probe731(NLW_U0_probe731_UNCONNECTED[0]),
        .probe732(NLW_U0_probe732_UNCONNECTED[0]),
        .probe733(NLW_U0_probe733_UNCONNECTED[0]),
        .probe734(NLW_U0_probe734_UNCONNECTED[0]),
        .probe735(NLW_U0_probe735_UNCONNECTED[0]),
        .probe736(NLW_U0_probe736_UNCONNECTED[0]),
        .probe737(NLW_U0_probe737_UNCONNECTED[0]),
        .probe738(NLW_U0_probe738_UNCONNECTED[0]),
        .probe739(NLW_U0_probe739_UNCONNECTED[0]),
        .probe74(NLW_U0_probe74_UNCONNECTED[0]),
        .probe740(NLW_U0_probe740_UNCONNECTED[0]),
        .probe741(NLW_U0_probe741_UNCONNECTED[0]),
        .probe742(NLW_U0_probe742_UNCONNECTED[0]),
        .probe743(NLW_U0_probe743_UNCONNECTED[0]),
        .probe744(NLW_U0_probe744_UNCONNECTED[0]),
        .probe745(NLW_U0_probe745_UNCONNECTED[0]),
        .probe746(NLW_U0_probe746_UNCONNECTED[0]),
        .probe747(NLW_U0_probe747_UNCONNECTED[0]),
        .probe748(NLW_U0_probe748_UNCONNECTED[0]),
        .probe749(NLW_U0_probe749_UNCONNECTED[0]),
        .probe75(NLW_U0_probe75_UNCONNECTED[0]),
        .probe750(NLW_U0_probe750_UNCONNECTED[0]),
        .probe751(NLW_U0_probe751_UNCONNECTED[0]),
        .probe752(NLW_U0_probe752_UNCONNECTED[0]),
        .probe753(NLW_U0_probe753_UNCONNECTED[0]),
        .probe754(NLW_U0_probe754_UNCONNECTED[0]),
        .probe755(NLW_U0_probe755_UNCONNECTED[0]),
        .probe756(NLW_U0_probe756_UNCONNECTED[0]),
        .probe757(NLW_U0_probe757_UNCONNECTED[0]),
        .probe758(NLW_U0_probe758_UNCONNECTED[0]),
        .probe759(NLW_U0_probe759_UNCONNECTED[0]),
        .probe76(NLW_U0_probe76_UNCONNECTED[0]),
        .probe760(NLW_U0_probe760_UNCONNECTED[0]),
        .probe761(NLW_U0_probe761_UNCONNECTED[0]),
        .probe762(NLW_U0_probe762_UNCONNECTED[0]),
        .probe763(NLW_U0_probe763_UNCONNECTED[0]),
        .probe764(NLW_U0_probe764_UNCONNECTED[0]),
        .probe765(NLW_U0_probe765_UNCONNECTED[0]),
        .probe766(NLW_U0_probe766_UNCONNECTED[0]),
        .probe767(NLW_U0_probe767_UNCONNECTED[0]),
        .probe768(NLW_U0_probe768_UNCONNECTED[0]),
        .probe769(NLW_U0_probe769_UNCONNECTED[0]),
        .probe77(NLW_U0_probe77_UNCONNECTED[0]),
        .probe770(NLW_U0_probe770_UNCONNECTED[0]),
        .probe771(NLW_U0_probe771_UNCONNECTED[0]),
        .probe772(NLW_U0_probe772_UNCONNECTED[0]),
        .probe773(NLW_U0_probe773_UNCONNECTED[0]),
        .probe774(NLW_U0_probe774_UNCONNECTED[0]),
        .probe775(NLW_U0_probe775_UNCONNECTED[0]),
        .probe776(NLW_U0_probe776_UNCONNECTED[0]),
        .probe777(NLW_U0_probe777_UNCONNECTED[0]),
        .probe778(NLW_U0_probe778_UNCONNECTED[0]),
        .probe779(NLW_U0_probe779_UNCONNECTED[0]),
        .probe78(NLW_U0_probe78_UNCONNECTED[0]),
        .probe780(NLW_U0_probe780_UNCONNECTED[0]),
        .probe781(NLW_U0_probe781_UNCONNECTED[0]),
        .probe782(NLW_U0_probe782_UNCONNECTED[0]),
        .probe783(NLW_U0_probe783_UNCONNECTED[0]),
        .probe784(NLW_U0_probe784_UNCONNECTED[0]),
        .probe785(NLW_U0_probe785_UNCONNECTED[0]),
        .probe786(NLW_U0_probe786_UNCONNECTED[0]),
        .probe787(NLW_U0_probe787_UNCONNECTED[0]),
        .probe788(NLW_U0_probe788_UNCONNECTED[0]),
        .probe789(NLW_U0_probe789_UNCONNECTED[0]),
        .probe79(NLW_U0_probe79_UNCONNECTED[0]),
        .probe790(NLW_U0_probe790_UNCONNECTED[0]),
        .probe791(NLW_U0_probe791_UNCONNECTED[0]),
        .probe792(NLW_U0_probe792_UNCONNECTED[0]),
        .probe793(NLW_U0_probe793_UNCONNECTED[0]),
        .probe794(NLW_U0_probe794_UNCONNECTED[0]),
        .probe795(NLW_U0_probe795_UNCONNECTED[0]),
        .probe796(NLW_U0_probe796_UNCONNECTED[0]),
        .probe797(NLW_U0_probe797_UNCONNECTED[0]),
        .probe798(NLW_U0_probe798_UNCONNECTED[0]),
        .probe799(NLW_U0_probe799_UNCONNECTED[0]),
        .probe8(NLW_U0_probe8_UNCONNECTED[0]),
        .probe80(NLW_U0_probe80_UNCONNECTED[0]),
        .probe800(NLW_U0_probe800_UNCONNECTED[0]),
        .probe801(NLW_U0_probe801_UNCONNECTED[0]),
        .probe802(NLW_U0_probe802_UNCONNECTED[0]),
        .probe803(NLW_U0_probe803_UNCONNECTED[0]),
        .probe804(NLW_U0_probe804_UNCONNECTED[0]),
        .probe805(NLW_U0_probe805_UNCONNECTED[0]),
        .probe806(NLW_U0_probe806_UNCONNECTED[0]),
        .probe807(NLW_U0_probe807_UNCONNECTED[0]),
        .probe808(NLW_U0_probe808_UNCONNECTED[0]),
        .probe809(NLW_U0_probe809_UNCONNECTED[0]),
        .probe81(NLW_U0_probe81_UNCONNECTED[0]),
        .probe810(NLW_U0_probe810_UNCONNECTED[0]),
        .probe811(NLW_U0_probe811_UNCONNECTED[0]),
        .probe812(NLW_U0_probe812_UNCONNECTED[0]),
        .probe813(NLW_U0_probe813_UNCONNECTED[0]),
        .probe814(NLW_U0_probe814_UNCONNECTED[0]),
        .probe815(NLW_U0_probe815_UNCONNECTED[0]),
        .probe816(NLW_U0_probe816_UNCONNECTED[0]),
        .probe817(NLW_U0_probe817_UNCONNECTED[0]),
        .probe818(NLW_U0_probe818_UNCONNECTED[0]),
        .probe819(NLW_U0_probe819_UNCONNECTED[0]),
        .probe82(NLW_U0_probe82_UNCONNECTED[0]),
        .probe820(NLW_U0_probe820_UNCONNECTED[0]),
        .probe821(NLW_U0_probe821_UNCONNECTED[0]),
        .probe822(NLW_U0_probe822_UNCONNECTED[0]),
        .probe823(NLW_U0_probe823_UNCONNECTED[0]),
        .probe824(NLW_U0_probe824_UNCONNECTED[0]),
        .probe825(NLW_U0_probe825_UNCONNECTED[0]),
        .probe826(NLW_U0_probe826_UNCONNECTED[0]),
        .probe827(NLW_U0_probe827_UNCONNECTED[0]),
        .probe828(NLW_U0_probe828_UNCONNECTED[0]),
        .probe829(NLW_U0_probe829_UNCONNECTED[0]),
        .probe83(NLW_U0_probe83_UNCONNECTED[0]),
        .probe830(NLW_U0_probe830_UNCONNECTED[0]),
        .probe831(NLW_U0_probe831_UNCONNECTED[0]),
        .probe832(NLW_U0_probe832_UNCONNECTED[0]),
        .probe833(NLW_U0_probe833_UNCONNECTED[0]),
        .probe834(NLW_U0_probe834_UNCONNECTED[0]),
        .probe835(NLW_U0_probe835_UNCONNECTED[0]),
        .probe836(NLW_U0_probe836_UNCONNECTED[0]),
        .probe837(NLW_U0_probe837_UNCONNECTED[0]),
        .probe838(NLW_U0_probe838_UNCONNECTED[0]),
        .probe839(NLW_U0_probe839_UNCONNECTED[0]),
        .probe84(NLW_U0_probe84_UNCONNECTED[0]),
        .probe840(NLW_U0_probe840_UNCONNECTED[0]),
        .probe841(NLW_U0_probe841_UNCONNECTED[0]),
        .probe842(NLW_U0_probe842_UNCONNECTED[0]),
        .probe843(NLW_U0_probe843_UNCONNECTED[0]),
        .probe844(NLW_U0_probe844_UNCONNECTED[0]),
        .probe845(NLW_U0_probe845_UNCONNECTED[0]),
        .probe846(NLW_U0_probe846_UNCONNECTED[0]),
        .probe847(NLW_U0_probe847_UNCONNECTED[0]),
        .probe848(NLW_U0_probe848_UNCONNECTED[0]),
        .probe849(NLW_U0_probe849_UNCONNECTED[0]),
        .probe85(NLW_U0_probe85_UNCONNECTED[0]),
        .probe850(NLW_U0_probe850_UNCONNECTED[0]),
        .probe851(NLW_U0_probe851_UNCONNECTED[0]),
        .probe852(NLW_U0_probe852_UNCONNECTED[0]),
        .probe853(NLW_U0_probe853_UNCONNECTED[0]),
        .probe854(NLW_U0_probe854_UNCONNECTED[0]),
        .probe855(NLW_U0_probe855_UNCONNECTED[0]),
        .probe856(NLW_U0_probe856_UNCONNECTED[0]),
        .probe857(NLW_U0_probe857_UNCONNECTED[0]),
        .probe858(NLW_U0_probe858_UNCONNECTED[0]),
        .probe859(NLW_U0_probe859_UNCONNECTED[0]),
        .probe86(NLW_U0_probe86_UNCONNECTED[0]),
        .probe860(NLW_U0_probe860_UNCONNECTED[0]),
        .probe861(NLW_U0_probe861_UNCONNECTED[0]),
        .probe862(NLW_U0_probe862_UNCONNECTED[0]),
        .probe863(NLW_U0_probe863_UNCONNECTED[0]),
        .probe864(NLW_U0_probe864_UNCONNECTED[0]),
        .probe865(NLW_U0_probe865_UNCONNECTED[0]),
        .probe866(NLW_U0_probe866_UNCONNECTED[0]),
        .probe867(NLW_U0_probe867_UNCONNECTED[0]),
        .probe868(NLW_U0_probe868_UNCONNECTED[0]),
        .probe869(NLW_U0_probe869_UNCONNECTED[0]),
        .probe87(NLW_U0_probe87_UNCONNECTED[0]),
        .probe870(NLW_U0_probe870_UNCONNECTED[0]),
        .probe871(NLW_U0_probe871_UNCONNECTED[0]),
        .probe872(NLW_U0_probe872_UNCONNECTED[0]),
        .probe873(NLW_U0_probe873_UNCONNECTED[0]),
        .probe874(NLW_U0_probe874_UNCONNECTED[0]),
        .probe875(NLW_U0_probe875_UNCONNECTED[0]),
        .probe876(NLW_U0_probe876_UNCONNECTED[0]),
        .probe877(NLW_U0_probe877_UNCONNECTED[0]),
        .probe878(NLW_U0_probe878_UNCONNECTED[0]),
        .probe879(NLW_U0_probe879_UNCONNECTED[0]),
        .probe88(NLW_U0_probe88_UNCONNECTED[0]),
        .probe880(NLW_U0_probe880_UNCONNECTED[0]),
        .probe881(NLW_U0_probe881_UNCONNECTED[0]),
        .probe882(NLW_U0_probe882_UNCONNECTED[0]),
        .probe883(NLW_U0_probe883_UNCONNECTED[0]),
        .probe884(NLW_U0_probe884_UNCONNECTED[0]),
        .probe885(NLW_U0_probe885_UNCONNECTED[0]),
        .probe886(NLW_U0_probe886_UNCONNECTED[0]),
        .probe887(NLW_U0_probe887_UNCONNECTED[0]),
        .probe888(NLW_U0_probe888_UNCONNECTED[0]),
        .probe889(NLW_U0_probe889_UNCONNECTED[0]),
        .probe89(NLW_U0_probe89_UNCONNECTED[0]),
        .probe890(NLW_U0_probe890_UNCONNECTED[0]),
        .probe891(NLW_U0_probe891_UNCONNECTED[0]),
        .probe892(NLW_U0_probe892_UNCONNECTED[0]),
        .probe893(NLW_U0_probe893_UNCONNECTED[0]),
        .probe894(NLW_U0_probe894_UNCONNECTED[0]),
        .probe895(NLW_U0_probe895_UNCONNECTED[0]),
        .probe896(NLW_U0_probe896_UNCONNECTED[0]),
        .probe897(NLW_U0_probe897_UNCONNECTED[0]),
        .probe898(NLW_U0_probe898_UNCONNECTED[0]),
        .probe899(NLW_U0_probe899_UNCONNECTED[0]),
        .probe9(NLW_U0_probe9_UNCONNECTED[0]),
        .probe90(NLW_U0_probe90_UNCONNECTED[0]),
        .probe900(NLW_U0_probe900_UNCONNECTED[0]),
        .probe901(NLW_U0_probe901_UNCONNECTED[0]),
        .probe902(NLW_U0_probe902_UNCONNECTED[0]),
        .probe903(NLW_U0_probe903_UNCONNECTED[0]),
        .probe904(NLW_U0_probe904_UNCONNECTED[0]),
        .probe905(NLW_U0_probe905_UNCONNECTED[0]),
        .probe906(NLW_U0_probe906_UNCONNECTED[0]),
        .probe907(NLW_U0_probe907_UNCONNECTED[0]),
        .probe908(NLW_U0_probe908_UNCONNECTED[0]),
        .probe909(NLW_U0_probe909_UNCONNECTED[0]),
        .probe91(NLW_U0_probe91_UNCONNECTED[0]),
        .probe910(NLW_U0_probe910_UNCONNECTED[0]),
        .probe911(NLW_U0_probe911_UNCONNECTED[0]),
        .probe912(NLW_U0_probe912_UNCONNECTED[0]),
        .probe913(NLW_U0_probe913_UNCONNECTED[0]),
        .probe914(NLW_U0_probe914_UNCONNECTED[0]),
        .probe915(NLW_U0_probe915_UNCONNECTED[0]),
        .probe916(NLW_U0_probe916_UNCONNECTED[0]),
        .probe917(NLW_U0_probe917_UNCONNECTED[0]),
        .probe918(NLW_U0_probe918_UNCONNECTED[0]),
        .probe919(NLW_U0_probe919_UNCONNECTED[0]),
        .probe92(NLW_U0_probe92_UNCONNECTED[0]),
        .probe920(NLW_U0_probe920_UNCONNECTED[0]),
        .probe921(NLW_U0_probe921_UNCONNECTED[0]),
        .probe922(NLW_U0_probe922_UNCONNECTED[0]),
        .probe923(NLW_U0_probe923_UNCONNECTED[0]),
        .probe924(NLW_U0_probe924_UNCONNECTED[0]),
        .probe925(NLW_U0_probe925_UNCONNECTED[0]),
        .probe926(NLW_U0_probe926_UNCONNECTED[0]),
        .probe927(NLW_U0_probe927_UNCONNECTED[0]),
        .probe928(NLW_U0_probe928_UNCONNECTED[0]),
        .probe929(NLW_U0_probe929_UNCONNECTED[0]),
        .probe93(NLW_U0_probe93_UNCONNECTED[0]),
        .probe930(NLW_U0_probe930_UNCONNECTED[0]),
        .probe931(NLW_U0_probe931_UNCONNECTED[0]),
        .probe932(NLW_U0_probe932_UNCONNECTED[0]),
        .probe933(NLW_U0_probe933_UNCONNECTED[0]),
        .probe934(NLW_U0_probe934_UNCONNECTED[0]),
        .probe935(NLW_U0_probe935_UNCONNECTED[0]),
        .probe936(NLW_U0_probe936_UNCONNECTED[0]),
        .probe937(NLW_U0_probe937_UNCONNECTED[0]),
        .probe938(NLW_U0_probe938_UNCONNECTED[0]),
        .probe939(NLW_U0_probe939_UNCONNECTED[0]),
        .probe94(NLW_U0_probe94_UNCONNECTED[0]),
        .probe940(NLW_U0_probe940_UNCONNECTED[0]),
        .probe941(NLW_U0_probe941_UNCONNECTED[0]),
        .probe942(NLW_U0_probe942_UNCONNECTED[0]),
        .probe943(NLW_U0_probe943_UNCONNECTED[0]),
        .probe944(NLW_U0_probe944_UNCONNECTED[0]),
        .probe945(NLW_U0_probe945_UNCONNECTED[0]),
        .probe946(NLW_U0_probe946_UNCONNECTED[0]),
        .probe947(NLW_U0_probe947_UNCONNECTED[0]),
        .probe948(NLW_U0_probe948_UNCONNECTED[0]),
        .probe949(NLW_U0_probe949_UNCONNECTED[0]),
        .probe95(NLW_U0_probe95_UNCONNECTED[0]),
        .probe950(NLW_U0_probe950_UNCONNECTED[0]),
        .probe951(NLW_U0_probe951_UNCONNECTED[0]),
        .probe952(NLW_U0_probe952_UNCONNECTED[0]),
        .probe953(NLW_U0_probe953_UNCONNECTED[0]),
        .probe954(NLW_U0_probe954_UNCONNECTED[0]),
        .probe955(NLW_U0_probe955_UNCONNECTED[0]),
        .probe956(NLW_U0_probe956_UNCONNECTED[0]),
        .probe957(NLW_U0_probe957_UNCONNECTED[0]),
        .probe958(NLW_U0_probe958_UNCONNECTED[0]),
        .probe959(NLW_U0_probe959_UNCONNECTED[0]),
        .probe96(NLW_U0_probe96_UNCONNECTED[0]),
        .probe960(NLW_U0_probe960_UNCONNECTED[0]),
        .probe961(NLW_U0_probe961_UNCONNECTED[0]),
        .probe962(NLW_U0_probe962_UNCONNECTED[0]),
        .probe963(NLW_U0_probe963_UNCONNECTED[0]),
        .probe964(NLW_U0_probe964_UNCONNECTED[0]),
        .probe965(NLW_U0_probe965_UNCONNECTED[0]),
        .probe966(NLW_U0_probe966_UNCONNECTED[0]),
        .probe967(NLW_U0_probe967_UNCONNECTED[0]),
        .probe968(NLW_U0_probe968_UNCONNECTED[0]),
        .probe969(NLW_U0_probe969_UNCONNECTED[0]),
        .probe97(NLW_U0_probe97_UNCONNECTED[0]),
        .probe970(NLW_U0_probe970_UNCONNECTED[0]),
        .probe971(NLW_U0_probe971_UNCONNECTED[0]),
        .probe972(NLW_U0_probe972_UNCONNECTED[0]),
        .probe973(NLW_U0_probe973_UNCONNECTED[0]),
        .probe974(NLW_U0_probe974_UNCONNECTED[0]),
        .probe975(NLW_U0_probe975_UNCONNECTED[0]),
        .probe976(NLW_U0_probe976_UNCONNECTED[0]),
        .probe977(NLW_U0_probe977_UNCONNECTED[0]),
        .probe978(NLW_U0_probe978_UNCONNECTED[0]),
        .probe979(NLW_U0_probe979_UNCONNECTED[0]),
        .probe98(NLW_U0_probe98_UNCONNECTED[0]),
        .probe980(NLW_U0_probe980_UNCONNECTED[0]),
        .probe981(NLW_U0_probe981_UNCONNECTED[0]),
        .probe982(NLW_U0_probe982_UNCONNECTED[0]),
        .probe983(NLW_U0_probe983_UNCONNECTED[0]),
        .probe984(NLW_U0_probe984_UNCONNECTED[0]),
        .probe985(NLW_U0_probe985_UNCONNECTED[0]),
        .probe986(NLW_U0_probe986_UNCONNECTED[0]),
        .probe987(NLW_U0_probe987_UNCONNECTED[0]),
        .probe988(NLW_U0_probe988_UNCONNECTED[0]),
        .probe989(NLW_U0_probe989_UNCONNECTED[0]),
        .probe99(NLW_U0_probe99_UNCONNECTED[0]),
        .probe990(NLW_U0_probe990_UNCONNECTED[0]),
        .probe991(NLW_U0_probe991_UNCONNECTED[0]),
        .probe992(NLW_U0_probe992_UNCONNECTED[0]),
        .probe993(NLW_U0_probe993_UNCONNECTED[0]),
        .probe994(NLW_U0_probe994_UNCONNECTED[0]),
        .probe995(NLW_U0_probe995_UNCONNECTED[0]),
        .probe996(NLW_U0_probe996_UNCONNECTED[0]),
        .probe997(NLW_U0_probe997_UNCONNECTED[0]),
        .probe998(NLW_U0_probe998_UNCONNECTED[0]),
        .probe999(NLW_U0_probe999_UNCONNECTED[0]),
        .sl_iport0({sl_iport0[36],sl_iport0[35],sl_iport0[34],sl_iport0[33],sl_iport0[32],sl_iport0[31],sl_iport0[30],sl_iport0[29],sl_iport0[28],sl_iport0[27],sl_iport0[26],sl_iport0[25],sl_iport0[24],sl_iport0[23],sl_iport0[22],sl_iport0[21],sl_iport0[20],sl_iport0[19],sl_iport0[18],sl_iport0[17],sl_iport0[16],sl_iport0[15],sl_iport0[14],sl_iport0[13],sl_iport0[12],sl_iport0[11],sl_iport0[10],sl_iport0[9],sl_iport0[8],sl_iport0[7],sl_iport0[6],sl_iport0[5],sl_iport0[4],sl_iport0[3],sl_iport0[2],sl_iport0[1],sl_iport0[0]}),
        .sl_oport0({sl_oport0[16],sl_oport0[15],sl_oport0[14],sl_oport0[13],sl_oport0[12],sl_oport0[11],sl_oport0[10],sl_oport0[9],sl_oport0[8],sl_oport0[7],sl_oport0[6],sl_oport0[5],sl_oport0[4],sl_oport0[3],sl_oport0[2],sl_oport0[1],sl_oport0[0]}),
        .trig_in(NLW_U0_trig_in_UNCONNECTED),
        .trig_in_ack(NLW_U0_trig_in_ack_UNCONNECTED),
        .trig_out(NLW_U0_trig_out_UNCONNECTED),
        .trig_out_ack(NLW_U0_trig_out_ack_UNCONNECTED));
endmodule

module dsi_pll
   (hs_word_clock,
    hs_bit_clock,
    hs_out_clock,
    ls_2xbit_clock,
    clkin,
    lopt);
  output hs_word_clock;
  output hs_bit_clock;
  output hs_out_clock;
  output ls_2xbit_clock;
  input clkin;
  input lopt;

  wire hs_bit_clock;
  wire hs_out_clock;
  wire hs_word_clock;
  wire lopt;
  wire ls_2xbit_clock;
  wire NLW_inst_clkin_UNCONNECTED;

  dsi_plldsi_pll_clk_wiz inst
       (.clkin(NLW_inst_clkin_UNCONNECTED),
        .hs_bit_clock(hs_bit_clock),
        .hs_out_clock(hs_out_clock),
        .hs_word_clock(hs_word_clock),
        .lopt(lopt),
        .ls_2xbit_clock(ls_2xbit_clock));
endmodule

(* ORIG_REF_NAME = "dsi_pll_clk_wiz" *) 
module dsi_plldsi_pll_clk_wiz
   (hs_word_clock,
    hs_bit_clock,
    hs_out_clock,
    ls_2xbit_clock,
    clkin,
    lopt);
  output hs_word_clock;
  output hs_bit_clock;
  output hs_out_clock;
  output ls_2xbit_clock;
  input clkin;
  input lopt;

  wire clkfbout_buf_dsi_pll;
  wire clkfbout_dsi_pll;
  wire hs_bit_clock;
  wire hs_bit_clock_dsi_pll;
  wire hs_out_clock;
  wire hs_out_clock_dsi_pll;
  wire hs_word_clock;
  wire hs_word_clock_dsi_pll;
  wire lopt;
  wire ls_2xbit_clock;
  wire ls_2xbit_clock_dsi_pll;
  wire NLW_plle2_adv_inst_CLKOUT4_UNCONNECTED;
  wire NLW_plle2_adv_inst_CLKOUT5_UNCONNECTED;
  wire NLW_plle2_adv_inst_DRDY_UNCONNECTED;
  wire NLW_plle2_adv_inst_LOCKED_UNCONNECTED;
  wire [15:0]NLW_plle2_adv_inst_DO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  BUFG clkf_buf
       (.I(clkfbout_dsi_pll),
        .O(clkfbout_buf_dsi_pll));
  (* box_type = "PRIMITIVE" *) 
  BUFG clkout1_buf
       (.I(hs_word_clock_dsi_pll),
        .O(hs_word_clock));
  (* box_type = "PRIMITIVE" *) 
  BUFG clkout2_buf
       (.I(hs_bit_clock_dsi_pll),
        .O(hs_bit_clock));
  (* box_type = "PRIMITIVE" *) 
  BUFG clkout3_buf
       (.I(hs_out_clock_dsi_pll),
        .O(hs_out_clock));
  (* box_type = "PRIMITIVE" *) 
  BUFG clkout4_buf
       (.I(ls_2xbit_clock_dsi_pll),
        .O(ls_2xbit_clock));
  (* box_type = "PRIMITIVE" *) 
  PLLE2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT(15),
    .CLKFBOUT_PHASE(0.000000),
    .CLKIN1_PERIOD(5.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE(24),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT1_DIVIDE(6),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT2_DIVIDE(6),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(270.000000),
    .CLKOUT3_DIVIDE(100),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .COMPENSATION("BUF_IN"),
    .DIVCLK_DIVIDE(2),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .STARTUP_WAIT("FALSE")) 
    plle2_adv_inst
       (.CLKFBIN(clkfbout_buf_dsi_pll),
        .CLKFBOUT(clkfbout_dsi_pll),
        .CLKIN1(lopt),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKOUT0(hs_word_clock_dsi_pll),
        .CLKOUT1(hs_bit_clock_dsi_pll),
        .CLKOUT2(hs_out_clock_dsi_pll),
        .CLKOUT3(ls_2xbit_clock_dsi_pll),
        .CLKOUT4(NLW_plle2_adv_inst_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_plle2_adv_inst_CLKOUT5_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_plle2_adv_inst_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_plle2_adv_inst_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(NLW_plle2_adv_inst_LOCKED_UNCONNECTED),
        .PWRDWN(1'b0),
        .RST(1'b0));
endmodule

module dsi_tx_clock_phy
   (dphy1_hs_clk,
    hs_clock_in);
  output [1:0]dphy1_hs_clk;
  input hs_clock_in;

  wire [1:0]dphy1_hs_clk;
  wire hs_clock_d;
  wire hs_clock_in;
  wire NLW_clk_drv_R_UNCONNECTED;
  wire NLW_clk_drv_S_UNCONNECTED;

  (* __SRVAL = "TRUE" *) 
  (* box_type = "PRIMITIVE" *) 
  ODDR #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    clk_drv
       (.C(hs_clock_in),
        .CE(1'b1),
        .D1(1'b1),
        .D2(1'b0),
        .Q(hs_clock_d),
        .R(NLW_clk_drv_R_UNCONNECTED),
        .S(NLW_clk_drv_S_UNCONNECTED));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IOSTANDARD = "DEFAULT" *) 
  (* XILINX_LEGACY_PRIM = "OBUFTDS" *) 
  (* box_type = "PRIMITIVE" *) 
  OBUFTDS_DUAL_BUF_HD42 dsi_lane_buf
       (.I(hs_clock_d),
        .O(dphy1_hs_clk[1]),
        .OB(dphy1_hs_clk[0]),
        .T(1'b0));
endmodule

(* ORIG_REF_NAME = "dsi_tx_clock_phy" *) 
module dsi_tx_clock_phy_9
   (dphy0_hs_clk,
    hs_clock_in);
  output [1:0]dphy0_hs_clk;
  input hs_clock_in;

  wire [1:0]dphy0_hs_clk;
  wire hs_clock_d;
  wire hs_clock_in;
  wire NLW_clk_drv_R_UNCONNECTED;
  wire NLW_clk_drv_S_UNCONNECTED;

  (* __SRVAL = "TRUE" *) 
  (* box_type = "PRIMITIVE" *) 
  ODDR #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .SRTYPE("SYNC")) 
    clk_drv
       (.C(hs_clock_in),
        .CE(1'b1),
        .D1(1'b1),
        .D2(1'b0),
        .Q(hs_clock_d),
        .R(NLW_clk_drv_R_UNCONNECTED),
        .S(NLW_clk_drv_S_UNCONNECTED));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IOSTANDARD = "DEFAULT" *) 
  (* XILINX_LEGACY_PRIM = "OBUFTDS" *) 
  (* box_type = "PRIMITIVE" *) 
  OBUFTDS_DUAL_BUF_UNIQ_BASE_ dsi_lane_buf
       (.I(hs_clock_d),
        .O(dphy0_hs_clk[1]),
        .OB(dphy0_hs_clk[0]),
        .T(1'b0));
endmodule

module dsi_tx_cmd_mode_controller
   (word_pack_wren,
    out,
    \lfsr_q_reg[15] ,
    Q,
    \lfsr_q_reg[1] ,
    state,
    \lfsr_q_reg[7] ,
    \lfsr_q_reg[12] ,
    \lfsr_q_reg[0] ,
    \lfsr_q_reg[0]_0 ,
    \FSM_onehot_state_reg[6] ,
    \FSM_onehot_state_reg[6]_0 ,
    \FSM_onehot_state_reg[6]_1 ,
    \FSM_onehot_state_reg[6]_2 ,
    rst,
    pixel_clock,
    hs_word_clock,
    wr_en,
    word_pack_reset_0,
    right_video_den,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[2]_0 ,
    last_hsync,
    pattern_hsync,
    \FSM_sequential_state_reg[2]_1 ,
    \FSM_sequential_state_reg[2]_2 ,
    \FSM_onehot_state_reg[0] ,
    \FSM_onehot_state_reg[4] ,
    \FSM_onehot_state_reg[0]_0 ,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[0]_1 ,
    \FSM_onehot_state_reg[4]_1 ,
    \FSM_onehot_state_reg[0]_2 ,
    \FSM_onehot_state_reg[4]_2 ,
    D,
    \FSM_sequential_state_reg[0]_1 ,
    \FSM_sequential_state_reg[3] );
  output word_pack_wren;
  output [1:0]out;
  output \lfsr_q_reg[15] ;
  output [1:0]Q;
  output \lfsr_q_reg[1] ;
  output state;
  output \lfsr_q_reg[7] ;
  output \lfsr_q_reg[12] ;
  output \lfsr_q_reg[0] ;
  output \lfsr_q_reg[0]_0 ;
  output \FSM_onehot_state_reg[6] ;
  output \FSM_onehot_state_reg[6]_0 ;
  output \FSM_onehot_state_reg[6]_1 ;
  output \FSM_onehot_state_reg[6]_2 ;
  input rst;
  input pixel_clock;
  input hs_word_clock;
  input wr_en;
  input word_pack_reset_0;
  input right_video_den;
  input \FSM_sequential_state_reg[0]_0 ;
  input \FSM_sequential_state_reg[2]_0 ;
  input last_hsync;
  input pattern_hsync;
  input \FSM_sequential_state_reg[2]_1 ;
  input \FSM_sequential_state_reg[2]_2 ;
  input [0:0]\FSM_onehot_state_reg[0] ;
  input \FSM_onehot_state_reg[4] ;
  input [0:0]\FSM_onehot_state_reg[0]_0 ;
  input \FSM_onehot_state_reg[4]_0 ;
  input [0:0]\FSM_onehot_state_reg[0]_1 ;
  input \FSM_onehot_state_reg[4]_1 ;
  input [0:0]\FSM_onehot_state_reg[0]_2 ;
  input \FSM_onehot_state_reg[4]_2 ;
  input [23:0]D;
  input \FSM_sequential_state_reg[0]_1 ;
  input \FSM_sequential_state_reg[3] ;

  wire [0:0]\FSM_onehot_state_reg[0] ;
  wire [0:0]\FSM_onehot_state_reg[0]_0 ;
  wire [0:0]\FSM_onehot_state_reg[0]_1 ;
  wire [0:0]\FSM_onehot_state_reg[0]_2 ;
  wire \FSM_onehot_state_reg[4] ;
  wire \FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire \FSM_onehot_state_reg[4]_2 ;
  wire \FSM_onehot_state_reg[6] ;
  wire \FSM_onehot_state_reg[6]_0 ;
  wire \FSM_onehot_state_reg[6]_1 ;
  wire \FSM_onehot_state_reg[6]_2 ;
  wire \FSM_sequential_state[0]_i_1__4_n_0 ;
  wire \FSM_sequential_state[1]_i_1__4_n_0 ;
  wire \FSM_sequential_state[1]_i_2__1_n_0 ;
  wire \FSM_sequential_state[1]_i_3__1_n_0 ;
  wire \FSM_sequential_state[2]_i_1__3_n_0 ;
  wire \FSM_sequential_state[2]_i_5__3_n_0 ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire \FSM_sequential_state_reg[2]_2 ;
  wire \FSM_sequential_state_reg[3] ;
  wire [1:0]Q;
  wire hs_word_clock;
  wire last_hsync;
  wire \lfsr_q_reg[0] ;
  wire \lfsr_q_reg[0]_0 ;
  wire \lfsr_q_reg[12] ;
  wire \lfsr_q_reg[15] ;
  wire \lfsr_q_reg[1] ;
  wire \lfsr_q_reg[7] ;
  wire line_count0;
  wire \line_count[0]_i_1__0_n_0 ;
  wire \line_count[0]_i_2__0_n_0 ;
  wire \line_count[10]_i_1__0_n_0 ;
  wire \line_count[10]_i_3__0_n_0 ;
  wire \line_count[10]_i_4__0_n_0 ;
  wire \line_count[1]_i_1__0_n_0 ;
  wire \line_count[2]_i_1__0_n_0 ;
  wire \line_count[3]_i_1__0_n_0 ;
  wire \line_count[4]_i_1__0_n_0 ;
  wire \line_count[5]_i_1__0_n_0 ;
  wire \line_count[5]_i_2__0_n_0 ;
  wire \line_count[5]_i_3__0_n_0 ;
  wire \line_count[6]_i_1__0_n_0 ;
  wire \line_count[6]_i_2__0_n_0 ;
  wire \line_count[7]_i_1__0_n_0 ;
  wire \line_count[8]_i_1__0_n_0 ;
  wire \line_count[9]_i_1__0_n_0 ;
  wire \line_count_reg_n_0_[0] ;
  wire \line_count_reg_n_0_[10] ;
  wire \line_count_reg_n_0_[1] ;
  wire \line_count_reg_n_0_[2] ;
  wire \line_count_reg_n_0_[3] ;
  wire \line_count_reg_n_0_[4] ;
  wire \line_count_reg_n_0_[5] ;
  wire \line_count_reg_n_0_[6] ;
  wire \line_count_reg_n_0_[7] ;
  wire \line_count_reg_n_0_[8] ;
  wire \line_count_reg_n_0_[9] ;
  wire make_payload_n_4;
  (* RTL_KEEP = "yes" *) wire [1:0]out;
  wire p_1_in;
  wire pattern_hsync;
  wire pixel_clock;
  wire rd_en;
  wire right_video_den;
  wire rst;
  wire state;
  (* RTL_KEEP = "yes" *) wire [1:1]state__0;
  wire \wait_ctr[0]_i_1__1_n_0 ;
  wire \wait_ctr[10]_i_1__1_n_0 ;
  wire \wait_ctr[11]_i_1__1_n_0 ;
  wire \wait_ctr[12]_i_12__0_n_0 ;
  wire \wait_ctr[12]_i_13__0_n_0 ;
  wire \wait_ctr[12]_i_14__0_n_0 ;
  wire \wait_ctr[12]_i_15__0_n_0 ;
  wire \wait_ctr[12]_i_16__0_n_0 ;
  wire \wait_ctr[12]_i_17__0_n_0 ;
  wire \wait_ctr[12]_i_18__0_n_0 ;
  wire \wait_ctr[12]_i_19__0_n_0 ;
  wire \wait_ctr[12]_i_1__1_n_0 ;
  wire \wait_ctr[12]_i_20__0_n_0 ;
  wire \wait_ctr[12]_i_21__0_n_0 ;
  wire \wait_ctr[12]_i_22__0_n_0 ;
  wire \wait_ctr[12]_i_23__0_n_0 ;
  wire \wait_ctr[12]_i_2__0_n_0 ;
  wire \wait_ctr[12]_i_3__1_n_0 ;
  wire \wait_ctr[12]_i_6__0_n_0 ;
  wire \wait_ctr[1]_i_1__1_n_0 ;
  wire \wait_ctr[2]_i_1__1_n_0 ;
  wire \wait_ctr[3]_i_1__1_n_0 ;
  wire \wait_ctr[4]_i_1__1_n_0 ;
  wire \wait_ctr[5]_i_1__1_n_0 ;
  wire \wait_ctr[6]_i_1__1_n_0 ;
  wire \wait_ctr[7]_i_1__1_n_0 ;
  wire \wait_ctr[8]_i_1__1_n_0 ;
  wire \wait_ctr[9]_i_1__1_n_0 ;
  wire \wait_ctr_reg[12]_i_11__0_n_0 ;
  wire \wait_ctr_reg[12]_i_4__0_n_4 ;
  wire \wait_ctr_reg[12]_i_4__0_n_5 ;
  wire \wait_ctr_reg[12]_i_4__0_n_6 ;
  wire \wait_ctr_reg[12]_i_4__0_n_7 ;
  wire \wait_ctr_reg[12]_i_5__0_n_1 ;
  wire \wait_ctr_reg[4]_i_2__1_n_0 ;
  wire \wait_ctr_reg[4]_i_2__1_n_4 ;
  wire \wait_ctr_reg[4]_i_2__1_n_5 ;
  wire \wait_ctr_reg[4]_i_2__1_n_6 ;
  wire \wait_ctr_reg[4]_i_2__1_n_7 ;
  wire \wait_ctr_reg[8]_i_2__1_n_0 ;
  wire \wait_ctr_reg[8]_i_2__1_n_4 ;
  wire \wait_ctr_reg[8]_i_2__1_n_5 ;
  wire \wait_ctr_reg[8]_i_2__1_n_6 ;
  wire \wait_ctr_reg[8]_i_2__1_n_7 ;
  wire \wait_ctr_reg_n_0_[0] ;
  wire \wait_ctr_reg_n_0_[10] ;
  wire \wait_ctr_reg_n_0_[11] ;
  wire \wait_ctr_reg_n_0_[12] ;
  wire \wait_ctr_reg_n_0_[1] ;
  wire \wait_ctr_reg_n_0_[2] ;
  wire \wait_ctr_reg_n_0_[3] ;
  wire \wait_ctr_reg_n_0_[4] ;
  wire \wait_ctr_reg_n_0_[5] ;
  wire \wait_ctr_reg_n_0_[6] ;
  wire \wait_ctr_reg_n_0_[7] ;
  wire \wait_ctr_reg_n_0_[8] ;
  wire \wait_ctr_reg_n_0_[9] ;
  wire word_count0;
  wire \word_count[0]_i_1__0_n_0 ;
  wire \word_count[1]_i_1__0_n_0 ;
  wire \word_count[2]_i_1__0_n_0 ;
  wire \word_count[3]_i_1__0_n_0 ;
  wire \word_count[4]_i_1__0_n_0 ;
  wire \word_count[5]_i_1__0_n_0 ;
  wire \word_count[6]_i_1__0_n_0 ;
  wire \word_count[7]_i_1__0_n_0 ;
  wire \word_count[8]_i_3__0_n_0 ;
  wire \word_count[8]_i_4__0_n_0 ;
  wire \word_count_reg_n_0_[0] ;
  wire \word_count_reg_n_0_[1] ;
  wire \word_count_reg_n_0_[2] ;
  wire \word_count_reg_n_0_[3] ;
  wire \word_count_reg_n_0_[4] ;
  wire \word_count_reg_n_0_[5] ;
  wire \word_count_reg_n_0_[6] ;
  wire \word_count_reg_n_0_[7] ;
  wire \word_count_reg_n_0_[8] ;
  wire word_fifo_i_3__0_n_0;
  wire word_pack_reset_0;
  wire word_pack_wren;
  wire wr_en;
  wire [2:0]\NLW_wait_ctr_reg[12]_i_11__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_wait_ctr_reg[12]_i_11__0_O_UNCONNECTED ;
  wire [3:0]\NLW_wait_ctr_reg[12]_i_4__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_wait_ctr_reg[12]_i_5__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_wait_ctr_reg[12]_i_5__0_O_UNCONNECTED ;
  wire [2:0]\NLW_wait_ctr_reg[4]_i_2__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_wait_ctr_reg[8]_i_2__1_CO_UNCONNECTED ;
  wire NLW_word_fifo_empty_UNCONNECTED;
  wire NLW_word_fifo_full_UNCONNECTED;
  wire [31:0]NLW_word_fifo_din_UNCONNECTED;
  wire [31:0]NLW_word_fifo_dout_UNCONNECTED;
  wire [23:0]NLW_word_packer_D_UNCONNECTED;
  wire [31:0]NLW_word_packer_din_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \FSM_onehot_state[6]_i_1__3 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(state__0),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(\FSM_onehot_state_reg[0] ),
        .I5(\FSM_onehot_state_reg[4] ),
        .O(\FSM_onehot_state_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \FSM_onehot_state[6]_i_1__4 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(state__0),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(\FSM_onehot_state_reg[0]_0 ),
        .I5(\FSM_onehot_state_reg[4]_0 ),
        .O(\FSM_onehot_state_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \FSM_onehot_state[6]_i_1__5 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(state__0),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(\FSM_onehot_state_reg[0]_1 ),
        .I5(\FSM_onehot_state_reg[4]_1 ),
        .O(\FSM_onehot_state_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \FSM_onehot_state[6]_i_1__6 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(state__0),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(\FSM_onehot_state_reg[0]_2 ),
        .I5(\FSM_onehot_state_reg[4]_2 ),
        .O(\FSM_onehot_state_reg[6]_2 ));
  LUT5 #(
    .INIT(32'h00DFFF00)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(state__0),
        .I1(p_1_in),
        .I2(out[1]),
        .I3(out[0]),
        .I4(\FSM_sequential_state_reg[3] ),
        .O(\FSM_sequential_state[0]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'hB8CCFF00)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I1(out[0]),
        .I2(\FSM_sequential_state[1]_i_3__1_n_0 ),
        .I3(state__0),
        .I4(\FSM_sequential_state_reg[3] ),
        .O(\FSM_sequential_state[1]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA2AAA2AAA)) 
    \FSM_sequential_state[1]_i_2__1 
       (.I0(out[1]),
        .I1(\line_count_reg_n_0_[10] ),
        .I2(\line_count_reg_n_0_[8] ),
        .I3(\line_count_reg_n_0_[9] ),
        .I4(\line_count_reg_n_0_[7] ),
        .I5(\line_count[10]_i_4__0_n_0 ),
        .O(\FSM_sequential_state[1]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_state[1]_i_3__1 
       (.I0(p_1_in),
        .I1(out[1]),
        .O(\FSM_sequential_state[1]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h4FA0FF00)) 
    \FSM_sequential_state[2]_i_1__3 
       (.I0(out[0]),
        .I1(p_1_in),
        .I2(state__0),
        .I3(out[1]),
        .I4(\FSM_sequential_state_reg[3] ),
        .O(\FSM_sequential_state[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h8880888088808080)) 
    \FSM_sequential_state[2]_i_2__2 
       (.I0(\word_count_reg_n_0_[8] ),
        .I1(\word_count_reg_n_0_[7] ),
        .I2(make_payload_n_4),
        .I3(\word_count_reg_n_0_[4] ),
        .I4(\word_count_reg_n_0_[2] ),
        .I5(\word_count_reg_n_0_[3] ),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'hFFB8FFFFFFB80000)) 
    \FSM_sequential_state[2]_i_4__2 
       (.I0(\wait_ctr_reg[12]_i_5__0_n_1 ),
        .I1(state__0),
        .I2(\wait_ctr[12]_i_3__1_n_0 ),
        .I3(out[1]),
        .I4(out[0]),
        .I5(\FSM_sequential_state[2]_i_5__3_n_0 ),
        .O(state));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \FSM_sequential_state[2]_i_5__3 
       (.I0(p_1_in),
        .I1(out[1]),
        .I2(last_hsync),
        .I3(pattern_hsync),
        .I4(state__0),
        .I5(\FSM_sequential_state_reg[2]_1 ),
        .O(\FSM_sequential_state[2]_i_5__3_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__4_n_0 ),
        .Q(out[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__4_n_0 ),
        .Q(state__0),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[2] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state[2]_i_1__3_n_0 ),
        .Q(out[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFFA2AA0000)) 
    \line_count[0]_i_1__0 
       (.I0(out[1]),
        .I1(\line_count_reg_n_0_[10] ),
        .I2(\line_count[0]_i_2__0_n_0 ),
        .I3(\line_count_reg_n_0_[7] ),
        .I4(line_count0),
        .I5(\line_count_reg_n_0_[0] ),
        .O(\line_count[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \line_count[0]_i_2__0 
       (.I0(\line_count_reg_n_0_[8] ),
        .I1(\line_count_reg_n_0_[9] ),
        .O(\line_count[0]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \line_count[10]_i_1__0 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(out[0]),
        .I2(state__0),
        .I3(out[1]),
        .O(\line_count[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8100)) 
    \line_count[10]_i_2__0 
       (.I0(state__0),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .O(line_count0));
  LUT5 #(
    .INIT(32'h2AAA6A2A)) 
    \line_count[10]_i_3__0 
       (.I0(\line_count_reg_n_0_[10] ),
        .I1(\line_count_reg_n_0_[8] ),
        .I2(\line_count_reg_n_0_[9] ),
        .I3(\line_count_reg_n_0_[7] ),
        .I4(\line_count[10]_i_4__0_n_0 ),
        .O(\line_count[10]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \line_count[10]_i_4__0 
       (.I0(\line_count[6]_i_2__0_n_0 ),
        .I1(\line_count_reg_n_0_[6] ),
        .O(\line_count[10]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h20FF8000)) 
    \line_count[1]_i_1__0 
       (.I0(out[1]),
        .I1(\line_count_reg_n_0_[0] ),
        .I2(\line_count[5]_i_2__0_n_0 ),
        .I3(line_count0),
        .I4(\line_count_reg_n_0_[1] ),
        .O(\line_count[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \line_count[2]_i_1__0 
       (.I0(\line_count[5]_i_2__0_n_0 ),
        .I1(\line_count_reg_n_0_[2] ),
        .I2(\line_count_reg_n_0_[0] ),
        .I3(\line_count_reg_n_0_[1] ),
        .O(\line_count[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \line_count[3]_i_1__0 
       (.I0(\line_count[5]_i_2__0_n_0 ),
        .I1(\line_count_reg_n_0_[3] ),
        .I2(\line_count_reg_n_0_[1] ),
        .I3(\line_count_reg_n_0_[0] ),
        .I4(\line_count_reg_n_0_[2] ),
        .O(\line_count[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \line_count[4]_i_1__0 
       (.I0(\line_count[5]_i_2__0_n_0 ),
        .I1(\line_count_reg_n_0_[4] ),
        .I2(\line_count_reg_n_0_[2] ),
        .I3(\line_count_reg_n_0_[0] ),
        .I4(\line_count_reg_n_0_[1] ),
        .I5(\line_count_reg_n_0_[3] ),
        .O(\line_count[4]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \line_count[5]_i_1__0 
       (.I0(\line_count[5]_i_2__0_n_0 ),
        .I1(\line_count_reg_n_0_[5] ),
        .I2(\line_count[5]_i_3__0_n_0 ),
        .O(\line_count[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7F7FFF7F)) 
    \line_count[5]_i_2__0 
       (.I0(\line_count_reg_n_0_[9] ),
        .I1(\line_count_reg_n_0_[8] ),
        .I2(\line_count_reg_n_0_[10] ),
        .I3(\line_count[10]_i_4__0_n_0 ),
        .I4(\line_count_reg_n_0_[7] ),
        .O(\line_count[5]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \line_count[5]_i_3__0 
       (.I0(\line_count_reg_n_0_[3] ),
        .I1(\line_count_reg_n_0_[1] ),
        .I2(\line_count_reg_n_0_[0] ),
        .I3(\line_count_reg_n_0_[2] ),
        .I4(\line_count_reg_n_0_[4] ),
        .O(\line_count[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF000000007FFF)) 
    \line_count[6]_i_1__0 
       (.I0(\line_count_reg_n_0_[7] ),
        .I1(\line_count_reg_n_0_[10] ),
        .I2(\line_count_reg_n_0_[8] ),
        .I3(\line_count_reg_n_0_[9] ),
        .I4(\line_count_reg_n_0_[6] ),
        .I5(\line_count[6]_i_2__0_n_0 ),
        .O(\line_count[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \line_count[6]_i_2__0 
       (.I0(\line_count_reg_n_0_[4] ),
        .I1(\line_count_reg_n_0_[2] ),
        .I2(\line_count_reg_n_0_[0] ),
        .I3(\line_count_reg_n_0_[1] ),
        .I4(\line_count_reg_n_0_[3] ),
        .I5(\line_count_reg_n_0_[5] ),
        .O(\line_count[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h7F00007F)) 
    \line_count[7]_i_1__0 
       (.I0(\line_count_reg_n_0_[10] ),
        .I1(\line_count_reg_n_0_[8] ),
        .I2(\line_count_reg_n_0_[9] ),
        .I3(\line_count_reg_n_0_[7] ),
        .I4(\line_count[10]_i_4__0_n_0 ),
        .O(\line_count[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h70F00F70)) 
    \line_count[8]_i_1__0 
       (.I0(\line_count_reg_n_0_[10] ),
        .I1(\line_count_reg_n_0_[9] ),
        .I2(\line_count_reg_n_0_[8] ),
        .I3(\line_count_reg_n_0_[7] ),
        .I4(\line_count[10]_i_4__0_n_0 ),
        .O(\line_count[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h4CCC3C4C)) 
    \line_count[9]_i_1__0 
       (.I0(\line_count_reg_n_0_[10] ),
        .I1(\line_count_reg_n_0_[9] ),
        .I2(\line_count_reg_n_0_[8] ),
        .I3(\line_count_reg_n_0_[7] ),
        .I4(\line_count[10]_i_4__0_n_0 ),
        .O(\line_count[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \line_count_reg[0] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\line_count[0]_i_1__0_n_0 ),
        .Q(\line_count_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_count_reg[10] 
       (.C(hs_word_clock),
        .CE(line_count0),
        .D(\line_count[10]_i_3__0_n_0 ),
        .Q(\line_count_reg_n_0_[10] ),
        .R(\line_count[10]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \line_count_reg[1] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\line_count[1]_i_1__0_n_0 ),
        .Q(\line_count_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_count_reg[2] 
       (.C(hs_word_clock),
        .CE(line_count0),
        .D(\line_count[2]_i_1__0_n_0 ),
        .Q(\line_count_reg_n_0_[2] ),
        .R(\line_count[10]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \line_count_reg[3] 
       (.C(hs_word_clock),
        .CE(line_count0),
        .D(\line_count[3]_i_1__0_n_0 ),
        .Q(\line_count_reg_n_0_[3] ),
        .R(\line_count[10]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \line_count_reg[4] 
       (.C(hs_word_clock),
        .CE(line_count0),
        .D(\line_count[4]_i_1__0_n_0 ),
        .Q(\line_count_reg_n_0_[4] ),
        .R(\line_count[10]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \line_count_reg[5] 
       (.C(hs_word_clock),
        .CE(line_count0),
        .D(\line_count[5]_i_1__0_n_0 ),
        .Q(\line_count_reg_n_0_[5] ),
        .R(\line_count[10]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \line_count_reg[6] 
       (.C(hs_word_clock),
        .CE(line_count0),
        .D(\line_count[6]_i_1__0_n_0 ),
        .Q(\line_count_reg_n_0_[6] ),
        .R(\line_count[10]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \line_count_reg[7] 
       (.C(hs_word_clock),
        .CE(line_count0),
        .D(\line_count[7]_i_1__0_n_0 ),
        .Q(\line_count_reg_n_0_[7] ),
        .R(\line_count[10]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \line_count_reg[8] 
       (.C(hs_word_clock),
        .CE(line_count0),
        .D(\line_count[8]_i_1__0_n_0 ),
        .Q(\line_count_reg_n_0_[8] ),
        .R(\line_count[10]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \line_count_reg[9] 
       (.C(hs_word_clock),
        .CE(line_count0),
        .D(\line_count[9]_i_1__0_n_0 ),
        .Q(\line_count_reg_n_0_[9] ),
        .R(\line_count[10]_i_1__0_n_0 ));
  dsi_tx_prepend_dcs_cmd make_payload
       (.\FSM_sequential_state_reg[2] (\FSM_sequential_state_reg[2]_0 ),
        .\FSM_sequential_state_reg[2]_0 (\FSM_sequential_state_reg[2]_2 ),
        .Q(Q),
        .hs_word_clock(hs_word_clock),
        .\lfsr_q_reg[0] (\lfsr_q_reg[0] ),
        .\lfsr_q_reg[0]_0 (\lfsr_q_reg[0]_0 ),
        .\lfsr_q_reg[12] (\lfsr_q_reg[12] ),
        .\lfsr_q_reg[15] (\lfsr_q_reg[15] ),
        .\lfsr_q_reg[1] (\lfsr_q_reg[1] ),
        .\lfsr_q_reg[7] (\lfsr_q_reg[7] ),
        .\line_count_reg[0] (\line_count_reg_n_0_[0] ),
        .\line_count_reg[10] (\line_count_reg_n_0_[10] ),
        .\line_count_reg[1] (\line_count_reg_n_0_[1] ),
        .\line_count_reg[2] (\line_count_reg_n_0_[2] ),
        .\line_count_reg[3] (\line_count_reg_n_0_[3] ),
        .\line_count_reg[4] (\line_count_reg_n_0_[4] ),
        .\line_count_reg[5] (\line_count_reg_n_0_[5] ),
        .\line_count_reg[6] (\line_count_reg_n_0_[6] ),
        .\line_count_reg[7] (\line_count_reg_n_0_[7] ),
        .\line_count_reg[8] (\line_count_reg_n_0_[8] ),
        .\line_count_reg[9] (\line_count_reg_n_0_[9] ),
        .\payload_q_reg[7]_0 (make_payload_n_4),
        .\word_count_reg[0] (\word_count_reg_n_0_[0] ),
        .\word_count_reg[1] (\word_count_reg_n_0_[1] ),
        .\word_count_reg[2] (\word_count_reg_n_0_[2] ),
        .\word_count_reg[3] (\word_count_reg_n_0_[3] ),
        .\word_count_reg[4] (\word_count_reg_n_0_[4] ),
        .\word_count_reg[5] (\word_count_reg_n_0_[5] ),
        .\word_count_reg[6] (\word_count_reg_n_0_[6] ),
        .\word_count_reg[7] (\word_count_reg_n_0_[7] ),
        .\word_count_reg[8] (\word_count_reg_n_0_[8] ));
  LUT5 #(
    .INIT(32'h01310000)) 
    \wait_ctr[0]_i_1__1 
       (.I0(\wait_ctr[12]_i_3__1_n_0 ),
        .I1(\wait_ctr_reg_n_0_[0] ),
        .I2(state__0),
        .I3(\wait_ctr_reg[12]_i_5__0_n_1 ),
        .I4(out[0]),
        .O(\wait_ctr[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h04C40000)) 
    \wait_ctr[10]_i_1__1 
       (.I0(\wait_ctr[12]_i_3__1_n_0 ),
        .I1(\wait_ctr_reg[12]_i_4__0_n_6 ),
        .I2(state__0),
        .I3(\wait_ctr_reg[12]_i_5__0_n_1 ),
        .I4(out[0]),
        .O(\wait_ctr[10]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h04C40000)) 
    \wait_ctr[11]_i_1__1 
       (.I0(\wait_ctr[12]_i_3__1_n_0 ),
        .I1(\wait_ctr_reg[12]_i_4__0_n_5 ),
        .I2(state__0),
        .I3(\wait_ctr_reg[12]_i_5__0_n_1 ),
        .I4(out[0]),
        .O(\wait_ctr[11]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wait_ctr[12]_i_12__0 
       (.I0(\wait_ctr_reg_n_0_[10] ),
        .I1(\wait_ctr_reg_n_0_[11] ),
        .O(\wait_ctr[12]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wait_ctr[12]_i_13__0 
       (.I0(\wait_ctr_reg_n_0_[8] ),
        .I1(\wait_ctr_reg_n_0_[9] ),
        .O(\wait_ctr[12]_i_13__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_ctr[12]_i_14__0 
       (.I0(\wait_ctr_reg_n_0_[12] ),
        .O(\wait_ctr[12]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \wait_ctr[12]_i_15__0 
       (.I0(\wait_ctr_reg_n_0_[10] ),
        .I1(\wait_ctr_reg_n_0_[11] ),
        .O(\wait_ctr[12]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \wait_ctr[12]_i_16__0 
       (.I0(\wait_ctr_reg_n_0_[8] ),
        .I1(\wait_ctr_reg_n_0_[9] ),
        .O(\wait_ctr[12]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wait_ctr[12]_i_17__0 
       (.I0(\wait_ctr_reg_n_0_[6] ),
        .I1(\wait_ctr_reg_n_0_[7] ),
        .O(\wait_ctr[12]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wait_ctr[12]_i_18__0 
       (.I0(\wait_ctr_reg_n_0_[4] ),
        .I1(\wait_ctr_reg_n_0_[5] ),
        .O(\wait_ctr[12]_i_18__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wait_ctr[12]_i_19__0 
       (.I0(\wait_ctr_reg_n_0_[2] ),
        .I1(\wait_ctr_reg_n_0_[3] ),
        .O(\wait_ctr[12]_i_19__0_n_0 ));
  LUT4 #(
    .INIT(16'h0A02)) 
    \wait_ctr[12]_i_1__1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(state__0),
        .I2(out[1]),
        .I3(out[0]),
        .O(\wait_ctr[12]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \wait_ctr[12]_i_20__0 
       (.I0(\wait_ctr_reg_n_0_[6] ),
        .I1(\wait_ctr_reg_n_0_[7] ),
        .O(\wait_ctr[12]_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \wait_ctr[12]_i_21__0 
       (.I0(\wait_ctr_reg_n_0_[4] ),
        .I1(\wait_ctr_reg_n_0_[5] ),
        .O(\wait_ctr[12]_i_21__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \wait_ctr[12]_i_22__0 
       (.I0(\wait_ctr_reg_n_0_[2] ),
        .I1(\wait_ctr_reg_n_0_[3] ),
        .O(\wait_ctr[12]_i_22__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wait_ctr[12]_i_23__0 
       (.I0(\wait_ctr_reg_n_0_[0] ),
        .I1(\wait_ctr_reg_n_0_[1] ),
        .O(\wait_ctr[12]_i_23__0_n_0 ));
  LUT5 #(
    .INIT(32'h04C40000)) 
    \wait_ctr[12]_i_2__0 
       (.I0(\wait_ctr[12]_i_3__1_n_0 ),
        .I1(\wait_ctr_reg[12]_i_4__0_n_4 ),
        .I2(state__0),
        .I3(\wait_ctr_reg[12]_i_5__0_n_1 ),
        .I4(out[0]),
        .O(\wait_ctr[12]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \wait_ctr[12]_i_3__1 
       (.I0(\wait_ctr_reg_n_0_[12] ),
        .I1(\wait_ctr_reg_n_0_[11] ),
        .I2(\wait_ctr_reg_n_0_[9] ),
        .I3(\wait_ctr_reg_n_0_[10] ),
        .I4(\wait_ctr[12]_i_6__0_n_0 ),
        .O(\wait_ctr[12]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \wait_ctr[12]_i_6__0 
       (.I0(\wait_ctr_reg_n_0_[6] ),
        .I1(\wait_ctr_reg_n_0_[5] ),
        .I2(\wait_ctr_reg_n_0_[8] ),
        .I3(\wait_ctr_reg_n_0_[7] ),
        .O(\wait_ctr[12]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h04C40000)) 
    \wait_ctr[1]_i_1__1 
       (.I0(\wait_ctr[12]_i_3__1_n_0 ),
        .I1(\wait_ctr_reg[4]_i_2__1_n_7 ),
        .I2(state__0),
        .I3(\wait_ctr_reg[12]_i_5__0_n_1 ),
        .I4(out[0]),
        .O(\wait_ctr[1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h04C40000)) 
    \wait_ctr[2]_i_1__1 
       (.I0(\wait_ctr[12]_i_3__1_n_0 ),
        .I1(\wait_ctr_reg[4]_i_2__1_n_6 ),
        .I2(state__0),
        .I3(\wait_ctr_reg[12]_i_5__0_n_1 ),
        .I4(out[0]),
        .O(\wait_ctr[2]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h04C40000)) 
    \wait_ctr[3]_i_1__1 
       (.I0(\wait_ctr[12]_i_3__1_n_0 ),
        .I1(\wait_ctr_reg[4]_i_2__1_n_5 ),
        .I2(state__0),
        .I3(\wait_ctr_reg[12]_i_5__0_n_1 ),
        .I4(out[0]),
        .O(\wait_ctr[3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h04C40000)) 
    \wait_ctr[4]_i_1__1 
       (.I0(\wait_ctr[12]_i_3__1_n_0 ),
        .I1(\wait_ctr_reg[4]_i_2__1_n_4 ),
        .I2(state__0),
        .I3(\wait_ctr_reg[12]_i_5__0_n_1 ),
        .I4(out[0]),
        .O(\wait_ctr[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h04C40000)) 
    \wait_ctr[5]_i_1__1 
       (.I0(\wait_ctr[12]_i_3__1_n_0 ),
        .I1(\wait_ctr_reg[8]_i_2__1_n_7 ),
        .I2(state__0),
        .I3(\wait_ctr_reg[12]_i_5__0_n_1 ),
        .I4(out[0]),
        .O(\wait_ctr[5]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h04C40000)) 
    \wait_ctr[6]_i_1__1 
       (.I0(\wait_ctr[12]_i_3__1_n_0 ),
        .I1(\wait_ctr_reg[8]_i_2__1_n_6 ),
        .I2(state__0),
        .I3(\wait_ctr_reg[12]_i_5__0_n_1 ),
        .I4(out[0]),
        .O(\wait_ctr[6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h04C40000)) 
    \wait_ctr[7]_i_1__1 
       (.I0(\wait_ctr[12]_i_3__1_n_0 ),
        .I1(\wait_ctr_reg[8]_i_2__1_n_5 ),
        .I2(state__0),
        .I3(\wait_ctr_reg[12]_i_5__0_n_1 ),
        .I4(out[0]),
        .O(\wait_ctr[7]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h04C40000)) 
    \wait_ctr[8]_i_1__1 
       (.I0(\wait_ctr[12]_i_3__1_n_0 ),
        .I1(\wait_ctr_reg[8]_i_2__1_n_4 ),
        .I2(state__0),
        .I3(\wait_ctr_reg[12]_i_5__0_n_1 ),
        .I4(out[0]),
        .O(\wait_ctr[8]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h04C40000)) 
    \wait_ctr[9]_i_1__1 
       (.I0(\wait_ctr[12]_i_3__1_n_0 ),
        .I1(\wait_ctr_reg[12]_i_4__0_n_7 ),
        .I2(state__0),
        .I3(\wait_ctr_reg[12]_i_5__0_n_1 ),
        .I4(out[0]),
        .O(\wait_ctr[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_ctr_reg[0] 
       (.C(hs_word_clock),
        .CE(\wait_ctr[12]_i_1__1_n_0 ),
        .D(\wait_ctr[0]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_ctr_reg[10] 
       (.C(hs_word_clock),
        .CE(\wait_ctr[12]_i_1__1_n_0 ),
        .D(\wait_ctr[10]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_ctr_reg[11] 
       (.C(hs_word_clock),
        .CE(\wait_ctr[12]_i_1__1_n_0 ),
        .D(\wait_ctr[11]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_ctr_reg[12] 
       (.C(hs_word_clock),
        .CE(\wait_ctr[12]_i_1__1_n_0 ),
        .D(\wait_ctr[12]_i_2__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[12] ),
        .R(1'b0));
  CARRY4 \wait_ctr_reg[12]_i_11__0 
       (.CI(1'b0),
        .CO({\wait_ctr_reg[12]_i_11__0_n_0 ,\NLW_wait_ctr_reg[12]_i_11__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({\wait_ctr[12]_i_17__0_n_0 ,\wait_ctr[12]_i_18__0_n_0 ,\wait_ctr[12]_i_19__0_n_0 ,\wait_ctr_reg_n_0_[1] }),
        .O(\NLW_wait_ctr_reg[12]_i_11__0_O_UNCONNECTED [3:0]),
        .S({\wait_ctr[12]_i_20__0_n_0 ,\wait_ctr[12]_i_21__0_n_0 ,\wait_ctr[12]_i_22__0_n_0 ,\wait_ctr[12]_i_23__0_n_0 }));
  CARRY4 \wait_ctr_reg[12]_i_4__0 
       (.CI(\wait_ctr_reg[8]_i_2__1_n_0 ),
        .CO(\NLW_wait_ctr_reg[12]_i_4__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_ctr_reg[12]_i_4__0_n_4 ,\wait_ctr_reg[12]_i_4__0_n_5 ,\wait_ctr_reg[12]_i_4__0_n_6 ,\wait_ctr_reg[12]_i_4__0_n_7 }),
        .S({\wait_ctr_reg_n_0_[12] ,\wait_ctr_reg_n_0_[11] ,\wait_ctr_reg_n_0_[10] ,\wait_ctr_reg_n_0_[9] }));
  CARRY4 \wait_ctr_reg[12]_i_5__0 
       (.CI(\wait_ctr_reg[12]_i_11__0_n_0 ),
        .CO({\NLW_wait_ctr_reg[12]_i_5__0_CO_UNCONNECTED [3],\wait_ctr_reg[12]_i_5__0_n_1 ,\NLW_wait_ctr_reg[12]_i_5__0_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,\wait_ctr_reg_n_0_[12] ,\wait_ctr[12]_i_12__0_n_0 ,\wait_ctr[12]_i_13__0_n_0 }),
        .O(\NLW_wait_ctr_reg[12]_i_5__0_O_UNCONNECTED [3:0]),
        .S({1'b0,\wait_ctr[12]_i_14__0_n_0 ,\wait_ctr[12]_i_15__0_n_0 ,\wait_ctr[12]_i_16__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_ctr_reg[1] 
       (.C(hs_word_clock),
        .CE(\wait_ctr[12]_i_1__1_n_0 ),
        .D(\wait_ctr[1]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_ctr_reg[2] 
       (.C(hs_word_clock),
        .CE(\wait_ctr[12]_i_1__1_n_0 ),
        .D(\wait_ctr[2]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_ctr_reg[3] 
       (.C(hs_word_clock),
        .CE(\wait_ctr[12]_i_1__1_n_0 ),
        .D(\wait_ctr[3]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_ctr_reg[4] 
       (.C(hs_word_clock),
        .CE(\wait_ctr[12]_i_1__1_n_0 ),
        .D(\wait_ctr[4]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[4] ),
        .R(1'b0));
  CARRY4 \wait_ctr_reg[4]_i_2__1 
       (.CI(1'b0),
        .CO({\wait_ctr_reg[4]_i_2__1_n_0 ,\NLW_wait_ctr_reg[4]_i_2__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\wait_ctr_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_ctr_reg[4]_i_2__1_n_4 ,\wait_ctr_reg[4]_i_2__1_n_5 ,\wait_ctr_reg[4]_i_2__1_n_6 ,\wait_ctr_reg[4]_i_2__1_n_7 }),
        .S({\wait_ctr_reg_n_0_[4] ,\wait_ctr_reg_n_0_[3] ,\wait_ctr_reg_n_0_[2] ,\wait_ctr_reg_n_0_[1] }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_ctr_reg[5] 
       (.C(hs_word_clock),
        .CE(\wait_ctr[12]_i_1__1_n_0 ),
        .D(\wait_ctr[5]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_ctr_reg[6] 
       (.C(hs_word_clock),
        .CE(\wait_ctr[12]_i_1__1_n_0 ),
        .D(\wait_ctr[6]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_ctr_reg[7] 
       (.C(hs_word_clock),
        .CE(\wait_ctr[12]_i_1__1_n_0 ),
        .D(\wait_ctr[7]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_ctr_reg[8] 
       (.C(hs_word_clock),
        .CE(\wait_ctr[12]_i_1__1_n_0 ),
        .D(\wait_ctr[8]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[8] ),
        .R(1'b0));
  CARRY4 \wait_ctr_reg[8]_i_2__1 
       (.CI(\wait_ctr_reg[4]_i_2__1_n_0 ),
        .CO({\wait_ctr_reg[8]_i_2__1_n_0 ,\NLW_wait_ctr_reg[8]_i_2__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_ctr_reg[8]_i_2__1_n_4 ,\wait_ctr_reg[8]_i_2__1_n_5 ,\wait_ctr_reg[8]_i_2__1_n_6 ,\wait_ctr_reg[8]_i_2__1_n_7 }),
        .S({\wait_ctr_reg_n_0_[8] ,\wait_ctr_reg_n_0_[7] ,\wait_ctr_reg_n_0_[6] ,\wait_ctr_reg_n_0_[5] }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_ctr_reg[9] 
       (.C(hs_word_clock),
        .CE(\wait_ctr[12]_i_1__1_n_0 ),
        .D(\wait_ctr[9]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_count[0]_i_1__0 
       (.I0(word_fifo_i_3__0_n_0),
        .I1(\word_count_reg_n_0_[0] ),
        .O(\word_count[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \word_count[1]_i_1__0 
       (.I0(word_fifo_i_3__0_n_0),
        .I1(\word_count_reg_n_0_[1] ),
        .I2(\word_count_reg_n_0_[0] ),
        .O(\word_count[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \word_count[2]_i_1__0 
       (.I0(word_fifo_i_3__0_n_0),
        .I1(\word_count_reg_n_0_[2] ),
        .I2(\word_count_reg_n_0_[0] ),
        .I3(\word_count_reg_n_0_[1] ),
        .O(\word_count[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \word_count[3]_i_1__0 
       (.I0(word_fifo_i_3__0_n_0),
        .I1(\word_count_reg_n_0_[3] ),
        .I2(\word_count_reg_n_0_[1] ),
        .I3(\word_count_reg_n_0_[0] ),
        .I4(\word_count_reg_n_0_[2] ),
        .O(\word_count[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \word_count[4]_i_1__0 
       (.I0(word_fifo_i_3__0_n_0),
        .I1(\word_count_reg_n_0_[4] ),
        .I2(\word_count_reg_n_0_[2] ),
        .I3(\word_count_reg_n_0_[0] ),
        .I4(\word_count_reg_n_0_[1] ),
        .I5(\word_count_reg_n_0_[3] ),
        .O(\word_count[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \word_count[5]_i_1__0 
       (.I0(word_fifo_i_3__0_n_0),
        .I1(\word_count_reg_n_0_[5] ),
        .I2(\word_count[8]_i_4__0_n_0 ),
        .O(\word_count[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \word_count[6]_i_1__0 
       (.I0(word_fifo_i_3__0_n_0),
        .I1(\word_count_reg_n_0_[6] ),
        .I2(\word_count[8]_i_4__0_n_0 ),
        .I3(\word_count_reg_n_0_[5] ),
        .O(\word_count[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \word_count[7]_i_1__0 
       (.I0(word_fifo_i_3__0_n_0),
        .I1(\word_count_reg_n_0_[7] ),
        .I2(\word_count_reg_n_0_[6] ),
        .I3(\word_count_reg_n_0_[5] ),
        .I4(\word_count[8]_i_4__0_n_0 ),
        .O(\word_count[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h4500)) 
    \word_count[8]_i_2__0 
       (.I0(out[0]),
        .I1(state__0),
        .I2(out[1]),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .O(word_count0));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \word_count[8]_i_3__0 
       (.I0(word_fifo_i_3__0_n_0),
        .I1(\word_count_reg_n_0_[8] ),
        .I2(\word_count_reg_n_0_[5] ),
        .I3(\word_count_reg_n_0_[6] ),
        .I4(\word_count_reg_n_0_[7] ),
        .I5(\word_count[8]_i_4__0_n_0 ),
        .O(\word_count[8]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \word_count[8]_i_4__0 
       (.I0(\word_count_reg_n_0_[3] ),
        .I1(\word_count_reg_n_0_[1] ),
        .I2(\word_count_reg_n_0_[0] ),
        .I3(\word_count_reg_n_0_[2] ),
        .I4(\word_count_reg_n_0_[4] ),
        .O(\word_count[8]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg[0] 
       (.C(hs_word_clock),
        .CE(word_count0),
        .D(\word_count[0]_i_1__0_n_0 ),
        .Q(\word_count_reg_n_0_[0] ),
        .R(\FSM_sequential_state_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg[1] 
       (.C(hs_word_clock),
        .CE(word_count0),
        .D(\word_count[1]_i_1__0_n_0 ),
        .Q(\word_count_reg_n_0_[1] ),
        .R(\FSM_sequential_state_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg[2] 
       (.C(hs_word_clock),
        .CE(word_count0),
        .D(\word_count[2]_i_1__0_n_0 ),
        .Q(\word_count_reg_n_0_[2] ),
        .R(\FSM_sequential_state_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg[3] 
       (.C(hs_word_clock),
        .CE(word_count0),
        .D(\word_count[3]_i_1__0_n_0 ),
        .Q(\word_count_reg_n_0_[3] ),
        .R(\FSM_sequential_state_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg[4] 
       (.C(hs_word_clock),
        .CE(word_count0),
        .D(\word_count[4]_i_1__0_n_0 ),
        .Q(\word_count_reg_n_0_[4] ),
        .R(\FSM_sequential_state_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg[5] 
       (.C(hs_word_clock),
        .CE(word_count0),
        .D(\word_count[5]_i_1__0_n_0 ),
        .Q(\word_count_reg_n_0_[5] ),
        .R(\FSM_sequential_state_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg[6] 
       (.C(hs_word_clock),
        .CE(word_count0),
        .D(\word_count[6]_i_1__0_n_0 ),
        .Q(\word_count_reg_n_0_[6] ),
        .R(\FSM_sequential_state_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg[7] 
       (.C(hs_word_clock),
        .CE(word_count0),
        .D(\word_count[7]_i_1__0_n_0 ),
        .Q(\word_count_reg_n_0_[7] ),
        .R(\FSM_sequential_state_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg[8] 
       (.C(hs_word_clock),
        .CE(word_count0),
        .D(\word_count[8]_i_3__0_n_0 ),
        .Q(\word_count_reg_n_0_[8] ),
        .R(\FSM_sequential_state_reg[0]_1 ));
  (* syn_black_box = "TRUE" *) 
  (* x_core_info = "fifo_generator_v13_1_2,Vivado 2016.3" *) 
  video_data_fifo_HD2 word_fifo
       (.din(NLW_word_fifo_din_UNCONNECTED[31:0]),
        .dout(NLW_word_fifo_dout_UNCONNECTED[31:0]),
        .empty(NLW_word_fifo_empty_UNCONNECTED),
        .full(NLW_word_fifo_full_UNCONNECTED),
        .rd_clk(hs_word_clock),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(pixel_clock),
        .wr_en(wr_en));
  LUT5 #(
    .INIT(32'h0800C000)) 
    word_fifo_i_2__0
       (.I0(word_fifo_i_3__0_n_0),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(state__0),
        .O(rd_en));
  LUT6 #(
    .INIT(64'h5555777FFFFFFFFF)) 
    word_fifo_i_3__0
       (.I0(\word_count_reg_n_0_[8] ),
        .I1(\word_count_reg_n_0_[4] ),
        .I2(\word_count_reg_n_0_[2] ),
        .I3(\word_count_reg_n_0_[3] ),
        .I4(make_payload_n_4),
        .I5(\word_count_reg_n_0_[7] ),
        .O(word_fifo_i_3__0_n_0));
  dsi_tx_rgb_to_word word_packer
       (.D(NLW_word_packer_D_UNCONNECTED[23:0]),
        .din(NLW_word_packer_din_UNCONNECTED[31:0]),
        .pixel_clock(pixel_clock),
        .right_video_den(right_video_den),
        .word_pack_reset_0(word_pack_reset_0),
        .word_pack_wren(word_pack_wren));
endmodule

(* ORIG_REF_NAME = "dsi_tx_cmd_mode_controller" *) 
module dsi_tx_cmd_mode_controller_14
   (word_pack_wren,
    last_hsync,
    last_vsync,
    out,
    \lfsr_q_reg[15] ,
    Q,
    \lfsr_q_reg[1] ,
    \lfsr_q_reg[7] ,
    \lfsr_q_reg[12] ,
    \lfsr_q_reg[0] ,
    \lfsr_q_reg[0]_0 ,
    \FSM_onehot_state_reg[6] ,
    \FSM_onehot_state_reg[6]_0 ,
    \FSM_onehot_state_reg[6]_1 ,
    \FSM_onehot_state_reg[6]_2 ,
    state,
    rst,
    pixel_clock,
    hs_word_clock,
    output_wren_reg,
    word_pack_reset,
    left_video_den,
    pattern_hsync,
    pattern_vsync,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[2]_0 ,
    \FSM_sequential_state_reg[2]_1 ,
    \FSM_onehot_state_reg[0] ,
    \FSM_onehot_state_reg[4] ,
    \FSM_onehot_state_reg[0]_0 ,
    \FSM_onehot_state_reg[4]_0 ,
    \FSM_onehot_state_reg[0]_1 ,
    \FSM_onehot_state_reg[4]_1 ,
    \FSM_onehot_state_reg[0]_2 ,
    \FSM_onehot_state_reg[4]_2 ,
    D,
    \FSM_sequential_state_reg[0]_1 ,
    \FSM_sequential_state_reg[3] ,
    hs_phy_rdy);
  output word_pack_wren;
  output last_hsync;
  output last_vsync;
  output [1:0]out;
  output \lfsr_q_reg[15] ;
  output [1:0]Q;
  output \lfsr_q_reg[1] ;
  output \lfsr_q_reg[7] ;
  output \lfsr_q_reg[12] ;
  output \lfsr_q_reg[0] ;
  output \lfsr_q_reg[0]_0 ;
  output \FSM_onehot_state_reg[6] ;
  output \FSM_onehot_state_reg[6]_0 ;
  output \FSM_onehot_state_reg[6]_1 ;
  output \FSM_onehot_state_reg[6]_2 ;
  output state;
  input rst;
  input pixel_clock;
  input hs_word_clock;
  input output_wren_reg;
  input word_pack_reset;
  input left_video_den;
  input pattern_hsync;
  input pattern_vsync;
  input \FSM_sequential_state_reg[0]_0 ;
  input \FSM_sequential_state_reg[2]_0 ;
  input \FSM_sequential_state_reg[2]_1 ;
  input [0:0]\FSM_onehot_state_reg[0] ;
  input \FSM_onehot_state_reg[4] ;
  input [0:0]\FSM_onehot_state_reg[0]_0 ;
  input \FSM_onehot_state_reg[4]_0 ;
  input [0:0]\FSM_onehot_state_reg[0]_1 ;
  input \FSM_onehot_state_reg[4]_1 ;
  input [0:0]\FSM_onehot_state_reg[0]_2 ;
  input \FSM_onehot_state_reg[4]_2 ;
  input [23:0]D;
  input \FSM_sequential_state_reg[0]_1 ;
  input \FSM_sequential_state_reg[3] ;
  input hs_phy_rdy;

  wire [0:0]\FSM_onehot_state_reg[0] ;
  wire [0:0]\FSM_onehot_state_reg[0]_0 ;
  wire [0:0]\FSM_onehot_state_reg[0]_1 ;
  wire [0:0]\FSM_onehot_state_reg[0]_2 ;
  wire \FSM_onehot_state_reg[4] ;
  wire \FSM_onehot_state_reg[4]_0 ;
  wire \FSM_onehot_state_reg[4]_1 ;
  wire \FSM_onehot_state_reg[4]_2 ;
  wire \FSM_onehot_state_reg[6] ;
  wire \FSM_onehot_state_reg[6]_0 ;
  wire \FSM_onehot_state_reg[6]_1 ;
  wire \FSM_onehot_state_reg[6]_2 ;
  wire \FSM_sequential_state[0]_i_1__0_n_0 ;
  wire \FSM_sequential_state[1]_i_1__0_n_0 ;
  wire \FSM_sequential_state[1]_i_2__0_n_0 ;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire \FSM_sequential_state[2]_i_1__0_n_0 ;
  wire \FSM_sequential_state[2]_i_5__0_n_0 ;
  wire \FSM_sequential_state[2]_i_6__0_n_0 ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire \FSM_sequential_state_reg[3] ;
  wire [1:0]Q;
  wire hs_phy_rdy;
  wire hs_word_clock;
  wire last_hsync;
  wire last_vsync;
  wire left_video_den;
  wire \lfsr_q_reg[0] ;
  wire \lfsr_q_reg[0]_0 ;
  wire \lfsr_q_reg[12] ;
  wire \lfsr_q_reg[15] ;
  wire \lfsr_q_reg[1] ;
  wire \lfsr_q_reg[7] ;
  wire line_count0;
  wire \line_count[0]_i_1_n_0 ;
  wire \line_count[0]_i_2_n_0 ;
  wire \line_count[10]_i_1_n_0 ;
  wire \line_count[10]_i_3_n_0 ;
  wire \line_count[10]_i_4_n_0 ;
  wire \line_count[1]_i_1_n_0 ;
  wire \line_count[2]_i_1_n_0 ;
  wire \line_count[3]_i_1_n_0 ;
  wire \line_count[4]_i_1_n_0 ;
  wire \line_count[5]_i_1_n_0 ;
  wire \line_count[5]_i_2_n_0 ;
  wire \line_count[5]_i_3_n_0 ;
  wire \line_count[6]_i_1_n_0 ;
  wire \line_count[6]_i_2_n_0 ;
  wire \line_count[7]_i_1_n_0 ;
  wire \line_count[8]_i_1_n_0 ;
  wire \line_count[9]_i_1_n_0 ;
  wire \line_count_reg_n_0_[0] ;
  wire \line_count_reg_n_0_[10] ;
  wire \line_count_reg_n_0_[1] ;
  wire \line_count_reg_n_0_[2] ;
  wire \line_count_reg_n_0_[3] ;
  wire \line_count_reg_n_0_[4] ;
  wire \line_count_reg_n_0_[5] ;
  wire \line_count_reg_n_0_[6] ;
  wire \line_count_reg_n_0_[7] ;
  wire \line_count_reg_n_0_[8] ;
  wire \line_count_reg_n_0_[9] ;
  wire make_payload_n_4;
  (* RTL_KEEP = "yes" *) wire [1:0]out;
  wire output_wren_reg;
  wire p_1_in;
  wire pattern_hsync;
  wire pattern_vsync;
  wire pixel_clock;
  wire rd_en;
  wire rst;
  wire state;
  (* RTL_KEEP = "yes" *) wire [1:1]state__0;
  wire \wait_ctr[0]_i_1__0_n_0 ;
  wire \wait_ctr[10]_i_1__0_n_0 ;
  wire \wait_ctr[11]_i_1__0_n_0 ;
  wire \wait_ctr[12]_i_12_n_0 ;
  wire \wait_ctr[12]_i_13_n_0 ;
  wire \wait_ctr[12]_i_14_n_0 ;
  wire \wait_ctr[12]_i_15_n_0 ;
  wire \wait_ctr[12]_i_16_n_0 ;
  wire \wait_ctr[12]_i_17_n_0 ;
  wire \wait_ctr[12]_i_18_n_0 ;
  wire \wait_ctr[12]_i_19_n_0 ;
  wire \wait_ctr[12]_i_1__0_n_0 ;
  wire \wait_ctr[12]_i_20_n_0 ;
  wire \wait_ctr[12]_i_21_n_0 ;
  wire \wait_ctr[12]_i_22_n_0 ;
  wire \wait_ctr[12]_i_23_n_0 ;
  wire \wait_ctr[12]_i_2_n_0 ;
  wire \wait_ctr[12]_i_3__0_n_0 ;
  wire \wait_ctr[12]_i_6_n_0 ;
  wire \wait_ctr[1]_i_1__0_n_0 ;
  wire \wait_ctr[2]_i_1__0_n_0 ;
  wire \wait_ctr[3]_i_1__0_n_0 ;
  wire \wait_ctr[4]_i_1__0_n_0 ;
  wire \wait_ctr[5]_i_1__0_n_0 ;
  wire \wait_ctr[6]_i_1__0_n_0 ;
  wire \wait_ctr[7]_i_1__0_n_0 ;
  wire \wait_ctr[8]_i_1__0_n_0 ;
  wire \wait_ctr[9]_i_1__0_n_0 ;
  wire \wait_ctr_reg[12]_i_11_n_0 ;
  wire \wait_ctr_reg[12]_i_4_n_4 ;
  wire \wait_ctr_reg[12]_i_4_n_5 ;
  wire \wait_ctr_reg[12]_i_4_n_6 ;
  wire \wait_ctr_reg[12]_i_4_n_7 ;
  wire \wait_ctr_reg[12]_i_5_n_1 ;
  wire \wait_ctr_reg[4]_i_2__0_n_0 ;
  wire \wait_ctr_reg[4]_i_2__0_n_4 ;
  wire \wait_ctr_reg[4]_i_2__0_n_5 ;
  wire \wait_ctr_reg[4]_i_2__0_n_6 ;
  wire \wait_ctr_reg[4]_i_2__0_n_7 ;
  wire \wait_ctr_reg[8]_i_2__0_n_0 ;
  wire \wait_ctr_reg[8]_i_2__0_n_4 ;
  wire \wait_ctr_reg[8]_i_2__0_n_5 ;
  wire \wait_ctr_reg[8]_i_2__0_n_6 ;
  wire \wait_ctr_reg[8]_i_2__0_n_7 ;
  wire \wait_ctr_reg_n_0_[0] ;
  wire \wait_ctr_reg_n_0_[10] ;
  wire \wait_ctr_reg_n_0_[11] ;
  wire \wait_ctr_reg_n_0_[12] ;
  wire \wait_ctr_reg_n_0_[1] ;
  wire \wait_ctr_reg_n_0_[2] ;
  wire \wait_ctr_reg_n_0_[3] ;
  wire \wait_ctr_reg_n_0_[4] ;
  wire \wait_ctr_reg_n_0_[5] ;
  wire \wait_ctr_reg_n_0_[6] ;
  wire \wait_ctr_reg_n_0_[7] ;
  wire \wait_ctr_reg_n_0_[8] ;
  wire \wait_ctr_reg_n_0_[9] ;
  wire word_count0;
  wire \word_count[0]_i_1_n_0 ;
  wire \word_count[1]_i_1_n_0 ;
  wire \word_count[2]_i_1_n_0 ;
  wire \word_count[3]_i_1_n_0 ;
  wire \word_count[4]_i_1_n_0 ;
  wire \word_count[5]_i_1_n_0 ;
  wire \word_count[6]_i_1_n_0 ;
  wire \word_count[7]_i_1_n_0 ;
  wire \word_count[8]_i_3_n_0 ;
  wire \word_count[8]_i_4_n_0 ;
  wire \word_count_reg_n_0_[0] ;
  wire \word_count_reg_n_0_[1] ;
  wire \word_count_reg_n_0_[2] ;
  wire \word_count_reg_n_0_[3] ;
  wire \word_count_reg_n_0_[4] ;
  wire \word_count_reg_n_0_[5] ;
  wire \word_count_reg_n_0_[6] ;
  wire \word_count_reg_n_0_[7] ;
  wire \word_count_reg_n_0_[8] ;
  wire word_fifo_i_4_n_0;
  wire word_pack_reset;
  wire word_pack_wren;
  wire [2:0]\NLW_wait_ctr_reg[12]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_wait_ctr_reg[12]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_wait_ctr_reg[12]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_wait_ctr_reg[12]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_wait_ctr_reg[12]_i_5_O_UNCONNECTED ;
  wire [2:0]\NLW_wait_ctr_reg[4]_i_2__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_wait_ctr_reg[8]_i_2__0_CO_UNCONNECTED ;
  wire NLW_word_fifo_empty_UNCONNECTED;
  wire NLW_word_fifo_full_UNCONNECTED;
  wire [31:0]NLW_word_fifo_din_UNCONNECTED;
  wire [31:0]NLW_word_fifo_dout_UNCONNECTED;
  wire [23:0]NLW_word_packer_D_UNCONNECTED;
  wire [31:0]NLW_word_packer_din_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \FSM_onehot_state[6]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(state__0),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(\FSM_onehot_state_reg[0] ),
        .I5(\FSM_onehot_state_reg[4] ),
        .O(\FSM_onehot_state_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \FSM_onehot_state[6]_i_1__0 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(state__0),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(\FSM_onehot_state_reg[0]_0 ),
        .I5(\FSM_onehot_state_reg[4]_0 ),
        .O(\FSM_onehot_state_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \FSM_onehot_state[6]_i_1__1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(state__0),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(\FSM_onehot_state_reg[0]_1 ),
        .I5(\FSM_onehot_state_reg[4]_1 ),
        .O(\FSM_onehot_state_reg[6]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF04000000)) 
    \FSM_onehot_state[6]_i_1__2 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(state__0),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .I4(\FSM_onehot_state_reg[0]_2 ),
        .I5(\FSM_onehot_state_reg[4]_2 ),
        .O(\FSM_onehot_state_reg[6]_2 ));
  LUT5 #(
    .INIT(32'h00DFFF00)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(state__0),
        .I1(p_1_in),
        .I2(out[1]),
        .I3(out[0]),
        .I4(\FSM_sequential_state_reg[3] ),
        .O(\FSM_sequential_state[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8CCFF00)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(\FSM_sequential_state[1]_i_2__0_n_0 ),
        .I1(out[0]),
        .I2(\FSM_sequential_state[1]_i_3_n_0 ),
        .I3(state__0),
        .I4(\FSM_sequential_state_reg[3] ),
        .O(\FSM_sequential_state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA2AAA2AAA)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(out[1]),
        .I1(\line_count_reg_n_0_[10] ),
        .I2(\line_count_reg_n_0_[8] ),
        .I3(\line_count_reg_n_0_[9] ),
        .I4(\line_count_reg_n_0_[7] ),
        .I5(\line_count[10]_i_4_n_0 ),
        .O(\FSM_sequential_state[1]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(p_1_in),
        .I1(out[1]),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h4FA0FF00)) 
    \FSM_sequential_state[2]_i_1__0 
       (.I0(out[0]),
        .I1(p_1_in),
        .I2(state__0),
        .I3(out[1]),
        .I4(\FSM_sequential_state_reg[3] ),
        .O(\FSM_sequential_state[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8880888088808080)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(\word_count_reg_n_0_[8] ),
        .I1(\word_count_reg_n_0_[7] ),
        .I2(make_payload_n_4),
        .I3(\word_count_reg_n_0_[4] ),
        .I4(\word_count_reg_n_0_[2] ),
        .I5(\word_count_reg_n_0_[3] ),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'hFFB8FFFFFFB80000)) 
    \FSM_sequential_state[2]_i_4__0 
       (.I0(\wait_ctr_reg[12]_i_5_n_1 ),
        .I1(state__0),
        .I2(\wait_ctr[12]_i_3__0_n_0 ),
        .I3(out[1]),
        .I4(out[0]),
        .I5(\FSM_sequential_state[2]_i_5__0_n_0 ),
        .O(state));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \FSM_sequential_state[2]_i_5__0 
       (.I0(p_1_in),
        .I1(out[1]),
        .I2(last_hsync),
        .I3(pattern_hsync),
        .I4(state__0),
        .I5(\FSM_sequential_state[2]_i_6__0_n_0 ),
        .O(\FSM_sequential_state[2]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \FSM_sequential_state[2]_i_6__0 
       (.I0(hs_phy_rdy),
        .I1(out[1]),
        .I2(last_vsync),
        .I3(pattern_vsync),
        .O(\FSM_sequential_state[2]_i_6__0_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__0_n_0 ),
        .Q(out[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__0_n_0 ),
        .Q(state__0),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[2] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state[2]_i_1__0_n_0 ),
        .Q(out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    last_hsync_reg
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(pattern_hsync),
        .Q(last_hsync),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    last_vsync_reg
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(pattern_vsync),
        .Q(last_vsync),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FFFFA2AA0000)) 
    \line_count[0]_i_1 
       (.I0(out[1]),
        .I1(\line_count_reg_n_0_[10] ),
        .I2(\line_count[0]_i_2_n_0 ),
        .I3(\line_count_reg_n_0_[7] ),
        .I4(line_count0),
        .I5(\line_count_reg_n_0_[0] ),
        .O(\line_count[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \line_count[0]_i_2 
       (.I0(\line_count_reg_n_0_[8] ),
        .I1(\line_count_reg_n_0_[9] ),
        .O(\line_count[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \line_count[10]_i_1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(out[0]),
        .I2(state__0),
        .I3(out[1]),
        .O(\line_count[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8100)) 
    \line_count[10]_i_2 
       (.I0(state__0),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .O(line_count0));
  LUT5 #(
    .INIT(32'h2AAA6A2A)) 
    \line_count[10]_i_3 
       (.I0(\line_count_reg_n_0_[10] ),
        .I1(\line_count_reg_n_0_[8] ),
        .I2(\line_count_reg_n_0_[9] ),
        .I3(\line_count_reg_n_0_[7] ),
        .I4(\line_count[10]_i_4_n_0 ),
        .O(\line_count[10]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \line_count[10]_i_4 
       (.I0(\line_count[6]_i_2_n_0 ),
        .I1(\line_count_reg_n_0_[6] ),
        .O(\line_count[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h20FF8000)) 
    \line_count[1]_i_1 
       (.I0(out[1]),
        .I1(\line_count_reg_n_0_[0] ),
        .I2(\line_count[5]_i_2_n_0 ),
        .I3(line_count0),
        .I4(\line_count_reg_n_0_[1] ),
        .O(\line_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \line_count[2]_i_1 
       (.I0(\line_count[5]_i_2_n_0 ),
        .I1(\line_count_reg_n_0_[2] ),
        .I2(\line_count_reg_n_0_[0] ),
        .I3(\line_count_reg_n_0_[1] ),
        .O(\line_count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \line_count[3]_i_1 
       (.I0(\line_count[5]_i_2_n_0 ),
        .I1(\line_count_reg_n_0_[3] ),
        .I2(\line_count_reg_n_0_[1] ),
        .I3(\line_count_reg_n_0_[0] ),
        .I4(\line_count_reg_n_0_[2] ),
        .O(\line_count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \line_count[4]_i_1 
       (.I0(\line_count[5]_i_2_n_0 ),
        .I1(\line_count_reg_n_0_[4] ),
        .I2(\line_count_reg_n_0_[2] ),
        .I3(\line_count_reg_n_0_[0] ),
        .I4(\line_count_reg_n_0_[1] ),
        .I5(\line_count_reg_n_0_[3] ),
        .O(\line_count[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \line_count[5]_i_1 
       (.I0(\line_count[5]_i_2_n_0 ),
        .I1(\line_count_reg_n_0_[5] ),
        .I2(\line_count[5]_i_3_n_0 ),
        .O(\line_count[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7F7FFF7F)) 
    \line_count[5]_i_2 
       (.I0(\line_count_reg_n_0_[9] ),
        .I1(\line_count_reg_n_0_[8] ),
        .I2(\line_count_reg_n_0_[10] ),
        .I3(\line_count[10]_i_4_n_0 ),
        .I4(\line_count_reg_n_0_[7] ),
        .O(\line_count[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \line_count[5]_i_3 
       (.I0(\line_count_reg_n_0_[3] ),
        .I1(\line_count_reg_n_0_[1] ),
        .I2(\line_count_reg_n_0_[0] ),
        .I3(\line_count_reg_n_0_[2] ),
        .I4(\line_count_reg_n_0_[4] ),
        .O(\line_count[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF000000007FFF)) 
    \line_count[6]_i_1 
       (.I0(\line_count_reg_n_0_[7] ),
        .I1(\line_count_reg_n_0_[10] ),
        .I2(\line_count_reg_n_0_[8] ),
        .I3(\line_count_reg_n_0_[9] ),
        .I4(\line_count_reg_n_0_[6] ),
        .I5(\line_count[6]_i_2_n_0 ),
        .O(\line_count[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \line_count[6]_i_2 
       (.I0(\line_count_reg_n_0_[4] ),
        .I1(\line_count_reg_n_0_[2] ),
        .I2(\line_count_reg_n_0_[0] ),
        .I3(\line_count_reg_n_0_[1] ),
        .I4(\line_count_reg_n_0_[3] ),
        .I5(\line_count_reg_n_0_[5] ),
        .O(\line_count[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h7F00007F)) 
    \line_count[7]_i_1 
       (.I0(\line_count_reg_n_0_[10] ),
        .I1(\line_count_reg_n_0_[8] ),
        .I2(\line_count_reg_n_0_[9] ),
        .I3(\line_count_reg_n_0_[7] ),
        .I4(\line_count[10]_i_4_n_0 ),
        .O(\line_count[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h70F00F70)) 
    \line_count[8]_i_1 
       (.I0(\line_count_reg_n_0_[10] ),
        .I1(\line_count_reg_n_0_[9] ),
        .I2(\line_count_reg_n_0_[8] ),
        .I3(\line_count_reg_n_0_[7] ),
        .I4(\line_count[10]_i_4_n_0 ),
        .O(\line_count[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4CCC3C4C)) 
    \line_count[9]_i_1 
       (.I0(\line_count_reg_n_0_[10] ),
        .I1(\line_count_reg_n_0_[9] ),
        .I2(\line_count_reg_n_0_[8] ),
        .I3(\line_count_reg_n_0_[7] ),
        .I4(\line_count[10]_i_4_n_0 ),
        .O(\line_count[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \line_count_reg[0] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\line_count[0]_i_1_n_0 ),
        .Q(\line_count_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_count_reg[10] 
       (.C(hs_word_clock),
        .CE(line_count0),
        .D(\line_count[10]_i_3_n_0 ),
        .Q(\line_count_reg_n_0_[10] ),
        .R(\line_count[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \line_count_reg[1] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\line_count[1]_i_1_n_0 ),
        .Q(\line_count_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \line_count_reg[2] 
       (.C(hs_word_clock),
        .CE(line_count0),
        .D(\line_count[2]_i_1_n_0 ),
        .Q(\line_count_reg_n_0_[2] ),
        .R(\line_count[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \line_count_reg[3] 
       (.C(hs_word_clock),
        .CE(line_count0),
        .D(\line_count[3]_i_1_n_0 ),
        .Q(\line_count_reg_n_0_[3] ),
        .R(\line_count[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \line_count_reg[4] 
       (.C(hs_word_clock),
        .CE(line_count0),
        .D(\line_count[4]_i_1_n_0 ),
        .Q(\line_count_reg_n_0_[4] ),
        .R(\line_count[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \line_count_reg[5] 
       (.C(hs_word_clock),
        .CE(line_count0),
        .D(\line_count[5]_i_1_n_0 ),
        .Q(\line_count_reg_n_0_[5] ),
        .R(\line_count[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \line_count_reg[6] 
       (.C(hs_word_clock),
        .CE(line_count0),
        .D(\line_count[6]_i_1_n_0 ),
        .Q(\line_count_reg_n_0_[6] ),
        .R(\line_count[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \line_count_reg[7] 
       (.C(hs_word_clock),
        .CE(line_count0),
        .D(\line_count[7]_i_1_n_0 ),
        .Q(\line_count_reg_n_0_[7] ),
        .R(\line_count[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \line_count_reg[8] 
       (.C(hs_word_clock),
        .CE(line_count0),
        .D(\line_count[8]_i_1_n_0 ),
        .Q(\line_count_reg_n_0_[8] ),
        .R(\line_count[10]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \line_count_reg[9] 
       (.C(hs_word_clock),
        .CE(line_count0),
        .D(\line_count[9]_i_1_n_0 ),
        .Q(\line_count_reg_n_0_[9] ),
        .R(\line_count[10]_i_1_n_0 ));
  dsi_tx_prepend_dcs_cmd_15 make_payload
       (.\FSM_sequential_state_reg[2] (\FSM_sequential_state_reg[2]_0 ),
        .\FSM_sequential_state_reg[2]_0 (\FSM_sequential_state_reg[2]_1 ),
        .Q(Q),
        .hs_word_clock(hs_word_clock),
        .\lfsr_q_reg[0] (\lfsr_q_reg[0] ),
        .\lfsr_q_reg[0]_0 (\lfsr_q_reg[0]_0 ),
        .\lfsr_q_reg[12] (\lfsr_q_reg[12] ),
        .\lfsr_q_reg[15] (\lfsr_q_reg[15] ),
        .\lfsr_q_reg[1] (\lfsr_q_reg[1] ),
        .\lfsr_q_reg[7] (\lfsr_q_reg[7] ),
        .\line_count_reg[0] (\line_count_reg_n_0_[0] ),
        .\line_count_reg[10] (\line_count_reg_n_0_[10] ),
        .\line_count_reg[1] (\line_count_reg_n_0_[1] ),
        .\line_count_reg[2] (\line_count_reg_n_0_[2] ),
        .\line_count_reg[3] (\line_count_reg_n_0_[3] ),
        .\line_count_reg[4] (\line_count_reg_n_0_[4] ),
        .\line_count_reg[5] (\line_count_reg_n_0_[5] ),
        .\line_count_reg[6] (\line_count_reg_n_0_[6] ),
        .\line_count_reg[7] (\line_count_reg_n_0_[7] ),
        .\line_count_reg[8] (\line_count_reg_n_0_[8] ),
        .\line_count_reg[9] (\line_count_reg_n_0_[9] ),
        .\payload_q_reg[7]_0 (make_payload_n_4),
        .\word_count_reg[0] (\word_count_reg_n_0_[0] ),
        .\word_count_reg[1] (\word_count_reg_n_0_[1] ),
        .\word_count_reg[2] (\word_count_reg_n_0_[2] ),
        .\word_count_reg[3] (\word_count_reg_n_0_[3] ),
        .\word_count_reg[4] (\word_count_reg_n_0_[4] ),
        .\word_count_reg[5] (\word_count_reg_n_0_[5] ),
        .\word_count_reg[6] (\word_count_reg_n_0_[6] ),
        .\word_count_reg[7] (\word_count_reg_n_0_[7] ),
        .\word_count_reg[8] (\word_count_reg_n_0_[8] ));
  LUT5 #(
    .INIT(32'h01310000)) 
    \wait_ctr[0]_i_1__0 
       (.I0(\wait_ctr[12]_i_3__0_n_0 ),
        .I1(\wait_ctr_reg_n_0_[0] ),
        .I2(state__0),
        .I3(\wait_ctr_reg[12]_i_5_n_1 ),
        .I4(out[0]),
        .O(\wait_ctr[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h04C40000)) 
    \wait_ctr[10]_i_1__0 
       (.I0(\wait_ctr[12]_i_3__0_n_0 ),
        .I1(\wait_ctr_reg[12]_i_4_n_6 ),
        .I2(state__0),
        .I3(\wait_ctr_reg[12]_i_5_n_1 ),
        .I4(out[0]),
        .O(\wait_ctr[10]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h04C40000)) 
    \wait_ctr[11]_i_1__0 
       (.I0(\wait_ctr[12]_i_3__0_n_0 ),
        .I1(\wait_ctr_reg[12]_i_4_n_5 ),
        .I2(state__0),
        .I3(\wait_ctr_reg[12]_i_5_n_1 ),
        .I4(out[0]),
        .O(\wait_ctr[11]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wait_ctr[12]_i_12 
       (.I0(\wait_ctr_reg_n_0_[10] ),
        .I1(\wait_ctr_reg_n_0_[11] ),
        .O(\wait_ctr[12]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wait_ctr[12]_i_13 
       (.I0(\wait_ctr_reg_n_0_[8] ),
        .I1(\wait_ctr_reg_n_0_[9] ),
        .O(\wait_ctr[12]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \wait_ctr[12]_i_14 
       (.I0(\wait_ctr_reg_n_0_[12] ),
        .O(\wait_ctr[12]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \wait_ctr[12]_i_15 
       (.I0(\wait_ctr_reg_n_0_[10] ),
        .I1(\wait_ctr_reg_n_0_[11] ),
        .O(\wait_ctr[12]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \wait_ctr[12]_i_16 
       (.I0(\wait_ctr_reg_n_0_[8] ),
        .I1(\wait_ctr_reg_n_0_[9] ),
        .O(\wait_ctr[12]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wait_ctr[12]_i_17 
       (.I0(\wait_ctr_reg_n_0_[6] ),
        .I1(\wait_ctr_reg_n_0_[7] ),
        .O(\wait_ctr[12]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wait_ctr[12]_i_18 
       (.I0(\wait_ctr_reg_n_0_[4] ),
        .I1(\wait_ctr_reg_n_0_[5] ),
        .O(\wait_ctr[12]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \wait_ctr[12]_i_19 
       (.I0(\wait_ctr_reg_n_0_[2] ),
        .I1(\wait_ctr_reg_n_0_[3] ),
        .O(\wait_ctr[12]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h0A02)) 
    \wait_ctr[12]_i_1__0 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(state__0),
        .I2(out[1]),
        .I3(out[0]),
        .O(\wait_ctr[12]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h04C40000)) 
    \wait_ctr[12]_i_2 
       (.I0(\wait_ctr[12]_i_3__0_n_0 ),
        .I1(\wait_ctr_reg[12]_i_4_n_4 ),
        .I2(state__0),
        .I3(\wait_ctr_reg[12]_i_5_n_1 ),
        .I4(out[0]),
        .O(\wait_ctr[12]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \wait_ctr[12]_i_20 
       (.I0(\wait_ctr_reg_n_0_[6] ),
        .I1(\wait_ctr_reg_n_0_[7] ),
        .O(\wait_ctr[12]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \wait_ctr[12]_i_21 
       (.I0(\wait_ctr_reg_n_0_[4] ),
        .I1(\wait_ctr_reg_n_0_[5] ),
        .O(\wait_ctr[12]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \wait_ctr[12]_i_22 
       (.I0(\wait_ctr_reg_n_0_[2] ),
        .I1(\wait_ctr_reg_n_0_[3] ),
        .O(\wait_ctr[12]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wait_ctr[12]_i_23 
       (.I0(\wait_ctr_reg_n_0_[0] ),
        .I1(\wait_ctr_reg_n_0_[1] ),
        .O(\wait_ctr[12]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \wait_ctr[12]_i_3__0 
       (.I0(\wait_ctr_reg_n_0_[12] ),
        .I1(\wait_ctr_reg_n_0_[11] ),
        .I2(\wait_ctr_reg_n_0_[9] ),
        .I3(\wait_ctr_reg_n_0_[10] ),
        .I4(\wait_ctr[12]_i_6_n_0 ),
        .O(\wait_ctr[12]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \wait_ctr[12]_i_6 
       (.I0(\wait_ctr_reg_n_0_[6] ),
        .I1(\wait_ctr_reg_n_0_[5] ),
        .I2(\wait_ctr_reg_n_0_[8] ),
        .I3(\wait_ctr_reg_n_0_[7] ),
        .O(\wait_ctr[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h04C40000)) 
    \wait_ctr[1]_i_1__0 
       (.I0(\wait_ctr[12]_i_3__0_n_0 ),
        .I1(\wait_ctr_reg[4]_i_2__0_n_7 ),
        .I2(state__0),
        .I3(\wait_ctr_reg[12]_i_5_n_1 ),
        .I4(out[0]),
        .O(\wait_ctr[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h04C40000)) 
    \wait_ctr[2]_i_1__0 
       (.I0(\wait_ctr[12]_i_3__0_n_0 ),
        .I1(\wait_ctr_reg[4]_i_2__0_n_6 ),
        .I2(state__0),
        .I3(\wait_ctr_reg[12]_i_5_n_1 ),
        .I4(out[0]),
        .O(\wait_ctr[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h04C40000)) 
    \wait_ctr[3]_i_1__0 
       (.I0(\wait_ctr[12]_i_3__0_n_0 ),
        .I1(\wait_ctr_reg[4]_i_2__0_n_5 ),
        .I2(state__0),
        .I3(\wait_ctr_reg[12]_i_5_n_1 ),
        .I4(out[0]),
        .O(\wait_ctr[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h04C40000)) 
    \wait_ctr[4]_i_1__0 
       (.I0(\wait_ctr[12]_i_3__0_n_0 ),
        .I1(\wait_ctr_reg[4]_i_2__0_n_4 ),
        .I2(state__0),
        .I3(\wait_ctr_reg[12]_i_5_n_1 ),
        .I4(out[0]),
        .O(\wait_ctr[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h04C40000)) 
    \wait_ctr[5]_i_1__0 
       (.I0(\wait_ctr[12]_i_3__0_n_0 ),
        .I1(\wait_ctr_reg[8]_i_2__0_n_7 ),
        .I2(state__0),
        .I3(\wait_ctr_reg[12]_i_5_n_1 ),
        .I4(out[0]),
        .O(\wait_ctr[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h04C40000)) 
    \wait_ctr[6]_i_1__0 
       (.I0(\wait_ctr[12]_i_3__0_n_0 ),
        .I1(\wait_ctr_reg[8]_i_2__0_n_6 ),
        .I2(state__0),
        .I3(\wait_ctr_reg[12]_i_5_n_1 ),
        .I4(out[0]),
        .O(\wait_ctr[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h04C40000)) 
    \wait_ctr[7]_i_1__0 
       (.I0(\wait_ctr[12]_i_3__0_n_0 ),
        .I1(\wait_ctr_reg[8]_i_2__0_n_5 ),
        .I2(state__0),
        .I3(\wait_ctr_reg[12]_i_5_n_1 ),
        .I4(out[0]),
        .O(\wait_ctr[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h04C40000)) 
    \wait_ctr[8]_i_1__0 
       (.I0(\wait_ctr[12]_i_3__0_n_0 ),
        .I1(\wait_ctr_reg[8]_i_2__0_n_4 ),
        .I2(state__0),
        .I3(\wait_ctr_reg[12]_i_5_n_1 ),
        .I4(out[0]),
        .O(\wait_ctr[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h04C40000)) 
    \wait_ctr[9]_i_1__0 
       (.I0(\wait_ctr[12]_i_3__0_n_0 ),
        .I1(\wait_ctr_reg[12]_i_4_n_7 ),
        .I2(state__0),
        .I3(\wait_ctr_reg[12]_i_5_n_1 ),
        .I4(out[0]),
        .O(\wait_ctr[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_ctr_reg[0] 
       (.C(hs_word_clock),
        .CE(\wait_ctr[12]_i_1__0_n_0 ),
        .D(\wait_ctr[0]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_ctr_reg[10] 
       (.C(hs_word_clock),
        .CE(\wait_ctr[12]_i_1__0_n_0 ),
        .D(\wait_ctr[10]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_ctr_reg[11] 
       (.C(hs_word_clock),
        .CE(\wait_ctr[12]_i_1__0_n_0 ),
        .D(\wait_ctr[11]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_ctr_reg[12] 
       (.C(hs_word_clock),
        .CE(\wait_ctr[12]_i_1__0_n_0 ),
        .D(\wait_ctr[12]_i_2_n_0 ),
        .Q(\wait_ctr_reg_n_0_[12] ),
        .R(1'b0));
  CARRY4 \wait_ctr_reg[12]_i_11 
       (.CI(1'b0),
        .CO({\wait_ctr_reg[12]_i_11_n_0 ,\NLW_wait_ctr_reg[12]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({\wait_ctr[12]_i_17_n_0 ,\wait_ctr[12]_i_18_n_0 ,\wait_ctr[12]_i_19_n_0 ,\wait_ctr_reg_n_0_[1] }),
        .O(\NLW_wait_ctr_reg[12]_i_11_O_UNCONNECTED [3:0]),
        .S({\wait_ctr[12]_i_20_n_0 ,\wait_ctr[12]_i_21_n_0 ,\wait_ctr[12]_i_22_n_0 ,\wait_ctr[12]_i_23_n_0 }));
  CARRY4 \wait_ctr_reg[12]_i_4 
       (.CI(\wait_ctr_reg[8]_i_2__0_n_0 ),
        .CO(\NLW_wait_ctr_reg[12]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_ctr_reg[12]_i_4_n_4 ,\wait_ctr_reg[12]_i_4_n_5 ,\wait_ctr_reg[12]_i_4_n_6 ,\wait_ctr_reg[12]_i_4_n_7 }),
        .S({\wait_ctr_reg_n_0_[12] ,\wait_ctr_reg_n_0_[11] ,\wait_ctr_reg_n_0_[10] ,\wait_ctr_reg_n_0_[9] }));
  CARRY4 \wait_ctr_reg[12]_i_5 
       (.CI(\wait_ctr_reg[12]_i_11_n_0 ),
        .CO({\NLW_wait_ctr_reg[12]_i_5_CO_UNCONNECTED [3],\wait_ctr_reg[12]_i_5_n_1 ,\NLW_wait_ctr_reg[12]_i_5_CO_UNCONNECTED [1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,\wait_ctr_reg_n_0_[12] ,\wait_ctr[12]_i_12_n_0 ,\wait_ctr[12]_i_13_n_0 }),
        .O(\NLW_wait_ctr_reg[12]_i_5_O_UNCONNECTED [3:0]),
        .S({1'b0,\wait_ctr[12]_i_14_n_0 ,\wait_ctr[12]_i_15_n_0 ,\wait_ctr[12]_i_16_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_ctr_reg[1] 
       (.C(hs_word_clock),
        .CE(\wait_ctr[12]_i_1__0_n_0 ),
        .D(\wait_ctr[1]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_ctr_reg[2] 
       (.C(hs_word_clock),
        .CE(\wait_ctr[12]_i_1__0_n_0 ),
        .D(\wait_ctr[2]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_ctr_reg[3] 
       (.C(hs_word_clock),
        .CE(\wait_ctr[12]_i_1__0_n_0 ),
        .D(\wait_ctr[3]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_ctr_reg[4] 
       (.C(hs_word_clock),
        .CE(\wait_ctr[12]_i_1__0_n_0 ),
        .D(\wait_ctr[4]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[4] ),
        .R(1'b0));
  CARRY4 \wait_ctr_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\wait_ctr_reg[4]_i_2__0_n_0 ,\NLW_wait_ctr_reg[4]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(\wait_ctr_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_ctr_reg[4]_i_2__0_n_4 ,\wait_ctr_reg[4]_i_2__0_n_5 ,\wait_ctr_reg[4]_i_2__0_n_6 ,\wait_ctr_reg[4]_i_2__0_n_7 }),
        .S({\wait_ctr_reg_n_0_[4] ,\wait_ctr_reg_n_0_[3] ,\wait_ctr_reg_n_0_[2] ,\wait_ctr_reg_n_0_[1] }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_ctr_reg[5] 
       (.C(hs_word_clock),
        .CE(\wait_ctr[12]_i_1__0_n_0 ),
        .D(\wait_ctr[5]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_ctr_reg[6] 
       (.C(hs_word_clock),
        .CE(\wait_ctr[12]_i_1__0_n_0 ),
        .D(\wait_ctr[6]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_ctr_reg[7] 
       (.C(hs_word_clock),
        .CE(\wait_ctr[12]_i_1__0_n_0 ),
        .D(\wait_ctr[7]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_ctr_reg[8] 
       (.C(hs_word_clock),
        .CE(\wait_ctr[12]_i_1__0_n_0 ),
        .D(\wait_ctr[8]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[8] ),
        .R(1'b0));
  CARRY4 \wait_ctr_reg[8]_i_2__0 
       (.CI(\wait_ctr_reg[4]_i_2__0_n_0 ),
        .CO({\wait_ctr_reg[8]_i_2__0_n_0 ,\NLW_wait_ctr_reg[8]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_ctr_reg[8]_i_2__0_n_4 ,\wait_ctr_reg[8]_i_2__0_n_5 ,\wait_ctr_reg[8]_i_2__0_n_6 ,\wait_ctr_reg[8]_i_2__0_n_7 }),
        .S({\wait_ctr_reg_n_0_[8] ,\wait_ctr_reg_n_0_[7] ,\wait_ctr_reg_n_0_[6] ,\wait_ctr_reg_n_0_[5] }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_ctr_reg[9] 
       (.C(hs_word_clock),
        .CE(\wait_ctr[12]_i_1__0_n_0 ),
        .D(\wait_ctr[9]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \word_count[0]_i_1 
       (.I0(word_fifo_i_4_n_0),
        .I1(\word_count_reg_n_0_[0] ),
        .O(\word_count[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h28)) 
    \word_count[1]_i_1 
       (.I0(word_fifo_i_4_n_0),
        .I1(\word_count_reg_n_0_[1] ),
        .I2(\word_count_reg_n_0_[0] ),
        .O(\word_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \word_count[2]_i_1 
       (.I0(word_fifo_i_4_n_0),
        .I1(\word_count_reg_n_0_[2] ),
        .I2(\word_count_reg_n_0_[0] ),
        .I3(\word_count_reg_n_0_[1] ),
        .O(\word_count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \word_count[3]_i_1 
       (.I0(word_fifo_i_4_n_0),
        .I1(\word_count_reg_n_0_[3] ),
        .I2(\word_count_reg_n_0_[1] ),
        .I3(\word_count_reg_n_0_[0] ),
        .I4(\word_count_reg_n_0_[2] ),
        .O(\word_count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \word_count[4]_i_1 
       (.I0(word_fifo_i_4_n_0),
        .I1(\word_count_reg_n_0_[4] ),
        .I2(\word_count_reg_n_0_[2] ),
        .I3(\word_count_reg_n_0_[0] ),
        .I4(\word_count_reg_n_0_[1] ),
        .I5(\word_count_reg_n_0_[3] ),
        .O(\word_count[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \word_count[5]_i_1 
       (.I0(word_fifo_i_4_n_0),
        .I1(\word_count_reg_n_0_[5] ),
        .I2(\word_count[8]_i_4_n_0 ),
        .O(\word_count[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \word_count[6]_i_1 
       (.I0(word_fifo_i_4_n_0),
        .I1(\word_count_reg_n_0_[6] ),
        .I2(\word_count[8]_i_4_n_0 ),
        .I3(\word_count_reg_n_0_[5] ),
        .O(\word_count[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \word_count[7]_i_1 
       (.I0(word_fifo_i_4_n_0),
        .I1(\word_count_reg_n_0_[7] ),
        .I2(\word_count_reg_n_0_[6] ),
        .I3(\word_count_reg_n_0_[5] ),
        .I4(\word_count[8]_i_4_n_0 ),
        .O(\word_count[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4500)) 
    \word_count[8]_i_2 
       (.I0(out[0]),
        .I1(state__0),
        .I2(out[1]),
        .I3(\FSM_sequential_state_reg[0]_0 ),
        .O(word_count0));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \word_count[8]_i_3 
       (.I0(word_fifo_i_4_n_0),
        .I1(\word_count_reg_n_0_[8] ),
        .I2(\word_count_reg_n_0_[5] ),
        .I3(\word_count_reg_n_0_[6] ),
        .I4(\word_count_reg_n_0_[7] ),
        .I5(\word_count[8]_i_4_n_0 ),
        .O(\word_count[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \word_count[8]_i_4 
       (.I0(\word_count_reg_n_0_[3] ),
        .I1(\word_count_reg_n_0_[1] ),
        .I2(\word_count_reg_n_0_[0] ),
        .I3(\word_count_reg_n_0_[2] ),
        .I4(\word_count_reg_n_0_[4] ),
        .O(\word_count[8]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg[0] 
       (.C(hs_word_clock),
        .CE(word_count0),
        .D(\word_count[0]_i_1_n_0 ),
        .Q(\word_count_reg_n_0_[0] ),
        .R(\FSM_sequential_state_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg[1] 
       (.C(hs_word_clock),
        .CE(word_count0),
        .D(\word_count[1]_i_1_n_0 ),
        .Q(\word_count_reg_n_0_[1] ),
        .R(\FSM_sequential_state_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg[2] 
       (.C(hs_word_clock),
        .CE(word_count0),
        .D(\word_count[2]_i_1_n_0 ),
        .Q(\word_count_reg_n_0_[2] ),
        .R(\FSM_sequential_state_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg[3] 
       (.C(hs_word_clock),
        .CE(word_count0),
        .D(\word_count[3]_i_1_n_0 ),
        .Q(\word_count_reg_n_0_[3] ),
        .R(\FSM_sequential_state_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg[4] 
       (.C(hs_word_clock),
        .CE(word_count0),
        .D(\word_count[4]_i_1_n_0 ),
        .Q(\word_count_reg_n_0_[4] ),
        .R(\FSM_sequential_state_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg[5] 
       (.C(hs_word_clock),
        .CE(word_count0),
        .D(\word_count[5]_i_1_n_0 ),
        .Q(\word_count_reg_n_0_[5] ),
        .R(\FSM_sequential_state_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg[6] 
       (.C(hs_word_clock),
        .CE(word_count0),
        .D(\word_count[6]_i_1_n_0 ),
        .Q(\word_count_reg_n_0_[6] ),
        .R(\FSM_sequential_state_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg[7] 
       (.C(hs_word_clock),
        .CE(word_count0),
        .D(\word_count[7]_i_1_n_0 ),
        .Q(\word_count_reg_n_0_[7] ),
        .R(\FSM_sequential_state_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_count_reg[8] 
       (.C(hs_word_clock),
        .CE(word_count0),
        .D(\word_count[8]_i_3_n_0 ),
        .Q(\word_count_reg_n_0_[8] ),
        .R(\FSM_sequential_state_reg[0]_1 ));
  (* syn_black_box = "TRUE" *) 
  (* x_core_info = "fifo_generator_v13_1_2,Vivado 2016.3" *) 
  video_data_fifo word_fifo
       (.din(NLW_word_fifo_din_UNCONNECTED[31:0]),
        .dout(NLW_word_fifo_dout_UNCONNECTED[31:0]),
        .empty(NLW_word_fifo_empty_UNCONNECTED),
        .full(NLW_word_fifo_full_UNCONNECTED),
        .rd_clk(hs_word_clock),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(pixel_clock),
        .wr_en(output_wren_reg));
  LUT5 #(
    .INIT(32'h0800C000)) 
    word_fifo_i_3
       (.I0(word_fifo_i_4_n_0),
        .I1(\FSM_sequential_state_reg[0]_0 ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(state__0),
        .O(rd_en));
  LUT6 #(
    .INIT(64'h5555777FFFFFFFFF)) 
    word_fifo_i_4
       (.I0(\word_count_reg_n_0_[8] ),
        .I1(\word_count_reg_n_0_[4] ),
        .I2(\word_count_reg_n_0_[2] ),
        .I3(\word_count_reg_n_0_[3] ),
        .I4(make_payload_n_4),
        .I5(\word_count_reg_n_0_[7] ),
        .O(word_fifo_i_4_n_0));
  dsi_tx_rgb_to_word_16 word_packer
       (.D(NLW_word_packer_D_UNCONNECTED[23:0]),
        .din(NLW_word_packer_din_UNCONNECTED[31:0]),
        .left_video_den(left_video_den),
        .pixel_clock(pixel_clock),
        .word_pack_reset(word_pack_reset),
        .word_pack_wren(word_pack_wren));
endmodule

module dsi_tx_cmd_mode_top
   (last_hsync,
    last_vsync,
    \wait_ctr_reg[0] ,
    dphy0_lp_d1_OBUF,
    dphy0_lp_d2_OBUF,
    dphy0_lp_d3_OBUF,
    dphy1_lp_d3_OBUF,
    dphy1_lp_d2_OBUF,
    dphy1_lp_d1_OBUF,
    ls_word_ce,
    \word_count_reg[8] ,
    \dphy0_lp_d0_TRI[0] ,
    \dphy0_lp_d1_TRI[0] ,
    \dphy0_lp_d2_TRI[0] ,
    \dphy0_lp_d3_TRI[0] ,
    wr_en,
    \FSM_sequential_state_reg[2] ,
    dphy0_hs_clk,
    dphy0_lp_d0_OBUF,
    dphy0_hs_d0,
    dphy0_hs_d1,
    dphy0_hs_d2,
    dphy0_hs_d3,
    rst,
    pixel_clock,
    hs_word_clock,
    word_pack_reset,
    left_video_den,
    pattern_hsync,
    pattern_vsync,
    out,
    \FSM_onehot_state_reg[6] ,
    \FSM_onehot_state_reg[6]_0 ,
    \FSM_sequential_state_reg[2]_0 ,
    word_pack_wren,
    state,
    D,
    hs_clock_in,
    ls_2xbit_clock,
    bit_clock);
  output last_hsync;
  output last_vsync;
  output \wait_ctr_reg[0] ;
  output [1:0]dphy0_lp_d1_OBUF;
  output [1:0]dphy0_lp_d2_OBUF;
  output [1:0]dphy0_lp_d3_OBUF;
  output [0:0]dphy1_lp_d3_OBUF;
  output [0:0]dphy1_lp_d2_OBUF;
  output [0:0]dphy1_lp_d1_OBUF;
  output ls_word_ce;
  output \word_count_reg[8] ;
  output \dphy0_lp_d0_TRI[0] ;
  output \dphy0_lp_d1_TRI[0] ;
  output \dphy0_lp_d2_TRI[0] ;
  output \dphy0_lp_d3_TRI[0] ;
  output wr_en;
  output \FSM_sequential_state_reg[2] ;
  output [1:0]dphy0_hs_clk;
  output [1:0]dphy0_lp_d0_OBUF;
  output [1:0]dphy0_hs_d0;
  output [1:0]dphy0_hs_d1;
  output [1:0]dphy0_hs_d2;
  output [1:0]dphy0_hs_d3;
  input rst;
  input pixel_clock;
  input hs_word_clock;
  input word_pack_reset;
  input left_video_den;
  input pattern_hsync;
  input pattern_vsync;
  input [1:0]out;
  input [1:0]\FSM_onehot_state_reg[6] ;
  input [1:0]\FSM_onehot_state_reg[6]_0 ;
  input [1:0]\FSM_sequential_state_reg[2]_0 ;
  input word_pack_wren;
  input state;
  input [23:0]D;
  input hs_clock_in;
  input ls_2xbit_clock;
  input bit_clock;

  wire [1:0]\FSM_onehot_state_reg[6] ;
  wire [1:0]\FSM_onehot_state_reg[6]_0 ;
  wire \FSM_sequential_state_reg[2] ;
  wire [1:0]\FSM_sequential_state_reg[2]_0 ;
  wire bit_clock;
  wire \calc_payload_crc/p_0_in ;
  wire \calc_payload_crc/p_0_in43_in ;
  wire \calc_payload_crc/p_0_in68_in ;
  wire \calc_payload_crc/p_0_in8_in ;
  wire \calc_payload_crc/p_10_in ;
  wire \calc_payload_crc/p_10_in13_in ;
  wire \calc_payload_crc/p_10_in22_in ;
  wire \calc_payload_crc/p_10_in23_in ;
  wire \calc_payload_crc/p_10_in29_in ;
  wire \calc_payload_crc/p_144_in ;
  wire \calc_payload_crc/p_148_in ;
  wire \calc_payload_crc/p_18_in ;
  wire \calc_payload_crc/p_1_in ;
  wire \calc_payload_crc/p_1_in7_in ;
  wire \calc_payload_crc/p_2_in ;
  wire \calc_payload_crc/p_2_in17_in ;
  wire \calc_payload_crc/p_2_in25_in ;
  wire \calc_payload_crc/p_2_in9_in ;
  wire \calc_payload_crc/p_3_in ;
  wire \calc_payload_crc/p_44_in ;
  wire \calc_payload_crc/p_4_in ;
  wire \calc_payload_crc/p_5_in ;
  wire \calc_payload_crc/p_5_in10_in ;
  wire \calc_payload_crc/p_5_in18_in ;
  wire \calc_payload_crc/p_5_in26_in ;
  wire \calc_payload_crc/p_6_in27_in ;
  wire \calc_payload_crc/p_7_in ;
  wire \calc_payload_crc/p_7_in11_in ;
  wire \calc_payload_crc/p_7_in20_in ;
  wire \calc_payload_crc/p_7_in28_in ;
  wire [1:0]config_lp_d0;
  wire data_count;
  wire [1:0]dphy0_hs_clk;
  wire [1:0]dphy0_hs_d0;
  wire [1:0]dphy0_hs_d1;
  wire [1:0]dphy0_hs_d2;
  wire [1:0]dphy0_hs_d3;
  wire [1:0]dphy0_lp_d0_OBUF;
  wire \dphy0_lp_d0_TRI[0] ;
  wire [1:0]dphy0_lp_d1_OBUF;
  wire \dphy0_lp_d1_TRI[0] ;
  wire [1:0]dphy0_lp_d2_OBUF;
  wire \dphy0_lp_d2_TRI[0] ;
  wire [1:0]dphy0_lp_d3_OBUF;
  wire \dphy0_lp_d3_TRI[0] ;
  wire [0:0]dphy1_lp_d1_OBUF;
  wire [0:0]dphy1_lp_d2_OBUF;
  wire [0:0]dphy1_lp_d3_OBUF;
  wire [5:0]ecc;
  wire \gen_master.init_ctrl_n_0 ;
  wire \gen_master.init_ctrl_n_1 ;
  wire \gen_master.init_ctrl_n_10 ;
  wire \gen_master.init_ctrl_n_103 ;
  wire \gen_master.init_ctrl_n_104 ;
  wire \gen_master.init_ctrl_n_105 ;
  wire \gen_master.init_ctrl_n_11 ;
  wire \gen_master.init_ctrl_n_12 ;
  wire \gen_master.init_ctrl_n_122 ;
  wire \gen_master.init_ctrl_n_123 ;
  wire \gen_master.init_ctrl_n_124 ;
  wire \gen_master.init_ctrl_n_125 ;
  wire \gen_master.init_ctrl_n_126 ;
  wire \gen_master.init_ctrl_n_127 ;
  wire \gen_master.init_ctrl_n_128 ;
  wire \gen_master.init_ctrl_n_129 ;
  wire \gen_master.init_ctrl_n_13 ;
  wire \gen_master.init_ctrl_n_130 ;
  wire \gen_master.init_ctrl_n_131 ;
  wire \gen_master.init_ctrl_n_132 ;
  wire \gen_master.init_ctrl_n_133 ;
  wire \gen_master.init_ctrl_n_134 ;
  wire \gen_master.init_ctrl_n_14 ;
  wire \gen_master.init_ctrl_n_15 ;
  wire \gen_master.init_ctrl_n_16 ;
  wire \gen_master.init_ctrl_n_17 ;
  wire \gen_master.init_ctrl_n_18 ;
  wire \gen_master.init_ctrl_n_19 ;
  wire \gen_master.init_ctrl_n_2 ;
  wire \gen_master.init_ctrl_n_21 ;
  wire \gen_master.init_ctrl_n_22 ;
  wire \gen_master.init_ctrl_n_23 ;
  wire \gen_master.init_ctrl_n_24 ;
  wire \gen_master.init_ctrl_n_4 ;
  wire \gen_master.init_ctrl_n_48 ;
  wire \gen_master.init_ctrl_n_5 ;
  wire \gen_master.init_ctrl_n_51 ;
  wire \gen_master.init_ctrl_n_53 ;
  wire \gen_master.init_ctrl_n_54 ;
  wire \gen_master.init_ctrl_n_55 ;
  wire \gen_master.init_ctrl_n_56 ;
  wire \gen_master.init_ctrl_n_57 ;
  wire \gen_master.init_ctrl_n_58 ;
  wire \gen_master.init_ctrl_n_6 ;
  wire \gen_master.init_ctrl_n_61 ;
  wire \gen_master.init_ctrl_n_64 ;
  wire \gen_master.init_ctrl_n_65 ;
  wire \gen_master.init_ctrl_n_69 ;
  wire \gen_master.init_ctrl_n_7 ;
  wire \gen_master.init_ctrl_n_70 ;
  wire \gen_master.init_ctrl_n_75 ;
  wire \gen_master.init_ctrl_n_78 ;
  wire \gen_master.init_ctrl_n_79 ;
  wire \gen_master.init_ctrl_n_8 ;
  wire \gen_master.init_ctrl_n_80 ;
  wire \gen_master.init_ctrl_n_81 ;
  wire \gen_master.init_ctrl_n_82 ;
  wire \gen_master.init_ctrl_n_83 ;
  wire \gen_master.init_ctrl_n_84 ;
  wire \gen_master.init_ctrl_n_85 ;
  wire \gen_master.init_ctrl_n_86 ;
  wire \gen_master.init_ctrl_n_87 ;
  wire \gen_master.init_ctrl_n_88 ;
  wire \gen_master.init_ctrl_n_89 ;
  wire \gen_master.init_ctrl_n_9 ;
  wire \gen_master.init_ctrl_n_90 ;
  wire \gen_master.init_ctrl_n_91 ;
  wire \gen_master.init_ctrl_n_92 ;
  wire \gen_master.init_ctrl_n_93 ;
  wire \gen_master.init_ctrl_n_94 ;
  wire hs_clock_in;
  wire hs_d0_phy_n_3;
  wire hs_d0_phy_n_6;
  wire hs_d1_phy_n_6;
  wire hs_d2_phy_n_6;
  wire hs_d3_phy_n_6;
  wire [15:0]hs_data;
  wire [3:1]hs_eot;
  wire hs_packetiser_n_0;
  wire hs_packetiser_n_1;
  wire hs_packetiser_n_10;
  wire hs_packetiser_n_11;
  wire hs_packetiser_n_12;
  wire hs_packetiser_n_13;
  wire hs_packetiser_n_2;
  wire hs_packetiser_n_3;
  wire hs_packetiser_n_33;
  wire hs_packetiser_n_34;
  wire hs_packetiser_n_35;
  wire hs_packetiser_n_36;
  wire hs_packetiser_n_37;
  wire hs_packetiser_n_38;
  wire hs_packetiser_n_4;
  wire hs_packetiser_n_5;
  wire hs_packetiser_n_6;
  wire hs_packetiser_n_7;
  wire hs_packetiser_n_8;
  wire hs_packetiser_n_9;
  wire [7:4]hs_payload;
  wire hs_phy_rdy;
  wire hs_word_clock;
  wire \int_data[23]_i_8_n_0 ;
  wire last_hsync;
  wire last_vsync;
  wire left_video_den;
  wire ls_2xbit_clock;
  wire [15:0]ls_data;
  wire [3:0]ls_enable;
  wire [3:1]ls_eot;
  wire [15:0]ls_packet_hdr;
  wire [7:0]ls_packet_type;
  wire ls_packetiser_n_0;
  wire ls_packetiser_n_1;
  wire ls_packetiser_n_10;
  wire ls_packetiser_n_104;
  wire ls_packetiser_n_11;
  wire ls_packetiser_n_12;
  wire ls_packetiser_n_13;
  wire ls_packetiser_n_14;
  wire ls_packetiser_n_15;
  wire ls_packetiser_n_16;
  wire ls_packetiser_n_17;
  wire ls_packetiser_n_18;
  wire ls_packetiser_n_19;
  wire ls_packetiser_n_2;
  wire ls_packetiser_n_20;
  wire ls_packetiser_n_21;
  wire ls_packetiser_n_22;
  wire ls_packetiser_n_23;
  wire ls_packetiser_n_24;
  wire ls_packetiser_n_25;
  wire ls_packetiser_n_26;
  wire ls_packetiser_n_29;
  wire ls_packetiser_n_30;
  wire ls_packetiser_n_31;
  wire ls_packetiser_n_4;
  wire ls_packetiser_n_47;
  wire ls_packetiser_n_48;
  wire ls_packetiser_n_49;
  wire ls_packetiser_n_50;
  wire ls_packetiser_n_51;
  wire ls_packetiser_n_52;
  wire ls_packetiser_n_53;
  wire ls_packetiser_n_54;
  wire ls_packetiser_n_55;
  wire ls_packetiser_n_56;
  wire ls_packetiser_n_57;
  wire ls_packetiser_n_58;
  wire ls_packetiser_n_59;
  wire ls_packetiser_n_61;
  wire ls_packetiser_n_62;
  wire ls_packetiser_n_63;
  wire ls_packetiser_n_64;
  wire ls_packetiser_n_65;
  wire ls_packetiser_n_66;
  wire ls_packetiser_n_67;
  wire ls_packetiser_n_68;
  wire ls_packetiser_n_69;
  wire ls_packetiser_n_70;
  wire ls_packetiser_n_71;
  wire ls_packetiser_n_72;
  wire ls_packetiser_n_73;
  wire ls_packetiser_n_74;
  wire ls_packetiser_n_75;
  wire ls_packetiser_n_77;
  wire ls_packetiser_n_78;
  wire ls_packetiser_n_79;
  wire ls_packetiser_n_80;
  wire ls_packetiser_n_81;
  wire ls_packetiser_n_97;
  wire ls_sot;
  wire ls_word_ce;
  wire [1:0]out;
  wire p_0_in;
  wire p_0_in0;
  wire p_0_in_3;
  wire p_0_in_5;
  wire p_0_in_7;
  wire pattern_hsync;
  wire pattern_vsync;
  wire pixel_clock;
  wire [15:1]plusOp;
  wire rst;
  wire serdes_rst_pre;
  wire serdes_rst_pre_2;
  wire serdes_rst_pre_4;
  wire serdes_rst_pre_6;
  wire state;
  wire state_0;
  wire state_8;
  wire video_cmd_ctrl_n_10;
  wire video_cmd_ctrl_n_11;
  wire video_cmd_ctrl_n_12;
  wire video_cmd_ctrl_n_13;
  wire video_cmd_ctrl_n_14;
  wire video_cmd_ctrl_n_15;
  wire video_cmd_ctrl_n_16;
  wire video_cmd_ctrl_n_3;
  wire video_cmd_ctrl_n_4;
  wire video_cmd_ctrl_n_5;
  wire video_cmd_ctrl_n_8;
  wire video_cmd_ctrl_n_9;
  wire \wait_ctr_reg[0] ;
  wire \word_count_reg[8] ;
  wire word_pack_reset;
  wire word_pack_wren;
  wire word_pack_wren_9;
  wire wordce_div_n_0;
  wire wordce_div_n_2;
  wire wr_en;
  wire wr_en_1;
  wire [23:0]NLW_video_cmd_ctrl_D_UNCONNECTED;

  lcd_init_cmd_ctrl \gen_master.init_ctrl 
       (.D({p_0_in0,\gen_master.init_ctrl_n_4 ,\gen_master.init_ctrl_n_5 ,\gen_master.init_ctrl_n_6 ,\gen_master.init_ctrl_n_7 ,\gen_master.init_ctrl_n_8 ,\gen_master.init_ctrl_n_9 ,\gen_master.init_ctrl_n_10 ,\gen_master.init_ctrl_n_11 ,\gen_master.init_ctrl_n_12 ,\gen_master.init_ctrl_n_13 ,\gen_master.init_ctrl_n_14 ,\gen_master.init_ctrl_n_15 ,\gen_master.init_ctrl_n_16 ,\gen_master.init_ctrl_n_17 ,\gen_master.init_ctrl_n_18 }),
        .DI(ls_packetiser_n_71),
        .E(ls_word_ce),
        .\FSM_onehot_state_reg[6] ({p_0_in_3,serdes_rst_pre_2}),
        .\FSM_onehot_state_reg[6]_0 ({p_0_in_5,serdes_rst_pre_4}),
        .\FSM_onehot_state_reg[6]_1 ({p_0_in_7,serdes_rst_pre_6}),
        .\FSM_onehot_state_reg[6]_2 (out),
        .\FSM_onehot_state_reg[6]_3 (\FSM_onehot_state_reg[6] ),
        .\FSM_onehot_state_reg[6]_4 (\FSM_onehot_state_reg[6]_0 ),
        .\FSM_sequential_state_reg[0]_0 (\gen_master.init_ctrl_n_53 ),
        .\FSM_sequential_state_reg[0]_1 (\gen_master.init_ctrl_n_54 ),
        .\FSM_sequential_state_reg[0]_2 (\gen_master.init_ctrl_n_134 ),
        .\FSM_sequential_state_reg[1]_0 (\gen_master.init_ctrl_n_103 ),
        .\FSM_sequential_state_reg[1]_1 (ls_packetiser_n_30),
        .\FSM_sequential_state_reg[1]_2 (\int_data[23]_i_8_n_0 ),
        .\FSM_sequential_state_reg[1]_3 (ls_packetiser_n_29),
        .\FSM_sequential_state_reg[2]_0 (\FSM_sequential_state_reg[2] ),
        .\FSM_sequential_state_reg[2]_1 (\gen_master.init_ctrl_n_51 ),
        .\FSM_sequential_state_reg[2]_2 (\FSM_sequential_state_reg[2]_0 ),
        .\FSM_sequential_state_reg[2]_3 ({video_cmd_ctrl_n_3,video_cmd_ctrl_n_4}),
        .\FSM_sequential_state_reg[2]_4 (ls_packetiser_n_48),
        .O({\gen_master.init_ctrl_n_55 ,\gen_master.init_ctrl_n_56 }),
        .Q({\calc_payload_crc/p_5_in26_in ,\calc_payload_crc/p_5_in18_in ,\calc_payload_crc/p_5_in10_in ,\calc_payload_crc/p_5_in ,\calc_payload_crc/p_4_in ,\calc_payload_crc/p_3_in ,\calc_payload_crc/p_2_in25_in ,\calc_payload_crc/p_2_in17_in ,\calc_payload_crc/p_2_in9_in ,\calc_payload_crc/p_2_in ,\calc_payload_crc/p_0_in8_in ,\calc_payload_crc/p_0_in ,\calc_payload_crc/p_1_in7_in ,\calc_payload_crc/p_0_in43_in ,\calc_payload_crc/p_0_in68_in ,ls_packetiser_n_47}),
        .\count_reg[5] (wordce_div_n_0),
        .\cs_bytes_sent_reg[0] (ls_packetiser_n_26),
        .\cs_bytes_sent_reg[1] (ls_packetiser_n_72),
        .\cs_bytes_sent_reg[1]_0 (ls_packetiser_n_25),
        .\data_count_reg[0] (\gen_master.init_ctrl_n_78 ),
        .\data_count_reg[0]_0 (ls_packetiser_n_104),
        .\data_count_reg[10] (\gen_master.init_ctrl_n_88 ),
        .\data_count_reg[10]_0 (ls_packetiser_n_19),
        .\data_count_reg[11] (\gen_master.init_ctrl_n_89 ),
        .\data_count_reg[11]_0 (ls_packetiser_n_20),
        .\data_count_reg[12] (\gen_master.init_ctrl_n_90 ),
        .\data_count_reg[12]_0 (ls_packetiser_n_21),
        .\data_count_reg[13] (\gen_master.init_ctrl_n_91 ),
        .\data_count_reg[13]_0 (ls_packetiser_n_22),
        .\data_count_reg[14] (\gen_master.init_ctrl_n_92 ),
        .\data_count_reg[14]_0 (ls_packetiser_n_23),
        .\data_count_reg[15] (\gen_master.init_ctrl_n_93 ),
        .\data_count_reg[15]_0 (ls_packetiser_n_24),
        .\data_count_reg[1] (\gen_master.init_ctrl_n_79 ),
        .\data_count_reg[1]_0 (ls_packetiser_n_11),
        .\data_count_reg[2] (\gen_master.init_ctrl_n_80 ),
        .\data_count_reg[3] (\gen_master.init_ctrl_n_81 ),
        .\data_count_reg[3]_0 (ls_packetiser_n_12),
        .\data_count_reg[4] (\gen_master.init_ctrl_n_82 ),
        .\data_count_reg[4]_0 (ls_packetiser_n_13),
        .\data_count_reg[5] (\gen_master.init_ctrl_n_83 ),
        .\data_count_reg[5]_0 (ls_packetiser_n_14),
        .\data_count_reg[6] (\gen_master.init_ctrl_n_84 ),
        .\data_count_reg[6]_0 (ls_packetiser_n_15),
        .\data_count_reg[7] (\gen_master.init_ctrl_n_85 ),
        .\data_count_reg[7]_0 (ls_packetiser_n_16),
        .\data_count_reg[8] (\gen_master.init_ctrl_n_86 ),
        .\data_count_reg[8]_0 (ls_packetiser_n_17),
        .\data_count_reg[9] (\gen_master.init_ctrl_n_87 ),
        .\data_count_reg[9]_0 (ls_packetiser_n_18),
        .dphy0_lp_d1_OBUF(dphy0_lp_d1_OBUF[1]),
        .dphy0_lp_d2_OBUF(dphy0_lp_d2_OBUF[1]),
        .dphy0_lp_d3_OBUF(dphy0_lp_d3_OBUF[1]),
        .dphy1_lp_d1_OBUF(dphy1_lp_d1_OBUF),
        .dphy1_lp_d2_OBUF(dphy1_lp_d2_OBUF),
        .dphy1_lp_d3_OBUF(dphy1_lp_d3_OBUF),
        .ecc(ecc),
        .\eot_done_reg[3] (\gen_master.init_ctrl_n_94 ),
        .\int_data_reg[15] (ls_data),
        .\int_data_reg[16] (\gen_master.init_ctrl_n_104 ),
        .\int_data_reg[17] (\gen_master.init_ctrl_n_122 ),
        .\int_data_reg[18] (\gen_master.init_ctrl_n_124 ),
        .\int_data_reg[19] (\gen_master.init_ctrl_n_58 ),
        .\int_data_reg[19]_0 (\gen_master.init_ctrl_n_126 ),
        .\int_data_reg[20] (\gen_master.init_ctrl_n_128 ),
        .\int_data_reg[21] (\gen_master.init_ctrl_n_130 ),
        .\int_data_reg[22] (\gen_master.init_ctrl_n_132 ),
        .\int_data_reg[23] (\gen_master.init_ctrl_n_75 ),
        .\int_data_reg[23]_0 (\gen_master.init_ctrl_n_133 ),
        .\int_data_reg[24] (\gen_master.init_ctrl_n_2 ),
        .\int_data_reg[24]_0 (\gen_master.init_ctrl_n_105 ),
        .\int_data_reg[25] (\gen_master.init_ctrl_n_123 ),
        .\int_data_reg[26] (\gen_master.init_ctrl_n_125 ),
        .\int_data_reg[27] (\gen_master.init_ctrl_n_127 ),
        .\int_data_reg[28] (\gen_master.init_ctrl_n_129 ),
        .\int_data_reg[29] (\gen_master.init_ctrl_n_131 ),
        .\int_data_reg[30] (\gen_master.init_ctrl_n_0 ),
        .\int_data_reg[30]_0 (\gen_master.init_ctrl_n_1 ),
        .\int_data_reg[31] (\gen_master.init_ctrl_n_19 ),
        .\int_eot_reg[3] (\gen_master.init_ctrl_n_57 ),
        .\lfsr_q_reg[0] (ls_packetiser_n_59),
        .\lfsr_q_reg[0]_0 (ls_packetiser_n_70),
        .\lfsr_q_reg[12] (\gen_master.init_ctrl_n_69 ),
        .\lfsr_q_reg[12]_0 (\gen_master.init_ctrl_n_70 ),
        .\lfsr_q_reg[12]_1 (ls_packetiser_n_53),
        .\lfsr_q_reg[12]_2 (ls_packetiser_n_52),
        .\lfsr_q_reg[12]_3 (ls_packetiser_n_77),
        .\lfsr_q_reg[13] (ls_packetiser_n_79),
        .\lfsr_q_reg[13]_0 (ls_packetiser_n_75),
        .\lfsr_q_reg[13]_1 (ls_packetiser_n_73),
        .\lfsr_q_reg[14] (ls_packetiser_n_80),
        .\lfsr_q_reg[14]_0 (ls_packetiser_n_49),
        .\lfsr_q_reg[14]_1 (ls_packetiser_n_61),
        .\lfsr_q_reg[14]_2 (ls_packetiser_n_57),
        .\lfsr_q_reg[15] (\gen_master.init_ctrl_n_61 ),
        .\lfsr_q_reg[15]_0 (ls_packetiser_n_55),
        .\lfsr_q_reg[15]_1 (ls_packetiser_n_65),
        .\lfsr_q_reg[1] (ls_packetiser_n_74),
        .\lfsr_q_reg[2] (ls_packetiser_n_50),
        .\lfsr_q_reg[2]_0 (ls_packetiser_n_51),
        .\lfsr_q_reg[2]_1 (ls_packetiser_n_64),
        .\lfsr_q_reg[3] (ls_packetiser_n_54),
        .\lfsr_q_reg[3]_0 (ls_packetiser_n_58),
        .\lfsr_q_reg[4] (ls_packetiser_n_56),
        .\lfsr_q_reg[4]_0 (ls_packetiser_n_63),
        .\lfsr_q_reg[5] (\gen_master.init_ctrl_n_65 ),
        .\lfsr_q_reg[5]_0 (ls_packetiser_n_69),
        .\lfsr_q_reg[5]_1 (ls_packetiser_n_81),
        .\lfsr_q_reg[5]_2 (ls_packetiser_n_62),
        .\lfsr_q_reg[6] (ls_packetiser_n_68),
        .\lfsr_q_reg[7] (ls_packetiser_n_67),
        .\lfsr_q_reg[7]_0 (ls_packetiser_n_78),
        .\lfsr_q_reg[8] (\gen_master.init_ctrl_n_64 ),
        .\lfsr_q_reg[8]_0 (ls_packetiser_n_31),
        .\lfsr_q_reg[8]_1 (ls_packetiser_n_66),
        .ls_2xbit_clock(ls_2xbit_clock),
        .ls_packet_hdr(ls_packet_hdr),
        .ls_packet_type(ls_packet_type),
        .out({ls_packetiser_n_0,ls_packetiser_n_1,ls_packetiser_n_2}),
        .p_10_in(\calc_payload_crc/p_10_in ),
        .p_10_in13_in(\calc_payload_crc/p_10_in13_in ),
        .p_10_in22_in(\calc_payload_crc/p_10_in22_in ),
        .p_10_in23_in(\calc_payload_crc/p_10_in23_in ),
        .p_10_in29_in(\calc_payload_crc/p_10_in29_in ),
        .p_144_in(\calc_payload_crc/p_144_in ),
        .p_148_in(\calc_payload_crc/p_148_in ),
        .p_18_in(\calc_payload_crc/p_18_in ),
        .p_1_in(\calc_payload_crc/p_1_in ),
        .p_44_in(\calc_payload_crc/p_44_in ),
        .p_6_in27_in(\calc_payload_crc/p_6_in27_in ),
        .p_7_in(\calc_payload_crc/p_7_in ),
        .p_7_in11_in(\calc_payload_crc/p_7_in11_in ),
        .p_7_in20_in(\calc_payload_crc/p_7_in20_in ),
        .p_7_in28_in(\calc_payload_crc/p_7_in28_in ),
        .plusOp(plusOp),
        .state(state),
        .state_0(state_0),
        .state_1(state_8),
        .\wait_ctr_reg[0] (\wait_ctr_reg[0] ),
        .\word_count_reg[0] (\gen_master.init_ctrl_n_48 ),
        .\word_count_reg[8] (\word_count_reg[8] ),
        .word_fifo(wr_en_1),
        .word_pack_wren(word_pack_wren),
        .word_pack_wren_2(word_pack_wren_9),
        .\words_sent_reg[0]_0 ({\gen_master.init_ctrl_n_21 ,\gen_master.init_ctrl_n_22 ,\gen_master.init_ctrl_n_23 ,\gen_master.init_ctrl_n_24 }),
        .wr_en(wr_en));
  dsi_tx_hs_tx_phy_5 hs_d0_phy
       (.D(hs_data[7:0]),
        .\FSM_onehot_state_reg[6]_0 (hs_d0_phy_n_6),
        .\FSM_sequential_state_reg[0] (\wait_ctr_reg[0] ),
        .\FSM_sequential_state_reg[0]_0 (video_cmd_ctrl_n_13),
        .\FSM_sequential_state_reg[1] (hs_packetiser_n_12),
        .bit_clock(bit_clock),
        .dphy0_hs_d0(dphy0_hs_d0),
        .\dphy0_lp_d0_TRI[0] (\dphy0_lp_d0_TRI[0] ),
        .hs_phy_rdy(hs_phy_rdy),
        .hs_word_clock(hs_word_clock),
        .out({p_0_in,hs_d0_phy_n_3,serdes_rst_pre}));
  dsi_tx_hs_tx_phy_6 hs_d1_phy
       (.D(hs_data[15:8]),
        .\FSM_onehot_state_reg[6]_0 (hs_d1_phy_n_6),
        .\FSM_sequential_state_reg[0] (\wait_ctr_reg[0] ),
        .\FSM_sequential_state_reg[0]_0 (video_cmd_ctrl_n_14),
        .bit_clock(bit_clock),
        .dphy0_hs_d1(dphy0_hs_d1),
        .dphy0_lp_d1_OBUF(dphy0_lp_d1_OBUF[0]),
        .\dphy0_lp_d1_TRI[0] (\dphy0_lp_d1_TRI[0] ),
        .hs_eot(hs_eot[1]),
        .hs_word_clock(hs_word_clock),
        .out({p_0_in_3,serdes_rst_pre_2}));
  dsi_tx_hs_tx_phy_7 hs_d2_phy
       (.\FSM_onehot_state_reg[6]_0 (hs_d2_phy_n_6),
        .\FSM_sequential_state_reg[0] (\wait_ctr_reg[0] ),
        .\FSM_sequential_state_reg[0]_0 (video_cmd_ctrl_n_15),
        .\FSM_sequential_state_reg[0]_1 (hs_packetiser_n_9),
        .\FSM_sequential_state_reg[0]_2 (hs_packetiser_n_5),
        .\FSM_sequential_state_reg[0]_3 (hs_packetiser_n_0),
        .\FSM_sequential_state_reg[0]_4 (hs_packetiser_n_6),
        .\FSM_sequential_state_reg[0]_5 (hs_packetiser_n_7),
        .\FSM_sequential_state_reg[0]_6 (hs_packetiser_n_35),
        .\FSM_sequential_state_reg[0]_7 (hs_packetiser_n_36),
        .\FSM_sequential_state_reg[0]_8 (hs_packetiser_n_3),
        .\FSM_sequential_state_reg[2] (hs_packetiser_n_13),
        .bit_clock(bit_clock),
        .dphy0_hs_d2(dphy0_hs_d2),
        .dphy0_lp_d2_OBUF(dphy0_lp_d2_OBUF[0]),
        .\dphy0_lp_d2_TRI[0] (\dphy0_lp_d2_TRI[0] ),
        .hs_eot(hs_eot[2]),
        .hs_word_clock(hs_word_clock),
        .out({p_0_in_5,serdes_rst_pre_4}));
  dsi_tx_hs_tx_phy_8 hs_d3_phy
       (.\FSM_onehot_state_reg[6]_0 (hs_d3_phy_n_6),
        .\FSM_sequential_state_reg[0] (\wait_ctr_reg[0] ),
        .\FSM_sequential_state_reg[0]_0 (video_cmd_ctrl_n_16),
        .\FSM_sequential_state_reg[2] (hs_packetiser_n_13),
        .bit_clock(bit_clock),
        .\data_count_reg[0] (hs_packetiser_n_8),
        .\data_count_reg[0]_0 (hs_packetiser_n_4),
        .\data_count_reg[0]_1 (hs_packetiser_n_33),
        .\data_count_reg[0]_2 (hs_packetiser_n_37),
        .\data_count_reg[0]_3 (hs_packetiser_n_38),
        .\data_count_reg[0]_4 (hs_packetiser_n_34),
        .\data_count_reg[0]_5 (hs_packetiser_n_1),
        .\data_count_reg[0]_6 (hs_packetiser_n_2),
        .dphy0_hs_d3(dphy0_hs_d3),
        .dphy0_lp_d3_OBUF(dphy0_lp_d3_OBUF[0]),
        .\dphy0_lp_d3_TRI[0] (\dphy0_lp_d3_TRI[0] ),
        .hs_eot(hs_eot[3]),
        .hs_word_clock(hs_word_clock),
        .out({p_0_in_7,serdes_rst_pre_6}));
  dsi_tx_clock_phy_9 hs_lp_clock_phy
       (.dphy0_hs_clk(dphy0_hs_clk),
        .hs_clock_in(hs_clock_in));
  dsi_tx_packetiser_10 hs_packetiser
       (.Q({hs_payload[7],hs_payload[4]}),
        .hs_data(hs_data),
        .hs_eot(hs_eot),
        .hs_phy_rdy(hs_phy_rdy),
        .hs_word_clock(hs_word_clock),
        .\int_data_reg[0] (hs_packetiser_n_2),
        .\int_data_reg[0]_0 (hs_packetiser_n_3),
        .\int_data_reg[0]_1 (hs_packetiser_n_13),
        .\int_data_reg[1] (hs_packetiser_n_1),
        .\int_data_reg[1]_0 (hs_packetiser_n_36),
        .\int_data_reg[2] (hs_packetiser_n_34),
        .\int_data_reg[2]_0 (hs_packetiser_n_35),
        .\int_data_reg[3] (hs_packetiser_n_7),
        .\int_data_reg[3]_0 (hs_packetiser_n_38),
        .\int_data_reg[4] (hs_packetiser_n_6),
        .\int_data_reg[4]_0 (hs_packetiser_n_37),
        .\int_data_reg[5] (hs_packetiser_n_0),
        .\int_data_reg[5]_0 (hs_packetiser_n_33),
        .\int_data_reg[6] (hs_packetiser_n_4),
        .\int_data_reg[6]_0 (hs_packetiser_n_5),
        .\int_data_reg[7] (hs_packetiser_n_8),
        .\int_data_reg[7]_0 (hs_packetiser_n_9),
        .int_eot_reg(hs_packetiser_n_12),
        .\lfsr_q_reg[14] (hs_packetiser_n_10),
        .\lfsr_q_reg[3] (hs_packetiser_n_11),
        .\payload_q_reg[4] (video_cmd_ctrl_n_12),
        .\payload_q_reg[4]_0 (video_cmd_ctrl_n_8),
        .\payload_q_reg[7] (video_cmd_ctrl_n_11),
        .\payload_q_reg[7]_0 (video_cmd_ctrl_n_10),
        .\payload_q_reg[7]_1 (video_cmd_ctrl_n_9),
        .\payload_q_reg[7]_2 (video_cmd_ctrl_n_5));
  LUT4 #(
    .INIT(16'h0C08)) 
    \int_data[23]_i_8 
       (.I0(\gen_master.init_ctrl_n_23 ),
        .I1(\gen_master.init_ctrl_n_22 ),
        .I2(\gen_master.init_ctrl_n_21 ),
        .I3(\gen_master.init_ctrl_n_24 ),
        .O(\int_data[23]_i_8_n_0 ));
  dsi_tx_lpdt_tx_11 lpdt_d0_phy
       (.D({ls_eot,ls_packetiser_n_10}),
        .E(ls_word_ce),
        .\FSM_sequential_state_reg[0] (\gen_master.init_ctrl_n_19 ),
        .\FSM_sequential_state_reg[0]_0 (\gen_master.init_ctrl_n_0 ),
        .\FSM_sequential_state_reg[0]_1 (\gen_master.init_ctrl_n_131 ),
        .\FSM_sequential_state_reg[0]_2 (\gen_master.init_ctrl_n_129 ),
        .\FSM_sequential_state_reg[0]_3 (\gen_master.init_ctrl_n_127 ),
        .\FSM_sequential_state_reg[0]_4 (\gen_master.init_ctrl_n_125 ),
        .\FSM_sequential_state_reg[0]_5 (\gen_master.init_ctrl_n_123 ),
        .\FSM_sequential_state_reg[0]_6 (\gen_master.init_ctrl_n_105 ),
        .\FSM_sequential_state_reg[1] (ls_packetiser_n_97),
        .\FSM_sequential_state_reg[2] ({ls_enable[3],ls_packetiser_n_4,ls_enable[1:0]}),
        .config_lp_d0(config_lp_d0),
        .\cur_cmd_reg[24] (\gen_master.init_ctrl_n_104 ),
        .\cur_cmd_reg[25] (\gen_master.init_ctrl_n_122 ),
        .\cur_cmd_reg[26] (\gen_master.init_ctrl_n_124 ),
        .\cur_cmd_reg[27] (\gen_master.init_ctrl_n_126 ),
        .\cur_cmd_reg[28] (\gen_master.init_ctrl_n_128 ),
        .\cur_cmd_reg[29] (\gen_master.init_ctrl_n_130 ),
        .\cur_cmd_reg[30] (\gen_master.init_ctrl_n_132 ),
        .\cur_cmd_reg[31] (\gen_master.init_ctrl_n_133 ),
        .lpdt_data(ls_data),
        .lpdt_sot(ls_sot),
        .ls_2xbit_clock(ls_2xbit_clock));
  dsi_tx_lp_lane_ctrl_12 ls_d0_sw
       (.\FSM_sequential_state_reg[0] (\wait_ctr_reg[0] ),
        .config_lp_d0(config_lp_d0),
        .dphy0_lp_d0_OBUF(dphy0_lp_d0_OBUF),
        .out({p_0_in,hs_d0_phy_n_3,serdes_rst_pre}));
  dsi_tx_packetiser_13 ls_packetiser
       (.D({ls_eot,ls_packetiser_n_10}),
        .DI(ls_packetiser_n_71),
        .E(ls_word_ce),
        .\FSM_sequential_state_reg[0]_0 (ls_packetiser_n_30),
        .\FSM_sequential_state_reg[0]_1 (\gen_master.init_ctrl_n_134 ),
        .\FSM_sequential_state_reg[0]_2 (\gen_master.init_ctrl_n_53 ),
        .\FSM_sequential_state_reg[1]_0 (\gen_master.init_ctrl_n_23 ),
        .\FSM_sequential_state_reg[1]_1 (\gen_master.init_ctrl_n_70 ),
        .\FSM_sequential_state_reg[2]_0 (\gen_master.init_ctrl_n_61 ),
        .\FSM_sequential_state_reg[2]_1 (\gen_master.init_ctrl_n_64 ),
        .\FSM_sequential_state_reg[2]_2 (\gen_master.init_ctrl_n_65 ),
        .O({\gen_master.init_ctrl_n_55 ,\gen_master.init_ctrl_n_56 }),
        .Q({\calc_payload_crc/p_5_in26_in ,\calc_payload_crc/p_5_in18_in ,\calc_payload_crc/p_5_in10_in ,\calc_payload_crc/p_5_in ,\calc_payload_crc/p_4_in ,\calc_payload_crc/p_3_in ,\calc_payload_crc/p_2_in25_in ,\calc_payload_crc/p_2_in17_in ,\calc_payload_crc/p_2_in9_in ,\calc_payload_crc/p_2_in ,\calc_payload_crc/p_0_in8_in ,\calc_payload_crc/p_0_in ,\calc_payload_crc/p_1_in7_in ,\calc_payload_crc/p_0_in43_in ,\calc_payload_crc/p_0_in68_in ,ls_packetiser_n_47}),
        .\count_reg[5] (wordce_div_n_2),
        .\cur_cmd_reg[0] (\gen_master.init_ctrl_n_103 ),
        .\cur_cmd_reg[17] (\gen_master.init_ctrl_n_79 ),
        .\cur_cmd_reg[18] (\gen_master.init_ctrl_n_80 ),
        .\cur_cmd_reg[19] (\gen_master.init_ctrl_n_2 ),
        .\cur_cmd_reg[19]_0 (\gen_master.init_ctrl_n_54 ),
        .\cur_cmd_reg[19]_1 (\gen_master.init_ctrl_n_1 ),
        .\cur_cmd_reg[19]_2 (\gen_master.init_ctrl_n_94 ),
        .\cur_cmd_reg[19]_3 (\gen_master.init_ctrl_n_58 ),
        .\cur_cmd_reg[19]_4 (\gen_master.init_ctrl_n_81 ),
        .\cur_cmd_reg[19]_5 (\gen_master.init_ctrl_n_57 ),
        .\cur_cmd_reg[20] (\gen_master.init_ctrl_n_82 ),
        .\cur_cmd_reg[21] (\gen_master.init_ctrl_n_83 ),
        .\cur_cmd_reg[22] (\gen_master.init_ctrl_n_84 ),
        .\cur_cmd_reg[23] (\gen_master.init_ctrl_n_85 ),
        .\cur_cmd_reg[24] (\gen_master.init_ctrl_n_86 ),
        .\cur_cmd_reg[25] (\gen_master.init_ctrl_n_87 ),
        .\cur_cmd_reg[26] (\gen_master.init_ctrl_n_88 ),
        .\cur_cmd_reg[27] (\gen_master.init_ctrl_n_89 ),
        .\cur_cmd_reg[28] (\gen_master.init_ctrl_n_90 ),
        .\cur_cmd_reg[29] (\gen_master.init_ctrl_n_91 ),
        .\cur_cmd_reg[30] (\gen_master.init_ctrl_n_92 ),
        .\cur_cmd_reg[31] (\gen_master.init_ctrl_n_93 ),
        .data_count(data_count),
        .\data_count_reg[0]_0 (ls_packetiser_n_104),
        .\data_count_reg[0]_1 (\gen_master.init_ctrl_n_78 ),
        .\data_count_reg[12]_0 (ls_packetiser_n_18),
        .\data_count_reg[12]_1 (ls_packetiser_n_19),
        .\data_count_reg[12]_2 (ls_packetiser_n_20),
        .\data_count_reg[12]_3 (ls_packetiser_n_21),
        .\data_count_reg[15]_0 (ls_packetiser_n_22),
        .\data_count_reg[15]_1 (ls_packetiser_n_23),
        .\data_count_reg[15]_2 (ls_packetiser_n_24),
        .\data_count_reg[4]_0 (ls_packetiser_n_11),
        .\data_count_reg[4]_1 (ls_packetiser_n_12),
        .\data_count_reg[4]_2 (ls_packetiser_n_13),
        .\data_count_reg[8]_0 (ls_packetiser_n_14),
        .\data_count_reg[8]_1 (ls_packetiser_n_15),
        .\data_count_reg[8]_2 (ls_packetiser_n_16),
        .\data_count_reg[8]_3 (ls_packetiser_n_17),
        .ecc(ecc),
        .\int_data_reg[0] (ls_packetiser_n_72),
        .\int_data_reg[10] (ls_packetiser_n_62),
        .\int_data_reg[21] (ls_packetiser_n_50),
        .\int_data_reg[23] (ls_packetiser_n_57),
        .\int_data_reg[31] (ls_packetiser_n_59),
        .\int_data_reg[31]_0 (ls_packetiser_n_97),
        .\int_data_reg[3] (ls_packetiser_n_78),
        .\int_enable_reg[1] (ls_packetiser_n_25),
        .\int_enable_reg[1]_0 (ls_packetiser_n_26),
        .\int_enable_reg[3] ({ls_enable[3],ls_packetiser_n_4,ls_enable[1:0]}),
        .\lfsr_q_reg[0] (ls_packetiser_n_70),
        .\lfsr_q_reg[10] (ls_packetiser_n_51),
        .\lfsr_q_reg[11] (ls_packetiser_n_49),
        .\lfsr_q_reg[12] (ls_packetiser_n_31),
        .\lfsr_q_reg[12]_0 (ls_packetiser_n_56),
        .\lfsr_q_reg[12]_1 (ls_packetiser_n_64),
        .\lfsr_q_reg[13] (ls_packetiser_n_79),
        .\lfsr_q_reg[14] (ls_packetiser_n_80),
        .\lfsr_q_reg[15] (ls_packetiser_n_65),
        .\lfsr_q_reg[15]_0 (ls_packetiser_n_81),
        .\lfsr_q_reg[1] (ls_packetiser_n_74),
        .\lfsr_q_reg[3] (ls_packetiser_n_48),
        .\lfsr_q_reg[3]_0 (ls_packetiser_n_54),
        .\lfsr_q_reg[3]_1 (ls_packetiser_n_55),
        .\lfsr_q_reg[4] (ls_packetiser_n_53),
        .\lfsr_q_reg[5] (ls_packetiser_n_63),
        .\lfsr_q_reg[5]_0 (ls_packetiser_n_69),
        .\lfsr_q_reg[5]_1 (ls_packetiser_n_73),
        .\lfsr_q_reg[6] (ls_packetiser_n_68),
        .\lfsr_q_reg[6]_0 (ls_packetiser_n_75),
        .\lfsr_q_reg[6]_1 (\gen_master.init_ctrl_n_69 ),
        .\lfsr_q_reg[7] (ls_packetiser_n_61),
        .\lfsr_q_reg[7]_0 (ls_packetiser_n_67),
        .\lfsr_q_reg[7]_1 (ls_packetiser_n_77),
        .\lfsr_q_reg[7]_2 ({p_0_in0,\gen_master.init_ctrl_n_4 ,\gen_master.init_ctrl_n_5 ,\gen_master.init_ctrl_n_6 ,\gen_master.init_ctrl_n_7 ,\gen_master.init_ctrl_n_8 ,\gen_master.init_ctrl_n_9 ,\gen_master.init_ctrl_n_10 ,\gen_master.init_ctrl_n_11 ,\gen_master.init_ctrl_n_12 ,\gen_master.init_ctrl_n_13 ,\gen_master.init_ctrl_n_14 ,\gen_master.init_ctrl_n_15 ,\gen_master.init_ctrl_n_16 ,\gen_master.init_ctrl_n_17 ,\gen_master.init_ctrl_n_18 }),
        .\lfsr_q_reg[8] (ls_packetiser_n_29),
        .\lfsr_q_reg[8]_0 (ls_packetiser_n_58),
        .\lfsr_q_reg[8]_1 (ls_packetiser_n_66),
        .\lfsr_q_reg[8]_2 (\gen_master.init_ctrl_n_75 ),
        .\lfsr_q_reg[9] (ls_packetiser_n_52),
        .lpdt_sot(ls_sot),
        .ls_2xbit_clock(ls_2xbit_clock),
        .ls_packet_hdr(ls_packet_hdr),
        .ls_packet_type(ls_packet_type),
        .out({ls_packetiser_n_0,ls_packetiser_n_1,ls_packetiser_n_2}),
        .p_10_in(\calc_payload_crc/p_10_in ),
        .p_10_in13_in(\calc_payload_crc/p_10_in13_in ),
        .p_10_in22_in(\calc_payload_crc/p_10_in22_in ),
        .p_10_in23_in(\calc_payload_crc/p_10_in23_in ),
        .p_10_in29_in(\calc_payload_crc/p_10_in29_in ),
        .p_144_in(\calc_payload_crc/p_144_in ),
        .p_148_in(\calc_payload_crc/p_148_in ),
        .p_18_in(\calc_payload_crc/p_18_in ),
        .p_1_in(\calc_payload_crc/p_1_in ),
        .p_44_in(\calc_payload_crc/p_44_in ),
        .p_6_in27_in(\calc_payload_crc/p_6_in27_in ),
        .p_7_in(\calc_payload_crc/p_7_in ),
        .p_7_in11_in(\calc_payload_crc/p_7_in11_in ),
        .p_7_in20_in(\calc_payload_crc/p_7_in20_in ),
        .p_7_in28_in(\calc_payload_crc/p_7_in28_in ),
        .plusOp(plusOp));
  dsi_tx_cmd_mode_controller_14 video_cmd_ctrl
       (.D(NLW_video_cmd_ctrl_D_UNCONNECTED[23:0]),
        .\FSM_onehot_state_reg[0] (serdes_rst_pre),
        .\FSM_onehot_state_reg[0]_0 (serdes_rst_pre_2),
        .\FSM_onehot_state_reg[0]_1 (serdes_rst_pre_4),
        .\FSM_onehot_state_reg[0]_2 (serdes_rst_pre_6),
        .\FSM_onehot_state_reg[4] (hs_d0_phy_n_6),
        .\FSM_onehot_state_reg[4]_0 (hs_d1_phy_n_6),
        .\FSM_onehot_state_reg[4]_1 (hs_d2_phy_n_6),
        .\FSM_onehot_state_reg[4]_2 (hs_d3_phy_n_6),
        .\FSM_onehot_state_reg[6] (video_cmd_ctrl_n_13),
        .\FSM_onehot_state_reg[6]_0 (video_cmd_ctrl_n_14),
        .\FSM_onehot_state_reg[6]_1 (video_cmd_ctrl_n_15),
        .\FSM_onehot_state_reg[6]_2 (video_cmd_ctrl_n_16),
        .\FSM_sequential_state_reg[0]_0 (\wait_ctr_reg[0] ),
        .\FSM_sequential_state_reg[0]_1 (\gen_master.init_ctrl_n_48 ),
        .\FSM_sequential_state_reg[2]_0 (hs_packetiser_n_10),
        .\FSM_sequential_state_reg[2]_1 (hs_packetiser_n_11),
        .\FSM_sequential_state_reg[3] (\gen_master.init_ctrl_n_51 ),
        .Q({hs_payload[7],hs_payload[4]}),
        .hs_phy_rdy(hs_phy_rdy),
        .hs_word_clock(hs_word_clock),
        .last_hsync(last_hsync),
        .last_vsync(last_vsync),
        .left_video_den(left_video_den),
        .\lfsr_q_reg[0] (video_cmd_ctrl_n_11),
        .\lfsr_q_reg[0]_0 (video_cmd_ctrl_n_12),
        .\lfsr_q_reg[12] (video_cmd_ctrl_n_10),
        .\lfsr_q_reg[15] (video_cmd_ctrl_n_5),
        .\lfsr_q_reg[1] (video_cmd_ctrl_n_8),
        .\lfsr_q_reg[7] (video_cmd_ctrl_n_9),
        .out({video_cmd_ctrl_n_3,video_cmd_ctrl_n_4}),
        .output_wren_reg(wr_en_1),
        .pattern_hsync(pattern_hsync),
        .pattern_vsync(pattern_vsync),
        .pixel_clock(pixel_clock),
        .rst(rst),
        .state(state_8),
        .word_pack_reset(word_pack_reset),
        .word_pack_wren(word_pack_wren_9));
  dsi_tx_wordclk_div wordce_div
       (.E(ls_word_ce),
        .\FSM_sequential_state_reg[3] (wordce_div_n_0),
        .data_count(data_count),
        .\data_count_reg[15] (wordce_div_n_2),
        .ls_2xbit_clock(ls_2xbit_clock),
        .state(state_0));
endmodule

(* ORIG_REF_NAME = "dsi_tx_cmd_mode_top" *) 
module dsi_tx_cmd_mode_top__parameterized0
   (word_pack_wren,
    dphy1_lp_d3_OBUF,
    out,
    dphy1_lp_d2_OBUF,
    \FSM_onehot_state_reg[0] ,
    dphy1_lp_d1_OBUF,
    \FSM_onehot_state_reg[0]_0 ,
    \FSM_sequential_state_reg[2] ,
    \dphy1_lp_d0_TRI[0] ,
    \dphy1_lp_d1_TRI[0] ,
    \dphy1_lp_d2_TRI[0] ,
    \dphy1_lp_d3_TRI[0] ,
    dphy1_hs_clk,
    dphy1_lp_d0_OBUF,
    state,
    dphy1_hs_d0,
    dphy1_hs_d1,
    dphy1_hs_d2,
    dphy1_hs_d3,
    rst,
    pixel_clock,
    hs_word_clock,
    wr_en,
    word_pack_reset_0,
    right_video_den,
    \FSM_sequential_state_reg[0] ,
    ls_word_ce,
    D,
    \FSM_sequential_state_reg[0]_0 ,
    hs_clock_in,
    \FSM_sequential_state_reg[3] ,
    last_hsync,
    pattern_hsync,
    last_vsync,
    pattern_vsync,
    ls_2xbit_clock,
    bit_clock);
  output word_pack_wren;
  output [0:0]dphy1_lp_d3_OBUF;
  output [1:0]out;
  output [0:0]dphy1_lp_d2_OBUF;
  output [1:0]\FSM_onehot_state_reg[0] ;
  output [0:0]dphy1_lp_d1_OBUF;
  output [1:0]\FSM_onehot_state_reg[0]_0 ;
  output [1:0]\FSM_sequential_state_reg[2] ;
  output \dphy1_lp_d0_TRI[0] ;
  output \dphy1_lp_d1_TRI[0] ;
  output \dphy1_lp_d2_TRI[0] ;
  output \dphy1_lp_d3_TRI[0] ;
  output [1:0]dphy1_hs_clk;
  output [1:0]dphy1_lp_d0_OBUF;
  output state;
  output [1:0]dphy1_hs_d0;
  output [1:0]dphy1_hs_d1;
  output [1:0]dphy1_hs_d2;
  output [1:0]dphy1_hs_d3;
  input rst;
  input pixel_clock;
  input hs_word_clock;
  input wr_en;
  input word_pack_reset_0;
  input right_video_den;
  input \FSM_sequential_state_reg[0] ;
  input ls_word_ce;
  input [23:0]D;
  input \FSM_sequential_state_reg[0]_0 ;
  input hs_clock_in;
  input \FSM_sequential_state_reg[3] ;
  input last_hsync;
  input pattern_hsync;
  input last_vsync;
  input pattern_vsync;
  input ls_2xbit_clock;
  input bit_clock;

  wire [1:0]\FSM_onehot_state_reg[0] ;
  wire [1:0]\FSM_onehot_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire [1:0]\FSM_sequential_state_reg[2] ;
  wire \FSM_sequential_state_reg[3] ;
  wire bit_clock;
  wire [1:0]config_lp_d0;
  wire [1:0]dphy1_hs_clk;
  wire [1:0]dphy1_hs_d0;
  wire [1:0]dphy1_hs_d1;
  wire [1:0]dphy1_hs_d2;
  wire [1:0]dphy1_hs_d3;
  wire [1:0]dphy1_lp_d0_OBUF;
  wire \dphy1_lp_d0_TRI[0] ;
  wire [0:0]dphy1_lp_d1_OBUF;
  wire \dphy1_lp_d1_TRI[0] ;
  wire [0:0]dphy1_lp_d2_OBUF;
  wire \dphy1_lp_d2_TRI[0] ;
  wire [0:0]dphy1_lp_d3_OBUF;
  wire \dphy1_lp_d3_TRI[0] ;
  wire hs_clock_in;
  wire hs_d0_phy_n_3;
  wire hs_d0_phy_n_6;
  wire hs_d0_phy_n_8;
  wire hs_d1_phy_n_6;
  wire hs_d2_phy_n_6;
  wire hs_d3_phy_n_6;
  wire [15:0]hs_data;
  wire [3:1]hs_eot;
  wire hs_packetiser_n_0;
  wire hs_packetiser_n_1;
  wire hs_packetiser_n_10;
  wire hs_packetiser_n_11;
  wire hs_packetiser_n_12;
  wire hs_packetiser_n_13;
  wire hs_packetiser_n_2;
  wire hs_packetiser_n_3;
  wire hs_packetiser_n_33;
  wire hs_packetiser_n_34;
  wire hs_packetiser_n_35;
  wire hs_packetiser_n_36;
  wire hs_packetiser_n_37;
  wire hs_packetiser_n_38;
  wire hs_packetiser_n_4;
  wire hs_packetiser_n_5;
  wire hs_packetiser_n_6;
  wire hs_packetiser_n_7;
  wire hs_packetiser_n_8;
  wire hs_packetiser_n_9;
  wire [7:4]hs_payload;
  wire hs_phy_rdy;
  wire hs_word_clock;
  wire last_hsync;
  wire last_vsync;
  wire ls_2xbit_clock;
  wire [15:8]ls_data;
  wire [3:0]ls_enable;
  wire [3:1]ls_eot;
  wire ls_packetiser_n_0;
  wire ls_packetiser_n_1;
  wire ls_packetiser_n_10;
  wire ls_packetiser_n_11;
  wire ls_packetiser_n_12;
  wire ls_packetiser_n_13;
  wire ls_packetiser_n_14;
  wire ls_packetiser_n_15;
  wire ls_packetiser_n_17;
  wire ls_packetiser_n_2;
  wire ls_packetiser_n_23;
  wire ls_packetiser_n_24;
  wire ls_packetiser_n_25;
  wire ls_packetiser_n_26;
  wire ls_packetiser_n_27;
  wire ls_packetiser_n_28;
  wire ls_packetiser_n_29;
  wire ls_packetiser_n_3;
  wire ls_packetiser_n_30;
  wire ls_packetiser_n_31;
  wire ls_packetiser_n_32;
  wire ls_packetiser_n_33;
  wire ls_packetiser_n_4;
  wire ls_packetiser_n_5;
  wire ls_packetiser_n_6;
  wire ls_packetiser_n_7;
  wire ls_packetiser_n_8;
  wire ls_packetiser_n_9;
  wire ls_sot;
  wire ls_word_ce;
  wire [1:0]out;
  wire p_0_in;
  wire pattern_hsync;
  wire pattern_vsync;
  wire pixel_clock;
  wire right_video_den;
  wire rst;
  wire serdes_rst_pre;
  wire state;
  wire video_cmd_ctrl_n_10;
  wire video_cmd_ctrl_n_11;
  wire video_cmd_ctrl_n_12;
  wire video_cmd_ctrl_n_13;
  wire video_cmd_ctrl_n_14;
  wire video_cmd_ctrl_n_15;
  wire video_cmd_ctrl_n_3;
  wire video_cmd_ctrl_n_6;
  wire video_cmd_ctrl_n_8;
  wire video_cmd_ctrl_n_9;
  wire word_pack_reset_0;
  wire word_pack_wren;
  wire wr_en;
  wire [23:0]NLW_video_cmd_ctrl_D_UNCONNECTED;

  dsi_tx_hs_tx_phy hs_d0_phy
       (.D(hs_data[7:0]),
        .\FSM_onehot_state_reg[6]_0 (hs_d0_phy_n_8),
        .\FSM_sequential_state_reg[0] (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[0]_0 (video_cmd_ctrl_n_12),
        .\FSM_sequential_state_reg[1] (hs_packetiser_n_12),
        .\FSM_sequential_state_reg[2] (hs_d0_phy_n_6),
        .\FSM_sequential_state_reg[2]_0 (\FSM_sequential_state_reg[2] [1]),
        .bit_clock(bit_clock),
        .dphy1_hs_d0(dphy1_hs_d0),
        .\dphy1_lp_d0_TRI[0] (\dphy1_lp_d0_TRI[0] ),
        .hs_phy_rdy(hs_phy_rdy),
        .hs_word_clock(hs_word_clock),
        .last_vsync(last_vsync),
        .out({p_0_in,hs_d0_phy_n_3,serdes_rst_pre}),
        .pattern_vsync(pattern_vsync));
  dsi_tx_hs_tx_phy_0 hs_d1_phy
       (.D(hs_data[15:8]),
        .\FSM_onehot_state_reg[6]_0 (hs_d1_phy_n_6),
        .\FSM_sequential_state_reg[0] (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[0]_0 (video_cmd_ctrl_n_13),
        .bit_clock(bit_clock),
        .dphy1_hs_d1(dphy1_hs_d1),
        .dphy1_lp_d1_OBUF(dphy1_lp_d1_OBUF),
        .\dphy1_lp_d1_TRI[0] (\dphy1_lp_d1_TRI[0] ),
        .hs_eot(hs_eot[1]),
        .hs_word_clock(hs_word_clock),
        .out(\FSM_onehot_state_reg[0]_0 ));
  dsi_tx_hs_tx_phy_1 hs_d2_phy
       (.\FSM_onehot_state_reg[6]_0 (hs_d2_phy_n_6),
        .\FSM_sequential_state_reg[0] (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[0]_0 (video_cmd_ctrl_n_14),
        .\FSM_sequential_state_reg[0]_1 (hs_packetiser_n_9),
        .\FSM_sequential_state_reg[0]_2 (hs_packetiser_n_5),
        .\FSM_sequential_state_reg[0]_3 (hs_packetiser_n_0),
        .\FSM_sequential_state_reg[0]_4 (hs_packetiser_n_6),
        .\FSM_sequential_state_reg[0]_5 (hs_packetiser_n_7),
        .\FSM_sequential_state_reg[0]_6 (hs_packetiser_n_35),
        .\FSM_sequential_state_reg[0]_7 (hs_packetiser_n_36),
        .\FSM_sequential_state_reg[0]_8 (hs_packetiser_n_3),
        .\FSM_sequential_state_reg[2] (hs_packetiser_n_13),
        .bit_clock(bit_clock),
        .dphy1_hs_d2(dphy1_hs_d2),
        .dphy1_lp_d2_OBUF(dphy1_lp_d2_OBUF),
        .\dphy1_lp_d2_TRI[0] (\dphy1_lp_d2_TRI[0] ),
        .hs_eot(hs_eot[2]),
        .hs_word_clock(hs_word_clock),
        .out(\FSM_onehot_state_reg[0] ));
  dsi_tx_hs_tx_phy_2 hs_d3_phy
       (.\FSM_onehot_state_reg[6]_0 (hs_d3_phy_n_6),
        .\FSM_sequential_state_reg[0] (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[0]_0 (video_cmd_ctrl_n_15),
        .\FSM_sequential_state_reg[2] (hs_packetiser_n_13),
        .bit_clock(bit_clock),
        .\data_count_reg[0] (hs_packetiser_n_8),
        .\data_count_reg[0]_0 (hs_packetiser_n_4),
        .\data_count_reg[0]_1 (hs_packetiser_n_33),
        .\data_count_reg[0]_2 (hs_packetiser_n_37),
        .\data_count_reg[0]_3 (hs_packetiser_n_38),
        .\data_count_reg[0]_4 (hs_packetiser_n_34),
        .\data_count_reg[0]_5 (hs_packetiser_n_1),
        .\data_count_reg[0]_6 (hs_packetiser_n_2),
        .dphy1_hs_d3(dphy1_hs_d3),
        .dphy1_lp_d3_OBUF(dphy1_lp_d3_OBUF),
        .\dphy1_lp_d3_TRI[0] (\dphy1_lp_d3_TRI[0] ),
        .hs_eot(hs_eot[3]),
        .hs_word_clock(hs_word_clock),
        .out(out));
  dsi_tx_clock_phy hs_lp_clock_phy
       (.dphy1_hs_clk(dphy1_hs_clk),
        .hs_clock_in(hs_clock_in));
  dsi_tx_packetiser hs_packetiser
       (.Q({hs_payload[7],hs_payload[4]}),
        .hs_data(hs_data),
        .hs_eot(hs_eot),
        .hs_phy_rdy(hs_phy_rdy),
        .hs_word_clock(hs_word_clock),
        .\int_data_reg[0] (hs_packetiser_n_2),
        .\int_data_reg[0]_0 (hs_packetiser_n_3),
        .\int_data_reg[0]_1 (hs_packetiser_n_13),
        .\int_data_reg[1] (hs_packetiser_n_1),
        .\int_data_reg[1]_0 (hs_packetiser_n_36),
        .\int_data_reg[2] (hs_packetiser_n_34),
        .\int_data_reg[2]_0 (hs_packetiser_n_35),
        .\int_data_reg[3] (hs_packetiser_n_7),
        .\int_data_reg[3]_0 (hs_packetiser_n_38),
        .\int_data_reg[4] (hs_packetiser_n_6),
        .\int_data_reg[4]_0 (hs_packetiser_n_37),
        .\int_data_reg[5] (hs_packetiser_n_0),
        .\int_data_reg[5]_0 (hs_packetiser_n_33),
        .\int_data_reg[6] (hs_packetiser_n_4),
        .\int_data_reg[6]_0 (hs_packetiser_n_5),
        .\int_data_reg[7] (hs_packetiser_n_8),
        .\int_data_reg[7]_0 (hs_packetiser_n_9),
        .int_eot_reg(hs_packetiser_n_12),
        .\lfsr_q_reg[14] (hs_packetiser_n_10),
        .\lfsr_q_reg[3] (hs_packetiser_n_11),
        .\payload_q_reg[4] (video_cmd_ctrl_n_11),
        .\payload_q_reg[4]_0 (video_cmd_ctrl_n_6),
        .\payload_q_reg[7] (video_cmd_ctrl_n_10),
        .\payload_q_reg[7]_0 (video_cmd_ctrl_n_9),
        .\payload_q_reg[7]_1 (video_cmd_ctrl_n_8),
        .\payload_q_reg[7]_2 (video_cmd_ctrl_n_3));
  dsi_tx_lpdt_tx lpdt_d0_phy
       (.D({ls_eot,ls_packetiser_n_23}),
        .\FSM_sequential_state_reg[0] (ls_packetiser_n_4),
        .\FSM_sequential_state_reg[0]_0 (ls_packetiser_n_6),
        .\FSM_sequential_state_reg[0]_1 (ls_packetiser_n_0),
        .\FSM_sequential_state_reg[0]_10 (ls_packetiser_n_30),
        .\FSM_sequential_state_reg[0]_11 (ls_packetiser_n_24),
        .\FSM_sequential_state_reg[0]_12 (ls_packetiser_n_25),
        .\FSM_sequential_state_reg[0]_13 (ls_packetiser_n_27),
        .\FSM_sequential_state_reg[0]_14 (ls_packetiser_n_26),
        .\FSM_sequential_state_reg[0]_15 (ls_packetiser_n_33),
        .\FSM_sequential_state_reg[0]_2 (ls_packetiser_n_2),
        .\FSM_sequential_state_reg[0]_3 (ls_packetiser_n_14),
        .\FSM_sequential_state_reg[0]_4 (ls_packetiser_n_12),
        .\FSM_sequential_state_reg[0]_5 (ls_packetiser_n_8),
        .\FSM_sequential_state_reg[0]_6 (ls_packetiser_n_10),
        .\FSM_sequential_state_reg[0]_7 (ls_packetiser_n_29),
        .\FSM_sequential_state_reg[0]_8 (ls_packetiser_n_28),
        .\FSM_sequential_state_reg[0]_9 (ls_packetiser_n_31),
        .\FSM_sequential_state_reg[1] (ls_packetiser_n_32),
        .\FSM_sequential_state_reg[2] ({ls_enable[3],ls_packetiser_n_17,ls_enable[1:0]}),
        .config_lp_d0(config_lp_d0),
        .\cs_bytes_sent_reg[0] (ls_packetiser_n_5),
        .\cs_bytes_sent_reg[0]_0 (ls_packetiser_n_7),
        .\cs_bytes_sent_reg[0]_1 (ls_packetiser_n_1),
        .\cs_bytes_sent_reg[0]_2 (ls_packetiser_n_3),
        .\cs_bytes_sent_reg[0]_3 (ls_packetiser_n_15),
        .\cs_bytes_sent_reg[0]_4 (ls_packetiser_n_13),
        .\cs_bytes_sent_reg[0]_5 (ls_packetiser_n_9),
        .\cs_bytes_sent_reg[0]_6 (ls_packetiser_n_11),
        .lpdt_data(ls_data),
        .lpdt_sot(ls_sot),
        .ls_2xbit_clock(ls_2xbit_clock),
        .ls_word_ce(ls_word_ce));
  dsi_tx_lp_lane_ctrl ls_d0_sw
       (.\FSM_sequential_state_reg[0] (\FSM_sequential_state_reg[0] ),
        .config_lp_d0(config_lp_d0),
        .dphy1_lp_d0_OBUF(dphy1_lp_d0_OBUF),
        .out({p_0_in,hs_d0_phy_n_3,serdes_rst_pre}));
  dsi_tx_packetiser_3 ls_packetiser
       (.D({ls_eot,ls_packetiser_n_23}),
        .\int_data_reg[0] (ls_packetiser_n_11),
        .\int_data_reg[16] (ls_packetiser_n_26),
        .\int_data_reg[17] (ls_packetiser_n_27),
        .\int_data_reg[18] (ls_packetiser_n_25),
        .\int_data_reg[19] (ls_packetiser_n_24),
        .\int_data_reg[1] (ls_packetiser_n_9),
        .\int_data_reg[20] (ls_packetiser_n_30),
        .\int_data_reg[21] (ls_packetiser_n_31),
        .\int_data_reg[22] (ls_packetiser_n_28),
        .\int_data_reg[23] (ls_packetiser_n_29),
        .\int_data_reg[24] (ls_packetiser_n_10),
        .\int_data_reg[25] (ls_packetiser_n_8),
        .\int_data_reg[26] (ls_packetiser_n_12),
        .\int_data_reg[27] (ls_packetiser_n_14),
        .\int_data_reg[28] (ls_packetiser_n_2),
        .\int_data_reg[29] (ls_packetiser_n_0),
        .\int_data_reg[2] (ls_packetiser_n_13),
        .\int_data_reg[30] (ls_packetiser_n_6),
        .\int_data_reg[31] (ls_packetiser_n_4),
        .\int_data_reg[31]_0 (ls_packetiser_n_32),
        .\int_data_reg[3] (ls_packetiser_n_15),
        .\int_data_reg[4] (ls_packetiser_n_3),
        .\int_data_reg[5] (ls_packetiser_n_1),
        .\int_data_reg[6] (ls_packetiser_n_7),
        .\int_data_reg[7] (ls_packetiser_n_5),
        .\int_data_reg[7]_0 (ls_packetiser_n_33),
        .\int_enable_reg[3] ({ls_enable[3],ls_packetiser_n_17,ls_enable[1:0]}),
        .lpdt_data(ls_data),
        .lpdt_sot(ls_sot),
        .ls_2xbit_clock(ls_2xbit_clock),
        .ls_word_ce(ls_word_ce));
  dsi_tx_cmd_mode_controller video_cmd_ctrl
       (.D(NLW_video_cmd_ctrl_D_UNCONNECTED[23:0]),
        .\FSM_onehot_state_reg[0] (serdes_rst_pre),
        .\FSM_onehot_state_reg[0]_0 (\FSM_onehot_state_reg[0]_0 [0]),
        .\FSM_onehot_state_reg[0]_1 (\FSM_onehot_state_reg[0] [0]),
        .\FSM_onehot_state_reg[0]_2 (out[0]),
        .\FSM_onehot_state_reg[4] (hs_d0_phy_n_8),
        .\FSM_onehot_state_reg[4]_0 (hs_d1_phy_n_6),
        .\FSM_onehot_state_reg[4]_1 (hs_d2_phy_n_6),
        .\FSM_onehot_state_reg[4]_2 (hs_d3_phy_n_6),
        .\FSM_onehot_state_reg[6] (video_cmd_ctrl_n_12),
        .\FSM_onehot_state_reg[6]_0 (video_cmd_ctrl_n_13),
        .\FSM_onehot_state_reg[6]_1 (video_cmd_ctrl_n_14),
        .\FSM_onehot_state_reg[6]_2 (video_cmd_ctrl_n_15),
        .\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state_reg[0] ),
        .\FSM_sequential_state_reg[0]_1 (\FSM_sequential_state_reg[0]_0 ),
        .\FSM_sequential_state_reg[2]_0 (hs_packetiser_n_10),
        .\FSM_sequential_state_reg[2]_1 (hs_d0_phy_n_6),
        .\FSM_sequential_state_reg[2]_2 (hs_packetiser_n_11),
        .\FSM_sequential_state_reg[3] (\FSM_sequential_state_reg[3] ),
        .Q({hs_payload[7],hs_payload[4]}),
        .hs_word_clock(hs_word_clock),
        .last_hsync(last_hsync),
        .\lfsr_q_reg[0] (video_cmd_ctrl_n_10),
        .\lfsr_q_reg[0]_0 (video_cmd_ctrl_n_11),
        .\lfsr_q_reg[12] (video_cmd_ctrl_n_9),
        .\lfsr_q_reg[15] (video_cmd_ctrl_n_3),
        .\lfsr_q_reg[1] (video_cmd_ctrl_n_6),
        .\lfsr_q_reg[7] (video_cmd_ctrl_n_8),
        .out(\FSM_sequential_state_reg[2] ),
        .pattern_hsync(pattern_hsync),
        .pixel_clock(pixel_clock),
        .right_video_den(right_video_den),
        .rst(rst),
        .state(state),
        .word_pack_reset_0(word_pack_reset_0),
        .word_pack_wren(word_pack_wren),
        .wr_en(wr_en));
endmodule

module dsi_tx_dual_dsi_top
   (leds_OBUF,
    dphy0_lp_d1_OBUF,
    dphy0_lp_d2_OBUF,
    dphy0_lp_d3_OBUF,
    dphy1_lp_d3_OBUF,
    dphy1_lp_d2_OBUF,
    dphy1_lp_d1_OBUF,
    \dphy0_lp_d0_TRI[0] ,
    \dphy0_lp_d1_TRI[0] ,
    \dphy0_lp_d2_TRI[0] ,
    \dphy0_lp_d3_TRI[0] ,
    \dphy1_lp_d0_TRI[0] ,
    \dphy1_lp_d1_TRI[0] ,
    \dphy1_lp_d2_TRI[0] ,
    \dphy1_lp_d3_TRI[0] ,
    dphy0_hs_clk,
    dphy1_hs_clk,
    dphy0_hs_d0,
    dphy1_hs_d0,
    dphy0_lp_d0_OBUF,
    dphy1_lp_d0_OBUF,
    dphy0_hs_d1,
    dphy0_hs_d2,
    dphy0_hs_d3,
    dphy1_hs_d1,
    dphy1_hs_d2,
    dphy1_hs_d3,
    rst,
    pixel_clock,
    hs_word_clock,
    word_pack_reset,
    left_video_den,
    word_pack_reset_0,
    right_video_den,
    pattern_hsync,
    pattern_vsync,
    D,
    hs_clock_in,
    ls_2xbit_clock,
    reset,
    bit_clock);
  output [0:0]leds_OBUF;
  output [1:0]dphy0_lp_d1_OBUF;
  output [1:0]dphy0_lp_d2_OBUF;
  output [1:0]dphy0_lp_d3_OBUF;
  output [1:0]dphy1_lp_d3_OBUF;
  output [1:0]dphy1_lp_d2_OBUF;
  output [1:0]dphy1_lp_d1_OBUF;
  output \dphy0_lp_d0_TRI[0] ;
  output \dphy0_lp_d1_TRI[0] ;
  output \dphy0_lp_d2_TRI[0] ;
  output \dphy0_lp_d3_TRI[0] ;
  output \dphy1_lp_d0_TRI[0] ;
  output \dphy1_lp_d1_TRI[0] ;
  output \dphy1_lp_d2_TRI[0] ;
  output \dphy1_lp_d3_TRI[0] ;
  output [1:0]dphy0_hs_clk;
  output [1:0]dphy1_hs_clk;
  output [1:0]dphy0_hs_d0;
  output [1:0]dphy1_hs_d0;
  output [1:0]dphy0_lp_d0_OBUF;
  output [1:0]dphy1_lp_d0_OBUF;
  output [1:0]dphy0_hs_d1;
  output [1:0]dphy0_hs_d2;
  output [1:0]dphy0_hs_d3;
  output [1:0]dphy1_hs_d1;
  output [1:0]dphy1_hs_d2;
  output [1:0]dphy1_hs_d3;
  input rst;
  input pixel_clock;
  input hs_word_clock;
  input word_pack_reset;
  input left_video_den;
  input word_pack_reset_0;
  input right_video_den;
  input pattern_hsync;
  input pattern_vsync;
  input [23:0]D;
  input hs_clock_in;
  input ls_2xbit_clock;
  input reset;
  input bit_clock;

  wire bit_clock;
  wire [1:0]dphy0_hs_clk;
  wire [1:0]dphy0_hs_d0;
  wire [1:0]dphy0_hs_d1;
  wire [1:0]dphy0_hs_d2;
  wire [1:0]dphy0_hs_d3;
  wire [1:0]dphy0_lp_d0_OBUF;
  wire \dphy0_lp_d0_TRI[0] ;
  wire [1:0]dphy0_lp_d1_OBUF;
  wire \dphy0_lp_d1_TRI[0] ;
  wire [1:0]dphy0_lp_d2_OBUF;
  wire \dphy0_lp_d2_TRI[0] ;
  wire [1:0]dphy0_lp_d3_OBUF;
  wire \dphy0_lp_d3_TRI[0] ;
  wire [1:0]dphy1_hs_clk;
  wire [1:0]dphy1_hs_d0;
  wire [1:0]dphy1_hs_d1;
  wire [1:0]dphy1_hs_d2;
  wire [1:0]dphy1_hs_d3;
  wire [1:0]dphy1_lp_d0_OBUF;
  wire \dphy1_lp_d0_TRI[0] ;
  wire [1:0]dphy1_lp_d1_OBUF;
  wire \dphy1_lp_d1_TRI[0] ;
  wire [1:0]dphy1_lp_d2_OBUF;
  wire \dphy1_lp_d2_TRI[0] ;
  wire [1:0]dphy1_lp_d3_OBUF;
  wire \dphy1_lp_d3_TRI[0] ;
  wire hs_clock_in;
  wire \hs_d1_phy/p_0_in ;
  wire \hs_d1_phy/serdes_rst_pre ;
  wire \hs_d2_phy/p_0_in ;
  wire \hs_d2_phy/serdes_rst_pre ;
  wire \hs_d3_phy/p_0_in ;
  wire \hs_d3_phy/serdes_rst_pre ;
  wire hs_word_clock;
  wire [0:0]leds_OBUF;
  wire left_dsi_n_13;
  wire left_dsi_n_19;
  wire left_video_den;
  wire ls_2xbit_clock;
  wire ls_word_ce;
  wire pattern_hsync;
  wire pattern_vsync;
  wire pixel_clock;
  wire right_dsi_n_10;
  wire right_dsi_n_11;
  wire right_video_den;
  wire rst;
  wire \video_cmd_ctrl/last_hsync ;
  wire \video_cmd_ctrl/last_vsync ;
  wire \video_cmd_ctrl/state ;
  wire \video_cmd_ctrl/word_pack_wren ;
  wire \video_cmd_ctrl/wr_en ;
  wire word_pack_reset;
  wire word_pack_reset_0;
  wire [23:0]NLW_left_dsi_D_UNCONNECTED;
  wire [23:0]NLW_right_dsi_D_UNCONNECTED;

  dsi_tx_cmd_mode_top left_dsi
       (.D(NLW_left_dsi_D_UNCONNECTED[23:0]),
        .\FSM_onehot_state_reg[6] ({\hs_d2_phy/p_0_in ,\hs_d2_phy/serdes_rst_pre }),
        .\FSM_onehot_state_reg[6]_0 ({\hs_d1_phy/p_0_in ,\hs_d1_phy/serdes_rst_pre }),
        .\FSM_sequential_state_reg[2] (left_dsi_n_19),
        .\FSM_sequential_state_reg[2]_0 ({right_dsi_n_10,right_dsi_n_11}),
        .bit_clock(bit_clock),
        .dphy0_hs_clk(dphy0_hs_clk),
        .dphy0_hs_d0(dphy0_hs_d0),
        .dphy0_hs_d1(dphy0_hs_d1),
        .dphy0_hs_d2(dphy0_hs_d2),
        .dphy0_hs_d3(dphy0_hs_d3),
        .dphy0_lp_d0_OBUF(dphy0_lp_d0_OBUF),
        .\dphy0_lp_d0_TRI[0] (\dphy0_lp_d0_TRI[0] ),
        .dphy0_lp_d1_OBUF(dphy0_lp_d1_OBUF),
        .\dphy0_lp_d1_TRI[0] (\dphy0_lp_d1_TRI[0] ),
        .dphy0_lp_d2_OBUF(dphy0_lp_d2_OBUF),
        .\dphy0_lp_d2_TRI[0] (\dphy0_lp_d2_TRI[0] ),
        .dphy0_lp_d3_OBUF(dphy0_lp_d3_OBUF),
        .\dphy0_lp_d3_TRI[0] (\dphy0_lp_d3_TRI[0] ),
        .dphy1_lp_d1_OBUF(dphy1_lp_d1_OBUF[1]),
        .dphy1_lp_d2_OBUF(dphy1_lp_d2_OBUF[1]),
        .dphy1_lp_d3_OBUF(dphy1_lp_d3_OBUF[1]),
        .hs_clock_in(hs_clock_in),
        .hs_word_clock(hs_word_clock),
        .last_hsync(\video_cmd_ctrl/last_hsync ),
        .last_vsync(\video_cmd_ctrl/last_vsync ),
        .left_video_den(left_video_den),
        .ls_2xbit_clock(ls_2xbit_clock),
        .ls_word_ce(ls_word_ce),
        .out({\hs_d3_phy/p_0_in ,\hs_d3_phy/serdes_rst_pre }),
        .pattern_hsync(pattern_hsync),
        .pattern_vsync(pattern_vsync),
        .pixel_clock(pixel_clock),
        .rst(rst),
        .state(\video_cmd_ctrl/state ),
        .\wait_ctr_reg[0] (leds_OBUF),
        .\word_count_reg[8] (left_dsi_n_13),
        .word_pack_reset(word_pack_reset),
        .word_pack_wren(\video_cmd_ctrl/word_pack_wren ),
        .wr_en(\video_cmd_ctrl/wr_en ));
  dsi_tx_cmd_mode_top__parameterized0 right_dsi
       (.D(NLW_right_dsi_D_UNCONNECTED[23:0]),
        .\FSM_onehot_state_reg[0] ({\hs_d2_phy/p_0_in ,\hs_d2_phy/serdes_rst_pre }),
        .\FSM_onehot_state_reg[0]_0 ({\hs_d1_phy/p_0_in ,\hs_d1_phy/serdes_rst_pre }),
        .\FSM_sequential_state_reg[0] (leds_OBUF),
        .\FSM_sequential_state_reg[0]_0 (left_dsi_n_13),
        .\FSM_sequential_state_reg[2] ({right_dsi_n_10,right_dsi_n_11}),
        .\FSM_sequential_state_reg[3] (left_dsi_n_19),
        .bit_clock(bit_clock),
        .dphy1_hs_clk(dphy1_hs_clk),
        .dphy1_hs_d0(dphy1_hs_d0),
        .dphy1_hs_d1(dphy1_hs_d1),
        .dphy1_hs_d2(dphy1_hs_d2),
        .dphy1_hs_d3(dphy1_hs_d3),
        .dphy1_lp_d0_OBUF(dphy1_lp_d0_OBUF),
        .\dphy1_lp_d0_TRI[0] (\dphy1_lp_d0_TRI[0] ),
        .dphy1_lp_d1_OBUF(dphy1_lp_d1_OBUF[0]),
        .\dphy1_lp_d1_TRI[0] (\dphy1_lp_d1_TRI[0] ),
        .dphy1_lp_d2_OBUF(dphy1_lp_d2_OBUF[0]),
        .\dphy1_lp_d2_TRI[0] (\dphy1_lp_d2_TRI[0] ),
        .dphy1_lp_d3_OBUF(dphy1_lp_d3_OBUF[0]),
        .\dphy1_lp_d3_TRI[0] (\dphy1_lp_d3_TRI[0] ),
        .hs_clock_in(hs_clock_in),
        .hs_word_clock(hs_word_clock),
        .last_hsync(\video_cmd_ctrl/last_hsync ),
        .last_vsync(\video_cmd_ctrl/last_vsync ),
        .ls_2xbit_clock(ls_2xbit_clock),
        .ls_word_ce(ls_word_ce),
        .out({\hs_d3_phy/p_0_in ,\hs_d3_phy/serdes_rst_pre }),
        .pattern_hsync(pattern_hsync),
        .pattern_vsync(pattern_vsync),
        .pixel_clock(pixel_clock),
        .right_video_den(right_video_den),
        .rst(rst),
        .state(\video_cmd_ctrl/state ),
        .word_pack_reset_0(word_pack_reset_0),
        .word_pack_wren(\video_cmd_ctrl/word_pack_wren ),
        .wr_en(\video_cmd_ctrl/wr_en ));
endmodule

module dsi_tx_header_ecc
   (ecc,
    ls_packet_hdr,
    ls_packet_type);
  output [5:0]ecc;
  input [15:0]ls_packet_hdr;
  input [7:0]ls_packet_type;

  wire [5:0]ecc;
  wire \int_data[24]_i_6_n_0 ;
  wire \int_data[24]_i_7_n_0 ;
  wire \int_data[25]_i_6_n_0 ;
  wire \int_data[26]_i_6_n_0 ;
  wire \int_data[27]_i_5_n_0 ;
  wire \int_data[27]_i_6_n_0 ;
  wire \int_data[28]_i_5_n_0 ;
  wire \int_data[29]_i_5_n_0 ;
  wire \int_data[29]_i_6_n_0 ;
  wire [15:0]ls_packet_hdr;
  wire [7:0]ls_packet_type;

  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[24]_i_4 
       (.I0(\int_data[24]_i_6_n_0 ),
        .I1(\int_data[24]_i_7_n_0 ),
        .I2(ls_packet_hdr[15]),
        .I3(ls_packet_hdr[14]),
        .I4(ls_packet_hdr[12]),
        .I5(ls_packet_hdr[13]),
        .O(ecc[0]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[24]_i_6 
       (.I0(ls_packet_type[7]),
        .I1(ls_packet_hdr[8]),
        .I2(ls_packet_hdr[3]),
        .I3(ls_packet_type[5]),
        .I4(ls_packet_hdr[5]),
        .I5(ls_packet_type[2]),
        .O(\int_data[24]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \int_data[24]_i_7 
       (.I0(ls_packet_type[4]),
        .I1(ls_packet_hdr[2]),
        .I2(ls_packet_type[0]),
        .I3(ls_packet_type[1]),
        .O(\int_data[24]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \int_data[25]_i_4 
       (.I0(\int_data[29]_i_5_n_0 ),
        .I1(\int_data[25]_i_6_n_0 ),
        .I2(ls_packet_hdr[4]),
        .I3(\int_data[27]_i_5_n_0 ),
        .I4(ls_packet_hdr[0]),
        .O(ecc[1]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[25]_i_6 
       (.I0(ls_packet_hdr[6]),
        .I1(ls_packet_type[6]),
        .I2(ls_packet_type[1]),
        .I3(ls_packet_type[0]),
        .I4(ls_packet_hdr[2]),
        .I5(ls_packet_type[4]),
        .O(\int_data[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[26]_i_4 
       (.I0(ls_packet_hdr[10]),
        .I1(ls_packet_hdr[4]),
        .I2(\int_data[27]_i_5_n_0 ),
        .I3(\int_data[26]_i_6_n_0 ),
        .I4(ls_packet_hdr[7]),
        .I5(ls_packet_hdr[1]),
        .O(ecc[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[26]_i_6 
       (.I0(ls_packet_hdr[14]),
        .I1(ls_packet_type[6]),
        .I2(ls_packet_hdr[3]),
        .I3(ls_packet_type[5]),
        .I4(ls_packet_type[0]),
        .I5(ls_packet_type[2]),
        .O(\int_data[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[27]_i_4 
       (.I0(ls_packet_hdr[7]),
        .I1(ls_packet_hdr[0]),
        .I2(\int_data[27]_i_5_n_0 ),
        .I3(\int_data[27]_i_6_n_0 ),
        .I4(ls_packet_hdr[1]),
        .I5(ls_packet_hdr[11]),
        .O(ecc[3]));
  LUT3 #(
    .INIT(8'h96)) 
    \int_data[27]_i_5 
       (.I0(ls_packet_hdr[12]),
        .I1(ls_packet_hdr[13]),
        .I2(ls_packet_type[3]),
        .O(\int_data[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[27]_i_6 
       (.I0(ls_packet_type[1]),
        .I1(ls_packet_hdr[6]),
        .I2(ls_packet_hdr[15]),
        .I3(ls_packet_type[2]),
        .I4(ls_packet_type[7]),
        .I5(ls_packet_hdr[5]),
        .O(\int_data[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[28]_i_4 
       (.I0(ls_packet_hdr[10]),
        .I1(ls_packet_hdr[0]),
        .I2(\int_data[29]_i_5_n_0 ),
        .I3(\int_data[28]_i_5_n_0 ),
        .I4(ls_packet_hdr[1]),
        .I5(ls_packet_hdr[11]),
        .O(ecc[4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[28]_i_5 
       (.I0(ls_packet_hdr[12]),
        .I1(ls_packet_type[6]),
        .I2(ls_packet_type[7]),
        .I3(ls_packet_type[5]),
        .I4(ls_packet_type[4]),
        .I5(ls_packet_hdr[8]),
        .O(\int_data[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[29]_i_4 
       (.I0(ls_packet_hdr[10]),
        .I1(ls_packet_hdr[4]),
        .I2(\int_data[29]_i_5_n_0 ),
        .I3(\int_data[29]_i_6_n_0 ),
        .I4(ls_packet_hdr[7]),
        .I5(ls_packet_hdr[11]),
        .O(ecc[5]));
  LUT3 #(
    .INIT(8'h96)) 
    \int_data[29]_i_5 
       (.I0(ls_packet_hdr[15]),
        .I1(ls_packet_hdr[14]),
        .I2(ls_packet_hdr[9]),
        .O(\int_data[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[29]_i_6 
       (.I0(ls_packet_hdr[2]),
        .I1(ls_packet_hdr[6]),
        .I2(ls_packet_hdr[5]),
        .I3(ls_packet_hdr[3]),
        .I4(ls_packet_hdr[13]),
        .I5(ls_packet_hdr[8]),
        .O(\int_data[29]_i_6_n_0 ));
endmodule

module dsi_tx_hs_tx_phy
   (dphy1_hs_d0,
    out,
    \dphy1_lp_d0_TRI[0] ,
    \FSM_sequential_state_reg[2] ,
    hs_phy_rdy,
    \FSM_onehot_state_reg[6]_0 ,
    bit_clock,
    hs_word_clock,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[2]_0 ,
    last_vsync,
    pattern_vsync,
    \FSM_sequential_state_reg[0]_0 ,
    D);
  output [1:0]dphy1_hs_d0;
  output [2:0]out;
  output \dphy1_lp_d0_TRI[0] ;
  output \FSM_sequential_state_reg[2] ;
  output hs_phy_rdy;
  output \FSM_onehot_state_reg[6]_0 ;
  input bit_clock;
  input hs_word_clock;
  input \FSM_sequential_state_reg[1] ;
  input \FSM_sequential_state_reg[0] ;
  input [0:0]\FSM_sequential_state_reg[2]_0 ;
  input last_vsync;
  input pattern_vsync;
  input \FSM_sequential_state_reg[0]_0 ;
  input [7:0]D;

  wire [7:0]D;
  wire D4;
  wire D5;
  wire D6;
  wire D8;
  wire \FSM_onehot_state[6]_i_3__3_n_0 ;
  wire \FSM_onehot_state[6]_i_4__0_n_0 ;
  wire \FSM_onehot_state[6]_i_5__0_n_0 ;
  wire \FSM_onehot_state_reg[6]_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[5] ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[2] ;
  wire [0:0]\FSM_sequential_state_reg[2]_0 ;
  wire RST;
  wire bit_clock;
  wire [1:0]dphy1_hs_d0;
  wire \dphy1_lp_d0_TRI[0] ;
  wire dsi_serdes_i_1__3_n_0;
  wire dsi_serdes_i_2__3_n_0;
  wire dsi_serdes_i_3__3_n_0;
  wire dsi_serdes_i_7__3_n_0;
  wire hs_phy_rdy;
  wire hs_word_clock;
  wire int_ctr;
  wire \int_ctr[0]_i_1__3_n_0 ;
  wire \int_ctr[1]_i_1__3_n_0 ;
  wire \int_ctr[1]_i_2__3_n_0 ;
  wire \int_ctr[1]_i_3__0_n_0 ;
  wire \int_ctr[2]_i_1__6_n_0 ;
  wire \int_ctr[3]_i_2__6_n_0 ;
  wire \int_ctr_reg_n_0_[0] ;
  wire \int_ctr_reg_n_0_[1] ;
  wire \int_ctr_reg_n_0_[2] ;
  wire \int_ctr_reg_n_0_[3] ;
  wire [7:0]int_data;
  wire int_eot;
  wire last_bit;
  wire last_vsync;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  (* RTL_KEEP = "yes" *) wire p_0_in1_in;
  wire pattern_vsync;
  wire serdes_oq;
  wire serdes_tq;
  wire video_lp_oe0;
  wire NLW_dsi_serdes_OFB_UNCONNECTED;
  wire NLW_dsi_serdes_SHIFTOUT1_UNCONNECTED;
  wire NLW_dsi_serdes_SHIFTOUT2_UNCONNECTED;
  wire NLW_dsi_serdes_TBYTEOUT_UNCONNECTED;
  wire NLW_dsi_serdes_TFB_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFFA8)) 
    \FSM_onehot_state[6]_i_2__3 
       (.I0(\FSM_onehot_state[6]_i_3__3_n_0 ),
        .I1(p_0_in1_in),
        .I2(out[2]),
        .I3(\FSM_onehot_state[6]_i_4__0_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[2] ),
        .I5(out[1]),
        .O(\FSM_onehot_state_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \FSM_onehot_state[6]_i_3__3 
       (.I0(\int_ctr_reg_n_0_[3] ),
        .I1(\int_ctr_reg_n_0_[0] ),
        .I2(\int_ctr_reg_n_0_[1] ),
        .I3(\int_ctr_reg_n_0_[2] ),
        .I4(p_0_in1_in),
        .O(\FSM_onehot_state[6]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8888888888888)) 
    \FSM_onehot_state[6]_i_4__0 
       (.I0(int_eot),
        .I1(\FSM_onehot_state_reg_n_0_[5] ),
        .I2(\int_ctr_reg_n_0_[2] ),
        .I3(\FSM_onehot_state[6]_i_5__0_n_0 ),
        .I4(\int_ctr_reg_n_0_[3] ),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[6]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[6]_i_5__0 
       (.I0(\int_ctr_reg_n_0_[1] ),
        .I1(\int_ctr_reg_n_0_[0] ),
        .O(\FSM_onehot_state[6]_i_5__0_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(out[2]),
        .Q(out[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(out[0]),
        .Q(out[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(out[1]),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[3] ),
        .Q(p_0_in1_in),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[5] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(p_0_in1_in),
        .Q(\FSM_onehot_state_reg_n_0_[5] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[6] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[5] ),
        .Q(out[2]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00200000)) 
    \FSM_sequential_state[0]_i_3__1 
       (.I0(\int_ctr_reg_n_0_[3] ),
        .I1(\int_ctr_reg_n_0_[0] ),
        .I2(\int_ctr_reg_n_0_[1] ),
        .I3(\int_ctr_reg_n_0_[2] ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .O(hs_phy_rdy));
  LUT4 #(
    .INIT(16'h88B8)) 
    \FSM_sequential_state[2]_i_6__3 
       (.I0(hs_phy_rdy),
        .I1(\FSM_sequential_state_reg[2]_0 ),
        .I2(last_vsync),
        .I3(pattern_vsync),
        .O(\FSM_sequential_state_reg[2] ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \dphy1_lp_d0_OBUFT[1]_inst_i_4 
       (.I0(out[2]),
        .I1(\FSM_onehot_state_reg_n_0_[5] ),
        .I2(p_0_in1_in),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(\FSM_sequential_state_reg[0] ),
        .O(\dphy1_lp_d0_TRI[0] ));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IOSTANDARD = "DEFAULT" *) 
  (* XILINX_LEGACY_PRIM = "OBUFTDS" *) 
  (* box_type = "PRIMITIVE" *) 
  OBUFTDS_DUAL_BUF_HD43 dsi_lane_buf
       (.I(serdes_oq),
        .O(dphy1_hs_d0[1]),
        .OB(dphy1_hs_d0[0]),
        .T(serdes_tq));
  (* box_type = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    dsi_serdes
       (.CLK(bit_clock),
        .CLKDIV(hs_word_clock),
        .D1(dsi_serdes_i_1__3_n_0),
        .D2(dsi_serdes_i_2__3_n_0),
        .D3(dsi_serdes_i_3__3_n_0),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(dsi_serdes_i_7__3_n_0),
        .D8(D8),
        .OCE(1'b1),
        .OFB(NLW_dsi_serdes_OFB_UNCONNECTED),
        .OQ(serdes_oq),
        .RST(RST),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(NLW_dsi_serdes_SHIFTOUT1_UNCONNECTED),
        .SHIFTOUT2(NLW_dsi_serdes_SHIFTOUT2_UNCONNECTED),
        .T1(video_lp_oe0),
        .T2(video_lp_oe0),
        .T3(video_lp_oe0),
        .T4(video_lp_oe0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(NLW_dsi_serdes_TBYTEOUT_UNCONNECTED),
        .TCE(1'b1),
        .TFB(NLW_dsi_serdes_TFB_UNCONNECTED),
        .TQ(serdes_tq));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_1__3
       (.I0(last_bit),
        .I1(out[2]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[0]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_1__3_n_0));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_2__3
       (.I0(last_bit),
        .I1(out[2]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[1]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_2__3_n_0));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_3__3
       (.I0(last_bit),
        .I1(out[2]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[2]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_3__3_n_0));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_4__3
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[2]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[3]),
        .O(D4));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_5__3
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[2]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[4]),
        .O(D5));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_6__3
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[2]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[5]),
        .O(D6));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_7__3
       (.I0(last_bit),
        .I1(out[2]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[6]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_7__3_n_0));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_8__3
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[2]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[7]),
        .O(D8));
  LUT4 #(
    .INIT(16'h0001)) 
    dsi_serdes_i_9__3
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(p_0_in1_in),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(out[2]),
        .O(video_lp_oe0));
  LUT6 #(
    .INIT(64'h003F0003003F0002)) 
    \int_ctr[0]_i_1__3 
       (.I0(\FSM_onehot_state_reg_n_0_[2] ),
        .I1(\int_ctr_reg_n_0_[2] ),
        .I2(\int_ctr_reg_n_0_[3] ),
        .I3(\int_ctr_reg_n_0_[0] ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[1]_i_3__0_n_0 ),
        .O(\int_ctr[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h3F0003003F000200)) 
    \int_ctr[1]_i_1__3 
       (.I0(\FSM_onehot_state_reg_n_0_[2] ),
        .I1(\int_ctr_reg_n_0_[2] ),
        .I2(\int_ctr_reg_n_0_[3] ),
        .I3(\int_ctr[1]_i_2__3_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[1]_i_3__0_n_0 ),
        .O(\int_ctr[1]_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_ctr[1]_i_2__3 
       (.I0(\int_ctr_reg_n_0_[0] ),
        .I1(\int_ctr_reg_n_0_[1] ),
        .O(\int_ctr[1]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_ctr[1]_i_3__0 
       (.I0(out[1]),
        .I1(out[2]),
        .O(\int_ctr[1]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h02202020)) 
    \int_ctr[2]_i_1__6 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\int_ctr_reg_n_0_[3] ),
        .I2(\int_ctr_reg_n_0_[2] ),
        .I3(\int_ctr_reg_n_0_[0] ),
        .I4(\int_ctr_reg_n_0_[1] ),
        .O(\int_ctr[2]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \int_ctr[3]_i_1__3 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(\FSM_onehot_state_reg_n_0_[2] ),
        .O(int_ctr));
  LUT5 #(
    .INIT(32'h02228000)) 
    \int_ctr[3]_i_2__6 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\int_ctr_reg_n_0_[2] ),
        .I2(\int_ctr_reg_n_0_[1] ),
        .I3(\int_ctr_reg_n_0_[0] ),
        .I4(\int_ctr_reg_n_0_[3] ),
        .O(\int_ctr[3]_i_2__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[0] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[0]_i_1__3_n_0 ),
        .Q(\int_ctr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[1] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[1]_i_1__3_n_0 ),
        .Q(\int_ctr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[2] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[2]_i_1__6_n_0 ),
        .Q(\int_ctr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[3] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[3]_i_2__6_n_0 ),
        .Q(\int_ctr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[0] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[0]),
        .Q(int_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[1] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[1]),
        .Q(int_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[2] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[2]),
        .Q(int_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[3] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[3]),
        .Q(int_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[4] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[4]),
        .Q(int_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[5] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[5]),
        .Q(int_data[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[6] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[6]),
        .Q(int_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[7] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[7]),
        .Q(int_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    int_eot_reg
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[1] ),
        .Q(int_eot),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    last_bit_reg
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(int_data[7]),
        .Q(last_bit),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    serdes_rst_reg
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(out[0]),
        .Q(RST),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dsi_tx_hs_tx_phy" *) 
module dsi_tx_hs_tx_phy_0
   (dphy1_hs_d1,
    out,
    dphy1_lp_d1_OBUF,
    \dphy1_lp_d1_TRI[0] ,
    \FSM_onehot_state_reg[6]_0 ,
    bit_clock,
    hs_word_clock,
    hs_eot,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    D);
  output [1:0]dphy1_hs_d1;
  output [1:0]out;
  output [0:0]dphy1_lp_d1_OBUF;
  output \dphy1_lp_d1_TRI[0] ;
  output \FSM_onehot_state_reg[6]_0 ;
  input bit_clock;
  input hs_word_clock;
  input [0:0]hs_eot;
  input \FSM_sequential_state_reg[0] ;
  input \FSM_sequential_state_reg[0]_0 ;
  input [7:0]D;

  wire [7:0]D;
  wire D4;
  wire D5;
  wire D6;
  wire D8;
  wire \FSM_onehot_state[6]_i_3__4_n_0 ;
  wire \FSM_onehot_state_reg[6]_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[5] ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire RST;
  wire bit_clock;
  wire [1:0]dphy1_hs_d1;
  wire [0:0]dphy1_lp_d1_OBUF;
  wire \dphy1_lp_d1_TRI[0] ;
  wire dsi_serdes_i_1__4_n_0;
  wire dsi_serdes_i_2__4_n_0;
  wire dsi_serdes_i_3__4_n_0;
  wire dsi_serdes_i_7__4_n_0;
  wire [0:0]hs_eot;
  wire hs_word_clock;
  wire int_ctr;
  wire \int_ctr[0]_i_1__4_n_0 ;
  wire \int_ctr[1]_i_1__4_n_0 ;
  wire \int_ctr[1]_i_2__4_n_0 ;
  wire \int_ctr[2]_i_1__2_n_0 ;
  wire \int_ctr[2]_i_2__2_n_0 ;
  wire \int_ctr[3]_i_1__4_n_0 ;
  wire \int_ctr[4]_i_1__2_n_0 ;
  wire \int_ctr[5]_i_2__2_n_0 ;
  wire \int_ctr[5]_i_3__2_n_0 ;
  wire \int_ctr[5]_i_5__2_n_0 ;
  wire \int_ctr[5]_i_6__2_n_0 ;
  wire \int_ctr_reg_n_0_[0] ;
  wire \int_ctr_reg_n_0_[1] ;
  wire \int_ctr_reg_n_0_[2] ;
  wire \int_ctr_reg_n_0_[3] ;
  wire \int_ctr_reg_n_0_[4] ;
  wire \int_ctr_reg_n_0_[5] ;
  wire [7:0]int_data;
  wire int_eot;
  wire last_bit;
  (* RTL_KEEP = "yes" *) wire [1:0]out;
  (* RTL_KEEP = "yes" *) wire p_0_in1_in;
  wire [5:3]plusOp;
  wire serdes_oq;
  wire serdes_tq;
  wire video_lp_oe1;
  wire NLW_dsi_serdes_OFB_UNCONNECTED;
  wire NLW_dsi_serdes_SHIFTOUT1_UNCONNECTED;
  wire NLW_dsi_serdes_SHIFTOUT2_UNCONNECTED;
  wire NLW_dsi_serdes_TBYTEOUT_UNCONNECTED;
  wire NLW_dsi_serdes_TFB_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFEEFFEEFFEEFFEC)) 
    \FSM_onehot_state[6]_i_2__4 
       (.I0(\int_ctr[5]_i_3__2_n_0 ),
        .I1(p_0_in1_in),
        .I2(out[1]),
        .I3(\FSM_onehot_state[6]_i_3__4_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[2] ),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state_reg[6]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[6]_i_3__4 
       (.I0(int_eot),
        .I1(\FSM_onehot_state_reg_n_0_[5] ),
        .I2(\int_ctr[5]_i_5__2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[6]_i_3__4_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(out[1]),
        .Q(out[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(out[0]),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[1] ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[3] ),
        .Q(p_0_in1_in),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[5] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(p_0_in1_in),
        .Q(\FSM_onehot_state_reg_n_0_[5] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[6] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[5] ),
        .Q(out[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \dphy1_lp_d1_OBUFT[0]_inst_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\FSM_sequential_state_reg[0] ),
        .O(dphy1_lp_d1_OBUF));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \dphy1_lp_d1_OBUFT[1]_inst_i_3 
       (.I0(out[1]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(p_0_in1_in),
        .I4(\FSM_sequential_state_reg[0] ),
        .O(\dphy1_lp_d1_TRI[0] ));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IOSTANDARD = "DEFAULT" *) 
  (* XILINX_LEGACY_PRIM = "OBUFTDS" *) 
  (* box_type = "PRIMITIVE" *) 
  OBUFTDS_DUAL_BUF_HD44 dsi_lane_buf
       (.I(serdes_oq),
        .O(dphy1_hs_d1[1]),
        .OB(dphy1_hs_d1[0]),
        .T(serdes_tq));
  (* box_type = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    dsi_serdes
       (.CLK(bit_clock),
        .CLKDIV(hs_word_clock),
        .D1(dsi_serdes_i_1__4_n_0),
        .D2(dsi_serdes_i_2__4_n_0),
        .D3(dsi_serdes_i_3__4_n_0),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(dsi_serdes_i_7__4_n_0),
        .D8(D8),
        .OCE(1'b1),
        .OFB(NLW_dsi_serdes_OFB_UNCONNECTED),
        .OQ(serdes_oq),
        .RST(RST),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(NLW_dsi_serdes_SHIFTOUT1_UNCONNECTED),
        .SHIFTOUT2(NLW_dsi_serdes_SHIFTOUT2_UNCONNECTED),
        .T1(video_lp_oe1),
        .T2(video_lp_oe1),
        .T3(video_lp_oe1),
        .T4(video_lp_oe1),
        .TBYTEIN(1'b0),
        .TBYTEOUT(NLW_dsi_serdes_TBYTEOUT_UNCONNECTED),
        .TCE(1'b1),
        .TFB(NLW_dsi_serdes_TFB_UNCONNECTED),
        .TQ(serdes_tq));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_1__4
       (.I0(last_bit),
        .I1(out[1]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[0]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_1__4_n_0));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_2__4
       (.I0(last_bit),
        .I1(out[1]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[1]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_2__4_n_0));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_3__4
       (.I0(last_bit),
        .I1(out[1]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[2]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_3__4_n_0));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_4__4
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[1]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[3]),
        .O(D4));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_5__4
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[1]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[4]),
        .O(D5));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_6__4
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[1]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[5]),
        .O(D6));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_7__4
       (.I0(last_bit),
        .I1(out[1]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[6]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_7__4_n_0));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_8__4
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[1]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[7]),
        .O(D8));
  LUT4 #(
    .INIT(16'h0001)) 
    dsi_serdes_i_9__4
       (.I0(p_0_in1_in),
        .I1(\FSM_onehot_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(out[1]),
        .O(video_lp_oe1));
  LUT6 #(
    .INIT(64'h005F0055004F0044)) 
    \int_ctr[0]_i_1__4 
       (.I0(\int_ctr[5]_i_3__2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\int_ctr[5]_i_5__2_n_0 ),
        .I3(\int_ctr_reg_n_0_[0] ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6__2_n_0 ),
        .O(\int_ctr[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0606FFFF0600)) 
    \int_ctr[1]_i_1__4 
       (.I0(\int_ctr_reg_n_0_[1] ),
        .I1(\int_ctr_reg_n_0_[0] ),
        .I2(\int_ctr[5]_i_3__2_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(\int_ctr[1]_i_2__4_n_0 ),
        .I5(\int_ctr[5]_i_6__2_n_0 ),
        .O(\int_ctr[1]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \int_ctr[1]_i_2__4 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\int_ctr[5]_i_5__2_n_0 ),
        .I2(\int_ctr_reg_n_0_[0] ),
        .I3(\int_ctr_reg_n_0_[1] ),
        .O(\int_ctr[1]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h50F0505040F04040)) 
    \int_ctr[2]_i_1__2 
       (.I0(\int_ctr[5]_i_3__2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\int_ctr[2]_i_2__2_n_0 ),
        .I3(\int_ctr[5]_i_5__2_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6__2_n_0 ),
        .O(\int_ctr[2]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \int_ctr[2]_i_2__2 
       (.I0(\int_ctr_reg_n_0_[0] ),
        .I1(\int_ctr_reg_n_0_[1] ),
        .I2(\int_ctr_reg_n_0_[2] ),
        .O(\int_ctr[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h50F0505040F04040)) 
    \int_ctr[3]_i_1__4 
       (.I0(\int_ctr[5]_i_3__2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[3]),
        .I3(\int_ctr[5]_i_5__2_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6__2_n_0 ),
        .O(\int_ctr[3]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \int_ctr[3]_i_2__2 
       (.I0(\int_ctr_reg_n_0_[1] ),
        .I1(\int_ctr_reg_n_0_[0] ),
        .I2(\int_ctr_reg_n_0_[2] ),
        .I3(\int_ctr_reg_n_0_[3] ),
        .O(plusOp[3]));
  LUT6 #(
    .INIT(64'h50F0505040F04040)) 
    \int_ctr[4]_i_1__2 
       (.I0(\int_ctr[5]_i_3__2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[4]),
        .I3(\int_ctr[5]_i_5__2_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6__2_n_0 ),
        .O(\int_ctr[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \int_ctr[4]_i_2__2 
       (.I0(\int_ctr_reg_n_0_[2] ),
        .I1(\int_ctr_reg_n_0_[0] ),
        .I2(\int_ctr_reg_n_0_[1] ),
        .I3(\int_ctr_reg_n_0_[3] ),
        .I4(\int_ctr_reg_n_0_[4] ),
        .O(plusOp[4]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \int_ctr[5]_i_1__2 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\FSM_onehot_state_reg_n_0_[2] ),
        .O(int_ctr));
  LUT6 #(
    .INIT(64'h50F0505040F04040)) 
    \int_ctr[5]_i_2__2 
       (.I0(\int_ctr[5]_i_3__2_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[5]),
        .I3(\int_ctr[5]_i_5__2_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6__2_n_0 ),
        .O(\int_ctr[5]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \int_ctr[5]_i_3__2 
       (.I0(\int_ctr_reg_n_0_[3] ),
        .I1(\int_ctr_reg_n_0_[2] ),
        .I2(\int_ctr_reg_n_0_[0] ),
        .I3(\int_ctr_reg_n_0_[1] ),
        .I4(\int_ctr_reg_n_0_[4] ),
        .I5(\int_ctr_reg_n_0_[5] ),
        .O(\int_ctr[5]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \int_ctr[5]_i_4__2 
       (.I0(\int_ctr_reg_n_0_[3] ),
        .I1(\int_ctr_reg_n_0_[1] ),
        .I2(\int_ctr_reg_n_0_[0] ),
        .I3(\int_ctr_reg_n_0_[2] ),
        .I4(\int_ctr_reg_n_0_[4] ),
        .I5(\int_ctr_reg_n_0_[5] ),
        .O(plusOp[5]));
  LUT6 #(
    .INIT(64'hFFFEFEFEEEEEEEEE)) 
    \int_ctr[5]_i_5__2 
       (.I0(\int_ctr_reg_n_0_[4] ),
        .I1(\int_ctr_reg_n_0_[5] ),
        .I2(\int_ctr_reg_n_0_[2] ),
        .I3(\int_ctr_reg_n_0_[0] ),
        .I4(\int_ctr_reg_n_0_[1] ),
        .I5(\int_ctr_reg_n_0_[3] ),
        .O(\int_ctr[5]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_ctr[5]_i_6__2 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(out[1]),
        .O(\int_ctr[5]_i_6__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[0] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[0]_i_1__4_n_0 ),
        .Q(\int_ctr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[1] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[1]_i_1__4_n_0 ),
        .Q(\int_ctr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[2] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[2]_i_1__2_n_0 ),
        .Q(\int_ctr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[3] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[3]_i_1__4_n_0 ),
        .Q(\int_ctr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[4] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[4]_i_1__2_n_0 ),
        .Q(\int_ctr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[5] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[5]_i_2__2_n_0 ),
        .Q(\int_ctr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[0] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[0]),
        .Q(int_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[1] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[1]),
        .Q(int_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[2] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[2]),
        .Q(int_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[3] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[3]),
        .Q(int_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[4] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[4]),
        .Q(int_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[5] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[5]),
        .Q(int_data[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[6] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[6]),
        .Q(int_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[7] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[7]),
        .Q(int_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    int_eot_reg
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(hs_eot),
        .Q(int_eot),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    last_bit_reg
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(int_data[7]),
        .Q(last_bit),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    serdes_rst_reg
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(out[0]),
        .Q(RST),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dsi_tx_hs_tx_phy" *) 
module dsi_tx_hs_tx_phy_1
   (dphy1_hs_d2,
    out,
    dphy1_lp_d2_OBUF,
    \dphy1_lp_d2_TRI[0] ,
    \FSM_onehot_state_reg[6]_0 ,
    bit_clock,
    hs_word_clock,
    hs_eot,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[2] ,
    \FSM_sequential_state_reg[0]_1 ,
    \FSM_sequential_state_reg[0]_2 ,
    \FSM_sequential_state_reg[0]_3 ,
    \FSM_sequential_state_reg[0]_4 ,
    \FSM_sequential_state_reg[0]_5 ,
    \FSM_sequential_state_reg[0]_6 ,
    \FSM_sequential_state_reg[0]_7 ,
    \FSM_sequential_state_reg[0]_8 );
  output [1:0]dphy1_hs_d2;
  output [1:0]out;
  output [0:0]dphy1_lp_d2_OBUF;
  output \dphy1_lp_d2_TRI[0] ;
  output \FSM_onehot_state_reg[6]_0 ;
  input bit_clock;
  input hs_word_clock;
  input [0:0]hs_eot;
  input \FSM_sequential_state_reg[0] ;
  input \FSM_sequential_state_reg[0]_0 ;
  input \FSM_sequential_state_reg[2] ;
  input \FSM_sequential_state_reg[0]_1 ;
  input \FSM_sequential_state_reg[0]_2 ;
  input \FSM_sequential_state_reg[0]_3 ;
  input \FSM_sequential_state_reg[0]_4 ;
  input \FSM_sequential_state_reg[0]_5 ;
  input \FSM_sequential_state_reg[0]_6 ;
  input \FSM_sequential_state_reg[0]_7 ;
  input \FSM_sequential_state_reg[0]_8 ;

  wire D4;
  wire D5;
  wire D6;
  wire D8;
  wire \FSM_onehot_state[6]_i_3__5_n_0 ;
  wire \FSM_onehot_state_reg[6]_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[5] ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[0]_2 ;
  wire \FSM_sequential_state_reg[0]_3 ;
  wire \FSM_sequential_state_reg[0]_4 ;
  wire \FSM_sequential_state_reg[0]_5 ;
  wire \FSM_sequential_state_reg[0]_6 ;
  wire \FSM_sequential_state_reg[0]_7 ;
  wire \FSM_sequential_state_reg[0]_8 ;
  wire \FSM_sequential_state_reg[2] ;
  wire RST;
  wire bit_clock;
  wire [1:0]dphy1_hs_d2;
  wire [0:0]dphy1_lp_d2_OBUF;
  wire \dphy1_lp_d2_TRI[0] ;
  wire dsi_serdes_i_1__5_n_0;
  wire dsi_serdes_i_2__5_n_0;
  wire dsi_serdes_i_3__5_n_0;
  wire dsi_serdes_i_7__5_n_0;
  wire [0:0]hs_eot;
  wire hs_word_clock;
  wire int_ctr;
  wire \int_ctr[0]_i_1__5_n_0 ;
  wire \int_ctr[1]_i_1__5_n_0 ;
  wire \int_ctr[1]_i_2__5_n_0 ;
  wire \int_ctr[2]_i_1__3_n_0 ;
  wire \int_ctr[2]_i_2__3_n_0 ;
  wire \int_ctr[3]_i_1__5_n_0 ;
  wire \int_ctr[4]_i_1__3_n_0 ;
  wire \int_ctr[5]_i_2__3_n_0 ;
  wire \int_ctr[5]_i_3__3_n_0 ;
  wire \int_ctr[5]_i_5__3_n_0 ;
  wire \int_ctr[5]_i_6__3_n_0 ;
  wire \int_ctr_reg_n_0_[0] ;
  wire \int_ctr_reg_n_0_[1] ;
  wire \int_ctr_reg_n_0_[2] ;
  wire \int_ctr_reg_n_0_[3] ;
  wire \int_ctr_reg_n_0_[4] ;
  wire \int_ctr_reg_n_0_[5] ;
  wire [7:0]int_data;
  wire int_eot;
  wire last_bit;
  (* RTL_KEEP = "yes" *) wire [1:0]out;
  (* RTL_KEEP = "yes" *) wire p_0_in1_in;
  wire [5:3]plusOp;
  wire serdes_oq;
  wire serdes_tq;
  wire video_lp_oe2;
  wire NLW_dsi_serdes_OFB_UNCONNECTED;
  wire NLW_dsi_serdes_SHIFTOUT1_UNCONNECTED;
  wire NLW_dsi_serdes_SHIFTOUT2_UNCONNECTED;
  wire NLW_dsi_serdes_TBYTEOUT_UNCONNECTED;
  wire NLW_dsi_serdes_TFB_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFEEFFEEFFEEFFEC)) 
    \FSM_onehot_state[6]_i_2__5 
       (.I0(\int_ctr[5]_i_3__3_n_0 ),
        .I1(p_0_in1_in),
        .I2(out[1]),
        .I3(\FSM_onehot_state[6]_i_3__5_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[2] ),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state_reg[6]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[6]_i_3__5 
       (.I0(int_eot),
        .I1(\FSM_onehot_state_reg_n_0_[5] ),
        .I2(\int_ctr[5]_i_5__3_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[6]_i_3__5_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(out[1]),
        .Q(out[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(out[0]),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[1] ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[3] ),
        .Q(p_0_in1_in),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[5] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(p_0_in1_in),
        .Q(\FSM_onehot_state_reg_n_0_[5] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[6] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[5] ),
        .Q(out[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \dphy1_lp_d2_OBUFT[0]_inst_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\FSM_sequential_state_reg[0] ),
        .O(dphy1_lp_d2_OBUF));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \dphy1_lp_d2_OBUFT[1]_inst_i_3 
       (.I0(out[1]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(p_0_in1_in),
        .I4(\FSM_sequential_state_reg[0] ),
        .O(\dphy1_lp_d2_TRI[0] ));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IOSTANDARD = "DEFAULT" *) 
  (* XILINX_LEGACY_PRIM = "OBUFTDS" *) 
  (* box_type = "PRIMITIVE" *) 
  OBUFTDS_DUAL_BUF_HD45 dsi_lane_buf
       (.I(serdes_oq),
        .O(dphy1_hs_d2[1]),
        .OB(dphy1_hs_d2[0]),
        .T(serdes_tq));
  (* box_type = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    dsi_serdes
       (.CLK(bit_clock),
        .CLKDIV(hs_word_clock),
        .D1(dsi_serdes_i_1__5_n_0),
        .D2(dsi_serdes_i_2__5_n_0),
        .D3(dsi_serdes_i_3__5_n_0),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(dsi_serdes_i_7__5_n_0),
        .D8(D8),
        .OCE(1'b1),
        .OFB(NLW_dsi_serdes_OFB_UNCONNECTED),
        .OQ(serdes_oq),
        .RST(RST),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(NLW_dsi_serdes_SHIFTOUT1_UNCONNECTED),
        .SHIFTOUT2(NLW_dsi_serdes_SHIFTOUT2_UNCONNECTED),
        .T1(video_lp_oe2),
        .T2(video_lp_oe2),
        .T3(video_lp_oe2),
        .T4(video_lp_oe2),
        .TBYTEIN(1'b0),
        .TBYTEOUT(NLW_dsi_serdes_TBYTEOUT_UNCONNECTED),
        .TCE(1'b1),
        .TFB(NLW_dsi_serdes_TFB_UNCONNECTED),
        .TQ(serdes_tq));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_1__5
       (.I0(last_bit),
        .I1(out[1]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[0]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_1__5_n_0));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_2__5
       (.I0(last_bit),
        .I1(out[1]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[1]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_2__5_n_0));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_3__5
       (.I0(last_bit),
        .I1(out[1]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[2]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_3__5_n_0));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_4__5
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[1]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[3]),
        .O(D4));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_5__5
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[1]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[4]),
        .O(D5));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_6__5
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[1]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[5]),
        .O(D6));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_7__5
       (.I0(last_bit),
        .I1(out[1]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[6]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_7__5_n_0));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_8__5
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[1]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[7]),
        .O(D8));
  LUT4 #(
    .INIT(16'h0001)) 
    dsi_serdes_i_9__5
       (.I0(p_0_in1_in),
        .I1(\FSM_onehot_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(out[1]),
        .O(video_lp_oe2));
  LUT6 #(
    .INIT(64'h005F0055004F0044)) 
    \int_ctr[0]_i_1__5 
       (.I0(\int_ctr[5]_i_3__3_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\int_ctr[5]_i_5__3_n_0 ),
        .I3(\int_ctr_reg_n_0_[0] ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6__3_n_0 ),
        .O(\int_ctr[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0606FFFF0600)) 
    \int_ctr[1]_i_1__5 
       (.I0(\int_ctr_reg_n_0_[1] ),
        .I1(\int_ctr_reg_n_0_[0] ),
        .I2(\int_ctr[5]_i_3__3_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(\int_ctr[1]_i_2__5_n_0 ),
        .I5(\int_ctr[5]_i_6__3_n_0 ),
        .O(\int_ctr[1]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \int_ctr[1]_i_2__5 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\int_ctr[5]_i_5__3_n_0 ),
        .I2(\int_ctr_reg_n_0_[0] ),
        .I3(\int_ctr_reg_n_0_[1] ),
        .O(\int_ctr[1]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h50F0505040F04040)) 
    \int_ctr[2]_i_1__3 
       (.I0(\int_ctr[5]_i_3__3_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\int_ctr[2]_i_2__3_n_0 ),
        .I3(\int_ctr[5]_i_5__3_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6__3_n_0 ),
        .O(\int_ctr[2]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \int_ctr[2]_i_2__3 
       (.I0(\int_ctr_reg_n_0_[0] ),
        .I1(\int_ctr_reg_n_0_[1] ),
        .I2(\int_ctr_reg_n_0_[2] ),
        .O(\int_ctr[2]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h50F0505040F04040)) 
    \int_ctr[3]_i_1__5 
       (.I0(\int_ctr[5]_i_3__3_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[3]),
        .I3(\int_ctr[5]_i_5__3_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6__3_n_0 ),
        .O(\int_ctr[3]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \int_ctr[3]_i_2__3 
       (.I0(\int_ctr_reg_n_0_[1] ),
        .I1(\int_ctr_reg_n_0_[0] ),
        .I2(\int_ctr_reg_n_0_[2] ),
        .I3(\int_ctr_reg_n_0_[3] ),
        .O(plusOp[3]));
  LUT6 #(
    .INIT(64'h50F0505040F04040)) 
    \int_ctr[4]_i_1__3 
       (.I0(\int_ctr[5]_i_3__3_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[4]),
        .I3(\int_ctr[5]_i_5__3_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6__3_n_0 ),
        .O(\int_ctr[4]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \int_ctr[4]_i_2__3 
       (.I0(\int_ctr_reg_n_0_[2] ),
        .I1(\int_ctr_reg_n_0_[0] ),
        .I2(\int_ctr_reg_n_0_[1] ),
        .I3(\int_ctr_reg_n_0_[3] ),
        .I4(\int_ctr_reg_n_0_[4] ),
        .O(plusOp[4]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \int_ctr[5]_i_1__3 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\FSM_onehot_state_reg_n_0_[2] ),
        .O(int_ctr));
  LUT6 #(
    .INIT(64'h50F0505040F04040)) 
    \int_ctr[5]_i_2__3 
       (.I0(\int_ctr[5]_i_3__3_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[5]),
        .I3(\int_ctr[5]_i_5__3_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6__3_n_0 ),
        .O(\int_ctr[5]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \int_ctr[5]_i_3__3 
       (.I0(\int_ctr_reg_n_0_[3] ),
        .I1(\int_ctr_reg_n_0_[2] ),
        .I2(\int_ctr_reg_n_0_[0] ),
        .I3(\int_ctr_reg_n_0_[1] ),
        .I4(\int_ctr_reg_n_0_[4] ),
        .I5(\int_ctr_reg_n_0_[5] ),
        .O(\int_ctr[5]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \int_ctr[5]_i_4__3 
       (.I0(\int_ctr_reg_n_0_[3] ),
        .I1(\int_ctr_reg_n_0_[1] ),
        .I2(\int_ctr_reg_n_0_[0] ),
        .I3(\int_ctr_reg_n_0_[2] ),
        .I4(\int_ctr_reg_n_0_[4] ),
        .I5(\int_ctr_reg_n_0_[5] ),
        .O(plusOp[5]));
  LUT6 #(
    .INIT(64'hFFFEFEFEEEEEEEEE)) 
    \int_ctr[5]_i_5__3 
       (.I0(\int_ctr_reg_n_0_[4] ),
        .I1(\int_ctr_reg_n_0_[5] ),
        .I2(\int_ctr_reg_n_0_[2] ),
        .I3(\int_ctr_reg_n_0_[0] ),
        .I4(\int_ctr_reg_n_0_[1] ),
        .I5(\int_ctr_reg_n_0_[3] ),
        .O(\int_ctr[5]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_ctr[5]_i_6__3 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(out[1]),
        .O(\int_ctr[5]_i_6__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[0] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[0]_i_1__5_n_0 ),
        .Q(\int_ctr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[1] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[1]_i_1__5_n_0 ),
        .Q(\int_ctr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[2] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[2]_i_1__3_n_0 ),
        .Q(\int_ctr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[3] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[3]_i_1__5_n_0 ),
        .Q(\int_ctr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[4] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[4]_i_1__3_n_0 ),
        .Q(\int_ctr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[5] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[5]_i_2__3_n_0 ),
        .Q(\int_ctr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[0] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[0]_8 ),
        .Q(int_data[0]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[1] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[0]_7 ),
        .Q(int_data[1]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[2] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[0]_6 ),
        .Q(int_data[2]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[3] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[0]_5 ),
        .Q(int_data[3]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[4] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[0]_4 ),
        .Q(int_data[4]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[5] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[0]_3 ),
        .Q(int_data[5]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[6] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[0]_2 ),
        .Q(int_data[6]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[7] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[0]_1 ),
        .Q(int_data[7]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    int_eot_reg
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(hs_eot),
        .Q(int_eot),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    last_bit_reg
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(int_data[7]),
        .Q(last_bit),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    serdes_rst_reg
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(out[0]),
        .Q(RST),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dsi_tx_hs_tx_phy" *) 
module dsi_tx_hs_tx_phy_2
   (dphy1_hs_d3,
    out,
    dphy1_lp_d3_OBUF,
    \dphy1_lp_d3_TRI[0] ,
    \FSM_onehot_state_reg[6]_0 ,
    bit_clock,
    hs_word_clock,
    hs_eot,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[2] ,
    \data_count_reg[0] ,
    \data_count_reg[0]_0 ,
    \data_count_reg[0]_1 ,
    \data_count_reg[0]_2 ,
    \data_count_reg[0]_3 ,
    \data_count_reg[0]_4 ,
    \data_count_reg[0]_5 ,
    \data_count_reg[0]_6 );
  output [1:0]dphy1_hs_d3;
  output [1:0]out;
  output [0:0]dphy1_lp_d3_OBUF;
  output \dphy1_lp_d3_TRI[0] ;
  output \FSM_onehot_state_reg[6]_0 ;
  input bit_clock;
  input hs_word_clock;
  input [0:0]hs_eot;
  input \FSM_sequential_state_reg[0] ;
  input \FSM_sequential_state_reg[0]_0 ;
  input \FSM_sequential_state_reg[2] ;
  input \data_count_reg[0] ;
  input \data_count_reg[0]_0 ;
  input \data_count_reg[0]_1 ;
  input \data_count_reg[0]_2 ;
  input \data_count_reg[0]_3 ;
  input \data_count_reg[0]_4 ;
  input \data_count_reg[0]_5 ;
  input \data_count_reg[0]_6 ;

  wire D4;
  wire D5;
  wire D6;
  wire D8;
  wire \FSM_onehot_state[6]_i_3__6_n_0 ;
  wire \FSM_onehot_state_reg[6]_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[5] ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[2] ;
  wire RST;
  wire bit_clock;
  wire \data_count_reg[0] ;
  wire \data_count_reg[0]_0 ;
  wire \data_count_reg[0]_1 ;
  wire \data_count_reg[0]_2 ;
  wire \data_count_reg[0]_3 ;
  wire \data_count_reg[0]_4 ;
  wire \data_count_reg[0]_5 ;
  wire \data_count_reg[0]_6 ;
  wire [1:0]dphy1_hs_d3;
  wire [0:0]dphy1_lp_d3_OBUF;
  wire \dphy1_lp_d3_TRI[0] ;
  wire dsi_serdes_i_1__6_n_0;
  wire dsi_serdes_i_2__6_n_0;
  wire dsi_serdes_i_3__6_n_0;
  wire dsi_serdes_i_7__6_n_0;
  wire [0:0]hs_eot;
  wire hs_word_clock;
  wire int_ctr;
  wire \int_ctr[0]_i_1__6_n_0 ;
  wire \int_ctr[1]_i_1__6_n_0 ;
  wire \int_ctr[1]_i_2__6_n_0 ;
  wire \int_ctr[2]_i_1__4_n_0 ;
  wire \int_ctr[2]_i_2__4_n_0 ;
  wire \int_ctr[3]_i_1__6_n_0 ;
  wire \int_ctr[4]_i_1__4_n_0 ;
  wire \int_ctr[5]_i_2__4_n_0 ;
  wire \int_ctr[5]_i_3__4_n_0 ;
  wire \int_ctr[5]_i_5__4_n_0 ;
  wire \int_ctr[5]_i_6__4_n_0 ;
  wire \int_ctr_reg_n_0_[0] ;
  wire \int_ctr_reg_n_0_[1] ;
  wire \int_ctr_reg_n_0_[2] ;
  wire \int_ctr_reg_n_0_[3] ;
  wire \int_ctr_reg_n_0_[4] ;
  wire \int_ctr_reg_n_0_[5] ;
  wire [7:0]int_data;
  wire int_eot;
  wire last_bit;
  (* RTL_KEEP = "yes" *) wire [1:0]out;
  (* RTL_KEEP = "yes" *) wire p_0_in1_in;
  wire [5:3]plusOp;
  wire serdes_oq;
  wire serdes_tq;
  wire video_lp_oe3;
  wire NLW_dsi_serdes_OFB_UNCONNECTED;
  wire NLW_dsi_serdes_SHIFTOUT1_UNCONNECTED;
  wire NLW_dsi_serdes_SHIFTOUT2_UNCONNECTED;
  wire NLW_dsi_serdes_TBYTEOUT_UNCONNECTED;
  wire NLW_dsi_serdes_TFB_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFEEFFEEFFEEFFEC)) 
    \FSM_onehot_state[6]_i_2__6 
       (.I0(\int_ctr[5]_i_3__4_n_0 ),
        .I1(p_0_in1_in),
        .I2(out[1]),
        .I3(\FSM_onehot_state[6]_i_3__6_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[2] ),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state_reg[6]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[6]_i_3__6 
       (.I0(int_eot),
        .I1(\FSM_onehot_state_reg_n_0_[5] ),
        .I2(\int_ctr[5]_i_5__4_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[6]_i_3__6_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(out[1]),
        .Q(out[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(out[0]),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[1] ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[3] ),
        .Q(p_0_in1_in),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[5] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(p_0_in1_in),
        .Q(\FSM_onehot_state_reg_n_0_[5] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[6] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[5] ),
        .Q(out[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \dphy1_lp_d3_OBUFT[0]_inst_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\FSM_sequential_state_reg[0] ),
        .O(dphy1_lp_d3_OBUF));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \dphy1_lp_d3_OBUFT[1]_inst_i_3 
       (.I0(out[1]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(p_0_in1_in),
        .I4(\FSM_sequential_state_reg[0] ),
        .O(\dphy1_lp_d3_TRI[0] ));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IOSTANDARD = "DEFAULT" *) 
  (* XILINX_LEGACY_PRIM = "OBUFTDS" *) 
  (* box_type = "PRIMITIVE" *) 
  OBUFTDS_DUAL_BUF_HD46 dsi_lane_buf
       (.I(serdes_oq),
        .O(dphy1_hs_d3[1]),
        .OB(dphy1_hs_d3[0]),
        .T(serdes_tq));
  (* box_type = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    dsi_serdes
       (.CLK(bit_clock),
        .CLKDIV(hs_word_clock),
        .D1(dsi_serdes_i_1__6_n_0),
        .D2(dsi_serdes_i_2__6_n_0),
        .D3(dsi_serdes_i_3__6_n_0),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(dsi_serdes_i_7__6_n_0),
        .D8(D8),
        .OCE(1'b1),
        .OFB(NLW_dsi_serdes_OFB_UNCONNECTED),
        .OQ(serdes_oq),
        .RST(RST),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(NLW_dsi_serdes_SHIFTOUT1_UNCONNECTED),
        .SHIFTOUT2(NLW_dsi_serdes_SHIFTOUT2_UNCONNECTED),
        .T1(video_lp_oe3),
        .T2(video_lp_oe3),
        .T3(video_lp_oe3),
        .T4(video_lp_oe3),
        .TBYTEIN(1'b0),
        .TBYTEOUT(NLW_dsi_serdes_TBYTEOUT_UNCONNECTED),
        .TCE(1'b1),
        .TFB(NLW_dsi_serdes_TFB_UNCONNECTED),
        .TQ(serdes_tq));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_1__6
       (.I0(last_bit),
        .I1(out[1]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[0]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_1__6_n_0));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_2__6
       (.I0(last_bit),
        .I1(out[1]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[1]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_2__6_n_0));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_3__6
       (.I0(last_bit),
        .I1(out[1]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[2]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_3__6_n_0));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_4__6
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[1]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[3]),
        .O(D4));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_5__6
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[1]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[4]),
        .O(D5));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_6__6
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[1]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[5]),
        .O(D6));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_7__6
       (.I0(last_bit),
        .I1(out[1]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[6]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_7__6_n_0));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_8__6
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[1]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[7]),
        .O(D8));
  LUT4 #(
    .INIT(16'h0001)) 
    dsi_serdes_i_9__6
       (.I0(p_0_in1_in),
        .I1(\FSM_onehot_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(out[1]),
        .O(video_lp_oe3));
  LUT6 #(
    .INIT(64'h005F0055004F0044)) 
    \int_ctr[0]_i_1__6 
       (.I0(\int_ctr[5]_i_3__4_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\int_ctr[5]_i_5__4_n_0 ),
        .I3(\int_ctr_reg_n_0_[0] ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6__4_n_0 ),
        .O(\int_ctr[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0606FFFF0600)) 
    \int_ctr[1]_i_1__6 
       (.I0(\int_ctr_reg_n_0_[1] ),
        .I1(\int_ctr_reg_n_0_[0] ),
        .I2(\int_ctr[5]_i_3__4_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(\int_ctr[1]_i_2__6_n_0 ),
        .I5(\int_ctr[5]_i_6__4_n_0 ),
        .O(\int_ctr[1]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \int_ctr[1]_i_2__6 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\int_ctr[5]_i_5__4_n_0 ),
        .I2(\int_ctr_reg_n_0_[0] ),
        .I3(\int_ctr_reg_n_0_[1] ),
        .O(\int_ctr[1]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h50F0505040F04040)) 
    \int_ctr[2]_i_1__4 
       (.I0(\int_ctr[5]_i_3__4_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\int_ctr[2]_i_2__4_n_0 ),
        .I3(\int_ctr[5]_i_5__4_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6__4_n_0 ),
        .O(\int_ctr[2]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \int_ctr[2]_i_2__4 
       (.I0(\int_ctr_reg_n_0_[0] ),
        .I1(\int_ctr_reg_n_0_[1] ),
        .I2(\int_ctr_reg_n_0_[2] ),
        .O(\int_ctr[2]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h50F0505040F04040)) 
    \int_ctr[3]_i_1__6 
       (.I0(\int_ctr[5]_i_3__4_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[3]),
        .I3(\int_ctr[5]_i_5__4_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6__4_n_0 ),
        .O(\int_ctr[3]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \int_ctr[3]_i_2__4 
       (.I0(\int_ctr_reg_n_0_[1] ),
        .I1(\int_ctr_reg_n_0_[0] ),
        .I2(\int_ctr_reg_n_0_[2] ),
        .I3(\int_ctr_reg_n_0_[3] ),
        .O(plusOp[3]));
  LUT6 #(
    .INIT(64'h50F0505040F04040)) 
    \int_ctr[4]_i_1__4 
       (.I0(\int_ctr[5]_i_3__4_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[4]),
        .I3(\int_ctr[5]_i_5__4_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6__4_n_0 ),
        .O(\int_ctr[4]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \int_ctr[4]_i_2__4 
       (.I0(\int_ctr_reg_n_0_[2] ),
        .I1(\int_ctr_reg_n_0_[0] ),
        .I2(\int_ctr_reg_n_0_[1] ),
        .I3(\int_ctr_reg_n_0_[3] ),
        .I4(\int_ctr_reg_n_0_[4] ),
        .O(plusOp[4]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \int_ctr[5]_i_1__4 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\FSM_onehot_state_reg_n_0_[2] ),
        .O(int_ctr));
  LUT6 #(
    .INIT(64'h50F0505040F04040)) 
    \int_ctr[5]_i_2__4 
       (.I0(\int_ctr[5]_i_3__4_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[5]),
        .I3(\int_ctr[5]_i_5__4_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6__4_n_0 ),
        .O(\int_ctr[5]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \int_ctr[5]_i_3__4 
       (.I0(\int_ctr_reg_n_0_[3] ),
        .I1(\int_ctr_reg_n_0_[2] ),
        .I2(\int_ctr_reg_n_0_[0] ),
        .I3(\int_ctr_reg_n_0_[1] ),
        .I4(\int_ctr_reg_n_0_[4] ),
        .I5(\int_ctr_reg_n_0_[5] ),
        .O(\int_ctr[5]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \int_ctr[5]_i_4__4 
       (.I0(\int_ctr_reg_n_0_[3] ),
        .I1(\int_ctr_reg_n_0_[1] ),
        .I2(\int_ctr_reg_n_0_[0] ),
        .I3(\int_ctr_reg_n_0_[2] ),
        .I4(\int_ctr_reg_n_0_[4] ),
        .I5(\int_ctr_reg_n_0_[5] ),
        .O(plusOp[5]));
  LUT6 #(
    .INIT(64'hFFFEFEFEEEEEEEEE)) 
    \int_ctr[5]_i_5__4 
       (.I0(\int_ctr_reg_n_0_[4] ),
        .I1(\int_ctr_reg_n_0_[5] ),
        .I2(\int_ctr_reg_n_0_[2] ),
        .I3(\int_ctr_reg_n_0_[0] ),
        .I4(\int_ctr_reg_n_0_[1] ),
        .I5(\int_ctr_reg_n_0_[3] ),
        .O(\int_ctr[5]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_ctr[5]_i_6__4 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(out[1]),
        .O(\int_ctr[5]_i_6__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[0] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[0]_i_1__6_n_0 ),
        .Q(\int_ctr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[1] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[1]_i_1__6_n_0 ),
        .Q(\int_ctr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[2] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[2]_i_1__4_n_0 ),
        .Q(\int_ctr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[3] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[3]_i_1__6_n_0 ),
        .Q(\int_ctr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[4] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[4]_i_1__4_n_0 ),
        .Q(\int_ctr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[5] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[5]_i_2__4_n_0 ),
        .Q(\int_ctr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[0] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\data_count_reg[0]_6 ),
        .Q(int_data[0]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[1] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\data_count_reg[0]_5 ),
        .Q(int_data[1]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[2] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\data_count_reg[0]_4 ),
        .Q(int_data[2]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[3] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\data_count_reg[0]_3 ),
        .Q(int_data[3]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[4] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\data_count_reg[0]_2 ),
        .Q(int_data[4]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[5] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\data_count_reg[0]_1 ),
        .Q(int_data[5]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[6] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\data_count_reg[0]_0 ),
        .Q(int_data[6]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[7] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\data_count_reg[0] ),
        .Q(int_data[7]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    int_eot_reg
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(hs_eot),
        .Q(int_eot),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    last_bit_reg
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(int_data[7]),
        .Q(last_bit),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    serdes_rst_reg
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(out[0]),
        .Q(RST),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dsi_tx_hs_tx_phy" *) 
module dsi_tx_hs_tx_phy_5
   (dphy0_hs_d0,
    out,
    \dphy0_lp_d0_TRI[0] ,
    \FSM_onehot_state_reg[6]_0 ,
    hs_phy_rdy,
    bit_clock,
    hs_word_clock,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    D);
  output [1:0]dphy0_hs_d0;
  output [2:0]out;
  output \dphy0_lp_d0_TRI[0] ;
  output \FSM_onehot_state_reg[6]_0 ;
  output hs_phy_rdy;
  input bit_clock;
  input hs_word_clock;
  input \FSM_sequential_state_reg[1] ;
  input \FSM_sequential_state_reg[0] ;
  input \FSM_sequential_state_reg[0]_0 ;
  input [7:0]D;

  wire [7:0]D;
  wire D4;
  wire D5;
  wire D6;
  wire D8;
  wire \FSM_onehot_state[6]_i_3_n_0 ;
  wire \FSM_onehot_state[6]_i_4_n_0 ;
  wire \FSM_onehot_state[6]_i_5_n_0 ;
  wire \FSM_onehot_state_reg[6]_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[5] ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[1] ;
  wire RST;
  wire bit_clock;
  wire [1:0]dphy0_hs_d0;
  wire \dphy0_lp_d0_TRI[0] ;
  wire dsi_serdes_i_1_n_0;
  wire dsi_serdes_i_2_n_0;
  wire dsi_serdes_i_3_n_0;
  wire dsi_serdes_i_7_n_0;
  wire hs_phy_rdy;
  wire hs_word_clock;
  wire int_ctr;
  wire \int_ctr[0]_i_1_n_0 ;
  wire \int_ctr[1]_i_1_n_0 ;
  wire \int_ctr[1]_i_2_n_0 ;
  wire \int_ctr[1]_i_3_n_0 ;
  wire \int_ctr[2]_i_1__5_n_0 ;
  wire \int_ctr[3]_i_2__5_n_0 ;
  wire \int_ctr_reg_n_0_[0] ;
  wire \int_ctr_reg_n_0_[1] ;
  wire \int_ctr_reg_n_0_[2] ;
  wire \int_ctr_reg_n_0_[3] ;
  wire [7:0]int_data;
  wire int_eot;
  wire last_bit;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  (* RTL_KEEP = "yes" *) wire p_0_in1_in;
  wire serdes_oq;
  wire serdes_tq;
  wire video_lp_oe0;
  wire NLW_dsi_serdes_OFB_UNCONNECTED;
  wire NLW_dsi_serdes_SHIFTOUT1_UNCONNECTED;
  wire NLW_dsi_serdes_SHIFTOUT2_UNCONNECTED;
  wire NLW_dsi_serdes_TBYTEOUT_UNCONNECTED;
  wire NLW_dsi_serdes_TFB_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFAAFFAAFFAAFFA8)) 
    \FSM_onehot_state[6]_i_2 
       (.I0(\FSM_onehot_state[6]_i_3_n_0 ),
        .I1(p_0_in1_in),
        .I2(out[2]),
        .I3(\FSM_onehot_state[6]_i_4_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[2] ),
        .I5(out[1]),
        .O(\FSM_onehot_state_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \FSM_onehot_state[6]_i_3 
       (.I0(\int_ctr_reg_n_0_[3] ),
        .I1(\int_ctr_reg_n_0_[0] ),
        .I2(\int_ctr_reg_n_0_[1] ),
        .I3(\int_ctr_reg_n_0_[2] ),
        .I4(p_0_in1_in),
        .O(\FSM_onehot_state[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF8888888888888)) 
    \FSM_onehot_state[6]_i_4 
       (.I0(int_eot),
        .I1(\FSM_onehot_state_reg_n_0_[5] ),
        .I2(\int_ctr_reg_n_0_[2] ),
        .I3(\FSM_onehot_state[6]_i_5_n_0 ),
        .I4(\int_ctr_reg_n_0_[3] ),
        .I5(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[6]_i_5 
       (.I0(\int_ctr_reg_n_0_[1] ),
        .I1(\int_ctr_reg_n_0_[0] ),
        .O(\FSM_onehot_state[6]_i_5_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(out[2]),
        .Q(out[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(out[0]),
        .Q(out[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(out[1]),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[3] ),
        .Q(p_0_in1_in),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[5] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(p_0_in1_in),
        .Q(\FSM_onehot_state_reg_n_0_[5] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[6] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[5] ),
        .Q(out[2]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00200000)) 
    \FSM_sequential_state[0]_i_3 
       (.I0(\int_ctr_reg_n_0_[3] ),
        .I1(\int_ctr_reg_n_0_[0] ),
        .I2(\int_ctr_reg_n_0_[1] ),
        .I3(\int_ctr_reg_n_0_[2] ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .O(hs_phy_rdy));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \dphy0_lp_d0_IOBUF[1]_inst_i_4 
       (.I0(out[2]),
        .I1(\FSM_onehot_state_reg_n_0_[5] ),
        .I2(p_0_in1_in),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .I4(\FSM_sequential_state_reg[0] ),
        .O(\dphy0_lp_d0_TRI[0] ));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IOSTANDARD = "DEFAULT" *) 
  (* XILINX_LEGACY_PRIM = "OBUFTDS" *) 
  (* box_type = "PRIMITIVE" *) 
  OBUFTDS_DUAL_BUF_HD38 dsi_lane_buf
       (.I(serdes_oq),
        .O(dphy0_hs_d0[1]),
        .OB(dphy0_hs_d0[0]),
        .T(serdes_tq));
  (* box_type = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    dsi_serdes
       (.CLK(bit_clock),
        .CLKDIV(hs_word_clock),
        .D1(dsi_serdes_i_1_n_0),
        .D2(dsi_serdes_i_2_n_0),
        .D3(dsi_serdes_i_3_n_0),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(dsi_serdes_i_7_n_0),
        .D8(D8),
        .OCE(1'b1),
        .OFB(NLW_dsi_serdes_OFB_UNCONNECTED),
        .OQ(serdes_oq),
        .RST(RST),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(NLW_dsi_serdes_SHIFTOUT1_UNCONNECTED),
        .SHIFTOUT2(NLW_dsi_serdes_SHIFTOUT2_UNCONNECTED),
        .T1(video_lp_oe0),
        .T2(video_lp_oe0),
        .T3(video_lp_oe0),
        .T4(video_lp_oe0),
        .TBYTEIN(1'b0),
        .TBYTEOUT(NLW_dsi_serdes_TBYTEOUT_UNCONNECTED),
        .TCE(1'b1),
        .TFB(NLW_dsi_serdes_TFB_UNCONNECTED),
        .TQ(serdes_tq));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_1
       (.I0(last_bit),
        .I1(out[2]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[0]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_1_n_0));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_2
       (.I0(last_bit),
        .I1(out[2]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[1]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_2_n_0));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_3
       (.I0(last_bit),
        .I1(out[2]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[2]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_4
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[2]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[3]),
        .O(D4));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_5
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[2]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[4]),
        .O(D5));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_6
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[2]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[5]),
        .O(D6));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_7
       (.I0(last_bit),
        .I1(out[2]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[6]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_7_n_0));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_8
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[2]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[7]),
        .O(D8));
  LUT4 #(
    .INIT(16'h0001)) 
    dsi_serdes_i_9
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(p_0_in1_in),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(out[2]),
        .O(video_lp_oe0));
  LUT6 #(
    .INIT(64'h003F0003003F0002)) 
    \int_ctr[0]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[2] ),
        .I1(\int_ctr_reg_n_0_[2] ),
        .I2(\int_ctr_reg_n_0_[3] ),
        .I3(\int_ctr_reg_n_0_[0] ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[1]_i_3_n_0 ),
        .O(\int_ctr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3F0003003F000200)) 
    \int_ctr[1]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[2] ),
        .I1(\int_ctr_reg_n_0_[2] ),
        .I2(\int_ctr_reg_n_0_[3] ),
        .I3(\int_ctr[1]_i_2_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[1]_i_3_n_0 ),
        .O(\int_ctr[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_ctr[1]_i_2 
       (.I0(\int_ctr_reg_n_0_[0] ),
        .I1(\int_ctr_reg_n_0_[1] ),
        .O(\int_ctr[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_ctr[1]_i_3 
       (.I0(out[1]),
        .I1(out[2]),
        .O(\int_ctr[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h02202020)) 
    \int_ctr[2]_i_1__5 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\int_ctr_reg_n_0_[3] ),
        .I2(\int_ctr_reg_n_0_[2] ),
        .I3(\int_ctr_reg_n_0_[0] ),
        .I4(\int_ctr_reg_n_0_[1] ),
        .O(\int_ctr[2]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \int_ctr[3]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(\FSM_onehot_state_reg_n_0_[2] ),
        .O(int_ctr));
  LUT5 #(
    .INIT(32'h02228000)) 
    \int_ctr[3]_i_2__5 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\int_ctr_reg_n_0_[2] ),
        .I2(\int_ctr_reg_n_0_[1] ),
        .I3(\int_ctr_reg_n_0_[0] ),
        .I4(\int_ctr_reg_n_0_[3] ),
        .O(\int_ctr[3]_i_2__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[0] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[0]_i_1_n_0 ),
        .Q(\int_ctr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[1] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[1]_i_1_n_0 ),
        .Q(\int_ctr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[2] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[2]_i_1__5_n_0 ),
        .Q(\int_ctr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[3] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[3]_i_2__5_n_0 ),
        .Q(\int_ctr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[0] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[0]),
        .Q(int_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[1] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[1]),
        .Q(int_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[2] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[2]),
        .Q(int_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[3] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[3]),
        .Q(int_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[4] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[4]),
        .Q(int_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[5] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[5]),
        .Q(int_data[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[6] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[6]),
        .Q(int_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[7] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[7]),
        .Q(int_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    int_eot_reg
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[1] ),
        .Q(int_eot),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    last_bit_reg
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(int_data[7]),
        .Q(last_bit),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    serdes_rst_reg
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(out[0]),
        .Q(RST),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dsi_tx_hs_tx_phy" *) 
module dsi_tx_hs_tx_phy_6
   (dphy0_hs_d1,
    out,
    dphy0_lp_d1_OBUF,
    \dphy0_lp_d1_TRI[0] ,
    \FSM_onehot_state_reg[6]_0 ,
    bit_clock,
    hs_word_clock,
    hs_eot,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    D);
  output [1:0]dphy0_hs_d1;
  output [1:0]out;
  output [0:0]dphy0_lp_d1_OBUF;
  output \dphy0_lp_d1_TRI[0] ;
  output \FSM_onehot_state_reg[6]_0 ;
  input bit_clock;
  input hs_word_clock;
  input [0:0]hs_eot;
  input \FSM_sequential_state_reg[0] ;
  input \FSM_sequential_state_reg[0]_0 ;
  input [7:0]D;

  wire [7:0]D;
  wire D4;
  wire D5;
  wire D6;
  wire D8;
  wire \FSM_onehot_state[6]_i_3__0_n_0 ;
  wire \FSM_onehot_state_reg[6]_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[5] ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire RST;
  wire bit_clock;
  wire [1:0]dphy0_hs_d1;
  wire [0:0]dphy0_lp_d1_OBUF;
  wire \dphy0_lp_d1_TRI[0] ;
  wire dsi_serdes_i_1__0_n_0;
  wire dsi_serdes_i_2__0_n_0;
  wire dsi_serdes_i_3__0_n_0;
  wire dsi_serdes_i_7__0_n_0;
  wire [0:0]hs_eot;
  wire hs_word_clock;
  wire int_ctr;
  wire \int_ctr[0]_i_1__0_n_0 ;
  wire \int_ctr[1]_i_1__0_n_0 ;
  wire \int_ctr[1]_i_2__0_n_0 ;
  wire \int_ctr[2]_i_1_n_0 ;
  wire \int_ctr[2]_i_2_n_0 ;
  wire \int_ctr[3]_i_1__0_n_0 ;
  wire \int_ctr[4]_i_1_n_0 ;
  wire \int_ctr[5]_i_2_n_0 ;
  wire \int_ctr[5]_i_3_n_0 ;
  wire \int_ctr[5]_i_5_n_0 ;
  wire \int_ctr[5]_i_6_n_0 ;
  wire \int_ctr_reg_n_0_[0] ;
  wire \int_ctr_reg_n_0_[1] ;
  wire \int_ctr_reg_n_0_[2] ;
  wire \int_ctr_reg_n_0_[3] ;
  wire \int_ctr_reg_n_0_[4] ;
  wire \int_ctr_reg_n_0_[5] ;
  wire [7:0]int_data;
  wire int_eot;
  wire last_bit;
  (* RTL_KEEP = "yes" *) wire [1:0]out;
  (* RTL_KEEP = "yes" *) wire p_0_in1_in;
  wire [5:3]plusOp;
  wire serdes_oq;
  wire serdes_tq;
  wire video_lp_oe1;
  wire NLW_dsi_serdes_OFB_UNCONNECTED;
  wire NLW_dsi_serdes_SHIFTOUT1_UNCONNECTED;
  wire NLW_dsi_serdes_SHIFTOUT2_UNCONNECTED;
  wire NLW_dsi_serdes_TBYTEOUT_UNCONNECTED;
  wire NLW_dsi_serdes_TFB_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFEEFFEEFFEEFFEC)) 
    \FSM_onehot_state[6]_i_2__0 
       (.I0(\int_ctr[5]_i_3_n_0 ),
        .I1(p_0_in1_in),
        .I2(out[1]),
        .I3(\FSM_onehot_state[6]_i_3__0_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[2] ),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state_reg[6]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[6]_i_3__0 
       (.I0(int_eot),
        .I1(\FSM_onehot_state_reg_n_0_[5] ),
        .I2(\int_ctr[5]_i_5_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[6]_i_3__0_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(out[1]),
        .Q(out[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(out[0]),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[1] ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[3] ),
        .Q(p_0_in1_in),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[5] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(p_0_in1_in),
        .Q(\FSM_onehot_state_reg_n_0_[5] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[6] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[5] ),
        .Q(out[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \dphy0_lp_d1_OBUFT[0]_inst_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\FSM_sequential_state_reg[0] ),
        .O(dphy0_lp_d1_OBUF));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \dphy0_lp_d1_OBUFT[1]_inst_i_3 
       (.I0(out[1]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(p_0_in1_in),
        .I4(\FSM_sequential_state_reg[0] ),
        .O(\dphy0_lp_d1_TRI[0] ));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IOSTANDARD = "DEFAULT" *) 
  (* XILINX_LEGACY_PRIM = "OBUFTDS" *) 
  (* box_type = "PRIMITIVE" *) 
  OBUFTDS_DUAL_BUF_HD39 dsi_lane_buf
       (.I(serdes_oq),
        .O(dphy0_hs_d1[1]),
        .OB(dphy0_hs_d1[0]),
        .T(serdes_tq));
  (* box_type = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    dsi_serdes
       (.CLK(bit_clock),
        .CLKDIV(hs_word_clock),
        .D1(dsi_serdes_i_1__0_n_0),
        .D2(dsi_serdes_i_2__0_n_0),
        .D3(dsi_serdes_i_3__0_n_0),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(dsi_serdes_i_7__0_n_0),
        .D8(D8),
        .OCE(1'b1),
        .OFB(NLW_dsi_serdes_OFB_UNCONNECTED),
        .OQ(serdes_oq),
        .RST(RST),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(NLW_dsi_serdes_SHIFTOUT1_UNCONNECTED),
        .SHIFTOUT2(NLW_dsi_serdes_SHIFTOUT2_UNCONNECTED),
        .T1(video_lp_oe1),
        .T2(video_lp_oe1),
        .T3(video_lp_oe1),
        .T4(video_lp_oe1),
        .TBYTEIN(1'b0),
        .TBYTEOUT(NLW_dsi_serdes_TBYTEOUT_UNCONNECTED),
        .TCE(1'b1),
        .TFB(NLW_dsi_serdes_TFB_UNCONNECTED),
        .TQ(serdes_tq));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_1__0
       (.I0(last_bit),
        .I1(out[1]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[0]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_2__0
       (.I0(last_bit),
        .I1(out[1]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[1]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_3__0
       (.I0(last_bit),
        .I1(out[1]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[2]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_3__0_n_0));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_4__0
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[1]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[3]),
        .O(D4));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_5__0
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[1]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[4]),
        .O(D5));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_6__0
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[1]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[5]),
        .O(D6));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_7__0
       (.I0(last_bit),
        .I1(out[1]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[6]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_7__0_n_0));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_8__0
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[1]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[7]),
        .O(D8));
  LUT4 #(
    .INIT(16'h0001)) 
    dsi_serdes_i_9__0
       (.I0(p_0_in1_in),
        .I1(\FSM_onehot_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(out[1]),
        .O(video_lp_oe1));
  LUT6 #(
    .INIT(64'h005F0055004F0044)) 
    \int_ctr[0]_i_1__0 
       (.I0(\int_ctr[5]_i_3_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\int_ctr[5]_i_5_n_0 ),
        .I3(\int_ctr_reg_n_0_[0] ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6_n_0 ),
        .O(\int_ctr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0606FFFF0600)) 
    \int_ctr[1]_i_1__0 
       (.I0(\int_ctr_reg_n_0_[1] ),
        .I1(\int_ctr_reg_n_0_[0] ),
        .I2(\int_ctr[5]_i_3_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(\int_ctr[1]_i_2__0_n_0 ),
        .I5(\int_ctr[5]_i_6_n_0 ),
        .O(\int_ctr[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \int_ctr[1]_i_2__0 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\int_ctr[5]_i_5_n_0 ),
        .I2(\int_ctr_reg_n_0_[0] ),
        .I3(\int_ctr_reg_n_0_[1] ),
        .O(\int_ctr[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h50F0505040F04040)) 
    \int_ctr[2]_i_1 
       (.I0(\int_ctr[5]_i_3_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\int_ctr[2]_i_2_n_0 ),
        .I3(\int_ctr[5]_i_5_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6_n_0 ),
        .O(\int_ctr[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \int_ctr[2]_i_2 
       (.I0(\int_ctr_reg_n_0_[0] ),
        .I1(\int_ctr_reg_n_0_[1] ),
        .I2(\int_ctr_reg_n_0_[2] ),
        .O(\int_ctr[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h50F0505040F04040)) 
    \int_ctr[3]_i_1__0 
       (.I0(\int_ctr[5]_i_3_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[3]),
        .I3(\int_ctr[5]_i_5_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6_n_0 ),
        .O(\int_ctr[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \int_ctr[3]_i_2 
       (.I0(\int_ctr_reg_n_0_[1] ),
        .I1(\int_ctr_reg_n_0_[0] ),
        .I2(\int_ctr_reg_n_0_[2] ),
        .I3(\int_ctr_reg_n_0_[3] ),
        .O(plusOp[3]));
  LUT6 #(
    .INIT(64'h50F0505040F04040)) 
    \int_ctr[4]_i_1 
       (.I0(\int_ctr[5]_i_3_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[4]),
        .I3(\int_ctr[5]_i_5_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6_n_0 ),
        .O(\int_ctr[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \int_ctr[4]_i_2 
       (.I0(\int_ctr_reg_n_0_[2] ),
        .I1(\int_ctr_reg_n_0_[0] ),
        .I2(\int_ctr_reg_n_0_[1] ),
        .I3(\int_ctr_reg_n_0_[3] ),
        .I4(\int_ctr_reg_n_0_[4] ),
        .O(plusOp[4]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \int_ctr[5]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\FSM_onehot_state_reg_n_0_[2] ),
        .O(int_ctr));
  LUT6 #(
    .INIT(64'h50F0505040F04040)) 
    \int_ctr[5]_i_2 
       (.I0(\int_ctr[5]_i_3_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[5]),
        .I3(\int_ctr[5]_i_5_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6_n_0 ),
        .O(\int_ctr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \int_ctr[5]_i_3 
       (.I0(\int_ctr_reg_n_0_[3] ),
        .I1(\int_ctr_reg_n_0_[2] ),
        .I2(\int_ctr_reg_n_0_[0] ),
        .I3(\int_ctr_reg_n_0_[1] ),
        .I4(\int_ctr_reg_n_0_[4] ),
        .I5(\int_ctr_reg_n_0_[5] ),
        .O(\int_ctr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \int_ctr[5]_i_4 
       (.I0(\int_ctr_reg_n_0_[3] ),
        .I1(\int_ctr_reg_n_0_[1] ),
        .I2(\int_ctr_reg_n_0_[0] ),
        .I3(\int_ctr_reg_n_0_[2] ),
        .I4(\int_ctr_reg_n_0_[4] ),
        .I5(\int_ctr_reg_n_0_[5] ),
        .O(plusOp[5]));
  LUT6 #(
    .INIT(64'hFFFEFEFEEEEEEEEE)) 
    \int_ctr[5]_i_5 
       (.I0(\int_ctr_reg_n_0_[4] ),
        .I1(\int_ctr_reg_n_0_[5] ),
        .I2(\int_ctr_reg_n_0_[2] ),
        .I3(\int_ctr_reg_n_0_[0] ),
        .I4(\int_ctr_reg_n_0_[1] ),
        .I5(\int_ctr_reg_n_0_[3] ),
        .O(\int_ctr[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_ctr[5]_i_6 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(out[1]),
        .O(\int_ctr[5]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[0] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[0]_i_1__0_n_0 ),
        .Q(\int_ctr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[1] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[1]_i_1__0_n_0 ),
        .Q(\int_ctr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[2] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[2]_i_1_n_0 ),
        .Q(\int_ctr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[3] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[3]_i_1__0_n_0 ),
        .Q(\int_ctr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[4] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[4]_i_1_n_0 ),
        .Q(\int_ctr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[5] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[5]_i_2_n_0 ),
        .Q(\int_ctr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[0] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[0]),
        .Q(int_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[1] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[1]),
        .Q(int_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[2] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[2]),
        .Q(int_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[3] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[3]),
        .Q(int_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[4] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[4]),
        .Q(int_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[5] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[5]),
        .Q(int_data[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[6] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[6]),
        .Q(int_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[7] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(D[7]),
        .Q(int_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    int_eot_reg
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(hs_eot),
        .Q(int_eot),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    last_bit_reg
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(int_data[7]),
        .Q(last_bit),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    serdes_rst_reg
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(out[0]),
        .Q(RST),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dsi_tx_hs_tx_phy" *) 
module dsi_tx_hs_tx_phy_7
   (dphy0_hs_d2,
    out,
    dphy0_lp_d2_OBUF,
    \dphy0_lp_d2_TRI[0] ,
    \FSM_onehot_state_reg[6]_0 ,
    bit_clock,
    hs_word_clock,
    hs_eot,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[2] ,
    \FSM_sequential_state_reg[0]_1 ,
    \FSM_sequential_state_reg[0]_2 ,
    \FSM_sequential_state_reg[0]_3 ,
    \FSM_sequential_state_reg[0]_4 ,
    \FSM_sequential_state_reg[0]_5 ,
    \FSM_sequential_state_reg[0]_6 ,
    \FSM_sequential_state_reg[0]_7 ,
    \FSM_sequential_state_reg[0]_8 );
  output [1:0]dphy0_hs_d2;
  output [1:0]out;
  output [0:0]dphy0_lp_d2_OBUF;
  output \dphy0_lp_d2_TRI[0] ;
  output \FSM_onehot_state_reg[6]_0 ;
  input bit_clock;
  input hs_word_clock;
  input [0:0]hs_eot;
  input \FSM_sequential_state_reg[0] ;
  input \FSM_sequential_state_reg[0]_0 ;
  input \FSM_sequential_state_reg[2] ;
  input \FSM_sequential_state_reg[0]_1 ;
  input \FSM_sequential_state_reg[0]_2 ;
  input \FSM_sequential_state_reg[0]_3 ;
  input \FSM_sequential_state_reg[0]_4 ;
  input \FSM_sequential_state_reg[0]_5 ;
  input \FSM_sequential_state_reg[0]_6 ;
  input \FSM_sequential_state_reg[0]_7 ;
  input \FSM_sequential_state_reg[0]_8 ;

  wire D4;
  wire D5;
  wire D6;
  wire D8;
  wire \FSM_onehot_state[6]_i_3__1_n_0 ;
  wire \FSM_onehot_state_reg[6]_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[5] ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[0]_2 ;
  wire \FSM_sequential_state_reg[0]_3 ;
  wire \FSM_sequential_state_reg[0]_4 ;
  wire \FSM_sequential_state_reg[0]_5 ;
  wire \FSM_sequential_state_reg[0]_6 ;
  wire \FSM_sequential_state_reg[0]_7 ;
  wire \FSM_sequential_state_reg[0]_8 ;
  wire \FSM_sequential_state_reg[2] ;
  wire RST;
  wire bit_clock;
  wire [1:0]dphy0_hs_d2;
  wire [0:0]dphy0_lp_d2_OBUF;
  wire \dphy0_lp_d2_TRI[0] ;
  wire dsi_serdes_i_1__1_n_0;
  wire dsi_serdes_i_2__1_n_0;
  wire dsi_serdes_i_3__1_n_0;
  wire dsi_serdes_i_7__1_n_0;
  wire [0:0]hs_eot;
  wire hs_word_clock;
  wire int_ctr;
  wire \int_ctr[0]_i_1__1_n_0 ;
  wire \int_ctr[1]_i_1__1_n_0 ;
  wire \int_ctr[1]_i_2__1_n_0 ;
  wire \int_ctr[2]_i_1__0_n_0 ;
  wire \int_ctr[2]_i_2__0_n_0 ;
  wire \int_ctr[3]_i_1__1_n_0 ;
  wire \int_ctr[4]_i_1__0_n_0 ;
  wire \int_ctr[5]_i_2__0_n_0 ;
  wire \int_ctr[5]_i_3__0_n_0 ;
  wire \int_ctr[5]_i_5__0_n_0 ;
  wire \int_ctr[5]_i_6__0_n_0 ;
  wire \int_ctr_reg_n_0_[0] ;
  wire \int_ctr_reg_n_0_[1] ;
  wire \int_ctr_reg_n_0_[2] ;
  wire \int_ctr_reg_n_0_[3] ;
  wire \int_ctr_reg_n_0_[4] ;
  wire \int_ctr_reg_n_0_[5] ;
  wire [7:0]int_data;
  wire int_eot;
  wire last_bit;
  (* RTL_KEEP = "yes" *) wire [1:0]out;
  (* RTL_KEEP = "yes" *) wire p_0_in1_in;
  wire [5:3]plusOp;
  wire serdes_oq;
  wire serdes_tq;
  wire video_lp_oe2;
  wire NLW_dsi_serdes_OFB_UNCONNECTED;
  wire NLW_dsi_serdes_SHIFTOUT1_UNCONNECTED;
  wire NLW_dsi_serdes_SHIFTOUT2_UNCONNECTED;
  wire NLW_dsi_serdes_TBYTEOUT_UNCONNECTED;
  wire NLW_dsi_serdes_TFB_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFEEFFEEFFEEFFEC)) 
    \FSM_onehot_state[6]_i_2__1 
       (.I0(\int_ctr[5]_i_3__0_n_0 ),
        .I1(p_0_in1_in),
        .I2(out[1]),
        .I3(\FSM_onehot_state[6]_i_3__1_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[2] ),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state_reg[6]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[6]_i_3__1 
       (.I0(int_eot),
        .I1(\FSM_onehot_state_reg_n_0_[5] ),
        .I2(\int_ctr[5]_i_5__0_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[6]_i_3__1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(out[1]),
        .Q(out[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(out[0]),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[1] ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[3] ),
        .Q(p_0_in1_in),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[5] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(p_0_in1_in),
        .Q(\FSM_onehot_state_reg_n_0_[5] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[6] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[5] ),
        .Q(out[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \dphy0_lp_d2_OBUFT[0]_inst_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\FSM_sequential_state_reg[0] ),
        .O(dphy0_lp_d2_OBUF));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \dphy0_lp_d2_OBUFT[1]_inst_i_3 
       (.I0(out[1]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(p_0_in1_in),
        .I4(\FSM_sequential_state_reg[0] ),
        .O(\dphy0_lp_d2_TRI[0] ));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IOSTANDARD = "DEFAULT" *) 
  (* XILINX_LEGACY_PRIM = "OBUFTDS" *) 
  (* box_type = "PRIMITIVE" *) 
  OBUFTDS_DUAL_BUF_HD40 dsi_lane_buf
       (.I(serdes_oq),
        .O(dphy0_hs_d2[1]),
        .OB(dphy0_hs_d2[0]),
        .T(serdes_tq));
  (* box_type = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    dsi_serdes
       (.CLK(bit_clock),
        .CLKDIV(hs_word_clock),
        .D1(dsi_serdes_i_1__1_n_0),
        .D2(dsi_serdes_i_2__1_n_0),
        .D3(dsi_serdes_i_3__1_n_0),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(dsi_serdes_i_7__1_n_0),
        .D8(D8),
        .OCE(1'b1),
        .OFB(NLW_dsi_serdes_OFB_UNCONNECTED),
        .OQ(serdes_oq),
        .RST(RST),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(NLW_dsi_serdes_SHIFTOUT1_UNCONNECTED),
        .SHIFTOUT2(NLW_dsi_serdes_SHIFTOUT2_UNCONNECTED),
        .T1(video_lp_oe2),
        .T2(video_lp_oe2),
        .T3(video_lp_oe2),
        .T4(video_lp_oe2),
        .TBYTEIN(1'b0),
        .TBYTEOUT(NLW_dsi_serdes_TBYTEOUT_UNCONNECTED),
        .TCE(1'b1),
        .TFB(NLW_dsi_serdes_TFB_UNCONNECTED),
        .TQ(serdes_tq));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_1__1
       (.I0(last_bit),
        .I1(out[1]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[0]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_2__1
       (.I0(last_bit),
        .I1(out[1]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[1]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_2__1_n_0));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_3__1
       (.I0(last_bit),
        .I1(out[1]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[2]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_3__1_n_0));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_4__1
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[1]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[3]),
        .O(D4));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_5__1
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[1]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[4]),
        .O(D5));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_6__1
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[1]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[5]),
        .O(D6));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_7__1
       (.I0(last_bit),
        .I1(out[1]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[6]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_7__1_n_0));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_8__1
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[1]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[7]),
        .O(D8));
  LUT4 #(
    .INIT(16'h0001)) 
    dsi_serdes_i_9__1
       (.I0(p_0_in1_in),
        .I1(\FSM_onehot_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(out[1]),
        .O(video_lp_oe2));
  LUT6 #(
    .INIT(64'h005F0055004F0044)) 
    \int_ctr[0]_i_1__1 
       (.I0(\int_ctr[5]_i_3__0_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\int_ctr[5]_i_5__0_n_0 ),
        .I3(\int_ctr_reg_n_0_[0] ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6__0_n_0 ),
        .O(\int_ctr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0606FFFF0600)) 
    \int_ctr[1]_i_1__1 
       (.I0(\int_ctr_reg_n_0_[1] ),
        .I1(\int_ctr_reg_n_0_[0] ),
        .I2(\int_ctr[5]_i_3__0_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(\int_ctr[1]_i_2__1_n_0 ),
        .I5(\int_ctr[5]_i_6__0_n_0 ),
        .O(\int_ctr[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \int_ctr[1]_i_2__1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\int_ctr[5]_i_5__0_n_0 ),
        .I2(\int_ctr_reg_n_0_[0] ),
        .I3(\int_ctr_reg_n_0_[1] ),
        .O(\int_ctr[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h50F0505040F04040)) 
    \int_ctr[2]_i_1__0 
       (.I0(\int_ctr[5]_i_3__0_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\int_ctr[2]_i_2__0_n_0 ),
        .I3(\int_ctr[5]_i_5__0_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6__0_n_0 ),
        .O(\int_ctr[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \int_ctr[2]_i_2__0 
       (.I0(\int_ctr_reg_n_0_[0] ),
        .I1(\int_ctr_reg_n_0_[1] ),
        .I2(\int_ctr_reg_n_0_[2] ),
        .O(\int_ctr[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h50F0505040F04040)) 
    \int_ctr[3]_i_1__1 
       (.I0(\int_ctr[5]_i_3__0_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[3]),
        .I3(\int_ctr[5]_i_5__0_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6__0_n_0 ),
        .O(\int_ctr[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \int_ctr[3]_i_2__0 
       (.I0(\int_ctr_reg_n_0_[1] ),
        .I1(\int_ctr_reg_n_0_[0] ),
        .I2(\int_ctr_reg_n_0_[2] ),
        .I3(\int_ctr_reg_n_0_[3] ),
        .O(plusOp[3]));
  LUT6 #(
    .INIT(64'h50F0505040F04040)) 
    \int_ctr[4]_i_1__0 
       (.I0(\int_ctr[5]_i_3__0_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[4]),
        .I3(\int_ctr[5]_i_5__0_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6__0_n_0 ),
        .O(\int_ctr[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \int_ctr[4]_i_2__0 
       (.I0(\int_ctr_reg_n_0_[2] ),
        .I1(\int_ctr_reg_n_0_[0] ),
        .I2(\int_ctr_reg_n_0_[1] ),
        .I3(\int_ctr_reg_n_0_[3] ),
        .I4(\int_ctr_reg_n_0_[4] ),
        .O(plusOp[4]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \int_ctr[5]_i_1__0 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\FSM_onehot_state_reg_n_0_[2] ),
        .O(int_ctr));
  LUT6 #(
    .INIT(64'h50F0505040F04040)) 
    \int_ctr[5]_i_2__0 
       (.I0(\int_ctr[5]_i_3__0_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[5]),
        .I3(\int_ctr[5]_i_5__0_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6__0_n_0 ),
        .O(\int_ctr[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \int_ctr[5]_i_3__0 
       (.I0(\int_ctr_reg_n_0_[3] ),
        .I1(\int_ctr_reg_n_0_[2] ),
        .I2(\int_ctr_reg_n_0_[0] ),
        .I3(\int_ctr_reg_n_0_[1] ),
        .I4(\int_ctr_reg_n_0_[4] ),
        .I5(\int_ctr_reg_n_0_[5] ),
        .O(\int_ctr[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \int_ctr[5]_i_4__0 
       (.I0(\int_ctr_reg_n_0_[3] ),
        .I1(\int_ctr_reg_n_0_[1] ),
        .I2(\int_ctr_reg_n_0_[0] ),
        .I3(\int_ctr_reg_n_0_[2] ),
        .I4(\int_ctr_reg_n_0_[4] ),
        .I5(\int_ctr_reg_n_0_[5] ),
        .O(plusOp[5]));
  LUT6 #(
    .INIT(64'hFFFEFEFEEEEEEEEE)) 
    \int_ctr[5]_i_5__0 
       (.I0(\int_ctr_reg_n_0_[4] ),
        .I1(\int_ctr_reg_n_0_[5] ),
        .I2(\int_ctr_reg_n_0_[2] ),
        .I3(\int_ctr_reg_n_0_[0] ),
        .I4(\int_ctr_reg_n_0_[1] ),
        .I5(\int_ctr_reg_n_0_[3] ),
        .O(\int_ctr[5]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_ctr[5]_i_6__0 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(out[1]),
        .O(\int_ctr[5]_i_6__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[0] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[0]_i_1__1_n_0 ),
        .Q(\int_ctr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[1] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[1]_i_1__1_n_0 ),
        .Q(\int_ctr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[2] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[2]_i_1__0_n_0 ),
        .Q(\int_ctr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[3] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[3]_i_1__1_n_0 ),
        .Q(\int_ctr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[4] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[4]_i_1__0_n_0 ),
        .Q(\int_ctr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[5] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[5]_i_2__0_n_0 ),
        .Q(\int_ctr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[0] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[0]_8 ),
        .Q(int_data[0]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[1] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[0]_7 ),
        .Q(int_data[1]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[2] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[0]_6 ),
        .Q(int_data[2]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[3] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[0]_5 ),
        .Q(int_data[3]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[4] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[0]_4 ),
        .Q(int_data[4]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[5] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[0]_3 ),
        .Q(int_data[5]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[6] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[0]_2 ),
        .Q(int_data[6]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[7] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state_reg[0]_1 ),
        .Q(int_data[7]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    int_eot_reg
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(hs_eot),
        .Q(int_eot),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    last_bit_reg
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(int_data[7]),
        .Q(last_bit),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    serdes_rst_reg
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(out[0]),
        .Q(RST),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dsi_tx_hs_tx_phy" *) 
module dsi_tx_hs_tx_phy_8
   (dphy0_hs_d3,
    out,
    dphy0_lp_d3_OBUF,
    \dphy0_lp_d3_TRI[0] ,
    \FSM_onehot_state_reg[6]_0 ,
    bit_clock,
    hs_word_clock,
    hs_eot,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[2] ,
    \data_count_reg[0] ,
    \data_count_reg[0]_0 ,
    \data_count_reg[0]_1 ,
    \data_count_reg[0]_2 ,
    \data_count_reg[0]_3 ,
    \data_count_reg[0]_4 ,
    \data_count_reg[0]_5 ,
    \data_count_reg[0]_6 );
  output [1:0]dphy0_hs_d3;
  output [1:0]out;
  output [0:0]dphy0_lp_d3_OBUF;
  output \dphy0_lp_d3_TRI[0] ;
  output \FSM_onehot_state_reg[6]_0 ;
  input bit_clock;
  input hs_word_clock;
  input [0:0]hs_eot;
  input \FSM_sequential_state_reg[0] ;
  input \FSM_sequential_state_reg[0]_0 ;
  input \FSM_sequential_state_reg[2] ;
  input \data_count_reg[0] ;
  input \data_count_reg[0]_0 ;
  input \data_count_reg[0]_1 ;
  input \data_count_reg[0]_2 ;
  input \data_count_reg[0]_3 ;
  input \data_count_reg[0]_4 ;
  input \data_count_reg[0]_5 ;
  input \data_count_reg[0]_6 ;

  wire D4;
  wire D5;
  wire D6;
  wire D8;
  wire \FSM_onehot_state[6]_i_3__2_n_0 ;
  wire \FSM_onehot_state_reg[6]_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[1] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[2] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[3] ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_state_reg_n_0_[5] ;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[2] ;
  wire RST;
  wire bit_clock;
  wire \data_count_reg[0] ;
  wire \data_count_reg[0]_0 ;
  wire \data_count_reg[0]_1 ;
  wire \data_count_reg[0]_2 ;
  wire \data_count_reg[0]_3 ;
  wire \data_count_reg[0]_4 ;
  wire \data_count_reg[0]_5 ;
  wire \data_count_reg[0]_6 ;
  wire [1:0]dphy0_hs_d3;
  wire [0:0]dphy0_lp_d3_OBUF;
  wire \dphy0_lp_d3_TRI[0] ;
  wire dsi_serdes_i_1__2_n_0;
  wire dsi_serdes_i_2__2_n_0;
  wire dsi_serdes_i_3__2_n_0;
  wire dsi_serdes_i_7__2_n_0;
  wire [0:0]hs_eot;
  wire hs_word_clock;
  wire int_ctr;
  wire \int_ctr[0]_i_1__2_n_0 ;
  wire \int_ctr[1]_i_1__2_n_0 ;
  wire \int_ctr[1]_i_2__2_n_0 ;
  wire \int_ctr[2]_i_1__1_n_0 ;
  wire \int_ctr[2]_i_2__1_n_0 ;
  wire \int_ctr[3]_i_1__2_n_0 ;
  wire \int_ctr[4]_i_1__1_n_0 ;
  wire \int_ctr[5]_i_2__1_n_0 ;
  wire \int_ctr[5]_i_3__1_n_0 ;
  wire \int_ctr[5]_i_5__1_n_0 ;
  wire \int_ctr[5]_i_6__1_n_0 ;
  wire \int_ctr_reg_n_0_[0] ;
  wire \int_ctr_reg_n_0_[1] ;
  wire \int_ctr_reg_n_0_[2] ;
  wire \int_ctr_reg_n_0_[3] ;
  wire \int_ctr_reg_n_0_[4] ;
  wire \int_ctr_reg_n_0_[5] ;
  wire [7:0]int_data;
  wire int_eot;
  wire last_bit;
  (* RTL_KEEP = "yes" *) wire [1:0]out;
  (* RTL_KEEP = "yes" *) wire p_0_in1_in;
  wire [5:3]plusOp;
  wire serdes_oq;
  wire serdes_tq;
  wire video_lp_oe3;
  wire NLW_dsi_serdes_OFB_UNCONNECTED;
  wire NLW_dsi_serdes_SHIFTOUT1_UNCONNECTED;
  wire NLW_dsi_serdes_SHIFTOUT2_UNCONNECTED;
  wire NLW_dsi_serdes_TBYTEOUT_UNCONNECTED;
  wire NLW_dsi_serdes_TFB_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFEEFFEEFFEEFFEC)) 
    \FSM_onehot_state[6]_i_2__2 
       (.I0(\int_ctr[5]_i_3__1_n_0 ),
        .I1(p_0_in1_in),
        .I2(out[1]),
        .I3(\FSM_onehot_state[6]_i_3__2_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[2] ),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state_reg[6]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_state[6]_i_3__2 
       (.I0(int_eot),
        .I1(\FSM_onehot_state_reg_n_0_[5] ),
        .I2(\int_ctr[5]_i_5__1_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[3] ),
        .O(\FSM_onehot_state[6]_i_3__2_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[0] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(out[1]),
        .Q(out[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(out[0]),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[1] ),
        .Q(\FSM_onehot_state_reg_n_0_[2] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[4] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[3] ),
        .Q(p_0_in1_in),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[5] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(p_0_in1_in),
        .Q(\FSM_onehot_state_reg_n_0_[5] ),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[6] 
       (.C(hs_word_clock),
        .CE(\FSM_sequential_state_reg[0]_0 ),
        .D(\FSM_onehot_state_reg_n_0_[5] ),
        .Q(out[1]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \dphy0_lp_d3_OBUFT[0]_inst_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(\FSM_sequential_state_reg[0] ),
        .O(dphy0_lp_d3_OBUF));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \dphy0_lp_d3_OBUFT[1]_inst_i_3 
       (.I0(out[1]),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(p_0_in1_in),
        .I4(\FSM_sequential_state_reg[0] ),
        .O(\dphy0_lp_d3_TRI[0] ));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IOSTANDARD = "DEFAULT" *) 
  (* XILINX_LEGACY_PRIM = "OBUFTDS" *) 
  (* box_type = "PRIMITIVE" *) 
  OBUFTDS_DUAL_BUF_HD41 dsi_lane_buf
       (.I(serdes_oq),
        .O(dphy0_hs_d3[1]),
        .OB(dphy0_hs_d3[0]),
        .T(serdes_tq));
  (* box_type = "PRIMITIVE" *) 
  OSERDESE2 #(
    .DATA_RATE_OQ("DDR"),
    .DATA_RATE_TQ("SDR"),
    .DATA_WIDTH(8),
    .INIT_OQ(1'b0),
    .INIT_TQ(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_D1_INVERTED(1'b0),
    .IS_D2_INVERTED(1'b0),
    .IS_D3_INVERTED(1'b0),
    .IS_D4_INVERTED(1'b0),
    .IS_D5_INVERTED(1'b0),
    .IS_D6_INVERTED(1'b0),
    .IS_D7_INVERTED(1'b0),
    .IS_D8_INVERTED(1'b0),
    .IS_T1_INVERTED(1'b0),
    .IS_T2_INVERTED(1'b0),
    .IS_T3_INVERTED(1'b0),
    .IS_T4_INVERTED(1'b0),
    .SERDES_MODE("MASTER"),
    .SRVAL_OQ(1'b0),
    .SRVAL_TQ(1'b1),
    .TBYTE_CTL("FALSE"),
    .TBYTE_SRC("FALSE"),
    .TRISTATE_WIDTH(1)) 
    dsi_serdes
       (.CLK(bit_clock),
        .CLKDIV(hs_word_clock),
        .D1(dsi_serdes_i_1__2_n_0),
        .D2(dsi_serdes_i_2__2_n_0),
        .D3(dsi_serdes_i_3__2_n_0),
        .D4(D4),
        .D5(D5),
        .D6(D6),
        .D7(dsi_serdes_i_7__2_n_0),
        .D8(D8),
        .OCE(1'b1),
        .OFB(NLW_dsi_serdes_OFB_UNCONNECTED),
        .OQ(serdes_oq),
        .RST(RST),
        .SHIFTIN1(1'b0),
        .SHIFTIN2(1'b0),
        .SHIFTOUT1(NLW_dsi_serdes_SHIFTOUT1_UNCONNECTED),
        .SHIFTOUT2(NLW_dsi_serdes_SHIFTOUT2_UNCONNECTED),
        .T1(video_lp_oe3),
        .T2(video_lp_oe3),
        .T3(video_lp_oe3),
        .T4(video_lp_oe3),
        .TBYTEIN(1'b0),
        .TBYTEOUT(NLW_dsi_serdes_TBYTEOUT_UNCONNECTED),
        .TCE(1'b1),
        .TFB(NLW_dsi_serdes_TFB_UNCONNECTED),
        .TQ(serdes_tq));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_1__2
       (.I0(last_bit),
        .I1(out[1]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[0]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_1__2_n_0));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_2__2
       (.I0(last_bit),
        .I1(out[1]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[1]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_2__2_n_0));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_3__2
       (.I0(last_bit),
        .I1(out[1]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[2]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_3__2_n_0));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_4__2
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[1]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[3]),
        .O(D4));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_5__2
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[1]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[4]),
        .O(D5));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_6__2
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[1]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[5]),
        .O(D6));
  LUT5 #(
    .INIT(32'h0000F404)) 
    dsi_serdes_i_7__2
       (.I0(last_bit),
        .I1(out[1]),
        .I2(\FSM_onehot_state_reg_n_0_[5] ),
        .I3(int_data[6]),
        .I4(p_0_in1_in),
        .O(dsi_serdes_i_7__2_n_0));
  LUT5 #(
    .INIT(32'hFFBAAABA)) 
    dsi_serdes_i_8__2
       (.I0(p_0_in1_in),
        .I1(last_bit),
        .I2(out[1]),
        .I3(\FSM_onehot_state_reg_n_0_[5] ),
        .I4(int_data[7]),
        .O(D8));
  LUT4 #(
    .INIT(16'h0001)) 
    dsi_serdes_i_9__2
       (.I0(p_0_in1_in),
        .I1(\FSM_onehot_state_reg_n_0_[5] ),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(out[1]),
        .O(video_lp_oe3));
  LUT6 #(
    .INIT(64'h005F0055004F0044)) 
    \int_ctr[0]_i_1__2 
       (.I0(\int_ctr[5]_i_3__1_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\int_ctr[5]_i_5__1_n_0 ),
        .I3(\int_ctr_reg_n_0_[0] ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6__1_n_0 ),
        .O(\int_ctr[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0606FFFF0600)) 
    \int_ctr[1]_i_1__2 
       (.I0(\int_ctr_reg_n_0_[1] ),
        .I1(\int_ctr_reg_n_0_[0] ),
        .I2(\int_ctr[5]_i_3__1_n_0 ),
        .I3(\FSM_onehot_state_reg_n_0_[2] ),
        .I4(\int_ctr[1]_i_2__2_n_0 ),
        .I5(\int_ctr[5]_i_6__1_n_0 ),
        .O(\int_ctr[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \int_ctr[1]_i_2__2 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\int_ctr[5]_i_5__1_n_0 ),
        .I2(\int_ctr_reg_n_0_[0] ),
        .I3(\int_ctr_reg_n_0_[1] ),
        .O(\int_ctr[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h50F0505040F04040)) 
    \int_ctr[2]_i_1__1 
       (.I0(\int_ctr[5]_i_3__1_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(\int_ctr[2]_i_2__1_n_0 ),
        .I3(\int_ctr[5]_i_5__1_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6__1_n_0 ),
        .O(\int_ctr[2]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \int_ctr[2]_i_2__1 
       (.I0(\int_ctr_reg_n_0_[0] ),
        .I1(\int_ctr_reg_n_0_[1] ),
        .I2(\int_ctr_reg_n_0_[2] ),
        .O(\int_ctr[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h50F0505040F04040)) 
    \int_ctr[3]_i_1__2 
       (.I0(\int_ctr[5]_i_3__1_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[3]),
        .I3(\int_ctr[5]_i_5__1_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6__1_n_0 ),
        .O(\int_ctr[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \int_ctr[3]_i_2__1 
       (.I0(\int_ctr_reg_n_0_[1] ),
        .I1(\int_ctr_reg_n_0_[0] ),
        .I2(\int_ctr_reg_n_0_[2] ),
        .I3(\int_ctr_reg_n_0_[3] ),
        .O(plusOp[3]));
  LUT6 #(
    .INIT(64'h50F0505040F04040)) 
    \int_ctr[4]_i_1__1 
       (.I0(\int_ctr[5]_i_3__1_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[4]),
        .I3(\int_ctr[5]_i_5__1_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6__1_n_0 ),
        .O(\int_ctr[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \int_ctr[4]_i_2__1 
       (.I0(\int_ctr_reg_n_0_[2] ),
        .I1(\int_ctr_reg_n_0_[0] ),
        .I2(\int_ctr_reg_n_0_[1] ),
        .I3(\int_ctr_reg_n_0_[3] ),
        .I4(\int_ctr_reg_n_0_[4] ),
        .O(plusOp[4]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \int_ctr[5]_i_1__1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_state_reg_n_0_[1] ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\FSM_onehot_state_reg_n_0_[2] ),
        .O(int_ctr));
  LUT6 #(
    .INIT(64'h50F0505040F04040)) 
    \int_ctr[5]_i_2__1 
       (.I0(\int_ctr[5]_i_3__1_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[2] ),
        .I2(plusOp[5]),
        .I3(\int_ctr[5]_i_5__1_n_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\int_ctr[5]_i_6__1_n_0 ),
        .O(\int_ctr[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \int_ctr[5]_i_3__1 
       (.I0(\int_ctr_reg_n_0_[3] ),
        .I1(\int_ctr_reg_n_0_[2] ),
        .I2(\int_ctr_reg_n_0_[0] ),
        .I3(\int_ctr_reg_n_0_[1] ),
        .I4(\int_ctr_reg_n_0_[4] ),
        .I5(\int_ctr_reg_n_0_[5] ),
        .O(\int_ctr[5]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \int_ctr[5]_i_4__1 
       (.I0(\int_ctr_reg_n_0_[3] ),
        .I1(\int_ctr_reg_n_0_[1] ),
        .I2(\int_ctr_reg_n_0_[0] ),
        .I3(\int_ctr_reg_n_0_[2] ),
        .I4(\int_ctr_reg_n_0_[4] ),
        .I5(\int_ctr_reg_n_0_[5] ),
        .O(plusOp[5]));
  LUT6 #(
    .INIT(64'hFFFEFEFEEEEEEEEE)) 
    \int_ctr[5]_i_5__1 
       (.I0(\int_ctr_reg_n_0_[4] ),
        .I1(\int_ctr_reg_n_0_[5] ),
        .I2(\int_ctr_reg_n_0_[2] ),
        .I3(\int_ctr_reg_n_0_[0] ),
        .I4(\int_ctr_reg_n_0_[1] ),
        .I5(\int_ctr_reg_n_0_[3] ),
        .O(\int_ctr[5]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \int_ctr[5]_i_6__1 
       (.I0(\FSM_onehot_state_reg_n_0_[1] ),
        .I1(out[1]),
        .O(\int_ctr[5]_i_6__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[0] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[0]_i_1__2_n_0 ),
        .Q(\int_ctr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[1] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[1]_i_1__2_n_0 ),
        .Q(\int_ctr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[2] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[2]_i_1__1_n_0 ),
        .Q(\int_ctr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[3] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[3]_i_1__2_n_0 ),
        .Q(\int_ctr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[4] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[4]_i_1__1_n_0 ),
        .Q(\int_ctr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_ctr_reg[5] 
       (.C(hs_word_clock),
        .CE(int_ctr),
        .D(\int_ctr[5]_i_2__1_n_0 ),
        .Q(\int_ctr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[0] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\data_count_reg[0]_6 ),
        .Q(int_data[0]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[1] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\data_count_reg[0]_5 ),
        .Q(int_data[1]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[2] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\data_count_reg[0]_4 ),
        .Q(int_data[2]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[3] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\data_count_reg[0]_3 ),
        .Q(int_data[3]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[4] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\data_count_reg[0]_2 ),
        .Q(int_data[4]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[5] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\data_count_reg[0]_1 ),
        .Q(int_data[5]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[6] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\data_count_reg[0]_0 ),
        .Q(int_data[6]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[7] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\data_count_reg[0] ),
        .Q(int_data[7]),
        .R(\FSM_sequential_state_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    int_eot_reg
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(hs_eot),
        .Q(int_eot),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    last_bit_reg
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(int_data[7]),
        .Q(last_bit),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    serdes_rst_reg
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(out[0]),
        .Q(RST),
        .R(1'b0));
endmodule

module dsi_tx_lp_lane_ctrl
   (dphy1_lp_d0_OBUF,
    out,
    \FSM_sequential_state_reg[0] ,
    config_lp_d0);
  output [1:0]dphy1_lp_d0_OBUF;
  input [2:0]out;
  input \FSM_sequential_state_reg[0] ;
  input [1:0]config_lp_d0;

  wire \FSM_sequential_state_reg[0] ;
  wire [1:0]config_lp_d0;
  wire [1:0]dphy1_lp_d0_OBUF;
  wire [2:0]out;

  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \dphy1_lp_d0_OBUFT[0]_inst_i_1 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(\FSM_sequential_state_reg[0] ),
        .I4(config_lp_d0[0]),
        .O(dphy1_lp_d0_OBUF[0]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \dphy1_lp_d0_OBUFT[1]_inst_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(\FSM_sequential_state_reg[0] ),
        .I3(config_lp_d0[1]),
        .O(dphy1_lp_d0_OBUF[1]));
endmodule

(* ORIG_REF_NAME = "dsi_tx_lp_lane_ctrl" *) 
module dsi_tx_lp_lane_ctrl_12
   (dphy0_lp_d0_OBUF,
    out,
    \FSM_sequential_state_reg[0] ,
    config_lp_d0);
  output [1:0]dphy0_lp_d0_OBUF;
  input [2:0]out;
  input \FSM_sequential_state_reg[0] ;
  input [1:0]config_lp_d0;

  wire \FSM_sequential_state_reg[0] ;
  wire [1:0]config_lp_d0;
  wire [1:0]dphy0_lp_d0_OBUF;
  wire [2:0]out;

  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \dphy0_lp_d0_IOBUF[0]_inst_i_1 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(\FSM_sequential_state_reg[0] ),
        .I4(config_lp_d0[0]),
        .O(dphy0_lp_d0_OBUF[0]));
  LUT4 #(
    .INIT(16'hEFE0)) 
    \dphy0_lp_d0_IOBUF[1]_inst_i_1 
       (.I0(out[2]),
        .I1(out[0]),
        .I2(\FSM_sequential_state_reg[0] ),
        .I3(config_lp_d0[1]),
        .O(dphy0_lp_d0_OBUF[1]));
endmodule

module dsi_tx_lpdt_tx
   (config_lp_d0,
    ls_word_ce,
    lpdt_sot,
    ls_2xbit_clock,
    lpdt_data,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[0]_1 ,
    \FSM_sequential_state_reg[0]_2 ,
    \FSM_sequential_state_reg[0]_3 ,
    \FSM_sequential_state_reg[0]_4 ,
    \FSM_sequential_state_reg[0]_5 ,
    \FSM_sequential_state_reg[0]_6 ,
    \FSM_sequential_state_reg[0]_7 ,
    \FSM_sequential_state_reg[0]_8 ,
    \FSM_sequential_state_reg[0]_9 ,
    \FSM_sequential_state_reg[0]_10 ,
    \FSM_sequential_state_reg[0]_11 ,
    \FSM_sequential_state_reg[0]_12 ,
    \FSM_sequential_state_reg[0]_13 ,
    \FSM_sequential_state_reg[0]_14 ,
    \FSM_sequential_state_reg[0]_15 ,
    \cs_bytes_sent_reg[0] ,
    \cs_bytes_sent_reg[0]_0 ,
    \cs_bytes_sent_reg[0]_1 ,
    \cs_bytes_sent_reg[0]_2 ,
    \cs_bytes_sent_reg[0]_3 ,
    \cs_bytes_sent_reg[0]_4 ,
    \cs_bytes_sent_reg[0]_5 ,
    \cs_bytes_sent_reg[0]_6 ,
    D,
    \FSM_sequential_state_reg[2] );
  output [1:0]config_lp_d0;
  input ls_word_ce;
  input lpdt_sot;
  input ls_2xbit_clock;
  input [7:0]lpdt_data;
  input \FSM_sequential_state_reg[1] ;
  input \FSM_sequential_state_reg[0] ;
  input \FSM_sequential_state_reg[0]_0 ;
  input \FSM_sequential_state_reg[0]_1 ;
  input \FSM_sequential_state_reg[0]_2 ;
  input \FSM_sequential_state_reg[0]_3 ;
  input \FSM_sequential_state_reg[0]_4 ;
  input \FSM_sequential_state_reg[0]_5 ;
  input \FSM_sequential_state_reg[0]_6 ;
  input \FSM_sequential_state_reg[0]_7 ;
  input \FSM_sequential_state_reg[0]_8 ;
  input \FSM_sequential_state_reg[0]_9 ;
  input \FSM_sequential_state_reg[0]_10 ;
  input \FSM_sequential_state_reg[0]_11 ;
  input \FSM_sequential_state_reg[0]_12 ;
  input \FSM_sequential_state_reg[0]_13 ;
  input \FSM_sequential_state_reg[0]_14 ;
  input \FSM_sequential_state_reg[0]_15 ;
  input \cs_bytes_sent_reg[0] ;
  input \cs_bytes_sent_reg[0]_0 ;
  input \cs_bytes_sent_reg[0]_1 ;
  input \cs_bytes_sent_reg[0]_2 ;
  input \cs_bytes_sent_reg[0]_3 ;
  input \cs_bytes_sent_reg[0]_4 ;
  input \cs_bytes_sent_reg[0]_5 ;
  input \cs_bytes_sent_reg[0]_6 ;
  input [3:0]D;
  input [3:0]\FSM_sequential_state_reg[2] ;

  wire [1:0]B__0;
  wire [2:0]C__0;
  wire \C_n_0_[0] ;
  wire \C_n_0_[1] ;
  wire \C_n_0_[2] ;
  wire [3:0]D;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[0]_10 ;
  wire \FSM_sequential_state_reg[0]_11 ;
  wire \FSM_sequential_state_reg[0]_12 ;
  wire \FSM_sequential_state_reg[0]_13 ;
  wire \FSM_sequential_state_reg[0]_14 ;
  wire \FSM_sequential_state_reg[0]_15 ;
  wire \FSM_sequential_state_reg[0]_2 ;
  wire \FSM_sequential_state_reg[0]_3 ;
  wire \FSM_sequential_state_reg[0]_4 ;
  wire \FSM_sequential_state_reg[0]_5 ;
  wire \FSM_sequential_state_reg[0]_6 ;
  wire \FSM_sequential_state_reg[0]_7 ;
  wire \FSM_sequential_state_reg[0]_8 ;
  wire \FSM_sequential_state_reg[0]_9 ;
  wire \FSM_sequential_state_reg[1] ;
  wire [3:0]\FSM_sequential_state_reg[2] ;
  wire \bit_count_reg_n_0_[0] ;
  wire [1:0]config_lp_d0;
  wire \cs_bytes_sent_reg[0] ;
  wire \cs_bytes_sent_reg[0]_0 ;
  wire \cs_bytes_sent_reg[0]_1 ;
  wire \cs_bytes_sent_reg[0]_2 ;
  wire \cs_bytes_sent_reg[0]_3 ;
  wire \cs_bytes_sent_reg[0]_4 ;
  wire \cs_bytes_sent_reg[0]_5 ;
  wire \cs_bytes_sent_reg[0]_6 ;
  wire \dphy1_lp_d0_OBUFT[0]_inst_i_3_n_0 ;
  wire \dphy1_lp_d0_OBUFT[0]_inst_i_4_n_0 ;
  wire \dphy1_lp_d0_OBUFT[0]_inst_i_5_n_0 ;
  wire \dphy1_lp_d0_OBUFT[0]_inst_i_6_n_0 ;
  wire \dphy1_lp_d0_OBUFT[1]_inst_i_10_n_0 ;
  wire \dphy1_lp_d0_OBUFT[1]_inst_i_11_n_0 ;
  wire \dphy1_lp_d0_OBUFT[1]_inst_i_12_n_0 ;
  wire \dphy1_lp_d0_OBUFT[1]_inst_i_13_n_0 ;
  wire \dphy1_lp_d0_OBUFT[1]_inst_i_14_n_0 ;
  wire \dphy1_lp_d0_OBUFT[1]_inst_i_15_n_0 ;
  wire \dphy1_lp_d0_OBUFT[1]_inst_i_16_n_0 ;
  wire \dphy1_lp_d0_OBUFT[1]_inst_i_17_n_0 ;
  wire \dphy1_lp_d0_OBUFT[1]_inst_i_18_n_0 ;
  wire \dphy1_lp_d0_OBUFT[1]_inst_i_19_n_0 ;
  wire \dphy1_lp_d0_OBUFT[1]_inst_i_5_n_0 ;
  wire \dphy1_lp_d0_OBUFT[1]_inst_i_7_n_0 ;
  wire \dphy1_lp_d0_OBUFT[1]_inst_i_8_n_0 ;
  wire \dphy1_lp_d0_OBUFT[1]_inst_i_9_n_0 ;
  wire [31:0]int_data;
  wire [3:0]int_enable;
  wire [3:0]int_eot;
  wire int_sot;
  wire lp_dphy15_in;
  wire lp_dphy16_in;
  wire [7:0]lpdt_data;
  wire lpdt_sot;
  wire ls_2xbit_clock;
  wire ls_word_ce;
  wire [1:0]p_0_in;

  FDRE #(
    .INIT(1'b0)) 
    \C[0] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(C__0[0]),
        .Q(\C_n_0_[0] ),
        .R(ls_word_ce));
  LUT2 #(
    .INIT(4'h6)) 
    \C[0]_i_1__0 
       (.I0(\bit_count_reg_n_0_[0] ),
        .I1(\C_n_0_[0] ),
        .O(C__0[0]));
  FDRE #(
    .INIT(1'b0)) 
    \C[1] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(C__0[1]),
        .Q(\C_n_0_[1] ),
        .R(ls_word_ce));
  LUT3 #(
    .INIT(8'h78)) 
    \C[1]_i_1__0 
       (.I0(\bit_count_reg_n_0_[0] ),
        .I1(\C_n_0_[0] ),
        .I2(\C_n_0_[1] ),
        .O(C__0[1]));
  FDRE #(
    .INIT(1'b0)) 
    \C[2] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(C__0[2]),
        .Q(\C_n_0_[2] ),
        .R(ls_word_ce));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \C[2]_i_1__0 
       (.I0(\C_n_0_[0] ),
        .I1(\bit_count_reg_n_0_[0] ),
        .I2(\C_n_0_[1] ),
        .I3(\C_n_0_[2] ),
        .O(C__0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bit_count[0]_i_1__0 
       (.I0(\bit_count_reg_n_0_[0] ),
        .O(lp_dphy15_in));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bit_count[4]_i_1__0 
       (.I0(\C_n_0_[1] ),
        .I1(\bit_count_reg_n_0_[0] ),
        .I2(\C_n_0_[0] ),
        .I3(\C_n_0_[2] ),
        .I4(p_0_in[0]),
        .O(B__0[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bit_count[5]_i_1__0 
       (.I0(\C_n_0_[2] ),
        .I1(\C_n_0_[0] ),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(\C_n_0_[1] ),
        .I4(p_0_in[0]),
        .I5(p_0_in[1]),
        .O(B__0[1]));
  FDRE #(
    .INIT(1'b0)) 
    \bit_count_reg[0] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(lp_dphy15_in),
        .Q(\bit_count_reg_n_0_[0] ),
        .R(ls_word_ce));
  FDRE #(
    .INIT(1'b0)) 
    \bit_count_reg[4] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(B__0[0]),
        .Q(p_0_in[0]),
        .R(ls_word_ce));
  FDRE #(
    .INIT(1'b0)) 
    \bit_count_reg[5] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(B__0[1]),
        .Q(p_0_in[1]),
        .R(ls_word_ce));
  MUXF7 \dphy1_lp_d0_OBUFT[0]_inst_i_2 
       (.I0(\dphy1_lp_d0_OBUFT[0]_inst_i_3_n_0 ),
        .I1(\dphy1_lp_d0_OBUFT[0]_inst_i_4_n_0 ),
        .O(config_lp_d0[0]),
        .S(int_sot));
  LUT5 #(
    .INIT(32'h11F011FF)) 
    \dphy1_lp_d0_OBUFT[0]_inst_i_3 
       (.I0(lp_dphy16_in),
        .I1(\bit_count_reg_n_0_[0] ),
        .I2(\dphy1_lp_d0_OBUFT[0]_inst_i_5_n_0 ),
        .I3(\dphy1_lp_d0_OBUFT[1]_inst_i_7_n_0 ),
        .I4(\dphy1_lp_d0_OBUFT[0]_inst_i_6_n_0 ),
        .O(\dphy1_lp_d0_OBUFT[0]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h557755FF7FF7D5FF)) 
    \dphy1_lp_d0_OBUFT[0]_inst_i_4 
       (.I0(p_0_in[1]),
        .I1(\C_n_0_[1] ),
        .I2(\C_n_0_[0] ),
        .I3(p_0_in[0]),
        .I4(\C_n_0_[2] ),
        .I5(\bit_count_reg_n_0_[0] ),
        .O(\dphy1_lp_d0_OBUFT[0]_inst_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dphy1_lp_d0_OBUFT[0]_inst_i_5 
       (.I0(\C_n_0_[1] ),
        .I1(\C_n_0_[2] ),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(\C_n_0_[0] ),
        .O(\dphy1_lp_d0_OBUFT[0]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1000000024000800)) 
    \dphy1_lp_d0_OBUFT[0]_inst_i_6 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(int_eot[1]),
        .I3(int_eot[3]),
        .I4(int_eot[2]),
        .I5(int_eot[0]),
        .O(\dphy1_lp_d0_OBUFT[0]_inst_i_6_n_0 ));
  MUXF7 \dphy1_lp_d0_OBUFT[1]_inst_i_10 
       (.I0(\dphy1_lp_d0_OBUFT[1]_inst_i_16_n_0 ),
        .I1(\dphy1_lp_d0_OBUFT[1]_inst_i_17_n_0 ),
        .O(\dphy1_lp_d0_OBUFT[1]_inst_i_10_n_0 ),
        .S(\C_n_0_[2] ));
  MUXF7 \dphy1_lp_d0_OBUFT[1]_inst_i_11 
       (.I0(\dphy1_lp_d0_OBUFT[1]_inst_i_18_n_0 ),
        .I1(\dphy1_lp_d0_OBUFT[1]_inst_i_19_n_0 ),
        .O(\dphy1_lp_d0_OBUFT[1]_inst_i_11_n_0 ),
        .S(\C_n_0_[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dphy1_lp_d0_OBUFT[1]_inst_i_12 
       (.I0(int_data[27]),
        .I1(int_data[26]),
        .I2(\C_n_0_[1] ),
        .I3(int_data[25]),
        .I4(\C_n_0_[0] ),
        .I5(int_data[24]),
        .O(\dphy1_lp_d0_OBUFT[1]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dphy1_lp_d0_OBUFT[1]_inst_i_13 
       (.I0(int_data[31]),
        .I1(int_data[30]),
        .I2(\C_n_0_[1] ),
        .I3(int_data[29]),
        .I4(\C_n_0_[0] ),
        .I5(int_data[28]),
        .O(\dphy1_lp_d0_OBUFT[1]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dphy1_lp_d0_OBUFT[1]_inst_i_14 
       (.I0(int_data[19]),
        .I1(int_data[18]),
        .I2(\C_n_0_[1] ),
        .I3(int_data[17]),
        .I4(\C_n_0_[0] ),
        .I5(int_data[16]),
        .O(\dphy1_lp_d0_OBUFT[1]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dphy1_lp_d0_OBUFT[1]_inst_i_15 
       (.I0(int_data[23]),
        .I1(int_data[22]),
        .I2(\C_n_0_[1] ),
        .I3(int_data[21]),
        .I4(\C_n_0_[0] ),
        .I5(int_data[20]),
        .O(\dphy1_lp_d0_OBUFT[1]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dphy1_lp_d0_OBUFT[1]_inst_i_16 
       (.I0(int_data[11]),
        .I1(int_data[10]),
        .I2(\C_n_0_[1] ),
        .I3(int_data[9]),
        .I4(\C_n_0_[0] ),
        .I5(int_data[8]),
        .O(\dphy1_lp_d0_OBUFT[1]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dphy1_lp_d0_OBUFT[1]_inst_i_17 
       (.I0(int_data[15]),
        .I1(int_data[14]),
        .I2(\C_n_0_[1] ),
        .I3(int_data[13]),
        .I4(\C_n_0_[0] ),
        .I5(int_data[12]),
        .O(\dphy1_lp_d0_OBUFT[1]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dphy1_lp_d0_OBUFT[1]_inst_i_18 
       (.I0(int_data[3]),
        .I1(int_data[2]),
        .I2(\C_n_0_[1] ),
        .I3(int_data[1]),
        .I4(\C_n_0_[0] ),
        .I5(int_data[0]),
        .O(\dphy1_lp_d0_OBUFT[1]_inst_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dphy1_lp_d0_OBUFT[1]_inst_i_19 
       (.I0(int_data[7]),
        .I1(int_data[6]),
        .I2(\C_n_0_[1] ),
        .I3(int_data[5]),
        .I4(\C_n_0_[0] ),
        .I5(int_data[4]),
        .O(\dphy1_lp_d0_OBUFT[1]_inst_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h8B88BBBB)) 
    \dphy1_lp_d0_OBUFT[1]_inst_i_3 
       (.I0(\dphy1_lp_d0_OBUFT[1]_inst_i_5_n_0 ),
        .I1(int_sot),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(lp_dphy16_in),
        .I4(\dphy1_lp_d0_OBUFT[1]_inst_i_7_n_0 ),
        .O(config_lp_d0[1]));
  LUT6 #(
    .INIT(64'h557755FFD57F7FFF)) 
    \dphy1_lp_d0_OBUFT[1]_inst_i_5 
       (.I0(p_0_in[1]),
        .I1(\C_n_0_[1] ),
        .I2(\C_n_0_[0] ),
        .I3(p_0_in[0]),
        .I4(\C_n_0_[2] ),
        .I5(\bit_count_reg_n_0_[0] ),
        .O(\dphy1_lp_d0_OBUFT[1]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dphy1_lp_d0_OBUFT[1]_inst_i_6 
       (.I0(\dphy1_lp_d0_OBUFT[1]_inst_i_8_n_0 ),
        .I1(\dphy1_lp_d0_OBUFT[1]_inst_i_9_n_0 ),
        .I2(p_0_in[1]),
        .I3(\dphy1_lp_d0_OBUFT[1]_inst_i_10_n_0 ),
        .I4(p_0_in[0]),
        .I5(\dphy1_lp_d0_OBUFT[1]_inst_i_11_n_0 ),
        .O(lp_dphy16_in));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dphy1_lp_d0_OBUFT[1]_inst_i_7 
       (.I0(int_enable[3]),
        .I1(int_enable[2]),
        .I2(p_0_in[1]),
        .I3(int_enable[1]),
        .I4(p_0_in[0]),
        .I5(int_enable[0]),
        .O(\dphy1_lp_d0_OBUFT[1]_inst_i_7_n_0 ));
  MUXF7 \dphy1_lp_d0_OBUFT[1]_inst_i_8 
       (.I0(\dphy1_lp_d0_OBUFT[1]_inst_i_12_n_0 ),
        .I1(\dphy1_lp_d0_OBUFT[1]_inst_i_13_n_0 ),
        .O(\dphy1_lp_d0_OBUFT[1]_inst_i_8_n_0 ),
        .S(\C_n_0_[2] ));
  MUXF7 \dphy1_lp_d0_OBUFT[1]_inst_i_9 
       (.I0(\dphy1_lp_d0_OBUFT[1]_inst_i_14_n_0 ),
        .I1(\dphy1_lp_d0_OBUFT[1]_inst_i_15_n_0 ),
        .O(\dphy1_lp_d0_OBUFT[1]_inst_i_9_n_0 ),
        .S(\C_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[0] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\cs_bytes_sent_reg[0]_6 ),
        .Q(int_data[0]),
        .R(\FSM_sequential_state_reg[0]_15 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[10] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(lpdt_data[2]),
        .Q(int_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[11] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(lpdt_data[3]),
        .Q(int_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[12] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(lpdt_data[4]),
        .Q(int_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[13] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(lpdt_data[5]),
        .Q(int_data[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[14] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(lpdt_data[6]),
        .Q(int_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[15] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(lpdt_data[7]),
        .Q(int_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[16] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\FSM_sequential_state_reg[0]_14 ),
        .Q(int_data[16]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[17] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\FSM_sequential_state_reg[0]_13 ),
        .Q(int_data[17]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[18] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\FSM_sequential_state_reg[0]_12 ),
        .Q(int_data[18]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[19] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\FSM_sequential_state_reg[0]_11 ),
        .Q(int_data[19]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[1] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\cs_bytes_sent_reg[0]_5 ),
        .Q(int_data[1]),
        .R(\FSM_sequential_state_reg[0]_15 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[20] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\FSM_sequential_state_reg[0]_10 ),
        .Q(int_data[20]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[21] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\FSM_sequential_state_reg[0]_9 ),
        .Q(int_data[21]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[22] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\FSM_sequential_state_reg[0]_8 ),
        .Q(int_data[22]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[23] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\FSM_sequential_state_reg[0]_7 ),
        .Q(int_data[23]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[24] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\FSM_sequential_state_reg[0]_6 ),
        .Q(int_data[24]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[25] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\FSM_sequential_state_reg[0]_5 ),
        .Q(int_data[25]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[26] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\FSM_sequential_state_reg[0]_4 ),
        .Q(int_data[26]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[27] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\FSM_sequential_state_reg[0]_3 ),
        .Q(int_data[27]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[28] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\FSM_sequential_state_reg[0]_2 ),
        .Q(int_data[28]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[29] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\FSM_sequential_state_reg[0]_1 ),
        .Q(int_data[29]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[2] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\cs_bytes_sent_reg[0]_4 ),
        .Q(int_data[2]),
        .R(\FSM_sequential_state_reg[0]_15 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[30] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\FSM_sequential_state_reg[0]_0 ),
        .Q(int_data[30]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[31] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\FSM_sequential_state_reg[0] ),
        .Q(int_data[31]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[3] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\cs_bytes_sent_reg[0]_3 ),
        .Q(int_data[3]),
        .R(\FSM_sequential_state_reg[0]_15 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[4] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\cs_bytes_sent_reg[0]_2 ),
        .Q(int_data[4]),
        .R(\FSM_sequential_state_reg[0]_15 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[5] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\cs_bytes_sent_reg[0]_1 ),
        .Q(int_data[5]),
        .R(\FSM_sequential_state_reg[0]_15 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[6] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\cs_bytes_sent_reg[0]_0 ),
        .Q(int_data[6]),
        .R(\FSM_sequential_state_reg[0]_15 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[7] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\cs_bytes_sent_reg[0] ),
        .Q(int_data[7]),
        .R(\FSM_sequential_state_reg[0]_15 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[8] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(lpdt_data[0]),
        .Q(int_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[9] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(lpdt_data[1]),
        .Q(int_data[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_enable_reg[0] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\FSM_sequential_state_reg[2] [0]),
        .Q(int_enable[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_enable_reg[1] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\FSM_sequential_state_reg[2] [1]),
        .Q(int_enable[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_enable_reg[2] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\FSM_sequential_state_reg[2] [2]),
        .Q(int_enable[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_enable_reg[3] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\FSM_sequential_state_reg[2] [3]),
        .Q(int_enable[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_eot_reg[0] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(D[0]),
        .Q(int_eot[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_eot_reg[1] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(D[1]),
        .Q(int_eot[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_eot_reg[2] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(D[2]),
        .Q(int_eot[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_eot_reg[3] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(D[3]),
        .Q(int_eot[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    int_sot_reg
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(lpdt_sot),
        .Q(int_sot),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "dsi_tx_lpdt_tx" *) 
module dsi_tx_lpdt_tx_11
   (config_lp_d0,
    E,
    lpdt_sot,
    ls_2xbit_clock,
    lpdt_data,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[0] ,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[0]_1 ,
    \FSM_sequential_state_reg[0]_2 ,
    \FSM_sequential_state_reg[0]_3 ,
    \FSM_sequential_state_reg[0]_4 ,
    \FSM_sequential_state_reg[0]_5 ,
    \FSM_sequential_state_reg[0]_6 ,
    \cur_cmd_reg[31] ,
    \cur_cmd_reg[30] ,
    \cur_cmd_reg[29] ,
    \cur_cmd_reg[28] ,
    \cur_cmd_reg[27] ,
    \cur_cmd_reg[26] ,
    \cur_cmd_reg[25] ,
    \cur_cmd_reg[24] ,
    D,
    \FSM_sequential_state_reg[2] );
  output [1:0]config_lp_d0;
  input [0:0]E;
  input lpdt_sot;
  input ls_2xbit_clock;
  input [15:0]lpdt_data;
  input \FSM_sequential_state_reg[1] ;
  input \FSM_sequential_state_reg[0] ;
  input \FSM_sequential_state_reg[0]_0 ;
  input \FSM_sequential_state_reg[0]_1 ;
  input \FSM_sequential_state_reg[0]_2 ;
  input \FSM_sequential_state_reg[0]_3 ;
  input \FSM_sequential_state_reg[0]_4 ;
  input \FSM_sequential_state_reg[0]_5 ;
  input \FSM_sequential_state_reg[0]_6 ;
  input \cur_cmd_reg[31] ;
  input \cur_cmd_reg[30] ;
  input \cur_cmd_reg[29] ;
  input \cur_cmd_reg[28] ;
  input \cur_cmd_reg[27] ;
  input \cur_cmd_reg[26] ;
  input \cur_cmd_reg[25] ;
  input \cur_cmd_reg[24] ;
  input [3:0]D;
  input [3:0]\FSM_sequential_state_reg[2] ;

  wire [1:0]B__0;
  wire [2:0]C__0;
  wire \C_n_0_[0] ;
  wire \C_n_0_[1] ;
  wire \C_n_0_[2] ;
  wire [3:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0] ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[0]_2 ;
  wire \FSM_sequential_state_reg[0]_3 ;
  wire \FSM_sequential_state_reg[0]_4 ;
  wire \FSM_sequential_state_reg[0]_5 ;
  wire \FSM_sequential_state_reg[0]_6 ;
  wire \FSM_sequential_state_reg[1] ;
  wire [3:0]\FSM_sequential_state_reg[2] ;
  wire \bit_count_reg_n_0_[0] ;
  wire [1:0]config_lp_d0;
  wire \cur_cmd_reg[24] ;
  wire \cur_cmd_reg[25] ;
  wire \cur_cmd_reg[26] ;
  wire \cur_cmd_reg[27] ;
  wire \cur_cmd_reg[28] ;
  wire \cur_cmd_reg[29] ;
  wire \cur_cmd_reg[30] ;
  wire \cur_cmd_reg[31] ;
  wire \dphy0_lp_d0_IOBUF[0]_inst_i_3_n_0 ;
  wire \dphy0_lp_d0_IOBUF[0]_inst_i_4_n_0 ;
  wire \dphy0_lp_d0_IOBUF[0]_inst_i_5_n_0 ;
  wire \dphy0_lp_d0_IOBUF[0]_inst_i_6_n_0 ;
  wire \dphy0_lp_d0_IOBUF[1]_inst_i_10_n_0 ;
  wire \dphy0_lp_d0_IOBUF[1]_inst_i_11_n_0 ;
  wire \dphy0_lp_d0_IOBUF[1]_inst_i_12_n_0 ;
  wire \dphy0_lp_d0_IOBUF[1]_inst_i_13_n_0 ;
  wire \dphy0_lp_d0_IOBUF[1]_inst_i_14_n_0 ;
  wire \dphy0_lp_d0_IOBUF[1]_inst_i_15_n_0 ;
  wire \dphy0_lp_d0_IOBUF[1]_inst_i_16_n_0 ;
  wire \dphy0_lp_d0_IOBUF[1]_inst_i_17_n_0 ;
  wire \dphy0_lp_d0_IOBUF[1]_inst_i_18_n_0 ;
  wire \dphy0_lp_d0_IOBUF[1]_inst_i_19_n_0 ;
  wire \dphy0_lp_d0_IOBUF[1]_inst_i_5_n_0 ;
  wire \dphy0_lp_d0_IOBUF[1]_inst_i_7_n_0 ;
  wire \dphy0_lp_d0_IOBUF[1]_inst_i_8_n_0 ;
  wire \dphy0_lp_d0_IOBUF[1]_inst_i_9_n_0 ;
  wire [31:0]int_data;
  wire [3:0]int_enable;
  wire [3:0]int_eot;
  wire int_sot;
  wire lp_dphy15_in;
  wire lp_dphy16_in;
  wire [15:0]lpdt_data;
  wire lpdt_sot;
  wire ls_2xbit_clock;
  wire [1:0]p_0_in;

  FDRE #(
    .INIT(1'b0)) 
    \C[0] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(C__0[0]),
        .Q(\C_n_0_[0] ),
        .R(E));
  LUT2 #(
    .INIT(4'h6)) 
    \C[0]_i_1 
       (.I0(\bit_count_reg_n_0_[0] ),
        .I1(\C_n_0_[0] ),
        .O(C__0[0]));
  FDRE #(
    .INIT(1'b0)) 
    \C[1] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(C__0[1]),
        .Q(\C_n_0_[1] ),
        .R(E));
  LUT3 #(
    .INIT(8'h78)) 
    \C[1]_i_1 
       (.I0(\bit_count_reg_n_0_[0] ),
        .I1(\C_n_0_[0] ),
        .I2(\C_n_0_[1] ),
        .O(C__0[1]));
  FDRE #(
    .INIT(1'b0)) 
    \C[2] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(C__0[2]),
        .Q(\C_n_0_[2] ),
        .R(E));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \C[2]_i_1 
       (.I0(\C_n_0_[0] ),
        .I1(\bit_count_reg_n_0_[0] ),
        .I2(\C_n_0_[1] ),
        .I3(\C_n_0_[2] ),
        .O(C__0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bit_count[0]_i_1 
       (.I0(\bit_count_reg_n_0_[0] ),
        .O(lp_dphy15_in));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bit_count[4]_i_1 
       (.I0(\C_n_0_[1] ),
        .I1(\bit_count_reg_n_0_[0] ),
        .I2(\C_n_0_[0] ),
        .I3(\C_n_0_[2] ),
        .I4(p_0_in[0]),
        .O(B__0[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bit_count[5]_i_1 
       (.I0(\C_n_0_[2] ),
        .I1(\C_n_0_[0] ),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(\C_n_0_[1] ),
        .I4(p_0_in[0]),
        .I5(p_0_in[1]),
        .O(B__0[1]));
  FDRE #(
    .INIT(1'b0)) 
    \bit_count_reg[0] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(lp_dphy15_in),
        .Q(\bit_count_reg_n_0_[0] ),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \bit_count_reg[4] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(B__0[0]),
        .Q(p_0_in[0]),
        .R(E));
  FDRE #(
    .INIT(1'b0)) 
    \bit_count_reg[5] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(B__0[1]),
        .Q(p_0_in[1]),
        .R(E));
  MUXF7 \dphy0_lp_d0_IOBUF[0]_inst_i_2 
       (.I0(\dphy0_lp_d0_IOBUF[0]_inst_i_3_n_0 ),
        .I1(\dphy0_lp_d0_IOBUF[0]_inst_i_4_n_0 ),
        .O(config_lp_d0[0]),
        .S(int_sot));
  LUT5 #(
    .INIT(32'h11F011FF)) 
    \dphy0_lp_d0_IOBUF[0]_inst_i_3 
       (.I0(lp_dphy16_in),
        .I1(\bit_count_reg_n_0_[0] ),
        .I2(\dphy0_lp_d0_IOBUF[0]_inst_i_5_n_0 ),
        .I3(\dphy0_lp_d0_IOBUF[1]_inst_i_7_n_0 ),
        .I4(\dphy0_lp_d0_IOBUF[0]_inst_i_6_n_0 ),
        .O(\dphy0_lp_d0_IOBUF[0]_inst_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h557755FF7FF7D5FF)) 
    \dphy0_lp_d0_IOBUF[0]_inst_i_4 
       (.I0(p_0_in[1]),
        .I1(\C_n_0_[1] ),
        .I2(\C_n_0_[0] ),
        .I3(p_0_in[0]),
        .I4(\C_n_0_[2] ),
        .I5(\bit_count_reg_n_0_[0] ),
        .O(\dphy0_lp_d0_IOBUF[0]_inst_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dphy0_lp_d0_IOBUF[0]_inst_i_5 
       (.I0(\C_n_0_[1] ),
        .I1(\C_n_0_[2] ),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(\C_n_0_[0] ),
        .O(\dphy0_lp_d0_IOBUF[0]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h1000000024000800)) 
    \dphy0_lp_d0_IOBUF[0]_inst_i_6 
       (.I0(p_0_in[0]),
        .I1(p_0_in[1]),
        .I2(int_eot[1]),
        .I3(int_eot[3]),
        .I4(int_eot[2]),
        .I5(int_eot[0]),
        .O(\dphy0_lp_d0_IOBUF[0]_inst_i_6_n_0 ));
  MUXF7 \dphy0_lp_d0_IOBUF[1]_inst_i_10 
       (.I0(\dphy0_lp_d0_IOBUF[1]_inst_i_16_n_0 ),
        .I1(\dphy0_lp_d0_IOBUF[1]_inst_i_17_n_0 ),
        .O(\dphy0_lp_d0_IOBUF[1]_inst_i_10_n_0 ),
        .S(\C_n_0_[2] ));
  MUXF7 \dphy0_lp_d0_IOBUF[1]_inst_i_11 
       (.I0(\dphy0_lp_d0_IOBUF[1]_inst_i_18_n_0 ),
        .I1(\dphy0_lp_d0_IOBUF[1]_inst_i_19_n_0 ),
        .O(\dphy0_lp_d0_IOBUF[1]_inst_i_11_n_0 ),
        .S(\C_n_0_[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dphy0_lp_d0_IOBUF[1]_inst_i_12 
       (.I0(int_data[27]),
        .I1(int_data[26]),
        .I2(\C_n_0_[1] ),
        .I3(int_data[25]),
        .I4(\C_n_0_[0] ),
        .I5(int_data[24]),
        .O(\dphy0_lp_d0_IOBUF[1]_inst_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dphy0_lp_d0_IOBUF[1]_inst_i_13 
       (.I0(int_data[31]),
        .I1(int_data[30]),
        .I2(\C_n_0_[1] ),
        .I3(int_data[29]),
        .I4(\C_n_0_[0] ),
        .I5(int_data[28]),
        .O(\dphy0_lp_d0_IOBUF[1]_inst_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dphy0_lp_d0_IOBUF[1]_inst_i_14 
       (.I0(int_data[19]),
        .I1(int_data[18]),
        .I2(\C_n_0_[1] ),
        .I3(int_data[17]),
        .I4(\C_n_0_[0] ),
        .I5(int_data[16]),
        .O(\dphy0_lp_d0_IOBUF[1]_inst_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dphy0_lp_d0_IOBUF[1]_inst_i_15 
       (.I0(int_data[23]),
        .I1(int_data[22]),
        .I2(\C_n_0_[1] ),
        .I3(int_data[21]),
        .I4(\C_n_0_[0] ),
        .I5(int_data[20]),
        .O(\dphy0_lp_d0_IOBUF[1]_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dphy0_lp_d0_IOBUF[1]_inst_i_16 
       (.I0(int_data[11]),
        .I1(int_data[10]),
        .I2(\C_n_0_[1] ),
        .I3(int_data[9]),
        .I4(\C_n_0_[0] ),
        .I5(int_data[8]),
        .O(\dphy0_lp_d0_IOBUF[1]_inst_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dphy0_lp_d0_IOBUF[1]_inst_i_17 
       (.I0(int_data[15]),
        .I1(int_data[14]),
        .I2(\C_n_0_[1] ),
        .I3(int_data[13]),
        .I4(\C_n_0_[0] ),
        .I5(int_data[12]),
        .O(\dphy0_lp_d0_IOBUF[1]_inst_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dphy0_lp_d0_IOBUF[1]_inst_i_18 
       (.I0(int_data[3]),
        .I1(int_data[2]),
        .I2(\C_n_0_[1] ),
        .I3(int_data[1]),
        .I4(\C_n_0_[0] ),
        .I5(int_data[0]),
        .O(\dphy0_lp_d0_IOBUF[1]_inst_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dphy0_lp_d0_IOBUF[1]_inst_i_19 
       (.I0(int_data[7]),
        .I1(int_data[6]),
        .I2(\C_n_0_[1] ),
        .I3(int_data[5]),
        .I4(\C_n_0_[0] ),
        .I5(int_data[4]),
        .O(\dphy0_lp_d0_IOBUF[1]_inst_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h8B88BBBB)) 
    \dphy0_lp_d0_IOBUF[1]_inst_i_3 
       (.I0(\dphy0_lp_d0_IOBUF[1]_inst_i_5_n_0 ),
        .I1(int_sot),
        .I2(\bit_count_reg_n_0_[0] ),
        .I3(lp_dphy16_in),
        .I4(\dphy0_lp_d0_IOBUF[1]_inst_i_7_n_0 ),
        .O(config_lp_d0[1]));
  LUT6 #(
    .INIT(64'h557755FFD57F7FFF)) 
    \dphy0_lp_d0_IOBUF[1]_inst_i_5 
       (.I0(p_0_in[1]),
        .I1(\C_n_0_[1] ),
        .I2(\C_n_0_[0] ),
        .I3(p_0_in[0]),
        .I4(\C_n_0_[2] ),
        .I5(\bit_count_reg_n_0_[0] ),
        .O(\dphy0_lp_d0_IOBUF[1]_inst_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dphy0_lp_d0_IOBUF[1]_inst_i_6 
       (.I0(\dphy0_lp_d0_IOBUF[1]_inst_i_8_n_0 ),
        .I1(\dphy0_lp_d0_IOBUF[1]_inst_i_9_n_0 ),
        .I2(p_0_in[1]),
        .I3(\dphy0_lp_d0_IOBUF[1]_inst_i_10_n_0 ),
        .I4(p_0_in[0]),
        .I5(\dphy0_lp_d0_IOBUF[1]_inst_i_11_n_0 ),
        .O(lp_dphy16_in));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \dphy0_lp_d0_IOBUF[1]_inst_i_7 
       (.I0(int_enable[3]),
        .I1(int_enable[2]),
        .I2(p_0_in[1]),
        .I3(int_enable[1]),
        .I4(p_0_in[0]),
        .I5(int_enable[0]),
        .O(\dphy0_lp_d0_IOBUF[1]_inst_i_7_n_0 ));
  MUXF7 \dphy0_lp_d0_IOBUF[1]_inst_i_8 
       (.I0(\dphy0_lp_d0_IOBUF[1]_inst_i_12_n_0 ),
        .I1(\dphy0_lp_d0_IOBUF[1]_inst_i_13_n_0 ),
        .O(\dphy0_lp_d0_IOBUF[1]_inst_i_8_n_0 ),
        .S(\C_n_0_[2] ));
  MUXF7 \dphy0_lp_d0_IOBUF[1]_inst_i_9 
       (.I0(\dphy0_lp_d0_IOBUF[1]_inst_i_14_n_0 ),
        .I1(\dphy0_lp_d0_IOBUF[1]_inst_i_15_n_0 ),
        .O(\dphy0_lp_d0_IOBUF[1]_inst_i_9_n_0 ),
        .S(\C_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[0] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(lpdt_data[0]),
        .Q(int_data[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[10] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(lpdt_data[10]),
        .Q(int_data[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[11] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(lpdt_data[11]),
        .Q(int_data[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[12] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(lpdt_data[12]),
        .Q(int_data[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[13] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(lpdt_data[13]),
        .Q(int_data[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[14] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(lpdt_data[14]),
        .Q(int_data[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[15] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(lpdt_data[15]),
        .Q(int_data[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[16] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\cur_cmd_reg[24] ),
        .Q(int_data[16]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[17] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\cur_cmd_reg[25] ),
        .Q(int_data[17]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[18] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\cur_cmd_reg[26] ),
        .Q(int_data[18]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[19] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\cur_cmd_reg[27] ),
        .Q(int_data[19]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[1] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(lpdt_data[1]),
        .Q(int_data[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[20] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\cur_cmd_reg[28] ),
        .Q(int_data[20]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[21] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\cur_cmd_reg[29] ),
        .Q(int_data[21]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[22] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\cur_cmd_reg[30] ),
        .Q(int_data[22]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[23] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\cur_cmd_reg[31] ),
        .Q(int_data[23]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[24] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\FSM_sequential_state_reg[0]_6 ),
        .Q(int_data[24]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[25] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\FSM_sequential_state_reg[0]_5 ),
        .Q(int_data[25]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[26] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\FSM_sequential_state_reg[0]_4 ),
        .Q(int_data[26]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[27] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\FSM_sequential_state_reg[0]_3 ),
        .Q(int_data[27]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[28] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\FSM_sequential_state_reg[0]_2 ),
        .Q(int_data[28]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[29] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\FSM_sequential_state_reg[0]_1 ),
        .Q(int_data[29]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[2] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(lpdt_data[2]),
        .Q(int_data[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[30] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\FSM_sequential_state_reg[0]_0 ),
        .Q(int_data[30]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[31] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\FSM_sequential_state_reg[0] ),
        .Q(int_data[31]),
        .R(\FSM_sequential_state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[3] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(lpdt_data[3]),
        .Q(int_data[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[4] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(lpdt_data[4]),
        .Q(int_data[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[5] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(lpdt_data[5]),
        .Q(int_data[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[6] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(lpdt_data[6]),
        .Q(int_data[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[7] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(lpdt_data[7]),
        .Q(int_data[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[8] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(lpdt_data[8]),
        .Q(int_data[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_data_reg[9] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(lpdt_data[9]),
        .Q(int_data[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_enable_reg[0] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\FSM_sequential_state_reg[2] [0]),
        .Q(int_enable[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_enable_reg[1] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\FSM_sequential_state_reg[2] [1]),
        .Q(int_enable[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_enable_reg[2] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\FSM_sequential_state_reg[2] [2]),
        .Q(int_enable[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_enable_reg[3] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\FSM_sequential_state_reg[2] [3]),
        .Q(int_enable[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_eot_reg[0] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(D[0]),
        .Q(int_eot[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_eot_reg[1] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(D[1]),
        .Q(int_eot[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_eot_reg[2] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(D[2]),
        .Q(int_eot[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_eot_reg[3] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(D[3]),
        .Q(int_eot[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    int_sot_reg
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(lpdt_sot),
        .Q(int_sot),
        .R(1'b0));
endmodule

module dsi_tx_packetiser
   (\int_data_reg[5] ,
    \int_data_reg[1] ,
    \int_data_reg[0] ,
    \int_data_reg[0]_0 ,
    \int_data_reg[6] ,
    \int_data_reg[6]_0 ,
    \int_data_reg[4] ,
    \int_data_reg[3] ,
    \int_data_reg[7] ,
    \int_data_reg[7]_0 ,
    \lfsr_q_reg[14] ,
    \lfsr_q_reg[3] ,
    int_eot_reg,
    \int_data_reg[0]_1 ,
    hs_eot,
    hs_data,
    \int_data_reg[5]_0 ,
    \int_data_reg[2] ,
    \int_data_reg[2]_0 ,
    \int_data_reg[1]_0 ,
    \int_data_reg[4]_0 ,
    \int_data_reg[3]_0 ,
    Q,
    \payload_q_reg[7] ,
    \payload_q_reg[7]_0 ,
    \payload_q_reg[7]_1 ,
    \payload_q_reg[4] ,
    \payload_q_reg[7]_2 ,
    \payload_q_reg[4]_0 ,
    hs_word_clock,
    hs_phy_rdy);
  output \int_data_reg[5] ;
  output \int_data_reg[1] ;
  output \int_data_reg[0] ;
  output \int_data_reg[0]_0 ;
  output \int_data_reg[6] ;
  output \int_data_reg[6]_0 ;
  output \int_data_reg[4] ;
  output \int_data_reg[3] ;
  output \int_data_reg[7] ;
  output \int_data_reg[7]_0 ;
  output \lfsr_q_reg[14] ;
  output \lfsr_q_reg[3] ;
  output int_eot_reg;
  output \int_data_reg[0]_1 ;
  output [2:0]hs_eot;
  output [15:0]hs_data;
  output \int_data_reg[5]_0 ;
  output \int_data_reg[2] ;
  output \int_data_reg[2]_0 ;
  output \int_data_reg[1]_0 ;
  output \int_data_reg[4]_0 ;
  output \int_data_reg[3]_0 ;
  input [1:0]Q;
  input \payload_q_reg[7] ;
  input \payload_q_reg[7]_0 ;
  input \payload_q_reg[7]_1 ;
  input \payload_q_reg[4] ;
  input \payload_q_reg[7]_2 ;
  input \payload_q_reg[4]_0 ;
  input hs_word_clock;
  input hs_phy_rdy;

  wire \FSM_sequential_state[0]_i_1__5_n_0 ;
  wire \FSM_sequential_state[0]_i_2__2_n_0 ;
  wire \FSM_sequential_state[0]_i_4__1_n_0 ;
  wire \FSM_sequential_state[0]_i_5__2_n_0 ;
  wire \FSM_sequential_state[1]_i_1__5_n_0 ;
  wire \FSM_sequential_state[2]_i_10__1_n_0 ;
  wire \FSM_sequential_state[2]_i_11__1_n_0 ;
  wire \FSM_sequential_state[2]_i_12__0_n_0 ;
  wire \FSM_sequential_state[2]_i_1__4_n_0 ;
  wire \FSM_sequential_state[2]_i_2__3_n_0 ;
  wire \FSM_sequential_state[2]_i_3__4_n_0 ;
  wire \FSM_sequential_state[2]_i_5__4_n_0 ;
  wire \FSM_sequential_state[2]_i_6__4_n_0 ;
  wire \FSM_sequential_state[2]_i_8__1_n_0 ;
  wire \FSM_sequential_state[2]_i_9__0_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_4__0_n_5 ;
  wire \FSM_sequential_state_reg[2]_i_4__0_n_6 ;
  wire \FSM_sequential_state_reg[2]_i_4__0_n_7 ;
  wire \FSM_sequential_state_reg[2]_i_7__1_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_7__1_n_4 ;
  wire \FSM_sequential_state_reg[2]_i_7__1_n_5 ;
  wire \FSM_sequential_state_reg[2]_i_7__1_n_6 ;
  wire \FSM_sequential_state_reg[2]_i_7__1_n_7 ;
  wire [1:0]Q;
  wire [3:0]crc_valid_data;
  wire cs_bytes_sent;
  wire \cs_bytes_sent[0]_i_1__0_n_0 ;
  wire \cs_bytes_sent[1]_i_1__0_n_0 ;
  wire \cs_bytes_sent_reg_n_0_[0] ;
  wire \cs_bytes_sent_reg_n_0_[1] ;
  wire data_count;
  wire \data_count[0]_i_1__1_n_0 ;
  wire \data_count[10]_i_1__1_n_0 ;
  wire \data_count[11]_i_1__1_n_0 ;
  wire \data_count[12]_i_1__1_n_0 ;
  wire \data_count[13]_i_1__1_n_0 ;
  wire \data_count[14]_i_1__1_n_0 ;
  wire \data_count[15]_i_10__0_n_0 ;
  wire \data_count[15]_i_11__0_n_0 ;
  wire \data_count[15]_i_12__0_n_0 ;
  wire \data_count[15]_i_1__1_n_0 ;
  wire \data_count[15]_i_3__1_n_0 ;
  wire \data_count[15]_i_5__0_n_0 ;
  wire \data_count[15]_i_8__0_n_0 ;
  wire \data_count[1]_i_1__1_n_0 ;
  wire \data_count[2]_i_1__1_n_0 ;
  wire \data_count[3]_i_1__1_n_0 ;
  wire \data_count[4]_i_1__1_n_0 ;
  wire \data_count[4]_i_5__1_n_0 ;
  wire \data_count[5]_i_1__1_n_0 ;
  wire \data_count[6]_i_1__1_n_0 ;
  wire \data_count[7]_i_1__1_n_0 ;
  wire \data_count[8]_i_1__1_n_0 ;
  wire \data_count[9]_i_1__1_n_0 ;
  wire \data_count_reg[12]_i_2__1_n_0 ;
  wire \data_count_reg[15]_i_4__0_n_0 ;
  wire \data_count_reg[15]_i_4__0_n_4 ;
  wire \data_count_reg[15]_i_4__0_n_5 ;
  wire \data_count_reg[15]_i_4__0_n_6 ;
  wire \data_count_reg[15]_i_4__0_n_7 ;
  wire \data_count_reg[4]_i_2__1_n_0 ;
  wire \data_count_reg[8]_i_2__1_n_0 ;
  wire \data_count_reg_n_0_[0] ;
  wire \data_count_reg_n_0_[10] ;
  wire \data_count_reg_n_0_[11] ;
  wire \data_count_reg_n_0_[12] ;
  wire \data_count_reg_n_0_[13] ;
  wire \data_count_reg_n_0_[14] ;
  wire \data_count_reg_n_0_[15] ;
  wire \data_count_reg_n_0_[1] ;
  wire \data_count_reg_n_0_[2] ;
  wire \data_count_reg_n_0_[3] ;
  wire \data_count_reg_n_0_[4] ;
  wire \data_count_reg_n_0_[5] ;
  wire \data_count_reg_n_0_[6] ;
  wire \data_count_reg_n_0_[7] ;
  wire \data_count_reg_n_0_[8] ;
  wire \data_count_reg_n_0_[9] ;
  wire eot_done;
  wire \eot_done[1]_i_1__1_n_0 ;
  wire \eot_done[2]_i_1__1_n_0 ;
  wire \eot_done[3]_i_1__1_n_0 ;
  wire [3:1]eot_done__0;
  wire [15:0]hs_data;
  wire [2:0]hs_eot;
  wire hs_phy_rdy;
  wire hs_word_clock;
  wire \int_data[5]_i_2__2_n_0 ;
  wire \int_data[6]_i_6__3_n_0 ;
  wire \int_data[7]_i_10__0_n_0 ;
  wire \int_data[7]_i_2__0_n_0 ;
  wire \int_data[7]_i_3__1_n_0 ;
  wire \int_data[7]_i_4__1_n_0 ;
  wire \int_data[7]_i_5__1_n_0 ;
  wire \int_data[7]_i_7__1_n_0 ;
  wire \int_data[7]_i_8__1_n_0 ;
  wire \int_data_reg[0] ;
  wire \int_data_reg[0]_0 ;
  wire \int_data_reg[0]_1 ;
  wire \int_data_reg[1] ;
  wire \int_data_reg[1]_0 ;
  wire \int_data_reg[2] ;
  wire \int_data_reg[2]_0 ;
  wire \int_data_reg[3] ;
  wire \int_data_reg[3]_0 ;
  wire \int_data_reg[4] ;
  wire \int_data_reg[4]_0 ;
  wire \int_data_reg[5] ;
  wire \int_data_reg[5]_0 ;
  wire \int_data_reg[6] ;
  wire \int_data_reg[6]_0 ;
  wire \int_data_reg[7] ;
  wire \int_data_reg[7]_0 ;
  wire \int_data_reg[7]_i_6__0_n_0 ;
  wire \int_data_reg[7]_i_6__0_n_4 ;
  wire \int_data_reg[7]_i_6__0_n_5 ;
  wire \int_data_reg[7]_i_6__0_n_6 ;
  wire \int_data_reg[7]_i_6__0_n_7 ;
  wire int_eot_reg;
  wire \lfsr_q[10]_i_13__1_n_0 ;
  wire \lfsr_q[10]_i_4__1_n_0 ;
  wire \lfsr_q[10]_i_6__2_n_0 ;
  wire \lfsr_q[10]_i_8__2_n_0 ;
  wire \lfsr_q[11]_i_3__1_n_0 ;
  wire \lfsr_q[11]_i_6__1_n_0 ;
  wire \lfsr_q[12]_i_10__1_n_0 ;
  wire \lfsr_q[12]_i_11__1_n_0 ;
  wire \lfsr_q[12]_i_7__1_n_0 ;
  wire \lfsr_q[13]_i_12__1_n_0 ;
  wire \lfsr_q[13]_i_13__1_n_0 ;
  wire \lfsr_q[13]_i_14__1_n_0 ;
  wire \lfsr_q[13]_i_16__1_n_0 ;
  wire \lfsr_q[13]_i_17__0_n_0 ;
  wire \lfsr_q[13]_i_18__1_n_0 ;
  wire \lfsr_q[13]_i_6__1_n_0 ;
  wire \lfsr_q[13]_i_8__2_n_0 ;
  wire \lfsr_q[14]_i_10__1_n_0 ;
  wire \lfsr_q[14]_i_12__1_n_0 ;
  wire \lfsr_q[15]_i_11__1_n_0 ;
  wire \lfsr_q[15]_i_13__1_n_0 ;
  wire \lfsr_q[15]_i_18__1_n_0 ;
  wire \lfsr_q[15]_i_3__1_n_0 ;
  wire \lfsr_q[15]_i_6__1_n_0 ;
  wire \lfsr_q[15]_i_8__1_n_0 ;
  wire \lfsr_q[3]_i_6__0_n_0 ;
  wire \lfsr_q[3]_i_9__0_n_0 ;
  wire \lfsr_q[5]_i_5__2_n_0 ;
  wire \lfsr_q[5]_i_6__1_n_0 ;
  wire \lfsr_q[7]_i_10__2_n_0 ;
  wire \lfsr_q[8]_i_10__1_n_0 ;
  wire \lfsr_q[8]_i_13__1_n_0 ;
  wire \lfsr_q[8]_i_14__1_n_0 ;
  wire \lfsr_q[8]_i_15__1_n_0 ;
  wire \lfsr_q[8]_i_8__1_n_0 ;
  wire \lfsr_q[9]_i_10__1_n_0 ;
  wire \lfsr_q[9]_i_11__1_n_0 ;
  wire \lfsr_q_reg[14] ;
  wire \lfsr_q_reg[3] ;
  wire \payload_q_reg[4] ;
  wire \payload_q_reg[4]_0 ;
  wire \payload_q_reg[7] ;
  wire \payload_q_reg[7]_0 ;
  wire \payload_q_reg[7]_1 ;
  wire \payload_q_reg[7]_2 ;
  wire [15:1]plusOp;
  (* RTL_KEEP = "yes" *) wire [2:0]state;
  wire [3:0]\NLW_FSM_sequential_state_reg[2]_i_4__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_FSM_sequential_state_reg[2]_i_4__0_O_UNCONNECTED ;
  wire [2:0]\NLW_FSM_sequential_state_reg[2]_i_7__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_data_count_reg[12]_i_2__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_data_count_reg[15]_i_4__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_data_count_reg[15]_i_6__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_data_count_reg[15]_i_6__0_O_UNCONNECTED ;
  wire [2:0]\NLW_data_count_reg[4]_i_2__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_data_count_reg[8]_i_2__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_int_data_reg[7]_i_6__0_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h05050054)) 
    \FSM_sequential_state[0]_i_1__5 
       (.I0(\FSM_sequential_state[0]_i_2__2_n_0 ),
        .I1(hs_phy_rdy),
        .I2(state[2]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\FSM_sequential_state[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000020000)) 
    \FSM_sequential_state[0]_i_2__2 
       (.I0(state[0]),
        .I1(\FSM_sequential_state[0]_i_4__1_n_0 ),
        .I2(\data_count_reg[15]_i_4__0_n_6 ),
        .I3(\FSM_sequential_state[0]_i_5__2_n_0 ),
        .I4(\data_count_reg[15]_i_4__0_n_7 ),
        .I5(\data_count_reg_n_0_[0] ),
        .O(\FSM_sequential_state[0]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \FSM_sequential_state[0]_i_4__1 
       (.I0(\FSM_sequential_state[2]_i_5__4_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_i_4__0_n_5 ),
        .I2(\FSM_sequential_state_reg[2]_i_4__0_n_6 ),
        .I3(\FSM_sequential_state_reg[2]_i_4__0_n_7 ),
        .I4(\FSM_sequential_state[2]_i_3__4_n_0 ),
        .O(\FSM_sequential_state[0]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[0]_i_5__2 
       (.I0(\data_count_reg[15]_i_4__0_n_4 ),
        .I1(\data_count_reg[15]_i_4__0_n_5 ),
        .O(\FSM_sequential_state[0]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h4550)) 
    \FSM_sequential_state[1]_i_1__5 
       (.I0(state[2]),
        .I1(\FSM_sequential_state[2]_i_2__3_n_0 ),
        .I2(state[1]),
        .I3(state[0]),
        .O(\FSM_sequential_state[1]_i_1__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[2]_i_10__1 
       (.I0(\data_count_reg_n_0_[13] ),
        .O(\FSM_sequential_state[2]_i_10__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[2]_i_11__1 
       (.I0(\data_count_reg_n_0_[12] ),
        .O(\FSM_sequential_state[2]_i_11__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[2]_i_12__0 
       (.I0(\data_count_reg_n_0_[11] ),
        .O(\FSM_sequential_state[2]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h0242)) 
    \FSM_sequential_state[2]_i_1__4 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\FSM_sequential_state[2]_i_2__3_n_0 ),
        .O(\FSM_sequential_state[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \FSM_sequential_state[2]_i_2__3 
       (.I0(\FSM_sequential_state[2]_i_3__4_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_i_4__0_n_7 ),
        .I2(\FSM_sequential_state_reg[2]_i_4__0_n_6 ),
        .I3(\FSM_sequential_state_reg[2]_i_4__0_n_5 ),
        .I4(\FSM_sequential_state[2]_i_5__4_n_0 ),
        .I5(\FSM_sequential_state[2]_i_6__4_n_0 ),
        .O(\FSM_sequential_state[2]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_state[2]_i_3__4 
       (.I0(\int_data_reg[7]_i_6__0_n_6 ),
        .I1(\int_data_reg[7]_i_6__0_n_5 ),
        .I2(\int_data_reg[7]_i_6__0_n_4 ),
        .I3(\int_data_reg[7]_i_6__0_n_7 ),
        .O(\FSM_sequential_state[2]_i_3__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_state[2]_i_5__4 
       (.I0(\FSM_sequential_state_reg[2]_i_7__1_n_4 ),
        .I1(\FSM_sequential_state_reg[2]_i_7__1_n_5 ),
        .I2(\FSM_sequential_state_reg[2]_i_7__1_n_7 ),
        .I3(\FSM_sequential_state_reg[2]_i_7__1_n_6 ),
        .O(\FSM_sequential_state[2]_i_5__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEFEEEE)) 
    \FSM_sequential_state[2]_i_6__4 
       (.I0(\data_count_reg[15]_i_4__0_n_5 ),
        .I1(\data_count_reg[15]_i_4__0_n_4 ),
        .I2(\data_count_reg_n_0_[0] ),
        .I3(\data_count_reg[15]_i_4__0_n_7 ),
        .I4(\data_count_reg[15]_i_4__0_n_6 ),
        .O(\FSM_sequential_state[2]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[2]_i_8__1 
       (.I0(\data_count_reg_n_0_[15] ),
        .O(\FSM_sequential_state[2]_i_8__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[2]_i_9__0 
       (.I0(\data_count_reg_n_0_[14] ),
        .O(\FSM_sequential_state[2]_i_9__0_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__5_n_0 ),
        .Q(state[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__5_n_0 ),
        .Q(state[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[2] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state[2]_i_1__4_n_0 ),
        .Q(state[2]),
        .R(1'b0));
  CARRY4 \FSM_sequential_state_reg[2]_i_4__0 
       (.CI(\FSM_sequential_state_reg[2]_i_7__1_n_0 ),
        .CO(\NLW_FSM_sequential_state_reg[2]_i_4__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_FSM_sequential_state_reg[2]_i_4__0_O_UNCONNECTED [3],\FSM_sequential_state_reg[2]_i_4__0_n_5 ,\FSM_sequential_state_reg[2]_i_4__0_n_6 ,\FSM_sequential_state_reg[2]_i_4__0_n_7 }),
        .S({1'b0,\FSM_sequential_state[2]_i_8__1_n_0 ,\FSM_sequential_state[2]_i_9__0_n_0 ,\FSM_sequential_state[2]_i_10__1_n_0 }));
  CARRY4 \FSM_sequential_state_reg[2]_i_7__1 
       (.CI(\int_data_reg[7]_i_6__0_n_0 ),
        .CO({\FSM_sequential_state_reg[2]_i_7__1_n_0 ,\NLW_FSM_sequential_state_reg[2]_i_7__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O({\FSM_sequential_state_reg[2]_i_7__1_n_4 ,\FSM_sequential_state_reg[2]_i_7__1_n_5 ,\FSM_sequential_state_reg[2]_i_7__1_n_6 ,\FSM_sequential_state_reg[2]_i_7__1_n_7 }),
        .S({\FSM_sequential_state[2]_i_11__1_n_0 ,\FSM_sequential_state[2]_i_12__0_n_0 ,\data_count_reg_n_0_[10] ,\data_count_reg_n_0_[9] }));
  dsi_tx_payload_crc_4 calc_payload_crc
       (.\FSM_sequential_state_reg[1] (\lfsr_q[15]_i_13__1_n_0 ),
        .\FSM_sequential_state_reg[1]_0 (\lfsr_q[15]_i_3__1_n_0 ),
        .\FSM_sequential_state_reg[1]_1 (\lfsr_q[15]_i_8__1_n_0 ),
        .\FSM_sequential_state_reg[1]_2 (\lfsr_q[15]_i_6__1_n_0 ),
        .\FSM_sequential_state_reg[1]_3 (\lfsr_q[10]_i_4__1_n_0 ),
        .\FSM_sequential_state_reg[1]_4 (\lfsr_q[12]_i_7__1_n_0 ),
        .\FSM_sequential_state_reg[2] (\lfsr_q[10]_i_6__2_n_0 ),
        .\FSM_sequential_state_reg[2]_0 (\lfsr_q_reg[14] ),
        .\FSM_sequential_state_reg[2]_1 (\lfsr_q_reg[3] ),
        .\FSM_sequential_state_reg[2]_2 (\lfsr_q[11]_i_6__1_n_0 ),
        .\FSM_sequential_state_reg[2]_3 (\lfsr_q[13]_i_6__1_n_0 ),
        .\FSM_sequential_state_reg[2]_4 (\lfsr_q[9]_i_11__1_n_0 ),
        .\FSM_sequential_state_reg[2]_5 (\lfsr_q[15]_i_18__1_n_0 ),
        .\FSM_sequential_state_reg[2]_6 (\lfsr_q[10]_i_8__2_n_0 ),
        .O(\data_count_reg[15]_i_4__0_n_7 ),
        .Q(Q),
        .crc_valid_data(crc_valid_data),
        .\cs_bytes_sent_reg[0] (\cs_bytes_sent_reg_n_0_[0] ),
        .\cs_bytes_sent_reg[0]_0 (\int_data[5]_i_2__2_n_0 ),
        .\cs_bytes_sent_reg[1] (\cs_bytes_sent_reg_n_0_[1] ),
        .\data_count_reg[0] (\int_data[7]_i_4__1_n_0 ),
        .\data_count_reg[0]_0 (\data_count_reg_n_0_[0] ),
        .\data_count_reg[15] (\data_count[15]_i_5__0_n_0 ),
        .\data_count_reg[4] (\int_data[7]_i_2__0_n_0 ),
        .\data_count_reg[8] (\int_data[7]_i_3__1_n_0 ),
        .hs_data(hs_data),
        .hs_word_clock(hs_word_clock),
        .\int_data_reg[0] (\int_data_reg[0] ),
        .\int_data_reg[0]_0 (\int_data_reg[0]_0 ),
        .\int_data_reg[1] (\int_data_reg[1] ),
        .\int_data_reg[1]_0 (\int_data_reg[1]_0 ),
        .\int_data_reg[2] (\int_data_reg[2] ),
        .\int_data_reg[2]_0 (\int_data_reg[2]_0 ),
        .\int_data_reg[3] (\int_data_reg[3] ),
        .\int_data_reg[3]_0 (\int_data_reg[3]_0 ),
        .\int_data_reg[4] (\int_data_reg[4] ),
        .\int_data_reg[4]_0 (\int_data_reg[4]_0 ),
        .\int_data_reg[5] (\int_data_reg[5] ),
        .\int_data_reg[5]_0 (\int_data_reg[5]_0 ),
        .\int_data_reg[6] (\int_data_reg[6] ),
        .\int_data_reg[6]_0 (\int_data_reg[6]_0 ),
        .\int_data_reg[7] (\int_data_reg[7] ),
        .\int_data_reg[7]_0 (\int_data_reg[7]_0 ),
        .out(state),
        .\payload_q_reg[4] (\lfsr_q[7]_i_10__2_n_0 ),
        .\payload_q_reg[4]_0 (\lfsr_q[5]_i_5__2_n_0 ),
        .\payload_q_reg[4]_1 (\payload_q_reg[4] ),
        .\payload_q_reg[4]_2 (\lfsr_q[8]_i_14__1_n_0 ),
        .\payload_q_reg[4]_3 (\lfsr_q[8]_i_8__1_n_0 ),
        .\payload_q_reg[4]_4 (\lfsr_q[8]_i_10__1_n_0 ),
        .\payload_q_reg[4]_5 (\payload_q_reg[4]_0 ),
        .\payload_q_reg[7] (\lfsr_q[5]_i_6__1_n_0 ),
        .\payload_q_reg[7]_0 (\lfsr_q[13]_i_8__2_n_0 ),
        .\payload_q_reg[7]_1 (\lfsr_q[3]_i_6__0_n_0 ),
        .\payload_q_reg[7]_10 (\payload_q_reg[7]_1 ),
        .\payload_q_reg[7]_11 (\lfsr_q[9]_i_10__1_n_0 ),
        .\payload_q_reg[7]_12 (\lfsr_q[12]_i_10__1_n_0 ),
        .\payload_q_reg[7]_13 (\lfsr_q[8]_i_13__1_n_0 ),
        .\payload_q_reg[7]_14 (\lfsr_q[10]_i_13__1_n_0 ),
        .\payload_q_reg[7]_15 (\payload_q_reg[7]_2 ),
        .\payload_q_reg[7]_16 (\lfsr_q[14]_i_10__1_n_0 ),
        .\payload_q_reg[7]_17 (\lfsr_q[13]_i_14__1_n_0 ),
        .\payload_q_reg[7]_2 (\lfsr_q[3]_i_9__0_n_0 ),
        .\payload_q_reg[7]_3 (\lfsr_q[15]_i_11__1_n_0 ),
        .\payload_q_reg[7]_4 (\lfsr_q[12]_i_11__1_n_0 ),
        .\payload_q_reg[7]_5 (\lfsr_q[11]_i_3__1_n_0 ),
        .\payload_q_reg[7]_6 (\payload_q_reg[7] ),
        .\payload_q_reg[7]_7 (\int_data[6]_i_6__3_n_0 ),
        .\payload_q_reg[7]_8 (\payload_q_reg[7]_0 ),
        .\payload_q_reg[7]_9 (\lfsr_q[8]_i_15__1_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \cs_bytes_sent[0]_i_1__0 
       (.I0(state[1]),
        .I1(\data_count_reg[15]_i_4__0_n_7 ),
        .I2(\data_count_reg_n_0_[0] ),
        .I3(\data_count[15]_i_5__0_n_0 ),
        .I4(cs_bytes_sent),
        .I5(\cs_bytes_sent_reg_n_0_[0] ),
        .O(\cs_bytes_sent[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAFFFFA2AA0000)) 
    \cs_bytes_sent[1]_i_1__0 
       (.I0(state[1]),
        .I1(\data_count_reg[15]_i_4__0_n_7 ),
        .I2(\data_count_reg_n_0_[0] ),
        .I3(\data_count[15]_i_5__0_n_0 ),
        .I4(cs_bytes_sent),
        .I5(\cs_bytes_sent_reg_n_0_[1] ),
        .O(\cs_bytes_sent[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5100555500000000)) 
    \cs_bytes_sent[1]_i_2__1 
       (.I0(state[2]),
        .I1(\data_count_reg_n_0_[0] ),
        .I2(\data_count_reg[15]_i_4__0_n_7 ),
        .I3(\data_count[15]_i_5__0_n_0 ),
        .I4(state[1]),
        .I5(state[0]),
        .O(cs_bytes_sent));
  FDRE #(
    .INIT(1'b0)) 
    \cs_bytes_sent_reg[0] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\cs_bytes_sent[0]_i_1__0_n_0 ),
        .Q(\cs_bytes_sent_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cs_bytes_sent_reg[1] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\cs_bytes_sent[1]_i_1__0_n_0 ),
        .Q(\cs_bytes_sent_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \data_count[0]_i_1__1 
       (.I0(\data_count_reg_n_0_[0] ),
        .I1(\data_count[15]_i_5__0_n_0 ),
        .O(\data_count[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data_count[10]_i_1__1 
       (.I0(plusOp[10]),
        .I1(\data_count[15]_i_5__0_n_0 ),
        .O(\data_count[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[11]_i_1__1 
       (.I0(plusOp[11]),
        .I1(\data_count[15]_i_5__0_n_0 ),
        .O(\data_count[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[12]_i_1__1 
       (.I0(plusOp[12]),
        .I1(\data_count[15]_i_5__0_n_0 ),
        .O(\data_count[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[13]_i_1__1 
       (.I0(plusOp[13]),
        .I1(\data_count[15]_i_5__0_n_0 ),
        .O(\data_count[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[14]_i_1__1 
       (.I0(plusOp[14]),
        .I1(\data_count[15]_i_5__0_n_0 ),
        .O(\data_count[14]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \data_count[15]_i_10__0 
       (.I0(\data_count_reg_n_0_[1] ),
        .O(\data_count[15]_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \data_count[15]_i_11__0 
       (.I0(\int_data_reg[7]_i_6__0_n_4 ),
        .I1(\data_count_reg[15]_i_4__0_n_6 ),
        .I2(\data_count_reg[15]_i_4__0_n_5 ),
        .O(\data_count[15]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_count[15]_i_12__0 
       (.I0(\int_data_reg[7]_i_6__0_n_6 ),
        .I1(\int_data_reg[7]_i_6__0_n_5 ),
        .I2(\data_count_reg[15]_i_4__0_n_4 ),
        .I3(\int_data_reg[7]_i_6__0_n_7 ),
        .O(\data_count[15]_i_12__0_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \data_count[15]_i_1__1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .O(\data_count[15]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5155555500000000)) 
    \data_count[15]_i_2__1 
       (.I0(state[2]),
        .I1(\data_count_reg_n_0_[0] ),
        .I2(\data_count_reg[15]_i_4__0_n_7 ),
        .I3(\data_count[15]_i_5__0_n_0 ),
        .I4(state[1]),
        .I5(state[0]),
        .O(data_count));
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[15]_i_3__1 
       (.I0(plusOp[15]),
        .I1(\data_count[15]_i_5__0_n_0 ),
        .O(\data_count[15]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \data_count[15]_i_5__0 
       (.I0(\FSM_sequential_state[2]_i_5__4_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_i_4__0_n_5 ),
        .I2(\FSM_sequential_state_reg[2]_i_4__0_n_6 ),
        .I3(\FSM_sequential_state_reg[2]_i_4__0_n_7 ),
        .I4(\data_count[15]_i_11__0_n_0 ),
        .I5(\data_count[15]_i_12__0_n_0 ),
        .O(\data_count[15]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \data_count[15]_i_8__0 
       (.I0(\data_count_reg_n_0_[3] ),
        .O(\data_count[15]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[1]_i_1__1 
       (.I0(plusOp[1]),
        .I1(\data_count[15]_i_5__0_n_0 ),
        .O(\data_count[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data_count[2]_i_1__1 
       (.I0(plusOp[2]),
        .I1(\data_count[15]_i_5__0_n_0 ),
        .O(\data_count[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[3]_i_1__1 
       (.I0(plusOp[3]),
        .I1(\data_count[15]_i_5__0_n_0 ),
        .O(\data_count[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data_count[4]_i_1__1 
       (.I0(plusOp[4]),
        .I1(\data_count[15]_i_5__0_n_0 ),
        .O(\data_count[4]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \data_count[4]_i_5__1 
       (.I0(\data_count_reg_n_0_[2] ),
        .O(\data_count[4]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[5]_i_1__1 
       (.I0(plusOp[5]),
        .I1(\data_count[15]_i_5__0_n_0 ),
        .O(\data_count[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data_count[6]_i_1__1 
       (.I0(plusOp[6]),
        .I1(\data_count[15]_i_5__0_n_0 ),
        .O(\data_count[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[7]_i_1__1 
       (.I0(plusOp[7]),
        .I1(\data_count[15]_i_5__0_n_0 ),
        .O(\data_count[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[8]_i_1__1 
       (.I0(plusOp[8]),
        .I1(\data_count[15]_i_5__0_n_0 ),
        .O(\data_count[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data_count[9]_i_1__1 
       (.I0(plusOp[9]),
        .I1(\data_count[15]_i_5__0_n_0 ),
        .O(\data_count[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[0] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[0]_i_1__1_n_0 ),
        .Q(\data_count_reg_n_0_[0] ),
        .R(\data_count[15]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[10] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[10]_i_1__1_n_0 ),
        .Q(\data_count_reg_n_0_[10] ),
        .R(\data_count[15]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[11] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[11]_i_1__1_n_0 ),
        .Q(\data_count_reg_n_0_[11] ),
        .R(\data_count[15]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[12] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[12]_i_1__1_n_0 ),
        .Q(\data_count_reg_n_0_[12] ),
        .R(\data_count[15]_i_1__1_n_0 ));
  CARRY4 \data_count_reg[12]_i_2__1 
       (.CI(\data_count_reg[8]_i_2__1_n_0 ),
        .CO({\data_count_reg[12]_i_2__1_n_0 ,\NLW_data_count_reg[12]_i_2__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S({\data_count_reg_n_0_[12] ,\data_count_reg_n_0_[11] ,\data_count_reg_n_0_[10] ,\data_count_reg_n_0_[9] }));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[13] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[13]_i_1__1_n_0 ),
        .Q(\data_count_reg_n_0_[13] ),
        .R(\data_count[15]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[14] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[14]_i_1__1_n_0 ),
        .Q(\data_count_reg_n_0_[14] ),
        .R(\data_count[15]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[15] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[15]_i_3__1_n_0 ),
        .Q(\data_count_reg_n_0_[15] ),
        .R(\data_count[15]_i_1__1_n_0 ));
  CARRY4 \data_count_reg[15]_i_4__0 
       (.CI(1'b0),
        .CO({\data_count_reg[15]_i_4__0_n_0 ,\NLW_data_count_reg[15]_i_4__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b1,1'b0,1'b1,1'b0}),
        .O({\data_count_reg[15]_i_4__0_n_4 ,\data_count_reg[15]_i_4__0_n_5 ,\data_count_reg[15]_i_4__0_n_6 ,\data_count_reg[15]_i_4__0_n_7 }),
        .S({\data_count_reg_n_0_[4] ,\data_count[15]_i_8__0_n_0 ,\data_count_reg_n_0_[2] ,\data_count[15]_i_10__0_n_0 }));
  CARRY4 \data_count_reg[15]_i_6__0 
       (.CI(\data_count_reg[12]_i_2__1_n_0 ),
        .CO(\NLW_data_count_reg[15]_i_6__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_data_count_reg[15]_i_6__0_O_UNCONNECTED [3],plusOp[15:13]}),
        .S({1'b0,\data_count_reg_n_0_[15] ,\data_count_reg_n_0_[14] ,\data_count_reg_n_0_[13] }));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[1] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[1]_i_1__1_n_0 ),
        .Q(\data_count_reg_n_0_[1] ),
        .R(\data_count[15]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[2] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[2]_i_1__1_n_0 ),
        .Q(\data_count_reg_n_0_[2] ),
        .R(\data_count[15]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[3] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[3]_i_1__1_n_0 ),
        .Q(\data_count_reg_n_0_[3] ),
        .R(\data_count[15]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[4] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[4]_i_1__1_n_0 ),
        .Q(\data_count_reg_n_0_[4] ),
        .R(\data_count[15]_i_1__1_n_0 ));
  CARRY4 \data_count_reg[4]_i_2__1 
       (.CI(1'b0),
        .CO({\data_count_reg[4]_i_2__1_n_0 ,\NLW_data_count_reg[4]_i_2__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\data_count_reg_n_0_[2] ,1'b0}),
        .O(plusOp[4:1]),
        .S({\data_count_reg_n_0_[4] ,\data_count_reg_n_0_[3] ,\data_count[4]_i_5__1_n_0 ,\data_count_reg_n_0_[1] }));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[5] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[5]_i_1__1_n_0 ),
        .Q(\data_count_reg_n_0_[5] ),
        .R(\data_count[15]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[6] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[6]_i_1__1_n_0 ),
        .Q(\data_count_reg_n_0_[6] ),
        .R(\data_count[15]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[7] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[7]_i_1__1_n_0 ),
        .Q(\data_count_reg_n_0_[7] ),
        .R(\data_count[15]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[8] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[8]_i_1__1_n_0 ),
        .Q(\data_count_reg_n_0_[8] ),
        .R(\data_count[15]_i_1__1_n_0 ));
  CARRY4 \data_count_reg[8]_i_2__1 
       (.CI(\data_count_reg[4]_i_2__1_n_0 ),
        .CO({\data_count_reg[8]_i_2__1_n_0 ,\NLW_data_count_reg[8]_i_2__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S({\data_count_reg_n_0_[8] ,\data_count_reg_n_0_[7] ,\data_count_reg_n_0_[6] ,\data_count_reg_n_0_[5] }));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[9] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[9]_i_1__1_n_0 ),
        .Q(\data_count_reg_n_0_[9] ),
        .R(\data_count[15]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h20FF2000)) 
    \eot_done[1]_i_1__1 
       (.I0(state[2]),
        .I1(\cs_bytes_sent_reg_n_0_[1] ),
        .I2(\cs_bytes_sent_reg_n_0_[0] ),
        .I3(eot_done),
        .I4(eot_done__0[1]),
        .O(\eot_done[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eot_done[2]_i_1__1 
       (.I0(state[2]),
        .I1(eot_done),
        .I2(eot_done__0[2]),
        .O(\eot_done[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000FFFF00)) 
    \eot_done[2]_i_2__1 
       (.I0(\data_count[15]_i_5__0_n_0 ),
        .I1(\data_count_reg_n_0_[0] ),
        .I2(\data_count_reg[15]_i_4__0_n_7 ),
        .I3(state[0]),
        .I4(state[2]),
        .I5(state[1]),
        .O(eot_done));
  LUT4 #(
    .INIT(16'hCFAA)) 
    \eot_done[3]_i_1__1 
       (.I0(eot_done__0[3]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(eot_done),
        .O(\eot_done[3]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \eot_done_reg[1] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\eot_done[1]_i_1__1_n_0 ),
        .Q(eot_done__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eot_done_reg[2] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\eot_done[2]_i_1__1_n_0 ),
        .Q(eot_done__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eot_done_reg[3] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\eot_done[3]_i_1__1_n_0 ),
        .Q(eot_done__0[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \int_data[5]_i_2__2 
       (.I0(\cs_bytes_sent_reg_n_0_[0] ),
        .I1(\cs_bytes_sent_reg_n_0_[1] ),
        .O(\int_data[5]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \int_data[6]_i_6__3 
       (.I0(\lfsr_q_reg[3] ),
        .I1(Q[1]),
        .O(\int_data[6]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \int_data[7]_i_10__0 
       (.I0(\data_count_reg_n_0_[5] ),
        .O(\int_data[7]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \int_data[7]_i_1__8 
       (.I0(state[2]),
        .I1(state[1]),
        .O(\int_data_reg[0]_1 ));
  LUT3 #(
    .INIT(8'h07)) 
    \int_data[7]_i_2__0 
       (.I0(\data_count[15]_i_5__0_n_0 ),
        .I1(\data_count_reg[15]_i_4__0_n_7 ),
        .I2(\FSM_sequential_state[2]_i_2__3_n_0 ),
        .O(\int_data[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \int_data[7]_i_3__1 
       (.I0(\int_data[7]_i_5__1_n_0 ),
        .I1(\int_data_reg[7]_i_6__0_n_4 ),
        .I2(\data_count[15]_i_12__0_n_0 ),
        .I3(\data_count_reg[15]_i_4__0_n_6 ),
        .I4(\data_count_reg[15]_i_4__0_n_5 ),
        .I5(\data_count_reg[15]_i_4__0_n_7 ),
        .O(\int_data[7]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hFF20)) 
    \int_data[7]_i_4__1 
       (.I0(\data_count_reg[15]_i_4__0_n_7 ),
        .I1(\data_count_reg_n_0_[0] ),
        .I2(\data_count[15]_i_5__0_n_0 ),
        .I3(\FSM_sequential_state[2]_i_2__3_n_0 ),
        .O(\int_data[7]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \int_data[7]_i_5__1 
       (.I0(\FSM_sequential_state_reg[2]_i_4__0_n_7 ),
        .I1(\FSM_sequential_state_reg[2]_i_4__0_n_6 ),
        .I2(\FSM_sequential_state_reg[2]_i_4__0_n_5 ),
        .I3(\FSM_sequential_state[2]_i_5__4_n_0 ),
        .O(\int_data[7]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \int_data[7]_i_7__1 
       (.I0(\data_count_reg_n_0_[8] ),
        .O(\int_data[7]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \int_data[7]_i_8__1 
       (.I0(\data_count_reg_n_0_[7] ),
        .O(\int_data[7]_i_8__1_n_0 ));
  CARRY4 \int_data_reg[7]_i_6__0 
       (.CI(\data_count_reg[15]_i_4__0_n_0 ),
        .CO({\int_data_reg[7]_i_6__0_n_0 ,\NLW_int_data_reg[7]_i_6__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O({\int_data_reg[7]_i_6__0_n_4 ,\int_data_reg[7]_i_6__0_n_5 ,\int_data_reg[7]_i_6__0_n_6 ,\int_data_reg[7]_i_6__0_n_7 }),
        .S({\int_data[7]_i_7__1_n_0 ,\int_data[7]_i_8__1_n_0 ,\data_count_reg_n_0_[6] ,\int_data[7]_i_10__0_n_0 }));
  LUT6 #(
    .INIT(64'h0000040044440400)) 
    int_eot_i_1__2
       (.I0(state[1]),
        .I1(state[2]),
        .I2(\cs_bytes_sent_reg_n_0_[1] ),
        .I3(\cs_bytes_sent_reg_n_0_[0] ),
        .I4(state[0]),
        .I5(eot_done__0[1]),
        .O(hs_eot[0]));
  LUT4 #(
    .INIT(16'h1500)) 
    int_eot_i_1__3
       (.I0(state[1]),
        .I1(state[0]),
        .I2(eot_done__0[2]),
        .I3(state[2]),
        .O(hs_eot[1]));
  LUT5 #(
    .INIT(32'h08383030)) 
    int_eot_i_1__4
       (.I0(\int_data[7]_i_2__0_n_0 ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(eot_done__0[3]),
        .I4(state[0]),
        .O(hs_eot[2]));
  LUT3 #(
    .INIT(8'h40)) 
    int_eot_i_1__6
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .O(int_eot_reg));
  LUT4 #(
    .INIT(16'hF4F0)) 
    \lfsr_q[10]_i_13__1 
       (.I0(crc_valid_data[2]),
        .I1(crc_valid_data[1]),
        .I2(\lfsr_q_reg[14] ),
        .I3(Q[1]),
        .O(\lfsr_q[10]_i_13__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF08)) 
    \lfsr_q[10]_i_4__1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(crc_valid_data[1]),
        .I4(crc_valid_data[2]),
        .O(\lfsr_q[10]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFFFFFF0)) 
    \lfsr_q[10]_i_6__2 
       (.I0(\data_count[15]_i_5__0_n_0 ),
        .I1(\data_count_reg[15]_i_4__0_n_7 ),
        .I2(\FSM_sequential_state[2]_i_2__3_n_0 ),
        .I3(state[2]),
        .I4(\lfsr_q[14]_i_12__1_n_0 ),
        .I5(\data_count_reg_n_0_[0] ),
        .O(\lfsr_q[10]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \lfsr_q[10]_i_8__2 
       (.I0(crc_valid_data[2]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(crc_valid_data[1]),
        .O(\lfsr_q[10]_i_8__2_n_0 ));
  LUT5 #(
    .INIT(32'hDFFDDFDF)) 
    \lfsr_q[11]_i_3__1 
       (.I0(crc_valid_data[0]),
        .I1(crc_valid_data[3]),
        .I2(crc_valid_data[1]),
        .I3(crc_valid_data[2]),
        .I4(Q[1]),
        .O(\lfsr_q[11]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \lfsr_q[11]_i_6__1 
       (.I0(\lfsr_q[13]_i_12__1_n_0 ),
        .I1(\lfsr_q[14]_i_12__1_n_0 ),
        .I2(state[2]),
        .I3(\FSM_sequential_state[2]_i_2__3_n_0 ),
        .I4(\lfsr_q[13]_i_13__1_n_0 ),
        .I5(\payload_q_reg[4] ),
        .O(\lfsr_q[11]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'h0D0F)) 
    \lfsr_q[12]_i_10__1 
       (.I0(crc_valid_data[1]),
        .I1(crc_valid_data[2]),
        .I2(\lfsr_q_reg[14] ),
        .I3(Q[1]),
        .O(\lfsr_q[12]_i_10__1_n_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \lfsr_q[12]_i_11__1 
       (.I0(Q[1]),
        .I1(crc_valid_data[2]),
        .I2(crc_valid_data[1]),
        .I3(crc_valid_data[3]),
        .I4(crc_valid_data[0]),
        .O(\lfsr_q[12]_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFBF)) 
    \lfsr_q[12]_i_7__1 
       (.I0(\FSM_sequential_state[2]_i_2__3_n_0 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\lfsr_q[12]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \lfsr_q[13]_i_12__1 
       (.I0(\data_count[15]_i_12__0_n_0 ),
        .I1(\lfsr_q[13]_i_16__1_n_0 ),
        .I2(\int_data_reg[7]_i_6__0_n_4 ),
        .I3(\lfsr_q[13]_i_17__0_n_0 ),
        .I4(\FSM_sequential_state[2]_i_5__4_n_0 ),
        .I5(\lfsr_q[13]_i_18__1_n_0 ),
        .O(\lfsr_q[13]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
    \lfsr_q[13]_i_13__1 
       (.I0(\data_count_reg[15]_i_4__0_n_7 ),
        .I1(\data_count[15]_i_12__0_n_0 ),
        .I2(\lfsr_q[13]_i_16__1_n_0 ),
        .I3(\int_data_reg[7]_i_6__0_n_4 ),
        .I4(\lfsr_q[13]_i_17__0_n_0 ),
        .I5(\FSM_sequential_state[2]_i_5__4_n_0 ),
        .O(\lfsr_q[13]_i_13__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \lfsr_q[13]_i_14__1 
       (.I0(\lfsr_q_reg[14] ),
        .I1(Q[1]),
        .O(\lfsr_q[13]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lfsr_q[13]_i_16__1 
       (.I0(\data_count_reg[15]_i_4__0_n_5 ),
        .I1(\data_count_reg[15]_i_4__0_n_6 ),
        .O(\lfsr_q[13]_i_16__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \lfsr_q[13]_i_17__0 
       (.I0(\FSM_sequential_state_reg[2]_i_4__0_n_5 ),
        .I1(\FSM_sequential_state_reg[2]_i_4__0_n_6 ),
        .I2(\FSM_sequential_state_reg[2]_i_4__0_n_7 ),
        .O(\lfsr_q[13]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \lfsr_q[13]_i_18__1 
       (.I0(\data_count_reg[15]_i_4__0_n_7 ),
        .I1(\data_count_reg_n_0_[0] ),
        .O(\lfsr_q[13]_i_18__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF20)) 
    \lfsr_q[13]_i_5__1 
       (.I0(\data_count_reg[15]_i_4__0_n_7 ),
        .I1(\data_count_reg_n_0_[0] ),
        .I2(\data_count[15]_i_5__0_n_0 ),
        .I3(\FSM_sequential_state[2]_i_2__3_n_0 ),
        .I4(state[2]),
        .I5(\lfsr_q[14]_i_12__1_n_0 ),
        .O(crc_valid_data[2]));
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \lfsr_q[13]_i_6__1 
       (.I0(crc_valid_data[3]),
        .I1(crc_valid_data[1]),
        .I2(state[2]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\lfsr_q[13]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \lfsr_q[13]_i_8__2 
       (.I0(Q[1]),
        .I1(\lfsr_q[13]_i_12__1_n_0 ),
        .I2(\lfsr_q[14]_i_12__1_n_0 ),
        .I3(state[2]),
        .I4(\FSM_sequential_state[2]_i_2__3_n_0 ),
        .I5(\lfsr_q[13]_i_13__1_n_0 ),
        .O(\lfsr_q[13]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \lfsr_q[13]_i_9__1 
       (.I0(\data_count[15]_i_5__0_n_0 ),
        .I1(\data_count_reg[15]_i_4__0_n_7 ),
        .I2(\FSM_sequential_state[2]_i_2__3_n_0 ),
        .I3(state[2]),
        .I4(\lfsr_q[14]_i_12__1_n_0 ),
        .I5(\data_count_reg_n_0_[0] ),
        .O(\lfsr_q_reg[3] ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \lfsr_q[14]_i_10__1 
       (.I0(crc_valid_data[0]),
        .I1(crc_valid_data[3]),
        .I2(crc_valid_data[2]),
        .I3(Q[1]),
        .O(\lfsr_q[14]_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \lfsr_q[14]_i_12__1 
       (.I0(state[1]),
        .I1(state[0]),
        .O(\lfsr_q[14]_i_12__1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \lfsr_q[14]_i_3__1 
       (.I0(\FSM_sequential_state[2]_i_2__3_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(crc_valid_data[3]));
  LUT3 #(
    .INIT(8'hFE)) 
    \lfsr_q[14]_i_6__1 
       (.I0(\FSM_sequential_state[2]_i_2__3_n_0 ),
        .I1(state[2]),
        .I2(\lfsr_q[14]_i_12__1_n_0 ),
        .O(\lfsr_q_reg[14] ));
  LUT6 #(
    .INIT(64'hFFFFFFDFCFFFFFEF)) 
    \lfsr_q[15]_i_11__1 
       (.I0(Q[1]),
        .I1(crc_valid_data[3]),
        .I2(crc_valid_data[0]),
        .I3(crc_valid_data[1]),
        .I4(crc_valid_data[2]),
        .I5(Q[0]),
        .O(\lfsr_q[15]_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \lfsr_q[15]_i_13__1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(crc_valid_data[2]),
        .O(\lfsr_q[15]_i_13__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \lfsr_q[15]_i_14__1 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .O(crc_valid_data[0]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \lfsr_q[15]_i_18__1 
       (.I0(\data_count[15]_i_5__0_n_0 ),
        .I1(\data_count_reg[15]_i_4__0_n_7 ),
        .I2(\FSM_sequential_state[2]_i_2__3_n_0 ),
        .I3(state[2]),
        .I4(\lfsr_q[14]_i_12__1_n_0 ),
        .O(\lfsr_q[15]_i_18__1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \lfsr_q[15]_i_3__1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(crc_valid_data[2]),
        .O(\lfsr_q[15]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEAEEEEEEEEEEE)) 
    \lfsr_q[15]_i_6__1 
       (.I0(crc_valid_data[3]),
        .I1(crc_valid_data[2]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(state[2]),
        .I5(crc_valid_data[1]),
        .O(\lfsr_q[15]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7F7FFFFFF00)) 
    \lfsr_q[15]_i_8__1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(crc_valid_data[2]),
        .I4(crc_valid_data[3]),
        .I5(crc_valid_data[1]),
        .O(\lfsr_q[15]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000600000000)) 
    \lfsr_q[3]_i_6__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(crc_valid_data[2]),
        .I3(crc_valid_data[1]),
        .I4(crc_valid_data[3]),
        .I5(crc_valid_data[0]),
        .O(\lfsr_q[3]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF339AFFFF)) 
    \lfsr_q[3]_i_9__0 
       (.I0(Q[1]),
        .I1(crc_valid_data[1]),
        .I2(Q[0]),
        .I3(crc_valid_data[2]),
        .I4(crc_valid_data[0]),
        .I5(crc_valid_data[3]),
        .O(\lfsr_q[3]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000630F00000000)) 
    \lfsr_q[5]_i_5__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(crc_valid_data[2]),
        .I3(crc_valid_data[1]),
        .I4(crc_valid_data[3]),
        .I5(crc_valid_data[0]),
        .O(\lfsr_q[5]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000004A)) 
    \lfsr_q[5]_i_6__1 
       (.I0(\lfsr_q[13]_i_12__1_n_0 ),
        .I1(Q[1]),
        .I2(\lfsr_q[13]_i_13__1_n_0 ),
        .I3(\FSM_sequential_state[2]_i_2__3_n_0 ),
        .I4(state[2]),
        .I5(\lfsr_q[14]_i_12__1_n_0 ),
        .O(\lfsr_q[5]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'h4555)) 
    \lfsr_q[7]_i_10__2 
       (.I0(\lfsr_q_reg[14] ),
        .I1(crc_valid_data[2]),
        .I2(crc_valid_data[1]),
        .I3(Q[0]),
        .O(\lfsr_q[7]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6CFCFFFFFFFF)) 
    \lfsr_q[8]_i_10__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(crc_valid_data[2]),
        .I3(crc_valid_data[1]),
        .I4(crc_valid_data[3]),
        .I5(crc_valid_data[0]),
        .O(\lfsr_q[8]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \lfsr_q[8]_i_13__1 
       (.I0(crc_valid_data[0]),
        .I1(crc_valid_data[3]),
        .I2(crc_valid_data[2]),
        .I3(Q[1]),
        .O(\lfsr_q[8]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'h00F00000006000F0)) 
    \lfsr_q[8]_i_14__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(crc_valid_data[0]),
        .I3(crc_valid_data[3]),
        .I4(crc_valid_data[1]),
        .I5(crc_valid_data[2]),
        .O(\lfsr_q[8]_i_14__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000048690000)) 
    \lfsr_q[8]_i_15__1 
       (.I0(Q[1]),
        .I1(crc_valid_data[1]),
        .I2(Q[0]),
        .I3(crc_valid_data[2]),
        .I4(crc_valid_data[0]),
        .I5(crc_valid_data[3]),
        .O(\lfsr_q[8]_i_15__1_n_0 ));
  LUT6 #(
    .INIT(64'h00F8000000000000)) 
    \lfsr_q[8]_i_5__1 
       (.I0(\data_count[15]_i_5__0_n_0 ),
        .I1(\data_count_reg[15]_i_4__0_n_7 ),
        .I2(\FSM_sequential_state[2]_i_2__3_n_0 ),
        .I3(state[2]),
        .I4(state[0]),
        .I5(state[1]),
        .O(crc_valid_data[1]));
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \lfsr_q[8]_i_8__1 
       (.I0(Q[0]),
        .I1(crc_valid_data[2]),
        .I2(crc_valid_data[1]),
        .I3(crc_valid_data[3]),
        .I4(crc_valid_data[0]),
        .O(\lfsr_q[8]_i_8__1_n_0 ));
  LUT5 #(
    .INIT(32'hDFFFFFDF)) 
    \lfsr_q[9]_i_10__1 
       (.I0(crc_valid_data[0]),
        .I1(crc_valid_data[3]),
        .I2(crc_valid_data[1]),
        .I3(crc_valid_data[2]),
        .I4(Q[1]),
        .O(\lfsr_q[9]_i_10__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \lfsr_q[9]_i_11__1 
       (.I0(crc_valid_data[1]),
        .I1(crc_valid_data[3]),
        .I2(crc_valid_data[2]),
        .O(\lfsr_q[9]_i_11__1_n_0 ));
endmodule

(* ORIG_REF_NAME = "dsi_tx_packetiser" *) 
module dsi_tx_packetiser_10
   (\int_data_reg[5] ,
    \int_data_reg[1] ,
    \int_data_reg[0] ,
    \int_data_reg[0]_0 ,
    \int_data_reg[6] ,
    \int_data_reg[6]_0 ,
    \int_data_reg[4] ,
    \int_data_reg[3] ,
    \int_data_reg[7] ,
    \int_data_reg[7]_0 ,
    \lfsr_q_reg[14] ,
    \lfsr_q_reg[3] ,
    int_eot_reg,
    \int_data_reg[0]_1 ,
    hs_eot,
    hs_data,
    \int_data_reg[5]_0 ,
    \int_data_reg[2] ,
    \int_data_reg[2]_0 ,
    \int_data_reg[1]_0 ,
    \int_data_reg[4]_0 ,
    \int_data_reg[3]_0 ,
    Q,
    \payload_q_reg[7] ,
    \payload_q_reg[7]_0 ,
    \payload_q_reg[7]_1 ,
    \payload_q_reg[4] ,
    \payload_q_reg[7]_2 ,
    \payload_q_reg[4]_0 ,
    hs_word_clock,
    hs_phy_rdy);
  output \int_data_reg[5] ;
  output \int_data_reg[1] ;
  output \int_data_reg[0] ;
  output \int_data_reg[0]_0 ;
  output \int_data_reg[6] ;
  output \int_data_reg[6]_0 ;
  output \int_data_reg[4] ;
  output \int_data_reg[3] ;
  output \int_data_reg[7] ;
  output \int_data_reg[7]_0 ;
  output \lfsr_q_reg[14] ;
  output \lfsr_q_reg[3] ;
  output int_eot_reg;
  output \int_data_reg[0]_1 ;
  output [2:0]hs_eot;
  output [15:0]hs_data;
  output \int_data_reg[5]_0 ;
  output \int_data_reg[2] ;
  output \int_data_reg[2]_0 ;
  output \int_data_reg[1]_0 ;
  output \int_data_reg[4]_0 ;
  output \int_data_reg[3]_0 ;
  input [1:0]Q;
  input \payload_q_reg[7] ;
  input \payload_q_reg[7]_0 ;
  input \payload_q_reg[7]_1 ;
  input \payload_q_reg[4] ;
  input \payload_q_reg[7]_2 ;
  input \payload_q_reg[4]_0 ;
  input hs_word_clock;
  input hs_phy_rdy;

  wire \FSM_sequential_state[0]_i_1__1_n_0 ;
  wire \FSM_sequential_state[0]_i_2_n_0 ;
  wire \FSM_sequential_state[0]_i_4_n_0 ;
  wire \FSM_sequential_state[0]_i_5_n_0 ;
  wire \FSM_sequential_state[1]_i_1__1_n_0 ;
  wire \FSM_sequential_state[2]_i_10__0_n_0 ;
  wire \FSM_sequential_state[2]_i_11__0_n_0 ;
  wire \FSM_sequential_state[2]_i_12_n_0 ;
  wire \FSM_sequential_state[2]_i_1__1_n_0 ;
  wire \FSM_sequential_state[2]_i_2__0_n_0 ;
  wire \FSM_sequential_state[2]_i_3__1_n_0 ;
  wire \FSM_sequential_state[2]_i_5__1_n_0 ;
  wire \FSM_sequential_state[2]_i_6__1_n_0 ;
  wire \FSM_sequential_state[2]_i_8__0_n_0 ;
  wire \FSM_sequential_state[2]_i_9_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_4_n_5 ;
  wire \FSM_sequential_state_reg[2]_i_4_n_6 ;
  wire \FSM_sequential_state_reg[2]_i_4_n_7 ;
  wire \FSM_sequential_state_reg[2]_i_7_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_7_n_4 ;
  wire \FSM_sequential_state_reg[2]_i_7_n_5 ;
  wire \FSM_sequential_state_reg[2]_i_7_n_6 ;
  wire \FSM_sequential_state_reg[2]_i_7_n_7 ;
  wire [1:0]Q;
  wire [3:0]crc_valid_data;
  wire cs_bytes_sent;
  wire \cs_bytes_sent[0]_i_1_n_0 ;
  wire \cs_bytes_sent[1]_i_1_n_0 ;
  wire \cs_bytes_sent_reg_n_0_[0] ;
  wire \cs_bytes_sent_reg_n_0_[1] ;
  wire data_count;
  wire \data_count[0]_i_1_n_0 ;
  wire \data_count[10]_i_1_n_0 ;
  wire \data_count[11]_i_1_n_0 ;
  wire \data_count[12]_i_1_n_0 ;
  wire \data_count[13]_i_1_n_0 ;
  wire \data_count[14]_i_1_n_0 ;
  wire \data_count[15]_i_10_n_0 ;
  wire \data_count[15]_i_11_n_0 ;
  wire \data_count[15]_i_12_n_0 ;
  wire \data_count[15]_i_1_n_0 ;
  wire \data_count[15]_i_3_n_0 ;
  wire \data_count[15]_i_5_n_0 ;
  wire \data_count[15]_i_8_n_0 ;
  wire \data_count[1]_i_1_n_0 ;
  wire \data_count[2]_i_1_n_0 ;
  wire \data_count[3]_i_1_n_0 ;
  wire \data_count[4]_i_1_n_0 ;
  wire \data_count[4]_i_5_n_0 ;
  wire \data_count[5]_i_1_n_0 ;
  wire \data_count[6]_i_1_n_0 ;
  wire \data_count[7]_i_1_n_0 ;
  wire \data_count[8]_i_1_n_0 ;
  wire \data_count[9]_i_1_n_0 ;
  wire \data_count_reg[12]_i_2_n_0 ;
  wire \data_count_reg[15]_i_4_n_0 ;
  wire \data_count_reg[15]_i_4_n_4 ;
  wire \data_count_reg[15]_i_4_n_5 ;
  wire \data_count_reg[15]_i_4_n_6 ;
  wire \data_count_reg[15]_i_4_n_7 ;
  wire \data_count_reg[4]_i_2_n_0 ;
  wire \data_count_reg[8]_i_2_n_0 ;
  wire \data_count_reg_n_0_[0] ;
  wire \data_count_reg_n_0_[10] ;
  wire \data_count_reg_n_0_[11] ;
  wire \data_count_reg_n_0_[12] ;
  wire \data_count_reg_n_0_[13] ;
  wire \data_count_reg_n_0_[14] ;
  wire \data_count_reg_n_0_[15] ;
  wire \data_count_reg_n_0_[1] ;
  wire \data_count_reg_n_0_[2] ;
  wire \data_count_reg_n_0_[3] ;
  wire \data_count_reg_n_0_[4] ;
  wire \data_count_reg_n_0_[5] ;
  wire \data_count_reg_n_0_[6] ;
  wire \data_count_reg_n_0_[7] ;
  wire \data_count_reg_n_0_[8] ;
  wire \data_count_reg_n_0_[9] ;
  wire eot_done;
  wire \eot_done[1]_i_1_n_0 ;
  wire \eot_done[2]_i_1_n_0 ;
  wire \eot_done[3]_i_1_n_0 ;
  wire [3:1]eot_done__0;
  wire [15:0]hs_data;
  wire [2:0]hs_eot;
  wire hs_phy_rdy;
  wire hs_word_clock;
  wire \int_data[5]_i_2__0_n_0 ;
  wire \int_data[6]_i_6__2_n_0 ;
  wire \int_data[7]_i_10_n_0 ;
  wire \int_data[7]_i_2_n_0 ;
  wire \int_data[7]_i_3_n_0 ;
  wire \int_data[7]_i_4_n_0 ;
  wire \int_data[7]_i_5_n_0 ;
  wire \int_data[7]_i_7_n_0 ;
  wire \int_data[7]_i_8_n_0 ;
  wire \int_data_reg[0] ;
  wire \int_data_reg[0]_0 ;
  wire \int_data_reg[0]_1 ;
  wire \int_data_reg[1] ;
  wire \int_data_reg[1]_0 ;
  wire \int_data_reg[2] ;
  wire \int_data_reg[2]_0 ;
  wire \int_data_reg[3] ;
  wire \int_data_reg[3]_0 ;
  wire \int_data_reg[4] ;
  wire \int_data_reg[4]_0 ;
  wire \int_data_reg[5] ;
  wire \int_data_reg[5]_0 ;
  wire \int_data_reg[6] ;
  wire \int_data_reg[6]_0 ;
  wire \int_data_reg[7] ;
  wire \int_data_reg[7]_0 ;
  wire \int_data_reg[7]_i_6_n_0 ;
  wire \int_data_reg[7]_i_6_n_4 ;
  wire \int_data_reg[7]_i_6_n_5 ;
  wire \int_data_reg[7]_i_6_n_6 ;
  wire \int_data_reg[7]_i_6_n_7 ;
  wire int_eot_reg;
  wire \lfsr_q[10]_i_13_n_0 ;
  wire \lfsr_q[10]_i_4_n_0 ;
  wire \lfsr_q[10]_i_6__1_n_0 ;
  wire \lfsr_q[10]_i_8__1_n_0 ;
  wire \lfsr_q[11]_i_3_n_0 ;
  wire \lfsr_q[11]_i_6_n_0 ;
  wire \lfsr_q[12]_i_10_n_0 ;
  wire \lfsr_q[12]_i_11__0_n_0 ;
  wire \lfsr_q[12]_i_7_n_0 ;
  wire \lfsr_q[13]_i_12_n_0 ;
  wire \lfsr_q[13]_i_13_n_0 ;
  wire \lfsr_q[13]_i_14__0_n_0 ;
  wire \lfsr_q[13]_i_16_n_0 ;
  wire \lfsr_q[13]_i_17_n_0 ;
  wire \lfsr_q[13]_i_18__0_n_0 ;
  wire \lfsr_q[13]_i_6_n_0 ;
  wire \lfsr_q[13]_i_8__1_n_0 ;
  wire \lfsr_q[14]_i_10_n_0 ;
  wire \lfsr_q[14]_i_12_n_0 ;
  wire \lfsr_q[15]_i_11_n_0 ;
  wire \lfsr_q[15]_i_13_n_0 ;
  wire \lfsr_q[15]_i_18_n_0 ;
  wire \lfsr_q[15]_i_3_n_0 ;
  wire \lfsr_q[15]_i_6_n_0 ;
  wire \lfsr_q[15]_i_8_n_0 ;
  wire \lfsr_q[3]_i_6_n_0 ;
  wire \lfsr_q[3]_i_9_n_0 ;
  wire \lfsr_q[5]_i_5__1_n_0 ;
  wire \lfsr_q[5]_i_6_n_0 ;
  wire \lfsr_q[7]_i_10__1_n_0 ;
  wire \lfsr_q[8]_i_10__0_n_0 ;
  wire \lfsr_q[8]_i_13_n_0 ;
  wire \lfsr_q[8]_i_14__0_n_0 ;
  wire \lfsr_q[8]_i_15_n_0 ;
  wire \lfsr_q[8]_i_8_n_0 ;
  wire \lfsr_q[9]_i_10_n_0 ;
  wire \lfsr_q[9]_i_11__0_n_0 ;
  wire \lfsr_q_reg[14] ;
  wire \lfsr_q_reg[3] ;
  wire \payload_q_reg[4] ;
  wire \payload_q_reg[4]_0 ;
  wire \payload_q_reg[7] ;
  wire \payload_q_reg[7]_0 ;
  wire \payload_q_reg[7]_1 ;
  wire \payload_q_reg[7]_2 ;
  wire [15:1]plusOp;
  (* RTL_KEEP = "yes" *) wire [2:0]state;
  wire [3:0]\NLW_FSM_sequential_state_reg[2]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_FSM_sequential_state_reg[2]_i_4_O_UNCONNECTED ;
  wire [2:0]\NLW_FSM_sequential_state_reg[2]_i_7_CO_UNCONNECTED ;
  wire [2:0]\NLW_data_count_reg[12]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_data_count_reg[15]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_data_count_reg[15]_i_6_CO_UNCONNECTED ;
  wire [3:3]\NLW_data_count_reg[15]_i_6_O_UNCONNECTED ;
  wire [2:0]\NLW_data_count_reg[4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_data_count_reg[8]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_int_data_reg[7]_i_6_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h05050054)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(\FSM_sequential_state[0]_i_2_n_0 ),
        .I1(hs_phy_rdy),
        .I2(state[2]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\FSM_sequential_state[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000020000)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(state[0]),
        .I1(\FSM_sequential_state[0]_i_4_n_0 ),
        .I2(\data_count_reg[15]_i_4_n_6 ),
        .I3(\FSM_sequential_state[0]_i_5_n_0 ),
        .I4(\data_count_reg[15]_i_4_n_7 ),
        .I5(\data_count_reg_n_0_[0] ),
        .O(\FSM_sequential_state[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \FSM_sequential_state[0]_i_4 
       (.I0(\FSM_sequential_state[2]_i_5__1_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_i_4_n_5 ),
        .I2(\FSM_sequential_state_reg[2]_i_4_n_6 ),
        .I3(\FSM_sequential_state_reg[2]_i_4_n_7 ),
        .I4(\FSM_sequential_state[2]_i_3__1_n_0 ),
        .O(\FSM_sequential_state[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[0]_i_5 
       (.I0(\data_count_reg[15]_i_4_n_4 ),
        .I1(\data_count_reg[15]_i_4_n_5 ),
        .O(\FSM_sequential_state[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h4550)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(state[2]),
        .I1(\FSM_sequential_state[2]_i_2__0_n_0 ),
        .I2(state[1]),
        .I3(state[0]),
        .O(\FSM_sequential_state[1]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[2]_i_10__0 
       (.I0(\data_count_reg_n_0_[13] ),
        .O(\FSM_sequential_state[2]_i_10__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[2]_i_11__0 
       (.I0(\data_count_reg_n_0_[12] ),
        .O(\FSM_sequential_state[2]_i_11__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[2]_i_12 
       (.I0(\data_count_reg_n_0_[11] ),
        .O(\FSM_sequential_state[2]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h0242)) 
    \FSM_sequential_state[2]_i_1__1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\FSM_sequential_state[2]_i_2__0_n_0 ),
        .O(\FSM_sequential_state[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \FSM_sequential_state[2]_i_2__0 
       (.I0(\FSM_sequential_state[2]_i_3__1_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_i_4_n_7 ),
        .I2(\FSM_sequential_state_reg[2]_i_4_n_6 ),
        .I3(\FSM_sequential_state_reg[2]_i_4_n_5 ),
        .I4(\FSM_sequential_state[2]_i_5__1_n_0 ),
        .I5(\FSM_sequential_state[2]_i_6__1_n_0 ),
        .O(\FSM_sequential_state[2]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \FSM_sequential_state[2]_i_3__1 
       (.I0(\int_data_reg[7]_i_6_n_6 ),
        .I1(\int_data_reg[7]_i_6_n_5 ),
        .I2(\int_data_reg[7]_i_6_n_4 ),
        .I3(\int_data_reg[7]_i_6_n_7 ),
        .O(\FSM_sequential_state[2]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_state[2]_i_5__1 
       (.I0(\FSM_sequential_state_reg[2]_i_7_n_4 ),
        .I1(\FSM_sequential_state_reg[2]_i_7_n_5 ),
        .I2(\FSM_sequential_state_reg[2]_i_7_n_7 ),
        .I3(\FSM_sequential_state_reg[2]_i_7_n_6 ),
        .O(\FSM_sequential_state[2]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEFEEEE)) 
    \FSM_sequential_state[2]_i_6__1 
       (.I0(\data_count_reg[15]_i_4_n_5 ),
        .I1(\data_count_reg[15]_i_4_n_4 ),
        .I2(\data_count_reg_n_0_[0] ),
        .I3(\data_count_reg[15]_i_4_n_7 ),
        .I4(\data_count_reg[15]_i_4_n_6 ),
        .O(\FSM_sequential_state[2]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[2]_i_8__0 
       (.I0(\data_count_reg_n_0_[15] ),
        .O(\FSM_sequential_state[2]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[2]_i_9 
       (.I0(\data_count_reg_n_0_[14] ),
        .O(\FSM_sequential_state[2]_i_9_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state[0]_i_1__1_n_0 ),
        .Q(state[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__1_n_0 ),
        .Q(state[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[2] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\FSM_sequential_state[2]_i_1__1_n_0 ),
        .Q(state[2]),
        .R(1'b0));
  CARRY4 \FSM_sequential_state_reg[2]_i_4 
       (.CI(\FSM_sequential_state_reg[2]_i_7_n_0 ),
        .CO(\NLW_FSM_sequential_state_reg[2]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_FSM_sequential_state_reg[2]_i_4_O_UNCONNECTED [3],\FSM_sequential_state_reg[2]_i_4_n_5 ,\FSM_sequential_state_reg[2]_i_4_n_6 ,\FSM_sequential_state_reg[2]_i_4_n_7 }),
        .S({1'b0,\FSM_sequential_state[2]_i_8__0_n_0 ,\FSM_sequential_state[2]_i_9_n_0 ,\FSM_sequential_state[2]_i_10__0_n_0 }));
  CARRY4 \FSM_sequential_state_reg[2]_i_7 
       (.CI(\int_data_reg[7]_i_6_n_0 ),
        .CO({\FSM_sequential_state_reg[2]_i_7_n_0 ,\NLW_FSM_sequential_state_reg[2]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O({\FSM_sequential_state_reg[2]_i_7_n_4 ,\FSM_sequential_state_reg[2]_i_7_n_5 ,\FSM_sequential_state_reg[2]_i_7_n_6 ,\FSM_sequential_state_reg[2]_i_7_n_7 }),
        .S({\FSM_sequential_state[2]_i_11__0_n_0 ,\FSM_sequential_state[2]_i_12_n_0 ,\data_count_reg_n_0_[10] ,\data_count_reg_n_0_[9] }));
  dsi_tx_payload_crc_18 calc_payload_crc
       (.\FSM_sequential_state_reg[1] (\lfsr_q[15]_i_13_n_0 ),
        .\FSM_sequential_state_reg[1]_0 (\lfsr_q[15]_i_3_n_0 ),
        .\FSM_sequential_state_reg[1]_1 (\lfsr_q[15]_i_8_n_0 ),
        .\FSM_sequential_state_reg[1]_2 (\lfsr_q[15]_i_6_n_0 ),
        .\FSM_sequential_state_reg[1]_3 (\lfsr_q[10]_i_4_n_0 ),
        .\FSM_sequential_state_reg[1]_4 (\lfsr_q[12]_i_7_n_0 ),
        .\FSM_sequential_state_reg[2] (\lfsr_q[10]_i_6__1_n_0 ),
        .\FSM_sequential_state_reg[2]_0 (\lfsr_q_reg[14] ),
        .\FSM_sequential_state_reg[2]_1 (\lfsr_q_reg[3] ),
        .\FSM_sequential_state_reg[2]_2 (\lfsr_q[11]_i_6_n_0 ),
        .\FSM_sequential_state_reg[2]_3 (\lfsr_q[13]_i_6_n_0 ),
        .\FSM_sequential_state_reg[2]_4 (\lfsr_q[9]_i_11__0_n_0 ),
        .\FSM_sequential_state_reg[2]_5 (\lfsr_q[15]_i_18_n_0 ),
        .\FSM_sequential_state_reg[2]_6 (\lfsr_q[10]_i_8__1_n_0 ),
        .O(\data_count_reg[15]_i_4_n_7 ),
        .Q(Q),
        .crc_valid_data(crc_valid_data),
        .\cs_bytes_sent_reg[0] (\cs_bytes_sent_reg_n_0_[0] ),
        .\cs_bytes_sent_reg[0]_0 (\int_data[5]_i_2__0_n_0 ),
        .\cs_bytes_sent_reg[1] (\cs_bytes_sent_reg_n_0_[1] ),
        .\data_count_reg[0] (\int_data[7]_i_4_n_0 ),
        .\data_count_reg[0]_0 (\data_count_reg_n_0_[0] ),
        .\data_count_reg[15] (\data_count[15]_i_5_n_0 ),
        .\data_count_reg[4] (\int_data[7]_i_2_n_0 ),
        .\data_count_reg[8] (\int_data[7]_i_3_n_0 ),
        .hs_data(hs_data),
        .hs_word_clock(hs_word_clock),
        .\int_data_reg[0] (\int_data_reg[0] ),
        .\int_data_reg[0]_0 (\int_data_reg[0]_0 ),
        .\int_data_reg[1] (\int_data_reg[1] ),
        .\int_data_reg[1]_0 (\int_data_reg[1]_0 ),
        .\int_data_reg[2] (\int_data_reg[2] ),
        .\int_data_reg[2]_0 (\int_data_reg[2]_0 ),
        .\int_data_reg[3] (\int_data_reg[3] ),
        .\int_data_reg[3]_0 (\int_data_reg[3]_0 ),
        .\int_data_reg[4] (\int_data_reg[4] ),
        .\int_data_reg[4]_0 (\int_data_reg[4]_0 ),
        .\int_data_reg[5] (\int_data_reg[5] ),
        .\int_data_reg[5]_0 (\int_data_reg[5]_0 ),
        .\int_data_reg[6] (\int_data_reg[6] ),
        .\int_data_reg[6]_0 (\int_data_reg[6]_0 ),
        .\int_data_reg[7] (\int_data_reg[7] ),
        .\int_data_reg[7]_0 (\int_data_reg[7]_0 ),
        .out(state),
        .\payload_q_reg[4] (\lfsr_q[7]_i_10__1_n_0 ),
        .\payload_q_reg[4]_0 (\lfsr_q[5]_i_5__1_n_0 ),
        .\payload_q_reg[4]_1 (\payload_q_reg[4] ),
        .\payload_q_reg[4]_2 (\lfsr_q[8]_i_14__0_n_0 ),
        .\payload_q_reg[4]_3 (\lfsr_q[8]_i_8_n_0 ),
        .\payload_q_reg[4]_4 (\lfsr_q[8]_i_10__0_n_0 ),
        .\payload_q_reg[4]_5 (\payload_q_reg[4]_0 ),
        .\payload_q_reg[7] (\lfsr_q[5]_i_6_n_0 ),
        .\payload_q_reg[7]_0 (\lfsr_q[13]_i_8__1_n_0 ),
        .\payload_q_reg[7]_1 (\lfsr_q[3]_i_6_n_0 ),
        .\payload_q_reg[7]_10 (\payload_q_reg[7]_1 ),
        .\payload_q_reg[7]_11 (\lfsr_q[9]_i_10_n_0 ),
        .\payload_q_reg[7]_12 (\lfsr_q[12]_i_10_n_0 ),
        .\payload_q_reg[7]_13 (\lfsr_q[8]_i_13_n_0 ),
        .\payload_q_reg[7]_14 (\lfsr_q[10]_i_13_n_0 ),
        .\payload_q_reg[7]_15 (\payload_q_reg[7]_2 ),
        .\payload_q_reg[7]_16 (\lfsr_q[14]_i_10_n_0 ),
        .\payload_q_reg[7]_17 (\lfsr_q[13]_i_14__0_n_0 ),
        .\payload_q_reg[7]_2 (\lfsr_q[3]_i_9_n_0 ),
        .\payload_q_reg[7]_3 (\lfsr_q[15]_i_11_n_0 ),
        .\payload_q_reg[7]_4 (\lfsr_q[12]_i_11__0_n_0 ),
        .\payload_q_reg[7]_5 (\lfsr_q[11]_i_3_n_0 ),
        .\payload_q_reg[7]_6 (\payload_q_reg[7] ),
        .\payload_q_reg[7]_7 (\int_data[6]_i_6__2_n_0 ),
        .\payload_q_reg[7]_8 (\payload_q_reg[7]_0 ),
        .\payload_q_reg[7]_9 (\lfsr_q[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000000)) 
    \cs_bytes_sent[0]_i_1 
       (.I0(state[1]),
        .I1(\data_count_reg[15]_i_4_n_7 ),
        .I2(\data_count_reg_n_0_[0] ),
        .I3(\data_count[15]_i_5_n_0 ),
        .I4(cs_bytes_sent),
        .I5(\cs_bytes_sent_reg_n_0_[0] ),
        .O(\cs_bytes_sent[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAFFFFA2AA0000)) 
    \cs_bytes_sent[1]_i_1 
       (.I0(state[1]),
        .I1(\data_count_reg[15]_i_4_n_7 ),
        .I2(\data_count_reg_n_0_[0] ),
        .I3(\data_count[15]_i_5_n_0 ),
        .I4(cs_bytes_sent),
        .I5(\cs_bytes_sent_reg_n_0_[1] ),
        .O(\cs_bytes_sent[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5100555500000000)) 
    \cs_bytes_sent[1]_i_2 
       (.I0(state[2]),
        .I1(\data_count_reg_n_0_[0] ),
        .I2(\data_count_reg[15]_i_4_n_7 ),
        .I3(\data_count[15]_i_5_n_0 ),
        .I4(state[1]),
        .I5(state[0]),
        .O(cs_bytes_sent));
  FDRE #(
    .INIT(1'b0)) 
    \cs_bytes_sent_reg[0] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\cs_bytes_sent[0]_i_1_n_0 ),
        .Q(\cs_bytes_sent_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cs_bytes_sent_reg[1] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\cs_bytes_sent[1]_i_1_n_0 ),
        .Q(\cs_bytes_sent_reg_n_0_[1] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \data_count[0]_i_1 
       (.I0(\data_count_reg_n_0_[0] ),
        .I1(\data_count[15]_i_5_n_0 ),
        .O(\data_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data_count[10]_i_1 
       (.I0(plusOp[10]),
        .I1(\data_count[15]_i_5_n_0 ),
        .O(\data_count[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[11]_i_1 
       (.I0(plusOp[11]),
        .I1(\data_count[15]_i_5_n_0 ),
        .O(\data_count[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[12]_i_1 
       (.I0(plusOp[12]),
        .I1(\data_count[15]_i_5_n_0 ),
        .O(\data_count[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[13]_i_1 
       (.I0(plusOp[13]),
        .I1(\data_count[15]_i_5_n_0 ),
        .O(\data_count[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[14]_i_1 
       (.I0(plusOp[14]),
        .I1(\data_count[15]_i_5_n_0 ),
        .O(\data_count[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \data_count[15]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .O(\data_count[15]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \data_count[15]_i_10 
       (.I0(\data_count_reg_n_0_[1] ),
        .O(\data_count[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \data_count[15]_i_11 
       (.I0(\int_data_reg[7]_i_6_n_4 ),
        .I1(\data_count_reg[15]_i_4_n_6 ),
        .I2(\data_count_reg[15]_i_4_n_5 ),
        .O(\data_count[15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \data_count[15]_i_12 
       (.I0(\int_data_reg[7]_i_6_n_6 ),
        .I1(\int_data_reg[7]_i_6_n_5 ),
        .I2(\data_count_reg[15]_i_4_n_4 ),
        .I3(\int_data_reg[7]_i_6_n_7 ),
        .O(\data_count[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h5155555500000000)) 
    \data_count[15]_i_2 
       (.I0(state[2]),
        .I1(\data_count_reg_n_0_[0] ),
        .I2(\data_count_reg[15]_i_4_n_7 ),
        .I3(\data_count[15]_i_5_n_0 ),
        .I4(state[1]),
        .I5(state[0]),
        .O(data_count));
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[15]_i_3 
       (.I0(plusOp[15]),
        .I1(\data_count[15]_i_5_n_0 ),
        .O(\data_count[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \data_count[15]_i_5 
       (.I0(\FSM_sequential_state[2]_i_5__1_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_i_4_n_5 ),
        .I2(\FSM_sequential_state_reg[2]_i_4_n_6 ),
        .I3(\FSM_sequential_state_reg[2]_i_4_n_7 ),
        .I4(\data_count[15]_i_11_n_0 ),
        .I5(\data_count[15]_i_12_n_0 ),
        .O(\data_count[15]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \data_count[15]_i_8 
       (.I0(\data_count_reg_n_0_[3] ),
        .O(\data_count[15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[1]_i_1 
       (.I0(plusOp[1]),
        .I1(\data_count[15]_i_5_n_0 ),
        .O(\data_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data_count[2]_i_1 
       (.I0(plusOp[2]),
        .I1(\data_count[15]_i_5_n_0 ),
        .O(\data_count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[3]_i_1 
       (.I0(plusOp[3]),
        .I1(\data_count[15]_i_5_n_0 ),
        .O(\data_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data_count[4]_i_1 
       (.I0(plusOp[4]),
        .I1(\data_count[15]_i_5_n_0 ),
        .O(\data_count[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \data_count[4]_i_5 
       (.I0(\data_count_reg_n_0_[2] ),
        .O(\data_count[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[5]_i_1 
       (.I0(plusOp[5]),
        .I1(\data_count[15]_i_5_n_0 ),
        .O(\data_count[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data_count[6]_i_1 
       (.I0(plusOp[6]),
        .I1(\data_count[15]_i_5_n_0 ),
        .O(\data_count[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[7]_i_1 
       (.I0(plusOp[7]),
        .I1(\data_count[15]_i_5_n_0 ),
        .O(\data_count[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[8]_i_1 
       (.I0(plusOp[8]),
        .I1(\data_count[15]_i_5_n_0 ),
        .O(\data_count[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \data_count[9]_i_1 
       (.I0(plusOp[9]),
        .I1(\data_count[15]_i_5_n_0 ),
        .O(\data_count[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[0] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[0]_i_1_n_0 ),
        .Q(\data_count_reg_n_0_[0] ),
        .R(\data_count[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[10] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[10]_i_1_n_0 ),
        .Q(\data_count_reg_n_0_[10] ),
        .R(\data_count[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[11] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[11]_i_1_n_0 ),
        .Q(\data_count_reg_n_0_[11] ),
        .R(\data_count[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[12] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[12]_i_1_n_0 ),
        .Q(\data_count_reg_n_0_[12] ),
        .R(\data_count[15]_i_1_n_0 ));
  CARRY4 \data_count_reg[12]_i_2 
       (.CI(\data_count_reg[8]_i_2_n_0 ),
        .CO({\data_count_reg[12]_i_2_n_0 ,\NLW_data_count_reg[12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S({\data_count_reg_n_0_[12] ,\data_count_reg_n_0_[11] ,\data_count_reg_n_0_[10] ,\data_count_reg_n_0_[9] }));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[13] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[13]_i_1_n_0 ),
        .Q(\data_count_reg_n_0_[13] ),
        .R(\data_count[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[14] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[14]_i_1_n_0 ),
        .Q(\data_count_reg_n_0_[14] ),
        .R(\data_count[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[15] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[15]_i_3_n_0 ),
        .Q(\data_count_reg_n_0_[15] ),
        .R(\data_count[15]_i_1_n_0 ));
  CARRY4 \data_count_reg[15]_i_4 
       (.CI(1'b0),
        .CO({\data_count_reg[15]_i_4_n_0 ,\NLW_data_count_reg[15]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b1,1'b0,1'b1,1'b0}),
        .O({\data_count_reg[15]_i_4_n_4 ,\data_count_reg[15]_i_4_n_5 ,\data_count_reg[15]_i_4_n_6 ,\data_count_reg[15]_i_4_n_7 }),
        .S({\data_count_reg_n_0_[4] ,\data_count[15]_i_8_n_0 ,\data_count_reg_n_0_[2] ,\data_count[15]_i_10_n_0 }));
  CARRY4 \data_count_reg[15]_i_6 
       (.CI(\data_count_reg[12]_i_2_n_0 ),
        .CO(\NLW_data_count_reg[15]_i_6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_data_count_reg[15]_i_6_O_UNCONNECTED [3],plusOp[15:13]}),
        .S({1'b0,\data_count_reg_n_0_[15] ,\data_count_reg_n_0_[14] ,\data_count_reg_n_0_[13] }));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[1] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[1]_i_1_n_0 ),
        .Q(\data_count_reg_n_0_[1] ),
        .R(\data_count[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[2] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[2]_i_1_n_0 ),
        .Q(\data_count_reg_n_0_[2] ),
        .R(\data_count[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[3] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[3]_i_1_n_0 ),
        .Q(\data_count_reg_n_0_[3] ),
        .R(\data_count[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[4] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[4]_i_1_n_0 ),
        .Q(\data_count_reg_n_0_[4] ),
        .R(\data_count[15]_i_1_n_0 ));
  CARRY4 \data_count_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\data_count_reg[4]_i_2_n_0 ,\NLW_data_count_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\data_count_reg_n_0_[2] ,1'b0}),
        .O(plusOp[4:1]),
        .S({\data_count_reg_n_0_[4] ,\data_count_reg_n_0_[3] ,\data_count[4]_i_5_n_0 ,\data_count_reg_n_0_[1] }));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[5] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[5]_i_1_n_0 ),
        .Q(\data_count_reg_n_0_[5] ),
        .R(\data_count[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[6] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[6]_i_1_n_0 ),
        .Q(\data_count_reg_n_0_[6] ),
        .R(\data_count[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[7] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[7]_i_1_n_0 ),
        .Q(\data_count_reg_n_0_[7] ),
        .R(\data_count[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[8] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[8]_i_1_n_0 ),
        .Q(\data_count_reg_n_0_[8] ),
        .R(\data_count[15]_i_1_n_0 ));
  CARRY4 \data_count_reg[8]_i_2 
       (.CI(\data_count_reg[4]_i_2_n_0 ),
        .CO({\data_count_reg[8]_i_2_n_0 ,\NLW_data_count_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S({\data_count_reg_n_0_[8] ,\data_count_reg_n_0_[7] ,\data_count_reg_n_0_[6] ,\data_count_reg_n_0_[5] }));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[9] 
       (.C(hs_word_clock),
        .CE(data_count),
        .D(\data_count[9]_i_1_n_0 ),
        .Q(\data_count_reg_n_0_[9] ),
        .R(\data_count[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20FF2000)) 
    \eot_done[1]_i_1 
       (.I0(state[2]),
        .I1(\cs_bytes_sent_reg_n_0_[1] ),
        .I2(\cs_bytes_sent_reg_n_0_[0] ),
        .I3(eot_done),
        .I4(eot_done__0[1]),
        .O(\eot_done[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eot_done[2]_i_1 
       (.I0(state[2]),
        .I1(eot_done),
        .I2(eot_done__0[2]),
        .O(\eot_done[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000FFFF00)) 
    \eot_done[2]_i_2 
       (.I0(\data_count[15]_i_5_n_0 ),
        .I1(\data_count_reg_n_0_[0] ),
        .I2(\data_count_reg[15]_i_4_n_7 ),
        .I3(state[0]),
        .I4(state[2]),
        .I5(state[1]),
        .O(eot_done));
  LUT4 #(
    .INIT(16'hCFAA)) 
    \eot_done[3]_i_1 
       (.I0(eot_done__0[3]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(eot_done),
        .O(\eot_done[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \eot_done_reg[1] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\eot_done[1]_i_1_n_0 ),
        .Q(eot_done__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eot_done_reg[2] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\eot_done[2]_i_1_n_0 ),
        .Q(eot_done__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eot_done_reg[3] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\eot_done[3]_i_1_n_0 ),
        .Q(eot_done__0[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \int_data[5]_i_2__0 
       (.I0(\cs_bytes_sent_reg_n_0_[0] ),
        .I1(\cs_bytes_sent_reg_n_0_[1] ),
        .O(\int_data[5]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \int_data[6]_i_6__2 
       (.I0(\lfsr_q_reg[3] ),
        .I1(Q[1]),
        .O(\int_data[6]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \int_data[7]_i_10 
       (.I0(\data_count_reg_n_0_[5] ),
        .O(\int_data[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \int_data[7]_i_1__7 
       (.I0(state[2]),
        .I1(state[1]),
        .O(\int_data_reg[0]_1 ));
  LUT3 #(
    .INIT(8'h07)) 
    \int_data[7]_i_2 
       (.I0(\data_count[15]_i_5_n_0 ),
        .I1(\data_count_reg[15]_i_4_n_7 ),
        .I2(\FSM_sequential_state[2]_i_2__0_n_0 ),
        .O(\int_data[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \int_data[7]_i_3 
       (.I0(\int_data[7]_i_5_n_0 ),
        .I1(\int_data_reg[7]_i_6_n_4 ),
        .I2(\data_count[15]_i_12_n_0 ),
        .I3(\data_count_reg[15]_i_4_n_6 ),
        .I4(\data_count_reg[15]_i_4_n_5 ),
        .I5(\data_count_reg[15]_i_4_n_7 ),
        .O(\int_data[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFF20)) 
    \int_data[7]_i_4 
       (.I0(\data_count_reg[15]_i_4_n_7 ),
        .I1(\data_count_reg_n_0_[0] ),
        .I2(\data_count[15]_i_5_n_0 ),
        .I3(\FSM_sequential_state[2]_i_2__0_n_0 ),
        .O(\int_data[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \int_data[7]_i_5 
       (.I0(\FSM_sequential_state_reg[2]_i_4_n_7 ),
        .I1(\FSM_sequential_state_reg[2]_i_4_n_6 ),
        .I2(\FSM_sequential_state_reg[2]_i_4_n_5 ),
        .I3(\FSM_sequential_state[2]_i_5__1_n_0 ),
        .O(\int_data[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \int_data[7]_i_7 
       (.I0(\data_count_reg_n_0_[8] ),
        .O(\int_data[7]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \int_data[7]_i_8 
       (.I0(\data_count_reg_n_0_[7] ),
        .O(\int_data[7]_i_8_n_0 ));
  CARRY4 \int_data_reg[7]_i_6 
       (.CI(\data_count_reg[15]_i_4_n_0 ),
        .CO({\int_data_reg[7]_i_6_n_0 ,\NLW_int_data_reg[7]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b0}),
        .O({\int_data_reg[7]_i_6_n_4 ,\int_data_reg[7]_i_6_n_5 ,\int_data_reg[7]_i_6_n_6 ,\int_data_reg[7]_i_6_n_7 }),
        .S({\int_data[7]_i_7_n_0 ,\int_data[7]_i_8_n_0 ,\data_count_reg_n_0_[6] ,\int_data[7]_i_10_n_0 }));
  LUT6 #(
    .INIT(64'h0000040044440400)) 
    int_eot_i_1
       (.I0(state[1]),
        .I1(state[2]),
        .I2(\cs_bytes_sent_reg_n_0_[1] ),
        .I3(\cs_bytes_sent_reg_n_0_[0] ),
        .I4(state[0]),
        .I5(eot_done__0[1]),
        .O(hs_eot[0]));
  LUT4 #(
    .INIT(16'h1500)) 
    int_eot_i_1__0
       (.I0(state[1]),
        .I1(state[0]),
        .I2(eot_done__0[2]),
        .I3(state[2]),
        .O(hs_eot[1]));
  LUT5 #(
    .INIT(32'h08383030)) 
    int_eot_i_1__1
       (.I0(\int_data[7]_i_2_n_0 ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(eot_done__0[3]),
        .I4(state[0]),
        .O(hs_eot[2]));
  LUT3 #(
    .INIT(8'h40)) 
    int_eot_i_1__5
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .O(int_eot_reg));
  LUT4 #(
    .INIT(16'hF4F0)) 
    \lfsr_q[10]_i_13 
       (.I0(crc_valid_data[2]),
        .I1(crc_valid_data[1]),
        .I2(\lfsr_q_reg[14] ),
        .I3(Q[1]),
        .O(\lfsr_q[10]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF08)) 
    \lfsr_q[10]_i_4 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(crc_valid_data[1]),
        .I4(crc_valid_data[2]),
        .O(\lfsr_q[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF8FFFFFFF0)) 
    \lfsr_q[10]_i_6__1 
       (.I0(\data_count[15]_i_5_n_0 ),
        .I1(\data_count_reg[15]_i_4_n_7 ),
        .I2(\FSM_sequential_state[2]_i_2__0_n_0 ),
        .I3(state[2]),
        .I4(\lfsr_q[14]_i_12_n_0 ),
        .I5(\data_count_reg_n_0_[0] ),
        .O(\lfsr_q[10]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \lfsr_q[10]_i_8__1 
       (.I0(crc_valid_data[2]),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(crc_valid_data[1]),
        .O(\lfsr_q[10]_i_8__1_n_0 ));
  LUT5 #(
    .INIT(32'hDFFDDFDF)) 
    \lfsr_q[11]_i_3 
       (.I0(crc_valid_data[0]),
        .I1(crc_valid_data[3]),
        .I2(crc_valid_data[1]),
        .I3(crc_valid_data[2]),
        .I4(Q[1]),
        .O(\lfsr_q[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \lfsr_q[11]_i_6 
       (.I0(\lfsr_q[13]_i_12_n_0 ),
        .I1(\lfsr_q[14]_i_12_n_0 ),
        .I2(state[2]),
        .I3(\FSM_sequential_state[2]_i_2__0_n_0 ),
        .I4(\lfsr_q[13]_i_13_n_0 ),
        .I5(\payload_q_reg[4] ),
        .O(\lfsr_q[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h0D0F)) 
    \lfsr_q[12]_i_10 
       (.I0(crc_valid_data[1]),
        .I1(crc_valid_data[2]),
        .I2(\lfsr_q_reg[14] ),
        .I3(Q[1]),
        .O(\lfsr_q[12]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \lfsr_q[12]_i_11__0 
       (.I0(Q[1]),
        .I1(crc_valid_data[2]),
        .I2(crc_valid_data[1]),
        .I3(crc_valid_data[3]),
        .I4(crc_valid_data[0]),
        .O(\lfsr_q[12]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFBF)) 
    \lfsr_q[12]_i_7 
       (.I0(\FSM_sequential_state[2]_i_2__0_n_0 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\lfsr_q[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \lfsr_q[13]_i_12 
       (.I0(\data_count[15]_i_12_n_0 ),
        .I1(\lfsr_q[13]_i_16_n_0 ),
        .I2(\int_data_reg[7]_i_6_n_4 ),
        .I3(\lfsr_q[13]_i_17_n_0 ),
        .I4(\FSM_sequential_state[2]_i_5__1_n_0 ),
        .I5(\lfsr_q[13]_i_18__0_n_0 ),
        .O(\lfsr_q[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
    \lfsr_q[13]_i_13 
       (.I0(\data_count_reg[15]_i_4_n_7 ),
        .I1(\data_count[15]_i_12_n_0 ),
        .I2(\lfsr_q[13]_i_16_n_0 ),
        .I3(\int_data_reg[7]_i_6_n_4 ),
        .I4(\lfsr_q[13]_i_17_n_0 ),
        .I5(\FSM_sequential_state[2]_i_5__1_n_0 ),
        .O(\lfsr_q[13]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \lfsr_q[13]_i_14__0 
       (.I0(\lfsr_q_reg[14] ),
        .I1(Q[1]),
        .O(\lfsr_q[13]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lfsr_q[13]_i_16 
       (.I0(\data_count_reg[15]_i_4_n_5 ),
        .I1(\data_count_reg[15]_i_4_n_6 ),
        .O(\lfsr_q[13]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \lfsr_q[13]_i_17 
       (.I0(\FSM_sequential_state_reg[2]_i_4_n_5 ),
        .I1(\FSM_sequential_state_reg[2]_i_4_n_6 ),
        .I2(\FSM_sequential_state_reg[2]_i_4_n_7 ),
        .O(\lfsr_q[13]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \lfsr_q[13]_i_18__0 
       (.I0(\data_count_reg[15]_i_4_n_7 ),
        .I1(\data_count_reg_n_0_[0] ),
        .O(\lfsr_q[13]_i_18__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FF20)) 
    \lfsr_q[13]_i_5 
       (.I0(\data_count_reg[15]_i_4_n_7 ),
        .I1(\data_count_reg_n_0_[0] ),
        .I2(\data_count[15]_i_5_n_0 ),
        .I3(\FSM_sequential_state[2]_i_2__0_n_0 ),
        .I4(state[2]),
        .I5(\lfsr_q[14]_i_12_n_0 ),
        .O(crc_valid_data[2]));
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \lfsr_q[13]_i_6 
       (.I0(crc_valid_data[3]),
        .I1(crc_valid_data[1]),
        .I2(state[2]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\lfsr_q[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \lfsr_q[13]_i_8__1 
       (.I0(Q[1]),
        .I1(\lfsr_q[13]_i_12_n_0 ),
        .I2(\lfsr_q[14]_i_12_n_0 ),
        .I3(state[2]),
        .I4(\FSM_sequential_state[2]_i_2__0_n_0 ),
        .I5(\lfsr_q[13]_i_13_n_0 ),
        .O(\lfsr_q[13]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \lfsr_q[13]_i_9 
       (.I0(\data_count[15]_i_5_n_0 ),
        .I1(\data_count_reg[15]_i_4_n_7 ),
        .I2(\FSM_sequential_state[2]_i_2__0_n_0 ),
        .I3(state[2]),
        .I4(\lfsr_q[14]_i_12_n_0 ),
        .I5(\data_count_reg_n_0_[0] ),
        .O(\lfsr_q_reg[3] ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \lfsr_q[14]_i_10 
       (.I0(crc_valid_data[0]),
        .I1(crc_valid_data[3]),
        .I2(crc_valid_data[2]),
        .I3(Q[1]),
        .O(\lfsr_q[14]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \lfsr_q[14]_i_12 
       (.I0(state[1]),
        .I1(state[0]),
        .O(\lfsr_q[14]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \lfsr_q[14]_i_3 
       (.I0(\FSM_sequential_state[2]_i_2__0_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(crc_valid_data[3]));
  LUT3 #(
    .INIT(8'hFE)) 
    \lfsr_q[14]_i_6 
       (.I0(\FSM_sequential_state[2]_i_2__0_n_0 ),
        .I1(state[2]),
        .I2(\lfsr_q[14]_i_12_n_0 ),
        .O(\lfsr_q_reg[14] ));
  LUT6 #(
    .INIT(64'hFFFFFFDFCFFFFFEF)) 
    \lfsr_q[15]_i_11 
       (.I0(Q[1]),
        .I1(crc_valid_data[3]),
        .I2(crc_valid_data[0]),
        .I3(crc_valid_data[1]),
        .I4(crc_valid_data[2]),
        .I5(Q[0]),
        .O(\lfsr_q[15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \lfsr_q[15]_i_13 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(crc_valid_data[2]),
        .O(\lfsr_q[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \lfsr_q[15]_i_14 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .O(crc_valid_data[0]));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \lfsr_q[15]_i_18 
       (.I0(\data_count[15]_i_5_n_0 ),
        .I1(\data_count_reg[15]_i_4_n_7 ),
        .I2(\FSM_sequential_state[2]_i_2__0_n_0 ),
        .I3(state[2]),
        .I4(\lfsr_q[14]_i_12_n_0 ),
        .O(\lfsr_q[15]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \lfsr_q[15]_i_3 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(crc_valid_data[2]),
        .O(\lfsr_q[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEAEEEEEEEEEEE)) 
    \lfsr_q[15]_i_6 
       (.I0(crc_valid_data[3]),
        .I1(crc_valid_data[2]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(state[2]),
        .I5(crc_valid_data[1]),
        .O(\lfsr_q[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7F7FFFFFF00)) 
    \lfsr_q[15]_i_8 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(crc_valid_data[2]),
        .I4(crc_valid_data[3]),
        .I5(crc_valid_data[1]),
        .O(\lfsr_q[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000600000000)) 
    \lfsr_q[3]_i_6 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(crc_valid_data[2]),
        .I3(crc_valid_data[1]),
        .I4(crc_valid_data[3]),
        .I5(crc_valid_data[0]),
        .O(\lfsr_q[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF339AFFFF)) 
    \lfsr_q[3]_i_9 
       (.I0(Q[1]),
        .I1(crc_valid_data[1]),
        .I2(Q[0]),
        .I3(crc_valid_data[2]),
        .I4(crc_valid_data[0]),
        .I5(crc_valid_data[3]),
        .O(\lfsr_q[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000630F00000000)) 
    \lfsr_q[5]_i_5__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(crc_valid_data[2]),
        .I3(crc_valid_data[1]),
        .I4(crc_valid_data[3]),
        .I5(crc_valid_data[0]),
        .O(\lfsr_q[5]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000004A)) 
    \lfsr_q[5]_i_6 
       (.I0(\lfsr_q[13]_i_12_n_0 ),
        .I1(Q[1]),
        .I2(\lfsr_q[13]_i_13_n_0 ),
        .I3(\FSM_sequential_state[2]_i_2__0_n_0 ),
        .I4(state[2]),
        .I5(\lfsr_q[14]_i_12_n_0 ),
        .O(\lfsr_q[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h4555)) 
    \lfsr_q[7]_i_10__1 
       (.I0(\lfsr_q_reg[14] ),
        .I1(crc_valid_data[2]),
        .I2(crc_valid_data[1]),
        .I3(Q[0]),
        .O(\lfsr_q[7]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF6CFCFFFFFFFF)) 
    \lfsr_q[8]_i_10__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(crc_valid_data[2]),
        .I3(crc_valid_data[1]),
        .I4(crc_valid_data[3]),
        .I5(crc_valid_data[0]),
        .O(\lfsr_q[8]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \lfsr_q[8]_i_13 
       (.I0(crc_valid_data[0]),
        .I1(crc_valid_data[3]),
        .I2(crc_valid_data[2]),
        .I3(Q[1]),
        .O(\lfsr_q[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h00F00000006000F0)) 
    \lfsr_q[8]_i_14__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(crc_valid_data[0]),
        .I3(crc_valid_data[3]),
        .I4(crc_valid_data[1]),
        .I5(crc_valid_data[2]),
        .O(\lfsr_q[8]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000048690000)) 
    \lfsr_q[8]_i_15 
       (.I0(Q[1]),
        .I1(crc_valid_data[1]),
        .I2(Q[0]),
        .I3(crc_valid_data[2]),
        .I4(crc_valid_data[0]),
        .I5(crc_valid_data[3]),
        .O(\lfsr_q[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00F8000000000000)) 
    \lfsr_q[8]_i_5 
       (.I0(\data_count[15]_i_5_n_0 ),
        .I1(\data_count_reg[15]_i_4_n_7 ),
        .I2(\FSM_sequential_state[2]_i_2__0_n_0 ),
        .I3(state[2]),
        .I4(state[0]),
        .I5(state[1]),
        .O(crc_valid_data[1]));
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \lfsr_q[8]_i_8 
       (.I0(Q[0]),
        .I1(crc_valid_data[2]),
        .I2(crc_valid_data[1]),
        .I3(crc_valid_data[3]),
        .I4(crc_valid_data[0]),
        .O(\lfsr_q[8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hDFFFFFDF)) 
    \lfsr_q[9]_i_10 
       (.I0(crc_valid_data[0]),
        .I1(crc_valid_data[3]),
        .I2(crc_valid_data[1]),
        .I3(crc_valid_data[2]),
        .I4(Q[1]),
        .O(\lfsr_q[9]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \lfsr_q[9]_i_11__0 
       (.I0(crc_valid_data[1]),
        .I1(crc_valid_data[3]),
        .I2(crc_valid_data[2]),
        .O(\lfsr_q[9]_i_11__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "dsi_tx_packetiser" *) 
module dsi_tx_packetiser_13
   (out,
    \int_enable_reg[3] ,
    D,
    \data_count_reg[4]_0 ,
    \data_count_reg[4]_1 ,
    \data_count_reg[4]_2 ,
    \data_count_reg[8]_0 ,
    \data_count_reg[8]_1 ,
    \data_count_reg[8]_2 ,
    \data_count_reg[8]_3 ,
    \data_count_reg[12]_0 ,
    \data_count_reg[12]_1 ,
    \data_count_reg[12]_2 ,
    \data_count_reg[12]_3 ,
    \data_count_reg[15]_0 ,
    \data_count_reg[15]_1 ,
    \data_count_reg[15]_2 ,
    \int_enable_reg[1] ,
    \int_enable_reg[1]_0 ,
    data_count,
    lpdt_sot,
    \lfsr_q_reg[8] ,
    \FSM_sequential_state_reg[0]_0 ,
    \lfsr_q_reg[12] ,
    Q,
    \lfsr_q_reg[3] ,
    \lfsr_q_reg[11] ,
    \int_data_reg[21] ,
    \lfsr_q_reg[10] ,
    \lfsr_q_reg[9] ,
    \lfsr_q_reg[4] ,
    \lfsr_q_reg[3]_0 ,
    \lfsr_q_reg[3]_1 ,
    \lfsr_q_reg[12]_0 ,
    \int_data_reg[23] ,
    \lfsr_q_reg[8]_0 ,
    \int_data_reg[31] ,
    p_144_in,
    \lfsr_q_reg[7] ,
    \int_data_reg[10] ,
    \lfsr_q_reg[5] ,
    \lfsr_q_reg[12]_1 ,
    \lfsr_q_reg[15] ,
    \lfsr_q_reg[8]_1 ,
    \lfsr_q_reg[7]_0 ,
    \lfsr_q_reg[6] ,
    \lfsr_q_reg[5]_0 ,
    \lfsr_q_reg[0] ,
    DI,
    \int_data_reg[0] ,
    \lfsr_q_reg[5]_1 ,
    \lfsr_q_reg[1] ,
    \lfsr_q_reg[6]_0 ,
    p_148_in,
    \lfsr_q_reg[7]_1 ,
    \int_data_reg[3] ,
    \lfsr_q_reg[13] ,
    \lfsr_q_reg[14] ,
    \lfsr_q_reg[15]_0 ,
    plusOp,
    \int_data_reg[31]_0 ,
    ecc,
    \data_count_reg[0]_0 ,
    E,
    \cur_cmd_reg[19] ,
    \cur_cmd_reg[19]_0 ,
    O,
    \FSM_sequential_state_reg[0]_1 ,
    \FSM_sequential_state_reg[1]_0 ,
    \cur_cmd_reg[19]_1 ,
    \cur_cmd_reg[0] ,
    \cur_cmd_reg[19]_2 ,
    \FSM_sequential_state_reg[1]_1 ,
    \FSM_sequential_state_reg[2]_0 ,
    p_7_in20_in,
    \cur_cmd_reg[19]_3 ,
    p_7_in11_in,
    p_7_in,
    p_7_in28_in,
    p_6_in27_in,
    \FSM_sequential_state_reg[2]_1 ,
    p_10_in22_in,
    p_10_in,
    \FSM_sequential_state_reg[2]_2 ,
    \lfsr_q_reg[8]_2 ,
    p_10_in29_in,
    \lfsr_q_reg[6]_1 ,
    p_10_in13_in,
    p_1_in,
    p_18_in,
    p_44_in,
    p_10_in23_in,
    ls_packet_hdr,
    ls_packet_type,
    ls_2xbit_clock,
    \FSM_sequential_state_reg[0]_2 ,
    \lfsr_q_reg[7]_2 ,
    \count_reg[5] ,
    \cur_cmd_reg[31] ,
    \cur_cmd_reg[30] ,
    \cur_cmd_reg[29] ,
    \cur_cmd_reg[28] ,
    \cur_cmd_reg[27] ,
    \cur_cmd_reg[26] ,
    \cur_cmd_reg[25] ,
    \cur_cmd_reg[24] ,
    \cur_cmd_reg[23] ,
    \cur_cmd_reg[22] ,
    \cur_cmd_reg[21] ,
    \cur_cmd_reg[20] ,
    \cur_cmd_reg[19]_4 ,
    \cur_cmd_reg[18] ,
    \cur_cmd_reg[17] ,
    \data_count_reg[0]_1 ,
    \cur_cmd_reg[19]_5 );
  output [2:0]out;
  output [3:0]\int_enable_reg[3] ;
  output [3:0]D;
  output \data_count_reg[4]_0 ;
  output \data_count_reg[4]_1 ;
  output \data_count_reg[4]_2 ;
  output \data_count_reg[8]_0 ;
  output \data_count_reg[8]_1 ;
  output \data_count_reg[8]_2 ;
  output \data_count_reg[8]_3 ;
  output \data_count_reg[12]_0 ;
  output \data_count_reg[12]_1 ;
  output \data_count_reg[12]_2 ;
  output \data_count_reg[12]_3 ;
  output \data_count_reg[15]_0 ;
  output \data_count_reg[15]_1 ;
  output \data_count_reg[15]_2 ;
  output \int_enable_reg[1] ;
  output \int_enable_reg[1]_0 ;
  output data_count;
  output lpdt_sot;
  output \lfsr_q_reg[8] ;
  output \FSM_sequential_state_reg[0]_0 ;
  output \lfsr_q_reg[12] ;
  output [15:0]Q;
  output \lfsr_q_reg[3] ;
  output \lfsr_q_reg[11] ;
  output \int_data_reg[21] ;
  output \lfsr_q_reg[10] ;
  output \lfsr_q_reg[9] ;
  output \lfsr_q_reg[4] ;
  output \lfsr_q_reg[3]_0 ;
  output \lfsr_q_reg[3]_1 ;
  output \lfsr_q_reg[12]_0 ;
  output \int_data_reg[23] ;
  output \lfsr_q_reg[8]_0 ;
  output \int_data_reg[31] ;
  output p_144_in;
  output \lfsr_q_reg[7] ;
  output \int_data_reg[10] ;
  output \lfsr_q_reg[5] ;
  output \lfsr_q_reg[12]_1 ;
  output \lfsr_q_reg[15] ;
  output \lfsr_q_reg[8]_1 ;
  output \lfsr_q_reg[7]_0 ;
  output \lfsr_q_reg[6] ;
  output \lfsr_q_reg[5]_0 ;
  output \lfsr_q_reg[0] ;
  output [0:0]DI;
  output \int_data_reg[0] ;
  output \lfsr_q_reg[5]_1 ;
  output \lfsr_q_reg[1] ;
  output \lfsr_q_reg[6]_0 ;
  output p_148_in;
  output \lfsr_q_reg[7]_1 ;
  output \int_data_reg[3] ;
  output \lfsr_q_reg[13] ;
  output \lfsr_q_reg[14] ;
  output \lfsr_q_reg[15]_0 ;
  output [14:0]plusOp;
  output \int_data_reg[31]_0 ;
  output [5:0]ecc;
  output \data_count_reg[0]_0 ;
  input [0:0]E;
  input \cur_cmd_reg[19] ;
  input \cur_cmd_reg[19]_0 ;
  input [1:0]O;
  input \FSM_sequential_state_reg[0]_1 ;
  input [0:0]\FSM_sequential_state_reg[1]_0 ;
  input \cur_cmd_reg[19]_1 ;
  input \cur_cmd_reg[0] ;
  input \cur_cmd_reg[19]_2 ;
  input \FSM_sequential_state_reg[1]_1 ;
  input \FSM_sequential_state_reg[2]_0 ;
  input p_7_in20_in;
  input \cur_cmd_reg[19]_3 ;
  input p_7_in11_in;
  input p_7_in;
  input p_7_in28_in;
  input p_6_in27_in;
  input \FSM_sequential_state_reg[2]_1 ;
  input p_10_in22_in;
  input p_10_in;
  input \FSM_sequential_state_reg[2]_2 ;
  input \lfsr_q_reg[8]_2 ;
  input p_10_in29_in;
  input \lfsr_q_reg[6]_1 ;
  input p_10_in13_in;
  input p_1_in;
  input p_18_in;
  input p_44_in;
  input p_10_in23_in;
  input [15:0]ls_packet_hdr;
  input [7:0]ls_packet_type;
  input ls_2xbit_clock;
  input [0:0]\FSM_sequential_state_reg[0]_2 ;
  input [15:0]\lfsr_q_reg[7]_2 ;
  input \count_reg[5] ;
  input \cur_cmd_reg[31] ;
  input \cur_cmd_reg[30] ;
  input \cur_cmd_reg[29] ;
  input \cur_cmd_reg[28] ;
  input \cur_cmd_reg[27] ;
  input \cur_cmd_reg[26] ;
  input \cur_cmd_reg[25] ;
  input \cur_cmd_reg[24] ;
  input \cur_cmd_reg[23] ;
  input \cur_cmd_reg[22] ;
  input \cur_cmd_reg[21] ;
  input \cur_cmd_reg[20] ;
  input \cur_cmd_reg[19]_4 ;
  input \cur_cmd_reg[18] ;
  input \cur_cmd_reg[17] ;
  input \data_count_reg[0]_1 ;
  input \cur_cmd_reg[19]_5 ;

  wire [3:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_1__2_n_0 ;
  wire \FSM_sequential_state[2]_i_2__1_n_0 ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire [0:0]\FSM_sequential_state_reg[0]_2 ;
  wire [0:0]\FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire \FSM_sequential_state_reg[2]_2 ;
  wire [1:0]O;
  wire [15:0]Q;
  wire \count_reg[5] ;
  wire cs_bytes_sent;
  wire \cs_bytes_sent[0]_i_1__2_n_0 ;
  wire \cs_bytes_sent[1]_i_1__2_n_0 ;
  wire \cur_cmd_reg[0] ;
  wire \cur_cmd_reg[17] ;
  wire \cur_cmd_reg[18] ;
  wire \cur_cmd_reg[19] ;
  wire \cur_cmd_reg[19]_0 ;
  wire \cur_cmd_reg[19]_1 ;
  wire \cur_cmd_reg[19]_2 ;
  wire \cur_cmd_reg[19]_3 ;
  wire \cur_cmd_reg[19]_4 ;
  wire \cur_cmd_reg[19]_5 ;
  wire \cur_cmd_reg[20] ;
  wire \cur_cmd_reg[21] ;
  wire \cur_cmd_reg[22] ;
  wire \cur_cmd_reg[23] ;
  wire \cur_cmd_reg[24] ;
  wire \cur_cmd_reg[25] ;
  wire \cur_cmd_reg[26] ;
  wire \cur_cmd_reg[27] ;
  wire \cur_cmd_reg[28] ;
  wire \cur_cmd_reg[29] ;
  wire \cur_cmd_reg[30] ;
  wire \cur_cmd_reg[31] ;
  wire data_count;
  wire \data_count[15]_i_1__0_n_0 ;
  wire \data_count[4]_i_5__0_n_0 ;
  wire \data_count_reg[0]_0 ;
  wire \data_count_reg[0]_1 ;
  wire \data_count_reg[12]_0 ;
  wire \data_count_reg[12]_1 ;
  wire \data_count_reg[12]_2 ;
  wire \data_count_reg[12]_3 ;
  wire \data_count_reg[12]_i_2__0_n_0 ;
  wire \data_count_reg[15]_0 ;
  wire \data_count_reg[15]_1 ;
  wire \data_count_reg[15]_2 ;
  wire \data_count_reg[4]_0 ;
  wire \data_count_reg[4]_1 ;
  wire \data_count_reg[4]_2 ;
  wire \data_count_reg[4]_i_2__0_n_0 ;
  wire \data_count_reg[8]_0 ;
  wire \data_count_reg[8]_1 ;
  wire \data_count_reg[8]_2 ;
  wire \data_count_reg[8]_3 ;
  wire \data_count_reg[8]_i_2__0_n_0 ;
  wire [5:0]ecc;
  wire \eot_done[1]_i_1__0_n_0 ;
  wire \eot_done[2]_i_1__0_n_0 ;
  wire \eot_done[2]_i_2__0_n_0 ;
  wire \eot_done[3]_i_1__0_n_0 ;
  wire [3:1]eot_done__0;
  wire \int_data_reg[0] ;
  wire \int_data_reg[10] ;
  wire \int_data_reg[21] ;
  wire \int_data_reg[23] ;
  wire \int_data_reg[31] ;
  wire \int_data_reg[31]_0 ;
  wire \int_data_reg[3] ;
  wire \int_enable_reg[1] ;
  wire \int_enable_reg[1]_0 ;
  wire [3:0]\int_enable_reg[3] ;
  wire \lfsr_q_reg[0] ;
  wire \lfsr_q_reg[10] ;
  wire \lfsr_q_reg[11] ;
  wire \lfsr_q_reg[12] ;
  wire \lfsr_q_reg[12]_0 ;
  wire \lfsr_q_reg[12]_1 ;
  wire \lfsr_q_reg[13] ;
  wire \lfsr_q_reg[14] ;
  wire \lfsr_q_reg[15] ;
  wire \lfsr_q_reg[15]_0 ;
  wire \lfsr_q_reg[1] ;
  wire \lfsr_q_reg[3] ;
  wire \lfsr_q_reg[3]_0 ;
  wire \lfsr_q_reg[3]_1 ;
  wire \lfsr_q_reg[4] ;
  wire \lfsr_q_reg[5] ;
  wire \lfsr_q_reg[5]_0 ;
  wire \lfsr_q_reg[5]_1 ;
  wire \lfsr_q_reg[6] ;
  wire \lfsr_q_reg[6]_0 ;
  wire \lfsr_q_reg[6]_1 ;
  wire \lfsr_q_reg[7] ;
  wire \lfsr_q_reg[7]_0 ;
  wire \lfsr_q_reg[7]_1 ;
  wire [15:0]\lfsr_q_reg[7]_2 ;
  wire \lfsr_q_reg[8] ;
  wire \lfsr_q_reg[8]_0 ;
  wire \lfsr_q_reg[8]_1 ;
  wire \lfsr_q_reg[8]_2 ;
  wire \lfsr_q_reg[9] ;
  wire lpdt_sot;
  wire ls_2xbit_clock;
  wire [15:0]ls_packet_hdr;
  wire [7:0]ls_packet_type;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire p_10_in;
  wire p_10_in13_in;
  wire p_10_in22_in;
  wire p_10_in23_in;
  wire p_10_in29_in;
  wire p_144_in;
  wire p_148_in;
  wire p_18_in;
  wire p_1_in;
  wire p_44_in;
  wire p_6_in27_in;
  wire p_7_in;
  wire p_7_in11_in;
  wire p_7_in20_in;
  wire p_7_in28_in;
  wire [14:0]plusOp;
  wire [2:0]\NLW_data_count_reg[12]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_data_count_reg[15]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_data_count_reg[15]_i_5_O_UNCONNECTED ;
  wire [2:0]\NLW_data_count_reg[4]_i_2__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_data_count_reg[8]_i_2__0_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hE5E5E4E5)) 
    \FSM_sequential_state[0]_i_4__0 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\FSM_sequential_state_reg[0]_1 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .O(\FSM_sequential_state_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h45504500)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(out[2]),
        .I1(\cur_cmd_reg[19]_1 ),
        .I2(out[1]),
        .I3(out[0]),
        .I4(\cur_cmd_reg[0] ),
        .O(\FSM_sequential_state[1]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h001A501A)) 
    \FSM_sequential_state[2]_i_2__1 
       (.I0(out[2]),
        .I1(\cur_cmd_reg[0] ),
        .I2(out[1]),
        .I3(out[0]),
        .I4(\cur_cmd_reg[19]_1 ),
        .O(\FSM_sequential_state[2]_i_2__1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\FSM_sequential_state_reg[0]_2 ),
        .Q(out[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\FSM_sequential_state[1]_i_1__2_n_0 ),
        .Q(out[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[2] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\FSM_sequential_state[2]_i_2__1_n_0 ),
        .Q(out[2]),
        .R(1'b0));
  dsi_tx_header_ecc calc_hdr_ecc
       (.ecc(ecc),
        .ls_packet_hdr(ls_packet_hdr),
        .ls_packet_type(ls_packet_type));
  dsi_tx_payload_crc_17 calc_payload_crc
       (.E(E),
        .\FSM_sequential_state_reg[1] (\FSM_sequential_state_reg[1]_1 ),
        .\FSM_sequential_state_reg[2] (\FSM_sequential_state_reg[2]_0 ),
        .\FSM_sequential_state_reg[2]_0 (\lfsr_q_reg[3] ),
        .\FSM_sequential_state_reg[2]_1 (\FSM_sequential_state_reg[2]_1 ),
        .\FSM_sequential_state_reg[2]_2 (\FSM_sequential_state_reg[2]_2 ),
        .Q(Q),
        .\cur_cmd_reg[19] (\cur_cmd_reg[19]_3 ),
        .\int_data_reg[10] (\int_data_reg[10] ),
        .\int_data_reg[21] (\int_data_reg[21] ),
        .\int_data_reg[23] (\int_data_reg[23] ),
        .\int_data_reg[31] (\int_data_reg[31] ),
        .\int_data_reg[3] (\int_data_reg[3] ),
        .\lfsr_q_reg[0]_0 (\lfsr_q_reg[0] ),
        .\lfsr_q_reg[10]_0 (\lfsr_q_reg[10] ),
        .\lfsr_q_reg[11]_0 (\lfsr_q_reg[11] ),
        .\lfsr_q_reg[12]_0 (\lfsr_q_reg[12] ),
        .\lfsr_q_reg[12]_1 (\lfsr_q_reg[12]_0 ),
        .\lfsr_q_reg[12]_2 (\lfsr_q_reg[12]_1 ),
        .\lfsr_q_reg[13]_0 (\lfsr_q_reg[13] ),
        .\lfsr_q_reg[14]_0 (\lfsr_q_reg[14] ),
        .\lfsr_q_reg[15]_0 (\lfsr_q_reg[15] ),
        .\lfsr_q_reg[15]_1 (\lfsr_q_reg[15]_0 ),
        .\lfsr_q_reg[1]_0 (\lfsr_q_reg[1] ),
        .\lfsr_q_reg[3]_0 (\lfsr_q_reg[3]_0 ),
        .\lfsr_q_reg[3]_1 (\lfsr_q_reg[3]_1 ),
        .\lfsr_q_reg[4]_0 (\lfsr_q_reg[4] ),
        .\lfsr_q_reg[5]_0 (\lfsr_q_reg[5] ),
        .\lfsr_q_reg[5]_1 (\lfsr_q_reg[5]_0 ),
        .\lfsr_q_reg[5]_2 (\lfsr_q_reg[5]_1 ),
        .\lfsr_q_reg[6]_0 (\lfsr_q_reg[6] ),
        .\lfsr_q_reg[6]_1 (\lfsr_q_reg[6]_0 ),
        .\lfsr_q_reg[6]_2 (\lfsr_q_reg[6]_1 ),
        .\lfsr_q_reg[7]_0 (\lfsr_q_reg[7] ),
        .\lfsr_q_reg[7]_1 (\lfsr_q_reg[7]_0 ),
        .\lfsr_q_reg[7]_2 (\lfsr_q_reg[7]_1 ),
        .\lfsr_q_reg[7]_3 (\lfsr_q_reg[7]_2 ),
        .\lfsr_q_reg[8]_0 (\lfsr_q_reg[8]_0 ),
        .\lfsr_q_reg[8]_1 (\lfsr_q_reg[8]_1 ),
        .\lfsr_q_reg[8]_2 (\lfsr_q_reg[8]_2 ),
        .\lfsr_q_reg[9]_0 (\lfsr_q_reg[9] ),
        .ls_2xbit_clock(ls_2xbit_clock),
        .out(out),
        .p_10_in(p_10_in),
        .p_10_in13_in(p_10_in13_in),
        .p_10_in22_in(p_10_in22_in),
        .p_10_in23_in(p_10_in23_in),
        .p_10_in29_in(p_10_in29_in),
        .p_144_in(p_144_in),
        .p_148_in(p_148_in),
        .p_18_in(p_18_in),
        .p_1_in(p_1_in),
        .p_44_in(p_44_in),
        .p_6_in27_in(p_6_in27_in),
        .p_7_in(p_7_in),
        .p_7_in11_in(p_7_in11_in),
        .p_7_in20_in(p_7_in20_in),
        .p_7_in28_in(p_7_in28_in));
  LUT5 #(
    .INIT(32'h77F70080)) 
    \cs_bytes_sent[0]_i_1__2 
       (.I0(E),
        .I1(cs_bytes_sent),
        .I2(out[1]),
        .I3(\cur_cmd_reg[19] ),
        .I4(\int_enable_reg[1]_0 ),
        .O(\cs_bytes_sent[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hF7778000)) 
    \cs_bytes_sent[1]_i_1__2 
       (.I0(E),
        .I1(cs_bytes_sent),
        .I2(out[1]),
        .I3(\cur_cmd_reg[19] ),
        .I4(\int_enable_reg[1] ),
        .O(\cs_bytes_sent[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h1110555500000000)) 
    \cs_bytes_sent[1]_i_2__0 
       (.I0(out[2]),
        .I1(\cur_cmd_reg[19]_0 ),
        .I2(O[1]),
        .I3(O[0]),
        .I4(out[1]),
        .I5(out[0]),
        .O(cs_bytes_sent));
  FDRE #(
    .INIT(1'b0)) 
    \cs_bytes_sent_reg[0] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(\cs_bytes_sent[0]_i_1__2_n_0 ),
        .Q(\int_enable_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cs_bytes_sent_reg[1] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(\cs_bytes_sent[1]_i_1__2_n_0 ),
        .Q(\int_enable_reg[1] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \data_count[15]_i_1__0 
       (.I0(E),
        .I1(data_count),
        .I2(out[1]),
        .O(\data_count[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5554555500000000)) 
    \data_count[15]_i_4 
       (.I0(out[2]),
        .I1(O[0]),
        .I2(O[1]),
        .I3(\cur_cmd_reg[19]_0 ),
        .I4(out[1]),
        .I5(out[0]),
        .O(data_count));
  LUT1 #(
    .INIT(2'h1)) 
    \data_count[4]_i_5__0 
       (.I0(DI),
        .O(\data_count[4]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[0] 
       (.C(ls_2xbit_clock),
        .CE(\count_reg[5] ),
        .D(\data_count_reg[0]_1 ),
        .Q(\data_count_reg[0]_0 ),
        .R(\data_count[15]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[10] 
       (.C(ls_2xbit_clock),
        .CE(\count_reg[5] ),
        .D(\cur_cmd_reg[26] ),
        .Q(\data_count_reg[12]_1 ),
        .R(\data_count[15]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[11] 
       (.C(ls_2xbit_clock),
        .CE(\count_reg[5] ),
        .D(\cur_cmd_reg[27] ),
        .Q(\data_count_reg[12]_2 ),
        .R(\data_count[15]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[12] 
       (.C(ls_2xbit_clock),
        .CE(\count_reg[5] ),
        .D(\cur_cmd_reg[28] ),
        .Q(\data_count_reg[12]_3 ),
        .R(\data_count[15]_i_1__0_n_0 ));
  CARRY4 \data_count_reg[12]_i_2__0 
       (.CI(\data_count_reg[8]_i_2__0_n_0 ),
        .CO({\data_count_reg[12]_i_2__0_n_0 ,\NLW_data_count_reg[12]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[11:8]),
        .S({\data_count_reg[12]_3 ,\data_count_reg[12]_2 ,\data_count_reg[12]_1 ,\data_count_reg[12]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[13] 
       (.C(ls_2xbit_clock),
        .CE(\count_reg[5] ),
        .D(\cur_cmd_reg[29] ),
        .Q(\data_count_reg[15]_0 ),
        .R(\data_count[15]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[14] 
       (.C(ls_2xbit_clock),
        .CE(\count_reg[5] ),
        .D(\cur_cmd_reg[30] ),
        .Q(\data_count_reg[15]_1 ),
        .R(\data_count[15]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[15] 
       (.C(ls_2xbit_clock),
        .CE(\count_reg[5] ),
        .D(\cur_cmd_reg[31] ),
        .Q(\data_count_reg[15]_2 ),
        .R(\data_count[15]_i_1__0_n_0 ));
  CARRY4 \data_count_reg[15]_i_5 
       (.CI(\data_count_reg[12]_i_2__0_n_0 ),
        .CO(\NLW_data_count_reg[15]_i_5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_data_count_reg[15]_i_5_O_UNCONNECTED [3],plusOp[14:12]}),
        .S({1'b0,\data_count_reg[15]_2 ,\data_count_reg[15]_1 ,\data_count_reg[15]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[1] 
       (.C(ls_2xbit_clock),
        .CE(\count_reg[5] ),
        .D(\cur_cmd_reg[17] ),
        .Q(\data_count_reg[4]_0 ),
        .R(\data_count[15]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[2] 
       (.C(ls_2xbit_clock),
        .CE(\count_reg[5] ),
        .D(\cur_cmd_reg[18] ),
        .Q(DI),
        .R(\data_count[15]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[3] 
       (.C(ls_2xbit_clock),
        .CE(\count_reg[5] ),
        .D(\cur_cmd_reg[19]_4 ),
        .Q(\data_count_reg[4]_1 ),
        .R(\data_count[15]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[4] 
       (.C(ls_2xbit_clock),
        .CE(\count_reg[5] ),
        .D(\cur_cmd_reg[20] ),
        .Q(\data_count_reg[4]_2 ),
        .R(\data_count[15]_i_1__0_n_0 ));
  CARRY4 \data_count_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\data_count_reg[4]_i_2__0_n_0 ,\NLW_data_count_reg[4]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,DI,1'b0}),
        .O(plusOp[3:0]),
        .S({\data_count_reg[4]_2 ,\data_count_reg[4]_1 ,\data_count[4]_i_5__0_n_0 ,\data_count_reg[4]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[5] 
       (.C(ls_2xbit_clock),
        .CE(\count_reg[5] ),
        .D(\cur_cmd_reg[21] ),
        .Q(\data_count_reg[8]_0 ),
        .R(\data_count[15]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[6] 
       (.C(ls_2xbit_clock),
        .CE(\count_reg[5] ),
        .D(\cur_cmd_reg[22] ),
        .Q(\data_count_reg[8]_1 ),
        .R(\data_count[15]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[7] 
       (.C(ls_2xbit_clock),
        .CE(\count_reg[5] ),
        .D(\cur_cmd_reg[23] ),
        .Q(\data_count_reg[8]_2 ),
        .R(\data_count[15]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[8] 
       (.C(ls_2xbit_clock),
        .CE(\count_reg[5] ),
        .D(\cur_cmd_reg[24] ),
        .Q(\data_count_reg[8]_3 ),
        .R(\data_count[15]_i_1__0_n_0 ));
  CARRY4 \data_count_reg[8]_i_2__0 
       (.CI(\data_count_reg[4]_i_2__0_n_0 ),
        .CO({\data_count_reg[8]_i_2__0_n_0 ,\NLW_data_count_reg[8]_i_2__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[7:4]),
        .S({\data_count_reg[8]_3 ,\data_count_reg[8]_2 ,\data_count_reg[8]_1 ,\data_count_reg[8]_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[9] 
       (.C(ls_2xbit_clock),
        .CE(\count_reg[5] ),
        .D(\cur_cmd_reg[25] ),
        .Q(\data_count_reg[12]_0 ),
        .R(\data_count[15]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \eot_done[1]_i_1__0 
       (.I0(out[2]),
        .I1(\int_enable_reg[1]_0 ),
        .I2(\int_enable_reg[1] ),
        .I3(\eot_done[2]_i_2__0_n_0 ),
        .I4(eot_done__0[1]),
        .O(\eot_done[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eot_done[2]_i_1__0 
       (.I0(out[2]),
        .I1(\eot_done[2]_i_2__0_n_0 ),
        .I2(eot_done__0[2]),
        .O(\eot_done[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h02200A2002200220)) 
    \eot_done[2]_i_2__0 
       (.I0(E),
        .I1(out[1]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\cur_cmd_reg[19]_0 ),
        .I5(\cur_cmd_reg[19]_2 ),
        .O(\eot_done[2]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hCFAA)) 
    \eot_done[3]_i_1__0 
       (.I0(eot_done__0[3]),
        .I1(out[1]),
        .I2(out[0]),
        .I3(\eot_done[2]_i_2__0_n_0 ),
        .O(\eot_done[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \eot_done_reg[1] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(\eot_done[1]_i_1__0_n_0 ),
        .Q(eot_done__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eot_done_reg[2] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(\eot_done[2]_i_1__0_n_0 ),
        .Q(eot_done__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eot_done_reg[3] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(\eot_done[3]_i_1__0_n_0 ),
        .Q(eot_done__0[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \int_data[12]_i_5 
       (.I0(\int_enable_reg[1] ),
        .I1(\int_enable_reg[1]_0 ),
        .O(\int_data_reg[0] ));
  LUT3 #(
    .INIT(8'hD0)) 
    \int_data[31]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(E),
        .O(\int_data_reg[31]_0 ));
  LUT3 #(
    .INIT(8'h26)) 
    \int_enable[0]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(out[0]),
        .O(\int_enable_reg[3] [0]));
  LUT5 #(
    .INIT(32'h1011AAAA)) 
    \int_enable[1]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(\int_enable_reg[1] ),
        .I3(\int_enable_reg[1]_0 ),
        .I4(out[2]),
        .O(\int_enable_reg[3] [1]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_enable[2]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .O(\int_enable_reg[3] [2]));
  LUT4 #(
    .INIT(16'h4500)) 
    \int_enable[3]_i_1 
       (.I0(out[2]),
        .I1(\cur_cmd_reg[19]_5 ),
        .I2(out[0]),
        .I3(out[1]),
        .O(\int_enable_reg[3] [3]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_eot[0]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(out[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000040044440400)) 
    \int_eot[1]_i_1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(\int_enable_reg[1] ),
        .I3(\int_enable_reg[1]_0 ),
        .I4(out[0]),
        .I5(eot_done__0[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h1500)) 
    \int_eot[2]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(eot_done__0[2]),
        .I3(out[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h04343030)) 
    \int_eot[3]_i_1 
       (.I0(\cur_cmd_reg[19]_5 ),
        .I1(out[1]),
        .I2(out[2]),
        .I3(eot_done__0[3]),
        .I4(out[0]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h02)) 
    int_sot_i_1
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .O(lpdt_sot));
  LUT2 #(
    .INIT(4'hE)) 
    \lfsr_q[14]_i_8__0 
       (.I0(out[2]),
        .I1(\lfsr_q_reg[8] ),
        .O(\lfsr_q_reg[3] ));
  LUT2 #(
    .INIT(4'h7)) 
    \lfsr_q[15]_i_12__0 
       (.I0(out[1]),
        .I1(out[0]),
        .O(\lfsr_q_reg[8] ));
endmodule

(* ORIG_REF_NAME = "dsi_tx_packetiser" *) 
module dsi_tx_packetiser_3
   (\int_data_reg[29] ,
    \int_data_reg[5] ,
    \int_data_reg[28] ,
    \int_data_reg[4] ,
    \int_data_reg[31] ,
    \int_data_reg[7] ,
    \int_data_reg[30] ,
    \int_data_reg[6] ,
    \int_data_reg[25] ,
    \int_data_reg[1] ,
    \int_data_reg[24] ,
    \int_data_reg[0] ,
    \int_data_reg[26] ,
    \int_data_reg[2] ,
    \int_data_reg[27] ,
    \int_data_reg[3] ,
    \int_enable_reg[3] ,
    D,
    \int_data_reg[19] ,
    \int_data_reg[18] ,
    \int_data_reg[16] ,
    \int_data_reg[17] ,
    \int_data_reg[22] ,
    \int_data_reg[23] ,
    \int_data_reg[20] ,
    \int_data_reg[21] ,
    \int_data_reg[31]_0 ,
    \int_data_reg[7]_0 ,
    lpdt_sot,
    lpdt_data,
    ls_word_ce,
    ls_2xbit_clock);
  output \int_data_reg[29] ;
  output \int_data_reg[5] ;
  output \int_data_reg[28] ;
  output \int_data_reg[4] ;
  output \int_data_reg[31] ;
  output \int_data_reg[7] ;
  output \int_data_reg[30] ;
  output \int_data_reg[6] ;
  output \int_data_reg[25] ;
  output \int_data_reg[1] ;
  output \int_data_reg[24] ;
  output \int_data_reg[0] ;
  output \int_data_reg[26] ;
  output \int_data_reg[2] ;
  output \int_data_reg[27] ;
  output \int_data_reg[3] ;
  output [3:0]\int_enable_reg[3] ;
  output [3:0]D;
  output \int_data_reg[19] ;
  output \int_data_reg[18] ;
  output \int_data_reg[16] ;
  output \int_data_reg[17] ;
  output \int_data_reg[22] ;
  output \int_data_reg[23] ;
  output \int_data_reg[20] ;
  output \int_data_reg[21] ;
  output \int_data_reg[31]_0 ;
  output \int_data_reg[7]_0 ;
  output lpdt_sot;
  output [7:0]lpdt_data;
  input ls_word_ce;
  input ls_2xbit_clock;

  wire [3:0]D;
  wire \FSM_sequential_state[0]_i_1__6_n_0 ;
  wire \FSM_sequential_state[0]_i_3__0_n_0 ;
  wire \FSM_sequential_state[0]_i_5__3_n_0 ;
  wire \FSM_sequential_state[0]_i_6__0_n_0 ;
  wire \FSM_sequential_state[0]_i_7__0_n_0 ;
  wire \FSM_sequential_state[1]_i_1__6_n_0 ;
  wire \FSM_sequential_state[2]_i_10__2_n_0 ;
  wire \FSM_sequential_state[2]_i_11__2_n_0 ;
  wire \FSM_sequential_state[2]_i_12__1_n_0 ;
  wire \FSM_sequential_state[2]_i_13_n_0 ;
  wire \FSM_sequential_state[2]_i_14_n_0 ;
  wire \FSM_sequential_state[2]_i_15_n_0 ;
  wire \FSM_sequential_state[2]_i_16_n_0 ;
  wire \FSM_sequential_state[2]_i_17_n_0 ;
  wire \FSM_sequential_state[2]_i_18_n_0 ;
  wire \FSM_sequential_state[2]_i_19_n_0 ;
  wire \FSM_sequential_state[2]_i_1__5_n_0 ;
  wire \FSM_sequential_state[2]_i_20_n_0 ;
  wire \FSM_sequential_state[2]_i_2__4_n_0 ;
  wire \FSM_sequential_state[2]_i_3__5_n_0 ;
  wire \FSM_sequential_state[2]_i_5__5_n_0 ;
  wire \FSM_sequential_state[2]_i_6__5_n_0 ;
  wire \FSM_sequential_state[2]_i_9__1_n_0 ;
  wire \FSM_sequential_state_reg[0]_i_2_n_0 ;
  wire \FSM_sequential_state_reg[0]_i_2_n_4 ;
  wire \FSM_sequential_state_reg[0]_i_2_n_5 ;
  wire \FSM_sequential_state_reg[0]_i_2_n_6 ;
  wire \FSM_sequential_state_reg[2]_i_4__1_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_4__1_n_4 ;
  wire \FSM_sequential_state_reg[2]_i_4__1_n_5 ;
  wire \FSM_sequential_state_reg[2]_i_4__1_n_6 ;
  wire \FSM_sequential_state_reg[2]_i_4__1_n_7 ;
  wire \FSM_sequential_state_reg[2]_i_7__2_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_7__2_n_4 ;
  wire \FSM_sequential_state_reg[2]_i_7__2_n_5 ;
  wire \FSM_sequential_state_reg[2]_i_7__2_n_6 ;
  wire \FSM_sequential_state_reg[2]_i_7__2_n_7 ;
  wire \FSM_sequential_state_reg[2]_i_8__0_n_4 ;
  wire \FSM_sequential_state_reg[2]_i_8__0_n_5 ;
  wire \FSM_sequential_state_reg[2]_i_8__0_n_6 ;
  wire \FSM_sequential_state_reg[2]_i_8__0_n_7 ;
  wire crc_reset;
  wire [3:0]crc_valid_data;
  wire \cs_bytes_sent[0]_i_1__1_n_0 ;
  wire \cs_bytes_sent[1]_i_1__1_n_0 ;
  wire \cs_bytes_sent[1]_i_2__2_n_0 ;
  wire \cs_bytes_sent[1]_i_3__0_n_0 ;
  wire \cs_bytes_sent_reg_n_0_[0] ;
  wire \cs_bytes_sent_reg_n_0_[1] ;
  wire \data_count[10]_i_1__2_n_0 ;
  wire \data_count[11]_i_1__2_n_0 ;
  wire \data_count[12]_i_1__2_n_0 ;
  wire \data_count[13]_i_1__2_n_0 ;
  wire \data_count[14]_i_1__2_n_0 ;
  wire \data_count[15]_i_1__2_n_0 ;
  wire \data_count[15]_i_2__2_n_0 ;
  wire \data_count[15]_i_3__2_n_0 ;
  wire \data_count[1]_i_1__2_n_0 ;
  wire \data_count[2]_i_1__2_n_0 ;
  wire \data_count[3]_i_1__2_n_0 ;
  wire \data_count[4]_i_1__2_n_0 ;
  wire \data_count[4]_i_5__2_n_0 ;
  wire \data_count[5]_i_1__2_n_0 ;
  wire \data_count[6]_i_1__2_n_0 ;
  wire \data_count[7]_i_1__2_n_0 ;
  wire \data_count[8]_i_1__2_n_0 ;
  wire \data_count[9]_i_1__2_n_0 ;
  wire \data_count_reg[12]_i_2__2_n_0 ;
  wire \data_count_reg[4]_i_2__2_n_0 ;
  wire \data_count_reg[8]_i_2__2_n_0 ;
  wire \data_count_reg_n_0_[10] ;
  wire \data_count_reg_n_0_[11] ;
  wire \data_count_reg_n_0_[12] ;
  wire \data_count_reg_n_0_[13] ;
  wire \data_count_reg_n_0_[14] ;
  wire \data_count_reg_n_0_[15] ;
  wire \data_count_reg_n_0_[1] ;
  wire \data_count_reg_n_0_[2] ;
  wire \data_count_reg_n_0_[3] ;
  wire \data_count_reg_n_0_[4] ;
  wire \data_count_reg_n_0_[5] ;
  wire \data_count_reg_n_0_[6] ;
  wire \data_count_reg_n_0_[7] ;
  wire \data_count_reg_n_0_[8] ;
  wire \data_count_reg_n_0_[9] ;
  wire \eot_done[1]_i_1__2_n_0 ;
  wire \eot_done[2]_i_1__2_n_0 ;
  wire \eot_done[2]_i_2__2_n_0 ;
  wire \eot_done[3]_i_1__2_n_0 ;
  wire [3:1]eot_done__0;
  wire \int_data[10]_i_2__0_n_0 ;
  wire \int_data[15]_i_3__0_n_0 ;
  wire \int_data_reg[0] ;
  wire \int_data_reg[16] ;
  wire \int_data_reg[17] ;
  wire \int_data_reg[18] ;
  wire \int_data_reg[19] ;
  wire \int_data_reg[1] ;
  wire \int_data_reg[20] ;
  wire \int_data_reg[21] ;
  wire \int_data_reg[22] ;
  wire \int_data_reg[23] ;
  wire \int_data_reg[24] ;
  wire \int_data_reg[25] ;
  wire \int_data_reg[26] ;
  wire \int_data_reg[27] ;
  wire \int_data_reg[28] ;
  wire \int_data_reg[29] ;
  wire \int_data_reg[2] ;
  wire \int_data_reg[30] ;
  wire \int_data_reg[31] ;
  wire \int_data_reg[31]_0 ;
  wire \int_data_reg[3] ;
  wire \int_data_reg[4] ;
  wire \int_data_reg[5] ;
  wire \int_data_reg[6] ;
  wire \int_data_reg[7] ;
  wire \int_data_reg[7]_0 ;
  wire [3:0]\int_enable_reg[3] ;
  wire \lfsr_q[13]_i_4__0_n_0 ;
  wire \lfsr_q[15]_i_10__2_n_0 ;
  wire \lfsr_q[15]_i_4__0_n_0 ;
  wire \lfsr_q[15]_i_7__2_n_0 ;
  wire \lfsr_q[3]_i_5__2_n_0 ;
  wire \lfsr_q[4]_i_3__2_n_0 ;
  wire [7:0]lpdt_data;
  wire lpdt_sot;
  wire ls_2xbit_clock;
  wire ls_word_ce;
  wire [15:1]plusOp;
  (* RTL_KEEP = "yes" *) wire [2:0]state;
  wire [2:0]\NLW_FSM_sequential_state_reg[0]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_FSM_sequential_state_reg[0]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_FSM_sequential_state_reg[2]_i_4__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_FSM_sequential_state_reg[2]_i_7__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_state_reg[2]_i_8__0_CO_UNCONNECTED ;
  wire \NLW_calc_payload_crc_data_count_reg[3]_0_UNCONNECTED ;
  wire [0:0]NLW_calc_payload_crc_O_UNCONNECTED;
  wire [2:0]\NLW_data_count_reg[12]_i_2__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_data_count_reg[15]_i_5__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_data_count_reg[15]_i_5__0_O_UNCONNECTED ;
  wire [2:0]\NLW_data_count_reg[4]_i_2__2_CO_UNCONNECTED ;
  wire [2:0]\NLW_data_count_reg[8]_i_2__2_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h00FB)) 
    \FSM_sequential_state[0]_i_1__6 
       (.I0(\FSM_sequential_state[0]_i_3__0_n_0 ),
        .I1(state[0]),
        .I2(\FSM_sequential_state[2]_i_2__4_n_0 ),
        .I3(crc_reset),
        .O(\FSM_sequential_state[0]_i_1__6_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_sequential_state[0]_i_3__0 
       (.I0(\FSM_sequential_state[2]_i_3__5_n_0 ),
        .I1(\FSM_sequential_state[2]_i_5__5_n_0 ),
        .I2(\FSM_sequential_state_reg[0]_i_2_n_5 ),
        .I3(\FSM_sequential_state_reg[0]_i_2_n_4 ),
        .I4(\FSM_sequential_state_reg[2]_i_4__1_n_7 ),
        .O(\FSM_sequential_state[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hE5)) 
    \FSM_sequential_state[0]_i_4__2 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .O(crc_reset));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[0]_i_5__3 
       (.I0(\data_count_reg_n_0_[3] ),
        .O(\FSM_sequential_state[0]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[0]_i_6__0 
       (.I0(\data_count_reg_n_0_[2] ),
        .O(\FSM_sequential_state[0]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[0]_i_7__0 
       (.I0(\data_count_reg_n_0_[1] ),
        .O(\FSM_sequential_state[0]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h4550)) 
    \FSM_sequential_state[1]_i_1__6 
       (.I0(state[2]),
        .I1(\FSM_sequential_state[2]_i_2__4_n_0 ),
        .I2(state[1]),
        .I3(state[0]),
        .O(\FSM_sequential_state[1]_i_1__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[2]_i_10__2 
       (.I0(\data_count_reg_n_0_[6] ),
        .O(\FSM_sequential_state[2]_i_10__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[2]_i_11__2 
       (.I0(\data_count_reg_n_0_[5] ),
        .O(\FSM_sequential_state[2]_i_11__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[2]_i_12__1 
       (.I0(\data_count_reg_n_0_[4] ),
        .O(\FSM_sequential_state[2]_i_12__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[2]_i_13 
       (.I0(\data_count_reg_n_0_[11] ),
        .O(\FSM_sequential_state[2]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[2]_i_14 
       (.I0(\data_count_reg_n_0_[10] ),
        .O(\FSM_sequential_state[2]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[2]_i_15 
       (.I0(\data_count_reg_n_0_[9] ),
        .O(\FSM_sequential_state[2]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[2]_i_16 
       (.I0(\data_count_reg_n_0_[8] ),
        .O(\FSM_sequential_state[2]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[2]_i_17 
       (.I0(\data_count_reg_n_0_[15] ),
        .O(\FSM_sequential_state[2]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[2]_i_18 
       (.I0(\data_count_reg_n_0_[14] ),
        .O(\FSM_sequential_state[2]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[2]_i_19 
       (.I0(\data_count_reg_n_0_[13] ),
        .O(\FSM_sequential_state[2]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h0242)) 
    \FSM_sequential_state[2]_i_1__5 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\FSM_sequential_state[2]_i_2__4_n_0 ),
        .O(\FSM_sequential_state[2]_i_1__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[2]_i_20 
       (.I0(\data_count_reg_n_0_[12] ),
        .O(\FSM_sequential_state[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \FSM_sequential_state[2]_i_2__4 
       (.I0(\FSM_sequential_state[2]_i_3__5_n_0 ),
        .I1(\FSM_sequential_state_reg[0]_i_2_n_4 ),
        .I2(\FSM_sequential_state_reg[2]_i_4__1_n_7 ),
        .I3(\FSM_sequential_state_reg[0]_i_2_n_6 ),
        .I4(\FSM_sequential_state_reg[0]_i_2_n_5 ),
        .I5(\FSM_sequential_state[2]_i_5__5_n_0 ),
        .O(\FSM_sequential_state[2]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_state[2]_i_3__5 
       (.I0(\FSM_sequential_state[2]_i_6__5_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_i_7__2_n_6 ),
        .I2(\FSM_sequential_state_reg[2]_i_8__0_n_5 ),
        .I3(\FSM_sequential_state_reg[2]_i_8__0_n_4 ),
        .O(\FSM_sequential_state[2]_i_3__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_state[2]_i_5__5 
       (.I0(\FSM_sequential_state_reg[2]_i_4__1_n_5 ),
        .I1(\FSM_sequential_state_reg[2]_i_4__1_n_6 ),
        .I2(\FSM_sequential_state_reg[2]_i_7__2_n_7 ),
        .I3(\FSM_sequential_state_reg[2]_i_4__1_n_4 ),
        .O(\FSM_sequential_state[2]_i_5__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_state[2]_i_6__5 
       (.I0(\FSM_sequential_state_reg[2]_i_7__2_n_5 ),
        .I1(\FSM_sequential_state_reg[2]_i_7__2_n_4 ),
        .I2(\FSM_sequential_state_reg[2]_i_8__0_n_7 ),
        .I3(\FSM_sequential_state_reg[2]_i_8__0_n_6 ),
        .O(\FSM_sequential_state[2]_i_6__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[2]_i_9__1 
       (.I0(\data_count_reg_n_0_[7] ),
        .O(\FSM_sequential_state[2]_i_9__1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\FSM_sequential_state[0]_i_1__6_n_0 ),
        .Q(state[0]),
        .R(1'b0));
  CARRY4 \FSM_sequential_state_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\FSM_sequential_state_reg[0]_i_2_n_0 ,\NLW_FSM_sequential_state_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\FSM_sequential_state_reg[0]_i_2_n_4 ,\FSM_sequential_state_reg[0]_i_2_n_5 ,\FSM_sequential_state_reg[0]_i_2_n_6 ,\NLW_FSM_sequential_state_reg[0]_i_2_O_UNCONNECTED [0]}),
        .S({\FSM_sequential_state[0]_i_5__3_n_0 ,\FSM_sequential_state[0]_i_6__0_n_0 ,\FSM_sequential_state[0]_i_7__0_n_0 ,1'b1}));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\FSM_sequential_state[1]_i_1__6_n_0 ),
        .Q(state[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[2] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\FSM_sequential_state[2]_i_1__5_n_0 ),
        .Q(state[2]),
        .R(1'b0));
  CARRY4 \FSM_sequential_state_reg[2]_i_4__1 
       (.CI(\FSM_sequential_state_reg[0]_i_2_n_0 ),
        .CO({\FSM_sequential_state_reg[2]_i_4__1_n_0 ,\NLW_FSM_sequential_state_reg[2]_i_4__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\FSM_sequential_state_reg[2]_i_4__1_n_4 ,\FSM_sequential_state_reg[2]_i_4__1_n_5 ,\FSM_sequential_state_reg[2]_i_4__1_n_6 ,\FSM_sequential_state_reg[2]_i_4__1_n_7 }),
        .S({\FSM_sequential_state[2]_i_9__1_n_0 ,\FSM_sequential_state[2]_i_10__2_n_0 ,\FSM_sequential_state[2]_i_11__2_n_0 ,\FSM_sequential_state[2]_i_12__1_n_0 }));
  CARRY4 \FSM_sequential_state_reg[2]_i_7__2 
       (.CI(\FSM_sequential_state_reg[2]_i_4__1_n_0 ),
        .CO({\FSM_sequential_state_reg[2]_i_7__2_n_0 ,\NLW_FSM_sequential_state_reg[2]_i_7__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\FSM_sequential_state_reg[2]_i_7__2_n_4 ,\FSM_sequential_state_reg[2]_i_7__2_n_5 ,\FSM_sequential_state_reg[2]_i_7__2_n_6 ,\FSM_sequential_state_reg[2]_i_7__2_n_7 }),
        .S({\FSM_sequential_state[2]_i_13_n_0 ,\FSM_sequential_state[2]_i_14_n_0 ,\FSM_sequential_state[2]_i_15_n_0 ,\FSM_sequential_state[2]_i_16_n_0 }));
  CARRY4 \FSM_sequential_state_reg[2]_i_8__0 
       (.CI(\FSM_sequential_state_reg[2]_i_7__2_n_0 ),
        .CO(\NLW_FSM_sequential_state_reg[2]_i_8__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\FSM_sequential_state_reg[2]_i_8__0_n_4 ,\FSM_sequential_state_reg[2]_i_8__0_n_5 ,\FSM_sequential_state_reg[2]_i_8__0_n_6 ,\FSM_sequential_state_reg[2]_i_8__0_n_7 }),
        .S({\FSM_sequential_state[2]_i_17_n_0 ,\FSM_sequential_state[2]_i_18_n_0 ,\FSM_sequential_state[2]_i_19_n_0 ,\FSM_sequential_state[2]_i_20_n_0 }));
  dsi_tx_payload_crc calc_payload_crc
       (.\FSM_sequential_state_reg[1] (\lfsr_q[15]_i_10__2_n_0 ),
        .\FSM_sequential_state_reg[1]_0 (\lfsr_q[3]_i_5__2_n_0 ),
        .\FSM_sequential_state_reg[1]_1 (\lfsr_q[15]_i_7__2_n_0 ),
        .\FSM_sequential_state_reg[1]_2 (\lfsr_q[13]_i_4__0_n_0 ),
        .\FSM_sequential_state_reg[1]_3 (\lfsr_q[15]_i_4__0_n_0 ),
        .\FSM_sequential_state_reg[2] (\lfsr_q[4]_i_3__2_n_0 ),
        .O(NLW_calc_payload_crc_O_UNCONNECTED[0]),
        .crc_valid_data(crc_valid_data),
        .\cs_bytes_sent_reg[0] (\cs_bytes_sent_reg_n_0_[0] ),
        .\cs_bytes_sent_reg[0]_0 (\int_data[15]_i_3__0_n_0 ),
        .\cs_bytes_sent_reg[1] (\cs_bytes_sent_reg_n_0_[1] ),
        .\data_count_reg[3] (\cs_bytes_sent[1]_i_2__2_n_0 ),
        .\data_count_reg[3]_0 (\NLW_calc_payload_crc_data_count_reg[3]_0_UNCONNECTED ),
        .\data_count_reg[3]_1 (\FSM_sequential_state[2]_i_2__4_n_0 ),
        .\data_count_reg[3]_2 (\int_data[10]_i_2__0_n_0 ),
        .\int_data_reg[0] (\int_data_reg[0] ),
        .\int_data_reg[16] (\int_data_reg[16] ),
        .\int_data_reg[17] (\int_data_reg[17] ),
        .\int_data_reg[18] (\int_data_reg[18] ),
        .\int_data_reg[19] (\int_data_reg[19] ),
        .\int_data_reg[1] (\int_data_reg[1] ),
        .\int_data_reg[20] (\int_data_reg[20] ),
        .\int_data_reg[21] (\int_data_reg[21] ),
        .\int_data_reg[22] (\int_data_reg[22] ),
        .\int_data_reg[23] (\int_data_reg[23] ),
        .\int_data_reg[24] (\int_data_reg[24] ),
        .\int_data_reg[25] (\int_data_reg[25] ),
        .\int_data_reg[26] (\int_data_reg[26] ),
        .\int_data_reg[27] (\int_data_reg[27] ),
        .\int_data_reg[28] (\int_data_reg[28] ),
        .\int_data_reg[29] (\int_data_reg[29] ),
        .\int_data_reg[2] (\int_data_reg[2] ),
        .\int_data_reg[30] (\int_data_reg[30] ),
        .\int_data_reg[31] (\int_data_reg[31] ),
        .\int_data_reg[3] (\int_data_reg[3] ),
        .\int_data_reg[4] (\int_data_reg[4] ),
        .\int_data_reg[5] (\int_data_reg[5] ),
        .\int_data_reg[6] (\int_data_reg[6] ),
        .\int_data_reg[7] (\int_data_reg[7] ),
        .lpdt_data(lpdt_data),
        .ls_2xbit_clock(ls_2xbit_clock),
        .ls_word_ce(ls_word_ce),
        .out(state));
  LUT2 #(
    .INIT(4'h4)) 
    \cs_bytes_sent[0]_i_1__1 
       (.I0(\cs_bytes_sent[1]_i_3__0_n_0 ),
        .I1(\cs_bytes_sent_reg_n_0_[0] ),
        .O(\cs_bytes_sent[0]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \cs_bytes_sent[1]_i_1__1 
       (.I0(state[1]),
        .I1(\cs_bytes_sent[1]_i_3__0_n_0 ),
        .I2(\cs_bytes_sent_reg_n_0_[1] ),
        .O(\cs_bytes_sent[1]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \cs_bytes_sent[1]_i_2__2 
       (.I0(\FSM_sequential_state_reg[0]_i_2_n_6 ),
        .I1(\FSM_sequential_state[0]_i_3__0_n_0 ),
        .O(\cs_bytes_sent[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000088080808)) 
    \cs_bytes_sent[1]_i_3__0 
       (.I0(ls_word_ce),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\FSM_sequential_state[0]_i_3__0_n_0 ),
        .I4(\FSM_sequential_state_reg[0]_i_2_n_6 ),
        .I5(state[2]),
        .O(\cs_bytes_sent[1]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cs_bytes_sent_reg[0] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(\cs_bytes_sent[0]_i_1__1_n_0 ),
        .Q(\cs_bytes_sent_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cs_bytes_sent_reg[1] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(\cs_bytes_sent[1]_i_1__1_n_0 ),
        .Q(\cs_bytes_sent_reg_n_0_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[10]_i_1__2 
       (.I0(plusOp[10]),
        .I1(\FSM_sequential_state[0]_i_3__0_n_0 ),
        .O(\data_count[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[11]_i_1__2 
       (.I0(plusOp[11]),
        .I1(\FSM_sequential_state[0]_i_3__0_n_0 ),
        .O(\data_count[11]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[12]_i_1__2 
       (.I0(plusOp[12]),
        .I1(\FSM_sequential_state[0]_i_3__0_n_0 ),
        .O(\data_count[12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[13]_i_1__2 
       (.I0(plusOp[13]),
        .I1(\FSM_sequential_state[0]_i_3__0_n_0 ),
        .O(\data_count[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[14]_i_1__2 
       (.I0(plusOp[14]),
        .I1(\FSM_sequential_state[0]_i_3__0_n_0 ),
        .O(\data_count[14]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \data_count[15]_i_1__2 
       (.I0(ls_word_ce),
        .I1(state[0]),
        .I2(state[1]),
        .I3(state[2]),
        .O(\data_count[15]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000088880888)) 
    \data_count[15]_i_2__2 
       (.I0(ls_word_ce),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\FSM_sequential_state[0]_i_3__0_n_0 ),
        .I4(\FSM_sequential_state_reg[0]_i_2_n_6 ),
        .I5(state[2]),
        .O(\data_count[15]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[15]_i_3__2 
       (.I0(plusOp[15]),
        .I1(\FSM_sequential_state[0]_i_3__0_n_0 ),
        .O(\data_count[15]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[1]_i_1__2 
       (.I0(plusOp[1]),
        .I1(\FSM_sequential_state[0]_i_3__0_n_0 ),
        .O(\data_count[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[2]_i_1__2 
       (.I0(plusOp[2]),
        .I1(\FSM_sequential_state[0]_i_3__0_n_0 ),
        .O(\data_count[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[3]_i_1__2 
       (.I0(plusOp[3]),
        .I1(\FSM_sequential_state[0]_i_3__0_n_0 ),
        .O(\data_count[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[4]_i_1__2 
       (.I0(plusOp[4]),
        .I1(\FSM_sequential_state[0]_i_3__0_n_0 ),
        .O(\data_count[4]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \data_count[4]_i_5__2 
       (.I0(\data_count_reg_n_0_[2] ),
        .O(\data_count[4]_i_5__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[5]_i_1__2 
       (.I0(plusOp[5]),
        .I1(\FSM_sequential_state[0]_i_3__0_n_0 ),
        .O(\data_count[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[6]_i_1__2 
       (.I0(plusOp[6]),
        .I1(\FSM_sequential_state[0]_i_3__0_n_0 ),
        .O(\data_count[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[7]_i_1__2 
       (.I0(plusOp[7]),
        .I1(\FSM_sequential_state[0]_i_3__0_n_0 ),
        .O(\data_count[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[8]_i_1__2 
       (.I0(plusOp[8]),
        .I1(\FSM_sequential_state[0]_i_3__0_n_0 ),
        .O(\data_count[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_count[9]_i_1__2 
       (.I0(plusOp[9]),
        .I1(\FSM_sequential_state[0]_i_3__0_n_0 ),
        .O(\data_count[9]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[10] 
       (.C(ls_2xbit_clock),
        .CE(\data_count[15]_i_2__2_n_0 ),
        .D(\data_count[10]_i_1__2_n_0 ),
        .Q(\data_count_reg_n_0_[10] ),
        .R(\data_count[15]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[11] 
       (.C(ls_2xbit_clock),
        .CE(\data_count[15]_i_2__2_n_0 ),
        .D(\data_count[11]_i_1__2_n_0 ),
        .Q(\data_count_reg_n_0_[11] ),
        .R(\data_count[15]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[12] 
       (.C(ls_2xbit_clock),
        .CE(\data_count[15]_i_2__2_n_0 ),
        .D(\data_count[12]_i_1__2_n_0 ),
        .Q(\data_count_reg_n_0_[12] ),
        .R(\data_count[15]_i_1__2_n_0 ));
  CARRY4 \data_count_reg[12]_i_2__2 
       (.CI(\data_count_reg[8]_i_2__2_n_0 ),
        .CO({\data_count_reg[12]_i_2__2_n_0 ,\NLW_data_count_reg[12]_i_2__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S({\data_count_reg_n_0_[12] ,\data_count_reg_n_0_[11] ,\data_count_reg_n_0_[10] ,\data_count_reg_n_0_[9] }));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[13] 
       (.C(ls_2xbit_clock),
        .CE(\data_count[15]_i_2__2_n_0 ),
        .D(\data_count[13]_i_1__2_n_0 ),
        .Q(\data_count_reg_n_0_[13] ),
        .R(\data_count[15]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[14] 
       (.C(ls_2xbit_clock),
        .CE(\data_count[15]_i_2__2_n_0 ),
        .D(\data_count[14]_i_1__2_n_0 ),
        .Q(\data_count_reg_n_0_[14] ),
        .R(\data_count[15]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[15] 
       (.C(ls_2xbit_clock),
        .CE(\data_count[15]_i_2__2_n_0 ),
        .D(\data_count[15]_i_3__2_n_0 ),
        .Q(\data_count_reg_n_0_[15] ),
        .R(\data_count[15]_i_1__2_n_0 ));
  CARRY4 \data_count_reg[15]_i_5__0 
       (.CI(\data_count_reg[12]_i_2__2_n_0 ),
        .CO(\NLW_data_count_reg[15]_i_5__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_data_count_reg[15]_i_5__0_O_UNCONNECTED [3],plusOp[15:13]}),
        .S({1'b0,\data_count_reg_n_0_[15] ,\data_count_reg_n_0_[14] ,\data_count_reg_n_0_[13] }));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[1] 
       (.C(ls_2xbit_clock),
        .CE(\data_count[15]_i_2__2_n_0 ),
        .D(\data_count[1]_i_1__2_n_0 ),
        .Q(\data_count_reg_n_0_[1] ),
        .R(\data_count[15]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[2] 
       (.C(ls_2xbit_clock),
        .CE(\data_count[15]_i_2__2_n_0 ),
        .D(\data_count[2]_i_1__2_n_0 ),
        .Q(\data_count_reg_n_0_[2] ),
        .R(\data_count[15]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[3] 
       (.C(ls_2xbit_clock),
        .CE(\data_count[15]_i_2__2_n_0 ),
        .D(\data_count[3]_i_1__2_n_0 ),
        .Q(\data_count_reg_n_0_[3] ),
        .R(\data_count[15]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[4] 
       (.C(ls_2xbit_clock),
        .CE(\data_count[15]_i_2__2_n_0 ),
        .D(\data_count[4]_i_1__2_n_0 ),
        .Q(\data_count_reg_n_0_[4] ),
        .R(\data_count[15]_i_1__2_n_0 ));
  CARRY4 \data_count_reg[4]_i_2__2 
       (.CI(1'b0),
        .CO({\data_count_reg[4]_i_2__2_n_0 ,\NLW_data_count_reg[4]_i_2__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\data_count_reg_n_0_[2] ,1'b0}),
        .O(plusOp[4:1]),
        .S({\data_count_reg_n_0_[4] ,\data_count_reg_n_0_[3] ,\data_count[4]_i_5__2_n_0 ,\data_count_reg_n_0_[1] }));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[5] 
       (.C(ls_2xbit_clock),
        .CE(\data_count[15]_i_2__2_n_0 ),
        .D(\data_count[5]_i_1__2_n_0 ),
        .Q(\data_count_reg_n_0_[5] ),
        .R(\data_count[15]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[6] 
       (.C(ls_2xbit_clock),
        .CE(\data_count[15]_i_2__2_n_0 ),
        .D(\data_count[6]_i_1__2_n_0 ),
        .Q(\data_count_reg_n_0_[6] ),
        .R(\data_count[15]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[7] 
       (.C(ls_2xbit_clock),
        .CE(\data_count[15]_i_2__2_n_0 ),
        .D(\data_count[7]_i_1__2_n_0 ),
        .Q(\data_count_reg_n_0_[7] ),
        .R(\data_count[15]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[8] 
       (.C(ls_2xbit_clock),
        .CE(\data_count[15]_i_2__2_n_0 ),
        .D(\data_count[8]_i_1__2_n_0 ),
        .Q(\data_count_reg_n_0_[8] ),
        .R(\data_count[15]_i_1__2_n_0 ));
  CARRY4 \data_count_reg[8]_i_2__2 
       (.CI(\data_count_reg[4]_i_2__2_n_0 ),
        .CO({\data_count_reg[8]_i_2__2_n_0 ,\NLW_data_count_reg[8]_i_2__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S({\data_count_reg_n_0_[8] ,\data_count_reg_n_0_[7] ,\data_count_reg_n_0_[6] ,\data_count_reg_n_0_[5] }));
  FDRE #(
    .INIT(1'b0)) 
    \data_count_reg[9] 
       (.C(ls_2xbit_clock),
        .CE(\data_count[15]_i_2__2_n_0 ),
        .D(\data_count[9]_i_1__2_n_0 ),
        .Q(\data_count_reg_n_0_[9] ),
        .R(\data_count[15]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h20FF2000)) 
    \eot_done[1]_i_1__2 
       (.I0(state[2]),
        .I1(\cs_bytes_sent_reg_n_0_[1] ),
        .I2(\cs_bytes_sent_reg_n_0_[0] ),
        .I3(\eot_done[2]_i_2__2_n_0 ),
        .I4(eot_done__0[1]),
        .O(\eot_done[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \eot_done[2]_i_1__2 
       (.I0(state[2]),
        .I1(\eot_done[2]_i_2__2_n_0 ),
        .I2(eot_done__0[2]),
        .O(\eot_done[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h0220)) 
    \eot_done[2]_i_2__2 
       (.I0(ls_word_ce),
        .I1(state[1]),
        .I2(state[2]),
        .I3(state[0]),
        .O(\eot_done[2]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'hCFAA)) 
    \eot_done[3]_i_1__2 
       (.I0(eot_done__0[3]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\eot_done[2]_i_2__2_n_0 ),
        .O(\eot_done[3]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \eot_done_reg[1] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(\eot_done[1]_i_1__2_n_0 ),
        .Q(eot_done__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eot_done_reg[2] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(\eot_done[2]_i_1__2_n_0 ),
        .Q(eot_done__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \eot_done_reg[3] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(\eot_done[3]_i_1__2_n_0 ),
        .Q(eot_done__0[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h07)) 
    \int_data[10]_i_2__0 
       (.I0(\FSM_sequential_state[0]_i_3__0_n_0 ),
        .I1(\FSM_sequential_state_reg[0]_i_2_n_6 ),
        .I2(\FSM_sequential_state[2]_i_2__4_n_0 ),
        .O(\int_data[10]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \int_data[15]_i_3__0 
       (.I0(\cs_bytes_sent_reg_n_0_[0] ),
        .I1(\cs_bytes_sent_reg_n_0_[1] ),
        .O(\int_data[15]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \int_data[31]_i_1__0 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(ls_word_ce),
        .O(\int_data_reg[31]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \int_data[7]_i_1__4 
       (.I0(state[0]),
        .I1(ls_word_ce),
        .O(\int_data_reg[7]_0 ));
  LUT3 #(
    .INIT(8'h26)) 
    \int_enable[0]_i_1__0 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .O(\int_enable_reg[3] [0]));
  LUT5 #(
    .INIT(32'h1A1A0A1A)) 
    \int_enable[1]_i_1__0 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(\cs_bytes_sent_reg_n_0_[0] ),
        .I4(\cs_bytes_sent_reg_n_0_[1] ),
        .O(\int_enable_reg[3] [1]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_enable[2]_i_1__0 
       (.I0(state[1]),
        .I1(state[2]),
        .O(\int_enable_reg[3] [2]));
  LUT4 #(
    .INIT(16'h1500)) 
    \int_enable[3]_i_1__0 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(\int_data[10]_i_2__0_n_0 ),
        .I3(state[1]),
        .O(\int_enable_reg[3] [3]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_eot[0]_i_1__0 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(state[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000040044440400)) 
    \int_eot[1]_i_1__0 
       (.I0(state[1]),
        .I1(state[2]),
        .I2(\cs_bytes_sent_reg_n_0_[1] ),
        .I3(\cs_bytes_sent_reg_n_0_[0] ),
        .I4(state[0]),
        .I5(eot_done__0[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h1500)) 
    \int_eot[2]_i_1__0 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(eot_done__0[2]),
        .I3(state[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h08383030)) 
    \int_eot[3]_i_1__0 
       (.I0(\int_data[10]_i_2__0_n_0 ),
        .I1(state[1]),
        .I2(state[2]),
        .I3(eot_done__0[3]),
        .I4(state[0]),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h02)) 
    int_sot_i_1__0
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[1]),
        .O(lpdt_sot));
  LUT4 #(
    .INIT(16'h1000)) 
    \lfsr_q[12]_i_6__2 
       (.I0(\int_data[10]_i_2__0_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(crc_valid_data[1]));
  LUT3 #(
    .INIT(8'h40)) 
    \lfsr_q[12]_i_8__2 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .O(crc_valid_data[0]));
  LUT4 #(
    .INIT(16'h0800)) 
    \lfsr_q[13]_i_4__0 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(\FSM_sequential_state[2]_i_2__4_n_0 ),
        .O(\lfsr_q[13]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \lfsr_q[15]_i_10__2 
       (.I0(state[1]),
        .I1(state[0]),
        .O(\lfsr_q[15]_i_10__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFBF)) 
    \lfsr_q[15]_i_4__0 
       (.I0(\FSM_sequential_state[2]_i_2__4_n_0 ),
        .I1(state[1]),
        .I2(state[0]),
        .I3(state[2]),
        .O(\lfsr_q[15]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \lfsr_q[15]_i_7__2 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(\FSM_sequential_state[2]_i_2__4_n_0 ),
        .O(\lfsr_q[15]_i_7__2_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \lfsr_q[3]_i_2__0 
       (.I0(\FSM_sequential_state[2]_i_2__4_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(crc_valid_data[2]));
  LUT4 #(
    .INIT(16'h2000)) 
    \lfsr_q[3]_i_4__2 
       (.I0(\FSM_sequential_state[2]_i_2__4_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(crc_valid_data[3]));
  LUT4 #(
    .INIT(16'h0008)) 
    \lfsr_q[3]_i_5__2 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(\int_data[10]_i_2__0_n_0 ),
        .O(\lfsr_q[3]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \lfsr_q[4]_i_3__2 
       (.I0(\FSM_sequential_state[2]_i_2__4_n_0 ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(\lfsr_q[4]_i_3__2_n_0 ));
endmodule

module dsi_tx_payload_crc
   (\int_data_reg[29] ,
    \int_data_reg[5] ,
    \int_data_reg[28] ,
    \int_data_reg[4] ,
    \int_data_reg[31] ,
    \int_data_reg[7] ,
    \int_data_reg[30] ,
    \int_data_reg[6] ,
    \int_data_reg[25] ,
    \int_data_reg[1] ,
    \int_data_reg[24] ,
    \int_data_reg[0] ,
    \int_data_reg[26] ,
    \int_data_reg[2] ,
    \int_data_reg[27] ,
    \int_data_reg[3] ,
    \int_data_reg[19] ,
    \int_data_reg[18] ,
    \int_data_reg[16] ,
    \int_data_reg[17] ,
    \int_data_reg[22] ,
    \int_data_reg[23] ,
    \int_data_reg[20] ,
    \int_data_reg[21] ,
    lpdt_data,
    \data_count_reg[3] ,
    O,
    out,
    \cs_bytes_sent_reg[0] ,
    \cs_bytes_sent_reg[1] ,
    \data_count_reg[3]_0 ,
    \data_count_reg[3]_1 ,
    \FSM_sequential_state_reg[1] ,
    \data_count_reg[3]_2 ,
    ls_word_ce,
    crc_valid_data,
    \FSM_sequential_state_reg[1]_0 ,
    \FSM_sequential_state_reg[1]_1 ,
    \FSM_sequential_state_reg[1]_2 ,
    \FSM_sequential_state_reg[1]_3 ,
    \FSM_sequential_state_reg[2] ,
    ls_2xbit_clock,
    \cs_bytes_sent_reg[0]_0 );
  output \int_data_reg[29] ;
  output \int_data_reg[5] ;
  output \int_data_reg[28] ;
  output \int_data_reg[4] ;
  output \int_data_reg[31] ;
  output \int_data_reg[7] ;
  output \int_data_reg[30] ;
  output \int_data_reg[6] ;
  output \int_data_reg[25] ;
  output \int_data_reg[1] ;
  output \int_data_reg[24] ;
  output \int_data_reg[0] ;
  output \int_data_reg[26] ;
  output \int_data_reg[2] ;
  output \int_data_reg[27] ;
  output \int_data_reg[3] ;
  output \int_data_reg[19] ;
  output \int_data_reg[18] ;
  output \int_data_reg[16] ;
  output \int_data_reg[17] ;
  output \int_data_reg[22] ;
  output \int_data_reg[23] ;
  output \int_data_reg[20] ;
  output \int_data_reg[21] ;
  output [7:0]lpdt_data;
  input \data_count_reg[3] ;
  input [0:0]O;
  input [2:0]out;
  input \cs_bytes_sent_reg[0] ;
  input \cs_bytes_sent_reg[1] ;
  input \data_count_reg[3]_0 ;
  input \data_count_reg[3]_1 ;
  input \FSM_sequential_state_reg[1] ;
  input \data_count_reg[3]_2 ;
  input ls_word_ce;
  input [3:0]crc_valid_data;
  input \FSM_sequential_state_reg[1]_0 ;
  input \FSM_sequential_state_reg[1]_1 ;
  input \FSM_sequential_state_reg[1]_2 ;
  input \FSM_sequential_state_reg[1]_3 ;
  input \FSM_sequential_state_reg[2] ;
  input ls_2xbit_clock;
  input \cs_bytes_sent_reg[0]_0 ;

  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[1]_2 ;
  wire \FSM_sequential_state_reg[1]_3 ;
  wire \FSM_sequential_state_reg[2] ;
  wire [3:0]crc_valid_data;
  wire \cs_bytes_sent_reg[0] ;
  wire \cs_bytes_sent_reg[0]_0 ;
  wire \cs_bytes_sent_reg[1] ;
  wire \data_count_reg[3] ;
  wire \data_count_reg[3]_1 ;
  wire \data_count_reg[3]_2 ;
  wire \int_data[10]_i_3__0_n_0 ;
  wire \int_data[11]_i_2__0_n_0 ;
  wire \int_data[11]_i_3__0_n_0 ;
  wire \int_data[11]_i_4_n_0 ;
  wire \int_data[11]_i_5__0_n_0 ;
  wire \int_data[12]_i_2__0_n_0 ;
  wire \int_data[13]_i_2__0_n_0 ;
  wire \int_data[14]_i_2__0_n_0 ;
  wire \int_data[15]_i_2__0_n_0 ;
  wire \int_data[8]_i_2__0_n_0 ;
  wire \int_data[9]_i_2__0_n_0 ;
  wire \int_data_reg[0] ;
  wire \int_data_reg[16] ;
  wire \int_data_reg[17] ;
  wire \int_data_reg[18] ;
  wire \int_data_reg[19] ;
  wire \int_data_reg[1] ;
  wire \int_data_reg[20] ;
  wire \int_data_reg[21] ;
  wire \int_data_reg[22] ;
  wire \int_data_reg[23] ;
  wire \int_data_reg[24] ;
  wire \int_data_reg[25] ;
  wire \int_data_reg[26] ;
  wire \int_data_reg[27] ;
  wire \int_data_reg[28] ;
  wire \int_data_reg[29] ;
  wire \int_data_reg[2] ;
  wire \int_data_reg[30] ;
  wire \int_data_reg[31] ;
  wire \int_data_reg[3] ;
  wire \int_data_reg[4] ;
  wire \int_data_reg[5] ;
  wire \int_data_reg[6] ;
  wire \int_data_reg[7] ;
  wire lfsr_q;
  wire \lfsr_q[0]_i_1__2_n_0 ;
  wire \lfsr_q[0]_i_2__2_n_0 ;
  wire \lfsr_q[0]_i_3__2_n_0 ;
  wire \lfsr_q[0]_i_4__2_n_0 ;
  wire \lfsr_q[0]_i_5__2_n_0 ;
  wire \lfsr_q[10]_i_10__2_n_0 ;
  wire \lfsr_q[10]_i_11__2_n_0 ;
  wire \lfsr_q[10]_i_12__2_n_0 ;
  wire \lfsr_q[10]_i_13__2_n_0 ;
  wire \lfsr_q[10]_i_1__2_n_0 ;
  wire \lfsr_q[10]_i_2__0_n_0 ;
  wire \lfsr_q[10]_i_3__2_n_0 ;
  wire \lfsr_q[10]_i_4__2_n_0 ;
  wire \lfsr_q[10]_i_5__2_n_0 ;
  wire \lfsr_q[10]_i_6__0_n_0 ;
  wire \lfsr_q[10]_i_8__0_n_0 ;
  wire \lfsr_q[10]_i_9__2_n_0 ;
  wire \lfsr_q[11]_i_10__2_n_0 ;
  wire \lfsr_q[11]_i_1__2_n_0 ;
  wire \lfsr_q[11]_i_2__0_n_0 ;
  wire \lfsr_q[11]_i_3__2_n_0 ;
  wire \lfsr_q[11]_i_4__2_n_0 ;
  wire \lfsr_q[11]_i_5__2_n_0 ;
  wire \lfsr_q[11]_i_6__2_n_0 ;
  wire \lfsr_q[11]_i_7__2_n_0 ;
  wire \lfsr_q[11]_i_8__2_n_0 ;
  wire \lfsr_q[11]_i_9__2_n_0 ;
  wire \lfsr_q[12]_i_1__2_n_0 ;
  wire \lfsr_q[12]_i_2__2_n_0 ;
  wire \lfsr_q[12]_i_3__2_n_0 ;
  wire \lfsr_q[12]_i_4__2_n_0 ;
  wire \lfsr_q[12]_i_5__2_n_0 ;
  wire \lfsr_q[12]_i_7__2_n_0 ;
  wire \lfsr_q[13]_i_10__2_n_0 ;
  wire \lfsr_q[13]_i_1__2_n_0 ;
  wire \lfsr_q[13]_i_2__2_n_0 ;
  wire \lfsr_q[13]_i_3__2_n_0 ;
  wire \lfsr_q[13]_i_5__2_n_0 ;
  wire \lfsr_q[13]_i_6__2_n_0 ;
  wire \lfsr_q[13]_i_7__2_n_0 ;
  wire \lfsr_q[13]_i_8__0_n_0 ;
  wire \lfsr_q[13]_i_9__2_n_0 ;
  wire \lfsr_q[14]_i_10__2_n_0 ;
  wire \lfsr_q[14]_i_1__2_n_0 ;
  wire \lfsr_q[14]_i_2__2_n_0 ;
  wire \lfsr_q[14]_i_3__2_n_0 ;
  wire \lfsr_q[14]_i_4__2_n_0 ;
  wire \lfsr_q[14]_i_5__2_n_0 ;
  wire \lfsr_q[14]_i_6__2_n_0 ;
  wire \lfsr_q[14]_i_7__2_n_0 ;
  wire \lfsr_q[14]_i_8__2_n_0 ;
  wire \lfsr_q[14]_i_9__2_n_0 ;
  wire \lfsr_q[15]_i_11__2_n_0 ;
  wire \lfsr_q[15]_i_12__2_n_0 ;
  wire \lfsr_q[15]_i_13__2_n_0 ;
  wire \lfsr_q[15]_i_3__2_n_0 ;
  wire \lfsr_q[15]_i_5__2_n_0 ;
  wire \lfsr_q[15]_i_6__2_n_0 ;
  wire \lfsr_q[15]_i_8__2_n_0 ;
  wire \lfsr_q[15]_i_9__2_n_0 ;
  wire \lfsr_q[1]_i_1__2_n_0 ;
  wire \lfsr_q[1]_i_2__2_n_0 ;
  wire \lfsr_q[1]_i_3__2_n_0 ;
  wire \lfsr_q[1]_i_4__2_n_0 ;
  wire \lfsr_q[1]_i_5__2_n_0 ;
  wire \lfsr_q[2]_i_1__2_n_0 ;
  wire \lfsr_q[2]_i_2__0_n_0 ;
  wire \lfsr_q[2]_i_3__2_n_0 ;
  wire \lfsr_q[2]_i_4__2_n_0 ;
  wire \lfsr_q[2]_i_5__2_n_0 ;
  wire \lfsr_q[3]_i_1__2_n_0 ;
  wire \lfsr_q[3]_i_3__2_n_0 ;
  wire \lfsr_q[3]_i_6__1_n_0 ;
  wire \lfsr_q[3]_i_7__1_n_0 ;
  wire \lfsr_q[3]_i_8__1_n_0 ;
  wire \lfsr_q[4]_i_1__2_n_0 ;
  wire \lfsr_q[4]_i_2__0_n_0 ;
  wire \lfsr_q[4]_i_4__2_n_0 ;
  wire \lfsr_q[5]_i_10__2_n_0 ;
  wire \lfsr_q[5]_i_11__2_n_0 ;
  wire \lfsr_q[5]_i_1__2_n_0 ;
  wire \lfsr_q[5]_i_2__2_n_0 ;
  wire \lfsr_q[5]_i_3__2_n_0 ;
  wire \lfsr_q[5]_i_4__2_n_0 ;
  wire \lfsr_q[5]_i_5__0_n_0 ;
  wire \lfsr_q[5]_i_6__2_n_0 ;
  wire \lfsr_q[5]_i_7__2_n_0 ;
  wire \lfsr_q[5]_i_8__2_n_0 ;
  wire \lfsr_q[5]_i_9__2_n_0 ;
  wire \lfsr_q[6]_i_10__2_n_0 ;
  wire \lfsr_q[6]_i_1__2_n_0 ;
  wire \lfsr_q[6]_i_2__0_n_0 ;
  wire \lfsr_q[6]_i_3__2_n_0 ;
  wire \lfsr_q[6]_i_4__2_n_0 ;
  wire \lfsr_q[6]_i_5__2_n_0 ;
  wire \lfsr_q[6]_i_6__2_n_0 ;
  wire \lfsr_q[6]_i_7__2_n_0 ;
  wire \lfsr_q[6]_i_8__0_n_0 ;
  wire \lfsr_q[6]_i_9__2_n_0 ;
  wire \lfsr_q[7]_i_10__0_n_0 ;
  wire \lfsr_q[7]_i_11__2_n_0 ;
  wire \lfsr_q[7]_i_1__2_n_0 ;
  wire \lfsr_q[7]_i_2__2_n_0 ;
  wire \lfsr_q[7]_i_3__2_n_0 ;
  wire \lfsr_q[7]_i_4__2_n_0 ;
  wire \lfsr_q[7]_i_5__2_n_0 ;
  wire \lfsr_q[7]_i_6__2_n_0 ;
  wire \lfsr_q[7]_i_7__2_n_0 ;
  wire \lfsr_q[7]_i_8__2_n_0 ;
  wire \lfsr_q[7]_i_9__2_n_0 ;
  wire \lfsr_q[8]_i_1__2_n_0 ;
  wire \lfsr_q[8]_i_2__2_n_0 ;
  wire \lfsr_q[8]_i_3__2_n_0 ;
  wire \lfsr_q[8]_i_4__2_n_0 ;
  wire \lfsr_q[8]_i_5__2_n_0 ;
  wire \lfsr_q[8]_i_6__2_n_0 ;
  wire \lfsr_q[8]_i_7__2_n_0 ;
  wire \lfsr_q[8]_i_8__2_n_0 ;
  wire \lfsr_q[8]_i_9__2_n_0 ;
  wire \lfsr_q[9]_i_1__2_n_0 ;
  wire \lfsr_q[9]_i_2__2_n_0 ;
  wire \lfsr_q[9]_i_3__2_n_0 ;
  wire \lfsr_q[9]_i_4__2_n_0 ;
  wire \lfsr_q[9]_i_5__2_n_0 ;
  wire \lfsr_q[9]_i_6__2_n_0 ;
  wire \lfsr_q[9]_i_7__2_n_0 ;
  wire \lfsr_q[9]_i_8__2_n_0 ;
  wire \lfsr_q[9]_i_9__2_n_0 ;
  wire \lfsr_q_reg_n_0_[0] ;
  wire [7:0]lpdt_data;
  wire ls_2xbit_clock;
  wire ls_word_ce;
  wire [2:0]out;
  wire p_0_in;
  wire p_0_in0;
  wire p_0_in43_in;
  wire p_0_in68_in;
  wire p_0_in8_in;
  wire p_1_in7_in;
  wire p_2_in;
  wire p_2_in17_in;
  wire p_2_in25_in;
  wire p_2_in9_in;
  wire p_3_in;
  wire p_4_in;
  wire p_5_in;
  wire p_5_in10_in;
  wire p_5_in18_in;
  wire p_5_in26_in;

  LUT6 #(
    .INIT(64'h00000000FB080000)) 
    \int_data[0]_i_1__8 
       (.I0(\lfsr_q[7]_i_1__2_n_0 ),
        .I1(\cs_bytes_sent_reg[0] ),
        .I2(\cs_bytes_sent_reg[1] ),
        .I3(p_0_in0),
        .I4(out[2]),
        .I5(out[1]),
        .O(\int_data_reg[0] ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \int_data[10]_i_1__0 
       (.I0(\data_count_reg[3]_2 ),
        .I1(\lfsr_q[13]_i_1__2_n_0 ),
        .I2(out[1]),
        .I3(out[2]),
        .I4(out[0]),
        .I5(\int_data[10]_i_3__0_n_0 ),
        .O(lpdt_data[2]));
  LUT5 #(
    .INIT(32'h00008A00)) 
    \int_data[10]_i_3__0 
       (.I0(\lfsr_q[5]_i_1__2_n_0 ),
        .I1(\cs_bytes_sent_reg[1] ),
        .I2(\cs_bytes_sent_reg[0] ),
        .I3(out[2]),
        .I4(out[1]),
        .O(\int_data[10]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000888800300000)) 
    \int_data[11]_i_1__0 
       (.I0(\int_data[11]_i_2__0_n_0 ),
        .I1(out[0]),
        .I2(\lfsr_q[4]_i_1__2_n_0 ),
        .I3(\cs_bytes_sent_reg[0]_0 ),
        .I4(out[2]),
        .I5(out[1]),
        .O(lpdt_data[3]));
  LUT5 #(
    .INIT(32'h0808AA08)) 
    \int_data[11]_i_2__0 
       (.I0(\data_count_reg[3]_2 ),
        .I1(\int_data[11]_i_3__0_n_0 ),
        .I2(\lfsr_q[12]_i_3__2_n_0 ),
        .I3(\FSM_sequential_state_reg[2] ),
        .I4(\int_data[11]_i_4_n_0 ),
        .O(\int_data[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5555C33C)) 
    \int_data[11]_i_3__0 
       (.I0(\lfsr_q[12]_i_4__2_n_0 ),
        .I1(p_5_in26_in),
        .I2(p_0_in),
        .I3(\lfsr_q[5]_i_7__2_n_0 ),
        .I4(crc_valid_data[1]),
        .I5(\FSM_sequential_state_reg[1]_3 ),
        .O(\int_data[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \int_data[11]_i_4 
       (.I0(p_5_in26_in),
        .I1(\lfsr_q_reg_n_0_[0] ),
        .I2(p_5_in),
        .I3(p_2_in9_in),
        .I4(\lfsr_q[7]_i_10__0_n_0 ),
        .I5(\int_data[11]_i_5__0_n_0 ),
        .O(\int_data[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_data[11]_i_5__0 
       (.I0(p_2_in17_in),
        .I1(p_5_in10_in),
        .O(\int_data[11]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    \int_data[12]_i_1__0 
       (.I0(\int_data[12]_i_2__0_n_0 ),
        .I1(out[0]),
        .I2(\lfsr_q[3]_i_1__2_n_0 ),
        .I3(\cs_bytes_sent_reg[0]_0 ),
        .I4(out[2]),
        .I5(out[1]),
        .O(lpdt_data[4]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_data[12]_i_2__0 
       (.I0(\data_count_reg[3]_2 ),
        .I1(\lfsr_q[11]_i_1__2_n_0 ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\int_data[12]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    \int_data[13]_i_1__0 
       (.I0(\int_data[13]_i_2__0_n_0 ),
        .I1(out[0]),
        .I2(\lfsr_q[2]_i_1__2_n_0 ),
        .I3(\cs_bytes_sent_reg[0]_0 ),
        .I4(out[2]),
        .I5(out[1]),
        .O(lpdt_data[5]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_data[13]_i_2__0 
       (.I0(\data_count_reg[3]_2 ),
        .I1(\lfsr_q[10]_i_1__2_n_0 ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\int_data[13]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    \int_data[14]_i_1__0 
       (.I0(\int_data[14]_i_2__0_n_0 ),
        .I1(out[0]),
        .I2(\lfsr_q[1]_i_1__2_n_0 ),
        .I3(\cs_bytes_sent_reg[0]_0 ),
        .I4(out[2]),
        .I5(out[1]),
        .O(lpdt_data[6]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_data[14]_i_2__0 
       (.I0(\data_count_reg[3]_2 ),
        .I1(\lfsr_q[9]_i_1__2_n_0 ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\int_data[14]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888B88888)) 
    \int_data[15]_i_1__0 
       (.I0(\int_data[15]_i_2__0_n_0 ),
        .I1(out[0]),
        .I2(\lfsr_q[0]_i_1__2_n_0 ),
        .I3(\cs_bytes_sent_reg[0]_0 ),
        .I4(out[2]),
        .I5(out[1]),
        .O(lpdt_data[7]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_data[15]_i_2__0 
       (.I0(\data_count_reg[3]_2 ),
        .I1(\lfsr_q[8]_i_1__2_n_0 ),
        .I2(out[1]),
        .I3(out[2]),
        .O(\int_data[15]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h32100000)) 
    \int_data[16]_i_1__0 
       (.I0(\data_count_reg[3] ),
        .I1(\data_count_reg[3]_1 ),
        .I2(p_0_in0),
        .I3(\lfsr_q[7]_i_1__2_n_0 ),
        .I4(out[0]),
        .O(\int_data_reg[16] ));
  LUT5 #(
    .INIT(32'h32100000)) 
    \int_data[17]_i_1__0 
       (.I0(\data_count_reg[3] ),
        .I1(\data_count_reg[3]_1 ),
        .I2(\lfsr_q[14]_i_1__2_n_0 ),
        .I3(\lfsr_q[6]_i_1__2_n_0 ),
        .I4(out[0]),
        .O(\int_data_reg[17] ));
  LUT5 #(
    .INIT(32'h32100000)) 
    \int_data[18]_i_1__0 
       (.I0(\data_count_reg[3] ),
        .I1(\data_count_reg[3]_1 ),
        .I2(\lfsr_q[13]_i_1__2_n_0 ),
        .I3(\lfsr_q[5]_i_1__2_n_0 ),
        .I4(out[0]),
        .O(\int_data_reg[18] ));
  LUT5 #(
    .INIT(32'h32100000)) 
    \int_data[19]_i_1__0 
       (.I0(\data_count_reg[3] ),
        .I1(\data_count_reg[3]_1 ),
        .I2(\lfsr_q[12]_i_1__2_n_0 ),
        .I3(\lfsr_q[4]_i_1__2_n_0 ),
        .I4(out[0]),
        .O(\int_data_reg[19] ));
  LUT6 #(
    .INIT(64'h00000000FB080000)) 
    \int_data[1]_i_1__8 
       (.I0(\lfsr_q[6]_i_1__2_n_0 ),
        .I1(\cs_bytes_sent_reg[0] ),
        .I2(\cs_bytes_sent_reg[1] ),
        .I3(\lfsr_q[14]_i_1__2_n_0 ),
        .I4(out[2]),
        .I5(out[1]),
        .O(\int_data_reg[1] ));
  LUT5 #(
    .INIT(32'h31200000)) 
    \int_data[20]_i_1__0 
       (.I0(\data_count_reg[3] ),
        .I1(\data_count_reg[3]_1 ),
        .I2(\lfsr_q[3]_i_1__2_n_0 ),
        .I3(\lfsr_q[11]_i_1__2_n_0 ),
        .I4(out[0]),
        .O(\int_data_reg[20] ));
  LUT5 #(
    .INIT(32'h31200000)) 
    \int_data[21]_i_1__0 
       (.I0(\data_count_reg[3] ),
        .I1(\data_count_reg[3]_1 ),
        .I2(\lfsr_q[2]_i_1__2_n_0 ),
        .I3(\lfsr_q[10]_i_1__2_n_0 ),
        .I4(out[0]),
        .O(\int_data_reg[21] ));
  LUT5 #(
    .INIT(32'h31200000)) 
    \int_data[22]_i_1__0 
       (.I0(\data_count_reg[3] ),
        .I1(\data_count_reg[3]_1 ),
        .I2(\lfsr_q[1]_i_1__2_n_0 ),
        .I3(\lfsr_q[9]_i_1__2_n_0 ),
        .I4(out[0]),
        .O(\int_data_reg[22] ));
  LUT5 #(
    .INIT(32'h31200000)) 
    \int_data[23]_i_1__0 
       (.I0(\data_count_reg[3] ),
        .I1(\data_count_reg[3]_1 ),
        .I2(\lfsr_q[0]_i_1__2_n_0 ),
        .I3(\lfsr_q[8]_i_1__2_n_0 ),
        .I4(out[0]),
        .O(\int_data_reg[23] ));
  LUT3 #(
    .INIT(8'h40)) 
    \int_data[24]_i_1__0 
       (.I0(\data_count_reg[3] ),
        .I1(\lfsr_q[7]_i_1__2_n_0 ),
        .I2(out[0]),
        .O(\int_data_reg[24] ));
  LUT3 #(
    .INIT(8'h40)) 
    \int_data[25]_i_1__0 
       (.I0(\data_count_reg[3] ),
        .I1(\lfsr_q[6]_i_1__2_n_0 ),
        .I2(out[0]),
        .O(\int_data_reg[25] ));
  LUT3 #(
    .INIT(8'h40)) 
    \int_data[26]_i_1__0 
       (.I0(\data_count_reg[3] ),
        .I1(\lfsr_q[5]_i_1__2_n_0 ),
        .I2(out[0]),
        .O(\int_data_reg[26] ));
  LUT3 #(
    .INIT(8'h40)) 
    \int_data[27]_i_1__0 
       (.I0(\data_count_reg[3] ),
        .I1(\lfsr_q[4]_i_1__2_n_0 ),
        .I2(out[0]),
        .O(\int_data_reg[27] ));
  LUT3 #(
    .INIT(8'h40)) 
    \int_data[28]_i_1__0 
       (.I0(\data_count_reg[3] ),
        .I1(\lfsr_q[3]_i_1__2_n_0 ),
        .I2(out[0]),
        .O(\int_data_reg[28] ));
  LUT3 #(
    .INIT(8'h40)) 
    \int_data[29]_i_1__0 
       (.I0(\data_count_reg[3] ),
        .I1(\lfsr_q[2]_i_1__2_n_0 ),
        .I2(out[0]),
        .O(\int_data_reg[29] ));
  LUT6 #(
    .INIT(64'h00000000FB080000)) 
    \int_data[2]_i_1__8 
       (.I0(\lfsr_q[5]_i_1__2_n_0 ),
        .I1(\cs_bytes_sent_reg[0] ),
        .I2(\cs_bytes_sent_reg[1] ),
        .I3(\lfsr_q[13]_i_1__2_n_0 ),
        .I4(out[2]),
        .I5(out[1]),
        .O(\int_data_reg[2] ));
  LUT3 #(
    .INIT(8'h40)) 
    \int_data[30]_i_1__0 
       (.I0(\data_count_reg[3] ),
        .I1(\lfsr_q[1]_i_1__2_n_0 ),
        .I2(out[0]),
        .O(\int_data_reg[30] ));
  LUT3 #(
    .INIT(8'h40)) 
    \int_data[31]_i_2__0 
       (.I0(\data_count_reg[3] ),
        .I1(\lfsr_q[0]_i_1__2_n_0 ),
        .I2(out[0]),
        .O(\int_data_reg[31] ));
  LUT6 #(
    .INIT(64'h00000000FB080000)) 
    \int_data[3]_i_1__8 
       (.I0(\lfsr_q[4]_i_1__2_n_0 ),
        .I1(\cs_bytes_sent_reg[0] ),
        .I2(\cs_bytes_sent_reg[1] ),
        .I3(\lfsr_q[12]_i_1__2_n_0 ),
        .I4(out[2]),
        .I5(out[1]),
        .O(\int_data_reg[3] ));
  LUT6 #(
    .INIT(64'h00000000FB080000)) 
    \int_data[4]_i_1__8 
       (.I0(\lfsr_q[3]_i_1__2_n_0 ),
        .I1(\cs_bytes_sent_reg[0] ),
        .I2(\cs_bytes_sent_reg[1] ),
        .I3(\lfsr_q[11]_i_1__2_n_0 ),
        .I4(out[2]),
        .I5(out[1]),
        .O(\int_data_reg[4] ));
  LUT6 #(
    .INIT(64'h00000000FB080000)) 
    \int_data[5]_i_1__8 
       (.I0(\lfsr_q[2]_i_1__2_n_0 ),
        .I1(\cs_bytes_sent_reg[0] ),
        .I2(\cs_bytes_sent_reg[1] ),
        .I3(\lfsr_q[10]_i_1__2_n_0 ),
        .I4(out[2]),
        .I5(out[1]),
        .O(\int_data_reg[5] ));
  LUT6 #(
    .INIT(64'h00000000FB080000)) 
    \int_data[6]_i_1__8 
       (.I0(\lfsr_q[1]_i_1__2_n_0 ),
        .I1(\cs_bytes_sent_reg[0] ),
        .I2(\cs_bytes_sent_reg[1] ),
        .I3(\lfsr_q[9]_i_1__2_n_0 ),
        .I4(out[2]),
        .I5(out[1]),
        .O(\int_data_reg[6] ));
  LUT6 #(
    .INIT(64'h00000000FB080000)) 
    \int_data[7]_i_2__6 
       (.I0(\lfsr_q[0]_i_1__2_n_0 ),
        .I1(\cs_bytes_sent_reg[0] ),
        .I2(\cs_bytes_sent_reg[1] ),
        .I3(\lfsr_q[8]_i_1__2_n_0 ),
        .I4(out[2]),
        .I5(out[1]),
        .O(\int_data_reg[7] ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \int_data[8]_i_1__0 
       (.I0(\data_count_reg[3]_2 ),
        .I1(p_0_in0),
        .I2(out[1]),
        .I3(out[2]),
        .I4(out[0]),
        .I5(\int_data[8]_i_2__0_n_0 ),
        .O(lpdt_data[0]));
  LUT5 #(
    .INIT(32'h00008A00)) 
    \int_data[8]_i_2__0 
       (.I0(\lfsr_q[7]_i_1__2_n_0 ),
        .I1(\cs_bytes_sent_reg[1] ),
        .I2(\cs_bytes_sent_reg[0] ),
        .I3(out[2]),
        .I4(out[1]),
        .O(\int_data[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \int_data[9]_i_1__0 
       (.I0(\data_count_reg[3]_2 ),
        .I1(\lfsr_q[14]_i_1__2_n_0 ),
        .I2(out[1]),
        .I3(out[2]),
        .I4(out[0]),
        .I5(\int_data[9]_i_2__0_n_0 ),
        .O(lpdt_data[1]));
  LUT5 #(
    .INIT(32'h00008A00)) 
    \int_data[9]_i_2__0 
       (.I0(\lfsr_q[6]_i_1__2_n_0 ),
        .I1(\cs_bytes_sent_reg[1] ),
        .I2(\cs_bytes_sent_reg[0] ),
        .I3(out[2]),
        .I4(out[1]),
        .O(\int_data[9]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h000011B1FFFF1BBB)) 
    \lfsr_q[0]_i_1__2 
       (.I0(crc_valid_data[2]),
        .I1(\lfsr_q[0]_i_2__2_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(\lfsr_q[0]_i_3__2_n_0 ),
        .I4(crc_valid_data[3]),
        .I5(\lfsr_q[0]_i_4__2_n_0 ),
        .O(\lfsr_q[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6F6030306F603F3F)) 
    \lfsr_q[0]_i_2__2 
       (.I0(\lfsr_q[0]_i_5__2_n_0 ),
        .I1(\lfsr_q[5]_i_7__2_n_0 ),
        .I2(crc_valid_data[0]),
        .I3(\lfsr_q[0]_i_4__2_n_0 ),
        .I4(crc_valid_data[1]),
        .I5(\lfsr_q_reg_n_0_[0] ),
        .O(\lfsr_q[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[0]_i_3__2 
       (.I0(\lfsr_q_reg_n_0_[0] ),
        .I1(p_0_in),
        .I2(p_1_in7_in),
        .I3(p_5_in18_in),
        .I4(p_5_in),
        .I5(p_4_in),
        .O(\lfsr_q[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[0]_i_4__2 
       (.I0(p_3_in),
        .I1(p_2_in),
        .I2(p_5_in),
        .I3(p_4_in),
        .I4(p_1_in7_in),
        .I5(p_0_in),
        .O(\lfsr_q[0]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \lfsr_q[0]_i_5__2 
       (.I0(p_4_in),
        .I1(p_0_in),
        .I2(\lfsr_q_reg_n_0_[0] ),
        .O(\lfsr_q[0]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[10]_i_10__2 
       (.I0(p_5_in18_in),
        .I1(p_2_in25_in),
        .I2(p_0_in8_in),
        .I3(p_3_in),
        .I4(p_5_in10_in),
        .O(\lfsr_q[10]_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[10]_i_11__2 
       (.I0(p_0_in43_in),
        .I1(p_5_in10_in),
        .O(\lfsr_q[10]_i_11__2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[10]_i_12__2 
       (.I0(\lfsr_q[10]_i_8__0_n_0 ),
        .I1(\lfsr_q[14]_i_10__2_n_0 ),
        .I2(\lfsr_q_reg_n_0_[0] ),
        .I3(\lfsr_q[15]_i_11__2_n_0 ),
        .I4(p_2_in25_in),
        .I5(\lfsr_q[10]_i_13__2_n_0 ),
        .O(\lfsr_q[10]_i_12__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[10]_i_13__2 
       (.I0(p_5_in18_in),
        .I1(p_5_in10_in),
        .O(\lfsr_q[10]_i_13__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDDFD0000)) 
    \lfsr_q[10]_i_1__2 
       (.I0(\lfsr_q[10]_i_2__0_n_0 ),
        .I1(\lfsr_q[10]_i_3__2_n_0 ),
        .I2(\lfsr_q[10]_i_4__2_n_0 ),
        .I3(\lfsr_q[10]_i_5__2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_1 ),
        .I5(\lfsr_q[10]_i_6__0_n_0 ),
        .O(\lfsr_q[10]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hEFFFFFEF)) 
    \lfsr_q[10]_i_2__0 
       (.I0(\FSM_sequential_state_reg[1] ),
        .I1(out[2]),
        .I2(\data_count_reg[3]_1 ),
        .I3(\lfsr_q[10]_i_8__0_n_0 ),
        .I4(\lfsr_q[10]_i_9__2_n_0 ),
        .O(\lfsr_q[10]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \lfsr_q[10]_i_3__2 
       (.I0(p_3_in),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .O(\lfsr_q[10]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \lfsr_q[10]_i_4__2 
       (.I0(\lfsr_q[10]_i_10__2_n_0 ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(\data_count_reg[3]_2 ),
        .O(\lfsr_q[10]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \lfsr_q[10]_i_5__2 
       (.I0(\lfsr_q[10]_i_11__2_n_0 ),
        .I1(\data_count_reg[3] ),
        .I2(\data_count_reg[3]_1 ),
        .I3(out[2]),
        .I4(\FSM_sequential_state_reg[1] ),
        .O(\lfsr_q[10]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \lfsr_q[10]_i_6__0 
       (.I0(\FSM_sequential_state_reg[1] ),
        .I1(out[2]),
        .I2(\data_count_reg[3]_1 ),
        .I3(\lfsr_q[10]_i_12__2_n_0 ),
        .O(\lfsr_q[10]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \lfsr_q[10]_i_8__0 
       (.I0(p_2_in17_in),
        .I1(p_0_in8_in),
        .I2(p_2_in),
        .O(\lfsr_q[10]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[10]_i_9__2 
       (.I0(p_5_in18_in),
        .I1(p_5_in10_in),
        .I2(p_0_in68_in),
        .I3(p_0_in43_in),
        .I4(p_3_in),
        .I5(p_2_in25_in),
        .O(\lfsr_q[10]_i_9__2_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \lfsr_q[11]_i_10__2 
       (.I0(p_2_in),
        .I1(p_2_in9_in),
        .I2(p_5_in26_in),
        .I3(p_2_in25_in),
        .I4(p_3_in),
        .O(\lfsr_q[11]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF20000)) 
    \lfsr_q[11]_i_1__2 
       (.I0(\lfsr_q[11]_i_2__0_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_3 ),
        .I2(\lfsr_q[11]_i_3__2_n_0 ),
        .I3(\lfsr_q[11]_i_4__2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_1 ),
        .I5(\lfsr_q[11]_i_5__2_n_0 ),
        .O(\lfsr_q[11]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF900000009)) 
    \lfsr_q[11]_i_2__0 
       (.I0(\lfsr_q[14]_i_7__2_n_0 ),
        .I1(\lfsr_q[11]_i_6__2_n_0 ),
        .I2(\data_count_reg[3]_2 ),
        .I3(out[2]),
        .I4(\FSM_sequential_state_reg[1] ),
        .I5(\lfsr_q[11]_i_7__2_n_0 ),
        .O(\lfsr_q[11]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \lfsr_q[11]_i_3__2 
       (.I0(\data_count_reg[3]_1 ),
        .I1(out[2]),
        .I2(\FSM_sequential_state_reg[1] ),
        .I3(\lfsr_q[11]_i_8__2_n_0 ),
        .O(\lfsr_q[11]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \lfsr_q[11]_i_4__2 
       (.I0(p_4_in),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .O(\lfsr_q[11]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \lfsr_q[11]_i_5__2 
       (.I0(\FSM_sequential_state_reg[1] ),
        .I1(out[2]),
        .I2(\data_count_reg[3]_1 ),
        .I3(\lfsr_q[11]_i_9__2_n_0 ),
        .O(\lfsr_q[11]_i_5__2_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \lfsr_q[11]_i_6__2 
       (.I0(p_5_in18_in),
        .I1(p_4_in),
        .I2(p_5_in26_in),
        .O(\lfsr_q[11]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[11]_i_7__2 
       (.I0(p_5_in18_in),
        .I1(p_1_in7_in),
        .O(\lfsr_q[11]_i_7__2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[11]_i_8__2 
       (.I0(\lfsr_q[11]_i_10__2_n_0 ),
        .I1(p_1_in7_in),
        .I2(p_0_in43_in),
        .I3(p_5_in18_in),
        .I4(p_4_in),
        .O(\lfsr_q[11]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[11]_i_9__2 
       (.I0(\lfsr_q[11]_i_10__2_n_0 ),
        .I1(p_1_in7_in),
        .I2(p_0_in43_in),
        .I3(p_0_in68_in),
        .I4(p_5_in18_in),
        .I5(p_5_in),
        .O(\lfsr_q[11]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBABABBBAA)) 
    \lfsr_q[12]_i_1__2 
       (.I0(\lfsr_q[12]_i_2__2_n_0 ),
        .I1(\lfsr_q[12]_i_3__2_n_0 ),
        .I2(\lfsr_q[12]_i_4__2_n_0 ),
        .I3(\lfsr_q[12]_i_5__2_n_0 ),
        .I4(crc_valid_data[1]),
        .I5(\FSM_sequential_state_reg[1]_3 ),
        .O(\lfsr_q[12]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h82282882)) 
    \lfsr_q[12]_i_2__2 
       (.I0(\FSM_sequential_state_reg[2] ),
        .I1(\lfsr_q[12]_i_7__2_n_0 ),
        .I2(p_5_in),
        .I3(\lfsr_q_reg_n_0_[0] ),
        .I4(p_5_in26_in),
        .O(\lfsr_q[12]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4FFFFFFFFF)) 
    \lfsr_q[12]_i_3__2 
       (.I0(\lfsr_q[4]_i_4__2_n_0 ),
        .I1(crc_valid_data[2]),
        .I2(crc_valid_data[0]),
        .I3(crc_valid_data[1]),
        .I4(p_5_in),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\lfsr_q[12]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \lfsr_q[12]_i_4__2 
       (.I0(p_2_in17_in),
        .I1(p_5_in26_in),
        .I2(\lfsr_q_reg_n_0_[0] ),
        .I3(p_0_in),
        .I4(p_2_in9_in),
        .O(\lfsr_q[12]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[12]_i_5__2 
       (.I0(p_5_in),
        .I1(p_2_in17_in),
        .I2(p_0_in),
        .I3(p_5_in26_in),
        .O(\lfsr_q[12]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \lfsr_q[12]_i_7__2 
       (.I0(p_5_in10_in),
        .I1(p_2_in17_in),
        .I2(p_2_in),
        .I3(p_0_in43_in),
        .I4(p_2_in9_in),
        .O(\lfsr_q[12]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[13]_i_10__2 
       (.I0(p_0_in68_in),
        .I1(\lfsr_q_reg_n_0_[0] ),
        .O(\lfsr_q[13]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFCDFD0000)) 
    \lfsr_q[13]_i_1__2 
       (.I0(\lfsr_q[13]_i_2__2_n_0 ),
        .I1(\lfsr_q[13]_i_3__2_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(\lfsr_q[13]_i_5__2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_1 ),
        .I5(\lfsr_q[13]_i_6__2_n_0 ),
        .O(\lfsr_q[13]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF9FFF0FFF9FFFF)) 
    \lfsr_q[13]_i_2__2 
       (.I0(\lfsr_q[13]_i_7__2_n_0 ),
        .I1(p_5_in10_in),
        .I2(\FSM_sequential_state_reg[1] ),
        .I3(out[2]),
        .I4(\data_count_reg[3]_2 ),
        .I5(\lfsr_q[13]_i_8__0_n_0 ),
        .O(\lfsr_q[13]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \lfsr_q[13]_i_3__2 
       (.I0(p_5_in10_in),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .O(\lfsr_q[13]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[13]_i_5__2 
       (.I0(p_5_in26_in),
        .I1(p_4_in),
        .I2(p_2_in25_in),
        .I3(p_0_in68_in),
        .I4(\lfsr_q_reg_n_0_[0] ),
        .I5(p_2_in17_in),
        .O(\lfsr_q[13]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \lfsr_q[13]_i_6__2 
       (.I0(\FSM_sequential_state_reg[1] ),
        .I1(out[2]),
        .I2(\data_count_reg[3]_1 ),
        .I3(\lfsr_q[13]_i_9__2_n_0 ),
        .O(\lfsr_q[13]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[13]_i_7__2 
       (.I0(p_2_in25_in),
        .I1(p_0_in8_in),
        .O(\lfsr_q[13]_i_7__2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[13]_i_8__0 
       (.I0(p_0_in8_in),
        .I1(p_0_in68_in),
        .I2(p_2_in17_in),
        .I3(p_2_in25_in),
        .O(\lfsr_q[13]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[13]_i_9__2 
       (.I0(p_2_in9_in),
        .I1(p_2_in17_in),
        .I2(p_1_in7_in),
        .I3(p_5_in18_in),
        .I4(\lfsr_q[13]_i_10__2_n_0 ),
        .I5(\lfsr_q[6]_i_6__2_n_0 ),
        .O(\lfsr_q[13]_i_9__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[14]_i_10__2 
       (.I0(p_0_in68_in),
        .I1(p_0_in43_in),
        .O(\lfsr_q[14]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF10000)) 
    \lfsr_q[14]_i_1__2 
       (.I0(\lfsr_q[14]_i_2__2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_3 ),
        .I2(\lfsr_q[14]_i_3__2_n_0 ),
        .I3(\lfsr_q[14]_i_4__2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_1 ),
        .I5(\lfsr_q[14]_i_5__2_n_0 ),
        .O(\lfsr_q[14]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE00020002FFFE)) 
    \lfsr_q[14]_i_2__2 
       (.I0(\lfsr_q[14]_i_6__2_n_0 ),
        .I1(\data_count_reg[3]_2 ),
        .I2(out[2]),
        .I3(\FSM_sequential_state_reg[1] ),
        .I4(p_5_in18_in),
        .I5(\lfsr_q[14]_i_7__2_n_0 ),
        .O(\lfsr_q[14]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \lfsr_q[14]_i_3__2 
       (.I0(p_5_in18_in),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .O(\lfsr_q[14]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \lfsr_q[14]_i_4__2 
       (.I0(\data_count_reg[3]_1 ),
        .I1(out[2]),
        .I2(\FSM_sequential_state_reg[1] ),
        .I3(\lfsr_q[14]_i_8__2_n_0 ),
        .O(\lfsr_q[14]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \lfsr_q[14]_i_5__2 
       (.I0(\FSM_sequential_state_reg[1] ),
        .I1(out[2]),
        .I2(\data_count_reg[3]_1 ),
        .I3(\lfsr_q[14]_i_9__2_n_0 ),
        .O(\lfsr_q[14]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \lfsr_q[14]_i_6__2 
       (.I0(p_2_in25_in),
        .I1(p_2_in),
        .I2(p_0_in43_in),
        .I3(p_3_in),
        .O(\lfsr_q[14]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[14]_i_7__2 
       (.I0(p_3_in),
        .I1(p_2_in),
        .O(\lfsr_q[14]_i_7__2_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \lfsr_q[14]_i_8__2 
       (.I0(p_3_in),
        .I1(p_0_in68_in),
        .I2(p_0_in43_in),
        .I3(p_2_in25_in),
        .I4(p_5_in),
        .O(\lfsr_q[14]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[14]_i_9__2 
       (.I0(p_2_in25_in),
        .I1(p_2_in17_in),
        .I2(p_5_in26_in),
        .I3(\lfsr_q[7]_i_7__2_n_0 ),
        .I4(\lfsr_q[14]_i_10__2_n_0 ),
        .I5(p_0_in),
        .O(\lfsr_q[14]_i_9__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[15]_i_11__2 
       (.I0(p_5_in26_in),
        .I1(p_4_in),
        .O(\lfsr_q[15]_i_11__2_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \lfsr_q[15]_i_12__2 
       (.I0(p_4_in),
        .I1(p_3_in),
        .I2(p_1_in7_in),
        .I3(p_0_in43_in),
        .I4(p_5_in10_in),
        .O(\lfsr_q[15]_i_12__2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[15]_i_13__2 
       (.I0(p_3_in),
        .I1(p_2_in25_in),
        .I2(p_0_in8_in),
        .I3(p_1_in7_in),
        .I4(p_0_in43_in),
        .I5(\lfsr_q[15]_i_11__2_n_0 ),
        .O(\lfsr_q[15]_i_13__2_n_0 ));
  LUT4 #(
    .INIT(16'h88A2)) 
    \lfsr_q[15]_i_1__2 
       (.I0(ls_word_ce),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .O(lfsr_q));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF10000)) 
    \lfsr_q[15]_i_2__2 
       (.I0(\lfsr_q[15]_i_3__2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_3 ),
        .I2(\lfsr_q[15]_i_5__2_n_0 ),
        .I3(\lfsr_q[15]_i_6__2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_1 ),
        .I5(\lfsr_q[15]_i_8__2_n_0 ),
        .O(p_0_in0));
  LUT6 #(
    .INIT(64'hFFFE00020002FFFE)) 
    \lfsr_q[15]_i_3__2 
       (.I0(\lfsr_q[15]_i_9__2_n_0 ),
        .I1(\data_count_reg[3]_2 ),
        .I2(out[2]),
        .I3(\FSM_sequential_state_reg[1] ),
        .I4(p_2_in9_in),
        .I5(\lfsr_q[15]_i_11__2_n_0 ),
        .O(\lfsr_q[15]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \lfsr_q[15]_i_5__2 
       (.I0(p_5_in26_in),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .O(\lfsr_q[15]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \lfsr_q[15]_i_6__2 
       (.I0(\data_count_reg[3]_1 ),
        .I1(out[2]),
        .I2(\FSM_sequential_state_reg[1] ),
        .I3(\lfsr_q[15]_i_12__2_n_0 ),
        .O(\lfsr_q[15]_i_6__2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \lfsr_q[15]_i_8__2 
       (.I0(\FSM_sequential_state_reg[1] ),
        .I1(out[2]),
        .I2(\data_count_reg[3]_1 ),
        .I3(\lfsr_q[15]_i_13__2_n_0 ),
        .O(\lfsr_q[15]_i_8__2_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \lfsr_q[15]_i_9__2 
       (.I0(p_3_in),
        .I1(p_1_in7_in),
        .I2(p_2_in9_in),
        .I3(p_4_in),
        .O(\lfsr_q[15]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'h000011B1FFFF1BBB)) 
    \lfsr_q[1]_i_1__2 
       (.I0(crc_valid_data[2]),
        .I1(\lfsr_q[1]_i_2__2_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(\lfsr_q[1]_i_3__2_n_0 ),
        .I4(crc_valid_data[3]),
        .I5(\lfsr_q[1]_i_4__2_n_0 ),
        .O(\lfsr_q[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA03030AFA03F3F)) 
    \lfsr_q[1]_i_2__2 
       (.I0(\lfsr_q[1]_i_5__2_n_0 ),
        .I1(\lfsr_q[6]_i_6__2_n_0 ),
        .I2(crc_valid_data[0]),
        .I3(\lfsr_q[1]_i_4__2_n_0 ),
        .I4(crc_valid_data[1]),
        .I5(p_0_in68_in),
        .O(\lfsr_q[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[1]_i_3__2 
       (.I0(p_5_in),
        .I1(p_5_in10_in),
        .I2(p_0_in8_in),
        .I3(p_0_in68_in),
        .I4(p_0_in),
        .I5(p_5_in26_in),
        .O(\lfsr_q[1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[1]_i_4__2 
       (.I0(p_5_in10_in),
        .I1(p_5_in),
        .I2(p_0_in),
        .I3(p_0_in8_in),
        .I4(p_4_in),
        .I5(p_2_in9_in),
        .O(\lfsr_q[1]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \lfsr_q[1]_i_5__2 
       (.I0(p_0_in8_in),
        .I1(p_0_in68_in),
        .I2(p_2_in25_in),
        .I3(p_5_in10_in),
        .I4(p_5_in),
        .O(\lfsr_q[1]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h00001B11FFFF1BBB)) 
    \lfsr_q[2]_i_1__2 
       (.I0(crc_valid_data[2]),
        .I1(\lfsr_q[2]_i_2__0_n_0 ),
        .I2(\lfsr_q[2]_i_3__2_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_0 ),
        .I4(crc_valid_data[3]),
        .I5(\lfsr_q[2]_i_4__2_n_0 ),
        .O(\lfsr_q[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA03030AFA03F3F)) 
    \lfsr_q[2]_i_2__0 
       (.I0(\lfsr_q[2]_i_5__2_n_0 ),
        .I1(\lfsr_q[7]_i_7__2_n_0 ),
        .I2(crc_valid_data[0]),
        .I3(\lfsr_q[2]_i_4__2_n_0 ),
        .I4(crc_valid_data[1]),
        .I5(p_0_in43_in),
        .O(\lfsr_q[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \lfsr_q[2]_i_3__2 
       (.I0(p_0_in8_in),
        .I1(p_2_in),
        .I2(p_5_in18_in),
        .I3(p_5_in10_in),
        .I4(p_0_in43_in),
        .O(\lfsr_q[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[2]_i_4__2 
       (.I0(p_5_in18_in),
        .I1(p_5_in10_in),
        .I2(p_2_in),
        .I3(p_0_in8_in),
        .I4(p_2_in17_in),
        .I5(p_5_in),
        .O(\lfsr_q[2]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \lfsr_q[2]_i_5__2 
       (.I0(p_5_in18_in),
        .I1(p_3_in),
        .I2(p_5_in10_in),
        .I3(p_2_in),
        .I4(p_0_in43_in),
        .O(\lfsr_q[2]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h0101F1FB0B01FBFB)) 
    \lfsr_q[3]_i_1__2 
       (.I0(crc_valid_data[2]),
        .I1(\lfsr_q[3]_i_3__2_n_0 ),
        .I2(crc_valid_data[3]),
        .I3(\FSM_sequential_state_reg[1]_0 ),
        .I4(\lfsr_q[3]_i_6__1_n_0 ),
        .I5(\lfsr_q[3]_i_7__1_n_0 ),
        .O(\lfsr_q[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA03030AFA03F3F)) 
    \lfsr_q[3]_i_3__2 
       (.I0(\lfsr_q[3]_i_8__1_n_0 ),
        .I1(\lfsr_q[15]_i_11__2_n_0 ),
        .I2(crc_valid_data[0]),
        .I3(\lfsr_q[3]_i_6__1_n_0 ),
        .I4(crc_valid_data[1]),
        .I5(p_1_in7_in),
        .O(\lfsr_q[3]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[3]_i_6__1 
       (.I0(p_2_in),
        .I1(p_2_in9_in),
        .I2(p_5_in26_in),
        .I3(p_2_in25_in),
        .I4(p_5_in10_in),
        .I5(p_5_in18_in),
        .O(\lfsr_q[3]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \lfsr_q[3]_i_7__1 
       (.I0(p_2_in),
        .I1(p_2_in9_in),
        .I2(p_5_in26_in),
        .I3(p_1_in7_in),
        .I4(p_5_in18_in),
        .O(\lfsr_q[3]_i_7__1_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \lfsr_q[3]_i_8__1 
       (.I0(p_2_in9_in),
        .I1(p_1_in7_in),
        .I2(p_5_in26_in),
        .I3(p_4_in),
        .I4(p_5_in18_in),
        .O(\lfsr_q[3]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF200F200F200)) 
    \lfsr_q[4]_i_1__2 
       (.I0(\FSM_sequential_state_reg[1]_2 ),
        .I1(\lfsr_q[12]_i_4__2_n_0 ),
        .I2(\lfsr_q[4]_i_2__0_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_1 ),
        .I4(\FSM_sequential_state_reg[2] ),
        .I5(\lfsr_q[4]_i_4__2_n_0 ),
        .O(\lfsr_q[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h444450FF44445050)) 
    \lfsr_q[4]_i_2__0 
       (.I0(\FSM_sequential_state_reg[1]_3 ),
        .I1(\lfsr_q[12]_i_5__2_n_0 ),
        .I2(p_5_in),
        .I3(crc_valid_data[0]),
        .I4(crc_valid_data[1]),
        .I5(p_0_in),
        .O(\lfsr_q[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[4]_i_4__2 
       (.I0(p_2_in9_in),
        .I1(p_2_in17_in),
        .I2(p_5_in26_in),
        .I3(\lfsr_q_reg_n_0_[0] ),
        .I4(p_3_in),
        .I5(p_5_in18_in),
        .O(\lfsr_q[4]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[5]_i_10__2 
       (.I0(p_0_in),
        .I1(p_1_in7_in),
        .I2(\lfsr_q_reg_n_0_[0] ),
        .I3(p_0_in68_in),
        .O(\lfsr_q[5]_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[5]_i_11__2 
       (.I0(p_2_in25_in),
        .I1(p_5_in),
        .O(\lfsr_q[5]_i_11__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF10000)) 
    \lfsr_q[5]_i_1__2 
       (.I0(\lfsr_q[5]_i_2__2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_3 ),
        .I2(\lfsr_q[5]_i_3__2_n_0 ),
        .I3(\lfsr_q[5]_i_4__2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_1 ),
        .I5(\lfsr_q[5]_i_5__0_n_0 ),
        .O(\lfsr_q[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE00020002FFFE)) 
    \lfsr_q[5]_i_2__2 
       (.I0(\lfsr_q[5]_i_6__2_n_0 ),
        .I1(\data_count_reg[3]_2 ),
        .I2(out[2]),
        .I3(\FSM_sequential_state_reg[1] ),
        .I4(p_5_in10_in),
        .I5(\lfsr_q[5]_i_7__2_n_0 ),
        .O(\lfsr_q[5]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \lfsr_q[5]_i_3__2 
       (.I0(\data_count_reg[3]_1 ),
        .I1(out[2]),
        .I2(\FSM_sequential_state_reg[1] ),
        .I3(\lfsr_q[5]_i_8__2_n_0 ),
        .O(\lfsr_q[5]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \lfsr_q[5]_i_4__2 
       (.I0(p_0_in8_in),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .O(\lfsr_q[5]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \lfsr_q[5]_i_5__0 
       (.I0(\FSM_sequential_state_reg[1] ),
        .I1(out[2]),
        .I2(\data_count_reg[3]_1 ),
        .I3(\lfsr_q[5]_i_9__2_n_0 ),
        .O(\lfsr_q[5]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[5]_i_6__2 
       (.I0(p_2_in25_in),
        .I1(p_5_in),
        .I2(p_0_in8_in),
        .I3(p_2_in17_in),
        .I4(p_5_in10_in),
        .I5(\lfsr_q[0]_i_5__2_n_0 ),
        .O(\lfsr_q[5]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[5]_i_7__2 
       (.I0(p_2_in17_in),
        .I1(p_5_in),
        .O(\lfsr_q[5]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[5]_i_8__2 
       (.I0(p_2_in25_in),
        .I1(p_5_in18_in),
        .I2(\lfsr_q[5]_i_7__2_n_0 ),
        .I3(p_0_in8_in),
        .I4(p_4_in),
        .I5(\lfsr_q[5]_i_10__2_n_0 ),
        .O(\lfsr_q[5]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[5]_i_9__2 
       (.I0(p_3_in),
        .I1(p_2_in),
        .I2(\lfsr_q[5]_i_11__2_n_0 ),
        .I3(p_2_in17_in),
        .I4(p_5_in26_in),
        .I5(\lfsr_q[5]_i_10__2_n_0 ),
        .O(\lfsr_q[5]_i_9__2_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[6]_i_10__2 
       (.I0(p_2_in25_in),
        .I1(p_3_in),
        .I2(p_0_in43_in),
        .I3(p_0_in68_in),
        .O(\lfsr_q[6]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF010000)) 
    \lfsr_q[6]_i_1__2 
       (.I0(\FSM_sequential_state_reg[1]_2 ),
        .I1(\lfsr_q[6]_i_2__0_n_0 ),
        .I2(\lfsr_q[6]_i_3__2_n_0 ),
        .I3(\lfsr_q[6]_i_4__2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_1 ),
        .I5(\lfsr_q[6]_i_5__2_n_0 ),
        .O(\lfsr_q[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0F0F0F9900)) 
    \lfsr_q[6]_i_2__0 
       (.I0(p_5_in18_in),
        .I1(\lfsr_q[6]_i_6__2_n_0 ),
        .I2(p_2_in),
        .I3(\data_count_reg[3]_2 ),
        .I4(out[2]),
        .I5(\FSM_sequential_state_reg[1] ),
        .O(\lfsr_q[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000008)) 
    \lfsr_q[6]_i_3__2 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(\data_count_reg[3]_2 ),
        .I4(\lfsr_q[6]_i_7__2_n_0 ),
        .I5(p_5_in10_in),
        .O(\lfsr_q[6]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'h00101000)) 
    \lfsr_q[6]_i_4__2 
       (.I0(\FSM_sequential_state_reg[1] ),
        .I1(out[2]),
        .I2(\data_count_reg[3]_1 ),
        .I3(\lfsr_q[6]_i_8__0_n_0 ),
        .I4(\lfsr_q[6]_i_6__2_n_0 ),
        .O(\lfsr_q[6]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \lfsr_q[6]_i_5__2 
       (.I0(\FSM_sequential_state_reg[1] ),
        .I1(out[2]),
        .I2(\data_count_reg[3]_1 ),
        .I3(\lfsr_q[6]_i_9__2_n_0 ),
        .O(\lfsr_q[6]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[6]_i_6__2 
       (.I0(p_2_in25_in),
        .I1(p_5_in10_in),
        .O(\lfsr_q[6]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[6]_i_7__2 
       (.I0(p_2_in),
        .I1(p_5_in),
        .I2(p_0_in68_in),
        .I3(p_0_in8_in),
        .I4(\lfsr_q[7]_i_7__2_n_0 ),
        .I5(p_2_in25_in),
        .O(\lfsr_q[6]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[6]_i_8__0 
       (.I0(\lfsr_q[14]_i_10__2_n_0 ),
        .I1(p_0_in),
        .I2(p_0_in8_in),
        .I3(p_5_in26_in),
        .I4(p_5_in),
        .I5(\lfsr_q[14]_i_7__2_n_0 ),
        .O(\lfsr_q[6]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[6]_i_9__2 
       (.I0(p_5_in10_in),
        .I1(\lfsr_q[6]_i_10__2_n_0 ),
        .I2(p_2_in9_in),
        .I3(p_4_in),
        .I4(p_0_in8_in),
        .I5(p_0_in),
        .O(\lfsr_q[6]_i_9__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[7]_i_10__0 
       (.I0(p_2_in),
        .I1(p_0_in43_in),
        .O(\lfsr_q[7]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[7]_i_11__2 
       (.I0(p_0_in43_in),
        .I1(p_1_in7_in),
        .I2(p_3_in),
        .I3(p_4_in),
        .I4(p_2_in),
        .I5(p_0_in8_in),
        .O(\lfsr_q[7]_i_11__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF10000)) 
    \lfsr_q[7]_i_1__2 
       (.I0(\lfsr_q[7]_i_2__2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_3 ),
        .I2(\lfsr_q[7]_i_3__2_n_0 ),
        .I3(\lfsr_q[7]_i_4__2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_1 ),
        .I5(\lfsr_q[7]_i_5__2_n_0 ),
        .O(\lfsr_q[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE00020002FFFE)) 
    \lfsr_q[7]_i_2__2 
       (.I0(\lfsr_q[7]_i_6__2_n_0 ),
        .I1(\data_count_reg[3]_2 ),
        .I2(out[2]),
        .I3(\FSM_sequential_state_reg[1] ),
        .I4(p_5_in26_in),
        .I5(\lfsr_q[7]_i_7__2_n_0 ),
        .O(\lfsr_q[7]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \lfsr_q[7]_i_3__2 
       (.I0(p_2_in9_in),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .O(\lfsr_q[7]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \lfsr_q[7]_i_4__2 
       (.I0(\data_count_reg[3]_1 ),
        .I1(out[2]),
        .I2(\FSM_sequential_state_reg[1] ),
        .I3(\lfsr_q[7]_i_8__2_n_0 ),
        .O(\lfsr_q[7]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \lfsr_q[7]_i_5__2 
       (.I0(\FSM_sequential_state_reg[1] ),
        .I1(out[2]),
        .I2(\data_count_reg[3]_1 ),
        .I3(\lfsr_q[7]_i_9__2_n_0 ),
        .O(\lfsr_q[7]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[7]_i_6__2 
       (.I0(p_2_in9_in),
        .I1(p_5_in26_in),
        .I2(\lfsr_q[7]_i_10__0_n_0 ),
        .I3(\lfsr_q[10]_i_13__2_n_0 ),
        .I4(p_4_in),
        .I5(p_3_in),
        .O(\lfsr_q[7]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[7]_i_7__2 
       (.I0(p_3_in),
        .I1(p_5_in18_in),
        .O(\lfsr_q[7]_i_7__2_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \lfsr_q[7]_i_8__2 
       (.I0(\lfsr_q[7]_i_11__2_n_0 ),
        .I1(p_5_in18_in),
        .I2(p_5_in10_in),
        .I3(p_2_in9_in),
        .O(\lfsr_q[7]_i_8__2_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \lfsr_q[7]_i_9__2 
       (.I0(\lfsr_q[7]_i_11__2_n_0 ),
        .I1(p_2_in17_in),
        .I2(p_5_in),
        .I3(p_5_in18_in),
        .O(\lfsr_q[7]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF10000)) 
    \lfsr_q[8]_i_1__2 
       (.I0(\lfsr_q[8]_i_2__2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_3 ),
        .I2(\lfsr_q[8]_i_3__2_n_0 ),
        .I3(\lfsr_q[8]_i_4__2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_1 ),
        .I5(\lfsr_q[8]_i_5__2_n_0 ),
        .O(\lfsr_q[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE00020002FFFE)) 
    \lfsr_q[8]_i_2__2 
       (.I0(\lfsr_q[8]_i_6__2_n_0 ),
        .I1(\data_count_reg[3]_2 ),
        .I2(out[2]),
        .I3(\FSM_sequential_state_reg[1] ),
        .I4(\lfsr_q_reg_n_0_[0] ),
        .I5(\lfsr_q[15]_i_11__2_n_0 ),
        .O(\lfsr_q[8]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \lfsr_q[8]_i_3__2 
       (.I0(p_2_in17_in),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .O(\lfsr_q[8]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000060)) 
    \lfsr_q[8]_i_4__2 
       (.I0(\lfsr_q[8]_i_7__2_n_0 ),
        .I1(\lfsr_q[8]_i_8__2_n_0 ),
        .I2(\data_count_reg[3]_1 ),
        .I3(out[2]),
        .I4(\FSM_sequential_state_reg[1] ),
        .O(\lfsr_q[8]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \lfsr_q[8]_i_5__2 
       (.I0(\FSM_sequential_state_reg[1] ),
        .I1(out[2]),
        .I2(\data_count_reg[3]_1 ),
        .I3(\lfsr_q[8]_i_9__2_n_0 ),
        .O(\lfsr_q[8]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[8]_i_6__2 
       (.I0(p_2_in9_in),
        .I1(p_1_in7_in),
        .I2(p_5_in18_in),
        .I3(p_4_in),
        .I4(p_5_in26_in),
        .I5(\lfsr_q[5]_i_7__2_n_0 ),
        .O(\lfsr_q[8]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \lfsr_q[8]_i_7__2 
       (.I0(\lfsr_q_reg_n_0_[0] ),
        .I1(p_0_in),
        .I2(p_1_in7_in),
        .I3(p_2_in9_in),
        .I4(p_2_in),
        .O(\lfsr_q[8]_i_7__2_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \lfsr_q[8]_i_8__2 
       (.I0(p_5_in),
        .I1(p_2_in17_in),
        .I2(p_5_in26_in),
        .I3(p_4_in),
        .I4(p_5_in18_in),
        .O(\lfsr_q[8]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[8]_i_9__2 
       (.I0(p_2_in25_in),
        .I1(p_5_in10_in),
        .I2(p_5_in),
        .I3(\lfsr_q[8]_i_7__2_n_0 ),
        .I4(p_5_in26_in),
        .I5(p_4_in),
        .O(\lfsr_q[8]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF570000)) 
    \lfsr_q[9]_i_1__2 
       (.I0(\lfsr_q[9]_i_2__2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_3 ),
        .I2(\lfsr_q[9]_i_3__2_n_0 ),
        .I3(\lfsr_q[9]_i_4__2_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_1 ),
        .I5(\lfsr_q[9]_i_5__2_n_0 ),
        .O(\lfsr_q[9]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFDFF)) 
    \lfsr_q[9]_i_2__2 
       (.I0(\data_count_reg[3]_1 ),
        .I1(out[2]),
        .I2(\FSM_sequential_state_reg[1] ),
        .I3(\lfsr_q[9]_i_6__2_n_0 ),
        .O(\lfsr_q[9]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFE00020002FFFE)) 
    \lfsr_q[9]_i_3__2 
       (.I0(\lfsr_q[9]_i_7__2_n_0 ),
        .I1(\data_count_reg[3]_2 ),
        .I2(out[2]),
        .I3(\FSM_sequential_state_reg[1] ),
        .I4(p_0_in68_in),
        .I5(p_5_in),
        .O(\lfsr_q[9]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \lfsr_q[9]_i_4__2 
       (.I0(p_2_in25_in),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .O(\lfsr_q[9]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \lfsr_q[9]_i_5__2 
       (.I0(\FSM_sequential_state_reg[1] ),
        .I1(out[2]),
        .I2(\data_count_reg[3]_1 ),
        .I3(\lfsr_q[9]_i_8__2_n_0 ),
        .O(\lfsr_q[9]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \lfsr_q[9]_i_6__2 
       (.I0(\lfsr_q[9]_i_9__2_n_0 ),
        .I1(p_5_in26_in),
        .I2(p_5_in),
        .I3(p_2_in25_in),
        .I4(p_5_in10_in),
        .O(\lfsr_q[9]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[9]_i_7__2 
       (.I0(p_2_in25_in),
        .I1(p_5_in),
        .I2(p_5_in26_in),
        .I3(p_2_in17_in),
        .I4(p_0_in),
        .I5(p_5_in10_in),
        .O(\lfsr_q[9]_i_7__2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[9]_i_8__2 
       (.I0(\lfsr_q[9]_i_9__2_n_0 ),
        .I1(p_3_in),
        .I2(p_5_in10_in),
        .I3(p_5_in18_in),
        .I4(p_5_in),
        .O(\lfsr_q[9]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[9]_i_9__2 
       (.I0(p_2_in9_in),
        .I1(p_2_in17_in),
        .I2(p_0_in68_in),
        .I3(p_0_in8_in),
        .I4(p_0_in),
        .I5(\lfsr_q_reg_n_0_[0] ),
        .O(\lfsr_q[9]_i_9__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[0] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\lfsr_q[0]_i_1__2_n_0 ),
        .Q(\lfsr_q_reg_n_0_[0] ),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[10] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\lfsr_q[10]_i_1__2_n_0 ),
        .Q(p_3_in),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[11] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\lfsr_q[11]_i_1__2_n_0 ),
        .Q(p_4_in),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[12] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\lfsr_q[12]_i_1__2_n_0 ),
        .Q(p_5_in),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[13] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\lfsr_q[13]_i_1__2_n_0 ),
        .Q(p_5_in10_in),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[14] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\lfsr_q[14]_i_1__2_n_0 ),
        .Q(p_5_in18_in),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[15] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(p_0_in0),
        .Q(p_5_in26_in),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[1] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\lfsr_q[1]_i_1__2_n_0 ),
        .Q(p_0_in68_in),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[2] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\lfsr_q[2]_i_1__2_n_0 ),
        .Q(p_0_in43_in),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[3] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\lfsr_q[3]_i_1__2_n_0 ),
        .Q(p_1_in7_in),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[4] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\lfsr_q[4]_i_1__2_n_0 ),
        .Q(p_0_in),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[5] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\lfsr_q[5]_i_1__2_n_0 ),
        .Q(p_0_in8_in),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[6] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\lfsr_q[6]_i_1__2_n_0 ),
        .Q(p_2_in),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[7] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\lfsr_q[7]_i_1__2_n_0 ),
        .Q(p_2_in9_in),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[8] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\lfsr_q[8]_i_1__2_n_0 ),
        .Q(p_2_in17_in),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[9] 
       (.C(ls_2xbit_clock),
        .CE(ls_word_ce),
        .D(\lfsr_q[9]_i_1__2_n_0 ),
        .Q(p_2_in25_in),
        .S(lfsr_q));
endmodule

(* ORIG_REF_NAME = "dsi_tx_payload_crc" *) 
module dsi_tx_payload_crc_17
   (\lfsr_q_reg[12]_0 ,
    Q,
    \lfsr_q_reg[11]_0 ,
    \int_data_reg[21] ,
    \lfsr_q_reg[10]_0 ,
    \lfsr_q_reg[9]_0 ,
    \lfsr_q_reg[4]_0 ,
    \lfsr_q_reg[3]_0 ,
    \lfsr_q_reg[3]_1 ,
    \lfsr_q_reg[12]_1 ,
    \int_data_reg[23] ,
    \lfsr_q_reg[8]_0 ,
    \int_data_reg[31] ,
    p_144_in,
    \lfsr_q_reg[7]_0 ,
    \int_data_reg[10] ,
    \lfsr_q_reg[5]_0 ,
    \lfsr_q_reg[12]_2 ,
    \lfsr_q_reg[15]_0 ,
    \lfsr_q_reg[8]_1 ,
    \lfsr_q_reg[7]_1 ,
    \lfsr_q_reg[6]_0 ,
    \lfsr_q_reg[5]_1 ,
    \lfsr_q_reg[0]_0 ,
    \lfsr_q_reg[5]_2 ,
    \lfsr_q_reg[1]_0 ,
    \lfsr_q_reg[6]_1 ,
    p_148_in,
    \lfsr_q_reg[7]_2 ,
    \int_data_reg[3] ,
    \lfsr_q_reg[13]_0 ,
    \lfsr_q_reg[14]_0 ,
    \lfsr_q_reg[15]_1 ,
    E,
    out,
    \FSM_sequential_state_reg[1] ,
    \FSM_sequential_state_reg[2] ,
    \FSM_sequential_state_reg[2]_0 ,
    p_7_in20_in,
    \cur_cmd_reg[19] ,
    p_7_in11_in,
    p_7_in,
    p_7_in28_in,
    p_6_in27_in,
    \FSM_sequential_state_reg[2]_1 ,
    p_10_in22_in,
    p_10_in,
    \FSM_sequential_state_reg[2]_2 ,
    \lfsr_q_reg[8]_2 ,
    p_10_in29_in,
    \lfsr_q_reg[6]_2 ,
    p_10_in13_in,
    p_1_in,
    p_18_in,
    p_44_in,
    p_10_in23_in,
    \lfsr_q_reg[7]_3 ,
    ls_2xbit_clock);
  output \lfsr_q_reg[12]_0 ;
  output [15:0]Q;
  output \lfsr_q_reg[11]_0 ;
  output \int_data_reg[21] ;
  output \lfsr_q_reg[10]_0 ;
  output \lfsr_q_reg[9]_0 ;
  output \lfsr_q_reg[4]_0 ;
  output \lfsr_q_reg[3]_0 ;
  output \lfsr_q_reg[3]_1 ;
  output \lfsr_q_reg[12]_1 ;
  output \int_data_reg[23] ;
  output \lfsr_q_reg[8]_0 ;
  output \int_data_reg[31] ;
  output p_144_in;
  output \lfsr_q_reg[7]_0 ;
  output \int_data_reg[10] ;
  output \lfsr_q_reg[5]_0 ;
  output \lfsr_q_reg[12]_2 ;
  output \lfsr_q_reg[15]_0 ;
  output \lfsr_q_reg[8]_1 ;
  output \lfsr_q_reg[7]_1 ;
  output \lfsr_q_reg[6]_0 ;
  output \lfsr_q_reg[5]_1 ;
  output \lfsr_q_reg[0]_0 ;
  output \lfsr_q_reg[5]_2 ;
  output \lfsr_q_reg[1]_0 ;
  output \lfsr_q_reg[6]_1 ;
  output p_148_in;
  output \lfsr_q_reg[7]_2 ;
  output \int_data_reg[3] ;
  output \lfsr_q_reg[13]_0 ;
  output \lfsr_q_reg[14]_0 ;
  output \lfsr_q_reg[15]_1 ;
  input [0:0]E;
  input [2:0]out;
  input \FSM_sequential_state_reg[1] ;
  input \FSM_sequential_state_reg[2] ;
  input \FSM_sequential_state_reg[2]_0 ;
  input p_7_in20_in;
  input \cur_cmd_reg[19] ;
  input p_7_in11_in;
  input p_7_in;
  input p_7_in28_in;
  input p_6_in27_in;
  input \FSM_sequential_state_reg[2]_1 ;
  input p_10_in22_in;
  input p_10_in;
  input \FSM_sequential_state_reg[2]_2 ;
  input \lfsr_q_reg[8]_2 ;
  input p_10_in29_in;
  input \lfsr_q_reg[6]_2 ;
  input p_10_in13_in;
  input p_1_in;
  input p_18_in;
  input p_44_in;
  input p_10_in23_in;
  input [15:0]\lfsr_q_reg[7]_3 ;
  input ls_2xbit_clock;

  wire [0:0]E;
  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[2] ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire \FSM_sequential_state_reg[2]_2 ;
  wire [15:0]Q;
  wire \cur_cmd_reg[19] ;
  wire \int_data_reg[10] ;
  wire \int_data_reg[21] ;
  wire \int_data_reg[23] ;
  wire \int_data_reg[31] ;
  wire \int_data_reg[3] ;
  wire lfsr_q;
  wire \lfsr_q[12]_i_12_n_0 ;
  wire \lfsr_q[12]_i_6__0_n_0 ;
  wire \lfsr_q_reg[0]_0 ;
  wire \lfsr_q_reg[10]_0 ;
  wire \lfsr_q_reg[11]_0 ;
  wire \lfsr_q_reg[12]_0 ;
  wire \lfsr_q_reg[12]_1 ;
  wire \lfsr_q_reg[12]_2 ;
  wire \lfsr_q_reg[13]_0 ;
  wire \lfsr_q_reg[14]_0 ;
  wire \lfsr_q_reg[15]_0 ;
  wire \lfsr_q_reg[15]_1 ;
  wire \lfsr_q_reg[1]_0 ;
  wire \lfsr_q_reg[3]_0 ;
  wire \lfsr_q_reg[3]_1 ;
  wire \lfsr_q_reg[4]_0 ;
  wire \lfsr_q_reg[5]_0 ;
  wire \lfsr_q_reg[5]_1 ;
  wire \lfsr_q_reg[5]_2 ;
  wire \lfsr_q_reg[6]_0 ;
  wire \lfsr_q_reg[6]_1 ;
  wire \lfsr_q_reg[6]_2 ;
  wire \lfsr_q_reg[7]_0 ;
  wire \lfsr_q_reg[7]_1 ;
  wire \lfsr_q_reg[7]_2 ;
  wire [15:0]\lfsr_q_reg[7]_3 ;
  wire \lfsr_q_reg[8]_0 ;
  wire \lfsr_q_reg[8]_1 ;
  wire \lfsr_q_reg[8]_2 ;
  wire \lfsr_q_reg[9]_0 ;
  wire ls_2xbit_clock;
  wire [2:0]out;
  wire p_10_in;
  wire p_10_in13_in;
  wire p_10_in22_in;
  wire p_10_in23_in;
  wire p_10_in29_in;
  wire p_144_in;
  wire p_148_in;
  wire p_18_in;
  wire p_1_in;
  wire p_44_in;
  wire p_6_in27_in;
  wire p_7_in;
  wire p_7_in11_in;
  wire p_7_in20_in;
  wire p_7_in28_in;

  LUT2 #(
    .INIT(4'h6)) 
    \int_data[10]_i_9 
       (.I0(Q[5]),
        .I1(p_10_in13_in),
        .O(\int_data_reg[10] ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_data[11]_i_8 
       (.I0(Q[7]),
        .I1(Q[4]),
        .O(\int_data_reg[3] ));
  LUT2 #(
    .INIT(4'h8)) 
    \int_data[21]_i_6 
       (.I0(\lfsr_q_reg[10]_0 ),
        .I1(\cur_cmd_reg[19] ),
        .O(\int_data_reg[21] ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \int_data[23]_i_7 
       (.I0(\lfsr_q_reg[8]_0 ),
        .I1(Q[14]),
        .I2(p_10_in22_in),
        .I3(p_10_in),
        .I4(Q[12]),
        .O(\int_data_reg[23] ));
  LUT6 #(
    .INIT(64'h88F8F88800000000)) 
    \int_data[31]_i_5 
       (.I0(\FSM_sequential_state_reg[2]_0 ),
        .I1(Q[0]),
        .I2(\FSM_sequential_state_reg[2] ),
        .I3(p_144_in),
        .I4(\FSM_sequential_state_reg[2]_2 ),
        .I5(\cur_cmd_reg[19] ),
        .O(\int_data_reg[31] ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[0]_i_7__0 
       (.I0(Q[8]),
        .I1(Q[12]),
        .O(p_144_in));
  LUT2 #(
    .INIT(4'h8)) 
    \lfsr_q[0]_i_8__0 
       (.I0(\FSM_sequential_state_reg[2]_0 ),
        .I1(Q[0]),
        .O(\lfsr_q_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \lfsr_q[10]_i_2 
       (.I0(p_7_in11_in),
        .I1(Q[2]),
        .I2(Q[13]),
        .I3(\FSM_sequential_state_reg[2] ),
        .I4(Q[10]),
        .I5(\FSM_sequential_state_reg[2]_0 ),
        .O(\lfsr_q_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \lfsr_q[11]_i_2 
       (.I0(Q[14]),
        .I1(Q[3]),
        .I2(p_7_in20_in),
        .I3(\FSM_sequential_state_reg[2] ),
        .I4(Q[11]),
        .I5(\FSM_sequential_state_reg[2]_0 ),
        .O(\lfsr_q_reg[11]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[12]_i_12 
       (.I0(Q[0]),
        .I1(\lfsr_q_reg[8]_2 ),
        .I2(Q[15]),
        .I3(p_10_in29_in),
        .O(\lfsr_q[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF960069009600)) 
    \lfsr_q[12]_i_2__0 
       (.I0(\lfsr_q[12]_i_6__0_n_0 ),
        .I1(\FSM_sequential_state_reg[1] ),
        .I2(Q[8]),
        .I3(\FSM_sequential_state_reg[2] ),
        .I4(Q[12]),
        .I5(\FSM_sequential_state_reg[2]_0 ),
        .O(\lfsr_q_reg[12]_0 ));
  LUT5 #(
    .INIT(32'h28828228)) 
    \lfsr_q[12]_i_4__0 
       (.I0(\FSM_sequential_state_reg[2]_1 ),
        .I1(\lfsr_q[12]_i_12_n_0 ),
        .I2(\FSM_sequential_state_reg[1] ),
        .I3(Q[4]),
        .I4(Q[7]),
        .O(\lfsr_q_reg[12]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[12]_i_6__0 
       (.I0(Q[4]),
        .I1(Q[15]),
        .O(\lfsr_q[12]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[12]_i_8__0 
       (.I0(Q[2]),
        .I1(p_18_in),
        .I2(p_44_in),
        .I3(p_10_in23_in),
        .I4(Q[13]),
        .I5(Q[12]),
        .O(\lfsr_q_reg[12]_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \lfsr_q[13]_i_9__0 
       (.I0(Q[13]),
        .I1(Q[9]),
        .I2(Q[5]),
        .O(\lfsr_q_reg[13]_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \lfsr_q[14]_i_7__0 
       (.I0(Q[14]),
        .I1(Q[10]),
        .I2(Q[6]),
        .O(\lfsr_q_reg[14]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \lfsr_q[15]_i_11__0 
       (.I0(\FSM_sequential_state_reg[2]_0 ),
        .I1(Q[15]),
        .O(\lfsr_q_reg[15]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[15]_i_16__0 
       (.I0(Q[5]),
        .I1(Q[15]),
        .O(\lfsr_q_reg[15]_1 ));
  LUT4 #(
    .INIT(16'h88A2)) 
    \lfsr_q[15]_i_1__0 
       (.I0(E),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .O(lfsr_q));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[15]_i_8__0 
       (.I0(Q[15]),
        .I1(Q[11]),
        .O(\lfsr_q_reg[3]_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[1]_i_5__0 
       (.I0(Q[1]),
        .I1(Q[15]),
        .O(\lfsr_q_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \lfsr_q[3]_i_2 
       (.I0(\lfsr_q_reg[3]_1 ),
        .I1(p_7_in28_in),
        .I2(p_6_in27_in),
        .I3(\FSM_sequential_state_reg[2] ),
        .I4(Q[3]),
        .I5(\FSM_sequential_state_reg[2]_0 ),
        .O(\lfsr_q_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hFF606060)) 
    \lfsr_q[4]_i_2 
       (.I0(Q[12]),
        .I1(p_7_in),
        .I2(\FSM_sequential_state_reg[2] ),
        .I3(Q[4]),
        .I4(\FSM_sequential_state_reg[2]_0 ),
        .O(\lfsr_q_reg[4]_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \lfsr_q[5]_i_7__0 
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[8]),
        .O(\lfsr_q_reg[5]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \lfsr_q[5]_i_8__0 
       (.I0(\FSM_sequential_state_reg[2]_0 ),
        .I1(Q[5]),
        .O(\lfsr_q_reg[5]_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[5]_i_9__0 
       (.I0(Q[4]),
        .I1(p_10_in),
        .I2(Q[12]),
        .I3(p_1_in),
        .O(\lfsr_q_reg[5]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[6]_i_6__0 
       (.I0(Q[13]),
        .I1(Q[9]),
        .O(\lfsr_q_reg[6]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \lfsr_q[6]_i_8 
       (.I0(\FSM_sequential_state_reg[2]_0 ),
        .I1(Q[6]),
        .O(\lfsr_q_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[7]_i_11__0 
       (.I0(Q[14]),
        .I1(p_10_in22_in),
        .I2(\lfsr_q_reg[6]_2 ),
        .I3(Q[5]),
        .O(\lfsr_q_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[7]_i_12__0 
       (.I0(Q[12]),
        .I1(Q[8]),
        .O(\lfsr_q_reg[7]_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[7]_i_6__0 
       (.I0(Q[10]),
        .I1(Q[14]),
        .O(p_148_in));
  LUT2 #(
    .INIT(4'h8)) 
    \lfsr_q[7]_i_8__0 
       (.I0(\FSM_sequential_state_reg[2]_0 ),
        .I1(Q[7]),
        .O(\lfsr_q_reg[7]_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[8]_i_13__0 
       (.I0(Q[3]),
        .I1(p_7_in28_in),
        .I2(p_6_in27_in),
        .I3(Q[7]),
        .O(\lfsr_q_reg[8]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \lfsr_q[8]_i_7__0 
       (.I0(\FSM_sequential_state_reg[2]_0 ),
        .I1(Q[8]),
        .O(\lfsr_q_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \lfsr_q[9]_i_2__0 
       (.I0(Q[12]),
        .I1(Q[1]),
        .I2(p_7_in),
        .I3(\FSM_sequential_state_reg[2] ),
        .I4(Q[9]),
        .I5(\FSM_sequential_state_reg[2]_0 ),
        .O(\lfsr_q_reg[9]_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[0] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\lfsr_q_reg[7]_3 [0]),
        .Q(Q[0]),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[10] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\lfsr_q_reg[7]_3 [10]),
        .Q(Q[10]),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[11] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\lfsr_q_reg[7]_3 [11]),
        .Q(Q[11]),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[12] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\lfsr_q_reg[7]_3 [12]),
        .Q(Q[12]),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[13] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\lfsr_q_reg[7]_3 [13]),
        .Q(Q[13]),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[14] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\lfsr_q_reg[7]_3 [14]),
        .Q(Q[14]),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[15] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\lfsr_q_reg[7]_3 [15]),
        .Q(Q[15]),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[1] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\lfsr_q_reg[7]_3 [1]),
        .Q(Q[1]),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[2] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\lfsr_q_reg[7]_3 [2]),
        .Q(Q[2]),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[3] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\lfsr_q_reg[7]_3 [3]),
        .Q(Q[3]),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[4] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\lfsr_q_reg[7]_3 [4]),
        .Q(Q[4]),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[5] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\lfsr_q_reg[7]_3 [5]),
        .Q(Q[5]),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[6] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\lfsr_q_reg[7]_3 [6]),
        .Q(Q[6]),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[7] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\lfsr_q_reg[7]_3 [7]),
        .Q(Q[7]),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[8] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\lfsr_q_reg[7]_3 [8]),
        .Q(Q[8]),
        .S(lfsr_q));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[9] 
       (.C(ls_2xbit_clock),
        .CE(E),
        .D(\lfsr_q_reg[7]_3 [9]),
        .Q(Q[9]),
        .S(lfsr_q));
endmodule

(* ORIG_REF_NAME = "dsi_tx_payload_crc" *) 
module dsi_tx_payload_crc_18
   (\int_data_reg[5] ,
    \int_data_reg[1] ,
    \int_data_reg[0] ,
    \int_data_reg[0]_0 ,
    \int_data_reg[6] ,
    \int_data_reg[6]_0 ,
    \int_data_reg[4] ,
    \int_data_reg[3] ,
    \int_data_reg[7] ,
    \int_data_reg[7]_0 ,
    hs_data,
    \int_data_reg[5]_0 ,
    \int_data_reg[2] ,
    \int_data_reg[2]_0 ,
    \int_data_reg[1]_0 ,
    \int_data_reg[4]_0 ,
    \int_data_reg[3]_0 ,
    \data_count_reg[8] ,
    \data_count_reg[0] ,
    out,
    \data_count_reg[15] ,
    O,
    \data_count_reg[0]_0 ,
    \cs_bytes_sent_reg[1] ,
    \cs_bytes_sent_reg[0] ,
    crc_valid_data,
    \FSM_sequential_state_reg[1] ,
    \payload_q_reg[7] ,
    \payload_q_reg[7]_0 ,
    \FSM_sequential_state_reg[1]_0 ,
    \payload_q_reg[7]_1 ,
    \payload_q_reg[7]_2 ,
    \FSM_sequential_state_reg[2] ,
    \payload_q_reg[4] ,
    \payload_q_reg[7]_3 ,
    \FSM_sequential_state_reg[2]_0 ,
    Q,
    \FSM_sequential_state_reg[2]_1 ,
    \payload_q_reg[7]_4 ,
    \FSM_sequential_state_reg[2]_2 ,
    \FSM_sequential_state_reg[1]_1 ,
    \FSM_sequential_state_reg[1]_2 ,
    \cs_bytes_sent_reg[0]_0 ,
    \payload_q_reg[4]_0 ,
    \FSM_sequential_state_reg[2]_3 ,
    \FSM_sequential_state_reg[2]_4 ,
    \payload_q_reg[7]_5 ,
    \data_count_reg[4] ,
    \payload_q_reg[7]_6 ,
    \payload_q_reg[7]_7 ,
    \payload_q_reg[7]_8 ,
    \FSM_sequential_state_reg[1]_3 ,
    \payload_q_reg[7]_9 ,
    \payload_q_reg[7]_10 ,
    \payload_q_reg[4]_1 ,
    \FSM_sequential_state_reg[2]_5 ,
    \FSM_sequential_state_reg[1]_4 ,
    \payload_q_reg[7]_11 ,
    \FSM_sequential_state_reg[2]_6 ,
    \payload_q_reg[7]_12 ,
    \payload_q_reg[7]_13 ,
    \payload_q_reg[4]_2 ,
    \payload_q_reg[4]_3 ,
    \payload_q_reg[4]_4 ,
    \payload_q_reg[7]_14 ,
    \payload_q_reg[7]_15 ,
    \payload_q_reg[7]_16 ,
    \payload_q_reg[4]_5 ,
    \payload_q_reg[7]_17 ,
    hs_word_clock);
  output \int_data_reg[5] ;
  output \int_data_reg[1] ;
  output \int_data_reg[0] ;
  output \int_data_reg[0]_0 ;
  output \int_data_reg[6] ;
  output \int_data_reg[6]_0 ;
  output \int_data_reg[4] ;
  output \int_data_reg[3] ;
  output \int_data_reg[7] ;
  output \int_data_reg[7]_0 ;
  output [15:0]hs_data;
  output \int_data_reg[5]_0 ;
  output \int_data_reg[2] ;
  output \int_data_reg[2]_0 ;
  output \int_data_reg[1]_0 ;
  output \int_data_reg[4]_0 ;
  output \int_data_reg[3]_0 ;
  input \data_count_reg[8] ;
  input \data_count_reg[0] ;
  input [2:0]out;
  input \data_count_reg[15] ;
  input [0:0]O;
  input \data_count_reg[0]_0 ;
  input \cs_bytes_sent_reg[1] ;
  input \cs_bytes_sent_reg[0] ;
  input [3:0]crc_valid_data;
  input \FSM_sequential_state_reg[1] ;
  input \payload_q_reg[7] ;
  input \payload_q_reg[7]_0 ;
  input \FSM_sequential_state_reg[1]_0 ;
  input \payload_q_reg[7]_1 ;
  input \payload_q_reg[7]_2 ;
  input \FSM_sequential_state_reg[2] ;
  input \payload_q_reg[4] ;
  input \payload_q_reg[7]_3 ;
  input \FSM_sequential_state_reg[2]_0 ;
  input [1:0]Q;
  input \FSM_sequential_state_reg[2]_1 ;
  input \payload_q_reg[7]_4 ;
  input \FSM_sequential_state_reg[2]_2 ;
  input \FSM_sequential_state_reg[1]_1 ;
  input \FSM_sequential_state_reg[1]_2 ;
  input \cs_bytes_sent_reg[0]_0 ;
  input \payload_q_reg[4]_0 ;
  input \FSM_sequential_state_reg[2]_3 ;
  input \FSM_sequential_state_reg[2]_4 ;
  input \payload_q_reg[7]_5 ;
  input \data_count_reg[4] ;
  input \payload_q_reg[7]_6 ;
  input \payload_q_reg[7]_7 ;
  input \payload_q_reg[7]_8 ;
  input \FSM_sequential_state_reg[1]_3 ;
  input \payload_q_reg[7]_9 ;
  input \payload_q_reg[7]_10 ;
  input \payload_q_reg[4]_1 ;
  input \FSM_sequential_state_reg[2]_5 ;
  input \FSM_sequential_state_reg[1]_4 ;
  input \payload_q_reg[7]_11 ;
  input \FSM_sequential_state_reg[2]_6 ;
  input \payload_q_reg[7]_12 ;
  input \payload_q_reg[7]_13 ;
  input \payload_q_reg[4]_2 ;
  input \payload_q_reg[4]_3 ;
  input \payload_q_reg[4]_4 ;
  input \payload_q_reg[7]_14 ;
  input \payload_q_reg[7]_15 ;
  input \payload_q_reg[7]_16 ;
  input \payload_q_reg[4]_5 ;
  input \payload_q_reg[7]_17 ;
  input hs_word_clock;

  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[1]_2 ;
  wire \FSM_sequential_state_reg[1]_3 ;
  wire \FSM_sequential_state_reg[1]_4 ;
  wire \FSM_sequential_state_reg[2] ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire \FSM_sequential_state_reg[2]_2 ;
  wire \FSM_sequential_state_reg[2]_3 ;
  wire \FSM_sequential_state_reg[2]_4 ;
  wire \FSM_sequential_state_reg[2]_5 ;
  wire \FSM_sequential_state_reg[2]_6 ;
  wire [0:0]O;
  wire [1:0]Q;
  wire crc_reset;
  wire [3:0]crc_valid_data;
  wire \cs_bytes_sent_reg[0] ;
  wire \cs_bytes_sent_reg[0]_0 ;
  wire \cs_bytes_sent_reg[1] ;
  wire \data_count_reg[0] ;
  wire \data_count_reg[0]_0 ;
  wire \data_count_reg[15] ;
  wire \data_count_reg[4] ;
  wire \data_count_reg[8] ;
  wire [15:0]hs_data;
  wire hs_word_clock;
  wire \int_data[0]_i_10_n_0 ;
  wire \int_data[0]_i_11_n_0 ;
  wire \int_data[0]_i_12_n_0 ;
  wire \int_data[0]_i_13_n_0 ;
  wire \int_data[0]_i_14_n_0 ;
  wire \int_data[0]_i_15_n_0 ;
  wire \int_data[0]_i_2__0_n_0 ;
  wire \int_data[0]_i_2_n_0 ;
  wire \int_data[0]_i_3__2_n_0 ;
  wire \int_data[0]_i_3_n_0 ;
  wire \int_data[0]_i_4_n_0 ;
  wire \int_data[0]_i_5_n_0 ;
  wire \int_data[0]_i_6_n_0 ;
  wire \int_data[0]_i_7_n_0 ;
  wire \int_data[0]_i_8_n_0 ;
  wire \int_data[0]_i_9__0_n_0 ;
  wire \int_data[1]_i_2__1_n_0 ;
  wire \int_data[1]_i_2_n_0 ;
  wire \int_data[1]_i_3_n_0 ;
  wire \int_data[2]_i_2_n_0 ;
  wire \int_data[2]_i_3_n_0 ;
  wire \int_data[2]_i_4_n_0 ;
  wire \int_data[2]_i_5_n_0 ;
  wire \int_data[2]_i_6_n_0 ;
  wire \int_data[2]_i_7_n_0 ;
  wire \int_data[2]_i_8__0_n_0 ;
  wire \int_data[2]_i_9_n_0 ;
  wire \int_data[3]_i_2_n_0 ;
  wire \int_data[3]_i_3_n_0 ;
  wire \int_data[3]_i_4_n_0 ;
  wire \int_data[4]_i_2__0_n_0 ;
  wire \int_data[4]_i_2_n_0 ;
  wire \int_data[4]_i_3_n_0 ;
  wire \int_data[4]_i_4_n_0 ;
  wire \int_data[4]_i_5_n_0 ;
  wire \int_data[4]_i_6_n_0 ;
  wire \int_data[4]_i_7__0_n_0 ;
  wire \int_data[5]_i_2_n_0 ;
  wire \int_data[6]_i_10_n_0 ;
  wire \int_data[6]_i_2__0_n_0 ;
  wire \int_data[6]_i_2_n_0 ;
  wire \int_data[6]_i_3__0_n_0 ;
  wire \int_data[6]_i_3_n_0 ;
  wire \int_data[6]_i_4__2_n_0 ;
  wire \int_data[6]_i_4_n_0 ;
  wire \int_data[6]_i_5__0_n_0 ;
  wire \int_data[6]_i_5_n_0 ;
  wire \int_data[6]_i_6_n_0 ;
  wire \int_data[6]_i_7_n_0 ;
  wire \int_data[6]_i_8_n_0 ;
  wire \int_data[6]_i_9_n_0 ;
  wire \int_data[7]_i_2__2_n_0 ;
  wire \int_data[7]_i_3__2_n_0 ;
  wire \int_data_reg[0] ;
  wire \int_data_reg[0]_0 ;
  wire \int_data_reg[1] ;
  wire \int_data_reg[1]_0 ;
  wire \int_data_reg[2] ;
  wire \int_data_reg[2]_0 ;
  wire \int_data_reg[3] ;
  wire \int_data_reg[3]_0 ;
  wire \int_data_reg[4] ;
  wire \int_data_reg[4]_0 ;
  wire \int_data_reg[5] ;
  wire \int_data_reg[5]_0 ;
  wire \int_data_reg[6] ;
  wire \int_data_reg[6]_0 ;
  wire \int_data_reg[7] ;
  wire \int_data_reg[7]_0 ;
  wire \lfsr_q[0]_i_10_n_0 ;
  wire \lfsr_q[0]_i_1_n_0 ;
  wire \lfsr_q[0]_i_2_n_0 ;
  wire \lfsr_q[0]_i_3_n_0 ;
  wire \lfsr_q[0]_i_4_n_0 ;
  wire \lfsr_q[0]_i_6_n_0 ;
  wire \lfsr_q[0]_i_7_n_0 ;
  wire \lfsr_q[0]_i_8_n_0 ;
  wire \lfsr_q[0]_i_9_n_0 ;
  wire \lfsr_q[10]_i_10_n_0 ;
  wire \lfsr_q[10]_i_11_n_0 ;
  wire \lfsr_q[10]_i_12_n_0 ;
  wire \lfsr_q[10]_i_1_n_0 ;
  wire \lfsr_q[10]_i_2__1_n_0 ;
  wire \lfsr_q[10]_i_3_n_0 ;
  wire \lfsr_q[10]_i_5_n_0 ;
  wire \lfsr_q[10]_i_7_n_0 ;
  wire \lfsr_q[10]_i_9_n_0 ;
  wire \lfsr_q[11]_i_1_n_0 ;
  wire \lfsr_q[11]_i_2__1_n_0 ;
  wire \lfsr_q[11]_i_4_n_0 ;
  wire \lfsr_q[11]_i_5_n_0 ;
  wire \lfsr_q[11]_i_7_n_0 ;
  wire \lfsr_q[11]_i_8_n_0 ;
  wire \lfsr_q[11]_i_9_n_0 ;
  wire \lfsr_q[12]_i_12__0_n_0 ;
  wire \lfsr_q[12]_i_1_n_0 ;
  wire \lfsr_q[12]_i_2_n_0 ;
  wire \lfsr_q[12]_i_3_n_0 ;
  wire \lfsr_q[12]_i_4_n_0 ;
  wire \lfsr_q[12]_i_5_n_0 ;
  wire \lfsr_q[12]_i_6_n_0 ;
  wire \lfsr_q[12]_i_8_n_0 ;
  wire \lfsr_q[13]_i_10_n_0 ;
  wire \lfsr_q[13]_i_11_n_0 ;
  wire \lfsr_q[13]_i_15_n_0 ;
  wire \lfsr_q[13]_i_1_n_0 ;
  wire \lfsr_q[13]_i_2_n_0 ;
  wire \lfsr_q[13]_i_3_n_0 ;
  wire \lfsr_q[13]_i_4__1_n_0 ;
  wire \lfsr_q[13]_i_7_n_0 ;
  wire \lfsr_q[14]_i_11_n_0 ;
  wire \lfsr_q[14]_i_13_n_0 ;
  wire \lfsr_q[14]_i_14_n_0 ;
  wire \lfsr_q[14]_i_15_n_0 ;
  wire \lfsr_q[14]_i_1_n_0 ;
  wire \lfsr_q[14]_i_2_n_0 ;
  wire \lfsr_q[14]_i_4_n_0 ;
  wire \lfsr_q[14]_i_5_n_0 ;
  wire \lfsr_q[14]_i_7_n_0 ;
  wire \lfsr_q[14]_i_8_n_0 ;
  wire \lfsr_q[14]_i_9_n_0 ;
  wire \lfsr_q[15]_i_10_n_0 ;
  wire \lfsr_q[15]_i_12_n_0 ;
  wire \lfsr_q[15]_i_16_n_0 ;
  wire \lfsr_q[15]_i_17_n_0 ;
  wire \lfsr_q[15]_i_19_n_0 ;
  wire \lfsr_q[15]_i_5_n_0 ;
  wire \lfsr_q[15]_i_7_n_0 ;
  wire \lfsr_q[15]_i_9_n_0 ;
  wire \lfsr_q[1]_i_1_n_0 ;
  wire \lfsr_q[1]_i_2_n_0 ;
  wire \lfsr_q[1]_i_3_n_0 ;
  wire \lfsr_q[1]_i_4_n_0 ;
  wire \lfsr_q[1]_i_5_n_0 ;
  wire \lfsr_q[1]_i_6_n_0 ;
  wire \lfsr_q[1]_i_8_n_0 ;
  wire \lfsr_q[1]_i_9_n_0 ;
  wire \lfsr_q[2]_i_1_n_0 ;
  wire \lfsr_q[2]_i_2__1_n_0 ;
  wire \lfsr_q[2]_i_3_n_0 ;
  wire \lfsr_q[2]_i_4_n_0 ;
  wire \lfsr_q[2]_i_5_n_0 ;
  wire \lfsr_q[2]_i_6_n_0 ;
  wire \lfsr_q[2]_i_7_n_0 ;
  wire \lfsr_q[2]_i_8_n_0 ;
  wire \lfsr_q[3]_i_10_n_0 ;
  wire \lfsr_q[3]_i_1_n_0 ;
  wire \lfsr_q[3]_i_2__1_n_0 ;
  wire \lfsr_q[3]_i_3_n_0 ;
  wire \lfsr_q[3]_i_4_n_0 ;
  wire \lfsr_q[3]_i_5_n_0 ;
  wire \lfsr_q[3]_i_7_n_0 ;
  wire \lfsr_q[3]_i_8_n_0 ;
  wire \lfsr_q[4]_i_1_n_0 ;
  wire \lfsr_q[4]_i_3_n_0 ;
  wire \lfsr_q[4]_i_4_n_0 ;
  wire \lfsr_q[4]_i_5_n_0 ;
  wire \lfsr_q[5]_i_10_n_0 ;
  wire \lfsr_q[5]_i_11_n_0 ;
  wire \lfsr_q[5]_i_12_n_0 ;
  wire \lfsr_q[5]_i_13_n_0 ;
  wire \lfsr_q[5]_i_1_n_0 ;
  wire \lfsr_q[5]_i_2_n_0 ;
  wire \lfsr_q[5]_i_3_n_0 ;
  wire \lfsr_q[5]_i_4_n_0 ;
  wire \lfsr_q[5]_i_7_n_0 ;
  wire \lfsr_q[5]_i_8_n_0 ;
  wire \lfsr_q[5]_i_9_n_0 ;
  wire \lfsr_q[6]_i_10_n_0 ;
  wire \lfsr_q[6]_i_11_n_0 ;
  wire \lfsr_q[6]_i_12_n_0 ;
  wire \lfsr_q[6]_i_1_n_0 ;
  wire \lfsr_q[6]_i_2__1_n_0 ;
  wire \lfsr_q[6]_i_3_n_0 ;
  wire \lfsr_q[6]_i_4_n_0 ;
  wire \lfsr_q[6]_i_5_n_0 ;
  wire \lfsr_q[6]_i_6_n_0 ;
  wire \lfsr_q[6]_i_7_n_0 ;
  wire \lfsr_q[6]_i_8__1_n_0 ;
  wire \lfsr_q[6]_i_9_n_0 ;
  wire \lfsr_q[7]_i_11_n_0 ;
  wire \lfsr_q[7]_i_12_n_0 ;
  wire \lfsr_q[7]_i_13_n_0 ;
  wire \lfsr_q[7]_i_1_n_0 ;
  wire \lfsr_q[7]_i_2_n_0 ;
  wire \lfsr_q[7]_i_3_n_0 ;
  wire \lfsr_q[7]_i_4_n_0 ;
  wire \lfsr_q[7]_i_5_n_0 ;
  wire \lfsr_q[7]_i_6_n_0 ;
  wire \lfsr_q[7]_i_7_n_0 ;
  wire \lfsr_q[7]_i_9_n_0 ;
  wire \lfsr_q[8]_i_11_n_0 ;
  wire \lfsr_q[8]_i_12_n_0 ;
  wire \lfsr_q[8]_i_16_n_0 ;
  wire \lfsr_q[8]_i_17_n_0 ;
  wire \lfsr_q[8]_i_1_n_0 ;
  wire \lfsr_q[8]_i_2_n_0 ;
  wire \lfsr_q[8]_i_3_n_0 ;
  wire \lfsr_q[8]_i_4_n_0 ;
  wire \lfsr_q[8]_i_6_n_0 ;
  wire \lfsr_q[8]_i_7_n_0 ;
  wire \lfsr_q[8]_i_9_n_0 ;
  wire \lfsr_q[9]_i_1_n_0 ;
  wire \lfsr_q[9]_i_2_n_0 ;
  wire \lfsr_q[9]_i_3_n_0 ;
  wire \lfsr_q[9]_i_4_n_0 ;
  wire \lfsr_q[9]_i_5_n_0 ;
  wire \lfsr_q[9]_i_6_n_0 ;
  wire \lfsr_q[9]_i_7_n_0 ;
  wire \lfsr_q[9]_i_8_n_0 ;
  wire \lfsr_q[9]_i_9_n_0 ;
  wire \lfsr_q_reg[15]_i_4_n_0 ;
  wire \lfsr_q_reg[4]_i_2_n_0 ;
  wire \lfsr_q_reg_n_0_[0] ;
  wire [2:0]out;
  wire p_0_in;
  wire p_0_in0;
  wire p_0_in43_in;
  wire p_0_in68_in;
  wire p_0_in8_in;
  wire p_1_in7_in;
  wire p_2_in;
  wire p_2_in17_in;
  wire p_2_in25_in;
  wire p_2_in9_in;
  wire p_3_in;
  wire p_4_in;
  wire p_5_in;
  wire p_5_in10_in;
  wire p_5_in18_in;
  wire p_5_in26_in;
  wire \payload_q_reg[4] ;
  wire \payload_q_reg[4]_0 ;
  wire \payload_q_reg[4]_1 ;
  wire \payload_q_reg[4]_2 ;
  wire \payload_q_reg[4]_3 ;
  wire \payload_q_reg[4]_4 ;
  wire \payload_q_reg[4]_5 ;
  wire \payload_q_reg[7] ;
  wire \payload_q_reg[7]_0 ;
  wire \payload_q_reg[7]_1 ;
  wire \payload_q_reg[7]_10 ;
  wire \payload_q_reg[7]_11 ;
  wire \payload_q_reg[7]_12 ;
  wire \payload_q_reg[7]_13 ;
  wire \payload_q_reg[7]_14 ;
  wire \payload_q_reg[7]_15 ;
  wire \payload_q_reg[7]_16 ;
  wire \payload_q_reg[7]_17 ;
  wire \payload_q_reg[7]_2 ;
  wire \payload_q_reg[7]_3 ;
  wire \payload_q_reg[7]_4 ;
  wire \payload_q_reg[7]_5 ;
  wire \payload_q_reg[7]_6 ;
  wire \payload_q_reg[7]_7 ;
  wire \payload_q_reg[7]_8 ;
  wire \payload_q_reg[7]_9 ;

  LUT6 #(
    .INIT(64'h000F8F0000008F00)) 
    \int_data[0]_i_1 
       (.I0(\data_count_reg[4] ),
        .I1(p_0_in0),
        .I2(out[0]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(\int_data[0]_i_2_n_0 ),
        .O(hs_data[8]));
  LUT2 #(
    .INIT(4'h9)) 
    \int_data[0]_i_10 
       (.I0(p_5_in18_in),
        .I1(\payload_q_reg[7]_4 ),
        .O(\int_data[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h0000F700)) 
    \int_data[0]_i_11 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(p_5_in26_in),
        .I4(crc_valid_data[1]),
        .O(\int_data[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h1441411441141441)) 
    \int_data[0]_i_12 
       (.I0(\FSM_sequential_state_reg[1] ),
        .I1(\int_data[0]_i_14_n_0 ),
        .I2(\payload_q_reg[4] ),
        .I3(\int_data[0]_i_15_n_0 ),
        .I4(p_5_in10_in),
        .I5(\payload_q_reg[7]_3 ),
        .O(\int_data[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h95)) 
    \int_data[0]_i_13 
       (.I0(p_5_in26_in),
        .I1(\FSM_sequential_state_reg[2]_0 ),
        .I2(Q[1]),
        .O(\int_data[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_data[0]_i_14 
       (.I0(p_0_in43_in),
        .I1(p_1_in7_in),
        .O(\int_data[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_data[0]_i_15 
       (.I0(p_3_in),
        .I1(p_4_in),
        .O(\int_data[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h03B000B0)) 
    \int_data[0]_i_1__0 
       (.I0(Q[1]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .I4(\int_data[0]_i_2__0_n_0 ),
        .O(hs_data[0]));
  LUT6 #(
    .INIT(64'h8088800000000000)) 
    \int_data[0]_i_1__4 
       (.I0(\data_count_reg[15] ),
        .I1(O),
        .I2(\lfsr_q[7]_i_1_n_0 ),
        .I3(\data_count_reg[0]_0 ),
        .I4(p_0_in0),
        .I5(out[0]),
        .O(\int_data_reg[0] ));
  LUT5 #(
    .INIT(32'hFFB80000)) 
    \int_data[0]_i_1__5 
       (.I0(\lfsr_q[7]_i_1_n_0 ),
        .I1(\data_count_reg[8] ),
        .I2(p_0_in0),
        .I3(\data_count_reg[0] ),
        .I4(out[0]),
        .O(\int_data_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h000000002F222F2F)) 
    \int_data[0]_i_2 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(\lfsr_q[7]_i_4_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(\lfsr_q[7]_i_3_n_0 ),
        .I4(\int_data[0]_i_3__2_n_0 ),
        .I5(\cs_bytes_sent_reg[0]_0 ),
        .O(\int_data[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFDFDFC0C0D0DF)) 
    \int_data[0]_i_2__0 
       (.I0(\int_data[0]_i_3_n_0 ),
        .I1(\int_data[0]_i_4_n_0 ),
        .I2(\cs_bytes_sent_reg[0]_0 ),
        .I3(\int_data[0]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .I5(\int_data[0]_i_6_n_0 ),
        .O(\int_data[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DFD50000)) 
    \int_data[0]_i_3 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\lfsr_q[7]_i_5_n_0 ),
        .I2(crc_valid_data[1]),
        .I3(\int_data[0]_i_7_n_0 ),
        .I4(\int_data[0]_i_8_n_0 ),
        .I5(\int_data[0]_i_9__0_n_0 ),
        .O(\int_data[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFF960096FFFFFFFF)) 
    \int_data[0]_i_3__2 
       (.I0(p_5_in26_in),
        .I1(\lfsr_q[14]_i_9_n_0 ),
        .I2(\FSM_sequential_state_reg[2] ),
        .I3(crc_valid_data[1]),
        .I4(\lfsr_q[7]_i_5_n_0 ),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\int_data[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \int_data[0]_i_4 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(\lfsr_q[7]_i_11_n_0 ),
        .I2(\payload_q_reg[4] ),
        .I3(\lfsr_q[7]_i_9_n_0 ),
        .I4(\payload_q_reg[7]_10 ),
        .I5(\int_data[0]_i_10_n_0 ),
        .O(\int_data[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000DFD5)) 
    \int_data[0]_i_5 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\lfsr_q[15]_i_10_n_0 ),
        .I2(crc_valid_data[1]),
        .I3(\lfsr_q[15]_i_9_n_0 ),
        .I4(\int_data[0]_i_11_n_0 ),
        .I5(\int_data[0]_i_12_n_0 ),
        .O(\int_data[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \int_data[0]_i_6 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(\lfsr_q[15]_i_17_n_0 ),
        .I2(\lfsr_q[15]_i_16_n_0 ),
        .I3(p_0_in8_in),
        .I4(\int_data[0]_i_13_n_0 ),
        .I5(\payload_q_reg[7]_3 ),
        .O(\int_data[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \int_data[0]_i_7 
       (.I0(\FSM_sequential_state_reg[2] ),
        .I1(p_3_in),
        .I2(p_5_in18_in),
        .I3(p_5_in26_in),
        .O(\int_data[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF96696996)) 
    \int_data[0]_i_8 
       (.I0(\lfsr_q[7]_i_7_n_0 ),
        .I1(\lfsr_q[7]_i_13_n_0 ),
        .I2(\lfsr_q[2]_i_6_n_0 ),
        .I3(p_2_in9_in),
        .I4(\payload_q_reg[7]_10 ),
        .I5(\FSM_sequential_state_reg[1] ),
        .O(\int_data[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0000F700)) 
    \int_data[0]_i_9__0 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(p_2_in9_in),
        .I4(crc_valid_data[1]),
        .O(\int_data[0]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEAEFFFF)) 
    \int_data[1]_i_1 
       (.I0(\data_count_reg[0] ),
        .I1(\lfsr_q[14]_i_1_n_0 ),
        .I2(\data_count_reg[8] ),
        .I3(\lfsr_q[6]_i_1_n_0 ),
        .I4(out[0]),
        .O(\int_data_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \int_data[1]_i_1__0 
       (.I0(\data_count_reg[4] ),
        .I1(\lfsr_q[14]_i_1_n_0 ),
        .I2(out[1]),
        .I3(out[2]),
        .I4(out[0]),
        .I5(\int_data[1]_i_2__1_n_0 ),
        .O(hs_data[9]));
  LUT5 #(
    .INIT(32'h00883000)) 
    \int_data[1]_i_1__1 
       (.I0(Q[1]),
        .I1(out[0]),
        .I2(\int_data[1]_i_2_n_0 ),
        .I3(out[2]),
        .I4(out[1]),
        .O(hs_data[1]));
  LUT6 #(
    .INIT(64'h8880008000000000)) 
    \int_data[1]_i_1__6 
       (.I0(\data_count_reg[15] ),
        .I1(O),
        .I2(\lfsr_q[14]_i_1_n_0 ),
        .I3(\data_count_reg[0]_0 ),
        .I4(\lfsr_q[6]_i_1_n_0 ),
        .I5(out[0]),
        .O(\int_data_reg[1] ));
  LUT6 #(
    .INIT(64'h08080808FBFBFB08)) 
    \int_data[1]_i_2 
       (.I0(\lfsr_q[6]_i_1_n_0 ),
        .I1(\cs_bytes_sent_reg[0] ),
        .I2(\cs_bytes_sent_reg[1] ),
        .I3(\lfsr_q[14]_i_2_n_0 ),
        .I4(crc_valid_data[3]),
        .I5(\int_data[1]_i_3_n_0 ),
        .O(\int_data[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00008A00)) 
    \int_data[1]_i_2__1 
       (.I0(\lfsr_q[6]_i_1_n_0 ),
        .I1(\cs_bytes_sent_reg[1] ),
        .I2(\cs_bytes_sent_reg[0] ),
        .I3(out[2]),
        .I4(out[1]),
        .O(\int_data[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h2282882888282282)) 
    \int_data[1]_i_3 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(p_5_in26_in),
        .I2(\FSM_sequential_state_reg[2]_0 ),
        .I3(Q[1]),
        .I4(p_2_in25_in),
        .I5(\lfsr_q[14]_i_4_n_0 ),
        .O(\int_data[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00B003B000B000B0)) 
    \int_data[2]_i_1 
       (.I0(\int_data[2]_i_2_n_0 ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .I4(\cs_bytes_sent_reg[0]_0 ),
        .I5(\lfsr_q[5]_i_1_n_0 ),
        .O(hs_data[10]));
  LUT6 #(
    .INIT(64'hB8000000FFFFFFFF)) 
    \int_data[2]_i_1__0 
       (.I0(\lfsr_q[5]_i_1_n_0 ),
        .I1(\data_count_reg[0]_0 ),
        .I2(\lfsr_q[13]_i_1_n_0 ),
        .I3(O),
        .I4(\data_count_reg[15] ),
        .I5(out[0]),
        .O(\int_data_reg[2] ));
  LUT5 #(
    .INIT(32'hFEAEFFFF)) 
    \int_data[2]_i_1__1 
       (.I0(\data_count_reg[0] ),
        .I1(\lfsr_q[13]_i_1_n_0 ),
        .I2(\data_count_reg[8] ),
        .I3(\lfsr_q[5]_i_1_n_0 ),
        .I4(out[0]),
        .O(\int_data_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA45400000)) 
    \int_data[2]_i_1__2 
       (.I0(out[0]),
        .I1(\lfsr_q[5]_i_1_n_0 ),
        .I2(\cs_bytes_sent_reg[0]_0 ),
        .I3(\lfsr_q[13]_i_1_n_0 ),
        .I4(out[2]),
        .I5(out[1]),
        .O(hs_data[2]));
  LUT6 #(
    .INIT(64'h2022202220220000)) 
    \int_data[2]_i_2 
       (.I0(\data_count_reg[4] ),
        .I1(\lfsr_q[13]_i_10_n_0 ),
        .I2(\int_data[2]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_1 ),
        .I4(\FSM_sequential_state_reg[2]_3 ),
        .I5(\int_data[2]_i_4_n_0 ),
        .O(\int_data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[2]_i_3 
       (.I0(\lfsr_q[13]_i_4__1_n_0 ),
        .I1(\payload_q_reg[7]_17 ),
        .I2(\int_data[2]_i_5_n_0 ),
        .I3(\lfsr_q[13]_i_15_n_0 ),
        .I4(\int_data[2]_i_6_n_0 ),
        .I5(\int_data[2]_i_7_n_0 ),
        .O(\int_data[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00FFFF0069696969)) 
    \int_data[2]_i_4 
       (.I0(\int_data[2]_i_8__0_n_0 ),
        .I1(\int_data[2]_i_9_n_0 ),
        .I2(p_2_in17_in),
        .I3(\lfsr_q[13]_i_3_n_0 ),
        .I4(\lfsr_q[13]_i_4__1_n_0 ),
        .I5(crc_valid_data[2]),
        .O(\int_data[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_data[2]_i_5 
       (.I0(p_2_in25_in),
        .I1(p_5_in10_in),
        .O(\int_data[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_data[2]_i_6 
       (.I0(p_5_in18_in),
        .I1(p_1_in7_in),
        .O(\int_data[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_data[2]_i_7 
       (.I0(p_2_in9_in),
        .I1(\payload_q_reg[7]_0 ),
        .O(\int_data[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \int_data[2]_i_8__0 
       (.I0(p_2_in25_in),
        .I1(\payload_q_reg[7]_0 ),
        .O(\int_data[2]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_data[2]_i_9 
       (.I0(p_0_in68_in),
        .I1(p_0_in8_in),
        .O(\int_data[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h1C1C1C0C0C0C1C0C)) 
    \int_data[3]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(\lfsr_q[12]_i_1_n_0 ),
        .I4(\cs_bytes_sent_reg[0]_0 ),
        .I5(\lfsr_q[4]_i_1_n_0 ),
        .O(hs_data[3]));
  LUT6 #(
    .INIT(64'hE2000000FFFFFFFF)) 
    \int_data[3]_i_1__0 
       (.I0(\lfsr_q[12]_i_1_n_0 ),
        .I1(\data_count_reg[0]_0 ),
        .I2(\lfsr_q[4]_i_1_n_0 ),
        .I3(O),
        .I4(\data_count_reg[15] ),
        .I5(out[0]),
        .O(\int_data_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000888800300000)) 
    \int_data[3]_i_1__1 
       (.I0(\int_data[3]_i_2_n_0 ),
        .I1(out[0]),
        .I2(\lfsr_q[4]_i_1_n_0 ),
        .I3(\cs_bytes_sent_reg[0]_0 ),
        .I4(out[2]),
        .I5(out[1]),
        .O(hs_data[11]));
  LUT5 #(
    .INIT(32'hFFB80000)) 
    \int_data[3]_i_1__6 
       (.I0(\lfsr_q[4]_i_1_n_0 ),
        .I1(\data_count_reg[8] ),
        .I2(\lfsr_q[12]_i_1_n_0 ),
        .I3(\data_count_reg[0] ),
        .I4(out[0]),
        .O(\int_data_reg[3] ));
  LUT6 #(
    .INIT(64'h2022202020222022)) 
    \int_data[3]_i_2 
       (.I0(\data_count_reg[4] ),
        .I1(\int_data[3]_i_3_n_0 ),
        .I2(crc_valid_data[3]),
        .I3(\lfsr_q[12]_i_3_n_0 ),
        .I4(\lfsr_q[12]_i_2_n_0 ),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\int_data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \int_data[3]_i_3 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(\lfsr_q[12]_i_12__0_n_0 ),
        .I2(\payload_q_reg[7]_4 ),
        .I3(p_5_in10_in),
        .I4(\int_data[3]_i_4_n_0 ),
        .I5(\payload_q_reg[7]_8 ),
        .O(\int_data[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_data[3]_i_4 
       (.I0(p_2_in9_in),
        .I1(\payload_q_reg[7]_12 ),
        .O(\int_data[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \int_data[4]_i_1 
       (.I0(\data_count_reg[4] ),
        .I1(\lfsr_q[11]_i_1_n_0 ),
        .I2(out[1]),
        .I3(out[2]),
        .I4(out[0]),
        .I5(\int_data[4]_i_2_n_0 ),
        .O(hs_data[12]));
  LUT5 #(
    .INIT(32'h03B000B0)) 
    \int_data[4]_i_1__0 
       (.I0(Q[0]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .I4(\int_data[4]_i_2__0_n_0 ),
        .O(hs_data[4]));
  LUT6 #(
    .INIT(64'hE2000000FFFFFFFF)) 
    \int_data[4]_i_1__1 
       (.I0(\lfsr_q[11]_i_1_n_0 ),
        .I1(\data_count_reg[0]_0 ),
        .I2(\lfsr_q[3]_i_1_n_0 ),
        .I3(O),
        .I4(\data_count_reg[15] ),
        .I5(out[0]),
        .O(\int_data_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hFFB80000)) 
    \int_data[4]_i_1__6 
       (.I0(\lfsr_q[3]_i_1_n_0 ),
        .I1(\data_count_reg[8] ),
        .I2(\lfsr_q[11]_i_1_n_0 ),
        .I3(\data_count_reg[0] ),
        .I4(out[0]),
        .O(\int_data_reg[4] ));
  LUT5 #(
    .INIT(32'h66262222)) 
    \int_data[4]_i_2 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(\cs_bytes_sent_reg[0] ),
        .I3(\cs_bytes_sent_reg[1] ),
        .I4(\lfsr_q[3]_i_1_n_0 ),
        .O(\int_data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8B888B8)) 
    \int_data[4]_i_2__0 
       (.I0(\lfsr_q[3]_i_1_n_0 ),
        .I1(\cs_bytes_sent_reg[0]_0 ),
        .I2(\int_data[4]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_1 ),
        .I4(\int_data[4]_i_4_n_0 ),
        .I5(\lfsr_q[11]_i_8_n_0 ),
        .O(\int_data[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hEBFFEBAAEBAAEBFF)) 
    \int_data[4]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_3 ),
        .I1(\int_data[4]_i_5_n_0 ),
        .I2(\lfsr_q[11]_i_7_n_0 ),
        .I3(crc_valid_data[2]),
        .I4(\payload_q_reg[7]_5 ),
        .I5(\lfsr_q[11]_i_2__1_n_0 ),
        .O(\int_data[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[4]_i_4 
       (.I0(\lfsr_q[11]_i_7_n_0 ),
        .I1(p_0_in43_in),
        .I2(p_1_in7_in),
        .I3(p_0_in68_in),
        .I4(\int_data[4]_i_6_n_0 ),
        .I5(\int_data[4]_i_7__0_n_0 ),
        .O(\int_data[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \int_data[4]_i_5 
       (.I0(\FSM_sequential_state_reg[2]_2 ),
        .I1(p_5_in18_in),
        .I2(p_1_in7_in),
        .I3(p_0_in43_in),
        .I4(p_4_in),
        .O(\int_data[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \int_data[4]_i_6 
       (.I0(p_5_in),
        .I1(Q[1]),
        .I2(\FSM_sequential_state_reg[2]_0 ),
        .O(\int_data[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_data[4]_i_7__0 
       (.I0(p_5_in18_in),
        .I1(\FSM_sequential_state_reg[2]_2 ),
        .O(\int_data[4]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h1C1C1C0C0C0C1C0C)) 
    \int_data[5]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(\lfsr_q[10]_i_1_n_0 ),
        .I4(\cs_bytes_sent_reg[0]_0 ),
        .I5(\lfsr_q[2]_i_1_n_0 ),
        .O(hs_data[5]));
  LUT6 #(
    .INIT(64'hE2000000FFFFFFFF)) 
    \int_data[5]_i_1__0 
       (.I0(\lfsr_q[10]_i_1_n_0 ),
        .I1(\data_count_reg[0]_0 ),
        .I2(\lfsr_q[2]_i_1_n_0 ),
        .I3(O),
        .I4(\data_count_reg[15] ),
        .I5(out[0]),
        .O(\int_data_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h000080800F000000)) 
    \int_data[5]_i_1__1 
       (.I0(\data_count_reg[4] ),
        .I1(\lfsr_q[10]_i_1_n_0 ),
        .I2(out[0]),
        .I3(\int_data[5]_i_2_n_0 ),
        .I4(out[2]),
        .I5(out[1]),
        .O(hs_data[13]));
  LUT5 #(
    .INIT(32'hFFB80000)) 
    \int_data[5]_i_1__6 
       (.I0(\lfsr_q[2]_i_1_n_0 ),
        .I1(\data_count_reg[8] ),
        .I2(\lfsr_q[10]_i_1_n_0 ),
        .I3(\data_count_reg[0] ),
        .I4(out[0]),
        .O(\int_data_reg[5] ));
  LUT6 #(
    .INIT(64'h000000002F222F2F)) 
    \int_data[5]_i_2 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(\lfsr_q[2]_i_4_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(\lfsr_q[2]_i_3_n_0 ),
        .I4(\lfsr_q[2]_i_2__1_n_0 ),
        .I5(\cs_bytes_sent_reg[0]_0 ),
        .O(\int_data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000F8F0000008F00)) 
    \int_data[6]_i_1 
       (.I0(\data_count_reg[4] ),
        .I1(\lfsr_q[9]_i_1_n_0 ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(\int_data[6]_i_2__0_n_0 ),
        .O(hs_data[14]));
  LUT2 #(
    .INIT(4'h6)) 
    \int_data[6]_i_10 
       (.I0(p_5_in10_in),
        .I1(\FSM_sequential_state_reg[2] ),
        .O(\int_data[6]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00883000)) 
    \int_data[6]_i_1__0 
       (.I0(Q[1]),
        .I1(out[0]),
        .I2(\int_data[6]_i_2_n_0 ),
        .I3(out[2]),
        .I4(out[1]),
        .O(hs_data[6]));
  LUT6 #(
    .INIT(64'h8088800000000000)) 
    \int_data[6]_i_1__4 
       (.I0(\data_count_reg[15] ),
        .I1(O),
        .I2(\lfsr_q[1]_i_1_n_0 ),
        .I3(\data_count_reg[0]_0 ),
        .I4(\lfsr_q[9]_i_1_n_0 ),
        .I5(out[0]),
        .O(\int_data_reg[6] ));
  LUT5 #(
    .INIT(32'hFFB80000)) 
    \int_data[6]_i_1__5 
       (.I0(\lfsr_q[1]_i_1_n_0 ),
        .I1(\data_count_reg[8] ),
        .I2(\lfsr_q[9]_i_1_n_0 ),
        .I3(\data_count_reg[0] ),
        .I4(out[0]),
        .O(\int_data_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hF100F100F1FFF100)) 
    \int_data[6]_i_2 
       (.I0(\lfsr_q[1]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(\int_data[6]_i_3_n_0 ),
        .I3(\cs_bytes_sent_reg[0]_0 ),
        .I4(\int_data[6]_i_4_n_0 ),
        .I5(\int_data[6]_i_5_n_0 ),
        .O(\int_data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000002F222F2F)) 
    \int_data[6]_i_2__0 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(\int_data[6]_i_3__0_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(\int_data[6]_i_4__2_n_0 ),
        .I4(\int_data[6]_i_5__0_n_0 ),
        .I5(\cs_bytes_sent_reg[0]_0 ),
        .O(\int_data[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8288282228228288)) 
    \int_data[6]_i_3 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(\payload_q_reg[7]_5 ),
        .I2(\FSM_sequential_state_reg[2]_1 ),
        .I3(Q[1]),
        .I4(p_0_in8_in),
        .I5(\lfsr_q[1]_i_3_n_0 ),
        .O(\int_data[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[6]_i_3__0 
       (.I0(\int_data[6]_i_6_n_0 ),
        .I1(p_4_in),
        .I2(p_2_in9_in),
        .I3(p_0_in8_in),
        .I4(\payload_q_reg[7]_7 ),
        .I5(\payload_q_reg[7]_5 ),
        .O(\int_data[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFFBEAAEAEEAFBBF)) 
    \int_data[6]_i_4 
       (.I0(\FSM_sequential_state_reg[2]_3 ),
        .I1(crc_valid_data[2]),
        .I2(\lfsr_q[9]_i_7_n_0 ),
        .I3(\payload_q_reg[7]_7 ),
        .I4(\lfsr_q[9]_i_6_n_0 ),
        .I5(\lfsr_q[9]_i_5_n_0 ),
        .O(\int_data[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h1441411441141441)) 
    \int_data[6]_i_4__2 
       (.I0(\FSM_sequential_state_reg[1] ),
        .I1(\payload_q_reg[7] ),
        .I2(p_0_in68_in),
        .I3(p_0_in),
        .I4(p_5_in26_in),
        .I5(\int_data[6]_i_7_n_0 ),
        .O(\int_data[6]_i_4__2_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \int_data[6]_i_5 
       (.I0(\lfsr_q[9]_i_4_n_0 ),
        .I1(\lfsr_q[9]_i_3_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_1 ),
        .O(\int_data[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF0DDF000FFDDFFDD)) 
    \int_data[6]_i_5__0 
       (.I0(p_0_in68_in),
        .I1(crc_valid_data[0]),
        .I2(\int_data[6]_i_8_n_0 ),
        .I3(crc_valid_data[1]),
        .I4(\int_data[6]_i_9_n_0 ),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\int_data[6]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \int_data[6]_i_6 
       (.I0(\FSM_sequential_state_reg[2]_0 ),
        .I1(Q[0]),
        .I2(p_5_in),
        .I3(p_5_in10_in),
        .I4(p_0_in),
        .O(\int_data[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969966996)) 
    \int_data[6]_i_7 
       (.I0(p_5_in),
        .I1(p_5_in10_in),
        .I2(p_0_in8_in),
        .I3(\payload_q_reg[7]_4 ),
        .I4(\FSM_sequential_state_reg[2]_1 ),
        .I5(Q[1]),
        .O(\int_data[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \int_data[6]_i_8 
       (.I0(\payload_q_reg[7]_13 ),
        .I1(p_0_in68_in),
        .I2(p_0_in8_in),
        .I3(p_2_in25_in),
        .I4(p_5_in),
        .I5(\int_data[6]_i_10_n_0 ),
        .O(\int_data[6]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \int_data[6]_i_9 
       (.I0(\payload_q_reg[7]_0 ),
        .I1(p_5_in10_in),
        .I2(p_2_in25_in),
        .O(\int_data[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \int_data[7]_i_1 
       (.I0(\data_count_reg[4] ),
        .I1(\lfsr_q[8]_i_1_n_0 ),
        .I2(out[1]),
        .I3(out[2]),
        .I4(out[0]),
        .I5(\int_data[7]_i_3__2_n_0 ),
        .O(hs_data[15]));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \int_data[7]_i_1__0 
       (.I0(Q[1]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\int_data[7]_i_2__2_n_0 ),
        .O(hs_data[7]));
  LUT6 #(
    .INIT(64'h8088800000000000)) 
    \int_data[7]_i_1__5 
       (.I0(\data_count_reg[15] ),
        .I1(O),
        .I2(\lfsr_q[0]_i_1_n_0 ),
        .I3(\data_count_reg[0]_0 ),
        .I4(\lfsr_q[8]_i_1_n_0 ),
        .I5(out[0]),
        .O(\int_data_reg[7] ));
  LUT5 #(
    .INIT(32'hFFB80000)) 
    \int_data[7]_i_2__1 
       (.I0(\lfsr_q[0]_i_1_n_0 ),
        .I1(\data_count_reg[8] ),
        .I2(\lfsr_q[8]_i_1_n_0 ),
        .I3(\data_count_reg[0] ),
        .I4(out[0]),
        .O(\int_data_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h00000000FB080000)) 
    \int_data[7]_i_2__2 
       (.I0(\lfsr_q[0]_i_1_n_0 ),
        .I1(\cs_bytes_sent_reg[0] ),
        .I2(\cs_bytes_sent_reg[1] ),
        .I3(\lfsr_q[8]_i_1_n_0 ),
        .I4(out[2]),
        .I5(out[1]),
        .O(\int_data[7]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h00008A00)) 
    \int_data[7]_i_3__2 
       (.I0(\lfsr_q[0]_i_1_n_0 ),
        .I1(\cs_bytes_sent_reg[1] ),
        .I2(\cs_bytes_sent_reg[0] ),
        .I3(out[2]),
        .I4(out[1]),
        .O(\int_data[7]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h111F1F111F11111F)) 
    \lfsr_q[0]_i_1 
       (.I0(\lfsr_q[0]_i_2_n_0 ),
        .I1(crc_valid_data[3]),
        .I2(\lfsr_q[0]_i_3_n_0 ),
        .I3(\lfsr_q[0]_i_4_n_0 ),
        .I4(\payload_q_reg[7]_6 ),
        .I5(\lfsr_q[0]_i_6_n_0 ),
        .O(\lfsr_q[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \lfsr_q[0]_i_10 
       (.I0(p_4_in),
        .I1(p_0_in),
        .I2(\lfsr_q_reg_n_0_[0] ),
        .O(\lfsr_q[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hA3FFA3FFF3F0F3FF)) 
    \lfsr_q[0]_i_2 
       (.I0(\lfsr_q[0]_i_7_n_0 ),
        .I1(\lfsr_q[0]_i_8_n_0 ),
        .I2(crc_valid_data[2]),
        .I3(crc_valid_data[0]),
        .I4(\lfsr_q_reg_n_0_[0] ),
        .I5(crc_valid_data[1]),
        .O(\lfsr_q[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000001F111111)) 
    \lfsr_q[0]_i_3 
       (.I0(\lfsr_q_reg_n_0_[0] ),
        .I1(crc_valid_data[1]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(out[1]),
        .I5(\FSM_sequential_state_reg[1]_2 ),
        .O(\lfsr_q[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \lfsr_q[0]_i_4 
       (.I0(\payload_q_reg[7]_0 ),
        .I1(p_2_in),
        .I2(p_3_in),
        .O(\lfsr_q[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[0]_i_6 
       (.I0(p_0_in),
        .I1(\lfsr_q[6]_i_12_n_0 ),
        .I2(\payload_q_reg[4]_2 ),
        .I3(p_1_in7_in),
        .I4(p_5_in),
        .O(\lfsr_q[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h57A8A857A85757A8)) 
    \lfsr_q[0]_i_7 
       (.I0(\payload_q_reg[7] ),
        .I1(\payload_q_reg[4]_1 ),
        .I2(\FSM_sequential_state_reg[2]_1 ),
        .I3(p_4_in),
        .I4(\FSM_sequential_state_reg[2]_2 ),
        .I5(\lfsr_q[0]_i_9_n_0 ),
        .O(\lfsr_q[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h690069FF96FF9600)) 
    \lfsr_q[0]_i_8 
       (.I0(\payload_q_reg[7] ),
        .I1(\FSM_sequential_state_reg[2]_2 ),
        .I2(\lfsr_q[0]_i_10_n_0 ),
        .I3(crc_valid_data[1]),
        .I4(\payload_q_reg[7]_0 ),
        .I5(\lfsr_q[8]_i_17_n_0 ),
        .O(\lfsr_q[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \lfsr_q[0]_i_9 
       (.I0(\lfsr_q_reg_n_0_[0] ),
        .I1(p_0_in),
        .I2(p_1_in7_in),
        .I3(p_5_in18_in),
        .I4(p_5_in),
        .O(\lfsr_q[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000077F7)) 
    \lfsr_q[10]_i_1 
       (.I0(\lfsr_q[10]_i_2__1_n_0 ),
        .I1(\lfsr_q[10]_i_3_n_0 ),
        .I2(p_3_in),
        .I3(\FSM_sequential_state_reg[1]_3 ),
        .I4(crc_valid_data[3]),
        .I5(\lfsr_q[10]_i_5_n_0 ),
        .O(\lfsr_q[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \lfsr_q[10]_i_10 
       (.I0(\payload_q_reg[7]_12 ),
        .I1(p_3_in),
        .I2(p_0_in68_in),
        .I3(p_0_in43_in),
        .I4(p_2_in25_in),
        .O(\lfsr_q[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8778788778878778)) 
    \lfsr_q[10]_i_11 
       (.I0(Q[0]),
        .I1(\FSM_sequential_state_reg[2]_0 ),
        .I2(p_4_in),
        .I3(p_0_in68_in),
        .I4(\lfsr_q_reg_n_0_[0] ),
        .I5(p_0_in43_in),
        .O(\lfsr_q[10]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h66969969)) 
    \lfsr_q[10]_i_12 
       (.I0(\payload_q_reg[7]_12 ),
        .I1(p_5_in10_in),
        .I2(\FSM_sequential_state_reg[2]_0 ),
        .I3(Q[1]),
        .I4(p_5_in18_in),
        .O(\lfsr_q[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFF960096FFFFFFFF)) 
    \lfsr_q[10]_i_2__1 
       (.I0(p_5_in10_in),
        .I1(\FSM_sequential_state_reg[2] ),
        .I2(p_0_in43_in),
        .I3(crc_valid_data[1]),
        .I4(\lfsr_q[10]_i_7_n_0 ),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\lfsr_q[10]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hEBBEBEEBBEEBEBBE)) 
    \lfsr_q[10]_i_3 
       (.I0(\FSM_sequential_state_reg[2]_6 ),
        .I1(\lfsr_q[10]_i_9_n_0 ),
        .I2(p_5_in18_in),
        .I3(p_5_in10_in),
        .I4(\payload_q_reg[7]_4 ),
        .I5(\lfsr_q[10]_i_10_n_0 ),
        .O(\lfsr_q[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \lfsr_q[10]_i_5 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(\payload_q_reg[7]_4 ),
        .I2(\lfsr_q[10]_i_9_n_0 ),
        .I3(\lfsr_q[10]_i_11_n_0 ),
        .I4(\lfsr_q[14]_i_5_n_0 ),
        .I5(\lfsr_q[10]_i_12_n_0 ),
        .O(\lfsr_q[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[10]_i_7 
       (.I0(\payload_q_reg[7]_4 ),
        .I1(p_5_in18_in),
        .I2(\lfsr_q[6]_i_10_n_0 ),
        .I3(p_5_in10_in),
        .I4(p_0_in8_in),
        .I5(\payload_q_reg[7]_14 ),
        .O(\lfsr_q[10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \lfsr_q[10]_i_9 
       (.I0(\FSM_sequential_state_reg[2]_1 ),
        .I1(Q[1]),
        .I2(p_0_in8_in),
        .I3(p_2_in17_in),
        .I4(p_2_in),
        .O(\lfsr_q[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF09F9)) 
    \lfsr_q[11]_i_1 
       (.I0(\lfsr_q[11]_i_2__1_n_0 ),
        .I1(\payload_q_reg[7]_5 ),
        .I2(crc_valid_data[2]),
        .I3(\lfsr_q[11]_i_4_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_3 ),
        .I5(\lfsr_q[11]_i_5_n_0 ),
        .O(\lfsr_q[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[11]_i_2__1 
       (.I0(\FSM_sequential_state_reg[2]_2 ),
        .I1(p_5_in18_in),
        .I2(p_4_in),
        .I3(p_5_in26_in),
        .I4(p_3_in),
        .I5(p_2_in),
        .O(\lfsr_q[11]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[11]_i_4 
       (.I0(\lfsr_q[11]_i_7_n_0 ),
        .I1(p_4_in),
        .I2(p_0_in43_in),
        .I3(p_1_in7_in),
        .I4(p_5_in18_in),
        .I5(\FSM_sequential_state_reg[2]_2 ),
        .O(\lfsr_q[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hEBBEBEEBAAAAAAAA)) 
    \lfsr_q[11]_i_5 
       (.I0(\lfsr_q[11]_i_8_n_0 ),
        .I1(\lfsr_q[11]_i_7_n_0 ),
        .I2(\lfsr_q[11]_i_9_n_0 ),
        .I3(p_5_in18_in),
        .I4(\FSM_sequential_state_reg[2]_2 ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\lfsr_q[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[11]_i_7 
       (.I0(\payload_q_reg[7]_5 ),
        .I1(p_2_in9_in),
        .I2(p_5_in26_in),
        .I3(\lfsr_q[6]_i_10_n_0 ),
        .I4(p_2_in),
        .I5(\payload_q_reg[7]_6 ),
        .O(\lfsr_q[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h690069FF00000000)) 
    \lfsr_q[11]_i_8 
       (.I0(\payload_q_reg[7] ),
        .I1(p_1_in7_in),
        .I2(p_5_in18_in),
        .I3(crc_valid_data[0]),
        .I4(p_4_in),
        .I5(\FSM_sequential_state_reg[2]_4 ),
        .O(\lfsr_q[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9669696969969696)) 
    \lfsr_q[11]_i_9 
       (.I0(p_0_in43_in),
        .I1(p_1_in7_in),
        .I2(p_0_in68_in),
        .I3(\FSM_sequential_state_reg[2]_0 ),
        .I4(Q[1]),
        .I5(p_5_in),
        .O(\lfsr_q[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF0D0000FF0DFF0D)) 
    \lfsr_q[12]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\lfsr_q[12]_i_2_n_0 ),
        .I2(\lfsr_q[12]_i_3_n_0 ),
        .I3(crc_valid_data[3]),
        .I4(\lfsr_q[12]_i_4_n_0 ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\lfsr_q[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[12]_i_12__0 
       (.I0(p_5_in26_in),
        .I1(p_0_in43_in),
        .I2(p_2_in),
        .I3(p_2_in17_in),
        .I4(\lfsr_q_reg_n_0_[0] ),
        .I5(p_5_in),
        .O(\lfsr_q[12]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B88BB8B8B847)) 
    \lfsr_q[12]_i_2 
       (.I0(\lfsr_q[12]_i_5_n_0 ),
        .I1(crc_valid_data[1]),
        .I2(\lfsr_q[12]_i_6_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_4 ),
        .I4(crc_valid_data[2]),
        .I5(Q[1]),
        .O(\lfsr_q[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \lfsr_q[12]_i_3 
       (.I0(\FSM_sequential_state_reg[1]_3 ),
        .I1(p_5_in),
        .I2(\lfsr_q[12]_i_8_n_0 ),
        .O(\lfsr_q[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[12]_i_4 
       (.I0(\payload_q_reg[7]_8 ),
        .I1(\payload_q_reg[7]_12 ),
        .I2(p_2_in9_in),
        .I3(p_5_in10_in),
        .I4(\payload_q_reg[7]_4 ),
        .I5(\lfsr_q[12]_i_12__0_n_0 ),
        .O(\lfsr_q[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[12]_i_5 
       (.I0(p_5_in26_in),
        .I1(p_2_in17_in),
        .I2(\lfsr_q_reg_n_0_[0] ),
        .I3(p_0_in),
        .I4(\payload_q_reg[7]_12 ),
        .I5(p_2_in9_in),
        .O(\lfsr_q[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[12]_i_6 
       (.I0(p_0_in),
        .I1(p_2_in17_in),
        .I2(p_5_in26_in),
        .I3(p_5_in),
        .O(\lfsr_q[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6000000050000000)) 
    \lfsr_q[12]_i_8 
       (.I0(\lfsr_q[4]_i_3_n_0 ),
        .I1(crc_valid_data[3]),
        .I2(crc_valid_data[0]),
        .I3(crc_valid_data[1]),
        .I4(crc_valid_data[2]),
        .I5(Q[1]),
        .O(\lfsr_q[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF3CAA)) 
    \lfsr_q[13]_i_1 
       (.I0(\lfsr_q[13]_i_2_n_0 ),
        .I1(\lfsr_q[13]_i_3_n_0 ),
        .I2(\lfsr_q[13]_i_4__1_n_0 ),
        .I3(crc_valid_data[2]),
        .I4(\FSM_sequential_state_reg[2]_3 ),
        .I5(\lfsr_q[13]_i_7_n_0 ),
        .O(\lfsr_q[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h960069FF00000000)) 
    \lfsr_q[13]_i_10 
       (.I0(p_0_in8_in),
        .I1(\payload_q_reg[7]_0 ),
        .I2(p_2_in25_in),
        .I3(crc_valid_data[0]),
        .I4(p_5_in10_in),
        .I5(\FSM_sequential_state_reg[2]_4 ),
        .O(\lfsr_q[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[13]_i_11 
       (.I0(\payload_q_reg[7]_17 ),
        .I1(p_2_in25_in),
        .I2(p_5_in10_in),
        .I3(\lfsr_q[13]_i_15_n_0 ),
        .I4(p_5_in18_in),
        .I5(p_1_in7_in),
        .O(\lfsr_q[13]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[13]_i_15 
       (.I0(p_0_in68_in),
        .I1(\lfsr_q_reg_n_0_[0] ),
        .O(\lfsr_q[13]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[13]_i_2 
       (.I0(\payload_q_reg[7]_0 ),
        .I1(p_2_in25_in),
        .I2(p_0_in68_in),
        .I3(p_0_in8_in),
        .I4(p_2_in17_in),
        .O(\lfsr_q[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[13]_i_3 
       (.I0(\payload_q_reg[7]_0 ),
        .I1(p_2_in25_in),
        .I2(p_0_in68_in),
        .I3(\lfsr_q_reg_n_0_[0] ),
        .I4(p_5_in26_in),
        .I5(p_4_in),
        .O(\lfsr_q[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hA9A6)) 
    \lfsr_q[13]_i_4__1 
       (.I0(p_2_in17_in),
        .I1(Q[0]),
        .I2(\FSM_sequential_state_reg[2]_1 ),
        .I3(Q[1]),
        .O(\lfsr_q[13]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hEBBEBEEBAAAAAAAA)) 
    \lfsr_q[13]_i_7 
       (.I0(\lfsr_q[13]_i_10_n_0 ),
        .I1(\lfsr_q[13]_i_4__1_n_0 ),
        .I2(\lfsr_q[13]_i_11_n_0 ),
        .I3(p_2_in9_in),
        .I4(\payload_q_reg[7]_0 ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\lfsr_q[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0EE0E00EEEEEEEEE)) 
    \lfsr_q[14]_i_1 
       (.I0(\lfsr_q[14]_i_2_n_0 ),
        .I1(crc_valid_data[3]),
        .I2(\lfsr_q[14]_i_4_n_0 ),
        .I3(\lfsr_q[14]_i_5_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_0 ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\lfsr_q[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \lfsr_q[14]_i_11 
       (.I0(p_2_in17_in),
        .I1(\FSM_sequential_state_reg[2]_0 ),
        .I2(Q[1]),
        .O(\lfsr_q[14]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[14]_i_13 
       (.I0(p_2_in25_in),
        .I1(p_0_in43_in),
        .O(\lfsr_q[14]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[14]_i_14 
       (.I0(p_3_in),
        .I1(p_2_in),
        .O(\lfsr_q[14]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[14]_i_15 
       (.I0(p_5_in),
        .I1(p_2_in25_in),
        .O(\lfsr_q[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hF3BBFFBBF3BBFF88)) 
    \lfsr_q[14]_i_2 
       (.I0(\lfsr_q[14]_i_7_n_0 ),
        .I1(crc_valid_data[0]),
        .I2(\lfsr_q[14]_i_8_n_0 ),
        .I3(crc_valid_data[2]),
        .I4(crc_valid_data[1]),
        .I5(p_5_in18_in),
        .O(\lfsr_q[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[14]_i_4 
       (.I0(\lfsr_q[14]_i_9_n_0 ),
        .I1(\payload_q_reg[7]_16 ),
        .I2(p_0_in),
        .I3(p_0_in43_in),
        .I4(p_0_in68_in),
        .I5(\lfsr_q[14]_i_11_n_0 ),
        .O(\lfsr_q[14]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6A95)) 
    \lfsr_q[14]_i_5 
       (.I0(p_2_in25_in),
        .I1(Q[1]),
        .I2(\FSM_sequential_state_reg[2]_0 ),
        .I3(p_5_in26_in),
        .O(\lfsr_q[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6F90906F609F9F60)) 
    \lfsr_q[14]_i_7 
       (.I0(\lfsr_q[14]_i_13_n_0 ),
        .I1(\payload_q_reg[7]_4 ),
        .I2(crc_valid_data[1]),
        .I3(\lfsr_q[14]_i_14_n_0 ),
        .I4(\payload_q_reg[7]_0 ),
        .I5(p_5_in18_in),
        .O(\lfsr_q[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[14]_i_8 
       (.I0(\payload_q_reg[7]_0 ),
        .I1(p_3_in),
        .I2(\lfsr_q[14]_i_15_n_0 ),
        .I3(p_0_in43_in),
        .I4(p_0_in68_in),
        .I5(\payload_q_reg[7]_11 ),
        .O(\lfsr_q[14]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[14]_i_9 
       (.I0(p_3_in),
        .I1(p_5_in18_in),
        .O(\lfsr_q[14]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE5)) 
    \lfsr_q[15]_i_1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .O(crc_reset));
  LUT6 #(
    .INIT(64'hE11E1EE11EE1E11E)) 
    \lfsr_q[15]_i_10 
       (.I0(\FSM_sequential_state_reg[2]_5 ),
        .I1(Q[0]),
        .I2(\lfsr_q[15]_i_19_n_0 ),
        .I3(p_4_in),
        .I4(p_2_in9_in),
        .I5(p_1_in7_in),
        .O(\lfsr_q[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[15]_i_12 
       (.I0(p_0_in43_in),
        .I1(p_1_in7_in),
        .I2(\payload_q_reg[4] ),
        .I3(p_3_in),
        .I4(p_4_in),
        .I5(p_5_in10_in),
        .O(\lfsr_q[15]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \lfsr_q[15]_i_16 
       (.I0(p_4_in),
        .I1(p_0_in43_in),
        .I2(p_1_in7_in),
        .O(\lfsr_q[15]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAA559AAA55AA9AAA)) 
    \lfsr_q[15]_i_17 
       (.I0(\lfsr_q[6]_i_10_n_0 ),
        .I1(crc_valid_data[2]),
        .I2(crc_valid_data[1]),
        .I3(Q[0]),
        .I4(\FSM_sequential_state_reg[2]_0 ),
        .I5(Q[1]),
        .O(\lfsr_q[15]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFEEFCEE00110311)) 
    \lfsr_q[15]_i_19 
       (.I0(Q[1]),
        .I1(\FSM_sequential_state_reg[2]_0 ),
        .I2(crc_valid_data[2]),
        .I3(crc_valid_data[1]),
        .I4(Q[0]),
        .I5(p_3_in),
        .O(\lfsr_q[15]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00F2FFFF00F200F2)) 
    \lfsr_q[15]_i_2 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\lfsr_q_reg[15]_i_4_n_0 ),
        .I2(\lfsr_q[15]_i_5_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_2 ),
        .I4(\lfsr_q[15]_i_7_n_0 ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(p_0_in0));
  LUT6 #(
    .INIT(64'h0909090909FF0909)) 
    \lfsr_q[15]_i_5 
       (.I0(\payload_q_reg[7]_3 ),
        .I1(\lfsr_q[15]_i_12_n_0 ),
        .I2(\FSM_sequential_state_reg[1] ),
        .I3(crc_valid_data[1]),
        .I4(p_5_in26_in),
        .I5(crc_valid_data[0]),
        .O(\lfsr_q[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[15]_i_7 
       (.I0(\payload_q_reg[7]_3 ),
        .I1(p_5_in26_in),
        .I2(\payload_q_reg[7]_15 ),
        .I3(p_0_in8_in),
        .I4(\lfsr_q[15]_i_16_n_0 ),
        .I5(\lfsr_q[15]_i_17_n_0 ),
        .O(\lfsr_q[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCC9C633333639)) 
    \lfsr_q[15]_i_9 
       (.I0(Q[0]),
        .I1(\lfsr_q[3]_i_7_n_0 ),
        .I2(\FSM_sequential_state_reg[2] ),
        .I3(Q[1]),
        .I4(crc_valid_data[1]),
        .I5(p_2_in9_in),
        .O(\lfsr_q[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h1FF1F11F11111111)) 
    \lfsr_q[1]_i_1 
       (.I0(\lfsr_q[1]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(\lfsr_q[1]_i_3_n_0 ),
        .I3(\lfsr_q[1]_i_4_n_0 ),
        .I4(\payload_q_reg[7]_5 ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\lfsr_q[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00F3F3AAAAF3F3)) 
    \lfsr_q[1]_i_2 
       (.I0(\lfsr_q[1]_i_5_n_0 ),
        .I1(p_0_in68_in),
        .I2(crc_valid_data[1]),
        .I3(\lfsr_q[1]_i_6_n_0 ),
        .I4(crc_valid_data[0]),
        .I5(crc_valid_data[2]),
        .O(\lfsr_q[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[1]_i_3 
       (.I0(p_2_in9_in),
        .I1(p_4_in),
        .I2(p_0_in),
        .I3(p_5_in10_in),
        .I4(p_5_in),
        .I5(\payload_q_reg[4]_5 ),
        .O(\lfsr_q[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h59)) 
    \lfsr_q[1]_i_4 
       (.I0(p_0_in8_in),
        .I1(Q[1]),
        .I2(\FSM_sequential_state_reg[2]_1 ),
        .O(\lfsr_q[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h306F3F603F60306F)) 
    \lfsr_q[1]_i_5 
       (.I0(\payload_q_reg[7]_4 ),
        .I1(\lfsr_q[1]_i_8_n_0 ),
        .I2(crc_valid_data[1]),
        .I3(\payload_q_reg[7]_0 ),
        .I4(p_5_in10_in),
        .I5(p_2_in25_in),
        .O(\lfsr_q[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \lfsr_q[1]_i_6 
       (.I0(\payload_q_reg[7]_11 ),
        .I1(p_0_in8_in),
        .I2(p_5_in10_in),
        .I3(p_5_in),
        .I4(\lfsr_q[1]_i_9_n_0 ),
        .O(\lfsr_q[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[1]_i_8 
       (.I0(\FSM_sequential_state_reg[2] ),
        .I1(p_5_in10_in),
        .I2(p_5_in),
        .I3(p_2_in25_in),
        .I4(p_0_in8_in),
        .I5(p_0_in68_in),
        .O(\lfsr_q[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[1]_i_9 
       (.I0(\payload_q_reg[7] ),
        .I1(p_0_in68_in),
        .I2(p_0_in),
        .I3(p_5_in26_in),
        .O(\lfsr_q[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0DFF0D0D)) 
    \lfsr_q[2]_i_1 
       (.I0(\lfsr_q[2]_i_2__1_n_0 ),
        .I1(\lfsr_q[2]_i_3_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(\lfsr_q[2]_i_4_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_1 ),
        .O(\lfsr_q[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC3693C69FFFFFFFF)) 
    \lfsr_q[2]_i_2__1 
       (.I0(p_3_in),
        .I1(p_5_in18_in),
        .I2(\payload_q_reg[7]_0 ),
        .I3(crc_valid_data[1]),
        .I4(\lfsr_q[2]_i_5_n_0 ),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\lfsr_q[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0606090906FF0909)) 
    \lfsr_q[2]_i_3 
       (.I0(\lfsr_q[2]_i_6_n_0 ),
        .I1(\lfsr_q[2]_i_7_n_0 ),
        .I2(\FSM_sequential_state_reg[1] ),
        .I3(crc_valid_data[1]),
        .I4(p_0_in43_in),
        .I5(crc_valid_data[0]),
        .O(\lfsr_q[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996696996699696)) 
    \lfsr_q[2]_i_4 
       (.I0(\lfsr_q[2]_i_8_n_0 ),
        .I1(p_5_in10_in),
        .I2(p_5_in18_in),
        .I3(Q[1]),
        .I4(\FSM_sequential_state_reg[2]_3 ),
        .I5(\lfsr_q[7]_i_11_n_0 ),
        .O(\lfsr_q[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[2]_i_5 
       (.I0(p_2_in),
        .I1(p_0_in43_in),
        .I2(\payload_q_reg[7]_12 ),
        .I3(p_5_in10_in),
        .I4(p_3_in),
        .O(\lfsr_q[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[2]_i_6 
       (.I0(p_5_in18_in),
        .I1(p_5_in10_in),
        .O(\lfsr_q[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h69696996)) 
    \lfsr_q[2]_i_7 
       (.I0(\payload_q_reg[7]_5 ),
        .I1(p_2_in),
        .I2(p_0_in8_in),
        .I3(Q[1]),
        .I4(\FSM_sequential_state_reg[2]_1 ),
        .O(\lfsr_q[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \lfsr_q[2]_i_8 
       (.I0(\FSM_sequential_state_reg[2]_1 ),
        .I1(Q[1]),
        .I2(p_0_in8_in),
        .I3(p_2_in),
        .O(\lfsr_q[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFF0D0D0D0D0DFF0D)) 
    \lfsr_q[3]_i_1 
       (.I0(\lfsr_q[3]_i_2__1_n_0 ),
        .I1(\lfsr_q[3]_i_3_n_0 ),
        .I2(crc_valid_data[3]),
        .I3(\FSM_sequential_state_reg[1]_1 ),
        .I4(\lfsr_q[3]_i_4_n_0 ),
        .I5(\lfsr_q[3]_i_5_n_0 ),
        .O(\lfsr_q[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \lfsr_q[3]_i_10 
       (.I0(\FSM_sequential_state_reg[2]_2 ),
        .I1(p_2_in),
        .I2(p_5_in26_in),
        .I3(p_2_in9_in),
        .O(\lfsr_q[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h09F9F909FFFFFFFF)) 
    \lfsr_q[3]_i_2__1 
       (.I0(\payload_q_reg[7]_1 ),
        .I1(\lfsr_q[3]_i_7_n_0 ),
        .I2(crc_valid_data[1]),
        .I3(\lfsr_q[3]_i_8_n_0 ),
        .I4(\payload_q_reg[7]_2 ),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\lfsr_q[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h5775300375570330)) 
    \lfsr_q[3]_i_3 
       (.I0(\FSM_sequential_state_reg[1]_3 ),
        .I1(\FSM_sequential_state_reg[2]_6 ),
        .I2(\lfsr_q[3]_i_10_n_0 ),
        .I3(p_5_in18_in),
        .I4(p_1_in7_in),
        .I5(\payload_q_reg[7]_2 ),
        .O(\lfsr_q[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF10E0EF10EF1F10E)) 
    \lfsr_q[3]_i_4 
       (.I0(crc_valid_data[1]),
        .I1(Q[0]),
        .I2(\FSM_sequential_state_reg[2] ),
        .I3(p_2_in25_in),
        .I4(p_5_in18_in),
        .I5(p_5_in10_in),
        .O(\lfsr_q[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696699669)) 
    \lfsr_q[3]_i_5 
       (.I0(p_2_in9_in),
        .I1(p_5_in26_in),
        .I2(p_2_in),
        .I3(\FSM_sequential_state_reg[2]_2 ),
        .I4(Q[1]),
        .I5(\FSM_sequential_state_reg[2]_1 ),
        .O(\lfsr_q[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[3]_i_7 
       (.I0(p_5_in26_in),
        .I1(p_4_in),
        .O(\lfsr_q[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[3]_i_8 
       (.I0(p_5_in26_in),
        .I1(p_4_in),
        .I2(p_5_in18_in),
        .I3(p_1_in7_in),
        .I4(p_2_in9_in),
        .I5(\FSM_sequential_state_reg[2]_2 ),
        .O(\lfsr_q[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h1F11F1FF11111111)) 
    \lfsr_q[4]_i_1 
       (.I0(\lfsr_q_reg[4]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(Q[1]),
        .I3(\FSM_sequential_state_reg[2]_0 ),
        .I4(\lfsr_q[4]_i_3_n_0 ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\lfsr_q[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[4]_i_3 
       (.I0(p_3_in),
        .I1(p_5_in18_in),
        .I2(\lfsr_q_reg_n_0_[0] ),
        .I3(p_5_in26_in),
        .I4(p_2_in17_in),
        .I5(p_2_in9_in),
        .O(\lfsr_q[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[4]_i_4 
       (.I0(p_2_in9_in),
        .I1(p_0_in),
        .I2(\lfsr_q_reg_n_0_[0] ),
        .I3(p_2_in17_in),
        .I4(p_5_in26_in),
        .O(\lfsr_q[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA0F3AFF3AFF3A0F3)) 
    \lfsr_q[4]_i_5 
       (.I0(\lfsr_q[12]_i_6_n_0 ),
        .I1(p_0_in),
        .I2(crc_valid_data[1]),
        .I3(crc_valid_data[0]),
        .I4(p_5_in),
        .I5(\FSM_sequential_state_reg[2]_0 ),
        .O(\lfsr_q[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFFAE)) 
    \lfsr_q[5]_i_1 
       (.I0(\lfsr_q[5]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\lfsr_q[5]_i_3_n_0 ),
        .I3(\lfsr_q[5]_i_4_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .O(\lfsr_q[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \lfsr_q[5]_i_10 
       (.I0(\FSM_sequential_state_reg[2]_2 ),
        .I1(p_2_in25_in),
        .I2(p_5_in),
        .O(\lfsr_q[5]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[5]_i_11 
       (.I0(\lfsr_q_reg_n_0_[0] ),
        .I1(p_0_in68_in),
        .I2(p_0_in),
        .I3(p_1_in7_in),
        .O(\lfsr_q[5]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[5]_i_12 
       (.I0(\lfsr_q_reg_n_0_[0] ),
        .I1(p_0_in),
        .I2(p_4_in),
        .I3(p_5_in10_in),
        .I4(p_2_in17_in),
        .O(\lfsr_q[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[5]_i_13 
       (.I0(p_5_in18_in),
        .I1(p_2_in25_in),
        .I2(p_1_in7_in),
        .I3(p_0_in),
        .I4(p_0_in68_in),
        .I5(\lfsr_q_reg_n_0_[0] ),
        .O(\lfsr_q[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \lfsr_q[5]_i_2 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(\payload_q_reg[4]_0 ),
        .I2(p_3_in),
        .I3(p_2_in),
        .I4(\payload_q_reg[7] ),
        .I5(\lfsr_q[5]_i_7_n_0 ),
        .O(\lfsr_q[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB88B8BB88BB8B88B)) 
    \lfsr_q[5]_i_3 
       (.I0(\lfsr_q[5]_i_8_n_0 ),
        .I1(crc_valid_data[1]),
        .I2(\payload_q_reg[7] ),
        .I3(p_5_in),
        .I4(p_2_in17_in),
        .I5(p_5_in10_in),
        .O(\lfsr_q[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0909090909FF0909)) 
    \lfsr_q[5]_i_4 
       (.I0(\payload_q_reg[4]_0 ),
        .I1(\lfsr_q[5]_i_9_n_0 ),
        .I2(\FSM_sequential_state_reg[1] ),
        .I3(crc_valid_data[1]),
        .I4(p_0_in8_in),
        .I5(crc_valid_data[0]),
        .O(\lfsr_q[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h69969669A55A5AA5)) 
    \lfsr_q[5]_i_7 
       (.I0(p_5_in26_in),
        .I1(Q[1]),
        .I2(p_2_in17_in),
        .I3(\lfsr_q[5]_i_10_n_0 ),
        .I4(\lfsr_q[5]_i_11_n_0 ),
        .I5(\FSM_sequential_state_reg[2]_0 ),
        .O(\lfsr_q[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[5]_i_8 
       (.I0(p_0_in8_in),
        .I1(\FSM_sequential_state_reg[2] ),
        .I2(\lfsr_q[5]_i_12_n_0 ),
        .I3(\FSM_sequential_state_reg[2]_2 ),
        .I4(\lfsr_q[14]_i_15_n_0 ),
        .I5(\payload_q_reg[7]_5 ),
        .O(\lfsr_q[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[5]_i_9 
       (.I0(p_4_in),
        .I1(\lfsr_q[8]_i_17_n_0 ),
        .I2(\lfsr_q[5]_i_13_n_0 ),
        .I3(p_0_in8_in),
        .I4(\FSM_sequential_state_reg[2]_2 ),
        .I5(\payload_q_reg[7] ),
        .O(\lfsr_q[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFF0D0DFF0D0D0D0D)) 
    \lfsr_q[6]_i_1 
       (.I0(\lfsr_q[6]_i_2__1_n_0 ),
        .I1(\lfsr_q[6]_i_3_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(\lfsr_q[6]_i_4_n_0 ),
        .I4(\lfsr_q[6]_i_5_n_0 ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\lfsr_q[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[6]_i_10 
       (.I0(p_3_in),
        .I1(p_2_in25_in),
        .O(\lfsr_q[6]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \lfsr_q[6]_i_11 
       (.I0(p_0_in8_in),
        .I1(p_0_in68_in),
        .I2(p_0_in43_in),
        .I3(p_0_in),
        .O(\lfsr_q[6]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \lfsr_q[6]_i_12 
       (.I0(p_4_in),
        .I1(\FSM_sequential_state_reg[2]_0 ),
        .I2(Q[0]),
        .O(\lfsr_q[6]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hE22EFFFF)) 
    \lfsr_q[6]_i_2__1 
       (.I0(\lfsr_q[6]_i_6_n_0 ),
        .I1(crc_valid_data[1]),
        .I2(p_5_in10_in),
        .I3(\lfsr_q[6]_i_7_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .O(\lfsr_q[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h4141414141FF4141)) 
    \lfsr_q[6]_i_3 
       (.I0(\FSM_sequential_state_reg[1] ),
        .I1(\lfsr_q[6]_i_8__1_n_0 ),
        .I2(\lfsr_q[6]_i_9_n_0 ),
        .I3(crc_valid_data[1]),
        .I4(p_2_in),
        .I5(crc_valid_data[0]),
        .O(\lfsr_q[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969999666)) 
    \lfsr_q[6]_i_4 
       (.I0(p_2_in9_in),
        .I1(\lfsr_q[6]_i_10_n_0 ),
        .I2(Q[1]),
        .I3(\FSM_sequential_state_reg[2]_0 ),
        .I4(\lfsr_q[6]_i_11_n_0 ),
        .I5(\lfsr_q[6]_i_12_n_0 ),
        .O(\lfsr_q[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[6]_i_5 
       (.I0(p_5_in10_in),
        .I1(\FSM_sequential_state_reg[2]_1 ),
        .O(\lfsr_q[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[6]_i_6 
       (.I0(\FSM_sequential_state_reg[2] ),
        .I1(p_2_in25_in),
        .I2(p_5_in18_in),
        .I3(p_5_in10_in),
        .O(\lfsr_q[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[6]_i_7 
       (.I0(p_5_in),
        .I1(p_2_in),
        .I2(p_0_in68_in),
        .I3(p_0_in8_in),
        .I4(\lfsr_q[14]_i_9_n_0 ),
        .I5(p_2_in25_in),
        .O(\lfsr_q[6]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \lfsr_q[6]_i_8__1 
       (.I0(\FSM_sequential_state_reg[2]_1 ),
        .I1(p_5_in10_in),
        .I2(p_2_in25_in),
        .O(\lfsr_q[6]_i_8__1_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \lfsr_q[6]_i_9 
       (.I0(\lfsr_q[6]_i_11_n_0 ),
        .I1(p_5_in),
        .I2(p_5_in26_in),
        .I3(p_2_in),
        .I4(p_3_in),
        .O(\lfsr_q[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00F2FFFF00F200F2)) 
    \lfsr_q[7]_i_1 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\lfsr_q[7]_i_2_n_0 ),
        .I2(\lfsr_q[7]_i_3_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_2 ),
        .I4(\lfsr_q[7]_i_4_n_0 ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\lfsr_q[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h4BB4B44B)) 
    \lfsr_q[7]_i_11 
       (.I0(Q[1]),
        .I1(\FSM_sequential_state_reg[2]_0 ),
        .I2(p_5_in),
        .I3(\payload_q_reg[7]_12 ),
        .I4(p_2_in17_in),
        .O(\lfsr_q[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[7]_i_12 
       (.I0(p_2_in),
        .I1(p_0_in43_in),
        .I2(p_5_in26_in),
        .I3(p_3_in),
        .I4(p_4_in),
        .I5(\lfsr_q[2]_i_6_n_0 ),
        .O(\lfsr_q[7]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[7]_i_13 
       (.I0(p_0_in8_in),
        .I1(p_2_in),
        .I2(p_1_in7_in),
        .I3(p_0_in43_in),
        .O(\lfsr_q[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8B88BB88B8BB8)) 
    \lfsr_q[7]_i_2 
       (.I0(\lfsr_q[7]_i_5_n_0 ),
        .I1(crc_valid_data[1]),
        .I2(\FSM_sequential_state_reg[2] ),
        .I3(p_3_in),
        .I4(p_5_in18_in),
        .I5(p_5_in26_in),
        .O(\lfsr_q[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h04FF0404040404FF)) 
    \lfsr_q[7]_i_3 
       (.I0(crc_valid_data[1]),
        .I1(p_2_in9_in),
        .I2(crc_valid_data[0]),
        .I3(\FSM_sequential_state_reg[1] ),
        .I4(\lfsr_q[7]_i_6_n_0 ),
        .I5(\lfsr_q[7]_i_7_n_0 ),
        .O(\lfsr_q[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[7]_i_4 
       (.I0(p_5_in18_in),
        .I1(\payload_q_reg[7]_4 ),
        .I2(\payload_q_reg[7]_10 ),
        .I3(\lfsr_q[7]_i_9_n_0 ),
        .I4(\payload_q_reg[4] ),
        .I5(\lfsr_q[7]_i_11_n_0 ),
        .O(\lfsr_q[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h3C96C369)) 
    \lfsr_q[7]_i_5 
       (.I0(\payload_q_reg[7]_4 ),
        .I1(\lfsr_q[7]_i_12_n_0 ),
        .I2(\FSM_sequential_state_reg[2]_2 ),
        .I3(\payload_q_reg[7]_0 ),
        .I4(p_2_in9_in),
        .O(\lfsr_q[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[7]_i_6 
       (.I0(\payload_q_reg[7]_10 ),
        .I1(p_2_in9_in),
        .I2(p_5_in10_in),
        .I3(p_5_in18_in),
        .I4(\lfsr_q[7]_i_13_n_0 ),
        .O(\lfsr_q[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFB00040004FFFB)) 
    \lfsr_q[7]_i_7 
       (.I0(\FSM_sequential_state_reg[1]_4 ),
        .I1(crc_valid_data[1]),
        .I2(crc_valid_data[2]),
        .I3(Q[0]),
        .I4(p_4_in),
        .I5(p_3_in),
        .O(\lfsr_q[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969669699)) 
    \lfsr_q[7]_i_9 
       (.I0(\lfsr_q[7]_i_13_n_0 ),
        .I1(p_3_in),
        .I2(Q[1]),
        .I3(\FSM_sequential_state_reg[2]_0 ),
        .I4(p_4_in),
        .I5(Q[0]),
        .O(\lfsr_q[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00007577)) 
    \lfsr_q[8]_i_1 
       (.I0(\lfsr_q[8]_i_2_n_0 ),
        .I1(\lfsr_q[8]_i_3_n_0 ),
        .I2(\lfsr_q[8]_i_4_n_0 ),
        .I3(crc_valid_data[1]),
        .I4(crc_valid_data[3]),
        .I5(\lfsr_q[8]_i_6_n_0 ),
        .O(\lfsr_q[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[8]_i_11 
       (.I0(\lfsr_q_reg_n_0_[0] ),
        .I1(\payload_q_reg[7] ),
        .O(\lfsr_q[8]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h66669996)) 
    \lfsr_q[8]_i_12 
       (.I0(p_4_in),
        .I1(p_5_in26_in),
        .I2(crc_valid_data[1]),
        .I3(Q[0]),
        .I4(\FSM_sequential_state_reg[2] ),
        .O(\lfsr_q[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996699669)) 
    \lfsr_q[8]_i_16 
       (.I0(p_2_in25_in),
        .I1(p_5_in10_in),
        .I2(p_5_in),
        .I3(\lfsr_q[3]_i_7_n_0 ),
        .I4(Q[0]),
        .I5(\FSM_sequential_state_reg[2]_0 ),
        .O(\lfsr_q[8]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[8]_i_17 
       (.I0(p_5_in),
        .I1(p_2_in17_in),
        .O(\lfsr_q[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFDDFDFFDDFFDFDDF)) 
    \lfsr_q[8]_i_2 
       (.I0(crc_valid_data[1]),
        .I1(\FSM_sequential_state_reg[1] ),
        .I2(\lfsr_q[8]_i_7_n_0 ),
        .I3(\payload_q_reg[4]_3 ),
        .I4(\lfsr_q[8]_i_9_n_0 ),
        .I5(\payload_q_reg[4]_4 ),
        .O(\lfsr_q[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCFFDCFCDCFCDCFFD)) 
    \lfsr_q[8]_i_3 
       (.I0(p_2_in17_in),
        .I1(crc_valid_data[2]),
        .I2(crc_valid_data[0]),
        .I3(crc_valid_data[1]),
        .I4(\lfsr_q[8]_i_11_n_0 ),
        .I5(\lfsr_q[8]_i_12_n_0 ),
        .O(\lfsr_q[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[8]_i_4 
       (.I0(\payload_q_reg[7]_13 ),
        .I1(\payload_q_reg[4]_2 ),
        .I2(p_1_in7_in),
        .I3(p_2_in9_in),
        .I4(\payload_q_reg[7]_12 ),
        .I5(\lfsr_q[8]_i_9_n_0 ),
        .O(\lfsr_q[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8228)) 
    \lfsr_q[8]_i_6 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(\payload_q_reg[7]_9 ),
        .I2(\lfsr_q[8]_i_7_n_0 ),
        .I3(\lfsr_q[8]_i_16_n_0 ),
        .O(\lfsr_q[8]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[8]_i_7 
       (.I0(\lfsr_q_reg_n_0_[0] ),
        .I1(p_0_in),
        .I2(p_1_in7_in),
        .I3(p_2_in9_in),
        .I4(p_2_in),
        .O(\lfsr_q[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h54ABAB54AB5454AB)) 
    \lfsr_q[8]_i_9 
       (.I0(\FSM_sequential_state_reg[2] ),
        .I1(Q[0]),
        .I2(crc_valid_data[1]),
        .I3(\lfsr_q[3]_i_7_n_0 ),
        .I4(\lfsr_q[8]_i_17_n_0 ),
        .I5(p_5_in18_in),
        .O(\lfsr_q[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0000EE0E)) 
    \lfsr_q[9]_i_1 
       (.I0(\lfsr_q[9]_i_2_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_3 ),
        .I2(\FSM_sequential_state_reg[1]_1 ),
        .I3(\lfsr_q[9]_i_3_n_0 ),
        .I4(\lfsr_q[9]_i_4_n_0 ),
        .O(\lfsr_q[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3C33C3CC99999999)) 
    \lfsr_q[9]_i_2 
       (.I0(\lfsr_q[9]_i_5_n_0 ),
        .I1(\lfsr_q[9]_i_6_n_0 ),
        .I2(\FSM_sequential_state_reg[2]_1 ),
        .I3(Q[1]),
        .I4(\lfsr_q[9]_i_7_n_0 ),
        .I5(crc_valid_data[2]),
        .O(\lfsr_q[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[9]_i_3 
       (.I0(\lfsr_q[9]_i_8_n_0 ),
        .I1(p_3_in),
        .I2(\lfsr_q[9]_i_9_n_0 ),
        .I3(p_5_in10_in),
        .I4(\payload_q_reg[7]_11 ),
        .O(\lfsr_q[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h960096FF00000000)) 
    \lfsr_q[9]_i_4 
       (.I0(\FSM_sequential_state_reg[2] ),
        .I1(p_5_in),
        .I2(p_0_in68_in),
        .I3(crc_valid_data[0]),
        .I4(p_2_in25_in),
        .I5(\FSM_sequential_state_reg[2]_4 ),
        .O(\lfsr_q[9]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[9]_i_5 
       (.I0(p_0_in),
        .I1(p_2_in17_in),
        .I2(\payload_q_reg[7]_4 ),
        .I3(p_5_in10_in),
        .O(\lfsr_q[9]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \lfsr_q[9]_i_6 
       (.I0(p_5_in26_in),
        .I1(p_2_in25_in),
        .I2(p_5_in),
        .O(\lfsr_q[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5655A9AAA9AA5655)) 
    \lfsr_q[9]_i_7 
       (.I0(p_2_in9_in),
        .I1(Q[1]),
        .I2(\FSM_sequential_state_reg[2]_0 ),
        .I3(\FSM_sequential_state_reg[2] ),
        .I4(p_5_in10_in),
        .I5(\lfsr_q[9]_i_8_n_0 ),
        .O(\lfsr_q[9]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[9]_i_8 
       (.I0(p_0_in),
        .I1(p_2_in17_in),
        .I2(p_0_in68_in),
        .I3(p_0_in8_in),
        .I4(\lfsr_q_reg_n_0_[0] ),
        .O(\lfsr_q[9]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[9]_i_9 
       (.I0(p_2_in9_in),
        .I1(\FSM_sequential_state_reg[2]_0 ),
        .I2(p_5_in),
        .I3(p_5_in18_in),
        .O(\lfsr_q[9]_i_9_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[0] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[0]_i_1_n_0 ),
        .Q(\lfsr_q_reg_n_0_[0] ),
        .S(crc_reset));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[10] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[10]_i_1_n_0 ),
        .Q(p_3_in),
        .S(crc_reset));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[11] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[11]_i_1_n_0 ),
        .Q(p_4_in),
        .S(crc_reset));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[12] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[12]_i_1_n_0 ),
        .Q(p_5_in),
        .S(crc_reset));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[13] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[13]_i_1_n_0 ),
        .Q(p_5_in10_in),
        .S(crc_reset));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[14] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[14]_i_1_n_0 ),
        .Q(p_5_in18_in),
        .S(crc_reset));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[15] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(p_0_in0),
        .Q(p_5_in26_in),
        .S(crc_reset));
  MUXF7 \lfsr_q_reg[15]_i_4 
       (.I0(\lfsr_q[15]_i_9_n_0 ),
        .I1(\lfsr_q[15]_i_10_n_0 ),
        .O(\lfsr_q_reg[15]_i_4_n_0 ),
        .S(crc_valid_data[1]));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[1] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[1]_i_1_n_0 ),
        .Q(p_0_in68_in),
        .S(crc_reset));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[2] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[2]_i_1_n_0 ),
        .Q(p_0_in43_in),
        .S(crc_reset));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[3] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[3]_i_1_n_0 ),
        .Q(p_1_in7_in),
        .S(crc_reset));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[4] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[4]_i_1_n_0 ),
        .Q(p_0_in),
        .S(crc_reset));
  MUXF7 \lfsr_q_reg[4]_i_2 
       (.I0(\lfsr_q[4]_i_4_n_0 ),
        .I1(\lfsr_q[4]_i_5_n_0 ),
        .O(\lfsr_q_reg[4]_i_2_n_0 ),
        .S(\FSM_sequential_state_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[5] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[5]_i_1_n_0 ),
        .Q(p_0_in8_in),
        .S(crc_reset));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[6] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[6]_i_1_n_0 ),
        .Q(p_2_in),
        .S(crc_reset));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[7] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[7]_i_1_n_0 ),
        .Q(p_2_in9_in),
        .S(crc_reset));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[8] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[8]_i_1_n_0 ),
        .Q(p_2_in17_in),
        .S(crc_reset));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[9] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[9]_i_1_n_0 ),
        .Q(p_2_in25_in),
        .S(crc_reset));
endmodule

(* ORIG_REF_NAME = "dsi_tx_payload_crc" *) 
module dsi_tx_payload_crc_4
   (\int_data_reg[5] ,
    \int_data_reg[1] ,
    \int_data_reg[0] ,
    \int_data_reg[0]_0 ,
    \int_data_reg[6] ,
    \int_data_reg[6]_0 ,
    \int_data_reg[4] ,
    \int_data_reg[3] ,
    \int_data_reg[7] ,
    \int_data_reg[7]_0 ,
    hs_data,
    \int_data_reg[5]_0 ,
    \int_data_reg[2] ,
    \int_data_reg[2]_0 ,
    \int_data_reg[1]_0 ,
    \int_data_reg[4]_0 ,
    \int_data_reg[3]_0 ,
    \data_count_reg[8] ,
    \data_count_reg[0] ,
    out,
    \data_count_reg[15] ,
    O,
    \data_count_reg[0]_0 ,
    \cs_bytes_sent_reg[1] ,
    \cs_bytes_sent_reg[0] ,
    crc_valid_data,
    \FSM_sequential_state_reg[1] ,
    \payload_q_reg[7] ,
    \payload_q_reg[7]_0 ,
    \FSM_sequential_state_reg[1]_0 ,
    \payload_q_reg[7]_1 ,
    \payload_q_reg[7]_2 ,
    \FSM_sequential_state_reg[2] ,
    \payload_q_reg[4] ,
    \payload_q_reg[7]_3 ,
    \FSM_sequential_state_reg[2]_0 ,
    Q,
    \FSM_sequential_state_reg[2]_1 ,
    \payload_q_reg[7]_4 ,
    \FSM_sequential_state_reg[2]_2 ,
    \FSM_sequential_state_reg[1]_1 ,
    \FSM_sequential_state_reg[1]_2 ,
    \cs_bytes_sent_reg[0]_0 ,
    \payload_q_reg[4]_0 ,
    \FSM_sequential_state_reg[2]_3 ,
    \FSM_sequential_state_reg[2]_4 ,
    \payload_q_reg[7]_5 ,
    \data_count_reg[4] ,
    \payload_q_reg[7]_6 ,
    \payload_q_reg[7]_7 ,
    \payload_q_reg[7]_8 ,
    \FSM_sequential_state_reg[1]_3 ,
    \payload_q_reg[7]_9 ,
    \payload_q_reg[7]_10 ,
    \payload_q_reg[4]_1 ,
    \FSM_sequential_state_reg[2]_5 ,
    \FSM_sequential_state_reg[1]_4 ,
    \payload_q_reg[7]_11 ,
    \FSM_sequential_state_reg[2]_6 ,
    \payload_q_reg[7]_12 ,
    \payload_q_reg[7]_13 ,
    \payload_q_reg[4]_2 ,
    \payload_q_reg[4]_3 ,
    \payload_q_reg[4]_4 ,
    \payload_q_reg[7]_14 ,
    \payload_q_reg[7]_15 ,
    \payload_q_reg[7]_16 ,
    \payload_q_reg[4]_5 ,
    \payload_q_reg[7]_17 ,
    hs_word_clock);
  output \int_data_reg[5] ;
  output \int_data_reg[1] ;
  output \int_data_reg[0] ;
  output \int_data_reg[0]_0 ;
  output \int_data_reg[6] ;
  output \int_data_reg[6]_0 ;
  output \int_data_reg[4] ;
  output \int_data_reg[3] ;
  output \int_data_reg[7] ;
  output \int_data_reg[7]_0 ;
  output [15:0]hs_data;
  output \int_data_reg[5]_0 ;
  output \int_data_reg[2] ;
  output \int_data_reg[2]_0 ;
  output \int_data_reg[1]_0 ;
  output \int_data_reg[4]_0 ;
  output \int_data_reg[3]_0 ;
  input \data_count_reg[8] ;
  input \data_count_reg[0] ;
  input [2:0]out;
  input \data_count_reg[15] ;
  input [0:0]O;
  input \data_count_reg[0]_0 ;
  input \cs_bytes_sent_reg[1] ;
  input \cs_bytes_sent_reg[0] ;
  input [3:0]crc_valid_data;
  input \FSM_sequential_state_reg[1] ;
  input \payload_q_reg[7] ;
  input \payload_q_reg[7]_0 ;
  input \FSM_sequential_state_reg[1]_0 ;
  input \payload_q_reg[7]_1 ;
  input \payload_q_reg[7]_2 ;
  input \FSM_sequential_state_reg[2] ;
  input \payload_q_reg[4] ;
  input \payload_q_reg[7]_3 ;
  input \FSM_sequential_state_reg[2]_0 ;
  input [1:0]Q;
  input \FSM_sequential_state_reg[2]_1 ;
  input \payload_q_reg[7]_4 ;
  input \FSM_sequential_state_reg[2]_2 ;
  input \FSM_sequential_state_reg[1]_1 ;
  input \FSM_sequential_state_reg[1]_2 ;
  input \cs_bytes_sent_reg[0]_0 ;
  input \payload_q_reg[4]_0 ;
  input \FSM_sequential_state_reg[2]_3 ;
  input \FSM_sequential_state_reg[2]_4 ;
  input \payload_q_reg[7]_5 ;
  input \data_count_reg[4] ;
  input \payload_q_reg[7]_6 ;
  input \payload_q_reg[7]_7 ;
  input \payload_q_reg[7]_8 ;
  input \FSM_sequential_state_reg[1]_3 ;
  input \payload_q_reg[7]_9 ;
  input \payload_q_reg[7]_10 ;
  input \payload_q_reg[4]_1 ;
  input \FSM_sequential_state_reg[2]_5 ;
  input \FSM_sequential_state_reg[1]_4 ;
  input \payload_q_reg[7]_11 ;
  input \FSM_sequential_state_reg[2]_6 ;
  input \payload_q_reg[7]_12 ;
  input \payload_q_reg[7]_13 ;
  input \payload_q_reg[4]_2 ;
  input \payload_q_reg[4]_3 ;
  input \payload_q_reg[4]_4 ;
  input \payload_q_reg[7]_14 ;
  input \payload_q_reg[7]_15 ;
  input \payload_q_reg[7]_16 ;
  input \payload_q_reg[4]_5 ;
  input \payload_q_reg[7]_17 ;
  input hs_word_clock;

  wire \FSM_sequential_state_reg[1] ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[1]_2 ;
  wire \FSM_sequential_state_reg[1]_3 ;
  wire \FSM_sequential_state_reg[1]_4 ;
  wire \FSM_sequential_state_reg[2] ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire \FSM_sequential_state_reg[2]_2 ;
  wire \FSM_sequential_state_reg[2]_3 ;
  wire \FSM_sequential_state_reg[2]_4 ;
  wire \FSM_sequential_state_reg[2]_5 ;
  wire \FSM_sequential_state_reg[2]_6 ;
  wire [0:0]O;
  wire [1:0]Q;
  wire crc_reset;
  wire [3:0]crc_valid_data;
  wire \cs_bytes_sent_reg[0] ;
  wire \cs_bytes_sent_reg[0]_0 ;
  wire \cs_bytes_sent_reg[1] ;
  wire \data_count_reg[0] ;
  wire \data_count_reg[0]_0 ;
  wire \data_count_reg[15] ;
  wire \data_count_reg[4] ;
  wire \data_count_reg[8] ;
  wire [15:0]hs_data;
  wire hs_word_clock;
  wire \int_data[0]_i_10__0_n_0 ;
  wire \int_data[0]_i_11__0_n_0 ;
  wire \int_data[0]_i_12__0_n_0 ;
  wire \int_data[0]_i_13__0_n_0 ;
  wire \int_data[0]_i_14__0_n_0 ;
  wire \int_data[0]_i_15__0_n_0 ;
  wire \int_data[0]_i_2__1_n_0 ;
  wire \int_data[0]_i_2__2_n_0 ;
  wire \int_data[0]_i_3__1_n_0 ;
  wire \int_data[0]_i_3__3_n_0 ;
  wire \int_data[0]_i_4__1_n_0 ;
  wire \int_data[0]_i_5__1_n_0 ;
  wire \int_data[0]_i_6__1_n_0 ;
  wire \int_data[0]_i_7__1_n_0 ;
  wire \int_data[0]_i_8__1_n_0 ;
  wire \int_data[0]_i_9__1_n_0 ;
  wire \int_data[1]_i_2__0_n_0 ;
  wire \int_data[1]_i_2__3_n_0 ;
  wire \int_data[1]_i_3__1_n_0 ;
  wire \int_data[2]_i_2__0_n_0 ;
  wire \int_data[2]_i_3__1_n_0 ;
  wire \int_data[2]_i_4__1_n_0 ;
  wire \int_data[2]_i_5__1_n_0 ;
  wire \int_data[2]_i_6__1_n_0 ;
  wire \int_data[2]_i_7__1_n_0 ;
  wire \int_data[2]_i_8__1_n_0 ;
  wire \int_data[2]_i_9__1_n_0 ;
  wire \int_data[3]_i_2__0_n_0 ;
  wire \int_data[3]_i_3__1_n_0 ;
  wire \int_data[3]_i_4__1_n_0 ;
  wire \int_data[4]_i_2__1_n_0 ;
  wire \int_data[4]_i_2__2_n_0 ;
  wire \int_data[4]_i_3__1_n_0 ;
  wire \int_data[4]_i_4__1_n_0 ;
  wire \int_data[4]_i_5__1_n_0 ;
  wire \int_data[4]_i_6__1_n_0 ;
  wire \int_data[4]_i_7__1_n_0 ;
  wire \int_data[5]_i_2__1_n_0 ;
  wire \int_data[6]_i_10__0_n_0 ;
  wire \int_data[6]_i_2__1_n_0 ;
  wire \int_data[6]_i_2__2_n_0 ;
  wire \int_data[6]_i_3__2_n_0 ;
  wire \int_data[6]_i_3__3_n_0 ;
  wire \int_data[6]_i_4__1_n_0 ;
  wire \int_data[6]_i_4__3_n_0 ;
  wire \int_data[6]_i_5__2_n_0 ;
  wire \int_data[6]_i_5__3_n_0 ;
  wire \int_data[6]_i_6__1_n_0 ;
  wire \int_data[6]_i_7__1_n_0 ;
  wire \int_data[6]_i_8__0_n_0 ;
  wire \int_data[6]_i_9__0_n_0 ;
  wire \int_data[7]_i_2__5_n_0 ;
  wire \int_data[7]_i_3__3_n_0 ;
  wire \int_data_reg[0] ;
  wire \int_data_reg[0]_0 ;
  wire \int_data_reg[1] ;
  wire \int_data_reg[1]_0 ;
  wire \int_data_reg[2] ;
  wire \int_data_reg[2]_0 ;
  wire \int_data_reg[3] ;
  wire \int_data_reg[3]_0 ;
  wire \int_data_reg[4] ;
  wire \int_data_reg[4]_0 ;
  wire \int_data_reg[5] ;
  wire \int_data_reg[5]_0 ;
  wire \int_data_reg[6] ;
  wire \int_data_reg[6]_0 ;
  wire \int_data_reg[7] ;
  wire \int_data_reg[7]_0 ;
  wire \lfsr_q[0]_i_10__1_n_0 ;
  wire \lfsr_q[0]_i_1__1_n_0 ;
  wire \lfsr_q[0]_i_2__1_n_0 ;
  wire \lfsr_q[0]_i_3__1_n_0 ;
  wire \lfsr_q[0]_i_4__1_n_0 ;
  wire \lfsr_q[0]_i_6__1_n_0 ;
  wire \lfsr_q[0]_i_7__1_n_0 ;
  wire \lfsr_q[0]_i_8__1_n_0 ;
  wire \lfsr_q[0]_i_9__1_n_0 ;
  wire \lfsr_q[10]_i_10__1_n_0 ;
  wire \lfsr_q[10]_i_11__1_n_0 ;
  wire \lfsr_q[10]_i_12__1_n_0 ;
  wire \lfsr_q[10]_i_1__1_n_0 ;
  wire \lfsr_q[10]_i_2__2_n_0 ;
  wire \lfsr_q[10]_i_3__1_n_0 ;
  wire \lfsr_q[10]_i_5__1_n_0 ;
  wire \lfsr_q[10]_i_7__1_n_0 ;
  wire \lfsr_q[10]_i_9__1_n_0 ;
  wire \lfsr_q[11]_i_1__1_n_0 ;
  wire \lfsr_q[11]_i_2__2_n_0 ;
  wire \lfsr_q[11]_i_4__1_n_0 ;
  wire \lfsr_q[11]_i_5__1_n_0 ;
  wire \lfsr_q[11]_i_7__1_n_0 ;
  wire \lfsr_q[11]_i_8__1_n_0 ;
  wire \lfsr_q[11]_i_9__1_n_0 ;
  wire \lfsr_q[12]_i_12__1_n_0 ;
  wire \lfsr_q[12]_i_1__1_n_0 ;
  wire \lfsr_q[12]_i_2__1_n_0 ;
  wire \lfsr_q[12]_i_3__1_n_0 ;
  wire \lfsr_q[12]_i_4__1_n_0 ;
  wire \lfsr_q[12]_i_5__1_n_0 ;
  wire \lfsr_q[12]_i_6__1_n_0 ;
  wire \lfsr_q[12]_i_8__1_n_0 ;
  wire \lfsr_q[13]_i_10__1_n_0 ;
  wire \lfsr_q[13]_i_11__1_n_0 ;
  wire \lfsr_q[13]_i_15__1_n_0 ;
  wire \lfsr_q[13]_i_1__1_n_0 ;
  wire \lfsr_q[13]_i_2__1_n_0 ;
  wire \lfsr_q[13]_i_3__1_n_0 ;
  wire \lfsr_q[13]_i_4__2_n_0 ;
  wire \lfsr_q[13]_i_7__1_n_0 ;
  wire \lfsr_q[14]_i_11__1_n_0 ;
  wire \lfsr_q[14]_i_13__1_n_0 ;
  wire \lfsr_q[14]_i_14__1_n_0 ;
  wire \lfsr_q[14]_i_15__1_n_0 ;
  wire \lfsr_q[14]_i_1__1_n_0 ;
  wire \lfsr_q[14]_i_2__1_n_0 ;
  wire \lfsr_q[14]_i_4__1_n_0 ;
  wire \lfsr_q[14]_i_5__1_n_0 ;
  wire \lfsr_q[14]_i_7__1_n_0 ;
  wire \lfsr_q[14]_i_8__1_n_0 ;
  wire \lfsr_q[14]_i_9__1_n_0 ;
  wire \lfsr_q[15]_i_10__1_n_0 ;
  wire \lfsr_q[15]_i_12__1_n_0 ;
  wire \lfsr_q[15]_i_16__1_n_0 ;
  wire \lfsr_q[15]_i_17__1_n_0 ;
  wire \lfsr_q[15]_i_19__1_n_0 ;
  wire \lfsr_q[15]_i_5__1_n_0 ;
  wire \lfsr_q[15]_i_7__1_n_0 ;
  wire \lfsr_q[15]_i_9__1_n_0 ;
  wire \lfsr_q[1]_i_1__1_n_0 ;
  wire \lfsr_q[1]_i_2__1_n_0 ;
  wire \lfsr_q[1]_i_3__1_n_0 ;
  wire \lfsr_q[1]_i_4__1_n_0 ;
  wire \lfsr_q[1]_i_5__1_n_0 ;
  wire \lfsr_q[1]_i_6__1_n_0 ;
  wire \lfsr_q[1]_i_8__0_n_0 ;
  wire \lfsr_q[1]_i_9__0_n_0 ;
  wire \lfsr_q[2]_i_1__1_n_0 ;
  wire \lfsr_q[2]_i_2__2_n_0 ;
  wire \lfsr_q[2]_i_3__1_n_0 ;
  wire \lfsr_q[2]_i_4__1_n_0 ;
  wire \lfsr_q[2]_i_5__1_n_0 ;
  wire \lfsr_q[2]_i_6__1_n_0 ;
  wire \lfsr_q[2]_i_7__1_n_0 ;
  wire \lfsr_q[2]_i_8__0_n_0 ;
  wire \lfsr_q[3]_i_10__0_n_0 ;
  wire \lfsr_q[3]_i_1__1_n_0 ;
  wire \lfsr_q[3]_i_2__2_n_0 ;
  wire \lfsr_q[3]_i_3__1_n_0 ;
  wire \lfsr_q[3]_i_4__1_n_0 ;
  wire \lfsr_q[3]_i_5__1_n_0 ;
  wire \lfsr_q[3]_i_7__0_n_0 ;
  wire \lfsr_q[3]_i_8__0_n_0 ;
  wire \lfsr_q[4]_i_1__1_n_0 ;
  wire \lfsr_q[4]_i_3__1_n_0 ;
  wire \lfsr_q[4]_i_4__1_n_0 ;
  wire \lfsr_q[4]_i_5__1_n_0 ;
  wire \lfsr_q[5]_i_10__1_n_0 ;
  wire \lfsr_q[5]_i_11__1_n_0 ;
  wire \lfsr_q[5]_i_12__1_n_0 ;
  wire \lfsr_q[5]_i_13__1_n_0 ;
  wire \lfsr_q[5]_i_1__1_n_0 ;
  wire \lfsr_q[5]_i_2__1_n_0 ;
  wire \lfsr_q[5]_i_3__1_n_0 ;
  wire \lfsr_q[5]_i_4__1_n_0 ;
  wire \lfsr_q[5]_i_7__1_n_0 ;
  wire \lfsr_q[5]_i_8__1_n_0 ;
  wire \lfsr_q[5]_i_9__1_n_0 ;
  wire \lfsr_q[6]_i_10__1_n_0 ;
  wire \lfsr_q[6]_i_11__1_n_0 ;
  wire \lfsr_q[6]_i_12__1_n_0 ;
  wire \lfsr_q[6]_i_1__1_n_0 ;
  wire \lfsr_q[6]_i_2__2_n_0 ;
  wire \lfsr_q[6]_i_3__1_n_0 ;
  wire \lfsr_q[6]_i_4__1_n_0 ;
  wire \lfsr_q[6]_i_5__1_n_0 ;
  wire \lfsr_q[6]_i_6__1_n_0 ;
  wire \lfsr_q[6]_i_7__1_n_0 ;
  wire \lfsr_q[6]_i_8__2_n_0 ;
  wire \lfsr_q[6]_i_9__1_n_0 ;
  wire \lfsr_q[7]_i_11__1_n_0 ;
  wire \lfsr_q[7]_i_12__1_n_0 ;
  wire \lfsr_q[7]_i_13__1_n_0 ;
  wire \lfsr_q[7]_i_1__1_n_0 ;
  wire \lfsr_q[7]_i_2__1_n_0 ;
  wire \lfsr_q[7]_i_3__1_n_0 ;
  wire \lfsr_q[7]_i_4__1_n_0 ;
  wire \lfsr_q[7]_i_5__1_n_0 ;
  wire \lfsr_q[7]_i_6__1_n_0 ;
  wire \lfsr_q[7]_i_7__1_n_0 ;
  wire \lfsr_q[7]_i_9__1_n_0 ;
  wire \lfsr_q[8]_i_11__1_n_0 ;
  wire \lfsr_q[8]_i_12__1_n_0 ;
  wire \lfsr_q[8]_i_16__1_n_0 ;
  wire \lfsr_q[8]_i_17__1_n_0 ;
  wire \lfsr_q[8]_i_1__1_n_0 ;
  wire \lfsr_q[8]_i_2__1_n_0 ;
  wire \lfsr_q[8]_i_3__1_n_0 ;
  wire \lfsr_q[8]_i_4__1_n_0 ;
  wire \lfsr_q[8]_i_6__1_n_0 ;
  wire \lfsr_q[8]_i_7__1_n_0 ;
  wire \lfsr_q[8]_i_9__1_n_0 ;
  wire \lfsr_q[9]_i_1__1_n_0 ;
  wire \lfsr_q[9]_i_2__1_n_0 ;
  wire \lfsr_q[9]_i_3__1_n_0 ;
  wire \lfsr_q[9]_i_4__1_n_0 ;
  wire \lfsr_q[9]_i_5__1_n_0 ;
  wire \lfsr_q[9]_i_6__1_n_0 ;
  wire \lfsr_q[9]_i_7__1_n_0 ;
  wire \lfsr_q[9]_i_8__1_n_0 ;
  wire \lfsr_q[9]_i_9__1_n_0 ;
  wire \lfsr_q_reg[15]_i_4__0_n_0 ;
  wire \lfsr_q_reg[4]_i_2__0_n_0 ;
  wire \lfsr_q_reg_n_0_[0] ;
  wire [2:0]out;
  wire p_0_in;
  wire p_0_in0;
  wire p_0_in43_in;
  wire p_0_in68_in;
  wire p_0_in8_in;
  wire p_1_in7_in;
  wire p_2_in;
  wire p_2_in17_in;
  wire p_2_in25_in;
  wire p_2_in9_in;
  wire p_3_in;
  wire p_4_in;
  wire p_5_in;
  wire p_5_in10_in;
  wire p_5_in18_in;
  wire p_5_in26_in;
  wire \payload_q_reg[4] ;
  wire \payload_q_reg[4]_0 ;
  wire \payload_q_reg[4]_1 ;
  wire \payload_q_reg[4]_2 ;
  wire \payload_q_reg[4]_3 ;
  wire \payload_q_reg[4]_4 ;
  wire \payload_q_reg[4]_5 ;
  wire \payload_q_reg[7] ;
  wire \payload_q_reg[7]_0 ;
  wire \payload_q_reg[7]_1 ;
  wire \payload_q_reg[7]_10 ;
  wire \payload_q_reg[7]_11 ;
  wire \payload_q_reg[7]_12 ;
  wire \payload_q_reg[7]_13 ;
  wire \payload_q_reg[7]_14 ;
  wire \payload_q_reg[7]_15 ;
  wire \payload_q_reg[7]_16 ;
  wire \payload_q_reg[7]_17 ;
  wire \payload_q_reg[7]_2 ;
  wire \payload_q_reg[7]_3 ;
  wire \payload_q_reg[7]_4 ;
  wire \payload_q_reg[7]_5 ;
  wire \payload_q_reg[7]_6 ;
  wire \payload_q_reg[7]_7 ;
  wire \payload_q_reg[7]_8 ;
  wire \payload_q_reg[7]_9 ;

  LUT2 #(
    .INIT(4'h9)) 
    \int_data[0]_i_10__0 
       (.I0(p_5_in18_in),
        .I1(\payload_q_reg[7]_4 ),
        .O(\int_data[0]_i_10__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000F700)) 
    \int_data[0]_i_11__0 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(p_5_in26_in),
        .I4(crc_valid_data[1]),
        .O(\int_data[0]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h1441411441141441)) 
    \int_data[0]_i_12__0 
       (.I0(\FSM_sequential_state_reg[1] ),
        .I1(\int_data[0]_i_14__0_n_0 ),
        .I2(\payload_q_reg[4] ),
        .I3(\int_data[0]_i_15__0_n_0 ),
        .I4(p_5_in10_in),
        .I5(\payload_q_reg[7]_3 ),
        .O(\int_data[0]_i_12__0_n_0 ));
  LUT3 #(
    .INIT(8'h95)) 
    \int_data[0]_i_13__0 
       (.I0(p_5_in26_in),
        .I1(\FSM_sequential_state_reg[2]_0 ),
        .I2(Q[1]),
        .O(\int_data[0]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_data[0]_i_14__0 
       (.I0(p_0_in43_in),
        .I1(p_1_in7_in),
        .O(\int_data[0]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_data[0]_i_15__0 
       (.I0(p_3_in),
        .I1(p_4_in),
        .O(\int_data[0]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'h000F8F0000008F00)) 
    \int_data[0]_i_1__2 
       (.I0(\data_count_reg[4] ),
        .I1(p_0_in0),
        .I2(out[0]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(\int_data[0]_i_2__1_n_0 ),
        .O(hs_data[8]));
  LUT5 #(
    .INIT(32'h03B000B0)) 
    \int_data[0]_i_1__3 
       (.I0(Q[1]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .I4(\int_data[0]_i_2__2_n_0 ),
        .O(hs_data[0]));
  LUT6 #(
    .INIT(64'h8088800000000000)) 
    \int_data[0]_i_1__6 
       (.I0(\data_count_reg[15] ),
        .I1(O),
        .I2(\lfsr_q[7]_i_1__1_n_0 ),
        .I3(\data_count_reg[0]_0 ),
        .I4(p_0_in0),
        .I5(out[0]),
        .O(\int_data_reg[0] ));
  LUT5 #(
    .INIT(32'hFFB80000)) 
    \int_data[0]_i_1__7 
       (.I0(\lfsr_q[7]_i_1__1_n_0 ),
        .I1(\data_count_reg[8] ),
        .I2(p_0_in0),
        .I3(\data_count_reg[0] ),
        .I4(out[0]),
        .O(\int_data_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h000000002F222F2F)) 
    \int_data[0]_i_2__1 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(\lfsr_q[7]_i_4__1_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(\lfsr_q[7]_i_3__1_n_0 ),
        .I4(\int_data[0]_i_3__3_n_0 ),
        .I5(\cs_bytes_sent_reg[0]_0 ),
        .O(\int_data[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFDFDFC0C0D0DF)) 
    \int_data[0]_i_2__2 
       (.I0(\int_data[0]_i_3__1_n_0 ),
        .I1(\int_data[0]_i_4__1_n_0 ),
        .I2(\cs_bytes_sent_reg[0]_0 ),
        .I3(\int_data[0]_i_5__1_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .I5(\int_data[0]_i_6__1_n_0 ),
        .O(\int_data[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000DFD50000)) 
    \int_data[0]_i_3__1 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\lfsr_q[7]_i_5__1_n_0 ),
        .I2(crc_valid_data[1]),
        .I3(\int_data[0]_i_7__1_n_0 ),
        .I4(\int_data[0]_i_8__1_n_0 ),
        .I5(\int_data[0]_i_9__1_n_0 ),
        .O(\int_data[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF960096FFFFFFFF)) 
    \int_data[0]_i_3__3 
       (.I0(p_5_in26_in),
        .I1(\lfsr_q[14]_i_9__1_n_0 ),
        .I2(\FSM_sequential_state_reg[2] ),
        .I3(crc_valid_data[1]),
        .I4(\lfsr_q[7]_i_5__1_n_0 ),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\int_data[0]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \int_data[0]_i_4__1 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(\lfsr_q[7]_i_11__1_n_0 ),
        .I2(\payload_q_reg[4] ),
        .I3(\lfsr_q[7]_i_9__1_n_0 ),
        .I4(\payload_q_reg[7]_10 ),
        .I5(\int_data[0]_i_10__0_n_0 ),
        .O(\int_data[0]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000DFD5)) 
    \int_data[0]_i_5__1 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\lfsr_q[15]_i_10__1_n_0 ),
        .I2(crc_valid_data[1]),
        .I3(\lfsr_q[15]_i_9__1_n_0 ),
        .I4(\int_data[0]_i_11__0_n_0 ),
        .I5(\int_data[0]_i_12__0_n_0 ),
        .O(\int_data[0]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \int_data[0]_i_6__1 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(\lfsr_q[15]_i_17__1_n_0 ),
        .I2(\lfsr_q[15]_i_16__1_n_0 ),
        .I3(p_0_in8_in),
        .I4(\int_data[0]_i_13__0_n_0 ),
        .I5(\payload_q_reg[7]_3 ),
        .O(\int_data[0]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \int_data[0]_i_7__1 
       (.I0(\FSM_sequential_state_reg[2] ),
        .I1(p_3_in),
        .I2(p_5_in18_in),
        .I3(p_5_in26_in),
        .O(\int_data[0]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF96696996)) 
    \int_data[0]_i_8__1 
       (.I0(\lfsr_q[7]_i_7__1_n_0 ),
        .I1(\lfsr_q[7]_i_13__1_n_0 ),
        .I2(\lfsr_q[2]_i_6__1_n_0 ),
        .I3(p_2_in9_in),
        .I4(\payload_q_reg[7]_10 ),
        .I5(\FSM_sequential_state_reg[1] ),
        .O(\int_data[0]_i_8__1_n_0 ));
  LUT5 #(
    .INIT(32'h0000F700)) 
    \int_data[0]_i_9__1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .I3(p_2_in9_in),
        .I4(crc_valid_data[1]),
        .O(\int_data[0]_i_9__1_n_0 ));
  LUT5 #(
    .INIT(32'hFEAEFFFF)) 
    \int_data[1]_i_1__3 
       (.I0(\data_count_reg[0] ),
        .I1(\lfsr_q[14]_i_1__1_n_0 ),
        .I2(\data_count_reg[8] ),
        .I3(\lfsr_q[6]_i_1__1_n_0 ),
        .I4(out[0]),
        .O(\int_data_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \int_data[1]_i_1__4 
       (.I0(\data_count_reg[4] ),
        .I1(\lfsr_q[14]_i_1__1_n_0 ),
        .I2(out[1]),
        .I3(out[2]),
        .I4(out[0]),
        .I5(\int_data[1]_i_2__3_n_0 ),
        .O(hs_data[9]));
  LUT5 #(
    .INIT(32'h00883000)) 
    \int_data[1]_i_1__5 
       (.I0(Q[1]),
        .I1(out[0]),
        .I2(\int_data[1]_i_2__0_n_0 ),
        .I3(out[2]),
        .I4(out[1]),
        .O(hs_data[1]));
  LUT6 #(
    .INIT(64'h8880008000000000)) 
    \int_data[1]_i_1__7 
       (.I0(\data_count_reg[15] ),
        .I1(O),
        .I2(\lfsr_q[14]_i_1__1_n_0 ),
        .I3(\data_count_reg[0]_0 ),
        .I4(\lfsr_q[6]_i_1__1_n_0 ),
        .I5(out[0]),
        .O(\int_data_reg[1] ));
  LUT6 #(
    .INIT(64'h08080808FBFBFB08)) 
    \int_data[1]_i_2__0 
       (.I0(\lfsr_q[6]_i_1__1_n_0 ),
        .I1(\cs_bytes_sent_reg[0] ),
        .I2(\cs_bytes_sent_reg[1] ),
        .I3(\lfsr_q[14]_i_2__1_n_0 ),
        .I4(crc_valid_data[3]),
        .I5(\int_data[1]_i_3__1_n_0 ),
        .O(\int_data[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00008A00)) 
    \int_data[1]_i_2__3 
       (.I0(\lfsr_q[6]_i_1__1_n_0 ),
        .I1(\cs_bytes_sent_reg[1] ),
        .I2(\cs_bytes_sent_reg[0] ),
        .I3(out[2]),
        .I4(out[1]),
        .O(\int_data[1]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h2282882888282282)) 
    \int_data[1]_i_3__1 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(p_5_in26_in),
        .I2(\FSM_sequential_state_reg[2]_0 ),
        .I3(Q[1]),
        .I4(p_2_in25_in),
        .I5(\lfsr_q[14]_i_4__1_n_0 ),
        .O(\int_data[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h00B003B000B000B0)) 
    \int_data[2]_i_1__4 
       (.I0(\int_data[2]_i_2__0_n_0 ),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .I4(\cs_bytes_sent_reg[0]_0 ),
        .I5(\lfsr_q[5]_i_1__1_n_0 ),
        .O(hs_data[10]));
  LUT6 #(
    .INIT(64'hB8000000FFFFFFFF)) 
    \int_data[2]_i_1__5 
       (.I0(\lfsr_q[5]_i_1__1_n_0 ),
        .I1(\data_count_reg[0]_0 ),
        .I2(\lfsr_q[13]_i_1__1_n_0 ),
        .I3(O),
        .I4(\data_count_reg[15] ),
        .I5(out[0]),
        .O(\int_data_reg[2] ));
  LUT5 #(
    .INIT(32'hFEAEFFFF)) 
    \int_data[2]_i_1__6 
       (.I0(\data_count_reg[0] ),
        .I1(\lfsr_q[13]_i_1__1_n_0 ),
        .I2(\data_count_reg[8] ),
        .I3(\lfsr_q[5]_i_1__1_n_0 ),
        .I4(out[0]),
        .O(\int_data_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA45400000)) 
    \int_data[2]_i_1__7 
       (.I0(out[0]),
        .I1(\lfsr_q[5]_i_1__1_n_0 ),
        .I2(\cs_bytes_sent_reg[0]_0 ),
        .I3(\lfsr_q[13]_i_1__1_n_0 ),
        .I4(out[2]),
        .I5(out[1]),
        .O(hs_data[2]));
  LUT6 #(
    .INIT(64'h2022202220220000)) 
    \int_data[2]_i_2__0 
       (.I0(\data_count_reg[4] ),
        .I1(\lfsr_q[13]_i_10__1_n_0 ),
        .I2(\int_data[2]_i_3__1_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_1 ),
        .I4(\FSM_sequential_state_reg[2]_3 ),
        .I5(\int_data[2]_i_4__1_n_0 ),
        .O(\int_data[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[2]_i_3__1 
       (.I0(\lfsr_q[13]_i_4__2_n_0 ),
        .I1(\payload_q_reg[7]_17 ),
        .I2(\int_data[2]_i_5__1_n_0 ),
        .I3(\lfsr_q[13]_i_15__1_n_0 ),
        .I4(\int_data[2]_i_6__1_n_0 ),
        .I5(\int_data[2]_i_7__1_n_0 ),
        .O(\int_data[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h00FFFF0069696969)) 
    \int_data[2]_i_4__1 
       (.I0(\int_data[2]_i_8__1_n_0 ),
        .I1(\int_data[2]_i_9__1_n_0 ),
        .I2(p_2_in17_in),
        .I3(\lfsr_q[13]_i_3__1_n_0 ),
        .I4(\lfsr_q[13]_i_4__2_n_0 ),
        .I5(crc_valid_data[2]),
        .O(\int_data[2]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_data[2]_i_5__1 
       (.I0(p_2_in25_in),
        .I1(p_5_in10_in),
        .O(\int_data[2]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_data[2]_i_6__1 
       (.I0(p_5_in18_in),
        .I1(p_1_in7_in),
        .O(\int_data[2]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_data[2]_i_7__1 
       (.I0(p_2_in9_in),
        .I1(\payload_q_reg[7]_0 ),
        .O(\int_data[2]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \int_data[2]_i_8__1 
       (.I0(p_2_in25_in),
        .I1(\payload_q_reg[7]_0 ),
        .O(\int_data[2]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_data[2]_i_9__1 
       (.I0(p_0_in68_in),
        .I1(p_0_in8_in),
        .O(\int_data[2]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'h1C1C1C0C0C0C1C0C)) 
    \int_data[3]_i_1__3 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(\lfsr_q[12]_i_1__1_n_0 ),
        .I4(\cs_bytes_sent_reg[0]_0 ),
        .I5(\lfsr_q[4]_i_1__1_n_0 ),
        .O(hs_data[3]));
  LUT6 #(
    .INIT(64'hE2000000FFFFFFFF)) 
    \int_data[3]_i_1__4 
       (.I0(\lfsr_q[12]_i_1__1_n_0 ),
        .I1(\data_count_reg[0]_0 ),
        .I2(\lfsr_q[4]_i_1__1_n_0 ),
        .I3(O),
        .I4(\data_count_reg[15] ),
        .I5(out[0]),
        .O(\int_data_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000888800300000)) 
    \int_data[3]_i_1__5 
       (.I0(\int_data[3]_i_2__0_n_0 ),
        .I1(out[0]),
        .I2(\lfsr_q[4]_i_1__1_n_0 ),
        .I3(\cs_bytes_sent_reg[0]_0 ),
        .I4(out[2]),
        .I5(out[1]),
        .O(hs_data[11]));
  LUT5 #(
    .INIT(32'hFFB80000)) 
    \int_data[3]_i_1__7 
       (.I0(\lfsr_q[4]_i_1__1_n_0 ),
        .I1(\data_count_reg[8] ),
        .I2(\lfsr_q[12]_i_1__1_n_0 ),
        .I3(\data_count_reg[0] ),
        .I4(out[0]),
        .O(\int_data_reg[3] ));
  LUT6 #(
    .INIT(64'h2022202020222022)) 
    \int_data[3]_i_2__0 
       (.I0(\data_count_reg[4] ),
        .I1(\int_data[3]_i_3__1_n_0 ),
        .I2(crc_valid_data[3]),
        .I3(\lfsr_q[12]_i_3__1_n_0 ),
        .I4(\lfsr_q[12]_i_2__1_n_0 ),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\int_data[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \int_data[3]_i_3__1 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(\lfsr_q[12]_i_12__1_n_0 ),
        .I2(\payload_q_reg[7]_4 ),
        .I3(p_5_in10_in),
        .I4(\int_data[3]_i_4__1_n_0 ),
        .I5(\payload_q_reg[7]_8 ),
        .O(\int_data[3]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_data[3]_i_4__1 
       (.I0(p_2_in9_in),
        .I1(\payload_q_reg[7]_12 ),
        .O(\int_data[3]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \int_data[4]_i_1__3 
       (.I0(\data_count_reg[4] ),
        .I1(\lfsr_q[11]_i_1__1_n_0 ),
        .I2(out[1]),
        .I3(out[2]),
        .I4(out[0]),
        .I5(\int_data[4]_i_2__1_n_0 ),
        .O(hs_data[12]));
  LUT5 #(
    .INIT(32'h03B000B0)) 
    \int_data[4]_i_1__4 
       (.I0(Q[0]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(out[2]),
        .I4(\int_data[4]_i_2__2_n_0 ),
        .O(hs_data[4]));
  LUT6 #(
    .INIT(64'hE2000000FFFFFFFF)) 
    \int_data[4]_i_1__5 
       (.I0(\lfsr_q[11]_i_1__1_n_0 ),
        .I1(\data_count_reg[0]_0 ),
        .I2(\lfsr_q[3]_i_1__1_n_0 ),
        .I3(O),
        .I4(\data_count_reg[15] ),
        .I5(out[0]),
        .O(\int_data_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hFFB80000)) 
    \int_data[4]_i_1__7 
       (.I0(\lfsr_q[3]_i_1__1_n_0 ),
        .I1(\data_count_reg[8] ),
        .I2(\lfsr_q[11]_i_1__1_n_0 ),
        .I3(\data_count_reg[0] ),
        .I4(out[0]),
        .O(\int_data_reg[4] ));
  LUT5 #(
    .INIT(32'h66262222)) 
    \int_data[4]_i_2__1 
       (.I0(out[1]),
        .I1(out[2]),
        .I2(\cs_bytes_sent_reg[0] ),
        .I3(\cs_bytes_sent_reg[1] ),
        .I4(\lfsr_q[3]_i_1__1_n_0 ),
        .O(\int_data[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888B8B888B8)) 
    \int_data[4]_i_2__2 
       (.I0(\lfsr_q[3]_i_1__1_n_0 ),
        .I1(\cs_bytes_sent_reg[0]_0 ),
        .I2(\int_data[4]_i_3__1_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_1 ),
        .I4(\int_data[4]_i_4__1_n_0 ),
        .I5(\lfsr_q[11]_i_8__1_n_0 ),
        .O(\int_data[4]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hEBFFEBAAEBAAEBFF)) 
    \int_data[4]_i_3__1 
       (.I0(\FSM_sequential_state_reg[2]_3 ),
        .I1(\int_data[4]_i_5__1_n_0 ),
        .I2(\lfsr_q[11]_i_7__1_n_0 ),
        .I3(crc_valid_data[2]),
        .I4(\payload_q_reg[7]_5 ),
        .I5(\lfsr_q[11]_i_2__2_n_0 ),
        .O(\int_data[4]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[4]_i_4__1 
       (.I0(\lfsr_q[11]_i_7__1_n_0 ),
        .I1(p_0_in43_in),
        .I2(p_1_in7_in),
        .I3(p_0_in68_in),
        .I4(\int_data[4]_i_6__1_n_0 ),
        .I5(\int_data[4]_i_7__1_n_0 ),
        .O(\int_data[4]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \int_data[4]_i_5__1 
       (.I0(\FSM_sequential_state_reg[2]_2 ),
        .I1(p_5_in18_in),
        .I2(p_1_in7_in),
        .I3(p_0_in43_in),
        .I4(p_4_in),
        .O(\int_data[4]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \int_data[4]_i_6__1 
       (.I0(p_5_in),
        .I1(Q[1]),
        .I2(\FSM_sequential_state_reg[2]_0 ),
        .O(\int_data[4]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_data[4]_i_7__1 
       (.I0(p_5_in18_in),
        .I1(\FSM_sequential_state_reg[2]_2 ),
        .O(\int_data[4]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h1C1C1C0C0C0C1C0C)) 
    \int_data[5]_i_1__3 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(\lfsr_q[10]_i_1__1_n_0 ),
        .I4(\cs_bytes_sent_reg[0]_0 ),
        .I5(\lfsr_q[2]_i_1__1_n_0 ),
        .O(hs_data[5]));
  LUT6 #(
    .INIT(64'hE2000000FFFFFFFF)) 
    \int_data[5]_i_1__4 
       (.I0(\lfsr_q[10]_i_1__1_n_0 ),
        .I1(\data_count_reg[0]_0 ),
        .I2(\lfsr_q[2]_i_1__1_n_0 ),
        .I3(O),
        .I4(\data_count_reg[15] ),
        .I5(out[0]),
        .O(\int_data_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h000080800F000000)) 
    \int_data[5]_i_1__5 
       (.I0(\data_count_reg[4] ),
        .I1(\lfsr_q[10]_i_1__1_n_0 ),
        .I2(out[0]),
        .I3(\int_data[5]_i_2__1_n_0 ),
        .I4(out[2]),
        .I5(out[1]),
        .O(hs_data[13]));
  LUT5 #(
    .INIT(32'hFFB80000)) 
    \int_data[5]_i_1__7 
       (.I0(\lfsr_q[2]_i_1__1_n_0 ),
        .I1(\data_count_reg[8] ),
        .I2(\lfsr_q[10]_i_1__1_n_0 ),
        .I3(\data_count_reg[0] ),
        .I4(out[0]),
        .O(\int_data_reg[5] ));
  LUT6 #(
    .INIT(64'h000000002F222F2F)) 
    \int_data[5]_i_2__1 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(\lfsr_q[2]_i_4__1_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(\lfsr_q[2]_i_3__1_n_0 ),
        .I4(\lfsr_q[2]_i_2__2_n_0 ),
        .I5(\cs_bytes_sent_reg[0]_0 ),
        .O(\int_data[5]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_data[6]_i_10__0 
       (.I0(p_5_in10_in),
        .I1(\FSM_sequential_state_reg[2] ),
        .O(\int_data[6]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h000F8F0000008F00)) 
    \int_data[6]_i_1__2 
       (.I0(\data_count_reg[4] ),
        .I1(\lfsr_q[9]_i_1__1_n_0 ),
        .I2(out[0]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(\int_data[6]_i_2__2_n_0 ),
        .O(hs_data[14]));
  LUT5 #(
    .INIT(32'h00883000)) 
    \int_data[6]_i_1__3 
       (.I0(Q[1]),
        .I1(out[0]),
        .I2(\int_data[6]_i_2__1_n_0 ),
        .I3(out[2]),
        .I4(out[1]),
        .O(hs_data[6]));
  LUT6 #(
    .INIT(64'h8088800000000000)) 
    \int_data[6]_i_1__6 
       (.I0(\data_count_reg[15] ),
        .I1(O),
        .I2(\lfsr_q[1]_i_1__1_n_0 ),
        .I3(\data_count_reg[0]_0 ),
        .I4(\lfsr_q[9]_i_1__1_n_0 ),
        .I5(out[0]),
        .O(\int_data_reg[6] ));
  LUT5 #(
    .INIT(32'hFFB80000)) 
    \int_data[6]_i_1__7 
       (.I0(\lfsr_q[1]_i_1__1_n_0 ),
        .I1(\data_count_reg[8] ),
        .I2(\lfsr_q[9]_i_1__1_n_0 ),
        .I3(\data_count_reg[0] ),
        .I4(out[0]),
        .O(\int_data_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hF100F100F1FFF100)) 
    \int_data[6]_i_2__1 
       (.I0(\lfsr_q[1]_i_2__1_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(\int_data[6]_i_3__2_n_0 ),
        .I3(\cs_bytes_sent_reg[0]_0 ),
        .I4(\int_data[6]_i_4__1_n_0 ),
        .I5(\int_data[6]_i_5__2_n_0 ),
        .O(\int_data[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000002F222F2F)) 
    \int_data[6]_i_2__2 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(\int_data[6]_i_3__3_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(\int_data[6]_i_4__3_n_0 ),
        .I4(\int_data[6]_i_5__3_n_0 ),
        .I5(\cs_bytes_sent_reg[0]_0 ),
        .O(\int_data[6]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h8288282228228288)) 
    \int_data[6]_i_3__2 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(\payload_q_reg[7]_5 ),
        .I2(\FSM_sequential_state_reg[2]_1 ),
        .I3(Q[1]),
        .I4(p_0_in8_in),
        .I5(\lfsr_q[1]_i_3__1_n_0 ),
        .O(\int_data[6]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[6]_i_3__3 
       (.I0(\int_data[6]_i_6__1_n_0 ),
        .I1(p_4_in),
        .I2(p_2_in9_in),
        .I3(p_0_in8_in),
        .I4(\payload_q_reg[7]_7 ),
        .I5(\payload_q_reg[7]_5 ),
        .O(\int_data[6]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hBFFBEAAEAEEAFBBF)) 
    \int_data[6]_i_4__1 
       (.I0(\FSM_sequential_state_reg[2]_3 ),
        .I1(crc_valid_data[2]),
        .I2(\lfsr_q[9]_i_7__1_n_0 ),
        .I3(\payload_q_reg[7]_7 ),
        .I4(\lfsr_q[9]_i_6__1_n_0 ),
        .I5(\lfsr_q[9]_i_5__1_n_0 ),
        .O(\int_data[6]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h1441411441141441)) 
    \int_data[6]_i_4__3 
       (.I0(\FSM_sequential_state_reg[1] ),
        .I1(\payload_q_reg[7] ),
        .I2(p_0_in68_in),
        .I3(p_0_in),
        .I4(p_5_in26_in),
        .I5(\int_data[6]_i_7__1_n_0 ),
        .O(\int_data[6]_i_4__3_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \int_data[6]_i_5__2 
       (.I0(\lfsr_q[9]_i_4__1_n_0 ),
        .I1(\lfsr_q[9]_i_3__1_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_1 ),
        .O(\int_data[6]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hF0DDF000FFDDFFDD)) 
    \int_data[6]_i_5__3 
       (.I0(p_0_in68_in),
        .I1(crc_valid_data[0]),
        .I2(\int_data[6]_i_8__0_n_0 ),
        .I3(crc_valid_data[1]),
        .I4(\int_data[6]_i_9__0_n_0 ),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\int_data[6]_i_5__3_n_0 ));
  LUT5 #(
    .INIT(32'h78878778)) 
    \int_data[6]_i_6__1 
       (.I0(\FSM_sequential_state_reg[2]_0 ),
        .I1(Q[0]),
        .I2(p_5_in),
        .I3(p_5_in10_in),
        .I4(p_0_in),
        .O(\int_data[6]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h6996696969966996)) 
    \int_data[6]_i_7__1 
       (.I0(p_5_in),
        .I1(p_5_in10_in),
        .I2(p_0_in8_in),
        .I3(\payload_q_reg[7]_4 ),
        .I4(\FSM_sequential_state_reg[2]_1 ),
        .I5(Q[1]),
        .O(\int_data[6]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \int_data[6]_i_8__0 
       (.I0(\payload_q_reg[7]_13 ),
        .I1(p_0_in68_in),
        .I2(p_0_in8_in),
        .I3(p_2_in25_in),
        .I4(p_5_in),
        .I5(\int_data[6]_i_10__0_n_0 ),
        .O(\int_data[6]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \int_data[6]_i_9__0 
       (.I0(\payload_q_reg[7]_0 ),
        .I1(p_5_in10_in),
        .I2(p_2_in25_in),
        .O(\int_data[6]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \int_data[7]_i_1__2 
       (.I0(\data_count_reg[4] ),
        .I1(\lfsr_q[8]_i_1__1_n_0 ),
        .I2(out[1]),
        .I3(out[2]),
        .I4(out[0]),
        .I5(\int_data[7]_i_3__3_n_0 ),
        .O(hs_data[15]));
  LUT5 #(
    .INIT(32'h08FF0800)) 
    \int_data[7]_i_1__3 
       (.I0(Q[1]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\int_data[7]_i_2__5_n_0 ),
        .O(hs_data[7]));
  LUT6 #(
    .INIT(64'h8088800000000000)) 
    \int_data[7]_i_1__6 
       (.I0(\data_count_reg[15] ),
        .I1(O),
        .I2(\lfsr_q[0]_i_1__1_n_0 ),
        .I3(\data_count_reg[0]_0 ),
        .I4(\lfsr_q[8]_i_1__1_n_0 ),
        .I5(out[0]),
        .O(\int_data_reg[7] ));
  LUT5 #(
    .INIT(32'hFFB80000)) 
    \int_data[7]_i_2__4 
       (.I0(\lfsr_q[0]_i_1__1_n_0 ),
        .I1(\data_count_reg[8] ),
        .I2(\lfsr_q[8]_i_1__1_n_0 ),
        .I3(\data_count_reg[0] ),
        .I4(out[0]),
        .O(\int_data_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h00000000FB080000)) 
    \int_data[7]_i_2__5 
       (.I0(\lfsr_q[0]_i_1__1_n_0 ),
        .I1(\cs_bytes_sent_reg[0] ),
        .I2(\cs_bytes_sent_reg[1] ),
        .I3(\lfsr_q[8]_i_1__1_n_0 ),
        .I4(out[2]),
        .I5(out[1]),
        .O(\int_data[7]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'h00008A00)) 
    \int_data[7]_i_3__3 
       (.I0(\lfsr_q[0]_i_1__1_n_0 ),
        .I1(\cs_bytes_sent_reg[1] ),
        .I2(\cs_bytes_sent_reg[0] ),
        .I3(out[2]),
        .I4(out[1]),
        .O(\int_data[7]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \lfsr_q[0]_i_10__1 
       (.I0(p_4_in),
        .I1(p_0_in),
        .I2(\lfsr_q_reg_n_0_[0] ),
        .O(\lfsr_q[0]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'h111F1F111F11111F)) 
    \lfsr_q[0]_i_1__1 
       (.I0(\lfsr_q[0]_i_2__1_n_0 ),
        .I1(crc_valid_data[3]),
        .I2(\lfsr_q[0]_i_3__1_n_0 ),
        .I3(\lfsr_q[0]_i_4__1_n_0 ),
        .I4(\payload_q_reg[7]_6 ),
        .I5(\lfsr_q[0]_i_6__1_n_0 ),
        .O(\lfsr_q[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hA3FFA3FFF3F0F3FF)) 
    \lfsr_q[0]_i_2__1 
       (.I0(\lfsr_q[0]_i_7__1_n_0 ),
        .I1(\lfsr_q[0]_i_8__1_n_0 ),
        .I2(crc_valid_data[2]),
        .I3(crc_valid_data[0]),
        .I4(\lfsr_q_reg_n_0_[0] ),
        .I5(crc_valid_data[1]),
        .O(\lfsr_q[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000001F111111)) 
    \lfsr_q[0]_i_3__1 
       (.I0(\lfsr_q_reg_n_0_[0] ),
        .I1(crc_valid_data[1]),
        .I2(out[2]),
        .I3(out[0]),
        .I4(out[1]),
        .I5(\FSM_sequential_state_reg[1]_2 ),
        .O(\lfsr_q[0]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \lfsr_q[0]_i_4__1 
       (.I0(\payload_q_reg[7]_0 ),
        .I1(p_2_in),
        .I2(p_3_in),
        .O(\lfsr_q[0]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[0]_i_6__1 
       (.I0(p_0_in),
        .I1(\lfsr_q[6]_i_12__1_n_0 ),
        .I2(\payload_q_reg[4]_2 ),
        .I3(p_1_in7_in),
        .I4(p_5_in),
        .O(\lfsr_q[0]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h57A8A857A85757A8)) 
    \lfsr_q[0]_i_7__1 
       (.I0(\payload_q_reg[7] ),
        .I1(\payload_q_reg[4]_1 ),
        .I2(\FSM_sequential_state_reg[2]_1 ),
        .I3(p_4_in),
        .I4(\FSM_sequential_state_reg[2]_2 ),
        .I5(\lfsr_q[0]_i_9__1_n_0 ),
        .O(\lfsr_q[0]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h690069FF96FF9600)) 
    \lfsr_q[0]_i_8__1 
       (.I0(\payload_q_reg[7] ),
        .I1(\FSM_sequential_state_reg[2]_2 ),
        .I2(\lfsr_q[0]_i_10__1_n_0 ),
        .I3(crc_valid_data[1]),
        .I4(\payload_q_reg[7]_0 ),
        .I5(\lfsr_q[8]_i_17__1_n_0 ),
        .O(\lfsr_q[0]_i_8__1_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \lfsr_q[0]_i_9__1 
       (.I0(\lfsr_q_reg_n_0_[0] ),
        .I1(p_0_in),
        .I2(p_1_in7_in),
        .I3(p_5_in18_in),
        .I4(p_5_in),
        .O(\lfsr_q[0]_i_9__1_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \lfsr_q[10]_i_10__1 
       (.I0(\payload_q_reg[7]_12 ),
        .I1(p_3_in),
        .I2(p_0_in68_in),
        .I3(p_0_in43_in),
        .I4(p_2_in25_in),
        .O(\lfsr_q[10]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'h8778788778878778)) 
    \lfsr_q[10]_i_11__1 
       (.I0(Q[0]),
        .I1(\FSM_sequential_state_reg[2]_0 ),
        .I2(p_4_in),
        .I3(p_0_in68_in),
        .I4(\lfsr_q_reg_n_0_[0] ),
        .I5(p_0_in43_in),
        .O(\lfsr_q[10]_i_11__1_n_0 ));
  LUT5 #(
    .INIT(32'h66969969)) 
    \lfsr_q[10]_i_12__1 
       (.I0(\payload_q_reg[7]_12 ),
        .I1(p_5_in10_in),
        .I2(\FSM_sequential_state_reg[2]_0 ),
        .I3(Q[1]),
        .I4(p_5_in18_in),
        .O(\lfsr_q[10]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF000077F7)) 
    \lfsr_q[10]_i_1__1 
       (.I0(\lfsr_q[10]_i_2__2_n_0 ),
        .I1(\lfsr_q[10]_i_3__1_n_0 ),
        .I2(p_3_in),
        .I3(\FSM_sequential_state_reg[1]_3 ),
        .I4(crc_valid_data[3]),
        .I5(\lfsr_q[10]_i_5__1_n_0 ),
        .O(\lfsr_q[10]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF960096FFFFFFFF)) 
    \lfsr_q[10]_i_2__2 
       (.I0(p_5_in10_in),
        .I1(\FSM_sequential_state_reg[2] ),
        .I2(p_0_in43_in),
        .I3(crc_valid_data[1]),
        .I4(\lfsr_q[10]_i_7__1_n_0 ),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\lfsr_q[10]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hEBBEBEEBBEEBEBBE)) 
    \lfsr_q[10]_i_3__1 
       (.I0(\FSM_sequential_state_reg[2]_6 ),
        .I1(\lfsr_q[10]_i_9__1_n_0 ),
        .I2(p_5_in18_in),
        .I3(p_5_in10_in),
        .I4(\payload_q_reg[7]_4 ),
        .I5(\lfsr_q[10]_i_10__1_n_0 ),
        .O(\lfsr_q[10]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \lfsr_q[10]_i_5__1 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(\payload_q_reg[7]_4 ),
        .I2(\lfsr_q[10]_i_9__1_n_0 ),
        .I3(\lfsr_q[10]_i_11__1_n_0 ),
        .I4(\lfsr_q[14]_i_5__1_n_0 ),
        .I5(\lfsr_q[10]_i_12__1_n_0 ),
        .O(\lfsr_q[10]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[10]_i_7__1 
       (.I0(\payload_q_reg[7]_4 ),
        .I1(p_5_in18_in),
        .I2(\lfsr_q[6]_i_10__1_n_0 ),
        .I3(p_5_in10_in),
        .I4(p_0_in8_in),
        .I5(\payload_q_reg[7]_14 ),
        .O(\lfsr_q[10]_i_7__1_n_0 ));
  LUT5 #(
    .INIT(32'hB44B4BB4)) 
    \lfsr_q[10]_i_9__1 
       (.I0(\FSM_sequential_state_reg[2]_1 ),
        .I1(Q[1]),
        .I2(p_0_in8_in),
        .I3(p_2_in17_in),
        .I4(p_2_in),
        .O(\lfsr_q[10]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF09F9)) 
    \lfsr_q[11]_i_1__1 
       (.I0(\lfsr_q[11]_i_2__2_n_0 ),
        .I1(\payload_q_reg[7]_5 ),
        .I2(crc_valid_data[2]),
        .I3(\lfsr_q[11]_i_4__1_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_3 ),
        .I5(\lfsr_q[11]_i_5__1_n_0 ),
        .O(\lfsr_q[11]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[11]_i_2__2 
       (.I0(\FSM_sequential_state_reg[2]_2 ),
        .I1(p_5_in18_in),
        .I2(p_4_in),
        .I3(p_5_in26_in),
        .I4(p_3_in),
        .I5(p_2_in),
        .O(\lfsr_q[11]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[11]_i_4__1 
       (.I0(\lfsr_q[11]_i_7__1_n_0 ),
        .I1(p_4_in),
        .I2(p_0_in43_in),
        .I3(p_1_in7_in),
        .I4(p_5_in18_in),
        .I5(\FSM_sequential_state_reg[2]_2 ),
        .O(\lfsr_q[11]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hEBBEBEEBAAAAAAAA)) 
    \lfsr_q[11]_i_5__1 
       (.I0(\lfsr_q[11]_i_8__1_n_0 ),
        .I1(\lfsr_q[11]_i_7__1_n_0 ),
        .I2(\lfsr_q[11]_i_9__1_n_0 ),
        .I3(p_5_in18_in),
        .I4(\FSM_sequential_state_reg[2]_2 ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\lfsr_q[11]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[11]_i_7__1 
       (.I0(\payload_q_reg[7]_5 ),
        .I1(p_2_in9_in),
        .I2(p_5_in26_in),
        .I3(\lfsr_q[6]_i_10__1_n_0 ),
        .I4(p_2_in),
        .I5(\payload_q_reg[7]_6 ),
        .O(\lfsr_q[11]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h690069FF00000000)) 
    \lfsr_q[11]_i_8__1 
       (.I0(\payload_q_reg[7] ),
        .I1(p_1_in7_in),
        .I2(p_5_in18_in),
        .I3(crc_valid_data[0]),
        .I4(p_4_in),
        .I5(\FSM_sequential_state_reg[2]_4 ),
        .O(\lfsr_q[11]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h9669696969969696)) 
    \lfsr_q[11]_i_9__1 
       (.I0(p_0_in43_in),
        .I1(p_1_in7_in),
        .I2(p_0_in68_in),
        .I3(\FSM_sequential_state_reg[2]_0 ),
        .I4(Q[1]),
        .I5(p_5_in),
        .O(\lfsr_q[11]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[12]_i_12__1 
       (.I0(p_5_in26_in),
        .I1(p_0_in43_in),
        .I2(p_2_in),
        .I3(p_2_in17_in),
        .I4(\lfsr_q_reg_n_0_[0] ),
        .I5(p_5_in),
        .O(\lfsr_q[12]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF0D0000FF0DFF0D)) 
    \lfsr_q[12]_i_1__1 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\lfsr_q[12]_i_2__1_n_0 ),
        .I2(\lfsr_q[12]_i_3__1_n_0 ),
        .I3(crc_valid_data[3]),
        .I4(\lfsr_q[12]_i_4__1_n_0 ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\lfsr_q[12]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B88BB8B8B847)) 
    \lfsr_q[12]_i_2__1 
       (.I0(\lfsr_q[12]_i_5__1_n_0 ),
        .I1(crc_valid_data[1]),
        .I2(\lfsr_q[12]_i_6__1_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_4 ),
        .I4(crc_valid_data[2]),
        .I5(Q[1]),
        .O(\lfsr_q[12]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'hF1)) 
    \lfsr_q[12]_i_3__1 
       (.I0(\FSM_sequential_state_reg[1]_3 ),
        .I1(p_5_in),
        .I2(\lfsr_q[12]_i_8__1_n_0 ),
        .O(\lfsr_q[12]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[12]_i_4__1 
       (.I0(\payload_q_reg[7]_8 ),
        .I1(\payload_q_reg[7]_12 ),
        .I2(p_2_in9_in),
        .I3(p_5_in10_in),
        .I4(\payload_q_reg[7]_4 ),
        .I5(\lfsr_q[12]_i_12__1_n_0 ),
        .O(\lfsr_q[12]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[12]_i_5__1 
       (.I0(p_5_in26_in),
        .I1(p_2_in17_in),
        .I2(\lfsr_q_reg_n_0_[0] ),
        .I3(p_0_in),
        .I4(\payload_q_reg[7]_12 ),
        .I5(p_2_in9_in),
        .O(\lfsr_q[12]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[12]_i_6__1 
       (.I0(p_0_in),
        .I1(p_2_in17_in),
        .I2(p_5_in26_in),
        .I3(p_5_in),
        .O(\lfsr_q[12]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h6000000050000000)) 
    \lfsr_q[12]_i_8__1 
       (.I0(\lfsr_q[4]_i_3__1_n_0 ),
        .I1(crc_valid_data[3]),
        .I2(crc_valid_data[0]),
        .I3(crc_valid_data[1]),
        .I4(crc_valid_data[2]),
        .I5(Q[1]),
        .O(\lfsr_q[12]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h960069FF00000000)) 
    \lfsr_q[13]_i_10__1 
       (.I0(p_0_in8_in),
        .I1(\payload_q_reg[7]_0 ),
        .I2(p_2_in25_in),
        .I3(crc_valid_data[0]),
        .I4(p_5_in10_in),
        .I5(\FSM_sequential_state_reg[2]_4 ),
        .O(\lfsr_q[13]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[13]_i_11__1 
       (.I0(\payload_q_reg[7]_17 ),
        .I1(p_2_in25_in),
        .I2(p_5_in10_in),
        .I3(\lfsr_q[13]_i_15__1_n_0 ),
        .I4(p_5_in18_in),
        .I5(p_1_in7_in),
        .O(\lfsr_q[13]_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[13]_i_15__1 
       (.I0(p_0_in68_in),
        .I1(\lfsr_q_reg_n_0_[0] ),
        .O(\lfsr_q[13]_i_15__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF3CAA)) 
    \lfsr_q[13]_i_1__1 
       (.I0(\lfsr_q[13]_i_2__1_n_0 ),
        .I1(\lfsr_q[13]_i_3__1_n_0 ),
        .I2(\lfsr_q[13]_i_4__2_n_0 ),
        .I3(crc_valid_data[2]),
        .I4(\FSM_sequential_state_reg[2]_3 ),
        .I5(\lfsr_q[13]_i_7__1_n_0 ),
        .O(\lfsr_q[13]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[13]_i_2__1 
       (.I0(\payload_q_reg[7]_0 ),
        .I1(p_2_in25_in),
        .I2(p_0_in68_in),
        .I3(p_0_in8_in),
        .I4(p_2_in17_in),
        .O(\lfsr_q[13]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[13]_i_3__1 
       (.I0(\payload_q_reg[7]_0 ),
        .I1(p_2_in25_in),
        .I2(p_0_in68_in),
        .I3(\lfsr_q_reg_n_0_[0] ),
        .I4(p_5_in26_in),
        .I5(p_4_in),
        .O(\lfsr_q[13]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hA9A6)) 
    \lfsr_q[13]_i_4__2 
       (.I0(p_2_in17_in),
        .I1(Q[0]),
        .I2(\FSM_sequential_state_reg[2]_1 ),
        .I3(Q[1]),
        .O(\lfsr_q[13]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hEBBEBEEBAAAAAAAA)) 
    \lfsr_q[13]_i_7__1 
       (.I0(\lfsr_q[13]_i_10__1_n_0 ),
        .I1(\lfsr_q[13]_i_4__2_n_0 ),
        .I2(\lfsr_q[13]_i_11__1_n_0 ),
        .I3(p_2_in9_in),
        .I4(\payload_q_reg[7]_0 ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\lfsr_q[13]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \lfsr_q[14]_i_11__1 
       (.I0(p_2_in17_in),
        .I1(\FSM_sequential_state_reg[2]_0 ),
        .I2(Q[1]),
        .O(\lfsr_q[14]_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[14]_i_13__1 
       (.I0(p_2_in25_in),
        .I1(p_0_in43_in),
        .O(\lfsr_q[14]_i_13__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[14]_i_14__1 
       (.I0(p_3_in),
        .I1(p_2_in),
        .O(\lfsr_q[14]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[14]_i_15__1 
       (.I0(p_5_in),
        .I1(p_2_in25_in),
        .O(\lfsr_q[14]_i_15__1_n_0 ));
  LUT6 #(
    .INIT(64'h0EE0E00EEEEEEEEE)) 
    \lfsr_q[14]_i_1__1 
       (.I0(\lfsr_q[14]_i_2__1_n_0 ),
        .I1(crc_valid_data[3]),
        .I2(\lfsr_q[14]_i_4__1_n_0 ),
        .I3(\lfsr_q[14]_i_5__1_n_0 ),
        .I4(\FSM_sequential_state_reg[2]_0 ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\lfsr_q[14]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF3BBFFBBF3BBFF88)) 
    \lfsr_q[14]_i_2__1 
       (.I0(\lfsr_q[14]_i_7__1_n_0 ),
        .I1(crc_valid_data[0]),
        .I2(\lfsr_q[14]_i_8__1_n_0 ),
        .I3(crc_valid_data[2]),
        .I4(crc_valid_data[1]),
        .I5(p_5_in18_in),
        .O(\lfsr_q[14]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[14]_i_4__1 
       (.I0(\lfsr_q[14]_i_9__1_n_0 ),
        .I1(\payload_q_reg[7]_16 ),
        .I2(p_0_in),
        .I3(p_0_in43_in),
        .I4(p_0_in68_in),
        .I5(\lfsr_q[14]_i_11__1_n_0 ),
        .O(\lfsr_q[14]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h6A95)) 
    \lfsr_q[14]_i_5__1 
       (.I0(p_2_in25_in),
        .I1(Q[1]),
        .I2(\FSM_sequential_state_reg[2]_0 ),
        .I3(p_5_in26_in),
        .O(\lfsr_q[14]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h6F90906F609F9F60)) 
    \lfsr_q[14]_i_7__1 
       (.I0(\lfsr_q[14]_i_13__1_n_0 ),
        .I1(\payload_q_reg[7]_4 ),
        .I2(crc_valid_data[1]),
        .I3(\lfsr_q[14]_i_14__1_n_0 ),
        .I4(\payload_q_reg[7]_0 ),
        .I5(p_5_in18_in),
        .O(\lfsr_q[14]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[14]_i_8__1 
       (.I0(\payload_q_reg[7]_0 ),
        .I1(p_3_in),
        .I2(\lfsr_q[14]_i_15__1_n_0 ),
        .I3(p_0_in43_in),
        .I4(p_0_in68_in),
        .I5(\payload_q_reg[7]_11 ),
        .O(\lfsr_q[14]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[14]_i_9__1 
       (.I0(p_3_in),
        .I1(p_5_in18_in),
        .O(\lfsr_q[14]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hE11E1EE11EE1E11E)) 
    \lfsr_q[15]_i_10__1 
       (.I0(\FSM_sequential_state_reg[2]_5 ),
        .I1(Q[0]),
        .I2(\lfsr_q[15]_i_19__1_n_0 ),
        .I3(p_4_in),
        .I4(p_2_in9_in),
        .I5(p_1_in7_in),
        .O(\lfsr_q[15]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[15]_i_12__1 
       (.I0(p_0_in43_in),
        .I1(p_1_in7_in),
        .I2(\payload_q_reg[4] ),
        .I3(p_3_in),
        .I4(p_4_in),
        .I5(p_5_in10_in),
        .O(\lfsr_q[15]_i_12__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \lfsr_q[15]_i_16__1 
       (.I0(p_4_in),
        .I1(p_0_in43_in),
        .I2(p_1_in7_in),
        .O(\lfsr_q[15]_i_16__1_n_0 ));
  LUT6 #(
    .INIT(64'hAA559AAA55AA9AAA)) 
    \lfsr_q[15]_i_17__1 
       (.I0(\lfsr_q[6]_i_10__1_n_0 ),
        .I1(crc_valid_data[2]),
        .I2(crc_valid_data[1]),
        .I3(Q[0]),
        .I4(\FSM_sequential_state_reg[2]_0 ),
        .I5(Q[1]),
        .O(\lfsr_q[15]_i_17__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEEFCEE00110311)) 
    \lfsr_q[15]_i_19__1 
       (.I0(Q[1]),
        .I1(\FSM_sequential_state_reg[2]_0 ),
        .I2(crc_valid_data[2]),
        .I3(crc_valid_data[1]),
        .I4(Q[0]),
        .I5(p_3_in),
        .O(\lfsr_q[15]_i_19__1_n_0 ));
  LUT3 #(
    .INIT(8'hE5)) 
    \lfsr_q[15]_i_1__1 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .O(crc_reset));
  LUT6 #(
    .INIT(64'h00F2FFFF00F200F2)) 
    \lfsr_q[15]_i_2__1 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\lfsr_q_reg[15]_i_4__0_n_0 ),
        .I2(\lfsr_q[15]_i_5__1_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_2 ),
        .I4(\lfsr_q[15]_i_7__1_n_0 ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(p_0_in0));
  LUT6 #(
    .INIT(64'h0909090909FF0909)) 
    \lfsr_q[15]_i_5__1 
       (.I0(\payload_q_reg[7]_3 ),
        .I1(\lfsr_q[15]_i_12__1_n_0 ),
        .I2(\FSM_sequential_state_reg[1] ),
        .I3(crc_valid_data[1]),
        .I4(p_5_in26_in),
        .I5(crc_valid_data[0]),
        .O(\lfsr_q[15]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[15]_i_7__1 
       (.I0(\payload_q_reg[7]_3 ),
        .I1(p_5_in26_in),
        .I2(\payload_q_reg[7]_15 ),
        .I3(p_0_in8_in),
        .I4(\lfsr_q[15]_i_16__1_n_0 ),
        .I5(\lfsr_q[15]_i_17__1_n_0 ),
        .O(\lfsr_q[15]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCC9C633333639)) 
    \lfsr_q[15]_i_9__1 
       (.I0(Q[0]),
        .I1(\lfsr_q[3]_i_7__0_n_0 ),
        .I2(\FSM_sequential_state_reg[2] ),
        .I3(Q[1]),
        .I4(crc_valid_data[1]),
        .I5(p_2_in9_in),
        .O(\lfsr_q[15]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'h1FF1F11F11111111)) 
    \lfsr_q[1]_i_1__1 
       (.I0(\lfsr_q[1]_i_2__1_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(\lfsr_q[1]_i_3__1_n_0 ),
        .I3(\lfsr_q[1]_i_4__1_n_0 ),
        .I4(\payload_q_reg[7]_5 ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\lfsr_q[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF00F3F3AAAAF3F3)) 
    \lfsr_q[1]_i_2__1 
       (.I0(\lfsr_q[1]_i_5__1_n_0 ),
        .I1(p_0_in68_in),
        .I2(crc_valid_data[1]),
        .I3(\lfsr_q[1]_i_6__1_n_0 ),
        .I4(crc_valid_data[0]),
        .I5(crc_valid_data[2]),
        .O(\lfsr_q[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[1]_i_3__1 
       (.I0(p_2_in9_in),
        .I1(p_4_in),
        .I2(p_0_in),
        .I3(p_5_in10_in),
        .I4(p_5_in),
        .I5(\payload_q_reg[4]_5 ),
        .O(\lfsr_q[1]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h59)) 
    \lfsr_q[1]_i_4__1 
       (.I0(p_0_in8_in),
        .I1(Q[1]),
        .I2(\FSM_sequential_state_reg[2]_1 ),
        .O(\lfsr_q[1]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h306F3F603F60306F)) 
    \lfsr_q[1]_i_5__1 
       (.I0(\payload_q_reg[7]_4 ),
        .I1(\lfsr_q[1]_i_8__0_n_0 ),
        .I2(crc_valid_data[1]),
        .I3(\payload_q_reg[7]_0 ),
        .I4(p_5_in10_in),
        .I5(p_2_in25_in),
        .O(\lfsr_q[1]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \lfsr_q[1]_i_6__1 
       (.I0(\payload_q_reg[7]_11 ),
        .I1(p_0_in8_in),
        .I2(p_5_in10_in),
        .I3(p_5_in),
        .I4(\lfsr_q[1]_i_9__0_n_0 ),
        .O(\lfsr_q[1]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[1]_i_8__0 
       (.I0(\FSM_sequential_state_reg[2] ),
        .I1(p_5_in10_in),
        .I2(p_5_in),
        .I3(p_2_in25_in),
        .I4(p_0_in8_in),
        .I5(p_0_in68_in),
        .O(\lfsr_q[1]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[1]_i_9__0 
       (.I0(\payload_q_reg[7] ),
        .I1(p_0_in68_in),
        .I2(p_0_in),
        .I3(p_5_in26_in),
        .O(\lfsr_q[1]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h0DFF0D0D)) 
    \lfsr_q[2]_i_1__1 
       (.I0(\lfsr_q[2]_i_2__2_n_0 ),
        .I1(\lfsr_q[2]_i_3__1_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(\lfsr_q[2]_i_4__1_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_1 ),
        .O(\lfsr_q[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hC3693C69FFFFFFFF)) 
    \lfsr_q[2]_i_2__2 
       (.I0(p_3_in),
        .I1(p_5_in18_in),
        .I2(\payload_q_reg[7]_0 ),
        .I3(crc_valid_data[1]),
        .I4(\lfsr_q[2]_i_5__1_n_0 ),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\lfsr_q[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0606090906FF0909)) 
    \lfsr_q[2]_i_3__1 
       (.I0(\lfsr_q[2]_i_6__1_n_0 ),
        .I1(\lfsr_q[2]_i_7__1_n_0 ),
        .I2(\FSM_sequential_state_reg[1] ),
        .I3(crc_valid_data[1]),
        .I4(p_0_in43_in),
        .I5(crc_valid_data[0]),
        .O(\lfsr_q[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h6996696996699696)) 
    \lfsr_q[2]_i_4__1 
       (.I0(\lfsr_q[2]_i_8__0_n_0 ),
        .I1(p_5_in10_in),
        .I2(p_5_in18_in),
        .I3(Q[1]),
        .I4(\FSM_sequential_state_reg[2]_3 ),
        .I5(\lfsr_q[7]_i_11__1_n_0 ),
        .O(\lfsr_q[2]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[2]_i_5__1 
       (.I0(p_2_in),
        .I1(p_0_in43_in),
        .I2(\payload_q_reg[7]_12 ),
        .I3(p_5_in10_in),
        .I4(p_3_in),
        .O(\lfsr_q[2]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[2]_i_6__1 
       (.I0(p_5_in18_in),
        .I1(p_5_in10_in),
        .O(\lfsr_q[2]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'h69696996)) 
    \lfsr_q[2]_i_7__1 
       (.I0(\payload_q_reg[7]_5 ),
        .I1(p_2_in),
        .I2(p_0_in8_in),
        .I3(Q[1]),
        .I4(\FSM_sequential_state_reg[2]_1 ),
        .O(\lfsr_q[2]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'hE11E)) 
    \lfsr_q[2]_i_8__0 
       (.I0(\FSM_sequential_state_reg[2]_1 ),
        .I1(Q[1]),
        .I2(p_0_in8_in),
        .I3(p_2_in),
        .O(\lfsr_q[2]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \lfsr_q[3]_i_10__0 
       (.I0(\FSM_sequential_state_reg[2]_2 ),
        .I1(p_2_in),
        .I2(p_5_in26_in),
        .I3(p_2_in9_in),
        .O(\lfsr_q[3]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF0D0D0D0D0DFF0D)) 
    \lfsr_q[3]_i_1__1 
       (.I0(\lfsr_q[3]_i_2__2_n_0 ),
        .I1(\lfsr_q[3]_i_3__1_n_0 ),
        .I2(crc_valid_data[3]),
        .I3(\FSM_sequential_state_reg[1]_1 ),
        .I4(\lfsr_q[3]_i_4__1_n_0 ),
        .I5(\lfsr_q[3]_i_5__1_n_0 ),
        .O(\lfsr_q[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h09F9F909FFFFFFFF)) 
    \lfsr_q[3]_i_2__2 
       (.I0(\payload_q_reg[7]_1 ),
        .I1(\lfsr_q[3]_i_7__0_n_0 ),
        .I2(crc_valid_data[1]),
        .I3(\lfsr_q[3]_i_8__0_n_0 ),
        .I4(\payload_q_reg[7]_2 ),
        .I5(\FSM_sequential_state_reg[1]_0 ),
        .O(\lfsr_q[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h5775300375570330)) 
    \lfsr_q[3]_i_3__1 
       (.I0(\FSM_sequential_state_reg[1]_3 ),
        .I1(\FSM_sequential_state_reg[2]_6 ),
        .I2(\lfsr_q[3]_i_10__0_n_0 ),
        .I3(p_5_in18_in),
        .I4(p_1_in7_in),
        .I5(\payload_q_reg[7]_2 ),
        .O(\lfsr_q[3]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hF10E0EF10EF1F10E)) 
    \lfsr_q[3]_i_4__1 
       (.I0(crc_valid_data[1]),
        .I1(Q[0]),
        .I2(\FSM_sequential_state_reg[2] ),
        .I3(p_2_in25_in),
        .I4(p_5_in18_in),
        .I5(p_5_in10_in),
        .O(\lfsr_q[3]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h9669699696699669)) 
    \lfsr_q[3]_i_5__1 
       (.I0(p_2_in9_in),
        .I1(p_5_in26_in),
        .I2(p_2_in),
        .I3(\FSM_sequential_state_reg[2]_2 ),
        .I4(Q[1]),
        .I5(\FSM_sequential_state_reg[2]_1 ),
        .O(\lfsr_q[3]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[3]_i_7__0 
       (.I0(p_5_in26_in),
        .I1(p_4_in),
        .O(\lfsr_q[3]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[3]_i_8__0 
       (.I0(p_5_in26_in),
        .I1(p_4_in),
        .I2(p_5_in18_in),
        .I3(p_1_in7_in),
        .I4(p_2_in9_in),
        .I5(\FSM_sequential_state_reg[2]_2 ),
        .O(\lfsr_q[3]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h1F11F1FF11111111)) 
    \lfsr_q[4]_i_1__1 
       (.I0(\lfsr_q_reg[4]_i_2__0_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(Q[1]),
        .I3(\FSM_sequential_state_reg[2]_0 ),
        .I4(\lfsr_q[4]_i_3__1_n_0 ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\lfsr_q[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[4]_i_3__1 
       (.I0(p_3_in),
        .I1(p_5_in18_in),
        .I2(\lfsr_q_reg_n_0_[0] ),
        .I3(p_5_in26_in),
        .I4(p_2_in17_in),
        .I5(p_2_in9_in),
        .O(\lfsr_q[4]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[4]_i_4__1 
       (.I0(p_2_in9_in),
        .I1(p_0_in),
        .I2(\lfsr_q_reg_n_0_[0] ),
        .I3(p_2_in17_in),
        .I4(p_5_in26_in),
        .O(\lfsr_q[4]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hA0F3AFF3AFF3A0F3)) 
    \lfsr_q[4]_i_5__1 
       (.I0(\lfsr_q[12]_i_6__1_n_0 ),
        .I1(p_0_in),
        .I2(crc_valid_data[1]),
        .I3(crc_valid_data[0]),
        .I4(p_5_in),
        .I5(\FSM_sequential_state_reg[2]_0 ),
        .O(\lfsr_q[4]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \lfsr_q[5]_i_10__1 
       (.I0(\FSM_sequential_state_reg[2]_2 ),
        .I1(p_2_in25_in),
        .I2(p_5_in),
        .O(\lfsr_q[5]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[5]_i_11__1 
       (.I0(\lfsr_q_reg_n_0_[0] ),
        .I1(p_0_in68_in),
        .I2(p_0_in),
        .I3(p_1_in7_in),
        .O(\lfsr_q[5]_i_11__1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[5]_i_12__1 
       (.I0(\lfsr_q_reg_n_0_[0] ),
        .I1(p_0_in),
        .I2(p_4_in),
        .I3(p_5_in10_in),
        .I4(p_2_in17_in),
        .O(\lfsr_q[5]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[5]_i_13__1 
       (.I0(p_5_in18_in),
        .I1(p_2_in25_in),
        .I2(p_1_in7_in),
        .I3(p_0_in),
        .I4(p_0_in68_in),
        .I5(\lfsr_q_reg_n_0_[0] ),
        .O(\lfsr_q[5]_i_13__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAFFAE)) 
    \lfsr_q[5]_i_1__1 
       (.I0(\lfsr_q[5]_i_2__1_n_0 ),
        .I1(\FSM_sequential_state_reg[1]_0 ),
        .I2(\lfsr_q[5]_i_3__1_n_0 ),
        .I3(\lfsr_q[5]_i_4__1_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .O(\lfsr_q[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h2882822882282882)) 
    \lfsr_q[5]_i_2__1 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(\payload_q_reg[4]_0 ),
        .I2(p_3_in),
        .I3(p_2_in),
        .I4(\payload_q_reg[7] ),
        .I5(\lfsr_q[5]_i_7__1_n_0 ),
        .O(\lfsr_q[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hB88B8BB88BB8B88B)) 
    \lfsr_q[5]_i_3__1 
       (.I0(\lfsr_q[5]_i_8__1_n_0 ),
        .I1(crc_valid_data[1]),
        .I2(\payload_q_reg[7] ),
        .I3(p_5_in),
        .I4(p_2_in17_in),
        .I5(p_5_in10_in),
        .O(\lfsr_q[5]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0909090909FF0909)) 
    \lfsr_q[5]_i_4__1 
       (.I0(\payload_q_reg[4]_0 ),
        .I1(\lfsr_q[5]_i_9__1_n_0 ),
        .I2(\FSM_sequential_state_reg[1] ),
        .I3(crc_valid_data[1]),
        .I4(p_0_in8_in),
        .I5(crc_valid_data[0]),
        .O(\lfsr_q[5]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h69969669A55A5AA5)) 
    \lfsr_q[5]_i_7__1 
       (.I0(p_5_in26_in),
        .I1(Q[1]),
        .I2(p_2_in17_in),
        .I3(\lfsr_q[5]_i_10__1_n_0 ),
        .I4(\lfsr_q[5]_i_11__1_n_0 ),
        .I5(\FSM_sequential_state_reg[2]_0 ),
        .O(\lfsr_q[5]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[5]_i_8__1 
       (.I0(p_0_in8_in),
        .I1(\FSM_sequential_state_reg[2] ),
        .I2(\lfsr_q[5]_i_12__1_n_0 ),
        .I3(\FSM_sequential_state_reg[2]_2 ),
        .I4(\lfsr_q[14]_i_15__1_n_0 ),
        .I5(\payload_q_reg[7]_5 ),
        .O(\lfsr_q[5]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[5]_i_9__1 
       (.I0(p_4_in),
        .I1(\lfsr_q[8]_i_17__1_n_0 ),
        .I2(\lfsr_q[5]_i_13__1_n_0 ),
        .I3(p_0_in8_in),
        .I4(\FSM_sequential_state_reg[2]_2 ),
        .I5(\payload_q_reg[7] ),
        .O(\lfsr_q[5]_i_9__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[6]_i_10__1 
       (.I0(p_3_in),
        .I1(p_2_in25_in),
        .O(\lfsr_q[6]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \lfsr_q[6]_i_11__1 
       (.I0(p_0_in8_in),
        .I1(p_0_in68_in),
        .I2(p_0_in43_in),
        .I3(p_0_in),
        .O(\lfsr_q[6]_i_11__1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \lfsr_q[6]_i_12__1 
       (.I0(p_4_in),
        .I1(\FSM_sequential_state_reg[2]_0 ),
        .I2(Q[0]),
        .O(\lfsr_q[6]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF0D0DFF0D0D0D0D)) 
    \lfsr_q[6]_i_1__1 
       (.I0(\lfsr_q[6]_i_2__2_n_0 ),
        .I1(\lfsr_q[6]_i_3__1_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(\lfsr_q[6]_i_4__1_n_0 ),
        .I4(\lfsr_q[6]_i_5__1_n_0 ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\lfsr_q[6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hE22EFFFF)) 
    \lfsr_q[6]_i_2__2 
       (.I0(\lfsr_q[6]_i_6__1_n_0 ),
        .I1(crc_valid_data[1]),
        .I2(p_5_in10_in),
        .I3(\lfsr_q[6]_i_7__1_n_0 ),
        .I4(\FSM_sequential_state_reg[1]_0 ),
        .O(\lfsr_q[6]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h4141414141FF4141)) 
    \lfsr_q[6]_i_3__1 
       (.I0(\FSM_sequential_state_reg[1] ),
        .I1(\lfsr_q[6]_i_8__2_n_0 ),
        .I2(\lfsr_q[6]_i_9__1_n_0 ),
        .I3(crc_valid_data[1]),
        .I4(p_2_in),
        .I5(crc_valid_data[0]),
        .O(\lfsr_q[6]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969999666)) 
    \lfsr_q[6]_i_4__1 
       (.I0(p_2_in9_in),
        .I1(\lfsr_q[6]_i_10__1_n_0 ),
        .I2(Q[1]),
        .I3(\FSM_sequential_state_reg[2]_0 ),
        .I4(\lfsr_q[6]_i_11__1_n_0 ),
        .I5(\lfsr_q[6]_i_12__1_n_0 ),
        .O(\lfsr_q[6]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[6]_i_5__1 
       (.I0(p_5_in10_in),
        .I1(\FSM_sequential_state_reg[2]_1 ),
        .O(\lfsr_q[6]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[6]_i_6__1 
       (.I0(\FSM_sequential_state_reg[2] ),
        .I1(p_2_in25_in),
        .I2(p_5_in18_in),
        .I3(p_5_in10_in),
        .O(\lfsr_q[6]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[6]_i_7__1 
       (.I0(p_5_in),
        .I1(p_2_in),
        .I2(p_0_in68_in),
        .I3(p_0_in8_in),
        .I4(\lfsr_q[14]_i_9__1_n_0 ),
        .I5(p_2_in25_in),
        .O(\lfsr_q[6]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \lfsr_q[6]_i_8__2 
       (.I0(\FSM_sequential_state_reg[2]_1 ),
        .I1(p_5_in10_in),
        .I2(p_2_in25_in),
        .O(\lfsr_q[6]_i_8__2_n_0 ));
  LUT5 #(
    .INIT(32'h69969669)) 
    \lfsr_q[6]_i_9__1 
       (.I0(\lfsr_q[6]_i_11__1_n_0 ),
        .I1(p_5_in),
        .I2(p_5_in26_in),
        .I3(p_2_in),
        .I4(p_3_in),
        .O(\lfsr_q[6]_i_9__1_n_0 ));
  LUT5 #(
    .INIT(32'h4BB4B44B)) 
    \lfsr_q[7]_i_11__1 
       (.I0(Q[1]),
        .I1(\FSM_sequential_state_reg[2]_0 ),
        .I2(p_5_in),
        .I3(\payload_q_reg[7]_12 ),
        .I4(p_2_in17_in),
        .O(\lfsr_q[7]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[7]_i_12__1 
       (.I0(p_2_in),
        .I1(p_0_in43_in),
        .I2(p_5_in26_in),
        .I3(p_3_in),
        .I4(p_4_in),
        .I5(\lfsr_q[2]_i_6__1_n_0 ),
        .O(\lfsr_q[7]_i_12__1_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[7]_i_13__1 
       (.I0(p_0_in8_in),
        .I1(p_2_in),
        .I2(p_1_in7_in),
        .I3(p_0_in43_in),
        .O(\lfsr_q[7]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'h00F2FFFF00F200F2)) 
    \lfsr_q[7]_i_1__1 
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(\lfsr_q[7]_i_2__1_n_0 ),
        .I2(\lfsr_q[7]_i_3__1_n_0 ),
        .I3(\FSM_sequential_state_reg[1]_2 ),
        .I4(\lfsr_q[7]_i_4__1_n_0 ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\lfsr_q[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h8BB8B88BB88B8BB8)) 
    \lfsr_q[7]_i_2__1 
       (.I0(\lfsr_q[7]_i_5__1_n_0 ),
        .I1(crc_valid_data[1]),
        .I2(\FSM_sequential_state_reg[2] ),
        .I3(p_3_in),
        .I4(p_5_in18_in),
        .I5(p_5_in26_in),
        .O(\lfsr_q[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h04FF0404040404FF)) 
    \lfsr_q[7]_i_3__1 
       (.I0(crc_valid_data[1]),
        .I1(p_2_in9_in),
        .I2(crc_valid_data[0]),
        .I3(\FSM_sequential_state_reg[1] ),
        .I4(\lfsr_q[7]_i_6__1_n_0 ),
        .I5(\lfsr_q[7]_i_7__1_n_0 ),
        .O(\lfsr_q[7]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    \lfsr_q[7]_i_4__1 
       (.I0(p_5_in18_in),
        .I1(\payload_q_reg[7]_4 ),
        .I2(\payload_q_reg[7]_10 ),
        .I3(\lfsr_q[7]_i_9__1_n_0 ),
        .I4(\payload_q_reg[4] ),
        .I5(\lfsr_q[7]_i_11__1_n_0 ),
        .O(\lfsr_q[7]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h3C96C369)) 
    \lfsr_q[7]_i_5__1 
       (.I0(\payload_q_reg[7]_4 ),
        .I1(\lfsr_q[7]_i_12__1_n_0 ),
        .I2(\FSM_sequential_state_reg[2]_2 ),
        .I3(\payload_q_reg[7]_0 ),
        .I4(p_2_in9_in),
        .O(\lfsr_q[7]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[7]_i_6__1 
       (.I0(\payload_q_reg[7]_10 ),
        .I1(p_2_in9_in),
        .I2(p_5_in10_in),
        .I3(p_5_in18_in),
        .I4(\lfsr_q[7]_i_13__1_n_0 ),
        .O(\lfsr_q[7]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFB00040004FFFB)) 
    \lfsr_q[7]_i_7__1 
       (.I0(\FSM_sequential_state_reg[1]_4 ),
        .I1(crc_valid_data[1]),
        .I2(crc_valid_data[2]),
        .I3(Q[0]),
        .I4(p_4_in),
        .I5(p_3_in),
        .O(\lfsr_q[7]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h9666699969669699)) 
    \lfsr_q[7]_i_9__1 
       (.I0(\lfsr_q[7]_i_13__1_n_0 ),
        .I1(p_3_in),
        .I2(Q[1]),
        .I3(\FSM_sequential_state_reg[2]_0 ),
        .I4(p_4_in),
        .I5(Q[0]),
        .O(\lfsr_q[7]_i_9__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[8]_i_11__1 
       (.I0(\lfsr_q_reg_n_0_[0] ),
        .I1(\payload_q_reg[7] ),
        .O(\lfsr_q[8]_i_11__1_n_0 ));
  LUT5 #(
    .INIT(32'h66669996)) 
    \lfsr_q[8]_i_12__1 
       (.I0(p_4_in),
        .I1(p_5_in26_in),
        .I2(crc_valid_data[1]),
        .I3(Q[0]),
        .I4(\FSM_sequential_state_reg[2] ),
        .O(\lfsr_q[8]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996699669)) 
    \lfsr_q[8]_i_16__1 
       (.I0(p_2_in25_in),
        .I1(p_5_in10_in),
        .I2(p_5_in),
        .I3(\lfsr_q[3]_i_7__0_n_0 ),
        .I4(Q[0]),
        .I5(\FSM_sequential_state_reg[2]_0 ),
        .O(\lfsr_q[8]_i_16__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[8]_i_17__1 
       (.I0(p_5_in),
        .I1(p_2_in17_in),
        .O(\lfsr_q[8]_i_17__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00007577)) 
    \lfsr_q[8]_i_1__1 
       (.I0(\lfsr_q[8]_i_2__1_n_0 ),
        .I1(\lfsr_q[8]_i_3__1_n_0 ),
        .I2(\lfsr_q[8]_i_4__1_n_0 ),
        .I3(crc_valid_data[1]),
        .I4(crc_valid_data[3]),
        .I5(\lfsr_q[8]_i_6__1_n_0 ),
        .O(\lfsr_q[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFDDFDFFDDFFDFDDF)) 
    \lfsr_q[8]_i_2__1 
       (.I0(crc_valid_data[1]),
        .I1(\FSM_sequential_state_reg[1] ),
        .I2(\lfsr_q[8]_i_7__1_n_0 ),
        .I3(\payload_q_reg[4]_3 ),
        .I4(\lfsr_q[8]_i_9__1_n_0 ),
        .I5(\payload_q_reg[4]_4 ),
        .O(\lfsr_q[8]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hCFFDCFCDCFCDCFFD)) 
    \lfsr_q[8]_i_3__1 
       (.I0(p_2_in17_in),
        .I1(crc_valid_data[2]),
        .I2(crc_valid_data[0]),
        .I3(crc_valid_data[1]),
        .I4(\lfsr_q[8]_i_11__1_n_0 ),
        .I5(\lfsr_q[8]_i_12__1_n_0 ),
        .O(\lfsr_q[8]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[8]_i_4__1 
       (.I0(\payload_q_reg[7]_13 ),
        .I1(\payload_q_reg[4]_2 ),
        .I2(p_1_in7_in),
        .I3(p_2_in9_in),
        .I4(\payload_q_reg[7]_12 ),
        .I5(\lfsr_q[8]_i_9__1_n_0 ),
        .O(\lfsr_q[8]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h8228)) 
    \lfsr_q[8]_i_6__1 
       (.I0(\FSM_sequential_state_reg[1]_1 ),
        .I1(\payload_q_reg[7]_9 ),
        .I2(\lfsr_q[8]_i_7__1_n_0 ),
        .I3(\lfsr_q[8]_i_16__1_n_0 ),
        .O(\lfsr_q[8]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[8]_i_7__1 
       (.I0(\lfsr_q_reg_n_0_[0] ),
        .I1(p_0_in),
        .I2(p_1_in7_in),
        .I3(p_2_in9_in),
        .I4(p_2_in),
        .O(\lfsr_q[8]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h54ABAB54AB5454AB)) 
    \lfsr_q[8]_i_9__1 
       (.I0(\FSM_sequential_state_reg[2] ),
        .I1(Q[0]),
        .I2(crc_valid_data[1]),
        .I3(\lfsr_q[3]_i_7__0_n_0 ),
        .I4(\lfsr_q[8]_i_17__1_n_0 ),
        .I5(p_5_in18_in),
        .O(\lfsr_q[8]_i_9__1_n_0 ));
  LUT5 #(
    .INIT(32'h0000EE0E)) 
    \lfsr_q[9]_i_1__1 
       (.I0(\lfsr_q[9]_i_2__1_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_3 ),
        .I2(\FSM_sequential_state_reg[1]_1 ),
        .I3(\lfsr_q[9]_i_3__1_n_0 ),
        .I4(\lfsr_q[9]_i_4__1_n_0 ),
        .O(\lfsr_q[9]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h3C33C3CC99999999)) 
    \lfsr_q[9]_i_2__1 
       (.I0(\lfsr_q[9]_i_5__1_n_0 ),
        .I1(\lfsr_q[9]_i_6__1_n_0 ),
        .I2(\FSM_sequential_state_reg[2]_1 ),
        .I3(Q[1]),
        .I4(\lfsr_q[9]_i_7__1_n_0 ),
        .I5(crc_valid_data[2]),
        .O(\lfsr_q[9]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[9]_i_3__1 
       (.I0(\lfsr_q[9]_i_8__1_n_0 ),
        .I1(p_3_in),
        .I2(\lfsr_q[9]_i_9__1_n_0 ),
        .I3(p_5_in10_in),
        .I4(\payload_q_reg[7]_11 ),
        .O(\lfsr_q[9]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h960096FF00000000)) 
    \lfsr_q[9]_i_4__1 
       (.I0(\FSM_sequential_state_reg[2] ),
        .I1(p_5_in),
        .I2(p_0_in68_in),
        .I3(crc_valid_data[0]),
        .I4(p_2_in25_in),
        .I5(\FSM_sequential_state_reg[2]_4 ),
        .O(\lfsr_q[9]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[9]_i_5__1 
       (.I0(p_0_in),
        .I1(p_2_in17_in),
        .I2(\payload_q_reg[7]_4 ),
        .I3(p_5_in10_in),
        .O(\lfsr_q[9]_i_5__1_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \lfsr_q[9]_i_6__1 
       (.I0(p_5_in26_in),
        .I1(p_2_in25_in),
        .I2(p_5_in),
        .O(\lfsr_q[9]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h5655A9AAA9AA5655)) 
    \lfsr_q[9]_i_7__1 
       (.I0(p_2_in9_in),
        .I1(Q[1]),
        .I2(\FSM_sequential_state_reg[2]_0 ),
        .I3(\FSM_sequential_state_reg[2] ),
        .I4(p_5_in10_in),
        .I5(\lfsr_q[9]_i_8__1_n_0 ),
        .O(\lfsr_q[9]_i_7__1_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[9]_i_8__1 
       (.I0(p_0_in),
        .I1(p_2_in17_in),
        .I2(p_0_in68_in),
        .I3(p_0_in8_in),
        .I4(\lfsr_q_reg_n_0_[0] ),
        .O(\lfsr_q[9]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[9]_i_9__1 
       (.I0(p_2_in9_in),
        .I1(\FSM_sequential_state_reg[2]_0 ),
        .I2(p_5_in),
        .I3(p_5_in18_in),
        .O(\lfsr_q[9]_i_9__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[0] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[0]_i_1__1_n_0 ),
        .Q(\lfsr_q_reg_n_0_[0] ),
        .S(crc_reset));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[10] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[10]_i_1__1_n_0 ),
        .Q(p_3_in),
        .S(crc_reset));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[11] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[11]_i_1__1_n_0 ),
        .Q(p_4_in),
        .S(crc_reset));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[12] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[12]_i_1__1_n_0 ),
        .Q(p_5_in),
        .S(crc_reset));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[13] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[13]_i_1__1_n_0 ),
        .Q(p_5_in10_in),
        .S(crc_reset));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[14] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[14]_i_1__1_n_0 ),
        .Q(p_5_in18_in),
        .S(crc_reset));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[15] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(p_0_in0),
        .Q(p_5_in26_in),
        .S(crc_reset));
  MUXF7 \lfsr_q_reg[15]_i_4__0 
       (.I0(\lfsr_q[15]_i_9__1_n_0 ),
        .I1(\lfsr_q[15]_i_10__1_n_0 ),
        .O(\lfsr_q_reg[15]_i_4__0_n_0 ),
        .S(crc_valid_data[1]));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[1] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[1]_i_1__1_n_0 ),
        .Q(p_0_in68_in),
        .S(crc_reset));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[2] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[2]_i_1__1_n_0 ),
        .Q(p_0_in43_in),
        .S(crc_reset));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[3] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[3]_i_1__1_n_0 ),
        .Q(p_1_in7_in),
        .S(crc_reset));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[4] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[4]_i_1__1_n_0 ),
        .Q(p_0_in),
        .S(crc_reset));
  MUXF7 \lfsr_q_reg[4]_i_2__0 
       (.I0(\lfsr_q[4]_i_4__1_n_0 ),
        .I1(\lfsr_q[4]_i_5__1_n_0 ),
        .O(\lfsr_q_reg[4]_i_2__0_n_0 ),
        .S(\FSM_sequential_state_reg[1] ));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[5] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[5]_i_1__1_n_0 ),
        .Q(p_0_in8_in),
        .S(crc_reset));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[6] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[6]_i_1__1_n_0 ),
        .Q(p_2_in),
        .S(crc_reset));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[7] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[7]_i_1__1_n_0 ),
        .Q(p_2_in9_in),
        .S(crc_reset));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[8] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[8]_i_1__1_n_0 ),
        .Q(p_2_in17_in),
        .S(crc_reset));
  FDSE #(
    .INIT(1'b1)) 
    \lfsr_q_reg[9] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(\lfsr_q[9]_i_1__1_n_0 ),
        .Q(p_2_in25_in),
        .S(crc_reset));
endmodule

module dsi_tx_prepend_dcs_cmd
   (\lfsr_q_reg[15] ,
    Q,
    \lfsr_q_reg[1] ,
    \payload_q_reg[7]_0 ,
    \lfsr_q_reg[7] ,
    \lfsr_q_reg[12] ,
    \lfsr_q_reg[0] ,
    \lfsr_q_reg[0]_0 ,
    \FSM_sequential_state_reg[2] ,
    \word_count_reg[0] ,
    \word_count_reg[7] ,
    \word_count_reg[8] ,
    \word_count_reg[4] ,
    \word_count_reg[1] ,
    \word_count_reg[5] ,
    \word_count_reg[6] ,
    \word_count_reg[2] ,
    \word_count_reg[3] ,
    \line_count_reg[4] ,
    \line_count_reg[5] ,
    \line_count_reg[2] ,
    \line_count_reg[3] ,
    \line_count_reg[1] ,
    \line_count_reg[0] ,
    \line_count_reg[10] ,
    \line_count_reg[8] ,
    \line_count_reg[9] ,
    \line_count_reg[7] ,
    \line_count_reg[6] ,
    \FSM_sequential_state_reg[2]_0 ,
    hs_word_clock);
  output \lfsr_q_reg[15] ;
  output [1:0]Q;
  output \lfsr_q_reg[1] ;
  output \payload_q_reg[7]_0 ;
  output \lfsr_q_reg[7] ;
  output \lfsr_q_reg[12] ;
  output \lfsr_q_reg[0] ;
  output \lfsr_q_reg[0]_0 ;
  input \FSM_sequential_state_reg[2] ;
  input \word_count_reg[0] ;
  input \word_count_reg[7] ;
  input \word_count_reg[8] ;
  input \word_count_reg[4] ;
  input \word_count_reg[1] ;
  input \word_count_reg[5] ;
  input \word_count_reg[6] ;
  input \word_count_reg[2] ;
  input \word_count_reg[3] ;
  input \line_count_reg[4] ;
  input \line_count_reg[5] ;
  input \line_count_reg[2] ;
  input \line_count_reg[3] ;
  input \line_count_reg[1] ;
  input \line_count_reg[0] ;
  input \line_count_reg[10] ;
  input \line_count_reg[8] ;
  input \line_count_reg[9] ;
  input \line_count_reg[7] ;
  input \line_count_reg[6] ;
  input \FSM_sequential_state_reg[2]_0 ;
  input hs_word_clock;

  wire \FSM_sequential_state_reg[2] ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire [1:0]Q;
  wire hs_word_clock;
  wire \lfsr_q_reg[0] ;
  wire \lfsr_q_reg[0]_0 ;
  wire \lfsr_q_reg[12] ;
  wire \lfsr_q_reg[15] ;
  wire \lfsr_q_reg[1] ;
  wire \lfsr_q_reg[7] ;
  wire \line_count_reg[0] ;
  wire \line_count_reg[10] ;
  wire \line_count_reg[1] ;
  wire \line_count_reg[2] ;
  wire \line_count_reg[3] ;
  wire \line_count_reg[4] ;
  wire \line_count_reg[5] ;
  wire \line_count_reg[6] ;
  wire \line_count_reg[7] ;
  wire \line_count_reg[8] ;
  wire \line_count_reg[9] ;
  wire \payload_q[4]_i_2__0_n_0 ;
  wire \payload_q[4]_i_3__0_n_0 ;
  wire \payload_q[7]_i_2__0_n_0 ;
  wire \payload_q[7]_i_3__0_n_0 ;
  wire \payload_q_reg[7]_0 ;
  wire [7:4]payload_r;
  wire \word_count_reg[0] ;
  wire \word_count_reg[1] ;
  wire \word_count_reg[2] ;
  wire \word_count_reg[3] ;
  wire \word_count_reg[4] ;
  wire \word_count_reg[5] ;
  wire \word_count_reg[6] ;
  wire \word_count_reg[7] ;
  wire \word_count_reg[8] ;

  LUT3 #(
    .INIT(8'h09)) 
    \lfsr_q[0]_i_5__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\FSM_sequential_state_reg[2]_0 ),
        .O(\lfsr_q_reg[0] ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[11]_i_10__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\lfsr_q_reg[0]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lfsr_q[12]_i_9__1 
       (.I0(Q[1]),
        .I1(\FSM_sequential_state_reg[2]_0 ),
        .O(\lfsr_q_reg[12] ));
  LUT2 #(
    .INIT(4'h8)) 
    \lfsr_q[15]_i_15__1 
       (.I0(Q[1]),
        .I1(\FSM_sequential_state_reg[2] ),
        .O(\lfsr_q_reg[15] ));
  LUT2 #(
    .INIT(4'h8)) 
    \lfsr_q[1]_i_7__0 
       (.I0(Q[0]),
        .I1(\FSM_sequential_state_reg[2] ),
        .O(\lfsr_q_reg[1] ));
  LUT3 #(
    .INIT(8'hED)) 
    \lfsr_q[7]_i_8__1 
       (.I0(Q[1]),
        .I1(\FSM_sequential_state_reg[2]_0 ),
        .I2(Q[0]),
        .O(\lfsr_q_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \payload_q[4]_i_1__0 
       (.I0(\payload_q[7]_i_2__0_n_0 ),
        .I1(\payload_q[4]_i_2__0_n_0 ),
        .I2(\payload_q[4]_i_3__0_n_0 ),
        .O(payload_r[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \payload_q[4]_i_2__0 
       (.I0(\line_count_reg[10] ),
        .I1(\word_count_reg[0] ),
        .I2(\line_count_reg[8] ),
        .I3(\line_count_reg[9] ),
        .I4(\line_count_reg[7] ),
        .I5(\line_count_reg[6] ),
        .O(\payload_q[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \payload_q[4]_i_3__0 
       (.I0(\line_count_reg[4] ),
        .I1(\line_count_reg[5] ),
        .I2(\line_count_reg[2] ),
        .I3(\line_count_reg[3] ),
        .I4(\line_count_reg[1] ),
        .I5(\line_count_reg[0] ),
        .O(\payload_q[4]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \payload_q[7]_i_1__0 
       (.I0(\payload_q[7]_i_2__0_n_0 ),
        .I1(\word_count_reg[0] ),
        .O(payload_r[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \payload_q[7]_i_2__0 
       (.I0(\word_count_reg[7] ),
        .I1(\word_count_reg[8] ),
        .I2(\word_count_reg[4] ),
        .I3(\payload_q_reg[7]_0 ),
        .I4(\payload_q[7]_i_3__0_n_0 ),
        .I5(\word_count_reg[1] ),
        .O(\payload_q[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \payload_q[7]_i_3__0 
       (.I0(\word_count_reg[2] ),
        .I1(\word_count_reg[3] ),
        .O(\payload_q[7]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \payload_q_reg[4] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(payload_r[4]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \payload_q_reg[7] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(payload_r[7]),
        .Q(Q[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    word_fifo_i_4__0
       (.I0(\word_count_reg[5] ),
        .I1(\word_count_reg[6] ),
        .O(\payload_q_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "dsi_tx_prepend_dcs_cmd" *) 
module dsi_tx_prepend_dcs_cmd_15
   (\lfsr_q_reg[15] ,
    Q,
    \lfsr_q_reg[1] ,
    \payload_q_reg[7]_0 ,
    \lfsr_q_reg[7] ,
    \lfsr_q_reg[12] ,
    \lfsr_q_reg[0] ,
    \lfsr_q_reg[0]_0 ,
    \FSM_sequential_state_reg[2] ,
    \word_count_reg[0] ,
    \word_count_reg[7] ,
    \word_count_reg[8] ,
    \word_count_reg[4] ,
    \word_count_reg[1] ,
    \word_count_reg[5] ,
    \word_count_reg[6] ,
    \word_count_reg[2] ,
    \word_count_reg[3] ,
    \line_count_reg[4] ,
    \line_count_reg[5] ,
    \line_count_reg[2] ,
    \line_count_reg[3] ,
    \line_count_reg[1] ,
    \line_count_reg[0] ,
    \line_count_reg[10] ,
    \line_count_reg[8] ,
    \line_count_reg[9] ,
    \line_count_reg[7] ,
    \line_count_reg[6] ,
    \FSM_sequential_state_reg[2]_0 ,
    hs_word_clock);
  output \lfsr_q_reg[15] ;
  output [1:0]Q;
  output \lfsr_q_reg[1] ;
  output \payload_q_reg[7]_0 ;
  output \lfsr_q_reg[7] ;
  output \lfsr_q_reg[12] ;
  output \lfsr_q_reg[0] ;
  output \lfsr_q_reg[0]_0 ;
  input \FSM_sequential_state_reg[2] ;
  input \word_count_reg[0] ;
  input \word_count_reg[7] ;
  input \word_count_reg[8] ;
  input \word_count_reg[4] ;
  input \word_count_reg[1] ;
  input \word_count_reg[5] ;
  input \word_count_reg[6] ;
  input \word_count_reg[2] ;
  input \word_count_reg[3] ;
  input \line_count_reg[4] ;
  input \line_count_reg[5] ;
  input \line_count_reg[2] ;
  input \line_count_reg[3] ;
  input \line_count_reg[1] ;
  input \line_count_reg[0] ;
  input \line_count_reg[10] ;
  input \line_count_reg[8] ;
  input \line_count_reg[9] ;
  input \line_count_reg[7] ;
  input \line_count_reg[6] ;
  input \FSM_sequential_state_reg[2]_0 ;
  input hs_word_clock;

  wire \FSM_sequential_state_reg[2] ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire [1:0]Q;
  wire hs_word_clock;
  wire \lfsr_q_reg[0] ;
  wire \lfsr_q_reg[0]_0 ;
  wire \lfsr_q_reg[12] ;
  wire \lfsr_q_reg[15] ;
  wire \lfsr_q_reg[1] ;
  wire \lfsr_q_reg[7] ;
  wire \line_count_reg[0] ;
  wire \line_count_reg[10] ;
  wire \line_count_reg[1] ;
  wire \line_count_reg[2] ;
  wire \line_count_reg[3] ;
  wire \line_count_reg[4] ;
  wire \line_count_reg[5] ;
  wire \line_count_reg[6] ;
  wire \line_count_reg[7] ;
  wire \line_count_reg[8] ;
  wire \line_count_reg[9] ;
  wire \payload_q[4]_i_2_n_0 ;
  wire \payload_q[4]_i_3_n_0 ;
  wire \payload_q[7]_i_2_n_0 ;
  wire \payload_q[7]_i_3_n_0 ;
  wire \payload_q_reg[7]_0 ;
  wire [7:4]payload_r;
  wire \word_count_reg[0] ;
  wire \word_count_reg[1] ;
  wire \word_count_reg[2] ;
  wire \word_count_reg[3] ;
  wire \word_count_reg[4] ;
  wire \word_count_reg[5] ;
  wire \word_count_reg[6] ;
  wire \word_count_reg[7] ;
  wire \word_count_reg[8] ;

  LUT3 #(
    .INIT(8'h09)) 
    \lfsr_q[0]_i_5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\FSM_sequential_state_reg[2]_0 ),
        .O(\lfsr_q_reg[0] ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[11]_i_10 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\lfsr_q_reg[0]_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \lfsr_q[12]_i_9 
       (.I0(Q[1]),
        .I1(\FSM_sequential_state_reg[2]_0 ),
        .O(\lfsr_q_reg[12] ));
  LUT2 #(
    .INIT(4'h8)) 
    \lfsr_q[15]_i_15__0 
       (.I0(Q[1]),
        .I1(\FSM_sequential_state_reg[2] ),
        .O(\lfsr_q_reg[15] ));
  LUT2 #(
    .INIT(4'h8)) 
    \lfsr_q[1]_i_7 
       (.I0(Q[0]),
        .I1(\FSM_sequential_state_reg[2] ),
        .O(\lfsr_q_reg[1] ));
  LUT3 #(
    .INIT(8'hED)) 
    \lfsr_q[7]_i_8 
       (.I0(Q[1]),
        .I1(\FSM_sequential_state_reg[2]_0 ),
        .I2(Q[0]),
        .O(\lfsr_q_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \payload_q[4]_i_1 
       (.I0(\payload_q[7]_i_2_n_0 ),
        .I1(\payload_q[4]_i_2_n_0 ),
        .I2(\payload_q[4]_i_3_n_0 ),
        .O(payload_r[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \payload_q[4]_i_2 
       (.I0(\line_count_reg[10] ),
        .I1(\word_count_reg[0] ),
        .I2(\line_count_reg[8] ),
        .I3(\line_count_reg[9] ),
        .I4(\line_count_reg[7] ),
        .I5(\line_count_reg[6] ),
        .O(\payload_q[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \payload_q[4]_i_3 
       (.I0(\line_count_reg[4] ),
        .I1(\line_count_reg[5] ),
        .I2(\line_count_reg[2] ),
        .I3(\line_count_reg[3] ),
        .I4(\line_count_reg[1] ),
        .I5(\line_count_reg[0] ),
        .O(\payload_q[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \payload_q[7]_i_1 
       (.I0(\payload_q[7]_i_2_n_0 ),
        .I1(\word_count_reg[0] ),
        .O(payload_r[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \payload_q[7]_i_2 
       (.I0(\word_count_reg[7] ),
        .I1(\word_count_reg[8] ),
        .I2(\word_count_reg[4] ),
        .I3(\payload_q_reg[7]_0 ),
        .I4(\payload_q[7]_i_3_n_0 ),
        .I5(\word_count_reg[1] ),
        .O(\payload_q[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \payload_q[7]_i_3 
       (.I0(\word_count_reg[2] ),
        .I1(\word_count_reg[3] ),
        .O(\payload_q[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \payload_q_reg[4] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(payload_r[4]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \payload_q_reg[7] 
       (.C(hs_word_clock),
        .CE(1'b1),
        .D(payload_r[7]),
        .Q(Q[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    word_fifo_i_5
       (.I0(\word_count_reg[5] ),
        .I1(\word_count_reg[6] ),
        .O(\payload_q_reg[7]_0 ));
endmodule

module dsi_tx_rgb_to_word
   (word_pack_wren,
    din,
    word_pack_reset_0,
    right_video_den,
    pixel_clock,
    D);
  output word_pack_wren;
  output [31:0]din;
  input word_pack_reset_0;
  input right_video_den;
  input pixel_clock;
  input [23:0]D;

  wire disp_int;
  wire pixel_clock;
  wire [1:0]rem_size_int;
  wire [1:0]rem_size_q;
  wire right_video_den;
  wire word_pack_reset_0;
  wire word_pack_wren;
  wire [1:0]word_size;
  wire [2:0]word_size_q;
  wire \word_size_q[2]_i_1__0_n_0 ;
  wire wren_int;

  FDRE #(
    .INIT(1'b0)) 
    disp_int_reg
       (.C(pixel_clock),
        .CE(1'b1),
        .D(right_video_den),
        .Q(disp_int),
        .R(word_pack_reset_0));
  LUT6 #(
    .INIT(64'h54FFFF5400000000)) 
    output_wren_i_1__0
       (.I0(word_size_q[2]),
        .I1(word_size_q[0]),
        .I2(word_size_q[1]),
        .I3(rem_size_q[1]),
        .I4(rem_size_q[0]),
        .I5(disp_int),
        .O(wren_int));
  FDRE #(
    .INIT(1'b0)) 
    output_wren_reg
       (.C(pixel_clock),
        .CE(1'b1),
        .D(wren_int),
        .Q(word_pack_wren),
        .R(word_pack_reset_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h444422D4)) 
    \rem_size_q[0]_i_1__0 
       (.I0(rem_size_q[0]),
        .I1(rem_size_q[1]),
        .I2(word_size_q[1]),
        .I3(word_size_q[0]),
        .I4(word_size_q[2]),
        .O(rem_size_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h40501440)) 
    \rem_size_q[1]_i_1__0 
       (.I0(word_size_q[2]),
        .I1(word_size_q[0]),
        .I2(word_size_q[1]),
        .I3(rem_size_q[1]),
        .I4(rem_size_q[0]),
        .O(rem_size_int[1]));
  FDRE #(
    .INIT(1'b0)) 
    \rem_size_q_reg[0] 
       (.C(pixel_clock),
        .CE(disp_int),
        .D(rem_size_int[0]),
        .Q(rem_size_q[0]),
        .R(word_pack_reset_0));
  FDRE #(
    .INIT(1'b0)) 
    \rem_size_q_reg[1] 
       (.C(pixel_clock),
        .CE(disp_int),
        .D(rem_size_int[1]),
        .Q(rem_size_q[1]),
        .R(word_pack_reset_0));
  LUT6 #(
    .INIT(64'hA00AFFFFB00B0000)) 
    \word_size_q[0]_i_1__0 
       (.I0(word_size_q[2]),
        .I1(word_size_q[1]),
        .I2(rem_size_q[1]),
        .I3(rem_size_q[0]),
        .I4(disp_int),
        .I5(word_size_q[0]),
        .O(word_size[0]));
  LUT6 #(
    .INIT(64'hC300FFFFC3410000)) 
    \word_size_q[1]_i_1__0 
       (.I0(word_size_q[0]),
        .I1(rem_size_q[0]),
        .I2(rem_size_q[1]),
        .I3(word_size_q[2]),
        .I4(disp_int),
        .I5(word_size_q[1]),
        .O(word_size[1]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h6666FFF6)) 
    \word_size_q[2]_i_1__0 
       (.I0(rem_size_q[0]),
        .I1(rem_size_q[1]),
        .I2(word_size_q[1]),
        .I3(word_size_q[0]),
        .I4(word_size_q[2]),
        .O(\word_size_q[2]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_size_q_reg[0] 
       (.C(pixel_clock),
        .CE(1'b1),
        .D(word_size[0]),
        .Q(word_size_q[0]),
        .R(word_pack_reset_0));
  FDRE #(
    .INIT(1'b0)) 
    \word_size_q_reg[1] 
       (.C(pixel_clock),
        .CE(1'b1),
        .D(word_size[1]),
        .Q(word_size_q[1]),
        .R(word_pack_reset_0));
  FDRE #(
    .INIT(1'b0)) 
    \word_size_q_reg[2] 
       (.C(pixel_clock),
        .CE(disp_int),
        .D(\word_size_q[2]_i_1__0_n_0 ),
        .Q(word_size_q[2]),
        .R(word_pack_reset_0));
endmodule

(* ORIG_REF_NAME = "dsi_tx_rgb_to_word" *) 
module dsi_tx_rgb_to_word_16
   (word_pack_wren,
    din,
    word_pack_reset,
    left_video_den,
    pixel_clock,
    D);
  output word_pack_wren;
  output [31:0]din;
  input word_pack_reset;
  input left_video_den;
  input pixel_clock;
  input [23:0]D;

  wire disp_int;
  wire left_video_den;
  wire pixel_clock;
  wire [1:0]rem_size_int;
  wire [1:0]rem_size_q;
  wire word_pack_reset;
  wire word_pack_wren;
  wire [1:0]word_size;
  wire [2:0]word_size_q;
  wire \word_size_q[2]_i_1_n_0 ;
  wire wren_int;

  FDRE #(
    .INIT(1'b0)) 
    disp_int_reg
       (.C(pixel_clock),
        .CE(1'b1),
        .D(left_video_den),
        .Q(disp_int),
        .R(word_pack_reset));
  LUT6 #(
    .INIT(64'h54FFFF5400000000)) 
    output_wren_i_1
       (.I0(word_size_q[2]),
        .I1(word_size_q[0]),
        .I2(word_size_q[1]),
        .I3(rem_size_q[1]),
        .I4(rem_size_q[0]),
        .I5(disp_int),
        .O(wren_int));
  FDRE #(
    .INIT(1'b0)) 
    output_wren_reg
       (.C(pixel_clock),
        .CE(1'b1),
        .D(wren_int),
        .Q(word_pack_wren),
        .R(word_pack_reset));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h444422D4)) 
    \rem_size_q[0]_i_1 
       (.I0(rem_size_q[0]),
        .I1(rem_size_q[1]),
        .I2(word_size_q[1]),
        .I3(word_size_q[0]),
        .I4(word_size_q[2]),
        .O(rem_size_int[0]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'h40501440)) 
    \rem_size_q[1]_i_1 
       (.I0(word_size_q[2]),
        .I1(word_size_q[0]),
        .I2(word_size_q[1]),
        .I3(rem_size_q[1]),
        .I4(rem_size_q[0]),
        .O(rem_size_int[1]));
  FDRE #(
    .INIT(1'b0)) 
    \rem_size_q_reg[0] 
       (.C(pixel_clock),
        .CE(disp_int),
        .D(rem_size_int[0]),
        .Q(rem_size_q[0]),
        .R(word_pack_reset));
  FDRE #(
    .INIT(1'b0)) 
    \rem_size_q_reg[1] 
       (.C(pixel_clock),
        .CE(disp_int),
        .D(rem_size_int[1]),
        .Q(rem_size_q[1]),
        .R(word_pack_reset));
  LUT6 #(
    .INIT(64'hA00AFFFFB00B0000)) 
    \word_size_q[0]_i_1 
       (.I0(word_size_q[2]),
        .I1(word_size_q[1]),
        .I2(rem_size_q[1]),
        .I3(rem_size_q[0]),
        .I4(disp_int),
        .I5(word_size_q[0]),
        .O(word_size[0]));
  LUT6 #(
    .INIT(64'hC300FFFFC3410000)) 
    \word_size_q[1]_i_1 
       (.I0(word_size_q[0]),
        .I1(rem_size_q[0]),
        .I2(rem_size_q[1]),
        .I3(word_size_q[2]),
        .I4(disp_int),
        .I5(word_size_q[1]),
        .O(word_size[1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h6666FFF6)) 
    \word_size_q[2]_i_1 
       (.I0(rem_size_q[0]),
        .I1(rem_size_q[1]),
        .I2(word_size_q[1]),
        .I3(word_size_q[0]),
        .I4(word_size_q[2]),
        .O(\word_size_q[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \word_size_q_reg[0] 
       (.C(pixel_clock),
        .CE(1'b1),
        .D(word_size[0]),
        .Q(word_size_q[0]),
        .R(word_pack_reset));
  FDRE #(
    .INIT(1'b0)) 
    \word_size_q_reg[1] 
       (.C(pixel_clock),
        .CE(1'b1),
        .D(word_size[1]),
        .Q(word_size_q[1]),
        .R(word_pack_reset));
  FDRE #(
    .INIT(1'b0)) 
    \word_size_q_reg[2] 
       (.C(pixel_clock),
        .CE(disp_int),
        .D(\word_size_q[2]_i_1_n_0 ),
        .Q(word_size_q[2]),
        .R(word_pack_reset));
endmodule

module dsi_tx_wordclk_div
   (\FSM_sequential_state_reg[3] ,
    E,
    \data_count_reg[15] ,
    state,
    data_count,
    ls_2xbit_clock);
  output \FSM_sequential_state_reg[3] ;
  output [0:0]E;
  output \data_count_reg[15] ;
  input state;
  input data_count;
  input ls_2xbit_clock;

  wire [0:0]E;
  wire \FSM_sequential_state_reg[3] ;
  wire \count[2]_i_1_n_0 ;
  wire data_count;
  wire \data_count_reg[15] ;
  wire ls_2xbit_clock;
  wire [5:0]plusOp;
  wire [5:0]\right_dsi/wordce_div/count_reg ;
  wire state;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_sequential_state[2]_i_1__6 
       (.I0(\right_dsi/wordce_div/count_reg [5]),
        .I1(\right_dsi/wordce_div/count_reg [4]),
        .I2(\right_dsi/wordce_div/count_reg [1]),
        .I3(\right_dsi/wordce_div/count_reg [0]),
        .I4(\right_dsi/wordce_div/count_reg [3]),
        .I5(\right_dsi/wordce_div/count_reg [2]),
        .O(E));
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_sequential_state[3]_i_1 
       (.I0(E),
        .I1(state),
        .O(\FSM_sequential_state_reg[3] ));
  LUT1 #(
    .INIT(2'h1)) 
    \count[0]_i_1 
       (.I0(\right_dsi/wordce_div/count_reg [0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count[1]_i_1 
       (.I0(\right_dsi/wordce_div/count_reg [0]),
        .I1(\right_dsi/wordce_div/count_reg [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count[2]_i_1 
       (.I0(\right_dsi/wordce_div/count_reg [0]),
        .I1(\right_dsi/wordce_div/count_reg [1]),
        .I2(\right_dsi/wordce_div/count_reg [2]),
        .O(\count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count[3]_i_1 
       (.I0(\right_dsi/wordce_div/count_reg [1]),
        .I1(\right_dsi/wordce_div/count_reg [0]),
        .I2(\right_dsi/wordce_div/count_reg [2]),
        .I3(\right_dsi/wordce_div/count_reg [3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count[4]_i_1 
       (.I0(\right_dsi/wordce_div/count_reg [2]),
        .I1(\right_dsi/wordce_div/count_reg [0]),
        .I2(\right_dsi/wordce_div/count_reg [1]),
        .I3(\right_dsi/wordce_div/count_reg [3]),
        .I4(\right_dsi/wordce_div/count_reg [4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count[5]_i_1 
       (.I0(\right_dsi/wordce_div/count_reg [3]),
        .I1(\right_dsi/wordce_div/count_reg [1]),
        .I2(\right_dsi/wordce_div/count_reg [0]),
        .I3(\right_dsi/wordce_div/count_reg [2]),
        .I4(\right_dsi/wordce_div/count_reg [4]),
        .I5(\right_dsi/wordce_div/count_reg [5]),
        .O(plusOp[5]));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(plusOp[0]),
        .Q(\right_dsi/wordce_div/count_reg [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(plusOp[1]),
        .Q(\right_dsi/wordce_div/count_reg [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(\count[2]_i_1_n_0 ),
        .Q(\right_dsi/wordce_div/count_reg [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(plusOp[3]),
        .Q(\right_dsi/wordce_div/count_reg [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(plusOp[4]),
        .Q(\right_dsi/wordce_div/count_reg [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(ls_2xbit_clock),
        .CE(1'b1),
        .D(plusOp[5]),
        .Q(\right_dsi/wordce_div/count_reg [5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_count[15]_i_2__0 
       (.I0(E),
        .I1(data_count),
        .O(\data_count_reg[15] ));
endmodule

(* CHECK_LICENSE_TYPE = "init_config_rom,blk_mem_gen_v8_3_4,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_3_4,Vivado 2016.3" *) 
module init_config_rom
   (clka,
    addra,
    douta,
    pwropt);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [9:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [31:0]douta;
  input pwropt;

  wire [9:0]addra;
  wire clka;
  wire [31:0]douta;
  wire pwropt;
  wire NLW_U0_clkb_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_deepsleep_UNCONNECTED;
  wire NLW_U0_eccpipece_UNCONNECTED;
  wire NLW_U0_ena_UNCONNECTED;
  wire NLW_U0_enb_UNCONNECTED;
  wire NLW_U0_injectdbiterr_UNCONNECTED;
  wire NLW_U0_injectsbiterr_UNCONNECTED;
  wire NLW_U0_regcea_UNCONNECTED;
  wire NLW_U0_regceb_UNCONNECTED;
  wire NLW_U0_rsta_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_aclk_UNCONNECTED;
  wire NLW_U0_s_aresetn_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_arvalid_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_awvalid_UNCONNECTED;
  wire NLW_U0_s_axi_bready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_injectdbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_injectsbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rready_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wlast_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axi_wvalid_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_shutdown_UNCONNECTED;
  wire NLW_U0_sleep_UNCONNECTED;
  wire [9:0]NLW_U0_addrb_UNCONNECTED;
  wire [31:0]NLW_U0_dina_UNCONNECTED;
  wire [31:0]NLW_U0_dinb_UNCONNECTED;
  wire [31:0]NLW_U0_doutb_UNCONNECTED;
  wire [9:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_arsize_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_awlen_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_awsize_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [9:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_wea_UNCONNECTED;
  wire [0:0]NLW_U0_web_UNCONNECTED;

  (* C_ADDRA_WIDTH = "10" *) 
  (* C_ADDRB_WIDTH = "10" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "1" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.622 mW" *) 
  (* C_FAMILY = "kintex7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "init_config_rom.mem" *) 
  (* C_INIT_FILE_NAME = "init_config_rom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "1024" *) 
  (* C_READ_DEPTH_B = "1024" *) 
  (* C_READ_WIDTH_A = "32" *) 
  (* C_READ_WIDTH_B = "32" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "1024" *) 
  (* C_WRITE_DEPTH_B = "1024" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "32" *) 
  (* C_WRITE_WIDTH_B = "32" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  init_config_rom_blk_mem_gen_v8_3_4 U0
       (.addra(addra),
        .addrb(NLW_U0_addrb_UNCONNECTED[9:0]),
        .clka(clka),
        .clkb(NLW_U0_clkb_UNCONNECTED),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(NLW_U0_deepsleep_UNCONNECTED),
        .dina(NLW_U0_dina_UNCONNECTED[31:0]),
        .dinb(NLW_U0_dinb_UNCONNECTED[31:0]),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[31:0]),
        .eccpipece(NLW_U0_eccpipece_UNCONNECTED),
        .ena(NLW_U0_ena_UNCONNECTED),
        .enb(NLW_U0_enb_UNCONNECTED),
        .injectdbiterr(NLW_U0_injectdbiterr_UNCONNECTED),
        .injectsbiterr(NLW_U0_injectsbiterr_UNCONNECTED),
        .pwropt(pwropt),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[9:0]),
        .regcea(NLW_U0_regcea_UNCONNECTED),
        .regceb(NLW_U0_regceb_UNCONNECTED),
        .rsta(NLW_U0_rsta_UNCONNECTED),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(NLW_U0_rstb_UNCONNECTED),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(NLW_U0_s_aclk_UNCONNECTED),
        .s_aresetn(NLW_U0_s_aresetn_UNCONNECTED),
        .s_axi_araddr(NLW_U0_s_axi_araddr_UNCONNECTED[31:0]),
        .s_axi_arburst(NLW_U0_s_axi_arburst_UNCONNECTED[1:0]),
        .s_axi_arid(NLW_U0_s_axi_arid_UNCONNECTED[3:0]),
        .s_axi_arlen(NLW_U0_s_axi_arlen_UNCONNECTED[7:0]),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize(NLW_U0_s_axi_arsize_UNCONNECTED[2:0]),
        .s_axi_arvalid(NLW_U0_s_axi_arvalid_UNCONNECTED),
        .s_axi_awaddr(NLW_U0_s_axi_awaddr_UNCONNECTED[31:0]),
        .s_axi_awburst(NLW_U0_s_axi_awburst_UNCONNECTED[1:0]),
        .s_axi_awid(NLW_U0_s_axi_awid_UNCONNECTED[3:0]),
        .s_axi_awlen(NLW_U0_s_axi_awlen_UNCONNECTED[7:0]),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize(NLW_U0_s_axi_awsize_UNCONNECTED[2:0]),
        .s_axi_awvalid(NLW_U0_s_axi_awvalid_UNCONNECTED),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(NLW_U0_s_axi_bready_UNCONNECTED),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(NLW_U0_s_axi_injectdbiterr_UNCONNECTED),
        .s_axi_injectsbiterr(NLW_U0_s_axi_injectsbiterr_UNCONNECTED),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[9:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[31:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(NLW_U0_s_axi_rready_UNCONNECTED),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata(NLW_U0_s_axi_wdata_UNCONNECTED[31:0]),
        .s_axi_wlast(NLW_U0_s_axi_wlast_UNCONNECTED),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(NLW_U0_s_axi_wstrb_UNCONNECTED[0]),
        .s_axi_wvalid(NLW_U0_s_axi_wvalid_UNCONNECTED),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(NLW_U0_shutdown_UNCONNECTED),
        .sleep(NLW_U0_sleep_UNCONNECTED),
        .wea(NLW_U0_wea_UNCONNECTED[0]),
        .web(NLW_U0_web_UNCONNECTED[0]));
endmodule

module lcd_init_cmd_ctrl
   (\int_data_reg[30] ,
    \int_data_reg[30]_0 ,
    \int_data_reg[24] ,
    D,
    \int_data_reg[31] ,
    dphy0_lp_d1_OBUF,
    \words_sent_reg[0]_0 ,
    dphy0_lp_d2_OBUF,
    dphy0_lp_d3_OBUF,
    dphy1_lp_d3_OBUF,
    dphy1_lp_d2_OBUF,
    dphy1_lp_d1_OBUF,
    \wait_ctr_reg[0] ,
    ls_packet_hdr,
    \word_count_reg[8] ,
    \word_count_reg[0] ,
    wr_en,
    \FSM_sequential_state_reg[2]_0 ,
    \FSM_sequential_state_reg[2]_1 ,
    word_fifo,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[0]_1 ,
    O,
    \int_eot_reg[3] ,
    \int_data_reg[19] ,
    p_6_in27_in,
    p_7_in28_in,
    \lfsr_q_reg[15] ,
    p_7_in20_in,
    p_7_in11_in,
    \lfsr_q_reg[8] ,
    \lfsr_q_reg[5] ,
    p_7_in,
    p_10_in,
    p_44_in,
    \lfsr_q_reg[12] ,
    \lfsr_q_reg[12]_0 ,
    p_18_in,
    p_10_in29_in,
    p_10_in13_in,
    p_10_in22_in,
    \int_data_reg[23] ,
    p_1_in,
    p_10_in23_in,
    \data_count_reg[0] ,
    \data_count_reg[1] ,
    \data_count_reg[2] ,
    \data_count_reg[3] ,
    \data_count_reg[4] ,
    \data_count_reg[5] ,
    \data_count_reg[6] ,
    \data_count_reg[7] ,
    \data_count_reg[8] ,
    \data_count_reg[9] ,
    \data_count_reg[10] ,
    \data_count_reg[11] ,
    \data_count_reg[12] ,
    \data_count_reg[13] ,
    \data_count_reg[14] ,
    \data_count_reg[15] ,
    \eot_done_reg[3] ,
    ls_packet_type,
    \FSM_sequential_state_reg[1]_0 ,
    \int_data_reg[16] ,
    \int_data_reg[24]_0 ,
    \int_data_reg[15] ,
    \int_data_reg[17] ,
    \int_data_reg[25] ,
    \int_data_reg[18] ,
    \int_data_reg[26] ,
    \int_data_reg[19]_0 ,
    \int_data_reg[27] ,
    \int_data_reg[20] ,
    \int_data_reg[28] ,
    \int_data_reg[21] ,
    \int_data_reg[29] ,
    \int_data_reg[22] ,
    \int_data_reg[23]_0 ,
    \FSM_sequential_state_reg[0]_2 ,
    state_0,
    ls_2xbit_clock,
    out,
    \FSM_onehot_state_reg[6] ,
    \FSM_onehot_state_reg[6]_0 ,
    \FSM_onehot_state_reg[6]_1 ,
    \FSM_onehot_state_reg[6]_2 ,
    \FSM_onehot_state_reg[6]_3 ,
    \FSM_onehot_state_reg[6]_4 ,
    \data_count_reg[15]_0 ,
    DI,
    \data_count_reg[14]_0 ,
    \data_count_reg[13]_0 ,
    \data_count_reg[12]_0 ,
    \data_count_reg[11]_0 ,
    \data_count_reg[10]_0 ,
    \data_count_reg[9]_0 ,
    \data_count_reg[8]_0 ,
    \data_count_reg[7]_0 ,
    \data_count_reg[6]_0 ,
    \data_count_reg[5]_0 ,
    \data_count_reg[4]_0 ,
    \data_count_reg[3]_0 ,
    \data_count_reg[1]_0 ,
    \data_count_reg[0]_0 ,
    \FSM_sequential_state_reg[2]_2 ,
    \FSM_sequential_state_reg[2]_3 ,
    word_pack_wren,
    state,
    state_1,
    word_pack_wren_2,
    E,
    \FSM_sequential_state_reg[1]_1 ,
    \cs_bytes_sent_reg[1] ,
    \lfsr_q_reg[15]_0 ,
    Q,
    \lfsr_q_reg[15]_1 ,
    \lfsr_q_reg[14] ,
    \FSM_sequential_state_reg[2]_4 ,
    \lfsr_q_reg[13] ,
    \lfsr_q_reg[8]_0 ,
    \lfsr_q_reg[12]_1 ,
    \lfsr_q_reg[4] ,
    \lfsr_q_reg[14]_0 ,
    \lfsr_q_reg[2] ,
    \lfsr_q_reg[2]_0 ,
    \lfsr_q_reg[12]_2 ,
    \lfsr_q_reg[8]_1 ,
    p_148_in,
    \lfsr_q_reg[7] ,
    \lfsr_q_reg[13]_0 ,
    \lfsr_q_reg[6] ,
    \lfsr_q_reg[5]_0 ,
    \lfsr_q_reg[13]_1 ,
    \cs_bytes_sent_reg[0] ,
    \cs_bytes_sent_reg[1]_0 ,
    \lfsr_q_reg[3] ,
    \lfsr_q_reg[2]_1 ,
    \lfsr_q_reg[7]_0 ,
    \FSM_sequential_state_reg[1]_2 ,
    \lfsr_q_reg[12]_3 ,
    \lfsr_q_reg[14]_1 ,
    \lfsr_q_reg[5]_1 ,
    \lfsr_q_reg[14]_2 ,
    \lfsr_q_reg[3]_0 ,
    \FSM_sequential_state_reg[1]_3 ,
    \lfsr_q_reg[1] ,
    \lfsr_q_reg[4]_0 ,
    \lfsr_q_reg[5]_2 ,
    \lfsr_q_reg[0] ,
    p_144_in,
    \lfsr_q_reg[0]_0 ,
    plusOp,
    ecc,
    \count_reg[5] );
  output \int_data_reg[30] ;
  output \int_data_reg[30]_0 ;
  output \int_data_reg[24] ;
  output [15:0]D;
  output \int_data_reg[31] ;
  output [0:0]dphy0_lp_d1_OBUF;
  output [3:0]\words_sent_reg[0]_0 ;
  output [0:0]dphy0_lp_d2_OBUF;
  output [0:0]dphy0_lp_d3_OBUF;
  output [0:0]dphy1_lp_d3_OBUF;
  output [0:0]dphy1_lp_d2_OBUF;
  output [0:0]dphy1_lp_d1_OBUF;
  output \wait_ctr_reg[0] ;
  output [15:0]ls_packet_hdr;
  output \word_count_reg[8] ;
  output \word_count_reg[0] ;
  output wr_en;
  output \FSM_sequential_state_reg[2]_0 ;
  output \FSM_sequential_state_reg[2]_1 ;
  output word_fifo;
  output [0:0]\FSM_sequential_state_reg[0]_0 ;
  output \FSM_sequential_state_reg[0]_1 ;
  output [1:0]O;
  output \int_eot_reg[3] ;
  output \int_data_reg[19] ;
  output p_6_in27_in;
  output p_7_in28_in;
  output \lfsr_q_reg[15] ;
  output p_7_in20_in;
  output p_7_in11_in;
  output \lfsr_q_reg[8] ;
  output \lfsr_q_reg[5] ;
  output p_7_in;
  output p_10_in;
  output p_44_in;
  output \lfsr_q_reg[12] ;
  output \lfsr_q_reg[12]_0 ;
  output p_18_in;
  output p_10_in29_in;
  output p_10_in13_in;
  output p_10_in22_in;
  output \int_data_reg[23] ;
  output p_1_in;
  output p_10_in23_in;
  output \data_count_reg[0] ;
  output \data_count_reg[1] ;
  output \data_count_reg[2] ;
  output \data_count_reg[3] ;
  output \data_count_reg[4] ;
  output \data_count_reg[5] ;
  output \data_count_reg[6] ;
  output \data_count_reg[7] ;
  output \data_count_reg[8] ;
  output \data_count_reg[9] ;
  output \data_count_reg[10] ;
  output \data_count_reg[11] ;
  output \data_count_reg[12] ;
  output \data_count_reg[13] ;
  output \data_count_reg[14] ;
  output \data_count_reg[15] ;
  output \eot_done_reg[3] ;
  output [7:0]ls_packet_type;
  output \FSM_sequential_state_reg[1]_0 ;
  output \int_data_reg[16] ;
  output \int_data_reg[24]_0 ;
  output [15:0]\int_data_reg[15] ;
  output \int_data_reg[17] ;
  output \int_data_reg[25] ;
  output \int_data_reg[18] ;
  output \int_data_reg[26] ;
  output \int_data_reg[19]_0 ;
  output \int_data_reg[27] ;
  output \int_data_reg[20] ;
  output \int_data_reg[28] ;
  output \int_data_reg[21] ;
  output \int_data_reg[29] ;
  output \int_data_reg[22] ;
  output \int_data_reg[23]_0 ;
  output \FSM_sequential_state_reg[0]_2 ;
  output state_0;
  input ls_2xbit_clock;
  input [2:0]out;
  input [1:0]\FSM_onehot_state_reg[6] ;
  input [1:0]\FSM_onehot_state_reg[6]_0 ;
  input [1:0]\FSM_onehot_state_reg[6]_1 ;
  input [1:0]\FSM_onehot_state_reg[6]_2 ;
  input [1:0]\FSM_onehot_state_reg[6]_3 ;
  input [1:0]\FSM_onehot_state_reg[6]_4 ;
  input \data_count_reg[15]_0 ;
  input [0:0]DI;
  input \data_count_reg[14]_0 ;
  input \data_count_reg[13]_0 ;
  input \data_count_reg[12]_0 ;
  input \data_count_reg[11]_0 ;
  input \data_count_reg[10]_0 ;
  input \data_count_reg[9]_0 ;
  input \data_count_reg[8]_0 ;
  input \data_count_reg[7]_0 ;
  input \data_count_reg[6]_0 ;
  input \data_count_reg[5]_0 ;
  input \data_count_reg[4]_0 ;
  input \data_count_reg[3]_0 ;
  input \data_count_reg[1]_0 ;
  input \data_count_reg[0]_0 ;
  input [1:0]\FSM_sequential_state_reg[2]_2 ;
  input [1:0]\FSM_sequential_state_reg[2]_3 ;
  input word_pack_wren;
  input state;
  input state_1;
  input word_pack_wren_2;
  input [0:0]E;
  input \FSM_sequential_state_reg[1]_1 ;
  input \cs_bytes_sent_reg[1] ;
  input \lfsr_q_reg[15]_0 ;
  input [15:0]Q;
  input \lfsr_q_reg[15]_1 ;
  input \lfsr_q_reg[14] ;
  input \FSM_sequential_state_reg[2]_4 ;
  input \lfsr_q_reg[13] ;
  input \lfsr_q_reg[8]_0 ;
  input \lfsr_q_reg[12]_1 ;
  input \lfsr_q_reg[4] ;
  input \lfsr_q_reg[14]_0 ;
  input \lfsr_q_reg[2] ;
  input \lfsr_q_reg[2]_0 ;
  input \lfsr_q_reg[12]_2 ;
  input \lfsr_q_reg[8]_1 ;
  input p_148_in;
  input \lfsr_q_reg[7] ;
  input \lfsr_q_reg[13]_0 ;
  input \lfsr_q_reg[6] ;
  input \lfsr_q_reg[5]_0 ;
  input \lfsr_q_reg[13]_1 ;
  input \cs_bytes_sent_reg[0] ;
  input \cs_bytes_sent_reg[1]_0 ;
  input \lfsr_q_reg[3] ;
  input \lfsr_q_reg[2]_1 ;
  input \lfsr_q_reg[7]_0 ;
  input \FSM_sequential_state_reg[1]_2 ;
  input \lfsr_q_reg[12]_3 ;
  input \lfsr_q_reg[14]_1 ;
  input \lfsr_q_reg[5]_1 ;
  input \lfsr_q_reg[14]_2 ;
  input \lfsr_q_reg[3]_0 ;
  input \FSM_sequential_state_reg[1]_3 ;
  input \lfsr_q_reg[1] ;
  input \lfsr_q_reg[4]_0 ;
  input \lfsr_q_reg[5]_2 ;
  input \lfsr_q_reg[0] ;
  input p_144_in;
  input \lfsr_q_reg[0]_0 ;
  input [14:0]plusOp;
  input [5:0]ecc;
  input \count_reg[5] ;

  wire [15:2]ARG;
  wire [15:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [1:0]\FSM_onehot_state_reg[6] ;
  wire [1:0]\FSM_onehot_state_reg[6]_0 ;
  wire [1:0]\FSM_onehot_state_reg[6]_1 ;
  wire [1:0]\FSM_onehot_state_reg[6]_2 ;
  wire [1:0]\FSM_onehot_state_reg[6]_3 ;
  wire [1:0]\FSM_onehot_state_reg[6]_4 ;
  wire \FSM_sequential_state[0]_i_10__0_n_0 ;
  wire \FSM_sequential_state[0]_i_11_n_0 ;
  wire \FSM_sequential_state[0]_i_12_n_0 ;
  wire \FSM_sequential_state[0]_i_13_n_0 ;
  wire \FSM_sequential_state[0]_i_14_n_0 ;
  wire \FSM_sequential_state[0]_i_15_n_0 ;
  wire \FSM_sequential_state[0]_i_16_n_0 ;
  wire \FSM_sequential_state[0]_i_17_n_0 ;
  wire \FSM_sequential_state[0]_i_18_n_0 ;
  wire \FSM_sequential_state[0]_i_19_n_0 ;
  wire \FSM_sequential_state[0]_i_1__3_n_0 ;
  wire \FSM_sequential_state[0]_i_2__1_n_0 ;
  wire \FSM_sequential_state[0]_i_38_n_0 ;
  wire \FSM_sequential_state[0]_i_5__0_n_0 ;
  wire \FSM_sequential_state[0]_i_5__1_n_0 ;
  wire \FSM_sequential_state[0]_i_6__1_n_0 ;
  wire \FSM_sequential_state[0]_i_6_n_0 ;
  wire \FSM_sequential_state[0]_i_7__1_n_0 ;
  wire \FSM_sequential_state[0]_i_7_n_0 ;
  wire \FSM_sequential_state[0]_i_8__0_n_0 ;
  wire \FSM_sequential_state[0]_i_8_n_0 ;
  wire \FSM_sequential_state[0]_i_9__0_n_0 ;
  wire \FSM_sequential_state[0]_i_9_n_0 ;
  wire \FSM_sequential_state[1]_i_1__3_n_0 ;
  wire \FSM_sequential_state[1]_i_2_n_0 ;
  wire \FSM_sequential_state[1]_i_3__0_n_0 ;
  wire \FSM_sequential_state[2]_i_10__3_n_0 ;
  wire \FSM_sequential_state[2]_i_11__3_n_0 ;
  wire \FSM_sequential_state[2]_i_12__2_n_0 ;
  wire \FSM_sequential_state[2]_i_13__0_n_0 ;
  wire \FSM_sequential_state[2]_i_14__0_n_0 ;
  wire \FSM_sequential_state[2]_i_15__0_n_0 ;
  wire \FSM_sequential_state[2]_i_16__0_n_0 ;
  wire \FSM_sequential_state[2]_i_17__0_n_0 ;
  wire \FSM_sequential_state[2]_i_18__0_n_0 ;
  wire \FSM_sequential_state[2]_i_19__0_n_0 ;
  wire \FSM_sequential_state[2]_i_1__2_n_0 ;
  wire \FSM_sequential_state[2]_i_20__0_n_0 ;
  wire \FSM_sequential_state[2]_i_21_n_0 ;
  wire \FSM_sequential_state[2]_i_4__1_n_0 ;
  wire \FSM_sequential_state[2]_i_5__2_n_0 ;
  wire \FSM_sequential_state[2]_i_6__2_n_0 ;
  wire \FSM_sequential_state[3]_i_2_n_0 ;
  wire \FSM_sequential_state[3]_i_4_n_0 ;
  wire [0:0]\FSM_sequential_state_reg[0]_0 ;
  wire \FSM_sequential_state_reg[0]_1 ;
  wire \FSM_sequential_state_reg[0]_2 ;
  wire \FSM_sequential_state_reg[0]_i_21_n_0 ;
  wire \FSM_sequential_state_reg[0]_i_22_n_0 ;
  wire \FSM_sequential_state_reg[0]_i_23_n_0 ;
  wire \FSM_sequential_state_reg[0]_i_3__0_n_0 ;
  wire \FSM_sequential_state_reg[0]_i_3_n_0 ;
  wire \FSM_sequential_state_reg[0]_i_3_n_4 ;
  wire \FSM_sequential_state_reg[0]_i_3_n_5 ;
  wire \FSM_sequential_state_reg[0]_i_4_n_0 ;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire \FSM_sequential_state_reg[1]_1 ;
  wire \FSM_sequential_state_reg[1]_2 ;
  wire \FSM_sequential_state_reg[1]_3 ;
  wire \FSM_sequential_state_reg[2]_0 ;
  wire \FSM_sequential_state_reg[2]_1 ;
  wire [1:0]\FSM_sequential_state_reg[2]_2 ;
  wire [1:0]\FSM_sequential_state_reg[2]_3 ;
  wire \FSM_sequential_state_reg[2]_4 ;
  wire \FSM_sequential_state_reg[2]_i_7__0_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_7__0_n_4 ;
  wire \FSM_sequential_state_reg[2]_i_7__0_n_5 ;
  wire \FSM_sequential_state_reg[2]_i_7__0_n_6 ;
  wire \FSM_sequential_state_reg[2]_i_7__0_n_7 ;
  wire \FSM_sequential_state_reg[2]_i_8_n_4 ;
  wire \FSM_sequential_state_reg[2]_i_8_n_5 ;
  wire \FSM_sequential_state_reg[2]_i_8_n_6 ;
  wire \FSM_sequential_state_reg[2]_i_8_n_7 ;
  wire \FSM_sequential_state_reg[2]_i_9_n_0 ;
  wire \FSM_sequential_state_reg[2]_i_9_n_4 ;
  wire \FSM_sequential_state_reg[2]_i_9_n_5 ;
  wire \FSM_sequential_state_reg[2]_i_9_n_6 ;
  wire \FSM_sequential_state_reg[2]_i_9_n_7 ;
  wire [1:0]O;
  wire [15:0]Q;
  wire [9:0]addra;
  wire \count_reg[5] ;
  wire \cs_bytes_sent_reg[0] ;
  wire \cs_bytes_sent_reg[1] ;
  wire \cs_bytes_sent_reg[1]_0 ;
  wire \cur_cmd[31]_i_1_n_0 ;
  wire \cur_cmd_reg_n_0_[1] ;
  wire \cur_cmd_reg_n_0_[2] ;
  wire \cur_cmd_reg_n_0_[3] ;
  wire \data_count_reg[0] ;
  wire \data_count_reg[0]_0 ;
  wire \data_count_reg[10] ;
  wire \data_count_reg[10]_0 ;
  wire \data_count_reg[11] ;
  wire \data_count_reg[11]_0 ;
  wire \data_count_reg[12] ;
  wire \data_count_reg[12]_0 ;
  wire \data_count_reg[13] ;
  wire \data_count_reg[13]_0 ;
  wire \data_count_reg[14] ;
  wire \data_count_reg[14]_0 ;
  wire \data_count_reg[15] ;
  wire \data_count_reg[15]_0 ;
  wire \data_count_reg[1] ;
  wire \data_count_reg[1]_0 ;
  wire \data_count_reg[2] ;
  wire \data_count_reg[3] ;
  wire \data_count_reg[3]_0 ;
  wire \data_count_reg[4] ;
  wire \data_count_reg[4]_0 ;
  wire \data_count_reg[5] ;
  wire \data_count_reg[5]_0 ;
  wire \data_count_reg[6] ;
  wire \data_count_reg[6]_0 ;
  wire \data_count_reg[7] ;
  wire \data_count_reg[7]_0 ;
  wire \data_count_reg[8] ;
  wire \data_count_reg[8]_0 ;
  wire \data_count_reg[9] ;
  wire \data_count_reg[9]_0 ;
  wire [0:0]dphy0_lp_d1_OBUF;
  wire [0:0]dphy0_lp_d2_OBUF;
  wire [0:0]dphy0_lp_d3_OBUF;
  wire [0:0]dphy1_lp_d1_OBUF;
  wire [0:0]dphy1_lp_d2_OBUF;
  wire [0:0]dphy1_lp_d3_OBUF;
  wire [5:0]ecc;
  wire \eot_done_reg[3] ;
  wire \int_data[0]_i_2__3_n_0 ;
  wire \int_data[0]_i_3__0_n_0 ;
  wire \int_data[0]_i_4__0_n_0 ;
  wire \int_data[0]_i_5__0_n_0 ;
  wire \int_data[0]_i_6__0_n_0 ;
  wire \int_data[0]_i_7__0_n_0 ;
  wire \int_data[0]_i_8__0_n_0 ;
  wire \int_data[0]_i_9_n_0 ;
  wire \int_data[10]_i_2_n_0 ;
  wire \int_data[10]_i_3_n_0 ;
  wire \int_data[10]_i_4_n_0 ;
  wire \int_data[10]_i_5_n_0 ;
  wire \int_data[10]_i_6_n_0 ;
  wire \int_data[10]_i_7_n_0 ;
  wire \int_data[11]_i_2_n_0 ;
  wire \int_data[11]_i_3_n_0 ;
  wire \int_data[11]_i_4__0_n_0 ;
  wire \int_data[11]_i_5_n_0 ;
  wire \int_data[11]_i_6_n_0 ;
  wire \int_data[12]_i_2_n_0 ;
  wire \int_data[12]_i_3_n_0 ;
  wire \int_data[12]_i_4_n_0 ;
  wire \int_data[13]_i_2_n_0 ;
  wire \int_data[13]_i_3_n_0 ;
  wire \int_data[13]_i_4_n_0 ;
  wire \int_data[14]_i_2_n_0 ;
  wire \int_data[14]_i_3_n_0 ;
  wire \int_data[14]_i_4_n_0 ;
  wire \int_data[15]_i_2_n_0 ;
  wire \int_data[15]_i_3_n_0 ;
  wire \int_data[15]_i_4_n_0 ;
  wire \int_data[15]_i_5_n_0 ;
  wire \int_data[15]_i_6_n_0 ;
  wire \int_data[15]_i_7_n_0 ;
  wire \int_data[15]_i_8_n_0 ;
  wire \int_data[16]_i_2_n_0 ;
  wire \int_data[16]_i_3_n_0 ;
  wire \int_data[16]_i_4_n_0 ;
  wire \int_data[16]_i_5_n_0 ;
  wire \int_data[16]_i_6_n_0 ;
  wire \int_data[16]_i_7_n_0 ;
  wire \int_data[17]_i_10_n_0 ;
  wire \int_data[17]_i_2_n_0 ;
  wire \int_data[17]_i_3_n_0 ;
  wire \int_data[17]_i_4_n_0 ;
  wire \int_data[17]_i_5_n_0 ;
  wire \int_data[17]_i_6_n_0 ;
  wire \int_data[17]_i_7_n_0 ;
  wire \int_data[17]_i_8_n_0 ;
  wire \int_data[17]_i_9_n_0 ;
  wire \int_data[18]_i_2_n_0 ;
  wire \int_data[18]_i_3_n_0 ;
  wire \int_data[18]_i_4_n_0 ;
  wire \int_data[18]_i_5_n_0 ;
  wire \int_data[18]_i_6_n_0 ;
  wire \int_data[18]_i_7_n_0 ;
  wire \int_data[18]_i_8_n_0 ;
  wire \int_data[19]_i_2_n_0 ;
  wire \int_data[19]_i_3_n_0 ;
  wire \int_data[19]_i_4_n_0 ;
  wire \int_data[19]_i_5_n_0 ;
  wire \int_data[19]_i_6_n_0 ;
  wire \int_data[1]_i_10_n_0 ;
  wire \int_data[1]_i_2__2_n_0 ;
  wire \int_data[1]_i_3__0_n_0 ;
  wire \int_data[1]_i_4_n_0 ;
  wire \int_data[1]_i_5_n_0 ;
  wire \int_data[1]_i_6_n_0 ;
  wire \int_data[1]_i_7_n_0 ;
  wire \int_data[1]_i_8_n_0 ;
  wire \int_data[1]_i_9_n_0 ;
  wire \int_data[20]_i_2_n_0 ;
  wire \int_data[20]_i_3_n_0 ;
  wire \int_data[20]_i_4_n_0 ;
  wire \int_data[20]_i_5_n_0 ;
  wire \int_data[21]_i_2_n_0 ;
  wire \int_data[21]_i_3_n_0 ;
  wire \int_data[21]_i_4_n_0 ;
  wire \int_data[21]_i_5_n_0 ;
  wire \int_data[22]_i_2_n_0 ;
  wire \int_data[22]_i_3_n_0 ;
  wire \int_data[22]_i_4_n_0 ;
  wire \int_data[23]_i_2_n_0 ;
  wire \int_data[23]_i_3_n_0 ;
  wire \int_data[23]_i_4_n_0 ;
  wire \int_data[23]_i_5_n_0 ;
  wire \int_data[23]_i_6_n_0 ;
  wire \int_data[24]_i_2_n_0 ;
  wire \int_data[24]_i_3_n_0 ;
  wire \int_data[24]_i_5_n_0 ;
  wire \int_data[25]_i_2_n_0 ;
  wire \int_data[25]_i_3_n_0 ;
  wire \int_data[25]_i_5_n_0 ;
  wire \int_data[26]_i_2_n_0 ;
  wire \int_data[26]_i_3_n_0 ;
  wire \int_data[26]_i_5_n_0 ;
  wire \int_data[27]_i_2_n_0 ;
  wire \int_data[27]_i_3_n_0 ;
  wire \int_data[28]_i_2_n_0 ;
  wire \int_data[28]_i_3_n_0 ;
  wire \int_data[29]_i_2_n_0 ;
  wire \int_data[29]_i_3_n_0 ;
  wire \int_data[2]_i_10_n_0 ;
  wire \int_data[2]_i_11_n_0 ;
  wire \int_data[2]_i_12_n_0 ;
  wire \int_data[2]_i_2__1_n_0 ;
  wire \int_data[2]_i_3__0_n_0 ;
  wire \int_data[2]_i_4__0_n_0 ;
  wire \int_data[2]_i_5__0_n_0 ;
  wire \int_data[2]_i_6__0_n_0 ;
  wire \int_data[2]_i_7__0_n_0 ;
  wire \int_data[2]_i_8_n_0 ;
  wire \int_data[2]_i_9__0_n_0 ;
  wire \int_data[30]_i_2_n_0 ;
  wire \int_data[30]_i_3_n_0 ;
  wire \int_data[31]_i_3_n_0 ;
  wire \int_data[31]_i_4_n_0 ;
  wire \int_data[3]_i_2__1_n_0 ;
  wire \int_data[3]_i_3__0_n_0 ;
  wire \int_data[3]_i_4__0_n_0 ;
  wire \int_data[3]_i_5_n_0 ;
  wire \int_data[3]_i_6_n_0 ;
  wire \int_data[4]_i_2__3_n_0 ;
  wire \int_data[4]_i_3__0_n_0 ;
  wire \int_data[4]_i_4__0_n_0 ;
  wire \int_data[4]_i_5__0_n_0 ;
  wire \int_data[4]_i_6__0_n_0 ;
  wire \int_data[4]_i_7_n_0 ;
  wire \int_data[5]_i_2__3_n_0 ;
  wire \int_data[5]_i_3_n_0 ;
  wire \int_data[5]_i_4_n_0 ;
  wire \int_data[5]_i_5_n_0 ;
  wire \int_data[5]_i_6_n_0 ;
  wire \int_data[5]_i_7_n_0 ;
  wire \int_data[6]_i_2__3_n_0 ;
  wire \int_data[6]_i_3__1_n_0 ;
  wire \int_data[6]_i_4__0_n_0 ;
  wire \int_data[6]_i_5__1_n_0 ;
  wire \int_data[6]_i_6__0_n_0 ;
  wire \int_data[6]_i_7__0_n_0 ;
  wire \int_data[7]_i_2__3_n_0 ;
  wire \int_data[7]_i_3__0_n_0 ;
  wire \int_data[7]_i_4__0_n_0 ;
  wire \int_data[7]_i_5__0_n_0 ;
  wire \int_data[7]_i_6_n_0 ;
  wire \int_data[7]_i_7__0_n_0 ;
  wire \int_data[7]_i_8__0_n_0 ;
  wire \int_data[8]_i_2_n_0 ;
  wire \int_data[8]_i_3_n_0 ;
  wire \int_data[8]_i_4_n_0 ;
  wire \int_data[8]_i_5_n_0 ;
  wire \int_data[8]_i_6_n_0 ;
  wire \int_data[9]_i_2_n_0 ;
  wire \int_data[9]_i_3_n_0 ;
  wire \int_data[9]_i_4_n_0 ;
  wire \int_data[9]_i_5_n_0 ;
  wire \int_data[9]_i_6_n_0 ;
  wire [15:0]\int_data_reg[15] ;
  wire \int_data_reg[16] ;
  wire \int_data_reg[17] ;
  wire \int_data_reg[18] ;
  wire \int_data_reg[19] ;
  wire \int_data_reg[19]_0 ;
  wire \int_data_reg[20] ;
  wire \int_data_reg[21] ;
  wire \int_data_reg[22] ;
  wire \int_data_reg[23] ;
  wire \int_data_reg[23]_0 ;
  wire \int_data_reg[24] ;
  wire \int_data_reg[24]_0 ;
  wire \int_data_reg[25] ;
  wire \int_data_reg[26] ;
  wire \int_data_reg[27] ;
  wire \int_data_reg[28] ;
  wire \int_data_reg[29] ;
  wire \int_data_reg[30] ;
  wire \int_data_reg[30]_0 ;
  wire \int_data_reg[31] ;
  wire \int_eot_reg[3] ;
  wire \lfsr_q[0]_i_10__0_n_0 ;
  wire \lfsr_q[0]_i_11_n_0 ;
  wire \lfsr_q[0]_i_12_n_0 ;
  wire \lfsr_q[0]_i_2__0_n_0 ;
  wire \lfsr_q[0]_i_4__0_n_0 ;
  wire \lfsr_q[0]_i_5__0_n_0 ;
  wire \lfsr_q[0]_i_6__0_n_0 ;
  wire \lfsr_q[10]_i_10__0_n_0 ;
  wire \lfsr_q[10]_i_13__0_n_0 ;
  wire \lfsr_q[10]_i_4__0_n_0 ;
  wire \lfsr_q[10]_i_5__0_n_0 ;
  wire \lfsr_q[10]_i_6_n_0 ;
  wire \lfsr_q[10]_i_8_n_0 ;
  wire \lfsr_q[10]_i_9__0_n_0 ;
  wire \lfsr_q[11]_i_10__0_n_0 ;
  wire \lfsr_q[11]_i_11_n_0 ;
  wire \lfsr_q[11]_i_12_n_0 ;
  wire \lfsr_q[11]_i_16_n_0 ;
  wire \lfsr_q[11]_i_17_n_0 ;
  wire \lfsr_q[11]_i_4__0_n_0 ;
  wire \lfsr_q[11]_i_5__0_n_0 ;
  wire \lfsr_q[11]_i_6__0_n_0 ;
  wire \lfsr_q[11]_i_7__0_n_0 ;
  wire \lfsr_q[11]_i_8__0_n_0 ;
  wire \lfsr_q[11]_i_9__0_n_0 ;
  wire \lfsr_q[12]_i_10__0_n_0 ;
  wire \lfsr_q[12]_i_11_n_0 ;
  wire \lfsr_q[12]_i_13_n_0 ;
  wire \lfsr_q[12]_i_5__0_n_0 ;
  wire \lfsr_q[13]_i_10__0_n_0 ;
  wire \lfsr_q[13]_i_11__0_n_0 ;
  wire \lfsr_q[13]_i_12__0_n_0 ;
  wire \lfsr_q[13]_i_13__0_n_0 ;
  wire \lfsr_q[13]_i_16__0_n_0 ;
  wire \lfsr_q[13]_i_17__1_n_0 ;
  wire \lfsr_q[13]_i_18_n_0 ;
  wire \lfsr_q[13]_i_19_n_0 ;
  wire \lfsr_q[13]_i_20_n_0 ;
  wire \lfsr_q[13]_i_21_n_0 ;
  wire \lfsr_q[13]_i_22_n_0 ;
  wire \lfsr_q[13]_i_23_n_0 ;
  wire \lfsr_q[13]_i_25_n_0 ;
  wire \lfsr_q[13]_i_2__0_n_0 ;
  wire \lfsr_q[13]_i_4_n_0 ;
  wire \lfsr_q[13]_i_5__0_n_0 ;
  wire \lfsr_q[14]_i_10__0_n_0 ;
  wire \lfsr_q[14]_i_11__0_n_0 ;
  wire \lfsr_q[14]_i_12__0_n_0 ;
  wire \lfsr_q[14]_i_13__0_n_0 ;
  wire \lfsr_q[14]_i_14__0_n_0 ;
  wire \lfsr_q[14]_i_16_n_0 ;
  wire \lfsr_q[14]_i_17_n_0 ;
  wire \lfsr_q[14]_i_18_n_0 ;
  wire \lfsr_q[14]_i_19_n_0 ;
  wire \lfsr_q[14]_i_20_n_0 ;
  wire \lfsr_q[14]_i_21_n_0 ;
  wire \lfsr_q[14]_i_22_n_0 ;
  wire \lfsr_q[14]_i_23_n_0 ;
  wire \lfsr_q[14]_i_25_n_0 ;
  wire \lfsr_q[14]_i_2__0_n_0 ;
  wire \lfsr_q[14]_i_4__0_n_0 ;
  wire \lfsr_q[14]_i_9__0_n_0 ;
  wire \lfsr_q[15]_i_13__0_n_0 ;
  wire \lfsr_q[15]_i_14__0_n_0 ;
  wire \lfsr_q[15]_i_15_n_0 ;
  wire \lfsr_q[15]_i_17__0_n_0 ;
  wire \lfsr_q[15]_i_18__0_n_0 ;
  wire \lfsr_q[15]_i_19__0_n_0 ;
  wire \lfsr_q[15]_i_21_n_0 ;
  wire \lfsr_q[15]_i_22_n_0 ;
  wire \lfsr_q[15]_i_23_n_0 ;
  wire \lfsr_q[15]_i_24_n_0 ;
  wire \lfsr_q[15]_i_25_n_0 ;
  wire \lfsr_q[15]_i_26_n_0 ;
  wire \lfsr_q[15]_i_27_n_0 ;
  wire \lfsr_q[15]_i_28_n_0 ;
  wire \lfsr_q[15]_i_29_n_0 ;
  wire \lfsr_q[15]_i_30_n_0 ;
  wire \lfsr_q[15]_i_31_n_0 ;
  wire \lfsr_q[15]_i_32_n_0 ;
  wire \lfsr_q[15]_i_33_n_0 ;
  wire \lfsr_q[15]_i_34_n_0 ;
  wire \lfsr_q[15]_i_3__0_n_0 ;
  wire \lfsr_q[15]_i_4_n_0 ;
  wire \lfsr_q[15]_i_6__0_n_0 ;
  wire \lfsr_q[1]_i_2__0_n_0 ;
  wire \lfsr_q[1]_i_4__0_n_0 ;
  wire \lfsr_q[2]_i_2_n_0 ;
  wire \lfsr_q[2]_i_4__0_n_0 ;
  wire \lfsr_q[2]_i_5__0_n_0 ;
  wire \lfsr_q[2]_i_6__0_n_0 ;
  wire \lfsr_q[3]_i_4__0_n_0 ;
  wire \lfsr_q[3]_i_5__0_n_0 ;
  wire \lfsr_q[4]_i_4__0_n_0 ;
  wire \lfsr_q[4]_i_5__0_n_0 ;
  wire \lfsr_q[5]_i_10__0_n_0 ;
  wire \lfsr_q[5]_i_11__0_n_0 ;
  wire \lfsr_q[5]_i_12__0_n_0 ;
  wire \lfsr_q[5]_i_13__0_n_0 ;
  wire \lfsr_q[5]_i_15_n_0 ;
  wire \lfsr_q[5]_i_17_n_0 ;
  wire \lfsr_q[5]_i_18_n_0 ;
  wire \lfsr_q[5]_i_19_n_0 ;
  wire \lfsr_q[5]_i_2__0_n_0 ;
  wire \lfsr_q[5]_i_4__0_n_0 ;
  wire \lfsr_q[5]_i_6__0_n_0 ;
  wire \lfsr_q[6]_i_10__0_n_0 ;
  wire \lfsr_q[6]_i_11__0_n_0 ;
  wire \lfsr_q[6]_i_12__0_n_0 ;
  wire \lfsr_q[6]_i_13_n_0 ;
  wire \lfsr_q[6]_i_14_n_0 ;
  wire \lfsr_q[6]_i_15_n_0 ;
  wire \lfsr_q[6]_i_16_n_0 ;
  wire \lfsr_q[6]_i_18_n_0 ;
  wire \lfsr_q[6]_i_19_n_0 ;
  wire \lfsr_q[6]_i_20_n_0 ;
  wire \lfsr_q[6]_i_21_n_0 ;
  wire \lfsr_q[6]_i_2_n_0 ;
  wire \lfsr_q[6]_i_4__0_n_0 ;
  wire \lfsr_q[6]_i_7__0_n_0 ;
  wire \lfsr_q[6]_i_9__0_n_0 ;
  wire \lfsr_q[7]_i_10_n_0 ;
  wire \lfsr_q[7]_i_13__0_n_0 ;
  wire \lfsr_q[7]_i_14_n_0 ;
  wire \lfsr_q[7]_i_17_n_0 ;
  wire \lfsr_q[7]_i_2__0_n_0 ;
  wire \lfsr_q[7]_i_4__0_n_0 ;
  wire \lfsr_q[7]_i_7__0_n_0 ;
  wire \lfsr_q[7]_i_9__0_n_0 ;
  wire \lfsr_q[8]_i_10_n_0 ;
  wire \lfsr_q[8]_i_12__0_n_0 ;
  wire \lfsr_q[8]_i_14_n_0 ;
  wire \lfsr_q[8]_i_15__0_n_0 ;
  wire \lfsr_q[8]_i_16__0_n_0 ;
  wire \lfsr_q[8]_i_18_n_0 ;
  wire \lfsr_q[8]_i_2__0_n_0 ;
  wire \lfsr_q[8]_i_6__0_n_0 ;
  wire \lfsr_q[8]_i_8__0_n_0 ;
  wire \lfsr_q[8]_i_9__0_n_0 ;
  wire \lfsr_q[9]_i_10__0_n_0 ;
  wire \lfsr_q[9]_i_11_n_0 ;
  wire \lfsr_q[9]_i_13_n_0 ;
  wire \lfsr_q[9]_i_14_n_0 ;
  wire \lfsr_q[9]_i_15_n_0 ;
  wire \lfsr_q[9]_i_16_n_0 ;
  wire \lfsr_q[9]_i_19_n_0 ;
  wire \lfsr_q[9]_i_20_n_0 ;
  wire \lfsr_q[9]_i_4__0_n_0 ;
  wire \lfsr_q[9]_i_6__0_n_0 ;
  wire \lfsr_q[9]_i_7__0_n_0 ;
  wire \lfsr_q[9]_i_8__0_n_0 ;
  wire \lfsr_q[9]_i_9__0_n_0 ;
  wire \lfsr_q_reg[0] ;
  wire \lfsr_q_reg[0]_0 ;
  wire \lfsr_q_reg[12] ;
  wire \lfsr_q_reg[12]_0 ;
  wire \lfsr_q_reg[12]_1 ;
  wire \lfsr_q_reg[12]_2 ;
  wire \lfsr_q_reg[12]_3 ;
  wire \lfsr_q_reg[13] ;
  wire \lfsr_q_reg[13]_0 ;
  wire \lfsr_q_reg[13]_1 ;
  wire \lfsr_q_reg[14] ;
  wire \lfsr_q_reg[14]_0 ;
  wire \lfsr_q_reg[14]_1 ;
  wire \lfsr_q_reg[14]_2 ;
  wire \lfsr_q_reg[15] ;
  wire \lfsr_q_reg[15]_0 ;
  wire \lfsr_q_reg[15]_1 ;
  wire \lfsr_q_reg[1] ;
  wire \lfsr_q_reg[2] ;
  wire \lfsr_q_reg[2]_0 ;
  wire \lfsr_q_reg[2]_1 ;
  wire \lfsr_q_reg[3] ;
  wire \lfsr_q_reg[3]_0 ;
  wire \lfsr_q_reg[4] ;
  wire \lfsr_q_reg[4]_0 ;
  wire \lfsr_q_reg[5] ;
  wire \lfsr_q_reg[5]_0 ;
  wire \lfsr_q_reg[5]_1 ;
  wire \lfsr_q_reg[5]_2 ;
  wire \lfsr_q_reg[6] ;
  wire \lfsr_q_reg[7] ;
  wire \lfsr_q_reg[7]_0 ;
  wire \lfsr_q_reg[8] ;
  wire \lfsr_q_reg[8]_0 ;
  wire \lfsr_q_reg[8]_1 ;
  wire ls_2xbit_clock;
  wire [15:0]ls_packet_hdr;
  wire [7:0]ls_packet_type;
  wire [15:1]\ls_packetiser/calc_payload_crc/crc_16 ;
  wire [13:13]\ls_packetiser/calc_payload_crc/crc_24 ;
  wire \ls_packetiser/calc_payload_crc/crc_24077_out__7 ;
  wire \ls_packetiser/calc_payload_crc/crc_24079_out__8 ;
  wire \ls_packetiser/calc_payload_crc/crc_24081_out__6 ;
  wire [15:0]\ls_packetiser/calc_payload_crc/crc_32 ;
  wire [7:6]\ls_packetiser/calc_payload_crc/crc_8 ;
  wire \ls_packetiser/calc_payload_crc/p_0_in2_in ;
  wire \ls_packetiser/calc_payload_crc/p_11_in ;
  wire \ls_packetiser/calc_payload_crc/p_13_in ;
  wire \ls_packetiser/calc_payload_crc/p_14_in ;
  wire \ls_packetiser/calc_payload_crc/p_15_in ;
  wire \ls_packetiser/calc_payload_crc/p_17_in ;
  wire \ls_packetiser/calc_payload_crc/p_3_in4_in ;
  wire \ls_packetiser/calc_payload_crc/p_4_in5_in ;
  wire \ls_packetiser/calc_payload_crc/p_6_in ;
  wire \ls_packetiser/calc_payload_crc/p_6_in14_in ;
  wire \ls_packetiser/calc_payload_crc/p_6_in19_in ;
  wire \ls_packetiser/calc_payload_crc/p_7_in15_in ;
  wire \ls_packetiser/calc_payload_crc/p_8_in ;
  wire \ls_packetiser/calc_payload_crc/p_8_in12_in ;
  wire \ls_packetiser/calc_payload_crc/p_8_in21_in ;
  wire \ls_packetiser/calc_payload_crc/p_8_in6_in ;
  wire \ls_packetiser/calc_payload_crc/p_9_in ;
  wire [2:0]out;
  wire p_10_in;
  wire p_10_in13_in;
  wire p_10_in22_in;
  wire p_10_in23_in;
  wire p_10_in29_in;
  wire p_144_in;
  wire p_148_in;
  wire p_18_in;
  wire p_1_in;
  wire p_44_in;
  wire p_6_in27_in;
  wire p_7_in;
  wire p_7_in11_in;
  wire p_7_in20_in;
  wire p_7_in28_in;
  wire [14:0]plusOp;
  wire [15:1]plusOp_0;
  wire \plusOp_inferred__1/rom_addr[4]_i_2_n_0 ;
  wire \plusOp_inferred__1/rom_addr[5]_i_2_n_0 ;
  wire \plusOp_inferred__1/rom_addr[8]_i_3_n_0 ;
  wire \plusOp_inferred__1/rom_addr[9]_i_3_n_0 ;
  wire \rom_addr[0]_i_1_n_0 ;
  wire \rom_addr[1]_i_1_n_0 ;
  wire \rom_addr[2]_i_1_n_0 ;
  wire \rom_addr[3]_i_1_n_0 ;
  wire \rom_addr[4]_i_1_n_0 ;
  wire \rom_addr[5]_i_1_n_0 ;
  wire \rom_addr[6]_i_1_n_0 ;
  wire \rom_addr[7]_i_1_n_0 ;
  wire \rom_addr[8]_i_1_n_0 ;
  wire \rom_addr[8]_i_2_n_0 ;
  wire \rom_addr[9]_i_1_n_0 ;
  wire \rom_addr[9]_i_2_n_0 ;
  wire [31:0]rom_q;
  wire state;
  wire state_0;
  wire state_1;
  wire \wait_cntr[0]_i_1_n_0 ;
  wire \wait_cntr[10]_i_1_n_0 ;
  wire \wait_cntr[11]_i_1_n_0 ;
  wire \wait_cntr[12]_i_1_n_0 ;
  wire \wait_cntr[13]_i_1_n_0 ;
  wire \wait_cntr[14]_i_1_n_0 ;
  wire \wait_cntr[15]_i_1_n_0 ;
  wire \wait_cntr[16]_i_1_n_0 ;
  wire \wait_cntr[17]_i_1_n_0 ;
  wire \wait_cntr[18]_i_11_n_0 ;
  wire \wait_cntr[18]_i_12_n_0 ;
  wire \wait_cntr[18]_i_13_n_0 ;
  wire \wait_cntr[18]_i_14_n_0 ;
  wire \wait_cntr[18]_i_15_n_0 ;
  wire \wait_cntr[18]_i_1_n_0 ;
  wire \wait_cntr[18]_i_2_n_0 ;
  wire \wait_cntr[18]_i_3_n_0 ;
  wire \wait_cntr[18]_i_5_n_0 ;
  wire \wait_cntr[18]_i_6_n_0 ;
  wire \wait_cntr[18]_i_7_n_0 ;
  wire \wait_cntr[18]_i_8_n_0 ;
  wire \wait_cntr[1]_i_1_n_0 ;
  wire \wait_cntr[2]_i_1_n_0 ;
  wire \wait_cntr[3]_i_1_n_0 ;
  wire \wait_cntr[4]_i_1_n_0 ;
  wire \wait_cntr[5]_i_1_n_0 ;
  wire \wait_cntr[6]_i_1_n_0 ;
  wire \wait_cntr[7]_i_1_n_0 ;
  wire \wait_cntr[8]_i_1_n_0 ;
  wire \wait_cntr[9]_i_1_n_0 ;
  wire \wait_cntr_reg[12]_i_2_n_0 ;
  wire \wait_cntr_reg[12]_i_2_n_4 ;
  wire \wait_cntr_reg[12]_i_2_n_5 ;
  wire \wait_cntr_reg[12]_i_2_n_6 ;
  wire \wait_cntr_reg[12]_i_2_n_7 ;
  wire \wait_cntr_reg[16]_i_2_n_0 ;
  wire \wait_cntr_reg[16]_i_2_n_4 ;
  wire \wait_cntr_reg[16]_i_2_n_5 ;
  wire \wait_cntr_reg[16]_i_2_n_6 ;
  wire \wait_cntr_reg[16]_i_2_n_7 ;
  wire \wait_cntr_reg[18]_i_4_n_6 ;
  wire \wait_cntr_reg[18]_i_4_n_7 ;
  wire \wait_cntr_reg[4]_i_2_n_0 ;
  wire \wait_cntr_reg[4]_i_2_n_4 ;
  wire \wait_cntr_reg[4]_i_2_n_5 ;
  wire \wait_cntr_reg[4]_i_2_n_6 ;
  wire \wait_cntr_reg[4]_i_2_n_7 ;
  wire \wait_cntr_reg[8]_i_2_n_0 ;
  wire \wait_cntr_reg[8]_i_2_n_4 ;
  wire \wait_cntr_reg[8]_i_2_n_5 ;
  wire \wait_cntr_reg[8]_i_2_n_6 ;
  wire \wait_cntr_reg[8]_i_2_n_7 ;
  wire \wait_cntr_reg_n_0_[0] ;
  wire \wait_cntr_reg_n_0_[10] ;
  wire \wait_cntr_reg_n_0_[11] ;
  wire \wait_cntr_reg_n_0_[12] ;
  wire \wait_cntr_reg_n_0_[13] ;
  wire \wait_cntr_reg_n_0_[14] ;
  wire \wait_cntr_reg_n_0_[15] ;
  wire \wait_cntr_reg_n_0_[16] ;
  wire \wait_cntr_reg_n_0_[17] ;
  wire \wait_cntr_reg_n_0_[18] ;
  wire \wait_cntr_reg_n_0_[1] ;
  wire \wait_cntr_reg_n_0_[2] ;
  wire \wait_cntr_reg_n_0_[3] ;
  wire \wait_cntr_reg_n_0_[4] ;
  wire \wait_cntr_reg_n_0_[5] ;
  wire \wait_cntr_reg_n_0_[6] ;
  wire \wait_cntr_reg_n_0_[7] ;
  wire \wait_cntr_reg_n_0_[8] ;
  wire \wait_cntr_reg_n_0_[9] ;
  wire \wait_ctr_reg[0] ;
  wire \word_count_reg[0] ;
  wire \word_count_reg[8] ;
  wire word_fifo;
  wire word_pack_wren;
  wire word_pack_wren_2;
  wire [15:0]words_sent;
  wire \words_sent[0]_i_1_n_0 ;
  wire \words_sent[10]_i_1_n_0 ;
  wire \words_sent[11]_i_1_n_0 ;
  wire \words_sent[12]_i_1_n_0 ;
  wire \words_sent[13]_i_1_n_0 ;
  wire \words_sent[14]_i_1_n_0 ;
  wire \words_sent[15]_i_1_n_0 ;
  wire \words_sent[15]_i_2_n_0 ;
  wire \words_sent[1]_i_1_n_0 ;
  wire \words_sent[2]_i_1_n_0 ;
  wire \words_sent[3]_i_1_n_0 ;
  wire \words_sent[4]_i_1_n_0 ;
  wire \words_sent[5]_i_1_n_0 ;
  wire \words_sent[6]_i_1_n_0 ;
  wire \words_sent[7]_i_1_n_0 ;
  wire \words_sent[8]_i_1_n_0 ;
  wire \words_sent[9]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire [3:0]\words_sent_reg[0]_0 ;
  wire \words_sent_reg[12]_i_2_n_0 ;
  wire \words_sent_reg[4]_i_2_n_0 ;
  wire \words_sent_reg[8]_i_2_n_0 ;
  wire wr_en;
  wire [3:0]\NLW_FSM_sequential_state_reg[0]_i_20_CO_UNCONNECTED ;
  wire [3:3]\NLW_FSM_sequential_state_reg[0]_i_20_O_UNCONNECTED ;
  wire [2:0]\NLW_FSM_sequential_state_reg[0]_i_21_CO_UNCONNECTED ;
  wire [2:0]\NLW_FSM_sequential_state_reg[0]_i_22_CO_UNCONNECTED ;
  wire [2:0]\NLW_FSM_sequential_state_reg[0]_i_23_CO_UNCONNECTED ;
  wire [0:0]\NLW_FSM_sequential_state_reg[0]_i_23_O_UNCONNECTED ;
  wire [2:0]\NLW_FSM_sequential_state_reg[0]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_FSM_sequential_state_reg[0]_i_3__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_state_reg[0]_i_3__0_O_UNCONNECTED ;
  wire [2:0]\NLW_FSM_sequential_state_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_state_reg[0]_i_4_O_UNCONNECTED ;
  wire [2:0]\NLW_FSM_sequential_state_reg[2]_i_7__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_FSM_sequential_state_reg[2]_i_8_CO_UNCONNECTED ;
  wire [2:0]\NLW_FSM_sequential_state_reg[2]_i_9_CO_UNCONNECTED ;
  wire [2:0]\NLW_wait_cntr_reg[12]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_wait_cntr_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_wait_cntr_reg[18]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_wait_cntr_reg[18]_i_4_O_UNCONNECTED ;
  wire [2:0]\NLW_wait_cntr_reg[4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_wait_cntr_reg[8]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_words_sent_reg[12]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_words_sent_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_words_sent_reg[15]_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_words_sent_reg[4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_words_sent_reg[8]_i_2_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h04)) 
    \FSM_sequential_state[0]_i_10 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [2]),
        .I2(\words_sent_reg[0]_0 [3]),
        .O(\FSM_sequential_state_reg[0]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[0]_i_10__0 
       (.I0(ARG[12]),
        .I1(words_sent[10]),
        .I2(ARG[13]),
        .I3(words_sent[11]),
        .O(\FSM_sequential_state[0]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[0]_i_11 
       (.I0(ARG[10]),
        .I1(words_sent[8]),
        .I2(ARG[11]),
        .I3(words_sent[9]),
        .O(\FSM_sequential_state[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \FSM_sequential_state[0]_i_12 
       (.I0(ARG[8]),
        .I1(words_sent[6]),
        .I2(words_sent[7]),
        .I3(ARG[9]),
        .O(\FSM_sequential_state[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \FSM_sequential_state[0]_i_13 
       (.I0(ARG[6]),
        .I1(words_sent[4]),
        .I2(words_sent[5]),
        .I3(ARG[7]),
        .O(\FSM_sequential_state[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \FSM_sequential_state[0]_i_14 
       (.I0(ARG[4]),
        .I1(words_sent[2]),
        .I2(words_sent[3]),
        .I3(ARG[5]),
        .O(\FSM_sequential_state[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \FSM_sequential_state[0]_i_15 
       (.I0(ARG[2]),
        .I1(words_sent[0]),
        .I2(words_sent[1]),
        .I3(ARG[3]),
        .O(\FSM_sequential_state[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[0]_i_16 
       (.I0(ARG[8]),
        .I1(words_sent[6]),
        .I2(ARG[9]),
        .I3(words_sent[7]),
        .O(\FSM_sequential_state[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[0]_i_17 
       (.I0(ARG[6]),
        .I1(words_sent[4]),
        .I2(ARG[7]),
        .I3(words_sent[5]),
        .O(\FSM_sequential_state[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[0]_i_18 
       (.I0(ARG[4]),
        .I1(words_sent[2]),
        .I2(ARG[5]),
        .I3(words_sent[3]),
        .O(\FSM_sequential_state[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[0]_i_19 
       (.I0(ARG[2]),
        .I1(words_sent[0]),
        .I2(ARG[3]),
        .I3(words_sent[1]),
        .O(\FSM_sequential_state[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFF15FF)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(\FSM_sequential_state_reg[0]_1 ),
        .I1(O[0]),
        .I2(O[1]),
        .I3(out[0]),
        .I4(\int_data_reg[30]_0 ),
        .I5(\FSM_sequential_state_reg[1]_1 ),
        .O(\FSM_sequential_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000CFEEBBBB)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(\FSM_sequential_state[0]_i_2__1_n_0 ),
        .I1(\words_sent_reg[0]_0 [0]),
        .I2(\FSM_sequential_state_reg[0]_i_3__0_n_0 ),
        .I3(\words_sent_reg[0]_0 [2]),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [3]),
        .O(\FSM_sequential_state[0]_i_1__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[0]_i_2__0 
       (.I0(\FSM_sequential_state[0]_i_5__0_n_0 ),
        .I1(\FSM_sequential_state_reg[0]_i_3_n_5 ),
        .O(\FSM_sequential_state_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_sequential_state[0]_i_2__1 
       (.I0(rom_q[5]),
        .I1(rom_q[6]),
        .I2(rom_q[7]),
        .I3(rom_q[4]),
        .I4(\words_sent_reg[0]_0 [0]),
        .O(\FSM_sequential_state[0]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[0]_i_38 
       (.I0(ls_packet_hdr[1]),
        .O(\FSM_sequential_state[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_state[0]_i_5__0 
       (.I0(\FSM_sequential_state[2]_i_4__1_n_0 ),
        .I1(\FSM_sequential_state_reg[2]_i_9_n_4 ),
        .I2(\FSM_sequential_state_reg[2]_i_9_n_5 ),
        .I3(\FSM_sequential_state_reg[2]_i_7__0_n_6 ),
        .I4(\FSM_sequential_state_reg[2]_i_7__0_n_7 ),
        .I5(\FSM_sequential_state[2]_i_6__2_n_0 ),
        .O(\FSM_sequential_state[0]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \FSM_sequential_state[0]_i_5__1 
       (.I0(ARG[14]),
        .I1(words_sent[12]),
        .I2(words_sent[13]),
        .I3(ARG[15]),
        .O(\FSM_sequential_state[0]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \FSM_sequential_state[0]_i_6 
       (.I0(ARG[12]),
        .I1(words_sent[10]),
        .I2(words_sent[11]),
        .I3(ARG[13]),
        .O(\FSM_sequential_state[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_state[0]_i_6__1 
       (.I0(ls_packet_hdr[3]),
        .I1(\data_count_reg[3]_0 ),
        .O(\FSM_sequential_state[0]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \FSM_sequential_state[0]_i_7 
       (.I0(ARG[10]),
        .I1(words_sent[8]),
        .I2(words_sent[9]),
        .I3(ARG[11]),
        .O(\FSM_sequential_state[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_state[0]_i_7__1 
       (.I0(ls_packet_hdr[2]),
        .I1(DI),
        .O(\FSM_sequential_state[0]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_state[0]_i_8 
       (.I0(ls_packet_hdr[1]),
        .I1(\data_count_reg[1]_0 ),
        .O(\FSM_sequential_state[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_state[0]_i_8__0 
       (.I0(words_sent[14]),
        .I1(words_sent[15]),
        .O(\FSM_sequential_state[0]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \FSM_sequential_state[0]_i_9 
       (.I0(ARG[14]),
        .I1(words_sent[12]),
        .I2(ARG[15]),
        .I3(words_sent[13]),
        .O(\FSM_sequential_state[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_state[0]_i_9__0 
       (.I0(ls_packet_hdr[0]),
        .I1(\data_count_reg[0]_0 ),
        .O(\FSM_sequential_state[0]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFF08)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(\FSM_sequential_state[3]_i_4_n_0 ),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(rom_q[4]),
        .I3(\words_sent_reg[0]_0 [0]),
        .I4(\words_sent_reg[0]_0 [2]),
        .I5(\FSM_sequential_state[1]_i_2_n_0 ),
        .O(\FSM_sequential_state[1]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABAAAAAAAAAA)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\FSM_sequential_state[1]_i_3__0_n_0 ),
        .I1(\cur_cmd_reg_n_0_[2] ),
        .I2(\cur_cmd_reg_n_0_[1] ),
        .I3(\FSM_sequential_state_reg[1]_0 ),
        .I4(\cur_cmd_reg_n_0_[3] ),
        .I5(\rom_addr[8]_i_2_n_0 ),
        .O(\FSM_sequential_state[1]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_sequential_state[1]_i_3__0 
       (.I0(\words_sent_reg[0]_0 [3]),
        .I1(\words_sent_reg[0]_0 [0]),
        .I2(\words_sent_reg[0]_0 [1]),
        .O(\FSM_sequential_state[1]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_state[2]_i_10__3 
       (.I0(ls_packet_hdr[11]),
        .I1(\data_count_reg[11]_0 ),
        .O(\FSM_sequential_state[2]_i_10__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_state[2]_i_11__3 
       (.I0(ls_packet_hdr[10]),
        .I1(\data_count_reg[10]_0 ),
        .O(\FSM_sequential_state[2]_i_11__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_state[2]_i_12__2 
       (.I0(ls_packet_hdr[9]),
        .I1(\data_count_reg[9]_0 ),
        .O(\FSM_sequential_state[2]_i_12__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_state[2]_i_13__0 
       (.I0(ls_packet_hdr[8]),
        .I1(\data_count_reg[8]_0 ),
        .O(\FSM_sequential_state[2]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_state[2]_i_14__0 
       (.I0(ls_packet_hdr[15]),
        .I1(\data_count_reg[15]_0 ),
        .O(\FSM_sequential_state[2]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_state[2]_i_15__0 
       (.I0(ls_packet_hdr[14]),
        .I1(\data_count_reg[14]_0 ),
        .O(\FSM_sequential_state[2]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_state[2]_i_16__0 
       (.I0(ls_packet_hdr[13]),
        .I1(\data_count_reg[13]_0 ),
        .O(\FSM_sequential_state[2]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_state[2]_i_17__0 
       (.I0(ls_packet_hdr[12]),
        .I1(\data_count_reg[12]_0 ),
        .O(\FSM_sequential_state[2]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_state[2]_i_18__0 
       (.I0(ls_packet_hdr[7]),
        .I1(\data_count_reg[7]_0 ),
        .O(\FSM_sequential_state[2]_i_18__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_state[2]_i_19__0 
       (.I0(ls_packet_hdr[6]),
        .I1(\data_count_reg[6]_0 ),
        .O(\FSM_sequential_state[2]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'h000F0F0F00080000)) 
    \FSM_sequential_state[2]_i_1__2 
       (.I0(rom_q[4]),
        .I1(\FSM_sequential_state[3]_i_4_n_0 ),
        .I2(\words_sent_reg[0]_0 [3]),
        .I3(\words_sent_reg[0]_0 [0]),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [2]),
        .O(\FSM_sequential_state[2]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_state[2]_i_20__0 
       (.I0(ls_packet_hdr[5]),
        .I1(\data_count_reg[5]_0 ),
        .O(\FSM_sequential_state[2]_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \FSM_sequential_state[2]_i_21 
       (.I0(ls_packet_hdr[4]),
        .I1(\data_count_reg[4]_0 ),
        .O(\FSM_sequential_state[2]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \FSM_sequential_state[2]_i_3__0 
       (.I0(state_1),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(\words_sent_reg[0]_0 [0]),
        .O(\FSM_sequential_state_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE0)) 
    \FSM_sequential_state[2]_i_3__2 
       (.I0(O[1]),
        .I1(O[0]),
        .I2(\FSM_sequential_state_reg[0]_i_3_n_5 ),
        .I3(\FSM_sequential_state[2]_i_4__1_n_0 ),
        .I4(\FSM_sequential_state[2]_i_5__2_n_0 ),
        .I5(\FSM_sequential_state[2]_i_6__2_n_0 ),
        .O(\int_data_reg[30]_0 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \FSM_sequential_state[2]_i_3__3 
       (.I0(state),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(\words_sent_reg[0]_0 [0]),
        .O(\FSM_sequential_state_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_state[2]_i_4__1 
       (.I0(\FSM_sequential_state_reg[2]_i_7__0_n_4 ),
        .I1(\FSM_sequential_state_reg[2]_i_7__0_n_5 ),
        .I2(\FSM_sequential_state_reg[2]_i_8_n_6 ),
        .I3(\FSM_sequential_state_reg[2]_i_8_n_7 ),
        .O(\FSM_sequential_state[2]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_state[2]_i_5__2 
       (.I0(\FSM_sequential_state_reg[2]_i_9_n_4 ),
        .I1(\FSM_sequential_state_reg[2]_i_9_n_5 ),
        .I2(\FSM_sequential_state_reg[2]_i_7__0_n_6 ),
        .I3(\FSM_sequential_state_reg[2]_i_7__0_n_7 ),
        .O(\FSM_sequential_state[2]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_state[2]_i_6__2 
       (.I0(\FSM_sequential_state_reg[0]_i_3_n_4 ),
        .I1(\FSM_sequential_state_reg[2]_i_8_n_5 ),
        .I2(\FSM_sequential_state_reg[2]_i_8_n_4 ),
        .I3(\FSM_sequential_state_reg[2]_i_9_n_6 ),
        .I4(\FSM_sequential_state_reg[2]_i_9_n_7 ),
        .O(\FSM_sequential_state[2]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'h00030100)) 
    \FSM_sequential_state[3]_i_2 
       (.I0(\FSM_sequential_state[3]_i_4_n_0 ),
        .I1(\words_sent_reg[0]_0 [2]),
        .I2(\words_sent_reg[0]_0 [0]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(\words_sent_reg[0]_0 [3]),
        .O(\FSM_sequential_state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4540555555555F5F)) 
    \FSM_sequential_state[3]_i_3 
       (.I0(\words_sent_reg[0]_0 [3]),
        .I1(\wait_cntr[18]_i_5_n_0 ),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\wait_cntr[18]_i_3_n_0 ),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [0]),
        .O(state_0));
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_state[3]_i_4 
       (.I0(rom_q[7]),
        .I1(rom_q[6]),
        .I2(rom_q[5]),
        .O(\FSM_sequential_state[3]_i_4_n_0 ));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(ls_2xbit_clock),
        .CE(\count_reg[5] ),
        .D(\FSM_sequential_state[0]_i_1__3_n_0 ),
        .Q(\words_sent_reg[0]_0 [0]),
        .R(1'b0));
  CARRY4 \FSM_sequential_state_reg[0]_i_20 
       (.CI(\FSM_sequential_state_reg[0]_i_21_n_0 ),
        .CO(\NLW_FSM_sequential_state_reg[0]_i_20_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_FSM_sequential_state_reg[0]_i_20_O_UNCONNECTED [3],ARG[15:13]}),
        .S({1'b0,ls_packet_hdr[15:13]}));
  CARRY4 \FSM_sequential_state_reg[0]_i_21 
       (.CI(\FSM_sequential_state_reg[0]_i_22_n_0 ),
        .CO({\FSM_sequential_state_reg[0]_i_21_n_0 ,\NLW_FSM_sequential_state_reg[0]_i_21_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[12:9]),
        .S(ls_packet_hdr[12:9]));
  CARRY4 \FSM_sequential_state_reg[0]_i_22 
       (.CI(\FSM_sequential_state_reg[0]_i_23_n_0 ),
        .CO({\FSM_sequential_state_reg[0]_i_22_n_0 ,\NLW_FSM_sequential_state_reg[0]_i_22_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[8:5]),
        .S(ls_packet_hdr[8:5]));
  CARRY4 \FSM_sequential_state_reg[0]_i_23 
       (.CI(1'b0),
        .CO({\FSM_sequential_state_reg[0]_i_23_n_0 ,\NLW_FSM_sequential_state_reg[0]_i_23_CO_UNCONNECTED [2:0]}),
        .CYINIT(ls_packet_hdr[0]),
        .DI({1'b0,1'b0,1'b0,ls_packet_hdr[1]}),
        .O({ARG[4:2],\NLW_FSM_sequential_state_reg[0]_i_23_O_UNCONNECTED [0]}),
        .S({ls_packet_hdr[4:2],\FSM_sequential_state[0]_i_38_n_0 }));
  CARRY4 \FSM_sequential_state_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\FSM_sequential_state_reg[0]_i_3_n_0 ,\NLW_FSM_sequential_state_reg[0]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI(ls_packet_hdr[3:0]),
        .O({\FSM_sequential_state_reg[0]_i_3_n_4 ,\FSM_sequential_state_reg[0]_i_3_n_5 ,O}),
        .S({\FSM_sequential_state[0]_i_6__1_n_0 ,\FSM_sequential_state[0]_i_7__1_n_0 ,\FSM_sequential_state[0]_i_8_n_0 ,\FSM_sequential_state[0]_i_9__0_n_0 }));
  CARRY4 \FSM_sequential_state_reg[0]_i_3__0 
       (.CI(\FSM_sequential_state_reg[0]_i_4_n_0 ),
        .CO({\FSM_sequential_state_reg[0]_i_3__0_n_0 ,\NLW_FSM_sequential_state_reg[0]_i_3__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,\FSM_sequential_state[0]_i_5__1_n_0 ,\FSM_sequential_state[0]_i_6_n_0 ,\FSM_sequential_state[0]_i_7_n_0 }),
        .O(\NLW_FSM_sequential_state_reg[0]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_state[0]_i_8__0_n_0 ,\FSM_sequential_state[0]_i_9_n_0 ,\FSM_sequential_state[0]_i_10__0_n_0 ,\FSM_sequential_state[0]_i_11_n_0 }));
  CARRY4 \FSM_sequential_state_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\FSM_sequential_state_reg[0]_i_4_n_0 ,\NLW_FSM_sequential_state_reg[0]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_state[0]_i_12_n_0 ,\FSM_sequential_state[0]_i_13_n_0 ,\FSM_sequential_state[0]_i_14_n_0 ,\FSM_sequential_state[0]_i_15_n_0 }),
        .O(\NLW_FSM_sequential_state_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\FSM_sequential_state[0]_i_16_n_0 ,\FSM_sequential_state[0]_i_17_n_0 ,\FSM_sequential_state[0]_i_18_n_0 ,\FSM_sequential_state[0]_i_19_n_0 }));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(ls_2xbit_clock),
        .CE(\count_reg[5] ),
        .D(\FSM_sequential_state[1]_i_1__3_n_0 ),
        .Q(\words_sent_reg[0]_0 [1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[2] 
       (.C(ls_2xbit_clock),
        .CE(\count_reg[5] ),
        .D(\FSM_sequential_state[2]_i_1__2_n_0 ),
        .Q(\words_sent_reg[0]_0 [2]),
        .R(1'b0));
  CARRY4 \FSM_sequential_state_reg[2]_i_7__0 
       (.CI(\FSM_sequential_state_reg[2]_i_9_n_0 ),
        .CO({\FSM_sequential_state_reg[2]_i_7__0_n_0 ,\NLW_FSM_sequential_state_reg[2]_i_7__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(ls_packet_hdr[11:8]),
        .O({\FSM_sequential_state_reg[2]_i_7__0_n_4 ,\FSM_sequential_state_reg[2]_i_7__0_n_5 ,\FSM_sequential_state_reg[2]_i_7__0_n_6 ,\FSM_sequential_state_reg[2]_i_7__0_n_7 }),
        .S({\FSM_sequential_state[2]_i_10__3_n_0 ,\FSM_sequential_state[2]_i_11__3_n_0 ,\FSM_sequential_state[2]_i_12__2_n_0 ,\FSM_sequential_state[2]_i_13__0_n_0 }));
  CARRY4 \FSM_sequential_state_reg[2]_i_8 
       (.CI(\FSM_sequential_state_reg[2]_i_7__0_n_0 ),
        .CO(\NLW_FSM_sequential_state_reg[2]_i_8_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,ls_packet_hdr[14:12]}),
        .O({\FSM_sequential_state_reg[2]_i_8_n_4 ,\FSM_sequential_state_reg[2]_i_8_n_5 ,\FSM_sequential_state_reg[2]_i_8_n_6 ,\FSM_sequential_state_reg[2]_i_8_n_7 }),
        .S({\FSM_sequential_state[2]_i_14__0_n_0 ,\FSM_sequential_state[2]_i_15__0_n_0 ,\FSM_sequential_state[2]_i_16__0_n_0 ,\FSM_sequential_state[2]_i_17__0_n_0 }));
  CARRY4 \FSM_sequential_state_reg[2]_i_9 
       (.CI(\FSM_sequential_state_reg[0]_i_3_n_0 ),
        .CO({\FSM_sequential_state_reg[2]_i_9_n_0 ,\NLW_FSM_sequential_state_reg[2]_i_9_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(ls_packet_hdr[7:4]),
        .O({\FSM_sequential_state_reg[2]_i_9_n_4 ,\FSM_sequential_state_reg[2]_i_9_n_5 ,\FSM_sequential_state_reg[2]_i_9_n_6 ,\FSM_sequential_state_reg[2]_i_9_n_7 }),
        .S({\FSM_sequential_state[2]_i_18__0_n_0 ,\FSM_sequential_state[2]_i_19__0_n_0 ,\FSM_sequential_state[2]_i_20__0_n_0 ,\FSM_sequential_state[2]_i_21_n_0 }));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[3] 
       (.C(ls_2xbit_clock),
        .CE(\count_reg[5] ),
        .D(\FSM_sequential_state[3]_i_2_n_0 ),
        .Q(\words_sent_reg[0]_0 [3]),
        .R(1'b0));
  (* syn_black_box = "TRUE" *) 
  (* x_core_info = "blk_mem_gen_v8_3_4,Vivado 2016.3" *) 
  init_config_rom cfg_rom
       (.addra(addra),
        .clka(ls_2xbit_clock),
        .douta(rom_q),
        .pwropt(\rom_addr[9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \cs_bytes_sent[1]_i_3 
       (.I0(O[1]),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .I2(O[0]),
        .O(\int_data_reg[24] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \cur_cmd[31]_i_1 
       (.I0(E),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [1]),
        .I3(\words_sent_reg[0]_0 [0]),
        .I4(\words_sent_reg[0]_0 [2]),
        .O(\cur_cmd[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[0] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[0]),
        .Q(\FSM_sequential_state_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[10] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[10]),
        .Q(ls_packet_type[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[11] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[11]),
        .Q(ls_packet_type[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[12] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[12]),
        .Q(ls_packet_type[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[13] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[13]),
        .Q(ls_packet_type[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[14] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[14]),
        .Q(ls_packet_type[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[15] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[15]),
        .Q(ls_packet_type[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[16] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[16]),
        .Q(ls_packet_hdr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[17] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[17]),
        .Q(ls_packet_hdr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[18] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[18]),
        .Q(ls_packet_hdr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[19] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[19]),
        .Q(ls_packet_hdr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[1] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[1]),
        .Q(\cur_cmd_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[20] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[20]),
        .Q(ls_packet_hdr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[21] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[21]),
        .Q(ls_packet_hdr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[22] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[22]),
        .Q(ls_packet_hdr[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[23] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[23]),
        .Q(ls_packet_hdr[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[24] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[24]),
        .Q(ls_packet_hdr[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[25] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[25]),
        .Q(ls_packet_hdr[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[26] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[26]),
        .Q(ls_packet_hdr[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[27] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[27]),
        .Q(ls_packet_hdr[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[28] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[28]),
        .Q(ls_packet_hdr[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[29] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[29]),
        .Q(ls_packet_hdr[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[2] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[2]),
        .Q(\cur_cmd_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[30] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[30]),
        .Q(ls_packet_hdr[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[31] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[31]),
        .Q(ls_packet_hdr[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[3] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[3]),
        .Q(\cur_cmd_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[8] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[8]),
        .Q(ls_packet_type[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \cur_cmd_reg[9] 
       (.C(ls_2xbit_clock),
        .CE(\cur_cmd[31]_i_1_n_0 ),
        .D(rom_q[9]),
        .Q(ls_packet_type[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_count[0]_i_1__0 
       (.I0(\data_count_reg[0]_0 ),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .I2(ls_packet_hdr[0]),
        .O(\data_count_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_count[10]_i_1__0 
       (.I0(plusOp[9]),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .I2(ls_packet_hdr[10]),
        .O(\data_count_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_count[11]_i_1__0 
       (.I0(plusOp[10]),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .I2(ls_packet_hdr[11]),
        .O(\data_count_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_count[12]_i_1__0 
       (.I0(plusOp[11]),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .I2(ls_packet_hdr[12]),
        .O(\data_count_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_count[13]_i_1__0 
       (.I0(plusOp[12]),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .I2(ls_packet_hdr[13]),
        .O(\data_count_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_count[14]_i_1__0 
       (.I0(plusOp[13]),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .I2(ls_packet_hdr[14]),
        .O(\data_count_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_count[15]_i_3__0 
       (.I0(plusOp[14]),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .I2(ls_packet_hdr[15]),
        .O(\data_count_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_count[1]_i_1__0 
       (.I0(plusOp[0]),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .I2(ls_packet_hdr[1]),
        .O(\data_count_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_count[2]_i_1__0 
       (.I0(plusOp[1]),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .I2(ls_packet_hdr[2]),
        .O(\data_count_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_count[3]_i_1__0 
       (.I0(plusOp[2]),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .I2(ls_packet_hdr[3]),
        .O(\data_count_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_count[4]_i_1__0 
       (.I0(plusOp[3]),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .I2(ls_packet_hdr[4]),
        .O(\data_count_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_count[5]_i_1__0 
       (.I0(plusOp[4]),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .I2(ls_packet_hdr[5]),
        .O(\data_count_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_count[6]_i_1__0 
       (.I0(plusOp[5]),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .I2(ls_packet_hdr[6]),
        .O(\data_count_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_count[7]_i_1__0 
       (.I0(plusOp[6]),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .I2(ls_packet_hdr[7]),
        .O(\data_count_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_count[8]_i_1__0 
       (.I0(plusOp[7]),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .I2(ls_packet_hdr[8]),
        .O(\data_count_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_count[9]_i_1__0 
       (.I0(plusOp[8]),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .I2(ls_packet_hdr[9]),
        .O(\data_count_reg[9] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \dphy0_lp_d1_OBUFT[1]_inst_i_1 
       (.I0(\FSM_onehot_state_reg[6] [1]),
        .I1(\FSM_onehot_state_reg[6] [0]),
        .I2(\words_sent_reg[0]_0 [3]),
        .I3(\words_sent_reg[0]_0 [2]),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [0]),
        .O(dphy0_lp_d1_OBUF));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \dphy0_lp_d2_OBUFT[1]_inst_i_1 
       (.I0(\FSM_onehot_state_reg[6]_0 [1]),
        .I1(\FSM_onehot_state_reg[6]_0 [0]),
        .I2(\words_sent_reg[0]_0 [3]),
        .I3(\words_sent_reg[0]_0 [2]),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [0]),
        .O(dphy0_lp_d2_OBUF));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \dphy0_lp_d3_OBUFT[1]_inst_i_1 
       (.I0(\FSM_onehot_state_reg[6]_1 [1]),
        .I1(\FSM_onehot_state_reg[6]_1 [0]),
        .I2(\words_sent_reg[0]_0 [3]),
        .I3(\words_sent_reg[0]_0 [2]),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [0]),
        .O(dphy0_lp_d3_OBUF));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \dphy1_lp_d1_OBUFT[1]_inst_i_1 
       (.I0(\FSM_onehot_state_reg[6]_4 [1]),
        .I1(\FSM_onehot_state_reg[6]_4 [0]),
        .I2(\words_sent_reg[0]_0 [3]),
        .I3(\words_sent_reg[0]_0 [2]),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [0]),
        .O(dphy1_lp_d1_OBUF));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \dphy1_lp_d2_OBUFT[1]_inst_i_1 
       (.I0(\FSM_onehot_state_reg[6]_3 [1]),
        .I1(\FSM_onehot_state_reg[6]_3 [0]),
        .I2(\words_sent_reg[0]_0 [3]),
        .I3(\words_sent_reg[0]_0 [2]),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [0]),
        .O(dphy1_lp_d2_OBUF));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \dphy1_lp_d3_OBUFT[1]_inst_i_1 
       (.I0(\FSM_onehot_state_reg[6]_2 [1]),
        .I1(\FSM_onehot_state_reg[6]_2 [0]),
        .I2(\words_sent_reg[0]_0 [3]),
        .I3(\words_sent_reg[0]_0 [2]),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [0]),
        .O(dphy1_lp_d3_OBUF));
  LUT2 #(
    .INIT(4'h2)) 
    \eot_done[2]_i_3 
       (.I0(O[0]),
        .I1(O[1]),
        .O(\eot_done_reg[3] ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \int_data[0]_i_1__1 
       (.I0(\int_data[0]_i_2__3_n_0 ),
        .I1(out[0]),
        .I2(ls_packet_type[0]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(\int_data[0]_i_3__0_n_0 ),
        .O(\int_data_reg[15] [0]));
  LUT5 #(
    .INIT(32'h30200000)) 
    \int_data[0]_i_2__3 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[0]),
        .O(\int_data[0]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFE0)) 
    \int_data[0]_i_3__0 
       (.I0(\int_data[0]_i_4__0_n_0 ),
        .I1(\lfsr_q[15]_i_6__0_n_0 ),
        .I2(\cs_bytes_sent_reg[1] ),
        .I3(\int_data[0]_i_5__0_n_0 ),
        .I4(\lfsr_q[7]_i_4__0_n_0 ),
        .I5(\int_data[8]_i_5_n_0 ),
        .O(\int_data[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \int_data[0]_i_4__0 
       (.I0(\lfsr_q[15]_i_13__0_n_0 ),
        .I1(\int_data[0]_i_6__0_n_0 ),
        .I2(\lfsr_q[15]_i_17__0_n_0 ),
        .I3(\lfsr_q[15]_i_18__0_n_0 ),
        .I4(\lfsr_q[15]_i_4_n_0 ),
        .I5(\lfsr_q[15]_i_3__0_n_0 ),
        .O(\int_data[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \int_data[0]_i_5__0 
       (.I0(\lfsr_q[7]_i_9__0_n_0 ),
        .I1(\lfsr_q[15]_i_17__0_n_0 ),
        .I2(\int_data[0]_i_7__0_n_0 ),
        .I3(\int_data[0]_i_8__0_n_0 ),
        .I4(\lfsr_q[15]_i_4_n_0 ),
        .I5(\lfsr_q[7]_i_2__0_n_0 ),
        .O(\int_data[0]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \int_data[0]_i_6__0 
       (.I0(p_7_in28_in),
        .I1(p_6_in27_in),
        .I2(\lfsr_q[15]_i_15_n_0 ),
        .I3(Q[15]),
        .I4(Q[5]),
        .O(\int_data[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[0]_i_7__0 
       (.I0(Q[5]),
        .I1(\lfsr_q_reg[12] ),
        .I2(\lfsr_q[8]_i_12__0_n_0 ),
        .I3(\int_data[0]_i_9_n_0 ),
        .I4(p_10_in29_in),
        .I5(p_7_in28_in),
        .O(\int_data[0]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[0]_i_8__0 
       (.I0(\ls_packetiser/calc_payload_crc/p_6_in19_in ),
        .I1(p_7_in20_in),
        .I2(\lfsr_q[15]_i_29_n_0 ),
        .I3(Q[2]),
        .I4(p_18_in),
        .I5(\lfsr_q_reg[12]_3 ),
        .O(\int_data[0]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h0015FFEAFFC0FFC0)) 
    \int_data[0]_i_9 
       (.I0(\lfsr_q[13]_i_21_n_0 ),
        .I1(\int_data[10]_i_4_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\lfsr_q[6]_i_19_n_0 ),
        .I4(\int_data[3]_i_2__1_n_0 ),
        .I5(\lfsr_q[4]_i_5__0_n_0 ),
        .O(\int_data[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \int_data[10]_i_1 
       (.I0(\int_data[10]_i_2_n_0 ),
        .I1(out[0]),
        .I2(ls_packet_hdr[2]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(\int_data[10]_i_3_n_0 ),
        .O(\int_data_reg[15] [10]));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \int_data[10]_i_10 
       (.I0(rom_q[8]),
        .I1(\lfsr_q[4]_i_5__0_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(rom_q[0]),
        .I4(\lfsr_q[13]_i_5__0_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/p_7_in15_in ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \int_data[10]_i_2 
       (.I0(\int_data[10]_i_4_n_0 ),
        .I1(\int_eot_reg[3] ),
        .I2(\lfsr_q[13]_i_2__0_n_0 ),
        .I3(\lfsr_q[15]_i_4_n_0 ),
        .I4(\ls_packetiser/calc_payload_crc/crc_32 [13]),
        .I5(\int_data[10]_i_5_n_0 ),
        .O(\int_data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEE00000000)) 
    \int_data[10]_i_3 
       (.I0(\int_data[10]_i_6_n_0 ),
        .I1(\lfsr_q[5]_i_4__0_n_0 ),
        .I2(\ls_packetiser/calc_payload_crc/crc_32 [5]),
        .I3(\lfsr_q[15]_i_4_n_0 ),
        .I4(\lfsr_q[5]_i_2__0_n_0 ),
        .I5(\cs_bytes_sent_reg[1] ),
        .O(\int_data[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30200000)) 
    \int_data[10]_i_4 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[10]),
        .O(\int_data[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \int_data[10]_i_5 
       (.I0(\int_data[10]_i_7_n_0 ),
        .I1(\lfsr_q[13]_i_12__0_n_0 ),
        .I2(\lfsr_q[6]_i_15_n_0 ),
        .I3(\lfsr_q[13]_i_5__0_n_0 ),
        .I4(\ls_packetiser/calc_payload_crc/crc_16 [13]),
        .I5(\lfsr_q_reg[8] ),
        .O(\int_data[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \int_data[10]_i_6 
       (.I0(\lfsr_q[13]_i_5__0_n_0 ),
        .I1(\lfsr_q[8]_i_15__0_n_0 ),
        .I2(\lfsr_q[12]_i_13_n_0 ),
        .I3(\lfsr_q_reg[5]_2 ),
        .I4(\lfsr_q[5]_i_15_n_0 ),
        .I5(\lfsr_q[5]_i_12__0_n_0 ),
        .O(\int_data[10]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \int_data[10]_i_7 
       (.I0(\ls_packetiser/calc_payload_crc/p_7_in15_in ),
        .I1(\ls_packetiser/calc_payload_crc/p_6_in ),
        .I2(p_7_in11_in),
        .I3(\ls_packetiser/calc_payload_crc/p_0_in2_in ),
        .I4(Q[11]),
        .O(\int_data[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[10]_i_8 
       (.I0(Q[5]),
        .I1(\int_data_reg[23] ),
        .I2(\int_data[17]_i_8_n_0 ),
        .I3(Q[1]),
        .I4(\ls_packetiser/calc_payload_crc/p_6_in ),
        .I5(p_7_in11_in),
        .O(\ls_packetiser/calc_payload_crc/crc_16 [13]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \int_data[11]_i_1 
       (.I0(\int_data[11]_i_2_n_0 ),
        .I1(out[0]),
        .I2(ls_packet_hdr[3]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(\int_data[11]_i_3_n_0 ),
        .O(\int_data_reg[15] [11]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \int_data[11]_i_2 
       (.I0(\int_data[11]_i_4__0_n_0 ),
        .I1(\int_eot_reg[3] ),
        .I2(\lfsr_q_reg[8]_0 ),
        .I3(\lfsr_q[15]_i_4_n_0 ),
        .I4(\ls_packetiser/calc_payload_crc/crc_32 [12]),
        .I5(\int_data[11]_i_5_n_0 ),
        .O(\int_data[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFEA0000FFEA)) 
    \int_data[11]_i_3 
       (.I0(\lfsr_q[4]_i_4__0_n_0 ),
        .I1(\ls_packetiser/calc_payload_crc/crc_32 [4]),
        .I2(\lfsr_q[15]_i_4_n_0 ),
        .I3(\lfsr_q_reg[12]_1 ),
        .I4(\cs_bytes_sent_reg[0] ),
        .I5(\cs_bytes_sent_reg[1]_0 ),
        .O(\int_data[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30200000)) 
    \int_data[11]_i_4__0 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[11]),
        .O(\int_data[11]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \int_data[11]_i_5 
       (.I0(\int_data[11]_i_6_n_0 ),
        .I1(\lfsr_q[12]_i_11_n_0 ),
        .I2(\lfsr_q_reg[12]_0 ),
        .I3(\lfsr_q[13]_i_5__0_n_0 ),
        .I4(\ls_packetiser/calc_payload_crc/crc_16 [12]),
        .I5(\lfsr_q_reg[8] ),
        .O(\int_data[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \int_data[11]_i_6 
       (.I0(\lfsr_q[12]_i_13_n_0 ),
        .I1(Q[10]),
        .I2(p_18_in),
        .O(\int_data[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[11]_i_7 
       (.I0(\lfsr_q_reg[7]_0 ),
        .I1(\lfsr_q[5]_i_6__0_n_0 ),
        .I2(p_7_in),
        .I3(p_7_in28_in),
        .I4(\lfsr_q[11]_i_16_n_0 ),
        .I5(\lfsr_q[0]_i_11_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/crc_16 [12]));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \int_data[12]_i_1 
       (.I0(\int_data[12]_i_2_n_0 ),
        .I1(out[0]),
        .I2(ls_packet_hdr[4]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(\int_data[12]_i_3_n_0 ),
        .O(\int_data_reg[15] [12]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \int_data[12]_i_2 
       (.I0(\int_data[12]_i_4_n_0 ),
        .I1(\int_eot_reg[3] ),
        .I2(\lfsr_q_reg[14]_0 ),
        .I3(\lfsr_q[15]_i_4_n_0 ),
        .I4(\ls_packetiser/calc_payload_crc/crc_32 [11]),
        .I5(\lfsr_q[11]_i_4__0_n_0 ),
        .O(\int_data[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEE00000000)) 
    \int_data[12]_i_3 
       (.I0(\lfsr_q[3]_i_5__0_n_0 ),
        .I1(\lfsr_q[3]_i_4__0_n_0 ),
        .I2(\ls_packetiser/calc_payload_crc/crc_32 [3]),
        .I3(\lfsr_q[15]_i_4_n_0 ),
        .I4(\lfsr_q_reg[3] ),
        .I5(\cs_bytes_sent_reg[1] ),
        .O(\int_data[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30200000)) 
    \int_data[12]_i_4 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[12]),
        .O(\int_data[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \int_data[13]_i_1 
       (.I0(\int_data[13]_i_2_n_0 ),
        .I1(out[0]),
        .I2(ls_packet_hdr[5]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(\int_data[13]_i_3_n_0 ),
        .O(\int_data_reg[15] [13]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \int_data[13]_i_2 
       (.I0(\int_data[13]_i_4_n_0 ),
        .I1(\int_eot_reg[3] ),
        .I2(\lfsr_q_reg[2]_0 ),
        .I3(\lfsr_q[15]_i_4_n_0 ),
        .I4(\ls_packetiser/calc_payload_crc/crc_32 [10]),
        .I5(\lfsr_q[10]_i_4__0_n_0 ),
        .O(\int_data[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFEA0000FFEA)) 
    \int_data[13]_i_3 
       (.I0(\lfsr_q[2]_i_4__0_n_0 ),
        .I1(\ls_packetiser/calc_payload_crc/crc_32 [2]),
        .I2(\lfsr_q[15]_i_4_n_0 ),
        .I3(\lfsr_q[2]_i_2_n_0 ),
        .I4(\cs_bytes_sent_reg[0] ),
        .I5(\cs_bytes_sent_reg[1]_0 ),
        .O(\int_data[13]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30200000)) 
    \int_data[13]_i_4 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[13]),
        .O(\int_data[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \int_data[14]_i_1 
       (.I0(\int_data[14]_i_2_n_0 ),
        .I1(out[0]),
        .I2(ls_packet_hdr[6]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(\int_data[14]_i_3_n_0 ),
        .O(\int_data_reg[15] [14]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \int_data[14]_i_2 
       (.I0(\int_data[14]_i_4_n_0 ),
        .I1(\int_eot_reg[3] ),
        .I2(\lfsr_q_reg[12]_2 ),
        .I3(\lfsr_q[15]_i_4_n_0 ),
        .I4(\ls_packetiser/calc_payload_crc/crc_32 [9]),
        .I5(\lfsr_q[9]_i_4__0_n_0 ),
        .O(\int_data[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFEA0000FFEA)) 
    \int_data[14]_i_3 
       (.I0(\lfsr_q[1]_i_4__0_n_0 ),
        .I1(\ls_packetiser/calc_payload_crc/crc_32 [1]),
        .I2(\lfsr_q[15]_i_4_n_0 ),
        .I3(\lfsr_q[1]_i_2__0_n_0 ),
        .I4(\cs_bytes_sent_reg[0] ),
        .I5(\cs_bytes_sent_reg[1]_0 ),
        .O(\int_data[14]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30200000)) 
    \int_data[14]_i_4 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[14]),
        .O(\int_data[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \int_data[15]_i_1 
       (.I0(\int_data[15]_i_2_n_0 ),
        .I1(out[0]),
        .I2(ls_packet_hdr[7]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(\int_data[15]_i_3_n_0 ),
        .O(\int_data_reg[15] [15]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \int_data[15]_i_2 
       (.I0(\int_data[15]_i_4_n_0 ),
        .I1(\int_eot_reg[3] ),
        .I2(\lfsr_q[8]_i_2__0_n_0 ),
        .I3(\int_data[15]_i_5_n_0 ),
        .I4(\int_data[15]_i_6_n_0 ),
        .I5(\lfsr_q[8]_i_6__0_n_0 ),
        .O(\int_data[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFEA0000FFEA)) 
    \int_data[15]_i_3 
       (.I0(\lfsr_q[0]_i_4__0_n_0 ),
        .I1(\ls_packetiser/calc_payload_crc/crc_32 [0]),
        .I2(\lfsr_q[15]_i_4_n_0 ),
        .I3(\lfsr_q[0]_i_2__0_n_0 ),
        .I4(\cs_bytes_sent_reg[0] ),
        .I5(\cs_bytes_sent_reg[1]_0 ),
        .O(\int_data[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30200000)) 
    \int_data[15]_i_4 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[15]),
        .O(\int_data[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \int_data[15]_i_5 
       (.I0(\lfsr_q[15]_i_4_n_0 ),
        .I1(\lfsr_q[15]_i_18__0_n_0 ),
        .I2(\lfsr_q[15]_i_19__0_n_0 ),
        .I3(\lfsr_q[12]_i_10__0_n_0 ),
        .I4(\int_data[15]_i_7_n_0 ),
        .I5(\lfsr_q[8]_i_8__0_n_0 ),
        .O(\int_data[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \int_data[15]_i_6 
       (.I0(\lfsr_q_reg[8] ),
        .I1(\lfsr_q[8]_i_14_n_0 ),
        .I2(\int_data_reg[23] ),
        .I3(\lfsr_q_reg[3]_0 ),
        .I4(\lfsr_q[8]_i_12__0_n_0 ),
        .I5(\lfsr_q[6]_i_11__0_n_0 ),
        .O(\int_data[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[15]_i_7 
       (.I0(\lfsr_q_reg[12] ),
        .I1(\lfsr_q[9]_i_8__0_n_0 ),
        .I2(\lfsr_q[11]_i_16_n_0 ),
        .I3(\int_data[15]_i_8_n_0 ),
        .I4(p_10_in22_in),
        .I5(\ls_packetiser/calc_payload_crc/p_4_in5_in ),
        .O(\int_data[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0F7F7F7FF0808080)) 
    \int_data[15]_i_8 
       (.I0(\lfsr_q[13]_i_5__0_n_0 ),
        .I1(rom_q[7]),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(\lfsr_q[4]_i_5__0_n_0 ),
        .I4(rom_q[15]),
        .I5(Q[0]),
        .O(\int_data[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFF0000)) 
    \int_data[16]_i_1 
       (.I0(\int_data[16]_i_2_n_0 ),
        .I1(\int_data[16]_i_3_n_0 ),
        .I2(\int_data[16]_i_4_n_0 ),
        .I3(\int_data[16]_i_5_n_0 ),
        .I4(ls_packet_hdr[8]),
        .I5(out[0]),
        .O(\int_data_reg[16] ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \int_data[16]_i_2 
       (.I0(\int_data[16]_i_6_n_0 ),
        .I1(\int_eot_reg[3] ),
        .I2(\lfsr_q[7]_i_2__0_n_0 ),
        .I3(\int_data[16]_i_7_n_0 ),
        .I4(\lfsr_q[7]_i_4__0_n_0 ),
        .I5(\int_data[8]_i_5_n_0 ),
        .O(\int_data[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \int_data[16]_i_3 
       (.I0(\lfsr_q[15]_i_6__0_n_0 ),
        .I1(\int_data_reg[19] ),
        .O(\int_data[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \int_data[16]_i_4 
       (.I0(\int_data[22]_i_3_n_0 ),
        .I1(\ls_packetiser/calc_payload_crc/crc_32 [15]),
        .O(\int_data[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEA000000)) 
    \int_data[16]_i_5 
       (.I0(\int_data_reg[30]_0 ),
        .I1(O[0]),
        .I2(O[1]),
        .I3(rom_q[16]),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .O(\int_data[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \int_data[16]_i_6 
       (.I0(\lfsr_q[15]_i_3__0_n_0 ),
        .I1(\int_data_reg[19] ),
        .O(\int_data[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \int_data[16]_i_7 
       (.I0(\lfsr_q[15]_i_4_n_0 ),
        .I1(\lfsr_q_reg[12]_3 ),
        .I2(\lfsr_q[14]_i_11__0_n_0 ),
        .I3(\int_data[0]_i_7__0_n_0 ),
        .I4(\lfsr_q[15]_i_17__0_n_0 ),
        .I5(\lfsr_q[7]_i_9__0_n_0 ),
        .O(\int_data[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFF0000)) 
    \int_data[17]_i_1 
       (.I0(\int_data[17]_i_2_n_0 ),
        .I1(\int_data[17]_i_3_n_0 ),
        .I2(\int_data[17]_i_4_n_0 ),
        .I3(\int_data[17]_i_5_n_0 ),
        .I4(ls_packet_hdr[9]),
        .I5(out[0]),
        .O(\int_data_reg[17] ));
  LUT6 #(
    .INIT(64'hFFFFEFEE00000000)) 
    \int_data[17]_i_10 
       (.I0(out[2]),
        .I1(\FSM_sequential_state_reg[1]_3 ),
        .I2(\int_eot_reg[3] ),
        .I3(\lfsr_q[15]_i_32_n_0 ),
        .I4(\int_data_reg[30]_0 ),
        .I5(\lfsr_q[13]_i_17__1_n_0 ),
        .O(\int_data[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \int_data[17]_i_2 
       (.I0(\int_data[17]_i_6_n_0 ),
        .I1(\int_eot_reg[3] ),
        .I2(\lfsr_q[6]_i_2_n_0 ),
        .I3(\int_data[17]_i_7_n_0 ),
        .I4(\lfsr_q[6]_i_4__0_n_0 ),
        .I5(\int_data[9]_i_5_n_0 ),
        .O(\int_data[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF822800000000)) 
    \int_data[17]_i_3 
       (.I0(\lfsr_q_reg[8] ),
        .I1(\lfsr_q[7]_i_14_n_0 ),
        .I2(\int_data[17]_i_8_n_0 ),
        .I3(Q[6]),
        .I4(\int_data[17]_i_9_n_0 ),
        .I5(\int_data_reg[19] ),
        .O(\int_data[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \int_data[17]_i_4 
       (.I0(\int_data[22]_i_3_n_0 ),
        .I1(\ls_packetiser/calc_payload_crc/crc_32 [14]),
        .O(\int_data[17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEA000000)) 
    \int_data[17]_i_5 
       (.I0(\int_data_reg[30]_0 ),
        .I1(O[0]),
        .I2(O[1]),
        .I3(rom_q[17]),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .O(\int_data[17]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \int_data[17]_i_6 
       (.I0(\lfsr_q[14]_i_2__0_n_0 ),
        .I1(\int_data_reg[19] ),
        .O(\int_data[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \int_data[17]_i_7 
       (.I0(\lfsr_q[15]_i_4_n_0 ),
        .I1(\int_data[1]_i_8_n_0 ),
        .I2(\lfsr_q[6]_i_10__0_n_0 ),
        .I3(\lfsr_q[11]_i_8__0_n_0 ),
        .I4(\lfsr_q[14]_i_14__0_n_0 ),
        .I5(\lfsr_q[6]_i_9__0_n_0 ),
        .O(\int_data[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00151515FFEAEAEA)) 
    \int_data[17]_i_8 
       (.I0(\int_data[17]_i_10_n_0 ),
        .I1(\int_data[14]_i_4_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\int_data[6]_i_2__3_n_0 ),
        .I4(\lfsr_q_reg[8] ),
        .I5(Q[9]),
        .O(\int_data[17]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h28828228)) 
    \int_data[17]_i_9 
       (.I0(\lfsr_q[13]_i_5__0_n_0 ),
        .I1(\lfsr_q[14]_i_11__0_n_0 ),
        .I2(\lfsr_q[14]_i_14__0_n_0 ),
        .I3(p_1_in),
        .I4(Q[12]),
        .O(\int_data[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFF0000)) 
    \int_data[18]_i_1 
       (.I0(\int_data[18]_i_2_n_0 ),
        .I1(\int_data[18]_i_3_n_0 ),
        .I2(\int_data[18]_i_4_n_0 ),
        .I3(\int_data[18]_i_5_n_0 ),
        .I4(ls_packet_hdr[10]),
        .I5(out[0]),
        .O(\int_data_reg[18] ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBBA)) 
    \int_data[18]_i_2 
       (.I0(\int_data[18]_i_6_n_0 ),
        .I1(\int_eot_reg[3] ),
        .I2(\lfsr_q[5]_i_2__0_n_0 ),
        .I3(\int_data[18]_i_7_n_0 ),
        .I4(\lfsr_q[5]_i_4__0_n_0 ),
        .I5(\int_data[10]_i_6_n_0 ),
        .O(\int_data[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF822800000000)) 
    \int_data[18]_i_3 
       (.I0(\lfsr_q_reg[8] ),
        .I1(\lfsr_q[13]_i_13__0_n_0 ),
        .I2(\int_data_reg[23] ),
        .I3(Q[5]),
        .I4(\int_data[18]_i_8_n_0 ),
        .I5(\int_data_reg[19] ),
        .O(\int_data[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \int_data[18]_i_4 
       (.I0(\int_data[22]_i_3_n_0 ),
        .I1(\ls_packetiser/calc_payload_crc/crc_32 [13]),
        .O(\int_data[18]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEA000000)) 
    \int_data[18]_i_5 
       (.I0(\int_data_reg[30]_0 ),
        .I1(O[0]),
        .I2(O[1]),
        .I3(rom_q[18]),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .O(\int_data[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \int_data[18]_i_6 
       (.I0(\lfsr_q[13]_i_2__0_n_0 ),
        .I1(\int_data_reg[19] ),
        .O(\int_data[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \int_data[18]_i_7 
       (.I0(\lfsr_q[15]_i_4_n_0 ),
        .I1(\lfsr_q[5]_i_12__0_n_0 ),
        .I2(\lfsr_q[5]_i_11__0_n_0 ),
        .I3(\lfsr_q[5]_i_10__0_n_0 ),
        .I4(\lfsr_q[14]_i_9__0_n_0 ),
        .I5(\int_data[2]_i_7__0_n_0 ),
        .O(\int_data[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \int_data[18]_i_8 
       (.I0(\lfsr_q[13]_i_5__0_n_0 ),
        .I1(\lfsr_q[6]_i_15_n_0 ),
        .I2(\lfsr_q[13]_i_12__0_n_0 ),
        .I3(\lfsr_q[13]_i_16__0_n_0 ),
        .I4(\ls_packetiser/calc_payload_crc/p_0_in2_in ),
        .I5(Q[11]),
        .O(\int_data[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFF0000)) 
    \int_data[19]_i_1 
       (.I0(\int_data[19]_i_2_n_0 ),
        .I1(\int_data[19]_i_3_n_0 ),
        .I2(\int_data[19]_i_4_n_0 ),
        .I3(\int_data[19]_i_5_n_0 ),
        .I4(ls_packet_hdr[11]),
        .I5(out[0]),
        .O(\int_data_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h8F8F8F8F8F8F8F88)) 
    \int_data[19]_i_2 
       (.I0(\int_data_reg[19] ),
        .I1(\lfsr_q_reg[8]_0 ),
        .I2(\int_eot_reg[3] ),
        .I3(\lfsr_q_reg[12]_1 ),
        .I4(\int_data[19]_i_6_n_0 ),
        .I5(\lfsr_q[4]_i_4__0_n_0 ),
        .O(\int_data[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE0)) 
    \int_data[19]_i_3 
       (.I0(\lfsr_q_reg[4] ),
        .I1(\lfsr_q[12]_i_5__0_n_0 ),
        .I2(\int_data_reg[19] ),
        .O(\int_data[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \int_data[19]_i_4 
       (.I0(\int_data[22]_i_3_n_0 ),
        .I1(\ls_packetiser/calc_payload_crc/crc_32 [12]),
        .O(\int_data[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEA000000)) 
    \int_data[19]_i_5 
       (.I0(\int_data_reg[30]_0 ),
        .I1(O[0]),
        .I2(O[1]),
        .I3(rom_q[19]),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .O(\int_data[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \int_data[19]_i_6 
       (.I0(\lfsr_q[15]_i_4_n_0 ),
        .I1(\lfsr_q[5]_i_11__0_n_0 ),
        .I2(\lfsr_q[14]_i_12__0_n_0 ),
        .I3(\lfsr_q[9]_i_11_n_0 ),
        .I4(p_44_in),
        .I5(p_10_in),
        .O(\int_data[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \int_data[1]_i_10 
       (.I0(\lfsr_q[15]_i_32_n_0 ),
        .I1(out[2]),
        .I2(\FSM_sequential_state_reg[1]_3 ),
        .I3(\int_data_reg[30]_0 ),
        .I4(\int_eot_reg[3] ),
        .I5(\int_data[5]_i_2__3_n_0 ),
        .O(\int_data[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \int_data[1]_i_1__2 
       (.I0(\int_data[1]_i_2__2_n_0 ),
        .I1(out[0]),
        .I2(ls_packet_type[1]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(\int_data[1]_i_3__0_n_0 ),
        .O(\int_data_reg[15] [1]));
  LUT5 #(
    .INIT(32'h30200000)) 
    \int_data[1]_i_2__2 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[1]),
        .O(\int_data[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFE0)) 
    \int_data[1]_i_3__0 
       (.I0(\int_data[1]_i_4_n_0 ),
        .I1(\lfsr_q[14]_i_4__0_n_0 ),
        .I2(\cs_bytes_sent_reg[1] ),
        .I3(\int_data[1]_i_5_n_0 ),
        .I4(\lfsr_q[6]_i_4__0_n_0 ),
        .I5(\int_data[9]_i_5_n_0 ),
        .O(\int_data[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \int_data[1]_i_4 
       (.I0(\lfsr_q[14]_i_9__0_n_0 ),
        .I1(\int_data[1]_i_6_n_0 ),
        .I2(\lfsr_q[14]_i_11__0_n_0 ),
        .I3(\lfsr_q[14]_i_12__0_n_0 ),
        .I4(\lfsr_q[15]_i_4_n_0 ),
        .I5(\lfsr_q[14]_i_2__0_n_0 ),
        .O(\int_data[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \int_data[1]_i_5 
       (.I0(\lfsr_q[6]_i_9__0_n_0 ),
        .I1(\int_data[1]_i_7_n_0 ),
        .I2(\lfsr_q[6]_i_10__0_n_0 ),
        .I3(\int_data[1]_i_8_n_0 ),
        .I4(\lfsr_q[15]_i_4_n_0 ),
        .I5(\lfsr_q[6]_i_2_n_0 ),
        .O(\int_data[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7F80807F807F7F80)) 
    \int_data[1]_i_6 
       (.I0(\lfsr_q[4]_i_5__0_n_0 ),
        .I1(rom_q[5]),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(p_1_in),
        .I4(Q[4]),
        .I5(Q[8]),
        .O(\int_data[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[1]_i_7 
       (.I0(p_18_in),
        .I1(\int_data[1]_i_9_n_0 ),
        .I2(p_7_in20_in),
        .I3(\ls_packetiser/calc_payload_crc/p_17_in ),
        .I4(\int_data[17]_i_8_n_0 ),
        .I5(Q[1]),
        .O(\int_data[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \int_data[1]_i_8 
       (.I0(\lfsr_q[9]_i_8__0_n_0 ),
        .I1(\ls_packetiser/calc_payload_crc/p_6_in ),
        .I2(p_7_in11_in),
        .I3(\lfsr_q[15]_i_15_n_0 ),
        .O(\int_data[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA99955555666)) 
    \int_data[1]_i_9 
       (.I0(Q[10]),
        .I1(\int_data[1]_i_10_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\int_data[13]_i_4_n_0 ),
        .I4(\lfsr_q[15]_i_33_n_0 ),
        .I5(Q[2]),
        .O(\int_data[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFF0000)) 
    \int_data[20]_i_1 
       (.I0(\int_data[20]_i_2_n_0 ),
        .I1(\int_data[20]_i_3_n_0 ),
        .I2(\int_data[20]_i_4_n_0 ),
        .I3(\int_data[20]_i_5_n_0 ),
        .I4(ls_packet_hdr[12]),
        .I5(out[0]),
        .O(\int_data_reg[20] ));
  LUT6 #(
    .INIT(64'h8F8F8F8F8F8F8F88)) 
    \int_data[20]_i_2 
       (.I0(\int_data_reg[19] ),
        .I1(\lfsr_q_reg[14]_0 ),
        .I2(\int_eot_reg[3] ),
        .I3(\int_data[4]_i_5__0_n_0 ),
        .I4(\lfsr_q[3]_i_4__0_n_0 ),
        .I5(\lfsr_q[3]_i_5__0_n_0 ),
        .O(\int_data[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \int_data[20]_i_3 
       (.I0(\lfsr_q[11]_i_4__0_n_0 ),
        .I1(\int_data_reg[19] ),
        .O(\int_data[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \int_data[20]_i_4 
       (.I0(\int_data[22]_i_3_n_0 ),
        .I1(\ls_packetiser/calc_payload_crc/crc_32 [11]),
        .O(\int_data[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEA000000)) 
    \int_data[20]_i_5 
       (.I0(\int_data_reg[30]_0 ),
        .I1(O[0]),
        .I2(O[1]),
        .I3(rom_q[20]),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .O(\int_data[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFF0000)) 
    \int_data[21]_i_1 
       (.I0(\int_data[21]_i_2_n_0 ),
        .I1(\int_data[21]_i_3_n_0 ),
        .I2(\int_data[21]_i_4_n_0 ),
        .I3(\int_data[21]_i_5_n_0 ),
        .I4(ls_packet_hdr[13]),
        .I5(out[0]),
        .O(\int_data_reg[21] ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBABABA)) 
    \int_data[21]_i_2 
       (.I0(\lfsr_q_reg[2] ),
        .I1(\int_eot_reg[3] ),
        .I2(\lfsr_q[2]_i_2_n_0 ),
        .I3(\lfsr_q[15]_i_4_n_0 ),
        .I4(\ls_packetiser/calc_payload_crc/crc_32 [2]),
        .I5(\lfsr_q[2]_i_4__0_n_0 ),
        .O(\int_data[21]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \int_data[21]_i_3 
       (.I0(\lfsr_q[10]_i_4__0_n_0 ),
        .I1(\int_data_reg[19] ),
        .O(\int_data[21]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \int_data[21]_i_4 
       (.I0(\int_data[22]_i_3_n_0 ),
        .I1(\ls_packetiser/calc_payload_crc/crc_32 [10]),
        .O(\int_data[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEA000000)) 
    \int_data[21]_i_5 
       (.I0(\int_data_reg[30]_0 ),
        .I1(O[0]),
        .I2(O[1]),
        .I3(rom_q[21]),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .O(\int_data[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAFFEAFFFF0000)) 
    \int_data[22]_i_1 
       (.I0(\int_data[22]_i_2_n_0 ),
        .I1(\int_data[22]_i_3_n_0 ),
        .I2(\ls_packetiser/calc_payload_crc/crc_32 [9]),
        .I3(\int_data[22]_i_4_n_0 ),
        .I4(ls_packet_hdr[14]),
        .I5(out[0]),
        .O(\int_data_reg[22] ));
  LUT6 #(
    .INIT(64'hFFFF0E0EFF0E0E0E)) 
    \int_data[22]_i_2 
       (.I0(\lfsr_q[1]_i_4__0_n_0 ),
        .I1(\int_data[6]_i_5__1_n_0 ),
        .I2(\int_eot_reg[3] ),
        .I3(\lfsr_q_reg[12]_2 ),
        .I4(\int_data_reg[19] ),
        .I5(\lfsr_q[9]_i_4__0_n_0 ),
        .O(\int_data[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \int_data[22]_i_3 
       (.I0(\int_data_reg[19] ),
        .I1(\lfsr_q[15]_i_4_n_0 ),
        .O(\int_data[22]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEA000000)) 
    \int_data[22]_i_4 
       (.I0(\int_data_reg[30]_0 ),
        .I1(O[0]),
        .I2(O[1]),
        .I3(rom_q[22]),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .O(\int_data[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFF0000)) 
    \int_data[23]_i_1 
       (.I0(\int_data[23]_i_2_n_0 ),
        .I1(\int_data[23]_i_3_n_0 ),
        .I2(\int_data[23]_i_4_n_0 ),
        .I3(\int_data[23]_i_5_n_0 ),
        .I4(ls_packet_hdr[15]),
        .I5(out[0]),
        .O(\int_data_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBABABA)) 
    \int_data[23]_i_2 
       (.I0(\int_data[23]_i_6_n_0 ),
        .I1(\int_eot_reg[3] ),
        .I2(\lfsr_q[0]_i_2__0_n_0 ),
        .I3(\lfsr_q[15]_i_4_n_0 ),
        .I4(\ls_packetiser/calc_payload_crc/crc_32 [0]),
        .I5(\lfsr_q[0]_i_4__0_n_0 ),
        .O(\int_data[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF822800000000)) 
    \int_data[23]_i_3 
       (.I0(\lfsr_q_reg[8] ),
        .I1(\lfsr_q[8]_i_14_n_0 ),
        .I2(\int_data_reg[23] ),
        .I3(\lfsr_q_reg[14]_2 ),
        .I4(\lfsr_q[8]_i_6__0_n_0 ),
        .I5(\int_data_reg[19] ),
        .O(\int_data[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \int_data[23]_i_4 
       (.I0(\int_data[22]_i_3_n_0 ),
        .I1(\ls_packetiser/calc_payload_crc/crc_32 [8]),
        .O(\int_data[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEA000000)) 
    \int_data[23]_i_5 
       (.I0(\int_data_reg[30]_0 ),
        .I1(O[0]),
        .I2(O[1]),
        .I3(rom_q[23]),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .O(\int_data[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \int_data[23]_i_6 
       (.I0(\lfsr_q[8]_i_2__0_n_0 ),
        .I1(\int_data_reg[19] ),
        .O(\int_data[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFF0000)) 
    \int_data[24]_i_1 
       (.I0(\int_data[24]_i_2_n_0 ),
        .I1(D[15]),
        .I2(\int_data_reg[24] ),
        .I3(\int_data[24]_i_3_n_0 ),
        .I4(ecc[0]),
        .I5(out[0]),
        .O(\int_data_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEAAFEAAFEAA)) 
    \int_data[24]_i_2 
       (.I0(\int_data[24]_i_5_n_0 ),
        .I1(\lfsr_q[7]_i_4__0_n_0 ),
        .I2(\int_data[8]_i_5_n_0 ),
        .I3(\int_data_reg[19] ),
        .I4(\ls_packetiser/calc_payload_crc/crc_32 [7]),
        .I5(\int_data[22]_i_3_n_0 ),
        .O(\int_data[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000880000008000)) 
    \int_data[24]_i_3 
       (.I0(\int_data_reg[30]_0 ),
        .I1(rom_q[24]),
        .I2(\words_sent_reg[0]_0 [1]),
        .I3(\words_sent_reg[0]_0 [2]),
        .I4(\words_sent_reg[0]_0 [3]),
        .I5(\words_sent_reg[0]_0 [0]),
        .O(\int_data[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8880000)) 
    \int_data[24]_i_5 
       (.I0(\FSM_sequential_state_reg[2]_4 ),
        .I1(Q[7]),
        .I2(\lfsr_q_reg[15] ),
        .I3(\ls_packetiser/calc_payload_crc/crc_8 [7]),
        .I4(\int_data_reg[19] ),
        .O(\int_data[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[24]_i_8 
       (.I0(\ls_packetiser/calc_payload_crc/p_6_in19_in ),
        .I1(p_7_in20_in),
        .I2(Q[14]),
        .I3(Q[10]),
        .I4(Q[15]),
        .I5(p_7_in28_in),
        .O(\ls_packetiser/calc_payload_crc/crc_8 [7]));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFF0000)) 
    \int_data[25]_i_1 
       (.I0(\int_data[25]_i_2_n_0 ),
        .I1(D[14]),
        .I2(\int_data_reg[24] ),
        .I3(\int_data[25]_i_3_n_0 ),
        .I4(ecc[1]),
        .I5(out[0]),
        .O(\int_data_reg[25] ));
  LUT6 #(
    .INIT(64'hFFFFFEAAFEAAFEAA)) 
    \int_data[25]_i_2 
       (.I0(\int_data[25]_i_5_n_0 ),
        .I1(\lfsr_q[6]_i_4__0_n_0 ),
        .I2(\int_data[9]_i_5_n_0 ),
        .I3(\int_data_reg[19] ),
        .I4(\ls_packetiser/calc_payload_crc/crc_32 [6]),
        .I5(\int_data[22]_i_3_n_0 ),
        .O(\int_data[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000880000008000)) 
    \int_data[25]_i_3 
       (.I0(\int_data_reg[30]_0 ),
        .I1(rom_q[25]),
        .I2(\words_sent_reg[0]_0 [1]),
        .I3(\words_sent_reg[0]_0 [2]),
        .I4(\words_sent_reg[0]_0 [3]),
        .I5(\words_sent_reg[0]_0 [0]),
        .O(\int_data[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF8880000)) 
    \int_data[25]_i_5 
       (.I0(\FSM_sequential_state_reg[2]_4 ),
        .I1(Q[6]),
        .I2(\lfsr_q_reg[15] ),
        .I3(\ls_packetiser/calc_payload_crc/crc_8 [6]),
        .I4(\int_data_reg[19] ),
        .O(\int_data[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[25]_i_7 
       (.I0(p_7_in11_in),
        .I1(p_7_in20_in),
        .I2(Q[9]),
        .I3(Q[13]),
        .I4(\ls_packetiser/calc_payload_crc/p_6_in ),
        .I5(Q[14]),
        .O(\ls_packetiser/calc_payload_crc/crc_8 [6]));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFF0000)) 
    \int_data[26]_i_1 
       (.I0(\int_data[26]_i_2_n_0 ),
        .I1(D[13]),
        .I2(\int_data_reg[24] ),
        .I3(\int_data[26]_i_3_n_0 ),
        .I4(ecc[2]),
        .I5(out[0]),
        .O(\int_data_reg[26] ));
  LUT6 #(
    .INIT(64'hFFFFFEAAFEAAFEAA)) 
    \int_data[26]_i_2 
       (.I0(\int_data[26]_i_5_n_0 ),
        .I1(\lfsr_q[5]_i_4__0_n_0 ),
        .I2(\int_data[10]_i_6_n_0 ),
        .I3(\int_data_reg[19] ),
        .I4(\ls_packetiser/calc_payload_crc/crc_32 [5]),
        .I5(\int_data[22]_i_3_n_0 ),
        .O(\int_data[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000880000008000)) 
    \int_data[26]_i_3 
       (.I0(\int_data_reg[30]_0 ),
        .I1(rom_q[26]),
        .I2(\words_sent_reg[0]_0 [1]),
        .I3(\words_sent_reg[0]_0 [2]),
        .I4(\words_sent_reg[0]_0 [3]),
        .I5(\words_sent_reg[0]_0 [0]),
        .O(\int_data[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEAAEAEEA00000000)) 
    \int_data[26]_i_5 
       (.I0(\lfsr_q_reg[5]_0 ),
        .I1(\lfsr_q_reg[15] ),
        .I2(\lfsr_q_reg[13]_1 ),
        .I3(p_7_in11_in),
        .I4(\lfsr_q_reg[5] ),
        .I5(\int_data_reg[19] ),
        .O(\int_data[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFF0000)) 
    \int_data[27]_i_1 
       (.I0(\int_data[27]_i_2_n_0 ),
        .I1(D[12]),
        .I2(\int_data_reg[24] ),
        .I3(\int_data[27]_i_3_n_0 ),
        .I4(ecc[3]),
        .I5(out[0]),
        .O(\int_data_reg[27] ));
  LUT5 #(
    .INIT(32'hFFC8C8C8)) 
    \int_data[27]_i_2 
       (.I0(\lfsr_q_reg[12]_1 ),
        .I1(\int_data_reg[19] ),
        .I2(\lfsr_q[4]_i_4__0_n_0 ),
        .I3(\ls_packetiser/calc_payload_crc/crc_32 [4]),
        .I4(\int_data[22]_i_3_n_0 ),
        .O(\int_data[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000880000008000)) 
    \int_data[27]_i_3 
       (.I0(\int_data_reg[30]_0 ),
        .I1(rom_q[27]),
        .I2(\words_sent_reg[0]_0 [1]),
        .I3(\words_sent_reg[0]_0 [2]),
        .I4(\words_sent_reg[0]_0 [3]),
        .I5(\words_sent_reg[0]_0 [0]),
        .O(\int_data[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFF0000)) 
    \int_data[28]_i_1 
       (.I0(\int_data[28]_i_2_n_0 ),
        .I1(D[11]),
        .I2(\int_data_reg[24] ),
        .I3(\int_data[28]_i_3_n_0 ),
        .I4(ecc[4]),
        .I5(out[0]),
        .O(\int_data_reg[28] ));
  LUT6 #(
    .INIT(64'hFFFFCCC8CCC8CCC8)) 
    \int_data[28]_i_2 
       (.I0(\lfsr_q_reg[3] ),
        .I1(\int_data_reg[19] ),
        .I2(\lfsr_q[3]_i_4__0_n_0 ),
        .I3(\lfsr_q[3]_i_5__0_n_0 ),
        .I4(\ls_packetiser/calc_payload_crc/crc_32 [3]),
        .I5(\int_data[22]_i_3_n_0 ),
        .O(\int_data[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000880000008000)) 
    \int_data[28]_i_3 
       (.I0(\int_data_reg[30]_0 ),
        .I1(rom_q[28]),
        .I2(\words_sent_reg[0]_0 [1]),
        .I3(\words_sent_reg[0]_0 [2]),
        .I4(\words_sent_reg[0]_0 [3]),
        .I5(\words_sent_reg[0]_0 [0]),
        .O(\int_data[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFF0000)) 
    \int_data[29]_i_1 
       (.I0(\int_data[29]_i_2_n_0 ),
        .I1(D[10]),
        .I2(\int_data_reg[24] ),
        .I3(\int_data[29]_i_3_n_0 ),
        .I4(ecc[5]),
        .I5(out[0]),
        .O(\int_data_reg[29] ));
  LUT5 #(
    .INIT(32'hFFC8C8C8)) 
    \int_data[29]_i_2 
       (.I0(\lfsr_q[2]_i_2_n_0 ),
        .I1(\int_data_reg[19] ),
        .I2(\lfsr_q[2]_i_4__0_n_0 ),
        .I3(\ls_packetiser/calc_payload_crc/crc_32 [2]),
        .I4(\int_data[22]_i_3_n_0 ),
        .O(\int_data[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000880000008000)) 
    \int_data[29]_i_3 
       (.I0(\int_data_reg[30]_0 ),
        .I1(rom_q[29]),
        .I2(\words_sent_reg[0]_0 [1]),
        .I3(\words_sent_reg[0]_0 [2]),
        .I4(\words_sent_reg[0]_0 [3]),
        .I5(\words_sent_reg[0]_0 [0]),
        .O(\int_data[29]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h4800)) 
    \int_data[2]_i_10 
       (.I0(rom_q[2]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(rom_q[6]),
        .I3(\lfsr_q[4]_i_5__0_n_0 ),
        .O(\int_data[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAA959595556A6A6A)) 
    \int_data[2]_i_11 
       (.I0(Q[3]),
        .I1(\int_data[12]_i_4_n_0 ),
        .I2(\lfsr_q[4]_i_5__0_n_0 ),
        .I3(\int_data[4]_i_2__3_n_0 ),
        .I4(\lfsr_q[13]_i_5__0_n_0 ),
        .I5(Q[13]),
        .O(\int_data[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \int_data[2]_i_12 
       (.I0(\lfsr_q[15]_i_32_n_0 ),
        .I1(out[2]),
        .I2(\FSM_sequential_state_reg[1]_3 ),
        .I3(\int_data_reg[30]_0 ),
        .I4(\int_eot_reg[3] ),
        .I5(\int_data[6]_i_2__3_n_0 ),
        .O(\int_data[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \int_data[2]_i_1__3 
       (.I0(\int_data[2]_i_2__1_n_0 ),
        .I1(out[0]),
        .I2(ls_packet_type[2]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(\int_data[2]_i_3__0_n_0 ),
        .O(\int_data_reg[15] [2]));
  LUT5 #(
    .INIT(32'h30200000)) 
    \int_data[2]_i_2__1 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[2]),
        .O(\int_data[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFE0)) 
    \int_data[2]_i_3__0 
       (.I0(\int_data[2]_i_4__0_n_0 ),
        .I1(\int_data[10]_i_5_n_0 ),
        .I2(\cs_bytes_sent_reg[1] ),
        .I3(\int_data[2]_i_5__0_n_0 ),
        .I4(\lfsr_q[5]_i_4__0_n_0 ),
        .I5(\int_data[10]_i_6_n_0 ),
        .O(\int_data[2]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF9600)) 
    \int_data[2]_i_4__0 
       (.I0(\lfsr_q[13]_i_10__0_n_0 ),
        .I1(\lfsr_q[14]_i_12__0_n_0 ),
        .I2(\int_data[2]_i_6__0_n_0 ),
        .I3(\lfsr_q[15]_i_4_n_0 ),
        .I4(\lfsr_q[13]_i_2__0_n_0 ),
        .O(\int_data[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \int_data[2]_i_5__0 
       (.I0(\int_data[2]_i_7__0_n_0 ),
        .I1(\lfsr_q[14]_i_9__0_n_0 ),
        .I2(\lfsr_q[5]_i_10__0_n_0 ),
        .I3(\int_data[2]_i_8_n_0 ),
        .I4(\lfsr_q[15]_i_4_n_0 ),
        .I5(\lfsr_q[5]_i_2__0_n_0 ),
        .O(\int_data[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[2]_i_6__0 
       (.I0(\int_data[2]_i_9__0_n_0 ),
        .I1(\ls_packetiser/calc_payload_crc/p_17_in ),
        .I2(\lfsr_q[0]_i_11_n_0 ),
        .I3(\ls_packetiser/calc_payload_crc/p_15_in ),
        .I4(\int_data[2]_i_10_n_0 ),
        .I5(\int_data[2]_i_11_n_0 ),
        .O(\int_data[2]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[2]_i_7__0 
       (.I0(\ls_packetiser/calc_payload_crc/p_15_in ),
        .I1(\int_data_reg[23] ),
        .I2(Q[0]),
        .I3(p_1_in),
        .I4(\lfsr_q[6]_i_11__0_n_0 ),
        .I5(Q[4]),
        .O(\int_data[2]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669966996)) 
    \int_data[2]_i_8 
       (.I0(\lfsr_q[5]_i_11__0_n_0 ),
        .I1(p_7_in11_in),
        .I2(p_7_in),
        .I3(\lfsr_q[0]_i_6__0_n_0 ),
        .I4(\lfsr_q[4]_i_5__0_n_0 ),
        .I5(\int_data[31]_i_3_n_0 ),
        .O(\int_data[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA99955555666)) 
    \int_data[2]_i_9__0 
       (.I0(Q[9]),
        .I1(\int_data[2]_i_12_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\int_data[14]_i_4_n_0 ),
        .I4(\int_data[17]_i_10_n_0 ),
        .I5(Q[1]),
        .O(\int_data[2]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8F8800000000)) 
    \int_data[30]_i_1 
       (.I0(\int_data_reg[30]_0 ),
        .I1(\int_data[30]_i_2_n_0 ),
        .I2(\int_data_reg[24] ),
        .I3(D[9]),
        .I4(\int_data[30]_i_3_n_0 ),
        .I5(out[0]),
        .O(\int_data_reg[30] ));
  LUT5 #(
    .INIT(32'h30200000)) 
    \int_data[30]_i_2 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[30]),
        .O(\int_data[30]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFC8C8C8)) 
    \int_data[30]_i_3 
       (.I0(\lfsr_q[1]_i_2__0_n_0 ),
        .I1(\int_data_reg[19] ),
        .I2(\lfsr_q[1]_i_4__0_n_0 ),
        .I3(\ls_packetiser/calc_payload_crc/crc_32 [1]),
        .I4(\int_data[22]_i_3_n_0 ),
        .O(\int_data[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF8F8800000000)) 
    \int_data[31]_i_2 
       (.I0(\int_data_reg[30]_0 ),
        .I1(\int_data[31]_i_3_n_0 ),
        .I2(\int_data_reg[24] ),
        .I3(D[8]),
        .I4(\int_data[31]_i_4_n_0 ),
        .I5(out[0]),
        .O(\int_data_reg[31] ));
  LUT5 #(
    .INIT(32'h30200000)) 
    \int_data[31]_i_3 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[31]),
        .O(\int_data[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \int_data[31]_i_4 
       (.I0(\lfsr_q_reg[0] ),
        .I1(\lfsr_q[0]_i_4__0_n_0 ),
        .I2(\int_data_reg[19] ),
        .I3(\ls_packetiser/calc_payload_crc/crc_32 [0]),
        .I4(\int_data[22]_i_3_n_0 ),
        .O(\int_data[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \int_data[31]_i_6 
       (.I0(O[1]),
        .I1(\FSM_sequential_state_reg[0]_1 ),
        .I2(O[0]),
        .O(\int_data_reg[19] ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \int_data[3]_i_1__2 
       (.I0(\int_data[3]_i_2__1_n_0 ),
        .I1(out[0]),
        .I2(ls_packet_type[3]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(\int_data[3]_i_3__0_n_0 ),
        .O(\int_data_reg[15] [3]));
  LUT5 #(
    .INIT(32'h30200000)) 
    \int_data[3]_i_2__1 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[3]),
        .O(\int_data[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFE00)) 
    \int_data[3]_i_3__0 
       (.I0(\lfsr_q_reg[8]_0 ),
        .I1(\int_data[3]_i_4__0_n_0 ),
        .I2(\int_data[11]_i_5_n_0 ),
        .I3(\cs_bytes_sent_reg[1] ),
        .I4(\int_data[3]_i_5_n_0 ),
        .I5(\lfsr_q[4]_i_4__0_n_0 ),
        .O(\int_data[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \int_data[3]_i_4__0 
       (.I0(\lfsr_q[15]_i_4_n_0 ),
        .I1(\lfsr_q[12]_i_11_n_0 ),
        .I2(\lfsr_q[12]_i_10__0_n_0 ),
        .I3(\lfsr_q_reg[12] ),
        .I4(\lfsr_q_reg[2]_1 ),
        .I5(\lfsr_q_reg[12]_0 ),
        .O(\int_data[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \int_data[3]_i_5 
       (.I0(p_10_in),
        .I1(p_44_in),
        .I2(\lfsr_q[9]_i_11_n_0 ),
        .I3(\int_data[3]_i_6_n_0 ),
        .I4(\lfsr_q[15]_i_4_n_0 ),
        .I5(\lfsr_q_reg[12]_1 ),
        .O(\int_data[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h807F7F80)) 
    \int_data[3]_i_6 
       (.I0(\lfsr_q[4]_i_5__0_n_0 ),
        .I1(rom_q[5]),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(Q[10]),
        .I4(\lfsr_q[14]_i_12__0_n_0 ),
        .O(\int_data[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \int_data[4]_i_1__2 
       (.I0(\int_data[4]_i_2__3_n_0 ),
        .I1(out[0]),
        .I2(ls_packet_type[4]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(\int_data[4]_i_3__0_n_0 ),
        .O(\int_data_reg[15] [4]));
  LUT5 #(
    .INIT(32'h30200000)) 
    \int_data[4]_i_2__3 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[4]),
        .O(\int_data[4]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFE0)) 
    \int_data[4]_i_3__0 
       (.I0(\int_data[4]_i_4__0_n_0 ),
        .I1(\lfsr_q[11]_i_4__0_n_0 ),
        .I2(\cs_bytes_sent_reg[1] ),
        .I3(\int_data[4]_i_5__0_n_0 ),
        .I4(\lfsr_q[3]_i_4__0_n_0 ),
        .I5(\lfsr_q[3]_i_5__0_n_0 ),
        .O(\int_data[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \int_data[4]_i_4__0 
       (.I0(\lfsr_q[11]_i_5__0_n_0 ),
        .I1(\lfsr_q[11]_i_6__0_n_0 ),
        .I2(\lfsr_q[11]_i_7__0_n_0 ),
        .I3(\int_data[4]_i_6__0_n_0 ),
        .I4(\lfsr_q[15]_i_4_n_0 ),
        .I5(\lfsr_q_reg[14]_0 ),
        .O(\int_data[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \int_data[4]_i_5__0 
       (.I0(\int_data[4]_i_7_n_0 ),
        .I1(\lfsr_q[11]_i_5__0_n_0 ),
        .I2(\lfsr_q[15]_i_18__0_n_0 ),
        .I3(\lfsr_q[15]_i_19__0_n_0 ),
        .I4(\lfsr_q[15]_i_4_n_0 ),
        .I5(\lfsr_q_reg[3] ),
        .O(\int_data[4]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \int_data[4]_i_6__0 
       (.I0(p_18_in),
        .I1(Q[2]),
        .I2(\lfsr_q[15]_i_29_n_0 ),
        .I3(p_7_in20_in),
        .I4(\lfsr_q[15]_i_18__0_n_0 ),
        .O(\int_data[4]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h4800)) 
    \int_data[4]_i_7 
       (.I0(rom_q[1]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(rom_q[2]),
        .I3(\lfsr_q[4]_i_5__0_n_0 ),
        .O(\int_data[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \int_data[5]_i_1__2 
       (.I0(\int_data[5]_i_2__3_n_0 ),
        .I1(out[0]),
        .I2(ls_packet_type[5]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(\int_data[5]_i_3_n_0 ),
        .O(\int_data_reg[15] [5]));
  LUT5 #(
    .INIT(32'h30200000)) 
    \int_data[5]_i_2__3 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[5]),
        .O(\int_data[5]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hEFEFEFEFEFEFEFE0)) 
    \int_data[5]_i_3 
       (.I0(\int_data[5]_i_4_n_0 ),
        .I1(\lfsr_q[10]_i_4__0_n_0 ),
        .I2(\cs_bytes_sent_reg[1] ),
        .I3(\lfsr_q[2]_i_2_n_0 ),
        .I4(\int_data[5]_i_5_n_0 ),
        .I5(\lfsr_q[2]_i_4__0_n_0 ),
        .O(\int_data[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \int_data[5]_i_4 
       (.I0(\lfsr_q[10]_i_5__0_n_0 ),
        .I1(\int_data[5]_i_6_n_0 ),
        .I2(\lfsr_q[10]_i_8_n_0 ),
        .I3(\lfsr_q[14]_i_9__0_n_0 ),
        .I4(\lfsr_q[15]_i_4_n_0 ),
        .I5(\lfsr_q_reg[2]_0 ),
        .O(\int_data[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \int_data[5]_i_5 
       (.I0(\lfsr_q[15]_i_4_n_0 ),
        .I1(\int_data[5]_i_7_n_0 ),
        .I2(p_7_in20_in),
        .I3(\ls_packetiser/calc_payload_crc/p_6_in19_in ),
        .I4(\lfsr_q[10]_i_8_n_0 ),
        .I5(\lfsr_q_reg[12]_3 ),
        .O(\int_data[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6999999996666666)) 
    \int_data[5]_i_6 
       (.I0(p_18_in),
        .I1(\lfsr_q[2]_i_5__0_n_0 ),
        .I2(\lfsr_q[4]_i_5__0_n_0 ),
        .I3(rom_q[2]),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .I5(Q[2]),
        .O(\int_data[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6090000090600000)) 
    \int_data[5]_i_7 
       (.I0(rom_q[3]),
        .I1(rom_q[2]),
        .I2(\lfsr_q[4]_i_5__0_n_0 ),
        .I3(rom_q[7]),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .I5(rom_q[1]),
        .O(\int_data[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \int_data[6]_i_1__1 
       (.I0(\int_data[6]_i_2__3_n_0 ),
        .I1(out[0]),
        .I2(ls_packet_type[6]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(\int_data[6]_i_3__1_n_0 ),
        .O(\int_data_reg[15] [6]));
  LUT5 #(
    .INIT(32'h30200000)) 
    \int_data[6]_i_2__3 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[6]),
        .O(\int_data[6]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFE00)) 
    \int_data[6]_i_3__1 
       (.I0(\lfsr_q_reg[12]_2 ),
        .I1(\int_data[6]_i_4__0_n_0 ),
        .I2(\lfsr_q[9]_i_4__0_n_0 ),
        .I3(\cs_bytes_sent_reg[1] ),
        .I4(\int_data[6]_i_5__1_n_0 ),
        .I5(\lfsr_q[1]_i_4__0_n_0 ),
        .O(\int_data[6]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \int_data[6]_i_4__0 
       (.I0(\lfsr_q[15]_i_4_n_0 ),
        .I1(\lfsr_q[9]_i_9__0_n_0 ),
        .I2(\lfsr_q[12]_i_10__0_n_0 ),
        .I3(\int_data[6]_i_6__0_n_0 ),
        .I4(\lfsr_q[9]_i_7__0_n_0 ),
        .I5(\lfsr_q[9]_i_6__0_n_0 ),
        .O(\int_data[6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \int_data[6]_i_5__1 
       (.I0(\int_data[6]_i_7__0_n_0 ),
        .I1(\lfsr_q[9]_i_6__0_n_0 ),
        .I2(\lfsr_q[12]_i_10__0_n_0 ),
        .I3(\lfsr_q[13]_i_10__0_n_0 ),
        .I4(\lfsr_q[15]_i_4_n_0 ),
        .I5(\lfsr_q[1]_i_2__0_n_0 ),
        .O(\int_data[6]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \int_data[6]_i_6__0 
       (.I0(\ls_packetiser/calc_payload_crc/p_15_in ),
        .I1(\int_data_reg[23] ),
        .I2(Q[0]),
        .I3(\lfsr_q[9]_i_8__0_n_0 ),
        .O(\int_data[6]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \int_data[6]_i_7__0 
       (.I0(Q[11]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(rom_q[4]),
        .I3(\lfsr_q[4]_i_5__0_n_0 ),
        .O(\int_data[6]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \int_data[7]_i_1__1 
       (.I0(\int_data[7]_i_2__3_n_0 ),
        .I1(out[0]),
        .I2(ls_packet_type[7]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(\int_data[7]_i_3__0_n_0 ),
        .O(\int_data_reg[15] [7]));
  LUT5 #(
    .INIT(32'h30200000)) 
    \int_data[7]_i_2__3 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[7]),
        .O(\int_data[7]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFE00)) 
    \int_data[7]_i_3__0 
       (.I0(\int_data[7]_i_4__0_n_0 ),
        .I1(\int_data[15]_i_6_n_0 ),
        .I2(\lfsr_q[8]_i_6__0_n_0 ),
        .I3(\cs_bytes_sent_reg[1] ),
        .I4(\int_data[7]_i_5__0_n_0 ),
        .I5(\lfsr_q[0]_i_4__0_n_0 ),
        .O(\int_data[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \int_data[7]_i_4__0 
       (.I0(\lfsr_q[8]_i_8__0_n_0 ),
        .I1(\int_data[15]_i_7_n_0 ),
        .I2(\lfsr_q[12]_i_10__0_n_0 ),
        .I3(\int_data[7]_i_6_n_0 ),
        .I4(\lfsr_q[15]_i_4_n_0 ),
        .I5(\lfsr_q[8]_i_2__0_n_0 ),
        .O(\int_data[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \int_data[7]_i_5__0 
       (.I0(\int_data[7]_i_7__0_n_0 ),
        .I1(\int_data[7]_i_8__0_n_0 ),
        .I2(\lfsr_q_reg[5] ),
        .I3(\lfsr_q_reg[12] ),
        .I4(\lfsr_q[15]_i_4_n_0 ),
        .I5(\lfsr_q[0]_i_2__0_n_0 ),
        .O(\int_data[7]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \int_data[7]_i_6 
       (.I0(\lfsr_q[15]_i_18__0_n_0 ),
        .I1(Q[13]),
        .I2(p_7_in28_in),
        .I3(p_6_in27_in),
        .O(\int_data[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \int_data[7]_i_7__0 
       (.I0(\ls_packetiser/calc_payload_crc/p_8_in ),
        .I1(\lfsr_q[15]_i_31_n_0 ),
        .I2(\lfsr_q[11]_i_7__0_n_0 ),
        .I3(p_1_in),
        .I4(\lfsr_q[9]_i_19_n_0 ),
        .I5(\lfsr_q[15]_i_15_n_0 ),
        .O(\int_data[7]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \int_data[7]_i_8__0 
       (.I0(Q[10]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(rom_q[3]),
        .I3(\lfsr_q[4]_i_5__0_n_0 ),
        .O(\int_data[7]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \int_data[8]_i_1 
       (.I0(\int_data[8]_i_2_n_0 ),
        .I1(out[0]),
        .I2(ls_packet_hdr[0]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(\int_data[8]_i_3_n_0 ),
        .O(\int_data_reg[15] [8]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \int_data[8]_i_2 
       (.I0(\int_data[8]_i_4_n_0 ),
        .I1(\int_eot_reg[3] ),
        .I2(\lfsr_q[15]_i_3__0_n_0 ),
        .I3(\lfsr_q[15]_i_4_n_0 ),
        .I4(\ls_packetiser/calc_payload_crc/crc_32 [15]),
        .I5(\lfsr_q[15]_i_6__0_n_0 ),
        .O(\int_data[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEE00000000)) 
    \int_data[8]_i_3 
       (.I0(\int_data[8]_i_5_n_0 ),
        .I1(\lfsr_q[7]_i_4__0_n_0 ),
        .I2(\ls_packetiser/calc_payload_crc/crc_32 [7]),
        .I3(\lfsr_q[15]_i_4_n_0 ),
        .I4(\lfsr_q[7]_i_2__0_n_0 ),
        .I5(\cs_bytes_sent_reg[1] ),
        .O(\int_data[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30200000)) 
    \int_data[8]_i_4 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[8]),
        .O(\int_data[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h8228)) 
    \int_data[8]_i_5 
       (.I0(\lfsr_q[13]_i_5__0_n_0 ),
        .I1(\int_data[8]_i_6_n_0 ),
        .I2(\lfsr_q[14]_i_11__0_n_0 ),
        .I3(\lfsr_q[10]_i_9__0_n_0 ),
        .O(\int_data[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \int_data[8]_i_6 
       (.I0(p_10_in29_in),
        .I1(\lfsr_q[11]_i_7__0_n_0 ),
        .I2(\lfsr_q[15]_i_31_n_0 ),
        .I3(Q[7]),
        .I4(p_7_in28_in),
        .O(\int_data[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0033B8000000B800)) 
    \int_data[9]_i_1 
       (.I0(\int_data[9]_i_2_n_0 ),
        .I1(out[0]),
        .I2(ls_packet_hdr[1]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(\int_data[9]_i_3_n_0 ),
        .O(\int_data_reg[15] [9]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \int_data[9]_i_2 
       (.I0(\int_data[9]_i_4_n_0 ),
        .I1(\int_eot_reg[3] ),
        .I2(\lfsr_q[14]_i_2__0_n_0 ),
        .I3(\lfsr_q[15]_i_4_n_0 ),
        .I4(\ls_packetiser/calc_payload_crc/crc_32 [14]),
        .I5(\lfsr_q[14]_i_4__0_n_0 ),
        .O(\int_data[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEE00000000)) 
    \int_data[9]_i_3 
       (.I0(\int_data[9]_i_5_n_0 ),
        .I1(\lfsr_q[6]_i_4__0_n_0 ),
        .I2(\ls_packetiser/calc_payload_crc/crc_32 [6]),
        .I3(\lfsr_q[15]_i_4_n_0 ),
        .I4(\lfsr_q[6]_i_2_n_0 ),
        .I5(\cs_bytes_sent_reg[1] ),
        .O(\int_data[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30200000)) 
    \int_data[9]_i_4 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[9]),
        .O(\int_data[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \int_data[9]_i_5 
       (.I0(\lfsr_q[13]_i_5__0_n_0 ),
        .I1(\lfsr_q[11]_i_8__0_n_0 ),
        .I2(\lfsr_q[9]_i_10__0_n_0 ),
        .I3(\int_data[9]_i_6_n_0 ),
        .I4(\lfsr_q[13]_i_16__0_n_0 ),
        .I5(\lfsr_q[6]_i_15_n_0 ),
        .O(\int_data[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \int_data[9]_i_6 
       (.I0(p_10_in22_in),
        .I1(Q[6]),
        .O(\int_data[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \int_eot[3]_i_2 
       (.I0(O[0]),
        .I1(\FSM_sequential_state_reg[0]_i_3_n_5 ),
        .I2(\FSM_sequential_state[2]_i_4__1_n_0 ),
        .I3(\FSM_sequential_state[2]_i_5__2_n_0 ),
        .I4(\FSM_sequential_state[2]_i_6__2_n_0 ),
        .I5(O[1]),
        .O(\int_eot_reg[3] ));
  LUT4 #(
    .INIT(16'h0100)) 
    \leds_OBUF[3]_inst_i_1 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [3]),
        .O(\wait_ctr_reg[0] ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \lfsr_q[0]_i_10__0 
       (.I0(\lfsr_q_reg[8] ),
        .I1(\lfsr_q[5]_i_6__0_n_0 ),
        .I2(p_7_in),
        .I3(\lfsr_q[0]_i_11_n_0 ),
        .I4(\lfsr_q[9]_i_19_n_0 ),
        .I5(\lfsr_q[15]_i_31_n_0 ),
        .O(\lfsr_q[0]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA99955555666)) 
    \lfsr_q[0]_i_11 
       (.I0(Q[8]),
        .I1(\lfsr_q[0]_i_12_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\int_data[15]_i_4_n_0 ),
        .I4(\lfsr_q[13]_i_25_n_0 ),
        .I5(Q[0]),
        .O(\lfsr_q[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \lfsr_q[0]_i_12 
       (.I0(\lfsr_q[15]_i_32_n_0 ),
        .I1(out[2]),
        .I2(\FSM_sequential_state_reg[1]_3 ),
        .I3(\int_data_reg[30]_0 ),
        .I4(\int_eot_reg[3] ),
        .I5(\int_data[7]_i_2__3_n_0 ),
        .O(\lfsr_q[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \lfsr_q[0]_i_1__0 
       (.I0(\lfsr_q[0]_i_2__0_n_0 ),
        .I1(\lfsr_q[15]_i_4_n_0 ),
        .I2(\ls_packetiser/calc_payload_crc/crc_32 [0]),
        .I3(\lfsr_q[0]_i_4__0_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFE11E0000)) 
    \lfsr_q[0]_i_2__0 
       (.I0(\lfsr_q[0]_i_5__0_n_0 ),
        .I1(\lfsr_q[0]_i_6__0_n_0 ),
        .I2(p_7_in),
        .I3(p_144_in),
        .I4(\lfsr_q_reg[15] ),
        .I5(\lfsr_q_reg[0]_0 ),
        .O(\lfsr_q[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[0]_i_3__0 
       (.I0(\lfsr_q[15]_i_15_n_0 ),
        .I1(\lfsr_q[8]_i_8__0_n_0 ),
        .I2(Q[10]),
        .I3(\ls_packetiser/calc_payload_crc/p_8_in6_in ),
        .I4(\lfsr_q_reg[5] ),
        .I5(\lfsr_q_reg[12] ),
        .O(\ls_packetiser/calc_payload_crc/crc_32 [0]));
  LUT6 #(
    .INIT(64'hBEEBEBBEAAAAAAAA)) 
    \lfsr_q[0]_i_4__0 
       (.I0(\lfsr_q[0]_i_10__0_n_0 ),
        .I1(Q[0]),
        .I2(\lfsr_q_reg[5] ),
        .I3(\lfsr_q[12]_i_13_n_0 ),
        .I4(\lfsr_q[8]_i_8__0_n_0 ),
        .I5(\lfsr_q[13]_i_5__0_n_0 ),
        .O(\lfsr_q[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000880000008000)) 
    \lfsr_q[0]_i_5__0 
       (.I0(\lfsr_q[4]_i_5__0_n_0 ),
        .I1(rom_q[31]),
        .I2(\words_sent_reg[0]_0 [1]),
        .I3(\words_sent_reg[0]_0 [2]),
        .I4(\words_sent_reg[0]_0 [3]),
        .I5(\words_sent_reg[0]_0 [0]),
        .O(\lfsr_q[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lfsr_q[0]_i_6__0 
       (.I0(\lfsr_q_reg[15] ),
        .I1(\int_data[7]_i_2__3_n_0 ),
        .I2(\lfsr_q_reg[8] ),
        .I3(\int_data[15]_i_4_n_0 ),
        .I4(\lfsr_q[5]_i_17_n_0 ),
        .I5(\lfsr_q[13]_i_5__0_n_0 ),
        .O(\lfsr_q[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000880000008000)) 
    \lfsr_q[0]_i_9__0 
       (.I0(\lfsr_q[4]_i_5__0_n_0 ),
        .I1(rom_q[3]),
        .I2(\words_sent_reg[0]_0 [1]),
        .I3(\words_sent_reg[0]_0 [2]),
        .I4(\words_sent_reg[0]_0 [3]),
        .I5(\words_sent_reg[0]_0 [0]),
        .O(\ls_packetiser/calc_payload_crc/p_8_in6_in ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[10]_i_10__0 
       (.I0(\ls_packetiser/calc_payload_crc/p_15_in ),
        .I1(Q[1]),
        .I2(\int_data[17]_i_8_n_0 ),
        .I3(\ls_packetiser/calc_payload_crc/p_17_in ),
        .I4(Q[8]),
        .I5(p_7_in11_in),
        .O(\lfsr_q[10]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[10]_i_11__0 
       (.I0(\lfsr_q[8]_i_12__0_n_0 ),
        .I1(p_7_in11_in),
        .I2(\lfsr_q[10]_i_13__0_n_0 ),
        .I3(Q[5]),
        .I4(\lfsr_q[15]_i_29_n_0 ),
        .I5(\int_data[17]_i_8_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/crc_16 [10]));
  LUT6 #(
    .INIT(64'h0000880000008000)) 
    \lfsr_q[10]_i_12__0 
       (.I0(\lfsr_q[4]_i_5__0_n_0 ),
        .I1(rom_q[4]),
        .I2(\words_sent_reg[0]_0 [1]),
        .I3(\words_sent_reg[0]_0 [2]),
        .I4(\words_sent_reg[0]_0 [3]),
        .I5(\words_sent_reg[0]_0 [0]),
        .O(\ls_packetiser/calc_payload_crc/p_4_in5_in ));
  LUT6 #(
    .INIT(64'h5555566656665666)) 
    \lfsr_q[10]_i_13__0 
       (.I0(Q[13]),
        .I1(\lfsr_q[6]_i_20_n_0 ),
        .I2(\int_data[10]_i_4_n_0 ),
        .I3(\lfsr_q[13]_i_5__0_n_0 ),
        .I4(\int_data[2]_i_2__1_n_0 ),
        .I5(\lfsr_q_reg[8] ),
        .O(\lfsr_q[10]_i_13__0_n_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \lfsr_q[10]_i_14 
       (.I0(rom_q[10]),
        .I1(\lfsr_q[4]_i_5__0_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(rom_q[2]),
        .I4(\lfsr_q[13]_i_5__0_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/p_6_in14_in ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lfsr_q[10]_i_15 
       (.I0(\lfsr_q_reg[8] ),
        .I1(\int_data[5]_i_2__3_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\int_data[13]_i_4_n_0 ),
        .I4(\lfsr_q[14]_i_17_n_0 ),
        .I5(\lfsr_q[4]_i_5__0_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/p_8_in21_in ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \lfsr_q[10]_i_1__0 
       (.I0(\lfsr_q_reg[2]_0 ),
        .I1(\lfsr_q[15]_i_4_n_0 ),
        .I2(\ls_packetiser/calc_payload_crc/crc_32 [10]),
        .I3(\lfsr_q[10]_i_4__0_n_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[10]_i_3__0 
       (.I0(\lfsr_q[10]_i_5__0_n_0 ),
        .I1(\lfsr_q[10]_i_6_n_0 ),
        .I2(\ls_packetiser/calc_payload_crc/p_11_in ),
        .I3(Q[2]),
        .I4(\lfsr_q[10]_i_8_n_0 ),
        .I5(\lfsr_q[14]_i_9__0_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/crc_32 [10]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \lfsr_q[10]_i_4__0 
       (.I0(\lfsr_q[10]_i_9__0_n_0 ),
        .I1(\lfsr_q[15]_i_13__0_n_0 ),
        .I2(\lfsr_q[10]_i_10__0_n_0 ),
        .I3(\lfsr_q[13]_i_5__0_n_0 ),
        .I4(\ls_packetiser/calc_payload_crc/crc_16 [10]),
        .I5(\lfsr_q_reg[8] ),
        .O(\lfsr_q[10]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[10]_i_5__0 
       (.I0(\ls_packetiser/calc_payload_crc/p_4_in5_in ),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[0]),
        .I4(\ls_packetiser/calc_payload_crc/p_15_in ),
        .I5(p_7_in11_in),
        .O(\lfsr_q[10]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hDF7F2080)) 
    \lfsr_q[10]_i_6 
       (.I0(\lfsr_q[4]_i_5__0_n_0 ),
        .I1(rom_q[7]),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(rom_q[1]),
        .I4(p_18_in),
        .O(\lfsr_q[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000880000008000)) 
    \lfsr_q[10]_i_7__0 
       (.I0(\lfsr_q[4]_i_5__0_n_0 ),
        .I1(rom_q[2]),
        .I2(\words_sent_reg[0]_0 [1]),
        .I3(\words_sent_reg[0]_0 [2]),
        .I4(\words_sent_reg[0]_0 [3]),
        .I5(\words_sent_reg[0]_0 [0]),
        .O(\ls_packetiser/calc_payload_crc/p_11_in ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[10]_i_8 
       (.I0(\lfsr_q_reg[12] ),
        .I1(\lfsr_q[8]_i_12__0_n_0 ),
        .I2(Q[5]),
        .I3(\lfsr_q[10]_i_13__0_n_0 ),
        .I4(\ls_packetiser/calc_payload_crc/p_6_in14_in ),
        .I5(\ls_packetiser/calc_payload_crc/p_8_in21_in ),
        .O(\lfsr_q[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[10]_i_9__0 
       (.I0(\ls_packetiser/calc_payload_crc/p_6_in14_in ),
        .I1(p_10_in13_in),
        .I2(Q[13]),
        .I3(Q[5]),
        .I4(\lfsr_q[8]_i_12__0_n_0 ),
        .I5(\lfsr_q_reg[12] ),
        .O(\lfsr_q[10]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[11]_i_10__0 
       (.I0(Q[14]),
        .I1(p_10_in22_in),
        .I2(\lfsr_q_reg[12] ),
        .I3(p_10_in29_in),
        .I4(Q[15]),
        .I5(\lfsr_q[9]_i_8__0_n_0 ),
        .O(\lfsr_q[11]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[11]_i_11 
       (.I0(\lfsr_q[11]_i_7__0_n_0 ),
        .I1(\lfsr_q[15]_i_31_n_0 ),
        .O(\lfsr_q[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \lfsr_q[11]_i_12 
       (.I0(\lfsr_q_reg[8] ),
        .I1(\lfsr_q[6]_i_14_n_0 ),
        .I2(\lfsr_q[11]_i_16_n_0 ),
        .I3(\lfsr_q[15]_i_31_n_0 ),
        .I4(\lfsr_q[15]_i_29_n_0 ),
        .I5(p_7_in20_in),
        .O(\lfsr_q[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lfsr_q[11]_i_13 
       (.I0(\lfsr_q_reg[8] ),
        .I1(\int_data[4]_i_2__3_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\int_data[12]_i_4_n_0 ),
        .I4(\lfsr_q[15]_i_22_n_0 ),
        .I5(\lfsr_q[4]_i_5__0_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/p_9_in ));
  LUT6 #(
    .INIT(64'h0000880000008000)) 
    \lfsr_q[11]_i_14 
       (.I0(\lfsr_q[4]_i_5__0_n_0 ),
        .I1(rom_q[1]),
        .I2(\words_sent_reg[0]_0 [1]),
        .I3(\words_sent_reg[0]_0 [2]),
        .I4(\words_sent_reg[0]_0 [3]),
        .I5(\words_sent_reg[0]_0 [0]),
        .O(\ls_packetiser/calc_payload_crc/p_14_in ));
  LUT6 #(
    .INIT(64'h0000880000008000)) 
    \lfsr_q[11]_i_15 
       (.I0(\lfsr_q[4]_i_5__0_n_0 ),
        .I1(rom_q[5]),
        .I2(\words_sent_reg[0]_0 [1]),
        .I3(\words_sent_reg[0]_0 [2]),
        .I4(\words_sent_reg[0]_0 [3]),
        .I5(\words_sent_reg[0]_0 [0]),
        .O(\ls_packetiser/calc_payload_crc/p_3_in4_in ));
  LUT6 #(
    .INIT(64'h00151515FFEAEAEA)) 
    \lfsr_q[11]_i_16 
       (.I0(\lfsr_q[11]_i_17_n_0 ),
        .I1(\int_data[8]_i_4_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\int_data[0]_i_2__3_n_0 ),
        .I4(\lfsr_q_reg[8] ),
        .I5(Q[15]),
        .O(\lfsr_q[11]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFEE00000000)) 
    \lfsr_q[11]_i_17 
       (.I0(out[2]),
        .I1(\FSM_sequential_state_reg[1]_3 ),
        .I2(\int_eot_reg[3] ),
        .I3(\lfsr_q[15]_i_32_n_0 ),
        .I4(\int_data_reg[30]_0 ),
        .I5(\lfsr_q[15]_i_26_n_0 ),
        .O(\lfsr_q[11]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \lfsr_q[11]_i_1__0 
       (.I0(\lfsr_q_reg[14]_0 ),
        .I1(\lfsr_q[15]_i_4_n_0 ),
        .I2(\ls_packetiser/calc_payload_crc/crc_32 [11]),
        .I3(\lfsr_q[11]_i_4__0_n_0 ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[11]_i_3__0 
       (.I0(\lfsr_q[11]_i_5__0_n_0 ),
        .I1(\lfsr_q[11]_i_6__0_n_0 ),
        .I2(\lfsr_q[11]_i_7__0_n_0 ),
        .I3(\lfsr_q[15]_i_18__0_n_0 ),
        .I4(\lfsr_q[11]_i_8__0_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/crc_32 [11]));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \lfsr_q[11]_i_4__0 
       (.I0(\lfsr_q[11]_i_9__0_n_0 ),
        .I1(\lfsr_q[11]_i_10__0_n_0 ),
        .I2(\lfsr_q[11]_i_11_n_0 ),
        .I3(\lfsr_q[11]_i_8__0_n_0 ),
        .I4(\lfsr_q[13]_i_5__0_n_0 ),
        .I5(\lfsr_q[11]_i_12_n_0 ),
        .O(\lfsr_q[11]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[11]_i_5__0 
       (.I0(\lfsr_q[9]_i_8__0_n_0 ),
        .I1(Q[15]),
        .I2(p_10_in29_in),
        .I3(\lfsr_q_reg[12] ),
        .I4(\lfsr_q[8]_i_12__0_n_0 ),
        .I5(\ls_packetiser/calc_payload_crc/p_9_in ),
        .O(\lfsr_q[11]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[11]_i_6__0 
       (.I0(\ls_packetiser/calc_payload_crc/p_17_in ),
        .I1(\ls_packetiser/calc_payload_crc/p_14_in ),
        .I2(Q[1]),
        .I3(\ls_packetiser/calc_payload_crc/p_8_in6_in ),
        .I4(Q[12]),
        .I5(\ls_packetiser/calc_payload_crc/p_3_in4_in ),
        .O(\lfsr_q[11]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F7F7F7FF0808080)) 
    \lfsr_q[11]_i_7__0 
       (.I0(\lfsr_q[13]_i_5__0_n_0 ),
        .I1(rom_q[4]),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(\lfsr_q[4]_i_5__0_n_0 ),
        .I4(rom_q[12]),
        .I5(Q[3]),
        .O(\lfsr_q[11]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[11]_i_8__0 
       (.I0(p_7_in20_in),
        .I1(\lfsr_q[15]_i_29_n_0 ),
        .I2(Q[2]),
        .I3(p_18_in),
        .O(\lfsr_q[11]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F7F7F7FF0808080)) 
    \lfsr_q[11]_i_9__0 
       (.I0(\lfsr_q[13]_i_5__0_n_0 ),
        .I1(rom_q[6]),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(\lfsr_q[4]_i_5__0_n_0 ),
        .I4(rom_q[14]),
        .I5(Q[9]),
        .O(\lfsr_q[11]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'h4800)) 
    \lfsr_q[12]_i_10__0 
       (.I0(rom_q[2]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(rom_q[3]),
        .I3(\lfsr_q[4]_i_5__0_n_0 ),
        .O(\lfsr_q[12]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[12]_i_11 
       (.I0(\ls_packetiser/calc_payload_crc/p_15_in ),
        .I1(\int_data_reg[23] ),
        .I2(Q[0]),
        .I3(p_10_in29_in),
        .I4(Q[15]),
        .I5(\lfsr_q[9]_i_8__0_n_0 ),
        .O(\lfsr_q[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h55AA6AAA6AAA6AAA)) 
    \lfsr_q[12]_i_13 
       (.I0(Q[14]),
        .I1(\lfsr_q[13]_i_5__0_n_0 ),
        .I2(rom_q[1]),
        .I3(\FSM_sequential_state_reg[1]_2 ),
        .I4(\lfsr_q[4]_i_5__0_n_0 ),
        .I5(rom_q[9]),
        .O(\lfsr_q[12]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \lfsr_q[12]_i_14 
       (.I0(rom_q[13]),
        .I1(\lfsr_q[4]_i_5__0_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(rom_q[5]),
        .I4(\lfsr_q[13]_i_5__0_n_0 ),
        .O(p_18_in));
  LUT6 #(
    .INIT(64'h0000880000008000)) 
    \lfsr_q[12]_i_15 
       (.I0(\lfsr_q[4]_i_5__0_n_0 ),
        .I1(rom_q[0]),
        .I2(\words_sent_reg[0]_0 [1]),
        .I3(\words_sent_reg[0]_0 [2]),
        .I4(\words_sent_reg[0]_0 [3]),
        .I5(\words_sent_reg[0]_0 [0]),
        .O(p_44_in));
  LUT6 #(
    .INIT(64'h0000880000008000)) 
    \lfsr_q[12]_i_16 
       (.I0(\lfsr_q[4]_i_5__0_n_0 ),
        .I1(rom_q[7]),
        .I2(\words_sent_reg[0]_0 [1]),
        .I3(\words_sent_reg[0]_0 [2]),
        .I4(\words_sent_reg[0]_0 [3]),
        .I5(\words_sent_reg[0]_0 [0]),
        .O(p_10_in23_in));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \lfsr_q[12]_i_1__0 
       (.I0(\lfsr_q_reg[8]_0 ),
        .I1(\lfsr_q[15]_i_4_n_0 ),
        .I2(\ls_packetiser/calc_payload_crc/crc_32 [12]),
        .I3(\lfsr_q_reg[4] ),
        .I4(\lfsr_q[12]_i_5__0_n_0 ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[12]_i_3__0 
       (.I0(\lfsr_q_reg[12]_0 ),
        .I1(\lfsr_q_reg[2]_1 ),
        .I2(\lfsr_q_reg[12] ),
        .I3(\lfsr_q[12]_i_10__0_n_0 ),
        .I4(\lfsr_q[12]_i_11_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/crc_32 [12]));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \lfsr_q[12]_i_5__0 
       (.I0(\lfsr_q[13]_i_5__0_n_0 ),
        .I1(\lfsr_q_reg[12]_0 ),
        .I2(\lfsr_q[12]_i_11_n_0 ),
        .I3(\lfsr_q[12]_i_13_n_0 ),
        .I4(Q[10]),
        .I5(p_18_in),
        .O(\lfsr_q[12]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF80007F007FFF80)) 
    \lfsr_q[12]_i_7__0 
       (.I0(\FSM_sequential_state_reg[1]_2 ),
        .I1(rom_q[31]),
        .I2(\lfsr_q[4]_i_5__0_n_0 ),
        .I3(\lfsr_q[0]_i_6__0_n_0 ),
        .I4(p_7_in),
        .I5(p_7_in28_in),
        .O(\lfsr_q_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h0F7F7F7FF0808080)) 
    \lfsr_q[12]_i_9__0 
       (.I0(\lfsr_q[13]_i_5__0_n_0 ),
        .I1(rom_q[1]),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(\lfsr_q[4]_i_5__0_n_0 ),
        .I4(rom_q[9]),
        .I5(Q[6]),
        .O(\lfsr_q_reg[12] ));
  LUT3 #(
    .INIT(8'h96)) 
    \lfsr_q[13]_i_10__0 
       (.I0(p_7_in11_in),
        .I1(\ls_packetiser/calc_payload_crc/p_6_in ),
        .I2(\lfsr_q[9]_i_8__0_n_0 ),
        .O(\lfsr_q[13]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h6696666696666666)) 
    \lfsr_q[13]_i_11__0 
       (.I0(Q[13]),
        .I1(\lfsr_q[11]_i_7__0_n_0 ),
        .I2(\lfsr_q[4]_i_5__0_n_0 ),
        .I3(rom_q[6]),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .I5(rom_q[2]),
        .O(\lfsr_q[13]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \lfsr_q[13]_i_12__0 
       (.I0(Q[0]),
        .I1(\int_data_reg[23] ),
        .I2(\ls_packetiser/calc_payload_crc/p_15_in ),
        .O(\lfsr_q[13]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[13]_i_13__0 
       (.I0(p_7_in11_in),
        .I1(\ls_packetiser/calc_payload_crc/p_6_in ),
        .I2(Q[1]),
        .I3(\int_data[17]_i_8_n_0 ),
        .O(\lfsr_q[13]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'h00151515FFEAEAEA)) 
    \lfsr_q[13]_i_14 
       (.I0(\lfsr_q[13]_i_25_n_0 ),
        .I1(\int_data[15]_i_4_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\int_data[7]_i_2__3_n_0 ),
        .I4(\lfsr_q_reg[8] ),
        .I5(Q[8]),
        .O(\int_data_reg[23] ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \lfsr_q[13]_i_15__0 
       (.I0(rom_q[12]),
        .I1(\lfsr_q[4]_i_5__0_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(rom_q[4]),
        .I4(\lfsr_q[13]_i_5__0_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/p_0_in2_in ));
  LUT6 #(
    .INIT(64'h9999966696669666)) 
    \lfsr_q[13]_i_16__0 
       (.I0(p_7_in11_in),
        .I1(\ls_packetiser/calc_payload_crc/p_6_in ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\int_data[0]_i_2__3_n_0 ),
        .I4(\lfsr_q[4]_i_5__0_n_0 ),
        .I5(\int_data[8]_i_4_n_0 ),
        .O(\lfsr_q[13]_i_16__0_n_0 ));
  LUT5 #(
    .INIT(32'h30200000)) 
    \lfsr_q[13]_i_17__1 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[22]),
        .O(\lfsr_q[13]_i_17__1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \lfsr_q[13]_i_18 
       (.I0(\lfsr_q[15]_i_32_n_0 ),
        .I1(out[2]),
        .I2(\FSM_sequential_state_reg[1]_3 ),
        .I3(\int_data_reg[30]_0 ),
        .I4(\int_eot_reg[3] ),
        .I5(\int_data[14]_i_4_n_0 ),
        .O(\lfsr_q[13]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \lfsr_q[13]_i_19 
       (.I0(\FSM_sequential_state_reg[1]_3 ),
        .I1(out[2]),
        .I2(\int_data_reg[30]_0 ),
        .I3(\int_eot_reg[3] ),
        .I4(\lfsr_q[15]_i_32_n_0 ),
        .I5(\int_data[6]_i_2__3_n_0 ),
        .O(\lfsr_q[13]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \lfsr_q[13]_i_1__0 
       (.I0(\lfsr_q[13]_i_2__0_n_0 ),
        .I1(\lfsr_q[15]_i_4_n_0 ),
        .I2(\ls_packetiser/calc_payload_crc/crc_32 [13]),
        .I3(\lfsr_q[13]_i_4_n_0 ),
        .I4(\lfsr_q[13]_i_5__0_n_0 ),
        .I5(\ls_packetiser/calc_payload_crc/crc_24 ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'h30200000)) 
    \lfsr_q[13]_i_20 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[26]),
        .O(\lfsr_q[13]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h30200000)) 
    \lfsr_q[13]_i_21 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[18]),
        .O(\lfsr_q[13]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \lfsr_q[13]_i_22 
       (.I0(\lfsr_q[15]_i_32_n_0 ),
        .I1(out[2]),
        .I2(\FSM_sequential_state_reg[1]_3 ),
        .I3(\int_data_reg[30]_0 ),
        .I4(\int_eot_reg[3] ),
        .I5(\int_data[10]_i_4_n_0 ),
        .O(\lfsr_q[13]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \lfsr_q[13]_i_23 
       (.I0(\FSM_sequential_state_reg[1]_3 ),
        .I1(out[2]),
        .I2(\int_data_reg[30]_0 ),
        .I3(\int_eot_reg[3] ),
        .I4(\lfsr_q[15]_i_32_n_0 ),
        .I5(\int_data[2]_i_2__1_n_0 ),
        .O(\lfsr_q[13]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \lfsr_q[13]_i_24 
       (.I0(rom_q[15]),
        .I1(\lfsr_q[4]_i_5__0_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(rom_q[7]),
        .I4(\lfsr_q[13]_i_5__0_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/p_15_in ));
  LUT6 #(
    .INIT(64'hFFFFEFEE00000000)) 
    \lfsr_q[13]_i_25 
       (.I0(out[2]),
        .I1(\FSM_sequential_state_reg[1]_3 ),
        .I2(\int_eot_reg[3] ),
        .I3(\lfsr_q[15]_i_32_n_0 ),
        .I4(\int_data_reg[30]_0 ),
        .I5(\lfsr_q[5]_i_17_n_0 ),
        .O(\lfsr_q[13]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \lfsr_q[13]_i_2__0 
       (.I0(\ls_packetiser/calc_payload_crc/p_6_in ),
        .I1(p_7_in11_in),
        .I2(\lfsr_q_reg[13] ),
        .I3(\lfsr_q_reg[15] ),
        .I4(Q[13]),
        .I5(\FSM_sequential_state_reg[2]_4 ),
        .O(\lfsr_q[13]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[13]_i_3__0 
       (.I0(\lfsr_q[13]_i_10__0_n_0 ),
        .I1(\lfsr_q[14]_i_12__0_n_0 ),
        .I2(\lfsr_q[13]_i_11__0_n_0 ),
        .I3(\lfsr_q[13]_i_12__0_n_0 ),
        .I4(\lfsr_q[14]_i_14__0_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/crc_32 [13]));
  LUT4 #(
    .INIT(16'h8228)) 
    \lfsr_q[13]_i_4 
       (.I0(\lfsr_q_reg[8] ),
        .I1(\lfsr_q[13]_i_13__0_n_0 ),
        .I2(\int_data_reg[23] ),
        .I3(Q[5]),
        .O(\lfsr_q[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \lfsr_q[13]_i_5__0 
       (.I0(\int_eot_reg[3] ),
        .I1(\FSM_sequential_state_reg[1]_3 ),
        .I2(out[2]),
        .I3(\int_data_reg[30]_0 ),
        .I4(O[0]),
        .I5(O[1]),
        .O(\lfsr_q[13]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[13]_i_6__0 
       (.I0(Q[11]),
        .I1(\ls_packetiser/calc_payload_crc/p_0_in2_in ),
        .I2(\lfsr_q[13]_i_16__0_n_0 ),
        .I3(\lfsr_q[13]_i_12__0_n_0 ),
        .I4(\lfsr_q[14]_i_14__0_n_0 ),
        .I5(Q[15]),
        .O(\ls_packetiser/calc_payload_crc/crc_24 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \lfsr_q[13]_i_7__0 
       (.I0(\int_data[30]_i_2_n_0 ),
        .I1(\lfsr_q[4]_i_5__0_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\lfsr_q[13]_i_17__1_n_0 ),
        .I4(\lfsr_q[13]_i_18_n_0 ),
        .I5(\lfsr_q[13]_i_19_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/p_6_in ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \lfsr_q[13]_i_8 
       (.I0(\lfsr_q[13]_i_20_n_0 ),
        .I1(\lfsr_q[4]_i_5__0_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\lfsr_q[13]_i_21_n_0 ),
        .I4(\lfsr_q[13]_i_22_n_0 ),
        .I5(\lfsr_q[13]_i_23_n_0 ),
        .O(p_7_in11_in));
  LUT6 #(
    .INIT(64'h0700F80088008800)) 
    \lfsr_q[14]_i_10__0 
       (.I0(\lfsr_q[13]_i_5__0_n_0 ),
        .I1(rom_q[3]),
        .I2(rom_q[11]),
        .I3(\FSM_sequential_state_reg[1]_2 ),
        .I4(rom_q[5]),
        .I5(\lfsr_q[4]_i_5__0_n_0 ),
        .O(\lfsr_q[14]_i_10__0_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[14]_i_11__0 
       (.I0(p_18_in),
        .I1(Q[2]),
        .I2(\lfsr_q[15]_i_29_n_0 ),
        .I3(p_7_in20_in),
        .I4(\ls_packetiser/calc_payload_crc/p_6_in19_in ),
        .O(\lfsr_q[14]_i_11__0_n_0 ));
  LUT5 #(
    .INIT(32'hDF7F2080)) 
    \lfsr_q[14]_i_12__0 
       (.I0(\lfsr_q[4]_i_5__0_n_0 ),
        .I1(rom_q[7]),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(rom_q[1]),
        .I4(Q[14]),
        .O(\lfsr_q[14]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F7F7F7FF0808080)) 
    \lfsr_q[14]_i_13__0 
       (.I0(\lfsr_q[13]_i_5__0_n_0 ),
        .I1(rom_q[3]),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(\lfsr_q[4]_i_5__0_n_0 ),
        .I4(rom_q[11]),
        .I5(Q[12]),
        .O(\lfsr_q[14]_i_13__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \lfsr_q[14]_i_14__0 
       (.I0(Q[1]),
        .I1(\int_data[17]_i_8_n_0 ),
        .I2(\ls_packetiser/calc_payload_crc/p_17_in ),
        .O(\lfsr_q[14]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[14]_i_15__0 
       (.I0(Q[6]),
        .I1(\int_data[17]_i_8_n_0 ),
        .I2(\ls_packetiser/calc_payload_crc/p_6_in19_in ),
        .I3(Q[2]),
        .I4(\lfsr_q[15]_i_29_n_0 ),
        .I5(p_7_in20_in),
        .O(\ls_packetiser/calc_payload_crc/crc_16 [14]));
  LUT5 #(
    .INIT(32'h30200000)) 
    \lfsr_q[14]_i_16 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[29]),
        .O(\lfsr_q[14]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h30200000)) 
    \lfsr_q[14]_i_17 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[21]),
        .O(\lfsr_q[14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \lfsr_q[14]_i_18 
       (.I0(\lfsr_q[15]_i_32_n_0 ),
        .I1(out[2]),
        .I2(\FSM_sequential_state_reg[1]_3 ),
        .I3(\int_data_reg[30]_0 ),
        .I4(\int_eot_reg[3] ),
        .I5(\int_data[13]_i_4_n_0 ),
        .O(\lfsr_q[14]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \lfsr_q[14]_i_19 
       (.I0(\FSM_sequential_state_reg[1]_3 ),
        .I1(out[2]),
        .I2(\int_data_reg[30]_0 ),
        .I3(\int_eot_reg[3] ),
        .I4(\lfsr_q[15]_i_32_n_0 ),
        .I5(\int_data[5]_i_2__3_n_0 ),
        .O(\lfsr_q[14]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \lfsr_q[14]_i_1__0 
       (.I0(\lfsr_q[14]_i_2__0_n_0 ),
        .I1(\lfsr_q[15]_i_4_n_0 ),
        .I2(\ls_packetiser/calc_payload_crc/crc_32 [14]),
        .I3(\lfsr_q[14]_i_4__0_n_0 ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'h30200000)) 
    \lfsr_q[14]_i_20 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[25]),
        .O(\lfsr_q[14]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h30200000)) 
    \lfsr_q[14]_i_21 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[17]),
        .O(\lfsr_q[14]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \lfsr_q[14]_i_22 
       (.I0(\lfsr_q[15]_i_32_n_0 ),
        .I1(out[2]),
        .I2(\FSM_sequential_state_reg[1]_3 ),
        .I3(\int_data_reg[30]_0 ),
        .I4(\int_eot_reg[3] ),
        .I5(\int_data[9]_i_4_n_0 ),
        .O(\lfsr_q[14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \lfsr_q[14]_i_23 
       (.I0(\FSM_sequential_state_reg[1]_3 ),
        .I1(out[2]),
        .I2(\int_data_reg[30]_0 ),
        .I3(\int_eot_reg[3] ),
        .I4(\lfsr_q[15]_i_32_n_0 ),
        .I5(\int_data[1]_i_2__2_n_0 ),
        .O(\lfsr_q[14]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \lfsr_q[14]_i_24 
       (.I0(rom_q[14]),
        .I1(\lfsr_q[4]_i_5__0_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(rom_q[6]),
        .I4(\lfsr_q[13]_i_5__0_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/p_17_in ));
  LUT4 #(
    .INIT(16'h4800)) 
    \lfsr_q[14]_i_25 
       (.I0(rom_q[6]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(rom_q[0]),
        .I3(\lfsr_q[4]_i_5__0_n_0 ),
        .O(\lfsr_q[14]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \lfsr_q[14]_i_2__0 
       (.I0(\ls_packetiser/calc_payload_crc/p_6_in19_in ),
        .I1(p_7_in20_in),
        .I2(\lfsr_q_reg[14] ),
        .I3(\lfsr_q_reg[15] ),
        .I4(Q[14]),
        .I5(\FSM_sequential_state_reg[2]_4 ),
        .O(\lfsr_q[14]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[14]_i_3__0 
       (.I0(\lfsr_q[14]_i_9__0_n_0 ),
        .I1(\lfsr_q[14]_i_10__0_n_0 ),
        .I2(Q[4]),
        .I3(Q[8]),
        .I4(\lfsr_q[14]_i_11__0_n_0 ),
        .I5(\lfsr_q[14]_i_12__0_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/crc_32 [14]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \lfsr_q[14]_i_4__0 
       (.I0(\lfsr_q[14]_i_13__0_n_0 ),
        .I1(\lfsr_q[14]_i_14__0_n_0 ),
        .I2(\lfsr_q[14]_i_11__0_n_0 ),
        .I3(\lfsr_q[13]_i_5__0_n_0 ),
        .I4(\ls_packetiser/calc_payload_crc/crc_16 [14]),
        .I5(\lfsr_q_reg[8] ),
        .O(\lfsr_q[14]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \lfsr_q[14]_i_5__0 
       (.I0(\lfsr_q[14]_i_16_n_0 ),
        .I1(\lfsr_q[4]_i_5__0_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\lfsr_q[14]_i_17_n_0 ),
        .I4(\lfsr_q[14]_i_18_n_0 ),
        .I5(\lfsr_q[14]_i_19_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/p_6_in19_in ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \lfsr_q[14]_i_6__0 
       (.I0(\lfsr_q[14]_i_20_n_0 ),
        .I1(\lfsr_q[4]_i_5__0_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\lfsr_q[14]_i_21_n_0 ),
        .I4(\lfsr_q[14]_i_22_n_0 ),
        .I5(\lfsr_q[14]_i_23_n_0 ),
        .O(p_7_in20_in));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[14]_i_9__0 
       (.I0(Q[15]),
        .I1(Q[1]),
        .I2(\int_data[17]_i_8_n_0 ),
        .I3(\ls_packetiser/calc_payload_crc/p_17_in ),
        .I4(\lfsr_q[14]_i_25_n_0 ),
        .O(\lfsr_q[14]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000007)) 
    \lfsr_q[15]_i_10__0 
       (.I0(O[1]),
        .I1(O[0]),
        .I2(\int_eot_reg[3] ),
        .I3(\int_data_reg[30]_0 ),
        .I4(out[2]),
        .I5(\FSM_sequential_state_reg[1]_3 ),
        .O(\lfsr_q_reg[15] ));
  LUT3 #(
    .INIT(8'h96)) 
    \lfsr_q[15]_i_13__0 
       (.I0(Q[2]),
        .I1(\lfsr_q[15]_i_29_n_0 ),
        .I2(p_18_in),
        .O(\lfsr_q[15]_i_13__0_n_0 ));
  LUT5 #(
    .INIT(32'h56666666)) 
    \lfsr_q[15]_i_14__0 
       (.I0(p_7_in28_in),
        .I1(\lfsr_q[15]_i_30_n_0 ),
        .I2(\lfsr_q[4]_i_5__0_n_0 ),
        .I3(rom_q[28]),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .O(\lfsr_q[15]_i_14__0_n_0 ));
  LUT4 #(
    .INIT(16'h4800)) 
    \lfsr_q[15]_i_15 
       (.I0(rom_q[4]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(rom_q[5]),
        .I3(\lfsr_q[4]_i_5__0_n_0 ),
        .O(\lfsr_q[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9999966696669666)) 
    \lfsr_q[15]_i_17__0 
       (.I0(\lfsr_q[15]_i_31_n_0 ),
        .I1(\lfsr_q[11]_i_7__0_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\int_data[2]_i_2__1_n_0 ),
        .I4(\lfsr_q[4]_i_5__0_n_0 ),
        .I5(\int_data[10]_i_4_n_0 ),
        .O(\lfsr_q[15]_i_17__0_n_0 ));
  LUT5 #(
    .INIT(32'hDF7F2080)) 
    \lfsr_q[15]_i_18__0 
       (.I0(\lfsr_q[4]_i_5__0_n_0 ),
        .I1(rom_q[0]),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(rom_q[6]),
        .I4(Q[9]),
        .O(\lfsr_q[15]_i_18__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF80007F007FFF80)) 
    \lfsr_q[15]_i_19__0 
       (.I0(\FSM_sequential_state_reg[1]_2 ),
        .I1(rom_q[28]),
        .I2(\lfsr_q[4]_i_5__0_n_0 ),
        .I3(\lfsr_q[15]_i_30_n_0 ),
        .I4(p_7_in28_in),
        .I5(Q[13]),
        .O(\lfsr_q[15]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[15]_i_20 
       (.I0(\lfsr_q[15]_i_31_n_0 ),
        .I1(\lfsr_q[15]_i_29_n_0 ),
        .I2(Q[7]),
        .I3(p_6_in27_in),
        .I4(p_7_in28_in),
        .I5(Q[3]),
        .O(\ls_packetiser/calc_payload_crc/crc_16 [15]));
  LUT5 #(
    .INIT(32'h30200000)) 
    \lfsr_q[15]_i_21 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[28]),
        .O(\lfsr_q[15]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h30200000)) 
    \lfsr_q[15]_i_22 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[20]),
        .O(\lfsr_q[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \lfsr_q[15]_i_23 
       (.I0(\lfsr_q[15]_i_32_n_0 ),
        .I1(out[2]),
        .I2(\FSM_sequential_state_reg[1]_3 ),
        .I3(\int_data_reg[30]_0 ),
        .I4(\int_eot_reg[3] ),
        .I5(\int_data[12]_i_4_n_0 ),
        .O(\lfsr_q[15]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \lfsr_q[15]_i_24 
       (.I0(\FSM_sequential_state_reg[1]_3 ),
        .I1(out[2]),
        .I2(\int_data_reg[30]_0 ),
        .I3(\int_eot_reg[3] ),
        .I4(\lfsr_q[15]_i_32_n_0 ),
        .I5(\int_data[4]_i_2__3_n_0 ),
        .O(\lfsr_q[15]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h30200000)) 
    \lfsr_q[15]_i_25 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[24]),
        .O(\lfsr_q[15]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h30200000)) 
    \lfsr_q[15]_i_26 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[16]),
        .O(\lfsr_q[15]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \lfsr_q[15]_i_27 
       (.I0(\lfsr_q[15]_i_32_n_0 ),
        .I1(out[2]),
        .I2(\FSM_sequential_state_reg[1]_3 ),
        .I3(\int_data_reg[30]_0 ),
        .I4(\int_eot_reg[3] ),
        .I5(\int_data[8]_i_4_n_0 ),
        .O(\lfsr_q[15]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \lfsr_q[15]_i_28 
       (.I0(\FSM_sequential_state_reg[1]_3 ),
        .I1(out[2]),
        .I2(\int_data_reg[30]_0 ),
        .I3(\int_eot_reg[3] ),
        .I4(\lfsr_q[15]_i_32_n_0 ),
        .I5(\int_data[0]_i_2__3_n_0 ),
        .O(\lfsr_q[15]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h00151515FFEAEAEA)) 
    \lfsr_q[15]_i_29 
       (.I0(\lfsr_q[15]_i_33_n_0 ),
        .I1(\int_data[13]_i_4_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\int_data[5]_i_2__3_n_0 ),
        .I4(\lfsr_q_reg[8] ),
        .I5(Q[10]),
        .O(\lfsr_q[15]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \lfsr_q[15]_i_2__0 
       (.I0(\lfsr_q[15]_i_3__0_n_0 ),
        .I1(\lfsr_q[15]_i_4_n_0 ),
        .I2(\ls_packetiser/calc_payload_crc/crc_32 [15]),
        .I3(\lfsr_q[15]_i_6__0_n_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lfsr_q[15]_i_30 
       (.I0(\lfsr_q_reg[15] ),
        .I1(\int_data[4]_i_2__3_n_0 ),
        .I2(\lfsr_q_reg[8] ),
        .I3(\int_data[12]_i_4_n_0 ),
        .I4(\lfsr_q[15]_i_22_n_0 ),
        .I5(\lfsr_q[13]_i_5__0_n_0 ),
        .O(\lfsr_q[15]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h5555566656665666)) 
    \lfsr_q[15]_i_31 
       (.I0(Q[11]),
        .I1(\lfsr_q[15]_i_34_n_0 ),
        .I2(\int_data[12]_i_4_n_0 ),
        .I3(\lfsr_q[13]_i_5__0_n_0 ),
        .I4(\int_data[4]_i_2__3_n_0 ),
        .I5(\lfsr_q_reg[8] ),
        .O(\lfsr_q[15]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEFE)) 
    \lfsr_q[15]_i_32 
       (.I0(\FSM_sequential_state[2]_i_6__2_n_0 ),
        .I1(\FSM_sequential_state[2]_i_5__2_n_0 ),
        .I2(\FSM_sequential_state[2]_i_4__1_n_0 ),
        .I3(\FSM_sequential_state_reg[0]_i_3_n_5 ),
        .I4(O[0]),
        .I5(O[1]),
        .O(\lfsr_q[15]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFEE00000000)) 
    \lfsr_q[15]_i_33 
       (.I0(out[2]),
        .I1(\FSM_sequential_state_reg[1]_3 ),
        .I2(\int_eot_reg[3] ),
        .I3(\lfsr_q[15]_i_32_n_0 ),
        .I4(\int_data_reg[30]_0 ),
        .I5(\lfsr_q[14]_i_17_n_0 ),
        .O(\lfsr_q[15]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFEE00000000)) 
    \lfsr_q[15]_i_34 
       (.I0(out[2]),
        .I1(\FSM_sequential_state_reg[1]_3 ),
        .I2(\int_eot_reg[3] ),
        .I3(\lfsr_q[15]_i_32_n_0 ),
        .I4(\int_data_reg[30]_0 ),
        .I5(\lfsr_q[15]_i_22_n_0 ),
        .O(\lfsr_q[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \lfsr_q[15]_i_3__0 
       (.I0(p_6_in27_in),
        .I1(\lfsr_q_reg[15]_0 ),
        .I2(Q[7]),
        .I3(p_7_in28_in),
        .I4(\lfsr_q_reg[15] ),
        .I5(\lfsr_q_reg[15]_1 ),
        .O(\lfsr_q[15]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0202020203020202)) 
    \lfsr_q[15]_i_4 
       (.I0(\int_data_reg[30]_0 ),
        .I1(out[2]),
        .I2(\FSM_sequential_state_reg[1]_3 ),
        .I3(O[0]),
        .I4(O[1]),
        .I5(\int_eot_reg[3] ),
        .O(\lfsr_q[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[15]_i_5__0 
       (.I0(\lfsr_q[15]_i_13__0_n_0 ),
        .I1(\lfsr_q[15]_i_14__0_n_0 ),
        .I2(\lfsr_q[15]_i_15_n_0 ),
        .I3(\lfsr_q_reg[5]_1 ),
        .I4(\lfsr_q[15]_i_17__0_n_0 ),
        .I5(\lfsr_q[15]_i_18__0_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/crc_32 [15]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \lfsr_q[15]_i_6__0 
       (.I0(\lfsr_q[15]_i_19__0_n_0 ),
        .I1(\lfsr_q[15]_i_17__0_n_0 ),
        .I2(\lfsr_q[15]_i_13__0_n_0 ),
        .I3(\lfsr_q[13]_i_5__0_n_0 ),
        .I4(\ls_packetiser/calc_payload_crc/crc_16 [15]),
        .I5(\lfsr_q_reg[8] ),
        .O(\lfsr_q[15]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \lfsr_q[15]_i_7__0 
       (.I0(\lfsr_q[15]_i_21_n_0 ),
        .I1(\lfsr_q[4]_i_5__0_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\lfsr_q[15]_i_22_n_0 ),
        .I4(\lfsr_q[15]_i_23_n_0 ),
        .I5(\lfsr_q[15]_i_24_n_0 ),
        .O(p_6_in27_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \lfsr_q[15]_i_9__0 
       (.I0(\lfsr_q[15]_i_25_n_0 ),
        .I1(\lfsr_q[4]_i_5__0_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\lfsr_q[15]_i_26_n_0 ),
        .I4(\lfsr_q[15]_i_27_n_0 ),
        .I5(\lfsr_q[15]_i_28_n_0 ),
        .O(p_7_in28_in));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \lfsr_q[1]_i_1__0 
       (.I0(\lfsr_q[1]_i_2__0_n_0 ),
        .I1(\lfsr_q[15]_i_4_n_0 ),
        .I2(\ls_packetiser/calc_payload_crc/crc_32 [1]),
        .I3(\lfsr_q[1]_i_4__0_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \lfsr_q[1]_i_2__0 
       (.I0(p_7_in11_in),
        .I1(\lfsr_q_reg[13]_0 ),
        .I2(\ls_packetiser/calc_payload_crc/p_6_in ),
        .I3(\lfsr_q_reg[15] ),
        .I4(Q[1]),
        .I5(\FSM_sequential_state_reg[2]_4 ),
        .O(\lfsr_q[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    \lfsr_q[1]_i_3__0 
       (.I0(Q[11]),
        .I1(\int_data[4]_i_2__3_n_0 ),
        .I2(\lfsr_q[4]_i_5__0_n_0 ),
        .I3(\lfsr_q[9]_i_6__0_n_0 ),
        .I4(\lfsr_q[12]_i_10__0_n_0 ),
        .I5(\lfsr_q[13]_i_10__0_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/crc_32 [1]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \lfsr_q[1]_i_4__0 
       (.I0(\lfsr_q_reg[1] ),
        .I1(\lfsr_q[13]_i_16__0_n_0 ),
        .I2(\lfsr_q[9]_i_6__0_n_0 ),
        .I3(\lfsr_q[13]_i_5__0_n_0 ),
        .I4(\ls_packetiser/calc_payload_crc/crc_16 [1]),
        .I5(\lfsr_q_reg[8] ),
        .O(\lfsr_q[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[1]_i_6__0 
       (.I0(\lfsr_q[6]_i_11__0_n_0 ),
        .I1(\lfsr_q[6]_i_12__0_n_0 ),
        .I2(\int_data[17]_i_8_n_0 ),
        .I3(Q[1]),
        .I4(\ls_packetiser/calc_payload_crc/p_6_in ),
        .I5(p_7_in11_in),
        .O(\ls_packetiser/calc_payload_crc/crc_16 [1]));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \lfsr_q[2]_i_1__0 
       (.I0(\lfsr_q[2]_i_2_n_0 ),
        .I1(\lfsr_q[15]_i_4_n_0 ),
        .I2(\ls_packetiser/calc_payload_crc/crc_32 [2]),
        .I3(\lfsr_q[2]_i_4__0_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \lfsr_q[2]_i_2 
       (.I0(\ls_packetiser/calc_payload_crc/p_6_in19_in ),
        .I1(p_7_in20_in),
        .I2(p_148_in),
        .I3(\lfsr_q_reg[15] ),
        .I4(Q[2]),
        .I5(\FSM_sequential_state_reg[2]_4 ),
        .O(\lfsr_q[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[2]_i_3__0 
       (.I0(\lfsr_q_reg[12]_3 ),
        .I1(\lfsr_q[10]_i_8_n_0 ),
        .I2(\ls_packetiser/calc_payload_crc/p_6_in19_in ),
        .I3(p_7_in20_in),
        .I4(\lfsr_q[12]_i_10__0_n_0 ),
        .I5(\lfsr_q[2]_i_5__0_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/crc_32 [2]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \lfsr_q[2]_i_4__0 
       (.I0(\lfsr_q[2]_i_6__0_n_0 ),
        .I1(\ls_packetiser/calc_payload_crc/p_6_in19_in ),
        .I2(\lfsr_q[10]_i_8_n_0 ),
        .I3(\lfsr_q[13]_i_5__0_n_0 ),
        .I4(\ls_packetiser/calc_payload_crc/crc_16 [2]),
        .I5(\lfsr_q_reg[8] ),
        .O(\lfsr_q[2]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h4800)) 
    \lfsr_q[2]_i_5__0 
       (.I0(rom_q[1]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(rom_q[7]),
        .I3(\lfsr_q[4]_i_5__0_n_0 ),
        .O(\lfsr_q[2]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[2]_i_6__0 
       (.I0(p_7_in20_in),
        .I1(Q[2]),
        .O(\lfsr_q[2]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[2]_i_7__0 
       (.I0(\lfsr_q[10]_i_13__0_n_0 ),
        .I1(\lfsr_q[6]_i_14_n_0 ),
        .I2(\ls_packetiser/calc_payload_crc/p_6_in19_in ),
        .I3(Q[2]),
        .I4(\lfsr_q[15]_i_29_n_0 ),
        .I5(p_7_in20_in),
        .O(\ls_packetiser/calc_payload_crc/crc_16 [2]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \lfsr_q[3]_i_1__0 
       (.I0(\lfsr_q_reg[3] ),
        .I1(\lfsr_q[15]_i_4_n_0 ),
        .I2(\ls_packetiser/calc_payload_crc/crc_32 [3]),
        .I3(\lfsr_q[3]_i_4__0_n_0 ),
        .I4(\lfsr_q[3]_i_5__0_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h9F60609F609F9F60)) 
    \lfsr_q[3]_i_3__0 
       (.I0(\int_data[1]_i_2__2_n_0 ),
        .I1(\int_data[2]_i_2__1_n_0 ),
        .I2(\lfsr_q[4]_i_5__0_n_0 ),
        .I3(\lfsr_q[11]_i_5__0_n_0 ),
        .I4(\lfsr_q[15]_i_18__0_n_0 ),
        .I5(\lfsr_q[15]_i_19__0_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/crc_32 [3]));
  LUT5 #(
    .INIT(32'h28828228)) 
    \lfsr_q[3]_i_4__0 
       (.I0(\lfsr_q_reg[8] ),
        .I1(\lfsr_q_reg[3]_0 ),
        .I2(\lfsr_q[8]_i_14_n_0 ),
        .I3(p_10_in22_in),
        .I4(Q[14]),
        .O(\lfsr_q[3]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h8228)) 
    \lfsr_q[3]_i_5__0 
       (.I0(\lfsr_q[13]_i_5__0_n_0 ),
        .I1(\lfsr_q[15]_i_14__0_n_0 ),
        .I2(Q[3]),
        .I3(\lfsr_q[11]_i_5__0_n_0 ),
        .O(\lfsr_q[3]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \lfsr_q[4]_i_1__0 
       (.I0(\lfsr_q_reg[12]_1 ),
        .I1(\lfsr_q[15]_i_4_n_0 ),
        .I2(\ls_packetiser/calc_payload_crc/crc_32 [4]),
        .I3(\lfsr_q[4]_i_4__0_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h956A6A956A95956A)) 
    \lfsr_q[4]_i_3__0 
       (.I0(p_10_in),
        .I1(\int_data[0]_i_2__3_n_0 ),
        .I2(\lfsr_q[4]_i_5__0_n_0 ),
        .I3(\lfsr_q[9]_i_11_n_0 ),
        .I4(\lfsr_q[14]_i_12__0_n_0 ),
        .I5(\lfsr_q[5]_i_11__0_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/crc_32 [4]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \lfsr_q[4]_i_4__0 
       (.I0(Q[4]),
        .I1(p_10_in),
        .I2(\lfsr_q[9]_i_11_n_0 ),
        .I3(\lfsr_q[13]_i_5__0_n_0 ),
        .I4(\ls_packetiser/calc_payload_crc/crc_16 [4]),
        .I5(\lfsr_q_reg[8] ),
        .O(\lfsr_q[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFAAEA)) 
    \lfsr_q[4]_i_5__0 
       (.I0(\int_data_reg[30]_0 ),
        .I1(O[0]),
        .I2(O[1]),
        .I3(\int_eot_reg[3] ),
        .I4(\FSM_sequential_state_reg[1]_3 ),
        .I5(out[2]),
        .O(\lfsr_q[4]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[4]_i_6 
       (.I0(p_7_in),
        .I1(\int_data_reg[23] ),
        .I2(p_10_in29_in),
        .I3(Q[15]),
        .I4(\lfsr_q[6]_i_11__0_n_0 ),
        .I5(Q[4]),
        .O(\ls_packetiser/calc_payload_crc/crc_16 [4]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[5]_i_10__0 
       (.I0(\lfsr_q_reg[12] ),
        .I1(\lfsr_q[11]_i_7__0_n_0 ),
        .I2(p_10_in23_in),
        .I3(\ls_packetiser/calc_payload_crc/p_8_in6_in ),
        .I4(p_10_in13_in),
        .I5(\ls_packetiser/calc_payload_crc/p_9_in ),
        .O(\lfsr_q[5]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \lfsr_q[5]_i_11__0 
       (.I0(Q[10]),
        .I1(\FSM_sequential_state_reg[1]_2 ),
        .I2(rom_q[5]),
        .I3(\lfsr_q[4]_i_5__0_n_0 ),
        .O(\lfsr_q[5]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hFF80007F007FFF80)) 
    \lfsr_q[5]_i_12__0 
       (.I0(\FSM_sequential_state_reg[1]_2 ),
        .I1(rom_q[31]),
        .I2(\lfsr_q[4]_i_5__0_n_0 ),
        .I3(\lfsr_q[0]_i_6__0_n_0 ),
        .I4(p_7_in),
        .I5(p_7_in11_in),
        .O(\lfsr_q[5]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[5]_i_13__0 
       (.I0(\lfsr_q[6]_i_12__0_n_0 ),
        .I1(Q[12]),
        .I2(p_10_in),
        .I3(Q[4]),
        .I4(\int_data[17]_i_8_n_0 ),
        .I5(\lfsr_q[15]_i_31_n_0 ),
        .O(\lfsr_q[5]_i_13__0_n_0 ));
  LUT5 #(
    .INIT(32'h56666666)) 
    \lfsr_q[5]_i_14 
       (.I0(p_7_in),
        .I1(\lfsr_q[0]_i_6__0_n_0 ),
        .I2(\lfsr_q[4]_i_5__0_n_0 ),
        .I3(rom_q[31]),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .O(\lfsr_q_reg[5] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[5]_i_15 
       (.I0(\ls_packetiser/calc_payload_crc/p_15_in ),
        .I1(\int_data_reg[23] ),
        .I2(Q[0]),
        .I3(\ls_packetiser/calc_payload_crc/p_17_in ),
        .I4(\int_data[17]_i_8_n_0 ),
        .I5(Q[1]),
        .O(\lfsr_q[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lfsr_q[5]_i_16 
       (.I0(\lfsr_q_reg[8] ),
        .I1(\int_data[2]_i_2__1_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\int_data[10]_i_4_n_0 ),
        .I4(\lfsr_q[13]_i_21_n_0 ),
        .I5(\lfsr_q[4]_i_5__0_n_0 ),
        .O(p_10_in13_in));
  LUT5 #(
    .INIT(32'h30200000)) 
    \lfsr_q[5]_i_17 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[23]),
        .O(\lfsr_q[5]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \lfsr_q[5]_i_18 
       (.I0(\lfsr_q[15]_i_32_n_0 ),
        .I1(out[2]),
        .I2(\FSM_sequential_state_reg[1]_3 ),
        .I3(\int_data_reg[30]_0 ),
        .I4(\int_eot_reg[3] ),
        .I5(\int_data[15]_i_4_n_0 ),
        .O(\lfsr_q[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \lfsr_q[5]_i_19 
       (.I0(\FSM_sequential_state_reg[1]_3 ),
        .I1(out[2]),
        .I2(\int_data_reg[30]_0 ),
        .I3(\int_eot_reg[3] ),
        .I4(\lfsr_q[15]_i_32_n_0 ),
        .I5(\int_data[7]_i_2__3_n_0 ),
        .O(\lfsr_q[5]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \lfsr_q[5]_i_1__0 
       (.I0(\lfsr_q[5]_i_2__0_n_0 ),
        .I1(\lfsr_q[15]_i_4_n_0 ),
        .I2(\ls_packetiser/calc_payload_crc/crc_32 [5]),
        .I3(\lfsr_q[5]_i_4__0_n_0 ),
        .I4(\lfsr_q[13]_i_5__0_n_0 ),
        .I5(\ls_packetiser/calc_payload_crc/crc_24077_out__7 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \lfsr_q[5]_i_2__0 
       (.I0(p_7_in),
        .I1(\lfsr_q[5]_i_6__0_n_0 ),
        .I2(p_7_in11_in),
        .I3(\lfsr_q_reg[13]_1 ),
        .I4(\lfsr_q_reg[15] ),
        .I5(\lfsr_q_reg[5]_0 ),
        .O(\lfsr_q[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[5]_i_3__0 
       (.I0(\lfsr_q_reg[4]_0 ),
        .I1(\lfsr_q[13]_i_12__0_n_0 ),
        .I2(\lfsr_q[14]_i_9__0_n_0 ),
        .I3(\lfsr_q[5]_i_10__0_n_0 ),
        .I4(\lfsr_q[5]_i_11__0_n_0 ),
        .I5(\lfsr_q[5]_i_12__0_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/crc_32 [5]));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \lfsr_q[5]_i_4__0 
       (.I0(\lfsr_q_reg[8] ),
        .I1(\lfsr_q[5]_i_13__0_n_0 ),
        .I2(p_7_in11_in),
        .I3(\lfsr_q_reg[5] ),
        .I4(Q[0]),
        .I5(\int_data_reg[23] ),
        .O(\lfsr_q[5]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[5]_i_5 
       (.I0(\lfsr_q[5]_i_12__0_n_0 ),
        .I1(\lfsr_q[5]_i_15_n_0 ),
        .I2(p_10_in13_in),
        .I3(Q[5]),
        .I4(\lfsr_q[12]_i_13_n_0 ),
        .I5(\lfsr_q[8]_i_15__0_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/crc_24077_out__7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \lfsr_q[5]_i_6__0 
       (.I0(\int_data[31]_i_3_n_0 ),
        .I1(\lfsr_q[4]_i_5__0_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\lfsr_q[5]_i_17_n_0 ),
        .I4(\lfsr_q[5]_i_18_n_0 ),
        .I5(\lfsr_q[5]_i_19_n_0 ),
        .O(\lfsr_q[5]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h96696996)) 
    \lfsr_q[6]_i_10__0 
       (.I0(\ls_packetiser/calc_payload_crc/p_6_in14_in ),
        .I1(p_10_in13_in),
        .I2(Q[13]),
        .I3(Q[5]),
        .I4(p_10_in22_in),
        .O(\lfsr_q[6]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h00151515FFEAEAEA)) 
    \lfsr_q[6]_i_11__0 
       (.I0(\lfsr_q[6]_i_18_n_0 ),
        .I1(\int_data[11]_i_4__0_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\int_data[3]_i_2__1_n_0 ),
        .I4(\lfsr_q_reg[8] ),
        .I5(Q[12]),
        .O(\lfsr_q[6]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEA00150015FFEA)) 
    \lfsr_q[6]_i_12__0 
       (.I0(\lfsr_q[6]_i_19_n_0 ),
        .I1(\lfsr_q[13]_i_5__0_n_0 ),
        .I2(\int_data[10]_i_4_n_0 ),
        .I3(\lfsr_q[6]_i_20_n_0 ),
        .I4(Q[13]),
        .I5(Q[5]),
        .O(\lfsr_q[6]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \lfsr_q[6]_i_13 
       (.I0(\lfsr_q[15]_i_29_n_0 ),
        .I1(p_7_in20_in),
        .O(\lfsr_q[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFEA00150015FFEA)) 
    \lfsr_q[6]_i_14 
       (.I0(\lfsr_q[6]_i_21_n_0 ),
        .I1(\lfsr_q[13]_i_5__0_n_0 ),
        .I2(\int_data[9]_i_4_n_0 ),
        .I3(\lfsr_q[8]_i_18_n_0 ),
        .I4(Q[14]),
        .I5(Q[6]),
        .O(\lfsr_q[6]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[6]_i_15 
       (.I0(\ls_packetiser/calc_payload_crc/p_17_in ),
        .I1(\int_data[17]_i_8_n_0 ),
        .I2(Q[1]),
        .I3(Q[15]),
        .O(\lfsr_q[6]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFEE00000000)) 
    \lfsr_q[6]_i_16 
       (.I0(out[2]),
        .I1(\FSM_sequential_state_reg[1]_3 ),
        .I2(\int_eot_reg[3] ),
        .I3(\lfsr_q[15]_i_32_n_0 ),
        .I4(\int_data_reg[30]_0 ),
        .I5(\int_data[30]_i_2_n_0 ),
        .O(\lfsr_q[6]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000880000008000)) 
    \lfsr_q[6]_i_17 
       (.I0(\lfsr_q[4]_i_5__0_n_0 ),
        .I1(rom_q[6]),
        .I2(\words_sent_reg[0]_0 [1]),
        .I3(\words_sent_reg[0]_0 [2]),
        .I4(\words_sent_reg[0]_0 [3]),
        .I5(\words_sent_reg[0]_0 [0]),
        .O(\ls_packetiser/calc_payload_crc/p_13_in ));
  LUT6 #(
    .INIT(64'hFFFFEFEE00000000)) 
    \lfsr_q[6]_i_18 
       (.I0(out[2]),
        .I1(\FSM_sequential_state_reg[1]_3 ),
        .I2(\int_eot_reg[3] ),
        .I3(\lfsr_q[15]_i_32_n_0 ),
        .I4(\int_data_reg[30]_0 ),
        .I5(\lfsr_q[9]_i_14_n_0 ),
        .O(\lfsr_q[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \lfsr_q[6]_i_19 
       (.I0(\lfsr_q[15]_i_32_n_0 ),
        .I1(out[2]),
        .I2(\FSM_sequential_state_reg[1]_3 ),
        .I3(\int_data_reg[30]_0 ),
        .I4(\int_eot_reg[3] ),
        .I5(\int_data[2]_i_2__1_n_0 ),
        .O(\lfsr_q[6]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \lfsr_q[6]_i_1__0 
       (.I0(\lfsr_q[6]_i_2_n_0 ),
        .I1(\lfsr_q[15]_i_4_n_0 ),
        .I2(\ls_packetiser/calc_payload_crc/crc_32 [6]),
        .I3(\lfsr_q[6]_i_4__0_n_0 ),
        .I4(\lfsr_q[13]_i_5__0_n_0 ),
        .I5(\ls_packetiser/calc_payload_crc/crc_24079_out__8 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \lfsr_q[6]_i_2 
       (.I0(p_7_in11_in),
        .I1(p_7_in20_in),
        .I2(\lfsr_q_reg[13]_0 ),
        .I3(\lfsr_q[6]_i_7__0_n_0 ),
        .I4(\lfsr_q_reg[15] ),
        .I5(\lfsr_q_reg[6] ),
        .O(\lfsr_q[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFEE00000000)) 
    \lfsr_q[6]_i_20 
       (.I0(out[2]),
        .I1(\FSM_sequential_state_reg[1]_3 ),
        .I2(\int_eot_reg[3] ),
        .I3(\lfsr_q[15]_i_32_n_0 ),
        .I4(\int_data_reg[30]_0 ),
        .I5(\lfsr_q[13]_i_21_n_0 ),
        .O(\lfsr_q[6]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \lfsr_q[6]_i_21 
       (.I0(\lfsr_q[15]_i_32_n_0 ),
        .I1(out[2]),
        .I2(\FSM_sequential_state_reg[1]_3 ),
        .I3(\int_data_reg[30]_0 ),
        .I4(\int_eot_reg[3] ),
        .I5(\int_data[1]_i_2__2_n_0 ),
        .O(\lfsr_q[6]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[6]_i_3__0 
       (.I0(\lfsr_q[6]_i_9__0_n_0 ),
        .I1(\lfsr_q[14]_i_14__0_n_0 ),
        .I2(\lfsr_q[11]_i_8__0_n_0 ),
        .I3(\lfsr_q[6]_i_10__0_n_0 ),
        .I4(\lfsr_q[13]_i_10__0_n_0 ),
        .I5(\lfsr_q[15]_i_15_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/crc_32 [6]));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \lfsr_q[6]_i_4__0 
       (.I0(\lfsr_q_reg[8] ),
        .I1(\lfsr_q[6]_i_11__0_n_0 ),
        .I2(\lfsr_q[6]_i_12__0_n_0 ),
        .I3(\lfsr_q[6]_i_13_n_0 ),
        .I4(\lfsr_q[13]_i_13__0_n_0 ),
        .I5(\lfsr_q[6]_i_14_n_0 ),
        .O(\lfsr_q[6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[6]_i_5__0 
       (.I0(\lfsr_q[6]_i_15_n_0 ),
        .I1(\lfsr_q[13]_i_16__0_n_0 ),
        .I2(p_10_in22_in),
        .I3(Q[6]),
        .I4(\lfsr_q[9]_i_10__0_n_0 ),
        .I5(\lfsr_q[11]_i_8__0_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/crc_24079_out__8 ));
  LUT6 #(
    .INIT(64'h00000111FFFFFEEE)) 
    \lfsr_q[6]_i_7__0 
       (.I0(\lfsr_q[13]_i_19_n_0 ),
        .I1(\lfsr_q[13]_i_18_n_0 ),
        .I2(\lfsr_q[13]_i_17__1_n_0 ),
        .I3(\lfsr_q[13]_i_5__0_n_0 ),
        .I4(\lfsr_q[6]_i_16_n_0 ),
        .I5(Q[14]),
        .O(\lfsr_q[6]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[6]_i_9__0 
       (.I0(Q[11]),
        .I1(\ls_packetiser/calc_payload_crc/p_11_in ),
        .I2(\ls_packetiser/calc_payload_crc/p_13_in ),
        .I3(Q[4]),
        .I4(p_1_in),
        .I5(p_10_in),
        .O(\lfsr_q[6]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h6999999996666666)) 
    \lfsr_q[7]_i_10 
       (.I0(p_7_in28_in),
        .I1(p_10_in29_in),
        .I2(\lfsr_q[4]_i_5__0_n_0 ),
        .I3(rom_q[3]),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .I5(p_10_in13_in),
        .O(\lfsr_q[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[7]_i_13__0 
       (.I0(\lfsr_q[10]_i_13__0_n_0 ),
        .I1(\lfsr_q[15]_i_31_n_0 ),
        .I2(Q[15]),
        .I3(p_10_in29_in),
        .I4(Q[7]),
        .I5(p_7_in28_in),
        .O(\lfsr_q[7]_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[7]_i_14 
       (.I0(p_7_in20_in),
        .I1(\lfsr_q[15]_i_29_n_0 ),
        .I2(Q[2]),
        .I3(\ls_packetiser/calc_payload_crc/p_6_in19_in ),
        .O(\lfsr_q[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lfsr_q[7]_i_15 
       (.I0(\lfsr_q_reg[8] ),
        .I1(\int_data[1]_i_2__2_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\int_data[9]_i_4_n_0 ),
        .I4(\lfsr_q[14]_i_21_n_0 ),
        .I5(\lfsr_q[4]_i_5__0_n_0 ),
        .O(p_10_in22_in));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lfsr_q[7]_i_16 
       (.I0(\lfsr_q_reg[8] ),
        .I1(\int_data[0]_i_2__3_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\int_data[8]_i_4_n_0 ),
        .I4(\lfsr_q[15]_i_26_n_0 ),
        .I5(\lfsr_q[4]_i_5__0_n_0 ),
        .O(p_10_in29_in));
  LUT6 #(
    .INIT(64'hFFFFEFEE00000000)) 
    \lfsr_q[7]_i_17 
       (.I0(out[2]),
        .I1(\FSM_sequential_state_reg[1]_3 ),
        .I2(\int_eot_reg[3] ),
        .I3(\lfsr_q[15]_i_32_n_0 ),
        .I4(\int_data_reg[30]_0 ),
        .I5(\lfsr_q[15]_i_25_n_0 ),
        .O(\lfsr_q[7]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEAFFEAFFEA)) 
    \lfsr_q[7]_i_1__0 
       (.I0(\lfsr_q[7]_i_2__0_n_0 ),
        .I1(\lfsr_q[15]_i_4_n_0 ),
        .I2(\ls_packetiser/calc_payload_crc/crc_32 [7]),
        .I3(\lfsr_q[7]_i_4__0_n_0 ),
        .I4(\lfsr_q[13]_i_5__0_n_0 ),
        .I5(\ls_packetiser/calc_payload_crc/crc_24081_out__6 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \lfsr_q[7]_i_2__0 
       (.I0(\ls_packetiser/calc_payload_crc/p_6_in19_in ),
        .I1(p_7_in20_in),
        .I2(p_148_in),
        .I3(\lfsr_q[7]_i_7__0_n_0 ),
        .I4(\lfsr_q_reg[15] ),
        .I5(\lfsr_q_reg[7] ),
        .O(\lfsr_q[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[7]_i_3__0 
       (.I0(\lfsr_q[7]_i_9__0_n_0 ),
        .I1(\lfsr_q[15]_i_17__0_n_0 ),
        .I2(\lfsr_q[7]_i_10_n_0 ),
        .I3(\lfsr_q_reg[14]_1 ),
        .I4(\lfsr_q[14]_i_11__0_n_0 ),
        .I5(\lfsr_q_reg[12]_3 ),
        .O(\ls_packetiser/calc_payload_crc/crc_32 [7]));
  LUT6 #(
    .INIT(64'h8228288228828228)) 
    \lfsr_q[7]_i_4__0 
       (.I0(\lfsr_q_reg[8] ),
        .I1(\lfsr_q[7]_i_13__0_n_0 ),
        .I2(\lfsr_q[7]_i_14_n_0 ),
        .I3(Q[6]),
        .I4(Q[14]),
        .I5(p_10_in22_in),
        .O(\lfsr_q[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[7]_i_5__0 
       (.I0(\lfsr_q[10]_i_9__0_n_0 ),
        .I1(\lfsr_q[14]_i_11__0_n_0 ),
        .I2(p_7_in28_in),
        .I3(Q[7]),
        .I4(\lfsr_q[11]_i_11_n_0 ),
        .I5(p_10_in29_in),
        .O(\ls_packetiser/calc_payload_crc/crc_24081_out__6 ));
  LUT6 #(
    .INIT(64'h5555555555565656)) 
    \lfsr_q[7]_i_7__0 
       (.I0(Q[15]),
        .I1(\lfsr_q[15]_i_28_n_0 ),
        .I2(\lfsr_q[15]_i_27_n_0 ),
        .I3(\lfsr_q[15]_i_26_n_0 ),
        .I4(\lfsr_q[13]_i_5__0_n_0 ),
        .I5(\lfsr_q[7]_i_17_n_0 ),
        .O(\lfsr_q[7]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h6090000090600000)) 
    \lfsr_q[7]_i_9__0 
       (.I0(rom_q[7]),
        .I1(rom_q[1]),
        .I2(\lfsr_q[4]_i_5__0_n_0 ),
        .I3(rom_q[5]),
        .I4(\FSM_sequential_state_reg[1]_2 ),
        .I5(rom_q[4]),
        .O(\lfsr_q[7]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[8]_i_10 
       (.I0(p_10_in29_in),
        .I1(Q[15]),
        .I2(\lfsr_q[9]_i_8__0_n_0 ),
        .I3(\lfsr_q_reg[12] ),
        .O(\lfsr_q[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lfsr_q[8]_i_11__0 
       (.I0(\lfsr_q_reg[8] ),
        .I1(\int_data[3]_i_2__1_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\int_data[11]_i_4__0_n_0 ),
        .I4(\lfsr_q[9]_i_14_n_0 ),
        .I5(\lfsr_q[4]_i_5__0_n_0 ),
        .O(p_10_in));
  LUT6 #(
    .INIT(64'h5555566656665666)) 
    \lfsr_q[8]_i_12__0 
       (.I0(Q[14]),
        .I1(\lfsr_q[8]_i_18_n_0 ),
        .I2(\int_data[9]_i_4_n_0 ),
        .I3(\lfsr_q[13]_i_5__0_n_0 ),
        .I4(\int_data[1]_i_2__2_n_0 ),
        .I5(\lfsr_q_reg[8] ),
        .O(\lfsr_q[8]_i_12__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \lfsr_q[8]_i_14 
       (.I0(\lfsr_q[15]_i_31_n_0 ),
        .I1(Q[15]),
        .I2(p_10_in29_in),
        .O(\lfsr_q[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[8]_i_15__0 
       (.I0(\lfsr_q[15]_i_31_n_0 ),
        .I1(\lfsr_q[11]_i_7__0_n_0 ),
        .I2(p_1_in),
        .I3(Q[12]),
        .I4(p_10_in),
        .I5(Q[4]),
        .O(\lfsr_q[8]_i_15__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \lfsr_q[8]_i_16__0 
       (.I0(\lfsr_q_reg[12] ),
        .I1(p_10_in22_in),
        .I2(Q[14]),
        .O(\lfsr_q[8]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lfsr_q[8]_i_17__0 
       (.I0(\lfsr_q_reg[8] ),
        .I1(\int_data[7]_i_2__3_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\int_data[15]_i_4_n_0 ),
        .I4(\lfsr_q[5]_i_17_n_0 ),
        .I5(\lfsr_q[4]_i_5__0_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/p_8_in ));
  LUT6 #(
    .INIT(64'hFFFFEFEE00000000)) 
    \lfsr_q[8]_i_18 
       (.I0(out[2]),
        .I1(\FSM_sequential_state_reg[1]_3 ),
        .I2(\int_eot_reg[3] ),
        .I3(\lfsr_q[15]_i_32_n_0 ),
        .I4(\int_data_reg[30]_0 ),
        .I5(\lfsr_q[14]_i_21_n_0 ),
        .O(\lfsr_q[8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \lfsr_q[8]_i_1__0 
       (.I0(\lfsr_q[8]_i_2__0_n_0 ),
        .I1(\lfsr_q[15]_i_4_n_0 ),
        .I2(\ls_packetiser/calc_payload_crc/crc_32 [8]),
        .I3(\lfsr_q_reg[8] ),
        .I4(\ls_packetiser/calc_payload_crc/crc_16 [8]),
        .I5(\lfsr_q[8]_i_6__0_n_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFF69960000)) 
    \lfsr_q[8]_i_2__0 
       (.I0(p_6_in27_in),
        .I1(\lfsr_q_reg[15]_0 ),
        .I2(Q[0]),
        .I3(p_7_in28_in),
        .I4(\lfsr_q_reg[15] ),
        .I5(\lfsr_q_reg[8]_1 ),
        .O(\lfsr_q[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[8]_i_3__0 
       (.I0(\lfsr_q[8]_i_8__0_n_0 ),
        .I1(\lfsr_q[8]_i_9__0_n_0 ),
        .I2(\lfsr_q[8]_i_10_n_0 ),
        .I3(\lfsr_q[12]_i_10__0_n_0 ),
        .I4(\lfsr_q[15]_i_19__0_n_0 ),
        .I5(\lfsr_q[15]_i_18__0_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/crc_32 [8]));
  LUT6 #(
    .INIT(64'h0000000200020002)) 
    \lfsr_q[8]_i_4__0 
       (.I0(\int_eot_reg[3] ),
        .I1(\FSM_sequential_state_reg[1]_3 ),
        .I2(out[2]),
        .I3(\int_data_reg[30]_0 ),
        .I4(O[0]),
        .I5(O[1]),
        .O(\lfsr_q_reg[8] ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[8]_i_5__0 
       (.I0(Q[12]),
        .I1(p_10_in),
        .I2(\lfsr_q[8]_i_12__0_n_0 ),
        .I3(\lfsr_q_reg[3]_0 ),
        .I4(\int_data_reg[23] ),
        .I5(\lfsr_q[8]_i_14_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/crc_16 [8]));
  LUT5 #(
    .INIT(32'h28828228)) 
    \lfsr_q[8]_i_6__0 
       (.I0(\lfsr_q[13]_i_5__0_n_0 ),
        .I1(\lfsr_q[8]_i_15__0_n_0 ),
        .I2(\lfsr_q[12]_i_11_n_0 ),
        .I3(\lfsr_q[15]_i_14__0_n_0 ),
        .I4(\lfsr_q[8]_i_16__0_n_0 ),
        .O(\lfsr_q[8]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[8]_i_8__0 
       (.I0(Q[4]),
        .I1(\lfsr_q[6]_i_11__0_n_0 ),
        .I2(p_1_in),
        .I3(\lfsr_q[11]_i_7__0_n_0 ),
        .I4(\lfsr_q[15]_i_31_n_0 ),
        .I5(\ls_packetiser/calc_payload_crc/p_8_in ),
        .O(\lfsr_q[8]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h7F80807F807F7F80)) 
    \lfsr_q[8]_i_9__0 
       (.I0(\lfsr_q[4]_i_5__0_n_0 ),
        .I1(rom_q[4]),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(p_10_in22_in),
        .I4(Q[0]),
        .I5(\ls_packetiser/calc_payload_crc/p_15_in ),
        .O(\lfsr_q[8]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[9]_i_10__0 
       (.I0(p_1_in),
        .I1(Q[12]),
        .I2(p_10_in),
        .I3(Q[4]),
        .I4(\ls_packetiser/calc_payload_crc/p_6_in14_in ),
        .I5(\lfsr_q[6]_i_12__0_n_0 ),
        .O(\lfsr_q[9]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[9]_i_11 
       (.I0(\lfsr_q[9]_i_8__0_n_0 ),
        .I1(\lfsr_q[11]_i_16_n_0 ),
        .I2(Q[0]),
        .I3(\int_data_reg[23] ),
        .I4(\ls_packetiser/calc_payload_crc/p_15_in ),
        .I5(p_7_in),
        .O(\lfsr_q[9]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[9]_i_12 
       (.I0(\lfsr_q[11]_i_16_n_0 ),
        .I1(\lfsr_q[9]_i_19_n_0 ),
        .I2(\lfsr_q[10]_i_13__0_n_0 ),
        .I3(p_7_in),
        .I4(\int_data_reg[23] ),
        .I5(\int_data[17]_i_8_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/crc_16 [9]));
  LUT5 #(
    .INIT(32'h30200000)) 
    \lfsr_q[9]_i_13 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[27]),
        .O(\lfsr_q[9]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'h30200000)) 
    \lfsr_q[9]_i_14 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(rom_q[19]),
        .O(\lfsr_q[9]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \lfsr_q[9]_i_15 
       (.I0(\lfsr_q[15]_i_32_n_0 ),
        .I1(out[2]),
        .I2(\FSM_sequential_state_reg[1]_3 ),
        .I3(\int_data_reg[30]_0 ),
        .I4(\int_eot_reg[3] ),
        .I5(\int_data[11]_i_4__0_n_0 ),
        .O(\lfsr_q[9]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \lfsr_q[9]_i_16 
       (.I0(\FSM_sequential_state_reg[1]_3 ),
        .I1(out[2]),
        .I2(\int_data_reg[30]_0 ),
        .I3(\int_eot_reg[3] ),
        .I4(\lfsr_q[15]_i_32_n_0 ),
        .I5(\int_data[3]_i_2__1_n_0 ),
        .O(\lfsr_q[9]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \lfsr_q[9]_i_17 
       (.I0(rom_q[11]),
        .I1(\lfsr_q[4]_i_5__0_n_0 ),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(rom_q[3]),
        .I4(\lfsr_q[13]_i_5__0_n_0 ),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \lfsr_q[9]_i_18 
       (.I0(\lfsr_q_reg[8] ),
        .I1(\int_data[6]_i_2__3_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\int_data[14]_i_4_n_0 ),
        .I4(\lfsr_q[13]_i_17__1_n_0 ),
        .I5(\lfsr_q[4]_i_5__0_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/p_8_in12_in ));
  LUT6 #(
    .INIT(64'hAAAAA99955555666)) 
    \lfsr_q[9]_i_19 
       (.I0(Q[12]),
        .I1(\lfsr_q[9]_i_20_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\int_data[11]_i_4__0_n_0 ),
        .I4(\lfsr_q[6]_i_18_n_0 ),
        .I5(Q[4]),
        .O(\lfsr_q[9]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hFFEA)) 
    \lfsr_q[9]_i_1__0 
       (.I0(\lfsr_q_reg[12]_2 ),
        .I1(\lfsr_q[15]_i_4_n_0 ),
        .I2(\ls_packetiser/calc_payload_crc/crc_32 [9]),
        .I3(\lfsr_q[9]_i_4__0_n_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \lfsr_q[9]_i_20 
       (.I0(\lfsr_q[15]_i_32_n_0 ),
        .I1(out[2]),
        .I2(\FSM_sequential_state_reg[1]_3 ),
        .I3(\int_data_reg[30]_0 ),
        .I4(\int_eot_reg[3] ),
        .I5(\int_data[3]_i_2__1_n_0 ),
        .O(\lfsr_q[9]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[9]_i_3__0 
       (.I0(\lfsr_q[9]_i_6__0_n_0 ),
        .I1(\lfsr_q[9]_i_7__0_n_0 ),
        .I2(\lfsr_q[13]_i_12__0_n_0 ),
        .I3(\lfsr_q[9]_i_8__0_n_0 ),
        .I4(\lfsr_q[12]_i_10__0_n_0 ),
        .I5(\lfsr_q[9]_i_9__0_n_0 ),
        .O(\ls_packetiser/calc_payload_crc/crc_32 [9]));
  LUT6 #(
    .INIT(64'hFFFF960096009600)) 
    \lfsr_q[9]_i_4__0 
       (.I0(\lfsr_q[14]_i_14__0_n_0 ),
        .I1(\lfsr_q[9]_i_10__0_n_0 ),
        .I2(\lfsr_q[9]_i_11_n_0 ),
        .I3(\lfsr_q[13]_i_5__0_n_0 ),
        .I4(\ls_packetiser/calc_payload_crc/crc_16 [9]),
        .I5(\lfsr_q_reg[8] ),
        .O(\lfsr_q[9]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \lfsr_q[9]_i_5__0 
       (.I0(\lfsr_q[9]_i_13_n_0 ),
        .I1(\lfsr_q[4]_i_5__0_n_0 ),
        .I2(\lfsr_q[13]_i_5__0_n_0 ),
        .I3(\lfsr_q[9]_i_14_n_0 ),
        .I4(\lfsr_q[9]_i_15_n_0 ),
        .I5(\lfsr_q[9]_i_16_n_0 ),
        .O(p_7_in));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \lfsr_q[9]_i_6__0 
       (.I0(\lfsr_q[6]_i_12__0_n_0 ),
        .I1(\ls_packetiser/calc_payload_crc/p_6_in14_in ),
        .I2(Q[4]),
        .I3(\lfsr_q[6]_i_11__0_n_0 ),
        .I4(p_1_in),
        .I5(\ls_packetiser/calc_payload_crc/p_8_in12_in ),
        .O(\lfsr_q[9]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \lfsr_q[9]_i_7__0 
       (.I0(\ls_packetiser/calc_payload_crc/p_17_in ),
        .I1(p_10_in29_in),
        .I2(Q[1]),
        .I3(p_7_in),
        .O(\lfsr_q[9]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F7F7F7FF0808080)) 
    \lfsr_q[9]_i_8__0 
       (.I0(\lfsr_q[13]_i_5__0_n_0 ),
        .I1(rom_q[0]),
        .I2(\FSM_sequential_state_reg[1]_2 ),
        .I3(\lfsr_q[4]_i_5__0_n_0 ),
        .I4(rom_q[8]),
        .I5(Q[7]),
        .O(\lfsr_q[9]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \lfsr_q[9]_i_9__0 
       (.I0(\lfsr_q[14]_i_12__0_n_0 ),
        .I1(\lfsr_q[4]_i_5__0_n_0 ),
        .I2(rom_q[5]),
        .I3(\FSM_sequential_state_reg[1]_2 ),
        .I4(Q[10]),
        .O(\lfsr_q[9]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \plusOp_inferred__1/rom_addr[4]_i_2 
       (.I0(addra[3]),
        .I1(addra[1]),
        .I2(addra[0]),
        .I3(addra[2]),
        .O(\plusOp_inferred__1/rom_addr[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \plusOp_inferred__1/rom_addr[5]_i_2 
       (.I0(addra[4]),
        .I1(addra[2]),
        .I2(addra[0]),
        .I3(addra[1]),
        .I4(addra[3]),
        .O(\plusOp_inferred__1/rom_addr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \plusOp_inferred__1/rom_addr[8]_i_3 
       (.I0(addra[5]),
        .I1(addra[3]),
        .I2(addra[1]),
        .I3(addra[0]),
        .I4(addra[2]),
        .I5(addra[4]),
        .O(\plusOp_inferred__1/rom_addr[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \plusOp_inferred__1/rom_addr[9]_i_3 
       (.I0(addra[7]),
        .I1(\plusOp_inferred__1/rom_addr[8]_i_3_n_0 ),
        .I2(addra[6]),
        .O(\plusOp_inferred__1/rom_addr[9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0155)) 
    \rom_addr[0]_i_1 
       (.I0(\words_sent_reg[0]_0 [3]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [0]),
        .I3(addra[0]),
        .O(\rom_addr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01555501)) 
    \rom_addr[1]_i_1 
       (.I0(\words_sent_reg[0]_0 [3]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [0]),
        .I3(addra[0]),
        .I4(addra[1]),
        .O(\rom_addr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0155555555010101)) 
    \rom_addr[2]_i_1 
       (.I0(\words_sent_reg[0]_0 [3]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [0]),
        .I3(addra[0]),
        .I4(addra[1]),
        .I5(addra[2]),
        .O(\rom_addr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4555555554444444)) 
    \rom_addr[3]_i_1 
       (.I0(\words_sent_reg[0]_0 [3]),
        .I1(\rom_addr[8]_i_2_n_0 ),
        .I2(addra[1]),
        .I3(addra[0]),
        .I4(addra[2]),
        .I5(addra[3]),
        .O(\rom_addr[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01555501)) 
    \rom_addr[4]_i_1 
       (.I0(\words_sent_reg[0]_0 [3]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [0]),
        .I3(\plusOp_inferred__1/rom_addr[4]_i_2_n_0 ),
        .I4(addra[4]),
        .O(\rom_addr[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01555501)) 
    \rom_addr[5]_i_1 
       (.I0(\words_sent_reg[0]_0 [3]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [0]),
        .I3(\plusOp_inferred__1/rom_addr[5]_i_2_n_0 ),
        .I4(addra[5]),
        .O(\rom_addr[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01555501)) 
    \rom_addr[6]_i_1 
       (.I0(\words_sent_reg[0]_0 [3]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [0]),
        .I3(\plusOp_inferred__1/rom_addr[8]_i_3_n_0 ),
        .I4(addra[6]),
        .O(\rom_addr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0155555555010101)) 
    \rom_addr[7]_i_1 
       (.I0(\words_sent_reg[0]_0 [3]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [0]),
        .I3(\plusOp_inferred__1/rom_addr[8]_i_3_n_0 ),
        .I4(addra[6]),
        .I5(addra[7]),
        .O(\rom_addr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4555555554444444)) 
    \rom_addr[8]_i_1 
       (.I0(\words_sent_reg[0]_0 [3]),
        .I1(\rom_addr[8]_i_2_n_0 ),
        .I2(addra[6]),
        .I3(\plusOp_inferred__1/rom_addr[8]_i_3_n_0 ),
        .I4(addra[7]),
        .I5(addra[8]),
        .O(\rom_addr[8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \rom_addr[8]_i_2 
       (.I0(\words_sent_reg[0]_0 [1]),
        .I1(\words_sent_reg[0]_0 [0]),
        .O(\rom_addr[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002028202)) 
    \rom_addr[9]_i_1 
       (.I0(E),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\FSM_sequential_state_reg[0]_i_3__0_n_0 ),
        .I4(\words_sent_reg[0]_0 [0]),
        .I5(\words_sent_reg[0]_0 [3]),
        .O(\rom_addr[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0155555555010101)) 
    \rom_addr[9]_i_2 
       (.I0(\words_sent_reg[0]_0 [3]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [0]),
        .I3(\plusOp_inferred__1/rom_addr[9]_i_3_n_0 ),
        .I4(addra[8]),
        .I5(addra[9]),
        .O(\rom_addr[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rom_addr_reg[0] 
       (.C(ls_2xbit_clock),
        .CE(\rom_addr[9]_i_1_n_0 ),
        .D(\rom_addr[0]_i_1_n_0 ),
        .Q(addra[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rom_addr_reg[1] 
       (.C(ls_2xbit_clock),
        .CE(\rom_addr[9]_i_1_n_0 ),
        .D(\rom_addr[1]_i_1_n_0 ),
        .Q(addra[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rom_addr_reg[2] 
       (.C(ls_2xbit_clock),
        .CE(\rom_addr[9]_i_1_n_0 ),
        .D(\rom_addr[2]_i_1_n_0 ),
        .Q(addra[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rom_addr_reg[3] 
       (.C(ls_2xbit_clock),
        .CE(\rom_addr[9]_i_1_n_0 ),
        .D(\rom_addr[3]_i_1_n_0 ),
        .Q(addra[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rom_addr_reg[4] 
       (.C(ls_2xbit_clock),
        .CE(\rom_addr[9]_i_1_n_0 ),
        .D(\rom_addr[4]_i_1_n_0 ),
        .Q(addra[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rom_addr_reg[5] 
       (.C(ls_2xbit_clock),
        .CE(\rom_addr[9]_i_1_n_0 ),
        .D(\rom_addr[5]_i_1_n_0 ),
        .Q(addra[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rom_addr_reg[6] 
       (.C(ls_2xbit_clock),
        .CE(\rom_addr[9]_i_1_n_0 ),
        .D(\rom_addr[6]_i_1_n_0 ),
        .Q(addra[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rom_addr_reg[7] 
       (.C(ls_2xbit_clock),
        .CE(\rom_addr[9]_i_1_n_0 ),
        .D(\rom_addr[7]_i_1_n_0 ),
        .Q(addra[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rom_addr_reg[8] 
       (.C(ls_2xbit_clock),
        .CE(\rom_addr[9]_i_1_n_0 ),
        .D(\rom_addr[8]_i_1_n_0 ),
        .Q(addra[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \rom_addr_reg[9] 
       (.C(ls_2xbit_clock),
        .CE(\rom_addr[9]_i_1_n_0 ),
        .D(\rom_addr[9]_i_2_n_0 ),
        .Q(addra[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000001510000)) 
    \wait_cntr[0]_i_1 
       (.I0(\wait_cntr_reg_n_0_[0] ),
        .I1(\wait_cntr[18]_i_3_n_0 ),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\wait_cntr[18]_i_5_n_0 ),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [3]),
        .O(\wait_cntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004C40000)) 
    \wait_cntr[10]_i_1 
       (.I0(\wait_cntr[18]_i_3_n_0 ),
        .I1(\wait_cntr_reg[12]_i_2_n_6 ),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\wait_cntr[18]_i_5_n_0 ),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [3]),
        .O(\wait_cntr[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004C40000)) 
    \wait_cntr[11]_i_1 
       (.I0(\wait_cntr[18]_i_3_n_0 ),
        .I1(\wait_cntr_reg[12]_i_2_n_5 ),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\wait_cntr[18]_i_5_n_0 ),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [3]),
        .O(\wait_cntr[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004C40000)) 
    \wait_cntr[12]_i_1 
       (.I0(\wait_cntr[18]_i_3_n_0 ),
        .I1(\wait_cntr_reg[12]_i_2_n_4 ),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\wait_cntr[18]_i_5_n_0 ),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [3]),
        .O(\wait_cntr[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004C40000)) 
    \wait_cntr[13]_i_1 
       (.I0(\wait_cntr[18]_i_3_n_0 ),
        .I1(\wait_cntr_reg[16]_i_2_n_7 ),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\wait_cntr[18]_i_5_n_0 ),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [3]),
        .O(\wait_cntr[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004C40000)) 
    \wait_cntr[14]_i_1 
       (.I0(\wait_cntr[18]_i_3_n_0 ),
        .I1(\wait_cntr_reg[16]_i_2_n_6 ),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\wait_cntr[18]_i_5_n_0 ),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [3]),
        .O(\wait_cntr[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004C40000)) 
    \wait_cntr[15]_i_1 
       (.I0(\wait_cntr[18]_i_3_n_0 ),
        .I1(\wait_cntr_reg[16]_i_2_n_5 ),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\wait_cntr[18]_i_5_n_0 ),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [3]),
        .O(\wait_cntr[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004C40000)) 
    \wait_cntr[16]_i_1 
       (.I0(\wait_cntr[18]_i_3_n_0 ),
        .I1(\wait_cntr_reg[16]_i_2_n_4 ),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\wait_cntr[18]_i_5_n_0 ),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [3]),
        .O(\wait_cntr[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004C40000)) 
    \wait_cntr[17]_i_1 
       (.I0(\wait_cntr[18]_i_3_n_0 ),
        .I1(\wait_cntr_reg[18]_i_4_n_7 ),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\wait_cntr[18]_i_5_n_0 ),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [3]),
        .O(\wait_cntr[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000A200)) 
    \wait_cntr[18]_i_1 
       (.I0(E),
        .I1(\words_sent_reg[0]_0 [2]),
        .I2(\words_sent_reg[0]_0 [1]),
        .I3(\words_sent_reg[0]_0 [0]),
        .I4(\words_sent_reg[0]_0 [3]),
        .O(\wait_cntr[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \wait_cntr[18]_i_11 
       (.I0(\wait_cntr[18]_i_15_n_0 ),
        .I1(\wait_cntr_reg_n_0_[5] ),
        .I2(\wait_cntr_reg_n_0_[10] ),
        .I3(\wait_cntr[18]_i_13_n_0 ),
        .I4(\wait_cntr_reg_n_0_[11] ),
        .I5(\wait_cntr_reg_n_0_[12] ),
        .O(\wait_cntr[18]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wait_cntr[18]_i_12 
       (.I0(\wait_cntr_reg_n_0_[8] ),
        .I1(\wait_cntr_reg_n_0_[9] ),
        .I2(\wait_cntr_reg_n_0_[6] ),
        .I3(\wait_cntr_reg_n_0_[7] ),
        .O(\wait_cntr[18]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \wait_cntr[18]_i_13 
       (.I0(\wait_cntr_reg_n_0_[18] ),
        .I1(\wait_cntr_reg_n_0_[17] ),
        .I2(\wait_cntr_reg_n_0_[16] ),
        .O(\wait_cntr[18]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \wait_cntr[18]_i_14 
       (.I0(\wait_cntr_reg_n_0_[3] ),
        .I1(\wait_cntr_reg_n_0_[8] ),
        .I2(\wait_cntr_reg_n_0_[9] ),
        .I3(\wait_cntr_reg_n_0_[6] ),
        .I4(\wait_cntr_reg_n_0_[7] ),
        .I5(\wait_cntr[18]_i_7_n_0 ),
        .O(\wait_cntr[18]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \wait_cntr[18]_i_15 
       (.I0(\wait_cntr_reg_n_0_[0] ),
        .I1(\wait_cntr_reg_n_0_[1] ),
        .I2(\wait_cntr_reg_n_0_[2] ),
        .I3(\wait_cntr_reg_n_0_[4] ),
        .I4(\wait_cntr_reg_n_0_[3] ),
        .O(\wait_cntr[18]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004C40000)) 
    \wait_cntr[18]_i_2 
       (.I0(\wait_cntr[18]_i_3_n_0 ),
        .I1(\wait_cntr_reg[18]_i_4_n_6 ),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\wait_cntr[18]_i_5_n_0 ),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [3]),
        .O(\wait_cntr[18]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h000080FF)) 
    \wait_cntr[18]_i_3 
       (.I0(\wait_cntr_reg_n_0_[11] ),
        .I1(\wait_cntr_reg_n_0_[10] ),
        .I2(\wait_cntr[18]_i_6_n_0 ),
        .I3(\wait_cntr[18]_i_7_n_0 ),
        .I4(\wait_cntr[18]_i_8_n_0 ),
        .O(\wait_cntr[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \wait_cntr[18]_i_5 
       (.I0(\wait_cntr[18]_i_11_n_0 ),
        .I1(\wait_cntr_reg_n_0_[14] ),
        .I2(\wait_cntr[18]_i_12_n_0 ),
        .I3(\wait_cntr_reg_n_0_[15] ),
        .I4(\wait_cntr_reg_n_0_[13] ),
        .O(\wait_cntr[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \wait_cntr[18]_i_6 
       (.I0(\wait_cntr_reg_n_0_[4] ),
        .I1(\wait_cntr_reg_n_0_[5] ),
        .I2(\wait_cntr_reg_n_0_[7] ),
        .I3(\wait_cntr_reg_n_0_[6] ),
        .I4(\wait_cntr_reg_n_0_[9] ),
        .I5(\wait_cntr_reg_n_0_[8] ),
        .O(\wait_cntr[18]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \wait_cntr[18]_i_7 
       (.I0(\wait_cntr_reg_n_0_[14] ),
        .I1(\wait_cntr_reg_n_0_[15] ),
        .I2(\wait_cntr_reg_n_0_[12] ),
        .I3(\wait_cntr_reg_n_0_[13] ),
        .I4(\wait_cntr[18]_i_13_n_0 ),
        .O(\wait_cntr[18]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h1F00)) 
    \wait_cntr[18]_i_8 
       (.I0(\wait_cntr_reg_n_0_[0] ),
        .I1(\wait_cntr_reg_n_0_[1] ),
        .I2(\wait_cntr_reg_n_0_[2] ),
        .I3(\wait_cntr[18]_i_14_n_0 ),
        .O(\wait_cntr[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004C40000)) 
    \wait_cntr[1]_i_1 
       (.I0(\wait_cntr[18]_i_3_n_0 ),
        .I1(\wait_cntr_reg[4]_i_2_n_7 ),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\wait_cntr[18]_i_5_n_0 ),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [3]),
        .O(\wait_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004C40000)) 
    \wait_cntr[2]_i_1 
       (.I0(\wait_cntr[18]_i_3_n_0 ),
        .I1(\wait_cntr_reg[4]_i_2_n_6 ),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\wait_cntr[18]_i_5_n_0 ),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [3]),
        .O(\wait_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004C40000)) 
    \wait_cntr[3]_i_1 
       (.I0(\wait_cntr[18]_i_3_n_0 ),
        .I1(\wait_cntr_reg[4]_i_2_n_5 ),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\wait_cntr[18]_i_5_n_0 ),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [3]),
        .O(\wait_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004C40000)) 
    \wait_cntr[4]_i_1 
       (.I0(\wait_cntr[18]_i_3_n_0 ),
        .I1(\wait_cntr_reg[4]_i_2_n_4 ),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\wait_cntr[18]_i_5_n_0 ),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [3]),
        .O(\wait_cntr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004C40000)) 
    \wait_cntr[5]_i_1 
       (.I0(\wait_cntr[18]_i_3_n_0 ),
        .I1(\wait_cntr_reg[8]_i_2_n_7 ),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\wait_cntr[18]_i_5_n_0 ),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [3]),
        .O(\wait_cntr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004C40000)) 
    \wait_cntr[6]_i_1 
       (.I0(\wait_cntr[18]_i_3_n_0 ),
        .I1(\wait_cntr_reg[8]_i_2_n_6 ),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\wait_cntr[18]_i_5_n_0 ),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [3]),
        .O(\wait_cntr[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004C40000)) 
    \wait_cntr[7]_i_1 
       (.I0(\wait_cntr[18]_i_3_n_0 ),
        .I1(\wait_cntr_reg[8]_i_2_n_5 ),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\wait_cntr[18]_i_5_n_0 ),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [3]),
        .O(\wait_cntr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004C40000)) 
    \wait_cntr[8]_i_1 
       (.I0(\wait_cntr[18]_i_3_n_0 ),
        .I1(\wait_cntr_reg[8]_i_2_n_4 ),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\wait_cntr[18]_i_5_n_0 ),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [3]),
        .O(\wait_cntr[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004C40000)) 
    \wait_cntr[9]_i_1 
       (.I0(\wait_cntr[18]_i_3_n_0 ),
        .I1(\wait_cntr_reg[12]_i_2_n_7 ),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\wait_cntr[18]_i_5_n_0 ),
        .I4(\words_sent_reg[0]_0 [1]),
        .I5(\words_sent_reg[0]_0 [3]),
        .O(\wait_cntr[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \wait_cntr_reg[0] 
       (.C(ls_2xbit_clock),
        .CE(\wait_cntr[18]_i_1_n_0 ),
        .D(\wait_cntr[0]_i_1_n_0 ),
        .Q(\wait_cntr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_cntr_reg[10] 
       (.C(ls_2xbit_clock),
        .CE(\wait_cntr[18]_i_1_n_0 ),
        .D(\wait_cntr[10]_i_1_n_0 ),
        .Q(\wait_cntr_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_cntr_reg[11] 
       (.C(ls_2xbit_clock),
        .CE(\wait_cntr[18]_i_1_n_0 ),
        .D(\wait_cntr[11]_i_1_n_0 ),
        .Q(\wait_cntr_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_cntr_reg[12] 
       (.C(ls_2xbit_clock),
        .CE(\wait_cntr[18]_i_1_n_0 ),
        .D(\wait_cntr[12]_i_1_n_0 ),
        .Q(\wait_cntr_reg_n_0_[12] ),
        .R(1'b0));
  CARRY4 \wait_cntr_reg[12]_i_2 
       (.CI(\wait_cntr_reg[8]_i_2_n_0 ),
        .CO({\wait_cntr_reg[12]_i_2_n_0 ,\NLW_wait_cntr_reg[12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_cntr_reg[12]_i_2_n_4 ,\wait_cntr_reg[12]_i_2_n_5 ,\wait_cntr_reg[12]_i_2_n_6 ,\wait_cntr_reg[12]_i_2_n_7 }),
        .S({\wait_cntr_reg_n_0_[12] ,\wait_cntr_reg_n_0_[11] ,\wait_cntr_reg_n_0_[10] ,\wait_cntr_reg_n_0_[9] }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_cntr_reg[13] 
       (.C(ls_2xbit_clock),
        .CE(\wait_cntr[18]_i_1_n_0 ),
        .D(\wait_cntr[13]_i_1_n_0 ),
        .Q(\wait_cntr_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_cntr_reg[14] 
       (.C(ls_2xbit_clock),
        .CE(\wait_cntr[18]_i_1_n_0 ),
        .D(\wait_cntr[14]_i_1_n_0 ),
        .Q(\wait_cntr_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_cntr_reg[15] 
       (.C(ls_2xbit_clock),
        .CE(\wait_cntr[18]_i_1_n_0 ),
        .D(\wait_cntr[15]_i_1_n_0 ),
        .Q(\wait_cntr_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_cntr_reg[16] 
       (.C(ls_2xbit_clock),
        .CE(\wait_cntr[18]_i_1_n_0 ),
        .D(\wait_cntr[16]_i_1_n_0 ),
        .Q(\wait_cntr_reg_n_0_[16] ),
        .R(1'b0));
  CARRY4 \wait_cntr_reg[16]_i_2 
       (.CI(\wait_cntr_reg[12]_i_2_n_0 ),
        .CO({\wait_cntr_reg[16]_i_2_n_0 ,\NLW_wait_cntr_reg[16]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_cntr_reg[16]_i_2_n_4 ,\wait_cntr_reg[16]_i_2_n_5 ,\wait_cntr_reg[16]_i_2_n_6 ,\wait_cntr_reg[16]_i_2_n_7 }),
        .S({\wait_cntr_reg_n_0_[16] ,\wait_cntr_reg_n_0_[15] ,\wait_cntr_reg_n_0_[14] ,\wait_cntr_reg_n_0_[13] }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_cntr_reg[17] 
       (.C(ls_2xbit_clock),
        .CE(\wait_cntr[18]_i_1_n_0 ),
        .D(\wait_cntr[17]_i_1_n_0 ),
        .Q(\wait_cntr_reg_n_0_[17] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_cntr_reg[18] 
       (.C(ls_2xbit_clock),
        .CE(\wait_cntr[18]_i_1_n_0 ),
        .D(\wait_cntr[18]_i_2_n_0 ),
        .Q(\wait_cntr_reg_n_0_[18] ),
        .R(1'b0));
  CARRY4 \wait_cntr_reg[18]_i_4 
       (.CI(\wait_cntr_reg[16]_i_2_n_0 ),
        .CO(\NLW_wait_cntr_reg[18]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_wait_cntr_reg[18]_i_4_O_UNCONNECTED [3:2],\wait_cntr_reg[18]_i_4_n_6 ,\wait_cntr_reg[18]_i_4_n_7 }),
        .S({1'b0,1'b0,\wait_cntr_reg_n_0_[18] ,\wait_cntr_reg_n_0_[17] }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_cntr_reg[1] 
       (.C(ls_2xbit_clock),
        .CE(\wait_cntr[18]_i_1_n_0 ),
        .D(\wait_cntr[1]_i_1_n_0 ),
        .Q(\wait_cntr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_cntr_reg[2] 
       (.C(ls_2xbit_clock),
        .CE(\wait_cntr[18]_i_1_n_0 ),
        .D(\wait_cntr[2]_i_1_n_0 ),
        .Q(\wait_cntr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_cntr_reg[3] 
       (.C(ls_2xbit_clock),
        .CE(\wait_cntr[18]_i_1_n_0 ),
        .D(\wait_cntr[3]_i_1_n_0 ),
        .Q(\wait_cntr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_cntr_reg[4] 
       (.C(ls_2xbit_clock),
        .CE(\wait_cntr[18]_i_1_n_0 ),
        .D(\wait_cntr[4]_i_1_n_0 ),
        .Q(\wait_cntr_reg_n_0_[4] ),
        .R(1'b0));
  CARRY4 \wait_cntr_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\wait_cntr_reg[4]_i_2_n_0 ,\NLW_wait_cntr_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\wait_cntr_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_cntr_reg[4]_i_2_n_4 ,\wait_cntr_reg[4]_i_2_n_5 ,\wait_cntr_reg[4]_i_2_n_6 ,\wait_cntr_reg[4]_i_2_n_7 }),
        .S({\wait_cntr_reg_n_0_[4] ,\wait_cntr_reg_n_0_[3] ,\wait_cntr_reg_n_0_[2] ,\wait_cntr_reg_n_0_[1] }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_cntr_reg[5] 
       (.C(ls_2xbit_clock),
        .CE(\wait_cntr[18]_i_1_n_0 ),
        .D(\wait_cntr[5]_i_1_n_0 ),
        .Q(\wait_cntr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_cntr_reg[6] 
       (.C(ls_2xbit_clock),
        .CE(\wait_cntr[18]_i_1_n_0 ),
        .D(\wait_cntr[6]_i_1_n_0 ),
        .Q(\wait_cntr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_cntr_reg[7] 
       (.C(ls_2xbit_clock),
        .CE(\wait_cntr[18]_i_1_n_0 ),
        .D(\wait_cntr[7]_i_1_n_0 ),
        .Q(\wait_cntr_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \wait_cntr_reg[8] 
       (.C(ls_2xbit_clock),
        .CE(\wait_cntr[18]_i_1_n_0 ),
        .D(\wait_cntr[8]_i_1_n_0 ),
        .Q(\wait_cntr_reg_n_0_[8] ),
        .R(1'b0));
  CARRY4 \wait_cntr_reg[8]_i_2 
       (.CI(\wait_cntr_reg[4]_i_2_n_0 ),
        .CO({\wait_cntr_reg[8]_i_2_n_0 ,\NLW_wait_cntr_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\wait_cntr_reg[8]_i_2_n_4 ,\wait_cntr_reg[8]_i_2_n_5 ,\wait_cntr_reg[8]_i_2_n_6 ,\wait_cntr_reg[8]_i_2_n_7 }),
        .S({\wait_cntr_reg_n_0_[8] ,\wait_cntr_reg_n_0_[7] ,\wait_cntr_reg_n_0_[6] ,\wait_cntr_reg_n_0_[5] }));
  FDRE #(
    .INIT(1'b0)) 
    \wait_cntr_reg[9] 
       (.C(ls_2xbit_clock),
        .CE(\wait_cntr[18]_i_1_n_0 ),
        .D(\wait_cntr[9]_i_1_n_0 ),
        .Q(\wait_cntr_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \word_count[8]_i_1 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [3]),
        .I4(\FSM_sequential_state_reg[2]_2 [0]),
        .I5(\FSM_sequential_state_reg[2]_2 [1]),
        .O(\word_count_reg[8] ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \word_count[8]_i_1__0 
       (.I0(\words_sent_reg[0]_0 [0]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [3]),
        .I4(\FSM_sequential_state_reg[2]_3 [0]),
        .I5(\FSM_sequential_state_reg[2]_3 [1]),
        .O(\word_count_reg[0] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    word_fifo_i_1
       (.I0(word_pack_wren),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(\words_sent_reg[0]_0 [0]),
        .O(wr_en));
  LUT5 #(
    .INIT(32'h00000008)) 
    word_fifo_i_2
       (.I0(word_pack_wren_2),
        .I1(\words_sent_reg[0]_0 [3]),
        .I2(\words_sent_reg[0]_0 [2]),
        .I3(\words_sent_reg[0]_0 [1]),
        .I4(\words_sent_reg[0]_0 [0]),
        .O(word_fifo));
  LUT3 #(
    .INIT(8'h04)) 
    \words_sent[0]_i_1 
       (.I0(words_sent[0]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [3]),
        .O(\words_sent[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \words_sent[10]_i_1 
       (.I0(plusOp_0[10]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [3]),
        .O(\words_sent[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \words_sent[11]_i_1 
       (.I0(plusOp_0[11]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [3]),
        .O(\words_sent[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \words_sent[12]_i_1 
       (.I0(plusOp_0[12]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [3]),
        .O(\words_sent[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \words_sent[13]_i_1 
       (.I0(plusOp_0[13]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [3]),
        .O(\words_sent[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \words_sent[14]_i_1 
       (.I0(plusOp_0[14]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [3]),
        .O(\words_sent[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000A20000)) 
    \words_sent[15]_i_1 
       (.I0(E),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\FSM_sequential_state_reg[0]_i_3__0_n_0 ),
        .I3(\words_sent_reg[0]_0 [0]),
        .I4(\words_sent_reg[0]_0 [2]),
        .I5(\words_sent_reg[0]_0 [3]),
        .O(\words_sent[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \words_sent[15]_i_2 
       (.I0(plusOp_0[15]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [3]),
        .O(\words_sent[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \words_sent[1]_i_1 
       (.I0(plusOp_0[1]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [3]),
        .O(\words_sent[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \words_sent[2]_i_1 
       (.I0(plusOp_0[2]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [3]),
        .O(\words_sent[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \words_sent[3]_i_1 
       (.I0(plusOp_0[3]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [3]),
        .O(\words_sent[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \words_sent[4]_i_1 
       (.I0(plusOp_0[4]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [3]),
        .O(\words_sent[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \words_sent[5]_i_1 
       (.I0(plusOp_0[5]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [3]),
        .O(\words_sent[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \words_sent[6]_i_1 
       (.I0(plusOp_0[6]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [3]),
        .O(\words_sent[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \words_sent[7]_i_1 
       (.I0(plusOp_0[7]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [3]),
        .O(\words_sent[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \words_sent[8]_i_1 
       (.I0(plusOp_0[8]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [3]),
        .O(\words_sent[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \words_sent[9]_i_1 
       (.I0(plusOp_0[9]),
        .I1(\words_sent_reg[0]_0 [1]),
        .I2(\words_sent_reg[0]_0 [3]),
        .O(\words_sent[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \words_sent_reg[0] 
       (.C(ls_2xbit_clock),
        .CE(\words_sent[15]_i_1_n_0 ),
        .D(\words_sent[0]_i_1_n_0 ),
        .Q(words_sent[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \words_sent_reg[10] 
       (.C(ls_2xbit_clock),
        .CE(\words_sent[15]_i_1_n_0 ),
        .D(\words_sent[10]_i_1_n_0 ),
        .Q(words_sent[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \words_sent_reg[11] 
       (.C(ls_2xbit_clock),
        .CE(\words_sent[15]_i_1_n_0 ),
        .D(\words_sent[11]_i_1_n_0 ),
        .Q(words_sent[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \words_sent_reg[12] 
       (.C(ls_2xbit_clock),
        .CE(\words_sent[15]_i_1_n_0 ),
        .D(\words_sent[12]_i_1_n_0 ),
        .Q(words_sent[12]),
        .R(1'b0));
  CARRY4 \words_sent_reg[12]_i_2 
       (.CI(\words_sent_reg[8]_i_2_n_0 ),
        .CO({\words_sent_reg[12]_i_2_n_0 ,\NLW_words_sent_reg[12]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[12:9]),
        .S(words_sent[12:9]));
  FDRE #(
    .INIT(1'b0)) 
    \words_sent_reg[13] 
       (.C(ls_2xbit_clock),
        .CE(\words_sent[15]_i_1_n_0 ),
        .D(\words_sent[13]_i_1_n_0 ),
        .Q(words_sent[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \words_sent_reg[14] 
       (.C(ls_2xbit_clock),
        .CE(\words_sent[15]_i_1_n_0 ),
        .D(\words_sent[14]_i_1_n_0 ),
        .Q(words_sent[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \words_sent_reg[15] 
       (.C(ls_2xbit_clock),
        .CE(\words_sent[15]_i_1_n_0 ),
        .D(\words_sent[15]_i_2_n_0 ),
        .Q(words_sent[15]),
        .R(1'b0));
  CARRY4 \words_sent_reg[15]_i_3 
       (.CI(\words_sent_reg[12]_i_2_n_0 ),
        .CO(\NLW_words_sent_reg[15]_i_3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_words_sent_reg[15]_i_3_O_UNCONNECTED [3],plusOp_0[15:13]}),
        .S({1'b0,words_sent[15:13]}));
  FDRE #(
    .INIT(1'b0)) 
    \words_sent_reg[1] 
       (.C(ls_2xbit_clock),
        .CE(\words_sent[15]_i_1_n_0 ),
        .D(\words_sent[1]_i_1_n_0 ),
        .Q(words_sent[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \words_sent_reg[2] 
       (.C(ls_2xbit_clock),
        .CE(\words_sent[15]_i_1_n_0 ),
        .D(\words_sent[2]_i_1_n_0 ),
        .Q(words_sent[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \words_sent_reg[3] 
       (.C(ls_2xbit_clock),
        .CE(\words_sent[15]_i_1_n_0 ),
        .D(\words_sent[3]_i_1_n_0 ),
        .Q(words_sent[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \words_sent_reg[4] 
       (.C(ls_2xbit_clock),
        .CE(\words_sent[15]_i_1_n_0 ),
        .D(\words_sent[4]_i_1_n_0 ),
        .Q(words_sent[4]),
        .R(1'b0));
  CARRY4 \words_sent_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\words_sent_reg[4]_i_2_n_0 ,\NLW_words_sent_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(words_sent[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[4:1]),
        .S(words_sent[4:1]));
  FDRE #(
    .INIT(1'b0)) 
    \words_sent_reg[5] 
       (.C(ls_2xbit_clock),
        .CE(\words_sent[15]_i_1_n_0 ),
        .D(\words_sent[5]_i_1_n_0 ),
        .Q(words_sent[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \words_sent_reg[6] 
       (.C(ls_2xbit_clock),
        .CE(\words_sent[15]_i_1_n_0 ),
        .D(\words_sent[6]_i_1_n_0 ),
        .Q(words_sent[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \words_sent_reg[7] 
       (.C(ls_2xbit_clock),
        .CE(\words_sent[15]_i_1_n_0 ),
        .D(\words_sent[7]_i_1_n_0 ),
        .Q(words_sent[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \words_sent_reg[8] 
       (.C(ls_2xbit_clock),
        .CE(\words_sent[15]_i_1_n_0 ),
        .D(\words_sent[8]_i_1_n_0 ),
        .Q(words_sent[8]),
        .R(1'b0));
  CARRY4 \words_sent_reg[8]_i_2 
       (.CI(\words_sent_reg[4]_i_2_n_0 ),
        .CO({\words_sent_reg[8]_i_2_n_0 ,\NLW_words_sent_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp_0[8:5]),
        .S(words_sent[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \words_sent_reg[9] 
       (.C(ls_2xbit_clock),
        .CE(\words_sent[15]_i_1_n_0 ),
        .D(\words_sent[9]_i_1_n_0 ),
        .Q(words_sent[9]),
        .R(1'b0));
endmodule

module test_pattern_enhanced
   (pattern_vsync,
    pattern_hsync,
    word_pack_reset,
    left_video_den,
    word_pack_reset_0,
    right_video_den,
    AR,
    rst,
    \rgb_int_reg[23] ,
    pixel_clock,
    reset_n_IBUF,
    D);
  output pattern_vsync;
  output pattern_hsync;
  output word_pack_reset;
  output left_video_den;
  output word_pack_reset_0;
  output right_video_den;
  output [0:0]AR;
  output rst;
  output [23:0]\rgb_int_reg[23] ;
  input pixel_clock;
  input reset_n_IBUF;
  input [1:0]D;

  wire disp_int_i_3__0_n_0;
  wire disp_int_i_3_n_0;
  wire int_den;
  wire int_hsync;
  wire \int_pixel_x_reg_n_0_[10] ;
  wire \int_pixel_x_reg_n_0_[2] ;
  wire \int_pixel_x_reg_n_0_[3] ;
  wire \int_pixel_x_reg_n_0_[4] ;
  wire \int_pixel_x_reg_n_0_[5] ;
  wire \int_pixel_x_reg_n_0_[6] ;
  wire \int_pixel_x_reg_n_0_[7] ;
  wire \int_pixel_x_reg_n_0_[8] ;
  wire \int_pixel_x_reg_n_0_[9] ;
  wire int_vsync;
  wire left_video_den;
  wire pattern_den;
  wire pattern_hsync;
  wire pattern_vsync;
  wire [10:2]pattern_x;
  wire pixel_clock;
  wire reset_n_IBUF;
  wire right_video_den;
  wire rst;
  wire tmg_den;
  wire tmg_hsync;
  wire tmg_n_12;
  wire tmg_n_13;
  wire tmg_n_14;
  wire tmg_n_15;
  wire tmg_n_16;
  wire tmg_n_18;
  wire tmg_n_19;
  wire tmg_n_20;
  wire tmg_n_21;
  wire tmg_n_26;
  wire tmg_vsync;
  wire word_pack_reset;
  wire word_pack_reset_0;
  wire \NLW_tmg_int_pixel_y_reg[10]_UNCONNECTED ;
  wire \NLW_tmg_int_pixel_y_reg[10]_0_UNCONNECTED ;
  wire \NLW_tmg_int_pixel_y_reg[4]_UNCONNECTED ;
  wire \NLW_tmg_int_pixel_y_reg[5]_UNCONNECTED ;
  wire \NLW_tmg_int_pixel_y_reg[6]_UNCONNECTED ;
  wire \NLW_tmg_int_pixel_y_reg[7]_UNCONNECTED ;
  wire \NLW_tmg_int_pixel_y_reg[8]_UNCONNECTED ;
  wire \NLW_tmg_int_pixel_y_reg[9]_UNCONNECTED ;
  wire NLW_tmg_int_vsync_UNCONNECTED;
  wire NLW_tmg_odd_frame_int_UNCONNECTED;
  wire NLW_tmg_odd_frame_int_reg_UNCONNECTED;
  wire [0:0]NLW_tmg_AR_UNCONNECTED;
  wire [3:0]NLW_tmg_Q_UNCONNECTED;
  wire [0:0]\NLW_tmg_int_pixel_x_reg[4]_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    disp_int_i_1
       (.I0(left_video_den),
        .O(word_pack_reset));
  LUT1 #(
    .INIT(2'h1)) 
    disp_int_i_1__0
       (.I0(right_video_den),
        .O(word_pack_reset_0));
  LUT5 #(
    .INIT(32'h10550000)) 
    disp_int_i_2
       (.I0(pattern_x[10]),
        .I1(pattern_x[7]),
        .I2(disp_int_i_3_n_0),
        .I3(pattern_x[9]),
        .I4(pattern_den),
        .O(left_video_den));
  LUT5 #(
    .INIT(32'hFEAA0000)) 
    disp_int_i_2__0
       (.I0(pattern_x[10]),
        .I1(pattern_x[7]),
        .I2(disp_int_i_3__0_n_0),
        .I3(pattern_x[9]),
        .I4(pattern_den),
        .O(right_video_den));
  LUT6 #(
    .INIT(64'h0000000000001555)) 
    disp_int_i_3
       (.I0(pattern_x[5]),
        .I1(pattern_x[3]),
        .I2(pattern_x[4]),
        .I3(pattern_x[2]),
        .I4(pattern_x[8]),
        .I5(pattern_x[6]),
        .O(disp_int_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEAAA)) 
    disp_int_i_3__0
       (.I0(pattern_x[5]),
        .I1(pattern_x[3]),
        .I2(pattern_x[4]),
        .I3(pattern_x[2]),
        .I4(pattern_x[8]),
        .I5(pattern_x[6]),
        .O(disp_int_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_den_reg
       (.C(pixel_clock),
        .CE(1'b1),
        .D(tmg_den),
        .Q(int_den),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    int_hsync_reg
       (.C(pixel_clock),
        .CE(1'b1),
        .D(tmg_hsync),
        .Q(int_hsync),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \int_pixel_x_reg[10] 
       (.C(pixel_clock),
        .CE(1'b1),
        .D(tmg_n_13),
        .Q(\int_pixel_x_reg_n_0_[10] ),
        .R(tmg_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \int_pixel_x_reg[2] 
       (.C(pixel_clock),
        .CE(1'b1),
        .D(tmg_n_21),
        .Q(\int_pixel_x_reg_n_0_[2] ),
        .R(tmg_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \int_pixel_x_reg[3] 
       (.C(pixel_clock),
        .CE(1'b1),
        .D(tmg_n_20),
        .Q(\int_pixel_x_reg_n_0_[3] ),
        .R(tmg_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \int_pixel_x_reg[4] 
       (.C(pixel_clock),
        .CE(1'b1),
        .D(tmg_n_19),
        .Q(\int_pixel_x_reg_n_0_[4] ),
        .R(tmg_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \int_pixel_x_reg[5] 
       (.C(pixel_clock),
        .CE(1'b1),
        .D(tmg_n_26),
        .Q(\int_pixel_x_reg_n_0_[5] ),
        .R(tmg_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \int_pixel_x_reg[6] 
       (.C(pixel_clock),
        .CE(1'b1),
        .D(tmg_n_16),
        .Q(\int_pixel_x_reg_n_0_[6] ),
        .R(tmg_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \int_pixel_x_reg[7] 
       (.C(pixel_clock),
        .CE(1'b1),
        .D(tmg_n_14),
        .Q(\int_pixel_x_reg_n_0_[7] ),
        .R(tmg_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \int_pixel_x_reg[8] 
       (.C(pixel_clock),
        .CE(1'b1),
        .D(tmg_n_15),
        .Q(\int_pixel_x_reg_n_0_[8] ),
        .R(tmg_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \int_pixel_x_reg[9] 
       (.C(pixel_clock),
        .CE(1'b1),
        .D(tmg_n_12),
        .Q(\int_pixel_x_reg_n_0_[9] ),
        .R(tmg_n_18));
  FDRE #(
    .INIT(1'b0)) 
    int_vsync_reg
       (.C(pixel_clock),
        .CE(1'b1),
        .D(tmg_vsync),
        .Q(int_vsync),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \left_dsi/word_fifo_i_1 
       (.I0(pattern_vsync),
        .O(rst));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_x_reg[10] 
       (.C(pixel_clock),
        .CE(1'b1),
        .D(\int_pixel_x_reg_n_0_[10] ),
        .Q(pattern_x[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_x_reg[2] 
       (.C(pixel_clock),
        .CE(1'b1),
        .D(\int_pixel_x_reg_n_0_[2] ),
        .Q(pattern_x[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_x_reg[3] 
       (.C(pixel_clock),
        .CE(1'b1),
        .D(\int_pixel_x_reg_n_0_[3] ),
        .Q(pattern_x[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_x_reg[4] 
       (.C(pixel_clock),
        .CE(1'b1),
        .D(\int_pixel_x_reg_n_0_[4] ),
        .Q(pattern_x[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_x_reg[5] 
       (.C(pixel_clock),
        .CE(1'b1),
        .D(\int_pixel_x_reg_n_0_[5] ),
        .Q(pattern_x[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_x_reg[6] 
       (.C(pixel_clock),
        .CE(1'b1),
        .D(\int_pixel_x_reg_n_0_[6] ),
        .Q(pattern_x[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_x_reg[7] 
       (.C(pixel_clock),
        .CE(1'b1),
        .D(\int_pixel_x_reg_n_0_[7] ),
        .Q(pattern_x[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_x_reg[8] 
       (.C(pixel_clock),
        .CE(1'b1),
        .D(\int_pixel_x_reg_n_0_[8] ),
        .Q(pattern_x[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pixel_x_reg[9] 
       (.C(pixel_clock),
        .CE(1'b1),
        .D(\int_pixel_x_reg_n_0_[9] ),
        .Q(pattern_x[9]),
        .R(1'b0));
  video_timing_ctrl tmg
       (.AR(NLW_tmg_AR_UNCONNECTED[0]),
        .Q(NLW_tmg_Q_UNCONNECTED[3:0]),
        .\int_pixel_x_reg[0] (tmg_n_18),
        .\int_pixel_x_reg[10] (tmg_n_13),
        .\int_pixel_x_reg[4] ({tmg_n_19,tmg_n_20,tmg_n_21,\NLW_tmg_int_pixel_x_reg[4]_UNCONNECTED [0]}),
        .\int_pixel_x_reg[5] (tmg_n_26),
        .\int_pixel_x_reg[6] (tmg_n_16),
        .\int_pixel_x_reg[7] (tmg_n_14),
        .\int_pixel_x_reg[8] (tmg_n_15),
        .\int_pixel_x_reg[9] (tmg_n_12),
        .\int_pixel_y_reg[10] (\NLW_tmg_int_pixel_y_reg[10]_UNCONNECTED ),
        .\int_pixel_y_reg[10]_0 (\NLW_tmg_int_pixel_y_reg[10]_0_UNCONNECTED ),
        .\int_pixel_y_reg[4] (\NLW_tmg_int_pixel_y_reg[4]_UNCONNECTED ),
        .\int_pixel_y_reg[5] (\NLW_tmg_int_pixel_y_reg[5]_UNCONNECTED ),
        .\int_pixel_y_reg[6] (\NLW_tmg_int_pixel_y_reg[6]_UNCONNECTED ),
        .\int_pixel_y_reg[7] (\NLW_tmg_int_pixel_y_reg[7]_UNCONNECTED ),
        .\int_pixel_y_reg[8] (\NLW_tmg_int_pixel_y_reg[8]_UNCONNECTED ),
        .\int_pixel_y_reg[9] (\NLW_tmg_int_pixel_y_reg[9]_UNCONNECTED ),
        .int_vsync(NLW_tmg_int_vsync_UNCONNECTED),
        .odd_frame_int(NLW_tmg_odd_frame_int_UNCONNECTED),
        .odd_frame_int_reg(NLW_tmg_odd_frame_int_reg_UNCONNECTED),
        .pixel_clock(pixel_clock),
        .reset_n_IBUF(reset_n_IBUF),
        .tmg_den(tmg_den),
        .tmg_hsync(tmg_hsync),
        .tmg_vsync(tmg_vsync));
  FDRE #(
    .INIT(1'b0)) 
    video_den_reg
       (.C(pixel_clock),
        .CE(1'b1),
        .D(int_den),
        .Q(pattern_den),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    video_hsync_reg
       (.C(pixel_clock),
        .CE(1'b1),
        .D(int_hsync),
        .Q(pattern_hsync),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    video_vsync_reg
       (.C(pixel_clock),
        .CE(1'b1),
        .D(int_vsync),
        .Q(pattern_vsync),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "video_data_fifo,fifo_generator_v13_1_2,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "fifo_generator_v13_1_2,Vivado 2016.3" *) 
module video_data_fifo
   (rst,
    wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty);
  input rst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) input wr_clk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [31:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [31:0]dout;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;

  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_injectdbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_injectsbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_injectdbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_injectsbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_injectdbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_injectsbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_injectdbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_injectsbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_injectdbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_injectsbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_injectdbiterr_UNCONNECTED;
  wire NLW_U0_axis_injectsbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_backup_UNCONNECTED;
  wire NLW_U0_backup_marker_UNCONNECTED;
  wire NLW_U0_clk_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_empty_UNCONNECTED;
  wire NLW_U0_full_UNCONNECTED;
  wire NLW_U0_injectdbiterr_UNCONNECTED;
  wire NLW_U0_injectsbiterr_UNCONNECTED;
  wire NLW_U0_int_clk_UNCONNECTED;
  wire NLW_U0_m_aclk_UNCONNECTED;
  wire NLW_U0_m_aclk_en_UNCONNECTED;
  wire NLW_U0_m_axi_arready_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awready_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_bvalid_UNCONNECTED;
  wire NLW_U0_m_axi_rlast_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_rvalid_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wready_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tready_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_aclk_UNCONNECTED;
  wire NLW_U0_s_aclk_en_UNCONNECTED;
  wire NLW_U0_s_aresetn_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_arvalid_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_awvalid_UNCONNECTED;
  wire NLW_U0_s_axi_bready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rready_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wlast_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axi_wvalid_UNCONNECTED;
  wire NLW_U0_s_axis_tlast_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_s_axis_tvalid_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_sleep_UNCONNECTED;
  wire NLW_U0_srst_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [3:0]NLW_U0_axi_ar_prog_empty_thresh_UNCONNECTED;
  wire [3:0]NLW_U0_axi_ar_prog_full_thresh_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [3:0]NLW_U0_axi_aw_prog_empty_thresh_UNCONNECTED;
  wire [3:0]NLW_U0_axi_aw_prog_full_thresh_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [3:0]NLW_U0_axi_b_prog_empty_thresh_UNCONNECTED;
  wire [3:0]NLW_U0_axi_b_prog_full_thresh_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [9:0]NLW_U0_axi_r_prog_empty_thresh_UNCONNECTED;
  wire [9:0]NLW_U0_axi_r_prog_full_thresh_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [9:0]NLW_U0_axi_w_prog_empty_thresh_UNCONNECTED;
  wire [9:0]NLW_U0_axi_w_prog_full_thresh_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [9:0]NLW_U0_axis_prog_empty_thresh_UNCONNECTED;
  wire [9:0]NLW_U0_axis_prog_full_thresh_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_din_UNCONNECTED;
  wire [31:0]NLW_U0_dout_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_ruser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [10:0]NLW_U0_prog_empty_thresh_UNCONNECTED;
  wire [10:0]NLW_U0_prog_empty_thresh_assert_UNCONNECTED;
  wire [10:0]NLW_U0_prog_empty_thresh_negate_UNCONNECTED;
  wire [10:0]NLW_U0_prog_full_thresh_UNCONNECTED;
  wire [10:0]NLW_U0_prog_full_thresh_assert_UNCONNECTED;
  wire [10:0]NLW_U0_prog_full_thresh_negate_UNCONNECTED;
  wire [10:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_awuser_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_s_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_s_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_s_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_s_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_s_axis_tuser_UNCONNECTED;
  wire [10:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "11" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "32" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "32" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "kintex7" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "2" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "1" *) 
  (* C_PRELOAD_REGS = "0" *) 
  (* C_PRIM_FIFO_TYPE = "2kx18" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "2045" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "2044" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "11" *) 
  (* C_RD_DEPTH = "2048" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "11" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "11" *) 
  (* C_WR_DEPTH = "2048" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "11" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  video_data_fifo_fifo_generator_v13_1_2 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(NLW_U0_axi_ar_injectdbiterr_UNCONNECTED),
        .axi_ar_injectsbiterr(NLW_U0_axi_ar_injectsbiterr_UNCONNECTED),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh(NLW_U0_axi_ar_prog_empty_thresh_UNCONNECTED[3:0]),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh(NLW_U0_axi_ar_prog_full_thresh_UNCONNECTED[3:0]),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(NLW_U0_axi_aw_injectdbiterr_UNCONNECTED),
        .axi_aw_injectsbiterr(NLW_U0_axi_aw_injectsbiterr_UNCONNECTED),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh(NLW_U0_axi_aw_prog_empty_thresh_UNCONNECTED[3:0]),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh(NLW_U0_axi_aw_prog_full_thresh_UNCONNECTED[3:0]),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(NLW_U0_axi_b_injectdbiterr_UNCONNECTED),
        .axi_b_injectsbiterr(NLW_U0_axi_b_injectsbiterr_UNCONNECTED),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh(NLW_U0_axi_b_prog_empty_thresh_UNCONNECTED[3:0]),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh(NLW_U0_axi_b_prog_full_thresh_UNCONNECTED[3:0]),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(NLW_U0_axi_r_injectdbiterr_UNCONNECTED),
        .axi_r_injectsbiterr(NLW_U0_axi_r_injectsbiterr_UNCONNECTED),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh(NLW_U0_axi_r_prog_empty_thresh_UNCONNECTED[9:0]),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh(NLW_U0_axi_r_prog_full_thresh_UNCONNECTED[9:0]),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(NLW_U0_axi_w_injectdbiterr_UNCONNECTED),
        .axi_w_injectsbiterr(NLW_U0_axi_w_injectsbiterr_UNCONNECTED),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh(NLW_U0_axi_w_prog_empty_thresh_UNCONNECTED[9:0]),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh(NLW_U0_axi_w_prog_full_thresh_UNCONNECTED[9:0]),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(NLW_U0_axis_injectdbiterr_UNCONNECTED),
        .axis_injectsbiterr(NLW_U0_axis_injectsbiterr_UNCONNECTED),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh(NLW_U0_axis_prog_empty_thresh_UNCONNECTED[9:0]),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh(NLW_U0_axis_prog_full_thresh_UNCONNECTED[9:0]),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(NLW_U0_backup_UNCONNECTED),
        .backup_marker(NLW_U0_backup_marker_UNCONNECTED),
        .clk(NLW_U0_clk_UNCONNECTED),
        .data_count(NLW_U0_data_count_UNCONNECTED[10:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(NLW_U0_din_UNCONNECTED[31:0]),
        .dout(NLW_U0_dout_UNCONNECTED[31:0]),
        .empty(NLW_U0_empty_UNCONNECTED),
        .full(NLW_U0_full_UNCONNECTED),
        .injectdbiterr(NLW_U0_injectdbiterr_UNCONNECTED),
        .injectsbiterr(NLW_U0_injectsbiterr_UNCONNECTED),
        .int_clk(NLW_U0_int_clk_UNCONNECTED),
        .m_aclk(NLW_U0_m_aclk_UNCONNECTED),
        .m_aclk_en(NLW_U0_m_aclk_en_UNCONNECTED),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(NLW_U0_m_axi_arready_UNCONNECTED),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(NLW_U0_m_axi_awready_UNCONNECTED),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(NLW_U0_m_axi_bid_UNCONNECTED[0]),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp(NLW_U0_m_axi_bresp_UNCONNECTED[1:0]),
        .m_axi_buser(NLW_U0_m_axi_buser_UNCONNECTED[0]),
        .m_axi_bvalid(NLW_U0_m_axi_bvalid_UNCONNECTED),
        .m_axi_rdata(NLW_U0_m_axi_rdata_UNCONNECTED[63:0]),
        .m_axi_rid(NLW_U0_m_axi_rid_UNCONNECTED[0]),
        .m_axi_rlast(NLW_U0_m_axi_rlast_UNCONNECTED),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp(NLW_U0_m_axi_rresp_UNCONNECTED[1:0]),
        .m_axi_ruser(NLW_U0_m_axi_ruser_UNCONNECTED[0]),
        .m_axi_rvalid(NLW_U0_m_axi_rvalid_UNCONNECTED),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(NLW_U0_m_axi_wready_UNCONNECTED),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(NLW_U0_m_axis_tready_UNCONNECTED),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh(NLW_U0_prog_empty_thresh_UNCONNECTED[10:0]),
        .prog_empty_thresh_assert(NLW_U0_prog_empty_thresh_assert_UNCONNECTED[10:0]),
        .prog_empty_thresh_negate(NLW_U0_prog_empty_thresh_negate_UNCONNECTED[10:0]),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh(NLW_U0_prog_full_thresh_UNCONNECTED[10:0]),
        .prog_full_thresh_assert(NLW_U0_prog_full_thresh_assert_UNCONNECTED[10:0]),
        .prog_full_thresh_negate(NLW_U0_prog_full_thresh_negate_UNCONNECTED[10:0]),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[10:0]),
        .rd_en(rd_en),
        .rd_rst(NLW_U0_rd_rst_UNCONNECTED),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(NLW_U0_s_aclk_UNCONNECTED),
        .s_aclk_en(NLW_U0_s_aclk_en_UNCONNECTED),
        .s_aresetn(NLW_U0_s_aresetn_UNCONNECTED),
        .s_axi_araddr(NLW_U0_s_axi_araddr_UNCONNECTED[31:0]),
        .s_axi_arburst(NLW_U0_s_axi_arburst_UNCONNECTED[1:0]),
        .s_axi_arcache(NLW_U0_s_axi_arcache_UNCONNECTED[3:0]),
        .s_axi_arid(NLW_U0_s_axi_arid_UNCONNECTED[0]),
        .s_axi_arlen(NLW_U0_s_axi_arlen_UNCONNECTED[7:0]),
        .s_axi_arlock(NLW_U0_s_axi_arlock_UNCONNECTED[0]),
        .s_axi_arprot(NLW_U0_s_axi_arprot_UNCONNECTED[2:0]),
        .s_axi_arqos(NLW_U0_s_axi_arqos_UNCONNECTED[3:0]),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion(NLW_U0_s_axi_arregion_UNCONNECTED[3:0]),
        .s_axi_arsize(NLW_U0_s_axi_arsize_UNCONNECTED[2:0]),
        .s_axi_aruser(NLW_U0_s_axi_aruser_UNCONNECTED[0]),
        .s_axi_arvalid(NLW_U0_s_axi_arvalid_UNCONNECTED),
        .s_axi_awaddr(NLW_U0_s_axi_awaddr_UNCONNECTED[31:0]),
        .s_axi_awburst(NLW_U0_s_axi_awburst_UNCONNECTED[1:0]),
        .s_axi_awcache(NLW_U0_s_axi_awcache_UNCONNECTED[3:0]),
        .s_axi_awid(NLW_U0_s_axi_awid_UNCONNECTED[0]),
        .s_axi_awlen(NLW_U0_s_axi_awlen_UNCONNECTED[7:0]),
        .s_axi_awlock(NLW_U0_s_axi_awlock_UNCONNECTED[0]),
        .s_axi_awprot(NLW_U0_s_axi_awprot_UNCONNECTED[2:0]),
        .s_axi_awqos(NLW_U0_s_axi_awqos_UNCONNECTED[3:0]),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion(NLW_U0_s_axi_awregion_UNCONNECTED[3:0]),
        .s_axi_awsize(NLW_U0_s_axi_awsize_UNCONNECTED[2:0]),
        .s_axi_awuser(NLW_U0_s_axi_awuser_UNCONNECTED[0]),
        .s_axi_awvalid(NLW_U0_s_axi_awvalid_UNCONNECTED),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(NLW_U0_s_axi_bready_UNCONNECTED),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(NLW_U0_s_axi_rready_UNCONNECTED),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata(NLW_U0_s_axi_wdata_UNCONNECTED[63:0]),
        .s_axi_wid(NLW_U0_s_axi_wid_UNCONNECTED[0]),
        .s_axi_wlast(NLW_U0_s_axi_wlast_UNCONNECTED),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(NLW_U0_s_axi_wstrb_UNCONNECTED[7:0]),
        .s_axi_wuser(NLW_U0_s_axi_wuser_UNCONNECTED[0]),
        .s_axi_wvalid(NLW_U0_s_axi_wvalid_UNCONNECTED),
        .s_axis_tdata(NLW_U0_s_axis_tdata_UNCONNECTED[7:0]),
        .s_axis_tdest(NLW_U0_s_axis_tdest_UNCONNECTED[0]),
        .s_axis_tid(NLW_U0_s_axis_tid_UNCONNECTED[0]),
        .s_axis_tkeep(NLW_U0_s_axis_tkeep_UNCONNECTED[0]),
        .s_axis_tlast(NLW_U0_s_axis_tlast_UNCONNECTED),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(NLW_U0_s_axis_tstrb_UNCONNECTED[0]),
        .s_axis_tuser(NLW_U0_s_axis_tuser_UNCONNECTED[3:0]),
        .s_axis_tvalid(NLW_U0_s_axis_tvalid_UNCONNECTED),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(NLW_U0_sleep_UNCONNECTED),
        .srst(NLW_U0_srst_UNCONNECTED),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[10:0]),
        .wr_en(wr_en),
        .wr_rst(NLW_U0_wr_rst_UNCONNECTED),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "video_data_fifo,fifo_generator_v13_1_2,{}" *) (* ORIG_REF_NAME = "video_data_fifo" *) (* downgradeipidentifiedwarnings = "yes" *) 
(* x_core_info = "fifo_generator_v13_1_2,Vivado 2016.3" *) 
module video_data_fifo_HD2
   (rst,
    wr_clk,
    rd_clk,
    wr_en,
    rd_en,
    full,
    empty,
    din,
    dout);
  input rst;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 write_clk CLK" *) input wr_clk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 read_clk CLK" *) input rd_clk;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  (* x_interface_info = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [31:0]din;
  (* x_interface_info = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [31:0]dout;

  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_injectdbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_injectsbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_injectdbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_injectsbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_injectdbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_injectsbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_injectdbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_injectsbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_injectdbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_injectsbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_injectdbiterr_UNCONNECTED;
  wire NLW_U0_axis_injectsbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_backup_UNCONNECTED;
  wire NLW_U0_backup_marker_UNCONNECTED;
  wire NLW_U0_clk_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_empty_UNCONNECTED;
  wire NLW_U0_full_UNCONNECTED;
  wire NLW_U0_injectdbiterr_UNCONNECTED;
  wire NLW_U0_injectsbiterr_UNCONNECTED;
  wire NLW_U0_int_clk_UNCONNECTED;
  wire NLW_U0_m_aclk_UNCONNECTED;
  wire NLW_U0_m_aclk_en_UNCONNECTED;
  wire NLW_U0_m_axi_arready_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awready_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_bvalid_UNCONNECTED;
  wire NLW_U0_m_axi_rlast_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_rvalid_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wready_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tready_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_aclk_UNCONNECTED;
  wire NLW_U0_s_aclk_en_UNCONNECTED;
  wire NLW_U0_s_aresetn_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_arvalid_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_awvalid_UNCONNECTED;
  wire NLW_U0_s_axi_bready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rready_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wlast_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axi_wvalid_UNCONNECTED;
  wire NLW_U0_s_axis_tlast_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_s_axis_tvalid_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_sleep_UNCONNECTED;
  wire NLW_U0_srst_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [3:0]NLW_U0_axi_ar_prog_empty_thresh_UNCONNECTED;
  wire [3:0]NLW_U0_axi_ar_prog_full_thresh_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [3:0]NLW_U0_axi_aw_prog_empty_thresh_UNCONNECTED;
  wire [3:0]NLW_U0_axi_aw_prog_full_thresh_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [3:0]NLW_U0_axi_b_prog_empty_thresh_UNCONNECTED;
  wire [3:0]NLW_U0_axi_b_prog_full_thresh_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [9:0]NLW_U0_axi_r_prog_empty_thresh_UNCONNECTED;
  wire [9:0]NLW_U0_axi_r_prog_full_thresh_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [9:0]NLW_U0_axi_w_prog_empty_thresh_UNCONNECTED;
  wire [9:0]NLW_U0_axi_w_prog_full_thresh_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [9:0]NLW_U0_axis_prog_empty_thresh_UNCONNECTED;
  wire [9:0]NLW_U0_axis_prog_full_thresh_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_din_UNCONNECTED;
  wire [31:0]NLW_U0_dout_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_ruser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [10:0]NLW_U0_prog_empty_thresh_UNCONNECTED;
  wire [10:0]NLW_U0_prog_empty_thresh_assert_UNCONNECTED;
  wire [10:0]NLW_U0_prog_empty_thresh_negate_UNCONNECTED;
  wire [10:0]NLW_U0_prog_full_thresh_UNCONNECTED;
  wire [10:0]NLW_U0_prog_full_thresh_assert_UNCONNECTED;
  wire [10:0]NLW_U0_prog_full_thresh_negate_UNCONNECTED;
  wire [10:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_awuser_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_s_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_s_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_s_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_s_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_s_axis_tuser_UNCONNECTED;
  wire [10:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "11" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "32" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "32" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "kintex7" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "2" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "1" *) 
  (* C_PRELOAD_REGS = "0" *) 
  (* C_PRIM_FIFO_TYPE = "2kx18" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "2045" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "2044" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "11" *) 
  (* C_RD_DEPTH = "2048" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "11" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "11" *) 
  (* C_WR_DEPTH = "2048" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "11" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  video_data_fifo_fifo_generator_v13_1_2_HD3 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(NLW_U0_axi_ar_injectdbiterr_UNCONNECTED),
        .axi_ar_injectsbiterr(NLW_U0_axi_ar_injectsbiterr_UNCONNECTED),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh(NLW_U0_axi_ar_prog_empty_thresh_UNCONNECTED[3:0]),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh(NLW_U0_axi_ar_prog_full_thresh_UNCONNECTED[3:0]),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(NLW_U0_axi_aw_injectdbiterr_UNCONNECTED),
        .axi_aw_injectsbiterr(NLW_U0_axi_aw_injectsbiterr_UNCONNECTED),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh(NLW_U0_axi_aw_prog_empty_thresh_UNCONNECTED[3:0]),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh(NLW_U0_axi_aw_prog_full_thresh_UNCONNECTED[3:0]),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(NLW_U0_axi_b_injectdbiterr_UNCONNECTED),
        .axi_b_injectsbiterr(NLW_U0_axi_b_injectsbiterr_UNCONNECTED),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh(NLW_U0_axi_b_prog_empty_thresh_UNCONNECTED[3:0]),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh(NLW_U0_axi_b_prog_full_thresh_UNCONNECTED[3:0]),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(NLW_U0_axi_r_injectdbiterr_UNCONNECTED),
        .axi_r_injectsbiterr(NLW_U0_axi_r_injectsbiterr_UNCONNECTED),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh(NLW_U0_axi_r_prog_empty_thresh_UNCONNECTED[9:0]),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh(NLW_U0_axi_r_prog_full_thresh_UNCONNECTED[9:0]),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(NLW_U0_axi_w_injectdbiterr_UNCONNECTED),
        .axi_w_injectsbiterr(NLW_U0_axi_w_injectsbiterr_UNCONNECTED),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh(NLW_U0_axi_w_prog_empty_thresh_UNCONNECTED[9:0]),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh(NLW_U0_axi_w_prog_full_thresh_UNCONNECTED[9:0]),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(NLW_U0_axis_injectdbiterr_UNCONNECTED),
        .axis_injectsbiterr(NLW_U0_axis_injectsbiterr_UNCONNECTED),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh(NLW_U0_axis_prog_empty_thresh_UNCONNECTED[9:0]),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh(NLW_U0_axis_prog_full_thresh_UNCONNECTED[9:0]),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(NLW_U0_backup_UNCONNECTED),
        .backup_marker(NLW_U0_backup_marker_UNCONNECTED),
        .clk(NLW_U0_clk_UNCONNECTED),
        .data_count(NLW_U0_data_count_UNCONNECTED[10:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(NLW_U0_din_UNCONNECTED[31:0]),
        .dout(NLW_U0_dout_UNCONNECTED[31:0]),
        .empty(NLW_U0_empty_UNCONNECTED),
        .full(NLW_U0_full_UNCONNECTED),
        .injectdbiterr(NLW_U0_injectdbiterr_UNCONNECTED),
        .injectsbiterr(NLW_U0_injectsbiterr_UNCONNECTED),
        .int_clk(NLW_U0_int_clk_UNCONNECTED),
        .m_aclk(NLW_U0_m_aclk_UNCONNECTED),
        .m_aclk_en(NLW_U0_m_aclk_en_UNCONNECTED),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(NLW_U0_m_axi_arready_UNCONNECTED),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(NLW_U0_m_axi_awready_UNCONNECTED),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(NLW_U0_m_axi_bid_UNCONNECTED[0]),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp(NLW_U0_m_axi_bresp_UNCONNECTED[1:0]),
        .m_axi_buser(NLW_U0_m_axi_buser_UNCONNECTED[0]),
        .m_axi_bvalid(NLW_U0_m_axi_bvalid_UNCONNECTED),
        .m_axi_rdata(NLW_U0_m_axi_rdata_UNCONNECTED[63:0]),
        .m_axi_rid(NLW_U0_m_axi_rid_UNCONNECTED[0]),
        .m_axi_rlast(NLW_U0_m_axi_rlast_UNCONNECTED),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp(NLW_U0_m_axi_rresp_UNCONNECTED[1:0]),
        .m_axi_ruser(NLW_U0_m_axi_ruser_UNCONNECTED[0]),
        .m_axi_rvalid(NLW_U0_m_axi_rvalid_UNCONNECTED),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(NLW_U0_m_axi_wready_UNCONNECTED),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(NLW_U0_m_axis_tready_UNCONNECTED),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh(NLW_U0_prog_empty_thresh_UNCONNECTED[10:0]),
        .prog_empty_thresh_assert(NLW_U0_prog_empty_thresh_assert_UNCONNECTED[10:0]),
        .prog_empty_thresh_negate(NLW_U0_prog_empty_thresh_negate_UNCONNECTED[10:0]),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh(NLW_U0_prog_full_thresh_UNCONNECTED[10:0]),
        .prog_full_thresh_assert(NLW_U0_prog_full_thresh_assert_UNCONNECTED[10:0]),
        .prog_full_thresh_negate(NLW_U0_prog_full_thresh_negate_UNCONNECTED[10:0]),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[10:0]),
        .rd_en(rd_en),
        .rd_rst(NLW_U0_rd_rst_UNCONNECTED),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .s_aclk(NLW_U0_s_aclk_UNCONNECTED),
        .s_aclk_en(NLW_U0_s_aclk_en_UNCONNECTED),
        .s_aresetn(NLW_U0_s_aresetn_UNCONNECTED),
        .s_axi_araddr(NLW_U0_s_axi_araddr_UNCONNECTED[31:0]),
        .s_axi_arburst(NLW_U0_s_axi_arburst_UNCONNECTED[1:0]),
        .s_axi_arcache(NLW_U0_s_axi_arcache_UNCONNECTED[3:0]),
        .s_axi_arid(NLW_U0_s_axi_arid_UNCONNECTED[0]),
        .s_axi_arlen(NLW_U0_s_axi_arlen_UNCONNECTED[7:0]),
        .s_axi_arlock(NLW_U0_s_axi_arlock_UNCONNECTED[0]),
        .s_axi_arprot(NLW_U0_s_axi_arprot_UNCONNECTED[2:0]),
        .s_axi_arqos(NLW_U0_s_axi_arqos_UNCONNECTED[3:0]),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion(NLW_U0_s_axi_arregion_UNCONNECTED[3:0]),
        .s_axi_arsize(NLW_U0_s_axi_arsize_UNCONNECTED[2:0]),
        .s_axi_aruser(NLW_U0_s_axi_aruser_UNCONNECTED[0]),
        .s_axi_arvalid(NLW_U0_s_axi_arvalid_UNCONNECTED),
        .s_axi_awaddr(NLW_U0_s_axi_awaddr_UNCONNECTED[31:0]),
        .s_axi_awburst(NLW_U0_s_axi_awburst_UNCONNECTED[1:0]),
        .s_axi_awcache(NLW_U0_s_axi_awcache_UNCONNECTED[3:0]),
        .s_axi_awid(NLW_U0_s_axi_awid_UNCONNECTED[0]),
        .s_axi_awlen(NLW_U0_s_axi_awlen_UNCONNECTED[7:0]),
        .s_axi_awlock(NLW_U0_s_axi_awlock_UNCONNECTED[0]),
        .s_axi_awprot(NLW_U0_s_axi_awprot_UNCONNECTED[2:0]),
        .s_axi_awqos(NLW_U0_s_axi_awqos_UNCONNECTED[3:0]),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion(NLW_U0_s_axi_awregion_UNCONNECTED[3:0]),
        .s_axi_awsize(NLW_U0_s_axi_awsize_UNCONNECTED[2:0]),
        .s_axi_awuser(NLW_U0_s_axi_awuser_UNCONNECTED[0]),
        .s_axi_awvalid(NLW_U0_s_axi_awvalid_UNCONNECTED),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(NLW_U0_s_axi_bready_UNCONNECTED),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(NLW_U0_s_axi_rready_UNCONNECTED),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata(NLW_U0_s_axi_wdata_UNCONNECTED[63:0]),
        .s_axi_wid(NLW_U0_s_axi_wid_UNCONNECTED[0]),
        .s_axi_wlast(NLW_U0_s_axi_wlast_UNCONNECTED),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(NLW_U0_s_axi_wstrb_UNCONNECTED[7:0]),
        .s_axi_wuser(NLW_U0_s_axi_wuser_UNCONNECTED[0]),
        .s_axi_wvalid(NLW_U0_s_axi_wvalid_UNCONNECTED),
        .s_axis_tdata(NLW_U0_s_axis_tdata_UNCONNECTED[7:0]),
        .s_axis_tdest(NLW_U0_s_axis_tdest_UNCONNECTED[0]),
        .s_axis_tid(NLW_U0_s_axis_tid_UNCONNECTED[0]),
        .s_axis_tkeep(NLW_U0_s_axis_tkeep_UNCONNECTED[0]),
        .s_axis_tlast(NLW_U0_s_axis_tlast_UNCONNECTED),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(NLW_U0_s_axis_tstrb_UNCONNECTED[0]),
        .s_axis_tuser(NLW_U0_s_axis_tuser_UNCONNECTED[3:0]),
        .s_axis_tvalid(NLW_U0_s_axis_tvalid_UNCONNECTED),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(NLW_U0_sleep_UNCONNECTED),
        .srst(NLW_U0_srst_UNCONNECTED),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[10:0]),
        .wr_en(wr_en),
        .wr_rst(NLW_U0_wr_rst_UNCONNECTED),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

module video_pll
   (pixel_clock,
    clkin,
    lopt);
  output pixel_clock;
  input clkin;
  input lopt;

  wire lopt;
  wire pixel_clock;
  wire NLW_inst_clkin_UNCONNECTED;

  video_pll_video_pll_clk_wiz inst
       (.clkin(NLW_inst_clkin_UNCONNECTED),
        .lopt(lopt),
        .pixel_clock(pixel_clock));
endmodule

(* ORIG_REF_NAME = "video_pll_clk_wiz" *) 
module video_pll_video_pll_clk_wiz
   (pixel_clock,
    clkin,
    lopt);
  output pixel_clock;
  input clkin;
  input lopt;

  wire clkfbout_buf_video_pll;
  wire clkfbout_video_pll;
  wire lopt;
  wire pixel_clock;
  wire pixel_clock_video_pll;
  wire NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED;
  wire NLW_mmcm_adv_inst_DRDY_UNCONNECTED;
  wire NLW_mmcm_adv_inst_LOCKED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_PSDONE_UNCONNECTED;
  wire [15:0]NLW_mmcm_adv_inst_DO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  BUFG clkf_buf
       (.I(clkfbout_video_pll),
        .O(clkfbout_buf_video_pll));
  (* box_type = "PRIMITIVE" *) 
  BUFG clkout1_buf
       (.I(pixel_clock_video_pll),
        .O(pixel_clock));
  (* box_type = "PRIMITIVE" *) 
  MMCME2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(37.375000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(5.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(6.250000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(1),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("BUF_IN"),
    .DIVCLK_DIVIDE(8),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    mmcm_adv_inst
       (.CLKFBIN(clkfbout_buf_video_pll),
        .CLKFBOUT(clkfbout_video_pll),
        .CLKFBOUTB(NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(lopt),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(pixel_clock_video_pll),
        .CLKOUT0B(NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED),
        .CLKOUT1B(NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED),
        .CLKOUT2B(NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED),
        .CLKOUT3B(NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_mmcm_adv_inst_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_mmcm_adv_inst_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(NLW_mmcm_adv_inst_LOCKED_UNCONNECTED),
        .PSCLK(1'b0),
        .PSDONE(NLW_mmcm_adv_inst_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(1'b0));
endmodule

module video_timing_ctrl
   (AR,
    odd_frame_int_reg,
    Q,
    \int_pixel_y_reg[10] ,
    \int_pixel_y_reg[6] ,
    \int_pixel_y_reg[7] ,
    \int_pixel_y_reg[8] ,
    \int_pixel_y_reg[10]_0 ,
    \int_pixel_y_reg[9] ,
    \int_pixel_x_reg[9] ,
    \int_pixel_x_reg[10] ,
    \int_pixel_x_reg[7] ,
    \int_pixel_x_reg[8] ,
    \int_pixel_x_reg[6] ,
    \int_pixel_y_reg[5] ,
    \int_pixel_x_reg[0] ,
    \int_pixel_x_reg[4] ,
    tmg_den,
    tmg_vsync,
    tmg_hsync,
    \int_pixel_x_reg[5] ,
    \int_pixel_y_reg[4] ,
    reset_n_IBUF,
    int_vsync,
    odd_frame_int,
    pixel_clock);
  output [0:0]AR;
  output odd_frame_int_reg;
  output [3:0]Q;
  output \int_pixel_y_reg[10] ;
  output \int_pixel_y_reg[6] ;
  output \int_pixel_y_reg[7] ;
  output \int_pixel_y_reg[8] ;
  output \int_pixel_y_reg[10]_0 ;
  output \int_pixel_y_reg[9] ;
  output \int_pixel_x_reg[9] ;
  output \int_pixel_x_reg[10] ;
  output \int_pixel_x_reg[7] ;
  output \int_pixel_x_reg[8] ;
  output \int_pixel_x_reg[6] ;
  output \int_pixel_y_reg[5] ;
  output \int_pixel_x_reg[0] ;
  output [3:0]\int_pixel_x_reg[4] ;
  output tmg_den;
  output tmg_vsync;
  output tmg_hsync;
  output \int_pixel_x_reg[5] ;
  output \int_pixel_y_reg[4] ;
  input reset_n_IBUF;
  input int_vsync;
  input odd_frame_int;
  input pixel_clock;

  wire [0:0]\^AR ;
  wire [3:0]\^Q ;
  wire [10:0]h_pos;
  wire \h_pos[10]_i_2_n_0 ;
  wire \h_pos[6]_i_3_n_0 ;
  wire \h_pos_reg_n_0_[10] ;
  wire \h_pos_reg_n_0_[1] ;
  wire \h_pos_reg_n_0_[5] ;
  wire \h_pos_reg_n_0_[6] ;
  wire \h_pos_reg_n_0_[7] ;
  wire \h_pos_reg_n_0_[8] ;
  wire \h_pos_reg_n_0_[9] ;
  wire int_den_i_2_n_0;
  wire int_den_i_3_n_0;
  wire int_den_i_4_n_0;
  wire int_hsync_i_2_n_0;
  wire \int_pixel_x_reg[0] ;
  wire \int_pixel_x_reg[10] ;
  wire [3:0]\^int_pixel_x_reg[4] ;
  wire \int_pixel_x_reg[5] ;
  wire \int_pixel_x_reg[6] ;
  wire \int_pixel_x_reg[7] ;
  wire \int_pixel_x_reg[8] ;
  wire \int_pixel_x_reg[9] ;
  wire int_vsync_i_2_n_0;
  wire pixel_clock;
  wire reset_n_IBUF;
  wire tmg_den;
  wire tmg_hsync;
  wire tmg_vsync;
  wire [12:4]v_pos;
  wire v_pos0;
  wire \v_pos[12]_i_3_n_0 ;
  wire \v_pos[12]_i_5_n_0 ;
  wire [12:0]v_pos_0;
  wire \v_pos_reg[12]_i_4_n_4 ;
  wire \v_pos_reg[12]_i_4_n_5 ;
  wire \v_pos_reg[12]_i_4_n_6 ;
  wire \v_pos_reg[12]_i_4_n_7 ;
  wire \v_pos_reg[4]_i_2_n_0 ;
  wire \v_pos_reg[4]_i_2_n_4 ;
  wire \v_pos_reg[4]_i_2_n_5 ;
  wire \v_pos_reg[4]_i_2_n_6 ;
  wire \v_pos_reg[4]_i_2_n_7 ;
  wire \v_pos_reg[8]_i_2_n_0 ;
  wire \v_pos_reg[8]_i_2_n_4 ;
  wire \v_pos_reg[8]_i_2_n_5 ;
  wire \v_pos_reg[8]_i_2_n_6 ;
  wire \v_pos_reg[8]_i_2_n_7 ;
  wire [3:0]\NLW_v_pos_reg[12]_i_4_CO_UNCONNECTED ;
  wire [2:0]\NLW_v_pos_reg[4]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_v_pos_reg[8]_i_2_CO_UNCONNECTED ;

  assign \int_pixel_x_reg[4] [3:1] = \^int_pixel_x_reg[4] [3:1];
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_state[2]_i_2__5 
       (.I0(reset_n_IBUF),
        .O(\^AR ));
  LUT1 #(
    .INIT(2'h1)) 
    \h_pos[0]_i_1 
       (.I0(\^int_pixel_x_reg[4] [0]),
        .O(h_pos[0]));
  LUT5 #(
    .INIT(32'hAAAA6AA8)) 
    \h_pos[10]_i_1 
       (.I0(\h_pos_reg_n_0_[10] ),
        .I1(\h_pos_reg_n_0_[7] ),
        .I2(\h_pos_reg_n_0_[8] ),
        .I3(\h_pos_reg_n_0_[9] ),
        .I4(\h_pos[10]_i_2_n_0 ),
        .O(h_pos[10]));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \h_pos[10]_i_2 
       (.I0(\h_pos_reg_n_0_[5] ),
        .I1(\h_pos[6]_i_3_n_0 ),
        .I2(\h_pos_reg_n_0_[6] ),
        .I3(\^int_pixel_x_reg[4] [2]),
        .I4(\^int_pixel_x_reg[4] [3]),
        .O(\h_pos[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h14)) 
    \h_pos[1]_i_1 
       (.I0(v_pos0),
        .I1(\h_pos_reg_n_0_[1] ),
        .I2(\^int_pixel_x_reg[4] [0]),
        .O(h_pos[1]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h1444)) 
    \h_pos[2]_i_1 
       (.I0(v_pos0),
        .I1(\^int_pixel_x_reg[4] [1]),
        .I2(\^int_pixel_x_reg[4] [0]),
        .I3(\h_pos_reg_n_0_[1] ),
        .O(h_pos[2]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h14444444)) 
    \h_pos[3]_i_1 
       (.I0(v_pos0),
        .I1(\^int_pixel_x_reg[4] [2]),
        .I2(\h_pos_reg_n_0_[1] ),
        .I3(\^int_pixel_x_reg[4] [0]),
        .I4(\^int_pixel_x_reg[4] [1]),
        .O(h_pos[3]));
  LUT6 #(
    .INIT(64'h1444444444444444)) 
    \h_pos[4]_i_1 
       (.I0(v_pos0),
        .I1(\^int_pixel_x_reg[4] [3]),
        .I2(\^int_pixel_x_reg[4] [2]),
        .I3(\^int_pixel_x_reg[4] [1]),
        .I4(\^int_pixel_x_reg[4] [0]),
        .I5(\h_pos_reg_n_0_[1] ),
        .O(h_pos[4]));
  LUT5 #(
    .INIT(32'h41444444)) 
    \h_pos[5]_i_1 
       (.I0(v_pos0),
        .I1(\h_pos_reg_n_0_[5] ),
        .I2(\h_pos[6]_i_3_n_0 ),
        .I3(\^int_pixel_x_reg[4] [3]),
        .I4(\^int_pixel_x_reg[4] [2]),
        .O(h_pos[5]));
  LUT6 #(
    .INIT(64'h4414444444444444)) 
    \h_pos[6]_i_1 
       (.I0(v_pos0),
        .I1(\h_pos_reg_n_0_[6] ),
        .I2(\h_pos_reg_n_0_[5] ),
        .I3(\h_pos[6]_i_3_n_0 ),
        .I4(\^int_pixel_x_reg[4] [3]),
        .I5(\^int_pixel_x_reg[4] [2]),
        .O(h_pos[6]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \h_pos[6]_i_2 
       (.I0(\h_pos_reg_n_0_[10] ),
        .I1(\h_pos_reg_n_0_[8] ),
        .I2(\h_pos_reg_n_0_[7] ),
        .I3(\h_pos_reg_n_0_[9] ),
        .I4(\h_pos[10]_i_2_n_0 ),
        .O(v_pos0));
  LUT3 #(
    .INIT(8'h7F)) 
    \h_pos[6]_i_3 
       (.I0(\h_pos_reg_n_0_[1] ),
        .I1(\^int_pixel_x_reg[4] [0]),
        .I2(\^int_pixel_x_reg[4] [1]),
        .O(\h_pos[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hFF0000EF)) 
    \h_pos[7]_i_1 
       (.I0(\h_pos_reg_n_0_[9] ),
        .I1(\h_pos_reg_n_0_[8] ),
        .I2(\h_pos_reg_n_0_[10] ),
        .I3(\h_pos_reg_n_0_[7] ),
        .I4(\h_pos[10]_i_2_n_0 ),
        .O(h_pos[7]));
  LUT3 #(
    .INIT(8'hA6)) 
    \h_pos[8]_i_1 
       (.I0(\h_pos_reg_n_0_[8] ),
        .I1(\h_pos_reg_n_0_[7] ),
        .I2(\h_pos[10]_i_2_n_0 ),
        .O(h_pos[8]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'hAA6A)) 
    \h_pos[9]_i_1 
       (.I0(\h_pos_reg_n_0_[9] ),
        .I1(\h_pos_reg_n_0_[8] ),
        .I2(\h_pos_reg_n_0_[7] ),
        .I3(\h_pos[10]_i_2_n_0 ),
        .O(h_pos[9]));
  FDCE #(
    .INIT(1'b0)) 
    \h_pos_reg[0] 
       (.C(pixel_clock),
        .CE(1'b1),
        .CLR(\^AR ),
        .D(h_pos[0]),
        .Q(\^int_pixel_x_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \h_pos_reg[10] 
       (.C(pixel_clock),
        .CE(1'b1),
        .CLR(\^AR ),
        .D(h_pos[10]),
        .Q(\h_pos_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \h_pos_reg[1] 
       (.C(pixel_clock),
        .CE(1'b1),
        .CLR(\^AR ),
        .D(h_pos[1]),
        .Q(\h_pos_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \h_pos_reg[2] 
       (.C(pixel_clock),
        .CE(1'b1),
        .CLR(\^AR ),
        .D(h_pos[2]),
        .Q(\^int_pixel_x_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \h_pos_reg[3] 
       (.C(pixel_clock),
        .CE(1'b1),
        .CLR(\^AR ),
        .D(h_pos[3]),
        .Q(\^int_pixel_x_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \h_pos_reg[4] 
       (.C(pixel_clock),
        .CE(1'b1),
        .CLR(\^AR ),
        .D(h_pos[4]),
        .Q(\^int_pixel_x_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \h_pos_reg[5] 
       (.C(pixel_clock),
        .CE(1'b1),
        .CLR(\^AR ),
        .D(h_pos[5]),
        .Q(\h_pos_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \h_pos_reg[6] 
       (.C(pixel_clock),
        .CE(1'b1),
        .CLR(\^AR ),
        .D(h_pos[6]),
        .Q(\h_pos_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \h_pos_reg[7] 
       (.C(pixel_clock),
        .CE(1'b1),
        .CLR(\^AR ),
        .D(h_pos[7]),
        .Q(\h_pos_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \h_pos_reg[8] 
       (.C(pixel_clock),
        .CE(1'b1),
        .CLR(\^AR ),
        .D(h_pos[8]),
        .Q(\h_pos_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \h_pos_reg[9] 
       (.C(pixel_clock),
        .CE(1'b1),
        .CLR(\^AR ),
        .D(h_pos[9]),
        .Q(\h_pos_reg_n_0_[9] ));
  LUT4 #(
    .INIT(16'h1000)) 
    int_den_i_1
       (.I0(v_pos[11]),
        .I1(v_pos[12]),
        .I2(int_den_i_2_n_0),
        .I3(int_den_i_3_n_0),
        .O(tmg_den));
  LUT6 #(
    .INIT(64'h7FFF7FFF7FFFFFFE)) 
    int_den_i_2
       (.I0(v_pos[8]),
        .I1(v_pos[9]),
        .I2(v_pos[10]),
        .I3(v_pos[7]),
        .I4(v_pos[6]),
        .I5(int_den_i_4_n_0),
        .O(int_den_i_2_n_0));
  LUT6 #(
    .INIT(64'h00FF07FF0FFF0FF0)) 
    int_den_i_3
       (.I0(\^int_pixel_x_reg[4] [3]),
        .I1(\^int_pixel_x_reg[4] [2]),
        .I2(int_hsync_i_2_n_0),
        .I3(\h_pos_reg_n_0_[10] ),
        .I4(\h_pos_reg_n_0_[5] ),
        .I5(\h_pos_reg_n_0_[6] ),
        .O(int_den_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_den_i_4
       (.I0(v_pos[4]),
        .I1(v_pos[5]),
        .O(int_den_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    int_hsync_i_1
       (.I0(int_hsync_i_2_n_0),
        .I1(\h_pos_reg_n_0_[5] ),
        .I2(\h_pos_reg_n_0_[6] ),
        .I3(\h_pos_reg_n_0_[10] ),
        .I4(\^int_pixel_x_reg[4] [3]),
        .O(tmg_hsync));
  LUT3 #(
    .INIT(8'hFE)) 
    int_hsync_i_2
       (.I0(\h_pos_reg_n_0_[8] ),
        .I1(\h_pos_reg_n_0_[7] ),
        .I2(\h_pos_reg_n_0_[9] ),
        .O(int_hsync_i_2_n_0));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \int_pixel_x[10]_i_1 
       (.I0(v_pos[11]),
        .I1(v_pos[12]),
        .I2(int_den_i_2_n_0),
        .I3(int_den_i_3_n_0),
        .O(\int_pixel_x_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \int_pixel_x[10]_i_2 
       (.I0(\h_pos_reg_n_0_[8] ),
        .I1(\h_pos_reg_n_0_[7] ),
        .I2(\h_pos_reg_n_0_[9] ),
        .I3(\h_pos_reg_n_0_[5] ),
        .I4(\h_pos_reg_n_0_[6] ),
        .I5(\h_pos_reg_n_0_[10] ),
        .O(\int_pixel_x_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \int_pixel_x[5]_i_1 
       (.I0(\h_pos_reg_n_0_[5] ),
        .O(\int_pixel_x_reg[5] ));
  LUT2 #(
    .INIT(4'h9)) 
    \int_pixel_x[6]_i_1 
       (.I0(\h_pos_reg_n_0_[5] ),
        .I1(\h_pos_reg_n_0_[6] ),
        .O(\int_pixel_x_reg[6] ));
  LUT3 #(
    .INIT(8'hE1)) 
    \int_pixel_x[7]_i_1 
       (.I0(\h_pos_reg_n_0_[6] ),
        .I1(\h_pos_reg_n_0_[5] ),
        .I2(\h_pos_reg_n_0_[7] ),
        .O(\int_pixel_x_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \int_pixel_x[8]_i_1 
       (.I0(\h_pos_reg_n_0_[7] ),
        .I1(\h_pos_reg_n_0_[5] ),
        .I2(\h_pos_reg_n_0_[6] ),
        .I3(\h_pos_reg_n_0_[8] ),
        .O(\int_pixel_x_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \int_pixel_x[9]_i_1 
       (.I0(\h_pos_reg_n_0_[7] ),
        .I1(\h_pos_reg_n_0_[8] ),
        .I2(\h_pos_reg_n_0_[5] ),
        .I3(\h_pos_reg_n_0_[6] ),
        .I4(\h_pos_reg_n_0_[9] ),
        .O(\int_pixel_x_reg[9] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_vsync_i_1
       (.I0(v_pos[12]),
        .I1(int_vsync_i_2_n_0),
        .I2(v_pos[7]),
        .I3(v_pos[5]),
        .I4(v_pos[4]),
        .I5(v_pos[6]),
        .O(tmg_vsync));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    int_vsync_i_2
       (.I0(\^Q [3]),
        .I1(v_pos[8]),
        .I2(v_pos[9]),
        .I3(v_pos[11]),
        .I4(v_pos[10]),
        .O(int_vsync_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \v_pos[0]_i_1 
       (.I0(\^Q [0]),
        .O(v_pos_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_pos[10]_i_1 
       (.I0(\v_pos[12]_i_3_n_0 ),
        .I1(\v_pos_reg[12]_i_4_n_6 ),
        .O(v_pos_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_pos[11]_i_1 
       (.I0(\v_pos[12]_i_3_n_0 ),
        .I1(\v_pos_reg[12]_i_4_n_5 ),
        .O(v_pos_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_pos[12]_i_2 
       (.I0(\v_pos[12]_i_3_n_0 ),
        .I1(\v_pos_reg[12]_i_4_n_4 ),
        .O(v_pos_0[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \v_pos[12]_i_3 
       (.I0(\v_pos[12]_i_5_n_0 ),
        .I1(\^Q [0]),
        .I2(\^Q [1]),
        .I3(\^Q [2]),
        .I4(v_pos[4]),
        .I5(int_vsync_i_2_n_0),
        .O(\v_pos[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \v_pos[12]_i_5 
       (.I0(v_pos[6]),
        .I1(v_pos[5]),
        .I2(v_pos[12]),
        .I3(v_pos[7]),
        .O(\v_pos[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_pos[1]_i_1 
       (.I0(\v_pos[12]_i_3_n_0 ),
        .I1(\v_pos_reg[4]_i_2_n_7 ),
        .O(v_pos_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_pos[2]_i_1 
       (.I0(\v_pos[12]_i_3_n_0 ),
        .I1(\v_pos_reg[4]_i_2_n_6 ),
        .O(v_pos_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_pos[3]_i_1 
       (.I0(\v_pos[12]_i_3_n_0 ),
        .I1(\v_pos_reg[4]_i_2_n_5 ),
        .O(v_pos_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_pos[4]_i_1 
       (.I0(\v_pos[12]_i_3_n_0 ),
        .I1(\v_pos_reg[4]_i_2_n_4 ),
        .O(v_pos_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_pos[5]_i_1 
       (.I0(\v_pos[12]_i_3_n_0 ),
        .I1(\v_pos_reg[8]_i_2_n_7 ),
        .O(v_pos_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_pos[6]_i_1 
       (.I0(\v_pos[12]_i_3_n_0 ),
        .I1(\v_pos_reg[8]_i_2_n_6 ),
        .O(v_pos_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_pos[7]_i_1 
       (.I0(\v_pos[12]_i_3_n_0 ),
        .I1(\v_pos_reg[8]_i_2_n_5 ),
        .O(v_pos_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_pos[8]_i_1 
       (.I0(\v_pos[12]_i_3_n_0 ),
        .I1(\v_pos_reg[8]_i_2_n_4 ),
        .O(v_pos_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \v_pos[9]_i_1 
       (.I0(\v_pos[12]_i_3_n_0 ),
        .I1(\v_pos_reg[12]_i_4_n_7 ),
        .O(v_pos_0[9]));
  FDCE #(
    .INIT(1'b0)) 
    \v_pos_reg[0] 
       (.C(pixel_clock),
        .CE(v_pos0),
        .CLR(\^AR ),
        .D(v_pos_0[0]),
        .Q(\^Q [0]));
  FDCE #(
    .INIT(1'b0)) 
    \v_pos_reg[10] 
       (.C(pixel_clock),
        .CE(v_pos0),
        .CLR(\^AR ),
        .D(v_pos_0[10]),
        .Q(v_pos[10]));
  FDCE #(
    .INIT(1'b0)) 
    \v_pos_reg[11] 
       (.C(pixel_clock),
        .CE(v_pos0),
        .CLR(\^AR ),
        .D(v_pos_0[11]),
        .Q(v_pos[11]));
  FDCE #(
    .INIT(1'b0)) 
    \v_pos_reg[12] 
       (.C(pixel_clock),
        .CE(v_pos0),
        .CLR(\^AR ),
        .D(v_pos_0[12]),
        .Q(v_pos[12]));
  CARRY4 \v_pos_reg[12]_i_4 
       (.CI(\v_pos_reg[8]_i_2_n_0 ),
        .CO(\NLW_v_pos_reg[12]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\v_pos_reg[12]_i_4_n_4 ,\v_pos_reg[12]_i_4_n_5 ,\v_pos_reg[12]_i_4_n_6 ,\v_pos_reg[12]_i_4_n_7 }),
        .S(v_pos[12:9]));
  FDCE #(
    .INIT(1'b0)) 
    \v_pos_reg[1] 
       (.C(pixel_clock),
        .CE(v_pos0),
        .CLR(\^AR ),
        .D(v_pos_0[1]),
        .Q(\^Q [1]));
  FDCE #(
    .INIT(1'b0)) 
    \v_pos_reg[2] 
       (.C(pixel_clock),
        .CE(v_pos0),
        .CLR(\^AR ),
        .D(v_pos_0[2]),
        .Q(\^Q [2]));
  FDCE #(
    .INIT(1'b0)) 
    \v_pos_reg[3] 
       (.C(pixel_clock),
        .CE(v_pos0),
        .CLR(\^AR ),
        .D(v_pos_0[3]),
        .Q(\^Q [3]));
  FDCE #(
    .INIT(1'b0)) 
    \v_pos_reg[4] 
       (.C(pixel_clock),
        .CE(v_pos0),
        .CLR(\^AR ),
        .D(v_pos_0[4]),
        .Q(v_pos[4]));
  CARRY4 \v_pos_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\v_pos_reg[4]_i_2_n_0 ,\NLW_v_pos_reg[4]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(\^Q [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\v_pos_reg[4]_i_2_n_4 ,\v_pos_reg[4]_i_2_n_5 ,\v_pos_reg[4]_i_2_n_6 ,\v_pos_reg[4]_i_2_n_7 }),
        .S({v_pos[4],\^Q [3:1]}));
  FDCE #(
    .INIT(1'b0)) 
    \v_pos_reg[5] 
       (.C(pixel_clock),
        .CE(v_pos0),
        .CLR(\^AR ),
        .D(v_pos_0[5]),
        .Q(v_pos[5]));
  FDCE #(
    .INIT(1'b0)) 
    \v_pos_reg[6] 
       (.C(pixel_clock),
        .CE(v_pos0),
        .CLR(\^AR ),
        .D(v_pos_0[6]),
        .Q(v_pos[6]));
  FDCE #(
    .INIT(1'b0)) 
    \v_pos_reg[7] 
       (.C(pixel_clock),
        .CE(v_pos0),
        .CLR(\^AR ),
        .D(v_pos_0[7]),
        .Q(v_pos[7]));
  FDCE #(
    .INIT(1'b0)) 
    \v_pos_reg[8] 
       (.C(pixel_clock),
        .CE(v_pos0),
        .CLR(\^AR ),
        .D(v_pos_0[8]),
        .Q(v_pos[8]));
  CARRY4 \v_pos_reg[8]_i_2 
       (.CI(\v_pos_reg[4]_i_2_n_0 ),
        .CO({\v_pos_reg[8]_i_2_n_0 ,\NLW_v_pos_reg[8]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\v_pos_reg[8]_i_2_n_4 ,\v_pos_reg[8]_i_2_n_5 ,\v_pos_reg[8]_i_2_n_6 ,\v_pos_reg[8]_i_2_n_7 }),
        .S(v_pos[8:5]));
  FDCE #(
    .INIT(1'b0)) 
    \v_pos_reg[9] 
       (.C(pixel_clock),
        .CE(v_pos0),
        .CLR(\^AR ),
        .D(v_pos_0[9]),
        .Q(v_pos[9]));
endmodule

(* ECO_CHECKSUM = "5f276201" *) (* POWER_OPT_BRAM_CDC = "0" *) (* POWER_OPT_BRAM_SR_ADDR = "0" *) 
(* POWER_OPT_LOOPED_NET_PERCENTAGE = "0" *) 
(* NotValidForBitStream *)
module z5p_lcd_1080p_demo
   (clock_p,
    clock_n,
    reset_n,
    switches,
    leds,
    vddd_en,
    vdda_en,
    lcd_reset_b,
    bl_pwm_b,
    lcd_te,
    dphy0_hs_clk,
    dphy0_lp_clk,
    dphy0_hs_d0,
    dphy0_lp_d0,
    dphy0_hs_d1,
    dphy0_lp_d1,
    dphy0_hs_d2,
    dphy0_lp_d2,
    dphy0_hs_d3,
    dphy0_lp_d3,
    dphy1_hs_clk,
    dphy1_lp_clk,
    dphy1_hs_d0,
    dphy1_lp_d0,
    dphy1_hs_d1,
    dphy1_lp_d1,
    dphy1_hs_d2,
    dphy1_lp_d2,
    dphy1_hs_d3,
    dphy1_lp_d3);
  input clock_p;
  input clock_n;
  input reset_n;
  input [7:0]switches;
  output [7:0]leds;
  output vddd_en;
  output vdda_en;
  output lcd_reset_b;
  output bl_pwm_b;
  input lcd_te;
  inout [1:0]dphy0_hs_clk;
  inout [1:0]dphy0_lp_clk;
  inout [1:0]dphy0_hs_d0;
  inout [1:0]dphy0_lp_d0;
  inout [1:0]dphy0_hs_d1;
  inout [1:0]dphy0_lp_d1;
  inout [1:0]dphy0_hs_d2;
  inout [1:0]dphy0_lp_d2;
  inout [1:0]dphy0_hs_d3;
  inout [1:0]dphy0_lp_d3;
  inout [1:0]dphy1_hs_clk;
  inout [1:0]dphy1_lp_clk;
  inout [1:0]dphy1_hs_d0;
  inout [1:0]dphy1_lp_d0;
  inout [1:0]dphy1_hs_d1;
  inout [1:0]dphy1_lp_d1;
  inout [1:0]dphy1_hs_d2;
  inout [1:0]dphy1_lp_d2;
  inout [1:0]dphy1_hs_d3;
  inout [1:0]dphy1_lp_d3;

  wire bl_pwm_b;
  (* DIFF_TERM *) (* IBUF_LOW_PWR = 0 *) wire clock_n;
  (* DIFF_TERM *) (* IBUF_LOW_PWR = 0 *) wire clock_p;
  (* IOSTANDARD = "DIFF_SSTL18_II" *) wire [1:0]dphy0_hs_clk;
  wire [1:0]dphy0_hs_d0;
  wire [1:0]dphy0_hs_d1;
  wire [1:0]dphy0_hs_d2;
  wire [1:0]dphy0_hs_d3;
  wire [1:0]dphy0_lp_d0;
  wire [1:0]dphy0_lp_d0_IBUF;
  wire [1:0]dphy0_lp_d0_OBUF;
  wire \dphy0_lp_d0_TRI[0] ;
  wire [1:0]dphy0_lp_d1;
  wire [1:0]dphy0_lp_d1_OBUF;
  wire \dphy0_lp_d1_TRI[0] ;
  wire [1:0]dphy0_lp_d2;
  wire [1:0]dphy0_lp_d2_OBUF;
  wire \dphy0_lp_d2_TRI[0] ;
  wire [1:0]dphy0_lp_d3;
  wire [1:0]dphy0_lp_d3_OBUF;
  wire \dphy0_lp_d3_TRI[0] ;
  (* IOSTANDARD = "DIFF_SSTL18_II" *) wire [1:0]dphy1_hs_clk;
  wire [1:0]dphy1_hs_d0;
  wire [1:0]dphy1_hs_d1;
  wire [1:0]dphy1_hs_d2;
  wire [1:0]dphy1_hs_d3;
  wire [1:0]dphy1_lp_d0;
  wire [1:0]dphy1_lp_d0_OBUF;
  wire \dphy1_lp_d0_TRI[0] ;
  wire [1:0]dphy1_lp_d1;
  wire [1:0]dphy1_lp_d1_OBUF;
  wire \dphy1_lp_d1_TRI[0] ;
  wire [1:0]dphy1_lp_d2;
  wire [1:0]dphy1_lp_d2_OBUF;
  wire \dphy1_lp_d2_TRI[0] ;
  wire [1:0]dphy1_lp_d3;
  wire [1:0]dphy1_lp_d3_OBUF;
  wire \dphy1_lp_d3_TRI[0] ;
  wire hs_bit_clock;
  wire hs_out_clock;
  wire hs_word_clock;
  wire lcd_reset_b;
  wire lcd_te;
  wire lcd_te_IBUF;
  wire lcd_te_IBUF_BUFG;
  wire [7:0]leds;
  wire [3:2]leds_OBUF;
  wire \left_dsi/video_cmd_ctrl/word_pack_reset ;
  wire left_video_den;
  wire ls_2xbit_clock;
  wire pattern_hsync;
  wire pattern_vsync;
  wire pixel_clock;
  wire reset_n;
  wire reset_n_IBUF;
  wire \right_dsi/video_cmd_ctrl/fifo_rst ;
  wire \right_dsi/video_cmd_ctrl/word_pack_reset ;
  wire right_video_den;
  wire [0:36]sl_iport0;
  wire [0:16]sl_oport0;
  wire sys_clock;
  wire te_toggle_i_1_n_0;
  wire vdda_en;
  wire vddd_en;
  wire xlnx_opt_;
  wire NLW_dsidrv_reset_UNCONNECTED;
  wire [23:0]NLW_dsidrv_D_UNCONNECTED;
  wire NLW_dsipll_clkin_UNCONNECTED;
  wire [0:0]NLW_patgen_AR_UNCONNECTED;
  wire [1:0]NLW_patgen_D_UNCONNECTED;
  wire [23:0]\NLW_patgen_rgb_int_reg[23]_UNCONNECTED ;
  wire NLW_vpll_clkin_UNCONNECTED;

initial begin
 $sdf_annotate("z5p_lcd_1080p_demo_time_impl.sdf",,,,"tool_control");
end
  OBUF bl_pwm_b_OBUF_inst
       (.I(1'b0),
        .O(bl_pwm_b));
  (* CAPACITANCE = "DONT_CARE" *) 
  (* IBUF_DELAY_VALUE = "0" *) 
  (* XILINX_LEGACY_PRIM = "IBUFGDS" *) 
  (* box_type = "PRIMITIVE" *) 
  IBUFDS #(
    .DQS_BIAS("FALSE"),
    .IOSTANDARD("DEFAULT")) 
    clkbuf
       (.I(clock_p),
        .IB(clock_n),
        .O(sys_clock));
  (* IS_DEBUG_CORE *) 
  (* syn_black_box = "TRUE" *) 
  (* x_core_info = "ila,Vivado 2016.3" *) 
  dsi_debug dbg
       (.clk(ls_2xbit_clock),
        .probe0(dphy0_lp_d0_IBUF),
        .sl_iport0(sl_iport0),
        .sl_oport0(sl_oport0));
  (* DEBUG_PORT_clk = "" *) 
  (* IS_DEBUG_CORE *) 
  dbg_hub_CV dbg_hub
       (.clk(ls_2xbit_clock),
        .sl_iport0_o({sl_iport0[36],sl_iport0[35],sl_iport0[34],sl_iport0[33],sl_iport0[32],sl_iport0[31],sl_iport0[30],sl_iport0[29],sl_iport0[28],sl_iport0[27],sl_iport0[26],sl_iport0[25],sl_iport0[24],sl_iport0[23],sl_iport0[22],sl_iport0[21],sl_iport0[20],sl_iport0[19],sl_iport0[18],sl_iport0[17],sl_iport0[16],sl_iport0[15],sl_iport0[14],sl_iport0[13],sl_iport0[12],sl_iport0[11],sl_iport0[10],sl_iport0[9],sl_iport0[8],sl_iport0[7],sl_iport0[6],sl_iport0[5],sl_iport0[4],sl_iport0[3],sl_iport0[2],sl_iport0[1],sl_iport0[0]}),
        .sl_oport0_i({sl_oport0[16],sl_oport0[15],sl_oport0[14],sl_oport0[13],sl_oport0[12],sl_oport0[11],sl_oport0[10],sl_oport0[9],sl_oport0[8],sl_oport0[7],sl_oport0[6],sl_oport0[5],sl_oport0[4],sl_oport0[3],sl_oport0[2],sl_oport0[1],sl_oport0[0]}));
  IOBUF_UNIQ_BASE_ \dphy0_lp_d0_IOBUF[0]_inst 
       (.I(dphy0_lp_d0_OBUF[0]),
        .IO(dphy0_lp_d0[0]),
        .O(dphy0_lp_d0_IBUF[0]),
        .T(\dphy0_lp_d0_TRI[0] ));
  IOBUF_HD37 \dphy0_lp_d0_IOBUF[1]_inst 
       (.I(dphy0_lp_d0_OBUF[1]),
        .IO(dphy0_lp_d0[1]),
        .O(dphy0_lp_d0_IBUF[1]),
        .T(\dphy0_lp_d0_TRI[0] ));
  OBUFT \dphy0_lp_d1_OBUFT[0]_inst 
       (.I(dphy0_lp_d1_OBUF[0]),
        .O(dphy0_lp_d1[0]),
        .T(\dphy0_lp_d1_TRI[0] ));
  OBUFT \dphy0_lp_d1_OBUFT[1]_inst 
       (.I(dphy0_lp_d1_OBUF[1]),
        .O(dphy0_lp_d1[1]),
        .T(\dphy0_lp_d1_TRI[0] ));
  OBUFT \dphy0_lp_d2_OBUFT[0]_inst 
       (.I(dphy0_lp_d2_OBUF[0]),
        .O(dphy0_lp_d2[0]),
        .T(\dphy0_lp_d2_TRI[0] ));
  OBUFT \dphy0_lp_d2_OBUFT[1]_inst 
       (.I(dphy0_lp_d2_OBUF[1]),
        .O(dphy0_lp_d2[1]),
        .T(\dphy0_lp_d2_TRI[0] ));
  OBUFT \dphy0_lp_d3_OBUFT[0]_inst 
       (.I(dphy0_lp_d3_OBUF[0]),
        .O(dphy0_lp_d3[0]),
        .T(\dphy0_lp_d3_TRI[0] ));
  OBUFT \dphy0_lp_d3_OBUFT[1]_inst 
       (.I(dphy0_lp_d3_OBUF[1]),
        .O(dphy0_lp_d3[1]),
        .T(\dphy0_lp_d3_TRI[0] ));
  OBUFT \dphy1_lp_d0_OBUFT[0]_inst 
       (.I(dphy1_lp_d0_OBUF[0]),
        .O(dphy1_lp_d0[0]),
        .T(\dphy1_lp_d0_TRI[0] ));
  OBUFT \dphy1_lp_d0_OBUFT[1]_inst 
       (.I(dphy1_lp_d0_OBUF[1]),
        .O(dphy1_lp_d0[1]),
        .T(\dphy1_lp_d0_TRI[0] ));
  OBUFT \dphy1_lp_d1_OBUFT[0]_inst 
       (.I(dphy1_lp_d1_OBUF[0]),
        .O(dphy1_lp_d1[0]),
        .T(\dphy1_lp_d1_TRI[0] ));
  OBUFT \dphy1_lp_d1_OBUFT[1]_inst 
       (.I(dphy1_lp_d1_OBUF[1]),
        .O(dphy1_lp_d1[1]),
        .T(\dphy1_lp_d1_TRI[0] ));
  OBUFT \dphy1_lp_d2_OBUFT[0]_inst 
       (.I(dphy1_lp_d2_OBUF[0]),
        .O(dphy1_lp_d2[0]),
        .T(\dphy1_lp_d2_TRI[0] ));
  OBUFT \dphy1_lp_d2_OBUFT[1]_inst 
       (.I(dphy1_lp_d2_OBUF[1]),
        .O(dphy1_lp_d2[1]),
        .T(\dphy1_lp_d2_TRI[0] ));
  OBUFT \dphy1_lp_d3_OBUFT[0]_inst 
       (.I(dphy1_lp_d3_OBUF[0]),
        .O(dphy1_lp_d3[0]),
        .T(\dphy1_lp_d3_TRI[0] ));
  OBUFT \dphy1_lp_d3_OBUFT[1]_inst 
       (.I(dphy1_lp_d3_OBUF[1]),
        .O(dphy1_lp_d3[1]),
        .T(\dphy1_lp_d3_TRI[0] ));
  dsi_tx_dual_dsi_top dsidrv
       (.D(NLW_dsidrv_D_UNCONNECTED[23:0]),
        .bit_clock(hs_bit_clock),
        .dphy0_hs_clk(dphy0_hs_clk),
        .dphy0_hs_d0(dphy0_hs_d0),
        .dphy0_hs_d1(dphy0_hs_d1),
        .dphy0_hs_d2(dphy0_hs_d2),
        .dphy0_hs_d3(dphy0_hs_d3),
        .dphy0_lp_d0_OBUF(dphy0_lp_d0_OBUF),
        .\dphy0_lp_d0_TRI[0] (\dphy0_lp_d0_TRI[0] ),
        .dphy0_lp_d1_OBUF(dphy0_lp_d1_OBUF),
        .\dphy0_lp_d1_TRI[0] (\dphy0_lp_d1_TRI[0] ),
        .dphy0_lp_d2_OBUF(dphy0_lp_d2_OBUF),
        .\dphy0_lp_d2_TRI[0] (\dphy0_lp_d2_TRI[0] ),
        .dphy0_lp_d3_OBUF(dphy0_lp_d3_OBUF),
        .\dphy0_lp_d3_TRI[0] (\dphy0_lp_d3_TRI[0] ),
        .dphy1_hs_clk(dphy1_hs_clk),
        .dphy1_hs_d0(dphy1_hs_d0),
        .dphy1_hs_d1(dphy1_hs_d1),
        .dphy1_hs_d2(dphy1_hs_d2),
        .dphy1_hs_d3(dphy1_hs_d3),
        .dphy1_lp_d0_OBUF(dphy1_lp_d0_OBUF),
        .\dphy1_lp_d0_TRI[0] (\dphy1_lp_d0_TRI[0] ),
        .dphy1_lp_d1_OBUF(dphy1_lp_d1_OBUF),
        .\dphy1_lp_d1_TRI[0] (\dphy1_lp_d1_TRI[0] ),
        .dphy1_lp_d2_OBUF(dphy1_lp_d2_OBUF),
        .\dphy1_lp_d2_TRI[0] (\dphy1_lp_d2_TRI[0] ),
        .dphy1_lp_d3_OBUF(dphy1_lp_d3_OBUF),
        .\dphy1_lp_d3_TRI[0] (\dphy1_lp_d3_TRI[0] ),
        .hs_clock_in(hs_out_clock),
        .hs_word_clock(hs_word_clock),
        .leds_OBUF(leds_OBUF[3]),
        .left_video_den(left_video_den),
        .ls_2xbit_clock(ls_2xbit_clock),
        .pattern_hsync(pattern_hsync),
        .pattern_vsync(pattern_vsync),
        .pixel_clock(pixel_clock),
        .reset(NLW_dsidrv_reset_UNCONNECTED),
        .right_video_den(right_video_den),
        .rst(\right_dsi/video_cmd_ctrl/fifo_rst ),
        .word_pack_reset(\left_dsi/video_cmd_ctrl/word_pack_reset ),
        .word_pack_reset_0(\right_dsi/video_cmd_ctrl/word_pack_reset ));
  (* syn_black_box = "TRUE" *) 
  dsi_pll dsipll
       (.clkin(NLW_dsipll_clkin_UNCONNECTED),
        .hs_bit_clock(hs_bit_clock),
        .hs_out_clock(hs_out_clock),
        .hs_word_clock(hs_word_clock),
        .lopt(xlnx_opt_),
        .ls_2xbit_clock(ls_2xbit_clock));
  OBUF lcd_reset_b_OBUF_inst
       (.I(1'b1),
        .O(lcd_reset_b));
  BUFG lcd_te_IBUF_BUFG_inst
       (.I(lcd_te_IBUF),
        .O(lcd_te_IBUF_BUFG));
  IBUF lcd_te_IBUF_inst
       (.I(lcd_te),
        .O(lcd_te_IBUF));
  OBUF \leds_OBUF[0]_inst 
       (.I(1'b1),
        .O(leds[0]));
  OBUF \leds_OBUF[1]_inst 
       (.I(1'b1),
        .O(leds[1]));
  OBUF \leds_OBUF[2]_inst 
       (.I(leds_OBUF[2]),
        .O(leds[2]));
  OBUF \leds_OBUF[3]_inst 
       (.I(leds_OBUF[3]),
        .O(leds[3]));
  OBUF \leds_OBUF[4]_inst 
       (.I(1'b0),
        .O(leds[4]));
  OBUF \leds_OBUF[5]_inst 
       (.I(1'b0),
        .O(leds[5]));
  OBUF \leds_OBUF[6]_inst 
       (.I(1'b0),
        .O(leds[6]));
  OBUF \leds_OBUF[7]_inst 
       (.I(1'b0),
        .O(leds[7]));
  test_pattern_enhanced patgen
       (.AR(NLW_patgen_AR_UNCONNECTED[0]),
        .D(NLW_patgen_D_UNCONNECTED[1:0]),
        .left_video_den(left_video_den),
        .pattern_hsync(pattern_hsync),
        .pattern_vsync(pattern_vsync),
        .pixel_clock(pixel_clock),
        .reset_n_IBUF(reset_n_IBUF),
        .\rgb_int_reg[23] (\NLW_patgen_rgb_int_reg[23]_UNCONNECTED [23:0]),
        .right_video_den(right_video_den),
        .rst(\right_dsi/video_cmd_ctrl/fifo_rst ),
        .word_pack_reset(\left_dsi/video_cmd_ctrl/word_pack_reset ),
        .word_pack_reset_0(\right_dsi/video_cmd_ctrl/word_pack_reset ));
  IBUF reset_n_IBUF_inst
       (.I(reset_n),
        .O(reset_n_IBUF));
  BUFG sys_clock_BUFG_collapsed_inst
       (.I(sys_clock),
        .O(xlnx_opt_));
  LUT1 #(
    .INIT(2'h1)) 
    te_toggle_i_1
       (.I0(leds_OBUF[2]),
        .O(te_toggle_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    te_toggle_reg
       (.C(lcd_te_IBUF_BUFG),
        .CE(1'b1),
        .D(te_toggle_i_1_n_0),
        .Q(leds_OBUF[2]),
        .R(1'b0));
  OBUF vdda_en_OBUF_inst
       (.I(1'b1),
        .O(vdda_en));
  OBUF vddd_en_OBUF_inst
       (.I(1'b1),
        .O(vddd_en));
  (* syn_black_box = "TRUE" *) 
  video_pll vpll
       (.clkin(NLW_vpll_clkin_UNCONNECTED),
        .lopt(xlnx_opt_),
        .pixel_clock(pixel_clock));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module dsi_debug_blk_mem_gen_generic_cstr
   (DOUTB,
    out,
    s_dclk_o,
    ENA,
    D,
    ADDRA,
    Q,
    DINA);
  output [2:0]DOUTB;
  input out;
  input s_dclk_o;
  input ENA;
  input [0:0]D;
  input [13:0]ADDRA;
  input [13:0]Q;
  input [2:0]DINA;

  wire [13:0]ADDRA;
  wire [0:0]D;
  wire [2:0]DINA;
  wire [2:0]DOUTB;
  wire ENA;
  wire [13:0]Q;
  wire out;
  wire s_dclk_o;

  dsi_debug_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.ADDRA(ADDRA),
        .D(D),
        .DINA(DINA[0]),
        .DOUTB(DOUTB[0]),
        .ENA(ENA),
        .Q(Q),
        .out(out),
        .s_dclk_o(s_dclk_o));
  dsi_debug_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.ADDRA(ADDRA),
        .D(D),
        .DINA(DINA[2:1]),
        .DOUTB(DOUTB[2:1]),
        .ENA(ENA),
        .Q(Q),
        .out(out),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dsi_debug_blk_mem_gen_prim_width
   (DOUTB,
    out,
    s_dclk_o,
    ENA,
    D,
    ADDRA,
    Q,
    DINA);
  output [0:0]DOUTB;
  input out;
  input s_dclk_o;
  input ENA;
  input [0:0]D;
  input [13:0]ADDRA;
  input [13:0]Q;
  input [0:0]DINA;

  wire [13:0]ADDRA;
  wire [0:0]D;
  wire [0:0]DINA;
  wire [0:0]DOUTB;
  wire ENA;
  wire [13:0]Q;
  wire out;
  wire s_dclk_o;

  dsi_debug_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.ADDRA(ADDRA),
        .D(D),
        .DINA(DINA),
        .DOUTB(DOUTB),
        .ENA(ENA),
        .Q(Q),
        .out(out),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module dsi_debug_blk_mem_gen_prim_width__parameterized0
   (DOUTB,
    out,
    s_dclk_o,
    ENA,
    D,
    ADDRA,
    Q,
    DINA);
  output [1:0]DOUTB;
  input out;
  input s_dclk_o;
  input ENA;
  input [0:0]D;
  input [13:0]ADDRA;
  input [13:0]Q;
  input [1:0]DINA;

  wire [13:0]ADDRA;
  wire [0:0]D;
  wire [1:0]DINA;
  wire [1:0]DOUTB;
  wire ENA;
  wire [13:0]Q;
  wire out;
  wire s_dclk_o;

  dsi_debug_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.ADDRA(ADDRA),
        .D(D),
        .DINA(DINA),
        .DOUTB(DOUTB),
        .ENA(ENA),
        .Q(Q),
        .out(out),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module dsi_debug_blk_mem_gen_prim_wrapper
   (DOUTB,
    out,
    s_dclk_o,
    ENA,
    D,
    ADDRA,
    Q,
    DINA);
  output [0:0]DOUTB;
  input out;
  input s_dclk_o;
  input ENA;
  input [0:0]D;
  input [13:0]ADDRA;
  input [13:0]Q;
  input [0:0]DINA;

  wire [13:0]ADDRA;
  wire [0:0]D;
  wire [0:0]DINA;
  wire [0:0]DOUTB;
  wire ENA;
  wire [13:0]Q;
  wire out;
  wire s_dclk_o;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR(ADDRA),
        .ADDRBWRADDR(Q),
        .CLKARDCLK(out),
        .CLKBWRCLK(s_dclk_o),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINA}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:1],DOUTB}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(ENA),
        .ENBWREN(D),
        .REGCEAREGCE(1'b0),
        .REGCEB(D),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module dsi_debug_blk_mem_gen_prim_wrapper__parameterized0
   (DOUTB,
    out,
    s_dclk_o,
    ENA,
    D,
    ADDRA,
    Q,
    DINA);
  output [1:0]DOUTB;
  input out;
  input s_dclk_o;
  input ENA;
  input [0:0]D;
  input [13:0]ADDRA;
  input [13:0]Q;
  input [1:0]DINA;

  wire [13:0]ADDRA;
  wire [0:0]D;
  wire [1:0]DINA;
  wire [1:0]DOUTB;
  wire ENA;
  wire [13:0]Q;
  wire out;
  wire s_dclk_o;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,ADDRA,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(out),
        .CLKBWRCLK(s_dclk_o),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINA}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:2],DOUTB}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ENA),
        .ENBWREN(D),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(D),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module dsi_debug_blk_mem_gen_top
   (DOUTB,
    out,
    s_dclk_o,
    ENA,
    D,
    ADDRA,
    Q,
    DINA);
  output [2:0]DOUTB;
  input out;
  input s_dclk_o;
  input ENA;
  input [0:0]D;
  input [13:0]ADDRA;
  input [13:0]Q;
  input [2:0]DINA;

  wire [13:0]ADDRA;
  wire [0:0]D;
  wire [2:0]DINA;
  wire [2:0]DOUTB;
  wire ENA;
  wire [13:0]Q;
  wire out;
  wire s_dclk_o;

  dsi_debug_blk_mem_gen_generic_cstr \valid.cstr 
       (.ADDRA(ADDRA),
        .D(D),
        .DINA(DINA),
        .DOUTB(DOUTB),
        .ENA(ENA),
        .Q(Q),
        .out(out),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_4" *) 
module dsi_debug_blk_mem_gen_v8_3_4
   (DOUTB,
    out,
    s_dclk_o,
    ENA,
    D,
    ADDRA,
    Q,
    DINA);
  output [2:0]DOUTB;
  input out;
  input s_dclk_o;
  input ENA;
  input [0:0]D;
  input [13:0]ADDRA;
  input [13:0]Q;
  input [2:0]DINA;

  wire [13:0]ADDRA;
  wire [0:0]D;
  wire [2:0]DINA;
  wire [2:0]DOUTB;
  wire ENA;
  wire [13:0]Q;
  wire out;
  wire s_dclk_o;

  dsi_debug_blk_mem_gen_v8_3_4_synth inst_blk_mem_gen
       (.ADDRA(ADDRA),
        .D(D),
        .DINA(DINA),
        .DOUTB(DOUTB),
        .ENA(ENA),
        .Q(Q),
        .out(out),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_4_synth" *) 
module dsi_debug_blk_mem_gen_v8_3_4_synth
   (DOUTB,
    out,
    s_dclk_o,
    ENA,
    D,
    ADDRA,
    Q,
    DINA);
  output [2:0]DOUTB;
  input out;
  input s_dclk_o;
  input ENA;
  input [0:0]D;
  input [13:0]ADDRA;
  input [13:0]Q;
  input [2:0]DINA;

  wire [13:0]ADDRA;
  wire [0:0]D;
  wire [2:0]DINA;
  wire [2:0]DOUTB;
  wire ENA;
  wire [13:0]Q;
  wire out;
  wire s_dclk_o;

  dsi_debug_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.ADDRA(ADDRA),
        .D(D),
        .DINA(DINA),
        .DOUTB(DOUTB),
        .ENA(ENA),
        .Q(Q),
        .out(out),
        .s_dclk_o(s_dclk_o));
endmodule

(* C_ADV_TRIGGER = "0" *) (* C_BUILD_REVISION = "0" *) (* C_CAPTURE_TYPE = "0" *) 
(* C_CLKFBOUT_MULT_F = "10.000000" *) (* C_CLKOUT0_DIVIDE_F = "10.000000" *) (* C_CLK_FREQ = "200.000000" *) 
(* C_CLK_PERIOD = "10.000000" *) (* C_CORE_INFO1 = "0" *) (* C_CORE_INFO2 = "0" *) 
(* C_CORE_MAJOR_VER = "6" *) (* C_CORE_MINOR_VER = "2" *) (* C_CORE_TYPE = "1" *) 
(* C_CSE_DRV_VER = "2" *) (* C_DATA_DEPTH = "16384" *) (* C_DDR_CLK_GEN = "1" *) 
(* C_DIVCLK_DIVIDE = "3" *) (* C_ENABLE_ILA_AXI_MON = "0" *) (* C_EN_DDR_ILA = "0" *) 
(* C_EN_STRG_QUAL = "0" *) (* C_EN_TIME_TAG = "0" *) (* C_ILA_CLK_FREQ = "2000000" *) 
(* C_INPUT_PIPE_STAGES = "0" *) (* C_MAJOR_VERSION = "2016" *) (* C_MINOR_VERSION = "3" *) 
(* C_MU_TYPE = "0" *) (* C_NEXT_SLAVE = "0" *) (* C_NUM_MONITOR_SLOTS = "1" *) 
(* C_NUM_OF_PROBES = "1" *) (* C_PIPE_IFACE = "1" *) (* C_PROBE0_MU_CNT = "1" *) 
(* C_PROBE0_TYPE = "0" *) (* C_PROBE0_WIDTH = "2" *) (* C_PROBE1000_MU_CNT = "1" *) 
(* C_PROBE1000_TYPE = "1" *) (* C_PROBE1000_WIDTH = "1" *) (* C_PROBE1001_MU_CNT = "1" *) 
(* C_PROBE1001_TYPE = "1" *) (* C_PROBE1001_WIDTH = "1" *) (* C_PROBE1002_MU_CNT = "1" *) 
(* C_PROBE1002_TYPE = "1" *) (* C_PROBE1002_WIDTH = "1" *) (* C_PROBE1003_MU_CNT = "1" *) 
(* C_PROBE1003_TYPE = "1" *) (* C_PROBE1003_WIDTH = "1" *) (* C_PROBE1004_MU_CNT = "1" *) 
(* C_PROBE1004_TYPE = "1" *) (* C_PROBE1004_WIDTH = "1" *) (* C_PROBE1005_MU_CNT = "1" *) 
(* C_PROBE1005_TYPE = "1" *) (* C_PROBE1005_WIDTH = "1" *) (* C_PROBE1006_MU_CNT = "1" *) 
(* C_PROBE1006_TYPE = "1" *) (* C_PROBE1006_WIDTH = "1" *) (* C_PROBE1007_MU_CNT = "1" *) 
(* C_PROBE1007_TYPE = "1" *) (* C_PROBE1007_WIDTH = "1" *) (* C_PROBE1008_MU_CNT = "1" *) 
(* C_PROBE1008_TYPE = "1" *) (* C_PROBE1008_WIDTH = "1" *) (* C_PROBE1009_MU_CNT = "1" *) 
(* C_PROBE1009_TYPE = "1" *) (* C_PROBE1009_WIDTH = "1" *) (* C_PROBE100_MU_CNT = "1" *) 
(* C_PROBE100_TYPE = "1" *) (* C_PROBE100_WIDTH = "1" *) (* C_PROBE1010_MU_CNT = "1" *) 
(* C_PROBE1010_TYPE = "1" *) (* C_PROBE1010_WIDTH = "1" *) (* C_PROBE1011_MU_CNT = "1" *) 
(* C_PROBE1011_TYPE = "1" *) (* C_PROBE1011_WIDTH = "1" *) (* C_PROBE1012_MU_CNT = "1" *) 
(* C_PROBE1012_TYPE = "1" *) (* C_PROBE1012_WIDTH = "1" *) (* C_PROBE1013_MU_CNT = "1" *) 
(* C_PROBE1013_TYPE = "1" *) (* C_PROBE1013_WIDTH = "1" *) (* C_PROBE1014_MU_CNT = "1" *) 
(* C_PROBE1014_TYPE = "1" *) (* C_PROBE1014_WIDTH = "1" *) (* C_PROBE1015_MU_CNT = "1" *) 
(* C_PROBE1015_TYPE = "1" *) (* C_PROBE1015_WIDTH = "1" *) (* C_PROBE1016_MU_CNT = "1" *) 
(* C_PROBE1016_TYPE = "1" *) (* C_PROBE1016_WIDTH = "1" *) (* C_PROBE1017_MU_CNT = "1" *) 
(* C_PROBE1017_TYPE = "1" *) (* C_PROBE1017_WIDTH = "1" *) (* C_PROBE1018_MU_CNT = "1" *) 
(* C_PROBE1018_TYPE = "1" *) (* C_PROBE1018_WIDTH = "1" *) (* C_PROBE1019_MU_CNT = "1" *) 
(* C_PROBE1019_TYPE = "1" *) (* C_PROBE1019_WIDTH = "1" *) (* C_PROBE101_MU_CNT = "1" *) 
(* C_PROBE101_TYPE = "1" *) (* C_PROBE101_WIDTH = "1" *) (* C_PROBE1020_MU_CNT = "1" *) 
(* C_PROBE1020_TYPE = "1" *) (* C_PROBE1020_WIDTH = "1" *) (* C_PROBE1021_MU_CNT = "1" *) 
(* C_PROBE1021_TYPE = "1" *) (* C_PROBE1021_WIDTH = "1" *) (* C_PROBE1022_MU_CNT = "1" *) 
(* C_PROBE1022_TYPE = "1" *) (* C_PROBE1022_WIDTH = "1" *) (* C_PROBE1023_MU_CNT = "1" *) 
(* C_PROBE1023_TYPE = "1" *) (* C_PROBE1023_WIDTH = "1" *) (* C_PROBE102_MU_CNT = "1" *) 
(* C_PROBE102_TYPE = "1" *) (* C_PROBE102_WIDTH = "1" *) (* C_PROBE103_MU_CNT = "1" *) 
(* C_PROBE103_TYPE = "1" *) (* C_PROBE103_WIDTH = "1" *) (* C_PROBE104_MU_CNT = "1" *) 
(* C_PROBE104_TYPE = "1" *) (* C_PROBE104_WIDTH = "1" *) (* C_PROBE105_MU_CNT = "1" *) 
(* C_PROBE105_TYPE = "1" *) (* C_PROBE105_WIDTH = "1" *) (* C_PROBE106_MU_CNT = "1" *) 
(* C_PROBE106_TYPE = "1" *) (* C_PROBE106_WIDTH = "1" *) (* C_PROBE107_MU_CNT = "1" *) 
(* C_PROBE107_TYPE = "1" *) (* C_PROBE107_WIDTH = "1" *) (* C_PROBE108_MU_CNT = "1" *) 
(* C_PROBE108_TYPE = "1" *) (* C_PROBE108_WIDTH = "1" *) (* C_PROBE109_MU_CNT = "1" *) 
(* C_PROBE109_TYPE = "1" *) (* C_PROBE109_WIDTH = "1" *) (* C_PROBE10_MU_CNT = "1" *) 
(* C_PROBE10_TYPE = "1" *) (* C_PROBE10_WIDTH = "1" *) (* C_PROBE110_MU_CNT = "1" *) 
(* C_PROBE110_TYPE = "1" *) (* C_PROBE110_WIDTH = "1" *) (* C_PROBE111_MU_CNT = "1" *) 
(* C_PROBE111_TYPE = "1" *) (* C_PROBE111_WIDTH = "1" *) (* C_PROBE112_MU_CNT = "1" *) 
(* C_PROBE112_TYPE = "1" *) (* C_PROBE112_WIDTH = "1" *) (* C_PROBE113_MU_CNT = "1" *) 
(* C_PROBE113_TYPE = "1" *) (* C_PROBE113_WIDTH = "1" *) (* C_PROBE114_MU_CNT = "1" *) 
(* C_PROBE114_TYPE = "1" *) (* C_PROBE114_WIDTH = "1" *) (* C_PROBE115_MU_CNT = "1" *) 
(* C_PROBE115_TYPE = "1" *) (* C_PROBE115_WIDTH = "1" *) (* C_PROBE116_MU_CNT = "1" *) 
(* C_PROBE116_TYPE = "1" *) (* C_PROBE116_WIDTH = "1" *) (* C_PROBE117_MU_CNT = "1" *) 
(* C_PROBE117_TYPE = "1" *) (* C_PROBE117_WIDTH = "1" *) (* C_PROBE118_MU_CNT = "1" *) 
(* C_PROBE118_TYPE = "1" *) (* C_PROBE118_WIDTH = "1" *) (* C_PROBE119_MU_CNT = "1" *) 
(* C_PROBE119_TYPE = "1" *) (* C_PROBE119_WIDTH = "1" *) (* C_PROBE11_MU_CNT = "1" *) 
(* C_PROBE11_TYPE = "1" *) (* C_PROBE11_WIDTH = "1" *) (* C_PROBE120_MU_CNT = "1" *) 
(* C_PROBE120_TYPE = "1" *) (* C_PROBE120_WIDTH = "1" *) (* C_PROBE121_MU_CNT = "1" *) 
(* C_PROBE121_TYPE = "1" *) (* C_PROBE121_WIDTH = "1" *) (* C_PROBE122_MU_CNT = "1" *) 
(* C_PROBE122_TYPE = "1" *) (* C_PROBE122_WIDTH = "1" *) (* C_PROBE123_MU_CNT = "1" *) 
(* C_PROBE123_TYPE = "1" *) (* C_PROBE123_WIDTH = "1" *) (* C_PROBE124_MU_CNT = "1" *) 
(* C_PROBE124_TYPE = "1" *) (* C_PROBE124_WIDTH = "1" *) (* C_PROBE125_MU_CNT = "1" *) 
(* C_PROBE125_TYPE = "1" *) (* C_PROBE125_WIDTH = "1" *) (* C_PROBE126_MU_CNT = "1" *) 
(* C_PROBE126_TYPE = "1" *) (* C_PROBE126_WIDTH = "1" *) (* C_PROBE127_MU_CNT = "1" *) 
(* C_PROBE127_TYPE = "1" *) (* C_PROBE127_WIDTH = "1" *) (* C_PROBE128_MU_CNT = "1" *) 
(* C_PROBE128_TYPE = "1" *) (* C_PROBE128_WIDTH = "1" *) (* C_PROBE129_MU_CNT = "1" *) 
(* C_PROBE129_TYPE = "1" *) (* C_PROBE129_WIDTH = "1" *) (* C_PROBE12_MU_CNT = "1" *) 
(* C_PROBE12_TYPE = "1" *) (* C_PROBE12_WIDTH = "1" *) (* C_PROBE130_MU_CNT = "1" *) 
(* C_PROBE130_TYPE = "1" *) (* C_PROBE130_WIDTH = "1" *) (* C_PROBE131_MU_CNT = "1" *) 
(* C_PROBE131_TYPE = "1" *) (* C_PROBE131_WIDTH = "1" *) (* C_PROBE132_MU_CNT = "1" *) 
(* C_PROBE132_TYPE = "1" *) (* C_PROBE132_WIDTH = "1" *) (* C_PROBE133_MU_CNT = "1" *) 
(* C_PROBE133_TYPE = "1" *) (* C_PROBE133_WIDTH = "1" *) (* C_PROBE134_MU_CNT = "1" *) 
(* C_PROBE134_TYPE = "1" *) (* C_PROBE134_WIDTH = "1" *) (* C_PROBE135_MU_CNT = "1" *) 
(* C_PROBE135_TYPE = "1" *) (* C_PROBE135_WIDTH = "1" *) (* C_PROBE136_MU_CNT = "1" *) 
(* C_PROBE136_TYPE = "1" *) (* C_PROBE136_WIDTH = "1" *) (* C_PROBE137_MU_CNT = "1" *) 
(* C_PROBE137_TYPE = "1" *) (* C_PROBE137_WIDTH = "1" *) (* C_PROBE138_MU_CNT = "1" *) 
(* C_PROBE138_TYPE = "1" *) (* C_PROBE138_WIDTH = "1" *) (* C_PROBE139_MU_CNT = "1" *) 
(* C_PROBE139_TYPE = "1" *) (* C_PROBE139_WIDTH = "1" *) (* C_PROBE13_MU_CNT = "1" *) 
(* C_PROBE13_TYPE = "1" *) (* C_PROBE13_WIDTH = "1" *) (* C_PROBE140_MU_CNT = "1" *) 
(* C_PROBE140_TYPE = "1" *) (* C_PROBE140_WIDTH = "1" *) (* C_PROBE141_MU_CNT = "1" *) 
(* C_PROBE141_TYPE = "1" *) (* C_PROBE141_WIDTH = "1" *) (* C_PROBE142_MU_CNT = "1" *) 
(* C_PROBE142_TYPE = "1" *) (* C_PROBE142_WIDTH = "1" *) (* C_PROBE143_MU_CNT = "1" *) 
(* C_PROBE143_TYPE = "1" *) (* C_PROBE143_WIDTH = "1" *) (* C_PROBE144_MU_CNT = "1" *) 
(* C_PROBE144_TYPE = "1" *) (* C_PROBE144_WIDTH = "1" *) (* C_PROBE145_MU_CNT = "1" *) 
(* C_PROBE145_TYPE = "1" *) (* C_PROBE145_WIDTH = "1" *) (* C_PROBE146_MU_CNT = "1" *) 
(* C_PROBE146_TYPE = "1" *) (* C_PROBE146_WIDTH = "1" *) (* C_PROBE147_MU_CNT = "1" *) 
(* C_PROBE147_TYPE = "1" *) (* C_PROBE147_WIDTH = "1" *) (* C_PROBE148_MU_CNT = "1" *) 
(* C_PROBE148_TYPE = "1" *) (* C_PROBE148_WIDTH = "1" *) (* C_PROBE149_MU_CNT = "1" *) 
(* C_PROBE149_TYPE = "1" *) (* C_PROBE149_WIDTH = "1" *) (* C_PROBE14_MU_CNT = "1" *) 
(* C_PROBE14_TYPE = "1" *) (* C_PROBE14_WIDTH = "1" *) (* C_PROBE150_MU_CNT = "1" *) 
(* C_PROBE150_TYPE = "1" *) (* C_PROBE150_WIDTH = "1" *) (* C_PROBE151_MU_CNT = "1" *) 
(* C_PROBE151_TYPE = "1" *) (* C_PROBE151_WIDTH = "1" *) (* C_PROBE152_MU_CNT = "1" *) 
(* C_PROBE152_TYPE = "1" *) (* C_PROBE152_WIDTH = "1" *) (* C_PROBE153_MU_CNT = "1" *) 
(* C_PROBE153_TYPE = "1" *) (* C_PROBE153_WIDTH = "1" *) (* C_PROBE154_MU_CNT = "1" *) 
(* C_PROBE154_TYPE = "1" *) (* C_PROBE154_WIDTH = "1" *) (* C_PROBE155_MU_CNT = "1" *) 
(* C_PROBE155_TYPE = "1" *) (* C_PROBE155_WIDTH = "1" *) (* C_PROBE156_MU_CNT = "1" *) 
(* C_PROBE156_TYPE = "1" *) (* C_PROBE156_WIDTH = "1" *) (* C_PROBE157_MU_CNT = "1" *) 
(* C_PROBE157_TYPE = "1" *) (* C_PROBE157_WIDTH = "1" *) (* C_PROBE158_MU_CNT = "1" *) 
(* C_PROBE158_TYPE = "1" *) (* C_PROBE158_WIDTH = "1" *) (* C_PROBE159_MU_CNT = "1" *) 
(* C_PROBE159_TYPE = "1" *) (* C_PROBE159_WIDTH = "1" *) (* C_PROBE15_MU_CNT = "1" *) 
(* C_PROBE15_TYPE = "1" *) (* C_PROBE15_WIDTH = "1" *) (* C_PROBE160_MU_CNT = "1" *) 
(* C_PROBE160_TYPE = "1" *) (* C_PROBE160_WIDTH = "1" *) (* C_PROBE161_MU_CNT = "1" *) 
(* C_PROBE161_TYPE = "1" *) (* C_PROBE161_WIDTH = "1" *) (* C_PROBE162_MU_CNT = "1" *) 
(* C_PROBE162_TYPE = "1" *) (* C_PROBE162_WIDTH = "1" *) (* C_PROBE163_MU_CNT = "1" *) 
(* C_PROBE163_TYPE = "1" *) (* C_PROBE163_WIDTH = "1" *) (* C_PROBE164_MU_CNT = "1" *) 
(* C_PROBE164_TYPE = "1" *) (* C_PROBE164_WIDTH = "1" *) (* C_PROBE165_MU_CNT = "1" *) 
(* C_PROBE165_TYPE = "1" *) (* C_PROBE165_WIDTH = "1" *) (* C_PROBE166_MU_CNT = "1" *) 
(* C_PROBE166_TYPE = "1" *) (* C_PROBE166_WIDTH = "1" *) (* C_PROBE167_MU_CNT = "1" *) 
(* C_PROBE167_TYPE = "1" *) (* C_PROBE167_WIDTH = "1" *) (* C_PROBE168_MU_CNT = "1" *) 
(* C_PROBE168_TYPE = "1" *) (* C_PROBE168_WIDTH = "1" *) (* C_PROBE169_MU_CNT = "1" *) 
(* C_PROBE169_TYPE = "1" *) (* C_PROBE169_WIDTH = "1" *) (* C_PROBE16_MU_CNT = "1" *) 
(* C_PROBE16_TYPE = "1" *) (* C_PROBE16_WIDTH = "1" *) (* C_PROBE170_MU_CNT = "1" *) 
(* C_PROBE170_TYPE = "1" *) (* C_PROBE170_WIDTH = "1" *) (* C_PROBE171_MU_CNT = "1" *) 
(* C_PROBE171_TYPE = "1" *) (* C_PROBE171_WIDTH = "1" *) (* C_PROBE172_MU_CNT = "1" *) 
(* C_PROBE172_TYPE = "1" *) (* C_PROBE172_WIDTH = "1" *) (* C_PROBE173_MU_CNT = "1" *) 
(* C_PROBE173_TYPE = "1" *) (* C_PROBE173_WIDTH = "1" *) (* C_PROBE174_MU_CNT = "1" *) 
(* C_PROBE174_TYPE = "1" *) (* C_PROBE174_WIDTH = "1" *) (* C_PROBE175_MU_CNT = "1" *) 
(* C_PROBE175_TYPE = "1" *) (* C_PROBE175_WIDTH = "1" *) (* C_PROBE176_MU_CNT = "1" *) 
(* C_PROBE176_TYPE = "1" *) (* C_PROBE176_WIDTH = "1" *) (* C_PROBE177_MU_CNT = "1" *) 
(* C_PROBE177_TYPE = "1" *) (* C_PROBE177_WIDTH = "1" *) (* C_PROBE178_MU_CNT = "1" *) 
(* C_PROBE178_TYPE = "1" *) (* C_PROBE178_WIDTH = "1" *) (* C_PROBE179_MU_CNT = "1" *) 
(* C_PROBE179_TYPE = "1" *) (* C_PROBE179_WIDTH = "1" *) (* C_PROBE17_MU_CNT = "1" *) 
(* C_PROBE17_TYPE = "1" *) (* C_PROBE17_WIDTH = "1" *) (* C_PROBE180_MU_CNT = "1" *) 
(* C_PROBE180_TYPE = "1" *) (* C_PROBE180_WIDTH = "1" *) (* C_PROBE181_MU_CNT = "1" *) 
(* C_PROBE181_TYPE = "1" *) (* C_PROBE181_WIDTH = "1" *) (* C_PROBE182_MU_CNT = "1" *) 
(* C_PROBE182_TYPE = "1" *) (* C_PROBE182_WIDTH = "1" *) (* C_PROBE183_MU_CNT = "1" *) 
(* C_PROBE183_TYPE = "1" *) (* C_PROBE183_WIDTH = "1" *) (* C_PROBE184_MU_CNT = "1" *) 
(* C_PROBE184_TYPE = "1" *) (* C_PROBE184_WIDTH = "1" *) (* C_PROBE185_MU_CNT = "1" *) 
(* C_PROBE185_TYPE = "1" *) (* C_PROBE185_WIDTH = "1" *) (* C_PROBE186_MU_CNT = "1" *) 
(* C_PROBE186_TYPE = "1" *) (* C_PROBE186_WIDTH = "1" *) (* C_PROBE187_MU_CNT = "1" *) 
(* C_PROBE187_TYPE = "1" *) (* C_PROBE187_WIDTH = "1" *) (* C_PROBE188_MU_CNT = "1" *) 
(* C_PROBE188_TYPE = "1" *) (* C_PROBE188_WIDTH = "1" *) (* C_PROBE189_MU_CNT = "1" *) 
(* C_PROBE189_TYPE = "1" *) (* C_PROBE189_WIDTH = "1" *) (* C_PROBE18_MU_CNT = "1" *) 
(* C_PROBE18_TYPE = "1" *) (* C_PROBE18_WIDTH = "1" *) (* C_PROBE190_MU_CNT = "1" *) 
(* C_PROBE190_TYPE = "1" *) (* C_PROBE190_WIDTH = "1" *) (* C_PROBE191_MU_CNT = "1" *) 
(* C_PROBE191_TYPE = "1" *) (* C_PROBE191_WIDTH = "1" *) (* C_PROBE192_MU_CNT = "1" *) 
(* C_PROBE192_TYPE = "1" *) (* C_PROBE192_WIDTH = "1" *) (* C_PROBE193_MU_CNT = "1" *) 
(* C_PROBE193_TYPE = "1" *) (* C_PROBE193_WIDTH = "1" *) (* C_PROBE194_MU_CNT = "1" *) 
(* C_PROBE194_TYPE = "1" *) (* C_PROBE194_WIDTH = "1" *) (* C_PROBE195_MU_CNT = "1" *) 
(* C_PROBE195_TYPE = "1" *) (* C_PROBE195_WIDTH = "1" *) (* C_PROBE196_MU_CNT = "1" *) 
(* C_PROBE196_TYPE = "1" *) (* C_PROBE196_WIDTH = "1" *) (* C_PROBE197_MU_CNT = "1" *) 
(* C_PROBE197_TYPE = "1" *) (* C_PROBE197_WIDTH = "1" *) (* C_PROBE198_MU_CNT = "1" *) 
(* C_PROBE198_TYPE = "1" *) (* C_PROBE198_WIDTH = "1" *) (* C_PROBE199_MU_CNT = "1" *) 
(* C_PROBE199_TYPE = "1" *) (* C_PROBE199_WIDTH = "1" *) (* C_PROBE19_MU_CNT = "1" *) 
(* C_PROBE19_TYPE = "1" *) (* C_PROBE19_WIDTH = "1" *) (* C_PROBE1_MU_CNT = "1" *) 
(* C_PROBE1_TYPE = "1" *) (* C_PROBE1_WIDTH = "1" *) (* C_PROBE200_MU_CNT = "1" *) 
(* C_PROBE200_TYPE = "1" *) (* C_PROBE200_WIDTH = "1" *) (* C_PROBE201_MU_CNT = "1" *) 
(* C_PROBE201_TYPE = "1" *) (* C_PROBE201_WIDTH = "1" *) (* C_PROBE202_MU_CNT = "1" *) 
(* C_PROBE202_TYPE = "1" *) (* C_PROBE202_WIDTH = "1" *) (* C_PROBE203_MU_CNT = "1" *) 
(* C_PROBE203_TYPE = "1" *) (* C_PROBE203_WIDTH = "1" *) (* C_PROBE204_MU_CNT = "1" *) 
(* C_PROBE204_TYPE = "1" *) (* C_PROBE204_WIDTH = "1" *) (* C_PROBE205_MU_CNT = "1" *) 
(* C_PROBE205_TYPE = "1" *) (* C_PROBE205_WIDTH = "1" *) (* C_PROBE206_MU_CNT = "1" *) 
(* C_PROBE206_TYPE = "1" *) (* C_PROBE206_WIDTH = "1" *) (* C_PROBE207_MU_CNT = "1" *) 
(* C_PROBE207_TYPE = "1" *) (* C_PROBE207_WIDTH = "1" *) (* C_PROBE208_MU_CNT = "1" *) 
(* C_PROBE208_TYPE = "1" *) (* C_PROBE208_WIDTH = "1" *) (* C_PROBE209_MU_CNT = "1" *) 
(* C_PROBE209_TYPE = "1" *) (* C_PROBE209_WIDTH = "1" *) (* C_PROBE20_MU_CNT = "1" *) 
(* C_PROBE20_TYPE = "1" *) (* C_PROBE20_WIDTH = "1" *) (* C_PROBE210_MU_CNT = "1" *) 
(* C_PROBE210_TYPE = "1" *) (* C_PROBE210_WIDTH = "1" *) (* C_PROBE211_MU_CNT = "1" *) 
(* C_PROBE211_TYPE = "1" *) (* C_PROBE211_WIDTH = "1" *) (* C_PROBE212_MU_CNT = "1" *) 
(* C_PROBE212_TYPE = "1" *) (* C_PROBE212_WIDTH = "1" *) (* C_PROBE213_MU_CNT = "1" *) 
(* C_PROBE213_TYPE = "1" *) (* C_PROBE213_WIDTH = "1" *) (* C_PROBE214_MU_CNT = "1" *) 
(* C_PROBE214_TYPE = "1" *) (* C_PROBE214_WIDTH = "1" *) (* C_PROBE215_MU_CNT = "1" *) 
(* C_PROBE215_TYPE = "1" *) (* C_PROBE215_WIDTH = "1" *) (* C_PROBE216_MU_CNT = "1" *) 
(* C_PROBE216_TYPE = "1" *) (* C_PROBE216_WIDTH = "1" *) (* C_PROBE217_MU_CNT = "1" *) 
(* C_PROBE217_TYPE = "1" *) (* C_PROBE217_WIDTH = "1" *) (* C_PROBE218_MU_CNT = "1" *) 
(* C_PROBE218_TYPE = "1" *) (* C_PROBE218_WIDTH = "1" *) (* C_PROBE219_MU_CNT = "1" *) 
(* C_PROBE219_TYPE = "1" *) (* C_PROBE219_WIDTH = "1" *) (* C_PROBE21_MU_CNT = "1" *) 
(* C_PROBE21_TYPE = "1" *) (* C_PROBE21_WIDTH = "1" *) (* C_PROBE220_MU_CNT = "1" *) 
(* C_PROBE220_TYPE = "1" *) (* C_PROBE220_WIDTH = "1" *) (* C_PROBE221_MU_CNT = "1" *) 
(* C_PROBE221_TYPE = "1" *) (* C_PROBE221_WIDTH = "1" *) (* C_PROBE222_MU_CNT = "1" *) 
(* C_PROBE222_TYPE = "1" *) (* C_PROBE222_WIDTH = "1" *) (* C_PROBE223_MU_CNT = "1" *) 
(* C_PROBE223_TYPE = "1" *) (* C_PROBE223_WIDTH = "1" *) (* C_PROBE224_MU_CNT = "1" *) 
(* C_PROBE224_TYPE = "1" *) (* C_PROBE224_WIDTH = "1" *) (* C_PROBE225_MU_CNT = "1" *) 
(* C_PROBE225_TYPE = "1" *) (* C_PROBE225_WIDTH = "1" *) (* C_PROBE226_MU_CNT = "1" *) 
(* C_PROBE226_TYPE = "1" *) (* C_PROBE226_WIDTH = "1" *) (* C_PROBE227_MU_CNT = "1" *) 
(* C_PROBE227_TYPE = "1" *) (* C_PROBE227_WIDTH = "1" *) (* C_PROBE228_MU_CNT = "1" *) 
(* C_PROBE228_TYPE = "1" *) (* C_PROBE228_WIDTH = "1" *) (* C_PROBE229_MU_CNT = "1" *) 
(* C_PROBE229_TYPE = "1" *) (* C_PROBE229_WIDTH = "1" *) (* C_PROBE22_MU_CNT = "1" *) 
(* C_PROBE22_TYPE = "1" *) (* C_PROBE22_WIDTH = "1" *) (* C_PROBE230_MU_CNT = "1" *) 
(* C_PROBE230_TYPE = "1" *) (* C_PROBE230_WIDTH = "1" *) (* C_PROBE231_MU_CNT = "1" *) 
(* C_PROBE231_TYPE = "1" *) (* C_PROBE231_WIDTH = "1" *) (* C_PROBE232_MU_CNT = "1" *) 
(* C_PROBE232_TYPE = "1" *) (* C_PROBE232_WIDTH = "1" *) (* C_PROBE233_MU_CNT = "1" *) 
(* C_PROBE233_TYPE = "1" *) (* C_PROBE233_WIDTH = "1" *) (* C_PROBE234_MU_CNT = "1" *) 
(* C_PROBE234_TYPE = "1" *) (* C_PROBE234_WIDTH = "1" *) (* C_PROBE235_MU_CNT = "1" *) 
(* C_PROBE235_TYPE = "1" *) (* C_PROBE235_WIDTH = "1" *) (* C_PROBE236_MU_CNT = "1" *) 
(* C_PROBE236_TYPE = "1" *) (* C_PROBE236_WIDTH = "1" *) (* C_PROBE237_MU_CNT = "1" *) 
(* C_PROBE237_TYPE = "1" *) (* C_PROBE237_WIDTH = "1" *) (* C_PROBE238_MU_CNT = "1" *) 
(* C_PROBE238_TYPE = "1" *) (* C_PROBE238_WIDTH = "1" *) (* C_PROBE239_MU_CNT = "1" *) 
(* C_PROBE239_TYPE = "1" *) (* C_PROBE239_WIDTH = "1" *) (* C_PROBE23_MU_CNT = "1" *) 
(* C_PROBE23_TYPE = "1" *) (* C_PROBE23_WIDTH = "1" *) (* C_PROBE240_MU_CNT = "1" *) 
(* C_PROBE240_TYPE = "1" *) (* C_PROBE240_WIDTH = "1" *) (* C_PROBE241_MU_CNT = "1" *) 
(* C_PROBE241_TYPE = "1" *) (* C_PROBE241_WIDTH = "1" *) (* C_PROBE242_MU_CNT = "1" *) 
(* C_PROBE242_TYPE = "1" *) (* C_PROBE242_WIDTH = "1" *) (* C_PROBE243_MU_CNT = "1" *) 
(* C_PROBE243_TYPE = "1" *) (* C_PROBE243_WIDTH = "1" *) (* C_PROBE244_MU_CNT = "1" *) 
(* C_PROBE244_TYPE = "1" *) (* C_PROBE244_WIDTH = "1" *) (* C_PROBE245_MU_CNT = "1" *) 
(* C_PROBE245_TYPE = "1" *) (* C_PROBE245_WIDTH = "1" *) (* C_PROBE246_MU_CNT = "1" *) 
(* C_PROBE246_TYPE = "1" *) (* C_PROBE246_WIDTH = "1" *) (* C_PROBE247_MU_CNT = "1" *) 
(* C_PROBE247_TYPE = "1" *) (* C_PROBE247_WIDTH = "1" *) (* C_PROBE248_MU_CNT = "1" *) 
(* C_PROBE248_TYPE = "1" *) (* C_PROBE248_WIDTH = "1" *) (* C_PROBE249_MU_CNT = "1" *) 
(* C_PROBE249_TYPE = "1" *) (* C_PROBE249_WIDTH = "1" *) (* C_PROBE24_MU_CNT = "1" *) 
(* C_PROBE24_TYPE = "1" *) (* C_PROBE24_WIDTH = "1" *) (* C_PROBE250_MU_CNT = "1" *) 
(* C_PROBE250_TYPE = "1" *) (* C_PROBE250_WIDTH = "1" *) (* C_PROBE251_MU_CNT = "1" *) 
(* C_PROBE251_TYPE = "1" *) (* C_PROBE251_WIDTH = "1" *) (* C_PROBE252_MU_CNT = "1" *) 
(* C_PROBE252_TYPE = "1" *) (* C_PROBE252_WIDTH = "1" *) (* C_PROBE253_MU_CNT = "1" *) 
(* C_PROBE253_TYPE = "1" *) (* C_PROBE253_WIDTH = "1" *) (* C_PROBE254_MU_CNT = "1" *) 
(* C_PROBE254_TYPE = "1" *) (* C_PROBE254_WIDTH = "1" *) (* C_PROBE255_MU_CNT = "1" *) 
(* C_PROBE255_TYPE = "1" *) (* C_PROBE255_WIDTH = "1" *) (* C_PROBE256_MU_CNT = "1" *) 
(* C_PROBE256_TYPE = "1" *) (* C_PROBE256_WIDTH = "1" *) (* C_PROBE257_MU_CNT = "1" *) 
(* C_PROBE257_TYPE = "1" *) (* C_PROBE257_WIDTH = "1" *) (* C_PROBE258_MU_CNT = "1" *) 
(* C_PROBE258_TYPE = "1" *) (* C_PROBE258_WIDTH = "1" *) (* C_PROBE259_MU_CNT = "1" *) 
(* C_PROBE259_TYPE = "1" *) (* C_PROBE259_WIDTH = "1" *) (* C_PROBE25_MU_CNT = "1" *) 
(* C_PROBE25_TYPE = "1" *) (* C_PROBE25_WIDTH = "1" *) (* C_PROBE260_MU_CNT = "1" *) 
(* C_PROBE260_TYPE = "1" *) (* C_PROBE260_WIDTH = "1" *) (* C_PROBE261_MU_CNT = "1" *) 
(* C_PROBE261_TYPE = "1" *) (* C_PROBE261_WIDTH = "1" *) (* C_PROBE262_MU_CNT = "1" *) 
(* C_PROBE262_TYPE = "1" *) (* C_PROBE262_WIDTH = "1" *) (* C_PROBE263_MU_CNT = "1" *) 
(* C_PROBE263_TYPE = "1" *) (* C_PROBE263_WIDTH = "1" *) (* C_PROBE264_MU_CNT = "1" *) 
(* C_PROBE264_TYPE = "1" *) (* C_PROBE264_WIDTH = "1" *) (* C_PROBE265_MU_CNT = "1" *) 
(* C_PROBE265_TYPE = "1" *) (* C_PROBE265_WIDTH = "1" *) (* C_PROBE266_MU_CNT = "1" *) 
(* C_PROBE266_TYPE = "1" *) (* C_PROBE266_WIDTH = "1" *) (* C_PROBE267_MU_CNT = "1" *) 
(* C_PROBE267_TYPE = "1" *) (* C_PROBE267_WIDTH = "1" *) (* C_PROBE268_MU_CNT = "1" *) 
(* C_PROBE268_TYPE = "1" *) (* C_PROBE268_WIDTH = "1" *) (* C_PROBE269_MU_CNT = "1" *) 
(* C_PROBE269_TYPE = "1" *) (* C_PROBE269_WIDTH = "1" *) (* C_PROBE26_MU_CNT = "1" *) 
(* C_PROBE26_TYPE = "1" *) (* C_PROBE26_WIDTH = "1" *) (* C_PROBE270_MU_CNT = "1" *) 
(* C_PROBE270_TYPE = "1" *) (* C_PROBE270_WIDTH = "1" *) (* C_PROBE271_MU_CNT = "1" *) 
(* C_PROBE271_TYPE = "1" *) (* C_PROBE271_WIDTH = "1" *) (* C_PROBE272_MU_CNT = "1" *) 
(* C_PROBE272_TYPE = "1" *) (* C_PROBE272_WIDTH = "1" *) (* C_PROBE273_MU_CNT = "1" *) 
(* C_PROBE273_TYPE = "1" *) (* C_PROBE273_WIDTH = "1" *) (* C_PROBE274_MU_CNT = "1" *) 
(* C_PROBE274_TYPE = "1" *) (* C_PROBE274_WIDTH = "1" *) (* C_PROBE275_MU_CNT = "1" *) 
(* C_PROBE275_TYPE = "1" *) (* C_PROBE275_WIDTH = "1" *) (* C_PROBE276_MU_CNT = "1" *) 
(* C_PROBE276_TYPE = "1" *) (* C_PROBE276_WIDTH = "1" *) (* C_PROBE277_MU_CNT = "1" *) 
(* C_PROBE277_TYPE = "1" *) (* C_PROBE277_WIDTH = "1" *) (* C_PROBE278_MU_CNT = "1" *) 
(* C_PROBE278_TYPE = "1" *) (* C_PROBE278_WIDTH = "1" *) (* C_PROBE279_MU_CNT = "1" *) 
(* C_PROBE279_TYPE = "1" *) (* C_PROBE279_WIDTH = "1" *) (* C_PROBE27_MU_CNT = "1" *) 
(* C_PROBE27_TYPE = "1" *) (* C_PROBE27_WIDTH = "1" *) (* C_PROBE280_MU_CNT = "1" *) 
(* C_PROBE280_TYPE = "1" *) (* C_PROBE280_WIDTH = "1" *) (* C_PROBE281_MU_CNT = "1" *) 
(* C_PROBE281_TYPE = "1" *) (* C_PROBE281_WIDTH = "1" *) (* C_PROBE282_MU_CNT = "1" *) 
(* C_PROBE282_TYPE = "1" *) (* C_PROBE282_WIDTH = "1" *) (* C_PROBE283_MU_CNT = "1" *) 
(* C_PROBE283_TYPE = "1" *) (* C_PROBE283_WIDTH = "1" *) (* C_PROBE284_MU_CNT = "1" *) 
(* C_PROBE284_TYPE = "1" *) (* C_PROBE284_WIDTH = "1" *) (* C_PROBE285_MU_CNT = "1" *) 
(* C_PROBE285_TYPE = "1" *) (* C_PROBE285_WIDTH = "1" *) (* C_PROBE286_MU_CNT = "1" *) 
(* C_PROBE286_TYPE = "1" *) (* C_PROBE286_WIDTH = "1" *) (* C_PROBE287_MU_CNT = "1" *) 
(* C_PROBE287_TYPE = "1" *) (* C_PROBE287_WIDTH = "1" *) (* C_PROBE288_MU_CNT = "1" *) 
(* C_PROBE288_TYPE = "1" *) (* C_PROBE288_WIDTH = "1" *) (* C_PROBE289_MU_CNT = "1" *) 
(* C_PROBE289_TYPE = "1" *) (* C_PROBE289_WIDTH = "1" *) (* C_PROBE28_MU_CNT = "1" *) 
(* C_PROBE28_TYPE = "1" *) (* C_PROBE28_WIDTH = "1" *) (* C_PROBE290_MU_CNT = "1" *) 
(* C_PROBE290_TYPE = "1" *) (* C_PROBE290_WIDTH = "1" *) (* C_PROBE291_MU_CNT = "1" *) 
(* C_PROBE291_TYPE = "1" *) (* C_PROBE291_WIDTH = "1" *) (* C_PROBE292_MU_CNT = "1" *) 
(* C_PROBE292_TYPE = "1" *) (* C_PROBE292_WIDTH = "1" *) (* C_PROBE293_MU_CNT = "1" *) 
(* C_PROBE293_TYPE = "1" *) (* C_PROBE293_WIDTH = "1" *) (* C_PROBE294_MU_CNT = "1" *) 
(* C_PROBE294_TYPE = "1" *) (* C_PROBE294_WIDTH = "1" *) (* C_PROBE295_MU_CNT = "1" *) 
(* C_PROBE295_TYPE = "1" *) (* C_PROBE295_WIDTH = "1" *) (* C_PROBE296_MU_CNT = "1" *) 
(* C_PROBE296_TYPE = "1" *) (* C_PROBE296_WIDTH = "1" *) (* C_PROBE297_MU_CNT = "1" *) 
(* C_PROBE297_TYPE = "1" *) (* C_PROBE297_WIDTH = "1" *) (* C_PROBE298_MU_CNT = "1" *) 
(* C_PROBE298_TYPE = "1" *) (* C_PROBE298_WIDTH = "1" *) (* C_PROBE299_MU_CNT = "1" *) 
(* C_PROBE299_TYPE = "1" *) (* C_PROBE299_WIDTH = "1" *) (* C_PROBE29_MU_CNT = "1" *) 
(* C_PROBE29_TYPE = "1" *) (* C_PROBE29_WIDTH = "1" *) (* C_PROBE2_MU_CNT = "1" *) 
(* C_PROBE2_TYPE = "1" *) (* C_PROBE2_WIDTH = "1" *) (* C_PROBE300_MU_CNT = "1" *) 
(* C_PROBE300_TYPE = "1" *) (* C_PROBE300_WIDTH = "1" *) (* C_PROBE301_MU_CNT = "1" *) 
(* C_PROBE301_TYPE = "1" *) (* C_PROBE301_WIDTH = "1" *) (* C_PROBE302_MU_CNT = "1" *) 
(* C_PROBE302_TYPE = "1" *) (* C_PROBE302_WIDTH = "1" *) (* C_PROBE303_MU_CNT = "1" *) 
(* C_PROBE303_TYPE = "1" *) (* C_PROBE303_WIDTH = "1" *) (* C_PROBE304_MU_CNT = "1" *) 
(* C_PROBE304_TYPE = "1" *) (* C_PROBE304_WIDTH = "1" *) (* C_PROBE305_MU_CNT = "1" *) 
(* C_PROBE305_TYPE = "1" *) (* C_PROBE305_WIDTH = "1" *) (* C_PROBE306_MU_CNT = "1" *) 
(* C_PROBE306_TYPE = "1" *) (* C_PROBE306_WIDTH = "1" *) (* C_PROBE307_MU_CNT = "1" *) 
(* C_PROBE307_TYPE = "1" *) (* C_PROBE307_WIDTH = "1" *) (* C_PROBE308_MU_CNT = "1" *) 
(* C_PROBE308_TYPE = "1" *) (* C_PROBE308_WIDTH = "1" *) (* C_PROBE309_MU_CNT = "1" *) 
(* C_PROBE309_TYPE = "1" *) (* C_PROBE309_WIDTH = "1" *) (* C_PROBE30_MU_CNT = "1" *) 
(* C_PROBE30_TYPE = "1" *) (* C_PROBE30_WIDTH = "1" *) (* C_PROBE310_MU_CNT = "1" *) 
(* C_PROBE310_TYPE = "1" *) (* C_PROBE310_WIDTH = "1" *) (* C_PROBE311_MU_CNT = "1" *) 
(* C_PROBE311_TYPE = "1" *) (* C_PROBE311_WIDTH = "1" *) (* C_PROBE312_MU_CNT = "1" *) 
(* C_PROBE312_TYPE = "1" *) (* C_PROBE312_WIDTH = "1" *) (* C_PROBE313_MU_CNT = "1" *) 
(* C_PROBE313_TYPE = "1" *) (* C_PROBE313_WIDTH = "1" *) (* C_PROBE314_MU_CNT = "1" *) 
(* C_PROBE314_TYPE = "1" *) (* C_PROBE314_WIDTH = "1" *) (* C_PROBE315_MU_CNT = "1" *) 
(* C_PROBE315_TYPE = "1" *) (* C_PROBE315_WIDTH = "1" *) (* C_PROBE316_MU_CNT = "1" *) 
(* C_PROBE316_TYPE = "1" *) (* C_PROBE316_WIDTH = "1" *) (* C_PROBE317_MU_CNT = "1" *) 
(* C_PROBE317_TYPE = "1" *) (* C_PROBE317_WIDTH = "1" *) (* C_PROBE318_MU_CNT = "1" *) 
(* C_PROBE318_TYPE = "1" *) (* C_PROBE318_WIDTH = "1" *) (* C_PROBE319_MU_CNT = "1" *) 
(* C_PROBE319_TYPE = "1" *) (* C_PROBE319_WIDTH = "1" *) (* C_PROBE31_MU_CNT = "1" *) 
(* C_PROBE31_TYPE = "1" *) (* C_PROBE31_WIDTH = "1" *) (* C_PROBE320_MU_CNT = "1" *) 
(* C_PROBE320_TYPE = "1" *) (* C_PROBE320_WIDTH = "1" *) (* C_PROBE321_MU_CNT = "1" *) 
(* C_PROBE321_TYPE = "1" *) (* C_PROBE321_WIDTH = "1" *) (* C_PROBE322_MU_CNT = "1" *) 
(* C_PROBE322_TYPE = "1" *) (* C_PROBE322_WIDTH = "1" *) (* C_PROBE323_MU_CNT = "1" *) 
(* C_PROBE323_TYPE = "1" *) (* C_PROBE323_WIDTH = "1" *) (* C_PROBE324_MU_CNT = "1" *) 
(* C_PROBE324_TYPE = "1" *) (* C_PROBE324_WIDTH = "1" *) (* C_PROBE325_MU_CNT = "1" *) 
(* C_PROBE325_TYPE = "1" *) (* C_PROBE325_WIDTH = "1" *) (* C_PROBE326_MU_CNT = "1" *) 
(* C_PROBE326_TYPE = "1" *) (* C_PROBE326_WIDTH = "1" *) (* C_PROBE327_MU_CNT = "1" *) 
(* C_PROBE327_TYPE = "1" *) (* C_PROBE327_WIDTH = "1" *) (* C_PROBE328_MU_CNT = "1" *) 
(* C_PROBE328_TYPE = "1" *) (* C_PROBE328_WIDTH = "1" *) (* C_PROBE329_MU_CNT = "1" *) 
(* C_PROBE329_TYPE = "1" *) (* C_PROBE329_WIDTH = "1" *) (* C_PROBE32_MU_CNT = "1" *) 
(* C_PROBE32_TYPE = "1" *) (* C_PROBE32_WIDTH = "1" *) (* C_PROBE330_MU_CNT = "1" *) 
(* C_PROBE330_TYPE = "1" *) (* C_PROBE330_WIDTH = "1" *) (* C_PROBE331_MU_CNT = "1" *) 
(* C_PROBE331_TYPE = "1" *) (* C_PROBE331_WIDTH = "1" *) (* C_PROBE332_MU_CNT = "1" *) 
(* C_PROBE332_TYPE = "1" *) (* C_PROBE332_WIDTH = "1" *) (* C_PROBE333_MU_CNT = "1" *) 
(* C_PROBE333_TYPE = "1" *) (* C_PROBE333_WIDTH = "1" *) (* C_PROBE334_MU_CNT = "1" *) 
(* C_PROBE334_TYPE = "1" *) (* C_PROBE334_WIDTH = "1" *) (* C_PROBE335_MU_CNT = "1" *) 
(* C_PROBE335_TYPE = "1" *) (* C_PROBE335_WIDTH = "1" *) (* C_PROBE336_MU_CNT = "1" *) 
(* C_PROBE336_TYPE = "1" *) (* C_PROBE336_WIDTH = "1" *) (* C_PROBE337_MU_CNT = "1" *) 
(* C_PROBE337_TYPE = "1" *) (* C_PROBE337_WIDTH = "1" *) (* C_PROBE338_MU_CNT = "1" *) 
(* C_PROBE338_TYPE = "1" *) (* C_PROBE338_WIDTH = "1" *) (* C_PROBE339_MU_CNT = "1" *) 
(* C_PROBE339_TYPE = "1" *) (* C_PROBE339_WIDTH = "1" *) (* C_PROBE33_MU_CNT = "1" *) 
(* C_PROBE33_TYPE = "1" *) (* C_PROBE33_WIDTH = "1" *) (* C_PROBE340_MU_CNT = "1" *) 
(* C_PROBE340_TYPE = "1" *) (* C_PROBE340_WIDTH = "1" *) (* C_PROBE341_MU_CNT = "1" *) 
(* C_PROBE341_TYPE = "1" *) (* C_PROBE341_WIDTH = "1" *) (* C_PROBE342_MU_CNT = "1" *) 
(* C_PROBE342_TYPE = "1" *) (* C_PROBE342_WIDTH = "1" *) (* C_PROBE343_MU_CNT = "1" *) 
(* C_PROBE343_TYPE = "1" *) (* C_PROBE343_WIDTH = "1" *) (* C_PROBE344_MU_CNT = "1" *) 
(* C_PROBE344_TYPE = "1" *) (* C_PROBE344_WIDTH = "1" *) (* C_PROBE345_MU_CNT = "1" *) 
(* C_PROBE345_TYPE = "1" *) (* C_PROBE345_WIDTH = "1" *) (* C_PROBE346_MU_CNT = "1" *) 
(* C_PROBE346_TYPE = "1" *) (* C_PROBE346_WIDTH = "1" *) (* C_PROBE347_MU_CNT = "1" *) 
(* C_PROBE347_TYPE = "1" *) (* C_PROBE347_WIDTH = "1" *) (* C_PROBE348_MU_CNT = "1" *) 
(* C_PROBE348_TYPE = "1" *) (* C_PROBE348_WIDTH = "1" *) (* C_PROBE349_MU_CNT = "1" *) 
(* C_PROBE349_TYPE = "1" *) (* C_PROBE349_WIDTH = "1" *) (* C_PROBE34_MU_CNT = "1" *) 
(* C_PROBE34_TYPE = "1" *) (* C_PROBE34_WIDTH = "1" *) (* C_PROBE350_MU_CNT = "1" *) 
(* C_PROBE350_TYPE = "1" *) (* C_PROBE350_WIDTH = "1" *) (* C_PROBE351_MU_CNT = "1" *) 
(* C_PROBE351_TYPE = "1" *) (* C_PROBE351_WIDTH = "1" *) (* C_PROBE352_MU_CNT = "1" *) 
(* C_PROBE352_TYPE = "1" *) (* C_PROBE352_WIDTH = "1" *) (* C_PROBE353_MU_CNT = "1" *) 
(* C_PROBE353_TYPE = "1" *) (* C_PROBE353_WIDTH = "1" *) (* C_PROBE354_MU_CNT = "1" *) 
(* C_PROBE354_TYPE = "1" *) (* C_PROBE354_WIDTH = "1" *) (* C_PROBE355_MU_CNT = "1" *) 
(* C_PROBE355_TYPE = "1" *) (* C_PROBE355_WIDTH = "1" *) (* C_PROBE356_MU_CNT = "1" *) 
(* C_PROBE356_TYPE = "1" *) (* C_PROBE356_WIDTH = "1" *) (* C_PROBE357_MU_CNT = "1" *) 
(* C_PROBE357_TYPE = "1" *) (* C_PROBE357_WIDTH = "1" *) (* C_PROBE358_MU_CNT = "1" *) 
(* C_PROBE358_TYPE = "1" *) (* C_PROBE358_WIDTH = "1" *) (* C_PROBE359_MU_CNT = "1" *) 
(* C_PROBE359_TYPE = "1" *) (* C_PROBE359_WIDTH = "1" *) (* C_PROBE35_MU_CNT = "1" *) 
(* C_PROBE35_TYPE = "1" *) (* C_PROBE35_WIDTH = "1" *) (* C_PROBE360_MU_CNT = "1" *) 
(* C_PROBE360_TYPE = "1" *) (* C_PROBE360_WIDTH = "1" *) (* C_PROBE361_MU_CNT = "1" *) 
(* C_PROBE361_TYPE = "1" *) (* C_PROBE361_WIDTH = "1" *) (* C_PROBE362_MU_CNT = "1" *) 
(* C_PROBE362_TYPE = "1" *) (* C_PROBE362_WIDTH = "1" *) (* C_PROBE363_MU_CNT = "1" *) 
(* C_PROBE363_TYPE = "1" *) (* C_PROBE363_WIDTH = "1" *) (* C_PROBE364_MU_CNT = "1" *) 
(* C_PROBE364_TYPE = "1" *) (* C_PROBE364_WIDTH = "1" *) (* C_PROBE365_MU_CNT = "1" *) 
(* C_PROBE365_TYPE = "1" *) (* C_PROBE365_WIDTH = "1" *) (* C_PROBE366_MU_CNT = "1" *) 
(* C_PROBE366_TYPE = "1" *) (* C_PROBE366_WIDTH = "1" *) (* C_PROBE367_MU_CNT = "1" *) 
(* C_PROBE367_TYPE = "1" *) (* C_PROBE367_WIDTH = "1" *) (* C_PROBE368_MU_CNT = "1" *) 
(* C_PROBE368_TYPE = "1" *) (* C_PROBE368_WIDTH = "1" *) (* C_PROBE369_MU_CNT = "1" *) 
(* C_PROBE369_TYPE = "1" *) (* C_PROBE369_WIDTH = "1" *) (* C_PROBE36_MU_CNT = "1" *) 
(* C_PROBE36_TYPE = "1" *) (* C_PROBE36_WIDTH = "1" *) (* C_PROBE370_MU_CNT = "1" *) 
(* C_PROBE370_TYPE = "1" *) (* C_PROBE370_WIDTH = "1" *) (* C_PROBE371_MU_CNT = "1" *) 
(* C_PROBE371_TYPE = "1" *) (* C_PROBE371_WIDTH = "1" *) (* C_PROBE372_MU_CNT = "1" *) 
(* C_PROBE372_TYPE = "1" *) (* C_PROBE372_WIDTH = "1" *) (* C_PROBE373_MU_CNT = "1" *) 
(* C_PROBE373_TYPE = "1" *) (* C_PROBE373_WIDTH = "1" *) (* C_PROBE374_MU_CNT = "1" *) 
(* C_PROBE374_TYPE = "1" *) (* C_PROBE374_WIDTH = "1" *) (* C_PROBE375_MU_CNT = "1" *) 
(* C_PROBE375_TYPE = "1" *) (* C_PROBE375_WIDTH = "1" *) (* C_PROBE376_MU_CNT = "1" *) 
(* C_PROBE376_TYPE = "1" *) (* C_PROBE376_WIDTH = "1" *) (* C_PROBE377_MU_CNT = "1" *) 
(* C_PROBE377_TYPE = "1" *) (* C_PROBE377_WIDTH = "1" *) (* C_PROBE378_MU_CNT = "1" *) 
(* C_PROBE378_TYPE = "1" *) (* C_PROBE378_WIDTH = "1" *) (* C_PROBE379_MU_CNT = "1" *) 
(* C_PROBE379_TYPE = "1" *) (* C_PROBE379_WIDTH = "1" *) (* C_PROBE37_MU_CNT = "1" *) 
(* C_PROBE37_TYPE = "1" *) (* C_PROBE37_WIDTH = "1" *) (* C_PROBE380_MU_CNT = "1" *) 
(* C_PROBE380_TYPE = "1" *) (* C_PROBE380_WIDTH = "1" *) (* C_PROBE381_MU_CNT = "1" *) 
(* C_PROBE381_TYPE = "1" *) (* C_PROBE381_WIDTH = "1" *) (* C_PROBE382_MU_CNT = "1" *) 
(* C_PROBE382_TYPE = "1" *) (* C_PROBE382_WIDTH = "1" *) (* C_PROBE383_MU_CNT = "1" *) 
(* C_PROBE383_TYPE = "1" *) (* C_PROBE383_WIDTH = "1" *) (* C_PROBE384_MU_CNT = "1" *) 
(* C_PROBE384_TYPE = "1" *) (* C_PROBE384_WIDTH = "1" *) (* C_PROBE385_MU_CNT = "1" *) 
(* C_PROBE385_TYPE = "1" *) (* C_PROBE385_WIDTH = "1" *) (* C_PROBE386_MU_CNT = "1" *) 
(* C_PROBE386_TYPE = "1" *) (* C_PROBE386_WIDTH = "1" *) (* C_PROBE387_MU_CNT = "1" *) 
(* C_PROBE387_TYPE = "1" *) (* C_PROBE387_WIDTH = "1" *) (* C_PROBE388_MU_CNT = "1" *) 
(* C_PROBE388_TYPE = "1" *) (* C_PROBE388_WIDTH = "1" *) (* C_PROBE389_MU_CNT = "1" *) 
(* C_PROBE389_TYPE = "1" *) (* C_PROBE389_WIDTH = "1" *) (* C_PROBE38_MU_CNT = "1" *) 
(* C_PROBE38_TYPE = "1" *) (* C_PROBE38_WIDTH = "1" *) (* C_PROBE390_MU_CNT = "1" *) 
(* C_PROBE390_TYPE = "1" *) (* C_PROBE390_WIDTH = "1" *) (* C_PROBE391_MU_CNT = "1" *) 
(* C_PROBE391_TYPE = "1" *) (* C_PROBE391_WIDTH = "1" *) (* C_PROBE392_MU_CNT = "1" *) 
(* C_PROBE392_TYPE = "1" *) (* C_PROBE392_WIDTH = "1" *) (* C_PROBE393_MU_CNT = "1" *) 
(* C_PROBE393_TYPE = "1" *) (* C_PROBE393_WIDTH = "1" *) (* C_PROBE394_MU_CNT = "1" *) 
(* C_PROBE394_TYPE = "1" *) (* C_PROBE394_WIDTH = "1" *) (* C_PROBE395_MU_CNT = "1" *) 
(* C_PROBE395_TYPE = "1" *) (* C_PROBE395_WIDTH = "1" *) (* C_PROBE396_MU_CNT = "1" *) 
(* C_PROBE396_TYPE = "1" *) (* C_PROBE396_WIDTH = "1" *) (* C_PROBE397_MU_CNT = "1" *) 
(* C_PROBE397_TYPE = "1" *) (* C_PROBE397_WIDTH = "1" *) (* C_PROBE398_MU_CNT = "1" *) 
(* C_PROBE398_TYPE = "1" *) (* C_PROBE398_WIDTH = "1" *) (* C_PROBE399_MU_CNT = "1" *) 
(* C_PROBE399_TYPE = "1" *) (* C_PROBE399_WIDTH = "1" *) (* C_PROBE39_MU_CNT = "1" *) 
(* C_PROBE39_TYPE = "1" *) (* C_PROBE39_WIDTH = "1" *) (* C_PROBE3_MU_CNT = "1" *) 
(* C_PROBE3_TYPE = "1" *) (* C_PROBE3_WIDTH = "1" *) (* C_PROBE400_MU_CNT = "1" *) 
(* C_PROBE400_TYPE = "1" *) (* C_PROBE400_WIDTH = "1" *) (* C_PROBE401_MU_CNT = "1" *) 
(* C_PROBE401_TYPE = "1" *) (* C_PROBE401_WIDTH = "1" *) (* C_PROBE402_MU_CNT = "1" *) 
(* C_PROBE402_TYPE = "1" *) (* C_PROBE402_WIDTH = "1" *) (* C_PROBE403_MU_CNT = "1" *) 
(* C_PROBE403_TYPE = "1" *) (* C_PROBE403_WIDTH = "1" *) (* C_PROBE404_MU_CNT = "1" *) 
(* C_PROBE404_TYPE = "1" *) (* C_PROBE404_WIDTH = "1" *) (* C_PROBE405_MU_CNT = "1" *) 
(* C_PROBE405_TYPE = "1" *) (* C_PROBE405_WIDTH = "1" *) (* C_PROBE406_MU_CNT = "1" *) 
(* C_PROBE406_TYPE = "1" *) (* C_PROBE406_WIDTH = "1" *) (* C_PROBE407_MU_CNT = "1" *) 
(* C_PROBE407_TYPE = "1" *) (* C_PROBE407_WIDTH = "1" *) (* C_PROBE408_MU_CNT = "1" *) 
(* C_PROBE408_TYPE = "1" *) (* C_PROBE408_WIDTH = "1" *) (* C_PROBE409_MU_CNT = "1" *) 
(* C_PROBE409_TYPE = "1" *) (* C_PROBE409_WIDTH = "1" *) (* C_PROBE40_MU_CNT = "1" *) 
(* C_PROBE40_TYPE = "1" *) (* C_PROBE40_WIDTH = "1" *) (* C_PROBE410_MU_CNT = "1" *) 
(* C_PROBE410_TYPE = "1" *) (* C_PROBE410_WIDTH = "1" *) (* C_PROBE411_MU_CNT = "1" *) 
(* C_PROBE411_TYPE = "1" *) (* C_PROBE411_WIDTH = "1" *) (* C_PROBE412_MU_CNT = "1" *) 
(* C_PROBE412_TYPE = "1" *) (* C_PROBE412_WIDTH = "1" *) (* C_PROBE413_MU_CNT = "1" *) 
(* C_PROBE413_TYPE = "1" *) (* C_PROBE413_WIDTH = "1" *) (* C_PROBE414_MU_CNT = "1" *) 
(* C_PROBE414_TYPE = "1" *) (* C_PROBE414_WIDTH = "1" *) (* C_PROBE415_MU_CNT = "1" *) 
(* C_PROBE415_TYPE = "1" *) (* C_PROBE415_WIDTH = "1" *) (* C_PROBE416_MU_CNT = "1" *) 
(* C_PROBE416_TYPE = "1" *) (* C_PROBE416_WIDTH = "1" *) (* C_PROBE417_MU_CNT = "1" *) 
(* C_PROBE417_TYPE = "1" *) (* C_PROBE417_WIDTH = "1" *) (* C_PROBE418_MU_CNT = "1" *) 
(* C_PROBE418_TYPE = "1" *) (* C_PROBE418_WIDTH = "1" *) (* C_PROBE419_MU_CNT = "1" *) 
(* C_PROBE419_TYPE = "1" *) (* C_PROBE419_WIDTH = "1" *) (* C_PROBE41_MU_CNT = "1" *) 
(* C_PROBE41_TYPE = "1" *) (* C_PROBE41_WIDTH = "1" *) (* C_PROBE420_MU_CNT = "1" *) 
(* C_PROBE420_TYPE = "1" *) (* C_PROBE420_WIDTH = "1" *) (* C_PROBE421_MU_CNT = "1" *) 
(* C_PROBE421_TYPE = "1" *) (* C_PROBE421_WIDTH = "1" *) (* C_PROBE422_MU_CNT = "1" *) 
(* C_PROBE422_TYPE = "1" *) (* C_PROBE422_WIDTH = "1" *) (* C_PROBE423_MU_CNT = "1" *) 
(* C_PROBE423_TYPE = "1" *) (* C_PROBE423_WIDTH = "1" *) (* C_PROBE424_MU_CNT = "1" *) 
(* C_PROBE424_TYPE = "1" *) (* C_PROBE424_WIDTH = "1" *) (* C_PROBE425_MU_CNT = "1" *) 
(* C_PROBE425_TYPE = "1" *) (* C_PROBE425_WIDTH = "1" *) (* C_PROBE426_MU_CNT = "1" *) 
(* C_PROBE426_TYPE = "1" *) (* C_PROBE426_WIDTH = "1" *) (* C_PROBE427_MU_CNT = "1" *) 
(* C_PROBE427_TYPE = "1" *) (* C_PROBE427_WIDTH = "1" *) (* C_PROBE428_MU_CNT = "1" *) 
(* C_PROBE428_TYPE = "1" *) (* C_PROBE428_WIDTH = "1" *) (* C_PROBE429_MU_CNT = "1" *) 
(* C_PROBE429_TYPE = "1" *) (* C_PROBE429_WIDTH = "1" *) (* C_PROBE42_MU_CNT = "1" *) 
(* C_PROBE42_TYPE = "1" *) (* C_PROBE42_WIDTH = "1" *) (* C_PROBE430_MU_CNT = "1" *) 
(* C_PROBE430_TYPE = "1" *) (* C_PROBE430_WIDTH = "1" *) (* C_PROBE431_MU_CNT = "1" *) 
(* C_PROBE431_TYPE = "1" *) (* C_PROBE431_WIDTH = "1" *) (* C_PROBE432_MU_CNT = "1" *) 
(* C_PROBE432_TYPE = "1" *) (* C_PROBE432_WIDTH = "1" *) (* C_PROBE433_MU_CNT = "1" *) 
(* C_PROBE433_TYPE = "1" *) (* C_PROBE433_WIDTH = "1" *) (* C_PROBE434_MU_CNT = "1" *) 
(* C_PROBE434_TYPE = "1" *) (* C_PROBE434_WIDTH = "1" *) (* C_PROBE435_MU_CNT = "1" *) 
(* C_PROBE435_TYPE = "1" *) (* C_PROBE435_WIDTH = "1" *) (* C_PROBE436_MU_CNT = "1" *) 
(* C_PROBE436_TYPE = "1" *) (* C_PROBE436_WIDTH = "1" *) (* C_PROBE437_MU_CNT = "1" *) 
(* C_PROBE437_TYPE = "1" *) (* C_PROBE437_WIDTH = "1" *) (* C_PROBE438_MU_CNT = "1" *) 
(* C_PROBE438_TYPE = "1" *) (* C_PROBE438_WIDTH = "1" *) (* C_PROBE439_MU_CNT = "1" *) 
(* C_PROBE439_TYPE = "1" *) (* C_PROBE439_WIDTH = "1" *) (* C_PROBE43_MU_CNT = "1" *) 
(* C_PROBE43_TYPE = "1" *) (* C_PROBE43_WIDTH = "1" *) (* C_PROBE440_MU_CNT = "1" *) 
(* C_PROBE440_TYPE = "1" *) (* C_PROBE440_WIDTH = "1" *) (* C_PROBE441_MU_CNT = "1" *) 
(* C_PROBE441_TYPE = "1" *) (* C_PROBE441_WIDTH = "1" *) (* C_PROBE442_MU_CNT = "1" *) 
(* C_PROBE442_TYPE = "1" *) (* C_PROBE442_WIDTH = "1" *) (* C_PROBE443_MU_CNT = "1" *) 
(* C_PROBE443_TYPE = "1" *) (* C_PROBE443_WIDTH = "1" *) (* C_PROBE444_MU_CNT = "1" *) 
(* C_PROBE444_TYPE = "1" *) (* C_PROBE444_WIDTH = "1" *) (* C_PROBE445_MU_CNT = "1" *) 
(* C_PROBE445_TYPE = "1" *) (* C_PROBE445_WIDTH = "1" *) (* C_PROBE446_MU_CNT = "1" *) 
(* C_PROBE446_TYPE = "1" *) (* C_PROBE446_WIDTH = "1" *) (* C_PROBE447_MU_CNT = "1" *) 
(* C_PROBE447_TYPE = "1" *) (* C_PROBE447_WIDTH = "1" *) (* C_PROBE448_MU_CNT = "1" *) 
(* C_PROBE448_TYPE = "1" *) (* C_PROBE448_WIDTH = "1" *) (* C_PROBE449_MU_CNT = "1" *) 
(* C_PROBE449_TYPE = "1" *) (* C_PROBE449_WIDTH = "1" *) (* C_PROBE44_MU_CNT = "1" *) 
(* C_PROBE44_TYPE = "1" *) (* C_PROBE44_WIDTH = "1" *) (* C_PROBE450_MU_CNT = "1" *) 
(* C_PROBE450_TYPE = "1" *) (* C_PROBE450_WIDTH = "1" *) (* C_PROBE451_MU_CNT = "1" *) 
(* C_PROBE451_TYPE = "1" *) (* C_PROBE451_WIDTH = "1" *) (* C_PROBE452_MU_CNT = "1" *) 
(* C_PROBE452_TYPE = "1" *) (* C_PROBE452_WIDTH = "1" *) (* C_PROBE453_MU_CNT = "1" *) 
(* C_PROBE453_TYPE = "1" *) (* C_PROBE453_WIDTH = "1" *) (* C_PROBE454_MU_CNT = "1" *) 
(* C_PROBE454_TYPE = "1" *) (* C_PROBE454_WIDTH = "1" *) (* C_PROBE455_MU_CNT = "1" *) 
(* C_PROBE455_TYPE = "1" *) (* C_PROBE455_WIDTH = "1" *) (* C_PROBE456_MU_CNT = "1" *) 
(* C_PROBE456_TYPE = "1" *) (* C_PROBE456_WIDTH = "1" *) (* C_PROBE457_MU_CNT = "1" *) 
(* C_PROBE457_TYPE = "1" *) (* C_PROBE457_WIDTH = "1" *) (* C_PROBE458_MU_CNT = "1" *) 
(* C_PROBE458_TYPE = "1" *) (* C_PROBE458_WIDTH = "1" *) (* C_PROBE459_MU_CNT = "1" *) 
(* C_PROBE459_TYPE = "1" *) (* C_PROBE459_WIDTH = "1" *) (* C_PROBE45_MU_CNT = "1" *) 
(* C_PROBE45_TYPE = "1" *) (* C_PROBE45_WIDTH = "1" *) (* C_PROBE460_MU_CNT = "1" *) 
(* C_PROBE460_TYPE = "1" *) (* C_PROBE460_WIDTH = "1" *) (* C_PROBE461_MU_CNT = "1" *) 
(* C_PROBE461_TYPE = "1" *) (* C_PROBE461_WIDTH = "1" *) (* C_PROBE462_MU_CNT = "1" *) 
(* C_PROBE462_TYPE = "1" *) (* C_PROBE462_WIDTH = "1" *) (* C_PROBE463_MU_CNT = "1" *) 
(* C_PROBE463_TYPE = "1" *) (* C_PROBE463_WIDTH = "1" *) (* C_PROBE464_MU_CNT = "1" *) 
(* C_PROBE464_TYPE = "1" *) (* C_PROBE464_WIDTH = "1" *) (* C_PROBE465_MU_CNT = "1" *) 
(* C_PROBE465_TYPE = "1" *) (* C_PROBE465_WIDTH = "1" *) (* C_PROBE466_MU_CNT = "1" *) 
(* C_PROBE466_TYPE = "1" *) (* C_PROBE466_WIDTH = "1" *) (* C_PROBE467_MU_CNT = "1" *) 
(* C_PROBE467_TYPE = "1" *) (* C_PROBE467_WIDTH = "1" *) (* C_PROBE468_MU_CNT = "1" *) 
(* C_PROBE468_TYPE = "1" *) (* C_PROBE468_WIDTH = "1" *) (* C_PROBE469_MU_CNT = "1" *) 
(* C_PROBE469_TYPE = "1" *) (* C_PROBE469_WIDTH = "1" *) (* C_PROBE46_MU_CNT = "1" *) 
(* C_PROBE46_TYPE = "1" *) (* C_PROBE46_WIDTH = "1" *) (* C_PROBE470_MU_CNT = "1" *) 
(* C_PROBE470_TYPE = "1" *) (* C_PROBE470_WIDTH = "1" *) (* C_PROBE471_MU_CNT = "1" *) 
(* C_PROBE471_TYPE = "1" *) (* C_PROBE471_WIDTH = "1" *) (* C_PROBE472_MU_CNT = "1" *) 
(* C_PROBE472_TYPE = "1" *) (* C_PROBE472_WIDTH = "1" *) (* C_PROBE473_MU_CNT = "1" *) 
(* C_PROBE473_TYPE = "1" *) (* C_PROBE473_WIDTH = "1" *) (* C_PROBE474_MU_CNT = "1" *) 
(* C_PROBE474_TYPE = "1" *) (* C_PROBE474_WIDTH = "1" *) (* C_PROBE475_MU_CNT = "1" *) 
(* C_PROBE475_TYPE = "1" *) (* C_PROBE475_WIDTH = "1" *) (* C_PROBE476_MU_CNT = "1" *) 
(* C_PROBE476_TYPE = "1" *) (* C_PROBE476_WIDTH = "1" *) (* C_PROBE477_MU_CNT = "1" *) 
(* C_PROBE477_TYPE = "1" *) (* C_PROBE477_WIDTH = "1" *) (* C_PROBE478_MU_CNT = "1" *) 
(* C_PROBE478_TYPE = "1" *) (* C_PROBE478_WIDTH = "1" *) (* C_PROBE479_MU_CNT = "1" *) 
(* C_PROBE479_TYPE = "1" *) (* C_PROBE479_WIDTH = "1" *) (* C_PROBE47_MU_CNT = "1" *) 
(* C_PROBE47_TYPE = "1" *) (* C_PROBE47_WIDTH = "1" *) (* C_PROBE480_MU_CNT = "1" *) 
(* C_PROBE480_TYPE = "1" *) (* C_PROBE480_WIDTH = "1" *) (* C_PROBE481_MU_CNT = "1" *) 
(* C_PROBE481_TYPE = "1" *) (* C_PROBE481_WIDTH = "1" *) (* C_PROBE482_MU_CNT = "1" *) 
(* C_PROBE482_TYPE = "1" *) (* C_PROBE482_WIDTH = "1" *) (* C_PROBE483_MU_CNT = "1" *) 
(* C_PROBE483_TYPE = "1" *) (* C_PROBE483_WIDTH = "1" *) (* C_PROBE484_MU_CNT = "1" *) 
(* C_PROBE484_TYPE = "1" *) (* C_PROBE484_WIDTH = "1" *) (* C_PROBE485_MU_CNT = "1" *) 
(* C_PROBE485_TYPE = "1" *) (* C_PROBE485_WIDTH = "1" *) (* C_PROBE486_MU_CNT = "1" *) 
(* C_PROBE486_TYPE = "1" *) (* C_PROBE486_WIDTH = "1" *) (* C_PROBE487_MU_CNT = "1" *) 
(* C_PROBE487_TYPE = "1" *) (* C_PROBE487_WIDTH = "1" *) (* C_PROBE488_MU_CNT = "1" *) 
(* C_PROBE488_TYPE = "1" *) (* C_PROBE488_WIDTH = "1" *) (* C_PROBE489_MU_CNT = "1" *) 
(* C_PROBE489_TYPE = "1" *) (* C_PROBE489_WIDTH = "1" *) (* C_PROBE48_MU_CNT = "1" *) 
(* C_PROBE48_TYPE = "1" *) (* C_PROBE48_WIDTH = "1" *) (* C_PROBE490_MU_CNT = "1" *) 
(* C_PROBE490_TYPE = "1" *) (* C_PROBE490_WIDTH = "1" *) (* C_PROBE491_MU_CNT = "1" *) 
(* C_PROBE491_TYPE = "1" *) (* C_PROBE491_WIDTH = "1" *) (* C_PROBE492_MU_CNT = "1" *) 
(* C_PROBE492_TYPE = "1" *) (* C_PROBE492_WIDTH = "1" *) (* C_PROBE493_MU_CNT = "1" *) 
(* C_PROBE493_TYPE = "1" *) (* C_PROBE493_WIDTH = "1" *) (* C_PROBE494_MU_CNT = "1" *) 
(* C_PROBE494_TYPE = "1" *) (* C_PROBE494_WIDTH = "1" *) (* C_PROBE495_MU_CNT = "1" *) 
(* C_PROBE495_TYPE = "1" *) (* C_PROBE495_WIDTH = "1" *) (* C_PROBE496_MU_CNT = "1" *) 
(* C_PROBE496_TYPE = "1" *) (* C_PROBE496_WIDTH = "1" *) (* C_PROBE497_MU_CNT = "1" *) 
(* C_PROBE497_TYPE = "1" *) (* C_PROBE497_WIDTH = "1" *) (* C_PROBE498_MU_CNT = "1" *) 
(* C_PROBE498_TYPE = "1" *) (* C_PROBE498_WIDTH = "1" *) (* C_PROBE499_MU_CNT = "1" *) 
(* C_PROBE499_TYPE = "1" *) (* C_PROBE499_WIDTH = "1" *) (* C_PROBE49_MU_CNT = "1" *) 
(* C_PROBE49_TYPE = "1" *) (* C_PROBE49_WIDTH = "1" *) (* C_PROBE4_MU_CNT = "1" *) 
(* C_PROBE4_TYPE = "1" *) (* C_PROBE4_WIDTH = "1" *) (* C_PROBE500_MU_CNT = "1" *) 
(* C_PROBE500_TYPE = "1" *) (* C_PROBE500_WIDTH = "1" *) (* C_PROBE501_MU_CNT = "1" *) 
(* C_PROBE501_TYPE = "1" *) (* C_PROBE501_WIDTH = "1" *) (* C_PROBE502_MU_CNT = "1" *) 
(* C_PROBE502_TYPE = "1" *) (* C_PROBE502_WIDTH = "1" *) (* C_PROBE503_MU_CNT = "1" *) 
(* C_PROBE503_TYPE = "1" *) (* C_PROBE503_WIDTH = "1" *) (* C_PROBE504_MU_CNT = "1" *) 
(* C_PROBE504_TYPE = "1" *) (* C_PROBE504_WIDTH = "1" *) (* C_PROBE505_MU_CNT = "1" *) 
(* C_PROBE505_TYPE = "1" *) (* C_PROBE505_WIDTH = "1" *) (* C_PROBE506_MU_CNT = "1" *) 
(* C_PROBE506_TYPE = "1" *) (* C_PROBE506_WIDTH = "1" *) (* C_PROBE507_MU_CNT = "1" *) 
(* C_PROBE507_TYPE = "1" *) (* C_PROBE507_WIDTH = "1" *) (* C_PROBE508_MU_CNT = "1" *) 
(* C_PROBE508_TYPE = "1" *) (* C_PROBE508_WIDTH = "1" *) (* C_PROBE509_MU_CNT = "1" *) 
(* C_PROBE509_TYPE = "1" *) (* C_PROBE509_WIDTH = "1" *) (* C_PROBE50_MU_CNT = "1" *) 
(* C_PROBE50_TYPE = "1" *) (* C_PROBE50_WIDTH = "1" *) (* C_PROBE510_MU_CNT = "1" *) 
(* C_PROBE510_TYPE = "1" *) (* C_PROBE510_WIDTH = "1" *) (* C_PROBE511_MU_CNT = "1" *) 
(* C_PROBE511_TYPE = "1" *) (* C_PROBE511_WIDTH = "1" *) (* C_PROBE512_MU_CNT = "1" *) 
(* C_PROBE512_TYPE = "1" *) (* C_PROBE512_WIDTH = "1" *) (* C_PROBE513_MU_CNT = "1" *) 
(* C_PROBE513_TYPE = "1" *) (* C_PROBE513_WIDTH = "1" *) (* C_PROBE514_MU_CNT = "1" *) 
(* C_PROBE514_TYPE = "1" *) (* C_PROBE514_WIDTH = "1" *) (* C_PROBE515_MU_CNT = "1" *) 
(* C_PROBE515_TYPE = "1" *) (* C_PROBE515_WIDTH = "1" *) (* C_PROBE516_MU_CNT = "1" *) 
(* C_PROBE516_TYPE = "1" *) (* C_PROBE516_WIDTH = "1" *) (* C_PROBE517_MU_CNT = "1" *) 
(* C_PROBE517_TYPE = "1" *) (* C_PROBE517_WIDTH = "1" *) (* C_PROBE518_MU_CNT = "1" *) 
(* C_PROBE518_TYPE = "1" *) (* C_PROBE518_WIDTH = "1" *) (* C_PROBE519_MU_CNT = "1" *) 
(* C_PROBE519_TYPE = "1" *) (* C_PROBE519_WIDTH = "1" *) (* C_PROBE51_MU_CNT = "1" *) 
(* C_PROBE51_TYPE = "1" *) (* C_PROBE51_WIDTH = "1" *) (* C_PROBE520_MU_CNT = "1" *) 
(* C_PROBE520_TYPE = "1" *) (* C_PROBE520_WIDTH = "1" *) (* C_PROBE521_MU_CNT = "1" *) 
(* C_PROBE521_TYPE = "1" *) (* C_PROBE521_WIDTH = "1" *) (* C_PROBE522_MU_CNT = "1" *) 
(* C_PROBE522_TYPE = "1" *) (* C_PROBE522_WIDTH = "1" *) (* C_PROBE523_MU_CNT = "1" *) 
(* C_PROBE523_TYPE = "1" *) (* C_PROBE523_WIDTH = "1" *) (* C_PROBE524_MU_CNT = "1" *) 
(* C_PROBE524_TYPE = "1" *) (* C_PROBE524_WIDTH = "1" *) (* C_PROBE525_MU_CNT = "1" *) 
(* C_PROBE525_TYPE = "1" *) (* C_PROBE525_WIDTH = "1" *) (* C_PROBE526_MU_CNT = "1" *) 
(* C_PROBE526_TYPE = "1" *) (* C_PROBE526_WIDTH = "1" *) (* C_PROBE527_MU_CNT = "1" *) 
(* C_PROBE527_TYPE = "1" *) (* C_PROBE527_WIDTH = "1" *) (* C_PROBE528_MU_CNT = "1" *) 
(* C_PROBE528_TYPE = "1" *) (* C_PROBE528_WIDTH = "1" *) (* C_PROBE529_MU_CNT = "1" *) 
(* C_PROBE529_TYPE = "1" *) (* C_PROBE529_WIDTH = "1" *) (* C_PROBE52_MU_CNT = "1" *) 
(* C_PROBE52_TYPE = "1" *) (* C_PROBE52_WIDTH = "1" *) (* C_PROBE530_MU_CNT = "1" *) 
(* C_PROBE530_TYPE = "1" *) (* C_PROBE530_WIDTH = "1" *) (* C_PROBE531_MU_CNT = "1" *) 
(* C_PROBE531_TYPE = "1" *) (* C_PROBE531_WIDTH = "1" *) (* C_PROBE532_MU_CNT = "1" *) 
(* C_PROBE532_TYPE = "1" *) (* C_PROBE532_WIDTH = "1" *) (* C_PROBE533_MU_CNT = "1" *) 
(* C_PROBE533_TYPE = "1" *) (* C_PROBE533_WIDTH = "1" *) (* C_PROBE534_MU_CNT = "1" *) 
(* C_PROBE534_TYPE = "1" *) (* C_PROBE534_WIDTH = "1" *) (* C_PROBE535_MU_CNT = "1" *) 
(* C_PROBE535_TYPE = "1" *) (* C_PROBE535_WIDTH = "1" *) (* C_PROBE536_MU_CNT = "1" *) 
(* C_PROBE536_TYPE = "1" *) (* C_PROBE536_WIDTH = "1" *) (* C_PROBE537_MU_CNT = "1" *) 
(* C_PROBE537_TYPE = "1" *) (* C_PROBE537_WIDTH = "1" *) (* C_PROBE538_MU_CNT = "1" *) 
(* C_PROBE538_TYPE = "1" *) (* C_PROBE538_WIDTH = "1" *) (* C_PROBE539_MU_CNT = "1" *) 
(* C_PROBE539_TYPE = "1" *) (* C_PROBE539_WIDTH = "1" *) (* C_PROBE53_MU_CNT = "1" *) 
(* C_PROBE53_TYPE = "1" *) (* C_PROBE53_WIDTH = "1" *) (* C_PROBE540_MU_CNT = "1" *) 
(* C_PROBE540_TYPE = "1" *) (* C_PROBE540_WIDTH = "1" *) (* C_PROBE541_MU_CNT = "1" *) 
(* C_PROBE541_TYPE = "1" *) (* C_PROBE541_WIDTH = "1" *) (* C_PROBE542_MU_CNT = "1" *) 
(* C_PROBE542_TYPE = "1" *) (* C_PROBE542_WIDTH = "1" *) (* C_PROBE543_MU_CNT = "1" *) 
(* C_PROBE543_TYPE = "1" *) (* C_PROBE543_WIDTH = "1" *) (* C_PROBE544_MU_CNT = "1" *) 
(* C_PROBE544_TYPE = "1" *) (* C_PROBE544_WIDTH = "1" *) (* C_PROBE545_MU_CNT = "1" *) 
(* C_PROBE545_TYPE = "1" *) (* C_PROBE545_WIDTH = "1" *) (* C_PROBE546_MU_CNT = "1" *) 
(* C_PROBE546_TYPE = "1" *) (* C_PROBE546_WIDTH = "1" *) (* C_PROBE547_MU_CNT = "1" *) 
(* C_PROBE547_TYPE = "1" *) (* C_PROBE547_WIDTH = "1" *) (* C_PROBE548_MU_CNT = "1" *) 
(* C_PROBE548_TYPE = "1" *) (* C_PROBE548_WIDTH = "1" *) (* C_PROBE549_MU_CNT = "1" *) 
(* C_PROBE549_TYPE = "1" *) (* C_PROBE549_WIDTH = "1" *) (* C_PROBE54_MU_CNT = "1" *) 
(* C_PROBE54_TYPE = "1" *) (* C_PROBE54_WIDTH = "1" *) (* C_PROBE550_MU_CNT = "1" *) 
(* C_PROBE550_TYPE = "1" *) (* C_PROBE550_WIDTH = "1" *) (* C_PROBE551_MU_CNT = "1" *) 
(* C_PROBE551_TYPE = "1" *) (* C_PROBE551_WIDTH = "1" *) (* C_PROBE552_MU_CNT = "1" *) 
(* C_PROBE552_TYPE = "1" *) (* C_PROBE552_WIDTH = "1" *) (* C_PROBE553_MU_CNT = "1" *) 
(* C_PROBE553_TYPE = "1" *) (* C_PROBE553_WIDTH = "1" *) (* C_PROBE554_MU_CNT = "1" *) 
(* C_PROBE554_TYPE = "1" *) (* C_PROBE554_WIDTH = "1" *) (* C_PROBE555_MU_CNT = "1" *) 
(* C_PROBE555_TYPE = "1" *) (* C_PROBE555_WIDTH = "1" *) (* C_PROBE556_MU_CNT = "1" *) 
(* C_PROBE556_TYPE = "1" *) (* C_PROBE556_WIDTH = "1" *) (* C_PROBE557_MU_CNT = "1" *) 
(* C_PROBE557_TYPE = "1" *) (* C_PROBE557_WIDTH = "1" *) (* C_PROBE558_MU_CNT = "1" *) 
(* C_PROBE558_TYPE = "1" *) (* C_PROBE558_WIDTH = "1" *) (* C_PROBE559_MU_CNT = "1" *) 
(* C_PROBE559_TYPE = "1" *) (* C_PROBE559_WIDTH = "1" *) (* C_PROBE55_MU_CNT = "1" *) 
(* C_PROBE55_TYPE = "1" *) (* C_PROBE55_WIDTH = "1" *) (* C_PROBE560_MU_CNT = "1" *) 
(* C_PROBE560_TYPE = "1" *) (* C_PROBE560_WIDTH = "1" *) (* C_PROBE561_MU_CNT = "1" *) 
(* C_PROBE561_TYPE = "1" *) (* C_PROBE561_WIDTH = "1" *) (* C_PROBE562_MU_CNT = "1" *) 
(* C_PROBE562_TYPE = "1" *) (* C_PROBE562_WIDTH = "1" *) (* C_PROBE563_MU_CNT = "1" *) 
(* C_PROBE563_TYPE = "1" *) (* C_PROBE563_WIDTH = "1" *) (* C_PROBE564_MU_CNT = "1" *) 
(* C_PROBE564_TYPE = "1" *) (* C_PROBE564_WIDTH = "1" *) (* C_PROBE565_MU_CNT = "1" *) 
(* C_PROBE565_TYPE = "1" *) (* C_PROBE565_WIDTH = "1" *) (* C_PROBE566_MU_CNT = "1" *) 
(* C_PROBE566_TYPE = "1" *) (* C_PROBE566_WIDTH = "1" *) (* C_PROBE567_MU_CNT = "1" *) 
(* C_PROBE567_TYPE = "1" *) (* C_PROBE567_WIDTH = "1" *) (* C_PROBE568_MU_CNT = "1" *) 
(* C_PROBE568_TYPE = "1" *) (* C_PROBE568_WIDTH = "1" *) (* C_PROBE569_MU_CNT = "1" *) 
(* C_PROBE569_TYPE = "1" *) (* C_PROBE569_WIDTH = "1" *) (* C_PROBE56_MU_CNT = "1" *) 
(* C_PROBE56_TYPE = "1" *) (* C_PROBE56_WIDTH = "1" *) (* C_PROBE570_MU_CNT = "1" *) 
(* C_PROBE570_TYPE = "1" *) (* C_PROBE570_WIDTH = "1" *) (* C_PROBE571_MU_CNT = "1" *) 
(* C_PROBE571_TYPE = "1" *) (* C_PROBE571_WIDTH = "1" *) (* C_PROBE572_MU_CNT = "1" *) 
(* C_PROBE572_TYPE = "1" *) (* C_PROBE572_WIDTH = "1" *) (* C_PROBE573_MU_CNT = "1" *) 
(* C_PROBE573_TYPE = "1" *) (* C_PROBE573_WIDTH = "1" *) (* C_PROBE574_MU_CNT = "1" *) 
(* C_PROBE574_TYPE = "1" *) (* C_PROBE574_WIDTH = "1" *) (* C_PROBE575_MU_CNT = "1" *) 
(* C_PROBE575_TYPE = "1" *) (* C_PROBE575_WIDTH = "1" *) (* C_PROBE576_MU_CNT = "1" *) 
(* C_PROBE576_TYPE = "1" *) (* C_PROBE576_WIDTH = "1" *) (* C_PROBE577_MU_CNT = "1" *) 
(* C_PROBE577_TYPE = "1" *) (* C_PROBE577_WIDTH = "1" *) (* C_PROBE578_MU_CNT = "1" *) 
(* C_PROBE578_TYPE = "1" *) (* C_PROBE578_WIDTH = "1" *) (* C_PROBE579_MU_CNT = "1" *) 
(* C_PROBE579_TYPE = "1" *) (* C_PROBE579_WIDTH = "1" *) (* C_PROBE57_MU_CNT = "1" *) 
(* C_PROBE57_TYPE = "1" *) (* C_PROBE57_WIDTH = "1" *) (* C_PROBE580_MU_CNT = "1" *) 
(* C_PROBE580_TYPE = "1" *) (* C_PROBE580_WIDTH = "1" *) (* C_PROBE581_MU_CNT = "1" *) 
(* C_PROBE581_TYPE = "1" *) (* C_PROBE581_WIDTH = "1" *) (* C_PROBE582_MU_CNT = "1" *) 
(* C_PROBE582_TYPE = "1" *) (* C_PROBE582_WIDTH = "1" *) (* C_PROBE583_MU_CNT = "1" *) 
(* C_PROBE583_TYPE = "1" *) (* C_PROBE583_WIDTH = "1" *) (* C_PROBE584_MU_CNT = "1" *) 
(* C_PROBE584_TYPE = "1" *) (* C_PROBE584_WIDTH = "1" *) (* C_PROBE585_MU_CNT = "1" *) 
(* C_PROBE585_TYPE = "1" *) (* C_PROBE585_WIDTH = "1" *) (* C_PROBE586_MU_CNT = "1" *) 
(* C_PROBE586_TYPE = "1" *) (* C_PROBE586_WIDTH = "1" *) (* C_PROBE587_MU_CNT = "1" *) 
(* C_PROBE587_TYPE = "1" *) (* C_PROBE587_WIDTH = "1" *) (* C_PROBE588_MU_CNT = "1" *) 
(* C_PROBE588_TYPE = "1" *) (* C_PROBE588_WIDTH = "1" *) (* C_PROBE589_MU_CNT = "1" *) 
(* C_PROBE589_TYPE = "1" *) (* C_PROBE589_WIDTH = "1" *) (* C_PROBE58_MU_CNT = "1" *) 
(* C_PROBE58_TYPE = "1" *) (* C_PROBE58_WIDTH = "1" *) (* C_PROBE590_MU_CNT = "1" *) 
(* C_PROBE590_TYPE = "1" *) (* C_PROBE590_WIDTH = "1" *) (* C_PROBE591_MU_CNT = "1" *) 
(* C_PROBE591_TYPE = "1" *) (* C_PROBE591_WIDTH = "1" *) (* C_PROBE592_MU_CNT = "1" *) 
(* C_PROBE592_TYPE = "1" *) (* C_PROBE592_WIDTH = "1" *) (* C_PROBE593_MU_CNT = "1" *) 
(* C_PROBE593_TYPE = "1" *) (* C_PROBE593_WIDTH = "1" *) (* C_PROBE594_MU_CNT = "1" *) 
(* C_PROBE594_TYPE = "1" *) (* C_PROBE594_WIDTH = "1" *) (* C_PROBE595_MU_CNT = "1" *) 
(* C_PROBE595_TYPE = "1" *) (* C_PROBE595_WIDTH = "1" *) (* C_PROBE596_MU_CNT = "1" *) 
(* C_PROBE596_TYPE = "1" *) (* C_PROBE596_WIDTH = "1" *) (* C_PROBE597_MU_CNT = "1" *) 
(* C_PROBE597_TYPE = "1" *) (* C_PROBE597_WIDTH = "1" *) (* C_PROBE598_MU_CNT = "1" *) 
(* C_PROBE598_TYPE = "1" *) (* C_PROBE598_WIDTH = "1" *) (* C_PROBE599_MU_CNT = "1" *) 
(* C_PROBE599_TYPE = "1" *) (* C_PROBE599_WIDTH = "1" *) (* C_PROBE59_MU_CNT = "1" *) 
(* C_PROBE59_TYPE = "1" *) (* C_PROBE59_WIDTH = "1" *) (* C_PROBE5_MU_CNT = "1" *) 
(* C_PROBE5_TYPE = "1" *) (* C_PROBE5_WIDTH = "1" *) (* C_PROBE600_MU_CNT = "1" *) 
(* C_PROBE600_TYPE = "1" *) (* C_PROBE600_WIDTH = "1" *) (* C_PROBE601_MU_CNT = "1" *) 
(* C_PROBE601_TYPE = "1" *) (* C_PROBE601_WIDTH = "1" *) (* C_PROBE602_MU_CNT = "1" *) 
(* C_PROBE602_TYPE = "1" *) (* C_PROBE602_WIDTH = "1" *) (* C_PROBE603_MU_CNT = "1" *) 
(* C_PROBE603_TYPE = "1" *) (* C_PROBE603_WIDTH = "1" *) (* C_PROBE604_MU_CNT = "1" *) 
(* C_PROBE604_TYPE = "1" *) (* C_PROBE604_WIDTH = "1" *) (* C_PROBE605_MU_CNT = "1" *) 
(* C_PROBE605_TYPE = "1" *) (* C_PROBE605_WIDTH = "1" *) (* C_PROBE606_MU_CNT = "1" *) 
(* C_PROBE606_TYPE = "1" *) (* C_PROBE606_WIDTH = "1" *) (* C_PROBE607_MU_CNT = "1" *) 
(* C_PROBE607_TYPE = "1" *) (* C_PROBE607_WIDTH = "1" *) (* C_PROBE608_MU_CNT = "1" *) 
(* C_PROBE608_TYPE = "1" *) (* C_PROBE608_WIDTH = "1" *) (* C_PROBE609_MU_CNT = "1" *) 
(* C_PROBE609_TYPE = "1" *) (* C_PROBE609_WIDTH = "1" *) (* C_PROBE60_MU_CNT = "1" *) 
(* C_PROBE60_TYPE = "1" *) (* C_PROBE60_WIDTH = "1" *) (* C_PROBE610_MU_CNT = "1" *) 
(* C_PROBE610_TYPE = "1" *) (* C_PROBE610_WIDTH = "1" *) (* C_PROBE611_MU_CNT = "1" *) 
(* C_PROBE611_TYPE = "1" *) (* C_PROBE611_WIDTH = "1" *) (* C_PROBE612_MU_CNT = "1" *) 
(* C_PROBE612_TYPE = "1" *) (* C_PROBE612_WIDTH = "1" *) (* C_PROBE613_MU_CNT = "1" *) 
(* C_PROBE613_TYPE = "1" *) (* C_PROBE613_WIDTH = "1" *) (* C_PROBE614_MU_CNT = "1" *) 
(* C_PROBE614_TYPE = "1" *) (* C_PROBE614_WIDTH = "1" *) (* C_PROBE615_MU_CNT = "1" *) 
(* C_PROBE615_TYPE = "1" *) (* C_PROBE615_WIDTH = "1" *) (* C_PROBE616_MU_CNT = "1" *) 
(* C_PROBE616_TYPE = "1" *) (* C_PROBE616_WIDTH = "1" *) (* C_PROBE617_MU_CNT = "1" *) 
(* C_PROBE617_TYPE = "1" *) (* C_PROBE617_WIDTH = "1" *) (* C_PROBE618_MU_CNT = "1" *) 
(* C_PROBE618_TYPE = "1" *) (* C_PROBE618_WIDTH = "1" *) (* C_PROBE619_MU_CNT = "1" *) 
(* C_PROBE619_TYPE = "1" *) (* C_PROBE619_WIDTH = "1" *) (* C_PROBE61_MU_CNT = "1" *) 
(* C_PROBE61_TYPE = "1" *) (* C_PROBE61_WIDTH = "1" *) (* C_PROBE620_MU_CNT = "1" *) 
(* C_PROBE620_TYPE = "1" *) (* C_PROBE620_WIDTH = "1" *) (* C_PROBE621_MU_CNT = "1" *) 
(* C_PROBE621_TYPE = "1" *) (* C_PROBE621_WIDTH = "1" *) (* C_PROBE622_MU_CNT = "1" *) 
(* C_PROBE622_TYPE = "1" *) (* C_PROBE622_WIDTH = "1" *) (* C_PROBE623_MU_CNT = "1" *) 
(* C_PROBE623_TYPE = "1" *) (* C_PROBE623_WIDTH = "1" *) (* C_PROBE624_MU_CNT = "1" *) 
(* C_PROBE624_TYPE = "1" *) (* C_PROBE624_WIDTH = "1" *) (* C_PROBE625_MU_CNT = "1" *) 
(* C_PROBE625_TYPE = "1" *) (* C_PROBE625_WIDTH = "1" *) (* C_PROBE626_MU_CNT = "1" *) 
(* C_PROBE626_TYPE = "1" *) (* C_PROBE626_WIDTH = "1" *) (* C_PROBE627_MU_CNT = "1" *) 
(* C_PROBE627_TYPE = "1" *) (* C_PROBE627_WIDTH = "1" *) (* C_PROBE628_MU_CNT = "1" *) 
(* C_PROBE628_TYPE = "1" *) (* C_PROBE628_WIDTH = "1" *) (* C_PROBE629_MU_CNT = "1" *) 
(* C_PROBE629_TYPE = "1" *) (* C_PROBE629_WIDTH = "1" *) (* C_PROBE62_MU_CNT = "1" *) 
(* C_PROBE62_TYPE = "1" *) (* C_PROBE62_WIDTH = "1" *) (* C_PROBE630_MU_CNT = "1" *) 
(* C_PROBE630_TYPE = "1" *) (* C_PROBE630_WIDTH = "1" *) (* C_PROBE631_MU_CNT = "1" *) 
(* C_PROBE631_TYPE = "1" *) (* C_PROBE631_WIDTH = "1" *) (* C_PROBE632_MU_CNT = "1" *) 
(* C_PROBE632_TYPE = "1" *) (* C_PROBE632_WIDTH = "1" *) (* C_PROBE633_MU_CNT = "1" *) 
(* C_PROBE633_TYPE = "1" *) (* C_PROBE633_WIDTH = "1" *) (* C_PROBE634_MU_CNT = "1" *) 
(* C_PROBE634_TYPE = "1" *) (* C_PROBE634_WIDTH = "1" *) (* C_PROBE635_MU_CNT = "1" *) 
(* C_PROBE635_TYPE = "1" *) (* C_PROBE635_WIDTH = "1" *) (* C_PROBE636_MU_CNT = "1" *) 
(* C_PROBE636_TYPE = "1" *) (* C_PROBE636_WIDTH = "1" *) (* C_PROBE637_MU_CNT = "1" *) 
(* C_PROBE637_TYPE = "1" *) (* C_PROBE637_WIDTH = "1" *) (* C_PROBE638_MU_CNT = "1" *) 
(* C_PROBE638_TYPE = "1" *) (* C_PROBE638_WIDTH = "1" *) (* C_PROBE639_MU_CNT = "1" *) 
(* C_PROBE639_TYPE = "1" *) (* C_PROBE639_WIDTH = "1" *) (* C_PROBE63_MU_CNT = "1" *) 
(* C_PROBE63_TYPE = "1" *) (* C_PROBE63_WIDTH = "1" *) (* C_PROBE640_MU_CNT = "1" *) 
(* C_PROBE640_TYPE = "1" *) (* C_PROBE640_WIDTH = "1" *) (* C_PROBE641_MU_CNT = "1" *) 
(* C_PROBE641_TYPE = "1" *) (* C_PROBE641_WIDTH = "1" *) (* C_PROBE642_MU_CNT = "1" *) 
(* C_PROBE642_TYPE = "1" *) (* C_PROBE642_WIDTH = "1" *) (* C_PROBE643_MU_CNT = "1" *) 
(* C_PROBE643_TYPE = "1" *) (* C_PROBE643_WIDTH = "1" *) (* C_PROBE644_MU_CNT = "1" *) 
(* C_PROBE644_TYPE = "1" *) (* C_PROBE644_WIDTH = "1" *) (* C_PROBE645_MU_CNT = "1" *) 
(* C_PROBE645_TYPE = "1" *) (* C_PROBE645_WIDTH = "1" *) (* C_PROBE646_MU_CNT = "1" *) 
(* C_PROBE646_TYPE = "1" *) (* C_PROBE646_WIDTH = "1" *) (* C_PROBE647_MU_CNT = "1" *) 
(* C_PROBE647_TYPE = "1" *) (* C_PROBE647_WIDTH = "1" *) (* C_PROBE648_MU_CNT = "1" *) 
(* C_PROBE648_TYPE = "1" *) (* C_PROBE648_WIDTH = "1" *) (* C_PROBE649_MU_CNT = "1" *) 
(* C_PROBE649_TYPE = "1" *) (* C_PROBE649_WIDTH = "1" *) (* C_PROBE64_MU_CNT = "1" *) 
(* C_PROBE64_TYPE = "1" *) (* C_PROBE64_WIDTH = "1" *) (* C_PROBE650_MU_CNT = "1" *) 
(* C_PROBE650_TYPE = "1" *) (* C_PROBE650_WIDTH = "1" *) (* C_PROBE651_MU_CNT = "1" *) 
(* C_PROBE651_TYPE = "1" *) (* C_PROBE651_WIDTH = "1" *) (* C_PROBE652_MU_CNT = "1" *) 
(* C_PROBE652_TYPE = "1" *) (* C_PROBE652_WIDTH = "1" *) (* C_PROBE653_MU_CNT = "1" *) 
(* C_PROBE653_TYPE = "1" *) (* C_PROBE653_WIDTH = "1" *) (* C_PROBE654_MU_CNT = "1" *) 
(* C_PROBE654_TYPE = "1" *) (* C_PROBE654_WIDTH = "1" *) (* C_PROBE655_MU_CNT = "1" *) 
(* C_PROBE655_TYPE = "1" *) (* C_PROBE655_WIDTH = "1" *) (* C_PROBE656_MU_CNT = "1" *) 
(* C_PROBE656_TYPE = "1" *) (* C_PROBE656_WIDTH = "1" *) (* C_PROBE657_MU_CNT = "1" *) 
(* C_PROBE657_TYPE = "1" *) (* C_PROBE657_WIDTH = "1" *) (* C_PROBE658_MU_CNT = "1" *) 
(* C_PROBE658_TYPE = "1" *) (* C_PROBE658_WIDTH = "1" *) (* C_PROBE659_MU_CNT = "1" *) 
(* C_PROBE659_TYPE = "1" *) (* C_PROBE659_WIDTH = "1" *) (* C_PROBE65_MU_CNT = "1" *) 
(* C_PROBE65_TYPE = "1" *) (* C_PROBE65_WIDTH = "1" *) (* C_PROBE660_MU_CNT = "1" *) 
(* C_PROBE660_TYPE = "1" *) (* C_PROBE660_WIDTH = "1" *) (* C_PROBE661_MU_CNT = "1" *) 
(* C_PROBE661_TYPE = "1" *) (* C_PROBE661_WIDTH = "1" *) (* C_PROBE662_MU_CNT = "1" *) 
(* C_PROBE662_TYPE = "1" *) (* C_PROBE662_WIDTH = "1" *) (* C_PROBE663_MU_CNT = "1" *) 
(* C_PROBE663_TYPE = "1" *) (* C_PROBE663_WIDTH = "1" *) (* C_PROBE664_MU_CNT = "1" *) 
(* C_PROBE664_TYPE = "1" *) (* C_PROBE664_WIDTH = "1" *) (* C_PROBE665_MU_CNT = "1" *) 
(* C_PROBE665_TYPE = "1" *) (* C_PROBE665_WIDTH = "1" *) (* C_PROBE666_MU_CNT = "1" *) 
(* C_PROBE666_TYPE = "1" *) (* C_PROBE666_WIDTH = "1" *) (* C_PROBE667_MU_CNT = "1" *) 
(* C_PROBE667_TYPE = "1" *) (* C_PROBE667_WIDTH = "1" *) (* C_PROBE668_MU_CNT = "1" *) 
(* C_PROBE668_TYPE = "1" *) (* C_PROBE668_WIDTH = "1" *) (* C_PROBE669_MU_CNT = "1" *) 
(* C_PROBE669_TYPE = "1" *) (* C_PROBE669_WIDTH = "1" *) (* C_PROBE66_MU_CNT = "1" *) 
(* C_PROBE66_TYPE = "1" *) (* C_PROBE66_WIDTH = "1" *) (* C_PROBE670_MU_CNT = "1" *) 
(* C_PROBE670_TYPE = "1" *) (* C_PROBE670_WIDTH = "1" *) (* C_PROBE671_MU_CNT = "1" *) 
(* C_PROBE671_TYPE = "1" *) (* C_PROBE671_WIDTH = "1" *) (* C_PROBE672_MU_CNT = "1" *) 
(* C_PROBE672_TYPE = "1" *) (* C_PROBE672_WIDTH = "1" *) (* C_PROBE673_MU_CNT = "1" *) 
(* C_PROBE673_TYPE = "1" *) (* C_PROBE673_WIDTH = "1" *) (* C_PROBE674_MU_CNT = "1" *) 
(* C_PROBE674_TYPE = "1" *) (* C_PROBE674_WIDTH = "1" *) (* C_PROBE675_MU_CNT = "1" *) 
(* C_PROBE675_TYPE = "1" *) (* C_PROBE675_WIDTH = "1" *) (* C_PROBE676_MU_CNT = "1" *) 
(* C_PROBE676_TYPE = "1" *) (* C_PROBE676_WIDTH = "1" *) (* C_PROBE677_MU_CNT = "1" *) 
(* C_PROBE677_TYPE = "1" *) (* C_PROBE677_WIDTH = "1" *) (* C_PROBE678_MU_CNT = "1" *) 
(* C_PROBE678_TYPE = "1" *) (* C_PROBE678_WIDTH = "1" *) (* C_PROBE679_MU_CNT = "1" *) 
(* C_PROBE679_TYPE = "1" *) (* C_PROBE679_WIDTH = "1" *) (* C_PROBE67_MU_CNT = "1" *) 
(* C_PROBE67_TYPE = "1" *) (* C_PROBE67_WIDTH = "1" *) (* C_PROBE680_MU_CNT = "1" *) 
(* C_PROBE680_TYPE = "1" *) (* C_PROBE680_WIDTH = "1" *) (* C_PROBE681_MU_CNT = "1" *) 
(* C_PROBE681_TYPE = "1" *) (* C_PROBE681_WIDTH = "1" *) (* C_PROBE682_MU_CNT = "1" *) 
(* C_PROBE682_TYPE = "1" *) (* C_PROBE682_WIDTH = "1" *) (* C_PROBE683_MU_CNT = "1" *) 
(* C_PROBE683_TYPE = "1" *) (* C_PROBE683_WIDTH = "1" *) (* C_PROBE684_MU_CNT = "1" *) 
(* C_PROBE684_TYPE = "1" *) (* C_PROBE684_WIDTH = "1" *) (* C_PROBE685_MU_CNT = "1" *) 
(* C_PROBE685_TYPE = "1" *) (* C_PROBE685_WIDTH = "1" *) (* C_PROBE686_MU_CNT = "1" *) 
(* C_PROBE686_TYPE = "1" *) (* C_PROBE686_WIDTH = "1" *) (* C_PROBE687_MU_CNT = "1" *) 
(* C_PROBE687_TYPE = "1" *) (* C_PROBE687_WIDTH = "1" *) (* C_PROBE688_MU_CNT = "1" *) 
(* C_PROBE688_TYPE = "1" *) (* C_PROBE688_WIDTH = "1" *) (* C_PROBE689_MU_CNT = "1" *) 
(* C_PROBE689_TYPE = "1" *) (* C_PROBE689_WIDTH = "1" *) (* C_PROBE68_MU_CNT = "1" *) 
(* C_PROBE68_TYPE = "1" *) (* C_PROBE68_WIDTH = "1" *) (* C_PROBE690_MU_CNT = "1" *) 
(* C_PROBE690_TYPE = "1" *) (* C_PROBE690_WIDTH = "1" *) (* C_PROBE691_MU_CNT = "1" *) 
(* C_PROBE691_TYPE = "1" *) (* C_PROBE691_WIDTH = "1" *) (* C_PROBE692_MU_CNT = "1" *) 
(* C_PROBE692_TYPE = "1" *) (* C_PROBE692_WIDTH = "1" *) (* C_PROBE693_MU_CNT = "1" *) 
(* C_PROBE693_TYPE = "1" *) (* C_PROBE693_WIDTH = "1" *) (* C_PROBE694_MU_CNT = "1" *) 
(* C_PROBE694_TYPE = "1" *) (* C_PROBE694_WIDTH = "1" *) (* C_PROBE695_MU_CNT = "1" *) 
(* C_PROBE695_TYPE = "1" *) (* C_PROBE695_WIDTH = "1" *) (* C_PROBE696_MU_CNT = "1" *) 
(* C_PROBE696_TYPE = "1" *) (* C_PROBE696_WIDTH = "1" *) (* C_PROBE697_MU_CNT = "1" *) 
(* C_PROBE697_TYPE = "1" *) (* C_PROBE697_WIDTH = "1" *) (* C_PROBE698_MU_CNT = "1" *) 
(* C_PROBE698_TYPE = "1" *) (* C_PROBE698_WIDTH = "1" *) (* C_PROBE699_MU_CNT = "1" *) 
(* C_PROBE699_TYPE = "1" *) (* C_PROBE699_WIDTH = "1" *) (* C_PROBE69_MU_CNT = "1" *) 
(* C_PROBE69_TYPE = "1" *) (* C_PROBE69_WIDTH = "1" *) (* C_PROBE6_MU_CNT = "1" *) 
(* C_PROBE6_TYPE = "1" *) (* C_PROBE6_WIDTH = "1" *) (* C_PROBE700_MU_CNT = "1" *) 
(* C_PROBE700_TYPE = "1" *) (* C_PROBE700_WIDTH = "1" *) (* C_PROBE701_MU_CNT = "1" *) 
(* C_PROBE701_TYPE = "1" *) (* C_PROBE701_WIDTH = "1" *) (* C_PROBE702_MU_CNT = "1" *) 
(* C_PROBE702_TYPE = "1" *) (* C_PROBE702_WIDTH = "1" *) (* C_PROBE703_MU_CNT = "1" *) 
(* C_PROBE703_TYPE = "1" *) (* C_PROBE703_WIDTH = "1" *) (* C_PROBE704_MU_CNT = "1" *) 
(* C_PROBE704_TYPE = "1" *) (* C_PROBE704_WIDTH = "1" *) (* C_PROBE705_MU_CNT = "1" *) 
(* C_PROBE705_TYPE = "1" *) (* C_PROBE705_WIDTH = "1" *) (* C_PROBE706_MU_CNT = "1" *) 
(* C_PROBE706_TYPE = "1" *) (* C_PROBE706_WIDTH = "1" *) (* C_PROBE707_MU_CNT = "1" *) 
(* C_PROBE707_TYPE = "1" *) (* C_PROBE707_WIDTH = "1" *) (* C_PROBE708_MU_CNT = "1" *) 
(* C_PROBE708_TYPE = "1" *) (* C_PROBE708_WIDTH = "1" *) (* C_PROBE709_MU_CNT = "1" *) 
(* C_PROBE709_TYPE = "1" *) (* C_PROBE709_WIDTH = "1" *) (* C_PROBE70_MU_CNT = "1" *) 
(* C_PROBE70_TYPE = "1" *) (* C_PROBE70_WIDTH = "1" *) (* C_PROBE710_MU_CNT = "1" *) 
(* C_PROBE710_TYPE = "1" *) (* C_PROBE710_WIDTH = "1" *) (* C_PROBE711_MU_CNT = "1" *) 
(* C_PROBE711_TYPE = "1" *) (* C_PROBE711_WIDTH = "1" *) (* C_PROBE712_MU_CNT = "1" *) 
(* C_PROBE712_TYPE = "1" *) (* C_PROBE712_WIDTH = "1" *) (* C_PROBE713_MU_CNT = "1" *) 
(* C_PROBE713_TYPE = "1" *) (* C_PROBE713_WIDTH = "1" *) (* C_PROBE714_MU_CNT = "1" *) 
(* C_PROBE714_TYPE = "1" *) (* C_PROBE714_WIDTH = "1" *) (* C_PROBE715_MU_CNT = "1" *) 
(* C_PROBE715_TYPE = "1" *) (* C_PROBE715_WIDTH = "1" *) (* C_PROBE716_MU_CNT = "1" *) 
(* C_PROBE716_TYPE = "1" *) (* C_PROBE716_WIDTH = "1" *) (* C_PROBE717_MU_CNT = "1" *) 
(* C_PROBE717_TYPE = "1" *) (* C_PROBE717_WIDTH = "1" *) (* C_PROBE718_MU_CNT = "1" *) 
(* C_PROBE718_TYPE = "1" *) (* C_PROBE718_WIDTH = "1" *) (* C_PROBE719_MU_CNT = "1" *) 
(* C_PROBE719_TYPE = "1" *) (* C_PROBE719_WIDTH = "1" *) (* C_PROBE71_MU_CNT = "1" *) 
(* C_PROBE71_TYPE = "1" *) (* C_PROBE71_WIDTH = "1" *) (* C_PROBE720_MU_CNT = "1" *) 
(* C_PROBE720_TYPE = "1" *) (* C_PROBE720_WIDTH = "1" *) (* C_PROBE721_MU_CNT = "1" *) 
(* C_PROBE721_TYPE = "1" *) (* C_PROBE721_WIDTH = "1" *) (* C_PROBE722_MU_CNT = "1" *) 
(* C_PROBE722_TYPE = "1" *) (* C_PROBE722_WIDTH = "1" *) (* C_PROBE723_MU_CNT = "1" *) 
(* C_PROBE723_TYPE = "1" *) (* C_PROBE723_WIDTH = "1" *) (* C_PROBE724_MU_CNT = "1" *) 
(* C_PROBE724_TYPE = "1" *) (* C_PROBE724_WIDTH = "1" *) (* C_PROBE725_MU_CNT = "1" *) 
(* C_PROBE725_TYPE = "1" *) (* C_PROBE725_WIDTH = "1" *) (* C_PROBE726_MU_CNT = "1" *) 
(* C_PROBE726_TYPE = "1" *) (* C_PROBE726_WIDTH = "1" *) (* C_PROBE727_MU_CNT = "1" *) 
(* C_PROBE727_TYPE = "1" *) (* C_PROBE727_WIDTH = "1" *) (* C_PROBE728_MU_CNT = "1" *) 
(* C_PROBE728_TYPE = "1" *) (* C_PROBE728_WIDTH = "1" *) (* C_PROBE729_MU_CNT = "1" *) 
(* C_PROBE729_TYPE = "1" *) (* C_PROBE729_WIDTH = "1" *) (* C_PROBE72_MU_CNT = "1" *) 
(* C_PROBE72_TYPE = "1" *) (* C_PROBE72_WIDTH = "1" *) (* C_PROBE730_MU_CNT = "1" *) 
(* C_PROBE730_TYPE = "1" *) (* C_PROBE730_WIDTH = "1" *) (* C_PROBE731_MU_CNT = "1" *) 
(* C_PROBE731_TYPE = "1" *) (* C_PROBE731_WIDTH = "1" *) (* C_PROBE732_MU_CNT = "1" *) 
(* C_PROBE732_TYPE = "1" *) (* C_PROBE732_WIDTH = "1" *) (* C_PROBE733_MU_CNT = "1" *) 
(* C_PROBE733_TYPE = "1" *) (* C_PROBE733_WIDTH = "1" *) (* C_PROBE734_MU_CNT = "1" *) 
(* C_PROBE734_TYPE = "1" *) (* C_PROBE734_WIDTH = "1" *) (* C_PROBE735_MU_CNT = "1" *) 
(* C_PROBE735_TYPE = "1" *) (* C_PROBE735_WIDTH = "1" *) (* C_PROBE736_MU_CNT = "1" *) 
(* C_PROBE736_TYPE = "1" *) (* C_PROBE736_WIDTH = "1" *) (* C_PROBE737_MU_CNT = "1" *) 
(* C_PROBE737_TYPE = "1" *) (* C_PROBE737_WIDTH = "1" *) (* C_PROBE738_MU_CNT = "1" *) 
(* C_PROBE738_TYPE = "1" *) (* C_PROBE738_WIDTH = "1" *) (* C_PROBE739_MU_CNT = "1" *) 
(* C_PROBE739_TYPE = "1" *) (* C_PROBE739_WIDTH = "1" *) (* C_PROBE73_MU_CNT = "1" *) 
(* C_PROBE73_TYPE = "1" *) (* C_PROBE73_WIDTH = "1" *) (* C_PROBE740_MU_CNT = "1" *) 
(* C_PROBE740_TYPE = "1" *) (* C_PROBE740_WIDTH = "1" *) (* C_PROBE741_MU_CNT = "1" *) 
(* C_PROBE741_TYPE = "1" *) (* C_PROBE741_WIDTH = "1" *) (* C_PROBE742_MU_CNT = "1" *) 
(* C_PROBE742_TYPE = "1" *) (* C_PROBE742_WIDTH = "1" *) (* C_PROBE743_MU_CNT = "1" *) 
(* C_PROBE743_TYPE = "1" *) (* C_PROBE743_WIDTH = "1" *) (* C_PROBE744_MU_CNT = "1" *) 
(* C_PROBE744_TYPE = "1" *) (* C_PROBE744_WIDTH = "1" *) (* C_PROBE745_MU_CNT = "1" *) 
(* C_PROBE745_TYPE = "1" *) (* C_PROBE745_WIDTH = "1" *) (* C_PROBE746_MU_CNT = "1" *) 
(* C_PROBE746_TYPE = "1" *) (* C_PROBE746_WIDTH = "1" *) (* C_PROBE747_MU_CNT = "1" *) 
(* C_PROBE747_TYPE = "1" *) (* C_PROBE747_WIDTH = "1" *) (* C_PROBE748_MU_CNT = "1" *) 
(* C_PROBE748_TYPE = "1" *) (* C_PROBE748_WIDTH = "1" *) (* C_PROBE749_MU_CNT = "1" *) 
(* C_PROBE749_TYPE = "1" *) (* C_PROBE749_WIDTH = "1" *) (* C_PROBE74_MU_CNT = "1" *) 
(* C_PROBE74_TYPE = "1" *) (* C_PROBE74_WIDTH = "1" *) (* C_PROBE750_MU_CNT = "1" *) 
(* C_PROBE750_TYPE = "1" *) (* C_PROBE750_WIDTH = "1" *) (* C_PROBE751_MU_CNT = "1" *) 
(* C_PROBE751_TYPE = "1" *) (* C_PROBE751_WIDTH = "1" *) (* C_PROBE752_MU_CNT = "1" *) 
(* C_PROBE752_TYPE = "1" *) (* C_PROBE752_WIDTH = "1" *) (* C_PROBE753_MU_CNT = "1" *) 
(* C_PROBE753_TYPE = "1" *) (* C_PROBE753_WIDTH = "1" *) (* C_PROBE754_MU_CNT = "1" *) 
(* C_PROBE754_TYPE = "1" *) (* C_PROBE754_WIDTH = "1" *) (* C_PROBE755_MU_CNT = "1" *) 
(* C_PROBE755_TYPE = "1" *) (* C_PROBE755_WIDTH = "1" *) (* C_PROBE756_MU_CNT = "1" *) 
(* C_PROBE756_TYPE = "1" *) (* C_PROBE756_WIDTH = "1" *) (* C_PROBE757_MU_CNT = "1" *) 
(* C_PROBE757_TYPE = "1" *) (* C_PROBE757_WIDTH = "1" *) (* C_PROBE758_MU_CNT = "1" *) 
(* C_PROBE758_TYPE = "1" *) (* C_PROBE758_WIDTH = "1" *) (* C_PROBE759_MU_CNT = "1" *) 
(* C_PROBE759_TYPE = "1" *) (* C_PROBE759_WIDTH = "1" *) (* C_PROBE75_MU_CNT = "1" *) 
(* C_PROBE75_TYPE = "1" *) (* C_PROBE75_WIDTH = "1" *) (* C_PROBE760_MU_CNT = "1" *) 
(* C_PROBE760_TYPE = "1" *) (* C_PROBE760_WIDTH = "1" *) (* C_PROBE761_MU_CNT = "1" *) 
(* C_PROBE761_TYPE = "1" *) (* C_PROBE761_WIDTH = "1" *) (* C_PROBE762_MU_CNT = "1" *) 
(* C_PROBE762_TYPE = "1" *) (* C_PROBE762_WIDTH = "1" *) (* C_PROBE763_MU_CNT = "1" *) 
(* C_PROBE763_TYPE = "1" *) (* C_PROBE763_WIDTH = "1" *) (* C_PROBE764_MU_CNT = "1" *) 
(* C_PROBE764_TYPE = "1" *) (* C_PROBE764_WIDTH = "1" *) (* C_PROBE765_MU_CNT = "1" *) 
(* C_PROBE765_TYPE = "1" *) (* C_PROBE765_WIDTH = "1" *) (* C_PROBE766_MU_CNT = "1" *) 
(* C_PROBE766_TYPE = "1" *) (* C_PROBE766_WIDTH = "1" *) (* C_PROBE767_MU_CNT = "1" *) 
(* C_PROBE767_TYPE = "1" *) (* C_PROBE767_WIDTH = "1" *) (* C_PROBE768_MU_CNT = "1" *) 
(* C_PROBE768_TYPE = "1" *) (* C_PROBE768_WIDTH = "1" *) (* C_PROBE769_MU_CNT = "1" *) 
(* C_PROBE769_TYPE = "1" *) (* C_PROBE769_WIDTH = "1" *) (* C_PROBE76_MU_CNT = "1" *) 
(* C_PROBE76_TYPE = "1" *) (* C_PROBE76_WIDTH = "1" *) (* C_PROBE770_MU_CNT = "1" *) 
(* C_PROBE770_TYPE = "1" *) (* C_PROBE770_WIDTH = "1" *) (* C_PROBE771_MU_CNT = "1" *) 
(* C_PROBE771_TYPE = "1" *) (* C_PROBE771_WIDTH = "1" *) (* C_PROBE772_MU_CNT = "1" *) 
(* C_PROBE772_TYPE = "1" *) (* C_PROBE772_WIDTH = "1" *) (* C_PROBE773_MU_CNT = "1" *) 
(* C_PROBE773_TYPE = "1" *) (* C_PROBE773_WIDTH = "1" *) (* C_PROBE774_MU_CNT = "1" *) 
(* C_PROBE774_TYPE = "1" *) (* C_PROBE774_WIDTH = "1" *) (* C_PROBE775_MU_CNT = "1" *) 
(* C_PROBE775_TYPE = "1" *) (* C_PROBE775_WIDTH = "1" *) (* C_PROBE776_MU_CNT = "1" *) 
(* C_PROBE776_TYPE = "1" *) (* C_PROBE776_WIDTH = "1" *) (* C_PROBE777_MU_CNT = "1" *) 
(* C_PROBE777_TYPE = "1" *) (* C_PROBE777_WIDTH = "1" *) (* C_PROBE778_MU_CNT = "1" *) 
(* C_PROBE778_TYPE = "1" *) (* C_PROBE778_WIDTH = "1" *) (* C_PROBE779_MU_CNT = "1" *) 
(* C_PROBE779_TYPE = "1" *) (* C_PROBE779_WIDTH = "1" *) (* C_PROBE77_MU_CNT = "1" *) 
(* C_PROBE77_TYPE = "1" *) (* C_PROBE77_WIDTH = "1" *) (* C_PROBE780_MU_CNT = "1" *) 
(* C_PROBE780_TYPE = "1" *) (* C_PROBE780_WIDTH = "1" *) (* C_PROBE781_MU_CNT = "1" *) 
(* C_PROBE781_TYPE = "1" *) (* C_PROBE781_WIDTH = "1" *) (* C_PROBE782_MU_CNT = "1" *) 
(* C_PROBE782_TYPE = "1" *) (* C_PROBE782_WIDTH = "1" *) (* C_PROBE783_MU_CNT = "1" *) 
(* C_PROBE783_TYPE = "1" *) (* C_PROBE783_WIDTH = "1" *) (* C_PROBE784_MU_CNT = "1" *) 
(* C_PROBE784_TYPE = "1" *) (* C_PROBE784_WIDTH = "1" *) (* C_PROBE785_MU_CNT = "1" *) 
(* C_PROBE785_TYPE = "1" *) (* C_PROBE785_WIDTH = "1" *) (* C_PROBE786_MU_CNT = "1" *) 
(* C_PROBE786_TYPE = "1" *) (* C_PROBE786_WIDTH = "1" *) (* C_PROBE787_MU_CNT = "1" *) 
(* C_PROBE787_TYPE = "1" *) (* C_PROBE787_WIDTH = "1" *) (* C_PROBE788_MU_CNT = "1" *) 
(* C_PROBE788_TYPE = "1" *) (* C_PROBE788_WIDTH = "1" *) (* C_PROBE789_MU_CNT = "1" *) 
(* C_PROBE789_TYPE = "1" *) (* C_PROBE789_WIDTH = "1" *) (* C_PROBE78_MU_CNT = "1" *) 
(* C_PROBE78_TYPE = "1" *) (* C_PROBE78_WIDTH = "1" *) (* C_PROBE790_MU_CNT = "1" *) 
(* C_PROBE790_TYPE = "1" *) (* C_PROBE790_WIDTH = "1" *) (* C_PROBE791_MU_CNT = "1" *) 
(* C_PROBE791_TYPE = "1" *) (* C_PROBE791_WIDTH = "1" *) (* C_PROBE792_MU_CNT = "1" *) 
(* C_PROBE792_TYPE = "1" *) (* C_PROBE792_WIDTH = "1" *) (* C_PROBE793_MU_CNT = "1" *) 
(* C_PROBE793_TYPE = "1" *) (* C_PROBE793_WIDTH = "1" *) (* C_PROBE794_MU_CNT = "1" *) 
(* C_PROBE794_TYPE = "1" *) (* C_PROBE794_WIDTH = "1" *) (* C_PROBE795_MU_CNT = "1" *) 
(* C_PROBE795_TYPE = "1" *) (* C_PROBE795_WIDTH = "1" *) (* C_PROBE796_MU_CNT = "1" *) 
(* C_PROBE796_TYPE = "1" *) (* C_PROBE796_WIDTH = "1" *) (* C_PROBE797_MU_CNT = "1" *) 
(* C_PROBE797_TYPE = "1" *) (* C_PROBE797_WIDTH = "1" *) (* C_PROBE798_MU_CNT = "1" *) 
(* C_PROBE798_TYPE = "1" *) (* C_PROBE798_WIDTH = "1" *) (* C_PROBE799_MU_CNT = "1" *) 
(* C_PROBE799_TYPE = "1" *) (* C_PROBE799_WIDTH = "1" *) (* C_PROBE79_MU_CNT = "1" *) 
(* C_PROBE79_TYPE = "1" *) (* C_PROBE79_WIDTH = "1" *) (* C_PROBE7_MU_CNT = "1" *) 
(* C_PROBE7_TYPE = "1" *) (* C_PROBE7_WIDTH = "1" *) (* C_PROBE800_MU_CNT = "1" *) 
(* C_PROBE800_TYPE = "1" *) (* C_PROBE800_WIDTH = "1" *) (* C_PROBE801_MU_CNT = "1" *) 
(* C_PROBE801_TYPE = "1" *) (* C_PROBE801_WIDTH = "1" *) (* C_PROBE802_MU_CNT = "1" *) 
(* C_PROBE802_TYPE = "1" *) (* C_PROBE802_WIDTH = "1" *) (* C_PROBE803_MU_CNT = "1" *) 
(* C_PROBE803_TYPE = "1" *) (* C_PROBE803_WIDTH = "1" *) (* C_PROBE804_MU_CNT = "1" *) 
(* C_PROBE804_TYPE = "1" *) (* C_PROBE804_WIDTH = "1" *) (* C_PROBE805_MU_CNT = "1" *) 
(* C_PROBE805_TYPE = "1" *) (* C_PROBE805_WIDTH = "1" *) (* C_PROBE806_MU_CNT = "1" *) 
(* C_PROBE806_TYPE = "1" *) (* C_PROBE806_WIDTH = "1" *) (* C_PROBE807_MU_CNT = "1" *) 
(* C_PROBE807_TYPE = "1" *) (* C_PROBE807_WIDTH = "1" *) (* C_PROBE808_MU_CNT = "1" *) 
(* C_PROBE808_TYPE = "1" *) (* C_PROBE808_WIDTH = "1" *) (* C_PROBE809_MU_CNT = "1" *) 
(* C_PROBE809_TYPE = "1" *) (* C_PROBE809_WIDTH = "1" *) (* C_PROBE80_MU_CNT = "1" *) 
(* C_PROBE80_TYPE = "1" *) (* C_PROBE80_WIDTH = "1" *) (* C_PROBE810_MU_CNT = "1" *) 
(* C_PROBE810_TYPE = "1" *) (* C_PROBE810_WIDTH = "1" *) (* C_PROBE811_MU_CNT = "1" *) 
(* C_PROBE811_TYPE = "1" *) (* C_PROBE811_WIDTH = "1" *) (* C_PROBE812_MU_CNT = "1" *) 
(* C_PROBE812_TYPE = "1" *) (* C_PROBE812_WIDTH = "1" *) (* C_PROBE813_MU_CNT = "1" *) 
(* C_PROBE813_TYPE = "1" *) (* C_PROBE813_WIDTH = "1" *) (* C_PROBE814_MU_CNT = "1" *) 
(* C_PROBE814_TYPE = "1" *) (* C_PROBE814_WIDTH = "1" *) (* C_PROBE815_MU_CNT = "1" *) 
(* C_PROBE815_TYPE = "1" *) (* C_PROBE815_WIDTH = "1" *) (* C_PROBE816_MU_CNT = "1" *) 
(* C_PROBE816_TYPE = "1" *) (* C_PROBE816_WIDTH = "1" *) (* C_PROBE817_MU_CNT = "1" *) 
(* C_PROBE817_TYPE = "1" *) (* C_PROBE817_WIDTH = "1" *) (* C_PROBE818_MU_CNT = "1" *) 
(* C_PROBE818_TYPE = "1" *) (* C_PROBE818_WIDTH = "1" *) (* C_PROBE819_MU_CNT = "1" *) 
(* C_PROBE819_TYPE = "1" *) (* C_PROBE819_WIDTH = "1" *) (* C_PROBE81_MU_CNT = "1" *) 
(* C_PROBE81_TYPE = "1" *) (* C_PROBE81_WIDTH = "1" *) (* C_PROBE820_MU_CNT = "1" *) 
(* C_PROBE820_TYPE = "1" *) (* C_PROBE820_WIDTH = "1" *) (* C_PROBE821_MU_CNT = "1" *) 
(* C_PROBE821_TYPE = "1" *) (* C_PROBE821_WIDTH = "1" *) (* C_PROBE822_MU_CNT = "1" *) 
(* C_PROBE822_TYPE = "1" *) (* C_PROBE822_WIDTH = "1" *) (* C_PROBE823_MU_CNT = "1" *) 
(* C_PROBE823_TYPE = "1" *) (* C_PROBE823_WIDTH = "1" *) (* C_PROBE824_MU_CNT = "1" *) 
(* C_PROBE824_TYPE = "1" *) (* C_PROBE824_WIDTH = "1" *) (* C_PROBE825_MU_CNT = "1" *) 
(* C_PROBE825_TYPE = "1" *) (* C_PROBE825_WIDTH = "1" *) (* C_PROBE826_MU_CNT = "1" *) 
(* C_PROBE826_TYPE = "1" *) (* C_PROBE826_WIDTH = "1" *) (* C_PROBE827_MU_CNT = "1" *) 
(* C_PROBE827_TYPE = "1" *) (* C_PROBE827_WIDTH = "1" *) (* C_PROBE828_MU_CNT = "1" *) 
(* C_PROBE828_TYPE = "1" *) (* C_PROBE828_WIDTH = "1" *) (* C_PROBE829_MU_CNT = "1" *) 
(* C_PROBE829_TYPE = "1" *) (* C_PROBE829_WIDTH = "1" *) (* C_PROBE82_MU_CNT = "1" *) 
(* C_PROBE82_TYPE = "1" *) (* C_PROBE82_WIDTH = "1" *) (* C_PROBE830_MU_CNT = "1" *) 
(* C_PROBE830_TYPE = "1" *) (* C_PROBE830_WIDTH = "1" *) (* C_PROBE831_MU_CNT = "1" *) 
(* C_PROBE831_TYPE = "1" *) (* C_PROBE831_WIDTH = "1" *) (* C_PROBE832_MU_CNT = "1" *) 
(* C_PROBE832_TYPE = "1" *) (* C_PROBE832_WIDTH = "1" *) (* C_PROBE833_MU_CNT = "1" *) 
(* C_PROBE833_TYPE = "1" *) (* C_PROBE833_WIDTH = "1" *) (* C_PROBE834_MU_CNT = "1" *) 
(* C_PROBE834_TYPE = "1" *) (* C_PROBE834_WIDTH = "1" *) (* C_PROBE835_MU_CNT = "1" *) 
(* C_PROBE835_TYPE = "1" *) (* C_PROBE835_WIDTH = "1" *) (* C_PROBE836_MU_CNT = "1" *) 
(* C_PROBE836_TYPE = "1" *) (* C_PROBE836_WIDTH = "1" *) (* C_PROBE837_MU_CNT = "1" *) 
(* C_PROBE837_TYPE = "1" *) (* C_PROBE837_WIDTH = "1" *) (* C_PROBE838_MU_CNT = "1" *) 
(* C_PROBE838_TYPE = "1" *) (* C_PROBE838_WIDTH = "1" *) (* C_PROBE839_MU_CNT = "1" *) 
(* C_PROBE839_TYPE = "1" *) (* C_PROBE839_WIDTH = "1" *) (* C_PROBE83_MU_CNT = "1" *) 
(* C_PROBE83_TYPE = "1" *) (* C_PROBE83_WIDTH = "1" *) (* C_PROBE840_MU_CNT = "1" *) 
(* C_PROBE840_TYPE = "1" *) (* C_PROBE840_WIDTH = "1" *) (* C_PROBE841_MU_CNT = "1" *) 
(* C_PROBE841_TYPE = "1" *) (* C_PROBE841_WIDTH = "1" *) (* C_PROBE842_MU_CNT = "1" *) 
(* C_PROBE842_TYPE = "1" *) (* C_PROBE842_WIDTH = "1" *) (* C_PROBE843_MU_CNT = "1" *) 
(* C_PROBE843_TYPE = "1" *) (* C_PROBE843_WIDTH = "1" *) (* C_PROBE844_MU_CNT = "1" *) 
(* C_PROBE844_TYPE = "1" *) (* C_PROBE844_WIDTH = "1" *) (* C_PROBE845_MU_CNT = "1" *) 
(* C_PROBE845_TYPE = "1" *) (* C_PROBE845_WIDTH = "1" *) (* C_PROBE846_MU_CNT = "1" *) 
(* C_PROBE846_TYPE = "1" *) (* C_PROBE846_WIDTH = "1" *) (* C_PROBE847_MU_CNT = "1" *) 
(* C_PROBE847_TYPE = "1" *) (* C_PROBE847_WIDTH = "1" *) (* C_PROBE848_MU_CNT = "1" *) 
(* C_PROBE848_TYPE = "1" *) (* C_PROBE848_WIDTH = "1" *) (* C_PROBE849_MU_CNT = "1" *) 
(* C_PROBE849_TYPE = "1" *) (* C_PROBE849_WIDTH = "1" *) (* C_PROBE84_MU_CNT = "1" *) 
(* C_PROBE84_TYPE = "1" *) (* C_PROBE84_WIDTH = "1" *) (* C_PROBE850_MU_CNT = "1" *) 
(* C_PROBE850_TYPE = "1" *) (* C_PROBE850_WIDTH = "1" *) (* C_PROBE851_MU_CNT = "1" *) 
(* C_PROBE851_TYPE = "1" *) (* C_PROBE851_WIDTH = "1" *) (* C_PROBE852_MU_CNT = "1" *) 
(* C_PROBE852_TYPE = "1" *) (* C_PROBE852_WIDTH = "1" *) (* C_PROBE853_MU_CNT = "1" *) 
(* C_PROBE853_TYPE = "1" *) (* C_PROBE853_WIDTH = "1" *) (* C_PROBE854_MU_CNT = "1" *) 
(* C_PROBE854_TYPE = "1" *) (* C_PROBE854_WIDTH = "1" *) (* C_PROBE855_MU_CNT = "1" *) 
(* C_PROBE855_TYPE = "1" *) (* C_PROBE855_WIDTH = "1" *) (* C_PROBE856_MU_CNT = "1" *) 
(* C_PROBE856_TYPE = "1" *) (* C_PROBE856_WIDTH = "1" *) (* C_PROBE857_MU_CNT = "1" *) 
(* C_PROBE857_TYPE = "1" *) (* C_PROBE857_WIDTH = "1" *) (* C_PROBE858_MU_CNT = "1" *) 
(* C_PROBE858_TYPE = "1" *) (* C_PROBE858_WIDTH = "1" *) (* C_PROBE859_MU_CNT = "1" *) 
(* C_PROBE859_TYPE = "1" *) (* C_PROBE859_WIDTH = "1" *) (* C_PROBE85_MU_CNT = "1" *) 
(* C_PROBE85_TYPE = "1" *) (* C_PROBE85_WIDTH = "1" *) (* C_PROBE860_MU_CNT = "1" *) 
(* C_PROBE860_TYPE = "1" *) (* C_PROBE860_WIDTH = "1" *) (* C_PROBE861_MU_CNT = "1" *) 
(* C_PROBE861_TYPE = "1" *) (* C_PROBE861_WIDTH = "1" *) (* C_PROBE862_MU_CNT = "1" *) 
(* C_PROBE862_TYPE = "1" *) (* C_PROBE862_WIDTH = "1" *) (* C_PROBE863_MU_CNT = "1" *) 
(* C_PROBE863_TYPE = "1" *) (* C_PROBE863_WIDTH = "1" *) (* C_PROBE864_MU_CNT = "1" *) 
(* C_PROBE864_TYPE = "1" *) (* C_PROBE864_WIDTH = "1" *) (* C_PROBE865_MU_CNT = "1" *) 
(* C_PROBE865_TYPE = "1" *) (* C_PROBE865_WIDTH = "1" *) (* C_PROBE866_MU_CNT = "1" *) 
(* C_PROBE866_TYPE = "1" *) (* C_PROBE866_WIDTH = "1" *) (* C_PROBE867_MU_CNT = "1" *) 
(* C_PROBE867_TYPE = "1" *) (* C_PROBE867_WIDTH = "1" *) (* C_PROBE868_MU_CNT = "1" *) 
(* C_PROBE868_TYPE = "1" *) (* C_PROBE868_WIDTH = "1" *) (* C_PROBE869_MU_CNT = "1" *) 
(* C_PROBE869_TYPE = "1" *) (* C_PROBE869_WIDTH = "1" *) (* C_PROBE86_MU_CNT = "1" *) 
(* C_PROBE86_TYPE = "1" *) (* C_PROBE86_WIDTH = "1" *) (* C_PROBE870_MU_CNT = "1" *) 
(* C_PROBE870_TYPE = "1" *) (* C_PROBE870_WIDTH = "1" *) (* C_PROBE871_MU_CNT = "1" *) 
(* C_PROBE871_TYPE = "1" *) (* C_PROBE871_WIDTH = "1" *) (* C_PROBE872_MU_CNT = "1" *) 
(* C_PROBE872_TYPE = "1" *) (* C_PROBE872_WIDTH = "1" *) (* C_PROBE873_MU_CNT = "1" *) 
(* C_PROBE873_TYPE = "1" *) (* C_PROBE873_WIDTH = "1" *) (* C_PROBE874_MU_CNT = "1" *) 
(* C_PROBE874_TYPE = "1" *) (* C_PROBE874_WIDTH = "1" *) (* C_PROBE875_MU_CNT = "1" *) 
(* C_PROBE875_TYPE = "1" *) (* C_PROBE875_WIDTH = "1" *) (* C_PROBE876_MU_CNT = "1" *) 
(* C_PROBE876_TYPE = "1" *) (* C_PROBE876_WIDTH = "1" *) (* C_PROBE877_MU_CNT = "1" *) 
(* C_PROBE877_TYPE = "1" *) (* C_PROBE877_WIDTH = "1" *) (* C_PROBE878_MU_CNT = "1" *) 
(* C_PROBE878_TYPE = "1" *) (* C_PROBE878_WIDTH = "1" *) (* C_PROBE879_MU_CNT = "1" *) 
(* C_PROBE879_TYPE = "1" *) (* C_PROBE879_WIDTH = "1" *) (* C_PROBE87_MU_CNT = "1" *) 
(* C_PROBE87_TYPE = "1" *) (* C_PROBE87_WIDTH = "1" *) (* C_PROBE880_MU_CNT = "1" *) 
(* C_PROBE880_TYPE = "1" *) (* C_PROBE880_WIDTH = "1" *) (* C_PROBE881_MU_CNT = "1" *) 
(* C_PROBE881_TYPE = "1" *) (* C_PROBE881_WIDTH = "1" *) (* C_PROBE882_MU_CNT = "1" *) 
(* C_PROBE882_TYPE = "1" *) (* C_PROBE882_WIDTH = "1" *) (* C_PROBE883_MU_CNT = "1" *) 
(* C_PROBE883_TYPE = "1" *) (* C_PROBE883_WIDTH = "1" *) (* C_PROBE884_MU_CNT = "1" *) 
(* C_PROBE884_TYPE = "1" *) (* C_PROBE884_WIDTH = "1" *) (* C_PROBE885_MU_CNT = "1" *) 
(* C_PROBE885_TYPE = "1" *) (* C_PROBE885_WIDTH = "1" *) (* C_PROBE886_MU_CNT = "1" *) 
(* C_PROBE886_TYPE = "1" *) (* C_PROBE886_WIDTH = "1" *) (* C_PROBE887_MU_CNT = "1" *) 
(* C_PROBE887_TYPE = "1" *) (* C_PROBE887_WIDTH = "1" *) (* C_PROBE888_MU_CNT = "1" *) 
(* C_PROBE888_TYPE = "1" *) (* C_PROBE888_WIDTH = "1" *) (* C_PROBE889_MU_CNT = "1" *) 
(* C_PROBE889_TYPE = "1" *) (* C_PROBE889_WIDTH = "1" *) (* C_PROBE88_MU_CNT = "1" *) 
(* C_PROBE88_TYPE = "1" *) (* C_PROBE88_WIDTH = "1" *) (* C_PROBE890_MU_CNT = "1" *) 
(* C_PROBE890_TYPE = "1" *) (* C_PROBE890_WIDTH = "1" *) (* C_PROBE891_MU_CNT = "1" *) 
(* C_PROBE891_TYPE = "1" *) (* C_PROBE891_WIDTH = "1" *) (* C_PROBE892_MU_CNT = "1" *) 
(* C_PROBE892_TYPE = "1" *) (* C_PROBE892_WIDTH = "1" *) (* C_PROBE893_MU_CNT = "1" *) 
(* C_PROBE893_TYPE = "1" *) (* C_PROBE893_WIDTH = "1" *) (* C_PROBE894_MU_CNT = "1" *) 
(* C_PROBE894_TYPE = "1" *) (* C_PROBE894_WIDTH = "1" *) (* C_PROBE895_MU_CNT = "1" *) 
(* C_PROBE895_TYPE = "1" *) (* C_PROBE895_WIDTH = "1" *) (* C_PROBE896_MU_CNT = "1" *) 
(* C_PROBE896_TYPE = "1" *) (* C_PROBE896_WIDTH = "1" *) (* C_PROBE897_MU_CNT = "1" *) 
(* C_PROBE897_TYPE = "1" *) (* C_PROBE897_WIDTH = "1" *) (* C_PROBE898_MU_CNT = "1" *) 
(* C_PROBE898_TYPE = "1" *) (* C_PROBE898_WIDTH = "1" *) (* C_PROBE899_MU_CNT = "1" *) 
(* C_PROBE899_TYPE = "1" *) (* C_PROBE899_WIDTH = "1" *) (* C_PROBE89_MU_CNT = "1" *) 
(* C_PROBE89_TYPE = "1" *) (* C_PROBE89_WIDTH = "1" *) (* C_PROBE8_MU_CNT = "1" *) 
(* C_PROBE8_TYPE = "1" *) (* C_PROBE8_WIDTH = "1" *) (* C_PROBE900_MU_CNT = "1" *) 
(* C_PROBE900_TYPE = "1" *) (* C_PROBE900_WIDTH = "1" *) (* C_PROBE901_MU_CNT = "1" *) 
(* C_PROBE901_TYPE = "1" *) (* C_PROBE901_WIDTH = "1" *) (* C_PROBE902_MU_CNT = "1" *) 
(* C_PROBE902_TYPE = "1" *) (* C_PROBE902_WIDTH = "1" *) (* C_PROBE903_MU_CNT = "1" *) 
(* C_PROBE903_TYPE = "1" *) (* C_PROBE903_WIDTH = "1" *) (* C_PROBE904_MU_CNT = "1" *) 
(* C_PROBE904_TYPE = "1" *) (* C_PROBE904_WIDTH = "1" *) (* C_PROBE905_MU_CNT = "1" *) 
(* C_PROBE905_TYPE = "1" *) (* C_PROBE905_WIDTH = "1" *) (* C_PROBE906_MU_CNT = "1" *) 
(* C_PROBE906_TYPE = "1" *) (* C_PROBE906_WIDTH = "1" *) (* C_PROBE907_MU_CNT = "1" *) 
(* C_PROBE907_TYPE = "1" *) (* C_PROBE907_WIDTH = "1" *) (* C_PROBE908_MU_CNT = "1" *) 
(* C_PROBE908_TYPE = "1" *) (* C_PROBE908_WIDTH = "1" *) (* C_PROBE909_MU_CNT = "1" *) 
(* C_PROBE909_TYPE = "1" *) (* C_PROBE909_WIDTH = "1" *) (* C_PROBE90_MU_CNT = "1" *) 
(* C_PROBE90_TYPE = "1" *) (* C_PROBE90_WIDTH = "1" *) (* C_PROBE910_MU_CNT = "1" *) 
(* C_PROBE910_TYPE = "1" *) (* C_PROBE910_WIDTH = "1" *) (* C_PROBE911_MU_CNT = "1" *) 
(* C_PROBE911_TYPE = "1" *) (* C_PROBE911_WIDTH = "1" *) (* C_PROBE912_MU_CNT = "1" *) 
(* C_PROBE912_TYPE = "1" *) (* C_PROBE912_WIDTH = "1" *) (* C_PROBE913_MU_CNT = "1" *) 
(* C_PROBE913_TYPE = "1" *) (* C_PROBE913_WIDTH = "1" *) (* C_PROBE914_MU_CNT = "1" *) 
(* C_PROBE914_TYPE = "1" *) (* C_PROBE914_WIDTH = "1" *) (* C_PROBE915_MU_CNT = "1" *) 
(* C_PROBE915_TYPE = "1" *) (* C_PROBE915_WIDTH = "1" *) (* C_PROBE916_MU_CNT = "1" *) 
(* C_PROBE916_TYPE = "1" *) (* C_PROBE916_WIDTH = "1" *) (* C_PROBE917_MU_CNT = "1" *) 
(* C_PROBE917_TYPE = "1" *) (* C_PROBE917_WIDTH = "1" *) (* C_PROBE918_MU_CNT = "1" *) 
(* C_PROBE918_TYPE = "1" *) (* C_PROBE918_WIDTH = "1" *) (* C_PROBE919_MU_CNT = "1" *) 
(* C_PROBE919_TYPE = "1" *) (* C_PROBE919_WIDTH = "1" *) (* C_PROBE91_MU_CNT = "1" *) 
(* C_PROBE91_TYPE = "1" *) (* C_PROBE91_WIDTH = "1" *) (* C_PROBE920_MU_CNT = "1" *) 
(* C_PROBE920_TYPE = "1" *) (* C_PROBE920_WIDTH = "1" *) (* C_PROBE921_MU_CNT = "1" *) 
(* C_PROBE921_TYPE = "1" *) (* C_PROBE921_WIDTH = "1" *) (* C_PROBE922_MU_CNT = "1" *) 
(* C_PROBE922_TYPE = "1" *) (* C_PROBE922_WIDTH = "1" *) (* C_PROBE923_MU_CNT = "1" *) 
(* C_PROBE923_TYPE = "1" *) (* C_PROBE923_WIDTH = "1" *) (* C_PROBE924_MU_CNT = "1" *) 
(* C_PROBE924_TYPE = "1" *) (* C_PROBE924_WIDTH = "1" *) (* C_PROBE925_MU_CNT = "1" *) 
(* C_PROBE925_TYPE = "1" *) (* C_PROBE925_WIDTH = "1" *) (* C_PROBE926_MU_CNT = "1" *) 
(* C_PROBE926_TYPE = "1" *) (* C_PROBE926_WIDTH = "1" *) (* C_PROBE927_MU_CNT = "1" *) 
(* C_PROBE927_TYPE = "1" *) (* C_PROBE927_WIDTH = "1" *) (* C_PROBE928_MU_CNT = "1" *) 
(* C_PROBE928_TYPE = "1" *) (* C_PROBE928_WIDTH = "1" *) (* C_PROBE929_MU_CNT = "1" *) 
(* C_PROBE929_TYPE = "1" *) (* C_PROBE929_WIDTH = "1" *) (* C_PROBE92_MU_CNT = "1" *) 
(* C_PROBE92_TYPE = "1" *) (* C_PROBE92_WIDTH = "1" *) (* C_PROBE930_MU_CNT = "1" *) 
(* C_PROBE930_TYPE = "1" *) (* C_PROBE930_WIDTH = "1" *) (* C_PROBE931_MU_CNT = "1" *) 
(* C_PROBE931_TYPE = "1" *) (* C_PROBE931_WIDTH = "1" *) (* C_PROBE932_MU_CNT = "1" *) 
(* C_PROBE932_TYPE = "1" *) (* C_PROBE932_WIDTH = "1" *) (* C_PROBE933_MU_CNT = "1" *) 
(* C_PROBE933_TYPE = "1" *) (* C_PROBE933_WIDTH = "1" *) (* C_PROBE934_MU_CNT = "1" *) 
(* C_PROBE934_TYPE = "1" *) (* C_PROBE934_WIDTH = "1" *) (* C_PROBE935_MU_CNT = "1" *) 
(* C_PROBE935_TYPE = "1" *) (* C_PROBE935_WIDTH = "1" *) (* C_PROBE936_MU_CNT = "1" *) 
(* C_PROBE936_TYPE = "1" *) (* C_PROBE936_WIDTH = "1" *) (* C_PROBE937_MU_CNT = "1" *) 
(* C_PROBE937_TYPE = "1" *) (* C_PROBE937_WIDTH = "1" *) (* C_PROBE938_MU_CNT = "1" *) 
(* C_PROBE938_TYPE = "1" *) (* C_PROBE938_WIDTH = "1" *) (* C_PROBE939_MU_CNT = "1" *) 
(* C_PROBE939_TYPE = "1" *) (* C_PROBE939_WIDTH = "1" *) (* C_PROBE93_MU_CNT = "1" *) 
(* C_PROBE93_TYPE = "1" *) (* C_PROBE93_WIDTH = "1" *) (* C_PROBE940_MU_CNT = "1" *) 
(* C_PROBE940_TYPE = "1" *) (* C_PROBE940_WIDTH = "1" *) (* C_PROBE941_MU_CNT = "1" *) 
(* C_PROBE941_TYPE = "1" *) (* C_PROBE941_WIDTH = "1" *) (* C_PROBE942_MU_CNT = "1" *) 
(* C_PROBE942_TYPE = "1" *) (* C_PROBE942_WIDTH = "1" *) (* C_PROBE943_MU_CNT = "1" *) 
(* C_PROBE943_TYPE = "1" *) (* C_PROBE943_WIDTH = "1" *) (* C_PROBE944_MU_CNT = "1" *) 
(* C_PROBE944_TYPE = "1" *) (* C_PROBE944_WIDTH = "1" *) (* C_PROBE945_MU_CNT = "1" *) 
(* C_PROBE945_TYPE = "1" *) (* C_PROBE945_WIDTH = "1" *) (* C_PROBE946_MU_CNT = "1" *) 
(* C_PROBE946_TYPE = "1" *) (* C_PROBE946_WIDTH = "1" *) (* C_PROBE947_MU_CNT = "1" *) 
(* C_PROBE947_TYPE = "1" *) (* C_PROBE947_WIDTH = "1" *) (* C_PROBE948_MU_CNT = "1" *) 
(* C_PROBE948_TYPE = "1" *) (* C_PROBE948_WIDTH = "1" *) (* C_PROBE949_MU_CNT = "1" *) 
(* C_PROBE949_TYPE = "1" *) (* C_PROBE949_WIDTH = "1" *) (* C_PROBE94_MU_CNT = "1" *) 
(* C_PROBE94_TYPE = "1" *) (* C_PROBE94_WIDTH = "1" *) (* C_PROBE950_MU_CNT = "1" *) 
(* C_PROBE950_TYPE = "1" *) (* C_PROBE950_WIDTH = "1" *) (* C_PROBE951_MU_CNT = "1" *) 
(* C_PROBE951_TYPE = "1" *) (* C_PROBE951_WIDTH = "1" *) (* C_PROBE952_MU_CNT = "1" *) 
(* C_PROBE952_TYPE = "1" *) (* C_PROBE952_WIDTH = "1" *) (* C_PROBE953_MU_CNT = "1" *) 
(* C_PROBE953_TYPE = "1" *) (* C_PROBE953_WIDTH = "1" *) (* C_PROBE954_MU_CNT = "1" *) 
(* C_PROBE954_TYPE = "1" *) (* C_PROBE954_WIDTH = "1" *) (* C_PROBE955_MU_CNT = "1" *) 
(* C_PROBE955_TYPE = "1" *) (* C_PROBE955_WIDTH = "1" *) (* C_PROBE956_MU_CNT = "1" *) 
(* C_PROBE956_TYPE = "1" *) (* C_PROBE956_WIDTH = "1" *) (* C_PROBE957_MU_CNT = "1" *) 
(* C_PROBE957_TYPE = "1" *) (* C_PROBE957_WIDTH = "1" *) (* C_PROBE958_MU_CNT = "1" *) 
(* C_PROBE958_TYPE = "1" *) (* C_PROBE958_WIDTH = "1" *) (* C_PROBE959_MU_CNT = "1" *) 
(* C_PROBE959_TYPE = "1" *) (* C_PROBE959_WIDTH = "1" *) (* C_PROBE95_MU_CNT = "1" *) 
(* C_PROBE95_TYPE = "1" *) (* C_PROBE95_WIDTH = "1" *) (* C_PROBE960_MU_CNT = "1" *) 
(* C_PROBE960_TYPE = "1" *) (* C_PROBE960_WIDTH = "1" *) (* C_PROBE961_MU_CNT = "1" *) 
(* C_PROBE961_TYPE = "1" *) (* C_PROBE961_WIDTH = "1" *) (* C_PROBE962_MU_CNT = "1" *) 
(* C_PROBE962_TYPE = "1" *) (* C_PROBE962_WIDTH = "1" *) (* C_PROBE963_MU_CNT = "1" *) 
(* C_PROBE963_TYPE = "1" *) (* C_PROBE963_WIDTH = "1" *) (* C_PROBE964_MU_CNT = "1" *) 
(* C_PROBE964_TYPE = "1" *) (* C_PROBE964_WIDTH = "1" *) (* C_PROBE965_MU_CNT = "1" *) 
(* C_PROBE965_TYPE = "1" *) (* C_PROBE965_WIDTH = "1" *) (* C_PROBE966_MU_CNT = "1" *) 
(* C_PROBE966_TYPE = "1" *) (* C_PROBE966_WIDTH = "1" *) (* C_PROBE967_MU_CNT = "1" *) 
(* C_PROBE967_TYPE = "1" *) (* C_PROBE967_WIDTH = "1" *) (* C_PROBE968_MU_CNT = "1" *) 
(* C_PROBE968_TYPE = "1" *) (* C_PROBE968_WIDTH = "1" *) (* C_PROBE969_MU_CNT = "1" *) 
(* C_PROBE969_TYPE = "1" *) (* C_PROBE969_WIDTH = "1" *) (* C_PROBE96_MU_CNT = "1" *) 
(* C_PROBE96_TYPE = "1" *) (* C_PROBE96_WIDTH = "1" *) (* C_PROBE970_MU_CNT = "1" *) 
(* C_PROBE970_TYPE = "1" *) (* C_PROBE970_WIDTH = "1" *) (* C_PROBE971_MU_CNT = "1" *) 
(* C_PROBE971_TYPE = "1" *) (* C_PROBE971_WIDTH = "1" *) (* C_PROBE972_MU_CNT = "1" *) 
(* C_PROBE972_TYPE = "1" *) (* C_PROBE972_WIDTH = "1" *) (* C_PROBE973_MU_CNT = "1" *) 
(* C_PROBE973_TYPE = "1" *) (* C_PROBE973_WIDTH = "1" *) (* C_PROBE974_MU_CNT = "1" *) 
(* C_PROBE974_TYPE = "1" *) (* C_PROBE974_WIDTH = "1" *) (* C_PROBE975_MU_CNT = "1" *) 
(* C_PROBE975_TYPE = "1" *) (* C_PROBE975_WIDTH = "1" *) (* C_PROBE976_MU_CNT = "1" *) 
(* C_PROBE976_TYPE = "1" *) (* C_PROBE976_WIDTH = "1" *) (* C_PROBE977_MU_CNT = "1" *) 
(* C_PROBE977_TYPE = "1" *) (* C_PROBE977_WIDTH = "1" *) (* C_PROBE978_MU_CNT = "1" *) 
(* C_PROBE978_TYPE = "1" *) (* C_PROBE978_WIDTH = "1" *) (* C_PROBE979_MU_CNT = "1" *) 
(* C_PROBE979_TYPE = "1" *) (* C_PROBE979_WIDTH = "1" *) (* C_PROBE97_MU_CNT = "1" *) 
(* C_PROBE97_TYPE = "1" *) (* C_PROBE97_WIDTH = "1" *) (* C_PROBE980_MU_CNT = "1" *) 
(* C_PROBE980_TYPE = "1" *) (* C_PROBE980_WIDTH = "1" *) (* C_PROBE981_MU_CNT = "1" *) 
(* C_PROBE981_TYPE = "1" *) (* C_PROBE981_WIDTH = "1" *) (* C_PROBE982_MU_CNT = "1" *) 
(* C_PROBE982_TYPE = "1" *) (* C_PROBE982_WIDTH = "1" *) (* C_PROBE983_MU_CNT = "1" *) 
(* C_PROBE983_TYPE = "1" *) (* C_PROBE983_WIDTH = "1" *) (* C_PROBE984_MU_CNT = "1" *) 
(* C_PROBE984_TYPE = "1" *) (* C_PROBE984_WIDTH = "1" *) (* C_PROBE985_MU_CNT = "1" *) 
(* C_PROBE985_TYPE = "1" *) (* C_PROBE985_WIDTH = "1" *) (* C_PROBE986_MU_CNT = "1" *) 
(* C_PROBE986_TYPE = "1" *) (* C_PROBE986_WIDTH = "1" *) (* C_PROBE987_MU_CNT = "1" *) 
(* C_PROBE987_TYPE = "1" *) (* C_PROBE987_WIDTH = "1" *) (* C_PROBE988_MU_CNT = "1" *) 
(* C_PROBE988_TYPE = "1" *) (* C_PROBE988_WIDTH = "1" *) (* C_PROBE989_MU_CNT = "1" *) 
(* C_PROBE989_TYPE = "1" *) (* C_PROBE989_WIDTH = "1" *) (* C_PROBE98_MU_CNT = "1" *) 
(* C_PROBE98_TYPE = "1" *) (* C_PROBE98_WIDTH = "1" *) (* C_PROBE990_MU_CNT = "1" *) 
(* C_PROBE990_TYPE = "1" *) (* C_PROBE990_WIDTH = "1" *) (* C_PROBE991_MU_CNT = "1" *) 
(* C_PROBE991_TYPE = "1" *) (* C_PROBE991_WIDTH = "1" *) (* C_PROBE992_MU_CNT = "1" *) 
(* C_PROBE992_TYPE = "1" *) (* C_PROBE992_WIDTH = "1" *) (* C_PROBE993_MU_CNT = "1" *) 
(* C_PROBE993_TYPE = "1" *) (* C_PROBE993_WIDTH = "1" *) (* C_PROBE994_MU_CNT = "1" *) 
(* C_PROBE994_TYPE = "1" *) (* C_PROBE994_WIDTH = "1" *) (* C_PROBE995_MU_CNT = "1" *) 
(* C_PROBE995_TYPE = "1" *) (* C_PROBE995_WIDTH = "1" *) (* C_PROBE996_MU_CNT = "1" *) 
(* C_PROBE996_TYPE = "1" *) (* C_PROBE996_WIDTH = "1" *) (* C_PROBE997_MU_CNT = "1" *) 
(* C_PROBE997_TYPE = "1" *) (* C_PROBE997_WIDTH = "1" *) (* C_PROBE998_MU_CNT = "1" *) 
(* C_PROBE998_TYPE = "1" *) (* C_PROBE998_WIDTH = "1" *) (* C_PROBE999_MU_CNT = "1" *) 
(* C_PROBE999_TYPE = "1" *) (* C_PROBE999_WIDTH = "1" *) (* C_PROBE99_MU_CNT = "1" *) 
(* C_PROBE99_TYPE = "1" *) (* C_PROBE99_WIDTH = "1" *) (* C_PROBE9_MU_CNT = "1" *) 
(* C_PROBE9_TYPE = "1" *) (* C_PROBE9_WIDTH = "1" *) (* C_RAM_STYLE = "SUBCORE" *) 
(* C_SLOT_0_AXIS_TDEST_WIDTH = "1" *) (* C_SLOT_0_AXIS_TID_WIDTH = "1" *) (* C_SLOT_0_AXIS_TUSER_WIDTH = "1" *) 
(* C_SLOT_0_AXI_ARUSER_WIDTH = "1" *) (* C_SLOT_0_AXI_AWUSER_WIDTH = "1" *) (* C_SLOT_0_AXI_BUSER_WIDTH = "1" *) 
(* C_SLOT_0_AXI_ID_WIDTH = "1" *) (* C_SLOT_0_AXI_PROTOCOL = "AXI4" *) (* C_SLOT_0_AXI_RUSER_WIDTH = "1" *) 
(* C_SLOT_0_AXI_WUSER_WIDTH = "1" *) (* C_TC_TYPE = "0" *) (* C_TIME_TAG_WIDTH = "32" *) 
(* C_TRIGIN_EN = "0" *) (* C_TRIGOUT_EN = "0" *) (* C_USE_TEST_REG = "1" *) 
(* C_XDEVICEFAMILY = "kintex7" *) (* C_XLNX_HW_PROBE_INFO = "DEFAULT" *) (* C_XLNX_HW_PROBE_INFO_DUMMY1 = "DEFAULT" *) 
(* C_XLNX_HW_PROBE_INFO_DUMMY2 = "DEFAULT" *) (* C_XLNX_HW_PROBE_INFO_DUMMY3 = "DEFAULT" *) (* C_XLNX_HW_PROBE_INFO_DUMMY4 = "DEFAULT" *) 
(* C_XSDB_SLAVE_TYPE = "17" *) (* IS_DEBUG_CORE = "TRUE" *) (* LC_COMPUTED_DATA_WIDTH = "2" *) 
(* LC_DATA_WIDTH = "2" *) (* LC_MATCH_TPID_VEC = "256'b0000000000001111000000000000111000000000000011010000000000001100000000000000101100000000000010100000000000001001000000000000100000000000000001110000000000000110000000000000010100000000000001000000000000000011000000000000001000000000000000010000000000000000" *) (* LC_MU_CNT_STRING = "4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* LC_MU_COUNT = "1" *) (* LC_MU_COUNT_EN = "1" *) (* LC_NUM_OF_PROBES = "1" *) 
(* LC_NUM_PROBES = "1" *) (* LC_NUM_TRIG_EQS = "1" *) (* LC_PROBE0_IS_DATA = "1'b1" *) 
(* LC_PROBE0_IS_TRIG = "1'b1" *) (* LC_PROBE0_MU_CNT = "1" *) (* LC_PROBE0_PID = "16'b0000000000000000" *) 
(* LC_PROBE0_TYPE = "0" *) (* LC_PROBE0_WIDTH = "2" *) (* LC_PROBE1000_IS_DATA = "1'b0" *) 
(* LC_PROBE1000_IS_TRIG = "1'b0" *) (* LC_PROBE1000_MU_CNT = "1" *) (* LC_PROBE1000_PID = "16'b0000001111101000" *) 
(* LC_PROBE1000_TYPE = "1" *) (* LC_PROBE1000_WIDTH = "1" *) (* LC_PROBE1001_IS_DATA = "1'b0" *) 
(* LC_PROBE1001_IS_TRIG = "1'b0" *) (* LC_PROBE1001_MU_CNT = "1" *) (* LC_PROBE1001_PID = "16'b0000001111101001" *) 
(* LC_PROBE1001_TYPE = "1" *) (* LC_PROBE1001_WIDTH = "1" *) (* LC_PROBE1002_IS_DATA = "1'b0" *) 
(* LC_PROBE1002_IS_TRIG = "1'b0" *) (* LC_PROBE1002_MU_CNT = "1" *) (* LC_PROBE1002_PID = "16'b0000001111101010" *) 
(* LC_PROBE1002_TYPE = "1" *) (* LC_PROBE1002_WIDTH = "1" *) (* LC_PROBE1003_IS_DATA = "1'b0" *) 
(* LC_PROBE1003_IS_TRIG = "1'b0" *) (* LC_PROBE1003_MU_CNT = "1" *) (* LC_PROBE1003_PID = "16'b0000001111101011" *) 
(* LC_PROBE1003_TYPE = "1" *) (* LC_PROBE1003_WIDTH = "1" *) (* LC_PROBE1004_IS_DATA = "1'b0" *) 
(* LC_PROBE1004_IS_TRIG = "1'b0" *) (* LC_PROBE1004_MU_CNT = "1" *) (* LC_PROBE1004_PID = "16'b0000001111101100" *) 
(* LC_PROBE1004_TYPE = "1" *) (* LC_PROBE1004_WIDTH = "1" *) (* LC_PROBE1005_IS_DATA = "1'b0" *) 
(* LC_PROBE1005_IS_TRIG = "1'b0" *) (* LC_PROBE1005_MU_CNT = "1" *) (* LC_PROBE1005_PID = "16'b0000001111101101" *) 
(* LC_PROBE1005_TYPE = "1" *) (* LC_PROBE1005_WIDTH = "1" *) (* LC_PROBE1006_IS_DATA = "1'b0" *) 
(* LC_PROBE1006_IS_TRIG = "1'b0" *) (* LC_PROBE1006_MU_CNT = "1" *) (* LC_PROBE1006_PID = "16'b0000001111101110" *) 
(* LC_PROBE1006_TYPE = "1" *) (* LC_PROBE1006_WIDTH = "1" *) (* LC_PROBE1007_IS_DATA = "1'b0" *) 
(* LC_PROBE1007_IS_TRIG = "1'b0" *) (* LC_PROBE1007_MU_CNT = "1" *) (* LC_PROBE1007_PID = "16'b0000001111101111" *) 
(* LC_PROBE1007_TYPE = "1" *) (* LC_PROBE1007_WIDTH = "1" *) (* LC_PROBE1008_IS_DATA = "1'b0" *) 
(* LC_PROBE1008_IS_TRIG = "1'b0" *) (* LC_PROBE1008_MU_CNT = "1" *) (* LC_PROBE1008_PID = "16'b0000001111110000" *) 
(* LC_PROBE1008_TYPE = "1" *) (* LC_PROBE1008_WIDTH = "1" *) (* LC_PROBE1009_IS_DATA = "1'b0" *) 
(* LC_PROBE1009_IS_TRIG = "1'b0" *) (* LC_PROBE1009_MU_CNT = "1" *) (* LC_PROBE1009_PID = "16'b0000001111110001" *) 
(* LC_PROBE1009_TYPE = "1" *) (* LC_PROBE1009_WIDTH = "1" *) (* LC_PROBE100_IS_DATA = "1'b0" *) 
(* LC_PROBE100_IS_TRIG = "1'b0" *) (* LC_PROBE100_MU_CNT = "1" *) (* LC_PROBE100_PID = "16'b0000000001100100" *) 
(* LC_PROBE100_TYPE = "1" *) (* LC_PROBE100_WIDTH = "1" *) (* LC_PROBE1010_IS_DATA = "1'b0" *) 
(* LC_PROBE1010_IS_TRIG = "1'b0" *) (* LC_PROBE1010_MU_CNT = "1" *) (* LC_PROBE1010_PID = "16'b0000001111110010" *) 
(* LC_PROBE1010_TYPE = "1" *) (* LC_PROBE1010_WIDTH = "1" *) (* LC_PROBE1011_IS_DATA = "1'b0" *) 
(* LC_PROBE1011_IS_TRIG = "1'b0" *) (* LC_PROBE1011_MU_CNT = "1" *) (* LC_PROBE1011_PID = "16'b0000001111110011" *) 
(* LC_PROBE1011_TYPE = "1" *) (* LC_PROBE1011_WIDTH = "1" *) (* LC_PROBE1012_IS_DATA = "1'b0" *) 
(* LC_PROBE1012_IS_TRIG = "1'b0" *) (* LC_PROBE1012_MU_CNT = "1" *) (* LC_PROBE1012_PID = "16'b0000001111110100" *) 
(* LC_PROBE1012_TYPE = "1" *) (* LC_PROBE1012_WIDTH = "1" *) (* LC_PROBE1013_IS_DATA = "1'b0" *) 
(* LC_PROBE1013_IS_TRIG = "1'b0" *) (* LC_PROBE1013_MU_CNT = "1" *) (* LC_PROBE1013_PID = "16'b0000001111110101" *) 
(* LC_PROBE1013_TYPE = "1" *) (* LC_PROBE1013_WIDTH = "1" *) (* LC_PROBE1014_IS_DATA = "1'b0" *) 
(* LC_PROBE1014_IS_TRIG = "1'b0" *) (* LC_PROBE1014_MU_CNT = "1" *) (* LC_PROBE1014_PID = "16'b0000001111110110" *) 
(* LC_PROBE1014_TYPE = "1" *) (* LC_PROBE1014_WIDTH = "1" *) (* LC_PROBE1015_IS_DATA = "1'b0" *) 
(* LC_PROBE1015_IS_TRIG = "1'b0" *) (* LC_PROBE1015_MU_CNT = "1" *) (* LC_PROBE1015_PID = "16'b0000001111110111" *) 
(* LC_PROBE1015_TYPE = "1" *) (* LC_PROBE1015_WIDTH = "1" *) (* LC_PROBE1016_IS_DATA = "1'b0" *) 
(* LC_PROBE1016_IS_TRIG = "1'b0" *) (* LC_PROBE1016_MU_CNT = "1" *) (* LC_PROBE1016_PID = "16'b0000001111111000" *) 
(* LC_PROBE1016_TYPE = "1" *) (* LC_PROBE1016_WIDTH = "1" *) (* LC_PROBE1017_IS_DATA = "1'b0" *) 
(* LC_PROBE1017_IS_TRIG = "1'b0" *) (* LC_PROBE1017_MU_CNT = "1" *) (* LC_PROBE1017_PID = "16'b0000001111111001" *) 
(* LC_PROBE1017_TYPE = "1" *) (* LC_PROBE1017_WIDTH = "1" *) (* LC_PROBE1018_IS_DATA = "1'b0" *) 
(* LC_PROBE1018_IS_TRIG = "1'b0" *) (* LC_PROBE1018_MU_CNT = "1" *) (* LC_PROBE1018_PID = "16'b0000001111111010" *) 
(* LC_PROBE1018_TYPE = "1" *) (* LC_PROBE1018_WIDTH = "1" *) (* LC_PROBE1019_IS_DATA = "1'b0" *) 
(* LC_PROBE1019_IS_TRIG = "1'b0" *) (* LC_PROBE1019_MU_CNT = "1" *) (* LC_PROBE1019_PID = "16'b0000001111111011" *) 
(* LC_PROBE1019_TYPE = "1" *) (* LC_PROBE1019_WIDTH = "1" *) (* LC_PROBE101_IS_DATA = "1'b0" *) 
(* LC_PROBE101_IS_TRIG = "1'b0" *) (* LC_PROBE101_MU_CNT = "1" *) (* LC_PROBE101_PID = "16'b0000000001100101" *) 
(* LC_PROBE101_TYPE = "1" *) (* LC_PROBE101_WIDTH = "1" *) (* LC_PROBE1020_IS_DATA = "1'b0" *) 
(* LC_PROBE1020_IS_TRIG = "1'b0" *) (* LC_PROBE1020_MU_CNT = "1" *) (* LC_PROBE1020_PID = "16'b0000001111111100" *) 
(* LC_PROBE1020_TYPE = "1" *) (* LC_PROBE1020_WIDTH = "1" *) (* LC_PROBE1021_IS_DATA = "1'b0" *) 
(* LC_PROBE1021_IS_TRIG = "1'b0" *) (* LC_PROBE1021_MU_CNT = "1" *) (* LC_PROBE1021_PID = "16'b0000001111111101" *) 
(* LC_PROBE1021_TYPE = "1" *) (* LC_PROBE1021_WIDTH = "1" *) (* LC_PROBE1022_IS_DATA = "1'b0" *) 
(* LC_PROBE1022_IS_TRIG = "1'b0" *) (* LC_PROBE1022_MU_CNT = "1" *) (* LC_PROBE1022_PID = "16'b0000001111111110" *) 
(* LC_PROBE1022_TYPE = "1" *) (* LC_PROBE1022_WIDTH = "1" *) (* LC_PROBE1023_IS_DATA = "1'b0" *) 
(* LC_PROBE1023_IS_TRIG = "1'b0" *) (* LC_PROBE1023_MU_CNT = "1" *) (* LC_PROBE1023_PID = "16'b0000001111111111" *) 
(* LC_PROBE1023_TYPE = "1" *) (* LC_PROBE1023_WIDTH = "1" *) (* LC_PROBE102_IS_DATA = "1'b0" *) 
(* LC_PROBE102_IS_TRIG = "1'b0" *) (* LC_PROBE102_MU_CNT = "1" *) (* LC_PROBE102_PID = "16'b0000000001100110" *) 
(* LC_PROBE102_TYPE = "1" *) (* LC_PROBE102_WIDTH = "1" *) (* LC_PROBE103_IS_DATA = "1'b0" *) 
(* LC_PROBE103_IS_TRIG = "1'b0" *) (* LC_PROBE103_MU_CNT = "1" *) (* LC_PROBE103_PID = "16'b0000000001100111" *) 
(* LC_PROBE103_TYPE = "1" *) (* LC_PROBE103_WIDTH = "1" *) (* LC_PROBE104_IS_DATA = "1'b0" *) 
(* LC_PROBE104_IS_TRIG = "1'b0" *) (* LC_PROBE104_MU_CNT = "1" *) (* LC_PROBE104_PID = "16'b0000000001101000" *) 
(* LC_PROBE104_TYPE = "1" *) (* LC_PROBE104_WIDTH = "1" *) (* LC_PROBE105_IS_DATA = "1'b0" *) 
(* LC_PROBE105_IS_TRIG = "1'b0" *) (* LC_PROBE105_MU_CNT = "1" *) (* LC_PROBE105_PID = "16'b0000000001101001" *) 
(* LC_PROBE105_TYPE = "1" *) (* LC_PROBE105_WIDTH = "1" *) (* LC_PROBE106_IS_DATA = "1'b0" *) 
(* LC_PROBE106_IS_TRIG = "1'b0" *) (* LC_PROBE106_MU_CNT = "1" *) (* LC_PROBE106_PID = "16'b0000000001101010" *) 
(* LC_PROBE106_TYPE = "1" *) (* LC_PROBE106_WIDTH = "1" *) (* LC_PROBE107_IS_DATA = "1'b0" *) 
(* LC_PROBE107_IS_TRIG = "1'b0" *) (* LC_PROBE107_MU_CNT = "1" *) (* LC_PROBE107_PID = "16'b0000000001101011" *) 
(* LC_PROBE107_TYPE = "1" *) (* LC_PROBE107_WIDTH = "1" *) (* LC_PROBE108_IS_DATA = "1'b0" *) 
(* LC_PROBE108_IS_TRIG = "1'b0" *) (* LC_PROBE108_MU_CNT = "1" *) (* LC_PROBE108_PID = "16'b0000000001101100" *) 
(* LC_PROBE108_TYPE = "1" *) (* LC_PROBE108_WIDTH = "1" *) (* LC_PROBE109_IS_DATA = "1'b0" *) 
(* LC_PROBE109_IS_TRIG = "1'b0" *) (* LC_PROBE109_MU_CNT = "1" *) (* LC_PROBE109_PID = "16'b0000000001101101" *) 
(* LC_PROBE109_TYPE = "1" *) (* LC_PROBE109_WIDTH = "1" *) (* LC_PROBE10_IS_DATA = "1'b0" *) 
(* LC_PROBE10_IS_TRIG = "1'b0" *) (* LC_PROBE10_MU_CNT = "1" *) (* LC_PROBE10_PID = "16'b0000000000001010" *) 
(* LC_PROBE10_TYPE = "1" *) (* LC_PROBE10_WIDTH = "1" *) (* LC_PROBE110_IS_DATA = "1'b0" *) 
(* LC_PROBE110_IS_TRIG = "1'b0" *) (* LC_PROBE110_MU_CNT = "1" *) (* LC_PROBE110_PID = "16'b0000000001101110" *) 
(* LC_PROBE110_TYPE = "1" *) (* LC_PROBE110_WIDTH = "1" *) (* LC_PROBE111_IS_DATA = "1'b0" *) 
(* LC_PROBE111_IS_TRIG = "1'b0" *) (* LC_PROBE111_MU_CNT = "1" *) (* LC_PROBE111_PID = "16'b0000000001101111" *) 
(* LC_PROBE111_TYPE = "1" *) (* LC_PROBE111_WIDTH = "1" *) (* LC_PROBE112_IS_DATA = "1'b0" *) 
(* LC_PROBE112_IS_TRIG = "1'b0" *) (* LC_PROBE112_MU_CNT = "1" *) (* LC_PROBE112_PID = "16'b0000000001110000" *) 
(* LC_PROBE112_TYPE = "1" *) (* LC_PROBE112_WIDTH = "1" *) (* LC_PROBE113_IS_DATA = "1'b0" *) 
(* LC_PROBE113_IS_TRIG = "1'b0" *) (* LC_PROBE113_MU_CNT = "1" *) (* LC_PROBE113_PID = "16'b0000000001110001" *) 
(* LC_PROBE113_TYPE = "1" *) (* LC_PROBE113_WIDTH = "1" *) (* LC_PROBE114_IS_DATA = "1'b0" *) 
(* LC_PROBE114_IS_TRIG = "1'b0" *) (* LC_PROBE114_MU_CNT = "1" *) (* LC_PROBE114_PID = "16'b0000000001110010" *) 
(* LC_PROBE114_TYPE = "1" *) (* LC_PROBE114_WIDTH = "1" *) (* LC_PROBE115_IS_DATA = "1'b0" *) 
(* LC_PROBE115_IS_TRIG = "1'b0" *) (* LC_PROBE115_MU_CNT = "1" *) (* LC_PROBE115_PID = "16'b0000000001110011" *) 
(* LC_PROBE115_TYPE = "1" *) (* LC_PROBE115_WIDTH = "1" *) (* LC_PROBE116_IS_DATA = "1'b0" *) 
(* LC_PROBE116_IS_TRIG = "1'b0" *) (* LC_PROBE116_MU_CNT = "1" *) (* LC_PROBE116_PID = "16'b0000000001110100" *) 
(* LC_PROBE116_TYPE = "1" *) (* LC_PROBE116_WIDTH = "1" *) (* LC_PROBE117_IS_DATA = "1'b0" *) 
(* LC_PROBE117_IS_TRIG = "1'b0" *) (* LC_PROBE117_MU_CNT = "1" *) (* LC_PROBE117_PID = "16'b0000000001110101" *) 
(* LC_PROBE117_TYPE = "1" *) (* LC_PROBE117_WIDTH = "1" *) (* LC_PROBE118_IS_DATA = "1'b0" *) 
(* LC_PROBE118_IS_TRIG = "1'b0" *) (* LC_PROBE118_MU_CNT = "1" *) (* LC_PROBE118_PID = "16'b0000000001110110" *) 
(* LC_PROBE118_TYPE = "1" *) (* LC_PROBE118_WIDTH = "1" *) (* LC_PROBE119_IS_DATA = "1'b0" *) 
(* LC_PROBE119_IS_TRIG = "1'b0" *) (* LC_PROBE119_MU_CNT = "1" *) (* LC_PROBE119_PID = "16'b0000000001110111" *) 
(* LC_PROBE119_TYPE = "1" *) (* LC_PROBE119_WIDTH = "1" *) (* LC_PROBE11_IS_DATA = "1'b0" *) 
(* LC_PROBE11_IS_TRIG = "1'b0" *) (* LC_PROBE11_MU_CNT = "1" *) (* LC_PROBE11_PID = "16'b0000000000001011" *) 
(* LC_PROBE11_TYPE = "1" *) (* LC_PROBE11_WIDTH = "1" *) (* LC_PROBE120_IS_DATA = "1'b0" *) 
(* LC_PROBE120_IS_TRIG = "1'b0" *) (* LC_PROBE120_MU_CNT = "1" *) (* LC_PROBE120_PID = "16'b0000000001111000" *) 
(* LC_PROBE120_TYPE = "1" *) (* LC_PROBE120_WIDTH = "1" *) (* LC_PROBE121_IS_DATA = "1'b0" *) 
(* LC_PROBE121_IS_TRIG = "1'b0" *) (* LC_PROBE121_MU_CNT = "1" *) (* LC_PROBE121_PID = "16'b0000000001111001" *) 
(* LC_PROBE121_TYPE = "1" *) (* LC_PROBE121_WIDTH = "1" *) (* LC_PROBE122_IS_DATA = "1'b0" *) 
(* LC_PROBE122_IS_TRIG = "1'b0" *) (* LC_PROBE122_MU_CNT = "1" *) (* LC_PROBE122_PID = "16'b0000000001111010" *) 
(* LC_PROBE122_TYPE = "1" *) (* LC_PROBE122_WIDTH = "1" *) (* LC_PROBE123_IS_DATA = "1'b0" *) 
(* LC_PROBE123_IS_TRIG = "1'b0" *) (* LC_PROBE123_MU_CNT = "1" *) (* LC_PROBE123_PID = "16'b0000000001111011" *) 
(* LC_PROBE123_TYPE = "1" *) (* LC_PROBE123_WIDTH = "1" *) (* LC_PROBE124_IS_DATA = "1'b0" *) 
(* LC_PROBE124_IS_TRIG = "1'b0" *) (* LC_PROBE124_MU_CNT = "1" *) (* LC_PROBE124_PID = "16'b0000000001111100" *) 
(* LC_PROBE124_TYPE = "1" *) (* LC_PROBE124_WIDTH = "1" *) (* LC_PROBE125_IS_DATA = "1'b0" *) 
(* LC_PROBE125_IS_TRIG = "1'b0" *) (* LC_PROBE125_MU_CNT = "1" *) (* LC_PROBE125_PID = "16'b0000000001111101" *) 
(* LC_PROBE125_TYPE = "1" *) (* LC_PROBE125_WIDTH = "1" *) (* LC_PROBE126_IS_DATA = "1'b0" *) 
(* LC_PROBE126_IS_TRIG = "1'b0" *) (* LC_PROBE126_MU_CNT = "1" *) (* LC_PROBE126_PID = "16'b0000000001111110" *) 
(* LC_PROBE126_TYPE = "1" *) (* LC_PROBE126_WIDTH = "1" *) (* LC_PROBE127_IS_DATA = "1'b0" *) 
(* LC_PROBE127_IS_TRIG = "1'b0" *) (* LC_PROBE127_MU_CNT = "1" *) (* LC_PROBE127_PID = "16'b0000000001111111" *) 
(* LC_PROBE127_TYPE = "1" *) (* LC_PROBE127_WIDTH = "1" *) (* LC_PROBE128_IS_DATA = "1'b0" *) 
(* LC_PROBE128_IS_TRIG = "1'b0" *) (* LC_PROBE128_MU_CNT = "1" *) (* LC_PROBE128_PID = "16'b0000000010000000" *) 
(* LC_PROBE128_TYPE = "1" *) (* LC_PROBE128_WIDTH = "1" *) (* LC_PROBE129_IS_DATA = "1'b0" *) 
(* LC_PROBE129_IS_TRIG = "1'b0" *) (* LC_PROBE129_MU_CNT = "1" *) (* LC_PROBE129_PID = "16'b0000000010000001" *) 
(* LC_PROBE129_TYPE = "1" *) (* LC_PROBE129_WIDTH = "1" *) (* LC_PROBE12_IS_DATA = "1'b0" *) 
(* LC_PROBE12_IS_TRIG = "1'b0" *) (* LC_PROBE12_MU_CNT = "1" *) (* LC_PROBE12_PID = "16'b0000000000001100" *) 
(* LC_PROBE12_TYPE = "1" *) (* LC_PROBE12_WIDTH = "1" *) (* LC_PROBE130_IS_DATA = "1'b0" *) 
(* LC_PROBE130_IS_TRIG = "1'b0" *) (* LC_PROBE130_MU_CNT = "1" *) (* LC_PROBE130_PID = "16'b0000000010000010" *) 
(* LC_PROBE130_TYPE = "1" *) (* LC_PROBE130_WIDTH = "1" *) (* LC_PROBE131_IS_DATA = "1'b0" *) 
(* LC_PROBE131_IS_TRIG = "1'b0" *) (* LC_PROBE131_MU_CNT = "1" *) (* LC_PROBE131_PID = "16'b0000000010000011" *) 
(* LC_PROBE131_TYPE = "1" *) (* LC_PROBE131_WIDTH = "1" *) (* LC_PROBE132_IS_DATA = "1'b0" *) 
(* LC_PROBE132_IS_TRIG = "1'b0" *) (* LC_PROBE132_MU_CNT = "1" *) (* LC_PROBE132_PID = "16'b0000000010000100" *) 
(* LC_PROBE132_TYPE = "1" *) (* LC_PROBE132_WIDTH = "1" *) (* LC_PROBE133_IS_DATA = "1'b0" *) 
(* LC_PROBE133_IS_TRIG = "1'b0" *) (* LC_PROBE133_MU_CNT = "1" *) (* LC_PROBE133_PID = "16'b0000000010000101" *) 
(* LC_PROBE133_TYPE = "1" *) (* LC_PROBE133_WIDTH = "1" *) (* LC_PROBE134_IS_DATA = "1'b0" *) 
(* LC_PROBE134_IS_TRIG = "1'b0" *) (* LC_PROBE134_MU_CNT = "1" *) (* LC_PROBE134_PID = "16'b0000000010000110" *) 
(* LC_PROBE134_TYPE = "1" *) (* LC_PROBE134_WIDTH = "1" *) (* LC_PROBE135_IS_DATA = "1'b0" *) 
(* LC_PROBE135_IS_TRIG = "1'b0" *) (* LC_PROBE135_MU_CNT = "1" *) (* LC_PROBE135_PID = "16'b0000000010000111" *) 
(* LC_PROBE135_TYPE = "1" *) (* LC_PROBE135_WIDTH = "1" *) (* LC_PROBE136_IS_DATA = "1'b0" *) 
(* LC_PROBE136_IS_TRIG = "1'b0" *) (* LC_PROBE136_MU_CNT = "1" *) (* LC_PROBE136_PID = "16'b0000000010001000" *) 
(* LC_PROBE136_TYPE = "1" *) (* LC_PROBE136_WIDTH = "1" *) (* LC_PROBE137_IS_DATA = "1'b0" *) 
(* LC_PROBE137_IS_TRIG = "1'b0" *) (* LC_PROBE137_MU_CNT = "1" *) (* LC_PROBE137_PID = "16'b0000000010001001" *) 
(* LC_PROBE137_TYPE = "1" *) (* LC_PROBE137_WIDTH = "1" *) (* LC_PROBE138_IS_DATA = "1'b0" *) 
(* LC_PROBE138_IS_TRIG = "1'b0" *) (* LC_PROBE138_MU_CNT = "1" *) (* LC_PROBE138_PID = "16'b0000000010001010" *) 
(* LC_PROBE138_TYPE = "1" *) (* LC_PROBE138_WIDTH = "1" *) (* LC_PROBE139_IS_DATA = "1'b0" *) 
(* LC_PROBE139_IS_TRIG = "1'b0" *) (* LC_PROBE139_MU_CNT = "1" *) (* LC_PROBE139_PID = "16'b0000000010001011" *) 
(* LC_PROBE139_TYPE = "1" *) (* LC_PROBE139_WIDTH = "1" *) (* LC_PROBE13_IS_DATA = "1'b0" *) 
(* LC_PROBE13_IS_TRIG = "1'b0" *) (* LC_PROBE13_MU_CNT = "1" *) (* LC_PROBE13_PID = "16'b0000000000001101" *) 
(* LC_PROBE13_TYPE = "1" *) (* LC_PROBE13_WIDTH = "1" *) (* LC_PROBE140_IS_DATA = "1'b0" *) 
(* LC_PROBE140_IS_TRIG = "1'b0" *) (* LC_PROBE140_MU_CNT = "1" *) (* LC_PROBE140_PID = "16'b0000000010001100" *) 
(* LC_PROBE140_TYPE = "1" *) (* LC_PROBE140_WIDTH = "1" *) (* LC_PROBE141_IS_DATA = "1'b0" *) 
(* LC_PROBE141_IS_TRIG = "1'b0" *) (* LC_PROBE141_MU_CNT = "1" *) (* LC_PROBE141_PID = "16'b0000000010001101" *) 
(* LC_PROBE141_TYPE = "1" *) (* LC_PROBE141_WIDTH = "1" *) (* LC_PROBE142_IS_DATA = "1'b0" *) 
(* LC_PROBE142_IS_TRIG = "1'b0" *) (* LC_PROBE142_MU_CNT = "1" *) (* LC_PROBE142_PID = "16'b0000000010001110" *) 
(* LC_PROBE142_TYPE = "1" *) (* LC_PROBE142_WIDTH = "1" *) (* LC_PROBE143_IS_DATA = "1'b0" *) 
(* LC_PROBE143_IS_TRIG = "1'b0" *) (* LC_PROBE143_MU_CNT = "1" *) (* LC_PROBE143_PID = "16'b0000000010001111" *) 
(* LC_PROBE143_TYPE = "1" *) (* LC_PROBE143_WIDTH = "1" *) (* LC_PROBE144_IS_DATA = "1'b0" *) 
(* LC_PROBE144_IS_TRIG = "1'b0" *) (* LC_PROBE144_MU_CNT = "1" *) (* LC_PROBE144_PID = "16'b0000000010010000" *) 
(* LC_PROBE144_TYPE = "1" *) (* LC_PROBE144_WIDTH = "1" *) (* LC_PROBE145_IS_DATA = "1'b0" *) 
(* LC_PROBE145_IS_TRIG = "1'b0" *) (* LC_PROBE145_MU_CNT = "1" *) (* LC_PROBE145_PID = "16'b0000000010010001" *) 
(* LC_PROBE145_TYPE = "1" *) (* LC_PROBE145_WIDTH = "1" *) (* LC_PROBE146_IS_DATA = "1'b0" *) 
(* LC_PROBE146_IS_TRIG = "1'b0" *) (* LC_PROBE146_MU_CNT = "1" *) (* LC_PROBE146_PID = "16'b0000000010010010" *) 
(* LC_PROBE146_TYPE = "1" *) (* LC_PROBE146_WIDTH = "1" *) (* LC_PROBE147_IS_DATA = "1'b0" *) 
(* LC_PROBE147_IS_TRIG = "1'b0" *) (* LC_PROBE147_MU_CNT = "1" *) (* LC_PROBE147_PID = "16'b0000000010010011" *) 
(* LC_PROBE147_TYPE = "1" *) (* LC_PROBE147_WIDTH = "1" *) (* LC_PROBE148_IS_DATA = "1'b0" *) 
(* LC_PROBE148_IS_TRIG = "1'b0" *) (* LC_PROBE148_MU_CNT = "1" *) (* LC_PROBE148_PID = "16'b0000000010010100" *) 
(* LC_PROBE148_TYPE = "1" *) (* LC_PROBE148_WIDTH = "1" *) (* LC_PROBE149_IS_DATA = "1'b0" *) 
(* LC_PROBE149_IS_TRIG = "1'b0" *) (* LC_PROBE149_MU_CNT = "1" *) (* LC_PROBE149_PID = "16'b0000000010010101" *) 
(* LC_PROBE149_TYPE = "1" *) (* LC_PROBE149_WIDTH = "1" *) (* LC_PROBE14_IS_DATA = "1'b0" *) 
(* LC_PROBE14_IS_TRIG = "1'b0" *) (* LC_PROBE14_MU_CNT = "1" *) (* LC_PROBE14_PID = "16'b0000000000001110" *) 
(* LC_PROBE14_TYPE = "1" *) (* LC_PROBE14_WIDTH = "1" *) (* LC_PROBE150_IS_DATA = "1'b0" *) 
(* LC_PROBE150_IS_TRIG = "1'b0" *) (* LC_PROBE150_MU_CNT = "1" *) (* LC_PROBE150_PID = "16'b0000000010010110" *) 
(* LC_PROBE150_TYPE = "1" *) (* LC_PROBE150_WIDTH = "1" *) (* LC_PROBE151_IS_DATA = "1'b0" *) 
(* LC_PROBE151_IS_TRIG = "1'b0" *) (* LC_PROBE151_MU_CNT = "1" *) (* LC_PROBE151_PID = "16'b0000000010010111" *) 
(* LC_PROBE151_TYPE = "1" *) (* LC_PROBE151_WIDTH = "1" *) (* LC_PROBE152_IS_DATA = "1'b0" *) 
(* LC_PROBE152_IS_TRIG = "1'b0" *) (* LC_PROBE152_MU_CNT = "1" *) (* LC_PROBE152_PID = "16'b0000000010011000" *) 
(* LC_PROBE152_TYPE = "1" *) (* LC_PROBE152_WIDTH = "1" *) (* LC_PROBE153_IS_DATA = "1'b0" *) 
(* LC_PROBE153_IS_TRIG = "1'b0" *) (* LC_PROBE153_MU_CNT = "1" *) (* LC_PROBE153_PID = "16'b0000000010011001" *) 
(* LC_PROBE153_TYPE = "1" *) (* LC_PROBE153_WIDTH = "1" *) (* LC_PROBE154_IS_DATA = "1'b0" *) 
(* LC_PROBE154_IS_TRIG = "1'b0" *) (* LC_PROBE154_MU_CNT = "1" *) (* LC_PROBE154_PID = "16'b0000000010011010" *) 
(* LC_PROBE154_TYPE = "1" *) (* LC_PROBE154_WIDTH = "1" *) (* LC_PROBE155_IS_DATA = "1'b0" *) 
(* LC_PROBE155_IS_TRIG = "1'b0" *) (* LC_PROBE155_MU_CNT = "1" *) (* LC_PROBE155_PID = "16'b0000000010011011" *) 
(* LC_PROBE155_TYPE = "1" *) (* LC_PROBE155_WIDTH = "1" *) (* LC_PROBE156_IS_DATA = "1'b0" *) 
(* LC_PROBE156_IS_TRIG = "1'b0" *) (* LC_PROBE156_MU_CNT = "1" *) (* LC_PROBE156_PID = "16'b0000000010011100" *) 
(* LC_PROBE156_TYPE = "1" *) (* LC_PROBE156_WIDTH = "1" *) (* LC_PROBE157_IS_DATA = "1'b0" *) 
(* LC_PROBE157_IS_TRIG = "1'b0" *) (* LC_PROBE157_MU_CNT = "1" *) (* LC_PROBE157_PID = "16'b0000000010011101" *) 
(* LC_PROBE157_TYPE = "1" *) (* LC_PROBE157_WIDTH = "1" *) (* LC_PROBE158_IS_DATA = "1'b0" *) 
(* LC_PROBE158_IS_TRIG = "1'b0" *) (* LC_PROBE158_MU_CNT = "1" *) (* LC_PROBE158_PID = "16'b0000000010011110" *) 
(* LC_PROBE158_TYPE = "1" *) (* LC_PROBE158_WIDTH = "1" *) (* LC_PROBE159_IS_DATA = "1'b0" *) 
(* LC_PROBE159_IS_TRIG = "1'b0" *) (* LC_PROBE159_MU_CNT = "1" *) (* LC_PROBE159_PID = "16'b0000000010011111" *) 
(* LC_PROBE159_TYPE = "1" *) (* LC_PROBE159_WIDTH = "1" *) (* LC_PROBE15_IS_DATA = "1'b0" *) 
(* LC_PROBE15_IS_TRIG = "1'b0" *) (* LC_PROBE15_MU_CNT = "1" *) (* LC_PROBE15_PID = "16'b0000000000001111" *) 
(* LC_PROBE15_TYPE = "1" *) (* LC_PROBE15_WIDTH = "1" *) (* LC_PROBE160_IS_DATA = "1'b0" *) 
(* LC_PROBE160_IS_TRIG = "1'b0" *) (* LC_PROBE160_MU_CNT = "1" *) (* LC_PROBE160_PID = "16'b0000000010100000" *) 
(* LC_PROBE160_TYPE = "1" *) (* LC_PROBE160_WIDTH = "1" *) (* LC_PROBE161_IS_DATA = "1'b0" *) 
(* LC_PROBE161_IS_TRIG = "1'b0" *) (* LC_PROBE161_MU_CNT = "1" *) (* LC_PROBE161_PID = "16'b0000000010100001" *) 
(* LC_PROBE161_TYPE = "1" *) (* LC_PROBE161_WIDTH = "1" *) (* LC_PROBE162_IS_DATA = "1'b0" *) 
(* LC_PROBE162_IS_TRIG = "1'b0" *) (* LC_PROBE162_MU_CNT = "1" *) (* LC_PROBE162_PID = "16'b0000000010100010" *) 
(* LC_PROBE162_TYPE = "1" *) (* LC_PROBE162_WIDTH = "1" *) (* LC_PROBE163_IS_DATA = "1'b0" *) 
(* LC_PROBE163_IS_TRIG = "1'b0" *) (* LC_PROBE163_MU_CNT = "1" *) (* LC_PROBE163_PID = "16'b0000000010100011" *) 
(* LC_PROBE163_TYPE = "1" *) (* LC_PROBE163_WIDTH = "1" *) (* LC_PROBE164_IS_DATA = "1'b0" *) 
(* LC_PROBE164_IS_TRIG = "1'b0" *) (* LC_PROBE164_MU_CNT = "1" *) (* LC_PROBE164_PID = "16'b0000000010100100" *) 
(* LC_PROBE164_TYPE = "1" *) (* LC_PROBE164_WIDTH = "1" *) (* LC_PROBE165_IS_DATA = "1'b0" *) 
(* LC_PROBE165_IS_TRIG = "1'b0" *) (* LC_PROBE165_MU_CNT = "1" *) (* LC_PROBE165_PID = "16'b0000000010100101" *) 
(* LC_PROBE165_TYPE = "1" *) (* LC_PROBE165_WIDTH = "1" *) (* LC_PROBE166_IS_DATA = "1'b0" *) 
(* LC_PROBE166_IS_TRIG = "1'b0" *) (* LC_PROBE166_MU_CNT = "1" *) (* LC_PROBE166_PID = "16'b0000000010100110" *) 
(* LC_PROBE166_TYPE = "1" *) (* LC_PROBE166_WIDTH = "1" *) (* LC_PROBE167_IS_DATA = "1'b0" *) 
(* LC_PROBE167_IS_TRIG = "1'b0" *) (* LC_PROBE167_MU_CNT = "1" *) (* LC_PROBE167_PID = "16'b0000000010100111" *) 
(* LC_PROBE167_TYPE = "1" *) (* LC_PROBE167_WIDTH = "1" *) (* LC_PROBE168_IS_DATA = "1'b0" *) 
(* LC_PROBE168_IS_TRIG = "1'b0" *) (* LC_PROBE168_MU_CNT = "1" *) (* LC_PROBE168_PID = "16'b0000000010101000" *) 
(* LC_PROBE168_TYPE = "1" *) (* LC_PROBE168_WIDTH = "1" *) (* LC_PROBE169_IS_DATA = "1'b0" *) 
(* LC_PROBE169_IS_TRIG = "1'b0" *) (* LC_PROBE169_MU_CNT = "1" *) (* LC_PROBE169_PID = "16'b0000000010101001" *) 
(* LC_PROBE169_TYPE = "1" *) (* LC_PROBE169_WIDTH = "1" *) (* LC_PROBE16_IS_DATA = "1'b0" *) 
(* LC_PROBE16_IS_TRIG = "1'b0" *) (* LC_PROBE16_MU_CNT = "1" *) (* LC_PROBE16_PID = "16'b0000000000010000" *) 
(* LC_PROBE16_TYPE = "1" *) (* LC_PROBE16_WIDTH = "1" *) (* LC_PROBE170_IS_DATA = "1'b0" *) 
(* LC_PROBE170_IS_TRIG = "1'b0" *) (* LC_PROBE170_MU_CNT = "1" *) (* LC_PROBE170_PID = "16'b0000000010101010" *) 
(* LC_PROBE170_TYPE = "1" *) (* LC_PROBE170_WIDTH = "1" *) (* LC_PROBE171_IS_DATA = "1'b0" *) 
(* LC_PROBE171_IS_TRIG = "1'b0" *) (* LC_PROBE171_MU_CNT = "1" *) (* LC_PROBE171_PID = "16'b0000000010101011" *) 
(* LC_PROBE171_TYPE = "1" *) (* LC_PROBE171_WIDTH = "1" *) (* LC_PROBE172_IS_DATA = "1'b0" *) 
(* LC_PROBE172_IS_TRIG = "1'b0" *) (* LC_PROBE172_MU_CNT = "1" *) (* LC_PROBE172_PID = "16'b0000000010101100" *) 
(* LC_PROBE172_TYPE = "1" *) (* LC_PROBE172_WIDTH = "1" *) (* LC_PROBE173_IS_DATA = "1'b0" *) 
(* LC_PROBE173_IS_TRIG = "1'b0" *) (* LC_PROBE173_MU_CNT = "1" *) (* LC_PROBE173_PID = "16'b0000000010101101" *) 
(* LC_PROBE173_TYPE = "1" *) (* LC_PROBE173_WIDTH = "1" *) (* LC_PROBE174_IS_DATA = "1'b0" *) 
(* LC_PROBE174_IS_TRIG = "1'b0" *) (* LC_PROBE174_MU_CNT = "1" *) (* LC_PROBE174_PID = "16'b0000000010101110" *) 
(* LC_PROBE174_TYPE = "1" *) (* LC_PROBE174_WIDTH = "1" *) (* LC_PROBE175_IS_DATA = "1'b0" *) 
(* LC_PROBE175_IS_TRIG = "1'b0" *) (* LC_PROBE175_MU_CNT = "1" *) (* LC_PROBE175_PID = "16'b0000000010101111" *) 
(* LC_PROBE175_TYPE = "1" *) (* LC_PROBE175_WIDTH = "1" *) (* LC_PROBE176_IS_DATA = "1'b0" *) 
(* LC_PROBE176_IS_TRIG = "1'b0" *) (* LC_PROBE176_MU_CNT = "1" *) (* LC_PROBE176_PID = "16'b0000000010110000" *) 
(* LC_PROBE176_TYPE = "1" *) (* LC_PROBE176_WIDTH = "1" *) (* LC_PROBE177_IS_DATA = "1'b0" *) 
(* LC_PROBE177_IS_TRIG = "1'b0" *) (* LC_PROBE177_MU_CNT = "1" *) (* LC_PROBE177_PID = "16'b0000000010110001" *) 
(* LC_PROBE177_TYPE = "1" *) (* LC_PROBE177_WIDTH = "1" *) (* LC_PROBE178_IS_DATA = "1'b0" *) 
(* LC_PROBE178_IS_TRIG = "1'b0" *) (* LC_PROBE178_MU_CNT = "1" *) (* LC_PROBE178_PID = "16'b0000000010110010" *) 
(* LC_PROBE178_TYPE = "1" *) (* LC_PROBE178_WIDTH = "1" *) (* LC_PROBE179_IS_DATA = "1'b0" *) 
(* LC_PROBE179_IS_TRIG = "1'b0" *) (* LC_PROBE179_MU_CNT = "1" *) (* LC_PROBE179_PID = "16'b0000000010110011" *) 
(* LC_PROBE179_TYPE = "1" *) (* LC_PROBE179_WIDTH = "1" *) (* LC_PROBE17_IS_DATA = "1'b0" *) 
(* LC_PROBE17_IS_TRIG = "1'b0" *) (* LC_PROBE17_MU_CNT = "1" *) (* LC_PROBE17_PID = "16'b0000000000010001" *) 
(* LC_PROBE17_TYPE = "1" *) (* LC_PROBE17_WIDTH = "1" *) (* LC_PROBE180_IS_DATA = "1'b0" *) 
(* LC_PROBE180_IS_TRIG = "1'b0" *) (* LC_PROBE180_MU_CNT = "1" *) (* LC_PROBE180_PID = "16'b0000000010110100" *) 
(* LC_PROBE180_TYPE = "1" *) (* LC_PROBE180_WIDTH = "1" *) (* LC_PROBE181_IS_DATA = "1'b0" *) 
(* LC_PROBE181_IS_TRIG = "1'b0" *) (* LC_PROBE181_MU_CNT = "1" *) (* LC_PROBE181_PID = "16'b0000000010110101" *) 
(* LC_PROBE181_TYPE = "1" *) (* LC_PROBE181_WIDTH = "1" *) (* LC_PROBE182_IS_DATA = "1'b0" *) 
(* LC_PROBE182_IS_TRIG = "1'b0" *) (* LC_PROBE182_MU_CNT = "1" *) (* LC_PROBE182_PID = "16'b0000000010110110" *) 
(* LC_PROBE182_TYPE = "1" *) (* LC_PROBE182_WIDTH = "1" *) (* LC_PROBE183_IS_DATA = "1'b0" *) 
(* LC_PROBE183_IS_TRIG = "1'b0" *) (* LC_PROBE183_MU_CNT = "1" *) (* LC_PROBE183_PID = "16'b0000000010110111" *) 
(* LC_PROBE183_TYPE = "1" *) (* LC_PROBE183_WIDTH = "1" *) (* LC_PROBE184_IS_DATA = "1'b0" *) 
(* LC_PROBE184_IS_TRIG = "1'b0" *) (* LC_PROBE184_MU_CNT = "1" *) (* LC_PROBE184_PID = "16'b0000000010111000" *) 
(* LC_PROBE184_TYPE = "1" *) (* LC_PROBE184_WIDTH = "1" *) (* LC_PROBE185_IS_DATA = "1'b0" *) 
(* LC_PROBE185_IS_TRIG = "1'b0" *) (* LC_PROBE185_MU_CNT = "1" *) (* LC_PROBE185_PID = "16'b0000000010111001" *) 
(* LC_PROBE185_TYPE = "1" *) (* LC_PROBE185_WIDTH = "1" *) (* LC_PROBE186_IS_DATA = "1'b0" *) 
(* LC_PROBE186_IS_TRIG = "1'b0" *) (* LC_PROBE186_MU_CNT = "1" *) (* LC_PROBE186_PID = "16'b0000000010111010" *) 
(* LC_PROBE186_TYPE = "1" *) (* LC_PROBE186_WIDTH = "1" *) (* LC_PROBE187_IS_DATA = "1'b0" *) 
(* LC_PROBE187_IS_TRIG = "1'b0" *) (* LC_PROBE187_MU_CNT = "1" *) (* LC_PROBE187_PID = "16'b0000000010111011" *) 
(* LC_PROBE187_TYPE = "1" *) (* LC_PROBE187_WIDTH = "1" *) (* LC_PROBE188_IS_DATA = "1'b0" *) 
(* LC_PROBE188_IS_TRIG = "1'b0" *) (* LC_PROBE188_MU_CNT = "1" *) (* LC_PROBE188_PID = "16'b0000000010111100" *) 
(* LC_PROBE188_TYPE = "1" *) (* LC_PROBE188_WIDTH = "1" *) (* LC_PROBE189_IS_DATA = "1'b0" *) 
(* LC_PROBE189_IS_TRIG = "1'b0" *) (* LC_PROBE189_MU_CNT = "1" *) (* LC_PROBE189_PID = "16'b0000000010111101" *) 
(* LC_PROBE189_TYPE = "1" *) (* LC_PROBE189_WIDTH = "1" *) (* LC_PROBE18_IS_DATA = "1'b0" *) 
(* LC_PROBE18_IS_TRIG = "1'b0" *) (* LC_PROBE18_MU_CNT = "1" *) (* LC_PROBE18_PID = "16'b0000000000010010" *) 
(* LC_PROBE18_TYPE = "1" *) (* LC_PROBE18_WIDTH = "1" *) (* LC_PROBE190_IS_DATA = "1'b0" *) 
(* LC_PROBE190_IS_TRIG = "1'b0" *) (* LC_PROBE190_MU_CNT = "1" *) (* LC_PROBE190_PID = "16'b0000000010111110" *) 
(* LC_PROBE190_TYPE = "1" *) (* LC_PROBE190_WIDTH = "1" *) (* LC_PROBE191_IS_DATA = "1'b0" *) 
(* LC_PROBE191_IS_TRIG = "1'b0" *) (* LC_PROBE191_MU_CNT = "1" *) (* LC_PROBE191_PID = "16'b0000000010111111" *) 
(* LC_PROBE191_TYPE = "1" *) (* LC_PROBE191_WIDTH = "1" *) (* LC_PROBE192_IS_DATA = "1'b0" *) 
(* LC_PROBE192_IS_TRIG = "1'b0" *) (* LC_PROBE192_MU_CNT = "1" *) (* LC_PROBE192_PID = "16'b0000000011000000" *) 
(* LC_PROBE192_TYPE = "1" *) (* LC_PROBE192_WIDTH = "1" *) (* LC_PROBE193_IS_DATA = "1'b0" *) 
(* LC_PROBE193_IS_TRIG = "1'b0" *) (* LC_PROBE193_MU_CNT = "1" *) (* LC_PROBE193_PID = "16'b0000000011000001" *) 
(* LC_PROBE193_TYPE = "1" *) (* LC_PROBE193_WIDTH = "1" *) (* LC_PROBE194_IS_DATA = "1'b0" *) 
(* LC_PROBE194_IS_TRIG = "1'b0" *) (* LC_PROBE194_MU_CNT = "1" *) (* LC_PROBE194_PID = "16'b0000000011000010" *) 
(* LC_PROBE194_TYPE = "1" *) (* LC_PROBE194_WIDTH = "1" *) (* LC_PROBE195_IS_DATA = "1'b0" *) 
(* LC_PROBE195_IS_TRIG = "1'b0" *) (* LC_PROBE195_MU_CNT = "1" *) (* LC_PROBE195_PID = "16'b0000000011000011" *) 
(* LC_PROBE195_TYPE = "1" *) (* LC_PROBE195_WIDTH = "1" *) (* LC_PROBE196_IS_DATA = "1'b0" *) 
(* LC_PROBE196_IS_TRIG = "1'b0" *) (* LC_PROBE196_MU_CNT = "1" *) (* LC_PROBE196_PID = "16'b0000000011000100" *) 
(* LC_PROBE196_TYPE = "1" *) (* LC_PROBE196_WIDTH = "1" *) (* LC_PROBE197_IS_DATA = "1'b0" *) 
(* LC_PROBE197_IS_TRIG = "1'b0" *) (* LC_PROBE197_MU_CNT = "1" *) (* LC_PROBE197_PID = "16'b0000000011000101" *) 
(* LC_PROBE197_TYPE = "1" *) (* LC_PROBE197_WIDTH = "1" *) (* LC_PROBE198_IS_DATA = "1'b0" *) 
(* LC_PROBE198_IS_TRIG = "1'b0" *) (* LC_PROBE198_MU_CNT = "1" *) (* LC_PROBE198_PID = "16'b0000000011000110" *) 
(* LC_PROBE198_TYPE = "1" *) (* LC_PROBE198_WIDTH = "1" *) (* LC_PROBE199_IS_DATA = "1'b0" *) 
(* LC_PROBE199_IS_TRIG = "1'b0" *) (* LC_PROBE199_MU_CNT = "1" *) (* LC_PROBE199_PID = "16'b0000000011000111" *) 
(* LC_PROBE199_TYPE = "1" *) (* LC_PROBE199_WIDTH = "1" *) (* LC_PROBE19_IS_DATA = "1'b0" *) 
(* LC_PROBE19_IS_TRIG = "1'b0" *) (* LC_PROBE19_MU_CNT = "1" *) (* LC_PROBE19_PID = "16'b0000000000010011" *) 
(* LC_PROBE19_TYPE = "1" *) (* LC_PROBE19_WIDTH = "1" *) (* LC_PROBE1_IS_DATA = "1'b0" *) 
(* LC_PROBE1_IS_TRIG = "1'b0" *) (* LC_PROBE1_MU_CNT = "1" *) (* LC_PROBE1_PID = "16'b0000000000000001" *) 
(* LC_PROBE1_TYPE = "1" *) (* LC_PROBE1_WIDTH = "1" *) (* LC_PROBE200_IS_DATA = "1'b0" *) 
(* LC_PROBE200_IS_TRIG = "1'b0" *) (* LC_PROBE200_MU_CNT = "1" *) (* LC_PROBE200_PID = "16'b0000000011001000" *) 
(* LC_PROBE200_TYPE = "1" *) (* LC_PROBE200_WIDTH = "1" *) (* LC_PROBE201_IS_DATA = "1'b0" *) 
(* LC_PROBE201_IS_TRIG = "1'b0" *) (* LC_PROBE201_MU_CNT = "1" *) (* LC_PROBE201_PID = "16'b0000000011001001" *) 
(* LC_PROBE201_TYPE = "1" *) (* LC_PROBE201_WIDTH = "1" *) (* LC_PROBE202_IS_DATA = "1'b0" *) 
(* LC_PROBE202_IS_TRIG = "1'b0" *) (* LC_PROBE202_MU_CNT = "1" *) (* LC_PROBE202_PID = "16'b0000000011001010" *) 
(* LC_PROBE202_TYPE = "1" *) (* LC_PROBE202_WIDTH = "1" *) (* LC_PROBE203_IS_DATA = "1'b0" *) 
(* LC_PROBE203_IS_TRIG = "1'b0" *) (* LC_PROBE203_MU_CNT = "1" *) (* LC_PROBE203_PID = "16'b0000000011001011" *) 
(* LC_PROBE203_TYPE = "1" *) (* LC_PROBE203_WIDTH = "1" *) (* LC_PROBE204_IS_DATA = "1'b0" *) 
(* LC_PROBE204_IS_TRIG = "1'b0" *) (* LC_PROBE204_MU_CNT = "1" *) (* LC_PROBE204_PID = "16'b0000000011001100" *) 
(* LC_PROBE204_TYPE = "1" *) (* LC_PROBE204_WIDTH = "1" *) (* LC_PROBE205_IS_DATA = "1'b0" *) 
(* LC_PROBE205_IS_TRIG = "1'b0" *) (* LC_PROBE205_MU_CNT = "1" *) (* LC_PROBE205_PID = "16'b0000000011001101" *) 
(* LC_PROBE205_TYPE = "1" *) (* LC_PROBE205_WIDTH = "1" *) (* LC_PROBE206_IS_DATA = "1'b0" *) 
(* LC_PROBE206_IS_TRIG = "1'b0" *) (* LC_PROBE206_MU_CNT = "1" *) (* LC_PROBE206_PID = "16'b0000000011001110" *) 
(* LC_PROBE206_TYPE = "1" *) (* LC_PROBE206_WIDTH = "1" *) (* LC_PROBE207_IS_DATA = "1'b0" *) 
(* LC_PROBE207_IS_TRIG = "1'b0" *) (* LC_PROBE207_MU_CNT = "1" *) (* LC_PROBE207_PID = "16'b0000000011001111" *) 
(* LC_PROBE207_TYPE = "1" *) (* LC_PROBE207_WIDTH = "1" *) (* LC_PROBE208_IS_DATA = "1'b0" *) 
(* LC_PROBE208_IS_TRIG = "1'b0" *) (* LC_PROBE208_MU_CNT = "1" *) (* LC_PROBE208_PID = "16'b0000000011010000" *) 
(* LC_PROBE208_TYPE = "1" *) (* LC_PROBE208_WIDTH = "1" *) (* LC_PROBE209_IS_DATA = "1'b0" *) 
(* LC_PROBE209_IS_TRIG = "1'b0" *) (* LC_PROBE209_MU_CNT = "1" *) (* LC_PROBE209_PID = "16'b0000000011010001" *) 
(* LC_PROBE209_TYPE = "1" *) (* LC_PROBE209_WIDTH = "1" *) (* LC_PROBE20_IS_DATA = "1'b0" *) 
(* LC_PROBE20_IS_TRIG = "1'b0" *) (* LC_PROBE20_MU_CNT = "1" *) (* LC_PROBE20_PID = "16'b0000000000010100" *) 
(* LC_PROBE20_TYPE = "1" *) (* LC_PROBE20_WIDTH = "1" *) (* LC_PROBE210_IS_DATA = "1'b0" *) 
(* LC_PROBE210_IS_TRIG = "1'b0" *) (* LC_PROBE210_MU_CNT = "1" *) (* LC_PROBE210_PID = "16'b0000000011010010" *) 
(* LC_PROBE210_TYPE = "1" *) (* LC_PROBE210_WIDTH = "1" *) (* LC_PROBE211_IS_DATA = "1'b0" *) 
(* LC_PROBE211_IS_TRIG = "1'b0" *) (* LC_PROBE211_MU_CNT = "1" *) (* LC_PROBE211_PID = "16'b0000000011010011" *) 
(* LC_PROBE211_TYPE = "1" *) (* LC_PROBE211_WIDTH = "1" *) (* LC_PROBE212_IS_DATA = "1'b0" *) 
(* LC_PROBE212_IS_TRIG = "1'b0" *) (* LC_PROBE212_MU_CNT = "1" *) (* LC_PROBE212_PID = "16'b0000000011010100" *) 
(* LC_PROBE212_TYPE = "1" *) (* LC_PROBE212_WIDTH = "1" *) (* LC_PROBE213_IS_DATA = "1'b0" *) 
(* LC_PROBE213_IS_TRIG = "1'b0" *) (* LC_PROBE213_MU_CNT = "1" *) (* LC_PROBE213_PID = "16'b0000000011010101" *) 
(* LC_PROBE213_TYPE = "1" *) (* LC_PROBE213_WIDTH = "1" *) (* LC_PROBE214_IS_DATA = "1'b0" *) 
(* LC_PROBE214_IS_TRIG = "1'b0" *) (* LC_PROBE214_MU_CNT = "1" *) (* LC_PROBE214_PID = "16'b0000000011010110" *) 
(* LC_PROBE214_TYPE = "1" *) (* LC_PROBE214_WIDTH = "1" *) (* LC_PROBE215_IS_DATA = "1'b0" *) 
(* LC_PROBE215_IS_TRIG = "1'b0" *) (* LC_PROBE215_MU_CNT = "1" *) (* LC_PROBE215_PID = "16'b0000000011010111" *) 
(* LC_PROBE215_TYPE = "1" *) (* LC_PROBE215_WIDTH = "1" *) (* LC_PROBE216_IS_DATA = "1'b0" *) 
(* LC_PROBE216_IS_TRIG = "1'b0" *) (* LC_PROBE216_MU_CNT = "1" *) (* LC_PROBE216_PID = "16'b0000000011011000" *) 
(* LC_PROBE216_TYPE = "1" *) (* LC_PROBE216_WIDTH = "1" *) (* LC_PROBE217_IS_DATA = "1'b0" *) 
(* LC_PROBE217_IS_TRIG = "1'b0" *) (* LC_PROBE217_MU_CNT = "1" *) (* LC_PROBE217_PID = "16'b0000000011011001" *) 
(* LC_PROBE217_TYPE = "1" *) (* LC_PROBE217_WIDTH = "1" *) (* LC_PROBE218_IS_DATA = "1'b0" *) 
(* LC_PROBE218_IS_TRIG = "1'b0" *) (* LC_PROBE218_MU_CNT = "1" *) (* LC_PROBE218_PID = "16'b0000000011011010" *) 
(* LC_PROBE218_TYPE = "1" *) (* LC_PROBE218_WIDTH = "1" *) (* LC_PROBE219_IS_DATA = "1'b0" *) 
(* LC_PROBE219_IS_TRIG = "1'b0" *) (* LC_PROBE219_MU_CNT = "1" *) (* LC_PROBE219_PID = "16'b0000000011011011" *) 
(* LC_PROBE219_TYPE = "1" *) (* LC_PROBE219_WIDTH = "1" *) (* LC_PROBE21_IS_DATA = "1'b0" *) 
(* LC_PROBE21_IS_TRIG = "1'b0" *) (* LC_PROBE21_MU_CNT = "1" *) (* LC_PROBE21_PID = "16'b0000000000010101" *) 
(* LC_PROBE21_TYPE = "1" *) (* LC_PROBE21_WIDTH = "1" *) (* LC_PROBE220_IS_DATA = "1'b0" *) 
(* LC_PROBE220_IS_TRIG = "1'b0" *) (* LC_PROBE220_MU_CNT = "1" *) (* LC_PROBE220_PID = "16'b0000000011011100" *) 
(* LC_PROBE220_TYPE = "1" *) (* LC_PROBE220_WIDTH = "1" *) (* LC_PROBE221_IS_DATA = "1'b0" *) 
(* LC_PROBE221_IS_TRIG = "1'b0" *) (* LC_PROBE221_MU_CNT = "1" *) (* LC_PROBE221_PID = "16'b0000000011011101" *) 
(* LC_PROBE221_TYPE = "1" *) (* LC_PROBE221_WIDTH = "1" *) (* LC_PROBE222_IS_DATA = "1'b0" *) 
(* LC_PROBE222_IS_TRIG = "1'b0" *) (* LC_PROBE222_MU_CNT = "1" *) (* LC_PROBE222_PID = "16'b0000000011011110" *) 
(* LC_PROBE222_TYPE = "1" *) (* LC_PROBE222_WIDTH = "1" *) (* LC_PROBE223_IS_DATA = "1'b0" *) 
(* LC_PROBE223_IS_TRIG = "1'b0" *) (* LC_PROBE223_MU_CNT = "1" *) (* LC_PROBE223_PID = "16'b0000000011011111" *) 
(* LC_PROBE223_TYPE = "1" *) (* LC_PROBE223_WIDTH = "1" *) (* LC_PROBE224_IS_DATA = "1'b0" *) 
(* LC_PROBE224_IS_TRIG = "1'b0" *) (* LC_PROBE224_MU_CNT = "1" *) (* LC_PROBE224_PID = "16'b0000000011100000" *) 
(* LC_PROBE224_TYPE = "1" *) (* LC_PROBE224_WIDTH = "1" *) (* LC_PROBE225_IS_DATA = "1'b0" *) 
(* LC_PROBE225_IS_TRIG = "1'b0" *) (* LC_PROBE225_MU_CNT = "1" *) (* LC_PROBE225_PID = "16'b0000000011100001" *) 
(* LC_PROBE225_TYPE = "1" *) (* LC_PROBE225_WIDTH = "1" *) (* LC_PROBE226_IS_DATA = "1'b0" *) 
(* LC_PROBE226_IS_TRIG = "1'b0" *) (* LC_PROBE226_MU_CNT = "1" *) (* LC_PROBE226_PID = "16'b0000000011100010" *) 
(* LC_PROBE226_TYPE = "1" *) (* LC_PROBE226_WIDTH = "1" *) (* LC_PROBE227_IS_DATA = "1'b0" *) 
(* LC_PROBE227_IS_TRIG = "1'b0" *) (* LC_PROBE227_MU_CNT = "1" *) (* LC_PROBE227_PID = "16'b0000000011100011" *) 
(* LC_PROBE227_TYPE = "1" *) (* LC_PROBE227_WIDTH = "1" *) (* LC_PROBE228_IS_DATA = "1'b0" *) 
(* LC_PROBE228_IS_TRIG = "1'b0" *) (* LC_PROBE228_MU_CNT = "1" *) (* LC_PROBE228_PID = "16'b0000000011100100" *) 
(* LC_PROBE228_TYPE = "1" *) (* LC_PROBE228_WIDTH = "1" *) (* LC_PROBE229_IS_DATA = "1'b0" *) 
(* LC_PROBE229_IS_TRIG = "1'b0" *) (* LC_PROBE229_MU_CNT = "1" *) (* LC_PROBE229_PID = "16'b0000000011100101" *) 
(* LC_PROBE229_TYPE = "1" *) (* LC_PROBE229_WIDTH = "1" *) (* LC_PROBE22_IS_DATA = "1'b0" *) 
(* LC_PROBE22_IS_TRIG = "1'b0" *) (* LC_PROBE22_MU_CNT = "1" *) (* LC_PROBE22_PID = "16'b0000000000010110" *) 
(* LC_PROBE22_TYPE = "1" *) (* LC_PROBE22_WIDTH = "1" *) (* LC_PROBE230_IS_DATA = "1'b0" *) 
(* LC_PROBE230_IS_TRIG = "1'b0" *) (* LC_PROBE230_MU_CNT = "1" *) (* LC_PROBE230_PID = "16'b0000000011100110" *) 
(* LC_PROBE230_TYPE = "1" *) (* LC_PROBE230_WIDTH = "1" *) (* LC_PROBE231_IS_DATA = "1'b0" *) 
(* LC_PROBE231_IS_TRIG = "1'b0" *) (* LC_PROBE231_MU_CNT = "1" *) (* LC_PROBE231_PID = "16'b0000000011100111" *) 
(* LC_PROBE231_TYPE = "1" *) (* LC_PROBE231_WIDTH = "1" *) (* LC_PROBE232_IS_DATA = "1'b0" *) 
(* LC_PROBE232_IS_TRIG = "1'b0" *) (* LC_PROBE232_MU_CNT = "1" *) (* LC_PROBE232_PID = "16'b0000000011101000" *) 
(* LC_PROBE232_TYPE = "1" *) (* LC_PROBE232_WIDTH = "1" *) (* LC_PROBE233_IS_DATA = "1'b0" *) 
(* LC_PROBE233_IS_TRIG = "1'b0" *) (* LC_PROBE233_MU_CNT = "1" *) (* LC_PROBE233_PID = "16'b0000000011101001" *) 
(* LC_PROBE233_TYPE = "1" *) (* LC_PROBE233_WIDTH = "1" *) (* LC_PROBE234_IS_DATA = "1'b0" *) 
(* LC_PROBE234_IS_TRIG = "1'b0" *) (* LC_PROBE234_MU_CNT = "1" *) (* LC_PROBE234_PID = "16'b0000000011101010" *) 
(* LC_PROBE234_TYPE = "1" *) (* LC_PROBE234_WIDTH = "1" *) (* LC_PROBE235_IS_DATA = "1'b0" *) 
(* LC_PROBE235_IS_TRIG = "1'b0" *) (* LC_PROBE235_MU_CNT = "1" *) (* LC_PROBE235_PID = "16'b0000000011101011" *) 
(* LC_PROBE235_TYPE = "1" *) (* LC_PROBE235_WIDTH = "1" *) (* LC_PROBE236_IS_DATA = "1'b0" *) 
(* LC_PROBE236_IS_TRIG = "1'b0" *) (* LC_PROBE236_MU_CNT = "1" *) (* LC_PROBE236_PID = "16'b0000000011101100" *) 
(* LC_PROBE236_TYPE = "1" *) (* LC_PROBE236_WIDTH = "1" *) (* LC_PROBE237_IS_DATA = "1'b0" *) 
(* LC_PROBE237_IS_TRIG = "1'b0" *) (* LC_PROBE237_MU_CNT = "1" *) (* LC_PROBE237_PID = "16'b0000000011101101" *) 
(* LC_PROBE237_TYPE = "1" *) (* LC_PROBE237_WIDTH = "1" *) (* LC_PROBE238_IS_DATA = "1'b0" *) 
(* LC_PROBE238_IS_TRIG = "1'b0" *) (* LC_PROBE238_MU_CNT = "1" *) (* LC_PROBE238_PID = "16'b0000000011101110" *) 
(* LC_PROBE238_TYPE = "1" *) (* LC_PROBE238_WIDTH = "1" *) (* LC_PROBE239_IS_DATA = "1'b0" *) 
(* LC_PROBE239_IS_TRIG = "1'b0" *) (* LC_PROBE239_MU_CNT = "1" *) (* LC_PROBE239_PID = "16'b0000000011101111" *) 
(* LC_PROBE239_TYPE = "1" *) (* LC_PROBE239_WIDTH = "1" *) (* LC_PROBE23_IS_DATA = "1'b0" *) 
(* LC_PROBE23_IS_TRIG = "1'b0" *) (* LC_PROBE23_MU_CNT = "1" *) (* LC_PROBE23_PID = "16'b0000000000010111" *) 
(* LC_PROBE23_TYPE = "1" *) (* LC_PROBE23_WIDTH = "1" *) (* LC_PROBE240_IS_DATA = "1'b0" *) 
(* LC_PROBE240_IS_TRIG = "1'b0" *) (* LC_PROBE240_MU_CNT = "1" *) (* LC_PROBE240_PID = "16'b0000000011110000" *) 
(* LC_PROBE240_TYPE = "1" *) (* LC_PROBE240_WIDTH = "1" *) (* LC_PROBE241_IS_DATA = "1'b0" *) 
(* LC_PROBE241_IS_TRIG = "1'b0" *) (* LC_PROBE241_MU_CNT = "1" *) (* LC_PROBE241_PID = "16'b0000000011110001" *) 
(* LC_PROBE241_TYPE = "1" *) (* LC_PROBE241_WIDTH = "1" *) (* LC_PROBE242_IS_DATA = "1'b0" *) 
(* LC_PROBE242_IS_TRIG = "1'b0" *) (* LC_PROBE242_MU_CNT = "1" *) (* LC_PROBE242_PID = "16'b0000000011110010" *) 
(* LC_PROBE242_TYPE = "1" *) (* LC_PROBE242_WIDTH = "1" *) (* LC_PROBE243_IS_DATA = "1'b0" *) 
(* LC_PROBE243_IS_TRIG = "1'b0" *) (* LC_PROBE243_MU_CNT = "1" *) (* LC_PROBE243_PID = "16'b0000000011110011" *) 
(* LC_PROBE243_TYPE = "1" *) (* LC_PROBE243_WIDTH = "1" *) (* LC_PROBE244_IS_DATA = "1'b0" *) 
(* LC_PROBE244_IS_TRIG = "1'b0" *) (* LC_PROBE244_MU_CNT = "1" *) (* LC_PROBE244_PID = "16'b0000000011110100" *) 
(* LC_PROBE244_TYPE = "1" *) (* LC_PROBE244_WIDTH = "1" *) (* LC_PROBE245_IS_DATA = "1'b0" *) 
(* LC_PROBE245_IS_TRIG = "1'b0" *) (* LC_PROBE245_MU_CNT = "1" *) (* LC_PROBE245_PID = "16'b0000000011110101" *) 
(* LC_PROBE245_TYPE = "1" *) (* LC_PROBE245_WIDTH = "1" *) (* LC_PROBE246_IS_DATA = "1'b0" *) 
(* LC_PROBE246_IS_TRIG = "1'b0" *) (* LC_PROBE246_MU_CNT = "1" *) (* LC_PROBE246_PID = "16'b0000000011110110" *) 
(* LC_PROBE246_TYPE = "1" *) (* LC_PROBE246_WIDTH = "1" *) (* LC_PROBE247_IS_DATA = "1'b0" *) 
(* LC_PROBE247_IS_TRIG = "1'b0" *) (* LC_PROBE247_MU_CNT = "1" *) (* LC_PROBE247_PID = "16'b0000000011110111" *) 
(* LC_PROBE247_TYPE = "1" *) (* LC_PROBE247_WIDTH = "1" *) (* LC_PROBE248_IS_DATA = "1'b0" *) 
(* LC_PROBE248_IS_TRIG = "1'b0" *) (* LC_PROBE248_MU_CNT = "1" *) (* LC_PROBE248_PID = "16'b0000000011111000" *) 
(* LC_PROBE248_TYPE = "1" *) (* LC_PROBE248_WIDTH = "1" *) (* LC_PROBE249_IS_DATA = "1'b0" *) 
(* LC_PROBE249_IS_TRIG = "1'b0" *) (* LC_PROBE249_MU_CNT = "1" *) (* LC_PROBE249_PID = "16'b0000000011111001" *) 
(* LC_PROBE249_TYPE = "1" *) (* LC_PROBE249_WIDTH = "1" *) (* LC_PROBE24_IS_DATA = "1'b0" *) 
(* LC_PROBE24_IS_TRIG = "1'b0" *) (* LC_PROBE24_MU_CNT = "1" *) (* LC_PROBE24_PID = "16'b0000000000011000" *) 
(* LC_PROBE24_TYPE = "1" *) (* LC_PROBE24_WIDTH = "1" *) (* LC_PROBE250_IS_DATA = "1'b0" *) 
(* LC_PROBE250_IS_TRIG = "1'b0" *) (* LC_PROBE250_MU_CNT = "1" *) (* LC_PROBE250_PID = "16'b0000000011111010" *) 
(* LC_PROBE250_TYPE = "1" *) (* LC_PROBE250_WIDTH = "1" *) (* LC_PROBE251_IS_DATA = "1'b0" *) 
(* LC_PROBE251_IS_TRIG = "1'b0" *) (* LC_PROBE251_MU_CNT = "1" *) (* LC_PROBE251_PID = "16'b0000000011111011" *) 
(* LC_PROBE251_TYPE = "1" *) (* LC_PROBE251_WIDTH = "1" *) (* LC_PROBE252_IS_DATA = "1'b0" *) 
(* LC_PROBE252_IS_TRIG = "1'b0" *) (* LC_PROBE252_MU_CNT = "1" *) (* LC_PROBE252_PID = "16'b0000000011111100" *) 
(* LC_PROBE252_TYPE = "1" *) (* LC_PROBE252_WIDTH = "1" *) (* LC_PROBE253_IS_DATA = "1'b0" *) 
(* LC_PROBE253_IS_TRIG = "1'b0" *) (* LC_PROBE253_MU_CNT = "1" *) (* LC_PROBE253_PID = "16'b0000000011111101" *) 
(* LC_PROBE253_TYPE = "1" *) (* LC_PROBE253_WIDTH = "1" *) (* LC_PROBE254_IS_DATA = "1'b0" *) 
(* LC_PROBE254_IS_TRIG = "1'b0" *) (* LC_PROBE254_MU_CNT = "1" *) (* LC_PROBE254_PID = "16'b0000000011111110" *) 
(* LC_PROBE254_TYPE = "1" *) (* LC_PROBE254_WIDTH = "1" *) (* LC_PROBE255_IS_DATA = "1'b0" *) 
(* LC_PROBE255_IS_TRIG = "1'b0" *) (* LC_PROBE255_MU_CNT = "1" *) (* LC_PROBE255_PID = "16'b0000000011111111" *) 
(* LC_PROBE255_TYPE = "1" *) (* LC_PROBE255_WIDTH = "1" *) (* LC_PROBE256_IS_DATA = "1'b0" *) 
(* LC_PROBE256_IS_TRIG = "1'b0" *) (* LC_PROBE256_MU_CNT = "1" *) (* LC_PROBE256_PID = "16'b0000000100000000" *) 
(* LC_PROBE256_TYPE = "1" *) (* LC_PROBE256_WIDTH = "1" *) (* LC_PROBE257_IS_DATA = "1'b0" *) 
(* LC_PROBE257_IS_TRIG = "1'b0" *) (* LC_PROBE257_MU_CNT = "1" *) (* LC_PROBE257_PID = "16'b0000000100000001" *) 
(* LC_PROBE257_TYPE = "1" *) (* LC_PROBE257_WIDTH = "1" *) (* LC_PROBE258_IS_DATA = "1'b0" *) 
(* LC_PROBE258_IS_TRIG = "1'b0" *) (* LC_PROBE258_MU_CNT = "1" *) (* LC_PROBE258_PID = "16'b0000000100000010" *) 
(* LC_PROBE258_TYPE = "1" *) (* LC_PROBE258_WIDTH = "1" *) (* LC_PROBE259_IS_DATA = "1'b0" *) 
(* LC_PROBE259_IS_TRIG = "1'b0" *) (* LC_PROBE259_MU_CNT = "1" *) (* LC_PROBE259_PID = "16'b0000000100000011" *) 
(* LC_PROBE259_TYPE = "1" *) (* LC_PROBE259_WIDTH = "1" *) (* LC_PROBE25_IS_DATA = "1'b0" *) 
(* LC_PROBE25_IS_TRIG = "1'b0" *) (* LC_PROBE25_MU_CNT = "1" *) (* LC_PROBE25_PID = "16'b0000000000011001" *) 
(* LC_PROBE25_TYPE = "1" *) (* LC_PROBE25_WIDTH = "1" *) (* LC_PROBE260_IS_DATA = "1'b0" *) 
(* LC_PROBE260_IS_TRIG = "1'b0" *) (* LC_PROBE260_MU_CNT = "1" *) (* LC_PROBE260_PID = "16'b0000000100000100" *) 
(* LC_PROBE260_TYPE = "1" *) (* LC_PROBE260_WIDTH = "1" *) (* LC_PROBE261_IS_DATA = "1'b0" *) 
(* LC_PROBE261_IS_TRIG = "1'b0" *) (* LC_PROBE261_MU_CNT = "1" *) (* LC_PROBE261_PID = "16'b0000000100000101" *) 
(* LC_PROBE261_TYPE = "1" *) (* LC_PROBE261_WIDTH = "1" *) (* LC_PROBE262_IS_DATA = "1'b0" *) 
(* LC_PROBE262_IS_TRIG = "1'b0" *) (* LC_PROBE262_MU_CNT = "1" *) (* LC_PROBE262_PID = "16'b0000000100000110" *) 
(* LC_PROBE262_TYPE = "1" *) (* LC_PROBE262_WIDTH = "1" *) (* LC_PROBE263_IS_DATA = "1'b0" *) 
(* LC_PROBE263_IS_TRIG = "1'b0" *) (* LC_PROBE263_MU_CNT = "1" *) (* LC_PROBE263_PID = "16'b0000000100000111" *) 
(* LC_PROBE263_TYPE = "1" *) (* LC_PROBE263_WIDTH = "1" *) (* LC_PROBE264_IS_DATA = "1'b0" *) 
(* LC_PROBE264_IS_TRIG = "1'b0" *) (* LC_PROBE264_MU_CNT = "1" *) (* LC_PROBE264_PID = "16'b0000000100001000" *) 
(* LC_PROBE264_TYPE = "1" *) (* LC_PROBE264_WIDTH = "1" *) (* LC_PROBE265_IS_DATA = "1'b0" *) 
(* LC_PROBE265_IS_TRIG = "1'b0" *) (* LC_PROBE265_MU_CNT = "1" *) (* LC_PROBE265_PID = "16'b0000000100001001" *) 
(* LC_PROBE265_TYPE = "1" *) (* LC_PROBE265_WIDTH = "1" *) (* LC_PROBE266_IS_DATA = "1'b0" *) 
(* LC_PROBE266_IS_TRIG = "1'b0" *) (* LC_PROBE266_MU_CNT = "1" *) (* LC_PROBE266_PID = "16'b0000000100001010" *) 
(* LC_PROBE266_TYPE = "1" *) (* LC_PROBE266_WIDTH = "1" *) (* LC_PROBE267_IS_DATA = "1'b0" *) 
(* LC_PROBE267_IS_TRIG = "1'b0" *) (* LC_PROBE267_MU_CNT = "1" *) (* LC_PROBE267_PID = "16'b0000000100001011" *) 
(* LC_PROBE267_TYPE = "1" *) (* LC_PROBE267_WIDTH = "1" *) (* LC_PROBE268_IS_DATA = "1'b0" *) 
(* LC_PROBE268_IS_TRIG = "1'b0" *) (* LC_PROBE268_MU_CNT = "1" *) (* LC_PROBE268_PID = "16'b0000000100001100" *) 
(* LC_PROBE268_TYPE = "1" *) (* LC_PROBE268_WIDTH = "1" *) (* LC_PROBE269_IS_DATA = "1'b0" *) 
(* LC_PROBE269_IS_TRIG = "1'b0" *) (* LC_PROBE269_MU_CNT = "1" *) (* LC_PROBE269_PID = "16'b0000000100001101" *) 
(* LC_PROBE269_TYPE = "1" *) (* LC_PROBE269_WIDTH = "1" *) (* LC_PROBE26_IS_DATA = "1'b0" *) 
(* LC_PROBE26_IS_TRIG = "1'b0" *) (* LC_PROBE26_MU_CNT = "1" *) (* LC_PROBE26_PID = "16'b0000000000011010" *) 
(* LC_PROBE26_TYPE = "1" *) (* LC_PROBE26_WIDTH = "1" *) (* LC_PROBE270_IS_DATA = "1'b0" *) 
(* LC_PROBE270_IS_TRIG = "1'b0" *) (* LC_PROBE270_MU_CNT = "1" *) (* LC_PROBE270_PID = "16'b0000000100001110" *) 
(* LC_PROBE270_TYPE = "1" *) (* LC_PROBE270_WIDTH = "1" *) (* LC_PROBE271_IS_DATA = "1'b0" *) 
(* LC_PROBE271_IS_TRIG = "1'b0" *) (* LC_PROBE271_MU_CNT = "1" *) (* LC_PROBE271_PID = "16'b0000000100001111" *) 
(* LC_PROBE271_TYPE = "1" *) (* LC_PROBE271_WIDTH = "1" *) (* LC_PROBE272_IS_DATA = "1'b0" *) 
(* LC_PROBE272_IS_TRIG = "1'b0" *) (* LC_PROBE272_MU_CNT = "1" *) (* LC_PROBE272_PID = "16'b0000000100010000" *) 
(* LC_PROBE272_TYPE = "1" *) (* LC_PROBE272_WIDTH = "1" *) (* LC_PROBE273_IS_DATA = "1'b0" *) 
(* LC_PROBE273_IS_TRIG = "1'b0" *) (* LC_PROBE273_MU_CNT = "1" *) (* LC_PROBE273_PID = "16'b0000000100010001" *) 
(* LC_PROBE273_TYPE = "1" *) (* LC_PROBE273_WIDTH = "1" *) (* LC_PROBE274_IS_DATA = "1'b0" *) 
(* LC_PROBE274_IS_TRIG = "1'b0" *) (* LC_PROBE274_MU_CNT = "1" *) (* LC_PROBE274_PID = "16'b0000000100010010" *) 
(* LC_PROBE274_TYPE = "1" *) (* LC_PROBE274_WIDTH = "1" *) (* LC_PROBE275_IS_DATA = "1'b0" *) 
(* LC_PROBE275_IS_TRIG = "1'b0" *) (* LC_PROBE275_MU_CNT = "1" *) (* LC_PROBE275_PID = "16'b0000000100010011" *) 
(* LC_PROBE275_TYPE = "1" *) (* LC_PROBE275_WIDTH = "1" *) (* LC_PROBE276_IS_DATA = "1'b0" *) 
(* LC_PROBE276_IS_TRIG = "1'b0" *) (* LC_PROBE276_MU_CNT = "1" *) (* LC_PROBE276_PID = "16'b0000000100010100" *) 
(* LC_PROBE276_TYPE = "1" *) (* LC_PROBE276_WIDTH = "1" *) (* LC_PROBE277_IS_DATA = "1'b0" *) 
(* LC_PROBE277_IS_TRIG = "1'b0" *) (* LC_PROBE277_MU_CNT = "1" *) (* LC_PROBE277_PID = "16'b0000000100010101" *) 
(* LC_PROBE277_TYPE = "1" *) (* LC_PROBE277_WIDTH = "1" *) (* LC_PROBE278_IS_DATA = "1'b0" *) 
(* LC_PROBE278_IS_TRIG = "1'b0" *) (* LC_PROBE278_MU_CNT = "1" *) (* LC_PROBE278_PID = "16'b0000000100010110" *) 
(* LC_PROBE278_TYPE = "1" *) (* LC_PROBE278_WIDTH = "1" *) (* LC_PROBE279_IS_DATA = "1'b0" *) 
(* LC_PROBE279_IS_TRIG = "1'b0" *) (* LC_PROBE279_MU_CNT = "1" *) (* LC_PROBE279_PID = "16'b0000000100010111" *) 
(* LC_PROBE279_TYPE = "1" *) (* LC_PROBE279_WIDTH = "1" *) (* LC_PROBE27_IS_DATA = "1'b0" *) 
(* LC_PROBE27_IS_TRIG = "1'b0" *) (* LC_PROBE27_MU_CNT = "1" *) (* LC_PROBE27_PID = "16'b0000000000011011" *) 
(* LC_PROBE27_TYPE = "1" *) (* LC_PROBE27_WIDTH = "1" *) (* LC_PROBE280_IS_DATA = "1'b0" *) 
(* LC_PROBE280_IS_TRIG = "1'b0" *) (* LC_PROBE280_MU_CNT = "1" *) (* LC_PROBE280_PID = "16'b0000000100011000" *) 
(* LC_PROBE280_TYPE = "1" *) (* LC_PROBE280_WIDTH = "1" *) (* LC_PROBE281_IS_DATA = "1'b0" *) 
(* LC_PROBE281_IS_TRIG = "1'b0" *) (* LC_PROBE281_MU_CNT = "1" *) (* LC_PROBE281_PID = "16'b0000000100011001" *) 
(* LC_PROBE281_TYPE = "1" *) (* LC_PROBE281_WIDTH = "1" *) (* LC_PROBE282_IS_DATA = "1'b0" *) 
(* LC_PROBE282_IS_TRIG = "1'b0" *) (* LC_PROBE282_MU_CNT = "1" *) (* LC_PROBE282_PID = "16'b0000000100011010" *) 
(* LC_PROBE282_TYPE = "1" *) (* LC_PROBE282_WIDTH = "1" *) (* LC_PROBE283_IS_DATA = "1'b0" *) 
(* LC_PROBE283_IS_TRIG = "1'b0" *) (* LC_PROBE283_MU_CNT = "1" *) (* LC_PROBE283_PID = "16'b0000000100011011" *) 
(* LC_PROBE283_TYPE = "1" *) (* LC_PROBE283_WIDTH = "1" *) (* LC_PROBE284_IS_DATA = "1'b0" *) 
(* LC_PROBE284_IS_TRIG = "1'b0" *) (* LC_PROBE284_MU_CNT = "1" *) (* LC_PROBE284_PID = "16'b0000000100011100" *) 
(* LC_PROBE284_TYPE = "1" *) (* LC_PROBE284_WIDTH = "1" *) (* LC_PROBE285_IS_DATA = "1'b0" *) 
(* LC_PROBE285_IS_TRIG = "1'b0" *) (* LC_PROBE285_MU_CNT = "1" *) (* LC_PROBE285_PID = "16'b0000000100011101" *) 
(* LC_PROBE285_TYPE = "1" *) (* LC_PROBE285_WIDTH = "1" *) (* LC_PROBE286_IS_DATA = "1'b0" *) 
(* LC_PROBE286_IS_TRIG = "1'b0" *) (* LC_PROBE286_MU_CNT = "1" *) (* LC_PROBE286_PID = "16'b0000000100011110" *) 
(* LC_PROBE286_TYPE = "1" *) (* LC_PROBE286_WIDTH = "1" *) (* LC_PROBE287_IS_DATA = "1'b0" *) 
(* LC_PROBE287_IS_TRIG = "1'b0" *) (* LC_PROBE287_MU_CNT = "1" *) (* LC_PROBE287_PID = "16'b0000000100011111" *) 
(* LC_PROBE287_TYPE = "1" *) (* LC_PROBE287_WIDTH = "1" *) (* LC_PROBE288_IS_DATA = "1'b0" *) 
(* LC_PROBE288_IS_TRIG = "1'b0" *) (* LC_PROBE288_MU_CNT = "1" *) (* LC_PROBE288_PID = "16'b0000000100100000" *) 
(* LC_PROBE288_TYPE = "1" *) (* LC_PROBE288_WIDTH = "1" *) (* LC_PROBE289_IS_DATA = "1'b0" *) 
(* LC_PROBE289_IS_TRIG = "1'b0" *) (* LC_PROBE289_MU_CNT = "1" *) (* LC_PROBE289_PID = "16'b0000000100100001" *) 
(* LC_PROBE289_TYPE = "1" *) (* LC_PROBE289_WIDTH = "1" *) (* LC_PROBE28_IS_DATA = "1'b0" *) 
(* LC_PROBE28_IS_TRIG = "1'b0" *) (* LC_PROBE28_MU_CNT = "1" *) (* LC_PROBE28_PID = "16'b0000000000011100" *) 
(* LC_PROBE28_TYPE = "1" *) (* LC_PROBE28_WIDTH = "1" *) (* LC_PROBE290_IS_DATA = "1'b0" *) 
(* LC_PROBE290_IS_TRIG = "1'b0" *) (* LC_PROBE290_MU_CNT = "1" *) (* LC_PROBE290_PID = "16'b0000000100100010" *) 
(* LC_PROBE290_TYPE = "1" *) (* LC_PROBE290_WIDTH = "1" *) (* LC_PROBE291_IS_DATA = "1'b0" *) 
(* LC_PROBE291_IS_TRIG = "1'b0" *) (* LC_PROBE291_MU_CNT = "1" *) (* LC_PROBE291_PID = "16'b0000000100100011" *) 
(* LC_PROBE291_TYPE = "1" *) (* LC_PROBE291_WIDTH = "1" *) (* LC_PROBE292_IS_DATA = "1'b0" *) 
(* LC_PROBE292_IS_TRIG = "1'b0" *) (* LC_PROBE292_MU_CNT = "1" *) (* LC_PROBE292_PID = "16'b0000000100100100" *) 
(* LC_PROBE292_TYPE = "1" *) (* LC_PROBE292_WIDTH = "1" *) (* LC_PROBE293_IS_DATA = "1'b0" *) 
(* LC_PROBE293_IS_TRIG = "1'b0" *) (* LC_PROBE293_MU_CNT = "1" *) (* LC_PROBE293_PID = "16'b0000000100100101" *) 
(* LC_PROBE293_TYPE = "1" *) (* LC_PROBE293_WIDTH = "1" *) (* LC_PROBE294_IS_DATA = "1'b0" *) 
(* LC_PROBE294_IS_TRIG = "1'b0" *) (* LC_PROBE294_MU_CNT = "1" *) (* LC_PROBE294_PID = "16'b0000000100100110" *) 
(* LC_PROBE294_TYPE = "1" *) (* LC_PROBE294_WIDTH = "1" *) (* LC_PROBE295_IS_DATA = "1'b0" *) 
(* LC_PROBE295_IS_TRIG = "1'b0" *) (* LC_PROBE295_MU_CNT = "1" *) (* LC_PROBE295_PID = "16'b0000000100100111" *) 
(* LC_PROBE295_TYPE = "1" *) (* LC_PROBE295_WIDTH = "1" *) (* LC_PROBE296_IS_DATA = "1'b0" *) 
(* LC_PROBE296_IS_TRIG = "1'b0" *) (* LC_PROBE296_MU_CNT = "1" *) (* LC_PROBE296_PID = "16'b0000000100101000" *) 
(* LC_PROBE296_TYPE = "1" *) (* LC_PROBE296_WIDTH = "1" *) (* LC_PROBE297_IS_DATA = "1'b0" *) 
(* LC_PROBE297_IS_TRIG = "1'b0" *) (* LC_PROBE297_MU_CNT = "1" *) (* LC_PROBE297_PID = "16'b0000000100101001" *) 
(* LC_PROBE297_TYPE = "1" *) (* LC_PROBE297_WIDTH = "1" *) (* LC_PROBE298_IS_DATA = "1'b0" *) 
(* LC_PROBE298_IS_TRIG = "1'b0" *) (* LC_PROBE298_MU_CNT = "1" *) (* LC_PROBE298_PID = "16'b0000000100101010" *) 
(* LC_PROBE298_TYPE = "1" *) (* LC_PROBE298_WIDTH = "1" *) (* LC_PROBE299_IS_DATA = "1'b0" *) 
(* LC_PROBE299_IS_TRIG = "1'b0" *) (* LC_PROBE299_MU_CNT = "1" *) (* LC_PROBE299_PID = "16'b0000000100101011" *) 
(* LC_PROBE299_TYPE = "1" *) (* LC_PROBE299_WIDTH = "1" *) (* LC_PROBE29_IS_DATA = "1'b0" *) 
(* LC_PROBE29_IS_TRIG = "1'b0" *) (* LC_PROBE29_MU_CNT = "1" *) (* LC_PROBE29_PID = "16'b0000000000011101" *) 
(* LC_PROBE29_TYPE = "1" *) (* LC_PROBE29_WIDTH = "1" *) (* LC_PROBE2_IS_DATA = "1'b0" *) 
(* LC_PROBE2_IS_TRIG = "1'b0" *) (* LC_PROBE2_MU_CNT = "1" *) (* LC_PROBE2_PID = "16'b0000000000000010" *) 
(* LC_PROBE2_TYPE = "1" *) (* LC_PROBE2_WIDTH = "1" *) (* LC_PROBE300_IS_DATA = "1'b0" *) 
(* LC_PROBE300_IS_TRIG = "1'b0" *) (* LC_PROBE300_MU_CNT = "1" *) (* LC_PROBE300_PID = "16'b0000000100101100" *) 
(* LC_PROBE300_TYPE = "1" *) (* LC_PROBE300_WIDTH = "1" *) (* LC_PROBE301_IS_DATA = "1'b0" *) 
(* LC_PROBE301_IS_TRIG = "1'b0" *) (* LC_PROBE301_MU_CNT = "1" *) (* LC_PROBE301_PID = "16'b0000000100101101" *) 
(* LC_PROBE301_TYPE = "1" *) (* LC_PROBE301_WIDTH = "1" *) (* LC_PROBE302_IS_DATA = "1'b0" *) 
(* LC_PROBE302_IS_TRIG = "1'b0" *) (* LC_PROBE302_MU_CNT = "1" *) (* LC_PROBE302_PID = "16'b0000000100101110" *) 
(* LC_PROBE302_TYPE = "1" *) (* LC_PROBE302_WIDTH = "1" *) (* LC_PROBE303_IS_DATA = "1'b0" *) 
(* LC_PROBE303_IS_TRIG = "1'b0" *) (* LC_PROBE303_MU_CNT = "1" *) (* LC_PROBE303_PID = "16'b0000000100101111" *) 
(* LC_PROBE303_TYPE = "1" *) (* LC_PROBE303_WIDTH = "1" *) (* LC_PROBE304_IS_DATA = "1'b0" *) 
(* LC_PROBE304_IS_TRIG = "1'b0" *) (* LC_PROBE304_MU_CNT = "1" *) (* LC_PROBE304_PID = "16'b0000000100110000" *) 
(* LC_PROBE304_TYPE = "1" *) (* LC_PROBE304_WIDTH = "1" *) (* LC_PROBE305_IS_DATA = "1'b0" *) 
(* LC_PROBE305_IS_TRIG = "1'b0" *) (* LC_PROBE305_MU_CNT = "1" *) (* LC_PROBE305_PID = "16'b0000000100110001" *) 
(* LC_PROBE305_TYPE = "1" *) (* LC_PROBE305_WIDTH = "1" *) (* LC_PROBE306_IS_DATA = "1'b0" *) 
(* LC_PROBE306_IS_TRIG = "1'b0" *) (* LC_PROBE306_MU_CNT = "1" *) (* LC_PROBE306_PID = "16'b0000000100110010" *) 
(* LC_PROBE306_TYPE = "1" *) (* LC_PROBE306_WIDTH = "1" *) (* LC_PROBE307_IS_DATA = "1'b0" *) 
(* LC_PROBE307_IS_TRIG = "1'b0" *) (* LC_PROBE307_MU_CNT = "1" *) (* LC_PROBE307_PID = "16'b0000000100110011" *) 
(* LC_PROBE307_TYPE = "1" *) (* LC_PROBE307_WIDTH = "1" *) (* LC_PROBE308_IS_DATA = "1'b0" *) 
(* LC_PROBE308_IS_TRIG = "1'b0" *) (* LC_PROBE308_MU_CNT = "1" *) (* LC_PROBE308_PID = "16'b0000000100110100" *) 
(* LC_PROBE308_TYPE = "1" *) (* LC_PROBE308_WIDTH = "1" *) (* LC_PROBE309_IS_DATA = "1'b0" *) 
(* LC_PROBE309_IS_TRIG = "1'b0" *) (* LC_PROBE309_MU_CNT = "1" *) (* LC_PROBE309_PID = "16'b0000000100110101" *) 
(* LC_PROBE309_TYPE = "1" *) (* LC_PROBE309_WIDTH = "1" *) (* LC_PROBE30_IS_DATA = "1'b0" *) 
(* LC_PROBE30_IS_TRIG = "1'b0" *) (* LC_PROBE30_MU_CNT = "1" *) (* LC_PROBE30_PID = "16'b0000000000011110" *) 
(* LC_PROBE30_TYPE = "1" *) (* LC_PROBE30_WIDTH = "1" *) (* LC_PROBE310_IS_DATA = "1'b0" *) 
(* LC_PROBE310_IS_TRIG = "1'b0" *) (* LC_PROBE310_MU_CNT = "1" *) (* LC_PROBE310_PID = "16'b0000000100110110" *) 
(* LC_PROBE310_TYPE = "1" *) (* LC_PROBE310_WIDTH = "1" *) (* LC_PROBE311_IS_DATA = "1'b0" *) 
(* LC_PROBE311_IS_TRIG = "1'b0" *) (* LC_PROBE311_MU_CNT = "1" *) (* LC_PROBE311_PID = "16'b0000000100110111" *) 
(* LC_PROBE311_TYPE = "1" *) (* LC_PROBE311_WIDTH = "1" *) (* LC_PROBE312_IS_DATA = "1'b0" *) 
(* LC_PROBE312_IS_TRIG = "1'b0" *) (* LC_PROBE312_MU_CNT = "1" *) (* LC_PROBE312_PID = "16'b0000000100111000" *) 
(* LC_PROBE312_TYPE = "1" *) (* LC_PROBE312_WIDTH = "1" *) (* LC_PROBE313_IS_DATA = "1'b0" *) 
(* LC_PROBE313_IS_TRIG = "1'b0" *) (* LC_PROBE313_MU_CNT = "1" *) (* LC_PROBE313_PID = "16'b0000000100111001" *) 
(* LC_PROBE313_TYPE = "1" *) (* LC_PROBE313_WIDTH = "1" *) (* LC_PROBE314_IS_DATA = "1'b0" *) 
(* LC_PROBE314_IS_TRIG = "1'b0" *) (* LC_PROBE314_MU_CNT = "1" *) (* LC_PROBE314_PID = "16'b0000000100111010" *) 
(* LC_PROBE314_TYPE = "1" *) (* LC_PROBE314_WIDTH = "1" *) (* LC_PROBE315_IS_DATA = "1'b0" *) 
(* LC_PROBE315_IS_TRIG = "1'b0" *) (* LC_PROBE315_MU_CNT = "1" *) (* LC_PROBE315_PID = "16'b0000000100111011" *) 
(* LC_PROBE315_TYPE = "1" *) (* LC_PROBE315_WIDTH = "1" *) (* LC_PROBE316_IS_DATA = "1'b0" *) 
(* LC_PROBE316_IS_TRIG = "1'b0" *) (* LC_PROBE316_MU_CNT = "1" *) (* LC_PROBE316_PID = "16'b0000000100111100" *) 
(* LC_PROBE316_TYPE = "1" *) (* LC_PROBE316_WIDTH = "1" *) (* LC_PROBE317_IS_DATA = "1'b0" *) 
(* LC_PROBE317_IS_TRIG = "1'b0" *) (* LC_PROBE317_MU_CNT = "1" *) (* LC_PROBE317_PID = "16'b0000000100111101" *) 
(* LC_PROBE317_TYPE = "1" *) (* LC_PROBE317_WIDTH = "1" *) (* LC_PROBE318_IS_DATA = "1'b0" *) 
(* LC_PROBE318_IS_TRIG = "1'b0" *) (* LC_PROBE318_MU_CNT = "1" *) (* LC_PROBE318_PID = "16'b0000000100111110" *) 
(* LC_PROBE318_TYPE = "1" *) (* LC_PROBE318_WIDTH = "1" *) (* LC_PROBE319_IS_DATA = "1'b0" *) 
(* LC_PROBE319_IS_TRIG = "1'b0" *) (* LC_PROBE319_MU_CNT = "1" *) (* LC_PROBE319_PID = "16'b0000000100111111" *) 
(* LC_PROBE319_TYPE = "1" *) (* LC_PROBE319_WIDTH = "1" *) (* LC_PROBE31_IS_DATA = "1'b0" *) 
(* LC_PROBE31_IS_TRIG = "1'b0" *) (* LC_PROBE31_MU_CNT = "1" *) (* LC_PROBE31_PID = "16'b0000000000011111" *) 
(* LC_PROBE31_TYPE = "1" *) (* LC_PROBE31_WIDTH = "1" *) (* LC_PROBE320_IS_DATA = "1'b0" *) 
(* LC_PROBE320_IS_TRIG = "1'b0" *) (* LC_PROBE320_MU_CNT = "1" *) (* LC_PROBE320_PID = "16'b0000000101000000" *) 
(* LC_PROBE320_TYPE = "1" *) (* LC_PROBE320_WIDTH = "1" *) (* LC_PROBE321_IS_DATA = "1'b0" *) 
(* LC_PROBE321_IS_TRIG = "1'b0" *) (* LC_PROBE321_MU_CNT = "1" *) (* LC_PROBE321_PID = "16'b0000000101000001" *) 
(* LC_PROBE321_TYPE = "1" *) (* LC_PROBE321_WIDTH = "1" *) (* LC_PROBE322_IS_DATA = "1'b0" *) 
(* LC_PROBE322_IS_TRIG = "1'b0" *) (* LC_PROBE322_MU_CNT = "1" *) (* LC_PROBE322_PID = "16'b0000000101000010" *) 
(* LC_PROBE322_TYPE = "1" *) (* LC_PROBE322_WIDTH = "1" *) (* LC_PROBE323_IS_DATA = "1'b0" *) 
(* LC_PROBE323_IS_TRIG = "1'b0" *) (* LC_PROBE323_MU_CNT = "1" *) (* LC_PROBE323_PID = "16'b0000000101000011" *) 
(* LC_PROBE323_TYPE = "1" *) (* LC_PROBE323_WIDTH = "1" *) (* LC_PROBE324_IS_DATA = "1'b0" *) 
(* LC_PROBE324_IS_TRIG = "1'b0" *) (* LC_PROBE324_MU_CNT = "1" *) (* LC_PROBE324_PID = "16'b0000000101000100" *) 
(* LC_PROBE324_TYPE = "1" *) (* LC_PROBE324_WIDTH = "1" *) (* LC_PROBE325_IS_DATA = "1'b0" *) 
(* LC_PROBE325_IS_TRIG = "1'b0" *) (* LC_PROBE325_MU_CNT = "1" *) (* LC_PROBE325_PID = "16'b0000000101000101" *) 
(* LC_PROBE325_TYPE = "1" *) (* LC_PROBE325_WIDTH = "1" *) (* LC_PROBE326_IS_DATA = "1'b0" *) 
(* LC_PROBE326_IS_TRIG = "1'b0" *) (* LC_PROBE326_MU_CNT = "1" *) (* LC_PROBE326_PID = "16'b0000000101000110" *) 
(* LC_PROBE326_TYPE = "1" *) (* LC_PROBE326_WIDTH = "1" *) (* LC_PROBE327_IS_DATA = "1'b0" *) 
(* LC_PROBE327_IS_TRIG = "1'b0" *) (* LC_PROBE327_MU_CNT = "1" *) (* LC_PROBE327_PID = "16'b0000000101000111" *) 
(* LC_PROBE327_TYPE = "1" *) (* LC_PROBE327_WIDTH = "1" *) (* LC_PROBE328_IS_DATA = "1'b0" *) 
(* LC_PROBE328_IS_TRIG = "1'b0" *) (* LC_PROBE328_MU_CNT = "1" *) (* LC_PROBE328_PID = "16'b0000000101001000" *) 
(* LC_PROBE328_TYPE = "1" *) (* LC_PROBE328_WIDTH = "1" *) (* LC_PROBE329_IS_DATA = "1'b0" *) 
(* LC_PROBE329_IS_TRIG = "1'b0" *) (* LC_PROBE329_MU_CNT = "1" *) (* LC_PROBE329_PID = "16'b0000000101001001" *) 
(* LC_PROBE329_TYPE = "1" *) (* LC_PROBE329_WIDTH = "1" *) (* LC_PROBE32_IS_DATA = "1'b0" *) 
(* LC_PROBE32_IS_TRIG = "1'b0" *) (* LC_PROBE32_MU_CNT = "1" *) (* LC_PROBE32_PID = "16'b0000000000100000" *) 
(* LC_PROBE32_TYPE = "1" *) (* LC_PROBE32_WIDTH = "1" *) (* LC_PROBE330_IS_DATA = "1'b0" *) 
(* LC_PROBE330_IS_TRIG = "1'b0" *) (* LC_PROBE330_MU_CNT = "1" *) (* LC_PROBE330_PID = "16'b0000000101001010" *) 
(* LC_PROBE330_TYPE = "1" *) (* LC_PROBE330_WIDTH = "1" *) (* LC_PROBE331_IS_DATA = "1'b0" *) 
(* LC_PROBE331_IS_TRIG = "1'b0" *) (* LC_PROBE331_MU_CNT = "1" *) (* LC_PROBE331_PID = "16'b0000000101001011" *) 
(* LC_PROBE331_TYPE = "1" *) (* LC_PROBE331_WIDTH = "1" *) (* LC_PROBE332_IS_DATA = "1'b0" *) 
(* LC_PROBE332_IS_TRIG = "1'b0" *) (* LC_PROBE332_MU_CNT = "1" *) (* LC_PROBE332_PID = "16'b0000000101001100" *) 
(* LC_PROBE332_TYPE = "1" *) (* LC_PROBE332_WIDTH = "1" *) (* LC_PROBE333_IS_DATA = "1'b0" *) 
(* LC_PROBE333_IS_TRIG = "1'b0" *) (* LC_PROBE333_MU_CNT = "1" *) (* LC_PROBE333_PID = "16'b0000000101001101" *) 
(* LC_PROBE333_TYPE = "1" *) (* LC_PROBE333_WIDTH = "1" *) (* LC_PROBE334_IS_DATA = "1'b0" *) 
(* LC_PROBE334_IS_TRIG = "1'b0" *) (* LC_PROBE334_MU_CNT = "1" *) (* LC_PROBE334_PID = "16'b0000000101001110" *) 
(* LC_PROBE334_TYPE = "1" *) (* LC_PROBE334_WIDTH = "1" *) (* LC_PROBE335_IS_DATA = "1'b0" *) 
(* LC_PROBE335_IS_TRIG = "1'b0" *) (* LC_PROBE335_MU_CNT = "1" *) (* LC_PROBE335_PID = "16'b0000000101001111" *) 
(* LC_PROBE335_TYPE = "1" *) (* LC_PROBE335_WIDTH = "1" *) (* LC_PROBE336_IS_DATA = "1'b0" *) 
(* LC_PROBE336_IS_TRIG = "1'b0" *) (* LC_PROBE336_MU_CNT = "1" *) (* LC_PROBE336_PID = "16'b0000000101010000" *) 
(* LC_PROBE336_TYPE = "1" *) (* LC_PROBE336_WIDTH = "1" *) (* LC_PROBE337_IS_DATA = "1'b0" *) 
(* LC_PROBE337_IS_TRIG = "1'b0" *) (* LC_PROBE337_MU_CNT = "1" *) (* LC_PROBE337_PID = "16'b0000000101010001" *) 
(* LC_PROBE337_TYPE = "1" *) (* LC_PROBE337_WIDTH = "1" *) (* LC_PROBE338_IS_DATA = "1'b0" *) 
(* LC_PROBE338_IS_TRIG = "1'b0" *) (* LC_PROBE338_MU_CNT = "1" *) (* LC_PROBE338_PID = "16'b0000000101010010" *) 
(* LC_PROBE338_TYPE = "1" *) (* LC_PROBE338_WIDTH = "1" *) (* LC_PROBE339_IS_DATA = "1'b0" *) 
(* LC_PROBE339_IS_TRIG = "1'b0" *) (* LC_PROBE339_MU_CNT = "1" *) (* LC_PROBE339_PID = "16'b0000000101010011" *) 
(* LC_PROBE339_TYPE = "1" *) (* LC_PROBE339_WIDTH = "1" *) (* LC_PROBE33_IS_DATA = "1'b0" *) 
(* LC_PROBE33_IS_TRIG = "1'b0" *) (* LC_PROBE33_MU_CNT = "1" *) (* LC_PROBE33_PID = "16'b0000000000100001" *) 
(* LC_PROBE33_TYPE = "1" *) (* LC_PROBE33_WIDTH = "1" *) (* LC_PROBE340_IS_DATA = "1'b0" *) 
(* LC_PROBE340_IS_TRIG = "1'b0" *) (* LC_PROBE340_MU_CNT = "1" *) (* LC_PROBE340_PID = "16'b0000000101010100" *) 
(* LC_PROBE340_TYPE = "1" *) (* LC_PROBE340_WIDTH = "1" *) (* LC_PROBE341_IS_DATA = "1'b0" *) 
(* LC_PROBE341_IS_TRIG = "1'b0" *) (* LC_PROBE341_MU_CNT = "1" *) (* LC_PROBE341_PID = "16'b0000000101010101" *) 
(* LC_PROBE341_TYPE = "1" *) (* LC_PROBE341_WIDTH = "1" *) (* LC_PROBE342_IS_DATA = "1'b0" *) 
(* LC_PROBE342_IS_TRIG = "1'b0" *) (* LC_PROBE342_MU_CNT = "1" *) (* LC_PROBE342_PID = "16'b0000000101010110" *) 
(* LC_PROBE342_TYPE = "1" *) (* LC_PROBE342_WIDTH = "1" *) (* LC_PROBE343_IS_DATA = "1'b0" *) 
(* LC_PROBE343_IS_TRIG = "1'b0" *) (* LC_PROBE343_MU_CNT = "1" *) (* LC_PROBE343_PID = "16'b0000000101010111" *) 
(* LC_PROBE343_TYPE = "1" *) (* LC_PROBE343_WIDTH = "1" *) (* LC_PROBE344_IS_DATA = "1'b0" *) 
(* LC_PROBE344_IS_TRIG = "1'b0" *) (* LC_PROBE344_MU_CNT = "1" *) (* LC_PROBE344_PID = "16'b0000000101011000" *) 
(* LC_PROBE344_TYPE = "1" *) (* LC_PROBE344_WIDTH = "1" *) (* LC_PROBE345_IS_DATA = "1'b0" *) 
(* LC_PROBE345_IS_TRIG = "1'b0" *) (* LC_PROBE345_MU_CNT = "1" *) (* LC_PROBE345_PID = "16'b0000000101011001" *) 
(* LC_PROBE345_TYPE = "1" *) (* LC_PROBE345_WIDTH = "1" *) (* LC_PROBE346_IS_DATA = "1'b0" *) 
(* LC_PROBE346_IS_TRIG = "1'b0" *) (* LC_PROBE346_MU_CNT = "1" *) (* LC_PROBE346_PID = "16'b0000000101011010" *) 
(* LC_PROBE346_TYPE = "1" *) (* LC_PROBE346_WIDTH = "1" *) (* LC_PROBE347_IS_DATA = "1'b0" *) 
(* LC_PROBE347_IS_TRIG = "1'b0" *) (* LC_PROBE347_MU_CNT = "1" *) (* LC_PROBE347_PID = "16'b0000000101011011" *) 
(* LC_PROBE347_TYPE = "1" *) (* LC_PROBE347_WIDTH = "1" *) (* LC_PROBE348_IS_DATA = "1'b0" *) 
(* LC_PROBE348_IS_TRIG = "1'b0" *) (* LC_PROBE348_MU_CNT = "1" *) (* LC_PROBE348_PID = "16'b0000000101011100" *) 
(* LC_PROBE348_TYPE = "1" *) (* LC_PROBE348_WIDTH = "1" *) (* LC_PROBE349_IS_DATA = "1'b0" *) 
(* LC_PROBE349_IS_TRIG = "1'b0" *) (* LC_PROBE349_MU_CNT = "1" *) (* LC_PROBE349_PID = "16'b0000000101011101" *) 
(* LC_PROBE349_TYPE = "1" *) (* LC_PROBE349_WIDTH = "1" *) (* LC_PROBE34_IS_DATA = "1'b0" *) 
(* LC_PROBE34_IS_TRIG = "1'b0" *) (* LC_PROBE34_MU_CNT = "1" *) (* LC_PROBE34_PID = "16'b0000000000100010" *) 
(* LC_PROBE34_TYPE = "1" *) (* LC_PROBE34_WIDTH = "1" *) (* LC_PROBE350_IS_DATA = "1'b0" *) 
(* LC_PROBE350_IS_TRIG = "1'b0" *) (* LC_PROBE350_MU_CNT = "1" *) (* LC_PROBE350_PID = "16'b0000000101011110" *) 
(* LC_PROBE350_TYPE = "1" *) (* LC_PROBE350_WIDTH = "1" *) (* LC_PROBE351_IS_DATA = "1'b0" *) 
(* LC_PROBE351_IS_TRIG = "1'b0" *) (* LC_PROBE351_MU_CNT = "1" *) (* LC_PROBE351_PID = "16'b0000000101011111" *) 
(* LC_PROBE351_TYPE = "1" *) (* LC_PROBE351_WIDTH = "1" *) (* LC_PROBE352_IS_DATA = "1'b0" *) 
(* LC_PROBE352_IS_TRIG = "1'b0" *) (* LC_PROBE352_MU_CNT = "1" *) (* LC_PROBE352_PID = "16'b0000000101100000" *) 
(* LC_PROBE352_TYPE = "1" *) (* LC_PROBE352_WIDTH = "1" *) (* LC_PROBE353_IS_DATA = "1'b0" *) 
(* LC_PROBE353_IS_TRIG = "1'b0" *) (* LC_PROBE353_MU_CNT = "1" *) (* LC_PROBE353_PID = "16'b0000000101100001" *) 
(* LC_PROBE353_TYPE = "1" *) (* LC_PROBE353_WIDTH = "1" *) (* LC_PROBE354_IS_DATA = "1'b0" *) 
(* LC_PROBE354_IS_TRIG = "1'b0" *) (* LC_PROBE354_MU_CNT = "1" *) (* LC_PROBE354_PID = "16'b0000000101100010" *) 
(* LC_PROBE354_TYPE = "1" *) (* LC_PROBE354_WIDTH = "1" *) (* LC_PROBE355_IS_DATA = "1'b0" *) 
(* LC_PROBE355_IS_TRIG = "1'b0" *) (* LC_PROBE355_MU_CNT = "1" *) (* LC_PROBE355_PID = "16'b0000000101100011" *) 
(* LC_PROBE355_TYPE = "1" *) (* LC_PROBE355_WIDTH = "1" *) (* LC_PROBE356_IS_DATA = "1'b0" *) 
(* LC_PROBE356_IS_TRIG = "1'b0" *) (* LC_PROBE356_MU_CNT = "1" *) (* LC_PROBE356_PID = "16'b0000000101100100" *) 
(* LC_PROBE356_TYPE = "1" *) (* LC_PROBE356_WIDTH = "1" *) (* LC_PROBE357_IS_DATA = "1'b0" *) 
(* LC_PROBE357_IS_TRIG = "1'b0" *) (* LC_PROBE357_MU_CNT = "1" *) (* LC_PROBE357_PID = "16'b0000000101100101" *) 
(* LC_PROBE357_TYPE = "1" *) (* LC_PROBE357_WIDTH = "1" *) (* LC_PROBE358_IS_DATA = "1'b0" *) 
(* LC_PROBE358_IS_TRIG = "1'b0" *) (* LC_PROBE358_MU_CNT = "1" *) (* LC_PROBE358_PID = "16'b0000000101100110" *) 
(* LC_PROBE358_TYPE = "1" *) (* LC_PROBE358_WIDTH = "1" *) (* LC_PROBE359_IS_DATA = "1'b0" *) 
(* LC_PROBE359_IS_TRIG = "1'b0" *) (* LC_PROBE359_MU_CNT = "1" *) (* LC_PROBE359_PID = "16'b0000000101100111" *) 
(* LC_PROBE359_TYPE = "1" *) (* LC_PROBE359_WIDTH = "1" *) (* LC_PROBE35_IS_DATA = "1'b0" *) 
(* LC_PROBE35_IS_TRIG = "1'b0" *) (* LC_PROBE35_MU_CNT = "1" *) (* LC_PROBE35_PID = "16'b0000000000100011" *) 
(* LC_PROBE35_TYPE = "1" *) (* LC_PROBE35_WIDTH = "1" *) (* LC_PROBE360_IS_DATA = "1'b0" *) 
(* LC_PROBE360_IS_TRIG = "1'b0" *) (* LC_PROBE360_MU_CNT = "1" *) (* LC_PROBE360_PID = "16'b0000000101101000" *) 
(* LC_PROBE360_TYPE = "1" *) (* LC_PROBE360_WIDTH = "1" *) (* LC_PROBE361_IS_DATA = "1'b0" *) 
(* LC_PROBE361_IS_TRIG = "1'b0" *) (* LC_PROBE361_MU_CNT = "1" *) (* LC_PROBE361_PID = "16'b0000000101101001" *) 
(* LC_PROBE361_TYPE = "1" *) (* LC_PROBE361_WIDTH = "1" *) (* LC_PROBE362_IS_DATA = "1'b0" *) 
(* LC_PROBE362_IS_TRIG = "1'b0" *) (* LC_PROBE362_MU_CNT = "1" *) (* LC_PROBE362_PID = "16'b0000000101101010" *) 
(* LC_PROBE362_TYPE = "1" *) (* LC_PROBE362_WIDTH = "1" *) (* LC_PROBE363_IS_DATA = "1'b0" *) 
(* LC_PROBE363_IS_TRIG = "1'b0" *) (* LC_PROBE363_MU_CNT = "1" *) (* LC_PROBE363_PID = "16'b0000000101101011" *) 
(* LC_PROBE363_TYPE = "1" *) (* LC_PROBE363_WIDTH = "1" *) (* LC_PROBE364_IS_DATA = "1'b0" *) 
(* LC_PROBE364_IS_TRIG = "1'b0" *) (* LC_PROBE364_MU_CNT = "1" *) (* LC_PROBE364_PID = "16'b0000000101101100" *) 
(* LC_PROBE364_TYPE = "1" *) (* LC_PROBE364_WIDTH = "1" *) (* LC_PROBE365_IS_DATA = "1'b0" *) 
(* LC_PROBE365_IS_TRIG = "1'b0" *) (* LC_PROBE365_MU_CNT = "1" *) (* LC_PROBE365_PID = "16'b0000000101101101" *) 
(* LC_PROBE365_TYPE = "1" *) (* LC_PROBE365_WIDTH = "1" *) (* LC_PROBE366_IS_DATA = "1'b0" *) 
(* LC_PROBE366_IS_TRIG = "1'b0" *) (* LC_PROBE366_MU_CNT = "1" *) (* LC_PROBE366_PID = "16'b0000000101101110" *) 
(* LC_PROBE366_TYPE = "1" *) (* LC_PROBE366_WIDTH = "1" *) (* LC_PROBE367_IS_DATA = "1'b0" *) 
(* LC_PROBE367_IS_TRIG = "1'b0" *) (* LC_PROBE367_MU_CNT = "1" *) (* LC_PROBE367_PID = "16'b0000000101101111" *) 
(* LC_PROBE367_TYPE = "1" *) (* LC_PROBE367_WIDTH = "1" *) (* LC_PROBE368_IS_DATA = "1'b0" *) 
(* LC_PROBE368_IS_TRIG = "1'b0" *) (* LC_PROBE368_MU_CNT = "1" *) (* LC_PROBE368_PID = "16'b0000000101110000" *) 
(* LC_PROBE368_TYPE = "1" *) (* LC_PROBE368_WIDTH = "1" *) (* LC_PROBE369_IS_DATA = "1'b0" *) 
(* LC_PROBE369_IS_TRIG = "1'b0" *) (* LC_PROBE369_MU_CNT = "1" *) (* LC_PROBE369_PID = "16'b0000000101110001" *) 
(* LC_PROBE369_TYPE = "1" *) (* LC_PROBE369_WIDTH = "1" *) (* LC_PROBE36_IS_DATA = "1'b0" *) 
(* LC_PROBE36_IS_TRIG = "1'b0" *) (* LC_PROBE36_MU_CNT = "1" *) (* LC_PROBE36_PID = "16'b0000000000100100" *) 
(* LC_PROBE36_TYPE = "1" *) (* LC_PROBE36_WIDTH = "1" *) (* LC_PROBE370_IS_DATA = "1'b0" *) 
(* LC_PROBE370_IS_TRIG = "1'b0" *) (* LC_PROBE370_MU_CNT = "1" *) (* LC_PROBE370_PID = "16'b0000000101110010" *) 
(* LC_PROBE370_TYPE = "1" *) (* LC_PROBE370_WIDTH = "1" *) (* LC_PROBE371_IS_DATA = "1'b0" *) 
(* LC_PROBE371_IS_TRIG = "1'b0" *) (* LC_PROBE371_MU_CNT = "1" *) (* LC_PROBE371_PID = "16'b0000000101110011" *) 
(* LC_PROBE371_TYPE = "1" *) (* LC_PROBE371_WIDTH = "1" *) (* LC_PROBE372_IS_DATA = "1'b0" *) 
(* LC_PROBE372_IS_TRIG = "1'b0" *) (* LC_PROBE372_MU_CNT = "1" *) (* LC_PROBE372_PID = "16'b0000000101110100" *) 
(* LC_PROBE372_TYPE = "1" *) (* LC_PROBE372_WIDTH = "1" *) (* LC_PROBE373_IS_DATA = "1'b0" *) 
(* LC_PROBE373_IS_TRIG = "1'b0" *) (* LC_PROBE373_MU_CNT = "1" *) (* LC_PROBE373_PID = "16'b0000000101110101" *) 
(* LC_PROBE373_TYPE = "1" *) (* LC_PROBE373_WIDTH = "1" *) (* LC_PROBE374_IS_DATA = "1'b0" *) 
(* LC_PROBE374_IS_TRIG = "1'b0" *) (* LC_PROBE374_MU_CNT = "1" *) (* LC_PROBE374_PID = "16'b0000000101110110" *) 
(* LC_PROBE374_TYPE = "1" *) (* LC_PROBE374_WIDTH = "1" *) (* LC_PROBE375_IS_DATA = "1'b0" *) 
(* LC_PROBE375_IS_TRIG = "1'b0" *) (* LC_PROBE375_MU_CNT = "1" *) (* LC_PROBE375_PID = "16'b0000000101110111" *) 
(* LC_PROBE375_TYPE = "1" *) (* LC_PROBE375_WIDTH = "1" *) (* LC_PROBE376_IS_DATA = "1'b0" *) 
(* LC_PROBE376_IS_TRIG = "1'b0" *) (* LC_PROBE376_MU_CNT = "1" *) (* LC_PROBE376_PID = "16'b0000000101111000" *) 
(* LC_PROBE376_TYPE = "1" *) (* LC_PROBE376_WIDTH = "1" *) (* LC_PROBE377_IS_DATA = "1'b0" *) 
(* LC_PROBE377_IS_TRIG = "1'b0" *) (* LC_PROBE377_MU_CNT = "1" *) (* LC_PROBE377_PID = "16'b0000000101111001" *) 
(* LC_PROBE377_TYPE = "1" *) (* LC_PROBE377_WIDTH = "1" *) (* LC_PROBE378_IS_DATA = "1'b0" *) 
(* LC_PROBE378_IS_TRIG = "1'b0" *) (* LC_PROBE378_MU_CNT = "1" *) (* LC_PROBE378_PID = "16'b0000000101111010" *) 
(* LC_PROBE378_TYPE = "1" *) (* LC_PROBE378_WIDTH = "1" *) (* LC_PROBE379_IS_DATA = "1'b0" *) 
(* LC_PROBE379_IS_TRIG = "1'b0" *) (* LC_PROBE379_MU_CNT = "1" *) (* LC_PROBE379_PID = "16'b0000000101111011" *) 
(* LC_PROBE379_TYPE = "1" *) (* LC_PROBE379_WIDTH = "1" *) (* LC_PROBE37_IS_DATA = "1'b0" *) 
(* LC_PROBE37_IS_TRIG = "1'b0" *) (* LC_PROBE37_MU_CNT = "1" *) (* LC_PROBE37_PID = "16'b0000000000100101" *) 
(* LC_PROBE37_TYPE = "1" *) (* LC_PROBE37_WIDTH = "1" *) (* LC_PROBE380_IS_DATA = "1'b0" *) 
(* LC_PROBE380_IS_TRIG = "1'b0" *) (* LC_PROBE380_MU_CNT = "1" *) (* LC_PROBE380_PID = "16'b0000000101111100" *) 
(* LC_PROBE380_TYPE = "1" *) (* LC_PROBE380_WIDTH = "1" *) (* LC_PROBE381_IS_DATA = "1'b0" *) 
(* LC_PROBE381_IS_TRIG = "1'b0" *) (* LC_PROBE381_MU_CNT = "1" *) (* LC_PROBE381_PID = "16'b0000000101111101" *) 
(* LC_PROBE381_TYPE = "1" *) (* LC_PROBE381_WIDTH = "1" *) (* LC_PROBE382_IS_DATA = "1'b0" *) 
(* LC_PROBE382_IS_TRIG = "1'b0" *) (* LC_PROBE382_MU_CNT = "1" *) (* LC_PROBE382_PID = "16'b0000000101111110" *) 
(* LC_PROBE382_TYPE = "1" *) (* LC_PROBE382_WIDTH = "1" *) (* LC_PROBE383_IS_DATA = "1'b0" *) 
(* LC_PROBE383_IS_TRIG = "1'b0" *) (* LC_PROBE383_MU_CNT = "1" *) (* LC_PROBE383_PID = "16'b0000000101111111" *) 
(* LC_PROBE383_TYPE = "1" *) (* LC_PROBE383_WIDTH = "1" *) (* LC_PROBE384_IS_DATA = "1'b0" *) 
(* LC_PROBE384_IS_TRIG = "1'b0" *) (* LC_PROBE384_MU_CNT = "1" *) (* LC_PROBE384_PID = "16'b0000000110000000" *) 
(* LC_PROBE384_TYPE = "1" *) (* LC_PROBE384_WIDTH = "1" *) (* LC_PROBE385_IS_DATA = "1'b0" *) 
(* LC_PROBE385_IS_TRIG = "1'b0" *) (* LC_PROBE385_MU_CNT = "1" *) (* LC_PROBE385_PID = "16'b0000000110000001" *) 
(* LC_PROBE385_TYPE = "1" *) (* LC_PROBE385_WIDTH = "1" *) (* LC_PROBE386_IS_DATA = "1'b0" *) 
(* LC_PROBE386_IS_TRIG = "1'b0" *) (* LC_PROBE386_MU_CNT = "1" *) (* LC_PROBE386_PID = "16'b0000000110000010" *) 
(* LC_PROBE386_TYPE = "1" *) (* LC_PROBE386_WIDTH = "1" *) (* LC_PROBE387_IS_DATA = "1'b0" *) 
(* LC_PROBE387_IS_TRIG = "1'b0" *) (* LC_PROBE387_MU_CNT = "1" *) (* LC_PROBE387_PID = "16'b0000000110000011" *) 
(* LC_PROBE387_TYPE = "1" *) (* LC_PROBE387_WIDTH = "1" *) (* LC_PROBE388_IS_DATA = "1'b0" *) 
(* LC_PROBE388_IS_TRIG = "1'b0" *) (* LC_PROBE388_MU_CNT = "1" *) (* LC_PROBE388_PID = "16'b0000000110000100" *) 
(* LC_PROBE388_TYPE = "1" *) (* LC_PROBE388_WIDTH = "1" *) (* LC_PROBE389_IS_DATA = "1'b0" *) 
(* LC_PROBE389_IS_TRIG = "1'b0" *) (* LC_PROBE389_MU_CNT = "1" *) (* LC_PROBE389_PID = "16'b0000000110000101" *) 
(* LC_PROBE389_TYPE = "1" *) (* LC_PROBE389_WIDTH = "1" *) (* LC_PROBE38_IS_DATA = "1'b0" *) 
(* LC_PROBE38_IS_TRIG = "1'b0" *) (* LC_PROBE38_MU_CNT = "1" *) (* LC_PROBE38_PID = "16'b0000000000100110" *) 
(* LC_PROBE38_TYPE = "1" *) (* LC_PROBE38_WIDTH = "1" *) (* LC_PROBE390_IS_DATA = "1'b0" *) 
(* LC_PROBE390_IS_TRIG = "1'b0" *) (* LC_PROBE390_MU_CNT = "1" *) (* LC_PROBE390_PID = "16'b0000000110000110" *) 
(* LC_PROBE390_TYPE = "1" *) (* LC_PROBE390_WIDTH = "1" *) (* LC_PROBE391_IS_DATA = "1'b0" *) 
(* LC_PROBE391_IS_TRIG = "1'b0" *) (* LC_PROBE391_MU_CNT = "1" *) (* LC_PROBE391_PID = "16'b0000000110000111" *) 
(* LC_PROBE391_TYPE = "1" *) (* LC_PROBE391_WIDTH = "1" *) (* LC_PROBE392_IS_DATA = "1'b0" *) 
(* LC_PROBE392_IS_TRIG = "1'b0" *) (* LC_PROBE392_MU_CNT = "1" *) (* LC_PROBE392_PID = "16'b0000000110001000" *) 
(* LC_PROBE392_TYPE = "1" *) (* LC_PROBE392_WIDTH = "1" *) (* LC_PROBE393_IS_DATA = "1'b0" *) 
(* LC_PROBE393_IS_TRIG = "1'b0" *) (* LC_PROBE393_MU_CNT = "1" *) (* LC_PROBE393_PID = "16'b0000000110001001" *) 
(* LC_PROBE393_TYPE = "1" *) (* LC_PROBE393_WIDTH = "1" *) (* LC_PROBE394_IS_DATA = "1'b0" *) 
(* LC_PROBE394_IS_TRIG = "1'b0" *) (* LC_PROBE394_MU_CNT = "1" *) (* LC_PROBE394_PID = "16'b0000000110001010" *) 
(* LC_PROBE394_TYPE = "1" *) (* LC_PROBE394_WIDTH = "1" *) (* LC_PROBE395_IS_DATA = "1'b0" *) 
(* LC_PROBE395_IS_TRIG = "1'b0" *) (* LC_PROBE395_MU_CNT = "1" *) (* LC_PROBE395_PID = "16'b0000000110001011" *) 
(* LC_PROBE395_TYPE = "1" *) (* LC_PROBE395_WIDTH = "1" *) (* LC_PROBE396_IS_DATA = "1'b0" *) 
(* LC_PROBE396_IS_TRIG = "1'b0" *) (* LC_PROBE396_MU_CNT = "1" *) (* LC_PROBE396_PID = "16'b0000000110001100" *) 
(* LC_PROBE396_TYPE = "1" *) (* LC_PROBE396_WIDTH = "1" *) (* LC_PROBE397_IS_DATA = "1'b0" *) 
(* LC_PROBE397_IS_TRIG = "1'b0" *) (* LC_PROBE397_MU_CNT = "1" *) (* LC_PROBE397_PID = "16'b0000000110001101" *) 
(* LC_PROBE397_TYPE = "1" *) (* LC_PROBE397_WIDTH = "1" *) (* LC_PROBE398_IS_DATA = "1'b0" *) 
(* LC_PROBE398_IS_TRIG = "1'b0" *) (* LC_PROBE398_MU_CNT = "1" *) (* LC_PROBE398_PID = "16'b0000000110001110" *) 
(* LC_PROBE398_TYPE = "1" *) (* LC_PROBE398_WIDTH = "1" *) (* LC_PROBE399_IS_DATA = "1'b0" *) 
(* LC_PROBE399_IS_TRIG = "1'b0" *) (* LC_PROBE399_MU_CNT = "1" *) (* LC_PROBE399_PID = "16'b0000000110001111" *) 
(* LC_PROBE399_TYPE = "1" *) (* LC_PROBE399_WIDTH = "1" *) (* LC_PROBE39_IS_DATA = "1'b0" *) 
(* LC_PROBE39_IS_TRIG = "1'b0" *) (* LC_PROBE39_MU_CNT = "1" *) (* LC_PROBE39_PID = "16'b0000000000100111" *) 
(* LC_PROBE39_TYPE = "1" *) (* LC_PROBE39_WIDTH = "1" *) (* LC_PROBE3_IS_DATA = "1'b0" *) 
(* LC_PROBE3_IS_TRIG = "1'b0" *) (* LC_PROBE3_MU_CNT = "1" *) (* LC_PROBE3_PID = "16'b0000000000000011" *) 
(* LC_PROBE3_TYPE = "1" *) (* LC_PROBE3_WIDTH = "1" *) (* LC_PROBE400_IS_DATA = "1'b0" *) 
(* LC_PROBE400_IS_TRIG = "1'b0" *) (* LC_PROBE400_MU_CNT = "1" *) (* LC_PROBE400_PID = "16'b0000000110010000" *) 
(* LC_PROBE400_TYPE = "1" *) (* LC_PROBE400_WIDTH = "1" *) (* LC_PROBE401_IS_DATA = "1'b0" *) 
(* LC_PROBE401_IS_TRIG = "1'b0" *) (* LC_PROBE401_MU_CNT = "1" *) (* LC_PROBE401_PID = "16'b0000000110010001" *) 
(* LC_PROBE401_TYPE = "1" *) (* LC_PROBE401_WIDTH = "1" *) (* LC_PROBE402_IS_DATA = "1'b0" *) 
(* LC_PROBE402_IS_TRIG = "1'b0" *) (* LC_PROBE402_MU_CNT = "1" *) (* LC_PROBE402_PID = "16'b0000000110010010" *) 
(* LC_PROBE402_TYPE = "1" *) (* LC_PROBE402_WIDTH = "1" *) (* LC_PROBE403_IS_DATA = "1'b0" *) 
(* LC_PROBE403_IS_TRIG = "1'b0" *) (* LC_PROBE403_MU_CNT = "1" *) (* LC_PROBE403_PID = "16'b0000000110010011" *) 
(* LC_PROBE403_TYPE = "1" *) (* LC_PROBE403_WIDTH = "1" *) (* LC_PROBE404_IS_DATA = "1'b0" *) 
(* LC_PROBE404_IS_TRIG = "1'b0" *) (* LC_PROBE404_MU_CNT = "1" *) (* LC_PROBE404_PID = "16'b0000000110010100" *) 
(* LC_PROBE404_TYPE = "1" *) (* LC_PROBE404_WIDTH = "1" *) (* LC_PROBE405_IS_DATA = "1'b0" *) 
(* LC_PROBE405_IS_TRIG = "1'b0" *) (* LC_PROBE405_MU_CNT = "1" *) (* LC_PROBE405_PID = "16'b0000000110010101" *) 
(* LC_PROBE405_TYPE = "1" *) (* LC_PROBE405_WIDTH = "1" *) (* LC_PROBE406_IS_DATA = "1'b0" *) 
(* LC_PROBE406_IS_TRIG = "1'b0" *) (* LC_PROBE406_MU_CNT = "1" *) (* LC_PROBE406_PID = "16'b0000000110010110" *) 
(* LC_PROBE406_TYPE = "1" *) (* LC_PROBE406_WIDTH = "1" *) (* LC_PROBE407_IS_DATA = "1'b0" *) 
(* LC_PROBE407_IS_TRIG = "1'b0" *) (* LC_PROBE407_MU_CNT = "1" *) (* LC_PROBE407_PID = "16'b0000000110010111" *) 
(* LC_PROBE407_TYPE = "1" *) (* LC_PROBE407_WIDTH = "1" *) (* LC_PROBE408_IS_DATA = "1'b0" *) 
(* LC_PROBE408_IS_TRIG = "1'b0" *) (* LC_PROBE408_MU_CNT = "1" *) (* LC_PROBE408_PID = "16'b0000000110011000" *) 
(* LC_PROBE408_TYPE = "1" *) (* LC_PROBE408_WIDTH = "1" *) (* LC_PROBE409_IS_DATA = "1'b0" *) 
(* LC_PROBE409_IS_TRIG = "1'b0" *) (* LC_PROBE409_MU_CNT = "1" *) (* LC_PROBE409_PID = "16'b0000000110011001" *) 
(* LC_PROBE409_TYPE = "1" *) (* LC_PROBE409_WIDTH = "1" *) (* LC_PROBE40_IS_DATA = "1'b0" *) 
(* LC_PROBE40_IS_TRIG = "1'b0" *) (* LC_PROBE40_MU_CNT = "1" *) (* LC_PROBE40_PID = "16'b0000000000101000" *) 
(* LC_PROBE40_TYPE = "1" *) (* LC_PROBE40_WIDTH = "1" *) (* LC_PROBE410_IS_DATA = "1'b0" *) 
(* LC_PROBE410_IS_TRIG = "1'b0" *) (* LC_PROBE410_MU_CNT = "1" *) (* LC_PROBE410_PID = "16'b0000000110011010" *) 
(* LC_PROBE410_TYPE = "1" *) (* LC_PROBE410_WIDTH = "1" *) (* LC_PROBE411_IS_DATA = "1'b0" *) 
(* LC_PROBE411_IS_TRIG = "1'b0" *) (* LC_PROBE411_MU_CNT = "1" *) (* LC_PROBE411_PID = "16'b0000000110011011" *) 
(* LC_PROBE411_TYPE = "1" *) (* LC_PROBE411_WIDTH = "1" *) (* LC_PROBE412_IS_DATA = "1'b0" *) 
(* LC_PROBE412_IS_TRIG = "1'b0" *) (* LC_PROBE412_MU_CNT = "1" *) (* LC_PROBE412_PID = "16'b0000000110011100" *) 
(* LC_PROBE412_TYPE = "1" *) (* LC_PROBE412_WIDTH = "1" *) (* LC_PROBE413_IS_DATA = "1'b0" *) 
(* LC_PROBE413_IS_TRIG = "1'b0" *) (* LC_PROBE413_MU_CNT = "1" *) (* LC_PROBE413_PID = "16'b0000000110011101" *) 
(* LC_PROBE413_TYPE = "1" *) (* LC_PROBE413_WIDTH = "1" *) (* LC_PROBE414_IS_DATA = "1'b0" *) 
(* LC_PROBE414_IS_TRIG = "1'b0" *) (* LC_PROBE414_MU_CNT = "1" *) (* LC_PROBE414_PID = "16'b0000000110011110" *) 
(* LC_PROBE414_TYPE = "1" *) (* LC_PROBE414_WIDTH = "1" *) (* LC_PROBE415_IS_DATA = "1'b0" *) 
(* LC_PROBE415_IS_TRIG = "1'b0" *) (* LC_PROBE415_MU_CNT = "1" *) (* LC_PROBE415_PID = "16'b0000000110011111" *) 
(* LC_PROBE415_TYPE = "1" *) (* LC_PROBE415_WIDTH = "1" *) (* LC_PROBE416_IS_DATA = "1'b0" *) 
(* LC_PROBE416_IS_TRIG = "1'b0" *) (* LC_PROBE416_MU_CNT = "1" *) (* LC_PROBE416_PID = "16'b0000000110100000" *) 
(* LC_PROBE416_TYPE = "1" *) (* LC_PROBE416_WIDTH = "1" *) (* LC_PROBE417_IS_DATA = "1'b0" *) 
(* LC_PROBE417_IS_TRIG = "1'b0" *) (* LC_PROBE417_MU_CNT = "1" *) (* LC_PROBE417_PID = "16'b0000000110100001" *) 
(* LC_PROBE417_TYPE = "1" *) (* LC_PROBE417_WIDTH = "1" *) (* LC_PROBE418_IS_DATA = "1'b0" *) 
(* LC_PROBE418_IS_TRIG = "1'b0" *) (* LC_PROBE418_MU_CNT = "1" *) (* LC_PROBE418_PID = "16'b0000000110100010" *) 
(* LC_PROBE418_TYPE = "1" *) (* LC_PROBE418_WIDTH = "1" *) (* LC_PROBE419_IS_DATA = "1'b0" *) 
(* LC_PROBE419_IS_TRIG = "1'b0" *) (* LC_PROBE419_MU_CNT = "1" *) (* LC_PROBE419_PID = "16'b0000000110100011" *) 
(* LC_PROBE419_TYPE = "1" *) (* LC_PROBE419_WIDTH = "1" *) (* LC_PROBE41_IS_DATA = "1'b0" *) 
(* LC_PROBE41_IS_TRIG = "1'b0" *) (* LC_PROBE41_MU_CNT = "1" *) (* LC_PROBE41_PID = "16'b0000000000101001" *) 
(* LC_PROBE41_TYPE = "1" *) (* LC_PROBE41_WIDTH = "1" *) (* LC_PROBE420_IS_DATA = "1'b0" *) 
(* LC_PROBE420_IS_TRIG = "1'b0" *) (* LC_PROBE420_MU_CNT = "1" *) (* LC_PROBE420_PID = "16'b0000000110100100" *) 
(* LC_PROBE420_TYPE = "1" *) (* LC_PROBE420_WIDTH = "1" *) (* LC_PROBE421_IS_DATA = "1'b0" *) 
(* LC_PROBE421_IS_TRIG = "1'b0" *) (* LC_PROBE421_MU_CNT = "1" *) (* LC_PROBE421_PID = "16'b0000000110100101" *) 
(* LC_PROBE421_TYPE = "1" *) (* LC_PROBE421_WIDTH = "1" *) (* LC_PROBE422_IS_DATA = "1'b0" *) 
(* LC_PROBE422_IS_TRIG = "1'b0" *) (* LC_PROBE422_MU_CNT = "1" *) (* LC_PROBE422_PID = "16'b0000000110100110" *) 
(* LC_PROBE422_TYPE = "1" *) (* LC_PROBE422_WIDTH = "1" *) (* LC_PROBE423_IS_DATA = "1'b0" *) 
(* LC_PROBE423_IS_TRIG = "1'b0" *) (* LC_PROBE423_MU_CNT = "1" *) (* LC_PROBE423_PID = "16'b0000000110100111" *) 
(* LC_PROBE423_TYPE = "1" *) (* LC_PROBE423_WIDTH = "1" *) (* LC_PROBE424_IS_DATA = "1'b0" *) 
(* LC_PROBE424_IS_TRIG = "1'b0" *) (* LC_PROBE424_MU_CNT = "1" *) (* LC_PROBE424_PID = "16'b0000000110101000" *) 
(* LC_PROBE424_TYPE = "1" *) (* LC_PROBE424_WIDTH = "1" *) (* LC_PROBE425_IS_DATA = "1'b0" *) 
(* LC_PROBE425_IS_TRIG = "1'b0" *) (* LC_PROBE425_MU_CNT = "1" *) (* LC_PROBE425_PID = "16'b0000000110101001" *) 
(* LC_PROBE425_TYPE = "1" *) (* LC_PROBE425_WIDTH = "1" *) (* LC_PROBE426_IS_DATA = "1'b0" *) 
(* LC_PROBE426_IS_TRIG = "1'b0" *) (* LC_PROBE426_MU_CNT = "1" *) (* LC_PROBE426_PID = "16'b0000000110101010" *) 
(* LC_PROBE426_TYPE = "1" *) (* LC_PROBE426_WIDTH = "1" *) (* LC_PROBE427_IS_DATA = "1'b0" *) 
(* LC_PROBE427_IS_TRIG = "1'b0" *) (* LC_PROBE427_MU_CNT = "1" *) (* LC_PROBE427_PID = "16'b0000000110101011" *) 
(* LC_PROBE427_TYPE = "1" *) (* LC_PROBE427_WIDTH = "1" *) (* LC_PROBE428_IS_DATA = "1'b0" *) 
(* LC_PROBE428_IS_TRIG = "1'b0" *) (* LC_PROBE428_MU_CNT = "1" *) (* LC_PROBE428_PID = "16'b0000000110101100" *) 
(* LC_PROBE428_TYPE = "1" *) (* LC_PROBE428_WIDTH = "1" *) (* LC_PROBE429_IS_DATA = "1'b0" *) 
(* LC_PROBE429_IS_TRIG = "1'b0" *) (* LC_PROBE429_MU_CNT = "1" *) (* LC_PROBE429_PID = "16'b0000000110101101" *) 
(* LC_PROBE429_TYPE = "1" *) (* LC_PROBE429_WIDTH = "1" *) (* LC_PROBE42_IS_DATA = "1'b0" *) 
(* LC_PROBE42_IS_TRIG = "1'b0" *) (* LC_PROBE42_MU_CNT = "1" *) (* LC_PROBE42_PID = "16'b0000000000101010" *) 
(* LC_PROBE42_TYPE = "1" *) (* LC_PROBE42_WIDTH = "1" *) (* LC_PROBE430_IS_DATA = "1'b0" *) 
(* LC_PROBE430_IS_TRIG = "1'b0" *) (* LC_PROBE430_MU_CNT = "1" *) (* LC_PROBE430_PID = "16'b0000000110101110" *) 
(* LC_PROBE430_TYPE = "1" *) (* LC_PROBE430_WIDTH = "1" *) (* LC_PROBE431_IS_DATA = "1'b0" *) 
(* LC_PROBE431_IS_TRIG = "1'b0" *) (* LC_PROBE431_MU_CNT = "1" *) (* LC_PROBE431_PID = "16'b0000000110101111" *) 
(* LC_PROBE431_TYPE = "1" *) (* LC_PROBE431_WIDTH = "1" *) (* LC_PROBE432_IS_DATA = "1'b0" *) 
(* LC_PROBE432_IS_TRIG = "1'b0" *) (* LC_PROBE432_MU_CNT = "1" *) (* LC_PROBE432_PID = "16'b0000000110110000" *) 
(* LC_PROBE432_TYPE = "1" *) (* LC_PROBE432_WIDTH = "1" *) (* LC_PROBE433_IS_DATA = "1'b0" *) 
(* LC_PROBE433_IS_TRIG = "1'b0" *) (* LC_PROBE433_MU_CNT = "1" *) (* LC_PROBE433_PID = "16'b0000000110110001" *) 
(* LC_PROBE433_TYPE = "1" *) (* LC_PROBE433_WIDTH = "1" *) (* LC_PROBE434_IS_DATA = "1'b0" *) 
(* LC_PROBE434_IS_TRIG = "1'b0" *) (* LC_PROBE434_MU_CNT = "1" *) (* LC_PROBE434_PID = "16'b0000000110110010" *) 
(* LC_PROBE434_TYPE = "1" *) (* LC_PROBE434_WIDTH = "1" *) (* LC_PROBE435_IS_DATA = "1'b0" *) 
(* LC_PROBE435_IS_TRIG = "1'b0" *) (* LC_PROBE435_MU_CNT = "1" *) (* LC_PROBE435_PID = "16'b0000000110110011" *) 
(* LC_PROBE435_TYPE = "1" *) (* LC_PROBE435_WIDTH = "1" *) (* LC_PROBE436_IS_DATA = "1'b0" *) 
(* LC_PROBE436_IS_TRIG = "1'b0" *) (* LC_PROBE436_MU_CNT = "1" *) (* LC_PROBE436_PID = "16'b0000000110110100" *) 
(* LC_PROBE436_TYPE = "1" *) (* LC_PROBE436_WIDTH = "1" *) (* LC_PROBE437_IS_DATA = "1'b0" *) 
(* LC_PROBE437_IS_TRIG = "1'b0" *) (* LC_PROBE437_MU_CNT = "1" *) (* LC_PROBE437_PID = "16'b0000000110110101" *) 
(* LC_PROBE437_TYPE = "1" *) (* LC_PROBE437_WIDTH = "1" *) (* LC_PROBE438_IS_DATA = "1'b0" *) 
(* LC_PROBE438_IS_TRIG = "1'b0" *) (* LC_PROBE438_MU_CNT = "1" *) (* LC_PROBE438_PID = "16'b0000000110110110" *) 
(* LC_PROBE438_TYPE = "1" *) (* LC_PROBE438_WIDTH = "1" *) (* LC_PROBE439_IS_DATA = "1'b0" *) 
(* LC_PROBE439_IS_TRIG = "1'b0" *) (* LC_PROBE439_MU_CNT = "1" *) (* LC_PROBE439_PID = "16'b0000000110110111" *) 
(* LC_PROBE439_TYPE = "1" *) (* LC_PROBE439_WIDTH = "1" *) (* LC_PROBE43_IS_DATA = "1'b0" *) 
(* LC_PROBE43_IS_TRIG = "1'b0" *) (* LC_PROBE43_MU_CNT = "1" *) (* LC_PROBE43_PID = "16'b0000000000101011" *) 
(* LC_PROBE43_TYPE = "1" *) (* LC_PROBE43_WIDTH = "1" *) (* LC_PROBE440_IS_DATA = "1'b0" *) 
(* LC_PROBE440_IS_TRIG = "1'b0" *) (* LC_PROBE440_MU_CNT = "1" *) (* LC_PROBE440_PID = "16'b0000000110111000" *) 
(* LC_PROBE440_TYPE = "1" *) (* LC_PROBE440_WIDTH = "1" *) (* LC_PROBE441_IS_DATA = "1'b0" *) 
(* LC_PROBE441_IS_TRIG = "1'b0" *) (* LC_PROBE441_MU_CNT = "1" *) (* LC_PROBE441_PID = "16'b0000000110111001" *) 
(* LC_PROBE441_TYPE = "1" *) (* LC_PROBE441_WIDTH = "1" *) (* LC_PROBE442_IS_DATA = "1'b0" *) 
(* LC_PROBE442_IS_TRIG = "1'b0" *) (* LC_PROBE442_MU_CNT = "1" *) (* LC_PROBE442_PID = "16'b0000000110111010" *) 
(* LC_PROBE442_TYPE = "1" *) (* LC_PROBE442_WIDTH = "1" *) (* LC_PROBE443_IS_DATA = "1'b0" *) 
(* LC_PROBE443_IS_TRIG = "1'b0" *) (* LC_PROBE443_MU_CNT = "1" *) (* LC_PROBE443_PID = "16'b0000000110111011" *) 
(* LC_PROBE443_TYPE = "1" *) (* LC_PROBE443_WIDTH = "1" *) (* LC_PROBE444_IS_DATA = "1'b0" *) 
(* LC_PROBE444_IS_TRIG = "1'b0" *) (* LC_PROBE444_MU_CNT = "1" *) (* LC_PROBE444_PID = "16'b0000000110111100" *) 
(* LC_PROBE444_TYPE = "1" *) (* LC_PROBE444_WIDTH = "1" *) (* LC_PROBE445_IS_DATA = "1'b0" *) 
(* LC_PROBE445_IS_TRIG = "1'b0" *) (* LC_PROBE445_MU_CNT = "1" *) (* LC_PROBE445_PID = "16'b0000000110111101" *) 
(* LC_PROBE445_TYPE = "1" *) (* LC_PROBE445_WIDTH = "1" *) (* LC_PROBE446_IS_DATA = "1'b0" *) 
(* LC_PROBE446_IS_TRIG = "1'b0" *) (* LC_PROBE446_MU_CNT = "1" *) (* LC_PROBE446_PID = "16'b0000000110111110" *) 
(* LC_PROBE446_TYPE = "1" *) (* LC_PROBE446_WIDTH = "1" *) (* LC_PROBE447_IS_DATA = "1'b0" *) 
(* LC_PROBE447_IS_TRIG = "1'b0" *) (* LC_PROBE447_MU_CNT = "1" *) (* LC_PROBE447_PID = "16'b0000000110111111" *) 
(* LC_PROBE447_TYPE = "1" *) (* LC_PROBE447_WIDTH = "1" *) (* LC_PROBE448_IS_DATA = "1'b0" *) 
(* LC_PROBE448_IS_TRIG = "1'b0" *) (* LC_PROBE448_MU_CNT = "1" *) (* LC_PROBE448_PID = "16'b0000000111000000" *) 
(* LC_PROBE448_TYPE = "1" *) (* LC_PROBE448_WIDTH = "1" *) (* LC_PROBE449_IS_DATA = "1'b0" *) 
(* LC_PROBE449_IS_TRIG = "1'b0" *) (* LC_PROBE449_MU_CNT = "1" *) (* LC_PROBE449_PID = "16'b0000000111000001" *) 
(* LC_PROBE449_TYPE = "1" *) (* LC_PROBE449_WIDTH = "1" *) (* LC_PROBE44_IS_DATA = "1'b0" *) 
(* LC_PROBE44_IS_TRIG = "1'b0" *) (* LC_PROBE44_MU_CNT = "1" *) (* LC_PROBE44_PID = "16'b0000000000101100" *) 
(* LC_PROBE44_TYPE = "1" *) (* LC_PROBE44_WIDTH = "1" *) (* LC_PROBE450_IS_DATA = "1'b0" *) 
(* LC_PROBE450_IS_TRIG = "1'b0" *) (* LC_PROBE450_MU_CNT = "1" *) (* LC_PROBE450_PID = "16'b0000000111000010" *) 
(* LC_PROBE450_TYPE = "1" *) (* LC_PROBE450_WIDTH = "1" *) (* LC_PROBE451_IS_DATA = "1'b0" *) 
(* LC_PROBE451_IS_TRIG = "1'b0" *) (* LC_PROBE451_MU_CNT = "1" *) (* LC_PROBE451_PID = "16'b0000000111000011" *) 
(* LC_PROBE451_TYPE = "1" *) (* LC_PROBE451_WIDTH = "1" *) (* LC_PROBE452_IS_DATA = "1'b0" *) 
(* LC_PROBE452_IS_TRIG = "1'b0" *) (* LC_PROBE452_MU_CNT = "1" *) (* LC_PROBE452_PID = "16'b0000000111000100" *) 
(* LC_PROBE452_TYPE = "1" *) (* LC_PROBE452_WIDTH = "1" *) (* LC_PROBE453_IS_DATA = "1'b0" *) 
(* LC_PROBE453_IS_TRIG = "1'b0" *) (* LC_PROBE453_MU_CNT = "1" *) (* LC_PROBE453_PID = "16'b0000000111000101" *) 
(* LC_PROBE453_TYPE = "1" *) (* LC_PROBE453_WIDTH = "1" *) (* LC_PROBE454_IS_DATA = "1'b0" *) 
(* LC_PROBE454_IS_TRIG = "1'b0" *) (* LC_PROBE454_MU_CNT = "1" *) (* LC_PROBE454_PID = "16'b0000000111000110" *) 
(* LC_PROBE454_TYPE = "1" *) (* LC_PROBE454_WIDTH = "1" *) (* LC_PROBE455_IS_DATA = "1'b0" *) 
(* LC_PROBE455_IS_TRIG = "1'b0" *) (* LC_PROBE455_MU_CNT = "1" *) (* LC_PROBE455_PID = "16'b0000000111000111" *) 
(* LC_PROBE455_TYPE = "1" *) (* LC_PROBE455_WIDTH = "1" *) (* LC_PROBE456_IS_DATA = "1'b0" *) 
(* LC_PROBE456_IS_TRIG = "1'b0" *) (* LC_PROBE456_MU_CNT = "1" *) (* LC_PROBE456_PID = "16'b0000000111001000" *) 
(* LC_PROBE456_TYPE = "1" *) (* LC_PROBE456_WIDTH = "1" *) (* LC_PROBE457_IS_DATA = "1'b0" *) 
(* LC_PROBE457_IS_TRIG = "1'b0" *) (* LC_PROBE457_MU_CNT = "1" *) (* LC_PROBE457_PID = "16'b0000000111001001" *) 
(* LC_PROBE457_TYPE = "1" *) (* LC_PROBE457_WIDTH = "1" *) (* LC_PROBE458_IS_DATA = "1'b0" *) 
(* LC_PROBE458_IS_TRIG = "1'b0" *) (* LC_PROBE458_MU_CNT = "1" *) (* LC_PROBE458_PID = "16'b0000000111001010" *) 
(* LC_PROBE458_TYPE = "1" *) (* LC_PROBE458_WIDTH = "1" *) (* LC_PROBE459_IS_DATA = "1'b0" *) 
(* LC_PROBE459_IS_TRIG = "1'b0" *) (* LC_PROBE459_MU_CNT = "1" *) (* LC_PROBE459_PID = "16'b0000000111001011" *) 
(* LC_PROBE459_TYPE = "1" *) (* LC_PROBE459_WIDTH = "1" *) (* LC_PROBE45_IS_DATA = "1'b0" *) 
(* LC_PROBE45_IS_TRIG = "1'b0" *) (* LC_PROBE45_MU_CNT = "1" *) (* LC_PROBE45_PID = "16'b0000000000101101" *) 
(* LC_PROBE45_TYPE = "1" *) (* LC_PROBE45_WIDTH = "1" *) (* LC_PROBE460_IS_DATA = "1'b0" *) 
(* LC_PROBE460_IS_TRIG = "1'b0" *) (* LC_PROBE460_MU_CNT = "1" *) (* LC_PROBE460_PID = "16'b0000000111001100" *) 
(* LC_PROBE460_TYPE = "1" *) (* LC_PROBE460_WIDTH = "1" *) (* LC_PROBE461_IS_DATA = "1'b0" *) 
(* LC_PROBE461_IS_TRIG = "1'b0" *) (* LC_PROBE461_MU_CNT = "1" *) (* LC_PROBE461_PID = "16'b0000000111001101" *) 
(* LC_PROBE461_TYPE = "1" *) (* LC_PROBE461_WIDTH = "1" *) (* LC_PROBE462_IS_DATA = "1'b0" *) 
(* LC_PROBE462_IS_TRIG = "1'b0" *) (* LC_PROBE462_MU_CNT = "1" *) (* LC_PROBE462_PID = "16'b0000000111001110" *) 
(* LC_PROBE462_TYPE = "1" *) (* LC_PROBE462_WIDTH = "1" *) (* LC_PROBE463_IS_DATA = "1'b0" *) 
(* LC_PROBE463_IS_TRIG = "1'b0" *) (* LC_PROBE463_MU_CNT = "1" *) (* LC_PROBE463_PID = "16'b0000000111001111" *) 
(* LC_PROBE463_TYPE = "1" *) (* LC_PROBE463_WIDTH = "1" *) (* LC_PROBE464_IS_DATA = "1'b0" *) 
(* LC_PROBE464_IS_TRIG = "1'b0" *) (* LC_PROBE464_MU_CNT = "1" *) (* LC_PROBE464_PID = "16'b0000000111010000" *) 
(* LC_PROBE464_TYPE = "1" *) (* LC_PROBE464_WIDTH = "1" *) (* LC_PROBE465_IS_DATA = "1'b0" *) 
(* LC_PROBE465_IS_TRIG = "1'b0" *) (* LC_PROBE465_MU_CNT = "1" *) (* LC_PROBE465_PID = "16'b0000000111010001" *) 
(* LC_PROBE465_TYPE = "1" *) (* LC_PROBE465_WIDTH = "1" *) (* LC_PROBE466_IS_DATA = "1'b0" *) 
(* LC_PROBE466_IS_TRIG = "1'b0" *) (* LC_PROBE466_MU_CNT = "1" *) (* LC_PROBE466_PID = "16'b0000000111010010" *) 
(* LC_PROBE466_TYPE = "1" *) (* LC_PROBE466_WIDTH = "1" *) (* LC_PROBE467_IS_DATA = "1'b0" *) 
(* LC_PROBE467_IS_TRIG = "1'b0" *) (* LC_PROBE467_MU_CNT = "1" *) (* LC_PROBE467_PID = "16'b0000000111010011" *) 
(* LC_PROBE467_TYPE = "1" *) (* LC_PROBE467_WIDTH = "1" *) (* LC_PROBE468_IS_DATA = "1'b0" *) 
(* LC_PROBE468_IS_TRIG = "1'b0" *) (* LC_PROBE468_MU_CNT = "1" *) (* LC_PROBE468_PID = "16'b0000000111010100" *) 
(* LC_PROBE468_TYPE = "1" *) (* LC_PROBE468_WIDTH = "1" *) (* LC_PROBE469_IS_DATA = "1'b0" *) 
(* LC_PROBE469_IS_TRIG = "1'b0" *) (* LC_PROBE469_MU_CNT = "1" *) (* LC_PROBE469_PID = "16'b0000000111010101" *) 
(* LC_PROBE469_TYPE = "1" *) (* LC_PROBE469_WIDTH = "1" *) (* LC_PROBE46_IS_DATA = "1'b0" *) 
(* LC_PROBE46_IS_TRIG = "1'b0" *) (* LC_PROBE46_MU_CNT = "1" *) (* LC_PROBE46_PID = "16'b0000000000101110" *) 
(* LC_PROBE46_TYPE = "1" *) (* LC_PROBE46_WIDTH = "1" *) (* LC_PROBE470_IS_DATA = "1'b0" *) 
(* LC_PROBE470_IS_TRIG = "1'b0" *) (* LC_PROBE470_MU_CNT = "1" *) (* LC_PROBE470_PID = "16'b0000000111010110" *) 
(* LC_PROBE470_TYPE = "1" *) (* LC_PROBE470_WIDTH = "1" *) (* LC_PROBE471_IS_DATA = "1'b0" *) 
(* LC_PROBE471_IS_TRIG = "1'b0" *) (* LC_PROBE471_MU_CNT = "1" *) (* LC_PROBE471_PID = "16'b0000000111010111" *) 
(* LC_PROBE471_TYPE = "1" *) (* LC_PROBE471_WIDTH = "1" *) (* LC_PROBE472_IS_DATA = "1'b0" *) 
(* LC_PROBE472_IS_TRIG = "1'b0" *) (* LC_PROBE472_MU_CNT = "1" *) (* LC_PROBE472_PID = "16'b0000000111011000" *) 
(* LC_PROBE472_TYPE = "1" *) (* LC_PROBE472_WIDTH = "1" *) (* LC_PROBE473_IS_DATA = "1'b0" *) 
(* LC_PROBE473_IS_TRIG = "1'b0" *) (* LC_PROBE473_MU_CNT = "1" *) (* LC_PROBE473_PID = "16'b0000000111011001" *) 
(* LC_PROBE473_TYPE = "1" *) (* LC_PROBE473_WIDTH = "1" *) (* LC_PROBE474_IS_DATA = "1'b0" *) 
(* LC_PROBE474_IS_TRIG = "1'b0" *) (* LC_PROBE474_MU_CNT = "1" *) (* LC_PROBE474_PID = "16'b0000000111011010" *) 
(* LC_PROBE474_TYPE = "1" *) (* LC_PROBE474_WIDTH = "1" *) (* LC_PROBE475_IS_DATA = "1'b0" *) 
(* LC_PROBE475_IS_TRIG = "1'b0" *) (* LC_PROBE475_MU_CNT = "1" *) (* LC_PROBE475_PID = "16'b0000000111011011" *) 
(* LC_PROBE475_TYPE = "1" *) (* LC_PROBE475_WIDTH = "1" *) (* LC_PROBE476_IS_DATA = "1'b0" *) 
(* LC_PROBE476_IS_TRIG = "1'b0" *) (* LC_PROBE476_MU_CNT = "1" *) (* LC_PROBE476_PID = "16'b0000000111011100" *) 
(* LC_PROBE476_TYPE = "1" *) (* LC_PROBE476_WIDTH = "1" *) (* LC_PROBE477_IS_DATA = "1'b0" *) 
(* LC_PROBE477_IS_TRIG = "1'b0" *) (* LC_PROBE477_MU_CNT = "1" *) (* LC_PROBE477_PID = "16'b0000000111011101" *) 
(* LC_PROBE477_TYPE = "1" *) (* LC_PROBE477_WIDTH = "1" *) (* LC_PROBE478_IS_DATA = "1'b0" *) 
(* LC_PROBE478_IS_TRIG = "1'b0" *) (* LC_PROBE478_MU_CNT = "1" *) (* LC_PROBE478_PID = "16'b0000000111011110" *) 
(* LC_PROBE478_TYPE = "1" *) (* LC_PROBE478_WIDTH = "1" *) (* LC_PROBE479_IS_DATA = "1'b0" *) 
(* LC_PROBE479_IS_TRIG = "1'b0" *) (* LC_PROBE479_MU_CNT = "1" *) (* LC_PROBE479_PID = "16'b0000000111011111" *) 
(* LC_PROBE479_TYPE = "1" *) (* LC_PROBE479_WIDTH = "1" *) (* LC_PROBE47_IS_DATA = "1'b0" *) 
(* LC_PROBE47_IS_TRIG = "1'b0" *) (* LC_PROBE47_MU_CNT = "1" *) (* LC_PROBE47_PID = "16'b0000000000101111" *) 
(* LC_PROBE47_TYPE = "1" *) (* LC_PROBE47_WIDTH = "1" *) (* LC_PROBE480_IS_DATA = "1'b0" *) 
(* LC_PROBE480_IS_TRIG = "1'b0" *) (* LC_PROBE480_MU_CNT = "1" *) (* LC_PROBE480_PID = "16'b0000000111100000" *) 
(* LC_PROBE480_TYPE = "1" *) (* LC_PROBE480_WIDTH = "1" *) (* LC_PROBE481_IS_DATA = "1'b0" *) 
(* LC_PROBE481_IS_TRIG = "1'b0" *) (* LC_PROBE481_MU_CNT = "1" *) (* LC_PROBE481_PID = "16'b0000000111100001" *) 
(* LC_PROBE481_TYPE = "1" *) (* LC_PROBE481_WIDTH = "1" *) (* LC_PROBE482_IS_DATA = "1'b0" *) 
(* LC_PROBE482_IS_TRIG = "1'b0" *) (* LC_PROBE482_MU_CNT = "1" *) (* LC_PROBE482_PID = "16'b0000000111100010" *) 
(* LC_PROBE482_TYPE = "1" *) (* LC_PROBE482_WIDTH = "1" *) (* LC_PROBE483_IS_DATA = "1'b0" *) 
(* LC_PROBE483_IS_TRIG = "1'b0" *) (* LC_PROBE483_MU_CNT = "1" *) (* LC_PROBE483_PID = "16'b0000000111100011" *) 
(* LC_PROBE483_TYPE = "1" *) (* LC_PROBE483_WIDTH = "1" *) (* LC_PROBE484_IS_DATA = "1'b0" *) 
(* LC_PROBE484_IS_TRIG = "1'b0" *) (* LC_PROBE484_MU_CNT = "1" *) (* LC_PROBE484_PID = "16'b0000000111100100" *) 
(* LC_PROBE484_TYPE = "1" *) (* LC_PROBE484_WIDTH = "1" *) (* LC_PROBE485_IS_DATA = "1'b0" *) 
(* LC_PROBE485_IS_TRIG = "1'b0" *) (* LC_PROBE485_MU_CNT = "1" *) (* LC_PROBE485_PID = "16'b0000000111100101" *) 
(* LC_PROBE485_TYPE = "1" *) (* LC_PROBE485_WIDTH = "1" *) (* LC_PROBE486_IS_DATA = "1'b0" *) 
(* LC_PROBE486_IS_TRIG = "1'b0" *) (* LC_PROBE486_MU_CNT = "1" *) (* LC_PROBE486_PID = "16'b0000000111100110" *) 
(* LC_PROBE486_TYPE = "1" *) (* LC_PROBE486_WIDTH = "1" *) (* LC_PROBE487_IS_DATA = "1'b0" *) 
(* LC_PROBE487_IS_TRIG = "1'b0" *) (* LC_PROBE487_MU_CNT = "1" *) (* LC_PROBE487_PID = "16'b0000000111100111" *) 
(* LC_PROBE487_TYPE = "1" *) (* LC_PROBE487_WIDTH = "1" *) (* LC_PROBE488_IS_DATA = "1'b0" *) 
(* LC_PROBE488_IS_TRIG = "1'b0" *) (* LC_PROBE488_MU_CNT = "1" *) (* LC_PROBE488_PID = "16'b0000000111101000" *) 
(* LC_PROBE488_TYPE = "1" *) (* LC_PROBE488_WIDTH = "1" *) (* LC_PROBE489_IS_DATA = "1'b0" *) 
(* LC_PROBE489_IS_TRIG = "1'b0" *) (* LC_PROBE489_MU_CNT = "1" *) (* LC_PROBE489_PID = "16'b0000000111101001" *) 
(* LC_PROBE489_TYPE = "1" *) (* LC_PROBE489_WIDTH = "1" *) (* LC_PROBE48_IS_DATA = "1'b0" *) 
(* LC_PROBE48_IS_TRIG = "1'b0" *) (* LC_PROBE48_MU_CNT = "1" *) (* LC_PROBE48_PID = "16'b0000000000110000" *) 
(* LC_PROBE48_TYPE = "1" *) (* LC_PROBE48_WIDTH = "1" *) (* LC_PROBE490_IS_DATA = "1'b0" *) 
(* LC_PROBE490_IS_TRIG = "1'b0" *) (* LC_PROBE490_MU_CNT = "1" *) (* LC_PROBE490_PID = "16'b0000000111101010" *) 
(* LC_PROBE490_TYPE = "1" *) (* LC_PROBE490_WIDTH = "1" *) (* LC_PROBE491_IS_DATA = "1'b0" *) 
(* LC_PROBE491_IS_TRIG = "1'b0" *) (* LC_PROBE491_MU_CNT = "1" *) (* LC_PROBE491_PID = "16'b0000000111101011" *) 
(* LC_PROBE491_TYPE = "1" *) (* LC_PROBE491_WIDTH = "1" *) (* LC_PROBE492_IS_DATA = "1'b0" *) 
(* LC_PROBE492_IS_TRIG = "1'b0" *) (* LC_PROBE492_MU_CNT = "1" *) (* LC_PROBE492_PID = "16'b0000000111101100" *) 
(* LC_PROBE492_TYPE = "1" *) (* LC_PROBE492_WIDTH = "1" *) (* LC_PROBE493_IS_DATA = "1'b0" *) 
(* LC_PROBE493_IS_TRIG = "1'b0" *) (* LC_PROBE493_MU_CNT = "1" *) (* LC_PROBE493_PID = "16'b0000000111101101" *) 
(* LC_PROBE493_TYPE = "1" *) (* LC_PROBE493_WIDTH = "1" *) (* LC_PROBE494_IS_DATA = "1'b0" *) 
(* LC_PROBE494_IS_TRIG = "1'b0" *) (* LC_PROBE494_MU_CNT = "1" *) (* LC_PROBE494_PID = "16'b0000000111101110" *) 
(* LC_PROBE494_TYPE = "1" *) (* LC_PROBE494_WIDTH = "1" *) (* LC_PROBE495_IS_DATA = "1'b0" *) 
(* LC_PROBE495_IS_TRIG = "1'b0" *) (* LC_PROBE495_MU_CNT = "1" *) (* LC_PROBE495_PID = "16'b0000000111101111" *) 
(* LC_PROBE495_TYPE = "1" *) (* LC_PROBE495_WIDTH = "1" *) (* LC_PROBE496_IS_DATA = "1'b0" *) 
(* LC_PROBE496_IS_TRIG = "1'b0" *) (* LC_PROBE496_MU_CNT = "1" *) (* LC_PROBE496_PID = "16'b0000000111110000" *) 
(* LC_PROBE496_TYPE = "1" *) (* LC_PROBE496_WIDTH = "1" *) (* LC_PROBE497_IS_DATA = "1'b0" *) 
(* LC_PROBE497_IS_TRIG = "1'b0" *) (* LC_PROBE497_MU_CNT = "1" *) (* LC_PROBE497_PID = "16'b0000000111110001" *) 
(* LC_PROBE497_TYPE = "1" *) (* LC_PROBE497_WIDTH = "1" *) (* LC_PROBE498_IS_DATA = "1'b0" *) 
(* LC_PROBE498_IS_TRIG = "1'b0" *) (* LC_PROBE498_MU_CNT = "1" *) (* LC_PROBE498_PID = "16'b0000000111110010" *) 
(* LC_PROBE498_TYPE = "1" *) (* LC_PROBE498_WIDTH = "1" *) (* LC_PROBE499_IS_DATA = "1'b0" *) 
(* LC_PROBE499_IS_TRIG = "1'b0" *) (* LC_PROBE499_MU_CNT = "1" *) (* LC_PROBE499_PID = "16'b0000000111110011" *) 
(* LC_PROBE499_TYPE = "1" *) (* LC_PROBE499_WIDTH = "1" *) (* LC_PROBE49_IS_DATA = "1'b0" *) 
(* LC_PROBE49_IS_TRIG = "1'b0" *) (* LC_PROBE49_MU_CNT = "1" *) (* LC_PROBE49_PID = "16'b0000000000110001" *) 
(* LC_PROBE49_TYPE = "1" *) (* LC_PROBE49_WIDTH = "1" *) (* LC_PROBE4_IS_DATA = "1'b0" *) 
(* LC_PROBE4_IS_TRIG = "1'b0" *) (* LC_PROBE4_MU_CNT = "1" *) (* LC_PROBE4_PID = "16'b0000000000000100" *) 
(* LC_PROBE4_TYPE = "1" *) (* LC_PROBE4_WIDTH = "1" *) (* LC_PROBE500_IS_DATA = "1'b0" *) 
(* LC_PROBE500_IS_TRIG = "1'b0" *) (* LC_PROBE500_MU_CNT = "1" *) (* LC_PROBE500_PID = "16'b0000000111110100" *) 
(* LC_PROBE500_TYPE = "1" *) (* LC_PROBE500_WIDTH = "1" *) (* LC_PROBE501_IS_DATA = "1'b0" *) 
(* LC_PROBE501_IS_TRIG = "1'b0" *) (* LC_PROBE501_MU_CNT = "1" *) (* LC_PROBE501_PID = "16'b0000000111110101" *) 
(* LC_PROBE501_TYPE = "1" *) (* LC_PROBE501_WIDTH = "1" *) (* LC_PROBE502_IS_DATA = "1'b0" *) 
(* LC_PROBE502_IS_TRIG = "1'b0" *) (* LC_PROBE502_MU_CNT = "1" *) (* LC_PROBE502_PID = "16'b0000000111110110" *) 
(* LC_PROBE502_TYPE = "1" *) (* LC_PROBE502_WIDTH = "1" *) (* LC_PROBE503_IS_DATA = "1'b0" *) 
(* LC_PROBE503_IS_TRIG = "1'b0" *) (* LC_PROBE503_MU_CNT = "1" *) (* LC_PROBE503_PID = "16'b0000000111110111" *) 
(* LC_PROBE503_TYPE = "1" *) (* LC_PROBE503_WIDTH = "1" *) (* LC_PROBE504_IS_DATA = "1'b0" *) 
(* LC_PROBE504_IS_TRIG = "1'b0" *) (* LC_PROBE504_MU_CNT = "1" *) (* LC_PROBE504_PID = "16'b0000000111111000" *) 
(* LC_PROBE504_TYPE = "1" *) (* LC_PROBE504_WIDTH = "1" *) (* LC_PROBE505_IS_DATA = "1'b0" *) 
(* LC_PROBE505_IS_TRIG = "1'b0" *) (* LC_PROBE505_MU_CNT = "1" *) (* LC_PROBE505_PID = "16'b0000000111111001" *) 
(* LC_PROBE505_TYPE = "1" *) (* LC_PROBE505_WIDTH = "1" *) (* LC_PROBE506_IS_DATA = "1'b0" *) 
(* LC_PROBE506_IS_TRIG = "1'b0" *) (* LC_PROBE506_MU_CNT = "1" *) (* LC_PROBE506_PID = "16'b0000000111111010" *) 
(* LC_PROBE506_TYPE = "1" *) (* LC_PROBE506_WIDTH = "1" *) (* LC_PROBE507_IS_DATA = "1'b0" *) 
(* LC_PROBE507_IS_TRIG = "1'b0" *) (* LC_PROBE507_MU_CNT = "1" *) (* LC_PROBE507_PID = "16'b0000000111111011" *) 
(* LC_PROBE507_TYPE = "1" *) (* LC_PROBE507_WIDTH = "1" *) (* LC_PROBE508_IS_DATA = "1'b0" *) 
(* LC_PROBE508_IS_TRIG = "1'b0" *) (* LC_PROBE508_MU_CNT = "1" *) (* LC_PROBE508_PID = "16'b0000000111111100" *) 
(* LC_PROBE508_TYPE = "1" *) (* LC_PROBE508_WIDTH = "1" *) (* LC_PROBE509_IS_DATA = "1'b0" *) 
(* LC_PROBE509_IS_TRIG = "1'b0" *) (* LC_PROBE509_MU_CNT = "1" *) (* LC_PROBE509_PID = "16'b0000000111111101" *) 
(* LC_PROBE509_TYPE = "1" *) (* LC_PROBE509_WIDTH = "1" *) (* LC_PROBE50_IS_DATA = "1'b0" *) 
(* LC_PROBE50_IS_TRIG = "1'b0" *) (* LC_PROBE50_MU_CNT = "1" *) (* LC_PROBE50_PID = "16'b0000000000110010" *) 
(* LC_PROBE50_TYPE = "1" *) (* LC_PROBE50_WIDTH = "1" *) (* LC_PROBE510_IS_DATA = "1'b0" *) 
(* LC_PROBE510_IS_TRIG = "1'b0" *) (* LC_PROBE510_MU_CNT = "1" *) (* LC_PROBE510_PID = "16'b0000000111111110" *) 
(* LC_PROBE510_TYPE = "1" *) (* LC_PROBE510_WIDTH = "1" *) (* LC_PROBE511_IS_DATA = "1'b0" *) 
(* LC_PROBE511_IS_TRIG = "1'b0" *) (* LC_PROBE511_MU_CNT = "1" *) (* LC_PROBE511_PID = "16'b0000000111111111" *) 
(* LC_PROBE511_TYPE = "1" *) (* LC_PROBE511_WIDTH = "1" *) (* LC_PROBE512_IS_DATA = "1'b0" *) 
(* LC_PROBE512_IS_TRIG = "1'b0" *) (* LC_PROBE512_MU_CNT = "1" *) (* LC_PROBE512_PID = "16'b0000001000000000" *) 
(* LC_PROBE512_TYPE = "1" *) (* LC_PROBE512_WIDTH = "1" *) (* LC_PROBE513_IS_DATA = "1'b0" *) 
(* LC_PROBE513_IS_TRIG = "1'b0" *) (* LC_PROBE513_MU_CNT = "1" *) (* LC_PROBE513_PID = "16'b0000001000000001" *) 
(* LC_PROBE513_TYPE = "1" *) (* LC_PROBE513_WIDTH = "1" *) (* LC_PROBE514_IS_DATA = "1'b0" *) 
(* LC_PROBE514_IS_TRIG = "1'b0" *) (* LC_PROBE514_MU_CNT = "1" *) (* LC_PROBE514_PID = "16'b0000001000000010" *) 
(* LC_PROBE514_TYPE = "1" *) (* LC_PROBE514_WIDTH = "1" *) (* LC_PROBE515_IS_DATA = "1'b0" *) 
(* LC_PROBE515_IS_TRIG = "1'b0" *) (* LC_PROBE515_MU_CNT = "1" *) (* LC_PROBE515_PID = "16'b0000001000000011" *) 
(* LC_PROBE515_TYPE = "1" *) (* LC_PROBE515_WIDTH = "1" *) (* LC_PROBE516_IS_DATA = "1'b0" *) 
(* LC_PROBE516_IS_TRIG = "1'b0" *) (* LC_PROBE516_MU_CNT = "1" *) (* LC_PROBE516_PID = "16'b0000001000000100" *) 
(* LC_PROBE516_TYPE = "1" *) (* LC_PROBE516_WIDTH = "1" *) (* LC_PROBE517_IS_DATA = "1'b0" *) 
(* LC_PROBE517_IS_TRIG = "1'b0" *) (* LC_PROBE517_MU_CNT = "1" *) (* LC_PROBE517_PID = "16'b0000001000000101" *) 
(* LC_PROBE517_TYPE = "1" *) (* LC_PROBE517_WIDTH = "1" *) (* LC_PROBE518_IS_DATA = "1'b0" *) 
(* LC_PROBE518_IS_TRIG = "1'b0" *) (* LC_PROBE518_MU_CNT = "1" *) (* LC_PROBE518_PID = "16'b0000001000000110" *) 
(* LC_PROBE518_TYPE = "1" *) (* LC_PROBE518_WIDTH = "1" *) (* LC_PROBE519_IS_DATA = "1'b0" *) 
(* LC_PROBE519_IS_TRIG = "1'b0" *) (* LC_PROBE519_MU_CNT = "1" *) (* LC_PROBE519_PID = "16'b0000001000000111" *) 
(* LC_PROBE519_TYPE = "1" *) (* LC_PROBE519_WIDTH = "1" *) (* LC_PROBE51_IS_DATA = "1'b0" *) 
(* LC_PROBE51_IS_TRIG = "1'b0" *) (* LC_PROBE51_MU_CNT = "1" *) (* LC_PROBE51_PID = "16'b0000000000110011" *) 
(* LC_PROBE51_TYPE = "1" *) (* LC_PROBE51_WIDTH = "1" *) (* LC_PROBE520_IS_DATA = "1'b0" *) 
(* LC_PROBE520_IS_TRIG = "1'b0" *) (* LC_PROBE520_MU_CNT = "1" *) (* LC_PROBE520_PID = "16'b0000001000001000" *) 
(* LC_PROBE520_TYPE = "1" *) (* LC_PROBE520_WIDTH = "1" *) (* LC_PROBE521_IS_DATA = "1'b0" *) 
(* LC_PROBE521_IS_TRIG = "1'b0" *) (* LC_PROBE521_MU_CNT = "1" *) (* LC_PROBE521_PID = "16'b0000001000001001" *) 
(* LC_PROBE521_TYPE = "1" *) (* LC_PROBE521_WIDTH = "1" *) (* LC_PROBE522_IS_DATA = "1'b0" *) 
(* LC_PROBE522_IS_TRIG = "1'b0" *) (* LC_PROBE522_MU_CNT = "1" *) (* LC_PROBE522_PID = "16'b0000001000001010" *) 
(* LC_PROBE522_TYPE = "1" *) (* LC_PROBE522_WIDTH = "1" *) (* LC_PROBE523_IS_DATA = "1'b0" *) 
(* LC_PROBE523_IS_TRIG = "1'b0" *) (* LC_PROBE523_MU_CNT = "1" *) (* LC_PROBE523_PID = "16'b0000001000001011" *) 
(* LC_PROBE523_TYPE = "1" *) (* LC_PROBE523_WIDTH = "1" *) (* LC_PROBE524_IS_DATA = "1'b0" *) 
(* LC_PROBE524_IS_TRIG = "1'b0" *) (* LC_PROBE524_MU_CNT = "1" *) (* LC_PROBE524_PID = "16'b0000001000001100" *) 
(* LC_PROBE524_TYPE = "1" *) (* LC_PROBE524_WIDTH = "1" *) (* LC_PROBE525_IS_DATA = "1'b0" *) 
(* LC_PROBE525_IS_TRIG = "1'b0" *) (* LC_PROBE525_MU_CNT = "1" *) (* LC_PROBE525_PID = "16'b0000001000001101" *) 
(* LC_PROBE525_TYPE = "1" *) (* LC_PROBE525_WIDTH = "1" *) (* LC_PROBE526_IS_DATA = "1'b0" *) 
(* LC_PROBE526_IS_TRIG = "1'b0" *) (* LC_PROBE526_MU_CNT = "1" *) (* LC_PROBE526_PID = "16'b0000001000001110" *) 
(* LC_PROBE526_TYPE = "1" *) (* LC_PROBE526_WIDTH = "1" *) (* LC_PROBE527_IS_DATA = "1'b0" *) 
(* LC_PROBE527_IS_TRIG = "1'b0" *) (* LC_PROBE527_MU_CNT = "1" *) (* LC_PROBE527_PID = "16'b0000001000001111" *) 
(* LC_PROBE527_TYPE = "1" *) (* LC_PROBE527_WIDTH = "1" *) (* LC_PROBE528_IS_DATA = "1'b0" *) 
(* LC_PROBE528_IS_TRIG = "1'b0" *) (* LC_PROBE528_MU_CNT = "1" *) (* LC_PROBE528_PID = "16'b0000001000010000" *) 
(* LC_PROBE528_TYPE = "1" *) (* LC_PROBE528_WIDTH = "1" *) (* LC_PROBE529_IS_DATA = "1'b0" *) 
(* LC_PROBE529_IS_TRIG = "1'b0" *) (* LC_PROBE529_MU_CNT = "1" *) (* LC_PROBE529_PID = "16'b0000001000010001" *) 
(* LC_PROBE529_TYPE = "1" *) (* LC_PROBE529_WIDTH = "1" *) (* LC_PROBE52_IS_DATA = "1'b0" *) 
(* LC_PROBE52_IS_TRIG = "1'b0" *) (* LC_PROBE52_MU_CNT = "1" *) (* LC_PROBE52_PID = "16'b0000000000110100" *) 
(* LC_PROBE52_TYPE = "1" *) (* LC_PROBE52_WIDTH = "1" *) (* LC_PROBE530_IS_DATA = "1'b0" *) 
(* LC_PROBE530_IS_TRIG = "1'b0" *) (* LC_PROBE530_MU_CNT = "1" *) (* LC_PROBE530_PID = "16'b0000001000010010" *) 
(* LC_PROBE530_TYPE = "1" *) (* LC_PROBE530_WIDTH = "1" *) (* LC_PROBE531_IS_DATA = "1'b0" *) 
(* LC_PROBE531_IS_TRIG = "1'b0" *) (* LC_PROBE531_MU_CNT = "1" *) (* LC_PROBE531_PID = "16'b0000001000010011" *) 
(* LC_PROBE531_TYPE = "1" *) (* LC_PROBE531_WIDTH = "1" *) (* LC_PROBE532_IS_DATA = "1'b0" *) 
(* LC_PROBE532_IS_TRIG = "1'b0" *) (* LC_PROBE532_MU_CNT = "1" *) (* LC_PROBE532_PID = "16'b0000001000010100" *) 
(* LC_PROBE532_TYPE = "1" *) (* LC_PROBE532_WIDTH = "1" *) (* LC_PROBE533_IS_DATA = "1'b0" *) 
(* LC_PROBE533_IS_TRIG = "1'b0" *) (* LC_PROBE533_MU_CNT = "1" *) (* LC_PROBE533_PID = "16'b0000001000010101" *) 
(* LC_PROBE533_TYPE = "1" *) (* LC_PROBE533_WIDTH = "1" *) (* LC_PROBE534_IS_DATA = "1'b0" *) 
(* LC_PROBE534_IS_TRIG = "1'b0" *) (* LC_PROBE534_MU_CNT = "1" *) (* LC_PROBE534_PID = "16'b0000001000010110" *) 
(* LC_PROBE534_TYPE = "1" *) (* LC_PROBE534_WIDTH = "1" *) (* LC_PROBE535_IS_DATA = "1'b0" *) 
(* LC_PROBE535_IS_TRIG = "1'b0" *) (* LC_PROBE535_MU_CNT = "1" *) (* LC_PROBE535_PID = "16'b0000001000010111" *) 
(* LC_PROBE535_TYPE = "1" *) (* LC_PROBE535_WIDTH = "1" *) (* LC_PROBE536_IS_DATA = "1'b0" *) 
(* LC_PROBE536_IS_TRIG = "1'b0" *) (* LC_PROBE536_MU_CNT = "1" *) (* LC_PROBE536_PID = "16'b0000001000011000" *) 
(* LC_PROBE536_TYPE = "1" *) (* LC_PROBE536_WIDTH = "1" *) (* LC_PROBE537_IS_DATA = "1'b0" *) 
(* LC_PROBE537_IS_TRIG = "1'b0" *) (* LC_PROBE537_MU_CNT = "1" *) (* LC_PROBE537_PID = "16'b0000001000011001" *) 
(* LC_PROBE537_TYPE = "1" *) (* LC_PROBE537_WIDTH = "1" *) (* LC_PROBE538_IS_DATA = "1'b0" *) 
(* LC_PROBE538_IS_TRIG = "1'b0" *) (* LC_PROBE538_MU_CNT = "1" *) (* LC_PROBE538_PID = "16'b0000001000011010" *) 
(* LC_PROBE538_TYPE = "1" *) (* LC_PROBE538_WIDTH = "1" *) (* LC_PROBE539_IS_DATA = "1'b0" *) 
(* LC_PROBE539_IS_TRIG = "1'b0" *) (* LC_PROBE539_MU_CNT = "1" *) (* LC_PROBE539_PID = "16'b0000001000011011" *) 
(* LC_PROBE539_TYPE = "1" *) (* LC_PROBE539_WIDTH = "1" *) (* LC_PROBE53_IS_DATA = "1'b0" *) 
(* LC_PROBE53_IS_TRIG = "1'b0" *) (* LC_PROBE53_MU_CNT = "1" *) (* LC_PROBE53_PID = "16'b0000000000110101" *) 
(* LC_PROBE53_TYPE = "1" *) (* LC_PROBE53_WIDTH = "1" *) (* LC_PROBE540_IS_DATA = "1'b0" *) 
(* LC_PROBE540_IS_TRIG = "1'b0" *) (* LC_PROBE540_MU_CNT = "1" *) (* LC_PROBE540_PID = "16'b0000001000011100" *) 
(* LC_PROBE540_TYPE = "1" *) (* LC_PROBE540_WIDTH = "1" *) (* LC_PROBE541_IS_DATA = "1'b0" *) 
(* LC_PROBE541_IS_TRIG = "1'b0" *) (* LC_PROBE541_MU_CNT = "1" *) (* LC_PROBE541_PID = "16'b0000001000011101" *) 
(* LC_PROBE541_TYPE = "1" *) (* LC_PROBE541_WIDTH = "1" *) (* LC_PROBE542_IS_DATA = "1'b0" *) 
(* LC_PROBE542_IS_TRIG = "1'b0" *) (* LC_PROBE542_MU_CNT = "1" *) (* LC_PROBE542_PID = "16'b0000001000011110" *) 
(* LC_PROBE542_TYPE = "1" *) (* LC_PROBE542_WIDTH = "1" *) (* LC_PROBE543_IS_DATA = "1'b0" *) 
(* LC_PROBE543_IS_TRIG = "1'b0" *) (* LC_PROBE543_MU_CNT = "1" *) (* LC_PROBE543_PID = "16'b0000001000011111" *) 
(* LC_PROBE543_TYPE = "1" *) (* LC_PROBE543_WIDTH = "1" *) (* LC_PROBE544_IS_DATA = "1'b0" *) 
(* LC_PROBE544_IS_TRIG = "1'b0" *) (* LC_PROBE544_MU_CNT = "1" *) (* LC_PROBE544_PID = "16'b0000001000100000" *) 
(* LC_PROBE544_TYPE = "1" *) (* LC_PROBE544_WIDTH = "1" *) (* LC_PROBE545_IS_DATA = "1'b0" *) 
(* LC_PROBE545_IS_TRIG = "1'b0" *) (* LC_PROBE545_MU_CNT = "1" *) (* LC_PROBE545_PID = "16'b0000001000100001" *) 
(* LC_PROBE545_TYPE = "1" *) (* LC_PROBE545_WIDTH = "1" *) (* LC_PROBE546_IS_DATA = "1'b0" *) 
(* LC_PROBE546_IS_TRIG = "1'b0" *) (* LC_PROBE546_MU_CNT = "1" *) (* LC_PROBE546_PID = "16'b0000001000100010" *) 
(* LC_PROBE546_TYPE = "1" *) (* LC_PROBE546_WIDTH = "1" *) (* LC_PROBE547_IS_DATA = "1'b0" *) 
(* LC_PROBE547_IS_TRIG = "1'b0" *) (* LC_PROBE547_MU_CNT = "1" *) (* LC_PROBE547_PID = "16'b0000001000100011" *) 
(* LC_PROBE547_TYPE = "1" *) (* LC_PROBE547_WIDTH = "1" *) (* LC_PROBE548_IS_DATA = "1'b0" *) 
(* LC_PROBE548_IS_TRIG = "1'b0" *) (* LC_PROBE548_MU_CNT = "1" *) (* LC_PROBE548_PID = "16'b0000001000100100" *) 
(* LC_PROBE548_TYPE = "1" *) (* LC_PROBE548_WIDTH = "1" *) (* LC_PROBE549_IS_DATA = "1'b0" *) 
(* LC_PROBE549_IS_TRIG = "1'b0" *) (* LC_PROBE549_MU_CNT = "1" *) (* LC_PROBE549_PID = "16'b0000001000100101" *) 
(* LC_PROBE549_TYPE = "1" *) (* LC_PROBE549_WIDTH = "1" *) (* LC_PROBE54_IS_DATA = "1'b0" *) 
(* LC_PROBE54_IS_TRIG = "1'b0" *) (* LC_PROBE54_MU_CNT = "1" *) (* LC_PROBE54_PID = "16'b0000000000110110" *) 
(* LC_PROBE54_TYPE = "1" *) (* LC_PROBE54_WIDTH = "1" *) (* LC_PROBE550_IS_DATA = "1'b0" *) 
(* LC_PROBE550_IS_TRIG = "1'b0" *) (* LC_PROBE550_MU_CNT = "1" *) (* LC_PROBE550_PID = "16'b0000001000100110" *) 
(* LC_PROBE550_TYPE = "1" *) (* LC_PROBE550_WIDTH = "1" *) (* LC_PROBE551_IS_DATA = "1'b0" *) 
(* LC_PROBE551_IS_TRIG = "1'b0" *) (* LC_PROBE551_MU_CNT = "1" *) (* LC_PROBE551_PID = "16'b0000001000100111" *) 
(* LC_PROBE551_TYPE = "1" *) (* LC_PROBE551_WIDTH = "1" *) (* LC_PROBE552_IS_DATA = "1'b0" *) 
(* LC_PROBE552_IS_TRIG = "1'b0" *) (* LC_PROBE552_MU_CNT = "1" *) (* LC_PROBE552_PID = "16'b0000001000101000" *) 
(* LC_PROBE552_TYPE = "1" *) (* LC_PROBE552_WIDTH = "1" *) (* LC_PROBE553_IS_DATA = "1'b0" *) 
(* LC_PROBE553_IS_TRIG = "1'b0" *) (* LC_PROBE553_MU_CNT = "1" *) (* LC_PROBE553_PID = "16'b0000001000101001" *) 
(* LC_PROBE553_TYPE = "1" *) (* LC_PROBE553_WIDTH = "1" *) (* LC_PROBE554_IS_DATA = "1'b0" *) 
(* LC_PROBE554_IS_TRIG = "1'b0" *) (* LC_PROBE554_MU_CNT = "1" *) (* LC_PROBE554_PID = "16'b0000001000101010" *) 
(* LC_PROBE554_TYPE = "1" *) (* LC_PROBE554_WIDTH = "1" *) (* LC_PROBE555_IS_DATA = "1'b0" *) 
(* LC_PROBE555_IS_TRIG = "1'b0" *) (* LC_PROBE555_MU_CNT = "1" *) (* LC_PROBE555_PID = "16'b0000001000101011" *) 
(* LC_PROBE555_TYPE = "1" *) (* LC_PROBE555_WIDTH = "1" *) (* LC_PROBE556_IS_DATA = "1'b0" *) 
(* LC_PROBE556_IS_TRIG = "1'b0" *) (* LC_PROBE556_MU_CNT = "1" *) (* LC_PROBE556_PID = "16'b0000001000101100" *) 
(* LC_PROBE556_TYPE = "1" *) (* LC_PROBE556_WIDTH = "1" *) (* LC_PROBE557_IS_DATA = "1'b0" *) 
(* LC_PROBE557_IS_TRIG = "1'b0" *) (* LC_PROBE557_MU_CNT = "1" *) (* LC_PROBE557_PID = "16'b0000001000101101" *) 
(* LC_PROBE557_TYPE = "1" *) (* LC_PROBE557_WIDTH = "1" *) (* LC_PROBE558_IS_DATA = "1'b0" *) 
(* LC_PROBE558_IS_TRIG = "1'b0" *) (* LC_PROBE558_MU_CNT = "1" *) (* LC_PROBE558_PID = "16'b0000001000101110" *) 
(* LC_PROBE558_TYPE = "1" *) (* LC_PROBE558_WIDTH = "1" *) (* LC_PROBE559_IS_DATA = "1'b0" *) 
(* LC_PROBE559_IS_TRIG = "1'b0" *) (* LC_PROBE559_MU_CNT = "1" *) (* LC_PROBE559_PID = "16'b0000001000101111" *) 
(* LC_PROBE559_TYPE = "1" *) (* LC_PROBE559_WIDTH = "1" *) (* LC_PROBE55_IS_DATA = "1'b0" *) 
(* LC_PROBE55_IS_TRIG = "1'b0" *) (* LC_PROBE55_MU_CNT = "1" *) (* LC_PROBE55_PID = "16'b0000000000110111" *) 
(* LC_PROBE55_TYPE = "1" *) (* LC_PROBE55_WIDTH = "1" *) (* LC_PROBE560_IS_DATA = "1'b0" *) 
(* LC_PROBE560_IS_TRIG = "1'b0" *) (* LC_PROBE560_MU_CNT = "1" *) (* LC_PROBE560_PID = "16'b0000001000110000" *) 
(* LC_PROBE560_TYPE = "1" *) (* LC_PROBE560_WIDTH = "1" *) (* LC_PROBE561_IS_DATA = "1'b0" *) 
(* LC_PROBE561_IS_TRIG = "1'b0" *) (* LC_PROBE561_MU_CNT = "1" *) (* LC_PROBE561_PID = "16'b0000001000110001" *) 
(* LC_PROBE561_TYPE = "1" *) (* LC_PROBE561_WIDTH = "1" *) (* LC_PROBE562_IS_DATA = "1'b0" *) 
(* LC_PROBE562_IS_TRIG = "1'b0" *) (* LC_PROBE562_MU_CNT = "1" *) (* LC_PROBE562_PID = "16'b0000001000110010" *) 
(* LC_PROBE562_TYPE = "1" *) (* LC_PROBE562_WIDTH = "1" *) (* LC_PROBE563_IS_DATA = "1'b0" *) 
(* LC_PROBE563_IS_TRIG = "1'b0" *) (* LC_PROBE563_MU_CNT = "1" *) (* LC_PROBE563_PID = "16'b0000001000110011" *) 
(* LC_PROBE563_TYPE = "1" *) (* LC_PROBE563_WIDTH = "1" *) (* LC_PROBE564_IS_DATA = "1'b0" *) 
(* LC_PROBE564_IS_TRIG = "1'b0" *) (* LC_PROBE564_MU_CNT = "1" *) (* LC_PROBE564_PID = "16'b0000001000110100" *) 
(* LC_PROBE564_TYPE = "1" *) (* LC_PROBE564_WIDTH = "1" *) (* LC_PROBE565_IS_DATA = "1'b0" *) 
(* LC_PROBE565_IS_TRIG = "1'b0" *) (* LC_PROBE565_MU_CNT = "1" *) (* LC_PROBE565_PID = "16'b0000001000110101" *) 
(* LC_PROBE565_TYPE = "1" *) (* LC_PROBE565_WIDTH = "1" *) (* LC_PROBE566_IS_DATA = "1'b0" *) 
(* LC_PROBE566_IS_TRIG = "1'b0" *) (* LC_PROBE566_MU_CNT = "1" *) (* LC_PROBE566_PID = "16'b0000001000110110" *) 
(* LC_PROBE566_TYPE = "1" *) (* LC_PROBE566_WIDTH = "1" *) (* LC_PROBE567_IS_DATA = "1'b0" *) 
(* LC_PROBE567_IS_TRIG = "1'b0" *) (* LC_PROBE567_MU_CNT = "1" *) (* LC_PROBE567_PID = "16'b0000001000110111" *) 
(* LC_PROBE567_TYPE = "1" *) (* LC_PROBE567_WIDTH = "1" *) (* LC_PROBE568_IS_DATA = "1'b0" *) 
(* LC_PROBE568_IS_TRIG = "1'b0" *) (* LC_PROBE568_MU_CNT = "1" *) (* LC_PROBE568_PID = "16'b0000001000111000" *) 
(* LC_PROBE568_TYPE = "1" *) (* LC_PROBE568_WIDTH = "1" *) (* LC_PROBE569_IS_DATA = "1'b0" *) 
(* LC_PROBE569_IS_TRIG = "1'b0" *) (* LC_PROBE569_MU_CNT = "1" *) (* LC_PROBE569_PID = "16'b0000001000111001" *) 
(* LC_PROBE569_TYPE = "1" *) (* LC_PROBE569_WIDTH = "1" *) (* LC_PROBE56_IS_DATA = "1'b0" *) 
(* LC_PROBE56_IS_TRIG = "1'b0" *) (* LC_PROBE56_MU_CNT = "1" *) (* LC_PROBE56_PID = "16'b0000000000111000" *) 
(* LC_PROBE56_TYPE = "1" *) (* LC_PROBE56_WIDTH = "1" *) (* LC_PROBE570_IS_DATA = "1'b0" *) 
(* LC_PROBE570_IS_TRIG = "1'b0" *) (* LC_PROBE570_MU_CNT = "1" *) (* LC_PROBE570_PID = "16'b0000001000111010" *) 
(* LC_PROBE570_TYPE = "1" *) (* LC_PROBE570_WIDTH = "1" *) (* LC_PROBE571_IS_DATA = "1'b0" *) 
(* LC_PROBE571_IS_TRIG = "1'b0" *) (* LC_PROBE571_MU_CNT = "1" *) (* LC_PROBE571_PID = "16'b0000001000111011" *) 
(* LC_PROBE571_TYPE = "1" *) (* LC_PROBE571_WIDTH = "1" *) (* LC_PROBE572_IS_DATA = "1'b0" *) 
(* LC_PROBE572_IS_TRIG = "1'b0" *) (* LC_PROBE572_MU_CNT = "1" *) (* LC_PROBE572_PID = "16'b0000001000111100" *) 
(* LC_PROBE572_TYPE = "1" *) (* LC_PROBE572_WIDTH = "1" *) (* LC_PROBE573_IS_DATA = "1'b0" *) 
(* LC_PROBE573_IS_TRIG = "1'b0" *) (* LC_PROBE573_MU_CNT = "1" *) (* LC_PROBE573_PID = "16'b0000001000111101" *) 
(* LC_PROBE573_TYPE = "1" *) (* LC_PROBE573_WIDTH = "1" *) (* LC_PROBE574_IS_DATA = "1'b0" *) 
(* LC_PROBE574_IS_TRIG = "1'b0" *) (* LC_PROBE574_MU_CNT = "1" *) (* LC_PROBE574_PID = "16'b0000001000111110" *) 
(* LC_PROBE574_TYPE = "1" *) (* LC_PROBE574_WIDTH = "1" *) (* LC_PROBE575_IS_DATA = "1'b0" *) 
(* LC_PROBE575_IS_TRIG = "1'b0" *) (* LC_PROBE575_MU_CNT = "1" *) (* LC_PROBE575_PID = "16'b0000001000111111" *) 
(* LC_PROBE575_TYPE = "1" *) (* LC_PROBE575_WIDTH = "1" *) (* LC_PROBE576_IS_DATA = "1'b0" *) 
(* LC_PROBE576_IS_TRIG = "1'b0" *) (* LC_PROBE576_MU_CNT = "1" *) (* LC_PROBE576_PID = "16'b0000001001000000" *) 
(* LC_PROBE576_TYPE = "1" *) (* LC_PROBE576_WIDTH = "1" *) (* LC_PROBE577_IS_DATA = "1'b0" *) 
(* LC_PROBE577_IS_TRIG = "1'b0" *) (* LC_PROBE577_MU_CNT = "1" *) (* LC_PROBE577_PID = "16'b0000001001000001" *) 
(* LC_PROBE577_TYPE = "1" *) (* LC_PROBE577_WIDTH = "1" *) (* LC_PROBE578_IS_DATA = "1'b0" *) 
(* LC_PROBE578_IS_TRIG = "1'b0" *) (* LC_PROBE578_MU_CNT = "1" *) (* LC_PROBE578_PID = "16'b0000001001000010" *) 
(* LC_PROBE578_TYPE = "1" *) (* LC_PROBE578_WIDTH = "1" *) (* LC_PROBE579_IS_DATA = "1'b0" *) 
(* LC_PROBE579_IS_TRIG = "1'b0" *) (* LC_PROBE579_MU_CNT = "1" *) (* LC_PROBE579_PID = "16'b0000001001000011" *) 
(* LC_PROBE579_TYPE = "1" *) (* LC_PROBE579_WIDTH = "1" *) (* LC_PROBE57_IS_DATA = "1'b0" *) 
(* LC_PROBE57_IS_TRIG = "1'b0" *) (* LC_PROBE57_MU_CNT = "1" *) (* LC_PROBE57_PID = "16'b0000000000111001" *) 
(* LC_PROBE57_TYPE = "1" *) (* LC_PROBE57_WIDTH = "1" *) (* LC_PROBE580_IS_DATA = "1'b0" *) 
(* LC_PROBE580_IS_TRIG = "1'b0" *) (* LC_PROBE580_MU_CNT = "1" *) (* LC_PROBE580_PID = "16'b0000001001000100" *) 
(* LC_PROBE580_TYPE = "1" *) (* LC_PROBE580_WIDTH = "1" *) (* LC_PROBE581_IS_DATA = "1'b0" *) 
(* LC_PROBE581_IS_TRIG = "1'b0" *) (* LC_PROBE581_MU_CNT = "1" *) (* LC_PROBE581_PID = "16'b0000001001000101" *) 
(* LC_PROBE581_TYPE = "1" *) (* LC_PROBE581_WIDTH = "1" *) (* LC_PROBE582_IS_DATA = "1'b0" *) 
(* LC_PROBE582_IS_TRIG = "1'b0" *) (* LC_PROBE582_MU_CNT = "1" *) (* LC_PROBE582_PID = "16'b0000001001000110" *) 
(* LC_PROBE582_TYPE = "1" *) (* LC_PROBE582_WIDTH = "1" *) (* LC_PROBE583_IS_DATA = "1'b0" *) 
(* LC_PROBE583_IS_TRIG = "1'b0" *) (* LC_PROBE583_MU_CNT = "1" *) (* LC_PROBE583_PID = "16'b0000001001000111" *) 
(* LC_PROBE583_TYPE = "1" *) (* LC_PROBE583_WIDTH = "1" *) (* LC_PROBE584_IS_DATA = "1'b0" *) 
(* LC_PROBE584_IS_TRIG = "1'b0" *) (* LC_PROBE584_MU_CNT = "1" *) (* LC_PROBE584_PID = "16'b0000001001001000" *) 
(* LC_PROBE584_TYPE = "1" *) (* LC_PROBE584_WIDTH = "1" *) (* LC_PROBE585_IS_DATA = "1'b0" *) 
(* LC_PROBE585_IS_TRIG = "1'b0" *) (* LC_PROBE585_MU_CNT = "1" *) (* LC_PROBE585_PID = "16'b0000001001001001" *) 
(* LC_PROBE585_TYPE = "1" *) (* LC_PROBE585_WIDTH = "1" *) (* LC_PROBE586_IS_DATA = "1'b0" *) 
(* LC_PROBE586_IS_TRIG = "1'b0" *) (* LC_PROBE586_MU_CNT = "1" *) (* LC_PROBE586_PID = "16'b0000001001001010" *) 
(* LC_PROBE586_TYPE = "1" *) (* LC_PROBE586_WIDTH = "1" *) (* LC_PROBE587_IS_DATA = "1'b0" *) 
(* LC_PROBE587_IS_TRIG = "1'b0" *) (* LC_PROBE587_MU_CNT = "1" *) (* LC_PROBE587_PID = "16'b0000001001001011" *) 
(* LC_PROBE587_TYPE = "1" *) (* LC_PROBE587_WIDTH = "1" *) (* LC_PROBE588_IS_DATA = "1'b0" *) 
(* LC_PROBE588_IS_TRIG = "1'b0" *) (* LC_PROBE588_MU_CNT = "1" *) (* LC_PROBE588_PID = "16'b0000001001001100" *) 
(* LC_PROBE588_TYPE = "1" *) (* LC_PROBE588_WIDTH = "1" *) (* LC_PROBE589_IS_DATA = "1'b0" *) 
(* LC_PROBE589_IS_TRIG = "1'b0" *) (* LC_PROBE589_MU_CNT = "1" *) (* LC_PROBE589_PID = "16'b0000001001001101" *) 
(* LC_PROBE589_TYPE = "1" *) (* LC_PROBE589_WIDTH = "1" *) (* LC_PROBE58_IS_DATA = "1'b0" *) 
(* LC_PROBE58_IS_TRIG = "1'b0" *) (* LC_PROBE58_MU_CNT = "1" *) (* LC_PROBE58_PID = "16'b0000000000111010" *) 
(* LC_PROBE58_TYPE = "1" *) (* LC_PROBE58_WIDTH = "1" *) (* LC_PROBE590_IS_DATA = "1'b0" *) 
(* LC_PROBE590_IS_TRIG = "1'b0" *) (* LC_PROBE590_MU_CNT = "1" *) (* LC_PROBE590_PID = "16'b0000001001001110" *) 
(* LC_PROBE590_TYPE = "1" *) (* LC_PROBE590_WIDTH = "1" *) (* LC_PROBE591_IS_DATA = "1'b0" *) 
(* LC_PROBE591_IS_TRIG = "1'b0" *) (* LC_PROBE591_MU_CNT = "1" *) (* LC_PROBE591_PID = "16'b0000001001001111" *) 
(* LC_PROBE591_TYPE = "1" *) (* LC_PROBE591_WIDTH = "1" *) (* LC_PROBE592_IS_DATA = "1'b0" *) 
(* LC_PROBE592_IS_TRIG = "1'b0" *) (* LC_PROBE592_MU_CNT = "1" *) (* LC_PROBE592_PID = "16'b0000001001010000" *) 
(* LC_PROBE592_TYPE = "1" *) (* LC_PROBE592_WIDTH = "1" *) (* LC_PROBE593_IS_DATA = "1'b0" *) 
(* LC_PROBE593_IS_TRIG = "1'b0" *) (* LC_PROBE593_MU_CNT = "1" *) (* LC_PROBE593_PID = "16'b0000001001010001" *) 
(* LC_PROBE593_TYPE = "1" *) (* LC_PROBE593_WIDTH = "1" *) (* LC_PROBE594_IS_DATA = "1'b0" *) 
(* LC_PROBE594_IS_TRIG = "1'b0" *) (* LC_PROBE594_MU_CNT = "1" *) (* LC_PROBE594_PID = "16'b0000001001010010" *) 
(* LC_PROBE594_TYPE = "1" *) (* LC_PROBE594_WIDTH = "1" *) (* LC_PROBE595_IS_DATA = "1'b0" *) 
(* LC_PROBE595_IS_TRIG = "1'b0" *) (* LC_PROBE595_MU_CNT = "1" *) (* LC_PROBE595_PID = "16'b0000001001010011" *) 
(* LC_PROBE595_TYPE = "1" *) (* LC_PROBE595_WIDTH = "1" *) (* LC_PROBE596_IS_DATA = "1'b0" *) 
(* LC_PROBE596_IS_TRIG = "1'b0" *) (* LC_PROBE596_MU_CNT = "1" *) (* LC_PROBE596_PID = "16'b0000001001010100" *) 
(* LC_PROBE596_TYPE = "1" *) (* LC_PROBE596_WIDTH = "1" *) (* LC_PROBE597_IS_DATA = "1'b0" *) 
(* LC_PROBE597_IS_TRIG = "1'b0" *) (* LC_PROBE597_MU_CNT = "1" *) (* LC_PROBE597_PID = "16'b0000001001010101" *) 
(* LC_PROBE597_TYPE = "1" *) (* LC_PROBE597_WIDTH = "1" *) (* LC_PROBE598_IS_DATA = "1'b0" *) 
(* LC_PROBE598_IS_TRIG = "1'b0" *) (* LC_PROBE598_MU_CNT = "1" *) (* LC_PROBE598_PID = "16'b0000001001010110" *) 
(* LC_PROBE598_TYPE = "1" *) (* LC_PROBE598_WIDTH = "1" *) (* LC_PROBE599_IS_DATA = "1'b0" *) 
(* LC_PROBE599_IS_TRIG = "1'b0" *) (* LC_PROBE599_MU_CNT = "1" *) (* LC_PROBE599_PID = "16'b0000001001010111" *) 
(* LC_PROBE599_TYPE = "1" *) (* LC_PROBE599_WIDTH = "1" *) (* LC_PROBE59_IS_DATA = "1'b0" *) 
(* LC_PROBE59_IS_TRIG = "1'b0" *) (* LC_PROBE59_MU_CNT = "1" *) (* LC_PROBE59_PID = "16'b0000000000111011" *) 
(* LC_PROBE59_TYPE = "1" *) (* LC_PROBE59_WIDTH = "1" *) (* LC_PROBE5_IS_DATA = "1'b0" *) 
(* LC_PROBE5_IS_TRIG = "1'b0" *) (* LC_PROBE5_MU_CNT = "1" *) (* LC_PROBE5_PID = "16'b0000000000000101" *) 
(* LC_PROBE5_TYPE = "1" *) (* LC_PROBE5_WIDTH = "1" *) (* LC_PROBE600_IS_DATA = "1'b0" *) 
(* LC_PROBE600_IS_TRIG = "1'b0" *) (* LC_PROBE600_MU_CNT = "1" *) (* LC_PROBE600_PID = "16'b0000001001011000" *) 
(* LC_PROBE600_TYPE = "1" *) (* LC_PROBE600_WIDTH = "1" *) (* LC_PROBE601_IS_DATA = "1'b0" *) 
(* LC_PROBE601_IS_TRIG = "1'b0" *) (* LC_PROBE601_MU_CNT = "1" *) (* LC_PROBE601_PID = "16'b0000001001011001" *) 
(* LC_PROBE601_TYPE = "1" *) (* LC_PROBE601_WIDTH = "1" *) (* LC_PROBE602_IS_DATA = "1'b0" *) 
(* LC_PROBE602_IS_TRIG = "1'b0" *) (* LC_PROBE602_MU_CNT = "1" *) (* LC_PROBE602_PID = "16'b0000001001011010" *) 
(* LC_PROBE602_TYPE = "1" *) (* LC_PROBE602_WIDTH = "1" *) (* LC_PROBE603_IS_DATA = "1'b0" *) 
(* LC_PROBE603_IS_TRIG = "1'b0" *) (* LC_PROBE603_MU_CNT = "1" *) (* LC_PROBE603_PID = "16'b0000001001011011" *) 
(* LC_PROBE603_TYPE = "1" *) (* LC_PROBE603_WIDTH = "1" *) (* LC_PROBE604_IS_DATA = "1'b0" *) 
(* LC_PROBE604_IS_TRIG = "1'b0" *) (* LC_PROBE604_MU_CNT = "1" *) (* LC_PROBE604_PID = "16'b0000001001011100" *) 
(* LC_PROBE604_TYPE = "1" *) (* LC_PROBE604_WIDTH = "1" *) (* LC_PROBE605_IS_DATA = "1'b0" *) 
(* LC_PROBE605_IS_TRIG = "1'b0" *) (* LC_PROBE605_MU_CNT = "1" *) (* LC_PROBE605_PID = "16'b0000001001011101" *) 
(* LC_PROBE605_TYPE = "1" *) (* LC_PROBE605_WIDTH = "1" *) (* LC_PROBE606_IS_DATA = "1'b0" *) 
(* LC_PROBE606_IS_TRIG = "1'b0" *) (* LC_PROBE606_MU_CNT = "1" *) (* LC_PROBE606_PID = "16'b0000001001011110" *) 
(* LC_PROBE606_TYPE = "1" *) (* LC_PROBE606_WIDTH = "1" *) (* LC_PROBE607_IS_DATA = "1'b0" *) 
(* LC_PROBE607_IS_TRIG = "1'b0" *) (* LC_PROBE607_MU_CNT = "1" *) (* LC_PROBE607_PID = "16'b0000001001011111" *) 
(* LC_PROBE607_TYPE = "1" *) (* LC_PROBE607_WIDTH = "1" *) (* LC_PROBE608_IS_DATA = "1'b0" *) 
(* LC_PROBE608_IS_TRIG = "1'b0" *) (* LC_PROBE608_MU_CNT = "1" *) (* LC_PROBE608_PID = "16'b0000001001100000" *) 
(* LC_PROBE608_TYPE = "1" *) (* LC_PROBE608_WIDTH = "1" *) (* LC_PROBE609_IS_DATA = "1'b0" *) 
(* LC_PROBE609_IS_TRIG = "1'b0" *) (* LC_PROBE609_MU_CNT = "1" *) (* LC_PROBE609_PID = "16'b0000001001100001" *) 
(* LC_PROBE609_TYPE = "1" *) (* LC_PROBE609_WIDTH = "1" *) (* LC_PROBE60_IS_DATA = "1'b0" *) 
(* LC_PROBE60_IS_TRIG = "1'b0" *) (* LC_PROBE60_MU_CNT = "1" *) (* LC_PROBE60_PID = "16'b0000000000111100" *) 
(* LC_PROBE60_TYPE = "1" *) (* LC_PROBE60_WIDTH = "1" *) (* LC_PROBE610_IS_DATA = "1'b0" *) 
(* LC_PROBE610_IS_TRIG = "1'b0" *) (* LC_PROBE610_MU_CNT = "1" *) (* LC_PROBE610_PID = "16'b0000001001100010" *) 
(* LC_PROBE610_TYPE = "1" *) (* LC_PROBE610_WIDTH = "1" *) (* LC_PROBE611_IS_DATA = "1'b0" *) 
(* LC_PROBE611_IS_TRIG = "1'b0" *) (* LC_PROBE611_MU_CNT = "1" *) (* LC_PROBE611_PID = "16'b0000001001100011" *) 
(* LC_PROBE611_TYPE = "1" *) (* LC_PROBE611_WIDTH = "1" *) (* LC_PROBE612_IS_DATA = "1'b0" *) 
(* LC_PROBE612_IS_TRIG = "1'b0" *) (* LC_PROBE612_MU_CNT = "1" *) (* LC_PROBE612_PID = "16'b0000001001100100" *) 
(* LC_PROBE612_TYPE = "1" *) (* LC_PROBE612_WIDTH = "1" *) (* LC_PROBE613_IS_DATA = "1'b0" *) 
(* LC_PROBE613_IS_TRIG = "1'b0" *) (* LC_PROBE613_MU_CNT = "1" *) (* LC_PROBE613_PID = "16'b0000001001100101" *) 
(* LC_PROBE613_TYPE = "1" *) (* LC_PROBE613_WIDTH = "1" *) (* LC_PROBE614_IS_DATA = "1'b0" *) 
(* LC_PROBE614_IS_TRIG = "1'b0" *) (* LC_PROBE614_MU_CNT = "1" *) (* LC_PROBE614_PID = "16'b0000001001100110" *) 
(* LC_PROBE614_TYPE = "1" *) (* LC_PROBE614_WIDTH = "1" *) (* LC_PROBE615_IS_DATA = "1'b0" *) 
(* LC_PROBE615_IS_TRIG = "1'b0" *) (* LC_PROBE615_MU_CNT = "1" *) (* LC_PROBE615_PID = "16'b0000001001100111" *) 
(* LC_PROBE615_TYPE = "1" *) (* LC_PROBE615_WIDTH = "1" *) (* LC_PROBE616_IS_DATA = "1'b0" *) 
(* LC_PROBE616_IS_TRIG = "1'b0" *) (* LC_PROBE616_MU_CNT = "1" *) (* LC_PROBE616_PID = "16'b0000001001101000" *) 
(* LC_PROBE616_TYPE = "1" *) (* LC_PROBE616_WIDTH = "1" *) (* LC_PROBE617_IS_DATA = "1'b0" *) 
(* LC_PROBE617_IS_TRIG = "1'b0" *) (* LC_PROBE617_MU_CNT = "1" *) (* LC_PROBE617_PID = "16'b0000001001101001" *) 
(* LC_PROBE617_TYPE = "1" *) (* LC_PROBE617_WIDTH = "1" *) (* LC_PROBE618_IS_DATA = "1'b0" *) 
(* LC_PROBE618_IS_TRIG = "1'b0" *) (* LC_PROBE618_MU_CNT = "1" *) (* LC_PROBE618_PID = "16'b0000001001101010" *) 
(* LC_PROBE618_TYPE = "1" *) (* LC_PROBE618_WIDTH = "1" *) (* LC_PROBE619_IS_DATA = "1'b0" *) 
(* LC_PROBE619_IS_TRIG = "1'b0" *) (* LC_PROBE619_MU_CNT = "1" *) (* LC_PROBE619_PID = "16'b0000001001101011" *) 
(* LC_PROBE619_TYPE = "1" *) (* LC_PROBE619_WIDTH = "1" *) (* LC_PROBE61_IS_DATA = "1'b0" *) 
(* LC_PROBE61_IS_TRIG = "1'b0" *) (* LC_PROBE61_MU_CNT = "1" *) (* LC_PROBE61_PID = "16'b0000000000111101" *) 
(* LC_PROBE61_TYPE = "1" *) (* LC_PROBE61_WIDTH = "1" *) (* LC_PROBE620_IS_DATA = "1'b0" *) 
(* LC_PROBE620_IS_TRIG = "1'b0" *) (* LC_PROBE620_MU_CNT = "1" *) (* LC_PROBE620_PID = "16'b0000001001101100" *) 
(* LC_PROBE620_TYPE = "1" *) (* LC_PROBE620_WIDTH = "1" *) (* LC_PROBE621_IS_DATA = "1'b0" *) 
(* LC_PROBE621_IS_TRIG = "1'b0" *) (* LC_PROBE621_MU_CNT = "1" *) (* LC_PROBE621_PID = "16'b0000001001101101" *) 
(* LC_PROBE621_TYPE = "1" *) (* LC_PROBE621_WIDTH = "1" *) (* LC_PROBE622_IS_DATA = "1'b0" *) 
(* LC_PROBE622_IS_TRIG = "1'b0" *) (* LC_PROBE622_MU_CNT = "1" *) (* LC_PROBE622_PID = "16'b0000001001101110" *) 
(* LC_PROBE622_TYPE = "1" *) (* LC_PROBE622_WIDTH = "1" *) (* LC_PROBE623_IS_DATA = "1'b0" *) 
(* LC_PROBE623_IS_TRIG = "1'b0" *) (* LC_PROBE623_MU_CNT = "1" *) (* LC_PROBE623_PID = "16'b0000001001101111" *) 
(* LC_PROBE623_TYPE = "1" *) (* LC_PROBE623_WIDTH = "1" *) (* LC_PROBE624_IS_DATA = "1'b0" *) 
(* LC_PROBE624_IS_TRIG = "1'b0" *) (* LC_PROBE624_MU_CNT = "1" *) (* LC_PROBE624_PID = "16'b0000001001110000" *) 
(* LC_PROBE624_TYPE = "1" *) (* LC_PROBE624_WIDTH = "1" *) (* LC_PROBE625_IS_DATA = "1'b0" *) 
(* LC_PROBE625_IS_TRIG = "1'b0" *) (* LC_PROBE625_MU_CNT = "1" *) (* LC_PROBE625_PID = "16'b0000001001110001" *) 
(* LC_PROBE625_TYPE = "1" *) (* LC_PROBE625_WIDTH = "1" *) (* LC_PROBE626_IS_DATA = "1'b0" *) 
(* LC_PROBE626_IS_TRIG = "1'b0" *) (* LC_PROBE626_MU_CNT = "1" *) (* LC_PROBE626_PID = "16'b0000001001110010" *) 
(* LC_PROBE626_TYPE = "1" *) (* LC_PROBE626_WIDTH = "1" *) (* LC_PROBE627_IS_DATA = "1'b0" *) 
(* LC_PROBE627_IS_TRIG = "1'b0" *) (* LC_PROBE627_MU_CNT = "1" *) (* LC_PROBE627_PID = "16'b0000001001110011" *) 
(* LC_PROBE627_TYPE = "1" *) (* LC_PROBE627_WIDTH = "1" *) (* LC_PROBE628_IS_DATA = "1'b0" *) 
(* LC_PROBE628_IS_TRIG = "1'b0" *) (* LC_PROBE628_MU_CNT = "1" *) (* LC_PROBE628_PID = "16'b0000001001110100" *) 
(* LC_PROBE628_TYPE = "1" *) (* LC_PROBE628_WIDTH = "1" *) (* LC_PROBE629_IS_DATA = "1'b0" *) 
(* LC_PROBE629_IS_TRIG = "1'b0" *) (* LC_PROBE629_MU_CNT = "1" *) (* LC_PROBE629_PID = "16'b0000001001110101" *) 
(* LC_PROBE629_TYPE = "1" *) (* LC_PROBE629_WIDTH = "1" *) (* LC_PROBE62_IS_DATA = "1'b0" *) 
(* LC_PROBE62_IS_TRIG = "1'b0" *) (* LC_PROBE62_MU_CNT = "1" *) (* LC_PROBE62_PID = "16'b0000000000111110" *) 
(* LC_PROBE62_TYPE = "1" *) (* LC_PROBE62_WIDTH = "1" *) (* LC_PROBE630_IS_DATA = "1'b0" *) 
(* LC_PROBE630_IS_TRIG = "1'b0" *) (* LC_PROBE630_MU_CNT = "1" *) (* LC_PROBE630_PID = "16'b0000001001110110" *) 
(* LC_PROBE630_TYPE = "1" *) (* LC_PROBE630_WIDTH = "1" *) (* LC_PROBE631_IS_DATA = "1'b0" *) 
(* LC_PROBE631_IS_TRIG = "1'b0" *) (* LC_PROBE631_MU_CNT = "1" *) (* LC_PROBE631_PID = "16'b0000001001110111" *) 
(* LC_PROBE631_TYPE = "1" *) (* LC_PROBE631_WIDTH = "1" *) (* LC_PROBE632_IS_DATA = "1'b0" *) 
(* LC_PROBE632_IS_TRIG = "1'b0" *) (* LC_PROBE632_MU_CNT = "1" *) (* LC_PROBE632_PID = "16'b0000001001111000" *) 
(* LC_PROBE632_TYPE = "1" *) (* LC_PROBE632_WIDTH = "1" *) (* LC_PROBE633_IS_DATA = "1'b0" *) 
(* LC_PROBE633_IS_TRIG = "1'b0" *) (* LC_PROBE633_MU_CNT = "1" *) (* LC_PROBE633_PID = "16'b0000001001111001" *) 
(* LC_PROBE633_TYPE = "1" *) (* LC_PROBE633_WIDTH = "1" *) (* LC_PROBE634_IS_DATA = "1'b0" *) 
(* LC_PROBE634_IS_TRIG = "1'b0" *) (* LC_PROBE634_MU_CNT = "1" *) (* LC_PROBE634_PID = "16'b0000001001111010" *) 
(* LC_PROBE634_TYPE = "1" *) (* LC_PROBE634_WIDTH = "1" *) (* LC_PROBE635_IS_DATA = "1'b0" *) 
(* LC_PROBE635_IS_TRIG = "1'b0" *) (* LC_PROBE635_MU_CNT = "1" *) (* LC_PROBE635_PID = "16'b0000001001111011" *) 
(* LC_PROBE635_TYPE = "1" *) (* LC_PROBE635_WIDTH = "1" *) (* LC_PROBE636_IS_DATA = "1'b0" *) 
(* LC_PROBE636_IS_TRIG = "1'b0" *) (* LC_PROBE636_MU_CNT = "1" *) (* LC_PROBE636_PID = "16'b0000001001111100" *) 
(* LC_PROBE636_TYPE = "1" *) (* LC_PROBE636_WIDTH = "1" *) (* LC_PROBE637_IS_DATA = "1'b0" *) 
(* LC_PROBE637_IS_TRIG = "1'b0" *) (* LC_PROBE637_MU_CNT = "1" *) (* LC_PROBE637_PID = "16'b0000001001111101" *) 
(* LC_PROBE637_TYPE = "1" *) (* LC_PROBE637_WIDTH = "1" *) (* LC_PROBE638_IS_DATA = "1'b0" *) 
(* LC_PROBE638_IS_TRIG = "1'b0" *) (* LC_PROBE638_MU_CNT = "1" *) (* LC_PROBE638_PID = "16'b0000001001111110" *) 
(* LC_PROBE638_TYPE = "1" *) (* LC_PROBE638_WIDTH = "1" *) (* LC_PROBE639_IS_DATA = "1'b0" *) 
(* LC_PROBE639_IS_TRIG = "1'b0" *) (* LC_PROBE639_MU_CNT = "1" *) (* LC_PROBE639_PID = "16'b0000001001111111" *) 
(* LC_PROBE639_TYPE = "1" *) (* LC_PROBE639_WIDTH = "1" *) (* LC_PROBE63_IS_DATA = "1'b0" *) 
(* LC_PROBE63_IS_TRIG = "1'b0" *) (* LC_PROBE63_MU_CNT = "1" *) (* LC_PROBE63_PID = "16'b0000000000111111" *) 
(* LC_PROBE63_TYPE = "1" *) (* LC_PROBE63_WIDTH = "1" *) (* LC_PROBE640_IS_DATA = "1'b0" *) 
(* LC_PROBE640_IS_TRIG = "1'b0" *) (* LC_PROBE640_MU_CNT = "1" *) (* LC_PROBE640_PID = "16'b0000001010000000" *) 
(* LC_PROBE640_TYPE = "1" *) (* LC_PROBE640_WIDTH = "1" *) (* LC_PROBE641_IS_DATA = "1'b0" *) 
(* LC_PROBE641_IS_TRIG = "1'b0" *) (* LC_PROBE641_MU_CNT = "1" *) (* LC_PROBE641_PID = "16'b0000001010000001" *) 
(* LC_PROBE641_TYPE = "1" *) (* LC_PROBE641_WIDTH = "1" *) (* LC_PROBE642_IS_DATA = "1'b0" *) 
(* LC_PROBE642_IS_TRIG = "1'b0" *) (* LC_PROBE642_MU_CNT = "1" *) (* LC_PROBE642_PID = "16'b0000001010000010" *) 
(* LC_PROBE642_TYPE = "1" *) (* LC_PROBE642_WIDTH = "1" *) (* LC_PROBE643_IS_DATA = "1'b0" *) 
(* LC_PROBE643_IS_TRIG = "1'b0" *) (* LC_PROBE643_MU_CNT = "1" *) (* LC_PROBE643_PID = "16'b0000001010000011" *) 
(* LC_PROBE643_TYPE = "1" *) (* LC_PROBE643_WIDTH = "1" *) (* LC_PROBE644_IS_DATA = "1'b0" *) 
(* LC_PROBE644_IS_TRIG = "1'b0" *) (* LC_PROBE644_MU_CNT = "1" *) (* LC_PROBE644_PID = "16'b0000001010000100" *) 
(* LC_PROBE644_TYPE = "1" *) (* LC_PROBE644_WIDTH = "1" *) (* LC_PROBE645_IS_DATA = "1'b0" *) 
(* LC_PROBE645_IS_TRIG = "1'b0" *) (* LC_PROBE645_MU_CNT = "1" *) (* LC_PROBE645_PID = "16'b0000001010000101" *) 
(* LC_PROBE645_TYPE = "1" *) (* LC_PROBE645_WIDTH = "1" *) (* LC_PROBE646_IS_DATA = "1'b0" *) 
(* LC_PROBE646_IS_TRIG = "1'b0" *) (* LC_PROBE646_MU_CNT = "1" *) (* LC_PROBE646_PID = "16'b0000001010000110" *) 
(* LC_PROBE646_TYPE = "1" *) (* LC_PROBE646_WIDTH = "1" *) (* LC_PROBE647_IS_DATA = "1'b0" *) 
(* LC_PROBE647_IS_TRIG = "1'b0" *) (* LC_PROBE647_MU_CNT = "1" *) (* LC_PROBE647_PID = "16'b0000001010000111" *) 
(* LC_PROBE647_TYPE = "1" *) (* LC_PROBE647_WIDTH = "1" *) (* LC_PROBE648_IS_DATA = "1'b0" *) 
(* LC_PROBE648_IS_TRIG = "1'b0" *) (* LC_PROBE648_MU_CNT = "1" *) (* LC_PROBE648_PID = "16'b0000001010001000" *) 
(* LC_PROBE648_TYPE = "1" *) (* LC_PROBE648_WIDTH = "1" *) (* LC_PROBE649_IS_DATA = "1'b0" *) 
(* LC_PROBE649_IS_TRIG = "1'b0" *) (* LC_PROBE649_MU_CNT = "1" *) (* LC_PROBE649_PID = "16'b0000001010001001" *) 
(* LC_PROBE649_TYPE = "1" *) (* LC_PROBE649_WIDTH = "1" *) (* LC_PROBE64_IS_DATA = "1'b0" *) 
(* LC_PROBE64_IS_TRIG = "1'b0" *) (* LC_PROBE64_MU_CNT = "1" *) (* LC_PROBE64_PID = "16'b0000000001000000" *) 
(* LC_PROBE64_TYPE = "1" *) (* LC_PROBE64_WIDTH = "1" *) (* LC_PROBE650_IS_DATA = "1'b0" *) 
(* LC_PROBE650_IS_TRIG = "1'b0" *) (* LC_PROBE650_MU_CNT = "1" *) (* LC_PROBE650_PID = "16'b0000001010001010" *) 
(* LC_PROBE650_TYPE = "1" *) (* LC_PROBE650_WIDTH = "1" *) (* LC_PROBE651_IS_DATA = "1'b0" *) 
(* LC_PROBE651_IS_TRIG = "1'b0" *) (* LC_PROBE651_MU_CNT = "1" *) (* LC_PROBE651_PID = "16'b0000001010001011" *) 
(* LC_PROBE651_TYPE = "1" *) (* LC_PROBE651_WIDTH = "1" *) (* LC_PROBE652_IS_DATA = "1'b0" *) 
(* LC_PROBE652_IS_TRIG = "1'b0" *) (* LC_PROBE652_MU_CNT = "1" *) (* LC_PROBE652_PID = "16'b0000001010001100" *) 
(* LC_PROBE652_TYPE = "1" *) (* LC_PROBE652_WIDTH = "1" *) (* LC_PROBE653_IS_DATA = "1'b0" *) 
(* LC_PROBE653_IS_TRIG = "1'b0" *) (* LC_PROBE653_MU_CNT = "1" *) (* LC_PROBE653_PID = "16'b0000001010001101" *) 
(* LC_PROBE653_TYPE = "1" *) (* LC_PROBE653_WIDTH = "1" *) (* LC_PROBE654_IS_DATA = "1'b0" *) 
(* LC_PROBE654_IS_TRIG = "1'b0" *) (* LC_PROBE654_MU_CNT = "1" *) (* LC_PROBE654_PID = "16'b0000001010001110" *) 
(* LC_PROBE654_TYPE = "1" *) (* LC_PROBE654_WIDTH = "1" *) (* LC_PROBE655_IS_DATA = "1'b0" *) 
(* LC_PROBE655_IS_TRIG = "1'b0" *) (* LC_PROBE655_MU_CNT = "1" *) (* LC_PROBE655_PID = "16'b0000001010001111" *) 
(* LC_PROBE655_TYPE = "1" *) (* LC_PROBE655_WIDTH = "1" *) (* LC_PROBE656_IS_DATA = "1'b0" *) 
(* LC_PROBE656_IS_TRIG = "1'b0" *) (* LC_PROBE656_MU_CNT = "1" *) (* LC_PROBE656_PID = "16'b0000001010010000" *) 
(* LC_PROBE656_TYPE = "1" *) (* LC_PROBE656_WIDTH = "1" *) (* LC_PROBE657_IS_DATA = "1'b0" *) 
(* LC_PROBE657_IS_TRIG = "1'b0" *) (* LC_PROBE657_MU_CNT = "1" *) (* LC_PROBE657_PID = "16'b0000001010010001" *) 
(* LC_PROBE657_TYPE = "1" *) (* LC_PROBE657_WIDTH = "1" *) (* LC_PROBE658_IS_DATA = "1'b0" *) 
(* LC_PROBE658_IS_TRIG = "1'b0" *) (* LC_PROBE658_MU_CNT = "1" *) (* LC_PROBE658_PID = "16'b0000001010010010" *) 
(* LC_PROBE658_TYPE = "1" *) (* LC_PROBE658_WIDTH = "1" *) (* LC_PROBE659_IS_DATA = "1'b0" *) 
(* LC_PROBE659_IS_TRIG = "1'b0" *) (* LC_PROBE659_MU_CNT = "1" *) (* LC_PROBE659_PID = "16'b0000001010010011" *) 
(* LC_PROBE659_TYPE = "1" *) (* LC_PROBE659_WIDTH = "1" *) (* LC_PROBE65_IS_DATA = "1'b0" *) 
(* LC_PROBE65_IS_TRIG = "1'b0" *) (* LC_PROBE65_MU_CNT = "1" *) (* LC_PROBE65_PID = "16'b0000000001000001" *) 
(* LC_PROBE65_TYPE = "1" *) (* LC_PROBE65_WIDTH = "1" *) (* LC_PROBE660_IS_DATA = "1'b0" *) 
(* LC_PROBE660_IS_TRIG = "1'b0" *) (* LC_PROBE660_MU_CNT = "1" *) (* LC_PROBE660_PID = "16'b0000001010010100" *) 
(* LC_PROBE660_TYPE = "1" *) (* LC_PROBE660_WIDTH = "1" *) (* LC_PROBE661_IS_DATA = "1'b0" *) 
(* LC_PROBE661_IS_TRIG = "1'b0" *) (* LC_PROBE661_MU_CNT = "1" *) (* LC_PROBE661_PID = "16'b0000001010010101" *) 
(* LC_PROBE661_TYPE = "1" *) (* LC_PROBE661_WIDTH = "1" *) (* LC_PROBE662_IS_DATA = "1'b0" *) 
(* LC_PROBE662_IS_TRIG = "1'b0" *) (* LC_PROBE662_MU_CNT = "1" *) (* LC_PROBE662_PID = "16'b0000001010010110" *) 
(* LC_PROBE662_TYPE = "1" *) (* LC_PROBE662_WIDTH = "1" *) (* LC_PROBE663_IS_DATA = "1'b0" *) 
(* LC_PROBE663_IS_TRIG = "1'b0" *) (* LC_PROBE663_MU_CNT = "1" *) (* LC_PROBE663_PID = "16'b0000001010010111" *) 
(* LC_PROBE663_TYPE = "1" *) (* LC_PROBE663_WIDTH = "1" *) (* LC_PROBE664_IS_DATA = "1'b0" *) 
(* LC_PROBE664_IS_TRIG = "1'b0" *) (* LC_PROBE664_MU_CNT = "1" *) (* LC_PROBE664_PID = "16'b0000001010011000" *) 
(* LC_PROBE664_TYPE = "1" *) (* LC_PROBE664_WIDTH = "1" *) (* LC_PROBE665_IS_DATA = "1'b0" *) 
(* LC_PROBE665_IS_TRIG = "1'b0" *) (* LC_PROBE665_MU_CNT = "1" *) (* LC_PROBE665_PID = "16'b0000001010011001" *) 
(* LC_PROBE665_TYPE = "1" *) (* LC_PROBE665_WIDTH = "1" *) (* LC_PROBE666_IS_DATA = "1'b0" *) 
(* LC_PROBE666_IS_TRIG = "1'b0" *) (* LC_PROBE666_MU_CNT = "1" *) (* LC_PROBE666_PID = "16'b0000001010011010" *) 
(* LC_PROBE666_TYPE = "1" *) (* LC_PROBE666_WIDTH = "1" *) (* LC_PROBE667_IS_DATA = "1'b0" *) 
(* LC_PROBE667_IS_TRIG = "1'b0" *) (* LC_PROBE667_MU_CNT = "1" *) (* LC_PROBE667_PID = "16'b0000001010011011" *) 
(* LC_PROBE667_TYPE = "1" *) (* LC_PROBE667_WIDTH = "1" *) (* LC_PROBE668_IS_DATA = "1'b0" *) 
(* LC_PROBE668_IS_TRIG = "1'b0" *) (* LC_PROBE668_MU_CNT = "1" *) (* LC_PROBE668_PID = "16'b0000001010011100" *) 
(* LC_PROBE668_TYPE = "1" *) (* LC_PROBE668_WIDTH = "1" *) (* LC_PROBE669_IS_DATA = "1'b0" *) 
(* LC_PROBE669_IS_TRIG = "1'b0" *) (* LC_PROBE669_MU_CNT = "1" *) (* LC_PROBE669_PID = "16'b0000001010011101" *) 
(* LC_PROBE669_TYPE = "1" *) (* LC_PROBE669_WIDTH = "1" *) (* LC_PROBE66_IS_DATA = "1'b0" *) 
(* LC_PROBE66_IS_TRIG = "1'b0" *) (* LC_PROBE66_MU_CNT = "1" *) (* LC_PROBE66_PID = "16'b0000000001000010" *) 
(* LC_PROBE66_TYPE = "1" *) (* LC_PROBE66_WIDTH = "1" *) (* LC_PROBE670_IS_DATA = "1'b0" *) 
(* LC_PROBE670_IS_TRIG = "1'b0" *) (* LC_PROBE670_MU_CNT = "1" *) (* LC_PROBE670_PID = "16'b0000001010011110" *) 
(* LC_PROBE670_TYPE = "1" *) (* LC_PROBE670_WIDTH = "1" *) (* LC_PROBE671_IS_DATA = "1'b0" *) 
(* LC_PROBE671_IS_TRIG = "1'b0" *) (* LC_PROBE671_MU_CNT = "1" *) (* LC_PROBE671_PID = "16'b0000001010011111" *) 
(* LC_PROBE671_TYPE = "1" *) (* LC_PROBE671_WIDTH = "1" *) (* LC_PROBE672_IS_DATA = "1'b0" *) 
(* LC_PROBE672_IS_TRIG = "1'b0" *) (* LC_PROBE672_MU_CNT = "1" *) (* LC_PROBE672_PID = "16'b0000001010100000" *) 
(* LC_PROBE672_TYPE = "1" *) (* LC_PROBE672_WIDTH = "1" *) (* LC_PROBE673_IS_DATA = "1'b0" *) 
(* LC_PROBE673_IS_TRIG = "1'b0" *) (* LC_PROBE673_MU_CNT = "1" *) (* LC_PROBE673_PID = "16'b0000001010100001" *) 
(* LC_PROBE673_TYPE = "1" *) (* LC_PROBE673_WIDTH = "1" *) (* LC_PROBE674_IS_DATA = "1'b0" *) 
(* LC_PROBE674_IS_TRIG = "1'b0" *) (* LC_PROBE674_MU_CNT = "1" *) (* LC_PROBE674_PID = "16'b0000001010100010" *) 
(* LC_PROBE674_TYPE = "1" *) (* LC_PROBE674_WIDTH = "1" *) (* LC_PROBE675_IS_DATA = "1'b0" *) 
(* LC_PROBE675_IS_TRIG = "1'b0" *) (* LC_PROBE675_MU_CNT = "1" *) (* LC_PROBE675_PID = "16'b0000001010100011" *) 
(* LC_PROBE675_TYPE = "1" *) (* LC_PROBE675_WIDTH = "1" *) (* LC_PROBE676_IS_DATA = "1'b0" *) 
(* LC_PROBE676_IS_TRIG = "1'b0" *) (* LC_PROBE676_MU_CNT = "1" *) (* LC_PROBE676_PID = "16'b0000001010100100" *) 
(* LC_PROBE676_TYPE = "1" *) (* LC_PROBE676_WIDTH = "1" *) (* LC_PROBE677_IS_DATA = "1'b0" *) 
(* LC_PROBE677_IS_TRIG = "1'b0" *) (* LC_PROBE677_MU_CNT = "1" *) (* LC_PROBE677_PID = "16'b0000001010100101" *) 
(* LC_PROBE677_TYPE = "1" *) (* LC_PROBE677_WIDTH = "1" *) (* LC_PROBE678_IS_DATA = "1'b0" *) 
(* LC_PROBE678_IS_TRIG = "1'b0" *) (* LC_PROBE678_MU_CNT = "1" *) (* LC_PROBE678_PID = "16'b0000001010100110" *) 
(* LC_PROBE678_TYPE = "1" *) (* LC_PROBE678_WIDTH = "1" *) (* LC_PROBE679_IS_DATA = "1'b0" *) 
(* LC_PROBE679_IS_TRIG = "1'b0" *) (* LC_PROBE679_MU_CNT = "1" *) (* LC_PROBE679_PID = "16'b0000001010100111" *) 
(* LC_PROBE679_TYPE = "1" *) (* LC_PROBE679_WIDTH = "1" *) (* LC_PROBE67_IS_DATA = "1'b0" *) 
(* LC_PROBE67_IS_TRIG = "1'b0" *) (* LC_PROBE67_MU_CNT = "1" *) (* LC_PROBE67_PID = "16'b0000000001000011" *) 
(* LC_PROBE67_TYPE = "1" *) (* LC_PROBE67_WIDTH = "1" *) (* LC_PROBE680_IS_DATA = "1'b0" *) 
(* LC_PROBE680_IS_TRIG = "1'b0" *) (* LC_PROBE680_MU_CNT = "1" *) (* LC_PROBE680_PID = "16'b0000001010101000" *) 
(* LC_PROBE680_TYPE = "1" *) (* LC_PROBE680_WIDTH = "1" *) (* LC_PROBE681_IS_DATA = "1'b0" *) 
(* LC_PROBE681_IS_TRIG = "1'b0" *) (* LC_PROBE681_MU_CNT = "1" *) (* LC_PROBE681_PID = "16'b0000001010101001" *) 
(* LC_PROBE681_TYPE = "1" *) (* LC_PROBE681_WIDTH = "1" *) (* LC_PROBE682_IS_DATA = "1'b0" *) 
(* LC_PROBE682_IS_TRIG = "1'b0" *) (* LC_PROBE682_MU_CNT = "1" *) (* LC_PROBE682_PID = "16'b0000001010101010" *) 
(* LC_PROBE682_TYPE = "1" *) (* LC_PROBE682_WIDTH = "1" *) (* LC_PROBE683_IS_DATA = "1'b0" *) 
(* LC_PROBE683_IS_TRIG = "1'b0" *) (* LC_PROBE683_MU_CNT = "1" *) (* LC_PROBE683_PID = "16'b0000001010101011" *) 
(* LC_PROBE683_TYPE = "1" *) (* LC_PROBE683_WIDTH = "1" *) (* LC_PROBE684_IS_DATA = "1'b0" *) 
(* LC_PROBE684_IS_TRIG = "1'b0" *) (* LC_PROBE684_MU_CNT = "1" *) (* LC_PROBE684_PID = "16'b0000001010101100" *) 
(* LC_PROBE684_TYPE = "1" *) (* LC_PROBE684_WIDTH = "1" *) (* LC_PROBE685_IS_DATA = "1'b0" *) 
(* LC_PROBE685_IS_TRIG = "1'b0" *) (* LC_PROBE685_MU_CNT = "1" *) (* LC_PROBE685_PID = "16'b0000001010101101" *) 
(* LC_PROBE685_TYPE = "1" *) (* LC_PROBE685_WIDTH = "1" *) (* LC_PROBE686_IS_DATA = "1'b0" *) 
(* LC_PROBE686_IS_TRIG = "1'b0" *) (* LC_PROBE686_MU_CNT = "1" *) (* LC_PROBE686_PID = "16'b0000001010101110" *) 
(* LC_PROBE686_TYPE = "1" *) (* LC_PROBE686_WIDTH = "1" *) (* LC_PROBE687_IS_DATA = "1'b0" *) 
(* LC_PROBE687_IS_TRIG = "1'b0" *) (* LC_PROBE687_MU_CNT = "1" *) (* LC_PROBE687_PID = "16'b0000001010101111" *) 
(* LC_PROBE687_TYPE = "1" *) (* LC_PROBE687_WIDTH = "1" *) (* LC_PROBE688_IS_DATA = "1'b0" *) 
(* LC_PROBE688_IS_TRIG = "1'b0" *) (* LC_PROBE688_MU_CNT = "1" *) (* LC_PROBE688_PID = "16'b0000001010110000" *) 
(* LC_PROBE688_TYPE = "1" *) (* LC_PROBE688_WIDTH = "1" *) (* LC_PROBE689_IS_DATA = "1'b0" *) 
(* LC_PROBE689_IS_TRIG = "1'b0" *) (* LC_PROBE689_MU_CNT = "1" *) (* LC_PROBE689_PID = "16'b0000001010110001" *) 
(* LC_PROBE689_TYPE = "1" *) (* LC_PROBE689_WIDTH = "1" *) (* LC_PROBE68_IS_DATA = "1'b0" *) 
(* LC_PROBE68_IS_TRIG = "1'b0" *) (* LC_PROBE68_MU_CNT = "1" *) (* LC_PROBE68_PID = "16'b0000000001000100" *) 
(* LC_PROBE68_TYPE = "1" *) (* LC_PROBE68_WIDTH = "1" *) (* LC_PROBE690_IS_DATA = "1'b0" *) 
(* LC_PROBE690_IS_TRIG = "1'b0" *) (* LC_PROBE690_MU_CNT = "1" *) (* LC_PROBE690_PID = "16'b0000001010110010" *) 
(* LC_PROBE690_TYPE = "1" *) (* LC_PROBE690_WIDTH = "1" *) (* LC_PROBE691_IS_DATA = "1'b0" *) 
(* LC_PROBE691_IS_TRIG = "1'b0" *) (* LC_PROBE691_MU_CNT = "1" *) (* LC_PROBE691_PID = "16'b0000001010110011" *) 
(* LC_PROBE691_TYPE = "1" *) (* LC_PROBE691_WIDTH = "1" *) (* LC_PROBE692_IS_DATA = "1'b0" *) 
(* LC_PROBE692_IS_TRIG = "1'b0" *) (* LC_PROBE692_MU_CNT = "1" *) (* LC_PROBE692_PID = "16'b0000001010110100" *) 
(* LC_PROBE692_TYPE = "1" *) (* LC_PROBE692_WIDTH = "1" *) (* LC_PROBE693_IS_DATA = "1'b0" *) 
(* LC_PROBE693_IS_TRIG = "1'b0" *) (* LC_PROBE693_MU_CNT = "1" *) (* LC_PROBE693_PID = "16'b0000001010110101" *) 
(* LC_PROBE693_TYPE = "1" *) (* LC_PROBE693_WIDTH = "1" *) (* LC_PROBE694_IS_DATA = "1'b0" *) 
(* LC_PROBE694_IS_TRIG = "1'b0" *) (* LC_PROBE694_MU_CNT = "1" *) (* LC_PROBE694_PID = "16'b0000001010110110" *) 
(* LC_PROBE694_TYPE = "1" *) (* LC_PROBE694_WIDTH = "1" *) (* LC_PROBE695_IS_DATA = "1'b0" *) 
(* LC_PROBE695_IS_TRIG = "1'b0" *) (* LC_PROBE695_MU_CNT = "1" *) (* LC_PROBE695_PID = "16'b0000001010110111" *) 
(* LC_PROBE695_TYPE = "1" *) (* LC_PROBE695_WIDTH = "1" *) (* LC_PROBE696_IS_DATA = "1'b0" *) 
(* LC_PROBE696_IS_TRIG = "1'b0" *) (* LC_PROBE696_MU_CNT = "1" *) (* LC_PROBE696_PID = "16'b0000001010111000" *) 
(* LC_PROBE696_TYPE = "1" *) (* LC_PROBE696_WIDTH = "1" *) (* LC_PROBE697_IS_DATA = "1'b0" *) 
(* LC_PROBE697_IS_TRIG = "1'b0" *) (* LC_PROBE697_MU_CNT = "1" *) (* LC_PROBE697_PID = "16'b0000001010111001" *) 
(* LC_PROBE697_TYPE = "1" *) (* LC_PROBE697_WIDTH = "1" *) (* LC_PROBE698_IS_DATA = "1'b0" *) 
(* LC_PROBE698_IS_TRIG = "1'b0" *) (* LC_PROBE698_MU_CNT = "1" *) (* LC_PROBE698_PID = "16'b0000001010111010" *) 
(* LC_PROBE698_TYPE = "1" *) (* LC_PROBE698_WIDTH = "1" *) (* LC_PROBE699_IS_DATA = "1'b0" *) 
(* LC_PROBE699_IS_TRIG = "1'b0" *) (* LC_PROBE699_MU_CNT = "1" *) (* LC_PROBE699_PID = "16'b0000001010111011" *) 
(* LC_PROBE699_TYPE = "1" *) (* LC_PROBE699_WIDTH = "1" *) (* LC_PROBE69_IS_DATA = "1'b0" *) 
(* LC_PROBE69_IS_TRIG = "1'b0" *) (* LC_PROBE69_MU_CNT = "1" *) (* LC_PROBE69_PID = "16'b0000000001000101" *) 
(* LC_PROBE69_TYPE = "1" *) (* LC_PROBE69_WIDTH = "1" *) (* LC_PROBE6_IS_DATA = "1'b0" *) 
(* LC_PROBE6_IS_TRIG = "1'b0" *) (* LC_PROBE6_MU_CNT = "1" *) (* LC_PROBE6_PID = "16'b0000000000000110" *) 
(* LC_PROBE6_TYPE = "1" *) (* LC_PROBE6_WIDTH = "1" *) (* LC_PROBE700_IS_DATA = "1'b0" *) 
(* LC_PROBE700_IS_TRIG = "1'b0" *) (* LC_PROBE700_MU_CNT = "1" *) (* LC_PROBE700_PID = "16'b0000001010111100" *) 
(* LC_PROBE700_TYPE = "1" *) (* LC_PROBE700_WIDTH = "1" *) (* LC_PROBE701_IS_DATA = "1'b0" *) 
(* LC_PROBE701_IS_TRIG = "1'b0" *) (* LC_PROBE701_MU_CNT = "1" *) (* LC_PROBE701_PID = "16'b0000001010111101" *) 
(* LC_PROBE701_TYPE = "1" *) (* LC_PROBE701_WIDTH = "1" *) (* LC_PROBE702_IS_DATA = "1'b0" *) 
(* LC_PROBE702_IS_TRIG = "1'b0" *) (* LC_PROBE702_MU_CNT = "1" *) (* LC_PROBE702_PID = "16'b0000001010111110" *) 
(* LC_PROBE702_TYPE = "1" *) (* LC_PROBE702_WIDTH = "1" *) (* LC_PROBE703_IS_DATA = "1'b0" *) 
(* LC_PROBE703_IS_TRIG = "1'b0" *) (* LC_PROBE703_MU_CNT = "1" *) (* LC_PROBE703_PID = "16'b0000001010111111" *) 
(* LC_PROBE703_TYPE = "1" *) (* LC_PROBE703_WIDTH = "1" *) (* LC_PROBE704_IS_DATA = "1'b0" *) 
(* LC_PROBE704_IS_TRIG = "1'b0" *) (* LC_PROBE704_MU_CNT = "1" *) (* LC_PROBE704_PID = "16'b0000001011000000" *) 
(* LC_PROBE704_TYPE = "1" *) (* LC_PROBE704_WIDTH = "1" *) (* LC_PROBE705_IS_DATA = "1'b0" *) 
(* LC_PROBE705_IS_TRIG = "1'b0" *) (* LC_PROBE705_MU_CNT = "1" *) (* LC_PROBE705_PID = "16'b0000001011000001" *) 
(* LC_PROBE705_TYPE = "1" *) (* LC_PROBE705_WIDTH = "1" *) (* LC_PROBE706_IS_DATA = "1'b0" *) 
(* LC_PROBE706_IS_TRIG = "1'b0" *) (* LC_PROBE706_MU_CNT = "1" *) (* LC_PROBE706_PID = "16'b0000001011000010" *) 
(* LC_PROBE706_TYPE = "1" *) (* LC_PROBE706_WIDTH = "1" *) (* LC_PROBE707_IS_DATA = "1'b0" *) 
(* LC_PROBE707_IS_TRIG = "1'b0" *) (* LC_PROBE707_MU_CNT = "1" *) (* LC_PROBE707_PID = "16'b0000001011000011" *) 
(* LC_PROBE707_TYPE = "1" *) (* LC_PROBE707_WIDTH = "1" *) (* LC_PROBE708_IS_DATA = "1'b0" *) 
(* LC_PROBE708_IS_TRIG = "1'b0" *) (* LC_PROBE708_MU_CNT = "1" *) (* LC_PROBE708_PID = "16'b0000001011000100" *) 
(* LC_PROBE708_TYPE = "1" *) (* LC_PROBE708_WIDTH = "1" *) (* LC_PROBE709_IS_DATA = "1'b0" *) 
(* LC_PROBE709_IS_TRIG = "1'b0" *) (* LC_PROBE709_MU_CNT = "1" *) (* LC_PROBE709_PID = "16'b0000001011000101" *) 
(* LC_PROBE709_TYPE = "1" *) (* LC_PROBE709_WIDTH = "1" *) (* LC_PROBE70_IS_DATA = "1'b0" *) 
(* LC_PROBE70_IS_TRIG = "1'b0" *) (* LC_PROBE70_MU_CNT = "1" *) (* LC_PROBE70_PID = "16'b0000000001000110" *) 
(* LC_PROBE70_TYPE = "1" *) (* LC_PROBE70_WIDTH = "1" *) (* LC_PROBE710_IS_DATA = "1'b0" *) 
(* LC_PROBE710_IS_TRIG = "1'b0" *) (* LC_PROBE710_MU_CNT = "1" *) (* LC_PROBE710_PID = "16'b0000001011000110" *) 
(* LC_PROBE710_TYPE = "1" *) (* LC_PROBE710_WIDTH = "1" *) (* LC_PROBE711_IS_DATA = "1'b0" *) 
(* LC_PROBE711_IS_TRIG = "1'b0" *) (* LC_PROBE711_MU_CNT = "1" *) (* LC_PROBE711_PID = "16'b0000001011000111" *) 
(* LC_PROBE711_TYPE = "1" *) (* LC_PROBE711_WIDTH = "1" *) (* LC_PROBE712_IS_DATA = "1'b0" *) 
(* LC_PROBE712_IS_TRIG = "1'b0" *) (* LC_PROBE712_MU_CNT = "1" *) (* LC_PROBE712_PID = "16'b0000001011001000" *) 
(* LC_PROBE712_TYPE = "1" *) (* LC_PROBE712_WIDTH = "1" *) (* LC_PROBE713_IS_DATA = "1'b0" *) 
(* LC_PROBE713_IS_TRIG = "1'b0" *) (* LC_PROBE713_MU_CNT = "1" *) (* LC_PROBE713_PID = "16'b0000001011001001" *) 
(* LC_PROBE713_TYPE = "1" *) (* LC_PROBE713_WIDTH = "1" *) (* LC_PROBE714_IS_DATA = "1'b0" *) 
(* LC_PROBE714_IS_TRIG = "1'b0" *) (* LC_PROBE714_MU_CNT = "1" *) (* LC_PROBE714_PID = "16'b0000001011001010" *) 
(* LC_PROBE714_TYPE = "1" *) (* LC_PROBE714_WIDTH = "1" *) (* LC_PROBE715_IS_DATA = "1'b0" *) 
(* LC_PROBE715_IS_TRIG = "1'b0" *) (* LC_PROBE715_MU_CNT = "1" *) (* LC_PROBE715_PID = "16'b0000001011001011" *) 
(* LC_PROBE715_TYPE = "1" *) (* LC_PROBE715_WIDTH = "1" *) (* LC_PROBE716_IS_DATA = "1'b0" *) 
(* LC_PROBE716_IS_TRIG = "1'b0" *) (* LC_PROBE716_MU_CNT = "1" *) (* LC_PROBE716_PID = "16'b0000001011001100" *) 
(* LC_PROBE716_TYPE = "1" *) (* LC_PROBE716_WIDTH = "1" *) (* LC_PROBE717_IS_DATA = "1'b0" *) 
(* LC_PROBE717_IS_TRIG = "1'b0" *) (* LC_PROBE717_MU_CNT = "1" *) (* LC_PROBE717_PID = "16'b0000001011001101" *) 
(* LC_PROBE717_TYPE = "1" *) (* LC_PROBE717_WIDTH = "1" *) (* LC_PROBE718_IS_DATA = "1'b0" *) 
(* LC_PROBE718_IS_TRIG = "1'b0" *) (* LC_PROBE718_MU_CNT = "1" *) (* LC_PROBE718_PID = "16'b0000001011001110" *) 
(* LC_PROBE718_TYPE = "1" *) (* LC_PROBE718_WIDTH = "1" *) (* LC_PROBE719_IS_DATA = "1'b0" *) 
(* LC_PROBE719_IS_TRIG = "1'b0" *) (* LC_PROBE719_MU_CNT = "1" *) (* LC_PROBE719_PID = "16'b0000001011001111" *) 
(* LC_PROBE719_TYPE = "1" *) (* LC_PROBE719_WIDTH = "1" *) (* LC_PROBE71_IS_DATA = "1'b0" *) 
(* LC_PROBE71_IS_TRIG = "1'b0" *) (* LC_PROBE71_MU_CNT = "1" *) (* LC_PROBE71_PID = "16'b0000000001000111" *) 
(* LC_PROBE71_TYPE = "1" *) (* LC_PROBE71_WIDTH = "1" *) (* LC_PROBE720_IS_DATA = "1'b0" *) 
(* LC_PROBE720_IS_TRIG = "1'b0" *) (* LC_PROBE720_MU_CNT = "1" *) (* LC_PROBE720_PID = "16'b0000001011010000" *) 
(* LC_PROBE720_TYPE = "1" *) (* LC_PROBE720_WIDTH = "1" *) (* LC_PROBE721_IS_DATA = "1'b0" *) 
(* LC_PROBE721_IS_TRIG = "1'b0" *) (* LC_PROBE721_MU_CNT = "1" *) (* LC_PROBE721_PID = "16'b0000001011010001" *) 
(* LC_PROBE721_TYPE = "1" *) (* LC_PROBE721_WIDTH = "1" *) (* LC_PROBE722_IS_DATA = "1'b0" *) 
(* LC_PROBE722_IS_TRIG = "1'b0" *) (* LC_PROBE722_MU_CNT = "1" *) (* LC_PROBE722_PID = "16'b0000001011010010" *) 
(* LC_PROBE722_TYPE = "1" *) (* LC_PROBE722_WIDTH = "1" *) (* LC_PROBE723_IS_DATA = "1'b0" *) 
(* LC_PROBE723_IS_TRIG = "1'b0" *) (* LC_PROBE723_MU_CNT = "1" *) (* LC_PROBE723_PID = "16'b0000001011010011" *) 
(* LC_PROBE723_TYPE = "1" *) (* LC_PROBE723_WIDTH = "1" *) (* LC_PROBE724_IS_DATA = "1'b0" *) 
(* LC_PROBE724_IS_TRIG = "1'b0" *) (* LC_PROBE724_MU_CNT = "1" *) (* LC_PROBE724_PID = "16'b0000001011010100" *) 
(* LC_PROBE724_TYPE = "1" *) (* LC_PROBE724_WIDTH = "1" *) (* LC_PROBE725_IS_DATA = "1'b0" *) 
(* LC_PROBE725_IS_TRIG = "1'b0" *) (* LC_PROBE725_MU_CNT = "1" *) (* LC_PROBE725_PID = "16'b0000001011010101" *) 
(* LC_PROBE725_TYPE = "1" *) (* LC_PROBE725_WIDTH = "1" *) (* LC_PROBE726_IS_DATA = "1'b0" *) 
(* LC_PROBE726_IS_TRIG = "1'b0" *) (* LC_PROBE726_MU_CNT = "1" *) (* LC_PROBE726_PID = "16'b0000001011010110" *) 
(* LC_PROBE726_TYPE = "1" *) (* LC_PROBE726_WIDTH = "1" *) (* LC_PROBE727_IS_DATA = "1'b0" *) 
(* LC_PROBE727_IS_TRIG = "1'b0" *) (* LC_PROBE727_MU_CNT = "1" *) (* LC_PROBE727_PID = "16'b0000001011010111" *) 
(* LC_PROBE727_TYPE = "1" *) (* LC_PROBE727_WIDTH = "1" *) (* LC_PROBE728_IS_DATA = "1'b0" *) 
(* LC_PROBE728_IS_TRIG = "1'b0" *) (* LC_PROBE728_MU_CNT = "1" *) (* LC_PROBE728_PID = "16'b0000001011011000" *) 
(* LC_PROBE728_TYPE = "1" *) (* LC_PROBE728_WIDTH = "1" *) (* LC_PROBE729_IS_DATA = "1'b0" *) 
(* LC_PROBE729_IS_TRIG = "1'b0" *) (* LC_PROBE729_MU_CNT = "1" *) (* LC_PROBE729_PID = "16'b0000001011011001" *) 
(* LC_PROBE729_TYPE = "1" *) (* LC_PROBE729_WIDTH = "1" *) (* LC_PROBE72_IS_DATA = "1'b0" *) 
(* LC_PROBE72_IS_TRIG = "1'b0" *) (* LC_PROBE72_MU_CNT = "1" *) (* LC_PROBE72_PID = "16'b0000000001001000" *) 
(* LC_PROBE72_TYPE = "1" *) (* LC_PROBE72_WIDTH = "1" *) (* LC_PROBE730_IS_DATA = "1'b0" *) 
(* LC_PROBE730_IS_TRIG = "1'b0" *) (* LC_PROBE730_MU_CNT = "1" *) (* LC_PROBE730_PID = "16'b0000001011011010" *) 
(* LC_PROBE730_TYPE = "1" *) (* LC_PROBE730_WIDTH = "1" *) (* LC_PROBE731_IS_DATA = "1'b0" *) 
(* LC_PROBE731_IS_TRIG = "1'b0" *) (* LC_PROBE731_MU_CNT = "1" *) (* LC_PROBE731_PID = "16'b0000001011011011" *) 
(* LC_PROBE731_TYPE = "1" *) (* LC_PROBE731_WIDTH = "1" *) (* LC_PROBE732_IS_DATA = "1'b0" *) 
(* LC_PROBE732_IS_TRIG = "1'b0" *) (* LC_PROBE732_MU_CNT = "1" *) (* LC_PROBE732_PID = "16'b0000001011011100" *) 
(* LC_PROBE732_TYPE = "1" *) (* LC_PROBE732_WIDTH = "1" *) (* LC_PROBE733_IS_DATA = "1'b0" *) 
(* LC_PROBE733_IS_TRIG = "1'b0" *) (* LC_PROBE733_MU_CNT = "1" *) (* LC_PROBE733_PID = "16'b0000001011011101" *) 
(* LC_PROBE733_TYPE = "1" *) (* LC_PROBE733_WIDTH = "1" *) (* LC_PROBE734_IS_DATA = "1'b0" *) 
(* LC_PROBE734_IS_TRIG = "1'b0" *) (* LC_PROBE734_MU_CNT = "1" *) (* LC_PROBE734_PID = "16'b0000001011011110" *) 
(* LC_PROBE734_TYPE = "1" *) (* LC_PROBE734_WIDTH = "1" *) (* LC_PROBE735_IS_DATA = "1'b0" *) 
(* LC_PROBE735_IS_TRIG = "1'b0" *) (* LC_PROBE735_MU_CNT = "1" *) (* LC_PROBE735_PID = "16'b0000001011011111" *) 
(* LC_PROBE735_TYPE = "1" *) (* LC_PROBE735_WIDTH = "1" *) (* LC_PROBE736_IS_DATA = "1'b0" *) 
(* LC_PROBE736_IS_TRIG = "1'b0" *) (* LC_PROBE736_MU_CNT = "1" *) (* LC_PROBE736_PID = "16'b0000001011100000" *) 
(* LC_PROBE736_TYPE = "1" *) (* LC_PROBE736_WIDTH = "1" *) (* LC_PROBE737_IS_DATA = "1'b0" *) 
(* LC_PROBE737_IS_TRIG = "1'b0" *) (* LC_PROBE737_MU_CNT = "1" *) (* LC_PROBE737_PID = "16'b0000001011100001" *) 
(* LC_PROBE737_TYPE = "1" *) (* LC_PROBE737_WIDTH = "1" *) (* LC_PROBE738_IS_DATA = "1'b0" *) 
(* LC_PROBE738_IS_TRIG = "1'b0" *) (* LC_PROBE738_MU_CNT = "1" *) (* LC_PROBE738_PID = "16'b0000001011100010" *) 
(* LC_PROBE738_TYPE = "1" *) (* LC_PROBE738_WIDTH = "1" *) (* LC_PROBE739_IS_DATA = "1'b0" *) 
(* LC_PROBE739_IS_TRIG = "1'b0" *) (* LC_PROBE739_MU_CNT = "1" *) (* LC_PROBE739_PID = "16'b0000001011100011" *) 
(* LC_PROBE739_TYPE = "1" *) (* LC_PROBE739_WIDTH = "1" *) (* LC_PROBE73_IS_DATA = "1'b0" *) 
(* LC_PROBE73_IS_TRIG = "1'b0" *) (* LC_PROBE73_MU_CNT = "1" *) (* LC_PROBE73_PID = "16'b0000000001001001" *) 
(* LC_PROBE73_TYPE = "1" *) (* LC_PROBE73_WIDTH = "1" *) (* LC_PROBE740_IS_DATA = "1'b0" *) 
(* LC_PROBE740_IS_TRIG = "1'b0" *) (* LC_PROBE740_MU_CNT = "1" *) (* LC_PROBE740_PID = "16'b0000001011100100" *) 
(* LC_PROBE740_TYPE = "1" *) (* LC_PROBE740_WIDTH = "1" *) (* LC_PROBE741_IS_DATA = "1'b0" *) 
(* LC_PROBE741_IS_TRIG = "1'b0" *) (* LC_PROBE741_MU_CNT = "1" *) (* LC_PROBE741_PID = "16'b0000001011100101" *) 
(* LC_PROBE741_TYPE = "1" *) (* LC_PROBE741_WIDTH = "1" *) (* LC_PROBE742_IS_DATA = "1'b0" *) 
(* LC_PROBE742_IS_TRIG = "1'b0" *) (* LC_PROBE742_MU_CNT = "1" *) (* LC_PROBE742_PID = "16'b0000001011100110" *) 
(* LC_PROBE742_TYPE = "1" *) (* LC_PROBE742_WIDTH = "1" *) (* LC_PROBE743_IS_DATA = "1'b0" *) 
(* LC_PROBE743_IS_TRIG = "1'b0" *) (* LC_PROBE743_MU_CNT = "1" *) (* LC_PROBE743_PID = "16'b0000001011100111" *) 
(* LC_PROBE743_TYPE = "1" *) (* LC_PROBE743_WIDTH = "1" *) (* LC_PROBE744_IS_DATA = "1'b0" *) 
(* LC_PROBE744_IS_TRIG = "1'b0" *) (* LC_PROBE744_MU_CNT = "1" *) (* LC_PROBE744_PID = "16'b0000001011101000" *) 
(* LC_PROBE744_TYPE = "1" *) (* LC_PROBE744_WIDTH = "1" *) (* LC_PROBE745_IS_DATA = "1'b0" *) 
(* LC_PROBE745_IS_TRIG = "1'b0" *) (* LC_PROBE745_MU_CNT = "1" *) (* LC_PROBE745_PID = "16'b0000001011101001" *) 
(* LC_PROBE745_TYPE = "1" *) (* LC_PROBE745_WIDTH = "1" *) (* LC_PROBE746_IS_DATA = "1'b0" *) 
(* LC_PROBE746_IS_TRIG = "1'b0" *) (* LC_PROBE746_MU_CNT = "1" *) (* LC_PROBE746_PID = "16'b0000001011101010" *) 
(* LC_PROBE746_TYPE = "1" *) (* LC_PROBE746_WIDTH = "1" *) (* LC_PROBE747_IS_DATA = "1'b0" *) 
(* LC_PROBE747_IS_TRIG = "1'b0" *) (* LC_PROBE747_MU_CNT = "1" *) (* LC_PROBE747_PID = "16'b0000001011101011" *) 
(* LC_PROBE747_TYPE = "1" *) (* LC_PROBE747_WIDTH = "1" *) (* LC_PROBE748_IS_DATA = "1'b0" *) 
(* LC_PROBE748_IS_TRIG = "1'b0" *) (* LC_PROBE748_MU_CNT = "1" *) (* LC_PROBE748_PID = "16'b0000001011101100" *) 
(* LC_PROBE748_TYPE = "1" *) (* LC_PROBE748_WIDTH = "1" *) (* LC_PROBE749_IS_DATA = "1'b0" *) 
(* LC_PROBE749_IS_TRIG = "1'b0" *) (* LC_PROBE749_MU_CNT = "1" *) (* LC_PROBE749_PID = "16'b0000001011101101" *) 
(* LC_PROBE749_TYPE = "1" *) (* LC_PROBE749_WIDTH = "1" *) (* LC_PROBE74_IS_DATA = "1'b0" *) 
(* LC_PROBE74_IS_TRIG = "1'b0" *) (* LC_PROBE74_MU_CNT = "1" *) (* LC_PROBE74_PID = "16'b0000000001001010" *) 
(* LC_PROBE74_TYPE = "1" *) (* LC_PROBE74_WIDTH = "1" *) (* LC_PROBE750_IS_DATA = "1'b0" *) 
(* LC_PROBE750_IS_TRIG = "1'b0" *) (* LC_PROBE750_MU_CNT = "1" *) (* LC_PROBE750_PID = "16'b0000001011101110" *) 
(* LC_PROBE750_TYPE = "1" *) (* LC_PROBE750_WIDTH = "1" *) (* LC_PROBE751_IS_DATA = "1'b0" *) 
(* LC_PROBE751_IS_TRIG = "1'b0" *) (* LC_PROBE751_MU_CNT = "1" *) (* LC_PROBE751_PID = "16'b0000001011101111" *) 
(* LC_PROBE751_TYPE = "1" *) (* LC_PROBE751_WIDTH = "1" *) (* LC_PROBE752_IS_DATA = "1'b0" *) 
(* LC_PROBE752_IS_TRIG = "1'b0" *) (* LC_PROBE752_MU_CNT = "1" *) (* LC_PROBE752_PID = "16'b0000001011110000" *) 
(* LC_PROBE752_TYPE = "1" *) (* LC_PROBE752_WIDTH = "1" *) (* LC_PROBE753_IS_DATA = "1'b0" *) 
(* LC_PROBE753_IS_TRIG = "1'b0" *) (* LC_PROBE753_MU_CNT = "1" *) (* LC_PROBE753_PID = "16'b0000001011110001" *) 
(* LC_PROBE753_TYPE = "1" *) (* LC_PROBE753_WIDTH = "1" *) (* LC_PROBE754_IS_DATA = "1'b0" *) 
(* LC_PROBE754_IS_TRIG = "1'b0" *) (* LC_PROBE754_MU_CNT = "1" *) (* LC_PROBE754_PID = "16'b0000001011110010" *) 
(* LC_PROBE754_TYPE = "1" *) (* LC_PROBE754_WIDTH = "1" *) (* LC_PROBE755_IS_DATA = "1'b0" *) 
(* LC_PROBE755_IS_TRIG = "1'b0" *) (* LC_PROBE755_MU_CNT = "1" *) (* LC_PROBE755_PID = "16'b0000001011110011" *) 
(* LC_PROBE755_TYPE = "1" *) (* LC_PROBE755_WIDTH = "1" *) (* LC_PROBE756_IS_DATA = "1'b0" *) 
(* LC_PROBE756_IS_TRIG = "1'b0" *) (* LC_PROBE756_MU_CNT = "1" *) (* LC_PROBE756_PID = "16'b0000001011110100" *) 
(* LC_PROBE756_TYPE = "1" *) (* LC_PROBE756_WIDTH = "1" *) (* LC_PROBE757_IS_DATA = "1'b0" *) 
(* LC_PROBE757_IS_TRIG = "1'b0" *) (* LC_PROBE757_MU_CNT = "1" *) (* LC_PROBE757_PID = "16'b0000001011110101" *) 
(* LC_PROBE757_TYPE = "1" *) (* LC_PROBE757_WIDTH = "1" *) (* LC_PROBE758_IS_DATA = "1'b0" *) 
(* LC_PROBE758_IS_TRIG = "1'b0" *) (* LC_PROBE758_MU_CNT = "1" *) (* LC_PROBE758_PID = "16'b0000001011110110" *) 
(* LC_PROBE758_TYPE = "1" *) (* LC_PROBE758_WIDTH = "1" *) (* LC_PROBE759_IS_DATA = "1'b0" *) 
(* LC_PROBE759_IS_TRIG = "1'b0" *) (* LC_PROBE759_MU_CNT = "1" *) (* LC_PROBE759_PID = "16'b0000001011110111" *) 
(* LC_PROBE759_TYPE = "1" *) (* LC_PROBE759_WIDTH = "1" *) (* LC_PROBE75_IS_DATA = "1'b0" *) 
(* LC_PROBE75_IS_TRIG = "1'b0" *) (* LC_PROBE75_MU_CNT = "1" *) (* LC_PROBE75_PID = "16'b0000000001001011" *) 
(* LC_PROBE75_TYPE = "1" *) (* LC_PROBE75_WIDTH = "1" *) (* LC_PROBE760_IS_DATA = "1'b0" *) 
(* LC_PROBE760_IS_TRIG = "1'b0" *) (* LC_PROBE760_MU_CNT = "1" *) (* LC_PROBE760_PID = "16'b0000001011111000" *) 
(* LC_PROBE760_TYPE = "1" *) (* LC_PROBE760_WIDTH = "1" *) (* LC_PROBE761_IS_DATA = "1'b0" *) 
(* LC_PROBE761_IS_TRIG = "1'b0" *) (* LC_PROBE761_MU_CNT = "1" *) (* LC_PROBE761_PID = "16'b0000001011111001" *) 
(* LC_PROBE761_TYPE = "1" *) (* LC_PROBE761_WIDTH = "1" *) (* LC_PROBE762_IS_DATA = "1'b0" *) 
(* LC_PROBE762_IS_TRIG = "1'b0" *) (* LC_PROBE762_MU_CNT = "1" *) (* LC_PROBE762_PID = "16'b0000001011111010" *) 
(* LC_PROBE762_TYPE = "1" *) (* LC_PROBE762_WIDTH = "1" *) (* LC_PROBE763_IS_DATA = "1'b0" *) 
(* LC_PROBE763_IS_TRIG = "1'b0" *) (* LC_PROBE763_MU_CNT = "1" *) (* LC_PROBE763_PID = "16'b0000001011111011" *) 
(* LC_PROBE763_TYPE = "1" *) (* LC_PROBE763_WIDTH = "1" *) (* LC_PROBE764_IS_DATA = "1'b0" *) 
(* LC_PROBE764_IS_TRIG = "1'b0" *) (* LC_PROBE764_MU_CNT = "1" *) (* LC_PROBE764_PID = "16'b0000001011111100" *) 
(* LC_PROBE764_TYPE = "1" *) (* LC_PROBE764_WIDTH = "1" *) (* LC_PROBE765_IS_DATA = "1'b0" *) 
(* LC_PROBE765_IS_TRIG = "1'b0" *) (* LC_PROBE765_MU_CNT = "1" *) (* LC_PROBE765_PID = "16'b0000001011111101" *) 
(* LC_PROBE765_TYPE = "1" *) (* LC_PROBE765_WIDTH = "1" *) (* LC_PROBE766_IS_DATA = "1'b0" *) 
(* LC_PROBE766_IS_TRIG = "1'b0" *) (* LC_PROBE766_MU_CNT = "1" *) (* LC_PROBE766_PID = "16'b0000001011111110" *) 
(* LC_PROBE766_TYPE = "1" *) (* LC_PROBE766_WIDTH = "1" *) (* LC_PROBE767_IS_DATA = "1'b0" *) 
(* LC_PROBE767_IS_TRIG = "1'b0" *) (* LC_PROBE767_MU_CNT = "1" *) (* LC_PROBE767_PID = "16'b0000001011111111" *) 
(* LC_PROBE767_TYPE = "1" *) (* LC_PROBE767_WIDTH = "1" *) (* LC_PROBE768_IS_DATA = "1'b0" *) 
(* LC_PROBE768_IS_TRIG = "1'b0" *) (* LC_PROBE768_MU_CNT = "1" *) (* LC_PROBE768_PID = "16'b0000001100000000" *) 
(* LC_PROBE768_TYPE = "1" *) (* LC_PROBE768_WIDTH = "1" *) (* LC_PROBE769_IS_DATA = "1'b0" *) 
(* LC_PROBE769_IS_TRIG = "1'b0" *) (* LC_PROBE769_MU_CNT = "1" *) (* LC_PROBE769_PID = "16'b0000001100000001" *) 
(* LC_PROBE769_TYPE = "1" *) (* LC_PROBE769_WIDTH = "1" *) (* LC_PROBE76_IS_DATA = "1'b0" *) 
(* LC_PROBE76_IS_TRIG = "1'b0" *) (* LC_PROBE76_MU_CNT = "1" *) (* LC_PROBE76_PID = "16'b0000000001001100" *) 
(* LC_PROBE76_TYPE = "1" *) (* LC_PROBE76_WIDTH = "1" *) (* LC_PROBE770_IS_DATA = "1'b0" *) 
(* LC_PROBE770_IS_TRIG = "1'b0" *) (* LC_PROBE770_MU_CNT = "1" *) (* LC_PROBE770_PID = "16'b0000001100000010" *) 
(* LC_PROBE770_TYPE = "1" *) (* LC_PROBE770_WIDTH = "1" *) (* LC_PROBE771_IS_DATA = "1'b0" *) 
(* LC_PROBE771_IS_TRIG = "1'b0" *) (* LC_PROBE771_MU_CNT = "1" *) (* LC_PROBE771_PID = "16'b0000001100000011" *) 
(* LC_PROBE771_TYPE = "1" *) (* LC_PROBE771_WIDTH = "1" *) (* LC_PROBE772_IS_DATA = "1'b0" *) 
(* LC_PROBE772_IS_TRIG = "1'b0" *) (* LC_PROBE772_MU_CNT = "1" *) (* LC_PROBE772_PID = "16'b0000001100000100" *) 
(* LC_PROBE772_TYPE = "1" *) (* LC_PROBE772_WIDTH = "1" *) (* LC_PROBE773_IS_DATA = "1'b0" *) 
(* LC_PROBE773_IS_TRIG = "1'b0" *) (* LC_PROBE773_MU_CNT = "1" *) (* LC_PROBE773_PID = "16'b0000001100000101" *) 
(* LC_PROBE773_TYPE = "1" *) (* LC_PROBE773_WIDTH = "1" *) (* LC_PROBE774_IS_DATA = "1'b0" *) 
(* LC_PROBE774_IS_TRIG = "1'b0" *) (* LC_PROBE774_MU_CNT = "1" *) (* LC_PROBE774_PID = "16'b0000001100000110" *) 
(* LC_PROBE774_TYPE = "1" *) (* LC_PROBE774_WIDTH = "1" *) (* LC_PROBE775_IS_DATA = "1'b0" *) 
(* LC_PROBE775_IS_TRIG = "1'b0" *) (* LC_PROBE775_MU_CNT = "1" *) (* LC_PROBE775_PID = "16'b0000001100000111" *) 
(* LC_PROBE775_TYPE = "1" *) (* LC_PROBE775_WIDTH = "1" *) (* LC_PROBE776_IS_DATA = "1'b0" *) 
(* LC_PROBE776_IS_TRIG = "1'b0" *) (* LC_PROBE776_MU_CNT = "1" *) (* LC_PROBE776_PID = "16'b0000001100001000" *) 
(* LC_PROBE776_TYPE = "1" *) (* LC_PROBE776_WIDTH = "1" *) (* LC_PROBE777_IS_DATA = "1'b0" *) 
(* LC_PROBE777_IS_TRIG = "1'b0" *) (* LC_PROBE777_MU_CNT = "1" *) (* LC_PROBE777_PID = "16'b0000001100001001" *) 
(* LC_PROBE777_TYPE = "1" *) (* LC_PROBE777_WIDTH = "1" *) (* LC_PROBE778_IS_DATA = "1'b0" *) 
(* LC_PROBE778_IS_TRIG = "1'b0" *) (* LC_PROBE778_MU_CNT = "1" *) (* LC_PROBE778_PID = "16'b0000001100001010" *) 
(* LC_PROBE778_TYPE = "1" *) (* LC_PROBE778_WIDTH = "1" *) (* LC_PROBE779_IS_DATA = "1'b0" *) 
(* LC_PROBE779_IS_TRIG = "1'b0" *) (* LC_PROBE779_MU_CNT = "1" *) (* LC_PROBE779_PID = "16'b0000001100001011" *) 
(* LC_PROBE779_TYPE = "1" *) (* LC_PROBE779_WIDTH = "1" *) (* LC_PROBE77_IS_DATA = "1'b0" *) 
(* LC_PROBE77_IS_TRIG = "1'b0" *) (* LC_PROBE77_MU_CNT = "1" *) (* LC_PROBE77_PID = "16'b0000000001001101" *) 
(* LC_PROBE77_TYPE = "1" *) (* LC_PROBE77_WIDTH = "1" *) (* LC_PROBE780_IS_DATA = "1'b0" *) 
(* LC_PROBE780_IS_TRIG = "1'b0" *) (* LC_PROBE780_MU_CNT = "1" *) (* LC_PROBE780_PID = "16'b0000001100001100" *) 
(* LC_PROBE780_TYPE = "1" *) (* LC_PROBE780_WIDTH = "1" *) (* LC_PROBE781_IS_DATA = "1'b0" *) 
(* LC_PROBE781_IS_TRIG = "1'b0" *) (* LC_PROBE781_MU_CNT = "1" *) (* LC_PROBE781_PID = "16'b0000001100001101" *) 
(* LC_PROBE781_TYPE = "1" *) (* LC_PROBE781_WIDTH = "1" *) (* LC_PROBE782_IS_DATA = "1'b0" *) 
(* LC_PROBE782_IS_TRIG = "1'b0" *) (* LC_PROBE782_MU_CNT = "1" *) (* LC_PROBE782_PID = "16'b0000001100001110" *) 
(* LC_PROBE782_TYPE = "1" *) (* LC_PROBE782_WIDTH = "1" *) (* LC_PROBE783_IS_DATA = "1'b0" *) 
(* LC_PROBE783_IS_TRIG = "1'b0" *) (* LC_PROBE783_MU_CNT = "1" *) (* LC_PROBE783_PID = "16'b0000001100001111" *) 
(* LC_PROBE783_TYPE = "1" *) (* LC_PROBE783_WIDTH = "1" *) (* LC_PROBE784_IS_DATA = "1'b0" *) 
(* LC_PROBE784_IS_TRIG = "1'b0" *) (* LC_PROBE784_MU_CNT = "1" *) (* LC_PROBE784_PID = "16'b0000001100010000" *) 
(* LC_PROBE784_TYPE = "1" *) (* LC_PROBE784_WIDTH = "1" *) (* LC_PROBE785_IS_DATA = "1'b0" *) 
(* LC_PROBE785_IS_TRIG = "1'b0" *) (* LC_PROBE785_MU_CNT = "1" *) (* LC_PROBE785_PID = "16'b0000001100010001" *) 
(* LC_PROBE785_TYPE = "1" *) (* LC_PROBE785_WIDTH = "1" *) (* LC_PROBE786_IS_DATA = "1'b0" *) 
(* LC_PROBE786_IS_TRIG = "1'b0" *) (* LC_PROBE786_MU_CNT = "1" *) (* LC_PROBE786_PID = "16'b0000001100010010" *) 
(* LC_PROBE786_TYPE = "1" *) (* LC_PROBE786_WIDTH = "1" *) (* LC_PROBE787_IS_DATA = "1'b0" *) 
(* LC_PROBE787_IS_TRIG = "1'b0" *) (* LC_PROBE787_MU_CNT = "1" *) (* LC_PROBE787_PID = "16'b0000001100010011" *) 
(* LC_PROBE787_TYPE = "1" *) (* LC_PROBE787_WIDTH = "1" *) (* LC_PROBE788_IS_DATA = "1'b0" *) 
(* LC_PROBE788_IS_TRIG = "1'b0" *) (* LC_PROBE788_MU_CNT = "1" *) (* LC_PROBE788_PID = "16'b0000001100010100" *) 
(* LC_PROBE788_TYPE = "1" *) (* LC_PROBE788_WIDTH = "1" *) (* LC_PROBE789_IS_DATA = "1'b0" *) 
(* LC_PROBE789_IS_TRIG = "1'b0" *) (* LC_PROBE789_MU_CNT = "1" *) (* LC_PROBE789_PID = "16'b0000001100010101" *) 
(* LC_PROBE789_TYPE = "1" *) (* LC_PROBE789_WIDTH = "1" *) (* LC_PROBE78_IS_DATA = "1'b0" *) 
(* LC_PROBE78_IS_TRIG = "1'b0" *) (* LC_PROBE78_MU_CNT = "1" *) (* LC_PROBE78_PID = "16'b0000000001001110" *) 
(* LC_PROBE78_TYPE = "1" *) (* LC_PROBE78_WIDTH = "1" *) (* LC_PROBE790_IS_DATA = "1'b0" *) 
(* LC_PROBE790_IS_TRIG = "1'b0" *) (* LC_PROBE790_MU_CNT = "1" *) (* LC_PROBE790_PID = "16'b0000001100010110" *) 
(* LC_PROBE790_TYPE = "1" *) (* LC_PROBE790_WIDTH = "1" *) (* LC_PROBE791_IS_DATA = "1'b0" *) 
(* LC_PROBE791_IS_TRIG = "1'b0" *) (* LC_PROBE791_MU_CNT = "1" *) (* LC_PROBE791_PID = "16'b0000001100010111" *) 
(* LC_PROBE791_TYPE = "1" *) (* LC_PROBE791_WIDTH = "1" *) (* LC_PROBE792_IS_DATA = "1'b0" *) 
(* LC_PROBE792_IS_TRIG = "1'b0" *) (* LC_PROBE792_MU_CNT = "1" *) (* LC_PROBE792_PID = "16'b0000001100011000" *) 
(* LC_PROBE792_TYPE = "1" *) (* LC_PROBE792_WIDTH = "1" *) (* LC_PROBE793_IS_DATA = "1'b0" *) 
(* LC_PROBE793_IS_TRIG = "1'b0" *) (* LC_PROBE793_MU_CNT = "1" *) (* LC_PROBE793_PID = "16'b0000001100011001" *) 
(* LC_PROBE793_TYPE = "1" *) (* LC_PROBE793_WIDTH = "1" *) (* LC_PROBE794_IS_DATA = "1'b0" *) 
(* LC_PROBE794_IS_TRIG = "1'b0" *) (* LC_PROBE794_MU_CNT = "1" *) (* LC_PROBE794_PID = "16'b0000001100011010" *) 
(* LC_PROBE794_TYPE = "1" *) (* LC_PROBE794_WIDTH = "1" *) (* LC_PROBE795_IS_DATA = "1'b0" *) 
(* LC_PROBE795_IS_TRIG = "1'b0" *) (* LC_PROBE795_MU_CNT = "1" *) (* LC_PROBE795_PID = "16'b0000001100011011" *) 
(* LC_PROBE795_TYPE = "1" *) (* LC_PROBE795_WIDTH = "1" *) (* LC_PROBE796_IS_DATA = "1'b0" *) 
(* LC_PROBE796_IS_TRIG = "1'b0" *) (* LC_PROBE796_MU_CNT = "1" *) (* LC_PROBE796_PID = "16'b0000001100011100" *) 
(* LC_PROBE796_TYPE = "1" *) (* LC_PROBE796_WIDTH = "1" *) (* LC_PROBE797_IS_DATA = "1'b0" *) 
(* LC_PROBE797_IS_TRIG = "1'b0" *) (* LC_PROBE797_MU_CNT = "1" *) (* LC_PROBE797_PID = "16'b0000001100011101" *) 
(* LC_PROBE797_TYPE = "1" *) (* LC_PROBE797_WIDTH = "1" *) (* LC_PROBE798_IS_DATA = "1'b0" *) 
(* LC_PROBE798_IS_TRIG = "1'b0" *) (* LC_PROBE798_MU_CNT = "1" *) (* LC_PROBE798_PID = "16'b0000001100011110" *) 
(* LC_PROBE798_TYPE = "1" *) (* LC_PROBE798_WIDTH = "1" *) (* LC_PROBE799_IS_DATA = "1'b0" *) 
(* LC_PROBE799_IS_TRIG = "1'b0" *) (* LC_PROBE799_MU_CNT = "1" *) (* LC_PROBE799_PID = "16'b0000001100011111" *) 
(* LC_PROBE799_TYPE = "1" *) (* LC_PROBE799_WIDTH = "1" *) (* LC_PROBE79_IS_DATA = "1'b0" *) 
(* LC_PROBE79_IS_TRIG = "1'b0" *) (* LC_PROBE79_MU_CNT = "1" *) (* LC_PROBE79_PID = "16'b0000000001001111" *) 
(* LC_PROBE79_TYPE = "1" *) (* LC_PROBE79_WIDTH = "1" *) (* LC_PROBE7_IS_DATA = "1'b0" *) 
(* LC_PROBE7_IS_TRIG = "1'b0" *) (* LC_PROBE7_MU_CNT = "1" *) (* LC_PROBE7_PID = "16'b0000000000000111" *) 
(* LC_PROBE7_TYPE = "1" *) (* LC_PROBE7_WIDTH = "1" *) (* LC_PROBE800_IS_DATA = "1'b0" *) 
(* LC_PROBE800_IS_TRIG = "1'b0" *) (* LC_PROBE800_MU_CNT = "1" *) (* LC_PROBE800_PID = "16'b0000001100100000" *) 
(* LC_PROBE800_TYPE = "1" *) (* LC_PROBE800_WIDTH = "1" *) (* LC_PROBE801_IS_DATA = "1'b0" *) 
(* LC_PROBE801_IS_TRIG = "1'b0" *) (* LC_PROBE801_MU_CNT = "1" *) (* LC_PROBE801_PID = "16'b0000001100100001" *) 
(* LC_PROBE801_TYPE = "1" *) (* LC_PROBE801_WIDTH = "1" *) (* LC_PROBE802_IS_DATA = "1'b0" *) 
(* LC_PROBE802_IS_TRIG = "1'b0" *) (* LC_PROBE802_MU_CNT = "1" *) (* LC_PROBE802_PID = "16'b0000001100100010" *) 
(* LC_PROBE802_TYPE = "1" *) (* LC_PROBE802_WIDTH = "1" *) (* LC_PROBE803_IS_DATA = "1'b0" *) 
(* LC_PROBE803_IS_TRIG = "1'b0" *) (* LC_PROBE803_MU_CNT = "1" *) (* LC_PROBE803_PID = "16'b0000001100100011" *) 
(* LC_PROBE803_TYPE = "1" *) (* LC_PROBE803_WIDTH = "1" *) (* LC_PROBE804_IS_DATA = "1'b0" *) 
(* LC_PROBE804_IS_TRIG = "1'b0" *) (* LC_PROBE804_MU_CNT = "1" *) (* LC_PROBE804_PID = "16'b0000001100100100" *) 
(* LC_PROBE804_TYPE = "1" *) (* LC_PROBE804_WIDTH = "1" *) (* LC_PROBE805_IS_DATA = "1'b0" *) 
(* LC_PROBE805_IS_TRIG = "1'b0" *) (* LC_PROBE805_MU_CNT = "1" *) (* LC_PROBE805_PID = "16'b0000001100100101" *) 
(* LC_PROBE805_TYPE = "1" *) (* LC_PROBE805_WIDTH = "1" *) (* LC_PROBE806_IS_DATA = "1'b0" *) 
(* LC_PROBE806_IS_TRIG = "1'b0" *) (* LC_PROBE806_MU_CNT = "1" *) (* LC_PROBE806_PID = "16'b0000001100100110" *) 
(* LC_PROBE806_TYPE = "1" *) (* LC_PROBE806_WIDTH = "1" *) (* LC_PROBE807_IS_DATA = "1'b0" *) 
(* LC_PROBE807_IS_TRIG = "1'b0" *) (* LC_PROBE807_MU_CNT = "1" *) (* LC_PROBE807_PID = "16'b0000001100100111" *) 
(* LC_PROBE807_TYPE = "1" *) (* LC_PROBE807_WIDTH = "1" *) (* LC_PROBE808_IS_DATA = "1'b0" *) 
(* LC_PROBE808_IS_TRIG = "1'b0" *) (* LC_PROBE808_MU_CNT = "1" *) (* LC_PROBE808_PID = "16'b0000001100101000" *) 
(* LC_PROBE808_TYPE = "1" *) (* LC_PROBE808_WIDTH = "1" *) (* LC_PROBE809_IS_DATA = "1'b0" *) 
(* LC_PROBE809_IS_TRIG = "1'b0" *) (* LC_PROBE809_MU_CNT = "1" *) (* LC_PROBE809_PID = "16'b0000001100101001" *) 
(* LC_PROBE809_TYPE = "1" *) (* LC_PROBE809_WIDTH = "1" *) (* LC_PROBE80_IS_DATA = "1'b0" *) 
(* LC_PROBE80_IS_TRIG = "1'b0" *) (* LC_PROBE80_MU_CNT = "1" *) (* LC_PROBE80_PID = "16'b0000000001010000" *) 
(* LC_PROBE80_TYPE = "1" *) (* LC_PROBE80_WIDTH = "1" *) (* LC_PROBE810_IS_DATA = "1'b0" *) 
(* LC_PROBE810_IS_TRIG = "1'b0" *) (* LC_PROBE810_MU_CNT = "1" *) (* LC_PROBE810_PID = "16'b0000001100101010" *) 
(* LC_PROBE810_TYPE = "1" *) (* LC_PROBE810_WIDTH = "1" *) (* LC_PROBE811_IS_DATA = "1'b0" *) 
(* LC_PROBE811_IS_TRIG = "1'b0" *) (* LC_PROBE811_MU_CNT = "1" *) (* LC_PROBE811_PID = "16'b0000001100101011" *) 
(* LC_PROBE811_TYPE = "1" *) (* LC_PROBE811_WIDTH = "1" *) (* LC_PROBE812_IS_DATA = "1'b0" *) 
(* LC_PROBE812_IS_TRIG = "1'b0" *) (* LC_PROBE812_MU_CNT = "1" *) (* LC_PROBE812_PID = "16'b0000001100101100" *) 
(* LC_PROBE812_TYPE = "1" *) (* LC_PROBE812_WIDTH = "1" *) (* LC_PROBE813_IS_DATA = "1'b0" *) 
(* LC_PROBE813_IS_TRIG = "1'b0" *) (* LC_PROBE813_MU_CNT = "1" *) (* LC_PROBE813_PID = "16'b0000001100101101" *) 
(* LC_PROBE813_TYPE = "1" *) (* LC_PROBE813_WIDTH = "1" *) (* LC_PROBE814_IS_DATA = "1'b0" *) 
(* LC_PROBE814_IS_TRIG = "1'b0" *) (* LC_PROBE814_MU_CNT = "1" *) (* LC_PROBE814_PID = "16'b0000001100101110" *) 
(* LC_PROBE814_TYPE = "1" *) (* LC_PROBE814_WIDTH = "1" *) (* LC_PROBE815_IS_DATA = "1'b0" *) 
(* LC_PROBE815_IS_TRIG = "1'b0" *) (* LC_PROBE815_MU_CNT = "1" *) (* LC_PROBE815_PID = "16'b0000001100101111" *) 
(* LC_PROBE815_TYPE = "1" *) (* LC_PROBE815_WIDTH = "1" *) (* LC_PROBE816_IS_DATA = "1'b0" *) 
(* LC_PROBE816_IS_TRIG = "1'b0" *) (* LC_PROBE816_MU_CNT = "1" *) (* LC_PROBE816_PID = "16'b0000001100110000" *) 
(* LC_PROBE816_TYPE = "1" *) (* LC_PROBE816_WIDTH = "1" *) (* LC_PROBE817_IS_DATA = "1'b0" *) 
(* LC_PROBE817_IS_TRIG = "1'b0" *) (* LC_PROBE817_MU_CNT = "1" *) (* LC_PROBE817_PID = "16'b0000001100110001" *) 
(* LC_PROBE817_TYPE = "1" *) (* LC_PROBE817_WIDTH = "1" *) (* LC_PROBE818_IS_DATA = "1'b0" *) 
(* LC_PROBE818_IS_TRIG = "1'b0" *) (* LC_PROBE818_MU_CNT = "1" *) (* LC_PROBE818_PID = "16'b0000001100110010" *) 
(* LC_PROBE818_TYPE = "1" *) (* LC_PROBE818_WIDTH = "1" *) (* LC_PROBE819_IS_DATA = "1'b0" *) 
(* LC_PROBE819_IS_TRIG = "1'b0" *) (* LC_PROBE819_MU_CNT = "1" *) (* LC_PROBE819_PID = "16'b0000001100110011" *) 
(* LC_PROBE819_TYPE = "1" *) (* LC_PROBE819_WIDTH = "1" *) (* LC_PROBE81_IS_DATA = "1'b0" *) 
(* LC_PROBE81_IS_TRIG = "1'b0" *) (* LC_PROBE81_MU_CNT = "1" *) (* LC_PROBE81_PID = "16'b0000000001010001" *) 
(* LC_PROBE81_TYPE = "1" *) (* LC_PROBE81_WIDTH = "1" *) (* LC_PROBE820_IS_DATA = "1'b0" *) 
(* LC_PROBE820_IS_TRIG = "1'b0" *) (* LC_PROBE820_MU_CNT = "1" *) (* LC_PROBE820_PID = "16'b0000001100110100" *) 
(* LC_PROBE820_TYPE = "1" *) (* LC_PROBE820_WIDTH = "1" *) (* LC_PROBE821_IS_DATA = "1'b0" *) 
(* LC_PROBE821_IS_TRIG = "1'b0" *) (* LC_PROBE821_MU_CNT = "1" *) (* LC_PROBE821_PID = "16'b0000001100110101" *) 
(* LC_PROBE821_TYPE = "1" *) (* LC_PROBE821_WIDTH = "1" *) (* LC_PROBE822_IS_DATA = "1'b0" *) 
(* LC_PROBE822_IS_TRIG = "1'b0" *) (* LC_PROBE822_MU_CNT = "1" *) (* LC_PROBE822_PID = "16'b0000001100110110" *) 
(* LC_PROBE822_TYPE = "1" *) (* LC_PROBE822_WIDTH = "1" *) (* LC_PROBE823_IS_DATA = "1'b0" *) 
(* LC_PROBE823_IS_TRIG = "1'b0" *) (* LC_PROBE823_MU_CNT = "1" *) (* LC_PROBE823_PID = "16'b0000001100110111" *) 
(* LC_PROBE823_TYPE = "1" *) (* LC_PROBE823_WIDTH = "1" *) (* LC_PROBE824_IS_DATA = "1'b0" *) 
(* LC_PROBE824_IS_TRIG = "1'b0" *) (* LC_PROBE824_MU_CNT = "1" *) (* LC_PROBE824_PID = "16'b0000001100111000" *) 
(* LC_PROBE824_TYPE = "1" *) (* LC_PROBE824_WIDTH = "1" *) (* LC_PROBE825_IS_DATA = "1'b0" *) 
(* LC_PROBE825_IS_TRIG = "1'b0" *) (* LC_PROBE825_MU_CNT = "1" *) (* LC_PROBE825_PID = "16'b0000001100111001" *) 
(* LC_PROBE825_TYPE = "1" *) (* LC_PROBE825_WIDTH = "1" *) (* LC_PROBE826_IS_DATA = "1'b0" *) 
(* LC_PROBE826_IS_TRIG = "1'b0" *) (* LC_PROBE826_MU_CNT = "1" *) (* LC_PROBE826_PID = "16'b0000001100111010" *) 
(* LC_PROBE826_TYPE = "1" *) (* LC_PROBE826_WIDTH = "1" *) (* LC_PROBE827_IS_DATA = "1'b0" *) 
(* LC_PROBE827_IS_TRIG = "1'b0" *) (* LC_PROBE827_MU_CNT = "1" *) (* LC_PROBE827_PID = "16'b0000001100111011" *) 
(* LC_PROBE827_TYPE = "1" *) (* LC_PROBE827_WIDTH = "1" *) (* LC_PROBE828_IS_DATA = "1'b0" *) 
(* LC_PROBE828_IS_TRIG = "1'b0" *) (* LC_PROBE828_MU_CNT = "1" *) (* LC_PROBE828_PID = "16'b0000001100111100" *) 
(* LC_PROBE828_TYPE = "1" *) (* LC_PROBE828_WIDTH = "1" *) (* LC_PROBE829_IS_DATA = "1'b0" *) 
(* LC_PROBE829_IS_TRIG = "1'b0" *) (* LC_PROBE829_MU_CNT = "1" *) (* LC_PROBE829_PID = "16'b0000001100111101" *) 
(* LC_PROBE829_TYPE = "1" *) (* LC_PROBE829_WIDTH = "1" *) (* LC_PROBE82_IS_DATA = "1'b0" *) 
(* LC_PROBE82_IS_TRIG = "1'b0" *) (* LC_PROBE82_MU_CNT = "1" *) (* LC_PROBE82_PID = "16'b0000000001010010" *) 
(* LC_PROBE82_TYPE = "1" *) (* LC_PROBE82_WIDTH = "1" *) (* LC_PROBE830_IS_DATA = "1'b0" *) 
(* LC_PROBE830_IS_TRIG = "1'b0" *) (* LC_PROBE830_MU_CNT = "1" *) (* LC_PROBE830_PID = "16'b0000001100111110" *) 
(* LC_PROBE830_TYPE = "1" *) (* LC_PROBE830_WIDTH = "1" *) (* LC_PROBE831_IS_DATA = "1'b0" *) 
(* LC_PROBE831_IS_TRIG = "1'b0" *) (* LC_PROBE831_MU_CNT = "1" *) (* LC_PROBE831_PID = "16'b0000001100111111" *) 
(* LC_PROBE831_TYPE = "1" *) (* LC_PROBE831_WIDTH = "1" *) (* LC_PROBE832_IS_DATA = "1'b0" *) 
(* LC_PROBE832_IS_TRIG = "1'b0" *) (* LC_PROBE832_MU_CNT = "1" *) (* LC_PROBE832_PID = "16'b0000001101000000" *) 
(* LC_PROBE832_TYPE = "1" *) (* LC_PROBE832_WIDTH = "1" *) (* LC_PROBE833_IS_DATA = "1'b0" *) 
(* LC_PROBE833_IS_TRIG = "1'b0" *) (* LC_PROBE833_MU_CNT = "1" *) (* LC_PROBE833_PID = "16'b0000001101000001" *) 
(* LC_PROBE833_TYPE = "1" *) (* LC_PROBE833_WIDTH = "1" *) (* LC_PROBE834_IS_DATA = "1'b0" *) 
(* LC_PROBE834_IS_TRIG = "1'b0" *) (* LC_PROBE834_MU_CNT = "1" *) (* LC_PROBE834_PID = "16'b0000001101000010" *) 
(* LC_PROBE834_TYPE = "1" *) (* LC_PROBE834_WIDTH = "1" *) (* LC_PROBE835_IS_DATA = "1'b0" *) 
(* LC_PROBE835_IS_TRIG = "1'b0" *) (* LC_PROBE835_MU_CNT = "1" *) (* LC_PROBE835_PID = "16'b0000001101000011" *) 
(* LC_PROBE835_TYPE = "1" *) (* LC_PROBE835_WIDTH = "1" *) (* LC_PROBE836_IS_DATA = "1'b0" *) 
(* LC_PROBE836_IS_TRIG = "1'b0" *) (* LC_PROBE836_MU_CNT = "1" *) (* LC_PROBE836_PID = "16'b0000001101000100" *) 
(* LC_PROBE836_TYPE = "1" *) (* LC_PROBE836_WIDTH = "1" *) (* LC_PROBE837_IS_DATA = "1'b0" *) 
(* LC_PROBE837_IS_TRIG = "1'b0" *) (* LC_PROBE837_MU_CNT = "1" *) (* LC_PROBE837_PID = "16'b0000001101000101" *) 
(* LC_PROBE837_TYPE = "1" *) (* LC_PROBE837_WIDTH = "1" *) (* LC_PROBE838_IS_DATA = "1'b0" *) 
(* LC_PROBE838_IS_TRIG = "1'b0" *) (* LC_PROBE838_MU_CNT = "1" *) (* LC_PROBE838_PID = "16'b0000001101000110" *) 
(* LC_PROBE838_TYPE = "1" *) (* LC_PROBE838_WIDTH = "1" *) (* LC_PROBE839_IS_DATA = "1'b0" *) 
(* LC_PROBE839_IS_TRIG = "1'b0" *) (* LC_PROBE839_MU_CNT = "1" *) (* LC_PROBE839_PID = "16'b0000001101000111" *) 
(* LC_PROBE839_TYPE = "1" *) (* LC_PROBE839_WIDTH = "1" *) (* LC_PROBE83_IS_DATA = "1'b0" *) 
(* LC_PROBE83_IS_TRIG = "1'b0" *) (* LC_PROBE83_MU_CNT = "1" *) (* LC_PROBE83_PID = "16'b0000000001010011" *) 
(* LC_PROBE83_TYPE = "1" *) (* LC_PROBE83_WIDTH = "1" *) (* LC_PROBE840_IS_DATA = "1'b0" *) 
(* LC_PROBE840_IS_TRIG = "1'b0" *) (* LC_PROBE840_MU_CNT = "1" *) (* LC_PROBE840_PID = "16'b0000001101001000" *) 
(* LC_PROBE840_TYPE = "1" *) (* LC_PROBE840_WIDTH = "1" *) (* LC_PROBE841_IS_DATA = "1'b0" *) 
(* LC_PROBE841_IS_TRIG = "1'b0" *) (* LC_PROBE841_MU_CNT = "1" *) (* LC_PROBE841_PID = "16'b0000001101001001" *) 
(* LC_PROBE841_TYPE = "1" *) (* LC_PROBE841_WIDTH = "1" *) (* LC_PROBE842_IS_DATA = "1'b0" *) 
(* LC_PROBE842_IS_TRIG = "1'b0" *) (* LC_PROBE842_MU_CNT = "1" *) (* LC_PROBE842_PID = "16'b0000001101001010" *) 
(* LC_PROBE842_TYPE = "1" *) (* LC_PROBE842_WIDTH = "1" *) (* LC_PROBE843_IS_DATA = "1'b0" *) 
(* LC_PROBE843_IS_TRIG = "1'b0" *) (* LC_PROBE843_MU_CNT = "1" *) (* LC_PROBE843_PID = "16'b0000001101001011" *) 
(* LC_PROBE843_TYPE = "1" *) (* LC_PROBE843_WIDTH = "1" *) (* LC_PROBE844_IS_DATA = "1'b0" *) 
(* LC_PROBE844_IS_TRIG = "1'b0" *) (* LC_PROBE844_MU_CNT = "1" *) (* LC_PROBE844_PID = "16'b0000001101001100" *) 
(* LC_PROBE844_TYPE = "1" *) (* LC_PROBE844_WIDTH = "1" *) (* LC_PROBE845_IS_DATA = "1'b0" *) 
(* LC_PROBE845_IS_TRIG = "1'b0" *) (* LC_PROBE845_MU_CNT = "1" *) (* LC_PROBE845_PID = "16'b0000001101001101" *) 
(* LC_PROBE845_TYPE = "1" *) (* LC_PROBE845_WIDTH = "1" *) (* LC_PROBE846_IS_DATA = "1'b0" *) 
(* LC_PROBE846_IS_TRIG = "1'b0" *) (* LC_PROBE846_MU_CNT = "1" *) (* LC_PROBE846_PID = "16'b0000001101001110" *) 
(* LC_PROBE846_TYPE = "1" *) (* LC_PROBE846_WIDTH = "1" *) (* LC_PROBE847_IS_DATA = "1'b0" *) 
(* LC_PROBE847_IS_TRIG = "1'b0" *) (* LC_PROBE847_MU_CNT = "1" *) (* LC_PROBE847_PID = "16'b0000001101001111" *) 
(* LC_PROBE847_TYPE = "1" *) (* LC_PROBE847_WIDTH = "1" *) (* LC_PROBE848_IS_DATA = "1'b0" *) 
(* LC_PROBE848_IS_TRIG = "1'b0" *) (* LC_PROBE848_MU_CNT = "1" *) (* LC_PROBE848_PID = "16'b0000001101010000" *) 
(* LC_PROBE848_TYPE = "1" *) (* LC_PROBE848_WIDTH = "1" *) (* LC_PROBE849_IS_DATA = "1'b0" *) 
(* LC_PROBE849_IS_TRIG = "1'b0" *) (* LC_PROBE849_MU_CNT = "1" *) (* LC_PROBE849_PID = "16'b0000001101010001" *) 
(* LC_PROBE849_TYPE = "1" *) (* LC_PROBE849_WIDTH = "1" *) (* LC_PROBE84_IS_DATA = "1'b0" *) 
(* LC_PROBE84_IS_TRIG = "1'b0" *) (* LC_PROBE84_MU_CNT = "1" *) (* LC_PROBE84_PID = "16'b0000000001010100" *) 
(* LC_PROBE84_TYPE = "1" *) (* LC_PROBE84_WIDTH = "1" *) (* LC_PROBE850_IS_DATA = "1'b0" *) 
(* LC_PROBE850_IS_TRIG = "1'b0" *) (* LC_PROBE850_MU_CNT = "1" *) (* LC_PROBE850_PID = "16'b0000001101010010" *) 
(* LC_PROBE850_TYPE = "1" *) (* LC_PROBE850_WIDTH = "1" *) (* LC_PROBE851_IS_DATA = "1'b0" *) 
(* LC_PROBE851_IS_TRIG = "1'b0" *) (* LC_PROBE851_MU_CNT = "1" *) (* LC_PROBE851_PID = "16'b0000001101010011" *) 
(* LC_PROBE851_TYPE = "1" *) (* LC_PROBE851_WIDTH = "1" *) (* LC_PROBE852_IS_DATA = "1'b0" *) 
(* LC_PROBE852_IS_TRIG = "1'b0" *) (* LC_PROBE852_MU_CNT = "1" *) (* LC_PROBE852_PID = "16'b0000001101010100" *) 
(* LC_PROBE852_TYPE = "1" *) (* LC_PROBE852_WIDTH = "1" *) (* LC_PROBE853_IS_DATA = "1'b0" *) 
(* LC_PROBE853_IS_TRIG = "1'b0" *) (* LC_PROBE853_MU_CNT = "1" *) (* LC_PROBE853_PID = "16'b0000001101010101" *) 
(* LC_PROBE853_TYPE = "1" *) (* LC_PROBE853_WIDTH = "1" *) (* LC_PROBE854_IS_DATA = "1'b0" *) 
(* LC_PROBE854_IS_TRIG = "1'b0" *) (* LC_PROBE854_MU_CNT = "1" *) (* LC_PROBE854_PID = "16'b0000001101010110" *) 
(* LC_PROBE854_TYPE = "1" *) (* LC_PROBE854_WIDTH = "1" *) (* LC_PROBE855_IS_DATA = "1'b0" *) 
(* LC_PROBE855_IS_TRIG = "1'b0" *) (* LC_PROBE855_MU_CNT = "1" *) (* LC_PROBE855_PID = "16'b0000001101010111" *) 
(* LC_PROBE855_TYPE = "1" *) (* LC_PROBE855_WIDTH = "1" *) (* LC_PROBE856_IS_DATA = "1'b0" *) 
(* LC_PROBE856_IS_TRIG = "1'b0" *) (* LC_PROBE856_MU_CNT = "1" *) (* LC_PROBE856_PID = "16'b0000001101011000" *) 
(* LC_PROBE856_TYPE = "1" *) (* LC_PROBE856_WIDTH = "1" *) (* LC_PROBE857_IS_DATA = "1'b0" *) 
(* LC_PROBE857_IS_TRIG = "1'b0" *) (* LC_PROBE857_MU_CNT = "1" *) (* LC_PROBE857_PID = "16'b0000001101011001" *) 
(* LC_PROBE857_TYPE = "1" *) (* LC_PROBE857_WIDTH = "1" *) (* LC_PROBE858_IS_DATA = "1'b0" *) 
(* LC_PROBE858_IS_TRIG = "1'b0" *) (* LC_PROBE858_MU_CNT = "1" *) (* LC_PROBE858_PID = "16'b0000001101011010" *) 
(* LC_PROBE858_TYPE = "1" *) (* LC_PROBE858_WIDTH = "1" *) (* LC_PROBE859_IS_DATA = "1'b0" *) 
(* LC_PROBE859_IS_TRIG = "1'b0" *) (* LC_PROBE859_MU_CNT = "1" *) (* LC_PROBE859_PID = "16'b0000001101011011" *) 
(* LC_PROBE859_TYPE = "1" *) (* LC_PROBE859_WIDTH = "1" *) (* LC_PROBE85_IS_DATA = "1'b0" *) 
(* LC_PROBE85_IS_TRIG = "1'b0" *) (* LC_PROBE85_MU_CNT = "1" *) (* LC_PROBE85_PID = "16'b0000000001010101" *) 
(* LC_PROBE85_TYPE = "1" *) (* LC_PROBE85_WIDTH = "1" *) (* LC_PROBE860_IS_DATA = "1'b0" *) 
(* LC_PROBE860_IS_TRIG = "1'b0" *) (* LC_PROBE860_MU_CNT = "1" *) (* LC_PROBE860_PID = "16'b0000001101011100" *) 
(* LC_PROBE860_TYPE = "1" *) (* LC_PROBE860_WIDTH = "1" *) (* LC_PROBE861_IS_DATA = "1'b0" *) 
(* LC_PROBE861_IS_TRIG = "1'b0" *) (* LC_PROBE861_MU_CNT = "1" *) (* LC_PROBE861_PID = "16'b0000001101011101" *) 
(* LC_PROBE861_TYPE = "1" *) (* LC_PROBE861_WIDTH = "1" *) (* LC_PROBE862_IS_DATA = "1'b0" *) 
(* LC_PROBE862_IS_TRIG = "1'b0" *) (* LC_PROBE862_MU_CNT = "1" *) (* LC_PROBE862_PID = "16'b0000001101011110" *) 
(* LC_PROBE862_TYPE = "1" *) (* LC_PROBE862_WIDTH = "1" *) (* LC_PROBE863_IS_DATA = "1'b0" *) 
(* LC_PROBE863_IS_TRIG = "1'b0" *) (* LC_PROBE863_MU_CNT = "1" *) (* LC_PROBE863_PID = "16'b0000001101011111" *) 
(* LC_PROBE863_TYPE = "1" *) (* LC_PROBE863_WIDTH = "1" *) (* LC_PROBE864_IS_DATA = "1'b0" *) 
(* LC_PROBE864_IS_TRIG = "1'b0" *) (* LC_PROBE864_MU_CNT = "1" *) (* LC_PROBE864_PID = "16'b0000001101100000" *) 
(* LC_PROBE864_TYPE = "1" *) (* LC_PROBE864_WIDTH = "1" *) (* LC_PROBE865_IS_DATA = "1'b0" *) 
(* LC_PROBE865_IS_TRIG = "1'b0" *) (* LC_PROBE865_MU_CNT = "1" *) (* LC_PROBE865_PID = "16'b0000001101100001" *) 
(* LC_PROBE865_TYPE = "1" *) (* LC_PROBE865_WIDTH = "1" *) (* LC_PROBE866_IS_DATA = "1'b0" *) 
(* LC_PROBE866_IS_TRIG = "1'b0" *) (* LC_PROBE866_MU_CNT = "1" *) (* LC_PROBE866_PID = "16'b0000001101100010" *) 
(* LC_PROBE866_TYPE = "1" *) (* LC_PROBE866_WIDTH = "1" *) (* LC_PROBE867_IS_DATA = "1'b0" *) 
(* LC_PROBE867_IS_TRIG = "1'b0" *) (* LC_PROBE867_MU_CNT = "1" *) (* LC_PROBE867_PID = "16'b0000001101100011" *) 
(* LC_PROBE867_TYPE = "1" *) (* LC_PROBE867_WIDTH = "1" *) (* LC_PROBE868_IS_DATA = "1'b0" *) 
(* LC_PROBE868_IS_TRIG = "1'b0" *) (* LC_PROBE868_MU_CNT = "1" *) (* LC_PROBE868_PID = "16'b0000001101100100" *) 
(* LC_PROBE868_TYPE = "1" *) (* LC_PROBE868_WIDTH = "1" *) (* LC_PROBE869_IS_DATA = "1'b0" *) 
(* LC_PROBE869_IS_TRIG = "1'b0" *) (* LC_PROBE869_MU_CNT = "1" *) (* LC_PROBE869_PID = "16'b0000001101100101" *) 
(* LC_PROBE869_TYPE = "1" *) (* LC_PROBE869_WIDTH = "1" *) (* LC_PROBE86_IS_DATA = "1'b0" *) 
(* LC_PROBE86_IS_TRIG = "1'b0" *) (* LC_PROBE86_MU_CNT = "1" *) (* LC_PROBE86_PID = "16'b0000000001010110" *) 
(* LC_PROBE86_TYPE = "1" *) (* LC_PROBE86_WIDTH = "1" *) (* LC_PROBE870_IS_DATA = "1'b0" *) 
(* LC_PROBE870_IS_TRIG = "1'b0" *) (* LC_PROBE870_MU_CNT = "1" *) (* LC_PROBE870_PID = "16'b0000001101100110" *) 
(* LC_PROBE870_TYPE = "1" *) (* LC_PROBE870_WIDTH = "1" *) (* LC_PROBE871_IS_DATA = "1'b0" *) 
(* LC_PROBE871_IS_TRIG = "1'b0" *) (* LC_PROBE871_MU_CNT = "1" *) (* LC_PROBE871_PID = "16'b0000001101100111" *) 
(* LC_PROBE871_TYPE = "1" *) (* LC_PROBE871_WIDTH = "1" *) (* LC_PROBE872_IS_DATA = "1'b0" *) 
(* LC_PROBE872_IS_TRIG = "1'b0" *) (* LC_PROBE872_MU_CNT = "1" *) (* LC_PROBE872_PID = "16'b0000001101101000" *) 
(* LC_PROBE872_TYPE = "1" *) (* LC_PROBE872_WIDTH = "1" *) (* LC_PROBE873_IS_DATA = "1'b0" *) 
(* LC_PROBE873_IS_TRIG = "1'b0" *) (* LC_PROBE873_MU_CNT = "1" *) (* LC_PROBE873_PID = "16'b0000001101101001" *) 
(* LC_PROBE873_TYPE = "1" *) (* LC_PROBE873_WIDTH = "1" *) (* LC_PROBE874_IS_DATA = "1'b0" *) 
(* LC_PROBE874_IS_TRIG = "1'b0" *) (* LC_PROBE874_MU_CNT = "1" *) (* LC_PROBE874_PID = "16'b0000001101101010" *) 
(* LC_PROBE874_TYPE = "1" *) (* LC_PROBE874_WIDTH = "1" *) (* LC_PROBE875_IS_DATA = "1'b0" *) 
(* LC_PROBE875_IS_TRIG = "1'b0" *) (* LC_PROBE875_MU_CNT = "1" *) (* LC_PROBE875_PID = "16'b0000001101101011" *) 
(* LC_PROBE875_TYPE = "1" *) (* LC_PROBE875_WIDTH = "1" *) (* LC_PROBE876_IS_DATA = "1'b0" *) 
(* LC_PROBE876_IS_TRIG = "1'b0" *) (* LC_PROBE876_MU_CNT = "1" *) (* LC_PROBE876_PID = "16'b0000001101101100" *) 
(* LC_PROBE876_TYPE = "1" *) (* LC_PROBE876_WIDTH = "1" *) (* LC_PROBE877_IS_DATA = "1'b0" *) 
(* LC_PROBE877_IS_TRIG = "1'b0" *) (* LC_PROBE877_MU_CNT = "1" *) (* LC_PROBE877_PID = "16'b0000001101101101" *) 
(* LC_PROBE877_TYPE = "1" *) (* LC_PROBE877_WIDTH = "1" *) (* LC_PROBE878_IS_DATA = "1'b0" *) 
(* LC_PROBE878_IS_TRIG = "1'b0" *) (* LC_PROBE878_MU_CNT = "1" *) (* LC_PROBE878_PID = "16'b0000001101101110" *) 
(* LC_PROBE878_TYPE = "1" *) (* LC_PROBE878_WIDTH = "1" *) (* LC_PROBE879_IS_DATA = "1'b0" *) 
(* LC_PROBE879_IS_TRIG = "1'b0" *) (* LC_PROBE879_MU_CNT = "1" *) (* LC_PROBE879_PID = "16'b0000001101101111" *) 
(* LC_PROBE879_TYPE = "1" *) (* LC_PROBE879_WIDTH = "1" *) (* LC_PROBE87_IS_DATA = "1'b0" *) 
(* LC_PROBE87_IS_TRIG = "1'b0" *) (* LC_PROBE87_MU_CNT = "1" *) (* LC_PROBE87_PID = "16'b0000000001010111" *) 
(* LC_PROBE87_TYPE = "1" *) (* LC_PROBE87_WIDTH = "1" *) (* LC_PROBE880_IS_DATA = "1'b0" *) 
(* LC_PROBE880_IS_TRIG = "1'b0" *) (* LC_PROBE880_MU_CNT = "1" *) (* LC_PROBE880_PID = "16'b0000001101110000" *) 
(* LC_PROBE880_TYPE = "1" *) (* LC_PROBE880_WIDTH = "1" *) (* LC_PROBE881_IS_DATA = "1'b0" *) 
(* LC_PROBE881_IS_TRIG = "1'b0" *) (* LC_PROBE881_MU_CNT = "1" *) (* LC_PROBE881_PID = "16'b0000001101110001" *) 
(* LC_PROBE881_TYPE = "1" *) (* LC_PROBE881_WIDTH = "1" *) (* LC_PROBE882_IS_DATA = "1'b0" *) 
(* LC_PROBE882_IS_TRIG = "1'b0" *) (* LC_PROBE882_MU_CNT = "1" *) (* LC_PROBE882_PID = "16'b0000001101110010" *) 
(* LC_PROBE882_TYPE = "1" *) (* LC_PROBE882_WIDTH = "1" *) (* LC_PROBE883_IS_DATA = "1'b0" *) 
(* LC_PROBE883_IS_TRIG = "1'b0" *) (* LC_PROBE883_MU_CNT = "1" *) (* LC_PROBE883_PID = "16'b0000001101110011" *) 
(* LC_PROBE883_TYPE = "1" *) (* LC_PROBE883_WIDTH = "1" *) (* LC_PROBE884_IS_DATA = "1'b0" *) 
(* LC_PROBE884_IS_TRIG = "1'b0" *) (* LC_PROBE884_MU_CNT = "1" *) (* LC_PROBE884_PID = "16'b0000001101110100" *) 
(* LC_PROBE884_TYPE = "1" *) (* LC_PROBE884_WIDTH = "1" *) (* LC_PROBE885_IS_DATA = "1'b0" *) 
(* LC_PROBE885_IS_TRIG = "1'b0" *) (* LC_PROBE885_MU_CNT = "1" *) (* LC_PROBE885_PID = "16'b0000001101110101" *) 
(* LC_PROBE885_TYPE = "1" *) (* LC_PROBE885_WIDTH = "1" *) (* LC_PROBE886_IS_DATA = "1'b0" *) 
(* LC_PROBE886_IS_TRIG = "1'b0" *) (* LC_PROBE886_MU_CNT = "1" *) (* LC_PROBE886_PID = "16'b0000001101110110" *) 
(* LC_PROBE886_TYPE = "1" *) (* LC_PROBE886_WIDTH = "1" *) (* LC_PROBE887_IS_DATA = "1'b0" *) 
(* LC_PROBE887_IS_TRIG = "1'b0" *) (* LC_PROBE887_MU_CNT = "1" *) (* LC_PROBE887_PID = "16'b0000001101110111" *) 
(* LC_PROBE887_TYPE = "1" *) (* LC_PROBE887_WIDTH = "1" *) (* LC_PROBE888_IS_DATA = "1'b0" *) 
(* LC_PROBE888_IS_TRIG = "1'b0" *) (* LC_PROBE888_MU_CNT = "1" *) (* LC_PROBE888_PID = "16'b0000001101111000" *) 
(* LC_PROBE888_TYPE = "1" *) (* LC_PROBE888_WIDTH = "1" *) (* LC_PROBE889_IS_DATA = "1'b0" *) 
(* LC_PROBE889_IS_TRIG = "1'b0" *) (* LC_PROBE889_MU_CNT = "1" *) (* LC_PROBE889_PID = "16'b0000001101111001" *) 
(* LC_PROBE889_TYPE = "1" *) (* LC_PROBE889_WIDTH = "1" *) (* LC_PROBE88_IS_DATA = "1'b0" *) 
(* LC_PROBE88_IS_TRIG = "1'b0" *) (* LC_PROBE88_MU_CNT = "1" *) (* LC_PROBE88_PID = "16'b0000000001011000" *) 
(* LC_PROBE88_TYPE = "1" *) (* LC_PROBE88_WIDTH = "1" *) (* LC_PROBE890_IS_DATA = "1'b0" *) 
(* LC_PROBE890_IS_TRIG = "1'b0" *) (* LC_PROBE890_MU_CNT = "1" *) (* LC_PROBE890_PID = "16'b0000001101111010" *) 
(* LC_PROBE890_TYPE = "1" *) (* LC_PROBE890_WIDTH = "1" *) (* LC_PROBE891_IS_DATA = "1'b0" *) 
(* LC_PROBE891_IS_TRIG = "1'b0" *) (* LC_PROBE891_MU_CNT = "1" *) (* LC_PROBE891_PID = "16'b0000001101111011" *) 
(* LC_PROBE891_TYPE = "1" *) (* LC_PROBE891_WIDTH = "1" *) (* LC_PROBE892_IS_DATA = "1'b0" *) 
(* LC_PROBE892_IS_TRIG = "1'b0" *) (* LC_PROBE892_MU_CNT = "1" *) (* LC_PROBE892_PID = "16'b0000001101111100" *) 
(* LC_PROBE892_TYPE = "1" *) (* LC_PROBE892_WIDTH = "1" *) (* LC_PROBE893_IS_DATA = "1'b0" *) 
(* LC_PROBE893_IS_TRIG = "1'b0" *) (* LC_PROBE893_MU_CNT = "1" *) (* LC_PROBE893_PID = "16'b0000001101111101" *) 
(* LC_PROBE893_TYPE = "1" *) (* LC_PROBE893_WIDTH = "1" *) (* LC_PROBE894_IS_DATA = "1'b0" *) 
(* LC_PROBE894_IS_TRIG = "1'b0" *) (* LC_PROBE894_MU_CNT = "1" *) (* LC_PROBE894_PID = "16'b0000001101111110" *) 
(* LC_PROBE894_TYPE = "1" *) (* LC_PROBE894_WIDTH = "1" *) (* LC_PROBE895_IS_DATA = "1'b0" *) 
(* LC_PROBE895_IS_TRIG = "1'b0" *) (* LC_PROBE895_MU_CNT = "1" *) (* LC_PROBE895_PID = "16'b0000001101111111" *) 
(* LC_PROBE895_TYPE = "1" *) (* LC_PROBE895_WIDTH = "1" *) (* LC_PROBE896_IS_DATA = "1'b0" *) 
(* LC_PROBE896_IS_TRIG = "1'b0" *) (* LC_PROBE896_MU_CNT = "1" *) (* LC_PROBE896_PID = "16'b0000001110000000" *) 
(* LC_PROBE896_TYPE = "1" *) (* LC_PROBE896_WIDTH = "1" *) (* LC_PROBE897_IS_DATA = "1'b0" *) 
(* LC_PROBE897_IS_TRIG = "1'b0" *) (* LC_PROBE897_MU_CNT = "1" *) (* LC_PROBE897_PID = "16'b0000001110000001" *) 
(* LC_PROBE897_TYPE = "1" *) (* LC_PROBE897_WIDTH = "1" *) (* LC_PROBE898_IS_DATA = "1'b0" *) 
(* LC_PROBE898_IS_TRIG = "1'b0" *) (* LC_PROBE898_MU_CNT = "1" *) (* LC_PROBE898_PID = "16'b0000001110000010" *) 
(* LC_PROBE898_TYPE = "1" *) (* LC_PROBE898_WIDTH = "1" *) (* LC_PROBE899_IS_DATA = "1'b0" *) 
(* LC_PROBE899_IS_TRIG = "1'b0" *) (* LC_PROBE899_MU_CNT = "1" *) (* LC_PROBE899_PID = "16'b0000001110000011" *) 
(* LC_PROBE899_TYPE = "1" *) (* LC_PROBE899_WIDTH = "1" *) (* LC_PROBE89_IS_DATA = "1'b0" *) 
(* LC_PROBE89_IS_TRIG = "1'b0" *) (* LC_PROBE89_MU_CNT = "1" *) (* LC_PROBE89_PID = "16'b0000000001011001" *) 
(* LC_PROBE89_TYPE = "1" *) (* LC_PROBE89_WIDTH = "1" *) (* LC_PROBE8_IS_DATA = "1'b0" *) 
(* LC_PROBE8_IS_TRIG = "1'b0" *) (* LC_PROBE8_MU_CNT = "1" *) (* LC_PROBE8_PID = "16'b0000000000001000" *) 
(* LC_PROBE8_TYPE = "1" *) (* LC_PROBE8_WIDTH = "1" *) (* LC_PROBE900_IS_DATA = "1'b0" *) 
(* LC_PROBE900_IS_TRIG = "1'b0" *) (* LC_PROBE900_MU_CNT = "1" *) (* LC_PROBE900_PID = "16'b0000001110000100" *) 
(* LC_PROBE900_TYPE = "1" *) (* LC_PROBE900_WIDTH = "1" *) (* LC_PROBE901_IS_DATA = "1'b0" *) 
(* LC_PROBE901_IS_TRIG = "1'b0" *) (* LC_PROBE901_MU_CNT = "1" *) (* LC_PROBE901_PID = "16'b0000001110000101" *) 
(* LC_PROBE901_TYPE = "1" *) (* LC_PROBE901_WIDTH = "1" *) (* LC_PROBE902_IS_DATA = "1'b0" *) 
(* LC_PROBE902_IS_TRIG = "1'b0" *) (* LC_PROBE902_MU_CNT = "1" *) (* LC_PROBE902_PID = "16'b0000001110000110" *) 
(* LC_PROBE902_TYPE = "1" *) (* LC_PROBE902_WIDTH = "1" *) (* LC_PROBE903_IS_DATA = "1'b0" *) 
(* LC_PROBE903_IS_TRIG = "1'b0" *) (* LC_PROBE903_MU_CNT = "1" *) (* LC_PROBE903_PID = "16'b0000001110000111" *) 
(* LC_PROBE903_TYPE = "1" *) (* LC_PROBE903_WIDTH = "1" *) (* LC_PROBE904_IS_DATA = "1'b0" *) 
(* LC_PROBE904_IS_TRIG = "1'b0" *) (* LC_PROBE904_MU_CNT = "1" *) (* LC_PROBE904_PID = "16'b0000001110001000" *) 
(* LC_PROBE904_TYPE = "1" *) (* LC_PROBE904_WIDTH = "1" *) (* LC_PROBE905_IS_DATA = "1'b0" *) 
(* LC_PROBE905_IS_TRIG = "1'b0" *) (* LC_PROBE905_MU_CNT = "1" *) (* LC_PROBE905_PID = "16'b0000001110001001" *) 
(* LC_PROBE905_TYPE = "1" *) (* LC_PROBE905_WIDTH = "1" *) (* LC_PROBE906_IS_DATA = "1'b0" *) 
(* LC_PROBE906_IS_TRIG = "1'b0" *) (* LC_PROBE906_MU_CNT = "1" *) (* LC_PROBE906_PID = "16'b0000001110001010" *) 
(* LC_PROBE906_TYPE = "1" *) (* LC_PROBE906_WIDTH = "1" *) (* LC_PROBE907_IS_DATA = "1'b0" *) 
(* LC_PROBE907_IS_TRIG = "1'b0" *) (* LC_PROBE907_MU_CNT = "1" *) (* LC_PROBE907_PID = "16'b0000001110001011" *) 
(* LC_PROBE907_TYPE = "1" *) (* LC_PROBE907_WIDTH = "1" *) (* LC_PROBE908_IS_DATA = "1'b0" *) 
(* LC_PROBE908_IS_TRIG = "1'b0" *) (* LC_PROBE908_MU_CNT = "1" *) (* LC_PROBE908_PID = "16'b0000001110001100" *) 
(* LC_PROBE908_TYPE = "1" *) (* LC_PROBE908_WIDTH = "1" *) (* LC_PROBE909_IS_DATA = "1'b0" *) 
(* LC_PROBE909_IS_TRIG = "1'b0" *) (* LC_PROBE909_MU_CNT = "1" *) (* LC_PROBE909_PID = "16'b0000001110001101" *) 
(* LC_PROBE909_TYPE = "1" *) (* LC_PROBE909_WIDTH = "1" *) (* LC_PROBE90_IS_DATA = "1'b0" *) 
(* LC_PROBE90_IS_TRIG = "1'b0" *) (* LC_PROBE90_MU_CNT = "1" *) (* LC_PROBE90_PID = "16'b0000000001011010" *) 
(* LC_PROBE90_TYPE = "1" *) (* LC_PROBE90_WIDTH = "1" *) (* LC_PROBE910_IS_DATA = "1'b0" *) 
(* LC_PROBE910_IS_TRIG = "1'b0" *) (* LC_PROBE910_MU_CNT = "1" *) (* LC_PROBE910_PID = "16'b0000001110001110" *) 
(* LC_PROBE910_TYPE = "1" *) (* LC_PROBE910_WIDTH = "1" *) (* LC_PROBE911_IS_DATA = "1'b0" *) 
(* LC_PROBE911_IS_TRIG = "1'b0" *) (* LC_PROBE911_MU_CNT = "1" *) (* LC_PROBE911_PID = "16'b0000001110001111" *) 
(* LC_PROBE911_TYPE = "1" *) (* LC_PROBE911_WIDTH = "1" *) (* LC_PROBE912_IS_DATA = "1'b0" *) 
(* LC_PROBE912_IS_TRIG = "1'b0" *) (* LC_PROBE912_MU_CNT = "1" *) (* LC_PROBE912_PID = "16'b0000001110010000" *) 
(* LC_PROBE912_TYPE = "1" *) (* LC_PROBE912_WIDTH = "1" *) (* LC_PROBE913_IS_DATA = "1'b0" *) 
(* LC_PROBE913_IS_TRIG = "1'b0" *) (* LC_PROBE913_MU_CNT = "1" *) (* LC_PROBE913_PID = "16'b0000001110010001" *) 
(* LC_PROBE913_TYPE = "1" *) (* LC_PROBE913_WIDTH = "1" *) (* LC_PROBE914_IS_DATA = "1'b0" *) 
(* LC_PROBE914_IS_TRIG = "1'b0" *) (* LC_PROBE914_MU_CNT = "1" *) (* LC_PROBE914_PID = "16'b0000001110010010" *) 
(* LC_PROBE914_TYPE = "1" *) (* LC_PROBE914_WIDTH = "1" *) (* LC_PROBE915_IS_DATA = "1'b0" *) 
(* LC_PROBE915_IS_TRIG = "1'b0" *) (* LC_PROBE915_MU_CNT = "1" *) (* LC_PROBE915_PID = "16'b0000001110010011" *) 
(* LC_PROBE915_TYPE = "1" *) (* LC_PROBE915_WIDTH = "1" *) (* LC_PROBE916_IS_DATA = "1'b0" *) 
(* LC_PROBE916_IS_TRIG = "1'b0" *) (* LC_PROBE916_MU_CNT = "1" *) (* LC_PROBE916_PID = "16'b0000001110010100" *) 
(* LC_PROBE916_TYPE = "1" *) (* LC_PROBE916_WIDTH = "1" *) (* LC_PROBE917_IS_DATA = "1'b0" *) 
(* LC_PROBE917_IS_TRIG = "1'b0" *) (* LC_PROBE917_MU_CNT = "1" *) (* LC_PROBE917_PID = "16'b0000001110010101" *) 
(* LC_PROBE917_TYPE = "1" *) (* LC_PROBE917_WIDTH = "1" *) (* LC_PROBE918_IS_DATA = "1'b0" *) 
(* LC_PROBE918_IS_TRIG = "1'b0" *) (* LC_PROBE918_MU_CNT = "1" *) (* LC_PROBE918_PID = "16'b0000001110010110" *) 
(* LC_PROBE918_TYPE = "1" *) (* LC_PROBE918_WIDTH = "1" *) (* LC_PROBE919_IS_DATA = "1'b0" *) 
(* LC_PROBE919_IS_TRIG = "1'b0" *) (* LC_PROBE919_MU_CNT = "1" *) (* LC_PROBE919_PID = "16'b0000001110010111" *) 
(* LC_PROBE919_TYPE = "1" *) (* LC_PROBE919_WIDTH = "1" *) (* LC_PROBE91_IS_DATA = "1'b0" *) 
(* LC_PROBE91_IS_TRIG = "1'b0" *) (* LC_PROBE91_MU_CNT = "1" *) (* LC_PROBE91_PID = "16'b0000000001011011" *) 
(* LC_PROBE91_TYPE = "1" *) (* LC_PROBE91_WIDTH = "1" *) (* LC_PROBE920_IS_DATA = "1'b0" *) 
(* LC_PROBE920_IS_TRIG = "1'b0" *) (* LC_PROBE920_MU_CNT = "1" *) (* LC_PROBE920_PID = "16'b0000001110011000" *) 
(* LC_PROBE920_TYPE = "1" *) (* LC_PROBE920_WIDTH = "1" *) (* LC_PROBE921_IS_DATA = "1'b0" *) 
(* LC_PROBE921_IS_TRIG = "1'b0" *) (* LC_PROBE921_MU_CNT = "1" *) (* LC_PROBE921_PID = "16'b0000001110011001" *) 
(* LC_PROBE921_TYPE = "1" *) (* LC_PROBE921_WIDTH = "1" *) (* LC_PROBE922_IS_DATA = "1'b0" *) 
(* LC_PROBE922_IS_TRIG = "1'b0" *) (* LC_PROBE922_MU_CNT = "1" *) (* LC_PROBE922_PID = "16'b0000001110011010" *) 
(* LC_PROBE922_TYPE = "1" *) (* LC_PROBE922_WIDTH = "1" *) (* LC_PROBE923_IS_DATA = "1'b0" *) 
(* LC_PROBE923_IS_TRIG = "1'b0" *) (* LC_PROBE923_MU_CNT = "1" *) (* LC_PROBE923_PID = "16'b0000001110011011" *) 
(* LC_PROBE923_TYPE = "1" *) (* LC_PROBE923_WIDTH = "1" *) (* LC_PROBE924_IS_DATA = "1'b0" *) 
(* LC_PROBE924_IS_TRIG = "1'b0" *) (* LC_PROBE924_MU_CNT = "1" *) (* LC_PROBE924_PID = "16'b0000001110011100" *) 
(* LC_PROBE924_TYPE = "1" *) (* LC_PROBE924_WIDTH = "1" *) (* LC_PROBE925_IS_DATA = "1'b0" *) 
(* LC_PROBE925_IS_TRIG = "1'b0" *) (* LC_PROBE925_MU_CNT = "1" *) (* LC_PROBE925_PID = "16'b0000001110011101" *) 
(* LC_PROBE925_TYPE = "1" *) (* LC_PROBE925_WIDTH = "1" *) (* LC_PROBE926_IS_DATA = "1'b0" *) 
(* LC_PROBE926_IS_TRIG = "1'b0" *) (* LC_PROBE926_MU_CNT = "1" *) (* LC_PROBE926_PID = "16'b0000001110011110" *) 
(* LC_PROBE926_TYPE = "1" *) (* LC_PROBE926_WIDTH = "1" *) (* LC_PROBE927_IS_DATA = "1'b0" *) 
(* LC_PROBE927_IS_TRIG = "1'b0" *) (* LC_PROBE927_MU_CNT = "1" *) (* LC_PROBE927_PID = "16'b0000001110011111" *) 
(* LC_PROBE927_TYPE = "1" *) (* LC_PROBE927_WIDTH = "1" *) (* LC_PROBE928_IS_DATA = "1'b0" *) 
(* LC_PROBE928_IS_TRIG = "1'b0" *) (* LC_PROBE928_MU_CNT = "1" *) (* LC_PROBE928_PID = "16'b0000001110100000" *) 
(* LC_PROBE928_TYPE = "1" *) (* LC_PROBE928_WIDTH = "1" *) (* LC_PROBE929_IS_DATA = "1'b0" *) 
(* LC_PROBE929_IS_TRIG = "1'b0" *) (* LC_PROBE929_MU_CNT = "1" *) (* LC_PROBE929_PID = "16'b0000001110100001" *) 
(* LC_PROBE929_TYPE = "1" *) (* LC_PROBE929_WIDTH = "1" *) (* LC_PROBE92_IS_DATA = "1'b0" *) 
(* LC_PROBE92_IS_TRIG = "1'b0" *) (* LC_PROBE92_MU_CNT = "1" *) (* LC_PROBE92_PID = "16'b0000000001011100" *) 
(* LC_PROBE92_TYPE = "1" *) (* LC_PROBE92_WIDTH = "1" *) (* LC_PROBE930_IS_DATA = "1'b0" *) 
(* LC_PROBE930_IS_TRIG = "1'b0" *) (* LC_PROBE930_MU_CNT = "1" *) (* LC_PROBE930_PID = "16'b0000001110100010" *) 
(* LC_PROBE930_TYPE = "1" *) (* LC_PROBE930_WIDTH = "1" *) (* LC_PROBE931_IS_DATA = "1'b0" *) 
(* LC_PROBE931_IS_TRIG = "1'b0" *) (* LC_PROBE931_MU_CNT = "1" *) (* LC_PROBE931_PID = "16'b0000001110100011" *) 
(* LC_PROBE931_TYPE = "1" *) (* LC_PROBE931_WIDTH = "1" *) (* LC_PROBE932_IS_DATA = "1'b0" *) 
(* LC_PROBE932_IS_TRIG = "1'b0" *) (* LC_PROBE932_MU_CNT = "1" *) (* LC_PROBE932_PID = "16'b0000001110100100" *) 
(* LC_PROBE932_TYPE = "1" *) (* LC_PROBE932_WIDTH = "1" *) (* LC_PROBE933_IS_DATA = "1'b0" *) 
(* LC_PROBE933_IS_TRIG = "1'b0" *) (* LC_PROBE933_MU_CNT = "1" *) (* LC_PROBE933_PID = "16'b0000001110100101" *) 
(* LC_PROBE933_TYPE = "1" *) (* LC_PROBE933_WIDTH = "1" *) (* LC_PROBE934_IS_DATA = "1'b0" *) 
(* LC_PROBE934_IS_TRIG = "1'b0" *) (* LC_PROBE934_MU_CNT = "1" *) (* LC_PROBE934_PID = "16'b0000001110100110" *) 
(* LC_PROBE934_TYPE = "1" *) (* LC_PROBE934_WIDTH = "1" *) (* LC_PROBE935_IS_DATA = "1'b0" *) 
(* LC_PROBE935_IS_TRIG = "1'b0" *) (* LC_PROBE935_MU_CNT = "1" *) (* LC_PROBE935_PID = "16'b0000001110100111" *) 
(* LC_PROBE935_TYPE = "1" *) (* LC_PROBE935_WIDTH = "1" *) (* LC_PROBE936_IS_DATA = "1'b0" *) 
(* LC_PROBE936_IS_TRIG = "1'b0" *) (* LC_PROBE936_MU_CNT = "1" *) (* LC_PROBE936_PID = "16'b0000001110101000" *) 
(* LC_PROBE936_TYPE = "1" *) (* LC_PROBE936_WIDTH = "1" *) (* LC_PROBE937_IS_DATA = "1'b0" *) 
(* LC_PROBE937_IS_TRIG = "1'b0" *) (* LC_PROBE937_MU_CNT = "1" *) (* LC_PROBE937_PID = "16'b0000001110101001" *) 
(* LC_PROBE937_TYPE = "1" *) (* LC_PROBE937_WIDTH = "1" *) (* LC_PROBE938_IS_DATA = "1'b0" *) 
(* LC_PROBE938_IS_TRIG = "1'b0" *) (* LC_PROBE938_MU_CNT = "1" *) (* LC_PROBE938_PID = "16'b0000001110101010" *) 
(* LC_PROBE938_TYPE = "1" *) (* LC_PROBE938_WIDTH = "1" *) (* LC_PROBE939_IS_DATA = "1'b0" *) 
(* LC_PROBE939_IS_TRIG = "1'b0" *) (* LC_PROBE939_MU_CNT = "1" *) (* LC_PROBE939_PID = "16'b0000001110101011" *) 
(* LC_PROBE939_TYPE = "1" *) (* LC_PROBE939_WIDTH = "1" *) (* LC_PROBE93_IS_DATA = "1'b0" *) 
(* LC_PROBE93_IS_TRIG = "1'b0" *) (* LC_PROBE93_MU_CNT = "1" *) (* LC_PROBE93_PID = "16'b0000000001011101" *) 
(* LC_PROBE93_TYPE = "1" *) (* LC_PROBE93_WIDTH = "1" *) (* LC_PROBE940_IS_DATA = "1'b0" *) 
(* LC_PROBE940_IS_TRIG = "1'b0" *) (* LC_PROBE940_MU_CNT = "1" *) (* LC_PROBE940_PID = "16'b0000001110101100" *) 
(* LC_PROBE940_TYPE = "1" *) (* LC_PROBE940_WIDTH = "1" *) (* LC_PROBE941_IS_DATA = "1'b0" *) 
(* LC_PROBE941_IS_TRIG = "1'b0" *) (* LC_PROBE941_MU_CNT = "1" *) (* LC_PROBE941_PID = "16'b0000001110101101" *) 
(* LC_PROBE941_TYPE = "1" *) (* LC_PROBE941_WIDTH = "1" *) (* LC_PROBE942_IS_DATA = "1'b0" *) 
(* LC_PROBE942_IS_TRIG = "1'b0" *) (* LC_PROBE942_MU_CNT = "1" *) (* LC_PROBE942_PID = "16'b0000001110101110" *) 
(* LC_PROBE942_TYPE = "1" *) (* LC_PROBE942_WIDTH = "1" *) (* LC_PROBE943_IS_DATA = "1'b0" *) 
(* LC_PROBE943_IS_TRIG = "1'b0" *) (* LC_PROBE943_MU_CNT = "1" *) (* LC_PROBE943_PID = "16'b0000001110101111" *) 
(* LC_PROBE943_TYPE = "1" *) (* LC_PROBE943_WIDTH = "1" *) (* LC_PROBE944_IS_DATA = "1'b0" *) 
(* LC_PROBE944_IS_TRIG = "1'b0" *) (* LC_PROBE944_MU_CNT = "1" *) (* LC_PROBE944_PID = "16'b0000001110110000" *) 
(* LC_PROBE944_TYPE = "1" *) (* LC_PROBE944_WIDTH = "1" *) (* LC_PROBE945_IS_DATA = "1'b0" *) 
(* LC_PROBE945_IS_TRIG = "1'b0" *) (* LC_PROBE945_MU_CNT = "1" *) (* LC_PROBE945_PID = "16'b0000001110110001" *) 
(* LC_PROBE945_TYPE = "1" *) (* LC_PROBE945_WIDTH = "1" *) (* LC_PROBE946_IS_DATA = "1'b0" *) 
(* LC_PROBE946_IS_TRIG = "1'b0" *) (* LC_PROBE946_MU_CNT = "1" *) (* LC_PROBE946_PID = "16'b0000001110110010" *) 
(* LC_PROBE946_TYPE = "1" *) (* LC_PROBE946_WIDTH = "1" *) (* LC_PROBE947_IS_DATA = "1'b0" *) 
(* LC_PROBE947_IS_TRIG = "1'b0" *) (* LC_PROBE947_MU_CNT = "1" *) (* LC_PROBE947_PID = "16'b0000001110110011" *) 
(* LC_PROBE947_TYPE = "1" *) (* LC_PROBE947_WIDTH = "1" *) (* LC_PROBE948_IS_DATA = "1'b0" *) 
(* LC_PROBE948_IS_TRIG = "1'b0" *) (* LC_PROBE948_MU_CNT = "1" *) (* LC_PROBE948_PID = "16'b0000001110110100" *) 
(* LC_PROBE948_TYPE = "1" *) (* LC_PROBE948_WIDTH = "1" *) (* LC_PROBE949_IS_DATA = "1'b0" *) 
(* LC_PROBE949_IS_TRIG = "1'b0" *) (* LC_PROBE949_MU_CNT = "1" *) (* LC_PROBE949_PID = "16'b0000001110110101" *) 
(* LC_PROBE949_TYPE = "1" *) (* LC_PROBE949_WIDTH = "1" *) (* LC_PROBE94_IS_DATA = "1'b0" *) 
(* LC_PROBE94_IS_TRIG = "1'b0" *) (* LC_PROBE94_MU_CNT = "1" *) (* LC_PROBE94_PID = "16'b0000000001011110" *) 
(* LC_PROBE94_TYPE = "1" *) (* LC_PROBE94_WIDTH = "1" *) (* LC_PROBE950_IS_DATA = "1'b0" *) 
(* LC_PROBE950_IS_TRIG = "1'b0" *) (* LC_PROBE950_MU_CNT = "1" *) (* LC_PROBE950_PID = "16'b0000001110110110" *) 
(* LC_PROBE950_TYPE = "1" *) (* LC_PROBE950_WIDTH = "1" *) (* LC_PROBE951_IS_DATA = "1'b0" *) 
(* LC_PROBE951_IS_TRIG = "1'b0" *) (* LC_PROBE951_MU_CNT = "1" *) (* LC_PROBE951_PID = "16'b0000001110110111" *) 
(* LC_PROBE951_TYPE = "1" *) (* LC_PROBE951_WIDTH = "1" *) (* LC_PROBE952_IS_DATA = "1'b0" *) 
(* LC_PROBE952_IS_TRIG = "1'b0" *) (* LC_PROBE952_MU_CNT = "1" *) (* LC_PROBE952_PID = "16'b0000001110111000" *) 
(* LC_PROBE952_TYPE = "1" *) (* LC_PROBE952_WIDTH = "1" *) (* LC_PROBE953_IS_DATA = "1'b0" *) 
(* LC_PROBE953_IS_TRIG = "1'b0" *) (* LC_PROBE953_MU_CNT = "1" *) (* LC_PROBE953_PID = "16'b0000001110111001" *) 
(* LC_PROBE953_TYPE = "1" *) (* LC_PROBE953_WIDTH = "1" *) (* LC_PROBE954_IS_DATA = "1'b0" *) 
(* LC_PROBE954_IS_TRIG = "1'b0" *) (* LC_PROBE954_MU_CNT = "1" *) (* LC_PROBE954_PID = "16'b0000001110111010" *) 
(* LC_PROBE954_TYPE = "1" *) (* LC_PROBE954_WIDTH = "1" *) (* LC_PROBE955_IS_DATA = "1'b0" *) 
(* LC_PROBE955_IS_TRIG = "1'b0" *) (* LC_PROBE955_MU_CNT = "1" *) (* LC_PROBE955_PID = "16'b0000001110111011" *) 
(* LC_PROBE955_TYPE = "1" *) (* LC_PROBE955_WIDTH = "1" *) (* LC_PROBE956_IS_DATA = "1'b0" *) 
(* LC_PROBE956_IS_TRIG = "1'b0" *) (* LC_PROBE956_MU_CNT = "1" *) (* LC_PROBE956_PID = "16'b0000001110111100" *) 
(* LC_PROBE956_TYPE = "1" *) (* LC_PROBE956_WIDTH = "1" *) (* LC_PROBE957_IS_DATA = "1'b0" *) 
(* LC_PROBE957_IS_TRIG = "1'b0" *) (* LC_PROBE957_MU_CNT = "1" *) (* LC_PROBE957_PID = "16'b0000001110111101" *) 
(* LC_PROBE957_TYPE = "1" *) (* LC_PROBE957_WIDTH = "1" *) (* LC_PROBE958_IS_DATA = "1'b0" *) 
(* LC_PROBE958_IS_TRIG = "1'b0" *) (* LC_PROBE958_MU_CNT = "1" *) (* LC_PROBE958_PID = "16'b0000001110111110" *) 
(* LC_PROBE958_TYPE = "1" *) (* LC_PROBE958_WIDTH = "1" *) (* LC_PROBE959_IS_DATA = "1'b0" *) 
(* LC_PROBE959_IS_TRIG = "1'b0" *) (* LC_PROBE959_MU_CNT = "1" *) (* LC_PROBE959_PID = "16'b0000001110111111" *) 
(* LC_PROBE959_TYPE = "1" *) (* LC_PROBE959_WIDTH = "1" *) (* LC_PROBE95_IS_DATA = "1'b0" *) 
(* LC_PROBE95_IS_TRIG = "1'b0" *) (* LC_PROBE95_MU_CNT = "1" *) (* LC_PROBE95_PID = "16'b0000000001011111" *) 
(* LC_PROBE95_TYPE = "1" *) (* LC_PROBE95_WIDTH = "1" *) (* LC_PROBE960_IS_DATA = "1'b0" *) 
(* LC_PROBE960_IS_TRIG = "1'b0" *) (* LC_PROBE960_MU_CNT = "1" *) (* LC_PROBE960_PID = "16'b0000001111000000" *) 
(* LC_PROBE960_TYPE = "1" *) (* LC_PROBE960_WIDTH = "1" *) (* LC_PROBE961_IS_DATA = "1'b0" *) 
(* LC_PROBE961_IS_TRIG = "1'b0" *) (* LC_PROBE961_MU_CNT = "1" *) (* LC_PROBE961_PID = "16'b0000001111000001" *) 
(* LC_PROBE961_TYPE = "1" *) (* LC_PROBE961_WIDTH = "1" *) (* LC_PROBE962_IS_DATA = "1'b0" *) 
(* LC_PROBE962_IS_TRIG = "1'b0" *) (* LC_PROBE962_MU_CNT = "1" *) (* LC_PROBE962_PID = "16'b0000001111000010" *) 
(* LC_PROBE962_TYPE = "1" *) (* LC_PROBE962_WIDTH = "1" *) (* LC_PROBE963_IS_DATA = "1'b0" *) 
(* LC_PROBE963_IS_TRIG = "1'b0" *) (* LC_PROBE963_MU_CNT = "1" *) (* LC_PROBE963_PID = "16'b0000001111000011" *) 
(* LC_PROBE963_TYPE = "1" *) (* LC_PROBE963_WIDTH = "1" *) (* LC_PROBE964_IS_DATA = "1'b0" *) 
(* LC_PROBE964_IS_TRIG = "1'b0" *) (* LC_PROBE964_MU_CNT = "1" *) (* LC_PROBE964_PID = "16'b0000001111000100" *) 
(* LC_PROBE964_TYPE = "1" *) (* LC_PROBE964_WIDTH = "1" *) (* LC_PROBE965_IS_DATA = "1'b0" *) 
(* LC_PROBE965_IS_TRIG = "1'b0" *) (* LC_PROBE965_MU_CNT = "1" *) (* LC_PROBE965_PID = "16'b0000001111000101" *) 
(* LC_PROBE965_TYPE = "1" *) (* LC_PROBE965_WIDTH = "1" *) (* LC_PROBE966_IS_DATA = "1'b0" *) 
(* LC_PROBE966_IS_TRIG = "1'b0" *) (* LC_PROBE966_MU_CNT = "1" *) (* LC_PROBE966_PID = "16'b0000001111000110" *) 
(* LC_PROBE966_TYPE = "1" *) (* LC_PROBE966_WIDTH = "1" *) (* LC_PROBE967_IS_DATA = "1'b0" *) 
(* LC_PROBE967_IS_TRIG = "1'b0" *) (* LC_PROBE967_MU_CNT = "1" *) (* LC_PROBE967_PID = "16'b0000001111000111" *) 
(* LC_PROBE967_TYPE = "1" *) (* LC_PROBE967_WIDTH = "1" *) (* LC_PROBE968_IS_DATA = "1'b0" *) 
(* LC_PROBE968_IS_TRIG = "1'b0" *) (* LC_PROBE968_MU_CNT = "1" *) (* LC_PROBE968_PID = "16'b0000001111001000" *) 
(* LC_PROBE968_TYPE = "1" *) (* LC_PROBE968_WIDTH = "1" *) (* LC_PROBE969_IS_DATA = "1'b0" *) 
(* LC_PROBE969_IS_TRIG = "1'b0" *) (* LC_PROBE969_MU_CNT = "1" *) (* LC_PROBE969_PID = "16'b0000001111001001" *) 
(* LC_PROBE969_TYPE = "1" *) (* LC_PROBE969_WIDTH = "1" *) (* LC_PROBE96_IS_DATA = "1'b0" *) 
(* LC_PROBE96_IS_TRIG = "1'b0" *) (* LC_PROBE96_MU_CNT = "1" *) (* LC_PROBE96_PID = "16'b0000000001100000" *) 
(* LC_PROBE96_TYPE = "1" *) (* LC_PROBE96_WIDTH = "1" *) (* LC_PROBE970_IS_DATA = "1'b0" *) 
(* LC_PROBE970_IS_TRIG = "1'b0" *) (* LC_PROBE970_MU_CNT = "1" *) (* LC_PROBE970_PID = "16'b0000001111001010" *) 
(* LC_PROBE970_TYPE = "1" *) (* LC_PROBE970_WIDTH = "1" *) (* LC_PROBE971_IS_DATA = "1'b0" *) 
(* LC_PROBE971_IS_TRIG = "1'b0" *) (* LC_PROBE971_MU_CNT = "1" *) (* LC_PROBE971_PID = "16'b0000001111001011" *) 
(* LC_PROBE971_TYPE = "1" *) (* LC_PROBE971_WIDTH = "1" *) (* LC_PROBE972_IS_DATA = "1'b0" *) 
(* LC_PROBE972_IS_TRIG = "1'b0" *) (* LC_PROBE972_MU_CNT = "1" *) (* LC_PROBE972_PID = "16'b0000001111001100" *) 
(* LC_PROBE972_TYPE = "1" *) (* LC_PROBE972_WIDTH = "1" *) (* LC_PROBE973_IS_DATA = "1'b0" *) 
(* LC_PROBE973_IS_TRIG = "1'b0" *) (* LC_PROBE973_MU_CNT = "1" *) (* LC_PROBE973_PID = "16'b0000001111001101" *) 
(* LC_PROBE973_TYPE = "1" *) (* LC_PROBE973_WIDTH = "1" *) (* LC_PROBE974_IS_DATA = "1'b0" *) 
(* LC_PROBE974_IS_TRIG = "1'b0" *) (* LC_PROBE974_MU_CNT = "1" *) (* LC_PROBE974_PID = "16'b0000001111001110" *) 
(* LC_PROBE974_TYPE = "1" *) (* LC_PROBE974_WIDTH = "1" *) (* LC_PROBE975_IS_DATA = "1'b0" *) 
(* LC_PROBE975_IS_TRIG = "1'b0" *) (* LC_PROBE975_MU_CNT = "1" *) (* LC_PROBE975_PID = "16'b0000001111001111" *) 
(* LC_PROBE975_TYPE = "1" *) (* LC_PROBE975_WIDTH = "1" *) (* LC_PROBE976_IS_DATA = "1'b0" *) 
(* LC_PROBE976_IS_TRIG = "1'b0" *) (* LC_PROBE976_MU_CNT = "1" *) (* LC_PROBE976_PID = "16'b0000001111010000" *) 
(* LC_PROBE976_TYPE = "1" *) (* LC_PROBE976_WIDTH = "1" *) (* LC_PROBE977_IS_DATA = "1'b0" *) 
(* LC_PROBE977_IS_TRIG = "1'b0" *) (* LC_PROBE977_MU_CNT = "1" *) (* LC_PROBE977_PID = "16'b0000001111010001" *) 
(* LC_PROBE977_TYPE = "1" *) (* LC_PROBE977_WIDTH = "1" *) (* LC_PROBE978_IS_DATA = "1'b0" *) 
(* LC_PROBE978_IS_TRIG = "1'b0" *) (* LC_PROBE978_MU_CNT = "1" *) (* LC_PROBE978_PID = "16'b0000001111010010" *) 
(* LC_PROBE978_TYPE = "1" *) (* LC_PROBE978_WIDTH = "1" *) (* LC_PROBE979_IS_DATA = "1'b0" *) 
(* LC_PROBE979_IS_TRIG = "1'b0" *) (* LC_PROBE979_MU_CNT = "1" *) (* LC_PROBE979_PID = "16'b0000001111010011" *) 
(* LC_PROBE979_TYPE = "1" *) (* LC_PROBE979_WIDTH = "1" *) (* LC_PROBE97_IS_DATA = "1'b0" *) 
(* LC_PROBE97_IS_TRIG = "1'b0" *) (* LC_PROBE97_MU_CNT = "1" *) (* LC_PROBE97_PID = "16'b0000000001100001" *) 
(* LC_PROBE97_TYPE = "1" *) (* LC_PROBE97_WIDTH = "1" *) (* LC_PROBE980_IS_DATA = "1'b0" *) 
(* LC_PROBE980_IS_TRIG = "1'b0" *) (* LC_PROBE980_MU_CNT = "1" *) (* LC_PROBE980_PID = "16'b0000001111010100" *) 
(* LC_PROBE980_TYPE = "1" *) (* LC_PROBE980_WIDTH = "1" *) (* LC_PROBE981_IS_DATA = "1'b0" *) 
(* LC_PROBE981_IS_TRIG = "1'b0" *) (* LC_PROBE981_MU_CNT = "1" *) (* LC_PROBE981_PID = "16'b0000001111010101" *) 
(* LC_PROBE981_TYPE = "1" *) (* LC_PROBE981_WIDTH = "1" *) (* LC_PROBE982_IS_DATA = "1'b0" *) 
(* LC_PROBE982_IS_TRIG = "1'b0" *) (* LC_PROBE982_MU_CNT = "1" *) (* LC_PROBE982_PID = "16'b0000001111010110" *) 
(* LC_PROBE982_TYPE = "1" *) (* LC_PROBE982_WIDTH = "1" *) (* LC_PROBE983_IS_DATA = "1'b0" *) 
(* LC_PROBE983_IS_TRIG = "1'b0" *) (* LC_PROBE983_MU_CNT = "1" *) (* LC_PROBE983_PID = "16'b0000001111010111" *) 
(* LC_PROBE983_TYPE = "1" *) (* LC_PROBE983_WIDTH = "1" *) (* LC_PROBE984_IS_DATA = "1'b0" *) 
(* LC_PROBE984_IS_TRIG = "1'b0" *) (* LC_PROBE984_MU_CNT = "1" *) (* LC_PROBE984_PID = "16'b0000001111011000" *) 
(* LC_PROBE984_TYPE = "1" *) (* LC_PROBE984_WIDTH = "1" *) (* LC_PROBE985_IS_DATA = "1'b0" *) 
(* LC_PROBE985_IS_TRIG = "1'b0" *) (* LC_PROBE985_MU_CNT = "1" *) (* LC_PROBE985_PID = "16'b0000001111011001" *) 
(* LC_PROBE985_TYPE = "1" *) (* LC_PROBE985_WIDTH = "1" *) (* LC_PROBE986_IS_DATA = "1'b0" *) 
(* LC_PROBE986_IS_TRIG = "1'b0" *) (* LC_PROBE986_MU_CNT = "1" *) (* LC_PROBE986_PID = "16'b0000001111011010" *) 
(* LC_PROBE986_TYPE = "1" *) (* LC_PROBE986_WIDTH = "1" *) (* LC_PROBE987_IS_DATA = "1'b0" *) 
(* LC_PROBE987_IS_TRIG = "1'b0" *) (* LC_PROBE987_MU_CNT = "1" *) (* LC_PROBE987_PID = "16'b0000001111011011" *) 
(* LC_PROBE987_TYPE = "1" *) (* LC_PROBE987_WIDTH = "1" *) (* LC_PROBE988_IS_DATA = "1'b0" *) 
(* LC_PROBE988_IS_TRIG = "1'b0" *) (* LC_PROBE988_MU_CNT = "1" *) (* LC_PROBE988_PID = "16'b0000001111011100" *) 
(* LC_PROBE988_TYPE = "1" *) (* LC_PROBE988_WIDTH = "1" *) (* LC_PROBE989_IS_DATA = "1'b0" *) 
(* LC_PROBE989_IS_TRIG = "1'b0" *) (* LC_PROBE989_MU_CNT = "1" *) (* LC_PROBE989_PID = "16'b0000001111011101" *) 
(* LC_PROBE989_TYPE = "1" *) (* LC_PROBE989_WIDTH = "1" *) (* LC_PROBE98_IS_DATA = "1'b0" *) 
(* LC_PROBE98_IS_TRIG = "1'b0" *) (* LC_PROBE98_MU_CNT = "1" *) (* LC_PROBE98_PID = "16'b0000000001100010" *) 
(* LC_PROBE98_TYPE = "1" *) (* LC_PROBE98_WIDTH = "1" *) (* LC_PROBE990_IS_DATA = "1'b0" *) 
(* LC_PROBE990_IS_TRIG = "1'b0" *) (* LC_PROBE990_MU_CNT = "1" *) (* LC_PROBE990_PID = "16'b0000001111011110" *) 
(* LC_PROBE990_TYPE = "1" *) (* LC_PROBE990_WIDTH = "1" *) (* LC_PROBE991_IS_DATA = "1'b0" *) 
(* LC_PROBE991_IS_TRIG = "1'b0" *) (* LC_PROBE991_MU_CNT = "1" *) (* LC_PROBE991_PID = "16'b0000001111011111" *) 
(* LC_PROBE991_TYPE = "1" *) (* LC_PROBE991_WIDTH = "1" *) (* LC_PROBE992_IS_DATA = "1'b0" *) 
(* LC_PROBE992_IS_TRIG = "1'b0" *) (* LC_PROBE992_MU_CNT = "1" *) (* LC_PROBE992_PID = "16'b0000001111100000" *) 
(* LC_PROBE992_TYPE = "1" *) (* LC_PROBE992_WIDTH = "1" *) (* LC_PROBE993_IS_DATA = "1'b0" *) 
(* LC_PROBE993_IS_TRIG = "1'b0" *) (* LC_PROBE993_MU_CNT = "1" *) (* LC_PROBE993_PID = "16'b0000001111100001" *) 
(* LC_PROBE993_TYPE = "1" *) (* LC_PROBE993_WIDTH = "1" *) (* LC_PROBE994_IS_DATA = "1'b0" *) 
(* LC_PROBE994_IS_TRIG = "1'b0" *) (* LC_PROBE994_MU_CNT = "1" *) (* LC_PROBE994_PID = "16'b0000001111100010" *) 
(* LC_PROBE994_TYPE = "1" *) (* LC_PROBE994_WIDTH = "1" *) (* LC_PROBE995_IS_DATA = "1'b0" *) 
(* LC_PROBE995_IS_TRIG = "1'b0" *) (* LC_PROBE995_MU_CNT = "1" *) (* LC_PROBE995_PID = "16'b0000001111100011" *) 
(* LC_PROBE995_TYPE = "1" *) (* LC_PROBE995_WIDTH = "1" *) (* LC_PROBE996_IS_DATA = "1'b0" *) 
(* LC_PROBE996_IS_TRIG = "1'b0" *) (* LC_PROBE996_MU_CNT = "1" *) (* LC_PROBE996_PID = "16'b0000001111100100" *) 
(* LC_PROBE996_TYPE = "1" *) (* LC_PROBE996_WIDTH = "1" *) (* LC_PROBE997_IS_DATA = "1'b0" *) 
(* LC_PROBE997_IS_TRIG = "1'b0" *) (* LC_PROBE997_MU_CNT = "1" *) (* LC_PROBE997_PID = "16'b0000001111100101" *) 
(* LC_PROBE997_TYPE = "1" *) (* LC_PROBE997_WIDTH = "1" *) (* LC_PROBE998_IS_DATA = "1'b0" *) 
(* LC_PROBE998_IS_TRIG = "1'b0" *) (* LC_PROBE998_MU_CNT = "1" *) (* LC_PROBE998_PID = "16'b0000001111100110" *) 
(* LC_PROBE998_TYPE = "1" *) (* LC_PROBE998_WIDTH = "1" *) (* LC_PROBE999_IS_DATA = "1'b0" *) 
(* LC_PROBE999_IS_TRIG = "1'b0" *) (* LC_PROBE999_MU_CNT = "1" *) (* LC_PROBE999_PID = "16'b0000001111100111" *) 
(* LC_PROBE999_TYPE = "1" *) (* LC_PROBE999_WIDTH = "1" *) (* LC_PROBE99_IS_DATA = "1'b0" *) 
(* LC_PROBE99_IS_TRIG = "1'b0" *) (* LC_PROBE99_MU_CNT = "1" *) (* LC_PROBE99_PID = "16'b0000000001100011" *) 
(* LC_PROBE99_TYPE = "1" *) (* LC_PROBE99_WIDTH = "1" *) (* LC_PROBE9_IS_DATA = "1'b0" *) 
(* LC_PROBE9_IS_TRIG = "1'b0" *) (* LC_PROBE9_MU_CNT = "1" *) (* LC_PROBE9_PID = "16'b0000000000001001" *) 
(* LC_PROBE9_TYPE = "1" *) (* LC_PROBE9_WIDTH = "1" *) (* LC_PROBES_WIDTH = "2" *) 
(* LC_PROBE_IS_DATA_STRING = "1024'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) (* LC_PROBE_IS_TRIG_STRING = "4096'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) (* LC_PROBE_WIDTH_STRING = "16384'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
(* LC_TIME_TAG_MU_CNT = "2" *) (* LC_TIME_TAG_TYPE = "0" *) (* LC_TIME_TAG_WIDTH = "1" *) 
(* LC_TRIG_WIDTH = "2" *) (* ORIG_REF_NAME = "ila_v6_2_0_ila" *) (* dont_touch = "true" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module dsi_debug_ila_v6_2_0_ila
   (clk,
    clk_nobuf,
    clkdiv_out,
    sl_iport0,
    sl_oport0,
    trig_in,
    trig_in_ack,
    trig_out,
    trig_out_ack,
    probe0,
    probe1,
    probe2,
    probe3,
    probe4,
    probe5,
    probe6,
    probe7,
    probe8,
    probe9,
    probe10,
    probe11,
    probe12,
    probe13,
    probe14,
    probe15,
    probe16,
    probe17,
    probe18,
    probe19,
    probe20,
    probe21,
    probe22,
    probe23,
    probe24,
    probe25,
    probe26,
    probe27,
    probe28,
    probe29,
    probe30,
    probe31,
    probe32,
    probe33,
    probe34,
    probe35,
    probe36,
    probe37,
    probe38,
    probe39,
    probe40,
    probe41,
    probe42,
    probe43,
    probe44,
    probe45,
    probe46,
    probe47,
    probe48,
    probe49,
    probe50,
    probe51,
    probe52,
    probe53,
    probe54,
    probe55,
    probe56,
    probe57,
    probe58,
    probe59,
    probe60,
    probe61,
    probe62,
    probe63,
    probe64,
    probe65,
    probe66,
    probe67,
    probe68,
    probe69,
    probe70,
    probe71,
    probe72,
    probe73,
    probe74,
    probe75,
    probe76,
    probe77,
    probe78,
    probe79,
    probe80,
    probe81,
    probe82,
    probe83,
    probe84,
    probe85,
    probe86,
    probe87,
    probe88,
    probe89,
    probe90,
    probe91,
    probe92,
    probe93,
    probe94,
    probe95,
    probe96,
    probe97,
    probe98,
    probe99,
    probe100,
    probe101,
    probe102,
    probe103,
    probe104,
    probe105,
    probe106,
    probe107,
    probe108,
    probe109,
    probe110,
    probe111,
    probe112,
    probe113,
    probe114,
    probe115,
    probe116,
    probe117,
    probe118,
    probe119,
    probe120,
    probe121,
    probe122,
    probe123,
    probe124,
    probe125,
    probe126,
    probe127,
    probe128,
    probe129,
    probe130,
    probe131,
    probe132,
    probe133,
    probe134,
    probe135,
    probe136,
    probe137,
    probe138,
    probe139,
    probe140,
    probe141,
    probe142,
    probe143,
    probe144,
    probe145,
    probe146,
    probe147,
    probe148,
    probe149,
    probe150,
    probe151,
    probe152,
    probe153,
    probe154,
    probe155,
    probe156,
    probe157,
    probe158,
    probe159,
    probe160,
    probe161,
    probe162,
    probe163,
    probe164,
    probe165,
    probe166,
    probe167,
    probe168,
    probe169,
    probe170,
    probe171,
    probe172,
    probe173,
    probe174,
    probe175,
    probe176,
    probe177,
    probe178,
    probe179,
    probe180,
    probe181,
    probe182,
    probe183,
    probe184,
    probe185,
    probe186,
    probe187,
    probe188,
    probe189,
    probe190,
    probe191,
    probe192,
    probe193,
    probe194,
    probe195,
    probe196,
    probe197,
    probe198,
    probe199,
    probe200,
    probe201,
    probe202,
    probe203,
    probe204,
    probe205,
    probe206,
    probe207,
    probe208,
    probe209,
    probe210,
    probe211,
    probe212,
    probe213,
    probe214,
    probe215,
    probe216,
    probe217,
    probe218,
    probe219,
    probe220,
    probe221,
    probe222,
    probe223,
    probe224,
    probe225,
    probe226,
    probe227,
    probe228,
    probe229,
    probe230,
    probe231,
    probe232,
    probe233,
    probe234,
    probe235,
    probe236,
    probe237,
    probe238,
    probe239,
    probe240,
    probe241,
    probe242,
    probe243,
    probe244,
    probe245,
    probe246,
    probe247,
    probe248,
    probe249,
    probe250,
    probe251,
    probe252,
    probe253,
    probe254,
    probe255,
    probe256,
    probe257,
    probe258,
    probe259,
    probe260,
    probe261,
    probe262,
    probe263,
    probe264,
    probe265,
    probe266,
    probe267,
    probe268,
    probe269,
    probe270,
    probe271,
    probe272,
    probe273,
    probe274,
    probe275,
    probe276,
    probe277,
    probe278,
    probe279,
    probe280,
    probe281,
    probe282,
    probe283,
    probe284,
    probe285,
    probe286,
    probe287,
    probe288,
    probe289,
    probe290,
    probe291,
    probe292,
    probe293,
    probe294,
    probe295,
    probe296,
    probe297,
    probe298,
    probe299,
    probe300,
    probe301,
    probe302,
    probe303,
    probe304,
    probe305,
    probe306,
    probe307,
    probe308,
    probe309,
    probe310,
    probe311,
    probe312,
    probe313,
    probe314,
    probe315,
    probe316,
    probe317,
    probe318,
    probe319,
    probe320,
    probe321,
    probe322,
    probe323,
    probe324,
    probe325,
    probe326,
    probe327,
    probe328,
    probe329,
    probe330,
    probe331,
    probe332,
    probe333,
    probe334,
    probe335,
    probe336,
    probe337,
    probe338,
    probe339,
    probe340,
    probe341,
    probe342,
    probe343,
    probe344,
    probe345,
    probe346,
    probe347,
    probe348,
    probe349,
    probe350,
    probe351,
    probe352,
    probe353,
    probe354,
    probe355,
    probe356,
    probe357,
    probe358,
    probe359,
    probe360,
    probe361,
    probe362,
    probe363,
    probe364,
    probe365,
    probe366,
    probe367,
    probe368,
    probe369,
    probe370,
    probe371,
    probe372,
    probe373,
    probe374,
    probe375,
    probe376,
    probe377,
    probe378,
    probe379,
    probe380,
    probe381,
    probe382,
    probe383,
    probe384,
    probe385,
    probe386,
    probe387,
    probe388,
    probe389,
    probe390,
    probe391,
    probe392,
    probe393,
    probe394,
    probe395,
    probe396,
    probe397,
    probe398,
    probe399,
    probe400,
    probe401,
    probe402,
    probe403,
    probe404,
    probe405,
    probe406,
    probe407,
    probe408,
    probe409,
    probe410,
    probe411,
    probe412,
    probe413,
    probe414,
    probe415,
    probe416,
    probe417,
    probe418,
    probe419,
    probe420,
    probe421,
    probe422,
    probe423,
    probe424,
    probe425,
    probe426,
    probe427,
    probe428,
    probe429,
    probe430,
    probe431,
    probe432,
    probe433,
    probe434,
    probe435,
    probe436,
    probe437,
    probe438,
    probe439,
    probe440,
    probe441,
    probe442,
    probe443,
    probe444,
    probe445,
    probe446,
    probe447,
    probe448,
    probe449,
    probe450,
    probe451,
    probe452,
    probe453,
    probe454,
    probe455,
    probe456,
    probe457,
    probe458,
    probe459,
    probe460,
    probe461,
    probe462,
    probe463,
    probe464,
    probe465,
    probe466,
    probe467,
    probe468,
    probe469,
    probe470,
    probe471,
    probe472,
    probe473,
    probe474,
    probe475,
    probe476,
    probe477,
    probe478,
    probe479,
    probe480,
    probe481,
    probe482,
    probe483,
    probe484,
    probe485,
    probe486,
    probe487,
    probe488,
    probe489,
    probe490,
    probe491,
    probe492,
    probe493,
    probe494,
    probe495,
    probe496,
    probe497,
    probe498,
    probe499,
    probe500,
    probe501,
    probe502,
    probe503,
    probe504,
    probe505,
    probe506,
    probe507,
    probe508,
    probe509,
    probe510,
    probe511,
    probe512,
    probe513,
    probe514,
    probe515,
    probe516,
    probe517,
    probe518,
    probe519,
    probe520,
    probe521,
    probe522,
    probe523,
    probe524,
    probe525,
    probe526,
    probe527,
    probe528,
    probe529,
    probe530,
    probe531,
    probe532,
    probe533,
    probe534,
    probe535,
    probe536,
    probe537,
    probe538,
    probe539,
    probe540,
    probe541,
    probe542,
    probe543,
    probe544,
    probe545,
    probe546,
    probe547,
    probe548,
    probe549,
    probe550,
    probe551,
    probe552,
    probe553,
    probe554,
    probe555,
    probe556,
    probe557,
    probe558,
    probe559,
    probe560,
    probe561,
    probe562,
    probe563,
    probe564,
    probe565,
    probe566,
    probe567,
    probe568,
    probe569,
    probe570,
    probe571,
    probe572,
    probe573,
    probe574,
    probe575,
    probe576,
    probe577,
    probe578,
    probe579,
    probe580,
    probe581,
    probe582,
    probe583,
    probe584,
    probe585,
    probe586,
    probe587,
    probe588,
    probe589,
    probe590,
    probe591,
    probe592,
    probe593,
    probe594,
    probe595,
    probe596,
    probe597,
    probe598,
    probe599,
    probe600,
    probe601,
    probe602,
    probe603,
    probe604,
    probe605,
    probe606,
    probe607,
    probe608,
    probe609,
    probe610,
    probe611,
    probe612,
    probe613,
    probe614,
    probe615,
    probe616,
    probe617,
    probe618,
    probe619,
    probe620,
    probe621,
    probe622,
    probe623,
    probe624,
    probe625,
    probe626,
    probe627,
    probe628,
    probe629,
    probe630,
    probe631,
    probe632,
    probe633,
    probe634,
    probe635,
    probe636,
    probe637,
    probe638,
    probe639,
    probe640,
    probe641,
    probe642,
    probe643,
    probe644,
    probe645,
    probe646,
    probe647,
    probe648,
    probe649,
    probe650,
    probe651,
    probe652,
    probe653,
    probe654,
    probe655,
    probe656,
    probe657,
    probe658,
    probe659,
    probe660,
    probe661,
    probe662,
    probe663,
    probe664,
    probe665,
    probe666,
    probe667,
    probe668,
    probe669,
    probe670,
    probe671,
    probe672,
    probe673,
    probe674,
    probe675,
    probe676,
    probe677,
    probe678,
    probe679,
    probe680,
    probe681,
    probe682,
    probe683,
    probe684,
    probe685,
    probe686,
    probe687,
    probe688,
    probe689,
    probe690,
    probe691,
    probe692,
    probe693,
    probe694,
    probe695,
    probe696,
    probe697,
    probe698,
    probe699,
    probe700,
    probe701,
    probe702,
    probe703,
    probe704,
    probe705,
    probe706,
    probe707,
    probe708,
    probe709,
    probe710,
    probe711,
    probe712,
    probe713,
    probe714,
    probe715,
    probe716,
    probe717,
    probe718,
    probe719,
    probe720,
    probe721,
    probe722,
    probe723,
    probe724,
    probe725,
    probe726,
    probe727,
    probe728,
    probe729,
    probe730,
    probe731,
    probe732,
    probe733,
    probe734,
    probe735,
    probe736,
    probe737,
    probe738,
    probe739,
    probe740,
    probe741,
    probe742,
    probe743,
    probe744,
    probe745,
    probe746,
    probe747,
    probe748,
    probe749,
    probe750,
    probe751,
    probe752,
    probe753,
    probe754,
    probe755,
    probe756,
    probe757,
    probe758,
    probe759,
    probe760,
    probe761,
    probe762,
    probe763,
    probe764,
    probe765,
    probe766,
    probe767,
    probe768,
    probe769,
    probe770,
    probe771,
    probe772,
    probe773,
    probe774,
    probe775,
    probe776,
    probe777,
    probe778,
    probe779,
    probe780,
    probe781,
    probe782,
    probe783,
    probe784,
    probe785,
    probe786,
    probe787,
    probe788,
    probe789,
    probe790,
    probe791,
    probe792,
    probe793,
    probe794,
    probe795,
    probe796,
    probe797,
    probe798,
    probe799,
    probe800,
    probe801,
    probe802,
    probe803,
    probe804,
    probe805,
    probe806,
    probe807,
    probe808,
    probe809,
    probe810,
    probe811,
    probe812,
    probe813,
    probe814,
    probe815,
    probe816,
    probe817,
    probe818,
    probe819,
    probe820,
    probe821,
    probe822,
    probe823,
    probe824,
    probe825,
    probe826,
    probe827,
    probe828,
    probe829,
    probe830,
    probe831,
    probe832,
    probe833,
    probe834,
    probe835,
    probe836,
    probe837,
    probe838,
    probe839,
    probe840,
    probe841,
    probe842,
    probe843,
    probe844,
    probe845,
    probe846,
    probe847,
    probe848,
    probe849,
    probe850,
    probe851,
    probe852,
    probe853,
    probe854,
    probe855,
    probe856,
    probe857,
    probe858,
    probe859,
    probe860,
    probe861,
    probe862,
    probe863,
    probe864,
    probe865,
    probe866,
    probe867,
    probe868,
    probe869,
    probe870,
    probe871,
    probe872,
    probe873,
    probe874,
    probe875,
    probe876,
    probe877,
    probe878,
    probe879,
    probe880,
    probe881,
    probe882,
    probe883,
    probe884,
    probe885,
    probe886,
    probe887,
    probe888,
    probe889,
    probe890,
    probe891,
    probe892,
    probe893,
    probe894,
    probe895,
    probe896,
    probe897,
    probe898,
    probe899,
    probe900,
    probe901,
    probe902,
    probe903,
    probe904,
    probe905,
    probe906,
    probe907,
    probe908,
    probe909,
    probe910,
    probe911,
    probe912,
    probe913,
    probe914,
    probe915,
    probe916,
    probe917,
    probe918,
    probe919,
    probe920,
    probe921,
    probe922,
    probe923,
    probe924,
    probe925,
    probe926,
    probe927,
    probe928,
    probe929,
    probe930,
    probe931,
    probe932,
    probe933,
    probe934,
    probe935,
    probe936,
    probe937,
    probe938,
    probe939,
    probe940,
    probe941,
    probe942,
    probe943,
    probe944,
    probe945,
    probe946,
    probe947,
    probe948,
    probe949,
    probe950,
    probe951,
    probe952,
    probe953,
    probe954,
    probe955,
    probe956,
    probe957,
    probe958,
    probe959,
    probe960,
    probe961,
    probe962,
    probe963,
    probe964,
    probe965,
    probe966,
    probe967,
    probe968,
    probe969,
    probe970,
    probe971,
    probe972,
    probe973,
    probe974,
    probe975,
    probe976,
    probe977,
    probe978,
    probe979,
    probe980,
    probe981,
    probe982,
    probe983,
    probe984,
    probe985,
    probe986,
    probe987,
    probe988,
    probe989,
    probe990,
    probe991,
    probe992,
    probe993,
    probe994,
    probe995,
    probe996,
    probe997,
    probe998,
    probe999,
    probe1000,
    probe1001,
    probe1002,
    probe1003,
    probe1004,
    probe1005,
    probe1006,
    probe1007,
    probe1008,
    probe1009,
    probe1010,
    probe1011,
    probe1012,
    probe1013,
    probe1014,
    probe1015,
    probe1016,
    probe1017,
    probe1018,
    probe1019,
    probe1020,
    probe1021,
    probe1022,
    probe1023);
  input clk;
  input clk_nobuf;
  output clkdiv_out;
  (* dont_touch = "true" *) input [36:0]sl_iport0;
  (* dont_touch = "true" *) output [16:0]sl_oport0;
  input trig_in;
  output trig_in_ack;
  output trig_out;
  input trig_out_ack;
  input [1:0]probe0;
  input [0:0]probe1;
  input [0:0]probe2;
  input [0:0]probe3;
  input [0:0]probe4;
  input [0:0]probe5;
  input [0:0]probe6;
  input [0:0]probe7;
  input [0:0]probe8;
  input [0:0]probe9;
  input [0:0]probe10;
  input [0:0]probe11;
  input [0:0]probe12;
  input [0:0]probe13;
  input [0:0]probe14;
  input [0:0]probe15;
  input [0:0]probe16;
  input [0:0]probe17;
  input [0:0]probe18;
  input [0:0]probe19;
  input [0:0]probe20;
  input [0:0]probe21;
  input [0:0]probe22;
  input [0:0]probe23;
  input [0:0]probe24;
  input [0:0]probe25;
  input [0:0]probe26;
  input [0:0]probe27;
  input [0:0]probe28;
  input [0:0]probe29;
  input [0:0]probe30;
  input [0:0]probe31;
  input [0:0]probe32;
  input [0:0]probe33;
  input [0:0]probe34;
  input [0:0]probe35;
  input [0:0]probe36;
  input [0:0]probe37;
  input [0:0]probe38;
  input [0:0]probe39;
  input [0:0]probe40;
  input [0:0]probe41;
  input [0:0]probe42;
  input [0:0]probe43;
  input [0:0]probe44;
  input [0:0]probe45;
  input [0:0]probe46;
  input [0:0]probe47;
  input [0:0]probe48;
  input [0:0]probe49;
  input [0:0]probe50;
  input [0:0]probe51;
  input [0:0]probe52;
  input [0:0]probe53;
  input [0:0]probe54;
  input [0:0]probe55;
  input [0:0]probe56;
  input [0:0]probe57;
  input [0:0]probe58;
  input [0:0]probe59;
  input [0:0]probe60;
  input [0:0]probe61;
  input [0:0]probe62;
  input [0:0]probe63;
  input [0:0]probe64;
  input [0:0]probe65;
  input [0:0]probe66;
  input [0:0]probe67;
  input [0:0]probe68;
  input [0:0]probe69;
  input [0:0]probe70;
  input [0:0]probe71;
  input [0:0]probe72;
  input [0:0]probe73;
  input [0:0]probe74;
  input [0:0]probe75;
  input [0:0]probe76;
  input [0:0]probe77;
  input [0:0]probe78;
  input [0:0]probe79;
  input [0:0]probe80;
  input [0:0]probe81;
  input [0:0]probe82;
  input [0:0]probe83;
  input [0:0]probe84;
  input [0:0]probe85;
  input [0:0]probe86;
  input [0:0]probe87;
  input [0:0]probe88;
  input [0:0]probe89;
  input [0:0]probe90;
  input [0:0]probe91;
  input [0:0]probe92;
  input [0:0]probe93;
  input [0:0]probe94;
  input [0:0]probe95;
  input [0:0]probe96;
  input [0:0]probe97;
  input [0:0]probe98;
  input [0:0]probe99;
  input [0:0]probe100;
  input [0:0]probe101;
  input [0:0]probe102;
  input [0:0]probe103;
  input [0:0]probe104;
  input [0:0]probe105;
  input [0:0]probe106;
  input [0:0]probe107;
  input [0:0]probe108;
  input [0:0]probe109;
  input [0:0]probe110;
  input [0:0]probe111;
  input [0:0]probe112;
  input [0:0]probe113;
  input [0:0]probe114;
  input [0:0]probe115;
  input [0:0]probe116;
  input [0:0]probe117;
  input [0:0]probe118;
  input [0:0]probe119;
  input [0:0]probe120;
  input [0:0]probe121;
  input [0:0]probe122;
  input [0:0]probe123;
  input [0:0]probe124;
  input [0:0]probe125;
  input [0:0]probe126;
  input [0:0]probe127;
  input [0:0]probe128;
  input [0:0]probe129;
  input [0:0]probe130;
  input [0:0]probe131;
  input [0:0]probe132;
  input [0:0]probe133;
  input [0:0]probe134;
  input [0:0]probe135;
  input [0:0]probe136;
  input [0:0]probe137;
  input [0:0]probe138;
  input [0:0]probe139;
  input [0:0]probe140;
  input [0:0]probe141;
  input [0:0]probe142;
  input [0:0]probe143;
  input [0:0]probe144;
  input [0:0]probe145;
  input [0:0]probe146;
  input [0:0]probe147;
  input [0:0]probe148;
  input [0:0]probe149;
  input [0:0]probe150;
  input [0:0]probe151;
  input [0:0]probe152;
  input [0:0]probe153;
  input [0:0]probe154;
  input [0:0]probe155;
  input [0:0]probe156;
  input [0:0]probe157;
  input [0:0]probe158;
  input [0:0]probe159;
  input [0:0]probe160;
  input [0:0]probe161;
  input [0:0]probe162;
  input [0:0]probe163;
  input [0:0]probe164;
  input [0:0]probe165;
  input [0:0]probe166;
  input [0:0]probe167;
  input [0:0]probe168;
  input [0:0]probe169;
  input [0:0]probe170;
  input [0:0]probe171;
  input [0:0]probe172;
  input [0:0]probe173;
  input [0:0]probe174;
  input [0:0]probe175;
  input [0:0]probe176;
  input [0:0]probe177;
  input [0:0]probe178;
  input [0:0]probe179;
  input [0:0]probe180;
  input [0:0]probe181;
  input [0:0]probe182;
  input [0:0]probe183;
  input [0:0]probe184;
  input [0:0]probe185;
  input [0:0]probe186;
  input [0:0]probe187;
  input [0:0]probe188;
  input [0:0]probe189;
  input [0:0]probe190;
  input [0:0]probe191;
  input [0:0]probe192;
  input [0:0]probe193;
  input [0:0]probe194;
  input [0:0]probe195;
  input [0:0]probe196;
  input [0:0]probe197;
  input [0:0]probe198;
  input [0:0]probe199;
  input [0:0]probe200;
  input [0:0]probe201;
  input [0:0]probe202;
  input [0:0]probe203;
  input [0:0]probe204;
  input [0:0]probe205;
  input [0:0]probe206;
  input [0:0]probe207;
  input [0:0]probe208;
  input [0:0]probe209;
  input [0:0]probe210;
  input [0:0]probe211;
  input [0:0]probe212;
  input [0:0]probe213;
  input [0:0]probe214;
  input [0:0]probe215;
  input [0:0]probe216;
  input [0:0]probe217;
  input [0:0]probe218;
  input [0:0]probe219;
  input [0:0]probe220;
  input [0:0]probe221;
  input [0:0]probe222;
  input [0:0]probe223;
  input [0:0]probe224;
  input [0:0]probe225;
  input [0:0]probe226;
  input [0:0]probe227;
  input [0:0]probe228;
  input [0:0]probe229;
  input [0:0]probe230;
  input [0:0]probe231;
  input [0:0]probe232;
  input [0:0]probe233;
  input [0:0]probe234;
  input [0:0]probe235;
  input [0:0]probe236;
  input [0:0]probe237;
  input [0:0]probe238;
  input [0:0]probe239;
  input [0:0]probe240;
  input [0:0]probe241;
  input [0:0]probe242;
  input [0:0]probe243;
  input [0:0]probe244;
  input [0:0]probe245;
  input [0:0]probe246;
  input [0:0]probe247;
  input [0:0]probe248;
  input [0:0]probe249;
  input [0:0]probe250;
  input [0:0]probe251;
  input [0:0]probe252;
  input [0:0]probe253;
  input [0:0]probe254;
  input [0:0]probe255;
  input [0:0]probe256;
  input [0:0]probe257;
  input [0:0]probe258;
  input [0:0]probe259;
  input [0:0]probe260;
  input [0:0]probe261;
  input [0:0]probe262;
  input [0:0]probe263;
  input [0:0]probe264;
  input [0:0]probe265;
  input [0:0]probe266;
  input [0:0]probe267;
  input [0:0]probe268;
  input [0:0]probe269;
  input [0:0]probe270;
  input [0:0]probe271;
  input [0:0]probe272;
  input [0:0]probe273;
  input [0:0]probe274;
  input [0:0]probe275;
  input [0:0]probe276;
  input [0:0]probe277;
  input [0:0]probe278;
  input [0:0]probe279;
  input [0:0]probe280;
  input [0:0]probe281;
  input [0:0]probe282;
  input [0:0]probe283;
  input [0:0]probe284;
  input [0:0]probe285;
  input [0:0]probe286;
  input [0:0]probe287;
  input [0:0]probe288;
  input [0:0]probe289;
  input [0:0]probe290;
  input [0:0]probe291;
  input [0:0]probe292;
  input [0:0]probe293;
  input [0:0]probe294;
  input [0:0]probe295;
  input [0:0]probe296;
  input [0:0]probe297;
  input [0:0]probe298;
  input [0:0]probe299;
  input [0:0]probe300;
  input [0:0]probe301;
  input [0:0]probe302;
  input [0:0]probe303;
  input [0:0]probe304;
  input [0:0]probe305;
  input [0:0]probe306;
  input [0:0]probe307;
  input [0:0]probe308;
  input [0:0]probe309;
  input [0:0]probe310;
  input [0:0]probe311;
  input [0:0]probe312;
  input [0:0]probe313;
  input [0:0]probe314;
  input [0:0]probe315;
  input [0:0]probe316;
  input [0:0]probe317;
  input [0:0]probe318;
  input [0:0]probe319;
  input [0:0]probe320;
  input [0:0]probe321;
  input [0:0]probe322;
  input [0:0]probe323;
  input [0:0]probe324;
  input [0:0]probe325;
  input [0:0]probe326;
  input [0:0]probe327;
  input [0:0]probe328;
  input [0:0]probe329;
  input [0:0]probe330;
  input [0:0]probe331;
  input [0:0]probe332;
  input [0:0]probe333;
  input [0:0]probe334;
  input [0:0]probe335;
  input [0:0]probe336;
  input [0:0]probe337;
  input [0:0]probe338;
  input [0:0]probe339;
  input [0:0]probe340;
  input [0:0]probe341;
  input [0:0]probe342;
  input [0:0]probe343;
  input [0:0]probe344;
  input [0:0]probe345;
  input [0:0]probe346;
  input [0:0]probe347;
  input [0:0]probe348;
  input [0:0]probe349;
  input [0:0]probe350;
  input [0:0]probe351;
  input [0:0]probe352;
  input [0:0]probe353;
  input [0:0]probe354;
  input [0:0]probe355;
  input [0:0]probe356;
  input [0:0]probe357;
  input [0:0]probe358;
  input [0:0]probe359;
  input [0:0]probe360;
  input [0:0]probe361;
  input [0:0]probe362;
  input [0:0]probe363;
  input [0:0]probe364;
  input [0:0]probe365;
  input [0:0]probe366;
  input [0:0]probe367;
  input [0:0]probe368;
  input [0:0]probe369;
  input [0:0]probe370;
  input [0:0]probe371;
  input [0:0]probe372;
  input [0:0]probe373;
  input [0:0]probe374;
  input [0:0]probe375;
  input [0:0]probe376;
  input [0:0]probe377;
  input [0:0]probe378;
  input [0:0]probe379;
  input [0:0]probe380;
  input [0:0]probe381;
  input [0:0]probe382;
  input [0:0]probe383;
  input [0:0]probe384;
  input [0:0]probe385;
  input [0:0]probe386;
  input [0:0]probe387;
  input [0:0]probe388;
  input [0:0]probe389;
  input [0:0]probe390;
  input [0:0]probe391;
  input [0:0]probe392;
  input [0:0]probe393;
  input [0:0]probe394;
  input [0:0]probe395;
  input [0:0]probe396;
  input [0:0]probe397;
  input [0:0]probe398;
  input [0:0]probe399;
  input [0:0]probe400;
  input [0:0]probe401;
  input [0:0]probe402;
  input [0:0]probe403;
  input [0:0]probe404;
  input [0:0]probe405;
  input [0:0]probe406;
  input [0:0]probe407;
  input [0:0]probe408;
  input [0:0]probe409;
  input [0:0]probe410;
  input [0:0]probe411;
  input [0:0]probe412;
  input [0:0]probe413;
  input [0:0]probe414;
  input [0:0]probe415;
  input [0:0]probe416;
  input [0:0]probe417;
  input [0:0]probe418;
  input [0:0]probe419;
  input [0:0]probe420;
  input [0:0]probe421;
  input [0:0]probe422;
  input [0:0]probe423;
  input [0:0]probe424;
  input [0:0]probe425;
  input [0:0]probe426;
  input [0:0]probe427;
  input [0:0]probe428;
  input [0:0]probe429;
  input [0:0]probe430;
  input [0:0]probe431;
  input [0:0]probe432;
  input [0:0]probe433;
  input [0:0]probe434;
  input [0:0]probe435;
  input [0:0]probe436;
  input [0:0]probe437;
  input [0:0]probe438;
  input [0:0]probe439;
  input [0:0]probe440;
  input [0:0]probe441;
  input [0:0]probe442;
  input [0:0]probe443;
  input [0:0]probe444;
  input [0:0]probe445;
  input [0:0]probe446;
  input [0:0]probe447;
  input [0:0]probe448;
  input [0:0]probe449;
  input [0:0]probe450;
  input [0:0]probe451;
  input [0:0]probe452;
  input [0:0]probe453;
  input [0:0]probe454;
  input [0:0]probe455;
  input [0:0]probe456;
  input [0:0]probe457;
  input [0:0]probe458;
  input [0:0]probe459;
  input [0:0]probe460;
  input [0:0]probe461;
  input [0:0]probe462;
  input [0:0]probe463;
  input [0:0]probe464;
  input [0:0]probe465;
  input [0:0]probe466;
  input [0:0]probe467;
  input [0:0]probe468;
  input [0:0]probe469;
  input [0:0]probe470;
  input [0:0]probe471;
  input [0:0]probe472;
  input [0:0]probe473;
  input [0:0]probe474;
  input [0:0]probe475;
  input [0:0]probe476;
  input [0:0]probe477;
  input [0:0]probe478;
  input [0:0]probe479;
  input [0:0]probe480;
  input [0:0]probe481;
  input [0:0]probe482;
  input [0:0]probe483;
  input [0:0]probe484;
  input [0:0]probe485;
  input [0:0]probe486;
  input [0:0]probe487;
  input [0:0]probe488;
  input [0:0]probe489;
  input [0:0]probe490;
  input [0:0]probe491;
  input [0:0]probe492;
  input [0:0]probe493;
  input [0:0]probe494;
  input [0:0]probe495;
  input [0:0]probe496;
  input [0:0]probe497;
  input [0:0]probe498;
  input [0:0]probe499;
  input [0:0]probe500;
  input [0:0]probe501;
  input [0:0]probe502;
  input [0:0]probe503;
  input [0:0]probe504;
  input [0:0]probe505;
  input [0:0]probe506;
  input [0:0]probe507;
  input [0:0]probe508;
  input [0:0]probe509;
  input [0:0]probe510;
  input [0:0]probe511;
  input [0:0]probe512;
  input [0:0]probe513;
  input [0:0]probe514;
  input [0:0]probe515;
  input [0:0]probe516;
  input [0:0]probe517;
  input [0:0]probe518;
  input [0:0]probe519;
  input [0:0]probe520;
  input [0:0]probe521;
  input [0:0]probe522;
  input [0:0]probe523;
  input [0:0]probe524;
  input [0:0]probe525;
  input [0:0]probe526;
  input [0:0]probe527;
  input [0:0]probe528;
  input [0:0]probe529;
  input [0:0]probe530;
  input [0:0]probe531;
  input [0:0]probe532;
  input [0:0]probe533;
  input [0:0]probe534;
  input [0:0]probe535;
  input [0:0]probe536;
  input [0:0]probe537;
  input [0:0]probe538;
  input [0:0]probe539;
  input [0:0]probe540;
  input [0:0]probe541;
  input [0:0]probe542;
  input [0:0]probe543;
  input [0:0]probe544;
  input [0:0]probe545;
  input [0:0]probe546;
  input [0:0]probe547;
  input [0:0]probe548;
  input [0:0]probe549;
  input [0:0]probe550;
  input [0:0]probe551;
  input [0:0]probe552;
  input [0:0]probe553;
  input [0:0]probe554;
  input [0:0]probe555;
  input [0:0]probe556;
  input [0:0]probe557;
  input [0:0]probe558;
  input [0:0]probe559;
  input [0:0]probe560;
  input [0:0]probe561;
  input [0:0]probe562;
  input [0:0]probe563;
  input [0:0]probe564;
  input [0:0]probe565;
  input [0:0]probe566;
  input [0:0]probe567;
  input [0:0]probe568;
  input [0:0]probe569;
  input [0:0]probe570;
  input [0:0]probe571;
  input [0:0]probe572;
  input [0:0]probe573;
  input [0:0]probe574;
  input [0:0]probe575;
  input [0:0]probe576;
  input [0:0]probe577;
  input [0:0]probe578;
  input [0:0]probe579;
  input [0:0]probe580;
  input [0:0]probe581;
  input [0:0]probe582;
  input [0:0]probe583;
  input [0:0]probe584;
  input [0:0]probe585;
  input [0:0]probe586;
  input [0:0]probe587;
  input [0:0]probe588;
  input [0:0]probe589;
  input [0:0]probe590;
  input [0:0]probe591;
  input [0:0]probe592;
  input [0:0]probe593;
  input [0:0]probe594;
  input [0:0]probe595;
  input [0:0]probe596;
  input [0:0]probe597;
  input [0:0]probe598;
  input [0:0]probe599;
  input [0:0]probe600;
  input [0:0]probe601;
  input [0:0]probe602;
  input [0:0]probe603;
  input [0:0]probe604;
  input [0:0]probe605;
  input [0:0]probe606;
  input [0:0]probe607;
  input [0:0]probe608;
  input [0:0]probe609;
  input [0:0]probe610;
  input [0:0]probe611;
  input [0:0]probe612;
  input [0:0]probe613;
  input [0:0]probe614;
  input [0:0]probe615;
  input [0:0]probe616;
  input [0:0]probe617;
  input [0:0]probe618;
  input [0:0]probe619;
  input [0:0]probe620;
  input [0:0]probe621;
  input [0:0]probe622;
  input [0:0]probe623;
  input [0:0]probe624;
  input [0:0]probe625;
  input [0:0]probe626;
  input [0:0]probe627;
  input [0:0]probe628;
  input [0:0]probe629;
  input [0:0]probe630;
  input [0:0]probe631;
  input [0:0]probe632;
  input [0:0]probe633;
  input [0:0]probe634;
  input [0:0]probe635;
  input [0:0]probe636;
  input [0:0]probe637;
  input [0:0]probe638;
  input [0:0]probe639;
  input [0:0]probe640;
  input [0:0]probe641;
  input [0:0]probe642;
  input [0:0]probe643;
  input [0:0]probe644;
  input [0:0]probe645;
  input [0:0]probe646;
  input [0:0]probe647;
  input [0:0]probe648;
  input [0:0]probe649;
  input [0:0]probe650;
  input [0:0]probe651;
  input [0:0]probe652;
  input [0:0]probe653;
  input [0:0]probe654;
  input [0:0]probe655;
  input [0:0]probe656;
  input [0:0]probe657;
  input [0:0]probe658;
  input [0:0]probe659;
  input [0:0]probe660;
  input [0:0]probe661;
  input [0:0]probe662;
  input [0:0]probe663;
  input [0:0]probe664;
  input [0:0]probe665;
  input [0:0]probe666;
  input [0:0]probe667;
  input [0:0]probe668;
  input [0:0]probe669;
  input [0:0]probe670;
  input [0:0]probe671;
  input [0:0]probe672;
  input [0:0]probe673;
  input [0:0]probe674;
  input [0:0]probe675;
  input [0:0]probe676;
  input [0:0]probe677;
  input [0:0]probe678;
  input [0:0]probe679;
  input [0:0]probe680;
  input [0:0]probe681;
  input [0:0]probe682;
  input [0:0]probe683;
  input [0:0]probe684;
  input [0:0]probe685;
  input [0:0]probe686;
  input [0:0]probe687;
  input [0:0]probe688;
  input [0:0]probe689;
  input [0:0]probe690;
  input [0:0]probe691;
  input [0:0]probe692;
  input [0:0]probe693;
  input [0:0]probe694;
  input [0:0]probe695;
  input [0:0]probe696;
  input [0:0]probe697;
  input [0:0]probe698;
  input [0:0]probe699;
  input [0:0]probe700;
  input [0:0]probe701;
  input [0:0]probe702;
  input [0:0]probe703;
  input [0:0]probe704;
  input [0:0]probe705;
  input [0:0]probe706;
  input [0:0]probe707;
  input [0:0]probe708;
  input [0:0]probe709;
  input [0:0]probe710;
  input [0:0]probe711;
  input [0:0]probe712;
  input [0:0]probe713;
  input [0:0]probe714;
  input [0:0]probe715;
  input [0:0]probe716;
  input [0:0]probe717;
  input [0:0]probe718;
  input [0:0]probe719;
  input [0:0]probe720;
  input [0:0]probe721;
  input [0:0]probe722;
  input [0:0]probe723;
  input [0:0]probe724;
  input [0:0]probe725;
  input [0:0]probe726;
  input [0:0]probe727;
  input [0:0]probe728;
  input [0:0]probe729;
  input [0:0]probe730;
  input [0:0]probe731;
  input [0:0]probe732;
  input [0:0]probe733;
  input [0:0]probe734;
  input [0:0]probe735;
  input [0:0]probe736;
  input [0:0]probe737;
  input [0:0]probe738;
  input [0:0]probe739;
  input [0:0]probe740;
  input [0:0]probe741;
  input [0:0]probe742;
  input [0:0]probe743;
  input [0:0]probe744;
  input [0:0]probe745;
  input [0:0]probe746;
  input [0:0]probe747;
  input [0:0]probe748;
  input [0:0]probe749;
  input [0:0]probe750;
  input [0:0]probe751;
  input [0:0]probe752;
  input [0:0]probe753;
  input [0:0]probe754;
  input [0:0]probe755;
  input [0:0]probe756;
  input [0:0]probe757;
  input [0:0]probe758;
  input [0:0]probe759;
  input [0:0]probe760;
  input [0:0]probe761;
  input [0:0]probe762;
  input [0:0]probe763;
  input [0:0]probe764;
  input [0:0]probe765;
  input [0:0]probe766;
  input [0:0]probe767;
  input [0:0]probe768;
  input [0:0]probe769;
  input [0:0]probe770;
  input [0:0]probe771;
  input [0:0]probe772;
  input [0:0]probe773;
  input [0:0]probe774;
  input [0:0]probe775;
  input [0:0]probe776;
  input [0:0]probe777;
  input [0:0]probe778;
  input [0:0]probe779;
  input [0:0]probe780;
  input [0:0]probe781;
  input [0:0]probe782;
  input [0:0]probe783;
  input [0:0]probe784;
  input [0:0]probe785;
  input [0:0]probe786;
  input [0:0]probe787;
  input [0:0]probe788;
  input [0:0]probe789;
  input [0:0]probe790;
  input [0:0]probe791;
  input [0:0]probe792;
  input [0:0]probe793;
  input [0:0]probe794;
  input [0:0]probe795;
  input [0:0]probe796;
  input [0:0]probe797;
  input [0:0]probe798;
  input [0:0]probe799;
  input [0:0]probe800;
  input [0:0]probe801;
  input [0:0]probe802;
  input [0:0]probe803;
  input [0:0]probe804;
  input [0:0]probe805;
  input [0:0]probe806;
  input [0:0]probe807;
  input [0:0]probe808;
  input [0:0]probe809;
  input [0:0]probe810;
  input [0:0]probe811;
  input [0:0]probe812;
  input [0:0]probe813;
  input [0:0]probe814;
  input [0:0]probe815;
  input [0:0]probe816;
  input [0:0]probe817;
  input [0:0]probe818;
  input [0:0]probe819;
  input [0:0]probe820;
  input [0:0]probe821;
  input [0:0]probe822;
  input [0:0]probe823;
  input [0:0]probe824;
  input [0:0]probe825;
  input [0:0]probe826;
  input [0:0]probe827;
  input [0:0]probe828;
  input [0:0]probe829;
  input [0:0]probe830;
  input [0:0]probe831;
  input [0:0]probe832;
  input [0:0]probe833;
  input [0:0]probe834;
  input [0:0]probe835;
  input [0:0]probe836;
  input [0:0]probe837;
  input [0:0]probe838;
  input [0:0]probe839;
  input [0:0]probe840;
  input [0:0]probe841;
  input [0:0]probe842;
  input [0:0]probe843;
  input [0:0]probe844;
  input [0:0]probe845;
  input [0:0]probe846;
  input [0:0]probe847;
  input [0:0]probe848;
  input [0:0]probe849;
  input [0:0]probe850;
  input [0:0]probe851;
  input [0:0]probe852;
  input [0:0]probe853;
  input [0:0]probe854;
  input [0:0]probe855;
  input [0:0]probe856;
  input [0:0]probe857;
  input [0:0]probe858;
  input [0:0]probe859;
  input [0:0]probe860;
  input [0:0]probe861;
  input [0:0]probe862;
  input [0:0]probe863;
  input [0:0]probe864;
  input [0:0]probe865;
  input [0:0]probe866;
  input [0:0]probe867;
  input [0:0]probe868;
  input [0:0]probe869;
  input [0:0]probe870;
  input [0:0]probe871;
  input [0:0]probe872;
  input [0:0]probe873;
  input [0:0]probe874;
  input [0:0]probe875;
  input [0:0]probe876;
  input [0:0]probe877;
  input [0:0]probe878;
  input [0:0]probe879;
  input [0:0]probe880;
  input [0:0]probe881;
  input [0:0]probe882;
  input [0:0]probe883;
  input [0:0]probe884;
  input [0:0]probe885;
  input [0:0]probe886;
  input [0:0]probe887;
  input [0:0]probe888;
  input [0:0]probe889;
  input [0:0]probe890;
  input [0:0]probe891;
  input [0:0]probe892;
  input [0:0]probe893;
  input [0:0]probe894;
  input [0:0]probe895;
  input [0:0]probe896;
  input [0:0]probe897;
  input [0:0]probe898;
  input [0:0]probe899;
  input [0:0]probe900;
  input [0:0]probe901;
  input [0:0]probe902;
  input [0:0]probe903;
  input [0:0]probe904;
  input [0:0]probe905;
  input [0:0]probe906;
  input [0:0]probe907;
  input [0:0]probe908;
  input [0:0]probe909;
  input [0:0]probe910;
  input [0:0]probe911;
  input [0:0]probe912;
  input [0:0]probe913;
  input [0:0]probe914;
  input [0:0]probe915;
  input [0:0]probe916;
  input [0:0]probe917;
  input [0:0]probe918;
  input [0:0]probe919;
  input [0:0]probe920;
  input [0:0]probe921;
  input [0:0]probe922;
  input [0:0]probe923;
  input [0:0]probe924;
  input [0:0]probe925;
  input [0:0]probe926;
  input [0:0]probe927;
  input [0:0]probe928;
  input [0:0]probe929;
  input [0:0]probe930;
  input [0:0]probe931;
  input [0:0]probe932;
  input [0:0]probe933;
  input [0:0]probe934;
  input [0:0]probe935;
  input [0:0]probe936;
  input [0:0]probe937;
  input [0:0]probe938;
  input [0:0]probe939;
  input [0:0]probe940;
  input [0:0]probe941;
  input [0:0]probe942;
  input [0:0]probe943;
  input [0:0]probe944;
  input [0:0]probe945;
  input [0:0]probe946;
  input [0:0]probe947;
  input [0:0]probe948;
  input [0:0]probe949;
  input [0:0]probe950;
  input [0:0]probe951;
  input [0:0]probe952;
  input [0:0]probe953;
  input [0:0]probe954;
  input [0:0]probe955;
  input [0:0]probe956;
  input [0:0]probe957;
  input [0:0]probe958;
  input [0:0]probe959;
  input [0:0]probe960;
  input [0:0]probe961;
  input [0:0]probe962;
  input [0:0]probe963;
  input [0:0]probe964;
  input [0:0]probe965;
  input [0:0]probe966;
  input [0:0]probe967;
  input [0:0]probe968;
  input [0:0]probe969;
  input [0:0]probe970;
  input [0:0]probe971;
  input [0:0]probe972;
  input [0:0]probe973;
  input [0:0]probe974;
  input [0:0]probe975;
  input [0:0]probe976;
  input [0:0]probe977;
  input [0:0]probe978;
  input [0:0]probe979;
  input [0:0]probe980;
  input [0:0]probe981;
  input [0:0]probe982;
  input [0:0]probe983;
  input [0:0]probe984;
  input [0:0]probe985;
  input [0:0]probe986;
  input [0:0]probe987;
  input [0:0]probe988;
  input [0:0]probe989;
  input [0:0]probe990;
  input [0:0]probe991;
  input [0:0]probe992;
  input [0:0]probe993;
  input [0:0]probe994;
  input [0:0]probe995;
  input [0:0]probe996;
  input [0:0]probe997;
  input [0:0]probe998;
  input [0:0]probe999;
  input [0:0]probe1000;
  input [0:0]probe1001;
  input [0:0]probe1002;
  input [0:0]probe1003;
  input [0:0]probe1004;
  input [0:0]probe1005;
  input [0:0]probe1006;
  input [0:0]probe1007;
  input [0:0]probe1008;
  input [0:0]probe1009;
  input [0:0]probe1010;
  input [0:0]probe1011;
  input [0:0]probe1012;
  input [0:0]probe1013;
  input [0:0]probe1014;
  input [0:0]probe1015;
  input [0:0]probe1016;
  input [0:0]probe1017;
  input [0:0]probe1018;
  input [0:0]probe1019;
  input [0:0]probe1020;
  input [0:0]probe1021;
  input [0:0]probe1022;
  input [0:0]probe1023;

  (* RTL_KEEP = "true" *) wire clk1x;
  (* DONT_TOUCH *) wire dummy;
  wire [1:0]probe0;
  (* DONT_TOUCH *) wire [36:0]sl_iport0;
  (* DONT_TOUCH *) wire [16:0]sl_oport0;

  assign clk1x = clk;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(dummy));
  dsi_debug_ila_v6_2_0_ila_core ila_core_inst
       (.DUMMY_I(dummy),
        .SL_IPORT_I(sl_iport0),
        .SL_OPORT_O(sl_oport0),
        .out(clk1x),
        .probe0(probe0));
endmodule

(* ORIG_REF_NAME = "ila_v6_2_0_ila_cap_addrgen" *) 
module dsi_debug_ila_v6_2_0_ila_cap_addrgen
   (u_wcnt_lcmp_q,
    \iscnt_reg[13] ,
    wcnt_hcmp,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \xsdb_reg_reg[13] ,
    DOUT_O,
    SRL_Q_O,
    u_wcnt_hcmp_q,
    E,
    s_dclk_o,
    A,
    out,
    wcnt_lcmp_temp,
    wcnt_hcmp_temp,
    Q,
    arm_ctrl,
    D,
    \reset_out_reg[0] );
  output [0:0]u_wcnt_lcmp_q;
  output [0:0]\iscnt_reg[13] ;
  output wcnt_hcmp;
  output [13:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [13:0]\xsdb_reg_reg[13] ;
  output DOUT_O;
  output SRL_Q_O;
  output u_wcnt_hcmp_q;
  input [0:0]E;
  input s_dclk_o;
  input [3:0]A;
  input out;
  input wcnt_lcmp_temp;
  input wcnt_hcmp_temp;
  input [0:0]Q;
  input arm_ctrl;
  input [0:0]D;
  input [0:0]\reset_out_reg[0] ;

  wire [3:0]A;
  wire [0:0]D;
  (* async_reg = "true" *) wire [13:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  (* async_reg = "true" *) wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire DOUT_O;
  wire [0:0]E;
  wire [0:0]Q;
  wire SRL_Q_O;
  wire arm_ctrl;
  wire [13:0]cap_addr_next;
  wire cfg_data_0;
  wire cfg_data_1;
  wire cfg_data_2;
  wire [16:16]cfg_data_vec;
  wire cmp_reset;
  wire \i_o_to_64k.cfg_data_vec_reg_n_0_[10] ;
  wire \i_o_to_64k.cfg_data_vec_reg_n_0_[11] ;
  wire \i_o_to_64k.cfg_data_vec_reg_n_0_[12] ;
  wire \i_o_to_64k.cfg_data_vec_reg_n_0_[13] ;
  wire \i_o_to_64k.cfg_data_vec_reg_n_0_[14] ;
  wire \i_o_to_64k.cfg_data_vec_reg_n_0_[15] ;
  wire \i_o_to_64k.cfg_data_vec_reg_n_0_[1] ;
  wire \i_o_to_64k.cfg_data_vec_reg_n_0_[2] ;
  wire \i_o_to_64k.cfg_data_vec_reg_n_0_[3] ;
  wire \i_o_to_64k.cfg_data_vec_reg_n_0_[4] ;
  wire \i_o_to_64k.cfg_data_vec_reg_n_0_[5] ;
  wire \i_o_to_64k.cfg_data_vec_reg_n_0_[6] ;
  wire \i_o_to_64k.cfg_data_vec_reg_n_0_[7] ;
  wire \i_o_to_64k.cfg_data_vec_reg_n_0_[8] ;
  wire \i_o_to_64k.cfg_data_vec_reg_n_0_[9] ;
  (* DONT_TOUCH *) (* async_reg = "true" *) wire [13:0]icap_addr;
  (* DONT_TOUCH *) (* async_reg = "true" *) wire icap_wr_en;
  wire [0:0]\iscnt_reg[13] ;
  wire out;
  wire [0:0]\reset_out_reg[0] ;
  wire s_dclk_o;
  wire [13:0]scnt;
  wire scnt_ce;
  wire u_wcnt_hcmp_q;
  wire [0:0]u_wcnt_lcmp_q;
  wire [13:0]wcnt;
  wire wcnt_hcmp;
  wire wcnt_hcmp_temp;
  wire wcnt_lcmp_temp;
  wire [13:0]\xsdb_reg_reg[13] ;

  initial assign CAP_WR_EN_O_reg.notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    CAP_WR_EN_O_reg
       (.C(out),
        .CE(1'b1),
        .D(icap_wr_en),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .R(Q));
  dsi_debug_ltlib_v1_0_0_cfglut6 U_CMPRESET
       (.A({u_wcnt_lcmp_q,A}),
        .E(E),
        .cfg_data_0(cfg_data_0),
        .cfg_data_1(cfg_data_1),
        .cmp_reset(cmp_reset),
        .s_dclk_o(s_dclk_o),
        .u_scnt_cmp_q(\iscnt_reg[13] ));
  FDRE #(
    .INIT(1'b0)) 
    \captured_samples_reg[0] 
       (.C(out),
        .CE(\reset_out_reg[0] ),
        .D(wcnt[0]),
        .Q(\xsdb_reg_reg[13] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \captured_samples_reg[10] 
       (.C(out),
        .CE(\reset_out_reg[0] ),
        .D(wcnt[10]),
        .Q(\xsdb_reg_reg[13] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \captured_samples_reg[11] 
       (.C(out),
        .CE(\reset_out_reg[0] ),
        .D(wcnt[11]),
        .Q(\xsdb_reg_reg[13] [11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \captured_samples_reg[12] 
       (.C(out),
        .CE(\reset_out_reg[0] ),
        .D(wcnt[12]),
        .Q(\xsdb_reg_reg[13] [12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \captured_samples_reg[13] 
       (.C(out),
        .CE(\reset_out_reg[0] ),
        .D(wcnt[13]),
        .Q(\xsdb_reg_reg[13] [13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \captured_samples_reg[1] 
       (.C(out),
        .CE(\reset_out_reg[0] ),
        .D(wcnt[1]),
        .Q(\xsdb_reg_reg[13] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \captured_samples_reg[2] 
       (.C(out),
        .CE(\reset_out_reg[0] ),
        .D(wcnt[2]),
        .Q(\xsdb_reg_reg[13] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \captured_samples_reg[3] 
       (.C(out),
        .CE(\reset_out_reg[0] ),
        .D(wcnt[3]),
        .Q(\xsdb_reg_reg[13] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \captured_samples_reg[4] 
       (.C(out),
        .CE(\reset_out_reg[0] ),
        .D(wcnt[4]),
        .Q(\xsdb_reg_reg[13] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \captured_samples_reg[5] 
       (.C(out),
        .CE(\reset_out_reg[0] ),
        .D(wcnt[5]),
        .Q(\xsdb_reg_reg[13] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \captured_samples_reg[6] 
       (.C(out),
        .CE(\reset_out_reg[0] ),
        .D(wcnt[6]),
        .Q(\xsdb_reg_reg[13] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \captured_samples_reg[7] 
       (.C(out),
        .CE(\reset_out_reg[0] ),
        .D(wcnt[7]),
        .Q(\xsdb_reg_reg[13] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \captured_samples_reg[8] 
       (.C(out),
        .CE(\reset_out_reg[0] ),
        .D(wcnt[8]),
        .Q(\xsdb_reg_reg[13] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \captured_samples_reg[9] 
       (.C(out),
        .CE(\reset_out_reg[0] ),
        .D(wcnt[9]),
        .Q(\xsdb_reg_reg[13] [9]),
        .R(1'b0));
  initial assign \i_intcap.CAP_ADDR_O_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.CAP_ADDR_O_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(icap_addr[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]),
        .R(Q));
  initial assign \i_intcap.CAP_ADDR_O_reg[10] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.CAP_ADDR_O_reg[10] 
       (.C(out),
        .CE(1'b1),
        .D(icap_addr[10]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [10]),
        .R(Q));
  initial assign \i_intcap.CAP_ADDR_O_reg[11] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.CAP_ADDR_O_reg[11] 
       (.C(out),
        .CE(1'b1),
        .D(icap_addr[11]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [11]),
        .R(Q));
  initial assign \i_intcap.CAP_ADDR_O_reg[12] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.CAP_ADDR_O_reg[12] 
       (.C(out),
        .CE(1'b1),
        .D(icap_addr[12]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [12]),
        .R(Q));
  initial assign \i_intcap.CAP_ADDR_O_reg[13] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.CAP_ADDR_O_reg[13] 
       (.C(out),
        .CE(1'b1),
        .D(icap_addr[13]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [13]),
        .R(Q));
  initial assign \i_intcap.CAP_ADDR_O_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.CAP_ADDR_O_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(icap_addr[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]),
        .R(Q));
  initial assign \i_intcap.CAP_ADDR_O_reg[2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.CAP_ADDR_O_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(icap_addr[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]),
        .R(Q));
  initial assign \i_intcap.CAP_ADDR_O_reg[3] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.CAP_ADDR_O_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(icap_addr[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]),
        .R(Q));
  initial assign \i_intcap.CAP_ADDR_O_reg[4] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.CAP_ADDR_O_reg[4] 
       (.C(out),
        .CE(1'b1),
        .D(icap_addr[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]),
        .R(Q));
  initial assign \i_intcap.CAP_ADDR_O_reg[5] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.CAP_ADDR_O_reg[5] 
       (.C(out),
        .CE(1'b1),
        .D(icap_addr[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]),
        .R(Q));
  initial assign \i_intcap.CAP_ADDR_O_reg[6] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.CAP_ADDR_O_reg[6] 
       (.C(out),
        .CE(1'b1),
        .D(icap_addr[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]),
        .R(Q));
  initial assign \i_intcap.CAP_ADDR_O_reg[7] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.CAP_ADDR_O_reg[7] 
       (.C(out),
        .CE(1'b1),
        .D(icap_addr[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]),
        .R(Q));
  initial assign \i_intcap.CAP_ADDR_O_reg[8] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.CAP_ADDR_O_reg[8] 
       (.C(out),
        .CE(1'b1),
        .D(icap_addr[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [8]),
        .R(Q));
  initial assign \i_intcap.CAP_ADDR_O_reg[9] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.CAP_ADDR_O_reg[9] 
       (.C(out),
        .CE(1'b1),
        .D(icap_addr[9]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [9]),
        .R(Q));
  LUT3 #(
    .INIT(8'hAC)) 
    \i_intcap.icap_addr[0]_i_1 
       (.I0(scnt[0]),
        .I1(wcnt[0]),
        .I2(\i_o_to_64k.cfg_data_vec_reg_n_0_[1] ),
        .O(cap_addr_next[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \i_intcap.icap_addr[10]_i_1 
       (.I0(scnt[10]),
        .I1(wcnt[10]),
        .I2(\i_o_to_64k.cfg_data_vec_reg_n_0_[11] ),
        .O(cap_addr_next[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \i_intcap.icap_addr[11]_i_1 
       (.I0(scnt[11]),
        .I1(wcnt[11]),
        .I2(\i_o_to_64k.cfg_data_vec_reg_n_0_[12] ),
        .O(cap_addr_next[11]));
  LUT3 #(
    .INIT(8'hAC)) 
    \i_intcap.icap_addr[12]_i_1 
       (.I0(scnt[12]),
        .I1(wcnt[12]),
        .I2(\i_o_to_64k.cfg_data_vec_reg_n_0_[13] ),
        .O(cap_addr_next[12]));
  LUT3 #(
    .INIT(8'hAC)) 
    \i_intcap.icap_addr[13]_i_1 
       (.I0(scnt[13]),
        .I1(wcnt[13]),
        .I2(\i_o_to_64k.cfg_data_vec_reg_n_0_[14] ),
        .O(cap_addr_next[13]));
  LUT3 #(
    .INIT(8'hAC)) 
    \i_intcap.icap_addr[1]_i_1 
       (.I0(scnt[1]),
        .I1(wcnt[1]),
        .I2(\i_o_to_64k.cfg_data_vec_reg_n_0_[2] ),
        .O(cap_addr_next[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \i_intcap.icap_addr[2]_i_1 
       (.I0(scnt[2]),
        .I1(wcnt[2]),
        .I2(\i_o_to_64k.cfg_data_vec_reg_n_0_[3] ),
        .O(cap_addr_next[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \i_intcap.icap_addr[3]_i_1 
       (.I0(scnt[3]),
        .I1(wcnt[3]),
        .I2(\i_o_to_64k.cfg_data_vec_reg_n_0_[4] ),
        .O(cap_addr_next[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \i_intcap.icap_addr[4]_i_1 
       (.I0(scnt[4]),
        .I1(wcnt[4]),
        .I2(\i_o_to_64k.cfg_data_vec_reg_n_0_[5] ),
        .O(cap_addr_next[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \i_intcap.icap_addr[5]_i_1 
       (.I0(scnt[5]),
        .I1(wcnt[5]),
        .I2(\i_o_to_64k.cfg_data_vec_reg_n_0_[6] ),
        .O(cap_addr_next[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \i_intcap.icap_addr[6]_i_1 
       (.I0(scnt[6]),
        .I1(wcnt[6]),
        .I2(\i_o_to_64k.cfg_data_vec_reg_n_0_[7] ),
        .O(cap_addr_next[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \i_intcap.icap_addr[7]_i_1 
       (.I0(scnt[7]),
        .I1(wcnt[7]),
        .I2(\i_o_to_64k.cfg_data_vec_reg_n_0_[8] ),
        .O(cap_addr_next[7]));
  LUT3 #(
    .INIT(8'hAC)) 
    \i_intcap.icap_addr[8]_i_1 
       (.I0(scnt[8]),
        .I1(wcnt[8]),
        .I2(\i_o_to_64k.cfg_data_vec_reg_n_0_[9] ),
        .O(cap_addr_next[8]));
  LUT3 #(
    .INIT(8'hAC)) 
    \i_intcap.icap_addr[9]_i_1 
       (.I0(scnt[9]),
        .I1(wcnt[9]),
        .I2(\i_o_to_64k.cfg_data_vec_reg_n_0_[10] ),
        .O(cap_addr_next[9]));
  initial assign \i_intcap.icap_addr_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.icap_addr_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(cap_addr_next[0]),
        .Q(icap_addr[0]),
        .R(Q));
  initial assign \i_intcap.icap_addr_reg[10] .notifier = 1'bx;
(* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.icap_addr_reg[10] 
       (.C(out),
        .CE(1'b1),
        .D(cap_addr_next[10]),
        .Q(icap_addr[10]),
        .R(Q));
  initial assign \i_intcap.icap_addr_reg[11] .notifier = 1'bx;
(* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.icap_addr_reg[11] 
       (.C(out),
        .CE(1'b1),
        .D(cap_addr_next[11]),
        .Q(icap_addr[11]),
        .R(Q));
  initial assign \i_intcap.icap_addr_reg[12] .notifier = 1'bx;
(* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.icap_addr_reg[12] 
       (.C(out),
        .CE(1'b1),
        .D(cap_addr_next[12]),
        .Q(icap_addr[12]),
        .R(Q));
  initial assign \i_intcap.icap_addr_reg[13] .notifier = 1'bx;
(* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.icap_addr_reg[13] 
       (.C(out),
        .CE(1'b1),
        .D(cap_addr_next[13]),
        .Q(icap_addr[13]),
        .R(Q));
  initial assign \i_intcap.icap_addr_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.icap_addr_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(cap_addr_next[1]),
        .Q(icap_addr[1]),
        .R(Q));
  initial assign \i_intcap.icap_addr_reg[2] .notifier = 1'bx;
(* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.icap_addr_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(cap_addr_next[2]),
        .Q(icap_addr[2]),
        .R(Q));
  initial assign \i_intcap.icap_addr_reg[3] .notifier = 1'bx;
(* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.icap_addr_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(cap_addr_next[3]),
        .Q(icap_addr[3]),
        .R(Q));
  initial assign \i_intcap.icap_addr_reg[4] .notifier = 1'bx;
(* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.icap_addr_reg[4] 
       (.C(out),
        .CE(1'b1),
        .D(cap_addr_next[4]),
        .Q(icap_addr[4]),
        .R(Q));
  initial assign \i_intcap.icap_addr_reg[5] .notifier = 1'bx;
(* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.icap_addr_reg[5] 
       (.C(out),
        .CE(1'b1),
        .D(cap_addr_next[5]),
        .Q(icap_addr[5]),
        .R(Q));
  initial assign \i_intcap.icap_addr_reg[6] .notifier = 1'bx;
(* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.icap_addr_reg[6] 
       (.C(out),
        .CE(1'b1),
        .D(cap_addr_next[6]),
        .Q(icap_addr[6]),
        .R(Q));
  initial assign \i_intcap.icap_addr_reg[7] .notifier = 1'bx;
(* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.icap_addr_reg[7] 
       (.C(out),
        .CE(1'b1),
        .D(cap_addr_next[7]),
        .Q(icap_addr[7]),
        .R(Q));
  initial assign \i_intcap.icap_addr_reg[8] .notifier = 1'bx;
(* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.icap_addr_reg[8] 
       (.C(out),
        .CE(1'b1),
        .D(cap_addr_next[8]),
        .Q(icap_addr[8]),
        .R(Q));
  initial assign \i_intcap.icap_addr_reg[9] .notifier = 1'bx;
(* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \i_intcap.icap_addr_reg[9] 
       (.C(out),
        .CE(1'b1),
        .D(cap_addr_next[9]),
        .Q(icap_addr[9]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \i_o_to_64k.cfg_data_vec_reg[10] 
       (.C(s_dclk_o),
        .CE(E),
        .D(\i_o_to_64k.cfg_data_vec_reg_n_0_[9] ),
        .Q(\i_o_to_64k.cfg_data_vec_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_o_to_64k.cfg_data_vec_reg[11] 
       (.C(s_dclk_o),
        .CE(E),
        .D(\i_o_to_64k.cfg_data_vec_reg_n_0_[10] ),
        .Q(\i_o_to_64k.cfg_data_vec_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_o_to_64k.cfg_data_vec_reg[12] 
       (.C(s_dclk_o),
        .CE(E),
        .D(\i_o_to_64k.cfg_data_vec_reg_n_0_[11] ),
        .Q(\i_o_to_64k.cfg_data_vec_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_o_to_64k.cfg_data_vec_reg[13] 
       (.C(s_dclk_o),
        .CE(E),
        .D(\i_o_to_64k.cfg_data_vec_reg_n_0_[12] ),
        .Q(\i_o_to_64k.cfg_data_vec_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_o_to_64k.cfg_data_vec_reg[14] 
       (.C(s_dclk_o),
        .CE(E),
        .D(\i_o_to_64k.cfg_data_vec_reg_n_0_[13] ),
        .Q(\i_o_to_64k.cfg_data_vec_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_o_to_64k.cfg_data_vec_reg[15] 
       (.C(s_dclk_o),
        .CE(E),
        .D(\i_o_to_64k.cfg_data_vec_reg_n_0_[14] ),
        .Q(\i_o_to_64k.cfg_data_vec_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_o_to_64k.cfg_data_vec_reg[16] 
       (.C(s_dclk_o),
        .CE(E),
        .D(\i_o_to_64k.cfg_data_vec_reg_n_0_[15] ),
        .Q(cfg_data_vec),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_o_to_64k.cfg_data_vec_reg[1] 
       (.C(s_dclk_o),
        .CE(E),
        .D(D),
        .Q(\i_o_to_64k.cfg_data_vec_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_o_to_64k.cfg_data_vec_reg[2] 
       (.C(s_dclk_o),
        .CE(E),
        .D(\i_o_to_64k.cfg_data_vec_reg_n_0_[1] ),
        .Q(\i_o_to_64k.cfg_data_vec_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_o_to_64k.cfg_data_vec_reg[3] 
       (.C(s_dclk_o),
        .CE(E),
        .D(\i_o_to_64k.cfg_data_vec_reg_n_0_[2] ),
        .Q(\i_o_to_64k.cfg_data_vec_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_o_to_64k.cfg_data_vec_reg[4] 
       (.C(s_dclk_o),
        .CE(E),
        .D(\i_o_to_64k.cfg_data_vec_reg_n_0_[3] ),
        .Q(\i_o_to_64k.cfg_data_vec_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_o_to_64k.cfg_data_vec_reg[5] 
       (.C(s_dclk_o),
        .CE(E),
        .D(\i_o_to_64k.cfg_data_vec_reg_n_0_[4] ),
        .Q(\i_o_to_64k.cfg_data_vec_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_o_to_64k.cfg_data_vec_reg[6] 
       (.C(s_dclk_o),
        .CE(E),
        .D(\i_o_to_64k.cfg_data_vec_reg_n_0_[5] ),
        .Q(\i_o_to_64k.cfg_data_vec_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_o_to_64k.cfg_data_vec_reg[7] 
       (.C(s_dclk_o),
        .CE(E),
        .D(\i_o_to_64k.cfg_data_vec_reg_n_0_[6] ),
        .Q(\i_o_to_64k.cfg_data_vec_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_o_to_64k.cfg_data_vec_reg[8] 
       (.C(s_dclk_o),
        .CE(E),
        .D(\i_o_to_64k.cfg_data_vec_reg_n_0_[7] ),
        .Q(\i_o_to_64k.cfg_data_vec_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_o_to_64k.cfg_data_vec_reg[9] 
       (.C(s_dclk_o),
        .CE(E),
        .D(\i_o_to_64k.cfg_data_vec_reg_n_0_[8] ),
        .Q(\i_o_to_64k.cfg_data_vec_reg_n_0_[9] ),
        .R(1'b0));
  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "U0/\ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.u_selx " *) 
  SRL16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \i_o_to_64k.u_selx 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(E),
        .CLK(s_dclk_o),
        .D(cfg_data_vec),
        .Q(cfg_data_0));
  initial assign icap_wr_en_reg.notifier = 1'bx;
(* ASYNC_REG *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    icap_wr_en_reg
       (.C(out),
        .CE(1'b1),
        .D(scnt_ce),
        .Q(icap_wr_en),
        .R(Q));
  dsi_debug_ila_v6_2_0_ila_cap_sample_counter u_cap_sample_counter
       (.A({u_wcnt_lcmp_q,A}),
        .D(scnt),
        .E(E),
        .SRL_Q_O(cfg_data_2),
        .arm_ctrl(arm_ctrl),
        .cfg_data_1(cfg_data_1),
        .cmp_reset(cmp_reset),
        .\iscnt_reg[13]_0 (\iscnt_reg[13] ),
        .out(out),
        .s_dclk_o(s_dclk_o),
        .scnt_ce(scnt_ce));
  dsi_debug_ila_v6_2_0_ila_cap_window_counter u_cap_window_counter
       (.A(A),
        .D(wcnt),
        .DOUT_O(DOUT_O),
        .E(E),
        .\I_YESLUT6.I_YES_OREG.O_reg_reg (SRL_Q_O),
        .Q(Q),
        .SRL_Q_O(cfg_data_2),
        .cmp_reset(cmp_reset),
        .out(out),
        .s_dclk_o(s_dclk_o),
        .u_wcnt_hcmp_q_0(u_wcnt_hcmp_q),
        .u_wcnt_lcmp_q_0(u_wcnt_lcmp_q),
        .wcnt_hcmp(wcnt_hcmp),
        .wcnt_hcmp_temp(wcnt_hcmp_temp),
        .wcnt_lcmp_temp(wcnt_lcmp_temp));
endmodule

(* ORIG_REF_NAME = "ila_v6_2_0_ila_cap_ctrl_legacy" *) 
module dsi_debug_ila_v6_2_0_ila_cap_ctrl_legacy
   (\xsdb_reg_reg[1] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    D,
    prev_cap_done_reg,
    \xsdb_reg_reg[13] ,
    DOUT_O,
    u_wcnt_hcmp_q,
    E,
    capture_ctrl_config_serial_output,
    A,
    s_dclk_o,
    out,
    wcnt_lcmp_temp,
    wcnt_hcmp_temp,
    Q,
    arm_ctrl,
    en_adv_trigger,
    basic_trigger,
    \reset_out_reg[0] );
  output [1:0]\xsdb_reg_reg[1] ;
  output [13:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]D;
  output [1:0]prev_cap_done_reg;
  output [13:0]\xsdb_reg_reg[13] ;
  output DOUT_O;
  output u_wcnt_hcmp_q;
  input [0:0]E;
  input capture_ctrl_config_serial_output;
  input [1:0]A;
  input s_dclk_o;
  input out;
  input wcnt_lcmp_temp;
  input wcnt_hcmp_temp;
  input [1:0]Q;
  input arm_ctrl;
  input en_adv_trigger;
  input basic_trigger;
  input [0:0]\reset_out_reg[0] ;

  wire [1:0]A;
  wire [0:0]D;
  wire [13:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire DOUT_O;
  wire [0:0]E;
  wire [1:0]Q;
  wire U_CDONE_n_1;
  wire arm_ctrl;
  wire basic_trigger;
  wire capture_ctrl_config_serial_output;
  wire cfg_data_0;
  wire cfg_data_1;
  wire cfg_data_2;
  wire en_adv_trigger;
  wire itrigger_in;
  (* async_reg = "true" *) wire itrigger_out;
  wire out;
  wire [1:0]prev_cap_done_reg;
  wire [0:0]\reset_out_reg[0] ;
  wire s_dclk_o;
  wire scnt_cmp;
  wire u_wcnt_hcmp_q;
  wire wcnt_hcmp;
  wire wcnt_hcmp_temp;
  wire wcnt_lcmp;
  wire wcnt_lcmp_temp;
  wire [13:0]\xsdb_reg_reg[13] ;
  wire [1:0]\xsdb_reg_reg[1] ;

  FDRE #(
    .INIT(1'b0)) 
    CAP_DONE_O_reg
       (.C(out),
        .CE(1'b1),
        .D(U_CDONE_n_1),
        .Q(prev_cap_done_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    CAP_TRIGGER_O_reg
       (.C(out),
        .CE(1'b1),
        .D(itrigger_out),
        .Q(prev_cap_done_reg[0]),
        .R(Q[0]));
  dsi_debug_ltlib_v1_0_0_cfglut6__parameterized0 U_CDONE
       (.A({wcnt_lcmp,A,\xsdb_reg_reg[1] }),
        .CAP_DONE_O_reg(U_CDONE_n_1),
        .CAP_DONE_O_reg_0(prev_cap_done_reg[1]),
        .D(D),
        .E(E),
        .Q(Q),
        .SRL_Q_O(cfg_data_2),
        .out(out),
        .s_dclk_o(s_dclk_o),
        .wcnt_hcmp(wcnt_hcmp));
  dsi_debug_ltlib_v1_0_0_cfglut7 U_NS0
       (.A({scnt_cmp,A,\xsdb_reg_reg[1] [1]}),
        .D(cfg_data_1),
        .E(E),
        .Q(Q[0]),
        .cfg_data_0(cfg_data_0),
        .out(out),
        .s_dclk_o(s_dclk_o),
        .u_wcnt_lcmp_q(wcnt_lcmp),
        .wcnt_hcmp(wcnt_hcmp),
        .\xsdb_reg_reg[0] (\xsdb_reg_reg[1] [0]));
  dsi_debug_ltlib_v1_0_0_cfglut7_21 U_NS1
       (.A({scnt_cmp,A}),
        .E(E),
        .Q(Q[0]),
        .basic_trigger(basic_trigger),
        .capture_ctrl_config_serial_output(capture_ctrl_config_serial_output),
        .cfg_data_0(cfg_data_0),
        .en_adv_trigger(en_adv_trigger),
        .itrigger_in(itrigger_in),
        .out(out),
        .s_dclk_o(s_dclk_o),
        .u_wcnt_lcmp_q({wcnt_lcmp,\xsdb_reg_reg[1] [0]}),
        .wcnt_hcmp(wcnt_hcmp),
        .\xsdb_reg_reg[1] (\xsdb_reg_reg[1] [1]));
  initial assign itrigger_out_reg.notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    itrigger_out_reg
       (.C(out),
        .CE(1'b1),
        .D(itrigger_in),
        .Q(itrigger_out),
        .R(Q[0]));
  dsi_debug_ila_v6_2_0_ila_cap_addrgen u_cap_addrgen
       (.A({A,\xsdb_reg_reg[1] }),
        .D(cfg_data_1),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .DOUT_O(DOUT_O),
        .E(E),
        .Q(Q[0]),
        .SRL_Q_O(cfg_data_2),
        .arm_ctrl(arm_ctrl),
        .\iscnt_reg[13] (scnt_cmp),
        .out(out),
        .\reset_out_reg[0] (\reset_out_reg[0] ),
        .s_dclk_o(s_dclk_o),
        .u_wcnt_hcmp_q(u_wcnt_hcmp_q),
        .u_wcnt_lcmp_q(wcnt_lcmp),
        .wcnt_hcmp(wcnt_hcmp),
        .wcnt_hcmp_temp(wcnt_hcmp_temp),
        .wcnt_lcmp_temp(wcnt_lcmp_temp),
        .\xsdb_reg_reg[13] (\xsdb_reg_reg[13] ));
endmodule

(* ORIG_REF_NAME = "ila_v6_2_0_ila_cap_sample_counter" *) 
module dsi_debug_ila_v6_2_0_ila_cap_sample_counter
   (scnt_ce,
    \iscnt_reg[13]_0 ,
    D,
    SRL_Q_O,
    E,
    cfg_data_1,
    A,
    s_dclk_o,
    cmp_reset,
    out,
    arm_ctrl);
  output scnt_ce;
  output [0:0]\iscnt_reg[13]_0 ;
  output [13:0]D;
  output SRL_Q_O;
  input [0:0]E;
  input cfg_data_1;
  input [4:0]A;
  input s_dclk_o;
  input cmp_reset;
  input out;
  input arm_ctrl;

  wire [4:0]A;
  wire [13:0]D;
  wire [0:0]E;
  wire SRL_Q_O;
  wire U_SCRST_n_1;
  wire arm_ctrl;
  wire cfg_data_0;
  wire cfg_data_1;
  wire cfg_data_1_0;
  wire cfg_data_2;
  wire cmp_reset;
  wire \iscnt[0]_i_6_n_0 ;
  wire \iscnt_reg[0]_i_2_n_0 ;
  wire \iscnt_reg[0]_i_2_n_4 ;
  wire \iscnt_reg[0]_i_2_n_5 ;
  wire \iscnt_reg[0]_i_2_n_6 ;
  wire \iscnt_reg[0]_i_2_n_7 ;
  wire \iscnt_reg[12]_i_1_n_6 ;
  wire \iscnt_reg[12]_i_1_n_7 ;
  wire [0:0]\iscnt_reg[13]_0 ;
  wire \iscnt_reg[4]_i_1_n_0 ;
  wire \iscnt_reg[4]_i_1_n_4 ;
  wire \iscnt_reg[4]_i_1_n_5 ;
  wire \iscnt_reg[4]_i_1_n_6 ;
  wire \iscnt_reg[4]_i_1_n_7 ;
  wire \iscnt_reg[8]_i_1_n_0 ;
  wire \iscnt_reg[8]_i_1_n_4 ;
  wire \iscnt_reg[8]_i_1_n_5 ;
  wire \iscnt_reg[8]_i_1_n_6 ;
  wire \iscnt_reg[8]_i_1_n_7 ;
  wire out;
  wire s_dclk_o;
  wire scnt_ce;
  wire scnt_cmp_ce;
  wire scnt_cmp_temp;
  wire [2:0]\NLW_iscnt_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_iscnt_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_iscnt_reg[12]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_iscnt_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_iscnt_reg[8]_i_1_CO_UNCONNECTED ;

  dsi_debug_ltlib_v1_0_0_cfglut4_28 U_SCE
       (.A(A[3:0]),
        .E(E),
        .cfg_data_0(cfg_data_0),
        .cfg_data_1(cfg_data_1),
        .\iscnt_reg[13] (scnt_ce),
        .s_dclk_o(s_dclk_o));
  dsi_debug_ltlib_v1_0_0_cfglut5_29 U_SCMPCE
       (.A({\iscnt_reg[13]_0 ,A[3:0]}),
        .E(E),
        .cfg_data_0(cfg_data_0),
        .cfg_data_1_0(cfg_data_1_0),
        .s_dclk_o(s_dclk_o),
        .scnt_cmp_ce(scnt_cmp_ce));
  dsi_debug_ltlib_v1_0_0_cfglut6_30 U_SCRST
       (.A(A),
        .E(E),
        .SRL_D_I(cfg_data_2),
        .cfg_data_1_0(cfg_data_1_0),
        .\iscnt_reg[13] (U_SCRST_n_1),
        .s_dclk_o(s_dclk_o),
        .u_scnt_cmp_q(\iscnt_reg[13]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \iscnt[0]_i_6 
       (.I0(D[0]),
        .O(\iscnt[0]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \iscnt_reg[0] 
       (.C(out),
        .CE(scnt_ce),
        .D(\iscnt_reg[0]_i_2_n_7 ),
        .Q(D[0]),
        .R(U_SCRST_n_1));
  CARRY4 \iscnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\iscnt_reg[0]_i_2_n_0 ,\NLW_iscnt_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\iscnt_reg[0]_i_2_n_4 ,\iscnt_reg[0]_i_2_n_5 ,\iscnt_reg[0]_i_2_n_6 ,\iscnt_reg[0]_i_2_n_7 }),
        .S({D[3:1],\iscnt[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \iscnt_reg[10] 
       (.C(out),
        .CE(scnt_ce),
        .D(\iscnt_reg[8]_i_1_n_5 ),
        .Q(D[10]),
        .R(U_SCRST_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \iscnt_reg[11] 
       (.C(out),
        .CE(scnt_ce),
        .D(\iscnt_reg[8]_i_1_n_4 ),
        .Q(D[11]),
        .R(U_SCRST_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \iscnt_reg[12] 
       (.C(out),
        .CE(scnt_ce),
        .D(\iscnt_reg[12]_i_1_n_7 ),
        .Q(D[12]),
        .R(U_SCRST_n_1));
  CARRY4 \iscnt_reg[12]_i_1 
       (.CI(\iscnt_reg[8]_i_1_n_0 ),
        .CO(\NLW_iscnt_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_iscnt_reg[12]_i_1_O_UNCONNECTED [3:2],\iscnt_reg[12]_i_1_n_6 ,\iscnt_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,D[13:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \iscnt_reg[13] 
       (.C(out),
        .CE(scnt_ce),
        .D(\iscnt_reg[12]_i_1_n_6 ),
        .Q(D[13]),
        .R(U_SCRST_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \iscnt_reg[1] 
       (.C(out),
        .CE(scnt_ce),
        .D(\iscnt_reg[0]_i_2_n_6 ),
        .Q(D[1]),
        .R(U_SCRST_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \iscnt_reg[2] 
       (.C(out),
        .CE(scnt_ce),
        .D(\iscnt_reg[0]_i_2_n_5 ),
        .Q(D[2]),
        .R(U_SCRST_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \iscnt_reg[3] 
       (.C(out),
        .CE(scnt_ce),
        .D(\iscnt_reg[0]_i_2_n_4 ),
        .Q(D[3]),
        .R(U_SCRST_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \iscnt_reg[4] 
       (.C(out),
        .CE(scnt_ce),
        .D(\iscnt_reg[4]_i_1_n_7 ),
        .Q(D[4]),
        .R(U_SCRST_n_1));
  CARRY4 \iscnt_reg[4]_i_1 
       (.CI(\iscnt_reg[0]_i_2_n_0 ),
        .CO({\iscnt_reg[4]_i_1_n_0 ,\NLW_iscnt_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iscnt_reg[4]_i_1_n_4 ,\iscnt_reg[4]_i_1_n_5 ,\iscnt_reg[4]_i_1_n_6 ,\iscnt_reg[4]_i_1_n_7 }),
        .S(D[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \iscnt_reg[5] 
       (.C(out),
        .CE(scnt_ce),
        .D(\iscnt_reg[4]_i_1_n_6 ),
        .Q(D[5]),
        .R(U_SCRST_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \iscnt_reg[6] 
       (.C(out),
        .CE(scnt_ce),
        .D(\iscnt_reg[4]_i_1_n_5 ),
        .Q(D[6]),
        .R(U_SCRST_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \iscnt_reg[7] 
       (.C(out),
        .CE(scnt_ce),
        .D(\iscnt_reg[4]_i_1_n_4 ),
        .Q(D[7]),
        .R(U_SCRST_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \iscnt_reg[8] 
       (.C(out),
        .CE(scnt_ce),
        .D(\iscnt_reg[8]_i_1_n_7 ),
        .Q(D[8]),
        .R(U_SCRST_n_1));
  CARRY4 \iscnt_reg[8]_i_1 
       (.CI(\iscnt_reg[4]_i_1_n_0 ),
        .CO({\iscnt_reg[8]_i_1_n_0 ,\NLW_iscnt_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iscnt_reg[8]_i_1_n_4 ,\iscnt_reg[8]_i_1_n_5 ,\iscnt_reg[8]_i_1_n_6 ,\iscnt_reg[8]_i_1_n_7 }),
        .S(D[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \iscnt_reg[9] 
       (.C(out),
        .CE(scnt_ce),
        .D(\iscnt_reg[8]_i_1_n_6 ),
        .Q(D[9]),
        .R(U_SCRST_n_1));
  dsi_debug_ltlib_v1_0_0_match_nodelay_31 u_scnt_cmp
       (.E(E),
        .PROBES_I(D),
        .SRL_D_I(cfg_data_2),
        .SRL_Q_O(SRL_Q_O),
        .arm_ctrl(arm_ctrl),
        .out(out),
        .s_dclk_o(s_dclk_o),
        .scnt_cmp_temp(scnt_cmp_temp));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    u_scnt_cmp_q
       (.C(out),
        .CE(scnt_cmp_ce),
        .D(scnt_cmp_temp),
        .Q(\iscnt_reg[13]_0 ),
        .R(cmp_reset));
endmodule

(* ORIG_REF_NAME = "ila_v6_2_0_ila_cap_window_counter" *) 
module dsi_debug_ila_v6_2_0_ila_cap_window_counter
   (u_wcnt_lcmp_q_0,
    wcnt_hcmp,
    D,
    DOUT_O,
    \I_YESLUT6.I_YES_OREG.O_reg_reg ,
    u_wcnt_hcmp_q_0,
    E,
    SRL_Q_O,
    A,
    s_dclk_o,
    cmp_reset,
    wcnt_lcmp_temp,
    out,
    wcnt_hcmp_temp,
    Q);
  output [0:0]u_wcnt_lcmp_q_0;
  output wcnt_hcmp;
  output [13:0]D;
  output DOUT_O;
  output \I_YESLUT6.I_YES_OREG.O_reg_reg ;
  output u_wcnt_hcmp_q_0;
  input [0:0]E;
  input SRL_Q_O;
  input [3:0]A;
  input s_dclk_o;
  input cmp_reset;
  input wcnt_lcmp_temp;
  input out;
  input wcnt_hcmp_temp;
  input [0:0]Q;

  wire [3:0]A;
  wire [13:0]D;
  wire DOUT_O;
  wire [0:0]E;
  wire \I_YESLUT6.I_YES_OREG.O_reg_reg ;
  wire [0:0]Q;
  wire SRL_Q_O;
  wire [13:0]\allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly2 ;
  wire cfg_data_0;
  wire cfg_data_1;
  wire cfg_data_2;
  wire cfg_data_3;
  wire cmp_reset;
  wire \iwcnt[0]_i_5_n_0 ;
  wire \iwcnt_reg[0]_i_1_n_0 ;
  wire \iwcnt_reg[0]_i_1_n_4 ;
  wire \iwcnt_reg[0]_i_1_n_5 ;
  wire \iwcnt_reg[0]_i_1_n_6 ;
  wire \iwcnt_reg[0]_i_1_n_7 ;
  wire \iwcnt_reg[12]_i_1_n_6 ;
  wire \iwcnt_reg[12]_i_1_n_7 ;
  wire \iwcnt_reg[4]_i_1_n_0 ;
  wire \iwcnt_reg[4]_i_1_n_4 ;
  wire \iwcnt_reg[4]_i_1_n_5 ;
  wire \iwcnt_reg[4]_i_1_n_6 ;
  wire \iwcnt_reg[4]_i_1_n_7 ;
  wire \iwcnt_reg[8]_i_1_n_0 ;
  wire \iwcnt_reg[8]_i_1_n_4 ;
  wire \iwcnt_reg[8]_i_1_n_5 ;
  wire \iwcnt_reg[8]_i_1_n_6 ;
  wire \iwcnt_reg[8]_i_1_n_7 ;
  wire out;
  wire s_dclk_o;
  wire u_wcnt_hcmp_q_0;
  wire [0:0]u_wcnt_lcmp_q_0;
  wire wcnt_ce;
  wire wcnt_hcmp;
  wire wcnt_hcmp_ce;
  wire wcnt_hcmp_temp;
  wire wcnt_lcmp_ce;
  wire wcnt_lcmp_temp;
  wire [2:0]\NLW_iwcnt_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_iwcnt_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_iwcnt_reg[12]_i_1_O_UNCONNECTED ;
  wire [2:0]\NLW_iwcnt_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_iwcnt_reg[8]_i_1_CO_UNCONNECTED ;

  dsi_debug_ltlib_v1_0_0_cfglut4 U_WCE
       (.A(A),
        .E(E),
        .SRL_Q_O(SRL_Q_O),
        .cfg_data_0(cfg_data_0),
        .s_dclk_o(s_dclk_o),
        .wcnt_ce(wcnt_ce));
  dsi_debug_ltlib_v1_0_0_cfglut5 U_WHCMPCE
       (.A({wcnt_hcmp,A}),
        .E(E),
        .SRL_D_I(cfg_data_3),
        .SRL_Q_O(cfg_data_2),
        .s_dclk_o(s_dclk_o),
        .wcnt_hcmp_ce(wcnt_hcmp_ce));
  dsi_debug_ltlib_v1_0_0_cfglut5_22 U_WLCMPCE
       (.A({u_wcnt_lcmp_q_0,A}),
        .E(E),
        .SRL_D_I(cfg_data_1),
        .cfg_data_0(cfg_data_0),
        .s_dclk_o(s_dclk_o),
        .wcnt_lcmp_ce(wcnt_lcmp_ce));
  LUT1 #(
    .INIT(2'h1)) 
    \iwcnt[0]_i_5 
       (.I0(D[0]),
        .O(\iwcnt[0]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \iwcnt_reg[0] 
       (.C(out),
        .CE(wcnt_ce),
        .D(\iwcnt_reg[0]_i_1_n_7 ),
        .Q(D[0]),
        .R(Q));
  CARRY4 \iwcnt_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\iwcnt_reg[0]_i_1_n_0 ,\NLW_iwcnt_reg[0]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\iwcnt_reg[0]_i_1_n_4 ,\iwcnt_reg[0]_i_1_n_5 ,\iwcnt_reg[0]_i_1_n_6 ,\iwcnt_reg[0]_i_1_n_7 }),
        .S({D[3:1],\iwcnt[0]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \iwcnt_reg[10] 
       (.C(out),
        .CE(wcnt_ce),
        .D(\iwcnt_reg[8]_i_1_n_5 ),
        .Q(D[10]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \iwcnt_reg[11] 
       (.C(out),
        .CE(wcnt_ce),
        .D(\iwcnt_reg[8]_i_1_n_4 ),
        .Q(D[11]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \iwcnt_reg[12] 
       (.C(out),
        .CE(wcnt_ce),
        .D(\iwcnt_reg[12]_i_1_n_7 ),
        .Q(D[12]),
        .R(Q));
  CARRY4 \iwcnt_reg[12]_i_1 
       (.CI(\iwcnt_reg[8]_i_1_n_0 ),
        .CO(\NLW_iwcnt_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_iwcnt_reg[12]_i_1_O_UNCONNECTED [3:2],\iwcnt_reg[12]_i_1_n_6 ,\iwcnt_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,D[13:12]}));
  FDRE #(
    .INIT(1'b0)) 
    \iwcnt_reg[13] 
       (.C(out),
        .CE(wcnt_ce),
        .D(\iwcnt_reg[12]_i_1_n_6 ),
        .Q(D[13]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \iwcnt_reg[1] 
       (.C(out),
        .CE(wcnt_ce),
        .D(\iwcnt_reg[0]_i_1_n_6 ),
        .Q(D[1]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \iwcnt_reg[2] 
       (.C(out),
        .CE(wcnt_ce),
        .D(\iwcnt_reg[0]_i_1_n_5 ),
        .Q(D[2]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \iwcnt_reg[3] 
       (.C(out),
        .CE(wcnt_ce),
        .D(\iwcnt_reg[0]_i_1_n_4 ),
        .Q(D[3]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \iwcnt_reg[4] 
       (.C(out),
        .CE(wcnt_ce),
        .D(\iwcnt_reg[4]_i_1_n_7 ),
        .Q(D[4]),
        .R(Q));
  CARRY4 \iwcnt_reg[4]_i_1 
       (.CI(\iwcnt_reg[0]_i_1_n_0 ),
        .CO({\iwcnt_reg[4]_i_1_n_0 ,\NLW_iwcnt_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iwcnt_reg[4]_i_1_n_4 ,\iwcnt_reg[4]_i_1_n_5 ,\iwcnt_reg[4]_i_1_n_6 ,\iwcnt_reg[4]_i_1_n_7 }),
        .S(D[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \iwcnt_reg[5] 
       (.C(out),
        .CE(wcnt_ce),
        .D(\iwcnt_reg[4]_i_1_n_6 ),
        .Q(D[5]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \iwcnt_reg[6] 
       (.C(out),
        .CE(wcnt_ce),
        .D(\iwcnt_reg[4]_i_1_n_5 ),
        .Q(D[6]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \iwcnt_reg[7] 
       (.C(out),
        .CE(wcnt_ce),
        .D(\iwcnt_reg[4]_i_1_n_4 ),
        .Q(D[7]),
        .R(Q));
  FDRE #(
    .INIT(1'b0)) 
    \iwcnt_reg[8] 
       (.C(out),
        .CE(wcnt_ce),
        .D(\iwcnt_reg[8]_i_1_n_7 ),
        .Q(D[8]),
        .R(Q));
  CARRY4 \iwcnt_reg[8]_i_1 
       (.CI(\iwcnt_reg[4]_i_1_n_0 ),
        .CO({\iwcnt_reg[8]_i_1_n_0 ,\NLW_iwcnt_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\iwcnt_reg[8]_i_1_n_4 ,\iwcnt_reg[8]_i_1_n_5 ,\iwcnt_reg[8]_i_1_n_6 ,\iwcnt_reg[8]_i_1_n_7 }),
        .S(D[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \iwcnt_reg[9] 
       (.C(out),
        .CE(wcnt_ce),
        .D(\iwcnt_reg[8]_i_1_n_6 ),
        .Q(D[9]),
        .R(Q));
  dsi_debug_ltlib_v1_0_0_match_nodelay u_wcnt_hcmp
       (.E(E),
        .\I_YESLUT6.I_YES_OREG.O_reg_reg (\I_YESLUT6.I_YES_OREG.O_reg_reg ),
        .PROBES_I({\allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly2 [13],D[13],\allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly2 [12],D[12],\allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly2 [11],D[11],\allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly2 [10],D[10],\allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly2 [9],D[9],\allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly2 [8],D[8],\allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly2 [7],D[7],\allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly2 [6],D[6],\allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly2 [5],D[5],\allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly2 [4],D[4],\allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly2 [3],D[3],\allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly2 [2],D[2],\allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly2 [1],D[1],\allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly2 [0],D[0]}),
        .SRL_D_I(cfg_data_3),
        .s_dclk_o(s_dclk_o),
        .u_wcnt_hcmp_q(u_wcnt_hcmp_q_0));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    u_wcnt_hcmp_q
       (.C(out),
        .CE(wcnt_hcmp_ce),
        .D(wcnt_hcmp_temp),
        .Q(wcnt_hcmp),
        .R(cmp_reset));
  dsi_debug_ltlib_v1_0_0_match_nodelay_23 u_wcnt_lcmp
       (.DOUT_O(DOUT_O),
        .E(E),
        .PROBES_I(D),
        .Q(\allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly2 ),
        .SRL_D_I(cfg_data_1),
        .SRL_Q_O(cfg_data_2),
        .out(out),
        .s_dclk_o(s_dclk_o));
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b0),
    .IS_D_INVERTED(1'b0),
    .IS_R_INVERTED(1'b0)) 
    u_wcnt_lcmp_q
       (.C(out),
        .CE(wcnt_lcmp_ce),
        .D(wcnt_lcmp_temp),
        .Q(u_wcnt_lcmp_q_0),
        .R(cmp_reset));
endmodule

(* ORIG_REF_NAME = "ila_v6_2_0_ila_core" *) 
module dsi_debug_ila_v6_2_0_ila_core
   (SL_OPORT_O,
    probe0,
    out,
    SL_IPORT_I,
    DUMMY_I);
  output [16:0]SL_OPORT_O;
  input [1:0]probe0;
  input out;
  input [36:0]SL_IPORT_I;
  input DUMMY_I;

  wire DUMMY_I;
  wire O_reg;
  wire [36:0]SL_IPORT_I;
  wire [16:0]SL_OPORT_O;
  wire TRIGGER_EQ;
  wire arm_ctrl;
  wire arm_status;
  wire basic_trigger;
  wire cap_done;
  wire cap_trigger_out;
  wire [13:0]cap_wr_addr;
  wire cap_wr_en;
  wire [13:0]capture_cnt;
  wire capture_ctrl_config_cs_serial_input;
  wire capture_ctrl_config_en;
  wire capture_ctrl_config_serial_output;
  wire [6:0]current_state;
  wire data_out_en;
  wire en_adv_trigger;
  wire halt_ctrl;
  wire halt_status;
  wire [2:0]mem_data_out;
  wire mu_config_cs_serial_input;
  wire mu_config_cs_serial_output;
  wire mu_config_cs_shift_en;
  wire out;
  wire p_0_in;
  wire [1:0]probe0;
  wire [1:0]probe_data;
  wire read_addr_reset;
  wire [3:0]reset;
  wire s_dclk;
  wire \shifted_data_in_reg[7][0]_srl8_n_0 ;
  wire \shifted_data_in_reg[7][1]_srl8_n_0 ;
  wire \shifted_data_in_reg_n_0_[8][0] ;
  wire \shifted_data_in_reg_n_0_[8][1] ;
  wire tc_config_cs_serial_input;
  wire tc_config_cs_serial_output;
  wire tc_config_cs_shift_en;
  wire [1:1]trace_data_ack;
  wire \trace_data_ack_reg_n_0_[0] ;
  wire [13:0]trace_read_addr;
  wire trace_read_en;
  wire trigger_i;
  wire \u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp ;
  wire \u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp1 ;
  wire \u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp ;
  wire \u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp1 ;
  wire u_ila_cap_ctrl_n_1;
  wire u_ila_regs_n_21;
  wire u_ila_regs_n_22;
  wire u_ila_regs_n_23;
  wire u_ila_regs_n_29;
  wire u_ila_regs_n_31;
  wire u_ila_regs_n_32;
  wire u_ila_regs_n_33;
  wire u_ila_regs_n_34;
  wire u_ila_regs_n_35;
  wire u_ila_regs_n_36;
  wire u_ila_regs_n_37;
  wire u_ila_regs_n_38;
  wire u_ila_regs_n_39;
  wire u_ila_regs_n_40;
  wire u_ila_regs_n_41;
  wire u_ila_regs_n_42;
  wire u_ila_regs_n_43;
  wire u_ila_regs_n_44;
  wire u_ila_regs_n_45;
  wire u_ila_regs_n_46;
  wire u_ila_regs_n_47;
  wire u_ila_regs_n_48;
  wire u_ila_regs_n_49;
  wire u_ila_regs_n_50;
  wire u_ila_reset_ctrl_n_6;
  wire xsdb_memory_read_inst_n_1;
  wire xsdb_memory_read_inst_n_19;
  wire xsdb_memory_read_inst_n_2;
  wire xsdb_memory_read_inst_n_20;
  wire xsdb_memory_read_inst_n_21;
  wire xsdb_memory_read_inst_n_22;
  wire xsdb_memory_read_inst_n_23;
  wire xsdb_memory_read_inst_n_24;
  wire xsdb_memory_read_inst_n_25;
  wire xsdb_memory_read_inst_n_26;
  wire xsdb_memory_read_inst_n_27;
  wire xsdb_memory_read_inst_n_3;
  wire xsdb_memory_read_inst_n_30;
  wire xsdb_memory_read_inst_n_31;
  wire xsdb_memory_read_inst_n_32;
  wire xsdb_memory_read_inst_n_34;
  wire xsdb_memory_read_inst_n_35;
  wire xsdb_memory_read_inst_n_36;
  wire xsdb_memory_read_inst_n_4;

  FDRE #(
    .INIT(1'b0)) 
    basic_trigger_reg
       (.C(out),
        .CE(1'b1),
        .D(TRIGGER_EQ),
        .Q(basic_trigger),
        .R(1'b0));
  dsi_debug_ila_v6_2_0_ila_trace_memory ila_trace_memory_inst
       (.ADDRA(cap_wr_addr),
        .D(trace_read_en),
        .DINA({cap_trigger_out,\shifted_data_in_reg_n_0_[8][1] ,\shifted_data_in_reg_n_0_[8][0] }),
        .DOUTB(mem_data_out),
        .ENA(cap_wr_en),
        .Q(trace_read_addr),
        .out(out),
        .s_dclk_o(s_dclk));
  (* srl_bus_name = "U0/\ila_core_inst/shifted_data_in_reg[7] " *) 
  (* srl_name = "U0/\ila_core_inst/shifted_data_in_reg[7][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shifted_data_in_reg[7][0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(out),
        .D(probe0[0]),
        .Q(\shifted_data_in_reg[7][0]_srl8_n_0 ));
  (* srl_bus_name = "U0/\ila_core_inst/shifted_data_in_reg[7] " *) 
  (* srl_name = "U0/\ila_core_inst/shifted_data_in_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \shifted_data_in_reg[7][1]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(out),
        .D(probe0[1]),
        .Q(\shifted_data_in_reg[7][1]_srl8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shifted_data_in_reg[8][0] 
       (.C(out),
        .CE(1'b1),
        .D(\shifted_data_in_reg[7][0]_srl8_n_0 ),
        .Q(\shifted_data_in_reg_n_0_[8][0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shifted_data_in_reg[8][1] 
       (.C(out),
        .CE(1'b1),
        .D(\shifted_data_in_reg[7][1]_srl8_n_0 ),
        .Q(\shifted_data_in_reg_n_0_[8][1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \trace_data_ack_reg[0] 
       (.C(s_dclk),
        .CE(1'b1),
        .D(trace_read_en),
        .Q(\trace_data_ack_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \trace_data_ack_reg[1] 
       (.C(s_dclk),
        .CE(1'b1),
        .D(\trace_data_ack_reg_n_0_[0] ),
        .Q(trace_data_ack),
        .R(1'b0));
  dsi_debug_ila_v6_2_0_ila_cap_ctrl_legacy u_ila_cap_ctrl
       (.A({u_ila_regs_n_29,trigger_i}),
        .D(capture_ctrl_config_cs_serial_input),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (cap_wr_addr),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (cap_wr_en),
        .DOUT_O(\u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp1 ),
        .E(capture_ctrl_config_en),
        .Q(reset[1:0]),
        .arm_ctrl(arm_ctrl),
        .basic_trigger(basic_trigger),
        .capture_ctrl_config_serial_output(capture_ctrl_config_serial_output),
        .en_adv_trigger(en_adv_trigger),
        .out(out),
        .prev_cap_done_reg({cap_done,cap_trigger_out}),
        .\reset_out_reg[0] (u_ila_reset_ctrl_n_6),
        .s_dclk_o(s_dclk),
        .u_wcnt_hcmp_q(\u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp1 ),
        .wcnt_hcmp_temp(\u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp ),
        .wcnt_lcmp_temp(\u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp ),
        .\xsdb_reg_reg[13] (capture_cnt),
        .\xsdb_reg_reg[1] ({O_reg,u_ila_cap_ctrl_n_1}));
  dsi_debug_ila_v6_2_0_ila_register u_ila_regs
       (.A({u_ila_regs_n_29,trigger_i}),
        .CAP_DONE_O_reg({cap_done,cap_trigger_out,halt_status,arm_status}),
        .D(capture_ctrl_config_cs_serial_input),
        .DOUT_O(\u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp1 ),
        .DUMMY_I(DUMMY_I),
        .E(capture_ctrl_config_en),
        .\I_YESLUT6.I_YES_OREG.O_reg_reg ({O_reg,u_ila_cap_ctrl_n_1}),
        .O(xsdb_memory_read_inst_n_27),
        .Q({current_state[6],current_state[0]}),
        .SL_IPORT_I(SL_IPORT_I),
        .SL_OPORT_O(SL_OPORT_O),
        .SR(read_addr_reset),
        .arm_ctrl(arm_ctrl),
        .basic_trigger(basic_trigger),
        .capture_ctrl_config_serial_output(capture_ctrl_config_serial_output),
        .\captured_samples_reg[13] (capture_cnt),
        .\current_state_reg[1] ({u_ila_regs_n_31,u_ila_regs_n_32}),
        .\current_state_reg[1]_0 (u_ila_regs_n_33),
        .\current_state_reg[1]_1 (u_ila_regs_n_34),
        .\current_state_reg[1]_2 (u_ila_regs_n_35),
        .\current_state_reg[1]_3 (xsdb_memory_read_inst_n_31),
        .\current_state_reg[1]_4 (xsdb_memory_read_inst_n_30),
        .\current_state_reg[2] (xsdb_memory_read_inst_n_32),
        .\current_state_reg[6] (u_ila_regs_n_50),
        .data_out_en(data_out_en),
        .en_adv_trigger(en_adv_trigger),
        .halt_ctrl(halt_ctrl),
        .\input_data_reg[0] (xsdb_memory_read_inst_n_36),
        .\input_data_reg[1] (xsdb_memory_read_inst_n_35),
        .\input_data_reg[2] (xsdb_memory_read_inst_n_34),
        .mu_config_cs_serial_output(mu_config_cs_serial_output),
        .\parallel_dout_reg[0] (mu_config_cs_shift_en),
        .\parallel_dout_reg[0]_0 (tc_config_cs_shift_en),
        .probe0(probe0),
        .\probeDelay1_reg[1] (probe_data),
        .\read_addr_reg[0] ({xsdb_memory_read_inst_n_19,xsdb_memory_read_inst_n_20,xsdb_memory_read_inst_n_21,xsdb_memory_read_inst_n_22}),
        .\read_addr_reg[0]_0 ({xsdb_memory_read_inst_n_1,xsdb_memory_read_inst_n_2,xsdb_memory_read_inst_n_3,xsdb_memory_read_inst_n_4}),
        .\read_addr_reg[0]_1 (trace_read_addr[0]),
        .\read_addr_reg[12] ({xsdb_memory_read_inst_n_23,xsdb_memory_read_inst_n_24,xsdb_memory_read_inst_n_25,xsdb_memory_read_inst_n_26}),
        .\read_addr_reg[13] ({u_ila_regs_n_36,u_ila_regs_n_37,u_ila_regs_n_38,u_ila_regs_n_39,u_ila_regs_n_40,u_ila_regs_n_41,u_ila_regs_n_42,u_ila_regs_n_43,u_ila_regs_n_44,u_ila_regs_n_45,u_ila_regs_n_46,u_ila_regs_n_47,u_ila_regs_n_48,u_ila_regs_n_49}),
        .s_dclk_o(s_dclk),
        .shift_en_reg(mu_config_cs_serial_input),
        .shift_en_reg_0(tc_config_cs_serial_input),
        .shift_en_reg_1(\u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp1 ),
        .tc_config_cs_serial_output(tc_config_cs_serial_output),
        .wcnt_hcmp_temp(\u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp ),
        .wcnt_lcmp_temp(\u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp ),
        .\xsdb_reg_reg[0] (u_ila_regs_n_23),
        .\xsdb_reg_reg[1] (u_ila_regs_n_22),
        .\xsdb_reg_reg[2] (u_ila_regs_n_21));
  dsi_debug_ila_v6_2_0_ila_reset_ctrl u_ila_reset_ctrl
       (.CAP_DONE_O_reg(cap_done),
        .Q({p_0_in,reset[3],reset[1:0]}),
        .arm_ctrl(arm_ctrl),
        .\captured_samples_reg[0] (u_ila_reset_ctrl_n_6),
        .halt_ctrl(halt_ctrl),
        .out(out),
        .s_dclk_o(s_dclk),
        .\xsdb_reg_reg[1] ({halt_status,arm_status}));
  dsi_debug_ila_v6_2_0_ila_trigger u_trig
       (.D(probe_data),
        .Q({p_0_in,reset[3],reset[0]}),
        .TRIGGER_EQ(TRIGGER_EQ),
        .mu_config_cs_serial_output(mu_config_cs_serial_output),
        .out(out),
        .\parallel_dout_reg[15] (mu_config_cs_serial_input),
        .\parallel_dout_reg[15]_0 (tc_config_cs_serial_input),
        .s_dclk_o(s_dclk),
        .shift_en_reg(mu_config_cs_shift_en),
        .shift_en_reg_0(tc_config_cs_shift_en),
        .tc_config_cs_serial_output(tc_config_cs_serial_output));
  dsi_debug_ltlib_v1_0_0_generic_memrd xsdb_memory_read_inst
       (.D({u_ila_regs_n_31,u_ila_regs_n_32}),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (trace_read_en),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (mem_data_out),
        .\G_1PIPE_IFACE.s_daddr_r_reg[10] (u_ila_regs_n_50),
        .\G_1PIPE_IFACE.s_daddr_r_reg[1] (u_ila_regs_n_33),
        .\G_1PIPE_IFACE.s_daddr_r_reg[6] (u_ila_regs_n_34),
        .\G_1PIPE_IFACE.s_daddr_r_reg[8] (u_ila_regs_n_35),
        .O(xsdb_memory_read_inst_n_27),
        .Q(trace_read_addr),
        .SR(read_addr_reset),
        .\current_state_reg[0]_0 (xsdb_memory_read_inst_n_30),
        .\current_state_reg[0]_1 (xsdb_memory_read_inst_n_31),
        .\current_state_reg[1]_0 (xsdb_memory_read_inst_n_32),
        .\current_state_reg[6]_0 ({current_state[6],current_state[0]}),
        .data_out_en(data_out_en),
        .\read_addr_reg[12]_0 ({xsdb_memory_read_inst_n_23,xsdb_memory_read_inst_n_24,xsdb_memory_read_inst_n_25,xsdb_memory_read_inst_n_26}),
        .\read_addr_reg[4]_0 ({xsdb_memory_read_inst_n_1,xsdb_memory_read_inst_n_2,xsdb_memory_read_inst_n_3,xsdb_memory_read_inst_n_4}),
        .\read_addr_reg[8]_0 ({xsdb_memory_read_inst_n_19,xsdb_memory_read_inst_n_20,xsdb_memory_read_inst_n_21,xsdb_memory_read_inst_n_22}),
        .s_dclk_o(s_dclk),
        .\trace_data_ack_reg[1] (trace_data_ack),
        .\xsdb_reg_reg[0] (xsdb_memory_read_inst_n_36),
        .\xsdb_reg_reg[0]_0 (u_ila_regs_n_23),
        .\xsdb_reg_reg[13] ({u_ila_regs_n_36,u_ila_regs_n_37,u_ila_regs_n_38,u_ila_regs_n_39,u_ila_regs_n_40,u_ila_regs_n_41,u_ila_regs_n_42,u_ila_regs_n_43,u_ila_regs_n_44,u_ila_regs_n_45,u_ila_regs_n_46,u_ila_regs_n_47,u_ila_regs_n_48,u_ila_regs_n_49}),
        .\xsdb_reg_reg[1] (xsdb_memory_read_inst_n_35),
        .\xsdb_reg_reg[1]_0 (u_ila_regs_n_22),
        .\xsdb_reg_reg[2] (xsdb_memory_read_inst_n_34),
        .\xsdb_reg_reg[2]_0 (u_ila_regs_n_21));
endmodule

(* ORIG_REF_NAME = "ila_v6_2_0_ila_register" *) 
module dsi_debug_ila_v6_2_0_ila_register
   (s_dclk_o,
    SL_OPORT_O,
    capture_ctrl_config_serial_output,
    mu_config_cs_serial_output,
    tc_config_cs_serial_output,
    \xsdb_reg_reg[2] ,
    \xsdb_reg_reg[1] ,
    \xsdb_reg_reg[0] ,
    E,
    \parallel_dout_reg[0] ,
    \parallel_dout_reg[0]_0 ,
    SR,
    en_adv_trigger,
    A,
    \current_state_reg[1] ,
    \current_state_reg[1]_0 ,
    \current_state_reg[1]_1 ,
    \current_state_reg[1]_2 ,
    \read_addr_reg[13] ,
    \current_state_reg[6] ,
    arm_ctrl,
    halt_ctrl,
    wcnt_lcmp_temp,
    wcnt_hcmp_temp,
    \probeDelay1_reg[1] ,
    SL_IPORT_I,
    D,
    shift_en_reg,
    shift_en_reg_0,
    \input_data_reg[2] ,
    \input_data_reg[1] ,
    \input_data_reg[0] ,
    data_out_en,
    DUMMY_I,
    Q,
    \current_state_reg[2] ,
    O,
    \read_addr_reg[12] ,
    \read_addr_reg[0] ,
    \read_addr_reg[0]_0 ,
    \read_addr_reg[0]_1 ,
    \current_state_reg[1]_3 ,
    \current_state_reg[1]_4 ,
    DOUT_O,
    shift_en_reg_1,
    basic_trigger,
    probe0,
    CAP_DONE_O_reg,
    \captured_samples_reg[13] ,
    \I_YESLUT6.I_YES_OREG.O_reg_reg );
  output s_dclk_o;
  output [16:0]SL_OPORT_O;
  output capture_ctrl_config_serial_output;
  output mu_config_cs_serial_output;
  output tc_config_cs_serial_output;
  output \xsdb_reg_reg[2] ;
  output \xsdb_reg_reg[1] ;
  output \xsdb_reg_reg[0] ;
  output [0:0]E;
  output [0:0]\parallel_dout_reg[0] ;
  output [0:0]\parallel_dout_reg[0]_0 ;
  output [0:0]SR;
  output en_adv_trigger;
  output [1:0]A;
  output [1:0]\current_state_reg[1] ;
  output \current_state_reg[1]_0 ;
  output \current_state_reg[1]_1 ;
  output \current_state_reg[1]_2 ;
  output [13:0]\read_addr_reg[13] ;
  output \current_state_reg[6] ;
  output arm_ctrl;
  output halt_ctrl;
  output wcnt_lcmp_temp;
  output wcnt_hcmp_temp;
  output [1:0]\probeDelay1_reg[1] ;
  input [36:0]SL_IPORT_I;
  input [0:0]D;
  input [0:0]shift_en_reg;
  input [0:0]shift_en_reg_0;
  input \input_data_reg[2] ;
  input \input_data_reg[1] ;
  input \input_data_reg[0] ;
  input data_out_en;
  input DUMMY_I;
  input [1:0]Q;
  input \current_state_reg[2] ;
  input [0:0]O;
  input [3:0]\read_addr_reg[12] ;
  input [3:0]\read_addr_reg[0] ;
  input [3:0]\read_addr_reg[0]_0 ;
  input [0:0]\read_addr_reg[0]_1 ;
  input \current_state_reg[1]_3 ;
  input \current_state_reg[1]_4 ;
  input DOUT_O;
  input shift_en_reg_1;
  input basic_trigger;
  input [1:0]probe0;
  input [3:0]CAP_DONE_O_reg;
  input [13:0]\captured_samples_reg[13] ;
  input [1:0]\I_YESLUT6.I_YES_OREG.O_reg_reg ;

  wire [1:0]A;
  wire [3:0]CAP_DONE_O_reg;
  wire [0:0]D;
  wire DOUT_O;
  wire DUMMY_I;
  wire [0:0]E;
  wire [1:0]\I_YESLUT6.I_YES_OREG.O_reg_reg ;
  wire \MU_SRL[0].mu_srl_reg_n_10 ;
  wire \MU_SRL[0].mu_srl_reg_n_11 ;
  wire \MU_SRL[0].mu_srl_reg_n_12 ;
  wire \MU_SRL[0].mu_srl_reg_n_13 ;
  wire \MU_SRL[0].mu_srl_reg_n_14 ;
  wire \MU_SRL[0].mu_srl_reg_n_15 ;
  wire \MU_SRL[0].mu_srl_reg_n_16 ;
  wire \MU_SRL[0].mu_srl_reg_n_17 ;
  wire \MU_SRL[0].mu_srl_reg_n_18 ;
  wire \MU_SRL[0].mu_srl_reg_n_19 ;
  wire \MU_SRL[0].mu_srl_reg_n_2 ;
  wire \MU_SRL[0].mu_srl_reg_n_3 ;
  wire \MU_SRL[0].mu_srl_reg_n_4 ;
  wire \MU_SRL[0].mu_srl_reg_n_5 ;
  wire \MU_SRL[0].mu_srl_reg_n_6 ;
  wire \MU_SRL[0].mu_srl_reg_n_7 ;
  wire \MU_SRL[0].mu_srl_reg_n_8 ;
  wire \MU_SRL[0].mu_srl_reg_n_9 ;
  wire [0:0]O;
  wire [1:0]Q;
  wire [36:0]SL_IPORT_I;
  wire [16:0]SL_OPORT_O;
  wire [0:0]SR;
  wire \TC_SRL[0].tc_srl_reg_n_10 ;
  wire \TC_SRL[0].tc_srl_reg_n_11 ;
  wire \TC_SRL[0].tc_srl_reg_n_12 ;
  wire \TC_SRL[0].tc_srl_reg_n_13 ;
  wire \TC_SRL[0].tc_srl_reg_n_14 ;
  wire \TC_SRL[0].tc_srl_reg_n_15 ;
  wire \TC_SRL[0].tc_srl_reg_n_16 ;
  wire \TC_SRL[0].tc_srl_reg_n_17 ;
  wire \TC_SRL[0].tc_srl_reg_n_2 ;
  wire \TC_SRL[0].tc_srl_reg_n_3 ;
  wire \TC_SRL[0].tc_srl_reg_n_4 ;
  wire \TC_SRL[0].tc_srl_reg_n_5 ;
  wire \TC_SRL[0].tc_srl_reg_n_6 ;
  wire \TC_SRL[0].tc_srl_reg_n_7 ;
  wire \TC_SRL[0].tc_srl_reg_n_8 ;
  wire \TC_SRL[0].tc_srl_reg_n_9 ;
  wire adv_drdy;
  wire adv_drdy_i_1_n_0;
  wire adv_rb_drdy3_reg_srl4_n_0;
  wire adv_rb_drdy4;
  wire arm_ctrl;
  wire basic_trigger;
  wire capture_ctrl_config_serial_output;
  wire [1:1]capture_qual_ctrl;
  wire [13:0]\captured_samples_reg[13] ;
  wire \count0[6]_i_1_n_0 ;
  wire \count0[6]_i_3_n_0 ;
  wire [6:0]count0_reg__0;
  wire \count1[6]_i_1_n_0 ;
  wire \count1[6]_i_3_n_0 ;
  wire [6:0]count1_reg__0;
  wire count_tt;
  wire count_tt_i_1_n_0;
  wire \current_state[6]_i_4_n_0 ;
  wire [1:0]\current_state_reg[1] ;
  wire \current_state_reg[1]_0 ;
  wire \current_state_reg[1]_1 ;
  wire \current_state_reg[1]_2 ;
  wire \current_state_reg[1]_3 ;
  wire \current_state_reg[1]_4 ;
  wire \current_state_reg[2] ;
  wire \current_state_reg[6] ;
  wire data_out_en;
  wire [1:1]debug_data_in;
  wire [3:1]drdyCount0;
  wire drdyCount1;
  wire \drdyCount[0]_i_1_n_0 ;
  wire \drdyCount[4]_i_1_n_0 ;
  wire \drdyCount[4]_i_2_n_0 ;
  wire \drdyCount[5]_i_2_n_0 ;
  wire \drdyCount[5]_i_3_n_0 ;
  wire \drdyCount[5]_i_5_n_0 ;
  wire \drdyCount[5]_i_6_n_0 ;
  wire \drdyCount_reg_n_0_[0] ;
  wire \drdyCount_reg_n_0_[1] ;
  wire \drdyCount_reg_n_0_[2] ;
  wire \drdyCount_reg_n_0_[3] ;
  wire \drdyCount_reg_n_0_[4] ;
  wire \drdyCount_reg_n_0_[5] ;
  wire drdy_ff7;
  wire drdy_ff7_i_3_n_0;
  wire drdy_ff8;
  wire drdy_ff8_i_2_n_0;
  wire drdy_ff8_i_3_n_0;
  wire drdy_ff8_i_4_n_0;
  wire drdy_ff9;
  wire drdy_ff9_i_2_n_0;
  wire drdy_ff9_i_3_n_0;
  wire drdy_ff9_i_4_n_0;
  wire drdy_ffa;
  wire drdy_ffa_i_1_n_0;
  wire drdy_ffa_i_2_n_0;
  wire drdy_mux_ff;
  wire drdy_mux_ff1;
  wire drdy_mux_temp;
  (* DONT_TOUCH *) wire dummy_temp;
  (* DONT_TOUCH *) wire dummy_temp1;
  wire en_adv_trigger;
  wire halt_ctrl;
  wire \input_data_reg[0] ;
  wire \input_data_reg[1] ;
  wire \input_data_reg[2] ;
  wire mu_config_cs_serial_output;
  wire [6:0]p_0_in__0;
  wire [6:0]p_0_in__1;
  wire [1:1]p_1_in;
  wire [1:1]p_2_in;
  wire [14:14]parallel_dout;
  wire [0:0]\parallel_dout_reg[0] ;
  wire [0:0]\parallel_dout_reg[0]_0 ;
  wire [1:0]probe0;
  wire [1:0]\probeDelay1_reg[1] ;
  wire [3:0]\read_addr_reg[0] ;
  wire [3:0]\read_addr_reg[0]_0 ;
  wire [0:0]\read_addr_reg[0]_1 ;
  wire [3:0]\read_addr_reg[12] ;
  wire [13:0]\read_addr_reg[13] ;
  wire [13:0]read_reset_addr;
  wire regAck_reg;
  wire \regAck_reg_n_0_[1] ;
  wire regAck_temp;
  wire regAck_temp_reg;
  wire regDrdy_i_1_n_0;
  wire regDrdy_i_2_n_0;
  wire regDrdy_i_3_n_0;
  wire regDrdy_i_4_n_0;
  wire regDrdy_i_5_n_0;
  wire regDrdy_reg_n_0;
  wire reg_15_n_0;
  wire reg_15_n_1;
  wire reg_15_n_10;
  wire reg_15_n_11;
  wire reg_15_n_12;
  wire reg_15_n_13;
  wire reg_15_n_14;
  wire reg_15_n_15;
  wire reg_15_n_16;
  wire reg_15_n_17;
  wire reg_15_n_2;
  wire reg_15_n_3;
  wire reg_15_n_4;
  wire reg_15_n_5;
  wire reg_15_n_7;
  wire reg_15_n_9;
  wire reg_16_n_28;
  wire reg_16_n_29;
  wire reg_17_n_0;
  wire reg_17_n_1;
  wire reg_17_n_10;
  wire reg_17_n_11;
  wire reg_17_n_12;
  wire reg_17_n_13;
  wire reg_17_n_14;
  wire reg_17_n_15;
  wire reg_17_n_16;
  wire reg_17_n_2;
  wire reg_17_n_3;
  wire reg_17_n_4;
  wire reg_17_n_5;
  wire reg_17_n_6;
  wire reg_17_n_7;
  wire reg_17_n_8;
  wire reg_17_n_9;
  wire reg_18_n_0;
  wire reg_18_n_1;
  wire reg_18_n_10;
  wire reg_18_n_11;
  wire reg_18_n_12;
  wire reg_18_n_13;
  wire reg_18_n_14;
  wire reg_18_n_15;
  wire reg_18_n_2;
  wire reg_18_n_3;
  wire reg_18_n_4;
  wire reg_18_n_5;
  wire reg_18_n_6;
  wire reg_18_n_7;
  wire reg_18_n_8;
  wire reg_18_n_9;
  wire reg_19_n_0;
  wire reg_19_n_1;
  wire reg_19_n_10;
  wire reg_19_n_11;
  wire reg_19_n_12;
  wire reg_19_n_13;
  wire reg_19_n_14;
  wire reg_19_n_15;
  wire reg_19_n_2;
  wire reg_19_n_3;
  wire reg_19_n_4;
  wire reg_19_n_5;
  wire reg_19_n_6;
  wire reg_19_n_7;
  wire reg_19_n_8;
  wire reg_19_n_9;
  wire reg_1a_n_10;
  wire reg_1a_n_11;
  wire reg_1a_n_12;
  wire reg_1a_n_13;
  wire reg_1a_n_14;
  wire reg_1a_n_15;
  wire reg_1a_n_16;
  wire reg_1a_n_17;
  wire reg_1a_n_3;
  wire reg_1a_n_5;
  wire reg_1a_n_6;
  wire reg_1a_n_7;
  wire reg_1a_n_8;
  wire reg_1a_n_9;
  wire reg_6_n_0;
  wire reg_6_n_12;
  wire reg_6_n_13;
  wire reg_6_n_14;
  wire reg_6_n_15;
  wire reg_7_n_0;
  wire reg_7_n_1;
  wire reg_7_n_10;
  wire reg_7_n_11;
  wire reg_7_n_12;
  wire reg_7_n_13;
  wire reg_7_n_14;
  wire reg_7_n_15;
  wire reg_7_n_16;
  wire reg_7_n_19;
  wire reg_7_n_20;
  wire reg_7_n_21;
  wire reg_7_n_3;
  wire reg_7_n_4;
  wire reg_7_n_5;
  wire reg_7_n_6;
  wire reg_7_n_7;
  wire reg_7_n_8;
  wire reg_7_n_9;
  wire reg_80_n_0;
  wire reg_80_n_1;
  wire reg_82_n_0;
  wire reg_82_n_1;
  wire reg_83_n_0;
  wire reg_83_n_1;
  wire reg_83_n_10;
  wire reg_83_n_11;
  wire reg_83_n_12;
  wire reg_83_n_13;
  wire reg_83_n_14;
  wire reg_83_n_15;
  wire reg_83_n_2;
  wire reg_83_n_3;
  wire reg_83_n_4;
  wire reg_83_n_5;
  wire reg_83_n_6;
  wire reg_83_n_7;
  wire reg_83_n_8;
  wire reg_83_n_9;
  wire reg_84_n_0;
  wire reg_84_n_1;
  wire reg_84_n_10;
  wire reg_84_n_11;
  wire reg_84_n_12;
  wire reg_84_n_15;
  wire reg_84_n_2;
  wire reg_84_n_3;
  wire reg_84_n_4;
  wire reg_84_n_5;
  wire reg_84_n_6;
  wire reg_84_n_7;
  wire reg_84_n_8;
  wire reg_84_n_9;
  wire reg_85_n_0;
  wire reg_85_n_1;
  wire reg_85_n_10;
  wire reg_85_n_11;
  wire reg_85_n_12;
  wire reg_85_n_13;
  wire reg_85_n_14;
  wire reg_85_n_15;
  wire reg_85_n_2;
  wire reg_85_n_3;
  wire reg_85_n_4;
  wire reg_85_n_5;
  wire reg_85_n_6;
  wire reg_85_n_7;
  wire reg_85_n_8;
  wire reg_85_n_9;
  wire reg_887_n_0;
  wire reg_88d_n_0;
  wire reg_88d_n_1;
  wire reg_8_n_0;
  wire reg_8_n_1;
  wire reg_8_n_2;
  wire reg_8_n_3;
  wire reg_9_n_0;
  wire reg_9_n_1;
  wire reg_9_n_10;
  wire reg_9_n_11;
  wire reg_9_n_12;
  wire reg_9_n_13;
  wire reg_9_n_2;
  wire reg_9_n_3;
  wire reg_9_n_4;
  wire reg_9_n_5;
  wire reg_9_n_6;
  wire reg_9_n_7;
  wire reg_9_n_8;
  wire reg_9_n_9;
  wire reg_srl_fff_n_10;
  wire reg_srl_fff_n_11;
  wire reg_srl_fff_n_12;
  wire reg_srl_fff_n_13;
  wire reg_srl_fff_n_14;
  wire reg_srl_fff_n_15;
  wire reg_srl_fff_n_16;
  wire reg_srl_fff_n_17;
  wire reg_srl_fff_n_18;
  wire reg_srl_fff_n_2;
  wire reg_srl_fff_n_4;
  wire reg_srl_fff_n_5;
  wire reg_srl_fff_n_6;
  wire reg_srl_fff_n_7;
  wire reg_srl_fff_n_8;
  wire reg_srl_fff_n_9;
  wire reg_stream_ffd_n_0;
  wire reg_stream_ffd_n_10;
  wire reg_stream_ffd_n_11;
  wire reg_stream_ffd_n_12;
  wire reg_stream_ffd_n_13;
  wire reg_stream_ffd_n_14;
  wire reg_stream_ffd_n_15;
  wire reg_stream_ffd_n_16;
  wire reg_stream_ffd_n_17;
  wire reg_stream_ffd_n_18;
  wire reg_stream_ffd_n_2;
  wire reg_stream_ffd_n_3;
  wire reg_stream_ffd_n_6;
  wire reg_stream_ffd_n_7;
  wire reg_stream_ffd_n_8;
  wire reg_stream_ffd_n_9;
  wire reg_stream_ffe_n_3;
  wire reg_stream_ffe_n_4;
  wire [16:0]s_daddr;
  wire s_dclk_o;
  wire s_den;
  wire [15:0]s_di;
  wire s_dwe;
  wire s_rst;
  wire sel;
  wire [0:0]shift_en_reg;
  wire [0:0]shift_en_reg_0;
  wire shift_en_reg_1;
  wire \shift_reg0[0]_i_1_n_0 ;
  wire \shift_reg0[0]_i_2_n_0 ;
  wire \shift_reg0[0]_i_3_n_0 ;
  wire \shift_reg0_reg_n_0_[0] ;
  wire \shift_reg1[0]_i_1_n_0 ;
  wire \shift_reg1[0]_i_2_n_0 ;
  wire \shift_reg1[0]_i_3_n_0 ;
  wire \shift_reg1_reg_n_0_[0] ;
  wire [15:4]slaveRegDo_6;
  wire [15:0]slaveRegDo_80;
  wire [15:0]slaveRegDo_81;
  wire [15:0]slaveRegDo_82;
  wire [15:14]slaveRegDo_84;
  wire [15:0]slaveRegDo_890;
  wire \slaveRegDo_ff8[15]_i_1_n_0 ;
  wire \slaveRegDo_ff8[4]_i_1_n_0 ;
  wire \slaveRegDo_ff8_reg_n_0_[15] ;
  wire \slaveRegDo_ff8_reg_n_0_[4] ;
  wire [0:0]slaveRegDo_ff9;
  wire [0:0]slaveRegDo_ffa;
  wire [15:0]slaveRegDo_mux;
  wire \slaveRegDo_mux[0]_i_2_n_0 ;
  wire \slaveRegDo_mux[10]_i_2_n_0 ;
  wire \slaveRegDo_mux[11]_i_2_n_0 ;
  wire \slaveRegDo_mux[12]_i_2_n_0 ;
  wire \slaveRegDo_mux[13]_i_2_n_0 ;
  wire \slaveRegDo_mux[14]_i_2_n_0 ;
  wire \slaveRegDo_mux[15]_i_2_n_0 ;
  wire \slaveRegDo_mux[1]_i_2_n_0 ;
  wire \slaveRegDo_mux[2]_i_2_n_0 ;
  wire \slaveRegDo_mux[3]_i_2_n_0 ;
  wire \slaveRegDo_mux[4]_i_2_n_0 ;
  wire \slaveRegDo_mux[5]_i_2_n_0 ;
  wire \slaveRegDo_mux[6]_i_2_n_0 ;
  wire \slaveRegDo_mux[7]_i_2_n_0 ;
  wire \slaveRegDo_mux[8]_i_2_n_0 ;
  wire \slaveRegDo_mux[9]_i_2_n_0 ;
  wire [15:0]slaveRegDo_mux_0;
  wire \slaveRegDo_mux_0[13]_i_10_n_0 ;
  wire \slaveRegDo_mux_0[13]_i_3_n_0 ;
  wire \slaveRegDo_mux_0[15]_i_1_n_0 ;
  wire \slaveRegDo_mux_0[15]_i_9_n_0 ;
  wire \slaveRegDo_mux_0[1]_i_10_n_0 ;
  wire \slaveRegDo_mux_0[1]_i_11_n_0 ;
  wire \slaveRegDo_mux_0[1]_i_3_n_0 ;
  wire \slaveRegDo_mux_0[1]_i_5_n_0 ;
  wire [1:1]slaveRegDo_mux_1;
  wire [15:0]slaveRegDo_mux_2;
  wire \slaveRegDo_mux_2[0]_i_2_n_0 ;
  wire \slaveRegDo_mux_2[10]_i_1_n_0 ;
  wire \slaveRegDo_mux_2[11]_i_1_n_0 ;
  wire \slaveRegDo_mux_2[11]_i_2_n_0 ;
  wire \slaveRegDo_mux_2[12]_i_1_n_0 ;
  wire \slaveRegDo_mux_2[13]_i_1_n_0 ;
  wire \slaveRegDo_mux_2[14]_i_1_n_0 ;
  wire \slaveRegDo_mux_2[15]_i_1_n_0 ;
  wire \slaveRegDo_mux_2[15]_i_2_n_0 ;
  wire \slaveRegDo_mux_2[15]_i_3_n_0 ;
  wire \slaveRegDo_mux_2[1]_i_2_n_0 ;
  wire \slaveRegDo_mux_2[1]_i_4_n_0 ;
  wire \slaveRegDo_mux_2[1]_i_5_n_0 ;
  wire \slaveRegDo_mux_2[2]_i_1_n_0 ;
  wire \slaveRegDo_mux_2[4]_i_1_n_0 ;
  wire \slaveRegDo_mux_2[5]_i_1_n_0 ;
  wire \slaveRegDo_mux_2[6]_i_1_n_0 ;
  wire \slaveRegDo_mux_2[7]_i_1_n_0 ;
  wire \slaveRegDo_mux_2[8]_i_1_n_0 ;
  wire \slaveRegDo_mux_2[9]_i_1_n_0 ;
  wire [15:0]slaveRegDo_mux_3;
  wire \slaveRegDo_mux_3[0]_i_2_n_0 ;
  wire \slaveRegDo_mux_3[0]_i_5_n_0 ;
  wire \slaveRegDo_mux_3[0]_i_6_n_0 ;
  wire \slaveRegDo_mux_3[15]_i_3_n_0 ;
  wire \slaveRegDo_mux_3[15]_i_4_n_0 ;
  wire \slaveRegDo_mux_3[2]_i_2_n_0 ;
  wire \slaveRegDo_mux_3[4]_i_2_n_0 ;
  wire [15:0]slaveRegDo_mux_4;
  wire [15:0]slaveRegDo_mux_5;
  wire \slaveRegDo_mux_reg_n_0_[0] ;
  wire \slaveRegDo_mux_reg_n_0_[10] ;
  wire \slaveRegDo_mux_reg_n_0_[11] ;
  wire \slaveRegDo_mux_reg_n_0_[12] ;
  wire \slaveRegDo_mux_reg_n_0_[13] ;
  wire \slaveRegDo_mux_reg_n_0_[14] ;
  wire \slaveRegDo_mux_reg_n_0_[15] ;
  wire \slaveRegDo_mux_reg_n_0_[1] ;
  wire \slaveRegDo_mux_reg_n_0_[2] ;
  wire \slaveRegDo_mux_reg_n_0_[3] ;
  wire \slaveRegDo_mux_reg_n_0_[4] ;
  wire \slaveRegDo_mux_reg_n_0_[5] ;
  wire \slaveRegDo_mux_reg_n_0_[6] ;
  wire \slaveRegDo_mux_reg_n_0_[7] ;
  wire \slaveRegDo_mux_reg_n_0_[8] ;
  wire \slaveRegDo_mux_reg_n_0_[9] ;
  wire tc_config_cs_serial_output;
  wire use_probe_debug_circuit;
  wire wcnt_hcmp_temp;
  wire wcnt_lcmp_temp;
  wire xsdb_rden_ff7;
  wire xsdb_rden_ff8;
  wire \xsdb_reg_reg[0] ;
  wire \xsdb_reg_reg[1] ;
  wire \xsdb_reg_reg[2] ;
  wire [16:13]NLW_U_XSDB_SLAVE_s_daddr_o_UNCONNECTED;
  wire [15:0]NLW_reg_890_dout_o_UNCONNECTED;

  dsi_debug_xsdbs_v1_0_2_reg_p2s \MU_SRL[0].mu_srl_reg 
       (.E(\parallel_dout_reg[0] ),
        .Q({\MU_SRL[0].mu_srl_reg_n_4 ,\MU_SRL[0].mu_srl_reg_n_5 ,\MU_SRL[0].mu_srl_reg_n_6 ,\MU_SRL[0].mu_srl_reg_n_7 ,\MU_SRL[0].mu_srl_reg_n_8 ,\MU_SRL[0].mu_srl_reg_n_9 ,\MU_SRL[0].mu_srl_reg_n_10 ,\MU_SRL[0].mu_srl_reg_n_11 ,\MU_SRL[0].mu_srl_reg_n_12 ,\MU_SRL[0].mu_srl_reg_n_13 ,\MU_SRL[0].mu_srl_reg_n_14 ,\MU_SRL[0].mu_srl_reg_n_15 ,\MU_SRL[0].mu_srl_reg_n_16 ,\MU_SRL[0].mu_srl_reg_n_17 ,\MU_SRL[0].mu_srl_reg_n_18 ,\MU_SRL[0].mu_srl_reg_n_19 }),
        .\current_state_reg[3]_0 (\MU_SRL[0].mu_srl_reg_n_2 ),
        .\current_state_reg[3]_1 (\MU_SRL[0].mu_srl_reg_n_3 ),
        .mu_config_cs_serial_output(mu_config_cs_serial_output),
        .s_daddr_o(s_daddr[12:0]),
        .s_dclk_o(s_dclk_o),
        .s_den_o(s_den),
        .s_di_o(s_di),
        .s_dwe_o(s_dwe),
        .shift_en_reg_0(shift_en_reg));
  dsi_debug_xsdbs_v1_0_2_reg_p2s__parameterized0 \TC_SRL[0].tc_srl_reg 
       (.E(\parallel_dout_reg[0]_0 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3] (\MU_SRL[0].mu_srl_reg_n_3 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[9] (\MU_SRL[0].mu_srl_reg_n_2 ),
        .Q({\TC_SRL[0].tc_srl_reg_n_2 ,\TC_SRL[0].tc_srl_reg_n_3 ,\TC_SRL[0].tc_srl_reg_n_4 ,\TC_SRL[0].tc_srl_reg_n_5 ,\TC_SRL[0].tc_srl_reg_n_6 ,\TC_SRL[0].tc_srl_reg_n_7 ,\TC_SRL[0].tc_srl_reg_n_8 ,\TC_SRL[0].tc_srl_reg_n_9 ,\TC_SRL[0].tc_srl_reg_n_10 ,\TC_SRL[0].tc_srl_reg_n_11 ,\TC_SRL[0].tc_srl_reg_n_12 ,\TC_SRL[0].tc_srl_reg_n_13 ,\TC_SRL[0].tc_srl_reg_n_14 ,\TC_SRL[0].tc_srl_reg_n_15 ,\TC_SRL[0].tc_srl_reg_n_16 ,\TC_SRL[0].tc_srl_reg_n_17 }),
        .s_daddr_o(s_daddr[12:10]),
        .s_dclk_o(s_dclk_o),
        .s_den_o(s_den),
        .s_di_o(s_di),
        .s_dwe_o(s_dwe),
        .shift_en_reg_0(shift_en_reg_0),
        .tc_config_cs_serial_output(tc_config_cs_serial_output));
  (* C_BUILD_REVISION = "0" *) 
  (* C_CORE_INFO1 = "0" *) 
  (* C_CORE_INFO2 = "0" *) 
  (* C_CORE_MAJOR_VER = "6" *) 
  (* C_CORE_MINOR_VER = "2" *) 
  (* C_CORE_TYPE = "1" *) 
  (* C_CSE_DRV_VER = "2" *) 
  (* C_MAJOR_VERSION = "2016" *) 
  (* C_MINOR_VERSION = "3" *) 
  (* C_NEXT_SLAVE = "0" *) 
  (* C_PIPE_IFACE = "1" *) 
  (* C_USE_TEST_REG = "1" *) 
  (* C_XDEVICEFAMILY = "kintex7" *) 
  (* C_XSDB_SLAVE_TYPE = "17" *) 
  (* DONT_TOUCH *) 
  dsi_debug_xsdbs_v1_0_2_xsdbs U_XSDB_SLAVE
       (.s_daddr_o({NLW_U_XSDB_SLAVE_s_daddr_o_UNCONNECTED[16:13],s_daddr[12:0]}),
        .s_dclk_o(s_dclk_o),
        .s_den_o(s_den),
        .s_di_o(s_di),
        .s_do_i({\slaveRegDo_mux_reg_n_0_[15] ,\slaveRegDo_mux_reg_n_0_[14] ,\slaveRegDo_mux_reg_n_0_[13] ,\slaveRegDo_mux_reg_n_0_[12] ,\slaveRegDo_mux_reg_n_0_[11] ,\slaveRegDo_mux_reg_n_0_[10] ,\slaveRegDo_mux_reg_n_0_[9] ,\slaveRegDo_mux_reg_n_0_[8] ,\slaveRegDo_mux_reg_n_0_[7] ,\slaveRegDo_mux_reg_n_0_[6] ,\slaveRegDo_mux_reg_n_0_[5] ,\slaveRegDo_mux_reg_n_0_[4] ,\slaveRegDo_mux_reg_n_0_[3] ,\slaveRegDo_mux_reg_n_0_[2] ,\slaveRegDo_mux_reg_n_0_[1] ,\slaveRegDo_mux_reg_n_0_[0] }),
        .s_drdy_i(regDrdy_reg_n_0),
        .s_dwe_o(s_dwe),
        .s_rst_o(s_rst),
        .sl_iport_i(SL_IPORT_I),
        .sl_oport_o(SL_OPORT_O));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    adv_drdy_i_1
       (.I0(s_den),
        .I1(reg_srl_fff_n_18),
        .I2(s_daddr[10]),
        .I3(drdy_ff8_i_3_n_0),
        .I4(reg_stream_ffd_n_3),
        .I5(adv_drdy),
        .O(adv_drdy_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adv_drdy_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(adv_drdy_i_1_n_0),
        .Q(adv_drdy),
        .R(1'b0));
  (* srl_name = "U0/\ila_core_inst/u_ila_regs/adv_rb_drdy3_reg_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    adv_rb_drdy3_reg_srl4
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_dclk_o),
        .D(drdy_mux_ff1),
        .Q(adv_rb_drdy3_reg_srl4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    adv_rb_drdy4_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(adv_rb_drdy3_reg_srl4_n_0),
        .Q(adv_rb_drdy4),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \count0[0]_i_1 
       (.I0(count0_reg__0[0]),
        .O(p_0_in__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \count0[1]_i_1 
       (.I0(count0_reg__0[0]),
        .I1(count0_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count0[2]_i_1 
       (.I0(count0_reg__0[2]),
        .I1(count0_reg__0[1]),
        .I2(count0_reg__0[0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count0[3]_i_1 
       (.I0(count0_reg__0[3]),
        .I1(count0_reg__0[2]),
        .I2(count0_reg__0[0]),
        .I3(count0_reg__0[1]),
        .O(p_0_in__0[3]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count0[4]_i_1 
       (.I0(count0_reg__0[4]),
        .I1(count0_reg__0[1]),
        .I2(count0_reg__0[0]),
        .I3(count0_reg__0[2]),
        .I4(count0_reg__0[3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count0[5]_i_1 
       (.I0(count0_reg__0[5]),
        .I1(count0_reg__0[3]),
        .I2(count0_reg__0[2]),
        .I3(count0_reg__0[0]),
        .I4(count0_reg__0[1]),
        .I5(count0_reg__0[4]),
        .O(p_0_in__0[5]));
  LUT2 #(
    .INIT(4'hE)) 
    \count0[6]_i_1 
       (.I0(s_rst),
        .I1(count0_reg__0[6]),
        .O(\count0[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \count0[6]_i_2 
       (.I0(count0_reg__0[6]),
        .I1(\count0[6]_i_3_n_0 ),
        .I2(count0_reg__0[5]),
        .O(p_0_in__0[6]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \count0[6]_i_3 
       (.I0(count0_reg__0[4]),
        .I1(count0_reg__0[1]),
        .I2(count0_reg__0[0]),
        .I3(count0_reg__0[2]),
        .I4(count0_reg__0[3]),
        .O(\count0[6]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count0_reg[0] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(p_0_in__0[0]),
        .Q(count0_reg__0[0]),
        .R(\count0[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count0_reg[1] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(p_0_in__0[1]),
        .Q(count0_reg__0[1]),
        .R(\count0[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count0_reg[2] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(p_0_in__0[2]),
        .Q(count0_reg__0[2]),
        .R(\count0[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count0_reg[3] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(p_0_in__0[3]),
        .Q(count0_reg__0[3]),
        .R(\count0[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count0_reg[4] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(p_0_in__0[4]),
        .Q(count0_reg__0[4]),
        .R(\count0[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count0_reg[5] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(p_0_in__0[5]),
        .Q(count0_reg__0[5]),
        .R(\count0[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count0_reg[6] 
       (.C(s_dclk_o),
        .CE(sel),
        .D(p_0_in__0[6]),
        .Q(count0_reg__0[6]),
        .R(\count0[6]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count1[0]_i_1 
       (.I0(count1_reg__0[0]),
        .O(p_0_in__1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \count1[1]_i_1 
       (.I0(count1_reg__0[0]),
        .I1(count1_reg__0[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \count1[2]_i_1 
       (.I0(count1_reg__0[2]),
        .I1(count1_reg__0[1]),
        .I2(count1_reg__0[0]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \count1[3]_i_1 
       (.I0(count1_reg__0[3]),
        .I1(count1_reg__0[2]),
        .I2(count1_reg__0[0]),
        .I3(count1_reg__0[1]),
        .O(p_0_in__1[3]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \count1[4]_i_1 
       (.I0(count1_reg__0[4]),
        .I1(count1_reg__0[1]),
        .I2(count1_reg__0[0]),
        .I3(count1_reg__0[2]),
        .I4(count1_reg__0[3]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \count1[5]_i_1 
       (.I0(count1_reg__0[5]),
        .I1(count1_reg__0[3]),
        .I2(count1_reg__0[2]),
        .I3(count1_reg__0[0]),
        .I4(count1_reg__0[1]),
        .I5(count1_reg__0[4]),
        .O(p_0_in__1[5]));
  LUT2 #(
    .INIT(4'hE)) 
    \count1[6]_i_1 
       (.I0(s_rst),
        .I1(count1_reg__0[6]),
        .O(\count1[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \count1[6]_i_2 
       (.I0(count1_reg__0[6]),
        .I1(\count1[6]_i_3_n_0 ),
        .I2(count1_reg__0[5]),
        .O(p_0_in__1[6]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \count1[6]_i_3 
       (.I0(count1_reg__0[4]),
        .I1(count1_reg__0[1]),
        .I2(count1_reg__0[0]),
        .I3(count1_reg__0[2]),
        .I4(count1_reg__0[3]),
        .O(\count1[6]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count1_reg[0] 
       (.C(s_dclk_o),
        .CE(drdy_ffa_i_1_n_0),
        .D(p_0_in__1[0]),
        .Q(count1_reg__0[0]),
        .R(\count1[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count1_reg[1] 
       (.C(s_dclk_o),
        .CE(drdy_ffa_i_1_n_0),
        .D(p_0_in__1[1]),
        .Q(count1_reg__0[1]),
        .R(\count1[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count1_reg[2] 
       (.C(s_dclk_o),
        .CE(drdy_ffa_i_1_n_0),
        .D(p_0_in__1[2]),
        .Q(count1_reg__0[2]),
        .R(\count1[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count1_reg[3] 
       (.C(s_dclk_o),
        .CE(drdy_ffa_i_1_n_0),
        .D(p_0_in__1[3]),
        .Q(count1_reg__0[3]),
        .R(\count1[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count1_reg[4] 
       (.C(s_dclk_o),
        .CE(drdy_ffa_i_1_n_0),
        .D(p_0_in__1[4]),
        .Q(count1_reg__0[4]),
        .R(\count1[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count1_reg[5] 
       (.C(s_dclk_o),
        .CE(drdy_ffa_i_1_n_0),
        .D(p_0_in__1[5]),
        .Q(count1_reg__0[5]),
        .R(\count1[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count1_reg[6] 
       (.C(s_dclk_o),
        .CE(drdy_ffa_i_1_n_0),
        .D(p_0_in__1[6]),
        .Q(count1_reg__0[6]),
        .R(\count1[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h6)) 
    count_tt_i_1
       (.I0(xsdb_rden_ff8),
        .I1(count_tt),
        .O(count_tt_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    count_tt_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(count_tt_i_1_n_0),
        .Q(count_tt),
        .S(s_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555554)) 
    \current_state[0]_i_1 
       (.I0(\current_state_reg[1]_3 ),
        .I1(\current_state_reg[1]_2 ),
        .I2(\current_state_reg[1]_1 ),
        .I3(reg_stream_ffd_n_3),
        .I4(reg_82_n_0),
        .I5(\current_state_reg[1]_4 ),
        .O(\current_state_reg[1] [0]));
  LUT6 #(
    .INIT(64'h0000000000FF0100)) 
    \current_state[1]_i_1 
       (.I0(\current_state_reg[1]_0 ),
        .I1(\current_state_reg[1]_1 ),
        .I2(\current_state_reg[1]_2 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(\current_state_reg[2] ),
        .O(\current_state_reg[1] [1]));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    \current_state[4]_i_2 
       (.I0(s_daddr[1]),
        .I1(s_daddr[0]),
        .I2(s_daddr[12]),
        .I3(s_daddr[11]),
        .I4(s_daddr[2]),
        .I5(s_daddr[3]),
        .O(\current_state_reg[1]_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \current_state[4]_i_3 
       (.I0(s_daddr[8]),
        .I1(s_daddr[9]),
        .I2(s_daddr[10]),
        .I3(s_den),
        .O(\current_state_reg[1]_2 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \current_state[6]_i_2 
       (.I0(\current_state[6]_i_4_n_0 ),
        .I1(s_daddr[10]),
        .I2(s_den),
        .I3(\current_state_reg[1]_1 ),
        .I4(reg_stream_ffd_n_3),
        .I5(reg_82_n_0),
        .O(\current_state_reg[6] ));
  LUT2 #(
    .INIT(4'h7)) 
    \current_state[6]_i_4 
       (.I0(s_daddr[9]),
        .I1(s_daddr[8]),
        .O(\current_state[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h000000000B0A0BBA)) 
    \drdyCount[0]_i_1 
       (.I0(s_den),
        .I1(\drdyCount_reg_n_0_[0] ),
        .I2(\drdyCount[5]_i_5_n_0 ),
        .I3(\drdyCount_reg_n_0_[4] ),
        .I4(\drdyCount_reg_n_0_[5] ),
        .I5(s_rst),
        .O(\drdyCount[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \drdyCount[1]_i_1 
       (.I0(\drdyCount_reg_n_0_[1] ),
        .I1(\drdyCount_reg_n_0_[0] ),
        .O(drdyCount0[1]));
  LUT3 #(
    .INIT(8'h6A)) 
    \drdyCount[2]_i_1 
       (.I0(\drdyCount_reg_n_0_[2] ),
        .I1(\drdyCount_reg_n_0_[0] ),
        .I2(\drdyCount_reg_n_0_[1] ),
        .O(drdyCount0[2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \drdyCount[3]_i_1 
       (.I0(\drdyCount_reg_n_0_[3] ),
        .I1(\drdyCount_reg_n_0_[2] ),
        .I2(\drdyCount_reg_n_0_[1] ),
        .I3(\drdyCount_reg_n_0_[0] ),
        .O(drdyCount0[3]));
  LUT6 #(
    .INIT(64'h00000000FF6A006A)) 
    \drdyCount[4]_i_1 
       (.I0(\drdyCount_reg_n_0_[4] ),
        .I1(\drdyCount[5]_i_2_n_0 ),
        .I2(\drdyCount[5]_i_6_n_0 ),
        .I3(s_den),
        .I4(\drdyCount[4]_i_2_n_0 ),
        .I5(drdyCount1),
        .O(\drdyCount[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1555555555555555)) 
    \drdyCount[4]_i_2 
       (.I0(s_daddr[12]),
        .I1(s_daddr[5]),
        .I2(s_daddr[4]),
        .I3(s_daddr[3]),
        .I4(\slaveRegDo_mux_0[1]_i_10_n_0 ),
        .I5(drdy_ff8_i_2_n_0),
        .O(\drdyCount[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \drdyCount[5]_i_1 
       (.I0(s_den),
        .I1(drdyCount1),
        .O(p_1_in));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \drdyCount[5]_i_2 
       (.I0(\drdyCount[5]_i_5_n_0 ),
        .I1(s_den),
        .I2(\drdyCount_reg_n_0_[4] ),
        .I3(\drdyCount_reg_n_0_[0] ),
        .O(\drdyCount[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1540)) 
    \drdyCount[5]_i_3 
       (.I0(s_den),
        .I1(\drdyCount_reg_n_0_[4] ),
        .I2(\drdyCount[5]_i_6_n_0 ),
        .I3(\drdyCount_reg_n_0_[5] ),
        .O(\drdyCount[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEEE)) 
    \drdyCount[5]_i_4 
       (.I0(s_rst),
        .I1(\drdyCount_reg_n_0_[5] ),
        .I2(\drdyCount_reg_n_0_[4] ),
        .I3(\drdyCount_reg_n_0_[1] ),
        .I4(\drdyCount_reg_n_0_[3] ),
        .I5(\drdyCount_reg_n_0_[2] ),
        .O(drdyCount1));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \drdyCount[5]_i_5 
       (.I0(\drdyCount_reg_n_0_[1] ),
        .I1(\drdyCount_reg_n_0_[3] ),
        .I2(\drdyCount_reg_n_0_[5] ),
        .I3(\drdyCount_reg_n_0_[2] ),
        .O(\drdyCount[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \drdyCount[5]_i_6 
       (.I0(\drdyCount_reg_n_0_[3] ),
        .I1(\drdyCount_reg_n_0_[2] ),
        .I2(\drdyCount_reg_n_0_[1] ),
        .I3(\drdyCount_reg_n_0_[0] ),
        .O(\drdyCount[5]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \drdyCount_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\drdyCount[0]_i_1_n_0 ),
        .Q(\drdyCount_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \drdyCount_reg[1] 
       (.C(s_dclk_o),
        .CE(\drdyCount[5]_i_2_n_0 ),
        .D(drdyCount0[1]),
        .Q(\drdyCount_reg_n_0_[1] ),
        .R(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    \drdyCount_reg[2] 
       (.C(s_dclk_o),
        .CE(\drdyCount[5]_i_2_n_0 ),
        .D(drdyCount0[2]),
        .Q(\drdyCount_reg_n_0_[2] ),
        .R(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    \drdyCount_reg[3] 
       (.C(s_dclk_o),
        .CE(\drdyCount[5]_i_2_n_0 ),
        .D(drdyCount0[3]),
        .Q(\drdyCount_reg_n_0_[3] ),
        .R(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    \drdyCount_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\drdyCount[4]_i_1_n_0 ),
        .Q(\drdyCount_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \drdyCount_reg[5] 
       (.C(s_dclk_o),
        .CE(\drdyCount[5]_i_2_n_0 ),
        .D(\drdyCount[5]_i_3_n_0 ),
        .Q(\drdyCount_reg_n_0_[5] ),
        .R(p_1_in));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    drdy_ff7_i_1
       (.I0(reg_7_n_5),
        .I1(s_daddr[1]),
        .I2(s_daddr[10]),
        .I3(drdy_ff7_i_3_n_0),
        .I4(drdy_ff9_i_4_n_0),
        .I5(\current_state_reg[1]_1 ),
        .O(xsdb_rden_ff7));
  LUT3 #(
    .INIT(8'h80)) 
    drdy_ff7_i_3
       (.I0(s_daddr[11]),
        .I1(s_daddr[8]),
        .I2(s_daddr[9]),
        .O(drdy_ff7_i_3_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    drdy_ff7_i_4
       (.I0(s_daddr[6]),
        .I1(s_daddr[7]),
        .I2(s_daddr[4]),
        .I3(s_daddr[5]),
        .O(\current_state_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    drdy_ff7_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(xsdb_rden_ff7),
        .Q(drdy_ff7),
        .R(s_rst));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    drdy_ff8_i_1
       (.I0(drdy_ff8_i_2_n_0),
        .I1(drdy_ff8_i_3_n_0),
        .I2(s_daddr[2]),
        .I3(s_den),
        .I4(s_dwe),
        .I5(drdy_ff8_i_4_n_0),
        .O(xsdb_rden_ff8));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    drdy_ff8_i_2
       (.I0(s_daddr[9]),
        .I1(s_daddr[8]),
        .I2(s_daddr[11]),
        .I3(s_daddr[10]),
        .I4(s_daddr[7]),
        .I5(s_daddr[6]),
        .O(drdy_ff8_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    drdy_ff8_i_3
       (.I0(s_daddr[1]),
        .I1(s_daddr[0]),
        .O(drdy_ff8_i_3_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    drdy_ff8_i_4
       (.I0(s_daddr[3]),
        .I1(s_daddr[4]),
        .I2(s_daddr[5]),
        .O(drdy_ff8_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drdy_ff8_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(xsdb_rden_ff8),
        .Q(drdy_ff8),
        .R(s_rst));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    drdy_ff9_i_1
       (.I0(drdy_ff9_i_2_n_0),
        .I1(drdy_ff9_i_3_n_0),
        .I2(s_daddr[2]),
        .I3(s_daddr[10]),
        .I4(s_daddr[1]),
        .I5(drdy_ff9_i_4_n_0),
        .O(sel));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    drdy_ff9_i_2
       (.I0(s_daddr[9]),
        .I1(s_daddr[8]),
        .I2(s_daddr[11]),
        .I3(s_daddr[5]),
        .I4(s_daddr[7]),
        .I5(s_daddr[6]),
        .O(drdy_ff9_i_2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    drdy_ff9_i_3
       (.I0(s_daddr[4]),
        .I1(s_daddr[3]),
        .O(drdy_ff9_i_3_n_0));
  LUT3 #(
    .INIT(8'hDF)) 
    drdy_ff9_i_4
       (.I0(s_den),
        .I1(s_dwe),
        .I2(s_daddr[0]),
        .O(drdy_ff9_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drdy_ff9_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(sel),
        .Q(drdy_ff9),
        .R(s_rst));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    drdy_ffa_i_1
       (.I0(drdy_ff9_i_2_n_0),
        .I1(reg_82_n_0),
        .I2(s_daddr[10]),
        .I3(s_daddr[2]),
        .I4(drdy_ff9_i_3_n_0),
        .I5(drdy_ffa_i_2_n_0),
        .O(drdy_ffa_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    drdy_ffa_i_2
       (.I0(s_dwe),
        .I1(s_den),
        .O(drdy_ffa_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    drdy_ffa_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(drdy_ffa_i_1_n_0),
        .Q(drdy_ffa),
        .R(s_rst));
  FDRE #(
    .INIT(1'b0)) 
    drdy_mux_ff1_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(drdy_mux_ff),
        .Q(drdy_mux_ff1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    drdy_mux_ff_i_1
       (.I0(\drdyCount_reg_n_0_[3] ),
        .I1(\drdyCount_reg_n_0_[5] ),
        .I2(\drdyCount_reg_n_0_[2] ),
        .I3(\drdyCount_reg_n_0_[0] ),
        .I4(\drdyCount_reg_n_0_[1] ),
        .I5(\drdyCount_reg_n_0_[4] ),
        .O(drdy_mux_temp));
  FDRE #(
    .INIT(1'b0)) 
    drdy_mux_ff_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(drdy_mux_temp),
        .Q(drdy_mux_ff),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    dummy_temp1_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(DUMMY_I),
        .Q(dummy_temp1),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    dummy_temp_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(dummy_temp1),
        .Q(dummy_temp),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regAck_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(regAck_temp),
        .Q(regAck_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regAck_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(regAck_temp_reg),
        .Q(\regAck_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regAck_temp_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(s_den),
        .Q(regAck_temp),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \regAck_temp_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(data_out_en),
        .Q(regAck_temp_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE2222222EEEEEEEE)) 
    regDrdy_i_1
       (.I0(drdy_mux_ff1),
        .I1(regDrdy_i_2_n_0),
        .I2(regDrdy_i_3_n_0),
        .I3(s_daddr[2]),
        .I4(s_daddr[3]),
        .I5(regDrdy_i_4_n_0),
        .O(regDrdy_i_1_n_0));
  LUT4 #(
    .INIT(16'h0040)) 
    regDrdy_i_2
       (.I0(reg_srl_fff_n_18),
        .I1(s_daddr[10]),
        .I2(s_daddr[11]),
        .I3(s_daddr[12]),
        .O(regDrdy_i_2_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    regDrdy_i_3
       (.I0(drdy_mux_ff1),
        .I1(\regAck_reg_n_0_[1] ),
        .I2(s_daddr[1]),
        .I3(regAck_reg),
        .I4(s_daddr[0]),
        .I5(adv_drdy),
        .O(regDrdy_i_3_n_0));
  LUT6 #(
    .INIT(64'hD0DFD0D0D0DFDFDF)) 
    regDrdy_i_4
       (.I0(regDrdy_i_5_n_0),
        .I1(s_daddr[2]),
        .I2(s_daddr[3]),
        .I3(drdy_ff7),
        .I4(\slaveRegDo_mux_0[1]_i_10_n_0 ),
        .I5(drdy_mux_ff1),
        .O(regDrdy_i_4_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    regDrdy_i_5
       (.I0(adv_rb_drdy4),
        .I1(drdy_ffa),
        .I2(s_daddr[1]),
        .I3(drdy_ff9),
        .I4(s_daddr[0]),
        .I5(drdy_ff8),
        .O(regDrdy_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    regDrdy_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(regDrdy_i_1_n_0),
        .Q(regDrdy_reg_n_0),
        .R(1'b0));
  dsi_debug_xsdbs_v1_0_2_reg__parameterized26 reg_15
       (.\G_1PIPE_IFACE.s_daddr_r_reg[2] (reg_7_n_5),
        .\G_1PIPE_IFACE.s_daddr_r_reg[5] (reg_17_n_0),
        .SR(SR),
        .read_reset_addr({read_reset_addr[13:2],read_reset_addr[0]}),
        .s_daddr_o(s_daddr[3:0]),
        .s_dclk_o(s_dclk_o),
        .s_di_o(s_di),
        .\slaveRegDo_mux_0_reg[0] (reg_15_n_7),
        .\slaveRegDo_mux_0_reg[10] (reg_15_n_1),
        .\slaveRegDo_mux_0_reg[11] (reg_15_n_13),
        .\slaveRegDo_mux_0_reg[12] (reg_15_n_0),
        .\slaveRegDo_mux_0_reg[13] (reg_15_n_14),
        .\slaveRegDo_mux_0_reg[14] (reg_15_n_16),
        .\slaveRegDo_mux_0_reg[15] (reg_15_n_15),
        .\slaveRegDo_mux_0_reg[1] (reg_15_n_17),
        .\slaveRegDo_mux_0_reg[2] (reg_15_n_5),
        .\slaveRegDo_mux_0_reg[3] (reg_15_n_4),
        .\slaveRegDo_mux_0_reg[4] (reg_15_n_3),
        .\slaveRegDo_mux_0_reg[5] (reg_15_n_9),
        .\slaveRegDo_mux_0_reg[6] (reg_15_n_10),
        .\slaveRegDo_mux_0_reg[7] (reg_15_n_11),
        .\slaveRegDo_mux_0_reg[8] (reg_15_n_12),
        .\slaveRegDo_mux_0_reg[9] (reg_15_n_2),
        .use_probe_debug_circuit(use_probe_debug_circuit),
        .\xsdb_reg_reg[0] (reg_17_n_16),
        .\xsdb_reg_reg[10] (reg_17_n_7),
        .\xsdb_reg_reg[11] (reg_17_n_6),
        .\xsdb_reg_reg[12] (reg_17_n_5),
        .\xsdb_reg_reg[13] (reg_17_n_4),
        .\xsdb_reg_reg[2] (reg_17_n_15),
        .\xsdb_reg_reg[3] (reg_17_n_14),
        .\xsdb_reg_reg[4] (reg_17_n_13),
        .\xsdb_reg_reg[5] (reg_17_n_12),
        .\xsdb_reg_reg[6] (reg_17_n_11),
        .\xsdb_reg_reg[7] (reg_17_n_10),
        .\xsdb_reg_reg[8] (reg_17_n_9),
        .\xsdb_reg_reg[9] (reg_17_n_8));
  dsi_debug_xsdbs_v1_0_2_reg__parameterized27 reg_16
       (.\G_1PIPE_IFACE.s_daddr_r_reg[5] (reg_17_n_0),
        .O(O),
        .\current_state_reg[1] (\current_state_reg[1] [0]),
        .\read_addr_reg[0] (\read_addr_reg[0] ),
        .\read_addr_reg[0]_0 (\read_addr_reg[0]_0 ),
        .\read_addr_reg[0]_1 (\read_addr_reg[0]_1 ),
        .\read_addr_reg[12] (\read_addr_reg[12] ),
        .\read_addr_reg[13] (\read_addr_reg[13] ),
        .read_reset_addr(read_reset_addr),
        .s_daddr_o(s_daddr[3:0]),
        .s_dclk_o(s_dclk_o),
        .s_di_o(s_di),
        .\slaveRegDo_mux_0_reg[14] (reg_16_n_29),
        .\slaveRegDo_mux_0_reg[15] (reg_16_n_28));
  dsi_debug_xsdbs_v1_0_2_reg__parameterized28 reg_17
       (.\G_1PIPE_IFACE.s_daddr_r_reg[1] (reg_6_n_14),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3] (reg_7_n_16),
        .\G_1PIPE_IFACE.s_daddr_r_reg[5] (\slaveRegDo_mux_0[13]_i_3_n_0 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[9] (reg_7_n_3),
        .read_reset_addr(read_reset_addr[1]),
        .s_daddr_o(s_daddr[7:0]),
        .s_dclk_o(s_dclk_o),
        .s_den_o(s_den),
        .s_di_o(s_di),
        .s_dwe_o(s_dwe),
        .\slaveRegDo_mux_0_reg[0] (reg_17_n_16),
        .\slaveRegDo_mux_0_reg[10] (reg_17_n_7),
        .\slaveRegDo_mux_0_reg[11] (reg_17_n_6),
        .\slaveRegDo_mux_0_reg[12] (reg_17_n_5),
        .\slaveRegDo_mux_0_reg[13] (reg_17_n_4),
        .\slaveRegDo_mux_0_reg[14] (reg_17_n_2),
        .\slaveRegDo_mux_0_reg[15] (reg_17_n_1),
        .\slaveRegDo_mux_0_reg[1] (reg_17_n_3),
        .\slaveRegDo_mux_0_reg[2] (reg_17_n_15),
        .\slaveRegDo_mux_0_reg[3] (reg_17_n_14),
        .\slaveRegDo_mux_0_reg[4] (reg_17_n_13),
        .\slaveRegDo_mux_0_reg[5] (reg_17_n_12),
        .\slaveRegDo_mux_0_reg[6] (reg_17_n_11),
        .\slaveRegDo_mux_0_reg[7] (reg_17_n_10),
        .\slaveRegDo_mux_0_reg[8] (reg_17_n_9),
        .\slaveRegDo_mux_0_reg[9] (reg_17_n_8),
        .\xsdb_reg_reg[0] (reg_17_n_0),
        .\xsdb_reg_reg[14] (reg_1a_n_6),
        .\xsdb_reg_reg[14]_0 (reg_16_n_29),
        .\xsdb_reg_reg[14]_1 (reg_15_n_16),
        .\xsdb_reg_reg[15] (reg_83_n_0),
        .\xsdb_reg_reg[15]_0 (reg_1a_n_5),
        .\xsdb_reg_reg[15]_1 (reg_16_n_28),
        .\xsdb_reg_reg[15]_2 (reg_15_n_15),
        .\xsdb_reg_reg[1] (reg_15_n_17));
  dsi_debug_xsdbs_v1_0_2_reg__parameterized29 reg_18
       (.\G_1PIPE_IFACE.s_daddr_r_reg[3] (\slaveRegDo_mux_0[13]_i_10_n_0 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[5] (reg_17_n_0),
        .capture_qual_ctrl(capture_qual_ctrl),
        .en_adv_trigger(en_adv_trigger),
        .s_daddr_o(s_daddr[3:0]),
        .s_dclk_o(s_dclk_o),
        .s_di_o(s_di),
        .\slaveRegDo_mux_0_reg[0] (reg_18_n_8),
        .\slaveRegDo_mux_0_reg[10] (reg_18_n_12),
        .\slaveRegDo_mux_0_reg[11] (reg_18_n_2),
        .\slaveRegDo_mux_0_reg[12] (reg_18_n_1),
        .\slaveRegDo_mux_0_reg[13] (reg_18_n_0),
        .\slaveRegDo_mux_0_reg[14] (reg_18_n_14),
        .\slaveRegDo_mux_0_reg[15] (reg_18_n_13),
        .\slaveRegDo_mux_0_reg[1] (reg_18_n_15),
        .\slaveRegDo_mux_0_reg[2] (reg_18_n_9),
        .\slaveRegDo_mux_0_reg[3] (reg_18_n_7),
        .\slaveRegDo_mux_0_reg[4] (reg_18_n_10),
        .\slaveRegDo_mux_0_reg[5] (reg_18_n_6),
        .\slaveRegDo_mux_0_reg[6] (reg_18_n_5),
        .\slaveRegDo_mux_0_reg[7] (reg_18_n_4),
        .\slaveRegDo_mux_0_reg[8] (reg_18_n_3),
        .\slaveRegDo_mux_0_reg[9] (reg_18_n_11),
        .\xsdb_reg_reg[0] (reg_19_n_15),
        .\xsdb_reg_reg[0]_0 (reg_1a_n_17),
        .\xsdb_reg_reg[10] (reg_19_n_5),
        .\xsdb_reg_reg[10]_0 (reg_1a_n_10),
        .\xsdb_reg_reg[11] (reg_19_n_4),
        .\xsdb_reg_reg[11]_0 (reg_1a_n_9),
        .\xsdb_reg_reg[12] (reg_19_n_3),
        .\xsdb_reg_reg[12]_0 (reg_1a_n_8),
        .\xsdb_reg_reg[13] (reg_19_n_2),
        .\xsdb_reg_reg[13]_0 (reg_1a_n_7),
        .\xsdb_reg_reg[2] (reg_19_n_13),
        .\xsdb_reg_reg[3] (reg_19_n_12),
        .\xsdb_reg_reg[4] (reg_19_n_11),
        .\xsdb_reg_reg[4]_0 (reg_1a_n_16),
        .\xsdb_reg_reg[5] (reg_19_n_10),
        .\xsdb_reg_reg[5]_0 (reg_1a_n_15),
        .\xsdb_reg_reg[6] (reg_19_n_9),
        .\xsdb_reg_reg[6]_0 (reg_1a_n_14),
        .\xsdb_reg_reg[7] (reg_19_n_8),
        .\xsdb_reg_reg[7]_0 (reg_1a_n_13),
        .\xsdb_reg_reg[8] (reg_19_n_7),
        .\xsdb_reg_reg[8]_0 (reg_1a_n_12),
        .\xsdb_reg_reg[9] (reg_19_n_6),
        .\xsdb_reg_reg[9]_0 (reg_1a_n_11));
  dsi_debug_xsdbs_v1_0_2_reg__parameterized30 reg_19
       (.\G_1PIPE_IFACE.s_daddr_r_reg[5] (reg_17_n_0),
        .s_daddr_o(s_daddr[3:0]),
        .s_dclk_o(s_dclk_o),
        .s_di_o(s_di),
        .\slaveRegDo_mux_0_reg[0] (reg_19_n_15),
        .\slaveRegDo_mux_0_reg[10] (reg_19_n_5),
        .\slaveRegDo_mux_0_reg[11] (reg_19_n_4),
        .\slaveRegDo_mux_0_reg[12] (reg_19_n_3),
        .\slaveRegDo_mux_0_reg[13] (reg_19_n_2),
        .\slaveRegDo_mux_0_reg[14] (reg_19_n_1),
        .\slaveRegDo_mux_0_reg[15] (reg_19_n_0),
        .\slaveRegDo_mux_0_reg[1] (reg_19_n_14),
        .\slaveRegDo_mux_0_reg[2] (reg_19_n_13),
        .\slaveRegDo_mux_0_reg[3] (reg_19_n_12),
        .\slaveRegDo_mux_0_reg[4] (reg_19_n_11),
        .\slaveRegDo_mux_0_reg[5] (reg_19_n_10),
        .\slaveRegDo_mux_0_reg[6] (reg_19_n_9),
        .\slaveRegDo_mux_0_reg[7] (reg_19_n_8),
        .\slaveRegDo_mux_0_reg[8] (reg_19_n_7),
        .\slaveRegDo_mux_0_reg[9] (reg_19_n_6));
  dsi_debug_xsdbs_v1_0_2_reg__parameterized31 reg_1a
       (.A(A),
        .\G_1PIPE_IFACE.s_daddr_r_reg[5] (reg_17_n_0),
        .basic_trigger(basic_trigger),
        .en_adv_trigger(en_adv_trigger),
        .s_daddr_o(s_daddr[3:0]),
        .s_dclk_o(s_dclk_o),
        .s_di_o(s_di),
        .\slaveRegDo_mux_0_reg[0] (reg_1a_n_17),
        .\slaveRegDo_mux_0_reg[10] (reg_1a_n_10),
        .\slaveRegDo_mux_0_reg[11] (reg_1a_n_9),
        .\slaveRegDo_mux_0_reg[12] (reg_1a_n_8),
        .\slaveRegDo_mux_0_reg[13] (reg_1a_n_7),
        .\slaveRegDo_mux_0_reg[14] (reg_1a_n_6),
        .\slaveRegDo_mux_0_reg[15] (reg_1a_n_5),
        .\slaveRegDo_mux_0_reg[1] (reg_1a_n_3),
        .\slaveRegDo_mux_0_reg[4] (reg_1a_n_16),
        .\slaveRegDo_mux_0_reg[5] (reg_1a_n_15),
        .\slaveRegDo_mux_0_reg[6] (reg_1a_n_14),
        .\slaveRegDo_mux_0_reg[7] (reg_1a_n_13),
        .\slaveRegDo_mux_0_reg[8] (reg_1a_n_12),
        .\slaveRegDo_mux_0_reg[9] (reg_1a_n_11),
        .u_wcnt_lcmp_q(capture_qual_ctrl),
        .\xsdb_reg_reg[14] (reg_19_n_1),
        .\xsdb_reg_reg[14]_0 (reg_18_n_14),
        .\xsdb_reg_reg[15] (reg_19_n_0),
        .\xsdb_reg_reg[15]_0 (reg_18_n_13),
        .\xsdb_reg_reg[1] (reg_17_n_3),
        .\xsdb_reg_reg[1]_0 (reg_19_n_14),
        .\xsdb_reg_reg[1]_1 (reg_18_n_15));
  dsi_debug_xsdbs_v1_0_2_reg__parameterized11 reg_6
       (.\G_1PIPE_IFACE.s_daddr_r_reg[1] (reg_9_n_0),
        .\G_1PIPE_IFACE.s_daddr_r_reg[1]_0 (reg_9_n_1),
        .\G_1PIPE_IFACE.s_daddr_r_reg[2] (reg_7_n_5),
        .\G_1PIPE_IFACE.s_daddr_r_reg[4] (reg_7_n_0),
        .halt_ctrl(halt_ctrl),
        .s_daddr_o(s_daddr[3:0]),
        .s_dclk_o(s_dclk_o),
        .s_di_o(s_di),
        .\slaveRegDo_mux_0_reg[0] (reg_6_n_15),
        .\slaveRegDo_mux_0_reg[14] (reg_6_n_14),
        .\slaveRegDo_mux_0_reg[15] ({slaveRegDo_6[15],slaveRegDo_6[13:4]}),
        .\slaveRegDo_mux_0_reg[1] (reg_6_n_13),
        .\slaveRegDo_mux_0_reg[2] (reg_6_n_12),
        .\slaveRegDo_mux_0_reg[3] (reg_6_n_0),
        .\xsdb_reg_reg[14] (reg_7_n_19),
        .\xsdb_reg_reg[2] (reg_7_n_21),
        .\xsdb_reg_reg[3] (reg_7_n_20));
  dsi_debug_xsdbs_v1_0_2_reg__parameterized12 reg_7
       (.DOUT_O(DOUT_O),
        .drdy_ff7_reg(reg_7_n_5),
        .halt_ctrl(halt_ctrl),
        .s_daddr_o(s_daddr[12:0]),
        .s_dclk_o(s_dclk_o),
        .s_den_o(s_den),
        .s_di_o(s_di),
        .s_dwe_o(s_dwe),
        .shift_en_reg(shift_en_reg_1),
        .\slaveRegDo_mux_0_reg[0] (reg_7_n_1),
        .\slaveRegDo_mux_0_reg[10] (reg_7_n_12),
        .\slaveRegDo_mux_0_reg[11] (reg_7_n_13),
        .\slaveRegDo_mux_0_reg[12] (reg_7_n_14),
        .\slaveRegDo_mux_0_reg[13] (reg_7_n_15),
        .\slaveRegDo_mux_0_reg[14] (reg_7_n_19),
        .\slaveRegDo_mux_0_reg[15] (reg_7_n_16),
        .\slaveRegDo_mux_0_reg[2] (reg_7_n_21),
        .\slaveRegDo_mux_0_reg[3] (reg_7_n_20),
        .\slaveRegDo_mux_0_reg[4] (reg_7_n_6),
        .\slaveRegDo_mux_0_reg[5] (reg_7_n_7),
        .\slaveRegDo_mux_0_reg[6] (reg_7_n_8),
        .\slaveRegDo_mux_0_reg[7] (reg_7_n_9),
        .\slaveRegDo_mux_0_reg[8] (reg_7_n_10),
        .\slaveRegDo_mux_0_reg[9] (reg_7_n_11),
        .u_wcnt_lcmp_q(arm_ctrl),
        .wcnt_hcmp_temp(wcnt_hcmp_temp),
        .wcnt_lcmp_temp(wcnt_lcmp_temp),
        .\xsdb_reg_reg[0] (reg_6_n_15),
        .\xsdb_reg_reg[15] (reg_7_n_0),
        .\xsdb_reg_reg[15]_0 (reg_7_n_3),
        .\xsdb_reg_reg[15]_1 (reg_7_n_4),
        .\xsdb_reg_reg[15]_2 ({slaveRegDo_6[15],slaveRegDo_6[13:4]}));
  dsi_debug_xsdbs_v1_0_2_reg__parameterized13 reg_8
       (.CAP_DONE_O_reg(CAP_DONE_O_reg),
        .D(reg_8_n_1),
        .\G_1PIPE_IFACE.s_daddr_r_reg[2] (reg_1a_n_3),
        .\G_1PIPE_IFACE.s_daddr_r_reg[2]_0 (reg_6_n_13),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3] (\slaveRegDo_mux_0[13]_i_10_n_0 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[4] (reg_83_n_2),
        .\G_1PIPE_IFACE.s_daddr_r_reg[5] (\slaveRegDo_mux_0[13]_i_3_n_0 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[7] (\slaveRegDo_mux_0[1]_i_3_n_0 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[7]_0 (\slaveRegDo_mux_0[1]_i_5_n_0 ),
        .Q({reg_9_n_12,reg_9_n_13}),
        .p_2_in(p_2_in),
        .s_daddr_o({s_daddr[6],s_daddr[1:0]}),
        .s_dclk_o(s_dclk_o),
        .s_den_o(s_den),
        .\slaveRegDo_mux_0_reg[0] (reg_8_n_0),
        .\slaveRegDo_mux_0_reg[3] ({reg_8_n_2,reg_8_n_3}),
        .\xsdb_reg_reg[0] (reg_7_n_1));
  dsi_debug_xsdbs_v1_0_2_reg__parameterized32 reg_80
       (.s_daddr_o(s_daddr[12:0]),
        .s_dclk_o(s_dclk_o),
        .s_den_o(s_den),
        .s_di_o(s_di),
        .s_dwe_o(s_dwe),
        .slaveRegDo_80(slaveRegDo_80),
        .\xsdb_reg_reg[0] (reg_80_n_0),
        .\xsdb_reg_reg[0]_0 (reg_80_n_1));
  dsi_debug_xsdbs_v1_0_2_reg__parameterized33 reg_81
       (.\G_1PIPE_IFACE.s_dwe_r_reg (reg_80_n_0),
        .s_daddr_o(s_daddr[3:0]),
        .s_dclk_o(s_dclk_o),
        .s_di_o(s_di),
        .slaveRegDo_81(slaveRegDo_81));
  dsi_debug_xsdbs_v1_0_2_reg__parameterized34 reg_82
       (.\G_1PIPE_IFACE.s_daddr_r_reg[12] (reg_80_n_1),
        .s_daddr_o(s_daddr[6:0]),
        .s_dclk_o(s_dclk_o),
        .s_den_o(s_den),
        .s_di_o(s_di),
        .s_dwe_o(s_dwe),
        .slaveRegDo_82(slaveRegDo_82),
        .\xsdb_reg_reg[0] (reg_82_n_0),
        .\xsdb_reg_reg[0]_0 (reg_82_n_1));
  dsi_debug_xsdbs_v1_0_2_reg__parameterized35 reg_83
       (.\G_1PIPE_IFACE.s_daddr_r_reg[3] (reg_17_n_2),
        .\G_1PIPE_IFACE.s_daddr_r_reg[4] (\slaveRegDo_mux_0[15]_i_9_n_0 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[5] (\slaveRegDo_mux_0[13]_i_3_n_0 ),
        .\G_1PIPE_IFACE.s_dwe_r_reg (reg_80_n_0),
        .s_daddr_o({s_daddr[7],s_daddr[5:0]}),
        .s_dclk_o(s_dclk_o),
        .s_di_o(s_di),
        .slaveRegDo_80(slaveRegDo_80),
        .slaveRegDo_81(slaveRegDo_81),
        .slaveRegDo_82(slaveRegDo_82),
        .slaveRegDo_84(slaveRegDo_84),
        .\slaveRegDo_mux_0_reg[0] (reg_83_n_15),
        .\slaveRegDo_mux_0_reg[10] (reg_83_n_6),
        .\slaveRegDo_mux_0_reg[11] (reg_83_n_5),
        .\slaveRegDo_mux_0_reg[12] (reg_83_n_4),
        .\slaveRegDo_mux_0_reg[13] (reg_83_n_3),
        .\slaveRegDo_mux_0_reg[14] (reg_83_n_1),
        .\slaveRegDo_mux_0_reg[15] (reg_83_n_0),
        .\slaveRegDo_mux_0_reg[1] (reg_83_n_2),
        .\slaveRegDo_mux_0_reg[2] (reg_83_n_14),
        .\slaveRegDo_mux_0_reg[3] (reg_83_n_13),
        .\slaveRegDo_mux_0_reg[4] (reg_83_n_12),
        .\slaveRegDo_mux_0_reg[5] (reg_83_n_11),
        .\slaveRegDo_mux_0_reg[6] (reg_83_n_10),
        .\slaveRegDo_mux_0_reg[7] (reg_83_n_9),
        .\slaveRegDo_mux_0_reg[8] (reg_83_n_8),
        .\slaveRegDo_mux_0_reg[9] (reg_83_n_7),
        .\xsdb_reg_reg[14] (reg_85_n_1),
        .\xsdb_reg_reg[15] (reg_85_n_0),
        .\xsdb_reg_reg[1] (reg_84_n_15));
  dsi_debug_xsdbs_v1_0_2_reg__parameterized36 reg_84
       (.\G_1PIPE_IFACE.s_daddr_r_reg[1] (reg_6_n_0),
        .\G_1PIPE_IFACE.s_daddr_r_reg[1]_0 (reg_6_n_12),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3] (reg_9_n_10),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_0 (reg_9_n_8),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_1 (reg_9_n_7),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_2 (reg_9_n_2),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_3 (reg_9_n_11),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_4 (reg_9_n_9),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_5 (reg_9_n_6),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_6 (reg_9_n_5),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_7 (reg_9_n_4),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_8 (reg_9_n_3),
        .\G_1PIPE_IFACE.s_daddr_r_reg[5] (\slaveRegDo_mux_0[13]_i_3_n_0 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[7] (\slaveRegDo_mux_0[1]_i_3_n_0 ),
        .\G_1PIPE_IFACE.s_dwe_r_reg (reg_80_n_0),
        .s_daddr_o(s_daddr[4:0]),
        .s_dclk_o(s_dclk_o),
        .s_di_o(s_di),
        .\slaveRegDo_mux_0_reg[0] (reg_84_n_0),
        .\slaveRegDo_mux_0_reg[10] (reg_84_n_2),
        .\slaveRegDo_mux_0_reg[11] (reg_84_n_8),
        .\slaveRegDo_mux_0_reg[12] (reg_84_n_1),
        .\slaveRegDo_mux_0_reg[13] (reg_84_n_7),
        .\slaveRegDo_mux_0_reg[15] (slaveRegDo_84),
        .\slaveRegDo_mux_0_reg[1] (reg_84_n_15),
        .\slaveRegDo_mux_0_reg[2] (reg_84_n_6),
        .\slaveRegDo_mux_0_reg[3] (reg_84_n_5),
        .\slaveRegDo_mux_0_reg[4] (reg_84_n_4),
        .\slaveRegDo_mux_0_reg[5] (reg_84_n_12),
        .\slaveRegDo_mux_0_reg[6] (reg_84_n_11),
        .\slaveRegDo_mux_0_reg[7] (reg_84_n_10),
        .\slaveRegDo_mux_0_reg[8] (reg_84_n_9),
        .\slaveRegDo_mux_0_reg[9] (reg_84_n_3),
        .\xsdb_reg_reg[0] (reg_8_n_0),
        .\xsdb_reg_reg[0]_0 (reg_15_n_7),
        .\xsdb_reg_reg[0]_1 (reg_18_n_8),
        .\xsdb_reg_reg[0]_2 (reg_83_n_15),
        .\xsdb_reg_reg[0]_3 (reg_85_n_15),
        .\xsdb_reg_reg[10] (reg_15_n_1),
        .\xsdb_reg_reg[10]_0 (reg_18_n_12),
        .\xsdb_reg_reg[10]_1 (reg_83_n_6),
        .\xsdb_reg_reg[10]_2 (reg_85_n_5),
        .\xsdb_reg_reg[11] (reg_18_n_2),
        .\xsdb_reg_reg[11]_0 (reg_15_n_13),
        .\xsdb_reg_reg[11]_1 (reg_83_n_5),
        .\xsdb_reg_reg[11]_2 (reg_85_n_4),
        .\xsdb_reg_reg[12] (reg_15_n_0),
        .\xsdb_reg_reg[12]_0 (reg_18_n_1),
        .\xsdb_reg_reg[12]_1 (reg_83_n_4),
        .\xsdb_reg_reg[12]_2 (reg_85_n_3),
        .\xsdb_reg_reg[13] (reg_18_n_0),
        .\xsdb_reg_reg[13]_0 (reg_15_n_14),
        .\xsdb_reg_reg[13]_1 (reg_83_n_3),
        .\xsdb_reg_reg[13]_2 (reg_85_n_2),
        .\xsdb_reg_reg[1] (reg_85_n_14),
        .\xsdb_reg_reg[2] (reg_15_n_5),
        .\xsdb_reg_reg[2]_0 (reg_18_n_9),
        .\xsdb_reg_reg[2]_1 (reg_83_n_14),
        .\xsdb_reg_reg[2]_2 (reg_85_n_13),
        .\xsdb_reg_reg[3] (reg_15_n_4),
        .\xsdb_reg_reg[3]_0 (reg_18_n_7),
        .\xsdb_reg_reg[3]_1 (reg_83_n_13),
        .\xsdb_reg_reg[3]_2 (reg_85_n_12),
        .\xsdb_reg_reg[4] (reg_15_n_3),
        .\xsdb_reg_reg[4]_0 (reg_18_n_10),
        .\xsdb_reg_reg[4]_1 (reg_83_n_12),
        .\xsdb_reg_reg[4]_2 (reg_85_n_11),
        .\xsdb_reg_reg[5] (reg_18_n_6),
        .\xsdb_reg_reg[5]_0 (reg_15_n_9),
        .\xsdb_reg_reg[5]_1 (reg_83_n_11),
        .\xsdb_reg_reg[5]_2 (reg_85_n_10),
        .\xsdb_reg_reg[6] (reg_18_n_5),
        .\xsdb_reg_reg[6]_0 (reg_15_n_10),
        .\xsdb_reg_reg[6]_1 (reg_83_n_10),
        .\xsdb_reg_reg[6]_2 (reg_85_n_9),
        .\xsdb_reg_reg[7] (reg_18_n_4),
        .\xsdb_reg_reg[7]_0 (reg_15_n_11),
        .\xsdb_reg_reg[7]_1 (reg_83_n_9),
        .\xsdb_reg_reg[7]_2 (reg_85_n_8),
        .\xsdb_reg_reg[8] (reg_18_n_3),
        .\xsdb_reg_reg[8]_0 (reg_15_n_12),
        .\xsdb_reg_reg[8]_1 (reg_83_n_8),
        .\xsdb_reg_reg[8]_2 (reg_85_n_7),
        .\xsdb_reg_reg[9] (reg_15_n_2),
        .\xsdb_reg_reg[9]_0 (reg_18_n_11),
        .\xsdb_reg_reg[9]_1 (reg_83_n_7),
        .\xsdb_reg_reg[9]_2 (reg_85_n_6));
  dsi_debug_xsdbs_v1_0_2_reg__parameterized37 reg_85
       (.\G_1PIPE_IFACE.s_dwe_r_reg (reg_80_n_0),
        .s_daddr_o(s_daddr[3:0]),
        .s_dclk_o(s_dclk_o),
        .s_di_o(s_di),
        .\slaveRegDo_mux_0_reg[0] (reg_85_n_15),
        .\slaveRegDo_mux_0_reg[10] (reg_85_n_5),
        .\slaveRegDo_mux_0_reg[11] (reg_85_n_4),
        .\slaveRegDo_mux_0_reg[12] (reg_85_n_3),
        .\slaveRegDo_mux_0_reg[13] (reg_85_n_2),
        .\slaveRegDo_mux_0_reg[14] (reg_85_n_1),
        .\slaveRegDo_mux_0_reg[15] (reg_85_n_0),
        .\slaveRegDo_mux_0_reg[1] (reg_85_n_14),
        .\slaveRegDo_mux_0_reg[2] (reg_85_n_13),
        .\slaveRegDo_mux_0_reg[3] (reg_85_n_12),
        .\slaveRegDo_mux_0_reg[4] (reg_85_n_11),
        .\slaveRegDo_mux_0_reg[5] (reg_85_n_10),
        .\slaveRegDo_mux_0_reg[6] (reg_85_n_9),
        .\slaveRegDo_mux_0_reg[7] (reg_85_n_8),
        .\slaveRegDo_mux_0_reg[8] (reg_85_n_7),
        .\slaveRegDo_mux_0_reg[9] (reg_85_n_6));
  dsi_debug_xsdbs_v1_0_2_reg__parameterized39 reg_887
       (.\G_1PIPE_IFACE.s_daddr_r_reg[1] (\slaveRegDo_mux_2[1]_i_2_n_0 ),
        .out(dummy_temp),
        .p_2_in(p_2_in),
        .s_daddr_o({s_daddr[4],s_daddr[1]}),
        .s_dclk_o(s_dclk_o),
        .s_den_o(s_den),
        .s_do_o(slaveRegDo_890[3]),
        .\slaveRegDo_mux_2_reg[3] (reg_887_n_0));
  dsi_debug_xsdbs_v1_0_2_reg__parameterized41 reg_88d
       (.D(reg_88d_n_1),
        .\G_1PIPE_IFACE.s_daddr_r_reg[0] (\slaveRegDo_mux_2[0]_i_2_n_0 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[1] (\slaveRegDo_mux_2[1]_i_2_n_0 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[4] (\slaveRegDo_mux_2[1]_i_4_n_0 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[7] (\slaveRegDo_mux_0[1]_i_5_n_0 ),
        .\I_YESLUT6.I_YES_OREG.O_reg_reg (\I_YESLUT6.I_YES_OREG.O_reg_reg ),
        .p_2_in(p_2_in),
        .s_daddr_o(s_daddr[4:0]),
        .s_dclk_o(s_dclk_o),
        .s_den_o(s_den),
        .s_do_o(slaveRegDo_890[1:0]),
        .\slaveRegDo_mux_2_reg[0] (reg_88d_n_0));
  (* C_ADDR_W = "13" *) 
  (* C_CTLRST_VAL = "47'b00000000000000000000000000000000000000000000000" *) 
  (* C_DATA_W = "16" *) 
  (* C_EN_CTL = "0" *) 
  (* C_EN_STAT = "1" *) 
  (* C_REG_ADDR = "13'b0100010010000" *) 
  (* DONT_TOUCH *) 
  dsi_debug_xsdbs_v1_0_2_reg__parameterized44 reg_890
       (.din_i({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dout_o(NLW_reg_890_dout_o_UNCONNECTED[15:0]),
        .rst_reg_i(1'b0),
        .s_daddr_i(s_daddr[12:0]),
        .s_dclk_i(s_dclk_o),
        .s_den_i(s_den),
        .s_di_i(s_di),
        .s_do_o(slaveRegDo_890),
        .s_dwe_i(s_dwe));
  dsi_debug_xsdbs_v1_0_2_reg__parameterized14 reg_9
       (.\G_1PIPE_IFACE.s_daddr_r_reg[3] (reg_7_n_6),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_0 (reg_7_n_7),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_1 (reg_7_n_8),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_2 (reg_7_n_9),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_3 (reg_7_n_10),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_4 (reg_7_n_11),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_5 (reg_7_n_12),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_6 (reg_7_n_13),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_7 (reg_7_n_14),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_8 (reg_7_n_15),
        .Q({reg_9_n_12,reg_9_n_13}),
        .\captured_samples_reg[13] (\captured_samples_reg[13] ),
        .s_daddr_o(s_daddr[3:0]),
        .s_dclk_o(s_dclk_o),
        .s_den_o(s_den),
        .\slaveRegDo_mux_0_reg[10] (reg_9_n_8),
        .\slaveRegDo_mux_0_reg[11] (reg_9_n_9),
        .\slaveRegDo_mux_0_reg[12] (reg_9_n_10),
        .\slaveRegDo_mux_0_reg[13] (reg_9_n_11),
        .\slaveRegDo_mux_0_reg[2] (reg_9_n_1),
        .\slaveRegDo_mux_0_reg[3] (reg_9_n_0),
        .\slaveRegDo_mux_0_reg[4] (reg_9_n_2),
        .\slaveRegDo_mux_0_reg[5] (reg_9_n_3),
        .\slaveRegDo_mux_0_reg[6] (reg_9_n_4),
        .\slaveRegDo_mux_0_reg[7] (reg_9_n_5),
        .\slaveRegDo_mux_0_reg[8] (reg_9_n_6),
        .\slaveRegDo_mux_0_reg[9] (reg_9_n_7),
        .\xsdb_reg_reg[3] ({reg_8_n_2,reg_8_n_3}));
  dsi_debug_xsdbs_v1_0_2_reg_p2s__parameterized1 reg_srl_fff
       (.D(D),
        .E(E),
        .\G_1PIPE_IFACE.s_daddr_r_reg[0] (\slaveRegDo_mux_3[4]_i_2_n_0 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[1] (\slaveRegDo_mux_3[15]_i_3_n_0 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[2] (\slaveRegDo_mux_3[15]_i_4_n_0 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3] (\slaveRegDo_mux_3[2]_i_2_n_0 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_0 (reg_stream_ffd_n_3),
        .Q(parallel_dout),
        .capture_ctrl_config_serial_output(capture_ctrl_config_serial_output),
        .s_daddr_o(s_daddr[10:0]),
        .s_dclk_o(s_dclk_o),
        .s_den_o(s_den),
        .s_di_o(s_di),
        .s_dwe_o(s_dwe),
        .slaveRegDo_ff9(slaveRegDo_ff9),
        .\slaveRegDo_mux_3_reg[0] (reg_srl_fff_n_10),
        .\slaveRegDo_mux_3_reg[0]_0 (reg_srl_fff_n_18),
        .\slaveRegDo_mux_3_reg[10] (reg_srl_fff_n_16),
        .\slaveRegDo_mux_3_reg[11] (reg_srl_fff_n_5),
        .\slaveRegDo_mux_3_reg[12] (reg_srl_fff_n_4),
        .\slaveRegDo_mux_3_reg[13] (reg_srl_fff_n_2),
        .\slaveRegDo_mux_3_reg[15] (reg_srl_fff_n_17),
        .\slaveRegDo_mux_3_reg[1] (reg_srl_fff_n_11),
        .\slaveRegDo_mux_3_reg[2] (reg_srl_fff_n_12),
        .\slaveRegDo_mux_3_reg[3] (reg_srl_fff_n_13),
        .\slaveRegDo_mux_3_reg[4] (reg_srl_fff_n_14),
        .\slaveRegDo_mux_3_reg[5] (reg_srl_fff_n_9),
        .\slaveRegDo_mux_3_reg[6] (reg_srl_fff_n_8),
        .\slaveRegDo_mux_3_reg[7] (reg_srl_fff_n_15),
        .\slaveRegDo_mux_3_reg[8] (reg_srl_fff_n_7),
        .\slaveRegDo_mux_3_reg[9] (reg_srl_fff_n_6),
        .\xsdb_reg_reg[10] (reg_stream_ffd_n_10),
        .\xsdb_reg_reg[11] (reg_stream_ffd_n_9),
        .\xsdb_reg_reg[12] (reg_stream_ffd_n_8),
        .\xsdb_reg_reg[13] (reg_stream_ffd_n_7),
        .\xsdb_reg_reg[15] (reg_stream_ffd_n_6),
        .\xsdb_reg_reg[1] (reg_stream_ffe_n_4),
        .\xsdb_reg_reg[2] (reg_stream_ffe_n_3),
        .\xsdb_reg_reg[3] (reg_stream_ffd_n_17),
        .\xsdb_reg_reg[4] (reg_stream_ffd_n_16),
        .\xsdb_reg_reg[5] (reg_stream_ffd_n_15),
        .\xsdb_reg_reg[6] (reg_stream_ffd_n_14),
        .\xsdb_reg_reg[7] (reg_stream_ffd_n_13),
        .\xsdb_reg_reg[8] (reg_stream_ffd_n_12),
        .\xsdb_reg_reg[9] (reg_stream_ffd_n_11));
  dsi_debug_xsdbs_v1_0_2_reg_stream reg_stream_ffd
       (.\G_1PIPE_IFACE.s_daddr_r_reg[0] (\slaveRegDo_mux_3[0]_i_2_n_0 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[0]_0 (\slaveRegDo_mux_3[0]_i_5_n_0 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3] (\slaveRegDo_mux_3[0]_i_6_n_0 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[6] (\current_state_reg[1]_1 ),
        .Q(parallel_dout),
        .\parallel_dout_reg[0] (reg_srl_fff_n_10),
        .probe0(probe0),
        .\probeDelay1_reg[1] (debug_data_in),
        .\probeDelay1_reg[1]_0 (\probeDelay1_reg[1] ),
        .s_daddr_o({s_daddr[12:8],s_daddr[3:0]}),
        .s_dclk_o(s_dclk_o),
        .s_den_o(s_den),
        .s_di_o(s_di),
        .s_dwe_o(s_dwe),
        .slaveRegDo_ffa(slaveRegDo_ffa),
        .\slaveRegDo_mux_3_reg[0] (reg_stream_ffd_n_0),
        .\slaveRegDo_mux_3_reg[10] (reg_stream_ffd_n_10),
        .\slaveRegDo_mux_3_reg[11] (reg_stream_ffd_n_9),
        .\slaveRegDo_mux_3_reg[12] (reg_stream_ffd_n_8),
        .\slaveRegDo_mux_3_reg[13] (reg_stream_ffd_n_7),
        .\slaveRegDo_mux_3_reg[14] (reg_stream_ffd_n_2),
        .\slaveRegDo_mux_3_reg[15] (reg_stream_ffd_n_6),
        .\slaveRegDo_mux_3_reg[2] (reg_stream_ffd_n_18),
        .\slaveRegDo_mux_3_reg[3] (reg_stream_ffd_n_17),
        .\slaveRegDo_mux_3_reg[4] (reg_stream_ffd_n_16),
        .\slaveRegDo_mux_3_reg[5] (reg_stream_ffd_n_15),
        .\slaveRegDo_mux_3_reg[6] (reg_stream_ffd_n_14),
        .\slaveRegDo_mux_3_reg[7] (reg_stream_ffd_n_13),
        .\slaveRegDo_mux_3_reg[8] (reg_stream_ffd_n_12),
        .\slaveRegDo_mux_3_reg[9] (reg_stream_ffd_n_11),
        .use_probe_debug_circuit(use_probe_debug_circuit),
        .\xsdb_reg_reg[0] (reg_stream_ffd_n_3),
        .\xsdb_reg_reg[0]_0 (\xsdb_reg_reg[0] ));
  dsi_debug_xsdbs_v1_0_2_reg_stream__parameterized0 reg_stream_ffe
       (.\input_data_reg[0] (\input_data_reg[0] ),
        .\input_data_reg[1] (\input_data_reg[1] ),
        .\input_data_reg[2] (\input_data_reg[2] ),
        .s_daddr_o(s_daddr[3:0]),
        .s_dclk_o(s_dclk_o),
        .\slaveRegDo_mux_3_reg[1] (reg_stream_ffe_n_4),
        .\slaveRegDo_mux_3_reg[2] (reg_stream_ffe_n_3),
        .\xsdb_reg_reg[0] (\xsdb_reg_reg[0] ),
        .\xsdb_reg_reg[1] (\xsdb_reg_reg[1] ),
        .\xsdb_reg_reg[1]_0 (debug_data_in),
        .\xsdb_reg_reg[2] (\xsdb_reg_reg[2] ),
        .\xsdb_reg_reg[2]_0 (reg_stream_ffd_n_18));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \shift_reg0[0]_i_1 
       (.I0(drdy_ff9),
        .I1(\shift_reg0_reg_n_0_[0] ),
        .I2(\shift_reg0[0]_i_2_n_0 ),
        .I3(\shift_reg0[0]_i_3_n_0 ),
        .I4(s_rst),
        .O(\shift_reg0[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \shift_reg0[0]_i_2 
       (.I0(count0_reg__0[2]),
        .I1(count0_reg__0[5]),
        .I2(count0_reg__0[3]),
        .O(\shift_reg0[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \shift_reg0[0]_i_3 
       (.I0(count0_reg__0[1]),
        .I1(count0_reg__0[0]),
        .I2(count0_reg__0[4]),
        .I3(count0_reg__0[6]),
        .O(\shift_reg0[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg0_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shift_reg0[0]_i_1_n_0 ),
        .Q(\shift_reg0_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \shift_reg1[0]_i_1 
       (.I0(drdy_ffa),
        .I1(\shift_reg1_reg_n_0_[0] ),
        .I2(\shift_reg1[0]_i_2_n_0 ),
        .I3(\shift_reg1[0]_i_3_n_0 ),
        .I4(s_rst),
        .O(\shift_reg1[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \shift_reg1[0]_i_2 
       (.I0(count1_reg__0[2]),
        .I1(count1_reg__0[5]),
        .I2(count1_reg__0[3]),
        .O(\shift_reg1[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \shift_reg1[0]_i_3 
       (.I0(count1_reg__0[1]),
        .I1(count1_reg__0[0]),
        .I2(count1_reg__0[4]),
        .I3(count1_reg__0[6]),
        .O(\shift_reg1[0]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shift_reg1_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shift_reg1[0]_i_1_n_0 ),
        .Q(\shift_reg1_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \slaveRegDo_ff8[15]_i_1 
       (.I0(count_tt),
        .I1(xsdb_rden_ff8),
        .I2(\slaveRegDo_ff8_reg_n_0_[15] ),
        .O(\slaveRegDo_ff8[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \slaveRegDo_ff8[4]_i_1 
       (.I0(count_tt),
        .I1(xsdb_rden_ff8),
        .I2(\slaveRegDo_ff8_reg_n_0_[4] ),
        .O(\slaveRegDo_ff8[4]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \slaveRegDo_ff8_reg[15] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\slaveRegDo_ff8[15]_i_1_n_0 ),
        .Q(\slaveRegDo_ff8_reg_n_0_[15] ),
        .S(s_rst));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_ff8_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\slaveRegDo_ff8[4]_i_1_n_0 ),
        .Q(\slaveRegDo_ff8_reg_n_0_[4] ),
        .R(s_rst));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_ff9_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shift_reg0_reg_n_0_[0] ),
        .Q(slaveRegDo_ff9),
        .R(s_rst));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_ffa_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shift_reg1_reg_n_0_[0] ),
        .Q(slaveRegDo_ffa),
        .R(s_rst));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \slaveRegDo_mux[0]_i_1 
       (.I0(slaveRegDo_mux_4[0]),
        .I1(s_daddr[10]),
        .I2(slaveRegDo_mux_5[0]),
        .I3(s_daddr[11]),
        .I4(s_daddr[12]),
        .I5(\slaveRegDo_mux[0]_i_2_n_0 ),
        .O(slaveRegDo_mux[0]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \slaveRegDo_mux[0]_i_2 
       (.I0(slaveRegDo_mux_3[0]),
        .I1(slaveRegDo_mux_2[0]),
        .I2(s_daddr[11]),
        .I3(slaveRegDo_mux_0[0]),
        .I4(s_daddr[10]),
        .O(\slaveRegDo_mux[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \slaveRegDo_mux[10]_i_1 
       (.I0(slaveRegDo_mux_4[10]),
        .I1(s_daddr[10]),
        .I2(slaveRegDo_mux_5[10]),
        .I3(s_daddr[11]),
        .I4(s_daddr[12]),
        .I5(\slaveRegDo_mux[10]_i_2_n_0 ),
        .O(slaveRegDo_mux[10]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \slaveRegDo_mux[10]_i_2 
       (.I0(slaveRegDo_mux_3[10]),
        .I1(slaveRegDo_mux_2[10]),
        .I2(s_daddr[11]),
        .I3(slaveRegDo_mux_0[10]),
        .I4(s_daddr[10]),
        .O(\slaveRegDo_mux[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \slaveRegDo_mux[11]_i_1 
       (.I0(slaveRegDo_mux_4[11]),
        .I1(s_daddr[10]),
        .I2(slaveRegDo_mux_5[11]),
        .I3(s_daddr[11]),
        .I4(s_daddr[12]),
        .I5(\slaveRegDo_mux[11]_i_2_n_0 ),
        .O(slaveRegDo_mux[11]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \slaveRegDo_mux[11]_i_2 
       (.I0(slaveRegDo_mux_3[11]),
        .I1(slaveRegDo_mux_2[11]),
        .I2(s_daddr[11]),
        .I3(slaveRegDo_mux_0[11]),
        .I4(s_daddr[10]),
        .O(\slaveRegDo_mux[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \slaveRegDo_mux[12]_i_1 
       (.I0(slaveRegDo_mux_4[12]),
        .I1(s_daddr[10]),
        .I2(slaveRegDo_mux_5[12]),
        .I3(s_daddr[11]),
        .I4(s_daddr[12]),
        .I5(\slaveRegDo_mux[12]_i_2_n_0 ),
        .O(slaveRegDo_mux[12]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \slaveRegDo_mux[12]_i_2 
       (.I0(slaveRegDo_mux_3[12]),
        .I1(slaveRegDo_mux_2[12]),
        .I2(s_daddr[11]),
        .I3(slaveRegDo_mux_0[12]),
        .I4(s_daddr[10]),
        .O(\slaveRegDo_mux[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \slaveRegDo_mux[13]_i_1 
       (.I0(slaveRegDo_mux_4[13]),
        .I1(s_daddr[10]),
        .I2(slaveRegDo_mux_5[13]),
        .I3(s_daddr[11]),
        .I4(s_daddr[12]),
        .I5(\slaveRegDo_mux[13]_i_2_n_0 ),
        .O(slaveRegDo_mux[13]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \slaveRegDo_mux[13]_i_2 
       (.I0(slaveRegDo_mux_3[13]),
        .I1(slaveRegDo_mux_2[13]),
        .I2(s_daddr[11]),
        .I3(slaveRegDo_mux_0[13]),
        .I4(s_daddr[10]),
        .O(\slaveRegDo_mux[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \slaveRegDo_mux[14]_i_1 
       (.I0(slaveRegDo_mux_4[14]),
        .I1(s_daddr[10]),
        .I2(slaveRegDo_mux_5[14]),
        .I3(s_daddr[11]),
        .I4(s_daddr[12]),
        .I5(\slaveRegDo_mux[14]_i_2_n_0 ),
        .O(slaveRegDo_mux[14]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \slaveRegDo_mux[14]_i_2 
       (.I0(slaveRegDo_mux_3[14]),
        .I1(slaveRegDo_mux_2[14]),
        .I2(s_daddr[11]),
        .I3(slaveRegDo_mux_0[14]),
        .I4(s_daddr[10]),
        .O(\slaveRegDo_mux[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \slaveRegDo_mux[15]_i_1 
       (.I0(slaveRegDo_mux_4[15]),
        .I1(s_daddr[10]),
        .I2(slaveRegDo_mux_5[15]),
        .I3(s_daddr[11]),
        .I4(s_daddr[12]),
        .I5(\slaveRegDo_mux[15]_i_2_n_0 ),
        .O(slaveRegDo_mux[15]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \slaveRegDo_mux[15]_i_2 
       (.I0(slaveRegDo_mux_3[15]),
        .I1(slaveRegDo_mux_2[15]),
        .I2(s_daddr[11]),
        .I3(slaveRegDo_mux_0[15]),
        .I4(s_daddr[10]),
        .O(\slaveRegDo_mux[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \slaveRegDo_mux[1]_i_1 
       (.I0(slaveRegDo_mux_4[1]),
        .I1(s_daddr[10]),
        .I2(slaveRegDo_mux_5[1]),
        .I3(s_daddr[11]),
        .I4(s_daddr[12]),
        .I5(\slaveRegDo_mux[1]_i_2_n_0 ),
        .O(slaveRegDo_mux[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slaveRegDo_mux[1]_i_2 
       (.I0(slaveRegDo_mux_3[1]),
        .I1(slaveRegDo_mux_2[1]),
        .I2(s_daddr[11]),
        .I3(slaveRegDo_mux_1),
        .I4(s_daddr[10]),
        .I5(slaveRegDo_mux_0[1]),
        .O(\slaveRegDo_mux[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \slaveRegDo_mux[2]_i_1 
       (.I0(slaveRegDo_mux_4[2]),
        .I1(s_daddr[10]),
        .I2(slaveRegDo_mux_5[2]),
        .I3(s_daddr[11]),
        .I4(s_daddr[12]),
        .I5(\slaveRegDo_mux[2]_i_2_n_0 ),
        .O(slaveRegDo_mux[2]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \slaveRegDo_mux[2]_i_2 
       (.I0(slaveRegDo_mux_3[2]),
        .I1(slaveRegDo_mux_2[2]),
        .I2(s_daddr[11]),
        .I3(slaveRegDo_mux_0[2]),
        .I4(s_daddr[10]),
        .O(\slaveRegDo_mux[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \slaveRegDo_mux[3]_i_1 
       (.I0(slaveRegDo_mux_4[3]),
        .I1(s_daddr[10]),
        .I2(slaveRegDo_mux_5[3]),
        .I3(s_daddr[11]),
        .I4(s_daddr[12]),
        .I5(\slaveRegDo_mux[3]_i_2_n_0 ),
        .O(slaveRegDo_mux[3]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \slaveRegDo_mux[3]_i_2 
       (.I0(slaveRegDo_mux_3[3]),
        .I1(slaveRegDo_mux_2[3]),
        .I2(s_daddr[11]),
        .I3(slaveRegDo_mux_0[3]),
        .I4(s_daddr[10]),
        .O(\slaveRegDo_mux[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \slaveRegDo_mux[4]_i_1 
       (.I0(slaveRegDo_mux_4[4]),
        .I1(s_daddr[10]),
        .I2(slaveRegDo_mux_5[4]),
        .I3(s_daddr[11]),
        .I4(s_daddr[12]),
        .I5(\slaveRegDo_mux[4]_i_2_n_0 ),
        .O(slaveRegDo_mux[4]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \slaveRegDo_mux[4]_i_2 
       (.I0(slaveRegDo_mux_3[4]),
        .I1(slaveRegDo_mux_2[4]),
        .I2(s_daddr[11]),
        .I3(slaveRegDo_mux_0[4]),
        .I4(s_daddr[10]),
        .O(\slaveRegDo_mux[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \slaveRegDo_mux[5]_i_1 
       (.I0(slaveRegDo_mux_4[5]),
        .I1(s_daddr[10]),
        .I2(slaveRegDo_mux_5[5]),
        .I3(s_daddr[11]),
        .I4(s_daddr[12]),
        .I5(\slaveRegDo_mux[5]_i_2_n_0 ),
        .O(slaveRegDo_mux[5]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \slaveRegDo_mux[5]_i_2 
       (.I0(slaveRegDo_mux_3[5]),
        .I1(slaveRegDo_mux_2[5]),
        .I2(s_daddr[11]),
        .I3(slaveRegDo_mux_0[5]),
        .I4(s_daddr[10]),
        .O(\slaveRegDo_mux[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \slaveRegDo_mux[6]_i_1 
       (.I0(slaveRegDo_mux_4[6]),
        .I1(s_daddr[10]),
        .I2(slaveRegDo_mux_5[6]),
        .I3(s_daddr[11]),
        .I4(s_daddr[12]),
        .I5(\slaveRegDo_mux[6]_i_2_n_0 ),
        .O(slaveRegDo_mux[6]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \slaveRegDo_mux[6]_i_2 
       (.I0(slaveRegDo_mux_3[6]),
        .I1(slaveRegDo_mux_2[6]),
        .I2(s_daddr[11]),
        .I3(slaveRegDo_mux_0[6]),
        .I4(s_daddr[10]),
        .O(\slaveRegDo_mux[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \slaveRegDo_mux[7]_i_1 
       (.I0(slaveRegDo_mux_4[7]),
        .I1(s_daddr[10]),
        .I2(slaveRegDo_mux_5[7]),
        .I3(s_daddr[11]),
        .I4(s_daddr[12]),
        .I5(\slaveRegDo_mux[7]_i_2_n_0 ),
        .O(slaveRegDo_mux[7]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \slaveRegDo_mux[7]_i_2 
       (.I0(slaveRegDo_mux_3[7]),
        .I1(slaveRegDo_mux_2[7]),
        .I2(s_daddr[11]),
        .I3(slaveRegDo_mux_0[7]),
        .I4(s_daddr[10]),
        .O(\slaveRegDo_mux[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \slaveRegDo_mux[8]_i_1 
       (.I0(slaveRegDo_mux_4[8]),
        .I1(s_daddr[10]),
        .I2(slaveRegDo_mux_5[8]),
        .I3(s_daddr[11]),
        .I4(s_daddr[12]),
        .I5(\slaveRegDo_mux[8]_i_2_n_0 ),
        .O(slaveRegDo_mux[8]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \slaveRegDo_mux[8]_i_2 
       (.I0(slaveRegDo_mux_3[8]),
        .I1(slaveRegDo_mux_2[8]),
        .I2(s_daddr[11]),
        .I3(slaveRegDo_mux_0[8]),
        .I4(s_daddr[10]),
        .O(\slaveRegDo_mux[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \slaveRegDo_mux[9]_i_1 
       (.I0(slaveRegDo_mux_4[9]),
        .I1(s_daddr[10]),
        .I2(slaveRegDo_mux_5[9]),
        .I3(s_daddr[11]),
        .I4(s_daddr[12]),
        .I5(\slaveRegDo_mux[9]_i_2_n_0 ),
        .O(slaveRegDo_mux[9]));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \slaveRegDo_mux[9]_i_2 
       (.I0(slaveRegDo_mux_3[9]),
        .I1(slaveRegDo_mux_2[9]),
        .I2(s_daddr[11]),
        .I3(slaveRegDo_mux_0[9]),
        .I4(s_daddr[10]),
        .O(\slaveRegDo_mux[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \slaveRegDo_mux_0[13]_i_10 
       (.I0(s_daddr[3]),
        .I1(s_daddr[2]),
        .O(\slaveRegDo_mux_0[13]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \slaveRegDo_mux_0[13]_i_3 
       (.I0(s_daddr[5]),
        .I1(s_daddr[7]),
        .I2(s_daddr[4]),
        .O(\slaveRegDo_mux_0[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \slaveRegDo_mux_0[15]_i_1 
       (.I0(\slaveRegDo_mux_0[1]_i_5_n_0 ),
        .I1(s_daddr[6]),
        .O(\slaveRegDo_mux_0[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \slaveRegDo_mux_0[15]_i_9 
       (.I0(s_daddr[4]),
        .I1(s_daddr[3]),
        .I2(s_daddr[2]),
        .O(\slaveRegDo_mux_0[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \slaveRegDo_mux_0[1]_i_10 
       (.I0(s_daddr[2]),
        .I1(s_daddr[0]),
        .I2(s_daddr[1]),
        .O(\slaveRegDo_mux_0[1]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slaveRegDo_mux_0[1]_i_11 
       (.I0(s_daddr[4]),
        .I1(s_daddr[3]),
        .O(\slaveRegDo_mux_0[1]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \slaveRegDo_mux_0[1]_i_3 
       (.I0(s_daddr[7]),
        .I1(s_daddr[5]),
        .O(\slaveRegDo_mux_0[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFCFEFE)) 
    \slaveRegDo_mux_0[1]_i_5 
       (.I0(s_daddr[7]),
        .I1(s_daddr[8]),
        .I2(s_daddr[9]),
        .I3(\slaveRegDo_mux_0[1]_i_10_n_0 ),
        .I4(\slaveRegDo_mux_0[1]_i_11_n_0 ),
        .I5(reg_7_n_4),
        .O(\slaveRegDo_mux_0[1]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_0_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_84_n_0),
        .Q(slaveRegDo_mux_0[0]),
        .R(\slaveRegDo_mux_0[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_0_reg[10] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_84_n_2),
        .Q(slaveRegDo_mux_0[10]),
        .R(\slaveRegDo_mux_0[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_0_reg[11] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_84_n_8),
        .Q(slaveRegDo_mux_0[11]),
        .R(\slaveRegDo_mux_0[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_0_reg[12] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_84_n_1),
        .Q(slaveRegDo_mux_0[12]),
        .R(\slaveRegDo_mux_0[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_0_reg[13] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_84_n_7),
        .Q(slaveRegDo_mux_0[13]),
        .R(\slaveRegDo_mux_0[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_0_reg[14] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_83_n_1),
        .Q(slaveRegDo_mux_0[14]),
        .R(\slaveRegDo_mux_0[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_0_reg[15] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_17_n_1),
        .Q(slaveRegDo_mux_0[15]),
        .R(\slaveRegDo_mux_0[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_0_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_8_n_1),
        .Q(slaveRegDo_mux_0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_0_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_84_n_6),
        .Q(slaveRegDo_mux_0[2]),
        .R(\slaveRegDo_mux_0[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_0_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_84_n_5),
        .Q(slaveRegDo_mux_0[3]),
        .R(\slaveRegDo_mux_0[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_0_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_84_n_4),
        .Q(slaveRegDo_mux_0[4]),
        .R(\slaveRegDo_mux_0[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_0_reg[5] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_84_n_12),
        .Q(slaveRegDo_mux_0[5]),
        .R(\slaveRegDo_mux_0[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_0_reg[6] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_84_n_11),
        .Q(slaveRegDo_mux_0[6]),
        .R(\slaveRegDo_mux_0[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_0_reg[7] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_84_n_10),
        .Q(slaveRegDo_mux_0[7]),
        .R(\slaveRegDo_mux_0[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_0_reg[8] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_84_n_9),
        .Q(slaveRegDo_mux_0[8]),
        .R(\slaveRegDo_mux_0[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_0_reg[9] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_84_n_3),
        .Q(slaveRegDo_mux_0[9]),
        .R(\slaveRegDo_mux_0[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \slaveRegDo_mux_1[1]_i_1 
       (.I0(s_daddr[1]),
        .I1(s_daddr[0]),
        .I2(s_daddr[2]),
        .I3(s_daddr[3]),
        .O(p_2_in));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_1_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(p_2_in),
        .Q(slaveRegDo_mux_1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \slaveRegDo_mux_2[0]_i_2 
       (.I0(s_daddr[0]),
        .I1(s_daddr[1]),
        .I2(s_daddr[3]),
        .I3(s_daddr[2]),
        .O(\slaveRegDo_mux_2[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slaveRegDo_mux_2[10]_i_1 
       (.I0(slaveRegDo_890[10]),
        .I1(s_daddr[4]),
        .I2(s_daddr[3]),
        .I3(s_daddr[2]),
        .I4(s_daddr[0]),
        .I5(s_daddr[1]),
        .O(\slaveRegDo_mux_2[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \slaveRegDo_mux_2[11]_i_1 
       (.I0(s_daddr[5]),
        .I1(s_daddr[6]),
        .I2(s_daddr[7]),
        .I3(s_daddr[9]),
        .I4(s_daddr[8]),
        .O(\slaveRegDo_mux_2[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slaveRegDo_mux_2[11]_i_2 
       (.I0(slaveRegDo_890[11]),
        .I1(s_daddr[4]),
        .I2(s_daddr[3]),
        .I3(s_daddr[2]),
        .I4(s_daddr[0]),
        .I5(s_daddr[1]),
        .O(\slaveRegDo_mux_2[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slaveRegDo_mux_2[12]_i_1 
       (.I0(slaveRegDo_890[12]),
        .I1(s_daddr[4]),
        .I2(s_daddr[3]),
        .I3(s_daddr[2]),
        .I4(s_daddr[0]),
        .I5(s_daddr[1]),
        .O(\slaveRegDo_mux_2[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slaveRegDo_mux_2[13]_i_1 
       (.I0(slaveRegDo_890[13]),
        .I1(s_daddr[4]),
        .I2(s_daddr[3]),
        .I3(s_daddr[2]),
        .I4(s_daddr[0]),
        .I5(s_daddr[1]),
        .O(\slaveRegDo_mux_2[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slaveRegDo_mux_2[14]_i_1 
       (.I0(slaveRegDo_890[14]),
        .I1(s_daddr[4]),
        .I2(s_daddr[3]),
        .I3(s_daddr[2]),
        .I4(s_daddr[0]),
        .I5(s_daddr[1]),
        .O(\slaveRegDo_mux_2[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFAABA)) 
    \slaveRegDo_mux_2[15]_i_1 
       (.I0(\slaveRegDo_mux_2[15]_i_3_n_0 ),
        .I1(s_daddr[4]),
        .I2(s_daddr[3]),
        .I3(s_daddr[2]),
        .I4(\slaveRegDo_mux_2[11]_i_1_n_0 ),
        .O(\slaveRegDo_mux_2[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slaveRegDo_mux_2[15]_i_2 
       (.I0(slaveRegDo_890[15]),
        .I1(s_daddr[4]),
        .I2(s_daddr[3]),
        .I3(s_daddr[2]),
        .I4(s_daddr[0]),
        .I5(s_daddr[1]),
        .O(\slaveRegDo_mux_2[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \slaveRegDo_mux_2[15]_i_3 
       (.I0(s_daddr[6]),
        .I1(s_daddr[5]),
        .I2(\slaveRegDo_mux_0[1]_i_11_n_0 ),
        .I3(\slaveRegDo_mux_0[1]_i_10_n_0 ),
        .I4(s_daddr[9]),
        .I5(s_daddr[8]),
        .O(\slaveRegDo_mux_2[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \slaveRegDo_mux_2[1]_i_2 
       (.I0(s_daddr[1]),
        .I1(s_daddr[0]),
        .I2(s_daddr[2]),
        .I3(s_daddr[3]),
        .I4(s_daddr[4]),
        .O(\slaveRegDo_mux_2[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5151510051515151)) 
    \slaveRegDo_mux_2[1]_i_4 
       (.I0(\slaveRegDo_mux_2[11]_i_1_n_0 ),
        .I1(\slaveRegDo_mux_0[13]_i_10_n_0 ),
        .I2(s_daddr[4]),
        .I3(\slaveRegDo_mux_2[1]_i_5_n_0 ),
        .I4(\slaveRegDo_mux_0[1]_i_10_n_0 ),
        .I5(reg_82_n_1),
        .O(\slaveRegDo_mux_2[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \slaveRegDo_mux_2[1]_i_5 
       (.I0(s_daddr[9]),
        .I1(s_daddr[8]),
        .O(\slaveRegDo_mux_2[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slaveRegDo_mux_2[2]_i_1 
       (.I0(slaveRegDo_890[2]),
        .I1(s_daddr[4]),
        .I2(s_daddr[3]),
        .I3(s_daddr[2]),
        .I4(s_daddr[0]),
        .I5(s_daddr[1]),
        .O(\slaveRegDo_mux_2[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slaveRegDo_mux_2[4]_i_1 
       (.I0(slaveRegDo_890[4]),
        .I1(s_daddr[4]),
        .I2(s_daddr[3]),
        .I3(s_daddr[2]),
        .I4(s_daddr[0]),
        .I5(s_daddr[1]),
        .O(\slaveRegDo_mux_2[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slaveRegDo_mux_2[5]_i_1 
       (.I0(slaveRegDo_890[5]),
        .I1(s_daddr[4]),
        .I2(s_daddr[3]),
        .I3(s_daddr[2]),
        .I4(s_daddr[0]),
        .I5(s_daddr[1]),
        .O(\slaveRegDo_mux_2[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slaveRegDo_mux_2[6]_i_1 
       (.I0(slaveRegDo_890[6]),
        .I1(s_daddr[4]),
        .I2(s_daddr[3]),
        .I3(s_daddr[2]),
        .I4(s_daddr[0]),
        .I5(s_daddr[1]),
        .O(\slaveRegDo_mux_2[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slaveRegDo_mux_2[7]_i_1 
       (.I0(slaveRegDo_890[7]),
        .I1(s_daddr[4]),
        .I2(s_daddr[3]),
        .I3(s_daddr[2]),
        .I4(s_daddr[0]),
        .I5(s_daddr[1]),
        .O(\slaveRegDo_mux_2[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slaveRegDo_mux_2[8]_i_1 
       (.I0(slaveRegDo_890[8]),
        .I1(s_daddr[4]),
        .I2(s_daddr[3]),
        .I3(s_daddr[2]),
        .I4(s_daddr[0]),
        .I5(s_daddr[1]),
        .O(\slaveRegDo_mux_2[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \slaveRegDo_mux_2[9]_i_1 
       (.I0(slaveRegDo_890[9]),
        .I1(s_daddr[4]),
        .I2(s_daddr[3]),
        .I3(s_daddr[2]),
        .I4(s_daddr[0]),
        .I5(s_daddr[1]),
        .O(\slaveRegDo_mux_2[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_2_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_88d_n_0),
        .Q(slaveRegDo_mux_2[0]),
        .R(\slaveRegDo_mux_2[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_2_reg[10] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\slaveRegDo_mux_2[10]_i_1_n_0 ),
        .Q(slaveRegDo_mux_2[10]),
        .R(\slaveRegDo_mux_2[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_2_reg[11] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\slaveRegDo_mux_2[11]_i_2_n_0 ),
        .Q(slaveRegDo_mux_2[11]),
        .R(\slaveRegDo_mux_2[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_2_reg[12] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\slaveRegDo_mux_2[12]_i_1_n_0 ),
        .Q(slaveRegDo_mux_2[12]),
        .R(\slaveRegDo_mux_2[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_2_reg[13] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\slaveRegDo_mux_2[13]_i_1_n_0 ),
        .Q(slaveRegDo_mux_2[13]),
        .R(\slaveRegDo_mux_2[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_2_reg[14] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\slaveRegDo_mux_2[14]_i_1_n_0 ),
        .Q(slaveRegDo_mux_2[14]),
        .R(\slaveRegDo_mux_2[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_2_reg[15] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\slaveRegDo_mux_2[15]_i_2_n_0 ),
        .Q(slaveRegDo_mux_2[15]),
        .R(\slaveRegDo_mux_2[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_2_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_88d_n_1),
        .Q(slaveRegDo_mux_2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_2_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\slaveRegDo_mux_2[2]_i_1_n_0 ),
        .Q(slaveRegDo_mux_2[2]),
        .R(\slaveRegDo_mux_2[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_2_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_887_n_0),
        .Q(slaveRegDo_mux_2[3]),
        .R(\slaveRegDo_mux_2[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_2_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\slaveRegDo_mux_2[4]_i_1_n_0 ),
        .Q(slaveRegDo_mux_2[4]),
        .R(\slaveRegDo_mux_2[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_2_reg[5] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\slaveRegDo_mux_2[5]_i_1_n_0 ),
        .Q(slaveRegDo_mux_2[5]),
        .R(\slaveRegDo_mux_2[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_2_reg[6] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\slaveRegDo_mux_2[6]_i_1_n_0 ),
        .Q(slaveRegDo_mux_2[6]),
        .R(\slaveRegDo_mux_2[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_2_reg[7] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\slaveRegDo_mux_2[7]_i_1_n_0 ),
        .Q(slaveRegDo_mux_2[7]),
        .R(\slaveRegDo_mux_2[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_2_reg[8] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\slaveRegDo_mux_2[8]_i_1_n_0 ),
        .Q(slaveRegDo_mux_2[8]),
        .R(\slaveRegDo_mux_2[11]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_2_reg[9] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\slaveRegDo_mux_2[9]_i_1_n_0 ),
        .Q(slaveRegDo_mux_2[9]),
        .R(\slaveRegDo_mux_2[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8830)) 
    \slaveRegDo_mux_3[0]_i_2 
       (.I0(s_daddr[0]),
        .I1(s_daddr[1]),
        .I2(s_daddr[3]),
        .I3(s_daddr[2]),
        .O(\slaveRegDo_mux_3[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6030)) 
    \slaveRegDo_mux_3[0]_i_5 
       (.I0(s_daddr[0]),
        .I1(s_daddr[1]),
        .I2(s_daddr[3]),
        .I3(s_daddr[2]),
        .O(\slaveRegDo_mux_3[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \slaveRegDo_mux_3[0]_i_6 
       (.I0(s_daddr[3]),
        .I1(s_daddr[0]),
        .I2(s_daddr[2]),
        .O(\slaveRegDo_mux_3[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h01000000)) 
    \slaveRegDo_mux_3[15]_i_3 
       (.I0(s_daddr[1]),
        .I1(s_daddr[2]),
        .I2(s_daddr[0]),
        .I3(s_daddr[3]),
        .I4(\slaveRegDo_ff8_reg_n_0_[15] ),
        .O(\slaveRegDo_mux_3[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \slaveRegDo_mux_3[15]_i_4 
       (.I0(s_daddr[2]),
        .I1(s_daddr[3]),
        .O(\slaveRegDo_mux_3[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \slaveRegDo_mux_3[2]_i_2 
       (.I0(s_daddr[3]),
        .I1(s_daddr[2]),
        .I2(s_daddr[0]),
        .I3(s_daddr[1]),
        .O(\slaveRegDo_mux_3[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \slaveRegDo_mux_3[4]_i_2 
       (.I0(s_daddr[0]),
        .I1(s_daddr[1]),
        .I2(s_daddr[3]),
        .I3(s_daddr[2]),
        .I4(\slaveRegDo_ff8_reg_n_0_[4] ),
        .O(\slaveRegDo_mux_3[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_3_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_stream_ffd_n_0),
        .Q(slaveRegDo_mux_3[0]),
        .R(reg_srl_fff_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_3_reg[10] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_srl_fff_n_16),
        .Q(slaveRegDo_mux_3[10]),
        .R(reg_srl_fff_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_3_reg[11] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_srl_fff_n_5),
        .Q(slaveRegDo_mux_3[11]),
        .R(reg_srl_fff_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_3_reg[12] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_srl_fff_n_4),
        .Q(slaveRegDo_mux_3[12]),
        .R(reg_srl_fff_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_3_reg[13] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_srl_fff_n_2),
        .Q(slaveRegDo_mux_3[13]),
        .R(reg_srl_fff_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_3_reg[14] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_stream_ffd_n_2),
        .Q(slaveRegDo_mux_3[14]),
        .R(reg_srl_fff_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_3_reg[15] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_srl_fff_n_17),
        .Q(slaveRegDo_mux_3[15]),
        .R(reg_srl_fff_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_3_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_srl_fff_n_11),
        .Q(slaveRegDo_mux_3[1]),
        .R(reg_srl_fff_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_3_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_srl_fff_n_12),
        .Q(slaveRegDo_mux_3[2]),
        .R(reg_srl_fff_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_3_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_srl_fff_n_13),
        .Q(slaveRegDo_mux_3[3]),
        .R(reg_srl_fff_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_3_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_srl_fff_n_14),
        .Q(slaveRegDo_mux_3[4]),
        .R(reg_srl_fff_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_3_reg[5] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_srl_fff_n_9),
        .Q(slaveRegDo_mux_3[5]),
        .R(reg_srl_fff_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_3_reg[6] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_srl_fff_n_8),
        .Q(slaveRegDo_mux_3[6]),
        .R(reg_srl_fff_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_3_reg[7] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_srl_fff_n_15),
        .Q(slaveRegDo_mux_3[7]),
        .R(reg_srl_fff_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_3_reg[8] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_srl_fff_n_7),
        .Q(slaveRegDo_mux_3[8]),
        .R(reg_srl_fff_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_3_reg[9] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(reg_srl_fff_n_6),
        .Q(slaveRegDo_mux_3[9]),
        .R(reg_srl_fff_n_18));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_4_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\MU_SRL[0].mu_srl_reg_n_19 ),
        .Q(slaveRegDo_mux_4[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_4_reg[10] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\MU_SRL[0].mu_srl_reg_n_9 ),
        .Q(slaveRegDo_mux_4[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_4_reg[11] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\MU_SRL[0].mu_srl_reg_n_8 ),
        .Q(slaveRegDo_mux_4[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_4_reg[12] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\MU_SRL[0].mu_srl_reg_n_7 ),
        .Q(slaveRegDo_mux_4[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_4_reg[13] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\MU_SRL[0].mu_srl_reg_n_6 ),
        .Q(slaveRegDo_mux_4[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_4_reg[14] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\MU_SRL[0].mu_srl_reg_n_5 ),
        .Q(slaveRegDo_mux_4[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_4_reg[15] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\MU_SRL[0].mu_srl_reg_n_4 ),
        .Q(slaveRegDo_mux_4[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_4_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\MU_SRL[0].mu_srl_reg_n_18 ),
        .Q(slaveRegDo_mux_4[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_4_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\MU_SRL[0].mu_srl_reg_n_17 ),
        .Q(slaveRegDo_mux_4[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_4_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\MU_SRL[0].mu_srl_reg_n_16 ),
        .Q(slaveRegDo_mux_4[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_4_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\MU_SRL[0].mu_srl_reg_n_15 ),
        .Q(slaveRegDo_mux_4[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_4_reg[5] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\MU_SRL[0].mu_srl_reg_n_14 ),
        .Q(slaveRegDo_mux_4[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_4_reg[6] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\MU_SRL[0].mu_srl_reg_n_13 ),
        .Q(slaveRegDo_mux_4[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_4_reg[7] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\MU_SRL[0].mu_srl_reg_n_12 ),
        .Q(slaveRegDo_mux_4[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_4_reg[8] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\MU_SRL[0].mu_srl_reg_n_11 ),
        .Q(slaveRegDo_mux_4[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_4_reg[9] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\MU_SRL[0].mu_srl_reg_n_10 ),
        .Q(slaveRegDo_mux_4[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_5_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\TC_SRL[0].tc_srl_reg_n_17 ),
        .Q(slaveRegDo_mux_5[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_5_reg[10] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\TC_SRL[0].tc_srl_reg_n_7 ),
        .Q(slaveRegDo_mux_5[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_5_reg[11] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\TC_SRL[0].tc_srl_reg_n_6 ),
        .Q(slaveRegDo_mux_5[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_5_reg[12] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\TC_SRL[0].tc_srl_reg_n_5 ),
        .Q(slaveRegDo_mux_5[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_5_reg[13] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\TC_SRL[0].tc_srl_reg_n_4 ),
        .Q(slaveRegDo_mux_5[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_5_reg[14] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\TC_SRL[0].tc_srl_reg_n_3 ),
        .Q(slaveRegDo_mux_5[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_5_reg[15] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\TC_SRL[0].tc_srl_reg_n_2 ),
        .Q(slaveRegDo_mux_5[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_5_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\TC_SRL[0].tc_srl_reg_n_16 ),
        .Q(slaveRegDo_mux_5[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_5_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\TC_SRL[0].tc_srl_reg_n_15 ),
        .Q(slaveRegDo_mux_5[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_5_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\TC_SRL[0].tc_srl_reg_n_14 ),
        .Q(slaveRegDo_mux_5[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_5_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\TC_SRL[0].tc_srl_reg_n_13 ),
        .Q(slaveRegDo_mux_5[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_5_reg[5] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\TC_SRL[0].tc_srl_reg_n_12 ),
        .Q(slaveRegDo_mux_5[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_5_reg[6] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\TC_SRL[0].tc_srl_reg_n_11 ),
        .Q(slaveRegDo_mux_5[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_5_reg[7] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\TC_SRL[0].tc_srl_reg_n_10 ),
        .Q(slaveRegDo_mux_5[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_5_reg[8] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\TC_SRL[0].tc_srl_reg_n_9 ),
        .Q(slaveRegDo_mux_5[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_5_reg[9] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\TC_SRL[0].tc_srl_reg_n_8 ),
        .Q(slaveRegDo_mux_5[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(slaveRegDo_mux[0]),
        .Q(\slaveRegDo_mux_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_reg[10] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(slaveRegDo_mux[10]),
        .Q(\slaveRegDo_mux_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_reg[11] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(slaveRegDo_mux[11]),
        .Q(\slaveRegDo_mux_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_reg[12] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(slaveRegDo_mux[12]),
        .Q(\slaveRegDo_mux_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_reg[13] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(slaveRegDo_mux[13]),
        .Q(\slaveRegDo_mux_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_reg[14] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(slaveRegDo_mux[14]),
        .Q(\slaveRegDo_mux_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_reg[15] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(slaveRegDo_mux[15]),
        .Q(\slaveRegDo_mux_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(slaveRegDo_mux[1]),
        .Q(\slaveRegDo_mux_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(slaveRegDo_mux[2]),
        .Q(\slaveRegDo_mux_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(slaveRegDo_mux[3]),
        .Q(\slaveRegDo_mux_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(slaveRegDo_mux[4]),
        .Q(\slaveRegDo_mux_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_reg[5] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(slaveRegDo_mux[5]),
        .Q(\slaveRegDo_mux_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_reg[6] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(slaveRegDo_mux[6]),
        .Q(\slaveRegDo_mux_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_reg[7] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(slaveRegDo_mux[7]),
        .Q(\slaveRegDo_mux_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_reg[8] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(slaveRegDo_mux[8]),
        .Q(\slaveRegDo_mux_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slaveRegDo_mux_reg[9] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(slaveRegDo_mux[9]),
        .Q(\slaveRegDo_mux_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ila_v6_2_0_ila_reset_ctrl" *) 
module dsi_debug_ila_v6_2_0_ila_reset_ctrl
   (\xsdb_reg_reg[1] ,
    Q,
    \captured_samples_reg[0] ,
    out,
    s_dclk_o,
    CAP_DONE_O_reg,
    halt_ctrl,
    arm_ctrl);
  output [1:0]\xsdb_reg_reg[1] ;
  output [3:0]Q;
  output [0:0]\captured_samples_reg[0] ;
  input out;
  input s_dclk_o;
  input [0:0]CAP_DONE_O_reg;
  input halt_ctrl;
  input arm_ctrl;

  wire [0:0]CAP_DONE_O_reg;
  wire [3:0]Q;
  wire arm_ctrl;
  wire arm_detection_inst_n_1;
  wire arm_in_detection;
  wire arm_in_transferred;
  wire \asyncrounous_transfer.arm_in_transfer_inst_n_1 ;
  wire \asyncrounous_transfer.halt_in_transfer_inst_n_1 ;
  wire [0:0]\captured_samples_reg[0] ;
  wire halt_ctrl;
  wire halt_detection_inst_n_1;
  wire halt_detection_inst_n_2;
  wire halt_in_transferred;
  wire halt_out;
  wire last_din;
  wire last_din_0;
  wire out;
  wire prev_cap_done;
  wire [4:2]reset;
  wire s_dclk_o;
  wire [1:0]\xsdb_reg_reg[1] ;

  dsi_debug_ltlib_v1_0_0_rising_edge_detection arm_detection_inst
       (.D(arm_detection_inst_n_1),
        .Q(Q[1]),
        .clk(out),
        .dout_reg1_reg(\asyncrounous_transfer.arm_in_transfer_inst_n_1 ),
        .last_din(last_din),
        .out(arm_in_transferred),
        .\reset_out_reg[0] (arm_in_detection));
  dsi_debug_ltlib_v1_0_0_async_edge_xfer \asyncrounous_transfer.arm_in_transfer_inst 
       (.arm_ctrl(arm_ctrl),
        .clk(out),
        .\dout_pulse_reg[0] (\asyncrounous_transfer.arm_in_transfer_inst_n_1 ),
        .last_din(last_din),
        .out(arm_in_transferred),
        .s_dclk_o(s_dclk_o));
  dsi_debug_ltlib_v1_0_0_async_edge_xfer_2 \asyncrounous_transfer.arm_out_transfer_inst 
       (.Q(Q[0]),
        .out(out),
        .s_dclk_o(s_dclk_o),
        .\xsdb_reg_reg[0] (\xsdb_reg_reg[1] [0]));
  dsi_debug_ltlib_v1_0_0_async_edge_xfer_3 \asyncrounous_transfer.halt_in_transfer_inst 
       (.D(\asyncrounous_transfer.halt_in_transfer_inst_n_1 ),
        .clk(out),
        .halt_ctrl(halt_ctrl),
        .last_din(last_din_0),
        .out(halt_in_transferred),
        .s_dclk_o(s_dclk_o));
  dsi_debug_ltlib_v1_0_0_async_edge_xfer_4 \asyncrounous_transfer.halt_out_transfer_inst 
       (.halt_out(halt_out),
        .out(out),
        .s_dclk_o(s_dclk_o),
        .\xsdb_reg_reg[1] (\xsdb_reg_reg[1] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    \captured_samples[13]_i_1 
       (.I0(Q[0]),
        .O(\captured_samples_reg[0] ));
  dsi_debug_ltlib_v1_0_0_rising_edge_detection_5 halt_detection_inst
       (.CAP_DONE_O_reg(CAP_DONE_O_reg),
        .D(\asyncrounous_transfer.halt_in_transfer_inst_n_1 ),
        .Q(Q[0]),
        .SS(halt_detection_inst_n_1),
        .clk(out),
        .\dout_pulse_reg[1]_0 (arm_in_detection),
        .halt_out(halt_out),
        .halt_out_reg(halt_detection_inst_n_2),
        .last_din(last_din_0),
        .out(halt_in_transferred),
        .prev_cap_done(prev_cap_done));
  FDRE #(
    .INIT(1'b0)) 
    halt_out_reg
       (.C(out),
        .CE(1'b1),
        .D(halt_detection_inst_n_2),
        .Q(halt_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    prev_cap_done_reg
       (.C(out),
        .CE(1'b1),
        .D(CAP_DONE_O_reg),
        .Q(prev_cap_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \reset_out_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(arm_detection_inst_n_1),
        .Q(Q[0]),
        .S(halt_detection_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \reset_out_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(Q[0]),
        .Q(Q[1]),
        .S(halt_detection_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \reset_out_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(Q[1]),
        .Q(reset[2]),
        .S(halt_detection_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \reset_out_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(reset[2]),
        .Q(Q[2]),
        .S(halt_detection_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \reset_out_reg[4] 
       (.C(out),
        .CE(1'b1),
        .D(Q[2]),
        .Q(reset[4]),
        .S(halt_detection_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \reset_out_reg[5] 
       (.C(out),
        .CE(1'b1),
        .D(reset[4]),
        .Q(Q[3]),
        .S(halt_detection_inst_n_1));
endmodule

(* ORIG_REF_NAME = "ila_v6_2_0_ila_trace_memory" *) 
module dsi_debug_ila_v6_2_0_ila_trace_memory
   (DOUTB,
    out,
    s_dclk_o,
    ENA,
    D,
    ADDRA,
    Q,
    DINA);
  output [2:0]DOUTB;
  input out;
  input s_dclk_o;
  input ENA;
  input [0:0]D;
  input [13:0]ADDRA;
  input [13:0]Q;
  input [2:0]DINA;

  wire [13:0]ADDRA;
  wire [0:0]D;
  wire [2:0]DINA;
  wire [2:0]DOUTB;
  wire ENA;
  wire [13:0]Q;
  wire out;
  wire s_dclk_o;

  dsi_debug_blk_mem_gen_v8_3_4 \SUBCORE_RAM_BLK_MEM_1.trace_block_memory 
       (.ADDRA(ADDRA),
        .D(D),
        .DINA(DINA),
        .DOUTB(DOUTB),
        .ENA(ENA),
        .Q(Q),
        .out(out),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "ila_v6_2_0_ila_trig_match" *) 
module dsi_debug_ila_v6_2_0_ila_trig_match
   (\parallel_dout_reg[15] ,
    out,
    shift_en_reg,
    s_dclk_o,
    mu_config_cs_serial_output,
    Q,
    clk,
    D);
  output [0:0]\parallel_dout_reg[15] ;
  output out;
  input [0:0]shift_en_reg;
  input s_dclk_o;
  input mu_config_cs_serial_output;
  input [0:0]Q;
  input clk;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]Q;
  wire clk;
  wire mu_config_cs_serial_output;
  wire out;
  wire [0:0]\parallel_dout_reg[15] ;
  wire s_dclk_o;
  wire [0:0]shift_en_reg;

  dsi_debug_ltlib_v1_0_0_match__parameterized0 \N_DDR_MODE.G_NMU[0].U_M 
       (.D(D),
        .Q(Q),
        .clk(clk),
        .mu_config_cs_serial_output(mu_config_cs_serial_output),
        .out(out),
        .\parallel_dout_reg[15] (\parallel_dout_reg[15] ),
        .s_dclk_o(s_dclk_o),
        .shift_en_reg(shift_en_reg));
endmodule

(* ORIG_REF_NAME = "ila_v6_2_0_ila_trigger" *) 
module dsi_debug_ila_v6_2_0_ila_trigger
   (\parallel_dout_reg[15] ,
    \parallel_dout_reg[15]_0 ,
    TRIGGER_EQ,
    shift_en_reg,
    s_dclk_o,
    mu_config_cs_serial_output,
    shift_en_reg_0,
    tc_config_cs_serial_output,
    Q,
    out,
    D);
  output [0:0]\parallel_dout_reg[15] ;
  output [0:0]\parallel_dout_reg[15]_0 ;
  output TRIGGER_EQ;
  input [0:0]shift_en_reg;
  input s_dclk_o;
  input mu_config_cs_serial_output;
  input [0:0]shift_en_reg_0;
  input tc_config_cs_serial_output;
  input [2:0]Q;
  input out;
  input [1:0]D;

  wire [1:0]D;
  wire \N_DDR_TC.N_DDR_TC_INST[0].U_TC_n_1 ;
  wire [2:0]Q;
  wire TRIGGER_EQ;
  wire mu_config_cs_serial_output;
  wire out;
  wire [0:0]\parallel_dout_reg[15] ;
  wire [0:0]\parallel_dout_reg[15]_0 ;
  wire s_dclk_o;
  wire [0:0]shift_en_reg;
  wire [0:0]shift_en_reg_0;
  wire tc_config_cs_serial_output;
  wire trigCondIn_temp;

  dsi_debug_ltlib_v1_0_0_match \N_DDR_TC.N_DDR_TC_INST[0].U_TC 
       (.Q(Q[2:1]),
        .\TRIGGER_EQ_reg[0] (\N_DDR_TC.N_DDR_TC_INST[0].U_TC_n_1 ),
        .clk(out),
        .out(trigCondIn_temp),
        .\parallel_dout_reg[15] (\parallel_dout_reg[15]_0 ),
        .s_dclk_o(s_dclk_o),
        .shift_en_reg(shift_en_reg_0),
        .tc_config_cs_serial_output(tc_config_cs_serial_output));
  FDRE #(
    .INIT(1'b0)) 
    \TRIGGER_EQ_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(\N_DDR_TC.N_DDR_TC_INST[0].U_TC_n_1 ),
        .Q(TRIGGER_EQ),
        .R(1'b0));
  dsi_debug_ila_v6_2_0_ila_trig_match U_TM
       (.D(D),
        .Q(Q[0]),
        .clk(out),
        .mu_config_cs_serial_output(mu_config_cs_serial_output),
        .out(trigCondIn_temp),
        .\parallel_dout_reg[15] (\parallel_dout_reg[15] ),
        .s_dclk_o(s_dclk_o),
        .shift_en_reg(shift_en_reg));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_all_typeA" *) 
module dsi_debug_ltlib_v1_0_0_all_typeA
   (\parallel_dout_reg[15] ,
    out,
    shift_en_reg,
    s_dclk_o,
    mu_config_cs_serial_output,
    Q,
    \i_use_input_reg_eq1.probeDelay2_reg[1] ,
    \reset_out_reg[0] ,
    clk);
  output [0:0]\parallel_dout_reg[15] ;
  output out;
  input [0:0]shift_en_reg;
  input s_dclk_o;
  input mu_config_cs_serial_output;
  input [1:0]Q;
  input [1:0]\i_use_input_reg_eq1.probeDelay2_reg[1] ;
  input [0:0]\reset_out_reg[0] ;
  input clk;

  wire [1:0]Q;
  wire all_carry_0;
  wire clk;
  wire drive_ci;
  wire [1:0]\i_use_input_reg_eq1.probeDelay2_reg[1] ;
  wire mu_config_cs_serial_output;
  wire out;
  wire [0:0]\parallel_dout_reg[15] ;
  wire [0:0]\reset_out_reg[0] ;
  wire s_dclk_o;
  wire [0:0]shift_en_reg;
  wire srl_q_0;
  wire [2:0]NLW_u_carry4_inst_CO_UNCONNECTED;
  wire [3:0]NLW_u_carry4_inst_O_UNCONNECTED;

  dsi_debug_ltlib_v1_0_0_all_typeA_slice \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE 
       (.CO(all_carry_0),
        .Q(Q),
        .clk(clk),
        .\i_use_input_reg_eq1.probeDelay2_reg[1] (\i_use_input_reg_eq1.probeDelay2_reg[1] ),
        .mu_config_cs_serial_output(mu_config_cs_serial_output),
        .out(out),
        .\reset_out_reg[0] (\reset_out_reg[0] ),
        .s_dclk_o(s_dclk_o),
        .shift_en_reg(shift_en_reg),
        .srl_q_0(srl_q_0));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 u_carry4_inst
       (.CI(1'b0),
        .CO({all_carry_0,NLW_u_carry4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_u_carry4_inst_O_UNCONNECTED[3:0]),
        .S({1'b1,1'b1,1'b1,drive_ci}));
  (* XILINX_LEGACY_PRIM = "CFGLUT5" *) 
  (* XILINX_TRANSFORM_PINMAP = "O6:Q I0:A[0] I1:A[1] I2:A[2] I3:A[3] I4:A[4] CDI:D CDO:Q31" *) 
  (* box_type = "PRIMITIVE" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    u_srl_drive
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(shift_en_reg),
        .CLK(s_dclk_o),
        .D(srl_q_0),
        .Q(drive_ci),
        .Q31(\parallel_dout_reg[15] ));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_all_typeA" *) 
module dsi_debug_ltlib_v1_0_0_all_typeA_0
   (\parallel_dout_reg[15] ,
    \yes_output_reg.dout_reg_reg ,
    shift_en_reg,
    s_dclk_o,
    tc_config_cs_serial_output,
    out,
    all_dly2,
    Q,
    clk);
  output [0:0]\parallel_dout_reg[15] ;
  output \yes_output_reg.dout_reg_reg ;
  input [0:0]shift_en_reg;
  input s_dclk_o;
  input tc_config_cs_serial_output;
  input out;
  input [0:0]all_dly2;
  input [0:0]Q;
  input clk;

  wire [0:0]Q;
  wire all_carry_0;
  wire [0:0]all_dly2;
  wire clk;
  wire drive_ci;
  wire out;
  wire [0:0]\parallel_dout_reg[15] ;
  wire s_dclk_o;
  wire [0:0]shift_en_reg;
  wire srl_q_0;
  wire tc_config_cs_serial_output;
  wire \yes_output_reg.dout_reg_reg ;
  wire [2:0]NLW_u_carry4_inst_CO_UNCONNECTED;
  wire [3:0]NLW_u_carry4_inst_O_UNCONNECTED;

  dsi_debug_ltlib_v1_0_0_all_typeA_slice_1 \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE 
       (.CO(all_carry_0),
        .Q(Q),
        .all_dly2(all_dly2),
        .clk(clk),
        .out(out),
        .s_dclk_o(s_dclk_o),
        .shift_en_reg(shift_en_reg),
        .srl_q_0(srl_q_0),
        .tc_config_cs_serial_output(tc_config_cs_serial_output),
        .\yes_output_reg.dout_reg_reg (\yes_output_reg.dout_reg_reg ));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 u_carry4_inst
       (.CI(1'b0),
        .CO({all_carry_0,NLW_u_carry4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_u_carry4_inst_O_UNCONNECTED[3:0]),
        .S({1'b1,1'b1,1'b1,drive_ci}));
  (* XILINX_LEGACY_PRIM = "CFGLUT5" *) 
  (* XILINX_TRANSFORM_PINMAP = "O6:Q I0:A[0] I1:A[1] I2:A[2] I3:A[3] I4:A[4] CDI:D CDO:Q31" *) 
  (* box_type = "PRIMITIVE" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    u_srl_drive
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(shift_en_reg),
        .CLK(s_dclk_o),
        .D(srl_q_0),
        .Q(drive_ci),
        .Q31(\parallel_dout_reg[15] ));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_all_typeA" *) 
module dsi_debug_ltlib_v1_0_0_all_typeA__parameterized0
   (SRL_Q_O,
    DOUT_O,
    E,
    s_dclk_o,
    PROBES_I,
    SRL_D_I);
  output SRL_Q_O;
  output DOUT_O;
  input [0:0]E;
  input s_dclk_o;
  input [27:0]PROBES_I;
  input SRL_D_I;

  wire DOUT_O;
  wire [0:0]E;
  wire [27:0]PROBES_I;
  wire SRL_D_I;
  wire SRL_Q_O;
  wire all_carry_0;
  wire all_carry_1;
  wire drive_ci;
  wire s_dclk_o;
  wire srl_q_0;
  wire srl_q_1;
  wire [2:0]NLW_u_carry4_inst_CO_UNCONNECTED;
  wire [3:0]NLW_u_carry4_inst_O_UNCONNECTED;

  dsi_debug_ltlib_v1_0_0_all_typeA_slice__parameterized0 \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE 
       (.CI_I(all_carry_0),
        .DOUT_O(all_carry_1),
        .E(E),
        .PROBES_I(PROBES_I[15:0]),
        .SRL_Q_O(srl_q_1),
        .s_dclk_o(s_dclk_o),
        .u_wcnt_hcmp_q(srl_q_0));
  dsi_debug_ltlib_v1_0_0_all_typeA_slice__parameterized1 \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE 
       (.CI_I(all_carry_1),
        .DOUT_O(DOUT_O),
        .E(E),
        .PROBES_I(PROBES_I[27:16]),
        .SRL_D_I(SRL_D_I),
        .SRL_Q_O(srl_q_1),
        .s_dclk_o(s_dclk_o));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 u_carry4_inst
       (.CI(1'b0),
        .CO({all_carry_0,NLW_u_carry4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_u_carry4_inst_O_UNCONNECTED[3:0]),
        .S({1'b1,1'b1,1'b1,drive_ci}));
  (* XILINX_LEGACY_PRIM = "CFGLUT5" *) 
  (* XILINX_TRANSFORM_PINMAP = "O6:Q I0:A[0] I1:A[1] I2:A[2] I3:A[3] I4:A[4] CDI:D CDO:Q31" *) 
  (* box_type = "PRIMITIVE" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    u_srl_drive
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(E),
        .CLK(s_dclk_o),
        .D(srl_q_0),
        .Q(drive_ci),
        .Q31(SRL_Q_O));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_all_typeA" *) 
module dsi_debug_ltlib_v1_0_0_all_typeA__parameterized0_25
   (\I_YESLUT6.I_YES_OREG.O_reg_reg ,
    u_wcnt_hcmp_q,
    E,
    s_dclk_o,
    PROBES_I,
    SRL_D_I);
  output \I_YESLUT6.I_YES_OREG.O_reg_reg ;
  output u_wcnt_hcmp_q;
  input [0:0]E;
  input s_dclk_o;
  input [27:0]PROBES_I;
  input SRL_D_I;

  wire [0:0]E;
  wire \I_YESLUT6.I_YES_OREG.O_reg_reg ;
  wire [27:0]PROBES_I;
  wire SRL_D_I;
  wire all_carry_0;
  wire all_carry_1;
  wire drive_ci;
  wire s_dclk_o;
  wire srl_q_0;
  wire srl_q_1;
  wire u_wcnt_hcmp_q;
  wire [2:0]NLW_u_carry4_inst_CO_UNCONNECTED;
  wire [3:0]NLW_u_carry4_inst_O_UNCONNECTED;

  dsi_debug_ltlib_v1_0_0_all_typeA_slice__parameterized0_26 \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE 
       (.CI_I(all_carry_0),
        .DOUT_O(all_carry_1),
        .E(E),
        .\I_YESLUT6.I_YES_OREG.O_reg_reg (srl_q_0),
        .PROBES_I(PROBES_I[15:0]),
        .SRL_Q_O(srl_q_1),
        .s_dclk_o(s_dclk_o));
  dsi_debug_ltlib_v1_0_0_all_typeA_slice__parameterized1_27 \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE 
       (.CI_I(all_carry_1),
        .E(E),
        .PROBES_I(PROBES_I[27:16]),
        .SRL_D_I(SRL_D_I),
        .SRL_Q_O(srl_q_1),
        .s_dclk_o(s_dclk_o),
        .u_wcnt_hcmp_q(u_wcnt_hcmp_q));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 u_carry4_inst
       (.CI(1'b0),
        .CO({all_carry_0,NLW_u_carry4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_u_carry4_inst_O_UNCONNECTED[3:0]),
        .S({1'b1,1'b1,1'b1,drive_ci}));
  (* XILINX_LEGACY_PRIM = "CFGLUT5" *) 
  (* XILINX_TRANSFORM_PINMAP = "O6:Q I0:A[0] I1:A[1] I2:A[2] I3:A[3] I4:A[4] CDI:D CDO:Q31" *) 
  (* box_type = "PRIMITIVE" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    u_srl_drive
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(E),
        .CLK(s_dclk_o),
        .D(srl_q_0),
        .Q(drive_ci),
        .Q31(\I_YESLUT6.I_YES_OREG.O_reg_reg ));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_all_typeA" *) 
module dsi_debug_ltlib_v1_0_0_all_typeA__parameterized0_33
   (scnt_cmp_temp,
    SRL_Q_O,
    arm_ctrl,
    E,
    s_dclk_o,
    PROBES_I,
    SRL_D_I);
  output scnt_cmp_temp;
  output SRL_Q_O;
  input arm_ctrl;
  input [0:0]E;
  input s_dclk_o;
  input [27:0]PROBES_I;
  input SRL_D_I;

  wire [0:0]E;
  wire [27:0]PROBES_I;
  wire SRL_D_I;
  wire SRL_Q_O;
  wire all_carry_0;
  wire all_carry_1;
  wire arm_ctrl;
  wire drive_ci;
  wire s_dclk_o;
  wire scnt_cmp_temp;
  wire srl_q_0;
  wire srl_q_1;
  wire [2:0]NLW_u_carry4_inst_CO_UNCONNECTED;
  wire [3:0]NLW_u_carry4_inst_O_UNCONNECTED;

  dsi_debug_ltlib_v1_0_0_all_typeA_slice__parameterized0_34 \I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE 
       (.CI_I(all_carry_0),
        .DOUT_O(all_carry_1),
        .E(E),
        .PROBES_I(PROBES_I[15:0]),
        .SRL_Q_O(srl_q_1),
        .\iwcnt_reg[0] (srl_q_0),
        .s_dclk_o(s_dclk_o));
  dsi_debug_ltlib_v1_0_0_all_typeA_slice__parameterized1_35 \I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE 
       (.CI_I(all_carry_1),
        .E(E),
        .PROBES_I(PROBES_I[27:16]),
        .SRL_D_I(SRL_D_I),
        .SRL_Q_O(srl_q_1),
        .arm_ctrl(arm_ctrl),
        .s_dclk_o(s_dclk_o),
        .scnt_cmp_temp(scnt_cmp_temp));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 u_carry4_inst
       (.CI(1'b0),
        .CO({all_carry_0,NLW_u_carry4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_u_carry4_inst_O_UNCONNECTED[3:0]),
        .S({1'b1,1'b1,1'b1,drive_ci}));
  (* XILINX_LEGACY_PRIM = "CFGLUT5" *) 
  (* XILINX_TRANSFORM_PINMAP = "O6:Q I0:A[0] I1:A[1] I2:A[2] I3:A[3] I4:A[4] CDI:D CDO:Q31" *) 
  (* box_type = "PRIMITIVE" *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    u_srl_drive
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(E),
        .CLK(s_dclk_o),
        .D(srl_q_0),
        .Q(drive_ci),
        .Q31(SRL_Q_O));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_all_typeA_slice" *) 
module dsi_debug_ltlib_v1_0_0_all_typeA_slice
   (srl_q_0,
    out,
    mu_config_cs_serial_output,
    shift_en_reg,
    s_dclk_o,
    Q,
    \i_use_input_reg_eq1.probeDelay2_reg[1] ,
    CO,
    \reset_out_reg[0] ,
    clk);
  output srl_q_0;
  output out;
  input mu_config_cs_serial_output;
  input [0:0]shift_en_reg;
  input s_dclk_o;
  input [1:0]Q;
  input [1:0]\i_use_input_reg_eq1.probeDelay2_reg[1] ;
  input [0:0]CO;
  input [0:0]\reset_out_reg[0] ;
  input clk;

  wire [0:0]CO;
  wire [1:0]Q;
  wire cfg_data_0;
  wire cfg_data_1;
  wire cfg_data_2;
  wire clk;
  wire [1:0]\i_use_input_reg_eq1.probeDelay2_reg[1] ;
  wire mu_config_cs_serial_output;
  wire [3:0]mux_di;
  wire [3:3]muxcy_lo;
  (* async_reg = "true" *) wire out;
  wire [0:0]\reset_out_reg[0] ;
  wire s_dclk_o;
  wire [3:0]sel;
  wire [0:0]shift_en_reg;
  wire srl_q_0;
  wire [2:0]NLW_u_carry4_inst_CO_UNCONNECTED;
  wire [3:0]NLW_u_carry4_inst_O_UNCONNECTED;

  initial assign \I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg 
       (.C(clk),
        .CE(1'b1),
        .D(muxcy_lo),
        .Q(out),
        .R(\reset_out_reg[0] ));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 u_carry4_inst
       (.CI(CO),
        .CO({muxcy_lo,NLW_u_carry4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(mux_di),
        .O(NLW_u_carry4_inst_O_UNCONNECTED[3:0]),
        .S(sel));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD28 u_srlA
       (.CDI(cfg_data_0),
        .CDO(srl_q_0),
        .CE(shift_en_reg),
        .CLK(s_dclk_o),
        .I0(Q[0]),
        .I1(\i_use_input_reg_eq1.probeDelay2_reg[1] [0]),
        .I2(Q[1]),
        .I3(\i_use_input_reg_eq1.probeDelay2_reg[1] [1]),
        .I4(1'b1),
        .O5(mux_di[0]),
        .O6(sel[0]));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD29 u_srlB
       (.CDI(cfg_data_1),
        .CDO(cfg_data_0),
        .CE(shift_en_reg),
        .CLK(s_dclk_o),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .O5(mux_di[1]),
        .O6(sel[1]));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD30 u_srlC
       (.CDI(cfg_data_2),
        .CDO(cfg_data_1),
        .CE(shift_en_reg),
        .CLK(s_dclk_o),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .O5(mux_di[2]),
        .O6(sel[2]));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD31 u_srlD
       (.CDI(mu_config_cs_serial_output),
        .CDO(cfg_data_2),
        .CE(shift_en_reg),
        .CLK(s_dclk_o),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .O5(mux_di[3]),
        .O6(sel[3]));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_all_typeA_slice" *) 
module dsi_debug_ltlib_v1_0_0_all_typeA_slice_1
   (srl_q_0,
    \yes_output_reg.dout_reg_reg ,
    tc_config_cs_serial_output,
    shift_en_reg,
    s_dclk_o,
    out,
    all_dly2,
    CO,
    Q,
    clk);
  output srl_q_0;
  output \yes_output_reg.dout_reg_reg ;
  input tc_config_cs_serial_output;
  input [0:0]shift_en_reg;
  input s_dclk_o;
  input out;
  input [0:0]all_dly2;
  input [0:0]CO;
  input [0:0]Q;
  input clk;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]all_dly2;
  wire cfg_data_0;
  wire cfg_data_1;
  wire cfg_data_2;
  wire clk;
  wire [3:0]mux_di;
  wire [3:3]muxcy_lo;
  wire out;
  wire s_dclk_o;
  wire [3:0]sel;
  wire [0:0]shift_en_reg;
  wire srl_q_0;
  wire tc_config_cs_serial_output;
  (* async_reg = "true" *) wire \yes_output_reg.dout_reg_reg ;
  wire [2:0]NLW_u_carry4_inst_CO_UNCONNECTED;
  wire [3:0]NLW_u_carry4_inst_O_UNCONNECTED;

  initial assign \I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg 
       (.C(clk),
        .CE(1'b1),
        .D(muxcy_lo),
        .Q(\yes_output_reg.dout_reg_reg ),
        .R(Q));
  (* box_type = "PRIMITIVE" *) 
  CARRY4 u_carry4_inst
       (.CI(CO),
        .CO({muxcy_lo,NLW_u_carry4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(mux_di),
        .O(NLW_u_carry4_inst_O_UNCONNECTED[3:0]),
        .S(sel));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD24 u_srlA
       (.CDI(cfg_data_0),
        .CDO(srl_q_0),
        .CE(shift_en_reg),
        .CLK(s_dclk_o),
        .I0(out),
        .I1(all_dly2),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .O5(mux_di[0]),
        .O6(sel[0]));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD25 u_srlB
       (.CDI(cfg_data_1),
        .CDO(cfg_data_0),
        .CE(shift_en_reg),
        .CLK(s_dclk_o),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .O5(mux_di[1]),
        .O6(sel[1]));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD26 u_srlC
       (.CDI(cfg_data_2),
        .CDO(cfg_data_1),
        .CE(shift_en_reg),
        .CLK(s_dclk_o),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .O5(mux_di[2]),
        .O6(sel[2]));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD27 u_srlD
       (.CDI(tc_config_cs_serial_output),
        .CDO(cfg_data_2),
        .CE(shift_en_reg),
        .CLK(s_dclk_o),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .O5(mux_di[3]),
        .O6(sel[3]));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_all_typeA_slice" *) 
module dsi_debug_ltlib_v1_0_0_all_typeA_slice__parameterized0
   (u_wcnt_hcmp_q,
    DOUT_O,
    SRL_Q_O,
    E,
    s_dclk_o,
    PROBES_I,
    CI_I);
  output u_wcnt_hcmp_q;
  output DOUT_O;
  input SRL_Q_O;
  input [0:0]E;
  input s_dclk_o;
  input [15:0]PROBES_I;
  input CI_I;

  wire CI_I;
  (* async_reg = "true" *) wire DOUT_O;
  wire [0:0]E;
  wire [15:0]PROBES_I;
  wire SRL_Q_O;
  wire cfg_data_0;
  wire cfg_data_1;
  wire cfg_data_2;
  wire [3:0]mux_di;
  wire s_dclk_o;
  wire [3:0]sel;
  wire u_wcnt_hcmp_q;
  wire [2:0]NLW_u_carry4_inst_CO_UNCONNECTED;
  wire [3:0]NLW_u_carry4_inst_O_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 u_carry4_inst
       (.CI(CI_I),
        .CO({DOUT_O,NLW_u_carry4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(mux_di),
        .O(NLW_u_carry4_inst_O_UNCONNECTED[3:0]),
        .S(sel));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD16 u_srlA
       (.CDI(cfg_data_0),
        .CDO(u_wcnt_hcmp_q),
        .CE(E),
        .CLK(s_dclk_o),
        .I0(PROBES_I[0]),
        .I1(PROBES_I[1]),
        .I2(PROBES_I[2]),
        .I3(PROBES_I[3]),
        .I4(1'b1),
        .O5(mux_di[0]),
        .O6(sel[0]));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD17 u_srlB
       (.CDI(cfg_data_1),
        .CDO(cfg_data_0),
        .CE(E),
        .CLK(s_dclk_o),
        .I0(PROBES_I[4]),
        .I1(PROBES_I[5]),
        .I2(PROBES_I[6]),
        .I3(PROBES_I[7]),
        .I4(1'b1),
        .O5(mux_di[1]),
        .O6(sel[1]));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD18 u_srlC
       (.CDI(cfg_data_2),
        .CDO(cfg_data_1),
        .CE(E),
        .CLK(s_dclk_o),
        .I0(PROBES_I[8]),
        .I1(PROBES_I[9]),
        .I2(PROBES_I[10]),
        .I3(PROBES_I[11]),
        .I4(1'b1),
        .O5(mux_di[2]),
        .O6(sel[2]));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD19 u_srlD
       (.CDI(SRL_Q_O),
        .CDO(cfg_data_2),
        .CE(E),
        .CLK(s_dclk_o),
        .I0(PROBES_I[12]),
        .I1(PROBES_I[13]),
        .I2(PROBES_I[14]),
        .I3(PROBES_I[15]),
        .I4(1'b1),
        .O5(mux_di[3]),
        .O6(sel[3]));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_all_typeA_slice" *) 
module dsi_debug_ltlib_v1_0_0_all_typeA_slice__parameterized0_26
   (\I_YESLUT6.I_YES_OREG.O_reg_reg ,
    DOUT_O,
    SRL_Q_O,
    E,
    s_dclk_o,
    PROBES_I,
    CI_I);
  output \I_YESLUT6.I_YES_OREG.O_reg_reg ;
  output DOUT_O;
  input SRL_Q_O;
  input [0:0]E;
  input s_dclk_o;
  input [15:0]PROBES_I;
  input CI_I;

  wire CI_I;
  (* async_reg = "true" *) wire DOUT_O;
  wire [0:0]E;
  wire \I_YESLUT6.I_YES_OREG.O_reg_reg ;
  wire [15:0]PROBES_I;
  wire SRL_Q_O;
  wire cfg_data_0;
  wire cfg_data_1;
  wire cfg_data_2;
  wire [3:0]mux_di;
  wire s_dclk_o;
  wire [3:0]sel;
  wire [2:0]NLW_u_carry4_inst_CO_UNCONNECTED;
  wire [3:0]NLW_u_carry4_inst_O_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 u_carry4_inst
       (.CI(CI_I),
        .CO({DOUT_O,NLW_u_carry4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(mux_di),
        .O(NLW_u_carry4_inst_O_UNCONNECTED[3:0]),
        .S(sel));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD8 u_srlA
       (.CDI(cfg_data_0),
        .CDO(\I_YESLUT6.I_YES_OREG.O_reg_reg ),
        .CE(E),
        .CLK(s_dclk_o),
        .I0(PROBES_I[0]),
        .I1(PROBES_I[1]),
        .I2(PROBES_I[2]),
        .I3(PROBES_I[3]),
        .I4(1'b1),
        .O5(mux_di[0]),
        .O6(sel[0]));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD9 u_srlB
       (.CDI(cfg_data_1),
        .CDO(cfg_data_0),
        .CE(E),
        .CLK(s_dclk_o),
        .I0(PROBES_I[4]),
        .I1(PROBES_I[5]),
        .I2(PROBES_I[6]),
        .I3(PROBES_I[7]),
        .I4(1'b1),
        .O5(mux_di[1]),
        .O6(sel[1]));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD10 u_srlC
       (.CDI(cfg_data_2),
        .CDO(cfg_data_1),
        .CE(E),
        .CLK(s_dclk_o),
        .I0(PROBES_I[8]),
        .I1(PROBES_I[9]),
        .I2(PROBES_I[10]),
        .I3(PROBES_I[11]),
        .I4(1'b1),
        .O5(mux_di[2]),
        .O6(sel[2]));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD11 u_srlD
       (.CDI(SRL_Q_O),
        .CDO(cfg_data_2),
        .CE(E),
        .CLK(s_dclk_o),
        .I0(PROBES_I[12]),
        .I1(PROBES_I[13]),
        .I2(PROBES_I[14]),
        .I3(PROBES_I[15]),
        .I4(1'b1),
        .O5(mux_di[3]),
        .O6(sel[3]));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_all_typeA_slice" *) 
module dsi_debug_ltlib_v1_0_0_all_typeA_slice__parameterized0_34
   (\iwcnt_reg[0] ,
    DOUT_O,
    SRL_Q_O,
    E,
    s_dclk_o,
    PROBES_I,
    CI_I);
  output \iwcnt_reg[0] ;
  output DOUT_O;
  input SRL_Q_O;
  input [0:0]E;
  input s_dclk_o;
  input [15:0]PROBES_I;
  input CI_I;

  wire CI_I;
  (* async_reg = "true" *) wire DOUT_O;
  wire [0:0]E;
  wire [15:0]PROBES_I;
  wire SRL_Q_O;
  wire cfg_data_0;
  wire cfg_data_1;
  wire cfg_data_2;
  wire \iwcnt_reg[0] ;
  wire [3:0]mux_di;
  wire s_dclk_o;
  wire [3:0]sel;
  wire [2:0]NLW_u_carry4_inst_CO_UNCONNECTED;
  wire [3:0]NLW_u_carry4_inst_O_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 u_carry4_inst
       (.CI(CI_I),
        .CO({DOUT_O,NLW_u_carry4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(mux_di),
        .O(NLW_u_carry4_inst_O_UNCONNECTED[3:0]),
        .S(sel));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_UNIQ_BASE_ u_srlA
       (.CDI(cfg_data_0),
        .CDO(\iwcnt_reg[0] ),
        .CE(E),
        .CLK(s_dclk_o),
        .I0(PROBES_I[0]),
        .I1(PROBES_I[1]),
        .I2(PROBES_I[2]),
        .I3(PROBES_I[3]),
        .I4(1'b1),
        .O5(mux_di[0]),
        .O6(sel[0]));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD1 u_srlB
       (.CDI(cfg_data_1),
        .CDO(cfg_data_0),
        .CE(E),
        .CLK(s_dclk_o),
        .I0(PROBES_I[4]),
        .I1(PROBES_I[5]),
        .I2(PROBES_I[6]),
        .I3(PROBES_I[7]),
        .I4(1'b1),
        .O5(mux_di[1]),
        .O6(sel[1]));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD2 u_srlC
       (.CDI(cfg_data_2),
        .CDO(cfg_data_1),
        .CE(E),
        .CLK(s_dclk_o),
        .I0(PROBES_I[8]),
        .I1(PROBES_I[9]),
        .I2(PROBES_I[10]),
        .I3(PROBES_I[11]),
        .I4(1'b1),
        .O5(mux_di[2]),
        .O6(sel[2]));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD3 u_srlD
       (.CDI(SRL_Q_O),
        .CDO(cfg_data_2),
        .CE(E),
        .CLK(s_dclk_o),
        .I0(PROBES_I[12]),
        .I1(PROBES_I[13]),
        .I2(PROBES_I[14]),
        .I3(PROBES_I[15]),
        .I4(1'b1),
        .O5(mux_di[3]),
        .O6(sel[3]));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_all_typeA_slice" *) 
module dsi_debug_ltlib_v1_0_0_all_typeA_slice__parameterized1
   (SRL_Q_O,
    DOUT_O,
    SRL_D_I,
    E,
    s_dclk_o,
    PROBES_I,
    CI_I);
  output SRL_Q_O;
  output DOUT_O;
  input SRL_D_I;
  input [0:0]E;
  input s_dclk_o;
  input [11:0]PROBES_I;
  input CI_I;

  wire CI_I;
  (* async_reg = "true" *) wire DOUT_O;
  wire [0:0]E;
  wire [11:0]PROBES_I;
  wire SRL_D_I;
  wire SRL_Q_O;
  wire cfg_data_0;
  wire cfg_data_1;
  wire cfg_data_2;
  wire [3:0]mux_di;
  wire s_dclk_o;
  wire [3:0]sel;
  wire [2:0]NLW_u_carry4_inst_CO_UNCONNECTED;
  wire [3:0]NLW_u_carry4_inst_O_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 u_carry4_inst
       (.CI(CI_I),
        .CO({DOUT_O,NLW_u_carry4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(mux_di),
        .O(NLW_u_carry4_inst_O_UNCONNECTED[3:0]),
        .S(sel));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD20 u_srlA
       (.CDI(cfg_data_0),
        .CDO(SRL_Q_O),
        .CE(E),
        .CLK(s_dclk_o),
        .I0(PROBES_I[0]),
        .I1(PROBES_I[1]),
        .I2(PROBES_I[2]),
        .I3(PROBES_I[3]),
        .I4(1'b1),
        .O5(mux_di[0]),
        .O6(sel[0]));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD21 u_srlB
       (.CDI(cfg_data_1),
        .CDO(cfg_data_0),
        .CE(E),
        .CLK(s_dclk_o),
        .I0(PROBES_I[4]),
        .I1(PROBES_I[5]),
        .I2(PROBES_I[6]),
        .I3(PROBES_I[7]),
        .I4(1'b1),
        .O5(mux_di[1]),
        .O6(sel[1]));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD22 u_srlC
       (.CDI(cfg_data_2),
        .CDO(cfg_data_1),
        .CE(E),
        .CLK(s_dclk_o),
        .I0(PROBES_I[8]),
        .I1(PROBES_I[9]),
        .I2(PROBES_I[10]),
        .I3(PROBES_I[11]),
        .I4(1'b1),
        .O5(mux_di[2]),
        .O6(sel[2]));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD23 u_srlD
       (.CDI(SRL_D_I),
        .CDO(cfg_data_2),
        .CE(E),
        .CLK(s_dclk_o),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .O5(mux_di[3]),
        .O6(sel[3]));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_all_typeA_slice" *) 
module dsi_debug_ltlib_v1_0_0_all_typeA_slice__parameterized1_27
   (SRL_Q_O,
    u_wcnt_hcmp_q,
    SRL_D_I,
    E,
    s_dclk_o,
    PROBES_I,
    CI_I);
  output SRL_Q_O;
  output u_wcnt_hcmp_q;
  input SRL_D_I;
  input [0:0]E;
  input s_dclk_o;
  input [11:0]PROBES_I;
  input CI_I;

  wire CI_I;
  wire [0:0]E;
  wire [11:0]PROBES_I;
  wire SRL_D_I;
  wire SRL_Q_O;
  wire cfg_data_0;
  wire cfg_data_1;
  wire cfg_data_2;
  wire [3:0]mux_di;
  wire s_dclk_o;
  wire [3:0]sel;
  (* async_reg = "true" *) wire u_wcnt_hcmp_q;
  wire [2:0]NLW_u_carry4_inst_CO_UNCONNECTED;
  wire [3:0]NLW_u_carry4_inst_O_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 u_carry4_inst
       (.CI(CI_I),
        .CO({u_wcnt_hcmp_q,NLW_u_carry4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(mux_di),
        .O(NLW_u_carry4_inst_O_UNCONNECTED[3:0]),
        .S(sel));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD12 u_srlA
       (.CDI(cfg_data_0),
        .CDO(SRL_Q_O),
        .CE(E),
        .CLK(s_dclk_o),
        .I0(PROBES_I[0]),
        .I1(PROBES_I[1]),
        .I2(PROBES_I[2]),
        .I3(PROBES_I[3]),
        .I4(1'b1),
        .O5(mux_di[0]),
        .O6(sel[0]));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD13 u_srlB
       (.CDI(cfg_data_1),
        .CDO(cfg_data_0),
        .CE(E),
        .CLK(s_dclk_o),
        .I0(PROBES_I[4]),
        .I1(PROBES_I[5]),
        .I2(PROBES_I[6]),
        .I3(PROBES_I[7]),
        .I4(1'b1),
        .O5(mux_di[1]),
        .O6(sel[1]));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD14 u_srlC
       (.CDI(cfg_data_2),
        .CDO(cfg_data_1),
        .CE(E),
        .CLK(s_dclk_o),
        .I0(PROBES_I[8]),
        .I1(PROBES_I[9]),
        .I2(PROBES_I[10]),
        .I3(PROBES_I[11]),
        .I4(1'b1),
        .O5(mux_di[2]),
        .O6(sel[2]));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD15 u_srlD
       (.CDI(SRL_D_I),
        .CDO(cfg_data_2),
        .CE(E),
        .CLK(s_dclk_o),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .O5(mux_di[3]),
        .O6(sel[3]));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_all_typeA_slice" *) 
module dsi_debug_ltlib_v1_0_0_all_typeA_slice__parameterized1_35
   (scnt_cmp_temp,
    SRL_Q_O,
    arm_ctrl,
    SRL_D_I,
    E,
    s_dclk_o,
    PROBES_I,
    CI_I);
  output scnt_cmp_temp;
  output SRL_Q_O;
  input arm_ctrl;
  input SRL_D_I;
  input [0:0]E;
  input s_dclk_o;
  input [11:0]PROBES_I;
  input CI_I;

  wire CI_I;
  wire [0:0]E;
  wire [11:0]PROBES_I;
  wire SRL_D_I;
  wire SRL_Q_O;
  wire arm_ctrl;
  wire cfg_data_0;
  wire cfg_data_1;
  wire cfg_data_2;
  wire [3:0]mux_di;
  wire s_dclk_o;
  wire scnt_cmp_temp;
  (* async_reg = "true" *) wire scnt_cmp_temp1;
  wire [3:0]sel;
  wire [2:0]NLW_u_carry4_inst_CO_UNCONNECTED;
  wire [3:0]NLW_u_carry4_inst_O_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  CARRY4 u_carry4_inst
       (.CI(CI_I),
        .CO({scnt_cmp_temp1,NLW_u_carry4_inst_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(mux_di),
        .O(NLW_u_carry4_inst_O_UNCONNECTED[3:0]),
        .S(sel));
  LUT2 #(
    .INIT(4'h8)) 
    u_scnt_cmp_q_i_2
       (.I0(scnt_cmp_temp1),
        .I1(arm_ctrl),
        .O(scnt_cmp_temp));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD4 u_srlA
       (.CDI(cfg_data_0),
        .CDO(SRL_Q_O),
        .CE(E),
        .CLK(s_dclk_o),
        .I0(PROBES_I[0]),
        .I1(PROBES_I[1]),
        .I2(PROBES_I[2]),
        .I3(PROBES_I[3]),
        .I4(1'b1),
        .O5(mux_di[0]),
        .O6(sel[0]));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD5 u_srlB
       (.CDI(cfg_data_1),
        .CDO(cfg_data_0),
        .CE(E),
        .CLK(s_dclk_o),
        .I0(PROBES_I[4]),
        .I1(PROBES_I[5]),
        .I2(PROBES_I[6]),
        .I3(PROBES_I[7]),
        .I4(1'b1),
        .O5(mux_di[1]),
        .O6(sel[1]));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD6 u_srlC
       (.CDI(cfg_data_2),
        .CDO(cfg_data_1),
        .CE(E),
        .CLK(s_dclk_o),
        .I0(PROBES_I[8]),
        .I1(PROBES_I[9]),
        .I2(PROBES_I[10]),
        .I3(PROBES_I[11]),
        .I4(1'b1),
        .O5(mux_di[2]),
        .O6(sel[2]));
  (* INIT = "32'h00000000" *) 
  (* IS_CLK_INVERTED = "1'b0" *) 
  (* box_type = "PRIMITIVE" *) 
  CFGLUT5_HD7 u_srlD
       (.CDI(SRL_D_I),
        .CDO(cfg_data_2),
        .CE(E),
        .CLK(s_dclk_o),
        .I0(1'b1),
        .I1(1'b1),
        .I2(1'b1),
        .I3(1'b1),
        .I4(1'b1),
        .O5(mux_di[3]),
        .O6(sel[3]));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_allx_typeA" *) 
module dsi_debug_ltlib_v1_0_0_allx_typeA
   (\parallel_dout_reg[15] ,
    \yes_output_reg.dout_reg_reg ,
    shift_en_reg,
    s_dclk_o,
    tc_config_cs_serial_output,
    out,
    Q,
    clk);
  output [0:0]\parallel_dout_reg[15] ;
  output \yes_output_reg.dout_reg_reg ;
  input [0:0]shift_en_reg;
  input s_dclk_o;
  input tc_config_cs_serial_output;
  input out;
  input [0:0]Q;
  input clk;

  wire [0:0]Q;
  wire [0:0]all_dly2;
  wire clk;
  wire out;
  wire [0:0]\parallel_dout_reg[15] ;
  wire s_dclk_o;
  wire [0:0]shift_en_reg;
  wire tc_config_cs_serial_output;
  wire \yes_output_reg.dout_reg_reg ;

  dsi_debug_ltlib_v1_0_0_all_typeA_0 DUT
       (.Q(Q),
        .all_dly2(all_dly2),
        .clk(clk),
        .out(out),
        .\parallel_dout_reg[15] (\parallel_dout_reg[15] ),
        .s_dclk_o(s_dclk_o),
        .shift_en_reg(shift_en_reg),
        .tc_config_cs_serial_output(tc_config_cs_serial_output),
        .\yes_output_reg.dout_reg_reg (\yes_output_reg.dout_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(out),
        .Q(all_dly2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_allx_typeA" *) 
module dsi_debug_ltlib_v1_0_0_allx_typeA__parameterized0
   (\parallel_dout_reg[15] ,
    out,
    shift_en_reg,
    s_dclk_o,
    mu_config_cs_serial_output,
    Q,
    clk,
    D);
  output [0:0]\parallel_dout_reg[15] ;
  output out;
  input [0:0]shift_en_reg;
  input s_dclk_o;
  input mu_config_cs_serial_output;
  input [0:0]Q;
  input clk;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]Q;
  wire [1:0]all_dly1;
  wire [1:0]all_dly2;
  wire clk;
  wire mu_config_cs_serial_output;
  wire out;
  wire [0:0]\parallel_dout_reg[15] ;
  wire s_dclk_o;
  wire [0:0]shift_en_reg;

  dsi_debug_ltlib_v1_0_0_all_typeA DUT
       (.Q(all_dly1),
        .clk(clk),
        .\i_use_input_reg_eq1.probeDelay2_reg[1] (all_dly2),
        .mu_config_cs_serial_output(mu_config_cs_serial_output),
        .out(out),
        .\parallel_dout_reg[15] (\parallel_dout_reg[15] ),
        .\reset_out_reg[0] (Q),
        .s_dclk_o(s_dclk_o),
        .shift_en_reg(shift_en_reg));
  FDRE #(
    .INIT(1'b0)) 
    \i_use_input_reg_eq1.probeDelay2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(all_dly1[0]),
        .Q(all_dly2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i_use_input_reg_eq1.probeDelay2_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(all_dly1[1]),
        .Q(all_dly2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(all_dly1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(all_dly1[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_allx_typeA_nodelay" *) 
module dsi_debug_ltlib_v1_0_0_allx_typeA_nodelay
   (Q,
    SRL_Q_O,
    DOUT_O,
    PROBES_I,
    out,
    E,
    s_dclk_o,
    SRL_D_I);
  output [13:0]Q;
  output SRL_Q_O;
  output DOUT_O;
  input [13:0]PROBES_I;
  input out;
  input [0:0]E;
  input s_dclk_o;
  input SRL_D_I;

  wire DOUT_O;
  wire [0:0]E;
  wire [13:0]PROBES_I;
  wire [13:0]Q;
  wire SRL_D_I;
  wire SRL_Q_O;
  wire out;
  wire s_dclk_o;

  dsi_debug_ltlib_v1_0_0_all_typeA__parameterized0 DUT
       (.DOUT_O(DOUT_O),
        .E(E),
        .PROBES_I({Q[13],PROBES_I[13],Q[12],PROBES_I[12],Q[11],PROBES_I[11],Q[10],PROBES_I[10],Q[9],PROBES_I[9],Q[8],PROBES_I[8],Q[7],PROBES_I[7],Q[6],PROBES_I[6],Q[5],PROBES_I[5],Q[4],PROBES_I[4],Q[3],PROBES_I[3],Q[2],PROBES_I[2],Q[1],PROBES_I[1],Q[0],PROBES_I[0]}),
        .SRL_D_I(SRL_D_I),
        .SRL_Q_O(SRL_Q_O),
        .s_dclk_o(s_dclk_o));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[10] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[11] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[12] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[13] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[4] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[5] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[6] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[7] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[8] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[9] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_allx_typeA_nodelay" *) 
module dsi_debug_ltlib_v1_0_0_allx_typeA_nodelay_24
   (\I_YESLUT6.I_YES_OREG.O_reg_reg ,
    u_wcnt_hcmp_q,
    E,
    s_dclk_o,
    PROBES_I,
    SRL_D_I);
  output \I_YESLUT6.I_YES_OREG.O_reg_reg ;
  output u_wcnt_hcmp_q;
  input [0:0]E;
  input s_dclk_o;
  input [27:0]PROBES_I;
  input SRL_D_I;

  wire [0:0]E;
  wire \I_YESLUT6.I_YES_OREG.O_reg_reg ;
  wire [27:0]PROBES_I;
  wire SRL_D_I;
  wire s_dclk_o;
  wire u_wcnt_hcmp_q;

  dsi_debug_ltlib_v1_0_0_all_typeA__parameterized0_25 DUT
       (.E(E),
        .\I_YESLUT6.I_YES_OREG.O_reg_reg (\I_YESLUT6.I_YES_OREG.O_reg_reg ),
        .PROBES_I(PROBES_I),
        .SRL_D_I(SRL_D_I),
        .s_dclk_o(s_dclk_o),
        .u_wcnt_hcmp_q(u_wcnt_hcmp_q));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_allx_typeA_nodelay" *) 
module dsi_debug_ltlib_v1_0_0_allx_typeA_nodelay_32
   (scnt_cmp_temp,
    SRL_Q_O,
    arm_ctrl,
    PROBES_I,
    out,
    E,
    s_dclk_o,
    SRL_D_I);
  output scnt_cmp_temp;
  output SRL_Q_O;
  input arm_ctrl;
  input [13:0]PROBES_I;
  input out;
  input [0:0]E;
  input s_dclk_o;
  input SRL_D_I;

  wire [0:0]E;
  wire [13:0]PROBES_I;
  wire SRL_D_I;
  wire SRL_Q_O;
  wire [13:0]all_dly2;
  wire arm_ctrl;
  wire out;
  wire s_dclk_o;
  wire scnt_cmp_temp;

  dsi_debug_ltlib_v1_0_0_all_typeA__parameterized0_33 DUT
       (.E(E),
        .PROBES_I({all_dly2[13],PROBES_I[13],all_dly2[12],PROBES_I[12],all_dly2[11],PROBES_I[11],all_dly2[10],PROBES_I[10],all_dly2[9],PROBES_I[9],all_dly2[8],PROBES_I[8],all_dly2[7],PROBES_I[7],all_dly2[6],PROBES_I[6],all_dly2[5],PROBES_I[5],all_dly2[4],PROBES_I[4],all_dly2[3],PROBES_I[3],all_dly2[2],PROBES_I[2],all_dly2[1],PROBES_I[1],all_dly2[0],PROBES_I[0]}),
        .SRL_D_I(SRL_D_I),
        .SRL_Q_O(SRL_Q_O),
        .arm_ctrl(arm_ctrl),
        .s_dclk_o(s_dclk_o),
        .scnt_cmp_temp(scnt_cmp_temp));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[0] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[0]),
        .Q(all_dly2[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[10] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[10]),
        .Q(all_dly2[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[11] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[11]),
        .Q(all_dly2[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[12] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[12]),
        .Q(all_dly2[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[13] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[13]),
        .Q(all_dly2[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[1] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[1]),
        .Q(all_dly2[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[2] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[2]),
        .Q(all_dly2[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[3] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[3]),
        .Q(all_dly2[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[4] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[4]),
        .Q(all_dly2[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[5] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[5]),
        .Q(all_dly2[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[6] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[6]),
        .Q(all_dly2[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[7] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[7]),
        .Q(all_dly2[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[8] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[8]),
        .Q(all_dly2[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \probeDelay1_reg[9] 
       (.C(out),
        .CE(1'b1),
        .D(PROBES_I[9]),
        .Q(all_dly2[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_async_edge_xfer" *) 
module dsi_debug_ltlib_v1_0_0_async_edge_xfer
   (out,
    \dout_pulse_reg[0] ,
    clk,
    s_dclk_o,
    last_din,
    arm_ctrl);
  output out;
  output [0:0]\dout_pulse_reg[0] ;
  input clk;
  input s_dclk_o;
  input last_din;
  input arm_ctrl;

  wire arm_ctrl;
  wire clk;
  (* shreg_extract = "no" *) wire din_reg;
  wire din_reg_i_1__2_n_0;
  wire [0:0]\dout_pulse_reg[0] ;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire dout_reg0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire dout_reg1;
  wire last_din;
  wire s_dclk_o;

  assign out = dout_reg1;
  LUT3 #(
    .INIT(8'hB2)) 
    din_reg_i_1__2
       (.I0(din_reg),
        .I1(dout_reg1),
        .I2(arm_ctrl),
        .O(din_reg_i_1__2_n_0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    din_reg_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(din_reg_i_1__2_n_0),
        .Q(din_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_pulse[0]_i_1__0 
       (.I0(dout_reg1),
        .I1(last_din),
        .O(\dout_pulse_reg[0] ));
  initial assign dout_reg0_reg.notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    dout_reg0_reg
       (.C(clk),
        .CE(1'b1),
        .D(din_reg),
        .Q(dout_reg0),
        .R(1'b0));
  initial assign dout_reg1_reg.notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    dout_reg1_reg
       (.C(clk),
        .CE(1'b1),
        .D(dout_reg0),
        .Q(dout_reg1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_async_edge_xfer" *) 
module dsi_debug_ltlib_v1_0_0_async_edge_xfer_2
   (\xsdb_reg_reg[0] ,
    s_dclk_o,
    out,
    Q);
  output [0:0]\xsdb_reg_reg[0] ;
  input s_dclk_o;
  input out;
  input [0:0]Q;

  wire [0:0]Q;
  (* shreg_extract = "no" *) wire din_reg;
  wire din_reg_i_1_n_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire dout_reg0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire dout_reg1;
  wire out;
  wire s_dclk_o;

  assign \xsdb_reg_reg[0] [0] = dout_reg1;
  LUT3 #(
    .INIT(8'h2B)) 
    din_reg_i_1
       (.I0(din_reg),
        .I1(dout_reg1),
        .I2(Q),
        .O(din_reg_i_1_n_0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    din_reg_reg
       (.C(out),
        .CE(1'b1),
        .D(din_reg_i_1_n_0),
        .Q(din_reg),
        .R(1'b0));
  initial assign dout_reg0_reg.notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    dout_reg0_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(din_reg),
        .Q(dout_reg0),
        .R(1'b0));
  initial assign dout_reg1_reg.notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    dout_reg1_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(dout_reg0),
        .Q(dout_reg1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_async_edge_xfer" *) 
module dsi_debug_ltlib_v1_0_0_async_edge_xfer_3
   (out,
    D,
    clk,
    s_dclk_o,
    last_din,
    halt_ctrl);
  output out;
  output [0:0]D;
  input clk;
  input s_dclk_o;
  input last_din;
  input halt_ctrl;

  wire [0:0]D;
  wire clk;
  (* shreg_extract = "no" *) wire din_reg;
  wire din_reg_i_1__1_n_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire dout_reg0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire dout_reg1;
  wire halt_ctrl;
  wire last_din;
  wire s_dclk_o;

  assign out = dout_reg1;
  LUT3 #(
    .INIT(8'hB2)) 
    din_reg_i_1__1
       (.I0(din_reg),
        .I1(dout_reg1),
        .I2(halt_ctrl),
        .O(din_reg_i_1__1_n_0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    din_reg_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(din_reg_i_1__1_n_0),
        .Q(din_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \dout_pulse[0]_i_1 
       (.I0(dout_reg1),
        .I1(last_din),
        .O(D));
  initial assign dout_reg0_reg.notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    dout_reg0_reg
       (.C(clk),
        .CE(1'b1),
        .D(din_reg),
        .Q(dout_reg0),
        .R(1'b0));
  initial assign dout_reg1_reg.notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    dout_reg1_reg
       (.C(clk),
        .CE(1'b1),
        .D(dout_reg0),
        .Q(dout_reg1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_async_edge_xfer" *) 
module dsi_debug_ltlib_v1_0_0_async_edge_xfer_4
   (\xsdb_reg_reg[1] ,
    s_dclk_o,
    out,
    halt_out);
  output [0:0]\xsdb_reg_reg[1] ;
  input s_dclk_o;
  input out;
  input halt_out;

  (* shreg_extract = "no" *) wire din_reg;
  wire din_reg_i_1__0_n_0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire dout_reg0;
  (* async_reg = "true" *) (* shreg_extract = "no" *) wire dout_reg1;
  wire halt_out;
  wire out;
  wire s_dclk_o;

  assign \xsdb_reg_reg[1] [0] = dout_reg1;
  LUT3 #(
    .INIT(8'hB2)) 
    din_reg_i_1__0
       (.I0(din_reg),
        .I1(dout_reg1),
        .I2(halt_out),
        .O(din_reg_i_1__0_n_0));
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    din_reg_reg
       (.C(out),
        .CE(1'b1),
        .D(din_reg_i_1__0_n_0),
        .Q(din_reg),
        .R(1'b0));
  initial assign dout_reg0_reg.notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    dout_reg0_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(din_reg),
        .Q(dout_reg0),
        .R(1'b0));
  initial assign dout_reg1_reg.notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHREG_EXTRACT = "no" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    dout_reg1_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(dout_reg0),
        .Q(dout_reg1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_cfglut4" *) 
module dsi_debug_ltlib_v1_0_0_cfglut4
   (wcnt_ce,
    cfg_data_0,
    E,
    SRL_Q_O,
    A,
    s_dclk_o);
  output wcnt_ce;
  output cfg_data_0;
  input [0:0]E;
  input SRL_Q_O;
  input [3:0]A;
  input s_dclk_o;

  wire [3:0]A;
  wire [0:0]E;
  wire SRL_Q_O;
  wire cfg_data_0;
  wire s_dclk_o;
  wire wcnt_ce;

  (* box_type = "PRIMITIVE" *) 
  SRLC16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \I_YESLUT6.U_SRLC16E 
       (.A0(A[0]),
        .A1(A[1]),
        .A2(A[2]),
        .A3(A[3]),
        .CE(E),
        .CLK(s_dclk_o),
        .D(SRL_Q_O),
        .Q(wcnt_ce),
        .Q15(cfg_data_0));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_cfglut4" *) 
module dsi_debug_ltlib_v1_0_0_cfglut4_28
   (\iscnt_reg[13] ,
    cfg_data_0,
    E,
    cfg_data_1,
    A,
    s_dclk_o);
  output \iscnt_reg[13] ;
  output cfg_data_0;
  input [0:0]E;
  input cfg_data_1;
  input [3:0]A;
  input s_dclk_o;

  wire [3:0]A;
  wire [0:0]E;
  wire cfg_data_0;
  wire cfg_data_1;
  wire \iscnt_reg[13] ;
  wire s_dclk_o;

  (* box_type = "PRIMITIVE" *) 
  SRLC16E #(
    .INIT(16'h0000),
    .IS_CLK_INVERTED(1'b0)) 
    \I_YESLUT6.U_SRLC16E 
       (.A0(A[0]),
        .A1(A[1]),
        .A2(A[2]),
        .A3(A[3]),
        .CE(E),
        .CLK(s_dclk_o),
        .D(cfg_data_1),
        .Q(\iscnt_reg[13] ),
        .Q15(cfg_data_0));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_cfglut5" *) 
module dsi_debug_ltlib_v1_0_0_cfglut5
   (wcnt_hcmp_ce,
    SRL_D_I,
    E,
    SRL_Q_O,
    A,
    s_dclk_o);
  output wcnt_hcmp_ce;
  output SRL_D_I;
  input [0:0]E;
  input SRL_Q_O;
  input [4:0]A;
  input s_dclk_o;

  wire [4:0]A;
  wire [0:0]E;
  wire SRL_D_I;
  wire SRL_Q_O;
  wire s_dclk_o;
  wire wcnt_hcmp_ce;

  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "U0/\ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/I_YESLUT6.U_SRL32 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \I_YESLUT6.U_SRL32 
       (.A(A),
        .CE(E),
        .CLK(s_dclk_o),
        .D(SRL_Q_O),
        .Q(wcnt_hcmp_ce),
        .Q31(SRL_D_I));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_cfglut5" *) 
module dsi_debug_ltlib_v1_0_0_cfglut5_22
   (wcnt_lcmp_ce,
    SRL_D_I,
    E,
    cfg_data_0,
    A,
    s_dclk_o);
  output wcnt_lcmp_ce;
  output SRL_D_I;
  input [0:0]E;
  input cfg_data_0;
  input [4:0]A;
  input s_dclk_o;

  wire [4:0]A;
  wire [0:0]E;
  wire SRL_D_I;
  wire cfg_data_0;
  wire s_dclk_o;
  wire wcnt_lcmp_ce;

  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "U0/\ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/I_YESLUT6.U_SRL32 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \I_YESLUT6.U_SRL32 
       (.A(A),
        .CE(E),
        .CLK(s_dclk_o),
        .D(cfg_data_0),
        .Q(wcnt_lcmp_ce),
        .Q31(SRL_D_I));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_cfglut5" *) 
module dsi_debug_ltlib_v1_0_0_cfglut5_29
   (scnt_cmp_ce,
    cfg_data_1_0,
    E,
    cfg_data_0,
    A,
    s_dclk_o);
  output scnt_cmp_ce;
  output cfg_data_1_0;
  input [0:0]E;
  input cfg_data_0;
  input [4:0]A;
  input s_dclk_o;

  wire [4:0]A;
  wire [0:0]E;
  wire cfg_data_0;
  wire cfg_data_1_0;
  wire s_dclk_o;
  wire scnt_cmp_ce;

  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "U0/\ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/I_YESLUT6.U_SRL32 " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \I_YESLUT6.U_SRL32 
       (.A(A),
        .CE(E),
        .CLK(s_dclk_o),
        .D(cfg_data_0),
        .Q(scnt_cmp_ce),
        .Q31(cfg_data_1_0));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_cfglut6" *) 
module dsi_debug_ltlib_v1_0_0_cfglut6
   (cfg_data_1,
    cmp_reset,
    E,
    cfg_data_0,
    A,
    s_dclk_o,
    u_scnt_cmp_q);
  output cfg_data_1;
  output cmp_reset;
  input [0:0]E;
  input cfg_data_0;
  input [4:0]A;
  input s_dclk_o;
  input [0:0]u_scnt_cmp_q;

  wire [4:0]A;
  wire [0:0]E;
  wire SRL_Q31;
  wire SRL_Q_0;
  wire SRL_Q_1;
  wire cfg_data_0;
  wire cfg_data_1;
  wire cmp_reset;
  wire s_dclk_o;
  wire [0:0]u_scnt_cmp_q;

  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "U0/\ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_A " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \I_YESLUT6.U_SRL32_A 
       (.A(A),
        .CE(E),
        .CLK(s_dclk_o),
        .D(SRL_Q31),
        .Q(SRL_Q_1),
        .Q31(cfg_data_1));
  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "U0/\ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/I_YESLUT6.U_SRL32_B " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \I_YESLUT6.U_SRL32_B 
       (.A(A),
        .CE(E),
        .CLK(s_dclk_o),
        .D(cfg_data_0),
        .Q(SRL_Q_0),
        .Q31(SRL_Q31));
  LUT3 #(
    .INIT(8'hB8)) 
    u_scnt_cmp_q_i_1
       (.I0(SRL_Q_1),
        .I1(u_scnt_cmp_q),
        .I2(SRL_Q_0),
        .O(cmp_reset));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_cfglut6" *) 
module dsi_debug_ltlib_v1_0_0_cfglut6_30
   (SRL_D_I,
    \iscnt_reg[13] ,
    E,
    cfg_data_1_0,
    A,
    s_dclk_o,
    u_scnt_cmp_q);
  output SRL_D_I;
  output \iscnt_reg[13] ;
  input [0:0]E;
  input cfg_data_1_0;
  input [4:0]A;
  input s_dclk_o;
  input [0:0]u_scnt_cmp_q;

  wire [4:0]A;
  wire [0:0]E;
  wire SRL_D_I;
  wire SRL_Q31;
  wire SRL_Q_0;
  wire SRL_Q_1;
  wire cfg_data_1_0;
  wire \iscnt_reg[13] ;
  wire s_dclk_o;
  wire [0:0]u_scnt_cmp_q;

  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "U0/\ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \I_YESLUT6.U_SRL32_A 
       (.A(A),
        .CE(E),
        .CLK(s_dclk_o),
        .D(SRL_Q31),
        .Q(SRL_Q_1),
        .Q31(SRL_D_I));
  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "U0/\ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \I_YESLUT6.U_SRL32_B 
       (.A(A),
        .CE(E),
        .CLK(s_dclk_o),
        .D(cfg_data_1_0),
        .Q(SRL_Q_0),
        .Q31(SRL_Q31));
  LUT3 #(
    .INIT(8'hB8)) 
    \iscnt[0]_i_1 
       (.I0(SRL_Q_1),
        .I1(u_scnt_cmp_q),
        .I2(SRL_Q_0),
        .O(\iscnt_reg[13] ));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_cfglut6" *) 
module dsi_debug_ltlib_v1_0_0_cfglut6__parameterized0
   (D,
    CAP_DONE_O_reg,
    E,
    SRL_Q_O,
    A,
    s_dclk_o,
    out,
    CAP_DONE_O_reg_0,
    Q,
    wcnt_hcmp);
  output [0:0]D;
  output CAP_DONE_O_reg;
  input [0:0]E;
  input SRL_Q_O;
  input [4:0]A;
  input s_dclk_o;
  input out;
  input [0:0]CAP_DONE_O_reg_0;
  input [1:0]Q;
  input wcnt_hcmp;

  wire [4:0]A;
  wire CAP_DONE_O_reg;
  wire [0:0]CAP_DONE_O_reg_0;
  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire SRL_MUX;
  wire SRL_Q31;
  wire SRL_Q_0;
  wire SRL_Q_1;
  wire SRL_Q_O;
  wire cap_done_i;
  wire out;
  wire s_dclk_o;
  wire wcnt_hcmp;

  LUT4 #(
    .INIT(16'hA0AE)) 
    CAP_DONE_O_i_1
       (.I0(CAP_DONE_O_reg_0),
        .I1(cap_done_i),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(CAP_DONE_O_reg));
  LUT3 #(
    .INIT(8'hB8)) 
    \I_YESLUT6.I_YES_OREG.O_reg_i_1 
       (.I0(SRL_Q_1),
        .I1(wcnt_hcmp),
        .I2(SRL_Q_0),
        .O(SRL_MUX));
  FDRE #(
    .INIT(1'b0)) 
    \I_YESLUT6.I_YES_OREG.O_reg_reg 
       (.C(out),
        .CE(1'b1),
        .D(SRL_MUX),
        .Q(cap_done_i),
        .R(1'b0));
  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "U0/\ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_A " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \I_YESLUT6.U_SRL32_A 
       (.A(A),
        .CE(E),
        .CLK(s_dclk_o),
        .D(SRL_Q31),
        .Q(SRL_Q_1),
        .Q31(D));
  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "U0/\ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \I_YESLUT6.U_SRL32_B 
       (.A(A),
        .CE(E),
        .CLK(s_dclk_o),
        .D(SRL_Q_O),
        .Q(SRL_Q_0),
        .Q31(SRL_Q31));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_cfglut7" *) 
module dsi_debug_ltlib_v1_0_0_cfglut7
   (\xsdb_reg_reg[0] ,
    D,
    E,
    cfg_data_0,
    A,
    s_dclk_o,
    Q,
    out,
    u_wcnt_lcmp_q,
    wcnt_hcmp);
  output [0:0]\xsdb_reg_reg[0] ;
  output [0:0]D;
  input [0:0]E;
  input cfg_data_0;
  input [3:0]A;
  input s_dclk_o;
  input [0:0]Q;
  input out;
  input [0:0]u_wcnt_lcmp_q;
  input wcnt_hcmp;

  wire [3:0]A;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire SRL_MUX8_n_0;
  wire SRL_Q31_0;
  wire SRL_Q31_1;
  wire SRL_Q31_2;
  wire SRL_Q_0;
  wire SRL_Q_1;
  wire SRL_Q_2;
  wire SRL_Q_3;
  wire cfg_data_0;
  wire out;
  wire s_dclk_o;
  wire [0:0]u_wcnt_lcmp_q;
  wire wcnt_hcmp;
  wire [0:0]\xsdb_reg_reg[0] ;

  FDRE #(
    .INIT(1'b0)) 
    \I_YESLUT6.I_YES_OREG.O_reg_reg 
       (.C(out),
        .CE(1'b1),
        .D(SRL_MUX8_n_0),
        .Q(\xsdb_reg_reg[0] ),
        .R(Q));
  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "U0/\ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_A " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \I_YESLUT6.U_SRL32_A 
       (.A({A,\xsdb_reg_reg[0] }),
        .CE(E),
        .CLK(s_dclk_o),
        .D(SRL_Q31_2),
        .Q(SRL_Q_3),
        .Q31(D));
  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "U0/\ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_B " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \I_YESLUT6.U_SRL32_B 
       (.A({A,\xsdb_reg_reg[0] }),
        .CE(E),
        .CLK(s_dclk_o),
        .D(SRL_Q31_1),
        .Q(SRL_Q_2),
        .Q31(SRL_Q31_2));
  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "U0/\ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_C " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \I_YESLUT6.U_SRL32_C 
       (.A({A,\xsdb_reg_reg[0] }),
        .CE(E),
        .CLK(s_dclk_o),
        .D(SRL_Q31_0),
        .Q(SRL_Q_1),
        .Q31(SRL_Q31_1));
  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "U0/\ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_D " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \I_YESLUT6.U_SRL32_D 
       (.A({A,\xsdb_reg_reg[0] }),
        .CE(E),
        .CLK(s_dclk_o),
        .D(cfg_data_0),
        .Q(SRL_Q_0),
        .Q31(SRL_Q31_0));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    SRL_MUX8
       (.I0(SRL_Q_3),
        .I1(SRL_Q_2),
        .I2(SRL_Q_1),
        .I3(u_wcnt_lcmp_q),
        .I4(SRL_Q_0),
        .I5(wcnt_hcmp),
        .O(SRL_MUX8_n_0));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_cfglut7" *) 
module dsi_debug_ltlib_v1_0_0_cfglut7_21
   (\xsdb_reg_reg[1] ,
    cfg_data_0,
    itrigger_in,
    E,
    capture_ctrl_config_serial_output,
    A,
    u_wcnt_lcmp_q,
    s_dclk_o,
    Q,
    out,
    wcnt_hcmp,
    en_adv_trigger,
    basic_trigger);
  output [0:0]\xsdb_reg_reg[1] ;
  output cfg_data_0;
  output itrigger_in;
  input [0:0]E;
  input capture_ctrl_config_serial_output;
  input [2:0]A;
  input [1:0]u_wcnt_lcmp_q;
  input s_dclk_o;
  input [0:0]Q;
  input out;
  input wcnt_hcmp;
  input en_adv_trigger;
  input basic_trigger;

  wire [2:0]A;
  wire [0:0]E;
  wire [0:0]Q;
  wire SRL_MUX8__0;
  wire SRL_Q31_0;
  wire SRL_Q31_1;
  wire SRL_Q31_2;
  wire SRL_Q_0;
  wire SRL_Q_1;
  wire SRL_Q_2;
  wire SRL_Q_3;
  wire basic_trigger;
  wire capture_ctrl_config_serial_output;
  wire cfg_data_0;
  wire en_adv_trigger;
  wire itrigger_in;
  wire out;
  wire s_dclk_o;
  wire [1:0]u_wcnt_lcmp_q;
  wire wcnt_hcmp;
  wire [0:0]\xsdb_reg_reg[1] ;

  FDRE #(
    .INIT(1'b0)) 
    \I_YESLUT6.I_YES_OREG.O_reg_reg 
       (.C(out),
        .CE(1'b1),
        .D(SRL_MUX8__0),
        .Q(\xsdb_reg_reg[1] ),
        .R(Q));
  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "U0/\ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_A " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \I_YESLUT6.U_SRL32_A 
       (.A({A,\xsdb_reg_reg[1] ,u_wcnt_lcmp_q[0]}),
        .CE(E),
        .CLK(s_dclk_o),
        .D(SRL_Q31_2),
        .Q(SRL_Q_3),
        .Q31(cfg_data_0));
  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "U0/\ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_B " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \I_YESLUT6.U_SRL32_B 
       (.A({A,\xsdb_reg_reg[1] ,u_wcnt_lcmp_q[0]}),
        .CE(E),
        .CLK(s_dclk_o),
        .D(SRL_Q31_1),
        .Q(SRL_Q_2),
        .Q31(SRL_Q31_2));
  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "U0/\ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_C " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \I_YESLUT6.U_SRL32_C 
       (.A({A,\xsdb_reg_reg[1] ,u_wcnt_lcmp_q[0]}),
        .CE(E),
        .CLK(s_dclk_o),
        .D(SRL_Q31_0),
        .Q(SRL_Q_1),
        .Q31(SRL_Q31_1));
  (* box_type = "PRIMITIVE" *) 
  (* srl_name = "U0/\ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_D " *) 
  SRLC32E #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    \I_YESLUT6.U_SRL32_D 
       (.A({A,\xsdb_reg_reg[1] ,u_wcnt_lcmp_q[0]}),
        .CE(E),
        .CLK(s_dclk_o),
        .D(capture_ctrl_config_serial_output),
        .Q(SRL_Q_0),
        .Q31(SRL_Q31_0));
  LUT6 #(
    .INIT(64'hAACCAACCF0FFF000)) 
    SRL_MUX8
       (.I0(SRL_Q_3),
        .I1(SRL_Q_2),
        .I2(SRL_Q_1),
        .I3(u_wcnt_lcmp_q[1]),
        .I4(SRL_Q_0),
        .I5(wcnt_hcmp),
        .O(SRL_MUX8__0));
  LUT4 #(
    .INIT(16'h0040)) 
    itrigger_out_i_1
       (.I0(en_adv_trigger),
        .I1(basic_trigger),
        .I2(\xsdb_reg_reg[1] ),
        .I3(u_wcnt_lcmp_q[0]),
        .O(itrigger_in));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_generic_memrd" *) 
module dsi_debug_ltlib_v1_0_0_generic_memrd
   (data_out_en,
    \read_addr_reg[4]_0 ,
    Q,
    \read_addr_reg[8]_0 ,
    \read_addr_reg[12]_0 ,
    O,
    \current_state_reg[6]_0 ,
    \current_state_reg[0]_0 ,
    \current_state_reg[0]_1 ,
    \current_state_reg[1]_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \xsdb_reg_reg[2] ,
    \xsdb_reg_reg[1] ,
    \xsdb_reg_reg[0] ,
    D,
    s_dclk_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[10] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[1] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[6] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[8] ,
    \trace_data_ack_reg[1] ,
    \xsdb_reg_reg[2]_0 ,
    \xsdb_reg_reg[1]_0 ,
    \xsdb_reg_reg[0]_0 ,
    SR,
    \xsdb_reg_reg[13] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 );
  output data_out_en;
  output [3:0]\read_addr_reg[4]_0 ;
  output [13:0]Q;
  output [3:0]\read_addr_reg[8]_0 ;
  output [3:0]\read_addr_reg[12]_0 ;
  output [0:0]O;
  output [1:0]\current_state_reg[6]_0 ;
  output \current_state_reg[0]_0 ;
  output \current_state_reg[0]_1 ;
  output \current_state_reg[1]_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output \xsdb_reg_reg[2] ;
  output \xsdb_reg_reg[1] ;
  output \xsdb_reg_reg[0] ;
  input [1:0]D;
  input s_dclk_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[10] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[1] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[6] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[8] ;
  input [0:0]\trace_data_ack_reg[1] ;
  input \xsdb_reg_reg[2]_0 ;
  input \xsdb_reg_reg[1]_0 ;
  input \xsdb_reg_reg[0]_0 ;
  input [0:0]SR;
  input [13:0]\xsdb_reg_reg[13] ;
  input [2:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;

  wire [1:0]D;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [2:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[10] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[1] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[6] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[8] ;
  wire [0:0]O;
  wire [13:0]Q;
  wire [0:0]SR;
  wire [4:1]current_state;
  wire \current_state[2]_i_1__2_n_0 ;
  wire \current_state[3]_i_1__2_n_0 ;
  wire \current_state[3]_i_2__2_n_0 ;
  wire \current_state[4]_i_1_n_0 ;
  wire \current_state[4]_i_4_n_0 ;
  wire \current_state[6]_i_3_n_0 ;
  wire \current_state_reg[0]_0 ;
  wire \current_state_reg[0]_1 ;
  wire \current_state_reg[1]_0 ;
  wire [1:0]\current_state_reg[6]_0 ;
  wire data_out_en;
  wire [2:0]data_word_out;
  wire mahesh_temp;
  wire \multiple_enable_latency.enable_out_reg[2]_srl3_n_0 ;
  wire \multiple_read_latency.read_enable_out_reg[2]_srl3_n_0 ;
  wire p_0_in;
  wire read_addr;
  wire read_addr0_carry__0_n_0;
  wire read_addr0_carry__1_n_0;
  wire read_addr0_carry_n_0;
  wire \read_addr[13]_i_3_n_0 ;
  wire [3:0]\read_addr_reg[12]_0 ;
  wire [3:0]\read_addr_reg[4]_0 ;
  wire [3:0]\read_addr_reg[8]_0 ;
  wire s_dclk_o;
  wire sel00;
  wire [0:0]\trace_data_ack_reg[1] ;
  wire \xsdb_reg_reg[0] ;
  wire \xsdb_reg_reg[0]_0 ;
  wire [13:0]\xsdb_reg_reg[13] ;
  wire \xsdb_reg_reg[1] ;
  wire \xsdb_reg_reg[1]_0 ;
  wire \xsdb_reg_reg[2] ;
  wire \xsdb_reg_reg[2]_0 ;
  wire [2:0]NLW_read_addr0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_read_addr0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_read_addr0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_read_addr0_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_read_addr0_carry__2_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'hE)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1 
       (.I0(p_0_in),
        .I1(mahesh_temp),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \current_state[0]_i_2 
       (.I0(current_state[1]),
        .I1(\current_state_reg[6]_0 [1]),
        .I2(current_state[4]),
        .I3(current_state[3]),
        .I4(current_state[2]),
        .O(\current_state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE9)) 
    \current_state[0]_i_3 
       (.I0(current_state[1]),
        .I1(\current_state_reg[6]_0 [0]),
        .I2(\current_state_reg[6]_0 [1]),
        .I3(current_state[4]),
        .I4(current_state[3]),
        .I5(current_state[2]),
        .O(\current_state_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \current_state[1]_i_2 
       (.I0(current_state[2]),
        .I1(current_state[3]),
        .I2(current_state[1]),
        .I3(current_state[4]),
        .O(\current_state_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0010001000001000)) 
    \current_state[2]_i_1__2 
       (.I0(current_state[3]),
        .I1(\current_state_reg[6]_0 [0]),
        .I2(\current_state[3]_i_2__2_n_0 ),
        .I3(current_state[2]),
        .I4(\trace_data_ack_reg[1] ),
        .I5(current_state[1]),
        .O(\current_state[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \current_state[3]_i_1__2 
       (.I0(current_state[3]),
        .I1(\current_state_reg[6]_0 [0]),
        .I2(\current_state[3]_i_2__2_n_0 ),
        .I3(current_state[2]),
        .I4(current_state[1]),
        .I5(\trace_data_ack_reg[1] ),
        .O(\current_state[3]_i_1__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \current_state[3]_i_2__2 
       (.I0(\current_state_reg[6]_0 [1]),
        .I1(current_state[4]),
        .O(\current_state[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h000000005554FFFF)) 
    \current_state[4]_i_1 
       (.I0(current_state[3]),
        .I1(\G_1PIPE_IFACE.s_daddr_r_reg[1] ),
        .I2(\G_1PIPE_IFACE.s_daddr_r_reg[6] ),
        .I3(\G_1PIPE_IFACE.s_daddr_r_reg[8] ),
        .I4(current_state[4]),
        .I5(\current_state[4]_i_4_n_0 ),
        .O(\current_state[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFEFF)) 
    \current_state[4]_i_4 
       (.I0(current_state[1]),
        .I1(\current_state_reg[6]_0 [0]),
        .I2(\current_state_reg[6]_0 [1]),
        .I3(current_state[4]),
        .I4(current_state[3]),
        .I5(current_state[2]),
        .O(\current_state[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \current_state[6]_i_1 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[10] ),
        .I1(current_state[4]),
        .I2(\current_state[6]_i_3_n_0 ),
        .I3(\current_state_reg[6]_0 [1]),
        .I4(\current_state_reg[6]_0 [0]),
        .I5(current_state[1]),
        .O(sel00));
  LUT2 #(
    .INIT(4'hE)) 
    \current_state[6]_i_3 
       (.I0(current_state[3]),
        .I1(current_state[2]),
        .O(\current_state[6]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \current_state_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(D[0]),
        .Q(\current_state_reg[6]_0 [0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \current_state_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(D[1]),
        .Q(current_state[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \current_state_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\current_state[2]_i_1__2_n_0 ),
        .Q(current_state[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \current_state_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\current_state[3]_i_1__2_n_0 ),
        .Q(current_state[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \current_state_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\current_state[4]_i_1_n_0 ),
        .Q(current_state[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \current_state_reg[6] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(sel00),
        .Q(\current_state_reg[6]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [0]),
        .Q(data_word_out[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [1]),
        .Q(data_word_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \input_data_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [2]),
        .Q(data_word_out[2]),
        .R(1'b0));
  (* srl_bus_name = "U0/\ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg " *) 
  (* srl_name = "U0/\ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \multiple_enable_latency.enable_out_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_dclk_o),
        .D(\current_state[3]_i_1__2_n_0 ),
        .Q(\multiple_enable_latency.enable_out_reg[2]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \multiple_enable_latency.enable_out_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\multiple_enable_latency.enable_out_reg[2]_srl3_n_0 ),
        .Q(data_out_en),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \multiple_read_latency.mahesh_temp_reg 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(p_0_in),
        .Q(mahesh_temp),
        .R(1'b0));
  (* srl_bus_name = "U0/\ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg " *) 
  (* srl_name = "U0/\ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \multiple_read_latency.read_enable_out_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_dclk_o),
        .D(D[1]),
        .Q(\multiple_read_latency.read_enable_out_reg[2]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \multiple_read_latency.read_enable_out_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\multiple_read_latency.read_enable_out_reg[2]_srl3_n_0 ),
        .Q(p_0_in),
        .R(1'b0));
  CARRY4 read_addr0_carry
       (.CI(1'b0),
        .CO({read_addr0_carry_n_0,NLW_read_addr0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\read_addr_reg[4]_0 ),
        .S(Q[4:1]));
  CARRY4 read_addr0_carry__0
       (.CI(read_addr0_carry_n_0),
        .CO({read_addr0_carry__0_n_0,NLW_read_addr0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\read_addr_reg[8]_0 ),
        .S(Q[8:5]));
  CARRY4 read_addr0_carry__1
       (.CI(read_addr0_carry__0_n_0),
        .CO({read_addr0_carry__1_n_0,NLW_read_addr0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\read_addr_reg[12]_0 ),
        .S(Q[12:9]));
  CARRY4 read_addr0_carry__2
       (.CI(read_addr0_carry__1_n_0),
        .CO(NLW_read_addr0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_read_addr0_carry__2_O_UNCONNECTED[3:1],O}),
        .S({1'b0,1'b0,1'b0,Q[13]}));
  LUT5 #(
    .INIT(32'h00005115)) 
    \read_addr[13]_i_1 
       (.I0(\current_state[4]_i_1_n_0 ),
        .I1(\read_addr[13]_i_3_n_0 ),
        .I2(current_state[2]),
        .I3(current_state[1]),
        .I4(D[1]),
        .O(read_addr));
  LUT4 #(
    .INIT(16'h0001)) 
    \read_addr[13]_i_3 
       (.I0(current_state[4]),
        .I1(\current_state_reg[6]_0 [1]),
        .I2(\current_state_reg[6]_0 [0]),
        .I3(current_state[3]),
        .O(\read_addr[13]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \read_addr_reg[0] 
       (.C(s_dclk_o),
        .CE(read_addr),
        .D(\xsdb_reg_reg[13] [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_addr_reg[10] 
       (.C(s_dclk_o),
        .CE(read_addr),
        .D(\xsdb_reg_reg[13] [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_addr_reg[11] 
       (.C(s_dclk_o),
        .CE(read_addr),
        .D(\xsdb_reg_reg[13] [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_addr_reg[12] 
       (.C(s_dclk_o),
        .CE(read_addr),
        .D(\xsdb_reg_reg[13] [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_addr_reg[13] 
       (.C(s_dclk_o),
        .CE(read_addr),
        .D(\xsdb_reg_reg[13] [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_addr_reg[1] 
       (.C(s_dclk_o),
        .CE(read_addr),
        .D(\xsdb_reg_reg[13] [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_addr_reg[2] 
       (.C(s_dclk_o),
        .CE(read_addr),
        .D(\xsdb_reg_reg[13] [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_addr_reg[3] 
       (.C(s_dclk_o),
        .CE(read_addr),
        .D(\xsdb_reg_reg[13] [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_addr_reg[4] 
       (.C(s_dclk_o),
        .CE(read_addr),
        .D(\xsdb_reg_reg[13] [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_addr_reg[5] 
       (.C(s_dclk_o),
        .CE(read_addr),
        .D(\xsdb_reg_reg[13] [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_addr_reg[6] 
       (.C(s_dclk_o),
        .CE(read_addr),
        .D(\xsdb_reg_reg[13] [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_addr_reg[7] 
       (.C(s_dclk_o),
        .CE(read_addr),
        .D(\xsdb_reg_reg[13] [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_addr_reg[8] 
       (.C(s_dclk_o),
        .CE(read_addr),
        .D(\xsdb_reg_reg[13] [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_addr_reg[9] 
       (.C(s_dclk_o),
        .CE(read_addr),
        .D(\xsdb_reg_reg[13] [9]),
        .Q(Q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg[0]_i_1 
       (.I0(data_word_out[0]),
        .I1(data_out_en),
        .I2(\xsdb_reg_reg[0]_0 ),
        .O(\xsdb_reg_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg[1]_i_1 
       (.I0(data_word_out[1]),
        .I1(data_out_en),
        .I2(\xsdb_reg_reg[1]_0 ),
        .O(\xsdb_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \reg_stream_ffe/I_EN_STAT_EQ1.U_STAT/xsdb_reg[2]_i_1 
       (.I0(data_word_out[2]),
        .I1(data_out_en),
        .I2(\xsdb_reg_reg[2]_0 ),
        .O(\xsdb_reg_reg[2] ));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_match" *) 
module dsi_debug_ltlib_v1_0_0_match
   (\parallel_dout_reg[15] ,
    \TRIGGER_EQ_reg[0] ,
    shift_en_reg,
    s_dclk_o,
    tc_config_cs_serial_output,
    out,
    Q,
    clk);
  output [0:0]\parallel_dout_reg[15] ;
  output \TRIGGER_EQ_reg[0] ;
  input [0:0]shift_en_reg;
  input s_dclk_o;
  input tc_config_cs_serial_output;
  input out;
  input [1:0]Q;
  input clk;

  wire [1:0]Q;
  wire \TRIGGER_EQ_reg[0] ;
  wire clk;
  (* async_reg = "true" *) wire dout_reg;
  wire match_dout;
  wire out;
  wire [0:0]\parallel_dout_reg[15] ;
  wire s_dclk_o;
  wire [0:0]shift_en_reg;
  wire tc_config_cs_serial_output;

  LUT2 #(
    .INIT(4'h2)) 
    \TRIGGER_EQ[0]_i_1 
       (.I0(dout_reg),
        .I1(Q[1]),
        .O(\TRIGGER_EQ_reg[0] ));
  dsi_debug_ltlib_v1_0_0_allx_typeA \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst 
       (.Q(Q[0]),
        .clk(clk),
        .out(out),
        .\parallel_dout_reg[15] (\parallel_dout_reg[15] ),
        .s_dclk_o(s_dclk_o),
        .shift_en_reg(shift_en_reg),
        .tc_config_cs_serial_output(tc_config_cs_serial_output),
        .\yes_output_reg.dout_reg_reg (match_dout));
  initial assign \yes_output_reg.dout_reg_reg .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \yes_output_reg.dout_reg_reg 
       (.C(clk),
        .CE(1'b1),
        .D(match_dout),
        .Q(dout_reg),
        .R(Q[0]));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_match" *) 
module dsi_debug_ltlib_v1_0_0_match__parameterized0
   (\parallel_dout_reg[15] ,
    out,
    shift_en_reg,
    s_dclk_o,
    mu_config_cs_serial_output,
    Q,
    clk,
    D);
  output [0:0]\parallel_dout_reg[15] ;
  output out;
  input [0:0]shift_en_reg;
  input s_dclk_o;
  input mu_config_cs_serial_output;
  input [0:0]Q;
  input clk;
  input [1:0]D;

  wire [1:0]D;
  wire [0:0]Q;
  wire clk;
  (* async_reg = "true" *) wire dout_reg;
  wire match_dout;
  wire mu_config_cs_serial_output;
  wire [0:0]\parallel_dout_reg[15] ;
  wire s_dclk_o;
  wire [0:0]shift_en_reg;

  assign out = dout_reg;
  dsi_debug_ltlib_v1_0_0_allx_typeA__parameterized0 \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst 
       (.D(D),
        .Q(Q),
        .clk(clk),
        .mu_config_cs_serial_output(mu_config_cs_serial_output),
        .out(match_dout),
        .\parallel_dout_reg[15] (\parallel_dout_reg[15] ),
        .s_dclk_o(s_dclk_o),
        .shift_en_reg(shift_en_reg));
  initial assign \yes_output_reg.dout_reg_reg .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \yes_output_reg.dout_reg_reg 
       (.C(clk),
        .CE(1'b1),
        .D(match_dout),
        .Q(dout_reg),
        .R(Q));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_match_nodelay" *) 
module dsi_debug_ltlib_v1_0_0_match_nodelay
   (\I_YESLUT6.I_YES_OREG.O_reg_reg ,
    u_wcnt_hcmp_q,
    E,
    s_dclk_o,
    PROBES_I,
    SRL_D_I);
  output \I_YESLUT6.I_YES_OREG.O_reg_reg ;
  output u_wcnt_hcmp_q;
  input [0:0]E;
  input s_dclk_o;
  input [27:0]PROBES_I;
  input SRL_D_I;

  wire [0:0]E;
  wire \I_YESLUT6.I_YES_OREG.O_reg_reg ;
  wire [27:0]PROBES_I;
  wire SRL_D_I;
  wire s_dclk_o;
  wire u_wcnt_hcmp_q;

  dsi_debug_ltlib_v1_0_0_allx_typeA_nodelay_24 \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst 
       (.E(E),
        .\I_YESLUT6.I_YES_OREG.O_reg_reg (\I_YESLUT6.I_YES_OREG.O_reg_reg ),
        .PROBES_I(PROBES_I),
        .SRL_D_I(SRL_D_I),
        .s_dclk_o(s_dclk_o),
        .u_wcnt_hcmp_q(u_wcnt_hcmp_q));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_match_nodelay" *) 
module dsi_debug_ltlib_v1_0_0_match_nodelay_23
   (Q,
    SRL_Q_O,
    DOUT_O,
    PROBES_I,
    out,
    E,
    s_dclk_o,
    SRL_D_I);
  output [13:0]Q;
  output SRL_Q_O;
  output DOUT_O;
  input [13:0]PROBES_I;
  input out;
  input [0:0]E;
  input s_dclk_o;
  input SRL_D_I;

  wire DOUT_O;
  wire [0:0]E;
  wire [13:0]PROBES_I;
  wire [13:0]Q;
  wire SRL_D_I;
  wire SRL_Q_O;
  wire out;
  wire s_dclk_o;

  dsi_debug_ltlib_v1_0_0_allx_typeA_nodelay \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst 
       (.DOUT_O(DOUT_O),
        .E(E),
        .PROBES_I(PROBES_I),
        .Q(Q),
        .SRL_D_I(SRL_D_I),
        .SRL_Q_O(SRL_Q_O),
        .out(out),
        .s_dclk_o(s_dclk_o));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_match_nodelay" *) 
module dsi_debug_ltlib_v1_0_0_match_nodelay_31
   (scnt_cmp_temp,
    SRL_Q_O,
    arm_ctrl,
    PROBES_I,
    out,
    E,
    s_dclk_o,
    SRL_D_I);
  output scnt_cmp_temp;
  output SRL_Q_O;
  input arm_ctrl;
  input [13:0]PROBES_I;
  input out;
  input [0:0]E;
  input s_dclk_o;
  input SRL_D_I;

  wire [0:0]E;
  wire [13:0]PROBES_I;
  wire SRL_D_I;
  wire SRL_Q_O;
  wire arm_ctrl;
  wire out;
  wire s_dclk_o;
  wire scnt_cmp_temp;

  dsi_debug_ltlib_v1_0_0_allx_typeA_nodelay_32 \allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst 
       (.E(E),
        .PROBES_I(PROBES_I),
        .SRL_D_I(SRL_D_I),
        .SRL_Q_O(SRL_Q_O),
        .arm_ctrl(arm_ctrl),
        .out(out),
        .s_dclk_o(s_dclk_o),
        .scnt_cmp_temp(scnt_cmp_temp));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_rising_edge_detection" *) 
module dsi_debug_ltlib_v1_0_0_rising_edge_detection
   (last_din,
    D,
    \reset_out_reg[0] ,
    out,
    clk,
    Q,
    dout_reg1_reg);
  output last_din;
  output [0:0]D;
  output [0:0]\reset_out_reg[0] ;
  input out;
  input clk;
  input [0:0]Q;
  input [0:0]dout_reg1_reg;

  wire [0:0]D;
  wire [0:0]Q;
  wire clk;
  wire \dout_pulse[1]_i_1__0_n_0 ;
  wire [0:0]dout_reg1_reg;
  wire last_din;
  wire out;
  wire [1:1]p_0_in;
  wire [0:0]\reset_out_reg[0] ;

  LUT3 #(
    .INIT(8'hF4)) 
    \dout_pulse[1]_i_1__0 
       (.I0(last_din),
        .I1(out),
        .I2(p_0_in),
        .O(\dout_pulse[1]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_pulse_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(dout_reg1_reg),
        .Q(p_0_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_pulse_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\dout_pulse[1]_i_1__0_n_0 ),
        .Q(\reset_out_reg[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    last_din_reg
       (.C(clk),
        .CE(1'b1),
        .D(out),
        .Q(last_din),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \reset_out[0]_i_1 
       (.I0(Q),
        .I1(\reset_out_reg[0] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "ltlib_v1_0_0_rising_edge_detection" *) 
module dsi_debug_ltlib_v1_0_0_rising_edge_detection_5
   (last_din,
    SS,
    halt_out_reg,
    out,
    clk,
    prev_cap_done,
    CAP_DONE_O_reg,
    halt_out,
    Q,
    \dout_pulse_reg[1]_0 ,
    D);
  output last_din;
  output [0:0]SS;
  output halt_out_reg;
  input out;
  input clk;
  input prev_cap_done;
  input [0:0]CAP_DONE_O_reg;
  input halt_out;
  input [0:0]Q;
  input [0:0]\dout_pulse_reg[1]_0 ;
  input [0:0]D;

  wire [0:0]CAP_DONE_O_reg;
  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]SS;
  wire clk;
  wire \dout_pulse[1]_i_1_n_0 ;
  wire [0:0]\dout_pulse_reg[1]_0 ;
  wire halt_in_detection;
  wire halt_out;
  wire halt_out_reg;
  wire last_din;
  wire out;
  wire [1:1]p_0_in;
  wire prev_cap_done;

  LUT3 #(
    .INIT(8'hF4)) 
    \dout_pulse[1]_i_1 
       (.I0(last_din),
        .I1(out),
        .I2(p_0_in),
        .O(\dout_pulse[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_pulse_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(D),
        .Q(p_0_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dout_pulse_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\dout_pulse[1]_i_1_n_0 ),
        .Q(halt_in_detection),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00AE)) 
    halt_out_i_1
       (.I0(halt_out),
        .I1(halt_in_detection),
        .I2(Q),
        .I3(\dout_pulse_reg[1]_0 ),
        .O(halt_out_reg));
  FDRE #(
    .INIT(1'b0)) 
    last_din_reg
       (.C(clk),
        .CE(1'b1),
        .D(out),
        .Q(last_din),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \reset_out[5]_i_1 
       (.I0(halt_in_detection),
        .I1(prev_cap_done),
        .I2(CAP_DONE_O_reg),
        .O(SS));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg" *) 
module dsi_debug_xsdbs_v1_0_2_reg__parameterized11
   (\slaveRegDo_mux_0_reg[3] ,
    \slaveRegDo_mux_0_reg[15] ,
    \slaveRegDo_mux_0_reg[2] ,
    \slaveRegDo_mux_0_reg[1] ,
    \slaveRegDo_mux_0_reg[14] ,
    \slaveRegDo_mux_0_reg[0] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[4] ,
    s_daddr_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[2] ,
    \xsdb_reg_reg[3] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[1] ,
    \xsdb_reg_reg[2] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[1]_0 ,
    halt_ctrl,
    \xsdb_reg_reg[14] ,
    s_di_o,
    s_dclk_o);
  output \slaveRegDo_mux_0_reg[3] ;
  output [10:0]\slaveRegDo_mux_0_reg[15] ;
  output \slaveRegDo_mux_0_reg[2] ;
  output \slaveRegDo_mux_0_reg[1] ;
  output \slaveRegDo_mux_0_reg[14] ;
  output \slaveRegDo_mux_0_reg[0] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[4] ;
  input [3:0]s_daddr_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[2] ;
  input \xsdb_reg_reg[3] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[1] ;
  input \xsdb_reg_reg[2] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[1]_0 ;
  input halt_ctrl;
  input \xsdb_reg_reg[14] ;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire \G_1PIPE_IFACE.s_daddr_r_reg[1] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[1]_0 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[2] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[4] ;
  wire halt_ctrl;
  wire [3:0]s_daddr_o;
  wire s_dclk_o;
  wire [15:0]s_di_o;
  wire \slaveRegDo_mux_0_reg[0] ;
  wire \slaveRegDo_mux_0_reg[14] ;
  wire [10:0]\slaveRegDo_mux_0_reg[15] ;
  wire \slaveRegDo_mux_0_reg[1] ;
  wire \slaveRegDo_mux_0_reg[2] ;
  wire \slaveRegDo_mux_0_reg[3] ;
  wire \xsdb_reg_reg[14] ;
  wire \xsdb_reg_reg[2] ;
  wire \xsdb_reg_reg[3] ;

  dsi_debug_xsdbs_v1_0_2_reg_ctl_14 \I_EN_CTL_EQ1.U_CTL 
       (.\G_1PIPE_IFACE.s_daddr_r_reg[1] (\G_1PIPE_IFACE.s_daddr_r_reg[1] ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[1]_0 (\G_1PIPE_IFACE.s_daddr_r_reg[1]_0 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[2] (\G_1PIPE_IFACE.s_daddr_r_reg[2] ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[4] (\G_1PIPE_IFACE.s_daddr_r_reg[4] ),
        .halt_ctrl(halt_ctrl),
        .s_daddr_o(s_daddr_o),
        .s_dclk_o(s_dclk_o),
        .s_di_o(s_di_o),
        .\slaveRegDo_mux_0_reg[0] (\slaveRegDo_mux_0_reg[0] ),
        .\slaveRegDo_mux_0_reg[14] (\slaveRegDo_mux_0_reg[14] ),
        .\slaveRegDo_mux_0_reg[15] (\slaveRegDo_mux_0_reg[15] ),
        .\slaveRegDo_mux_0_reg[1] (\slaveRegDo_mux_0_reg[1] ),
        .\slaveRegDo_mux_0_reg[2] (\slaveRegDo_mux_0_reg[2] ),
        .\slaveRegDo_mux_0_reg[3] (\slaveRegDo_mux_0_reg[3] ),
        .\xsdb_reg_reg[14]_0 (\xsdb_reg_reg[14] ),
        .\xsdb_reg_reg[2]_0 (\xsdb_reg_reg[2] ),
        .\xsdb_reg_reg[3]_0 (\xsdb_reg_reg[3] ));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg" *) 
module dsi_debug_xsdbs_v1_0_2_reg__parameterized12
   (\xsdb_reg_reg[15] ,
    \slaveRegDo_mux_0_reg[0] ,
    u_wcnt_lcmp_q,
    \xsdb_reg_reg[15]_0 ,
    \xsdb_reg_reg[15]_1 ,
    drdy_ff7_reg,
    \slaveRegDo_mux_0_reg[4] ,
    \slaveRegDo_mux_0_reg[5] ,
    \slaveRegDo_mux_0_reg[6] ,
    \slaveRegDo_mux_0_reg[7] ,
    \slaveRegDo_mux_0_reg[8] ,
    \slaveRegDo_mux_0_reg[9] ,
    \slaveRegDo_mux_0_reg[10] ,
    \slaveRegDo_mux_0_reg[11] ,
    \slaveRegDo_mux_0_reg[12] ,
    \slaveRegDo_mux_0_reg[13] ,
    \slaveRegDo_mux_0_reg[15] ,
    wcnt_lcmp_temp,
    wcnt_hcmp_temp,
    \slaveRegDo_mux_0_reg[14] ,
    \slaveRegDo_mux_0_reg[3] ,
    \slaveRegDo_mux_0_reg[2] ,
    halt_ctrl,
    s_daddr_o,
    \xsdb_reg_reg[0] ,
    s_den_o,
    s_dwe_o,
    \xsdb_reg_reg[15]_2 ,
    DOUT_O,
    shift_en_reg,
    s_di_o,
    s_dclk_o);
  output \xsdb_reg_reg[15] ;
  output \slaveRegDo_mux_0_reg[0] ;
  output u_wcnt_lcmp_q;
  output \xsdb_reg_reg[15]_0 ;
  output \xsdb_reg_reg[15]_1 ;
  output drdy_ff7_reg;
  output \slaveRegDo_mux_0_reg[4] ;
  output \slaveRegDo_mux_0_reg[5] ;
  output \slaveRegDo_mux_0_reg[6] ;
  output \slaveRegDo_mux_0_reg[7] ;
  output \slaveRegDo_mux_0_reg[8] ;
  output \slaveRegDo_mux_0_reg[9] ;
  output \slaveRegDo_mux_0_reg[10] ;
  output \slaveRegDo_mux_0_reg[11] ;
  output \slaveRegDo_mux_0_reg[12] ;
  output \slaveRegDo_mux_0_reg[13] ;
  output \slaveRegDo_mux_0_reg[15] ;
  output wcnt_lcmp_temp;
  output wcnt_hcmp_temp;
  output \slaveRegDo_mux_0_reg[14] ;
  output \slaveRegDo_mux_0_reg[3] ;
  output \slaveRegDo_mux_0_reg[2] ;
  output halt_ctrl;
  input [12:0]s_daddr_o;
  input \xsdb_reg_reg[0] ;
  input s_den_o;
  input s_dwe_o;
  input [10:0]\xsdb_reg_reg[15]_2 ;
  input DOUT_O;
  input shift_en_reg;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire DOUT_O;
  wire drdy_ff7_reg;
  wire halt_ctrl;
  wire [12:0]s_daddr_o;
  wire s_dclk_o;
  wire s_den_o;
  wire [15:0]s_di_o;
  wire s_dwe_o;
  wire shift_en_reg;
  wire \slaveRegDo_mux_0_reg[0] ;
  wire \slaveRegDo_mux_0_reg[10] ;
  wire \slaveRegDo_mux_0_reg[11] ;
  wire \slaveRegDo_mux_0_reg[12] ;
  wire \slaveRegDo_mux_0_reg[13] ;
  wire \slaveRegDo_mux_0_reg[14] ;
  wire \slaveRegDo_mux_0_reg[15] ;
  wire \slaveRegDo_mux_0_reg[2] ;
  wire \slaveRegDo_mux_0_reg[3] ;
  wire \slaveRegDo_mux_0_reg[4] ;
  wire \slaveRegDo_mux_0_reg[5] ;
  wire \slaveRegDo_mux_0_reg[6] ;
  wire \slaveRegDo_mux_0_reg[7] ;
  wire \slaveRegDo_mux_0_reg[8] ;
  wire \slaveRegDo_mux_0_reg[9] ;
  wire u_wcnt_lcmp_q;
  wire wcnt_hcmp_temp;
  wire wcnt_lcmp_temp;
  wire \xsdb_reg_reg[0] ;
  wire \xsdb_reg_reg[15] ;
  wire \xsdb_reg_reg[15]_0 ;
  wire \xsdb_reg_reg[15]_1 ;
  wire [10:0]\xsdb_reg_reg[15]_2 ;

  dsi_debug_xsdbs_v1_0_2_reg_ctl__parameterized0 \I_EN_CTL_EQ1.U_CTL 
       (.DOUT_O(DOUT_O),
        .drdy_ff7_reg(drdy_ff7_reg),
        .halt_ctrl(halt_ctrl),
        .s_daddr_o(s_daddr_o),
        .s_dclk_o(s_dclk_o),
        .s_den_o(s_den_o),
        .s_di_o(s_di_o),
        .s_dwe_o(s_dwe_o),
        .shift_en_reg(shift_en_reg),
        .\slaveRegDo_mux_0_reg[0] (\slaveRegDo_mux_0_reg[0] ),
        .\slaveRegDo_mux_0_reg[10] (\slaveRegDo_mux_0_reg[10] ),
        .\slaveRegDo_mux_0_reg[11] (\slaveRegDo_mux_0_reg[11] ),
        .\slaveRegDo_mux_0_reg[12] (\slaveRegDo_mux_0_reg[12] ),
        .\slaveRegDo_mux_0_reg[13] (\slaveRegDo_mux_0_reg[13] ),
        .\slaveRegDo_mux_0_reg[14] (\slaveRegDo_mux_0_reg[14] ),
        .\slaveRegDo_mux_0_reg[15] (\slaveRegDo_mux_0_reg[15] ),
        .\slaveRegDo_mux_0_reg[2] (\slaveRegDo_mux_0_reg[2] ),
        .\slaveRegDo_mux_0_reg[3] (\slaveRegDo_mux_0_reg[3] ),
        .\slaveRegDo_mux_0_reg[4] (\slaveRegDo_mux_0_reg[4] ),
        .\slaveRegDo_mux_0_reg[5] (\slaveRegDo_mux_0_reg[5] ),
        .\slaveRegDo_mux_0_reg[6] (\slaveRegDo_mux_0_reg[6] ),
        .\slaveRegDo_mux_0_reg[7] (\slaveRegDo_mux_0_reg[7] ),
        .\slaveRegDo_mux_0_reg[8] (\slaveRegDo_mux_0_reg[8] ),
        .\slaveRegDo_mux_0_reg[9] (\slaveRegDo_mux_0_reg[9] ),
        .u_wcnt_lcmp_q(u_wcnt_lcmp_q),
        .wcnt_hcmp_temp(wcnt_hcmp_temp),
        .wcnt_lcmp_temp(wcnt_lcmp_temp),
        .\xsdb_reg_reg[0]_0 (\xsdb_reg_reg[0] ),
        .\xsdb_reg_reg[15]_0 (\xsdb_reg_reg[15] ),
        .\xsdb_reg_reg[15]_1 (\xsdb_reg_reg[15]_0 ),
        .\xsdb_reg_reg[15]_2 (\xsdb_reg_reg[15]_1 ),
        .\xsdb_reg_reg[15]_3 (\xsdb_reg_reg[15]_2 ));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg" *) 
module dsi_debug_xsdbs_v1_0_2_reg__parameterized13
   (\slaveRegDo_mux_0_reg[0] ,
    D,
    \slaveRegDo_mux_0_reg[3] ,
    s_daddr_o,
    Q,
    \G_1PIPE_IFACE.s_daddr_r_reg[3] ,
    \xsdb_reg_reg[0] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[7] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[4] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[7]_0 ,
    p_2_in,
    \G_1PIPE_IFACE.s_daddr_r_reg[5] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[2] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[2]_0 ,
    s_den_o,
    CAP_DONE_O_reg,
    s_dclk_o);
  output \slaveRegDo_mux_0_reg[0] ;
  output [0:0]D;
  output [1:0]\slaveRegDo_mux_0_reg[3] ;
  input [2:0]s_daddr_o;
  input [1:0]Q;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  input \xsdb_reg_reg[0] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[7] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[4] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[7]_0 ;
  input [0:0]p_2_in;
  input \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[2] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[2]_0 ;
  input s_den_o;
  input [3:0]CAP_DONE_O_reg;
  input s_dclk_o;

  wire [3:0]CAP_DONE_O_reg;
  wire [0:0]D;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[2] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[2]_0 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[4] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[7] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[7]_0 ;
  wire [1:0]Q;
  wire [0:0]p_2_in;
  wire [2:0]s_daddr_o;
  wire s_dclk_o;
  wire s_den_o;
  wire \slaveRegDo_mux_0_reg[0] ;
  wire [1:0]\slaveRegDo_mux_0_reg[3] ;
  wire \xsdb_reg_reg[0] ;

  dsi_debug_xsdbs_v1_0_2_reg_stat_13 \I_EN_STAT_EQ1.U_STAT 
       (.CAP_DONE_O_reg(CAP_DONE_O_reg),
        .D(D),
        .\G_1PIPE_IFACE.s_daddr_r_reg[2] (\G_1PIPE_IFACE.s_daddr_r_reg[2] ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[2]_0 (\G_1PIPE_IFACE.s_daddr_r_reg[2]_0 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3] (\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[4] (\G_1PIPE_IFACE.s_daddr_r_reg[4] ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[5] (\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[7] (\G_1PIPE_IFACE.s_daddr_r_reg[7] ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[7]_0 (\G_1PIPE_IFACE.s_daddr_r_reg[7]_0 ),
        .Q(Q),
        .p_2_in(p_2_in),
        .s_daddr_o(s_daddr_o),
        .s_dclk_o(s_dclk_o),
        .s_den_o(s_den_o),
        .\slaveRegDo_mux_0_reg[0] (\slaveRegDo_mux_0_reg[0] ),
        .\slaveRegDo_mux_0_reg[3] (\slaveRegDo_mux_0_reg[3] ),
        .\xsdb_reg_reg[0]_0 (\xsdb_reg_reg[0] ));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg" *) 
module dsi_debug_xsdbs_v1_0_2_reg__parameterized14
   (\slaveRegDo_mux_0_reg[3] ,
    \slaveRegDo_mux_0_reg[2] ,
    \slaveRegDo_mux_0_reg[4] ,
    \slaveRegDo_mux_0_reg[5] ,
    \slaveRegDo_mux_0_reg[6] ,
    \slaveRegDo_mux_0_reg[7] ,
    \slaveRegDo_mux_0_reg[8] ,
    \slaveRegDo_mux_0_reg[9] ,
    \slaveRegDo_mux_0_reg[10] ,
    \slaveRegDo_mux_0_reg[11] ,
    \slaveRegDo_mux_0_reg[12] ,
    \slaveRegDo_mux_0_reg[13] ,
    Q,
    s_daddr_o,
    \xsdb_reg_reg[3] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_0 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_1 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_2 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_3 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_4 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_5 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_6 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_7 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_8 ,
    s_den_o,
    \captured_samples_reg[13] ,
    s_dclk_o);
  output \slaveRegDo_mux_0_reg[3] ;
  output \slaveRegDo_mux_0_reg[2] ;
  output \slaveRegDo_mux_0_reg[4] ;
  output \slaveRegDo_mux_0_reg[5] ;
  output \slaveRegDo_mux_0_reg[6] ;
  output \slaveRegDo_mux_0_reg[7] ;
  output \slaveRegDo_mux_0_reg[8] ;
  output \slaveRegDo_mux_0_reg[9] ;
  output \slaveRegDo_mux_0_reg[10] ;
  output \slaveRegDo_mux_0_reg[11] ;
  output \slaveRegDo_mux_0_reg[12] ;
  output \slaveRegDo_mux_0_reg[13] ;
  output [1:0]Q;
  input [3:0]s_daddr_o;
  input [1:0]\xsdb_reg_reg[3] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_0 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_1 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_2 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_3 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_4 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_5 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_6 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_7 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_8 ;
  input s_den_o;
  input [13:0]\captured_samples_reg[13] ;
  input s_dclk_o;

  wire \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_0 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_1 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_2 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_3 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_4 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_5 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_6 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_7 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_8 ;
  wire [1:0]Q;
  wire [13:0]\captured_samples_reg[13] ;
  wire [3:0]s_daddr_o;
  wire s_dclk_o;
  wire s_den_o;
  wire \slaveRegDo_mux_0_reg[10] ;
  wire \slaveRegDo_mux_0_reg[11] ;
  wire \slaveRegDo_mux_0_reg[12] ;
  wire \slaveRegDo_mux_0_reg[13] ;
  wire \slaveRegDo_mux_0_reg[2] ;
  wire \slaveRegDo_mux_0_reg[3] ;
  wire \slaveRegDo_mux_0_reg[4] ;
  wire \slaveRegDo_mux_0_reg[5] ;
  wire \slaveRegDo_mux_0_reg[6] ;
  wire \slaveRegDo_mux_0_reg[7] ;
  wire \slaveRegDo_mux_0_reg[8] ;
  wire \slaveRegDo_mux_0_reg[9] ;
  wire [1:0]\xsdb_reg_reg[3] ;

  dsi_debug_xsdbs_v1_0_2_reg_stat_6 \I_EN_STAT_EQ1.U_STAT 
       (.\G_1PIPE_IFACE.s_daddr_r_reg[3] (\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_0 (\G_1PIPE_IFACE.s_daddr_r_reg[3]_0 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_1 (\G_1PIPE_IFACE.s_daddr_r_reg[3]_1 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_2 (\G_1PIPE_IFACE.s_daddr_r_reg[3]_2 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_3 (\G_1PIPE_IFACE.s_daddr_r_reg[3]_3 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_4 (\G_1PIPE_IFACE.s_daddr_r_reg[3]_4 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_5 (\G_1PIPE_IFACE.s_daddr_r_reg[3]_5 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_6 (\G_1PIPE_IFACE.s_daddr_r_reg[3]_6 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_7 (\G_1PIPE_IFACE.s_daddr_r_reg[3]_7 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_8 (\G_1PIPE_IFACE.s_daddr_r_reg[3]_8 ),
        .Q(Q),
        .\captured_samples_reg[13] (\captured_samples_reg[13] ),
        .s_daddr_o(s_daddr_o),
        .s_dclk_o(s_dclk_o),
        .s_den_o(s_den_o),
        .\slaveRegDo_mux_0_reg[10] (\slaveRegDo_mux_0_reg[10] ),
        .\slaveRegDo_mux_0_reg[11] (\slaveRegDo_mux_0_reg[11] ),
        .\slaveRegDo_mux_0_reg[12] (\slaveRegDo_mux_0_reg[12] ),
        .\slaveRegDo_mux_0_reg[13] (\slaveRegDo_mux_0_reg[13] ),
        .\slaveRegDo_mux_0_reg[2] (\slaveRegDo_mux_0_reg[2] ),
        .\slaveRegDo_mux_0_reg[3] (\slaveRegDo_mux_0_reg[3] ),
        .\slaveRegDo_mux_0_reg[4] (\slaveRegDo_mux_0_reg[4] ),
        .\slaveRegDo_mux_0_reg[5] (\slaveRegDo_mux_0_reg[5] ),
        .\slaveRegDo_mux_0_reg[6] (\slaveRegDo_mux_0_reg[6] ),
        .\slaveRegDo_mux_0_reg[7] (\slaveRegDo_mux_0_reg[7] ),
        .\slaveRegDo_mux_0_reg[8] (\slaveRegDo_mux_0_reg[8] ),
        .\slaveRegDo_mux_0_reg[9] (\slaveRegDo_mux_0_reg[9] ),
        .\xsdb_reg_reg[3]_0 (\xsdb_reg_reg[3] ));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg" *) 
module dsi_debug_xsdbs_v1_0_2_reg__parameterized26
   (\slaveRegDo_mux_0_reg[12] ,
    \slaveRegDo_mux_0_reg[10] ,
    \slaveRegDo_mux_0_reg[9] ,
    \slaveRegDo_mux_0_reg[4] ,
    \slaveRegDo_mux_0_reg[3] ,
    \slaveRegDo_mux_0_reg[2] ,
    use_probe_debug_circuit,
    \slaveRegDo_mux_0_reg[0] ,
    SR,
    \slaveRegDo_mux_0_reg[5] ,
    \slaveRegDo_mux_0_reg[6] ,
    \slaveRegDo_mux_0_reg[7] ,
    \slaveRegDo_mux_0_reg[8] ,
    \slaveRegDo_mux_0_reg[11] ,
    \slaveRegDo_mux_0_reg[13] ,
    \slaveRegDo_mux_0_reg[15] ,
    \slaveRegDo_mux_0_reg[14] ,
    \slaveRegDo_mux_0_reg[1] ,
    s_daddr_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[5] ,
    read_reset_addr,
    \xsdb_reg_reg[12] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[2] ,
    \xsdb_reg_reg[10] ,
    \xsdb_reg_reg[9] ,
    \xsdb_reg_reg[4] ,
    \xsdb_reg_reg[3] ,
    \xsdb_reg_reg[2] ,
    \xsdb_reg_reg[0] ,
    \xsdb_reg_reg[5] ,
    \xsdb_reg_reg[6] ,
    \xsdb_reg_reg[7] ,
    \xsdb_reg_reg[8] ,
    \xsdb_reg_reg[11] ,
    \xsdb_reg_reg[13] ,
    s_di_o,
    s_dclk_o);
  output \slaveRegDo_mux_0_reg[12] ;
  output \slaveRegDo_mux_0_reg[10] ;
  output \slaveRegDo_mux_0_reg[9] ;
  output \slaveRegDo_mux_0_reg[4] ;
  output \slaveRegDo_mux_0_reg[3] ;
  output \slaveRegDo_mux_0_reg[2] ;
  output use_probe_debug_circuit;
  output \slaveRegDo_mux_0_reg[0] ;
  output [0:0]SR;
  output \slaveRegDo_mux_0_reg[5] ;
  output \slaveRegDo_mux_0_reg[6] ;
  output \slaveRegDo_mux_0_reg[7] ;
  output \slaveRegDo_mux_0_reg[8] ;
  output \slaveRegDo_mux_0_reg[11] ;
  output \slaveRegDo_mux_0_reg[13] ;
  output \slaveRegDo_mux_0_reg[15] ;
  output \slaveRegDo_mux_0_reg[14] ;
  output \slaveRegDo_mux_0_reg[1] ;
  input [3:0]s_daddr_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  input [12:0]read_reset_addr;
  input \xsdb_reg_reg[12] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[2] ;
  input \xsdb_reg_reg[10] ;
  input \xsdb_reg_reg[9] ;
  input \xsdb_reg_reg[4] ;
  input \xsdb_reg_reg[3] ;
  input \xsdb_reg_reg[2] ;
  input \xsdb_reg_reg[0] ;
  input \xsdb_reg_reg[5] ;
  input \xsdb_reg_reg[6] ;
  input \xsdb_reg_reg[7] ;
  input \xsdb_reg_reg[8] ;
  input \xsdb_reg_reg[11] ;
  input \xsdb_reg_reg[13] ;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire \G_1PIPE_IFACE.s_daddr_r_reg[2] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  wire [0:0]SR;
  wire [12:0]read_reset_addr;
  wire [3:0]s_daddr_o;
  wire s_dclk_o;
  wire [15:0]s_di_o;
  wire \slaveRegDo_mux_0_reg[0] ;
  wire \slaveRegDo_mux_0_reg[10] ;
  wire \slaveRegDo_mux_0_reg[11] ;
  wire \slaveRegDo_mux_0_reg[12] ;
  wire \slaveRegDo_mux_0_reg[13] ;
  wire \slaveRegDo_mux_0_reg[14] ;
  wire \slaveRegDo_mux_0_reg[15] ;
  wire \slaveRegDo_mux_0_reg[1] ;
  wire \slaveRegDo_mux_0_reg[2] ;
  wire \slaveRegDo_mux_0_reg[3] ;
  wire \slaveRegDo_mux_0_reg[4] ;
  wire \slaveRegDo_mux_0_reg[5] ;
  wire \slaveRegDo_mux_0_reg[6] ;
  wire \slaveRegDo_mux_0_reg[7] ;
  wire \slaveRegDo_mux_0_reg[8] ;
  wire \slaveRegDo_mux_0_reg[9] ;
  wire use_probe_debug_circuit;
  wire \xsdb_reg_reg[0] ;
  wire \xsdb_reg_reg[10] ;
  wire \xsdb_reg_reg[11] ;
  wire \xsdb_reg_reg[12] ;
  wire \xsdb_reg_reg[13] ;
  wire \xsdb_reg_reg[2] ;
  wire \xsdb_reg_reg[3] ;
  wire \xsdb_reg_reg[4] ;
  wire \xsdb_reg_reg[5] ;
  wire \xsdb_reg_reg[6] ;
  wire \xsdb_reg_reg[7] ;
  wire \xsdb_reg_reg[8] ;
  wire \xsdb_reg_reg[9] ;

  dsi_debug_xsdbs_v1_0_2_reg_ctl_19 \I_EN_CTL_EQ1.U_CTL 
       (.\G_1PIPE_IFACE.s_daddr_r_reg[2] (\G_1PIPE_IFACE.s_daddr_r_reg[2] ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[5] (\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .SR(SR),
        .read_reset_addr(read_reset_addr),
        .s_daddr_o(s_daddr_o),
        .s_dclk_o(s_dclk_o),
        .s_di_o(s_di_o),
        .\slaveRegDo_mux_0_reg[0] (\slaveRegDo_mux_0_reg[0] ),
        .\slaveRegDo_mux_0_reg[10] (\slaveRegDo_mux_0_reg[10] ),
        .\slaveRegDo_mux_0_reg[11] (\slaveRegDo_mux_0_reg[11] ),
        .\slaveRegDo_mux_0_reg[12] (\slaveRegDo_mux_0_reg[12] ),
        .\slaveRegDo_mux_0_reg[13] (\slaveRegDo_mux_0_reg[13] ),
        .\slaveRegDo_mux_0_reg[14] (\slaveRegDo_mux_0_reg[14] ),
        .\slaveRegDo_mux_0_reg[15] (\slaveRegDo_mux_0_reg[15] ),
        .\slaveRegDo_mux_0_reg[1] (\slaveRegDo_mux_0_reg[1] ),
        .\slaveRegDo_mux_0_reg[2] (\slaveRegDo_mux_0_reg[2] ),
        .\slaveRegDo_mux_0_reg[3] (\slaveRegDo_mux_0_reg[3] ),
        .\slaveRegDo_mux_0_reg[4] (\slaveRegDo_mux_0_reg[4] ),
        .\slaveRegDo_mux_0_reg[5] (\slaveRegDo_mux_0_reg[5] ),
        .\slaveRegDo_mux_0_reg[6] (\slaveRegDo_mux_0_reg[6] ),
        .\slaveRegDo_mux_0_reg[7] (\slaveRegDo_mux_0_reg[7] ),
        .\slaveRegDo_mux_0_reg[8] (\slaveRegDo_mux_0_reg[8] ),
        .\slaveRegDo_mux_0_reg[9] (\slaveRegDo_mux_0_reg[9] ),
        .use_probe_debug_circuit(use_probe_debug_circuit),
        .\xsdb_reg_reg[0]_0 (\xsdb_reg_reg[0] ),
        .\xsdb_reg_reg[10]_0 (\xsdb_reg_reg[10] ),
        .\xsdb_reg_reg[11]_0 (\xsdb_reg_reg[11] ),
        .\xsdb_reg_reg[12]_0 (\xsdb_reg_reg[12] ),
        .\xsdb_reg_reg[13]_0 (\xsdb_reg_reg[13] ),
        .\xsdb_reg_reg[2]_0 (\xsdb_reg_reg[2] ),
        .\xsdb_reg_reg[3]_0 (\xsdb_reg_reg[3] ),
        .\xsdb_reg_reg[4]_0 (\xsdb_reg_reg[4] ),
        .\xsdb_reg_reg[5]_0 (\xsdb_reg_reg[5] ),
        .\xsdb_reg_reg[6]_0 (\xsdb_reg_reg[6] ),
        .\xsdb_reg_reg[7]_0 (\xsdb_reg_reg[7] ),
        .\xsdb_reg_reg[8]_0 (\xsdb_reg_reg[8] ),
        .\xsdb_reg_reg[9]_0 (\xsdb_reg_reg[9] ));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg" *) 
module dsi_debug_xsdbs_v1_0_2_reg__parameterized27
   (\read_addr_reg[13] ,
    read_reset_addr,
    \slaveRegDo_mux_0_reg[15] ,
    \slaveRegDo_mux_0_reg[14] ,
    s_daddr_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[5] ,
    \current_state_reg[1] ,
    O,
    \read_addr_reg[12] ,
    \read_addr_reg[0] ,
    \read_addr_reg[0]_0 ,
    \read_addr_reg[0]_1 ,
    s_di_o,
    s_dclk_o);
  output [13:0]\read_addr_reg[13] ;
  output [13:0]read_reset_addr;
  output \slaveRegDo_mux_0_reg[15] ;
  output \slaveRegDo_mux_0_reg[14] ;
  input [3:0]s_daddr_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  input \current_state_reg[1] ;
  input [0:0]O;
  input [3:0]\read_addr_reg[12] ;
  input [3:0]\read_addr_reg[0] ;
  input [3:0]\read_addr_reg[0]_0 ;
  input [0:0]\read_addr_reg[0]_1 ;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  wire [0:0]O;
  wire \current_state_reg[1] ;
  wire [3:0]\read_addr_reg[0] ;
  wire [3:0]\read_addr_reg[0]_0 ;
  wire [0:0]\read_addr_reg[0]_1 ;
  wire [3:0]\read_addr_reg[12] ;
  wire [13:0]\read_addr_reg[13] ;
  wire [13:0]read_reset_addr;
  wire [3:0]s_daddr_o;
  wire s_dclk_o;
  wire [15:0]s_di_o;
  wire \slaveRegDo_mux_0_reg[14] ;
  wire \slaveRegDo_mux_0_reg[15] ;

  dsi_debug_xsdbs_v1_0_2_reg_ctl_18 \I_EN_CTL_EQ1.U_CTL 
       (.\G_1PIPE_IFACE.s_daddr_r_reg[5] (\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .O(O),
        .\current_state_reg[1] (\current_state_reg[1] ),
        .\read_addr_reg[0] (\read_addr_reg[0] ),
        .\read_addr_reg[0]_0 (\read_addr_reg[0]_0 ),
        .\read_addr_reg[0]_1 (\read_addr_reg[0]_1 ),
        .\read_addr_reg[12] (\read_addr_reg[12] ),
        .\read_addr_reg[13] (\read_addr_reg[13] ),
        .read_reset_addr(read_reset_addr),
        .s_daddr_o(s_daddr_o),
        .s_dclk_o(s_dclk_o),
        .s_di_o(s_di_o),
        .\slaveRegDo_mux_0_reg[14] (\slaveRegDo_mux_0_reg[14] ),
        .\slaveRegDo_mux_0_reg[15] (\slaveRegDo_mux_0_reg[15] ));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg" *) 
module dsi_debug_xsdbs_v1_0_2_reg__parameterized28
   (\xsdb_reg_reg[0] ,
    \slaveRegDo_mux_0_reg[15] ,
    \slaveRegDo_mux_0_reg[14] ,
    \slaveRegDo_mux_0_reg[1] ,
    \slaveRegDo_mux_0_reg[13] ,
    \slaveRegDo_mux_0_reg[12] ,
    \slaveRegDo_mux_0_reg[11] ,
    \slaveRegDo_mux_0_reg[10] ,
    \slaveRegDo_mux_0_reg[9] ,
    \slaveRegDo_mux_0_reg[8] ,
    \slaveRegDo_mux_0_reg[7] ,
    \slaveRegDo_mux_0_reg[6] ,
    \slaveRegDo_mux_0_reg[5] ,
    \slaveRegDo_mux_0_reg[4] ,
    \slaveRegDo_mux_0_reg[3] ,
    \slaveRegDo_mux_0_reg[2] ,
    \slaveRegDo_mux_0_reg[0] ,
    s_daddr_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[9] ,
    s_dwe_o,
    s_den_o,
    \xsdb_reg_reg[15] ,
    \xsdb_reg_reg[15]_0 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[5] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3] ,
    \xsdb_reg_reg[14] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[1] ,
    \xsdb_reg_reg[15]_1 ,
    \xsdb_reg_reg[15]_2 ,
    \xsdb_reg_reg[14]_0 ,
    \xsdb_reg_reg[14]_1 ,
    read_reset_addr,
    \xsdb_reg_reg[1] ,
    s_di_o,
    s_dclk_o);
  output \xsdb_reg_reg[0] ;
  output \slaveRegDo_mux_0_reg[15] ;
  output \slaveRegDo_mux_0_reg[14] ;
  output \slaveRegDo_mux_0_reg[1] ;
  output \slaveRegDo_mux_0_reg[13] ;
  output \slaveRegDo_mux_0_reg[12] ;
  output \slaveRegDo_mux_0_reg[11] ;
  output \slaveRegDo_mux_0_reg[10] ;
  output \slaveRegDo_mux_0_reg[9] ;
  output \slaveRegDo_mux_0_reg[8] ;
  output \slaveRegDo_mux_0_reg[7] ;
  output \slaveRegDo_mux_0_reg[6] ;
  output \slaveRegDo_mux_0_reg[5] ;
  output \slaveRegDo_mux_0_reg[4] ;
  output \slaveRegDo_mux_0_reg[3] ;
  output \slaveRegDo_mux_0_reg[2] ;
  output \slaveRegDo_mux_0_reg[0] ;
  input [7:0]s_daddr_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[9] ;
  input s_dwe_o;
  input s_den_o;
  input \xsdb_reg_reg[15] ;
  input \xsdb_reg_reg[15]_0 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  input \xsdb_reg_reg[14] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[1] ;
  input \xsdb_reg_reg[15]_1 ;
  input \xsdb_reg_reg[15]_2 ;
  input \xsdb_reg_reg[14]_0 ;
  input \xsdb_reg_reg[14]_1 ;
  input [0:0]read_reset_addr;
  input \xsdb_reg_reg[1] ;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire \G_1PIPE_IFACE.s_daddr_r_reg[1] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[9] ;
  wire [0:0]read_reset_addr;
  wire [7:0]s_daddr_o;
  wire s_dclk_o;
  wire s_den_o;
  wire [15:0]s_di_o;
  wire s_dwe_o;
  wire \slaveRegDo_mux_0_reg[0] ;
  wire \slaveRegDo_mux_0_reg[10] ;
  wire \slaveRegDo_mux_0_reg[11] ;
  wire \slaveRegDo_mux_0_reg[12] ;
  wire \slaveRegDo_mux_0_reg[13] ;
  wire \slaveRegDo_mux_0_reg[14] ;
  wire \slaveRegDo_mux_0_reg[15] ;
  wire \slaveRegDo_mux_0_reg[1] ;
  wire \slaveRegDo_mux_0_reg[2] ;
  wire \slaveRegDo_mux_0_reg[3] ;
  wire \slaveRegDo_mux_0_reg[4] ;
  wire \slaveRegDo_mux_0_reg[5] ;
  wire \slaveRegDo_mux_0_reg[6] ;
  wire \slaveRegDo_mux_0_reg[7] ;
  wire \slaveRegDo_mux_0_reg[8] ;
  wire \slaveRegDo_mux_0_reg[9] ;
  wire \xsdb_reg_reg[0] ;
  wire \xsdb_reg_reg[14] ;
  wire \xsdb_reg_reg[14]_0 ;
  wire \xsdb_reg_reg[14]_1 ;
  wire \xsdb_reg_reg[15] ;
  wire \xsdb_reg_reg[15]_0 ;
  wire \xsdb_reg_reg[15]_1 ;
  wire \xsdb_reg_reg[15]_2 ;
  wire \xsdb_reg_reg[1] ;

  dsi_debug_xsdbs_v1_0_2_reg_ctl_17 \I_EN_CTL_EQ1.U_CTL 
       (.\G_1PIPE_IFACE.s_daddr_r_reg[1] (\G_1PIPE_IFACE.s_daddr_r_reg[1] ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3] (\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[5] (\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[9] (\G_1PIPE_IFACE.s_daddr_r_reg[9] ),
        .read_reset_addr(read_reset_addr),
        .s_daddr_o(s_daddr_o),
        .s_dclk_o(s_dclk_o),
        .s_den_o(s_den_o),
        .s_di_o(s_di_o),
        .s_dwe_o(s_dwe_o),
        .\slaveRegDo_mux_0_reg[0] (\slaveRegDo_mux_0_reg[0] ),
        .\slaveRegDo_mux_0_reg[10] (\slaveRegDo_mux_0_reg[10] ),
        .\slaveRegDo_mux_0_reg[11] (\slaveRegDo_mux_0_reg[11] ),
        .\slaveRegDo_mux_0_reg[12] (\slaveRegDo_mux_0_reg[12] ),
        .\slaveRegDo_mux_0_reg[13] (\slaveRegDo_mux_0_reg[13] ),
        .\slaveRegDo_mux_0_reg[14] (\slaveRegDo_mux_0_reg[14] ),
        .\slaveRegDo_mux_0_reg[15] (\slaveRegDo_mux_0_reg[15] ),
        .\slaveRegDo_mux_0_reg[1] (\slaveRegDo_mux_0_reg[1] ),
        .\slaveRegDo_mux_0_reg[2] (\slaveRegDo_mux_0_reg[2] ),
        .\slaveRegDo_mux_0_reg[3] (\slaveRegDo_mux_0_reg[3] ),
        .\slaveRegDo_mux_0_reg[4] (\slaveRegDo_mux_0_reg[4] ),
        .\slaveRegDo_mux_0_reg[5] (\slaveRegDo_mux_0_reg[5] ),
        .\slaveRegDo_mux_0_reg[6] (\slaveRegDo_mux_0_reg[6] ),
        .\slaveRegDo_mux_0_reg[7] (\slaveRegDo_mux_0_reg[7] ),
        .\slaveRegDo_mux_0_reg[8] (\slaveRegDo_mux_0_reg[8] ),
        .\slaveRegDo_mux_0_reg[9] (\slaveRegDo_mux_0_reg[9] ),
        .\xsdb_reg_reg[0]_0 (\xsdb_reg_reg[0] ),
        .\xsdb_reg_reg[14]_0 (\xsdb_reg_reg[14] ),
        .\xsdb_reg_reg[14]_1 (\xsdb_reg_reg[14]_0 ),
        .\xsdb_reg_reg[14]_2 (\xsdb_reg_reg[14]_1 ),
        .\xsdb_reg_reg[15]_0 (\xsdb_reg_reg[15] ),
        .\xsdb_reg_reg[15]_1 (\xsdb_reg_reg[15]_0 ),
        .\xsdb_reg_reg[15]_2 (\xsdb_reg_reg[15]_1 ),
        .\xsdb_reg_reg[15]_3 (\xsdb_reg_reg[15]_2 ),
        .\xsdb_reg_reg[1]_0 (\xsdb_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg" *) 
module dsi_debug_xsdbs_v1_0_2_reg__parameterized29
   (\slaveRegDo_mux_0_reg[13] ,
    \slaveRegDo_mux_0_reg[12] ,
    \slaveRegDo_mux_0_reg[11] ,
    \slaveRegDo_mux_0_reg[8] ,
    \slaveRegDo_mux_0_reg[7] ,
    \slaveRegDo_mux_0_reg[6] ,
    \slaveRegDo_mux_0_reg[5] ,
    \slaveRegDo_mux_0_reg[3] ,
    \slaveRegDo_mux_0_reg[0] ,
    \slaveRegDo_mux_0_reg[2] ,
    \slaveRegDo_mux_0_reg[4] ,
    \slaveRegDo_mux_0_reg[9] ,
    \slaveRegDo_mux_0_reg[10] ,
    \slaveRegDo_mux_0_reg[15] ,
    \slaveRegDo_mux_0_reg[14] ,
    \slaveRegDo_mux_0_reg[1] ,
    s_daddr_o,
    \xsdb_reg_reg[13] ,
    \xsdb_reg_reg[13]_0 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3] ,
    \xsdb_reg_reg[12] ,
    \xsdb_reg_reg[12]_0 ,
    \xsdb_reg_reg[11] ,
    \xsdb_reg_reg[11]_0 ,
    \xsdb_reg_reg[8] ,
    \xsdb_reg_reg[8]_0 ,
    \xsdb_reg_reg[7] ,
    \xsdb_reg_reg[7]_0 ,
    \xsdb_reg_reg[6] ,
    \xsdb_reg_reg[6]_0 ,
    \xsdb_reg_reg[5] ,
    \xsdb_reg_reg[5]_0 ,
    \xsdb_reg_reg[3] ,
    en_adv_trigger,
    \xsdb_reg_reg[0] ,
    \xsdb_reg_reg[0]_0 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[5] ,
    \xsdb_reg_reg[2] ,
    capture_qual_ctrl,
    \xsdb_reg_reg[4] ,
    \xsdb_reg_reg[4]_0 ,
    \xsdb_reg_reg[9] ,
    \xsdb_reg_reg[9]_0 ,
    \xsdb_reg_reg[10] ,
    \xsdb_reg_reg[10]_0 ,
    s_di_o,
    s_dclk_o);
  output \slaveRegDo_mux_0_reg[13] ;
  output \slaveRegDo_mux_0_reg[12] ;
  output \slaveRegDo_mux_0_reg[11] ;
  output \slaveRegDo_mux_0_reg[8] ;
  output \slaveRegDo_mux_0_reg[7] ;
  output \slaveRegDo_mux_0_reg[6] ;
  output \slaveRegDo_mux_0_reg[5] ;
  output \slaveRegDo_mux_0_reg[3] ;
  output \slaveRegDo_mux_0_reg[0] ;
  output \slaveRegDo_mux_0_reg[2] ;
  output \slaveRegDo_mux_0_reg[4] ;
  output \slaveRegDo_mux_0_reg[9] ;
  output \slaveRegDo_mux_0_reg[10] ;
  output \slaveRegDo_mux_0_reg[15] ;
  output \slaveRegDo_mux_0_reg[14] ;
  output \slaveRegDo_mux_0_reg[1] ;
  input [3:0]s_daddr_o;
  input \xsdb_reg_reg[13] ;
  input \xsdb_reg_reg[13]_0 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  input \xsdb_reg_reg[12] ;
  input \xsdb_reg_reg[12]_0 ;
  input \xsdb_reg_reg[11] ;
  input \xsdb_reg_reg[11]_0 ;
  input \xsdb_reg_reg[8] ;
  input \xsdb_reg_reg[8]_0 ;
  input \xsdb_reg_reg[7] ;
  input \xsdb_reg_reg[7]_0 ;
  input \xsdb_reg_reg[6] ;
  input \xsdb_reg_reg[6]_0 ;
  input \xsdb_reg_reg[5] ;
  input \xsdb_reg_reg[5]_0 ;
  input \xsdb_reg_reg[3] ;
  input en_adv_trigger;
  input \xsdb_reg_reg[0] ;
  input \xsdb_reg_reg[0]_0 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  input \xsdb_reg_reg[2] ;
  input [0:0]capture_qual_ctrl;
  input \xsdb_reg_reg[4] ;
  input \xsdb_reg_reg[4]_0 ;
  input \xsdb_reg_reg[9] ;
  input \xsdb_reg_reg[9]_0 ;
  input \xsdb_reg_reg[10] ;
  input \xsdb_reg_reg[10]_0 ;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  wire [0:0]capture_qual_ctrl;
  wire en_adv_trigger;
  wire [3:0]s_daddr_o;
  wire s_dclk_o;
  wire [15:0]s_di_o;
  wire \slaveRegDo_mux_0_reg[0] ;
  wire \slaveRegDo_mux_0_reg[10] ;
  wire \slaveRegDo_mux_0_reg[11] ;
  wire \slaveRegDo_mux_0_reg[12] ;
  wire \slaveRegDo_mux_0_reg[13] ;
  wire \slaveRegDo_mux_0_reg[14] ;
  wire \slaveRegDo_mux_0_reg[15] ;
  wire \slaveRegDo_mux_0_reg[1] ;
  wire \slaveRegDo_mux_0_reg[2] ;
  wire \slaveRegDo_mux_0_reg[3] ;
  wire \slaveRegDo_mux_0_reg[4] ;
  wire \slaveRegDo_mux_0_reg[5] ;
  wire \slaveRegDo_mux_0_reg[6] ;
  wire \slaveRegDo_mux_0_reg[7] ;
  wire \slaveRegDo_mux_0_reg[8] ;
  wire \slaveRegDo_mux_0_reg[9] ;
  wire \xsdb_reg_reg[0] ;
  wire \xsdb_reg_reg[0]_0 ;
  wire \xsdb_reg_reg[10] ;
  wire \xsdb_reg_reg[10]_0 ;
  wire \xsdb_reg_reg[11] ;
  wire \xsdb_reg_reg[11]_0 ;
  wire \xsdb_reg_reg[12] ;
  wire \xsdb_reg_reg[12]_0 ;
  wire \xsdb_reg_reg[13] ;
  wire \xsdb_reg_reg[13]_0 ;
  wire \xsdb_reg_reg[2] ;
  wire \xsdb_reg_reg[3] ;
  wire \xsdb_reg_reg[4] ;
  wire \xsdb_reg_reg[4]_0 ;
  wire \xsdb_reg_reg[5] ;
  wire \xsdb_reg_reg[5]_0 ;
  wire \xsdb_reg_reg[6] ;
  wire \xsdb_reg_reg[6]_0 ;
  wire \xsdb_reg_reg[7] ;
  wire \xsdb_reg_reg[7]_0 ;
  wire \xsdb_reg_reg[8] ;
  wire \xsdb_reg_reg[8]_0 ;
  wire \xsdb_reg_reg[9] ;
  wire \xsdb_reg_reg[9]_0 ;

  dsi_debug_xsdbs_v1_0_2_reg_ctl_16 \I_EN_CTL_EQ1.U_CTL 
       (.\G_1PIPE_IFACE.s_daddr_r_reg[3] (\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[5] (\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .capture_qual_ctrl(capture_qual_ctrl),
        .en_adv_trigger(en_adv_trigger),
        .s_daddr_o(s_daddr_o),
        .s_dclk_o(s_dclk_o),
        .s_di_o(s_di_o),
        .\slaveRegDo_mux_0_reg[0] (\slaveRegDo_mux_0_reg[0] ),
        .\slaveRegDo_mux_0_reg[10] (\slaveRegDo_mux_0_reg[10] ),
        .\slaveRegDo_mux_0_reg[11] (\slaveRegDo_mux_0_reg[11] ),
        .\slaveRegDo_mux_0_reg[12] (\slaveRegDo_mux_0_reg[12] ),
        .\slaveRegDo_mux_0_reg[13] (\slaveRegDo_mux_0_reg[13] ),
        .\slaveRegDo_mux_0_reg[14] (\slaveRegDo_mux_0_reg[14] ),
        .\slaveRegDo_mux_0_reg[15] (\slaveRegDo_mux_0_reg[15] ),
        .\slaveRegDo_mux_0_reg[1] (\slaveRegDo_mux_0_reg[1] ),
        .\slaveRegDo_mux_0_reg[2] (\slaveRegDo_mux_0_reg[2] ),
        .\slaveRegDo_mux_0_reg[3] (\slaveRegDo_mux_0_reg[3] ),
        .\slaveRegDo_mux_0_reg[4] (\slaveRegDo_mux_0_reg[4] ),
        .\slaveRegDo_mux_0_reg[5] (\slaveRegDo_mux_0_reg[5] ),
        .\slaveRegDo_mux_0_reg[6] (\slaveRegDo_mux_0_reg[6] ),
        .\slaveRegDo_mux_0_reg[7] (\slaveRegDo_mux_0_reg[7] ),
        .\slaveRegDo_mux_0_reg[8] (\slaveRegDo_mux_0_reg[8] ),
        .\slaveRegDo_mux_0_reg[9] (\slaveRegDo_mux_0_reg[9] ),
        .\xsdb_reg_reg[0]_0 (\xsdb_reg_reg[0] ),
        .\xsdb_reg_reg[0]_1 (\xsdb_reg_reg[0]_0 ),
        .\xsdb_reg_reg[10]_0 (\xsdb_reg_reg[10] ),
        .\xsdb_reg_reg[10]_1 (\xsdb_reg_reg[10]_0 ),
        .\xsdb_reg_reg[11]_0 (\xsdb_reg_reg[11] ),
        .\xsdb_reg_reg[11]_1 (\xsdb_reg_reg[11]_0 ),
        .\xsdb_reg_reg[12]_0 (\xsdb_reg_reg[12] ),
        .\xsdb_reg_reg[12]_1 (\xsdb_reg_reg[12]_0 ),
        .\xsdb_reg_reg[13]_0 (\xsdb_reg_reg[13] ),
        .\xsdb_reg_reg[13]_1 (\xsdb_reg_reg[13]_0 ),
        .\xsdb_reg_reg[2]_0 (\xsdb_reg_reg[2] ),
        .\xsdb_reg_reg[3]_0 (\xsdb_reg_reg[3] ),
        .\xsdb_reg_reg[4]_0 (\xsdb_reg_reg[4] ),
        .\xsdb_reg_reg[4]_1 (\xsdb_reg_reg[4]_0 ),
        .\xsdb_reg_reg[5]_0 (\xsdb_reg_reg[5] ),
        .\xsdb_reg_reg[5]_1 (\xsdb_reg_reg[5]_0 ),
        .\xsdb_reg_reg[6]_0 (\xsdb_reg_reg[6] ),
        .\xsdb_reg_reg[6]_1 (\xsdb_reg_reg[6]_0 ),
        .\xsdb_reg_reg[7]_0 (\xsdb_reg_reg[7] ),
        .\xsdb_reg_reg[7]_1 (\xsdb_reg_reg[7]_0 ),
        .\xsdb_reg_reg[8]_0 (\xsdb_reg_reg[8] ),
        .\xsdb_reg_reg[8]_1 (\xsdb_reg_reg[8]_0 ),
        .\xsdb_reg_reg[9]_0 (\xsdb_reg_reg[9] ),
        .\xsdb_reg_reg[9]_1 (\xsdb_reg_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg" *) 
module dsi_debug_xsdbs_v1_0_2_reg__parameterized30
   (\slaveRegDo_mux_0_reg[15] ,
    \slaveRegDo_mux_0_reg[14] ,
    \slaveRegDo_mux_0_reg[13] ,
    \slaveRegDo_mux_0_reg[12] ,
    \slaveRegDo_mux_0_reg[11] ,
    \slaveRegDo_mux_0_reg[10] ,
    \slaveRegDo_mux_0_reg[9] ,
    \slaveRegDo_mux_0_reg[8] ,
    \slaveRegDo_mux_0_reg[7] ,
    \slaveRegDo_mux_0_reg[6] ,
    \slaveRegDo_mux_0_reg[5] ,
    \slaveRegDo_mux_0_reg[4] ,
    \slaveRegDo_mux_0_reg[3] ,
    \slaveRegDo_mux_0_reg[2] ,
    \slaveRegDo_mux_0_reg[1] ,
    \slaveRegDo_mux_0_reg[0] ,
    s_daddr_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[5] ,
    s_di_o,
    s_dclk_o);
  output \slaveRegDo_mux_0_reg[15] ;
  output \slaveRegDo_mux_0_reg[14] ;
  output \slaveRegDo_mux_0_reg[13] ;
  output \slaveRegDo_mux_0_reg[12] ;
  output \slaveRegDo_mux_0_reg[11] ;
  output \slaveRegDo_mux_0_reg[10] ;
  output \slaveRegDo_mux_0_reg[9] ;
  output \slaveRegDo_mux_0_reg[8] ;
  output \slaveRegDo_mux_0_reg[7] ;
  output \slaveRegDo_mux_0_reg[6] ;
  output \slaveRegDo_mux_0_reg[5] ;
  output \slaveRegDo_mux_0_reg[4] ;
  output \slaveRegDo_mux_0_reg[3] ;
  output \slaveRegDo_mux_0_reg[2] ;
  output \slaveRegDo_mux_0_reg[1] ;
  output \slaveRegDo_mux_0_reg[0] ;
  input [3:0]s_daddr_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  wire [3:0]s_daddr_o;
  wire s_dclk_o;
  wire [15:0]s_di_o;
  wire \slaveRegDo_mux_0_reg[0] ;
  wire \slaveRegDo_mux_0_reg[10] ;
  wire \slaveRegDo_mux_0_reg[11] ;
  wire \slaveRegDo_mux_0_reg[12] ;
  wire \slaveRegDo_mux_0_reg[13] ;
  wire \slaveRegDo_mux_0_reg[14] ;
  wire \slaveRegDo_mux_0_reg[15] ;
  wire \slaveRegDo_mux_0_reg[1] ;
  wire \slaveRegDo_mux_0_reg[2] ;
  wire \slaveRegDo_mux_0_reg[3] ;
  wire \slaveRegDo_mux_0_reg[4] ;
  wire \slaveRegDo_mux_0_reg[5] ;
  wire \slaveRegDo_mux_0_reg[6] ;
  wire \slaveRegDo_mux_0_reg[7] ;
  wire \slaveRegDo_mux_0_reg[8] ;
  wire \slaveRegDo_mux_0_reg[9] ;

  dsi_debug_xsdbs_v1_0_2_reg_ctl_15 \I_EN_CTL_EQ1.U_CTL 
       (.\G_1PIPE_IFACE.s_daddr_r_reg[5] (\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .s_daddr_o(s_daddr_o),
        .s_dclk_o(s_dclk_o),
        .s_di_o(s_di_o),
        .\slaveRegDo_mux_0_reg[0] (\slaveRegDo_mux_0_reg[0] ),
        .\slaveRegDo_mux_0_reg[10] (\slaveRegDo_mux_0_reg[10] ),
        .\slaveRegDo_mux_0_reg[11] (\slaveRegDo_mux_0_reg[11] ),
        .\slaveRegDo_mux_0_reg[12] (\slaveRegDo_mux_0_reg[12] ),
        .\slaveRegDo_mux_0_reg[13] (\slaveRegDo_mux_0_reg[13] ),
        .\slaveRegDo_mux_0_reg[14] (\slaveRegDo_mux_0_reg[14] ),
        .\slaveRegDo_mux_0_reg[15] (\slaveRegDo_mux_0_reg[15] ),
        .\slaveRegDo_mux_0_reg[1] (\slaveRegDo_mux_0_reg[1] ),
        .\slaveRegDo_mux_0_reg[2] (\slaveRegDo_mux_0_reg[2] ),
        .\slaveRegDo_mux_0_reg[3] (\slaveRegDo_mux_0_reg[3] ),
        .\slaveRegDo_mux_0_reg[4] (\slaveRegDo_mux_0_reg[4] ),
        .\slaveRegDo_mux_0_reg[5] (\slaveRegDo_mux_0_reg[5] ),
        .\slaveRegDo_mux_0_reg[6] (\slaveRegDo_mux_0_reg[6] ),
        .\slaveRegDo_mux_0_reg[7] (\slaveRegDo_mux_0_reg[7] ),
        .\slaveRegDo_mux_0_reg[8] (\slaveRegDo_mux_0_reg[8] ),
        .\slaveRegDo_mux_0_reg[9] (\slaveRegDo_mux_0_reg[9] ));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg" *) 
module dsi_debug_xsdbs_v1_0_2_reg__parameterized31
   (A,
    u_wcnt_lcmp_q,
    \slaveRegDo_mux_0_reg[1] ,
    en_adv_trigger,
    \slaveRegDo_mux_0_reg[15] ,
    \slaveRegDo_mux_0_reg[14] ,
    \slaveRegDo_mux_0_reg[13] ,
    \slaveRegDo_mux_0_reg[12] ,
    \slaveRegDo_mux_0_reg[11] ,
    \slaveRegDo_mux_0_reg[10] ,
    \slaveRegDo_mux_0_reg[9] ,
    \slaveRegDo_mux_0_reg[8] ,
    \slaveRegDo_mux_0_reg[7] ,
    \slaveRegDo_mux_0_reg[6] ,
    \slaveRegDo_mux_0_reg[5] ,
    \slaveRegDo_mux_0_reg[4] ,
    \slaveRegDo_mux_0_reg[0] ,
    s_daddr_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[5] ,
    \xsdb_reg_reg[1] ,
    basic_trigger,
    \xsdb_reg_reg[15] ,
    \xsdb_reg_reg[15]_0 ,
    \xsdb_reg_reg[14] ,
    \xsdb_reg_reg[14]_0 ,
    \xsdb_reg_reg[1]_0 ,
    \xsdb_reg_reg[1]_1 ,
    s_di_o,
    s_dclk_o);
  output [1:0]A;
  output [0:0]u_wcnt_lcmp_q;
  output \slaveRegDo_mux_0_reg[1] ;
  output en_adv_trigger;
  output \slaveRegDo_mux_0_reg[15] ;
  output \slaveRegDo_mux_0_reg[14] ;
  output \slaveRegDo_mux_0_reg[13] ;
  output \slaveRegDo_mux_0_reg[12] ;
  output \slaveRegDo_mux_0_reg[11] ;
  output \slaveRegDo_mux_0_reg[10] ;
  output \slaveRegDo_mux_0_reg[9] ;
  output \slaveRegDo_mux_0_reg[8] ;
  output \slaveRegDo_mux_0_reg[7] ;
  output \slaveRegDo_mux_0_reg[6] ;
  output \slaveRegDo_mux_0_reg[5] ;
  output \slaveRegDo_mux_0_reg[4] ;
  output \slaveRegDo_mux_0_reg[0] ;
  input [3:0]s_daddr_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  input \xsdb_reg_reg[1] ;
  input basic_trigger;
  input \xsdb_reg_reg[15] ;
  input \xsdb_reg_reg[15]_0 ;
  input \xsdb_reg_reg[14] ;
  input \xsdb_reg_reg[14]_0 ;
  input \xsdb_reg_reg[1]_0 ;
  input \xsdb_reg_reg[1]_1 ;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire [1:0]A;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  wire basic_trigger;
  wire en_adv_trigger;
  wire [3:0]s_daddr_o;
  wire s_dclk_o;
  wire [15:0]s_di_o;
  wire \slaveRegDo_mux_0_reg[0] ;
  wire \slaveRegDo_mux_0_reg[10] ;
  wire \slaveRegDo_mux_0_reg[11] ;
  wire \slaveRegDo_mux_0_reg[12] ;
  wire \slaveRegDo_mux_0_reg[13] ;
  wire \slaveRegDo_mux_0_reg[14] ;
  wire \slaveRegDo_mux_0_reg[15] ;
  wire \slaveRegDo_mux_0_reg[1] ;
  wire \slaveRegDo_mux_0_reg[4] ;
  wire \slaveRegDo_mux_0_reg[5] ;
  wire \slaveRegDo_mux_0_reg[6] ;
  wire \slaveRegDo_mux_0_reg[7] ;
  wire \slaveRegDo_mux_0_reg[8] ;
  wire \slaveRegDo_mux_0_reg[9] ;
  wire [0:0]u_wcnt_lcmp_q;
  wire \xsdb_reg_reg[14] ;
  wire \xsdb_reg_reg[14]_0 ;
  wire \xsdb_reg_reg[15] ;
  wire \xsdb_reg_reg[15]_0 ;
  wire \xsdb_reg_reg[1] ;
  wire \xsdb_reg_reg[1]_0 ;
  wire \xsdb_reg_reg[1]_1 ;

  dsi_debug_xsdbs_v1_0_2_reg_ctl__parameterized1 \I_EN_CTL_EQ1.U_CTL 
       (.A(A),
        .\G_1PIPE_IFACE.s_daddr_r_reg[5] (\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .basic_trigger(basic_trigger),
        .en_adv_trigger(en_adv_trigger),
        .s_daddr_o(s_daddr_o),
        .s_dclk_o(s_dclk_o),
        .s_di_o(s_di_o),
        .\slaveRegDo_mux_0_reg[0] (\slaveRegDo_mux_0_reg[0] ),
        .\slaveRegDo_mux_0_reg[10] (\slaveRegDo_mux_0_reg[10] ),
        .\slaveRegDo_mux_0_reg[11] (\slaveRegDo_mux_0_reg[11] ),
        .\slaveRegDo_mux_0_reg[12] (\slaveRegDo_mux_0_reg[12] ),
        .\slaveRegDo_mux_0_reg[13] (\slaveRegDo_mux_0_reg[13] ),
        .\slaveRegDo_mux_0_reg[14] (\slaveRegDo_mux_0_reg[14] ),
        .\slaveRegDo_mux_0_reg[15] (\slaveRegDo_mux_0_reg[15] ),
        .\slaveRegDo_mux_0_reg[1] (\slaveRegDo_mux_0_reg[1] ),
        .\slaveRegDo_mux_0_reg[4] (\slaveRegDo_mux_0_reg[4] ),
        .\slaveRegDo_mux_0_reg[5] (\slaveRegDo_mux_0_reg[5] ),
        .\slaveRegDo_mux_0_reg[6] (\slaveRegDo_mux_0_reg[6] ),
        .\slaveRegDo_mux_0_reg[7] (\slaveRegDo_mux_0_reg[7] ),
        .\slaveRegDo_mux_0_reg[8] (\slaveRegDo_mux_0_reg[8] ),
        .\slaveRegDo_mux_0_reg[9] (\slaveRegDo_mux_0_reg[9] ),
        .u_wcnt_lcmp_q(u_wcnt_lcmp_q),
        .\xsdb_reg_reg[14]_0 (\xsdb_reg_reg[14] ),
        .\xsdb_reg_reg[14]_1 (\xsdb_reg_reg[14]_0 ),
        .\xsdb_reg_reg[15]_0 (\xsdb_reg_reg[15] ),
        .\xsdb_reg_reg[15]_1 (\xsdb_reg_reg[15]_0 ),
        .\xsdb_reg_reg[1]_0 (\xsdb_reg_reg[1] ),
        .\xsdb_reg_reg[1]_1 (\xsdb_reg_reg[1]_0 ),
        .\xsdb_reg_reg[1]_2 (\xsdb_reg_reg[1]_1 ));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg" *) 
module dsi_debug_xsdbs_v1_0_2_reg__parameterized32
   (\xsdb_reg_reg[0] ,
    \xsdb_reg_reg[0]_0 ,
    slaveRegDo_80,
    s_daddr_o,
    s_dwe_o,
    s_den_o,
    s_di_o,
    s_dclk_o);
  output \xsdb_reg_reg[0] ;
  output \xsdb_reg_reg[0]_0 ;
  output [15:0]slaveRegDo_80;
  input [12:0]s_daddr_o;
  input s_dwe_o;
  input s_den_o;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire [12:0]s_daddr_o;
  wire s_dclk_o;
  wire s_den_o;
  wire [15:0]s_di_o;
  wire s_dwe_o;
  wire [15:0]slaveRegDo_80;
  wire \xsdb_reg_reg[0] ;
  wire \xsdb_reg_reg[0]_0 ;

  dsi_debug_xsdbs_v1_0_2_reg_ctl__parameterized2 \I_EN_CTL_EQ1.U_CTL 
       (.s_daddr_o(s_daddr_o),
        .s_dclk_o(s_dclk_o),
        .s_den_o(s_den_o),
        .s_di_o(s_di_o),
        .s_dwe_o(s_dwe_o),
        .slaveRegDo_80(slaveRegDo_80),
        .\xsdb_reg_reg[0]_0 (\xsdb_reg_reg[0] ),
        .\xsdb_reg_reg[0]_1 (\xsdb_reg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg" *) 
module dsi_debug_xsdbs_v1_0_2_reg__parameterized33
   (slaveRegDo_81,
    \G_1PIPE_IFACE.s_dwe_r_reg ,
    s_daddr_o,
    s_di_o,
    s_dclk_o);
  output [15:0]slaveRegDo_81;
  input \G_1PIPE_IFACE.s_dwe_r_reg ;
  input [3:0]s_daddr_o;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire \G_1PIPE_IFACE.s_dwe_r_reg ;
  wire [3:0]s_daddr_o;
  wire s_dclk_o;
  wire [15:0]s_di_o;
  wire [15:0]slaveRegDo_81;

  dsi_debug_xsdbs_v1_0_2_reg_ctl_12 \I_EN_CTL_EQ1.U_CTL 
       (.\G_1PIPE_IFACE.s_dwe_r_reg (\G_1PIPE_IFACE.s_dwe_r_reg ),
        .s_daddr_o(s_daddr_o),
        .s_dclk_o(s_dclk_o),
        .s_di_o(s_di_o),
        .slaveRegDo_81(slaveRegDo_81));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg" *) 
module dsi_debug_xsdbs_v1_0_2_reg__parameterized34
   (\xsdb_reg_reg[0] ,
    \xsdb_reg_reg[0]_0 ,
    slaveRegDo_82,
    \G_1PIPE_IFACE.s_daddr_r_reg[12] ,
    s_den_o,
    s_dwe_o,
    s_daddr_o,
    s_di_o,
    s_dclk_o);
  output \xsdb_reg_reg[0] ;
  output \xsdb_reg_reg[0]_0 ;
  output [15:0]slaveRegDo_82;
  input \G_1PIPE_IFACE.s_daddr_r_reg[12] ;
  input s_den_o;
  input s_dwe_o;
  input [6:0]s_daddr_o;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire \G_1PIPE_IFACE.s_daddr_r_reg[12] ;
  wire [6:0]s_daddr_o;
  wire s_dclk_o;
  wire s_den_o;
  wire [15:0]s_di_o;
  wire s_dwe_o;
  wire [15:0]slaveRegDo_82;
  wire \xsdb_reg_reg[0] ;
  wire \xsdb_reg_reg[0]_0 ;

  dsi_debug_xsdbs_v1_0_2_reg_ctl__parameterized3 \I_EN_CTL_EQ1.U_CTL 
       (.\G_1PIPE_IFACE.s_daddr_r_reg[12] (\G_1PIPE_IFACE.s_daddr_r_reg[12] ),
        .s_daddr_o(s_daddr_o),
        .s_dclk_o(s_dclk_o),
        .s_den_o(s_den_o),
        .s_di_o(s_di_o),
        .s_dwe_o(s_dwe_o),
        .slaveRegDo_82(slaveRegDo_82),
        .\xsdb_reg_reg[0]_0 (\xsdb_reg_reg[0] ),
        .\xsdb_reg_reg[0]_1 (\xsdb_reg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg" *) 
module dsi_debug_xsdbs_v1_0_2_reg__parameterized35
   (\slaveRegDo_mux_0_reg[15] ,
    \slaveRegDo_mux_0_reg[14] ,
    \slaveRegDo_mux_0_reg[1] ,
    \slaveRegDo_mux_0_reg[13] ,
    \slaveRegDo_mux_0_reg[12] ,
    \slaveRegDo_mux_0_reg[11] ,
    \slaveRegDo_mux_0_reg[10] ,
    \slaveRegDo_mux_0_reg[9] ,
    \slaveRegDo_mux_0_reg[8] ,
    \slaveRegDo_mux_0_reg[7] ,
    \slaveRegDo_mux_0_reg[6] ,
    \slaveRegDo_mux_0_reg[5] ,
    \slaveRegDo_mux_0_reg[4] ,
    \slaveRegDo_mux_0_reg[3] ,
    \slaveRegDo_mux_0_reg[2] ,
    \slaveRegDo_mux_0_reg[0] ,
    \G_1PIPE_IFACE.s_dwe_r_reg ,
    s_daddr_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[4] ,
    slaveRegDo_84,
    \xsdb_reg_reg[15] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3] ,
    \xsdb_reg_reg[14] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[5] ,
    \xsdb_reg_reg[1] ,
    slaveRegDo_82,
    slaveRegDo_81,
    slaveRegDo_80,
    s_di_o,
    s_dclk_o);
  output \slaveRegDo_mux_0_reg[15] ;
  output \slaveRegDo_mux_0_reg[14] ;
  output \slaveRegDo_mux_0_reg[1] ;
  output \slaveRegDo_mux_0_reg[13] ;
  output \slaveRegDo_mux_0_reg[12] ;
  output \slaveRegDo_mux_0_reg[11] ;
  output \slaveRegDo_mux_0_reg[10] ;
  output \slaveRegDo_mux_0_reg[9] ;
  output \slaveRegDo_mux_0_reg[8] ;
  output \slaveRegDo_mux_0_reg[7] ;
  output \slaveRegDo_mux_0_reg[6] ;
  output \slaveRegDo_mux_0_reg[5] ;
  output \slaveRegDo_mux_0_reg[4] ;
  output \slaveRegDo_mux_0_reg[3] ;
  output \slaveRegDo_mux_0_reg[2] ;
  output \slaveRegDo_mux_0_reg[0] ;
  input \G_1PIPE_IFACE.s_dwe_r_reg ;
  input [6:0]s_daddr_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[4] ;
  input [1:0]slaveRegDo_84;
  input \xsdb_reg_reg[15] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  input \xsdb_reg_reg[14] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  input \xsdb_reg_reg[1] ;
  input [15:0]slaveRegDo_82;
  input [15:0]slaveRegDo_81;
  input [15:0]slaveRegDo_80;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[4] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  wire \G_1PIPE_IFACE.s_dwe_r_reg ;
  wire [6:0]s_daddr_o;
  wire s_dclk_o;
  wire [15:0]s_di_o;
  wire [15:0]slaveRegDo_80;
  wire [15:0]slaveRegDo_81;
  wire [15:0]slaveRegDo_82;
  wire [1:0]slaveRegDo_84;
  wire \slaveRegDo_mux_0_reg[0] ;
  wire \slaveRegDo_mux_0_reg[10] ;
  wire \slaveRegDo_mux_0_reg[11] ;
  wire \slaveRegDo_mux_0_reg[12] ;
  wire \slaveRegDo_mux_0_reg[13] ;
  wire \slaveRegDo_mux_0_reg[14] ;
  wire \slaveRegDo_mux_0_reg[15] ;
  wire \slaveRegDo_mux_0_reg[1] ;
  wire \slaveRegDo_mux_0_reg[2] ;
  wire \slaveRegDo_mux_0_reg[3] ;
  wire \slaveRegDo_mux_0_reg[4] ;
  wire \slaveRegDo_mux_0_reg[5] ;
  wire \slaveRegDo_mux_0_reg[6] ;
  wire \slaveRegDo_mux_0_reg[7] ;
  wire \slaveRegDo_mux_0_reg[8] ;
  wire \slaveRegDo_mux_0_reg[9] ;
  wire \xsdb_reg_reg[14] ;
  wire \xsdb_reg_reg[15] ;
  wire \xsdb_reg_reg[1] ;

  dsi_debug_xsdbs_v1_0_2_reg_ctl_11 \I_EN_CTL_EQ1.U_CTL 
       (.\G_1PIPE_IFACE.s_daddr_r_reg[3] (\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[4] (\G_1PIPE_IFACE.s_daddr_r_reg[4] ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[5] (\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .\G_1PIPE_IFACE.s_dwe_r_reg (\G_1PIPE_IFACE.s_dwe_r_reg ),
        .s_daddr_o(s_daddr_o),
        .s_dclk_o(s_dclk_o),
        .s_di_o(s_di_o),
        .slaveRegDo_80(slaveRegDo_80),
        .slaveRegDo_81(slaveRegDo_81),
        .slaveRegDo_82(slaveRegDo_82),
        .slaveRegDo_84(slaveRegDo_84),
        .\slaveRegDo_mux_0_reg[0] (\slaveRegDo_mux_0_reg[0] ),
        .\slaveRegDo_mux_0_reg[10] (\slaveRegDo_mux_0_reg[10] ),
        .\slaveRegDo_mux_0_reg[11] (\slaveRegDo_mux_0_reg[11] ),
        .\slaveRegDo_mux_0_reg[12] (\slaveRegDo_mux_0_reg[12] ),
        .\slaveRegDo_mux_0_reg[13] (\slaveRegDo_mux_0_reg[13] ),
        .\slaveRegDo_mux_0_reg[14] (\slaveRegDo_mux_0_reg[14] ),
        .\slaveRegDo_mux_0_reg[15] (\slaveRegDo_mux_0_reg[15] ),
        .\slaveRegDo_mux_0_reg[1] (\slaveRegDo_mux_0_reg[1] ),
        .\slaveRegDo_mux_0_reg[2] (\slaveRegDo_mux_0_reg[2] ),
        .\slaveRegDo_mux_0_reg[3] (\slaveRegDo_mux_0_reg[3] ),
        .\slaveRegDo_mux_0_reg[4] (\slaveRegDo_mux_0_reg[4] ),
        .\slaveRegDo_mux_0_reg[5] (\slaveRegDo_mux_0_reg[5] ),
        .\slaveRegDo_mux_0_reg[6] (\slaveRegDo_mux_0_reg[6] ),
        .\slaveRegDo_mux_0_reg[7] (\slaveRegDo_mux_0_reg[7] ),
        .\slaveRegDo_mux_0_reg[8] (\slaveRegDo_mux_0_reg[8] ),
        .\slaveRegDo_mux_0_reg[9] (\slaveRegDo_mux_0_reg[9] ),
        .\xsdb_reg_reg[14]_0 (\xsdb_reg_reg[14] ),
        .\xsdb_reg_reg[15]_0 (\xsdb_reg_reg[15] ),
        .\xsdb_reg_reg[1]_0 (\xsdb_reg_reg[1] ));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg" *) 
module dsi_debug_xsdbs_v1_0_2_reg__parameterized36
   (\slaveRegDo_mux_0_reg[0] ,
    \slaveRegDo_mux_0_reg[12] ,
    \slaveRegDo_mux_0_reg[10] ,
    \slaveRegDo_mux_0_reg[9] ,
    \slaveRegDo_mux_0_reg[4] ,
    \slaveRegDo_mux_0_reg[3] ,
    \slaveRegDo_mux_0_reg[2] ,
    \slaveRegDo_mux_0_reg[13] ,
    \slaveRegDo_mux_0_reg[11] ,
    \slaveRegDo_mux_0_reg[8] ,
    \slaveRegDo_mux_0_reg[7] ,
    \slaveRegDo_mux_0_reg[6] ,
    \slaveRegDo_mux_0_reg[5] ,
    \slaveRegDo_mux_0_reg[15] ,
    \slaveRegDo_mux_0_reg[1] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[5] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[7] ,
    \xsdb_reg_reg[0] ,
    \xsdb_reg_reg[0]_0 ,
    \xsdb_reg_reg[0]_1 ,
    \G_1PIPE_IFACE.s_dwe_r_reg ,
    s_daddr_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[3] ,
    \xsdb_reg_reg[12] ,
    \xsdb_reg_reg[12]_0 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_0 ,
    \xsdb_reg_reg[10] ,
    \xsdb_reg_reg[10]_0 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_1 ,
    \xsdb_reg_reg[9] ,
    \xsdb_reg_reg[9]_0 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_2 ,
    \xsdb_reg_reg[4] ,
    \xsdb_reg_reg[4]_0 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[1] ,
    \xsdb_reg_reg[3] ,
    \xsdb_reg_reg[3]_0 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[1]_0 ,
    \xsdb_reg_reg[2] ,
    \xsdb_reg_reg[2]_0 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_3 ,
    \xsdb_reg_reg[13] ,
    \xsdb_reg_reg[13]_0 ,
    \xsdb_reg_reg[13]_1 ,
    \xsdb_reg_reg[12]_1 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_4 ,
    \xsdb_reg_reg[11] ,
    \xsdb_reg_reg[11]_0 ,
    \xsdb_reg_reg[11]_1 ,
    \xsdb_reg_reg[10]_1 ,
    \xsdb_reg_reg[9]_1 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_5 ,
    \xsdb_reg_reg[8] ,
    \xsdb_reg_reg[8]_0 ,
    \xsdb_reg_reg[8]_1 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_6 ,
    \xsdb_reg_reg[7] ,
    \xsdb_reg_reg[7]_0 ,
    \xsdb_reg_reg[7]_1 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_7 ,
    \xsdb_reg_reg[6] ,
    \xsdb_reg_reg[6]_0 ,
    \xsdb_reg_reg[6]_1 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_8 ,
    \xsdb_reg_reg[5] ,
    \xsdb_reg_reg[5]_0 ,
    \xsdb_reg_reg[5]_1 ,
    \xsdb_reg_reg[4]_1 ,
    \xsdb_reg_reg[3]_1 ,
    \xsdb_reg_reg[2]_1 ,
    \xsdb_reg_reg[0]_2 ,
    \xsdb_reg_reg[13]_2 ,
    \xsdb_reg_reg[12]_2 ,
    \xsdb_reg_reg[11]_2 ,
    \xsdb_reg_reg[10]_2 ,
    \xsdb_reg_reg[9]_2 ,
    \xsdb_reg_reg[8]_2 ,
    \xsdb_reg_reg[7]_2 ,
    \xsdb_reg_reg[6]_2 ,
    \xsdb_reg_reg[5]_2 ,
    \xsdb_reg_reg[4]_2 ,
    \xsdb_reg_reg[3]_2 ,
    \xsdb_reg_reg[2]_2 ,
    \xsdb_reg_reg[1] ,
    \xsdb_reg_reg[0]_3 ,
    s_di_o,
    s_dclk_o);
  output \slaveRegDo_mux_0_reg[0] ;
  output \slaveRegDo_mux_0_reg[12] ;
  output \slaveRegDo_mux_0_reg[10] ;
  output \slaveRegDo_mux_0_reg[9] ;
  output \slaveRegDo_mux_0_reg[4] ;
  output \slaveRegDo_mux_0_reg[3] ;
  output \slaveRegDo_mux_0_reg[2] ;
  output \slaveRegDo_mux_0_reg[13] ;
  output \slaveRegDo_mux_0_reg[11] ;
  output \slaveRegDo_mux_0_reg[8] ;
  output \slaveRegDo_mux_0_reg[7] ;
  output \slaveRegDo_mux_0_reg[6] ;
  output \slaveRegDo_mux_0_reg[5] ;
  output [1:0]\slaveRegDo_mux_0_reg[15] ;
  output \slaveRegDo_mux_0_reg[1] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[7] ;
  input \xsdb_reg_reg[0] ;
  input \xsdb_reg_reg[0]_0 ;
  input \xsdb_reg_reg[0]_1 ;
  input \G_1PIPE_IFACE.s_dwe_r_reg ;
  input [4:0]s_daddr_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  input \xsdb_reg_reg[12] ;
  input \xsdb_reg_reg[12]_0 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_0 ;
  input \xsdb_reg_reg[10] ;
  input \xsdb_reg_reg[10]_0 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_1 ;
  input \xsdb_reg_reg[9] ;
  input \xsdb_reg_reg[9]_0 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_2 ;
  input \xsdb_reg_reg[4] ;
  input \xsdb_reg_reg[4]_0 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[1] ;
  input \xsdb_reg_reg[3] ;
  input \xsdb_reg_reg[3]_0 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[1]_0 ;
  input \xsdb_reg_reg[2] ;
  input \xsdb_reg_reg[2]_0 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_3 ;
  input \xsdb_reg_reg[13] ;
  input \xsdb_reg_reg[13]_0 ;
  input \xsdb_reg_reg[13]_1 ;
  input \xsdb_reg_reg[12]_1 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_4 ;
  input \xsdb_reg_reg[11] ;
  input \xsdb_reg_reg[11]_0 ;
  input \xsdb_reg_reg[11]_1 ;
  input \xsdb_reg_reg[10]_1 ;
  input \xsdb_reg_reg[9]_1 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_5 ;
  input \xsdb_reg_reg[8] ;
  input \xsdb_reg_reg[8]_0 ;
  input \xsdb_reg_reg[8]_1 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_6 ;
  input \xsdb_reg_reg[7] ;
  input \xsdb_reg_reg[7]_0 ;
  input \xsdb_reg_reg[7]_1 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_7 ;
  input \xsdb_reg_reg[6] ;
  input \xsdb_reg_reg[6]_0 ;
  input \xsdb_reg_reg[6]_1 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_8 ;
  input \xsdb_reg_reg[5] ;
  input \xsdb_reg_reg[5]_0 ;
  input \xsdb_reg_reg[5]_1 ;
  input \xsdb_reg_reg[4]_1 ;
  input \xsdb_reg_reg[3]_1 ;
  input \xsdb_reg_reg[2]_1 ;
  input \xsdb_reg_reg[0]_2 ;
  input \xsdb_reg_reg[13]_2 ;
  input \xsdb_reg_reg[12]_2 ;
  input \xsdb_reg_reg[11]_2 ;
  input \xsdb_reg_reg[10]_2 ;
  input \xsdb_reg_reg[9]_2 ;
  input \xsdb_reg_reg[8]_2 ;
  input \xsdb_reg_reg[7]_2 ;
  input \xsdb_reg_reg[6]_2 ;
  input \xsdb_reg_reg[5]_2 ;
  input \xsdb_reg_reg[4]_2 ;
  input \xsdb_reg_reg[3]_2 ;
  input \xsdb_reg_reg[2]_2 ;
  input \xsdb_reg_reg[1] ;
  input \xsdb_reg_reg[0]_3 ;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire \G_1PIPE_IFACE.s_daddr_r_reg[1] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[1]_0 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_0 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_1 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_2 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_3 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_4 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_5 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_6 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_7 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_8 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[7] ;
  wire \G_1PIPE_IFACE.s_dwe_r_reg ;
  wire [4:0]s_daddr_o;
  wire s_dclk_o;
  wire [15:0]s_di_o;
  wire \slaveRegDo_mux_0_reg[0] ;
  wire \slaveRegDo_mux_0_reg[10] ;
  wire \slaveRegDo_mux_0_reg[11] ;
  wire \slaveRegDo_mux_0_reg[12] ;
  wire \slaveRegDo_mux_0_reg[13] ;
  wire [1:0]\slaveRegDo_mux_0_reg[15] ;
  wire \slaveRegDo_mux_0_reg[1] ;
  wire \slaveRegDo_mux_0_reg[2] ;
  wire \slaveRegDo_mux_0_reg[3] ;
  wire \slaveRegDo_mux_0_reg[4] ;
  wire \slaveRegDo_mux_0_reg[5] ;
  wire \slaveRegDo_mux_0_reg[6] ;
  wire \slaveRegDo_mux_0_reg[7] ;
  wire \slaveRegDo_mux_0_reg[8] ;
  wire \slaveRegDo_mux_0_reg[9] ;
  wire \xsdb_reg_reg[0] ;
  wire \xsdb_reg_reg[0]_0 ;
  wire \xsdb_reg_reg[0]_1 ;
  wire \xsdb_reg_reg[0]_2 ;
  wire \xsdb_reg_reg[0]_3 ;
  wire \xsdb_reg_reg[10] ;
  wire \xsdb_reg_reg[10]_0 ;
  wire \xsdb_reg_reg[10]_1 ;
  wire \xsdb_reg_reg[10]_2 ;
  wire \xsdb_reg_reg[11] ;
  wire \xsdb_reg_reg[11]_0 ;
  wire \xsdb_reg_reg[11]_1 ;
  wire \xsdb_reg_reg[11]_2 ;
  wire \xsdb_reg_reg[12] ;
  wire \xsdb_reg_reg[12]_0 ;
  wire \xsdb_reg_reg[12]_1 ;
  wire \xsdb_reg_reg[12]_2 ;
  wire \xsdb_reg_reg[13] ;
  wire \xsdb_reg_reg[13]_0 ;
  wire \xsdb_reg_reg[13]_1 ;
  wire \xsdb_reg_reg[13]_2 ;
  wire \xsdb_reg_reg[1] ;
  wire \xsdb_reg_reg[2] ;
  wire \xsdb_reg_reg[2]_0 ;
  wire \xsdb_reg_reg[2]_1 ;
  wire \xsdb_reg_reg[2]_2 ;
  wire \xsdb_reg_reg[3] ;
  wire \xsdb_reg_reg[3]_0 ;
  wire \xsdb_reg_reg[3]_1 ;
  wire \xsdb_reg_reg[3]_2 ;
  wire \xsdb_reg_reg[4] ;
  wire \xsdb_reg_reg[4]_0 ;
  wire \xsdb_reg_reg[4]_1 ;
  wire \xsdb_reg_reg[4]_2 ;
  wire \xsdb_reg_reg[5] ;
  wire \xsdb_reg_reg[5]_0 ;
  wire \xsdb_reg_reg[5]_1 ;
  wire \xsdb_reg_reg[5]_2 ;
  wire \xsdb_reg_reg[6] ;
  wire \xsdb_reg_reg[6]_0 ;
  wire \xsdb_reg_reg[6]_1 ;
  wire \xsdb_reg_reg[6]_2 ;
  wire \xsdb_reg_reg[7] ;
  wire \xsdb_reg_reg[7]_0 ;
  wire \xsdb_reg_reg[7]_1 ;
  wire \xsdb_reg_reg[7]_2 ;
  wire \xsdb_reg_reg[8] ;
  wire \xsdb_reg_reg[8]_0 ;
  wire \xsdb_reg_reg[8]_1 ;
  wire \xsdb_reg_reg[8]_2 ;
  wire \xsdb_reg_reg[9] ;
  wire \xsdb_reg_reg[9]_0 ;
  wire \xsdb_reg_reg[9]_1 ;
  wire \xsdb_reg_reg[9]_2 ;

  dsi_debug_xsdbs_v1_0_2_reg_ctl_10 \I_EN_CTL_EQ1.U_CTL 
       (.\G_1PIPE_IFACE.s_daddr_r_reg[1] (\G_1PIPE_IFACE.s_daddr_r_reg[1] ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[1]_0 (\G_1PIPE_IFACE.s_daddr_r_reg[1]_0 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3] (\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_0 (\G_1PIPE_IFACE.s_daddr_r_reg[3]_0 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_1 (\G_1PIPE_IFACE.s_daddr_r_reg[3]_1 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_2 (\G_1PIPE_IFACE.s_daddr_r_reg[3]_2 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_3 (\G_1PIPE_IFACE.s_daddr_r_reg[3]_3 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_4 (\G_1PIPE_IFACE.s_daddr_r_reg[3]_4 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_5 (\G_1PIPE_IFACE.s_daddr_r_reg[3]_5 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_6 (\G_1PIPE_IFACE.s_daddr_r_reg[3]_6 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_7 (\G_1PIPE_IFACE.s_daddr_r_reg[3]_7 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3]_8 (\G_1PIPE_IFACE.s_daddr_r_reg[3]_8 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[5] (\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[7] (\G_1PIPE_IFACE.s_daddr_r_reg[7] ),
        .\G_1PIPE_IFACE.s_dwe_r_reg (\G_1PIPE_IFACE.s_dwe_r_reg ),
        .s_daddr_o(s_daddr_o),
        .s_dclk_o(s_dclk_o),
        .s_di_o(s_di_o),
        .\slaveRegDo_mux_0_reg[0] (\slaveRegDo_mux_0_reg[0] ),
        .\slaveRegDo_mux_0_reg[10] (\slaveRegDo_mux_0_reg[10] ),
        .\slaveRegDo_mux_0_reg[11] (\slaveRegDo_mux_0_reg[11] ),
        .\slaveRegDo_mux_0_reg[12] (\slaveRegDo_mux_0_reg[12] ),
        .\slaveRegDo_mux_0_reg[13] (\slaveRegDo_mux_0_reg[13] ),
        .\slaveRegDo_mux_0_reg[15] (\slaveRegDo_mux_0_reg[15] ),
        .\slaveRegDo_mux_0_reg[1] (\slaveRegDo_mux_0_reg[1] ),
        .\slaveRegDo_mux_0_reg[2] (\slaveRegDo_mux_0_reg[2] ),
        .\slaveRegDo_mux_0_reg[3] (\slaveRegDo_mux_0_reg[3] ),
        .\slaveRegDo_mux_0_reg[4] (\slaveRegDo_mux_0_reg[4] ),
        .\slaveRegDo_mux_0_reg[5] (\slaveRegDo_mux_0_reg[5] ),
        .\slaveRegDo_mux_0_reg[6] (\slaveRegDo_mux_0_reg[6] ),
        .\slaveRegDo_mux_0_reg[7] (\slaveRegDo_mux_0_reg[7] ),
        .\slaveRegDo_mux_0_reg[8] (\slaveRegDo_mux_0_reg[8] ),
        .\slaveRegDo_mux_0_reg[9] (\slaveRegDo_mux_0_reg[9] ),
        .\xsdb_reg_reg[0]_0 (\xsdb_reg_reg[0] ),
        .\xsdb_reg_reg[0]_1 (\xsdb_reg_reg[0]_0 ),
        .\xsdb_reg_reg[0]_2 (\xsdb_reg_reg[0]_1 ),
        .\xsdb_reg_reg[0]_3 (\xsdb_reg_reg[0]_2 ),
        .\xsdb_reg_reg[0]_4 (\xsdb_reg_reg[0]_3 ),
        .\xsdb_reg_reg[10]_0 (\xsdb_reg_reg[10] ),
        .\xsdb_reg_reg[10]_1 (\xsdb_reg_reg[10]_0 ),
        .\xsdb_reg_reg[10]_2 (\xsdb_reg_reg[10]_1 ),
        .\xsdb_reg_reg[10]_3 (\xsdb_reg_reg[10]_2 ),
        .\xsdb_reg_reg[11]_0 (\xsdb_reg_reg[11] ),
        .\xsdb_reg_reg[11]_1 (\xsdb_reg_reg[11]_0 ),
        .\xsdb_reg_reg[11]_2 (\xsdb_reg_reg[11]_1 ),
        .\xsdb_reg_reg[11]_3 (\xsdb_reg_reg[11]_2 ),
        .\xsdb_reg_reg[12]_0 (\xsdb_reg_reg[12] ),
        .\xsdb_reg_reg[12]_1 (\xsdb_reg_reg[12]_0 ),
        .\xsdb_reg_reg[12]_2 (\xsdb_reg_reg[12]_1 ),
        .\xsdb_reg_reg[12]_3 (\xsdb_reg_reg[12]_2 ),
        .\xsdb_reg_reg[13]_0 (\xsdb_reg_reg[13] ),
        .\xsdb_reg_reg[13]_1 (\xsdb_reg_reg[13]_0 ),
        .\xsdb_reg_reg[13]_2 (\xsdb_reg_reg[13]_1 ),
        .\xsdb_reg_reg[13]_3 (\xsdb_reg_reg[13]_2 ),
        .\xsdb_reg_reg[1]_0 (\xsdb_reg_reg[1] ),
        .\xsdb_reg_reg[2]_0 (\xsdb_reg_reg[2] ),
        .\xsdb_reg_reg[2]_1 (\xsdb_reg_reg[2]_0 ),
        .\xsdb_reg_reg[2]_2 (\xsdb_reg_reg[2]_1 ),
        .\xsdb_reg_reg[2]_3 (\xsdb_reg_reg[2]_2 ),
        .\xsdb_reg_reg[3]_0 (\xsdb_reg_reg[3] ),
        .\xsdb_reg_reg[3]_1 (\xsdb_reg_reg[3]_0 ),
        .\xsdb_reg_reg[3]_2 (\xsdb_reg_reg[3]_1 ),
        .\xsdb_reg_reg[3]_3 (\xsdb_reg_reg[3]_2 ),
        .\xsdb_reg_reg[4]_0 (\xsdb_reg_reg[4] ),
        .\xsdb_reg_reg[4]_1 (\xsdb_reg_reg[4]_0 ),
        .\xsdb_reg_reg[4]_2 (\xsdb_reg_reg[4]_1 ),
        .\xsdb_reg_reg[4]_3 (\xsdb_reg_reg[4]_2 ),
        .\xsdb_reg_reg[5]_0 (\xsdb_reg_reg[5] ),
        .\xsdb_reg_reg[5]_1 (\xsdb_reg_reg[5]_0 ),
        .\xsdb_reg_reg[5]_2 (\xsdb_reg_reg[5]_1 ),
        .\xsdb_reg_reg[5]_3 (\xsdb_reg_reg[5]_2 ),
        .\xsdb_reg_reg[6]_0 (\xsdb_reg_reg[6] ),
        .\xsdb_reg_reg[6]_1 (\xsdb_reg_reg[6]_0 ),
        .\xsdb_reg_reg[6]_2 (\xsdb_reg_reg[6]_1 ),
        .\xsdb_reg_reg[6]_3 (\xsdb_reg_reg[6]_2 ),
        .\xsdb_reg_reg[7]_0 (\xsdb_reg_reg[7] ),
        .\xsdb_reg_reg[7]_1 (\xsdb_reg_reg[7]_0 ),
        .\xsdb_reg_reg[7]_2 (\xsdb_reg_reg[7]_1 ),
        .\xsdb_reg_reg[7]_3 (\xsdb_reg_reg[7]_2 ),
        .\xsdb_reg_reg[8]_0 (\xsdb_reg_reg[8] ),
        .\xsdb_reg_reg[8]_1 (\xsdb_reg_reg[8]_0 ),
        .\xsdb_reg_reg[8]_2 (\xsdb_reg_reg[8]_1 ),
        .\xsdb_reg_reg[8]_3 (\xsdb_reg_reg[8]_2 ),
        .\xsdb_reg_reg[9]_0 (\xsdb_reg_reg[9] ),
        .\xsdb_reg_reg[9]_1 (\xsdb_reg_reg[9]_0 ),
        .\xsdb_reg_reg[9]_2 (\xsdb_reg_reg[9]_1 ),
        .\xsdb_reg_reg[9]_3 (\xsdb_reg_reg[9]_2 ));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg" *) 
module dsi_debug_xsdbs_v1_0_2_reg__parameterized37
   (\slaveRegDo_mux_0_reg[15] ,
    \slaveRegDo_mux_0_reg[14] ,
    \slaveRegDo_mux_0_reg[13] ,
    \slaveRegDo_mux_0_reg[12] ,
    \slaveRegDo_mux_0_reg[11] ,
    \slaveRegDo_mux_0_reg[10] ,
    \slaveRegDo_mux_0_reg[9] ,
    \slaveRegDo_mux_0_reg[8] ,
    \slaveRegDo_mux_0_reg[7] ,
    \slaveRegDo_mux_0_reg[6] ,
    \slaveRegDo_mux_0_reg[5] ,
    \slaveRegDo_mux_0_reg[4] ,
    \slaveRegDo_mux_0_reg[3] ,
    \slaveRegDo_mux_0_reg[2] ,
    \slaveRegDo_mux_0_reg[1] ,
    \slaveRegDo_mux_0_reg[0] ,
    \G_1PIPE_IFACE.s_dwe_r_reg ,
    s_daddr_o,
    s_di_o,
    s_dclk_o);
  output \slaveRegDo_mux_0_reg[15] ;
  output \slaveRegDo_mux_0_reg[14] ;
  output \slaveRegDo_mux_0_reg[13] ;
  output \slaveRegDo_mux_0_reg[12] ;
  output \slaveRegDo_mux_0_reg[11] ;
  output \slaveRegDo_mux_0_reg[10] ;
  output \slaveRegDo_mux_0_reg[9] ;
  output \slaveRegDo_mux_0_reg[8] ;
  output \slaveRegDo_mux_0_reg[7] ;
  output \slaveRegDo_mux_0_reg[6] ;
  output \slaveRegDo_mux_0_reg[5] ;
  output \slaveRegDo_mux_0_reg[4] ;
  output \slaveRegDo_mux_0_reg[3] ;
  output \slaveRegDo_mux_0_reg[2] ;
  output \slaveRegDo_mux_0_reg[1] ;
  output \slaveRegDo_mux_0_reg[0] ;
  input \G_1PIPE_IFACE.s_dwe_r_reg ;
  input [3:0]s_daddr_o;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire \G_1PIPE_IFACE.s_dwe_r_reg ;
  wire [3:0]s_daddr_o;
  wire s_dclk_o;
  wire [15:0]s_di_o;
  wire \slaveRegDo_mux_0_reg[0] ;
  wire \slaveRegDo_mux_0_reg[10] ;
  wire \slaveRegDo_mux_0_reg[11] ;
  wire \slaveRegDo_mux_0_reg[12] ;
  wire \slaveRegDo_mux_0_reg[13] ;
  wire \slaveRegDo_mux_0_reg[14] ;
  wire \slaveRegDo_mux_0_reg[15] ;
  wire \slaveRegDo_mux_0_reg[1] ;
  wire \slaveRegDo_mux_0_reg[2] ;
  wire \slaveRegDo_mux_0_reg[3] ;
  wire \slaveRegDo_mux_0_reg[4] ;
  wire \slaveRegDo_mux_0_reg[5] ;
  wire \slaveRegDo_mux_0_reg[6] ;
  wire \slaveRegDo_mux_0_reg[7] ;
  wire \slaveRegDo_mux_0_reg[8] ;
  wire \slaveRegDo_mux_0_reg[9] ;

  dsi_debug_xsdbs_v1_0_2_reg_ctl_9 \I_EN_CTL_EQ1.U_CTL 
       (.\G_1PIPE_IFACE.s_dwe_r_reg (\G_1PIPE_IFACE.s_dwe_r_reg ),
        .s_daddr_o(s_daddr_o),
        .s_dclk_o(s_dclk_o),
        .s_di_o(s_di_o),
        .\slaveRegDo_mux_0_reg[0] (\slaveRegDo_mux_0_reg[0] ),
        .\slaveRegDo_mux_0_reg[10] (\slaveRegDo_mux_0_reg[10] ),
        .\slaveRegDo_mux_0_reg[11] (\slaveRegDo_mux_0_reg[11] ),
        .\slaveRegDo_mux_0_reg[12] (\slaveRegDo_mux_0_reg[12] ),
        .\slaveRegDo_mux_0_reg[13] (\slaveRegDo_mux_0_reg[13] ),
        .\slaveRegDo_mux_0_reg[14] (\slaveRegDo_mux_0_reg[14] ),
        .\slaveRegDo_mux_0_reg[15] (\slaveRegDo_mux_0_reg[15] ),
        .\slaveRegDo_mux_0_reg[1] (\slaveRegDo_mux_0_reg[1] ),
        .\slaveRegDo_mux_0_reg[2] (\slaveRegDo_mux_0_reg[2] ),
        .\slaveRegDo_mux_0_reg[3] (\slaveRegDo_mux_0_reg[3] ),
        .\slaveRegDo_mux_0_reg[4] (\slaveRegDo_mux_0_reg[4] ),
        .\slaveRegDo_mux_0_reg[5] (\slaveRegDo_mux_0_reg[5] ),
        .\slaveRegDo_mux_0_reg[6] (\slaveRegDo_mux_0_reg[6] ),
        .\slaveRegDo_mux_0_reg[7] (\slaveRegDo_mux_0_reg[7] ),
        .\slaveRegDo_mux_0_reg[8] (\slaveRegDo_mux_0_reg[8] ),
        .\slaveRegDo_mux_0_reg[9] (\slaveRegDo_mux_0_reg[9] ));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg" *) 
module dsi_debug_xsdbs_v1_0_2_reg__parameterized39
   (\slaveRegDo_mux_2_reg[3] ,
    s_den_o,
    out,
    s_dclk_o,
    s_daddr_o,
    p_2_in,
    s_do_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[1] );
  output \slaveRegDo_mux_2_reg[3] ;
  input s_den_o;
  input out;
  input s_dclk_o;
  input [1:0]s_daddr_o;
  input [0:0]p_2_in;
  input [0:0]s_do_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[1] ;

  wire \G_1PIPE_IFACE.s_daddr_r_reg[1] ;
  wire out;
  wire [0:0]p_2_in;
  wire [1:0]s_daddr_o;
  wire s_dclk_o;
  wire s_den_o;
  wire [0:0]s_do_o;
  wire \slaveRegDo_mux_2_reg[3] ;

  dsi_debug_xsdbs_v1_0_2_reg_stat_8 \I_EN_STAT_EQ1.U_STAT 
       (.\G_1PIPE_IFACE.s_daddr_r_reg[1] (\G_1PIPE_IFACE.s_daddr_r_reg[1] ),
        .out(out),
        .p_2_in(p_2_in),
        .s_daddr_o(s_daddr_o),
        .s_dclk_o(s_dclk_o),
        .s_den_o(s_den_o),
        .s_do_o(s_do_o),
        .\slaveRegDo_mux_2_reg[3] (\slaveRegDo_mux_2_reg[3] ));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg" *) 
module dsi_debug_xsdbs_v1_0_2_reg__parameterized41
   (\slaveRegDo_mux_2_reg[0] ,
    D,
    s_daddr_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[0] ,
    s_do_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[1] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[7] ,
    p_2_in,
    \G_1PIPE_IFACE.s_daddr_r_reg[4] ,
    s_den_o,
    \I_YESLUT6.I_YES_OREG.O_reg_reg ,
    s_dclk_o);
  output \slaveRegDo_mux_2_reg[0] ;
  output [0:0]D;
  input [4:0]s_daddr_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[0] ;
  input [1:0]s_do_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[1] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[7] ;
  input [0:0]p_2_in;
  input \G_1PIPE_IFACE.s_daddr_r_reg[4] ;
  input s_den_o;
  input [1:0]\I_YESLUT6.I_YES_OREG.O_reg_reg ;
  input s_dclk_o;

  wire [0:0]D;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[0] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[1] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[4] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[7] ;
  wire [1:0]\I_YESLUT6.I_YES_OREG.O_reg_reg ;
  wire [0:0]p_2_in;
  wire [4:0]s_daddr_o;
  wire s_dclk_o;
  wire s_den_o;
  wire [1:0]s_do_o;
  wire \slaveRegDo_mux_2_reg[0] ;

  dsi_debug_xsdbs_v1_0_2_reg_stat_7 \I_EN_STAT_EQ1.U_STAT 
       (.D(D),
        .\G_1PIPE_IFACE.s_daddr_r_reg[0] (\G_1PIPE_IFACE.s_daddr_r_reg[0] ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[1] (\G_1PIPE_IFACE.s_daddr_r_reg[1] ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[4] (\G_1PIPE_IFACE.s_daddr_r_reg[4] ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[7] (\G_1PIPE_IFACE.s_daddr_r_reg[7] ),
        .\I_YESLUT6.I_YES_OREG.O_reg_reg (\I_YESLUT6.I_YES_OREG.O_reg_reg ),
        .p_2_in(p_2_in),
        .s_daddr_o(s_daddr_o),
        .s_dclk_o(s_dclk_o),
        .s_den_o(s_den_o),
        .s_do_o(s_do_o),
        .\slaveRegDo_mux_2_reg[0] (\slaveRegDo_mux_2_reg[0] ));
endmodule

(* C_ADDR_W = "13" *) (* C_CTLRST_VAL = "47'b00000000000000000000000000000000000000000000000" *) (* C_DATA_W = "16" *) 
(* C_EN_CTL = "0" *) (* C_EN_STAT = "1" *) (* C_REG_ADDR = "13'b0100010010000" *) 
(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg" *) 
module dsi_debug_xsdbs_v1_0_2_reg__parameterized44
   (s_do_o,
    dout_o,
    rst_reg_i,
    din_i,
    s_daddr_i,
    s_di_i,
    s_den_i,
    s_dwe_i,
    s_dclk_i);
  output [15:0]s_do_o;
  output [15:0]dout_o;
  input rst_reg_i;
  input [15:0]din_i;
  input [12:0]s_daddr_i;
  input [15:0]s_di_i;
  input s_den_i;
  input s_dwe_i;
  input s_dclk_i;

  wire \<const0> ;
  wire [15:0]din_i;
  wire s_dclk_i;
  wire s_den_i;
  wire [15:0]s_do_o;

  assign dout_o[15] = \<const0> ;
  assign dout_o[14] = \<const0> ;
  assign dout_o[13] = \<const0> ;
  assign dout_o[12] = \<const0> ;
  assign dout_o[11] = \<const0> ;
  assign dout_o[10] = \<const0> ;
  assign dout_o[9] = \<const0> ;
  assign dout_o[8] = \<const0> ;
  assign dout_o[7] = \<const0> ;
  assign dout_o[6] = \<const0> ;
  assign dout_o[5] = \<const0> ;
  assign dout_o[4] = \<const0> ;
  assign dout_o[3] = \<const0> ;
  assign dout_o[2] = \<const0> ;
  assign dout_o[1] = \<const0> ;
  assign dout_o[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  dsi_debug_xsdbs_v1_0_2_reg_stat_20 \I_EN_STAT_EQ1.U_STAT 
       (.din_i(din_i),
        .s_dclk_i(s_dclk_i),
        .s_den_i(s_den_i),
        .s_do_o(s_do_o));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg_ctl" *) 
module dsi_debug_xsdbs_v1_0_2_reg_ctl
   (\slaveRegDo_mux_3_reg[0] ,
    \slaveRegDo_mux_3_reg[14] ,
    \xsdb_reg_reg[0]_0 ,
    \probeDelay1_reg[1] ,
    \probeDelay1_reg[1]_0 ,
    \slaveRegDo_mux_3_reg[15] ,
    \slaveRegDo_mux_3_reg[13] ,
    \slaveRegDo_mux_3_reg[12] ,
    \slaveRegDo_mux_3_reg[11] ,
    \slaveRegDo_mux_3_reg[10] ,
    \slaveRegDo_mux_3_reg[9] ,
    \slaveRegDo_mux_3_reg[8] ,
    \slaveRegDo_mux_3_reg[7] ,
    \slaveRegDo_mux_3_reg[6] ,
    \slaveRegDo_mux_3_reg[5] ,
    \slaveRegDo_mux_3_reg[4] ,
    \slaveRegDo_mux_3_reg[3] ,
    \slaveRegDo_mux_3_reg[2] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[0] ,
    \parallel_dout_reg[0] ,
    \xsdb_reg_reg[0]_1 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[0]_0 ,
    slaveRegDo_ffa,
    \G_1PIPE_IFACE.s_daddr_r_reg[3] ,
    s_daddr_o,
    Q,
    s_dwe_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[6] ,
    s_den_o,
    use_probe_debug_circuit,
    probe0,
    s_di_o,
    s_dclk_o);
  output \slaveRegDo_mux_3_reg[0] ;
  output \slaveRegDo_mux_3_reg[14] ;
  output \xsdb_reg_reg[0]_0 ;
  output [1:0]\probeDelay1_reg[1] ;
  output [0:0]\probeDelay1_reg[1]_0 ;
  output \slaveRegDo_mux_3_reg[15] ;
  output \slaveRegDo_mux_3_reg[13] ;
  output \slaveRegDo_mux_3_reg[12] ;
  output \slaveRegDo_mux_3_reg[11] ;
  output \slaveRegDo_mux_3_reg[10] ;
  output \slaveRegDo_mux_3_reg[9] ;
  output \slaveRegDo_mux_3_reg[8] ;
  output \slaveRegDo_mux_3_reg[7] ;
  output \slaveRegDo_mux_3_reg[6] ;
  output \slaveRegDo_mux_3_reg[5] ;
  output \slaveRegDo_mux_3_reg[4] ;
  output \slaveRegDo_mux_3_reg[3] ;
  output \slaveRegDo_mux_3_reg[2] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[0] ;
  input \parallel_dout_reg[0] ;
  input \xsdb_reg_reg[0]_1 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[0]_0 ;
  input [0:0]slaveRegDo_ffa;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  input [8:0]s_daddr_o;
  input [0:0]Q;
  input s_dwe_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[6] ;
  input s_den_o;
  input use_probe_debug_circuit;
  input [1:0]probe0;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire \G_1PIPE_IFACE.s_daddr_r_reg[0] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[0]_0 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[6] ;
  wire [0:0]Q;
  wire [0:0]debug_data_in;
  wire \parallel_dout_reg[0] ;
  wire [1:0]probe0;
  wire [1:0]\probeDelay1_reg[1] ;
  wire [0:0]\probeDelay1_reg[1]_0 ;
  wire [8:0]s_daddr_o;
  wire s_dclk_o;
  wire s_den_o;
  wire [15:0]s_di_o;
  wire s_dwe_o;
  wire [0:0]slaveRegDo_ffa;
  wire \slaveRegDo_mux_3[0]_i_3_n_0 ;
  wire \slaveRegDo_mux_3_reg[0] ;
  wire \slaveRegDo_mux_3_reg[10] ;
  wire \slaveRegDo_mux_3_reg[11] ;
  wire \slaveRegDo_mux_3_reg[12] ;
  wire \slaveRegDo_mux_3_reg[13] ;
  wire \slaveRegDo_mux_3_reg[14] ;
  wire \slaveRegDo_mux_3_reg[15] ;
  wire \slaveRegDo_mux_3_reg[2] ;
  wire \slaveRegDo_mux_3_reg[3] ;
  wire \slaveRegDo_mux_3_reg[4] ;
  wire \slaveRegDo_mux_3_reg[5] ;
  wire \slaveRegDo_mux_3_reg[6] ;
  wire \slaveRegDo_mux_3_reg[7] ;
  wire \slaveRegDo_mux_3_reg[8] ;
  wire \slaveRegDo_mux_3_reg[9] ;
  wire use_probe_debug_circuit;
  wire \xsdb_reg[15]_i_1__8_n_0 ;
  wire \xsdb_reg[15]_i_2__3_n_0 ;
  wire \xsdb_reg_reg[0]_0 ;
  wire \xsdb_reg_reg[0]_1 ;
  wire \xsdb_reg_reg_n_0_[14] ;

  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \probeDelay1[0]_i_1 
       (.I0(debug_data_in),
        .I1(use_probe_debug_circuit),
        .I2(probe0[0]),
        .O(\probeDelay1_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \probeDelay1[1]_i_1 
       (.I0(\probeDelay1_reg[1]_0 ),
        .I1(use_probe_debug_circuit),
        .I2(probe0[1]),
        .O(\probeDelay1_reg[1] [1]));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \slaveRegDo_mux_3[0]_i_3 
       (.I0(debug_data_in),
        .I1(\xsdb_reg_reg[0]_1 ),
        .I2(\G_1PIPE_IFACE.s_daddr_r_reg[0]_0 ),
        .I3(slaveRegDo_ffa),
        .I4(\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .O(\slaveRegDo_mux_3[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC000800000008000)) 
    \slaveRegDo_mux_3[14]_i_1 
       (.I0(\xsdb_reg_reg_n_0_[14] ),
        .I1(s_daddr_o[3]),
        .I2(s_daddr_o[2]),
        .I3(s_daddr_o[0]),
        .I4(s_daddr_o[1]),
        .I5(Q),
        .O(\slaveRegDo_mux_3_reg[14] ));
  MUXF7 \slaveRegDo_mux_3_reg[0]_i_1 
       (.I0(\slaveRegDo_mux_3[0]_i_3_n_0 ),
        .I1(\parallel_dout_reg[0] ),
        .O(\slaveRegDo_mux_3_reg[0] ),
        .S(\G_1PIPE_IFACE.s_daddr_r_reg[0] ));
  LUT5 #(
    .INIT(32'h00000800)) 
    \xsdb_reg[15]_i_1__8 
       (.I0(\xsdb_reg[15]_i_2__3_n_0 ),
        .I1(s_daddr_o[0]),
        .I2(s_daddr_o[1]),
        .I3(s_dwe_o),
        .I4(\xsdb_reg_reg[0]_0 ),
        .O(\xsdb_reg[15]_i_1__8_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \xsdb_reg[15]_i_2__3 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[6] ),
        .I1(s_den_o),
        .I2(s_daddr_o[6]),
        .I3(s_daddr_o[5]),
        .I4(s_daddr_o[4]),
        .O(\xsdb_reg[15]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \xsdb_reg[15]_i_3__1 
       (.I0(s_daddr_o[3]),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[7]),
        .I3(s_daddr_o[8]),
        .O(\xsdb_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__8_n_0 ),
        .D(s_di_o[0]),
        .Q(debug_data_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[10] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__8_n_0 ),
        .D(s_di_o[10]),
        .Q(\slaveRegDo_mux_3_reg[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[11] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__8_n_0 ),
        .D(s_di_o[11]),
        .Q(\slaveRegDo_mux_3_reg[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[12] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__8_n_0 ),
        .D(s_di_o[12]),
        .Q(\slaveRegDo_mux_3_reg[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[13] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__8_n_0 ),
        .D(s_di_o[13]),
        .Q(\slaveRegDo_mux_3_reg[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[14] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__8_n_0 ),
        .D(s_di_o[14]),
        .Q(\xsdb_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[15] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__8_n_0 ),
        .D(s_di_o[15]),
        .Q(\slaveRegDo_mux_3_reg[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__8_n_0 ),
        .D(s_di_o[1]),
        .Q(\probeDelay1_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__8_n_0 ),
        .D(s_di_o[2]),
        .Q(\slaveRegDo_mux_3_reg[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__8_n_0 ),
        .D(s_di_o[3]),
        .Q(\slaveRegDo_mux_3_reg[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__8_n_0 ),
        .D(s_di_o[4]),
        .Q(\slaveRegDo_mux_3_reg[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__8_n_0 ),
        .D(s_di_o[5]),
        .Q(\slaveRegDo_mux_3_reg[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__8_n_0 ),
        .D(s_di_o[6]),
        .Q(\slaveRegDo_mux_3_reg[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__8_n_0 ),
        .D(s_di_o[7]),
        .Q(\slaveRegDo_mux_3_reg[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[8] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__8_n_0 ),
        .D(s_di_o[8]),
        .Q(\slaveRegDo_mux_3_reg[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[9] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__8_n_0 ),
        .D(s_di_o[9]),
        .Q(\slaveRegDo_mux_3_reg[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg_ctl" *) 
module dsi_debug_xsdbs_v1_0_2_reg_ctl_10
   (\slaveRegDo_mux_0_reg[0] ,
    \slaveRegDo_mux_0_reg[12] ,
    \slaveRegDo_mux_0_reg[10] ,
    \slaveRegDo_mux_0_reg[9] ,
    \slaveRegDo_mux_0_reg[4] ,
    \slaveRegDo_mux_0_reg[3] ,
    \slaveRegDo_mux_0_reg[2] ,
    \slaveRegDo_mux_0_reg[13] ,
    \slaveRegDo_mux_0_reg[11] ,
    \slaveRegDo_mux_0_reg[8] ,
    \slaveRegDo_mux_0_reg[7] ,
    \slaveRegDo_mux_0_reg[6] ,
    \slaveRegDo_mux_0_reg[5] ,
    \slaveRegDo_mux_0_reg[1] ,
    \slaveRegDo_mux_0_reg[15] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[5] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[7] ,
    \xsdb_reg_reg[0]_0 ,
    \xsdb_reg_reg[0]_1 ,
    \xsdb_reg_reg[0]_2 ,
    \G_1PIPE_IFACE.s_dwe_r_reg ,
    s_daddr_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[3] ,
    \xsdb_reg_reg[12]_0 ,
    \xsdb_reg_reg[12]_1 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_0 ,
    \xsdb_reg_reg[10]_0 ,
    \xsdb_reg_reg[10]_1 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_1 ,
    \xsdb_reg_reg[9]_0 ,
    \xsdb_reg_reg[9]_1 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_2 ,
    \xsdb_reg_reg[4]_0 ,
    \xsdb_reg_reg[4]_1 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[1] ,
    \xsdb_reg_reg[3]_0 ,
    \xsdb_reg_reg[3]_1 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[1]_0 ,
    \xsdb_reg_reg[2]_0 ,
    \xsdb_reg_reg[2]_1 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_3 ,
    \xsdb_reg_reg[13]_0 ,
    \xsdb_reg_reg[13]_1 ,
    \xsdb_reg_reg[13]_2 ,
    \xsdb_reg_reg[12]_2 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_4 ,
    \xsdb_reg_reg[11]_0 ,
    \xsdb_reg_reg[11]_1 ,
    \xsdb_reg_reg[11]_2 ,
    \xsdb_reg_reg[10]_2 ,
    \xsdb_reg_reg[9]_2 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_5 ,
    \xsdb_reg_reg[8]_0 ,
    \xsdb_reg_reg[8]_1 ,
    \xsdb_reg_reg[8]_2 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_6 ,
    \xsdb_reg_reg[7]_0 ,
    \xsdb_reg_reg[7]_1 ,
    \xsdb_reg_reg[7]_2 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_7 ,
    \xsdb_reg_reg[6]_0 ,
    \xsdb_reg_reg[6]_1 ,
    \xsdb_reg_reg[6]_2 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_8 ,
    \xsdb_reg_reg[5]_0 ,
    \xsdb_reg_reg[5]_1 ,
    \xsdb_reg_reg[5]_2 ,
    \xsdb_reg_reg[4]_2 ,
    \xsdb_reg_reg[3]_2 ,
    \xsdb_reg_reg[2]_2 ,
    \xsdb_reg_reg[0]_3 ,
    \xsdb_reg_reg[13]_3 ,
    \xsdb_reg_reg[12]_3 ,
    \xsdb_reg_reg[11]_3 ,
    \xsdb_reg_reg[10]_3 ,
    \xsdb_reg_reg[9]_3 ,
    \xsdb_reg_reg[8]_3 ,
    \xsdb_reg_reg[7]_3 ,
    \xsdb_reg_reg[6]_3 ,
    \xsdb_reg_reg[5]_3 ,
    \xsdb_reg_reg[4]_3 ,
    \xsdb_reg_reg[3]_3 ,
    \xsdb_reg_reg[2]_3 ,
    \xsdb_reg_reg[1]_0 ,
    \xsdb_reg_reg[0]_4 ,
    s_di_o,
    s_dclk_o);
  output \slaveRegDo_mux_0_reg[0] ;
  output \slaveRegDo_mux_0_reg[12] ;
  output \slaveRegDo_mux_0_reg[10] ;
  output \slaveRegDo_mux_0_reg[9] ;
  output \slaveRegDo_mux_0_reg[4] ;
  output \slaveRegDo_mux_0_reg[3] ;
  output \slaveRegDo_mux_0_reg[2] ;
  output \slaveRegDo_mux_0_reg[13] ;
  output \slaveRegDo_mux_0_reg[11] ;
  output \slaveRegDo_mux_0_reg[8] ;
  output \slaveRegDo_mux_0_reg[7] ;
  output \slaveRegDo_mux_0_reg[6] ;
  output \slaveRegDo_mux_0_reg[5] ;
  output \slaveRegDo_mux_0_reg[1] ;
  output [1:0]\slaveRegDo_mux_0_reg[15] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[7] ;
  input \xsdb_reg_reg[0]_0 ;
  input \xsdb_reg_reg[0]_1 ;
  input \xsdb_reg_reg[0]_2 ;
  input \G_1PIPE_IFACE.s_dwe_r_reg ;
  input [4:0]s_daddr_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  input \xsdb_reg_reg[12]_0 ;
  input \xsdb_reg_reg[12]_1 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_0 ;
  input \xsdb_reg_reg[10]_0 ;
  input \xsdb_reg_reg[10]_1 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_1 ;
  input \xsdb_reg_reg[9]_0 ;
  input \xsdb_reg_reg[9]_1 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_2 ;
  input \xsdb_reg_reg[4]_0 ;
  input \xsdb_reg_reg[4]_1 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[1] ;
  input \xsdb_reg_reg[3]_0 ;
  input \xsdb_reg_reg[3]_1 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[1]_0 ;
  input \xsdb_reg_reg[2]_0 ;
  input \xsdb_reg_reg[2]_1 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_3 ;
  input \xsdb_reg_reg[13]_0 ;
  input \xsdb_reg_reg[13]_1 ;
  input \xsdb_reg_reg[13]_2 ;
  input \xsdb_reg_reg[12]_2 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_4 ;
  input \xsdb_reg_reg[11]_0 ;
  input \xsdb_reg_reg[11]_1 ;
  input \xsdb_reg_reg[11]_2 ;
  input \xsdb_reg_reg[10]_2 ;
  input \xsdb_reg_reg[9]_2 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_5 ;
  input \xsdb_reg_reg[8]_0 ;
  input \xsdb_reg_reg[8]_1 ;
  input \xsdb_reg_reg[8]_2 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_6 ;
  input \xsdb_reg_reg[7]_0 ;
  input \xsdb_reg_reg[7]_1 ;
  input \xsdb_reg_reg[7]_2 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_7 ;
  input \xsdb_reg_reg[6]_0 ;
  input \xsdb_reg_reg[6]_1 ;
  input \xsdb_reg_reg[6]_2 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_8 ;
  input \xsdb_reg_reg[5]_0 ;
  input \xsdb_reg_reg[5]_1 ;
  input \xsdb_reg_reg[5]_2 ;
  input \xsdb_reg_reg[4]_2 ;
  input \xsdb_reg_reg[3]_2 ;
  input \xsdb_reg_reg[2]_2 ;
  input \xsdb_reg_reg[0]_3 ;
  input \xsdb_reg_reg[13]_3 ;
  input \xsdb_reg_reg[12]_3 ;
  input \xsdb_reg_reg[11]_3 ;
  input \xsdb_reg_reg[10]_3 ;
  input \xsdb_reg_reg[9]_3 ;
  input \xsdb_reg_reg[8]_3 ;
  input \xsdb_reg_reg[7]_3 ;
  input \xsdb_reg_reg[6]_3 ;
  input \xsdb_reg_reg[5]_3 ;
  input \xsdb_reg_reg[4]_3 ;
  input \xsdb_reg_reg[3]_3 ;
  input \xsdb_reg_reg[2]_3 ;
  input \xsdb_reg_reg[1]_0 ;
  input \xsdb_reg_reg[0]_4 ;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire \G_1PIPE_IFACE.s_daddr_r_reg[1] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[1]_0 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_0 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_1 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_2 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_3 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_4 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_5 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_6 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_7 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_8 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[7] ;
  wire \G_1PIPE_IFACE.s_dwe_r_reg ;
  wire [4:0]s_daddr_o;
  wire s_dclk_o;
  wire [15:0]s_di_o;
  wire [13:0]slaveRegDo_84;
  wire \slaveRegDo_mux_0[0]_i_2_n_0 ;
  wire \slaveRegDo_mux_0[0]_i_6_n_0 ;
  wire \slaveRegDo_mux_0[10]_i_2_n_0 ;
  wire \slaveRegDo_mux_0[10]_i_6_n_0 ;
  wire \slaveRegDo_mux_0[11]_i_2_n_0 ;
  wire \slaveRegDo_mux_0[11]_i_6_n_0 ;
  wire \slaveRegDo_mux_0[12]_i_2_n_0 ;
  wire \slaveRegDo_mux_0[12]_i_6_n_0 ;
  wire \slaveRegDo_mux_0[13]_i_2_n_0 ;
  wire \slaveRegDo_mux_0[13]_i_7_n_0 ;
  wire \slaveRegDo_mux_0[2]_i_2_n_0 ;
  wire \slaveRegDo_mux_0[2]_i_6_n_0 ;
  wire \slaveRegDo_mux_0[3]_i_2_n_0 ;
  wire \slaveRegDo_mux_0[3]_i_6_n_0 ;
  wire \slaveRegDo_mux_0[4]_i_2_n_0 ;
  wire \slaveRegDo_mux_0[4]_i_6_n_0 ;
  wire \slaveRegDo_mux_0[5]_i_2_n_0 ;
  wire \slaveRegDo_mux_0[5]_i_6_n_0 ;
  wire \slaveRegDo_mux_0[6]_i_2_n_0 ;
  wire \slaveRegDo_mux_0[6]_i_6_n_0 ;
  wire \slaveRegDo_mux_0[7]_i_2_n_0 ;
  wire \slaveRegDo_mux_0[7]_i_6_n_0 ;
  wire \slaveRegDo_mux_0[8]_i_2_n_0 ;
  wire \slaveRegDo_mux_0[8]_i_6_n_0 ;
  wire \slaveRegDo_mux_0[9]_i_2_n_0 ;
  wire \slaveRegDo_mux_0[9]_i_6_n_0 ;
  wire \slaveRegDo_mux_0_reg[0] ;
  wire \slaveRegDo_mux_0_reg[10] ;
  wire \slaveRegDo_mux_0_reg[11] ;
  wire \slaveRegDo_mux_0_reg[12] ;
  wire \slaveRegDo_mux_0_reg[13] ;
  wire [1:0]\slaveRegDo_mux_0_reg[15] ;
  wire \slaveRegDo_mux_0_reg[1] ;
  wire \slaveRegDo_mux_0_reg[2] ;
  wire \slaveRegDo_mux_0_reg[3] ;
  wire \slaveRegDo_mux_0_reg[4] ;
  wire \slaveRegDo_mux_0_reg[5] ;
  wire \slaveRegDo_mux_0_reg[6] ;
  wire \slaveRegDo_mux_0_reg[7] ;
  wire \slaveRegDo_mux_0_reg[8] ;
  wire \slaveRegDo_mux_0_reg[9] ;
  wire \xsdb_reg[15]_i_1__4_n_0 ;
  wire \xsdb_reg_reg[0]_0 ;
  wire \xsdb_reg_reg[0]_1 ;
  wire \xsdb_reg_reg[0]_2 ;
  wire \xsdb_reg_reg[0]_3 ;
  wire \xsdb_reg_reg[0]_4 ;
  wire \xsdb_reg_reg[10]_0 ;
  wire \xsdb_reg_reg[10]_1 ;
  wire \xsdb_reg_reg[10]_2 ;
  wire \xsdb_reg_reg[10]_3 ;
  wire \xsdb_reg_reg[11]_0 ;
  wire \xsdb_reg_reg[11]_1 ;
  wire \xsdb_reg_reg[11]_2 ;
  wire \xsdb_reg_reg[11]_3 ;
  wire \xsdb_reg_reg[12]_0 ;
  wire \xsdb_reg_reg[12]_1 ;
  wire \xsdb_reg_reg[12]_2 ;
  wire \xsdb_reg_reg[12]_3 ;
  wire \xsdb_reg_reg[13]_0 ;
  wire \xsdb_reg_reg[13]_1 ;
  wire \xsdb_reg_reg[13]_2 ;
  wire \xsdb_reg_reg[13]_3 ;
  wire \xsdb_reg_reg[1]_0 ;
  wire \xsdb_reg_reg[2]_0 ;
  wire \xsdb_reg_reg[2]_1 ;
  wire \xsdb_reg_reg[2]_2 ;
  wire \xsdb_reg_reg[2]_3 ;
  wire \xsdb_reg_reg[3]_0 ;
  wire \xsdb_reg_reg[3]_1 ;
  wire \xsdb_reg_reg[3]_2 ;
  wire \xsdb_reg_reg[3]_3 ;
  wire \xsdb_reg_reg[4]_0 ;
  wire \xsdb_reg_reg[4]_1 ;
  wire \xsdb_reg_reg[4]_2 ;
  wire \xsdb_reg_reg[4]_3 ;
  wire \xsdb_reg_reg[5]_0 ;
  wire \xsdb_reg_reg[5]_1 ;
  wire \xsdb_reg_reg[5]_2 ;
  wire \xsdb_reg_reg[5]_3 ;
  wire \xsdb_reg_reg[6]_0 ;
  wire \xsdb_reg_reg[6]_1 ;
  wire \xsdb_reg_reg[6]_2 ;
  wire \xsdb_reg_reg[6]_3 ;
  wire \xsdb_reg_reg[7]_0 ;
  wire \xsdb_reg_reg[7]_1 ;
  wire \xsdb_reg_reg[7]_2 ;
  wire \xsdb_reg_reg[7]_3 ;
  wire \xsdb_reg_reg[8]_0 ;
  wire \xsdb_reg_reg[8]_1 ;
  wire \xsdb_reg_reg[8]_2 ;
  wire \xsdb_reg_reg[8]_3 ;
  wire \xsdb_reg_reg[9]_0 ;
  wire \xsdb_reg_reg[9]_1 ;
  wire \xsdb_reg_reg[9]_2 ;
  wire \xsdb_reg_reg[9]_3 ;

  LUT6 #(
    .INIT(64'hC1F10131C1F1C1F1)) 
    \slaveRegDo_mux_0[0]_i_1 
       (.I0(\slaveRegDo_mux_0[0]_i_2_n_0 ),
        .I1(\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .I2(\G_1PIPE_IFACE.s_daddr_r_reg[7] ),
        .I3(\xsdb_reg_reg[0]_0 ),
        .I4(\xsdb_reg_reg[0]_1 ),
        .I5(\xsdb_reg_reg[0]_2 ),
        .O(\slaveRegDo_mux_0_reg[0] ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \slaveRegDo_mux_0[0]_i_2 
       (.I0(\slaveRegDo_mux_0[0]_i_6_n_0 ),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[3]),
        .I3(s_daddr_o[4]),
        .I4(\xsdb_reg_reg[0]_3 ),
        .O(\slaveRegDo_mux_0[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \slaveRegDo_mux_0[0]_i_6 
       (.I0(slaveRegDo_84[0]),
        .I1(s_daddr_o[0]),
        .I2(\xsdb_reg_reg[0]_4 ),
        .I3(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hC1F10131C1F1C1F1)) 
    \slaveRegDo_mux_0[10]_i_1 
       (.I0(\slaveRegDo_mux_0[10]_i_2_n_0 ),
        .I1(\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .I2(\G_1PIPE_IFACE.s_daddr_r_reg[7] ),
        .I3(\G_1PIPE_IFACE.s_daddr_r_reg[3]_0 ),
        .I4(\xsdb_reg_reg[10]_0 ),
        .I5(\xsdb_reg_reg[10]_1 ),
        .O(\slaveRegDo_mux_0_reg[10] ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \slaveRegDo_mux_0[10]_i_2 
       (.I0(\slaveRegDo_mux_0[10]_i_6_n_0 ),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[3]),
        .I3(s_daddr_o[4]),
        .I4(\xsdb_reg_reg[10]_2 ),
        .O(\slaveRegDo_mux_0[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \slaveRegDo_mux_0[10]_i_6 
       (.I0(slaveRegDo_84[10]),
        .I1(s_daddr_o[0]),
        .I2(\xsdb_reg_reg[10]_3 ),
        .I3(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hC1F10131C1F1C1F1)) 
    \slaveRegDo_mux_0[11]_i_1 
       (.I0(\slaveRegDo_mux_0[11]_i_2_n_0 ),
        .I1(\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .I2(\G_1PIPE_IFACE.s_daddr_r_reg[7] ),
        .I3(\G_1PIPE_IFACE.s_daddr_r_reg[3]_4 ),
        .I4(\xsdb_reg_reg[11]_0 ),
        .I5(\xsdb_reg_reg[11]_1 ),
        .O(\slaveRegDo_mux_0_reg[11] ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \slaveRegDo_mux_0[11]_i_2 
       (.I0(\slaveRegDo_mux_0[11]_i_6_n_0 ),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[3]),
        .I3(s_daddr_o[4]),
        .I4(\xsdb_reg_reg[11]_2 ),
        .O(\slaveRegDo_mux_0[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \slaveRegDo_mux_0[11]_i_6 
       (.I0(slaveRegDo_84[11]),
        .I1(s_daddr_o[0]),
        .I2(\xsdb_reg_reg[11]_3 ),
        .I3(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hC1F10131C1F1C1F1)) 
    \slaveRegDo_mux_0[12]_i_1 
       (.I0(\slaveRegDo_mux_0[12]_i_2_n_0 ),
        .I1(\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .I2(\G_1PIPE_IFACE.s_daddr_r_reg[7] ),
        .I3(\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .I4(\xsdb_reg_reg[12]_0 ),
        .I5(\xsdb_reg_reg[12]_1 ),
        .O(\slaveRegDo_mux_0_reg[12] ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \slaveRegDo_mux_0[12]_i_2 
       (.I0(\slaveRegDo_mux_0[12]_i_6_n_0 ),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[3]),
        .I3(s_daddr_o[4]),
        .I4(\xsdb_reg_reg[12]_2 ),
        .O(\slaveRegDo_mux_0[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \slaveRegDo_mux_0[12]_i_6 
       (.I0(slaveRegDo_84[12]),
        .I1(s_daddr_o[0]),
        .I2(\xsdb_reg_reg[12]_3 ),
        .I3(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hC1F10131C1F1C1F1)) 
    \slaveRegDo_mux_0[13]_i_1 
       (.I0(\slaveRegDo_mux_0[13]_i_2_n_0 ),
        .I1(\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .I2(\G_1PIPE_IFACE.s_daddr_r_reg[7] ),
        .I3(\G_1PIPE_IFACE.s_daddr_r_reg[3]_3 ),
        .I4(\xsdb_reg_reg[13]_0 ),
        .I5(\xsdb_reg_reg[13]_1 ),
        .O(\slaveRegDo_mux_0_reg[13] ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \slaveRegDo_mux_0[13]_i_2 
       (.I0(\slaveRegDo_mux_0[13]_i_7_n_0 ),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[3]),
        .I3(s_daddr_o[4]),
        .I4(\xsdb_reg_reg[13]_2 ),
        .O(\slaveRegDo_mux_0[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \slaveRegDo_mux_0[13]_i_7 
       (.I0(slaveRegDo_84[13]),
        .I1(s_daddr_o[0]),
        .I2(\xsdb_reg_reg[13]_3 ),
        .I3(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0[13]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \slaveRegDo_mux_0[1]_i_9 
       (.I0(slaveRegDo_84[1]),
        .I1(s_daddr_o[0]),
        .I2(\xsdb_reg_reg[1]_0 ),
        .I3(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0_reg[1] ));
  LUT6 #(
    .INIT(64'hC1F10131C1F1C1F1)) 
    \slaveRegDo_mux_0[2]_i_1 
       (.I0(\slaveRegDo_mux_0[2]_i_2_n_0 ),
        .I1(\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .I2(\G_1PIPE_IFACE.s_daddr_r_reg[7] ),
        .I3(\G_1PIPE_IFACE.s_daddr_r_reg[1]_0 ),
        .I4(\xsdb_reg_reg[2]_0 ),
        .I5(\xsdb_reg_reg[2]_1 ),
        .O(\slaveRegDo_mux_0_reg[2] ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \slaveRegDo_mux_0[2]_i_2 
       (.I0(\slaveRegDo_mux_0[2]_i_6_n_0 ),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[3]),
        .I3(s_daddr_o[4]),
        .I4(\xsdb_reg_reg[2]_2 ),
        .O(\slaveRegDo_mux_0[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \slaveRegDo_mux_0[2]_i_6 
       (.I0(slaveRegDo_84[2]),
        .I1(s_daddr_o[0]),
        .I2(\xsdb_reg_reg[2]_3 ),
        .I3(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hC1F10131C1F1C1F1)) 
    \slaveRegDo_mux_0[3]_i_1 
       (.I0(\slaveRegDo_mux_0[3]_i_2_n_0 ),
        .I1(\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .I2(\G_1PIPE_IFACE.s_daddr_r_reg[7] ),
        .I3(\G_1PIPE_IFACE.s_daddr_r_reg[1] ),
        .I4(\xsdb_reg_reg[3]_0 ),
        .I5(\xsdb_reg_reg[3]_1 ),
        .O(\slaveRegDo_mux_0_reg[3] ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \slaveRegDo_mux_0[3]_i_2 
       (.I0(\slaveRegDo_mux_0[3]_i_6_n_0 ),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[3]),
        .I3(s_daddr_o[4]),
        .I4(\xsdb_reg_reg[3]_2 ),
        .O(\slaveRegDo_mux_0[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \slaveRegDo_mux_0[3]_i_6 
       (.I0(slaveRegDo_84[3]),
        .I1(s_daddr_o[0]),
        .I2(\xsdb_reg_reg[3]_3 ),
        .I3(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hC1F10131C1F1C1F1)) 
    \slaveRegDo_mux_0[4]_i_1 
       (.I0(\slaveRegDo_mux_0[4]_i_2_n_0 ),
        .I1(\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .I2(\G_1PIPE_IFACE.s_daddr_r_reg[7] ),
        .I3(\G_1PIPE_IFACE.s_daddr_r_reg[3]_2 ),
        .I4(\xsdb_reg_reg[4]_0 ),
        .I5(\xsdb_reg_reg[4]_1 ),
        .O(\slaveRegDo_mux_0_reg[4] ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \slaveRegDo_mux_0[4]_i_2 
       (.I0(\slaveRegDo_mux_0[4]_i_6_n_0 ),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[3]),
        .I3(s_daddr_o[4]),
        .I4(\xsdb_reg_reg[4]_2 ),
        .O(\slaveRegDo_mux_0[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \slaveRegDo_mux_0[4]_i_6 
       (.I0(slaveRegDo_84[4]),
        .I1(s_daddr_o[0]),
        .I2(\xsdb_reg_reg[4]_3 ),
        .I3(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hC1F10131C1F1C1F1)) 
    \slaveRegDo_mux_0[5]_i_1 
       (.I0(\slaveRegDo_mux_0[5]_i_2_n_0 ),
        .I1(\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .I2(\G_1PIPE_IFACE.s_daddr_r_reg[7] ),
        .I3(\G_1PIPE_IFACE.s_daddr_r_reg[3]_8 ),
        .I4(\xsdb_reg_reg[5]_0 ),
        .I5(\xsdb_reg_reg[5]_1 ),
        .O(\slaveRegDo_mux_0_reg[5] ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \slaveRegDo_mux_0[5]_i_2 
       (.I0(\slaveRegDo_mux_0[5]_i_6_n_0 ),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[3]),
        .I3(s_daddr_o[4]),
        .I4(\xsdb_reg_reg[5]_2 ),
        .O(\slaveRegDo_mux_0[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \slaveRegDo_mux_0[5]_i_6 
       (.I0(slaveRegDo_84[5]),
        .I1(s_daddr_o[0]),
        .I2(\xsdb_reg_reg[5]_3 ),
        .I3(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hC1F10131C1F1C1F1)) 
    \slaveRegDo_mux_0[6]_i_1 
       (.I0(\slaveRegDo_mux_0[6]_i_2_n_0 ),
        .I1(\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .I2(\G_1PIPE_IFACE.s_daddr_r_reg[7] ),
        .I3(\G_1PIPE_IFACE.s_daddr_r_reg[3]_7 ),
        .I4(\xsdb_reg_reg[6]_0 ),
        .I5(\xsdb_reg_reg[6]_1 ),
        .O(\slaveRegDo_mux_0_reg[6] ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \slaveRegDo_mux_0[6]_i_2 
       (.I0(\slaveRegDo_mux_0[6]_i_6_n_0 ),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[3]),
        .I3(s_daddr_o[4]),
        .I4(\xsdb_reg_reg[6]_2 ),
        .O(\slaveRegDo_mux_0[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \slaveRegDo_mux_0[6]_i_6 
       (.I0(slaveRegDo_84[6]),
        .I1(s_daddr_o[0]),
        .I2(\xsdb_reg_reg[6]_3 ),
        .I3(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hC1F10131C1F1C1F1)) 
    \slaveRegDo_mux_0[7]_i_1 
       (.I0(\slaveRegDo_mux_0[7]_i_2_n_0 ),
        .I1(\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .I2(\G_1PIPE_IFACE.s_daddr_r_reg[7] ),
        .I3(\G_1PIPE_IFACE.s_daddr_r_reg[3]_6 ),
        .I4(\xsdb_reg_reg[7]_0 ),
        .I5(\xsdb_reg_reg[7]_1 ),
        .O(\slaveRegDo_mux_0_reg[7] ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \slaveRegDo_mux_0[7]_i_2 
       (.I0(\slaveRegDo_mux_0[7]_i_6_n_0 ),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[3]),
        .I3(s_daddr_o[4]),
        .I4(\xsdb_reg_reg[7]_2 ),
        .O(\slaveRegDo_mux_0[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \slaveRegDo_mux_0[7]_i_6 
       (.I0(slaveRegDo_84[7]),
        .I1(s_daddr_o[0]),
        .I2(\xsdb_reg_reg[7]_3 ),
        .I3(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hC1F10131C1F1C1F1)) 
    \slaveRegDo_mux_0[8]_i_1 
       (.I0(\slaveRegDo_mux_0[8]_i_2_n_0 ),
        .I1(\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .I2(\G_1PIPE_IFACE.s_daddr_r_reg[7] ),
        .I3(\G_1PIPE_IFACE.s_daddr_r_reg[3]_5 ),
        .I4(\xsdb_reg_reg[8]_0 ),
        .I5(\xsdb_reg_reg[8]_1 ),
        .O(\slaveRegDo_mux_0_reg[8] ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \slaveRegDo_mux_0[8]_i_2 
       (.I0(\slaveRegDo_mux_0[8]_i_6_n_0 ),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[3]),
        .I3(s_daddr_o[4]),
        .I4(\xsdb_reg_reg[8]_2 ),
        .O(\slaveRegDo_mux_0[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \slaveRegDo_mux_0[8]_i_6 
       (.I0(slaveRegDo_84[8]),
        .I1(s_daddr_o[0]),
        .I2(\xsdb_reg_reg[8]_3 ),
        .I3(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hC1F10131C1F1C1F1)) 
    \slaveRegDo_mux_0[9]_i_1 
       (.I0(\slaveRegDo_mux_0[9]_i_2_n_0 ),
        .I1(\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .I2(\G_1PIPE_IFACE.s_daddr_r_reg[7] ),
        .I3(\G_1PIPE_IFACE.s_daddr_r_reg[3]_1 ),
        .I4(\xsdb_reg_reg[9]_0 ),
        .I5(\xsdb_reg_reg[9]_1 ),
        .O(\slaveRegDo_mux_0_reg[9] ));
  LUT5 #(
    .INIT(32'hFFF4FFF7)) 
    \slaveRegDo_mux_0[9]_i_2 
       (.I0(\slaveRegDo_mux_0[9]_i_6_n_0 ),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[3]),
        .I3(s_daddr_o[4]),
        .I4(\xsdb_reg_reg[9]_2 ),
        .O(\slaveRegDo_mux_0[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \slaveRegDo_mux_0[9]_i_6 
       (.I0(slaveRegDo_84[9]),
        .I1(s_daddr_o[0]),
        .I2(\xsdb_reg_reg[9]_3 ),
        .I3(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0[9]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \xsdb_reg[15]_i_1__4 
       (.I0(\G_1PIPE_IFACE.s_dwe_r_reg ),
        .I1(s_daddr_o[1]),
        .I2(s_daddr_o[0]),
        .I3(s_daddr_o[2]),
        .I4(s_daddr_o[3]),
        .O(\xsdb_reg[15]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__4_n_0 ),
        .D(s_di_o[0]),
        .Q(slaveRegDo_84[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[10] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__4_n_0 ),
        .D(s_di_o[10]),
        .Q(slaveRegDo_84[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[11] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__4_n_0 ),
        .D(s_di_o[11]),
        .Q(slaveRegDo_84[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[12] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__4_n_0 ),
        .D(s_di_o[12]),
        .Q(slaveRegDo_84[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[13] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__4_n_0 ),
        .D(s_di_o[13]),
        .Q(slaveRegDo_84[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[14] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__4_n_0 ),
        .D(s_di_o[14]),
        .Q(\slaveRegDo_mux_0_reg[15] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[15] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__4_n_0 ),
        .D(s_di_o[15]),
        .Q(\slaveRegDo_mux_0_reg[15] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__4_n_0 ),
        .D(s_di_o[1]),
        .Q(slaveRegDo_84[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__4_n_0 ),
        .D(s_di_o[2]),
        .Q(slaveRegDo_84[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__4_n_0 ),
        .D(s_di_o[3]),
        .Q(slaveRegDo_84[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__4_n_0 ),
        .D(s_di_o[4]),
        .Q(slaveRegDo_84[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__4_n_0 ),
        .D(s_di_o[5]),
        .Q(slaveRegDo_84[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__4_n_0 ),
        .D(s_di_o[6]),
        .Q(slaveRegDo_84[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__4_n_0 ),
        .D(s_di_o[7]),
        .Q(slaveRegDo_84[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[8] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__4_n_0 ),
        .D(s_di_o[8]),
        .Q(slaveRegDo_84[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[9] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__4_n_0 ),
        .D(s_di_o[9]),
        .Q(slaveRegDo_84[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg_ctl" *) 
module dsi_debug_xsdbs_v1_0_2_reg_ctl_11
   (\slaveRegDo_mux_0_reg[15] ,
    \slaveRegDo_mux_0_reg[14] ,
    \slaveRegDo_mux_0_reg[1] ,
    \slaveRegDo_mux_0_reg[13] ,
    \slaveRegDo_mux_0_reg[12] ,
    \slaveRegDo_mux_0_reg[11] ,
    \slaveRegDo_mux_0_reg[10] ,
    \slaveRegDo_mux_0_reg[9] ,
    \slaveRegDo_mux_0_reg[8] ,
    \slaveRegDo_mux_0_reg[7] ,
    \slaveRegDo_mux_0_reg[6] ,
    \slaveRegDo_mux_0_reg[5] ,
    \slaveRegDo_mux_0_reg[4] ,
    \slaveRegDo_mux_0_reg[3] ,
    \slaveRegDo_mux_0_reg[2] ,
    \slaveRegDo_mux_0_reg[0] ,
    \G_1PIPE_IFACE.s_dwe_r_reg ,
    s_daddr_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[4] ,
    slaveRegDo_84,
    \xsdb_reg_reg[15]_0 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3] ,
    \xsdb_reg_reg[14]_0 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[5] ,
    \xsdb_reg_reg[1]_0 ,
    slaveRegDo_82,
    slaveRegDo_81,
    slaveRegDo_80,
    s_di_o,
    s_dclk_o);
  output \slaveRegDo_mux_0_reg[15] ;
  output \slaveRegDo_mux_0_reg[14] ;
  output \slaveRegDo_mux_0_reg[1] ;
  output \slaveRegDo_mux_0_reg[13] ;
  output \slaveRegDo_mux_0_reg[12] ;
  output \slaveRegDo_mux_0_reg[11] ;
  output \slaveRegDo_mux_0_reg[10] ;
  output \slaveRegDo_mux_0_reg[9] ;
  output \slaveRegDo_mux_0_reg[8] ;
  output \slaveRegDo_mux_0_reg[7] ;
  output \slaveRegDo_mux_0_reg[6] ;
  output \slaveRegDo_mux_0_reg[5] ;
  output \slaveRegDo_mux_0_reg[4] ;
  output \slaveRegDo_mux_0_reg[3] ;
  output \slaveRegDo_mux_0_reg[2] ;
  output \slaveRegDo_mux_0_reg[0] ;
  input \G_1PIPE_IFACE.s_dwe_r_reg ;
  input [6:0]s_daddr_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[4] ;
  input [1:0]slaveRegDo_84;
  input \xsdb_reg_reg[15]_0 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  input \xsdb_reg_reg[14]_0 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  input \xsdb_reg_reg[1]_0 ;
  input [15:0]slaveRegDo_82;
  input [15:0]slaveRegDo_81;
  input [15:0]slaveRegDo_80;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[4] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  wire \G_1PIPE_IFACE.s_dwe_r_reg ;
  wire [6:0]s_daddr_o;
  wire s_dclk_o;
  wire [15:0]s_di_o;
  wire [15:0]slaveRegDo_80;
  wire [15:0]slaveRegDo_81;
  wire [15:0]slaveRegDo_82;
  wire [1:0]slaveRegDo_84;
  wire \slaveRegDo_mux_0[14]_i_2_n_0 ;
  wire \slaveRegDo_mux_0[14]_i_4_n_0 ;
  wire \slaveRegDo_mux_0[15]_i_8_n_0 ;
  wire \slaveRegDo_mux_0[1]_i_8_n_0 ;
  wire \slaveRegDo_mux_0_reg[0] ;
  wire \slaveRegDo_mux_0_reg[10] ;
  wire \slaveRegDo_mux_0_reg[11] ;
  wire \slaveRegDo_mux_0_reg[12] ;
  wire \slaveRegDo_mux_0_reg[13] ;
  wire \slaveRegDo_mux_0_reg[14] ;
  wire \slaveRegDo_mux_0_reg[15] ;
  wire \slaveRegDo_mux_0_reg[1] ;
  wire \slaveRegDo_mux_0_reg[2] ;
  wire \slaveRegDo_mux_0_reg[3] ;
  wire \slaveRegDo_mux_0_reg[4] ;
  wire \slaveRegDo_mux_0_reg[5] ;
  wire \slaveRegDo_mux_0_reg[6] ;
  wire \slaveRegDo_mux_0_reg[7] ;
  wire \slaveRegDo_mux_0_reg[8] ;
  wire \slaveRegDo_mux_0_reg[9] ;
  wire \xsdb_reg[15]_i_1__5_n_0 ;
  wire \xsdb_reg_reg[14]_0 ;
  wire \xsdb_reg_reg[15]_0 ;
  wire \xsdb_reg_reg[1]_0 ;
  wire \xsdb_reg_reg_n_0_[0] ;
  wire \xsdb_reg_reg_n_0_[10] ;
  wire \xsdb_reg_reg_n_0_[11] ;
  wire \xsdb_reg_reg_n_0_[12] ;
  wire \xsdb_reg_reg_n_0_[13] ;
  wire \xsdb_reg_reg_n_0_[14] ;
  wire \xsdb_reg_reg_n_0_[15] ;
  wire \xsdb_reg_reg_n_0_[1] ;
  wire \xsdb_reg_reg_n_0_[2] ;
  wire \xsdb_reg_reg_n_0_[3] ;
  wire \xsdb_reg_reg_n_0_[4] ;
  wire \xsdb_reg_reg_n_0_[5] ;
  wire \xsdb_reg_reg_n_0_[6] ;
  wire \xsdb_reg_reg_n_0_[7] ;
  wire \xsdb_reg_reg_n_0_[8] ;
  wire \xsdb_reg_reg_n_0_[9] ;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slaveRegDo_mux_0[0]_i_7 
       (.I0(\xsdb_reg_reg_n_0_[0] ),
        .I1(slaveRegDo_82[0]),
        .I2(s_daddr_o[1]),
        .I3(slaveRegDo_81[0]),
        .I4(s_daddr_o[0]),
        .I5(slaveRegDo_80[0]),
        .O(\slaveRegDo_mux_0_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slaveRegDo_mux_0[10]_i_7 
       (.I0(\xsdb_reg_reg_n_0_[10] ),
        .I1(slaveRegDo_82[10]),
        .I2(s_daddr_o[1]),
        .I3(slaveRegDo_81[10]),
        .I4(s_daddr_o[0]),
        .I5(slaveRegDo_80[10]),
        .O(\slaveRegDo_mux_0_reg[10] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slaveRegDo_mux_0[11]_i_7 
       (.I0(\xsdb_reg_reg_n_0_[11] ),
        .I1(slaveRegDo_82[11]),
        .I2(s_daddr_o[1]),
        .I3(slaveRegDo_81[11]),
        .I4(s_daddr_o[0]),
        .I5(slaveRegDo_80[11]),
        .O(\slaveRegDo_mux_0_reg[11] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slaveRegDo_mux_0[12]_i_7 
       (.I0(\xsdb_reg_reg_n_0_[12] ),
        .I1(slaveRegDo_82[12]),
        .I2(s_daddr_o[1]),
        .I3(slaveRegDo_81[12]),
        .I4(s_daddr_o[0]),
        .I5(slaveRegDo_80[12]),
        .O(\slaveRegDo_mux_0_reg[12] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slaveRegDo_mux_0[13]_i_8 
       (.I0(\xsdb_reg_reg_n_0_[13] ),
        .I1(slaveRegDo_82[13]),
        .I2(s_daddr_o[1]),
        .I3(slaveRegDo_81[13]),
        .I4(s_daddr_o[0]),
        .I5(slaveRegDo_80[13]),
        .O(\slaveRegDo_mux_0_reg[13] ));
  LUT6 #(
    .INIT(64'h00100000001000FF)) 
    \slaveRegDo_mux_0[14]_i_1 
       (.I0(s_daddr_o[3]),
        .I1(s_daddr_o[4]),
        .I2(\slaveRegDo_mux_0[14]_i_2_n_0 ),
        .I3(s_daddr_o[5]),
        .I4(s_daddr_o[6]),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .O(\slaveRegDo_mux_0_reg[14] ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \slaveRegDo_mux_0[14]_i_2 
       (.I0(\slaveRegDo_mux_0[14]_i_4_n_0 ),
        .I1(\G_1PIPE_IFACE.s_daddr_r_reg[4] ),
        .I2(slaveRegDo_84[0]),
        .I3(s_daddr_o[0]),
        .I4(\xsdb_reg_reg[14]_0 ),
        .I5(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slaveRegDo_mux_0[14]_i_4 
       (.I0(\xsdb_reg_reg_n_0_[14] ),
        .I1(slaveRegDo_82[14]),
        .I2(s_daddr_o[1]),
        .I3(slaveRegDo_81[14]),
        .I4(s_daddr_o[0]),
        .I5(slaveRegDo_80[14]),
        .O(\slaveRegDo_mux_0[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \slaveRegDo_mux_0[15]_i_4 
       (.I0(\slaveRegDo_mux_0[15]_i_8_n_0 ),
        .I1(\G_1PIPE_IFACE.s_daddr_r_reg[4] ),
        .I2(slaveRegDo_84[1]),
        .I3(s_daddr_o[0]),
        .I4(\xsdb_reg_reg[15]_0 ),
        .I5(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0_reg[15] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slaveRegDo_mux_0[15]_i_8 
       (.I0(\xsdb_reg_reg_n_0_[15] ),
        .I1(slaveRegDo_82[15]),
        .I2(s_daddr_o[1]),
        .I3(slaveRegDo_81[15]),
        .I4(s_daddr_o[0]),
        .I5(slaveRegDo_80[15]),
        .O(\slaveRegDo_mux_0[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFAFFFBFFFFFFFB)) 
    \slaveRegDo_mux_0[1]_i_4 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .I1(\slaveRegDo_mux_0[1]_i_8_n_0 ),
        .I2(s_daddr_o[4]),
        .I3(s_daddr_o[3]),
        .I4(s_daddr_o[2]),
        .I5(\xsdb_reg_reg[1]_0 ),
        .O(\slaveRegDo_mux_0_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slaveRegDo_mux_0[1]_i_8 
       (.I0(\xsdb_reg_reg_n_0_[1] ),
        .I1(slaveRegDo_82[1]),
        .I2(s_daddr_o[1]),
        .I3(slaveRegDo_81[1]),
        .I4(s_daddr_o[0]),
        .I5(slaveRegDo_80[1]),
        .O(\slaveRegDo_mux_0[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slaveRegDo_mux_0[2]_i_7 
       (.I0(\xsdb_reg_reg_n_0_[2] ),
        .I1(slaveRegDo_82[2]),
        .I2(s_daddr_o[1]),
        .I3(slaveRegDo_81[2]),
        .I4(s_daddr_o[0]),
        .I5(slaveRegDo_80[2]),
        .O(\slaveRegDo_mux_0_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slaveRegDo_mux_0[3]_i_7 
       (.I0(\xsdb_reg_reg_n_0_[3] ),
        .I1(slaveRegDo_82[3]),
        .I2(s_daddr_o[1]),
        .I3(slaveRegDo_81[3]),
        .I4(s_daddr_o[0]),
        .I5(slaveRegDo_80[3]),
        .O(\slaveRegDo_mux_0_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slaveRegDo_mux_0[4]_i_7 
       (.I0(\xsdb_reg_reg_n_0_[4] ),
        .I1(slaveRegDo_82[4]),
        .I2(s_daddr_o[1]),
        .I3(slaveRegDo_81[4]),
        .I4(s_daddr_o[0]),
        .I5(slaveRegDo_80[4]),
        .O(\slaveRegDo_mux_0_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slaveRegDo_mux_0[5]_i_7 
       (.I0(\xsdb_reg_reg_n_0_[5] ),
        .I1(slaveRegDo_82[5]),
        .I2(s_daddr_o[1]),
        .I3(slaveRegDo_81[5]),
        .I4(s_daddr_o[0]),
        .I5(slaveRegDo_80[5]),
        .O(\slaveRegDo_mux_0_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slaveRegDo_mux_0[6]_i_7 
       (.I0(\xsdb_reg_reg_n_0_[6] ),
        .I1(slaveRegDo_82[6]),
        .I2(s_daddr_o[1]),
        .I3(slaveRegDo_81[6]),
        .I4(s_daddr_o[0]),
        .I5(slaveRegDo_80[6]),
        .O(\slaveRegDo_mux_0_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slaveRegDo_mux_0[7]_i_7 
       (.I0(\xsdb_reg_reg_n_0_[7] ),
        .I1(slaveRegDo_82[7]),
        .I2(s_daddr_o[1]),
        .I3(slaveRegDo_81[7]),
        .I4(s_daddr_o[0]),
        .I5(slaveRegDo_80[7]),
        .O(\slaveRegDo_mux_0_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slaveRegDo_mux_0[8]_i_7 
       (.I0(\xsdb_reg_reg_n_0_[8] ),
        .I1(slaveRegDo_82[8]),
        .I2(s_daddr_o[1]),
        .I3(slaveRegDo_81[8]),
        .I4(s_daddr_o[0]),
        .I5(slaveRegDo_80[8]),
        .O(\slaveRegDo_mux_0_reg[8] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slaveRegDo_mux_0[9]_i_7 
       (.I0(\xsdb_reg_reg_n_0_[9] ),
        .I1(slaveRegDo_82[9]),
        .I2(s_daddr_o[1]),
        .I3(slaveRegDo_81[9]),
        .I4(s_daddr_o[0]),
        .I5(slaveRegDo_80[9]),
        .O(\slaveRegDo_mux_0_reg[9] ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \xsdb_reg[15]_i_1__5 
       (.I0(\G_1PIPE_IFACE.s_dwe_r_reg ),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[3]),
        .I3(s_daddr_o[1]),
        .I4(s_daddr_o[0]),
        .O(\xsdb_reg[15]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__5_n_0 ),
        .D(s_di_o[0]),
        .Q(\xsdb_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[10] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__5_n_0 ),
        .D(s_di_o[10]),
        .Q(\xsdb_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[11] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__5_n_0 ),
        .D(s_di_o[11]),
        .Q(\xsdb_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[12] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__5_n_0 ),
        .D(s_di_o[12]),
        .Q(\xsdb_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[13] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__5_n_0 ),
        .D(s_di_o[13]),
        .Q(\xsdb_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[14] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__5_n_0 ),
        .D(s_di_o[14]),
        .Q(\xsdb_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[15] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__5_n_0 ),
        .D(s_di_o[15]),
        .Q(\xsdb_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__5_n_0 ),
        .D(s_di_o[1]),
        .Q(\xsdb_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__5_n_0 ),
        .D(s_di_o[2]),
        .Q(\xsdb_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__5_n_0 ),
        .D(s_di_o[3]),
        .Q(\xsdb_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__5_n_0 ),
        .D(s_di_o[4]),
        .Q(\xsdb_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__5_n_0 ),
        .D(s_di_o[5]),
        .Q(\xsdb_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__5_n_0 ),
        .D(s_di_o[6]),
        .Q(\xsdb_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__5_n_0 ),
        .D(s_di_o[7]),
        .Q(\xsdb_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[8] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__5_n_0 ),
        .D(s_di_o[8]),
        .Q(\xsdb_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[9] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__5_n_0 ),
        .D(s_di_o[9]),
        .Q(\xsdb_reg_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg_ctl" *) 
module dsi_debug_xsdbs_v1_0_2_reg_ctl_12
   (slaveRegDo_81,
    \G_1PIPE_IFACE.s_dwe_r_reg ,
    s_daddr_o,
    s_di_o,
    s_dclk_o);
  output [15:0]slaveRegDo_81;
  input \G_1PIPE_IFACE.s_dwe_r_reg ;
  input [3:0]s_daddr_o;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire \G_1PIPE_IFACE.s_dwe_r_reg ;
  wire [3:0]s_daddr_o;
  wire s_dclk_o;
  wire [15:0]s_di_o;
  wire [15:0]slaveRegDo_81;
  wire \xsdb_reg[15]_i_1__6_n_0 ;

  LUT5 #(
    .INIT(32'h00020000)) 
    \xsdb_reg[15]_i_1__6 
       (.I0(\G_1PIPE_IFACE.s_dwe_r_reg ),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[3]),
        .I3(s_daddr_o[1]),
        .I4(s_daddr_o[0]),
        .O(\xsdb_reg[15]_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__6_n_0 ),
        .D(s_di_o[0]),
        .Q(slaveRegDo_81[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[10] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__6_n_0 ),
        .D(s_di_o[10]),
        .Q(slaveRegDo_81[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[11] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__6_n_0 ),
        .D(s_di_o[11]),
        .Q(slaveRegDo_81[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[12] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__6_n_0 ),
        .D(s_di_o[12]),
        .Q(slaveRegDo_81[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[13] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__6_n_0 ),
        .D(s_di_o[13]),
        .Q(slaveRegDo_81[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[14] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__6_n_0 ),
        .D(s_di_o[14]),
        .Q(slaveRegDo_81[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[15] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__6_n_0 ),
        .D(s_di_o[15]),
        .Q(slaveRegDo_81[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__6_n_0 ),
        .D(s_di_o[1]),
        .Q(slaveRegDo_81[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__6_n_0 ),
        .D(s_di_o[2]),
        .Q(slaveRegDo_81[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__6_n_0 ),
        .D(s_di_o[3]),
        .Q(slaveRegDo_81[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__6_n_0 ),
        .D(s_di_o[4]),
        .Q(slaveRegDo_81[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__6_n_0 ),
        .D(s_di_o[5]),
        .Q(slaveRegDo_81[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__6_n_0 ),
        .D(s_di_o[6]),
        .Q(slaveRegDo_81[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__6_n_0 ),
        .D(s_di_o[7]),
        .Q(slaveRegDo_81[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[8] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__6_n_0 ),
        .D(s_di_o[8]),
        .Q(slaveRegDo_81[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[9] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__6_n_0 ),
        .D(s_di_o[9]),
        .Q(slaveRegDo_81[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg_ctl" *) 
module dsi_debug_xsdbs_v1_0_2_reg_ctl_14
   (\slaveRegDo_mux_0_reg[3] ,
    \slaveRegDo_mux_0_reg[2] ,
    \slaveRegDo_mux_0_reg[1] ,
    \slaveRegDo_mux_0_reg[14] ,
    \slaveRegDo_mux_0_reg[15] ,
    \slaveRegDo_mux_0_reg[0] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[4] ,
    s_daddr_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[2] ,
    \xsdb_reg_reg[3]_0 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[1] ,
    \xsdb_reg_reg[2]_0 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[1]_0 ,
    halt_ctrl,
    \xsdb_reg_reg[14]_0 ,
    s_di_o,
    s_dclk_o);
  output \slaveRegDo_mux_0_reg[3] ;
  output \slaveRegDo_mux_0_reg[2] ;
  output \slaveRegDo_mux_0_reg[1] ;
  output \slaveRegDo_mux_0_reg[14] ;
  output [10:0]\slaveRegDo_mux_0_reg[15] ;
  output \slaveRegDo_mux_0_reg[0] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[4] ;
  input [3:0]s_daddr_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[2] ;
  input \xsdb_reg_reg[3]_0 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[1] ;
  input \xsdb_reg_reg[2]_0 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[1]_0 ;
  input halt_ctrl;
  input \xsdb_reg_reg[14]_0 ;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire \G_1PIPE_IFACE.s_daddr_r_reg[1] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[1]_0 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[2] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[4] ;
  wire halt_ctrl;
  wire [3:0]s_daddr_o;
  wire s_dclk_o;
  wire [15:0]s_di_o;
  wire [14:3]slaveRegDo_6;
  wire \slaveRegDo_mux_0_reg[0] ;
  wire \slaveRegDo_mux_0_reg[14] ;
  wire [10:0]\slaveRegDo_mux_0_reg[15] ;
  wire \slaveRegDo_mux_0_reg[1] ;
  wire \slaveRegDo_mux_0_reg[2] ;
  wire \slaveRegDo_mux_0_reg[3] ;
  wire \xsdb_reg[15]_i_1__0_n_0 ;
  wire \xsdb_reg_reg[14]_0 ;
  wire \xsdb_reg_reg[2]_0 ;
  wire \xsdb_reg_reg[3]_0 ;
  wire \xsdb_reg_reg_n_0_[1] ;
  wire \xsdb_reg_reg_n_0_[2] ;

  LUT6 #(
    .INIT(64'hFFFFFFFF57F7AFAF)) 
    \slaveRegDo_mux_0[14]_i_7 
       (.I0(s_daddr_o[1]),
        .I1(slaveRegDo_6[14]),
        .I2(s_daddr_o[0]),
        .I3(\xsdb_reg_reg[14]_0 ),
        .I4(s_daddr_o[2]),
        .I5(s_daddr_o[3]),
        .O(\slaveRegDo_mux_0_reg[14] ));
  LUT6 #(
    .INIT(64'h2020210100002101)) 
    \slaveRegDo_mux_0[1]_i_12 
       (.I0(s_daddr_o[2]),
        .I1(s_daddr_o[3]),
        .I2(s_daddr_o[1]),
        .I3(\xsdb_reg_reg_n_0_[1] ),
        .I4(s_daddr_o[0]),
        .I5(halt_ctrl),
        .O(\slaveRegDo_mux_0_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000777FFF7F)) 
    \slaveRegDo_mux_0[2]_i_3 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[2] ),
        .I1(s_daddr_o[1]),
        .I2(\xsdb_reg_reg_n_0_[2] ),
        .I3(s_daddr_o[0]),
        .I4(\xsdb_reg_reg[2]_0 ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[1]_0 ),
        .O(\slaveRegDo_mux_0_reg[2] ));
  LUT6 #(
    .INIT(64'h00000000777FFF7F)) 
    \slaveRegDo_mux_0[3]_i_3 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[2] ),
        .I1(s_daddr_o[1]),
        .I2(slaveRegDo_6[3]),
        .I3(s_daddr_o[0]),
        .I4(\xsdb_reg_reg[3]_0 ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[1] ),
        .O(\slaveRegDo_mux_0_reg[3] ));
  LUT3 #(
    .INIT(8'h08)) 
    \xsdb_reg[15]_i_1__0 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[4] ),
        .I1(s_daddr_o[1]),
        .I2(s_daddr_o[0]),
        .O(\xsdb_reg[15]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__0_n_0 ),
        .D(s_di_o[0]),
        .Q(\slaveRegDo_mux_0_reg[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[10] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__0_n_0 ),
        .D(s_di_o[10]),
        .Q(\slaveRegDo_mux_0_reg[15] [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[11] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__0_n_0 ),
        .D(s_di_o[11]),
        .Q(\slaveRegDo_mux_0_reg[15] [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[12] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__0_n_0 ),
        .D(s_di_o[12]),
        .Q(\slaveRegDo_mux_0_reg[15] [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[13] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__0_n_0 ),
        .D(s_di_o[13]),
        .Q(\slaveRegDo_mux_0_reg[15] [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[14] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__0_n_0 ),
        .D(s_di_o[14]),
        .Q(slaveRegDo_6[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[15] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__0_n_0 ),
        .D(s_di_o[15]),
        .Q(\slaveRegDo_mux_0_reg[15] [10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__0_n_0 ),
        .D(s_di_o[1]),
        .Q(\xsdb_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__0_n_0 ),
        .D(s_di_o[2]),
        .Q(\xsdb_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__0_n_0 ),
        .D(s_di_o[3]),
        .Q(slaveRegDo_6[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__0_n_0 ),
        .D(s_di_o[4]),
        .Q(\slaveRegDo_mux_0_reg[15] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__0_n_0 ),
        .D(s_di_o[5]),
        .Q(\slaveRegDo_mux_0_reg[15] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__0_n_0 ),
        .D(s_di_o[6]),
        .Q(\slaveRegDo_mux_0_reg[15] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__0_n_0 ),
        .D(s_di_o[7]),
        .Q(\slaveRegDo_mux_0_reg[15] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[8] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__0_n_0 ),
        .D(s_di_o[8]),
        .Q(\slaveRegDo_mux_0_reg[15] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[9] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__0_n_0 ),
        .D(s_di_o[9]),
        .Q(\slaveRegDo_mux_0_reg[15] [5]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg_ctl" *) 
module dsi_debug_xsdbs_v1_0_2_reg_ctl_15
   (\slaveRegDo_mux_0_reg[15] ,
    \slaveRegDo_mux_0_reg[14] ,
    \slaveRegDo_mux_0_reg[13] ,
    \slaveRegDo_mux_0_reg[12] ,
    \slaveRegDo_mux_0_reg[11] ,
    \slaveRegDo_mux_0_reg[10] ,
    \slaveRegDo_mux_0_reg[9] ,
    \slaveRegDo_mux_0_reg[8] ,
    \slaveRegDo_mux_0_reg[7] ,
    \slaveRegDo_mux_0_reg[6] ,
    \slaveRegDo_mux_0_reg[5] ,
    \slaveRegDo_mux_0_reg[4] ,
    \slaveRegDo_mux_0_reg[3] ,
    \slaveRegDo_mux_0_reg[2] ,
    \slaveRegDo_mux_0_reg[1] ,
    \slaveRegDo_mux_0_reg[0] ,
    s_daddr_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[5] ,
    s_di_o,
    s_dclk_o);
  output \slaveRegDo_mux_0_reg[15] ;
  output \slaveRegDo_mux_0_reg[14] ;
  output \slaveRegDo_mux_0_reg[13] ;
  output \slaveRegDo_mux_0_reg[12] ;
  output \slaveRegDo_mux_0_reg[11] ;
  output \slaveRegDo_mux_0_reg[10] ;
  output \slaveRegDo_mux_0_reg[9] ;
  output \slaveRegDo_mux_0_reg[8] ;
  output \slaveRegDo_mux_0_reg[7] ;
  output \slaveRegDo_mux_0_reg[6] ;
  output \slaveRegDo_mux_0_reg[5] ;
  output \slaveRegDo_mux_0_reg[4] ;
  output \slaveRegDo_mux_0_reg[3] ;
  output \slaveRegDo_mux_0_reg[2] ;
  output \slaveRegDo_mux_0_reg[1] ;
  output \slaveRegDo_mux_0_reg[0] ;
  input [3:0]s_daddr_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  wire [3:0]s_daddr_o;
  wire s_dclk_o;
  wire [15:0]s_di_o;
  wire \slaveRegDo_mux_0_reg[0] ;
  wire \slaveRegDo_mux_0_reg[10] ;
  wire \slaveRegDo_mux_0_reg[11] ;
  wire \slaveRegDo_mux_0_reg[12] ;
  wire \slaveRegDo_mux_0_reg[13] ;
  wire \slaveRegDo_mux_0_reg[14] ;
  wire \slaveRegDo_mux_0_reg[15] ;
  wire \slaveRegDo_mux_0_reg[1] ;
  wire \slaveRegDo_mux_0_reg[2] ;
  wire \slaveRegDo_mux_0_reg[3] ;
  wire \slaveRegDo_mux_0_reg[4] ;
  wire \slaveRegDo_mux_0_reg[5] ;
  wire \slaveRegDo_mux_0_reg[6] ;
  wire \slaveRegDo_mux_0_reg[7] ;
  wire \slaveRegDo_mux_0_reg[8] ;
  wire \slaveRegDo_mux_0_reg[9] ;
  wire \xsdb_reg[15]_i_1__11_n_0 ;

  LUT5 #(
    .INIT(32'h00000020)) 
    \xsdb_reg[15]_i_1__11 
       (.I0(s_daddr_o[0]),
        .I1(s_daddr_o[1]),
        .I2(s_daddr_o[3]),
        .I3(s_daddr_o[2]),
        .I4(\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .O(\xsdb_reg[15]_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__11_n_0 ),
        .D(s_di_o[0]),
        .Q(\slaveRegDo_mux_0_reg[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[10] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__11_n_0 ),
        .D(s_di_o[10]),
        .Q(\slaveRegDo_mux_0_reg[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[11] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__11_n_0 ),
        .D(s_di_o[11]),
        .Q(\slaveRegDo_mux_0_reg[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[12] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__11_n_0 ),
        .D(s_di_o[12]),
        .Q(\slaveRegDo_mux_0_reg[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[13] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__11_n_0 ),
        .D(s_di_o[13]),
        .Q(\slaveRegDo_mux_0_reg[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[14] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__11_n_0 ),
        .D(s_di_o[14]),
        .Q(\slaveRegDo_mux_0_reg[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[15] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__11_n_0 ),
        .D(s_di_o[15]),
        .Q(\slaveRegDo_mux_0_reg[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__11_n_0 ),
        .D(s_di_o[1]),
        .Q(\slaveRegDo_mux_0_reg[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__11_n_0 ),
        .D(s_di_o[2]),
        .Q(\slaveRegDo_mux_0_reg[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__11_n_0 ),
        .D(s_di_o[3]),
        .Q(\slaveRegDo_mux_0_reg[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__11_n_0 ),
        .D(s_di_o[4]),
        .Q(\slaveRegDo_mux_0_reg[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__11_n_0 ),
        .D(s_di_o[5]),
        .Q(\slaveRegDo_mux_0_reg[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__11_n_0 ),
        .D(s_di_o[6]),
        .Q(\slaveRegDo_mux_0_reg[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__11_n_0 ),
        .D(s_di_o[7]),
        .Q(\slaveRegDo_mux_0_reg[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[8] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__11_n_0 ),
        .D(s_di_o[8]),
        .Q(\slaveRegDo_mux_0_reg[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[9] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__11_n_0 ),
        .D(s_di_o[9]),
        .Q(\slaveRegDo_mux_0_reg[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg_ctl" *) 
module dsi_debug_xsdbs_v1_0_2_reg_ctl_16
   (\slaveRegDo_mux_0_reg[13] ,
    \slaveRegDo_mux_0_reg[12] ,
    \slaveRegDo_mux_0_reg[11] ,
    \slaveRegDo_mux_0_reg[8] ,
    \slaveRegDo_mux_0_reg[7] ,
    \slaveRegDo_mux_0_reg[6] ,
    \slaveRegDo_mux_0_reg[5] ,
    \slaveRegDo_mux_0_reg[3] ,
    \slaveRegDo_mux_0_reg[0] ,
    \slaveRegDo_mux_0_reg[2] ,
    \slaveRegDo_mux_0_reg[4] ,
    \slaveRegDo_mux_0_reg[9] ,
    \slaveRegDo_mux_0_reg[10] ,
    \slaveRegDo_mux_0_reg[15] ,
    \slaveRegDo_mux_0_reg[14] ,
    \slaveRegDo_mux_0_reg[1] ,
    s_daddr_o,
    \xsdb_reg_reg[13]_0 ,
    \xsdb_reg_reg[13]_1 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3] ,
    \xsdb_reg_reg[12]_0 ,
    \xsdb_reg_reg[12]_1 ,
    \xsdb_reg_reg[11]_0 ,
    \xsdb_reg_reg[11]_1 ,
    \xsdb_reg_reg[8]_0 ,
    \xsdb_reg_reg[8]_1 ,
    \xsdb_reg_reg[7]_0 ,
    \xsdb_reg_reg[7]_1 ,
    \xsdb_reg_reg[6]_0 ,
    \xsdb_reg_reg[6]_1 ,
    \xsdb_reg_reg[5]_0 ,
    \xsdb_reg_reg[5]_1 ,
    \xsdb_reg_reg[3]_0 ,
    en_adv_trigger,
    \xsdb_reg_reg[0]_0 ,
    \xsdb_reg_reg[0]_1 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[5] ,
    \xsdb_reg_reg[2]_0 ,
    capture_qual_ctrl,
    \xsdb_reg_reg[4]_0 ,
    \xsdb_reg_reg[4]_1 ,
    \xsdb_reg_reg[9]_0 ,
    \xsdb_reg_reg[9]_1 ,
    \xsdb_reg_reg[10]_0 ,
    \xsdb_reg_reg[10]_1 ,
    s_di_o,
    s_dclk_o);
  output \slaveRegDo_mux_0_reg[13] ;
  output \slaveRegDo_mux_0_reg[12] ;
  output \slaveRegDo_mux_0_reg[11] ;
  output \slaveRegDo_mux_0_reg[8] ;
  output \slaveRegDo_mux_0_reg[7] ;
  output \slaveRegDo_mux_0_reg[6] ;
  output \slaveRegDo_mux_0_reg[5] ;
  output \slaveRegDo_mux_0_reg[3] ;
  output \slaveRegDo_mux_0_reg[0] ;
  output \slaveRegDo_mux_0_reg[2] ;
  output \slaveRegDo_mux_0_reg[4] ;
  output \slaveRegDo_mux_0_reg[9] ;
  output \slaveRegDo_mux_0_reg[10] ;
  output \slaveRegDo_mux_0_reg[15] ;
  output \slaveRegDo_mux_0_reg[14] ;
  output \slaveRegDo_mux_0_reg[1] ;
  input [3:0]s_daddr_o;
  input \xsdb_reg_reg[13]_0 ;
  input \xsdb_reg_reg[13]_1 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  input \xsdb_reg_reg[12]_0 ;
  input \xsdb_reg_reg[12]_1 ;
  input \xsdb_reg_reg[11]_0 ;
  input \xsdb_reg_reg[11]_1 ;
  input \xsdb_reg_reg[8]_0 ;
  input \xsdb_reg_reg[8]_1 ;
  input \xsdb_reg_reg[7]_0 ;
  input \xsdb_reg_reg[7]_1 ;
  input \xsdb_reg_reg[6]_0 ;
  input \xsdb_reg_reg[6]_1 ;
  input \xsdb_reg_reg[5]_0 ;
  input \xsdb_reg_reg[5]_1 ;
  input \xsdb_reg_reg[3]_0 ;
  input en_adv_trigger;
  input \xsdb_reg_reg[0]_0 ;
  input \xsdb_reg_reg[0]_1 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  input \xsdb_reg_reg[2]_0 ;
  input [0:0]capture_qual_ctrl;
  input \xsdb_reg_reg[4]_0 ;
  input \xsdb_reg_reg[4]_1 ;
  input \xsdb_reg_reg[9]_0 ;
  input \xsdb_reg_reg[9]_1 ;
  input \xsdb_reg_reg[10]_0 ;
  input \xsdb_reg_reg[10]_1 ;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  wire [0:0]capture_qual_ctrl;
  wire en_adv_trigger;
  wire [3:0]s_daddr_o;
  wire s_dclk_o;
  wire [15:0]s_di_o;
  wire \slaveRegDo_mux_0_reg[0] ;
  wire \slaveRegDo_mux_0_reg[10] ;
  wire \slaveRegDo_mux_0_reg[11] ;
  wire \slaveRegDo_mux_0_reg[12] ;
  wire \slaveRegDo_mux_0_reg[13] ;
  wire \slaveRegDo_mux_0_reg[14] ;
  wire \slaveRegDo_mux_0_reg[15] ;
  wire \slaveRegDo_mux_0_reg[1] ;
  wire \slaveRegDo_mux_0_reg[2] ;
  wire \slaveRegDo_mux_0_reg[3] ;
  wire \slaveRegDo_mux_0_reg[4] ;
  wire \slaveRegDo_mux_0_reg[5] ;
  wire \slaveRegDo_mux_0_reg[6] ;
  wire \slaveRegDo_mux_0_reg[7] ;
  wire \slaveRegDo_mux_0_reg[8] ;
  wire \slaveRegDo_mux_0_reg[9] ;
  wire \xsdb_reg[15]_i_1__1_n_0 ;
  wire \xsdb_reg_reg[0]_0 ;
  wire \xsdb_reg_reg[0]_1 ;
  wire \xsdb_reg_reg[10]_0 ;
  wire \xsdb_reg_reg[10]_1 ;
  wire \xsdb_reg_reg[11]_0 ;
  wire \xsdb_reg_reg[11]_1 ;
  wire \xsdb_reg_reg[12]_0 ;
  wire \xsdb_reg_reg[12]_1 ;
  wire \xsdb_reg_reg[13]_0 ;
  wire \xsdb_reg_reg[13]_1 ;
  wire \xsdb_reg_reg[2]_0 ;
  wire \xsdb_reg_reg[3]_0 ;
  wire \xsdb_reg_reg[4]_0 ;
  wire \xsdb_reg_reg[4]_1 ;
  wire \xsdb_reg_reg[5]_0 ;
  wire \xsdb_reg_reg[5]_1 ;
  wire \xsdb_reg_reg[6]_0 ;
  wire \xsdb_reg_reg[6]_1 ;
  wire \xsdb_reg_reg[7]_0 ;
  wire \xsdb_reg_reg[7]_1 ;
  wire \xsdb_reg_reg[8]_0 ;
  wire \xsdb_reg_reg[8]_1 ;
  wire \xsdb_reg_reg[9]_0 ;
  wire \xsdb_reg_reg[9]_1 ;
  wire \xsdb_reg_reg_n_0_[0] ;
  wire \xsdb_reg_reg_n_0_[10] ;
  wire \xsdb_reg_reg_n_0_[11] ;
  wire \xsdb_reg_reg_n_0_[12] ;
  wire \xsdb_reg_reg_n_0_[13] ;
  wire \xsdb_reg_reg_n_0_[2] ;
  wire \xsdb_reg_reg_n_0_[3] ;
  wire \xsdb_reg_reg_n_0_[4] ;
  wire \xsdb_reg_reg_n_0_[5] ;
  wire \xsdb_reg_reg_n_0_[6] ;
  wire \xsdb_reg_reg_n_0_[7] ;
  wire \xsdb_reg_reg_n_0_[8] ;
  wire \xsdb_reg_reg_n_0_[9] ;

  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    \slaveRegDo_mux_0[0]_i_5 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .I1(\xsdb_reg_reg_n_0_[0] ),
        .I2(s_daddr_o[0]),
        .I3(\xsdb_reg_reg[0]_0 ),
        .I4(s_daddr_o[1]),
        .I5(\xsdb_reg_reg[0]_1 ),
        .O(\slaveRegDo_mux_0_reg[0] ));
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    \slaveRegDo_mux_0[10]_i_5 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .I1(\xsdb_reg_reg_n_0_[10] ),
        .I2(s_daddr_o[0]),
        .I3(\xsdb_reg_reg[10]_0 ),
        .I4(s_daddr_o[1]),
        .I5(\xsdb_reg_reg[10]_1 ),
        .O(\slaveRegDo_mux_0_reg[10] ));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \slaveRegDo_mux_0[11]_i_4 
       (.I0(\xsdb_reg_reg_n_0_[11] ),
        .I1(s_daddr_o[0]),
        .I2(\xsdb_reg_reg[11]_0 ),
        .I3(s_daddr_o[1]),
        .I4(\xsdb_reg_reg[11]_1 ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .O(\slaveRegDo_mux_0_reg[11] ));
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    \slaveRegDo_mux_0[12]_i_5 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .I1(\xsdb_reg_reg_n_0_[12] ),
        .I2(s_daddr_o[0]),
        .I3(\xsdb_reg_reg[12]_0 ),
        .I4(s_daddr_o[1]),
        .I5(\xsdb_reg_reg[12]_1 ),
        .O(\slaveRegDo_mux_0_reg[12] ));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \slaveRegDo_mux_0[13]_i_5 
       (.I0(\xsdb_reg_reg_n_0_[13] ),
        .I1(s_daddr_o[0]),
        .I2(\xsdb_reg_reg[13]_0 ),
        .I3(s_daddr_o[1]),
        .I4(\xsdb_reg_reg[13]_1 ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .O(\slaveRegDo_mux_0_reg[13] ));
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    \slaveRegDo_mux_0[2]_i_5 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .I1(\xsdb_reg_reg_n_0_[2] ),
        .I2(s_daddr_o[0]),
        .I3(\xsdb_reg_reg[2]_0 ),
        .I4(s_daddr_o[1]),
        .I5(capture_qual_ctrl),
        .O(\slaveRegDo_mux_0_reg[2] ));
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    \slaveRegDo_mux_0[3]_i_5 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .I1(\xsdb_reg_reg_n_0_[3] ),
        .I2(s_daddr_o[0]),
        .I3(\xsdb_reg_reg[3]_0 ),
        .I4(s_daddr_o[1]),
        .I5(en_adv_trigger),
        .O(\slaveRegDo_mux_0_reg[3] ));
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    \slaveRegDo_mux_0[4]_i_5 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .I1(\xsdb_reg_reg_n_0_[4] ),
        .I2(s_daddr_o[0]),
        .I3(\xsdb_reg_reg[4]_0 ),
        .I4(s_daddr_o[1]),
        .I5(\xsdb_reg_reg[4]_1 ),
        .O(\slaveRegDo_mux_0_reg[4] ));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \slaveRegDo_mux_0[5]_i_4 
       (.I0(\xsdb_reg_reg_n_0_[5] ),
        .I1(s_daddr_o[0]),
        .I2(\xsdb_reg_reg[5]_0 ),
        .I3(s_daddr_o[1]),
        .I4(\xsdb_reg_reg[5]_1 ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .O(\slaveRegDo_mux_0_reg[5] ));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \slaveRegDo_mux_0[6]_i_4 
       (.I0(\xsdb_reg_reg_n_0_[6] ),
        .I1(s_daddr_o[0]),
        .I2(\xsdb_reg_reg[6]_0 ),
        .I3(s_daddr_o[1]),
        .I4(\xsdb_reg_reg[6]_1 ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .O(\slaveRegDo_mux_0_reg[6] ));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \slaveRegDo_mux_0[7]_i_4 
       (.I0(\xsdb_reg_reg_n_0_[7] ),
        .I1(s_daddr_o[0]),
        .I2(\xsdb_reg_reg[7]_0 ),
        .I3(s_daddr_o[1]),
        .I4(\xsdb_reg_reg[7]_1 ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .O(\slaveRegDo_mux_0_reg[7] ));
  LUT6 #(
    .INIT(64'h33E200E200000000)) 
    \slaveRegDo_mux_0[8]_i_4 
       (.I0(\xsdb_reg_reg_n_0_[8] ),
        .I1(s_daddr_o[0]),
        .I2(\xsdb_reg_reg[8]_0 ),
        .I3(s_daddr_o[1]),
        .I4(\xsdb_reg_reg[8]_1 ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .O(\slaveRegDo_mux_0_reg[8] ));
  LUT6 #(
    .INIT(64'hF5F557F7FFFF57F7)) 
    \slaveRegDo_mux_0[9]_i_5 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .I1(\xsdb_reg_reg_n_0_[9] ),
        .I2(s_daddr_o[0]),
        .I3(\xsdb_reg_reg[9]_0 ),
        .I4(s_daddr_o[1]),
        .I5(\xsdb_reg_reg[9]_1 ),
        .O(\slaveRegDo_mux_0_reg[9] ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \xsdb_reg[15]_i_1__1 
       (.I0(s_daddr_o[0]),
        .I1(s_daddr_o[1]),
        .I2(s_daddr_o[3]),
        .I3(s_daddr_o[2]),
        .I4(\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .O(\xsdb_reg[15]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__1_n_0 ),
        .D(s_di_o[0]),
        .Q(\xsdb_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[10] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__1_n_0 ),
        .D(s_di_o[10]),
        .Q(\xsdb_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[11] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__1_n_0 ),
        .D(s_di_o[11]),
        .Q(\xsdb_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[12] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__1_n_0 ),
        .D(s_di_o[12]),
        .Q(\xsdb_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[13] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__1_n_0 ),
        .D(s_di_o[13]),
        .Q(\xsdb_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[14] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__1_n_0 ),
        .D(s_di_o[14]),
        .Q(\slaveRegDo_mux_0_reg[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[15] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__1_n_0 ),
        .D(s_di_o[15]),
        .Q(\slaveRegDo_mux_0_reg[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__1_n_0 ),
        .D(s_di_o[1]),
        .Q(\slaveRegDo_mux_0_reg[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__1_n_0 ),
        .D(s_di_o[2]),
        .Q(\xsdb_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__1_n_0 ),
        .D(s_di_o[3]),
        .Q(\xsdb_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__1_n_0 ),
        .D(s_di_o[4]),
        .Q(\xsdb_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__1_n_0 ),
        .D(s_di_o[5]),
        .Q(\xsdb_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__1_n_0 ),
        .D(s_di_o[6]),
        .Q(\xsdb_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__1_n_0 ),
        .D(s_di_o[7]),
        .Q(\xsdb_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[8] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__1_n_0 ),
        .D(s_di_o[8]),
        .Q(\xsdb_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[9] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__1_n_0 ),
        .D(s_di_o[9]),
        .Q(\xsdb_reg_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg_ctl" *) 
module dsi_debug_xsdbs_v1_0_2_reg_ctl_17
   (\xsdb_reg_reg[0]_0 ,
    \slaveRegDo_mux_0_reg[15] ,
    \slaveRegDo_mux_0_reg[14] ,
    \slaveRegDo_mux_0_reg[1] ,
    \slaveRegDo_mux_0_reg[13] ,
    \slaveRegDo_mux_0_reg[12] ,
    \slaveRegDo_mux_0_reg[11] ,
    \slaveRegDo_mux_0_reg[10] ,
    \slaveRegDo_mux_0_reg[9] ,
    \slaveRegDo_mux_0_reg[8] ,
    \slaveRegDo_mux_0_reg[7] ,
    \slaveRegDo_mux_0_reg[6] ,
    \slaveRegDo_mux_0_reg[5] ,
    \slaveRegDo_mux_0_reg[4] ,
    \slaveRegDo_mux_0_reg[3] ,
    \slaveRegDo_mux_0_reg[2] ,
    \slaveRegDo_mux_0_reg[0] ,
    s_daddr_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[9] ,
    s_dwe_o,
    s_den_o,
    \xsdb_reg_reg[15]_0 ,
    \xsdb_reg_reg[15]_1 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[5] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3] ,
    \xsdb_reg_reg[14]_0 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[1] ,
    \xsdb_reg_reg[15]_2 ,
    \xsdb_reg_reg[15]_3 ,
    \xsdb_reg_reg[14]_1 ,
    \xsdb_reg_reg[14]_2 ,
    read_reset_addr,
    \xsdb_reg_reg[1]_0 ,
    s_di_o,
    s_dclk_o);
  output \xsdb_reg_reg[0]_0 ;
  output \slaveRegDo_mux_0_reg[15] ;
  output \slaveRegDo_mux_0_reg[14] ;
  output \slaveRegDo_mux_0_reg[1] ;
  output \slaveRegDo_mux_0_reg[13] ;
  output \slaveRegDo_mux_0_reg[12] ;
  output \slaveRegDo_mux_0_reg[11] ;
  output \slaveRegDo_mux_0_reg[10] ;
  output \slaveRegDo_mux_0_reg[9] ;
  output \slaveRegDo_mux_0_reg[8] ;
  output \slaveRegDo_mux_0_reg[7] ;
  output \slaveRegDo_mux_0_reg[6] ;
  output \slaveRegDo_mux_0_reg[5] ;
  output \slaveRegDo_mux_0_reg[4] ;
  output \slaveRegDo_mux_0_reg[3] ;
  output \slaveRegDo_mux_0_reg[2] ;
  output \slaveRegDo_mux_0_reg[0] ;
  input [7:0]s_daddr_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[9] ;
  input s_dwe_o;
  input s_den_o;
  input \xsdb_reg_reg[15]_0 ;
  input \xsdb_reg_reg[15]_1 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  input \xsdb_reg_reg[14]_0 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[1] ;
  input \xsdb_reg_reg[15]_2 ;
  input \xsdb_reg_reg[15]_3 ;
  input \xsdb_reg_reg[14]_1 ;
  input \xsdb_reg_reg[14]_2 ;
  input [0:0]read_reset_addr;
  input \xsdb_reg_reg[1]_0 ;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire \G_1PIPE_IFACE.s_daddr_r_reg[1] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[9] ;
  wire [0:0]read_reset_addr;
  wire [7:0]s_daddr_o;
  wire s_dclk_o;
  wire s_den_o;
  wire [15:0]s_di_o;
  wire s_dwe_o;
  wire \slaveRegDo_mux_0[14]_i_5_n_0 ;
  wire \slaveRegDo_mux_0[15]_i_3_n_0 ;
  wire \slaveRegDo_mux_0[15]_i_5_n_0 ;
  wire \slaveRegDo_mux_0_reg[0] ;
  wire \slaveRegDo_mux_0_reg[10] ;
  wire \slaveRegDo_mux_0_reg[11] ;
  wire \slaveRegDo_mux_0_reg[12] ;
  wire \slaveRegDo_mux_0_reg[13] ;
  wire \slaveRegDo_mux_0_reg[14] ;
  wire \slaveRegDo_mux_0_reg[15] ;
  wire \slaveRegDo_mux_0_reg[1] ;
  wire \slaveRegDo_mux_0_reg[2] ;
  wire \slaveRegDo_mux_0_reg[3] ;
  wire \slaveRegDo_mux_0_reg[4] ;
  wire \slaveRegDo_mux_0_reg[5] ;
  wire \slaveRegDo_mux_0_reg[6] ;
  wire \slaveRegDo_mux_0_reg[7] ;
  wire \slaveRegDo_mux_0_reg[8] ;
  wire \slaveRegDo_mux_0_reg[9] ;
  wire \xsdb_reg[15]_i_1__2_n_0 ;
  wire \xsdb_reg_reg[0]_0 ;
  wire \xsdb_reg_reg[14]_0 ;
  wire \xsdb_reg_reg[14]_1 ;
  wire \xsdb_reg_reg[14]_2 ;
  wire \xsdb_reg_reg[15]_0 ;
  wire \xsdb_reg_reg[15]_1 ;
  wire \xsdb_reg_reg[15]_2 ;
  wire \xsdb_reg_reg[15]_3 ;
  wire \xsdb_reg_reg[1]_0 ;
  wire \xsdb_reg_reg_n_0_[14] ;
  wire \xsdb_reg_reg_n_0_[15] ;
  wire \xsdb_reg_reg_n_0_[1] ;

  LUT6 #(
    .INIT(64'hD3DFFFFFD3DF0000)) 
    \slaveRegDo_mux_0[14]_i_3 
       (.I0(\slaveRegDo_mux_0[14]_i_5_n_0 ),
        .I1(s_daddr_o[3]),
        .I2(s_daddr_o[2]),
        .I3(\xsdb_reg_reg[14]_0 ),
        .I4(\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[1] ),
        .O(\slaveRegDo_mux_0_reg[14] ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \slaveRegDo_mux_0[14]_i_5 
       (.I0(\xsdb_reg_reg_n_0_[14] ),
        .I1(\xsdb_reg_reg[14]_1 ),
        .I2(s_daddr_o[1]),
        .I3(s_daddr_o[0]),
        .I4(\xsdb_reg_reg[14]_2 ),
        .O(\slaveRegDo_mux_0[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0202020202020E02)) 
    \slaveRegDo_mux_0[15]_i_2 
       (.I0(\slaveRegDo_mux_0[15]_i_3_n_0 ),
        .I1(s_daddr_o[7]),
        .I2(s_daddr_o[5]),
        .I3(\xsdb_reg_reg[15]_0 ),
        .I4(s_daddr_o[4]),
        .I5(s_daddr_o[3]),
        .O(\slaveRegDo_mux_0_reg[15] ));
  LUT6 #(
    .INIT(64'h2C20FFFF2C200000)) 
    \slaveRegDo_mux_0[15]_i_3 
       (.I0(\slaveRegDo_mux_0[15]_i_5_n_0 ),
        .I1(s_daddr_o[3]),
        .I2(s_daddr_o[2]),
        .I3(\xsdb_reg_reg[15]_1 ),
        .I4(\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .O(\slaveRegDo_mux_0[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \slaveRegDo_mux_0[15]_i_5 
       (.I0(\xsdb_reg_reg_n_0_[15] ),
        .I1(\xsdb_reg_reg[15]_2 ),
        .I2(s_daddr_o[1]),
        .I3(s_daddr_o[0]),
        .I4(\xsdb_reg_reg[15]_3 ),
        .O(\slaveRegDo_mux_0[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \slaveRegDo_mux_0[1]_i_14 
       (.I0(\xsdb_reg_reg_n_0_[1] ),
        .I1(read_reset_addr),
        .I2(s_daddr_o[1]),
        .I3(s_daddr_o[0]),
        .I4(\xsdb_reg_reg[1]_0 ),
        .O(\slaveRegDo_mux_0_reg[1] ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \xsdb_reg[15]_i_1__2 
       (.I0(s_daddr_o[3]),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[0]),
        .I3(s_daddr_o[1]),
        .I4(\xsdb_reg_reg[0]_0 ),
        .O(\xsdb_reg[15]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFDFFFFFFFFFFFFFF)) 
    \xsdb_reg[15]_i_2 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[9] ),
        .I1(s_daddr_o[5]),
        .I2(s_daddr_o[6]),
        .I3(s_daddr_o[4]),
        .I4(s_dwe_o),
        .I5(s_den_o),
        .O(\xsdb_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__2_n_0 ),
        .D(s_di_o[0]),
        .Q(\slaveRegDo_mux_0_reg[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[10] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__2_n_0 ),
        .D(s_di_o[10]),
        .Q(\slaveRegDo_mux_0_reg[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[11] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__2_n_0 ),
        .D(s_di_o[11]),
        .Q(\slaveRegDo_mux_0_reg[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[12] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__2_n_0 ),
        .D(s_di_o[12]),
        .Q(\slaveRegDo_mux_0_reg[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[13] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__2_n_0 ),
        .D(s_di_o[13]),
        .Q(\slaveRegDo_mux_0_reg[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[14] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__2_n_0 ),
        .D(s_di_o[14]),
        .Q(\xsdb_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[15] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__2_n_0 ),
        .D(s_di_o[15]),
        .Q(\xsdb_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__2_n_0 ),
        .D(s_di_o[1]),
        .Q(\xsdb_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__2_n_0 ),
        .D(s_di_o[2]),
        .Q(\slaveRegDo_mux_0_reg[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__2_n_0 ),
        .D(s_di_o[3]),
        .Q(\slaveRegDo_mux_0_reg[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__2_n_0 ),
        .D(s_di_o[4]),
        .Q(\slaveRegDo_mux_0_reg[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__2_n_0 ),
        .D(s_di_o[5]),
        .Q(\slaveRegDo_mux_0_reg[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__2_n_0 ),
        .D(s_di_o[6]),
        .Q(\slaveRegDo_mux_0_reg[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__2_n_0 ),
        .D(s_di_o[7]),
        .Q(\slaveRegDo_mux_0_reg[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[8] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__2_n_0 ),
        .D(s_di_o[8]),
        .Q(\slaveRegDo_mux_0_reg[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[9] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__2_n_0 ),
        .D(s_di_o[9]),
        .Q(\slaveRegDo_mux_0_reg[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg_ctl" *) 
module dsi_debug_xsdbs_v1_0_2_reg_ctl_18
   (\read_addr_reg[13] ,
    read_reset_addr,
    \slaveRegDo_mux_0_reg[15] ,
    \slaveRegDo_mux_0_reg[14] ,
    s_daddr_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[5] ,
    \current_state_reg[1] ,
    O,
    \read_addr_reg[12] ,
    \read_addr_reg[0] ,
    \read_addr_reg[0]_0 ,
    \read_addr_reg[0]_1 ,
    s_di_o,
    s_dclk_o);
  output [13:0]\read_addr_reg[13] ;
  output [13:0]read_reset_addr;
  output \slaveRegDo_mux_0_reg[15] ;
  output \slaveRegDo_mux_0_reg[14] ;
  input [3:0]s_daddr_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  input \current_state_reg[1] ;
  input [0:0]O;
  input [3:0]\read_addr_reg[12] ;
  input [3:0]\read_addr_reg[0] ;
  input [3:0]\read_addr_reg[0]_0 ;
  input [0:0]\read_addr_reg[0]_1 ;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  wire [0:0]O;
  wire \current_state_reg[1] ;
  wire [3:0]\read_addr_reg[0] ;
  wire [3:0]\read_addr_reg[0]_0 ;
  wire [0:0]\read_addr_reg[0]_1 ;
  wire [3:0]\read_addr_reg[12] ;
  wire [13:0]\read_addr_reg[13] ;
  wire [13:0]read_reset_addr;
  wire [3:0]s_daddr_o;
  wire s_dclk_o;
  wire [15:0]s_di_o;
  wire \slaveRegDo_mux_0_reg[14] ;
  wire \slaveRegDo_mux_0_reg[15] ;
  wire \xsdb_reg[15]_i_1__9_n_0 ;

  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \read_addr[0]_i_1 
       (.I0(read_reset_addr[0]),
        .I1(\current_state_reg[1] ),
        .I2(\read_addr_reg[0]_1 ),
        .O(\read_addr_reg[13] [0]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_addr[10]_i_1 
       (.I0(read_reset_addr[10]),
        .I1(\current_state_reg[1] ),
        .I2(\read_addr_reg[12] [1]),
        .O(\read_addr_reg[13] [10]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_addr[11]_i_1 
       (.I0(read_reset_addr[11]),
        .I1(\current_state_reg[1] ),
        .I2(\read_addr_reg[12] [2]),
        .O(\read_addr_reg[13] [11]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_addr[12]_i_1 
       (.I0(read_reset_addr[12]),
        .I1(\current_state_reg[1] ),
        .I2(\read_addr_reg[12] [3]),
        .O(\read_addr_reg[13] [12]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_addr[13]_i_2 
       (.I0(read_reset_addr[13]),
        .I1(\current_state_reg[1] ),
        .I2(O),
        .O(\read_addr_reg[13] [13]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_addr[1]_i_1 
       (.I0(read_reset_addr[1]),
        .I1(\current_state_reg[1] ),
        .I2(\read_addr_reg[0]_0 [0]),
        .O(\read_addr_reg[13] [1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_addr[2]_i_1 
       (.I0(read_reset_addr[2]),
        .I1(\current_state_reg[1] ),
        .I2(\read_addr_reg[0]_0 [1]),
        .O(\read_addr_reg[13] [2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_addr[3]_i_1 
       (.I0(read_reset_addr[3]),
        .I1(\current_state_reg[1] ),
        .I2(\read_addr_reg[0]_0 [2]),
        .O(\read_addr_reg[13] [3]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_addr[4]_i_1 
       (.I0(read_reset_addr[4]),
        .I1(\current_state_reg[1] ),
        .I2(\read_addr_reg[0]_0 [3]),
        .O(\read_addr_reg[13] [4]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_addr[5]_i_1 
       (.I0(read_reset_addr[5]),
        .I1(\current_state_reg[1] ),
        .I2(\read_addr_reg[0] [0]),
        .O(\read_addr_reg[13] [5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_addr[6]_i_1 
       (.I0(read_reset_addr[6]),
        .I1(\current_state_reg[1] ),
        .I2(\read_addr_reg[0] [1]),
        .O(\read_addr_reg[13] [6]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_addr[7]_i_1 
       (.I0(read_reset_addr[7]),
        .I1(\current_state_reg[1] ),
        .I2(\read_addr_reg[0] [2]),
        .O(\read_addr_reg[13] [7]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_addr[8]_i_1 
       (.I0(read_reset_addr[8]),
        .I1(\current_state_reg[1] ),
        .I2(\read_addr_reg[0] [3]),
        .O(\read_addr_reg[13] [8]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \read_addr[9]_i_1 
       (.I0(read_reset_addr[9]),
        .I1(\current_state_reg[1] ),
        .I2(\read_addr_reg[12] [0]),
        .O(\read_addr_reg[13] [9]));
  LUT5 #(
    .INIT(32'h00000020)) 
    \xsdb_reg[15]_i_1__9 
       (.I0(s_daddr_o[1]),
        .I1(s_daddr_o[0]),
        .I2(s_daddr_o[2]),
        .I3(s_daddr_o[3]),
        .I4(\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .O(\xsdb_reg[15]_i_1__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__9_n_0 ),
        .D(s_di_o[0]),
        .Q(read_reset_addr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[10] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__9_n_0 ),
        .D(s_di_o[10]),
        .Q(read_reset_addr[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[11] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__9_n_0 ),
        .D(s_di_o[11]),
        .Q(read_reset_addr[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[12] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__9_n_0 ),
        .D(s_di_o[12]),
        .Q(read_reset_addr[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[13] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__9_n_0 ),
        .D(s_di_o[13]),
        .Q(read_reset_addr[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[14] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__9_n_0 ),
        .D(s_di_o[14]),
        .Q(\slaveRegDo_mux_0_reg[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[15] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__9_n_0 ),
        .D(s_di_o[15]),
        .Q(\slaveRegDo_mux_0_reg[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__9_n_0 ),
        .D(s_di_o[1]),
        .Q(read_reset_addr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__9_n_0 ),
        .D(s_di_o[2]),
        .Q(read_reset_addr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__9_n_0 ),
        .D(s_di_o[3]),
        .Q(read_reset_addr[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__9_n_0 ),
        .D(s_di_o[4]),
        .Q(read_reset_addr[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__9_n_0 ),
        .D(s_di_o[5]),
        .Q(read_reset_addr[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__9_n_0 ),
        .D(s_di_o[6]),
        .Q(read_reset_addr[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__9_n_0 ),
        .D(s_di_o[7]),
        .Q(read_reset_addr[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[8] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__9_n_0 ),
        .D(s_di_o[8]),
        .Q(read_reset_addr[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[9] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__9_n_0 ),
        .D(s_di_o[9]),
        .Q(read_reset_addr[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg_ctl" *) 
module dsi_debug_xsdbs_v1_0_2_reg_ctl_19
   (\slaveRegDo_mux_0_reg[12] ,
    \slaveRegDo_mux_0_reg[10] ,
    \slaveRegDo_mux_0_reg[9] ,
    \slaveRegDo_mux_0_reg[4] ,
    \slaveRegDo_mux_0_reg[3] ,
    \slaveRegDo_mux_0_reg[2] ,
    use_probe_debug_circuit,
    \slaveRegDo_mux_0_reg[0] ,
    SR,
    \slaveRegDo_mux_0_reg[5] ,
    \slaveRegDo_mux_0_reg[6] ,
    \slaveRegDo_mux_0_reg[7] ,
    \slaveRegDo_mux_0_reg[8] ,
    \slaveRegDo_mux_0_reg[11] ,
    \slaveRegDo_mux_0_reg[13] ,
    \slaveRegDo_mux_0_reg[15] ,
    \slaveRegDo_mux_0_reg[14] ,
    \slaveRegDo_mux_0_reg[1] ,
    s_daddr_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[5] ,
    read_reset_addr,
    \xsdb_reg_reg[12]_0 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[2] ,
    \xsdb_reg_reg[10]_0 ,
    \xsdb_reg_reg[9]_0 ,
    \xsdb_reg_reg[4]_0 ,
    \xsdb_reg_reg[3]_0 ,
    \xsdb_reg_reg[2]_0 ,
    \xsdb_reg_reg[0]_0 ,
    \xsdb_reg_reg[5]_0 ,
    \xsdb_reg_reg[6]_0 ,
    \xsdb_reg_reg[7]_0 ,
    \xsdb_reg_reg[8]_0 ,
    \xsdb_reg_reg[11]_0 ,
    \xsdb_reg_reg[13]_0 ,
    s_di_o,
    s_dclk_o);
  output \slaveRegDo_mux_0_reg[12] ;
  output \slaveRegDo_mux_0_reg[10] ;
  output \slaveRegDo_mux_0_reg[9] ;
  output \slaveRegDo_mux_0_reg[4] ;
  output \slaveRegDo_mux_0_reg[3] ;
  output \slaveRegDo_mux_0_reg[2] ;
  output use_probe_debug_circuit;
  output \slaveRegDo_mux_0_reg[0] ;
  output [0:0]SR;
  output \slaveRegDo_mux_0_reg[5] ;
  output \slaveRegDo_mux_0_reg[6] ;
  output \slaveRegDo_mux_0_reg[7] ;
  output \slaveRegDo_mux_0_reg[8] ;
  output \slaveRegDo_mux_0_reg[11] ;
  output \slaveRegDo_mux_0_reg[13] ;
  output \slaveRegDo_mux_0_reg[15] ;
  output \slaveRegDo_mux_0_reg[14] ;
  output \slaveRegDo_mux_0_reg[1] ;
  input [3:0]s_daddr_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  input [12:0]read_reset_addr;
  input \xsdb_reg_reg[12]_0 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[2] ;
  input \xsdb_reg_reg[10]_0 ;
  input \xsdb_reg_reg[9]_0 ;
  input \xsdb_reg_reg[4]_0 ;
  input \xsdb_reg_reg[3]_0 ;
  input \xsdb_reg_reg[2]_0 ;
  input \xsdb_reg_reg[0]_0 ;
  input \xsdb_reg_reg[5]_0 ;
  input \xsdb_reg_reg[6]_0 ;
  input \xsdb_reg_reg[7]_0 ;
  input \xsdb_reg_reg[8]_0 ;
  input \xsdb_reg_reg[11]_0 ;
  input \xsdb_reg_reg[13]_0 ;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire \G_1PIPE_IFACE.s_daddr_r_reg[2] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  wire [0:0]SR;
  wire [12:0]read_reset_addr;
  wire [3:0]s_daddr_o;
  wire s_dclk_o;
  wire [15:0]s_di_o;
  wire \slaveRegDo_mux_0_reg[0] ;
  wire \slaveRegDo_mux_0_reg[10] ;
  wire \slaveRegDo_mux_0_reg[11] ;
  wire \slaveRegDo_mux_0_reg[12] ;
  wire \slaveRegDo_mux_0_reg[13] ;
  wire \slaveRegDo_mux_0_reg[14] ;
  wire \slaveRegDo_mux_0_reg[15] ;
  wire \slaveRegDo_mux_0_reg[1] ;
  wire \slaveRegDo_mux_0_reg[2] ;
  wire \slaveRegDo_mux_0_reg[3] ;
  wire \slaveRegDo_mux_0_reg[4] ;
  wire \slaveRegDo_mux_0_reg[5] ;
  wire \slaveRegDo_mux_0_reg[6] ;
  wire \slaveRegDo_mux_0_reg[7] ;
  wire \slaveRegDo_mux_0_reg[8] ;
  wire \slaveRegDo_mux_0_reg[9] ;
  wire use_probe_debug_circuit;
  wire \xsdb_reg[15]_i_1__12_n_0 ;
  wire \xsdb_reg_reg[0]_0 ;
  wire \xsdb_reg_reg[10]_0 ;
  wire \xsdb_reg_reg[11]_0 ;
  wire \xsdb_reg_reg[12]_0 ;
  wire \xsdb_reg_reg[13]_0 ;
  wire \xsdb_reg_reg[2]_0 ;
  wire \xsdb_reg_reg[3]_0 ;
  wire \xsdb_reg_reg[4]_0 ;
  wire \xsdb_reg_reg[5]_0 ;
  wire \xsdb_reg_reg[6]_0 ;
  wire \xsdb_reg_reg[7]_0 ;
  wire \xsdb_reg_reg[8]_0 ;
  wire \xsdb_reg_reg[9]_0 ;
  wire \xsdb_reg_reg_n_0_[10] ;
  wire \xsdb_reg_reg_n_0_[11] ;
  wire \xsdb_reg_reg_n_0_[12] ;
  wire \xsdb_reg_reg_n_0_[13] ;
  wire \xsdb_reg_reg_n_0_[3] ;
  wire \xsdb_reg_reg_n_0_[4] ;
  wire \xsdb_reg_reg_n_0_[5] ;
  wire \xsdb_reg_reg_n_0_[6] ;
  wire \xsdb_reg_reg_n_0_[7] ;
  wire \xsdb_reg_reg_n_0_[8] ;
  wire \xsdb_reg_reg_n_0_[9] ;

  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \slaveRegDo_mux_0[0]_i_4 
       (.I0(SR),
        .I1(s_daddr_o[0]),
        .I2(s_daddr_o[1]),
        .I3(read_reset_addr[0]),
        .I4(\xsdb_reg_reg[0]_0 ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[2] ),
        .O(\slaveRegDo_mux_0_reg[0] ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \slaveRegDo_mux_0[10]_i_4 
       (.I0(\xsdb_reg_reg_n_0_[10] ),
        .I1(s_daddr_o[0]),
        .I2(s_daddr_o[1]),
        .I3(read_reset_addr[9]),
        .I4(\xsdb_reg_reg[10]_0 ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[2] ),
        .O(\slaveRegDo_mux_0_reg[10] ));
  LUT6 #(
    .INIT(64'h557F5F7FF57FFF7F)) 
    \slaveRegDo_mux_0[11]_i_5 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[2] ),
        .I1(\xsdb_reg_reg_n_0_[11] ),
        .I2(s_daddr_o[0]),
        .I3(s_daddr_o[1]),
        .I4(read_reset_addr[10]),
        .I5(\xsdb_reg_reg[11]_0 ),
        .O(\slaveRegDo_mux_0_reg[11] ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \slaveRegDo_mux_0[12]_i_4 
       (.I0(\xsdb_reg_reg_n_0_[12] ),
        .I1(s_daddr_o[0]),
        .I2(s_daddr_o[1]),
        .I3(read_reset_addr[11]),
        .I4(\xsdb_reg_reg[12]_0 ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[2] ),
        .O(\slaveRegDo_mux_0_reg[12] ));
  LUT6 #(
    .INIT(64'h557F5F7FF57FFF7F)) 
    \slaveRegDo_mux_0[13]_i_6 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[2] ),
        .I1(\xsdb_reg_reg_n_0_[13] ),
        .I2(s_daddr_o[0]),
        .I3(s_daddr_o[1]),
        .I4(read_reset_addr[12]),
        .I5(\xsdb_reg_reg[13]_0 ),
        .O(\slaveRegDo_mux_0_reg[13] ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \slaveRegDo_mux_0[2]_i_4 
       (.I0(use_probe_debug_circuit),
        .I1(s_daddr_o[0]),
        .I2(s_daddr_o[1]),
        .I3(read_reset_addr[1]),
        .I4(\xsdb_reg_reg[2]_0 ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[2] ),
        .O(\slaveRegDo_mux_0_reg[2] ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \slaveRegDo_mux_0[3]_i_4 
       (.I0(\xsdb_reg_reg_n_0_[3] ),
        .I1(s_daddr_o[0]),
        .I2(s_daddr_o[1]),
        .I3(read_reset_addr[2]),
        .I4(\xsdb_reg_reg[3]_0 ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[2] ),
        .O(\slaveRegDo_mux_0_reg[3] ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \slaveRegDo_mux_0[4]_i_4 
       (.I0(\xsdb_reg_reg_n_0_[4] ),
        .I1(s_daddr_o[0]),
        .I2(s_daddr_o[1]),
        .I3(read_reset_addr[3]),
        .I4(\xsdb_reg_reg[4]_0 ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[2] ),
        .O(\slaveRegDo_mux_0_reg[4] ));
  LUT6 #(
    .INIT(64'h557F5F7FF57FFF7F)) 
    \slaveRegDo_mux_0[5]_i_5 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[2] ),
        .I1(\xsdb_reg_reg_n_0_[5] ),
        .I2(s_daddr_o[0]),
        .I3(s_daddr_o[1]),
        .I4(read_reset_addr[4]),
        .I5(\xsdb_reg_reg[5]_0 ),
        .O(\slaveRegDo_mux_0_reg[5] ));
  LUT6 #(
    .INIT(64'h557F5F7FF57FFF7F)) 
    \slaveRegDo_mux_0[6]_i_5 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[2] ),
        .I1(\xsdb_reg_reg_n_0_[6] ),
        .I2(s_daddr_o[0]),
        .I3(s_daddr_o[1]),
        .I4(read_reset_addr[5]),
        .I5(\xsdb_reg_reg[6]_0 ),
        .O(\slaveRegDo_mux_0_reg[6] ));
  LUT6 #(
    .INIT(64'h557F5F7FF57FFF7F)) 
    \slaveRegDo_mux_0[7]_i_5 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[2] ),
        .I1(\xsdb_reg_reg_n_0_[7] ),
        .I2(s_daddr_o[0]),
        .I3(s_daddr_o[1]),
        .I4(read_reset_addr[6]),
        .I5(\xsdb_reg_reg[7]_0 ),
        .O(\slaveRegDo_mux_0_reg[7] ));
  LUT6 #(
    .INIT(64'h557F5F7FF57FFF7F)) 
    \slaveRegDo_mux_0[8]_i_5 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[2] ),
        .I1(\xsdb_reg_reg_n_0_[8] ),
        .I2(s_daddr_o[0]),
        .I3(s_daddr_o[1]),
        .I4(read_reset_addr[7]),
        .I5(\xsdb_reg_reg[8]_0 ),
        .O(\slaveRegDo_mux_0_reg[8] ));
  LUT6 #(
    .INIT(64'hF8C8380800000000)) 
    \slaveRegDo_mux_0[9]_i_4 
       (.I0(\xsdb_reg_reg_n_0_[9] ),
        .I1(s_daddr_o[0]),
        .I2(s_daddr_o[1]),
        .I3(read_reset_addr[8]),
        .I4(\xsdb_reg_reg[9]_0 ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[2] ),
        .O(\slaveRegDo_mux_0_reg[9] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \xsdb_reg[15]_i_1__12 
       (.I0(s_daddr_o[0]),
        .I1(s_daddr_o[1]),
        .I2(s_daddr_o[2]),
        .I3(s_daddr_o[3]),
        .I4(\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .O(\xsdb_reg[15]_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__12_n_0 ),
        .D(s_di_o[0]),
        .Q(SR),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[10] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__12_n_0 ),
        .D(s_di_o[10]),
        .Q(\xsdb_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[11] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__12_n_0 ),
        .D(s_di_o[11]),
        .Q(\xsdb_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[12] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__12_n_0 ),
        .D(s_di_o[12]),
        .Q(\xsdb_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[13] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__12_n_0 ),
        .D(s_di_o[13]),
        .Q(\xsdb_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[14] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__12_n_0 ),
        .D(s_di_o[14]),
        .Q(\slaveRegDo_mux_0_reg[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[15] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__12_n_0 ),
        .D(s_di_o[15]),
        .Q(\slaveRegDo_mux_0_reg[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__12_n_0 ),
        .D(s_di_o[1]),
        .Q(\slaveRegDo_mux_0_reg[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__12_n_0 ),
        .D(s_di_o[2]),
        .Q(use_probe_debug_circuit),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__12_n_0 ),
        .D(s_di_o[3]),
        .Q(\xsdb_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__12_n_0 ),
        .D(s_di_o[4]),
        .Q(\xsdb_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__12_n_0 ),
        .D(s_di_o[5]),
        .Q(\xsdb_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__12_n_0 ),
        .D(s_di_o[6]),
        .Q(\xsdb_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__12_n_0 ),
        .D(s_di_o[7]),
        .Q(\xsdb_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[8] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__12_n_0 ),
        .D(s_di_o[8]),
        .Q(\xsdb_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[9] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__12_n_0 ),
        .D(s_di_o[9]),
        .Q(\xsdb_reg_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg_ctl" *) 
module dsi_debug_xsdbs_v1_0_2_reg_ctl_9
   (\slaveRegDo_mux_0_reg[15] ,
    \slaveRegDo_mux_0_reg[14] ,
    \slaveRegDo_mux_0_reg[13] ,
    \slaveRegDo_mux_0_reg[12] ,
    \slaveRegDo_mux_0_reg[11] ,
    \slaveRegDo_mux_0_reg[10] ,
    \slaveRegDo_mux_0_reg[9] ,
    \slaveRegDo_mux_0_reg[8] ,
    \slaveRegDo_mux_0_reg[7] ,
    \slaveRegDo_mux_0_reg[6] ,
    \slaveRegDo_mux_0_reg[5] ,
    \slaveRegDo_mux_0_reg[4] ,
    \slaveRegDo_mux_0_reg[3] ,
    \slaveRegDo_mux_0_reg[2] ,
    \slaveRegDo_mux_0_reg[1] ,
    \slaveRegDo_mux_0_reg[0] ,
    \G_1PIPE_IFACE.s_dwe_r_reg ,
    s_daddr_o,
    s_di_o,
    s_dclk_o);
  output \slaveRegDo_mux_0_reg[15] ;
  output \slaveRegDo_mux_0_reg[14] ;
  output \slaveRegDo_mux_0_reg[13] ;
  output \slaveRegDo_mux_0_reg[12] ;
  output \slaveRegDo_mux_0_reg[11] ;
  output \slaveRegDo_mux_0_reg[10] ;
  output \slaveRegDo_mux_0_reg[9] ;
  output \slaveRegDo_mux_0_reg[8] ;
  output \slaveRegDo_mux_0_reg[7] ;
  output \slaveRegDo_mux_0_reg[6] ;
  output \slaveRegDo_mux_0_reg[5] ;
  output \slaveRegDo_mux_0_reg[4] ;
  output \slaveRegDo_mux_0_reg[3] ;
  output \slaveRegDo_mux_0_reg[2] ;
  output \slaveRegDo_mux_0_reg[1] ;
  output \slaveRegDo_mux_0_reg[0] ;
  input \G_1PIPE_IFACE.s_dwe_r_reg ;
  input [3:0]s_daddr_o;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire \G_1PIPE_IFACE.s_dwe_r_reg ;
  wire [3:0]s_daddr_o;
  wire s_dclk_o;
  wire [15:0]s_di_o;
  wire \slaveRegDo_mux_0_reg[0] ;
  wire \slaveRegDo_mux_0_reg[10] ;
  wire \slaveRegDo_mux_0_reg[11] ;
  wire \slaveRegDo_mux_0_reg[12] ;
  wire \slaveRegDo_mux_0_reg[13] ;
  wire \slaveRegDo_mux_0_reg[14] ;
  wire \slaveRegDo_mux_0_reg[15] ;
  wire \slaveRegDo_mux_0_reg[1] ;
  wire \slaveRegDo_mux_0_reg[2] ;
  wire \slaveRegDo_mux_0_reg[3] ;
  wire \slaveRegDo_mux_0_reg[4] ;
  wire \slaveRegDo_mux_0_reg[5] ;
  wire \slaveRegDo_mux_0_reg[6] ;
  wire \slaveRegDo_mux_0_reg[7] ;
  wire \slaveRegDo_mux_0_reg[8] ;
  wire \slaveRegDo_mux_0_reg[9] ;
  wire \xsdb_reg[15]_i_1__3_n_0 ;

  LUT5 #(
    .INIT(32'h00080000)) 
    \xsdb_reg[15]_i_1__3 
       (.I0(\G_1PIPE_IFACE.s_dwe_r_reg ),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[3]),
        .I3(s_daddr_o[1]),
        .I4(s_daddr_o[0]),
        .O(\xsdb_reg[15]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__3_n_0 ),
        .D(s_di_o[0]),
        .Q(\slaveRegDo_mux_0_reg[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[10] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__3_n_0 ),
        .D(s_di_o[10]),
        .Q(\slaveRegDo_mux_0_reg[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[11] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__3_n_0 ),
        .D(s_di_o[11]),
        .Q(\slaveRegDo_mux_0_reg[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[12] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__3_n_0 ),
        .D(s_di_o[12]),
        .Q(\slaveRegDo_mux_0_reg[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[13] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__3_n_0 ),
        .D(s_di_o[13]),
        .Q(\slaveRegDo_mux_0_reg[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[14] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__3_n_0 ),
        .D(s_di_o[14]),
        .Q(\slaveRegDo_mux_0_reg[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[15] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__3_n_0 ),
        .D(s_di_o[15]),
        .Q(\slaveRegDo_mux_0_reg[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__3_n_0 ),
        .D(s_di_o[1]),
        .Q(\slaveRegDo_mux_0_reg[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__3_n_0 ),
        .D(s_di_o[2]),
        .Q(\slaveRegDo_mux_0_reg[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__3_n_0 ),
        .D(s_di_o[3]),
        .Q(\slaveRegDo_mux_0_reg[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__3_n_0 ),
        .D(s_di_o[4]),
        .Q(\slaveRegDo_mux_0_reg[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__3_n_0 ),
        .D(s_di_o[5]),
        .Q(\slaveRegDo_mux_0_reg[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__3_n_0 ),
        .D(s_di_o[6]),
        .Q(\slaveRegDo_mux_0_reg[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__3_n_0 ),
        .D(s_di_o[7]),
        .Q(\slaveRegDo_mux_0_reg[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[8] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__3_n_0 ),
        .D(s_di_o[8]),
        .Q(\slaveRegDo_mux_0_reg[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[9] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__3_n_0 ),
        .D(s_di_o[9]),
        .Q(\slaveRegDo_mux_0_reg[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg_ctl" *) 
module dsi_debug_xsdbs_v1_0_2_reg_ctl__parameterized0
   (\xsdb_reg_reg[15]_0 ,
    \slaveRegDo_mux_0_reg[0] ,
    u_wcnt_lcmp_q,
    \xsdb_reg_reg[15]_1 ,
    \xsdb_reg_reg[15]_2 ,
    drdy_ff7_reg,
    \slaveRegDo_mux_0_reg[4] ,
    \slaveRegDo_mux_0_reg[5] ,
    \slaveRegDo_mux_0_reg[6] ,
    \slaveRegDo_mux_0_reg[7] ,
    \slaveRegDo_mux_0_reg[8] ,
    \slaveRegDo_mux_0_reg[9] ,
    \slaveRegDo_mux_0_reg[10] ,
    \slaveRegDo_mux_0_reg[11] ,
    \slaveRegDo_mux_0_reg[12] ,
    \slaveRegDo_mux_0_reg[13] ,
    \slaveRegDo_mux_0_reg[15] ,
    wcnt_lcmp_temp,
    wcnt_hcmp_temp,
    \slaveRegDo_mux_0_reg[14] ,
    \slaveRegDo_mux_0_reg[3] ,
    \slaveRegDo_mux_0_reg[2] ,
    halt_ctrl,
    s_daddr_o,
    \xsdb_reg_reg[0]_0 ,
    s_den_o,
    s_dwe_o,
    \xsdb_reg_reg[15]_3 ,
    DOUT_O,
    shift_en_reg,
    s_di_o,
    s_dclk_o);
  output \xsdb_reg_reg[15]_0 ;
  output \slaveRegDo_mux_0_reg[0] ;
  output u_wcnt_lcmp_q;
  output \xsdb_reg_reg[15]_1 ;
  output \xsdb_reg_reg[15]_2 ;
  output drdy_ff7_reg;
  output \slaveRegDo_mux_0_reg[4] ;
  output \slaveRegDo_mux_0_reg[5] ;
  output \slaveRegDo_mux_0_reg[6] ;
  output \slaveRegDo_mux_0_reg[7] ;
  output \slaveRegDo_mux_0_reg[8] ;
  output \slaveRegDo_mux_0_reg[9] ;
  output \slaveRegDo_mux_0_reg[10] ;
  output \slaveRegDo_mux_0_reg[11] ;
  output \slaveRegDo_mux_0_reg[12] ;
  output \slaveRegDo_mux_0_reg[13] ;
  output \slaveRegDo_mux_0_reg[15] ;
  output wcnt_lcmp_temp;
  output wcnt_hcmp_temp;
  output \slaveRegDo_mux_0_reg[14] ;
  output \slaveRegDo_mux_0_reg[3] ;
  output \slaveRegDo_mux_0_reg[2] ;
  output halt_ctrl;
  input [12:0]s_daddr_o;
  input \xsdb_reg_reg[0]_0 ;
  input s_den_o;
  input s_dwe_o;
  input [10:0]\xsdb_reg_reg[15]_3 ;
  input DOUT_O;
  input shift_en_reg;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire DOUT_O;
  wire drdy_ff7_reg;
  wire halt_ctrl;
  wire [12:0]s_daddr_o;
  wire s_dclk_o;
  wire s_den_o;
  wire [15:0]s_di_o;
  wire s_dwe_o;
  wire shift_en_reg;
  wire \slaveRegDo_mux_0_reg[0] ;
  wire \slaveRegDo_mux_0_reg[10] ;
  wire \slaveRegDo_mux_0_reg[11] ;
  wire \slaveRegDo_mux_0_reg[12] ;
  wire \slaveRegDo_mux_0_reg[13] ;
  wire \slaveRegDo_mux_0_reg[14] ;
  wire \slaveRegDo_mux_0_reg[15] ;
  wire \slaveRegDo_mux_0_reg[2] ;
  wire \slaveRegDo_mux_0_reg[3] ;
  wire \slaveRegDo_mux_0_reg[4] ;
  wire \slaveRegDo_mux_0_reg[5] ;
  wire \slaveRegDo_mux_0_reg[6] ;
  wire \slaveRegDo_mux_0_reg[7] ;
  wire \slaveRegDo_mux_0_reg[8] ;
  wire \slaveRegDo_mux_0_reg[9] ;
  wire u_wcnt_lcmp_q;
  wire wcnt_hcmp_temp;
  wire wcnt_lcmp_temp;
  wire \xsdb_reg[15]_i_1__13_n_0 ;
  wire \xsdb_reg_reg[0]_0 ;
  wire \xsdb_reg_reg[15]_0 ;
  wire \xsdb_reg_reg[15]_1 ;
  wire \xsdb_reg_reg[15]_2 ;
  wire [10:0]\xsdb_reg_reg[15]_3 ;
  wire \xsdb_reg_reg_n_0_[10] ;
  wire \xsdb_reg_reg_n_0_[11] ;
  wire \xsdb_reg_reg_n_0_[12] ;
  wire \xsdb_reg_reg_n_0_[13] ;
  wire \xsdb_reg_reg_n_0_[15] ;
  wire \xsdb_reg_reg_n_0_[4] ;
  wire \xsdb_reg_reg_n_0_[5] ;
  wire \xsdb_reg_reg_n_0_[6] ;
  wire \xsdb_reg_reg_n_0_[7] ;
  wire \xsdb_reg_reg_n_0_[8] ;
  wire \xsdb_reg_reg_n_0_[9] ;

  LUT2 #(
    .INIT(4'h2)) 
    drdy_ff7_i_2
       (.I0(s_daddr_o[2]),
        .I1(s_daddr_o[3]),
        .O(drdy_ff7_reg));
  LUT6 #(
    .INIT(64'h008F00C0008300C0)) 
    \slaveRegDo_mux_0[0]_i_8 
       (.I0(u_wcnt_lcmp_q),
        .I1(s_daddr_o[1]),
        .I2(s_daddr_o[0]),
        .I3(s_daddr_o[3]),
        .I4(s_daddr_o[2]),
        .I5(\xsdb_reg_reg[0]_0 ),
        .O(\slaveRegDo_mux_0_reg[0] ));
  LUT6 #(
    .INIT(64'h4044400000000000)) 
    \slaveRegDo_mux_0[10]_i_8 
       (.I0(s_daddr_o[3]),
        .I1(s_daddr_o[2]),
        .I2(\xsdb_reg_reg_n_0_[10] ),
        .I3(s_daddr_o[0]),
        .I4(\xsdb_reg_reg[15]_3 [6]),
        .I5(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0_reg[10] ));
  LUT6 #(
    .INIT(64'h4044400000000000)) 
    \slaveRegDo_mux_0[11]_i_8 
       (.I0(s_daddr_o[3]),
        .I1(s_daddr_o[2]),
        .I2(\xsdb_reg_reg_n_0_[11] ),
        .I3(s_daddr_o[0]),
        .I4(\xsdb_reg_reg[15]_3 [7]),
        .I5(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0_reg[11] ));
  LUT6 #(
    .INIT(64'h4044400000000000)) 
    \slaveRegDo_mux_0[12]_i_8 
       (.I0(s_daddr_o[3]),
        .I1(s_daddr_o[2]),
        .I2(\xsdb_reg_reg_n_0_[12] ),
        .I3(s_daddr_o[0]),
        .I4(\xsdb_reg_reg[15]_3 [8]),
        .I5(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0_reg[12] ));
  LUT6 #(
    .INIT(64'h4044400000000000)) 
    \slaveRegDo_mux_0[13]_i_9 
       (.I0(s_daddr_o[3]),
        .I1(s_daddr_o[2]),
        .I2(\xsdb_reg_reg_n_0_[13] ),
        .I3(s_daddr_o[0]),
        .I4(\xsdb_reg_reg[15]_3 [9]),
        .I5(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0_reg[13] ));
  LUT6 #(
    .INIT(64'h4044400000000000)) 
    \slaveRegDo_mux_0[15]_i_7 
       (.I0(s_daddr_o[3]),
        .I1(s_daddr_o[2]),
        .I2(\xsdb_reg_reg_n_0_[15] ),
        .I3(s_daddr_o[0]),
        .I4(\xsdb_reg_reg[15]_3 [10]),
        .I5(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0_reg[15] ));
  LUT6 #(
    .INIT(64'h4044400000000000)) 
    \slaveRegDo_mux_0[4]_i_8 
       (.I0(s_daddr_o[3]),
        .I1(s_daddr_o[2]),
        .I2(\xsdb_reg_reg_n_0_[4] ),
        .I3(s_daddr_o[0]),
        .I4(\xsdb_reg_reg[15]_3 [0]),
        .I5(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0_reg[4] ));
  LUT6 #(
    .INIT(64'h4044400000000000)) 
    \slaveRegDo_mux_0[5]_i_8 
       (.I0(s_daddr_o[3]),
        .I1(s_daddr_o[2]),
        .I2(\xsdb_reg_reg_n_0_[5] ),
        .I3(s_daddr_o[0]),
        .I4(\xsdb_reg_reg[15]_3 [1]),
        .I5(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0_reg[5] ));
  LUT6 #(
    .INIT(64'h4044400000000000)) 
    \slaveRegDo_mux_0[6]_i_8 
       (.I0(s_daddr_o[3]),
        .I1(s_daddr_o[2]),
        .I2(\xsdb_reg_reg_n_0_[6] ),
        .I3(s_daddr_o[0]),
        .I4(\xsdb_reg_reg[15]_3 [2]),
        .I5(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0_reg[6] ));
  LUT6 #(
    .INIT(64'h4044400000000000)) 
    \slaveRegDo_mux_0[7]_i_8 
       (.I0(s_daddr_o[3]),
        .I1(s_daddr_o[2]),
        .I2(\xsdb_reg_reg_n_0_[7] ),
        .I3(s_daddr_o[0]),
        .I4(\xsdb_reg_reg[15]_3 [3]),
        .I5(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0_reg[7] ));
  LUT6 #(
    .INIT(64'h4044400000000000)) 
    \slaveRegDo_mux_0[8]_i_8 
       (.I0(s_daddr_o[3]),
        .I1(s_daddr_o[2]),
        .I2(\xsdb_reg_reg_n_0_[8] ),
        .I3(s_daddr_o[0]),
        .I4(\xsdb_reg_reg[15]_3 [4]),
        .I5(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0_reg[8] ));
  LUT6 #(
    .INIT(64'h4044400000000000)) 
    \slaveRegDo_mux_0[9]_i_8 
       (.I0(s_daddr_o[3]),
        .I1(s_daddr_o[2]),
        .I2(\xsdb_reg_reg_n_0_[9] ),
        .I3(s_daddr_o[0]),
        .I4(\xsdb_reg_reg[15]_3 [5]),
        .I5(s_daddr_o[1]),
        .O(\slaveRegDo_mux_0_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    u_wcnt_hcmp_q_i_1
       (.I0(u_wcnt_lcmp_q),
        .I1(shift_en_reg),
        .O(wcnt_hcmp_temp));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    u_wcnt_lcmp_q_i_1
       (.I0(u_wcnt_lcmp_q),
        .I1(DOUT_O),
        .O(wcnt_lcmp_temp));
  LUT3 #(
    .INIT(8'h80)) 
    \xsdb_reg[15]_i_1__13 
       (.I0(\xsdb_reg_reg[15]_0 ),
        .I1(s_daddr_o[0]),
        .I2(s_daddr_o[1]),
        .O(\xsdb_reg[15]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \xsdb_reg[15]_i_2__1 
       (.I0(\xsdb_reg_reg[15]_1 ),
        .I1(\xsdb_reg_reg[15]_2 ),
        .I2(s_daddr_o[4]),
        .I3(s_den_o),
        .I4(s_dwe_o),
        .I5(drdy_ff7_reg),
        .O(\xsdb_reg_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \xsdb_reg[15]_i_3__0 
       (.I0(s_daddr_o[9]),
        .I1(s_daddr_o[8]),
        .I2(s_daddr_o[7]),
        .I3(s_daddr_o[12]),
        .I4(s_daddr_o[11]),
        .I5(s_daddr_o[10]),
        .O(\xsdb_reg_reg[15]_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \xsdb_reg[15]_i_4__0 
       (.I0(s_daddr_o[6]),
        .I1(s_daddr_o[5]),
        .O(\xsdb_reg_reg[15]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__13_n_0 ),
        .D(s_di_o[0]),
        .Q(u_wcnt_lcmp_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[10] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__13_n_0 ),
        .D(s_di_o[10]),
        .Q(\xsdb_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[11] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__13_n_0 ),
        .D(s_di_o[11]),
        .Q(\xsdb_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[12] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__13_n_0 ),
        .D(s_di_o[12]),
        .Q(\xsdb_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[13] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__13_n_0 ),
        .D(s_di_o[13]),
        .Q(\xsdb_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[14] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__13_n_0 ),
        .D(s_di_o[14]),
        .Q(\slaveRegDo_mux_0_reg[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[15] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__13_n_0 ),
        .D(s_di_o[15]),
        .Q(\xsdb_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__13_n_0 ),
        .D(s_di_o[1]),
        .Q(halt_ctrl),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \xsdb_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__13_n_0 ),
        .D(s_di_o[2]),
        .Q(\slaveRegDo_mux_0_reg[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \xsdb_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__13_n_0 ),
        .D(s_di_o[3]),
        .Q(\slaveRegDo_mux_0_reg[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__13_n_0 ),
        .D(s_di_o[4]),
        .Q(\xsdb_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__13_n_0 ),
        .D(s_di_o[5]),
        .Q(\xsdb_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__13_n_0 ),
        .D(s_di_o[6]),
        .Q(\xsdb_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__13_n_0 ),
        .D(s_di_o[7]),
        .Q(\xsdb_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[8] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__13_n_0 ),
        .D(s_di_o[8]),
        .Q(\xsdb_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[9] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__13_n_0 ),
        .D(s_di_o[9]),
        .Q(\xsdb_reg_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg_ctl" *) 
module dsi_debug_xsdbs_v1_0_2_reg_ctl__parameterized1
   (A,
    u_wcnt_lcmp_q,
    \slaveRegDo_mux_0_reg[1] ,
    en_adv_trigger,
    \slaveRegDo_mux_0_reg[15] ,
    \slaveRegDo_mux_0_reg[14] ,
    \slaveRegDo_mux_0_reg[13] ,
    \slaveRegDo_mux_0_reg[12] ,
    \slaveRegDo_mux_0_reg[11] ,
    \slaveRegDo_mux_0_reg[10] ,
    \slaveRegDo_mux_0_reg[9] ,
    \slaveRegDo_mux_0_reg[8] ,
    \slaveRegDo_mux_0_reg[7] ,
    \slaveRegDo_mux_0_reg[6] ,
    \slaveRegDo_mux_0_reg[5] ,
    \slaveRegDo_mux_0_reg[4] ,
    \slaveRegDo_mux_0_reg[0] ,
    s_daddr_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[5] ,
    \xsdb_reg_reg[1]_0 ,
    basic_trigger,
    \xsdb_reg_reg[15]_0 ,
    \xsdb_reg_reg[15]_1 ,
    \xsdb_reg_reg[14]_0 ,
    \xsdb_reg_reg[14]_1 ,
    \xsdb_reg_reg[1]_1 ,
    \xsdb_reg_reg[1]_2 ,
    s_di_o,
    s_dclk_o);
  output [1:0]A;
  output [0:0]u_wcnt_lcmp_q;
  output \slaveRegDo_mux_0_reg[1] ;
  output en_adv_trigger;
  output \slaveRegDo_mux_0_reg[15] ;
  output \slaveRegDo_mux_0_reg[14] ;
  output \slaveRegDo_mux_0_reg[13] ;
  output \slaveRegDo_mux_0_reg[12] ;
  output \slaveRegDo_mux_0_reg[11] ;
  output \slaveRegDo_mux_0_reg[10] ;
  output \slaveRegDo_mux_0_reg[9] ;
  output \slaveRegDo_mux_0_reg[8] ;
  output \slaveRegDo_mux_0_reg[7] ;
  output \slaveRegDo_mux_0_reg[6] ;
  output \slaveRegDo_mux_0_reg[5] ;
  output \slaveRegDo_mux_0_reg[4] ;
  output \slaveRegDo_mux_0_reg[0] ;
  input [3:0]s_daddr_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  input \xsdb_reg_reg[1]_0 ;
  input basic_trigger;
  input \xsdb_reg_reg[15]_0 ;
  input \xsdb_reg_reg[15]_1 ;
  input \xsdb_reg_reg[14]_0 ;
  input \xsdb_reg_reg[14]_1 ;
  input \xsdb_reg_reg[1]_1 ;
  input \xsdb_reg_reg[1]_2 ;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire [1:0]A;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  wire basic_trigger;
  wire [0:0]capture_qual_ctrl;
  wire en_adv_trigger;
  wire [3:0]s_daddr_o;
  wire s_dclk_o;
  wire [15:0]s_di_o;
  wire \slaveRegDo_mux_0[1]_i_13_n_0 ;
  wire \slaveRegDo_mux_0_reg[0] ;
  wire \slaveRegDo_mux_0_reg[10] ;
  wire \slaveRegDo_mux_0_reg[11] ;
  wire \slaveRegDo_mux_0_reg[12] ;
  wire \slaveRegDo_mux_0_reg[13] ;
  wire \slaveRegDo_mux_0_reg[14] ;
  wire \slaveRegDo_mux_0_reg[15] ;
  wire \slaveRegDo_mux_0_reg[1] ;
  wire \slaveRegDo_mux_0_reg[4] ;
  wire \slaveRegDo_mux_0_reg[5] ;
  wire \slaveRegDo_mux_0_reg[6] ;
  wire \slaveRegDo_mux_0_reg[7] ;
  wire \slaveRegDo_mux_0_reg[8] ;
  wire \slaveRegDo_mux_0_reg[9] ;
  wire [0:0]u_wcnt_lcmp_q;
  wire \xsdb_reg[15]_i_1__10_n_0 ;
  wire \xsdb_reg_reg[14]_0 ;
  wire \xsdb_reg_reg[14]_1 ;
  wire \xsdb_reg_reg[15]_0 ;
  wire \xsdb_reg_reg[15]_1 ;
  wire \xsdb_reg_reg[1]_0 ;
  wire \xsdb_reg_reg[1]_1 ;
  wire \xsdb_reg_reg[1]_2 ;
  wire \xsdb_reg_reg_n_0_[14] ;
  wire \xsdb_reg_reg_n_0_[15] ;

  LUT2 #(
    .INIT(4'h9)) 
    \I_YESLUT6.U_SRL32_D_i_1 
       (.I0(u_wcnt_lcmp_q),
        .I1(capture_qual_ctrl),
        .O(A[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \I_YESLUT6.U_SRL32_D_i_2 
       (.I0(basic_trigger),
        .I1(en_adv_trigger),
        .O(A[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \slaveRegDo_mux_0[14]_i_6 
       (.I0(\xsdb_reg_reg_n_0_[14] ),
        .I1(s_daddr_o[1]),
        .I2(\xsdb_reg_reg[14]_0 ),
        .I3(s_daddr_o[0]),
        .I4(\xsdb_reg_reg[14]_1 ),
        .O(\slaveRegDo_mux_0_reg[14] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \slaveRegDo_mux_0[15]_i_6 
       (.I0(\xsdb_reg_reg_n_0_[15] ),
        .I1(s_daddr_o[1]),
        .I2(\xsdb_reg_reg[15]_0 ),
        .I3(s_daddr_o[0]),
        .I4(\xsdb_reg_reg[15]_1 ),
        .O(\slaveRegDo_mux_0_reg[15] ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \slaveRegDo_mux_0[1]_i_13 
       (.I0(capture_qual_ctrl),
        .I1(s_daddr_o[1]),
        .I2(\xsdb_reg_reg[1]_1 ),
        .I3(s_daddr_o[0]),
        .I4(\xsdb_reg_reg[1]_2 ),
        .O(\slaveRegDo_mux_0[1]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hD3DF)) 
    \slaveRegDo_mux_0[1]_i_7 
       (.I0(\slaveRegDo_mux_0[1]_i_13_n_0 ),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[3]),
        .I3(\xsdb_reg_reg[1]_0 ),
        .O(\slaveRegDo_mux_0_reg[1] ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \xsdb_reg[15]_i_1__10 
       (.I0(s_daddr_o[1]),
        .I1(s_daddr_o[0]),
        .I2(s_daddr_o[3]),
        .I3(s_daddr_o[2]),
        .I4(\G_1PIPE_IFACE.s_daddr_r_reg[5] ),
        .O(\xsdb_reg[15]_i_1__10_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \xsdb_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__10_n_0 ),
        .D(s_di_o[0]),
        .Q(\slaveRegDo_mux_0_reg[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[10] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__10_n_0 ),
        .D(s_di_o[10]),
        .Q(\slaveRegDo_mux_0_reg[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[11] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__10_n_0 ),
        .D(s_di_o[11]),
        .Q(\slaveRegDo_mux_0_reg[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[12] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__10_n_0 ),
        .D(s_di_o[12]),
        .Q(\slaveRegDo_mux_0_reg[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[13] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__10_n_0 ),
        .D(s_di_o[13]),
        .Q(\slaveRegDo_mux_0_reg[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[14] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__10_n_0 ),
        .D(s_di_o[14]),
        .Q(\xsdb_reg_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[15] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__10_n_0 ),
        .D(s_di_o[15]),
        .Q(\xsdb_reg_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__10_n_0 ),
        .D(s_di_o[1]),
        .Q(capture_qual_ctrl),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__10_n_0 ),
        .D(s_di_o[2]),
        .Q(u_wcnt_lcmp_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__10_n_0 ),
        .D(s_di_o[3]),
        .Q(en_adv_trigger),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__10_n_0 ),
        .D(s_di_o[4]),
        .Q(\slaveRegDo_mux_0_reg[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__10_n_0 ),
        .D(s_di_o[5]),
        .Q(\slaveRegDo_mux_0_reg[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__10_n_0 ),
        .D(s_di_o[6]),
        .Q(\slaveRegDo_mux_0_reg[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__10_n_0 ),
        .D(s_di_o[7]),
        .Q(\slaveRegDo_mux_0_reg[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[8] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__10_n_0 ),
        .D(s_di_o[8]),
        .Q(\slaveRegDo_mux_0_reg[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[9] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__10_n_0 ),
        .D(s_di_o[9]),
        .Q(\slaveRegDo_mux_0_reg[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg_ctl" *) 
module dsi_debug_xsdbs_v1_0_2_reg_ctl__parameterized2
   (\xsdb_reg_reg[0]_0 ,
    \xsdb_reg_reg[0]_1 ,
    slaveRegDo_80,
    s_daddr_o,
    s_dwe_o,
    s_den_o,
    s_di_o,
    s_dclk_o);
  output \xsdb_reg_reg[0]_0 ;
  output \xsdb_reg_reg[0]_1 ;
  output [15:0]slaveRegDo_80;
  input [12:0]s_daddr_o;
  input s_dwe_o;
  input s_den_o;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire [12:0]s_daddr_o;
  wire s_dclk_o;
  wire s_den_o;
  wire [15:0]s_di_o;
  wire s_dwe_o;
  wire [15:0]slaveRegDo_80;
  wire \xsdb_reg[15]_i_1__7_n_0 ;
  wire \xsdb_reg_reg[0]_0 ;
  wire \xsdb_reg_reg[0]_1 ;

  LUT5 #(
    .INIT(32'h00000002)) 
    \xsdb_reg[15]_i_1__7 
       (.I0(\xsdb_reg_reg[0]_0 ),
        .I1(s_daddr_o[1]),
        .I2(s_daddr_o[0]),
        .I3(s_daddr_o[2]),
        .I4(s_daddr_o[3]),
        .O(\xsdb_reg[15]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \xsdb_reg[15]_i_2__0 
       (.I0(s_dwe_o),
        .I1(s_den_o),
        .I2(s_daddr_o[4]),
        .I3(s_daddr_o[5]),
        .I4(s_daddr_o[6]),
        .I5(\xsdb_reg_reg[0]_1 ),
        .O(\xsdb_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \xsdb_reg[15]_i_2__2 
       (.I0(s_daddr_o[12]),
        .I1(s_daddr_o[11]),
        .I2(s_daddr_o[10]),
        .I3(s_daddr_o[7]),
        .I4(s_daddr_o[9]),
        .I5(s_daddr_o[8]),
        .O(\xsdb_reg_reg[0]_1 ));
  FDRE #(
    .INIT(1'b1)) 
    \xsdb_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__7_n_0 ),
        .D(s_di_o[0]),
        .Q(slaveRegDo_80[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[10] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__7_n_0 ),
        .D(s_di_o[10]),
        .Q(slaveRegDo_80[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[11] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__7_n_0 ),
        .D(s_di_o[11]),
        .Q(slaveRegDo_80[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[12] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__7_n_0 ),
        .D(s_di_o[12]),
        .Q(slaveRegDo_80[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[13] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__7_n_0 ),
        .D(s_di_o[13]),
        .Q(slaveRegDo_80[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[14] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__7_n_0 ),
        .D(s_di_o[14]),
        .Q(slaveRegDo_80[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[15] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__7_n_0 ),
        .D(s_di_o[15]),
        .Q(slaveRegDo_80[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__7_n_0 ),
        .D(s_di_o[1]),
        .Q(slaveRegDo_80[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__7_n_0 ),
        .D(s_di_o[2]),
        .Q(slaveRegDo_80[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__7_n_0 ),
        .D(s_di_o[3]),
        .Q(slaveRegDo_80[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__7_n_0 ),
        .D(s_di_o[4]),
        .Q(slaveRegDo_80[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__7_n_0 ),
        .D(s_di_o[5]),
        .Q(slaveRegDo_80[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__7_n_0 ),
        .D(s_di_o[6]),
        .Q(slaveRegDo_80[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__7_n_0 ),
        .D(s_di_o[7]),
        .Q(slaveRegDo_80[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[8] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__7_n_0 ),
        .D(s_di_o[8]),
        .Q(slaveRegDo_80[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[9] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1__7_n_0 ),
        .D(s_di_o[9]),
        .Q(slaveRegDo_80[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg_ctl" *) 
module dsi_debug_xsdbs_v1_0_2_reg_ctl__parameterized3
   (\xsdb_reg_reg[0]_0 ,
    \xsdb_reg_reg[0]_1 ,
    slaveRegDo_82,
    \G_1PIPE_IFACE.s_daddr_r_reg[12] ,
    s_den_o,
    s_dwe_o,
    s_daddr_o,
    s_di_o,
    s_dclk_o);
  output \xsdb_reg_reg[0]_0 ;
  output \xsdb_reg_reg[0]_1 ;
  output [15:0]slaveRegDo_82;
  input \G_1PIPE_IFACE.s_daddr_r_reg[12] ;
  input s_den_o;
  input s_dwe_o;
  input [6:0]s_daddr_o;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire \G_1PIPE_IFACE.s_daddr_r_reg[12] ;
  wire [6:0]s_daddr_o;
  wire s_dclk_o;
  wire s_den_o;
  wire [15:0]s_di_o;
  wire s_dwe_o;
  wire [15:0]slaveRegDo_82;
  wire \xsdb_reg[15]_i_1_n_0 ;
  wire \xsdb_reg_reg[0]_0 ;
  wire \xsdb_reg_reg[0]_1 ;

  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \xsdb_reg[15]_i_1 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[12] ),
        .I1(s_den_o),
        .I2(s_dwe_o),
        .I3(\xsdb_reg_reg[0]_0 ),
        .I4(s_daddr_o[2]),
        .I5(\xsdb_reg_reg[0]_1 ),
        .O(\xsdb_reg[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \xsdb_reg[15]_i_3 
       (.I0(s_daddr_o[0]),
        .I1(s_daddr_o[1]),
        .O(\xsdb_reg_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \xsdb_reg[15]_i_4 
       (.I0(s_daddr_o[3]),
        .I1(s_daddr_o[4]),
        .I2(s_daddr_o[5]),
        .I3(s_daddr_o[6]),
        .O(\xsdb_reg_reg[0]_1 ));
  FDRE #(
    .INIT(1'b1)) 
    \xsdb_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1_n_0 ),
        .D(s_di_o[0]),
        .Q(slaveRegDo_82[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[10] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1_n_0 ),
        .D(s_di_o[10]),
        .Q(slaveRegDo_82[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[11] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1_n_0 ),
        .D(s_di_o[11]),
        .Q(slaveRegDo_82[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[12] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1_n_0 ),
        .D(s_di_o[12]),
        .Q(slaveRegDo_82[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[13] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1_n_0 ),
        .D(s_di_o[13]),
        .Q(slaveRegDo_82[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[14] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1_n_0 ),
        .D(s_di_o[14]),
        .Q(slaveRegDo_82[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[15] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1_n_0 ),
        .D(s_di_o[15]),
        .Q(slaveRegDo_82[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1_n_0 ),
        .D(s_di_o[1]),
        .Q(slaveRegDo_82[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1_n_0 ),
        .D(s_di_o[2]),
        .Q(slaveRegDo_82[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1_n_0 ),
        .D(s_di_o[3]),
        .Q(slaveRegDo_82[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1_n_0 ),
        .D(s_di_o[4]),
        .Q(slaveRegDo_82[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1_n_0 ),
        .D(s_di_o[5]),
        .Q(slaveRegDo_82[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1_n_0 ),
        .D(s_di_o[6]),
        .Q(slaveRegDo_82[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1_n_0 ),
        .D(s_di_o[7]),
        .Q(slaveRegDo_82[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[8] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1_n_0 ),
        .D(s_di_o[8]),
        .Q(slaveRegDo_82[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[9] 
       (.C(s_dclk_o),
        .CE(\xsdb_reg[15]_i_1_n_0 ),
        .D(s_di_o[9]),
        .Q(slaveRegDo_82[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg_p2s" *) 
module dsi_debug_xsdbs_v1_0_2_reg_p2s
   (mu_config_cs_serial_output,
    E,
    \current_state_reg[3]_0 ,
    \current_state_reg[3]_1 ,
    Q,
    shift_en_reg_0,
    s_dclk_o,
    s_dwe_o,
    s_daddr_o,
    s_den_o,
    s_di_o);
  output mu_config_cs_serial_output;
  output [0:0]E;
  output \current_state_reg[3]_0 ;
  output \current_state_reg[3]_1 ;
  output [15:0]Q;
  input [0:0]shift_en_reg_0;
  input s_dclk_o;
  input s_dwe_o;
  input [12:0]s_daddr_o;
  input s_den_o;
  input [15:0]s_di_o;

  wire [0:0]E;
  wire [15:0]Q;
  wire \cnt[3]_i_1__0_n_0 ;
  wire [3:0]cnt_reg__0;
  wire \current_state[3]_i_2__0_n_0 ;
  wire \current_state[3]_i_3__0_n_0 ;
  wire \current_state_reg[3]_0 ;
  wire \current_state_reg[3]_1 ;
  wire \current_state_reg_n_0_[0] ;
  wire \current_state_reg_n_0_[1] ;
  wire \current_state_reg_n_0_[2] ;
  wire \current_state_reg_n_0_[3] ;
  wire data_out_sel_i_1__0_n_0;
  wire data_out_sel_reg_n_0;
  wire mu_config_cs_serial_output;
  wire [3:0]next_state;
  wire \next_state_inferred__1/i__n_0 ;
  wire [3:0]p_0_in__3;
  wire [12:0]s_daddr_o;
  wire s_dclk_o;
  wire s_den_o;
  wire [15:0]s_di_o;
  wire s_dwe_o;
  wire serial_dout_reg_n_0;
  wire \shadow[0]_i_1__0_n_0 ;
  wire \shadow[10]_i_1__0_n_0 ;
  wire \shadow[11]_i_1__0_n_0 ;
  wire \shadow[12]_i_1__0_n_0 ;
  wire \shadow[13]_i_1__0_n_0 ;
  wire \shadow[14]_i_1__0_n_0 ;
  wire \shadow[15]_i_1__0_n_0 ;
  wire \shadow[1]_i_1__0_n_0 ;
  wire \shadow[2]_i_1__0_n_0 ;
  wire \shadow[3]_i_1__0_n_0 ;
  wire \shadow[4]_i_1__0_n_0 ;
  wire \shadow[5]_i_1__0_n_0 ;
  wire \shadow[6]_i_1__0_n_0 ;
  wire \shadow[7]_i_1__0_n_0 ;
  wire \shadow[8]_i_1__0_n_0 ;
  wire \shadow[9]_i_1__0_n_0 ;
  wire \shadow_reg_n_0_[0] ;
  wire \shadow_reg_n_0_[10] ;
  wire \shadow_reg_n_0_[11] ;
  wire \shadow_reg_n_0_[12] ;
  wire \shadow_reg_n_0_[13] ;
  wire \shadow_reg_n_0_[14] ;
  wire \shadow_reg_n_0_[15] ;
  wire \shadow_reg_n_0_[1] ;
  wire \shadow_reg_n_0_[2] ;
  wire \shadow_reg_n_0_[3] ;
  wire \shadow_reg_n_0_[4] ;
  wire \shadow_reg_n_0_[5] ;
  wire \shadow_reg_n_0_[6] ;
  wire \shadow_reg_n_0_[7] ;
  wire \shadow_reg_n_0_[8] ;
  wire \shadow_reg_n_0_[9] ;
  wire shift_en_i_1__0_n_0;
  wire [0:0]shift_en_reg_0;

  LUT1 #(
    .INIT(2'h1)) 
    \cnt[0]_i_1__0 
       (.I0(cnt_reg__0[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt[1]_i_1__0 
       (.I0(cnt_reg__0[0]),
        .I1(cnt_reg__0[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt[2]_i_1__0 
       (.I0(cnt_reg__0[2]),
        .I1(cnt_reg__0[1]),
        .I2(cnt_reg__0[0]),
        .O(p_0_in__3[2]));
  LUT4 #(
    .INIT(16'hFFEB)) 
    \cnt[3]_i_1__0 
       (.I0(\current_state_reg_n_0_[0] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .O(\cnt[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt[3]_i_2__0 
       (.I0(cnt_reg__0[3]),
        .I1(cnt_reg__0[0]),
        .I2(cnt_reg__0[1]),
        .I3(cnt_reg__0[2]),
        .O(p_0_in__3[3]));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(p_0_in__3[0]),
        .Q(cnt_reg__0[0]),
        .R(\cnt[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(p_0_in__3[1]),
        .Q(cnt_reg__0[1]),
        .R(\cnt[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(p_0_in__3[2]),
        .Q(cnt_reg__0[2]),
        .R(\cnt[3]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(p_0_in__3[3]),
        .Q(cnt_reg__0[3]),
        .R(\cnt[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFF88888FFFFFFFF)) 
    \current_state[0]_i_1__1 
       (.I0(\current_state_reg_n_0_[0] ),
        .I1(\current_state[3]_i_2__0_n_0 ),
        .I2(\current_state_reg_n_0_[3] ),
        .I3(\current_state_reg_n_0_[2] ),
        .I4(\current_state[3]_i_3__0_n_0 ),
        .I5(\next_state_inferred__1/i__n_0 ),
        .O(next_state[0]));
  LUT4 #(
    .INIT(16'h4000)) 
    \current_state[1]_i_1__1 
       (.I0(\current_state[3]_i_2__0_n_0 ),
        .I1(\current_state_reg_n_0_[0] ),
        .I2(\next_state_inferred__1/i__n_0 ),
        .I3(s_dwe_o),
        .O(next_state[1]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \current_state[2]_i_1__0 
       (.I0(\next_state_inferred__1/i__n_0 ),
        .I1(\current_state_reg_n_0_[2] ),
        .I2(\current_state[3]_i_3__0_n_0 ),
        .I3(\current_state_reg_n_0_[1] ),
        .O(next_state[2]));
  LUT6 #(
    .INIT(64'h0020AAAA00200020)) 
    \current_state[3]_i_1__0 
       (.I0(\next_state_inferred__1/i__n_0 ),
        .I1(\current_state[3]_i_2__0_n_0 ),
        .I2(\current_state_reg_n_0_[0] ),
        .I3(s_dwe_o),
        .I4(\current_state[3]_i_3__0_n_0 ),
        .I5(\current_state_reg_n_0_[3] ),
        .O(next_state[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \current_state[3]_i_2__0 
       (.I0(s_daddr_o[10]),
        .I1(s_den_o),
        .I2(s_daddr_o[11]),
        .I3(s_daddr_o[12]),
        .I4(\current_state_reg[3]_0 ),
        .I5(\current_state_reg[3]_1 ),
        .O(\current_state[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \current_state[3]_i_3__0 
       (.I0(cnt_reg__0[3]),
        .I1(cnt_reg__0[0]),
        .I2(cnt_reg__0[1]),
        .I3(cnt_reg__0[2]),
        .O(\current_state[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \current_state[3]_i_4 
       (.I0(s_daddr_o[9]),
        .I1(s_daddr_o[8]),
        .I2(s_daddr_o[7]),
        .I3(s_daddr_o[6]),
        .I4(s_daddr_o[5]),
        .I5(s_daddr_o[4]),
        .O(\current_state_reg[3]_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \current_state[3]_i_5 
       (.I0(s_daddr_o[3]),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[0]),
        .I3(s_daddr_o[1]),
        .O(\current_state_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_state_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(next_state[0]),
        .Q(\current_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_state_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(next_state[1]),
        .Q(\current_state_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_state_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(next_state[2]),
        .Q(\current_state_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_state_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(next_state[3]),
        .Q(\current_state_reg_n_0_[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    data_out_sel_i_1__0
       (.I0(\current_state_reg_n_0_[1] ),
        .I1(\current_state_reg_n_0_[0] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[3] ),
        .O(data_out_sel_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    data_out_sel_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(data_out_sel_i_1__0_n_0),
        .Q(data_out_sel_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0116)) 
    \next_state_inferred__1/i_ 
       (.I0(\current_state_reg_n_0_[0] ),
        .I1(\current_state_reg_n_0_[1] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[3] ),
        .O(\next_state_inferred__1/i__n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[0] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[1]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[10] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[11]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[11] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[12]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[12] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[13]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[13] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[14]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[14] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[15]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[15] 
       (.C(s_dclk_o),
        .CE(E),
        .D(shift_en_reg_0),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[1] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[2] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[3]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[3] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[4]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[4] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[5]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[5] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[6]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[6] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[7]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[7] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[8]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[8] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[9]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[9] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[10]),
        .Q(Q[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAC)) 
    serial_data_o
       (.I0(serial_dout_reg_n_0),
        .I1(shift_en_reg_0),
        .I2(data_out_sel_reg_n_0),
        .O(mu_config_cs_serial_output));
  FDRE #(
    .INIT(1'b0)) 
    serial_dout_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow_reg_n_0_[0] ),
        .Q(serial_dout_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[0]_i_1__0 
       (.I0(\shadow_reg_n_0_[1] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[0]),
        .O(\shadow[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[10]_i_1__0 
       (.I0(\shadow_reg_n_0_[11] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[10]),
        .O(\shadow[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[11]_i_1__0 
       (.I0(\shadow_reg_n_0_[12] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[11]),
        .O(\shadow[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[12]_i_1__0 
       (.I0(\shadow_reg_n_0_[13] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[12]),
        .O(\shadow[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[13]_i_1__0 
       (.I0(\shadow_reg_n_0_[14] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[13]),
        .O(\shadow[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[14]_i_1__0 
       (.I0(\shadow_reg_n_0_[15] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[14]),
        .O(\shadow[14]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \shadow[15]_i_1__0 
       (.I0(s_di_o[15]),
        .I1(\current_state_reg_n_0_[0] ),
        .I2(\current_state_reg_n_0_[1] ),
        .I3(\current_state_reg_n_0_[2] ),
        .I4(\current_state_reg_n_0_[3] ),
        .O(\shadow[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[1]_i_1__0 
       (.I0(\shadow_reg_n_0_[2] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[1]),
        .O(\shadow[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[2]_i_1__0 
       (.I0(\shadow_reg_n_0_[3] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[2]),
        .O(\shadow[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[3]_i_1__0 
       (.I0(\shadow_reg_n_0_[4] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[3]),
        .O(\shadow[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[4]_i_1__0 
       (.I0(\shadow_reg_n_0_[5] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[4]),
        .O(\shadow[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[5]_i_1__0 
       (.I0(\shadow_reg_n_0_[6] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[5]),
        .O(\shadow[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[6]_i_1__0 
       (.I0(\shadow_reg_n_0_[7] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[6]),
        .O(\shadow[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[7]_i_1__0 
       (.I0(\shadow_reg_n_0_[8] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[7]),
        .O(\shadow[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[8]_i_1__0 
       (.I0(\shadow_reg_n_0_[9] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[8]),
        .O(\shadow[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[9]_i_1__0 
       (.I0(\shadow_reg_n_0_[10] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[9]),
        .O(\shadow[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[0]_i_1__0_n_0 ),
        .Q(\shadow_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[10] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[10]_i_1__0_n_0 ),
        .Q(\shadow_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[11] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[11]_i_1__0_n_0 ),
        .Q(\shadow_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[12] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[12]_i_1__0_n_0 ),
        .Q(\shadow_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[13] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[13]_i_1__0_n_0 ),
        .Q(\shadow_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[14] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[14]_i_1__0_n_0 ),
        .Q(\shadow_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[15] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[15]_i_1__0_n_0 ),
        .Q(\shadow_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[1]_i_1__0_n_0 ),
        .Q(\shadow_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[2]_i_1__0_n_0 ),
        .Q(\shadow_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[3]_i_1__0_n_0 ),
        .Q(\shadow_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[4]_i_1__0_n_0 ),
        .Q(\shadow_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[5] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[5]_i_1__0_n_0 ),
        .Q(\shadow_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[6] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[6]_i_1__0_n_0 ),
        .Q(\shadow_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[7] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[7]_i_1__0_n_0 ),
        .Q(\shadow_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[8] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[8]_i_1__0_n_0 ),
        .Q(\shadow_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[9] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[9]_i_1__0_n_0 ),
        .Q(\shadow_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0110)) 
    shift_en_i_1__0
       (.I0(\current_state_reg_n_0_[0] ),
        .I1(\current_state_reg_n_0_[1] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[3] ),
        .O(shift_en_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    shift_en_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(shift_en_i_1__0_n_0),
        .Q(E),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg_p2s" *) 
module dsi_debug_xsdbs_v1_0_2_reg_p2s__parameterized0
   (tc_config_cs_serial_output,
    E,
    Q,
    shift_en_reg_0,
    s_dclk_o,
    s_dwe_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[9] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3] ,
    s_daddr_o,
    s_den_o,
    s_di_o);
  output tc_config_cs_serial_output;
  output [0:0]E;
  output [15:0]Q;
  input [0:0]shift_en_reg_0;
  input s_dclk_o;
  input s_dwe_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[9] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  input [2:0]s_daddr_o;
  input s_den_o;
  input [15:0]s_di_o;

  wire [0:0]E;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[9] ;
  wire [15:0]Q;
  wire \cnt[3]_i_1__1_n_0 ;
  wire [3:0]cnt_reg__0;
  wire \current_state[3]_i_2_n_0 ;
  wire \current_state[3]_i_3__1_n_0 ;
  wire \current_state_reg_n_0_[0] ;
  wire \current_state_reg_n_0_[1] ;
  wire \current_state_reg_n_0_[2] ;
  wire \current_state_reg_n_0_[3] ;
  wire data_out_sel_i_1__1_n_0;
  wire data_out_sel_reg_n_0;
  wire [3:0]next_state;
  wire \next_state_inferred__1/i__n_0 ;
  wire [3:0]p_0_in__4;
  wire [2:0]s_daddr_o;
  wire s_dclk_o;
  wire s_den_o;
  wire [15:0]s_di_o;
  wire s_dwe_o;
  wire serial_dout_reg_n_0;
  wire \shadow[0]_i_1__1_n_0 ;
  wire \shadow[10]_i_1__1_n_0 ;
  wire \shadow[11]_i_1__1_n_0 ;
  wire \shadow[12]_i_1__1_n_0 ;
  wire \shadow[13]_i_1__1_n_0 ;
  wire \shadow[14]_i_1__1_n_0 ;
  wire \shadow[15]_i_1__1_n_0 ;
  wire \shadow[1]_i_1__1_n_0 ;
  wire \shadow[2]_i_1__1_n_0 ;
  wire \shadow[3]_i_1__1_n_0 ;
  wire \shadow[4]_i_1__1_n_0 ;
  wire \shadow[5]_i_1__1_n_0 ;
  wire \shadow[6]_i_1__1_n_0 ;
  wire \shadow[7]_i_1__1_n_0 ;
  wire \shadow[8]_i_1__1_n_0 ;
  wire \shadow[9]_i_1__1_n_0 ;
  wire \shadow_reg_n_0_[0] ;
  wire \shadow_reg_n_0_[10] ;
  wire \shadow_reg_n_0_[11] ;
  wire \shadow_reg_n_0_[12] ;
  wire \shadow_reg_n_0_[13] ;
  wire \shadow_reg_n_0_[14] ;
  wire \shadow_reg_n_0_[15] ;
  wire \shadow_reg_n_0_[1] ;
  wire \shadow_reg_n_0_[2] ;
  wire \shadow_reg_n_0_[3] ;
  wire \shadow_reg_n_0_[4] ;
  wire \shadow_reg_n_0_[5] ;
  wire \shadow_reg_n_0_[6] ;
  wire \shadow_reg_n_0_[7] ;
  wire \shadow_reg_n_0_[8] ;
  wire \shadow_reg_n_0_[9] ;
  wire shift_en_i_1__1_n_0;
  wire [0:0]shift_en_reg_0;
  wire tc_config_cs_serial_output;

  LUT1 #(
    .INIT(2'h1)) 
    \cnt[0]_i_1__1 
       (.I0(cnt_reg__0[0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt[1]_i_1__1 
       (.I0(cnt_reg__0[0]),
        .I1(cnt_reg__0[1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt[2]_i_1__1 
       (.I0(cnt_reg__0[2]),
        .I1(cnt_reg__0[1]),
        .I2(cnt_reg__0[0]),
        .O(p_0_in__4[2]));
  LUT4 #(
    .INIT(16'hFFEB)) 
    \cnt[3]_i_1__1 
       (.I0(\current_state_reg_n_0_[0] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .O(\cnt[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt[3]_i_2__1 
       (.I0(cnt_reg__0[3]),
        .I1(cnt_reg__0[0]),
        .I2(cnt_reg__0[1]),
        .I3(cnt_reg__0[2]),
        .O(p_0_in__4[3]));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(p_0_in__4[0]),
        .Q(cnt_reg__0[0]),
        .R(\cnt[3]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(p_0_in__4[1]),
        .Q(cnt_reg__0[1]),
        .R(\cnt[3]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(p_0_in__4[2]),
        .Q(cnt_reg__0[2]),
        .R(\cnt[3]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(p_0_in__4[3]),
        .Q(cnt_reg__0[3]),
        .R(\cnt[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF88888FFFFFFFF)) 
    \current_state[0]_i_1__0 
       (.I0(\current_state_reg_n_0_[0] ),
        .I1(\current_state[3]_i_2_n_0 ),
        .I2(\current_state_reg_n_0_[3] ),
        .I3(\current_state_reg_n_0_[2] ),
        .I4(\current_state[3]_i_3__1_n_0 ),
        .I5(\next_state_inferred__1/i__n_0 ),
        .O(next_state[0]));
  LUT4 #(
    .INIT(16'h4000)) 
    \current_state[1]_i_1__0 
       (.I0(\current_state[3]_i_2_n_0 ),
        .I1(\current_state_reg_n_0_[0] ),
        .I2(\next_state_inferred__1/i__n_0 ),
        .I3(s_dwe_o),
        .O(next_state[1]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \current_state[2]_i_1__1 
       (.I0(\next_state_inferred__1/i__n_0 ),
        .I1(\current_state_reg_n_0_[2] ),
        .I2(\current_state[3]_i_3__1_n_0 ),
        .I3(\current_state_reg_n_0_[1] ),
        .O(next_state[2]));
  LUT6 #(
    .INIT(64'h0020AAAA00200020)) 
    \current_state[3]_i_1 
       (.I0(\next_state_inferred__1/i__n_0 ),
        .I1(\current_state[3]_i_2_n_0 ),
        .I2(\current_state_reg_n_0_[0] ),
        .I3(s_dwe_o),
        .I4(\current_state[3]_i_3__1_n_0 ),
        .I5(\current_state_reg_n_0_[3] ),
        .O(next_state[3]));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \current_state[3]_i_2 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[9] ),
        .I1(\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .I2(s_daddr_o[1]),
        .I3(s_daddr_o[2]),
        .I4(s_den_o),
        .I5(s_daddr_o[0]),
        .O(\current_state[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \current_state[3]_i_3__1 
       (.I0(cnt_reg__0[3]),
        .I1(cnt_reg__0[0]),
        .I2(cnt_reg__0[1]),
        .I3(cnt_reg__0[2]),
        .O(\current_state[3]_i_3__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_state_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(next_state[0]),
        .Q(\current_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_state_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(next_state[1]),
        .Q(\current_state_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_state_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(next_state[2]),
        .Q(\current_state_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_state_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(next_state[3]),
        .Q(\current_state_reg_n_0_[3] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    data_out_sel_i_1__1
       (.I0(\current_state_reg_n_0_[1] ),
        .I1(\current_state_reg_n_0_[0] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[3] ),
        .O(data_out_sel_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    data_out_sel_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(data_out_sel_i_1__1_n_0),
        .Q(data_out_sel_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0116)) 
    \next_state_inferred__1/i_ 
       (.I0(\current_state_reg_n_0_[0] ),
        .I1(\current_state_reg_n_0_[1] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[3] ),
        .O(\next_state_inferred__1/i__n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[0] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[1]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[10] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[11]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[11] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[12]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[12] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[13]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[13] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[14]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[14] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[15]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[15] 
       (.C(s_dclk_o),
        .CE(E),
        .D(shift_en_reg_0),
        .Q(Q[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[1] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[2] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[3]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[3] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[4]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[4] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[5]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[5] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[6]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[6] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[7]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[7] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[8]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[8] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[9]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[9] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q[10]),
        .Q(Q[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAC)) 
    serial_data_o
       (.I0(serial_dout_reg_n_0),
        .I1(shift_en_reg_0),
        .I2(data_out_sel_reg_n_0),
        .O(tc_config_cs_serial_output));
  FDRE #(
    .INIT(1'b0)) 
    serial_dout_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow_reg_n_0_[0] ),
        .Q(serial_dout_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[0]_i_1__1 
       (.I0(\shadow_reg_n_0_[1] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[0]),
        .O(\shadow[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[10]_i_1__1 
       (.I0(\shadow_reg_n_0_[11] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[10]),
        .O(\shadow[10]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[11]_i_1__1 
       (.I0(\shadow_reg_n_0_[12] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[11]),
        .O(\shadow[11]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[12]_i_1__1 
       (.I0(\shadow_reg_n_0_[13] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[12]),
        .O(\shadow[12]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[13]_i_1__1 
       (.I0(\shadow_reg_n_0_[14] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[13]),
        .O(\shadow[13]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[14]_i_1__1 
       (.I0(\shadow_reg_n_0_[15] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[14]),
        .O(\shadow[14]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \shadow[15]_i_1__1 
       (.I0(s_di_o[15]),
        .I1(\current_state_reg_n_0_[0] ),
        .I2(\current_state_reg_n_0_[1] ),
        .I3(\current_state_reg_n_0_[2] ),
        .I4(\current_state_reg_n_0_[3] ),
        .O(\shadow[15]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[1]_i_1__1 
       (.I0(\shadow_reg_n_0_[2] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[1]),
        .O(\shadow[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[2]_i_1__1 
       (.I0(\shadow_reg_n_0_[3] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[2]),
        .O(\shadow[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[3]_i_1__1 
       (.I0(\shadow_reg_n_0_[4] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[3]),
        .O(\shadow[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[4]_i_1__1 
       (.I0(\shadow_reg_n_0_[5] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[4]),
        .O(\shadow[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[5]_i_1__1 
       (.I0(\shadow_reg_n_0_[6] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[5]),
        .O(\shadow[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[6]_i_1__1 
       (.I0(\shadow_reg_n_0_[7] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[6]),
        .O(\shadow[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[7]_i_1__1 
       (.I0(\shadow_reg_n_0_[8] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[7]),
        .O(\shadow[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[8]_i_1__1 
       (.I0(\shadow_reg_n_0_[9] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[8]),
        .O(\shadow[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[9]_i_1__1 
       (.I0(\shadow_reg_n_0_[10] ),
        .I1(\current_state_reg_n_0_[3] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[1] ),
        .I4(\current_state_reg_n_0_[0] ),
        .I5(s_di_o[9]),
        .O(\shadow[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[0]_i_1__1_n_0 ),
        .Q(\shadow_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[10] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[10]_i_1__1_n_0 ),
        .Q(\shadow_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[11] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[11]_i_1__1_n_0 ),
        .Q(\shadow_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[12] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[12]_i_1__1_n_0 ),
        .Q(\shadow_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[13] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[13]_i_1__1_n_0 ),
        .Q(\shadow_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[14] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[14]_i_1__1_n_0 ),
        .Q(\shadow_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[15] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[15]_i_1__1_n_0 ),
        .Q(\shadow_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[1]_i_1__1_n_0 ),
        .Q(\shadow_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[2]_i_1__1_n_0 ),
        .Q(\shadow_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[3]_i_1__1_n_0 ),
        .Q(\shadow_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[4]_i_1__1_n_0 ),
        .Q(\shadow_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[5] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[5]_i_1__1_n_0 ),
        .Q(\shadow_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[6] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[6]_i_1__1_n_0 ),
        .Q(\shadow_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[7] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[7]_i_1__1_n_0 ),
        .Q(\shadow_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[8] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[8]_i_1__1_n_0 ),
        .Q(\shadow_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[9] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[9]_i_1__1_n_0 ),
        .Q(\shadow_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0110)) 
    shift_en_i_1__1
       (.I0(\current_state_reg_n_0_[0] ),
        .I1(\current_state_reg_n_0_[1] ),
        .I2(\current_state_reg_n_0_[2] ),
        .I3(\current_state_reg_n_0_[3] ),
        .O(shift_en_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    shift_en_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(shift_en_i_1__1_n_0),
        .Q(E),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg_p2s" *) 
module dsi_debug_xsdbs_v1_0_2_reg_p2s__parameterized1
   (capture_ctrl_config_serial_output,
    E,
    \slaveRegDo_mux_3_reg[13] ,
    Q,
    \slaveRegDo_mux_3_reg[12] ,
    \slaveRegDo_mux_3_reg[11] ,
    \slaveRegDo_mux_3_reg[9] ,
    \slaveRegDo_mux_3_reg[8] ,
    \slaveRegDo_mux_3_reg[6] ,
    \slaveRegDo_mux_3_reg[5] ,
    \slaveRegDo_mux_3_reg[0] ,
    \slaveRegDo_mux_3_reg[1] ,
    \slaveRegDo_mux_3_reg[2] ,
    \slaveRegDo_mux_3_reg[3] ,
    \slaveRegDo_mux_3_reg[4] ,
    \slaveRegDo_mux_3_reg[7] ,
    \slaveRegDo_mux_3_reg[10] ,
    \slaveRegDo_mux_3_reg[15] ,
    \slaveRegDo_mux_3_reg[0]_0 ,
    D,
    s_dclk_o,
    s_daddr_o,
    \xsdb_reg_reg[13] ,
    \xsdb_reg_reg[12] ,
    \xsdb_reg_reg[11] ,
    \xsdb_reg_reg[9] ,
    \xsdb_reg_reg[8] ,
    \xsdb_reg_reg[6] ,
    \xsdb_reg_reg[5] ,
    slaveRegDo_ff9,
    \G_1PIPE_IFACE.s_daddr_r_reg[3] ,
    \xsdb_reg_reg[1] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[0] ,
    \xsdb_reg_reg[2] ,
    \xsdb_reg_reg[3] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[2] ,
    \xsdb_reg_reg[4] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[1] ,
    \xsdb_reg_reg[7] ,
    \xsdb_reg_reg[10] ,
    \xsdb_reg_reg[15] ,
    s_dwe_o,
    s_den_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_0 ,
    s_di_o);
  output capture_ctrl_config_serial_output;
  output [0:0]E;
  output \slaveRegDo_mux_3_reg[13] ;
  output [0:0]Q;
  output \slaveRegDo_mux_3_reg[12] ;
  output \slaveRegDo_mux_3_reg[11] ;
  output \slaveRegDo_mux_3_reg[9] ;
  output \slaveRegDo_mux_3_reg[8] ;
  output \slaveRegDo_mux_3_reg[6] ;
  output \slaveRegDo_mux_3_reg[5] ;
  output \slaveRegDo_mux_3_reg[0] ;
  output \slaveRegDo_mux_3_reg[1] ;
  output \slaveRegDo_mux_3_reg[2] ;
  output \slaveRegDo_mux_3_reg[3] ;
  output \slaveRegDo_mux_3_reg[4] ;
  output \slaveRegDo_mux_3_reg[7] ;
  output \slaveRegDo_mux_3_reg[10] ;
  output \slaveRegDo_mux_3_reg[15] ;
  output \slaveRegDo_mux_3_reg[0]_0 ;
  input [0:0]D;
  input s_dclk_o;
  input [10:0]s_daddr_o;
  input \xsdb_reg_reg[13] ;
  input \xsdb_reg_reg[12] ;
  input \xsdb_reg_reg[11] ;
  input \xsdb_reg_reg[9] ;
  input \xsdb_reg_reg[8] ;
  input \xsdb_reg_reg[6] ;
  input \xsdb_reg_reg[5] ;
  input [0:0]slaveRegDo_ff9;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  input \xsdb_reg_reg[1] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[0] ;
  input \xsdb_reg_reg[2] ;
  input \xsdb_reg_reg[3] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[2] ;
  input \xsdb_reg_reg[4] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[1] ;
  input \xsdb_reg_reg[7] ;
  input \xsdb_reg_reg[10] ;
  input \xsdb_reg_reg[15] ;
  input s_dwe_o;
  input s_den_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_0 ;
  input [15:0]s_di_o;

  wire [0:0]D;
  wire [0:0]E;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[0] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[1] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[2] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_0 ;
  wire [0:0]Q;
  wire capture_ctrl_config_serial_output;
  wire \cnt[3]_i_1_n_0 ;
  wire [3:0]cnt_reg__0;
  wire [3:0]current_state;
  wire \current_state[3]_i_2__1_n_0 ;
  wire \current_state[3]_i_3_n_0 ;
  wire data_out_sel;
  wire data_out_sel_i_1_n_0;
  wire [3:0]next_state;
  wire \next_state_inferred__1/i__n_0 ;
  wire [3:0]p_0_in__2;
  wire [15:0]parallel_dout;
  wire [10:0]s_daddr_o;
  wire s_dclk_o;
  wire s_den_o;
  wire [15:0]s_di_o;
  wire s_dwe_o;
  wire serial_dout;
  wire \shadow[0]_i_1_n_0 ;
  wire \shadow[10]_i_1_n_0 ;
  wire \shadow[11]_i_1_n_0 ;
  wire \shadow[12]_i_1_n_0 ;
  wire \shadow[13]_i_1_n_0 ;
  wire \shadow[14]_i_1_n_0 ;
  wire \shadow[15]_i_1_n_0 ;
  wire \shadow[1]_i_1_n_0 ;
  wire \shadow[2]_i_1_n_0 ;
  wire \shadow[3]_i_1_n_0 ;
  wire \shadow[4]_i_1_n_0 ;
  wire \shadow[5]_i_1_n_0 ;
  wire \shadow[6]_i_1_n_0 ;
  wire \shadow[7]_i_1_n_0 ;
  wire \shadow[8]_i_1_n_0 ;
  wire \shadow[9]_i_1_n_0 ;
  wire \shadow_reg_n_0_[0] ;
  wire \shadow_reg_n_0_[10] ;
  wire \shadow_reg_n_0_[11] ;
  wire \shadow_reg_n_0_[12] ;
  wire \shadow_reg_n_0_[13] ;
  wire \shadow_reg_n_0_[14] ;
  wire \shadow_reg_n_0_[15] ;
  wire \shadow_reg_n_0_[1] ;
  wire \shadow_reg_n_0_[2] ;
  wire \shadow_reg_n_0_[3] ;
  wire \shadow_reg_n_0_[4] ;
  wire \shadow_reg_n_0_[5] ;
  wire \shadow_reg_n_0_[6] ;
  wire \shadow_reg_n_0_[7] ;
  wire \shadow_reg_n_0_[8] ;
  wire \shadow_reg_n_0_[9] ;
  wire shift_en_i_1_n_0;
  wire [0:0]slaveRegDo_ff9;
  wire \slaveRegDo_mux_3_reg[0] ;
  wire \slaveRegDo_mux_3_reg[0]_0 ;
  wire \slaveRegDo_mux_3_reg[10] ;
  wire \slaveRegDo_mux_3_reg[11] ;
  wire \slaveRegDo_mux_3_reg[12] ;
  wire \slaveRegDo_mux_3_reg[13] ;
  wire \slaveRegDo_mux_3_reg[15] ;
  wire \slaveRegDo_mux_3_reg[1] ;
  wire \slaveRegDo_mux_3_reg[2] ;
  wire \slaveRegDo_mux_3_reg[3] ;
  wire \slaveRegDo_mux_3_reg[4] ;
  wire \slaveRegDo_mux_3_reg[5] ;
  wire \slaveRegDo_mux_3_reg[6] ;
  wire \slaveRegDo_mux_3_reg[7] ;
  wire \slaveRegDo_mux_3_reg[8] ;
  wire \slaveRegDo_mux_3_reg[9] ;
  wire \xsdb_reg_reg[10] ;
  wire \xsdb_reg_reg[11] ;
  wire \xsdb_reg_reg[12] ;
  wire \xsdb_reg_reg[13] ;
  wire \xsdb_reg_reg[15] ;
  wire \xsdb_reg_reg[1] ;
  wire \xsdb_reg_reg[2] ;
  wire \xsdb_reg_reg[3] ;
  wire \xsdb_reg_reg[4] ;
  wire \xsdb_reg_reg[5] ;
  wire \xsdb_reg_reg[6] ;
  wire \xsdb_reg_reg[7] ;
  wire \xsdb_reg_reg[8] ;
  wire \xsdb_reg_reg[9] ;

  LUT1 #(
    .INIT(2'h1)) 
    \cnt[0]_i_1 
       (.I0(cnt_reg__0[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \cnt[1]_i_1 
       (.I0(cnt_reg__0[0]),
        .I1(cnt_reg__0[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \cnt[2]_i_1 
       (.I0(cnt_reg__0[2]),
        .I1(cnt_reg__0[1]),
        .I2(cnt_reg__0[0]),
        .O(p_0_in__2[2]));
  LUT4 #(
    .INIT(16'hFFEB)) 
    \cnt[3]_i_1 
       (.I0(current_state[0]),
        .I1(current_state[3]),
        .I2(current_state[2]),
        .I3(current_state[1]),
        .O(\cnt[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \cnt[3]_i_2 
       (.I0(cnt_reg__0[3]),
        .I1(cnt_reg__0[0]),
        .I2(cnt_reg__0[1]),
        .I3(cnt_reg__0[2]),
        .O(p_0_in__2[3]));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(p_0_in__2[0]),
        .Q(cnt_reg__0[0]),
        .R(\cnt[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(p_0_in__2[1]),
        .Q(cnt_reg__0[1]),
        .R(\cnt[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(p_0_in__2[2]),
        .Q(cnt_reg__0[2]),
        .R(\cnt[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cnt_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(p_0_in__2[3]),
        .Q(cnt_reg__0[3]),
        .R(\cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF88888FFFFFFFF)) 
    \current_state[0]_i_1__2 
       (.I0(current_state[0]),
        .I1(\current_state[3]_i_2__1_n_0 ),
        .I2(current_state[3]),
        .I3(current_state[2]),
        .I4(\current_state[3]_i_3_n_0 ),
        .I5(\next_state_inferred__1/i__n_0 ),
        .O(next_state[0]));
  LUT4 #(
    .INIT(16'h4000)) 
    \current_state[1]_i_1__2 
       (.I0(\current_state[3]_i_2__1_n_0 ),
        .I1(current_state[0]),
        .I2(\next_state_inferred__1/i__n_0 ),
        .I3(s_dwe_o),
        .O(next_state[1]));
  LUT4 #(
    .INIT(16'hAA08)) 
    \current_state[2]_i_1 
       (.I0(\next_state_inferred__1/i__n_0 ),
        .I1(current_state[2]),
        .I2(\current_state[3]_i_3_n_0 ),
        .I3(current_state[1]),
        .O(next_state[2]));
  LUT6 #(
    .INIT(64'h0020AAAA00200020)) 
    \current_state[3]_i_1__1 
       (.I0(\next_state_inferred__1/i__n_0 ),
        .I1(\current_state[3]_i_2__1_n_0 ),
        .I2(current_state[0]),
        .I3(s_dwe_o),
        .I4(\current_state[3]_i_3_n_0 ),
        .I5(current_state[3]),
        .O(next_state[3]));
  LUT6 #(
    .INIT(64'hFFFFFF7FFFFFFFFF)) 
    \current_state[3]_i_2__1 
       (.I0(s_den_o),
        .I1(s_daddr_o[0]),
        .I2(s_daddr_o[1]),
        .I3(\G_1PIPE_IFACE.s_daddr_r_reg[3]_0 ),
        .I4(\slaveRegDo_mux_3_reg[0]_0 ),
        .I5(s_daddr_o[10]),
        .O(\current_state[3]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \current_state[3]_i_3 
       (.I0(cnt_reg__0[3]),
        .I1(cnt_reg__0[0]),
        .I2(cnt_reg__0[1]),
        .I3(cnt_reg__0[2]),
        .O(\current_state[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \current_state_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(next_state[0]),
        .Q(current_state[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_state_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(next_state[1]),
        .Q(current_state[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_state_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(next_state[2]),
        .Q(current_state[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \current_state_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(next_state[3]),
        .Q(current_state[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    data_out_sel_i_1
       (.I0(current_state[1]),
        .I1(current_state[0]),
        .I2(current_state[2]),
        .I3(current_state[3]),
        .O(data_out_sel_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    data_out_sel_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(data_out_sel_i_1_n_0),
        .Q(data_out_sel),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0116)) 
    \next_state_inferred__1/i_ 
       (.I0(current_state[0]),
        .I1(current_state[1]),
        .I2(current_state[2]),
        .I3(current_state[3]),
        .O(\next_state_inferred__1/i__n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[0] 
       (.C(s_dclk_o),
        .CE(E),
        .D(parallel_dout[1]),
        .Q(parallel_dout[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[10] 
       (.C(s_dclk_o),
        .CE(E),
        .D(parallel_dout[11]),
        .Q(parallel_dout[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[11] 
       (.C(s_dclk_o),
        .CE(E),
        .D(parallel_dout[12]),
        .Q(parallel_dout[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[12] 
       (.C(s_dclk_o),
        .CE(E),
        .D(parallel_dout[13]),
        .Q(parallel_dout[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[13] 
       (.C(s_dclk_o),
        .CE(E),
        .D(Q),
        .Q(parallel_dout[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[14] 
       (.C(s_dclk_o),
        .CE(E),
        .D(parallel_dout[15]),
        .Q(Q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[15] 
       (.C(s_dclk_o),
        .CE(E),
        .D(D),
        .Q(parallel_dout[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[1] 
       (.C(s_dclk_o),
        .CE(E),
        .D(parallel_dout[2]),
        .Q(parallel_dout[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[2] 
       (.C(s_dclk_o),
        .CE(E),
        .D(parallel_dout[3]),
        .Q(parallel_dout[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[3] 
       (.C(s_dclk_o),
        .CE(E),
        .D(parallel_dout[4]),
        .Q(parallel_dout[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[4] 
       (.C(s_dclk_o),
        .CE(E),
        .D(parallel_dout[5]),
        .Q(parallel_dout[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[5] 
       (.C(s_dclk_o),
        .CE(E),
        .D(parallel_dout[6]),
        .Q(parallel_dout[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[6] 
       (.C(s_dclk_o),
        .CE(E),
        .D(parallel_dout[7]),
        .Q(parallel_dout[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[7] 
       (.C(s_dclk_o),
        .CE(E),
        .D(parallel_dout[8]),
        .Q(parallel_dout[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[8] 
       (.C(s_dclk_o),
        .CE(E),
        .D(parallel_dout[9]),
        .Q(parallel_dout[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \parallel_dout_reg[9] 
       (.C(s_dclk_o),
        .CE(E),
        .D(parallel_dout[10]),
        .Q(parallel_dout[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAC)) 
    serial_data_o
       (.I0(serial_dout),
        .I1(D),
        .I2(data_out_sel),
        .O(capture_ctrl_config_serial_output));
  FDRE #(
    .INIT(1'b0)) 
    serial_dout_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow_reg_n_0_[0] ),
        .Q(serial_dout),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[0]_i_1 
       (.I0(\shadow_reg_n_0_[1] ),
        .I1(current_state[3]),
        .I2(current_state[2]),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .I5(s_di_o[0]),
        .O(\shadow[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[10]_i_1 
       (.I0(\shadow_reg_n_0_[11] ),
        .I1(current_state[3]),
        .I2(current_state[2]),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .I5(s_di_o[10]),
        .O(\shadow[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[11]_i_1 
       (.I0(\shadow_reg_n_0_[12] ),
        .I1(current_state[3]),
        .I2(current_state[2]),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .I5(s_di_o[11]),
        .O(\shadow[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[12]_i_1 
       (.I0(\shadow_reg_n_0_[13] ),
        .I1(current_state[3]),
        .I2(current_state[2]),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .I5(s_di_o[12]),
        .O(\shadow[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[13]_i_1 
       (.I0(\shadow_reg_n_0_[14] ),
        .I1(current_state[3]),
        .I2(current_state[2]),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .I5(s_di_o[13]),
        .O(\shadow[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[14]_i_1 
       (.I0(\shadow_reg_n_0_[15] ),
        .I1(current_state[3]),
        .I2(current_state[2]),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .I5(s_di_o[14]),
        .O(\shadow[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \shadow[15]_i_1 
       (.I0(s_di_o[15]),
        .I1(current_state[0]),
        .I2(current_state[1]),
        .I3(current_state[2]),
        .I4(current_state[3]),
        .O(\shadow[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[1]_i_1 
       (.I0(\shadow_reg_n_0_[2] ),
        .I1(current_state[3]),
        .I2(current_state[2]),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .I5(s_di_o[1]),
        .O(\shadow[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[2]_i_1 
       (.I0(\shadow_reg_n_0_[3] ),
        .I1(current_state[3]),
        .I2(current_state[2]),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .I5(s_di_o[2]),
        .O(\shadow[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[3]_i_1 
       (.I0(\shadow_reg_n_0_[4] ),
        .I1(current_state[3]),
        .I2(current_state[2]),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .I5(s_di_o[3]),
        .O(\shadow[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[4]_i_1 
       (.I0(\shadow_reg_n_0_[5] ),
        .I1(current_state[3]),
        .I2(current_state[2]),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .I5(s_di_o[4]),
        .O(\shadow[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[5]_i_1 
       (.I0(\shadow_reg_n_0_[6] ),
        .I1(current_state[3]),
        .I2(current_state[2]),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .I5(s_di_o[5]),
        .O(\shadow[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[6]_i_1 
       (.I0(\shadow_reg_n_0_[7] ),
        .I1(current_state[3]),
        .I2(current_state[2]),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .I5(s_di_o[6]),
        .O(\shadow[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[7]_i_1 
       (.I0(\shadow_reg_n_0_[8] ),
        .I1(current_state[3]),
        .I2(current_state[2]),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .I5(s_di_o[7]),
        .O(\shadow[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[8]_i_1 
       (.I0(\shadow_reg_n_0_[9] ),
        .I1(current_state[3]),
        .I2(current_state[2]),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .I5(s_di_o[8]),
        .O(\shadow[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000032000000020)) 
    \shadow[9]_i_1 
       (.I0(\shadow_reg_n_0_[10] ),
        .I1(current_state[3]),
        .I2(current_state[2]),
        .I3(current_state[1]),
        .I4(current_state[0]),
        .I5(s_di_o[9]),
        .O(\shadow[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[0]_i_1_n_0 ),
        .Q(\shadow_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[10] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[10]_i_1_n_0 ),
        .Q(\shadow_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[11] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[11]_i_1_n_0 ),
        .Q(\shadow_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[12] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[12]_i_1_n_0 ),
        .Q(\shadow_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[13] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[13]_i_1_n_0 ),
        .Q(\shadow_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[14] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[14]_i_1_n_0 ),
        .Q(\shadow_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[15] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[15]_i_1_n_0 ),
        .Q(\shadow_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[1]_i_1_n_0 ),
        .Q(\shadow_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[2]_i_1_n_0 ),
        .Q(\shadow_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[3] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[3]_i_1_n_0 ),
        .Q(\shadow_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[4] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[4]_i_1_n_0 ),
        .Q(\shadow_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[5] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[5]_i_1_n_0 ),
        .Q(\shadow_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[6] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[6]_i_1_n_0 ),
        .Q(\shadow_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[7] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[7]_i_1_n_0 ),
        .Q(\shadow_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[8] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[8]_i_1_n_0 ),
        .Q(\shadow_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \shadow_reg[9] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\shadow[9]_i_1_n_0 ),
        .Q(\shadow_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0110)) 
    shift_en_i_1
       (.I0(current_state[0]),
        .I1(current_state[1]),
        .I2(current_state[2]),
        .I3(current_state[3]),
        .O(shift_en_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    shift_en_reg
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(shift_en_i_1_n_0),
        .Q(E),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFCAFFFF0CF0FFFF)) 
    \slaveRegDo_mux_3[0]_i_4 
       (.I0(parallel_dout[0]),
        .I1(slaveRegDo_ff9),
        .I2(s_daddr_o[2]),
        .I3(s_daddr_o[0]),
        .I4(s_daddr_o[3]),
        .I5(s_daddr_o[1]),
        .O(\slaveRegDo_mux_3_reg[0] ));
  LUT6 #(
    .INIT(64'hAAAAEFAAAAAAEAAA)) 
    \slaveRegDo_mux_3[10]_i_1 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[1] ),
        .I1(parallel_dout[10]),
        .I2(s_daddr_o[1]),
        .I3(s_daddr_o[0]),
        .I4(\G_1PIPE_IFACE.s_daddr_r_reg[2] ),
        .I5(\xsdb_reg_reg[10] ),
        .O(\slaveRegDo_mux_3_reg[10] ));
  LUT6 #(
    .INIT(64'h8C00000080000000)) 
    \slaveRegDo_mux_3[11]_i_1 
       (.I0(parallel_dout[11]),
        .I1(s_daddr_o[0]),
        .I2(s_daddr_o[1]),
        .I3(s_daddr_o[3]),
        .I4(s_daddr_o[2]),
        .I5(\xsdb_reg_reg[11] ),
        .O(\slaveRegDo_mux_3_reg[11] ));
  LUT6 #(
    .INIT(64'h8C00000080000000)) 
    \slaveRegDo_mux_3[12]_i_1 
       (.I0(parallel_dout[12]),
        .I1(s_daddr_o[0]),
        .I2(s_daddr_o[1]),
        .I3(s_daddr_o[3]),
        .I4(s_daddr_o[2]),
        .I5(\xsdb_reg_reg[12] ),
        .O(\slaveRegDo_mux_3_reg[12] ));
  LUT6 #(
    .INIT(64'h8C00000080000000)) 
    \slaveRegDo_mux_3[13]_i_1 
       (.I0(parallel_dout[13]),
        .I1(s_daddr_o[0]),
        .I2(s_daddr_o[1]),
        .I3(s_daddr_o[3]),
        .I4(s_daddr_o[2]),
        .I5(\xsdb_reg_reg[13] ),
        .O(\slaveRegDo_mux_3_reg[13] ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \slaveRegDo_mux_3[15]_i_1 
       (.I0(s_daddr_o[5]),
        .I1(s_daddr_o[4]),
        .I2(s_daddr_o[7]),
        .I3(s_daddr_o[6]),
        .I4(s_daddr_o[8]),
        .I5(s_daddr_o[9]),
        .O(\slaveRegDo_mux_3_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAAAEFAAAAAAEAAA)) 
    \slaveRegDo_mux_3[15]_i_2 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[1] ),
        .I1(parallel_dout[15]),
        .I2(s_daddr_o[1]),
        .I3(s_daddr_o[0]),
        .I4(\G_1PIPE_IFACE.s_daddr_r_reg[2] ),
        .I5(\xsdb_reg_reg[15] ),
        .O(\slaveRegDo_mux_3_reg[15] ));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \slaveRegDo_mux_3[1]_i_1 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .I1(parallel_dout[1]),
        .I2(\xsdb_reg_reg[1] ),
        .I3(\G_1PIPE_IFACE.s_daddr_r_reg[0] ),
        .O(\slaveRegDo_mux_3_reg[1] ));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \slaveRegDo_mux_3[2]_i_1 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .I1(parallel_dout[2]),
        .I2(\xsdb_reg_reg[2] ),
        .I3(\G_1PIPE_IFACE.s_daddr_r_reg[0] ),
        .O(\slaveRegDo_mux_3_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0A0C0000)) 
    \slaveRegDo_mux_3[3]_i_1 
       (.I0(parallel_dout[3]),
        .I1(\xsdb_reg_reg[3] ),
        .I2(\G_1PIPE_IFACE.s_daddr_r_reg[2] ),
        .I3(s_daddr_o[1]),
        .I4(s_daddr_o[0]),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[0] ),
        .O(\slaveRegDo_mux_3_reg[3] ));
  LUT6 #(
    .INIT(64'hAAAAEFAAAAAAEAAA)) 
    \slaveRegDo_mux_3[4]_i_1 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[0] ),
        .I1(parallel_dout[4]),
        .I2(s_daddr_o[1]),
        .I3(s_daddr_o[0]),
        .I4(\G_1PIPE_IFACE.s_daddr_r_reg[2] ),
        .I5(\xsdb_reg_reg[4] ),
        .O(\slaveRegDo_mux_3_reg[4] ));
  LUT6 #(
    .INIT(64'h8C00000080000000)) 
    \slaveRegDo_mux_3[5]_i_1 
       (.I0(parallel_dout[5]),
        .I1(s_daddr_o[0]),
        .I2(s_daddr_o[1]),
        .I3(s_daddr_o[3]),
        .I4(s_daddr_o[2]),
        .I5(\xsdb_reg_reg[5] ),
        .O(\slaveRegDo_mux_3_reg[5] ));
  LUT6 #(
    .INIT(64'h8C00000080000000)) 
    \slaveRegDo_mux_3[6]_i_1 
       (.I0(parallel_dout[6]),
        .I1(s_daddr_o[0]),
        .I2(s_daddr_o[1]),
        .I3(s_daddr_o[3]),
        .I4(s_daddr_o[2]),
        .I5(\xsdb_reg_reg[6] ),
        .O(\slaveRegDo_mux_3_reg[6] ));
  LUT6 #(
    .INIT(64'hAAAAEFAAAAAAEAAA)) 
    \slaveRegDo_mux_3[7]_i_1 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[1] ),
        .I1(parallel_dout[7]),
        .I2(s_daddr_o[1]),
        .I3(s_daddr_o[0]),
        .I4(\G_1PIPE_IFACE.s_daddr_r_reg[2] ),
        .I5(\xsdb_reg_reg[7] ),
        .O(\slaveRegDo_mux_3_reg[7] ));
  LUT6 #(
    .INIT(64'h8C00000080000000)) 
    \slaveRegDo_mux_3[8]_i_1 
       (.I0(parallel_dout[8]),
        .I1(s_daddr_o[0]),
        .I2(s_daddr_o[1]),
        .I3(s_daddr_o[3]),
        .I4(s_daddr_o[2]),
        .I5(\xsdb_reg_reg[8] ),
        .O(\slaveRegDo_mux_3_reg[8] ));
  LUT6 #(
    .INIT(64'h8C00000080000000)) 
    \slaveRegDo_mux_3[9]_i_1 
       (.I0(parallel_dout[9]),
        .I1(s_daddr_o[0]),
        .I2(s_daddr_o[1]),
        .I3(s_daddr_o[3]),
        .I4(s_daddr_o[2]),
        .I5(\xsdb_reg_reg[9] ),
        .O(\slaveRegDo_mux_3_reg[9] ));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg_stat" *) 
module dsi_debug_xsdbs_v1_0_2_reg_stat
   (\xsdb_reg_reg[2]_0 ,
    \xsdb_reg_reg[1]_0 ,
    \xsdb_reg_reg[0]_0 ,
    \slaveRegDo_mux_3_reg[2] ,
    \slaveRegDo_mux_3_reg[1] ,
    \input_data_reg[2] ,
    s_dclk_o,
    \input_data_reg[1] ,
    \input_data_reg[0] ,
    s_daddr_o,
    \xsdb_reg_reg[2]_1 ,
    \xsdb_reg_reg[1]_1 );
  output \xsdb_reg_reg[2]_0 ;
  output \xsdb_reg_reg[1]_0 ;
  output \xsdb_reg_reg[0]_0 ;
  output \slaveRegDo_mux_3_reg[2] ;
  output \slaveRegDo_mux_3_reg[1] ;
  input \input_data_reg[2] ;
  input s_dclk_o;
  input \input_data_reg[1] ;
  input \input_data_reg[0] ;
  input [3:0]s_daddr_o;
  input \xsdb_reg_reg[2]_1 ;
  input [0:0]\xsdb_reg_reg[1]_1 ;

  wire \input_data_reg[0] ;
  wire \input_data_reg[1] ;
  wire \input_data_reg[2] ;
  wire [3:0]s_daddr_o;
  wire s_dclk_o;
  wire \slaveRegDo_mux_3_reg[1] ;
  wire \slaveRegDo_mux_3_reg[2] ;
  wire \xsdb_reg_reg[0]_0 ;
  wire \xsdb_reg_reg[1]_0 ;
  wire [0:0]\xsdb_reg_reg[1]_1 ;
  wire \xsdb_reg_reg[2]_0 ;
  wire \xsdb_reg_reg[2]_1 ;

  LUT6 #(
    .INIT(64'h08000800C0000000)) 
    \slaveRegDo_mux_3[1]_i_2 
       (.I0(\xsdb_reg_reg[1]_0 ),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[0]),
        .I3(s_daddr_o[3]),
        .I4(\xsdb_reg_reg[1]_1 ),
        .I5(s_daddr_o[1]),
        .O(\slaveRegDo_mux_3_reg[1] ));
  LUT6 #(
    .INIT(64'h08000800C0000000)) 
    \slaveRegDo_mux_3[2]_i_3 
       (.I0(\xsdb_reg_reg[2]_0 ),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[0]),
        .I3(s_daddr_o[3]),
        .I4(\xsdb_reg_reg[2]_1 ),
        .I5(s_daddr_o[1]),
        .O(\slaveRegDo_mux_3_reg[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\input_data_reg[0] ),
        .Q(\xsdb_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\input_data_reg[1] ),
        .Q(\xsdb_reg_reg[1]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(1'b1),
        .D(\input_data_reg[2] ),
        .Q(\xsdb_reg_reg[2]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg_stat" *) 
module dsi_debug_xsdbs_v1_0_2_reg_stat_13
   (\slaveRegDo_mux_0_reg[0] ,
    D,
    \slaveRegDo_mux_0_reg[3] ,
    s_daddr_o,
    Q,
    \G_1PIPE_IFACE.s_daddr_r_reg[3] ,
    \xsdb_reg_reg[0]_0 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[7] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[4] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[7]_0 ,
    p_2_in,
    \G_1PIPE_IFACE.s_daddr_r_reg[5] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[2] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[2]_0 ,
    s_den_o,
    CAP_DONE_O_reg,
    s_dclk_o);
  output \slaveRegDo_mux_0_reg[0] ;
  output [0:0]D;
  output [1:0]\slaveRegDo_mux_0_reg[3] ;
  input [2:0]s_daddr_o;
  input [1:0]Q;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  input \xsdb_reg_reg[0]_0 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[7] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[4] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[7]_0 ;
  input [0:0]p_2_in;
  input \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[2] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[2]_0 ;
  input s_den_o;
  input [3:0]CAP_DONE_O_reg;
  input s_dclk_o;

  wire [3:0]CAP_DONE_O_reg;
  wire [0:0]D;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[2] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[2]_0 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[4] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[5] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[7] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[7]_0 ;
  wire [1:0]Q;
  wire [0:0]p_2_in;
  wire [2:0]s_daddr_o;
  wire s_dclk_o;
  wire s_den_o;
  wire \slaveRegDo_mux_0[1]_i_6_n_0 ;
  wire \slaveRegDo_mux_0_reg[0] ;
  wire \slaveRegDo_mux_0_reg[1]_i_2_n_0 ;
  wire [1:0]\slaveRegDo_mux_0_reg[3] ;
  wire \xsdb_reg_reg[0]_0 ;
  wire \xsdb_reg_reg_n_0_[0] ;
  wire \xsdb_reg_reg_n_0_[1] ;

  LUT6 #(
    .INIT(64'h00000000FF1DFFFF)) 
    \slaveRegDo_mux_0[0]_i_3 
       (.I0(\xsdb_reg_reg_n_0_[0] ),
        .I1(s_daddr_o[0]),
        .I2(Q[0]),
        .I3(s_daddr_o[1]),
        .I4(\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .I5(\xsdb_reg_reg[0]_0 ),
        .O(\slaveRegDo_mux_0_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFF004700000047)) 
    \slaveRegDo_mux_0[1]_i_1 
       (.I0(\slaveRegDo_mux_0_reg[1]_i_2_n_0 ),
        .I1(\G_1PIPE_IFACE.s_daddr_r_reg[7] ),
        .I2(\G_1PIPE_IFACE.s_daddr_r_reg[4] ),
        .I3(s_daddr_o[2]),
        .I4(\G_1PIPE_IFACE.s_daddr_r_reg[7]_0 ),
        .I5(p_2_in),
        .O(D));
  LUT6 #(
    .INIT(64'h00000000FF1DFFFF)) 
    \slaveRegDo_mux_0[1]_i_6 
       (.I0(\xsdb_reg_reg_n_0_[1] ),
        .I1(s_daddr_o[0]),
        .I2(Q[1]),
        .I3(s_daddr_o[1]),
        .I4(\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[2]_0 ),
        .O(\slaveRegDo_mux_0[1]_i_6_n_0 ));
  MUXF7 \slaveRegDo_mux_0_reg[1]_i_2 
       (.I0(\slaveRegDo_mux_0[1]_i_6_n_0 ),
        .I1(\G_1PIPE_IFACE.s_daddr_r_reg[2] ),
        .O(\slaveRegDo_mux_0_reg[1]_i_2_n_0 ),
        .S(\G_1PIPE_IFACE.s_daddr_r_reg[5] ));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(s_den_o),
        .D(CAP_DONE_O_reg[0]),
        .Q(\xsdb_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(s_den_o),
        .D(CAP_DONE_O_reg[1]),
        .Q(\xsdb_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(s_den_o),
        .D(CAP_DONE_O_reg[2]),
        .Q(\slaveRegDo_mux_0_reg[3] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(s_den_o),
        .D(CAP_DONE_O_reg[3]),
        .Q(\slaveRegDo_mux_0_reg[3] [1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg_stat" *) 
module dsi_debug_xsdbs_v1_0_2_reg_stat_20
   (s_do_o,
    s_den_i,
    din_i,
    s_dclk_i);
  output [15:0]s_do_o;
  input s_den_i;
  input [15:0]din_i;
  input s_dclk_i;

  wire [15:0]din_i;
  wire s_dclk_i;
  wire s_den_i;
  wire [15:0]s_do_o;

  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[0] 
       (.C(s_dclk_i),
        .CE(s_den_i),
        .D(din_i[0]),
        .Q(s_do_o[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[10] 
       (.C(s_dclk_i),
        .CE(s_den_i),
        .D(din_i[10]),
        .Q(s_do_o[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[11] 
       (.C(s_dclk_i),
        .CE(s_den_i),
        .D(din_i[11]),
        .Q(s_do_o[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[12] 
       (.C(s_dclk_i),
        .CE(s_den_i),
        .D(din_i[12]),
        .Q(s_do_o[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[13] 
       (.C(s_dclk_i),
        .CE(s_den_i),
        .D(din_i[13]),
        .Q(s_do_o[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[14] 
       (.C(s_dclk_i),
        .CE(s_den_i),
        .D(din_i[14]),
        .Q(s_do_o[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[15] 
       (.C(s_dclk_i),
        .CE(s_den_i),
        .D(din_i[15]),
        .Q(s_do_o[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[1] 
       (.C(s_dclk_i),
        .CE(s_den_i),
        .D(din_i[1]),
        .Q(s_do_o[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[2] 
       (.C(s_dclk_i),
        .CE(s_den_i),
        .D(din_i[2]),
        .Q(s_do_o[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[3] 
       (.C(s_dclk_i),
        .CE(s_den_i),
        .D(din_i[3]),
        .Q(s_do_o[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[4] 
       (.C(s_dclk_i),
        .CE(s_den_i),
        .D(din_i[4]),
        .Q(s_do_o[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[5] 
       (.C(s_dclk_i),
        .CE(s_den_i),
        .D(din_i[5]),
        .Q(s_do_o[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[6] 
       (.C(s_dclk_i),
        .CE(s_den_i),
        .D(din_i[6]),
        .Q(s_do_o[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[7] 
       (.C(s_dclk_i),
        .CE(s_den_i),
        .D(din_i[7]),
        .Q(s_do_o[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[8] 
       (.C(s_dclk_i),
        .CE(s_den_i),
        .D(din_i[8]),
        .Q(s_do_o[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[9] 
       (.C(s_dclk_i),
        .CE(s_den_i),
        .D(din_i[9]),
        .Q(s_do_o[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg_stat" *) 
module dsi_debug_xsdbs_v1_0_2_reg_stat_6
   (\slaveRegDo_mux_0_reg[3] ,
    \slaveRegDo_mux_0_reg[2] ,
    \slaveRegDo_mux_0_reg[4] ,
    \slaveRegDo_mux_0_reg[5] ,
    \slaveRegDo_mux_0_reg[6] ,
    \slaveRegDo_mux_0_reg[7] ,
    \slaveRegDo_mux_0_reg[8] ,
    \slaveRegDo_mux_0_reg[9] ,
    \slaveRegDo_mux_0_reg[10] ,
    \slaveRegDo_mux_0_reg[11] ,
    \slaveRegDo_mux_0_reg[12] ,
    \slaveRegDo_mux_0_reg[13] ,
    Q,
    s_daddr_o,
    \xsdb_reg_reg[3]_0 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_0 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_1 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_2 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_3 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_4 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_5 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_6 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_7 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[3]_8 ,
    s_den_o,
    \captured_samples_reg[13] ,
    s_dclk_o);
  output \slaveRegDo_mux_0_reg[3] ;
  output \slaveRegDo_mux_0_reg[2] ;
  output \slaveRegDo_mux_0_reg[4] ;
  output \slaveRegDo_mux_0_reg[5] ;
  output \slaveRegDo_mux_0_reg[6] ;
  output \slaveRegDo_mux_0_reg[7] ;
  output \slaveRegDo_mux_0_reg[8] ;
  output \slaveRegDo_mux_0_reg[9] ;
  output \slaveRegDo_mux_0_reg[10] ;
  output \slaveRegDo_mux_0_reg[11] ;
  output \slaveRegDo_mux_0_reg[12] ;
  output \slaveRegDo_mux_0_reg[13] ;
  output [1:0]Q;
  input [3:0]s_daddr_o;
  input [1:0]\xsdb_reg_reg[3]_0 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_0 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_1 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_2 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_3 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_4 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_5 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_6 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_7 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3]_8 ;
  input s_den_o;
  input [13:0]\captured_samples_reg[13] ;
  input s_dclk_o;

  wire \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_0 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_1 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_2 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_3 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_4 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_5 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_6 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_7 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3]_8 ;
  wire [1:0]Q;
  wire [13:0]\captured_samples_reg[13] ;
  wire [3:0]s_daddr_o;
  wire s_dclk_o;
  wire s_den_o;
  wire \slaveRegDo_mux_0_reg[10] ;
  wire \slaveRegDo_mux_0_reg[11] ;
  wire \slaveRegDo_mux_0_reg[12] ;
  wire \slaveRegDo_mux_0_reg[13] ;
  wire \slaveRegDo_mux_0_reg[2] ;
  wire \slaveRegDo_mux_0_reg[3] ;
  wire \slaveRegDo_mux_0_reg[4] ;
  wire \slaveRegDo_mux_0_reg[5] ;
  wire \slaveRegDo_mux_0_reg[6] ;
  wire \slaveRegDo_mux_0_reg[7] ;
  wire \slaveRegDo_mux_0_reg[8] ;
  wire \slaveRegDo_mux_0_reg[9] ;
  wire [1:0]\xsdb_reg_reg[3]_0 ;
  wire \xsdb_reg_reg_n_0_[10] ;
  wire \xsdb_reg_reg_n_0_[11] ;
  wire \xsdb_reg_reg_n_0_[12] ;
  wire \xsdb_reg_reg_n_0_[13] ;
  wire \xsdb_reg_reg_n_0_[2] ;
  wire \xsdb_reg_reg_n_0_[3] ;
  wire \xsdb_reg_reg_n_0_[4] ;
  wire \xsdb_reg_reg_n_0_[5] ;
  wire \xsdb_reg_reg_n_0_[6] ;
  wire \xsdb_reg_reg_n_0_[7] ;
  wire \xsdb_reg_reg_n_0_[8] ;
  wire \xsdb_reg_reg_n_0_[9] ;

  LUT6 #(
    .INIT(64'h00000000FFDFFFFF)) 
    \slaveRegDo_mux_0[10]_i_3 
       (.I0(s_daddr_o[3]),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[0]),
        .I3(s_daddr_o[1]),
        .I4(\xsdb_reg_reg_n_0_[10] ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[3]_5 ),
        .O(\slaveRegDo_mux_0_reg[10] ));
  LUT6 #(
    .INIT(64'h00000000FFDFFFFF)) 
    \slaveRegDo_mux_0[11]_i_3 
       (.I0(s_daddr_o[3]),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[0]),
        .I3(s_daddr_o[1]),
        .I4(\xsdb_reg_reg_n_0_[11] ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[3]_6 ),
        .O(\slaveRegDo_mux_0_reg[11] ));
  LUT6 #(
    .INIT(64'h00000000FFDFFFFF)) 
    \slaveRegDo_mux_0[12]_i_3 
       (.I0(s_daddr_o[3]),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[0]),
        .I3(s_daddr_o[1]),
        .I4(\xsdb_reg_reg_n_0_[12] ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[3]_7 ),
        .O(\slaveRegDo_mux_0_reg[12] ));
  LUT6 #(
    .INIT(64'h00000000FFDFFFFF)) 
    \slaveRegDo_mux_0[13]_i_4 
       (.I0(s_daddr_o[3]),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[0]),
        .I3(s_daddr_o[1]),
        .I4(\xsdb_reg_reg_n_0_[13] ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[3]_8 ),
        .O(\slaveRegDo_mux_0_reg[13] ));
  LUT6 #(
    .INIT(64'h0000454000000000)) 
    \slaveRegDo_mux_0[2]_i_8 
       (.I0(s_daddr_o[1]),
        .I1(\xsdb_reg_reg_n_0_[2] ),
        .I2(s_daddr_o[0]),
        .I3(\xsdb_reg_reg[3]_0 [0]),
        .I4(s_daddr_o[2]),
        .I5(s_daddr_o[3]),
        .O(\slaveRegDo_mux_0_reg[2] ));
  LUT6 #(
    .INIT(64'h0000454000000000)) 
    \slaveRegDo_mux_0[3]_i_8 
       (.I0(s_daddr_o[1]),
        .I1(\xsdb_reg_reg_n_0_[3] ),
        .I2(s_daddr_o[0]),
        .I3(\xsdb_reg_reg[3]_0 [1]),
        .I4(s_daddr_o[2]),
        .I5(s_daddr_o[3]),
        .O(\slaveRegDo_mux_0_reg[3] ));
  LUT6 #(
    .INIT(64'h00000000FFDFFFFF)) 
    \slaveRegDo_mux_0[4]_i_3 
       (.I0(s_daddr_o[3]),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[0]),
        .I3(s_daddr_o[1]),
        .I4(\xsdb_reg_reg_n_0_[4] ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .O(\slaveRegDo_mux_0_reg[4] ));
  LUT6 #(
    .INIT(64'h00000000FFDFFFFF)) 
    \slaveRegDo_mux_0[5]_i_3 
       (.I0(s_daddr_o[3]),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[0]),
        .I3(s_daddr_o[1]),
        .I4(\xsdb_reg_reg_n_0_[5] ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[3]_0 ),
        .O(\slaveRegDo_mux_0_reg[5] ));
  LUT6 #(
    .INIT(64'h00000000FFDFFFFF)) 
    \slaveRegDo_mux_0[6]_i_3 
       (.I0(s_daddr_o[3]),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[0]),
        .I3(s_daddr_o[1]),
        .I4(\xsdb_reg_reg_n_0_[6] ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[3]_1 ),
        .O(\slaveRegDo_mux_0_reg[6] ));
  LUT6 #(
    .INIT(64'h00000000FFDFFFFF)) 
    \slaveRegDo_mux_0[7]_i_3 
       (.I0(s_daddr_o[3]),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[0]),
        .I3(s_daddr_o[1]),
        .I4(\xsdb_reg_reg_n_0_[7] ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[3]_2 ),
        .O(\slaveRegDo_mux_0_reg[7] ));
  LUT6 #(
    .INIT(64'h00000000FFDFFFFF)) 
    \slaveRegDo_mux_0[8]_i_3 
       (.I0(s_daddr_o[3]),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[0]),
        .I3(s_daddr_o[1]),
        .I4(\xsdb_reg_reg_n_0_[8] ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[3]_3 ),
        .O(\slaveRegDo_mux_0_reg[8] ));
  LUT6 #(
    .INIT(64'h00000000FFDFFFFF)) 
    \slaveRegDo_mux_0[9]_i_3 
       (.I0(s_daddr_o[3]),
        .I1(s_daddr_o[2]),
        .I2(s_daddr_o[0]),
        .I3(s_daddr_o[1]),
        .I4(\xsdb_reg_reg_n_0_[9] ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[3]_4 ),
        .O(\slaveRegDo_mux_0_reg[9] ));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(s_den_o),
        .D(\captured_samples_reg[13] [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[10] 
       (.C(s_dclk_o),
        .CE(s_den_o),
        .D(\captured_samples_reg[13] [10]),
        .Q(\xsdb_reg_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[11] 
       (.C(s_dclk_o),
        .CE(s_den_o),
        .D(\captured_samples_reg[13] [11]),
        .Q(\xsdb_reg_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[12] 
       (.C(s_dclk_o),
        .CE(s_den_o),
        .D(\captured_samples_reg[13] [12]),
        .Q(\xsdb_reg_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[13] 
       (.C(s_dclk_o),
        .CE(s_den_o),
        .D(\captured_samples_reg[13] [13]),
        .Q(\xsdb_reg_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(s_den_o),
        .D(\captured_samples_reg[13] [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[2] 
       (.C(s_dclk_o),
        .CE(s_den_o),
        .D(\captured_samples_reg[13] [2]),
        .Q(\xsdb_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(s_den_o),
        .D(\captured_samples_reg[13] [3]),
        .Q(\xsdb_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[4] 
       (.C(s_dclk_o),
        .CE(s_den_o),
        .D(\captured_samples_reg[13] [4]),
        .Q(\xsdb_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[5] 
       (.C(s_dclk_o),
        .CE(s_den_o),
        .D(\captured_samples_reg[13] [5]),
        .Q(\xsdb_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[6] 
       (.C(s_dclk_o),
        .CE(s_den_o),
        .D(\captured_samples_reg[13] [6]),
        .Q(\xsdb_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[7] 
       (.C(s_dclk_o),
        .CE(s_den_o),
        .D(\captured_samples_reg[13] [7]),
        .Q(\xsdb_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[8] 
       (.C(s_dclk_o),
        .CE(s_den_o),
        .D(\captured_samples_reg[13] [8]),
        .Q(\xsdb_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[9] 
       (.C(s_dclk_o),
        .CE(s_den_o),
        .D(\captured_samples_reg[13] [9]),
        .Q(\xsdb_reg_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg_stat" *) 
module dsi_debug_xsdbs_v1_0_2_reg_stat_7
   (\slaveRegDo_mux_2_reg[0] ,
    D,
    s_daddr_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[0] ,
    s_do_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[1] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[7] ,
    p_2_in,
    \G_1PIPE_IFACE.s_daddr_r_reg[4] ,
    s_den_o,
    \I_YESLUT6.I_YES_OREG.O_reg_reg ,
    s_dclk_o);
  output \slaveRegDo_mux_2_reg[0] ;
  output [0:0]D;
  input [4:0]s_daddr_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[0] ;
  input [1:0]s_do_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[1] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[7] ;
  input [0:0]p_2_in;
  input \G_1PIPE_IFACE.s_daddr_r_reg[4] ;
  input s_den_o;
  input [1:0]\I_YESLUT6.I_YES_OREG.O_reg_reg ;
  input s_dclk_o;

  wire [0:0]D;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[0] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[1] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[4] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[7] ;
  wire [1:0]\I_YESLUT6.I_YES_OREG.O_reg_reg ;
  wire [0:0]p_2_in;
  wire [4:0]s_daddr_o;
  wire s_dclk_o;
  wire s_den_o;
  wire [1:0]s_do_o;
  wire \slaveRegDo_mux_2[1]_i_3_n_0 ;
  wire \slaveRegDo_mux_2_reg[0] ;
  wire \xsdb_reg_reg_n_0_[0] ;
  wire \xsdb_reg_reg_n_0_[1] ;

  LUT5 #(
    .INIT(32'h1010FF10)) 
    \slaveRegDo_mux_2[0]_i_1 
       (.I0(s_daddr_o[4]),
        .I1(\G_1PIPE_IFACE.s_daddr_r_reg[0] ),
        .I2(\xsdb_reg_reg_n_0_[0] ),
        .I3(s_do_o[0]),
        .I4(\G_1PIPE_IFACE.s_daddr_r_reg[1] ),
        .O(\slaveRegDo_mux_2_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFF44F444444444)) 
    \slaveRegDo_mux_2[1]_i_1 
       (.I0(\G_1PIPE_IFACE.s_daddr_r_reg[7] ),
        .I1(p_2_in),
        .I2(s_do_o[1]),
        .I3(\G_1PIPE_IFACE.s_daddr_r_reg[1] ),
        .I4(\slaveRegDo_mux_2[1]_i_3_n_0 ),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[4] ),
        .O(D));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \slaveRegDo_mux_2[1]_i_3 
       (.I0(\xsdb_reg_reg_n_0_[1] ),
        .I1(s_daddr_o[0]),
        .I2(s_daddr_o[1]),
        .I3(s_daddr_o[3]),
        .I4(s_daddr_o[2]),
        .I5(s_daddr_o[4]),
        .O(\slaveRegDo_mux_2[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[0] 
       (.C(s_dclk_o),
        .CE(s_den_o),
        .D(\I_YESLUT6.I_YES_OREG.O_reg_reg [0]),
        .Q(\xsdb_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[1] 
       (.C(s_dclk_o),
        .CE(s_den_o),
        .D(\I_YESLUT6.I_YES_OREG.O_reg_reg [1]),
        .Q(\xsdb_reg_reg_n_0_[1] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg_stat" *) 
module dsi_debug_xsdbs_v1_0_2_reg_stat_8
   (\slaveRegDo_mux_2_reg[3] ,
    s_den_o,
    out,
    s_dclk_o,
    s_daddr_o,
    p_2_in,
    s_do_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[1] );
  output \slaveRegDo_mux_2_reg[3] ;
  input s_den_o;
  input out;
  input s_dclk_o;
  input [1:0]s_daddr_o;
  input [0:0]p_2_in;
  input [0:0]s_do_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[1] ;

  wire \G_1PIPE_IFACE.s_daddr_r_reg[1] ;
  wire out;
  wire [0:0]p_2_in;
  wire [1:0]s_daddr_o;
  wire s_dclk_o;
  wire s_den_o;
  wire [0:0]s_do_o;
  wire \slaveRegDo_mux_2_reg[3] ;
  wire \xsdb_reg_reg_n_0_[3] ;

  LUT6 #(
    .INIT(64'h20002000FFFF2000)) 
    \slaveRegDo_mux_2[3]_i_1 
       (.I0(\xsdb_reg_reg_n_0_[3] ),
        .I1(s_daddr_o[1]),
        .I2(s_daddr_o[0]),
        .I3(p_2_in),
        .I4(s_do_o),
        .I5(\G_1PIPE_IFACE.s_daddr_r_reg[1] ),
        .O(\slaveRegDo_mux_2_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \xsdb_reg_reg[3] 
       (.C(s_dclk_o),
        .CE(s_den_o),
        .D(out),
        .Q(\xsdb_reg_reg_n_0_[3] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg_stream" *) 
module dsi_debug_xsdbs_v1_0_2_reg_stream
   (\slaveRegDo_mux_3_reg[0] ,
    \probeDelay1_reg[1] ,
    \slaveRegDo_mux_3_reg[14] ,
    \xsdb_reg_reg[0] ,
    \probeDelay1_reg[1]_0 ,
    \slaveRegDo_mux_3_reg[15] ,
    \slaveRegDo_mux_3_reg[13] ,
    \slaveRegDo_mux_3_reg[12] ,
    \slaveRegDo_mux_3_reg[11] ,
    \slaveRegDo_mux_3_reg[10] ,
    \slaveRegDo_mux_3_reg[9] ,
    \slaveRegDo_mux_3_reg[8] ,
    \slaveRegDo_mux_3_reg[7] ,
    \slaveRegDo_mux_3_reg[6] ,
    \slaveRegDo_mux_3_reg[5] ,
    \slaveRegDo_mux_3_reg[4] ,
    \slaveRegDo_mux_3_reg[3] ,
    \slaveRegDo_mux_3_reg[2] ,
    \G_1PIPE_IFACE.s_daddr_r_reg[0] ,
    \parallel_dout_reg[0] ,
    \xsdb_reg_reg[0]_0 ,
    \G_1PIPE_IFACE.s_daddr_r_reg[0]_0 ,
    slaveRegDo_ffa,
    \G_1PIPE_IFACE.s_daddr_r_reg[3] ,
    s_daddr_o,
    Q,
    s_dwe_o,
    \G_1PIPE_IFACE.s_daddr_r_reg[6] ,
    s_den_o,
    use_probe_debug_circuit,
    probe0,
    s_di_o,
    s_dclk_o);
  output \slaveRegDo_mux_3_reg[0] ;
  output [0:0]\probeDelay1_reg[1] ;
  output \slaveRegDo_mux_3_reg[14] ;
  output \xsdb_reg_reg[0] ;
  output [1:0]\probeDelay1_reg[1]_0 ;
  output \slaveRegDo_mux_3_reg[15] ;
  output \slaveRegDo_mux_3_reg[13] ;
  output \slaveRegDo_mux_3_reg[12] ;
  output \slaveRegDo_mux_3_reg[11] ;
  output \slaveRegDo_mux_3_reg[10] ;
  output \slaveRegDo_mux_3_reg[9] ;
  output \slaveRegDo_mux_3_reg[8] ;
  output \slaveRegDo_mux_3_reg[7] ;
  output \slaveRegDo_mux_3_reg[6] ;
  output \slaveRegDo_mux_3_reg[5] ;
  output \slaveRegDo_mux_3_reg[4] ;
  output \slaveRegDo_mux_3_reg[3] ;
  output \slaveRegDo_mux_3_reg[2] ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[0] ;
  input \parallel_dout_reg[0] ;
  input \xsdb_reg_reg[0]_0 ;
  input \G_1PIPE_IFACE.s_daddr_r_reg[0]_0 ;
  input [0:0]slaveRegDo_ffa;
  input \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  input [8:0]s_daddr_o;
  input [0:0]Q;
  input s_dwe_o;
  input \G_1PIPE_IFACE.s_daddr_r_reg[6] ;
  input s_den_o;
  input use_probe_debug_circuit;
  input [1:0]probe0;
  input [15:0]s_di_o;
  input s_dclk_o;

  wire \G_1PIPE_IFACE.s_daddr_r_reg[0] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[0]_0 ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[3] ;
  wire \G_1PIPE_IFACE.s_daddr_r_reg[6] ;
  wire [0:0]Q;
  wire \parallel_dout_reg[0] ;
  wire [1:0]probe0;
  wire [0:0]\probeDelay1_reg[1] ;
  wire [1:0]\probeDelay1_reg[1]_0 ;
  wire [8:0]s_daddr_o;
  wire s_dclk_o;
  wire s_den_o;
  wire [15:0]s_di_o;
  wire s_dwe_o;
  wire [0:0]slaveRegDo_ffa;
  wire \slaveRegDo_mux_3_reg[0] ;
  wire \slaveRegDo_mux_3_reg[10] ;
  wire \slaveRegDo_mux_3_reg[11] ;
  wire \slaveRegDo_mux_3_reg[12] ;
  wire \slaveRegDo_mux_3_reg[13] ;
  wire \slaveRegDo_mux_3_reg[14] ;
  wire \slaveRegDo_mux_3_reg[15] ;
  wire \slaveRegDo_mux_3_reg[2] ;
  wire \slaveRegDo_mux_3_reg[3] ;
  wire \slaveRegDo_mux_3_reg[4] ;
  wire \slaveRegDo_mux_3_reg[5] ;
  wire \slaveRegDo_mux_3_reg[6] ;
  wire \slaveRegDo_mux_3_reg[7] ;
  wire \slaveRegDo_mux_3_reg[8] ;
  wire \slaveRegDo_mux_3_reg[9] ;
  wire use_probe_debug_circuit;
  wire \xsdb_reg_reg[0] ;
  wire \xsdb_reg_reg[0]_0 ;

  dsi_debug_xsdbs_v1_0_2_reg_ctl \I_EN_CTL_EQ1.U_CTL 
       (.\G_1PIPE_IFACE.s_daddr_r_reg[0] (\G_1PIPE_IFACE.s_daddr_r_reg[0] ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[0]_0 (\G_1PIPE_IFACE.s_daddr_r_reg[0]_0 ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[3] (\G_1PIPE_IFACE.s_daddr_r_reg[3] ),
        .\G_1PIPE_IFACE.s_daddr_r_reg[6] (\G_1PIPE_IFACE.s_daddr_r_reg[6] ),
        .Q(Q),
        .\parallel_dout_reg[0] (\parallel_dout_reg[0] ),
        .probe0(probe0),
        .\probeDelay1_reg[1] (\probeDelay1_reg[1]_0 ),
        .\probeDelay1_reg[1]_0 (\probeDelay1_reg[1] ),
        .s_daddr_o(s_daddr_o),
        .s_dclk_o(s_dclk_o),
        .s_den_o(s_den_o),
        .s_di_o(s_di_o),
        .s_dwe_o(s_dwe_o),
        .slaveRegDo_ffa(slaveRegDo_ffa),
        .\slaveRegDo_mux_3_reg[0] (\slaveRegDo_mux_3_reg[0] ),
        .\slaveRegDo_mux_3_reg[10] (\slaveRegDo_mux_3_reg[10] ),
        .\slaveRegDo_mux_3_reg[11] (\slaveRegDo_mux_3_reg[11] ),
        .\slaveRegDo_mux_3_reg[12] (\slaveRegDo_mux_3_reg[12] ),
        .\slaveRegDo_mux_3_reg[13] (\slaveRegDo_mux_3_reg[13] ),
        .\slaveRegDo_mux_3_reg[14] (\slaveRegDo_mux_3_reg[14] ),
        .\slaveRegDo_mux_3_reg[15] (\slaveRegDo_mux_3_reg[15] ),
        .\slaveRegDo_mux_3_reg[2] (\slaveRegDo_mux_3_reg[2] ),
        .\slaveRegDo_mux_3_reg[3] (\slaveRegDo_mux_3_reg[3] ),
        .\slaveRegDo_mux_3_reg[4] (\slaveRegDo_mux_3_reg[4] ),
        .\slaveRegDo_mux_3_reg[5] (\slaveRegDo_mux_3_reg[5] ),
        .\slaveRegDo_mux_3_reg[6] (\slaveRegDo_mux_3_reg[6] ),
        .\slaveRegDo_mux_3_reg[7] (\slaveRegDo_mux_3_reg[7] ),
        .\slaveRegDo_mux_3_reg[8] (\slaveRegDo_mux_3_reg[8] ),
        .\slaveRegDo_mux_3_reg[9] (\slaveRegDo_mux_3_reg[9] ),
        .use_probe_debug_circuit(use_probe_debug_circuit),
        .\xsdb_reg_reg[0]_0 (\xsdb_reg_reg[0] ),
        .\xsdb_reg_reg[0]_1 (\xsdb_reg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xsdbs_v1_0_2_reg_stream" *) 
module dsi_debug_xsdbs_v1_0_2_reg_stream__parameterized0
   (\xsdb_reg_reg[2] ,
    \xsdb_reg_reg[1] ,
    \xsdb_reg_reg[0] ,
    \slaveRegDo_mux_3_reg[2] ,
    \slaveRegDo_mux_3_reg[1] ,
    \input_data_reg[2] ,
    s_dclk_o,
    \input_data_reg[1] ,
    \input_data_reg[0] ,
    s_daddr_o,
    \xsdb_reg_reg[2]_0 ,
    \xsdb_reg_reg[1]_0 );
  output \xsdb_reg_reg[2] ;
  output \xsdb_reg_reg[1] ;
  output \xsdb_reg_reg[0] ;
  output \slaveRegDo_mux_3_reg[2] ;
  output \slaveRegDo_mux_3_reg[1] ;
  input \input_data_reg[2] ;
  input s_dclk_o;
  input \input_data_reg[1] ;
  input \input_data_reg[0] ;
  input [3:0]s_daddr_o;
  input \xsdb_reg_reg[2]_0 ;
  input [0:0]\xsdb_reg_reg[1]_0 ;

  wire \input_data_reg[0] ;
  wire \input_data_reg[1] ;
  wire \input_data_reg[2] ;
  wire [3:0]s_daddr_o;
  wire s_dclk_o;
  wire \slaveRegDo_mux_3_reg[1] ;
  wire \slaveRegDo_mux_3_reg[2] ;
  wire \xsdb_reg_reg[0] ;
  wire \xsdb_reg_reg[1] ;
  wire [0:0]\xsdb_reg_reg[1]_0 ;
  wire \xsdb_reg_reg[2] ;
  wire \xsdb_reg_reg[2]_0 ;

  dsi_debug_xsdbs_v1_0_2_reg_stat \I_EN_STAT_EQ1.U_STAT 
       (.\input_data_reg[0] (\input_data_reg[0] ),
        .\input_data_reg[1] (\input_data_reg[1] ),
        .\input_data_reg[2] (\input_data_reg[2] ),
        .s_daddr_o(s_daddr_o),
        .s_dclk_o(s_dclk_o),
        .\slaveRegDo_mux_3_reg[1] (\slaveRegDo_mux_3_reg[1] ),
        .\slaveRegDo_mux_3_reg[2] (\slaveRegDo_mux_3_reg[2] ),
        .\xsdb_reg_reg[0]_0 (\xsdb_reg_reg[0] ),
        .\xsdb_reg_reg[1]_0 (\xsdb_reg_reg[1] ),
        .\xsdb_reg_reg[1]_1 (\xsdb_reg_reg[1]_0 ),
        .\xsdb_reg_reg[2]_0 (\xsdb_reg_reg[2] ),
        .\xsdb_reg_reg[2]_1 (\xsdb_reg_reg[2]_0 ));
endmodule

(* C_BUILD_REVISION = "0" *) (* C_CORE_INFO1 = "0" *) (* C_CORE_INFO2 = "0" *) 
(* C_CORE_MAJOR_VER = "6" *) (* C_CORE_MINOR_VER = "2" *) (* C_CORE_TYPE = "1" *) 
(* C_CSE_DRV_VER = "2" *) (* C_MAJOR_VERSION = "2016" *) (* C_MINOR_VERSION = "3" *) 
(* C_NEXT_SLAVE = "0" *) (* C_PIPE_IFACE = "1" *) (* C_USE_TEST_REG = "1" *) 
(* C_XDEVICEFAMILY = "kintex7" *) (* C_XSDB_SLAVE_TYPE = "17" *) (* ORIG_REF_NAME = "xsdbs_v1_0_2_xsdbs" *) 
(* dont_touch = "true" *) 
module dsi_debug_xsdbs_v1_0_2_xsdbs
   (s_rst_o,
    s_dclk_o,
    s_den_o,
    s_dwe_o,
    s_daddr_o,
    s_di_o,
    sl_oport_o,
    s_do_i,
    sl_iport_i,
    s_drdy_i);
  output s_rst_o;
  output s_dclk_o;
  output s_den_o;
  output s_dwe_o;
  output [16:0]s_daddr_o;
  output [15:0]s_di_o;
  output [16:0]sl_oport_o;
  input [15:0]s_do_i;
  input [36:0]sl_iport_i;
  input s_drdy_i;

  wire \G_1PIPE_IFACE.s_den_r_i_2_n_0 ;
  wire \G_1PIPE_IFACE.s_drdy_r_i_1_n_0 ;
  wire [15:0]p_0_in;
  wire [10:0]reg_do;
  wire \reg_do[10]_i_2_n_0 ;
  wire \reg_do[15]_i_1_n_0 ;
  wire \reg_do[4]_i_2_n_0 ;
  wire \reg_do_reg_n_0_[0] ;
  wire \reg_do_reg_n_0_[10] ;
  wire \reg_do_reg_n_0_[11] ;
  wire \reg_do_reg_n_0_[12] ;
  wire \reg_do_reg_n_0_[13] ;
  wire \reg_do_reg_n_0_[14] ;
  wire \reg_do_reg_n_0_[15] ;
  wire \reg_do_reg_n_0_[1] ;
  wire \reg_do_reg_n_0_[2] ;
  wire \reg_do_reg_n_0_[3] ;
  wire \reg_do_reg_n_0_[4] ;
  wire \reg_do_reg_n_0_[5] ;
  wire \reg_do_reg_n_0_[6] ;
  wire \reg_do_reg_n_0_[7] ;
  wire \reg_do_reg_n_0_[8] ;
  wire \reg_do_reg_n_0_[9] ;
  wire reg_drdy;
  wire reg_drdy0;
  wire [15:0]reg_test;
  wire reg_test0;
  wire [16:0]s_daddr_o;
  wire s_den_o;
  wire s_den_r0;
  wire [15:0]s_di_o;
  wire [15:0]s_do_i;
  wire s_drdy_i;
  wire s_dwe_o;
  wire [36:0]sl_iport_i;
  wire [16:0]sl_oport_o;

  assign s_dclk_o = sl_iport_i[1];
  assign s_rst_o = sl_iport_i[0];
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_daddr_r_reg[0] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[4]),
        .Q(s_daddr_o[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_daddr_r_reg[10] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[14]),
        .Q(s_daddr_o[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_daddr_r_reg[11] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[15]),
        .Q(s_daddr_o[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_daddr_r_reg[12] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[16]),
        .Q(s_daddr_o[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_daddr_r_reg[13] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[17]),
        .Q(s_daddr_o[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_daddr_r_reg[14] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[18]),
        .Q(s_daddr_o[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_daddr_r_reg[15] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[19]),
        .Q(s_daddr_o[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_daddr_r_reg[16] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[20]),
        .Q(s_daddr_o[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_daddr_r_reg[1] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[5]),
        .Q(s_daddr_o[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_daddr_r_reg[2] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[6]),
        .Q(s_daddr_o[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_daddr_r_reg[3] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[7]),
        .Q(s_daddr_o[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_daddr_r_reg[4] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[8]),
        .Q(s_daddr_o[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_daddr_r_reg[5] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[9]),
        .Q(s_daddr_o[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_daddr_r_reg[6] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[10]),
        .Q(s_daddr_o[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_daddr_r_reg[7] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[11]),
        .Q(s_daddr_o[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_daddr_r_reg[8] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[12]),
        .Q(s_daddr_o[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_daddr_r_reg[9] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[13]),
        .Q(s_daddr_o[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \G_1PIPE_IFACE.s_den_r_i_1 
       (.I0(sl_iport_i[2]),
        .I1(sl_iport_i[14]),
        .I2(sl_iport_i[13]),
        .I3(sl_iport_i[12]),
        .I4(\G_1PIPE_IFACE.s_den_r_i_2_n_0 ),
        .O(s_den_r0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \G_1PIPE_IFACE.s_den_r_i_2 
       (.I0(sl_iport_i[15]),
        .I1(sl_iport_i[16]),
        .I2(sl_iport_i[17]),
        .I3(sl_iport_i[18]),
        .I4(sl_iport_i[20]),
        .I5(sl_iport_i[19]),
        .O(\G_1PIPE_IFACE.s_den_r_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_den_r_reg 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(s_den_r0),
        .Q(s_den_o),
        .R(sl_iport_i[0]));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_di_r_reg[0] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[21]),
        .Q(s_di_o[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_di_r_reg[10] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[31]),
        .Q(s_di_o[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_di_r_reg[11] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[32]),
        .Q(s_di_o[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_di_r_reg[12] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[33]),
        .Q(s_di_o[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_di_r_reg[13] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[34]),
        .Q(s_di_o[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_di_r_reg[14] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[35]),
        .Q(s_di_o[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_di_r_reg[15] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[36]),
        .Q(s_di_o[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_di_r_reg[1] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[22]),
        .Q(s_di_o[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_di_r_reg[2] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[23]),
        .Q(s_di_o[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_di_r_reg[3] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[24]),
        .Q(s_di_o[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_di_r_reg[4] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[25]),
        .Q(s_di_o[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_di_r_reg[5] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[26]),
        .Q(s_di_o[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_di_r_reg[6] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[27]),
        .Q(s_di_o[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_di_r_reg[7] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[28]),
        .Q(s_di_o[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_di_r_reg[8] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[29]),
        .Q(s_di_o[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_di_r_reg[9] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[30]),
        .Q(s_di_o[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \G_1PIPE_IFACE.s_do_r[0]_i_1 
       (.I0(\reg_do_reg_n_0_[0] ),
        .I1(s_do_i[0]),
        .I2(reg_drdy),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \G_1PIPE_IFACE.s_do_r[10]_i_1 
       (.I0(\reg_do_reg_n_0_[10] ),
        .I1(s_do_i[10]),
        .I2(reg_drdy),
        .O(p_0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \G_1PIPE_IFACE.s_do_r[11]_i_1 
       (.I0(\reg_do_reg_n_0_[11] ),
        .I1(s_do_i[11]),
        .I2(reg_drdy),
        .O(p_0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \G_1PIPE_IFACE.s_do_r[12]_i_1 
       (.I0(\reg_do_reg_n_0_[12] ),
        .I1(s_do_i[12]),
        .I2(reg_drdy),
        .O(p_0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \G_1PIPE_IFACE.s_do_r[13]_i_1 
       (.I0(\reg_do_reg_n_0_[13] ),
        .I1(s_do_i[13]),
        .I2(reg_drdy),
        .O(p_0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \G_1PIPE_IFACE.s_do_r[14]_i_1 
       (.I0(\reg_do_reg_n_0_[14] ),
        .I1(s_do_i[14]),
        .I2(reg_drdy),
        .O(p_0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \G_1PIPE_IFACE.s_do_r[15]_i_1 
       (.I0(\reg_do_reg_n_0_[15] ),
        .I1(s_do_i[15]),
        .I2(reg_drdy),
        .O(p_0_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \G_1PIPE_IFACE.s_do_r[1]_i_1 
       (.I0(\reg_do_reg_n_0_[1] ),
        .I1(s_do_i[1]),
        .I2(reg_drdy),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \G_1PIPE_IFACE.s_do_r[2]_i_1 
       (.I0(\reg_do_reg_n_0_[2] ),
        .I1(s_do_i[2]),
        .I2(reg_drdy),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \G_1PIPE_IFACE.s_do_r[3]_i_1 
       (.I0(\reg_do_reg_n_0_[3] ),
        .I1(s_do_i[3]),
        .I2(reg_drdy),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \G_1PIPE_IFACE.s_do_r[4]_i_1 
       (.I0(\reg_do_reg_n_0_[4] ),
        .I1(s_do_i[4]),
        .I2(reg_drdy),
        .O(p_0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \G_1PIPE_IFACE.s_do_r[5]_i_1 
       (.I0(\reg_do_reg_n_0_[5] ),
        .I1(s_do_i[5]),
        .I2(reg_drdy),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \G_1PIPE_IFACE.s_do_r[6]_i_1 
       (.I0(\reg_do_reg_n_0_[6] ),
        .I1(s_do_i[6]),
        .I2(reg_drdy),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \G_1PIPE_IFACE.s_do_r[7]_i_1 
       (.I0(\reg_do_reg_n_0_[7] ),
        .I1(s_do_i[7]),
        .I2(reg_drdy),
        .O(p_0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \G_1PIPE_IFACE.s_do_r[8]_i_1 
       (.I0(\reg_do_reg_n_0_[8] ),
        .I1(s_do_i[8]),
        .I2(reg_drdy),
        .O(p_0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \G_1PIPE_IFACE.s_do_r[9]_i_1 
       (.I0(\reg_do_reg_n_0_[9] ),
        .I1(s_do_i[9]),
        .I2(reg_drdy),
        .O(p_0_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_do_r_reg[0] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(sl_oport_o[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_do_r_reg[10] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(sl_oport_o[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_do_r_reg[11] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(sl_oport_o[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_do_r_reg[12] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(sl_oport_o[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_do_r_reg[13] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(sl_oport_o[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_do_r_reg[14] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(sl_oport_o[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_do_r_reg[15] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(sl_oport_o[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_do_r_reg[1] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(sl_oport_o[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_do_r_reg[2] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(sl_oport_o[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_do_r_reg[3] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(sl_oport_o[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_do_r_reg[4] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(sl_oport_o[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_do_r_reg[5] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(sl_oport_o[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_do_r_reg[6] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(sl_oport_o[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_do_r_reg[7] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(sl_oport_o[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_do_r_reg[8] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(sl_oport_o[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_do_r_reg[9] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(sl_oport_o[10]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \G_1PIPE_IFACE.s_drdy_r_i_1 
       (.I0(s_drdy_i),
        .I1(reg_drdy),
        .O(\G_1PIPE_IFACE.s_drdy_r_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_drdy_r_reg 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(\G_1PIPE_IFACE.s_drdy_r_i_1_n_0 ),
        .Q(sl_oport_o[0]),
        .R(sl_iport_i[0]));
  FDRE #(
    .INIT(1'b0)) 
    \G_1PIPE_IFACE.s_dwe_r_reg 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(sl_iport_i[3]),
        .Q(s_dwe_o),
        .R(sl_iport_i[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFBFAAAA)) 
    \reg_do[0]_i_1 
       (.I0(\reg_do[4]_i_2_n_0 ),
        .I1(sl_iport_i[6]),
        .I2(sl_iport_i[5]),
        .I3(reg_test[0]),
        .I4(sl_iport_i[10]),
        .I5(sl_iport_i[4]),
        .O(reg_do[0]));
  LUT5 #(
    .INIT(32'h20C0C000)) 
    \reg_do[10]_i_1 
       (.I0(reg_test[10]),
        .I1(sl_iport_i[4]),
        .I2(\reg_do[10]_i_2_n_0 ),
        .I3(sl_iport_i[6]),
        .I4(sl_iport_i[5]),
        .O(reg_do[10]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \reg_do[10]_i_2 
       (.I0(sl_iport_i[10]),
        .I1(sl_iport_i[9]),
        .I2(sl_iport_i[11]),
        .I3(sl_iport_i[7]),
        .I4(sl_iport_i[8]),
        .O(\reg_do[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \reg_do[15]_i_1 
       (.I0(sl_iport_i[5]),
        .I1(sl_iport_i[6]),
        .I2(\reg_do[10]_i_2_n_0 ),
        .I3(sl_iport_i[4]),
        .O(\reg_do[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0F00D000)) 
    \reg_do[1]_i_1 
       (.I0(sl_iport_i[5]),
        .I1(reg_test[1]),
        .I2(sl_iport_i[6]),
        .I3(\reg_do[10]_i_2_n_0 ),
        .I4(sl_iport_i[4]),
        .O(reg_do[1]));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAEAE)) 
    \reg_do[4]_i_1 
       (.I0(\reg_do[4]_i_2_n_0 ),
        .I1(sl_iport_i[10]),
        .I2(sl_iport_i[4]),
        .I3(reg_test[4]),
        .I4(sl_iport_i[6]),
        .I5(sl_iport_i[5]),
        .O(reg_do[4]));
  LUT5 #(
    .INIT(32'hBFFFFFFC)) 
    \reg_do[4]_i_2 
       (.I0(sl_iport_i[7]),
        .I1(sl_iport_i[10]),
        .I2(sl_iport_i[11]),
        .I3(sl_iport_i[9]),
        .I4(sl_iport_i[8]),
        .O(\reg_do[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h2000C000)) 
    \reg_do[5]_i_1 
       (.I0(reg_test[5]),
        .I1(sl_iport_i[4]),
        .I2(sl_iport_i[6]),
        .I3(\reg_do[10]_i_2_n_0 ),
        .I4(sl_iport_i[5]),
        .O(reg_do[5]));
  LUT5 #(
    .INIT(32'h2000C000)) 
    \reg_do[6]_i_1 
       (.I0(reg_test[6]),
        .I1(sl_iport_i[4]),
        .I2(sl_iport_i[6]),
        .I3(\reg_do[10]_i_2_n_0 ),
        .I4(sl_iport_i[5]),
        .O(reg_do[6]));
  LUT5 #(
    .INIT(32'h2000C000)) 
    \reg_do[7]_i_1 
       (.I0(reg_test[7]),
        .I1(sl_iport_i[4]),
        .I2(sl_iport_i[6]),
        .I3(\reg_do[10]_i_2_n_0 ),
        .I4(sl_iport_i[5]),
        .O(reg_do[7]));
  LUT5 #(
    .INIT(32'h2F000000)) 
    \reg_do[8]_i_1 
       (.I0(reg_test[8]),
        .I1(sl_iport_i[4]),
        .I2(sl_iport_i[5]),
        .I3(\reg_do[10]_i_2_n_0 ),
        .I4(sl_iport_i[6]),
        .O(reg_do[8]));
  LUT5 #(
    .INIT(32'h20C0C000)) 
    \reg_do[9]_i_1 
       (.I0(reg_test[9]),
        .I1(sl_iport_i[4]),
        .I2(\reg_do[10]_i_2_n_0 ),
        .I3(sl_iport_i[6]),
        .I4(sl_iport_i[5]),
        .O(reg_do[9]));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[0] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[0]),
        .Q(\reg_do_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[10] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[10]),
        .Q(\reg_do_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[11] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_test[11]),
        .Q(\reg_do_reg_n_0_[11] ),
        .R(\reg_do[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[12] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_test[12]),
        .Q(\reg_do_reg_n_0_[12] ),
        .R(\reg_do[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[13] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_test[13]),
        .Q(\reg_do_reg_n_0_[13] ),
        .R(\reg_do[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[14] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_test[14]),
        .Q(\reg_do_reg_n_0_[14] ),
        .R(\reg_do[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[15] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_test[15]),
        .Q(\reg_do_reg_n_0_[15] ),
        .R(\reg_do[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[1] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[1]),
        .Q(\reg_do_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[2] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_test[2]),
        .Q(\reg_do_reg_n_0_[2] ),
        .R(\reg_do[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[3] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_test[3]),
        .Q(\reg_do_reg_n_0_[3] ),
        .R(\reg_do[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[4] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[4]),
        .Q(\reg_do_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[5] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[5]),
        .Q(\reg_do_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[6] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[6]),
        .Q(\reg_do_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[7] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[7]),
        .Q(\reg_do_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[8] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[8]),
        .Q(\reg_do_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_do_reg[9] 
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_do[9]),
        .Q(\reg_do_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    reg_drdy_i_1
       (.I0(sl_iport_i[14]),
        .I1(sl_iport_i[13]),
        .I2(sl_iport_i[12]),
        .I3(\G_1PIPE_IFACE.s_den_r_i_2_n_0 ),
        .I4(sl_iport_i[2]),
        .O(reg_drdy0));
  FDRE #(
    .INIT(1'b0)) 
    reg_drdy_reg
       (.C(sl_iport_i[1]),
        .CE(1'b1),
        .D(reg_drdy0),
        .Q(reg_drdy),
        .R(sl_iport_i[0]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \reg_test[15]_i_1 
       (.I0(sl_iport_i[3]),
        .I1(sl_iport_i[2]),
        .I2(sl_iport_i[14]),
        .I3(sl_iport_i[13]),
        .I4(sl_iport_i[12]),
        .I5(\G_1PIPE_IFACE.s_den_r_i_2_n_0 ),
        .O(reg_test0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[0] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[21]),
        .Q(reg_test[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[10] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[31]),
        .Q(reg_test[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[11] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[32]),
        .Q(reg_test[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[12] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[33]),
        .Q(reg_test[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[13] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[34]),
        .Q(reg_test[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[14] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[35]),
        .Q(reg_test[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[15] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[36]),
        .Q(reg_test[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[1] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[22]),
        .Q(reg_test[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[2] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[23]),
        .Q(reg_test[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[3] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[24]),
        .Q(reg_test[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[4] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[25]),
        .Q(reg_test[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[5] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[26]),
        .Q(reg_test[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[6] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[27]),
        .Q(reg_test[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[7] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[28]),
        .Q(reg_test[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[8] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[29]),
        .Q(reg_test[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \reg_test_reg[9] 
       (.C(sl_iport_i[1]),
        .CE(reg_test0),
        .D(sl_iport_i[30]),
        .Q(reg_test[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module init_config_rom_blk_mem_gen_generic_cstr
   (douta,
    clka,
    addra,
    pwropt);
  output [31:0]douta;
  input clka;
  input [9:0]addra;
  input pwropt;

  wire [9:0]addra;
  wire clka;
  wire [31:0]douta;
  wire pwropt;

  init_config_rom_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .pwropt(pwropt));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module init_config_rom_blk_mem_gen_prim_width
   (douta,
    clka,
    addra,
    pwropt);
  output [31:0]douta;
  input clka;
  input [9:0]addra;
  input pwropt;

  wire [9:0]addra;
  wire clka;
  wire [31:0]douta;
  wire pwropt;

  init_config_rom_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .pwropt(pwropt));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module init_config_rom_blk_mem_gen_prim_wrapper_init
   (douta,
    clka,
    addra,
    pwropt);
  output [31:0]douta;
  input clka;
  input [9:0]addra;
  input pwropt;

  wire [9:0]addra;
  wire clka;
  wire [31:0]douta;
  wire \dsidrv/left_dsi/gen_master.init_ctrl/cfg_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_sig_1 ;
  wire pwropt;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* IS_CLOCK_GATED *) 
  (* POWER_OPTED_CE = "ENARDEN=NEW" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000200029051001EF15100000070852AA55F000063911),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(douta),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\dsidrv/left_dsi/gen_master.init_ctrl/cfg_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_sig_1 ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  FDCE #(
    .INIT(1'b1)) 
    \dsidrv/left_dsi/gen_master.init_ctrl/cfg_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_1_cooolDelFlop 
       (.C(clka),
        .CE(1'b1),
        .CLR(1'b0),
        .D(pwropt),
        .Q(\dsidrv/left_dsi/gen_master.init_ctrl/cfg_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_sig_1 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module init_config_rom_blk_mem_gen_top
   (douta,
    clka,
    addra,
    pwropt);
  output [31:0]douta;
  input clka;
  input [9:0]addra;
  input pwropt;

  wire [9:0]addra;
  wire clka;
  wire [31:0]douta;
  wire pwropt;

  init_config_rom_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .pwropt(pwropt));
endmodule

(* C_ADDRA_WIDTH = "10" *) (* C_ADDRB_WIDTH = "10" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "1" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     2.622 mW" *) 
(* C_FAMILY = "kintex7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "init_config_rom.mem" *) 
(* C_INIT_FILE_NAME = "init_config_rom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "1024" *) (* C_READ_DEPTH_B = "1024" *) (* C_READ_WIDTH_A = "32" *) 
(* C_READ_WIDTH_B = "32" *) (* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) 
(* C_RST_PRIORITY_A = "CE" *) (* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) 
(* C_USE_BRAM_BLOCK = "0" *) (* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) 
(* C_USE_DEFAULT_DATA = "0" *) (* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) 
(* C_USE_URAM = "0" *) (* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) 
(* C_WRITE_DEPTH_A = "1024" *) (* C_WRITE_DEPTH_B = "1024" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
(* C_WRITE_MODE_B = "WRITE_FIRST" *) (* C_WRITE_WIDTH_A = "32" *) (* C_WRITE_WIDTH_B = "32" *) 
(* C_XDEVICEFAMILY = "kintex7" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_3_4" *) (* downgradeipidentifiedwarnings = "yes" *) 
module init_config_rom_blk_mem_gen_v8_3_4
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc,
    pwropt);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [9:0]addra;
  input [31:0]dina;
  output [31:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [9:0]addrb;
  input [31:0]dinb;
  output [31:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [9:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [9:0]s_axi_rdaddrecc;
  input pwropt;

  wire [9:0]addra;
  wire clka;
  wire [31:0]douta;
  wire pwropt;

  init_config_rom_blk_mem_gen_v8_3_4_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .pwropt(pwropt));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_3_4_synth" *) 
module init_config_rom_blk_mem_gen_v8_3_4_synth
   (douta,
    clka,
    addra,
    pwropt);
  output [31:0]douta;
  input clka;
  input [9:0]addra;
  input pwropt;

  wire [9:0]addra;
  wire clka;
  wire [31:0]douta;
  wire pwropt;

  init_config_rom_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta),
        .pwropt(pwropt));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module video_data_fifo_clk_x_pntrs
   (ram_full_fb_i_reg,
    RD_PNTR_WR,
    ram_full_fb_i_reg_0,
    v1_reg,
    WR_PNTR_RD,
    v1_reg_0,
    Q,
    D,
    \gc0.count_d1_reg[10] ,
    \gc0.count_reg[9] ,
    \gic0.gc0.count_d2_reg[10] ,
    wr_clk,
    AR,
    rd_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output ram_full_fb_i_reg;
  output [9:0]RD_PNTR_WR;
  output ram_full_fb_i_reg_0;
  output [4:0]v1_reg;
  output [0:0]WR_PNTR_RD;
  output [4:0]v1_reg_0;
  input [0:0]Q;
  input [0:0]D;
  input [10:0]\gc0.count_d1_reg[10] ;
  input [9:0]\gc0.count_reg[9] ;
  input [10:0]\gic0.gc0.count_d2_reg[10] ;
  input wr_clk;
  input [0:0]AR;
  input rd_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [0:0]AR;
  wire [0:0]D;
  wire [0:0]Q;
  wire [9:0]RD_PNTR_WR;
  wire [0:0]WR_PNTR_RD;
  wire [9:0]bin2gray;
  wire [10:0]\gc0.count_d1_reg[10] ;
  wire [9:0]\gc0.count_reg[9] ;
  wire [10:0]\gic0.gc0.count_d2_reg[10] ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_1 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_10 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_2 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_3 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_7 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_8 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_9 ;
  wire \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[8]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[9]_i_1_n_0 ;
  wire [8:0]gray2bin;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire p_0_out;
  wire [9:0]p_22_out;
  wire [10:10]p_23_out;
  wire [10:0]p_3_out;
  wire [10:0]p_4_out;
  wire [10:10]p_5_out;
  wire [10:10]p_6_out;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire rd_clk;
  wire [10:0]rd_pntr_gc;
  wire [4:0]v1_reg;
  wire [4:0]v1_reg_0;
  wire wr_clk;
  wire [10:0]wr_pntr_gc;

  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(p_22_out[0]),
        .I1(\gc0.count_d1_reg[10] [0]),
        .I2(p_22_out[1]),
        .I3(\gc0.count_d1_reg[10] [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(p_22_out[0]),
        .I1(\gc0.count_reg[9] [0]),
        .I2(p_22_out[1]),
        .I3(\gc0.count_reg[9] [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(p_22_out[2]),
        .I1(\gc0.count_d1_reg[10] [2]),
        .I2(p_22_out[3]),
        .I3(\gc0.count_d1_reg[10] [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(p_22_out[2]),
        .I1(\gc0.count_reg[9] [2]),
        .I2(p_22_out[3]),
        .I3(\gc0.count_reg[9] [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(p_22_out[4]),
        .I1(\gc0.count_d1_reg[10] [4]),
        .I2(p_22_out[5]),
        .I3(\gc0.count_d1_reg[10] [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(p_22_out[4]),
        .I1(\gc0.count_reg[9] [4]),
        .I2(p_22_out[5]),
        .I3(\gc0.count_reg[9] [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(p_22_out[6]),
        .I1(\gc0.count_d1_reg[10] [6]),
        .I2(p_22_out[7]),
        .I3(\gc0.count_d1_reg[10] [7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(p_22_out[6]),
        .I1(\gc0.count_reg[9] [6]),
        .I2(p_22_out[7]),
        .I3(\gc0.count_reg[9] [7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(p_22_out[8]),
        .I1(\gc0.count_d1_reg[10] [8]),
        .I2(p_22_out[9]),
        .I3(\gc0.count_d1_reg[10] [9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(p_22_out[8]),
        .I1(\gc0.count_reg[9] [8]),
        .I2(p_22_out[9]),
        .I3(\gc0.count_reg[9] [9]),
        .O(v1_reg_0[4]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[5].gms.ms_i_1__1 
       (.I0(p_23_out),
        .I1(Q),
        .O(ram_full_fb_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[5].gms.ms_i_1__2 
       (.I0(p_23_out),
        .I1(D),
        .O(ram_full_fb_i_reg_0));
  video_data_fifo_synchronizer_ff__parameterized0 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q(wr_pntr_gc),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .rd_clk(rd_clk));
  video_data_fifo_synchronizer_ff__parameterized1 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(p_4_out),
        .Q(rd_pntr_gc),
        .wr_clk(wr_clk));
  video_data_fifo_synchronizer_ff__parameterized2 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(p_3_out),
        .\gnxpm_cdc.wr_pntr_bin_reg[9] ({p_0_out,gray2bin}),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(p_5_out),
        .rd_clk(rd_clk));
  video_data_fifo_synchronizer_ff__parameterized3 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D(p_4_out),
        .\gnxpm_cdc.rd_pntr_bin_reg[9] ({\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_1 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_2 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_3 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_7 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_8 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_9 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_10 }),
        .out(p_6_out),
        .wr_clk(wr_clk));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_10 ),
        .Q(RD_PNTR_WR[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_6_out),
        .Q(p_23_out));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_9 ),
        .Q(RD_PNTR_WR[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_8 ),
        .Q(RD_PNTR_WR[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_7 ),
        .Q(RD_PNTR_WR[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6 ),
        .Q(RD_PNTR_WR[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5 ),
        .Q(RD_PNTR_WR[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .Q(RD_PNTR_WR[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_3 ),
        .Q(RD_PNTR_WR[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_2 ),
        .Q(RD_PNTR_WR[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_1 ),
        .Q(RD_PNTR_WR[9]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1 
       (.I0(\gc0.count_d1_reg[10] [0]),
        .I1(\gc0.count_d1_reg[10] [1]),
        .O(\gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1 
       (.I0(\gc0.count_d1_reg[10] [1]),
        .I1(\gc0.count_d1_reg[10] [2]),
        .O(\gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1 
       (.I0(\gc0.count_d1_reg[10] [2]),
        .I1(\gc0.count_d1_reg[10] [3]),
        .O(\gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[3]_i_1 
       (.I0(\gc0.count_d1_reg[10] [3]),
        .I1(\gc0.count_d1_reg[10] [4]),
        .O(\gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[4]_i_1 
       (.I0(\gc0.count_d1_reg[10] [4]),
        .I1(\gc0.count_d1_reg[10] [5]),
        .O(\gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[5]_i_1 
       (.I0(\gc0.count_d1_reg[10] [5]),
        .I1(\gc0.count_d1_reg[10] [6]),
        .O(\gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[6]_i_1 
       (.I0(\gc0.count_d1_reg[10] [6]),
        .I1(\gc0.count_d1_reg[10] [7]),
        .O(\gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[7]_i_1 
       (.I0(\gc0.count_d1_reg[10] [7]),
        .I1(\gc0.count_d1_reg[10] [8]),
        .O(\gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[8]_i_1 
       (.I0(\gc0.count_d1_reg[10] [8]),
        .I1(\gc0.count_d1_reg[10] [9]),
        .O(\gnxpm_cdc.rd_pntr_gc[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[9]_i_1 
       (.I0(\gc0.count_d1_reg[10] [9]),
        .I1(\gc0.count_d1_reg[10] [10]),
        .O(\gnxpm_cdc.rd_pntr_gc[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[10] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[10] [10]),
        .Q(rd_pntr_gc[10]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ),
        .Q(rd_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ),
        .Q(rd_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ),
        .Q(rd_pntr_gc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0 ),
        .Q(rd_pntr_gc[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[8]_i_1_n_0 ),
        .Q(rd_pntr_gc[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[9]_i_1_n_0 ),
        .Q(rd_pntr_gc[9]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[0]),
        .Q(p_22_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[10] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_5_out),
        .Q(WR_PNTR_RD));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[1]),
        .Q(p_22_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[2]),
        .Q(p_22_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[3]),
        .Q(p_22_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[4]),
        .Q(p_22_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[5]),
        .Q(p_22_out[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[6]),
        .Q(p_22_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[7]),
        .Q(p_22_out[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[8]),
        .Q(p_22_out[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_out),
        .Q(p_22_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[10] [0]),
        .I1(\gic0.gc0.count_d2_reg[10] [1]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[10] [1]),
        .I1(\gic0.gc0.count_d2_reg[10] [2]),
        .O(bin2gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[10] [2]),
        .I1(\gic0.gc0.count_d2_reg[10] [3]),
        .O(bin2gray[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[3]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[10] [3]),
        .I1(\gic0.gc0.count_d2_reg[10] [4]),
        .O(bin2gray[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[4]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[10] [4]),
        .I1(\gic0.gc0.count_d2_reg[10] [5]),
        .O(bin2gray[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[5]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[10] [5]),
        .I1(\gic0.gc0.count_d2_reg[10] [6]),
        .O(bin2gray[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[6]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[10] [6]),
        .I1(\gic0.gc0.count_d2_reg[10] [7]),
        .O(bin2gray[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[7]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[10] [7]),
        .I1(\gic0.gc0.count_d2_reg[10] [8]),
        .O(bin2gray[7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[8]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[10] [8]),
        .I1(\gic0.gc0.count_d2_reg[10] [9]),
        .O(bin2gray[8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[9]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[10] [9]),
        .I1(\gic0.gc0.count_d2_reg[10] [10]),
        .O(bin2gray[9]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[10] [10]),
        .Q(wr_pntr_gc[10]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[3]),
        .Q(wr_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[4]),
        .Q(wr_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[5]),
        .Q(wr_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[6]),
        .Q(wr_pntr_gc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[7]),
        .Q(wr_pntr_gc[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[8]),
        .Q(wr_pntr_gc[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[9]),
        .Q(wr_pntr_gc[9]));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module video_data_fifo_clk_x_pntrs_HD7
   (ram_full_fb_i_reg,
    ram_full_fb_i_reg_0,
    wr_clk,
    rd_clk,
    RD_PNTR_WR,
    v1_reg,
    WR_PNTR_RD,
    v1_reg_0,
    Q,
    D,
    \gc0.count_d1_reg[10] ,
    \gc0.count_reg[9] ,
    \gic0.gc0.count_d2_reg[10] ,
    AR,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output ram_full_fb_i_reg;
  output ram_full_fb_i_reg_0;
  input wr_clk;
  input rd_clk;
  output [9:0]RD_PNTR_WR;
  output [4:0]v1_reg;
  output [0:0]WR_PNTR_RD;
  output [4:0]v1_reg_0;
  input [0:0]Q;
  input [0:0]D;
  input [10:0]\gc0.count_d1_reg[10] ;
  input [9:0]\gc0.count_reg[9] ;
  input [10:0]\gic0.gc0.count_d2_reg[10] ;
  input [0:0]AR;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [0:0]AR;
  wire [0:0]D;
  wire [0:0]Q;
  wire [9:0]RD_PNTR_WR;
  wire [0:0]WR_PNTR_RD;
  wire [9:0]bin2gray;
  wire [10:0]\gc0.count_d1_reg[10] ;
  wire [9:0]\gc0.count_reg[9] ;
  wire [10:0]\gic0.gc0.count_d2_reg[10] ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_1 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_10 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_2 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_3 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_7 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_8 ;
  wire \gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_9 ;
  wire \gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[8]_i_1_n_0 ;
  wire \gnxpm_cdc.rd_pntr_gc[9]_i_1_n_0 ;
  wire [8:0]gray2bin;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire p_0_out;
  wire [9:0]p_22_out;
  wire [10:10]p_23_out;
  wire [10:0]p_3_out;
  wire [10:0]p_4_out;
  wire [10:10]p_5_out;
  wire [10:10]p_6_out;
  wire ram_full_fb_i_reg;
  wire ram_full_fb_i_reg_0;
  wire rd_clk;
  wire [10:0]rd_pntr_gc;
  wire [4:0]v1_reg;
  wire [4:0]v1_reg_0;
  wire wr_clk;
  wire [10:0]wr_pntr_gc;

  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(p_22_out[0]),
        .I1(\gc0.count_d1_reg[10] [0]),
        .I2(p_22_out[1]),
        .I3(\gc0.count_d1_reg[10] [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(p_22_out[0]),
        .I1(\gc0.count_reg[9] [0]),
        .I2(p_22_out[1]),
        .I3(\gc0.count_reg[9] [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(p_22_out[2]),
        .I1(\gc0.count_d1_reg[10] [2]),
        .I2(p_22_out[3]),
        .I3(\gc0.count_d1_reg[10] [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(p_22_out[2]),
        .I1(\gc0.count_reg[9] [2]),
        .I2(p_22_out[3]),
        .I3(\gc0.count_reg[9] [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(p_22_out[4]),
        .I1(\gc0.count_d1_reg[10] [4]),
        .I2(p_22_out[5]),
        .I3(\gc0.count_d1_reg[10] [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(p_22_out[4]),
        .I1(\gc0.count_reg[9] [4]),
        .I2(p_22_out[5]),
        .I3(\gc0.count_reg[9] [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(p_22_out[6]),
        .I1(\gc0.count_d1_reg[10] [6]),
        .I2(p_22_out[7]),
        .I3(\gc0.count_d1_reg[10] [7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(p_22_out[6]),
        .I1(\gc0.count_reg[9] [6]),
        .I2(p_22_out[7]),
        .I3(\gc0.count_reg[9] [7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(p_22_out[8]),
        .I1(\gc0.count_d1_reg[10] [8]),
        .I2(p_22_out[9]),
        .I3(\gc0.count_d1_reg[10] [9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(p_22_out[8]),
        .I1(\gc0.count_reg[9] [8]),
        .I2(p_22_out[9]),
        .I3(\gc0.count_reg[9] [9]),
        .O(v1_reg_0[4]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[5].gms.ms_i_1__1 
       (.I0(p_23_out),
        .I1(Q),
        .O(ram_full_fb_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[5].gms.ms_i_1__2 
       (.I0(p_23_out),
        .I1(D),
        .O(ram_full_fb_i_reg_0));
  video_data_fifo_synchronizer_ff__parameterized0_HD8 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q(wr_pntr_gc),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .rd_clk(rd_clk));
  video_data_fifo_synchronizer_ff__parameterized1_HD9 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(p_4_out),
        .Q(rd_pntr_gc),
        .wr_clk(wr_clk));
  video_data_fifo_synchronizer_ff__parameterized2_HD10 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(p_3_out),
        .\gnxpm_cdc.wr_pntr_bin_reg[9] ({p_0_out,gray2bin}),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(p_5_out),
        .rd_clk(rd_clk));
  video_data_fifo_synchronizer_ff__parameterized3_HD11 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D(p_4_out),
        .\gnxpm_cdc.rd_pntr_bin_reg[9] ({\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_1 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_2 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_3 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_7 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_8 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_9 ,\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_10 }),
        .out(p_6_out),
        .wr_clk(wr_clk));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_10 ),
        .Q(RD_PNTR_WR[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_6_out),
        .Q(p_23_out));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_9 ),
        .Q(RD_PNTR_WR[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_8 ),
        .Q(RD_PNTR_WR[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_7 ),
        .Q(RD_PNTR_WR[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_6 ),
        .Q(RD_PNTR_WR[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_5 ),
        .Q(RD_PNTR_WR[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_4 ),
        .Q(RD_PNTR_WR[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_3 ),
        .Q(RD_PNTR_WR[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_2 ),
        .Q(RD_PNTR_WR[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[2].wr_stg_inst_n_1 ),
        .Q(RD_PNTR_WR[9]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1 
       (.I0(\gc0.count_d1_reg[10] [0]),
        .I1(\gc0.count_d1_reg[10] [1]),
        .O(\gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1 
       (.I0(\gc0.count_d1_reg[10] [1]),
        .I1(\gc0.count_d1_reg[10] [2]),
        .O(\gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1 
       (.I0(\gc0.count_d1_reg[10] [2]),
        .I1(\gc0.count_d1_reg[10] [3]),
        .O(\gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[3]_i_1 
       (.I0(\gc0.count_d1_reg[10] [3]),
        .I1(\gc0.count_d1_reg[10] [4]),
        .O(\gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[4]_i_1 
       (.I0(\gc0.count_d1_reg[10] [4]),
        .I1(\gc0.count_d1_reg[10] [5]),
        .O(\gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[5]_i_1 
       (.I0(\gc0.count_d1_reg[10] [5]),
        .I1(\gc0.count_d1_reg[10] [6]),
        .O(\gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[6]_i_1 
       (.I0(\gc0.count_d1_reg[10] [6]),
        .I1(\gc0.count_d1_reg[10] [7]),
        .O(\gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[7]_i_1 
       (.I0(\gc0.count_d1_reg[10] [7]),
        .I1(\gc0.count_d1_reg[10] [8]),
        .O(\gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[8]_i_1 
       (.I0(\gc0.count_d1_reg[10] [8]),
        .I1(\gc0.count_d1_reg[10] [9]),
        .O(\gnxpm_cdc.rd_pntr_gc[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[9]_i_1 
       (.I0(\gc0.count_d1_reg[10] [9]),
        .I1(\gc0.count_d1_reg[10] [10]),
        .O(\gnxpm_cdc.rd_pntr_gc[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[0]_i_1_n_0 ),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[10] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc0.count_d1_reg[10] [10]),
        .Q(rd_pntr_gc[10]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[1]_i_1_n_0 ),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[2]_i_1_n_0 ),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[3]_i_1_n_0 ),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[4]_i_1_n_0 ),
        .Q(rd_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[5]_i_1_n_0 ),
        .Q(rd_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[6]_i_1_n_0 ),
        .Q(rd_pntr_gc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[7]_i_1_n_0 ),
        .Q(rd_pntr_gc[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[8]_i_1_n_0 ),
        .Q(rd_pntr_gc[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gnxpm_cdc.rd_pntr_gc[9]_i_1_n_0 ),
        .Q(rd_pntr_gc[9]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[0]),
        .Q(p_22_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[10] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_5_out),
        .Q(WR_PNTR_RD));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[1]),
        .Q(p_22_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[2]),
        .Q(p_22_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[3]),
        .Q(p_22_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[4]),
        .Q(p_22_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[5]),
        .Q(p_22_out[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[6]),
        .Q(p_22_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[7]),
        .Q(p_22_out[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[8]),
        .Q(p_22_out[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_out),
        .Q(p_22_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[10] [0]),
        .I1(\gic0.gc0.count_d2_reg[10] [1]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[10] [1]),
        .I1(\gic0.gc0.count_d2_reg[10] [2]),
        .O(bin2gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[10] [2]),
        .I1(\gic0.gc0.count_d2_reg[10] [3]),
        .O(bin2gray[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[3]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[10] [3]),
        .I1(\gic0.gc0.count_d2_reg[10] [4]),
        .O(bin2gray[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[4]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[10] [4]),
        .I1(\gic0.gc0.count_d2_reg[10] [5]),
        .O(bin2gray[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[5]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[10] [5]),
        .I1(\gic0.gc0.count_d2_reg[10] [6]),
        .O(bin2gray[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[6]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[10] [6]),
        .I1(\gic0.gc0.count_d2_reg[10] [7]),
        .O(bin2gray[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[7]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[10] [7]),
        .I1(\gic0.gc0.count_d2_reg[10] [8]),
        .O(bin2gray[7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[8]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[10] [8]),
        .I1(\gic0.gc0.count_d2_reg[10] [9]),
        .O(bin2gray[8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[9]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[10] [9]),
        .I1(\gic0.gc0.count_d2_reg[10] [10]),
        .O(bin2gray[9]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[10] [10]),
        .Q(wr_pntr_gc[10]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[3]),
        .Q(wr_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[4]),
        .Q(wr_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[5]),
        .Q(wr_pntr_gc[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[6]),
        .Q(wr_pntr_gc[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[7]),
        .Q(wr_pntr_gc[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[8]),
        .Q(wr_pntr_gc[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[9]),
        .Q(wr_pntr_gc[9]));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module video_data_fifo_compare
   (comp1,
    v1_reg,
    \gnxpm_cdc.rd_pntr_bin_reg[10] );
  output comp1;
  input [4:0]v1_reg;
  input \gnxpm_cdc.rd_pntr_bin_reg[10] ;

  wire carrynet_3;
  wire comp1;
  wire \gnxpm_cdc.rd_pntr_bin_reg[10] ;
  wire [4:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp1,\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],\gnxpm_cdc.rd_pntr_bin_reg[10] ,v1_reg[4]}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module video_data_fifo_compare_3
   (ram_full_fb_i_reg,
    v1_reg_0,
    \gnxpm_cdc.rd_pntr_bin_reg[10] ,
    wr_rst_busy,
    out,
    wr_en,
    comp1);
  output ram_full_fb_i_reg;
  input [4:0]v1_reg_0;
  input \gnxpm_cdc.rd_pntr_bin_reg[10] ;
  input wr_rst_busy;
  input out;
  input wr_en;
  input comp1;

  wire carrynet_3;
  wire comp1;
  wire comp2;
  wire \gnxpm_cdc.rd_pntr_bin_reg[10] ;
  wire out;
  wire ram_full_fb_i_reg;
  wire [4:0]v1_reg_0;
  wire wr_en;
  wire wr_rst_busy;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0[3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp2,\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],\gnxpm_cdc.rd_pntr_bin_reg[10] ,v1_reg_0[4]}));
  LUT5 #(
    .INIT(32'h55550400)) 
    ram_full_i_i_1
       (.I0(wr_rst_busy),
        .I1(comp2),
        .I2(out),
        .I3(wr_en),
        .I4(comp1),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module video_data_fifo_compare_3_HD20
   (ram_full_fb_i_reg,
    \gnxpm_cdc.rd_pntr_bin_reg[10] ,
    wr_rst_busy,
    out,
    wr_en,
    comp1,
    v1_reg_0);
  output ram_full_fb_i_reg;
  input \gnxpm_cdc.rd_pntr_bin_reg[10] ;
  input wr_rst_busy;
  input out;
  input wr_en;
  input comp1;
  input [4:0]v1_reg_0;

  wire carrynet_3;
  wire comp1;
  wire comp2;
  wire \gnxpm_cdc.rd_pntr_bin_reg[10] ;
  wire out;
  wire ram_full_fb_i_reg;
  wire [4:0]v1_reg_0;
  wire wr_en;
  wire wr_rst_busy;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0[3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp2,\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],\gnxpm_cdc.rd_pntr_bin_reg[10] ,v1_reg_0[4]}));
  LUT5 #(
    .INIT(32'h55550400)) 
    ram_full_i_i_1
       (.I0(wr_rst_busy),
        .I1(comp2),
        .I2(out),
        .I3(wr_en),
        .I4(comp1),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module video_data_fifo_compare_4
   (ram_empty_fb_i_reg,
    v1_reg,
    \gc0.count_d1_reg[10] ,
    rd_en,
    out,
    comp1);
  output ram_empty_fb_i_reg;
  input [4:0]v1_reg;
  input \gc0.count_d1_reg[10] ;
  input rd_en;
  input out;
  input comp1;

  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire \gc0.count_d1_reg[10] ;
  wire out;
  wire ram_empty_fb_i_reg;
  wire rd_en;
  wire [4:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp0,\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],\gc0.count_d1_reg[10] ,v1_reg[4]}));
  LUT4 #(
    .INIT(16'hAEAA)) 
    ram_empty_i_i_1
       (.I0(comp0),
        .I1(rd_en),
        .I2(out),
        .I3(comp1),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module video_data_fifo_compare_4_HD14
   (ram_empty_fb_i_reg,
    \gc0.count_d1_reg[10] ,
    rd_en,
    out,
    comp1,
    v1_reg);
  output ram_empty_fb_i_reg;
  input \gc0.count_d1_reg[10] ;
  input rd_en;
  input out;
  input comp1;
  input [4:0]v1_reg;

  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire \gc0.count_d1_reg[10] ;
  wire out;
  wire ram_empty_fb_i_reg;
  wire rd_en;
  wire [4:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp0,\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],\gc0.count_d1_reg[10] ,v1_reg[4]}));
  LUT4 #(
    .INIT(16'hAEAA)) 
    ram_empty_i_i_1
       (.I0(comp0),
        .I1(rd_en),
        .I2(out),
        .I3(comp1),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module video_data_fifo_compare_5
   (comp1,
    v1_reg_0,
    \gc0.count_reg[10] );
  output comp1;
  input [4:0]v1_reg_0;
  input \gc0.count_reg[10] ;

  wire carrynet_3;
  wire comp1;
  wire \gc0.count_reg[10] ;
  wire [4:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0[3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp1,\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],\gc0.count_reg[10] ,v1_reg_0[4]}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module video_data_fifo_compare_5_HD15
   (comp1,
    \gc0.count_reg[10] ,
    v1_reg_0);
  output comp1;
  input \gc0.count_reg[10] ;
  input [4:0]v1_reg_0;

  wire carrynet_3;
  wire comp1;
  wire \gc0.count_reg[10] ;
  wire [4:0]v1_reg_0;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0[3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp1,\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],\gc0.count_reg[10] ,v1_reg_0[4]}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module video_data_fifo_compare_HD19
   (comp1,
    \gnxpm_cdc.rd_pntr_bin_reg[10] ,
    v1_reg);
  output comp1;
  input \gnxpm_cdc.rd_pntr_bin_reg[10] ;
  input [4:0]v1_reg;

  wire carrynet_3;
  wire comp1;
  wire \gnxpm_cdc.rd_pntr_bin_reg[10] ;
  wire [4:0]v1_reg;
  wire [2:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:2]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,\NLW_gmux.gm[0].gm1.m1_CARRY4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:2],comp1,\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:2],1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:2],\gnxpm_cdc.rd_pntr_bin_reg[10] ,v1_reg[4]}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module video_data_fifo_fifo_generator_ramfifo
   (wr_rst_busy,
    dout,
    empty,
    full,
    rd_en,
    wr_en,
    wr_clk,
    rd_clk,
    din,
    rst);
  output wr_rst_busy;
  output [31:0]dout;
  output empty;
  output full;
  input rd_en;
  input wr_en;
  input wr_clk;
  input rd_clk;
  input [31:0]din;
  input rst;

  wire \gntv_or_sync_fifo.gcx.clkx_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_11 ;
  wire [4:0]\gras.rsts/c0/v1_reg ;
  wire [4:0]\gras.rsts/c1/v1_reg ;
  wire [10:0]p_0_out;
  wire [10:0]p_12_out;
  wire [10:10]p_13_out;
  wire [10:10]p_22_out;
  wire [9:0]p_23_out;
  wire p_2_out;
  wire rd_clk;
  wire rd_en;
  wire [9:0]rd_pntr_plus1;
  wire [2:0]rd_rst_i;
  wire rst;
  wire rst_full_ff_i;
  wire wr_clk;
  wire wr_en;
  wire [10:10]wr_pntr_plus2;
  wire \^wr_rst_busy ;
  wire [1:0]wr_rst_i;
  wire \NLW_gntv_or_sync_fifo.gl0.rd_empty_UNCONNECTED ;
  wire \NLW_gntv_or_sync_fifo.gl0.wr_full_UNCONNECTED ;
  wire [0:0]\NLW_gntv_or_sync_fifo.gl0.wr_WEA_UNCONNECTED ;
  wire NLW_rstblk_tmp_ram_rd_en_UNCONNECTED;
  wire [0:0]\NLW_rstblk_gc0.count_reg[1]_UNCONNECTED ;

  video_data_fifo_clk_x_pntrs \gntv_or_sync_fifo.gcx.clkx 
       (.AR(wr_rst_i[0]),
        .D(wr_pntr_plus2),
        .Q(p_13_out),
        .RD_PNTR_WR(p_23_out),
        .WR_PNTR_RD(p_22_out),
        .\gc0.count_d1_reg[10] (p_0_out),
        .\gc0.count_reg[9] (rd_pntr_plus1),
        .\gic0.gc0.count_d2_reg[10] (p_12_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (rd_rst_i[1]),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .ram_full_fb_i_reg_0(\gntv_or_sync_fifo.gcx.clkx_n_11 ),
        .rd_clk(rd_clk),
        .v1_reg(\gras.rsts/c0/v1_reg ),
        .v1_reg_0(\gras.rsts/c1/v1_reg ),
        .wr_clk(wr_clk));
  video_data_fifo_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.AR(rd_rst_i[2]),
        .Q(p_0_out),
        .WR_PNTR_RD(p_22_out),
        .empty(\NLW_gntv_or_sync_fifo.gl0.rd_empty_UNCONNECTED ),
        .\gc0.count_d1_reg[9] (rd_pntr_plus1),
        .out(p_2_out),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .v1_reg(\gras.rsts/c0/v1_reg ),
        .v1_reg_0(\gras.rsts/c1/v1_reg ));
  video_data_fifo_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.AR(wr_rst_i[1]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (p_12_out),
        .Q(p_13_out),
        .RD_PNTR_WR(p_23_out),
        .WEA(\NLW_gntv_or_sync_fifo.gl0.wr_WEA_UNCONNECTED [0]),
        .full(\NLW_gntv_or_sync_fifo.gl0.wr_full_UNCONNECTED ),
        .\gic0.gc0.count_d1_reg[10] (wr_pntr_plus2),
        .\gnxpm_cdc.rd_pntr_bin_reg[10] (\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .\gnxpm_cdc.rd_pntr_bin_reg[10]_0 (\gntv_or_sync_fifo.gcx.clkx_n_11 ),
        .out(rst_full_ff_i),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(\^wr_rst_busy ));
  video_data_fifo_reset_blk_ramfifo rstblk
       (.\gc0.count_reg[1] ({rd_rst_i[2:1],\NLW_rstblk_gc0.count_reg[1]_UNCONNECTED [0]}),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_ff_i),
        .out(wr_rst_i),
        .ram_empty_fb_i_reg(p_2_out),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .tmp_ram_rd_en(NLW_rstblk_tmp_ram_rd_en_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_rst_busy(\^wr_rst_busy ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module video_data_fifo_fifo_generator_ramfifo_HD6
   (wr_rst_busy,
    empty,
    full,
    rd_en,
    wr_en,
    wr_clk,
    rd_clk,
    rst,
    dout,
    din);
  output wr_rst_busy;
  output empty;
  output full;
  input rd_en;
  input wr_en;
  input wr_clk;
  input rd_clk;
  input rst;
  output [31:0]dout;
  input [31:0]din;

  wire \gntv_or_sync_fifo.gcx.clkx_n_0 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_11 ;
  wire [4:0]\gras.rsts/c0/v1_reg ;
  wire [4:0]\gras.rsts/c1/v1_reg ;
  wire [10:0]p_0_out;
  wire [10:0]p_12_out;
  wire [10:10]p_13_out;
  wire [10:10]p_22_out;
  wire [9:0]p_23_out;
  wire p_2_out;
  wire rd_clk;
  wire rd_en;
  wire [9:0]rd_pntr_plus1;
  wire [2:0]rd_rst_i;
  wire rst;
  wire rst_full_ff_i;
  wire wr_clk;
  wire wr_en;
  wire [10:10]wr_pntr_plus2;
  wire \^wr_rst_busy ;
  wire [1:0]wr_rst_i;
  wire \NLW_gntv_or_sync_fifo.gl0.rd_empty_UNCONNECTED ;
  wire \NLW_gntv_or_sync_fifo.gl0.wr_full_UNCONNECTED ;
  wire [0:0]\NLW_gntv_or_sync_fifo.gl0.wr_WEA_UNCONNECTED ;
  wire NLW_rstblk_tmp_ram_rd_en_UNCONNECTED;
  wire [0:0]\NLW_rstblk_gc0.count_reg[1]_UNCONNECTED ;

  video_data_fifo_clk_x_pntrs_HD7 \gntv_or_sync_fifo.gcx.clkx 
       (.AR(wr_rst_i[0]),
        .D(wr_pntr_plus2),
        .Q(p_13_out),
        .RD_PNTR_WR(p_23_out),
        .WR_PNTR_RD(p_22_out),
        .\gc0.count_d1_reg[10] (p_0_out),
        .\gc0.count_reg[9] (rd_pntr_plus1),
        .\gic0.gc0.count_d2_reg[10] (p_12_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (rd_rst_i[1]),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .ram_full_fb_i_reg_0(\gntv_or_sync_fifo.gcx.clkx_n_11 ),
        .rd_clk(rd_clk),
        .v1_reg(\gras.rsts/c0/v1_reg ),
        .v1_reg_0(\gras.rsts/c1/v1_reg ),
        .wr_clk(wr_clk));
  video_data_fifo_rd_logic_HD12 \gntv_or_sync_fifo.gl0.rd 
       (.AR(rd_rst_i[2]),
        .Q(p_0_out),
        .WR_PNTR_RD(p_22_out),
        .empty(\NLW_gntv_or_sync_fifo.gl0.rd_empty_UNCONNECTED ),
        .\gc0.count_d1_reg[9] (rd_pntr_plus1),
        .out(p_2_out),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .v1_reg(\gras.rsts/c0/v1_reg ),
        .v1_reg_0(\gras.rsts/c1/v1_reg ));
  video_data_fifo_wr_logic_HD17 \gntv_or_sync_fifo.gl0.wr 
       (.AR(wr_rst_i[1]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (p_12_out),
        .Q(p_13_out),
        .RD_PNTR_WR(p_23_out),
        .WEA(\NLW_gntv_or_sync_fifo.gl0.wr_WEA_UNCONNECTED [0]),
        .full(\NLW_gntv_or_sync_fifo.gl0.wr_full_UNCONNECTED ),
        .\gic0.gc0.count_d1_reg[10] (wr_pntr_plus2),
        .\gnxpm_cdc.rd_pntr_bin_reg[10] (\gntv_or_sync_fifo.gcx.clkx_n_0 ),
        .\gnxpm_cdc.rd_pntr_bin_reg[10]_0 (\gntv_or_sync_fifo.gcx.clkx_n_11 ),
        .out(rst_full_ff_i),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(\^wr_rst_busy ));
  video_data_fifo_reset_blk_ramfifo_HD31 rstblk
       (.\gc0.count_reg[1] ({rd_rst_i[2:1],\NLW_rstblk_gc0.count_reg[1]_UNCONNECTED [0]}),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_ff_i),
        .out(wr_rst_i),
        .ram_empty_fb_i_reg(p_2_out),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .tmp_ram_rd_en(NLW_rstblk_tmp_ram_rd_en_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_rst_busy(\^wr_rst_busy ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module video_data_fifo_fifo_generator_top
   (wr_rst_busy,
    dout,
    empty,
    full,
    rd_en,
    wr_en,
    wr_clk,
    rd_clk,
    din,
    rst);
  output wr_rst_busy;
  output [31:0]dout;
  output empty;
  output full;
  input rd_en;
  input wr_en;
  input wr_clk;
  input rd_clk;
  input [31:0]din;
  input rst;

  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire \NLW_grf.rf_empty_UNCONNECTED ;
  wire \NLW_grf.rf_full_UNCONNECTED ;
  wire \NLW_grf.rf_wr_rst_busy_UNCONNECTED ;
  wire [31:0]\NLW_grf.rf_din_UNCONNECTED ;
  wire [31:0]\NLW_grf.rf_dout_UNCONNECTED ;

  video_data_fifo_fifo_generator_ramfifo \grf.rf 
       (.din(\NLW_grf.rf_din_UNCONNECTED [31:0]),
        .dout(\NLW_grf.rf_dout_UNCONNECTED [31:0]),
        .empty(\NLW_grf.rf_empty_UNCONNECTED ),
        .full(\NLW_grf.rf_full_UNCONNECTED ),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(\NLW_grf.rf_wr_rst_busy_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module video_data_fifo_fifo_generator_top_HD5
   (wr_rst_busy,
    empty,
    full,
    rd_en,
    wr_en,
    wr_clk,
    rd_clk,
    rst,
    dout,
    din);
  output wr_rst_busy;
  output empty;
  output full;
  input rd_en;
  input wr_en;
  input wr_clk;
  input rd_clk;
  input rst;
  output [31:0]dout;
  input [31:0]din;

  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire \NLW_grf.rf_empty_UNCONNECTED ;
  wire \NLW_grf.rf_full_UNCONNECTED ;
  wire \NLW_grf.rf_wr_rst_busy_UNCONNECTED ;
  wire [31:0]\NLW_grf.rf_din_UNCONNECTED ;
  wire [31:0]\NLW_grf.rf_dout_UNCONNECTED ;

  video_data_fifo_fifo_generator_ramfifo_HD6 \grf.rf 
       (.din(\NLW_grf.rf_din_UNCONNECTED [31:0]),
        .dout(\NLW_grf.rf_dout_UNCONNECTED [31:0]),
        .empty(\NLW_grf.rf_empty_UNCONNECTED ),
        .full(\NLW_grf.rf_full_UNCONNECTED ),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(\NLW_grf.rf_wr_rst_busy_UNCONNECTED ));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "11" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "32" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "32" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "kintex7" *) (* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "2" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "1" *) (* C_PRELOAD_REGS = "0" *) (* C_PRIM_FIFO_TYPE = "2kx18" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "2045" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "2044" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "11" *) 
(* C_RD_DEPTH = "2048" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "11" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "11" *) 
(* C_WR_DEPTH = "2048" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "11" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_1_2" *) 
module video_data_fifo_fifo_generator_v13_1_2
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [31:0]din;
  input wr_en;
  input rd_en;
  input [10:0]prog_empty_thresh;
  input [10:0]prog_empty_thresh_assert;
  input [10:0]prog_empty_thresh_negate;
  input [10:0]prog_full_thresh;
  input [10:0]prog_full_thresh_assert;
  input [10:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [31:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [10:0]data_count;
  output [10:0]rd_data_count;
  output [10:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire NLW_inst_fifo_gen_empty_UNCONNECTED;
  wire NLW_inst_fifo_gen_full_UNCONNECTED;
  wire NLW_inst_fifo_gen_wr_rst_busy_UNCONNECTED;
  wire [31:0]NLW_inst_fifo_gen_din_UNCONNECTED;
  wire [31:0]NLW_inst_fifo_gen_dout_UNCONNECTED;

  video_data_fifo_fifo_generator_v13_1_2_synth inst_fifo_gen
       (.din(NLW_inst_fifo_gen_din_UNCONNECTED[31:0]),
        .dout(NLW_inst_fifo_gen_dout_UNCONNECTED[31:0]),
        .empty(NLW_inst_fifo_gen_empty_UNCONNECTED),
        .full(NLW_inst_fifo_gen_full_UNCONNECTED),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_inst_fifo_gen_wr_rst_busy_UNCONNECTED));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "11" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "32" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "32" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "kintex7" *) (* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "2" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "1" *) (* C_PRELOAD_REGS = "0" *) (* C_PRIM_FIFO_TYPE = "2kx18" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "2" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "3" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "2045" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "2044" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "11" *) 
(* C_RD_DEPTH = "2048" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "11" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "11" *) 
(* C_WR_DEPTH = "2048" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "11" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_1_2" *) 
module video_data_fifo_fifo_generator_v13_1_2_HD3
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    wr_en,
    rd_en,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wlast,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rlast,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tlast,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tlast,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty,
    din,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    dout,
    data_count,
    rd_data_count,
    wr_data_count,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wuser,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wuser,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_ruser,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_ruser,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input wr_en;
  input rd_en;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input s_axi_awvalid;
  output s_axi_awready;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output s_axi_bvalid;
  input s_axi_bready;
  output m_axi_awvalid;
  input m_axi_awready;
  output m_axi_wlast;
  output m_axi_wvalid;
  input m_axi_wready;
  input m_axi_bvalid;
  output m_axi_bready;
  input s_axi_arvalid;
  output s_axi_arready;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  output m_axi_arvalid;
  input m_axi_arready;
  input m_axi_rlast;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input s_axis_tlast;
  output m_axis_tvalid;
  input m_axis_tready;
  output m_axis_tlast;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;
  input [31:0]din;
  input [10:0]prog_empty_thresh;
  input [10:0]prog_empty_thresh_assert;
  input [10:0]prog_empty_thresh_negate;
  input [10:0]prog_full_thresh;
  input [10:0]prog_full_thresh_assert;
  input [10:0]prog_full_thresh_negate;
  output [31:0]dout;
  output [10:0]data_count;
  output [10:0]rd_data_count;
  output [10:0]wr_data_count;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input [0:0]s_axi_wuser;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output [0:0]m_axi_wuser;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output [0:0]s_axi_ruser;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input [0:0]m_axi_ruser;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;

  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire NLW_inst_fifo_gen_empty_UNCONNECTED;
  wire NLW_inst_fifo_gen_full_UNCONNECTED;
  wire NLW_inst_fifo_gen_wr_rst_busy_UNCONNECTED;
  wire [31:0]NLW_inst_fifo_gen_din_UNCONNECTED;
  wire [31:0]NLW_inst_fifo_gen_dout_UNCONNECTED;

  video_data_fifo_fifo_generator_v13_1_2_synth_HD4 inst_fifo_gen
       (.din(NLW_inst_fifo_gen_din_UNCONNECTED[31:0]),
        .dout(NLW_inst_fifo_gen_dout_UNCONNECTED[31:0]),
        .empty(NLW_inst_fifo_gen_empty_UNCONNECTED),
        .full(NLW_inst_fifo_gen_full_UNCONNECTED),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_inst_fifo_gen_wr_rst_busy_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_2_synth" *) 
module video_data_fifo_fifo_generator_v13_1_2_synth
   (wr_rst_busy,
    dout,
    empty,
    full,
    rd_en,
    wr_en,
    wr_clk,
    rd_clk,
    din,
    rst);
  output wr_rst_busy;
  output [31:0]dout;
  output empty;
  output full;
  input rd_en;
  input wr_en;
  input wr_clk;
  input rd_clk;
  input [31:0]din;
  input rst;

  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire \NLW_gconvfifo.rf_empty_UNCONNECTED ;
  wire \NLW_gconvfifo.rf_full_UNCONNECTED ;
  wire \NLW_gconvfifo.rf_wr_rst_busy_UNCONNECTED ;
  wire [31:0]\NLW_gconvfifo.rf_din_UNCONNECTED ;
  wire [31:0]\NLW_gconvfifo.rf_dout_UNCONNECTED ;

  video_data_fifo_fifo_generator_top \gconvfifo.rf 
       (.din(\NLW_gconvfifo.rf_din_UNCONNECTED [31:0]),
        .dout(\NLW_gconvfifo.rf_dout_UNCONNECTED [31:0]),
        .empty(\NLW_gconvfifo.rf_empty_UNCONNECTED ),
        .full(\NLW_gconvfifo.rf_full_UNCONNECTED ),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(\NLW_gconvfifo.rf_wr_rst_busy_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_1_2_synth" *) 
module video_data_fifo_fifo_generator_v13_1_2_synth_HD4
   (wr_rst_busy,
    empty,
    full,
    rd_en,
    wr_en,
    wr_clk,
    rd_clk,
    rst,
    dout,
    din);
  output wr_rst_busy;
  output empty;
  output full;
  input rd_en;
  input wr_en;
  input wr_clk;
  input rd_clk;
  input rst;
  output [31:0]dout;
  input [31:0]din;

  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire \NLW_gconvfifo.rf_empty_UNCONNECTED ;
  wire \NLW_gconvfifo.rf_full_UNCONNECTED ;
  wire \NLW_gconvfifo.rf_wr_rst_busy_UNCONNECTED ;
  wire [31:0]\NLW_gconvfifo.rf_din_UNCONNECTED ;
  wire [31:0]\NLW_gconvfifo.rf_dout_UNCONNECTED ;

  video_data_fifo_fifo_generator_top_HD5 \gconvfifo.rf 
       (.din(\NLW_gconvfifo.rf_din_UNCONNECTED [31:0]),
        .dout(\NLW_gconvfifo.rf_dout_UNCONNECTED [31:0]),
        .empty(\NLW_gconvfifo.rf_empty_UNCONNECTED ),
        .full(\NLW_gconvfifo.rf_full_UNCONNECTED ),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(\NLW_gconvfifo.rf_wr_rst_busy_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module video_data_fifo_rd_bin_cntr
   (ram_empty_fb_i_reg,
    Q,
    ram_empty_fb_i_reg_0,
    \gc0.count_d1_reg[9]_0 ,
    WR_PNTR_RD,
    E,
    rd_clk,
    AR);
  output ram_empty_fb_i_reg;
  output [10:0]Q;
  output ram_empty_fb_i_reg_0;
  output [9:0]\gc0.count_d1_reg[9]_0 ;
  input [0:0]WR_PNTR_RD;
  input [0:0]E;
  input rd_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WR_PNTR_RD;
  wire \gc0.count[10]_i_2_n_0 ;
  wire [9:0]\gc0.count_d1_reg[9]_0 ;
  wire [10:0]plusOp;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire rd_clk;
  wire [10:10]rd_pntr_plus1;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(\gc0.count_d1_reg[9]_0 [0]),
        .O(plusOp[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[10]_i_1 
       (.I0(\gc0.count_d1_reg[9]_0 [8]),
        .I1(\gc0.count_d1_reg[9]_0 [6]),
        .I2(\gc0.count[10]_i_2_n_0 ),
        .I3(\gc0.count_d1_reg[9]_0 [7]),
        .I4(\gc0.count_d1_reg[9]_0 [9]),
        .I5(rd_pntr_plus1),
        .O(plusOp[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gc0.count[10]_i_2 
       (.I0(\gc0.count_d1_reg[9]_0 [5]),
        .I1(\gc0.count_d1_reg[9]_0 [3]),
        .I2(\gc0.count_d1_reg[9]_0 [1]),
        .I3(\gc0.count_d1_reg[9]_0 [0]),
        .I4(\gc0.count_d1_reg[9]_0 [2]),
        .I5(\gc0.count_d1_reg[9]_0 [4]),
        .O(\gc0.count[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(\gc0.count_d1_reg[9]_0 [0]),
        .I1(\gc0.count_d1_reg[9]_0 [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(\gc0.count_d1_reg[9]_0 [0]),
        .I1(\gc0.count_d1_reg[9]_0 [1]),
        .I2(\gc0.count_d1_reg[9]_0 [2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(\gc0.count_d1_reg[9]_0 [1]),
        .I1(\gc0.count_d1_reg[9]_0 [0]),
        .I2(\gc0.count_d1_reg[9]_0 [2]),
        .I3(\gc0.count_d1_reg[9]_0 [3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(\gc0.count_d1_reg[9]_0 [2]),
        .I1(\gc0.count_d1_reg[9]_0 [0]),
        .I2(\gc0.count_d1_reg[9]_0 [1]),
        .I3(\gc0.count_d1_reg[9]_0 [3]),
        .I4(\gc0.count_d1_reg[9]_0 [4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1 
       (.I0(\gc0.count_d1_reg[9]_0 [3]),
        .I1(\gc0.count_d1_reg[9]_0 [1]),
        .I2(\gc0.count_d1_reg[9]_0 [0]),
        .I3(\gc0.count_d1_reg[9]_0 [2]),
        .I4(\gc0.count_d1_reg[9]_0 [4]),
        .I5(\gc0.count_d1_reg[9]_0 [5]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[6]_i_1 
       (.I0(\gc0.count[10]_i_2_n_0 ),
        .I1(\gc0.count_d1_reg[9]_0 [6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[7]_i_1 
       (.I0(\gc0.count[10]_i_2_n_0 ),
        .I1(\gc0.count_d1_reg[9]_0 [6]),
        .I2(\gc0.count_d1_reg[9]_0 [7]),
        .O(plusOp[7]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[8]_i_1 
       (.I0(\gc0.count_d1_reg[9]_0 [6]),
        .I1(\gc0.count[10]_i_2_n_0 ),
        .I2(\gc0.count_d1_reg[9]_0 [7]),
        .I3(\gc0.count_d1_reg[9]_0 [8]),
        .O(plusOp[8]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[9]_i_1 
       (.I0(\gc0.count_d1_reg[9]_0 [7]),
        .I1(\gc0.count[10]_i_2_n_0 ),
        .I2(\gc0.count_d1_reg[9]_0 [6]),
        .I3(\gc0.count_d1_reg[9]_0 [8]),
        .I4(\gc0.count_d1_reg[9]_0 [9]),
        .O(plusOp[9]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[9]_0 [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[10] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[9]_0 [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[9]_0 [2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[9]_0 [3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[9]_0 [4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[9]_0 [5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[9]_0 [6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[9]_0 [7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[9]_0 [8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[9] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[9]_0 [9]),
        .Q(Q[9]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(plusOp[0]),
        .PRE(AR),
        .Q(\gc0.count_d1_reg[9]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[10] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[10]),
        .Q(rd_pntr_plus1));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[1]),
        .Q(\gc0.count_d1_reg[9]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[2]),
        .Q(\gc0.count_d1_reg[9]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[3]),
        .Q(\gc0.count_d1_reg[9]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[4]),
        .Q(\gc0.count_d1_reg[9]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[5]),
        .Q(\gc0.count_d1_reg[9]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[6]),
        .Q(\gc0.count_d1_reg[9]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[7]),
        .Q(\gc0.count_d1_reg[9]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[8]),
        .Q(\gc0.count_d1_reg[9]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[9] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[9]),
        .Q(\gc0.count_d1_reg[9]_0 [9]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(Q[10]),
        .I1(WR_PNTR_RD),
        .O(ram_empty_fb_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[5].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1),
        .I1(WR_PNTR_RD),
        .O(ram_empty_fb_i_reg_0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module video_data_fifo_rd_bin_cntr_HD16
   (ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    rd_clk,
    Q,
    \gc0.count_d1_reg[9]_0 ,
    WR_PNTR_RD,
    E,
    AR);
  output ram_empty_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  input rd_clk;
  output [10:0]Q;
  output [9:0]\gc0.count_d1_reg[9]_0 ;
  input [0:0]WR_PNTR_RD;
  input [0:0]E;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WR_PNTR_RD;
  wire \gc0.count[10]_i_2_n_0 ;
  wire [9:0]\gc0.count_d1_reg[9]_0 ;
  wire [10:0]plusOp;
  wire ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire rd_clk;
  wire [10:10]rd_pntr_plus1;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(\gc0.count_d1_reg[9]_0 [0]),
        .O(plusOp[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[10]_i_1 
       (.I0(\gc0.count_d1_reg[9]_0 [8]),
        .I1(\gc0.count_d1_reg[9]_0 [6]),
        .I2(\gc0.count[10]_i_2_n_0 ),
        .I3(\gc0.count_d1_reg[9]_0 [7]),
        .I4(\gc0.count_d1_reg[9]_0 [9]),
        .I5(rd_pntr_plus1),
        .O(plusOp[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gc0.count[10]_i_2 
       (.I0(\gc0.count_d1_reg[9]_0 [5]),
        .I1(\gc0.count_d1_reg[9]_0 [3]),
        .I2(\gc0.count_d1_reg[9]_0 [1]),
        .I3(\gc0.count_d1_reg[9]_0 [0]),
        .I4(\gc0.count_d1_reg[9]_0 [2]),
        .I5(\gc0.count_d1_reg[9]_0 [4]),
        .O(\gc0.count[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(\gc0.count_d1_reg[9]_0 [0]),
        .I1(\gc0.count_d1_reg[9]_0 [1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(\gc0.count_d1_reg[9]_0 [0]),
        .I1(\gc0.count_d1_reg[9]_0 [1]),
        .I2(\gc0.count_d1_reg[9]_0 [2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(\gc0.count_d1_reg[9]_0 [1]),
        .I1(\gc0.count_d1_reg[9]_0 [0]),
        .I2(\gc0.count_d1_reg[9]_0 [2]),
        .I3(\gc0.count_d1_reg[9]_0 [3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(\gc0.count_d1_reg[9]_0 [2]),
        .I1(\gc0.count_d1_reg[9]_0 [0]),
        .I2(\gc0.count_d1_reg[9]_0 [1]),
        .I3(\gc0.count_d1_reg[9]_0 [3]),
        .I4(\gc0.count_d1_reg[9]_0 [4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1 
       (.I0(\gc0.count_d1_reg[9]_0 [3]),
        .I1(\gc0.count_d1_reg[9]_0 [1]),
        .I2(\gc0.count_d1_reg[9]_0 [0]),
        .I3(\gc0.count_d1_reg[9]_0 [2]),
        .I4(\gc0.count_d1_reg[9]_0 [4]),
        .I5(\gc0.count_d1_reg[9]_0 [5]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[6]_i_1 
       (.I0(\gc0.count[10]_i_2_n_0 ),
        .I1(\gc0.count_d1_reg[9]_0 [6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[7]_i_1 
       (.I0(\gc0.count[10]_i_2_n_0 ),
        .I1(\gc0.count_d1_reg[9]_0 [6]),
        .I2(\gc0.count_d1_reg[9]_0 [7]),
        .O(plusOp[7]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[8]_i_1 
       (.I0(\gc0.count_d1_reg[9]_0 [6]),
        .I1(\gc0.count[10]_i_2_n_0 ),
        .I2(\gc0.count_d1_reg[9]_0 [7]),
        .I3(\gc0.count_d1_reg[9]_0 [8]),
        .O(plusOp[8]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[9]_i_1 
       (.I0(\gc0.count_d1_reg[9]_0 [7]),
        .I1(\gc0.count[10]_i_2_n_0 ),
        .I2(\gc0.count_d1_reg[9]_0 [6]),
        .I3(\gc0.count_d1_reg[9]_0 [8]),
        .I4(\gc0.count_d1_reg[9]_0 [9]),
        .O(plusOp[9]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[9]_0 [0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[10] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[9]_0 [1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[9]_0 [2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[9]_0 [3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[9]_0 [4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[9]_0 [5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[9]_0 [6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[9]_0 [7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[9]_0 [8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[9] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(\gc0.count_d1_reg[9]_0 [9]),
        .Q(Q[9]));
  FDPE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(plusOp[0]),
        .PRE(AR),
        .Q(\gc0.count_d1_reg[9]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[10] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[10]),
        .Q(rd_pntr_plus1));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[1]),
        .Q(\gc0.count_d1_reg[9]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[2]),
        .Q(\gc0.count_d1_reg[9]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[3]),
        .Q(\gc0.count_d1_reg[9]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[4]),
        .Q(\gc0.count_d1_reg[9]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[5]),
        .Q(\gc0.count_d1_reg[9]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[6]),
        .Q(\gc0.count_d1_reg[9]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[7]),
        .Q(\gc0.count_d1_reg[9]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[8]),
        .Q(\gc0.count_d1_reg[9]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gc0.count_reg[9] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[9]),
        .Q(\gc0.count_d1_reg[9]_0 [9]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(Q[10]),
        .I1(WR_PNTR_RD),
        .O(ram_empty_fb_i_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[5].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1),
        .I1(WR_PNTR_RD),
        .O(ram_empty_fb_i_reg_0));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module video_data_fifo_rd_logic
   (empty,
    out,
    Q,
    \gc0.count_d1_reg[9] ,
    v1_reg,
    v1_reg_0,
    rd_clk,
    AR,
    rd_en,
    WR_PNTR_RD);
  output empty;
  output out;
  output [10:0]Q;
  output [9:0]\gc0.count_d1_reg[9] ;
  input [4:0]v1_reg;
  input [4:0]v1_reg_0;
  input rd_clk;
  input [0:0]AR;
  input rd_en;
  input [0:0]WR_PNTR_RD;

  wire [0:0]AR;
  wire [10:0]Q;
  wire [0:0]WR_PNTR_RD;
  wire [9:0]\gc0.count_d1_reg[9] ;
  wire \gras.rsts_n_2 ;
  wire out;
  wire rd_clk;
  wire rd_en;
  wire rpntr_n_0;
  wire rpntr_n_12;
  wire [4:0]v1_reg;
  wire [4:0]v1_reg_0;
  wire \NLW_gras.rsts_empty_UNCONNECTED ;

  video_data_fifo_rd_status_flags_as \gras.rsts 
       (.AR(AR),
        .E(\gras.rsts_n_2 ),
        .empty(\NLW_gras.rsts_empty_UNCONNECTED ),
        .\gc0.count_d1_reg[10] (rpntr_n_0),
        .\gc0.count_reg[10] (rpntr_n_12),
        .out(out),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0));
  video_data_fifo_rd_bin_cntr rpntr
       (.AR(AR),
        .E(\gras.rsts_n_2 ),
        .Q(Q),
        .WR_PNTR_RD(WR_PNTR_RD),
        .\gc0.count_d1_reg[9]_0 (\gc0.count_d1_reg[9] ),
        .ram_empty_fb_i_reg(rpntr_n_0),
        .ram_empty_fb_i_reg_0(rpntr_n_12),
        .rd_clk(rd_clk));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module video_data_fifo_rd_logic_HD12
   (empty,
    out,
    rd_clk,
    rd_en,
    Q,
    \gc0.count_d1_reg[9] ,
    v1_reg,
    v1_reg_0,
    AR,
    WR_PNTR_RD);
  output empty;
  output out;
  input rd_clk;
  input rd_en;
  output [10:0]Q;
  output [9:0]\gc0.count_d1_reg[9] ;
  input [4:0]v1_reg;
  input [4:0]v1_reg_0;
  input [0:0]AR;
  input [0:0]WR_PNTR_RD;

  wire [0:0]AR;
  wire [10:0]Q;
  wire [0:0]WR_PNTR_RD;
  wire [9:0]\gc0.count_d1_reg[9] ;
  wire \gras.rsts_n_2 ;
  wire out;
  wire rd_clk;
  wire rd_en;
  wire rpntr_n_0;
  wire rpntr_n_12;
  wire [4:0]v1_reg;
  wire [4:0]v1_reg_0;
  wire \NLW_gras.rsts_empty_UNCONNECTED ;

  video_data_fifo_rd_status_flags_as_HD13 \gras.rsts 
       (.AR(AR),
        .E(\gras.rsts_n_2 ),
        .empty(\NLW_gras.rsts_empty_UNCONNECTED ),
        .\gc0.count_d1_reg[10] (rpntr_n_0),
        .\gc0.count_reg[10] (rpntr_n_12),
        .out(out),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0));
  video_data_fifo_rd_bin_cntr_HD16 rpntr
       (.AR(AR),
        .E(\gras.rsts_n_2 ),
        .Q(Q),
        .WR_PNTR_RD(WR_PNTR_RD),
        .\gc0.count_d1_reg[9]_0 (\gc0.count_d1_reg[9] ),
        .ram_empty_fb_i_reg(rpntr_n_0),
        .ram_empty_fb_i_reg_0(rpntr_n_12),
        .rd_clk(rd_clk));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module video_data_fifo_rd_status_flags_as
   (empty,
    out,
    E,
    v1_reg,
    \gc0.count_d1_reg[10] ,
    v1_reg_0,
    \gc0.count_reg[10] ,
    rd_clk,
    AR,
    rd_en);
  output empty;
  output out;
  output [0:0]E;
  input [4:0]v1_reg;
  input \gc0.count_d1_reg[10] ;
  input [4:0]v1_reg_0;
  input \gc0.count_reg[10] ;
  input rd_clk;
  input [0:0]AR;
  input rd_en;

  wire [0:0]AR;
  wire [0:0]E;
  wire c0_n_0;
  wire comp1;
  wire \gc0.count_d1_reg[10] ;
  wire \gc0.count_reg[10] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [4:0]v1_reg;
  wire [4:0]v1_reg_0;

  assign empty = ram_empty_i;
  assign out = ram_empty_fb_i;
  video_data_fifo_compare_4 c0
       (.comp1(comp1),
        .\gc0.count_d1_reg[10] (\gc0.count_d1_reg[10] ),
        .out(ram_empty_fb_i),
        .ram_empty_fb_i_reg(c0_n_0),
        .rd_en(rd_en),
        .v1_reg(v1_reg));
  video_data_fifo_compare_5 c1
       (.comp1(comp1),
        .\gc0.count_reg[10] (\gc0.count_reg[10] ),
        .v1_reg_0(v1_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \gc0.count_d1[10]_i_1 
       (.I0(rd_en),
        .I1(ram_empty_fb_i),
        .O(E));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(c0_n_0),
        .PRE(AR),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(c0_n_0),
        .PRE(AR),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module video_data_fifo_rd_status_flags_as_HD13
   (empty,
    out,
    \gc0.count_d1_reg[10] ,
    \gc0.count_reg[10] ,
    rd_clk,
    rd_en,
    E,
    v1_reg,
    v1_reg_0,
    AR);
  output empty;
  output out;
  input \gc0.count_d1_reg[10] ;
  input \gc0.count_reg[10] ;
  input rd_clk;
  input rd_en;
  output [0:0]E;
  input [4:0]v1_reg;
  input [4:0]v1_reg_0;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire c0_n_0;
  wire comp1;
  wire \gc0.count_d1_reg[10] ;
  wire \gc0.count_reg[10] ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [4:0]v1_reg;
  wire [4:0]v1_reg_0;

  assign empty = ram_empty_i;
  assign out = ram_empty_fb_i;
  video_data_fifo_compare_4_HD14 c0
       (.comp1(comp1),
        .\gc0.count_d1_reg[10] (\gc0.count_d1_reg[10] ),
        .out(ram_empty_fb_i),
        .ram_empty_fb_i_reg(c0_n_0),
        .rd_en(rd_en),
        .v1_reg(v1_reg));
  video_data_fifo_compare_5_HD15 c1
       (.comp1(comp1),
        .\gc0.count_reg[10] (\gc0.count_reg[10] ),
        .v1_reg_0(v1_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \gc0.count_d1[10]_i_1 
       (.I0(rd_en),
        .I1(ram_empty_fb_i),
        .O(E));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(c0_n_0),
        .PRE(AR),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(c0_n_0),
        .PRE(AR),
        .Q(ram_empty_i));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module video_data_fifo_reset_blk_ramfifo
   (out,
    \gc0.count_reg[1] ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    wr_rst_busy,
    tmp_ram_rd_en,
    rd_clk,
    wr_clk,
    rst,
    ram_empty_fb_i_reg,
    rd_en);
  output [1:0]out;
  output [2:0]\gc0.count_reg[1] ;
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output wr_rst_busy;
  output tmp_ram_rd_en;
  input rd_clk;
  input wr_clk;
  input rst;
  input ram_empty_fb_i_reg;
  input rd_en;

  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ;
  wire p_7_out;
  wire p_8_out;
  wire ram_empty_fb_i_reg;
  wire rd_clk;
  wire rd_en;
  wire rd_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  wire rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire wr_clk;
  wire wr_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_O_UNCONNECTED ;

  assign \gc0.count_reg[1] [2:0] = rd_rst_reg;
  assign \grstd1.grst_full.grst_f.rst_d3_reg_0  = rst_d2;
  assign out[1:0] = wr_rst_reg[1:0];
  assign wr_rst_busy = rst_d3;
  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 
       (.I0(rd_rst_reg[0]),
        .I1(ram_empty_fb_i_reg),
        .I2(rd_en),
        .O(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_O_UNCONNECTED ));
  initial assign \grstd1.grst_full.grst_f.rst_d1_reg .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1),
    .XON("FALSE")) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  initial assign \grstd1.grst_full.grst_f.rst_d2_reg .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1),
    .XON("FALSE")) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  initial assign \grstd1.grst_full.grst_f.rst_d3_reg .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1),
    .XON("FALSE")) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  video_data_fifo_synchronizer_ff \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.in0(rd_rst_asreg),
        .\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1 ),
        .out(p_7_out),
        .rd_clk(rd_clk));
  video_data_fifo_synchronizer_ff_0 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.in0(wr_rst_asreg),
        .\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1 ),
        .out(p_8_out),
        .wr_clk(wr_clk));
  video_data_fifo_synchronizer_ff_1 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ),
        .in0(rd_rst_asreg),
        .out(p_7_out),
        .rd_clk(rd_clk));
  video_data_fifo_synchronizer_ff_2 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ),
        .in0(wr_rst_asreg),
        .out(p_8_out),
        .wr_clk(wr_clk));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ),
        .Q(rd_rst_reg[2]));
  initial assign \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_rd_reg1));
  initial assign \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(rst),
        .Q(rst_rd_reg2));
  initial assign \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_wr_reg1));
  initial assign \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(rst),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ),
        .Q(wr_rst_reg[2]));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module video_data_fifo_reset_blk_ramfifo_HD31
   (\grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    wr_rst_busy,
    tmp_ram_rd_en,
    rd_clk,
    wr_clk,
    rst,
    ram_empty_fb_i_reg,
    rd_en,
    out,
    \gc0.count_reg[1] );
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output wr_rst_busy;
  output tmp_ram_rd_en;
  input rd_clk;
  input wr_clk;
  input rst;
  input ram_empty_fb_i_reg;
  input rd_en;
  output [1:0]out;
  output [2:0]\gc0.count_reg[1] ;

  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ;
  wire p_7_out;
  wire p_8_out;
  wire ram_empty_fb_i_reg;
  wire rd_clk;
  wire rd_en;
  wire rd_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  wire rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire wr_clk;
  wire wr_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_O_UNCONNECTED ;

  assign \gc0.count_reg[1] [2:0] = rd_rst_reg;
  assign \grstd1.grst_full.grst_f.rst_d3_reg_0  = rst_d2;
  assign out[1:0] = wr_rst_reg[1:0];
  assign wr_rst_busy = rst_d3;
  LUT3 #(
    .INIT(8'hBA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 
       (.I0(rd_rst_reg[0]),
        .I1(ram_empty_fb_i_reg),
        .I2(rd_en),
        .O(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2_O_UNCONNECTED ));
  initial assign \grstd1.grst_full.grst_f.rst_d1_reg .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1),
    .XON("FALSE")) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  initial assign \grstd1.grst_full.grst_f.rst_d2_reg .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1),
    .XON("FALSE")) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  initial assign \grstd1.grst_full.grst_f.rst_d3_reg .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1),
    .XON("FALSE")) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  video_data_fifo_synchronizer_ff_HD32 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.in0(rd_rst_asreg),
        .\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1 ),
        .out(p_7_out),
        .rd_clk(rd_clk));
  video_data_fifo_synchronizer_ff_0_HD33 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.in0(wr_rst_asreg),
        .\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1 ),
        .out(p_8_out),
        .wr_clk(wr_clk));
  video_data_fifo_synchronizer_ff_1_HD34 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ),
        .in0(rd_rst_asreg),
        .out(p_7_out),
        .rd_clk(rd_clk));
  video_data_fifo_synchronizer_ff_2_HD35 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ),
        .in0(wr_rst_asreg),
        .out(p_8_out),
        .wr_clk(wr_clk));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0 ),
        .Q(rd_rst_reg[2]));
  initial assign \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_rd_reg1));
  initial assign \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(rst),
        .Q(rst_rd_reg2));
  initial assign \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_wr_reg1));
  initial assign \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(rst),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0 ),
        .Q(wr_rst_reg[2]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module video_data_fifo_synchronizer_ff
   (out,
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ,
    in0,
    rd_clk);
  output out;
  output \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  input [0:0]in0;
  input rd_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  wire rd_clk;

  assign out = Q_reg;
  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module video_data_fifo_synchronizer_ff_0
   (out,
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ,
    in0,
    wr_clk);
  output out;
  output \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;
  input [0:0]in0;
  input wr_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;
  wire wr_clk;

  assign out = Q_reg;
  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module video_data_fifo_synchronizer_ff_0_HD33
   (out,
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ,
    wr_clk,
    in0);
  output out;
  output \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;
  input wr_clk;
  input [0:0]in0;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;
  wire wr_clk;

  assign out = Q_reg;
  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module video_data_fifo_synchronizer_ff_1
   (AS,
    out,
    rd_clk,
    in0);
  output [0:0]AS;
  input out;
  input rd_clk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire out;
  wire rd_clk;

  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module video_data_fifo_synchronizer_ff_1_HD34
   (out,
    rd_clk,
    AS,
    in0);
  input out;
  input rd_clk;
  output [0:0]AS;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire out;
  wire rd_clk;

  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module video_data_fifo_synchronizer_ff_2
   (AS,
    out,
    wr_clk,
    in0);
  output [0:0]AS;
  input out;
  input wr_clk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire out;
  wire wr_clk;

  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module video_data_fifo_synchronizer_ff_2_HD35
   (out,
    wr_clk,
    AS,
    in0);
  input out;
  input wr_clk;
  output [0:0]AS;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire out;
  wire wr_clk;

  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module video_data_fifo_synchronizer_ff_HD32
   (out,
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ,
    rd_clk,
    in0);
  output out;
  output \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  input rd_clk;
  input [0:0]in0;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  wire rd_clk;

  assign out = Q_reg;
  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module video_data_fifo_synchronizer_ff__parameterized0
   (D,
    Q,
    rd_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [10:0]D;
  input [10:0]Q;
  input rd_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [10:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [10:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire rd_clk;

  assign D[10:0] = Q_reg;
  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  initial assign \Q_reg_reg[10] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[10] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[10]),
        .Q(Q_reg[10]));
  initial assign \Q_reg_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  initial assign \Q_reg_reg[2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  initial assign \Q_reg_reg[3] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  initial assign \Q_reg_reg[4] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
  initial assign \Q_reg_reg[5] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[5]),
        .Q(Q_reg[5]));
  initial assign \Q_reg_reg[6] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[6]),
        .Q(Q_reg[6]));
  initial assign \Q_reg_reg[7] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[7]),
        .Q(Q_reg[7]));
  initial assign \Q_reg_reg[8] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[8]),
        .Q(Q_reg[8]));
  initial assign \Q_reg_reg[9] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[9]),
        .Q(Q_reg[9]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module video_data_fifo_synchronizer_ff__parameterized0_HD8
   (rd_clk,
    D,
    Q,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  input rd_clk;
  output [10:0]D;
  input [10:0]Q;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [10:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [10:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire rd_clk;

  assign D[10:0] = Q_reg;
  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  initial assign \Q_reg_reg[10] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[10] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[10]),
        .Q(Q_reg[10]));
  initial assign \Q_reg_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  initial assign \Q_reg_reg[2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  initial assign \Q_reg_reg[3] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  initial assign \Q_reg_reg[4] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
  initial assign \Q_reg_reg[5] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[5]),
        .Q(Q_reg[5]));
  initial assign \Q_reg_reg[6] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[6]),
        .Q(Q_reg[6]));
  initial assign \Q_reg_reg[7] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[7]),
        .Q(Q_reg[7]));
  initial assign \Q_reg_reg[8] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[8]),
        .Q(Q_reg[8]));
  initial assign \Q_reg_reg[9] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[9]),
        .Q(Q_reg[9]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module video_data_fifo_synchronizer_ff__parameterized1
   (D,
    Q,
    wr_clk,
    AR);
  output [10:0]D;
  input [10:0]Q;
  input wr_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [10:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [10:0]Q_reg;
  wire wr_clk;

  assign D[10:0] = Q_reg;
  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  initial assign \Q_reg_reg[10] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[10]),
        .Q(Q_reg[10]));
  initial assign \Q_reg_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  initial assign \Q_reg_reg[2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  initial assign \Q_reg_reg[3] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
  initial assign \Q_reg_reg[4] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(Q_reg[4]));
  initial assign \Q_reg_reg[5] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(Q_reg[5]));
  initial assign \Q_reg_reg[6] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(Q_reg[6]));
  initial assign \Q_reg_reg[7] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(Q_reg[7]));
  initial assign \Q_reg_reg[8] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[8]),
        .Q(Q_reg[8]));
  initial assign \Q_reg_reg[9] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[9]),
        .Q(Q_reg[9]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module video_data_fifo_synchronizer_ff__parameterized1_HD9
   (wr_clk,
    D,
    Q,
    AR);
  input wr_clk;
  output [10:0]D;
  input [10:0]Q;
  input [0:0]AR;

  wire [0:0]AR;
  wire [10:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [10:0]Q_reg;
  wire wr_clk;

  assign D[10:0] = Q_reg;
  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  initial assign \Q_reg_reg[10] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[10]),
        .Q(Q_reg[10]));
  initial assign \Q_reg_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  initial assign \Q_reg_reg[2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  initial assign \Q_reg_reg[3] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
  initial assign \Q_reg_reg[4] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(Q_reg[4]));
  initial assign \Q_reg_reg[5] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[5]),
        .Q(Q_reg[5]));
  initial assign \Q_reg_reg[6] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[6]),
        .Q(Q_reg[6]));
  initial assign \Q_reg_reg[7] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[7]),
        .Q(Q_reg[7]));
  initial assign \Q_reg_reg[8] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[8]),
        .Q(Q_reg[8]));
  initial assign \Q_reg_reg[9] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[9]),
        .Q(Q_reg[9]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module video_data_fifo_synchronizer_ff__parameterized2
   (out,
    \gnxpm_cdc.wr_pntr_bin_reg[9] ,
    D,
    rd_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [0:0]out;
  output [9:0]\gnxpm_cdc.wr_pntr_bin_reg[9] ;
  input [10:0]D;
  input rd_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [10:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [10:0]Q_reg;
  wire \gnxpm_cdc.wr_pntr_bin[1]_i_2_n_0 ;
  wire \gnxpm_cdc.wr_pntr_bin[3]_i_2_n_0 ;
  wire \gnxpm_cdc.wr_pntr_bin[4]_i_2_n_0 ;
  wire [9:0]\gnxpm_cdc.wr_pntr_bin_reg[9] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire rd_clk;

  assign out[0] = Q_reg[10];
  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(Q_reg[0]));
  initial assign \Q_reg_reg[10] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[10] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[10]),
        .Q(Q_reg[10]));
  initial assign \Q_reg_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(Q_reg[1]));
  initial assign \Q_reg_reg[2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(Q_reg[2]));
  initial assign \Q_reg_reg[3] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[3]),
        .Q(Q_reg[3]));
  initial assign \Q_reg_reg[4] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[4]),
        .Q(Q_reg[4]));
  initial assign \Q_reg_reg[5] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[5]),
        .Q(Q_reg[5]));
  initial assign \Q_reg_reg[6] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[6]),
        .Q(Q_reg[6]));
  initial assign \Q_reg_reg[7] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[7]),
        .Q(Q_reg[7]));
  initial assign \Q_reg_reg[8] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[8]),
        .Q(Q_reg[8]));
  initial assign \Q_reg_reg[9] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[9]),
        .Q(Q_reg[9]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.wr_pntr_bin[0]_i_1 
       (.I0(Q_reg[1]),
        .I1(Q_reg[0]),
        .I2(Q_reg[2]),
        .I3(\gnxpm_cdc.wr_pntr_bin[3]_i_2_n_0 ),
        .I4(\gnxpm_cdc.wr_pntr_bin[1]_i_2_n_0 ),
        .I5(Q_reg[3]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[9] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[1]_i_1 
       (.I0(Q_reg[2]),
        .I1(\gnxpm_cdc.wr_pntr_bin[3]_i_2_n_0 ),
        .I2(\gnxpm_cdc.wr_pntr_bin[1]_i_2_n_0 ),
        .I3(Q_reg[3]),
        .I4(Q_reg[1]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[9] [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.wr_pntr_bin[1]_i_2 
       (.I0(Q_reg[5]),
        .I1(Q_reg[4]),
        .I2(Q_reg[10]),
        .O(\gnxpm_cdc.wr_pntr_bin[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.wr_pntr_bin[2]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[10]),
        .I2(Q_reg[4]),
        .I3(Q_reg[5]),
        .I4(\gnxpm_cdc.wr_pntr_bin[3]_i_2_n_0 ),
        .I5(Q_reg[2]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[9] [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_1 
       (.I0(\gnxpm_cdc.wr_pntr_bin[3]_i_2_n_0 ),
        .I1(Q_reg[5]),
        .I2(Q_reg[4]),
        .I3(Q_reg[10]),
        .I4(Q_reg[3]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[9] [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_2 
       (.I0(Q_reg[9]),
        .I1(Q_reg[8]),
        .I2(Q_reg[7]),
        .I3(Q_reg[6]),
        .O(\gnxpm_cdc.wr_pntr_bin[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.wr_pntr_bin[4]_i_1 
       (.I0(Q_reg[10]),
        .I1(Q_reg[4]),
        .I2(Q_reg[5]),
        .I3(\gnxpm_cdc.wr_pntr_bin[4]_i_2_n_0 ),
        .I4(Q_reg[8]),
        .I5(Q_reg[9]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[9] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[4]_i_2 
       (.I0(Q_reg[6]),
        .I1(Q_reg[7]),
        .O(\gnxpm_cdc.wr_pntr_bin[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.wr_pntr_bin[5]_i_1 
       (.I0(Q_reg[7]),
        .I1(Q_reg[5]),
        .I2(Q_reg[6]),
        .I3(Q_reg[10]),
        .I4(Q_reg[8]),
        .I5(Q_reg[9]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[9] [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[6]_i_1 
       (.I0(Q_reg[8]),
        .I1(Q_reg[6]),
        .I2(Q_reg[7]),
        .I3(Q_reg[10]),
        .I4(Q_reg[9]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[9] [6]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.wr_pntr_bin[7]_i_1 
       (.I0(Q_reg[8]),
        .I1(Q_reg[7]),
        .I2(Q_reg[10]),
        .I3(Q_reg[9]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[9] [7]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.wr_pntr_bin[8]_i_1 
       (.I0(Q_reg[9]),
        .I1(Q_reg[8]),
        .I2(Q_reg[10]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[9] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[9]_i_1 
       (.I0(Q_reg[9]),
        .I1(Q_reg[10]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[9] [9]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module video_data_fifo_synchronizer_ff__parameterized2_HD10
   (rd_clk,
    out,
    \gnxpm_cdc.wr_pntr_bin_reg[9] ,
    D,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  input rd_clk;
  output [0:0]out;
  output [9:0]\gnxpm_cdc.wr_pntr_bin_reg[9] ;
  input [10:0]D;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [10:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [10:0]Q_reg;
  wire \gnxpm_cdc.wr_pntr_bin[1]_i_2_n_0 ;
  wire \gnxpm_cdc.wr_pntr_bin[3]_i_2_n_0 ;
  wire \gnxpm_cdc.wr_pntr_bin[4]_i_2_n_0 ;
  wire [9:0]\gnxpm_cdc.wr_pntr_bin_reg[9] ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire rd_clk;

  assign out[0] = Q_reg[10];
  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[0]),
        .Q(Q_reg[0]));
  initial assign \Q_reg_reg[10] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[10] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[10]),
        .Q(Q_reg[10]));
  initial assign \Q_reg_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[1]),
        .Q(Q_reg[1]));
  initial assign \Q_reg_reg[2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[2]),
        .Q(Q_reg[2]));
  initial assign \Q_reg_reg[3] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[3]),
        .Q(Q_reg[3]));
  initial assign \Q_reg_reg[4] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[4]),
        .Q(Q_reg[4]));
  initial assign \Q_reg_reg[5] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[5]),
        .Q(Q_reg[5]));
  initial assign \Q_reg_reg[6] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[6] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[6]),
        .Q(Q_reg[6]));
  initial assign \Q_reg_reg[7] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[7] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[7]),
        .Q(Q_reg[7]));
  initial assign \Q_reg_reg[8] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[8] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[8]),
        .Q(Q_reg[8]));
  initial assign \Q_reg_reg[9] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[9] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D[9]),
        .Q(Q_reg[9]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.wr_pntr_bin[0]_i_1 
       (.I0(Q_reg[1]),
        .I1(Q_reg[0]),
        .I2(Q_reg[2]),
        .I3(\gnxpm_cdc.wr_pntr_bin[3]_i_2_n_0 ),
        .I4(\gnxpm_cdc.wr_pntr_bin[1]_i_2_n_0 ),
        .I5(Q_reg[3]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[9] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[1]_i_1 
       (.I0(Q_reg[2]),
        .I1(\gnxpm_cdc.wr_pntr_bin[3]_i_2_n_0 ),
        .I2(\gnxpm_cdc.wr_pntr_bin[1]_i_2_n_0 ),
        .I3(Q_reg[3]),
        .I4(Q_reg[1]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[9] [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.wr_pntr_bin[1]_i_2 
       (.I0(Q_reg[5]),
        .I1(Q_reg[4]),
        .I2(Q_reg[10]),
        .O(\gnxpm_cdc.wr_pntr_bin[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.wr_pntr_bin[2]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[10]),
        .I2(Q_reg[4]),
        .I3(Q_reg[5]),
        .I4(\gnxpm_cdc.wr_pntr_bin[3]_i_2_n_0 ),
        .I5(Q_reg[2]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[9] [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_1 
       (.I0(\gnxpm_cdc.wr_pntr_bin[3]_i_2_n_0 ),
        .I1(Q_reg[5]),
        .I2(Q_reg[4]),
        .I3(Q_reg[10]),
        .I4(Q_reg[3]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[9] [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_2 
       (.I0(Q_reg[9]),
        .I1(Q_reg[8]),
        .I2(Q_reg[7]),
        .I3(Q_reg[6]),
        .O(\gnxpm_cdc.wr_pntr_bin[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.wr_pntr_bin[4]_i_1 
       (.I0(Q_reg[10]),
        .I1(Q_reg[4]),
        .I2(Q_reg[5]),
        .I3(\gnxpm_cdc.wr_pntr_bin[4]_i_2_n_0 ),
        .I4(Q_reg[8]),
        .I5(Q_reg[9]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[9] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[4]_i_2 
       (.I0(Q_reg[6]),
        .I1(Q_reg[7]),
        .O(\gnxpm_cdc.wr_pntr_bin[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.wr_pntr_bin[5]_i_1 
       (.I0(Q_reg[7]),
        .I1(Q_reg[5]),
        .I2(Q_reg[6]),
        .I3(Q_reg[10]),
        .I4(Q_reg[8]),
        .I5(Q_reg[9]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[9] [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.wr_pntr_bin[6]_i_1 
       (.I0(Q_reg[8]),
        .I1(Q_reg[6]),
        .I2(Q_reg[7]),
        .I3(Q_reg[10]),
        .I4(Q_reg[9]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[9] [6]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.wr_pntr_bin[7]_i_1 
       (.I0(Q_reg[8]),
        .I1(Q_reg[7]),
        .I2(Q_reg[10]),
        .I3(Q_reg[9]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[9] [7]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.wr_pntr_bin[8]_i_1 
       (.I0(Q_reg[9]),
        .I1(Q_reg[8]),
        .I2(Q_reg[10]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[9] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[9]_i_1 
       (.I0(Q_reg[9]),
        .I1(Q_reg[10]),
        .O(\gnxpm_cdc.wr_pntr_bin_reg[9] [9]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module video_data_fifo_synchronizer_ff__parameterized3
   (out,
    \gnxpm_cdc.rd_pntr_bin_reg[9] ,
    D,
    wr_clk,
    AR);
  output [0:0]out;
  output [9:0]\gnxpm_cdc.rd_pntr_bin_reg[9] ;
  input [10:0]D;
  input wr_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [10:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [10:0]Q_reg;
  wire \gnxpm_cdc.rd_pntr_bin[1]_i_2_n_0 ;
  wire \gnxpm_cdc.rd_pntr_bin[3]_i_2_n_0 ;
  wire \gnxpm_cdc.rd_pntr_bin[4]_i_2_n_0 ;
  wire [9:0]\gnxpm_cdc.rd_pntr_bin_reg[9] ;
  wire wr_clk;

  assign out[0] = Q_reg[10];
  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(Q_reg[0]));
  initial assign \Q_reg_reg[10] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[10]),
        .Q(Q_reg[10]));
  initial assign \Q_reg_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(Q_reg[1]));
  initial assign \Q_reg_reg[2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(Q_reg[2]));
  initial assign \Q_reg_reg[3] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(Q_reg[3]));
  initial assign \Q_reg_reg[4] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[4]),
        .Q(Q_reg[4]));
  initial assign \Q_reg_reg[5] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[5]),
        .Q(Q_reg[5]));
  initial assign \Q_reg_reg[6] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[6]),
        .Q(Q_reg[6]));
  initial assign \Q_reg_reg[7] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[7]),
        .Q(Q_reg[7]));
  initial assign \Q_reg_reg[8] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[8]),
        .Q(Q_reg[8]));
  initial assign \Q_reg_reg[9] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[9]),
        .Q(Q_reg[9]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.rd_pntr_bin[0]_i_1 
       (.I0(Q_reg[1]),
        .I1(Q_reg[0]),
        .I2(Q_reg[2]),
        .I3(\gnxpm_cdc.rd_pntr_bin[3]_i_2_n_0 ),
        .I4(\gnxpm_cdc.rd_pntr_bin[1]_i_2_n_0 ),
        .I5(Q_reg[3]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[9] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[1]_i_1 
       (.I0(Q_reg[2]),
        .I1(\gnxpm_cdc.rd_pntr_bin[3]_i_2_n_0 ),
        .I2(\gnxpm_cdc.rd_pntr_bin[1]_i_2_n_0 ),
        .I3(Q_reg[3]),
        .I4(Q_reg[1]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[9] [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.rd_pntr_bin[1]_i_2 
       (.I0(Q_reg[5]),
        .I1(Q_reg[4]),
        .I2(Q_reg[10]),
        .O(\gnxpm_cdc.rd_pntr_bin[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.rd_pntr_bin[2]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[10]),
        .I2(Q_reg[4]),
        .I3(Q_reg[5]),
        .I4(\gnxpm_cdc.rd_pntr_bin[3]_i_2_n_0 ),
        .I5(Q_reg[2]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[9] [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_bin[3]_i_2_n_0 ),
        .I1(Q_reg[5]),
        .I2(Q_reg[4]),
        .I3(Q_reg[10]),
        .I4(Q_reg[3]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[9] [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_2 
       (.I0(Q_reg[9]),
        .I1(Q_reg[8]),
        .I2(Q_reg[7]),
        .I3(Q_reg[6]),
        .O(\gnxpm_cdc.rd_pntr_bin[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.rd_pntr_bin[4]_i_1 
       (.I0(Q_reg[10]),
        .I1(Q_reg[4]),
        .I2(Q_reg[5]),
        .I3(\gnxpm_cdc.rd_pntr_bin[4]_i_2_n_0 ),
        .I4(Q_reg[8]),
        .I5(Q_reg[9]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[9] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[4]_i_2 
       (.I0(Q_reg[6]),
        .I1(Q_reg[7]),
        .O(\gnxpm_cdc.rd_pntr_bin[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.rd_pntr_bin[5]_i_1 
       (.I0(Q_reg[7]),
        .I1(Q_reg[5]),
        .I2(Q_reg[6]),
        .I3(Q_reg[10]),
        .I4(Q_reg[8]),
        .I5(Q_reg[9]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[9] [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[6]_i_1 
       (.I0(Q_reg[8]),
        .I1(Q_reg[6]),
        .I2(Q_reg[7]),
        .I3(Q_reg[10]),
        .I4(Q_reg[9]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[9] [6]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.rd_pntr_bin[7]_i_1 
       (.I0(Q_reg[8]),
        .I1(Q_reg[7]),
        .I2(Q_reg[10]),
        .I3(Q_reg[9]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[9] [7]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.rd_pntr_bin[8]_i_1 
       (.I0(Q_reg[9]),
        .I1(Q_reg[8]),
        .I2(Q_reg[10]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[9] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[9]_i_1 
       (.I0(Q_reg[9]),
        .I1(Q_reg[10]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[9] [9]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module video_data_fifo_synchronizer_ff__parameterized3_HD11
   (wr_clk,
    out,
    \gnxpm_cdc.rd_pntr_bin_reg[9] ,
    D,
    AR);
  input wr_clk;
  output [0:0]out;
  output [9:0]\gnxpm_cdc.rd_pntr_bin_reg[9] ;
  input [10:0]D;
  input [0:0]AR;

  wire [0:0]AR;
  wire [10:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [10:0]Q_reg;
  wire \gnxpm_cdc.rd_pntr_bin[1]_i_2_n_0 ;
  wire \gnxpm_cdc.rd_pntr_bin[3]_i_2_n_0 ;
  wire \gnxpm_cdc.rd_pntr_bin[4]_i_2_n_0 ;
  wire [9:0]\gnxpm_cdc.rd_pntr_bin_reg[9] ;
  wire wr_clk;

  assign out[0] = Q_reg[10];
  initial assign \Q_reg_reg[0] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[0]),
        .Q(Q_reg[0]));
  initial assign \Q_reg_reg[10] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[10] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[10]),
        .Q(Q_reg[10]));
  initial assign \Q_reg_reg[1] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[1]),
        .Q(Q_reg[1]));
  initial assign \Q_reg_reg[2] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[2]),
        .Q(Q_reg[2]));
  initial assign \Q_reg_reg[3] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[3]),
        .Q(Q_reg[3]));
  initial assign \Q_reg_reg[4] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[4]),
        .Q(Q_reg[4]));
  initial assign \Q_reg_reg[5] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[5]),
        .Q(Q_reg[5]));
  initial assign \Q_reg_reg[6] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[6]),
        .Q(Q_reg[6]));
  initial assign \Q_reg_reg[7] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[7]),
        .Q(Q_reg[7]));
  initial assign \Q_reg_reg[8] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[8] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[8]),
        .Q(Q_reg[8]));
  initial assign \Q_reg_reg[9] .notifier = 1'bx;
(* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0),
    .XON("FALSE")) 
    \Q_reg_reg[9] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(D[9]),
        .Q(Q_reg[9]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.rd_pntr_bin[0]_i_1 
       (.I0(Q_reg[1]),
        .I1(Q_reg[0]),
        .I2(Q_reg[2]),
        .I3(\gnxpm_cdc.rd_pntr_bin[3]_i_2_n_0 ),
        .I4(\gnxpm_cdc.rd_pntr_bin[1]_i_2_n_0 ),
        .I5(Q_reg[3]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[9] [0]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[1]_i_1 
       (.I0(Q_reg[2]),
        .I1(\gnxpm_cdc.rd_pntr_bin[3]_i_2_n_0 ),
        .I2(\gnxpm_cdc.rd_pntr_bin[1]_i_2_n_0 ),
        .I3(Q_reg[3]),
        .I4(Q_reg[1]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[9] [1]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.rd_pntr_bin[1]_i_2 
       (.I0(Q_reg[5]),
        .I1(Q_reg[4]),
        .I2(Q_reg[10]),
        .O(\gnxpm_cdc.rd_pntr_bin[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.rd_pntr_bin[2]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[10]),
        .I2(Q_reg[4]),
        .I3(Q_reg[5]),
        .I4(\gnxpm_cdc.rd_pntr_bin[3]_i_2_n_0 ),
        .I5(Q_reg[2]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[9] [2]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_bin[3]_i_2_n_0 ),
        .I1(Q_reg[5]),
        .I2(Q_reg[4]),
        .I3(Q_reg[10]),
        .I4(Q_reg[3]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[9] [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_2 
       (.I0(Q_reg[9]),
        .I1(Q_reg[8]),
        .I2(Q_reg[7]),
        .I3(Q_reg[6]),
        .O(\gnxpm_cdc.rd_pntr_bin[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.rd_pntr_bin[4]_i_1 
       (.I0(Q_reg[10]),
        .I1(Q_reg[4]),
        .I2(Q_reg[5]),
        .I3(\gnxpm_cdc.rd_pntr_bin[4]_i_2_n_0 ),
        .I4(Q_reg[8]),
        .I5(Q_reg[9]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[9] [4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[4]_i_2 
       (.I0(Q_reg[6]),
        .I1(Q_reg[7]),
        .O(\gnxpm_cdc.rd_pntr_bin[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \gnxpm_cdc.rd_pntr_bin[5]_i_1 
       (.I0(Q_reg[7]),
        .I1(Q_reg[5]),
        .I2(Q_reg[6]),
        .I3(Q_reg[10]),
        .I4(Q_reg[8]),
        .I5(Q_reg[9]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[9] [5]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gnxpm_cdc.rd_pntr_bin[6]_i_1 
       (.I0(Q_reg[8]),
        .I1(Q_reg[6]),
        .I2(Q_reg[7]),
        .I3(Q_reg[10]),
        .I4(Q_reg[9]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[9] [6]));
  LUT4 #(
    .INIT(16'h6996)) 
    \gnxpm_cdc.rd_pntr_bin[7]_i_1 
       (.I0(Q_reg[8]),
        .I1(Q_reg[7]),
        .I2(Q_reg[10]),
        .I3(Q_reg[9]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[9] [7]));
  LUT3 #(
    .INIT(8'h96)) 
    \gnxpm_cdc.rd_pntr_bin[8]_i_1 
       (.I0(Q_reg[9]),
        .I1(Q_reg[8]),
        .I2(Q_reg[10]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[9] [8]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[9]_i_1 
       (.I0(Q_reg[9]),
        .I1(Q_reg[10]),
        .O(\gnxpm_cdc.rd_pntr_bin_reg[9] [9]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module video_data_fifo_wr_bin_cntr
   (\gic0.gc0.count_d1_reg[10]_0 ,
    v1_reg,
    v1_reg_0,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    RD_PNTR_WR,
    E,
    wr_clk,
    AR);
  output [0:0]\gic0.gc0.count_d1_reg[10]_0 ;
  output [4:0]v1_reg;
  output [4:0]v1_reg_0;
  output [0:0]Q;
  output [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [9:0]RD_PNTR_WR;
  input [0:0]E;
  input wr_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]E;
  wire [0:0]Q;
  wire [9:0]RD_PNTR_WR;
  wire \gic0.gc0.count[10]_i_2_n_0 ;
  wire [0:0]\gic0.gc0.count_d1_reg[10]_0 ;
  wire [9:0]p_13_out;
  wire [10:0]plusOp__0;
  wire [4:0]v1_reg;
  wire [4:0]v1_reg_0;
  wire wr_clk;
  wire [9:0]wr_pntr_plus2;

  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1 
       (.I0(wr_pntr_plus2[0]),
        .O(plusOp__0[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gic0.gc0.count[10]_i_1 
       (.I0(wr_pntr_plus2[8]),
        .I1(wr_pntr_plus2[6]),
        .I2(\gic0.gc0.count[10]_i_2_n_0 ),
        .I3(wr_pntr_plus2[7]),
        .I4(wr_pntr_plus2[9]),
        .I5(\gic0.gc0.count_d1_reg[10]_0 ),
        .O(plusOp__0[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gic0.gc0.count[10]_i_2 
       (.I0(wr_pntr_plus2[5]),
        .I1(wr_pntr_plus2[3]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[0]),
        .I4(wr_pntr_plus2[2]),
        .I5(wr_pntr_plus2[4]),
        .O(\gic0.gc0.count[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1 
       (.I0(wr_pntr_plus2[1]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[2]),
        .I3(wr_pntr_plus2[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[4]_i_1 
       (.I0(wr_pntr_plus2[2]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[3]),
        .I4(wr_pntr_plus2[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gic0.gc0.count[5]_i_1 
       (.I0(wr_pntr_plus2[3]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[2]),
        .I4(wr_pntr_plus2[4]),
        .I5(wr_pntr_plus2[5]),
        .O(plusOp__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[6]_i_1 
       (.I0(\gic0.gc0.count[10]_i_2_n_0 ),
        .I1(wr_pntr_plus2[6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[7]_i_1 
       (.I0(\gic0.gc0.count[10]_i_2_n_0 ),
        .I1(wr_pntr_plus2[6]),
        .I2(wr_pntr_plus2[7]),
        .O(plusOp__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[8]_i_1 
       (.I0(wr_pntr_plus2[6]),
        .I1(\gic0.gc0.count[10]_i_2_n_0 ),
        .I2(wr_pntr_plus2[7]),
        .I3(wr_pntr_plus2[8]),
        .O(plusOp__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[9]_i_1 
       (.I0(wr_pntr_plus2[7]),
        .I1(\gic0.gc0.count[10]_i_2_n_0 ),
        .I2(wr_pntr_plus2[6]),
        .I3(wr_pntr_plus2[8]),
        .I4(wr_pntr_plus2[9]),
        .O(plusOp__0[9]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(wr_pntr_plus2[0]),
        .PRE(AR),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc0.count_d1_reg[10]_0 ),
        .Q(Q));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[4]),
        .Q(p_13_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[5]),
        .Q(p_13_out[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[6]),
        .Q(p_13_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[7]),
        .Q(p_13_out[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[8]),
        .Q(p_13_out[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[9]),
        .Q(p_13_out[9]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(Q),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [10]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[9]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [9]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[0]),
        .Q(wr_pntr_plus2[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[10]),
        .Q(\gic0.gc0.count_d1_reg[10]_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp__0[1]),
        .PRE(AR),
        .Q(wr_pntr_plus2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[2]),
        .Q(wr_pntr_plus2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[3]),
        .Q(wr_pntr_plus2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[4]),
        .Q(wr_pntr_plus2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[5]),
        .Q(wr_pntr_plus2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[6]),
        .Q(wr_pntr_plus2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[7]),
        .Q(wr_pntr_plus2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[8]),
        .Q(wr_pntr_plus2[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[9]),
        .Q(wr_pntr_plus2[9]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(p_13_out[0]),
        .I1(RD_PNTR_WR[0]),
        .I2(p_13_out[1]),
        .I3(RD_PNTR_WR[1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(wr_pntr_plus2[0]),
        .I1(RD_PNTR_WR[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(RD_PNTR_WR[1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__1 
       (.I0(p_13_out[2]),
        .I1(RD_PNTR_WR[2]),
        .I2(p_13_out[3]),
        .I3(RD_PNTR_WR[3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__2 
       (.I0(wr_pntr_plus2[2]),
        .I1(RD_PNTR_WR[2]),
        .I2(wr_pntr_plus2[3]),
        .I3(RD_PNTR_WR[3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__1 
       (.I0(p_13_out[4]),
        .I1(RD_PNTR_WR[4]),
        .I2(p_13_out[5]),
        .I3(RD_PNTR_WR[5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__2 
       (.I0(wr_pntr_plus2[4]),
        .I1(RD_PNTR_WR[4]),
        .I2(wr_pntr_plus2[5]),
        .I3(RD_PNTR_WR[5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__1 
       (.I0(p_13_out[6]),
        .I1(RD_PNTR_WR[6]),
        .I2(p_13_out[7]),
        .I3(RD_PNTR_WR[7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__2 
       (.I0(wr_pntr_plus2[6]),
        .I1(RD_PNTR_WR[6]),
        .I2(wr_pntr_plus2[7]),
        .I3(RD_PNTR_WR[7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__1 
       (.I0(p_13_out[8]),
        .I1(RD_PNTR_WR[8]),
        .I2(p_13_out[9]),
        .I3(RD_PNTR_WR[9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__2 
       (.I0(wr_pntr_plus2[8]),
        .I1(RD_PNTR_WR[8]),
        .I2(wr_pntr_plus2[9]),
        .I3(RD_PNTR_WR[9]),
        .O(v1_reg_0[4]));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module video_data_fifo_wr_bin_cntr_HD21
   (wr_clk,
    \gic0.gc0.count_d1_reg[10]_0 ,
    v1_reg,
    v1_reg_0,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    RD_PNTR_WR,
    E,
    AR);
  input wr_clk;
  output [0:0]\gic0.gc0.count_d1_reg[10]_0 ;
  output [4:0]v1_reg;
  output [4:0]v1_reg_0;
  output [0:0]Q;
  output [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [9:0]RD_PNTR_WR;
  input [0:0]E;
  input [0:0]AR;

  wire [0:0]AR;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]E;
  wire [0:0]Q;
  wire [9:0]RD_PNTR_WR;
  wire \gic0.gc0.count[10]_i_2_n_0 ;
  wire [0:0]\gic0.gc0.count_d1_reg[10]_0 ;
  wire [9:0]p_13_out;
  wire [10:0]plusOp__0;
  wire [4:0]v1_reg;
  wire [4:0]v1_reg_0;
  wire wr_clk;
  wire [9:0]wr_pntr_plus2;

  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1 
       (.I0(wr_pntr_plus2[0]),
        .O(plusOp__0[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gic0.gc0.count[10]_i_1 
       (.I0(wr_pntr_plus2[8]),
        .I1(wr_pntr_plus2[6]),
        .I2(\gic0.gc0.count[10]_i_2_n_0 ),
        .I3(wr_pntr_plus2[7]),
        .I4(wr_pntr_plus2[9]),
        .I5(\gic0.gc0.count_d1_reg[10]_0 ),
        .O(plusOp__0[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gic0.gc0.count[10]_i_2 
       (.I0(wr_pntr_plus2[5]),
        .I1(wr_pntr_plus2[3]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[0]),
        .I4(wr_pntr_plus2[2]),
        .I5(wr_pntr_plus2[4]),
        .O(\gic0.gc0.count[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1 
       (.I0(wr_pntr_plus2[0]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1 
       (.I0(wr_pntr_plus2[1]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[2]),
        .I3(wr_pntr_plus2[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[4]_i_1 
       (.I0(wr_pntr_plus2[2]),
        .I1(wr_pntr_plus2[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(wr_pntr_plus2[3]),
        .I4(wr_pntr_plus2[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gic0.gc0.count[5]_i_1 
       (.I0(wr_pntr_plus2[3]),
        .I1(wr_pntr_plus2[1]),
        .I2(wr_pntr_plus2[0]),
        .I3(wr_pntr_plus2[2]),
        .I4(wr_pntr_plus2[4]),
        .I5(wr_pntr_plus2[5]),
        .O(plusOp__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[6]_i_1 
       (.I0(\gic0.gc0.count[10]_i_2_n_0 ),
        .I1(wr_pntr_plus2[6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[7]_i_1 
       (.I0(\gic0.gc0.count[10]_i_2_n_0 ),
        .I1(wr_pntr_plus2[6]),
        .I2(wr_pntr_plus2[7]),
        .O(plusOp__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[8]_i_1 
       (.I0(wr_pntr_plus2[6]),
        .I1(\gic0.gc0.count[10]_i_2_n_0 ),
        .I2(wr_pntr_plus2[7]),
        .I3(wr_pntr_plus2[8]),
        .O(plusOp__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[9]_i_1 
       (.I0(wr_pntr_plus2[7]),
        .I1(\gic0.gc0.count[10]_i_2_n_0 ),
        .I2(wr_pntr_plus2[6]),
        .I3(wr_pntr_plus2[8]),
        .I4(wr_pntr_plus2[9]),
        .O(plusOp__0[9]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(wr_pntr_plus2[0]),
        .PRE(AR),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(\gic0.gc0.count_d1_reg[10]_0 ),
        .Q(Q));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[1]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[2]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[3]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[4]),
        .Q(p_13_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[5]),
        .Q(p_13_out[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[6]),
        .Q(p_13_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[7]),
        .Q(p_13_out[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[8]),
        .Q(p_13_out[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(wr_pntr_plus2[9]),
        .Q(p_13_out[9]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[0]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(Q),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [10]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[1]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[2]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[3]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[4]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[5]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[6]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[7]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[8]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [8]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[9]),
        .Q(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram [9]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[0]),
        .Q(wr_pntr_plus2[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[10] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[10]),
        .Q(\gic0.gc0.count_d1_reg[10]_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp__0[1]),
        .PRE(AR),
        .Q(wr_pntr_plus2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[2]),
        .Q(wr_pntr_plus2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[3]),
        .Q(wr_pntr_plus2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[4]),
        .Q(wr_pntr_plus2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[5]),
        .Q(wr_pntr_plus2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[6]),
        .Q(wr_pntr_plus2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[7]),
        .Q(wr_pntr_plus2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[8]),
        .Q(wr_pntr_plus2[8]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[9] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[9]),
        .Q(wr_pntr_plus2[9]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(p_13_out[0]),
        .I1(RD_PNTR_WR[0]),
        .I2(p_13_out[1]),
        .I3(RD_PNTR_WR[1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(wr_pntr_plus2[0]),
        .I1(RD_PNTR_WR[0]),
        .I2(wr_pntr_plus2[1]),
        .I3(RD_PNTR_WR[1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__1 
       (.I0(p_13_out[2]),
        .I1(RD_PNTR_WR[2]),
        .I2(p_13_out[3]),
        .I3(RD_PNTR_WR[3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__2 
       (.I0(wr_pntr_plus2[2]),
        .I1(RD_PNTR_WR[2]),
        .I2(wr_pntr_plus2[3]),
        .I3(RD_PNTR_WR[3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__1 
       (.I0(p_13_out[4]),
        .I1(RD_PNTR_WR[4]),
        .I2(p_13_out[5]),
        .I3(RD_PNTR_WR[5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__2 
       (.I0(wr_pntr_plus2[4]),
        .I1(RD_PNTR_WR[4]),
        .I2(wr_pntr_plus2[5]),
        .I3(RD_PNTR_WR[5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__1 
       (.I0(p_13_out[6]),
        .I1(RD_PNTR_WR[6]),
        .I2(p_13_out[7]),
        .I3(RD_PNTR_WR[7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__2 
       (.I0(wr_pntr_plus2[6]),
        .I1(RD_PNTR_WR[6]),
        .I2(wr_pntr_plus2[7]),
        .I3(RD_PNTR_WR[7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__1 
       (.I0(p_13_out[8]),
        .I1(RD_PNTR_WR[8]),
        .I2(p_13_out[9]),
        .I3(RD_PNTR_WR[9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__2 
       (.I0(wr_pntr_plus2[8]),
        .I1(RD_PNTR_WR[8]),
        .I2(wr_pntr_plus2[9]),
        .I3(RD_PNTR_WR[9]),
        .O(v1_reg_0[4]));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module video_data_fifo_wr_logic
   (full,
    WEA,
    Q,
    \gic0.gc0.count_d1_reg[10] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \gnxpm_cdc.rd_pntr_bin_reg[10] ,
    \gnxpm_cdc.rd_pntr_bin_reg[10]_0 ,
    wr_clk,
    out,
    wr_en,
    AR,
    RD_PNTR_WR,
    wr_rst_busy);
  output full;
  output [0:0]WEA;
  output [0:0]Q;
  output [0:0]\gic0.gc0.count_d1_reg[10] ;
  output [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input \gnxpm_cdc.rd_pntr_bin_reg[10] ;
  input \gnxpm_cdc.rd_pntr_bin_reg[10]_0 ;
  input wr_clk;
  input out;
  input wr_en;
  input [0:0]AR;
  input [9:0]RD_PNTR_WR;
  input wr_rst_busy;

  wire [0:0]AR;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]Q;
  wire [9:0]RD_PNTR_WR;
  wire [0:0]\^WEA ;
  wire [4:0]\c1/v1_reg ;
  wire [4:0]\c2/v1_reg ;
  wire [0:0]\gic0.gc0.count_d1_reg[10] ;
  wire \gnxpm_cdc.rd_pntr_bin_reg[10] ;
  wire \gnxpm_cdc.rd_pntr_bin_reg[10]_0 ;
  wire out;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire \NLW_gwas.wsts_full_UNCONNECTED ;

  video_data_fifo_wr_status_flags_as \gwas.wsts 
       (.E(\^WEA ),
        .full(\NLW_gwas.wsts_full_UNCONNECTED ),
        .\gnxpm_cdc.rd_pntr_bin_reg[10] (\gnxpm_cdc.rd_pntr_bin_reg[10] ),
        .\gnxpm_cdc.rd_pntr_bin_reg[10]_0 (\gnxpm_cdc.rd_pntr_bin_reg[10]_0 ),
        .out(out),
        .v1_reg(\c1/v1_reg ),
        .v1_reg_0(\c2/v1_reg ),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
  video_data_fifo_wr_bin_cntr wpntr
       (.AR(AR),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .E(\^WEA ),
        .Q(Q),
        .RD_PNTR_WR(RD_PNTR_WR),
        .\gic0.gc0.count_d1_reg[10]_0 (\gic0.gc0.count_d1_reg[10] ),
        .v1_reg(\c1/v1_reg ),
        .v1_reg_0(\c2/v1_reg ),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module video_data_fifo_wr_logic_HD17
   (full,
    \gnxpm_cdc.rd_pntr_bin_reg[10] ,
    \gnxpm_cdc.rd_pntr_bin_reg[10]_0 ,
    wr_clk,
    out,
    wr_en,
    wr_rst_busy,
    WEA,
    Q,
    \gic0.gc0.count_d1_reg[10] ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    AR,
    RD_PNTR_WR);
  output full;
  input \gnxpm_cdc.rd_pntr_bin_reg[10] ;
  input \gnxpm_cdc.rd_pntr_bin_reg[10]_0 ;
  input wr_clk;
  input out;
  input wr_en;
  input wr_rst_busy;
  output [0:0]WEA;
  output [0:0]Q;
  output [0:0]\gic0.gc0.count_d1_reg[10] ;
  output [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [0:0]AR;
  input [9:0]RD_PNTR_WR;

  wire [0:0]AR;
  wire [10:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]Q;
  wire [9:0]RD_PNTR_WR;
  wire [0:0]\^WEA ;
  wire [4:0]\c1/v1_reg ;
  wire [4:0]\c2/v1_reg ;
  wire [0:0]\gic0.gc0.count_d1_reg[10] ;
  wire \gnxpm_cdc.rd_pntr_bin_reg[10] ;
  wire \gnxpm_cdc.rd_pntr_bin_reg[10]_0 ;
  wire out;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire \NLW_gwas.wsts_full_UNCONNECTED ;

  video_data_fifo_wr_status_flags_as_HD18 \gwas.wsts 
       (.E(\^WEA ),
        .full(\NLW_gwas.wsts_full_UNCONNECTED ),
        .\gnxpm_cdc.rd_pntr_bin_reg[10] (\gnxpm_cdc.rd_pntr_bin_reg[10] ),
        .\gnxpm_cdc.rd_pntr_bin_reg[10]_0 (\gnxpm_cdc.rd_pntr_bin_reg[10]_0 ),
        .out(out),
        .v1_reg(\c1/v1_reg ),
        .v1_reg_0(\c2/v1_reg ),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
  video_data_fifo_wr_bin_cntr_HD21 wpntr
       (.AR(AR),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .E(\^WEA ),
        .Q(Q),
        .RD_PNTR_WR(RD_PNTR_WR),
        .\gic0.gc0.count_d1_reg[10]_0 (\gic0.gc0.count_d1_reg[10] ),
        .v1_reg(\c1/v1_reg ),
        .v1_reg_0(\c2/v1_reg ),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module video_data_fifo_wr_status_flags_as
   (full,
    E,
    v1_reg,
    \gnxpm_cdc.rd_pntr_bin_reg[10] ,
    v1_reg_0,
    \gnxpm_cdc.rd_pntr_bin_reg[10]_0 ,
    wr_clk,
    out,
    wr_en,
    wr_rst_busy);
  output full;
  output [0:0]E;
  input [4:0]v1_reg;
  input \gnxpm_cdc.rd_pntr_bin_reg[10] ;
  input [4:0]v1_reg_0;
  input \gnxpm_cdc.rd_pntr_bin_reg[10]_0 ;
  input wr_clk;
  input out;
  input wr_en;
  input wr_rst_busy;

  wire [0:0]E;
  wire c2_n_0;
  wire comp1;
  wire \gnxpm_cdc.rd_pntr_bin_reg[10] ;
  wire \gnxpm_cdc.rd_pntr_bin_reg[10]_0 ;
  wire out;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire [4:0]v1_reg;
  wire [4:0]v1_reg_0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;

  assign full = ram_full_i;
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(E));
  video_data_fifo_compare c1
       (.comp1(comp1),
        .\gnxpm_cdc.rd_pntr_bin_reg[10] (\gnxpm_cdc.rd_pntr_bin_reg[10] ),
        .v1_reg(v1_reg));
  video_data_fifo_compare_3 c2
       (.comp1(comp1),
        .\gnxpm_cdc.rd_pntr_bin_reg[10] (\gnxpm_cdc.rd_pntr_bin_reg[10]_0 ),
        .out(ram_full_fb_i),
        .ram_full_fb_i_reg(c2_n_0),
        .v1_reg_0(v1_reg_0),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(c2_n_0),
        .PRE(out),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(c2_n_0),
        .PRE(out),
        .Q(ram_full_i));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module video_data_fifo_wr_status_flags_as_HD18
   (full,
    \gnxpm_cdc.rd_pntr_bin_reg[10] ,
    \gnxpm_cdc.rd_pntr_bin_reg[10]_0 ,
    wr_clk,
    out,
    wr_en,
    wr_rst_busy,
    E,
    v1_reg,
    v1_reg_0);
  output full;
  input \gnxpm_cdc.rd_pntr_bin_reg[10] ;
  input \gnxpm_cdc.rd_pntr_bin_reg[10]_0 ;
  input wr_clk;
  input out;
  input wr_en;
  input wr_rst_busy;
  output [0:0]E;
  input [4:0]v1_reg;
  input [4:0]v1_reg_0;

  wire [0:0]E;
  wire c2_n_0;
  wire comp1;
  wire \gnxpm_cdc.rd_pntr_bin_reg[10] ;
  wire \gnxpm_cdc.rd_pntr_bin_reg[10]_0 ;
  wire out;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire [4:0]v1_reg;
  wire [4:0]v1_reg_0;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;

  assign full = ram_full_i;
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(E));
  video_data_fifo_compare_HD19 c1
       (.comp1(comp1),
        .\gnxpm_cdc.rd_pntr_bin_reg[10] (\gnxpm_cdc.rd_pntr_bin_reg[10] ),
        .v1_reg(v1_reg));
  video_data_fifo_compare_3_HD20 c2
       (.comp1(comp1),
        .\gnxpm_cdc.rd_pntr_bin_reg[10] (\gnxpm_cdc.rd_pntr_bin_reg[10]_0 ),
        .out(ram_full_fb_i),
        .ram_full_fb_i_reg(c2_n_0),
        .v1_reg_0(v1_reg_0),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(c2_n_0),
        .PRE(out),
        .Q(ram_full_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(c2_n_0),
        .PRE(out),
        .Q(ram_full_i));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
