[View]
Entity=
Architecture=
TopLevelType=
[file:.\src\isc0207A.bde]
Enabled=1
[file:.\..\..\..\..\src\FPA\isc0207A\HDL\isc0207A_intf.bde]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_services.bde]
Enabled=1
[file:.\src\FPA\isc0207A\HDL\isc0207A_intf.bde]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_services.bde]
Enabled=1
[file:.\..\..\..\..\src\fir_00251_proc_isc0207A.bde]
Enabled=1
[file:.\..\..\..\..\src\FPA\isc0207A\HDL\FPA_define.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\isc0207A\HDL\isc0207A_clks_gen.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\dfpa_hardw_stat_gen.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_common_pkg.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_diag_line_gen.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_intf_sequencer.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_status_gen.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_trig_controller.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_services_ctrl.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\spi_mux_ctler.vhd]
Enabled=1
[file:.\src\fir_00251_proc_isc0207A.bde]
Enabled=1
[file:.\src\FPA\isc0207A\HDL\FPA_define.vhd]
Enabled=1
[file:.\src\FPA\isc0207A\HDL\isc0207A_clks_gen.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_services_ctrl.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\spi_mux_ctler.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\dfpa_hardw_stat_gen.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_common_pkg.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_diag_line_gen.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_intf_sequencer.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_status_gen.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\fpa_trig_controller.vhd]
Enabled=1
[file:.\..\..\..\..\..\FIR-00251-Common\VHDL\tel2000pkg.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\adc_brd_id_reader.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\brd_id_reader.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\flex_brd_id_reader.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\monitoring_adc_ctrl.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\SPI\ads1118_driver.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\adc_brd_switch_ctrl.vhd]
Enabled=1
[file:.\compile\isc0207A_intf.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\afpa_services.vhd]
Generated=TRUE
Enabled=1
[file:.\src\compile\afpa_services.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\fir_00251_proc_isc0207A.vhd]
Generated=TRUE
Enabled=1
[file:.\src\fpa_isc0207_intf_tb.bde]
Enabled=1
[file:.\compile\fpa_isc0207_intf_tb.vhd]
Generated=TRUE
Enabled=1
[file:.\src\TestBench\fpa_isc0207_intf_tb_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\fpa_isc0207_intf_tb_TB_runtest.do]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\SPI\LL8_to_spi_tx.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\adc_LL8_to_spi_tx.vhd]
Enabled=1
[file:.\..\FIR-00251-Common\VHDL\tel2000pkg.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\adc_brd_id_reader.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\brd_id_reader.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\flex_brd_id_reader.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\monitoring_adc_ctrl.vhd]
Enabled=1
[file:.\..\Common_HDL\SPI\ads1118_driver.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\adc_brd_switch_ctrl.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\adc_LL8_to_spi_tx.vhd]
Enabled=1
<<<<<<< .mine
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common_0207\src\fpa_common_pkg.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\adc_brd_define.vhd]
Enabled=1
[file:.\..\..\..\..\src\QuadADC\HDL\quad_adc_ctrl.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\SPI\spi_rx.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\SPI\spi_tx.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_sample_counter.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_sample_selector.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_sample_sum.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_sample_mean.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\isc0207A\HDL\isc0207A_hw_driver.bde]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_int_signal_gen.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\isc0207A\HDL\isc0207A_prog_ctrler.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\isc0207A\HDL\isc0207A_spi_feeder.vhd]
Enabled=1
[file:.\compile\isc0207A_hw_driver.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\..\..\src\FPA\isc0207A\HDL\isc0207A_digio_map.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\isc0207A\HDL\isc0207A_data_ctrl.bde]
Enabled=1
[file:.\..\..\..\..\src\FPA\isc0207A\HDL\isc0207A_diag_data_gen.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\isc0207A\HDL\isc0207A_fifo_writer.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_data_dispatcher.vhd]
Enabled=1
[file:.\..\..\..\..\..\FIR-00251-Common\VHDL\img_header_define.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_data_mux.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\isc0207A\HDL\isc0207A_sync_flag_gen.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\isc0207A\HDL\isc0207A_pixel_reoder.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\isc0207A\HDL\isc0207A_pixel_reorder.vhd]
Enabled=1
[file:.\compile\isc0207A_data_ctrl.vhd]
Generated=TRUE
Enabled=1
[file:.\..\..\..\..\src\FPA\isc0207A\HDL\isc0207A_mblaze_intf.vhd]
Enabled=1
[file:.\..\..\..\..\src\FPA\isc0207A\HDL\proxy_define.vhd]
Enabled=1
=======
[file:.\..\..\..\..\src\FPA\isc0207A\HDL\compil_isc0207A.do]
Enabled=1
>>>>>>> .r16206
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\adc_brd_define.vhd]
Enabled=1
[file:.\src\QuadADC\HDL\quad_adc_ctrl.vhd]
Enabled=1
[file:.\..\Common_HDL\SPI\spi_rx.vhd]
Enabled=1
[file:.\..\Common_HDL\SPI\spi_tx.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_sample_counter.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_sample_selector.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_sample_sum.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_sample_mean.vhd]
Enabled=1
[file:.\src\FPA\isc0207A\HDL\isc0207A_hw_driver.bde]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_int_signal_gen.vhd]
Enabled=1
[file:.\src\FPA\isc0207A\HDL\isc0207A_prog_ctrler.vhd]
Enabled=1
[file:.\src\FPA\isc0207A\HDL\isc0207A_spi_feeder.vhd]
Enabled=1
[file:.\src\FPA\isc0207A\HDL\isc0207A_digio_map.vhd]
Enabled=1
[file:.\src\FPA\isc0207A\HDL\isc0207A_data_ctrl.bde]
Enabled=1
[file:.\src\FPA\isc0207A\HDL\isc0207A_diag_data_gen.vhd]
Enabled=1
[file:.\src\FPA\isc0207A\HDL\isc0207A_fifo_writer.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_data_dispatcher.vhd]
Enabled=1
[file:.\..\FIR-00251-Common\VHDL\img_header_define.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\afpa_data_mux.vhd]
Enabled=1
[file:.\src\FPA\isc0207A\HDL\isc0207A_sync_flag_gen.vhd]
Enabled=1
[file:.\src\FPA\isc0207A\HDL\isc0207A_pixel_reorder.vhd]
Enabled=1
[file:.\src\FPA\isc0207A\HDL\isc0207A_mblaze_intf.vhd]
Enabled=1
[file:.\src\FPA\isc0207A\HDL\proxy_define.vhd]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common_0207\src\fpa_common_pkg.vhd]
Enabled=1
[file:.\src\TestBench\isc0207a_data_ctrl_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\isc0207a_data_ctrl_TB_runtest.do]
Enabled=1
[file:.\..\..\..\..\src\FPA\isc0207A\HDL\isc0207A_dval_gen.vhd]
Enabled=1
[file:.\src\fpa_isc0207_hw_driver_tb.bde]
Enabled=1
[file:.\compile\fpa_isc0207_hw_driver_tb.vhd]
Generated=TRUE
Enabled=1
[file:.\src\TestBench\isc0207a_hw_driver_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\isc0207a_hw_driver_TB_runtest.do]
Enabled=1
[file:.\src\TestBench\fpa_isc0207_hw_driver_tb_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\fpa_isc0207_hw_driver_tb_TB_runtest.do]
Enabled=1
[file:.\src\TestBench\isc0207.dlm]
Enabled=1
[file:.\src\TestBench\mb_model.dll]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\LL8_ext_to_spi_tx.vhd]
Enabled=1
[file:.\src\isc0207_intf_tb_top.bde]
Enabled=1
[file:.\src\gggg.bde]
Enabled=1
[file:.\src\isc0207A_testbench.bde]
Enabled=1
[file:.\src\isc0207A_intf_testbench.bde]
Enabled=1
[file:.\src\TestBench\brd_switch_dummy.vhd]
Enabled=1
[file:.\src\brd_mux_dummy.vhd]
Enabled=1
[file:.\src\monit_adc_dummy.vhd]
Enabled=1
[file:.\src\fpa_temp_dummy.vhd]
Enabled=1
[file:.\src\digio_dummy.vhd]
Enabled=1
[file:.\src\flexV_dummy.vhd]
Enabled=1
[file:.\compile\isc0207A_intf_testbench.vhd]
Generated=TRUE
Enabled=1
[file:.\src\brd_switch_dummy.vhd]
Enabled=1
[file:.\src\TestBench\isc0207a_intf_testbench_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\isc0207a_intf_testbench_TB_runtest.do]
Enabled=1
[file:.\..\..\..\..\..\FIR-00251-Common\VHDL\Utilities\axil32_to_native.vhd]
Enabled=1
[file:.\src\FPA\isc0207A\HDL\compil_isc0207A.do]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\LL8_ext_to_spi_tx.vhd]
Enabled=1
[file:.\..\..\..\..\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\signal_filter.vhd]
Enabled=1
[file:.\src\TestBench\signal_filter_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\signal_filter_TB_runtest.do]
Enabled=1
[file:.\..\Common_HDL\Common_Projects\TEL2000\FPA_common\src\signal_filter.vhd]
Enabled=1
