// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module poly_R2_inv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        r_coeffs_address0,
        r_coeffs_ce0,
        r_coeffs_we0,
        r_coeffs_d0,
        r_coeffs_q0,
        a_coeffs_address0,
        a_coeffs_ce0,
        a_coeffs_q0
);

parameter    ap_ST_fsm_state1 = 48'd1;
parameter    ap_ST_fsm_state2 = 48'd2;
parameter    ap_ST_fsm_state3 = 48'd4;
parameter    ap_ST_fsm_state4 = 48'd8;
parameter    ap_ST_fsm_state5 = 48'd16;
parameter    ap_ST_fsm_state6 = 48'd32;
parameter    ap_ST_fsm_state7 = 48'd64;
parameter    ap_ST_fsm_state8 = 48'd128;
parameter    ap_ST_fsm_state9 = 48'd256;
parameter    ap_ST_fsm_state10 = 48'd512;
parameter    ap_ST_fsm_state11 = 48'd1024;
parameter    ap_ST_fsm_state12 = 48'd2048;
parameter    ap_ST_fsm_state13 = 48'd4096;
parameter    ap_ST_fsm_state14 = 48'd8192;
parameter    ap_ST_fsm_state15 = 48'd16384;
parameter    ap_ST_fsm_state16 = 48'd32768;
parameter    ap_ST_fsm_state17 = 48'd65536;
parameter    ap_ST_fsm_state18 = 48'd131072;
parameter    ap_ST_fsm_state19 = 48'd262144;
parameter    ap_ST_fsm_state20 = 48'd524288;
parameter    ap_ST_fsm_state21 = 48'd1048576;
parameter    ap_ST_fsm_state22 = 48'd2097152;
parameter    ap_ST_fsm_state23 = 48'd4194304;
parameter    ap_ST_fsm_state24 = 48'd8388608;
parameter    ap_ST_fsm_state25 = 48'd16777216;
parameter    ap_ST_fsm_state26 = 48'd33554432;
parameter    ap_ST_fsm_state27 = 48'd67108864;
parameter    ap_ST_fsm_state28 = 48'd134217728;
parameter    ap_ST_fsm_state29 = 48'd268435456;
parameter    ap_ST_fsm_state30 = 48'd536870912;
parameter    ap_ST_fsm_state31 = 48'd1073741824;
parameter    ap_ST_fsm_state32 = 48'd2147483648;
parameter    ap_ST_fsm_state33 = 48'd4294967296;
parameter    ap_ST_fsm_state34 = 48'd8589934592;
parameter    ap_ST_fsm_state35 = 48'd17179869184;
parameter    ap_ST_fsm_state36 = 48'd34359738368;
parameter    ap_ST_fsm_state37 = 48'd68719476736;
parameter    ap_ST_fsm_state38 = 48'd137438953472;
parameter    ap_ST_fsm_state39 = 48'd274877906944;
parameter    ap_ST_fsm_state40 = 48'd549755813888;
parameter    ap_ST_fsm_state41 = 48'd1099511627776;
parameter    ap_ST_fsm_state42 = 48'd2199023255552;
parameter    ap_ST_fsm_state43 = 48'd4398046511104;
parameter    ap_ST_fsm_state44 = 48'd8796093022208;
parameter    ap_ST_fsm_state45 = 48'd17592186044416;
parameter    ap_ST_fsm_state46 = 48'd35184372088832;
parameter    ap_ST_fsm_state47 = 48'd70368744177664;
parameter    ap_ST_fsm_state48 = 48'd140737488355328;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] r_coeffs_address0;
output   r_coeffs_ce0;
output  [1:0] r_coeffs_we0;
output  [15:0] r_coeffs_d0;
input  [15:0] r_coeffs_q0;
output  [9:0] a_coeffs_address0;
output   a_coeffs_ce0;
input  [15:0] a_coeffs_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] r_coeffs_address0;
reg r_coeffs_ce0;
reg[1:0] r_coeffs_we0;
reg[15:0] r_coeffs_d0;
reg a_coeffs_ce0;

(* fsm_encoding = "none" *) reg   [47:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [9:0] i_25_fu_590_p2;
wire    ap_CS_fsm_state2;
wire   [0:0] exitcond9_fu_579_p2;
wire   [9:0] i_26_fu_602_p2;
wire    ap_CS_fsm_state3;
wire   [9:0] i_27_fu_619_p2;
reg   [9:0] i_27_reg_1661;
wire    ap_CS_fsm_state4;
wire   [63:0] tmp_215_fu_625_p1;
reg   [63:0] tmp_215_reg_1666;
wire   [0:0] exitcond7_fu_613_p2;
wire   [9:0] i_28_fu_645_p2;
wire    ap_CS_fsm_state6;
wire   [0:0] exitcond6_fu_639_p2;
wire   [10:0] j_7_fu_662_p2;
reg   [10:0] j_7_reg_1702;
wire    ap_CS_fsm_state7;
wire  signed [29:0] k_6_cast_cast_fu_700_p1;
reg  signed [29:0] k_6_cast_cast_reg_1707;
wire   [0:0] exitcond5_fu_656_p2;
wire   [15:0] f_coeffs_q0;
reg  signed [15:0] temp_r_coeffs_load_reg_1712;
wire    ap_CS_fsm_state8;
wire   [0:0] tmp_273_fu_704_p1;
reg   [0:0] tmp_273_reg_1718;
wire   [10:0] s_assign_cast_fu_708_p1;
reg   [10:0] s_assign_cast_reg_1723;
wire   [0:0] tmp_274_fu_726_p3;
reg   [0:0] tmp_274_reg_1728;
wire   [15:0] tmp_67_fu_734_p1;
reg   [15:0] tmp_67_reg_1733;
wire   [15:0] tmp_i3_cast_fu_750_p3;
reg   [15:0] tmp_i3_cast_reg_1738;
wire   [9:0] i_20_fu_764_p2;
reg   [9:0] i_20_reg_1747;
wire    ap_CS_fsm_state9;
reg   [9:0] temp_r_coeffs_addr_8_reg_1752;
wire   [0:0] exitcond_i5_fu_758_p2;
reg   [9:0] g_coeffs_addr_4_reg_1757;
wire   [9:0] i_21_fu_807_p2;
reg   [9:0] i_21_reg_1765;
wire    ap_CS_fsm_state11;
reg   [9:0] b_coeffs_addr_6_reg_1770;
wire   [0:0] exitcond_i9_fu_801_p2;
reg   [9:0] r_coeffs_addr_11_reg_1775;
wire   [15:0] degf_3_fu_849_p2;
reg   [15:0] degf_3_reg_1780;
wire   [15:0] degg_2_fu_855_p2;
reg   [15:0] degg_2_reg_1785;
wire   [15:0] tmp_224_fu_861_p3;
reg   [15:0] tmp_224_reg_1790;
wire   [9:0] i_22_fu_900_p2;
reg   [9:0] i_22_reg_1799;
wire    ap_CS_fsm_state13;
wire   [0:0] exitcond4_fu_894_p2;
reg   [9:0] temp_r_coeffs_addr_10_reg_1809;
wire   [15:0] g_coeffs_q0;
reg  signed [15:0] g_coeffs_load_3_reg_1814;
wire    ap_CS_fsm_state14;
wire  signed [15:0] tmp_230_fu_1633_p2;
reg  signed [15:0] tmp_230_reg_1819;
wire    ap_CS_fsm_state15;
wire   [9:0] i_24_fu_929_p2;
reg   [9:0] i_24_reg_1827;
wire    ap_CS_fsm_state17;
wire   [0:0] exitcond3_fu_923_p2;
reg   [9:0] b_coeffs_addr_7_reg_1837;
wire   [0:0] tmp_i_fu_941_p2;
reg   [0:0] tmp_i_reg_1842;
reg  signed [15:0] r_coeffs_load_reg_1847;
wire    ap_CS_fsm_state18;
wire   [15:0] tmp_236_fu_951_p2;
reg   [15:0] tmp_236_reg_1852;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state21;
wire   [0:0] exitcond_i_fu_957_p2;
reg   [0:0] done_reg_442;
reg   [9:0] temp_r_coeffs_addr_12_reg_1865;
wire   [9:0] i_31_fu_979_p2;
reg   [9:0] i_31_reg_1870;
wire   [15:0] tmp_i_69_fu_994_p3;
reg   [15:0] tmp_i_69_reg_1875;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire   [0:0] exitcond_i3_fu_1008_p2;
reg   [9:0] r_coeffs_addr_10_reg_1888;
wire   [9:0] i_32_fu_1036_p2;
reg   [9:0] i_32_reg_1893;
wire   [15:0] degf_4_fu_1042_p2;
reg   [15:0] degf_4_reg_1898;
wire   [10:0] k_7_fu_1046_p2;
reg   [10:0] k_7_reg_1903;
reg   [0:0] tmp_332_reg_1908;
wire   [9:0] i_29_fu_1086_p2;
reg   [9:0] i_29_reg_1916;
wire    ap_CS_fsm_state27;
wire   [63:0] tmp_219_fu_1092_p1;
reg   [63:0] tmp_219_reg_1921;
wire   [0:0] exitcond2_fu_1080_p2;
wire   [3:0] i_30_fu_1107_p2;
reg   [3:0] i_30_reg_1934;
wire    ap_CS_fsm_state29;
wire   [10:0] tmp_335_cast_fu_1119_p1;
reg   [10:0] tmp_335_cast_reg_1939;
wire   [0:0] exitcond1_fu_1101_p2;
wire   [9:0] j_8_fu_1133_p2;
reg   [9:0] j_8_reg_1947;
wire    ap_CS_fsm_state30;
wire   [0:0] exitcond_fu_1127_p2;
wire   [7:0] b_assign_2_cast_fu_1154_p3;
reg   [7:0] b_assign_2_cast_reg_1957;
wire    ap_CS_fsm_state44;
wire   [10:0] i_23_fu_1178_p2;
reg   [10:0] i_23_reg_1970;
wire    ap_CS_fsm_state46;
wire   [0:0] tmp_277_fu_1184_p1;
reg   [0:0] tmp_277_reg_1975;
wire   [0:0] exitcond_i8_fu_1172_p2;
reg   [9:0] r_coeffs_addr_12_reg_1986;
wire  signed [29:0] tmp_37_fu_1286_p1;
wire   [3:0] start_pos_fu_1290_p3;
reg   [3:0] start_pos_reg_1996;
wire    ap_CS_fsm_state47;
wire   [3:0] end_pos_fu_1298_p2;
reg   [3:0] end_pos_reg_2002;
wire   [4:0] tmp_289_fu_1365_p2;
reg   [4:0] tmp_289_reg_2008;
wire   [15:0] tmp_292_fu_1375_p2;
reg   [15:0] tmp_292_reg_2013;
wire   [7:0] tmp_312_fu_1479_p1;
reg   [7:0] tmp_312_reg_2018;
reg   [9:0] b_coeffs_address0;
reg    b_coeffs_ce0;
reg    b_coeffs_we0;
reg   [15:0] b_coeffs_d0;
wire   [15:0] b_coeffs_q0;
reg   [9:0] f_coeffs_address0;
reg    f_coeffs_ce0;
reg    f_coeffs_we0;
reg   [15:0] f_coeffs_d0;
reg   [9:0] g_coeffs_address0;
reg    g_coeffs_ce0;
reg    g_coeffs_we0;
reg   [15:0] g_coeffs_d0;
reg   [9:0] i_reg_351;
reg   [9:0] i_1_reg_362;
wire   [0:0] exitcond8_fu_596_p2;
reg   [9:0] i_2_reg_373;
wire    ap_CS_fsm_state5;
reg   [9:0] i_3_reg_384;
reg   [15:0] degf_reg_395;
wire    ap_CS_fsm_state26;
reg   [10:0] k_reg_407;
reg   [10:0] j_reg_419;
reg   [15:0] degg_reg_430;
reg   [9:0] i_i4_reg_454;
wire    ap_CS_fsm_state10;
reg   [9:0] i_i8_reg_465;
wire    ap_CS_fsm_state12;
reg   [9:0] i_4_reg_476;
wire    ap_CS_fsm_state16;
reg   [9:0] i_5_reg_487;
wire    ap_CS_fsm_state20;
reg   [9:0] i_i_reg_498;
wire    ap_CS_fsm_state22;
reg   [9:0] i_i2_reg_509;
wire    ap_CS_fsm_state25;
reg   [9:0] i_6_reg_520;
wire    ap_CS_fsm_state28;
reg   [29:0] k_1_reg_531;
reg   [3:0] i_7_reg_541;
reg   [9:0] j_1_reg_552;
wire    ap_CS_fsm_state45;
reg   [10:0] i_i7_reg_564;
wire    ap_CS_fsm_state48;
wire   [63:0] tmp_fu_585_p1;
wire   [63:0] tmp_s_fu_608_p1;
wire   [63:0] tmp_216_fu_651_p1;
wire   [63:0] tmp_361_i_fu_770_p1;
wire   [63:0] tmp_361_i2_fu_813_p1;
wire   [63:0] tmp_229_fu_906_p1;
wire   [63:0] tmp_233_fu_935_p1;
wire   [63:0] tmp_112_i_fu_963_p1;
wire   [63:0] tmp_114_i_fu_974_p1;
wire   [63:0] tmp_107_i_fu_1020_p1;
wire   [63:0] tmp_109_i_fu_1031_p1;
wire   [63:0] tmp_227_fu_1162_p1;
wire   [63:0] tmp_228_fu_1167_p1;
wire   [63:0] gepindex2_cast_fu_1232_p1;
wire   [63:0] gepindex2335_cast_fu_1271_p1;
wire   [15:0] tmp_363_i2_fu_880_p2;
wire   [15:0] tmp_364_i2_fu_887_p2;
wire   [15:0] tmp_110_i_fu_1065_p3;
wire   [15:0] tmp_105_i_fu_1074_p2;
wire   [15:0] tmp_330_fu_1616_p2;
wire   [1:0] mask_fu_1626_p2;
wire   [15:0] tmp_308_cast_fu_634_p1;
wire   [15:0] tmp_363_i_fu_787_p2;
wire   [15:0] tmp_232_fu_916_p2;
wire   [15:0] tmp_115_i_fu_985_p3;
wire   [15:0] tmp_111_i_fu_1001_p2;
wire   [15:0] tmp_364_i_fu_794_p2;
reg   [3:0] grp_fu_575_p0;
reg   [3:0] grp_fu_575_p1;
wire   [0:0] tmp_271_fu_630_p1;
wire   [10:0] tmp_217_fu_672_p2;
wire   [0:0] tmp_272_fu_678_p3;
wire   [11:0] k_cast_fu_668_p1;
wire   [11:0] tmp_315_cast_cast_fu_686_p3;
wire   [11:0] k_6_fu_694_p2;
wire  signed [15:0] tmp_273_fu_704_p0;
wire   [16:0] tmp_318_cast_fu_712_p1;
wire   [16:0] tmp_319_cast_fu_716_p1;
wire   [16:0] tmp_218_fu_720_p2;
wire   [0:0] tmp21_fu_738_p2;
wire   [0:0] swap_fu_744_p2;
wire   [15:0] tmp_362_i_fu_776_p2;
wire   [15:0] t_fu_782_p2;
wire   [0:0] tmp22_fu_825_p2;
wire   [0:0] tmp_222_fu_830_p2;
wire   [15:0] tmp_221_fu_819_p2;
wire   [15:0] tmp_325_cast_fu_835_p3;
wire   [15:0] tmp_223_fu_843_p2;
wire   [15:0] tmp_362_i2_fu_869_p2;
wire   [15:0] t_2_fu_875_p2;
wire   [15:0] tmp_231_fu_912_p2;
wire  signed [15:0] tmp_234_fu_1637_p2;
wire   [15:0] tmp_235_fu_947_p2;
wire   [9:0] tmp_113_i_fu_968_p2;
wire   [9:0] tmp_106_i_fu_1014_p2;
wire   [9:0] tmp_108_i_fu_1025_p2;
wire   [15:0] tmp_237_fu_1051_p2;
wire   [9:0] i_7_cast_fu_1097_p1;
wire   [9:0] tmp_220_fu_1113_p2;
wire   [10:0] j_1_cast_fu_1123_p1;
wire   [10:0] grp_fu_1144_p0;
wire   [0:0] tmp_275_fu_1150_p1;
wire   [10:0] grp_fu_1144_p2;
wire   [9:0] adjSize_fu_1188_p4;
wire   [11:0] adjSize309_cast_cast_fu_1198_p1;
wire   [11:0] mem_index_gep_fu_1202_p2;
wire   [9:0] tmp_278_fu_1208_p1;
wire   [0:0] addrCmp_fu_1212_p2;
wire   [9:0] gepindex_fu_1218_p2;
wire   [9:0] gepindex2_fu_1224_p3;
wire   [15:0] adjSize311_cast_fu_1237_p1;
wire   [15:0] mem_index_gep2_fu_1241_p2;
wire   [0:0] addrCmp2_fu_1247_p2;
wire   [9:0] gepindex333_cast_fu_1253_p4;
wire   [9:0] gepindex4_fu_1263_p3;
wire   [28:0] tmp_276_fu_1276_p4;
wire   [4:0] tmp_280_fu_1305_p1;
wire   [4:0] tmp_281_fu_1309_p1;
wire   [0:0] grp_fu_575_p2;
wire   [4:0] tmp_283_fu_1323_p2;
wire   [4:0] tmp_285_fu_1335_p2;
reg   [15:0] tmp_282_fu_1313_p4;
wire   [4:0] tmp_284_fu_1329_p2;
wire   [4:0] tmp_286_fu_1341_p3;
wire   [4:0] tmp_288_fu_1357_p3;
wire   [15:0] tmp_287_fu_1349_p3;
wire   [15:0] tmp_290_fu_1371_p1;
wire   [4:0] tmp_297_fu_1387_p1;
wire   [4:0] tmp_298_fu_1391_p1;
wire   [0:0] tmp_296_fu_1381_p2;
wire   [4:0] tmp_300_fu_1405_p2;
wire   [4:0] tmp_302_fu_1417_p2;
reg   [15:0] tmp_299_fu_1395_p4;
wire   [4:0] tmp_301_fu_1411_p2;
wire   [4:0] tmp_303_fu_1423_p3;
wire   [4:0] tmp_305_fu_1439_p3;
wire   [4:0] tmp_306_fu_1447_p2;
wire   [15:0] tmp_304_fu_1431_p3;
wire   [15:0] tmp_307_fu_1453_p1;
wire   [15:0] tmp_308_fu_1457_p1;
wire   [15:0] tmp_309_fu_1461_p2;
wire   [15:0] tmp_310_fu_1467_p2;
wire   [15:0] tmp_311_fu_1473_p2;
wire   [15:0] tmp_291_fu_1483_p1;
wire   [15:0] tmp_293_fu_1486_p2;
wire   [15:0] tmp_294_fu_1492_p2;
wire   [7:0] tmp_295_fu_1497_p1;
wire   [7:0] tmp_i9_fu_1501_p2;
wire   [7:0] tmp_i2_fu_1506_p2;
wire   [7:0] tmp_386_i_fu_1511_p2;
wire   [4:0] tmp_314_fu_1516_p1;
wire   [4:0] tmp_315_fu_1519_p1;
wire   [4:0] tmp_317_fu_1526_p2;
wire   [4:0] tmp_318_fu_1532_p3;
wire   [4:0] tmp_320_fu_1548_p3;
wire   [4:0] tmp_319_fu_1540_p3;
wire   [4:0] tmp_321_fu_1556_p2;
wire   [15:0] tmp_316_fu_1522_p1;
wire   [15:0] tmp_322_fu_1562_p1;
wire   [15:0] tmp_325_fu_1574_p2;
reg   [15:0] tmp_326_fu_1580_p4;
wire   [15:0] tmp_323_fu_1566_p1;
wire   [15:0] tmp_324_fu_1570_p1;
wire   [15:0] tmp_328_fu_1598_p2;
wire   [15:0] tmp_329_fu_1604_p2;
wire   [15:0] tmp_327_fu_1590_p3;
wire   [15:0] p_demorgan_fu_1610_p2;
wire   [1:0] tmp_331_fu_1623_p1;
reg    grp_fu_1144_ap_start;
wire    grp_fu_1144_ap_done;
reg   [47:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 48'd1;
end

poly_S3_inv_b_coeffs #(
    .DataWidth( 16 ),
    .AddressRange( 677 ),
    .AddressWidth( 10 ))
b_coeffs_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_coeffs_address0),
    .ce0(b_coeffs_ce0),
    .we0(b_coeffs_we0),
    .d0(b_coeffs_d0),
    .q0(b_coeffs_q0)
);

poly_S3_inv_b_coeffs #(
    .DataWidth( 16 ),
    .AddressRange( 677 ),
    .AddressWidth( 10 ))
f_coeffs_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(f_coeffs_address0),
    .ce0(f_coeffs_ce0),
    .we0(f_coeffs_we0),
    .d0(f_coeffs_d0),
    .q0(f_coeffs_q0)
);

poly_S3_inv_b_coeffs #(
    .DataWidth( 16 ),
    .AddressRange( 677 ),
    .AddressWidth( 10 ))
g_coeffs_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(g_coeffs_address0),
    .ce0(g_coeffs_ce0),
    .we0(g_coeffs_we0),
    .d0(g_coeffs_d0),
    .q0(g_coeffs_q0)
);

crypto_kem_keypair_urem_11ns_11ns_11_15_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 11 ))
crypto_kem_keypair_urem_11ns_11ns_11_15_seq_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_1144_ap_start),
    .done(grp_fu_1144_ap_done),
    .din0(grp_fu_1144_p0),
    .din1(11'd677),
    .ce(1'b1),
    .dout(grp_fu_1144_p2)
);

crypto_kem_keypair_mul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
crypto_kem_keypair_mul_mul_16s_16s_16_1_1_U55(
    .din0(temp_r_coeffs_load_reg_1712),
    .din1(g_coeffs_load_3_reg_1814),
    .dout(tmp_230_fu_1633_p2)
);

crypto_kem_keypair_mul_mul_16s_16s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
crypto_kem_keypair_mul_mul_16s_16s_16_1_1_U56(
    .din0(temp_r_coeffs_load_reg_1712),
    .din1(r_coeffs_load_reg_1847),
    .dout(tmp_234_fu_1637_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond6_fu_639_p2 == 1'd1))) begin
        degf_reg_395 <= 16'd676;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        degf_reg_395 <= degf_4_reg_1898;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond6_fu_639_p2 == 1'd1))) begin
        degg_reg_430 <= 16'd676;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        degg_reg_430 <= degg_2_reg_1785;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond6_fu_639_p2 == 1'd1))) begin
        done_reg_442 <= 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        done_reg_442 <= tmp_332_reg_1908;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_596_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_1_reg_362 <= i_26_fu_602_p2;
    end else if (((exitcond9_fu_579_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_1_reg_362 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (exitcond8_fu_596_p2 == 1'd1))) begin
        i_2_reg_373 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        i_2_reg_373 <= i_27_reg_1661;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (exitcond7_fu_613_p2 == 1'd1))) begin
        i_3_reg_384 <= 10'd0;
    end else if (((exitcond6_fu_639_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        i_3_reg_384 <= i_28_fu_645_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        i_4_reg_476 <= i_22_reg_1799;
    end else if (((1'b1 == ap_CS_fsm_state11) & (exitcond_i9_fu_801_p2 == 1'd1))) begin
        i_4_reg_476 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (exitcond4_fu_894_p2 == 1'd1))) begin
        i_5_reg_487 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        i_5_reg_487 <= i_24_reg_1827;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        i_6_reg_520 <= i_29_reg_1916;
    end else if (((1'b1 == ap_CS_fsm_state7) & (exitcond5_fu_656_p2 == 1'd1))) begin
        i_6_reg_520 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) & (exitcond2_fu_1080_p2 == 1'd1))) begin
        i_7_reg_541 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state46) & (exitcond_i8_fu_1172_p2 == 1'd1))) begin
        i_7_reg_541 <= i_30_reg_1934;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        i_i2_reg_509 <= i_32_reg_1893;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        i_i2_reg_509 <= 10'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        i_i4_reg_454 <= i_20_reg_1747;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        i_i4_reg_454 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        i_i7_reg_564 <= i_23_reg_1970;
    end else if (((1'b1 == ap_CS_fsm_state30) & (exitcond_fu_1127_p2 == 1'd1))) begin
        i_i7_reg_564 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (exitcond_i5_fu_758_p2 == 1'd1))) begin
        i_i8_reg_465 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        i_i8_reg_465 <= i_21_reg_1765;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        i_i_reg_498 <= i_31_reg_1870;
    end else if (((1'b1 == ap_CS_fsm_state17) & (exitcond3_fu_923_p2 == 1'd1))) begin
        i_i_reg_498 <= 10'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond9_fu_579_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_reg_351 <= i_25_fu_590_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_351 <= 10'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_1101_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        j_1_reg_552 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        j_1_reg_552 <= j_8_reg_1947;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond6_fu_639_p2 == 1'd1))) begin
        j_reg_419 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        j_reg_419 <= j_7_reg_1702;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) & (exitcond2_fu_1080_p2 == 1'd1))) begin
        k_1_reg_531 <= k_6_cast_cast_reg_1707;
    end else if (((1'b1 == ap_CS_fsm_state46) & (exitcond_i8_fu_1172_p2 == 1'd1))) begin
        k_1_reg_531 <= tmp_37_fu_1286_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (exitcond6_fu_639_p2 == 1'd1))) begin
        k_reg_407 <= 11'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        k_reg_407 <= k_7_reg_1903;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state30) & (exitcond_fu_1127_p2 == 1'd1))) begin
        b_assign_2_cast_reg_1957 <= b_assign_2_cast_fu_1154_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i9_fu_801_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        b_coeffs_addr_6_reg_1770 <= tmp_361_i2_fu_813_p1;
        r_coeffs_addr_11_reg_1775 <= tmp_361_i2_fu_813_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_923_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        b_coeffs_addr_7_reg_1837 <= tmp_233_fu_935_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (exitcond_i9_fu_801_p2 == 1'd1))) begin
        degf_3_reg_1780 <= degf_3_fu_849_p2;
        degg_2_reg_1785 <= degg_2_fu_855_p2;
        tmp_224_reg_1790 <= tmp_224_fu_861_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & (exitcond_i3_fu_1008_p2 == 1'd1))) begin
        degf_4_reg_1898 <= degf_4_fu_1042_p2;
        k_7_reg_1903 <= k_7_fu_1046_p2;
        tmp_332_reg_1908 <= tmp_237_fu_1051_p2[32'd15];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        end_pos_reg_2002[3] <= end_pos_fu_1298_p2[3];
        start_pos_reg_1996[3] <= start_pos_fu_1290_p3[3];
        tmp_289_reg_2008[4 : 1] <= tmp_289_fu_1365_p2[4 : 1];
        tmp_292_reg_2013 <= tmp_292_fu_1375_p2;
        tmp_312_reg_2018 <= tmp_312_fu_1479_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i5_fu_758_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        g_coeffs_addr_4_reg_1757 <= tmp_361_i_fu_770_p1;
        temp_r_coeffs_addr_8_reg_1752 <= tmp_361_i_fu_770_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        g_coeffs_load_3_reg_1814 <= g_coeffs_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        i_20_reg_1747 <= i_20_fu_764_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        i_21_reg_1765 <= i_21_fu_807_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        i_22_reg_1799 <= i_22_fu_900_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        i_23_reg_1970 <= i_23_fu_1178_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        i_24_reg_1827 <= i_24_fu_929_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_27_reg_1661 <= i_27_fu_619_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        i_29_reg_1916 <= i_29_fu_1086_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        i_30_reg_1934 <= i_30_fu_1107_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i_fu_957_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        i_31_reg_1870 <= i_31_fu_979_p2;
        temp_r_coeffs_addr_12_reg_1865 <= tmp_114_i_fu_974_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i3_fu_1008_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        i_32_reg_1893 <= i_32_fu_1036_p2;
        r_coeffs_addr_10_reg_1888 <= tmp_109_i_fu_1031_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        j_7_reg_1702 <= j_7_fu_662_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        j_8_reg_1947 <= j_8_fu_1133_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (exitcond5_fu_656_p2 == 1'd1))) begin
        k_6_cast_cast_reg_1707 <= k_6_cast_cast_fu_700_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_i8_fu_1172_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        r_coeffs_addr_12_reg_1986 <= gepindex2335_cast_fu_1271_p1;
        tmp_277_reg_1975 <= tmp_277_fu_1184_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        r_coeffs_load_reg_1847 <= r_coeffs_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        s_assign_cast_reg_1723[0] <= s_assign_cast_fu_708_p1[0];
        temp_r_coeffs_load_reg_1712 <= f_coeffs_q0;
        tmp_273_reg_1718 <= tmp_273_fu_704_p1;
        tmp_274_reg_1728 <= tmp_218_fu_720_p2[32'd15];
        tmp_67_reg_1733[0] <= tmp_67_fu_734_p1[0];
        tmp_i3_cast_reg_1738 <= tmp_i3_cast_fu_750_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_894_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        temp_r_coeffs_addr_10_reg_1809 <= tmp_229_fu_906_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond7_fu_613_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        tmp_215_reg_1666[9 : 0] <= tmp_215_fu_625_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond2_fu_1080_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        tmp_219_reg_1921[9 : 0] <= tmp_219_fu_1092_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        tmp_230_reg_1819 <= tmp_230_fu_1633_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        tmp_236_reg_1852 <= tmp_236_fu_951_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_1101_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        tmp_335_cast_reg_1939[9 : 0] <= tmp_335_cast_fu_1119_p1[9 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        tmp_i_69_reg_1875 <= tmp_i_69_fu_994_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (exitcond3_fu_923_p2 == 1'd1))) begin
        tmp_i_reg_1842 <= tmp_i_fu_941_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        a_coeffs_ce0 = 1'b1;
    end else begin
        a_coeffs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state29) & (exitcond1_fu_1101_p2 == 1'd1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) & (exitcond1_fu_1101_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        b_coeffs_address0 = tmp_219_fu_1092_p1;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18))) begin
        b_coeffs_address0 = b_coeffs_addr_7_reg_1837;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        b_coeffs_address0 = b_coeffs_addr_6_reg_1770;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        b_coeffs_address0 = tmp_361_i2_fu_813_p1;
    end else if (((exitcond9_fu_579_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        b_coeffs_address0 = 64'd0;
    end else if (((exitcond9_fu_579_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        b_coeffs_address0 = tmp_fu_585_p1;
    end else begin
        b_coeffs_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state11) | ((exitcond9_fu_579_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((exitcond9_fu_579_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        b_coeffs_ce0 = 1'b1;
    end else begin
        b_coeffs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        b_coeffs_d0 = tmp_236_reg_1852;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        b_coeffs_d0 = tmp_363_i2_fu_880_p2;
    end else if (((exitcond9_fu_579_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        b_coeffs_d0 = 16'd1;
    end else if (((exitcond9_fu_579_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        b_coeffs_d0 = 16'd0;
    end else begin
        b_coeffs_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state12) | ((exitcond9_fu_579_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)) | ((exitcond9_fu_579_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        b_coeffs_we0 = 1'b1;
    end else begin
        b_coeffs_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        f_coeffs_address0 = gepindex2_cast_fu_1232_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        f_coeffs_address0 = tmp_228_fu_1167_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        f_coeffs_address0 = temp_r_coeffs_addr_12_reg_1865;
    end else if (((1'b1 == ap_CS_fsm_state23) | ((1'b1 == ap_CS_fsm_state21) & (exitcond_i_fu_957_p2 == 1'd1)))) begin
        f_coeffs_address0 = 64'd676;
    end else if (((done_reg_442 == 1'd0) & (exitcond_i_fu_957_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        f_coeffs_address0 = tmp_114_i_fu_974_p1;
    end else if (((exitcond_i_fu_957_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (done_reg_442 == 1'd1))) begin
        f_coeffs_address0 = tmp_112_i_fu_963_p1;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        f_coeffs_address0 = temp_r_coeffs_addr_10_reg_1809;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        f_coeffs_address0 = temp_r_coeffs_addr_8_reg_1752;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        f_coeffs_address0 = tmp_361_i_fu_770_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        f_coeffs_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        f_coeffs_address0 = tmp_215_reg_1666;
    end else begin
        f_coeffs_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7) | ((1'b1 == ap_CS_fsm_state21) & (exitcond_i_fu_957_p2 == 1'd1)) | ((done_reg_442 == 1'd0) & (exitcond_i_fu_957_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((exitcond_i_fu_957_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (done_reg_442 == 1'd1)))) begin
        f_coeffs_ce0 = 1'b1;
    end else begin
        f_coeffs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        f_coeffs_d0 = r_coeffs_q0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        f_coeffs_d0 = tmp_111_i_fu_1001_p2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        f_coeffs_d0 = tmp_115_i_fu_985_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        f_coeffs_d0 = tmp_232_fu_916_p2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        f_coeffs_d0 = tmp_363_i_fu_787_p2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        f_coeffs_d0 = tmp_308_cast_fu_634_p1;
    end else begin
        f_coeffs_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state23))) begin
        f_coeffs_we0 = 1'b1;
    end else begin
        f_coeffs_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        g_coeffs_address0 = tmp_229_fu_906_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        g_coeffs_address0 = g_coeffs_addr_4_reg_1757;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        g_coeffs_address0 = tmp_361_i_fu_770_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        g_coeffs_address0 = tmp_216_fu_651_p1;
    end else begin
        g_coeffs_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state6))) begin
        g_coeffs_ce0 = 1'b1;
    end else begin
        g_coeffs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        g_coeffs_d0 = tmp_364_i_fu_794_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        g_coeffs_d0 = 16'd1;
    end else begin
        g_coeffs_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | ((exitcond6_fu_639_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        g_coeffs_we0 = 1'b1;
    end else begin
        g_coeffs_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_fu_1127_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
        grp_fu_1144_ap_start = 1'b1;
    end else begin
        grp_fu_1144_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_575_p0 = start_pos_reg_1996;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_575_p0 = start_pos_fu_1290_p3;
    end else begin
        grp_fu_575_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_575_p1 = end_pos_reg_2002;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_575_p1 = end_pos_fu_1298_p2;
    end else begin
        grp_fu_575_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        r_coeffs_address0 = r_coeffs_addr_12_reg_1986;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        r_coeffs_address0 = gepindex2335_cast_fu_1271_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        r_coeffs_address0 = tmp_227_fu_1162_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        r_coeffs_address0 = tmp_219_reg_1921;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        r_coeffs_address0 = r_coeffs_addr_10_reg_1888;
    end else if (((1'b1 == ap_CS_fsm_state26) | ((1'b1 == ap_CS_fsm_state24) & (exitcond_i3_fu_1008_p2 == 1'd1)))) begin
        r_coeffs_address0 = 64'd0;
    end else if (((exitcond_i3_fu_1008_p2 == 1'd0) & (done_reg_442 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        r_coeffs_address0 = tmp_109_i_fu_1031_p1;
    end else if (((exitcond_i3_fu_1008_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24) & (done_reg_442 == 1'd1))) begin
        r_coeffs_address0 = tmp_107_i_fu_1020_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        r_coeffs_address0 = tmp_233_fu_935_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        r_coeffs_address0 = r_coeffs_addr_11_reg_1775;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        r_coeffs_address0 = tmp_361_i2_fu_813_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        r_coeffs_address0 = tmp_s_fu_608_p1;
    end else begin
        r_coeffs_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state24) & (exitcond_i3_fu_1008_p2 == 1'd1)) | ((exitcond_i3_fu_1008_p2 == 1'd0) & (done_reg_442 == 1'd0) & (1'b1 == ap_CS_fsm_state24)) | ((exitcond_i3_fu_1008_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24) & (done_reg_442 == 1'd1)))) begin
        r_coeffs_ce0 = 1'b1;
    end else begin
        r_coeffs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        r_coeffs_d0 = tmp_330_fu_1616_p2;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        r_coeffs_d0 = b_coeffs_q0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        r_coeffs_d0 = tmp_105_i_fu_1074_p2;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        r_coeffs_d0 = tmp_110_i_fu_1065_p3;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        r_coeffs_d0 = tmp_364_i2_fu_887_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        r_coeffs_d0 = 16'd0;
    end else begin
        r_coeffs_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        r_coeffs_we0 = mask_fu_1626_p2;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state26) | ((exitcond8_fu_596_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        r_coeffs_we0 = 2'd3;
    end else begin
        r_coeffs_we0 = 2'd0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond9_fu_579_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (exitcond8_fu_596_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (exitcond7_fu_613_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (exitcond6_fu_639_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (exitcond5_fu_656_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (exitcond_i5_fu_758_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (exitcond_i9_fu_801_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (exitcond4_fu_894_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (exitcond3_fu_923_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & (exitcond_i_fu_957_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((1'b1 == ap_CS_fsm_state24) & (exitcond_i3_fu_1008_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state27 : begin
            if (((1'b1 == ap_CS_fsm_state27) & (exitcond2_fu_1080_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state29 : begin
            if (((1'b1 == ap_CS_fsm_state29) & (exitcond1_fu_1101_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((1'b1 == ap_CS_fsm_state30) & (exitcond_fu_1127_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state46 : begin
            if (((1'b1 == ap_CS_fsm_state46) & (exitcond_i8_fu_1172_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_coeffs_address0 = tmp_215_fu_625_p1;

assign addrCmp2_fu_1247_p2 = ((mem_index_gep2_fu_1241_p2 < 16'd32773) ? 1'b1 : 1'b0);

assign addrCmp_fu_1212_p2 = ((mem_index_gep_fu_1202_p2 < 12'd2747) ? 1'b1 : 1'b0);

assign adjSize309_cast_cast_fu_1198_p1 = adjSize_fu_1188_p4;

assign adjSize311_cast_fu_1237_p1 = adjSize_fu_1188_p4;

assign adjSize_fu_1188_p4 = {{i_i7_reg_564[10:1]}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign b_assign_2_cast_fu_1154_p3 = ((tmp_275_fu_1150_p1[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign degf_3_fu_849_p2 = (tmp_223_fu_843_p2 ^ degf_reg_395);

assign degf_4_fu_1042_p2 = (degf_3_reg_1780 - tmp_67_reg_1733);

assign degg_2_fu_855_p2 = (tmp_223_fu_843_p2 ^ degg_reg_430);

assign end_pos_fu_1298_p2 = (start_pos_fu_1290_p3 | 4'd7);

assign exitcond1_fu_1101_p2 = ((i_7_reg_541 == 4'd10) ? 1'b1 : 1'b0);

assign exitcond2_fu_1080_p2 = ((i_6_reg_520 == 10'd677) ? 1'b1 : 1'b0);

assign exitcond3_fu_923_p2 = ((i_5_reg_487 == 10'd677) ? 1'b1 : 1'b0);

assign exitcond4_fu_894_p2 = ((i_4_reg_476 == 10'd677) ? 1'b1 : 1'b0);

assign exitcond5_fu_656_p2 = ((j_reg_419 == 11'd1351) ? 1'b1 : 1'b0);

assign exitcond6_fu_639_p2 = ((i_3_reg_384 == 10'd677) ? 1'b1 : 1'b0);

assign exitcond7_fu_613_p2 = ((i_2_reg_373 == 10'd677) ? 1'b1 : 1'b0);

assign exitcond8_fu_596_p2 = ((i_1_reg_362 == 10'd677) ? 1'b1 : 1'b0);

assign exitcond9_fu_579_p2 = ((i_reg_351 == 10'd677) ? 1'b1 : 1'b0);

assign exitcond_fu_1127_p2 = ((j_1_reg_552 == 10'd677) ? 1'b1 : 1'b0);

assign exitcond_i3_fu_1008_p2 = ((i_i2_reg_509 == 10'd677) ? 1'b1 : 1'b0);

assign exitcond_i5_fu_758_p2 = ((i_i4_reg_454 == 10'd677) ? 1'b1 : 1'b0);

assign exitcond_i8_fu_1172_p2 = ((i_i7_reg_564 == 11'd1354) ? 1'b1 : 1'b0);

assign exitcond_i9_fu_801_p2 = ((i_i8_reg_465 == 10'd677) ? 1'b1 : 1'b0);

assign exitcond_i_fu_957_p2 = ((i_i_reg_498 == 10'd677) ? 1'b1 : 1'b0);

assign gepindex2335_cast_fu_1271_p1 = gepindex4_fu_1263_p3;

assign gepindex2_cast_fu_1232_p1 = gepindex2_fu_1224_p3;

assign gepindex2_fu_1224_p3 = ((addrCmp_fu_1212_p2[0:0] === 1'b1) ? gepindex_fu_1218_p2 : 10'd676);

assign gepindex333_cast_fu_1253_p4 = {{i_i7_reg_564[10:1]}};

assign gepindex4_fu_1263_p3 = ((addrCmp2_fu_1247_p2[0:0] === 1'b1) ? gepindex333_cast_fu_1253_p4 : 10'd676);

assign gepindex_fu_1218_p2 = ($signed(10'd1002) + $signed(tmp_278_fu_1208_p1));

assign grp_fu_1144_p0 = (tmp_335_cast_reg_1939 + j_1_cast_fu_1123_p1);

assign grp_fu_575_p2 = ((grp_fu_575_p0 > grp_fu_575_p1) ? 1'b1 : 1'b0);

assign i_20_fu_764_p2 = (i_i4_reg_454 + 10'd1);

assign i_21_fu_807_p2 = (i_i8_reg_465 + 10'd1);

assign i_22_fu_900_p2 = (i_4_reg_476 + 10'd1);

assign i_23_fu_1178_p2 = (i_i7_reg_564 + 11'd1);

assign i_24_fu_929_p2 = (i_5_reg_487 + 10'd1);

assign i_25_fu_590_p2 = (i_reg_351 + 10'd1);

assign i_26_fu_602_p2 = (i_1_reg_362 + 10'd1);

assign i_27_fu_619_p2 = (i_2_reg_373 + 10'd1);

assign i_28_fu_645_p2 = (i_3_reg_384 + 10'd1);

assign i_29_fu_1086_p2 = (i_6_reg_520 + 10'd1);

assign i_30_fu_1107_p2 = (i_7_reg_541 + 4'd1);

assign i_31_fu_979_p2 = (i_i_reg_498 + 10'd1);

assign i_32_fu_1036_p2 = (i_i2_reg_509 + 10'd1);

assign i_7_cast_fu_1097_p1 = i_7_reg_541;

assign j_1_cast_fu_1123_p1 = j_1_reg_552;

assign j_7_fu_662_p2 = (j_reg_419 + 11'd1);

assign j_8_fu_1133_p2 = (j_1_reg_552 + 10'd1);

assign k_6_cast_cast_fu_700_p1 = $signed(k_6_fu_694_p2);

assign k_6_fu_694_p2 = (k_cast_fu_668_p1 - tmp_315_cast_cast_fu_686_p3);

assign k_7_fu_1046_p2 = (s_assign_cast_reg_1723 + k_reg_407);

assign k_cast_fu_668_p1 = k_reg_407;

assign mask_fu_1626_p2 = 2'd1 << tmp_331_fu_1623_p1;

assign mem_index_gep2_fu_1241_p2 = (16'd32096 + adjSize311_cast_fu_1237_p1);

assign mem_index_gep_fu_1202_p2 = ($signed(12'd2070) + $signed(adjSize309_cast_cast_fu_1198_p1));

assign p_demorgan_fu_1610_p2 = (tmp_329_fu_1604_p2 & tmp_328_fu_1598_p2);

assign s_assign_cast_fu_708_p1 = done_reg_442;

assign start_pos_fu_1290_p3 = {{tmp_277_reg_1975}, {3'd0}};

assign swap_fu_744_p2 = (tmp_274_fu_726_p3 & tmp21_fu_738_p2);

assign t_2_fu_875_p2 = (tmp_i3_cast_reg_1738 & tmp_362_i2_fu_869_p2);

assign t_fu_782_p2 = (tmp_i3_cast_reg_1738 & tmp_362_i_fu_776_p2);

assign tmp21_fu_738_p2 = (tmp_273_fu_704_p1 & done_reg_442);

assign tmp22_fu_825_p2 = (tmp_274_reg_1728 & done_reg_442);

assign tmp_105_i_fu_1074_p2 = (tmp_i_69_reg_1875 & r_coeffs_q0);

assign tmp_106_i_fu_1014_p2 = ($signed(10'd676) - $signed(i_i2_reg_509));

assign tmp_107_i_fu_1020_p1 = tmp_106_i_fu_1014_p2;

assign tmp_108_i_fu_1025_p2 = ($signed(10'd677) - $signed(i_i2_reg_509));

assign tmp_109_i_fu_1031_p1 = tmp_108_i_fu_1025_p2;

assign tmp_110_i_fu_1065_p3 = ((done_reg_442[0:0] === 1'b1) ? r_coeffs_q0 : r_coeffs_q0);

assign tmp_111_i_fu_1001_p2 = (tmp_i_69_fu_994_p3 & f_coeffs_q0);

assign tmp_112_i_fu_963_p1 = i_i_reg_498;

assign tmp_113_i_fu_968_p2 = ($signed(i_i_reg_498) + $signed(10'd1023));

assign tmp_114_i_fu_974_p1 = tmp_113_i_fu_968_p2;

assign tmp_115_i_fu_985_p3 = ((done_reg_442[0:0] === 1'b1) ? f_coeffs_q0 : f_coeffs_q0);

assign tmp_215_fu_625_p1 = i_2_reg_373;

assign tmp_216_fu_651_p1 = i_3_reg_384;

assign tmp_217_fu_672_p2 = (11'd676 - k_reg_407);

assign tmp_218_fu_720_p2 = (tmp_318_cast_fu_712_p1 - tmp_319_cast_fu_716_p1);

assign tmp_219_fu_1092_p1 = i_6_reg_520;

assign tmp_220_fu_1113_p2 = 10'd1 << i_7_cast_fu_1097_p1;

assign tmp_221_fu_819_p2 = (degg_reg_430 ^ degf_reg_395);

assign tmp_222_fu_830_p2 = (tmp_273_reg_1718 & tmp22_fu_825_p2);

assign tmp_223_fu_843_p2 = (tmp_325_cast_fu_835_p3 & tmp_221_fu_819_p2);

assign tmp_224_fu_861_p3 = ((done_reg_442[0:0] === 1'b1) ? 16'd65535 : 16'd0);

assign tmp_227_fu_1162_p1 = grp_fu_1144_p2;

assign tmp_228_fu_1167_p1 = j_1_reg_552;

assign tmp_229_fu_906_p1 = i_4_reg_476;

assign tmp_231_fu_912_p2 = (tmp_230_reg_1819 & tmp_224_reg_1790);

assign tmp_232_fu_916_p2 = (tmp_231_fu_912_p2 ^ f_coeffs_q0);

assign tmp_233_fu_935_p1 = i_5_reg_487;

assign tmp_235_fu_947_p2 = (tmp_234_fu_1637_p2 & tmp_224_reg_1790);

assign tmp_236_fu_951_p2 = (tmp_235_fu_947_p2 ^ b_coeffs_q0);

assign tmp_237_fu_1051_p2 = (16'd0 - degf_4_fu_1042_p2);

assign tmp_271_fu_630_p1 = a_coeffs_q0[0:0];

assign tmp_272_fu_678_p3 = tmp_217_fu_672_p2[32'd10];

assign tmp_273_fu_704_p0 = f_coeffs_q0;

assign tmp_273_fu_704_p1 = tmp_273_fu_704_p0[0:0];

assign tmp_274_fu_726_p3 = tmp_218_fu_720_p2[32'd15];

assign tmp_275_fu_1150_p1 = k_1_reg_531[0:0];

assign tmp_276_fu_1276_p4 = {{k_1_reg_531[29:1]}};

assign tmp_277_fu_1184_p1 = i_i7_reg_564[0:0];

assign tmp_278_fu_1208_p1 = mem_index_gep_fu_1202_p2[9:0];

assign tmp_280_fu_1305_p1 = start_pos_fu_1290_p3;

assign tmp_281_fu_1309_p1 = end_pos_fu_1298_p2;

integer ap_tvar_int_0;

always @ (f_coeffs_q0) begin
    for (ap_tvar_int_0 = 16 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 15 - 0) begin
            tmp_282_fu_1313_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_282_fu_1313_p4[ap_tvar_int_0] = f_coeffs_q0[15 - ap_tvar_int_0];
        end
    end
end

assign tmp_283_fu_1323_p2 = (tmp_280_fu_1305_p1 - tmp_281_fu_1309_p1);

assign tmp_284_fu_1329_p2 = (tmp_280_fu_1305_p1 ^ 5'd15);

assign tmp_285_fu_1335_p2 = (tmp_281_fu_1309_p1 - tmp_280_fu_1305_p1);

assign tmp_286_fu_1341_p3 = ((grp_fu_575_p2[0:0] === 1'b1) ? tmp_283_fu_1323_p2 : tmp_285_fu_1335_p2);

assign tmp_287_fu_1349_p3 = ((grp_fu_575_p2[0:0] === 1'b1) ? tmp_282_fu_1313_p4 : f_coeffs_q0);

assign tmp_288_fu_1357_p3 = ((grp_fu_575_p2[0:0] === 1'b1) ? tmp_284_fu_1329_p2 : tmp_280_fu_1305_p1);

assign tmp_289_fu_1365_p2 = (5'd15 - tmp_286_fu_1341_p3);

assign tmp_290_fu_1371_p1 = tmp_288_fu_1357_p3;

assign tmp_291_fu_1483_p1 = tmp_289_reg_2008;

assign tmp_292_fu_1375_p2 = tmp_287_fu_1349_p3 >> tmp_290_fu_1371_p1;

assign tmp_293_fu_1486_p2 = 16'd65535 >> tmp_291_fu_1483_p1;

assign tmp_294_fu_1492_p2 = (tmp_293_fu_1486_p2 & tmp_292_reg_2013);

assign tmp_295_fu_1497_p1 = tmp_294_fu_1492_p2[7:0];

assign tmp_296_fu_1381_p2 = ((start_pos_fu_1290_p3 > end_pos_fu_1298_p2) ? 1'b1 : 1'b0);

assign tmp_297_fu_1387_p1 = start_pos_fu_1290_p3;

assign tmp_298_fu_1391_p1 = end_pos_fu_1298_p2;

integer ap_tvar_int_1;

always @ (r_coeffs_q0) begin
    for (ap_tvar_int_1 = 16 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 15 - 0) begin
            tmp_299_fu_1395_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_299_fu_1395_p4[ap_tvar_int_1] = r_coeffs_q0[15 - ap_tvar_int_1];
        end
    end
end

assign tmp_300_fu_1405_p2 = (tmp_297_fu_1387_p1 - tmp_298_fu_1391_p1);

assign tmp_301_fu_1411_p2 = (tmp_297_fu_1387_p1 ^ 5'd15);

assign tmp_302_fu_1417_p2 = (tmp_298_fu_1391_p1 - tmp_297_fu_1387_p1);

assign tmp_303_fu_1423_p3 = ((tmp_296_fu_1381_p2[0:0] === 1'b1) ? tmp_300_fu_1405_p2 : tmp_302_fu_1417_p2);

assign tmp_304_fu_1431_p3 = ((tmp_296_fu_1381_p2[0:0] === 1'b1) ? tmp_299_fu_1395_p4 : r_coeffs_q0);

assign tmp_305_fu_1439_p3 = ((tmp_296_fu_1381_p2[0:0] === 1'b1) ? tmp_301_fu_1411_p2 : tmp_297_fu_1387_p1);

assign tmp_306_fu_1447_p2 = (5'd15 - tmp_303_fu_1423_p3);

assign tmp_307_fu_1453_p1 = tmp_305_fu_1439_p3;

assign tmp_308_cast_fu_634_p1 = tmp_271_fu_630_p1;

assign tmp_308_fu_1457_p1 = tmp_306_fu_1447_p2;

assign tmp_309_fu_1461_p2 = tmp_304_fu_1431_p3 >> tmp_307_fu_1453_p1;

assign tmp_310_fu_1467_p2 = 16'd65535 >> tmp_308_fu_1457_p1;

assign tmp_311_fu_1473_p2 = (tmp_310_fu_1467_p2 & tmp_309_fu_1461_p2);

assign tmp_312_fu_1479_p1 = tmp_311_fu_1473_p2[7:0];

assign tmp_314_fu_1516_p1 = start_pos_reg_1996;

assign tmp_315_cast_cast_fu_686_p3 = ((tmp_272_fu_678_p3[0:0] === 1'b1) ? 12'd677 : 12'd0);

assign tmp_315_fu_1519_p1 = end_pos_reg_2002;

assign tmp_316_fu_1522_p1 = tmp_386_i_fu_1511_p2;

assign tmp_317_fu_1526_p2 = (tmp_314_fu_1516_p1 ^ 5'd15);

assign tmp_318_cast_fu_712_p1 = degf_reg_395;

assign tmp_318_fu_1532_p3 = ((grp_fu_575_p2[0:0] === 1'b1) ? tmp_314_fu_1516_p1 : tmp_315_fu_1519_p1);

assign tmp_319_cast_fu_716_p1 = degg_reg_430;

assign tmp_319_fu_1540_p3 = ((grp_fu_575_p2[0:0] === 1'b1) ? tmp_315_fu_1519_p1 : tmp_314_fu_1516_p1);

assign tmp_320_fu_1548_p3 = ((grp_fu_575_p2[0:0] === 1'b1) ? tmp_317_fu_1526_p2 : tmp_314_fu_1516_p1);

assign tmp_321_fu_1556_p2 = (tmp_318_fu_1532_p3 ^ 5'd15);

assign tmp_322_fu_1562_p1 = tmp_320_fu_1548_p3;

assign tmp_323_fu_1566_p1 = tmp_319_fu_1540_p3;

assign tmp_324_fu_1570_p1 = tmp_321_fu_1556_p2;

assign tmp_325_cast_fu_835_p3 = ((tmp_222_fu_830_p2[0:0] === 1'b1) ? 16'd65535 : 16'd0);

assign tmp_325_fu_1574_p2 = tmp_316_fu_1522_p1 << tmp_322_fu_1562_p1;

integer ap_tvar_int_2;

always @ (tmp_325_fu_1574_p2) begin
    for (ap_tvar_int_2 = 16 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 15 - 0) begin
            tmp_326_fu_1580_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_326_fu_1580_p4[ap_tvar_int_2] = tmp_325_fu_1574_p2[15 - ap_tvar_int_2];
        end
    end
end

assign tmp_327_fu_1590_p3 = ((grp_fu_575_p2[0:0] === 1'b1) ? tmp_326_fu_1580_p4 : tmp_325_fu_1574_p2);

assign tmp_328_fu_1598_p2 = 16'd65535 << tmp_323_fu_1566_p1;

assign tmp_329_fu_1604_p2 = 16'd65535 >> tmp_324_fu_1570_p1;

assign tmp_330_fu_1616_p2 = (tmp_327_fu_1590_p3 & p_demorgan_fu_1610_p2);

assign tmp_331_fu_1623_p1 = tmp_277_reg_1975;

assign tmp_335_cast_fu_1119_p1 = tmp_220_fu_1113_p2;

assign tmp_361_i2_fu_813_p1 = i_i8_reg_465;

assign tmp_361_i_fu_770_p1 = i_i4_reg_454;

assign tmp_362_i2_fu_869_p2 = (r_coeffs_q0 ^ b_coeffs_q0);

assign tmp_362_i_fu_776_p2 = (g_coeffs_q0 ^ f_coeffs_q0);

assign tmp_363_i2_fu_880_p2 = (t_2_fu_875_p2 ^ b_coeffs_q0);

assign tmp_363_i_fu_787_p2 = (t_fu_782_p2 ^ f_coeffs_q0);

assign tmp_364_i2_fu_887_p2 = (t_2_fu_875_p2 ^ r_coeffs_q0);

assign tmp_364_i_fu_794_p2 = (t_fu_782_p2 ^ g_coeffs_q0);

assign tmp_37_fu_1286_p1 = $signed(tmp_276_fu_1276_p4);

assign tmp_386_i_fu_1511_p2 = (tmp_i2_fu_1506_p2 ^ tmp_312_reg_2018);

assign tmp_67_fu_734_p1 = done_reg_442;

assign tmp_fu_585_p1 = i_reg_351;

assign tmp_i2_fu_1506_p2 = (tmp_i9_fu_1501_p2 & b_assign_2_cast_reg_1957);

assign tmp_i3_cast_fu_750_p3 = ((swap_fu_744_p2[0:0] === 1'b1) ? 16'd65535 : 16'd0);

assign tmp_i9_fu_1501_p2 = (tmp_312_reg_2018 ^ tmp_295_fu_1497_p1);

assign tmp_i_69_fu_994_p3 = ((tmp_i_reg_1842[0:0] === 1'b1) ? 16'd65535 : 16'd0);

assign tmp_i_fu_941_p2 = (done_reg_442 ^ 1'd1);

assign tmp_s_fu_608_p1 = i_1_reg_362;

always @ (posedge ap_clk) begin
    tmp_215_reg_1666[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    s_assign_cast_reg_1723[10:1] <= 10'b0000000000;
    tmp_67_reg_1733[15:1] <= 15'b000000000000000;
    tmp_219_reg_1921[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    tmp_335_cast_reg_1939[10] <= 1'b0;
    start_pos_reg_1996[2:0] <= 3'b000;
    end_pos_reg_2002[2:0] <= 3'b111;
    tmp_289_reg_2008[0] <= 1'b0;
end

endmodule //poly_R2_inv
