-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rocev2_top_handle_read_requests_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rx_readRequestFifo_dout : IN STD_LOGIC_VECTOR (144 downto 0);
    rx_readRequestFifo_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    rx_readRequestFifo_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    rx_readRequestFifo_empty_n : IN STD_LOGIC;
    rx_readRequestFifo_read : OUT STD_LOGIC;
    rx_remoteMemCmd_din : OUT STD_LOGIC_VECTOR (122 downto 0);
    rx_remoteMemCmd_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
    rx_remoteMemCmd_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
    rx_remoteMemCmd_full_n : IN STD_LOGIC;
    rx_remoteMemCmd_write : OUT STD_LOGIC;
    rx_readEvenFifo_din : OUT STD_LOGIC_VECTOR (150 downto 0);
    rx_readEvenFifo_num_data_valid : IN STD_LOGIC_VECTOR (9 downto 0);
    rx_readEvenFifo_fifo_cap : IN STD_LOGIC_VECTOR (9 downto 0);
    rx_readEvenFifo_full_n : IN STD_LOGIC;
    rx_readEvenFifo_write : OUT STD_LOGIC );
end;


architecture behav of rocev2_top_handle_read_requests_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_1000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001000000000000";
    constant ap_const_lv32_64 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100100";
    constant ap_const_lv32_FFFFF000 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111000000000000";
    constant ap_const_lv64_1000 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000001000000000000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv161_lc_13 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv119_10 : STD_LOGIC_VECTOR (118 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv72_0 : STD_LOGIC_VECTOR (71 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv184_lc_13 : STD_LOGIC_VECTOR (183 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv150_lc_13 : STD_LOGIC_VECTOR (149 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv161_lc_14 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv119_D : STD_LOGIC_VECTOR (118 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv104_0 : STD_LOGIC_VECTOR (103 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv184_lc_14 : STD_LOGIC_VECTOR (183 downto 0) := "0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv150_lc_15 : STD_LOGIC_VECTOR (149 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv24_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000001";
    constant ap_const_lv161_lc_16 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv119_F : STD_LOGIC_VECTOR (118 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv184_lc_16 : STD_LOGIC_VECTOR (183 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv150_lc_16 : STD_LOGIC_VECTOR (149 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv161_lc_17 : STD_LOGIC_VECTOR (160 downto 0) := "00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv119_E : STD_LOGIC_VECTOR (118 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv184_lc_17 : STD_LOGIC_VECTOR (183 downto 0) := "0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv150_lc_18 : STD_LOGIC_VECTOR (149 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal hrr_fsmState_load_load_fu_186_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_nbreadreq_fu_158_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op8_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal hrr_fsmState_load_reg_892 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_896 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_1_reg_924 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op56_write_state2 : BOOLEAN;
    signal ap_predicate_op64_write_state2 : BOOLEAN;
    signal ap_predicate_op73_write_state2 : BOOLEAN;
    signal ap_predicate_op81_write_state2 : BOOLEAN;
    signal icmp_ln1035_reg_944 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op96_write_state2 : BOOLEAN;
    signal ap_predicate_op104_write_state2 : BOOLEAN;
    signal ap_predicate_op113_write_state2 : BOOLEAN;
    signal ap_predicate_op121_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal hrr_fsmState : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal readLength_V : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal dmaPsn_V : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal request_qpn_V : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal request_host_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal readAddr_V : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal rx_readRequestFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal rx_remoteMemCmd_blk_n : STD_LOGIC;
    signal rx_readEvenFifo_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln978_fu_194_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln978_reg_900 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln978_4_reg_906 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_171_reg_913 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln978_6_fu_216_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln978_6_reg_919 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln1035_1_fu_248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln981_fu_254_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln981_reg_928 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_82_reg_934 : STD_LOGIC_VECTOR (76 downto 0);
    signal tmp_85_reg_939 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1035_fu_308_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1009_fu_314_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln1009_reg_948 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln186_fu_278_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln841_fu_324_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln186_17_fu_585_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln840_10_fu_880_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln840_fu_868_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln186_16_fu_290_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln990_fu_397_p1 : STD_LOGIC_VECTOR (122 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln981_fu_521_p1 : STD_LOGIC_VECTOR (122 downto 0);
    signal zext_ln1009_fu_673_p1 : STD_LOGIC_VECTOR (122 downto 0);
    signal zext_ln1000_fu_802_p1 : STD_LOGIC_VECTOR (122 downto 0);
    signal zext_ln991_fu_459_p1 : STD_LOGIC_VECTOR (150 downto 0);
    signal zext_ln982_fu_580_p1 : STD_LOGIC_VECTOR (150 downto 0);
    signal zext_ln1010_fu_737_p1 : STD_LOGIC_VECTOR (150 downto 0);
    signal zext_ln1001_fu_863_p1 : STD_LOGIC_VECTOR (150 downto 0);
    signal tmp_303_i_fu_226_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln990_2_fu_340_p7 : STD_LOGIC_VECTOR (160 downto 0);
    signal or_ln990_fu_353_p2 : STD_LOGIC_VECTOR (160 downto 0);
    signal tmp_84_fu_369_p4 : STD_LOGIC_VECTOR (96 downto 0);
    signal tmp_83_fu_359_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln990_8_fu_379_p5 : STD_LOGIC_VECTOR (118 downto 0);
    signal or_ln990_1_fu_391_p2 : STD_LOGIC_VECTOR (118 downto 0);
    signal or_ln991_1_fu_402_p7 : STD_LOGIC_VECTOR (183 downto 0);
    signal or_ln991_fu_415_p2 : STD_LOGIC_VECTOR (183 downto 0);
    signal tmp_87_fu_431_p4 : STD_LOGIC_VECTOR (119 downto 0);
    signal tmp_86_fu_421_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal or_ln991_7_fu_441_p5 : STD_LOGIC_VECTOR (149 downto 0);
    signal or_ln991_2_fu_453_p2 : STD_LOGIC_VECTOR (149 downto 0);
    signal or_ln981_1_fu_464_p7 : STD_LOGIC_VECTOR (160 downto 0);
    signal or_ln981_fu_477_p2 : STD_LOGIC_VECTOR (160 downto 0);
    signal tmp_79_fu_493_p4 : STD_LOGIC_VECTOR (96 downto 0);
    signal tmp_78_fu_483_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln981_7_fu_503_p5 : STD_LOGIC_VECTOR (118 downto 0);
    signal or_ln981_2_fu_515_p2 : STD_LOGIC_VECTOR (118 downto 0);
    signal or_ln2_fu_526_p5 : STD_LOGIC_VECTOR (183 downto 0);
    signal or_ln982_fu_536_p2 : STD_LOGIC_VECTOR (183 downto 0);
    signal tmp_81_fu_552_p4 : STD_LOGIC_VECTOR (119 downto 0);
    signal tmp_80_fu_542_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal or_ln982_6_fu_562_p5 : STD_LOGIC_VECTOR (149 downto 0);
    signal or_ln982_1_fu_574_p2 : STD_LOGIC_VECTOR (149 downto 0);
    signal trunc_ln1000_fu_608_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln1009_2_fu_612_p8 : STD_LOGIC_VECTOR (160 downto 0);
    signal or_ln1009_fu_629_p2 : STD_LOGIC_VECTOR (160 downto 0);
    signal tmp_75_fu_645_p4 : STD_LOGIC_VECTOR (96 downto 0);
    signal tmp_74_fu_635_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln1009_8_fu_655_p5 : STD_LOGIC_VECTOR (118 downto 0);
    signal or_ln1009_1_fu_667_p2 : STD_LOGIC_VECTOR (118 downto 0);
    signal or_ln1010_1_fu_678_p7 : STD_LOGIC_VECTOR (183 downto 0);
    signal or_ln1010_fu_693_p2 : STD_LOGIC_VECTOR (183 downto 0);
    signal tmp_77_fu_709_p4 : STD_LOGIC_VECTOR (119 downto 0);
    signal tmp_76_fu_699_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal or_ln1010_7_fu_719_p5 : STD_LOGIC_VECTOR (149 downto 0);
    signal or_ln1010_2_fu_731_p2 : STD_LOGIC_VECTOR (149 downto 0);
    signal or_ln1000_1_fu_742_p7 : STD_LOGIC_VECTOR (160 downto 0);
    signal or_ln1000_fu_758_p2 : STD_LOGIC_VECTOR (160 downto 0);
    signal tmp_fu_774_p4 : STD_LOGIC_VECTOR (96 downto 0);
    signal tmp_72_fu_764_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln1000_7_fu_784_p5 : STD_LOGIC_VECTOR (118 downto 0);
    signal or_ln1000_2_fu_796_p2 : STD_LOGIC_VECTOR (118 downto 0);
    signal or_ln_fu_807_p5 : STD_LOGIC_VECTOR (183 downto 0);
    signal or_ln1001_fu_819_p2 : STD_LOGIC_VECTOR (183 downto 0);
    signal tmp_s_fu_835_p4 : STD_LOGIC_VECTOR (119 downto 0);
    signal tmp_73_fu_825_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal or_ln1001_6_fu_845_p5 : STD_LOGIC_VECTOR (149 downto 0);
    signal or_ln1001_1_fu_857_p2 : STD_LOGIC_VECTOR (149 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_83 : BOOLEAN;
    signal ap_condition_207 : BOOLEAN;
    signal ap_condition_194 : BOOLEAN;
    signal ap_condition_192 : BOOLEAN;
    signal ap_condition_702 : BOOLEAN;
    signal ap_condition_706 : BOOLEAN;
    signal ap_condition_229 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    dmaPsn_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_207)) then
                if (((icmp_ln1035_reg_944 = ap_const_lv1_1) and (hrr_fsmState_load_reg_892 = ap_const_lv1_1))) then 
                    dmaPsn_V <= add_ln840_10_fu_880_p2;
                elsif ((ap_const_boolean_1 = ap_condition_83)) then 
                    dmaPsn_V <= add_ln186_17_fu_585_p2;
                end if;
            end if; 
        end if;
    end process;

    hrr_fsmState_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_192)) then
                if (((hrr_fsmState_load_load_fu_186_p1 = ap_const_lv1_1) and (icmp_ln1035_fu_308_p2 = ap_const_lv1_0))) then 
                    hrr_fsmState <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_194)) then 
                    hrr_fsmState <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    readAddr_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_706)) then 
                    readAddr_V <= add_ln186_16_fu_290_p2;
                elsif ((ap_const_boolean_1 = ap_condition_702)) then 
                    readAddr_V <= add_ln840_fu_868_p2;
                end if;
            end if; 
        end if;
    end process;

    readLength_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_192)) then
                if (((hrr_fsmState_load_load_fu_186_p1 = ap_const_lv1_1) and (icmp_ln1035_fu_308_p2 = ap_const_lv1_1))) then 
                    readLength_V <= add_ln841_fu_324_p2;
                elsif ((ap_const_boolean_1 = ap_condition_194)) then 
                    readLength_V <= add_ln186_fu_278_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                hrr_fsmState_load_reg_892 <= hrr_fsmState;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (hrr_fsmState = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1035_1_reg_924 <= icmp_ln1035_1_fu_248_p2;
                tmp_171_reg_913 <= rx_readRequestFifo_dout(144 downto 144);
                trunc_ln978_4_reg_906 <= rx_readRequestFifo_dout(143 downto 120);
                trunc_ln978_6_reg_919 <= rx_readRequestFifo_dout(87 downto 24);
                trunc_ln978_reg_900 <= trunc_ln978_fu_194_p1;
                trunc_ln981_reg_928 <= trunc_ln981_fu_254_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((hrr_fsmState_load_load_fu_186_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln1035_reg_944 <= icmp_ln1035_fu_308_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (hrr_fsmState = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                request_host_V <= rx_readRequestFifo_dout(144 downto 144);
                request_qpn_V <= trunc_ln978_fu_194_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (hrr_fsmState = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1035_1_fu_248_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_82_reg_934 <= rx_readRequestFifo_dout(100 downto 24);
                tmp_85_reg_939 <= rx_readRequestFifo_dout(100 downto 88);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((hrr_fsmState = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_reg_896 <= tmp_i_nbreadreq_fu_158_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((hrr_fsmState_load_load_fu_186_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1035_fu_308_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                trunc_ln1009_reg_948 <= trunc_ln1009_fu_314_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln186_16_fu_290_p2 <= std_logic_vector(unsigned(trunc_ln978_6_fu_216_p4) + unsigned(ap_const_lv64_1000));
    add_ln186_17_fu_585_p2 <= std_logic_vector(unsigned(trunc_ln978_4_reg_906) + unsigned(ap_const_lv24_1));
    add_ln186_fu_278_p2 <= std_logic_vector(unsigned(tmp_303_i_fu_226_p4) + unsigned(ap_const_lv32_FFFFF000));
    add_ln840_10_fu_880_p2 <= std_logic_vector(unsigned(dmaPsn_V) + unsigned(ap_const_lv24_1));
    add_ln840_fu_868_p2 <= std_logic_vector(unsigned(readAddr_V) + unsigned(ap_const_lv64_1000));
    add_ln841_fu_324_p2 <= std_logic_vector(unsigned(readLength_V) + unsigned(ap_const_lv32_FFFFF000));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, rx_readRequestFifo_empty_n, ap_predicate_op8_read_state1, ap_done_reg, rx_remoteMemCmd_full_n, ap_predicate_op56_write_state2, rx_readEvenFifo_full_n, ap_predicate_op64_write_state2, ap_predicate_op73_write_state2, ap_predicate_op81_write_state2, ap_predicate_op96_write_state2, ap_predicate_op104_write_state2, ap_predicate_op113_write_state2, ap_predicate_op121_write_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op8_read_state1 = ap_const_boolean_1) and (rx_readRequestFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op96_write_state2 = ap_const_boolean_1) and (rx_remoteMemCmd_full_n = ap_const_logic_0)) or ((ap_predicate_op81_write_state2 = ap_const_boolean_1) and (rx_readEvenFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op73_write_state2 = ap_const_boolean_1) and (rx_remoteMemCmd_full_n = ap_const_logic_0)) or ((ap_predicate_op64_write_state2 = ap_const_boolean_1) and (rx_readEvenFifo_full_n = ap_const_logic_0)) or ((rx_readEvenFifo_full_n = ap_const_logic_0) and (ap_predicate_op121_write_state2 = ap_const_boolean_1)) or ((rx_readEvenFifo_full_n = ap_const_logic_0) and (ap_predicate_op104_write_state2 = ap_const_boolean_1)) or ((ap_predicate_op56_write_state2 = ap_const_boolean_1) and (rx_remoteMemCmd_full_n = ap_const_logic_0)) or ((rx_remoteMemCmd_full_n = ap_const_logic_0) and (ap_predicate_op113_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, rx_readRequestFifo_empty_n, ap_predicate_op8_read_state1, ap_done_reg, rx_remoteMemCmd_full_n, ap_predicate_op56_write_state2, rx_readEvenFifo_full_n, ap_predicate_op64_write_state2, ap_predicate_op73_write_state2, ap_predicate_op81_write_state2, ap_predicate_op96_write_state2, ap_predicate_op104_write_state2, ap_predicate_op113_write_state2, ap_predicate_op121_write_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op8_read_state1 = ap_const_boolean_1) and (rx_readRequestFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op96_write_state2 = ap_const_boolean_1) and (rx_remoteMemCmd_full_n = ap_const_logic_0)) or ((ap_predicate_op81_write_state2 = ap_const_boolean_1) and (rx_readEvenFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op73_write_state2 = ap_const_boolean_1) and (rx_remoteMemCmd_full_n = ap_const_logic_0)) or ((ap_predicate_op64_write_state2 = ap_const_boolean_1) and (rx_readEvenFifo_full_n = ap_const_logic_0)) or ((rx_readEvenFifo_full_n = ap_const_logic_0) and (ap_predicate_op121_write_state2 = ap_const_boolean_1)) or ((rx_readEvenFifo_full_n = ap_const_logic_0) and (ap_predicate_op104_write_state2 = ap_const_boolean_1)) or ((ap_predicate_op56_write_state2 = ap_const_boolean_1) and (rx_remoteMemCmd_full_n = ap_const_logic_0)) or ((rx_remoteMemCmd_full_n = ap_const_logic_0) and (ap_predicate_op113_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, rx_readRequestFifo_empty_n, ap_predicate_op8_read_state1, ap_done_reg, rx_remoteMemCmd_full_n, ap_predicate_op56_write_state2, rx_readEvenFifo_full_n, ap_predicate_op64_write_state2, ap_predicate_op73_write_state2, ap_predicate_op81_write_state2, ap_predicate_op96_write_state2, ap_predicate_op104_write_state2, ap_predicate_op113_write_state2, ap_predicate_op121_write_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op8_read_state1 = ap_const_boolean_1) and (rx_readRequestFifo_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op96_write_state2 = ap_const_boolean_1) and (rx_remoteMemCmd_full_n = ap_const_logic_0)) or ((ap_predicate_op81_write_state2 = ap_const_boolean_1) and (rx_readEvenFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op73_write_state2 = ap_const_boolean_1) and (rx_remoteMemCmd_full_n = ap_const_logic_0)) or ((ap_predicate_op64_write_state2 = ap_const_boolean_1) and (rx_readEvenFifo_full_n = ap_const_logic_0)) or ((rx_readEvenFifo_full_n = ap_const_logic_0) and (ap_predicate_op121_write_state2 = ap_const_boolean_1)) or ((rx_readEvenFifo_full_n = ap_const_logic_0) and (ap_predicate_op104_write_state2 = ap_const_boolean_1)) or ((ap_predicate_op56_write_state2 = ap_const_boolean_1) and (rx_remoteMemCmd_full_n = ap_const_logic_0)) or ((rx_remoteMemCmd_full_n = ap_const_logic_0) and (ap_predicate_op113_write_state2 = ap_const_boolean_1)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(rx_readRequestFifo_empty_n, ap_predicate_op8_read_state1, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op8_read_state1 = ap_const_boolean_1) and (rx_readRequestFifo_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(rx_remoteMemCmd_full_n, ap_predicate_op56_write_state2, rx_readEvenFifo_full_n, ap_predicate_op64_write_state2, ap_predicate_op73_write_state2, ap_predicate_op81_write_state2, ap_predicate_op96_write_state2, ap_predicate_op104_write_state2, ap_predicate_op113_write_state2, ap_predicate_op121_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((ap_predicate_op96_write_state2 = ap_const_boolean_1) and (rx_remoteMemCmd_full_n = ap_const_logic_0)) or ((ap_predicate_op81_write_state2 = ap_const_boolean_1) and (rx_readEvenFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op73_write_state2 = ap_const_boolean_1) and (rx_remoteMemCmd_full_n = ap_const_logic_0)) or ((ap_predicate_op64_write_state2 = ap_const_boolean_1) and (rx_readEvenFifo_full_n = ap_const_logic_0)) or ((rx_readEvenFifo_full_n = ap_const_logic_0) and (ap_predicate_op121_write_state2 = ap_const_boolean_1)) or ((rx_readEvenFifo_full_n = ap_const_logic_0) and (ap_predicate_op104_write_state2 = ap_const_boolean_1)) or ((ap_predicate_op56_write_state2 = ap_const_boolean_1) and (rx_remoteMemCmd_full_n = ap_const_logic_0)) or ((rx_remoteMemCmd_full_n = ap_const_logic_0) and (ap_predicate_op113_write_state2 = ap_const_boolean_1)));
    end process;


    ap_condition_192_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_192 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_194_assign_proc : process(tmp_i_nbreadreq_fu_158_p3, hrr_fsmState, icmp_ln1035_1_fu_248_p2)
    begin
                ap_condition_194 <= ((tmp_i_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (hrr_fsmState = ap_const_lv1_0) and (icmp_ln1035_1_fu_248_p2 = ap_const_lv1_1));
    end process;


    ap_condition_207_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_207 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_229_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_229 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001));
    end process;


    ap_condition_702_assign_proc : process(ap_enable_reg_pp0_iter1, hrr_fsmState_load_reg_892, icmp_ln1035_reg_944)
    begin
                ap_condition_702 <= ((icmp_ln1035_reg_944 = ap_const_lv1_1) and (hrr_fsmState_load_reg_892 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_condition_706_assign_proc : process(ap_start, tmp_i_nbreadreq_fu_158_p3, hrr_fsmState, icmp_ln1035_1_fu_248_p2)
    begin
                ap_condition_706 <= ((tmp_i_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (hrr_fsmState = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (icmp_ln1035_1_fu_248_p2 = ap_const_lv1_1));
    end process;


    ap_condition_83_assign_proc : process(hrr_fsmState_load_reg_892, tmp_i_reg_896, icmp_ln1035_1_reg_924)
    begin
                ap_condition_83 <= ((icmp_ln1035_1_reg_924 = ap_const_lv1_1) and (tmp_i_reg_896 = ap_const_lv1_1) and (hrr_fsmState_load_reg_892 = ap_const_lv1_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op104_write_state2_assign_proc : process(hrr_fsmState_load_reg_892, icmp_ln1035_reg_944)
    begin
                ap_predicate_op104_write_state2 <= ((icmp_ln1035_reg_944 = ap_const_lv1_0) and (hrr_fsmState_load_reg_892 = ap_const_lv1_1));
    end process;


    ap_predicate_op113_write_state2_assign_proc : process(hrr_fsmState_load_reg_892, icmp_ln1035_reg_944)
    begin
                ap_predicate_op113_write_state2 <= ((icmp_ln1035_reg_944 = ap_const_lv1_1) and (hrr_fsmState_load_reg_892 = ap_const_lv1_1));
    end process;


    ap_predicate_op121_write_state2_assign_proc : process(hrr_fsmState_load_reg_892, icmp_ln1035_reg_944)
    begin
                ap_predicate_op121_write_state2 <= ((icmp_ln1035_reg_944 = ap_const_lv1_1) and (hrr_fsmState_load_reg_892 = ap_const_lv1_1));
    end process;


    ap_predicate_op56_write_state2_assign_proc : process(hrr_fsmState_load_reg_892, tmp_i_reg_896, icmp_ln1035_1_reg_924)
    begin
                ap_predicate_op56_write_state2 <= ((icmp_ln1035_1_reg_924 = ap_const_lv1_0) and (tmp_i_reg_896 = ap_const_lv1_1) and (hrr_fsmState_load_reg_892 = ap_const_lv1_0));
    end process;


    ap_predicate_op64_write_state2_assign_proc : process(hrr_fsmState_load_reg_892, tmp_i_reg_896, icmp_ln1035_1_reg_924)
    begin
                ap_predicate_op64_write_state2 <= ((icmp_ln1035_1_reg_924 = ap_const_lv1_0) and (tmp_i_reg_896 = ap_const_lv1_1) and (hrr_fsmState_load_reg_892 = ap_const_lv1_0));
    end process;


    ap_predicate_op73_write_state2_assign_proc : process(hrr_fsmState_load_reg_892, tmp_i_reg_896, icmp_ln1035_1_reg_924)
    begin
                ap_predicate_op73_write_state2 <= ((icmp_ln1035_1_reg_924 = ap_const_lv1_1) and (tmp_i_reg_896 = ap_const_lv1_1) and (hrr_fsmState_load_reg_892 = ap_const_lv1_0));
    end process;


    ap_predicate_op81_write_state2_assign_proc : process(hrr_fsmState_load_reg_892, tmp_i_reg_896, icmp_ln1035_1_reg_924)
    begin
                ap_predicate_op81_write_state2 <= ((icmp_ln1035_1_reg_924 = ap_const_lv1_1) and (tmp_i_reg_896 = ap_const_lv1_1) and (hrr_fsmState_load_reg_892 = ap_const_lv1_0));
    end process;


    ap_predicate_op8_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_158_p3, hrr_fsmState)
    begin
                ap_predicate_op8_read_state1 <= ((tmp_i_nbreadreq_fu_158_p3 = ap_const_lv1_1) and (hrr_fsmState = ap_const_lv1_0));
    end process;


    ap_predicate_op96_write_state2_assign_proc : process(hrr_fsmState_load_reg_892, icmp_ln1035_reg_944)
    begin
                ap_predicate_op96_write_state2 <= ((icmp_ln1035_reg_944 = ap_const_lv1_0) and (hrr_fsmState_load_reg_892 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    hrr_fsmState_load_load_fu_186_p1 <= hrr_fsmState;
    icmp_ln1035_1_fu_248_p2 <= "1" when (unsigned(tmp_303_i_fu_226_p4) > unsigned(ap_const_lv32_1000)) else "0";
    icmp_ln1035_fu_308_p2 <= "1" when (unsigned(readLength_V) > unsigned(ap_const_lv32_1000)) else "0";
    or_ln1000_1_fu_742_p7 <= (((((request_host_V & ap_const_lv32_0) & readAddr_V) & ap_const_lv32_0) & trunc_ln1000_fu_608_p1) & ap_const_lv16_0);
    or_ln1000_2_fu_796_p2 <= (or_ln1000_7_fu_784_p5 or ap_const_lv119_E);
    or_ln1000_7_fu_784_p5 <= (((ap_const_lv1_0 & tmp_fu_774_p4) & tmp_72_fu_764_p4) & ap_const_lv5_0);
    or_ln1000_fu_758_p2 <= (or_ln1000_1_fu_742_p7 or ap_const_lv161_lc_17);
    or_ln1001_1_fu_857_p2 <= (or_ln1001_6_fu_845_p5 or ap_const_lv150_lc_18);
    or_ln1001_6_fu_845_p5 <= (((ap_const_lv1_1 & tmp_s_fu_835_p4) & tmp_73_fu_825_p4) & ap_const_lv5_0);
    or_ln1001_fu_819_p2 <= (or_ln_fu_807_p5 or ap_const_lv184_lc_17);
    or_ln1009_1_fu_667_p2 <= (or_ln1009_8_fu_655_p5 or ap_const_lv119_F);
    or_ln1009_2_fu_612_p8 <= ((((((request_host_V & ap_const_lv19_0) & trunc_ln1009_reg_948) & readAddr_V) & ap_const_lv32_0) & trunc_ln1000_fu_608_p1) & ap_const_lv16_0);
    or_ln1009_8_fu_655_p5 <= (((ap_const_lv1_0 & tmp_75_fu_645_p4) & tmp_74_fu_635_p4) & ap_const_lv5_0);
    or_ln1009_fu_629_p2 <= (or_ln1009_2_fu_612_p8 or ap_const_lv161_lc_16);
    or_ln1010_1_fu_678_p7 <= (((((dmaPsn_V & ap_const_lv19_0) & trunc_ln1009_reg_948) & ap_const_lv72_0) & request_qpn_V) & ap_const_lv32_0);
    or_ln1010_2_fu_731_p2 <= (or_ln1010_7_fu_719_p5 or ap_const_lv150_lc_16);
    or_ln1010_7_fu_719_p5 <= (((ap_const_lv1_1 & tmp_77_fu_709_p4) & tmp_76_fu_699_p4) & ap_const_lv5_0);
    or_ln1010_fu_693_p2 <= (or_ln1010_1_fu_678_p7 or ap_const_lv184_lc_16);
    or_ln2_fu_526_p5 <= (((trunc_ln978_4_reg_906 & ap_const_lv104_0) & trunc_ln978_reg_900) & ap_const_lv32_0);
    or_ln981_1_fu_464_p7 <= (((((tmp_171_reg_913 & ap_const_lv32_0) & trunc_ln978_6_reg_919) & ap_const_lv32_0) & trunc_ln981_reg_928) & ap_const_lv16_0);
    or_ln981_2_fu_515_p2 <= (or_ln981_7_fu_503_p5 or ap_const_lv119_D);
    or_ln981_7_fu_503_p5 <= (((ap_const_lv1_0 & tmp_79_fu_493_p4) & tmp_78_fu_483_p4) & ap_const_lv5_0);
    or_ln981_fu_477_p2 <= (or_ln981_1_fu_464_p7 or ap_const_lv161_lc_14);
    or_ln982_1_fu_574_p2 <= (or_ln982_6_fu_562_p5 or ap_const_lv150_lc_15);
    or_ln982_6_fu_562_p5 <= (((ap_const_lv1_1 & tmp_81_fu_552_p4) & tmp_80_fu_542_p4) & ap_const_lv5_0);
    or_ln982_fu_536_p2 <= (or_ln2_fu_526_p5 or ap_const_lv184_lc_14);
    or_ln990_1_fu_391_p2 <= (or_ln990_8_fu_379_p5 or ap_const_lv119_10);
    or_ln990_2_fu_340_p7 <= (((((tmp_171_reg_913 & ap_const_lv19_0) & tmp_82_reg_934) & ap_const_lv32_0) & trunc_ln981_reg_928) & ap_const_lv16_0);
    or_ln990_8_fu_379_p5 <= (((ap_const_lv1_0 & tmp_84_fu_369_p4) & tmp_83_fu_359_p4) & ap_const_lv5_0);
    or_ln990_fu_353_p2 <= (or_ln990_2_fu_340_p7 or ap_const_lv161_lc_13);
    or_ln991_1_fu_402_p7 <= (((((trunc_ln978_4_reg_906 & ap_const_lv19_0) & tmp_85_reg_939) & ap_const_lv72_0) & trunc_ln978_reg_900) & ap_const_lv32_0);
    or_ln991_2_fu_453_p2 <= (or_ln991_7_fu_441_p5 or ap_const_lv150_lc_13);
    or_ln991_7_fu_441_p5 <= (((ap_const_lv1_1 & tmp_87_fu_431_p4) & tmp_86_fu_421_p4) & ap_const_lv5_0);
    or_ln991_fu_415_p2 <= (or_ln991_1_fu_402_p7 or ap_const_lv184_lc_13);
    or_ln_fu_807_p5 <= (((dmaPsn_V & ap_const_lv104_0) & request_qpn_V) & ap_const_lv32_0);

    rx_readEvenFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_readEvenFifo_full_n, ap_predicate_op64_write_state2, ap_predicate_op81_write_state2, ap_predicate_op104_write_state2, ap_predicate_op121_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_predicate_op81_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_predicate_op64_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op121_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op104_write_state2 = ap_const_boolean_1)))) then 
            rx_readEvenFifo_blk_n <= rx_readEvenFifo_full_n;
        else 
            rx_readEvenFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_readEvenFifo_din_assign_proc : process(ap_predicate_op64_write_state2, ap_predicate_op81_write_state2, ap_predicate_op104_write_state2, ap_predicate_op121_write_state2, zext_ln991_fu_459_p1, zext_ln982_fu_580_p1, zext_ln1010_fu_737_p1, zext_ln1001_fu_863_p1, ap_condition_229)
    begin
        if ((ap_const_boolean_1 = ap_condition_229)) then
            if ((ap_predicate_op121_write_state2 = ap_const_boolean_1)) then 
                rx_readEvenFifo_din <= zext_ln1001_fu_863_p1;
            elsif ((ap_predicate_op104_write_state2 = ap_const_boolean_1)) then 
                rx_readEvenFifo_din <= zext_ln1010_fu_737_p1;
            elsif ((ap_predicate_op81_write_state2 = ap_const_boolean_1)) then 
                rx_readEvenFifo_din <= zext_ln982_fu_580_p1;
            elsif ((ap_predicate_op64_write_state2 = ap_const_boolean_1)) then 
                rx_readEvenFifo_din <= zext_ln991_fu_459_p1;
            else 
                rx_readEvenFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            rx_readEvenFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rx_readEvenFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op64_write_state2, ap_predicate_op81_write_state2, ap_predicate_op104_write_state2, ap_predicate_op121_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op81_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op64_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op121_write_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op104_write_state2 = ap_const_boolean_1)))) then 
            rx_readEvenFifo_write <= ap_const_logic_1;
        else 
            rx_readEvenFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_readRequestFifo_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, rx_readRequestFifo_empty_n, ap_predicate_op8_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op8_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rx_readRequestFifo_blk_n <= rx_readRequestFifo_empty_n;
        else 
            rx_readRequestFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_readRequestFifo_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op8_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op8_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rx_readRequestFifo_read <= ap_const_logic_1;
        else 
            rx_readRequestFifo_read <= ap_const_logic_0;
        end if; 
    end process;


    rx_remoteMemCmd_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rx_remoteMemCmd_full_n, ap_predicate_op56_write_state2, ap_predicate_op73_write_state2, ap_predicate_op96_write_state2, ap_predicate_op113_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_predicate_op96_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_predicate_op73_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_predicate_op56_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op113_write_state2 = ap_const_boolean_1)))) then 
            rx_remoteMemCmd_blk_n <= rx_remoteMemCmd_full_n;
        else 
            rx_remoteMemCmd_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_remoteMemCmd_din_assign_proc : process(ap_predicate_op56_write_state2, ap_predicate_op73_write_state2, ap_predicate_op96_write_state2, ap_predicate_op113_write_state2, zext_ln990_fu_397_p1, zext_ln981_fu_521_p1, zext_ln1009_fu_673_p1, zext_ln1000_fu_802_p1, ap_condition_229)
    begin
        if ((ap_const_boolean_1 = ap_condition_229)) then
            if ((ap_predicate_op113_write_state2 = ap_const_boolean_1)) then 
                rx_remoteMemCmd_din <= zext_ln1000_fu_802_p1;
            elsif ((ap_predicate_op96_write_state2 = ap_const_boolean_1)) then 
                rx_remoteMemCmd_din <= zext_ln1009_fu_673_p1;
            elsif ((ap_predicate_op73_write_state2 = ap_const_boolean_1)) then 
                rx_remoteMemCmd_din <= zext_ln981_fu_521_p1;
            elsif ((ap_predicate_op56_write_state2 = ap_const_boolean_1)) then 
                rx_remoteMemCmd_din <= zext_ln990_fu_397_p1;
            else 
                rx_remoteMemCmd_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            rx_remoteMemCmd_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    rx_remoteMemCmd_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op56_write_state2, ap_predicate_op73_write_state2, ap_predicate_op96_write_state2, ap_predicate_op113_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op96_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op73_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op56_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op113_write_state2 = ap_const_boolean_1)))) then 
            rx_remoteMemCmd_write <= ap_const_logic_1;
        else 
            rx_remoteMemCmd_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_303_i_fu_226_p4 <= rx_readRequestFifo_dout(119 downto 88);
    tmp_72_fu_764_p4 <= or_ln1000_fu_758_p2(31 downto 16);
    tmp_73_fu_825_p4 <= or_ln1001_fu_819_p2(55 downto 32);
    tmp_74_fu_635_p4 <= or_ln1009_fu_629_p2(31 downto 16);
    tmp_75_fu_645_p4 <= or_ln1009_fu_629_p2(160 downto 64);
    tmp_76_fu_699_p4 <= or_ln1010_fu_693_p2(55 downto 32);
    tmp_77_fu_709_p4 <= or_ln1010_fu_693_p2(183 downto 64);
    tmp_78_fu_483_p4 <= or_ln981_fu_477_p2(31 downto 16);
    tmp_79_fu_493_p4 <= or_ln981_fu_477_p2(160 downto 64);
    tmp_80_fu_542_p4 <= or_ln982_fu_536_p2(55 downto 32);
    tmp_81_fu_552_p4 <= or_ln982_fu_536_p2(183 downto 64);
    tmp_83_fu_359_p4 <= or_ln990_fu_353_p2(31 downto 16);
    tmp_84_fu_369_p4 <= or_ln990_fu_353_p2(160 downto 64);
    tmp_86_fu_421_p4 <= or_ln991_fu_415_p2(55 downto 32);
    tmp_87_fu_431_p4 <= or_ln991_fu_415_p2(183 downto 64);
    tmp_fu_774_p4 <= or_ln1000_fu_758_p2(160 downto 64);
    tmp_i_nbreadreq_fu_158_p3 <= (0=>(rx_readRequestFifo_empty_n), others=>'-');
    tmp_s_fu_835_p4 <= or_ln1001_fu_819_p2(183 downto 64);
    trunc_ln1000_fu_608_p1 <= request_qpn_V(16 - 1 downto 0);
    trunc_ln1009_fu_314_p1 <= readLength_V(13 - 1 downto 0);
    trunc_ln978_6_fu_216_p4 <= rx_readRequestFifo_dout(87 downto 24);
    trunc_ln978_fu_194_p1 <= rx_readRequestFifo_dout(24 - 1 downto 0);
    trunc_ln981_fu_254_p1 <= rx_readRequestFifo_dout(16 - 1 downto 0);
    zext_ln1000_fu_802_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1000_2_fu_796_p2),123));
    zext_ln1001_fu_863_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1001_1_fu_857_p2),151));
    zext_ln1009_fu_673_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1009_1_fu_667_p2),123));
    zext_ln1010_fu_737_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1010_2_fu_731_p2),151));
    zext_ln981_fu_521_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln981_2_fu_515_p2),123));
    zext_ln982_fu_580_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln982_1_fu_574_p2),151));
    zext_ln990_fu_397_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln990_1_fu_391_p2),123));
    zext_ln991_fu_459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln991_2_fu_453_p2),151));
end behav;
