Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov  5 22:46:57 2019
| Host         : BEASTMODE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file snake_game_timing_summary_routed.rpt -pb snake_game_timing_summary_routed.pb -rpx snake_game_timing_summary_routed.rpx -warn_on_violation
| Design       : snake_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 27 register/latch pins with no clock driven by root clock pin: ps2_clk (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: head_dir_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: head_dir_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: head_dir_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: snake_vga_controller/pixel_clk_gen/counter_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 98 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.055        0.000                      0                  179        0.263        0.000                      0                  179        4.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.055        0.000                      0                  179        0.263        0.000                      0                  179        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 snake_kb_interface/disp_digs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            head_col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.966ns  (logic 3.251ns (36.259%)  route 5.715ns (63.741%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.629     5.150    snake_kb_interface/clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  snake_kb_interface/disp_digs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  snake_kb_interface/disp_digs_reg[6]/Q
                         net (fo=8, routed)           0.972     6.578    snake_kb_interface/disp_digs[6]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.702 f  snake_kb_interface/game_stopped_i_2/O
                         net (fo=13, routed)          0.879     7.581    snake_kb_interface/game_stopped_i_2_n_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I2_O)        0.150     7.731 r  snake_kb_interface/head_dir[2]_i_8/O
                         net (fo=3, routed)           0.471     8.202    snake_kb_interface/head_dir[2]_i_8_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.326     8.528 r  snake_kb_interface/head_dir[2]_i_5/O
                         net (fo=37, routed)          0.722     9.250    snake_kb_interface/head_dir[2]_i_5_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I0_O)        0.116     9.366 r  snake_kb_interface/head_col[6]_i_11/O
                         net (fo=3, routed)           0.606     9.972    snake_kb_interface/head_col[6]_i_11_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.328    10.300 f  snake_kb_interface/head_col[1]_i_2/O
                         net (fo=9, routed)           0.649    10.949    snake_kb_interface/head_col[1]_i_2_n_0
    SLICE_X2Y35          LUT2 (Prop_lut2_I1_O)        0.117    11.066 r  snake_kb_interface/game_over_i_13/O
                         net (fo=2, routed)           0.519    11.585    snake_kb_interface/game_over_i_13_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I3_O)        0.348    11.933 r  snake_kb_interface/game_over_i_7/O
                         net (fo=5, routed)           0.336    12.269    snake_kb_interface/game_over_i_7_n_0
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.124    12.393 r  snake_kb_interface/head_col[3]_i_11/O
                         net (fo=1, routed)           0.000    12.393    snake_kb_interface/head_col[3]_i_11_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.926 r  snake_kb_interface/head_col_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.926    snake_kb_interface/head_col_reg[3]_i_4_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.249 r  snake_kb_interface/head_col_reg[6]_i_7/O[1]
                         net (fo=1, routed)           0.561    13.810    snake_kb_interface/head_col_reg[6]_i_7_n_6
    SLICE_X2Y36          LUT6 (Prop_lut6_I2_O)        0.306    14.116 r  snake_kb_interface/head_col[5]_i_1/O
                         net (fo=1, routed)           0.000    14.116    snake_kb_interface_n_2
    SLICE_X2Y36          FDRE                                         r  head_col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  head_col_reg[5]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y36          FDRE (Setup_fdre_C_D)        0.077    15.171    head_col_reg[5]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                         -14.116    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 snake_kb_interface/disp_digs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            head_col_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.865ns  (logic 3.136ns (35.376%)  route 5.729ns (64.624%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.629     5.150    snake_kb_interface/clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  snake_kb_interface/disp_digs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  snake_kb_interface/disp_digs_reg[6]/Q
                         net (fo=8, routed)           0.972     6.578    snake_kb_interface/disp_digs[6]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.702 f  snake_kb_interface/game_stopped_i_2/O
                         net (fo=13, routed)          0.879     7.581    snake_kb_interface/game_stopped_i_2_n_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I2_O)        0.150     7.731 r  snake_kb_interface/head_dir[2]_i_8/O
                         net (fo=3, routed)           0.471     8.202    snake_kb_interface/head_dir[2]_i_8_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.326     8.528 r  snake_kb_interface/head_dir[2]_i_5/O
                         net (fo=37, routed)          0.722     9.250    snake_kb_interface/head_dir[2]_i_5_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I0_O)        0.116     9.366 r  snake_kb_interface/head_col[6]_i_11/O
                         net (fo=3, routed)           0.606     9.972    snake_kb_interface/head_col[6]_i_11_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.328    10.300 f  snake_kb_interface/head_col[1]_i_2/O
                         net (fo=9, routed)           0.649    10.949    snake_kb_interface/head_col[1]_i_2_n_0
    SLICE_X2Y35          LUT2 (Prop_lut2_I1_O)        0.117    11.066 r  snake_kb_interface/game_over_i_13/O
                         net (fo=2, routed)           0.519    11.585    snake_kb_interface/game_over_i_13_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I3_O)        0.348    11.933 r  snake_kb_interface/game_over_i_7/O
                         net (fo=5, routed)           0.336    12.269    snake_kb_interface/game_over_i_7_n_0
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.124    12.393 r  snake_kb_interface/head_col[3]_i_11/O
                         net (fo=1, routed)           0.000    12.393    snake_kb_interface/head_col[3]_i_11_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.926 r  snake_kb_interface/head_col_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.926    snake_kb_interface/head_col_reg[3]_i_4_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.145 r  snake_kb_interface/head_col_reg[6]_i_7/O[0]
                         net (fo=1, routed)           0.575    13.720    snake_kb_interface/head_col_reg[6]_i_7_n_7
    SLICE_X3Y36          LUT6 (Prop_lut6_I2_O)        0.295    14.015 r  snake_kb_interface/head_col[4]_i_1/O
                         net (fo=1, routed)           0.000    14.015    snake_kb_interface_n_3
    SLICE_X3Y36          FDRE                                         r  head_col_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  head_col_reg[4]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y36          FDRE (Setup_fdre_C_D)        0.031    15.125    head_col_reg[4]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -14.015    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 snake_kb_interface/disp_digs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            head_col_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.750ns  (logic 3.162ns (36.138%)  route 5.588ns (63.862%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.629     5.150    snake_kb_interface/clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  snake_kb_interface/disp_digs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  snake_kb_interface/disp_digs_reg[6]/Q
                         net (fo=8, routed)           0.972     6.578    snake_kb_interface/disp_digs[6]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.702 f  snake_kb_interface/game_stopped_i_2/O
                         net (fo=13, routed)          0.879     7.581    snake_kb_interface/game_stopped_i_2_n_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I2_O)        0.150     7.731 r  snake_kb_interface/head_dir[2]_i_8/O
                         net (fo=3, routed)           0.471     8.202    snake_kb_interface/head_dir[2]_i_8_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.326     8.528 r  snake_kb_interface/head_dir[2]_i_5/O
                         net (fo=37, routed)          0.722     9.250    snake_kb_interface/head_dir[2]_i_5_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I0_O)        0.116     9.366 r  snake_kb_interface/head_col[6]_i_11/O
                         net (fo=3, routed)           0.606     9.972    snake_kb_interface/head_col[6]_i_11_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.328    10.300 f  snake_kb_interface/head_col[1]_i_2/O
                         net (fo=9, routed)           0.649    10.949    snake_kb_interface/head_col[1]_i_2_n_0
    SLICE_X2Y35          LUT2 (Prop_lut2_I1_O)        0.117    11.066 r  snake_kb_interface/game_over_i_13/O
                         net (fo=2, routed)           0.519    11.585    snake_kb_interface/game_over_i_13_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I3_O)        0.348    11.933 r  snake_kb_interface/game_over_i_7/O
                         net (fo=5, routed)           0.336    12.269    snake_kb_interface/game_over_i_7_n_0
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.124    12.393 r  snake_kb_interface/head_col[3]_i_11/O
                         net (fo=1, routed)           0.000    12.393    snake_kb_interface/head_col[3]_i_11_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.926 r  snake_kb_interface/head_col_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.926    snake_kb_interface/head_col_reg[3]_i_4_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.165 r  snake_kb_interface/head_col_reg[6]_i_7/O[2]
                         net (fo=1, routed)           0.434    13.599    snake_kb_interface/head_col_reg[6]_i_7_n_5
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.301    13.900 r  snake_kb_interface/head_col[6]_i_1/O
                         net (fo=1, routed)           0.000    13.900    snake_kb_interface_n_1
    SLICE_X2Y36          FDRE                                         r  head_col_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X2Y36          FDRE                                         r  head_col_reg[6]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y36          FDRE (Setup_fdre_C_D)        0.081    15.175    head_col_reg[6]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 snake_kb_interface/disp_digs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            head_col_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.605ns  (logic 2.662ns (30.936%)  route 5.943ns (69.064%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.629     5.150    snake_kb_interface/clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  snake_kb_interface/disp_digs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  snake_kb_interface/disp_digs_reg[6]/Q
                         net (fo=8, routed)           0.972     6.578    snake_kb_interface/disp_digs[6]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.702 f  snake_kb_interface/game_stopped_i_2/O
                         net (fo=13, routed)          0.879     7.581    snake_kb_interface/game_stopped_i_2_n_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I2_O)        0.150     7.731 r  snake_kb_interface/head_dir[2]_i_8/O
                         net (fo=3, routed)           0.471     8.202    snake_kb_interface/head_dir[2]_i_8_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.326     8.528 r  snake_kb_interface/head_dir[2]_i_5/O
                         net (fo=37, routed)          0.722     9.250    snake_kb_interface/head_dir[2]_i_5_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I0_O)        0.116     9.366 r  snake_kb_interface/head_col[6]_i_11/O
                         net (fo=3, routed)           0.606     9.972    snake_kb_interface/head_col[6]_i_11_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.328    10.300 f  snake_kb_interface/head_col[1]_i_2/O
                         net (fo=9, routed)           0.649    10.949    snake_kb_interface/head_col[1]_i_2_n_0
    SLICE_X2Y35          LUT2 (Prop_lut2_I1_O)        0.117    11.066 r  snake_kb_interface/game_over_i_13/O
                         net (fo=2, routed)           0.519    11.585    snake_kb_interface/game_over_i_13_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I3_O)        0.348    11.933 r  snake_kb_interface/game_over_i_7/O
                         net (fo=5, routed)           0.339    12.272    snake_kb_interface/game_over_i_7_n_0
    SLICE_X2Y37          LUT2 (Prop_lut2_I1_O)        0.124    12.396 r  snake_kb_interface/head_col[3]_i_12/O
                         net (fo=1, routed)           0.000    12.396    snake_kb_interface/head_col[3]_i_12_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.648 r  snake_kb_interface/head_col_reg[3]_i_4/O[0]
                         net (fo=1, routed)           0.786    13.434    snake_kb_interface/head_col_reg[3]_i_4_n_7
    SLICE_X2Y35          LUT5 (Prop_lut5_I2_O)        0.321    13.755 r  snake_kb_interface/head_col[0]_i_1/O
                         net (fo=1, routed)           0.000    13.755    snake_kb_interface_n_7
    SLICE_X2Y35          FDRE                                         r  head_col_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  head_col_reg[0]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)        0.092    15.186    head_col_reg[0]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -13.755    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 snake_kb_interface/disp_digs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            head_col_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.531ns  (logic 2.968ns (34.792%)  route 5.563ns (65.208%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.629     5.150    snake_kb_interface/clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  snake_kb_interface/disp_digs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  snake_kb_interface/disp_digs_reg[6]/Q
                         net (fo=8, routed)           0.972     6.578    snake_kb_interface/disp_digs[6]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.702 f  snake_kb_interface/game_stopped_i_2/O
                         net (fo=13, routed)          0.879     7.581    snake_kb_interface/game_stopped_i_2_n_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I2_O)        0.150     7.731 r  snake_kb_interface/head_dir[2]_i_8/O
                         net (fo=3, routed)           0.471     8.202    snake_kb_interface/head_dir[2]_i_8_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.326     8.528 r  snake_kb_interface/head_dir[2]_i_5/O
                         net (fo=37, routed)          0.722     9.250    snake_kb_interface/head_dir[2]_i_5_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I0_O)        0.116     9.366 r  snake_kb_interface/head_col[6]_i_11/O
                         net (fo=3, routed)           0.606     9.972    snake_kb_interface/head_col[6]_i_11_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.328    10.300 f  snake_kb_interface/head_col[1]_i_2/O
                         net (fo=9, routed)           0.649    10.949    snake_kb_interface/head_col[1]_i_2_n_0
    SLICE_X2Y35          LUT2 (Prop_lut2_I1_O)        0.117    11.066 r  snake_kb_interface/game_over_i_13/O
                         net (fo=2, routed)           0.519    11.585    snake_kb_interface/game_over_i_13_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I3_O)        0.348    11.933 r  snake_kb_interface/game_over_i_7/O
                         net (fo=5, routed)           0.336    12.269    snake_kb_interface/game_over_i_7_n_0
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.124    12.393 r  snake_kb_interface/head_col[3]_i_11/O
                         net (fo=1, routed)           0.000    12.393    snake_kb_interface/head_col[3]_i_11_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.971 r  snake_kb_interface/head_col_reg[3]_i_4/O[2]
                         net (fo=1, routed)           0.409    13.380    snake_kb_interface/head_col_reg[3]_i_4_n_5
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.301    13.681 r  snake_kb_interface/head_col[2]_i_1/O
                         net (fo=1, routed)           0.000    13.681    snake_kb_interface_n_5
    SLICE_X3Y35          FDSE                                         r  head_col_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X3Y35          FDSE                                         r  head_col_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y35          FDSE (Setup_fdse_C_D)        0.029    15.123    head_col_reg[2]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -13.681    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 snake_kb_interface/disp_digs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            head_col_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.498ns  (logic 3.039ns (35.763%)  route 5.459ns (64.237%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.629     5.150    snake_kb_interface/clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  snake_kb_interface/disp_digs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  snake_kb_interface/disp_digs_reg[6]/Q
                         net (fo=8, routed)           0.972     6.578    snake_kb_interface/disp_digs[6]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.702 f  snake_kb_interface/game_stopped_i_2/O
                         net (fo=13, routed)          0.879     7.581    snake_kb_interface/game_stopped_i_2_n_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I2_O)        0.150     7.731 r  snake_kb_interface/head_dir[2]_i_8/O
                         net (fo=3, routed)           0.471     8.202    snake_kb_interface/head_dir[2]_i_8_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.326     8.528 r  snake_kb_interface/head_dir[2]_i_5/O
                         net (fo=37, routed)          0.722     9.250    snake_kb_interface/head_dir[2]_i_5_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I0_O)        0.116     9.366 r  snake_kb_interface/head_col[6]_i_11/O
                         net (fo=3, routed)           0.606     9.972    snake_kb_interface/head_col[6]_i_11_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.328    10.300 f  snake_kb_interface/head_col[1]_i_2/O
                         net (fo=9, routed)           0.649    10.949    snake_kb_interface/head_col[1]_i_2_n_0
    SLICE_X2Y35          LUT2 (Prop_lut2_I1_O)        0.117    11.066 r  snake_kb_interface/game_over_i_13/O
                         net (fo=2, routed)           0.519    11.585    snake_kb_interface/game_over_i_13_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I3_O)        0.348    11.933 r  snake_kb_interface/game_over_i_7/O
                         net (fo=5, routed)           0.336    12.269    snake_kb_interface/game_over_i_7_n_0
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.124    12.393 r  snake_kb_interface/head_col[3]_i_11/O
                         net (fo=1, routed)           0.000    12.393    snake_kb_interface/head_col[3]_i_11_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    13.036 r  snake_kb_interface/head_col_reg[3]_i_4/O[3]
                         net (fo=1, routed)           0.305    13.341    snake_kb_interface/head_col_reg[3]_i_4_n_4
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.307    13.648 r  snake_kb_interface/head_col[3]_i_1/O
                         net (fo=1, routed)           0.000    13.648    snake_kb_interface_n_4
    SLICE_X3Y36          FDRE                                         r  head_col_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  head_col_reg[3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y36          FDRE (Setup_fdre_C_D)        0.031    15.125    head_col_reg[3]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.524ns  (required time - arrival time)
  Source:                 snake_kb_interface/disp_digs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            head_col_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.448ns  (logic 2.822ns (33.403%)  route 5.626ns (66.597%))
  Logic Levels:           10  (CARRY4=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.629     5.150    snake_kb_interface/clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  snake_kb_interface/disp_digs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  snake_kb_interface/disp_digs_reg[6]/Q
                         net (fo=8, routed)           0.972     6.578    snake_kb_interface/disp_digs[6]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.702 f  snake_kb_interface/game_stopped_i_2/O
                         net (fo=13, routed)          0.879     7.581    snake_kb_interface/game_stopped_i_2_n_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I2_O)        0.150     7.731 r  snake_kb_interface/head_dir[2]_i_8/O
                         net (fo=3, routed)           0.471     8.202    snake_kb_interface/head_dir[2]_i_8_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.326     8.528 r  snake_kb_interface/head_dir[2]_i_5/O
                         net (fo=37, routed)          0.722     9.250    snake_kb_interface/head_dir[2]_i_5_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I0_O)        0.116     9.366 r  snake_kb_interface/head_col[6]_i_11/O
                         net (fo=3, routed)           0.606     9.972    snake_kb_interface/head_col[6]_i_11_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.328    10.300 f  snake_kb_interface/head_col[1]_i_2/O
                         net (fo=9, routed)           0.649    10.949    snake_kb_interface/head_col[1]_i_2_n_0
    SLICE_X2Y35          LUT2 (Prop_lut2_I1_O)        0.117    11.066 r  snake_kb_interface/game_over_i_13/O
                         net (fo=2, routed)           0.519    11.585    snake_kb_interface/game_over_i_13_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I3_O)        0.348    11.933 r  snake_kb_interface/game_over_i_7/O
                         net (fo=5, routed)           0.339    12.272    snake_kb_interface/game_over_i_7_n_0
    SLICE_X2Y37          LUT2 (Prop_lut2_I1_O)        0.124    12.396 r  snake_kb_interface/head_col[3]_i_12/O
                         net (fo=1, routed)           0.000    12.396    snake_kb_interface/head_col[3]_i_12_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    12.823 r  snake_kb_interface/head_col_reg[3]_i_4/O[1]
                         net (fo=1, routed)           0.470    13.293    snake_kb_interface/head_col_reg[3]_i_4_n_6
    SLICE_X3Y36          LUT6 (Prop_lut6_I2_O)        0.306    13.599 r  snake_kb_interface/head_col[1]_i_1/O
                         net (fo=1, routed)           0.000    13.599    snake_kb_interface_n_6
    SLICE_X3Y36          FDRE                                         r  head_col_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  head_col_reg[1]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y36          FDRE (Setup_fdre_C_D)        0.029    15.123    head_col_reg[1]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -13.599    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 snake_kb_interface/disp_digs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_paused_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.123ns  (logic 2.268ns (27.920%)  route 5.855ns (72.080%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.629     5.150    snake_kb_interface/clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  snake_kb_interface/disp_digs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  snake_kb_interface/disp_digs_reg[6]/Q
                         net (fo=8, routed)           0.972     6.578    snake_kb_interface/disp_digs[6]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.702 f  snake_kb_interface/game_stopped_i_2/O
                         net (fo=13, routed)          0.879     7.581    snake_kb_interface/game_stopped_i_2_n_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I2_O)        0.150     7.731 r  snake_kb_interface/head_dir[2]_i_8/O
                         net (fo=3, routed)           0.471     8.202    snake_kb_interface/head_dir[2]_i_8_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.326     8.528 r  snake_kb_interface/head_dir[2]_i_5/O
                         net (fo=37, routed)          0.792     9.321    snake_kb_interface/head_dir[2]_i_5_n_0
    SLICE_X4Y32          LUT5 (Prop_lut5_I0_O)        0.153     9.474 f  snake_kb_interface/head_col[6]_i_13/O
                         net (fo=1, routed)           0.598    10.072    snake_kb_interface/head_col[6]_i_13_n_0
    SLICE_X2Y33          LUT6 (Prop_lut6_I4_O)        0.327    10.399 r  snake_kb_interface/head_col[6]_i_4/O
                         net (fo=7, routed)           0.966    11.365    snake_kb_interface/head_col[6]_i_4_n_0
    SLICE_X2Y36          LUT2 (Prop_lut2_I0_O)        0.153    11.518 r  snake_kb_interface/game_paused_i_14/O
                         net (fo=1, routed)           0.307    11.824    snake_kb_interface/game_paused_i_14_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I3_O)        0.331    12.155 f  snake_kb_interface/game_paused_i_10/O
                         net (fo=1, routed)           0.426    12.582    snake_kb_interface/game_paused_i_10_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I4_O)        0.124    12.706 r  snake_kb_interface/game_paused_i_3/O
                         net (fo=1, routed)           0.444    13.149    snake_kb_interface/game_paused_i_3_n_0
    SLICE_X4Y32          LUT6 (Prop_lut6_I3_O)        0.124    13.273 r  snake_kb_interface/game_paused_i_1/O
                         net (fo=1, routed)           0.000    13.273    snake_kb_interface_n_8
    SLICE_X4Y32          FDRE                                         r  game_paused_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X4Y32          FDRE                                         r  game_paused_reg/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X4Y32          FDRE (Setup_fdre_C_D)        0.029    15.104    game_paused_reg
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -13.273    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 snake_kb_interface/disp_digs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 2.213ns (27.532%)  route 5.825ns (72.468%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.629     5.150    snake_kb_interface/clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  snake_kb_interface/disp_digs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  snake_kb_interface/disp_digs_reg[6]/Q
                         net (fo=8, routed)           0.972     6.578    snake_kb_interface/disp_digs[6]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.702 f  snake_kb_interface/game_stopped_i_2/O
                         net (fo=13, routed)          0.879     7.581    snake_kb_interface/game_stopped_i_2_n_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I2_O)        0.150     7.731 r  snake_kb_interface/head_dir[2]_i_8/O
                         net (fo=3, routed)           0.471     8.202    snake_kb_interface/head_dir[2]_i_8_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.326     8.528 r  snake_kb_interface/head_dir[2]_i_5/O
                         net (fo=37, routed)          0.722     9.250    snake_kb_interface/head_dir[2]_i_5_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I0_O)        0.116     9.366 r  snake_kb_interface/head_col[6]_i_11/O
                         net (fo=3, routed)           0.606     9.972    snake_kb_interface/head_col[6]_i_11_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.328    10.300 f  snake_kb_interface/head_col[1]_i_2/O
                         net (fo=9, routed)           0.649    10.949    snake_kb_interface/head_col[1]_i_2_n_0
    SLICE_X2Y35          LUT2 (Prop_lut2_I1_O)        0.117    11.066 r  snake_kb_interface/game_over_i_13/O
                         net (fo=2, routed)           0.519    11.585    snake_kb_interface/game_over_i_13_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I3_O)        0.348    11.933 r  snake_kb_interface/game_over_i_7/O
                         net (fo=5, routed)           0.574    12.507    snake_kb_interface/game_over_i_7_n_0
    SLICE_X5Y36          LUT4 (Prop_lut4_I0_O)        0.124    12.631 r  snake_kb_interface/game_over_i_3/O
                         net (fo=1, routed)           0.433    13.064    snake_kb_interface/game_over_i_3_n_0
    SLICE_X5Y36          LUT5 (Prop_lut5_I3_O)        0.124    13.188 r  snake_kb_interface/game_over_i_1/O
                         net (fo=1, routed)           0.000    13.188    game_over5_out
    SLICE_X5Y36          FDRE                                         r  game_over_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  game_over_reg/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y36          FDRE (Setup_fdre_C_D)        0.029    15.107    game_over_reg
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -13.188    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 snake_kb_interface/disp_digs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            head_row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.005ns  (logic 2.656ns (33.180%)  route 5.349ns (66.820%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.629     5.150    snake_kb_interface/clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  snake_kb_interface/disp_digs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  snake_kb_interface/disp_digs_reg[6]/Q
                         net (fo=8, routed)           0.972     6.578    snake_kb_interface/disp_digs[6]
    SLICE_X2Y32          LUT6 (Prop_lut6_I3_O)        0.124     6.702 f  snake_kb_interface/game_stopped_i_2/O
                         net (fo=13, routed)          0.879     7.581    snake_kb_interface/game_stopped_i_2_n_0
    SLICE_X3Y34          LUT3 (Prop_lut3_I2_O)        0.150     7.731 r  snake_kb_interface/head_dir[2]_i_8/O
                         net (fo=3, routed)           0.471     8.202    snake_kb_interface/head_dir[2]_i_8_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.326     8.528 r  snake_kb_interface/head_dir[2]_i_5/O
                         net (fo=37, routed)          0.617     9.145    snake_kb_interface/head_dir[2]_i_5_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     9.269 f  snake_kb_interface/head_row[6]_i_11/O
                         net (fo=1, routed)           0.466     9.735    snake_kb_interface/head_row[6]_i_11_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I3_O)        0.124     9.859 r  snake_kb_interface/head_row[6]_i_6/O
                         net (fo=2, routed)           0.494    10.354    snake_kb_interface/head_row[6]_i_6_n_0
    SLICE_X7Y35          LUT5 (Prop_lut5_I0_O)        0.124    10.478 r  snake_kb_interface/game_over_i_10/O
                         net (fo=4, routed)           0.602    11.080    snake_kb_interface/game_over_i_10_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I5_O)        0.124    11.204 f  snake_kb_interface/game_over_i_4/O
                         net (fo=2, routed)           0.360    11.564    snake_kb_interface/game_over_i_4_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I0_O)        0.124    11.688 r  snake_kb_interface/head_row[6]_i_2/O
                         net (fo=12, routed)          0.487    12.175    snake_kb_interface/head_row[6]_i_2_n_0
    SLICE_X6Y36          LUT2 (Prop_lut2_I0_O)        0.124    12.299 r  snake_kb_interface/head_row[3]_i_5/O
                         net (fo=1, routed)           0.000    12.299    snake_kb_interface/head_row[3]_i_5_n_0
    SLICE_X6Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.832 r  snake_kb_interface/head_row_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.832    snake_kb_interface/head_row_reg[3]_i_1_n_0
    SLICE_X6Y37          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.155 r  snake_kb_interface/head_row_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.155    snake_kb_interface_n_16
    SLICE_X6Y37          FDRE                                         r  head_row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.513    14.854    clk_IBUF_BUFG
    SLICE_X6Y37          FDRE                                         r  head_row_reg[5]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X6Y37          FDRE (Setup_fdre_C_D)        0.109    15.188    head_row_reg[5]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -13.155    
  -------------------------------------------------------------------
                         slack                                  2.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 game_stopped_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_stopped_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.207ns (52.294%)  route 0.189ns (47.706%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  game_stopped_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  game_stopped_reg/Q
                         net (fo=6, routed)           0.189     1.825    snake_kb_interface/game_stopped_reg
    SLICE_X2Y32          LUT5 (Prop_lut5_I3_O)        0.043     1.868 r  snake_kb_interface/game_stopped_i_1/O
                         net (fo=1, routed)           0.000     1.868    game_stopped6_out
    SLICE_X2Y32          FDRE                                         r  game_stopped_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  game_stopped_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.133     1.605    game_stopped_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 game_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  game_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  game_counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.758    game_counter_reg[10]
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  game_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    game_counter_reg[8]_i_1_n_5
    SLICE_X2Y28          FDRE                                         r  game_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.854     1.981    clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  game_counter_reg[10]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.134     1.602    game_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 game_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  game_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164     1.634 r  game_counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.760    game_counter_reg[18]
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  game_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    game_counter_reg[16]_i_1_n_5
    SLICE_X2Y30          FDRE                                         r  game_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  game_counter_reg[18]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.134     1.604    game_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 game_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  game_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  game_counter_reg[22]/Q
                         net (fo=2, routed)           0.125     1.761    game_counter_reg[22]
    SLICE_X2Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  game_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    game_counter_reg[20]_i_1_n_5
    SLICE_X2Y31          FDRE                                         r  game_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  game_counter_reg[22]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.134     1.605    game_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 game_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.583     1.466    clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  game_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  game_counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.756    game_counter_reg[2]
    SLICE_X2Y26          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  game_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.866    game_counter_reg[0]_i_1_n_5
    SLICE_X2Y26          FDRE                                         r  game_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.851     1.978    clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  game_counter_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.134     1.600    game_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 game_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.586     1.469    clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  game_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  game_counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.759    game_counter_reg[14]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  game_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    game_counter_reg[12]_i_1_n_5
    SLICE_X2Y29          FDRE                                         r  game_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.855     1.982    clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  game_counter_reg[14]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.134     1.603    game_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 game_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.585     1.468    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  game_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  game_counter_reg[6]/Q
                         net (fo=2, routed)           0.126     1.758    game_counter_reg[6]
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  game_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    game_counter_reg[4]_i_1_n_5
    SLICE_X2Y27          FDRE                                         r  game_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  game_counter_reg[6]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.134     1.602    game_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 game_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.275ns (70.504%)  route 0.115ns (29.496%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  game_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  game_counter_reg[23]/Q
                         net (fo=2, routed)           0.115     1.750    game_counter_reg[23]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.861 r  game_clk_reg_i_3/O[2]
                         net (fo=3, routed)           0.000     1.861    p_1_in
    SLICE_X3Y31          FDRE                                         r  game_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  game_clk_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X3Y31          FDRE (Hold_fdre_C_D)         0.102     1.586    game_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 game_over_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_over_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  game_over_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  game_over_reg/Q
                         net (fo=6, routed)           0.180     1.794    snake_kb_interface/game_over_reg
    SLICE_X5Y36          LUT5 (Prop_lut5_I4_O)        0.045     1.839 r  snake_kb_interface/game_over_i_1/O
                         net (fo=1, routed)           0.000     1.839    game_over5_out
    SLICE_X5Y36          FDRE                                         r  game_over_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X5Y36          FDRE                                         r  game_over_reg/C
                         clock pessimism             -0.514     1.472    
    SLICE_X5Y36          FDRE (Hold_fdre_C_D)         0.091     1.563    game_over_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 snake_kb_interface/strobe_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake_kb_interface/strobe_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.580     1.463    snake_kb_interface/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  snake_kb_interface/strobe_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  snake_kb_interface/strobe_counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.737    snake_kb_interface/strobe_counter_reg_n_0_[11]
    SLICE_X4Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  snake_kb_interface/strobe_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.848    snake_kb_interface/data0[11]
    SLICE_X4Y24          FDRE                                         r  snake_kb_interface/strobe_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.848     1.975    snake_kb_interface/clk_IBUF_BUFG
    SLICE_X4Y24          FDRE                                         r  snake_kb_interface/strobe_counter_reg[11]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X4Y24          FDRE (Hold_fdre_C_D)         0.105     1.568    snake_kb_interface/strobe_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y31    game_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    game_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y28    game_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y28    game_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y29    game_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y29    game_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y29    game_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y30    game_counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y30    game_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y31    game_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    game_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y28    game_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y28    game_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y28    game_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y28    game_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    game_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    game_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y29    game_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y30    game_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    game_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    game_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    game_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    game_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y27    game_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y36    game_over_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    game_stopped_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y32    snake_kb_interface/disp_digs_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32    snake_kb_interface/disp_digs_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32    snake_kb_interface/disp_digs_reg[5]/C



