ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"main_cm4.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.Task_principal,"ax",%progbits
  21              		.align	2
  22              		.global	Task_principal
  23              		.thumb
  24              		.thumb_func
  25              		.type	Task_principal, %function
  26              	Task_principal:
  27              	.LFB660:
  28              		.file 1 "main_cm4.c"
   1:main_cm4.c    **** /******************************************************************************
   2:main_cm4.c    **** * File Name: main_cm4.c
   3:main_cm4.c    **** 
   4:main_cm4.c    **** ********************************************************************************/
   5:main_cm4.c    **** 
   6:main_cm4.c    **** #include "project.h"
   7:main_cm4.c    **** #include "GUI.h"
   8:main_cm4.c    **** #include "pervasive_eink_hardware_driver.h"
   9:main_cm4.c    **** #include "cy_eink_library.h"
  10:main_cm4.c    **** #include "LCDConf.h"
  11:main_cm4.c    **** #include <stdlib.h>
  12:main_cm4.c    **** #include <math.h>
  13:main_cm4.c    **** #include "FreeRTOS.h"
  14:main_cm4.c    **** #include "max30102.h"
  15:main_cm4.c    **** #include "semphr.h"
  16:main_cm4.c    **** #include "max30102.h"
  17:main_cm4.c    **** #include "bmi160.h"
  18:main_cm4.c    **** #include "bmi160_defs.h"
  19:main_cm4.c    **** #include "communication.h"
  20:main_cm4.c    **** #include "string.h"
  21:main_cm4.c    **** #include "task.h"
  22:main_cm4.c    **** #include <stdio.h>
  23:main_cm4.c    **** 
  24:main_cm4.c    **** 
  25:main_cm4.c    **** /* Image buffer cache */
  26:main_cm4.c    **** uint8 imageBufferCache[CY_EINK_FRAME_SIZE] = {0};
  27:main_cm4.c    **** 
  28:main_cm4.c    **** volatile uint32_t IR_data[2000]; //Buffer de la LED IR
  29:main_cm4.c    **** volatile uint32_t RED_data[2000]; //Buffer de la LED RED
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 2


  30:main_cm4.c    **** volatile uint8_t data = 0; //Variable temporaire de lecture/éc
  31:main_cm4.c    **** 
  32:main_cm4.c    **** //FLAGS
  33:main_cm4.c    **** 
  34:main_cm4.c    **** int FLAG_mesure = 1; //Flag qui indique que l'utilisateur est en mode utilisation!
  35:main_cm4.c    **** 
  36:main_cm4.c    **** //Tâche principale
  37:main_cm4.c    **** void Task_principal(void)
  38:main_cm4.c    **** {
  29              		.loc 1 38 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  39:main_cm4.c    ****     
  40:main_cm4.c    ****     Start_Oxymeter();
  37              		.loc 1 40 0
  38 0002 FFF7FEFF 		bl	Start_Oxymeter
  39              	.LVL0:
  40              	.L2:
  41:main_cm4.c    ****     
  42:main_cm4.c    ****     for(;;)
  43:main_cm4.c    **** 	{  
  44:main_cm4.c    ****         if(FLAG_mesure)
  41              		.loc 1 44 0
  42 0006 114B     		ldr	r3, .L7
  43 0008 1B68     		ldr	r3, [r3]
  44 000a 002B     		cmp	r3, #0
  45 000c FBD0     		beq	.L2
  45:main_cm4.c    ****         {
  46:main_cm4.c    ****             MAX_ReadFIFO(&IR_data, &RED_data); //Lecture du FIFO --> 1000 samples@200sps = 5 secs
  46              		.loc 1 46 0
  47 000e 1049     		ldr	r1, .L7+4
  48 0010 1048     		ldr	r0, .L7+8
  49 0012 FFF7FEFF 		bl	MAX_ReadFIFO
  50              	.LVL1:
  51              	.LBB29:
  47:main_cm4.c    ****             
  48:main_cm4.c    ****             //Affichage des données dans TERA
  49:main_cm4.c    ****             for (int i=0;i<2000;i++)
  52              		.loc 1 49 0
  53 0016 0024     		movs	r4, #0
  54 0018 09E0     		b	.L3
  55              	.LVL2:
  56              	.L4:
  50:main_cm4.c    ****             {
  51:main_cm4.c    ****                 printf("RED : %lu   IR : %lu\r\n",RED_data[i],IR_data[i]);
  57              		.loc 1 51 0 discriminator 3
  58 001a 0D4B     		ldr	r3, .L7+4
  59 001c 53F82410 		ldr	r1, [r3, r4, lsl #2]
  60 0020 0C4B     		ldr	r3, .L7+8
  61 0022 53F82420 		ldr	r2, [r3, r4, lsl #2]
  62 0026 0C48     		ldr	r0, .L7+12
  63 0028 FFF7FEFF 		bl	printf
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 3


  64              	.LVL3:
  49:main_cm4.c    ****             {
  65              		.loc 1 49 0 discriminator 3
  66 002c 0134     		adds	r4, r4, #1
  67              	.LVL4:
  68              	.L3:
  49:main_cm4.c    ****             {
  69              		.loc 1 49 0 is_stmt 0 discriminator 1
  70 002e B4F5FA6F 		cmp	r4, #2000
  71 0032 F2DB     		blt	.L4
  72              	.LBE29:
  52:main_cm4.c    ****                 //printf("%lu \r\n",RED_data[i]);
  53:main_cm4.c    ****                 //printf("%lu \r\n",IR_data[i]);
  54:main_cm4.c    ****             }
  55:main_cm4.c    **** 
  56:main_cm4.c    ****             //Remettre la LED verte et fermer la LED rouge éventuellement (prochain cycle)
  57:main_cm4.c    ****             vTaskDelay(1000);
  73              		.loc 1 57 0 is_stmt 1
  74 0034 4FF47A70 		mov	r0, #1000
  75 0038 FFF7FEFF 		bl	vTaskDelay
  76              	.LVL5:
  77              	.LBB30:
  78              	.LBB31:
  79              		.file 2 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/gpio/cy_gpio.h"
   1:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \file cy_gpio.h
   3:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \version 1.20
   4:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   5:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Provides an API declaration of the GPIO driver
   6:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
   7:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
  15:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
  16:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio
  17:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
  18:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver provides an API to configure and access device Input/Output pins.
  19:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  20:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The functions and other declarations used in this driver are in cy_gpio.h. 
  21:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * You can include cy_pdl.h (ModusToolbox only) to get access to all functions 
  22:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * and declarations in the PDL.
  23:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  24:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * IO pins include all general purpose types such as GPIO, SIO, HSIO, AUXIO, and
  25:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * their variants.
  26:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  27:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Initialization can be performed either at the port level or by configuring the
  28:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * individual pins. For efficient use of code space, port
  29:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration should be used in the field. Refer to the product device header files 
  30:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * for the list of supported ports and pins.
  31:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  32:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Single pin configuration is performed by using \ref Cy_GPIO_Pin_FastInit 
  33:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   (provide specific values) or \ref Cy_GPIO_Pin_Init (provide a filled
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 4


  34:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_pin_config_t structure).
  35:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - An entire port can be configured using \ref Cy_GPIO_Port_Init. Provide a filled 
  36:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   cy_stc_gpio_prt_config_t structure. The values in the structure are 
  37:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   bitfields representing the desired value for each pin in the port.
  38:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Pin configuration and management is based on the port address and pin number.
  39:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \ref Cy_GPIO_PortToAddr function can optionally be used to calculate the port
  40:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   address from the port number at run-time.
  41:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  42:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Once the pin/port initialization is complete, each pin can be accessed by 
  43:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * specifying the port (GPIO_PRT_Type) and the pin (0-7) in the provided API 
  44:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * functions.
  45:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  46:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_configuration Configuration Considerations
  47:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  48:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1. Pin multiplexing is controlled through the High-Speed IO Matrix (HSIOM) selection.
  49:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    This allows the pin to connect to signal sources/sinks throughout the device,
  50:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    as defined by the pin HSIOM selection options (en_hsiom_sel_t).
  51:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 2. All pins are initialized to High-Z drive mode with HSIOM connected to CPU (SW
  52:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    control digital pin only) at Power-On-Reset(POR).
  53:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 3. Some API functions perform read-modify-write operations on shared port
  54:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    registers. These functions are not thread safe and care must be taken when
  55:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    called by the application.
  56:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 4. Digital input buffer provides a high-impedance buffer for the external 
  57:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    digital input. The input buffer is connected to the HSIOM for routing to 
  58:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    the CPU port registers and selected peripheral. Enabling the input 
  59:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    buffer provides possibility to read the pin state via the CPU.
  60:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    If pin is connected to an analog signal, the input buffer should be 
  61:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    disabled to avoid crowbar currents. For more information refer to device 
  62:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *    TRM and the device datasheet.
  63:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  64:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Multiple pins on a port can be updated using direct port register writes with an
  65:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * appropriate port mask. An example is shown below, highlighting the different ways of 
  66:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuring Port 1 pins using:
  67:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 
  68:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data register
  69:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data set register
  70:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * - Port output data clear register
  71:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  72:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c Cy_GPIO_Snippet
  73:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  74:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_more_information More Information
  75:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  76:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Refer to the technical reference manual (TRM) and the device datasheet.
  77:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  78:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_MISRA MISRA-C Compliance
  79:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The GPIO driver has the following specific deviations:
  80:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
  81:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
  82:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  83:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>MISRA Rule</th>
  84:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Class (Required/Advisory)</th>
  85:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Rule Description</th>
  86:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <th>Description of Deviation(s)</th>
  87:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  88:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  89:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>11.4</td>
  90:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 5


  91:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A cast should not be performed between a pointer to object type and
  92:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         a different pointer to object type.</td>
  93:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td> This code is safe because the elements of both GPIO_PRT_V1_Type and GPIO_PRT_V2_Type 
  94:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *          types have identical alignment.</td>
  95:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
  96:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
  97:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>16.7</td>
  98:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A</td>
  99:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>A pointer parameter in a function prototype should be declared as pointer 
 100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         to const if the pointer is not used to modify the addressed object.</td>
 101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>The objects pointed to by the base addresses of the GPIO port are not always modified.
 102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         While a const qualifier can be used in select scenarios, it brings little benefit
 103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         in adding this to the affected functions. </td>
 104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
 106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \section group_gpio_changelog Changelog
 108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * <table class="doxtable">
 109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td rowspan="3">1.20</td>
 112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Flattened the organization of the driver source code into the single source directory and
 113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Driver library directory-structure simplification.</td>
 114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added the functions for configuring the AMux bus splitter switch cells:
 117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_SetAmuxSplit
 118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     - \ref Cy_GPIO_GetAmuxSplit
 119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added a new functionality related to AMux bus.</td>
 121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added register access layer. Use register access macros instead
 124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         of direct register access using dereferenced pointers.</td>
 125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Makes register access device-independent, so that the PDL does 
 126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         not need to be recompiled for each supported part number.</td>
 127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10.1</td>
 130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Updated description for the functions: \ref Cy_GPIO_GetInterruptStatus, 
 131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         \ref Cy_GPIO_GetInterruptMask, \ref Cy_GPIO_GetInterruptStatusMasked.
 132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *         Minor documentation edits.
 134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     </td>
 135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Documentation update and clarification</td>
 136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.10</td>
 139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Added input parameter validation to the API functions</td>
 140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   <tr>
 143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>1.0</td>
 144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td>Initial version</td>
 145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *     <td></td>
 146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   </tr>
 147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * </table>
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 6


 148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_macros Macros
 150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_functions Functions
 151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_init       Initialization Functions
 153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_gpio       GPIO Functions
 154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_sio        SIO Functions
 155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *   \defgroup group_gpio_functions_interrupt  Port Interrupt Functions
 156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \}
 157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_data_structures Data Structures
 158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_enums Enumerated Types
 159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if !defined(CY_GPIO_H)
 162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_H
 163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include <stddef.h>
 165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device.h"
 166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_device_headers.h"
 167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #include "cy_syslib.h"
 168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #if defined(__cplusplus)
 170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** extern "C" {
 171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #endif
 172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \addtogroup group_gpio_macros
 174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver major version */
 178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MAJOR       1
 179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** Driver minor version */
 181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRV_VERSION_MINOR       20
 182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO driver ID */
 184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_ID CY_PDL_DRV_ID(0x16U)
 185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Enumerations
 191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_enums
 194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** GPIO Driver error codes */
 198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum 
 199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_SUCCESS   = 0x00U,                                    /**< Returned successful */
 201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_BAD_PARAM = CY_GPIO_ID | CY_PDL_STATUS_ERROR | 0x01U, /**< Bad parameter was passed */
 202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_en_gpio_status_t;
 203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** AMux switch open/close config */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 7


 205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_OPENALL,   /**< Open ground switch. Open right switch. Open left switch */
 208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_L,         /**< Open ground switch. Open right switch. Close left switch */
 209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_R,         /**< Open ground switch. Close right switch. Open left switch */
 210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_LR,        /**< Open ground switch. Close right switch. Close left switch */
 211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_G,         /**< Close ground switch. Open right switch. Open left switch */
 212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GL,        /**< Close ground switch. Open right switch. Close left switch */
 213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GR,        /**< Close ground switch. Close right switch. Open left switch */
 214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUX_GLR,       /**< Close ground switch. Close right switch. Close left switch */
 215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxconnect_t;
 216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * AMux Bus selection
 219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef enum
 221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSA,       /**< AMuxBus A */
 223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_GPIO_AMUXBUSB        /**< AMuxBus B */
 224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }cy_en_gpio_amuxselect_t;
 225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_enums */
 227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *       Configuration Structures
 231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_data_structures
 235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a port of GPIO pins */
 239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct 
 240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t out;           /**< Initial output data for the IO pins in the port */
 242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrMask;      /**< Interrupt enable mask for the port interrupt */
 243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intrCfg;       /**< Port pin interrupt edge detection configuration */
 244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfg;           /**< Port pin drive modes and input buffer enable configuration */
 245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgIn;         /**< Port pin input buffer configuration */
 246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgOut;        /**< Port pin output buffer configuration */
 247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t cfgSIO;        /**< Port SIO pins configuration */
 248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel0Active;    /**< HSIOM selection for port pins 0,1,2,3 */
 249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t sel1Active;    /**< HSIOM selection for port pins 4,5,6,7 */
 250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_prt_config_t;
 251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** This structure is used to initialize a single GPIO pin */
 253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** typedef struct
 254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t outVal;         /**< Pin output state */
 256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveMode;      /**< Drive mode */
 257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     en_hsiom_sel_t hsiom;    /**< HSIOM selection */
 258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intEdge;        /**< Interrupt Edge type */
 259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t intMask;        /**< Interrupt enable mask */
 260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtrip;          /**< Input buffer voltage trip type */
 261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t slewRate;       /**< Output buffer slew rate */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 8


 262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t driveSel;       /**< Drive strength */
 263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vregEn;         /**< SIO pair output buffer mode */
 264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t ibufMode;       /**< SIO pair input buffer mode */
 265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vtripSel;       /**< SIO pair input buffer trip point */
 266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vrefSel;        /**< SIO pair reference voltage for input buffer trip point */
 267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t vohSel;         /**< SIO pair regulated voltage output level */
 268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** } cy_stc_gpio_pin_config_t;
 269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_data_structures */
 271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Constants
 274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \cond INTERNAL */
 277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* General Constants */
 279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_HALF                       (4UL)      /**< Half-way point of a GPIO port */
 280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_DEINIT                     (0UL)      /**< De-init value for port registers */
 281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* GPIO Masks */
 283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_MASK                     (0x1FUL)   /**< HSIOM selection mask */
 284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_OUT_MASK                       (0x01UL)   /**< Single pin mask for OUT register */
 285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IN_MASK                        (0x01UL)   /**< Single pin mask for IN register */
 286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_DM_MASK                    (0x0FUL)   /**< Single pin mask for drive mode in CF
 287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_IN_VTRIP_SEL_MASK          (0x01UL)   /**< Single pin mask for VTRIP selection 
 288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_SLOW_MASK              (0x01UL)   /**< Single pin mask for slew rate in CFG
 289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_SEL_MASK         (0x03UL)   /**< Single pin mask for drive strength i
 290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_STATUS_MASK               (0x01UL)   /**< Single pin mask for interrupt status
 291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EN_MASK                   (0x01UL)   /**< Single pin mask for interrupt status
 292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_MASKED_MASK               (0x01UL)   /**< Single pin mask for masked interrupt
 293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_SET_MASK                  (0x01UL)   /**< Single pin mask for setting the inte
 294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_EDGE_MASK                 (0x03UL)   /**< Single pin mask for interrupt edge t
 295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FLT_EDGE_MASK             (0x07UL)   /**< Single pin mask for setting filtered
 296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* SIO Masks */
 298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREG_EN_MASK                   (0x01UL)   /**< Single SIO pin mask for voltage regu
 299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_MASK                      (0x01UL)   /**< Single SIO pin mask for input buffer
 300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IBUF_SHIFT                     (0x01UL)   /**< Single SIO pin shift for input buffe
 301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_MASK                 (0x01UL)   /**< Single SIO pin mask for the input bu
 302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_SEL_SHIFT                (0x02UL)   /**< Single SIO pin shift for the input b
 303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_MASK                  (0x03UL)   /**< Single SIO pin mask for voltage refe
 304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VREF_SEL_SHIFT                 (0x03UL)   /**< Single SIO pin shift for voltage ref
 305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_MASK                   (0x07UL)   /**< Single SIO pin mask for VOH */
 306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VOH_SEL_SHIFT                  (0x05UL)   /**< Single SIO pin shift for VOH */
 307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Special mask for SIO pin pair setting */
 309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_ODD_PIN_MASK               (0x00FEUL) /**< SIO pin pair selection mask */
 310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SIO_PIN_MASK                   (0x00FFUL) /**< SIO pin pair mask */
 311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Offsets */
 313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_HSIOM_OFFSET                   (3UL)      /**< Offset for HSIOM */
 314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_MODE_OFFSET              (2UL)      /**< Offset for Drive mode */
 315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INBUF_OFFSET                   (3UL)      /**< Offset for input buffer */
 316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_OUT_DRIVE_OFFSET           (16UL)     /**< Offset for drive strength */
 317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_CFG_OFFSET                (1UL)      /**< Offset for interrupt config */
 318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FILT_OFFSET               (18UL)     /**< Offset for filtered interrupt config
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 9


 319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_CFG_SIO_OFFSET                 (2UL)      /**< Offset for SIO config */
 320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation constants */
 322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PINS_MAX                       (8UL)      /**< Number of pins in the port */
 323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_PINS_MASK                  (0x0000000FFUL)
 324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK     (GPIO_PRT_INTR_CFG_EDGE0_SEL_Msk | \
 325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE1_SEL_Msk | \
 326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE2_SEL_Msk | \
 327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE3_SEL_Msk | \
 328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE4_SEL_Msk | \
 329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE5_SEL_Msk | \
 330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE6_SEL_Msk | \
 331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_EDGE7_SEL_Msk)
 332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INTR_CFG_RANGE_MASK        (CY_GPIO_PRT_INTR_CFG_EDGE_SEL_MASK | \
 333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_EDGE_SEL_Msk | \
 334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 GPIO_PRT_INTR_CFG_FLT_SEL_Msk)
 335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_INT_MASK_MASK              (0x0000001FFUL)
 336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_PRT_SEL_ACTIVE_MASK            (0x1FFFFFFFUL)
 337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define GPIO_MAX_SPLIT_CELL_SEGMENTS           (9U)
 339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /* Parameter validation macros */
 341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_VALID(pinNum)           (CY_GPIO_PINS_MAX > (pinNum))
 342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_FILTER_PIN_VALID(pinNum)    (CY_GPIO_PINS_MAX >= (pinNum))
 343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VALUE_VALID(outVal)         (1UL >= (outVal))
 344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DM_VALID(driveMode)         (0U == ((driveMode) & (uint32_t)~CY_GPIO_CFG_DM_MASK
 345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_HSIOM_VALID(hsiom)          (0U == ((hsiom) & (uint32_t)~CY_GPIO_HSIOM_MASK))
 347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INT_EDGE_VALID(intEdge)     ((CY_GPIO_INTR_DISABLE  == (intEdge)) || \
 349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_RISING   == (intEdge)) || \
 350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_FALLING  == (intEdge)) || \
 351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_INTR_BOTH     == (intEdge)))
 352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_DRIVE_SEL_VALID(driveSel)   ((CY_GPIO_DRIVE_FULL    == (driveSel)) || \
 354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_2     == (driveSel)) || \
 355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_4     == (driveSel)) || \
 356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_GPIO_DRIVE_1_8     == (driveSel)))
 357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VREF_SEL_VALID(vrefSel)     ((CY_SIO_VREF_PINREF    == (vrefSel)) || \
 359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_1_2V      == (vrefSel)) || \
 360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_A    == (vrefSel)) || \
 361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VREF_AMUX_B    == (vrefSel)))
 362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_VOH_SEL_VALID(vrefSel)      ((CY_SIO_VOH_1_00       == (vrefSel)) || \
 364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_25       == (vrefSel)) || \
 365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_49       == (vrefSel)) || \
 366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_1_67       == (vrefSel)) || \
 367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_08       == (vrefSel)) || \
 368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_50       == (vrefSel)) || \
 369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_2_78       == (vrefSel)) || \
 370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                 (CY_SIO_VOH_4_16       == (vrefSel)))
 371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                    
 372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_PIN_BIT_VALID(pinBit)       (0U == ((pinBit) & (uint32_t)~CY_GPIO_PRT_PINS_MASK)
 373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_CFG_VALID(intrCfg)     (0U == ((intrCfg) & (uint32_t)~CY_GPIO_PRT_INTR_CFG_
 374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_INTR_MASK_VALID(intrMask)   (0U == ((intrMask) & (uint32_t)~CY_GPIO_PRT_INT_MASK
 375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_SEL_ACT_VALID(selActive)    (0U == ((selActive) & (uint32_t)~CY_GPIO_PRT_SEL_ACT
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 10


 376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SPLIT_VALID(switchCtrl)       (((uint32_t) (switchCtrl)) < GPIO_MAX_SPLIT_C
 378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_CONNECT_VALID(amuxConnect)    ((CY_GPIO_AMUX_OPENALL == (amuxConnect)) || \
 380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_L       == (amuxConnect)) || \
 381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_R       == (amuxConnect)) || \
 382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_LR      == (amuxConnect)) || \
 383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_G       == (amuxConnect)) || \
 384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GL      == (amuxConnect)) || \
 385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GR      == (amuxConnect)) || \
 386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                        (CY_GPIO_AMUX_GLR     == (amuxConnect)))
 387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_IS_AMUX_SELECT_VALID(amuxBus)       ((CY_GPIO_AMUXBUSA       == (amuxBus)) || \
 389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****                                                      (CY_GPIO_AMUXBUSB       == (amuxBus)))
 390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \endcond */
 391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Constants
 395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_macros
 399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveModes Pin drive mode
 404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive mode of the pin.
 406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_ANALOG                      (0x00UL) /**< Analog High-Z. Input buffer off */
 408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_IN_OFF               (0x02UL) /**< Resistive Pull-Up. Input buffer off */
 409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN_IN_OFF             (0x03UL) /**< Resistive Pull-Down. Input buffer off 
 410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW_IN_OFF         (0x04UL) /**< Open Drain, Drives Low. Input buffer o
 411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH_IN_OFF        (0x05UL) /**< Open Drain, Drives High. Input buffer 
 412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG_IN_OFF               (0x06UL) /**< Strong Drive. Input buffer off */
 413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN_IN_OFF          (0x07UL) /**< Resistive Pull-Up/Down. Input buffer o
 414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_HIGHZ                       (0x08UL) /**< Digital High-Z. Input buffer on */
 415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP                      (0x0AUL) /**< Resistive Pull-Up. Input buffer on */
 416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLDOWN                    (0x0BUL) /**< Resistive Pull-Down. Input buffer on *
 417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESLOW                (0x0CUL) /**< Open Drain, Drives Low. Input buffer o
 418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_OD_DRIVESHIGH               (0x0DUL) /**< Open Drain, Drives High. Input buffer 
 419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_STRONG                      (0x0EUL) /**< Strong Drive. Input buffer on */
 420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DM_PULLUP_DOWN                 (0x0FUL) /**< Resistive Pull-Up/Down. Input buffer o
 421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_vtrip Voltage trip mode
 425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the voltage trip type on the pin.
 427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_CMOS                     (0x00UL) /**< Input buffer compatible with CMOS and 
 429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_VTRIP_TTL                      (0x01UL) /**< Input buffer compatible with TTL and M
 430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 11


 433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_slewRate Slew Rate Mode
 434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the slew rate of the pin.
 436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_FAST                      (0x00UL) /**< Fast slew rate */
 438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_SLEW_SLOW                      (0x01UL) /**< Slow slew rate */
 439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_driveStrength Pin drive strength
 443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the drive strength of the pin.
 445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_FULL                     (0x00UL) /**< Full drive strength: Max drive current
 447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_2                      (0x01UL) /**< 1/2 drive strength: 1/2 drive current 
 448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_4                      (0x02UL) /**< 1/4 drive strength: 1/4 drive current 
 449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_DRIVE_1_8                      (0x03UL) /**< 1/8 drive strength: 1/8 drive current 
 450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_interruptTrigger Interrupt trigger type
 454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the interrupt trigger type on the pin.
 456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_DISABLE                   (0x00UL) /**< Disable the pin interrupt generation *
 458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_RISING                    (0x01UL) /**< Rising-Edge interrupt */
 459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_FALLING                   (0x02UL) /**< Falling-Edge interrupt */
 460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_GPIO_INTR_BOTH                      (0x03UL) /**< Both-Edge interrupt */
 461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVreg SIO output buffer mode
 465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO output buffer mode on the pin.
 467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_UNREGULATED                (0x00UL) /**< Unregulated output buffer */
 469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREG_REGULATED                  (0x01UL) /**< Regulated output buffer */
 470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioIbuf SIO input buffer mode
 474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer mode on the pin.
 476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_SINGLEENDED                (0x00UL) /**< Single ended input buffer */
 478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_IBUF_DIFFERENTIAL               (0x01UL) /**< Differential input buffer */
 479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVtrip SIO input buffer trip-point
 483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the SIO input buffer trip-point of the pin.
 485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_CMOS                      (0x00UL) /**< CMOS input buffer (single-ended) */
 487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_TTL                       (0x01UL) /**< TTL input buffer (single-ended) */
 488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_5VDDIO_0_5VOH           (0x00UL) /**< 0.5xVddio or 0.5xVoh (differential) */
 489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VTRIP_0_4VDDIO_1_0VREF          (0x01UL) /**< 0.4xVddio or 0.4xVoh (differential) */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 12


 490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVref SIO reference voltage for input buffer trip-point
 494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the reference voltage of SIO input buffer trip-point.
 496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_PINREF                     (0x00UL) /**< Vref from analog pin */
 498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_1_2V                       (0x01UL) /**< Vref from internal 1.2V reference */
 499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_A                     (0x02UL) /**< Vref from AMUXBUS_A */
 500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VREF_AMUX_B                     (0x03UL) /**< Vref from AMUXBUS_B */
 501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \defgroup group_gpio_sioVoh Regulated output voltage level (Voh) and input buffer trip-point of a
 505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Constants to be used for setting the Voh and input buffer trip-point of an SIO pair
 507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_00                        (0x00UL) /**< Voh = 1 x Reference */
 509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_25                        (0x01UL) /**< Voh = 1.25 x Reference */
 510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_49                        (0x02UL) /**< Voh = 1.49 x Reference */
 511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_1_67                        (0x03UL) /**< Voh = 1.67 x Reference */
 512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_08                        (0x04UL) /**< Voh = 2.08 x Reference */
 513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_50                        (0x05UL) /**< Voh = 2.50 x Reference */
 514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_2_78                        (0x06UL) /**< Voh = 2.78 x Reference */
 515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** #define CY_SIO_VOH_4_16                        (0x07UL) /**< Voh = 4.16 x Reference */
 516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} */
 517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_macros */
 519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /***************************************
 521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *        Function Prototypes
 522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ***************************************/
 523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions
 526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Pin_Init(GPIO_PRT_Type* base, uint32_t pinNum, const cy_stc_gpio_pin_co
 535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_status_t Cy_GPIO_Port_Init(GPIO_PRT_Type* base, const cy_stc_gpio_prt_config_t *config);
 536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Pin_FastInit(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t driveMode, uint32_t outVal
 537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_Port_Deinit(GPIO_PRT_Type* base);
 538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value);
 539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum);
 540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum);
 541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 13


 547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** void Cy_GPIO_SetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxconnect_t amuxConnect, cy_e
 550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** cy_en_gpio_amuxconnect_t Cy_GPIO_GetAmuxSplit(cy_en_amux_split_t switchCtrl, cy_en_gpio_amuxselect_
 551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum);
 553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum);
 555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum);
 556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum);
 557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum);
 558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum);
 560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum);
 562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum);
 564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum);
 566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
 568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
 571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum);
 576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum);
 578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum);
 580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum);
 582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value);
 583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum);
 584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
 586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
 589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum);
 593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptMask(GPIO_PRT_Type* base, uint32_t pinNum);
 596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatusMasked(GPIO_PRT_Type* base, uint32_t pinNum);
 597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSwInterrupt(GPIO_PRT_Type* base, uint32_t pinNum);
 598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptEdge(GPIO_PRT_Type* base, uint32_t pinNum);
 600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetFilter(GPIO_PRT_Type* base, uint32_t value);
 601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetFilter(GPIO_PRT_Type* base);
 602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause0(void);
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 14


 604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause1(void);
 605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause2(void);
 606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptCause3(void);
 607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_interrupt */
 609:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 610:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 611:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 612:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_init
 613:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 614:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 615:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 616:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 617:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetHSIOM
 618:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 619:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 620:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the HSIOM connection to the pin.
 621:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 622:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Connects the specified High-Speed Input Output Multiplexer (HSIOM) selection
 623:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * to the pin.
 624:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 625:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 626:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 627:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 628:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 629:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 630:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 631:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 632:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 633:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 634:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 635:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 636:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 637:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 638:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 639:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 640:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 641:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 642:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum, en_hsiom_sel_t value)
 643:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 644:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 645:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 646:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 647:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 648:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 649:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_HSIOM_VALID(value));
 650:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 651:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 652:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 653:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 654:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 655:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 656:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL0(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 657:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL0(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 658:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 659:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 660:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 15


 661:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 662:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         tempReg = HSIOM_PRT_PORT_SEL1(portAddrHSIOM) & ~(CY_GPIO_HSIOM_MASK << (pinNum << CY_GPIO_H
 663:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         HSIOM_PRT_PORT_SEL1(portAddrHSIOM) = tempReg | ((value & CY_GPIO_HSIOM_MASK) << (pinNum << 
 664:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 665:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 666:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 667:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 668:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 669:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetHSIOM
 670:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 671:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 672:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current HSIOM multiplexer connection to the pin.
 673:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 674:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 675:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 676:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 677:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 678:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 679:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 680:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 681:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * HSIOM input selection
 682:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 683:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 684:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetHSIOM
 685:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 686:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 687:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE en_hsiom_sel_t Cy_GPIO_GetHSIOM(GPIO_PRT_Type* base, uint32_t pinNum)
 688:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 689:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t returnValue;
 690:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t portNum;
 691:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     HSIOM_PRT_V1_Type* portAddrHSIOM;
 692:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 693:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 694:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 695:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portNum = ((uint32_t)(base) - CY_GPIO_BASE) / GPIO_PRT_SECTION_SIZE;
 696:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     portAddrHSIOM = (HSIOM_PRT_V1_Type*)(CY_HSIOM_BASE + (HSIOM_PRT_SECTION_SIZE * portNum));
 697:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 698:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(pinNum < CY_GPIO_PRT_HALF)
 699:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 700:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL0(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 701:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 702:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 703:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 704:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         pinNum -= CY_GPIO_PRT_HALF;
 705:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         returnValue = (HSIOM_PRT_PORT_SEL1(portAddrHSIOM) >> (pinNum << CY_GPIO_HSIOM_OFFSET)) & CY
 706:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 707:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 708:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (en_hsiom_sel_t)returnValue;
 709:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 710:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 711:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 712:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 713:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_PortToAddr
 714:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 715:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 716:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Retrieves the port address based on the given port number.
 717:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 16


 718:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This is a helper function to calculate the port base address when given a port
 719:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * number. It is to be used when pin access needs to be calculated at runtime.
 720:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 721:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param portNum
 722:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Port number
 723:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 724:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 725:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Base address of the port register structure
 726:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 727:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 728:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_PortToAddr
 729:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 730:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 731:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE GPIO_PRT_Type* Cy_GPIO_PortToAddr(uint32_t portNum)
 732:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 733:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_Type* portBase;
 734:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 735:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(portNum < (uint32_t)IOSS_GPIO_GPIO_PORT_NR)
 736:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 737:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE + (GPIO_PRT_SECTION_SIZE * portNum));
 738:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 739:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 740:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 741:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         /* Error: Return default base address */
 742:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         portBase = (GPIO_PRT_Type *)(CY_GPIO_BASE);
 743:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 744:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 745:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (portBase);
 746:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 747:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 748:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_init */
 749:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 750:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
 751:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_gpio
 752:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
 753:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
 754:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 755:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 756:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Read
 757:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 758:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 759:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the input buffer of the pin.
 760:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 761:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 762:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 763:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 764:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 765:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register.
 766:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
 767:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 768:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 769:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level present on the pin
 770:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 771:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 772:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Read
 773:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 774:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 17


 775:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_Read(GPIO_PRT_Type* base, uint32_t pinNum)
 776:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 777:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
 778:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 779:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_IN(base) >> (pinNum)) & CY_GPIO_IN_MASK;
 780:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 781:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 782:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 783:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 784:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Write
 785:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 786:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 787:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Write a logic 0 or logic 1 state to the output driver.
 788:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 789:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 790:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 791:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 792:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 793:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 794:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 795:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 796:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 797:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 798:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 799:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level to drive out on the pin
 800:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 801:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 802:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Write
 803:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 804:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 805:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Write(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 806:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 807:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 808:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
 809:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 810:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Thread-safe: Directly access the pin registers instead of base->OUT */
 811:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     if(0UL == value)
 812:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 813:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
  80              		.loc 2 813 0
  81 003c 0222     		movs	r2, #2
  82 003e 074B     		ldr	r3, .L7+16
  83 0040 5A60     		str	r2, [r3, #4]
  84              	.LVL6:
  85              	.LBE31:
  86              	.LBE30:
  87              	.LBB32:
  88              	.LBB33:
 814:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 815:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     else
 816:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     {
 817:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****         GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
  89              		.loc 2 817 0
  90 0042 0822     		movs	r2, #8
  91 0044 803B     		subs	r3, r3, #128
  92 0046 9A60     		str	r2, [r3, #8]
  93 0048 DDE7     		b	.L2
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 18


  94              	.L8:
  95 004a 00BF     		.align	2
  96              	.L7:
  97 004c 00000000 		.word	.LANCHOR0
  98 0050 00000000 		.word	RED_data
  99 0054 00000000 		.word	IR_data
 100 0058 00000000 		.word	.LC0
 101 005c 80003240 		.word	1077018752
 102              	.LBE33:
 103              	.LBE32:
 104              		.cfi_endproc
 105              	.LFE660:
 106              		.size	Task_principal, .-Task_principal
 107              		.section	.text.UpdateDisplay,"ax",%progbits
 108              		.align	2
 109              		.global	UpdateDisplay
 110              		.thumb
 111              		.thumb_func
 112              		.type	UpdateDisplay, %function
 113              	UpdateDisplay:
 114              	.LFB661:
  58:main_cm4.c    ****             Cy_GPIO_Write(WORKING_LED_0_PORT,WORKING_LED_0_NUM,0);
  59:main_cm4.c    ****             Cy_GPIO_Write(ERROR_LED_0_PORT,ERROR_LED_0_NUM,1);
  60:main_cm4.c    ****         }
  61:main_cm4.c    **** 	}
  62:main_cm4.c    **** }
  63:main_cm4.c    **** 
  64:main_cm4.c    **** 
  65:main_cm4.c    **** 
  66:main_cm4.c    **** 
  67:main_cm4.c    **** /*******************************************************************************
  68:main_cm4.c    **** * Function Name: void UpdateDisplay(void)
  69:main_cm4.c    **** ********************************************************************************
  70:main_cm4.c    **** *
  71:main_cm4.c    **** * Summary: This function updates the display with the data in the display 
  72:main_cm4.c    **** *			buffer.  The function first transfers the content of the EmWin
  73:main_cm4.c    **** *			display buffer to the primary EInk display buffer.  Then it calls
  74:main_cm4.c    **** *			the Cy_EINK_ShowFrame function to update the display, and then
  75:main_cm4.c    **** *			it copies the EmWin display buffer to the Eink display cache buffer
  76:main_cm4.c    **** *
  77:main_cm4.c    **** * Parameters:
  78:main_cm4.c    **** *  None
  79:main_cm4.c    **** *
  80:main_cm4.c    **** * Return:
  81:main_cm4.c    **** *  None
  82:main_cm4.c    **** *
  83:main_cm4.c    **** * Side Effects:
  84:main_cm4.c    **** *  It takes about a second to refresh the display.  This is a blocking function
  85:main_cm4.c    **** *  and only returns after the display refresh
  86:main_cm4.c    **** *
  87:main_cm4.c    **** *******************************************************************************/
  88:main_cm4.c    **** void UpdateDisplay(cy_eink_update_t updateMethod, bool powerCycle)
  89:main_cm4.c    **** {
 115              		.loc 1 89 0
 116              		.cfi_startproc
 117              		@ args = 0, pretend = 0, frame = 0
 118              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 19


 119              	.LVL7:
 120 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 121              		.cfi_def_cfa_offset 24
 122              		.cfi_offset 3, -24
 123              		.cfi_offset 4, -20
 124              		.cfi_offset 5, -16
 125              		.cfi_offset 6, -12
 126              		.cfi_offset 7, -8
 127              		.cfi_offset 14, -4
 128 0002 0646     		mov	r6, r0
 129 0004 0F46     		mov	r7, r1
  90:main_cm4.c    ****     cy_eink_frame_t* pEmwinBuffer;
  91:main_cm4.c    **** 
  92:main_cm4.c    ****     /* Get the pointer to Emwin's display buffer */
  93:main_cm4.c    ****     pEmwinBuffer = (cy_eink_frame_t*)LCD_GetDisplayBuffer();
 130              		.loc 1 93 0
 131 0006 FFF7FEFF 		bl	LCD_GetDisplayBuffer
 132              	.LVL8:
 133 000a 0546     		mov	r5, r0
 134              	.LVL9:
  94:main_cm4.c    **** 
  95:main_cm4.c    ****     /* Update the EInk display */
  96:main_cm4.c    ****     Cy_EINK_ShowFrame(imageBufferCache, pEmwinBuffer, updateMethod, powerCycle);
 135              		.loc 1 96 0
 136 000c 064C     		ldr	r4, .L11
 137 000e 3B46     		mov	r3, r7
 138 0010 3246     		mov	r2, r6
 139 0012 0146     		mov	r1, r0
 140 0014 2046     		mov	r0, r4
 141              	.LVL10:
 142 0016 FFF7FEFF 		bl	Cy_EINK_ShowFrame
 143              	.LVL11:
  97:main_cm4.c    **** 
  98:main_cm4.c    ****     /* Copy the EmWin display buffer to the imageBuffer cache*/
  99:main_cm4.c    ****     memcpy(imageBufferCache, pEmwinBuffer, CY_EINK_FRAME_SIZE);
 144              		.loc 1 99 0
 145 001a 41F2B062 		movw	r2, #5808
 146 001e 2946     		mov	r1, r5
 147 0020 2046     		mov	r0, r4
 148 0022 FFF7FEFF 		bl	memcpy
 149              	.LVL12:
 150 0026 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 151              	.LVL13:
 152              	.L12:
 153              		.align	2
 154              	.L11:
 155 0028 00000000 		.word	.LANCHOR1
 156              		.cfi_endproc
 157              	.LFE661:
 158              		.size	UpdateDisplay, .-UpdateDisplay
 159              		.section	.text.ClearScreen,"ax",%progbits
 160              		.align	2
 161              		.global	ClearScreen
 162              		.thumb
 163              		.thumb_func
 164              		.type	ClearScreen, %function
 165              	ClearScreen:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 20


 166              	.LFB662:
 100:main_cm4.c    **** }
 101:main_cm4.c    **** 
 102:main_cm4.c    **** 
 103:main_cm4.c    **** /*******************************************************************************
 104:main_cm4.c    **** * Function Name: void ClearScreen(void)
 105:main_cm4.c    **** ********************************************************************************
 106:main_cm4.c    **** *
 107:main_cm4.c    **** * Summary: This function clears the screen
 108:main_cm4.c    **** *
 109:main_cm4.c    **** * Parameters:
 110:main_cm4.c    **** *  None
 111:main_cm4.c    **** *
 112:main_cm4.c    **** * Return:
 113:main_cm4.c    **** *  None
 114:main_cm4.c    **** *
 115:main_cm4.c    **** *******************************************************************************/
 116:main_cm4.c    **** void ClearScreen(void)
 117:main_cm4.c    **** {
 167              		.loc 1 117 0
 168              		.cfi_startproc
 169              		@ args = 0, pretend = 0, frame = 0
 170              		@ frame_needed = 0, uses_anonymous_args = 0
 171 0000 08B5     		push	{r3, lr}
 172              		.cfi_def_cfa_offset 8
 173              		.cfi_offset 3, -8
 174              		.cfi_offset 14, -4
 118:main_cm4.c    ****     GUI_SetColor(GUI_BLACK);
 175              		.loc 1 118 0
 176 0002 0020     		movs	r0, #0
 177 0004 FFF7FEFF 		bl	GUI_SetColor
 178              	.LVL14:
 119:main_cm4.c    ****     GUI_SetBkColor(GUI_WHITE);
 179              		.loc 1 119 0
 180 0008 6FF07F40 		mvn	r0, #-16777216
 181 000c FFF7FEFF 		bl	GUI_SetBkColor
 182              	.LVL15:
 120:main_cm4.c    ****     GUI_Clear();
 183              		.loc 1 120 0
 184 0010 FFF7FEFF 		bl	GUI_Clear
 185              	.LVL16:
 121:main_cm4.c    ****     UpdateDisplay(CY_EINK_FULL_4STAGE, true);
 186              		.loc 1 121 0
 187 0014 0121     		movs	r1, #1
 188 0016 0846     		mov	r0, r1
 189 0018 FFF7FEFF 		bl	UpdateDisplay
 190              	.LVL17:
 191 001c 08BD     		pop	{r3, pc}
 192              		.cfi_endproc
 193              	.LFE662:
 194              		.size	ClearScreen, .-ClearScreen
 195 001e 00BF     		.section	.text.WaitforSwitchPressAndRelease,"ax",%progbits
 196              		.align	2
 197              		.global	WaitforSwitchPressAndRelease
 198              		.thumb
 199              		.thumb_func
 200              		.type	WaitforSwitchPressAndRelease, %function
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 21


 201              	WaitforSwitchPressAndRelease:
 202              	.LFB663:
 122:main_cm4.c    **** }
 123:main_cm4.c    **** /*******************************************************************************
 124:main_cm4.c    **** * Function Name: void WaitforSwitchPressAndRelease(void)
 125:main_cm4.c    **** ********************************************************************************
 126:main_cm4.c    **** *
 127:main_cm4.c    **** * Summary: This implements a simple "Wait for button press and release"
 128:main_cm4.c    **** *			function.  It first waits for the button to be pressed and then
 129:main_cm4.c    **** *			waits for the button to be released.
 130:main_cm4.c    **** *
 131:main_cm4.c    **** * Parameters:
 132:main_cm4.c    **** *  None
 133:main_cm4.c    **** *
 134:main_cm4.c    **** * Return:
 135:main_cm4.c    **** *  None
 136:main_cm4.c    **** *
 137:main_cm4.c    **** * Side Effects:
 138:main_cm4.c    **** *  This is a blocking function and exits only on a button press and release
 139:main_cm4.c    **** *
 140:main_cm4.c    **** *******************************************************************************/
 141:main_cm4.c    **** void WaitforSwitchPressAndRelease(void)
 142:main_cm4.c    **** {
 203              		.loc 1 142 0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 0
 206              		@ frame_needed = 0, uses_anonymous_args = 0
 207 0000 08B5     		push	{r3, lr}
 208              		.cfi_def_cfa_offset 8
 209              		.cfi_offset 3, -8
 210              		.cfi_offset 14, -4
 211              	.L16:
 143:main_cm4.c    ****     /* Wait for SW2 to be pressed */
 144:main_cm4.c    ****     while(Status_SW2_Read() != 0);
 212              		.loc 1 144 0 discriminator 1
 213 0002 FFF7FEFF 		bl	Status_SW2_Read
 214              	.LVL18:
 215 0006 0028     		cmp	r0, #0
 216 0008 FBD1     		bne	.L16
 217              	.L17:
 145:main_cm4.c    ****     
 146:main_cm4.c    ****     /* Wait for SW2 to be released */
 147:main_cm4.c    ****     while(Status_SW2_Read() == 0);
 218              		.loc 1 147 0 discriminator 1
 219 000a FFF7FEFF 		bl	Status_SW2_Read
 220              	.LVL19:
 221 000e 0028     		cmp	r0, #0
 222 0010 FBD0     		beq	.L17
 148:main_cm4.c    **** }
 223              		.loc 1 148 0
 224 0012 08BD     		pop	{r3, pc}
 225              		.cfi_endproc
 226              	.LFE663:
 227              		.size	WaitforSwitchPressAndRelease, .-WaitforSwitchPressAndRelease
 228              		.section	.text.drawGraph,"ax",%progbits
 229              		.align	2
 230              		.global	drawGraph
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 22


 231              		.thumb
 232              		.thumb_func
 233              		.type	drawGraph, %function
 234              	drawGraph:
 235              	.LFB664:
 149:main_cm4.c    **** 
 150:main_cm4.c    **** // PARTIE 1, code 1.1
 151:main_cm4.c    **** void drawGraph(float *vector150elements){
 236              		.loc 1 151 0
 237              		.cfi_startproc
 238              		@ args = 0, pretend = 0, frame = 0
 239              		@ frame_needed = 0, uses_anonymous_args = 0
 240              	.LVL20:
 241 0000 70B5     		push	{r4, r5, r6, lr}
 242              		.cfi_def_cfa_offset 16
 243              		.cfi_offset 4, -16
 244              		.cfi_offset 5, -12
 245              		.cfi_offset 6, -8
 246              		.cfi_offset 14, -4
 247 0002 0646     		mov	r6, r0
 152:main_cm4.c    ****     GUI_SetPenSize(1);
 248              		.loc 1 152 0
 249 0004 0120     		movs	r0, #1
 250              	.LVL21:
 251 0006 FFF7FEFF 		bl	GUI_SetPenSize
 252              	.LVL22:
 153:main_cm4.c    ****     GUI_DrawRect(7, 5, 257, 155);
 253              		.loc 1 153 0
 254 000a 9B23     		movs	r3, #155
 255 000c 40F20112 		movw	r2, #257
 256 0010 0521     		movs	r1, #5
 257 0012 0720     		movs	r0, #7
 258 0014 FFF7FEFF 		bl	GUI_DrawRect
 259              	.LVL23:
 260              	.LBB34:
 154:main_cm4.c    ****     int x1 = 7;
 155:main_cm4.c    ****     int y1 = 0;
 156:main_cm4.c    ****     int x2 = 9;
 157:main_cm4.c    ****     int y2 = 0;
 158:main_cm4.c    ****     for(uint i=0;i<125;i++){
 261              		.loc 1 158 0
 262 0018 0024     		movs	r4, #0
 263              	.LBE34:
 156:main_cm4.c    ****     int y2 = 0;
 264              		.loc 1 156 0
 265 001a 0925     		movs	r5, #9
 154:main_cm4.c    ****     int x1 = 7;
 266              		.loc 1 154 0
 267 001c 0720     		movs	r0, #7
 268              	.LBB35:
 269              		.loc 1 158 0
 270 001e 21E0     		b	.L20
 271              	.LVL24:
 272              	.L21:
 159:main_cm4.c    ****         y1 = (vector150elements[i]*75)+79;
 273              		.loc 1 159 0 discriminator 3
 274 0020 06EB8403 		add	r3, r6, r4, lsl #2
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 23


 275 0024 D3ED007A 		vldr.32	s15, [r3]
 276 0028 9FED127A 		vldr.32	s14, .L23
 277 002c 67EE877A 		vmul.f32	s15, s15, s14
 278 0030 9FED116A 		vldr.32	s12, .L23+4
 279 0034 77EE867A 		vadd.f32	s15, s15, s12
 280              	.LVL25:
 160:main_cm4.c    ****         y2 = (vector150elements[i+1]*75)+79;       
 281              		.loc 1 160 0 discriminator 3
 282 0038 0134     		adds	r4, r4, #1
 283              	.LVL26:
 284 003a 06EB8403 		add	r3, r6, r4, lsl #2
 285 003e D3ED006A 		vldr.32	s13, [r3]
 286 0042 26EE877A 		vmul.f32	s14, s13, s14
 287 0046 37EE067A 		vadd.f32	s14, s14, s12
 288              	.LVL27:
 161:main_cm4.c    ****         GUI_DrawLine(x1,y1,x2,y2);
 289              		.loc 1 161 0 discriminator 3
 290 004a BDEEC77A 		vcvt.s32.f32	s14, s14
 291              	.LVL28:
 292 004e 17EE103A 		vmov	r3, s14	@ int
 293 0052 2A46     		mov	r2, r5
 294 0054 FDEEE77A 		vcvt.s32.f32	s15, s15
 295              	.LVL29:
 296 0058 17EE901A 		vmov	r1, s15	@ int
 297 005c FFF7FEFF 		bl	GUI_DrawLine
 298              	.LVL30:
 162:main_cm4.c    ****         x1 = x2;
 299              		.loc 1 162 0 discriminator 3
 300 0060 2846     		mov	r0, r5
 163:main_cm4.c    ****         x2 = x2 + 2;
 301              		.loc 1 163 0 discriminator 3
 302 0062 0235     		adds	r5, r5, #2
 303              	.LVL31:
 304              	.L20:
 158:main_cm4.c    ****         y1 = (vector150elements[i]*75)+79;
 305              		.loc 1 158 0 discriminator 1
 306 0064 7C2C     		cmp	r4, #124
 307 0066 DBD9     		bls	.L21
 308              	.LBE35:
 164:main_cm4.c    ****     }
 165:main_cm4.c    ****     UpdateDisplay(CY_EINK_FULL_4STAGE, true);
 309              		.loc 1 165 0
 310 0068 0121     		movs	r1, #1
 311 006a 0846     		mov	r0, r1
 312              	.LVL32:
 313 006c FFF7FEFF 		bl	UpdateDisplay
 314              	.LVL33:
 315 0070 70BD     		pop	{r4, r5, r6, pc}
 316              	.LVL34:
 317              	.L24:
 318 0072 00BF     		.align	2
 319              	.L23:
 320 0074 00009642 		.word	1117126656
 321 0078 00009E42 		.word	1117650944
 322              		.cfi_endproc
 323              	.LFE664:
 324              		.size	drawGraph, .-drawGraph
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 24


 325              		.section	.text.updateParameters,"ax",%progbits
 326              		.align	2
 327              		.global	updateParameters
 328              		.thumb
 329              		.thumb_func
 330              		.type	updateParameters, %function
 331              	updateParameters:
 332              	.LFB665:
 166:main_cm4.c    **** }
 167:main_cm4.c    **** 
 168:main_cm4.c    **** // PARTIE 1, code 1.2
 169:main_cm4.c    **** void updateParameters(int param1, int param2){
 333              		.loc 1 169 0
 334              		.cfi_startproc
 335              		@ args = 0, pretend = 0, frame = 104
 336              		@ frame_needed = 0, uses_anonymous_args = 0
 337              	.LVL35:
 338 0000 00B5     		push	{lr}
 339              		.cfi_def_cfa_offset 4
 340              		.cfi_offset 14, -4
 341 0002 9BB0     		sub	sp, sp, #108
 342              		.cfi_def_cfa_offset 112
 170:main_cm4.c    **** 
 171:main_cm4.c    ****     char str[100];
 172:main_cm4.c    ****     sprintf(str,"DutyCycle: %d %%       Moyenne: %d mV",param1, param2);
 343              		.loc 1 172 0
 344 0004 0B46     		mov	r3, r1
 345 0006 0246     		mov	r2, r0
 346 0008 0749     		ldr	r1, .L27
 347              	.LVL36:
 348 000a 01A8     		add	r0, sp, #4
 349              	.LVL37:
 350 000c FFF7FEFF 		bl	sprintf
 351              	.LVL38:
 173:main_cm4.c    ****     
 174:main_cm4.c    ****     GUI_DispStringHCenterAt(str, 129, 160);
 352              		.loc 1 174 0
 353 0010 A022     		movs	r2, #160
 354 0012 8121     		movs	r1, #129
 355 0014 01A8     		add	r0, sp, #4
 356 0016 FFF7FEFF 		bl	GUI_DispStringHCenterAt
 357              	.LVL39:
 175:main_cm4.c    ****     UpdateDisplay(CY_EINK_FULL_4STAGE, true);
 358              		.loc 1 175 0
 359 001a 0121     		movs	r1, #1
 360 001c 0846     		mov	r0, r1
 361 001e FFF7FEFF 		bl	UpdateDisplay
 362              	.LVL40:
 176:main_cm4.c    **** }
 363              		.loc 1 176 0
 364 0022 1BB0     		add	sp, sp, #108
 365              		.cfi_def_cfa_offset 4
 366              		@ sp needed
 367 0024 5DF804FB 		ldr	pc, [sp], #4
 368              	.L28:
 369              		.align	2
 370              	.L27:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 25


 371 0028 18000000 		.word	.LC1
 372              		.cfi_endproc
 373              	.LFE665:
 374              		.size	updateParameters, .-updateParameters
 375              		.section	.text.main,"ax",%progbits
 376              		.align	2
 377              		.global	main
 378              		.thumb
 379              		.thumb_func
 380              		.type	main, %function
 381              	main:
 382              	.LFB666:
 177:main_cm4.c    **** 
 178:main_cm4.c    **** /*******************************************************************************
 179:main_cm4.c    **** * Function Name: int main(void)
 180:main_cm4.c    **** ********************************************************************************
 181:main_cm4.c    **** *
 182:main_cm4.c    **** * Summary: À Remplir
 183:main_cm4.c    **** *
 184:main_cm4.c    **** * Parameters:
 185:main_cm4.c    **** *  None
 186:main_cm4.c    **** *
 187:main_cm4.c    **** * Return:
 188:main_cm4.c    **** *  None
 189:main_cm4.c    **** *
 190:main_cm4.c    **** *******************************************************************************/
 191:main_cm4.c    **** int main(void)
 192:main_cm4.c    **** {
 383              		.loc 1 192 0
 384              		.cfi_startproc
 385              		@ args = 0, pretend = 0, frame = 0
 386              		@ frame_needed = 0, uses_anonymous_args = 0
 387 0000 10B5     		push	{r4, lr}
 388              		.cfi_def_cfa_offset 8
 389              		.cfi_offset 4, -8
 390              		.cfi_offset 14, -4
 391 0002 82B0     		sub	sp, sp, #8
 392              		.cfi_def_cfa_offset 16
 393              	.LBB36:
 394              	.LBB37:
 395              		.file 3 "Generated_Source\\PSoC6\\pdl\\cmsis/include/cmsis_gcc.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @version  V5.0.3
   5:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * @date     16. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 26


  17:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  28:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  38:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
  39:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ASM
  41:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  43:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  46:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  49:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif                                           
  52:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  55:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __USED
  56:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  58:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  61:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  64:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  67:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  70:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 27


  74:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  78:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  86:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
  94:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 102:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 110:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 113:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 116:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 117:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 118:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 122:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 123:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 125:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 129:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 28


 131:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 396              		.loc 3 131 0
 397              		.syntax unified
 398              	@ 131 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 399 0004 62B6     		cpsie i
 400              	@ 0 "" 2
 401              		.thumb
 402              		.syntax unified
 403              	.LBE37:
 404              	.LBE36:
 193:main_cm4.c    ****     
 194:main_cm4.c    ****     __enable_irq(); /* Enable global interrupts. */
 195:main_cm4.c    ****     
 196:main_cm4.c    ****     /* Clear any pending interrupts */
 197:main_cm4.c    **** 
 198:main_cm4.c    ****         
 199:main_cm4.c    ****     
 200:main_cm4.c    ****     UART_Start(); 
 405              		.loc 1 200 0
 406 0006 FFF7FEFF 		bl	UART_Start
 407              	.LVL41:
 408              	.LBB38:
 409              	.LBB39:
 410              		.loc 2 817 0
 411 000a 0422     		movs	r2, #4
 412 000c 2D4B     		ldr	r3, .L36
 413 000e 9A60     		str	r2, [r3, #8]
 414              	.LVL42:
 415              	.LBE39:
 416              	.LBE38:
 201:main_cm4.c    ****     Cy_GPIO_Write(MAX_power_0_PORT,MAX_power_0_NUM, 1); //Alimentation du MAX30102
 202:main_cm4.c    ****     printf("___Communication I2C__\r\n");
 417              		.loc 1 202 0
 418 0010 2D48     		ldr	r0, .L36+4
 419 0012 FFF7FEFF 		bl	puts
 420              	.LVL43:
 421              	.LBB40:
 203:main_cm4.c    ****     
 204:main_cm4.c    ****     for(int i =1;i<6;i++)
 422              		.loc 1 204 0
 423 0016 0124     		movs	r4, #1
 424 0018 08E0     		b	.L30
 425              	.LVL44:
 426              	.L31:
 205:main_cm4.c    ****     {
 206:main_cm4.c    ****         printf("%d\r\n",i);
 427              		.loc 1 206 0 discriminator 3
 428 001a 2146     		mov	r1, r4
 429 001c 2B48     		ldr	r0, .L36+8
 430 001e FFF7FEFF 		bl	printf
 431              	.LVL45:
 207:main_cm4.c    ****         Cy_SysLib_Delay(1000);   
 432              		.loc 1 207 0 discriminator 3
 433 0022 4FF47A70 		mov	r0, #1000
 434 0026 FFF7FEFF 		bl	Cy_SysLib_Delay
 435              	.LVL46:
 204:main_cm4.c    ****     {
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 29


 436              		.loc 1 204 0 discriminator 3
 437 002a 0134     		adds	r4, r4, #1
 438              	.LVL47:
 439              	.L30:
 204:main_cm4.c    ****     {
 440              		.loc 1 204 0 is_stmt 0 discriminator 1
 441 002c 052C     		cmp	r4, #5
 442 002e F4DD     		ble	.L31
 443              	.LBE40:
 208:main_cm4.c    ****     }
 209:main_cm4.c    ****     
 210:main_cm4.c    ****     NVIC_DisableIRQ(SysInt_AnyMotionINT_cfg.intrSrc);
 444              		.loc 1 210 0 is_stmt 1
 445 0030 274B     		ldr	r3, .L36+12
 446 0032 B3F90030 		ldrsh	r3, [r3]
 447              	.LVL48:
 448              	.LBB41:
 449              	.LBB42:
 450              		.file 4 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.5
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     08. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 30


  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 31


  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 32


 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 33


 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 34


 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 35


 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 36


 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 37


 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 38


 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 39


 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 40


 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 41


 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 42


 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 43


 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 44


 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 45


 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 46


 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 47


1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 48


1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 49


1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 50


1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 51


1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 52


1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 53


1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 54


1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 55


1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 56


1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 57


1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 58


1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Interrupt Enable status
1688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt is enabled.
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 59


1692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Disable Interrupt
1709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 451              		.loc 4 1715 0
 452 0036 002B     		cmp	r3, #0
 453 0038 0DDB     		blt	.L32
1716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 454              		.loc 4 1717 0
 455 003a 5A09     		lsrs	r2, r3, #5
 456 003c 03F01F03 		and	r3, r3, #31
 457              	.LVL49:
 458 0040 0121     		movs	r1, #1
 459 0042 01FA03F3 		lsl	r3, r1, r3
 460 0046 2032     		adds	r2, r2, #32
 461 0048 2249     		ldr	r1, .L36+16
 462 004a 41F82230 		str	r3, [r1, r2, lsl #2]
 463              	.LBB43:
 464              	.LBB44:
 132:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 133:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 134:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 135:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 136:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 140:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 142:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 144:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 145:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 146:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 147:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 60


 149:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Control Register value
 150:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 151:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 153:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 154:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 155:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 157:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 158:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 159:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 162:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 166:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 168:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 169:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 170:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 172:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 173:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 174:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 175:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 177:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 181:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 183:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 185:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 186:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 189:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 193:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 195:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 197:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 198:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 199:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 200:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 201:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 205:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 61


 206:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 207:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 208:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 209:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 211:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 212:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 213:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 214:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 215:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               APSR Register value
 218:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 219:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 221:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 222:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 223:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 225:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 226:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 227:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 228:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 229:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 233:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 235:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 236:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 237:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 239:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 240:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 241:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 242:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 243:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 246:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 247:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 249:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 250:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 251:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 253:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 254:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 255:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 258:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSP Register value
 261:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 262:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 62


 263:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 264:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 265:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 266:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 268:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 269:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 270:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 271:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 272:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 273:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 277:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 279:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 281:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 283:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 285:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 289:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 291:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 293:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 294:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 296:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 297:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 300:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 301:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 303:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 304:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 305:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 307:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 308:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 309:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 310:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 312:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSP Register value
 315:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 319:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 63


 320:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 322:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 323:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 324:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 325:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 326:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 327:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 331:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 333:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 335:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 337:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 339:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 343:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 345:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 347:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 348:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 350:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 352:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               SP Register value
 355:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 356:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 358:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 359:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 360:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 362:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 363:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 365:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 366:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 370:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 372:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 374:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 375:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 376:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 64


 377:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 378:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 382:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 384:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 385:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 386:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 388:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 389:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 391:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 393:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 397:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 399:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 400:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 401:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 403:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 404:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 405:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 406:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 407:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 408:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 412:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 414:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 416:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 417:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 418:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 420:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 424:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 426:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 428:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 429:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 431:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 65


 434:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 435:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 439:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 441:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 443:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 444:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 445:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 446:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 450:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 452:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 454:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 455:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 456:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 457:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 461:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 463:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 464:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 467:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 468:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 470:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 472:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 476:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 478:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 479:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 480:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 482:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 483:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 484:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 486:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 487:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 66


 491:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 493:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 495:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 496:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 499:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 503:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 505:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 507:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 508:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 510:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 511:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 516:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 518:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 520:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 521:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 522:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 523:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 527:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 529:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 530:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 531:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 533:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 534:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 536:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 538:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 542:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 544:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 545:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 546:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 67


 548:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 549:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 550:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 551:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 553:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 557:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 559:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 561:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 562:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 563:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 565:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 569:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 571:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 573:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 574:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 575:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 579:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 584:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 588:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 589:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 592:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 594:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 598:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 599:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 600:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 602:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 603:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 604:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 68


 605:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 607:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 611:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 614:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 616:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 619:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 620:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 621:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 623:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 624:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 625:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 626:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 628:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 629:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 633:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   
 634:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 637:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 639:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 644:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 646:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 647:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 648:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 651:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 658:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 660:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 69


 662:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 664:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 666:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 667:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 668:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 669:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 670:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 671:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 675:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 676:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 679:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 681:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 685:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 686:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 687:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 689:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 690:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 691:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 692:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 693:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 695:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 699:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 702:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 704:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return 0U;
 707:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 708:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   register uint32_t result;
 709:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return result;
 711:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 712:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 713:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 714:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 715:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 70


 719:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   mode.
 721:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 722:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 725:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 727:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 732:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 734:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 735:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 736:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 739:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 746:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 748:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 752:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 754:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 755:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 756:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 757:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 760:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 761:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 762:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 763:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 764:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 765:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Get FPSCR
 766:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 767:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 768:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 769:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 770:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 771:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 772:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 773:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 774:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 775:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 71


 776:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 777:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   uint32_t result;
 778:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 779:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 780:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(result);
 781:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 782:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 783:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   return(0U);
 784:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 785:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 786:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 787:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 789:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Set FPSCR
 790:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 791:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 792:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 793:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 794:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 795:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 796:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 797:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr) || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >=
 798:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 799:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 800:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 801:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 802:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 803:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 804:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   (void)fpscr;
 805:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 806:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 807:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 809:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 810:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 811:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 812:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 813:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 814:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 815:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 816:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 817:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 818:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   Access to dedicated instructions
 819:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   @{
 820:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** */
 821:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 822:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 823:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 824:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 825:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 826:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 827:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 828:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 829:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #else
 830:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 831:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 832:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 72


 833:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #endif
 834:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 835:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 836:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   No Operation
 837:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 838:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 839:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 840:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 841:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 842:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 843:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 844:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 845:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 846:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 848:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 849:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Wait For Event
 850:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 851:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 852:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 853:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 854:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 856:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 857:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Send Event
 858:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 859:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 860:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 861:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 862:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 863:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 864:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 865:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 866:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 867:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            after the instruction has been completed.
 868:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 869:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 870:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 872:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 873:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 874:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** 
 875:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** /**
 876:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 877:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 878:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 879:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****  */
 880:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 881:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** {
 882:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 465              		.loc 3 882 0
 466              		.syntax unified
 467              	@ 882 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 468 004e BFF34F8F 		dsb 0xF
 469              	@ 0 "" 2
 470              		.thumb
 471              		.syntax unified
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 73


 472              	.LBE44:
 473              	.LBE43:
 474              	.LBB45:
 475              	.LBB46:
 871:Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h **** }
 476              		.loc 3 871 0
 477              		.syntax unified
 478              	@ 871 "Generated_Source\PSoC6\pdl\cmsis/include/cmsis_gcc.h" 1
 479 0052 BFF36F8F 		isb 0xF
 480              	@ 0 "" 2
 481              		.thumb
 482              		.syntax unified
 483              	.L32:
 484              	.LVL50:
 485              	.LBE46:
 486              	.LBE45:
 487              	.LBE42:
 488              	.LBE41:
 489              	.LBB47:
 490              	.LBB48:
 818:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     }
 819:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 820:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 821:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 822:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 823:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ReadOut
 824:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 825:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 826:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Reads the current logic level on the pin output driver.
 827:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 828:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 829:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 830:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 831:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 832:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 833:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 834:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 835:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Logic level on the pin output driver
 836:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 837:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 838:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ReadOut
 839:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 840:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 841:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_ReadOut(GPIO_PRT_Type* base, uint32_t pinNum)
 842:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 843:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 844:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 845:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_OUT(base) >> pinNum) & CY_GPIO_OUT_MASK;
 846:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 847:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 848:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 849:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 850:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Set
 851:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 852:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 853:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state high.
 854:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 74


 855:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 856:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 857:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 858:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 859:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 860:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 861:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 862:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 863:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 864:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 865:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Set
 866:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 867:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 868:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Set(GPIO_PRT_Type* base, uint32_t pinNum)
 869:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 870:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 871:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 872:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_SET(base) = CY_GPIO_OUT_MASK << pinNum;
 873:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 874:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 875:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 876:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 877:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Clr
 878:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 879:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 880:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output to logic state Low.
 881:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 882:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 883:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
 884:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 885:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 886:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 887:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 888:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 889:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 890:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 891:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 892:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Clr
 893:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 894:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 895:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Clr(GPIO_PRT_Type* base, uint32_t pinNum)
 896:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 897:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 898:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 899:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_CLR(base) = CY_GPIO_OUT_MASK << pinNum;
 900:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 901:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 902:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 903:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 904:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_Inv
 905:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 906:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 907:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Set a pin output logic state to the inverse of the current output
 908:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * logic state.
 909:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 910:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function should be used only for software driven pins. It does not have
 911:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * any effect on peripheral driven pins.
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 75


 912:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 913:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 914:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 915:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 916:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 917:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 918:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 919:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 920:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_Inv
 921:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 922:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 923:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_Inv(GPIO_PRT_Type* base, uint32_t pinNum)
 924:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 925:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 926:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 927:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_OUT_INV(base) = CY_GPIO_OUT_MASK << pinNum;
 928:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 929:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 930:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 931:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 932:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDrivemode
 933:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 934:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 935:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive mode and input buffer enable.
 936:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 937:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The output buffer drive mode and input buffer enable are combined into a single
 938:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * parameter. The drive mode controls the behavior of the pin in general.
 939:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Enabling the input buffer allows the digital pin state to be read but also
 940:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * contributes to extra current consumption.
 941:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 942:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 943:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 944:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 945:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 946:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 947:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 948:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
 949:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 950:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 951:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
 952:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
 953:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
 954:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 955:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 956:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 957:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 958:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 959:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
 960:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 961:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
 962:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
 963:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 964:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 965:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DM_VALID(value));
 966:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 967:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = pinNum << CY_GPIO_DRIVE_MODE_OFFSET;
 968:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG(base) & ~(CY_GPIO_CFG_DM_MASK << pinLoc));
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 76


 969:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG(base) = tempReg | ((value & CY_GPIO_CFG_DM_MASK) << pinLoc);
 970:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 971:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 972:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 973:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
 974:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDrivemode
 975:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
 976:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 977:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive mode and input buffer enable state.
 978:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 979:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
 980:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
 981:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 982:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
 983:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
 984:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 985:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
 986:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive mode. Options are detailed in \ref group_gpio_driveModes macros
 987:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 988:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
 989:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDrivemode
 990:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
 991:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
 992:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDrivemode(GPIO_PRT_Type* base, uint32_t pinNum)
 993:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
 994:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
 995:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
 996:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG(base) >> (pinNum << CY_GPIO_DRIVE_MODE_OFFSET)) & CY_GPIO_CFG_DM_MASK;
 997:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
 998:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
 999:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1000:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1001:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtrip
1002:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1003:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1004:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the GPIO pin input buffer voltage threshold mode.
1005:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1006:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1007:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1008:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1009:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1010:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1011:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1012:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1013:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1014:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1015:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1016:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1017:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1018:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1019:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1020:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1021:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1022:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1023:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtrip(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1024:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1025:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 77


1026:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1027:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1028:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1029:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1030:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_IN(base) & ~(CY_GPIO_CFG_IN_VTRIP_SEL_MASK << pinNum);
1031:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_IN(base) = tempReg | ((value & CY_GPIO_CFG_IN_VTRIP_SEL_MASK) << pinNum);
1032:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1033:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1034:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1035:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1036:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtrip
1037:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1038:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1039:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin input buffer voltage threshold mode.
1040:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1041:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1042:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1043:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1044:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1045:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1046:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1047:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1048:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin voltage threshold mode. Options are detailed in \ref group_gpio_vtrip macros
1049:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1050:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1051:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtrip
1052:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1053:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1054:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtrip(GPIO_PRT_Type* base, uint32_t pinNum)
1055:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1056:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1057:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1058:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_IN(base) >> pinNum) & CY_GPIO_CFG_IN_VTRIP_SEL_MASK;
1059:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1060:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1061:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1062:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1063:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetSlewRate
1064:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1065:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1066:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer slew rate.
1067:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1068:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1069:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function has no effect for the GPIO ports, where the slew rate
1070:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * configuration is not available. Refer to device datasheet for details.
1071:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1072:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1073:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1074:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1075:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1076:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1077:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1078:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1079:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1080:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1081:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1082:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 78


1083:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1084:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1085:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1086:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1087:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1088:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1089:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1090:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1091:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1092:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1093:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1094:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1095:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1096:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_SLOW_MASK << pinNum);
1097:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_SLOW_MASK) << pinNum);
1098:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1099:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1100:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1101:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1102:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetSlewRate
1103:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1104:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1105:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer slew rate.
1106:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1107:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1108:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1109:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1110:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1111:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1112:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1113:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1114:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin slew rate. Options are detailed in \ref group_gpio_slewRate macros
1115:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1116:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1117:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetSlewRate
1118:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1119:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1120:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetSlewRate(GPIO_PRT_Type* base, uint32_t pinNum)
1121:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1122:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1123:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1124:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_OUT(base) >> pinNum) & CY_GPIO_CFG_OUT_SLOW_MASK;
1125:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1126:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1127:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1128:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1129:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetDriveSel
1130:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1131:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1132:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the pin output buffer drive strength.
1133:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1134:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1135:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1136:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1137:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1138:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1139:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 79


1140:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1141:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1142:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1143:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1144:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1145:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1146:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1147:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1148:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1149:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1150:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1151:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1152:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1153:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1154:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1155:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1156:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1157:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_DRIVE_SEL_VALID(value));
1158:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1159:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET;
1160:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_OUT(base) & ~(CY_GPIO_CFG_OUT_DRIVE_SEL_MASK << pinLoc);
1161:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_OUT(base) = tempReg | ((value & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK) << pinLoc);
1162:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1163:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1164:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1165:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1166:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetDriveSel
1167:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1168:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1169:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the pin output buffer drive strength.
1170:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1171:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1172:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1173:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1174:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1175:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1176:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1177:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1178:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pin drive strength. Options are detailed in \ref group_gpio_driveStrength macros
1179:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1180:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1181:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetDriveSel
1182:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1183:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1184:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetDriveSel(GPIO_PRT_Type* base, uint32_t pinNum)
1185:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1186:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1187:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1188:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return ((GPIO_PRT_CFG_OUT(base) >> ((uint32_t)(pinNum << 1u) + CY_GPIO_CFG_OUT_DRIVE_OFFSET)) 
1189:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****             & CY_GPIO_CFG_OUT_DRIVE_SEL_MASK);
1190:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1191:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1192:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_gpio */
1193:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1194:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1195:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_sio
1196:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 80


1197:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1198:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1199:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1200:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVregEn
1201:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1202:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1203:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair output buffer regulation mode.
1204:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1205:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1206:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1207:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1208:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1209:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1210:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1211:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1212:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1213:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1214:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
1215:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1216:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1217:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1218:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1219:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1220:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1221:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1222:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1223:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1224:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVregEn(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1225:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1226:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1227:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1228:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1229:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1230:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1231:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1232:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = (pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET;
1233:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREG_EN_MASK << pinLoc);
1234:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREG_EN_MASK) << pinLoc);
1235:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1236:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1237:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1238:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1239:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVregEn
1240:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1241:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1242:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair output buffer regulation mode.
1243:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1244:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1245:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1246:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1247:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1248:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1249:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1250:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1251:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1252:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1253:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair output buffer regulator mode. Options are detailed in \ref group_gpio_sioVreg macros
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 81


1254:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1255:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1256:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVregEn
1257:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1258:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1259:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVregEn(GPIO_PRT_Type* base, uint32_t pinNum)
1260:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1261:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1262:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1263:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSE
1264:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1265:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1266:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1267:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1268:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetIbufMode
1269:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1270:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1271:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer mode.
1272:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1273:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1274:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1275:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1276:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1277:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1278:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1279:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1280:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1281:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1282:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1283:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1284:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1285:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1286:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1287:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1288:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1289:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1290:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1291:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1292:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1293:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1294:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1295:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1296:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1297:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1298:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1299:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1300:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_IBUF_SHIFT;
1301:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_IBUF_MASK << pinLoc));
1302:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_IBUF_MASK) << pinLoc);
1303:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1304:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1305:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1306:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1307:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetIbufMode
1308:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1309:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1310:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer mode.
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 82


1311:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1312:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1313:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1314:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1315:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1316:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1317:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1318:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1319:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1320:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1321:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer mode. Options are detailed in \ref group_gpio_sioIbuf macros
1322:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1323:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1324:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetIbufMode
1325:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1326:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1327:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetIbufMode(GPIO_PRT_Type* base, uint32_t pinNum)
1328:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1329:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1330:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1331:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1332:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1333:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1334:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1335:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1336:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVtripSel
1337:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1338:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1339:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO pin pair input buffer trip point.
1340:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1341:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1342:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1343:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1344:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1345:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1346:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1347:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1348:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1349:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1350:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1351:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1352:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1353:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1354:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1355:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1356:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1357:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1358:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1359:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1360:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1361:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1362:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1363:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1364:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1365:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1366:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VALUE_VALID(value));
1367:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 83


1368:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VTRIP_SEL_SH
1369:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VTRIP_SEL_MASK << pinLoc));
1370:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VTRIP_SEL_MASK) << pinLoc);
1371:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1372:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1373:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1374:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1375:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVtripSel
1376:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1377:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1378:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO pin pair input buffer trip point.
1379:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1380:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1381:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1382:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1383:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1384:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1385:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1386:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1387:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1388:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1389:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair input buffer trip point. Options are detailed in \ref group_gpio_sioVtrip macros
1390:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1391:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1392:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVtripSel
1393:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1394:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1395:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVtripSel(GPIO_PRT_Type* base, uint32_t pinNum)
1396:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1397:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1398:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1399:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1400:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1401:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1402:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1403:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1404:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVrefSel
1405:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1406:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1407:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the SIO reference voltage for the input buffer trip point.
1408:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1409:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1410:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1411:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1412:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1413:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1414:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1415:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1416:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1417:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1418:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1419:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1420:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1421:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1422:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1423:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1424:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 84


1425:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1426:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1427:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1428:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1429:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1430:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1431:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1432:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1433:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1434:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VREF_SEL_VALID(value));
1435:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1436:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VREF_SEL_SHI
1437:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VREF_SEL_MASK << pinLoc));
1438:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VREF_SEL_MASK) << pinLoc);
1439:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1440:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1441:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1442:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1443:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVrefSel
1444:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1445:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1446:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the SIO reference voltage for the input buffer trip point.
1447:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1448:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1449:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1450:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1451:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1452:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1453:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1454:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1455:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1456:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1457:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVref macros
1458:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1459:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1460:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVrefSel
1461:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1462:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1463:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVrefSel(GPIO_PRT_Type* base, uint32_t pinNum)
1464:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1465:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1466:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1467:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
1468:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1469:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1470:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1471:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1472:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_SetVohSel
1473:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1474:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1475:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Configures the regulated output reference multiplier for the SIO pin pair.
1476:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1477:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The regulated output reference controls both the output level of digital output
1478:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * pin and the input trip point of digital input pin in the SIO pair.
1479:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1480:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1481:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 85


1482:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1483:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1484:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1485:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1486:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1487:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1488:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param value
1489:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1490:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1491:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \note 
1492:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * This function modifies a port register in a read-modify-write operation. It is
1493:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * not thread safe as the resource is shared among multiple pins on a port.
1494:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1495:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1496:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1497:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1498:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1499:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_SetVohSel(GPIO_PRT_Type* base, uint32_t pinNum, uint32_t value)
1500:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1501:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t tempReg;
1502:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     uint32_t pinLoc;
1503:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1504:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1505:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_VOH_SEL_VALID(value));
1506:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1507:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     pinLoc = ((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFSET) + CY_GPIO_VOH_SEL_SHIF
1508:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     tempReg = (GPIO_PRT_CFG_SIO(base) & ~(CY_GPIO_VOH_SEL_MASK << pinLoc));
1509:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_CFG_SIO(base) = tempReg | ((value & CY_GPIO_VOH_SEL_MASK) << pinLoc);
1510:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1511:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1512:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1513:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1514:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetVohSel
1515:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1516:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1517:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the regulated output reference multiplier for the SIO pin pair.
1518:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1519:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Note that this function has no effect on non-SIO pins.
1520:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1521:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1522:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1523:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1524:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1525:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1526:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1527:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1528:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * SIO pair reference voltage. Options are detailed in \ref group_gpio_sioVoh macros
1529:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1530:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1531:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_SetVohSel
1532:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1533:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1534:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetVohSel(GPIO_PRT_Type* base, uint32_t pinNum)
1535:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1536:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_PIN_VALID(pinNum));
1537:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1538:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_CFG_SIO(base) >> (((pinNum & CY_GPIO_SIO_ODD_PIN_MASK) << CY_GPIO_CFG_SIO_OFFS
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 86


1539:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1540:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1541:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /** \} group_gpio_functions_sio */
1542:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1543:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /**
1544:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \addtogroup group_gpio_functions_interrupt
1545:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \{
1546:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** */
1547:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1548:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1549:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_GetInterruptStatus
1550:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1551:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1552:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Returns the current unmasked interrupt state of the pin.
1553:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1554:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * The core processor's NVIC is triggered by the masked interrupt bits. This 
1555:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * function allows reading the unmasked interrupt state. Whether the bit
1556:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * positions actually trigger the interrupt are defined by the interrupt mask bits.
1557:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1558:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1559:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1560:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1561:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1562:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1563:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1564:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1565:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \return
1566:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 0 = Pin interrupt condition not detected
1567:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * 1 = Pin interrupt condition detected
1568:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1569:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1570:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_GetInterruptStatus
1571:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1572:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1573:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE uint32_t Cy_GPIO_GetInterruptStatus(GPIO_PRT_Type* base, uint32_t pinNum)
1574:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1575:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1576:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1577:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     return (GPIO_PRT_INTR(base) >> pinNum) & CY_GPIO_INTR_STATUS_MASK;
1578:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** }
1579:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1580:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1581:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Function Name: Cy_GPIO_ClearInterrupt
1583:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** ****************************************************************************//**
1584:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1585:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Clears the triggered pin interrupt.
1586:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1587:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param base
1588:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Pointer to the pin's port register base address
1589:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1590:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \param pinNum
1591:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Position of the pin bit-field within the port register
1592:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * Bit position 8 is the routed pin through the port glitch filter.
1593:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1594:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \funcusage
1595:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** * \snippet gpio/gpio_v1_10_sut_01.cydsn/main_cm4.c snippet_Cy_GPIO_ClearInterrupt
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 87


1596:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *
1597:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** *******************************************************************************/
1598:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** __STATIC_INLINE void Cy_GPIO_ClearInterrupt(GPIO_PRT_Type* base, uint32_t pinNum)
1599:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** {
1600:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     CY_ASSERT_L2(CY_GPIO_IS_FILTER_PIN_VALID(pinNum));
1601:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     
1602:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* Any INTR MMIO registers AHB clearing must be preceded with an AHB read access */
1603:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
 491              		.loc 2 1603 0
 492 0056 204B     		ldr	r3, .L36+20
 493 0058 5A69     		ldr	r2, [r3, #20]
1604:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1605:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     GPIO_PRT_INTR(base) = CY_GPIO_INTR_STATUS_MASK << pinNum;
 494              		.loc 2 1605 0
 495 005a 0122     		movs	r2, #1
 496 005c 5A61     		str	r2, [r3, #20]
1606:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h **** 
1607:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     /* This read ensures that the initial write has been flushed out to the hardware */
1608:Generated_Source\PSoC6\pdl\drivers/peripheral/gpio/cy_gpio.h ****     (void)GPIO_PRT_INTR(base);
 497              		.loc 2 1608 0
 498 005e 5B69     		ldr	r3, [r3, #20]
 499              	.LVL51:
 500              	.LBE48:
 501              	.LBE47:
 211:main_cm4.c    ****     Cy_GPIO_ClearInterrupt(Pin_AnyMotion_INT_PORT, Pin_AnyMotion_INT_NUM);
 212:main_cm4.c    ****     NVIC_ClearPendingIRQ(SysInt_AnyMotionINT_cfg.intrSrc);
 502              		.loc 1 212 0
 503 0060 1B4B     		ldr	r3, .L36+12
 504 0062 B3F90030 		ldrsh	r3, [r3]
 505              	.LVL52:
 506              	.LBB49:
 507              	.LBB50:
1718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __DSB();
1719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __ISB();
1720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Pending Interrupt
1726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return             1  Interrupt status is pending.
1730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   else
1739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     return(0U);
1741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 88


1743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Pending Interrupt
1747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }
1757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Clear Pending Interrupt
1762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 508              		.loc 4 1768 0
 509 0066 002B     		cmp	r3, #0
 510 0068 09DB     		blt	.L33
1769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 511              		.loc 4 1770 0
 512 006a 5A09     		lsrs	r2, r3, #5
 513 006c 03F01F03 		and	r3, r3, #31
 514              	.LVL53:
 515 0070 0121     		movs	r1, #1
 516 0072 01FA03F3 		lsl	r3, r1, r3
 517 0076 6032     		adds	r2, r2, #96
 518 0078 1649     		ldr	r1, .L36+16
 519 007a 41F82230 		str	r3, [r1, r2, lsl #2]
 520              	.L33:
 521              	.LVL54:
 522              	.LBE50:
 523              	.LBE49:
 213:main_cm4.c    ****     
 214:main_cm4.c    ****     
 215:main_cm4.c    ****     /* Initialize emWin Graphics */
 216:main_cm4.c    ****     GUI_Init();
 524              		.loc 1 216 0
 525 007e FFF7FEFF 		bl	GUI_Init
 526              	.LVL55:
 217:main_cm4.c    **** 
 218:main_cm4.c    ****     /* Start the eInk display interface and turn on the display power */
 219:main_cm4.c    ****     Cy_EINK_Start(20);
 527              		.loc 1 219 0
 528 0082 1420     		movs	r0, #20
 529 0084 FFF7FEFF 		bl	Cy_EINK_Start
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 89


 530              	.LVL56:
 220:main_cm4.c    ****     Cy_EINK_Power(1);
 531              		.loc 1 220 0
 532 0088 0120     		movs	r0, #1
 533 008a FFF7FEFF 		bl	Cy_EINK_Power
 534              	.LVL57:
 221:main_cm4.c    ****     
 222:main_cm4.c    ****     ClearScreen();
 535              		.loc 1 222 0
 536 008e FFF7FEFF 		bl	ClearScreen
 537              	.LVL58:
 223:main_cm4.c    ****     GUI_SetPenSize(1);
 538              		.loc 1 223 0
 539 0092 0120     		movs	r0, #1
 540 0094 FFF7FEFF 		bl	GUI_SetPenSize
 541              	.LVL59:
 224:main_cm4.c    ****     GUI_SetColor(GUI_BLACK);
 542              		.loc 1 224 0
 543 0098 0020     		movs	r0, #0
 544 009a FFF7FEFF 		bl	GUI_SetColor
 545              	.LVL60:
 225:main_cm4.c    ****     GUI_SetBkColor(GUI_WHITE);
 546              		.loc 1 225 0
 547 009e 6FF07F40 		mvn	r0, #-16777216
 548 00a2 FFF7FEFF 		bl	GUI_SetBkColor
 549              	.LVL61:
 226:main_cm4.c    ****     GUI_Clear();
 550              		.loc 1 226 0
 551 00a6 FFF7FEFF 		bl	GUI_Clear
 552              	.LVL62:
 227:main_cm4.c    ****     
 228:main_cm4.c    ****     //Tâche principale I2C
 229:main_cm4.c    ****     xTaskCreate(Task_principal, "Task Principal", configMINIMAL_STACK_SIZE, NULL,configMAX_PRIORITI
 553              		.loc 1 229 0
 554 00aa 0023     		movs	r3, #0
 555 00ac 0193     		str	r3, [sp, #4]
 556 00ae 0622     		movs	r2, #6
 557 00b0 0092     		str	r2, [sp]
 558 00b2 8022     		movs	r2, #128
 559 00b4 0949     		ldr	r1, .L36+24
 560 00b6 0A48     		ldr	r0, .L36+28
 561 00b8 FFF7FEFF 		bl	xTaskCreate
 562              	.LVL63:
 230:main_cm4.c    **** 	vTaskStartScheduler();
 563              		.loc 1 230 0
 564 00bc FFF7FEFF 		bl	vTaskStartScheduler
 565              	.LVL64:
 566              	.L34:
 567 00c0 FEE7     		b	.L34
 568              	.L37:
 569 00c2 00BF     		.align	2
 570              	.L36:
 571 00c4 80043240 		.word	1077019776
 572 00c8 40000000 		.word	.LC2
 573 00cc 58000000 		.word	.LC3
 574 00d0 00000000 		.word	SysInt_AnyMotionINT_cfg
 575 00d4 00E100E0 		.word	-536813312
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 90


 576 00d8 80063240 		.word	1077020288
 577 00dc 60000000 		.word	.LC4
 578 00e0 00000000 		.word	Task_principal
 579              		.cfi_endproc
 580              	.LFE666:
 581              		.size	main, .-main
 582              		.global	FLAG_mesure
 583              		.global	data
 584              		.comm	RED_data,8000,4
 585              		.comm	IR_data,8000,4
 586              		.global	imageBufferCache
 587              		.comm	xSemaphoreI2C_BMI,4,4
 588              		.comm	xSemaphoreI2C_MAX,4,4
 589              		.data
 590              		.align	2
 591              		.set	.LANCHOR0,. + 0
 592              		.type	FLAG_mesure, %object
 593              		.size	FLAG_mesure, 4
 594              	FLAG_mesure:
 595 0000 01000000 		.word	1
 596              		.section	.rodata.str1.4,"aMS",%progbits,1
 597              		.align	2
 598              	.LC0:
 599 0000 52454420 		.ascii	"RED : %lu   IR : %lu\015\012\000"
 599      3A20256C 
 599      75202020 
 599      4952203A 
 599      20256C75 
 600 0017 00       		.space	1
 601              	.LC1:
 602 0018 44757479 		.ascii	"DutyCycle: %d %%       Moyenne: %d mV\000"
 602      4379636C 
 602      653A2025 
 602      64202525 
 602      20202020 
 603 003e 0000     		.space	2
 604              	.LC2:
 605 0040 5F5F5F43 		.ascii	"___Communication I2C__\015\000"
 605      6F6D6D75 
 605      6E696361 
 605      74696F6E 
 605      20493243 
 606              	.LC3:
 607 0058 25640D0A 		.ascii	"%d\015\012\000"
 607      00
 608 005d 000000   		.space	3
 609              	.LC4:
 610 0060 5461736B 		.ascii	"Task Principal\000"
 610      20507269 
 610      6E636970 
 610      616C00
 611              		.bss
 612              		.align	2
 613              		.set	.LANCHOR1,. + 0
 614              		.type	imageBufferCache, %object
 615              		.size	imageBufferCache, 5808
 616              	imageBufferCache:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 91


 617 0000 00000000 		.space	5808
 617      00000000 
 617      00000000 
 617      00000000 
 617      00000000 
 618              		.type	data, %object
 619              		.size	data, 1
 620              	data:
 621 16b0 00       		.space	1
 622              		.text
 623              	.Letext0:
 624              		.file 5 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
 625              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 626              		.file 7 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 627              		.file 8 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_gpio.h"
 628              		.file 9 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/psoc6_01_config.h"
 629              		.file 10 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 630              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 631              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 632              		.file 13 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_i2c.h"
 633              		.file 14 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_spi.h"
 634              		.file 15 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/scb/cy_scb_uart.h"
 635              		.file 16 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/tcpwm/cy_tcpwm_counter.h"
 636              		.file 17 ".\\eInk Library/pervasive_eink_hardware_driver.h"
 637              		.file 18 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4
 638              		.file 19 ".\\eInk Library/cy_eink_library.h"
 639              		.file 20 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/queue.h"
 640              		.file 21 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/semphr.h"
 641              		.file 22 "Generated_Source\\PSoC6/cyfitter_sysint_cfg.h"
 642              		.file 23 "Generated_Source\\PSoC6/CY_EINK_SPIM.h"
 643              		.file 24 "Generated_Source\\PSoC6/CY_EINK_Timer.h"
 644              		.file 25 "Generated_Source\\PSoC6/UART.h"
 645              		.file 26 "Generated_Source\\PSoC6/MAX_I2C.h"
 646              		.file 27 "Generated_Source\\PSoC6/BMI_I2C.h"
 647              		.file 28 "communication.h"
 648              		.file 29 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4
 649              		.file 30 "Generated_Source\\PSoC6\\pdl\\rtos/FreeRTOS/10.0.1/Source/include/task.h"
 650              		.file 31 "LCDConf.h"
 651              		.file 32 "Generated_Source\\PSoC6\\pdl\\middleware/emWin/code/include/GUI.h"
 652              		.file 33 "Generated_Source\\PSoC6/Status_SW2.h"
 653              		.file 34 "<built-in>"
 654              		.section	.debug_info,"",%progbits
 655              	.Ldebug_info0:
 656 0000 EE180000 		.4byte	0x18ee
 657 0004 0400     		.2byte	0x4
 658 0006 00000000 		.4byte	.Ldebug_abbrev0
 659 000a 04       		.byte	0x4
 660 000b 01       		.uleb128 0x1
 661 000c 55050000 		.4byte	.LASF454
 662 0010 0C       		.byte	0xc
 663 0011 C0000000 		.4byte	.LASF455
 664 0015 49110000 		.4byte	.LASF456
 665 0019 18000000 		.4byte	.Ldebug_ranges0+0x18
 666 001d 00000000 		.4byte	0
 667 0021 00000000 		.4byte	.Ldebug_line0
 668 0025 02       		.uleb128 0x2
 669 0026 04       		.byte	0x4
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 92


 670 0027 05       		.byte	0x5
 671 0028 696E7400 		.ascii	"int\000"
 672 002c 03       		.uleb128 0x3
 673 002d 04       		.byte	0x4
 674 002e 04       		.byte	0x4
 675 002f A41A0000 		.4byte	.LASF0
 676 0033 04       		.uleb128 0x4
 677 0034 02       		.byte	0x2
 678 0035 F4030000 		.4byte	0x3f4
 679 0039 05       		.byte	0x5
 680 003a 24       		.byte	0x24
 681 003b F4030000 		.4byte	0x3f4
 682 003f 05       		.uleb128 0x5
 683 0040 551D0000 		.4byte	.LASF1
 684 0044 71       		.sleb128 -15
 685 0045 05       		.uleb128 0x5
 686 0046 50170000 		.4byte	.LASF2
 687 004a 72       		.sleb128 -14
 688 004b 05       		.uleb128 0x5
 689 004c E21D0000 		.4byte	.LASF3
 690 0050 73       		.sleb128 -13
 691 0051 05       		.uleb128 0x5
 692 0052 9F060000 		.4byte	.LASF4
 693 0056 74       		.sleb128 -12
 694 0057 05       		.uleb128 0x5
 695 0058 F4110000 		.4byte	.LASF5
 696 005c 75       		.sleb128 -11
 697 005d 05       		.uleb128 0x5
 698 005e DA0A0000 		.4byte	.LASF6
 699 0062 76       		.sleb128 -10
 700 0063 05       		.uleb128 0x5
 701 0064 161C0000 		.4byte	.LASF7
 702 0068 7B       		.sleb128 -5
 703 0069 05       		.uleb128 0x5
 704 006a 391B0000 		.4byte	.LASF8
 705 006e 7C       		.sleb128 -4
 706 006f 05       		.uleb128 0x5
 707 0070 73120000 		.4byte	.LASF9
 708 0074 7E       		.sleb128 -2
 709 0075 05       		.uleb128 0x5
 710 0076 251A0000 		.4byte	.LASF10
 711 007a 7F       		.sleb128 -1
 712 007b 06       		.uleb128 0x6
 713 007c 441F0000 		.4byte	.LASF11
 714 0080 00       		.byte	0
 715 0081 06       		.uleb128 0x6
 716 0082 321C0000 		.4byte	.LASF12
 717 0086 01       		.byte	0x1
 718 0087 06       		.uleb128 0x6
 719 0088 A0030000 		.4byte	.LASF13
 720 008c 02       		.byte	0x2
 721 008d 06       		.uleb128 0x6
 722 008e 03190000 		.4byte	.LASF14
 723 0092 03       		.byte	0x3
 724 0093 06       		.uleb128 0x6
 725 0094 520D0000 		.4byte	.LASF15
 726 0098 04       		.byte	0x4
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 93


 727 0099 06       		.uleb128 0x6
 728 009a 5B180000 		.4byte	.LASF16
 729 009e 05       		.byte	0x5
 730 009f 06       		.uleb128 0x6
 731 00a0 A7080000 		.4byte	.LASF17
 732 00a4 06       		.byte	0x6
 733 00a5 06       		.uleb128 0x6
 734 00a6 4B1B0000 		.4byte	.LASF18
 735 00aa 07       		.byte	0x7
 736 00ab 06       		.uleb128 0x6
 737 00ac 94180000 		.4byte	.LASF19
 738 00b0 08       		.byte	0x8
 739 00b1 06       		.uleb128 0x6
 740 00b2 C50C0000 		.4byte	.LASF20
 741 00b6 09       		.byte	0x9
 742 00b7 06       		.uleb128 0x6
 743 00b8 6E0D0000 		.4byte	.LASF21
 744 00bc 0A       		.byte	0xa
 745 00bd 06       		.uleb128 0x6
 746 00be 690A0000 		.4byte	.LASF22
 747 00c2 0B       		.byte	0xb
 748 00c3 06       		.uleb128 0x6
 749 00c4 92160000 		.4byte	.LASF23
 750 00c8 0C       		.byte	0xc
 751 00c9 06       		.uleb128 0x6
 752 00ca 65070000 		.4byte	.LASF24
 753 00ce 0D       		.byte	0xd
 754 00cf 06       		.uleb128 0x6
 755 00d0 1B180000 		.4byte	.LASF25
 756 00d4 0E       		.byte	0xe
 757 00d5 06       		.uleb128 0x6
 758 00d6 07040000 		.4byte	.LASF26
 759 00da 0F       		.byte	0xf
 760 00db 06       		.uleb128 0x6
 761 00dc 201D0000 		.4byte	.LASF27
 762 00e0 10       		.byte	0x10
 763 00e1 06       		.uleb128 0x6
 764 00e2 56040000 		.4byte	.LASF28
 765 00e6 11       		.byte	0x11
 766 00e7 06       		.uleb128 0x6
 767 00e8 8A060000 		.4byte	.LASF29
 768 00ec 12       		.byte	0x12
 769 00ed 06       		.uleb128 0x6
 770 00ee C90F0000 		.4byte	.LASF30
 771 00f2 13       		.byte	0x13
 772 00f3 06       		.uleb128 0x6
 773 00f4 7E030000 		.4byte	.LASF31
 774 00f8 14       		.byte	0x14
 775 00f9 06       		.uleb128 0x6
 776 00fa 2C090000 		.4byte	.LASF32
 777 00fe 15       		.byte	0x15
 778 00ff 06       		.uleb128 0x6
 779 0100 AC0D0000 		.4byte	.LASF33
 780 0104 16       		.byte	0x16
 781 0105 06       		.uleb128 0x6
 782 0106 32030000 		.4byte	.LASF34
 783 010a 17       		.byte	0x17
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 94


 784 010b 06       		.uleb128 0x6
 785 010c AF160000 		.4byte	.LASF35
 786 0110 18       		.byte	0x18
 787 0111 06       		.uleb128 0x6
 788 0112 F5100000 		.4byte	.LASF36
 789 0116 19       		.byte	0x19
 790 0117 06       		.uleb128 0x6
 791 0118 51150000 		.4byte	.LASF37
 792 011c 1A       		.byte	0x1a
 793 011d 06       		.uleb128 0x6
 794 011e 550B0000 		.4byte	.LASF38
 795 0122 1B       		.byte	0x1b
 796 0123 06       		.uleb128 0x6
 797 0124 80200000 		.4byte	.LASF39
 798 0128 1C       		.byte	0x1c
 799 0129 06       		.uleb128 0x6
 800 012a 07020000 		.4byte	.LASF40
 801 012e 1D       		.byte	0x1d
 802 012f 06       		.uleb128 0x6
 803 0130 14100000 		.4byte	.LASF41
 804 0134 1E       		.byte	0x1e
 805 0135 06       		.uleb128 0x6
 806 0136 2A0E0000 		.4byte	.LASF42
 807 013a 1F       		.byte	0x1f
 808 013b 06       		.uleb128 0x6
 809 013c D2100000 		.4byte	.LASF43
 810 0140 20       		.byte	0x20
 811 0141 06       		.uleb128 0x6
 812 0142 A10A0000 		.4byte	.LASF44
 813 0146 21       		.byte	0x21
 814 0147 06       		.uleb128 0x6
 815 0148 AE1E0000 		.4byte	.LASF45
 816 014c 22       		.byte	0x22
 817 014d 06       		.uleb128 0x6
 818 014e D60E0000 		.4byte	.LASF46
 819 0152 23       		.byte	0x23
 820 0153 06       		.uleb128 0x6
 821 0154 5F020000 		.4byte	.LASF47
 822 0158 24       		.byte	0x24
 823 0159 06       		.uleb128 0x6
 824 015a FE170000 		.4byte	.LASF48
 825 015e 25       		.byte	0x25
 826 015f 06       		.uleb128 0x6
 827 0160 CE130000 		.4byte	.LASF49
 828 0164 26       		.byte	0x26
 829 0165 06       		.uleb128 0x6
 830 0166 381D0000 		.4byte	.LASF50
 831 016a 27       		.byte	0x27
 832 016b 06       		.uleb128 0x6
 833 016c AA110000 		.4byte	.LASF51
 834 0170 28       		.byte	0x28
 835 0171 06       		.uleb128 0x6
 836 0172 B2090000 		.4byte	.LASF52
 837 0176 29       		.byte	0x29
 838 0177 06       		.uleb128 0x6
 839 0178 95120000 		.4byte	.LASF53
 840 017c 2A       		.byte	0x2a
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 95


 841 017d 06       		.uleb128 0x6
 842 017e E4180000 		.4byte	.LASF54
 843 0182 2B       		.byte	0x2b
 844 0183 06       		.uleb128 0x6
 845 0184 58010000 		.4byte	.LASF55
 846 0188 2C       		.byte	0x2c
 847 0189 06       		.uleb128 0x6
 848 018a 38180000 		.4byte	.LASF56
 849 018e 2D       		.byte	0x2d
 850 018f 06       		.uleb128 0x6
 851 0190 34110000 		.4byte	.LASF57
 852 0194 2E       		.byte	0x2e
 853 0195 06       		.uleb128 0x6
 854 0196 AA1A0000 		.4byte	.LASF58
 855 019a 2F       		.byte	0x2f
 856 019b 06       		.uleb128 0x6
 857 019c B1200000 		.4byte	.LASF59
 858 01a0 30       		.byte	0x30
 859 01a1 06       		.uleb128 0x6
 860 01a2 DC1E0000 		.4byte	.LASF60
 861 01a6 31       		.byte	0x31
 862 01a7 06       		.uleb128 0x6
 863 01a8 CF190000 		.4byte	.LASF61
 864 01ac 32       		.byte	0x32
 865 01ad 06       		.uleb128 0x6
 866 01ae 2D0C0000 		.4byte	.LASF62
 867 01b2 33       		.byte	0x33
 868 01b3 06       		.uleb128 0x6
 869 01b4 16000000 		.4byte	.LASF63
 870 01b8 34       		.byte	0x34
 871 01b9 06       		.uleb128 0x6
 872 01ba 51130000 		.4byte	.LASF64
 873 01be 35       		.byte	0x35
 874 01bf 06       		.uleb128 0x6
 875 01c0 CC070000 		.4byte	.LASF65
 876 01c4 36       		.byte	0x36
 877 01c5 06       		.uleb128 0x6
 878 01c6 A61C0000 		.4byte	.LASF66
 879 01ca 37       		.byte	0x37
 880 01cb 06       		.uleb128 0x6
 881 01cc 360D0000 		.4byte	.LASF67
 882 01d0 38       		.byte	0x38
 883 01d1 06       		.uleb128 0x6
 884 01d2 1A010000 		.4byte	.LASF68
 885 01d6 39       		.byte	0x39
 886 01d7 06       		.uleb128 0x6
 887 01d8 8E0C0000 		.4byte	.LASF69
 888 01dc 3A       		.byte	0x3a
 889 01dd 06       		.uleb128 0x6
 890 01de 4F100000 		.4byte	.LASF70
 891 01e2 3B       		.byte	0x3b
 892 01e3 06       		.uleb128 0x6
 893 01e4 710C0000 		.4byte	.LASF71
 894 01e8 3C       		.byte	0x3c
 895 01e9 06       		.uleb128 0x6
 896 01ea 6A1F0000 		.4byte	.LASF72
 897 01ee 3D       		.byte	0x3d
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 96


 898 01ef 06       		.uleb128 0x6
 899 01f0 B1130000 		.4byte	.LASF73
 900 01f4 3E       		.byte	0x3e
 901 01f5 06       		.uleb128 0x6
 902 01f6 C3030000 		.4byte	.LASF74
 903 01fa 3F       		.byte	0x3f
 904 01fb 06       		.uleb128 0x6
 905 01fc 1F190000 		.4byte	.LASF75
 906 0200 40       		.byte	0x40
 907 0201 06       		.uleb128 0x6
 908 0202 D3140000 		.4byte	.LASF76
 909 0206 41       		.byte	0x41
 910 0207 06       		.uleb128 0x6
 911 0208 FC020000 		.4byte	.LASF77
 912 020c 42       		.byte	0x42
 913 020d 06       		.uleb128 0x6
 914 020e 3F1A0000 		.4byte	.LASF78
 915 0212 43       		.byte	0x43
 916 0213 06       		.uleb128 0x6
 917 0214 680E0000 		.4byte	.LASF79
 918 0218 44       		.byte	0x44
 919 0219 06       		.uleb128 0x6
 920 021a B11F0000 		.4byte	.LASF80
 921 021e 45       		.byte	0x45
 922 021f 06       		.uleb128 0x6
 923 0220 EB130000 		.4byte	.LASF81
 924 0224 46       		.byte	0x46
 925 0225 06       		.uleb128 0x6
 926 0226 AB1D0000 		.4byte	.LASF82
 927 022a 47       		.byte	0x47
 928 022b 06       		.uleb128 0x6
 929 022c 59200000 		.4byte	.LASF83
 930 0230 48       		.byte	0x48
 931 0231 06       		.uleb128 0x6
 932 0232 DE0D0000 		.4byte	.LASF84
 933 0236 49       		.byte	0x49
 934 0237 06       		.uleb128 0x6
 935 0238 7C010000 		.4byte	.LASF85
 936 023c 4A       		.byte	0x4a
 937 023d 06       		.uleb128 0x6
 938 023e 14130000 		.4byte	.LASF86
 939 0242 4B       		.byte	0x4b
 940 0243 06       		.uleb128 0x6
 941 0244 07140000 		.4byte	.LASF87
 942 0248 4C       		.byte	0x4c
 943 0249 06       		.uleb128 0x6
 944 024a 73080000 		.4byte	.LASF88
 945 024e 4D       		.byte	0x4d
 946 024f 06       		.uleb128 0x6
 947 0250 77180000 		.4byte	.LASF89
 948 0254 4E       		.byte	0x4e
 949 0255 06       		.uleb128 0x6
 950 0256 FA0D0000 		.4byte	.LASF90
 951 025a 4F       		.byte	0x4f
 952 025b 06       		.uleb128 0x6
 953 025c D2010000 		.4byte	.LASF91
 954 0260 50       		.byte	0x50
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 97


 955 0261 06       		.uleb128 0x6
 956 0262 FE160000 		.4byte	.LASF92
 957 0266 51       		.byte	0x51
 958 0267 06       		.uleb128 0x6
 959 0268 601C0000 		.4byte	.LASF93
 960 026c 52       		.byte	0x52
 961 026d 06       		.uleb128 0x6
 962 026e F71E0000 		.4byte	.LASF94
 963 0272 53       		.byte	0x53
 964 0273 06       		.uleb128 0x6
 965 0274 03200000 		.4byte	.LASF95
 966 0278 54       		.byte	0x54
 967 0279 06       		.uleb128 0x6
 968 027a F30E0000 		.4byte	.LASF96
 969 027e 55       		.byte	0x55
 970 027f 06       		.uleb128 0x6
 971 0280 E4120000 		.4byte	.LASF97
 972 0284 56       		.byte	0x56
 973 0285 06       		.uleb128 0x6
 974 0286 1F200000 		.4byte	.LASF98
 975 028a 57       		.byte	0x57
 976 028b 06       		.uleb128 0x6
 977 028c DA200000 		.4byte	.LASF99
 978 0290 58       		.byte	0x58
 979 0291 06       		.uleb128 0x6
 980 0292 31150000 		.4byte	.LASF100
 981 0296 59       		.byte	0x59
 982 0297 06       		.uleb128 0x6
 983 0298 3F200000 		.4byte	.LASF101
 984 029c 5A       		.byte	0x5a
 985 029d 06       		.uleb128 0x6
 986 029e 1A110000 		.4byte	.LASF102
 987 02a2 5B       		.byte	0x5b
 988 02a3 06       		.uleb128 0x6
 989 02a4 0D050000 		.4byte	.LASF103
 990 02a8 5C       		.byte	0x5c
 991 02a9 06       		.uleb128 0x6
 992 02aa 6D1A0000 		.4byte	.LASF104
 993 02ae 5D       		.byte	0x5d
 994 02af 06       		.uleb128 0x6
 995 02b0 760B0000 		.4byte	.LASF105
 996 02b4 5E       		.byte	0x5e
 997 02b5 06       		.uleb128 0x6
 998 02b6 CD1F0000 		.4byte	.LASF106
 999 02ba 5F       		.byte	0x5f
 1000 02bb 06       		.uleb128 0x6
 1001 02bc 24140000 		.4byte	.LASF107
 1002 02c0 60       		.byte	0x60
 1003 02c1 06       		.uleb128 0x6
 1004 02c2 79040000 		.4byte	.LASF108
 1005 02c6 61       		.byte	0x61
 1006 02c7 06       		.uleb128 0x6
 1007 02c8 821B0000 		.4byte	.LASF109
 1008 02cc 62       		.byte	0x62
 1009 02cd 06       		.uleb128 0x6
 1010 02ce FD0B0000 		.4byte	.LASF110
 1011 02d2 63       		.byte	0x63
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 98


 1012 02d3 06       		.uleb128 0x6
 1013 02d4 04210000 		.4byte	.LASF111
 1014 02d8 64       		.byte	0x64
 1015 02d9 06       		.uleb128 0x6
 1016 02da 6D150000 		.4byte	.LASF112
 1017 02de 65       		.byte	0x65
 1018 02df 06       		.uleb128 0x6
 1019 02e0 C7090000 		.4byte	.LASF113
 1020 02e4 66       		.byte	0x66
 1021 02e5 06       		.uleb128 0x6
 1022 02e6 DB1A0000 		.4byte	.LASF114
 1023 02ea 67       		.byte	0x67
 1024 02eb 06       		.uleb128 0x6
 1025 02ec 220F0000 		.4byte	.LASF115
 1026 02f0 68       		.byte	0x68
 1027 02f1 06       		.uleb128 0x6
 1028 02f2 AB020000 		.4byte	.LASF116
 1029 02f6 69       		.byte	0x69
 1030 02f7 06       		.uleb128 0x6
 1031 02f8 90140000 		.4byte	.LASF117
 1032 02fc 6A       		.byte	0x6a
 1033 02fd 06       		.uleb128 0x6
 1034 02fe 55090000 		.4byte	.LASF118
 1035 0302 6B       		.byte	0x6b
 1036 0303 06       		.uleb128 0x6
 1037 0304 731E0000 		.4byte	.LASF119
 1038 0308 6C       		.byte	0x6c
 1039 0309 06       		.uleb128 0x6
 1040 030a AA120000 		.4byte	.LASF120
 1041 030e 6D       		.byte	0x6d
 1042 030f 06       		.uleb128 0x6
 1043 0310 860A0000 		.4byte	.LASF121
 1044 0314 6E       		.byte	0x6e
 1045 0315 06       		.uleb128 0x6
 1046 0316 FB1B0000 		.4byte	.LASF122
 1047 031a 6F       		.byte	0x6f
 1048 031b 06       		.uleb128 0x6
 1049 031c AA0C0000 		.4byte	.LASF123
 1050 0320 70       		.byte	0x70
 1051 0321 06       		.uleb128 0x6
 1052 0322 88000000 		.4byte	.LASF124
 1053 0326 71       		.byte	0x71
 1054 0327 06       		.uleb128 0x6
 1055 0328 E0150000 		.4byte	.LASF125
 1056 032c 72       		.byte	0x72
 1057 032d 06       		.uleb128 0x6
 1058 032e C3060000 		.4byte	.LASF126
 1059 0332 73       		.byte	0x73
 1060 0333 06       		.uleb128 0x6
 1061 0334 1E1B0000 		.4byte	.LASF127
 1062 0338 74       		.byte	0x74
 1063 0339 06       		.uleb128 0x6
 1064 033a 671B0000 		.4byte	.LASF128
 1065 033e 75       		.byte	0x75
 1066 033f 06       		.uleb128 0x6
 1067 0340 891D0000 		.4byte	.LASF129
 1068 0344 76       		.byte	0x76
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 99


 1069 0345 06       		.uleb128 0x6
 1070 0346 3B040000 		.4byte	.LASF130
 1071 034a 77       		.byte	0x77
 1072 034b 06       		.uleb128 0x6
 1073 034c 94190000 		.4byte	.LASF131
 1074 0350 78       		.byte	0x78
 1075 0351 06       		.uleb128 0x6
 1076 0352 EA0A0000 		.4byte	.LASF132
 1077 0356 79       		.byte	0x79
 1078 0357 06       		.uleb128 0x6
 1079 0358 E11C0000 		.4byte	.LASF133
 1080 035c 7A       		.byte	0x7a
 1081 035d 06       		.uleb128 0x6
 1082 035e 4D120000 		.4byte	.LASF134
 1083 0362 7B       		.byte	0x7b
 1084 0363 06       		.uleb128 0x6
 1085 0364 DE060000 		.4byte	.LASF135
 1086 0368 7C       		.byte	0x7c
 1087 0369 06       		.uleb128 0x6
 1088 036a 9C1B0000 		.4byte	.LASF136
 1089 036e 7D       		.byte	0x7d
 1090 036f 06       		.uleb128 0x6
 1091 0370 170C0000 		.4byte	.LASF137
 1092 0374 7E       		.byte	0x7e
 1093 0375 06       		.uleb128 0x6
 1094 0376 00000000 		.4byte	.LASF138
 1095 037a 7F       		.byte	0x7f
 1096 037b 06       		.uleb128 0x6
 1097 037c 87150000 		.4byte	.LASF139
 1098 0380 80       		.byte	0x80
 1099 0381 06       		.uleb128 0x6
 1100 0382 6D060000 		.4byte	.LASF140
 1101 0386 81       		.byte	0x81
 1102 0387 06       		.uleb128 0x6
 1103 0388 DB020000 		.4byte	.LASF141
 1104 038c 82       		.byte	0x82
 1105 038d 06       		.uleb128 0x6
 1106 038e 3C0F0000 		.4byte	.LASF142
 1107 0392 83       		.byte	0x83
 1108 0393 06       		.uleb128 0x6
 1109 0394 D5000000 		.4byte	.LASF143
 1110 0398 84       		.byte	0x84
 1111 0399 06       		.uleb128 0x6
 1112 039a 3E0B0000 		.4byte	.LASF144
 1113 039e 85       		.byte	0x85
 1114 039f 06       		.uleb128 0x6
 1115 03a0 0E1A0000 		.4byte	.LASF145
 1116 03a4 86       		.byte	0x86
 1117 03a5 06       		.uleb128 0x6
 1118 03a6 630F0000 		.4byte	.LASF146
 1119 03aa 87       		.byte	0x87
 1120 03ab 06       		.uleb128 0x6
 1121 03ac 08060000 		.4byte	.LASF147
 1122 03b0 88       		.byte	0x88
 1123 03b1 06       		.uleb128 0x6
 1124 03b2 0B160000 		.4byte	.LASF148
 1125 03b6 89       		.byte	0x89
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 100


 1126 03b7 06       		.uleb128 0x6
 1127 03b8 041E0000 		.4byte	.LASF149
 1128 03bc 8A       		.byte	0x8a
 1129 03bd 06       		.uleb128 0x6
 1130 03be 20040000 		.4byte	.LASF150
 1131 03c2 8B       		.byte	0x8b
 1132 03c3 06       		.uleb128 0x6
 1133 03c4 560C0000 		.4byte	.LASF151
 1134 03c8 8C       		.byte	0x8c
 1135 03c9 06       		.uleb128 0x6
 1136 03ca 110A0000 		.4byte	.LASF152
 1137 03ce 8D       		.byte	0x8d
 1138 03cf 06       		.uleb128 0x6
 1139 03d0 C2170000 		.4byte	.LASF153
 1140 03d4 8E       		.byte	0x8e
 1141 03d5 06       		.uleb128 0x6
 1142 03d6 7F120000 		.4byte	.LASF154
 1143 03da 8F       		.byte	0x8f
 1144 03db 06       		.uleb128 0x6
 1145 03dc 90080000 		.4byte	.LASF155
 1146 03e0 90       		.byte	0x90
 1147 03e1 06       		.uleb128 0x6
 1148 03e2 B10E0000 		.4byte	.LASF156
 1149 03e6 91       		.byte	0x91
 1150 03e7 06       		.uleb128 0x6
 1151 03e8 E40B0000 		.4byte	.LASF157
 1152 03ec 92       		.byte	0x92
 1153 03ed 06       		.uleb128 0x6
 1154 03ee 460E0000 		.4byte	.LASF158
 1155 03f2 F0       		.byte	0xf0
 1156 03f3 00       		.byte	0
 1157 03f4 03       		.uleb128 0x3
 1158 03f5 02       		.byte	0x2
 1159 03f6 05       		.byte	0x5
 1160 03f7 DA120000 		.4byte	.LASF159
 1161 03fb 07       		.uleb128 0x7
 1162 03fc 190B0000 		.4byte	.LASF161
 1163 0400 05       		.byte	0x5
 1164 0401 F4       		.byte	0xf4
 1165 0402 33000000 		.4byte	0x33
 1166 0406 03       		.uleb128 0x3
 1167 0407 01       		.byte	0x1
 1168 0408 06       		.byte	0x6
 1169 0409 F11D0000 		.4byte	.LASF160
 1170 040d 07       		.uleb128 0x7
 1171 040e CD180000 		.4byte	.LASF162
 1172 0412 06       		.byte	0x6
 1173 0413 1D       		.byte	0x1d
 1174 0414 18040000 		.4byte	0x418
 1175 0418 03       		.uleb128 0x3
 1176 0419 01       		.byte	0x1
 1177 041a 08       		.byte	0x8
 1178 041b B21B0000 		.4byte	.LASF163
 1179 041f 07       		.uleb128 0x7
 1180 0420 C7110000 		.4byte	.LASF164
 1181 0424 06       		.byte	0x6
 1182 0425 29       		.byte	0x29
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 101


 1183 0426 F4030000 		.4byte	0x3f4
 1184 042a 07       		.uleb128 0x7
 1185 042b 210D0000 		.4byte	.LASF165
 1186 042f 06       		.byte	0x6
 1187 0430 2B       		.byte	0x2b
 1188 0431 35040000 		.4byte	0x435
 1189 0435 03       		.uleb128 0x3
 1190 0436 02       		.byte	0x2
 1191 0437 07       		.byte	0x7
 1192 0438 AA140000 		.4byte	.LASF166
 1193 043c 07       		.uleb128 0x7
 1194 043d 28030000 		.4byte	.LASF167
 1195 0441 06       		.byte	0x6
 1196 0442 3F       		.byte	0x3f
 1197 0443 47040000 		.4byte	0x447
 1198 0447 03       		.uleb128 0x3
 1199 0448 04       		.byte	0x4
 1200 0449 05       		.byte	0x5
 1201 044a F5160000 		.4byte	.LASF168
 1202 044e 07       		.uleb128 0x7
 1203 044f C01B0000 		.4byte	.LASF169
 1204 0453 06       		.byte	0x6
 1205 0454 41       		.byte	0x41
 1206 0455 59040000 		.4byte	0x459
 1207 0459 03       		.uleb128 0x3
 1208 045a 04       		.byte	0x4
 1209 045b 07       		.byte	0x7
 1210 045c 5B1A0000 		.4byte	.LASF170
 1211 0460 03       		.uleb128 0x3
 1212 0461 08       		.byte	0x8
 1213 0462 05       		.byte	0x5
 1214 0463 A2100000 		.4byte	.LASF171
 1215 0467 03       		.uleb128 0x3
 1216 0468 08       		.byte	0x8
 1217 0469 07       		.byte	0x7
 1218 046a AD070000 		.4byte	.LASF172
 1219 046e 03       		.uleb128 0x3
 1220 046f 04       		.byte	0x4
 1221 0470 07       		.byte	0x7
 1222 0471 34020000 		.4byte	.LASF173
 1223 0475 07       		.uleb128 0x7
 1224 0476 7A0F0000 		.4byte	.LASF174
 1225 047a 07       		.byte	0x7
 1226 047b 18       		.byte	0x18
 1227 047c 0D040000 		.4byte	0x40d
 1228 0480 07       		.uleb128 0x7
 1229 0481 58080000 		.4byte	.LASF175
 1230 0485 07       		.byte	0x7
 1231 0486 20       		.byte	0x20
 1232 0487 1F040000 		.4byte	0x41f
 1233 048b 07       		.uleb128 0x7
 1234 048c F8140000 		.4byte	.LASF176
 1235 0490 07       		.byte	0x7
 1236 0491 24       		.byte	0x24
 1237 0492 2A040000 		.4byte	0x42a
 1238 0496 07       		.uleb128 0x7
 1239 0497 BF1A0000 		.4byte	.LASF177
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 102


 1240 049b 07       		.byte	0x7
 1241 049c 2C       		.byte	0x2c
 1242 049d 3C040000 		.4byte	0x43c
 1243 04a1 07       		.uleb128 0x7
 1244 04a2 05070000 		.4byte	.LASF178
 1245 04a6 07       		.byte	0x7
 1246 04a7 30       		.byte	0x30
 1247 04a8 4E040000 		.4byte	0x44e
 1248 04ac 08       		.uleb128 0x8
 1249 04ad 040E     		.2byte	0xe04
 1250 04af 04       		.byte	0x4
 1251 04b0 9601     		.2byte	0x196
 1252 04b2 68050000 		.4byte	0x568
 1253 04b6 09       		.uleb128 0x9
 1254 04b7 A3070000 		.4byte	.LASF179
 1255 04bb 04       		.byte	0x4
 1256 04bc 9801     		.2byte	0x198
 1257 04be 84050000 		.4byte	0x584
 1258 04c2 00       		.byte	0
 1259 04c3 09       		.uleb128 0x9
 1260 04c4 4E160000 		.4byte	.LASF180
 1261 04c8 04       		.byte	0x4
 1262 04c9 9901     		.2byte	0x199
 1263 04cb 89050000 		.4byte	0x589
 1264 04cf 20       		.byte	0x20
 1265 04d0 09       		.uleb128 0x9
 1266 04d1 D61C0000 		.4byte	.LASF181
 1267 04d5 04       		.byte	0x4
 1268 04d6 9A01     		.2byte	0x19a
 1269 04d8 99050000 		.4byte	0x599
 1270 04dc 80       		.byte	0x80
 1271 04dd 09       		.uleb128 0x9
 1272 04de 23080000 		.4byte	.LASF182
 1273 04e2 04       		.byte	0x4
 1274 04e3 9B01     		.2byte	0x19b
 1275 04e5 89050000 		.4byte	0x589
 1276 04e9 A0       		.byte	0xa0
 1277 04ea 0A       		.uleb128 0xa
 1278 04eb D71E0000 		.4byte	.LASF183
 1279 04ef 04       		.byte	0x4
 1280 04f0 9C01     		.2byte	0x19c
 1281 04f2 9E050000 		.4byte	0x59e
 1282 04f6 0001     		.2byte	0x100
 1283 04f8 0A       		.uleb128 0xa
 1284 04f9 6A160000 		.4byte	.LASF184
 1285 04fd 04       		.byte	0x4
 1286 04fe 9D01     		.2byte	0x19d
 1287 0500 89050000 		.4byte	0x589
 1288 0504 2001     		.2byte	0x120
 1289 0506 0A       		.uleb128 0xa
 1290 0507 AC130000 		.4byte	.LASF185
 1291 050b 04       		.byte	0x4
 1292 050c 9E01     		.2byte	0x19e
 1293 050e A3050000 		.4byte	0x5a3
 1294 0512 8001     		.2byte	0x180
 1295 0514 0A       		.uleb128 0xa
 1296 0515 74160000 		.4byte	.LASF186
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 103


 1297 0519 04       		.byte	0x4
 1298 051a 9F01     		.2byte	0x19f
 1299 051c 89050000 		.4byte	0x589
 1300 0520 A001     		.2byte	0x1a0
 1301 0522 0A       		.uleb128 0xa
 1302 0523 031D0000 		.4byte	.LASF187
 1303 0527 04       		.byte	0x4
 1304 0528 A001     		.2byte	0x1a0
 1305 052a A8050000 		.4byte	0x5a8
 1306 052e 0002     		.2byte	0x200
 1307 0530 0A       		.uleb128 0xa
 1308 0531 7E160000 		.4byte	.LASF188
 1309 0535 04       		.byte	0x4
 1310 0536 A101     		.2byte	0x1a1
 1311 0538 AD050000 		.4byte	0x5ad
 1312 053c 2002     		.2byte	0x220
 1313 053e 0B       		.uleb128 0xb
 1314 053f 495000   		.ascii	"IP\000"
 1315 0542 04       		.byte	0x4
 1316 0543 A201     		.2byte	0x1a2
 1317 0545 D2050000 		.4byte	0x5d2
 1318 0549 0003     		.2byte	0x300
 1319 054b 0A       		.uleb128 0xa
 1320 054c 88160000 		.4byte	.LASF189
 1321 0550 04       		.byte	0x4
 1322 0551 A301     		.2byte	0x1a3
 1323 0553 D7050000 		.4byte	0x5d7
 1324 0557 F003     		.2byte	0x3f0
 1325 0559 0A       		.uleb128 0xa
 1326 055a 9D150000 		.4byte	.LASF190
 1327 055e 04       		.byte	0x4
 1328 055f A401     		.2byte	0x1a4
 1329 0561 7F050000 		.4byte	0x57f
 1330 0565 000E     		.2byte	0xe00
 1331 0567 00       		.byte	0
 1332 0568 0C       		.uleb128 0xc
 1333 0569 7F050000 		.4byte	0x57f
 1334 056d 78050000 		.4byte	0x578
 1335 0571 0D       		.uleb128 0xd
 1336 0572 78050000 		.4byte	0x578
 1337 0576 07       		.byte	0x7
 1338 0577 00       		.byte	0
 1339 0578 03       		.uleb128 0x3
 1340 0579 04       		.byte	0x4
 1341 057a 07       		.byte	0x7
 1342 057b 22160000 		.4byte	.LASF191
 1343 057f 0E       		.uleb128 0xe
 1344 0580 A1040000 		.4byte	0x4a1
 1345 0584 0E       		.uleb128 0xe
 1346 0585 68050000 		.4byte	0x568
 1347 0589 0C       		.uleb128 0xc
 1348 058a A1040000 		.4byte	0x4a1
 1349 058e 99050000 		.4byte	0x599
 1350 0592 0D       		.uleb128 0xd
 1351 0593 78050000 		.4byte	0x578
 1352 0597 17       		.byte	0x17
 1353 0598 00       		.byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 104


 1354 0599 0E       		.uleb128 0xe
 1355 059a 68050000 		.4byte	0x568
 1356 059e 0E       		.uleb128 0xe
 1357 059f 68050000 		.4byte	0x568
 1358 05a3 0E       		.uleb128 0xe
 1359 05a4 68050000 		.4byte	0x568
 1360 05a8 0E       		.uleb128 0xe
 1361 05a9 68050000 		.4byte	0x568
 1362 05ad 0C       		.uleb128 0xc
 1363 05ae A1040000 		.4byte	0x4a1
 1364 05b2 BD050000 		.4byte	0x5bd
 1365 05b6 0D       		.uleb128 0xd
 1366 05b7 78050000 		.4byte	0x578
 1367 05bb 37       		.byte	0x37
 1368 05bc 00       		.byte	0
 1369 05bd 0C       		.uleb128 0xc
 1370 05be CD050000 		.4byte	0x5cd
 1371 05c2 CD050000 		.4byte	0x5cd
 1372 05c6 0D       		.uleb128 0xd
 1373 05c7 78050000 		.4byte	0x578
 1374 05cb EF       		.byte	0xef
 1375 05cc 00       		.byte	0
 1376 05cd 0E       		.uleb128 0xe
 1377 05ce 75040000 		.4byte	0x475
 1378 05d2 0E       		.uleb128 0xe
 1379 05d3 BD050000 		.4byte	0x5bd
 1380 05d7 0C       		.uleb128 0xc
 1381 05d8 A1040000 		.4byte	0x4a1
 1382 05dc E8050000 		.4byte	0x5e8
 1383 05e0 0F       		.uleb128 0xf
 1384 05e1 78050000 		.4byte	0x578
 1385 05e5 8302     		.2byte	0x283
 1386 05e7 00       		.byte	0
 1387 05e8 10       		.uleb128 0x10
 1388 05e9 F9180000 		.4byte	.LASF192
 1389 05ed 04       		.byte	0x4
 1390 05ee A501     		.2byte	0x1a5
 1391 05f0 AC040000 		.4byte	0x4ac
 1392 05f4 11       		.uleb128 0x11
 1393 05f5 7F050000 		.4byte	0x57f
 1394 05f9 0C       		.uleb128 0xc
 1395 05fa F4050000 		.4byte	0x5f4
 1396 05fe 09060000 		.4byte	0x609
 1397 0602 0D       		.uleb128 0xd
 1398 0603 78050000 		.4byte	0x578
 1399 0607 0F       		.byte	0xf
 1400 0608 00       		.byte	0
 1401 0609 12       		.uleb128 0x12
 1402 060a 80       		.byte	0x80
 1403 060b 08       		.byte	0x8
 1404 060c 22       		.byte	0x22
 1405 060d DD060000 		.4byte	0x6dd
 1406 0611 13       		.uleb128 0x13
 1407 0612 4F555400 		.ascii	"OUT\000"
 1408 0616 08       		.byte	0x8
 1409 0617 23       		.byte	0x23
 1410 0618 7F050000 		.4byte	0x57f
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 105


 1411 061c 00       		.byte	0
 1412 061d 14       		.uleb128 0x14
 1413 061e 44080000 		.4byte	.LASF193
 1414 0622 08       		.byte	0x8
 1415 0623 24       		.byte	0x24
 1416 0624 7F050000 		.4byte	0x57f
 1417 0628 04       		.byte	0x4
 1418 0629 14       		.uleb128 0x14
 1419 062a C4070000 		.4byte	.LASF194
 1420 062e 08       		.byte	0x8
 1421 062f 25       		.byte	0x25
 1422 0630 7F050000 		.4byte	0x57f
 1423 0634 08       		.byte	0x8
 1424 0635 14       		.uleb128 0x14
 1425 0636 B0180000 		.4byte	.LASF195
 1426 063a 08       		.byte	0x8
 1427 063b 26       		.byte	0x26
 1428 063c 7F050000 		.4byte	0x57f
 1429 0640 0C       		.byte	0xc
 1430 0641 13       		.uleb128 0x13
 1431 0642 494E00   		.ascii	"IN\000"
 1432 0645 08       		.byte	0x8
 1433 0646 27       		.byte	0x27
 1434 0647 F4050000 		.4byte	0x5f4
 1435 064b 10       		.byte	0x10
 1436 064c 14       		.uleb128 0x14
 1437 064d A8070000 		.4byte	.LASF196
 1438 0651 08       		.byte	0x8
 1439 0652 28       		.byte	0x28
 1440 0653 7F050000 		.4byte	0x57f
 1441 0657 14       		.byte	0x14
 1442 0658 14       		.uleb128 0x14
 1443 0659 2C0D0000 		.4byte	.LASF197
 1444 065d 08       		.byte	0x8
 1445 065e 29       		.byte	0x29
 1446 065f 7F050000 		.4byte	0x57f
 1447 0663 18       		.byte	0x18
 1448 0664 14       		.uleb128 0x14
 1449 0665 AF190000 		.4byte	.LASF198
 1450 0669 08       		.byte	0x8
 1451 066a 2A       		.byte	0x2a
 1452 066b F4050000 		.4byte	0x5f4
 1453 066f 1C       		.byte	0x1c
 1454 0670 14       		.uleb128 0x14
 1455 0671 AF040000 		.4byte	.LASF199
 1456 0675 08       		.byte	0x8
 1457 0676 2B       		.byte	0x2b
 1458 0677 7F050000 		.4byte	0x57f
 1459 067b 20       		.byte	0x20
 1460 067c 14       		.uleb128 0x14
 1461 067d F5170000 		.4byte	.LASF200
 1462 0681 08       		.byte	0x8
 1463 0682 2C       		.byte	0x2c
 1464 0683 7F050000 		.4byte	0x57f
 1465 0687 24       		.byte	0x24
 1466 0688 13       		.uleb128 0x13
 1467 0689 43464700 		.ascii	"CFG\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 106


 1468 068d 08       		.byte	0x8
 1469 068e 2D       		.byte	0x2d
 1470 068f 7F050000 		.4byte	0x57f
 1471 0693 28       		.byte	0x28
 1472 0694 14       		.uleb128 0x14
 1473 0695 83060000 		.4byte	.LASF201
 1474 0699 08       		.byte	0x8
 1475 069a 2E       		.byte	0x2e
 1476 069b 7F050000 		.4byte	0x57f
 1477 069f 2C       		.byte	0x2c
 1478 06a0 14       		.uleb128 0x14
 1479 06a1 C30A0000 		.4byte	.LASF202
 1480 06a5 08       		.byte	0x8
 1481 06a6 2F       		.byte	0x2f
 1482 06a7 7F050000 		.4byte	0x57f
 1483 06ab 30       		.byte	0x30
 1484 06ac 14       		.uleb128 0x14
 1485 06ad 951F0000 		.4byte	.LASF203
 1486 06b1 08       		.byte	0x8
 1487 06b2 30       		.byte	0x30
 1488 06b3 7F050000 		.4byte	0x57f
 1489 06b7 34       		.byte	0x34
 1490 06b8 14       		.uleb128 0x14
 1491 06b9 32000000 		.4byte	.LASF204
 1492 06bd 08       		.byte	0x8
 1493 06be 31       		.byte	0x31
 1494 06bf F4050000 		.4byte	0x5f4
 1495 06c3 38       		.byte	0x38
 1496 06c4 14       		.uleb128 0x14
 1497 06c5 4D180000 		.4byte	.LASF205
 1498 06c9 08       		.byte	0x8
 1499 06ca 32       		.byte	0x32
 1500 06cb 7F050000 		.4byte	0x57f
 1501 06cf 3C       		.byte	0x3c
 1502 06d0 14       		.uleb128 0x14
 1503 06d1 601F0000 		.4byte	.LASF206
 1504 06d5 08       		.byte	0x8
 1505 06d6 33       		.byte	0x33
 1506 06d7 E2060000 		.4byte	0x6e2
 1507 06db 40       		.byte	0x40
 1508 06dc 00       		.byte	0
 1509 06dd 0E       		.uleb128 0xe
 1510 06de F9050000 		.4byte	0x5f9
 1511 06e2 11       		.uleb128 0x11
 1512 06e3 DD060000 		.4byte	0x6dd
 1513 06e7 07       		.uleb128 0x7
 1514 06e8 871A0000 		.4byte	.LASF207
 1515 06ec 08       		.byte	0x8
 1516 06ed 34       		.byte	0x34
 1517 06ee 09060000 		.4byte	0x609
 1518 06f2 15       		.uleb128 0x15
 1519 06f3 2440     		.2byte	0x4024
 1520 06f5 08       		.byte	0x8
 1521 06f6 39       		.byte	0x39
 1522 06f7 7D070000 		.4byte	0x77d
 1523 06fb 13       		.uleb128 0x13
 1524 06fc 50525400 		.ascii	"PRT\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 107


 1525 0700 08       		.byte	0x8
 1526 0701 3A       		.byte	0x3a
 1527 0702 7D070000 		.4byte	0x77d
 1528 0706 00       		.byte	0
 1529 0707 16       		.uleb128 0x16
 1530 0708 46000000 		.4byte	.LASF208
 1531 070c 08       		.byte	0x8
 1532 070d 3B       		.byte	0x3b
 1533 070e F4050000 		.4byte	0x5f4
 1534 0712 0040     		.2byte	0x4000
 1535 0714 16       		.uleb128 0x16
 1536 0715 52000000 		.4byte	.LASF209
 1537 0719 08       		.byte	0x8
 1538 071a 3C       		.byte	0x3c
 1539 071b F4050000 		.4byte	0x5f4
 1540 071f 0440     		.2byte	0x4004
 1541 0721 16       		.uleb128 0x16
 1542 0722 5E000000 		.4byte	.LASF210
 1543 0726 08       		.byte	0x8
 1544 0727 3D       		.byte	0x3d
 1545 0728 F4050000 		.4byte	0x5f4
 1546 072c 0840     		.2byte	0x4008
 1547 072e 16       		.uleb128 0x16
 1548 072f BD0F0000 		.4byte	.LASF211
 1549 0733 08       		.byte	0x8
 1550 0734 3E       		.byte	0x3e
 1551 0735 F4050000 		.4byte	0x5f4
 1552 0739 0C40     		.2byte	0x400c
 1553 073b 16       		.uleb128 0x16
 1554 073c 3B000000 		.4byte	.LASF212
 1555 0740 08       		.byte	0x8
 1556 0741 3F       		.byte	0x3f
 1557 0742 F4050000 		.4byte	0x5f4
 1558 0746 1040     		.2byte	0x4010
 1559 0748 16       		.uleb128 0x16
 1560 0749 D20B0000 		.4byte	.LASF213
 1561 074d 08       		.byte	0x8
 1562 074e 40       		.byte	0x40
 1563 074f 7F050000 		.4byte	0x57f
 1564 0753 1440     		.2byte	0x4014
 1565 0755 16       		.uleb128 0x16
 1566 0756 D41D0000 		.4byte	.LASF214
 1567 075a 08       		.byte	0x8
 1568 075b 41       		.byte	0x41
 1569 075c 7F050000 		.4byte	0x57f
 1570 0760 1840     		.2byte	0x4018
 1571 0762 16       		.uleb128 0x16
 1572 0763 44140000 		.4byte	.LASF215
 1573 0767 08       		.byte	0x8
 1574 0768 42       		.byte	0x42
 1575 0769 F4050000 		.4byte	0x5f4
 1576 076d 1C40     		.2byte	0x401c
 1577 076f 16       		.uleb128 0x16
 1578 0770 0A150000 		.4byte	.LASF216
 1579 0774 08       		.byte	0x8
 1580 0775 43       		.byte	0x43
 1581 0776 7F050000 		.4byte	0x57f
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 108


 1582 077a 2040     		.2byte	0x4020
 1583 077c 00       		.byte	0
 1584 077d 0C       		.uleb128 0xc
 1585 077e E7060000 		.4byte	0x6e7
 1586 0782 8D070000 		.4byte	0x78d
 1587 0786 0D       		.uleb128 0xd
 1588 0787 78050000 		.4byte	0x578
 1589 078b 7F       		.byte	0x7f
 1590 078c 00       		.byte	0
 1591 078d 07       		.uleb128 0x7
 1592 078e 82070000 		.4byte	.LASF217
 1593 0792 08       		.byte	0x8
 1594 0793 44       		.byte	0x44
 1595 0794 F2060000 		.4byte	0x6f2
 1596 0798 10       		.uleb128 0x10
 1597 0799 020D0000 		.4byte	.LASF218
 1598 079d 09       		.byte	0x9
 1599 079e 3106     		.2byte	0x631
 1600 07a0 E7060000 		.4byte	0x6e7
 1601 07a4 10       		.uleb128 0x10
 1602 07a5 DD1B0000 		.4byte	.LASF219
 1603 07a9 09       		.byte	0x9
 1604 07aa 3206     		.2byte	0x632
 1605 07ac 8D070000 		.4byte	0x78d
 1606 07b0 03       		.uleb128 0x3
 1607 07b1 08       		.byte	0x8
 1608 07b2 04       		.byte	0x4
 1609 07b3 C7140000 		.4byte	.LASF220
 1610 07b7 12       		.uleb128 0x12
 1611 07b8 B8       		.byte	0xb8
 1612 07b9 0A       		.byte	0xa
 1613 07ba 34       		.byte	0x34
 1614 07bb C80B0000 		.4byte	0xbc8
 1615 07bf 14       		.uleb128 0x14
 1616 07c0 5A030000 		.4byte	.LASF221
 1617 07c4 0A       		.byte	0xa
 1618 07c5 37       		.byte	0x37
 1619 07c6 A1040000 		.4byte	0x4a1
 1620 07ca 00       		.byte	0
 1621 07cb 14       		.uleb128 0x14
 1622 07cc C7010000 		.4byte	.LASF222
 1623 07d0 0A       		.byte	0xa
 1624 07d1 38       		.byte	0x38
 1625 07d2 A1040000 		.4byte	0x4a1
 1626 07d6 04       		.byte	0x4
 1627 07d7 14       		.uleb128 0x14
 1628 07d8 A1010000 		.4byte	.LASF223
 1629 07dc 0A       		.byte	0xa
 1630 07dd 39       		.byte	0x39
 1631 07de A1040000 		.4byte	0x4a1
 1632 07e2 08       		.byte	0x8
 1633 07e3 14       		.uleb128 0x14
 1634 07e4 98090000 		.4byte	.LASF224
 1635 07e8 0A       		.byte	0xa
 1636 07e9 3A       		.byte	0x3a
 1637 07ea A1040000 		.4byte	0x4a1
 1638 07ee 0C       		.byte	0xc
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 109


 1639 07ef 14       		.uleb128 0x14
 1640 07f0 01150000 		.4byte	.LASF225
 1641 07f4 0A       		.byte	0xa
 1642 07f5 3B       		.byte	0x3b
 1643 07f6 A1040000 		.4byte	0x4a1
 1644 07fa 10       		.byte	0x10
 1645 07fb 14       		.uleb128 0x14
 1646 07fc DE110000 		.4byte	.LASF226
 1647 0800 0A       		.byte	0xa
 1648 0801 3C       		.byte	0x3c
 1649 0802 A1040000 		.4byte	0x4a1
 1650 0806 14       		.byte	0x14
 1651 0807 14       		.uleb128 0x14
 1652 0808 DB0B0000 		.4byte	.LASF227
 1653 080c 0A       		.byte	0xa
 1654 080d 3D       		.byte	0x3d
 1655 080e A1040000 		.4byte	0x4a1
 1656 0812 18       		.byte	0x18
 1657 0813 14       		.uleb128 0x14
 1658 0814 271F0000 		.4byte	.LASF228
 1659 0818 0A       		.byte	0xa
 1660 0819 3E       		.byte	0x3e
 1661 081a A1040000 		.4byte	0x4a1
 1662 081e 1C       		.byte	0x1c
 1663 081f 14       		.uleb128 0x14
 1664 0820 B0100000 		.4byte	.LASF229
 1665 0824 0A       		.byte	0xa
 1666 0825 3F       		.byte	0x3f
 1667 0826 A1040000 		.4byte	0x4a1
 1668 082a 20       		.byte	0x20
 1669 082b 14       		.uleb128 0x14
 1670 082c C7100000 		.4byte	.LASF230
 1671 0830 0A       		.byte	0xa
 1672 0831 40       		.byte	0x40
 1673 0832 A1040000 		.4byte	0x4a1
 1674 0836 24       		.byte	0x24
 1675 0837 14       		.uleb128 0x14
 1676 0838 1B170000 		.4byte	.LASF231
 1677 083c 0A       		.byte	0xa
 1678 083d 43       		.byte	0x43
 1679 083e 75040000 		.4byte	0x475
 1680 0842 28       		.byte	0x28
 1681 0843 14       		.uleb128 0x14
 1682 0844 E7160000 		.4byte	.LASF232
 1683 0848 0A       		.byte	0xa
 1684 0849 44       		.byte	0x44
 1685 084a 75040000 		.4byte	0x475
 1686 084e 29       		.byte	0x29
 1687 084f 14       		.uleb128 0x14
 1688 0850 D6150000 		.4byte	.LASF233
 1689 0854 0A       		.byte	0xa
 1690 0855 45       		.byte	0x45
 1691 0856 75040000 		.4byte	0x475
 1692 085a 2A       		.byte	0x2a
 1693 085b 14       		.uleb128 0x14
 1694 085c 84170000 		.4byte	.LASF234
 1695 0860 0A       		.byte	0xa
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 110


 1696 0861 46       		.byte	0x46
 1697 0862 75040000 		.4byte	0x475
 1698 0866 2B       		.byte	0x2b
 1699 0867 14       		.uleb128 0x14
 1700 0868 44170000 		.4byte	.LASF235
 1701 086c 0A       		.byte	0xa
 1702 086d 47       		.byte	0x47
 1703 086e 75040000 		.4byte	0x475
 1704 0872 2C       		.byte	0x2c
 1705 0873 14       		.uleb128 0x14
 1706 0874 321A0000 		.4byte	.LASF236
 1707 0878 0A       		.byte	0xa
 1708 0879 48       		.byte	0x48
 1709 087a 75040000 		.4byte	0x475
 1710 087e 2D       		.byte	0x2d
 1711 087f 14       		.uleb128 0x14
 1712 0880 75200000 		.4byte	.LASF237
 1713 0884 0A       		.byte	0xa
 1714 0885 49       		.byte	0x49
 1715 0886 75040000 		.4byte	0x475
 1716 088a 2E       		.byte	0x2e
 1717 088b 14       		.uleb128 0x14
 1718 088c 72030000 		.4byte	.LASF238
 1719 0890 0A       		.byte	0xa
 1720 0891 4A       		.byte	0x4a
 1721 0892 75040000 		.4byte	0x475
 1722 0896 2F       		.byte	0x2f
 1723 0897 14       		.uleb128 0x14
 1724 0898 71190000 		.4byte	.LASF239
 1725 089c 0A       		.byte	0xa
 1726 089d 4B       		.byte	0x4b
 1727 089e 75040000 		.4byte	0x475
 1728 08a2 30       		.byte	0x30
 1729 08a3 14       		.uleb128 0x14
 1730 08a4 CF120000 		.4byte	.LASF240
 1731 08a8 0A       		.byte	0xa
 1732 08a9 4E       		.byte	0x4e
 1733 08aa 75040000 		.4byte	0x475
 1734 08ae 31       		.byte	0x31
 1735 08af 14       		.uleb128 0x14
 1736 08b0 271E0000 		.4byte	.LASF241
 1737 08b4 0A       		.byte	0xa
 1738 08b5 4F       		.byte	0x4f
 1739 08b6 75040000 		.4byte	0x475
 1740 08ba 32       		.byte	0x32
 1741 08bb 14       		.uleb128 0x14
 1742 08bc BC0B0000 		.4byte	.LASF242
 1743 08c0 0A       		.byte	0xa
 1744 08c1 50       		.byte	0x50
 1745 08c2 75040000 		.4byte	0x475
 1746 08c6 33       		.byte	0x33
 1747 08c7 14       		.uleb128 0x14
 1748 08c8 C00D0000 		.4byte	.LASF243
 1749 08cc 0A       		.byte	0xa
 1750 08cd 51       		.byte	0x51
 1751 08ce 75040000 		.4byte	0x475
 1752 08d2 34       		.byte	0x34
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 111


 1753 08d3 14       		.uleb128 0x14
 1754 08d4 1F090000 		.4byte	.LASF244
 1755 08d8 0A       		.byte	0xa
 1756 08d9 52       		.byte	0x52
 1757 08da 80040000 		.4byte	0x480
 1758 08de 36       		.byte	0x36
 1759 08df 14       		.uleb128 0x14
 1760 08e0 02050000 		.4byte	.LASF245
 1761 08e4 0A       		.byte	0xa
 1762 08e5 53       		.byte	0x53
 1763 08e6 80040000 		.4byte	0x480
 1764 08ea 38       		.byte	0x38
 1765 08eb 14       		.uleb128 0x14
 1766 08ec 11120000 		.4byte	.LASF246
 1767 08f0 0A       		.byte	0xa
 1768 08f1 54       		.byte	0x54
 1769 08f2 80040000 		.4byte	0x480
 1770 08f6 3A       		.byte	0x3a
 1771 08f7 14       		.uleb128 0x14
 1772 08f8 4B030000 		.4byte	.LASF247
 1773 08fc 0A       		.byte	0xa
 1774 08fd 55       		.byte	0x55
 1775 08fe 75040000 		.4byte	0x475
 1776 0902 3C       		.byte	0x3c
 1777 0903 14       		.uleb128 0x14
 1778 0904 230B0000 		.4byte	.LASF248
 1779 0908 0A       		.byte	0xa
 1780 0909 56       		.byte	0x56
 1781 090a 75040000 		.4byte	0x475
 1782 090e 3D       		.byte	0x3d
 1783 090f 14       		.uleb128 0x14
 1784 0910 47090000 		.4byte	.LASF249
 1785 0914 0A       		.byte	0xa
 1786 0915 57       		.byte	0x57
 1787 0916 75040000 		.4byte	0x475
 1788 091a 3E       		.byte	0x3e
 1789 091b 14       		.uleb128 0x14
 1790 091c F6090000 		.4byte	.LASF250
 1791 0920 0A       		.byte	0xa
 1792 0921 58       		.byte	0x58
 1793 0922 75040000 		.4byte	0x475
 1794 0926 3F       		.byte	0x3f
 1795 0927 14       		.uleb128 0x14
 1796 0928 87020000 		.4byte	.LASF251
 1797 092c 0A       		.byte	0xa
 1798 092d 59       		.byte	0x59
 1799 092e 75040000 		.4byte	0x475
 1800 0932 40       		.byte	0x40
 1801 0933 14       		.uleb128 0x14
 1802 0934 30130000 		.4byte	.LASF252
 1803 0938 0A       		.byte	0xa
 1804 0939 5A       		.byte	0x5a
 1805 093a 75040000 		.4byte	0x475
 1806 093e 41       		.byte	0x41
 1807 093f 14       		.uleb128 0x14
 1808 0940 02080000 		.4byte	.LASF253
 1809 0944 0A       		.byte	0xa
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 112


 1810 0945 5B       		.byte	0x5b
 1811 0946 75040000 		.4byte	0x475
 1812 094a 42       		.byte	0x42
 1813 094b 14       		.uleb128 0x14
 1814 094c F70C0000 		.4byte	.LASF254
 1815 0950 0A       		.byte	0xa
 1816 0951 5C       		.byte	0x5c
 1817 0952 75040000 		.4byte	0x475
 1818 0956 43       		.byte	0x43
 1819 0957 14       		.uleb128 0x14
 1820 0958 840E0000 		.4byte	.LASF255
 1821 095c 0A       		.byte	0xa
 1822 095d 5D       		.byte	0x5d
 1823 095e 75040000 		.4byte	0x475
 1824 0962 44       		.byte	0x44
 1825 0963 14       		.uleb128 0x14
 1826 0964 92170000 		.4byte	.LASF256
 1827 0968 0A       		.byte	0xa
 1828 0969 5E       		.byte	0x5e
 1829 096a A1040000 		.4byte	0x4a1
 1830 096e 48       		.byte	0x48
 1831 096f 14       		.uleb128 0x14
 1832 0970 B8040000 		.4byte	.LASF257
 1833 0974 0A       		.byte	0xa
 1834 0975 5F       		.byte	0x5f
 1835 0976 A1040000 		.4byte	0x4a1
 1836 097a 4C       		.byte	0x4c
 1837 097b 14       		.uleb128 0x14
 1838 097c 671D0000 		.4byte	.LASF258
 1839 0980 0A       		.byte	0xa
 1840 0981 60       		.byte	0x60
 1841 0982 75040000 		.4byte	0x475
 1842 0986 50       		.byte	0x50
 1843 0987 14       		.uleb128 0x14
 1844 0988 900B0000 		.4byte	.LASF259
 1845 098c 0A       		.byte	0xa
 1846 098d 61       		.byte	0x61
 1847 098e 75040000 		.4byte	0x475
 1848 0992 51       		.byte	0x51
 1849 0993 14       		.uleb128 0x14
 1850 0994 C3080000 		.4byte	.LASF260
 1851 0998 0A       		.byte	0xa
 1852 0999 62       		.byte	0x62
 1853 099a 75040000 		.4byte	0x475
 1854 099e 52       		.byte	0x52
 1855 099f 14       		.uleb128 0x14
 1856 09a0 54140000 		.4byte	.LASF261
 1857 09a4 0A       		.byte	0xa
 1858 09a5 63       		.byte	0x63
 1859 09a6 75040000 		.4byte	0x475
 1860 09aa 53       		.byte	0x53
 1861 09ab 14       		.uleb128 0x14
 1862 09ac 961C0000 		.4byte	.LASF262
 1863 09b0 0A       		.byte	0xa
 1864 09b1 64       		.byte	0x64
 1865 09b2 75040000 		.4byte	0x475
 1866 09b6 54       		.byte	0x54
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 113


 1867 09b7 14       		.uleb128 0x14
 1868 09b8 C21C0000 		.4byte	.LASF263
 1869 09bc 0A       		.byte	0xa
 1870 09bd 65       		.byte	0x65
 1871 09be 75040000 		.4byte	0x475
 1872 09c2 55       		.byte	0x55
 1873 09c3 14       		.uleb128 0x14
 1874 09c4 C71A0000 		.4byte	.LASF264
 1875 09c8 0A       		.byte	0xa
 1876 09c9 66       		.byte	0x66
 1877 09ca 75040000 		.4byte	0x475
 1878 09ce 56       		.byte	0x56
 1879 09cf 14       		.uleb128 0x14
 1880 09d0 301F0000 		.4byte	.LASF265
 1881 09d4 0A       		.byte	0xa
 1882 09d5 67       		.byte	0x67
 1883 09d6 75040000 		.4byte	0x475
 1884 09da 57       		.byte	0x57
 1885 09db 14       		.uleb128 0x14
 1886 09dc 050B0000 		.4byte	.LASF266
 1887 09e0 0A       		.byte	0xa
 1888 09e1 68       		.byte	0x68
 1889 09e2 75040000 		.4byte	0x475
 1890 09e6 58       		.byte	0x58
 1891 09e7 14       		.uleb128 0x14
 1892 09e8 9D1F0000 		.4byte	.LASF267
 1893 09ec 0A       		.byte	0xa
 1894 09ed 69       		.byte	0x69
 1895 09ee 75040000 		.4byte	0x475
 1896 09f2 59       		.byte	0x59
 1897 09f3 14       		.uleb128 0x14
 1898 09f4 1C1E0000 		.4byte	.LASF268
 1899 09f8 0A       		.byte	0xa
 1900 09f9 6E       		.byte	0x6e
 1901 09fa 8B040000 		.4byte	0x48b
 1902 09fe 5A       		.byte	0x5a
 1903 09ff 14       		.uleb128 0x14
 1904 0a00 EF010000 		.4byte	.LASF269
 1905 0a04 0A       		.byte	0xa
 1906 0a05 6F       		.byte	0x6f
 1907 0a06 8B040000 		.4byte	0x48b
 1908 0a0a 5C       		.byte	0x5c
 1909 0a0b 14       		.uleb128 0x14
 1910 0a0c B8100000 		.4byte	.LASF270
 1911 0a10 0A       		.byte	0xa
 1912 0a11 70       		.byte	0x70
 1913 0a12 75040000 		.4byte	0x475
 1914 0a16 5E       		.byte	0x5e
 1915 0a17 14       		.uleb128 0x14
 1916 0a18 511E0000 		.4byte	.LASF271
 1917 0a1c 0A       		.byte	0xa
 1918 0a1d 71       		.byte	0x71
 1919 0a1e 75040000 		.4byte	0x475
 1920 0a22 5F       		.byte	0x5f
 1921 0a23 14       		.uleb128 0x14
 1922 0a24 100D0000 		.4byte	.LASF272
 1923 0a28 0A       		.byte	0xa
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 114


 1924 0a29 72       		.byte	0x72
 1925 0a2a 75040000 		.4byte	0x475
 1926 0a2e 60       		.byte	0x60
 1927 0a2f 14       		.uleb128 0x14
 1928 0a30 520F0000 		.4byte	.LASF273
 1929 0a34 0A       		.byte	0xa
 1930 0a35 73       		.byte	0x73
 1931 0a36 A1040000 		.4byte	0x4a1
 1932 0a3a 64       		.byte	0x64
 1933 0a3b 14       		.uleb128 0x14
 1934 0a3c FB150000 		.4byte	.LASF274
 1935 0a40 0A       		.byte	0xa
 1936 0a41 76       		.byte	0x76
 1937 0a42 8B040000 		.4byte	0x48b
 1938 0a46 68       		.byte	0x68
 1939 0a47 14       		.uleb128 0x14
 1940 0a48 1F150000 		.4byte	.LASF275
 1941 0a4c 0A       		.byte	0xa
 1942 0a4d 77       		.byte	0x77
 1943 0a4e 8B040000 		.4byte	0x48b
 1944 0a52 6A       		.byte	0x6a
 1945 0a53 14       		.uleb128 0x14
 1946 0a54 02120000 		.4byte	.LASF276
 1947 0a58 0A       		.byte	0xa
 1948 0a59 78       		.byte	0x78
 1949 0a5a 8B040000 		.4byte	0x48b
 1950 0a5e 6C       		.byte	0x6c
 1951 0a5f 14       		.uleb128 0x14
 1952 0a60 6C040000 		.4byte	.LASF277
 1953 0a64 0A       		.byte	0xa
 1954 0a65 79       		.byte	0x79
 1955 0a66 8B040000 		.4byte	0x48b
 1956 0a6a 6E       		.byte	0x6e
 1957 0a6b 14       		.uleb128 0x14
 1958 0a6c A90F0000 		.4byte	.LASF278
 1959 0a70 0A       		.byte	0xa
 1960 0a71 7B       		.byte	0x7b
 1961 0a72 75040000 		.4byte	0x475
 1962 0a76 70       		.byte	0x70
 1963 0a77 14       		.uleb128 0x14
 1964 0a78 42060000 		.4byte	.LASF279
 1965 0a7c 0A       		.byte	0xa
 1966 0a7d 7C       		.byte	0x7c
 1967 0a7e 75040000 		.4byte	0x475
 1968 0a82 71       		.byte	0x71
 1969 0a83 14       		.uleb128 0x14
 1970 0a84 99040000 		.4byte	.LASF280
 1971 0a88 0A       		.byte	0xa
 1972 0a89 7D       		.byte	0x7d
 1973 0a8a 75040000 		.4byte	0x475
 1974 0a8e 72       		.byte	0x72
 1975 0a8f 14       		.uleb128 0x14
 1976 0a90 94020000 		.4byte	.LASF281
 1977 0a94 0A       		.byte	0xa
 1978 0a95 7E       		.byte	0x7e
 1979 0a96 75040000 		.4byte	0x475
 1980 0a9a 73       		.byte	0x73
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 115


 1981 0a9b 14       		.uleb128 0x14
 1982 0a9c 58160000 		.4byte	.LASF282
 1983 0aa0 0A       		.byte	0xa
 1984 0aa1 80       		.byte	0x80
 1985 0aa2 8B040000 		.4byte	0x48b
 1986 0aa6 74       		.byte	0x74
 1987 0aa7 14       		.uleb128 0x14
 1988 0aa8 66140000 		.4byte	.LASF283
 1989 0aac 0A       		.byte	0xa
 1990 0aad 81       		.byte	0x81
 1991 0aae 8B040000 		.4byte	0x48b
 1992 0ab2 76       		.byte	0x76
 1993 0ab3 14       		.uleb128 0x14
 1994 0ab4 FA0F0000 		.4byte	.LASF284
 1995 0ab8 0A       		.byte	0xa
 1996 0ab9 82       		.byte	0x82
 1997 0aba 8B040000 		.4byte	0x48b
 1998 0abe 78       		.byte	0x78
 1999 0abf 14       		.uleb128 0x14
 2000 0ac0 DE080000 		.4byte	.LASF285
 2001 0ac4 0A       		.byte	0xa
 2002 0ac5 83       		.byte	0x83
 2003 0ac6 8B040000 		.4byte	0x48b
 2004 0aca 7A       		.byte	0x7a
 2005 0acb 14       		.uleb128 0x14
 2006 0acc E50F0000 		.4byte	.LASF286
 2007 0ad0 0A       		.byte	0xa
 2008 0ad1 86       		.byte	0x86
 2009 0ad2 75040000 		.4byte	0x475
 2010 0ad6 7C       		.byte	0x7c
 2011 0ad7 14       		.uleb128 0x14
 2012 0ad8 781D0000 		.4byte	.LASF287
 2013 0adc 0A       		.byte	0xa
 2014 0add 87       		.byte	0x87
 2015 0ade 75040000 		.4byte	0x475
 2016 0ae2 7D       		.byte	0x7d
 2017 0ae3 14       		.uleb128 0x14
 2018 0ae4 60080000 		.4byte	.LASF288
 2019 0ae8 0A       		.byte	0xa
 2020 0ae9 88       		.byte	0x88
 2021 0aea 75040000 		.4byte	0x475
 2022 0aee 7E       		.byte	0x7e
 2023 0aef 14       		.uleb128 0x14
 2024 0af0 8F070000 		.4byte	.LASF289
 2025 0af4 0A       		.byte	0xa
 2026 0af5 89       		.byte	0x89
 2027 0af6 75040000 		.4byte	0x475
 2028 0afa 7F       		.byte	0x7f
 2029 0afb 14       		.uleb128 0x14
 2030 0afc F3080000 		.4byte	.LASF290
 2031 0b00 0A       		.byte	0xa
 2032 0b01 8A       		.byte	0x8a
 2033 0b02 75040000 		.4byte	0x475
 2034 0b06 80       		.byte	0x80
 2035 0b07 14       		.uleb128 0x14
 2036 0b08 03010000 		.4byte	.LASF291
 2037 0b0c 0A       		.byte	0xa
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 116


 2038 0b0d 8D       		.byte	0x8d
 2039 0b0e A1040000 		.4byte	0x4a1
 2040 0b12 84       		.byte	0x84
 2041 0b13 14       		.uleb128 0x14
 2042 0b14 7D190000 		.4byte	.LASF292
 2043 0b18 0A       		.byte	0xa
 2044 0b19 8E       		.byte	0x8e
 2045 0b1a A1040000 		.4byte	0x4a1
 2046 0b1e 88       		.byte	0x88
 2047 0b1f 14       		.uleb128 0x14
 2048 0b20 E1090000 		.4byte	.LASF293
 2049 0b24 0A       		.byte	0xa
 2050 0b25 8F       		.byte	0x8f
 2051 0b26 A1040000 		.4byte	0x4a1
 2052 0b2a 8C       		.byte	0x8c
 2053 0b2b 14       		.uleb128 0x14
 2054 0b2c 091B0000 		.4byte	.LASF294
 2055 0b30 0A       		.byte	0xa
 2056 0b31 90       		.byte	0x90
 2057 0b32 A1040000 		.4byte	0x4a1
 2058 0b36 90       		.byte	0x90
 2059 0b37 14       		.uleb128 0x14
 2060 0b38 B8180000 		.4byte	.LASF295
 2061 0b3c 0A       		.byte	0xa
 2062 0b3d 91       		.byte	0x91
 2063 0b3e A1040000 		.4byte	0x4a1
 2064 0b42 94       		.byte	0x94
 2065 0b43 14       		.uleb128 0x14
 2066 0b44 57060000 		.4byte	.LASF296
 2067 0b48 0A       		.byte	0xa
 2068 0b49 92       		.byte	0x92
 2069 0b4a A1040000 		.4byte	0x4a1
 2070 0b4e 98       		.byte	0x98
 2071 0b4f 14       		.uleb128 0x14
 2072 0b50 EB190000 		.4byte	.LASF297
 2073 0b54 0A       		.byte	0xa
 2074 0b55 93       		.byte	0x93
 2075 0b56 A1040000 		.4byte	0x4a1
 2076 0b5a 9C       		.byte	0x9c
 2077 0b5b 14       		.uleb128 0x14
 2078 0b5c E10C0000 		.4byte	.LASF298
 2079 0b60 0A       		.byte	0xa
 2080 0b61 94       		.byte	0x94
 2081 0b62 A1040000 		.4byte	0x4a1
 2082 0b66 A0       		.byte	0xa0
 2083 0b67 14       		.uleb128 0x14
 2084 0b68 5C190000 		.4byte	.LASF299
 2085 0b6c 0A       		.byte	0xa
 2086 0b6d 95       		.byte	0x95
 2087 0b6e 8B040000 		.4byte	0x48b
 2088 0b72 A4       		.byte	0xa4
 2089 0b73 14       		.uleb128 0x14
 2090 0b74 39160000 		.4byte	.LASF300
 2091 0b78 0A       		.byte	0xa
 2092 0b79 96       		.byte	0x96
 2093 0b7a 8B040000 		.4byte	0x48b
 2094 0b7e A6       		.byte	0xa6
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 117


 2095 0b7f 14       		.uleb128 0x14
 2096 0b80 981A0000 		.4byte	.LASF301
 2097 0b84 0A       		.byte	0xa
 2098 0b85 97       		.byte	0x97
 2099 0b86 8B040000 		.4byte	0x48b
 2100 0b8a A8       		.byte	0xa8
 2101 0b8b 14       		.uleb128 0x14
 2102 0b8c 80100000 		.4byte	.LASF302
 2103 0b90 0A       		.byte	0xa
 2104 0b91 98       		.byte	0x98
 2105 0b92 8B040000 		.4byte	0x48b
 2106 0b96 AA       		.byte	0xaa
 2107 0b97 14       		.uleb128 0x14
 2108 0b98 C6040000 		.4byte	.LASF303
 2109 0b9c 0A       		.byte	0xa
 2110 0b9d 99       		.byte	0x99
 2111 0b9e 8B040000 		.4byte	0x48b
 2112 0ba2 AC       		.byte	0xac
 2113 0ba3 14       		.uleb128 0x14
 2114 0ba4 6D130000 		.4byte	.LASF304
 2115 0ba8 0A       		.byte	0xa
 2116 0ba9 9A       		.byte	0x9a
 2117 0baa 8B040000 		.4byte	0x48b
 2118 0bae AE       		.byte	0xae
 2119 0baf 14       		.uleb128 0x14
 2120 0bb0 E5040000 		.4byte	.LASF305
 2121 0bb4 0A       		.byte	0xa
 2122 0bb5 9D       		.byte	0x9d
 2123 0bb6 8B040000 		.4byte	0x48b
 2124 0bba B0       		.byte	0xb0
 2125 0bbb 14       		.uleb128 0x14
 2126 0bbc E71B0000 		.4byte	.LASF306
 2127 0bc0 0A       		.byte	0xa
 2128 0bc1 9E       		.byte	0x9e
 2129 0bc2 A1040000 		.4byte	0x4a1
 2130 0bc6 B4       		.byte	0xb4
 2131 0bc7 00       		.byte	0
 2132 0bc8 07       		.uleb128 0x7
 2133 0bc9 8E1E0000 		.4byte	.LASF307
 2134 0bcd 0A       		.byte	0xa
 2135 0bce 9F       		.byte	0x9f
 2136 0bcf B7070000 		.4byte	0x7b7
 2137 0bd3 10       		.uleb128 0x10
 2138 0bd4 601D0000 		.4byte	.LASF308
 2139 0bd8 0B       		.byte	0xb
 2140 0bd9 F601     		.2byte	0x1f6
 2141 0bdb DF0B0000 		.4byte	0xbdf
 2142 0bdf 03       		.uleb128 0x3
 2143 0be0 01       		.byte	0x1
 2144 0be1 08       		.byte	0x8
 2145 0be2 170E0000 		.4byte	.LASF309
 2146 0be6 03       		.uleb128 0x3
 2147 0be7 08       		.byte	0x8
 2148 0be8 04       		.byte	0x4
 2149 0be9 201F0000 		.4byte	.LASF310
 2150 0bed 10       		.uleb128 0x10
 2151 0bee 1A1F0000 		.4byte	.LASF311
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 118


 2152 0bf2 0B       		.byte	0xb
 2153 0bf3 EA03     		.2byte	0x3ea
 2154 0bf5 75040000 		.4byte	0x475
 2155 0bf9 17       		.uleb128 0x17
 2156 0bfa 08       		.byte	0x8
 2157 0bfb 0C       		.byte	0xc
 2158 0bfc 2D01     		.2byte	0x12d
 2159 0bfe 1D0C0000 		.4byte	0xc1d
 2160 0c02 09       		.uleb128 0x9
 2161 0c03 C6200000 		.4byte	.LASF312
 2162 0c07 0C       		.byte	0xc
 2163 0c08 2E01     		.2byte	0x12e
 2164 0c0a FB030000 		.4byte	0x3fb
 2165 0c0e 00       		.byte	0
 2166 0c0f 09       		.uleb128 0x9
 2167 0c10 011A0000 		.4byte	.LASF313
 2168 0c14 0C       		.byte	0xc
 2169 0c15 3201     		.2byte	0x132
 2170 0c17 A1040000 		.4byte	0x4a1
 2171 0c1b 04       		.byte	0x4
 2172 0c1c 00       		.byte	0
 2173 0c1d 10       		.uleb128 0x10
 2174 0c1e AA010000 		.4byte	.LASF314
 2175 0c22 0C       		.byte	0xc
 2176 0c23 3301     		.2byte	0x133
 2177 0c25 F90B0000 		.4byte	0xbf9
 2178 0c29 18       		.uleb128 0x18
 2179 0c2a 04       		.byte	0x4
 2180 0c2b 03       		.uleb128 0x3
 2181 0c2c 01       		.byte	0x1
 2182 0c2d 02       		.byte	0x2
 2183 0c2e B60B0000 		.4byte	.LASF315
 2184 0c32 19       		.uleb128 0x19
 2185 0c33 01       		.byte	0x1
 2186 0c34 18040000 		.4byte	0x418
 2187 0c38 0D       		.byte	0xd
 2188 0c39 2402     		.2byte	0x224
 2189 0c3b 4C0C0000 		.4byte	0xc4c
 2190 0c3f 06       		.uleb128 0x6
 2191 0c40 E0030000 		.4byte	.LASF316
 2192 0c44 00       		.byte	0
 2193 0c45 06       		.uleb128 0x6
 2194 0c46 F3040000 		.4byte	.LASF317
 2195 0c4a 01       		.byte	0x1
 2196 0c4b 00       		.byte	0
 2197 0c4c 10       		.uleb128 0x10
 2198 0c4d 7E1C0000 		.4byte	.LASF318
 2199 0c51 0D       		.byte	0xd
 2200 0c52 2702     		.2byte	0x227
 2201 0c54 320C0000 		.4byte	0xc32
 2202 0c58 10       		.uleb128 0x10
 2203 0c59 41020000 		.4byte	.LASF319
 2204 0c5d 0D       		.byte	0xd
 2205 0c5e 3902     		.2byte	0x239
 2206 0c60 640C0000 		.4byte	0xc64
 2207 0c64 1A       		.uleb128 0x1a
 2208 0c65 04       		.byte	0x4
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 119


 2209 0c66 6A0C0000 		.4byte	0xc6a
 2210 0c6a 1B       		.uleb128 0x1b
 2211 0c6b 750C0000 		.4byte	0xc75
 2212 0c6f 1C       		.uleb128 0x1c
 2213 0c70 A1040000 		.4byte	0x4a1
 2214 0c74 00       		.byte	0
 2215 0c75 10       		.uleb128 0x10
 2216 0c76 27050000 		.4byte	.LASF320
 2217 0c7a 0D       		.byte	0xd
 2218 0c7b 4402     		.2byte	0x244
 2219 0c7d 810C0000 		.4byte	0xc81
 2220 0c81 1A       		.uleb128 0x1a
 2221 0c82 04       		.byte	0x4
 2222 0c83 870C0000 		.4byte	0xc87
 2223 0c87 1D       		.uleb128 0x1d
 2224 0c88 4C0C0000 		.4byte	0xc4c
 2225 0c8c 960C0000 		.4byte	0xc96
 2226 0c90 1C       		.uleb128 0x1c
 2227 0c91 A1040000 		.4byte	0x4a1
 2228 0c95 00       		.byte	0
 2229 0c96 1E       		.uleb128 0x1e
 2230 0c97 1F060000 		.4byte	.LASF344
 2231 0c9b 4C       		.byte	0x4c
 2232 0c9c 0D       		.byte	0xd
 2233 0c9d C302     		.2byte	0x2c3
 2234 0c9f B50D0000 		.4byte	0xdb5
 2235 0ca3 09       		.uleb128 0x9
 2236 0ca4 C80B0000 		.4byte	.LASF321
 2237 0ca8 0D       		.byte	0xd
 2238 0ca9 C602     		.2byte	0x2c6
 2239 0cab 2B0C0000 		.4byte	0xc2b
 2240 0caf 00       		.byte	0
 2241 0cb0 09       		.uleb128 0x9
 2242 0cb1 A0110000 		.4byte	.LASF322
 2243 0cb5 0D       		.byte	0xd
 2244 0cb6 C702     		.2byte	0x2c7
 2245 0cb8 2B0C0000 		.4byte	0xc2b
 2246 0cbc 01       		.byte	0x1
 2247 0cbd 09       		.uleb128 0x9
 2248 0cbe DB1C0000 		.4byte	.LASF323
 2249 0cc2 0D       		.byte	0xd
 2250 0cc3 C902     		.2byte	0x2c9
 2251 0cc5 7F050000 		.4byte	0x57f
 2252 0cc9 04       		.byte	0x4
 2253 0cca 09       		.uleb128 0x9
 2254 0ccb 36010000 		.4byte	.LASF324
 2255 0ccf 0D       		.byte	0xd
 2256 0cd0 CB02     		.2byte	0x2cb
 2257 0cd2 7F050000 		.4byte	0x57f
 2258 0cd6 08       		.byte	0x8
 2259 0cd7 09       		.uleb128 0x9
 2260 0cd8 90130000 		.4byte	.LASF325
 2261 0cdc 0D       		.byte	0xd
 2262 0cdd CC02     		.2byte	0x2cc
 2263 0cdf 2B0C0000 		.4byte	0xc2b
 2264 0ce3 0C       		.byte	0xc
 2265 0ce4 09       		.uleb128 0x9
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 120


 2266 0ce5 E8110000 		.4byte	.LASF326
 2267 0ce9 0D       		.byte	0xd
 2268 0cea CD02     		.2byte	0x2cd
 2269 0cec 2B0C0000 		.4byte	0xc2b
 2270 0cf0 0D       		.byte	0xd
 2271 0cf1 09       		.uleb128 0x9
 2272 0cf2 C5020000 		.4byte	.LASF327
 2273 0cf6 0D       		.byte	0xd
 2274 0cf7 CF02     		.2byte	0x2cf
 2275 0cf9 B50D0000 		.4byte	0xdb5
 2276 0cfd 10       		.byte	0x10
 2277 0cfe 09       		.uleb128 0x9
 2278 0cff 950E0000 		.4byte	.LASF328
 2279 0d03 0D       		.byte	0xd
 2280 0d04 D002     		.2byte	0x2d0
 2281 0d06 A1040000 		.4byte	0x4a1
 2282 0d0a 14       		.byte	0x14
 2283 0d0b 09       		.uleb128 0x9
 2284 0d0c 2E0B0000 		.4byte	.LASF329
 2285 0d10 0D       		.byte	0xd
 2286 0d11 D102     		.2byte	0x2d1
 2287 0d13 7F050000 		.4byte	0x57f
 2288 0d17 18       		.byte	0x18
 2289 0d18 09       		.uleb128 0x9
 2290 0d19 8B0D0000 		.4byte	.LASF330
 2291 0d1d 0D       		.byte	0xd
 2292 0d1e D202     		.2byte	0x2d2
 2293 0d20 7F050000 		.4byte	0x57f
 2294 0d24 1C       		.byte	0x1c
 2295 0d25 09       		.uleb128 0x9
 2296 0d26 CE200000 		.4byte	.LASF331
 2297 0d2a 0D       		.byte	0xd
 2298 0d2b D402     		.2byte	0x2d4
 2299 0d2d 7F050000 		.4byte	0x57f
 2300 0d31 20       		.byte	0x20
 2301 0d32 09       		.uleb128 0x9
 2302 0d33 221C0000 		.4byte	.LASF332
 2303 0d37 0D       		.byte	0xd
 2304 0d38 D502     		.2byte	0x2d5
 2305 0d3a BB0D0000 		.4byte	0xdbb
 2306 0d3e 24       		.byte	0x24
 2307 0d3f 09       		.uleb128 0x9
 2308 0d40 B5060000 		.4byte	.LASF333
 2309 0d44 0D       		.byte	0xd
 2310 0d45 D702     		.2byte	0x2d7
 2311 0d47 B50D0000 		.4byte	0xdb5
 2312 0d4b 28       		.byte	0x28
 2313 0d4c 09       		.uleb128 0x9
 2314 0d4d A0090000 		.4byte	.LASF334
 2315 0d51 0D       		.byte	0xd
 2316 0d52 D802     		.2byte	0x2d8
 2317 0d54 A1040000 		.4byte	0x4a1
 2318 0d58 2C       		.byte	0x2c
 2319 0d59 09       		.uleb128 0x9
 2320 0d5a F4060000 		.4byte	.LASF335
 2321 0d5e 0D       		.byte	0xd
 2322 0d5f D902     		.2byte	0x2d9
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 121


 2323 0d61 7F050000 		.4byte	0x57f
 2324 0d65 30       		.byte	0x30
 2325 0d66 09       		.uleb128 0x9
 2326 0d67 980F0000 		.4byte	.LASF336
 2327 0d6b 0D       		.byte	0xd
 2328 0d6c DA02     		.2byte	0x2da
 2329 0d6e 7F050000 		.4byte	0x57f
 2330 0d72 34       		.byte	0x34
 2331 0d73 09       		.uleb128 0x9
 2332 0d74 64030000 		.4byte	.LASF337
 2333 0d78 0D       		.byte	0xd
 2334 0d79 DC02     		.2byte	0x2dc
 2335 0d7b B50D0000 		.4byte	0xdb5
 2336 0d7f 38       		.byte	0x38
 2337 0d80 09       		.uleb128 0x9
 2338 0d81 79140000 		.4byte	.LASF338
 2339 0d85 0D       		.byte	0xd
 2340 0d86 DD02     		.2byte	0x2dd
 2341 0d88 A1040000 		.4byte	0x4a1
 2342 0d8c 3C       		.byte	0x3c
 2343 0d8d 09       		.uleb128 0x9
 2344 0d8e 40130000 		.4byte	.LASF339
 2345 0d92 0D       		.byte	0xd
 2346 0d93 DE02     		.2byte	0x2de
 2347 0d95 7F050000 		.4byte	0x57f
 2348 0d99 40       		.byte	0x40
 2349 0d9a 09       		.uleb128 0x9
 2350 0d9b A20B0000 		.4byte	.LASF340
 2351 0d9f 0D       		.byte	0xd
 2352 0da0 E402     		.2byte	0x2e4
 2353 0da2 580C0000 		.4byte	0xc58
 2354 0da6 44       		.byte	0x44
 2355 0da7 09       		.uleb128 0x9
 2356 0da8 BC030000 		.4byte	.LASF341
 2357 0dac 0D       		.byte	0xd
 2358 0dad EB02     		.2byte	0x2eb
 2359 0daf 750C0000 		.4byte	0xc75
 2360 0db3 48       		.byte	0x48
 2361 0db4 00       		.byte	0
 2362 0db5 1A       		.uleb128 0x1a
 2363 0db6 04       		.byte	0x4
 2364 0db7 75040000 		.4byte	0x475
 2365 0dbb 0E       		.uleb128 0xe
 2366 0dbc 2B0C0000 		.4byte	0xc2b
 2367 0dc0 10       		.uleb128 0x10
 2368 0dc1 500A0000 		.4byte	.LASF342
 2369 0dc5 0D       		.byte	0xd
 2370 0dc6 EE02     		.2byte	0x2ee
 2371 0dc8 960C0000 		.4byte	0xc96
 2372 0dcc 10       		.uleb128 0x10
 2373 0dcd 6A000000 		.4byte	.LASF343
 2374 0dd1 0E       		.byte	0xe
 2375 0dd2 F201     		.2byte	0x1f2
 2376 0dd4 640C0000 		.4byte	0xc64
 2377 0dd8 1E       		.uleb128 0x1e
 2378 0dd9 EC000000 		.4byte	.LASF345
 2379 0ddd 24       		.byte	0x24
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 122


 2380 0dde 0E       		.byte	0xe
 2381 0ddf 7402     		.2byte	0x274
 2382 0de1 5B0E0000 		.4byte	0xe5b
 2383 0de5 09       		.uleb128 0x9
 2384 0de6 910F0000 		.4byte	.LASF346
 2385 0dea 0E       		.byte	0xe
 2386 0deb 7702     		.2byte	0x277
 2387 0ded 7F050000 		.4byte	0x57f
 2388 0df1 00       		.byte	0
 2389 0df2 09       		.uleb128 0x9
 2390 0df3 D40A0000 		.4byte	.LASF347
 2391 0df7 0E       		.byte	0xe
 2392 0df8 7902     		.2byte	0x279
 2393 0dfa 290C0000 		.4byte	0xc29
 2394 0dfe 04       		.byte	0x4
 2395 0dff 09       		.uleb128 0x9
 2396 0e00 6F090000 		.4byte	.LASF348
 2397 0e04 0E       		.byte	0xe
 2398 0e05 7A02     		.2byte	0x27a
 2399 0e07 A1040000 		.4byte	0x4a1
 2400 0e0b 08       		.byte	0x8
 2401 0e0c 09       		.uleb128 0x9
 2402 0e0d 0B0F0000 		.4byte	.LASF349
 2403 0e11 0E       		.byte	0xe
 2404 0e12 7B02     		.2byte	0x27b
 2405 0e14 7F050000 		.4byte	0x57f
 2406 0e18 0C       		.byte	0xc
 2407 0e19 09       		.uleb128 0x9
 2408 0e1a 3E140000 		.4byte	.LASF350
 2409 0e1e 0E       		.byte	0xe
 2410 0e1f 7D02     		.2byte	0x27d
 2411 0e21 290C0000 		.4byte	0xc29
 2412 0e25 10       		.byte	0x10
 2413 0e26 09       		.uleb128 0x9
 2414 0e27 C5120000 		.4byte	.LASF351
 2415 0e2b 0E       		.byte	0xe
 2416 0e2c 7E02     		.2byte	0x27e
 2417 0e2e A1040000 		.4byte	0x4a1
 2418 0e32 14       		.byte	0x14
 2419 0e33 09       		.uleb128 0x9
 2420 0e34 D2020000 		.4byte	.LASF352
 2421 0e38 0E       		.byte	0xe
 2422 0e39 7F02     		.2byte	0x27f
 2423 0e3b 7F050000 		.4byte	0x57f
 2424 0e3f 18       		.byte	0x18
 2425 0e40 09       		.uleb128 0x9
 2426 0e41 A20B0000 		.4byte	.LASF340
 2427 0e45 0E       		.byte	0xe
 2428 0e46 8502     		.2byte	0x285
 2429 0e48 CC0D0000 		.4byte	0xdcc
 2430 0e4c 1C       		.byte	0x1c
 2431 0e4d 09       		.uleb128 0x9
 2432 0e4e EF1E0000 		.4byte	.LASF353
 2433 0e52 0E       		.byte	0xe
 2434 0e53 8802     		.2byte	0x288
 2435 0e55 A1040000 		.4byte	0x4a1
 2436 0e59 20       		.byte	0x20
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 123


 2437 0e5a 00       		.byte	0
 2438 0e5b 10       		.uleb128 0x10
 2439 0e5c 26120000 		.4byte	.LASF354
 2440 0e60 0E       		.byte	0xe
 2441 0e61 8B02     		.2byte	0x28b
 2442 0e63 D80D0000 		.4byte	0xdd8
 2443 0e67 10       		.uleb128 0x10
 2444 0e68 30100000 		.4byte	.LASF355
 2445 0e6c 0F       		.byte	0xf
 2446 0e6d D901     		.2byte	0x1d9
 2447 0e6f 640C0000 		.4byte	0xc64
 2448 0e73 1E       		.uleb128 0x1e
 2449 0e74 2C080000 		.4byte	.LASF356
 2450 0e78 38       		.byte	0x38
 2451 0e79 0F       		.byte	0xf
 2452 0e7a 7502     		.2byte	0x275
 2453 0e7c 370F0000 		.4byte	0xf37
 2454 0e80 09       		.uleb128 0x9
 2455 0e81 98010000 		.4byte	.LASF357
 2456 0e85 0F       		.byte	0xf
 2457 0e86 7802     		.2byte	0x278
 2458 0e88 7F050000 		.4byte	0x57f
 2459 0e8c 00       		.byte	0
 2460 0e8d 09       		.uleb128 0x9
 2461 0e8e CB0A0000 		.4byte	.LASF358
 2462 0e92 0F       		.byte	0xf
 2463 0e93 7902     		.2byte	0x279
 2464 0e95 7F050000 		.4byte	0x57f
 2465 0e99 04       		.byte	0x4
 2466 0e9a 09       		.uleb128 0x9
 2467 0e9b BD140000 		.4byte	.LASF359
 2468 0e9f 0F       		.byte	0xf
 2469 0ea0 7B02     		.2byte	0x27b
 2470 0ea2 290C0000 		.4byte	0xc29
 2471 0ea6 08       		.byte	0x8
 2472 0ea7 09       		.uleb128 0x9
 2473 0ea8 F9030000 		.4byte	.LASF360
 2474 0eac 0F       		.byte	0xf
 2475 0ead 7C02     		.2byte	0x27c
 2476 0eaf A1040000 		.4byte	0x4a1
 2477 0eb3 0C       		.byte	0xc
 2478 0eb4 09       		.uleb128 0x9
 2479 0eb5 3F120000 		.4byte	.LASF361
 2480 0eb9 0F       		.byte	0xf
 2481 0eba 7D02     		.2byte	0x27d
 2482 0ebc 7F050000 		.4byte	0x57f
 2483 0ec0 10       		.byte	0x10
 2484 0ec1 09       		.uleb128 0x9
 2485 0ec2 1C0E0000 		.4byte	.LASF362
 2486 0ec6 0F       		.byte	0xf
 2487 0ec7 7E02     		.2byte	0x27e
 2488 0ec9 7F050000 		.4byte	0x57f
 2489 0ecd 14       		.byte	0x14
 2490 0ece 09       		.uleb128 0x9
 2491 0ecf D40A0000 		.4byte	.LASF347
 2492 0ed3 0F       		.byte	0xf
 2493 0ed4 8002     		.2byte	0x280
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 124


 2494 0ed6 290C0000 		.4byte	0xc29
 2495 0eda 18       		.byte	0x18
 2496 0edb 09       		.uleb128 0x9
 2497 0edc 6F090000 		.4byte	.LASF348
 2498 0ee0 0F       		.byte	0xf
 2499 0ee1 8102     		.2byte	0x281
 2500 0ee3 A1040000 		.4byte	0x4a1
 2501 0ee7 1C       		.byte	0x1c
 2502 0ee8 09       		.uleb128 0x9
 2503 0ee9 0B0F0000 		.4byte	.LASF349
 2504 0eed 0F       		.byte	0xf
 2505 0eee 8202     		.2byte	0x282
 2506 0ef0 7F050000 		.4byte	0x57f
 2507 0ef4 20       		.byte	0x20
 2508 0ef5 09       		.uleb128 0x9
 2509 0ef6 3E140000 		.4byte	.LASF350
 2510 0efa 0F       		.byte	0xf
 2511 0efb 8402     		.2byte	0x284
 2512 0efd 290C0000 		.4byte	0xc29
 2513 0f01 24       		.byte	0x24
 2514 0f02 09       		.uleb128 0x9
 2515 0f03 C5120000 		.4byte	.LASF351
 2516 0f07 0F       		.byte	0xf
 2517 0f08 8502     		.2byte	0x285
 2518 0f0a A1040000 		.4byte	0x4a1
 2519 0f0e 28       		.byte	0x28
 2520 0f0f 09       		.uleb128 0x9
 2521 0f10 D6170000 		.4byte	.LASF363
 2522 0f14 0F       		.byte	0xf
 2523 0f15 8602     		.2byte	0x286
 2524 0f17 7F050000 		.4byte	0x57f
 2525 0f1b 2C       		.byte	0x2c
 2526 0f1c 09       		.uleb128 0x9
 2527 0f1d A20B0000 		.4byte	.LASF340
 2528 0f21 0F       		.byte	0xf
 2529 0f22 8B02     		.2byte	0x28b
 2530 0f24 670E0000 		.4byte	0xe67
 2531 0f28 30       		.byte	0x30
 2532 0f29 09       		.uleb128 0x9
 2533 0f2a EF1E0000 		.4byte	.LASF353
 2534 0f2e 0F       		.byte	0xf
 2535 0f2f 8E02     		.2byte	0x28e
 2536 0f31 A1040000 		.4byte	0x4a1
 2537 0f35 34       		.byte	0x34
 2538 0f36 00       		.byte	0
 2539 0f37 10       		.uleb128 0x10
 2540 0f38 E8070000 		.4byte	.LASF364
 2541 0f3c 0F       		.byte	0xf
 2542 0f3d 9102     		.2byte	0x291
 2543 0f3f 730E0000 		.4byte	0xe73
 2544 0f43 1F       		.uleb128 0x1f
 2545 0f44 351E0000 		.4byte	.LASF365
 2546 0f48 4C       		.byte	0x4c
 2547 0f49 10       		.byte	0x10
 2548 0f4a 2F       		.byte	0x2f
 2549 0f4b 34100000 		.4byte	0x1034
 2550 0f4f 14       		.uleb128 0x14
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 125


 2551 0f50 FD1D0000 		.4byte	.LASF366
 2552 0f54 10       		.byte	0x10
 2553 0f55 31       		.byte	0x31
 2554 0f56 A1040000 		.4byte	0x4a1
 2555 0f5a 00       		.byte	0
 2556 0f5b 14       		.uleb128 0x14
 2557 0f5c C70E0000 		.4byte	.LASF367
 2558 0f60 10       		.byte	0x10
 2559 0f61 33       		.byte	0x33
 2560 0f62 A1040000 		.4byte	0x4a1
 2561 0f66 04       		.byte	0x4
 2562 0f67 14       		.uleb128 0x14
 2563 0f68 17150000 		.4byte	.LASF368
 2564 0f6c 10       		.byte	0x10
 2565 0f6d 34       		.byte	0x34
 2566 0f6e A1040000 		.4byte	0x4a1
 2567 0f72 08       		.byte	0x8
 2568 0f73 14       		.uleb128 0x14
 2569 0f74 B3170000 		.4byte	.LASF369
 2570 0f78 10       		.byte	0x10
 2571 0f79 35       		.byte	0x35
 2572 0f7a A1040000 		.4byte	0x4a1
 2573 0f7e 0C       		.byte	0xc
 2574 0f7f 14       		.uleb128 0x14
 2575 0f80 3D070000 		.4byte	.LASF370
 2576 0f84 10       		.byte	0x10
 2577 0f85 37       		.byte	0x37
 2578 0f86 A1040000 		.4byte	0x4a1
 2579 0f8a 10       		.byte	0x10
 2580 0f8b 14       		.uleb128 0x14
 2581 0f8c 43050000 		.4byte	.LASF371
 2582 0f90 10       		.byte	0x10
 2583 0f91 38       		.byte	0x38
 2584 0f92 A1040000 		.4byte	0x4a1
 2585 0f96 14       		.byte	0x14
 2586 0f97 14       		.uleb128 0x14
 2587 0f98 4C050000 		.4byte	.LASF372
 2588 0f9c 10       		.byte	0x10
 2589 0f9d 39       		.byte	0x39
 2590 0f9e A1040000 		.4byte	0x4a1
 2591 0fa2 18       		.byte	0x18
 2592 0fa3 14       		.uleb128 0x14
 2593 0fa4 D5160000 		.4byte	.LASF373
 2594 0fa8 10       		.byte	0x10
 2595 0fa9 3A       		.byte	0x3a
 2596 0faa 2B0C0000 		.4byte	0xc2b
 2597 0fae 1C       		.byte	0x1c
 2598 0faf 14       		.uleb128 0x14
 2599 0fb0 C4160000 		.4byte	.LASF374
 2600 0fb4 10       		.byte	0x10
 2601 0fb5 3C       		.byte	0x3c
 2602 0fb6 A1040000 		.4byte	0x4a1
 2603 0fba 20       		.byte	0x20
 2604 0fbb 14       		.uleb128 0x14
 2605 0fbc 280A0000 		.4byte	.LASF375
 2606 0fc0 10       		.byte	0x10
 2607 0fc1 3D       		.byte	0x3d
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 126


 2608 0fc2 A1040000 		.4byte	0x4a1
 2609 0fc6 24       		.byte	0x24
 2610 0fc7 14       		.uleb128 0x14
 2611 0fc8 D10D0000 		.4byte	.LASF376
 2612 0fcc 10       		.byte	0x10
 2613 0fcd 3F       		.byte	0x3f
 2614 0fce A1040000 		.4byte	0x4a1
 2615 0fd2 28       		.byte	0x28
 2616 0fd3 14       		.uleb128 0x14
 2617 0fd4 63120000 		.4byte	.LASF377
 2618 0fd8 10       		.byte	0x10
 2619 0fd9 40       		.byte	0x40
 2620 0fda A1040000 		.4byte	0x4a1
 2621 0fde 2C       		.byte	0x2c
 2622 0fdf 14       		.uleb128 0x14
 2623 0fe0 4C080000 		.4byte	.LASF378
 2624 0fe4 10       		.byte	0x10
 2625 0fe5 42       		.byte	0x42
 2626 0fe6 A1040000 		.4byte	0x4a1
 2627 0fea 30       		.byte	0x30
 2628 0feb 14       		.uleb128 0x14
 2629 0fec 020A0000 		.4byte	.LASF379
 2630 0ff0 10       		.byte	0x10
 2631 0ff1 43       		.byte	0x43
 2632 0ff2 A1040000 		.4byte	0x4a1
 2633 0ff6 34       		.byte	0x34
 2634 0ff7 14       		.uleb128 0x14
 2635 0ff8 F1020000 		.4byte	.LASF380
 2636 0ffc 10       		.byte	0x10
 2637 0ffd 45       		.byte	0x45
 2638 0ffe A1040000 		.4byte	0x4a1
 2639 1002 38       		.byte	0x38
 2640 1003 14       		.uleb128 0x14
 2641 1004 A3000000 		.4byte	.LASF381
 2642 1008 10       		.byte	0x10
 2643 1009 46       		.byte	0x46
 2644 100a A1040000 		.4byte	0x4a1
 2645 100e 3C       		.byte	0x3c
 2646 100f 14       		.uleb128 0x14
 2647 1010 EF030000 		.4byte	.LASF382
 2648 1014 10       		.byte	0x10
 2649 1015 48       		.byte	0x48
 2650 1016 A1040000 		.4byte	0x4a1
 2651 101a 40       		.byte	0x40
 2652 101b 14       		.uleb128 0x14
 2653 101c 35170000 		.4byte	.LASF383
 2654 1020 10       		.byte	0x10
 2655 1021 49       		.byte	0x49
 2656 1022 A1040000 		.4byte	0x4a1
 2657 1026 44       		.byte	0x44
 2658 1027 14       		.uleb128 0x14
 2659 1028 A60E0000 		.4byte	.LASF384
 2660 102c 10       		.byte	0x10
 2661 102d 4B       		.byte	0x4b
 2662 102e A1040000 		.4byte	0x4a1
 2663 1032 48       		.byte	0x48
 2664 1033 00       		.byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 127


 2665 1034 07       		.uleb128 0x7
 2666 1035 B8150000 		.4byte	.LASF385
 2667 1039 10       		.byte	0x10
 2668 103a 4C       		.byte	0x4c
 2669 103b 430F0000 		.4byte	0xf43
 2670 103f 07       		.uleb128 0x7
 2671 1040 7B130000 		.4byte	.LASF386
 2672 1044 11       		.byte	0x11
 2673 1045 35       		.byte	0x35
 2674 1046 18040000 		.4byte	0x418
 2675 104a 07       		.uleb128 0x7
 2676 104b 151F0000 		.4byte	.LASF387
 2677 104f 12       		.byte	0x12
 2678 1050 6C       		.byte	0x6c
 2679 1051 6E040000 		.4byte	0x46e
 2680 1055 07       		.uleb128 0x7
 2681 1056 9E1E0000 		.4byte	.LASF388
 2682 105a 13       		.byte	0x13
 2683 105b 69       		.byte	0x69
 2684 105c 3F100000 		.4byte	0x103f
 2685 1060 04       		.uleb128 0x4
 2686 1061 01       		.byte	0x1
 2687 1062 18040000 		.4byte	0x418
 2688 1066 13       		.byte	0x13
 2689 1067 6E       		.byte	0x6e
 2690 1068 7F100000 		.4byte	0x107f
 2691 106c 06       		.uleb128 0x6
 2692 106d 9C130000 		.4byte	.LASF389
 2693 1071 00       		.byte	0
 2694 1072 06       		.uleb128 0x6
 2695 1073 BB190000 		.4byte	.LASF390
 2696 1077 01       		.byte	0x1
 2697 1078 06       		.uleb128 0x6
 2698 1079 8E100000 		.4byte	.LASF391
 2699 107d 02       		.byte	0x2
 2700 107e 00       		.byte	0
 2701 107f 07       		.uleb128 0x7
 2702 1080 D4040000 		.4byte	.LASF392
 2703 1084 13       		.byte	0x13
 2704 1085 72       		.byte	0x72
 2705 1086 60100000 		.4byte	0x1060
 2706 108a 07       		.uleb128 0x7
 2707 108b 140F0000 		.4byte	.LASF393
 2708 108f 14       		.byte	0x14
 2709 1090 2E       		.byte	0x2e
 2710 1091 290C0000 		.4byte	0xc29
 2711 1095 07       		.uleb128 0x7
 2712 1096 64170000 		.4byte	.LASF394
 2713 109a 15       		.byte	0x15
 2714 109b 25       		.byte	0x25
 2715 109c 8A100000 		.4byte	0x108a
 2716 10a0 20       		.uleb128 0x20
 2717 10a1 9A030000 		.4byte	.LASF395
 2718 10a5 03       		.byte	0x3
 2719 10a6 6503     		.2byte	0x365
 2720 10a8 03       		.byte	0x3
 2721 10a9 20       		.uleb128 0x20
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 128


 2722 10aa 93040000 		.4byte	.LASF396
 2723 10ae 03       		.byte	0x3
 2724 10af 7003     		.2byte	0x370
 2725 10b1 03       		.byte	0x3
 2726 10b2 21       		.uleb128 0x21
 2727 10b3 07090000 		.4byte	.LASF401
 2728 10b7 02       		.byte	0x2
 2729 10b8 2503     		.2byte	0x325
 2730 10ba 03       		.byte	0x3
 2731 10bb E4100000 		.4byte	0x10e4
 2732 10bf 22       		.uleb128 0x22
 2733 10c0 0E080000 		.4byte	.LASF397
 2734 10c4 02       		.byte	0x2
 2735 10c5 2503     		.2byte	0x325
 2736 10c7 E4100000 		.4byte	0x10e4
 2737 10cb 22       		.uleb128 0x22
 2738 10cc A41D0000 		.4byte	.LASF398
 2739 10d0 02       		.byte	0x2
 2740 10d1 2503     		.2byte	0x325
 2741 10d3 A1040000 		.4byte	0x4a1
 2742 10d7 22       		.uleb128 0x22
 2743 10d8 BD0A0000 		.4byte	.LASF399
 2744 10dc 02       		.byte	0x2
 2745 10dd 2503     		.2byte	0x325
 2746 10df A1040000 		.4byte	0x4a1
 2747 10e3 00       		.byte	0
 2748 10e4 1A       		.uleb128 0x1a
 2749 10e5 04       		.byte	0x4
 2750 10e6 98070000 		.4byte	0x798
 2751 10ea 23       		.uleb128 0x23
 2752 10eb CA1E0000 		.4byte	.LASF400
 2753 10ef 03       		.byte	0x3
 2754 10f0 81       		.byte	0x81
 2755 10f1 03       		.byte	0x3
 2756 10f2 21       		.uleb128 0x21
 2757 10f3 390A0000 		.4byte	.LASF402
 2758 10f7 04       		.byte	0x4
 2759 10f8 E606     		.2byte	0x6e6
 2760 10fa 03       		.byte	0x3
 2761 10fb 0C110000 		.4byte	0x110c
 2762 10ff 22       		.uleb128 0x22
 2763 1100 0F100000 		.4byte	.LASF403
 2764 1104 04       		.byte	0x4
 2765 1105 E606     		.2byte	0x6e6
 2766 1107 FB030000 		.4byte	0x3fb
 2767 110b 00       		.byte	0
 2768 110c 21       		.uleb128 0x21
 2769 110d 4E070000 		.4byte	.LASF404
 2770 1111 02       		.byte	0x2
 2771 1112 3E06     		.2byte	0x63e
 2772 1114 03       		.byte	0x3
 2773 1115 32110000 		.4byte	0x1132
 2774 1119 22       		.uleb128 0x22
 2775 111a 0E080000 		.4byte	.LASF397
 2776 111e 02       		.byte	0x2
 2777 111f 3E06     		.2byte	0x63e
 2778 1121 E4100000 		.4byte	0x10e4
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 129


 2779 1125 22       		.uleb128 0x22
 2780 1126 A41D0000 		.4byte	.LASF398
 2781 112a 02       		.byte	0x2
 2782 112b 3E06     		.2byte	0x63e
 2783 112d A1040000 		.4byte	0x4a1
 2784 1131 00       		.byte	0
 2785 1132 21       		.uleb128 0x21
 2786 1133 9A0D0000 		.4byte	.LASF405
 2787 1137 04       		.byte	0x4
 2788 1138 B106     		.2byte	0x6b1
 2789 113a 03       		.byte	0x3
 2790 113b 4C110000 		.4byte	0x114c
 2791 113f 22       		.uleb128 0x22
 2792 1140 0F100000 		.4byte	.LASF403
 2793 1144 04       		.byte	0x4
 2794 1145 B106     		.2byte	0x6b1
 2795 1147 FB030000 		.4byte	0x3fb
 2796 114b 00       		.byte	0
 2797 114c 24       		.uleb128 0x24
 2798 114d A4170000 		.4byte	.LASF457
 2799 1151 01       		.byte	0x1
 2800 1152 25       		.byte	0x25
 2801 1153 00000000 		.4byte	.LFB660
 2802 1157 60000000 		.4byte	.LFE660-.LFB660
 2803 115b 01       		.uleb128 0x1
 2804 115c 9C       		.byte	0x9c
 2805 115d 22120000 		.4byte	0x1222
 2806 1161 25       		.uleb128 0x25
 2807 1162 16000000 		.4byte	.LBB29
 2808 1166 1E000000 		.4byte	.LBE29-.LBB29
 2809 116a 8F110000 		.4byte	0x118f
 2810 116e 26       		.uleb128 0x26
 2811 116f 6900     		.ascii	"i\000"
 2812 1171 01       		.byte	0x1
 2813 1172 31       		.byte	0x31
 2814 1173 25000000 		.4byte	0x25
 2815 1177 00000000 		.4byte	.LLST0
 2816 117b 27       		.uleb128 0x27
 2817 117c 2C000000 		.4byte	.LVL3
 2818 1180 DB170000 		.4byte	0x17db
 2819 1184 28       		.uleb128 0x28
 2820 1185 01       		.uleb128 0x1
 2821 1186 50       		.byte	0x50
 2822 1187 05       		.uleb128 0x5
 2823 1188 03       		.byte	0x3
 2824 1189 00000000 		.4byte	.LC0
 2825 118d 00       		.byte	0
 2826 118e 00       		.byte	0
 2827 118f 29       		.uleb128 0x29
 2828 1190 B2100000 		.4byte	0x10b2
 2829 1194 3C000000 		.4byte	.LBB30
 2830 1198 06000000 		.4byte	.LBE30-.LBB30
 2831 119c 01       		.byte	0x1
 2832 119d 3A       		.byte	0x3a
 2833 119e BE110000 		.4byte	0x11be
 2834 11a2 2A       		.uleb128 0x2a
 2835 11a3 D7100000 		.4byte	0x10d7
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 130


 2836 11a7 1F000000 		.4byte	.LLST1
 2837 11ab 2A       		.uleb128 0x2a
 2838 11ac CB100000 		.4byte	0x10cb
 2839 11b0 33000000 		.4byte	.LLST2
 2840 11b4 2A       		.uleb128 0x2a
 2841 11b5 BF100000 		.4byte	0x10bf
 2842 11b9 47000000 		.4byte	.LLST3
 2843 11bd 00       		.byte	0
 2844 11be 29       		.uleb128 0x29
 2845 11bf B2100000 		.4byte	0x10b2
 2846 11c3 42000000 		.4byte	.LBB32
 2847 11c7 1E000000 		.4byte	.LBE32-.LBB32
 2848 11cb 01       		.byte	0x1
 2849 11cc 3B       		.byte	0x3b
 2850 11cd E7110000 		.4byte	0x11e7
 2851 11d1 2B       		.uleb128 0x2b
 2852 11d2 D7100000 		.4byte	0x10d7
 2853 11d6 01       		.byte	0x1
 2854 11d7 2B       		.uleb128 0x2b
 2855 11d8 CB100000 		.4byte	0x10cb
 2856 11dc 03       		.byte	0x3
 2857 11dd 2C       		.uleb128 0x2c
 2858 11de BF100000 		.4byte	0x10bf
 2859 11e2 00003240 		.4byte	0x40320000
 2860 11e6 00       		.byte	0
 2861 11e7 2D       		.uleb128 0x2d
 2862 11e8 06000000 		.4byte	.LVL0
 2863 11ec E6170000 		.4byte	0x17e6
 2864 11f0 2E       		.uleb128 0x2e
 2865 11f1 16000000 		.4byte	.LVL1
 2866 11f5 F1170000 		.4byte	0x17f1
 2867 11f9 10120000 		.4byte	0x1210
 2868 11fd 28       		.uleb128 0x28
 2869 11fe 01       		.uleb128 0x1
 2870 11ff 50       		.byte	0x50
 2871 1200 05       		.uleb128 0x5
 2872 1201 03       		.byte	0x3
 2873 1202 00000000 		.4byte	IR_data
 2874 1206 28       		.uleb128 0x28
 2875 1207 01       		.uleb128 0x1
 2876 1208 51       		.byte	0x51
 2877 1209 05       		.uleb128 0x5
 2878 120a 03       		.byte	0x3
 2879 120b 00000000 		.4byte	RED_data
 2880 120f 00       		.byte	0
 2881 1210 27       		.uleb128 0x27
 2882 1211 3C000000 		.4byte	.LVL5
 2883 1215 FC170000 		.4byte	0x17fc
 2884 1219 28       		.uleb128 0x28
 2885 121a 01       		.uleb128 0x1
 2886 121b 50       		.byte	0x50
 2887 121c 03       		.uleb128 0x3
 2888 121d 0A       		.byte	0xa
 2889 121e E803     		.2byte	0x3e8
 2890 1220 00       		.byte	0
 2891 1221 00       		.byte	0
 2892 1222 2F       		.uleb128 0x2f
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 131


 2893 1223 E7170000 		.4byte	.LASF409
 2894 1227 01       		.byte	0x1
 2895 1228 58       		.byte	0x58
 2896 1229 00000000 		.4byte	.LFB661
 2897 122d 2C000000 		.4byte	.LFE661-.LFB661
 2898 1231 01       		.uleb128 0x1
 2899 1232 9C       		.byte	0x9c
 2900 1233 B1120000 		.4byte	0x12b1
 2901 1237 30       		.uleb128 0x30
 2902 1238 D7180000 		.4byte	.LASF406
 2903 123c 01       		.byte	0x1
 2904 123d 58       		.byte	0x58
 2905 123e 7F100000 		.4byte	0x107f
 2906 1242 5F000000 		.4byte	.LLST4
 2907 1246 30       		.uleb128 0x30
 2908 1247 7C020000 		.4byte	.LASF407
 2909 124b 01       		.byte	0x1
 2910 124c 58       		.byte	0x58
 2911 124d 2B0C0000 		.4byte	0xc2b
 2912 1251 80000000 		.4byte	.LLST5
 2913 1255 31       		.uleb128 0x31
 2914 1256 8B090000 		.4byte	.LASF408
 2915 125a 01       		.byte	0x1
 2916 125b 5A       		.byte	0x5a
 2917 125c B1120000 		.4byte	0x12b1
 2918 1260 A1000000 		.4byte	.LLST6
 2919 1264 2D       		.uleb128 0x2d
 2920 1265 0A000000 		.4byte	.LVL8
 2921 1269 08180000 		.4byte	0x1808
 2922 126d 2E       		.uleb128 0x2e
 2923 126e 1A000000 		.4byte	.LVL11
 2924 1272 13180000 		.4byte	0x1813
 2925 1276 93120000 		.4byte	0x1293
 2926 127a 28       		.uleb128 0x28
 2927 127b 01       		.uleb128 0x1
 2928 127c 50       		.byte	0x50
 2929 127d 02       		.uleb128 0x2
 2930 127e 74       		.byte	0x74
 2931 127f 00       		.sleb128 0
 2932 1280 28       		.uleb128 0x28
 2933 1281 01       		.uleb128 0x1
 2934 1282 51       		.byte	0x51
 2935 1283 02       		.uleb128 0x2
 2936 1284 75       		.byte	0x75
 2937 1285 00       		.sleb128 0
 2938 1286 28       		.uleb128 0x28
 2939 1287 01       		.uleb128 0x1
 2940 1288 52       		.byte	0x52
 2941 1289 02       		.uleb128 0x2
 2942 128a 76       		.byte	0x76
 2943 128b 00       		.sleb128 0
 2944 128c 28       		.uleb128 0x28
 2945 128d 01       		.uleb128 0x1
 2946 128e 53       		.byte	0x53
 2947 128f 02       		.uleb128 0x2
 2948 1290 77       		.byte	0x77
 2949 1291 00       		.sleb128 0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 132


 2950 1292 00       		.byte	0
 2951 1293 27       		.uleb128 0x27
 2952 1294 26000000 		.4byte	.LVL12
 2953 1298 1E180000 		.4byte	0x181e
 2954 129c 28       		.uleb128 0x28
 2955 129d 01       		.uleb128 0x1
 2956 129e 50       		.byte	0x50
 2957 129f 02       		.uleb128 0x2
 2958 12a0 74       		.byte	0x74
 2959 12a1 00       		.sleb128 0
 2960 12a2 28       		.uleb128 0x28
 2961 12a3 01       		.uleb128 0x1
 2962 12a4 51       		.byte	0x51
 2963 12a5 02       		.uleb128 0x2
 2964 12a6 75       		.byte	0x75
 2965 12a7 00       		.sleb128 0
 2966 12a8 28       		.uleb128 0x28
 2967 12a9 01       		.uleb128 0x1
 2968 12aa 52       		.byte	0x52
 2969 12ab 03       		.uleb128 0x3
 2970 12ac 0A       		.byte	0xa
 2971 12ad B016     		.2byte	0x16b0
 2972 12af 00       		.byte	0
 2973 12b0 00       		.byte	0
 2974 12b1 1A       		.uleb128 0x1a
 2975 12b2 04       		.byte	0x4
 2976 12b3 55100000 		.4byte	0x1055
 2977 12b7 2F       		.uleb128 0x2f
 2978 12b8 E71F0000 		.4byte	.LASF410
 2979 12bc 01       		.byte	0x1
 2980 12bd 74       		.byte	0x74
 2981 12be 00000000 		.4byte	.LFB662
 2982 12c2 1E000000 		.4byte	.LFE662-.LFB662
 2983 12c6 01       		.uleb128 0x1
 2984 12c7 9C       		.byte	0x9c
 2985 12c8 14130000 		.4byte	0x1314
 2986 12cc 2E       		.uleb128 0x2e
 2987 12cd 08000000 		.4byte	.LVL14
 2988 12d1 27180000 		.4byte	0x1827
 2989 12d5 DF120000 		.4byte	0x12df
 2990 12d9 28       		.uleb128 0x28
 2991 12da 01       		.uleb128 0x1
 2992 12db 50       		.byte	0x50
 2993 12dc 01       		.uleb128 0x1
 2994 12dd 30       		.byte	0x30
 2995 12de 00       		.byte	0
 2996 12df 2E       		.uleb128 0x2e
 2997 12e0 10000000 		.4byte	.LVL15
 2998 12e4 33180000 		.4byte	0x1833
 2999 12e8 F6120000 		.4byte	0x12f6
 3000 12ec 28       		.uleb128 0x28
 3001 12ed 01       		.uleb128 0x1
 3002 12ee 50       		.byte	0x50
 3003 12ef 05       		.uleb128 0x5
 3004 12f0 0C       		.byte	0xc
 3005 12f1 FFFFFF00 		.4byte	0xffffff
 3006 12f5 00       		.byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 133


 3007 12f6 2D       		.uleb128 0x2d
 3008 12f7 14000000 		.4byte	.LVL16
 3009 12fb 3F180000 		.4byte	0x183f
 3010 12ff 27       		.uleb128 0x27
 3011 1300 1C000000 		.4byte	.LVL17
 3012 1304 22120000 		.4byte	0x1222
 3013 1308 28       		.uleb128 0x28
 3014 1309 01       		.uleb128 0x1
 3015 130a 50       		.byte	0x50
 3016 130b 01       		.uleb128 0x1
 3017 130c 31       		.byte	0x31
 3018 130d 28       		.uleb128 0x28
 3019 130e 01       		.uleb128 0x1
 3020 130f 51       		.byte	0x51
 3021 1310 01       		.uleb128 0x1
 3022 1311 31       		.byte	0x31
 3023 1312 00       		.byte	0
 3024 1313 00       		.byte	0
 3025 1314 2F       		.uleb128 0x2f
 3026 1315 0E070000 		.4byte	.LASF411
 3027 1319 01       		.byte	0x1
 3028 131a 8D       		.byte	0x8d
 3029 131b 00000000 		.4byte	.LFB663
 3030 131f 14000000 		.4byte	.LFE663-.LFB663
 3031 1323 01       		.uleb128 0x1
 3032 1324 9C       		.byte	0x9c
 3033 1325 3C130000 		.4byte	0x133c
 3034 1329 2D       		.uleb128 0x2d
 3035 132a 06000000 		.4byte	.LVL18
 3036 132e 4B180000 		.4byte	0x184b
 3037 1332 2D       		.uleb128 0x2d
 3038 1333 0E000000 		.4byte	.LVL19
 3039 1337 4B180000 		.4byte	0x184b
 3040 133b 00       		.byte	0
 3041 133c 2F       		.uleb128 0x2f
 3042 133d 15090000 		.4byte	.LASF412
 3043 1341 01       		.byte	0x1
 3044 1342 97       		.byte	0x97
 3045 1343 00000000 		.4byte	.LFB664
 3046 1347 7C000000 		.4byte	.LFE664-.LFB664
 3047 134b 01       		.uleb128 0x1
 3048 134c 9C       		.byte	0x9c
 3049 134d 0C140000 		.4byte	0x140c
 3050 1351 30       		.uleb128 0x30
 3051 1352 CB1B0000 		.4byte	.LASF413
 3052 1356 01       		.byte	0x1
 3053 1357 97       		.byte	0x97
 3054 1358 0C140000 		.4byte	0x140c
 3055 135c CA000000 		.4byte	.LLST7
 3056 1360 26       		.uleb128 0x26
 3057 1361 783100   		.ascii	"x1\000"
 3058 1364 01       		.byte	0x1
 3059 1365 9A       		.byte	0x9a
 3060 1366 25000000 		.4byte	0x25
 3061 136a F6000000 		.4byte	.LLST8
 3062 136e 26       		.uleb128 0x26
 3063 136f 793100   		.ascii	"y1\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 134


 3064 1372 01       		.byte	0x1
 3065 1373 9B       		.byte	0x9b
 3066 1374 25000000 		.4byte	0x25
 3067 1378 2B010000 		.4byte	.LLST9
 3068 137c 26       		.uleb128 0x26
 3069 137d 783200   		.ascii	"x2\000"
 3070 1380 01       		.byte	0x1
 3071 1381 9C       		.byte	0x9c
 3072 1382 25000000 		.4byte	0x25
 3073 1386 5D010000 		.4byte	.LLST10
 3074 138a 26       		.uleb128 0x26
 3075 138b 793200   		.ascii	"y2\000"
 3076 138e 01       		.byte	0x1
 3077 138f 9D       		.byte	0x9d
 3078 1390 25000000 		.4byte	0x25
 3079 1394 94010000 		.4byte	.LLST11
 3080 1398 32       		.uleb128 0x32
 3081 1399 00000000 		.4byte	.Ldebug_ranges0+0
 3082 139d BF130000 		.4byte	0x13bf
 3083 13a1 26       		.uleb128 0x26
 3084 13a2 6900     		.ascii	"i\000"
 3085 13a4 01       		.byte	0x1
 3086 13a5 9E       		.byte	0x9e
 3087 13a6 4A100000 		.4byte	0x104a
 3088 13aa C6010000 		.4byte	.LLST12
 3089 13ae 27       		.uleb128 0x27
 3090 13af 60000000 		.4byte	.LVL30
 3091 13b3 56180000 		.4byte	0x1856
 3092 13b7 28       		.uleb128 0x28
 3093 13b8 01       		.uleb128 0x1
 3094 13b9 52       		.byte	0x52
 3095 13ba 02       		.uleb128 0x2
 3096 13bb 75       		.byte	0x75
 3097 13bc 00       		.sleb128 0
 3098 13bd 00       		.byte	0
 3099 13be 00       		.byte	0
 3100 13bf 2E       		.uleb128 0x2e
 3101 13c0 0A000000 		.4byte	.LVL22
 3102 13c4 62180000 		.4byte	0x1862
 3103 13c8 D2130000 		.4byte	0x13d2
 3104 13cc 28       		.uleb128 0x28
 3105 13cd 01       		.uleb128 0x1
 3106 13ce 50       		.byte	0x50
 3107 13cf 01       		.uleb128 0x1
 3108 13d0 31       		.byte	0x31
 3109 13d1 00       		.byte	0
 3110 13d2 2E       		.uleb128 0x2e
 3111 13d3 18000000 		.4byte	.LVL23
 3112 13d7 6E180000 		.4byte	0x186e
 3113 13db F7130000 		.4byte	0x13f7
 3114 13df 28       		.uleb128 0x28
 3115 13e0 01       		.uleb128 0x1
 3116 13e1 50       		.byte	0x50
 3117 13e2 01       		.uleb128 0x1
 3118 13e3 37       		.byte	0x37
 3119 13e4 28       		.uleb128 0x28
 3120 13e5 01       		.uleb128 0x1
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 135


 3121 13e6 51       		.byte	0x51
 3122 13e7 01       		.uleb128 0x1
 3123 13e8 35       		.byte	0x35
 3124 13e9 28       		.uleb128 0x28
 3125 13ea 01       		.uleb128 0x1
 3126 13eb 52       		.byte	0x52
 3127 13ec 03       		.uleb128 0x3
 3128 13ed 0A       		.byte	0xa
 3129 13ee 0101     		.2byte	0x101
 3130 13f0 28       		.uleb128 0x28
 3131 13f1 01       		.uleb128 0x1
 3132 13f2 53       		.byte	0x53
 3133 13f3 02       		.uleb128 0x2
 3134 13f4 08       		.byte	0x8
 3135 13f5 9B       		.byte	0x9b
 3136 13f6 00       		.byte	0
 3137 13f7 27       		.uleb128 0x27
 3138 13f8 70000000 		.4byte	.LVL33
 3139 13fc 22120000 		.4byte	0x1222
 3140 1400 28       		.uleb128 0x28
 3141 1401 01       		.uleb128 0x1
 3142 1402 50       		.byte	0x50
 3143 1403 01       		.uleb128 0x1
 3144 1404 31       		.byte	0x31
 3145 1405 28       		.uleb128 0x28
 3146 1406 01       		.uleb128 0x1
 3147 1407 51       		.byte	0x51
 3148 1408 01       		.uleb128 0x1
 3149 1409 31       		.byte	0x31
 3150 140a 00       		.byte	0
 3151 140b 00       		.byte	0
 3152 140c 1A       		.uleb128 0x1a
 3153 140d 04       		.byte	0x4
 3154 140e 2C000000 		.4byte	0x2c
 3155 1412 2F       		.uleb128 0x2f
 3156 1413 570E0000 		.4byte	.LASF414
 3157 1417 01       		.byte	0x1
 3158 1418 A9       		.byte	0xa9
 3159 1419 00000000 		.4byte	.LFB665
 3160 141d 2C000000 		.4byte	.LFE665-.LFB665
 3161 1421 01       		.uleb128 0x1
 3162 1422 9C       		.byte	0x9c
 3163 1423 B6140000 		.4byte	0x14b6
 3164 1427 30       		.uleb128 0x30
 3165 1428 871F0000 		.4byte	.LASF415
 3166 142c 01       		.byte	0x1
 3167 142d A9       		.byte	0xa9
 3168 142e 25000000 		.4byte	0x25
 3169 1432 FD010000 		.4byte	.LLST13
 3170 1436 30       		.uleb128 0x30
 3171 1437 8E1F0000 		.4byte	.LASF416
 3172 143b 01       		.byte	0x1
 3173 143c A9       		.byte	0xa9
 3174 143d 25000000 		.4byte	0x25
 3175 1441 29020000 		.4byte	.LLST14
 3176 1445 33       		.uleb128 0x33
 3177 1446 73747200 		.ascii	"str\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 136


 3178 144a 01       		.byte	0x1
 3179 144b AB       		.byte	0xab
 3180 144c B6140000 		.4byte	0x14b6
 3181 1450 03       		.uleb128 0x3
 3182 1451 91       		.byte	0x91
 3183 1452 947F     		.sleb128 -108
 3184 1454 2E       		.uleb128 0x2e
 3185 1455 10000000 		.4byte	.LVL38
 3186 1459 7A180000 		.4byte	0x187a
 3187 145d 80140000 		.4byte	0x1480
 3188 1461 28       		.uleb128 0x28
 3189 1462 01       		.uleb128 0x1
 3190 1463 50       		.byte	0x50
 3191 1464 03       		.uleb128 0x3
 3192 1465 91       		.byte	0x91
 3193 1466 947F     		.sleb128 -108
 3194 1468 28       		.uleb128 0x28
 3195 1469 01       		.uleb128 0x1
 3196 146a 51       		.byte	0x51
 3197 146b 05       		.uleb128 0x5
 3198 146c 03       		.byte	0x3
 3199 146d 18000000 		.4byte	.LC1
 3200 1471 28       		.uleb128 0x28
 3201 1472 01       		.uleb128 0x1
 3202 1473 52       		.byte	0x52
 3203 1474 03       		.uleb128 0x3
 3204 1475 F3       		.byte	0xf3
 3205 1476 01       		.uleb128 0x1
 3206 1477 50       		.byte	0x50
 3207 1478 28       		.uleb128 0x28
 3208 1479 01       		.uleb128 0x1
 3209 147a 53       		.byte	0x53
 3210 147b 03       		.uleb128 0x3
 3211 147c F3       		.byte	0xf3
 3212 147d 01       		.uleb128 0x1
 3213 147e 51       		.byte	0x51
 3214 147f 00       		.byte	0
 3215 1480 2E       		.uleb128 0x2e
 3216 1481 1A000000 		.4byte	.LVL39
 3217 1485 85180000 		.4byte	0x1885
 3218 1489 A1140000 		.4byte	0x14a1
 3219 148d 28       		.uleb128 0x28
 3220 148e 01       		.uleb128 0x1
 3221 148f 50       		.byte	0x50
 3222 1490 03       		.uleb128 0x3
 3223 1491 91       		.byte	0x91
 3224 1492 947F     		.sleb128 -108
 3225 1494 28       		.uleb128 0x28
 3226 1495 01       		.uleb128 0x1
 3227 1496 51       		.byte	0x51
 3228 1497 02       		.uleb128 0x2
 3229 1498 08       		.byte	0x8
 3230 1499 81       		.byte	0x81
 3231 149a 28       		.uleb128 0x28
 3232 149b 01       		.uleb128 0x1
 3233 149c 52       		.byte	0x52
 3234 149d 02       		.uleb128 0x2
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 137


 3235 149e 08       		.byte	0x8
 3236 149f A0       		.byte	0xa0
 3237 14a0 00       		.byte	0
 3238 14a1 27       		.uleb128 0x27
 3239 14a2 22000000 		.4byte	.LVL40
 3240 14a6 22120000 		.4byte	0x1222
 3241 14aa 28       		.uleb128 0x28
 3242 14ab 01       		.uleb128 0x1
 3243 14ac 50       		.byte	0x50
 3244 14ad 01       		.uleb128 0x1
 3245 14ae 31       		.byte	0x31
 3246 14af 28       		.uleb128 0x28
 3247 14b0 01       		.uleb128 0x1
 3248 14b1 51       		.byte	0x51
 3249 14b2 01       		.uleb128 0x1
 3250 14b3 31       		.byte	0x31
 3251 14b4 00       		.byte	0
 3252 14b5 00       		.byte	0
 3253 14b6 0C       		.uleb128 0xc
 3254 14b7 DF0B0000 		.4byte	0xbdf
 3255 14bb C6140000 		.4byte	0x14c6
 3256 14bf 0D       		.uleb128 0xd
 3257 14c0 78050000 		.4byte	0x578
 3258 14c4 63       		.byte	0x63
 3259 14c5 00       		.byte	0
 3260 14c6 34       		.uleb128 0x34
 3261 14c7 6E1E0000 		.4byte	.LASF458
 3262 14cb 01       		.byte	0x1
 3263 14cc BF       		.byte	0xbf
 3264 14cd 25000000 		.4byte	0x25
 3265 14d1 00000000 		.4byte	.LFB666
 3266 14d5 E4000000 		.4byte	.LFE666-.LFB666
 3267 14d9 01       		.uleb128 0x1
 3268 14da 9C       		.byte	0x9c
 3269 14db C5160000 		.4byte	0x16c5
 3270 14df 35       		.uleb128 0x35
 3271 14e0 EA100000 		.4byte	0x10ea
 3272 14e4 04000000 		.4byte	.LBB36
 3273 14e8 02000000 		.4byte	.LBE36-.LBB36
 3274 14ec 01       		.byte	0x1
 3275 14ed C2       		.byte	0xc2
 3276 14ee 29       		.uleb128 0x29
 3277 14ef B2100000 		.4byte	0x10b2
 3278 14f3 0A000000 		.4byte	.LBB38
 3279 14f7 06000000 		.4byte	.LBE38-.LBB38
 3280 14fb 01       		.byte	0x1
 3281 14fc C9       		.byte	0xc9
 3282 14fd 1D150000 		.4byte	0x151d
 3283 1501 2A       		.uleb128 0x2a
 3284 1502 D7100000 		.4byte	0x10d7
 3285 1506 55020000 		.4byte	.LLST15
 3286 150a 2A       		.uleb128 0x2a
 3287 150b CB100000 		.4byte	0x10cb
 3288 150f 69020000 		.4byte	.LLST16
 3289 1513 2A       		.uleb128 0x2a
 3290 1514 BF100000 		.4byte	0x10bf
 3291 1518 7D020000 		.4byte	.LLST17
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 138


 3292 151c 00       		.byte	0
 3293 151d 25       		.uleb128 0x25
 3294 151e 16000000 		.4byte	.LBB40
 3295 1522 1A000000 		.4byte	.LBE40-.LBB40
 3296 1526 66150000 		.4byte	0x1566
 3297 152a 26       		.uleb128 0x26
 3298 152b 6900     		.ascii	"i\000"
 3299 152d 01       		.byte	0x1
 3300 152e CC       		.byte	0xcc
 3301 152f 25000000 		.4byte	0x25
 3302 1533 95020000 		.4byte	.LLST18
 3303 1537 2E       		.uleb128 0x2e
 3304 1538 22000000 		.4byte	.LVL45
 3305 153c DB170000 		.4byte	0x17db
 3306 1540 54150000 		.4byte	0x1554
 3307 1544 28       		.uleb128 0x28
 3308 1545 01       		.uleb128 0x1
 3309 1546 50       		.byte	0x50
 3310 1547 05       		.uleb128 0x5
 3311 1548 03       		.byte	0x3
 3312 1549 58000000 		.4byte	.LC3
 3313 154d 28       		.uleb128 0x28
 3314 154e 01       		.uleb128 0x1
 3315 154f 51       		.byte	0x51
 3316 1550 02       		.uleb128 0x2
 3317 1551 74       		.byte	0x74
 3318 1552 00       		.sleb128 0
 3319 1553 00       		.byte	0
 3320 1554 27       		.uleb128 0x27
 3321 1555 2A000000 		.4byte	.LVL46
 3322 1559 91180000 		.4byte	0x1891
 3323 155d 28       		.uleb128 0x28
 3324 155e 01       		.uleb128 0x1
 3325 155f 50       		.byte	0x50
 3326 1560 03       		.uleb128 0x3
 3327 1561 0A       		.byte	0xa
 3328 1562 E803     		.2byte	0x3e8
 3329 1564 00       		.byte	0
 3330 1565 00       		.byte	0
 3331 1566 29       		.uleb128 0x29
 3332 1567 32110000 		.4byte	0x1132
 3333 156b 36000000 		.4byte	.LBB41
 3334 156f 20000000 		.4byte	.LBE41-.LBB41
 3335 1573 01       		.byte	0x1
 3336 1574 D2       		.byte	0xd2
 3337 1575 A3150000 		.4byte	0x15a3
 3338 1579 2A       		.uleb128 0x2a
 3339 157a 3F110000 		.4byte	0x113f
 3340 157e B4020000 		.4byte	.LLST19
 3341 1582 36       		.uleb128 0x36
 3342 1583 A9100000 		.4byte	0x10a9
 3343 1587 4E000000 		.4byte	.LBB43
 3344 158b 04000000 		.4byte	.LBE43-.LBB43
 3345 158f 04       		.byte	0x4
 3346 1590 B606     		.2byte	0x6b6
 3347 1592 36       		.uleb128 0x36
 3348 1593 A0100000 		.4byte	0x10a0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 139


 3349 1597 52000000 		.4byte	.LBB45
 3350 159b 04000000 		.4byte	.LBE45-.LBB45
 3351 159f 04       		.byte	0x4
 3352 15a0 B706     		.2byte	0x6b7
 3353 15a2 00       		.byte	0
 3354 15a3 29       		.uleb128 0x29
 3355 15a4 0C110000 		.4byte	0x110c
 3356 15a8 56000000 		.4byte	.LBB47
 3357 15ac 0A000000 		.4byte	.LBE47-.LBB47
 3358 15b0 01       		.byte	0x1
 3359 15b1 D3       		.byte	0xd3
 3360 15b2 C9150000 		.4byte	0x15c9
 3361 15b6 2A       		.uleb128 0x2a
 3362 15b7 25110000 		.4byte	0x1125
 3363 15bb C7020000 		.4byte	.LLST20
 3364 15bf 2A       		.uleb128 0x2a
 3365 15c0 19110000 		.4byte	0x1119
 3366 15c4 DB020000 		.4byte	.LLST21
 3367 15c8 00       		.byte	0
 3368 15c9 29       		.uleb128 0x29
 3369 15ca F2100000 		.4byte	0x10f2
 3370 15ce 66000000 		.4byte	.LBB49
 3371 15d2 18000000 		.4byte	.LBE49-.LBB49
 3372 15d6 01       		.byte	0x1
 3373 15d7 D4       		.byte	0xd4
 3374 15d8 E6150000 		.4byte	0x15e6
 3375 15dc 2A       		.uleb128 0x2a
 3376 15dd FF100000 		.4byte	0x10ff
 3377 15e1 F3020000 		.4byte	.LLST22
 3378 15e5 00       		.byte	0
 3379 15e6 2D       		.uleb128 0x2d
 3380 15e7 0A000000 		.4byte	.LVL41
 3381 15eb 9D180000 		.4byte	0x189d
 3382 15ef 2E       		.uleb128 0x2e
 3383 15f0 16000000 		.4byte	.LVL43
 3384 15f4 A8180000 		.4byte	0x18a8
 3385 15f8 06160000 		.4byte	0x1606
 3386 15fc 28       		.uleb128 0x28
 3387 15fd 01       		.uleb128 0x1
 3388 15fe 50       		.byte	0x50
 3389 15ff 05       		.uleb128 0x5
 3390 1600 03       		.byte	0x3
 3391 1601 40000000 		.4byte	.LC2
 3392 1605 00       		.byte	0
 3393 1606 2D       		.uleb128 0x2d
 3394 1607 82000000 		.4byte	.LVL55
 3395 160b B7180000 		.4byte	0x18b7
 3396 160f 2E       		.uleb128 0x2e
 3397 1610 88000000 		.4byte	.LVL56
 3398 1614 C3180000 		.4byte	0x18c3
 3399 1618 22160000 		.4byte	0x1622
 3400 161c 28       		.uleb128 0x28
 3401 161d 01       		.uleb128 0x1
 3402 161e 50       		.byte	0x50
 3403 161f 01       		.uleb128 0x1
 3404 1620 44       		.byte	0x44
 3405 1621 00       		.byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 140


 3406 1622 2E       		.uleb128 0x2e
 3407 1623 8E000000 		.4byte	.LVL57
 3408 1627 CE180000 		.4byte	0x18ce
 3409 162b 35160000 		.4byte	0x1635
 3410 162f 28       		.uleb128 0x28
 3411 1630 01       		.uleb128 0x1
 3412 1631 50       		.byte	0x50
 3413 1632 01       		.uleb128 0x1
 3414 1633 31       		.byte	0x31
 3415 1634 00       		.byte	0
 3416 1635 2D       		.uleb128 0x2d
 3417 1636 92000000 		.4byte	.LVL58
 3418 163a B7120000 		.4byte	0x12b7
 3419 163e 2E       		.uleb128 0x2e
 3420 163f 98000000 		.4byte	.LVL59
 3421 1643 62180000 		.4byte	0x1862
 3422 1647 51160000 		.4byte	0x1651
 3423 164b 28       		.uleb128 0x28
 3424 164c 01       		.uleb128 0x1
 3425 164d 50       		.byte	0x50
 3426 164e 01       		.uleb128 0x1
 3427 164f 31       		.byte	0x31
 3428 1650 00       		.byte	0
 3429 1651 2E       		.uleb128 0x2e
 3430 1652 9E000000 		.4byte	.LVL60
 3431 1656 27180000 		.4byte	0x1827
 3432 165a 64160000 		.4byte	0x1664
 3433 165e 28       		.uleb128 0x28
 3434 165f 01       		.uleb128 0x1
 3435 1660 50       		.byte	0x50
 3436 1661 01       		.uleb128 0x1
 3437 1662 30       		.byte	0x30
 3438 1663 00       		.byte	0
 3439 1664 2E       		.uleb128 0x2e
 3440 1665 A6000000 		.4byte	.LVL61
 3441 1669 33180000 		.4byte	0x1833
 3442 166d 7B160000 		.4byte	0x167b
 3443 1671 28       		.uleb128 0x28
 3444 1672 01       		.uleb128 0x1
 3445 1673 50       		.byte	0x50
 3446 1674 05       		.uleb128 0x5
 3447 1675 0C       		.byte	0xc
 3448 1676 FFFFFF00 		.4byte	0xffffff
 3449 167a 00       		.byte	0
 3450 167b 2D       		.uleb128 0x2d
 3451 167c AA000000 		.4byte	.LVL62
 3452 1680 3F180000 		.4byte	0x183f
 3453 1684 2E       		.uleb128 0x2e
 3454 1685 BC000000 		.4byte	.LVL63
 3455 1689 D9180000 		.4byte	0x18d9
 3456 168d BB160000 		.4byte	0x16bb
 3457 1691 28       		.uleb128 0x28
 3458 1692 01       		.uleb128 0x1
 3459 1693 50       		.byte	0x50
 3460 1694 05       		.uleb128 0x5
 3461 1695 03       		.byte	0x3
 3462 1696 00000000 		.4byte	Task_principal
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 141


 3463 169a 28       		.uleb128 0x28
 3464 169b 01       		.uleb128 0x1
 3465 169c 51       		.byte	0x51
 3466 169d 05       		.uleb128 0x5
 3467 169e 03       		.byte	0x3
 3468 169f 60000000 		.4byte	.LC4
 3469 16a3 28       		.uleb128 0x28
 3470 16a4 01       		.uleb128 0x1
 3471 16a5 52       		.byte	0x52
 3472 16a6 02       		.uleb128 0x2
 3473 16a7 08       		.byte	0x8
 3474 16a8 80       		.byte	0x80
 3475 16a9 28       		.uleb128 0x28
 3476 16aa 01       		.uleb128 0x1
 3477 16ab 53       		.byte	0x53
 3478 16ac 01       		.uleb128 0x1
 3479 16ad 30       		.byte	0x30
 3480 16ae 28       		.uleb128 0x28
 3481 16af 02       		.uleb128 0x2
 3482 16b0 7D       		.byte	0x7d
 3483 16b1 00       		.sleb128 0
 3484 16b2 01       		.uleb128 0x1
 3485 16b3 36       		.byte	0x36
 3486 16b4 28       		.uleb128 0x28
 3487 16b5 02       		.uleb128 0x2
 3488 16b6 7D       		.byte	0x7d
 3489 16b7 04       		.sleb128 4
 3490 16b8 01       		.uleb128 0x1
 3491 16b9 30       		.byte	0x30
 3492 16ba 00       		.byte	0
 3493 16bb 2D       		.uleb128 0x2d
 3494 16bc C0000000 		.4byte	.LVL64
 3495 16c0 E5180000 		.4byte	0x18e5
 3496 16c4 00       		.byte	0
 3497 16c5 37       		.uleb128 0x37
 3498 16c6 28170000 		.4byte	.LASF417
 3499 16ca 04       		.byte	0x4
 3500 16cb F907     		.2byte	0x7f9
 3501 16cd D1160000 		.4byte	0x16d1
 3502 16d1 0E       		.uleb128 0xe
 3503 16d2 96040000 		.4byte	0x496
 3504 16d6 38       		.uleb128 0x38
 3505 16d7 CB000000 		.4byte	.LASF418
 3506 16db 0A       		.byte	0xa
 3507 16dc A7       		.byte	0xa7
 3508 16dd E1160000 		.4byte	0x16e1
 3509 16e1 1A       		.uleb128 0x1a
 3510 16e2 04       		.byte	0x4
 3511 16e3 E7160000 		.4byte	0x16e7
 3512 16e7 11       		.uleb128 0x11
 3513 16e8 C80B0000 		.4byte	0xbc8
 3514 16ec 38       		.uleb128 0x38
 3515 16ed 44190000 		.4byte	.LASF419
 3516 16f1 16       		.byte	0x16
 3517 16f2 25       		.byte	0x25
 3518 16f3 F7160000 		.4byte	0x16f7
 3519 16f7 11       		.uleb128 0x11
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 142


 3520 16f8 1D0C0000 		.4byte	0xc1d
 3521 16fc 38       		.uleb128 0x38
 3522 16fd 43010000 		.4byte	.LASF420
 3523 1701 17       		.byte	0x17
 3524 1702 5E       		.byte	0x5e
 3525 1703 5B0E0000 		.4byte	0xe5b
 3526 1707 38       		.uleb128 0x38
 3527 1708 6B100000 		.4byte	.LASF421
 3528 170c 18       		.byte	0x18
 3529 170d 1F       		.byte	0x1f
 3530 170e 12170000 		.4byte	0x1712
 3531 1712 11       		.uleb128 0x11
 3532 1713 34100000 		.4byte	0x1034
 3533 1717 38       		.uleb128 0x38
 3534 1718 C71D0000 		.4byte	.LASF422
 3535 171c 19       		.byte	0x19
 3536 171d 87       		.byte	0x87
 3537 171e 370F0000 		.4byte	0xf37
 3538 1722 38       		.uleb128 0x38
 3539 1723 F31F0000 		.4byte	.LASF423
 3540 1727 1A       		.byte	0x1a
 3541 1728 7F       		.byte	0x7f
 3542 1729 C00D0000 		.4byte	0xdc0
 3543 172d 38       		.uleb128 0x38
 3544 172e 18030000 		.4byte	.LASF424
 3545 1732 1B       		.byte	0x1b
 3546 1733 7F       		.byte	0x7f
 3547 1734 C00D0000 		.4byte	0xdc0
 3548 1738 39       		.uleb128 0x39
 3549 1739 4E1C0000 		.4byte	.LASF425
 3550 173d 1C       		.byte	0x1c
 3551 173e 14       		.byte	0x14
 3552 173f 95100000 		.4byte	0x1095
 3553 1743 05       		.uleb128 0x5
 3554 1744 03       		.byte	0x3
 3555 1745 00000000 		.4byte	xSemaphoreI2C_MAX
 3556 1749 39       		.uleb128 0x39
 3557 174a 79090000 		.4byte	.LASF426
 3558 174e 1C       		.byte	0x1c
 3559 174f 15       		.byte	0x15
 3560 1750 95100000 		.4byte	0x1095
 3561 1754 05       		.uleb128 0x5
 3562 1755 03       		.byte	0x3
 3563 1756 00000000 		.4byte	xSemaphoreI2C_BMI
 3564 175a 0C       		.uleb128 0xc
 3565 175b ED0B0000 		.4byte	0xbed
 3566 175f 6B170000 		.4byte	0x176b
 3567 1763 0F       		.uleb128 0xf
 3568 1764 78050000 		.4byte	0x578
 3569 1768 AF16     		.2byte	0x16af
 3570 176a 00       		.byte	0
 3571 176b 39       		.uleb128 0x39
 3572 176c 23020000 		.4byte	.LASF427
 3573 1770 01       		.byte	0x1
 3574 1771 1A       		.byte	0x1a
 3575 1772 5A170000 		.4byte	0x175a
 3576 1776 05       		.uleb128 0x5
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 143


 3577 1777 03       		.byte	0x3
 3578 1778 00000000 		.4byte	imageBufferCache
 3579 177c 0C       		.uleb128 0xc
 3580 177d 7F050000 		.4byte	0x57f
 3581 1781 8D170000 		.4byte	0x178d
 3582 1785 0F       		.uleb128 0xf
 3583 1786 78050000 		.4byte	0x578
 3584 178a CF07     		.2byte	0x7cf
 3585 178c 00       		.byte	0
 3586 178d 39       		.uleb128 0x39
 3587 178e 3C190000 		.4byte	.LASF428
 3588 1792 01       		.byte	0x1
 3589 1793 1C       		.byte	0x1c
 3590 1794 9E170000 		.4byte	0x179e
 3591 1798 05       		.uleb128 0x5
 3592 1799 03       		.byte	0x3
 3593 179a 00000000 		.4byte	IR_data
 3594 179e 0E       		.uleb128 0xe
 3595 179f 7C170000 		.4byte	0x177c
 3596 17a3 39       		.uleb128 0x39
 3597 17a4 AF150000 		.4byte	.LASF429
 3598 17a8 01       		.byte	0x1
 3599 17a9 1D       		.byte	0x1d
 3600 17aa B4170000 		.4byte	0x17b4
 3601 17ae 05       		.uleb128 0x5
 3602 17af 03       		.byte	0x3
 3603 17b0 00000000 		.4byte	RED_data
 3604 17b4 0E       		.uleb128 0xe
 3605 17b5 7C170000 		.4byte	0x177c
 3606 17b9 39       		.uleb128 0x39
 3607 17ba 8B140000 		.4byte	.LASF430
 3608 17be 01       		.byte	0x1
 3609 17bf 1E       		.byte	0x1e
 3610 17c0 CD050000 		.4byte	0x5cd
 3611 17c4 05       		.uleb128 0x5
 3612 17c5 03       		.byte	0x3
 3613 17c6 00000000 		.4byte	data
 3614 17ca 39       		.uleb128 0x39
 3615 17cb 36060000 		.4byte	.LASF431
 3616 17cf 01       		.byte	0x1
 3617 17d0 22       		.byte	0x22
 3618 17d1 25000000 		.4byte	0x25
 3619 17d5 05       		.uleb128 0x5
 3620 17d6 03       		.byte	0x3
 3621 17d7 00000000 		.4byte	FLAG_mesure
 3622 17db 3A       		.uleb128 0x3a
 3623 17dc EE100000 		.4byte	.LASF432
 3624 17e0 EE100000 		.4byte	.LASF432
 3625 17e4 1D       		.byte	0x1d
 3626 17e5 BB       		.byte	0xbb
 3627 17e6 3A       		.uleb128 0x3a
 3628 17e7 B1000000 		.4byte	.LASF433
 3629 17eb B1000000 		.4byte	.LASF433
 3630 17ef 1C       		.byte	0x1c
 3631 17f0 26       		.byte	0x26
 3632 17f1 3A       		.uleb128 0x3a
 3633 17f2 BA010000 		.4byte	.LASF434
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 144


 3634 17f6 BA010000 		.4byte	.LASF434
 3635 17fa 1C       		.byte	0x1c
 3636 17fb 23       		.byte	0x23
 3637 17fc 3B       		.uleb128 0x3b
 3638 17fd AB0B0000 		.4byte	.LASF435
 3639 1801 AB0B0000 		.4byte	.LASF435
 3640 1805 1E       		.byte	0x1e
 3641 1806 ED02     		.2byte	0x2ed
 3642 1808 3A       		.uleb128 0x3a
 3643 1809 9C200000 		.4byte	.LASF436
 3644 180d 9C200000 		.4byte	.LASF436
 3645 1811 1F       		.byte	0x1f
 3646 1812 34       		.byte	0x34
 3647 1813 3A       		.uleb128 0x3a
 3648 1814 2B070000 		.4byte	.LASF437
 3649 1818 2B070000 		.4byte	.LASF437
 3650 181c 13       		.byte	0x13
 3651 181d 7E       		.byte	0x7e
 3652 181e 3C       		.uleb128 0x3c
 3653 181f 671E0000 		.4byte	.LASF459
 3654 1823 671E0000 		.4byte	.LASF459
 3655 1827 3B       		.uleb128 0x3b
 3656 1828 A2150000 		.4byte	.LASF438
 3657 182c A2150000 		.4byte	.LASF438
 3658 1830 20       		.byte	0x20
 3659 1831 C101     		.2byte	0x1c1
 3660 1833 3B       		.uleb128 0x3b
 3661 1834 F8010000 		.4byte	.LASF439
 3662 1838 F8010000 		.4byte	.LASF439
 3663 183c 20       		.byte	0x20
 3664 183d C001     		.2byte	0x1c0
 3665 183f 3B       		.uleb128 0x3b
 3666 1840 FA200000 		.4byte	.LASF440
 3667 1844 FA200000 		.4byte	.LASF440
 3668 1848 20       		.byte	0x20
 3669 1849 F601     		.2byte	0x1f6
 3670 184b 3A       		.uleb128 0x3a
 3671 184c 04130000 		.4byte	.LASF441
 3672 1850 04130000 		.4byte	.LASF441
 3673 1854 21       		.byte	0x21
 3674 1855 30       		.byte	0x30
 3675 1856 3B       		.uleb128 0x3b
 3676 1857 490C0000 		.4byte	.LASF442
 3677 185b 490C0000 		.4byte	.LASF442
 3678 185f 20       		.byte	0x20
 3679 1860 0902     		.2byte	0x209
 3680 1862 3B       		.uleb128 0x3b
 3681 1863 6D010000 		.4byte	.LASF443
 3682 1867 6D010000 		.4byte	.LASF443
 3683 186b 20       		.byte	0x20
 3684 186c C501     		.2byte	0x1c5
 3685 186e 3B       		.uleb128 0x3b
 3686 186f D1110000 		.4byte	.LASF444
 3687 1873 D1110000 		.4byte	.LASF444
 3688 1877 20       		.byte	0x20
 3689 1878 1202     		.2byte	0x212
 3690 187a 3A       		.uleb128 0x3a
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 145


 3691 187b F0140000 		.4byte	.LASF445
 3692 187f F0140000 		.4byte	.LASF445
 3693 1883 1D       		.byte	0x1d
 3694 1884 E7       		.byte	0xe7
 3695 1885 3B       		.uleb128 0x3b
 3696 1886 081D0000 		.4byte	.LASF446
 3697 188a 081D0000 		.4byte	.LASF446
 3698 188e 20       		.byte	0x20
 3699 188f 0703     		.2byte	0x307
 3700 1891 3B       		.uleb128 0x3b
 3701 1892 13080000 		.4byte	.LASF447
 3702 1896 13080000 		.4byte	.LASF447
 3703 189a 0B       		.byte	0xb
 3704 189b 8903     		.2byte	0x389
 3705 189d 3A       		.uleb128 0x3a
 3706 189e D3080000 		.4byte	.LASF448
 3707 18a2 D3080000 		.4byte	.LASF448
 3708 18a6 19       		.byte	0x19
 3709 18a7 31       		.byte	0x31
 3710 18a8 3D       		.uleb128 0x3d
 3711 18a9 710B0000 		.4byte	.LASF460
 3712 18ad 820F0000 		.4byte	.LASF461
 3713 18b1 22       		.byte	0x22
 3714 18b2 00       		.byte	0
 3715 18b3 710B0000 		.4byte	.LASF460
 3716 18b7 3B       		.uleb128 0x3b
 3717 18b8 11110000 		.4byte	.LASF449
 3718 18bc 11110000 		.4byte	.LASF449
 3719 18c0 20       		.byte	0x20
 3720 18c1 6D01     		.2byte	0x16d
 3721 18c3 3A       		.uleb128 0x3a
 3722 18c4 2B160000 		.4byte	.LASF450
 3723 18c8 2B160000 		.4byte	.LASF450
 3724 18cc 13       		.byte	0x13
 3725 18cd 79       		.byte	0x79
 3726 18ce 3A       		.uleb128 0x3a
 3727 18cf 76170000 		.4byte	.LASF451
 3728 18d3 76170000 		.4byte	.LASF451
 3729 18d7 13       		.byte	0x13
 3730 18d8 7A       		.byte	0x7a
 3731 18d9 3B       		.uleb128 0x3b
 3732 18da F71C0000 		.4byte	.LASF452
 3733 18de F71C0000 		.4byte	.LASF452
 3734 18e2 1E       		.byte	0x1e
 3735 18e3 4101     		.2byte	0x141
 3736 18e5 3B       		.uleb128 0x3b
 3737 18e6 F51A0000 		.4byte	.LASF453
 3738 18ea F51A0000 		.4byte	.LASF453
 3739 18ee 1E       		.byte	0x1e
 3740 18ef 8E04     		.2byte	0x48e
 3741 18f1 00       		.byte	0
 3742              		.section	.debug_abbrev,"",%progbits
 3743              	.Ldebug_abbrev0:
 3744 0000 01       		.uleb128 0x1
 3745 0001 11       		.uleb128 0x11
 3746 0002 01       		.byte	0x1
 3747 0003 25       		.uleb128 0x25
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 146


 3748 0004 0E       		.uleb128 0xe
 3749 0005 13       		.uleb128 0x13
 3750 0006 0B       		.uleb128 0xb
 3751 0007 03       		.uleb128 0x3
 3752 0008 0E       		.uleb128 0xe
 3753 0009 1B       		.uleb128 0x1b
 3754 000a 0E       		.uleb128 0xe
 3755 000b 55       		.uleb128 0x55
 3756 000c 17       		.uleb128 0x17
 3757 000d 11       		.uleb128 0x11
 3758 000e 01       		.uleb128 0x1
 3759 000f 10       		.uleb128 0x10
 3760 0010 17       		.uleb128 0x17
 3761 0011 00       		.byte	0
 3762 0012 00       		.byte	0
 3763 0013 02       		.uleb128 0x2
 3764 0014 24       		.uleb128 0x24
 3765 0015 00       		.byte	0
 3766 0016 0B       		.uleb128 0xb
 3767 0017 0B       		.uleb128 0xb
 3768 0018 3E       		.uleb128 0x3e
 3769 0019 0B       		.uleb128 0xb
 3770 001a 03       		.uleb128 0x3
 3771 001b 08       		.uleb128 0x8
 3772 001c 00       		.byte	0
 3773 001d 00       		.byte	0
 3774 001e 03       		.uleb128 0x3
 3775 001f 24       		.uleb128 0x24
 3776 0020 00       		.byte	0
 3777 0021 0B       		.uleb128 0xb
 3778 0022 0B       		.uleb128 0xb
 3779 0023 3E       		.uleb128 0x3e
 3780 0024 0B       		.uleb128 0xb
 3781 0025 03       		.uleb128 0x3
 3782 0026 0E       		.uleb128 0xe
 3783 0027 00       		.byte	0
 3784 0028 00       		.byte	0
 3785 0029 04       		.uleb128 0x4
 3786 002a 04       		.uleb128 0x4
 3787 002b 01       		.byte	0x1
 3788 002c 0B       		.uleb128 0xb
 3789 002d 0B       		.uleb128 0xb
 3790 002e 49       		.uleb128 0x49
 3791 002f 13       		.uleb128 0x13
 3792 0030 3A       		.uleb128 0x3a
 3793 0031 0B       		.uleb128 0xb
 3794 0032 3B       		.uleb128 0x3b
 3795 0033 0B       		.uleb128 0xb
 3796 0034 01       		.uleb128 0x1
 3797 0035 13       		.uleb128 0x13
 3798 0036 00       		.byte	0
 3799 0037 00       		.byte	0
 3800 0038 05       		.uleb128 0x5
 3801 0039 28       		.uleb128 0x28
 3802 003a 00       		.byte	0
 3803 003b 03       		.uleb128 0x3
 3804 003c 0E       		.uleb128 0xe
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 147


 3805 003d 1C       		.uleb128 0x1c
 3806 003e 0D       		.uleb128 0xd
 3807 003f 00       		.byte	0
 3808 0040 00       		.byte	0
 3809 0041 06       		.uleb128 0x6
 3810 0042 28       		.uleb128 0x28
 3811 0043 00       		.byte	0
 3812 0044 03       		.uleb128 0x3
 3813 0045 0E       		.uleb128 0xe
 3814 0046 1C       		.uleb128 0x1c
 3815 0047 0B       		.uleb128 0xb
 3816 0048 00       		.byte	0
 3817 0049 00       		.byte	0
 3818 004a 07       		.uleb128 0x7
 3819 004b 16       		.uleb128 0x16
 3820 004c 00       		.byte	0
 3821 004d 03       		.uleb128 0x3
 3822 004e 0E       		.uleb128 0xe
 3823 004f 3A       		.uleb128 0x3a
 3824 0050 0B       		.uleb128 0xb
 3825 0051 3B       		.uleb128 0x3b
 3826 0052 0B       		.uleb128 0xb
 3827 0053 49       		.uleb128 0x49
 3828 0054 13       		.uleb128 0x13
 3829 0055 00       		.byte	0
 3830 0056 00       		.byte	0
 3831 0057 08       		.uleb128 0x8
 3832 0058 13       		.uleb128 0x13
 3833 0059 01       		.byte	0x1
 3834 005a 0B       		.uleb128 0xb
 3835 005b 05       		.uleb128 0x5
 3836 005c 3A       		.uleb128 0x3a
 3837 005d 0B       		.uleb128 0xb
 3838 005e 3B       		.uleb128 0x3b
 3839 005f 05       		.uleb128 0x5
 3840 0060 01       		.uleb128 0x1
 3841 0061 13       		.uleb128 0x13
 3842 0062 00       		.byte	0
 3843 0063 00       		.byte	0
 3844 0064 09       		.uleb128 0x9
 3845 0065 0D       		.uleb128 0xd
 3846 0066 00       		.byte	0
 3847 0067 03       		.uleb128 0x3
 3848 0068 0E       		.uleb128 0xe
 3849 0069 3A       		.uleb128 0x3a
 3850 006a 0B       		.uleb128 0xb
 3851 006b 3B       		.uleb128 0x3b
 3852 006c 05       		.uleb128 0x5
 3853 006d 49       		.uleb128 0x49
 3854 006e 13       		.uleb128 0x13
 3855 006f 38       		.uleb128 0x38
 3856 0070 0B       		.uleb128 0xb
 3857 0071 00       		.byte	0
 3858 0072 00       		.byte	0
 3859 0073 0A       		.uleb128 0xa
 3860 0074 0D       		.uleb128 0xd
 3861 0075 00       		.byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 148


 3862 0076 03       		.uleb128 0x3
 3863 0077 0E       		.uleb128 0xe
 3864 0078 3A       		.uleb128 0x3a
 3865 0079 0B       		.uleb128 0xb
 3866 007a 3B       		.uleb128 0x3b
 3867 007b 05       		.uleb128 0x5
 3868 007c 49       		.uleb128 0x49
 3869 007d 13       		.uleb128 0x13
 3870 007e 38       		.uleb128 0x38
 3871 007f 05       		.uleb128 0x5
 3872 0080 00       		.byte	0
 3873 0081 00       		.byte	0
 3874 0082 0B       		.uleb128 0xb
 3875 0083 0D       		.uleb128 0xd
 3876 0084 00       		.byte	0
 3877 0085 03       		.uleb128 0x3
 3878 0086 08       		.uleb128 0x8
 3879 0087 3A       		.uleb128 0x3a
 3880 0088 0B       		.uleb128 0xb
 3881 0089 3B       		.uleb128 0x3b
 3882 008a 05       		.uleb128 0x5
 3883 008b 49       		.uleb128 0x49
 3884 008c 13       		.uleb128 0x13
 3885 008d 38       		.uleb128 0x38
 3886 008e 05       		.uleb128 0x5
 3887 008f 00       		.byte	0
 3888 0090 00       		.byte	0
 3889 0091 0C       		.uleb128 0xc
 3890 0092 01       		.uleb128 0x1
 3891 0093 01       		.byte	0x1
 3892 0094 49       		.uleb128 0x49
 3893 0095 13       		.uleb128 0x13
 3894 0096 01       		.uleb128 0x1
 3895 0097 13       		.uleb128 0x13
 3896 0098 00       		.byte	0
 3897 0099 00       		.byte	0
 3898 009a 0D       		.uleb128 0xd
 3899 009b 21       		.uleb128 0x21
 3900 009c 00       		.byte	0
 3901 009d 49       		.uleb128 0x49
 3902 009e 13       		.uleb128 0x13
 3903 009f 2F       		.uleb128 0x2f
 3904 00a0 0B       		.uleb128 0xb
 3905 00a1 00       		.byte	0
 3906 00a2 00       		.byte	0
 3907 00a3 0E       		.uleb128 0xe
 3908 00a4 35       		.uleb128 0x35
 3909 00a5 00       		.byte	0
 3910 00a6 49       		.uleb128 0x49
 3911 00a7 13       		.uleb128 0x13
 3912 00a8 00       		.byte	0
 3913 00a9 00       		.byte	0
 3914 00aa 0F       		.uleb128 0xf
 3915 00ab 21       		.uleb128 0x21
 3916 00ac 00       		.byte	0
 3917 00ad 49       		.uleb128 0x49
 3918 00ae 13       		.uleb128 0x13
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 149


 3919 00af 2F       		.uleb128 0x2f
 3920 00b0 05       		.uleb128 0x5
 3921 00b1 00       		.byte	0
 3922 00b2 00       		.byte	0
 3923 00b3 10       		.uleb128 0x10
 3924 00b4 16       		.uleb128 0x16
 3925 00b5 00       		.byte	0
 3926 00b6 03       		.uleb128 0x3
 3927 00b7 0E       		.uleb128 0xe
 3928 00b8 3A       		.uleb128 0x3a
 3929 00b9 0B       		.uleb128 0xb
 3930 00ba 3B       		.uleb128 0x3b
 3931 00bb 05       		.uleb128 0x5
 3932 00bc 49       		.uleb128 0x49
 3933 00bd 13       		.uleb128 0x13
 3934 00be 00       		.byte	0
 3935 00bf 00       		.byte	0
 3936 00c0 11       		.uleb128 0x11
 3937 00c1 26       		.uleb128 0x26
 3938 00c2 00       		.byte	0
 3939 00c3 49       		.uleb128 0x49
 3940 00c4 13       		.uleb128 0x13
 3941 00c5 00       		.byte	0
 3942 00c6 00       		.byte	0
 3943 00c7 12       		.uleb128 0x12
 3944 00c8 13       		.uleb128 0x13
 3945 00c9 01       		.byte	0x1
 3946 00ca 0B       		.uleb128 0xb
 3947 00cb 0B       		.uleb128 0xb
 3948 00cc 3A       		.uleb128 0x3a
 3949 00cd 0B       		.uleb128 0xb
 3950 00ce 3B       		.uleb128 0x3b
 3951 00cf 0B       		.uleb128 0xb
 3952 00d0 01       		.uleb128 0x1
 3953 00d1 13       		.uleb128 0x13
 3954 00d2 00       		.byte	0
 3955 00d3 00       		.byte	0
 3956 00d4 13       		.uleb128 0x13
 3957 00d5 0D       		.uleb128 0xd
 3958 00d6 00       		.byte	0
 3959 00d7 03       		.uleb128 0x3
 3960 00d8 08       		.uleb128 0x8
 3961 00d9 3A       		.uleb128 0x3a
 3962 00da 0B       		.uleb128 0xb
 3963 00db 3B       		.uleb128 0x3b
 3964 00dc 0B       		.uleb128 0xb
 3965 00dd 49       		.uleb128 0x49
 3966 00de 13       		.uleb128 0x13
 3967 00df 38       		.uleb128 0x38
 3968 00e0 0B       		.uleb128 0xb
 3969 00e1 00       		.byte	0
 3970 00e2 00       		.byte	0
 3971 00e3 14       		.uleb128 0x14
 3972 00e4 0D       		.uleb128 0xd
 3973 00e5 00       		.byte	0
 3974 00e6 03       		.uleb128 0x3
 3975 00e7 0E       		.uleb128 0xe
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 150


 3976 00e8 3A       		.uleb128 0x3a
 3977 00e9 0B       		.uleb128 0xb
 3978 00ea 3B       		.uleb128 0x3b
 3979 00eb 0B       		.uleb128 0xb
 3980 00ec 49       		.uleb128 0x49
 3981 00ed 13       		.uleb128 0x13
 3982 00ee 38       		.uleb128 0x38
 3983 00ef 0B       		.uleb128 0xb
 3984 00f0 00       		.byte	0
 3985 00f1 00       		.byte	0
 3986 00f2 15       		.uleb128 0x15
 3987 00f3 13       		.uleb128 0x13
 3988 00f4 01       		.byte	0x1
 3989 00f5 0B       		.uleb128 0xb
 3990 00f6 05       		.uleb128 0x5
 3991 00f7 3A       		.uleb128 0x3a
 3992 00f8 0B       		.uleb128 0xb
 3993 00f9 3B       		.uleb128 0x3b
 3994 00fa 0B       		.uleb128 0xb
 3995 00fb 01       		.uleb128 0x1
 3996 00fc 13       		.uleb128 0x13
 3997 00fd 00       		.byte	0
 3998 00fe 00       		.byte	0
 3999 00ff 16       		.uleb128 0x16
 4000 0100 0D       		.uleb128 0xd
 4001 0101 00       		.byte	0
 4002 0102 03       		.uleb128 0x3
 4003 0103 0E       		.uleb128 0xe
 4004 0104 3A       		.uleb128 0x3a
 4005 0105 0B       		.uleb128 0xb
 4006 0106 3B       		.uleb128 0x3b
 4007 0107 0B       		.uleb128 0xb
 4008 0108 49       		.uleb128 0x49
 4009 0109 13       		.uleb128 0x13
 4010 010a 38       		.uleb128 0x38
 4011 010b 05       		.uleb128 0x5
 4012 010c 00       		.byte	0
 4013 010d 00       		.byte	0
 4014 010e 17       		.uleb128 0x17
 4015 010f 13       		.uleb128 0x13
 4016 0110 01       		.byte	0x1
 4017 0111 0B       		.uleb128 0xb
 4018 0112 0B       		.uleb128 0xb
 4019 0113 3A       		.uleb128 0x3a
 4020 0114 0B       		.uleb128 0xb
 4021 0115 3B       		.uleb128 0x3b
 4022 0116 05       		.uleb128 0x5
 4023 0117 01       		.uleb128 0x1
 4024 0118 13       		.uleb128 0x13
 4025 0119 00       		.byte	0
 4026 011a 00       		.byte	0
 4027 011b 18       		.uleb128 0x18
 4028 011c 0F       		.uleb128 0xf
 4029 011d 00       		.byte	0
 4030 011e 0B       		.uleb128 0xb
 4031 011f 0B       		.uleb128 0xb
 4032 0120 00       		.byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 151


 4033 0121 00       		.byte	0
 4034 0122 19       		.uleb128 0x19
 4035 0123 04       		.uleb128 0x4
 4036 0124 01       		.byte	0x1
 4037 0125 0B       		.uleb128 0xb
 4038 0126 0B       		.uleb128 0xb
 4039 0127 49       		.uleb128 0x49
 4040 0128 13       		.uleb128 0x13
 4041 0129 3A       		.uleb128 0x3a
 4042 012a 0B       		.uleb128 0xb
 4043 012b 3B       		.uleb128 0x3b
 4044 012c 05       		.uleb128 0x5
 4045 012d 01       		.uleb128 0x1
 4046 012e 13       		.uleb128 0x13
 4047 012f 00       		.byte	0
 4048 0130 00       		.byte	0
 4049 0131 1A       		.uleb128 0x1a
 4050 0132 0F       		.uleb128 0xf
 4051 0133 00       		.byte	0
 4052 0134 0B       		.uleb128 0xb
 4053 0135 0B       		.uleb128 0xb
 4054 0136 49       		.uleb128 0x49
 4055 0137 13       		.uleb128 0x13
 4056 0138 00       		.byte	0
 4057 0139 00       		.byte	0
 4058 013a 1B       		.uleb128 0x1b
 4059 013b 15       		.uleb128 0x15
 4060 013c 01       		.byte	0x1
 4061 013d 27       		.uleb128 0x27
 4062 013e 19       		.uleb128 0x19
 4063 013f 01       		.uleb128 0x1
 4064 0140 13       		.uleb128 0x13
 4065 0141 00       		.byte	0
 4066 0142 00       		.byte	0
 4067 0143 1C       		.uleb128 0x1c
 4068 0144 05       		.uleb128 0x5
 4069 0145 00       		.byte	0
 4070 0146 49       		.uleb128 0x49
 4071 0147 13       		.uleb128 0x13
 4072 0148 00       		.byte	0
 4073 0149 00       		.byte	0
 4074 014a 1D       		.uleb128 0x1d
 4075 014b 15       		.uleb128 0x15
 4076 014c 01       		.byte	0x1
 4077 014d 27       		.uleb128 0x27
 4078 014e 19       		.uleb128 0x19
 4079 014f 49       		.uleb128 0x49
 4080 0150 13       		.uleb128 0x13
 4081 0151 01       		.uleb128 0x1
 4082 0152 13       		.uleb128 0x13
 4083 0153 00       		.byte	0
 4084 0154 00       		.byte	0
 4085 0155 1E       		.uleb128 0x1e
 4086 0156 13       		.uleb128 0x13
 4087 0157 01       		.byte	0x1
 4088 0158 03       		.uleb128 0x3
 4089 0159 0E       		.uleb128 0xe
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 152


 4090 015a 0B       		.uleb128 0xb
 4091 015b 0B       		.uleb128 0xb
 4092 015c 3A       		.uleb128 0x3a
 4093 015d 0B       		.uleb128 0xb
 4094 015e 3B       		.uleb128 0x3b
 4095 015f 05       		.uleb128 0x5
 4096 0160 01       		.uleb128 0x1
 4097 0161 13       		.uleb128 0x13
 4098 0162 00       		.byte	0
 4099 0163 00       		.byte	0
 4100 0164 1F       		.uleb128 0x1f
 4101 0165 13       		.uleb128 0x13
 4102 0166 01       		.byte	0x1
 4103 0167 03       		.uleb128 0x3
 4104 0168 0E       		.uleb128 0xe
 4105 0169 0B       		.uleb128 0xb
 4106 016a 0B       		.uleb128 0xb
 4107 016b 3A       		.uleb128 0x3a
 4108 016c 0B       		.uleb128 0xb
 4109 016d 3B       		.uleb128 0x3b
 4110 016e 0B       		.uleb128 0xb
 4111 016f 01       		.uleb128 0x1
 4112 0170 13       		.uleb128 0x13
 4113 0171 00       		.byte	0
 4114 0172 00       		.byte	0
 4115 0173 20       		.uleb128 0x20
 4116 0174 2E       		.uleb128 0x2e
 4117 0175 00       		.byte	0
 4118 0176 03       		.uleb128 0x3
 4119 0177 0E       		.uleb128 0xe
 4120 0178 3A       		.uleb128 0x3a
 4121 0179 0B       		.uleb128 0xb
 4122 017a 3B       		.uleb128 0x3b
 4123 017b 05       		.uleb128 0x5
 4124 017c 27       		.uleb128 0x27
 4125 017d 19       		.uleb128 0x19
 4126 017e 20       		.uleb128 0x20
 4127 017f 0B       		.uleb128 0xb
 4128 0180 00       		.byte	0
 4129 0181 00       		.byte	0
 4130 0182 21       		.uleb128 0x21
 4131 0183 2E       		.uleb128 0x2e
 4132 0184 01       		.byte	0x1
 4133 0185 03       		.uleb128 0x3
 4134 0186 0E       		.uleb128 0xe
 4135 0187 3A       		.uleb128 0x3a
 4136 0188 0B       		.uleb128 0xb
 4137 0189 3B       		.uleb128 0x3b
 4138 018a 05       		.uleb128 0x5
 4139 018b 27       		.uleb128 0x27
 4140 018c 19       		.uleb128 0x19
 4141 018d 20       		.uleb128 0x20
 4142 018e 0B       		.uleb128 0xb
 4143 018f 01       		.uleb128 0x1
 4144 0190 13       		.uleb128 0x13
 4145 0191 00       		.byte	0
 4146 0192 00       		.byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 153


 4147 0193 22       		.uleb128 0x22
 4148 0194 05       		.uleb128 0x5
 4149 0195 00       		.byte	0
 4150 0196 03       		.uleb128 0x3
 4151 0197 0E       		.uleb128 0xe
 4152 0198 3A       		.uleb128 0x3a
 4153 0199 0B       		.uleb128 0xb
 4154 019a 3B       		.uleb128 0x3b
 4155 019b 05       		.uleb128 0x5
 4156 019c 49       		.uleb128 0x49
 4157 019d 13       		.uleb128 0x13
 4158 019e 00       		.byte	0
 4159 019f 00       		.byte	0
 4160 01a0 23       		.uleb128 0x23
 4161 01a1 2E       		.uleb128 0x2e
 4162 01a2 00       		.byte	0
 4163 01a3 03       		.uleb128 0x3
 4164 01a4 0E       		.uleb128 0xe
 4165 01a5 3A       		.uleb128 0x3a
 4166 01a6 0B       		.uleb128 0xb
 4167 01a7 3B       		.uleb128 0x3b
 4168 01a8 0B       		.uleb128 0xb
 4169 01a9 27       		.uleb128 0x27
 4170 01aa 19       		.uleb128 0x19
 4171 01ab 20       		.uleb128 0x20
 4172 01ac 0B       		.uleb128 0xb
 4173 01ad 00       		.byte	0
 4174 01ae 00       		.byte	0
 4175 01af 24       		.uleb128 0x24
 4176 01b0 2E       		.uleb128 0x2e
 4177 01b1 01       		.byte	0x1
 4178 01b2 3F       		.uleb128 0x3f
 4179 01b3 19       		.uleb128 0x19
 4180 01b4 03       		.uleb128 0x3
 4181 01b5 0E       		.uleb128 0xe
 4182 01b6 3A       		.uleb128 0x3a
 4183 01b7 0B       		.uleb128 0xb
 4184 01b8 3B       		.uleb128 0x3b
 4185 01b9 0B       		.uleb128 0xb
 4186 01ba 27       		.uleb128 0x27
 4187 01bb 19       		.uleb128 0x19
 4188 01bc 8701     		.uleb128 0x87
 4189 01be 19       		.uleb128 0x19
 4190 01bf 11       		.uleb128 0x11
 4191 01c0 01       		.uleb128 0x1
 4192 01c1 12       		.uleb128 0x12
 4193 01c2 06       		.uleb128 0x6
 4194 01c3 40       		.uleb128 0x40
 4195 01c4 18       		.uleb128 0x18
 4196 01c5 9742     		.uleb128 0x2117
 4197 01c7 19       		.uleb128 0x19
 4198 01c8 01       		.uleb128 0x1
 4199 01c9 13       		.uleb128 0x13
 4200 01ca 00       		.byte	0
 4201 01cb 00       		.byte	0
 4202 01cc 25       		.uleb128 0x25
 4203 01cd 0B       		.uleb128 0xb
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 154


 4204 01ce 01       		.byte	0x1
 4205 01cf 11       		.uleb128 0x11
 4206 01d0 01       		.uleb128 0x1
 4207 01d1 12       		.uleb128 0x12
 4208 01d2 06       		.uleb128 0x6
 4209 01d3 01       		.uleb128 0x1
 4210 01d4 13       		.uleb128 0x13
 4211 01d5 00       		.byte	0
 4212 01d6 00       		.byte	0
 4213 01d7 26       		.uleb128 0x26
 4214 01d8 34       		.uleb128 0x34
 4215 01d9 00       		.byte	0
 4216 01da 03       		.uleb128 0x3
 4217 01db 08       		.uleb128 0x8
 4218 01dc 3A       		.uleb128 0x3a
 4219 01dd 0B       		.uleb128 0xb
 4220 01de 3B       		.uleb128 0x3b
 4221 01df 0B       		.uleb128 0xb
 4222 01e0 49       		.uleb128 0x49
 4223 01e1 13       		.uleb128 0x13
 4224 01e2 02       		.uleb128 0x2
 4225 01e3 17       		.uleb128 0x17
 4226 01e4 00       		.byte	0
 4227 01e5 00       		.byte	0
 4228 01e6 27       		.uleb128 0x27
 4229 01e7 898201   		.uleb128 0x4109
 4230 01ea 01       		.byte	0x1
 4231 01eb 11       		.uleb128 0x11
 4232 01ec 01       		.uleb128 0x1
 4233 01ed 31       		.uleb128 0x31
 4234 01ee 13       		.uleb128 0x13
 4235 01ef 00       		.byte	0
 4236 01f0 00       		.byte	0
 4237 01f1 28       		.uleb128 0x28
 4238 01f2 8A8201   		.uleb128 0x410a
 4239 01f5 00       		.byte	0
 4240 01f6 02       		.uleb128 0x2
 4241 01f7 18       		.uleb128 0x18
 4242 01f8 9142     		.uleb128 0x2111
 4243 01fa 18       		.uleb128 0x18
 4244 01fb 00       		.byte	0
 4245 01fc 00       		.byte	0
 4246 01fd 29       		.uleb128 0x29
 4247 01fe 1D       		.uleb128 0x1d
 4248 01ff 01       		.byte	0x1
 4249 0200 31       		.uleb128 0x31
 4250 0201 13       		.uleb128 0x13
 4251 0202 11       		.uleb128 0x11
 4252 0203 01       		.uleb128 0x1
 4253 0204 12       		.uleb128 0x12
 4254 0205 06       		.uleb128 0x6
 4255 0206 58       		.uleb128 0x58
 4256 0207 0B       		.uleb128 0xb
 4257 0208 59       		.uleb128 0x59
 4258 0209 0B       		.uleb128 0xb
 4259 020a 01       		.uleb128 0x1
 4260 020b 13       		.uleb128 0x13
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 155


 4261 020c 00       		.byte	0
 4262 020d 00       		.byte	0
 4263 020e 2A       		.uleb128 0x2a
 4264 020f 05       		.uleb128 0x5
 4265 0210 00       		.byte	0
 4266 0211 31       		.uleb128 0x31
 4267 0212 13       		.uleb128 0x13
 4268 0213 02       		.uleb128 0x2
 4269 0214 17       		.uleb128 0x17
 4270 0215 00       		.byte	0
 4271 0216 00       		.byte	0
 4272 0217 2B       		.uleb128 0x2b
 4273 0218 05       		.uleb128 0x5
 4274 0219 00       		.byte	0
 4275 021a 31       		.uleb128 0x31
 4276 021b 13       		.uleb128 0x13
 4277 021c 1C       		.uleb128 0x1c
 4278 021d 0B       		.uleb128 0xb
 4279 021e 00       		.byte	0
 4280 021f 00       		.byte	0
 4281 0220 2C       		.uleb128 0x2c
 4282 0221 05       		.uleb128 0x5
 4283 0222 00       		.byte	0
 4284 0223 31       		.uleb128 0x31
 4285 0224 13       		.uleb128 0x13
 4286 0225 1C       		.uleb128 0x1c
 4287 0226 06       		.uleb128 0x6
 4288 0227 00       		.byte	0
 4289 0228 00       		.byte	0
 4290 0229 2D       		.uleb128 0x2d
 4291 022a 898201   		.uleb128 0x4109
 4292 022d 00       		.byte	0
 4293 022e 11       		.uleb128 0x11
 4294 022f 01       		.uleb128 0x1
 4295 0230 31       		.uleb128 0x31
 4296 0231 13       		.uleb128 0x13
 4297 0232 00       		.byte	0
 4298 0233 00       		.byte	0
 4299 0234 2E       		.uleb128 0x2e
 4300 0235 898201   		.uleb128 0x4109
 4301 0238 01       		.byte	0x1
 4302 0239 11       		.uleb128 0x11
 4303 023a 01       		.uleb128 0x1
 4304 023b 31       		.uleb128 0x31
 4305 023c 13       		.uleb128 0x13
 4306 023d 01       		.uleb128 0x1
 4307 023e 13       		.uleb128 0x13
 4308 023f 00       		.byte	0
 4309 0240 00       		.byte	0
 4310 0241 2F       		.uleb128 0x2f
 4311 0242 2E       		.uleb128 0x2e
 4312 0243 01       		.byte	0x1
 4313 0244 3F       		.uleb128 0x3f
 4314 0245 19       		.uleb128 0x19
 4315 0246 03       		.uleb128 0x3
 4316 0247 0E       		.uleb128 0xe
 4317 0248 3A       		.uleb128 0x3a
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 156


 4318 0249 0B       		.uleb128 0xb
 4319 024a 3B       		.uleb128 0x3b
 4320 024b 0B       		.uleb128 0xb
 4321 024c 27       		.uleb128 0x27
 4322 024d 19       		.uleb128 0x19
 4323 024e 11       		.uleb128 0x11
 4324 024f 01       		.uleb128 0x1
 4325 0250 12       		.uleb128 0x12
 4326 0251 06       		.uleb128 0x6
 4327 0252 40       		.uleb128 0x40
 4328 0253 18       		.uleb128 0x18
 4329 0254 9742     		.uleb128 0x2117
 4330 0256 19       		.uleb128 0x19
 4331 0257 01       		.uleb128 0x1
 4332 0258 13       		.uleb128 0x13
 4333 0259 00       		.byte	0
 4334 025a 00       		.byte	0
 4335 025b 30       		.uleb128 0x30
 4336 025c 05       		.uleb128 0x5
 4337 025d 00       		.byte	0
 4338 025e 03       		.uleb128 0x3
 4339 025f 0E       		.uleb128 0xe
 4340 0260 3A       		.uleb128 0x3a
 4341 0261 0B       		.uleb128 0xb
 4342 0262 3B       		.uleb128 0x3b
 4343 0263 0B       		.uleb128 0xb
 4344 0264 49       		.uleb128 0x49
 4345 0265 13       		.uleb128 0x13
 4346 0266 02       		.uleb128 0x2
 4347 0267 17       		.uleb128 0x17
 4348 0268 00       		.byte	0
 4349 0269 00       		.byte	0
 4350 026a 31       		.uleb128 0x31
 4351 026b 34       		.uleb128 0x34
 4352 026c 00       		.byte	0
 4353 026d 03       		.uleb128 0x3
 4354 026e 0E       		.uleb128 0xe
 4355 026f 3A       		.uleb128 0x3a
 4356 0270 0B       		.uleb128 0xb
 4357 0271 3B       		.uleb128 0x3b
 4358 0272 0B       		.uleb128 0xb
 4359 0273 49       		.uleb128 0x49
 4360 0274 13       		.uleb128 0x13
 4361 0275 02       		.uleb128 0x2
 4362 0276 17       		.uleb128 0x17
 4363 0277 00       		.byte	0
 4364 0278 00       		.byte	0
 4365 0279 32       		.uleb128 0x32
 4366 027a 0B       		.uleb128 0xb
 4367 027b 01       		.byte	0x1
 4368 027c 55       		.uleb128 0x55
 4369 027d 17       		.uleb128 0x17
 4370 027e 01       		.uleb128 0x1
 4371 027f 13       		.uleb128 0x13
 4372 0280 00       		.byte	0
 4373 0281 00       		.byte	0
 4374 0282 33       		.uleb128 0x33
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 157


 4375 0283 34       		.uleb128 0x34
 4376 0284 00       		.byte	0
 4377 0285 03       		.uleb128 0x3
 4378 0286 08       		.uleb128 0x8
 4379 0287 3A       		.uleb128 0x3a
 4380 0288 0B       		.uleb128 0xb
 4381 0289 3B       		.uleb128 0x3b
 4382 028a 0B       		.uleb128 0xb
 4383 028b 49       		.uleb128 0x49
 4384 028c 13       		.uleb128 0x13
 4385 028d 02       		.uleb128 0x2
 4386 028e 18       		.uleb128 0x18
 4387 028f 00       		.byte	0
 4388 0290 00       		.byte	0
 4389 0291 34       		.uleb128 0x34
 4390 0292 2E       		.uleb128 0x2e
 4391 0293 01       		.byte	0x1
 4392 0294 3F       		.uleb128 0x3f
 4393 0295 19       		.uleb128 0x19
 4394 0296 03       		.uleb128 0x3
 4395 0297 0E       		.uleb128 0xe
 4396 0298 3A       		.uleb128 0x3a
 4397 0299 0B       		.uleb128 0xb
 4398 029a 3B       		.uleb128 0x3b
 4399 029b 0B       		.uleb128 0xb
 4400 029c 27       		.uleb128 0x27
 4401 029d 19       		.uleb128 0x19
 4402 029e 49       		.uleb128 0x49
 4403 029f 13       		.uleb128 0x13
 4404 02a0 8701     		.uleb128 0x87
 4405 02a2 19       		.uleb128 0x19
 4406 02a3 11       		.uleb128 0x11
 4407 02a4 01       		.uleb128 0x1
 4408 02a5 12       		.uleb128 0x12
 4409 02a6 06       		.uleb128 0x6
 4410 02a7 40       		.uleb128 0x40
 4411 02a8 18       		.uleb128 0x18
 4412 02a9 9742     		.uleb128 0x2117
 4413 02ab 19       		.uleb128 0x19
 4414 02ac 01       		.uleb128 0x1
 4415 02ad 13       		.uleb128 0x13
 4416 02ae 00       		.byte	0
 4417 02af 00       		.byte	0
 4418 02b0 35       		.uleb128 0x35
 4419 02b1 1D       		.uleb128 0x1d
 4420 02b2 00       		.byte	0
 4421 02b3 31       		.uleb128 0x31
 4422 02b4 13       		.uleb128 0x13
 4423 02b5 11       		.uleb128 0x11
 4424 02b6 01       		.uleb128 0x1
 4425 02b7 12       		.uleb128 0x12
 4426 02b8 06       		.uleb128 0x6
 4427 02b9 58       		.uleb128 0x58
 4428 02ba 0B       		.uleb128 0xb
 4429 02bb 59       		.uleb128 0x59
 4430 02bc 0B       		.uleb128 0xb
 4431 02bd 00       		.byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 158


 4432 02be 00       		.byte	0
 4433 02bf 36       		.uleb128 0x36
 4434 02c0 1D       		.uleb128 0x1d
 4435 02c1 00       		.byte	0
 4436 02c2 31       		.uleb128 0x31
 4437 02c3 13       		.uleb128 0x13
 4438 02c4 11       		.uleb128 0x11
 4439 02c5 01       		.uleb128 0x1
 4440 02c6 12       		.uleb128 0x12
 4441 02c7 06       		.uleb128 0x6
 4442 02c8 58       		.uleb128 0x58
 4443 02c9 0B       		.uleb128 0xb
 4444 02ca 59       		.uleb128 0x59
 4445 02cb 05       		.uleb128 0x5
 4446 02cc 00       		.byte	0
 4447 02cd 00       		.byte	0
 4448 02ce 37       		.uleb128 0x37
 4449 02cf 34       		.uleb128 0x34
 4450 02d0 00       		.byte	0
 4451 02d1 03       		.uleb128 0x3
 4452 02d2 0E       		.uleb128 0xe
 4453 02d3 3A       		.uleb128 0x3a
 4454 02d4 0B       		.uleb128 0xb
 4455 02d5 3B       		.uleb128 0x3b
 4456 02d6 05       		.uleb128 0x5
 4457 02d7 49       		.uleb128 0x49
 4458 02d8 13       		.uleb128 0x13
 4459 02d9 3F       		.uleb128 0x3f
 4460 02da 19       		.uleb128 0x19
 4461 02db 3C       		.uleb128 0x3c
 4462 02dc 19       		.uleb128 0x19
 4463 02dd 00       		.byte	0
 4464 02de 00       		.byte	0
 4465 02df 38       		.uleb128 0x38
 4466 02e0 34       		.uleb128 0x34
 4467 02e1 00       		.byte	0
 4468 02e2 03       		.uleb128 0x3
 4469 02e3 0E       		.uleb128 0xe
 4470 02e4 3A       		.uleb128 0x3a
 4471 02e5 0B       		.uleb128 0xb
 4472 02e6 3B       		.uleb128 0x3b
 4473 02e7 0B       		.uleb128 0xb
 4474 02e8 49       		.uleb128 0x49
 4475 02e9 13       		.uleb128 0x13
 4476 02ea 3F       		.uleb128 0x3f
 4477 02eb 19       		.uleb128 0x19
 4478 02ec 3C       		.uleb128 0x3c
 4479 02ed 19       		.uleb128 0x19
 4480 02ee 00       		.byte	0
 4481 02ef 00       		.byte	0
 4482 02f0 39       		.uleb128 0x39
 4483 02f1 34       		.uleb128 0x34
 4484 02f2 00       		.byte	0
 4485 02f3 03       		.uleb128 0x3
 4486 02f4 0E       		.uleb128 0xe
 4487 02f5 3A       		.uleb128 0x3a
 4488 02f6 0B       		.uleb128 0xb
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 159


 4489 02f7 3B       		.uleb128 0x3b
 4490 02f8 0B       		.uleb128 0xb
 4491 02f9 49       		.uleb128 0x49
 4492 02fa 13       		.uleb128 0x13
 4493 02fb 3F       		.uleb128 0x3f
 4494 02fc 19       		.uleb128 0x19
 4495 02fd 02       		.uleb128 0x2
 4496 02fe 18       		.uleb128 0x18
 4497 02ff 00       		.byte	0
 4498 0300 00       		.byte	0
 4499 0301 3A       		.uleb128 0x3a
 4500 0302 2E       		.uleb128 0x2e
 4501 0303 00       		.byte	0
 4502 0304 3F       		.uleb128 0x3f
 4503 0305 19       		.uleb128 0x19
 4504 0306 3C       		.uleb128 0x3c
 4505 0307 19       		.uleb128 0x19
 4506 0308 6E       		.uleb128 0x6e
 4507 0309 0E       		.uleb128 0xe
 4508 030a 03       		.uleb128 0x3
 4509 030b 0E       		.uleb128 0xe
 4510 030c 3A       		.uleb128 0x3a
 4511 030d 0B       		.uleb128 0xb
 4512 030e 3B       		.uleb128 0x3b
 4513 030f 0B       		.uleb128 0xb
 4514 0310 00       		.byte	0
 4515 0311 00       		.byte	0
 4516 0312 3B       		.uleb128 0x3b
 4517 0313 2E       		.uleb128 0x2e
 4518 0314 00       		.byte	0
 4519 0315 3F       		.uleb128 0x3f
 4520 0316 19       		.uleb128 0x19
 4521 0317 3C       		.uleb128 0x3c
 4522 0318 19       		.uleb128 0x19
 4523 0319 6E       		.uleb128 0x6e
 4524 031a 0E       		.uleb128 0xe
 4525 031b 03       		.uleb128 0x3
 4526 031c 0E       		.uleb128 0xe
 4527 031d 3A       		.uleb128 0x3a
 4528 031e 0B       		.uleb128 0xb
 4529 031f 3B       		.uleb128 0x3b
 4530 0320 05       		.uleb128 0x5
 4531 0321 00       		.byte	0
 4532 0322 00       		.byte	0
 4533 0323 3C       		.uleb128 0x3c
 4534 0324 2E       		.uleb128 0x2e
 4535 0325 00       		.byte	0
 4536 0326 3F       		.uleb128 0x3f
 4537 0327 19       		.uleb128 0x19
 4538 0328 3C       		.uleb128 0x3c
 4539 0329 19       		.uleb128 0x19
 4540 032a 6E       		.uleb128 0x6e
 4541 032b 0E       		.uleb128 0xe
 4542 032c 03       		.uleb128 0x3
 4543 032d 0E       		.uleb128 0xe
 4544 032e 00       		.byte	0
 4545 032f 00       		.byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 160


 4546 0330 3D       		.uleb128 0x3d
 4547 0331 2E       		.uleb128 0x2e
 4548 0332 00       		.byte	0
 4549 0333 3F       		.uleb128 0x3f
 4550 0334 19       		.uleb128 0x19
 4551 0335 3C       		.uleb128 0x3c
 4552 0336 19       		.uleb128 0x19
 4553 0337 6E       		.uleb128 0x6e
 4554 0338 0E       		.uleb128 0xe
 4555 0339 03       		.uleb128 0x3
 4556 033a 0E       		.uleb128 0xe
 4557 033b 3A       		.uleb128 0x3a
 4558 033c 0B       		.uleb128 0xb
 4559 033d 3B       		.uleb128 0x3b
 4560 033e 0B       		.uleb128 0xb
 4561 033f 6E       		.uleb128 0x6e
 4562 0340 0E       		.uleb128 0xe
 4563 0341 00       		.byte	0
 4564 0342 00       		.byte	0
 4565 0343 00       		.byte	0
 4566              		.section	.debug_loc,"",%progbits
 4567              	.Ldebug_loc0:
 4568              	.LLST0:
 4569 0000 16000000 		.4byte	.LVL1
 4570 0004 1A000000 		.4byte	.LVL2
 4571 0008 0200     		.2byte	0x2
 4572 000a 30       		.byte	0x30
 4573 000b 9F       		.byte	0x9f
 4574 000c 1A000000 		.4byte	.LVL2
 4575 0010 60000000 		.4byte	.LFE660
 4576 0014 0100     		.2byte	0x1
 4577 0016 54       		.byte	0x54
 4578 0017 00000000 		.4byte	0
 4579 001b 00000000 		.4byte	0
 4580              	.LLST1:
 4581 001f 3C000000 		.4byte	.LVL5
 4582 0023 42000000 		.4byte	.LVL6
 4583 0027 0200     		.2byte	0x2
 4584 0029 30       		.byte	0x30
 4585 002a 9F       		.byte	0x9f
 4586 002b 00000000 		.4byte	0
 4587 002f 00000000 		.4byte	0
 4588              	.LLST2:
 4589 0033 3C000000 		.4byte	.LVL5
 4590 0037 42000000 		.4byte	.LVL6
 4591 003b 0200     		.2byte	0x2
 4592 003d 31       		.byte	0x31
 4593 003e 9F       		.byte	0x9f
 4594 003f 00000000 		.4byte	0
 4595 0043 00000000 		.4byte	0
 4596              	.LLST3:
 4597 0047 3C000000 		.4byte	.LVL5
 4598 004b 42000000 		.4byte	.LVL6
 4599 004f 0600     		.2byte	0x6
 4600 0051 0C       		.byte	0xc
 4601 0052 80003240 		.4byte	0x40320080
 4602 0056 9F       		.byte	0x9f
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 161


 4603 0057 00000000 		.4byte	0
 4604 005b 00000000 		.4byte	0
 4605              	.LLST4:
 4606 005f 00000000 		.4byte	.LVL7
 4607 0063 09000000 		.4byte	.LVL8-1
 4608 0067 0100     		.2byte	0x1
 4609 0069 50       		.byte	0x50
 4610 006a 09000000 		.4byte	.LVL8-1
 4611 006e 2C000000 		.4byte	.LFE661
 4612 0072 0400     		.2byte	0x4
 4613 0074 F3       		.byte	0xf3
 4614 0075 01       		.uleb128 0x1
 4615 0076 50       		.byte	0x50
 4616 0077 9F       		.byte	0x9f
 4617 0078 00000000 		.4byte	0
 4618 007c 00000000 		.4byte	0
 4619              	.LLST5:
 4620 0080 00000000 		.4byte	.LVL7
 4621 0084 09000000 		.4byte	.LVL8-1
 4622 0088 0100     		.2byte	0x1
 4623 008a 51       		.byte	0x51
 4624 008b 09000000 		.4byte	.LVL8-1
 4625 008f 2C000000 		.4byte	.LFE661
 4626 0093 0400     		.2byte	0x4
 4627 0095 F3       		.byte	0xf3
 4628 0096 01       		.uleb128 0x1
 4629 0097 51       		.byte	0x51
 4630 0098 9F       		.byte	0x9f
 4631 0099 00000000 		.4byte	0
 4632 009d 00000000 		.4byte	0
 4633              	.LLST6:
 4634 00a1 0C000000 		.4byte	.LVL9
 4635 00a5 16000000 		.4byte	.LVL10
 4636 00a9 0100     		.2byte	0x1
 4637 00ab 50       		.byte	0x50
 4638 00ac 16000000 		.4byte	.LVL10
 4639 00b0 19000000 		.4byte	.LVL11-1
 4640 00b4 0100     		.2byte	0x1
 4641 00b6 51       		.byte	0x51
 4642 00b7 19000000 		.4byte	.LVL11-1
 4643 00bb 28000000 		.4byte	.LVL13
 4644 00bf 0100     		.2byte	0x1
 4645 00c1 55       		.byte	0x55
 4646 00c2 00000000 		.4byte	0
 4647 00c6 00000000 		.4byte	0
 4648              	.LLST7:
 4649 00ca 00000000 		.4byte	.LVL20
 4650 00ce 06000000 		.4byte	.LVL21
 4651 00d2 0100     		.2byte	0x1
 4652 00d4 50       		.byte	0x50
 4653 00d5 06000000 		.4byte	.LVL21
 4654 00d9 72000000 		.4byte	.LVL34
 4655 00dd 0100     		.2byte	0x1
 4656 00df 56       		.byte	0x56
 4657 00e0 72000000 		.4byte	.LVL34
 4658 00e4 7C000000 		.4byte	.LFE664
 4659 00e8 0400     		.2byte	0x4
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 162


 4660 00ea F3       		.byte	0xf3
 4661 00eb 01       		.uleb128 0x1
 4662 00ec 50       		.byte	0x50
 4663 00ed 9F       		.byte	0x9f
 4664 00ee 00000000 		.4byte	0
 4665 00f2 00000000 		.4byte	0
 4666              	.LLST8:
 4667 00f6 18000000 		.4byte	.LVL23
 4668 00fa 20000000 		.4byte	.LVL24
 4669 00fe 0200     		.2byte	0x2
 4670 0100 37       		.byte	0x37
 4671 0101 9F       		.byte	0x9f
 4672 0102 20000000 		.4byte	.LVL24
 4673 0106 5F000000 		.4byte	.LVL30-1
 4674 010a 0100     		.2byte	0x1
 4675 010c 50       		.byte	0x50
 4676 010d 60000000 		.4byte	.LVL30
 4677 0111 64000000 		.4byte	.LVL31
 4678 0115 0100     		.2byte	0x1
 4679 0117 55       		.byte	0x55
 4680 0118 64000000 		.4byte	.LVL31
 4681 011c 6C000000 		.4byte	.LVL32
 4682 0120 0100     		.2byte	0x1
 4683 0122 50       		.byte	0x50
 4684 0123 00000000 		.4byte	0
 4685 0127 00000000 		.4byte	0
 4686              	.LLST9:
 4687 012b 18000000 		.4byte	.LVL23
 4688 012f 20000000 		.4byte	.LVL24
 4689 0133 0200     		.2byte	0x2
 4690 0135 30       		.byte	0x30
 4691 0136 9F       		.byte	0x9f
 4692 0137 38000000 		.4byte	.LVL25
 4693 013b 58000000 		.4byte	.LVL29
 4694 013f 0800     		.2byte	0x8
 4695 0141 F5       		.byte	0xf5
 4696 0142 4F       		.uleb128 0x4f
 4697 0143 2C       		.uleb128 0x2c
 4698 0144 F7       		.byte	0xf7
 4699 0145 25       		.uleb128 0x25
 4700 0146 F7       		.byte	0xf7
 4701 0147 00       		.uleb128 0
 4702 0148 9F       		.byte	0x9f
 4703 0149 58000000 		.4byte	.LVL29
 4704 014d 5F000000 		.4byte	.LVL30-1
 4705 0151 0200     		.2byte	0x2
 4706 0153 90       		.byte	0x90
 4707 0154 4F       		.uleb128 0x4f
 4708 0155 00000000 		.4byte	0
 4709 0159 00000000 		.4byte	0
 4710              	.LLST10:
 4711 015d 18000000 		.4byte	.LVL23
 4712 0161 20000000 		.4byte	.LVL24
 4713 0165 0200     		.2byte	0x2
 4714 0167 39       		.byte	0x39
 4715 0168 9F       		.byte	0x9f
 4716 0169 20000000 		.4byte	.LVL24
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 163


 4717 016d 60000000 		.4byte	.LVL30
 4718 0171 0100     		.2byte	0x1
 4719 0173 55       		.byte	0x55
 4720 0174 60000000 		.4byte	.LVL30
 4721 0178 64000000 		.4byte	.LVL31
 4722 017c 0300     		.2byte	0x3
 4723 017e 75       		.byte	0x75
 4724 017f 02       		.sleb128 2
 4725 0180 9F       		.byte	0x9f
 4726 0181 64000000 		.4byte	.LVL31
 4727 0185 72000000 		.4byte	.LVL34
 4728 0189 0100     		.2byte	0x1
 4729 018b 55       		.byte	0x55
 4730 018c 00000000 		.4byte	0
 4731 0190 00000000 		.4byte	0
 4732              	.LLST11:
 4733 0194 18000000 		.4byte	.LVL23
 4734 0198 20000000 		.4byte	.LVL24
 4735 019c 0200     		.2byte	0x2
 4736 019e 30       		.byte	0x30
 4737 019f 9F       		.byte	0x9f
 4738 01a0 4A000000 		.4byte	.LVL27
 4739 01a4 4E000000 		.4byte	.LVL28
 4740 01a8 0800     		.2byte	0x8
 4741 01aa F5       		.byte	0xf5
 4742 01ab 4E       		.uleb128 0x4e
 4743 01ac 2C       		.uleb128 0x2c
 4744 01ad F7       		.byte	0xf7
 4745 01ae 25       		.uleb128 0x25
 4746 01af F7       		.byte	0xf7
 4747 01b0 00       		.uleb128 0
 4748 01b1 9F       		.byte	0x9f
 4749 01b2 4E000000 		.4byte	.LVL28
 4750 01b6 5F000000 		.4byte	.LVL30-1
 4751 01ba 0200     		.2byte	0x2
 4752 01bc 90       		.byte	0x90
 4753 01bd 4E       		.uleb128 0x4e
 4754 01be 00000000 		.4byte	0
 4755 01c2 00000000 		.4byte	0
 4756              	.LLST12:
 4757 01c6 18000000 		.4byte	.LVL23
 4758 01ca 20000000 		.4byte	.LVL24
 4759 01ce 0200     		.2byte	0x2
 4760 01d0 30       		.byte	0x30
 4761 01d1 9F       		.byte	0x9f
 4762 01d2 20000000 		.4byte	.LVL24
 4763 01d6 3A000000 		.4byte	.LVL26
 4764 01da 0100     		.2byte	0x1
 4765 01dc 54       		.byte	0x54
 4766 01dd 3A000000 		.4byte	.LVL26
 4767 01e1 60000000 		.4byte	.LVL30
 4768 01e5 0300     		.2byte	0x3
 4769 01e7 74       		.byte	0x74
 4770 01e8 7F       		.sleb128 -1
 4771 01e9 9F       		.byte	0x9f
 4772 01ea 60000000 		.4byte	.LVL30
 4773 01ee 72000000 		.4byte	.LVL34
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 164


 4774 01f2 0100     		.2byte	0x1
 4775 01f4 54       		.byte	0x54
 4776 01f5 00000000 		.4byte	0
 4777 01f9 00000000 		.4byte	0
 4778              	.LLST13:
 4779 01fd 00000000 		.4byte	.LVL35
 4780 0201 0C000000 		.4byte	.LVL37
 4781 0205 0100     		.2byte	0x1
 4782 0207 50       		.byte	0x50
 4783 0208 0C000000 		.4byte	.LVL37
 4784 020c 0F000000 		.4byte	.LVL38-1
 4785 0210 0100     		.2byte	0x1
 4786 0212 52       		.byte	0x52
 4787 0213 0F000000 		.4byte	.LVL38-1
 4788 0217 2C000000 		.4byte	.LFE665
 4789 021b 0400     		.2byte	0x4
 4790 021d F3       		.byte	0xf3
 4791 021e 01       		.uleb128 0x1
 4792 021f 50       		.byte	0x50
 4793 0220 9F       		.byte	0x9f
 4794 0221 00000000 		.4byte	0
 4795 0225 00000000 		.4byte	0
 4796              	.LLST14:
 4797 0229 00000000 		.4byte	.LVL35
 4798 022d 0A000000 		.4byte	.LVL36
 4799 0231 0100     		.2byte	0x1
 4800 0233 51       		.byte	0x51
 4801 0234 0A000000 		.4byte	.LVL36
 4802 0238 0F000000 		.4byte	.LVL38-1
 4803 023c 0100     		.2byte	0x1
 4804 023e 53       		.byte	0x53
 4805 023f 0F000000 		.4byte	.LVL38-1
 4806 0243 2C000000 		.4byte	.LFE665
 4807 0247 0400     		.2byte	0x4
 4808 0249 F3       		.byte	0xf3
 4809 024a 01       		.uleb128 0x1
 4810 024b 51       		.byte	0x51
 4811 024c 9F       		.byte	0x9f
 4812 024d 00000000 		.4byte	0
 4813 0251 00000000 		.4byte	0
 4814              	.LLST15:
 4815 0255 0A000000 		.4byte	.LVL41
 4816 0259 10000000 		.4byte	.LVL42
 4817 025d 0200     		.2byte	0x2
 4818 025f 31       		.byte	0x31
 4819 0260 9F       		.byte	0x9f
 4820 0261 00000000 		.4byte	0
 4821 0265 00000000 		.4byte	0
 4822              	.LLST16:
 4823 0269 0A000000 		.4byte	.LVL41
 4824 026d 10000000 		.4byte	.LVL42
 4825 0271 0200     		.2byte	0x2
 4826 0273 32       		.byte	0x32
 4827 0274 9F       		.byte	0x9f
 4828 0275 00000000 		.4byte	0
 4829 0279 00000000 		.4byte	0
 4830              	.LLST17:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 165


 4831 027d 0A000000 		.4byte	.LVL41
 4832 0281 10000000 		.4byte	.LVL42
 4833 0285 0600     		.2byte	0x6
 4834 0287 0C       		.byte	0xc
 4835 0288 80043240 		.4byte	0x40320480
 4836 028c 9F       		.byte	0x9f
 4837 028d 00000000 		.4byte	0
 4838 0291 00000000 		.4byte	0
 4839              	.LLST18:
 4840 0295 16000000 		.4byte	.LVL43
 4841 0299 1A000000 		.4byte	.LVL44
 4842 029d 0200     		.2byte	0x2
 4843 029f 31       		.byte	0x31
 4844 02a0 9F       		.byte	0x9f
 4845 02a1 1A000000 		.4byte	.LVL44
 4846 02a5 E4000000 		.4byte	.LFE666
 4847 02a9 0100     		.2byte	0x1
 4848 02ab 54       		.byte	0x54
 4849 02ac 00000000 		.4byte	0
 4850 02b0 00000000 		.4byte	0
 4851              	.LLST19:
 4852 02b4 36000000 		.4byte	.LVL48
 4853 02b8 40000000 		.4byte	.LVL49
 4854 02bc 0100     		.2byte	0x1
 4855 02be 53       		.byte	0x53
 4856 02bf 00000000 		.4byte	0
 4857 02c3 00000000 		.4byte	0
 4858              	.LLST20:
 4859 02c7 56000000 		.4byte	.LVL50
 4860 02cb 60000000 		.4byte	.LVL51
 4861 02cf 0200     		.2byte	0x2
 4862 02d1 30       		.byte	0x30
 4863 02d2 9F       		.byte	0x9f
 4864 02d3 00000000 		.4byte	0
 4865 02d7 00000000 		.4byte	0
 4866              	.LLST21:
 4867 02db 56000000 		.4byte	.LVL50
 4868 02df 60000000 		.4byte	.LVL51
 4869 02e3 0600     		.2byte	0x6
 4870 02e5 0C       		.byte	0xc
 4871 02e6 80063240 		.4byte	0x40320680
 4872 02ea 9F       		.byte	0x9f
 4873 02eb 00000000 		.4byte	0
 4874 02ef 00000000 		.4byte	0
 4875              	.LLST22:
 4876 02f3 66000000 		.4byte	.LVL52
 4877 02f7 70000000 		.4byte	.LVL53
 4878 02fb 0100     		.2byte	0x1
 4879 02fd 53       		.byte	0x53
 4880 02fe 00000000 		.4byte	0
 4881 0302 00000000 		.4byte	0
 4882              		.section	.debug_aranges,"",%progbits
 4883 0000 4C000000 		.4byte	0x4c
 4884 0004 0200     		.2byte	0x2
 4885 0006 00000000 		.4byte	.Ldebug_info0
 4886 000a 04       		.byte	0x4
 4887 000b 00       		.byte	0
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 166


 4888 000c 0000     		.2byte	0
 4889 000e 0000     		.2byte	0
 4890 0010 00000000 		.4byte	.LFB660
 4891 0014 60000000 		.4byte	.LFE660-.LFB660
 4892 0018 00000000 		.4byte	.LFB661
 4893 001c 2C000000 		.4byte	.LFE661-.LFB661
 4894 0020 00000000 		.4byte	.LFB662
 4895 0024 1E000000 		.4byte	.LFE662-.LFB662
 4896 0028 00000000 		.4byte	.LFB663
 4897 002c 14000000 		.4byte	.LFE663-.LFB663
 4898 0030 00000000 		.4byte	.LFB664
 4899 0034 7C000000 		.4byte	.LFE664-.LFB664
 4900 0038 00000000 		.4byte	.LFB665
 4901 003c 2C000000 		.4byte	.LFE665-.LFB665
 4902 0040 00000000 		.4byte	.LFB666
 4903 0044 E4000000 		.4byte	.LFE666-.LFB666
 4904 0048 00000000 		.4byte	0
 4905 004c 00000000 		.4byte	0
 4906              		.section	.debug_ranges,"",%progbits
 4907              	.Ldebug_ranges0:
 4908 0000 18000000 		.4byte	.LBB34
 4909 0004 1A000000 		.4byte	.LBE34
 4910 0008 1E000000 		.4byte	.LBB35
 4911 000c 68000000 		.4byte	.LBE35
 4912 0010 00000000 		.4byte	0
 4913 0014 00000000 		.4byte	0
 4914 0018 00000000 		.4byte	.LFB660
 4915 001c 60000000 		.4byte	.LFE660
 4916 0020 00000000 		.4byte	.LFB661
 4917 0024 2C000000 		.4byte	.LFE661
 4918 0028 00000000 		.4byte	.LFB662
 4919 002c 1E000000 		.4byte	.LFE662
 4920 0030 00000000 		.4byte	.LFB663
 4921 0034 14000000 		.4byte	.LFE663
 4922 0038 00000000 		.4byte	.LFB664
 4923 003c 7C000000 		.4byte	.LFE664
 4924 0040 00000000 		.4byte	.LFB665
 4925 0044 2C000000 		.4byte	.LFE665
 4926 0048 00000000 		.4byte	.LFB666
 4927 004c E4000000 		.4byte	.LFE666
 4928 0050 00000000 		.4byte	0
 4929 0054 00000000 		.4byte	0
 4930              		.section	.debug_line,"",%progbits
 4931              	.Ldebug_line0:
 4932 0000 0C070000 		.section	.debug_str,"MS",%progbits,1
 4932      0200DC05 
 4932      00000201 
 4932      FB0E0D00 
 4932      01010101 
 4933              	.LASF138:
 4934 0000 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 4934      696E7465 
 4934      72727570 
 4934      74735F35 
 4934      5F495251 
 4935              	.LASF63:
 4936 0016 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 167


 4936      735F696E 
 4936      74657272 
 4936      75707473 
 4936      5F647730 
 4937              	.LASF204:
 4938 0032 52455345 		.ascii	"RESERVED\000"
 4938      52564544 
 4938      00
 4939              	.LASF212:
 4940 003b 5644445F 		.ascii	"VDD_ACTIVE\000"
 4940      41435449 
 4940      564500
 4941              	.LASF208:
 4942 0046 494E5452 		.ascii	"INTR_CAUSE0\000"
 4942      5F434155 
 4942      53453000 
 4943              	.LASF209:
 4944 0052 494E5452 		.ascii	"INTR_CAUSE1\000"
 4944      5F434155 
 4944      53453100 
 4945              	.LASF210:
 4946 005e 494E5452 		.ascii	"INTR_CAUSE2\000"
 4946      5F434155 
 4946      53453200 
 4947              	.LASF343:
 4948 006a 63795F63 		.ascii	"cy_cb_scb_spi_handle_events_t\000"
 4948      625F7363 
 4948      625F7370 
 4948      695F6861 
 4948      6E646C65 
 4949              	.LASF124:
 4950 0088 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 4950      6D5F315F 
 4950      696E7465 
 4950      72727570 
 4950      74735F31 
 4951              	.LASF381:
 4952 00a3 73746F70 		.ascii	"stopInputMode\000"
 4952      496E7075 
 4952      744D6F64 
 4952      6500
 4953              	.LASF433:
 4954 00b1 53746172 		.ascii	"Start_Oxymeter\000"
 4954      745F4F78 
 4954      796D6574 
 4954      657200
 4955              	.LASF455:
 4956 00c0 6D61696E 		.ascii	"main_cm4.c\000"
 4956      5F636D34 
 4956      2E6300
 4957              	.LASF418:
 4958 00cb 63795F64 		.ascii	"cy_device\000"
 4958      65766963 
 4958      6500
 4959              	.LASF143:
 4960 00d5 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 4960      696E7465 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 168


 4960      72727570 
 4960      74735F31 
 4960      305F4952 
 4961              	.LASF345:
 4962 00ec 63795F73 		.ascii	"cy_stc_scb_spi_context\000"
 4962      74635F73 
 4962      63625F73 
 4962      70695F63 
 4962      6F6E7465 
 4963              	.LASF291:
 4964 0103 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 4964      73436D30 
 4964      436C6F63 
 4964      6B43746C 
 4964      4F666673 
 4965              	.LASF68:
 4966 011a 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 4966      735F696E 
 4966      74657272 
 4966      75707473 
 4966      5F647730 
 4967              	.LASF324:
 4968 0136 6D617374 		.ascii	"masterStatus\000"
 4968      65725374 
 4968      61747573 
 4968      00
 4969              	.LASF420:
 4970 0143 43595F45 		.ascii	"CY_EINK_SPIM_context\000"
 4970      494E4B5F 
 4970      5350494D 
 4970      5F636F6E 
 4970      74657874 
 4971              	.LASF55:
 4972 0158 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 4972      335F696E 
 4972      74657272 
 4972      7570745F 
 4972      4952516E 
 4973              	.LASF443:
 4974 016d 4755495F 		.ascii	"GUI_SetPenSize\000"
 4974      53657450 
 4974      656E5369 
 4974      7A6500
 4975              	.LASF85:
 4976 017c 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 4976      735F696E 
 4976      74657272 
 4976      75707473 
 4976      5F647731 
 4977              	.LASF357:
 4978 0198 74785374 		.ascii	"txStatus\000"
 4978      61747573 
 4978      00
 4979              	.LASF223:
 4980 01a1 70657269 		.ascii	"periBase\000"
 4980      42617365 
 4980      00
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 169


 4981              	.LASF314:
 4982 01aa 63795F73 		.ascii	"cy_stc_sysint_t\000"
 4982      74635F73 
 4982      7973696E 
 4982      745F7400 
 4983              	.LASF434:
 4984 01ba 4D41585F 		.ascii	"MAX_ReadFIFO\000"
 4984      52656164 
 4984      4649464F 
 4984      00
 4985              	.LASF222:
 4986 01c7 666C6173 		.ascii	"flashcBase\000"
 4986      68634261 
 4986      736500
 4987              	.LASF91:
 4988 01d2 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 4988      735F696E 
 4988      74657272 
 4988      75707473 
 4988      5F647731 
 4989              	.LASF269:
 4990 01ef 64774368 		.ascii	"dwChSize\000"
 4990      53697A65 
 4990      00
 4991              	.LASF439:
 4992 01f8 4755495F 		.ascii	"GUI_SetBkColor\000"
 4992      53657442 
 4992      6B436F6C 
 4992      6F7200
 4993              	.LASF40:
 4994 0207 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 4994      735F696E 
 4994      74657272 
 4994      75707473 
 4994      5F697063 
 4995              	.LASF427:
 4996 0223 696D6167 		.ascii	"imageBufferCache\000"
 4996      65427566 
 4996      66657243 
 4996      61636865 
 4996      00
 4997              	.LASF173:
 4998 0234 756E7369 		.ascii	"unsigned int\000"
 4998      676E6564 
 4998      20696E74 
 4998      00
 4999              	.LASF319:
 5000 0241 63795F63 		.ascii	"cy_cb_scb_i2c_handle_events_t\000"
 5000      625F7363 
 5000      625F6932 
 5000      635F6861 
 5000      6E646C65 
 5001              	.LASF47:
 5002 025f 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 5002      735F696E 
 5002      74657272 
 5002      75707473 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 170


 5002      5F697063 
 5003              	.LASF407:
 5004 027c 706F7765 		.ascii	"powerCycle\000"
 5004      72437963 
 5004      6C6500
 5005              	.LASF251:
 5006 0287 736D6966 		.ascii	"smifDeviceNr\000"
 5006      44657669 
 5006      63654E72 
 5006      00
 5007              	.LASF281:
 5008 0294 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 5008      44697643 
 5008      6D645061 
 5008      54797065 
 5008      53656C50 
 5009              	.LASF116:
 5010 02ab 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 5010      6D5F315F 
 5010      696E7465 
 5010      72727570 
 5010      74735F37 
 5011              	.LASF327:
 5012 02c5 6D617374 		.ascii	"masterBuffer\000"
 5012      65724275 
 5012      66666572 
 5012      00
 5013              	.LASF352:
 5014 02d2 74784275 		.ascii	"txBufIdx\000"
 5014      66496478 
 5014      00
 5015              	.LASF141:
 5016 02db 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 5016      696E7465 
 5016      72727570 
 5016      74735F38 
 5016      5F495251 
 5017              	.LASF380:
 5018 02f1 73746172 		.ascii	"startInput\000"
 5018      74496E70 
 5018      757400
 5019              	.LASF77:
 5020 02fc 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 5020      735F696E 
 5020      74657272 
 5020      75707473 
 5020      5F647731 
 5021              	.LASF424:
 5022 0318 424D495F 		.ascii	"BMI_I2C_context\000"
 5022      4932435F 
 5022      636F6E74 
 5022      65787400 
 5023              	.LASF167:
 5024 0328 5F5F696E 		.ascii	"__int32_t\000"
 5024      7433325F 
 5024      7400
 5025              	.LASF34:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 171


 5026 0332 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 5026      5F696E74 
 5026      65727275 
 5026      70745F63 
 5026      7462735F 
 5027              	.LASF247:
 5028 034b 73727373 		.ascii	"srssNumClkpath\000"
 5028      4E756D43 
 5028      6C6B7061 
 5028      746800
 5029              	.LASF221:
 5030 035a 63707573 		.ascii	"cpussBase\000"
 5030      73426173 
 5030      6500
 5031              	.LASF337:
 5032 0364 736C6176 		.ascii	"slaveRxBuffer\000"
 5032      65527842 
 5032      75666665 
 5032      7200
 5033              	.LASF238:
 5034 0372 70657269 		.ascii	"periVersion\000"
 5034      56657273 
 5034      696F6E00 
 5035              	.LASF31:
 5036 037e 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 5036      5F696E74 
 5036      65727275 
 5036      70745F6D 
 5036      63776474 
 5037              	.LASF395:
 5038 039a 5F5F4953 		.ascii	"__ISB\000"
 5038      4200
 5039              	.LASF13:
 5040 03a0 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 5040      5F696E74 
 5040      65727275 
 5040      7074735F 
 5040      6770696F 
 5041              	.LASF341:
 5042 03bc 63624164 		.ascii	"cbAddr\000"
 5042      647200
 5043              	.LASF74:
 5044 03c3 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 5044      735F696E 
 5044      74657272 
 5044      75707473 
 5044      5F647730 
 5045              	.LASF316:
 5046 03e0 43595F53 		.ascii	"CY_SCB_I2C_ACK\000"
 5046      43425F49 
 5046      32435F41 
 5046      434B00
 5047              	.LASF382:
 5048 03ef 73746F70 		.ascii	"stopInput\000"
 5048      496E7075 
 5048      7400
 5049              	.LASF360:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 172


 5050 03f9 72785269 		.ascii	"rxRingBufSize\000"
 5050      6E674275 
 5050      6653697A 
 5050      6500
 5051              	.LASF26:
 5052 0407 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 5052      5F696E74 
 5052      65727275 
 5052      70745F67 
 5052      70696F5F 
 5053              	.LASF150:
 5054 0420 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 5054      6F73735F 
 5054      696E7465 
 5054      72727570 
 5054      745F6932 
 5055              	.LASF130:
 5056 043b 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 5056      6D5F315F 
 5056      696E7465 
 5056      72727570 
 5056      74735F32 
 5057              	.LASF28:
 5058 0456 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 5058      6D705F69 
 5058      6E746572 
 5058      72757074 
 5058      5F495251 
 5059              	.LASF277:
 5060 046c 70657269 		.ascii	"periTrGrSize\000"
 5060      54724772 
 5060      53697A65 
 5060      00
 5061              	.LASF108:
 5062 0479 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 5062      6D5F305F 
 5062      696E7465 
 5062      72727570 
 5062      74735F37 
 5063              	.LASF396:
 5064 0493 5F5F4453 		.ascii	"__DSB\000"
 5064      4200
 5065              	.LASF280:
 5066 0499 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 5066      44697643 
 5066      6D645061 
 5066      44697653 
 5066      656C506F 
 5067              	.LASF199:
 5068 04af 494E5452 		.ascii	"INTR_SET\000"
 5068      5F534554 
 5068      00
 5069              	.LASF257:
 5070 04b8 63727970 		.ascii	"cryptoMemSize\000"
 5070      746F4D65 
 5070      6D53697A 
 5070      6500
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 173


 5071              	.LASF303:
 5072 04c6 63707573 		.ascii	"cpussRam1Ctl0\000"
 5072      7352616D 
 5072      3143746C 
 5072      3000
 5073              	.LASF392:
 5074 04d4 63795F65 		.ascii	"cy_eink_update_t\000"
 5074      696E6B5F 
 5074      75706461 
 5074      74655F74 
 5074      00
 5075              	.LASF305:
 5076 04e5 69706353 		.ascii	"ipcStructSize\000"
 5076      74727563 
 5076      7453697A 
 5076      6500
 5077              	.LASF317:
 5078 04f3 43595F53 		.ascii	"CY_SCB_I2C_NAK\000"
 5078      43425F49 
 5078      32435F4E 
 5078      414B00
 5079              	.LASF245:
 5080 0502 63707573 		.ascii	"cpussFmIrq\000"
 5080      73466D49 
 5080      727100
 5081              	.LASF103:
 5082 050d 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 5082      6D5F305F 
 5082      696E7465 
 5082      72727570 
 5082      74735F32 
 5083              	.LASF320:
 5084 0527 63795F63 		.ascii	"cy_cb_scb_i2c_handle_addr_t\000"
 5084      625F7363 
 5084      625F6932 
 5084      635F6861 
 5084      6E646C65 
 5085              	.LASF371:
 5086 0543 636F6D70 		.ascii	"compare0\000"
 5086      61726530 
 5086      00
 5087              	.LASF372:
 5088 054c 636F6D70 		.ascii	"compare1\000"
 5088      61726531 
 5088      00
 5089              	.LASF454:
 5090 0555 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 5090      43313120 
 5090      352E342E 
 5090      31203230 
 5090      31363036 
 5091 0588 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 5091      20726576 
 5091      6973696F 
 5091      6E203233 
 5091      37373135 
 5092 05bb 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 174


 5092      70202D6D 
 5092      6670753D 
 5092      66707634 
 5092      2D73702D 
 5093 05ee 65637469 		.ascii	"ections -ffat-lto-objects\000"
 5093      6F6E7320 
 5093      2D666661 
 5093      742D6C74 
 5093      6F2D6F62 
 5094              	.LASF147:
 5095 0608 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 5095      696E7465 
 5095      72727570 
 5095      74735F31 
 5095      345F4952 
 5096              	.LASF344:
 5097 061f 63795F73 		.ascii	"cy_stc_scb_i2c_context\000"
 5097      74635F73 
 5097      63625F69 
 5097      32635F63 
 5097      6F6E7465 
 5098              	.LASF431:
 5099 0636 464C4147 		.ascii	"FLAG_mesure\000"
 5099      5F6D6573 
 5099      75726500 
 5100              	.LASF279:
 5101 0642 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 5101      44697643 
 5101      6D645479 
 5101      70655365 
 5101      6C506F73 
 5102              	.LASF296:
 5103 0657 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 5103      73547269 
 5103      6D52616D 
 5103      43746C4F 
 5103      66667365 
 5104              	.LASF140:
 5105 066d 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 5105      696E7465 
 5105      72727570 
 5105      74735F37 
 5105      5F495251 
 5106              	.LASF201:
 5107 0683 4346475F 		.ascii	"CFG_IN\000"
 5107      494E00
 5108              	.LASF29:
 5109 068a 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 5109      385F696E 
 5109      74657272 
 5109      7570745F 
 5109      4952516E 
 5110              	.LASF4:
 5111 069f 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 5111      72794D61 
 5111      6E616765 
 5111      6D656E74 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 175


 5111      5F495251 
 5112              	.LASF333:
 5113 06b5 736C6176 		.ascii	"slaveTxBuffer\000"
 5113      65547842 
 5113      75666665 
 5113      7200
 5114              	.LASF126:
 5115 06c3 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 5115      6D5F315F 
 5115      696E7465 
 5115      72727570 
 5115      74735F31 
 5116              	.LASF135:
 5117 06de 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 5117      696E7465 
 5117      72727570 
 5117      74735F32 
 5117      5F495251 
 5118              	.LASF335:
 5119 06f4 736C6176 		.ascii	"slaveTxBufferIdx\000"
 5119      65547842 
 5119      75666665 
 5119      72496478 
 5119      00
 5120              	.LASF178:
 5121 0705 75696E74 		.ascii	"uint32_t\000"
 5121      33325F74 
 5121      00
 5122              	.LASF411:
 5123 070e 57616974 		.ascii	"WaitforSwitchPressAndRelease\000"
 5123      666F7253 
 5123      77697463 
 5123      68507265 
 5123      7373416E 
 5124              	.LASF437:
 5125 072b 43795F45 		.ascii	"Cy_EINK_ShowFrame\000"
 5125      494E4B5F 
 5125      53686F77 
 5125      4672616D 
 5125      6500
 5126              	.LASF370:
 5127 073d 636F6D70 		.ascii	"compareOrCapture\000"
 5127      6172654F 
 5127      72436170 
 5127      74757265 
 5127      00
 5128              	.LASF404:
 5129 074e 43795F47 		.ascii	"Cy_GPIO_ClearInterrupt\000"
 5129      50494F5F 
 5129      436C6561 
 5129      72496E74 
 5129      65727275 
 5130              	.LASF24:
 5131 0765 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 5131      5F696E74 
 5131      65727275 
 5131      7074735F 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 176


 5131      6770696F 
 5132              	.LASF217:
 5133 0782 4750494F 		.ascii	"GPIO_V1_Type\000"
 5133      5F56315F 
 5133      54797065 
 5133      00
 5134              	.LASF289:
 5135 078f 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 5135      50727443 
 5135      66674F75 
 5135      744F6666 
 5135      73657400 
 5136              	.LASF179:
 5137 07a3 49534552 		.ascii	"ISER\000"
 5137      00
 5138              	.LASF196:
 5139 07a8 494E5452 		.ascii	"INTR\000"
 5139      00
 5140              	.LASF172:
 5141 07ad 6C6F6E67 		.ascii	"long long unsigned int\000"
 5141      206C6F6E 
 5141      6720756E 
 5141      7369676E 
 5141      65642069 
 5142              	.LASF194:
 5143 07c4 4F55545F 		.ascii	"OUT_SET\000"
 5143      53455400 
 5144              	.LASF65:
 5145 07cc 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 5145      735F696E 
 5145      74657272 
 5145      75707473 
 5145      5F647730 
 5146              	.LASF364:
 5147 07e8 63795F73 		.ascii	"cy_stc_scb_uart_context_t\000"
 5147      74635F73 
 5147      63625F75 
 5147      6172745F 
 5147      636F6E74 
 5148              	.LASF253:
 5149 0802 65704D6F 		.ascii	"epMonitorNr\000"
 5149      6E69746F 
 5149      724E7200 
 5150              	.LASF397:
 5151 080e 62617365 		.ascii	"base\000"
 5151      00
 5152              	.LASF447:
 5153 0813 43795F53 		.ascii	"Cy_SysLib_Delay\000"
 5153      79734C69 
 5153      625F4465 
 5153      6C617900 
 5154              	.LASF182:
 5155 0823 52534552 		.ascii	"RSERVED1\000"
 5155      56454431 
 5155      00
 5156              	.LASF356:
 5157 082c 63795F73 		.ascii	"cy_stc_scb_uart_context\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 177


 5157      74635F73 
 5157      63625F75 
 5157      6172745F 
 5157      636F6E74 
 5158              	.LASF193:
 5159 0844 4F55545F 		.ascii	"OUT_CLR\000"
 5159      434C5200 
 5160              	.LASF378:
 5161 084c 72656C6F 		.ascii	"reloadInput\000"
 5161      6164496E 
 5161      70757400 
 5162              	.LASF175:
 5163 0858 696E7431 		.ascii	"int16_t\000"
 5163      365F7400 
 5164              	.LASF288:
 5165 0860 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 5165      50727443 
 5165      6667496E 
 5165      4F666673 
 5165      657400
 5166              	.LASF88:
 5167 0873 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 5167      735F696E 
 5167      74657272 
 5167      75707473 
 5167      5F647731 
 5168              	.LASF155:
 5169 0890 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 5169      696E7465 
 5169      72727570 
 5169      745F6D65 
 5169      645F4952 
 5170              	.LASF17:
 5171 08a7 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 5171      5F696E74 
 5171      65727275 
 5171      7074735F 
 5171      6770696F 
 5172              	.LASF260:
 5173 08c3 666C6173 		.ascii	"flashWriteDelay\000"
 5173      68577269 
 5173      74654465 
 5173      6C617900 
 5174              	.LASF448:
 5175 08d3 55415254 		.ascii	"UART_Start\000"
 5175      5F537461 
 5175      727400
 5176              	.LASF285:
 5177 08de 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 5177      44697632 
 5177      345F3543 
 5177      746C4F66 
 5177      66736574 
 5178              	.LASF290:
 5179 08f3 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 5179      50727443 
 5179      66675369 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 178


 5179      6F4F6666 
 5179      73657400 
 5180              	.LASF401:
 5181 0907 43795F47 		.ascii	"Cy_GPIO_Write\000"
 5181      50494F5F 
 5181      57726974 
 5181      6500
 5182              	.LASF412:
 5183 0915 64726177 		.ascii	"drawGraph\000"
 5183      47726170 
 5183      6800
 5184              	.LASF244:
 5185 091f 63707573 		.ascii	"cpussIpc0Irq\000"
 5185      73497063 
 5185      30497271 
 5185      00
 5186              	.LASF32:
 5187 092c 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 5187      5F696E74 
 5187      65727275 
 5187      70745F62 
 5187      61636B75 
 5188              	.LASF249:
 5189 0947 73727373 		.ascii	"srssNumHfroot\000"
 5189      4E756D48 
 5189      66726F6F 
 5189      7400
 5190              	.LASF118:
 5191 0955 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 5191      6D5F315F 
 5191      696E7465 
 5191      72727570 
 5191      74735F39 
 5192              	.LASF348:
 5193 096f 72784275 		.ascii	"rxBufSize\000"
 5193      6653697A 
 5193      6500
 5194              	.LASF426:
 5195 0979 7853656D 		.ascii	"xSemaphoreI2C_BMI\000"
 5195      6170686F 
 5195      72654932 
 5195      435F424D 
 5195      4900
 5196              	.LASF408:
 5197 098b 70456D77 		.ascii	"pEmwinBuffer\000"
 5197      696E4275 
 5197      66666572 
 5197      00
 5198              	.LASF224:
 5199 0998 75646242 		.ascii	"udbBase\000"
 5199      61736500 
 5200              	.LASF334:
 5201 09a0 736C6176 		.ascii	"slaveTxBufferSize\000"
 5201      65547842 
 5201      75666665 
 5201      7253697A 
 5201      6500
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 179


 5202              	.LASF52:
 5203 09b2 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 5203      305F696E 
 5203      74657272 
 5203      7570745F 
 5203      4952516E 
 5204              	.LASF113:
 5205 09c7 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 5205      6D5F315F 
 5205      696E7465 
 5205      72727570 
 5205      74735F34 
 5206              	.LASF293:
 5207 09e1 63707573 		.ascii	"cpussCm4StatusOffset\000"
 5207      73436D34 
 5207      53746174 
 5207      75734F66 
 5207      66736574 
 5208              	.LASF250:
 5209 09f6 70657269 		.ascii	"periClockNr\000"
 5209      436C6F63 
 5209      6B4E7200 
 5210              	.LASF379:
 5211 0a02 73746172 		.ascii	"startInputMode\000"
 5211      74496E70 
 5211      75744D6F 
 5211      646500
 5212              	.LASF152:
 5213 0a11 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 5213      696C655F 
 5213      696E7465 
 5213      72727570 
 5213      745F4952 
 5214              	.LASF375:
 5215 0a28 63617074 		.ascii	"captureInputMode\000"
 5215      75726549 
 5215      6E707574 
 5215      4D6F6465 
 5215      00
 5216              	.LASF402:
 5217 0a39 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 5217      49435F43 
 5217      6C656172 
 5217      50656E64 
 5217      696E6749 
 5218              	.LASF342:
 5219 0a50 63795F73 		.ascii	"cy_stc_scb_i2c_context_t\000"
 5219      74635F73 
 5219      63625F69 
 5219      32635F63 
 5219      6F6E7465 
 5220              	.LASF22:
 5221 0a69 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 5221      5F696E74 
 5221      65727275 
 5221      7074735F 
 5221      6770696F 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 180


 5222              	.LASF121:
 5223 0a86 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 5223      6D5F315F 
 5223      696E7465 
 5223      72727570 
 5223      74735F31 
 5224              	.LASF44:
 5225 0aa1 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 5225      735F696E 
 5225      74657272 
 5225      75707473 
 5225      5F697063 
 5226              	.LASF399:
 5227 0abd 76616C75 		.ascii	"value\000"
 5227      6500
 5228              	.LASF202:
 5229 0ac3 4346475F 		.ascii	"CFG_OUT\000"
 5229      4F555400 
 5230              	.LASF358:
 5231 0acb 72785374 		.ascii	"rxStatus\000"
 5231      61747573 
 5231      00
 5232              	.LASF347:
 5233 0ad4 72784275 		.ascii	"rxBuf\000"
 5233      6600
 5234              	.LASF6:
 5235 0ada 55736167 		.ascii	"UsageFault_IRQn\000"
 5235      65466175 
 5235      6C745F49 
 5235      52516E00 
 5236              	.LASF132:
 5237 0aea 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 5237      6D5F315F 
 5237      696E7465 
 5237      72727570 
 5237      74735F32 
 5238              	.LASF266:
 5239 0b05 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 5239      6843746C 
 5239      4D61696E 
 5239      57733346 
 5239      72657100 
 5240              	.LASF161:
 5241 0b19 4952516E 		.ascii	"IRQn_Type\000"
 5241      5F547970 
 5241      6500
 5242              	.LASF248:
 5243 0b23 73727373 		.ascii	"srssNumPll\000"
 5243      4E756D50 
 5243      6C6C00
 5244              	.LASF329:
 5245 0b2e 6D617374 		.ascii	"masterBufferIdx\000"
 5245      65724275 
 5245      66666572 
 5245      49647800 
 5246              	.LASF144:
 5247 0b3e 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 181


 5247      696E7465 
 5247      72727570 
 5247      74735F31 
 5247      315F4952 
 5248              	.LASF38:
 5249 0b55 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 5249      735F696E 
 5249      74657272 
 5249      75707473 
 5249      5F697063 
 5250              	.LASF460:
 5251 0b71 70757473 		.ascii	"puts\000"
 5251      00
 5252              	.LASF105:
 5253 0b76 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 5253      6D5F305F 
 5253      696E7465 
 5253      72727570 
 5253      74735F34 
 5254              	.LASF259:
 5255 0b90 666C6173 		.ascii	"flashPipeRequired\000"
 5255      68506970 
 5255      65526571 
 5255      75697265 
 5255      6400
 5256              	.LASF340:
 5257 0ba2 63624576 		.ascii	"cbEvents\000"
 5257      656E7473 
 5257      00
 5258              	.LASF435:
 5259 0bab 76546173 		.ascii	"vTaskDelay\000"
 5259      6B44656C 
 5259      617900
 5260              	.LASF315:
 5261 0bb6 5F426F6F 		.ascii	"_Bool\000"
 5261      6C00
 5262              	.LASF242:
 5263 0bbc 63707573 		.ascii	"cpussDwChNr\000"
 5263      73447743 
 5263      684E7200 
 5264              	.LASF321:
 5265 0bc8 75736552 		.ascii	"useRxFifo\000"
 5265      78466966 
 5265      6F00
 5266              	.LASF213:
 5267 0bd2 5644445F 		.ascii	"VDD_INTR\000"
 5267      494E5452 
 5267      00
 5268              	.LASF227:
 5269 0bdb 6770696F 		.ascii	"gpioBase\000"
 5269      42617365 
 5269      00
 5270              	.LASF157:
 5271 0be4 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 5271      5F696E74 
 5271      65727275 
 5271      70745F64 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 182


 5271      6163735F 
 5272              	.LASF110:
 5273 0bfd 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 5273      6D5F315F 
 5273      696E7465 
 5273      72727570 
 5273      74735F31 
 5274              	.LASF137:
 5275 0c17 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 5275      696E7465 
 5275      72727570 
 5275      74735F34 
 5275      5F495251 
 5276              	.LASF62:
 5277 0c2d 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 5277      735F696E 
 5277      74657272 
 5277      75707473 
 5277      5F647730 
 5278              	.LASF442:
 5279 0c49 4755495F 		.ascii	"GUI_DrawLine\000"
 5279      44726177 
 5279      4C696E65 
 5279      00
 5280              	.LASF151:
 5281 0c56 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 5281      6F73735F 
 5281      696E7465 
 5281      72727570 
 5281      745F7064 
 5282              	.LASF71:
 5283 0c71 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 5283      735F696E 
 5283      74657272 
 5283      75707473 
 5283      5F647730 
 5284              	.LASF69:
 5285 0c8e 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 5285      735F696E 
 5285      74657272 
 5285      75707473 
 5285      5F647730 
 5286              	.LASF123:
 5287 0caa 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 5287      6D5F315F 
 5287      696E7465 
 5287      72727570 
 5287      74735F31 
 5288              	.LASF20:
 5289 0cc5 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 5289      5F696E74 
 5289      65727275 
 5289      7074735F 
 5289      6770696F 
 5290              	.LASF298:
 5291 0ce1 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 5291      73537973 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 183


 5291      5469636B 
 5291      43746C4F 
 5291      66667365 
 5292              	.LASF254:
 5293 0cf7 75646250 		.ascii	"udbPresent\000"
 5293      72657365 
 5293      6E7400
 5294              	.LASF218:
 5295 0d02 4750494F 		.ascii	"GPIO_PRT_Type\000"
 5295      5F505254 
 5295      5F547970 
 5295      6500
 5296              	.LASF272:
 5297 0d10 64775374 		.ascii	"dwStatusChIdxPos\000"
 5297      61747573 
 5297      43684964 
 5297      78506F73 
 5297      00
 5298              	.LASF165:
 5299 0d21 5F5F7569 		.ascii	"__uint16_t\000"
 5299      6E743136 
 5299      5F7400
 5300              	.LASF197:
 5301 0d2c 494E5452 		.ascii	"INTR_MASK\000"
 5301      5F4D4153 
 5301      4B00
 5302              	.LASF67:
 5303 0d36 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 5303      735F696E 
 5303      74657272 
 5303      75707473 
 5303      5F647730 
 5304              	.LASF15:
 5305 0d52 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 5305      5F696E74 
 5305      65727275 
 5305      7074735F 
 5305      6770696F 
 5306              	.LASF21:
 5307 0d6e 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 5307      5F696E74 
 5307      65727275 
 5307      7074735F 
 5307      6770696F 
 5308              	.LASF330:
 5309 0d8b 6D617374 		.ascii	"masterNumBytes\000"
 5309      65724E75 
 5309      6D427974 
 5309      657300
 5310              	.LASF405:
 5311 0d9a 5F5F4E56 		.ascii	"__NVIC_DisableIRQ\000"
 5311      49435F44 
 5311      69736162 
 5311      6C654952 
 5311      5100
 5312              	.LASF33:
 5313 0dac 73727373 		.ascii	"srss_interrupt_IRQn\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 184


 5313      5F696E74 
 5313      65727275 
 5313      70745F49 
 5313      52516E00 
 5314              	.LASF243:
 5315 0dc0 63707573 		.ascii	"cpussFlashPaSize\000"
 5315      73466C61 
 5315      73685061 
 5315      53697A65 
 5315      00
 5316              	.LASF376:
 5317 0dd1 63617074 		.ascii	"captureInput\000"
 5317      75726549 
 5317      6E707574 
 5317      00
 5318              	.LASF84:
 5319 0dde 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 5319      735F696E 
 5319      74657272 
 5319      75707473 
 5319      5F647731 
 5320              	.LASF90:
 5321 0dfa 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 5321      735F696E 
 5321      74657272 
 5321      75707473 
 5321      5F647731 
 5322              	.LASF309:
 5323 0e17 63686172 		.ascii	"char\000"
 5323      00
 5324              	.LASF362:
 5325 0e1c 72785269 		.ascii	"rxRingBufTail\000"
 5325      6E674275 
 5325      66546169 
 5325      6C00
 5326              	.LASF42:
 5327 0e2a 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 5327      735F696E 
 5327      74657272 
 5327      75707473 
 5327      5F697063 
 5328              	.LASF158:
 5329 0e46 756E636F 		.ascii	"unconnected_IRQn\000"
 5329      6E6E6563 
 5329      7465645F 
 5329      4952516E 
 5329      00
 5330              	.LASF414:
 5331 0e57 75706461 		.ascii	"updateParameters\000"
 5331      74655061 
 5331      72616D65 
 5331      74657273 
 5331      00
 5332              	.LASF79:
 5333 0e68 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 5333      735F696E 
 5333      74657272 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 185


 5333      75707473 
 5333      5F647731 
 5334              	.LASF255:
 5335 0e84 73797350 		.ascii	"sysPmSimoPresent\000"
 5335      6D53696D 
 5335      6F507265 
 5335      73656E74 
 5335      00
 5336              	.LASF328:
 5337 0e95 6D617374 		.ascii	"masterBufferSize\000"
 5337      65724275 
 5337      66666572 
 5337      53697A65 
 5337      00
 5338              	.LASF384:
 5339 0ea6 636F756E 		.ascii	"countInput\000"
 5339      74496E70 
 5339      757400
 5340              	.LASF156:
 5341 0eb1 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 5341      696E7465 
 5341      72727570 
 5341      745F6C6F 
 5341      5F495251 
 5342              	.LASF367:
 5343 0ec7 636C6F63 		.ascii	"clockPrescaler\000"
 5343      6B507265 
 5343      7363616C 
 5343      657200
 5344              	.LASF46:
 5345 0ed6 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 5345      735F696E 
 5345      74657272 
 5345      75707473 
 5345      5F697063 
 5346              	.LASF96:
 5347 0ef3 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 5347      735F696E 
 5347      74657272 
 5347      7570745F 
 5347      666D5F49 
 5348              	.LASF349:
 5349 0f0b 72784275 		.ascii	"rxBufIdx\000"
 5349      66496478 
 5349      00
 5350              	.LASF393:
 5351 0f14 51756575 		.ascii	"QueueHandle_t\000"
 5351      6548616E 
 5351      646C655F 
 5351      7400
 5352              	.LASF115:
 5353 0f22 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 5353      6D5F315F 
 5353      696E7465 
 5353      72727570 
 5353      74735F36 
 5354              	.LASF142:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 186


 5355 0f3c 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 5355      696E7465 
 5355      72727570 
 5355      74735F39 
 5355      5F495251 
 5356              	.LASF273:
 5357 0f52 64775374 		.ascii	"dwStatusChIdxMsk\000"
 5357      61747573 
 5357      43684964 
 5357      784D736B 
 5357      00
 5358              	.LASF146:
 5359 0f63 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 5359      696E7465 
 5359      72727570 
 5359      74735F31 
 5359      335F4952 
 5360              	.LASF174:
 5361 0f7a 75696E74 		.ascii	"uint8_t\000"
 5361      385F7400 
 5362              	.LASF461:
 5363 0f82 5F5F6275 		.ascii	"__builtin_puts\000"
 5363      696C7469 
 5363      6E5F7075 
 5363      747300
 5364              	.LASF346:
 5365 0f91 73746174 		.ascii	"status\000"
 5365      757300
 5366              	.LASF336:
 5367 0f98 736C6176 		.ascii	"slaveTxBufferCnt\000"
 5367      65547842 
 5367      75666665 
 5367      72436E74 
 5367      00
 5368              	.LASF278:
 5369 0fa9 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 5369      44697643 
 5369      6D644469 
 5369      7653656C 
 5369      4D736B00 
 5370              	.LASF211:
 5371 0fbd 494E5452 		.ascii	"INTR_CAUSE3\000"
 5371      5F434155 
 5371      53453300 
 5372              	.LASF30:
 5373 0fc9 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 5373      5F696E74 
 5373      65727275 
 5373      70745F6D 
 5373      63776474 
 5374              	.LASF286:
 5375 0fe5 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 5375      50727449 
 5375      6E747243 
 5375      66674F66 
 5375      66736574 
 5376              	.LASF284:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 187


 5377 0ffa 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 5377      44697631 
 5377      365F3543 
 5377      746C4F66 
 5377      66736574 
 5378              	.LASF403:
 5379 100f 4952516E 		.ascii	"IRQn\000"
 5379      00
 5380              	.LASF41:
 5381 1014 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 5381      735F696E 
 5381      74657272 
 5381      75707473 
 5381      5F697063 
 5382              	.LASF355:
 5383 1030 63795F63 		.ascii	"cy_cb_scb_uart_handle_events_t\000"
 5383      625F7363 
 5383      625F7561 
 5383      72745F68 
 5383      616E646C 
 5384              	.LASF70:
 5385 104f 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 5385      735F696E 
 5385      74657272 
 5385      75707473 
 5385      5F647730 
 5386              	.LASF421:
 5387 106b 43595F45 		.ascii	"CY_EINK_Timer_config\000"
 5387      494E4B5F 
 5387      54696D65 
 5387      725F636F 
 5387      6E666967 
 5388              	.LASF302:
 5389 1080 63707573 		.ascii	"cpussRam0Ctl0\000"
 5389      7352616D 
 5389      3043746C 
 5389      3000
 5390              	.LASF391:
 5391 108e 43595F45 		.ascii	"CY_EINK_FULL_2STAGE\000"
 5391      494E4B5F 
 5391      46554C4C 
 5391      5F325354 
 5391      41474500 
 5392              	.LASF171:
 5393 10a2 6C6F6E67 		.ascii	"long long int\000"
 5393      206C6F6E 
 5393      6720696E 
 5393      7400
 5394              	.LASF229:
 5395 10b0 69706342 		.ascii	"ipcBase\000"
 5395      61736500 
 5396              	.LASF270:
 5397 10b8 64774368 		.ascii	"dwChCtlPrioPos\000"
 5397      43746C50 
 5397      72696F50 
 5397      6F7300
 5398              	.LASF230:
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 188


 5399 10c7 63727970 		.ascii	"cryptoBase\000"
 5399      746F4261 
 5399      736500
 5400              	.LASF43:
 5401 10d2 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 5401      735F696E 
 5401      74657272 
 5401      75707473 
 5401      5F697063 
 5402              	.LASF432:
 5403 10ee 7072696E 		.ascii	"printf\000"
 5403      746600
 5404              	.LASF36:
 5405 10f5 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 5405      735F696E 
 5405      74657272 
 5405      75707473 
 5405      5F697063 
 5406              	.LASF449:
 5407 1111 4755495F 		.ascii	"GUI_Init\000"
 5407      496E6974 
 5407      00
 5408              	.LASF102:
 5409 111a 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 5409      6D5F305F 
 5409      696E7465 
 5409      72727570 
 5409      74735F31 
 5410              	.LASF57:
 5411 1134 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 5411      355F696E 
 5411      74657272 
 5411      7570745F 
 5411      4952516E 
 5412              	.LASF456:
 5413 1149 433A5C55 		.ascii	"C:\\Users\\Mathieu\\OneDrive\\Documents\\Repos_Proj"
 5413      73657273 
 5413      5C4D6174 
 5413      68696575 
 5413      5C4F6E65 
 5414 1177 6574325C 		.ascii	"et2\\WorkspaceProjet2Eq1\\Projet2Eq1.cydsn\000"
 5414      576F726B 
 5414      73706163 
 5414      6550726F 
 5414      6A657432 
 5415              	.LASF322:
 5416 11a0 75736554 		.ascii	"useTxFifo\000"
 5416      78466966 
 5416      6F00
 5417              	.LASF51:
 5418 11aa 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 5418      735F696E 
 5418      74657272 
 5418      75707473 
 5418      5F697063 
 5419              	.LASF164:
 5420 11c7 5F5F696E 		.ascii	"__int16_t\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 189


 5420      7431365F 
 5420      7400
 5421              	.LASF444:
 5422 11d1 4755495F 		.ascii	"GUI_DrawRect\000"
 5422      44726177 
 5422      52656374 
 5422      00
 5423              	.LASF226:
 5424 11de 6873696F 		.ascii	"hsiomBase\000"
 5424      6D426173 
 5424      6500
 5425              	.LASF326:
 5426 11e8 6D617374 		.ascii	"masterRdDir\000"
 5426      65725264 
 5426      44697200 
 5427              	.LASF5:
 5428 11f4 42757346 		.ascii	"BusFault_IRQn\000"
 5428      61756C74 
 5428      5F495251 
 5428      6E00
 5429              	.LASF276:
 5430 1202 70657269 		.ascii	"periTrGrOffset\000"
 5430      54724772 
 5430      4F666673 
 5430      657400
 5431              	.LASF246:
 5432 1211 63707573 		.ascii	"cpussNotConnectedIrq\000"
 5432      734E6F74 
 5432      436F6E6E 
 5432      65637465 
 5432      64497271 
 5433              	.LASF354:
 5434 1226 63795F73 		.ascii	"cy_stc_scb_spi_context_t\000"
 5434      74635F73 
 5434      63625F73 
 5434      70695F63 
 5434      6F6E7465 
 5435              	.LASF361:
 5436 123f 72785269 		.ascii	"rxRingBufHead\000"
 5436      6E674275 
 5436      66486561 
 5436      6400
 5437              	.LASF134:
 5438 124d 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 5438      696E7465 
 5438      72727570 
 5438      74735F31 
 5438      5F495251 
 5439              	.LASF377:
 5440 1263 72656C6F 		.ascii	"reloadInputMode\000"
 5440      6164496E 
 5440      7075744D 
 5440      6F646500 
 5441              	.LASF9:
 5442 1273 50656E64 		.ascii	"PendSV_IRQn\000"
 5442      53565F49 
 5442      52516E00 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 190


 5443              	.LASF154:
 5444 127f 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 5444      696E7465 
 5444      72727570 
 5444      745F6869 
 5444      5F495251 
 5445              	.LASF53:
 5446 1295 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 5446      315F696E 
 5446      74657272 
 5446      7570745F 
 5446      4952516E 
 5447              	.LASF120:
 5448 12aa 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 5448      6D5F315F 
 5448      696E7465 
 5448      72727570 
 5448      74735F31 
 5449              	.LASF351:
 5450 12c5 74784275 		.ascii	"txBufSize\000"
 5450      6653697A 
 5450      6500
 5451              	.LASF240:
 5452 12cf 63707573 		.ascii	"cpussIpcNr\000"
 5452      73497063 
 5452      4E7200
 5453              	.LASF159:
 5454 12da 73686F72 		.ascii	"short int\000"
 5454      7420696E 
 5454      7400
 5455              	.LASF97:
 5456 12e4 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 5456      735F696E 
 5456      74657272 
 5456      75707473 
 5456      5F636D30 
 5457              	.LASF441:
 5458 1304 53746174 		.ascii	"Status_SW2_Read\000"
 5458      75735F53 
 5458      57325F52 
 5458      65616400 
 5459              	.LASF86:
 5460 1314 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 5460      735F696E 
 5460      74657272 
 5460      75707473 
 5460      5F647731 
 5461              	.LASF252:
 5462 1330 70617373 		.ascii	"passSarChannels\000"
 5462      53617243 
 5462      68616E6E 
 5462      656C7300 
 5463              	.LASF339:
 5464 1340 736C6176 		.ascii	"slaveRxBufferIdx\000"
 5464      65527842 
 5464      75666665 
 5464      72496478 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 191


 5464      00
 5465              	.LASF64:
 5466 1351 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 5466      735F696E 
 5466      74657272 
 5466      75707473 
 5466      5F647730 
 5467              	.LASF304:
 5468 136d 63707573 		.ascii	"cpussRam2Ctl0\000"
 5468      7352616D 
 5468      3243746C 
 5468      3000
 5469              	.LASF386:
 5470 137b 70765F65 		.ascii	"pv_eink_frame_data_t\000"
 5470      696E6B5F 
 5470      6672616D 
 5470      655F6461 
 5470      74615F74 
 5471              	.LASF325:
 5472 1390 6D617374 		.ascii	"masterPause\000"
 5472      65725061 
 5472      75736500 
 5473              	.LASF389:
 5474 139c 43595F45 		.ascii	"CY_EINK_PARTIAL\000"
 5474      494E4B5F 
 5474      50415254 
 5474      49414C00 
 5475              	.LASF185:
 5476 13ac 49435052 		.ascii	"ICPR\000"
 5476      00
 5477              	.LASF73:
 5478 13b1 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 5478      735F696E 
 5478      74657272 
 5478      75707473 
 5478      5F647730 
 5479              	.LASF49:
 5480 13ce 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 5480      735F696E 
 5480      74657272 
 5480      75707473 
 5480      5F697063 
 5481              	.LASF81:
 5482 13eb 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 5482      735F696E 
 5482      74657272 
 5482      75707473 
 5482      5F647731 
 5483              	.LASF87:
 5484 1407 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 5484      735F696E 
 5484      74657272 
 5484      75707473 
 5484      5F647731 
 5485              	.LASF107:
 5486 1424 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 5486      6D5F305F 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 192


 5486      696E7465 
 5486      72727570 
 5486      74735F36 
 5487              	.LASF350:
 5488 143e 74784275 		.ascii	"txBuf\000"
 5488      6600
 5489              	.LASF215:
 5490 1444 5644445F 		.ascii	"VDD_INTR_MASKED\000"
 5490      494E5452 
 5490      5F4D4153 
 5490      4B454400 
 5491              	.LASF261:
 5492 1454 666C6173 		.ascii	"flashProgramDelay\000"
 5492      6850726F 
 5492      6772616D 
 5492      44656C61 
 5492      7900
 5493              	.LASF283:
 5494 1466 70657269 		.ascii	"periDiv16CtlOffset\000"
 5494      44697631 
 5494      3643746C 
 5494      4F666673 
 5494      657400
 5495              	.LASF338:
 5496 1479 736C6176 		.ascii	"slaveRxBufferSize\000"
 5496      65527842 
 5496      75666665 
 5496      7253697A 
 5496      6500
 5497              	.LASF430:
 5498 148b 64617461 		.ascii	"data\000"
 5498      00
 5499              	.LASF117:
 5500 1490 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 5500      6D5F315F 
 5500      696E7465 
 5500      72727570 
 5500      74735F38 
 5501              	.LASF166:
 5502 14aa 73686F72 		.ascii	"short unsigned int\000"
 5502      7420756E 
 5502      7369676E 
 5502      65642069 
 5502      6E7400
 5503              	.LASF359:
 5504 14bd 72785269 		.ascii	"rxRingBuf\000"
 5504      6E674275 
 5504      6600
 5505              	.LASF220:
 5506 14c7 6C6F6E67 		.ascii	"long double\000"
 5506      20646F75 
 5506      626C6500 
 5507              	.LASF76:
 5508 14d3 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 5508      735F696E 
 5508      74657272 
 5508      75707473 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 193


 5508      5F647730 
 5509              	.LASF445:
 5510 14f0 73707269 		.ascii	"sprintf\000"
 5510      6E746600 
 5511              	.LASF176:
 5512 14f8 75696E74 		.ascii	"uint16_t\000"
 5512      31365F74 
 5512      00
 5513              	.LASF225:
 5514 1501 70726F74 		.ascii	"protBase\000"
 5514      42617365 
 5514      00
 5515              	.LASF216:
 5516 150a 5644445F 		.ascii	"VDD_INTR_SET\000"
 5516      494E5452 
 5516      5F534554 
 5516      00
 5517              	.LASF368:
 5518 1517 72756E4D 		.ascii	"runMode\000"
 5518      6F646500 
 5519              	.LASF275:
 5520 151f 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 5520      5472436D 
 5520      64477253 
 5520      656C4D73 
 5520      6B00
 5521              	.LASF100:
 5522 1531 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 5522      735F696E 
 5522      74657272 
 5522      75707473 
 5522      5F636D34 
 5523              	.LASF37:
 5524 1551 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 5524      735F696E 
 5524      74657272 
 5524      75707473 
 5524      5F697063 
 5525              	.LASF112:
 5526 156d 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 5526      6D5F315F 
 5526      696E7465 
 5526      72727570 
 5526      74735F33 
 5527              	.LASF139:
 5528 1587 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 5528      696E7465 
 5528      72727570 
 5528      74735F36 
 5528      5F495251 
 5529              	.LASF190:
 5530 159d 53544952 		.ascii	"STIR\000"
 5530      00
 5531              	.LASF438:
 5532 15a2 4755495F 		.ascii	"GUI_SetColor\000"
 5532      53657443 
 5532      6F6C6F72 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 194


 5532      00
 5533              	.LASF429:
 5534 15af 5245445F 		.ascii	"RED_data\000"
 5534      64617461 
 5534      00
 5535              	.LASF385:
 5536 15b8 63795F73 		.ascii	"cy_stc_tcpwm_counter_config_t\000"
 5536      74635F74 
 5536      6370776D 
 5536      5F636F75 
 5536      6E746572 
 5537              	.LASF233:
 5538 15d6 64775665 		.ascii	"dwVersion\000"
 5538      7273696F 
 5538      6E00
 5539              	.LASF125:
 5540 15e0 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 5540      6D5F315F 
 5540      696E7465 
 5540      72727570 
 5540      74735F31 
 5541              	.LASF274:
 5542 15fb 70657269 		.ascii	"periTrCmdOffset\000"
 5542      5472436D 
 5542      644F6666 
 5542      73657400 
 5543              	.LASF148:
 5544 160b 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 5544      696E7465 
 5544      72727570 
 5544      74735F31 
 5544      355F4952 
 5545              	.LASF191:
 5546 1622 73697A65 		.ascii	"sizetype\000"
 5546      74797065 
 5546      00
 5547              	.LASF450:
 5548 162b 43795F45 		.ascii	"Cy_EINK_Start\000"
 5548      494E4B5F 
 5548      53746172 
 5548      7400
 5549              	.LASF300:
 5550 1639 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 5550      73436D34 
 5550      4E6D6943 
 5550      746C4F66 
 5550      66736574 
 5551              	.LASF180:
 5552 164e 52455345 		.ascii	"RESERVED0\000"
 5552      52564544 
 5552      3000
 5553              	.LASF282:
 5554 1658 70657269 		.ascii	"periDiv8CtlOffset\000"
 5554      44697638 
 5554      43746C4F 
 5554      66667365 
 5554      7400
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 195


 5555              	.LASF184:
 5556 166a 52455345 		.ascii	"RESERVED2\000"
 5556      52564544 
 5556      3200
 5557              	.LASF186:
 5558 1674 52455345 		.ascii	"RESERVED3\000"
 5558      52564544 
 5558      3300
 5559              	.LASF188:
 5560 167e 52455345 		.ascii	"RESERVED4\000"
 5560      52564544 
 5560      3400
 5561              	.LASF189:
 5562 1688 52455345 		.ascii	"RESERVED5\000"
 5562      52564544 
 5562      3500
 5563              	.LASF23:
 5564 1692 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 5564      5F696E74 
 5564      65727275 
 5564      7074735F 
 5564      6770696F 
 5565              	.LASF35:
 5566 16af 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 5566      735F696E 
 5566      74657272 
 5566      7570745F 
 5566      4952516E 
 5567              	.LASF374:
 5568 16c4 696E7465 		.ascii	"interruptSources\000"
 5568      72727570 
 5568      74536F75 
 5568      72636573 
 5568      00
 5569              	.LASF373:
 5570 16d5 656E6162 		.ascii	"enableCompareSwap\000"
 5570      6C65436F 
 5570      6D706172 
 5570      65537761 
 5570      7000
 5571              	.LASF232:
 5572 16e7 63727970 		.ascii	"cryptoVersion\000"
 5572      746F5665 
 5572      7273696F 
 5572      6E00
 5573              	.LASF168:
 5574 16f5 6C6F6E67 		.ascii	"long int\000"
 5574      20696E74 
 5574      00
 5575              	.LASF92:
 5576 16fe 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 5576      735F696E 
 5576      74657272 
 5576      75707473 
 5576      5F647731 
 5577              	.LASF231:
 5578 171b 63707573 		.ascii	"cpussVersion\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 196


 5578      73566572 
 5578      73696F6E 
 5578      00
 5579              	.LASF417:
 5580 1728 49544D5F 		.ascii	"ITM_RxBuffer\000"
 5580      52784275 
 5580      66666572 
 5580      00
 5581              	.LASF383:
 5582 1735 636F756E 		.ascii	"countInputMode\000"
 5582      74496E70 
 5582      75744D6F 
 5582      646500
 5583              	.LASF235:
 5584 1744 6770696F 		.ascii	"gpioVersion\000"
 5584      56657273 
 5584      696F6E00 
 5585              	.LASF2:
 5586 1750 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 5586      61736B61 
 5586      626C6549 
 5586      6E745F49 
 5586      52516E00 
 5587              	.LASF394:
 5588 1764 53656D61 		.ascii	"SemaphoreHandle_t\000"
 5588      70686F72 
 5588      6548616E 
 5588      646C655F 
 5588      7400
 5589              	.LASF451:
 5590 1776 43795F45 		.ascii	"Cy_EINK_Power\000"
 5590      494E4B5F 
 5590      506F7765 
 5590      7200
 5591              	.LASF234:
 5592 1784 666C6173 		.ascii	"flashcVersion\000"
 5592      68635665 
 5592      7273696F 
 5592      6E00
 5593              	.LASF256:
 5594 1792 70726F74 		.ascii	"protBusMasterMask\000"
 5594      4275734D 
 5594      61737465 
 5594      724D6173 
 5594      6B00
 5595              	.LASF457:
 5596 17a4 5461736B 		.ascii	"Task_principal\000"
 5596      5F707269 
 5596      6E636970 
 5596      616C00
 5597              	.LASF369:
 5598 17b3 636F756E 		.ascii	"countDirection\000"
 5598      74446972 
 5598      65637469 
 5598      6F6E00
 5599              	.LASF153:
 5600 17c2 736D6966 		.ascii	"smif_interrupt_IRQn\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 197


 5600      5F696E74 
 5600      65727275 
 5600      70745F49 
 5600      52516E00 
 5601              	.LASF363:
 5602 17d6 74784C65 		.ascii	"txLeftToTransmit\000"
 5602      6674546F 
 5602      5472616E 
 5602      736D6974 
 5602      00
 5603              	.LASF409:
 5604 17e7 55706461 		.ascii	"UpdateDisplay\000"
 5604      74654469 
 5604      73706C61 
 5604      7900
 5605              	.LASF200:
 5606 17f5 494E5452 		.ascii	"INTR_CFG\000"
 5606      5F434647 
 5606      00
 5607              	.LASF48:
 5608 17fe 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 5608      735F696E 
 5608      74657272 
 5608      75707473 
 5608      5F697063 
 5609              	.LASF25:
 5610 181b 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 5610      5F696E74 
 5610      65727275 
 5610      7074735F 
 5610      6770696F 
 5611              	.LASF56:
 5612 1838 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 5612      345F696E 
 5612      74657272 
 5612      7570745F 
 5612      4952516E 
 5613              	.LASF205:
 5614 184d 4346475F 		.ascii	"CFG_IN_GPIO5V\000"
 5614      494E5F47 
 5614      50494F35 
 5614      5600
 5615              	.LASF16:
 5616 185b 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 5616      5F696E74 
 5616      65727275 
 5616      7074735F 
 5616      6770696F 
 5617              	.LASF89:
 5618 1877 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 5618      735F696E 
 5618      74657272 
 5618      75707473 
 5618      5F647731 
 5619              	.LASF19:
 5620 1894 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 5620      5F696E74 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 198


 5620      65727275 
 5620      7074735F 
 5620      6770696F 
 5621              	.LASF195:
 5622 18b0 4F55545F 		.ascii	"OUT_INV\000"
 5622      494E5600 
 5623              	.LASF295:
 5624 18b8 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 5624      73436D34 
 5624      50777243 
 5624      746C4F66 
 5624      66736574 
 5625              	.LASF162:
 5626 18cd 5F5F7569 		.ascii	"__uint8_t\000"
 5626      6E74385F 
 5626      7400
 5627              	.LASF406:
 5628 18d7 75706461 		.ascii	"updateMethod\000"
 5628      74654D65 
 5628      74686F64 
 5628      00
 5629              	.LASF54:
 5630 18e4 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 5630      325F696E 
 5630      74657272 
 5630      7570745F 
 5630      4952516E 
 5631              	.LASF192:
 5632 18f9 4E564943 		.ascii	"NVIC_Type\000"
 5632      5F547970 
 5632      6500
 5633              	.LASF14:
 5634 1903 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 5634      5F696E74 
 5634      65727275 
 5634      7074735F 
 5634      6770696F 
 5635              	.LASF75:
 5636 191f 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 5636      735F696E 
 5636      74657272 
 5636      75707473 
 5636      5F647730 
 5637              	.LASF428:
 5638 193c 49525F64 		.ascii	"IR_data\000"
 5638      61746100 
 5639              	.LASF419:
 5640 1944 53797349 		.ascii	"SysInt_AnyMotionINT_cfg\000"
 5640      6E745F41 
 5640      6E794D6F 
 5640      74696F6E 
 5640      494E545F 
 5641              	.LASF299:
 5642 195c 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 5642      73436D30 
 5642      4E6D6943 
 5642      746C4F66 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 199


 5642      66736574 
 5643              	.LASF239:
 5644 1971 70726F74 		.ascii	"protVersion\000"
 5644      56657273 
 5644      696F6E00 
 5645              	.LASF292:
 5646 197d 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 5646      73436D34 
 5646      436C6F63 
 5646      6B43746C 
 5646      4F666673 
 5647              	.LASF131:
 5648 1994 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 5648      6D5F315F 
 5648      696E7465 
 5648      72727570 
 5648      74735F32 
 5649              	.LASF198:
 5650 19af 494E5452 		.ascii	"INTR_MASKED\000"
 5650      5F4D4153 
 5650      4B454400 
 5651              	.LASF390:
 5652 19bb 43595F45 		.ascii	"CY_EINK_FULL_4STAGE\000"
 5652      494E4B5F 
 5652      46554C4C 
 5652      5F345354 
 5652      41474500 
 5653              	.LASF61:
 5654 19cf 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 5654      735F696E 
 5654      74657272 
 5654      75707473 
 5654      5F647730 
 5655              	.LASF297:
 5656 19eb 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 5656      73547269 
 5656      6D526F6D 
 5656      43746C4F 
 5656      66667365 
 5657              	.LASF313:
 5658 1a01 696E7472 		.ascii	"intrPriority\000"
 5658      5072696F 
 5658      72697479 
 5658      00
 5659              	.LASF145:
 5660 1a0e 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 5660      696E7465 
 5660      72727570 
 5660      74735F31 
 5660      325F4952 
 5661              	.LASF10:
 5662 1a25 53797354 		.ascii	"SysTick_IRQn\000"
 5662      69636B5F 
 5662      4952516E 
 5662      00
 5663              	.LASF236:
 5664 1a32 6873696F 		.ascii	"hsiomVersion\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 200


 5664      6D566572 
 5664      73696F6E 
 5664      00
 5665              	.LASF78:
 5666 1a3f 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 5666      735F696E 
 5666      74657272 
 5666      75707473 
 5666      5F647731 
 5667              	.LASF170:
 5668 1a5b 6C6F6E67 		.ascii	"long unsigned int\000"
 5668      20756E73 
 5668      69676E65 
 5668      6420696E 
 5668      7400
 5669              	.LASF104:
 5670 1a6d 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 5670      6D5F305F 
 5670      696E7465 
 5670      72727570 
 5670      74735F33 
 5671              	.LASF207:
 5672 1a87 4750494F 		.ascii	"GPIO_PRT_V1_Type\000"
 5672      5F505254 
 5672      5F56315F 
 5672      54797065 
 5672      00
 5673              	.LASF301:
 5674 1a98 63707573 		.ascii	"cpussRomCtl\000"
 5674      73526F6D 
 5674      43746C00 
 5675              	.LASF0:
 5676 1aa4 666C6F61 		.ascii	"float\000"
 5676      7400
 5677              	.LASF58:
 5678 1aaa 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 5678      365F696E 
 5678      74657272 
 5678      7570745F 
 5678      4952516E 
 5679              	.LASF177:
 5680 1abf 696E7433 		.ascii	"int32_t\000"
 5680      325F7400 
 5681              	.LASF264:
 5682 1ac7 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 5682      6843746C 
 5682      4D61696E 
 5682      57733146 
 5682      72657100 
 5683              	.LASF114:
 5684 1adb 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 5684      6D5F315F 
 5684      696E7465 
 5684      72727570 
 5684      74735F35 
 5685              	.LASF453:
 5686 1af5 76546173 		.ascii	"vTaskStartScheduler\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 201


 5686      6B537461 
 5686      72745363 
 5686      68656475 
 5686      6C657200 
 5687              	.LASF294:
 5688 1b09 63707573 		.ascii	"cpussCm0StatusOffset\000"
 5688      73436D30 
 5688      53746174 
 5688      75734F66 
 5688      66736574 
 5689              	.LASF127:
 5690 1b1e 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 5690      6D5F315F 
 5690      696E7465 
 5690      72727570 
 5690      74735F31 
 5691              	.LASF8:
 5692 1b39 44656275 		.ascii	"DebugMonitor_IRQn\000"
 5692      674D6F6E 
 5692      69746F72 
 5692      5F495251 
 5692      6E00
 5693              	.LASF18:
 5694 1b4b 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 5694      5F696E74 
 5694      65727275 
 5694      7074735F 
 5694      6770696F 
 5695              	.LASF128:
 5696 1b67 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 5696      6D5F315F 
 5696      696E7465 
 5696      72727570 
 5696      74735F31 
 5697              	.LASF109:
 5698 1b82 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 5698      6D5F315F 
 5698      696E7465 
 5698      72727570 
 5698      74735F30 
 5699              	.LASF136:
 5700 1b9c 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 5700      696E7465 
 5700      72727570 
 5700      74735F33 
 5700      5F495251 
 5701              	.LASF163:
 5702 1bb2 756E7369 		.ascii	"unsigned char\000"
 5702      676E6564 
 5702      20636861 
 5702      7200
 5703              	.LASF169:
 5704 1bc0 5F5F7569 		.ascii	"__uint32_t\000"
 5704      6E743332 
 5704      5F7400
 5705              	.LASF413:
 5706 1bcb 76656374 		.ascii	"vector150elements\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 202


 5706      6F723135 
 5706      30656C65 
 5706      6D656E74 
 5706      7300
 5707              	.LASF219:
 5708 1bdd 4750494F 		.ascii	"GPIO_Type\000"
 5708      5F547970 
 5708      6500
 5709              	.LASF306:
 5710 1be7 6970634C 		.ascii	"ipcLockStatusOffset\000"
 5710      6F636B53 
 5710      74617475 
 5710      734F6666 
 5710      73657400 
 5711              	.LASF122:
 5712 1bfb 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 5712      6D5F315F 
 5712      696E7465 
 5712      72727570 
 5712      74735F31 
 5713              	.LASF7:
 5714 1c16 53564361 		.ascii	"SVCall_IRQn\000"
 5714      6C6C5F49 
 5714      52516E00 
 5715              	.LASF332:
 5716 1c22 736C6176 		.ascii	"slaveRdBufEmpty\000"
 5716      65526442 
 5716      7566456D 
 5716      70747900 
 5717              	.LASF12:
 5718 1c32 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 5718      5F696E74 
 5718      65727275 
 5718      7074735F 
 5718      6770696F 
 5719              	.LASF425:
 5720 1c4e 7853656D 		.ascii	"xSemaphoreI2C_MAX\000"
 5720      6170686F 
 5720      72654932 
 5720      435F4D41 
 5720      5800
 5721              	.LASF93:
 5722 1c60 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 5722      735F696E 
 5722      74657272 
 5722      75707473 
 5722      5F666175 
 5723              	.LASF318:
 5724 1c7e 63795F65 		.ascii	"cy_en_scb_i2c_command_t\000"
 5724      6E5F7363 
 5724      625F6932 
 5724      635F636F 
 5724      6D6D616E 
 5725              	.LASF262:
 5726 1c96 666C6173 		.ascii	"flashEraseDelay\000"
 5726      68457261 
 5726      73654465 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 203


 5726      6C617900 
 5727              	.LASF66:
 5728 1ca6 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 5728      735F696E 
 5728      74657272 
 5728      75707473 
 5728      5F647730 
 5729              	.LASF263:
 5730 1cc2 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 5730      6843746C 
 5730      4D61696E 
 5730      57733046 
 5730      72657100 
 5731              	.LASF181:
 5732 1cd6 49434552 		.ascii	"ICER\000"
 5732      00
 5733              	.LASF323:
 5734 1cdb 73746174 		.ascii	"state\000"
 5734      6500
 5735              	.LASF133:
 5736 1ce1 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 5736      696E7465 
 5736      72727570 
 5736      74735F30 
 5736      5F495251 
 5737              	.LASF452:
 5738 1cf7 78546173 		.ascii	"xTaskCreate\000"
 5738      6B437265 
 5738      61746500 
 5739              	.LASF187:
 5740 1d03 49414252 		.ascii	"IABR\000"
 5740      00
 5741              	.LASF446:
 5742 1d08 4755495F 		.ascii	"GUI_DispStringHCenterAt\000"
 5742      44697370 
 5742      53747269 
 5742      6E674843 
 5742      656E7465 
 5743              	.LASF27:
 5744 1d20 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 5744      5F696E74 
 5744      65727275 
 5744      70745F76 
 5744      64645F49 
 5745              	.LASF50:
 5746 1d38 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 5746      735F696E 
 5746      74657272 
 5746      75707473 
 5746      5F697063 
 5747              	.LASF1:
 5748 1d55 52657365 		.ascii	"Reset_IRQn\000"
 5748      745F4952 
 5748      516E00
 5749              	.LASF308:
 5750 1d60 63686172 		.ascii	"char_t\000"
 5750      5F7400
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 204


 5751              	.LASF258:
 5752 1d67 666C6173 		.ascii	"flashRwwRequired\000"
 5752      68527777 
 5752      52657175 
 5752      69726564 
 5752      00
 5753              	.LASF287:
 5754 1d78 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 5754      50727443 
 5754      66674F66 
 5754      66736574 
 5754      00
 5755              	.LASF129:
 5756 1d89 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 5756      6D5F315F 
 5756      696E7465 
 5756      72727570 
 5756      74735F32 
 5757              	.LASF398:
 5758 1da4 70696E4E 		.ascii	"pinNum\000"
 5758      756D00
 5759              	.LASF82:
 5760 1dab 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 5760      735F696E 
 5760      74657272 
 5760      75707473 
 5760      5F647731 
 5761              	.LASF422:
 5762 1dc7 55415254 		.ascii	"UART_context\000"
 5762      5F636F6E 
 5762      74657874 
 5762      00
 5763              	.LASF214:
 5764 1dd4 5644445F 		.ascii	"VDD_INTR_MASK\000"
 5764      494E5452 
 5764      5F4D4153 
 5764      4B00
 5765              	.LASF3:
 5766 1de2 48617264 		.ascii	"HardFault_IRQn\000"
 5766      4661756C 
 5766      745F4952 
 5766      516E00
 5767              	.LASF160:
 5768 1df1 7369676E 		.ascii	"signed char\000"
 5768      65642063 
 5768      68617200 
 5769              	.LASF366:
 5770 1dfd 70657269 		.ascii	"period\000"
 5770      6F6400
 5771              	.LASF149:
 5772 1e04 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 5772      5F696E74 
 5772      65727275 
 5772      70745F73 
 5772      61725F49 
 5773              	.LASF268:
 5774 1e1c 64774368 		.ascii	"dwChOffset\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 205


 5774      4F666673 
 5774      657400
 5775              	.LASF241:
 5776 1e27 63707573 		.ascii	"cpussIpcIrqNr\000"
 5776      73497063 
 5776      4972714E 
 5776      7200
 5777              	.LASF365:
 5778 1e35 63795F73 		.ascii	"cy_stc_tcpwm_counter_config\000"
 5778      74635F74 
 5778      6370776D 
 5778      5F636F75 
 5778      6E746572 
 5779              	.LASF271:
 5780 1e51 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 5780      43746C50 
 5780      7265656D 
 5780      70746162 
 5780      6C65506F 
 5781              	.LASF459:
 5782 1e67 6D656D63 		.ascii	"memcpy\000"
 5782      707900
 5783              	.LASF458:
 5784 1e6e 6D61696E 		.ascii	"main\000"
 5784      00
 5785              	.LASF119:
 5786 1e73 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 5786      6D5F315F 
 5786      696E7465 
 5786      72727570 
 5786      74735F31 
 5787              	.LASF307:
 5788 1e8e 63795F73 		.ascii	"cy_stc_device_t\000"
 5788      74635F64 
 5788      65766963 
 5788      655F7400 
 5789              	.LASF388:
 5790 1e9e 63795F65 		.ascii	"cy_eink_frame_t\000"
 5790      696E6B5F 
 5790      6672616D 
 5790      655F7400 
 5791              	.LASF45:
 5792 1eae 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 5792      735F696E 
 5792      74657272 
 5792      75707473 
 5792      5F697063 
 5793              	.LASF400:
 5794 1eca 5F5F656E 		.ascii	"__enable_irq\000"
 5794      61626C65 
 5794      5F697271 
 5794      00
 5795              	.LASF183:
 5796 1ed7 49535052 		.ascii	"ISPR\000"
 5796      00
 5797              	.LASF60:
 5798 1edc 6373645F 		.ascii	"csd_interrupt_IRQn\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 206


 5798      696E7465 
 5798      72727570 
 5798      745F4952 
 5798      516E00
 5799              	.LASF353:
 5800 1eef 696E6974 		.ascii	"initKey\000"
 5800      4B657900 
 5801              	.LASF94:
 5802 1ef7 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 5802      735F696E 
 5802      74657272 
 5802      75707473 
 5802      5F666175 
 5803              	.LASF387:
 5804 1f15 75696E74 		.ascii	"uint\000"
 5804      00
 5805              	.LASF311:
 5806 1f1a 75696E74 		.ascii	"uint8\000"
 5806      3800
 5807              	.LASF310:
 5808 1f20 646F7562 		.ascii	"double\000"
 5808      6C6500
 5809              	.LASF228:
 5810 1f27 70617373 		.ascii	"passBase\000"
 5810      42617365 
 5810      00
 5811              	.LASF265:
 5812 1f30 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 5812      6843746C 
 5812      4D61696E 
 5812      57733246 
 5812      72657100 
 5813              	.LASF11:
 5814 1f44 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 5814      5F696E74 
 5814      65727275 
 5814      7074735F 
 5814      6770696F 
 5815              	.LASF206:
 5816 1f60 52455345 		.ascii	"RESERVED1\000"
 5816      52564544 
 5816      3100
 5817              	.LASF72:
 5818 1f6a 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 5818      735F696E 
 5818      74657272 
 5818      75707473 
 5818      5F647730 
 5819              	.LASF415:
 5820 1f87 70617261 		.ascii	"param1\000"
 5820      6D3100
 5821              	.LASF416:
 5822 1f8e 70617261 		.ascii	"param2\000"
 5822      6D3200
 5823              	.LASF203:
 5824 1f95 4346475F 		.ascii	"CFG_SIO\000"
 5824      53494F00 
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 207


 5825              	.LASF267:
 5826 1f9d 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 5826      6843746C 
 5826      4D61696E 
 5826      57733446 
 5826      72657100 
 5827              	.LASF80:
 5828 1fb1 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 5828      735F696E 
 5828      74657272 
 5828      75707473 
 5828      5F647731 
 5829              	.LASF106:
 5830 1fcd 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 5830      6D5F305F 
 5830      696E7465 
 5830      72727570 
 5830      74735F35 
 5831              	.LASF410:
 5832 1fe7 436C6561 		.ascii	"ClearScreen\000"
 5832      72536372 
 5832      65656E00 
 5833              	.LASF423:
 5834 1ff3 4D41585F 		.ascii	"MAX_I2C_context\000"
 5834      4932435F 
 5834      636F6E74 
 5834      65787400 
 5835              	.LASF95:
 5836 2003 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 5836      735F696E 
 5836      74657272 
 5836      7570745F 
 5836      63727970 
 5837              	.LASF98:
 5838 201f 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 5838      735F696E 
 5838      74657272 
 5838      75707473 
 5838      5F636D30 
 5839              	.LASF101:
 5840 203f 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 5840      6D5F305F 
 5840      696E7465 
 5840      72727570 
 5840      74735F30 
 5841              	.LASF83:
 5842 2059 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 5842      735F696E 
 5842      74657272 
 5842      75707473 
 5842      5F647731 
 5843              	.LASF237:
 5844 2075 69706356 		.ascii	"ipcVersion\000"
 5844      65727369 
 5844      6F6E00
 5845              	.LASF39:
 5846 2080 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
ARM GAS  C:\Users\Mathieu\AppData\Local\Temp\ccO5zs3j.s 			page 208


 5846      735F696E 
 5846      74657272 
 5846      75707473 
 5846      5F697063 
 5847              	.LASF436:
 5848 209c 4C43445F 		.ascii	"LCD_GetDisplayBuffer\000"
 5848      47657444 
 5848      6973706C 
 5848      61794275 
 5848      66666572 
 5849              	.LASF59:
 5850 20b1 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 5850      375F696E 
 5850      74657272 
 5850      7570745F 
 5850      4952516E 
 5851              	.LASF312:
 5852 20c6 696E7472 		.ascii	"intrSrc\000"
 5852      53726300 
 5853              	.LASF331:
 5854 20ce 736C6176 		.ascii	"slaveStatus\000"
 5854      65537461 
 5854      74757300 
 5855              	.LASF99:
 5856 20da 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 5856      735F696E 
 5856      74657272 
 5856      75707473 
 5856      5F636D34 
 5857              	.LASF440:
 5858 20fa 4755495F 		.ascii	"GUI_Clear\000"
 5858      436C6561 
 5858      7200
 5859              	.LASF111:
 5860 2104 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 5860      6D5F315F 
 5860      696E7465 
 5860      72727570 
 5860      74735F32 
 5861              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
