#include "rmr_unified_kernel.h"

#include "bitomega.h"
#include "bitraf.h"
#include "rmr_corelib.h"
#include "rmr_hw_detect.h"
#include "rmr_zipraf_core.h"
#if defined(RMR_ENABLE_POLICY_MODULE) && RMR_ENABLE_POLICY_MODULE
#include "rmr_policy_kernel.h"
#endif

#include "zero_compat.h"

typedef enum {
  RMR_LEGACY_STATE_NEW = 0,
  RMR_LEGACY_STATE_READY = 1,
  RMR_LEGACY_STATE_SHUTDOWN = 2
} rmr_legacy_state_t;

struct rmr_legacy_kernel {
  rmr_legacy_state_t lifecycle;
  uint32_t seed;
  uint32_t rolling_crc32c;
  uint64_t rolling_bitraf_hash;
  uint32_t stage_counter;
  uint64_t last_route_signature;
  rmr_legacy_capabilities_t capabilities;
};

#define RMR_LEGACY_KERNEL_POOL_CAPACITY 8u

static rmr_legacy_kernel_t g_rmr_legacy_kernel_pool[RMR_LEGACY_KERNEL_POOL_CAPACITY];
static uint8_t g_rmr_legacy_kernel_pool_in_use[RMR_LEGACY_KERNEL_POOL_CAPACITY];

static int rmr_legacy_is_ready(const rmr_legacy_kernel_t *kernel) {
  return kernel && kernel->lifecycle == RMR_LEGACY_STATE_READY;
}

static int rmr_legacy_pool_acquire_slot(uint32_t *out_index) {
  uint32_t i;
  if (!out_index) return 0;
  for (i = 0u; i < RMR_LEGACY_KERNEL_POOL_CAPACITY; ++i) {
    if (!g_rmr_legacy_kernel_pool_in_use[i]) {
      g_rmr_legacy_kernel_pool_in_use[i] = 1u;
      *out_index = i;
      return 1;
    }
  }
  return 0;
}

static int rmr_legacy_pool_index_from_ptr(const rmr_legacy_kernel_t *kernel, uint32_t *out_index) {
  uint32_t i;
  if (!kernel || !out_index) return 0;
  for (i = 0u; i < RMR_LEGACY_KERNEL_POOL_CAPACITY; ++i) {
    if (&g_rmr_legacy_kernel_pool[i] == kernel) {
      *out_index = i;
      return 1;
    }
  }
  return 0;
}

static void rmr_legacy_pool_release_slot(uint32_t index) {
  if (index >= RMR_LEGACY_KERNEL_POOL_CAPACITY) return;
  rmr_mem_set(&g_rmr_legacy_kernel_pool[index], 0u, sizeof(g_rmr_legacy_kernel_pool[index]));
  g_rmr_legacy_kernel_pool_in_use[index] = 0u;
}


static uint64_t rmr_rotl64(uint64_t x, uint32_t n) {
  uint32_t s = n & 63u;
  if (s == 0u) return x;
  return (x << s) | (x >> ((64u - s) & 63u));
}

static uint32_t rmr_toroidal_fold_u32(uint64_t x) {
  x ^= x >> 33u;
  x *= 0xFF51AFD7ED558CCDu;
  x ^= x >> 33u;
  x *= 0xC4CEB9FE1A85EC53u;
  x ^= x >> 33u;
  return (uint32_t)(x & 0xFFFFFFFFu);
}

static uint32_t rmr_gcd_u32(uint32_t a, uint32_t b) {
  while (b != 0u) {
    uint32_t t = a % b;
    a = b;
    b = t;
  }
  return a;
}

static int rmr_lcm_u32_checked(uint32_t a, uint32_t b, uint32_t *out_lcm) {
  uint32_t gcd;
  uint64_t scaled;
  if (!out_lcm) return RMR_KERNEL_ERR_ARG;
  if (a == 0u || b == 0u) {
    *out_lcm = 0u;
    return RMR_KERNEL_ERR_ARG;
  }
  gcd = rmr_gcd_u32(a, b);
  if (gcd == 0u) {
    *out_lcm = 0u;
    return RMR_KERNEL_ERR_ARG;
  }
  scaled = ((uint64_t)(a / gcd)) * (uint64_t)b;
  if (scaled > 0xFFFFFFFFu) {
    *out_lcm = 0u;
    return RMR_KERNEL_ERR_STATE;
  }
  *out_lcm = (uint32_t)scaled;
  return RMR_UK_OK;
}

RmR_ToroidalAddr7D RmR_Toroidal_Map(uint32_t seed,
                                    uint64_t payload_hash,
                                    uint32_t entropy,
                                    uint32_t stage_counter,
                                    uint32_t cpu_pressure,
                                    uint32_t storage_pressure,
                                    uint32_t io_pressure,
                                    int64_t matrix_determinant) {
  RmR_ToroidalAddr7D out;
  uint64_t base = ((uint64_t)seed << 32u) ^ payload_hash ^ ((uint64_t)entropy << 1u) ^ ((uint64_t)stage_counter << 17u);
  uint64_t mix0 = base ^ ((uint64_t)cpu_pressure << 9u) ^ ((uint64_t)storage_pressure << 21u) ^ ((uint64_t)io_pressure << 37u);
  uint64_t mix1 = ((uint64_t)matrix_determinant) ^ rmr_rotl64(base, 11u) ^ 0x9E3779B97F4A7C15u;

  out.u = rmr_toroidal_fold_u32(mix0 ^ rmr_rotl64(mix1, 7u));
  out.v = rmr_toroidal_fold_u32(mix1 ^ rmr_rotl64(mix0, 13u));
  out.psi = rmr_toroidal_fold_u32((mix0 + mix1) ^ rmr_rotl64(base, 19u));
  out.chi = rmr_toroidal_fold_u32((mix0 * 0xD6E8FEB86659FD93u) ^ rmr_rotl64(mix1, 23u));
  out.rho = rmr_toroidal_fold_u32((mix1 * 0xA24BAED4963EE407u) ^ rmr_rotl64(mix0, 29u));
  out.delta = rmr_toroidal_fold_u32((mix0 ^ (mix1 >> 1u)) * 0x9FB21C651E98DF25u);
  out.sigma = rmr_toroidal_fold_u32((mix1 ^ (mix0 >> 3u)) * 0xC2B2AE3D27D4EB4Fu);
  return out;
}

int RmR_Toroidal_MapThetaLcm(uint32_t n_ring_a,
                             uint32_t n_ring_b,
                             uint64_t input_scalar,
                             RmR_ToroidalAddr7D *out,
                             uint32_t *out_period,
                             uint32_t *out_theta_index) {
  uint32_t period;
  uint32_t theta_index;
  uint64_t mix0;
  uint64_t mix1;
  int rc;
  if (!out) return RMR_KERNEL_ERR_ARG;

  rc = rmr_lcm_u32_checked(n_ring_a, n_ring_b, &period);
  if (rc != RMR_UK_OK || period == 0u) {
    out->u = 0u;
    out->v = 0u;
    out->psi = 0u;
    out->chi = 0u;
    out->rho = 0u;
    out->delta = 0u;
    out->sigma = 0u;
    if (out_period) *out_period = 0u;
    if (out_theta_index) *out_theta_index = 0u;
    return rc;
  }

  theta_index = (uint32_t)(input_scalar % (uint64_t)period);
  mix0 = input_scalar ^ ((uint64_t)period << 17u) ^ ((uint64_t)n_ring_a << 33u) ^ ((uint64_t)n_ring_b << 49u);
  mix1 = ((uint64_t)theta_index << 32u) ^ (uint64_t)period ^ rmr_rotl64(input_scalar, (theta_index & 31u));

  out->u = theta_index;
  out->v = (uint32_t)(((uint64_t)theta_index * (uint64_t)n_ring_a + (uint64_t)n_ring_b) % (uint64_t)period);
  out->psi = rmr_toroidal_fold_u32(mix0 ^ rmr_rotl64(mix1, 7u));
  out->chi = rmr_toroidal_fold_u32(mix1 ^ rmr_rotl64(mix0, 13u));
  out->rho = rmr_toroidal_fold_u32((mix0 + mix1) ^ rmr_rotl64((uint64_t)period, 19u));
  out->delta = rmr_toroidal_fold_u32((mix0 ^ ((uint64_t)theta_index << 1u)) * 0x9FB21C651E98DF25u);
  out->sigma = rmr_toroidal_fold_u32((mix1 ^ ((uint64_t)period << 3u)) * 0xC2B2AE3D27D4EB4Fu);

  if (out_period) *out_period = period;
  if (out_theta_index) *out_theta_index = theta_index;
  return RMR_UK_OK;
}

static int rmr_toroidal_map_from_mode(uint32_t seed,
                                      uint64_t payload_hash,
                                      uint32_t entropy,
                                      uint32_t stage_counter,
                                      uint32_t cpu_pressure,
                                      uint32_t storage_pressure,
                                      uint32_t io_pressure,
                                      int64_t matrix_determinant,
                                      const RmR_UnifiedToroidalMode *mode,
                                      RmR_ToroidalAddr7D *out) {
  if (!out) return RMR_KERNEL_ERR_ARG;
  if (mode && mode->mode == RMR_TOROIDAL_ADDR_MODE_THETA_LCM) {
    return RmR_Toroidal_MapThetaLcm(mode->n_ring_a, mode->n_ring_b, mode->input_scalar, out, NULL, NULL);
  }
  *out = RmR_Toroidal_Map(seed,
                          payload_hash,
                          entropy,
                          stage_counter,
                          cpu_pressure,
                          storage_pressure,
                          io_pressure,
                          matrix_determinant);
  return RMR_UK_OK;
}

static uint64_t rmr_toroidal_route_tag(const RmR_ToroidalAddr7D *t) {
  uint64_t tag = 0xD1B54A32D192ED03u;
  tag ^= (uint64_t)t->u * 0x9E3779B185EBCA87u;
  tag = rmr_rotl64(tag, 11u);
  tag ^= (uint64_t)t->v * 0xC2B2AE3D27D4EB4Fu;
  tag = rmr_rotl64(tag, 17u);
  tag ^= (uint64_t)t->psi * 0x165667B19E3779F9u;
  tag = rmr_rotl64(tag, 23u);
  tag ^= (uint64_t)t->chi * 0x85EBCA77C2B2AE63u;
  tag = rmr_rotl64(tag, 31u);
  tag ^= (uint64_t)t->rho * 0x27D4EB2F165667C5u;
  tag = rmr_rotl64(tag, 37u);
  tag ^= (uint64_t)t->delta * 0x94D049BB133111EBu;
  tag = rmr_rotl64(tag, 43u);
  tag ^= (uint64_t)t->sigma * 0x2545F4914F6CDD1Du;
  tag *= 0x9E3779B97F4A7C15u;
  tag ^= tag >> 33u;
  tag *= 0xC2B2AE3D27D4EB4Fu;
  tag ^= tag >> 29u;
  return tag;
}

static void rmr_legacy_capabilities_from_hw(const RmR_HW_Info *hw,
                                             rmr_legacy_capabilities_t *caps) {
  caps->arch = hw->arch;
  caps->arch_hex = hw->arch_hex;
  caps->word_bits = hw->word_bits;
  caps->ptr_bits = hw->ptr_bits;
  caps->is_little_endian = hw->is_little_endian;
  caps->has_cycle_counter = hw->has_cycle_counter;
  caps->has_asm_probe = hw->has_asm_probe;
  caps->reg_signature_0 = hw->reg_signature_0;
  caps->reg_signature_1 = hw->reg_signature_1;
  caps->reg_signature_2 = hw->reg_signature_2;
  caps->feature_bits_0 = hw->feature_bits_0;
  caps->feature_bits_1 = hw->feature_bits_1;
  caps->cacheline_bytes = hw->cacheline_bytes;
  caps->cache_hint_l1 = hw->cache_hint_l1;
  caps->cache_hint_l2 = hw->cache_hint_l2;
  caps->cache_hint_l3 = hw->cache_hint_l3;
  caps->cache_hint_l4 = hw->cache_hint_l4;
  caps->page_bytes = hw->page_bytes;
  caps->mem_bus_bits = hw->mem_bus_bits;
  caps->gpio_word_bits = hw->gpio_word_bits;
  caps->gpio_pin_stride = hw->gpio_pin_stride;
  caps->align_bytes = hw->align_bytes;
}

rmr_status_t rmr_legacy_kernel_autodetect(rmr_legacy_capabilities_t *out_capabilities) {
  if (!out_capabilities) return RMR_STATUS_ERR_ARG;
  RmR_HW_Info hw;
  rmr_mem_set(&hw, 0u, sizeof(hw));
  RmR_HW_Detect(&hw);
  rmr_legacy_capabilities_from_hw(&hw, out_capabilities);
  return RMR_STATUS_OK;
}

rmr_status_t rmr_legacy_kernel_init(rmr_legacy_kernel_t **out_kernel,
                                    const rmr_legacy_kernel_init_desc_t *desc) {
  rmr_legacy_kernel_t *kernel;
  uint32_t slot_index;
  if (!out_kernel || !desc) return RMR_STATUS_ERR_ARG;
  if (*out_kernel) {
    if ((*out_kernel)->lifecycle == RMR_LEGACY_STATE_READY) return RMR_STATUS_ERR_ALREADY_INITIALIZED;
    if ((*out_kernel)->lifecycle == RMR_LEGACY_STATE_SHUTDOWN) return RMR_STATUS_ERR_ALREADY_SHUTDOWN;
    return RMR_STATUS_ERR_STATE;
  }

  if (!rmr_legacy_pool_acquire_slot(&slot_index)) return RMR_STATUS_ERR_NOMEM;
  kernel = &g_rmr_legacy_kernel_pool[slot_index];

  rmr_mem_set(kernel, 0u, sizeof(*kernel));
  kernel->lifecycle = RMR_LEGACY_STATE_NEW;
  kernel->seed = desc->seed;
  kernel->rolling_crc32c = desc->seed;
  kernel->rolling_bitraf_hash = (uint64_t)desc->seed;

  if (rmr_legacy_kernel_autodetect(&kernel->capabilities) != RMR_STATUS_OK) {
    rmr_legacy_pool_release_slot(slot_index);
    return RMR_STATUS_ERR_STATE;
  }

  kernel->lifecycle = RMR_LEGACY_STATE_READY;
  *out_kernel = kernel;
  return RMR_STATUS_OK;
}

rmr_status_t rmr_legacy_kernel_shutdown(rmr_legacy_kernel_t **kernel) {
  rmr_legacy_kernel_t *ctx;
  uint32_t slot_index;
  if (!kernel) return RMR_STATUS_ERR_ARG;
  if (!*kernel) return RMR_STATUS_ERR_ALREADY_SHUTDOWN;

  ctx = *kernel;
  if (!rmr_legacy_pool_index_from_ptr(ctx, &slot_index)) return RMR_STATUS_ERR_ARG;
  if (ctx->lifecycle == RMR_LEGACY_STATE_SHUTDOWN) {
    rmr_legacy_pool_release_slot(slot_index);
    *kernel = NULL;
    return RMR_STATUS_ERR_ALREADY_SHUTDOWN;
  }

  ctx->lifecycle = RMR_LEGACY_STATE_SHUTDOWN;
  rmr_legacy_pool_release_slot(slot_index);
  *kernel = NULL;
  return RMR_STATUS_OK;
}

rmr_status_t rmr_legacy_kernel_ingest(rmr_legacy_kernel_t *kernel,
                                      const rmr_legacy_kernel_ingest_desc_t *desc,
                                      rmr_legacy_kernel_ingest_result_t *out_result) {
  if (!rmr_legacy_is_ready(kernel) || !desc || !out_result || (!desc->data && desc->data_len != 0u)) {
    return RMR_STATUS_ERR_ARG;
  }

  kernel->rolling_crc32c = RmR_CRC32C(desc->data, desc->data_len) ^ kernel->rolling_crc32c;
  kernel->rolling_bitraf_hash = bitraf_hash(desc->data, desc->data_len, kernel->seed) ^ kernel->rolling_bitraf_hash;
  kernel->stage_counter += 1u;

  out_result->crc32c = kernel->rolling_crc32c;
  out_result->bitraf_hash = kernel->rolling_bitraf_hash;
  out_result->entropy_milli = RmR_EntropyEstimateMilli(desc->data, desc->data_len);
  out_result->stage_counter = kernel->stage_counter;
  return RMR_STATUS_OK;
}

rmr_status_t rmr_legacy_kernel_process(rmr_legacy_kernel_t *kernel,
                                       const rmr_legacy_kernel_process_desc_t *desc,
                                       rmr_legacy_kernel_process_result_t *out_result) {
  if (!rmr_legacy_is_ready(kernel) || !desc || !out_result) return RMR_STATUS_ERR_ARG;

  out_result->cpu_pressure = (uint32_t)((desc->cpu_cycles >> 10u) & 0xFFFFu);
  out_result->storage_pressure =
      (uint32_t)(((desc->storage_read_bytes + desc->storage_write_bytes) >> 10u) & 0xFFFFu);
  out_result->io_pressure = (uint32_t)(((desc->input_bytes + desc->output_bytes) >> 10u) & 0xFFFFu);
  out_result->matrix_determinant =
      (desc->matrix_m00 * desc->matrix_m11) - (desc->matrix_m01 * desc->matrix_m10);

  kernel->stage_counter += 1u;
  return RMR_STATUS_OK;
}

rmr_status_t rmr_legacy_kernel_route(rmr_legacy_kernel_t *kernel,
                                     const rmr_legacy_kernel_process_result_t *process,
                                     rmr_legacy_kernel_route_result_t *out_result) {
  uint32_t route;
  uint32_t cpu_score;
  uint32_t ram_score;
  uint32_t disk_score;
  RmR_ToroidalAddr7D toroidal;
  uint64_t toroidal_tag;
  if (!rmr_legacy_is_ready(kernel) || !process || !out_result) return RMR_STATUS_ERR_ARG;

  toroidal = RmR_Toroidal_Map(kernel->seed,
                              kernel->rolling_bitraf_hash ^ ((uint64_t)kernel->rolling_crc32c << 32u),
                              process->cpu_pressure ^ process->storage_pressure ^ process->io_pressure,
                              kernel->stage_counter + 1u,
                              process->cpu_pressure,
                              process->storage_pressure,
                              process->io_pressure,
                              process->matrix_determinant);
  toroidal_tag = rmr_toroidal_route_tag(&toroidal);

  cpu_score = process->cpu_pressure + (((uint32_t)toroidal_tag) & 0x3FFu) + (toroidal.u & 0x1FFu);
  ram_score = process->storage_pressure + ((uint32_t)(toroidal_tag >> 10u) & 0x3FFu) + (toroidal.v & 0x1FFu);
  disk_score = process->io_pressure + ((uint32_t)(toroidal_tag >> 20u) & 0x3FFu) + (toroidal.sigma & 0x1FFu);

  route = RMR_ROUTE_DISK;
  if (cpu_score >= ram_score && cpu_score >= disk_score) {
    route = RMR_ROUTE_CPU;
  } else if (ram_score >= disk_score) {
    route = RMR_ROUTE_RAM;
  }

  out_result->route_id = route;
  out_result->toroidal = toroidal;
  out_result->route_signature = toroidal_tag ^ ((uint64_t)kernel->rolling_crc32c << 32) ^
                                kernel->rolling_bitraf_hash ^ (uint64_t)process->matrix_determinant ^
                                ((uint64_t)route << 48u);
  kernel->last_route_signature = out_result->route_signature;
  kernel->stage_counter += 1u;
  return RMR_STATUS_OK;
}

rmr_status_t rmr_legacy_kernel_verify(rmr_legacy_kernel_t *kernel,
                                      const rmr_legacy_kernel_verify_desc_t *desc,
                                      rmr_legacy_kernel_verify_result_t *out_result) {
  if (!rmr_legacy_is_ready(kernel) || !desc || !out_result || (!desc->data && desc->data_len != 0u)) {
    return RMR_STATUS_ERR_ARG;
  }

  out_result->computed_crc32c = RmR_CRC32C(desc->data, desc->data_len);
  out_result->computed_bitraf_hash = bitraf_hash(desc->data, desc->data_len, kernel->seed);
  out_result->crc_ok = (out_result->computed_crc32c == desc->expected_crc32c) ? 1u : 0u;
  out_result->hash_ok = bitraf_verify(desc->data, desc->data_len, desc->expected_bitraf_hash, kernel->seed) ? 1u : 0u;
  kernel->stage_counter += 1u;

  if (!out_result->crc_ok || !out_result->hash_ok) return RMR_STATUS_ERR_VERIFY;
  return RMR_STATUS_OK;
}

rmr_status_t rmr_legacy_kernel_audit(rmr_legacy_kernel_t *kernel,
                                     const rmr_legacy_kernel_ingest_result_t *ingest,
                                     const rmr_legacy_kernel_process_result_t *process,
                                     const rmr_legacy_kernel_route_result_t *route,
                                     const rmr_legacy_kernel_verify_result_t *verify,
                                     rmr_legacy_kernel_audit_result_t *out_result) {
  uint64_t signature;
  if (!rmr_legacy_is_ready(kernel) || !ingest || !process || !route || !verify || !out_result) {
    return RMR_STATUS_ERR_ARG;
  }

  signature = ((uint64_t)ingest->crc32c << 32) ^ ingest->bitraf_hash;
  signature ^= ((uint64_t)process->cpu_pressure << 48) ^ ((uint64_t)process->storage_pressure << 24) ^
               (uint64_t)process->io_pressure;
  signature ^= (uint64_t)process->matrix_determinant;
  signature ^= route->route_signature;
  signature ^= ((uint64_t)verify->computed_crc32c << 1) ^ verify->computed_bitraf_hash;
  signature ^= ((uint64_t)verify->crc_ok << 2) ^ ((uint64_t)verify->hash_ok << 3);

  out_result->toroidal = route->toroidal;
  signature ^= ((uint64_t)out_result->toroidal.u << 1u) ^ ((uint64_t)out_result->toroidal.v << 3u) ^
               ((uint64_t)out_result->toroidal.psi << 5u) ^ ((uint64_t)out_result->toroidal.chi << 7u) ^
               ((uint64_t)out_result->toroidal.rho << 11u) ^ ((uint64_t)out_result->toroidal.delta << 13u) ^
               ((uint64_t)out_result->toroidal.sigma << 17u);

  out_result->audit_signature = signature;
  out_result->audit_code = (verify->crc_ok && verify->hash_ok) ? 0u : 1u;
  kernel->stage_counter += 1u;
  return RMR_STATUS_OK;
}

rmr_status_t rmr_legacy_kernel_get_capabilities(const rmr_legacy_kernel_t *kernel,
                                                rmr_legacy_capabilities_t *out_capabilities) {
  if (!rmr_legacy_is_ready(kernel) || !out_capabilities) return RMR_STATUS_ERR_ARG;
  rmr_mem_copy(out_capabilities, &kernel->capabilities, sizeof(*out_capabilities));
  return RMR_STATUS_OK;
}

static void rmr_unified_caps_from_hw(const RmR_HW_Info *hw, RmR_UnifiedCapabilities *out) {
  uint32_t arch_signature = RMR_SIG_ARCH_UNKNOWN;

  switch (hw->arch) {
    case 4u: /* ARM64 */
      arch_signature = RMR_SIG_ARCH_ARM64;
      break;
    case 3u: /* ARM32 */
      arch_signature = RMR_SIG_ARCH_ARM32;
      break;
    case 2u: /* X64 */
      arch_signature = RMR_SIG_ARCH_X64;
      break;
    case 1u: /* X86 */
      arch_signature = RMR_SIG_ARCH_X86;
      break;
    case 5u: /* RISCV64 */
      arch_signature = RMR_SIG_ARCH_RISCV64;
      break;
    default:
      switch (hw->arch_hex) {
        case 0xA64u: /* ARM64 */
          arch_signature = RMR_SIG_ARCH_ARM64;
          break;
        case 0xA32u: /* ARM32 */
          arch_signature = RMR_SIG_ARCH_ARM32;
          break;
        case 0x8664u: /* X64 */
          arch_signature = RMR_SIG_ARCH_X64;
          break;
        case 0x86u: /* X86 */
          arch_signature = RMR_SIG_ARCH_X86;
          break;
        case 0x52u: /* RISCV64 */
          arch_signature = RMR_SIG_ARCH_RISCV64;
          break;
        default:
          arch_signature = RMR_SIG_ARCH_UNKNOWN;
          break;
      }
      break;
  }

  out->signature = arch_signature;
  out->pointer_bits = hw->ptr_bits;
  out->cache_line_bytes = hw->cacheline_bytes;
  out->page_bytes = hw->page_bytes;
  out->feature_mask = hw->feature_bits_0;
  out->reg_signature_0 = hw->reg_signature_0;
  out->reg_signature_1 = hw->reg_signature_1;
  out->reg_signature_2 = hw->reg_signature_2;
  out->gpio_word_bits = hw->gpio_word_bits;
  out->gpio_pin_stride = hw->gpio_pin_stride;
  out->cache_hint_l4 = hw->cache_hint_l4;
}

int RmR_UnifiedKernel_Detect(RmR_UnifiedCapabilities *out) {
  RmR_HW_Info hw;
  if (!out) return RMR_KERNEL_ERR_ARG;
  rmr_mem_set(&hw, 0u, sizeof(hw));
  RmR_HW_Detect(&hw);
  rmr_unified_caps_from_hw(&hw, out);
  return RMR_UK_OK;
}

int RmR_UnifiedKernel_Init(RmR_UnifiedKernel *kernel, const RmR_UnifiedConfig *config) {
  uint32_t arena_bytes;
  if (!kernel || !config) return RMR_KERNEL_ERR_ARG;
  if (kernel->initialized) return RMR_KERNEL_ERR_STATE;

  rmr_mem_set(kernel, 0u, sizeof(*kernel));
  kernel->seed = config->seed;
  kernel->crc32c = config->seed;
  kernel->entropy = config->seed;
  kernel->bitomega_node.state = BITOMEGA_ZERO;
  kernel->bitomega_node.dir = BITOMEGA_DIR_NONE;
  kernel->bitomega_node.coherence = 0.5f;
  kernel->bitomega_node.entropy = 0.5f;
  kernel->bitomega_ctx = bitomega_ctx_default((uint64_t)kernel->seed);
  kernel->bitomega_operational_state = RMR_UK_BITOMEGA_OP_ISOLATED;
  kernel->bitomega_invariant_ok = 1u;
  kernel->bitomega_fallback_safe = 0u;
  kernel->initialized = 1u;

  if (RmR_UnifiedKernel_Detect(&kernel->caps) != RMR_UK_OK) return RMR_KERNEL_ERR_STATE;

  arena_bytes = config->arena_bytes ? config->arena_bytes : (64u * 1024u * 1024u);
  kernel->arena_base = (uint8_t *)rmr_malloc((size_t)arena_bytes);
  if (!kernel->arena_base) {
    rmr_mem_set(kernel, 0u, sizeof(*kernel));
    return RMR_KERNEL_ERR_STATE;
  }
  kernel->arena_capacity = arena_bytes;
  return RMR_UK_OK;
}

int RmR_UnifiedKernel_Shutdown(RmR_UnifiedKernel *kernel) {
  if (!kernel) return RMR_KERNEL_ERR_ARG;
  if (!kernel->initialized) return RMR_KERNEL_ERR_STATE;
  if (kernel->arena_base) rmr_free(kernel->arena_base);
  rmr_mem_set(kernel, 0u, sizeof(*kernel));
  return RMR_UK_OK;
}

int RmR_UnifiedKernel_QueryCapabilities(const RmR_UnifiedKernel *kernel, RmR_UnifiedCapabilities *out) {
  if (!kernel || !out || !kernel->initialized) return RMR_KERNEL_ERR_ARG;
  *out = kernel->caps;
  return RMR_UK_OK;
}

int RmR_UnifiedKernel_Ingest(RmR_UnifiedKernel *kernel, const uint8_t *data, size_t len, RmR_UnifiedIngestState *out) {
  bitomega_ctx_t ctx;
  bitomega_status_t bo_rc;
  if (!kernel || !out || !kernel->initialized || (!data && len != 0u)) return RMR_KERNEL_ERR_ARG;
  kernel->crc32c = RmR_CRC32C(data, len);
  kernel->entropy = RmR_EntropyEstimateMilli(data, len);

  ctx = bitomega_ctx_default((uint64_t)kernel->seed ^ (uint64_t)kernel->stage_counter ^ (uint64_t)kernel->crc32c);
  ctx.entropy_in = bitomega_norm01((float)kernel->entropy / 1000.0f);
  ctx.load = bitomega_norm01((float)(len & 0xFFFFu) / 65535.0f);
  ctx.coherence_in = bitomega_norm01(((1.0f - ctx.entropy_in) * 0.58f) + ((1.0f - ctx.load) * 0.42f));
  ctx.noise_in = bitomega_norm01(1.0f - ctx.coherence_in);

  kernel->bitomega_ctx = ctx;
  bo_rc = bitomega_transition(&kernel->bitomega_node, &kernel->bitomega_ctx);
  if (bo_rc != BITOMEGA_OK) {
    kernel->bitomega_node.state = BITOMEGA_ZERO;
    kernel->bitomega_node.dir = BITOMEGA_DIR_NONE;
    kernel->bitomega_node.coherence = 0.5f;
    kernel->bitomega_node.entropy = 0.5f;
    kernel->bitomega_operational_state = RMR_UK_BITOMEGA_OP_SAFE_FALLBACK;
    kernel->bitomega_fallback_safe = 1u;
  } else {
    kernel->bitomega_operational_state = RMR_UK_BITOMEGA_OP_ACTIVE;
    kernel->bitomega_fallback_safe = 0u;
  }
  kernel->bitomega_invariant_ok = bitomega_invariant_ok(&kernel->bitomega_node) ? 1u : 0u;
  if (!kernel->bitomega_invariant_ok) {
    kernel->bitomega_node.state = BITOMEGA_ZERO;
    kernel->bitomega_node.dir = BITOMEGA_DIR_NONE;
    kernel->bitomega_node.coherence = bitomega_norm01(kernel->bitomega_node.coherence);
    kernel->bitomega_node.entropy = bitomega_norm01(kernel->bitomega_node.entropy);
    kernel->bitomega_operational_state = RMR_UK_BITOMEGA_OP_SAFE_FALLBACK;
    kernel->bitomega_invariant_ok = 1u;
    kernel->bitomega_fallback_safe = 1u;
  }

  kernel->stage_counter += 1u;
  out->crc32c = kernel->crc32c;
  out->entropy = kernel->entropy;
  out->stage_counter = kernel->stage_counter;
  return RMR_UK_OK;
}

int RmR_UnifiedKernel_Process(RmR_UnifiedKernel *kernel,
                              uint64_t cpu_cycles,
                              uint64_t storage_read_bytes,
                              uint64_t storage_write_bytes,
                              uint64_t input_bytes,
                              uint64_t output_bytes,
                              int64_t m00,
                              int64_t m01,
                              int64_t m10,
                              int64_t m11,
                              RmR_UnifiedProcessState *out) {
  RmR_ZiprafInput zipraf_in;
  RmR_ZiprafOutput zipraf_out;
  uint8_t payload[72];
  uint32_t p = 0u;
#define RMR_ZIPRAF_PUSH_U64(x)                    \
  do {                                            \
    uint64_t _v = (uint64_t)(x);                  \
    payload[p++] = (uint8_t)(_v & 0xFFu);         \
    payload[p++] = (uint8_t)((_v >> 8u) & 0xFFu); \
    payload[p++] = (uint8_t)((_v >> 16u) & 0xFFu);\
    payload[p++] = (uint8_t)((_v >> 24u) & 0xFFu);\
    payload[p++] = (uint8_t)((_v >> 32u) & 0xFFu);\
    payload[p++] = (uint8_t)((_v >> 40u) & 0xFFu);\
    payload[p++] = (uint8_t)((_v >> 48u) & 0xFFu);\
    payload[p++] = (uint8_t)((_v >> 56u) & 0xFFu); \
  } while (0)

  if (!kernel || !out || !kernel->initialized) return RMR_KERNEL_ERR_ARG;
  {
    uint32_t cpu_base = (uint32_t)((cpu_cycles >> 10u) & 0xFFFFu);
    uint32_t storage_base = (uint32_t)(((storage_read_bytes + storage_write_bytes) >> 10u) & 0xFFFFu);
    uint32_t io_base = (uint32_t)(((input_bytes + output_bytes) >> 10u) & 0xFFFFu);
    uint32_t cpu_mul = 256u;
    uint32_t storage_mul = 256u;
    uint32_t io_mul = 256u;

    switch (kernel->bitomega_node.state) {
      case BITOMEGA_FLOW:
        cpu_mul = 352u;
        storage_mul = 288u;
        io_mul = 320u;
        break;
      case BITOMEGA_LOCK:
        cpu_mul = 384u;
        storage_mul = 224u;
        io_mul = 224u;
        break;
      case BITOMEGA_NOISE:
        cpu_mul = 208u;
        storage_mul = 304u;
        io_mul = 368u;
        break;
      case BITOMEGA_VOID:
        cpu_mul = 160u;
        storage_mul = 192u;
        io_mul = 160u;
        break;
      default:
        break;
    }

    switch (kernel->bitomega_node.dir) {
      case BITOMEGA_DIR_UP:
        cpu_mul += 48u;
        break;
      case BITOMEGA_DIR_DOWN:
        storage_mul += 48u;
        break;
      case BITOMEGA_DIR_FORWARD:
        io_mul += 48u;
        break;
      case BITOMEGA_DIR_RECURSE:
        cpu_mul += 16u;
        storage_mul += 16u;
        io_mul += 16u;
        break;
      case BITOMEGA_DIR_NULL:
        cpu_mul = (cpu_mul * 3u) >> 2u;
        storage_mul = (storage_mul * 3u) >> 2u;
        io_mul = (io_mul * 3u) >> 2u;
        break;
      default:
        break;
    }

    out->cpu_pressure = (uint32_t)(((uint64_t)cpu_base * cpu_mul) >> 8u);
    out->storage_pressure = (uint32_t)(((uint64_t)storage_base * storage_mul) >> 8u);
    out->io_pressure = (uint32_t)(((uint64_t)io_base * io_mul) >> 8u);
  }
  out->matrix_determinant = (m00 * m11) - (m01 * m10);

  RMR_ZIPRAF_PUSH_U64(cpu_cycles);
  RMR_ZIPRAF_PUSH_U64(storage_read_bytes);
  RMR_ZIPRAF_PUSH_U64(storage_write_bytes);
  RMR_ZIPRAF_PUSH_U64(input_bytes);
  RMR_ZIPRAF_PUSH_U64(output_bytes);
  RMR_ZIPRAF_PUSH_U64((uint64_t)m00);
  RMR_ZIPRAF_PUSH_U64((uint64_t)m01);
  RMR_ZIPRAF_PUSH_U64((uint64_t)m10);
  RMR_ZIPRAF_PUSH_U64((uint64_t)m11);

  zipraf_in.seed = kernel->seed;
  zipraf_in.trajectory_id = kernel->stage_counter + 1u;
  zipraf_in.invariant_mask = 0x0000FFFFu;
  zipraf_in.payload_ptr = payload;
  zipraf_in.payload_len = sizeof(payload);
  if (RmR_Zipraf_Execute(&zipraf_in, &zipraf_out) == 0) {
    kernel->last_route_tag = zipraf_out.route_tag;
  }

  kernel->stage_counter += 1u;
#undef RMR_ZIPRAF_PUSH_U64
  return RMR_UK_OK;
}

int RmR_UnifiedKernel_Route(RmR_UnifiedKernel *kernel,
                            const RmR_UnifiedProcessState *process,
                            RmR_UnifiedRouteState *out) {
  return RmR_UnifiedKernel_RouteEx(kernel, process, NULL, out);
}

int RmR_UnifiedKernel_RouteEx(RmR_UnifiedKernel *kernel,
                              const RmR_UnifiedProcessState *process,
                              const RmR_UnifiedToroidalMode *toroidal_mode,
                              RmR_UnifiedRouteState *out) {
  uint32_t cpu_score;
  uint32_t ram_score;
  uint32_t disk_score;
  uint32_t l4_score;
  uint32_t global_score;
  uint32_t cpu_sig;
  uint32_t ram_sig;
  uint32_t disk_sig;
  uint32_t l4_sig;
  uint32_t global_sig;
  RmR_ToroidalAddr7D toroidal;
  uint64_t toroidal_tag;
  uint32_t route = RMR_ROUTE_DISK;
  uint32_t tor_cpu_bias;
  uint32_t tor_ram_bias;
  uint32_t tor_disk_bias;
  if (!kernel || !process || !out || !kernel->initialized) return RMR_KERNEL_ERR_ARG;

  if (rmr_toroidal_map_from_mode(kernel->seed,
                                 kernel->last_route_tag ^ ((uint64_t)kernel->crc32c << 32u),
                                 kernel->entropy,
                                 kernel->stage_counter + 1u,
                                 process->cpu_pressure,
                                 process->storage_pressure,
                                 process->io_pressure,
                                 process->matrix_determinant,
                                 toroidal_mode,
                                 &toroidal) != RMR_UK_OK) {
    return RMR_KERNEL_ERR_ARG;
  }
  toroidal_tag = rmr_toroidal_route_tag(&toroidal);

  cpu_score = (process->cpu_pressure * 5u) + ((process->storage_pressure * 3u) >> 1u) +
              ((uint32_t)process->matrix_determinant & 0x3FFu);
  ram_score = (process->storage_pressure * 5u) + ((process->io_pressure * 3u) >> 1u) +
              (((uint32_t)process->matrix_determinant >> 10u) & 0x3FFu);
  disk_score = (process->io_pressure * 5u) + ((process->cpu_pressure * 3u) >> 1u) +
               (((uint32_t)process->matrix_determinant >> 20u) & 0x3FFu);
  l4_score = (((process->cpu_pressure ^ process->storage_pressure ^ process->io_pressure) *
               ((kernel->caps.feature_mask & 1u) ? 3u : 1u)) +
              (((uint32_t)process->matrix_determinant >> 6u) & 0x7FFu));

  tor_cpu_bias = (uint32_t)((toroidal_tag >> 0u) & 0x3FFu) ^ (toroidal.u & 0x1FFu);
  tor_ram_bias = (uint32_t)((toroidal_tag >> 10u) & 0x3FFu) ^ (toroidal.v & 0x1FFu);
  tor_disk_bias = (uint32_t)((toroidal_tag >> 20u) & 0x3FFu) ^ (toroidal.sigma & 0x1FFu);
  cpu_score += tor_cpu_bias;
  ram_score += tor_ram_bias;
  disk_score += tor_disk_bias;
  l4_score ^= ((uint32_t)(toroidal_tag >> 32u) & 0x7FFu) ^ (toroidal.delta & 0x7FFu);

  global_score = cpu_score ^ (ram_score << 1u) ^ (disk_score << 2u) ^ (l4_score << 3u) ^ kernel->caps.signature;
  global_score ^= (uint32_t)toroidal_tag ^ toroidal.chi;
  cpu_score ^= (global_score & 0x1FFu);
  ram_score ^= ((global_score >> 9u) & 0x1FFu);
  disk_score ^= ((global_score >> 18u) & 0x1FFu);

  if (cpu_score >= ram_score && cpu_score >= disk_score) {
    route = RMR_ROUTE_CPU;
  } else if (ram_score >= disk_score) {
    route = RMR_ROUTE_RAM;
  }

  if ((l4_score > cpu_score) && (l4_score > ram_score) && (l4_score > disk_score)) {
    route = RMR_ROUTE_RAM;
  }

  cpu_sig = cpu_score ^ (process->cpu_pressure << 8u) ^ (kernel->caps.reg_signature_0 & 0x00FFFFFFu) ^ toroidal.u;
  ram_sig = ram_score ^ (process->storage_pressure << 8u) ^ (kernel->caps.reg_signature_1 & 0x00FFFFFFu) ^ toroidal.v;
  disk_sig = disk_score ^ (process->io_pressure << 8u) ^ (kernel->caps.reg_signature_2 & 0x00FFFFFFu) ^ toroidal.sigma;
  l4_sig = l4_score ^ ((uint32_t)process->matrix_determinant) ^ (kernel->caps.feature_mask << 3u) ^ toroidal.rho;
  global_sig = cpu_sig ^ (ram_sig << 1u) ^ (disk_sig << 2u) ^ (l4_sig << 3u) ^ route ^ kernel->crc32c;
  global_sig ^= toroidal.psi ^ toroidal.delta ^ toroidal.chi;

  out->route_id = route;
  out->toroidal = toroidal;
  out->route_tag = toroidal_tag ^ ((uint64_t)cpu_sig << 48u) ^ ((uint64_t)ram_sig << 32u) ^
                   ((uint64_t)disk_sig << 16u) ^ (uint64_t)l4_sig;
  out->route_tag ^= ((uint64_t)global_sig << 1u) ^ (uint64_t)(route & 0xFFFFu);
  kernel->last_route_tag = out->route_tag;
  kernel->stage_counter += 1u;
  return RMR_UK_OK;
}

int RmR_UnifiedKernel_Verify(RmR_UnifiedKernel *kernel,
                             const uint8_t *data,
                             size_t len,
                             uint32_t expected_crc32c,
                             RmR_UnifiedVerifyState *out) {
  if (!kernel || !out || !kernel->initialized || (!data && len != 0u)) return RMR_KERNEL_ERR_ARG;
  out->computed_crc32c = RmR_CRC32C(data, len);
  out->verify_ok = (out->computed_crc32c == expected_crc32c) ? 1u : 0u;
  kernel->bitomega_invariant_ok = bitomega_invariant_ok(&kernel->bitomega_node) ? 1u : 0u;
  kernel->bitomega_operational_state = RMR_UK_BITOMEGA_OP_ACTIVE;
  kernel->bitomega_fallback_safe = 0u;
  if (!kernel->bitomega_invariant_ok) {
    kernel->bitomega_node.state = BITOMEGA_ZERO;
    kernel->bitomega_node.dir = BITOMEGA_DIR_NONE;
    kernel->bitomega_node.coherence = bitomega_norm01(kernel->bitomega_node.coherence);
    kernel->bitomega_node.entropy = bitomega_norm01(kernel->bitomega_node.entropy);
    kernel->bitomega_operational_state = RMR_UK_BITOMEGA_OP_SAFE_FALLBACK;
    kernel->bitomega_invariant_ok = 1u;
    kernel->bitomega_fallback_safe = 1u;
    out->verify_ok = 0u;
  }
  kernel->stage_counter += 1u;
  return RMR_UK_OK;
}

int RmR_UnifiedKernel_Audit(RmR_UnifiedKernel *kernel,
                            const RmR_UnifiedIngestState *ingest,
                            const RmR_UnifiedProcessState *process,
                            const RmR_UnifiedRouteState *route,
                            const RmR_UnifiedVerifyState *verify,
                            RmR_UnifiedAuditState *out) {
  RmR_ZiprafInput zipraf_in;
  RmR_ZiprafOutput zipraf_out;
  uint8_t payload[68];
  uint32_t p = 0u;
#define RMR_ZIPRAF_PUSH_U32(x)                    \
  do {                                            \
    uint32_t _v = (uint32_t)(x);                  \
    payload[p++] = (uint8_t)(_v & 0xFFu);         \
    payload[p++] = (uint8_t)((_v >> 8u) & 0xFFu); \
    payload[p++] = (uint8_t)((_v >> 16u) & 0xFFu);\
    payload[p++] = (uint8_t)((_v >> 24u) & 0xFFu); \
  } while (0)

  if (!kernel || !ingest || !process || !route || !verify || !out || !kernel->initialized) return RMR_KERNEL_ERR_ARG;
  out->audit_signature = ((uint64_t)ingest->crc32c << 32) ^ (uint64_t)ingest->entropy ^
                         (uint64_t)process->matrix_determinant ^ route->route_tag ^
                         ((uint64_t)verify->computed_crc32c << 1) ^ (uint64_t)verify->verify_ok;
  out->toroidal = route->toroidal;
  out->audit_signature ^= ((uint64_t)out->toroidal.u << 1u) ^ ((uint64_t)out->toroidal.v << 3u) ^
                          ((uint64_t)out->toroidal.psi << 5u) ^ ((uint64_t)out->toroidal.chi << 7u) ^
                          ((uint64_t)out->toroidal.rho << 11u) ^ ((uint64_t)out->toroidal.delta << 13u) ^
                          ((uint64_t)out->toroidal.sigma << 17u);

  RMR_ZIPRAF_PUSH_U32(ingest->crc32c);
  RMR_ZIPRAF_PUSH_U32(ingest->entropy);
  RMR_ZIPRAF_PUSH_U32(ingest->stage_counter);
  RMR_ZIPRAF_PUSH_U32(process->cpu_pressure);
  RMR_ZIPRAF_PUSH_U32(process->storage_pressure);
  RMR_ZIPRAF_PUSH_U32(process->io_pressure);
  RMR_ZIPRAF_PUSH_U32((uint32_t)process->matrix_determinant);
  RMR_ZIPRAF_PUSH_U32((uint32_t)(process->matrix_determinant >> 32u));
  RMR_ZIPRAF_PUSH_U32((uint32_t)route->route_tag);
  RMR_ZIPRAF_PUSH_U32((uint32_t)(route->route_tag >> 32u));
  RMR_ZIPRAF_PUSH_U32(route->toroidal.u);
  RMR_ZIPRAF_PUSH_U32(route->toroidal.v);
  RMR_ZIPRAF_PUSH_U32(route->toroidal.psi);
  RMR_ZIPRAF_PUSH_U32(route->toroidal.chi);
  RMR_ZIPRAF_PUSH_U32(route->toroidal.rho);
  RMR_ZIPRAF_PUSH_U32(route->toroidal.delta);
  RMR_ZIPRAF_PUSH_U32(route->toroidal.sigma);

  zipraf_in.seed = kernel->seed ^ verify->computed_crc32c;
  zipraf_in.trajectory_id = kernel->stage_counter + 1u;
  zipraf_in.invariant_mask = verify->verify_ok ? 0x0000FFFFu : 0xFFFF0000u;
  zipraf_in.payload_ptr = payload;
  zipraf_in.payload_len = sizeof(payload);
  if (RmR_Zipraf_Execute(&zipraf_in, &zipraf_out) == 0) {
    out->audit_signature ^= zipraf_out.route_tag ^ zipraf_out.bitraf_hash ^ (uint64_t)zipraf_out.det_signature;
  }

  kernel->stage_counter += 1u;
#undef RMR_ZIPRAF_PUSH_U32
  return RMR_UK_OK;
}

int RmR_UnifiedKernel_Copy(RmR_UnifiedKernel *kernel, uint8_t *dst, const uint8_t *src, size_t len) {
  if (!kernel || !kernel->initialized || !dst || !src) return RMR_KERNEL_ERR_ARG;
  rmr_mem_copy(dst, src, len);
  return RMR_UK_OK;
}

uint32_t RmR_UnifiedKernel_XorChecksum(RmR_UnifiedKernel *kernel, const uint8_t *data, size_t len) {
  size_t i;
  uint32_t x = 0u;
  if (!kernel || !kernel->initialized || (!data && len != 0u)) return 0u;
  for (i = 0; i < len; ++i) x ^= (uint32_t)data[i];
  return x;
}

uint32_t RmR_UnifiedKernel_Popcount32(uint32_t x) {
  x = x - ((x >> 1u) & 0x55555555u);
  x = (x & 0x33333333u) + ((x >> 2u) & 0x33333333u);
  x = (x + (x >> 4u)) & 0x0F0F0F0Fu;
  return (x * 0x01010101u) >> 24u;
}

uint32_t RmR_UnifiedKernel_ByteSwap32(uint32_t x) {
  return ((x & 0x000000FFu) << 24u) | ((x & 0x0000FF00u) << 8u) | ((x & 0x00FF0000u) >> 8u) |
         ((x & 0xFF000000u) >> 24u);
}

uint32_t RmR_UnifiedKernel_Rotl32(uint32_t x, uint32_t n) {
  n &= 31u;
  return (x << n) | (x >> ((32u - n) & 31u));
}

uint32_t RmR_UnifiedKernel_Rotr32(uint32_t x, uint32_t n) {
  n &= 31u;
  return (x >> n) | (x << ((32u - n) & 31u));
}

static int rmr_unified_slot_lookup(const RmR_UnifiedKernel *kernel, uint32_t handle, uint32_t *slot_index) {
  uint32_t idx = handle - 1u;
  if (!kernel || !slot_index || handle == 0u || idx >= RMR_UK_MAX_SLOTS) return RMR_KERNEL_ERR_ARG;
  if (!kernel->slots[idx].in_use) return RMR_KERNEL_ERR_ARG;
  *slot_index = idx;
  return RMR_UK_OK;
}

int RmR_UnifiedKernel_ArenaAlloc(RmR_UnifiedKernel *kernel, uint32_t bytes, uint32_t *out_handle) {
  uint32_t slot = RMR_UK_MAX_SLOTS;
  uint32_t best_offset = UINT32_MAX;
  uint32_t i;
  if (!kernel || !out_handle || !kernel->initialized || bytes == 0u) return RMR_KERNEL_ERR_ARG;

  for (i = 0; i < RMR_UK_MAX_SLOTS; ++i) {
    if (!kernel->slots[i].in_use) {
      slot = i;
      break;
    }
  }
  if (slot == RMR_UK_MAX_SLOTS) return RMR_KERNEL_ERR_STATE;

  for (i = 0; i < RMR_UK_MAX_SLOTS; ++i) {
    uint32_t candidate_offset;
    uint32_t j;
    int overlap;

    if (i == 0u) {
      candidate_offset = 0u;
    } else {
      if (!kernel->slots[i - 1u].in_use) continue;
      if (kernel->slots[i - 1u].size > UINT32_MAX - kernel->slots[i - 1u].offset) return RMR_KERNEL_ERR_STATE;
      candidate_offset = kernel->slots[i - 1u].offset + kernel->slots[i - 1u].size;
    }

    if (candidate_offset > kernel->arena_capacity || bytes > kernel->arena_capacity - candidate_offset) continue;

    overlap = 0;
    for (j = 0; j < RMR_UK_MAX_SLOTS; ++j) {
      uint32_t used_offset;
      uint32_t used_end;
      uint32_t candidate_end;
      if (!kernel->slots[j].in_use) continue;
      if (kernel->slots[j].size > UINT32_MAX - kernel->slots[j].offset) return RMR_KERNEL_ERR_STATE;

      used_offset = kernel->slots[j].offset;
      used_end = used_offset + kernel->slots[j].size;
      if (bytes > UINT32_MAX - candidate_offset) return RMR_KERNEL_ERR_STATE;
      candidate_end = candidate_offset + bytes;

      if (!(candidate_end <= used_offset || candidate_offset >= used_end)) {
        overlap = 1;
        break;
      }
    }

    if (!overlap && candidate_offset < best_offset) {
      best_offset = candidate_offset;
      if (best_offset == 0u) break;
    }
  }

  if (best_offset == UINT32_MAX) return RMR_KERNEL_ERR_STATE;

  kernel->slots[slot].offset = best_offset;
  kernel->slots[slot].size = bytes;
  kernel->slots[slot].generation += 1u;
  kernel->slots[slot].in_use = 1u;
  *out_handle = slot + 1u;
  return RMR_UK_OK;
}

int RmR_UnifiedKernel_ArenaFree(RmR_UnifiedKernel *kernel, uint32_t handle) {
  uint32_t slot;
  int rc = rmr_unified_slot_lookup(kernel, handle, &slot);
  if (rc != RMR_UK_OK) return rc;
  kernel->slots[slot].in_use = 0u;
  return RMR_UK_OK;
}

int RmR_UnifiedKernel_ArenaCopy(RmR_UnifiedKernel *kernel,
                                uint32_t src_handle,
                                uint32_t src_offset,
                                uint32_t dst_handle,
                                uint32_t dst_offset,
                                uint32_t len) {
  uint32_t src_slot;
  uint32_t dst_slot;
  int rc;
  if (!kernel || !kernel->initialized) return RMR_KERNEL_ERR_ARG;
  rc = rmr_unified_slot_lookup(kernel, src_handle, &src_slot);
  if (rc != RMR_UK_OK) return rc;
  rc = rmr_unified_slot_lookup(kernel, dst_handle, &dst_slot);
  if (rc != RMR_UK_OK) return rc;
  if (len > kernel->slots[src_slot].size || src_offset > kernel->slots[src_slot].size - len ||
      len > kernel->slots[dst_slot].size || dst_offset > kernel->slots[dst_slot].size - len) {
    return RMR_KERNEL_ERR_ARG;
  }
  if (dst_offset > UINT32_MAX - kernel->slots[dst_slot].offset ||
      src_offset > UINT32_MAX - kernel->slots[src_slot].offset) {
    return RMR_KERNEL_ERR_STATE;
  }
  rmr_mem_copy(kernel->arena_base + (kernel->slots[dst_slot].offset + dst_offset),
               kernel->arena_base + (kernel->slots[src_slot].offset + src_offset),
               len);
  return RMR_UK_OK;
}

int RmR_UnifiedKernel_ArenaXorChecksum(RmR_UnifiedKernel *kernel,
                                       uint32_t handle,
                                       uint32_t offset,
                                       uint32_t len,
                                       uint32_t *out_checksum) {
  uint32_t slot;
  uint32_t i;
  int rc;
  if (!kernel || !out_checksum || !kernel->initialized) return RMR_KERNEL_ERR_ARG;
  rc = rmr_unified_slot_lookup(kernel, handle, &slot);
  if (rc != RMR_UK_OK) return rc;
  if (len > kernel->slots[slot].size || offset > kernel->slots[slot].size - len) return RMR_KERNEL_ERR_ARG;
  if (offset > UINT32_MAX - kernel->slots[slot].offset) return RMR_KERNEL_ERR_STATE;
  *out_checksum = 0u;
  for (i = 0; i < len; ++i) {
    *out_checksum ^= (uint32_t)kernel->arena_base[kernel->slots[slot].offset + (offset + i)];
  }
  return RMR_UK_OK;
}

int RmR_UnifiedKernel_ArenaFill(RmR_UnifiedKernel *kernel,
                                uint32_t handle,
                                uint32_t offset,
                                uint32_t len,
                                uint8_t value) {
  uint32_t slot;
  int rc;
  if (!kernel || !kernel->initialized) return RMR_KERNEL_ERR_ARG;
  rc = rmr_unified_slot_lookup(kernel, handle, &slot);
  if (rc != RMR_UK_OK) return rc;
  if (len > kernel->slots[slot].size || offset > kernel->slots[slot].size - len) return RMR_KERNEL_ERR_ARG;
  if (offset > UINT32_MAX - kernel->slots[slot].offset) return RMR_KERNEL_ERR_STATE;
  rmr_mem_set(kernel->arena_base + (kernel->slots[slot].offset + offset), value, len);
  return RMR_UK_OK;
}

int RmR_UnifiedKernel_ArenaWrite(RmR_UnifiedKernel *kernel,
                                 uint32_t handle,
                                 uint32_t offset,
                                 const uint8_t *src,
                                 uint32_t len) {
  uint32_t slot;
  int rc;
  if (!kernel || !kernel->initialized || (!src && len != 0u)) return RMR_KERNEL_ERR_ARG;
  rc = rmr_unified_slot_lookup(kernel, handle, &slot);
  if (rc != RMR_UK_OK) return rc;
  if (len > kernel->slots[slot].size || offset > kernel->slots[slot].size - len) return RMR_KERNEL_ERR_ARG;
  if (offset > UINT32_MAX - kernel->slots[slot].offset) return RMR_KERNEL_ERR_STATE;
  rmr_mem_copy(kernel->arena_base + (kernel->slots[slot].offset + offset), src, len);
  return RMR_UK_OK;
}
