--
--	Conversion of WISH_VIBES_Socket.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Fri May 10 14:40:27 2024
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \LED_CONTROL:clk\ : bit;
SIGNAL \LED_CONTROL:rst\ : bit;
SIGNAL Net_11626 : bit;
SIGNAL \LED_CONTROL:control_out_0\ : bit;
SIGNAL Net_11771 : bit;
SIGNAL \LED_CONTROL:control_out_1\ : bit;
SIGNAL Net_11772 : bit;
SIGNAL \LED_CONTROL:control_out_2\ : bit;
SIGNAL Net_11773 : bit;
SIGNAL \LED_CONTROL:control_out_3\ : bit;
SIGNAL Net_11775 : bit;
SIGNAL \LED_CONTROL:control_out_4\ : bit;
SIGNAL Net_11776 : bit;
SIGNAL \LED_CONTROL:control_out_5\ : bit;
SIGNAL Net_11777 : bit;
SIGNAL \LED_CONTROL:control_out_6\ : bit;
SIGNAL Net_11778 : bit;
SIGNAL \LED_CONTROL:control_out_7\ : bit;
SIGNAL \LED_CONTROL:control_7\ : bit;
SIGNAL \LED_CONTROL:control_6\ : bit;
SIGNAL \LED_CONTROL:control_5\ : bit;
SIGNAL \LED_CONTROL:control_4\ : bit;
SIGNAL \LED_CONTROL:control_3\ : bit;
SIGNAL \LED_CONTROL:control_2\ : bit;
SIGNAL \LED_CONTROL:control_1\ : bit;
SIGNAL \LED_CONTROL:control_0\ : bit;
SIGNAL tmpOE__LED_GREEN_net_0 : bit;
SIGNAL tmpFB_0__LED_GREEN_net_0 : bit;
SIGNAL tmpIO_0__LED_GREEN_net_0 : bit;
TERMINAL tmpSIOVREF__LED_GREEN_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__LED_GREEN_net_0 : bit;
SIGNAL tmpOE__EMG_2_net_0 : bit;
SIGNAL tmpFB_0__EMG_2_net_0 : bit;
TERMINAL Net_11843 : bit;
SIGNAL tmpIO_0__EMG_2_net_0 : bit;
TERMINAL tmpSIOVREF__EMG_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__EMG_2_net_0 : bit;
SIGNAL tmpOE__EMG_1_net_0 : bit;
SIGNAL tmpFB_0__EMG_1_net_0 : bit;
TERMINAL Net_11842 : bit;
SIGNAL tmpIO_0__EMG_1_net_0 : bit;
TERMINAL tmpSIOVREF__EMG_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__EMG_1_net_0 : bit;
SIGNAL tmpOE__PRESSURE_SENSOR_net_0 : bit;
SIGNAL tmpFB_0__PRESSURE_SENSOR_net_0 : bit;
TERMINAL Net_11862 : bit;
SIGNAL tmpIO_0__PRESSURE_SENSOR_net_0 : bit;
TERMINAL tmpSIOVREF__PRESSURE_SENSOR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PRESSURE_SENSOR_net_0 : bit;
SIGNAL \ADC_N_CHANNELS_USED:clk\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:rst\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_bus_7\ : bit;
ATTRIBUTE port_state_att of \ADC_N_CHANNELS_USED:control_bus_7\:SIGNAL IS 2;
SIGNAL \ADC_N_CHANNELS_USED:control_out_7\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_bus_6\ : bit;
ATTRIBUTE port_state_att of \ADC_N_CHANNELS_USED:control_bus_6\:SIGNAL IS 2;
SIGNAL \ADC_N_CHANNELS_USED:control_out_6\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_bus_5\ : bit;
ATTRIBUTE port_state_att of \ADC_N_CHANNELS_USED:control_bus_5\:SIGNAL IS 2;
SIGNAL \ADC_N_CHANNELS_USED:control_out_5\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_bus_4\ : bit;
ATTRIBUTE port_state_att of \ADC_N_CHANNELS_USED:control_bus_4\:SIGNAL IS 2;
SIGNAL \ADC_N_CHANNELS_USED:control_out_4\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_bus_3\ : bit;
ATTRIBUTE port_state_att of \ADC_N_CHANNELS_USED:control_bus_3\:SIGNAL IS 2;
SIGNAL \ADC_N_CHANNELS_USED:control_out_3\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_bus_2\ : bit;
ATTRIBUTE port_state_att of \ADC_N_CHANNELS_USED:control_bus_2\:SIGNAL IS 2;
SIGNAL \ADC_N_CHANNELS_USED:control_out_2\ : bit;
SIGNAL Net_7046_1 : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_out_1\ : bit;
SIGNAL Net_7046_0 : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_out_0\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_7\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_6\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_5\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_4\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_3\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_2\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_1\ : bit;
SIGNAL \ADC_N_CHANNELS_USED:control_0\ : bit;
SIGNAL Net_10976 : bit;
SIGNAL Net_2835 : bit;
SIGNAL Net_5205 : bit;
SIGNAL Net_10975 : bit;
SIGNAL Net_4627 : bit;
SIGNAL Net_5442 : bit;
SIGNAL cy_srff_3 : bit;
SIGNAL Net_5460 : bit;
ATTRIBUTE soft of Net_5460:SIGNAL IS '1';
SIGNAL cy_srff_2 : bit;
SIGNAL Net_2836 : bit;
SIGNAL Net_5118 : bit;
SIGNAL AMuxHw_Decoder_enable : bit;
SIGNAL AMuxHw_Decoder_is_active : bit;
SIGNAL cmp_vv_vv_MODGEN_1 : bit;
SIGNAL AMuxHw_Decoder_old_id_1 : bit;
SIGNAL Net_5190_1 : bit;
SIGNAL AMuxHw_Decoder_old_id_0 : bit;
SIGNAL Net_5190_0 : bit;
SIGNAL AMuxHw_Decoder_one_hot_0 : bit;
SIGNAL AMuxHw_Decoder_one_hot_1 : bit;
SIGNAL AMuxHw_Decoder_one_hot_2 : bit;
TERMINAL Net_11261 : bit;
SIGNAL tmpOE__FTDI_ENABLE_net_0 : bit;
SIGNAL tmpFB_0__FTDI_ENABLE_net_0 : bit;
SIGNAL tmpIO_0__FTDI_ENABLE_net_0 : bit;
TERMINAL tmpSIOVREF__FTDI_ENABLE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FTDI_ENABLE_net_0 : bit;
SIGNAL tmpOE__RS485_CTS_net_0 : bit;
SIGNAL tmpFB_0__RS485_CTS_net_0 : bit;
SIGNAL tmpIO_0__RS485_CTS_net_0 : bit;
TERMINAL tmpSIOVREF__RS485_CTS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RS485_CTS_net_0 : bit;
SIGNAL Net_3328 : bit;
SIGNAL \PACER_TIMER:Net_260\ : bit;
SIGNAL \PACER_TIMER:Net_266\ : bit;
SIGNAL Net_3249 : bit;
SIGNAL \PACER_TIMER:Net_51\ : bit;
SIGNAL \PACER_TIMER:Net_261\ : bit;
SIGNAL \PACER_TIMER:Net_57\ : bit;
SIGNAL Net_297 : bit;
SIGNAL Net_3264 : bit;
SIGNAL \PACER_TIMER:Net_102\ : bit;
SIGNAL cy_srff_1 : bit;
SIGNAL Net_3240 : bit;
SIGNAL Net_3018 : bit;
SIGNAL Net_3334 : bit;
SIGNAL \RESET_FF:clk\ : bit;
SIGNAL \RESET_FF:rst\ : bit;
SIGNAL \RESET_FF:control_out_0\ : bit;
SIGNAL Net_303 : bit;
SIGNAL \RESET_FF:control_out_1\ : bit;
SIGNAL Net_304 : bit;
SIGNAL \RESET_FF:control_out_2\ : bit;
SIGNAL Net_305 : bit;
SIGNAL \RESET_FF:control_out_3\ : bit;
SIGNAL Net_306 : bit;
SIGNAL \RESET_FF:control_out_4\ : bit;
SIGNAL Net_307 : bit;
SIGNAL \RESET_FF:control_out_5\ : bit;
SIGNAL Net_308 : bit;
SIGNAL \RESET_FF:control_out_6\ : bit;
SIGNAL Net_309 : bit;
SIGNAL \RESET_FF:control_out_7\ : bit;
SIGNAL \RESET_FF:control_7\ : bit;
SIGNAL \RESET_FF:control_6\ : bit;
SIGNAL \RESET_FF:control_5\ : bit;
SIGNAL \RESET_FF:control_4\ : bit;
SIGNAL \RESET_FF:control_3\ : bit;
SIGNAL \RESET_FF:control_2\ : bit;
SIGNAL \RESET_FF:control_1\ : bit;
SIGNAL \RESET_FF:control_0\ : bit;
SIGNAL \FF_STATUS:status_0\ : bit;
SIGNAL \FF_STATUS:status_1\ : bit;
SIGNAL \FF_STATUS:status_2\ : bit;
SIGNAL \FF_STATUS:status_3\ : bit;
SIGNAL \FF_STATUS:status_4\ : bit;
SIGNAL \FF_STATUS:status_5\ : bit;
SIGNAL \FF_STATUS:status_6\ : bit;
SIGNAL \FF_STATUS:status_7\ : bit;
SIGNAL \MY_TIMER:Net_260\ : bit;
SIGNAL Net_322 : bit;
SIGNAL \MY_TIMER:Net_55\ : bit;
SIGNAL Net_327 : bit;
SIGNAL \MY_TIMER:Net_53\ : bit;
SIGNAL Net_4387 : bit;
SIGNAL \MY_TIMER:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \MY_TIMER:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \MY_TIMER:TimerUDB:control_7\ : bit;
SIGNAL \MY_TIMER:TimerUDB:control_6\ : bit;
SIGNAL \MY_TIMER:TimerUDB:control_5\ : bit;
SIGNAL \MY_TIMER:TimerUDB:control_4\ : bit;
SIGNAL \MY_TIMER:TimerUDB:control_3\ : bit;
SIGNAL \MY_TIMER:TimerUDB:control_2\ : bit;
SIGNAL \MY_TIMER:TimerUDB:control_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:control_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:ctrl_enable\ : bit;
SIGNAL \MY_TIMER:TimerUDB:ctrl_ten\ : bit;
SIGNAL \MY_TIMER:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \MY_TIMER:TimerUDB:capture_last\ : bit;
SIGNAL \MY_TIMER:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \MY_TIMER:TimerUDB:timer_enable\ : bit;
SIGNAL \MY_TIMER:TimerUDB:run_mode\ : bit;
SIGNAL \MY_TIMER:TimerUDB:hwEnable\ : bit;
SIGNAL \MY_TIMER:TimerUDB:status_tc\ : bit;
SIGNAL \MY_TIMER:TimerUDB:trigger_enable\ : bit;
SIGNAL \MY_TIMER:TimerUDB:per_zero\ : bit;
SIGNAL \MY_TIMER:TimerUDB:tc_i\ : bit;
SIGNAL \MY_TIMER:TimerUDB:tc_reg_i\ : bit;
SIGNAL \MY_TIMER:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \MY_TIMER:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_326 : bit;
SIGNAL \MY_TIMER:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \MY_TIMER:TimerUDB:runmode_enable\ : bit;
SIGNAL \MY_TIMER:TimerUDB:trig_reg\ : bit;
SIGNAL \MY_TIMER:TimerUDB:status_6\ : bit;
SIGNAL \MY_TIMER:TimerUDB:status_5\ : bit;
SIGNAL \MY_TIMER:TimerUDB:status_4\ : bit;
SIGNAL \MY_TIMER:TimerUDB:status_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:status_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:status_2\ : bit;
SIGNAL \MY_TIMER:TimerUDB:fifo_full\ : bit;
SIGNAL \MY_TIMER:TimerUDB:status_3\ : bit;
SIGNAL \MY_TIMER:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_4386 : bit;
SIGNAL \MY_TIMER:TimerUDB:cs_addr_2\ : bit;
SIGNAL \MY_TIMER:TimerUDB:cs_addr_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:cs_addr_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:zeros_3\ : bit;
SIGNAL \MY_TIMER:TimerUDB:zeros_2\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:nc0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:nc3\ : bit;
SIGNAL \MY_TIMER:TimerUDB:nc4\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \MY_TIMER:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \MY_TIMER:Net_102\ : bit;
SIGNAL \MY_TIMER:Net_266\ : bit;
SIGNAL Net_6117 : bit;
SIGNAL \UART_RS485:Net_61\ : bit;
SIGNAL Net_124 : bit;
SIGNAL \UART_RS485:BUART:clock_op\ : bit;
SIGNAL \UART_RS485:BUART:reset_reg\ : bit;
SIGNAL Net_332 : bit;
SIGNAL \UART_RS485:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_RS485:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_RS485:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_RS485:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_RS485:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_RS485:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_RS485:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_RS485:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_RS485:BUART:reset_sr\ : bit;
SIGNAL \UART_RS485:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_2627 : bit;
SIGNAL \UART_RS485:BUART:txn\ : bit;
SIGNAL Net_333 : bit;
SIGNAL \UART_RS485:BUART:tx_interrupt_out\ : bit;
SIGNAL \UART_RS485:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_RS485:BUART:tx_state_1\ : bit;
SIGNAL \UART_RS485:BUART:tx_state_0\ : bit;
SIGNAL \UART_RS485:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:tx_shift_out\ : bit;
SIGNAL \UART_RS485:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_RS485:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:counter_load_not\ : bit;
SIGNAL \UART_RS485:BUART:tx_state_2\ : bit;
SIGNAL \UART_RS485:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_RS485:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_RS485:BUART:sc_out_7\ : bit;
SIGNAL \UART_RS485:BUART:sc_out_6\ : bit;
SIGNAL \UART_RS485:BUART:sc_out_5\ : bit;
SIGNAL \UART_RS485:BUART:sc_out_4\ : bit;
SIGNAL \UART_RS485:BUART:sc_out_3\ : bit;
SIGNAL \UART_RS485:BUART:sc_out_2\ : bit;
SIGNAL \UART_RS485:BUART:sc_out_1\ : bit;
SIGNAL \UART_RS485:BUART:sc_out_0\ : bit;
SIGNAL \UART_RS485:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_RS485:BUART:tx_status_6\ : bit;
SIGNAL \UART_RS485:BUART:tx_status_5\ : bit;
SIGNAL \UART_RS485:BUART:tx_status_4\ : bit;
SIGNAL \UART_RS485:BUART:tx_status_0\ : bit;
SIGNAL \UART_RS485:BUART:tx_status_1\ : bit;
SIGNAL \UART_RS485:BUART:tx_status_2\ : bit;
SIGNAL \UART_RS485:BUART:tx_status_3\ : bit;
SIGNAL Net_6020 : bit;
SIGNAL \UART_RS485:BUART:tx_bitclk\ : bit;
SIGNAL \UART_RS485:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_RS485:BUART:tx_mark\ : bit;
SIGNAL \UART_RS485:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_RS485:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_RS485:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_RS485:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_1\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_0\ : bit;
SIGNAL \UART_RS485:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_RS485:BUART:rx_postpoll\ : bit;
SIGNAL \UART_RS485:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:hd_shift_out\ : bit;
SIGNAL \UART_RS485:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_RS485:BUART:rx_fifofull\ : bit;
SIGNAL \UART_RS485:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_RS485:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:rx_counter_load\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_3\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_2\ : bit;
SIGNAL \UART_RS485:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_RS485:BUART:rx_count_2\ : bit;
SIGNAL \UART_RS485:BUART:rx_count_1\ : bit;
SIGNAL \UART_RS485:BUART:rx_count_0\ : bit;
SIGNAL \UART_RS485:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_RS485:BUART:rx_count_6\ : bit;
SIGNAL \UART_RS485:BUART:rx_count_5\ : bit;
SIGNAL \UART_RS485:BUART:rx_count_4\ : bit;
SIGNAL \UART_RS485:BUART:rx_count_3\ : bit;
SIGNAL \UART_RS485:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_RS485:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_RS485:BUART:rx_bitclk\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_stop1_reg\ : bit;
SIGNAL Net_6196 : bit;
SIGNAL \UART_RS485:BUART:rx_status_0\ : bit;
SIGNAL \UART_RS485:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_RS485:BUART:rx_status_1\ : bit;
SIGNAL \UART_RS485:BUART:rx_break_status\ : bit;
SIGNAL \UART_RS485:BUART:rx_status_2\ : bit;
SIGNAL \UART_RS485:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_RS485:BUART:rx_status_3\ : bit;
SIGNAL \UART_RS485:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_RS485:BUART:rx_status_4\ : bit;
SIGNAL \UART_RS485:BUART:rx_status_5\ : bit;
SIGNAL \UART_RS485:BUART:rx_status_6\ : bit;
SIGNAL \UART_RS485:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_331 : bit;
SIGNAL \UART_RS485:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_RS485:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART_RS485:BUART:rx_break_detect\ : bit;
SIGNAL \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \UART_RS485:BUART:rx_address_detected\ : bit;
SIGNAL \UART_RS485:BUART:rx_last\ : bit;
SIGNAL \UART_RS485:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODIN1_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODIN1_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODIN1_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newa_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODIN1_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:newb_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:dataa_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:datab_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:lta_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_1:g2:a0:gta_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g1:a0:newa_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g1:a0:newb_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g1:a0:dataa_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g1:a0:datab_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g1:a0:xeq\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g1:a0:xneq\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g1:a0:xlt\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g1:a0:xlte\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g1:a0:xgt\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:g1:a0:xgte\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:lt\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:MODULE_2:lt\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:eq\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:MODULE_2:eq\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:gt\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:MODULE_2:gt\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:gte\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:MODULE_2:gte\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:MODULE_2:lte\ : bit;
ATTRIBUTE port_state_att of \UART_RS485:BUART:sRX:MODULE_2:lte\:SIGNAL IS 2;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODIN2_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODIN2_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODIN2_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODIN2_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_6\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_5\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_4\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_3\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_2\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_RS485:BUART:sRX:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL tmpOE__RS485_RX_net_0 : bit;
SIGNAL tmpIO_0__RS485_RX_net_0 : bit;
TERMINAL tmpSIOVREF__RS485_RX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RS485_RX_net_0 : bit;
SIGNAL tmpOE__RS485_TX_net_0 : bit;
SIGNAL tmpFB_0__RS485_TX_net_0 : bit;
SIGNAL tmpIO_0__RS485_TX_net_0 : bit;
TERMINAL tmpSIOVREF__RS485_TX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RS485_TX_net_0 : bit;
SIGNAL tmpOE__RS_485_EN_net_0 : bit;
SIGNAL tmpFB_0__RS_485_EN_net_0 : bit;
SIGNAL tmpIO_0__RS_485_EN_net_0 : bit;
TERMINAL tmpSIOVREF__RS_485_EN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RS_485_EN_net_0 : bit;
SIGNAL Net_2711 : bit;
SIGNAL \CYCLES_TIMER:Net_260\ : bit;
SIGNAL \CYCLES_TIMER:Net_266\ : bit;
SIGNAL Net_3872 : bit;
SIGNAL \CYCLES_TIMER:Net_51\ : bit;
SIGNAL \CYCLES_TIMER:Net_261\ : bit;
SIGNAL \CYCLES_TIMER:Net_57\ : bit;
SIGNAL Net_3874 : bit;
SIGNAL Net_345 : bit;
SIGNAL \CYCLES_TIMER:Net_102\ : bit;
SIGNAL \SD:SPI0:Net_276\ : bit;
SIGNAL \SD:Net_19\ : bit;
SIGNAL \SD:SPI0:BSPIM:clk_fin\ : bit;
SIGNAL \SD:SPI0:BSPIM:load_rx_data\ : bit;
SIGNAL \SD:SPI0:BSPIM:dpcounter_one\ : bit;
SIGNAL \SD:SPI0:BSPIM:pol_supprt\ : bit;
SIGNAL \SD:SPI0:BSPIM:miso_to_dp\ : bit;
SIGNAL \SD:SPI0:Net_244\ : bit;
SIGNAL \SD:SPI0:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SD:SPI0:BSPIM:so_send\ : bit;
SIGNAL \SD:SPI0:BSPIM:so_send_reg\ : bit;
SIGNAL \SD:Net_10\ : bit;
SIGNAL \SD:SPI0:BSPIM:mosi_fin\ : bit;
SIGNAL \SD:SPI0:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \SD:SPI0:BSPIM:state_2\ : bit;
SIGNAL \SD:SPI0:BSPIM:state_1\ : bit;
SIGNAL \SD:SPI0:BSPIM:state_0\ : bit;
SIGNAL \SD:SPI0:BSPIM:mosi_from_dp\ : bit;
SIGNAL \SD:Net_1\ : bit;
SIGNAL \SD:SPI0:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SD:SPI0:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SD:SPI0:BSPIM:pre_mosi\ : bit;
SIGNAL \SD:SPI0:BSPIM:count_4\ : bit;
SIGNAL \SD:SPI0:BSPIM:count_3\ : bit;
SIGNAL \SD:SPI0:BSPIM:count_2\ : bit;
SIGNAL \SD:SPI0:BSPIM:count_1\ : bit;
SIGNAL \SD:SPI0:BSPIM:count_0\ : bit;
SIGNAL \SD:SPI0:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SD:SPI0:BSPIM:mosi_reg\ : bit;
SIGNAL \SD:SPI0:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SD:SPI0:BSPIM:load_cond\ : bit;
SIGNAL \SD:SPI0:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SD:SPI0:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SD:SPI0:BSPIM:tx_status_0\ : bit;
SIGNAL \SD:SPI0:BSPIM:tx_status_1\ : bit;
SIGNAL \SD:SPI0:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SD:SPI0:BSPIM:tx_status_2\ : bit;
SIGNAL \SD:SPI0:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SD:SPI0:BSPIM:tx_status_3\ : bit;
SIGNAL \SD:SPI0:BSPIM:tx_status_4\ : bit;
SIGNAL \SD:SPI0:BSPIM:rx_status_4\ : bit;
SIGNAL \SD:SPI0:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SD:SPI0:BSPIM:rx_status_5\ : bit;
SIGNAL \SD:SPI0:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SD:SPI0:BSPIM:rx_status_6\ : bit;
SIGNAL \SD:SPI0:BSPIM:tx_status_6\ : bit;
SIGNAL \SD:SPI0:BSPIM:tx_status_5\ : bit;
SIGNAL \SD:SPI0:BSPIM:rx_status_3\ : bit;
SIGNAL \SD:SPI0:BSPIM:rx_status_2\ : bit;
SIGNAL \SD:SPI0:BSPIM:rx_status_1\ : bit;
SIGNAL \SD:SPI0:BSPIM:rx_status_0\ : bit;
SIGNAL \SD:SPI0:BSPIM:control_7\ : bit;
SIGNAL \SD:SPI0:BSPIM:control_6\ : bit;
SIGNAL \SD:SPI0:BSPIM:control_5\ : bit;
SIGNAL \SD:SPI0:BSPIM:control_4\ : bit;
SIGNAL \SD:SPI0:BSPIM:control_3\ : bit;
SIGNAL \SD:SPI0:BSPIM:control_2\ : bit;
SIGNAL \SD:SPI0:BSPIM:control_1\ : bit;
SIGNAL \SD:SPI0:BSPIM:control_0\ : bit;
SIGNAL \SD:SPI0:Net_253\ : bit;
SIGNAL \SD:SPI0:Net_273\ : bit;
SIGNAL \SD:SPI0:BSPIM:ld_ident\ : bit;
SIGNAL \SD:SPI0:BSPIM:cnt_enable\ : bit;
SIGNAL \SD:Net_22\ : bit;
SIGNAL \SD:SPI0:BSPIM:count_6\ : bit;
SIGNAL \SD:SPI0:BSPIM:count_5\ : bit;
SIGNAL \SD:SPI0:BSPIM:cnt_tc\ : bit;
SIGNAL \SD:Net_5\ : bit;
SIGNAL \SD:Net_3\ : bit;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SD:SPI0:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SD:SPI0:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SD:Net_16\ : bit;
SIGNAL \SD:SPI0:Net_274\ : bit;
SIGNAL \SD:tmpOE__mosi0_net_0\ : bit;
SIGNAL \SD:tmpFB_0__mosi0_net_0\ : bit;
SIGNAL \SD:tmpIO_0__mosi0_net_0\ : bit;
TERMINAL \SD:tmpSIOVREF__mosi0_net_0\ : bit;
SIGNAL \SD:tmpINTERRUPT_0__mosi0_net_0\ : bit;
SIGNAL \SD:tmpOE__miso0_net_0\ : bit;
SIGNAL \SD:tmpIO_0__miso0_net_0\ : bit;
TERMINAL \SD:tmpSIOVREF__miso0_net_0\ : bit;
SIGNAL \SD:tmpINTERRUPT_0__miso0_net_0\ : bit;
SIGNAL \SD:Net_2\ : bit;
SIGNAL \SD:tmpOE__sclk0_net_0\ : bit;
SIGNAL \SD:tmpFB_0__sclk0_net_0\ : bit;
SIGNAL \SD:tmpIO_0__sclk0_net_0\ : bit;
TERMINAL \SD:tmpSIOVREF__sclk0_net_0\ : bit;
SIGNAL \SD:tmpINTERRUPT_0__sclk0_net_0\ : bit;
SIGNAL \SD:tmpOE__SPI0_CS_net_0\ : bit;
SIGNAL \SD:tmpFB_0__SPI0_CS_net_0\ : bit;
SIGNAL \SD:tmpIO_0__SPI0_CS_net_0\ : bit;
TERMINAL \SD:tmpSIOVREF__SPI0_CS_net_0\ : bit;
SIGNAL \SD:tmpINTERRUPT_0__SPI0_CS_net_0\ : bit;
SIGNAL tmpOE__CS_RTC_net_0 : bit;
SIGNAL tmpFB_0__CS_RTC_net_0 : bit;
SIGNAL tmpIO_0__CS_RTC_net_0 : bit;
TERMINAL tmpSIOVREF__CS_RTC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CS_RTC_net_0 : bit;
SIGNAL tmpOE__CLK_RTC_net_0 : bit;
SIGNAL tmpFB_0__CLK_RTC_net_0 : bit;
SIGNAL tmpIO_0__CLK_RTC_net_0 : bit;
TERMINAL tmpSIOVREF__CLK_RTC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CLK_RTC_net_0 : bit;
SIGNAL tmpOE__MOSI_RTC_net_0 : bit;
SIGNAL tmpFB_0__MOSI_RTC_net_0 : bit;
SIGNAL tmpIO_0__MOSI_RTC_net_0 : bit;
TERMINAL tmpSIOVREF__MOSI_RTC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOSI_RTC_net_0 : bit;
SIGNAL tmpOE__MISO_RTC_net_0 : bit;
SIGNAL tmpFB_0__MISO_RTC_net_0 : bit;
SIGNAL tmpIO_0__MISO_RTC_net_0 : bit;
TERMINAL tmpSIOVREF__MISO_RTC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MISO_RTC_net_0 : bit;
SIGNAL Net_10801 : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_31\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_30\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_29\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_28\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_27\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_26\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_25\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_24\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_23\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_22\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_21\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_20\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_19\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_18\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_17\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_16\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_15\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_14\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_13\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_12\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_11\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_10\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_9\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_8\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_7\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_6\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_5\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_4\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_3\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_2\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_1\ : bit;
SIGNAL \BasicCounter:MODULE_4:b_0\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \BasicCounter:MODIN3_1\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \BasicCounter:MODIN3_0\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \BasicCounter:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \ADC_SOC:clk\ : bit;
SIGNAL \ADC_SOC:rst\ : bit;
SIGNAL \ADC_SOC:control_out_0\ : bit;
SIGNAL Net_10964 : bit;
SIGNAL \ADC_SOC:control_out_1\ : bit;
SIGNAL Net_10965 : bit;
SIGNAL \ADC_SOC:control_out_2\ : bit;
SIGNAL Net_10966 : bit;
SIGNAL \ADC_SOC:control_out_3\ : bit;
SIGNAL Net_10967 : bit;
SIGNAL \ADC_SOC:control_out_4\ : bit;
SIGNAL Net_10968 : bit;
SIGNAL \ADC_SOC:control_out_5\ : bit;
SIGNAL Net_10969 : bit;
SIGNAL \ADC_SOC:control_out_6\ : bit;
SIGNAL Net_10970 : bit;
SIGNAL \ADC_SOC:control_out_7\ : bit;
SIGNAL \ADC_SOC:control_7\ : bit;
SIGNAL \ADC_SOC:control_6\ : bit;
SIGNAL \ADC_SOC:control_5\ : bit;
SIGNAL \ADC_SOC:control_4\ : bit;
SIGNAL \ADC_SOC:control_3\ : bit;
SIGNAL \ADC_SOC:control_2\ : bit;
SIGNAL \ADC_SOC:control_1\ : bit;
SIGNAL \ADC_SOC:control_0\ : bit;
SIGNAL Net_5290 : bit;
SIGNAL \ADC_STATUS:status_0\ : bit;
SIGNAL \ADC_STATUS:status_1\ : bit;
SIGNAL \ADC_STATUS:status_2\ : bit;
SIGNAL \ADC_STATUS:status_3\ : bit;
SIGNAL \ADC_STATUS:status_4\ : bit;
SIGNAL \ADC_STATUS:status_5\ : bit;
SIGNAL \ADC_STATUS:status_6\ : bit;
SIGNAL \ADC_STATUS:status_7\ : bit;
SIGNAL tmpOE__PUMP_net_0 : bit;
SIGNAL Net_14627 : bit;
SIGNAL tmpFB_0__PUMP_net_0 : bit;
SIGNAL tmpIO_0__PUMP_net_0 : bit;
TERMINAL tmpSIOVREF__PUMP_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PUMP_net_0 : bit;
SIGNAL tmpOE__MASTER_MODE_FLAG_net_0 : bit;
SIGNAL Net_11144 : bit;
SIGNAL tmpIO_0__MASTER_MODE_FLAG_net_0 : bit;
TERMINAL tmpSIOVREF__MASTER_MODE_FLAG_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MASTER_MODE_FLAG_net_0 : bit;
SIGNAL \PWM_PUMP:PWMUDB:km_run\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_10350 : bit;
SIGNAL \PWM_PUMP:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:control_7\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:control_6\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:control_5\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:control_4\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:control_3\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:control_2\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:control_1\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:control_0\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_PUMP:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_PUMP:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_PUMP:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_PUMP:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_PUMP:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_PUMP:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_PUMP:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_PUMP:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_PUMP:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_PUMP:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_PUMP:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_PUMP:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_PUMP:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_PUMP:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_PUMP:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_PUMP:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_PUMP:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_PUMP:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PUMP:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_PUMP:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PUMP:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_PUMP:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PUMP:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_PUMP:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PUMP:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_PUMP:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PUMP:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_PUMP:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PUMP:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_PUMP:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PUMP:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_PUMP:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PUMP:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_PUMP:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PUMP:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_PUMP:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PUMP:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_PUMP:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PUMP:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_PUMP:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PUMP:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_PUMP:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PUMP:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_PUMP:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PUMP:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_PUMP:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PUMP:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_PUMP:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_PUMP:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_PUMP:PWMUDB:compare1\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:compare2\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_PUMP:Net_101\ : bit;
SIGNAL \PWM_PUMP:Net_96\ : bit;
SIGNAL Net_11825 : bit;
SIGNAL Net_11826 : bit;
SIGNAL \PWM_PUMP:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_31\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_30\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_29\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_28\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_27\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_26\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_25\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_24\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_23\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_22\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_21\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_20\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_19\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_18\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_17\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_16\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_15\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_14\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_13\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_12\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_11\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_10\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_9\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_8\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_7\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_6\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_5\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_4\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_3\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_2\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_1\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:b_0\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_31\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_30\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_29\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_28\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_27\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_26\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_25\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_24\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_23\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_22\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_21\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_20\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_19\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_18\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_17\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_16\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_15\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_14\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_13\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_12\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_11\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_10\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_9\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_8\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_7\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_6\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_5\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_4\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_3\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_2\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_1\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODIN4_1\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:a_0\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODIN4_0\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_31\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_30\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_29\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_28\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_27\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_26\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_25\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_24\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_23\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_22\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_21\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_20\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_19\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_18\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_17\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_16\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_15\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_14\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_13\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_12\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_11\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_10\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_9\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_8\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_7\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_6\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_5\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_4\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_3\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_2\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_1\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:b_0\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_31\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_30\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_29\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_28\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_27\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_26\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_25\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_24\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_23\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_22\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_21\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_20\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_19\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_18\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_17\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_16\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_15\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_14\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_13\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_12\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_11\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_10\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_9\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_8\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_7\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_6\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_5\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_4\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_3\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_2\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_1\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:s_0\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_11821 : bit;
SIGNAL \PWM_PUMP:Net_55\ : bit;
SIGNAL Net_11827 : bit;
SIGNAL \PWM_PUMP:Net_113\ : bit;
SIGNAL \PWM_PUMP:Net_107\ : bit;
SIGNAL \PWM_PUMP:Net_114\ : bit;
TERMINAL \ADC:Net_244\ : bit;
TERMINAL \ADC:Net_690\ : bit;
TERMINAL \ADC:Net_35\ : bit;
TERMINAL \ADC:Net_34\ : bit;
TERMINAL \ADC:Net_677\ : bit;
TERMINAL \ADC:Net_20\ : bit;
SIGNAL \ADC:Net_488\ : bit;
TERMINAL \ADC:Net_520\ : bit;
SIGNAL \ADC:Net_481\ : bit;
SIGNAL \ADC:Net_482\ : bit;
SIGNAL \ADC:mod_reset\ : bit;
SIGNAL \ADC:Net_93\ : bit;
TERMINAL \ADC:Net_573\ : bit;
TERMINAL \ADC:Net_41\ : bit;
TERMINAL \ADC:Net_109\ : bit;
SIGNAL \ADC:aclock\ : bit;
SIGNAL \ADC:mod_dat_3\ : bit;
SIGNAL \ADC:mod_dat_2\ : bit;
SIGNAL \ADC:mod_dat_1\ : bit;
SIGNAL \ADC:mod_dat_0\ : bit;
SIGNAL \ADC:Net_245_7\ : bit;
SIGNAL \ADC:Net_245_6\ : bit;
SIGNAL \ADC:Net_245_5\ : bit;
SIGNAL \ADC:Net_245_4\ : bit;
SIGNAL \ADC:Net_245_3\ : bit;
SIGNAL \ADC:Net_245_2\ : bit;
SIGNAL \ADC:Net_245_1\ : bit;
SIGNAL \ADC:Net_245_0\ : bit;
TERMINAL \ADC:Net_352\ : bit;
TERMINAL \ADC:Net_257\ : bit;
TERMINAL \ADC:Net_249\ : bit;
SIGNAL \ADC:Net_250\ : bit;
SIGNAL \ADC:Net_252\ : bit;
SIGNAL \ADC:Net_268\ : bit;
SIGNAL \ADC:Net_270\ : bit;
SIGNAL \MY_TIMER_REG:clk\ : bit;
SIGNAL \MY_TIMER_REG:rst\ : bit;
SIGNAL \MY_TIMER_REG:control_out_0\ : bit;
SIGNAL Net_8135 : bit;
SIGNAL \MY_TIMER_REG:control_out_1\ : bit;
SIGNAL Net_8136 : bit;
SIGNAL \MY_TIMER_REG:control_out_2\ : bit;
SIGNAL Net_8137 : bit;
SIGNAL \MY_TIMER_REG:control_out_3\ : bit;
SIGNAL Net_8139 : bit;
SIGNAL \MY_TIMER_REG:control_out_4\ : bit;
SIGNAL Net_8140 : bit;
SIGNAL \MY_TIMER_REG:control_out_5\ : bit;
SIGNAL Net_8141 : bit;
SIGNAL \MY_TIMER_REG:control_out_6\ : bit;
SIGNAL Net_8142 : bit;
SIGNAL \MY_TIMER_REG:control_out_7\ : bit;
SIGNAL \MY_TIMER_REG:control_7\ : bit;
SIGNAL \MY_TIMER_REG:control_6\ : bit;
SIGNAL \MY_TIMER_REG:control_5\ : bit;
SIGNAL \MY_TIMER_REG:control_4\ : bit;
SIGNAL \MY_TIMER_REG:control_3\ : bit;
SIGNAL \MY_TIMER_REG:control_2\ : bit;
SIGNAL \MY_TIMER_REG:control_1\ : bit;
SIGNAL \MY_TIMER_REG:control_0\ : bit;
SIGNAL tmpOE__VALVE_net_0 : bit;
SIGNAL tmpFB_0__VALVE_net_0 : bit;
SIGNAL tmpIO_0__VALVE_net_0 : bit;
TERMINAL tmpSIOVREF__VALVE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__VALVE_net_0 : bit;
SIGNAL tmpOE__VT_1A_net_0 : bit;
SIGNAL Net_10747 : bit;
SIGNAL tmpFB_0__VT_1A_net_0 : bit;
SIGNAL tmpIO_0__VT_1A_net_0 : bit;
TERMINAL tmpSIOVREF__VT_1A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__VT_1A_net_0 : bit;
SIGNAL \PWM_VT:PWMUDB:km_run\ : bit;
SIGNAL \PWM_VT:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_VT:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_VT:PWMUDB:control_7\ : bit;
SIGNAL \PWM_VT:PWMUDB:control_6\ : bit;
SIGNAL \PWM_VT:PWMUDB:control_5\ : bit;
SIGNAL \PWM_VT:PWMUDB:control_4\ : bit;
SIGNAL \PWM_VT:PWMUDB:control_3\ : bit;
SIGNAL \PWM_VT:PWMUDB:control_2\ : bit;
SIGNAL \PWM_VT:PWMUDB:control_1\ : bit;
SIGNAL \PWM_VT:PWMUDB:control_0\ : bit;
SIGNAL \PWM_VT:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_VT:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_VT:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_VT:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_VT:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_VT:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_VT:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_VT:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_VT:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_VT:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_VT:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_VT:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_VT:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_VT:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_VT:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_VT:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_VT:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_VT:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_10360 : bit;
SIGNAL \PWM_VT:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_VT:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_VT:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_VT:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_VT:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_VT:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_VT:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_VT:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_VT:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_VT:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_VT:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_VT:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_VT:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_VT:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_VT:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_1\ : bit;
SIGNAL \PWM_VT:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_0\ : bit;
SIGNAL \PWM_VT:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_VT:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_VT:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_VT:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_VT:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_VT:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_VT:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_VT:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_VT:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_VT:PWMUDB:nc2\ : bit;
SIGNAL \PWM_VT:PWMUDB:nc3\ : bit;
SIGNAL \PWM_VT:PWMUDB:nc1\ : bit;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:nc4\ : bit;
SIGNAL \PWM_VT:PWMUDB:nc5\ : bit;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:nc6\ : bit;
SIGNAL \PWM_VT:PWMUDB:nc7\ : bit;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM_VT:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_VT:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_VT:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_VT:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM_VT:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM_VT:PWMUDB:compare1\ : bit;
SIGNAL \PWM_VT:PWMUDB:compare2\ : bit;
SIGNAL \PWM_VT:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_VT:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_VT:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_VT:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_VT:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_VT:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_VT:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_VT:Net_101\ : bit;
SIGNAL \PWM_VT:Net_96\ : bit;
SIGNAL Net_10358 : bit;
SIGNAL Net_10359 : bit;
SIGNAL \PWM_VT:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_VT:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_VT:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODIN5_1\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODIN5_0\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_31\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_30\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_29\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_28\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_27\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_26\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_25\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_24\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_23\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_22\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_21\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_20\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_19\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_18\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_17\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_16\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_15\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_14\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_13\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_12\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_11\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_10\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_9\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_8\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_7\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_6\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_5\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_4\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_3\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \PWM_VT:PWMUDB:add_vi_vv_MODGEN_8_2\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_10448 : bit;
SIGNAL Net_10444 : bit;
SIGNAL \PWM_VT:Net_55\ : bit;
SIGNAL Net_10449 : bit;
SIGNAL \PWM_VT:Net_113\ : bit;
SIGNAL \PWM_VT:Net_107\ : bit;
SIGNAL \PWM_VT:Net_114\ : bit;
SIGNAL tmpOE__VT_1B_net_0 : bit;
SIGNAL Net_10763 : bit;
SIGNAL tmpFB_0__VT_1B_net_0 : bit;
SIGNAL tmpIO_0__VT_1B_net_0 : bit;
TERMINAL tmpSIOVREF__VT_1B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__VT_1B_net_0 : bit;
SIGNAL \VT1_DIR:clk\ : bit;
SIGNAL \VT1_DIR:rst\ : bit;
SIGNAL Net_10364 : bit;
SIGNAL \VT1_DIR:control_out_0\ : bit;
SIGNAL Net_10365 : bit;
SIGNAL \VT1_DIR:control_out_1\ : bit;
SIGNAL Net_10366 : bit;
SIGNAL \VT1_DIR:control_out_2\ : bit;
SIGNAL Net_10367 : bit;
SIGNAL \VT1_DIR:control_out_3\ : bit;
SIGNAL Net_10368 : bit;
SIGNAL \VT1_DIR:control_out_4\ : bit;
SIGNAL Net_10369 : bit;
SIGNAL \VT1_DIR:control_out_5\ : bit;
SIGNAL Net_10370 : bit;
SIGNAL \VT1_DIR:control_out_6\ : bit;
SIGNAL Net_10371 : bit;
SIGNAL \VT1_DIR:control_out_7\ : bit;
SIGNAL \VT1_DIR:control_7\ : bit;
SIGNAL \VT1_DIR:control_6\ : bit;
SIGNAL \VT1_DIR:control_5\ : bit;
SIGNAL \VT1_DIR:control_4\ : bit;
SIGNAL \VT1_DIR:control_3\ : bit;
SIGNAL \VT1_DIR:control_2\ : bit;
SIGNAL \VT1_DIR:control_1\ : bit;
SIGNAL \VT1_DIR:control_0\ : bit;
SIGNAL Net_10373 : bit;
SIGNAL tmpOE__VT_2A_net_0 : bit;
SIGNAL Net_10749 : bit;
SIGNAL tmpFB_0__VT_2A_net_0 : bit;
SIGNAL tmpIO_0__VT_2A_net_0 : bit;
TERMINAL tmpSIOVREF__VT_2A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__VT_2A_net_0 : bit;
SIGNAL tmpOE__VT_2B_net_0 : bit;
SIGNAL Net_10755 : bit;
SIGNAL tmpFB_0__VT_2B_net_0 : bit;
SIGNAL tmpIO_0__VT_2B_net_0 : bit;
TERMINAL tmpSIOVREF__VT_2B_net_0 : bit;
SIGNAL tmpINTERRUPT_0__VT_2B_net_0 : bit;
SIGNAL Net_10374 : bit;
SIGNAL Net_10375 : bit;
SIGNAL \VT2_DIR:clk\ : bit;
SIGNAL \VT2_DIR:rst\ : bit;
SIGNAL \VT2_DIR:control_out_0\ : bit;
SIGNAL Net_10377 : bit;
SIGNAL \VT2_DIR:control_out_1\ : bit;
SIGNAL Net_10378 : bit;
SIGNAL \VT2_DIR:control_out_2\ : bit;
SIGNAL Net_10379 : bit;
SIGNAL \VT2_DIR:control_out_3\ : bit;
SIGNAL Net_10380 : bit;
SIGNAL \VT2_DIR:control_out_4\ : bit;
SIGNAL Net_10381 : bit;
SIGNAL \VT2_DIR:control_out_5\ : bit;
SIGNAL Net_10382 : bit;
SIGNAL \VT2_DIR:control_out_6\ : bit;
SIGNAL Net_10383 : bit;
SIGNAL \VT2_DIR:control_out_7\ : bit;
SIGNAL \VT2_DIR:control_7\ : bit;
SIGNAL \VT2_DIR:control_6\ : bit;
SIGNAL \VT2_DIR:control_5\ : bit;
SIGNAL \VT2_DIR:control_4\ : bit;
SIGNAL \VT2_DIR:control_3\ : bit;
SIGNAL \VT2_DIR:control_2\ : bit;
SIGNAL \VT2_DIR:control_1\ : bit;
SIGNAL \VT2_DIR:control_0\ : bit;
SIGNAL tmpOE__LED_RED_net_0 : bit;
SIGNAL tmpFB_0__LED_RED_net_0 : bit;
SIGNAL tmpIO_0__LED_RED_net_0 : bit;
TERMINAL tmpSIOVREF__LED_RED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_RED_net_0 : bit;
SIGNAL tmpOE__Battery_flag_net_0 : bit;
SIGNAL Net_11846 : bit;
SIGNAL tmpIO_0__Battery_flag_net_0 : bit;
TERMINAL tmpSIOVREF__Battery_flag_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Battery_flag_net_0 : bit;
SIGNAL \MODULE_7:g1:a0:newa_1\ : bit;
SIGNAL MODIN6_1 : bit;
SIGNAL \MODULE_7:g1:a0:newa_0\ : bit;
SIGNAL MODIN6_0 : bit;
SIGNAL \MODULE_7:g1:a0:newb_1\ : bit;
SIGNAL MODIN7_1 : bit;
SIGNAL \MODULE_7:g1:a0:newb_0\ : bit;
SIGNAL MODIN7_0 : bit;
SIGNAL \MODULE_7:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_7:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_7:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_7:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_7:g1:a0:xeq\ : bit;
SIGNAL \MODULE_7:g1:a0:xneq\ : bit;
SIGNAL \MODULE_7:g1:a0:xlt\ : bit;
SIGNAL \MODULE_7:g1:a0:xlte\ : bit;
SIGNAL \MODULE_7:g1:a0:xgt\ : bit;
SIGNAL \MODULE_7:g1:a0:xgte\ : bit;
SIGNAL \MODULE_7:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:lt\:SIGNAL IS 2;
SIGNAL \MODULE_7:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:gt\:SIGNAL IS 2;
SIGNAL \MODULE_7:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:gte\:SIGNAL IS 2;
SIGNAL \MODULE_7:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:lte\:SIGNAL IS 2;
SIGNAL \MODULE_7:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_7:neq\:SIGNAL IS 2;
SIGNAL \MODULE_8:g1:a0:newa_1\ : bit;
SIGNAL MODIN8_1 : bit;
SIGNAL \MODULE_8:g1:a0:newa_0\ : bit;
SIGNAL MODIN8_0 : bit;
SIGNAL \MODULE_8:g1:a0:newb_1\ : bit;
SIGNAL MODIN9_1 : bit;
SIGNAL \MODULE_8:g1:a0:newb_0\ : bit;
SIGNAL MODIN9_0 : bit;
SIGNAL \MODULE_8:g1:a0:dataa_1\ : bit;
SIGNAL \MODULE_8:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_1\ : bit;
SIGNAL \MODULE_8:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_8:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_8:g1:a0:xeq\ : bit;
SIGNAL \MODULE_8:g1:a0:xneq\ : bit;
SIGNAL \MODULE_8:g1:a0:xlt\ : bit;
SIGNAL \MODULE_8:g1:a0:xlte\ : bit;
SIGNAL \MODULE_8:g1:a0:xgt\ : bit;
SIGNAL \MODULE_8:g1:a0:xgte\ : bit;
SIGNAL \MODULE_8:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_8:lt\:SIGNAL IS 2;
SIGNAL \MODULE_8:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_8:gt\:SIGNAL IS 2;
SIGNAL \MODULE_8:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_8:gte\:SIGNAL IS 2;
SIGNAL \MODULE_8:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_8:lte\:SIGNAL IS 2;
SIGNAL \MODULE_8:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_8:neq\:SIGNAL IS 2;
SIGNAL cy_srff_3D : bit;
SIGNAL cy_srff_2D : bit;
SIGNAL AMuxHw_Decoder_old_id_1D : bit;
SIGNAL Net_5190_1D : bit;
SIGNAL AMuxHw_Decoder_old_id_0D : bit;
SIGNAL Net_5190_0D : bit;
SIGNAL AMuxHw_Decoder_one_hot_0D : bit;
SIGNAL AMuxHw_Decoder_one_hot_1D : bit;
SIGNAL AMuxHw_Decoder_one_hot_2D : bit;
SIGNAL cy_srff_1D : bit;
SIGNAL \MY_TIMER:TimerUDB:capture_last\\D\ : bit;
SIGNAL \MY_TIMER:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \MY_TIMER:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \MY_TIMER:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \UART_RS485:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_RS485:BUART:txn\\D\ : bit;
SIGNAL \UART_RS485:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_RS485:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_RS485:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_6020D : bit;
SIGNAL \UART_RS485:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_RS485:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_RS485:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_RS485:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_break_detect\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_last\\D\ : bit;
SIGNAL \UART_RS485:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \SD:SPI0:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SD:SPI0:BSPIM:state_2\\D\ : bit;
SIGNAL \SD:SPI0:BSPIM:state_1\\D\ : bit;
SIGNAL \SD:SPI0:BSPIM:state_0\\D\ : bit;
SIGNAL \SD:Net_1\\D\ : bit;
SIGNAL \SD:SPI0:BSPIM:mosi_hs_reg\\D\ : bit;
SIGNAL \SD:SPI0:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SD:SPI0:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SD:SPI0:BSPIM:load_cond\\D\ : bit;
SIGNAL \SD:SPI0:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SD:SPI0:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SD:SPI0:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SD:SPI0:BSPIM:cnt_enable\\D\ : bit;
SIGNAL \SD:Net_22\\D\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_PUMP:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_VT:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_VT:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_VT:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_VT:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_VT:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_VT:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_VT:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_VT:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_VT:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_VT:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_VT:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_VT:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__LED_GREEN_net_0 <=  ('1') ;

cy_srff_3D <= ((not Net_5460 and Net_4627)
	OR (not Net_5460 and Net_5205));

cy_srff_2D <= ((not Net_2835 and cy_srff_2)
	OR (not Net_2835 and Net_4627));

AMuxHw_Decoder_one_hot_0D <= ((not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and not AMuxHw_Decoder_old_id_0 and not Net_5190_0));

AMuxHw_Decoder_one_hot_1D <= ((not AMuxHw_Decoder_old_id_1 and not Net_5190_1 and AMuxHw_Decoder_old_id_0 and Net_5190_0));

AMuxHw_Decoder_one_hot_2D <= ((not AMuxHw_Decoder_old_id_0 and not Net_5190_0 and AMuxHw_Decoder_old_id_1 and Net_5190_1));

cy_srff_1D <= ((not Net_3334 and cy_srff_1)
	OR (not Net_3334 and Net_3240));

\MY_TIMER:TimerUDB:status_tc\ <= ((\MY_TIMER:TimerUDB:control_7\ and \MY_TIMER:TimerUDB:per_zero\));

Net_2627 <= (not \UART_RS485:BUART:txn\);

\UART_RS485:BUART:counter_load_not\ <= ((not \UART_RS485:BUART:tx_bitclk_enable_pre\ and \UART_RS485:BUART:tx_state_2\)
	OR \UART_RS485:BUART:tx_state_0\
	OR \UART_RS485:BUART:tx_state_1\);

\UART_RS485:BUART:tx_status_0\ <= ((not \UART_RS485:BUART:tx_state_1\ and not \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_bitclk_enable_pre\ and \UART_RS485:BUART:tx_fifo_empty\ and \UART_RS485:BUART:tx_state_2\));

\UART_RS485:BUART:tx_status_2\ <= (not \UART_RS485:BUART:tx_fifo_notfull\);

Net_6020D <= ((not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:tx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:tx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:tx_state_1\));

\UART_RS485:BUART:tx_bitclk\\D\ <= ((not \UART_RS485:BUART:tx_state_2\ and \UART_RS485:BUART:tx_bitclk_enable_pre\)
	OR (\UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_bitclk_enable_pre\)
	OR (\UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_bitclk_enable_pre\));

\UART_RS485:BUART:tx_mark\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:tx_mark\));

\UART_RS485:BUART:tx_state_2\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_2\ and \UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_counter_dp\ and \UART_RS485:BUART:tx_bitclk\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_2\ and \UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_bitclk\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_bitclk_enable_pre\ and \UART_RS485:BUART:tx_state_2\));

\UART_RS485:BUART:tx_state_1\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_1\ and not \UART_RS485:BUART:tx_state_2\ and \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_bitclk\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_2\ and not \UART_RS485:BUART:tx_bitclk\ and \UART_RS485:BUART:tx_state_1\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_bitclk_enable_pre\ and \UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_0\ and not \UART_RS485:BUART:tx_counter_dp\ and \UART_RS485:BUART:tx_state_1\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_state_2\));

\UART_RS485:BUART:tx_state_0\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_1\ and not \UART_RS485:BUART:tx_fifo_empty\ and \UART_RS485:BUART:tx_bitclk_enable_pre\ and \UART_RS485:BUART:tx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_1\ and not \UART_RS485:BUART:tx_state_0\ and not \UART_RS485:BUART:tx_fifo_empty\ and not \UART_RS485:BUART:tx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_bitclk_enable_pre\ and \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_2\ and not \UART_RS485:BUART:tx_bitclk\ and \UART_RS485:BUART:tx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_fifo_empty\ and \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_state_2\));

\UART_RS485:BUART:txn\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_0\ and not \UART_RS485:BUART:tx_shift_out\ and not \UART_RS485:BUART:tx_state_2\ and not \UART_RS485:BUART:tx_counter_dp\ and \UART_RS485:BUART:tx_state_1\ and \UART_RS485:BUART:tx_bitclk\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_1\ and not \UART_RS485:BUART:tx_state_2\ and not \UART_RS485:BUART:tx_bitclk\ and \UART_RS485:BUART:tx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_state_1\ and not \UART_RS485:BUART:tx_shift_out\ and not \UART_RS485:BUART:tx_state_2\ and \UART_RS485:BUART:tx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:tx_bitclk\ and \UART_RS485:BUART:txn\ and \UART_RS485:BUART:tx_state_1\)
	OR (not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:txn\ and \UART_RS485:BUART:tx_state_2\));

\UART_RS485:BUART:tx_parity_bit\\D\ <= ((not \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:txn\ and \UART_RS485:BUART:tx_parity_bit\)
	OR (not \UART_RS485:BUART:tx_state_1\ and not \UART_RS485:BUART:tx_state_0\ and \UART_RS485:BUART:tx_parity_bit\)
	OR \UART_RS485:BUART:tx_parity_bit\);

\UART_RS485:BUART:rx_counter_load\ <= ((not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_0\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_state_2\));

\UART_RS485:BUART:rx_bitclk_pre\ <= ((not \UART_RS485:BUART:rx_count_2\ and not \UART_RS485:BUART:rx_count_1\ and not \UART_RS485:BUART:rx_count_0\));

\UART_RS485:BUART:rx_state_stop1_reg\\D\ <= (not \UART_RS485:BUART:rx_state_2\
	OR not \UART_RS485:BUART:rx_state_3\
	OR \UART_RS485:BUART:rx_state_0\
	OR \UART_RS485:BUART:rx_state_1\);

\UART_RS485:BUART:rx_status_4\ <= ((\UART_RS485:BUART:rx_load_fifo\ and \UART_RS485:BUART:rx_fifofull\));

\UART_RS485:BUART:rx_status_5\ <= ((\UART_RS485:BUART:rx_fifonotempty\ and \UART_RS485:BUART:rx_state_stop1_reg\));

\UART_RS485:BUART:rx_stop_bit_error\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_0\ and not Net_6196 and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_3\ and \UART_RS485:BUART:rx_state_2\));

\UART_RS485:BUART:rx_break_status\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\ and not \UART_RS485:BUART:rx_break_detect\ and \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_2\));

\UART_RS485:BUART:rx_load_fifo\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_state_2\ and not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\ and \UART_RS485:BUART:rx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_0\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_3\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_state_2\ and not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\ and \UART_RS485:BUART:rx_state_0\));

\UART_RS485:BUART:rx_state_3\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_2\ and not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\ and \UART_RS485:BUART:rx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_2\ and not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\ and \UART_RS485:BUART:rx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_3\)
	OR (not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_3\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_state_3\)
	OR (not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_3\));

\UART_RS485:BUART:rx_state_2\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_0\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_state_2\ and not Net_6196 and \UART_RS485:BUART:rx_last\)
	OR (not \UART_RS485:BUART:reset_reg\ and not Net_6196 and not \UART_RS485:BUART:rx_break_detect\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not Net_6196 and not \UART_RS485:BUART:rx_break_detect\ and \UART_RS485:BUART:rx_state_3\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_3\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\ and \UART_RS485:BUART:rx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_0\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_3\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\ and \UART_RS485:BUART:rx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_2\));

\UART_RS485:BUART:rx_state_1\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_0\ and not Net_6196 and not \UART_RS485:BUART:rx_break_detect\ and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_3\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not Net_6196 and not \UART_RS485:BUART:rx_break_detect\ and \UART_RS485:BUART:rx_state_1\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_1\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_state_1\)
	OR (not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_3\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_1\));

\UART_RS485:BUART:rx_state_0\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not Net_6196 and not \UART_RS485:BUART:rx_break_detect\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_count_5\ and \UART_RS485:BUART:rx_count_4\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_count_5\ and \UART_RS485:BUART:rx_count_3\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_count_6\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_3\ and not Net_6196 and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not Net_6196 and not \UART_RS485:BUART:rx_break_detect\ and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_0\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_state_3\));

\UART_RS485:BUART:rx_last\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and Net_6196));

\UART_RS485:BUART:rx_address_detected\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:rx_address_detected\));

\UART_RS485:BUART:rx_parity_bit\\D\ <= ((not \UART_RS485:BUART:rx_state_0\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_parity_bit\)
	OR (\UART_RS485:BUART:rx_state_2\ and Net_6196 and \UART_RS485:BUART:rx_parity_bit\)
	OR \UART_RS485:BUART:rx_parity_bit\);

\UART_RS485:BUART:rx_break_detect\\D\ <= ((not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\ and \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_2\)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_0\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_3\ and Net_6196)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_1\ and not \UART_RS485:BUART:rx_state_3\ and not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_bitclk_enable\ and Net_6196)
	OR (not \UART_RS485:BUART:reset_reg\ and not \UART_RS485:BUART:rx_state_3\ and \UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_state_2\ and Net_6196)
	OR (not \UART_RS485:BUART:rx_bitclk_enable\ and \UART_RS485:BUART:rx_break_detect\)
	OR (\UART_RS485:BUART:reset_reg\ and \UART_RS485:BUART:rx_break_detect\)
	OR (\UART_RS485:BUART:rx_state_3\ and \UART_RS485:BUART:rx_break_detect\)
	OR (not \UART_RS485:BUART:rx_state_2\ and \UART_RS485:BUART:rx_break_detect\)
	OR (\UART_RS485:BUART:rx_state_1\ and \UART_RS485:BUART:rx_break_detect\)
	OR (Net_6196 and \UART_RS485:BUART:rx_break_detect\)
	OR (\UART_RS485:BUART:rx_state_0\ and \UART_RS485:BUART:rx_break_detect\));

\SD:SPI0:BSPIM:load_rx_data\ <= ((not \SD:SPI0:BSPIM:count_4\ and not \SD:SPI0:BSPIM:count_3\ and not \SD:SPI0:BSPIM:count_2\ and not \SD:SPI0:BSPIM:count_1\ and \SD:SPI0:BSPIM:count_0\));

\SD:Net_10\ <= ((not \SD:SPI0:BSPIM:state_0\ and not \SD:Net_1\ and \SD:SPI0:BSPIM:mosi_hs_reg\)
	OR (not \SD:Net_1\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:mosi_hs_reg\)
	OR (not \SD:SPI0:BSPIM:state_2\ and not \SD:Net_1\ and \SD:SPI0:BSPIM:mosi_hs_reg\));

\SD:SPI0:BSPIM:load_cond\\D\ <= ((not \SD:SPI0:BSPIM:state_1\ and not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_2\)
	OR (\SD:SPI0:BSPIM:count_0\ and \SD:SPI0:BSPIM:load_cond\)
	OR (\SD:SPI0:BSPIM:count_1\ and \SD:SPI0:BSPIM:load_cond\)
	OR (\SD:SPI0:BSPIM:count_2\ and \SD:SPI0:BSPIM:load_cond\)
	OR (\SD:SPI0:BSPIM:count_3\ and \SD:SPI0:BSPIM:load_cond\)
	OR (\SD:SPI0:BSPIM:count_4\ and \SD:SPI0:BSPIM:load_cond\));

\SD:SPI0:BSPIM:tx_status_0\ <= ((not \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_0\));

\SD:SPI0:BSPIM:tx_status_4\ <= ((not \SD:SPI0:BSPIM:state_2\ and not \SD:SPI0:BSPIM:state_1\ and not \SD:SPI0:BSPIM:state_0\));

\SD:SPI0:BSPIM:rx_status_6\ <= ((not \SD:SPI0:BSPIM:count_4\ and not \SD:SPI0:BSPIM:count_3\ and not \SD:SPI0:BSPIM:count_2\ and not \SD:SPI0:BSPIM:count_1\ and \SD:SPI0:BSPIM:count_0\ and \SD:SPI0:BSPIM:rx_status_4\));

\SD:SPI0:BSPIM:state_2\\D\ <= ((not \SD:SPI0:BSPIM:count_4\ and not \SD:SPI0:BSPIM:count_3\ and not \SD:SPI0:BSPIM:count_2\ and not \SD:SPI0:BSPIM:count_0\ and not \SD:SPI0:BSPIM:ld_ident\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:count_1\)
	OR (not \SD:SPI0:BSPIM:count_4\ and not \SD:SPI0:BSPIM:count_3\ and not \SD:SPI0:BSPIM:count_0\ and not \SD:SPI0:BSPIM:tx_status_1\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:count_2\ and \SD:SPI0:BSPIM:count_1\)
	OR (not \SD:SPI0:BSPIM:state_2\ and not \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:state_0\)
	OR (\SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:state_0\));

\SD:SPI0:BSPIM:state_1\\D\ <= ((not \SD:SPI0:BSPIM:count_2\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:ld_ident\)
	OR (\SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:count_2\ and \SD:SPI0:BSPIM:tx_status_1\)
	OR (\SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:count_4\)
	OR (\SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:count_3\)
	OR (not \SD:SPI0:BSPIM:count_1\ and \SD:SPI0:BSPIM:state_1\)
	OR (\SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:count_0\)
	OR (not \SD:SPI0:BSPIM:state_2\ and not \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:state_0\)
	OR (not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_2\)
	OR (not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_1\)
	OR (\SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_1\));

\SD:SPI0:BSPIM:state_0\\D\ <= ((not \SD:SPI0:BSPIM:state_2\ and not \SD:SPI0:BSPIM:count_4\ and not \SD:SPI0:BSPIM:count_3\ and not \SD:SPI0:BSPIM:count_2\ and not \SD:SPI0:BSPIM:count_0\ and not \SD:SPI0:BSPIM:ld_ident\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:count_1\)
	OR (not \SD:SPI0:BSPIM:state_0\ and not \SD:SPI0:BSPIM:tx_status_1\)
	OR (not \SD:SPI0:BSPIM:state_2\ and not \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:state_0\)
	OR (not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_1\)
	OR (not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_2\));

\SD:Net_1\\D\ <= ((not \SD:SPI0:BSPIM:state_0\ and \SD:Net_1\)
	OR (not \SD:SPI0:BSPIM:state_2\ and not \SD:SPI0:BSPIM:state_1\ and not \SD:SPI0:BSPIM:state_0\)
	OR (not \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_0\)
	OR (\SD:SPI0:BSPIM:state_1\ and \SD:Net_1\));

\SD:SPI0:BSPIM:cnt_enable\\D\ <= ((not \SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:cnt_enable\)
	OR (not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_1\)
	OR (not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:cnt_enable\)
	OR (\SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:cnt_enable\));

\SD:SPI0:BSPIM:mosi_pre_reg\\D\ <= ((not \SD:SPI0:BSPIM:count_4\ and not \SD:SPI0:BSPIM:count_3\ and not \SD:SPI0:BSPIM:count_2\ and not \SD:SPI0:BSPIM:count_1\ and not \SD:SPI0:BSPIM:count_0\ and not \SD:SPI0:BSPIM:ld_ident\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:mosi_from_dp\)
	OR (not \SD:SPI0:BSPIM:state_0\ and not \SD:SPI0:BSPIM:count_4\ and not \SD:SPI0:BSPIM:count_3\ and not \SD:SPI0:BSPIM:count_2\ and not \SD:SPI0:BSPIM:count_1\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:count_0\ and \SD:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \SD:SPI0:BSPIM:state_2\ and not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:mosi_from_dp\ and \SD:SPI0:BSPIM:count_1\)
	OR (not \SD:SPI0:BSPIM:state_1\ and not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:mosi_from_dp\)
	OR (not \SD:SPI0:BSPIM:state_2\ and not \SD:SPI0:BSPIM:state_0\ and not \SD:SPI0:BSPIM:count_0\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:mosi_from_dp\)
	OR (not \SD:SPI0:BSPIM:state_2\ and not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:mosi_from_dp\ and \SD:SPI0:BSPIM:count_2\)
	OR (not \SD:SPI0:BSPIM:state_2\ and not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:mosi_from_dp\ and \SD:SPI0:BSPIM:count_3\)
	OR (not \SD:SPI0:BSPIM:state_2\ and not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:mosi_from_dp\ and \SD:SPI0:BSPIM:count_4\)
	OR (not \SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:mosi_pre_reg\ and \SD:SPI0:BSPIM:ld_ident\)
	OR (not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:mosi_pre_reg\)
	OR (\SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:mosi_from_dp\)
	OR (not \SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:count_0\ and \SD:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:count_2\ and \SD:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:count_3\ and \SD:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:count_4\ and \SD:SPI0:BSPIM:mosi_pre_reg\)
	OR (not \SD:SPI0:BSPIM:state_2\ and not \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:mosi_pre_reg\));

\SD:Net_22\\D\ <= ((\SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_1\ and \SD:Net_22\)
	OR (not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_1\)
	OR (not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_2\));

\SD:SPI0:BSPIM:mosi_hs_reg\\D\ <= ((not \SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:mosi_from_dp_reg\)
	OR (\SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:mosi_from_dp\)
	OR (not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:mosi_hs_reg\)
	OR (not \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:mosi_hs_reg\));

\SD:SPI0:BSPIM:ld_ident\\D\ <= ((not \SD:SPI0:BSPIM:state_1\ and not \SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:state_2\)
	OR (not \SD:SPI0:BSPIM:count_0\ and \SD:SPI0:BSPIM:ld_ident\)
	OR (\SD:SPI0:BSPIM:count_1\ and \SD:SPI0:BSPIM:ld_ident\)
	OR (\SD:SPI0:BSPIM:count_2\ and \SD:SPI0:BSPIM:ld_ident\)
	OR (\SD:SPI0:BSPIM:count_3\ and \SD:SPI0:BSPIM:ld_ident\)
	OR (\SD:SPI0:BSPIM:count_4\ and \SD:SPI0:BSPIM:ld_ident\)
	OR (\SD:SPI0:BSPIM:state_0\ and \SD:SPI0:BSPIM:ld_ident\)
	OR (not \SD:SPI0:BSPIM:state_1\ and \SD:SPI0:BSPIM:ld_ident\)
	OR (\SD:SPI0:BSPIM:state_2\ and \SD:SPI0:BSPIM:ld_ident\));

Net_5460 <= ((not Net_7046_1 and not Net_7046_0 and not Net_5190_1 and not Net_5190_0)
	OR (not Net_7046_0 and not Net_5190_0 and Net_7046_1 and Net_5190_1)
	OR (not Net_7046_1 and not Net_5190_1 and Net_7046_0 and Net_5190_0)
	OR (Net_7046_1 and Net_7046_0 and Net_5190_1 and Net_5190_0));

Net_5190_1D <= ((not Net_5460 and not Net_5190_1 and Net_2835 and Net_5190_0)
	OR (not Net_5460 and not Net_5190_0 and Net_5190_1)
	OR (not Net_2835 and not Net_5460 and Net_5190_1));

Net_5190_0D <= ((not Net_5460 and not Net_5190_0 and Net_2835)
	OR (not Net_2835 and not Net_5460 and Net_5190_0));

\PWM_PUMP:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_PUMP:PWMUDB:tc_i\);

\PWM_PUMP:PWMUDB:dith_count_1\\D\ <= ((not \PWM_PUMP:PWMUDB:dith_count_1\ and \PWM_PUMP:PWMUDB:tc_i\ and \PWM_PUMP:PWMUDB:dith_count_0\)
	OR (not \PWM_PUMP:PWMUDB:dith_count_0\ and \PWM_PUMP:PWMUDB:dith_count_1\)
	OR (not \PWM_PUMP:PWMUDB:tc_i\ and \PWM_PUMP:PWMUDB:dith_count_1\));

\PWM_PUMP:PWMUDB:dith_count_0\\D\ <= ((not \PWM_PUMP:PWMUDB:dith_count_0\ and \PWM_PUMP:PWMUDB:tc_i\)
	OR (not \PWM_PUMP:PWMUDB:tc_i\ and \PWM_PUMP:PWMUDB:dith_count_0\));

\PWM_PUMP:PWMUDB:tc_i_reg\\D\ <= ((\PWM_PUMP:PWMUDB:runmode_enable\ and \PWM_PUMP:PWMUDB:tc_i\));

\PWM_PUMP:PWMUDB:pwm_i\ <= ((\PWM_PUMP:PWMUDB:runmode_enable\ and \PWM_PUMP:PWMUDB:cmp1_less\)
	OR (\PWM_PUMP:PWMUDB:runmode_enable\ and \PWM_PUMP:PWMUDB:cmp1_eq\));

\PWM_VT:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_VT:PWMUDB:tc_i\);

\PWM_VT:PWMUDB:dith_count_1\\D\ <= ((not \PWM_VT:PWMUDB:dith_count_1\ and \PWM_VT:PWMUDB:tc_i\ and \PWM_VT:PWMUDB:dith_count_0\)
	OR (not \PWM_VT:PWMUDB:dith_count_0\ and \PWM_VT:PWMUDB:dith_count_1\)
	OR (not \PWM_VT:PWMUDB:tc_i\ and \PWM_VT:PWMUDB:dith_count_1\));

\PWM_VT:PWMUDB:dith_count_0\\D\ <= ((not \PWM_VT:PWMUDB:dith_count_0\ and \PWM_VT:PWMUDB:tc_i\)
	OR (not \PWM_VT:PWMUDB:tc_i\ and \PWM_VT:PWMUDB:dith_count_0\));

\PWM_VT:PWMUDB:tc_i_reg\\D\ <= ((\PWM_VT:PWMUDB:runmode_enable\ and \PWM_VT:PWMUDB:tc_i\));

\PWM_VT:PWMUDB:pwm1_i\ <= ((\PWM_VT:PWMUDB:runmode_enable\ and \PWM_VT:PWMUDB:cmp1_less\));

\PWM_VT:PWMUDB:pwm2_i\ <= ((\PWM_VT:PWMUDB:runmode_enable\ and \PWM_VT:PWMUDB:cmp2_less\));

Net_10747 <= ((Net_10358 and Net_10364));

Net_10763 <= ((not Net_10364 and Net_10358));

Net_10749 <= ((Net_10359 and Net_10374));

Net_10755 <= ((not Net_10374 and Net_10359));

\LED_CONTROL:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\LED_CONTROL:control_7\, \LED_CONTROL:control_6\, \LED_CONTROL:control_5\, \LED_CONTROL:control_4\,
			\LED_CONTROL:control_3\, \LED_CONTROL:control_2\, Net_11771, Net_11626));
LED_GREEN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fd3f2b55-1315-434f-986e-6d6afe236caf",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_GREEN_net_0),
		y=>Net_11626,
		fb=>(tmpFB_0__LED_GREEN_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_GREEN_net_0),
		siovref=>(tmpSIOVREF__LED_GREEN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_GREEN_net_0);
EMG_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8bdc6afb-c07c-41de-8955-c5a9e7e52bcb",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_GREEN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__EMG_2_net_0),
		analog=>Net_11843,
		io=>(tmpIO_0__EMG_2_net_0),
		siovref=>(tmpSIOVREF__EMG_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__EMG_2_net_0);
EMG_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2d8a9e2c-f78d-46fb-9c7d-7651e6911c7c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_GREEN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__EMG_1_net_0),
		analog=>Net_11842,
		io=>(tmpIO_0__EMG_1_net_0),
		siovref=>(tmpSIOVREF__EMG_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__EMG_1_net_0);
PRESSURE_SENSOR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"05a9c8de-3ba2-4909-8250-95fdc61c0bf4",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_GREEN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PRESSURE_SENSOR_net_0),
		analog=>Net_11862,
		io=>(tmpIO_0__PRESSURE_SENSOR_net_0),
		siovref=>(tmpSIOVREF__PRESSURE_SENSOR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PRESSURE_SENSOR_net_0);
\ADC_N_CHANNELS_USED:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000010",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\ADC_N_CHANNELS_USED:control_7\, \ADC_N_CHANNELS_USED:control_6\, \ADC_N_CHANNELS_USED:control_5\, \ADC_N_CHANNELS_USED:control_4\,
			\ADC_N_CHANNELS_USED:control_3\, \ADC_N_CHANNELS_USED:control_2\, Net_7046_1, Net_7046_0));
\Sync_ADC:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>Net_5442,
		sc_in=>Net_5118,
		sc_out=>Net_2835);
AMuxHw:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>3,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_11843, Net_11842, Net_11862),
		hw_ctrl_en=>(AMuxHw_Decoder_one_hot_2, AMuxHw_Decoder_one_hot_1, AMuxHw_Decoder_one_hot_0),
		vout=>Net_11261);
FTDI_ENABLE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_GREEN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__FTDI_ENABLE_net_0),
		analog=>(open),
		io=>(tmpIO_0__FTDI_ENABLE_net_0),
		siovref=>(tmpSIOVREF__FTDI_ENABLE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FTDI_ENABLE_net_0);
RS485_CTS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4c15b41e-e284-4978-99e7-5aaee19bd0ce",
		drive_mode=>"011",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_GREEN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RS485_CTS_net_0),
		analog=>(open),
		io=>(tmpIO_0__RS485_CTS_net_0),
		siovref=>(tmpSIOVREF__RS485_CTS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RS485_CTS_net_0);
\PACER_TIMER:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_3328,
		kill=>zero,
		enable=>tmpOE__LED_GREEN_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>Net_3264,
		compare=>\PACER_TIMER:Net_261\,
		interrupt=>\PACER_TIMER:Net_57\);
timer_clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c3b6496a-f866-4de2-b1c7-5e685f719ae1",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_3328,
		dig_domain_out=>open);
\RESET_FF:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\RESET_FF:control_7\, \RESET_FF:control_6\, \RESET_FF:control_5\, \RESET_FF:control_4\,
			\RESET_FF:control_3\, \RESET_FF:control_2\, \RESET_FF:control_1\, Net_3334));
\FF_STATUS:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_3328,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, cy_srff_1));
\MY_TIMER:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_4387,
		enable=>tmpOE__LED_GREEN_net_0,
		clock_out=>\MY_TIMER:TimerUDB:ClockOutFromEnBlock\);
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_4387,
		enable=>tmpOE__LED_GREEN_net_0,
		clock_out=>\MY_TIMER:TimerUDB:Clk_Ctl_i\);
\MY_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\MY_TIMER:TimerUDB:Clk_Ctl_i\,
		control=>(\MY_TIMER:TimerUDB:control_7\, \MY_TIMER:TimerUDB:control_6\, \MY_TIMER:TimerUDB:control_5\, \MY_TIMER:TimerUDB:control_4\,
			\MY_TIMER:TimerUDB:control_3\, \MY_TIMER:TimerUDB:control_2\, \MY_TIMER:TimerUDB:control_1\, \MY_TIMER:TimerUDB:control_0\));
\MY_TIMER:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_4386,
		clock=>\MY_TIMER:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \MY_TIMER:TimerUDB:status_3\,
			\MY_TIMER:TimerUDB:status_2\, zero, \MY_TIMER:TimerUDB:status_tc\),
		interrupt=>\MY_TIMER:Net_55\);
\MY_TIMER:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\MY_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_4386, \MY_TIMER:TimerUDB:control_7\, \MY_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\MY_TIMER:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\MY_TIMER:TimerUDB:nc3\,
		f0_blk_stat=>\MY_TIMER:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\MY_TIMER:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\MY_TIMER:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\MY_TIMER:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\MY_TIMER:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\MY_TIMER:TimerUDB:sT16:timerdp:cmp_eq_1\, \MY_TIMER:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\MY_TIMER:TimerUDB:sT16:timerdp:cmp_lt_1\, \MY_TIMER:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\MY_TIMER:TimerUDB:sT16:timerdp:cmp_zero_1\, \MY_TIMER:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\MY_TIMER:TimerUDB:sT16:timerdp:cmp_ff_1\, \MY_TIMER:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\MY_TIMER:TimerUDB:sT16:timerdp:cap_1\, \MY_TIMER:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\MY_TIMER:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\MY_TIMER:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\MY_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_4386, \MY_TIMER:TimerUDB:control_7\, \MY_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\MY_TIMER:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\MY_TIMER:TimerUDB:status_3\,
		f0_blk_stat=>\MY_TIMER:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\MY_TIMER:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\MY_TIMER:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\MY_TIMER:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\MY_TIMER:TimerUDB:sT16:timerdp:msb\,
		cei=>(\MY_TIMER:TimerUDB:sT16:timerdp:cmp_eq_1\, \MY_TIMER:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\MY_TIMER:TimerUDB:sT16:timerdp:cmp_lt_1\, \MY_TIMER:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\MY_TIMER:TimerUDB:sT16:timerdp:cmp_zero_1\, \MY_TIMER:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\MY_TIMER:TimerUDB:sT16:timerdp:cmp_ff_1\, \MY_TIMER:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\MY_TIMER:TimerUDB:sT16:timerdp:cap_1\, \MY_TIMER:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\MY_TIMER:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"920ac626-75fc-42be-bddc-386ba9cec7f2",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"20833333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_4387,
		dig_domain_out=>open);
\Sync_1:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>Net_3328,
		sc_in=>Net_3264,
		sc_out=>Net_3240);
\UART_RS485:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_6117);
\UART_RS485:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_124,
		enable=>tmpOE__LED_GREEN_net_0,
		clock_out=>\UART_RS485:BUART:clock_op\);
\UART_RS485:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_RS485:BUART:reset_reg\,
		clk=>\UART_RS485:BUART:clock_op\,
		cs_addr=>(\UART_RS485:BUART:tx_state_1\, \UART_RS485:BUART:tx_state_0\, \UART_RS485:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_RS485:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_RS485:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_RS485:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_RS485:BUART:reset_reg\,
		clk=>\UART_RS485:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_RS485:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_RS485:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_RS485:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_RS485:BUART:sc_out_7\, \UART_RS485:BUART:sc_out_6\, \UART_RS485:BUART:sc_out_5\, \UART_RS485:BUART:sc_out_4\,
			\UART_RS485:BUART:sc_out_3\, \UART_RS485:BUART:sc_out_2\, \UART_RS485:BUART:sc_out_1\, \UART_RS485:BUART:sc_out_0\));
\UART_RS485:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_RS485:BUART:reset_reg\,
		clock=>\UART_RS485:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_RS485:BUART:tx_fifo_notfull\,
			\UART_RS485:BUART:tx_status_2\, \UART_RS485:BUART:tx_fifo_empty\, \UART_RS485:BUART:tx_status_0\),
		interrupt=>\UART_RS485:BUART:tx_interrupt_out\);
\UART_RS485:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_RS485:BUART:reset_reg\,
		clk=>\UART_RS485:BUART:clock_op\,
		cs_addr=>(\UART_RS485:BUART:rx_state_1\, \UART_RS485:BUART:rx_state_0\, \UART_RS485:BUART:rx_bitclk_enable\),
		route_si=>Net_6196,
		route_ci=>zero,
		f0_load=>\UART_RS485:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_RS485:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_RS485:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_RS485:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_RS485:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_RS485:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_RS485:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_RS485:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_RS485:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1101001",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_RS485:BUART:clock_op\,
		reset=>\UART_RS485:BUART:reset_reg\,
		load=>\UART_RS485:BUART:rx_counter_load\,
		enable=>tmpOE__LED_GREEN_net_0,
		count=>(\UART_RS485:BUART:rx_count_6\, \UART_RS485:BUART:rx_count_5\, \UART_RS485:BUART:rx_count_4\, \UART_RS485:BUART:rx_count_3\,
			\UART_RS485:BUART:rx_count_2\, \UART_RS485:BUART:rx_count_1\, \UART_RS485:BUART:rx_count_0\),
		tc=>\UART_RS485:BUART:rx_count7_tc\);
\UART_RS485:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_RS485:BUART:reset_reg\,
		clock=>\UART_RS485:BUART:clock_op\,
		status=>(zero, \UART_RS485:BUART:rx_status_5\, \UART_RS485:BUART:rx_status_4\, \UART_RS485:BUART:rx_status_3\,
			\UART_RS485:BUART:rx_status_2\, \UART_RS485:BUART:rx_status_1\, zero),
		interrupt=>Net_6117);
RS485_RX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>0,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_GREEN_net_0),
		y=>(zero),
		fb=>Net_6196,
		analog=>(open),
		io=>(tmpIO_0__RS485_RX_net_0),
		siovref=>(tmpSIOVREF__RS485_RX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RS485_RX_net_0);
RS485_TX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d55049de-f559-4856-91bd-6913f5ef939b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>0,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_GREEN_net_0),
		y=>Net_2627,
		fb=>(tmpFB_0__RS485_TX_net_0),
		analog=>(open),
		io=>(tmpIO_0__RS485_TX_net_0),
		siovref=>(tmpSIOVREF__RS485_TX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RS485_TX_net_0);
RS_485_EN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"294a8542-13bb-492d-93ce-945bd1f598a8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>0,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_GREEN_net_0),
		y=>Net_6020,
		fb=>(tmpFB_0__RS_485_EN_net_0),
		analog=>(open),
		io=>(tmpIO_0__RS_485_EN_net_0),
		siovref=>(tmpSIOVREF__RS_485_EN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RS_485_EN_net_0);
ISR_RS485_RX:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_6117);
CLOCK_UART:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1a4ed19a-fcee-4525-96fe-2f2f0b7a202a",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>3,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_124,
		dig_domain_out=>open);
\CYCLES_TIMER:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_2711,
		kill=>zero,
		enable=>tmpOE__LED_GREEN_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>Net_345,
		compare=>\CYCLES_TIMER:Net_261\,
		interrupt=>\CYCLES_TIMER:Net_57\);
counter_cyc_clk:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ec08f09b-11cf-4662-a6d5-18854155fb8e",
		source_clock_id=>"CEF43CFB-0213-49b9-B980-2FFAB81C5B47",
		divisor=>0,
		period=>"20000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2711,
		dig_domain_out=>open);
ISR_CYCLES:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_345);
\SD:SPI0:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SD:Net_19\,
		enable=>tmpOE__LED_GREEN_net_0,
		clock_out=>\SD:SPI0:BSPIM:clk_fin\);
\SD:SPI0:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SD:SPI0:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SD:SPI0:BSPIM:cnt_enable\,
		count=>(\SD:SPI0:BSPIM:count_6\, \SD:SPI0:BSPIM:count_5\, \SD:SPI0:BSPIM:count_4\, \SD:SPI0:BSPIM:count_3\,
			\SD:SPI0:BSPIM:count_2\, \SD:SPI0:BSPIM:count_1\, \SD:SPI0:BSPIM:count_0\),
		tc=>\SD:SPI0:BSPIM:cnt_tc\);
\SD:SPI0:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SD:SPI0:BSPIM:clk_fin\,
		status=>(zero, zero, \SD:SPI0:BSPIM:tx_status_4\, \SD:SPI0:BSPIM:load_rx_data\,
			\SD:SPI0:BSPIM:tx_status_2\, \SD:SPI0:BSPIM:tx_status_1\, \SD:SPI0:BSPIM:tx_status_0\),
		interrupt=>\SD:Net_5\);
\SD:SPI0:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SD:SPI0:BSPIM:clk_fin\,
		status=>(\SD:SPI0:BSPIM:rx_status_6\, \SD:SPI0:BSPIM:rx_status_5\, \SD:SPI0:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>\SD:Net_3\);
\SD:SPI0:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		cs_addr=>(\SD:SPI0:BSPIM:state_2\, \SD:SPI0:BSPIM:state_1\, \SD:SPI0:BSPIM:state_0\),
		route_si=>\SD:Net_16\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SD:SPI0:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SD:SPI0:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SD:SPI0:BSPIM:tx_status_2\,
		f0_blk_stat=>\SD:SPI0:BSPIM:tx_status_1\,
		f1_bus_stat=>\SD:SPI0:BSPIM:rx_status_5\,
		f1_blk_stat=>\SD:SPI0:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SD:mosi0\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3537ae03-95e4-4c84-8be5-5c34ee791d4f/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(tmpOE__LED_GREEN_net_0),
		y=>\SD:Net_10\,
		fb=>(\SD:tmpFB_0__mosi0_net_0\),
		analog=>(open),
		io=>(\SD:tmpIO_0__mosi0_net_0\),
		siovref=>(\SD:tmpSIOVREF__mosi0_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_GREEN_net_0,
		out_reset=>zero,
		interrupt=>\SD:tmpINTERRUPT_0__mosi0_net_0\);
\SD:Clock_1\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3537ae03-95e4-4c84-8be5-5c34ee791d4f/5ed615c6-e1f0-40ed-8816-f906ef67d531",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SD:Net_19\,
		dig_domain_out=>open);
\SD:miso0\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3537ae03-95e4-4c84-8be5-5c34ee791d4f/1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(tmpOE__LED_GREEN_net_0),
		y=>(zero),
		fb=>\SD:Net_16\,
		analog=>(open),
		io=>(\SD:tmpIO_0__miso0_net_0\),
		siovref=>(\SD:tmpSIOVREF__miso0_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_GREEN_net_0,
		out_reset=>zero,
		interrupt=>\SD:tmpINTERRUPT_0__miso0_net_0\);
\SD:sclk0\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3537ae03-95e4-4c84-8be5-5c34ee791d4f/ae249072-87dc-41aa-9405-888517aefa28",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(tmpOE__LED_GREEN_net_0),
		y=>\SD:Net_22\,
		fb=>(\SD:tmpFB_0__sclk0_net_0\),
		analog=>(open),
		io=>(\SD:tmpIO_0__sclk0_net_0\),
		siovref=>(\SD:tmpSIOVREF__sclk0_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_GREEN_net_0,
		out_reset=>zero,
		interrupt=>\SD:tmpINTERRUPT_0__sclk0_net_0\);
\SD:SPI0_CS\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3537ae03-95e4-4c84-8be5-5c34ee791d4f/6df85302-e45f-45fb-97de-4bdf3128e07b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(tmpOE__LED_GREEN_net_0),
		y=>(zero),
		fb=>(\SD:tmpFB_0__SPI0_CS_net_0\),
		analog=>(open),
		io=>(\SD:tmpIO_0__SPI0_CS_net_0\),
		siovref=>(\SD:tmpSIOVREF__SPI0_CS_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_GREEN_net_0,
		out_reset=>zero,
		interrupt=>\SD:tmpINTERRUPT_0__SPI0_CS_net_0\);
CS_RTC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fa317fe3-42e6-4c88-87df-5d5f0f9ec96d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_GREEN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__CS_RTC_net_0),
		analog=>(open),
		io=>(tmpIO_0__CS_RTC_net_0),
		siovref=>(tmpSIOVREF__CS_RTC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CS_RTC_net_0);
CLK_RTC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ab3a2ca0-fa0c-4599-b9a3-2d4b412fba13",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_GREEN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__CLK_RTC_net_0),
		analog=>(open),
		io=>(tmpIO_0__CLK_RTC_net_0),
		siovref=>(tmpSIOVREF__CLK_RTC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CLK_RTC_net_0);
MOSI_RTC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9104f111-873f-4d4f-9435-55b9f7e766e1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_GREEN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__MOSI_RTC_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOSI_RTC_net_0),
		siovref=>(tmpSIOVREF__MOSI_RTC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOSI_RTC_net_0);
MISO_RTC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9ba63a55-9029-4fc5-8979-f92f80c52cd3",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_GREEN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__MISO_RTC_net_0),
		analog=>(open),
		io=>(tmpIO_0__MISO_RTC_net_0),
		siovref=>(tmpSIOVREF__MISO_RTC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MISO_RTC_net_0);
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\BasicCounter:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
\ADC_SOC:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\ADC_SOC:control_7\, \ADC_SOC:control_6\, \ADC_SOC:control_5\, \ADC_SOC:control_4\,
			\ADC_SOC:control_3\, \ADC_SOC:control_2\, \ADC_SOC:control_1\, Net_4627));
DMA:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>Net_5118,
		trq=>zero,
		nrq=>Net_5290);
ADC_CLK:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"1d5acd23-2612-4d9a-9389-a1b93ac6a3db",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_5442,
		dig_domain_out=>open);
\ADC_STATUS:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000001")
	PORT MAP(reset=>zero,
		clock=>Net_5442,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_5290));
PUMP:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b0ae0b48-f6fc-451c-ae86-e9b38612f1b5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>2,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_GREEN_net_0),
		y=>Net_14627,
		fb=>(tmpFB_0__PUMP_net_0),
		analog=>(open),
		io=>(tmpIO_0__PUMP_net_0),
		siovref=>(tmpSIOVREF__PUMP_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PUMP_net_0);
MASTER_MODE_FLAG:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b93a1898-c704-49a4-a5e1-61e60c4f9ae4",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_GREEN_net_0),
		y=>(zero),
		fb=>Net_11144,
		analog=>(open),
		io=>(tmpIO_0__MASTER_MODE_FLAG_net_0),
		siovref=>(tmpSIOVREF__MASTER_MODE_FLAG_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MASTER_MODE_FLAG_net_0);
\PWM_PUMP:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10350,
		enable=>tmpOE__LED_GREEN_net_0,
		clock_out=>\PWM_PUMP:PWMUDB:ClockOutFromEnBlock\);
\PWM_PUMP:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_PUMP:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_PUMP:PWMUDB:control_7\, \PWM_PUMP:PWMUDB:control_6\, \PWM_PUMP:PWMUDB:control_5\, \PWM_PUMP:PWMUDB:control_4\,
			\PWM_PUMP:PWMUDB:control_3\, \PWM_PUMP:PWMUDB:control_2\, \PWM_PUMP:PWMUDB:control_1\, \PWM_PUMP:PWMUDB:control_0\));
\PWM_PUMP:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_PUMP:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_PUMP:PWMUDB:tc_i\, \PWM_PUMP:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_PUMP:PWMUDB:cmp1_eq\,
		cl0=>\PWM_PUMP:PWMUDB:cmp1_less\,
		z0=>\PWM_PUMP:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_PUMP:PWMUDB:cmp2_eq\,
		cl1=>\PWM_PUMP:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_PUMP:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_PUMP:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_PUMP:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\);
\ADC:vRef_2\:cy_vref_v1_0
	GENERIC MAP(guid=>"15B3DB15-B7B3-4d62-A2DF-25EA392A7161",
		name=>"Vssa (GND)",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC:Net_244\);
\ADC:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_690\,
		signal2=>\ADC:Net_35\);
\ADC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_34\);
\ADC:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_677\,
		signal2=>\ADC:Net_34\);
\ADC:AMux\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"00",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(\ADC:Net_690\, \ADC:Net_244\),
		hw_ctrl_en=>(others => zero),
		vout=>\ADC:Net_20\);
\ADC:DSM\:cy_psoc3_ds_mod_v4_0
	GENERIC MAP(cy_registers=>"",
		resolution=>12)
	PORT MAP(aclock=>\ADC:Net_488\,
		vplus=>Net_11261,
		vminus=>\ADC:Net_520\,
		modbit=>zero,
		reset_udb=>zero,
		reset_dec=>\ADC:mod_reset\,
		clk_udb=>zero,
		extclk_cp_udb=>\ADC:Net_93\,
		ext_pin_1=>\ADC:Net_573\,
		ext_pin_2=>\ADC:Net_41\,
		ext_vssa=>\ADC:Net_109\,
		qtz_ref=>\ADC:Net_677\,
		dec_clock=>\ADC:aclock\,
		mod_dat=>(\ADC:mod_dat_3\, \ADC:mod_dat_2\, \ADC:mod_dat_1\, \ADC:mod_dat_0\),
		dout_udb=>(\ADC:Net_245_7\, \ADC:Net_245_6\, \ADC:Net_245_5\, \ADC:Net_245_4\,
			\ADC:Net_245_3\, \ADC:Net_245_2\, \ADC:Net_245_1\, \ADC:Net_245_0\));
\ADC:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_352\);
\ADC:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_109\,
		signal2=>\ADC:Net_352\);
\ADC:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b6c86ee5-f19a-4c90-81de-54c953602259/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC:Net_93\,
		dig_domain_out=>open);
\ADC:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_257\);
\ADC:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_249\);
\ADC:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_41\,
		signal2=>\ADC:Net_257\);
\ADC:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_573\,
		signal2=>\ADC:Net_249\);
\ADC:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_520\,
		signal2=>\ADC:Net_20\);
\ADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_5118);
\ADC:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b6c86ee5-f19a-4c90-81de-54c953602259/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"454752160.07276",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC:Net_488\,
		dig_domain_out=>open);
\ADC:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\ADC:aclock\,
		mod_dat=>(\ADC:mod_dat_3\, \ADC:mod_dat_2\, \ADC:mod_dat_1\, \ADC:mod_dat_0\),
		ext_start=>cy_srff_2,
		mod_reset=>\ADC:mod_reset\,
		interrupt=>Net_5118);
\MY_TIMER_REG:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\MY_TIMER_REG:control_7\, \MY_TIMER_REG:control_6\, \MY_TIMER_REG:control_5\, \MY_TIMER_REG:control_4\,
			\MY_TIMER_REG:control_3\, \MY_TIMER_REG:control_2\, \MY_TIMER_REG:control_1\, Net_4386));
VALVE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f0c39f76-6993-406f-a5fc-c4f817754caf",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>2,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_GREEN_net_0),
		y=>(zero),
		fb=>(tmpFB_0__VALVE_net_0),
		analog=>(open),
		io=>(tmpIO_0__VALVE_net_0),
		siovref=>(tmpSIOVREF__VALVE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VALVE_net_0);
VT_1A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3c2654c0-a360-4d3d-a96a-4409f2550c0e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_GREEN_net_0),
		y=>Net_10747,
		fb=>(tmpFB_0__VT_1A_net_0),
		analog=>(open),
		io=>(tmpIO_0__VT_1A_net_0),
		siovref=>(tmpSIOVREF__VT_1A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VT_1A_net_0);
\PWM_VT:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10350,
		enable=>tmpOE__LED_GREEN_net_0,
		clock_out=>\PWM_VT:PWMUDB:ClockOutFromEnBlock\);
\PWM_VT:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_VT:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_VT:PWMUDB:control_7\, \PWM_VT:PWMUDB:control_6\, \PWM_VT:PWMUDB:control_5\, \PWM_VT:PWMUDB:control_4\,
			\PWM_VT:PWMUDB:control_3\, \PWM_VT:PWMUDB:control_2\, \PWM_VT:PWMUDB:control_1\, \PWM_VT:PWMUDB:control_0\));
\PWM_VT:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_VT:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_VT:PWMUDB:tc_i\, \PWM_VT:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_VT:PWMUDB:nc2\,
		cl0=>\PWM_VT:PWMUDB:nc3\,
		z0=>\PWM_VT:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM_VT:PWMUDB:nc4\,
		cl1=>\PWM_VT:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_VT:PWMUDB:nc6\,
		f1_blk_stat=>\PWM_VT:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM_VT:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM_VT:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM_VT:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM_VT:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM_VT:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_VT:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM_VT:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_VT:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM_VT:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_VT:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM_VT:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_VT:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM_VT:PWMUDB:sP16:pwmdp:cap_1\, \PWM_VT:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM_VT:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_VT:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_VT:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_VT:PWMUDB:tc_i\, \PWM_VT:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_VT:PWMUDB:cmp1_eq\,
		cl0=>\PWM_VT:PWMUDB:cmp1_less\,
		z0=>\PWM_VT:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_VT:PWMUDB:cmp2_eq\,
		cl1=>\PWM_VT:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_VT:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_VT:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM_VT:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM_VT:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM_VT:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM_VT:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM_VT:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM_VT:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM_VT:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM_VT:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM_VT:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM_VT:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM_VT:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM_VT:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM_VT:PWMUDB:sP16:pwmdp:cap_1\, \PWM_VT:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM_VT:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_VT:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
VT_1B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dcdedfd7-c09c-4bcb-97ac-281542b4f55e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_GREEN_net_0),
		y=>Net_10763,
		fb=>(tmpFB_0__VT_1B_net_0),
		analog=>(open),
		io=>(tmpIO_0__VT_1B_net_0),
		siovref=>(tmpSIOVREF__VT_1B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VT_1B_net_0);
\VT1_DIR:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\VT1_DIR:control_7\, \VT1_DIR:control_6\, \VT1_DIR:control_5\, \VT1_DIR:control_4\,
			\VT1_DIR:control_3\, \VT1_DIR:control_2\, \VT1_DIR:control_1\, Net_10364));
VT_2A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"24181710-909c-4a53-828b-d4f835263bfb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_GREEN_net_0),
		y=>Net_10749,
		fb=>(tmpFB_0__VT_2A_net_0),
		analog=>(open),
		io=>(tmpIO_0__VT_2A_net_0),
		siovref=>(tmpSIOVREF__VT_2A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VT_2A_net_0);
VT_2B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"67061b40-28e3-4586-bdfb-c64909c6e505",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_GREEN_net_0),
		y=>Net_10755,
		fb=>(tmpFB_0__VT_2B_net_0),
		analog=>(open),
		io=>(tmpIO_0__VT_2B_net_0),
		siovref=>(tmpSIOVREF__VT_2B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__VT_2B_net_0);
\VT2_DIR:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\VT2_DIR:control_7\, \VT2_DIR:control_6\, \VT2_DIR:control_5\, \VT2_DIR:control_4\,
			\VT2_DIR:control_3\, \VT2_DIR:control_2\, \VT2_DIR:control_1\, Net_10374));
CLOCK_VT:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"cb0b6f2c-4a6d-4d75-9d48-21ad8be39027",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10350,
		dig_domain_out=>open);
LED_RED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9a2cf45d-6117-434c-b59b-8d3b55fadb43",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_GREEN_net_0),
		y=>Net_11771,
		fb=>(tmpFB_0__LED_RED_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_RED_net_0),
		siovref=>(tmpSIOVREF__LED_RED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_RED_net_0);
Battery_flag:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c7fb9786-1588-41bf-a70f-1285c1e31df3",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LED_GREEN_net_0),
		y=>(zero),
		fb=>Net_11846,
		analog=>(open),
		io=>(tmpIO_0__Battery_flag_net_0),
		siovref=>(tmpSIOVREF__Battery_flag_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LED_GREEN_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LED_GREEN_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Battery_flag_net_0);
cy_srff_3:cy_dff
	PORT MAP(d=>cy_srff_3D,
		clk=>Net_5442,
		q=>Net_5205);
cy_srff_2:cy_dff
	PORT MAP(d=>cy_srff_2D,
		clk=>Net_5442,
		q=>cy_srff_2);
AMuxHw_Decoder_old_id_1:cy_dff
	PORT MAP(d=>Net_5190_1,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_old_id_1);
Net_5190_1:cy_dff
	PORT MAP(d=>Net_5190_1D,
		clk=>Net_2835,
		q=>Net_5190_1);
AMuxHw_Decoder_old_id_0:cy_dff
	PORT MAP(d=>Net_5190_0,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_old_id_0);
Net_5190_0:cy_dff
	PORT MAP(d=>Net_5190_0D,
		clk=>Net_2835,
		q=>Net_5190_0);
AMuxHw_Decoder_one_hot_0:cy_dff
	PORT MAP(d=>AMuxHw_Decoder_one_hot_0D,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_one_hot_0);
AMuxHw_Decoder_one_hot_1:cy_dff
	PORT MAP(d=>AMuxHw_Decoder_one_hot_1D,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_one_hot_1);
AMuxHw_Decoder_one_hot_2:cy_dff
	PORT MAP(d=>AMuxHw_Decoder_one_hot_2D,
		clk=>Net_5442,
		q=>AMuxHw_Decoder_one_hot_2);
cy_srff_1:cy_dff
	PORT MAP(d=>cy_srff_1D,
		clk=>Net_3328,
		q=>cy_srff_1);
\MY_TIMER:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MY_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\MY_TIMER:TimerUDB:capture_last\);
\MY_TIMER:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\MY_TIMER:TimerUDB:status_tc\,
		clk=>\MY_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\MY_TIMER:TimerUDB:tc_reg_i\);
\MY_TIMER:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\MY_TIMER:TimerUDB:control_7\,
		clk=>\MY_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\MY_TIMER:TimerUDB:hwEnable_reg\);
\MY_TIMER:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\MY_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\MY_TIMER:TimerUDB:capture_out_reg_i\);
\UART_RS485:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:reset_reg\);
\UART_RS485:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:txn\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:txn\);
\UART_RS485:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:tx_state_1\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:tx_state_1\);
\UART_RS485:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:tx_state_0\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:tx_state_0\);
\UART_RS485:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:tx_state_2\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:tx_state_2\);
Net_6020:cy_dff
	PORT MAP(d=>Net_6020D,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>Net_6020);
\UART_RS485:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:tx_bitclk\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:tx_bitclk\);
\UART_RS485:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:tx_ctrl_mark_last\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:tx_ctrl_mark_last\);
\UART_RS485:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:tx_mark\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:tx_mark\);
\UART_RS485:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:tx_parity_bit\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:tx_parity_bit\);
\UART_RS485:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_state_1\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_state_1\);
\UART_RS485:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_state_0\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_state_0\);
\UART_RS485:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_load_fifo\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_load_fifo\);
\UART_RS485:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_state_3\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_state_3\);
\UART_RS485:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_state_2\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_state_2\);
\UART_RS485:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_bitclk_pre\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_bitclk_enable\);
\UART_RS485:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_state_stop1_reg\);
\UART_RS485:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_markspace_status\);
\UART_RS485:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_break_status\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_status_1\);
\UART_RS485:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_status_2\);
\UART_RS485:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_status_3\);
\UART_RS485:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_addr_match_status\);
\UART_RS485:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_markspace_pre\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_markspace_pre\);
\UART_RS485:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_parity_error_pre\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_parity_error_pre\);
\UART_RS485:BUART:rx_break_detect\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_break_detect\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_break_detect\);
\UART_RS485:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_address_detected\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_address_detected\);
\UART_RS485:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_last\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_last\);
\UART_RS485:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_RS485:BUART:rx_parity_bit\\D\,
		clk=>\UART_RS485:BUART:clock_op\,
		q=>\UART_RS485:BUART:rx_parity_bit\);
\SD:SPI0:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:SPI0:BSPIM:so_send_reg\);
\SD:SPI0:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SD:SPI0:BSPIM:state_2\\D\,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:SPI0:BSPIM:state_2\);
\SD:SPI0:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SD:SPI0:BSPIM:state_1\\D\,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:SPI0:BSPIM:state_1\);
\SD:SPI0:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SD:SPI0:BSPIM:state_0\\D\,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:SPI0:BSPIM:state_0\);
\SD:Net_1\:cy_dff
	PORT MAP(d=>\SD:Net_1\\D\,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:Net_1\);
\SD:SPI0:BSPIM:mosi_hs_reg\:cy_dff
	PORT MAP(d=>\SD:SPI0:BSPIM:mosi_hs_reg\\D\,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:SPI0:BSPIM:mosi_hs_reg\);
\SD:SPI0:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>\SD:SPI0:BSPIM:mosi_pre_reg\\D\,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:SPI0:BSPIM:mosi_pre_reg\);
\SD:SPI0:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SD:SPI0:BSPIM:mosi_pre_reg\,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:SPI0:BSPIM:mosi_reg\);
\SD:SPI0:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SD:SPI0:BSPIM:load_cond\\D\,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:SPI0:BSPIM:load_cond\);
\SD:SPI0:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SD:SPI0:BSPIM:load_rx_data\,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:SPI0:BSPIM:dpcounter_one_reg\);
\SD:SPI0:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SD:SPI0:BSPIM:mosi_from_dp\,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:SPI0:BSPIM:mosi_from_dp_reg\);
\SD:SPI0:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\SD:SPI0:BSPIM:ld_ident\\D\,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:SPI0:BSPIM:ld_ident\);
\SD:SPI0:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SD:SPI0:BSPIM:cnt_enable\\D\,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:SPI0:BSPIM:cnt_enable\);
\SD:Net_22\:cy_dff
	PORT MAP(d=>\SD:Net_22\\D\,
		clk=>\SD:SPI0:BSPIM:clk_fin\,
		q=>\SD:Net_22\);
\PWM_PUMP:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__LED_GREEN_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_PUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PUMP:PWMUDB:min_kill_reg\);
\PWM_PUMP:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_PUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PUMP:PWMUDB:prevCapture\);
\PWM_PUMP:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_PUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PUMP:PWMUDB:trig_last\);
\PWM_PUMP:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_PUMP:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_PUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PUMP:PWMUDB:runmode_enable\);
\PWM_PUMP:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_PUMP:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_PUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PUMP:PWMUDB:sc_kill_tmp\);
\PWM_PUMP:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__LED_GREEN_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_PUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PUMP:PWMUDB:ltch_kill_reg\);
\PWM_PUMP:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_PUMP:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_PUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PUMP:PWMUDB:dith_count_1\);
\PWM_PUMP:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_PUMP:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_PUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PUMP:PWMUDB:dith_count_0\);
\PWM_PUMP:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_PUMP:PWMUDB:pwm_i\,
		clk=>\PWM_PUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_14627);
\PWM_PUMP:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_PUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PUMP:PWMUDB:pwm1_i_reg\);
\PWM_PUMP:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_PUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PUMP:PWMUDB:pwm2_i_reg\);
\PWM_PUMP:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_PUMP:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM_PUMP:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_PUMP:PWMUDB:tc_i_reg\);
\PWM_VT:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__LED_GREEN_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_VT:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_VT:PWMUDB:min_kill_reg\);
\PWM_VT:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_VT:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_VT:PWMUDB:prevCapture\);
\PWM_VT:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_VT:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_VT:PWMUDB:trig_last\);
\PWM_VT:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_VT:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM_VT:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_VT:PWMUDB:runmode_enable\);
\PWM_VT:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_VT:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_VT:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_VT:PWMUDB:sc_kill_tmp\);
\PWM_VT:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__LED_GREEN_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM_VT:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_VT:PWMUDB:ltch_kill_reg\);
\PWM_VT:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_VT:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_VT:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_VT:PWMUDB:dith_count_1\);
\PWM_VT:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_VT:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM_VT:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_VT:PWMUDB:dith_count_0\);
\PWM_VT:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_VT:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_VT:PWMUDB:pwm_i_reg\);
\PWM_VT:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWM_VT:PWMUDB:pwm1_i\,
		clk=>\PWM_VT:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_10358);
\PWM_VT:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWM_VT:PWMUDB:pwm2_i\,
		clk=>\PWM_VT:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_10359);
\PWM_VT:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_VT:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM_VT:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_VT:PWMUDB:tc_i_reg\);

END R_T_L;
