Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Thu Nov  6 03:44:19 2025

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 94.16 sec.

Routing started.
Building routing graph takes 5.42 sec.
Processing design graph takes 3.23 sec.
Total nets for routing : 82895.
Global routing takes 28.34 sec.
Detailed routing takes 138.72 sec.
Hold Violation Fix in router takes 15.70 sec.
Finish routing takes 3.33 sec.
Cleanup routing takes 0.05 sec.
Routing done.
Total routing takes 213.80 sec.

IO Port Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT           | DIRECTION     | LOC      | BANK       | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | DDR_RES     | IN_MAG     | HYS     | DYN_TERM     | CONSTRAINT     | IO_REGISTER     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| A1             | input         | W26      | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| B1             | input         | V26      | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| adc1[0]        | input         | V16      | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| adc1[10]       | input         | AA22     | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| adc1[11]       | input         | AA23     | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| adc1[1]        | input         | V17      | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| adc1[2]        | input         | T17      | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| adc1[3]        | input         | T18      | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| adc1[4]        | input         | V19      | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| adc1[5]        | input         | W19      | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| adc1[6]        | input         | U25      | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| adc1[7]        | input         | U26      | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| adc1[8]        | input         | AA24     | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| adc1[9]        | input         | AB25     | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| adc1_clk       | output        | V21      | BANKL6     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| adc2[0]        | input         | U14      | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| adc2[10]       | input         | W25      | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| adc2[11]       | input         | AC24     | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| adc2[1]        | input         | Y21      | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| adc2[2]        | input         | W21      | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| adc2[3]        | input         | T15      | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| adc2[4]        | input         | T14      | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| adc2[5]        | input         | W18      | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| adc2[6]        | input         | V18      | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| adc2[7]        | input         | U20      | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| adc2[8]        | input         | T20      | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| adc2[9]        | input         | Y26      | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| adc2_clk       | output        | V14      | BANKL6     | 3.3       | LVCMOS33       | 4         | UNUSED         | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| clk            | input         | D18      | BANKL3     | 3.3       | LVCMOS33       | NA        | UNUSED         | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| esp8266_rx     | input         | AA25     | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| esp8266_tx     | output        | Y25      | BANKL6     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| hmi_rx         | input         | V22      | BANKL6     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
| hmi_tx         | output        | U22      | BANKL6     | 3.3       | LVCMOS33       | 4         | UNUSED         | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| led[0]         | output        | A20      | BANKL3     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| led[1]         | output        | C18      | BANKL3     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| led[2]         | output        | C19      | BANKL3     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| led[3]         | output        | E18      | BANKL3     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| led[4]         | output        | A17      | BANKL3     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| led[5]         | output        | A18      | BANKL3     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| led[6]         | output        | C17      | BANKL3     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| led[7]         | output        | B17      | BANKL3     | 3.3       | LVCMOS33       | 4         | NONE           | FAST     | N                        | NA            | NA               | NA                | NA                | NA                    | OFF            | NA          | NA         | NA      | NA           | YES            | NA              
| rst            | input         | C22      | BANKL3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NA            | NA               | NA                | NA                | NA                    | NA             | NA          | NA         | OFF     | NA           | YES            | NA              
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+-------------------------------------------------------------------------------+
| Logic Utilization           | Used      | Available     | Utilization(%)     
+-------------------------------------------------------------------------------+
| Use of ADC                  | 0         | 1             | 0                  
| Use of ANALOG               | 0         | 1             | 0                  
| Use of APM                  | 216       | 240           | 90                 
| Use of BKCL                 | 2         | 6             | 34                 
| Use of CCS                  | 1         | 1             | 100                
| Use of CLMA                 | 8798      | 11675         | 76                 
|   FF                        | 27036     | 93400         | 29                 
|   LUT                       | 31646     | 46700         | 68                 
|   LUT-FF pairs              | 16647     | 46700         | 36                 
| Use of CLMS                 | 3753      | 4975          | 76                 
|   FF                        | 11894     | 39800         | 30                 
|   LUT                       | 13398     | 19900         | 68                 
|   LUT-FF pairs              | 7074      | 19900         | 36                 
|   Distributed RAM           | 75        | 19900         | 1                  
| Use of DDRPHY_CPD           | 0         | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0         | 6             | 0                  
| Use of DDR_PHY              | 0         | 24            | 0                  
| Use of DRM                  | 16.5      | 155           | 11                 
| Use of GPLL                 | 1         | 6             | 17                 
| Use of GSEB                 | 0         | 218           | 0                  
| Use of HARD0                | 5078      | 10550         | 49                 
| Use of HCKB                 | 17        | 96            | 18                 
|  HCKB dataused              | 1         | 96            | 2                  
| Use of HCKMUX_TEST          | 0         | 8             | 0                  
| Use of HSSTLP               | 0         | 2             | 0                  
| Use of IO                   | 42        | 300           | 14                 
|   IOBD                      | 19        | 144           | 14                 
|   IOBS                      | 23        | 156           | 15                 
| Use of IOCKB                | 0         | 24            | 0                  
| Use of IOCKMUX_TEST         | 0         | 6             | 0                  
| Use of IOLHR                | 42        | 300           | 14                 
| Use of KEYRAM               | 0         | 1             | 0                  
| Use of MFG_TEST             | 0         | 1             | 0                  
| Use of MRCKB                | 0         | 12            | 0                  
| Use of MRCKMUX_TEST         | 0         | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0         | 6             | 0                  
| Use of PCIE                 | 0         | 1             | 0                  
| Use of PCKMUX_TEST          | 0         | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0         | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0         | 6             | 0                  
| Use of PPLL                 | 0         | 6             | 0                  
| Use of PREGMUXC_TEST        | 0         | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0         | 6             | 0                  
| Use of RCKB                 | 7         | 24            | 30                 
|  RCKB dataused              | 7         | 24            | 30                 
| Use of RCKMUX_TEST          | 0         | 6             | 0                  
| Use of SCANCHAIN            | 1         | 1             | 100                
| Use of SCKMUX_TEST          | 0         | 12            | 0                  
| Use of SFB                  | 0         | 2225          | 0                  
| Use of SPAD                 | 0         | 8             | 0                  
| Use of TSERDES              | 0         | 48            | 0                  
| Use of USCM                 | 3         | 32            | 10                 
|  USCM dataused              | 0         | 32            | 0                  
| Use of USCMMUX_TEST         | 0         | 32            | 0                  
+-------------------------------------------------------------------------------+

Global Clock Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                 | Site Of GClk Inst     | GClk Fanout Net     | Clock Loads     | Non_Clock Loads     | Driver Inst                              | Driver Pin     | Site Of Driver Inst     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_23/gopclkbufg     | USCM_215_624          | ntclkbufg_0         | 20996           | 0                   | PLL/u_gpll/gpll_inst                     | CLKOUT1        | GPLL_7_1075             
| clkbufg_24/gopclkbufg     | USCM_215_627          | ntclkbufg_1         | 6113            | 0                   | PLL/u_gpll/gpll_inst                     | CLKOUT0        | GPLL_7_1075             
| clkbufg_25/gopclkbufg     | USCM_215_576          | ntclkbufg_2         | 151             | 0                   | u_CORES/u_GTP_SCANCHAIN_PG/scanchain     | TCK1           | SCANCHAIN_88_312        
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                 | Site Of Pll Inst     | Pin         | Net Of Pin     | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst     | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PLL/u_gpll/gpll_inst     | GPLL_7_1075          | CLKIN1      | nt_clk         |  -              |  -                  | clk_ibuf/opit_1       | DI_TO_CLK            | IOLHR_16_1080                 
| PLL/u_gpll/gpll_inst     | GPLL_7_1075          | CLKIN2      | ntR5644        |  -              |  -                  | GND_1873              | Z                    | HARD0_13_1099                 
| PLL/u_gpll/gpll_inst     | GPLL_7_1075          | CLKOUT0     | adc_clk        | 6113            | 1                   |  ...                  |  ...                 |  ...                          
| PLL/u_gpll/gpll_inst     | GPLL_7_1075          | CLKOUT1     | uart_clk       | 20996           | 0                   |  ...                  |  ...                 |  ...                          
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                | LUT       | FF        | Distributed RAM     | APM     | DRM      | ADC     | ANALOG     | CCS     | DDRPHY_CPD     | DDRPHY_IOCLK_DIV     | DDR_PHY     | GPLL     | HCKB     | HSSTLP     | IO     | IOCKB     | KEYRAM     | MRCKB     | PCIE     | PPLL     | RCKB     | SCANCHAIN     | TSERDES     | USCM     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top                                             | 45044     | 38930     | 75                  | 216     | 16.5     | 0       | 0          | 1       | 0              | 0                    | 0           | 1        | 17       | 0          | 42     | 0         | 0          | 0         | 0        | 0        | 7        | 1             | 0           | 3        
| + PLL                                           | 0         | 0         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 1        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + Vpp_measure1                                  | 38        | 59        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + Vpp_measure2                                  | 24        | 48        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + adc_transform1                                | 84        | 123       | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + adc_fifo                                    | 64        | 98        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_fifo_adc_fifo                     | 64        | 98        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_fifo_ctrl                       | 64        | 98        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_sdpram                          | 0         | 0         | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + adc_transform2                                | 85        | 123       | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + adc_fifo                                    | 65        | 98        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_fifo_adc_fifo                     | 65        | 98        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_fifo_ctrl                       | 65        | 98        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_sdpram                          | 0         | 0         | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + data2uart1                                    | 83        | 115       | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + uart_fifo                                   | 74        | 100       | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_fifo_uart_fifo                    | 74        | 100       | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_fifo_ctrl                       | 74        | 100       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_sdpram                          | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + data2uart2                                    | 82        | 115       | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + uart_fifo                                   | 74        | 100       | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_fifo_uart_fifo                    | 74        | 100       | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_fifo_ctrl                       | 74        | 100       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_sdpram                          | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + data_judge                                    | 32        | 30        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + encoder                                     | 23        | 26        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + data_select                                   | 65        | 128       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + display_HMI                                   | 1238      | 1651      | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + binary2BCD_THD1                             | 22        | 41        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + binary2BCD_THD2                             | 16        | 33        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + binary2BCD_Vmax1                            | 27        | 51        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + binary2BCD_Vmax2                            | 21        | 43        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + binary2BCD_Vmin1                            | 22        | 45        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + binary2BCD_Vmin2                            | 21        | 43        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + binary2BCD_cnt1                             | 21        | 44        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + binary2BCD_duty1                            | 17        | 35        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + binary2BCD_duty2                            | 17        | 34        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + binary2BCD_fre1                             | 51        | 99        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + binary2BCD_fre2                             | 44        | 89        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + binary2BCD_fsc                              | 46        | 78        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + binary2BCD_phase                            | 22        | 44        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + binary2BCD_tx_Vpp1_max                      | 33        | 64        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + binary2BCD_tx_Vpp1_min                      | 27        | 55        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + binary2BCD_tx_Vpp2_max                      | 28        | 57        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + binary2BCD_tx_Vpp2_min                      | 27        | 55        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + binary2BCD_tx_fre1_max                      | 28        | 57        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + binary2BCD_tx_fre1_min                      | 27        | 55        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + binary2BCD_tx_fre2_max                      | 28        | 57        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + binary2BCD_tx_fre2_min                      | 34        | 64        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + fjw1                                        | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_sdpram_wave_ram                   | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + fjw2                                        | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_sdpram_wave_ram                   | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + uart_rx                                     | 40        | 43        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + uart_tx                                     | 32        | 33        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + esp8266                                       | 347       | 465       | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + fjw1                                        | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_sdpram_wave_ram                   | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + fjw2                                        | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_sdpram_wave_ram                   | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + uart_rx                                     | 40        | 43        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + uart_tx                                     | 32        | 33        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + fft_transform1                                | 2306      | 2740      | 36                  | 17      | 2.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + FFT_calculation                             | 652       | 1038      | 36                  | 5       | 2.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + fft                                       | 634       | 1025      | 36                  | 5       | 2.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + u_cfg_ctrl                              | 1         | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + use_radix2_burst.u_burst_input_ctrl     | 20        | 16        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + use_radix2_burst.u_radix2_burst_core    | 613       | 1007      | 36                  | 5       | 2.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + bfp_en.u_ram0_wdata_overflow_det      | 4         | 10        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + bfp_en.u_ram1_wdata_overflow_det      | 4         | 10        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + r2_dit_bf                             | 297       | 551       | 15                  | 5       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + bfp_en.u_dynamic_a_comp_round       | 76        | 118       | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_dynamic_im_round                | 39        | 61        | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_din_sign_sreg                 | 2         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + latency_larger_than_2.u_distram_sreg| 2         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                   + u_distributed_shiftregister | 2         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                     + u_distributed_sdpram      | 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_rounding_adder                | 13        | 24        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + no_use_apm.u_lut_addsub       | 13        | 24        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_dynamic_re_round                | 37        | 57        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_rounding_adder                | 13        | 22        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + no_use_apm.u_lut_addsub       | 13        | 22        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + bfp_en.u_dynamic_b_comp_round       | 74        | 114       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_dynamic_im_round                | 37        | 57        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_rounding_adder                | 13        | 22        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + no_use_apm.u_lut_addsub       | 13        | 22        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_dynamic_re_round                | 37        | 57        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_rounding_adder                | 13        | 22        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + no_use_apm.u_lut_addsub       | 13        | 22        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_im_input_sreg                     | 7         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + latency_larger_than_2.u_distram_sreg| 7         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_distributed_shiftregister     | 7         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_distributed_sdpram          | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_r2_dit_mult_by_twiddle            | 134       | 295       | 2                   | 3       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_comp_mult                       | 24        | 112       | 0                   | 3       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + t1.u_comp_mult_t1               | 24        | 112       | 0                   | 3       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_3mult_1                     | 0         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_3mult_2                     | 0         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_3mult_3                     | 0         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_sreg_dly1                   | 0         | 12        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_sreg_dly2                   | 24        | 100       | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_fft_comp_round                  | 62        | 133       | 2                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_im_round                      | 30        | 65        | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + convegent_rouning.u_din_sign_sreg| 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                   + latency_larger_than_2.u_distram_sreg| 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                     + u_distributed_shiftregister| 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                       + u_distributed_sdpram    | 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + convegent_rouning.u_rouning_adder| 23        | 15        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                   + no_use_apm.u_lut_addsub     | 23        | 15        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_re_round                      | 32        | 68        | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + convegent_rouning.u_din_sign_sreg| 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                   + latency_larger_than_2.u_distram_sreg| 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                     + u_distributed_shiftregister| 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                       + u_distributed_sdpram    | 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + convegent_rouning.u_rouning_adder| 23        | 15        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                   + no_use_apm.u_lut_addsub     | 23        | 15        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_twiddle_gen                     | 33        | 46        | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_re_input_sreg                 | 6         | 26        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_sin_rom                       | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + use_drm.u_sin_drm_rom         | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_r2bf_as_core                      | 0         | 0         | 0                   | 2       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_r2bf_adder                      | 0         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + use_addsub_dual.u_apm_addsub_dual| 0         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_r2bf_subtractor                 | 0         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + use_addsub_dual.u_apm_addsub_dual| 0         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_re_input_sreg                     | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + latency_larger_than_2.u_distram_sreg| 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_distributed_shiftregister     | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_distributed_sdpram          | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + r2_dit_ctrl                           | 178       | 215       | 21                  | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + bfcnt_last_sreg                     | 4         | 5         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + latency_larger_than_2.u_distram_sreg| 4         | 5         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_distributed_shiftregister     | 4         | 5         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_bfcnt_sreg                        | 7         | 10        | 5                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + latency_larger_than_2.u_distram_sreg| 7         | 10        | 5                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_distributed_shiftregister     | 7         | 10        | 5                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_distributed_sdpram          | 5         | 10        | 5                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_output_p4_sreg                    | 10        | 18        | 7                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + latency_larger_than_2.u_distram_sreg| 10        | 18        | 7                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_distributed_shiftregister     | 10        | 18        | 7                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_distributed_sdpram          | 7         | 14        | 7                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_output_sreg                       | 2         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + latency_larger_than_2.u_distram_sreg| 2         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_distributed_shiftregister     | 2         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_distributed_sdpram          | 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_raddr_sreg                        | 6         | 10        | 5                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + latency_larger_than_2.u_distram_sreg| 6         | 10        | 5                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_distributed_shiftregister     | 6         | 10        | 5                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_distributed_sdpram          | 5         | 10        | 5                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_sof_sreg                          | 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + latency_larger_than_2.u_distram_sreg| 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_distributed_shiftregister     | 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_distributed_sdpram          | 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_stage_sreg                        | 2         | 4         | 2                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + latency_larger_than_2.u_distram_sreg| 2         | 4         | 2                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_distributed_shiftregister     | 2         | 4         | 2                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_distributed_sdpram          | 2         | 4         | 2                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + u_sdpram0                             | 0         | 24        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + use_drm.u_drm_sdpram                | 0         | 24        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k| 0         | 24        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + U_drm_sdpram_36k                | 0         | 0         | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + u_sdpram1                             | 0         | 24        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + use_drm.u_drm_sdpram                | 0         | 24        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k| 0         | 24        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + U_drm_sdpram_36k                | 0         | 0         | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + sampler_inst                              | 16        | 13        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + phase_measure                               | 1024      | 1028      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + cordic_arctan                             | 1008      | 1028      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + square_root                                 | 616       | 640       | 0                   | 10      | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + fft_transform2                                | 2311      | 2738      | 39                  | 17      | 2.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + FFT_calculation                             | 645       | 1036      | 39                  | 5       | 2.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + fft                                       | 626       | 1022      | 39                  | 5       | 2.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + u_cfg_ctrl                              | 1         | 2         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + use_radix2_burst.u_burst_input_ctrl     | 20        | 16        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + use_radix2_burst.u_radix2_burst_core    | 605       | 1004      | 39                  | 5       | 2.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + bfp_en.u_ram0_wdata_overflow_det      | 4         | 10        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + bfp_en.u_ram1_wdata_overflow_det      | 4         | 10        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + r2_dit_bf                             | 296       | 553       | 16                  | 5       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + bfp_en.u_dynamic_a_comp_round       | 76        | 118       | 2                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_dynamic_im_round                | 38        | 59        | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_din_sign_sreg                 | 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + latency_larger_than_2.u_distram_sreg| 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                   + u_distributed_shiftregister | 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                     + u_distributed_sdpram      | 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_rounding_adder                | 13        | 22        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + no_use_apm.u_lut_addsub       | 13        | 22        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_dynamic_re_round                | 38        | 59        | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_din_sign_sreg                 | 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + latency_larger_than_2.u_distram_sreg| 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                   + u_distributed_shiftregister | 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                     + u_distributed_sdpram      | 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_rounding_adder                | 13        | 22        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + no_use_apm.u_lut_addsub       | 13        | 22        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + bfp_en.u_dynamic_b_comp_round       | 75        | 116       | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_dynamic_im_round                | 37        | 57        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_rounding_adder                | 13        | 22        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + no_use_apm.u_lut_addsub       | 13        | 22        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_dynamic_re_round                | 38        | 59        | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_din_sign_sreg                 | 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + latency_larger_than_2.u_distram_sreg| 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                   + u_distributed_shiftregister | 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                     + u_distributed_sdpram      | 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_rounding_adder                | 13        | 22        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + no_use_apm.u_lut_addsub       | 13        | 22        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_im_input_sreg                     | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + latency_larger_than_2.u_distram_sreg| 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_distributed_shiftregister     | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_distributed_sdpram          | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_r2_dit_mult_by_twiddle            | 133       | 295       | 1                   | 3       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_comp_mult                       | 23        | 111       | 0                   | 3       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + t1.u_comp_mult_t1               | 23        | 111       | 0                   | 3       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_3mult_1                     | 0         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_3mult_2                     | 0         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_3mult_3                     | 0         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_sreg_dly1                   | 0         | 12        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_sreg_dly2                   | 23        | 99        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_fft_comp_round                  | 62        | 133       | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_im_round                      | 31        | 66        | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + convegent_rouning.u_din_sign_sreg| 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                   + latency_larger_than_2.u_distram_sreg| 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                     + u_distributed_shiftregister| 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                       + u_distributed_sdpram    | 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + convegent_rouning.u_rouning_adder| 23        | 15        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                   + no_use_apm.u_lut_addsub     | 23        | 15        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_re_round                      | 31        | 67        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + convegent_rouning.u_rouning_adder| 23        | 15        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                   + no_use_apm.u_lut_addsub     | 23        | 15        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_twiddle_gen                     | 33        | 47        | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_re_input_sreg                 | 6         | 26        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_sin_rom                       | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + use_drm.u_sin_drm_rom         | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_r2bf_as_core                      | 0         | 0         | 0                   | 2       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_r2bf_adder                      | 0         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + use_addsub_dual.u_apm_addsub_dual| 0         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + u_r2bf_subtractor                 | 0         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + use_addsub_dual.u_apm_addsub_dual| 0         | 0         | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_re_input_sreg                     | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + latency_larger_than_2.u_distram_sreg| 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_distributed_shiftregister     | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_distributed_sdpram          | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + r2_dit_ctrl                           | 171       | 210       | 23                  | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + bfcnt_last_sreg                     | 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + latency_larger_than_2.u_distram_sreg| 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_distributed_shiftregister     | 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_distributed_sdpram          | 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_bfcnt_sreg                        | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + latency_larger_than_2.u_distram_sreg| 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_distributed_shiftregister     | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_distributed_sdpram          | 6         | 12        | 6                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_output_p4_sreg                    | 7         | 14        | 7                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + latency_larger_than_2.u_distram_sreg| 7         | 14        | 7                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_distributed_shiftregister     | 7         | 14        | 7                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_distributed_sdpram          | 7         | 14        | 7                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_output_sreg                       | 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + latency_larger_than_2.u_distram_sreg| 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_distributed_shiftregister     | 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_distributed_sdpram          | 1         | 1         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_raddr_sreg                        | 5         | 10        | 5                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + latency_larger_than_2.u_distram_sreg| 5         | 10        | 5                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_distributed_shiftregister     | 5         | 10        | 5                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_distributed_sdpram          | 5         | 10        | 5                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_sof_sreg                          | 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + latency_larger_than_2.u_distram_sreg| 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_distributed_shiftregister     | 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_distributed_sdpram          | 1         | 2         | 1                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + u_stage_sreg                        | 2         | 4         | 2                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + latency_larger_than_2.u_distram_sreg| 2         | 4         | 2                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + u_distributed_shiftregister     | 2         | 4         | 2                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|                 + u_distributed_sdpram          | 2         | 4         | 2                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + u_sdpram0                             | 0         | 24        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + use_drm.u_drm_sdpram                | 0         | 24        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k| 0         | 24        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + U_drm_sdpram_36k                | 0         | 0         | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|         + u_sdpram1                             | 0         | 24        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|           + use_drm.u_drm_sdpram                | 0         | 24        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|             + t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k| 0         | 24        | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|               + U_drm_sdpram_36k                | 0         | 0         | 0                   | 0       | 1        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + sampler_inst                              | 17        | 14        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + delay1                                      | 0         | 17        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + phase_measure                               | 1022      | 1000      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + cordic_arctan                             | 1006      | 1000      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + square_root                                 | 617       | 640       | 0                   | 10      | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + fre_duty_measure1                             | 3980      | 3917      | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + Divider1                                    | 2148      | 2352      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[0].Divider                  | 29        | 26        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[1].Divider                  | 77        | 90        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[2].Divider                  | 76        | 87        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[3].Divider                  | 76        | 89        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[4].Divider                  | 75        | 85        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[5].Divider                  | 75        | 87        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[6].Divider                  | 74        | 83        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[7].Divider                  | 74        | 85        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[8].Divider                  | 73        | 81        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[9].Divider                  | 73        | 83        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[10].Divider                 | 72        | 79        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[11].Divider                 | 72        | 81        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[12].Divider                 | 71        | 78        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[13].Divider                 | 71        | 79        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[14].Divider                 | 70        | 76        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[15].Divider                 | 69        | 76        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[16].Divider                 | 69        | 73        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[17].Divider                 | 69        | 76        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[18].Divider                 | 68        | 71        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[19].Divider                 | 68        | 73        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[20].Divider                 | 67        | 70        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[21].Divider                 | 67        | 71        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[22].Divider                 | 66        | 67        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[23].Divider                 | 66        | 69        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[24].Divider                 | 65        | 66        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[25].Divider                 | 64        | 66        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[26].Divider                 | 64        | 63        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[27].Divider                 | 64        | 65        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[28].Divider                 | 64        | 64        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[29].Divider                 | 65        | 66        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[30].Divider                 | 64        | 62        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Divider                                   | 31        | 65        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + Divider2                                    | 1750      | 1463      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[0].Divider                  | 21        | 10        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[1].Divider                  | 53        | 41        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[2].Divider                  | 53        | 41        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[3].Divider                  | 53        | 39        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[4].Divider                  | 53        | 40        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[5].Divider                  | 52        | 38        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[6].Divider                  | 53        | 40        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[7].Divider                  | 53        | 40        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[8].Divider                  | 53        | 40        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[9].Divider                  | 52        | 38        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[10].Divider                 | 53        | 40        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[11].Divider                 | 53        | 40        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[12].Divider                 | 53        | 40        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[13].Divider                 | 54        | 42        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[14].Divider                 | 55        | 43        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[15].Divider                 | 55        | 44        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[16].Divider                 | 56        | 46        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[17].Divider                 | 56        | 46        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[18].Divider                 | 57        | 48        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[19].Divider                 | 57        | 48        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[20].Divider                 | 58        | 49        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[21].Divider                 | 58        | 50        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[22].Divider                 | 59        | 52        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[23].Divider                 | 59        | 52        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[24].Divider                 | 60        | 54        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[25].Divider                 | 60        | 54        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[26].Divider                 | 61        | 56        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[27].Divider                 | 61        | 56        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[28].Divider                 | 62        | 58        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[29].Divider                 | 62        | 58        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[30].Divider                 | 63        | 60        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Divider                                   | 42        | 60        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + fre_duty_measure2                             | 3983      | 3892      | 0                   | 1       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + Divider1                                    | 2149      | 2323      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[0].Divider                  | 29        | 26        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[1].Divider                  | 77        | 89        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[2].Divider                  | 76        | 87        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[3].Divider                  | 76        | 87        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[4].Divider                  | 75        | 85        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[5].Divider                  | 75        | 85        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[6].Divider                  | 74        | 83        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[7].Divider                  | 74        | 83        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[8].Divider                  | 73        | 81        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[9].Divider                  | 73        | 81        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[10].Divider                 | 72        | 79        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[11].Divider                 | 72        | 79        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[12].Divider                 | 71        | 78        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[13].Divider                 | 71        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[14].Divider                 | 70        | 76        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[15].Divider                 | 69        | 74        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[16].Divider                 | 69        | 73        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[17].Divider                 | 69        | 74        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[18].Divider                 | 68        | 71        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[19].Divider                 | 68        | 71        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[20].Divider                 | 67        | 70        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[21].Divider                 | 67        | 69        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[22].Divider                 | 66        | 67        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[23].Divider                 | 66        | 67        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[24].Divider                 | 65        | 66        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[25].Divider                 | 64        | 64        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[26].Divider                 | 64        | 63        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[27].Divider                 | 64        | 63        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[28].Divider                 | 64        | 64        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[29].Divider                 | 65        | 64        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[30].Divider                 | 65        | 64        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Divider                                   | 31        | 63        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + Divider2                                    | 1752      | 1467      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[0].Divider                  | 21        | 10        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[1].Divider                  | 53        | 41        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[2].Divider                  | 53        | 41        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[3].Divider                  | 53        | 39        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[4].Divider                  | 53        | 40        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[5].Divider                  | 52        | 38        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[6].Divider                  | 53        | 40        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[7].Divider                  | 53        | 40        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[8].Divider                  | 53        | 40        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[9].Divider                  | 53        | 40        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[10].Divider                 | 53        | 40        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[11].Divider                 | 53        | 40        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[12].Divider                 | 54        | 41        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[13].Divider                 | 54        | 42        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[14].Divider                 | 55        | 44        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[15].Divider                 | 55        | 44        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[16].Divider                 | 56        | 46        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[17].Divider                 | 56        | 46        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[18].Divider                 | 57        | 48        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[19].Divider                 | 57        | 48        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[20].Divider                 | 58        | 49        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[21].Divider                 | 58        | 50        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[22].Divider                 | 59        | 52        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[23].Divider                 | 59        | 52        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[24].Divider                 | 60        | 54        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[25].Divider                 | 60        | 54        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[26].Divider                 | 61        | 56        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[27].Divider                 | 61        | 56        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[28].Divider                 | 62        | 58        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[29].Divider                 | 62        | 58        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[30].Divider                 | 63        | 60        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Divider                                   | 42        | 60        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + threshold_warning                             | 506       | 8         | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + wave1_judge                                   | 10782     | 10946     | 0                   | 113     | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + divider1                                    | 1682      | 2040      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[0].Divider                  | 26        | 27        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[1].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[2].Divider                  | 65        | 79        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[3].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[4].Divider                  | 65        | 79        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[5].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[6].Divider                  | 65        | 79        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[7].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[8].Divider                  | 65        | 79        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[9].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[10].Divider                 | 65        | 79        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[11].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[12].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[13].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[14].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[15].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[16].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[17].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[18].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[19].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[20].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[21].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[22].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[23].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[24].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[25].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Divider                                   | 31        | 78        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + divider2                                    | 1682      | 2030      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[0].Divider                  | 26        | 27        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[1].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[2].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[3].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[4].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[5].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[6].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[7].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[8].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[9].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[10].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[11].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[12].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[13].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[14].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[15].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[16].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[17].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[18].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[19].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[20].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[21].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[22].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[23].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[24].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[25].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Divider                                   | 31        | 78        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + divider3                                    | 1682      | 2030      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[0].Divider                  | 26        | 27        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[1].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[2].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[3].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[4].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[5].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[6].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[7].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[8].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[9].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[10].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[11].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[12].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[13].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[14].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[15].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[16].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[17].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[18].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[19].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[20].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[21].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[22].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[23].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[24].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[25].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Divider                                   | 31        | 78        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + root1                                       | 1659      | 1538      | 0                   | 36      | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + root2                                       | 1576      | 1460      | 0                   | 36      | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + root3                                       | 1695      | 1574      | 0                   | 36      | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + wave2_judge                                   | 18512     | 10944     | 0                   | 67      | 1.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + ROM_sin128                                  | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_rom_ROM_sin128                    | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_spram                           | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + ROM_square128                               | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_rom_ROM_square128                 | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_spram                           | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + ROM_tria128                                 | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + U_ipm2l_rom_ROM_tria128                   | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|       + U_ipm2l_spram                           | 0         | 0         | 0                   | 0       | 0.5      | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + divider1                                    | 1682      | 2030      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[0].Divider                  | 26        | 27        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[1].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[2].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[3].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[4].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[5].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[6].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[7].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[8].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[9].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[10].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[11].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[12].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[13].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[14].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[15].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[16].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[17].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[18].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[19].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[20].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[21].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[22].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[23].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[24].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[25].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Divider                                   | 31        | 78        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + divider2                                    | 1682      | 2030      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[0].Divider                  | 26        | 27        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[1].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[2].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[3].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[4].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[5].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[6].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[7].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[8].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[9].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[10].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[11].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[12].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[13].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[14].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[15].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[16].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[17].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[18].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[19].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[20].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[21].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[22].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[23].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[24].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[25].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Divider                                   | 31        | 78        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + divider3                                    | 1682      | 2030      | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[0].Divider                  | 26        | 27        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[1].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[2].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[3].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[4].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[5].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[6].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[7].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[8].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[9].Divider                  | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[10].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[11].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[12].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[13].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[14].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[15].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[16].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[17].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[18].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[19].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[20].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[21].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[22].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[23].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[24].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Div_flow_loop[25].Divider                 | 65        | 77        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|     + Divider                                   | 31        | 78        | 0                   | 0       | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + root1                                       | 3383      | 1543      | 0                   | 28      | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + root2                                       | 4576      | 1452      | 0                   | 17      | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
|   + root3                                       | 4695      | 1577      | 0                   | 17      | 0        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 0             | 0           | 0        
| + u_CORES                                       | 515       | 888       | 0                   | 0       | 5        | 0       | 0          | 0       | 0              | 0                    | 0           | 0        | 0        | 0          | 0      | 0         | 0          | 0         | 0        | 0        | 0        | 1             | 0           | 0        
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                        
+------------------------------------------------------------------------------------------------+
| Input      | C:/Users/27102/Desktop/pds project/project/device_map/top_map.adf                
|            | C:/Users/27102/Desktop/pds project/project/device_map/top.pcf                    
| Output     | C:/Users/27102/Desktop/pds project/project/place_route/top_pnr.adf               
|            | C:/Users/27102/Desktop/pds project/project/place_route/clock_utilization.txt     
|            | C:/Users/27102/Desktop/pds project/project/place_route/top_plc.adf               
|            | C:/Users/27102/Desktop/pds project/project/place_route/top.prr                   
|            | C:/Users/27102/Desktop/pds project/project/place_route/top_prr.prt               
|            | C:/Users/27102/Desktop/pds project/project/place_route/top_pnr.netlist           
|            | C:/Users/27102/Desktop/pds project/project/place_route/prr.db                    
+------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 3,822 MB
Total CPU time to pnr completion : 0h:7m:19s
Process Total CPU time to pnr completion : 0h:9m:30s
Total real time to pnr completion : 0h:8m:43s
