//Copyright (C)2014-2021 Gowin Semiconductor Corporation.
//All rights reserved.


1. PnR Messages

  <Report Title>: Gowin PnR Report
  <Design File>: G:\_Programming\_DOCS\Schematics\MyModular\FPGA\VGA\impl\gwsynthesis\fpga_project.vg
  <Physical Constraints File>: G:\_Programming\_DOCS\Schematics\MyModular\FPGA\VGA\src\fpga_project.cst
  <Timing Constraints File>: G:\_Programming\_DOCS\Schematics\MyModular\FPGA\VGA\src\fpga_project.sdc
  <GOWIN Version>: V1.9.8
  <Part Number>: GW1N-LV1QN48C6/I5
  <Device>: GW1N-1
  <Created Time>:Sun Apr 03 12:26:52 2022


2. PnR Details

  Running placement:
    Placement Phase 0: CPU time = 0h 0m 0.081s, Elapsed time = 0h 0m 0.081s
    Placement Phase 1: CPU time = 0h 0m 0.076s, Elapsed time = 0h 0m 0.076s
    Placement Phase 2: CPU time = 0h 0m 0.088s, Elapsed time = 0h 0m 0.088s
    Placement Phase 3: CPU time = 0h 0m 4s, Elapsed time = 0h 0m 4s
    Total Placement: CPU time = 0h 0m 4s, Elapsed time = 0h 0m 4s
 Running routing:
    Routing Phase 0: CPU time = 0h 0m 0.001s, Elapsed time = 0h 0m 0s
    Routing Phase 1: CPU time = 0h 0m 0.036s, Elapsed time = 0h 0m 0.036s
    Routing Phase 2: CPU time = 0h 0m 0.754s, Elapsed time = 0h 0m 0.755s
    Total Routing: CPU time = 0h 0m 0.791s, Elapsed time = 0h 0m 0.791s
 Generate output files:
    CPU time = 0h 0m 0.329s, Elapsed time = 0h 0m 0.329s

 Total Time and Memory Usage: CPU time = 0h 0m 6s, Elapsed time = 0h 0m 6s, Peak memory usage = 95MB


3. Resource Usage Summary

  ----------------------------------------------------------
  Resources                   | Usage
  ----------------------------------------------------------
  Logic                       | 413/1152  35%
    --LUT,ALU,ROM16           | 413(385 LUT, 28 ALU, 0 ROM16)
    --SSRAM(RAM16)            | 0
  Register                    | 148/945  15%
    --Logic Register as Latch | 0/864  0%
    --Logic Register as FF    | 146/864  16%
    --I/O Register as Latch   | 0/81  0%
    --I/O Register as FF      | 2/81  2%
  CLS                         | 285/576  49%
  I/O Port                    | 33
  I/O Buf                     | 33
    --Input Buf               | 9
    --Output Buf              | 24
    --Inout Buf               | 0
  IOLOGIC                     | 0%
  BSRAM                       | 0%
  PLL                         | 0/1  0%
  DCS                         | 0/4  0%
  DQCE                        | 0/12  0%
  OSC                         | 0/1  0%
  User Flash                  | 0/1  0%
  CLKDIV                      | 0/2  0%
  DLLDLY                      | 0/2  0%
  DHCEN                       | 0/4  0%
  ==========================================================



4. I/O Bank Usage Summary

  -----------------------
  I/O Bank  | Usage       
  -----------------------
  bank 0   | 9/11(81%)   
  bank 1   | 8/9(88%)    
  bank 2   | 11/12(91%)  
  bank 3   | 5/9(55%)    
  =======================


5. Global Clock Usage Summary

  -------------------------------
  Global Clock  | Usage       
  -------------------------------
  PRIMARY       | 1/8(12%)
  SECONDARY     | 0/8(0%)
  GCLK_PIN      | 4/4(100%)
  PLL           | 0/1(0%)
  CLKDIV        | 0/2(0%)
  DLLDLY        | 0/2(0%)
  ===============================


6. Global Clock Signals

  -------------------------------------------
  Signal         | Global Clock   | Location
  -------------------------------------------
  pixel_clk_d    | PRIMARY        |  LEFT RIGHT
  ===========================================


7. Pinout by Port Name

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Port Name    | Diff Pair | Loc./Bank | Constraint | Dir.  | Site     | IO Type    | Drive | Pull Mode | PCI Clamp | Hysteresis | Open Drain | Slew Rate | Vref       | Single Resistor | Diff Resistor | BankVccio 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pixel_clk    |           | 19/2      | Y          | in    | IOB11[A] | LVTTL33    | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3       
datain[0]    |           | 34/1      | Y          | in    | IOR6[A]  | LVTTL33    | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 1.2       
datain[1]    |           | 33/1      | Y          | in    | IOR6[B]  | LVTTL33    | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 1.2       
datain[2]    |           | 32/1      | Y          | in    | IOR6[C]  | LVTTL33    | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 1.2       
datain[3]    |           | 31/1      | Y          | in    | IOR6[D]  | LVTTL33    | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 1.2       
datain[4]    |           | 30/1      | Y          | in    | IOR6[F]  | LVTTL33    | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 1.2       
datain[5]    |           | 29/1      | Y          | in    | IOR6[G]  | LVTTL33    | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 1.2       
datain[6]    |           | 28/1      | Y          | in    | IOR6[H]  | LVTTL33    | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 1.2       
datain[7]    |           | 27/1      | Y          | in    | IOR7[A]  | LVTTL33    | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 1.2       
h_sync       |           | 10/3      | Y          | out   | IOL7[A]  | LVTTL33    | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3       
v_sync       |           | 11/3      | Y          | out   | IOL7[B]  | LVTTL33    | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3       
rgbi[0]      |           | 46/0      | Y          | out   | IOT5[B]  | LVTTL33    | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
rgbi[1]      |           | 13/2      | Y          | out   | IOB3[A]  | LVTTL33    | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
rgbi[2]      |           | 9/3       | Y          | out   | IOL6[G]  | LVTTL33    | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3       
rgbi[3]      |           | 8/3       | Y          | out   | IOL6[F]  | LVTTL33    | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3       
scrend       |           | 5/3       | Y          | out   | IOL6[C]  | LVTTL33    | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3       
scrst        |           | 14/2      | Y          | out   | IOB3[B]  | LVTTL33    | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
addrout[0]   |           | 45/0      | Y          | out   | IOT7[A]  | LVTTL33    | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
addrout[1]   |           | 44/0      | Y          | out   | IOT7[B]  | LVTTL33    | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
addrout[2]   |           | 43/0      | Y          | out   | IOT10[A] | LVTTL33    | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
addrout[3]   |           | 42/0      | Y          | out   | IOT10[B] | LVTTL33    | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
addrout[4]   |           | 41/0      | Y          | out   | IOT14[A] | LVTTL33    | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
addrout[5]   |           | 40/0      | Y          | out   | IOT14[B] | LVTTL33    | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
addrout[6]   |           | 39/0      | Y          | out   | IOT17[A] | LVTTL33    | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
addrout[7]   |           | 38/0      | Y          | out   | IOT17[B] | LVTTL33    | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
addrout[8]   |           | 23/2      | Y          | out   | IOB16[A] | LVTTL33    | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
addrout[9]   |           | 24/2      | Y          | out   | IOB16[B] | LVTTL33    | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
addrout[10]  |           | 22/2      | Y          | out   | IOB14[B] | LVTTL33    | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
addrout[11]  |           | 21/2      | Y          | out   | IOB14[A] | LVTTL33    | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
addrout[12]  |           | 20/2      | Y          | out   | IOB11[B] | LVTTL33    | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
addrout[13]  |           | 18/2      | Y          | out   | IOB10[B] | LVTTL33    | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
addrout[14]  |           | 17/2      | Y          | out   | IOB10[A] | LVTTL33    | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
addrout[15]  |           | 16/2      | Y          | out   | IOB7[A]  | LVTTL33    | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
====================================================================================================================================================================================================================




8. All Package Pins

-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Loc./Bank| Signal       | Dir.  | Site     | IO Type  | Drive | Pull Mode | PCI Clamp | Hysteresis | Open Drain | Slew Rate | Vref       | Single Resistor | Diff Resistor | Bank Vccio
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
48/0     | -            | in    | IOT2[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
47/0     | -            | in    | IOT3[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
46/0     | rgbi[0]      | out   | IOT5[B]  | LVTTL33  | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
45/0     | addrout[0]   | out   | IOT7[A]  | LVTTL33  | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
44/0     | addrout[1]   | out   | IOT7[B]  | LVTTL33  | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
43/0     | addrout[2]   | out   | IOT10[A] | LVTTL33  | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
42/0     | addrout[3]   | out   | IOT10[B] | LVTTL33  | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
41/0     | addrout[4]   | out   | IOT14[A] | LVTTL33  | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
40/0     | addrout[5]   | out   | IOT14[B] | LVTTL33  | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
39/0     | addrout[6]   | out   | IOT17[A] | LVTTL33  | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
38/0     | addrout[7]   | out   | IOT17[B] | LVTTL33  | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
13/2     | rgbi[1]      | out   | IOB3[A]  | LVTTL33  | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
14/2     | scrst        | out   | IOB3[B]  | LVTTL33  | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
15/2     | -            | in    | IOB6[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
16/2     | addrout[15]  | out   | IOB7[A]  | LVTTL33  | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
17/2     | addrout[14]  | out   | IOB10[A] | LVTTL33  | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
18/2     | addrout[13]  | out   | IOB10[B] | LVTTL33  | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
19/2     | pixel_clk    | in    | IOB11[A] | LVTTL33  | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
20/2     | addrout[12]  | out   | IOB11[B] | LVTTL33  | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
21/2     | addrout[11]  | out   | IOB14[A] | LVTTL33  | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
22/2     | addrout[10]  | out   | IOB14[B] | LVTTL33  | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
23/2     | addrout[8]   | out   | IOB16[A] | LVTTL33  | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
24/2     | addrout[9]   | out   | IOB16[B] | LVTTL33  | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
3/3      | -            | in    | IOL6[A]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
4/3      | -            | in    | IOL6[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
5/3      | scrend       | out   | IOL6[C]  | LVTTL33  | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3  
6/3      | -            | in    | IOL6[D]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
7/3      | -            | out   | IOL6[E]  | LVCMOS18 | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
8/3      | rgbi[3]      | out   | IOL6[F]  | LVTTL33  | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3  
9/3      | rgbi[2]      | out   | IOL6[G]  | LVTTL33  | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3  
10/3     | h_sync       | out   | IOL7[A]  | LVTTL33  | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3  
11/3     | v_sync       | out   | IOL7[B]  | LVTTL33  | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
35/1     | -            | in    | IOR5[A]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 1.2  
34/1     | datain[0]    | in    | IOR6[A]  | LVTTL33  | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 1.2  
33/1     | datain[1]    | in    | IOR6[B]  | LVTTL33  | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 1.2  
32/1     | datain[2]    | in    | IOR6[C]  | LVTTL33  | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 1.2  
31/1     | datain[3]    | in    | IOR6[D]  | LVTTL33  | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 1.2  
30/1     | datain[4]    | in    | IOR6[F]  | LVTTL33  | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 1.2  
29/1     | datain[5]    | in    | IOR6[G]  | LVTTL33  | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 1.2  
28/1     | datain[6]    | in    | IOR6[H]  | LVTTL33  | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 1.2  
27/1     | datain[7]    | in    | IOR7[A]  | LVTTL33  | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 1.2  
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
=========================================================================================================================================================================================


