Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Thu Aug 17 16:32:27 2023
| Host         : LTK2008N0093475 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sap_bus_timing_summary_routed.rpt -pb sap_bus_timing_summary_routed.pb -rpx sap_bus_timing_summary_routed.rpx -warn_on_violation
| Design       : sap_bus
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  101         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (101)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (208)
5. checking no_input_delay (2)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (101)
--------------------------
 There are 97 register/latch pins with no clock driven by root clock pin: btn_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: count_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[24]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (208)
--------------------------------------------------
 There are 208 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.327        0.000                      0                   25        0.324        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.327        0.000                      0                   25        0.324        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.327ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 1.923ns (71.624%)  route 0.762ns (28.376%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 14.884 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.172    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.390    count_reg_n_0_[1]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.064 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    count_reg[0]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    count_reg[4]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.292    count_reg[8]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.406    count_reg[12]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.520    count_reg[16]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.634 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.634    count_reg[20]_i_1_n_0
    SLICE_X0Y31          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.857 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.857    count_reg[24]_i_1_n_7
    SLICE_X0Y31          FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.512    14.884    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.273    15.157    
                         clock uncertainty           -0.035    15.121    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)        0.062    15.183    count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                  7.327    

Slack (MET) :             7.329ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.920ns (71.592%)  route 0.762ns (28.408%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.172    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.390    count_reg_n_0_[1]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.064 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    count_reg[0]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    count_reg[4]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.292    count_reg[8]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.406    count_reg[12]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.520    count_reg[16]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.854 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.854    count_reg[20]_i_1_n_6
    SLICE_X0Y30          FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    14.883    clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.062    15.182    count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -7.854    
  -------------------------------------------------------------------
                         slack                                  7.329    

Slack (MET) :             7.350ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.899ns (71.368%)  route 0.762ns (28.632%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.172    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.390    count_reg_n_0_[1]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.064 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    count_reg[0]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    count_reg[4]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.292    count_reg[8]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.406    count_reg[12]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.520    count_reg[16]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.833 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.833    count_reg[20]_i_1_n_4
    SLICE_X0Y30          FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    14.883    clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.062    15.182    count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -7.833    
  -------------------------------------------------------------------
                         slack                                  7.350    

Slack (MET) :             7.424ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.825ns (70.549%)  route 0.762ns (29.451%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.172    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.390    count_reg_n_0_[1]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.064 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    count_reg[0]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    count_reg[4]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.292    count_reg[8]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.406    count_reg[12]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.520    count_reg[16]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.759 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.759    count_reg[20]_i_1_n_5
    SLICE_X0Y30          FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    14.883    clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.062    15.182    count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -7.759    
  -------------------------------------------------------------------
                         slack                                  7.424    

Slack (MET) :             7.440ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.809ns (70.365%)  route 0.762ns (29.635%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.172    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.390    count_reg_n_0_[1]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.064 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    count_reg[0]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    count_reg[4]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.292    count_reg[8]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.406    count_reg[12]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.520    count_reg[16]_i_1_n_0
    SLICE_X0Y30          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.743 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.743    count_reg[20]_i_1_n_7
    SLICE_X0Y30          FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    14.883    clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)        0.062    15.182    count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  7.440    

Slack (MET) :             7.443ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.172    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.390    count_reg_n_0_[1]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.064 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    count_reg[0]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    count_reg[4]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.292    count_reg[8]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.406    count_reg[12]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.740 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.740    count_reg[16]_i_1_n_6
    SLICE_X0Y29          FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    14.883    clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    15.182    count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -7.740    
  -------------------------------------------------------------------
                         slack                                  7.443    

Slack (MET) :             7.464ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.172    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.390    count_reg_n_0_[1]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.064 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    count_reg[0]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    count_reg[4]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.292    count_reg[8]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.406    count_reg[12]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.719 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.719    count_reg[16]_i_1_n_4
    SLICE_X0Y29          FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    14.883    clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    15.182    count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  7.464    

Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.711ns (69.191%)  route 0.762ns (30.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.172    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.390    count_reg_n_0_[1]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.064 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    count_reg[0]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    count_reg[4]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.292    count_reg[8]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.406    count_reg[12]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.645 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.645    count_reg[16]_i_1_n_5
    SLICE_X0Y29          FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    14.883    clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    15.182    count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  7.538    

Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.695ns (68.990%)  route 0.762ns (31.010%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.172    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.390    count_reg_n_0_[1]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.064 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    count_reg[0]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    count_reg[4]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.292    count_reg[8]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.406    count_reg[12]_i_1_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.629 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.629    count_reg[16]_i_1_n_7
    SLICE_X0Y29          FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.511    14.883    clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.273    15.156    
                         clock uncertainty           -0.035    15.120    
    SLICE_X0Y29          FDRE (Setup_fdre_C_D)        0.062    15.182    count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  7.554    

Slack (MET) :             7.556ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.692ns (68.952%)  route 0.762ns (31.048%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.620     5.172    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.456     5.628 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.390    count_reg_n_0_[1]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.064 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.064    count_reg[0]_i_1_n_0
    SLICE_X0Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.178 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.178    count_reg[4]_i_1_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.292 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.292    count_reg[8]_i_1_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.626 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.626    count_reg[12]_i_1_n_6
    SLICE_X0Y28          FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.510    14.882    clk_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)        0.062    15.181    count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                  7.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.584     1.497    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.638 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.811    count_reg_n_0_[0]
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.045     1.856 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.856    count[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.926 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.926    count_reg[0]_i_1_n_7
    SLICE_X0Y25          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.852     2.010    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.105     1.602    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  count_reg[20]/Q
                         net (fo=1, routed)           0.176     1.820    count_reg_n_0_[20]
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.935 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    count_reg[20]_i_1_n_7
    SLICE_X0Y30          FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     2.016    clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.105     1.607    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.500    clk_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.818    count_reg_n_0_[12]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.933 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.933    count_reg[12]_i_1_n_7
    SLICE_X0Y28          FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     2.014    clk_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.105     1.605    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.498    clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  count_reg[4]/Q
                         net (fo=1, routed)           0.176     1.816    count_reg_n_0_[4]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.931 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.931    count_reg[4]_i_1_n_7
    SLICE_X0Y26          FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.853     2.011    clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.105     1.603    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.500    clk_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  count_reg[8]/Q
                         net (fo=1, routed)           0.176     1.818    count_reg_n_0_[8]
    SLICE_X0Y27          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.933 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.933    count_reg[8]_i_1_n_7
    SLICE_X0Y27          FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     2.013    clk_IBUF_BUFG
    SLICE_X0Y27          FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.105     1.605    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.575%)  route 0.189ns (42.425%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.501    clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  count_reg[16]/Q
                         net (fo=4, routed)           0.189     1.831    count_reg_n_0_[16]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.946 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.946    count_reg[16]_i_1_n_7
    SLICE_X0Y29          FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.857     2.015    clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.105     1.606    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.584     1.497    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.638 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.811    count_reg_n_0_[0]
    SLICE_X0Y25          LUT1 (Prop_lut1_I0_O)        0.045     1.856 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.856    count[0]_i_2_n_0
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.962 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.962    count_reg[0]_i_1_n_6
    SLICE_X0Y25          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.852     2.010    clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.105     1.602    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.502    clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  count_reg[20]/Q
                         net (fo=1, routed)           0.176     1.820    count_reg_n_0_[20]
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.971 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.971    count_reg[20]_i_1_n_6
    SLICE_X0Y30          FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     2.016    clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  count_reg[21]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.105     1.607    count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.500    clk_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.818    count_reg_n_0_[12]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.969 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.969    count_reg[12]_i_1_n_6
    SLICE_X0Y28          FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     2.014    clk_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  count_reg[13]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X0Y28          FDRE (Hold_fdre_C_D)         0.105     1.605    count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.498    clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  count_reg[4]/Q
                         net (fo=1, routed)           0.176     1.816    count_reg_n_0_[4]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.967 r  count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.967    count_reg[4]_i_1_n_6
    SLICE_X0Y26          FDRE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.853     2.011    clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  count_reg[5]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.105     1.603    count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25     count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27     count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28     count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28     count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28     count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28     count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y29     count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y29     count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25     count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27     count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y28     count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           237 Endpoints
Min Delay           237 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IR/instr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.652ns  (logic 6.004ns (38.358%)  route 9.648ns (61.642%))
  Logic Levels:           11  (CARRY4=1 FDCE=1 LUT4=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE                         0.000     0.000 r  IR/instr_reg_reg[6]/C
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  IR/instr_reg_reg[6]/Q
                         net (fo=5, routed)           1.026     1.544    CS/q_reg/i_[2]
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     1.668 f  CS/LED_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.151     1.819    CS/LED_OBUF[11]_inst_i_2_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124     1.943 r  CS/LED_OBUF[11]_inst_i_1/O
                         net (fo=14, routed)          1.341     3.284    register_b/LED_OBUF[1]
    SLICE_X7Y17          LUT5 (Prop_lut5_I2_O)        0.124     3.408 r  register_b/i___0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.408    add_sub/S[1]
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.988 r  add_sub/_inferred__2/i___0_carry/O[2]
                         net (fo=1, routed)           0.638     4.625    RAM/result[2]
    SLICE_X7Y16          LUT6 (Prop_lut6_I4_O)        0.302     4.927 r  RAM/memory_reg_0_15_2_2_i_2/O
                         net (fo=1, routed)           0.670     5.598    RAM/memory_reg_0_15_2_2_i_2_n_0
    SLICE_X7Y16          LUT5 (Prop_lut5_I2_O)        0.124     5.722 r  RAM/memory_reg_0_15_2_2_i_1/O
                         net (fo=13, routed)          1.834     7.556    RAM/mybus[2]
    SLICE_X4Y19          LUT4 (Prop_lut4_I3_O)        0.152     7.708 r  RAM/cat_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.441     8.149    RAM/cat_OBUF[2]_inst_i_6_n_0
    SLICE_X4Y19          LUT6 (Prop_lut6_I5_O)        0.326     8.475 r  RAM/cat_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.816     9.291    disp_mux/cat[2]_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.124     9.415 r  disp_mux/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.731    12.146    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.506    15.652 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.652    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR/instr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.412ns  (logic 5.468ns (35.477%)  route 9.944ns (64.523%))
  Logic Levels:           11  (CARRY4=1 FDCE=1 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE                         0.000     0.000 r  IR/instr_reg_reg[6]/C
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  IR/instr_reg_reg[6]/Q
                         net (fo=5, routed)           1.026     1.544    CS/q_reg/i_[2]
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     1.668 f  CS/LED_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.151     1.819    CS/LED_OBUF[11]_inst_i_2_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124     1.943 r  CS/LED_OBUF[11]_inst_i_1/O
                         net (fo=14, routed)          2.024     3.967    register_b/LED_OBUF[1]
    SLICE_X7Y18          LUT5 (Prop_lut5_I2_O)        0.124     4.091 r  register_b/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.091    add_sub/memory_reg_0_15_4_4_i_5_0[0]
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     4.338 r  add_sub/_inferred__2/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.810     5.148    RAM/result[4]
    SLICE_X5Y19          LUT6 (Prop_lut6_I4_O)        0.299     5.447 r  RAM/memory_reg_0_15_4_4_i_5/O
                         net (fo=1, routed)           0.787     6.234    register_b/data_reg_reg[4]_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I4_O)        0.124     6.358 r  register_b/memory_reg_0_15_4_4_i_4/O
                         net (fo=1, routed)           0.263     6.621    RAM/data_reg_reg[4]_1
    SLICE_X5Y18          LUT5 (Prop_lut5_I4_O)        0.124     6.745 r  RAM/memory_reg_0_15_4_4_i_1/O
                         net (fo=12, routed)          1.411     8.156    RAM/mybus[4]
    SLICE_X4Y19          LUT6 (Prop_lut6_I2_O)        0.124     8.280 r  RAM/cat_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.656     8.936    RAM/cat_OBUF[3]_inst_i_5_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I4_O)        0.124     9.060 r  RAM/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.816    11.876    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.536    15.412 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.412    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR/instr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.993ns  (logic 5.649ns (37.676%)  route 9.344ns (62.324%))
  Logic Levels:           11  (CARRY4=1 FDCE=1 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE                         0.000     0.000 r  IR/instr_reg_reg[6]/C
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  IR/instr_reg_reg[6]/Q
                         net (fo=5, routed)           1.026     1.544    CS/q_reg/i_[2]
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     1.668 f  CS/LED_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.151     1.819    CS/LED_OBUF[11]_inst_i_2_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124     1.943 r  CS/LED_OBUF[11]_inst_i_1/O
                         net (fo=14, routed)          2.024     3.967    register_b/LED_OBUF[1]
    SLICE_X7Y18          LUT5 (Prop_lut5_I2_O)        0.124     4.091 r  register_b/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.091    add_sub/memory_reg_0_15_4_4_i_5_0[0]
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.515 r  add_sub/_inferred__2/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.797     5.312    RAM/result[5]
    SLICE_X7Y19          LUT6 (Prop_lut6_I4_O)        0.303     5.615 r  RAM/memory_reg_0_15_5_5_i_3/O
                         net (fo=1, routed)           0.296     5.911    register_b/data_reg_reg[5]_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I4_O)        0.124     6.035 r  register_b/memory_reg_0_15_5_5_i_2/O
                         net (fo=1, routed)           0.803     6.838    RAM/data_reg_reg[5]
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     6.962 r  RAM/memory_reg_0_15_5_5_i_1/O
                         net (fo=12, routed)          1.242     8.204    RAM/mybus[5]
    SLICE_X3Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.328 r  RAM/cat_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.729     9.057    disp_mux/cat[1]_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I1_O)        0.124     9.181 r  disp_mux/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.276    11.457    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.536    14.993 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.993    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR/instr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.717ns  (logic 5.904ns (40.120%)  route 8.813ns (59.880%))
  Logic Levels:           11  (CARRY4=1 FDCE=1 LUT3=1 LUT5=3 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE                         0.000     0.000 r  IR/instr_reg_reg[6]/C
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  IR/instr_reg_reg[6]/Q
                         net (fo=5, routed)           1.026     1.544    CS/q_reg/i_[2]
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     1.668 f  CS/LED_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.151     1.819    CS/LED_OBUF[11]_inst_i_2_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124     1.943 r  CS/LED_OBUF[11]_inst_i_1/O
                         net (fo=14, routed)          1.845     3.789    register_a/LED_OBUF[1]
    SLICE_X7Y18          LUT3 (Prop_lut3_I1_O)        0.152     3.941 r  register_a/i___0_carry__0_i_1/O
                         net (fo=2, routed)           0.397     4.338    add_sub/memory_reg_0_15_4_4_i_5[2]
    SLICE_X7Y18          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.646     4.984 r  add_sub/_inferred__2/i___0_carry__0/O[3]
                         net (fo=1, routed)           0.416     5.399    RAM/result[7]
    SLICE_X5Y19          LUT6 (Prop_lut6_I4_O)        0.306     5.705 r  RAM/memory_reg_0_15_7_7_i_3/O
                         net (fo=1, routed)           0.565     6.270    register_b/data_reg_reg[7]_1
    SLICE_X7Y19          LUT5 (Prop_lut5_I4_O)        0.124     6.394 r  register_b/memory_reg_0_15_7_7_i_2/O
                         net (fo=1, routed)           0.263     6.657    RAM/data_reg_reg[7]
    SLICE_X7Y19          LUT5 (Prop_lut5_I4_O)        0.124     6.781 r  RAM/memory_reg_0_15_7_7_i_1/O
                         net (fo=12, routed)          1.357     8.139    RAM/mybus[7]
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  RAM/cat_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.433     8.696    disp_mux/cat[6]_1
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.124     8.820 r  disp_mux/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.358    11.179    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.538    14.717 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.717    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR/instr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.483ns  (logic 5.649ns (39.008%)  route 8.834ns (60.992%))
  Logic Levels:           11  (CARRY4=1 FDCE=1 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE                         0.000     0.000 r  IR/instr_reg_reg[6]/C
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  IR/instr_reg_reg[6]/Q
                         net (fo=5, routed)           1.026     1.544    CS/q_reg/i_[2]
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     1.668 f  CS/LED_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.151     1.819    CS/LED_OBUF[11]_inst_i_2_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124     1.943 r  CS/LED_OBUF[11]_inst_i_1/O
                         net (fo=14, routed)          2.024     3.967    register_b/LED_OBUF[1]
    SLICE_X7Y18          LUT5 (Prop_lut5_I2_O)        0.124     4.091 r  register_b/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.091    add_sub/memory_reg_0_15_4_4_i_5_0[0]
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.515 r  add_sub/_inferred__2/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.797     5.312    RAM/result[5]
    SLICE_X7Y19          LUT6 (Prop_lut6_I4_O)        0.303     5.615 r  RAM/memory_reg_0_15_5_5_i_3/O
                         net (fo=1, routed)           0.296     5.911    register_b/data_reg_reg[5]_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I4_O)        0.124     6.035 r  register_b/memory_reg_0_15_5_5_i_2/O
                         net (fo=1, routed)           0.803     6.838    RAM/data_reg_reg[5]
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     6.962 r  RAM/memory_reg_0_15_5_5_i_1/O
                         net (fo=12, routed)          1.601     8.563    RAM/mybus[5]
    SLICE_X1Y18          LUT6 (Prop_lut6_I4_O)        0.124     8.687 r  RAM/cat_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.263     8.950    RAM/cat_OBUF[5]_inst_i_2_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I1_O)        0.124     9.074 r  RAM/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.872    10.947    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.536    14.483 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.483    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR/instr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.387ns  (logic 5.631ns (39.138%)  route 8.756ns (60.862%))
  Logic Levels:           11  (CARRY4=1 FDCE=1 LUT5=4 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE                         0.000     0.000 r  IR/instr_reg_reg[6]/C
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  IR/instr_reg_reg[6]/Q
                         net (fo=5, routed)           1.026     1.544    CS/q_reg/i_[2]
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     1.668 f  CS/LED_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.151     1.819    CS/LED_OBUF[11]_inst_i_2_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124     1.943 r  CS/LED_OBUF[11]_inst_i_1/O
                         net (fo=14, routed)          2.024     3.967    register_b/LED_OBUF[1]
    SLICE_X7Y18          LUT5 (Prop_lut5_I2_O)        0.124     4.091 r  register_b/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.091    add_sub/memory_reg_0_15_4_4_i_5_0[0]
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.515 f  add_sub/_inferred__2/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.797     5.312    RAM/result[5]
    SLICE_X7Y19          LUT6 (Prop_lut6_I4_O)        0.303     5.615 f  RAM/memory_reg_0_15_5_5_i_3/O
                         net (fo=1, routed)           0.296     5.911    register_b/data_reg_reg[5]_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I4_O)        0.124     6.035 f  register_b/memory_reg_0_15_5_5_i_2/O
                         net (fo=1, routed)           0.803     6.838    RAM/data_reg_reg[5]
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     6.962 f  RAM/memory_reg_0_15_5_5_i_1/O
                         net (fo=12, routed)          1.135     8.097    RAM/mybus[5]
    SLICE_X1Y19          LUT6 (Prop_lut6_I2_O)        0.124     8.221 r  RAM/cat_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.670     8.891    disp_mux/cat[4]_1
    SLICE_X1Y19          LUT5 (Prop_lut5_I4_O)        0.124     9.015 r  disp_mux/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.854    10.869    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.518    14.387 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.387    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR/instr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.375ns  (logic 5.652ns (39.321%)  route 8.722ns (60.679%))
  Logic Levels:           11  (CARRY4=1 FDCE=1 LUT5=3 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE                         0.000     0.000 r  IR/instr_reg_reg[6]/C
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  IR/instr_reg_reg[6]/Q
                         net (fo=5, routed)           1.026     1.544    CS/q_reg/i_[2]
    SLICE_X3Y17          LUT6 (Prop_lut6_I1_O)        0.124     1.668 f  CS/LED_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.151     1.819    CS/LED_OBUF[11]_inst_i_2_n_0
    SLICE_X3Y17          LUT6 (Prop_lut6_I0_O)        0.124     1.943 r  CS/LED_OBUF[11]_inst_i_1/O
                         net (fo=14, routed)          2.024     3.967    register_b/LED_OBUF[1]
    SLICE_X7Y18          LUT5 (Prop_lut5_I2_O)        0.124     4.091 r  register_b/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     4.091    add_sub/memory_reg_0_15_4_4_i_5_0[0]
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.515 r  add_sub/_inferred__2/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.797     5.312    RAM/result[5]
    SLICE_X7Y19          LUT6 (Prop_lut6_I4_O)        0.303     5.615 r  RAM/memory_reg_0_15_5_5_i_3/O
                         net (fo=1, routed)           0.296     5.911    register_b/data_reg_reg[5]_0
    SLICE_X7Y20          LUT5 (Prop_lut5_I4_O)        0.124     6.035 r  register_b/memory_reg_0_15_5_5_i_2/O
                         net (fo=1, routed)           0.803     6.838    RAM/data_reg_reg[5]
    SLICE_X6Y20          LUT5 (Prop_lut5_I4_O)        0.124     6.962 r  RAM/memory_reg_0_15_5_5_i_1/O
                         net (fo=12, routed)          0.909     7.872    RAM/mybus[5]
    SLICE_X4Y18          LUT6 (Prop_lut6_I3_O)        0.124     7.996 r  RAM/cat_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.444     8.440    RAM/cat_OBUF[0]_inst_i_3_n_0
    SLICE_X4Y18          LUT6 (Prop_lut6_I2_O)        0.124     8.564 r  RAM/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.272    10.835    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.539    14.375 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.375    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CS/t_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.291ns  (logic 4.818ns (46.819%)  route 5.473ns (53.181%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE                         0.000     0.000 r  CS/t_state_reg[0]/C
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.459     0.459 r  CS/t_state_reg[0]/Q
                         net (fo=18, routed)          0.655     1.114    CS/t_state[0]
    SLICE_X1Y17          LUT2 (Prop_lut2_I1_O)        0.150     1.264 f  CS/LED_OBUF[13]_inst_i_3/O
                         net (fo=2, routed)           0.451     1.715    IR/memory_reg_0_15_0_0_i_6_0
    SLICE_X1Y17          LUT6 (Prop_lut6_I1_O)        0.326     2.041 r  IR/LED_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           1.051     3.092    CS/t_state_reg[0]_0[0]
    SLICE_X2Y18          LUT5 (Prop_lut5_I0_O)        0.146     3.238 r  CS/LED_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           3.316     6.554    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.737    10.291 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.291    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_mux/display_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.743ns  (logic 4.469ns (45.871%)  route 5.274ns (54.129%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE                         0.000     0.000 r  disp_mux/display_select_reg[1]/C
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  disp_mux/display_select_reg[1]/Q
                         net (fo=31, routed)          0.731     1.150    disp_mux/Q[1]
    SLICE_X1Y20          LUT3 (Prop_lut3_I2_O)        0.324     1.474 r  disp_mux/AN_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.543     6.017    AN_out_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726     9.743 r  AN_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.743    AN_out[6]
    K2                                                                r  AN_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED16_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.895ns  (logic 4.092ns (46.006%)  route 4.803ns (53.994%))
  Logic Levels:           3  (BUFG=1 FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE                         0.000     0.000 r  btn_clk_reg/C
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  btn_clk_reg/Q
                         net (fo=1, routed)           1.864     2.320    LED16_B_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.416 r  LED16_B_OBUF_BUFG_inst/O
                         net (fo=98, routed)          2.939     5.355    LED16_B_OBUF_BUFG
    R12                  OBUF (Prop_obuf_I_O)         3.540     8.895 r  LED16_B_OBUF_inst/O
                         net (fo=0)                   0.000     8.895    LED16_B
    R12                                                               r  LED16_B (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IR/instr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IR/operand_tristate_oe_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE                         0.000     0.000 r  IR/instr_reg_reg[0]/C
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  IR/instr_reg_reg[0]/Q
                         net (fo=1, routed)           0.087     0.228    IR/instr_reg[0]
    SLICE_X6Y17          FDRE                                         r  IR/operand_tristate_oe_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_b/data_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_b/data_out_gated_tristate_oe_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE                         0.000     0.000 r  register_b/data_reg_reg[2]/C
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_b/data_reg_reg[2]/Q
                         net (fo=4, routed)           0.114     0.255    register_b/Q[2]
    SLICE_X7Y16          FDRE                                         r  register_b/data_out_gated_tristate_oe_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_register/data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            output_register/data_out_gated_tristate_oe_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.743%)  route 0.126ns (47.257%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE                         0.000     0.000 r  output_register/data_reg_reg[3]/C
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  output_register/data_reg_reg[3]/Q
                         net (fo=8, routed)           0.126     0.267    output_register/out_to_seg[3]
    SLICE_X7Y19          FDRE                                         r  output_register/data_out_gated_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_a/data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_a/data_out_gated_tristate_oe_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.366%)  route 0.122ns (42.634%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE                         0.000     0.000 r  register_a/data_reg_reg[0]/C
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  register_a/data_reg_reg[0]/Q
                         net (fo=4, routed)           0.122     0.286    register_a/Q[0]
    SLICE_X6Y16          FDRE                                         r  register_a/data_out_gated_tristate_oe_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_a/data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_a/data_out_gated_tristate_oe_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.366%)  route 0.122ns (42.634%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDRE                         0.000     0.000 r  register_a/data_reg_reg[1]/C
    SLICE_X6Y15          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  register_a/data_reg_reg[1]/Q
                         net (fo=4, routed)           0.122     0.286    register_a/Q[1]
    SLICE_X6Y16          FDRE                                         r  register_a/data_out_gated_tristate_oe_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IR/instr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            IR/operand_tristate_oe_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDCE                         0.000     0.000 r  IR/instr_reg_reg[3]/C
    SLICE_X5Y20          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  IR/instr_reg_reg[3]/Q
                         net (fo=1, routed)           0.153     0.294    IR/instr_reg[3]
    SLICE_X7Y20          FDRE                                         r  IR/operand_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_b/data_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_b/data_out_gated_tristate_oe_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.460%)  route 0.169ns (54.540%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE                         0.000     0.000 r  register_b/data_reg_reg[7]/C
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_b/data_reg_reg[7]/Q
                         net (fo=2, routed)           0.169     0.310    register_b/Q[7]
    SLICE_X7Y19          FDRE                                         r  register_b/data_out_gated_tristate_oe_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_b/data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_b/data_out_gated_tristate_oe_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.289%)  route 0.170ns (54.711%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE                         0.000     0.000 r  register_b/data_reg_reg[5]/C
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_b/data_reg_reg[5]/Q
                         net (fo=3, routed)           0.170     0.311    register_b/Q[5]
    SLICE_X7Y20          FDRE                                         r  register_b/data_out_gated_tristate_oe_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_b/data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_b/data_out_gated_tristate_oe_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.209%)  route 0.178ns (55.791%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE                         0.000     0.000 r  register_b/data_reg_reg[0]/C
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_b/data_reg_reg[0]/Q
                         net (fo=4, routed)           0.178     0.319    register_b/Q[0]
    SLICE_X6Y16          FDRE                                         r  register_b/data_out_gated_tristate_oe_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 register_b/data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_b/data_out_gated_tristate_oe_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.141ns (44.209%)  route 0.178ns (55.791%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE                         0.000     0.000 r  register_b/data_reg_reg[1]/C
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  register_b/data_reg_reg[1]/Q
                         net (fo=4, routed)           0.178     0.319    register_b/Q[1]
    SLICE_X6Y16          FDRE                                         r  register_b/data_out_gated_tristate_oe_reg[1]/D
  -------------------------------------------------------------------    -------------------





