#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Aug 29 20:03:21 2016
# Process ID: 63420
# Current directory: C:/Users/jsequeira/Proyectos
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent43032 C:\Users\jsequeira\Proyectos\Karatsuba.xpr
# Log file: C:/Users/jsequeira/Proyectos/vivado.log
# Journal file: C:/Users/jsequeira/Proyectos\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jsequeira/Proyectos/Karatsuba.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/jsequeira/Karatsuba' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 793.543 ; gain = 127.293
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Add_Subt.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Add_Subt.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Adder_Round.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Adder_Round.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Barrel_Shifter_M.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Barrel_Shifter_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Barrel_shifter.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Barrel_shifter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Comparator.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Comparator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Comparator_Equal.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Comparator_Equal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Comparator_Less.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Comparator_Less.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Comparators.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Comparators.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Deco_Round_Mult.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Deco_Round_Mult.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Exp_operation_m.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Exp_operation_m.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/FPU_Multiplication_Function.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/FPU_Multiplication_Function.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/FSM_Add_Subtract.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/FSM_Add_Subtract.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/FSM_Mult_Function.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/FSM_Mult_Function.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/First_Phase_M.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/First_Phase_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Full_Adder_PG_1b.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Full_Adder_PG_1b.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Greater_Comparator.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Greater_Comparator.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/KOA.v" into library work [C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/KOA.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/KOA_2.v" into library work [C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/KOA_2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/LZD.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/LZD.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/MultiplexTxT.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/MultiplexTxT.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Multiplexer_AC.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Multiplexer_AC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Mux_3x1.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Mux_3x1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Mux_Array.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Mux_Array.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/OR_Module.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/OR_Module.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Oper_Start_In.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Oper_Start_In.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Priority_Codec_32.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Priority_Codec_32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Priority_Codec_64.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Priority_Codec_64.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/RKOA.v" into library work [C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/RKOA.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/RegisterAdd.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/RegisterAdd.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/RegisterMult.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/RegisterMult.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Rotate_Mux_Array.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Rotate_Mux_Array.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Round_Sgf_Dec.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Round_Sgf_Dec.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Round_decoder_M.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Round_decoder_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Sgf_Multiplication.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Sgf_Multiplication.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Tenth_Phase.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/Tenth_Phase.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/XOR_M.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/XOR_M.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Zero_InfMult_Unit.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/Zero_InfMult_Unit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/add_sub_carry_out.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/add_sub_carry_out.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/adder.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/adder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/exp_operation.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/exp_operation.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/multiplier.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/multiplier.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/multiplier_combinational.v" into library work [C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/multiplier_combinational.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/sgn_result.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/sgn_result.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/shift_mux.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/shift_mux.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/substractor.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Mult/substractor.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/xor_tri.v" into library work [C:/Users/jsequeira/Documents/Floating-Point-Unit-master/FPU_Add_subt_Mult/RTL/Add-Subt/xor_tri.v:1]
[Mon Aug 29 20:06:45 2016] Launched synth_1...
Run output will be captured here: C:/Users/jsequeira/Proyectos/Karatsuba.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/KOA.v" into library work [C:/Users/jsequeira/Proyectos/Karatsuba.srcs/sources_1/new/KOA.v:1]
[Mon Aug 29 20:21:49 2016] Launched synth_1...
Run output will be captured here: C:/Users/jsequeira/Proyectos/Karatsuba.runs/synth_1/runme.log
