

================================================================
== Vitis HLS Report for 'backprop'
================================================================
* Date:           Thu May 29 16:17:25 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.975 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  50997648|  50997648|  0.408 sec|  0.408 sec|  50997649|  50997649|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                                                           |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |                         Loop Name                         |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- backprop_loop1                                           |  50997647|  50997647|    312869|          -|          -|   163|        no|
        | + backprop_loop1_1                                        |        64|        64|         1|          -|          -|    64|        no|
        | + matrix_vector_product_with_bias_input_layer_loop1       |      8448|      8448|       132|          -|          -|    64|        no|
        |  ++ matrix_vector_product_with_bias_input_layer_loop1_1   |       130|       130|        10|          -|          -|    13|        no|
        | + add_bias_to_activations_loop1                           |       320|       320|         5|          -|          -|    64|        no|
        | + RELU_loop1                                              |      1984|      1984|        31|          -|          -|    64|        no|
        | + matrix_vector_product_with_bias_second_layer_loop1      |     41088|     41088|       642|          -|          -|    64|        no|
        |  ++ matrix_vector_product_with_bias_second_layer_loop1_1  |       640|       640|        10|          -|          -|    64|        no|
        | + add_bias_to_activations_loop1                           |       320|       320|         5|          -|          -|    64|        no|
        | + RELU_loop1                                              |      1984|      1984|        31|          -|          -|    64|        no|
        | + matrix_vector_product_with_bias_output_layer_loop1      |      1737|      1737|       579|          -|          -|     3|        no|
        |  ++ matrix_vector_product_with_bias_output_layer_loop1_1  |       576|       576|         9|          -|          -|    64|        no|
        | + add_bias_to_activations_loop1                           |        18|        18|         6|          -|          -|     3|        no|
        | + RELU_loop1                                              |        87|        87|        29|          -|          -|     3|        no|
        | + soft_max_loop1                                          |        45|        45|        15|          -|          -|     3|        no|
        | + soft_max_loop2                                          |        75|        75|        25|          -|          -|     3|        no|
        | + take_difference_loop1                                   |        27|        27|         9|          -|          -|     3|        no|
        | + get_delta_matrix_weights3_loop1                         |       960|       960|        15|          -|          -|    64|        no|
        |  ++ get_delta_matrix_weights3_loop1_1                     |        12|        12|         4|          -|          -|     3|        no|
        | + get_oracle_activations2_loop1                           |      2112|      2112|        33|          -|          -|    64|        no|
        |  ++ get_oracle_activations2_loop1_1                       |        27|        27|         9|          -|          -|     3|        no|
        | + get_delta_matrix_weights2_loop1                         |     24768|     24768|       387|          -|          -|    64|        no|
        |  ++ get_delta_matrix_weights2_loop1_1                     |       384|       384|         6|          -|          -|    64|        no|
        | + get_oracle_activations1_loop1                           |     41344|     41344|       646|          -|          -|    64|        no|
        |  ++ get_oracle_activations1_loop1_1                       |       640|       640|        10|          -|          -|    64|        no|
        | + get_delta_matrix_weights1_loop1                         |      4199|      4199|       323|          -|          -|    13|        no|
        |  ++ get_delta_matrix_weights1_loop1_1                     |       320|       320|         5|          -|          -|    64|        no|
        +-----------------------------------------------------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 243
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 4 
4 --> 5 15 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 5 
15 --> 16 20 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 15 
20 --> 21 51 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 20 
51 --> 52 62 
52 --> 53 51 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 52 
62 --> 63 67 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 62 
67 --> 68 98 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 67 
98 --> 99 109 
99 --> 100 108 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 99 
108 --> 98 
109 --> 110 115 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 109 
115 --> 116 144 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 115 
144 --> 145 159 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 144 
159 --> 160 184 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 159 
184 --> 185 193 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 184 
193 --> 194 199 
194 --> 195 
195 --> 196 193 
196 --> 197 
197 --> 198 
198 --> 195 
199 --> 200 213 
200 --> 201 209 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 200 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 199 
213 --> 214 221 
214 --> 215 
215 --> 216 213 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 215 
221 --> 222 236 
222 --> 223 232 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 222 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 221 
236 --> 237 243 
237 --> 238 
238 --> 239 236 
239 --> 240 
240 --> 241 
241 --> 242 
242 --> 238 
243 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%phi_mul1 = alloca i32 1"   --->   Operation 244 'alloca' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/backprop/backprop.c:338]   --->   Operation 245 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%activations3_0_0 = alloca i32 1"   --->   Operation 246 'alloca' 'activations3_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%activations3_1_0 = alloca i32 1"   --->   Operation 247 'alloca' 'activations3_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%activations3_2_0 = alloca i32 1"   --->   Operation 248 'alloca' 'activations3_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%dactivations3_0_04 = alloca i32 1"   --->   Operation 249 'alloca' 'dactivations3_0_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%dactivations3_1_05 = alloca i32 1"   --->   Operation 250 'alloca' 'dactivations3_1_05' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%dactivations3_2_06 = alloca i32 1"   --->   Operation 251 'alloca' 'dactivations3_2_06' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%net_outputs_0_07 = alloca i32 1"   --->   Operation 252 'alloca' 'net_outputs_0_07' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%net_outputs_1_08 = alloca i32 1"   --->   Operation 253 'alloca' 'net_outputs_1_08' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%net_outputs_2_09 = alloca i32 1"   --->   Operation 254 'alloca' 'net_outputs_2_09' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%output_difference_0_023 = alloca i32 1"   --->   Operation 255 'alloca' 'output_difference_0_023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%output_difference_1_024 = alloca i32 1"   --->   Operation 256 'alloca' 'output_difference_1_024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%output_difference_2_025 = alloca i32 1"   --->   Operation 257 'alloca' 'output_difference_2_025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%spectopmodule_ln330 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10" [data/benchmarks/backprop/backprop.c:330]   --->   Operation 258 'spectopmodule' 'spectopmodule_ln330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights1, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 259 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weights1"   --->   Operation 260 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights2, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 261 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weights2"   --->   Operation 262 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights3, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 263 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weights3"   --->   Operation 264 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases1, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 265 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %biases1"   --->   Operation 266 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases2, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 267 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %biases2"   --->   Operation 268 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %biases3, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 269 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %biases3"   --->   Operation 270 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %training_data, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 271 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %training_data"   --->   Operation 272 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %training_targets, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 273 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %training_targets"   --->   Operation 274 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%activations1 = alloca i64 1" [data/benchmarks/backprop/backprop.c:340]   --->   Operation 275 'alloca' 'activations1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%activations2 = alloca i64 1" [data/benchmarks/backprop/backprop.c:341]   --->   Operation 276 'alloca' 'activations2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%dactivations1 = alloca i64 1" [data/benchmarks/backprop/backprop.c:343]   --->   Operation 277 'alloca' 'dactivations1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%dactivations2 = alloca i64 1" [data/benchmarks/backprop/backprop.c:344]   --->   Operation 278 'alloca' 'dactivations2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%delta_weights1 = alloca i64 1" [data/benchmarks/backprop/backprop.c:349]   --->   Operation 279 'alloca' 'delta_weights1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%delta_weights2 = alloca i64 1" [data/benchmarks/backprop/backprop.c:350]   --->   Operation 280 'alloca' 'delta_weights2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%delta_weights3 = alloca i64 1" [data/benchmarks/backprop/backprop.c:351]   --->   Operation 281 'alloca' 'delta_weights3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%oracle_activations1 = alloca i64 1" [data/benchmarks/backprop/backprop.c:352]   --->   Operation 282 'alloca' 'oracle_activations1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%oracle_activations2 = alloca i64 1" [data/benchmarks/backprop/backprop.c:353]   --->   Operation 283 'alloca' 'oracle_activations2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 284 [1/1] (0.38ns)   --->   "%store_ln338 = store i8 0, i8 %i" [data/benchmarks/backprop/backprop.c:338]   --->   Operation 284 'store' 'store_ln338' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 285 [1/1] (0.38ns)   --->   "%store_ln0 = store i12 0, i12 %phi_mul1"   --->   Operation 285 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln356 = br void %backprop_loop1_1" [data/benchmarks/backprop/backprop.c:356]   --->   Operation 286 'br' 'br_ln356' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.74>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%phi_mul1_load = load i12 %phi_mul1"   --->   Operation 287 'load' 'phi_mul1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%i_29 = load i8 %i" [data/benchmarks/backprop/backprop.c:374]   --->   Operation 288 'load' 'i_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%activations3_0_0_load = load i64 %activations3_0_0"   --->   Operation 289 'load' 'activations3_0_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%activations3_1_0_load = load i64 %activations3_1_0"   --->   Operation 290 'load' 'activations3_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%activations3_2_0_load = load i64 %activations3_2_0"   --->   Operation 291 'load' 'activations3_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.74ns)   --->   "%add_ln356_1 = add i12 %phi_mul1_load, i12 13" [data/benchmarks/backprop/backprop.c:356]   --->   Operation 292 'add' 'add_ln356_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.70ns)   --->   "%icmp_ln356 = icmp_eq  i8 %i_29, i8 163" [data/benchmarks/backprop/backprop.c:356]   --->   Operation 293 'icmp' 'icmp_ln356' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.70ns)   --->   "%add_ln356 = add i8 %i_29, i8 1" [data/benchmarks/backprop/backprop.c:356]   --->   Operation 294 'add' 'add_ln356' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln356 = br i1 %icmp_ln356, void %backprop_loop1_1.split, void %for.end54" [data/benchmarks/backprop/backprop.c:356]   --->   Operation 295 'br' 'br_ln356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln356 = zext i8 %i_29" [data/benchmarks/backprop/backprop.c:356]   --->   Operation 296 'zext' 'zext_ln356' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%speclooptripcount_ln357 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 163, i64 163, i64 163" [data/benchmarks/backprop/backprop.c:357]   --->   Operation 297 'speclooptripcount' 'speclooptripcount_ln357' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%specloopname_ln382 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [data/benchmarks/backprop/backprop.c:382]   --->   Operation 298 'specloopname' 'specloopname_ln382' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.38ns)   --->   "%br_ln359 = br void %for.body3" [data/benchmarks/backprop/backprop.c:359]   --->   Operation 299 'br' 'br_ln359' <Predicate = (!icmp_ln356)> <Delay = 0.38>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%ret_ln383 = ret" [data/benchmarks/backprop/backprop.c:383]   --->   Operation 300 'ret' 'ret_ln383' <Predicate = (icmp_ln356)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.41>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%activations3_2_1 = phi i64 %activations3_2_0_load, void %backprop_loop1_1.split, i64 %select_ln363, void %for.body3.split_ifconv" [data/benchmarks/backprop/backprop.c:363]   --->   Operation 301 'phi' 'activations3_2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%activations3_1_1 = phi i64 %activations3_1_0_load, void %backprop_loop1_1.split, i64 %select_ln363_1, void %for.body3.split_ifconv" [data/benchmarks/backprop/backprop.c:363]   --->   Operation 302 'phi' 'activations3_1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%activations3_0_1 = phi i64 %activations3_0_0_load, void %backprop_loop1_1.split, i64 %select_ln363_2, void %for.body3.split_ifconv" [data/benchmarks/backprop/backprop.c:363]   --->   Operation 303 'phi' 'activations3_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%j = phi i7 0, void %backprop_loop1_1.split, i7 %add_ln359, void %for.body3.split_ifconv" [data/benchmarks/backprop/backprop.c:359]   --->   Operation 304 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.70ns)   --->   "%icmp_ln359 = icmp_eq  i7 %j, i7 64" [data/benchmarks/backprop/backprop.c:359]   --->   Operation 305 'icmp' 'icmp_ln359' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.70ns)   --->   "%add_ln359 = add i7 %j, i7 1" [data/benchmarks/backprop/backprop.c:359]   --->   Operation 306 'add' 'add_ln359' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln359 = br i1 %icmp_ln359, void %for.body3.split_ifconv, void %matrix_vector_product_with_bias_input_layer_loop1_1.i.preheader" [data/benchmarks/backprop/backprop.c:359]   --->   Operation 307 'br' 'br_ln359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln359 = zext i7 %j" [data/benchmarks/backprop/backprop.c:359]   --->   Operation 308 'zext' 'zext_ln359' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%speclooptripcount_ln360 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:360]   --->   Operation 309 'speclooptripcount' 'speclooptripcount_ln360' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%specloopname_ln366 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [data/benchmarks/backprop/backprop.c:366]   --->   Operation 310 'specloopname' 'specloopname_ln366' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%activations1_addr = getelementptr i64 %activations1, i64 0, i64 %zext_ln359" [data/benchmarks/backprop/backprop.c:361]   --->   Operation 311 'getelementptr' 'activations1_addr' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.71ns)   --->   "%store_ln361 = store i64 0, i6 %activations1_addr" [data/benchmarks/backprop/backprop.c:361]   --->   Operation 312 'store' 'store_ln361' <Predicate = (!icmp_ln359)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%activations2_addr = getelementptr i64 %activations2, i64 0, i64 %zext_ln359" [data/benchmarks/backprop/backprop.c:362]   --->   Operation 313 'getelementptr' 'activations2_addr' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.71ns)   --->   "%store_ln362 = store i64 0, i6 %activations2_addr" [data/benchmarks/backprop/backprop.c:362]   --->   Operation 314 'store' 'store_ln362' <Predicate = (!icmp_ln359)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 315 [1/1] (0.70ns)   --->   "%icmp_ln363 = icmp_ult  i7 %j, i7 3" [data/benchmarks/backprop/backprop.c:363]   --->   Operation 315 'icmp' 'icmp_ln363' <Predicate = (!icmp_ln359)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln364 = trunc i7 %j" [data/benchmarks/backprop/backprop.c:364]   --->   Operation 316 'trunc' 'trunc_ln364' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.43ns)   --->   "%icmp_ln364 = icmp_eq  i2 %trunc_ln364, i2 0" [data/benchmarks/backprop/backprop.c:364]   --->   Operation 317 'icmp' 'icmp_ln364' <Predicate = (!icmp_ln359)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 318 [1/1] (0.43ns)   --->   "%icmp_ln364_1 = icmp_eq  i2 %trunc_ln364, i2 1" [data/benchmarks/backprop/backprop.c:364]   --->   Operation 318 'icmp' 'icmp_ln364_1' <Predicate = (!icmp_ln359)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node select_ln363)   --->   "%or_ln364 = or i1 %icmp_ln364, i1 %icmp_ln364_1" [data/benchmarks/backprop/backprop.c:364]   --->   Operation 319 'or' 'or_ln364' <Predicate = (!icmp_ln359)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln363)   --->   "%select_ln364 = select i1 %or_ln364, i64 %activations3_2_1, i64 0" [data/benchmarks/backprop/backprop.c:364]   --->   Operation 320 'select' 'select_ln364' <Predicate = (!icmp_ln359)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln363_1)   --->   "%select_ln364_1 = select i1 %icmp_ln364_1, i64 0, i64 %activations3_1_1" [data/benchmarks/backprop/backprop.c:364]   --->   Operation 321 'select' 'select_ln364_1' <Predicate = (!icmp_ln359)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln363_2)   --->   "%select_ln364_2 = select i1 %icmp_ln364, i64 0, i64 %activations3_0_1" [data/benchmarks/backprop/backprop.c:364]   --->   Operation 322 'select' 'select_ln364_2' <Predicate = (!icmp_ln359)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 323 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln363 = select i1 %icmp_ln363, i64 %select_ln364, i64 %activations3_2_1" [data/benchmarks/backprop/backprop.c:363]   --->   Operation 323 'select' 'select_ln363' <Predicate = (!icmp_ln359)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 324 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln363_1 = select i1 %icmp_ln363, i64 %select_ln364_1, i64 %activations3_1_1" [data/benchmarks/backprop/backprop.c:363]   --->   Operation 324 'select' 'select_ln363_1' <Predicate = (!icmp_ln359)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln363_2 = select i1 %icmp_ln363, i64 %select_ln364_2, i64 %activations3_0_1" [data/benchmarks/backprop/backprop.c:363]   --->   Operation 325 'select' 'select_ln363_2' <Predicate = (!icmp_ln359)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln359 = br void %for.body3" [data/benchmarks/backprop/backprop.c:359]   --->   Operation 326 'br' 'br_ln359' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.38ns)   --->   "%br_ln60 = br void %matrix_vector_product_with_bias_input_layer_loop1_1.i" [data/benchmarks/backprop/backprop.c:60->data/benchmarks/backprop/backprop.c:367]   --->   Operation 327 'br' 'br_ln60' <Predicate = (icmp_ln359)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 0.72>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%j_6 = phi i7 %add_ln60, void %for.inc12.i, i7 0, void %matrix_vector_product_with_bias_input_layer_loop1_1.i.preheader" [data/benchmarks/backprop/backprop.c:60->data/benchmarks/backprop/backprop.c:367]   --->   Operation 328 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 %add_ln60_1, void %for.inc12.i, i10 0, void %matrix_vector_product_with_bias_input_layer_loop1_1.i.preheader" [data/benchmarks/backprop/backprop.c:60->data/benchmarks/backprop/backprop.c:367]   --->   Operation 329 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (0.72ns)   --->   "%add_ln60_1 = add i10 %phi_mul, i10 13" [data/benchmarks/backprop/backprop.c:60->data/benchmarks/backprop/backprop.c:367]   --->   Operation 330 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 331 [1/1] (0.70ns)   --->   "%icmp_ln60 = icmp_eq  i7 %j_6, i7 64" [data/benchmarks/backprop/backprop.c:60->data/benchmarks/backprop/backprop.c:367]   --->   Operation 331 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 332 [1/1] (0.70ns)   --->   "%add_ln60 = add i7 %j_6, i7 1" [data/benchmarks/backprop/backprop.c:60->data/benchmarks/backprop/backprop.c:367]   --->   Operation 332 'add' 'add_ln60' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %matrix_vector_product_with_bias_input_layer_loop1_1.i.split, void %for.inc.i.i.preheader" [data/benchmarks/backprop/backprop.c:60->data/benchmarks/backprop/backprop.c:367]   --->   Operation 333 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i7 %j_6" [data/benchmarks/backprop/backprop.c:60->data/benchmarks/backprop/backprop.c:367]   --->   Operation 334 'zext' 'zext_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%speclooptripcount_ln61 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:61->data/benchmarks/backprop/backprop.c:367]   --->   Operation 335 'speclooptripcount' 'speclooptripcount_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [data/benchmarks/backprop/backprop.c:68->data/benchmarks/backprop/backprop.c:367]   --->   Operation 336 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%activations1_addr_1 = getelementptr i64 %activations1, i64 0, i64 %zext_ln60" [data/benchmarks/backprop/backprop.c:62->data/benchmarks/backprop/backprop.c:367]   --->   Operation 337 'getelementptr' 'activations1_addr_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 338 [1/1] (0.38ns)   --->   "%br_ln64 = br void %for.inc.i" [data/benchmarks/backprop/backprop.c:64->data/benchmarks/backprop/backprop.c:367]   --->   Operation 338 'br' 'br_ln64' <Predicate = (!icmp_ln60)> <Delay = 0.38>
ST_4 : Operation 339 [1/1] (0.38ns)   --->   "%br_ln48 = br void %for.inc.i.i" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367]   --->   Operation 339 'br' 'br_ln48' <Predicate = (icmp_ln60)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 2.39>
ST_5 : Operation 340 [1/1] (0.00ns)   --->   "%i_13 = phi i4 %add_ln64, void %for.inc.i.split, i4 0, void %matrix_vector_product_with_bias_input_layer_loop1_1.i.split" [data/benchmarks/backprop/backprop.c:64->data/benchmarks/backprop/backprop.c:367]   --->   Operation 340 'phi' 'i_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 341 [1/1] (0.00ns)   --->   "%add113_i = phi i64 %add11_i, void %for.inc.i.split, i64 0, void %matrix_vector_product_with_bias_input_layer_loop1_1.i.split" [data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367]   --->   Operation 341 'phi' 'add113_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 342 [1/1] (0.70ns)   --->   "%icmp_ln64 = icmp_eq  i4 %i_13, i4 13" [data/benchmarks/backprop/backprop.c:64->data/benchmarks/backprop/backprop.c:367]   --->   Operation 342 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 343 [1/1] (0.70ns)   --->   "%add_ln64 = add i4 %i_13, i4 1" [data/benchmarks/backprop/backprop.c:64->data/benchmarks/backprop/backprop.c:367]   --->   Operation 343 'add' 'add_ln64' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.inc.i.split, void %for.inc12.i" [data/benchmarks/backprop/backprop.c:64->data/benchmarks/backprop/backprop.c:367]   --->   Operation 344 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i4 %i_13" [data/benchmarks/backprop/backprop.c:64->data/benchmarks/backprop/backprop.c:367]   --->   Operation 345 'zext' 'zext_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i4 %i_13" [data/benchmarks/backprop/backprop.c:64->data/benchmarks/backprop/backprop.c:367]   --->   Operation 346 'zext' 'zext_ln64_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 347 [1/1] (0.72ns)   --->   "%add_ln66 = add i10 %zext_ln64_1, i10 %phi_mul" [data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367]   --->   Operation 347 'add' 'add_ln66' <Predicate = (!icmp_ln64)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 348 [1/1] (0.74ns)   --->   "%add_ln66_1 = add i12 %zext_ln64, i12 %phi_mul1_load" [data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367]   --->   Operation 348 'add' 'add_ln66_1' <Predicate = (!icmp_ln64)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i12 %add_ln66_1" [data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367]   --->   Operation 349 'zext' 'zext_ln66_1' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 350 [1/1] (0.00ns)   --->   "%training_data_addr = getelementptr i64 %training_data, i64 0, i64 %zext_ln66_1" [data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367]   --->   Operation 350 'getelementptr' 'training_data_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 351 [2/2] (1.64ns)   --->   "%training_data_load = load i12 %training_data_addr" [data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367]   --->   Operation 351 'load' 'training_data_load' <Predicate = (!icmp_ln64)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2119> <RAM>
ST_5 : Operation 352 [1/1] (0.71ns)   --->   "%store_ln66 = store i64 %add113_i, i6 %activations1_addr_1" [data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367]   --->   Operation 352 'store' 'store_ln66' <Predicate = (icmp_ln64)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln60 = br void %matrix_vector_product_with_bias_input_layer_loop1_1.i" [data/benchmarks/backprop/backprop.c:60->data/benchmarks/backprop/backprop.c:367]   --->   Operation 353 'br' 'br_ln60' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.64>
ST_6 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i10 %add_ln66" [data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367]   --->   Operation 354 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "%weights1_addr = getelementptr i64 %weights1, i64 0, i64 %zext_ln66" [data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367]   --->   Operation 355 'getelementptr' 'weights1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 356 [2/2] (1.20ns)   --->   "%weights1_load = load i10 %weights1_addr" [data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367]   --->   Operation 356 'load' 'weights1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_6 : Operation 357 [1/2] (1.64ns)   --->   "%training_data_load = load i12 %training_data_addr" [data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367]   --->   Operation 357 'load' 'training_data_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2119> <RAM>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 358 [1/2] (1.20ns)   --->   "%weights1_load = load i10 %weights1_addr" [data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367]   --->   Operation 358 'load' 'weights1_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_7 : Operation 359 [1/1] (0.00ns)   --->   "%bitcast_ln66 = bitcast i64 %weights1_load" [data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367]   --->   Operation 359 'bitcast' 'bitcast_ln66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 360 [1/1] (0.00ns)   --->   "%bitcast_ln66_1 = bitcast i64 %training_data_load" [data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367]   --->   Operation 360 'bitcast' 'bitcast_ln66_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 361 [4/4] (4.50ns)   --->   "%mul8_i = dmul i64 %bitcast_ln66, i64 %bitcast_ln66_1" [data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367]   --->   Operation 361 'dmul' 'mul8_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.50>
ST_8 : Operation 362 [3/4] (4.50ns)   --->   "%mul8_i = dmul i64 %bitcast_ln66, i64 %bitcast_ln66_1" [data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367]   --->   Operation 362 'dmul' 'mul8_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.50>
ST_9 : Operation 363 [2/4] (4.50ns)   --->   "%mul8_i = dmul i64 %bitcast_ln66, i64 %bitcast_ln66_1" [data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367]   --->   Operation 363 'dmul' 'mul8_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.50>
ST_10 : Operation 364 [1/4] (4.50ns)   --->   "%mul8_i = dmul i64 %bitcast_ln66, i64 %bitcast_ln66_1" [data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367]   --->   Operation 364 'dmul' 'mul8_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 365 [4/4] (4.33ns)   --->   "%add11_i = dadd i64 %add113_i, i64 %mul8_i" [data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367]   --->   Operation 365 'dadd' 'add11_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 366 [3/4] (4.33ns)   --->   "%add11_i = dadd i64 %add113_i, i64 %mul8_i" [data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367]   --->   Operation 366 'dadd' 'add11_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 367 [2/4] (4.33ns)   --->   "%add11_i = dadd i64 %add113_i, i64 %mul8_i" [data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367]   --->   Operation 367 'dadd' 'add11_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 368 [1/1] (0.00ns)   --->   "%speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13" [data/benchmarks/backprop/backprop.c:65->data/benchmarks/backprop/backprop.c:367]   --->   Operation 368 'speclooptripcount' 'speclooptripcount_ln65' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 369 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [data/benchmarks/backprop/backprop.c:67->data/benchmarks/backprop/backprop.c:367]   --->   Operation 369 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 370 [1/4] (4.33ns)   --->   "%add11_i = dadd i64 %add113_i, i64 %mul8_i" [data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367]   --->   Operation 370 'dadd' 'add11_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln64 = br void %for.inc.i" [data/benchmarks/backprop/backprop.c:64->data/benchmarks/backprop/backprop.c:367]   --->   Operation 371 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>

State 15 <SV = 4> <Delay = 0.71>
ST_15 : Operation 372 [1/1] (0.00ns)   --->   "%i_12 = phi i7 %add_ln48, void %for.inc.i.i.split, i7 0, void %for.inc.i.i.preheader" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367]   --->   Operation 372 'phi' 'i_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 373 [1/1] (0.70ns)   --->   "%icmp_ln48 = icmp_eq  i7 %i_12, i7 64" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367]   --->   Operation 373 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 374 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 374 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 375 [1/1] (0.70ns)   --->   "%add_ln48 = add i7 %i_12, i7 1" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367]   --->   Operation 375 'add' 'add_ln48' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %for.inc.i.i.split, void %for.inc.i12.preheader" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367]   --->   Operation 376 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i7 %i_12" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367]   --->   Operation 377 'zext' 'zext_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 378 [1/1] (0.00ns)   --->   "%activations1_addr_2 = getelementptr i64 %activations1, i64 0, i64 %zext_ln48" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367]   --->   Operation 378 'getelementptr' 'activations1_addr_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 379 [2/2] (0.71ns)   --->   "%activations1_load = load i6 %activations1_addr_2" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367]   --->   Operation 379 'load' 'activations1_load' <Predicate = (!icmp_ln48)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_15 : Operation 380 [1/1] (0.00ns)   --->   "%biases1_addr = getelementptr i64 %biases1, i64 0, i64 %zext_ln48" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367]   --->   Operation 380 'getelementptr' 'biases1_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_15 : Operation 381 [2/2] (0.71ns)   --->   "%biases1_load = load i6 %biases1_addr" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367]   --->   Operation 381 'load' 'biases1_load' <Predicate = (!icmp_ln48)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_15 : Operation 382 [1/1] (0.38ns)   --->   "%br_ln36 = br void %for.inc.i12" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:368]   --->   Operation 382 'br' 'br_ln36' <Predicate = (icmp_ln48)> <Delay = 0.38>

State 16 <SV = 5> <Delay = 5.04>
ST_16 : Operation 383 [1/2] (0.71ns)   --->   "%activations1_load = load i6 %activations1_addr_2" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367]   --->   Operation 383 'load' 'activations1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_16 : Operation 384 [1/2] (0.71ns)   --->   "%biases1_load = load i6 %biases1_addr" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367]   --->   Operation 384 'load' 'biases1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_16 : Operation 385 [1/1] (0.00ns)   --->   "%bitcast_ln50 = bitcast i64 %biases1_load" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367]   --->   Operation 385 'bitcast' 'bitcast_ln50' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 386 [4/4] (4.33ns)   --->   "%add_i_i = dadd i64 %activations1_load, i64 %bitcast_ln50" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367]   --->   Operation 386 'dadd' 'add_i_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 6> <Delay = 4.33>
ST_17 : Operation 387 [3/4] (4.33ns)   --->   "%add_i_i = dadd i64 %activations1_load, i64 %bitcast_ln50" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367]   --->   Operation 387 'dadd' 'add_i_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 7> <Delay = 4.33>
ST_18 : Operation 388 [2/4] (4.33ns)   --->   "%add_i_i = dadd i64 %activations1_load, i64 %bitcast_ln50" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367]   --->   Operation 388 'dadd' 'add_i_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 8> <Delay = 5.04>
ST_19 : Operation 389 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [data/benchmarks/backprop/backprop.c:51->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367]   --->   Operation 389 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 390 [1/4] (4.33ns)   --->   "%add_i_i = dadd i64 %activations1_load, i64 %bitcast_ln50" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367]   --->   Operation 390 'dadd' 'add_i_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 391 [1/1] (0.71ns)   --->   "%store_ln50 = store i64 %add_i_i, i6 %activations1_addr_2" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367]   --->   Operation 391 'store' 'store_ln50' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_19 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.inc.i.i" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367]   --->   Operation 392 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>

State 20 <SV = 5> <Delay = 0.71>
ST_20 : Operation 393 [1/1] (0.00ns)   --->   "%i_14 = phi i7 %add_ln36, void %for.inc.i12.split, i7 0, void %for.inc.i12.preheader" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:368]   --->   Operation 393 'phi' 'i_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 394 [1/1] (0.70ns)   --->   "%icmp_ln36 = icmp_eq  i7 %i_14, i7 64" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:368]   --->   Operation 394 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 395 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 395 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 396 [1/1] (0.70ns)   --->   "%add_ln36 = add i7 %i_14, i7 1" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:368]   --->   Operation 396 'add' 'add_ln36' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc.i12.split, void %matrix_vector_product_with_bias_second_layer_loop1_1.i.preheader" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:368]   --->   Operation 397 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i7 %i_14" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:368]   --->   Operation 398 'zext' 'zext_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 399 [1/1] (0.00ns)   --->   "%activations1_addr_3 = getelementptr i64 %activations1, i64 0, i64 %zext_ln36" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368]   --->   Operation 399 'getelementptr' 'activations1_addr_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 400 [2/2] (0.71ns)   --->   "%activations1_load_1 = load i6 %activations1_addr_3" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368]   --->   Operation 400 'load' 'activations1_load_1' <Predicate = (!icmp_ln36)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_20 : Operation 401 [1/1] (0.38ns)   --->   "%br_ln78 = br void %matrix_vector_product_with_bias_second_layer_loop1_1.i" [data/benchmarks/backprop/backprop.c:78->data/benchmarks/backprop/backprop.c:369]   --->   Operation 401 'br' 'br_ln78' <Predicate = (icmp_ln36)> <Delay = 0.38>

State 21 <SV = 6> <Delay = 5.04>
ST_21 : Operation 402 [1/2] (0.71ns)   --->   "%activations1_load_1 = load i6 %activations1_addr_3" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368]   --->   Operation 402 'load' 'activations1_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_21 : Operation 403 [4/4] (4.33ns)   --->   "%sub_i = dsub i64 1, i64 %activations1_load_1" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368]   --->   Operation 403 'dsub' 'sub_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 7> <Delay = 5.53>
ST_22 : Operation 404 [3/4] (4.33ns)   --->   "%sub_i = dsub i64 1, i64 %activations1_load_1" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368]   --->   Operation 404 'dsub' 'sub_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 405 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i64 %activations1_load_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 405 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 406 [1/1] (0.28ns)   --->   "%xor_ln39 = xor i64 %bitcast_ln39, i64 9223372036854775808" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 406 'xor' 'xor_ln39' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 407 [1/1] (0.00ns)   --->   "%bitcast_ln39_1 = bitcast i64 %xor_ln39" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 407 'bitcast' 'bitcast_ln39_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 408 [10/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 408 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 8> <Delay = 5.24>
ST_23 : Operation 409 [2/4] (4.33ns)   --->   "%sub_i = dsub i64 1, i64 %activations1_load_1" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368]   --->   Operation 409 'dsub' 'sub_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 410 [9/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 410 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 9> <Delay = 5.24>
ST_24 : Operation 411 [1/4] (4.33ns)   --->   "%sub_i = dsub i64 1, i64 %activations1_load_1" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368]   --->   Operation 411 'dsub' 'sub_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 412 [8/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 412 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 10> <Delay = 5.24>
ST_25 : Operation 413 [4/4] (4.50ns)   --->   "%mul_i = dmul i64 %activations1_load_1, i64 %sub_i" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368]   --->   Operation 413 'dmul' 'mul_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 414 [7/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 414 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 11> <Delay = 5.24>
ST_26 : Operation 415 [3/4] (4.50ns)   --->   "%mul_i = dmul i64 %activations1_load_1, i64 %sub_i" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368]   --->   Operation 415 'dmul' 'mul_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 416 [6/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 416 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 12> <Delay = 5.24>
ST_27 : Operation 417 [2/4] (4.50ns)   --->   "%mul_i = dmul i64 %activations1_load_1, i64 %sub_i" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368]   --->   Operation 417 'dmul' 'mul_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 418 [5/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 418 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 13> <Delay = 5.24>
ST_28 : Operation 419 [1/4] (4.50ns)   --->   "%mul_i = dmul i64 %activations1_load_1, i64 %sub_i" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368]   --->   Operation 419 'dmul' 'mul_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 420 [1/1] (0.00ns)   --->   "%dactivations1_addr = getelementptr i64 %dactivations1, i64 0, i64 %zext_ln36" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368]   --->   Operation 420 'getelementptr' 'dactivations1_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 421 [1/1] (0.71ns)   --->   "%store_ln38 = store i64 %mul_i, i6 %dactivations1_addr" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368]   --->   Operation 421 'store' 'store_ln38' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_28 : Operation 422 [4/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 422 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 14> <Delay = 5.24>
ST_29 : Operation 423 [3/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 423 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 15> <Delay = 5.24>
ST_30 : Operation 424 [2/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 424 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 16> <Delay = 5.24>
ST_31 : Operation 425 [1/10] (5.24ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 425 'dexp' 'tmp' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 17> <Delay = 4.33>
ST_32 : Operation 426 [4/4] (4.33ns)   --->   "%add_i = dadd i64 %tmp, i64 1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 426 'dadd' 'add_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 18> <Delay = 4.33>
ST_33 : Operation 427 [3/4] (4.33ns)   --->   "%add_i = dadd i64 %tmp, i64 1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 427 'dadd' 'add_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 19> <Delay = 4.33>
ST_34 : Operation 428 [2/4] (4.33ns)   --->   "%add_i = dadd i64 %tmp, i64 1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 428 'dadd' 'add_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 20> <Delay = 4.33>
ST_35 : Operation 429 [1/4] (4.33ns)   --->   "%add_i = dadd i64 %tmp, i64 1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 429 'dadd' 'add_i' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 21> <Delay = 5.22>
ST_36 : Operation 430 [14/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 430 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 22> <Delay = 5.22>
ST_37 : Operation 431 [13/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 431 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 23> <Delay = 5.22>
ST_38 : Operation 432 [12/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 432 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 24> <Delay = 5.22>
ST_39 : Operation 433 [11/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 433 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 25> <Delay = 5.22>
ST_40 : Operation 434 [10/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 434 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 26> <Delay = 5.22>
ST_41 : Operation 435 [9/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 435 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 27> <Delay = 5.22>
ST_42 : Operation 436 [8/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 436 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 28> <Delay = 5.22>
ST_43 : Operation 437 [7/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 437 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 29> <Delay = 5.22>
ST_44 : Operation 438 [6/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 438 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 30> <Delay = 5.22>
ST_45 : Operation 439 [5/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 439 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 31> <Delay = 5.22>
ST_46 : Operation 440 [4/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 440 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 32> <Delay = 5.22>
ST_47 : Operation 441 [3/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 441 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 33> <Delay = 5.22>
ST_48 : Operation 442 [2/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 442 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 34> <Delay = 5.22>
ST_49 : Operation 443 [1/14] (5.22ns)   --->   "%div_i = ddiv i64 1, i64 %add_i" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 443 'ddiv' 'div_i' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 35> <Delay = 0.71>
ST_50 : Operation 444 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [data/benchmarks/backprop/backprop.c:40->data/benchmarks/backprop/backprop.c:368]   --->   Operation 444 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 445 [1/1] (0.71ns)   --->   "%store_ln39 = store i64 %div_i, i6 %activations1_addr_3" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368]   --->   Operation 445 'store' 'store_ln39' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_50 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc.i12" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:368]   --->   Operation 446 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>

State 51 <SV = 6> <Delay = 0.70>
ST_51 : Operation 447 [1/1] (0.00ns)   --->   "%i_15 = phi i7 %add_ln78, void %for.inc12.i26, i7 0, void %matrix_vector_product_with_bias_second_layer_loop1_1.i.preheader" [data/benchmarks/backprop/backprop.c:78->data/benchmarks/backprop/backprop.c:369]   --->   Operation 447 'phi' 'i_15' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 448 [1/1] (0.70ns)   --->   "%icmp_ln78 = icmp_eq  i7 %i_15, i7 64" [data/benchmarks/backprop/backprop.c:78->data/benchmarks/backprop/backprop.c:369]   --->   Operation 448 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 449 [1/1] (0.70ns)   --->   "%add_ln78 = add i7 %i_15, i7 1" [data/benchmarks/backprop/backprop.c:78->data/benchmarks/backprop/backprop.c:369]   --->   Operation 449 'add' 'add_ln78' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 450 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %matrix_vector_product_with_bias_second_layer_loop1_1.i.split, void %for.inc.i.i34.preheader" [data/benchmarks/backprop/backprop.c:78->data/benchmarks/backprop/backprop.c:369]   --->   Operation 450 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i7 %i_15" [data/benchmarks/backprop/backprop.c:78->data/benchmarks/backprop/backprop.c:369]   --->   Operation 451 'zext' 'zext_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_51 : Operation 452 [1/1] (0.00ns)   --->   "%speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:79->data/benchmarks/backprop/backprop.c:369]   --->   Operation 452 'speclooptripcount' 'speclooptripcount_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_51 : Operation 453 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [data/benchmarks/backprop/backprop.c:86->data/benchmarks/backprop/backprop.c:369]   --->   Operation 453 'specloopname' 'specloopname_ln86' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_51 : Operation 454 [1/1] (0.00ns)   --->   "%activations2_addr_1 = getelementptr i64 %activations2, i64 0, i64 %zext_ln78" [data/benchmarks/backprop/backprop.c:80->data/benchmarks/backprop/backprop.c:369]   --->   Operation 454 'getelementptr' 'activations2_addr_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_51 : Operation 455 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_15" [data/benchmarks/backprop/backprop.c:78->data/benchmarks/backprop/backprop.c:369]   --->   Operation 455 'trunc' 'empty' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_51 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0" [data/benchmarks/backprop/backprop.c:78->data/benchmarks/backprop/backprop.c:369]   --->   Operation 456 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_51 : Operation 457 [1/1] (0.38ns)   --->   "%br_ln82 = br void %for.inc.i23" [data/benchmarks/backprop/backprop.c:82->data/benchmarks/backprop/backprop.c:369]   --->   Operation 457 'br' 'br_ln82' <Predicate = (!icmp_ln78)> <Delay = 0.38>
ST_51 : Operation 458 [1/1] (0.38ns)   --->   "%br_ln48 = br void %for.inc.i.i34" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369]   --->   Operation 458 'br' 'br_ln48' <Predicate = (icmp_ln78)> <Delay = 0.38>

State 52 <SV = 7> <Delay = 2.39>
ST_52 : Operation 459 [1/1] (0.00ns)   --->   "%j_7 = phi i7 %add_ln82, void %for.inc.i23.split, i7 0, void %matrix_vector_product_with_bias_second_layer_loop1_1.i.split" [data/benchmarks/backprop/backprop.c:82->data/benchmarks/backprop/backprop.c:369]   --->   Operation 459 'phi' 'j_7' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 460 [1/1] (0.00ns)   --->   "%add113_i16 = phi i64 %add11_i1, void %for.inc.i23.split, i64 0, void %matrix_vector_product_with_bias_second_layer_loop1_1.i.split" [data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369]   --->   Operation 460 'phi' 'add113_i16' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 461 [1/1] (0.70ns)   --->   "%icmp_ln82 = icmp_eq  i7 %j_7, i7 64" [data/benchmarks/backprop/backprop.c:82->data/benchmarks/backprop/backprop.c:369]   --->   Operation 461 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 462 [1/1] (0.70ns)   --->   "%add_ln82 = add i7 %j_7, i7 1" [data/benchmarks/backprop/backprop.c:82->data/benchmarks/backprop/backprop.c:369]   --->   Operation 462 'add' 'add_ln82' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 463 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %for.inc.i23.split, void %for.inc12.i26" [data/benchmarks/backprop/backprop.c:82->data/benchmarks/backprop/backprop.c:369]   --->   Operation 463 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i7 %j_7" [data/benchmarks/backprop/backprop.c:82->data/benchmarks/backprop/backprop.c:369]   --->   Operation 464 'zext' 'zext_ln82_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_52 : Operation 465 [1/1] (0.74ns)   --->   "%add_ln84 = add i12 %zext_ln82_1, i12 %tmp_12" [data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369]   --->   Operation 465 'add' 'add_ln84' <Predicate = (!icmp_ln82)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i12 %add_ln84" [data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369]   --->   Operation 466 'zext' 'zext_ln84' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_52 : Operation 467 [1/1] (0.00ns)   --->   "%weights2_addr = getelementptr i64 %weights2, i64 0, i64 %zext_ln84" [data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369]   --->   Operation 467 'getelementptr' 'weights2_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_52 : Operation 468 [2/2] (1.64ns)   --->   "%weights2_load = load i12 %weights2_addr" [data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369]   --->   Operation 468 'load' 'weights2_load' <Predicate = (!icmp_ln82)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_52 : Operation 469 [1/1] (0.71ns)   --->   "%store_ln84 = store i64 %add113_i16, i6 %activations2_addr_1" [data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369]   --->   Operation 469 'store' 'store_ln84' <Predicate = (icmp_ln82)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_52 : Operation 470 [1/1] (0.00ns)   --->   "%br_ln78 = br void %matrix_vector_product_with_bias_second_layer_loop1_1.i" [data/benchmarks/backprop/backprop.c:78->data/benchmarks/backprop/backprop.c:369]   --->   Operation 470 'br' 'br_ln78' <Predicate = (icmp_ln82)> <Delay = 0.00>

State 53 <SV = 8> <Delay = 1.64>
ST_53 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i7 %j_7" [data/benchmarks/backprop/backprop.c:82->data/benchmarks/backprop/backprop.c:369]   --->   Operation 471 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 472 [1/2] (1.64ns)   --->   "%weights2_load = load i12 %weights2_addr" [data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369]   --->   Operation 472 'load' 'weights2_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_53 : Operation 473 [1/1] (0.00ns)   --->   "%activations1_addr_4 = getelementptr i64 %activations1, i64 0, i64 %zext_ln82" [data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369]   --->   Operation 473 'getelementptr' 'activations1_addr_4' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 474 [2/2] (0.71ns)   --->   "%activations1_load_2 = load i6 %activations1_addr_4" [data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369]   --->   Operation 474 'load' 'activations1_load_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 54 <SV = 9> <Delay = 5.21>
ST_54 : Operation 475 [1/1] (0.00ns)   --->   "%bitcast_ln84 = bitcast i64 %weights2_load" [data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369]   --->   Operation 475 'bitcast' 'bitcast_ln84' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 476 [1/2] (0.71ns)   --->   "%activations1_load_2 = load i6 %activations1_addr_4" [data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369]   --->   Operation 476 'load' 'activations1_load_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_54 : Operation 477 [4/4] (4.50ns)   --->   "%mul8_i1 = dmul i64 %bitcast_ln84, i64 %activations1_load_2" [data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369]   --->   Operation 477 'dmul' 'mul8_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 10> <Delay = 4.50>
ST_55 : Operation 478 [3/4] (4.50ns)   --->   "%mul8_i1 = dmul i64 %bitcast_ln84, i64 %activations1_load_2" [data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369]   --->   Operation 478 'dmul' 'mul8_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 11> <Delay = 4.50>
ST_56 : Operation 479 [2/4] (4.50ns)   --->   "%mul8_i1 = dmul i64 %bitcast_ln84, i64 %activations1_load_2" [data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369]   --->   Operation 479 'dmul' 'mul8_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 12> <Delay = 4.50>
ST_57 : Operation 480 [1/4] (4.50ns)   --->   "%mul8_i1 = dmul i64 %bitcast_ln84, i64 %activations1_load_2" [data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369]   --->   Operation 480 'dmul' 'mul8_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 13> <Delay = 4.33>
ST_58 : Operation 481 [4/4] (4.33ns)   --->   "%add11_i1 = dadd i64 %add113_i16, i64 %mul8_i1" [data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369]   --->   Operation 481 'dadd' 'add11_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 14> <Delay = 4.33>
ST_59 : Operation 482 [3/4] (4.33ns)   --->   "%add11_i1 = dadd i64 %add113_i16, i64 %mul8_i1" [data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369]   --->   Operation 482 'dadd' 'add11_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 15> <Delay = 4.33>
ST_60 : Operation 483 [2/4] (4.33ns)   --->   "%add11_i1 = dadd i64 %add113_i16, i64 %mul8_i1" [data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369]   --->   Operation 483 'dadd' 'add11_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 16> <Delay = 4.33>
ST_61 : Operation 484 [1/1] (0.00ns)   --->   "%speclooptripcount_ln83 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:83->data/benchmarks/backprop/backprop.c:369]   --->   Operation 484 'speclooptripcount' 'speclooptripcount_ln83' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 485 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [data/benchmarks/backprop/backprop.c:85->data/benchmarks/backprop/backprop.c:369]   --->   Operation 485 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 486 [1/4] (4.33ns)   --->   "%add11_i1 = dadd i64 %add113_i16, i64 %mul8_i1" [data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369]   --->   Operation 486 'dadd' 'add11_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 487 [1/1] (0.00ns)   --->   "%br_ln82 = br void %for.inc.i23" [data/benchmarks/backprop/backprop.c:82->data/benchmarks/backprop/backprop.c:369]   --->   Operation 487 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>

State 62 <SV = 7> <Delay = 0.71>
ST_62 : Operation 488 [1/1] (0.00ns)   --->   "%i_16 = phi i7 %add_ln48_1, void %for.inc.i.i34.split, i7 0, void %for.inc.i.i34.preheader" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369]   --->   Operation 488 'phi' 'i_16' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 489 [1/1] (0.70ns)   --->   "%icmp_ln48_1 = icmp_eq  i7 %i_16, i7 64" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369]   --->   Operation 489 'icmp' 'icmp_ln48_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 490 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 490 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 491 [1/1] (0.70ns)   --->   "%add_ln48_1 = add i7 %i_16, i7 1" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369]   --->   Operation 491 'add' 'add_ln48_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48_1, void %for.inc.i.i34.split, void %for.inc.i45.preheader" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369]   --->   Operation 492 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i7 %i_16" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369]   --->   Operation 493 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln48_1)> <Delay = 0.00>
ST_62 : Operation 494 [1/1] (0.00ns)   --->   "%activations2_addr_2 = getelementptr i64 %activations2, i64 0, i64 %zext_ln48_1" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369]   --->   Operation 494 'getelementptr' 'activations2_addr_2' <Predicate = (!icmp_ln48_1)> <Delay = 0.00>
ST_62 : Operation 495 [2/2] (0.71ns)   --->   "%activations2_load = load i6 %activations2_addr_2" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369]   --->   Operation 495 'load' 'activations2_load' <Predicate = (!icmp_ln48_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_62 : Operation 496 [1/1] (0.00ns)   --->   "%biases2_addr = getelementptr i64 %biases2, i64 0, i64 %zext_ln48_1" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369]   --->   Operation 496 'getelementptr' 'biases2_addr' <Predicate = (!icmp_ln48_1)> <Delay = 0.00>
ST_62 : Operation 497 [2/2] (0.71ns)   --->   "%biases2_load = load i6 %biases2_addr" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369]   --->   Operation 497 'load' 'biases2_load' <Predicate = (!icmp_ln48_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_62 : Operation 498 [1/1] (0.38ns)   --->   "%br_ln36 = br void %for.inc.i45" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:370]   --->   Operation 498 'br' 'br_ln36' <Predicate = (icmp_ln48_1)> <Delay = 0.38>

State 63 <SV = 8> <Delay = 5.04>
ST_63 : Operation 499 [1/2] (0.71ns)   --->   "%activations2_load = load i6 %activations2_addr_2" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369]   --->   Operation 499 'load' 'activations2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_63 : Operation 500 [1/2] (0.71ns)   --->   "%biases2_load = load i6 %biases2_addr" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369]   --->   Operation 500 'load' 'biases2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_63 : Operation 501 [1/1] (0.00ns)   --->   "%bitcast_ln50_1 = bitcast i64 %biases2_load" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369]   --->   Operation 501 'bitcast' 'bitcast_ln50_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 502 [4/4] (4.33ns)   --->   "%add_i_i1 = dadd i64 %activations2_load, i64 %bitcast_ln50_1" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369]   --->   Operation 502 'dadd' 'add_i_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 9> <Delay = 4.33>
ST_64 : Operation 503 [3/4] (4.33ns)   --->   "%add_i_i1 = dadd i64 %activations2_load, i64 %bitcast_ln50_1" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369]   --->   Operation 503 'dadd' 'add_i_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 10> <Delay = 4.33>
ST_65 : Operation 504 [2/4] (4.33ns)   --->   "%add_i_i1 = dadd i64 %activations2_load, i64 %bitcast_ln50_1" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369]   --->   Operation 504 'dadd' 'add_i_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 11> <Delay = 5.04>
ST_66 : Operation 505 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [data/benchmarks/backprop/backprop.c:51->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369]   --->   Operation 505 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 506 [1/4] (4.33ns)   --->   "%add_i_i1 = dadd i64 %activations2_load, i64 %bitcast_ln50_1" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369]   --->   Operation 506 'dadd' 'add_i_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 507 [1/1] (0.71ns)   --->   "%store_ln50 = store i64 %add_i_i1, i6 %activations2_addr_2" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369]   --->   Operation 507 'store' 'store_ln50' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_66 : Operation 508 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.inc.i.i34" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369]   --->   Operation 508 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>

State 67 <SV = 8> <Delay = 0.71>
ST_67 : Operation 509 [1/1] (0.00ns)   --->   "%i_17 = phi i7 %add_ln36_1, void %for.inc.i45.split, i7 0, void %for.inc.i45.preheader" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:370]   --->   Operation 509 'phi' 'i_17' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 510 [1/1] (0.70ns)   --->   "%icmp_ln36_1 = icmp_eq  i7 %i_17, i7 64" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:370]   --->   Operation 510 'icmp' 'icmp_ln36_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 511 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 511 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 512 [1/1] (0.70ns)   --->   "%add_ln36_1 = add i7 %i_17, i7 1" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:370]   --->   Operation 512 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 513 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36_1, void %for.inc.i45.split, void %matrix_vector_product_with_bias_output_layer_loop1_1.i.preheader" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:370]   --->   Operation 513 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i7 %i_17" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:370]   --->   Operation 514 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln36_1)> <Delay = 0.00>
ST_67 : Operation 515 [1/1] (0.00ns)   --->   "%activations2_addr_3 = getelementptr i64 %activations2, i64 0, i64 %zext_ln36_1" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:370]   --->   Operation 515 'getelementptr' 'activations2_addr_3' <Predicate = (!icmp_ln36_1)> <Delay = 0.00>
ST_67 : Operation 516 [2/2] (0.71ns)   --->   "%activations2_load_1 = load i6 %activations2_addr_3" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:370]   --->   Operation 516 'load' 'activations2_load_1' <Predicate = (!icmp_ln36_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_67 : Operation 517 [1/1] (0.38ns)   --->   "%br_ln96 = br void %matrix_vector_product_with_bias_output_layer_loop1_1.i" [data/benchmarks/backprop/backprop.c:96->data/benchmarks/backprop/backprop.c:371]   --->   Operation 517 'br' 'br_ln96' <Predicate = (icmp_ln36_1)> <Delay = 0.38>

State 68 <SV = 9> <Delay = 5.04>
ST_68 : Operation 518 [1/2] (0.71ns)   --->   "%activations2_load_1 = load i6 %activations2_addr_3" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:370]   --->   Operation 518 'load' 'activations2_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_68 : Operation 519 [4/4] (4.33ns)   --->   "%sub_i1 = dsub i64 1, i64 %activations2_load_1" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:370]   --->   Operation 519 'dsub' 'sub_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 10> <Delay = 5.53>
ST_69 : Operation 520 [3/4] (4.33ns)   --->   "%sub_i1 = dsub i64 1, i64 %activations2_load_1" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:370]   --->   Operation 520 'dsub' 'sub_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 521 [1/1] (0.00ns)   --->   "%bitcast_ln39_2 = bitcast i64 %activations2_load_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 521 'bitcast' 'bitcast_ln39_2' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 522 [1/1] (0.28ns)   --->   "%xor_ln39_1 = xor i64 %bitcast_ln39_2, i64 9223372036854775808" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 522 'xor' 'xor_ln39_1' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 523 [1/1] (0.00ns)   --->   "%bitcast_ln39_3 = bitcast i64 %xor_ln39_1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 523 'bitcast' 'bitcast_ln39_3' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 524 [10/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_3" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 524 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 11> <Delay = 5.24>
ST_70 : Operation 525 [2/4] (4.33ns)   --->   "%sub_i1 = dsub i64 1, i64 %activations2_load_1" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:370]   --->   Operation 525 'dsub' 'sub_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 526 [9/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_3" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 526 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 12> <Delay = 5.24>
ST_71 : Operation 527 [1/4] (4.33ns)   --->   "%sub_i1 = dsub i64 1, i64 %activations2_load_1" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:370]   --->   Operation 527 'dsub' 'sub_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 528 [8/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_3" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 528 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 13> <Delay = 5.24>
ST_72 : Operation 529 [4/4] (4.50ns)   --->   "%mul_i1 = dmul i64 %activations2_load_1, i64 %sub_i1" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:370]   --->   Operation 529 'dmul' 'mul_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 530 [7/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_3" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 530 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 73 <SV = 14> <Delay = 5.24>
ST_73 : Operation 531 [3/4] (4.50ns)   --->   "%mul_i1 = dmul i64 %activations2_load_1, i64 %sub_i1" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:370]   --->   Operation 531 'dmul' 'mul_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 532 [6/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_3" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 532 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 74 <SV = 15> <Delay = 5.24>
ST_74 : Operation 533 [2/4] (4.50ns)   --->   "%mul_i1 = dmul i64 %activations2_load_1, i64 %sub_i1" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:370]   --->   Operation 533 'dmul' 'mul_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 534 [5/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_3" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 534 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 75 <SV = 16> <Delay = 5.24>
ST_75 : Operation 535 [1/4] (4.50ns)   --->   "%mul_i1 = dmul i64 %activations2_load_1, i64 %sub_i1" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:370]   --->   Operation 535 'dmul' 'mul_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 536 [1/1] (0.00ns)   --->   "%dactivations2_addr = getelementptr i64 %dactivations2, i64 0, i64 %zext_ln36_1" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:370]   --->   Operation 536 'getelementptr' 'dactivations2_addr' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 537 [1/1] (0.71ns)   --->   "%store_ln38 = store i64 %mul_i1, i6 %dactivations2_addr" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:370]   --->   Operation 537 'store' 'store_ln38' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_75 : Operation 538 [4/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_3" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 538 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 76 <SV = 17> <Delay = 5.24>
ST_76 : Operation 539 [3/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_3" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 539 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 18> <Delay = 5.24>
ST_77 : Operation 540 [2/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_3" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 540 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 19> <Delay = 5.24>
ST_78 : Operation 541 [1/10] (5.24ns)   --->   "%tmp_1 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_3" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 541 'dexp' 'tmp_1' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 79 <SV = 20> <Delay = 4.33>
ST_79 : Operation 542 [4/4] (4.33ns)   --->   "%add_i1 = dadd i64 %tmp_1, i64 1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 542 'dadd' 'add_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 21> <Delay = 4.33>
ST_80 : Operation 543 [3/4] (4.33ns)   --->   "%add_i1 = dadd i64 %tmp_1, i64 1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 543 'dadd' 'add_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 22> <Delay = 4.33>
ST_81 : Operation 544 [2/4] (4.33ns)   --->   "%add_i1 = dadd i64 %tmp_1, i64 1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 544 'dadd' 'add_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 23> <Delay = 4.33>
ST_82 : Operation 545 [1/4] (4.33ns)   --->   "%add_i1 = dadd i64 %tmp_1, i64 1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 545 'dadd' 'add_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 24> <Delay = 5.22>
ST_83 : Operation 546 [14/14] (5.22ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 546 'ddiv' 'div_i1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 25> <Delay = 5.22>
ST_84 : Operation 547 [13/14] (5.22ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 547 'ddiv' 'div_i1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 26> <Delay = 5.22>
ST_85 : Operation 548 [12/14] (5.22ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 548 'ddiv' 'div_i1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 27> <Delay = 5.22>
ST_86 : Operation 549 [11/14] (5.22ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 549 'ddiv' 'div_i1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 28> <Delay = 5.22>
ST_87 : Operation 550 [10/14] (5.22ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 550 'ddiv' 'div_i1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 29> <Delay = 5.22>
ST_88 : Operation 551 [9/14] (5.22ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 551 'ddiv' 'div_i1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 30> <Delay = 5.22>
ST_89 : Operation 552 [8/14] (5.22ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 552 'ddiv' 'div_i1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 31> <Delay = 5.22>
ST_90 : Operation 553 [7/14] (5.22ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 553 'ddiv' 'div_i1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 32> <Delay = 5.22>
ST_91 : Operation 554 [6/14] (5.22ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 554 'ddiv' 'div_i1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 33> <Delay = 5.22>
ST_92 : Operation 555 [5/14] (5.22ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 555 'ddiv' 'div_i1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 34> <Delay = 5.22>
ST_93 : Operation 556 [4/14] (5.22ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 556 'ddiv' 'div_i1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 35> <Delay = 5.22>
ST_94 : Operation 557 [3/14] (5.22ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 557 'ddiv' 'div_i1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 36> <Delay = 5.22>
ST_95 : Operation 558 [2/14] (5.22ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 558 'ddiv' 'div_i1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 37> <Delay = 5.22>
ST_96 : Operation 559 [1/14] (5.22ns)   --->   "%div_i1 = ddiv i64 1, i64 %add_i1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 559 'ddiv' 'div_i1' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 38> <Delay = 0.71>
ST_97 : Operation 560 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [data/benchmarks/backprop/backprop.c:40->data/benchmarks/backprop/backprop.c:370]   --->   Operation 560 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 561 [1/1] (0.71ns)   --->   "%store_ln39 = store i64 %div_i1, i6 %activations2_addr_3" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370]   --->   Operation 561 'store' 'store_ln39' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_97 : Operation 562 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc.i45" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:370]   --->   Operation 562 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>

State 98 <SV = 9> <Delay = 0.43>
ST_98 : Operation 563 [1/1] (0.00ns)   --->   "%activations3_2_4 = phi i64 %activations3_2_5, void %for.inc12.i6019, i64 %activations3_2_1, void %matrix_vector_product_with_bias_output_layer_loop1_1.i.preheader" [data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371]   --->   Operation 563 'phi' 'activations3_2_4' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 564 [1/1] (0.00ns)   --->   "%activations3_1_4 = phi i64 %activations3_1_5, void %for.inc12.i6019, i64 %activations3_1_1, void %matrix_vector_product_with_bias_output_layer_loop1_1.i.preheader" [data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371]   --->   Operation 564 'phi' 'activations3_1_4' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 565 [1/1] (0.00ns)   --->   "%activations3_0_41 = phi i64 %activations3_0_52, void %for.inc12.i6019, i64 %activations3_0_1, void %matrix_vector_product_with_bias_output_layer_loop1_1.i.preheader" [data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371]   --->   Operation 565 'phi' 'activations3_0_41' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 566 [1/1] (0.00ns)   --->   "%j_8 = phi i2 %add_ln96, void %for.inc12.i6019, i2 0, void %matrix_vector_product_with_bias_output_layer_loop1_1.i.preheader" [data/benchmarks/backprop/backprop.c:98->data/benchmarks/backprop/backprop.c:371]   --->   Operation 566 'phi' 'j_8' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 567 [1/1] (0.43ns)   --->   "%icmp_ln96 = icmp_eq  i2 %j_8, i2 3" [data/benchmarks/backprop/backprop.c:96->data/benchmarks/backprop/backprop.c:371]   --->   Operation 567 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 568 [1/1] (0.43ns)   --->   "%add_ln96 = add i2 %j_8, i2 1" [data/benchmarks/backprop/backprop.c:96->data/benchmarks/backprop/backprop.c:371]   --->   Operation 568 'add' 'add_ln96' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 569 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %matrix_vector_product_with_bias_output_layer_loop1_1.i.split, void %for.inc.i.i68.preheader" [data/benchmarks/backprop/backprop.c:96->data/benchmarks/backprop/backprop.c:371]   --->   Operation 569 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 570 [1/1] (0.00ns)   --->   "%speclooptripcount_ln97 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:97->data/benchmarks/backprop/backprop.c:371]   --->   Operation 570 'speclooptripcount' 'speclooptripcount_ln97' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_98 : Operation 571 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [data/benchmarks/backprop/backprop.c:104->data/benchmarks/backprop/backprop.c:371]   --->   Operation 571 'specloopname' 'specloopname_ln104' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_98 : Operation 572 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %j_8, i6 0" [data/benchmarks/backprop/backprop.c:98->data/benchmarks/backprop/backprop.c:371]   --->   Operation 572 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_98 : Operation 573 [1/1] (0.38ns)   --->   "%br_ln100 = br void %for.inc.i57" [data/benchmarks/backprop/backprop.c:100->data/benchmarks/backprop/backprop.c:371]   --->   Operation 573 'br' 'br_ln100' <Predicate = (!icmp_ln96)> <Delay = 0.38>
ST_98 : Operation 574 [1/1] (0.38ns)   --->   "%br_ln48 = br void %for.inc.i.i68" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371]   --->   Operation 574 'br' 'br_ln48' <Predicate = (icmp_ln96)> <Delay = 0.38>

State 99 <SV = 10> <Delay = 1.90>
ST_99 : Operation 575 [1/1] (0.00ns)   --->   "%i_19 = phi i7 %add_ln100, void %for.inc.i57.split, i7 0, void %matrix_vector_product_with_bias_output_layer_loop1_1.i.split" [data/benchmarks/backprop/backprop.c:100->data/benchmarks/backprop/backprop.c:371]   --->   Operation 575 'phi' 'i_19' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 576 [1/1] (0.00ns)   --->   "%activations3_0 = phi i64 %add11_i2, void %for.inc.i57.split, i64 0, void %matrix_vector_product_with_bias_output_layer_loop1_1.i.split" [data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371]   --->   Operation 576 'phi' 'activations3_0' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 577 [1/1] (0.70ns)   --->   "%icmp_ln100 = icmp_eq  i7 %i_19, i7 64" [data/benchmarks/backprop/backprop.c:100->data/benchmarks/backprop/backprop.c:371]   --->   Operation 577 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 578 [1/1] (0.70ns)   --->   "%add_ln100 = add i7 %i_19, i7 1" [data/benchmarks/backprop/backprop.c:100->data/benchmarks/backprop/backprop.c:371]   --->   Operation 578 'add' 'add_ln100' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 579 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %for.inc.i57.split, void %for.inc12.i60" [data/benchmarks/backprop/backprop.c:100->data/benchmarks/backprop/backprop.c:371]   --->   Operation 579 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i7 %i_19" [data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371]   --->   Operation 580 'zext' 'zext_ln102' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_99 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i7 %i_19" [data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371]   --->   Operation 581 'zext' 'zext_ln102_1' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_99 : Operation 582 [1/1] (0.70ns)   --->   "%add_ln102 = add i8 %zext_ln102_1, i8 %tmp_13" [data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371]   --->   Operation 582 'add' 'add_ln102' <Predicate = (!icmp_ln100)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln102_2 = zext i8 %add_ln102" [data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371]   --->   Operation 583 'zext' 'zext_ln102_2' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_99 : Operation 584 [1/1] (0.00ns)   --->   "%weights3_addr = getelementptr i64 %weights3, i64 0, i64 %zext_ln102_2" [data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371]   --->   Operation 584 'getelementptr' 'weights3_addr' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_99 : Operation 585 [2/2] (1.20ns)   --->   "%weights3_load = load i8 %weights3_addr" [data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371]   --->   Operation 585 'load' 'weights3_load' <Predicate = (!icmp_ln100)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_99 : Operation 586 [1/1] (0.00ns)   --->   "%activations2_addr_4 = getelementptr i64 %activations2, i64 0, i64 %zext_ln102" [data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371]   --->   Operation 586 'getelementptr' 'activations2_addr_4' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_99 : Operation 587 [2/2] (0.71ns)   --->   "%activations2_load_2 = load i6 %activations2_addr_4" [data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371]   --->   Operation 587 'load' 'activations2_load_2' <Predicate = (!icmp_ln100)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_99 : Operation 588 [1/1] (0.66ns)   --->   "%switch_ln102 = switch i2 %j_8, void %branch8, i2 0, void %for.inc12.i6019, i2 1, void %branch7" [data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371]   --->   Operation 588 'switch' 'switch_ln102' <Predicate = (icmp_ln100)> <Delay = 0.66>
ST_99 : Operation 589 [1/1] (0.38ns)   --->   "%br_ln102 = br void %for.inc12.i6019" [data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371]   --->   Operation 589 'br' 'br_ln102' <Predicate = (icmp_ln100 & j_8 == 1)> <Delay = 0.38>
ST_99 : Operation 590 [1/1] (0.38ns)   --->   "%br_ln102 = br void %for.inc12.i6019" [data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371]   --->   Operation 590 'br' 'br_ln102' <Predicate = (icmp_ln100 & j_8 != 0 & j_8 != 1)> <Delay = 0.38>

State 100 <SV = 11> <Delay = 5.70>
ST_100 : Operation 591 [1/2] (1.20ns)   --->   "%weights3_load = load i8 %weights3_addr" [data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371]   --->   Operation 591 'load' 'weights3_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_100 : Operation 592 [1/1] (0.00ns)   --->   "%bitcast_ln102 = bitcast i64 %weights3_load" [data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371]   --->   Operation 592 'bitcast' 'bitcast_ln102' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 593 [1/2] (0.71ns)   --->   "%activations2_load_2 = load i6 %activations2_addr_4" [data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371]   --->   Operation 593 'load' 'activations2_load_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_100 : Operation 594 [4/4] (4.50ns)   --->   "%mul8_i2 = dmul i64 %bitcast_ln102, i64 %activations2_load_2" [data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371]   --->   Operation 594 'dmul' 'mul8_i2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 12> <Delay = 4.50>
ST_101 : Operation 595 [3/4] (4.50ns)   --->   "%mul8_i2 = dmul i64 %bitcast_ln102, i64 %activations2_load_2" [data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371]   --->   Operation 595 'dmul' 'mul8_i2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 13> <Delay = 4.50>
ST_102 : Operation 596 [2/4] (4.50ns)   --->   "%mul8_i2 = dmul i64 %bitcast_ln102, i64 %activations2_load_2" [data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371]   --->   Operation 596 'dmul' 'mul8_i2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 14> <Delay = 4.50>
ST_103 : Operation 597 [1/4] (4.50ns)   --->   "%mul8_i2 = dmul i64 %bitcast_ln102, i64 %activations2_load_2" [data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371]   --->   Operation 597 'dmul' 'mul8_i2' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 15> <Delay = 4.33>
ST_104 : Operation 598 [4/4] (4.33ns)   --->   "%add11_i2 = dadd i64 %activations3_0, i64 %mul8_i2" [data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371]   --->   Operation 598 'dadd' 'add11_i2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 16> <Delay = 4.33>
ST_105 : Operation 599 [3/4] (4.33ns)   --->   "%add11_i2 = dadd i64 %activations3_0, i64 %mul8_i2" [data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371]   --->   Operation 599 'dadd' 'add11_i2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 17> <Delay = 4.33>
ST_106 : Operation 600 [2/4] (4.33ns)   --->   "%add11_i2 = dadd i64 %activations3_0, i64 %mul8_i2" [data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371]   --->   Operation 600 'dadd' 'add11_i2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 18> <Delay = 4.33>
ST_107 : Operation 601 [1/1] (0.00ns)   --->   "%speclooptripcount_ln101 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:101->data/benchmarks/backprop/backprop.c:371]   --->   Operation 601 'speclooptripcount' 'speclooptripcount_ln101' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 602 [1/1] (0.00ns)   --->   "%specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [data/benchmarks/backprop/backprop.c:103->data/benchmarks/backprop/backprop.c:371]   --->   Operation 602 'specloopname' 'specloopname_ln103' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 603 [1/4] (4.33ns)   --->   "%add11_i2 = dadd i64 %activations3_0, i64 %mul8_i2" [data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371]   --->   Operation 603 'dadd' 'add11_i2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 604 [1/1] (0.00ns)   --->   "%br_ln100 = br void %for.inc.i57" [data/benchmarks/backprop/backprop.c:100->data/benchmarks/backprop/backprop.c:371]   --->   Operation 604 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>

State 108 <SV = 11> <Delay = 0.00>
ST_108 : Operation 605 [1/1] (0.00ns)   --->   "%activations3_2_5 = phi i64 %activations3_0, void %branch8, i64 %activations3_2_4, void %branch7, i64 %activations3_2_4, void %for.inc12.i60"   --->   Operation 605 'phi' 'activations3_2_5' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 606 [1/1] (0.00ns)   --->   "%activations3_1_5 = phi i64 %activations3_1_4, void %branch8, i64 %activations3_0, void %branch7, i64 %activations3_1_4, void %for.inc12.i60"   --->   Operation 606 'phi' 'activations3_1_5' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 607 [1/1] (0.00ns)   --->   "%activations3_0_52 = phi i64 %activations3_0_41, void %branch8, i64 %activations3_0_41, void %branch7, i64 %activations3_0, void %for.inc12.i60"   --->   Operation 607 'phi' 'activations3_0_52' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 608 [1/1] (0.00ns)   --->   "%br_ln96 = br void %matrix_vector_product_with_bias_output_layer_loop1_1.i" [data/benchmarks/backprop/backprop.c:96->data/benchmarks/backprop/backprop.c:371]   --->   Operation 608 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>

State 109 <SV = 10> <Delay = 0.71>
ST_109 : Operation 609 [1/1] (0.00ns)   --->   "%activations3_2_6 = phi i64 %activations3_2_7, void %for.inc.i.i68.split15, i64 %activations3_2_4, void %for.inc.i.i68.preheader" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371]   --->   Operation 609 'phi' 'activations3_2_6' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 610 [1/1] (0.00ns)   --->   "%activations3_1_6 = phi i64 %activations3_1_7, void %for.inc.i.i68.split15, i64 %activations3_1_4, void %for.inc.i.i68.preheader" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371]   --->   Operation 610 'phi' 'activations3_1_6' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 611 [1/1] (0.00ns)   --->   "%activations3_0_63 = phi i64 %activations3_0_7, void %for.inc.i.i68.split15, i64 %activations3_0_41, void %for.inc.i.i68.preheader" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371]   --->   Operation 611 'phi' 'activations3_0_63' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 612 [1/1] (0.00ns)   --->   "%i_30 = phi i2 %add_ln48_2, void %for.inc.i.i68.split15, i2 0, void %for.inc.i.i68.preheader" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371]   --->   Operation 612 'phi' 'i_30' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 613 [1/1] (0.43ns)   --->   "%icmp_ln48_2 = icmp_eq  i2 %i_30, i2 3" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371]   --->   Operation 613 'icmp' 'icmp_ln48_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 614 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 614 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 615 [1/1] (0.43ns)   --->   "%add_ln48_2 = add i2 %i_30, i2 1" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371]   --->   Operation 615 'add' 'add_ln48_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 616 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48_2, void %for.inc.i.i68.split, void %for.inc.i79.preheader" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371]   --->   Operation 616 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i2 %i_30" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371]   --->   Operation 617 'zext' 'zext_ln48_2' <Predicate = (!icmp_ln48_2)> <Delay = 0.00>
ST_109 : Operation 618 [1/1] (0.00ns)   --->   "%biases3_addr = getelementptr i64 %biases3, i64 0, i64 %zext_ln48_2" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371]   --->   Operation 618 'getelementptr' 'biases3_addr' <Predicate = (!icmp_ln48_2)> <Delay = 0.00>
ST_109 : Operation 619 [2/2] (0.71ns)   --->   "%biases3_load = load i2 %biases3_addr" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371]   --->   Operation 619 'load' 'biases3_load' <Predicate = (!icmp_ln48_2)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_109 : Operation 620 [1/1] (0.38ns)   --->   "%br_ln36 = br void %for.inc.i79" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:372]   --->   Operation 620 'br' 'br_ln36' <Predicate = (icmp_ln48_2)> <Delay = 0.38>

State 110 <SV = 11> <Delay = 5.04>
ST_110 : Operation 621 [1/1] (0.41ns)   --->   "%tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations3_0_63, i64 %activations3_1_6, i64 %activations3_2_6, i2 %i_30" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371]   --->   Operation 621 'mux' 'tmp_5' <Predicate = true> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 622 [1/2] (0.71ns)   --->   "%biases3_load = load i2 %biases3_addr" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371]   --->   Operation 622 'load' 'biases3_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 3> <RAM>
ST_110 : Operation 623 [1/1] (0.00ns)   --->   "%bitcast_ln50_2 = bitcast i64 %biases3_load" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371]   --->   Operation 623 'bitcast' 'bitcast_ln50_2' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 624 [4/4] (4.33ns)   --->   "%activations3_0_3 = dadd i64 %tmp_5, i64 %bitcast_ln50_2" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371]   --->   Operation 624 'dadd' 'activations3_0_3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 12> <Delay = 4.33>
ST_111 : Operation 625 [3/4] (4.33ns)   --->   "%activations3_0_3 = dadd i64 %tmp_5, i64 %bitcast_ln50_2" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371]   --->   Operation 625 'dadd' 'activations3_0_3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 13> <Delay = 4.33>
ST_112 : Operation 626 [2/4] (4.33ns)   --->   "%activations3_0_3 = dadd i64 %tmp_5, i64 %bitcast_ln50_2" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371]   --->   Operation 626 'dadd' 'activations3_0_3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 14> <Delay = 5.38>
ST_113 : Operation 627 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [data/benchmarks/backprop/backprop.c:51->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371]   --->   Operation 627 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 628 [1/4] (4.33ns)   --->   "%activations3_0_3 = dadd i64 %tmp_5, i64 %bitcast_ln50_2" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371]   --->   Operation 628 'dadd' 'activations3_0_3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 629 [1/1] (0.66ns)   --->   "%switch_ln50 = switch i2 %i_30, void %branch5, i2 0, void %for.inc.i.i68.split15, i2 1, void %branch4" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371]   --->   Operation 629 'switch' 'switch_ln50' <Predicate = true> <Delay = 0.66>
ST_113 : Operation 630 [1/1] (0.38ns)   --->   "%br_ln50 = br void %for.inc.i.i68.split15" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371]   --->   Operation 630 'br' 'br_ln50' <Predicate = (i_30 == 1)> <Delay = 0.38>
ST_113 : Operation 631 [1/1] (0.38ns)   --->   "%br_ln50 = br void %for.inc.i.i68.split15" [data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371]   --->   Operation 631 'br' 'br_ln50' <Predicate = (i_30 != 0 & i_30 != 1)> <Delay = 0.38>

State 114 <SV = 15> <Delay = 0.00>
ST_114 : Operation 632 [1/1] (0.00ns)   --->   "%activations3_2_7 = phi i64 %activations3_0_3, void %branch5, i64 %activations3_2_6, void %branch4, i64 %activations3_2_6, void %for.inc.i.i68.split"   --->   Operation 632 'phi' 'activations3_2_7' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 633 [1/1] (0.00ns)   --->   "%activations3_1_7 = phi i64 %activations3_1_6, void %branch5, i64 %activations3_0_3, void %branch4, i64 %activations3_1_6, void %for.inc.i.i68.split"   --->   Operation 633 'phi' 'activations3_1_7' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 634 [1/1] (0.00ns)   --->   "%activations3_0_7 = phi i64 %activations3_0_63, void %branch5, i64 %activations3_0_63, void %branch4, i64 %activations3_0_3, void %for.inc.i.i68.split"   --->   Operation 634 'phi' 'activations3_0_7' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 635 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.inc.i.i68" [data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371]   --->   Operation 635 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>

State 115 <SV = 11> <Delay = 0.43>
ST_115 : Operation 636 [1/1] (0.00ns)   --->   "%activations3_2_8 = phi i64 %activations3_2_9, void %for.inc.i79.split11, i64 %activations3_2_6, void %for.inc.i79.preheader" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 636 'phi' 'activations3_2_8' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 637 [1/1] (0.00ns)   --->   "%activations3_1_8 = phi i64 %activations3_1_9, void %for.inc.i79.split11, i64 %activations3_1_6, void %for.inc.i79.preheader" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 637 'phi' 'activations3_1_8' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 638 [1/1] (0.00ns)   --->   "%activations3_0_8 = phi i64 %activations3_0_9, void %for.inc.i79.split11, i64 %activations3_0_63, void %for.inc.i79.preheader" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 638 'phi' 'activations3_0_8' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 639 [1/1] (0.00ns)   --->   "%i_31 = phi i2 %add_ln36_2, void %for.inc.i79.split11, i2 0, void %for.inc.i79.preheader" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 639 'phi' 'i_31' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 640 [1/1] (0.43ns)   --->   "%icmp_ln36_2 = icmp_eq  i2 %i_31, i2 3" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:372]   --->   Operation 640 'icmp' 'icmp_ln36_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 641 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 641 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 642 [1/1] (0.43ns)   --->   "%add_ln36_2 = add i2 %i_31, i2 1" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:372]   --->   Operation 642 'add' 'add_ln36_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 643 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36_2, void %for.inc.i79.split, void %for.inc.i84.preheader" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:372]   --->   Operation 643 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 644 [1/1] (0.41ns)   --->   "%tmp_6 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations3_0_8, i64 %activations3_1_8, i64 %activations3_2_8, i2 %i_31" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 644 'mux' 'tmp_6' <Predicate = (!icmp_ln36_2)> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 645 [1/1] (0.38ns)   --->   "%br_ln22 = br void %for.inc.i84" [data/benchmarks/backprop/backprop.c:22->data/benchmarks/backprop/backprop.c:373]   --->   Operation 645 'br' 'br_ln22' <Predicate = (icmp_ln36_2)> <Delay = 0.38>

State 116 <SV = 12> <Delay = 5.53>
ST_116 : Operation 646 [1/1] (0.00ns)   --->   "%bitcast_ln39_4 = bitcast i64 %tmp_6" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 646 'bitcast' 'bitcast_ln39_4' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 647 [1/1] (0.28ns)   --->   "%xor_ln39_2 = xor i64 %bitcast_ln39_4, i64 9223372036854775808" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 647 'xor' 'xor_ln39_2' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 648 [1/1] (0.00ns)   --->   "%bitcast_ln39_5 = bitcast i64 %xor_ln39_2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 648 'bitcast' 'bitcast_ln39_5' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 649 [10/10] (5.24ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_5" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 649 'dexp' 'tmp_2' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 117 <SV = 13> <Delay = 5.24>
ST_117 : Operation 650 [9/10] (5.24ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_5" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 650 'dexp' 'tmp_2' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 118 <SV = 14> <Delay = 5.24>
ST_118 : Operation 651 [8/10] (5.24ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_5" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 651 'dexp' 'tmp_2' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 119 <SV = 15> <Delay = 5.24>
ST_119 : Operation 652 [7/10] (5.24ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_5" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 652 'dexp' 'tmp_2' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 120 <SV = 16> <Delay = 5.24>
ST_120 : Operation 653 [6/10] (5.24ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_5" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 653 'dexp' 'tmp_2' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 121 <SV = 17> <Delay = 5.24>
ST_121 : Operation 654 [5/10] (5.24ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_5" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 654 'dexp' 'tmp_2' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 122 <SV = 18> <Delay = 5.24>
ST_122 : Operation 655 [4/10] (5.24ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_5" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 655 'dexp' 'tmp_2' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 123 <SV = 19> <Delay = 5.24>
ST_123 : Operation 656 [3/10] (5.24ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_5" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 656 'dexp' 'tmp_2' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 124 <SV = 20> <Delay = 5.24>
ST_124 : Operation 657 [2/10] (5.24ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_5" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 657 'dexp' 'tmp_2' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 125 <SV = 21> <Delay = 5.24>
ST_125 : Operation 658 [1/10] (5.24ns)   --->   "%tmp_2 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln39_5" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 658 'dexp' 'tmp_2' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 126 <SV = 22> <Delay = 4.33>
ST_126 : Operation 659 [4/4] (4.33ns)   --->   "%add_i2 = dadd i64 %tmp_2, i64 1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 659 'dadd' 'add_i2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 23> <Delay = 4.33>
ST_127 : Operation 660 [3/4] (4.33ns)   --->   "%add_i2 = dadd i64 %tmp_2, i64 1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 660 'dadd' 'add_i2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 24> <Delay = 4.33>
ST_128 : Operation 661 [2/4] (4.33ns)   --->   "%add_i2 = dadd i64 %tmp_2, i64 1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 661 'dadd' 'add_i2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 25> <Delay = 4.33>
ST_129 : Operation 662 [1/4] (4.33ns)   --->   "%add_i2 = dadd i64 %tmp_2, i64 1" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 662 'dadd' 'add_i2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 26> <Delay = 5.22>
ST_130 : Operation 663 [14/14] (5.22ns)   --->   "%activations3_0_4 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 663 'ddiv' 'activations3_0_4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 27> <Delay = 5.22>
ST_131 : Operation 664 [13/14] (5.22ns)   --->   "%activations3_0_4 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 664 'ddiv' 'activations3_0_4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 28> <Delay = 5.22>
ST_132 : Operation 665 [12/14] (5.22ns)   --->   "%activations3_0_4 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 665 'ddiv' 'activations3_0_4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 29> <Delay = 5.22>
ST_133 : Operation 666 [11/14] (5.22ns)   --->   "%activations3_0_4 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 666 'ddiv' 'activations3_0_4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 30> <Delay = 5.22>
ST_134 : Operation 667 [10/14] (5.22ns)   --->   "%activations3_0_4 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 667 'ddiv' 'activations3_0_4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 31> <Delay = 5.22>
ST_135 : Operation 668 [9/14] (5.22ns)   --->   "%activations3_0_4 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 668 'ddiv' 'activations3_0_4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 32> <Delay = 5.22>
ST_136 : Operation 669 [4/4] (4.33ns)   --->   "%sub_i2 = dsub i64 1, i64 %tmp_6" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 669 'dsub' 'sub_i2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 670 [8/14] (5.22ns)   --->   "%activations3_0_4 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 670 'ddiv' 'activations3_0_4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 33> <Delay = 5.22>
ST_137 : Operation 671 [3/4] (4.33ns)   --->   "%sub_i2 = dsub i64 1, i64 %tmp_6" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 671 'dsub' 'sub_i2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 672 [7/14] (5.22ns)   --->   "%activations3_0_4 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 672 'ddiv' 'activations3_0_4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 34> <Delay = 5.22>
ST_138 : Operation 673 [2/4] (4.33ns)   --->   "%sub_i2 = dsub i64 1, i64 %tmp_6" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 673 'dsub' 'sub_i2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 674 [6/14] (5.22ns)   --->   "%activations3_0_4 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 674 'ddiv' 'activations3_0_4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 35> <Delay = 5.22>
ST_139 : Operation 675 [1/4] (4.33ns)   --->   "%sub_i2 = dsub i64 1, i64 %tmp_6" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 675 'dsub' 'sub_i2' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 676 [5/14] (5.22ns)   --->   "%activations3_0_4 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 676 'ddiv' 'activations3_0_4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 36> <Delay = 5.22>
ST_140 : Operation 677 [4/4] (4.50ns)   --->   "%dactivations3_0 = dmul i64 %tmp_6, i64 %sub_i2" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 677 'dmul' 'dactivations3_0' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 678 [4/14] (5.22ns)   --->   "%activations3_0_4 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 678 'ddiv' 'activations3_0_4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 37> <Delay = 5.22>
ST_141 : Operation 679 [3/4] (4.50ns)   --->   "%dactivations3_0 = dmul i64 %tmp_6, i64 %sub_i2" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 679 'dmul' 'dactivations3_0' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 680 [3/14] (5.22ns)   --->   "%activations3_0_4 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 680 'ddiv' 'activations3_0_4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 38> <Delay = 5.22>
ST_142 : Operation 681 [2/4] (4.50ns)   --->   "%dactivations3_0 = dmul i64 %tmp_6, i64 %sub_i2" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 681 'dmul' 'dactivations3_0' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 682 [2/14] (5.22ns)   --->   "%activations3_0_4 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 682 'ddiv' 'activations3_0_4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 39> <Delay = 5.60>
ST_143 : Operation 683 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [data/benchmarks/backprop/backprop.c:40->data/benchmarks/backprop/backprop.c:372]   --->   Operation 683 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 684 [1/4] (4.50ns)   --->   "%dactivations3_0 = dmul i64 %tmp_6, i64 %sub_i2" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 684 'dmul' 'dactivations3_0' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 685 [1/14] (5.22ns)   --->   "%activations3_0_4 = ddiv i64 1, i64 %add_i2" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 685 'ddiv' 'activations3_0_4' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 686 [1/1] (0.66ns)   --->   "%switch_ln38 = switch i2 %i_31, void %branch14, i2 0, void %for.inc.i79.split.for.inc.i79.split11_crit_edge, i2 1, void %branch13" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 686 'switch' 'switch_ln38' <Predicate = true> <Delay = 0.66>
ST_143 : Operation 687 [1/1] (0.00ns)   --->   "%store_ln38 = store i64 %dactivations3_0, i64 %dactivations3_1_05" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 687 'store' 'store_ln38' <Predicate = (i_31 == 1)> <Delay = 0.00>
ST_143 : Operation 688 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc.i79.split11"   --->   Operation 688 'br' 'br_ln0' <Predicate = (i_31 == 1)> <Delay = 0.38>
ST_143 : Operation 689 [1/1] (0.00ns)   --->   "%store_ln38 = store i64 %dactivations3_0, i64 %dactivations3_0_04" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 689 'store' 'store_ln38' <Predicate = (i_31 == 0)> <Delay = 0.00>
ST_143 : Operation 690 [1/1] (0.38ns)   --->   "%br_ln38 = br void %for.inc.i79.split11" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 690 'br' 'br_ln38' <Predicate = (i_31 == 0)> <Delay = 0.38>
ST_143 : Operation 691 [1/1] (0.00ns)   --->   "%store_ln38 = store i64 %dactivations3_0, i64 %dactivations3_2_06" [data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372]   --->   Operation 691 'store' 'store_ln38' <Predicate = (i_31 != 0 & i_31 != 1)> <Delay = 0.00>
ST_143 : Operation 692 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc.i79.split11"   --->   Operation 692 'br' 'br_ln0' <Predicate = (i_31 != 0 & i_31 != 1)> <Delay = 0.38>
ST_143 : Operation 693 [1/1] (0.00ns)   --->   "%activations3_2_9 = phi i64 %activations3_0_4, void %branch14, i64 %activations3_2_8, void %branch13, i64 %activations3_2_8, void %for.inc.i79.split.for.inc.i79.split11_crit_edge"   --->   Operation 693 'phi' 'activations3_2_9' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 694 [1/1] (0.00ns)   --->   "%activations3_1_9 = phi i64 %activations3_1_8, void %branch14, i64 %activations3_0_4, void %branch13, i64 %activations3_1_8, void %for.inc.i79.split.for.inc.i79.split11_crit_edge"   --->   Operation 694 'phi' 'activations3_1_9' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 695 [1/1] (0.00ns)   --->   "%activations3_0_9 = phi i64 %activations3_0_8, void %branch14, i64 %activations3_0_8, void %branch13, i64 %activations3_0_4, void %for.inc.i79.split.for.inc.i79.split11_crit_edge"   --->   Operation 695 'phi' 'activations3_0_9' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 696 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc.i79" [data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:372]   --->   Operation 696 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>

State 144 <SV = 12> <Delay = 0.43>
ST_144 : Operation 697 [1/1] (0.00ns)   --->   "%i_32 = phi i2 %add_ln22, void %for.inc.i84.split, i2 0, void %for.inc.i84.preheader" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 697 'phi' 'i_32' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 698 [1/1] (0.00ns)   --->   "%sum = phi i64 %sum_1, void %for.inc.i84.split, i64 0, void %for.inc.i84.preheader"   --->   Operation 698 'phi' 'sum' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 699 [1/1] (0.43ns)   --->   "%icmp_ln22 = icmp_eq  i2 %i_32, i2 3" [data/benchmarks/backprop/backprop.c:22->data/benchmarks/backprop/backprop.c:373]   --->   Operation 699 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 700 [1/1] (0.43ns)   --->   "%add_ln22 = add i2 %i_32, i2 1" [data/benchmarks/backprop/backprop.c:22->data/benchmarks/backprop/backprop.c:373]   --->   Operation 700 'add' 'add_ln22' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 701 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.inc.i84.split, void %for.inc9.i.preheader" [data/benchmarks/backprop/backprop.c:22->data/benchmarks/backprop/backprop.c:373]   --->   Operation 701 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 702 [1/1] (0.41ns)   --->   "%tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations3_0_8, i64 %activations3_1_8, i64 %activations3_2_8, i2 %i_32" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 702 'mux' 'tmp_7' <Predicate = (!icmp_ln22)> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 703 [1/1] (0.38ns)   --->   "%br_ln27 = br void %for.inc9.i" [data/benchmarks/backprop/backprop.c:27->data/benchmarks/backprop/backprop.c:373]   --->   Operation 703 'br' 'br_ln27' <Predicate = (icmp_ln22)> <Delay = 0.38>

State 145 <SV = 13> <Delay = 5.53>
ST_145 : Operation 704 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i64 %tmp_7" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 704 'bitcast' 'bitcast_ln24' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 705 [1/1] (0.28ns)   --->   "%xor_ln24 = xor i64 %bitcast_ln24, i64 9223372036854775808" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 705 'xor' 'xor_ln24' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 706 [1/1] (0.00ns)   --->   "%bitcast_ln24_1 = bitcast i64 %xor_ln24" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 706 'bitcast' 'bitcast_ln24_1' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 707 [10/10] (5.24ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 707 'dexp' 'tmp_3' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 146 <SV = 14> <Delay = 5.24>
ST_146 : Operation 708 [9/10] (5.24ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 708 'dexp' 'tmp_3' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 147 <SV = 15> <Delay = 5.24>
ST_147 : Operation 709 [8/10] (5.24ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 709 'dexp' 'tmp_3' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 148 <SV = 16> <Delay = 5.24>
ST_148 : Operation 710 [7/10] (5.24ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 710 'dexp' 'tmp_3' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 149 <SV = 17> <Delay = 5.24>
ST_149 : Operation 711 [6/10] (5.24ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 711 'dexp' 'tmp_3' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 150 <SV = 18> <Delay = 5.24>
ST_150 : Operation 712 [5/10] (5.24ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 712 'dexp' 'tmp_3' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 151 <SV = 19> <Delay = 5.24>
ST_151 : Operation 713 [4/10] (5.24ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 713 'dexp' 'tmp_3' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 152 <SV = 20> <Delay = 5.24>
ST_152 : Operation 714 [3/10] (5.24ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 714 'dexp' 'tmp_3' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 153 <SV = 21> <Delay = 5.24>
ST_153 : Operation 715 [2/10] (5.24ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 715 'dexp' 'tmp_3' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 154 <SV = 22> <Delay = 5.24>
ST_154 : Operation 716 [1/10] (5.24ns)   --->   "%tmp_3 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln24_1" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 716 'dexp' 'tmp_3' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 155 <SV = 23> <Delay = 4.33>
ST_155 : Operation 717 [4/4] (4.33ns)   --->   "%sum_1 = dadd i64 %sum, i64 %tmp_3" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 717 'dadd' 'sum_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 24> <Delay = 4.33>
ST_156 : Operation 718 [3/4] (4.33ns)   --->   "%sum_1 = dadd i64 %sum, i64 %tmp_3" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 718 'dadd' 'sum_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 25> <Delay = 4.33>
ST_157 : Operation 719 [2/4] (4.33ns)   --->   "%sum_1 = dadd i64 %sum, i64 %tmp_3" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 719 'dadd' 'sum_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 26> <Delay = 4.33>
ST_158 : Operation 720 [1/1] (0.00ns)   --->   "%speclooptripcount_ln23 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:23->data/benchmarks/backprop/backprop.c:373]   --->   Operation 720 'speclooptripcount' 'speclooptripcount_ln23' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 721 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [data/benchmarks/backprop/backprop.c:25->data/benchmarks/backprop/backprop.c:373]   --->   Operation 721 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 722 [1/4] (4.33ns)   --->   "%sum_1 = dadd i64 %sum, i64 %tmp_3" [data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373]   --->   Operation 722 'dadd' 'sum_1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 723 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc.i84" [data/benchmarks/backprop/backprop.c:22->data/benchmarks/backprop/backprop.c:373]   --->   Operation 723 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>

State 159 <SV = 13> <Delay = 0.71>
ST_159 : Operation 724 [1/1] (0.00ns)   --->   "%i_33 = phi i2 %add_ln27, void %for.inc9.i.split40, i2 0, void %for.inc9.i.preheader" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 724 'phi' 'i_33' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 725 [1/1] (0.43ns)   --->   "%icmp_ln27 = icmp_eq  i2 %i_33, i2 3" [data/benchmarks/backprop/backprop.c:27->data/benchmarks/backprop/backprop.c:373]   --->   Operation 725 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 726 [1/1] (0.43ns)   --->   "%add_ln27 = add i2 %i_33, i2 1" [data/benchmarks/backprop/backprop.c:27->data/benchmarks/backprop/backprop.c:373]   --->   Operation 726 'add' 'add_ln27' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 727 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc9.i.split, void %soft_max.exit" [data/benchmarks/backprop/backprop.c:27->data/benchmarks/backprop/backprop.c:373]   --->   Operation 727 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 728 [1/1] (0.41ns)   --->   "%tmp_8 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %activations3_0_8, i64 %activations3_1_8, i64 %activations3_2_8, i2 %i_33" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 728 'mux' 'tmp_8' <Predicate = (!icmp_ln27)> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 729 [1/1] (0.00ns)   --->   "%trunc_ln374 = trunc i8 %i_29" [data/benchmarks/backprop/backprop.c:374]   --->   Operation 729 'trunc' 'trunc_ln374' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_159 : Operation 730 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln374, i2 0" [data/benchmarks/backprop/backprop.c:374]   --->   Operation 730 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_159 : Operation 731 [1/1] (0.71ns)   --->   "%sub_ln374 = sub i9 %shl_ln, i9 %zext_ln356" [data/benchmarks/backprop/backprop.c:374]   --->   Operation 731 'sub' 'sub_ln374' <Predicate = (icmp_ln27)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 732 [1/1] (0.38ns)   --->   "%br_ln114 = br void %for.inc.i98" [data/benchmarks/backprop/backprop.c:114->data/benchmarks/backprop/backprop.c:374]   --->   Operation 732 'br' 'br_ln114' <Predicate = (icmp_ln27)> <Delay = 0.38>

State 160 <SV = 14> <Delay = 5.53>
ST_160 : Operation 733 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i64 %tmp_8" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 733 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 734 [1/1] (0.28ns)   --->   "%xor_ln29 = xor i64 %bitcast_ln29, i64 9223372036854775808" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 734 'xor' 'xor_ln29' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 735 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast i64 %xor_ln29" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 735 'bitcast' 'bitcast_ln29_1' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 736 [10/10] (5.24ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 736 'dexp' 'tmp_4' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 161 <SV = 15> <Delay = 5.24>
ST_161 : Operation 737 [9/10] (5.24ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 737 'dexp' 'tmp_4' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 162 <SV = 16> <Delay = 5.24>
ST_162 : Operation 738 [8/10] (5.24ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 738 'dexp' 'tmp_4' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 163 <SV = 17> <Delay = 5.24>
ST_163 : Operation 739 [7/10] (5.24ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 739 'dexp' 'tmp_4' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 164 <SV = 18> <Delay = 5.24>
ST_164 : Operation 740 [6/10] (5.24ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 740 'dexp' 'tmp_4' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 165 <SV = 19> <Delay = 5.24>
ST_165 : Operation 741 [5/10] (5.24ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 741 'dexp' 'tmp_4' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 166 <SV = 20> <Delay = 5.24>
ST_166 : Operation 742 [4/10] (5.24ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 742 'dexp' 'tmp_4' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 167 <SV = 21> <Delay = 5.24>
ST_167 : Operation 743 [3/10] (5.24ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 743 'dexp' 'tmp_4' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 168 <SV = 22> <Delay = 5.24>
ST_168 : Operation 744 [2/10] (5.24ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 744 'dexp' 'tmp_4' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 169 <SV = 23> <Delay = 5.24>
ST_169 : Operation 745 [1/10] (5.24ns)   --->   "%tmp_4 = dexp i64 @llvm.exp.f64, i64 %bitcast_ln29_1" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 745 'dexp' 'tmp_4' <Predicate = true> <Delay = 5.24> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 9> <II = 1> <Delay = 5.24> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 170 <SV = 24> <Delay = 5.22>
ST_170 : Operation 746 [14/14] (5.22ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 746 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 25> <Delay = 5.22>
ST_171 : Operation 747 [13/14] (5.22ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 747 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 26> <Delay = 5.22>
ST_172 : Operation 748 [12/14] (5.22ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 748 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 27> <Delay = 5.22>
ST_173 : Operation 749 [11/14] (5.22ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 749 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 28> <Delay = 5.22>
ST_174 : Operation 750 [10/14] (5.22ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 750 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 29> <Delay = 5.22>
ST_175 : Operation 751 [9/14] (5.22ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 751 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 30> <Delay = 5.22>
ST_176 : Operation 752 [8/14] (5.22ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 752 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 31> <Delay = 5.22>
ST_177 : Operation 753 [7/14] (5.22ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 753 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 32> <Delay = 5.22>
ST_178 : Operation 754 [6/14] (5.22ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 754 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 33> <Delay = 5.22>
ST_179 : Operation 755 [5/14] (5.22ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 755 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 34> <Delay = 5.22>
ST_180 : Operation 756 [4/14] (5.22ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 756 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 35> <Delay = 5.22>
ST_181 : Operation 757 [3/14] (5.22ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 757 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 36> <Delay = 5.22>
ST_182 : Operation 758 [2/14] (5.22ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 758 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 37> <Delay = 5.22>
ST_183 : Operation 759 [1/1] (0.00ns)   --->   "%speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:28->data/benchmarks/backprop/backprop.c:373]   --->   Operation 759 'speclooptripcount' 'speclooptripcount_ln28' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 760 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [data/benchmarks/backprop/backprop.c:30->data/benchmarks/backprop/backprop.c:373]   --->   Operation 760 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 761 [1/14] (5.22ns)   --->   "%net_outputs_0 = ddiv i64 %tmp_4, i64 %sum" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 761 'ddiv' 'net_outputs_0' <Predicate = true> <Delay = 5.22> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 13> <II = 1> <Delay = 5.22> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 762 [1/1] (0.66ns)   --->   "%switch_ln29 = switch i2 %i_33, void %branch17, i2 0, void %for.inc9.i.split.for.inc9.i.split40_crit_edge, i2 1, void %branch16" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 762 'switch' 'switch_ln29' <Predicate = true> <Delay = 0.66>
ST_183 : Operation 763 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %net_outputs_0, i64 %net_outputs_1_08" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 763 'store' 'store_ln29' <Predicate = (i_33 == 1)> <Delay = 0.00>
ST_183 : Operation 764 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc9.i.split40" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 764 'br' 'br_ln29' <Predicate = (i_33 == 1)> <Delay = 0.00>
ST_183 : Operation 765 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %net_outputs_0, i64 %net_outputs_0_07" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 765 'store' 'store_ln29' <Predicate = (i_33 == 0)> <Delay = 0.00>
ST_183 : Operation 766 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc9.i.split40" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 766 'br' 'br_ln29' <Predicate = (i_33 == 0)> <Delay = 0.00>
ST_183 : Operation 767 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %net_outputs_0, i64 %net_outputs_2_09" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 767 'store' 'store_ln29' <Predicate = (i_33 != 0 & i_33 != 1)> <Delay = 0.00>
ST_183 : Operation 768 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc9.i.split40" [data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373]   --->   Operation 768 'br' 'br_ln29' <Predicate = (i_33 != 0 & i_33 != 1)> <Delay = 0.00>
ST_183 : Operation 769 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc9.i" [data/benchmarks/backprop/backprop.c:27->data/benchmarks/backprop/backprop.c:373]   --->   Operation 769 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 184 <SV = 14> <Delay = 1.91>
ST_184 : Operation 770 [1/1] (0.00ns)   --->   "%i_34 = phi i2 0, void %soft_max.exit, i2 %add_ln114, void %for.inc.i98.split51" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 770 'phi' 'i_34' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 771 [1/1] (0.43ns)   --->   "%icmp_ln114 = icmp_eq  i2 %i_34, i2 3" [data/benchmarks/backprop/backprop.c:114->data/benchmarks/backprop/backprop.c:374]   --->   Operation 771 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 772 [1/1] (0.43ns)   --->   "%add_ln114 = add i2 %i_34, i2 1" [data/benchmarks/backprop/backprop.c:114->data/benchmarks/backprop/backprop.c:374]   --->   Operation 772 'add' 'add_ln114' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 773 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %for.inc.i98.split, void %get_delta_matrix_weights3_loop1_1.i.preheader" [data/benchmarks/backprop/backprop.c:114->data/benchmarks/backprop/backprop.c:374]   --->   Operation 773 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_184 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i2 %i_34" [data/benchmarks/backprop/backprop.c:114->data/benchmarks/backprop/backprop.c:374]   --->   Operation 774 'zext' 'zext_ln114' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_184 : Operation 775 [1/1] (0.71ns)   --->   "%add_ln116 = add i9 %zext_ln114, i9 %sub_ln374" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 775 'add' 'add_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i9 %add_ln116" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 776 'zext' 'zext_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_184 : Operation 777 [1/1] (0.00ns)   --->   "%training_targets_addr = getelementptr i64 %training_targets, i64 0, i64 %zext_ln116" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 777 'getelementptr' 'training_targets_addr' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_184 : Operation 778 [2/2] (1.20ns)   --->   "%training_targets_load = load i9 %training_targets_addr" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 778 'load' 'training_targets_load' <Predicate = (!icmp_ln114)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 489> <RAM>
ST_184 : Operation 779 [1/1] (0.38ns)   --->   "%br_ln125 = br void %get_delta_matrix_weights3_loop1_1.i" [data/benchmarks/backprop/backprop.c:125->data/benchmarks/backprop/backprop.c:375]   --->   Operation 779 'br' 'br_ln125' <Predicate = (icmp_ln114)> <Delay = 0.38>

State 185 <SV = 15> <Delay = 5.53>
ST_185 : Operation 780 [1/1] (0.00ns)   --->   "%net_outputs_0_07_load = load i64 %net_outputs_0_07" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 780 'load' 'net_outputs_0_07_load' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 781 [1/1] (0.00ns)   --->   "%net_outputs_1_08_load = load i64 %net_outputs_1_08" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 781 'load' 'net_outputs_1_08_load' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 782 [1/1] (0.00ns)   --->   "%net_outputs_2_09_load = load i64 %net_outputs_2_09" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 782 'load' 'net_outputs_2_09_load' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 783 [1/1] (0.41ns)   --->   "%tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %net_outputs_0_07_load, i64 %net_outputs_1_08_load, i64 %net_outputs_2_09_load, i2 %i_34" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 783 'mux' 'tmp_9' <Predicate = true> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 784 [1/2] (1.20ns)   --->   "%training_targets_load = load i9 %training_targets_addr" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 784 'load' 'training_targets_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 489> <RAM>
ST_185 : Operation 785 [1/1] (0.00ns)   --->   "%bitcast_ln116 = bitcast i64 %training_targets_load" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 785 'bitcast' 'bitcast_ln116' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 786 [4/4] (4.33ns)   --->   "%sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln116" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 786 'dsub' 'sub_i4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 16> <Delay = 4.33>
ST_186 : Operation 787 [3/4] (4.33ns)   --->   "%sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln116" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 787 'dsub' 'sub_i4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 17> <Delay = 4.33>
ST_187 : Operation 788 [2/4] (4.33ns)   --->   "%sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln116" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 788 'dsub' 'sub_i4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 18> <Delay = 4.33>
ST_188 : Operation 789 [1/4] (4.33ns)   --->   "%sub_i4 = dsub i64 %tmp_9, i64 %bitcast_ln116" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 789 'dsub' 'sub_i4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 19> <Delay = 4.92>
ST_189 : Operation 790 [1/1] (0.00ns)   --->   "%dactivations3_0_04_load = load i64 %dactivations3_0_04" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 790 'load' 'dactivations3_0_04_load' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 791 [1/1] (0.00ns)   --->   "%dactivations3_1_05_load = load i64 %dactivations3_1_05" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 791 'load' 'dactivations3_1_05_load' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 792 [1/1] (0.00ns)   --->   "%dactivations3_2_06_load = load i64 %dactivations3_2_06" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 792 'load' 'dactivations3_2_06_load' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 793 [1/1] (0.00ns)   --->   "%bitcast_ln116_1 = bitcast i64 %sub_i4" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 793 'bitcast' 'bitcast_ln116_1' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 794 [1/1] (0.28ns)   --->   "%xor_ln116 = xor i64 %bitcast_ln116_1, i64 9223372036854775808" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 794 'xor' 'xor_ln116' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 795 [1/1] (0.00ns)   --->   "%bitcast_ln116_2 = bitcast i64 %xor_ln116" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 795 'bitcast' 'bitcast_ln116_2' <Predicate = true> <Delay = 0.00>
ST_189 : Operation 796 [1/1] (0.41ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %dactivations3_0_04_load, i64 %dactivations3_1_05_load, i64 %dactivations3_2_06_load, i2 %i_34" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 796 'mux' 'tmp_s' <Predicate = true> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_189 : Operation 797 [4/4] (4.50ns)   --->   "%output_difference_0 = dmul i64 %bitcast_ln116_2, i64 %tmp_s" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 797 'dmul' 'output_difference_0' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 20> <Delay = 4.50>
ST_190 : Operation 798 [3/4] (4.50ns)   --->   "%output_difference_0 = dmul i64 %bitcast_ln116_2, i64 %tmp_s" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 798 'dmul' 'output_difference_0' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 21> <Delay = 4.50>
ST_191 : Operation 799 [2/4] (4.50ns)   --->   "%output_difference_0 = dmul i64 %bitcast_ln116_2, i64 %tmp_s" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 799 'dmul' 'output_difference_0' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 22> <Delay = 4.50>
ST_192 : Operation 800 [1/1] (0.00ns)   --->   "%speclooptripcount_ln115 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:115->data/benchmarks/backprop/backprop.c:374]   --->   Operation 800 'speclooptripcount' 'speclooptripcount_ln115' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 801 [1/1] (0.00ns)   --->   "%specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [data/benchmarks/backprop/backprop.c:117->data/benchmarks/backprop/backprop.c:374]   --->   Operation 801 'specloopname' 'specloopname_ln117' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 802 [1/4] (4.50ns)   --->   "%output_difference_0 = dmul i64 %bitcast_ln116_2, i64 %tmp_s" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 802 'dmul' 'output_difference_0' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 803 [1/1] (0.66ns)   --->   "%switch_ln116 = switch i2 %i_34, void %branch20, i2 0, void %for.inc.i98.split.for.inc.i98.split51_crit_edge, i2 1, void %branch19" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 803 'switch' 'switch_ln116' <Predicate = true> <Delay = 0.66>
ST_192 : Operation 804 [1/1] (0.00ns)   --->   "%store_ln116 = store i64 %output_difference_0, i64 %output_difference_1_024" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 804 'store' 'store_ln116' <Predicate = (i_34 == 1)> <Delay = 0.00>
ST_192 : Operation 805 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.inc.i98.split51" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 805 'br' 'br_ln116' <Predicate = (i_34 == 1)> <Delay = 0.00>
ST_192 : Operation 806 [1/1] (0.00ns)   --->   "%store_ln116 = store i64 %output_difference_0, i64 %output_difference_0_023" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 806 'store' 'store_ln116' <Predicate = (i_34 == 0)> <Delay = 0.00>
ST_192 : Operation 807 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.inc.i98.split51" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 807 'br' 'br_ln116' <Predicate = (i_34 == 0)> <Delay = 0.00>
ST_192 : Operation 808 [1/1] (0.00ns)   --->   "%store_ln116 = store i64 %output_difference_0, i64 %output_difference_2_025" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 808 'store' 'store_ln116' <Predicate = (i_34 != 0 & i_34 != 1)> <Delay = 0.00>
ST_192 : Operation 809 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.inc.i98.split51" [data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374]   --->   Operation 809 'br' 'br_ln116' <Predicate = (i_34 != 0 & i_34 != 1)> <Delay = 0.00>
ST_192 : Operation 810 [1/1] (0.00ns)   --->   "%br_ln114 = br void %for.inc.i98" [data/benchmarks/backprop/backprop.c:114->data/benchmarks/backprop/backprop.c:374]   --->   Operation 810 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>

State 193 <SV = 15> <Delay = 0.71>
ST_193 : Operation 811 [1/1] (0.00ns)   --->   "%i_24 = phi i7 %add_ln125, void %for.inc9.i109, i7 0, void %get_delta_matrix_weights3_loop1_1.i.preheader" [data/benchmarks/backprop/backprop.c:125->data/benchmarks/backprop/backprop.c:375]   --->   Operation 811 'phi' 'i_24' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 812 [1/1] (0.70ns)   --->   "%icmp_ln125 = icmp_eq  i7 %i_24, i7 64" [data/benchmarks/backprop/backprop.c:125->data/benchmarks/backprop/backprop.c:375]   --->   Operation 812 'icmp' 'icmp_ln125' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 813 [1/1] (0.70ns)   --->   "%add_ln125 = add i7 %i_24, i7 1" [data/benchmarks/backprop/backprop.c:125->data/benchmarks/backprop/backprop.c:375]   --->   Operation 813 'add' 'add_ln125' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 814 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln125, void %get_delta_matrix_weights3_loop1_1.i.split, void %get_oracle_activations2_loop1_1.i.preheader" [data/benchmarks/backprop/backprop.c:125->data/benchmarks/backprop/backprop.c:375]   --->   Operation 814 'br' 'br_ln125' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i7 %i_24" [data/benchmarks/backprop/backprop.c:125->data/benchmarks/backprop/backprop.c:375]   --->   Operation 815 'zext' 'zext_ln125' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_193 : Operation 816 [1/1] (0.00ns)   --->   "%activations2_addr_5 = getelementptr i64 %activations2, i64 0, i64 %zext_ln125" [data/benchmarks/backprop/backprop.c:125->data/benchmarks/backprop/backprop.c:375]   --->   Operation 816 'getelementptr' 'activations2_addr_5' <Predicate = (!icmp_ln125)> <Delay = 0.00>
ST_193 : Operation 817 [2/2] (0.71ns)   --->   "%activations2_load_3 = load i6 %activations2_addr_5" [data/benchmarks/backprop/backprop.c:125->data/benchmarks/backprop/backprop.c:375]   --->   Operation 817 'load' 'activations2_load_3' <Predicate = (!icmp_ln125)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_193 : Operation 818 [1/1] (0.38ns)   --->   "%br_ln141 = br void %get_oracle_activations2_loop1_1.i" [data/benchmarks/backprop/backprop.c:141->data/benchmarks/backprop/backprop.c:376]   --->   Operation 818 'br' 'br_ln141' <Predicate = (icmp_ln125)> <Delay = 0.38>

State 194 <SV = 16> <Delay = 0.71>
ST_194 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i7 %i_24" [data/benchmarks/backprop/backprop.c:125->data/benchmarks/backprop/backprop.c:375]   --->   Operation 819 'zext' 'zext_ln125_1' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 820 [1/1] (0.00ns)   --->   "%speclooptripcount_ln126 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:126->data/benchmarks/backprop/backprop.c:375]   --->   Operation 820 'speclooptripcount' 'speclooptripcount_ln126' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 821 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [data/benchmarks/backprop/backprop.c:132->data/benchmarks/backprop/backprop.c:375]   --->   Operation 821 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 822 [1/2] (0.71ns)   --->   "%activations2_load_3 = load i6 %activations2_addr_5" [data/benchmarks/backprop/backprop.c:125->data/benchmarks/backprop/backprop.c:375]   --->   Operation 822 'load' 'activations2_load_3' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_194 : Operation 823 [1/1] (0.00ns)   --->   "%empty_51 = trunc i7 %i_24" [data/benchmarks/backprop/backprop.c:125->data/benchmarks/backprop/backprop.c:375]   --->   Operation 823 'trunc' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 824 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_51, i2 0" [data/benchmarks/backprop/backprop.c:125->data/benchmarks/backprop/backprop.c:375]   --->   Operation 824 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 825 [1/1] (0.70ns)   --->   "%empty_52 = sub i8 %p_shl1, i8 %zext_ln125_1" [data/benchmarks/backprop/backprop.c:125->data/benchmarks/backprop/backprop.c:375]   --->   Operation 825 'sub' 'empty_52' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 826 [1/1] (0.38ns)   --->   "%br_ln128 = br void %for.inc.i107" [data/benchmarks/backprop/backprop.c:128->data/benchmarks/backprop/backprop.c:375]   --->   Operation 826 'br' 'br_ln128' <Predicate = true> <Delay = 0.38>

State 195 <SV = 17> <Delay = 4.92>
ST_195 : Operation 827 [1/1] (0.00ns)   --->   "%j_9 = phi i2 %add_ln128, void %for.inc.i107.split, i2 0, void %get_delta_matrix_weights3_loop1_1.i.split" [data/benchmarks/backprop/backprop.c:130->data/benchmarks/backprop/backprop.c:375]   --->   Operation 827 'phi' 'j_9' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 828 [1/1] (0.43ns)   --->   "%icmp_ln128 = icmp_eq  i2 %j_9, i2 3" [data/benchmarks/backprop/backprop.c:128->data/benchmarks/backprop/backprop.c:375]   --->   Operation 828 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 829 [1/1] (0.43ns)   --->   "%add_ln128 = add i2 %j_9, i2 1" [data/benchmarks/backprop/backprop.c:128->data/benchmarks/backprop/backprop.c:375]   --->   Operation 829 'add' 'add_ln128' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 830 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %for.inc.i107.split, void %for.inc9.i109" [data/benchmarks/backprop/backprop.c:128->data/benchmarks/backprop/backprop.c:375]   --->   Operation 830 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 831 [1/1] (0.00ns)   --->   "%output_difference_0_023_load = load i64 %output_difference_0_023" [data/benchmarks/backprop/backprop.c:130->data/benchmarks/backprop/backprop.c:375]   --->   Operation 831 'load' 'output_difference_0_023_load' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_195 : Operation 832 [1/1] (0.00ns)   --->   "%output_difference_1_024_load = load i64 %output_difference_1_024" [data/benchmarks/backprop/backprop.c:130->data/benchmarks/backprop/backprop.c:375]   --->   Operation 832 'load' 'output_difference_1_024_load' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_195 : Operation 833 [1/1] (0.00ns)   --->   "%output_difference_2_025_load = load i64 %output_difference_2_025" [data/benchmarks/backprop/backprop.c:130->data/benchmarks/backprop/backprop.c:375]   --->   Operation 833 'load' 'output_difference_2_025_load' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_195 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i2 %j_9" [data/benchmarks/backprop/backprop.c:128->data/benchmarks/backprop/backprop.c:375]   --->   Operation 834 'zext' 'zext_ln128' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_195 : Operation 835 [1/1] (0.41ns)   --->   "%tmp_10 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %output_difference_0_023_load, i64 %output_difference_1_024_load, i64 %output_difference_2_025_load, i2 %j_9" [data/benchmarks/backprop/backprop.c:130->data/benchmarks/backprop/backprop.c:375]   --->   Operation 835 'mux' 'tmp_10' <Predicate = (!icmp_ln128)> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 836 [4/4] (4.50ns)   --->   "%mul_i4 = dmul i64 %activations2_load_3, i64 %tmp_10" [data/benchmarks/backprop/backprop.c:130->data/benchmarks/backprop/backprop.c:375]   --->   Operation 836 'dmul' 'mul_i4' <Predicate = (!icmp_ln128)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 837 [1/1] (0.70ns)   --->   "%add_ln130 = add i8 %zext_ln128, i8 %empty_52" [data/benchmarks/backprop/backprop.c:130->data/benchmarks/backprop/backprop.c:375]   --->   Operation 837 'add' 'add_ln130' <Predicate = (!icmp_ln128)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 838 [1/1] (0.00ns)   --->   "%br_ln125 = br void %get_delta_matrix_weights3_loop1_1.i" [data/benchmarks/backprop/backprop.c:125->data/benchmarks/backprop/backprop.c:375]   --->   Operation 838 'br' 'br_ln125' <Predicate = (icmp_ln128)> <Delay = 0.00>

State 196 <SV = 18> <Delay = 4.50>
ST_196 : Operation 839 [3/4] (4.50ns)   --->   "%mul_i4 = dmul i64 %activations2_load_3, i64 %tmp_10" [data/benchmarks/backprop/backprop.c:130->data/benchmarks/backprop/backprop.c:375]   --->   Operation 839 'dmul' 'mul_i4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 19> <Delay = 4.50>
ST_197 : Operation 840 [2/4] (4.50ns)   --->   "%mul_i4 = dmul i64 %activations2_load_3, i64 %tmp_10" [data/benchmarks/backprop/backprop.c:130->data/benchmarks/backprop/backprop.c:375]   --->   Operation 840 'dmul' 'mul_i4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 20> <Delay = 5.70>
ST_198 : Operation 841 [1/1] (0.00ns)   --->   "%speclooptripcount_ln129 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:129->data/benchmarks/backprop/backprop.c:375]   --->   Operation 841 'speclooptripcount' 'speclooptripcount_ln129' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 842 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [data/benchmarks/backprop/backprop.c:131->data/benchmarks/backprop/backprop.c:375]   --->   Operation 842 'specloopname' 'specloopname_ln131' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 843 [1/4] (4.50ns)   --->   "%mul_i4 = dmul i64 %activations2_load_3, i64 %tmp_10" [data/benchmarks/backprop/backprop.c:130->data/benchmarks/backprop/backprop.c:375]   --->   Operation 843 'dmul' 'mul_i4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i8 %add_ln130" [data/benchmarks/backprop/backprop.c:130->data/benchmarks/backprop/backprop.c:375]   --->   Operation 844 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 845 [1/1] (0.00ns)   --->   "%delta_weights3_addr = getelementptr i64 %delta_weights3, i64 0, i64 %zext_ln130" [data/benchmarks/backprop/backprop.c:130->data/benchmarks/backprop/backprop.c:375]   --->   Operation 845 'getelementptr' 'delta_weights3_addr' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 846 [1/1] (1.20ns)   --->   "%store_ln130 = store i64 %mul_i4, i8 %delta_weights3_addr" [data/benchmarks/backprop/backprop.c:130->data/benchmarks/backprop/backprop.c:375]   --->   Operation 846 'store' 'store_ln130' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_198 : Operation 847 [1/1] (0.00ns)   --->   "%br_ln128 = br void %for.inc.i107" [data/benchmarks/backprop/backprop.c:128->data/benchmarks/backprop/backprop.c:375]   --->   Operation 847 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>

State 199 <SV = 16> <Delay = 0.70>
ST_199 : Operation 848 [1/1] (0.00ns)   --->   "%i_25 = phi i7 %add_ln141, void %for.inc19.i, i7 0, void %get_oracle_activations2_loop1_1.i.preheader" [data/benchmarks/backprop/backprop.c:141->data/benchmarks/backprop/backprop.c:376]   --->   Operation 848 'phi' 'i_25' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 849 [1/1] (0.70ns)   --->   "%icmp_ln141 = icmp_eq  i7 %i_25, i7 64" [data/benchmarks/backprop/backprop.c:141->data/benchmarks/backprop/backprop.c:376]   --->   Operation 849 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 850 [1/1] (0.70ns)   --->   "%add_ln141 = add i7 %i_25, i7 1" [data/benchmarks/backprop/backprop.c:141->data/benchmarks/backprop/backprop.c:376]   --->   Operation 850 'add' 'add_ln141' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 851 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %get_oracle_activations2_loop1_1.i.split, void %get_delta_matrix_weights2_loop1_1.i.preheader" [data/benchmarks/backprop/backprop.c:141->data/benchmarks/backprop/backprop.c:376]   --->   Operation 851 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i7 %i_25" [data/benchmarks/backprop/backprop.c:141->data/benchmarks/backprop/backprop.c:376]   --->   Operation 852 'zext' 'zext_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_199 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln141_1 = zext i7 %i_25" [data/benchmarks/backprop/backprop.c:141->data/benchmarks/backprop/backprop.c:376]   --->   Operation 853 'zext' 'zext_ln141_1' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_199 : Operation 854 [1/1] (0.00ns)   --->   "%speclooptripcount_ln142 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:142->data/benchmarks/backprop/backprop.c:376]   --->   Operation 854 'speclooptripcount' 'speclooptripcount_ln142' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_199 : Operation 855 [1/1] (0.00ns)   --->   "%specloopname_ln150 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [data/benchmarks/backprop/backprop.c:150->data/benchmarks/backprop/backprop.c:376]   --->   Operation 855 'specloopname' 'specloopname_ln150' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_199 : Operation 856 [1/1] (0.00ns)   --->   "%oracle_activations2_addr = getelementptr i64 %oracle_activations2, i64 0, i64 %zext_ln141" [data/benchmarks/backprop/backprop.c:143->data/benchmarks/backprop/backprop.c:376]   --->   Operation 856 'getelementptr' 'oracle_activations2_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_199 : Operation 857 [1/1] (0.00ns)   --->   "%empty_53 = trunc i7 %i_25" [data/benchmarks/backprop/backprop.c:141->data/benchmarks/backprop/backprop.c:376]   --->   Operation 857 'trunc' 'empty_53' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_199 : Operation 858 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_53, i2 0" [data/benchmarks/backprop/backprop.c:141->data/benchmarks/backprop/backprop.c:376]   --->   Operation 858 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_199 : Operation 859 [1/1] (0.70ns)   --->   "%empty_54 = sub i8 %p_shl2, i8 %zext_ln141_1" [data/benchmarks/backprop/backprop.c:141->data/benchmarks/backprop/backprop.c:376]   --->   Operation 859 'sub' 'empty_54' <Predicate = (!icmp_ln141)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 860 [1/1] (0.38ns)   --->   "%br_ln145 = br void %for.inc.i120" [data/benchmarks/backprop/backprop.c:145->data/benchmarks/backprop/backprop.c:376]   --->   Operation 860 'br' 'br_ln145' <Predicate = (!icmp_ln141)> <Delay = 0.38>
ST_199 : Operation 861 [1/1] (0.38ns)   --->   "%br_ln158 = br void %get_delta_matrix_weights2_loop1_1.i" [data/benchmarks/backprop/backprop.c:158->data/benchmarks/backprop/backprop.c:377]   --->   Operation 861 'br' 'br_ln158' <Predicate = (icmp_ln141)> <Delay = 0.38>

State 200 <SV = 17> <Delay = 1.90>
ST_200 : Operation 862 [1/1] (0.00ns)   --->   "%j_10 = phi i2 %add_ln145, void %for.inc.i120.split, i2 0, void %get_oracle_activations2_loop1_1.i.split" [data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376]   --->   Operation 862 'phi' 'j_10' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 863 [1/1] (0.00ns)   --->   "%add113_i113 = phi i64 %add11_i3, void %for.inc.i120.split, i64 0, void %get_oracle_activations2_loop1_1.i.split" [data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376]   --->   Operation 863 'phi' 'add113_i113' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 864 [1/1] (0.43ns)   --->   "%icmp_ln145 = icmp_eq  i2 %j_10, i2 3" [data/benchmarks/backprop/backprop.c:145->data/benchmarks/backprop/backprop.c:376]   --->   Operation 864 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 865 [1/1] (0.43ns)   --->   "%add_ln145 = add i2 %j_10, i2 1" [data/benchmarks/backprop/backprop.c:145->data/benchmarks/backprop/backprop.c:376]   --->   Operation 865 'add' 'add_ln145' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 866 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %icmp_ln145, void %for.inc.i120.split, void %for.inc19.i" [data/benchmarks/backprop/backprop.c:145->data/benchmarks/backprop/backprop.c:376]   --->   Operation 866 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i2 %j_10" [data/benchmarks/backprop/backprop.c:145->data/benchmarks/backprop/backprop.c:376]   --->   Operation 867 'zext' 'zext_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_200 : Operation 868 [1/1] (0.70ns)   --->   "%add_ln147 = add i8 %zext_ln145, i8 %empty_54" [data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376]   --->   Operation 868 'add' 'add_ln147' <Predicate = (!icmp_ln145)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 869 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i8 %add_ln147" [data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376]   --->   Operation 869 'zext' 'zext_ln147' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_200 : Operation 870 [1/1] (0.00ns)   --->   "%weights3_addr_2 = getelementptr i64 %weights3, i64 0, i64 %zext_ln147" [data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376]   --->   Operation 870 'getelementptr' 'weights3_addr_2' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_200 : Operation 871 [2/2] (1.20ns)   --->   "%weights3_load_2 = load i8 %weights3_addr_2" [data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376]   --->   Operation 871 'load' 'weights3_load_2' <Predicate = (!icmp_ln145)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_200 : Operation 872 [1/1] (0.00ns)   --->   "%dactivations2_addr_1 = getelementptr i64 %dactivations2, i64 0, i64 %zext_ln141" [data/benchmarks/backprop/backprop.c:149->data/benchmarks/backprop/backprop.c:376]   --->   Operation 872 'getelementptr' 'dactivations2_addr_1' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_200 : Operation 873 [2/2] (0.71ns)   --->   "%dactivations2_load = load i6 %dactivations2_addr_1" [data/benchmarks/backprop/backprop.c:149->data/benchmarks/backprop/backprop.c:376]   --->   Operation 873 'load' 'dactivations2_load' <Predicate = (icmp_ln145)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 201 <SV = 18> <Delay = 5.70>
ST_201 : Operation 874 [1/1] (0.00ns)   --->   "%output_difference_0_023_load_1 = load i64 %output_difference_0_023" [data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376]   --->   Operation 874 'load' 'output_difference_0_023_load_1' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 875 [1/1] (0.00ns)   --->   "%output_difference_1_024_load_1 = load i64 %output_difference_1_024" [data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376]   --->   Operation 875 'load' 'output_difference_1_024_load_1' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 876 [1/1] (0.00ns)   --->   "%output_difference_2_025_load_1 = load i64 %output_difference_2_025" [data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376]   --->   Operation 876 'load' 'output_difference_2_025_load_1' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 877 [1/1] (0.41ns)   --->   "%tmp_11 = mux i64 @_ssdm_op_Mux.ap_auto.3double.i2, i64 %output_difference_0_023_load_1, i64 %output_difference_1_024_load_1, i64 %output_difference_2_025_load_1, i2 %j_10" [data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376]   --->   Operation 877 'mux' 'tmp_11' <Predicate = true> <Delay = 0.41> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 878 [1/2] (1.20ns)   --->   "%weights3_load_2 = load i8 %weights3_addr_2" [data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376]   --->   Operation 878 'load' 'weights3_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_201 : Operation 879 [1/1] (0.00ns)   --->   "%bitcast_ln147 = bitcast i64 %weights3_load_2" [data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376]   --->   Operation 879 'bitcast' 'bitcast_ln147' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 880 [4/4] (4.50ns)   --->   "%mul8_i3 = dmul i64 %tmp_11, i64 %bitcast_ln147" [data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376]   --->   Operation 880 'dmul' 'mul8_i3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 19> <Delay = 4.50>
ST_202 : Operation 881 [3/4] (4.50ns)   --->   "%mul8_i3 = dmul i64 %tmp_11, i64 %bitcast_ln147" [data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376]   --->   Operation 881 'dmul' 'mul8_i3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 20> <Delay = 4.50>
ST_203 : Operation 882 [2/4] (4.50ns)   --->   "%mul8_i3 = dmul i64 %tmp_11, i64 %bitcast_ln147" [data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376]   --->   Operation 882 'dmul' 'mul8_i3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 21> <Delay = 4.50>
ST_204 : Operation 883 [1/4] (4.50ns)   --->   "%mul8_i3 = dmul i64 %tmp_11, i64 %bitcast_ln147" [data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376]   --->   Operation 883 'dmul' 'mul8_i3' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 22> <Delay = 4.33>
ST_205 : Operation 884 [4/4] (4.33ns)   --->   "%add11_i3 = dadd i64 %add113_i113, i64 %mul8_i3" [data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376]   --->   Operation 884 'dadd' 'add11_i3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 23> <Delay = 4.33>
ST_206 : Operation 885 [3/4] (4.33ns)   --->   "%add11_i3 = dadd i64 %add113_i113, i64 %mul8_i3" [data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376]   --->   Operation 885 'dadd' 'add11_i3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 24> <Delay = 4.33>
ST_207 : Operation 886 [2/4] (4.33ns)   --->   "%add11_i3 = dadd i64 %add113_i113, i64 %mul8_i3" [data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376]   --->   Operation 886 'dadd' 'add11_i3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 25> <Delay = 4.33>
ST_208 : Operation 887 [1/1] (0.00ns)   --->   "%speclooptripcount_ln146 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [data/benchmarks/backprop/backprop.c:146->data/benchmarks/backprop/backprop.c:376]   --->   Operation 887 'speclooptripcount' 'speclooptripcount_ln146' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 888 [1/1] (0.00ns)   --->   "%specloopname_ln148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [data/benchmarks/backprop/backprop.c:148->data/benchmarks/backprop/backprop.c:376]   --->   Operation 888 'specloopname' 'specloopname_ln148' <Predicate = true> <Delay = 0.00>
ST_208 : Operation 889 [1/4] (4.33ns)   --->   "%add11_i3 = dadd i64 %add113_i113, i64 %mul8_i3" [data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376]   --->   Operation 889 'dadd' 'add11_i3' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 890 [1/1] (0.00ns)   --->   "%br_ln145 = br void %for.inc.i120" [data/benchmarks/backprop/backprop.c:145->data/benchmarks/backprop/backprop.c:376]   --->   Operation 890 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>

State 209 <SV = 18> <Delay = 5.21>
ST_209 : Operation 891 [1/2] (0.71ns)   --->   "%dactivations2_load = load i6 %dactivations2_addr_1" [data/benchmarks/backprop/backprop.c:149->data/benchmarks/backprop/backprop.c:376]   --->   Operation 891 'load' 'dactivations2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_209 : Operation 892 [4/4] (4.50ns)   --->   "%mul16_i = dmul i64 %add113_i113, i64 %dactivations2_load" [data/benchmarks/backprop/backprop.c:149->data/benchmarks/backprop/backprop.c:376]   --->   Operation 892 'dmul' 'mul16_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 19> <Delay = 4.50>
ST_210 : Operation 893 [3/4] (4.50ns)   --->   "%mul16_i = dmul i64 %add113_i113, i64 %dactivations2_load" [data/benchmarks/backprop/backprop.c:149->data/benchmarks/backprop/backprop.c:376]   --->   Operation 893 'dmul' 'mul16_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 20> <Delay = 4.50>
ST_211 : Operation 894 [2/4] (4.50ns)   --->   "%mul16_i = dmul i64 %add113_i113, i64 %dactivations2_load" [data/benchmarks/backprop/backprop.c:149->data/benchmarks/backprop/backprop.c:376]   --->   Operation 894 'dmul' 'mul16_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 21> <Delay = 5.21>
ST_212 : Operation 895 [1/4] (4.50ns)   --->   "%mul16_i = dmul i64 %add113_i113, i64 %dactivations2_load" [data/benchmarks/backprop/backprop.c:149->data/benchmarks/backprop/backprop.c:376]   --->   Operation 895 'dmul' 'mul16_i' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 896 [1/1] (0.71ns)   --->   "%store_ln149 = store i64 %mul16_i, i6 %oracle_activations2_addr" [data/benchmarks/backprop/backprop.c:149->data/benchmarks/backprop/backprop.c:376]   --->   Operation 896 'store' 'store_ln149' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_212 : Operation 897 [1/1] (0.00ns)   --->   "%br_ln141 = br void %get_oracle_activations2_loop1_1.i" [data/benchmarks/backprop/backprop.c:141->data/benchmarks/backprop/backprop.c:376]   --->   Operation 897 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>

State 213 <SV = 17> <Delay = 0.71>
ST_213 : Operation 898 [1/1] (0.00ns)   --->   "%i_26 = phi i7 %add_ln158, void %for.inc9.i134, i7 0, void %get_delta_matrix_weights2_loop1_1.i.preheader" [data/benchmarks/backprop/backprop.c:158->data/benchmarks/backprop/backprop.c:377]   --->   Operation 898 'phi' 'i_26' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 899 [1/1] (0.70ns)   --->   "%icmp_ln158 = icmp_eq  i7 %i_26, i7 64" [data/benchmarks/backprop/backprop.c:158->data/benchmarks/backprop/backprop.c:377]   --->   Operation 899 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 900 [1/1] (0.70ns)   --->   "%add_ln158 = add i7 %i_26, i7 1" [data/benchmarks/backprop/backprop.c:158->data/benchmarks/backprop/backprop.c:377]   --->   Operation 900 'add' 'add_ln158' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 901 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %icmp_ln158, void %get_delta_matrix_weights2_loop1_1.i.split, void %get_oracle_activations1_loop1_1.i.preheader" [data/benchmarks/backprop/backprop.c:158->data/benchmarks/backprop/backprop.c:377]   --->   Operation 901 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i7 %i_26" [data/benchmarks/backprop/backprop.c:158->data/benchmarks/backprop/backprop.c:377]   --->   Operation 902 'zext' 'zext_ln158' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_213 : Operation 903 [1/1] (0.00ns)   --->   "%activations1_addr_5 = getelementptr i64 %activations1, i64 0, i64 %zext_ln158" [data/benchmarks/backprop/backprop.c:158->data/benchmarks/backprop/backprop.c:377]   --->   Operation 903 'getelementptr' 'activations1_addr_5' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_213 : Operation 904 [2/2] (0.71ns)   --->   "%activations1_load_3 = load i6 %activations1_addr_5" [data/benchmarks/backprop/backprop.c:158->data/benchmarks/backprop/backprop.c:377]   --->   Operation 904 'load' 'activations1_load_3' <Predicate = (!icmp_ln158)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_213 : Operation 905 [1/1] (0.00ns)   --->   "%empty_55 = trunc i7 %i_26" [data/benchmarks/backprop/backprop.c:158->data/benchmarks/backprop/backprop.c:377]   --->   Operation 905 'trunc' 'empty_55' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_213 : Operation 906 [1/1] (0.38ns)   --->   "%br_ln174 = br void %get_oracle_activations1_loop1_1.i" [data/benchmarks/backprop/backprop.c:174->data/benchmarks/backprop/backprop.c:378]   --->   Operation 906 'br' 'br_ln174' <Predicate = (icmp_ln158)> <Delay = 0.38>

State 214 <SV = 18> <Delay = 0.71>
ST_214 : Operation 907 [1/1] (0.00ns)   --->   "%speclooptripcount_ln159 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:159->data/benchmarks/backprop/backprop.c:377]   --->   Operation 907 'speclooptripcount' 'speclooptripcount_ln159' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 908 [1/1] (0.00ns)   --->   "%specloopname_ln165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [data/benchmarks/backprop/backprop.c:165->data/benchmarks/backprop/backprop.c:377]   --->   Operation 908 'specloopname' 'specloopname_ln165' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 909 [1/2] (0.71ns)   --->   "%activations1_load_3 = load i6 %activations1_addr_5" [data/benchmarks/backprop/backprop.c:158->data/benchmarks/backprop/backprop.c:377]   --->   Operation 909 'load' 'activations1_load_3' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_214 : Operation 910 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_55, i6 0" [data/benchmarks/backprop/backprop.c:158->data/benchmarks/backprop/backprop.c:377]   --->   Operation 910 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 911 [1/1] (0.38ns)   --->   "%br_ln161 = br void %for.inc.i131" [data/benchmarks/backprop/backprop.c:161->data/benchmarks/backprop/backprop.c:377]   --->   Operation 911 'br' 'br_ln161' <Predicate = true> <Delay = 0.38>

State 215 <SV = 19> <Delay = 0.74>
ST_215 : Operation 912 [1/1] (0.00ns)   --->   "%j_11 = phi i7 %add_ln161, void %for.inc.i131.split, i7 0, void %get_delta_matrix_weights2_loop1_1.i.split" [data/benchmarks/backprop/backprop.c:161->data/benchmarks/backprop/backprop.c:377]   --->   Operation 912 'phi' 'j_11' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 913 [1/1] (0.70ns)   --->   "%icmp_ln161 = icmp_eq  i7 %j_11, i7 64" [data/benchmarks/backprop/backprop.c:161->data/benchmarks/backprop/backprop.c:377]   --->   Operation 913 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 914 [1/1] (0.70ns)   --->   "%add_ln161 = add i7 %j_11, i7 1" [data/benchmarks/backprop/backprop.c:161->data/benchmarks/backprop/backprop.c:377]   --->   Operation 914 'add' 'add_ln161' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 915 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %icmp_ln161, void %for.inc.i131.split, void %for.inc9.i134" [data/benchmarks/backprop/backprop.c:161->data/benchmarks/backprop/backprop.c:377]   --->   Operation 915 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 916 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i7 %j_11" [data/benchmarks/backprop/backprop.c:161->data/benchmarks/backprop/backprop.c:377]   --->   Operation 916 'zext' 'zext_ln161' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_215 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln161_1 = zext i7 %j_11" [data/benchmarks/backprop/backprop.c:161->data/benchmarks/backprop/backprop.c:377]   --->   Operation 917 'zext' 'zext_ln161_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_215 : Operation 918 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_1 = getelementptr i64 %oracle_activations2, i64 0, i64 %zext_ln161" [data/benchmarks/backprop/backprop.c:163->data/benchmarks/backprop/backprop.c:377]   --->   Operation 918 'getelementptr' 'oracle_activations2_addr_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_215 : Operation 919 [2/2] (0.71ns)   --->   "%oracle_activations2_load = load i6 %oracle_activations2_addr_1" [data/benchmarks/backprop/backprop.c:163->data/benchmarks/backprop/backprop.c:377]   --->   Operation 919 'load' 'oracle_activations2_load' <Predicate = (!icmp_ln161)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_215 : Operation 920 [1/1] (0.74ns)   --->   "%add_ln163 = add i12 %zext_ln161_1, i12 %tmp_14" [data/benchmarks/backprop/backprop.c:163->data/benchmarks/backprop/backprop.c:377]   --->   Operation 920 'add' 'add_ln163' <Predicate = (!icmp_ln161)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 921 [1/1] (0.00ns)   --->   "%br_ln158 = br void %get_delta_matrix_weights2_loop1_1.i" [data/benchmarks/backprop/backprop.c:158->data/benchmarks/backprop/backprop.c:377]   --->   Operation 921 'br' 'br_ln158' <Predicate = (icmp_ln161)> <Delay = 0.00>

State 216 <SV = 20> <Delay = 5.21>
ST_216 : Operation 922 [1/2] (0.71ns)   --->   "%oracle_activations2_load = load i6 %oracle_activations2_addr_1" [data/benchmarks/backprop/backprop.c:163->data/benchmarks/backprop/backprop.c:377]   --->   Operation 922 'load' 'oracle_activations2_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_216 : Operation 923 [4/4] (4.50ns)   --->   "%mul_i5 = dmul i64 %activations1_load_3, i64 %oracle_activations2_load" [data/benchmarks/backprop/backprop.c:163->data/benchmarks/backprop/backprop.c:377]   --->   Operation 923 'dmul' 'mul_i5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 21> <Delay = 4.50>
ST_217 : Operation 924 [3/4] (4.50ns)   --->   "%mul_i5 = dmul i64 %activations1_load_3, i64 %oracle_activations2_load" [data/benchmarks/backprop/backprop.c:163->data/benchmarks/backprop/backprop.c:377]   --->   Operation 924 'dmul' 'mul_i5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 22> <Delay = 4.50>
ST_218 : Operation 925 [2/4] (4.50ns)   --->   "%mul_i5 = dmul i64 %activations1_load_3, i64 %oracle_activations2_load" [data/benchmarks/backprop/backprop.c:163->data/benchmarks/backprop/backprop.c:377]   --->   Operation 925 'dmul' 'mul_i5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 23> <Delay = 4.50>
ST_219 : Operation 926 [1/4] (4.50ns)   --->   "%mul_i5 = dmul i64 %activations1_load_3, i64 %oracle_activations2_load" [data/benchmarks/backprop/backprop.c:163->data/benchmarks/backprop/backprop.c:377]   --->   Operation 926 'dmul' 'mul_i5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 24> <Delay = 1.64>
ST_220 : Operation 927 [1/1] (0.00ns)   --->   "%speclooptripcount_ln162 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:162->data/benchmarks/backprop/backprop.c:377]   --->   Operation 927 'speclooptripcount' 'speclooptripcount_ln162' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 928 [1/1] (0.00ns)   --->   "%specloopname_ln164 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [data/benchmarks/backprop/backprop.c:164->data/benchmarks/backprop/backprop.c:377]   --->   Operation 928 'specloopname' 'specloopname_ln164' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i12 %add_ln163" [data/benchmarks/backprop/backprop.c:163->data/benchmarks/backprop/backprop.c:377]   --->   Operation 929 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 930 [1/1] (0.00ns)   --->   "%delta_weights2_addr = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln163" [data/benchmarks/backprop/backprop.c:163->data/benchmarks/backprop/backprop.c:377]   --->   Operation 930 'getelementptr' 'delta_weights2_addr' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 931 [1/1] (1.64ns)   --->   "%store_ln163 = store i64 %mul_i5, i12 %delta_weights2_addr" [data/benchmarks/backprop/backprop.c:163->data/benchmarks/backprop/backprop.c:377]   --->   Operation 931 'store' 'store_ln163' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_220 : Operation 932 [1/1] (0.00ns)   --->   "%br_ln161 = br void %for.inc.i131" [data/benchmarks/backprop/backprop.c:161->data/benchmarks/backprop/backprop.c:377]   --->   Operation 932 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>

State 221 <SV = 18> <Delay = 0.70>
ST_221 : Operation 933 [1/1] (0.00ns)   --->   "%i_27 = phi i7 %add_ln174, void %for.inc19.i150, i7 0, void %get_oracle_activations1_loop1_1.i.preheader" [data/benchmarks/backprop/backprop.c:174->data/benchmarks/backprop/backprop.c:378]   --->   Operation 933 'phi' 'i_27' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 934 [1/1] (0.70ns)   --->   "%icmp_ln174 = icmp_eq  i7 %i_27, i7 64" [data/benchmarks/backprop/backprop.c:174->data/benchmarks/backprop/backprop.c:378]   --->   Operation 934 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 935 [1/1] (0.70ns)   --->   "%add_ln174 = add i7 %i_27, i7 1" [data/benchmarks/backprop/backprop.c:174->data/benchmarks/backprop/backprop.c:378]   --->   Operation 935 'add' 'add_ln174' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 936 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %icmp_ln174, void %get_oracle_activations1_loop1_1.i.split, void %get_delta_matrix_weights1_loop1_1.i.preheader" [data/benchmarks/backprop/backprop.c:174->data/benchmarks/backprop/backprop.c:378]   --->   Operation 936 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 937 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i7 %i_27" [data/benchmarks/backprop/backprop.c:174->data/benchmarks/backprop/backprop.c:378]   --->   Operation 937 'zext' 'zext_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_221 : Operation 938 [1/1] (0.00ns)   --->   "%speclooptripcount_ln175 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:175->data/benchmarks/backprop/backprop.c:378]   --->   Operation 938 'speclooptripcount' 'speclooptripcount_ln175' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_221 : Operation 939 [1/1] (0.00ns)   --->   "%specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [data/benchmarks/backprop/backprop.c:183->data/benchmarks/backprop/backprop.c:378]   --->   Operation 939 'specloopname' 'specloopname_ln183' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_221 : Operation 940 [1/1] (0.00ns)   --->   "%oracle_activations1_addr = getelementptr i64 %oracle_activations1, i64 0, i64 %zext_ln174" [data/benchmarks/backprop/backprop.c:176->data/benchmarks/backprop/backprop.c:378]   --->   Operation 940 'getelementptr' 'oracle_activations1_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_221 : Operation 941 [1/1] (0.00ns)   --->   "%empty_56 = trunc i7 %i_27" [data/benchmarks/backprop/backprop.c:174->data/benchmarks/backprop/backprop.c:378]   --->   Operation 941 'trunc' 'empty_56' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_221 : Operation 942 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_56, i6 0" [data/benchmarks/backprop/backprop.c:174->data/benchmarks/backprop/backprop.c:378]   --->   Operation 942 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_221 : Operation 943 [1/1] (0.38ns)   --->   "%br_ln178 = br void %for.inc.i145" [data/benchmarks/backprop/backprop.c:178->data/benchmarks/backprop/backprop.c:378]   --->   Operation 943 'br' 'br_ln178' <Predicate = (!icmp_ln174)> <Delay = 0.38>
ST_221 : Operation 944 [1/1] (0.38ns)   --->   "%br_ln191 = br void %get_delta_matrix_weights1_loop1_1.i" [data/benchmarks/backprop/backprop.c:191->data/benchmarks/backprop/backprop.c:379]   --->   Operation 944 'br' 'br_ln191' <Predicate = (icmp_ln174)> <Delay = 0.38>

State 222 <SV = 19> <Delay = 2.39>
ST_222 : Operation 945 [1/1] (0.00ns)   --->   "%j_12 = phi i7 %add_ln178, void %for.inc.i145.split, i7 0, void %get_oracle_activations1_loop1_1.i.split" [data/benchmarks/backprop/backprop.c:178->data/benchmarks/backprop/backprop.c:378]   --->   Operation 945 'phi' 'j_12' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 946 [1/1] (0.00ns)   --->   "%add113_i138 = phi i64 %add11_i4, void %for.inc.i145.split, i64 0, void %get_oracle_activations1_loop1_1.i.split" [data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378]   --->   Operation 946 'phi' 'add113_i138' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 947 [1/1] (0.70ns)   --->   "%icmp_ln178 = icmp_eq  i7 %j_12, i7 64" [data/benchmarks/backprop/backprop.c:178->data/benchmarks/backprop/backprop.c:378]   --->   Operation 947 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 948 [1/1] (0.70ns)   --->   "%add_ln178 = add i7 %j_12, i7 1" [data/benchmarks/backprop/backprop.c:178->data/benchmarks/backprop/backprop.c:378]   --->   Operation 948 'add' 'add_ln178' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 949 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln178, void %for.inc.i145.split, void %for.inc19.i150" [data/benchmarks/backprop/backprop.c:178->data/benchmarks/backprop/backprop.c:378]   --->   Operation 949 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 950 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i7 %j_12" [data/benchmarks/backprop/backprop.c:178->data/benchmarks/backprop/backprop.c:378]   --->   Operation 950 'zext' 'zext_ln178_1' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_222 : Operation 951 [1/1] (0.74ns)   --->   "%add_ln180 = add i12 %zext_ln178_1, i12 %tmp_15" [data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378]   --->   Operation 951 'add' 'add_ln180' <Predicate = (!icmp_ln178)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 952 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i12 %add_ln180" [data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378]   --->   Operation 952 'zext' 'zext_ln180' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_222 : Operation 953 [1/1] (0.00ns)   --->   "%weights2_addr_2 = getelementptr i64 %weights2, i64 0, i64 %zext_ln180" [data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378]   --->   Operation 953 'getelementptr' 'weights2_addr_2' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_222 : Operation 954 [2/2] (1.64ns)   --->   "%weights2_load_2 = load i12 %weights2_addr_2" [data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378]   --->   Operation 954 'load' 'weights2_load_2' <Predicate = (!icmp_ln178)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_222 : Operation 955 [1/1] (0.00ns)   --->   "%dactivations1_addr_1 = getelementptr i64 %dactivations1, i64 0, i64 %zext_ln174" [data/benchmarks/backprop/backprop.c:182->data/benchmarks/backprop/backprop.c:378]   --->   Operation 955 'getelementptr' 'dactivations1_addr_1' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_222 : Operation 956 [2/2] (0.71ns)   --->   "%dactivations1_load = load i6 %dactivations1_addr_1" [data/benchmarks/backprop/backprop.c:182->data/benchmarks/backprop/backprop.c:378]   --->   Operation 956 'load' 'dactivations1_load' <Predicate = (icmp_ln178)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 223 <SV = 20> <Delay = 1.64>
ST_223 : Operation 957 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i7 %j_12" [data/benchmarks/backprop/backprop.c:178->data/benchmarks/backprop/backprop.c:378]   --->   Operation 957 'zext' 'zext_ln178' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 958 [1/1] (0.00ns)   --->   "%oracle_activations2_addr_2 = getelementptr i64 %oracle_activations2, i64 0, i64 %zext_ln178" [data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378]   --->   Operation 958 'getelementptr' 'oracle_activations2_addr_2' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 959 [2/2] (0.71ns)   --->   "%oracle_activations2_load_1 = load i6 %oracle_activations2_addr_2" [data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378]   --->   Operation 959 'load' 'oracle_activations2_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_223 : Operation 960 [1/2] (1.64ns)   --->   "%weights2_load_2 = load i12 %weights2_addr_2" [data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378]   --->   Operation 960 'load' 'weights2_load_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 224 <SV = 21> <Delay = 5.21>
ST_224 : Operation 961 [1/2] (0.71ns)   --->   "%oracle_activations2_load_1 = load i6 %oracle_activations2_addr_2" [data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378]   --->   Operation 961 'load' 'oracle_activations2_load_1' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_224 : Operation 962 [1/1] (0.00ns)   --->   "%bitcast_ln180 = bitcast i64 %weights2_load_2" [data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378]   --->   Operation 962 'bitcast' 'bitcast_ln180' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 963 [4/4] (4.50ns)   --->   "%mul8_i4 = dmul i64 %oracle_activations2_load_1, i64 %bitcast_ln180" [data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378]   --->   Operation 963 'dmul' 'mul8_i4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 22> <Delay = 4.50>
ST_225 : Operation 964 [3/4] (4.50ns)   --->   "%mul8_i4 = dmul i64 %oracle_activations2_load_1, i64 %bitcast_ln180" [data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378]   --->   Operation 964 'dmul' 'mul8_i4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 23> <Delay = 4.50>
ST_226 : Operation 965 [2/4] (4.50ns)   --->   "%mul8_i4 = dmul i64 %oracle_activations2_load_1, i64 %bitcast_ln180" [data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378]   --->   Operation 965 'dmul' 'mul8_i4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 24> <Delay = 4.50>
ST_227 : Operation 966 [1/4] (4.50ns)   --->   "%mul8_i4 = dmul i64 %oracle_activations2_load_1, i64 %bitcast_ln180" [data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378]   --->   Operation 966 'dmul' 'mul8_i4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 25> <Delay = 4.33>
ST_228 : Operation 967 [4/4] (4.33ns)   --->   "%add11_i4 = dadd i64 %add113_i138, i64 %mul8_i4" [data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378]   --->   Operation 967 'dadd' 'add11_i4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 26> <Delay = 4.33>
ST_229 : Operation 968 [3/4] (4.33ns)   --->   "%add11_i4 = dadd i64 %add113_i138, i64 %mul8_i4" [data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378]   --->   Operation 968 'dadd' 'add11_i4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 27> <Delay = 4.33>
ST_230 : Operation 969 [2/4] (4.33ns)   --->   "%add11_i4 = dadd i64 %add113_i138, i64 %mul8_i4" [data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378]   --->   Operation 969 'dadd' 'add11_i4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 28> <Delay = 4.33>
ST_231 : Operation 970 [1/1] (0.00ns)   --->   "%speclooptripcount_ln179 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:179->data/benchmarks/backprop/backprop.c:378]   --->   Operation 970 'speclooptripcount' 'speclooptripcount_ln179' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 971 [1/1] (0.00ns)   --->   "%specloopname_ln181 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [data/benchmarks/backprop/backprop.c:181->data/benchmarks/backprop/backprop.c:378]   --->   Operation 971 'specloopname' 'specloopname_ln181' <Predicate = true> <Delay = 0.00>
ST_231 : Operation 972 [1/4] (4.33ns)   --->   "%add11_i4 = dadd i64 %add113_i138, i64 %mul8_i4" [data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378]   --->   Operation 972 'dadd' 'add11_i4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 973 [1/1] (0.00ns)   --->   "%br_ln178 = br void %for.inc.i145" [data/benchmarks/backprop/backprop.c:178->data/benchmarks/backprop/backprop.c:378]   --->   Operation 973 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>

State 232 <SV = 20> <Delay = 5.21>
ST_232 : Operation 974 [1/2] (0.71ns)   --->   "%dactivations1_load = load i6 %dactivations1_addr_1" [data/benchmarks/backprop/backprop.c:182->data/benchmarks/backprop/backprop.c:378]   --->   Operation 974 'load' 'dactivations1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_232 : Operation 975 [4/4] (4.50ns)   --->   "%mul16_i1 = dmul i64 %add113_i138, i64 %dactivations1_load" [data/benchmarks/backprop/backprop.c:182->data/benchmarks/backprop/backprop.c:378]   --->   Operation 975 'dmul' 'mul16_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 233 <SV = 21> <Delay = 4.50>
ST_233 : Operation 976 [3/4] (4.50ns)   --->   "%mul16_i1 = dmul i64 %add113_i138, i64 %dactivations1_load" [data/benchmarks/backprop/backprop.c:182->data/benchmarks/backprop/backprop.c:378]   --->   Operation 976 'dmul' 'mul16_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 234 <SV = 22> <Delay = 4.50>
ST_234 : Operation 977 [2/4] (4.50ns)   --->   "%mul16_i1 = dmul i64 %add113_i138, i64 %dactivations1_load" [data/benchmarks/backprop/backprop.c:182->data/benchmarks/backprop/backprop.c:378]   --->   Operation 977 'dmul' 'mul16_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 235 <SV = 23> <Delay = 5.21>
ST_235 : Operation 978 [1/4] (4.50ns)   --->   "%mul16_i1 = dmul i64 %add113_i138, i64 %dactivations1_load" [data/benchmarks/backprop/backprop.c:182->data/benchmarks/backprop/backprop.c:378]   --->   Operation 978 'dmul' 'mul16_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 979 [1/1] (0.71ns)   --->   "%store_ln182 = store i64 %mul16_i1, i6 %oracle_activations1_addr" [data/benchmarks/backprop/backprop.c:182->data/benchmarks/backprop/backprop.c:378]   --->   Operation 979 'store' 'store_ln182' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_235 : Operation 980 [1/1] (0.00ns)   --->   "%br_ln174 = br void %get_oracle_activations1_loop1_1.i" [data/benchmarks/backprop/backprop.c:174->data/benchmarks/backprop/backprop.c:378]   --->   Operation 980 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>

State 236 <SV = 19> <Delay = 2.39>
ST_236 : Operation 981 [1/1] (0.00ns)   --->   "%i_28 = phi i4 %add_ln191, void %for.inc9.i162, i4 0, void %get_delta_matrix_weights1_loop1_1.i.preheader" [data/benchmarks/backprop/backprop.c:191->data/benchmarks/backprop/backprop.c:379]   --->   Operation 981 'phi' 'i_28' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 982 [1/1] (0.70ns)   --->   "%icmp_ln191 = icmp_eq  i4 %i_28, i4 13" [data/benchmarks/backprop/backprop.c:191->data/benchmarks/backprop/backprop.c:379]   --->   Operation 982 'icmp' 'icmp_ln191' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 983 [1/1] (0.70ns)   --->   "%add_ln191 = add i4 %i_28, i4 1" [data/benchmarks/backprop/backprop.c:191->data/benchmarks/backprop/backprop.c:379]   --->   Operation 983 'add' 'add_ln191' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 984 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln191, void %get_delta_matrix_weights1_loop1_1.i.split, void %get_delta_matrix_weights1.exit" [data/benchmarks/backprop/backprop.c:191->data/benchmarks/backprop/backprop.c:379]   --->   Operation 984 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>
ST_236 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i4 %i_28" [data/benchmarks/backprop/backprop.c:191->data/benchmarks/backprop/backprop.c:379]   --->   Operation 985 'zext' 'zext_ln191' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_236 : Operation 986 [1/1] (0.74ns)   --->   "%arrayidx10_sum197 = add i12 %zext_ln191, i12 %phi_mul1_load" [data/benchmarks/backprop/backprop.c:191->data/benchmarks/backprop/backprop.c:379]   --->   Operation 986 'add' 'arrayidx10_sum197' <Predicate = (!icmp_ln191)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 987 [1/1] (0.00ns)   --->   "%arrayidx10_sum197_cast = zext i12 %arrayidx10_sum197" [data/benchmarks/backprop/backprop.c:191->data/benchmarks/backprop/backprop.c:379]   --->   Operation 987 'zext' 'arrayidx10_sum197_cast' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_236 : Operation 988 [1/1] (0.00ns)   --->   "%training_data_addr_1 = getelementptr i64 %training_data, i64 0, i64 %arrayidx10_sum197_cast" [data/benchmarks/backprop/backprop.c:191->data/benchmarks/backprop/backprop.c:379]   --->   Operation 988 'getelementptr' 'training_data_addr_1' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_236 : Operation 989 [2/2] (1.64ns)   --->   "%training_data_load_1 = load i12 %training_data_addr_1" [data/benchmarks/backprop/backprop.c:191->data/benchmarks/backprop/backprop.c:379]   --->   Operation 989 'load' 'training_data_load_1' <Predicate = (!icmp_ln191)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2119> <RAM>
ST_236 : Operation 990 [1/1] (0.00ns)   --->   "%output_difference_0_023_load_2 = load i64 %output_difference_0_023" [data/benchmarks/backprop/backprop.c:380]   --->   Operation 990 'load' 'output_difference_0_023_load_2' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_236 : Operation 991 [1/1] (0.00ns)   --->   "%output_difference_1_024_load_2 = load i64 %output_difference_1_024" [data/benchmarks/backprop/backprop.c:380]   --->   Operation 991 'load' 'output_difference_1_024_load_2' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_236 : Operation 992 [1/1] (0.00ns)   --->   "%output_difference_2_025_load31 = load i64 %output_difference_2_025" [data/benchmarks/backprop/backprop.c:380]   --->   Operation 992 'load' 'output_difference_2_025_load31' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_236 : Operation 993 [2/2] (0.00ns)   --->   "%call_ln380 = call void @update_weights.1, i64 %weights1, i64 %weights2, i64 %weights3, i64 %delta_weights1, i64 %delta_weights2, i64 %delta_weights3, i64 %biases1, i64 %biases2, i64 %biases3, i64 %oracle_activations1, i64 %oracle_activations2, i64 %output_difference_0_023_load_2, i64 %output_difference_1_024_load_2, i64 %output_difference_2_025_load31" [data/benchmarks/backprop/backprop.c:380]   --->   Operation 993 'call' 'call_ln380' <Predicate = (icmp_ln191)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_236 : Operation 994 [1/1] (0.00ns)   --->   "%store_ln39 = store i64 %activations3_2_8, i64 %activations3_2_0" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 994 'store' 'store_ln39' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_236 : Operation 995 [1/1] (0.00ns)   --->   "%store_ln39 = store i64 %activations3_1_8, i64 %activations3_1_0" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 995 'store' 'store_ln39' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_236 : Operation 996 [1/1] (0.00ns)   --->   "%store_ln39 = store i64 %activations3_0_8, i64 %activations3_0_0" [data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372]   --->   Operation 996 'store' 'store_ln39' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_236 : Operation 997 [1/1] (0.38ns)   --->   "%store_ln338 = store i8 %add_ln356, i8 %i" [data/benchmarks/backprop/backprop.c:338]   --->   Operation 997 'store' 'store_ln338' <Predicate = (icmp_ln191)> <Delay = 0.38>
ST_236 : Operation 998 [1/1] (0.38ns)   --->   "%store_ln356 = store i12 %add_ln356_1, i12 %phi_mul1" [data/benchmarks/backprop/backprop.c:356]   --->   Operation 998 'store' 'store_ln356' <Predicate = (icmp_ln191)> <Delay = 0.38>

State 237 <SV = 20> <Delay = 1.64>
ST_237 : Operation 999 [1/1] (0.00ns)   --->   "%speclooptripcount_ln192 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13" [data/benchmarks/backprop/backprop.c:192->data/benchmarks/backprop/backprop.c:379]   --->   Operation 999 'speclooptripcount' 'speclooptripcount_ln192' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 1000 [1/1] (0.00ns)   --->   "%specloopname_ln198 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [data/benchmarks/backprop/backprop.c:198->data/benchmarks/backprop/backprop.c:379]   --->   Operation 1000 'specloopname' 'specloopname_ln198' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 1001 [1/2] (1.64ns)   --->   "%training_data_load_1 = load i12 %training_data_addr_1" [data/benchmarks/backprop/backprop.c:191->data/benchmarks/backprop/backprop.c:379]   --->   Operation 1001 'load' 'training_data_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2119> <RAM>
ST_237 : Operation 1002 [1/1] (0.00ns)   --->   "%empty_57 = bitcast i64 %training_data_load_1" [data/benchmarks/backprop/backprop.c:191->data/benchmarks/backprop/backprop.c:379]   --->   Operation 1002 'bitcast' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 1003 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i_28, i6 0" [data/benchmarks/backprop/backprop.c:191->data/benchmarks/backprop/backprop.c:379]   --->   Operation 1003 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_237 : Operation 1004 [1/1] (0.38ns)   --->   "%br_ln194 = br void %for.inc.i159" [data/benchmarks/backprop/backprop.c:194->data/benchmarks/backprop/backprop.c:379]   --->   Operation 1004 'br' 'br_ln194' <Predicate = true> <Delay = 0.38>

State 238 <SV = 21> <Delay = 0.72>
ST_238 : Operation 1005 [1/1] (0.00ns)   --->   "%j_13 = phi i7 %add_ln194, void %for.inc.i159.split, i7 0, void %get_delta_matrix_weights1_loop1_1.i.split" [data/benchmarks/backprop/backprop.c:194->data/benchmarks/backprop/backprop.c:379]   --->   Operation 1005 'phi' 'j_13' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 1006 [1/1] (0.70ns)   --->   "%icmp_ln194 = icmp_eq  i7 %j_13, i7 64" [data/benchmarks/backprop/backprop.c:194->data/benchmarks/backprop/backprop.c:379]   --->   Operation 1006 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 1007 [1/1] (0.70ns)   --->   "%add_ln194 = add i7 %j_13, i7 1" [data/benchmarks/backprop/backprop.c:194->data/benchmarks/backprop/backprop.c:379]   --->   Operation 1007 'add' 'add_ln194' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 1008 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %icmp_ln194, void %for.inc.i159.split, void %for.inc9.i162" [data/benchmarks/backprop/backprop.c:194->data/benchmarks/backprop/backprop.c:379]   --->   Operation 1008 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>
ST_238 : Operation 1009 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i7 %j_13" [data/benchmarks/backprop/backprop.c:194->data/benchmarks/backprop/backprop.c:379]   --->   Operation 1009 'zext' 'zext_ln194' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_238 : Operation 1010 [1/1] (0.00ns)   --->   "%zext_ln194_1 = zext i7 %j_13" [data/benchmarks/backprop/backprop.c:194->data/benchmarks/backprop/backprop.c:379]   --->   Operation 1010 'zext' 'zext_ln194_1' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_238 : Operation 1011 [1/1] (0.00ns)   --->   "%oracle_activations1_addr_1 = getelementptr i64 %oracle_activations1, i64 0, i64 %zext_ln194" [data/benchmarks/backprop/backprop.c:196->data/benchmarks/backprop/backprop.c:379]   --->   Operation 1011 'getelementptr' 'oracle_activations1_addr_1' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_238 : Operation 1012 [2/2] (0.71ns)   --->   "%oracle_activations1_load = load i6 %oracle_activations1_addr_1" [data/benchmarks/backprop/backprop.c:196->data/benchmarks/backprop/backprop.c:379]   --->   Operation 1012 'load' 'oracle_activations1_load' <Predicate = (!icmp_ln194)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_238 : Operation 1013 [1/1] (0.72ns)   --->   "%add_ln196 = add i10 %zext_ln194_1, i10 %tmp_16" [data/benchmarks/backprop/backprop.c:196->data/benchmarks/backprop/backprop.c:379]   --->   Operation 1013 'add' 'add_ln196' <Predicate = (!icmp_ln194)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_238 : Operation 1014 [1/1] (0.00ns)   --->   "%br_ln191 = br void %get_delta_matrix_weights1_loop1_1.i" [data/benchmarks/backprop/backprop.c:191->data/benchmarks/backprop/backprop.c:379]   --->   Operation 1014 'br' 'br_ln191' <Predicate = (icmp_ln194)> <Delay = 0.00>

State 239 <SV = 22> <Delay = 5.21>
ST_239 : Operation 1015 [1/2] (0.71ns)   --->   "%oracle_activations1_load = load i6 %oracle_activations1_addr_1" [data/benchmarks/backprop/backprop.c:196->data/benchmarks/backprop/backprop.c:379]   --->   Operation 1015 'load' 'oracle_activations1_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_239 : Operation 1016 [4/4] (4.50ns)   --->   "%mul_i6 = dmul i64 %empty_57, i64 %oracle_activations1_load" [data/benchmarks/backprop/backprop.c:196->data/benchmarks/backprop/backprop.c:379]   --->   Operation 1016 'dmul' 'mul_i6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 23> <Delay = 4.50>
ST_240 : Operation 1017 [3/4] (4.50ns)   --->   "%mul_i6 = dmul i64 %empty_57, i64 %oracle_activations1_load" [data/benchmarks/backprop/backprop.c:196->data/benchmarks/backprop/backprop.c:379]   --->   Operation 1017 'dmul' 'mul_i6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 241 <SV = 24> <Delay = 4.50>
ST_241 : Operation 1018 [2/4] (4.50ns)   --->   "%mul_i6 = dmul i64 %empty_57, i64 %oracle_activations1_load" [data/benchmarks/backprop/backprop.c:196->data/benchmarks/backprop/backprop.c:379]   --->   Operation 1018 'dmul' 'mul_i6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 242 <SV = 25> <Delay = 5.70>
ST_242 : Operation 1019 [1/1] (0.00ns)   --->   "%speclooptripcount_ln195 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:195->data/benchmarks/backprop/backprop.c:379]   --->   Operation 1019 'speclooptripcount' 'speclooptripcount_ln195' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1020 [1/1] (0.00ns)   --->   "%specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [data/benchmarks/backprop/backprop.c:197->data/benchmarks/backprop/backprop.c:379]   --->   Operation 1020 'specloopname' 'specloopname_ln197' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1021 [1/4] (4.50ns)   --->   "%mul_i6 = dmul i64 %empty_57, i64 %oracle_activations1_load" [data/benchmarks/backprop/backprop.c:196->data/benchmarks/backprop/backprop.c:379]   --->   Operation 1021 'dmul' 'mul_i6' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1022 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i10 %add_ln196" [data/benchmarks/backprop/backprop.c:196->data/benchmarks/backprop/backprop.c:379]   --->   Operation 1022 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1023 [1/1] (0.00ns)   --->   "%delta_weights1_addr = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln196" [data/benchmarks/backprop/backprop.c:196->data/benchmarks/backprop/backprop.c:379]   --->   Operation 1023 'getelementptr' 'delta_weights1_addr' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1024 [1/1] (1.20ns)   --->   "%store_ln196 = store i64 %mul_i6, i10 %delta_weights1_addr" [data/benchmarks/backprop/backprop.c:196->data/benchmarks/backprop/backprop.c:379]   --->   Operation 1024 'store' 'store_ln196' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_242 : Operation 1025 [1/1] (0.00ns)   --->   "%br_ln194 = br void %for.inc.i159" [data/benchmarks/backprop/backprop.c:194->data/benchmarks/backprop/backprop.c:379]   --->   Operation 1025 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>

State 243 <SV = 20> <Delay = 0.00>
ST_243 : Operation 1026 [1/2] (0.00ns)   --->   "%call_ln380 = call void @update_weights.1, i64 %weights1, i64 %weights2, i64 %weights3, i64 %delta_weights1, i64 %delta_weights2, i64 %delta_weights3, i64 %biases1, i64 %biases2, i64 %biases3, i64 %oracle_activations1, i64 %oracle_activations2, i64 %output_difference_0_023_load_2, i64 %output_difference_1_024_load_2, i64 %output_difference_2_025_load31" [data/benchmarks/backprop/backprop.c:380]   --->   Operation 1026 'call' 'call_ln380' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_243 : Operation 1027 [1/1] (0.00ns)   --->   "%br_ln356 = br void %backprop_loop1_1" [data/benchmarks/backprop/backprop.c:356]   --->   Operation 1027 'br' 'br_ln356' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 8 bit ('i', data/benchmarks/backprop/backprop.c:338) [10]  (0.000 ns)
	'store' operation 0 bit ('store_ln338', data/benchmarks/backprop/backprop.c:338) of constant 0 on local variable 'i', data/benchmarks/backprop/backprop.c:338 [49]  (0.387 ns)

 <State 2>: 0.745ns
The critical path consists of the following:
	'load' operation 12 bit ('phi_mul1_load') on local variable 'phi_mul1' [53]  (0.000 ns)
	'add' operation 12 bit ('add_ln356_1', data/benchmarks/backprop/backprop.c:356) [58]  (0.745 ns)

 <State 3>: 1.420ns
The critical path consists of the following:
	'phi' operation 7 bit ('j', data/benchmarks/backprop/backprop.c:359) with incoming values : ('add_ln359', data/benchmarks/backprop/backprop.c:359) [71]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln359', data/benchmarks/backprop/backprop.c:359) [72]  (0.706 ns)
	'store' operation 0 bit ('store_ln361', data/benchmarks/backprop/backprop.c:361) of constant 0 on array 'activations', data/benchmarks/backprop/backprop.c:340 [80]  (0.714 ns)

 <State 4>: 0.725ns
The critical path consists of the following:
	'phi' operation 10 bit ('phi_mul', data/benchmarks/backprop/backprop.c:60->data/benchmarks/backprop/backprop.c:367) with incoming values : ('add_ln60_1', data/benchmarks/backprop/backprop.c:60->data/benchmarks/backprop/backprop.c:367) [99]  (0.000 ns)
	'add' operation 10 bit ('add_ln60_1', data/benchmarks/backprop/backprop.c:60->data/benchmarks/backprop/backprop.c:367) [100]  (0.725 ns)

 <State 5>: 2.390ns
The critical path consists of the following:
	'phi' operation 4 bit ('i', data/benchmarks/backprop/backprop.c:64->data/benchmarks/backprop/backprop.c:367) with incoming values : ('add_ln64', data/benchmarks/backprop/backprop.c:64->data/benchmarks/backprop/backprop.c:367) [111]  (0.000 ns)
	'add' operation 12 bit ('add_ln66_1', data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367) [126]  (0.745 ns)
	'getelementptr' operation 12 bit ('training_data_addr', data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367) [128]  (0.000 ns)
	'load' operation 64 bit ('training_data_load', data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367) on array 'training_data' [129]  (1.645 ns)

 <State 6>: 1.645ns
The critical path consists of the following:
	'load' operation 64 bit ('training_data_load', data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367) on array 'training_data' [129]  (1.645 ns)

 <State 7>: 5.703ns
The critical path consists of the following:
	'load' operation 64 bit ('weights1_load', data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367) on array 'weights1' [124]  (1.200 ns)
	'dmul' operation 64 bit ('mul8_i', data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367) [131]  (4.503 ns)

 <State 8>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8_i', data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367) [131]  (4.503 ns)

 <State 9>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8_i', data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367) [131]  (4.503 ns)

 <State 10>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8_i', data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367) [131]  (4.503 ns)

 <State 11>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add11_i', data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367) [132]  (4.334 ns)

 <State 12>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add11_i', data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367) [132]  (4.334 ns)

 <State 13>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add11_i', data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367) [132]  (4.334 ns)

 <State 14>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add11_i', data/benchmarks/backprop/backprop.c:66->data/benchmarks/backprop/backprop.c:367) [132]  (4.334 ns)

 <State 15>: 0.714ns
The critical path consists of the following:
	'phi' operation 7 bit ('i', data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367) with incoming values : ('add_ln48', data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367) [140]  (0.000 ns)
	'getelementptr' operation 6 bit ('activations1_addr_2', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367) [148]  (0.000 ns)
	'load' operation 64 bit ('activations1_load', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367) on array 'activations', data/benchmarks/backprop/backprop.c:340 [149]  (0.714 ns)

 <State 16>: 5.048ns
The critical path consists of the following:
	'load' operation 64 bit ('activations1_load', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367) on array 'activations', data/benchmarks/backprop/backprop.c:340 [149]  (0.714 ns)
	'dadd' operation 64 bit ('add_i_i', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367) [153]  (4.334 ns)

 <State 17>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_i', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367) [153]  (4.334 ns)

 <State 18>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_i', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367) [153]  (4.334 ns)

 <State 19>: 5.048ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_i', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367) [153]  (4.334 ns)
	'store' operation 0 bit ('store_ln50', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367) of variable 'add_i_i', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:69->data/benchmarks/backprop/backprop.c:367 on array 'activations', data/benchmarks/backprop/backprop.c:340 [154]  (0.714 ns)

 <State 20>: 0.714ns
The critical path consists of the following:
	'phi' operation 7 bit ('i', data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:368) with incoming values : ('add_ln36', data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:368) [159]  (0.000 ns)
	'getelementptr' operation 6 bit ('activations1_addr_3', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368) [167]  (0.000 ns)
	'load' operation 64 bit ('activations1_load_1', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368) on array 'activations', data/benchmarks/backprop/backprop.c:340 [168]  (0.714 ns)

 <State 21>: 5.048ns
The critical path consists of the following:
	'load' operation 64 bit ('activations1_load_1', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368) on array 'activations', data/benchmarks/backprop/backprop.c:340 [168]  (0.714 ns)
	'dsub' operation 64 bit ('sub_i', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:368) [169]  (4.334 ns)

 <State 22>: 5.531ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln39', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [174]  (0.289 ns)
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [176]  (5.242 ns)

 <State 23>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [176]  (5.242 ns)

 <State 24>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [176]  (5.242 ns)

 <State 25>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [176]  (5.242 ns)

 <State 26>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [176]  (5.242 ns)

 <State 27>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [176]  (5.242 ns)

 <State 28>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [176]  (5.242 ns)

 <State 29>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [176]  (5.242 ns)

 <State 30>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [176]  (5.242 ns)

 <State 31>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [176]  (5.242 ns)

 <State 32>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [177]  (4.334 ns)

 <State 33>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [177]  (4.334 ns)

 <State 34>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [177]  (4.334 ns)

 <State 35>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [177]  (4.334 ns)

 <State 36>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [178]  (5.222 ns)

 <State 37>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [178]  (5.222 ns)

 <State 38>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [178]  (5.222 ns)

 <State 39>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [178]  (5.222 ns)

 <State 40>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [178]  (5.222 ns)

 <State 41>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [178]  (5.222 ns)

 <State 42>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [178]  (5.222 ns)

 <State 43>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [178]  (5.222 ns)

 <State 44>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [178]  (5.222 ns)

 <State 45>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [178]  (5.222 ns)

 <State 46>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [178]  (5.222 ns)

 <State 47>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [178]  (5.222 ns)

 <State 48>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [178]  (5.222 ns)

 <State 49>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) [178]  (5.222 ns)

 <State 50>: 0.714ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln39', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368) of variable 'div_i', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:368 on array 'activations', data/benchmarks/backprop/backprop.c:340 [179]  (0.714 ns)

 <State 51>: 0.706ns
The critical path consists of the following:
	'phi' operation 7 bit ('i', data/benchmarks/backprop/backprop.c:78->data/benchmarks/backprop/backprop.c:369) with incoming values : ('add_ln78', data/benchmarks/backprop/backprop.c:78->data/benchmarks/backprop/backprop.c:369) [184]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln78', data/benchmarks/backprop/backprop.c:78->data/benchmarks/backprop/backprop.c:369) [185]  (0.706 ns)

 <State 52>: 2.390ns
The critical path consists of the following:
	'phi' operation 7 bit ('j', data/benchmarks/backprop/backprop.c:82->data/benchmarks/backprop/backprop.c:369) with incoming values : ('add_ln82', data/benchmarks/backprop/backprop.c:82->data/benchmarks/backprop/backprop.c:369) [197]  (0.000 ns)
	'add' operation 12 bit ('add_ln84', data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369) [207]  (0.745 ns)
	'getelementptr' operation 12 bit ('weights2_addr', data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369) [209]  (0.000 ns)
	'load' operation 64 bit ('weights2_load', data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369) on array 'weights2' [210]  (1.645 ns)

 <State 53>: 1.645ns
The critical path consists of the following:
	'load' operation 64 bit ('weights2_load', data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369) on array 'weights2' [210]  (1.645 ns)

 <State 54>: 5.217ns
The critical path consists of the following:
	'load' operation 64 bit ('activations1_load_2', data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369) on array 'activations', data/benchmarks/backprop/backprop.c:340 [213]  (0.714 ns)
	'dmul' operation 64 bit ('mul8_i1', data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369) [214]  (4.503 ns)

 <State 55>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8_i1', data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369) [214]  (4.503 ns)

 <State 56>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8_i1', data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369) [214]  (4.503 ns)

 <State 57>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8_i1', data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369) [214]  (4.503 ns)

 <State 58>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add11_i1', data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369) [215]  (4.334 ns)

 <State 59>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add11_i1', data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369) [215]  (4.334 ns)

 <State 60>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add11_i1', data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369) [215]  (4.334 ns)

 <State 61>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add11_i1', data/benchmarks/backprop/backprop.c:84->data/benchmarks/backprop/backprop.c:369) [215]  (4.334 ns)

 <State 62>: 0.714ns
The critical path consists of the following:
	'phi' operation 7 bit ('i', data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369) with incoming values : ('add_ln48_1', data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369) [223]  (0.000 ns)
	'getelementptr' operation 6 bit ('activations2_addr_2', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369) [231]  (0.000 ns)
	'load' operation 64 bit ('activations2_load', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369) on array 'last_activations', data/benchmarks/backprop/backprop.c:341 [232]  (0.714 ns)

 <State 63>: 5.048ns
The critical path consists of the following:
	'load' operation 64 bit ('activations2_load', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369) on array 'last_activations', data/benchmarks/backprop/backprop.c:341 [232]  (0.714 ns)
	'dadd' operation 64 bit ('add_i_i1', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369) [236]  (4.334 ns)

 <State 64>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_i1', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369) [236]  (4.334 ns)

 <State 65>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_i1', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369) [236]  (4.334 ns)

 <State 66>: 5.048ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i_i1', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369) [236]  (4.334 ns)
	'store' operation 0 bit ('store_ln50', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369) of variable 'add_i_i1', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:87->data/benchmarks/backprop/backprop.c:369 on array 'last_activations', data/benchmarks/backprop/backprop.c:341 [237]  (0.714 ns)

 <State 67>: 0.714ns
The critical path consists of the following:
	'phi' operation 7 bit ('i', data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:370) with incoming values : ('add_ln36_1', data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:370) [242]  (0.000 ns)
	'getelementptr' operation 6 bit ('activations2_addr_3', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:370) [250]  (0.000 ns)
	'load' operation 64 bit ('activations2_load_1', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:370) on array 'last_activations', data/benchmarks/backprop/backprop.c:341 [251]  (0.714 ns)

 <State 68>: 5.048ns
The critical path consists of the following:
	'load' operation 64 bit ('activations2_load_1', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:370) on array 'last_activations', data/benchmarks/backprop/backprop.c:341 [251]  (0.714 ns)
	'dsub' operation 64 bit ('sub_i1', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:370) [252]  (4.334 ns)

 <State 69>: 5.531ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln39_1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [257]  (0.289 ns)
	'dexp' operation 64 bit ('tmp_1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [259]  (5.242 ns)

 <State 70>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [259]  (5.242 ns)

 <State 71>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [259]  (5.242 ns)

 <State 72>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [259]  (5.242 ns)

 <State 73>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [259]  (5.242 ns)

 <State 74>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [259]  (5.242 ns)

 <State 75>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [259]  (5.242 ns)

 <State 76>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [259]  (5.242 ns)

 <State 77>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [259]  (5.242 ns)

 <State 78>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [259]  (5.242 ns)

 <State 79>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [260]  (4.334 ns)

 <State 80>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [260]  (4.334 ns)

 <State 81>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [260]  (4.334 ns)

 <State 82>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [260]  (4.334 ns)

 <State 83>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [261]  (5.222 ns)

 <State 84>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [261]  (5.222 ns)

 <State 85>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [261]  (5.222 ns)

 <State 86>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [261]  (5.222 ns)

 <State 87>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [261]  (5.222 ns)

 <State 88>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [261]  (5.222 ns)

 <State 89>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [261]  (5.222 ns)

 <State 90>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [261]  (5.222 ns)

 <State 91>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [261]  (5.222 ns)

 <State 92>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [261]  (5.222 ns)

 <State 93>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [261]  (5.222 ns)

 <State 94>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [261]  (5.222 ns)

 <State 95>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [261]  (5.222 ns)

 <State 96>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('div_i1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) [261]  (5.222 ns)

 <State 97>: 0.714ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln39', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370) of variable 'div_i1', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:370 on array 'last_activations', data/benchmarks/backprop/backprop.c:341 [262]  (0.714 ns)

 <State 98>: 0.436ns
The critical path consists of the following:
	'phi' operation 2 bit ('j', data/benchmarks/backprop/backprop.c:98->data/benchmarks/backprop/backprop.c:371) with incoming values : ('add_ln96', data/benchmarks/backprop/backprop.c:96->data/benchmarks/backprop/backprop.c:371) [270]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln96', data/benchmarks/backprop/backprop.c:96->data/benchmarks/backprop/backprop.c:371) [271]  (0.436 ns)

 <State 99>: 1.905ns
The critical path consists of the following:
	'phi' operation 7 bit ('i', data/benchmarks/backprop/backprop.c:100->data/benchmarks/backprop/backprop.c:371) with incoming values : ('add_ln100', data/benchmarks/backprop/backprop.c:100->data/benchmarks/backprop/backprop.c:371) [280]  (0.000 ns)
	'add' operation 8 bit ('add_ln102', data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371) [290]  (0.705 ns)
	'getelementptr' operation 8 bit ('weights3_addr', data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371) [292]  (0.000 ns)
	'load' operation 64 bit ('weights3_load', data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371) on array 'weights3' [293]  (1.200 ns)

 <State 100>: 5.703ns
The critical path consists of the following:
	'load' operation 64 bit ('weights3_load', data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371) on array 'weights3' [293]  (1.200 ns)
	'dmul' operation 64 bit ('mul8_i2', data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371) [297]  (4.503 ns)

 <State 101>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8_i2', data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371) [297]  (4.503 ns)

 <State 102>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8_i2', data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371) [297]  (4.503 ns)

 <State 103>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8_i2', data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371) [297]  (4.503 ns)

 <State 104>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add11_i2', data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371) [298]  (4.334 ns)

 <State 105>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add11_i2', data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371) [298]  (4.334 ns)

 <State 106>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add11_i2', data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371) [298]  (4.334 ns)

 <State 107>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add11_i2', data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371) [298]  (4.334 ns)

 <State 108>: 0.000ns
The critical path consists of the following:

 <State 109>: 0.714ns
The critical path consists of the following:
	'phi' operation 2 bit ('i', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371) with incoming values : ('add_ln48_2', data/benchmarks/backprop/backprop.c:48->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371) [317]  (0.000 ns)
	'getelementptr' operation 2 bit ('biases3_addr', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371) [326]  (0.000 ns)
	'load' operation 64 bit ('biases3_load', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371) on array 'biases3' [327]  (0.714 ns)

 <State 110>: 5.048ns
The critical path consists of the following:
	'load' operation 64 bit ('biases3_load', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371) on array 'biases3' [327]  (0.714 ns)
	'dadd' operation 64 bit ('activations3[0]', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371) [329]  (4.334 ns)

 <State 111>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('activations3[0]', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371) [329]  (4.334 ns)

 <State 112>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('activations3[0]', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371) [329]  (4.334 ns)

 <State 113>: 5.388ns
The critical path consists of the following:
	'dadd' operation 64 bit ('activations3[0]', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371) [329]  (4.334 ns)
	multiplexor before 'phi' operation 64 bit ('activations3[2]') with incoming values : ('activations3_2_0_load') ('select_ln363', data/benchmarks/backprop/backprop.c:363) ('add11_i2', data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371) ('activations3[0]', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371) [336]  (0.667 ns)
	multiplexor before 'phi' operation 64 bit ('activations3[2]') with incoming values : ('activations3_2_0_load') ('select_ln363', data/benchmarks/backprop/backprop.c:363) ('add11_i2', data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371) ('activations3[0]', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371) [336]  (0.387 ns)

 <State 114>: 0.000ns
The critical path consists of the following:

 <State 115>: 0.436ns
The critical path consists of the following:
	'phi' operation 2 bit ('i', data/benchmarks/backprop/backprop.c:38->data/benchmarks/backprop/backprop.c:372) with incoming values : ('add_ln36_2', data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:372) [346]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln36_2', data/benchmarks/backprop/backprop.c:36->data/benchmarks/backprop/backprop.c:372) [347]  (0.436 ns)

 <State 116>: 5.531ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln39_2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [357]  (0.289 ns)
	'dexp' operation 64 bit ('tmp_2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [359]  (5.242 ns)

 <State 117>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [359]  (5.242 ns)

 <State 118>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [359]  (5.242 ns)

 <State 119>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [359]  (5.242 ns)

 <State 120>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [359]  (5.242 ns)

 <State 121>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [359]  (5.242 ns)

 <State 122>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [359]  (5.242 ns)

 <State 123>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [359]  (5.242 ns)

 <State 124>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [359]  (5.242 ns)

 <State 125>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [359]  (5.242 ns)

 <State 126>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [360]  (4.334 ns)

 <State 127>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [360]  (4.334 ns)

 <State 128>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [360]  (4.334 ns)

 <State 129>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add_i2', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [360]  (4.334 ns)

 <State 130>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[0]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [361]  (5.222 ns)

 <State 131>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[0]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [361]  (5.222 ns)

 <State 132>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[0]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [361]  (5.222 ns)

 <State 133>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[0]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [361]  (5.222 ns)

 <State 134>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[0]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [361]  (5.222 ns)

 <State 135>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[0]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [361]  (5.222 ns)

 <State 136>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[0]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [361]  (5.222 ns)

 <State 137>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[0]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [361]  (5.222 ns)

 <State 138>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[0]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [361]  (5.222 ns)

 <State 139>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[0]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [361]  (5.222 ns)

 <State 140>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[0]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [361]  (5.222 ns)

 <State 141>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[0]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [361]  (5.222 ns)

 <State 142>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[0]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [361]  (5.222 ns)

 <State 143>: 5.609ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('activations3[0]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [361]  (5.222 ns)
	multiplexor before 'phi' operation 64 bit ('activations3[2]') with incoming values : ('activations3_2_0_load') ('select_ln363', data/benchmarks/backprop/backprop.c:363) ('add11_i2', data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371) ('activations3[0]', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371) ('activations3[0]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [373]  (0.387 ns)
	'phi' operation 64 bit ('activations3[2]') with incoming values : ('activations3_2_0_load') ('select_ln363', data/benchmarks/backprop/backprop.c:363) ('add11_i2', data/benchmarks/backprop/backprop.c:102->data/benchmarks/backprop/backprop.c:371) ('activations3[0]', data/benchmarks/backprop/backprop.c:50->data/benchmarks/backprop/backprop.c:105->data/benchmarks/backprop/backprop.c:371) ('activations3[0]', data/benchmarks/backprop/backprop.c:39->data/benchmarks/backprop/backprop.c:372) [373]  (0.000 ns)

 <State 144>: 0.436ns
The critical path consists of the following:
	'phi' operation 2 bit ('i', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) with incoming values : ('add_ln22', data/benchmarks/backprop/backprop.c:22->data/benchmarks/backprop/backprop.c:373) [380]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln22', data/benchmarks/backprop/backprop.c:22->data/benchmarks/backprop/backprop.c:373) [382]  (0.436 ns)

 <State 145>: 5.531ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln24', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [390]  (0.289 ns)
	'dexp' operation 64 bit ('tmp_3', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [392]  (5.242 ns)

 <State 146>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_3', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [392]  (5.242 ns)

 <State 147>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_3', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [392]  (5.242 ns)

 <State 148>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_3', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [392]  (5.242 ns)

 <State 149>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_3', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [392]  (5.242 ns)

 <State 150>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_3', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [392]  (5.242 ns)

 <State 151>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_3', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [392]  (5.242 ns)

 <State 152>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_3', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [392]  (5.242 ns)

 <State 153>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_3', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [392]  (5.242 ns)

 <State 154>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_3', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [392]  (5.242 ns)

 <State 155>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [393]  (4.334 ns)

 <State 156>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [393]  (4.334 ns)

 <State 157>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [393]  (4.334 ns)

 <State 158>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('sum', data/benchmarks/backprop/backprop.c:24->data/benchmarks/backprop/backprop.c:373) [393]  (4.334 ns)

 <State 159>: 0.715ns
The critical path consists of the following:
	'sub' operation 9 bit ('sub_ln374', data/benchmarks/backprop/backprop.c:374) [426]  (0.715 ns)

 <State 160>: 5.531ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln29', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373) [407]  (0.289 ns)
	'dexp' operation 64 bit ('tmp_4', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373) [409]  (5.242 ns)

 <State 161>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_4', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373) [409]  (5.242 ns)

 <State 162>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_4', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373) [409]  (5.242 ns)

 <State 163>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_4', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373) [409]  (5.242 ns)

 <State 164>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_4', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373) [409]  (5.242 ns)

 <State 165>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_4', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373) [409]  (5.242 ns)

 <State 166>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_4', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373) [409]  (5.242 ns)

 <State 167>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_4', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373) [409]  (5.242 ns)

 <State 168>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_4', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373) [409]  (5.242 ns)

 <State 169>: 5.242ns
The critical path consists of the following:
	'dexp' operation 64 bit ('tmp_4', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373) [409]  (5.242 ns)

 <State 170>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs[0]', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373) [410]  (5.222 ns)

 <State 171>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs[0]', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373) [410]  (5.222 ns)

 <State 172>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs[0]', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373) [410]  (5.222 ns)

 <State 173>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs[0]', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373) [410]  (5.222 ns)

 <State 174>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs[0]', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373) [410]  (5.222 ns)

 <State 175>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs[0]', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373) [410]  (5.222 ns)

 <State 176>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs[0]', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373) [410]  (5.222 ns)

 <State 177>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs[0]', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373) [410]  (5.222 ns)

 <State 178>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs[0]', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373) [410]  (5.222 ns)

 <State 179>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs[0]', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373) [410]  (5.222 ns)

 <State 180>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs[0]', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373) [410]  (5.222 ns)

 <State 181>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs[0]', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373) [410]  (5.222 ns)

 <State 182>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs[0]', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373) [410]  (5.222 ns)

 <State 183>: 5.222ns
The critical path consists of the following:
	'ddiv' operation 64 bit ('net_outputs[0]', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373) [410]  (5.222 ns)
	'store' operation 0 bit ('store_ln29', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373) of variable 'net_outputs[0]', data/benchmarks/backprop/backprop.c:29->data/benchmarks/backprop/backprop.c:373 on local variable 'net_outputs_1_08' [413]  (0.000 ns)

 <State 184>: 1.915ns
The critical path consists of the following:
	'phi' operation 2 bit ('i', data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374) with incoming values : ('add_ln114', data/benchmarks/backprop/backprop.c:114->data/benchmarks/backprop/backprop.c:374) [429]  (0.000 ns)
	'add' operation 9 bit ('add_ln116', data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374) [444]  (0.715 ns)
	'getelementptr' operation 9 bit ('training_targets_addr', data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374) [446]  (0.000 ns)
	'load' operation 64 bit ('training_targets_load', data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374) on array 'training_targets' [447]  (1.200 ns)

 <State 185>: 5.534ns
The critical path consists of the following:
	'load' operation 64 bit ('training_targets_load', data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374) on array 'training_targets' [447]  (1.200 ns)
	'dsub' operation 64 bit ('sub_i4', data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374) [449]  (4.334 ns)

 <State 186>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i4', data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374) [449]  (4.334 ns)

 <State 187>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i4', data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374) [449]  (4.334 ns)

 <State 188>: 4.334ns
The critical path consists of the following:
	'dsub' operation 64 bit ('sub_i4', data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374) [449]  (4.334 ns)

 <State 189>: 4.923ns
The critical path consists of the following:
	'load' operation 64 bit ('dactivations3_0_04_load', data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374) on local variable 'dactivations3_0_04' [434]  (0.000 ns)
	'mux' operation 64 bit ('tmp_s', data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374) [453]  (0.420 ns)
	'dmul' operation 64 bit ('output_difference[0]', data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374) [454]  (4.503 ns)

 <State 190>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('output_difference[0]', data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374) [454]  (4.503 ns)

 <State 191>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('output_difference[0]', data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374) [454]  (4.503 ns)

 <State 192>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('output_difference[0]', data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374) [454]  (4.503 ns)
	'store' operation 0 bit ('store_ln116', data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374) of variable 'output_difference[0]', data/benchmarks/backprop/backprop.c:116->data/benchmarks/backprop/backprop.c:374 on local variable 'output_difference_1_024' [457]  (0.000 ns)

 <State 193>: 0.714ns
The critical path consists of the following:
	'phi' operation 7 bit ('i', data/benchmarks/backprop/backprop.c:125->data/benchmarks/backprop/backprop.c:375) with incoming values : ('add_ln125', data/benchmarks/backprop/backprop.c:125->data/benchmarks/backprop/backprop.c:375) [470]  (0.000 ns)
	'getelementptr' operation 6 bit ('activations2_addr_5', data/benchmarks/backprop/backprop.c:125->data/benchmarks/backprop/backprop.c:375) [479]  (0.000 ns)
	'load' operation 64 bit ('activations2_load_3', data/benchmarks/backprop/backprop.c:125->data/benchmarks/backprop/backprop.c:375) on array 'last_activations', data/benchmarks/backprop/backprop.c:341 [480]  (0.714 ns)

 <State 194>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('activations2_load_3', data/benchmarks/backprop/backprop.c:125->data/benchmarks/backprop/backprop.c:375) on array 'last_activations', data/benchmarks/backprop/backprop.c:341 [480]  (0.714 ns)

 <State 195>: 4.923ns
The critical path consists of the following:
	'phi' operation 2 bit ('j', data/benchmarks/backprop/backprop.c:130->data/benchmarks/backprop/backprop.c:375) with incoming values : ('add_ln128', data/benchmarks/backprop/backprop.c:128->data/benchmarks/backprop/backprop.c:375) [486]  (0.000 ns)
	'mux' operation 64 bit ('tmp_10', data/benchmarks/backprop/backprop.c:130->data/benchmarks/backprop/backprop.c:375) [497]  (0.420 ns)
	'dmul' operation 64 bit ('mul_i4', data/benchmarks/backprop/backprop.c:130->data/benchmarks/backprop/backprop.c:375) [498]  (4.503 ns)

 <State 196>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i4', data/benchmarks/backprop/backprop.c:130->data/benchmarks/backprop/backprop.c:375) [498]  (4.503 ns)

 <State 197>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i4', data/benchmarks/backprop/backprop.c:130->data/benchmarks/backprop/backprop.c:375) [498]  (4.503 ns)

 <State 198>: 5.703ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i4', data/benchmarks/backprop/backprop.c:130->data/benchmarks/backprop/backprop.c:375) [498]  (4.503 ns)
	'store' operation 0 bit ('store_ln130', data/benchmarks/backprop/backprop.c:130->data/benchmarks/backprop/backprop.c:375) of variable 'mul_i4', data/benchmarks/backprop/backprop.c:130->data/benchmarks/backprop/backprop.c:375 on array 'delta_weights3', data/benchmarks/backprop/backprop.c:351 [502]  (1.200 ns)

 <State 199>: 0.706ns
The critical path consists of the following:
	'phi' operation 7 bit ('i', data/benchmarks/backprop/backprop.c:141->data/benchmarks/backprop/backprop.c:376) with incoming values : ('add_ln141', data/benchmarks/backprop/backprop.c:141->data/benchmarks/backprop/backprop.c:376) [509]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln141', data/benchmarks/backprop/backprop.c:141->data/benchmarks/backprop/backprop.c:376) [510]  (0.706 ns)

 <State 200>: 1.905ns
The critical path consists of the following:
	'phi' operation 2 bit ('j', data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376) with incoming values : ('add_ln145', data/benchmarks/backprop/backprop.c:145->data/benchmarks/backprop/backprop.c:376) [524]  (0.000 ns)
	'add' operation 8 bit ('add_ln147', data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376) [537]  (0.705 ns)
	'getelementptr' operation 8 bit ('weights3_addr_2', data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376) [539]  (0.000 ns)
	'load' operation 64 bit ('weights3_load_2', data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376) on array 'weights3' [540]  (1.200 ns)

 <State 201>: 5.703ns
The critical path consists of the following:
	'load' operation 64 bit ('weights3_load_2', data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376) on array 'weights3' [540]  (1.200 ns)
	'dmul' operation 64 bit ('mul8_i3', data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376) [542]  (4.503 ns)

 <State 202>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8_i3', data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376) [542]  (4.503 ns)

 <State 203>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8_i3', data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376) [542]  (4.503 ns)

 <State 204>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8_i3', data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376) [542]  (4.503 ns)

 <State 205>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add11_i3', data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376) [543]  (4.334 ns)

 <State 206>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add11_i3', data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376) [543]  (4.334 ns)

 <State 207>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add11_i3', data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376) [543]  (4.334 ns)

 <State 208>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add11_i3', data/benchmarks/backprop/backprop.c:147->data/benchmarks/backprop/backprop.c:376) [543]  (4.334 ns)

 <State 209>: 5.217ns
The critical path consists of the following:
	'load' operation 64 bit ('dactivations2_load', data/benchmarks/backprop/backprop.c:149->data/benchmarks/backprop/backprop.c:376) on array 'dactivations', data/benchmarks/backprop/backprop.c:344 [547]  (0.714 ns)
	'dmul' operation 64 bit ('mul16_i', data/benchmarks/backprop/backprop.c:149->data/benchmarks/backprop/backprop.c:376) [548]  (4.503 ns)

 <State 210>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul16_i', data/benchmarks/backprop/backprop.c:149->data/benchmarks/backprop/backprop.c:376) [548]  (4.503 ns)

 <State 211>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul16_i', data/benchmarks/backprop/backprop.c:149->data/benchmarks/backprop/backprop.c:376) [548]  (4.503 ns)

 <State 212>: 5.217ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul16_i', data/benchmarks/backprop/backprop.c:149->data/benchmarks/backprop/backprop.c:376) [548]  (4.503 ns)
	'store' operation 0 bit ('store_ln149', data/benchmarks/backprop/backprop.c:149->data/benchmarks/backprop/backprop.c:376) of variable 'mul16_i', data/benchmarks/backprop/backprop.c:149->data/benchmarks/backprop/backprop.c:376 on array 'oracle_activations2', data/benchmarks/backprop/backprop.c:353 [549]  (0.714 ns)

 <State 213>: 0.714ns
The critical path consists of the following:
	'phi' operation 7 bit ('i', data/benchmarks/backprop/backprop.c:158->data/benchmarks/backprop/backprop.c:377) with incoming values : ('add_ln158', data/benchmarks/backprop/backprop.c:158->data/benchmarks/backprop/backprop.c:377) [554]  (0.000 ns)
	'getelementptr' operation 6 bit ('activations1_addr_5', data/benchmarks/backprop/backprop.c:158->data/benchmarks/backprop/backprop.c:377) [562]  (0.000 ns)
	'load' operation 64 bit ('activations1_load_3', data/benchmarks/backprop/backprop.c:158->data/benchmarks/backprop/backprop.c:377) on array 'activations', data/benchmarks/backprop/backprop.c:340 [563]  (0.714 ns)

 <State 214>: 0.714ns
The critical path consists of the following:
	'load' operation 64 bit ('activations1_load_3', data/benchmarks/backprop/backprop.c:158->data/benchmarks/backprop/backprop.c:377) on array 'activations', data/benchmarks/backprop/backprop.c:340 [563]  (0.714 ns)

 <State 215>: 0.745ns
The critical path consists of the following:
	'phi' operation 7 bit ('j', data/benchmarks/backprop/backprop.c:161->data/benchmarks/backprop/backprop.c:377) with incoming values : ('add_ln161', data/benchmarks/backprop/backprop.c:161->data/benchmarks/backprop/backprop.c:377) [568]  (0.000 ns)
	'add' operation 12 bit ('add_ln163', data/benchmarks/backprop/backprop.c:163->data/benchmarks/backprop/backprop.c:377) [580]  (0.745 ns)

 <State 216>: 5.217ns
The critical path consists of the following:
	'load' operation 64 bit ('oracle_activations2_load', data/benchmarks/backprop/backprop.c:163->data/benchmarks/backprop/backprop.c:377) on array 'oracle_activations2', data/benchmarks/backprop/backprop.c:353 [578]  (0.714 ns)
	'dmul' operation 64 bit ('mul_i5', data/benchmarks/backprop/backprop.c:163->data/benchmarks/backprop/backprop.c:377) [579]  (4.503 ns)

 <State 217>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i5', data/benchmarks/backprop/backprop.c:163->data/benchmarks/backprop/backprop.c:377) [579]  (4.503 ns)

 <State 218>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i5', data/benchmarks/backprop/backprop.c:163->data/benchmarks/backprop/backprop.c:377) [579]  (4.503 ns)

 <State 219>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i5', data/benchmarks/backprop/backprop.c:163->data/benchmarks/backprop/backprop.c:377) [579]  (4.503 ns)

 <State 220>: 1.645ns
The critical path consists of the following:
	'getelementptr' operation 12 bit ('delta_weights2_addr', data/benchmarks/backprop/backprop.c:163->data/benchmarks/backprop/backprop.c:377) [582]  (0.000 ns)
	'store' operation 0 bit ('store_ln163', data/benchmarks/backprop/backprop.c:163->data/benchmarks/backprop/backprop.c:377) of variable 'mul_i5', data/benchmarks/backprop/backprop.c:163->data/benchmarks/backprop/backprop.c:377 on array 'delta_weights2', data/benchmarks/backprop/backprop.c:350 [583]  (1.645 ns)

 <State 221>: 0.706ns
The critical path consists of the following:
	'phi' operation 7 bit ('i', data/benchmarks/backprop/backprop.c:174->data/benchmarks/backprop/backprop.c:378) with incoming values : ('add_ln174', data/benchmarks/backprop/backprop.c:174->data/benchmarks/backprop/backprop.c:378) [590]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln174', data/benchmarks/backprop/backprop.c:174->data/benchmarks/backprop/backprop.c:378) [591]  (0.706 ns)

 <State 222>: 2.390ns
The critical path consists of the following:
	'phi' operation 7 bit ('j', data/benchmarks/backprop/backprop.c:178->data/benchmarks/backprop/backprop.c:378) with incoming values : ('add_ln178', data/benchmarks/backprop/backprop.c:178->data/benchmarks/backprop/backprop.c:378) [603]  (0.000 ns)
	'add' operation 12 bit ('add_ln180', data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378) [615]  (0.745 ns)
	'getelementptr' operation 12 bit ('weights2_addr_2', data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378) [617]  (0.000 ns)
	'load' operation 64 bit ('weights2_load_2', data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378) on array 'weights2' [618]  (1.645 ns)

 <State 223>: 1.645ns
The critical path consists of the following:
	'load' operation 64 bit ('weights2_load_2', data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378) on array 'weights2' [618]  (1.645 ns)

 <State 224>: 5.217ns
The critical path consists of the following:
	'load' operation 64 bit ('oracle_activations2_load_1', data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378) on array 'oracle_activations2', data/benchmarks/backprop/backprop.c:353 [614]  (0.714 ns)
	'dmul' operation 64 bit ('mul8_i4', data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378) [620]  (4.503 ns)

 <State 225>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8_i4', data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378) [620]  (4.503 ns)

 <State 226>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8_i4', data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378) [620]  (4.503 ns)

 <State 227>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul8_i4', data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378) [620]  (4.503 ns)

 <State 228>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add11_i4', data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378) [621]  (4.334 ns)

 <State 229>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add11_i4', data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378) [621]  (4.334 ns)

 <State 230>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add11_i4', data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378) [621]  (4.334 ns)

 <State 231>: 4.334ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add11_i4', data/benchmarks/backprop/backprop.c:180->data/benchmarks/backprop/backprop.c:378) [621]  (4.334 ns)

 <State 232>: 5.217ns
The critical path consists of the following:
	'load' operation 64 bit ('dactivations1_load', data/benchmarks/backprop/backprop.c:182->data/benchmarks/backprop/backprop.c:378) on array 'dactivations', data/benchmarks/backprop/backprop.c:343 [625]  (0.714 ns)
	'dmul' operation 64 bit ('mul16_i1', data/benchmarks/backprop/backprop.c:182->data/benchmarks/backprop/backprop.c:378) [626]  (4.503 ns)

 <State 233>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul16_i1', data/benchmarks/backprop/backprop.c:182->data/benchmarks/backprop/backprop.c:378) [626]  (4.503 ns)

 <State 234>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul16_i1', data/benchmarks/backprop/backprop.c:182->data/benchmarks/backprop/backprop.c:378) [626]  (4.503 ns)

 <State 235>: 5.217ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul16_i1', data/benchmarks/backprop/backprop.c:182->data/benchmarks/backprop/backprop.c:378) [626]  (4.503 ns)
	'store' operation 0 bit ('store_ln182', data/benchmarks/backprop/backprop.c:182->data/benchmarks/backprop/backprop.c:378) of variable 'mul16_i1', data/benchmarks/backprop/backprop.c:182->data/benchmarks/backprop/backprop.c:378 on array 'oracle_activations1', data/benchmarks/backprop/backprop.c:352 [627]  (0.714 ns)

 <State 236>: 2.390ns
The critical path consists of the following:
	'phi' operation 4 bit ('i', data/benchmarks/backprop/backprop.c:191->data/benchmarks/backprop/backprop.c:379) with incoming values : ('add_ln191', data/benchmarks/backprop/backprop.c:191->data/benchmarks/backprop/backprop.c:379) [632]  (0.000 ns)
	'add' operation 12 bit ('arrayidx10_sum197', data/benchmarks/backprop/backprop.c:191->data/benchmarks/backprop/backprop.c:379) [640]  (0.745 ns)
	'getelementptr' operation 12 bit ('training_data_addr_1', data/benchmarks/backprop/backprop.c:191->data/benchmarks/backprop/backprop.c:379) [642]  (0.000 ns)
	'load' operation 64 bit ('training_data_load_1', data/benchmarks/backprop/backprop.c:191->data/benchmarks/backprop/backprop.c:379) on array 'training_data' [643]  (1.645 ns)

 <State 237>: 1.645ns
The critical path consists of the following:
	'load' operation 64 bit ('training_data_load_1', data/benchmarks/backprop/backprop.c:191->data/benchmarks/backprop/backprop.c:379) on array 'training_data' [643]  (1.645 ns)

 <State 238>: 0.725ns
The critical path consists of the following:
	'phi' operation 7 bit ('j', data/benchmarks/backprop/backprop.c:194->data/benchmarks/backprop/backprop.c:379) with incoming values : ('add_ln194', data/benchmarks/backprop/backprop.c:194->data/benchmarks/backprop/backprop.c:379) [648]  (0.000 ns)
	'add' operation 10 bit ('add_ln196', data/benchmarks/backprop/backprop.c:196->data/benchmarks/backprop/backprop.c:379) [660]  (0.725 ns)

 <State 239>: 5.217ns
The critical path consists of the following:
	'load' operation 64 bit ('oracle_activations1_load', data/benchmarks/backprop/backprop.c:196->data/benchmarks/backprop/backprop.c:379) on array 'oracle_activations1', data/benchmarks/backprop/backprop.c:352 [658]  (0.714 ns)
	'dmul' operation 64 bit ('mul_i6', data/benchmarks/backprop/backprop.c:196->data/benchmarks/backprop/backprop.c:379) [659]  (4.503 ns)

 <State 240>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i6', data/benchmarks/backprop/backprop.c:196->data/benchmarks/backprop/backprop.c:379) [659]  (4.503 ns)

 <State 241>: 4.503ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i6', data/benchmarks/backprop/backprop.c:196->data/benchmarks/backprop/backprop.c:379) [659]  (4.503 ns)

 <State 242>: 5.703ns
The critical path consists of the following:
	'dmul' operation 64 bit ('mul_i6', data/benchmarks/backprop/backprop.c:196->data/benchmarks/backprop/backprop.c:379) [659]  (4.503 ns)
	'store' operation 0 bit ('store_ln196', data/benchmarks/backprop/backprop.c:196->data/benchmarks/backprop/backprop.c:379) of variable 'mul_i6', data/benchmarks/backprop/backprop.c:196->data/benchmarks/backprop/backprop.c:379 on array 'delta_weights1', data/benchmarks/backprop/backprop.c:349 [663]  (1.200 ns)

 <State 243>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
