INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/flag_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/pred_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pred_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/myCPU/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cc/BIT-PIPELINE-CPU/single_cycle/single_cycle.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
