Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Mon Aug 17 01:28:48 2020
| Host              : lmpcc running 64-bit SUSE Linux Enterprise Server 15 SP1
| Command           : report_timing_summary -max_paths 10 -file vnu3_204_102_timing_summary_routed.rpt -pb vnu3_204_102_timing_summary_routed.pb -rpx vnu3_204_102_timing_summary_routed.rpx -warn_on_violation
| Design            : vnu3_204_102
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 79 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.321        0.000                      0                11641        0.009        0.000                      0                11641        0.500        0.000                       0                 28856  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
CLK_300_P                             {0.000 1.666}        3.333           300.030         
  read_clk_clock_domain_clk_wiz_0_0   {0.000 3.333}        6.666           150.015         
  write_clk_clock_domain_clk_wiz_0_0  {0.000 2.000}        4.000           250.025         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_300_P                                                                                                                                                                               0.500        0.000                       0                     1  
  read_clk_clock_domain_clk_wiz_0_0         1.321        0.000                      0                11641        0.009        0.000                      0                11641        3.058        0.000                       0                 11716  
  write_clk_clock_domain_clk_wiz_0_0                                                                                                                                                    1.468        0.000                       0                 17139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_300_P
  To Clock:  CLK_300_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_300_P
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { CLK_300_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X1Y1  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X1Y1  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X1Y1  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X1Y1  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y1  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y1  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  read_clk_clock_domain_clk_wiz_0_0
  To Clock:  read_clk_clock_domain_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 vnu_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            vnu3_204_102_inst[4].vnu0_v2c_fifo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 0.130ns (2.616%)  route 4.839ns (97.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.223ns = ( 10.889 - 6.666 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.371ns (routing 0.171ns, distribution 1.200ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.155ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.763     1.873    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.023 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.129     3.152    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.180 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.371     4.551    read_clk_BUFG
    SLICE_X58Y312        FDRE                                         r  vnu_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y312        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.630 r  vnu_cnt_reg[0]/Q
                         net (fo=166, routed)         4.788     9.418    vnu3_204_102_inst[4].u_f1/func_ram_10/vnu_cnt[0]
    SLICE_X66Y191        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     9.469 r  vnu3_204_102_inst[4].u_f1/func_ram_10/vnu3_204_102_inst[4].vnu0_v2c_fifo[0]_i_1/O
                         net (fo=1, routed)           0.051     9.520    vnu3_204_102_inst[4].u_f1_n_44
    SLICE_X66Y191        FDRE                                         r  vnu3_204_102_inst[4].vnu0_v2c_fifo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.648     8.989    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.084 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771     9.855    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.879 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.010    10.889    read_clk_BUFG
    SLICE_X66Y191        FDRE                                         r  vnu3_204_102_inst[4].vnu0_v2c_fifo_reg[0]/C
                         clock pessimism             -0.017    10.872    
                         clock uncertainty           -0.056    10.816    
    SLICE_X66Y191        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    10.841    vnu3_204_102_inst[4].vnu0_v2c_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         10.841    
                         arrival time                          -9.520    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 vnu3_204_102_inst[50].u_f0/func_ram_01/y1_pipe0_C_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            vnu3_204_102_inst[3].u_f0/func_ram_01/OutC_pipe1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.257ns  (logic 0.231ns (4.394%)  route 5.026ns (95.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 11.018 - 6.666 ) 
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.201ns (routing 0.171ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.155ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.763     1.873    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.023 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.129     3.152    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.180 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.201     4.381    vnu3_204_102_inst[50].u_f0/func_ram_01/read_clk_BUFG
    SLICE_X66Y302        FDRE                                         r  vnu3_204_102_inst[50].u_f0/func_ram_01/y1_pipe0_C_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y302        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     4.460 r  vnu3_204_102_inst[50].u_f0/func_ram_01/y1_pipe0_C_reg[0]_rep/Q
                         net (fo=76, routed)          4.968     9.428    vnu3_204_102_inst[3].u_f0/func_ram_01/rank_m/OutC_pipe1_reg[3]_1
    SLICE_X61Y175        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     9.580 r  vnu3_204_102_inst[3].u_f0/func_ram_01/rank_m/OutC_pipe1[2]_i_1/O
                         net (fo=1, routed)           0.058     9.638    vnu3_204_102_inst[3].u_f0/func_ram_01/OutC[2]
    SLICE_X61Y175        FDRE                                         r  vnu3_204_102_inst[3].u_f0/func_ram_01/OutC_pipe1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.648     8.989    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.084 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771     9.855    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.879 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.139    11.018    vnu3_204_102_inst[3].u_f0/func_ram_01/read_clk_BUFG
    SLICE_X61Y175        FDRE                                         r  vnu3_204_102_inst[3].u_f0/func_ram_01/OutC_pipe1_reg[2]/C
                         clock pessimism             -0.017    11.001    
                         clock uncertainty           -0.056    10.945    
    SLICE_X61Y175        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    10.970    vnu3_204_102_inst[3].u_f0/func_ram_01/OutC_pipe1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 vnu3_204_102_inst[50].u_f0/func_ram_01/y1_pipe0_C_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            vnu3_204_102_inst[3].u_f0/func_ram_01/OutC_pipe1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 0.229ns (4.359%)  route 5.025ns (95.641%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 11.018 - 6.666 ) 
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.201ns (routing 0.171ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.155ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.763     1.873    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.023 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.129     3.152    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.180 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.201     4.381    vnu3_204_102_inst[50].u_f0/func_ram_01/read_clk_BUFG
    SLICE_X66Y302        FDRE                                         r  vnu3_204_102_inst[50].u_f0/func_ram_01/y1_pipe0_C_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y302        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     4.460 r  vnu3_204_102_inst[50].u_f0/func_ram_01/y1_pipe0_C_reg[0]_rep/Q
                         net (fo=76, routed)          4.966     9.426    vnu3_204_102_inst[3].u_f0/func_ram_01/rank_m/OutC_pipe1_reg[3]_1
    SLICE_X61Y175        LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     9.576 r  vnu3_204_102_inst[3].u_f0/func_ram_01/rank_m/OutC_pipe1[3]_i_1/O
                         net (fo=1, routed)           0.059     9.635    vnu3_204_102_inst[3].u_f0/func_ram_01/OutC[3]
    SLICE_X61Y175        FDRE                                         r  vnu3_204_102_inst[3].u_f0/func_ram_01/OutC_pipe1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.648     8.989    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.084 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771     9.855    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.879 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.139    11.018    vnu3_204_102_inst[3].u_f0/func_ram_01/read_clk_BUFG
    SLICE_X61Y175        FDRE                                         r  vnu3_204_102_inst[3].u_f0/func_ram_01/OutC_pipe1_reg[3]/C
                         clock pessimism             -0.017    11.001    
                         clock uncertainty           -0.056    10.945    
    SLICE_X61Y175        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    10.970    vnu3_204_102_inst[3].u_f0/func_ram_01/OutC_pipe1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.341ns  (required time - arrival time)
  Source:                 vnu_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            vnu3_204_102_inst[3].vnu0_v2c_fifo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.956ns  (logic 0.115ns (2.320%)  route 4.841ns (97.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.230ns = ( 10.896 - 6.666 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.371ns (routing 0.171ns, distribution 1.200ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.155ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.763     1.873    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.023 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.129     3.152    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.180 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.371     4.551    read_clk_BUFG
    SLICE_X58Y312        FDRE                                         r  vnu_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y312        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.630 r  vnu_cnt_reg[0]/Q
                         net (fo=166, routed)         4.790     9.420    vnu3_204_102_inst[3].u_f1/func_ram_10/vnu_cnt[0]
    SLICE_X68Y180        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     9.456 r  vnu3_204_102_inst[3].u_f1/func_ram_10/vnu3_204_102_inst[3].vnu0_v2c_fifo[0]_i_1/O
                         net (fo=1, routed)           0.051     9.507    vnu3_204_102_inst[3].u_f1_n_44
    SLICE_X68Y180        FDRE                                         r  vnu3_204_102_inst[3].vnu0_v2c_fifo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.648     8.989    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.084 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771     9.855    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.879 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.017    10.896    read_clk_BUFG
    SLICE_X68Y180        FDRE                                         r  vnu3_204_102_inst[3].vnu0_v2c_fifo_reg[0]/C
                         clock pessimism             -0.017    10.879    
                         clock uncertainty           -0.056    10.823    
    SLICE_X68Y180        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    10.848    vnu3_204_102_inst[3].vnu0_v2c_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         10.848    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 vnu3_204_102_inst[50].u_f0/func_ram_01/y1_pipe0_C_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            vnu3_204_102_inst[2].u_f0/func_ram_01/OutC_pipe1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 0.202ns (3.939%)  route 4.926ns (96.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 11.012 - 6.666 ) 
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.201ns (routing 0.171ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.155ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.763     1.873    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.023 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.129     3.152    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.180 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.201     4.381    vnu3_204_102_inst[50].u_f0/func_ram_01/read_clk_BUFG
    SLICE_X66Y302        FDRE                                         r  vnu3_204_102_inst[50].u_f0/func_ram_01/y1_pipe0_C_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y302        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     4.460 r  vnu3_204_102_inst[50].u_f0/func_ram_01/y1_pipe0_C_reg[0]_rep/Q
                         net (fo=76, routed)          4.876     9.336    vnu3_204_102_inst[2].u_f0/func_ram_01/rank_m/OutC_pipe1_reg[3]_1
    SLICE_X58Y182        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     9.459 r  vnu3_204_102_inst[2].u_f0/func_ram_01/rank_m/OutC_pipe1[1]_i_1/O
                         net (fo=1, routed)           0.050     9.509    vnu3_204_102_inst[2].u_f0/func_ram_01/OutC[1]
    SLICE_X58Y182        FDRE                                         r  vnu3_204_102_inst[2].u_f0/func_ram_01/OutC_pipe1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.648     8.989    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.084 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771     9.855    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.879 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.133    11.012    vnu3_204_102_inst[2].u_f0/func_ram_01/read_clk_BUFG
    SLICE_X58Y182        FDRE                                         r  vnu3_204_102_inst[2].u_f0/func_ram_01/OutC_pipe1_reg[1]/C
                         clock pessimism             -0.017    10.995    
                         clock uncertainty           -0.056    10.939    
    SLICE_X58Y182        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    10.964    vnu3_204_102_inst[2].u_f0/func_ram_01/OutC_pipe1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 vnu3_204_102_inst[11].u_f0/func_ram_00/read_addr_offset_pipe0_reg_rep__24/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            vnu3_204_102_inst[0].u_f0/func_ram_00/read_addr_offset_pipe1_reg/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.106ns  (logic 0.079ns (1.547%)  route 5.027ns (98.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 11.016 - 6.666 ) 
    Source Clock Delay      (SCD):    4.386ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.206ns (routing 0.171ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.155ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.763     1.873    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.023 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.129     3.152    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.180 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.206     4.386    vnu3_204_102_inst[11].u_f0/func_ram_00/read_clk_BUFG
    SLICE_X66Y320        FDRE                                         r  vnu3_204_102_inst[11].u_f0/func_ram_00/read_addr_offset_pipe0_reg_rep__24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y320        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.465 r  vnu3_204_102_inst[11].u_f0/func_ram_00/read_addr_offset_pipe0_reg_rep__24/Q
                         net (fo=63, routed)          5.027     9.492    vnu3_204_102_inst[0].u_f0/func_ram_00/read_addr_offset_pipe1_reg_0
    SLICE_X55Y197        FDRE                                         r  vnu3_204_102_inst[0].u_f0/func_ram_00/read_addr_offset_pipe1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.648     8.989    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.084 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771     9.855    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.879 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.137    11.016    vnu3_204_102_inst[0].u_f0/func_ram_00/read_clk_BUFG
    SLICE_X55Y197        FDRE                                         r  vnu3_204_102_inst[0].u_f0/func_ram_00/read_addr_offset_pipe1_reg/C
                         clock pessimism             -0.017    10.999    
                         clock uncertainty           -0.056    10.943    
    SLICE_X55Y197        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    10.968    vnu3_204_102_inst[0].u_f0/func_ram_00/read_addr_offset_pipe1_reg
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.507ns  (required time - arrival time)
  Source:                 vnu_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            vnu3_204_102_inst[4].vnu2_v2c_fifo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.815ns  (logic 0.203ns (4.216%)  route 4.612ns (95.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 10.921 - 6.666 ) 
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.371ns (routing 0.171ns, distribution 1.200ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.155ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.763     1.873    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.023 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.129     3.152    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.180 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.371     4.551    read_clk_BUFG
    SLICE_X58Y312        FDRE                                         r  vnu_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y312        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.630 r  vnu_cnt_reg[0]/Q
                         net (fo=166, routed)         4.561     9.191    vnu3_204_102_inst[4].u_f1/func_ram_11/vnu_cnt[0]
    SLICE_X72Y191        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     9.315 r  vnu3_204_102_inst[4].u_f1/func_ram_11/vnu3_204_102_inst[4].vnu2_v2c_fifo[0]_i_1/O
                         net (fo=1, routed)           0.051     9.366    vnu3_204_102_inst[4].u_f1_n_46
    SLICE_X72Y191        FDRE                                         r  vnu3_204_102_inst[4].vnu2_v2c_fifo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.648     8.989    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.084 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771     9.855    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.879 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.042    10.921    read_clk_BUFG
    SLICE_X72Y191        FDRE                                         r  vnu3_204_102_inst[4].vnu2_v2c_fifo_reg[0]/C
                         clock pessimism             -0.017    10.904    
                         clock uncertainty           -0.056    10.848    
    SLICE_X72Y191        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    10.873    vnu3_204_102_inst[4].vnu2_v2c_fifo_reg[0]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.511ns  (required time - arrival time)
  Source:                 vnu3_204_102_inst[50].u_f0/func_ram_01/y1_pipe0_C_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            vnu3_204_102_inst[2].u_f0/func_ram_01/OutC_pipe1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 0.201ns (3.963%)  route 4.871ns (96.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 11.012 - 6.666 ) 
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.201ns (routing 0.171ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.133ns (routing 0.155ns, distribution 0.978ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.763     1.873    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.023 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.129     3.152    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.180 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.201     4.381    vnu3_204_102_inst[50].u_f0/func_ram_01/read_clk_BUFG
    SLICE_X66Y302        FDRE                                         r  vnu3_204_102_inst[50].u_f0/func_ram_01/y1_pipe0_C_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y302        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     4.460 r  vnu3_204_102_inst[50].u_f0/func_ram_01/y1_pipe0_C_reg[0]_rep/Q
                         net (fo=76, routed)          4.822     9.282    vnu3_204_102_inst[2].u_f0/func_ram_01/rank_m/OutC_pipe1_reg[3]_1
    SLICE_X58Y182        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     9.404 r  vnu3_204_102_inst[2].u_f0/func_ram_01/rank_m/OutC_pipe1[0]_i_1/O
                         net (fo=1, routed)           0.049     9.453    vnu3_204_102_inst[2].u_f0/func_ram_01/OutC[0]
    SLICE_X58Y182        FDRE                                         r  vnu3_204_102_inst[2].u_f0/func_ram_01/OutC_pipe1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.648     8.989    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.084 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771     9.855    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.879 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.133    11.012    vnu3_204_102_inst[2].u_f0/func_ram_01/read_clk_BUFG
    SLICE_X58Y182        FDRE                                         r  vnu3_204_102_inst[2].u_f0/func_ram_01/OutC_pipe1_reg[0]/C
                         clock pessimism             -0.017    10.995    
                         clock uncertainty           -0.056    10.939    
    SLICE_X58Y182        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    10.964    vnu3_204_102_inst[2].u_f0/func_ram_01/OutC_pipe1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.964    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                  1.511    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 vnu3_204_102_inst[11].u_f0/func_ram_00/read_addr_offset_pipe0_reg_rep__24/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            vnu3_204_102_inst[2].u_f0/func_ram_00/read_addr_offset_pipe1_reg/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 0.079ns (1.572%)  route 4.948ns (98.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.351ns = ( 11.017 - 6.666 ) 
    Source Clock Delay      (SCD):    4.386ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.206ns (routing 0.171ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.138ns (routing 0.155ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.763     1.873    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.023 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.129     3.152    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.180 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.206     4.386    vnu3_204_102_inst[11].u_f0/func_ram_00/read_clk_BUFG
    SLICE_X66Y320        FDRE                                         r  vnu3_204_102_inst[11].u_f0/func_ram_00/read_addr_offset_pipe0_reg_rep__24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y320        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.465 r  vnu3_204_102_inst[11].u_f0/func_ram_00/read_addr_offset_pipe0_reg_rep__24/Q
                         net (fo=63, routed)          4.948     9.413    vnu3_204_102_inst[2].u_f0/func_ram_00/read_addr_offset_pipe1_reg_0
    SLICE_X53Y189        FDRE                                         r  vnu3_204_102_inst[2].u_f0/func_ram_00/read_addr_offset_pipe1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.648     8.989    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.084 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771     9.855    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.879 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.138    11.017    vnu3_204_102_inst[2].u_f0/func_ram_00/read_clk_BUFG
    SLICE_X53Y189        FDRE                                         r  vnu3_204_102_inst[2].u_f0/func_ram_00/read_addr_offset_pipe1_reg/C
                         clock pessimism             -0.017    11.000    
                         clock uncertainty           -0.056    10.944    
    SLICE_X53Y189        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    10.969    vnu3_204_102_inst[2].u_f0/func_ram_00/read_addr_offset_pipe1_reg
  -------------------------------------------------------------------
                         required time                         10.969    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 vnu3_204_102_inst[50].u_f0/func_ram_01/y1_pipe0_C_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            vnu3_204_102_inst[3].u_f0/func_ram_01/OutC_pipe1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.666ns  (read_clk_clock_domain_clk_wiz_0_0 rise@6.666ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.224ns (4.457%)  route 4.802ns (95.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.353ns = ( 11.019 - 6.666 ) 
    Source Clock Delay      (SCD):    4.381ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.201ns (routing 0.171ns, distribution 1.030ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.155ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.763     1.873    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.023 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.129     3.152    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.180 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.201     4.381    vnu3_204_102_inst[50].u_f0/func_ram_01/read_clk_BUFG
    SLICE_X66Y302        FDRE                                         r  vnu3_204_102_inst[50].u_f0/func_ram_01/y1_pipe0_C_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y302        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     4.460 r  vnu3_204_102_inst[50].u_f0/func_ram_01/y1_pipe0_C_reg[0]_rep/Q
                         net (fo=76, routed)          4.736     9.196    vnu3_204_102_inst[3].u_f0/func_ram_01/rank_m/OutC_pipe1_reg[3]_1
    SLICE_X61Y175        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     9.341 r  vnu3_204_102_inst[3].u_f0/func_ram_01/rank_m/OutC_pipe1[1]_i_1/O
                         net (fo=1, routed)           0.066     9.407    vnu3_204_102_inst[3].u_f0/func_ram_01/OutC[1]
    SLICE_X61Y175        FDRE                                         r  vnu3_204_102_inst[3].u_f0/func_ram_01/OutC_pipe1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      6.666     6.666 r  
    AH18                                              0.000     6.666 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     6.666    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     7.095 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.135    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.135 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     7.468    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     8.098 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     8.317    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.341 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.648     8.989    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     9.084 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771     9.855    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.879 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.140    11.019    vnu3_204_102_inst[3].u_f0/func_ram_01/read_clk_BUFG
    SLICE_X61Y175        FDRE                                         r  vnu3_204_102_inst[3].u_f0/func_ram_01/OutC_pipe1_reg[1]/C
                         clock pessimism             -0.017    11.002    
                         clock uncertainty           -0.056    10.946    
    SLICE_X61Y175        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    10.971    vnu3_204_102_inst[3].u_f0/func_ram_01/OutC_pipe1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.971    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                  1.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 vnu3_204_102_inst[1].u_f2/func_ram_10/msb_pipe0_D_reg/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            vnu3_204_102_inst[1].u_f2/func_ram_10/msb_pipe1_D_reg/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.059ns (21.223%)  route 0.219ns (78.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.501ns
    Source Clock Delay      (SCD):    4.311ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Net Delay (Source):      1.098ns (routing 0.155ns, distribution 0.943ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.171ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.648     2.323    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     2.418 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771     3.189    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.213 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.098     4.311    vnu3_204_102_inst[1].u_f2/func_ram_10/read_clk_BUFG
    SLICE_X62Y220        FDRE                                         r  vnu3_204_102_inst[1].u_f2/func_ram_10/msb_pipe0_D_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y220        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.370 r  vnu3_204_102_inst[1].u_f2/func_ram_10/msb_pipe0_D_reg/Q
                         net (fo=1, routed)           0.219     4.589    vnu3_204_102_inst[1].u_f2/func_ram_10/msb_pipe0_D
    SLICE_X62Y248        FDRE                                         r  vnu3_204_102_inst[1].u_f2/func_ram_10/msb_pipe1_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.763     1.873    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.023 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.129     3.152    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.180 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.321     4.501    vnu3_204_102_inst[1].u_f2/func_ram_10/read_clk_BUFG
    SLICE_X62Y248        FDRE                                         r  vnu3_204_102_inst[1].u_f2/func_ram_10/msb_pipe1_D_reg/C
                         clock pessimism              0.017     4.518    
    SLICE_X62Y248        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.580    vnu3_204_102_inst[1].u_f2/func_ram_10/msb_pipe1_D_reg
  -------------------------------------------------------------------
                         required time                         -4.580    
                         arrival time                           4.589    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 vnu3_204_102_inst[38].vnu1_v2c_fifo_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            vnu3_204_102_inst[38].vnu1_c2v_p2s/d_ff_inst[0].d_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.121ns (49.187%)  route 0.125ns (50.813%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.570ns
    Source Clock Delay      (SCD):    4.416ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Net Delay (Source):      1.203ns (routing 0.155ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.171ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.648     2.323    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     2.418 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771     3.189    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.213 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.203     4.416    read_clk_BUFG
    SLICE_X55Y299        FDRE                                         r  vnu3_204_102_inst[38].vnu1_v2c_fifo_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y299        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.474 r  vnu3_204_102_inst[38].vnu1_v2c_fifo_reg[8]/Q
                         net (fo=2, routed)           0.116     4.590    vnu3_204_102_inst[11].u_f1/func_ram_10/d_ff_inst[3].d_ff_reg[3]_151[0]
    SLICE_X55Y300        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.063     4.653 r  vnu3_204_102_inst[11].u_f1/func_ram_10/d_ff_inst[0].d_ff[0]_i_1__132/O
                         net (fo=1, routed)           0.009     4.662    vnu3_204_102_inst[38].vnu1_c2v_p2s/ff_source[0]
    SLICE_X55Y300        FDRE                                         r  vnu3_204_102_inst[38].vnu1_c2v_p2s/d_ff_inst[0].d_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.763     1.873    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.023 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.129     3.152    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.180 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.390     4.570    vnu3_204_102_inst[38].vnu1_c2v_p2s/read_clk_BUFG
    SLICE_X55Y300        FDRE                                         r  vnu3_204_102_inst[38].vnu1_c2v_p2s/d_ff_inst[0].d_ff_reg[0]/C
                         clock pessimism              0.017     4.587    
    SLICE_X55Y300        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     4.649    vnu3_204_102_inst[38].vnu1_c2v_p2s/d_ff_inst[0].d_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.649    
                         arrival time                           4.662    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 vnu3_204_102_inst[35].u_f1/func_ram_12/OutC_pipe1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            vnu3_204_102_inst[35].vnu3_v2c_fifo_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.080ns (48.780%)  route 0.084ns (51.219%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.656ns
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      1.290ns (routing 0.155ns, distribution 1.135ns)
  Clock Net Delay (Destination): 1.476ns (routing 0.171ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.648     2.323    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     2.418 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771     3.189    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.213 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.290     4.503    vnu3_204_102_inst[35].u_f1/func_ram_12/read_clk_BUFG
    SLICE_X39Y310        FDRE                                         r  vnu3_204_102_inst[35].u_f1/func_ram_12/OutC_pipe1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y310        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.561 r  vnu3_204_102_inst[35].u_f1/func_ram_12/OutC_pipe1_reg[3]/Q
                         net (fo=1, routed)           0.062     4.623    vnu3_204_102_inst[35].u_f1/func_ram_12/OutC_pipe1[3]
    SLICE_X38Y310        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     4.645 r  vnu3_204_102_inst[35].u_f1/func_ram_12/vnu3_204_102_inst[35].vnu3_v2c_fifo[7]_i_1/O
                         net (fo=1, routed)           0.022     4.667    vnu3_204_102_inst[35].vnu3_v2c_fifo__0[7]
    SLICE_X38Y310        FDRE                                         r  vnu3_204_102_inst[35].vnu3_v2c_fifo_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.763     1.873    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.023 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.129     3.152    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.180 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.476     4.656    read_clk_BUFG
    SLICE_X38Y310        FDRE                                         r  vnu3_204_102_inst[35].vnu3_v2c_fifo_reg[7]/C
                         clock pessimism             -0.063     4.594    
    SLICE_X38Y310        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.654    vnu3_204_102_inst[35].vnu3_v2c_fifo_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.654    
                         arrival time                           4.667    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 vnu3_204_102_inst[48].u_f1/func_ram_12/OutD_pipe1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            vnu3_204_102_inst[48].vnu3_v2c_fifo_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.081ns (42.408%)  route 0.110ns (57.592%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.559ns
    Source Clock Delay      (SCD):    4.400ns
    Clock Pessimism Removal (CPR):    0.046ns
  Clock Net Delay (Source):      1.187ns (routing 0.155ns, distribution 1.032ns)
  Clock Net Delay (Destination): 1.379ns (routing 0.171ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.648     2.323    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     2.418 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771     3.189    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.213 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.187     4.400    vnu3_204_102_inst[48].u_f1/func_ram_12/read_clk_BUFG
    SLICE_X58Y298        FDRE                                         r  vnu3_204_102_inst[48].u_f1/func_ram_12/OutD_pipe1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y298        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.459 r  vnu3_204_102_inst[48].u_f1/func_ram_12/OutD_pipe1_reg[0]/Q
                         net (fo=2, routed)           0.088     4.547    vnu3_204_102_inst[48].u_f1/func_ram_12/OutD_pipe1_reg[3]_0[0]
    SLICE_X59Y296        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     4.569 r  vnu3_204_102_inst[48].u_f1/func_ram_12/vnu3_204_102_inst[48].vnu3_v2c_fifo[8]_i_1/O
                         net (fo=1, routed)           0.022     4.591    vnu3_204_102_inst[48].u_f1_n_36
    SLICE_X59Y296        FDRE                                         r  vnu3_204_102_inst[48].vnu3_v2c_fifo_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.763     1.873    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.023 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.129     3.152    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.180 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.379     4.559    read_clk_BUFG
    SLICE_X59Y296        FDRE                                         r  vnu3_204_102_inst[48].vnu3_v2c_fifo_reg[8]/C
                         clock pessimism             -0.046     4.514    
    SLICE_X59Y296        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     4.574    vnu3_204_102_inst[48].vnu3_v2c_fifo_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.574    
                         arrival time                           4.591    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 vnu3_204_102_inst[26].u_f1/func_ram_11/OutD_pipe1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            vnu3_204_102_inst[26].vnu2_v2c_fifo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.080ns (49.383%)  route 0.082ns (50.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.620ns
    Source Clock Delay      (SCD):    4.475ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Net Delay (Source):      1.262ns (routing 0.155ns, distribution 1.107ns)
  Clock Net Delay (Destination): 1.440ns (routing 0.171ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.648     2.323    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     2.418 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771     3.189    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.213 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.262     4.475    vnu3_204_102_inst[26].u_f1/func_ram_11/read_clk_BUFG
    SLICE_X35Y268        FDRE                                         r  vnu3_204_102_inst[26].u_f1/func_ram_11/OutD_pipe1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y268        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.533 r  vnu3_204_102_inst[26].u_f1/func_ram_11/OutD_pipe1_reg[1]/Q
                         net (fo=1, routed)           0.059     4.592    vnu3_204_102_inst[26].u_f1/func_ram_11/OutD_pipe1[1]
    SLICE_X34Y268        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     4.614 r  vnu3_204_102_inst[26].u_f1/func_ram_11/vnu3_204_102_inst[26].vnu2_v2c_fifo[5]_i_1/O
                         net (fo=1, routed)           0.023     4.637    vnu3_204_102_inst[26].u_f1_n_43
    SLICE_X34Y268        FDRE                                         r  vnu3_204_102_inst[26].vnu2_v2c_fifo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.763     1.873    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.023 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.129     3.152    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.180 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.440     4.620    read_clk_BUFG
    SLICE_X34Y268        FDRE                                         r  vnu3_204_102_inst[26].vnu2_v2c_fifo_reg[5]/C
                         clock pessimism             -0.062     4.559    
    SLICE_X34Y268        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     4.619    vnu3_204_102_inst[26].vnu2_v2c_fifo_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.619    
                         arrival time                           4.637    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 vnu3_204_102_inst[15].u_f2/func_ram_10/msb_pipe0_B_reg/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            vnu3_204_102_inst[15].u_f2/func_ram_10/msb_pipe1_B_reg/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.057ns (20.000%)  route 0.228ns (80.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.510ns
    Source Clock Delay      (SCD):    4.322ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Net Delay (Source):      1.109ns (routing 0.155ns, distribution 0.954ns)
  Clock Net Delay (Destination): 1.330ns (routing 0.171ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.648     2.323    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     2.418 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771     3.189    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.213 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.109     4.322    vnu3_204_102_inst[15].u_f2/func_ram_10/read_clk_BUFG
    SLICE_X63Y238        FDRE                                         r  vnu3_204_102_inst[15].u_f2/func_ram_10/msb_pipe0_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y238        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     4.379 r  vnu3_204_102_inst[15].u_f2/func_ram_10/msb_pipe0_B_reg/Q
                         net (fo=1, routed)           0.228     4.607    vnu3_204_102_inst[15].u_f2/func_ram_10/msb_pipe0_B
    SLICE_X62Y252        FDRE                                         r  vnu3_204_102_inst[15].u_f2/func_ram_10/msb_pipe1_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.763     1.873    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.023 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.129     3.152    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.180 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.330     4.510    vnu3_204_102_inst[15].u_f2/func_ram_10/read_clk_BUFG
    SLICE_X62Y252        FDRE                                         r  vnu3_204_102_inst[15].u_f2/func_ram_10/msb_pipe1_B_reg/C
                         clock pessimism              0.017     4.527    
    SLICE_X62Y252        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     4.587    vnu3_204_102_inst[15].u_f2/func_ram_10/msb_pipe1_B_reg
  -------------------------------------------------------------------
                         required time                         -4.587    
                         arrival time                           4.607    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 vnu3_204_102_inst[17].u_f1/func_ram_11/y1_pipe0_D_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            vnu3_204_102_inst[17].u_f1/func_ram_11/OutC_pipe1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.126ns (41.584%)  route 0.177ns (58.416%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.556ns
    Source Clock Delay      (SCD):    4.351ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Net Delay (Source):      1.138ns (routing 0.155ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.376ns (routing 0.171ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.648     2.323    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     2.418 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771     3.189    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.213 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.138     4.351    vnu3_204_102_inst[17].u_f1/func_ram_11/read_clk_BUFG
    SLICE_X51Y238        FDRE                                         r  vnu3_204_102_inst[17].u_f1/func_ram_11/y1_pipe0_D_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y238        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     4.411 r  vnu3_204_102_inst[17].u_f1/func_ram_11/y1_pipe0_D_reg[0]/Q
                         net (fo=59, routed)          0.141     4.552    vnu3_204_102_inst[17].u_f1/func_ram_11/rank_m/DPRA[0]
    SLICE_X50Y241        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.066     4.618 r  vnu3_204_102_inst[17].u_f1/func_ram_11/rank_m/OutC_pipe1[0]_i_1/O
                         net (fo=1, routed)           0.036     4.654    vnu3_204_102_inst[17].u_f1/func_ram_11/OutC[0]
    SLICE_X50Y241        FDRE                                         r  vnu3_204_102_inst[17].u_f1/func_ram_11/OutC_pipe1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.763     1.873    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.023 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.129     3.152    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.180 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.376     4.556    vnu3_204_102_inst[17].u_f1/func_ram_11/read_clk_BUFG
    SLICE_X50Y241        FDRE                                         r  vnu3_204_102_inst[17].u_f1/func_ram_11/OutC_pipe1_reg[0]/C
                         clock pessimism              0.017     4.573    
    SLICE_X50Y241        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     4.633    vnu3_204_102_inst[17].u_f1/func_ram_11/OutC_pipe1_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.633    
                         arrival time                           4.654    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 vnu3_204_102_inst[22].u_f0/func_ram_01/OutA_pipe1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            vnu3_204_102_inst[22].u_f1/func_ram_11/y0_pipe0_D_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.092ns (53.179%)  route 0.081ns (46.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.630ns
    Source Clock Delay      (SCD):    4.480ns
    Clock Pessimism Removal (CPR):    0.062ns
  Clock Net Delay (Source):      1.267ns (routing 0.155ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.450ns (routing 0.171ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.648     2.323    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     2.418 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771     3.189    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.213 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.267     4.480    vnu3_204_102_inst[22].u_f0/func_ram_01/read_clk_BUFG
    SLICE_X39Y254        FDRE                                         r  vnu3_204_102_inst[22].u_f0/func_ram_01/OutA_pipe1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y254        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.538 r  vnu3_204_102_inst[22].u_f0/func_ram_01/OutA_pipe1_reg[3]/Q
                         net (fo=4, routed)           0.071     4.609    vnu3_204_102_inst[22].u_f0/func_ram_01/vnu3_204_102_inst[22].f0_out[4][3]
    SLICE_X37Y254        LUT2 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.034     4.643 r  vnu3_204_102_inst[22].u_f0/func_ram_01/y0_pipe0_D[1]_i_1__39/O
                         net (fo=1, routed)           0.010     4.653    vnu3_204_102_inst[22].u_f1/func_ram_11/y0_mux_D[1]
    SLICE_X37Y254        FDRE                                         r  vnu3_204_102_inst[22].u_f1/func_ram_11/y0_pipe0_D_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.763     1.873    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.023 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.129     3.152    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.180 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.450     4.630    vnu3_204_102_inst[22].u_f1/func_ram_11/read_clk_BUFG
    SLICE_X37Y254        FDRE                                         r  vnu3_204_102_inst[22].u_f1/func_ram_11/y0_pipe0_D_reg[1]/C
                         clock pessimism             -0.062     4.569    
    SLICE_X37Y254        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     4.631    vnu3_204_102_inst[22].u_f1/func_ram_11/y0_pipe0_D_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.631    
                         arrival time                           4.653    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 vnu3_204_102_inst[48].u_f1/func_ram_10/msb_pipe0_C_reg/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            vnu3_204_102_inst[48].u_f1/func_ram_10/msb_pipe1_C_reg/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.059ns (46.094%)  route 0.069ns (53.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.509ns
    Source Clock Delay      (SCD):    4.370ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      1.157ns (routing 0.155ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.329ns (routing 0.171ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.648     2.323    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     2.418 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771     3.189    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.213 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.157     4.370    vnu3_204_102_inst[48].u_f1/func_ram_10/read_clk_BUFG
    SLICE_X62Y296        FDRE                                         r  vnu3_204_102_inst[48].u_f1/func_ram_10/msb_pipe0_C_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y296        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.429 r  vnu3_204_102_inst[48].u_f1/func_ram_10/msb_pipe0_C_reg/Q
                         net (fo=1, routed)           0.069     4.498    vnu3_204_102_inst[48].u_f1/func_ram_10/msb_pipe0_C
    SLICE_X62Y295        FDRE                                         r  vnu3_204_102_inst[48].u_f1/func_ram_10/msb_pipe1_C_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.763     1.873    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.023 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.129     3.152    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.180 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.329     4.509    vnu3_204_102_inst[48].u_f1/func_ram_10/read_clk_BUFG
    SLICE_X62Y295        FDRE                                         r  vnu3_204_102_inst[48].u_f1/func_ram_10/msb_pipe1_C_reg/C
                         clock pessimism             -0.099     4.410    
    SLICE_X62Y295        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.472    vnu3_204_102_inst[48].u_f1/func_ram_10/msb_pipe1_C_reg
  -------------------------------------------------------------------
                         required time                         -4.472    
                         arrival time                           4.498    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 vnu3_204_102_inst[43].u_f1/func_ram_10/OutD_pipe1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Destination:            vnu3_204_102_inst[43].vnu1_v2c_fifo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by read_clk_clock_domain_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.666ns})
  Path Group:             read_clk_clock_domain_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns - read_clk_clock_domain_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.080ns (43.243%)  route 0.105ns (56.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.405ns
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Net Delay (Source):      1.052ns (routing 0.155ns, distribution 0.897ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.171ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.651    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.675 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.648     2.323    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.095     2.418 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.771     3.189    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.213 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.052     4.265    vnu3_204_102_inst[43].u_f1/func_ram_10/read_clk_BUFG
    SLICE_X68Y313        FDRE                                         r  vnu3_204_102_inst[43].u_f1/func_ram_10/OutD_pipe1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y313        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.323 r  vnu3_204_102_inst[43].u_f1/func_ram_10/OutD_pipe1_reg[3]/Q
                         net (fo=1, routed)           0.083     4.406    vnu3_204_102_inst[43].u_f1/func_ram_10/OutD_pipe1[3]
    SLICE_X69Y313        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     4.428 r  vnu3_204_102_inst[43].u_f1/func_ram_10/vnu3_204_102_inst[43].vnu1_v2c_fifo[3]_i_1/O
                         net (fo=1, routed)           0.022     4.450    vnu3_204_102_inst[43].vnu1_v2c_fifo__0[3]
    SLICE_X69Y313        FDRE                                         r  vnu3_204_102_inst[43].vnu1_v2c_fifo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock read_clk_clock_domain_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  CLK_300_P (IN)
                         net (fo=0)                   0.000     0.000    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    system_clock/clock_domain_i/clk_wiz_0/inst/clk_in1_clock_domain_clk_wiz_0_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.082    system_clock/clock_domain_i/clk_wiz_0/inst/read_clk_clock_domain_clk_wiz_0_0
    BUFGCE_X1Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.110 r  system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.763     1.873    system_clock/clk_rd_gate
    SLICE_X66Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.023 r  system_clock/read_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.129     3.152    read_clk
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.180 r  read_clk_BUFG_inst/O
    X2Y3 (CLOCK_ROOT)    net (fo=11713, routed)       1.225     4.405    read_clk_BUFG
    SLICE_X69Y313        FDRE                                         r  vnu3_204_102_inst[43].vnu1_v2c_fifo_reg[3]/C
                         clock pessimism             -0.042     4.364    
    SLICE_X69Y313        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.424    vnu3_204_102_inst[43].vnu1_v2c_fifo_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.424    
                         arrival time                           4.450    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         read_clk_clock_domain_clk_wiz_0_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.666
Sources:            { system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         6.666       5.376      BUFGCE_X1Y80   read_clk_BUFG_inst/I
Min Period        n/a     BUFGCE/I            n/a            1.290         6.666       5.376      BUFGCE_X1Y26   system_clock/clock_domain_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         6.666       5.595      MMCM_X1Y1      system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         6.666       6.116      SLICE_X51Y250  vnu3_204_102_inst[23].u_f1/func_ram_12/msb_pipe1_C_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         6.666       6.116      SLICE_X51Y255  vnu3_204_102_inst[23].u_f1/func_ram_12/msb_pipe1_D_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         6.666       6.116      SLICE_X40Y263  vnu3_204_102_inst[26].vnu0_c2v_p2s/d_ff_inst[1].d_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.666       6.116      SLICE_X40Y263  vnu3_204_102_inst[26].vnu0_c2v_p2s/d_ff_inst[2].d_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.666       6.116      SLICE_X40Y263  vnu3_204_102_inst[26].vnu0_c2v_p2s/d_ff_inst[3].d_ff_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.666       6.116      SLICE_X36Y262  vnu3_204_102_inst[26].vnu0_v2c_fifo_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.666       6.116      SLICE_X40Y263  vnu3_204_102_inst[26].vnu0_v2c_fifo_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X36Y262  vnu3_204_102_inst[26].vnu0_v2c_fifo_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X36Y262  vnu3_204_102_inst[26].vnu0_v2c_fifo_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X43Y260  vnu3_204_102_inst[26].vnu1_v2c_fifo_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X45Y260  vnu3_204_102_inst[26].vnu1_v2c_fifo_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X44Y262  vnu3_204_102_inst[26].vnu1_v2c_fifo_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X44Y261  vnu3_204_102_inst[26].vnu1_v2c_fifo_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X43Y260  vnu3_204_102_inst[26].vnu1_v2c_fifo_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X43Y260  vnu3_204_102_inst[26].vnu1_v2c_fifo_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X72Y229  vnu3_204_102_inst[6].u_f2/func_ram_10/OutD_pipe1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X60Y239  vnu3_204_102_inst[18].u_f1/func_ram_10/OutA_pipe1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X38Y262  vnu3_204_102_inst[26].vnu0_v2c_fifo_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X38Y262  vnu3_204_102_inst[26].vnu0_v2c_fifo_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X55Y290  vnu3_204_102_inst[38].u_f1/func_ram_12/y1_pipe0_D_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X44Y261  vnu3_204_102_inst[26].vnu1_v2c_fifo_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X63Y280  vnu3_204_102_inst[20].u_f1/func_ram_10/y1_pipe0_B_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X40Y266  vnu3_204_102_inst[26].vnu2_v2c_fifo_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X40Y266  vnu3_204_102_inst[26].vnu2_v2c_fifo_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X40Y266  vnu3_204_102_inst[26].vnu2_v2c_fifo_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X75Y296  vnu3_204_102_inst[41].u_f0/func_ram_01/OutC_pipe1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.333       3.058      SLICE_X75Y296  vnu3_204_102_inst[41].u_f0/func_ram_01/OutC_pipe1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  write_clk_clock_domain_clk_wiz_0_0
  To Clock:  write_clk_clock_domain_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         write_clk_clock_domain_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         4.000       2.710      BUFGCE_X1Y32   system_clock/clock_domain_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     BUFGCE/I            n/a            1.290         4.000       2.710      BUFGCE_X1Y74   write_clk_BUFG_inst/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         4.000       2.929      MMCM_X1Y1      system_clock/clock_domain_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     RAMD64E/CLK         n/a            1.064         4.000       2.936      SLICE_X74Y265  vnu3_204_102_inst[11].u_f1/func_ram_12/rank_m/bank0/sym_vn_lutinst_port0_port1[3].vn_port2_port3_bit0_4/SP.LOW/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.064         4.000       2.936      SLICE_X74Y263  vnu3_204_102_inst[11].u_f1/func_ram_12/rank_m/bank1/sym_vn_lutinst_port0_port1[0].vn_port0_port1_bit0_4/DP.HIGH/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.064         4.000       2.936      SLICE_X74Y263  vnu3_204_102_inst[11].u_f1/func_ram_12/rank_m/bank1/sym_vn_lutinst_port0_port1[0].vn_port0_port1_bit0_4/DP.LOW/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.064         4.000       2.936      SLICE_X74Y263  vnu3_204_102_inst[11].u_f1/func_ram_12/rank_m/bank1/sym_vn_lutinst_port0_port1[0].vn_port0_port1_bit0_4/SP.HIGH/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.064         4.000       2.936      SLICE_X74Y263  vnu3_204_102_inst[11].u_f1/func_ram_12/rank_m/bank1/sym_vn_lutinst_port0_port1[0].vn_port0_port1_bit0_4/SP.LOW/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.064         4.000       2.936      SLICE_X73Y265  vnu3_204_102_inst[11].u_f1/func_ram_12/rank_m/bank1/sym_vn_lutinst_port0_port1[0].vn_port2_port3_bit0_4/DP.HIGH/CLK
Min Period        n/a     RAMD64E/CLK         n/a            1.064         4.000       2.936      SLICE_X67Y226  vnu3_204_102_inst[15].u_f0/func_ram_00/rank_m/bank0/sym_vn_lutinst_port0_port1[1].vn_port0_port1_bit0_4/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X39Y305  vnu3_204_102_inst[32].u_f1/func_ram_10/rank_m/bank1/sym_vn_lutinst_port0_port1[0].vn_port0_port1_bit0_4/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X39Y305  vnu3_204_102_inst[32].u_f1/func_ram_10/rank_m/bank1/sym_vn_lutinst_port0_port1[0].vn_port0_port1_bit0_4/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X61Y303  vnu3_204_102_inst[47].u_f1/func_ram_11/rank_m/bank0/sym_vn_lutinst_port0_port1[3].vn_port0_port1_bit0_4/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X61Y303  vnu3_204_102_inst[47].u_f1/func_ram_11/rank_m/bank0/sym_vn_lutinst_port0_port1[3].vn_port0_port1_bit0_4/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X61Y303  vnu3_204_102_inst[47].u_f1/func_ram_11/rank_m/bank0/sym_vn_lutinst_port0_port1[3].vn_port0_port1_bit0_4/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X61Y303  vnu3_204_102_inst[47].u_f1/func_ram_11/rank_m/bank0/sym_vn_lutinst_port0_port1[3].vn_port0_port1_bit0_4/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X39Y305  vnu3_204_102_inst[32].u_f1/func_ram_10/rank_m/bank1/sym_vn_lutinst_port0_port1[0].vn_port0_port1_bit0_4/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X39Y305  vnu3_204_102_inst[32].u_f1/func_ram_10/rank_m/bank1/sym_vn_lutinst_port0_port1[0].vn_port0_port1_bit0_4/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X39Y305  vnu3_204_102_inst[32].u_f1/func_ram_10/rank_m/bank1/sym_vn_lutinst_port0_port1[1].vn_port0_port1_bit0_4/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X39Y305  vnu3_204_102_inst[32].u_f1/func_ram_10/rank_m/bank1/sym_vn_lutinst_port0_port1[1].vn_port0_port1_bit0_4/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X74Y265  vnu3_204_102_inst[11].u_f1/func_ram_12/rank_m/bank0/sym_vn_lutinst_port0_port1[3].vn_port2_port3_bit0_4/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X74Y263  vnu3_204_102_inst[11].u_f1/func_ram_12/rank_m/bank1/sym_vn_lutinst_port0_port1[0].vn_port0_port1_bit0_4/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X74Y263  vnu3_204_102_inst[11].u_f1/func_ram_12/rank_m/bank1/sym_vn_lutinst_port0_port1[0].vn_port0_port1_bit0_4/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X74Y263  vnu3_204_102_inst[11].u_f1/func_ram_12/rank_m/bank1/sym_vn_lutinst_port0_port1[0].vn_port0_port1_bit0_4/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X74Y263  vnu3_204_102_inst[11].u_f1/func_ram_12/rank_m/bank1/sym_vn_lutinst_port0_port1[0].vn_port0_port1_bit0_4/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X73Y265  vnu3_204_102_inst[11].u_f1/func_ram_12/rank_m/bank1/sym_vn_lutinst_port0_port1[0].vn_port2_port3_bit0_4/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X67Y226  vnu3_204_102_inst[15].u_f0/func_ram_00/rank_m/bank0/sym_vn_lutinst_port0_port1[1].vn_port0_port1_bit0_4/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X67Y226  vnu3_204_102_inst[15].u_f0/func_ram_00/rank_m/bank0/sym_vn_lutinst_port0_port1[1].vn_port0_port1_bit0_4/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X67Y226  vnu3_204_102_inst[15].u_f0/func_ram_00/rank_m/bank0/sym_vn_lutinst_port0_port1[1].vn_port0_port1_bit0_4/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.532         2.000       1.468      SLICE_X67Y226  vnu3_204_102_inst[15].u_f0/func_ram_00/rank_m/bank0/sym_vn_lutinst_port0_port1[1].vn_port0_port1_bit0_4/SP.HIGH/CLK



