/*
Copyright (c) <2012>, <Georgia Institute of Technology> All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted 
provided that the following conditions are met:

Redistributions of source code must retain the above copyright notice, this list of conditions 
and the following disclaimer.

Redistributions in binary form must reproduce the above copyright notice, this list of 
conditions and the following disclaimer in the documentation and/or other materials provided 
with the distribution.

Neither the name of the <Georgia Institue of Technology> nor the names of its contributors 
may be used to endorse or promote products derived from this software without specific prior 
written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR 
IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY 
AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR 
CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR 
SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY 
THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR 
OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE 
POSSIBILITY OF SUCH DAMAGE.
*/



param<PERFECT_ICACHE, perfect_icache, bool, false> 
param<ICACHE_NUM_SET, icache_num_set, uns, 64> 
param<ICACHE_ASSOC, icache_assoc, uns, 8 > 
param<ICACHE_LINE_SIZE, icache_line_size, uns, 64 > 
param<ICACHE_BANKS, icache_banks, uns, 32 > 
param<ICACHE_BY_PASS, icache_by_pass, bool, false> /* Bypass */
param<ICACHE_CYCLES, icache_cycles, uns, 1 > 

param<ICACHE_MEDIUM_NUM_SET, icache_medium_num_set, uns, KNOB_ICACHE_NUM_SET> 
param<ICACHE_MEDIUM_ASSOC, icache_medium_assoc, uns, KNOB_ICACHE_ASSOC> 
param<ICACHE_MEDIUM_LINE_SIZE, icache_medium_line_size, uns, KNOB_ICACHE_LINE_SIZE> 
param<ICACHE_MEDIUM_BANKS, icache_medium_banks, uns, KNOB_ICACHE_BANKS> 
param<ICACHE_MEDIUM_BY_PASS, icache_medium_by_pass, bool, false>
param<ICACHE_MEDIUM_CYCLES, icache_medium_cycles, uns, 1 > 

param<ICACHE_LARGE_NUM_SET, icache_large_num_set, uns, KNOB_ICACHE_NUM_SET> 
param<ICACHE_LARGE_ASSOC, icache_large_assoc, uns, KNOB_ICACHE_ASSOC> 
param<ICACHE_LARGE_LINE_SIZE, icache_large_line_size, uns, KNOB_ICACHE_LINE_SIZE> 
param<ICACHE_LARGE_BANKS, icache_large_banks, uns, KNOB_ICACHE_BANKS> 
param<ICACHE_LARGE_BY_PASS, icache_large_by_pass, bool, false>
param<ICACHE_LARGE_CYCLES, icache_large_cycles, uns, 1 > 

param<ICACHE_READ_PORTS, icache_read_ports, uns, 1 >
param<ICACHE_WRITE_PORTS, icache_write_ports, uns, 1 > 






/* DCACHE */
param<PERFECT_DCACHE, perfect_dcache, bool, false>

param<L1_READ_PORTS, l1_read_ports, int, 4>
param<L2_READ_PORTS, l2_read_ports, int, 2>
param<L3_READ_PORTS, l3_read_ports, int, 1>

param<L1_WRITE_PORTS, l1_write_ports, int, 4>
param<L2_WRITE_PORTS, l2_write_ports, int, 2>
param<L3_WRITE_PORTS, l3_write_ports, int, 1>

param<L1_SMALL_NUM_SET,   l1_small_num_set,   int, 64>
param<L1_SMALL_ASSOC,     l1_small_assoc,     int, 8>
param<L1_SMALL_LINE_SIZE, l1_small_line_size, int, 64>
param<L1_SMALL_NUM_BANK,  l1_small_num_bank,  int, 4>
param<L1_SMALL_LATENCY,   l1_small_latency,   int, 3>
param<L1_SMALL_BYPASS,    l1_small_bypass,    bool, false>
param<L2_SMALL_NUM_SET,   l2_small_num_set,   int, 512>
param<L2_SMALL_ASSOC,     l2_small_assoc,     int, 8>
param<L2_SMALL_LINE_SIZE, l2_small_line_size, int, 64>
param<L2_SMALL_NUM_BANK,  l2_small_num_bank,  int, 8>
param<L2_SMALL_LATENCY,   l2_small_latency,   int, 8>
param<L2_SMALL_BYPASS,    l2_small_bypass,    bool, false>

param<L1_MEDIUM_NUM_SET,   l1_medium_num_set,   int, 64>
param<L1_MEDIUM_ASSOC,     l1_medium_assoc,     int, 8>
param<L1_MEDIUM_LINE_SIZE, l1_medium_line_size, int, 64>
param<L1_MEDIUM_NUM_BANK,  l1_medium_num_bank,  int, 4>
param<L1_MEDIUM_LATENCY,   l1_medium_latency,   int, 3>
param<L1_MEDIUM_BYPASS,    l1_medium_bypass,    bool, false>
param<L2_MEDIUM_NUM_SET,   l2_medium_num_set,   int, 512>
param<L2_MEDIUM_ASSOC,     l2_medium_assoc,     int, 8>
param<L2_MEDIUM_LINE_SIZE, l2_medium_line_size, int, 64>
param<L2_MEDIUM_NUM_BANK,  l2_medium_num_bank,  int, 8>
param<L2_MEDIUM_LATENCY,   l2_medium_latency,   int, 8>
param<L2_MEDIUM_BYPASS,    l2_medium_bypass,    bool, false>

param<L1_LARGE_NUM_SET,   l1_large_num_set,   int, 64>
param<L1_LARGE_ASSOC,     l1_large_assoc,     int, 8>
param<L1_LARGE_LINE_SIZE, l1_large_line_size, int, 64>
param<L1_LARGE_NUM_BANK,  l1_large_num_bank,  int, 4>
param<L1_LARGE_LATENCY,   l1_large_latency,   int, 3>
param<L1_LARGE_BYPASS,    l1_large_bypass,    bool, false>
param<L2_LARGE_NUM_SET,   l2_large_num_set,   int, 512>
param<L2_LARGE_ASSOC,     l2_large_assoc,     int, 8>
param<L2_LARGE_LINE_SIZE, l2_large_line_size, int, 64>
param<L2_LARGE_NUM_BANK,  l2_large_num_bank,  int, 8>
param<L2_LARGE_LATENCY,   l2_large_latency,   int, 8>
param<L2_LARGE_BYPASS,    l2_large_bypass,    bool, false>

param<NUM_L3,       num_l3,       int, 1>
param<L3_INTERLEAVE_FACTOR, l3_interleave_factor, int, 64>
param<L3_NUM_SET,   l3_num_set,      int, 8192>
param<L3_ASSOC,     l3_assoc,     int, 16>
param<L3_LINE_SIZE, l3_line_size, int, 64>
param<L3_NUM_BANK,  l3_num_bank,  int, 16>
param<L3_LATENCY,   l3_latency,   int, 25>

param<DCACHE_INFINITE_PORT, dcache_infinite_port, bool, false>

/* SimpleSSD */
param<SIMPLESSD_CONFIG, simplessd_config, string, src/simplessd/config/intel750_400gb.cfg>

/* DRAM */
param<DRAM_BUFFER_SIZE, dram_buffer_size, int, 128>
param<DRAM_BANK_XOR_INDEX, dram_bank_xor_index, bool, true>
param<DRAM_MERGE_REQUESTS, dram_merge_requests, bool, true>
param<DRAM_ROWBUFFER_SIZE, dram_rowbuffer_size, int, 2048>
param<DRAM_SCHEDULING_POLICY, dram_scheduling_policy, string, FRFCFS>
param<DRAM_NUM_CHANNEL, dram_num_channel, int, 1>
param<DRAM_NUM_BANKS, dram_num_banks, int, 8>
param<DRAM_ONE_CYCLE, dram_one_cycle, uns, 10>
param<DRAM_DDR_FACTOR, dram_ddr_factor, uns, 2>
param<DRAM_BUS_WIDTH, dram_bus_width, uns, 8>
param<DRAM_COLUMN, dram_column, uns, 6>
param<DRAM_PRECHARGE, dram_precharge, uns, 6>
param<DRAM_ACTIVATE, dram_activate, uns, 6>
param<DRAM_NUM_MC, dram_num_mc, int, 1>
param<DRAM_INTERLEAVE_FACTOR, dram_interleave_factor, int, 128>
param<DRAM_ADDITIONAL_LATENCY, dram_additional_latency, int, 0>


/* Memory */
param<MEMORY_TYPE, memory_type, string, l3_cn>
param<MEM_MSHR_SIZE, mem_mshr_size, int, 128>
param<MEM_QUEUE_SIZE, mem_queue_size, int, 128>


/* Prefetcher */
param<ENABLE_PREF_SMALL_CORE,  enable_pref_small_core,  bool, false>
param<ENABLE_PREF_MEDIUM_CORE, enable_pref_medium_core, bool, false>
param<ENABLE_PREF_LARGE_CORE,  enable_pref_large_core,  bool, false>



/* MISC */
param<MEM_SIZE_AMP, mem_size_amp, int, 1 >
param<PTX_COMMON_CACHE, ptx_common_cache, bool, false>
param<MAX_TRANSACTION_SIZE, max_transaction_size, int, 64>
param<BYTE_LEVEL_ACCESS, byte_level_access, bool, false>
param<INFINITE_PORT, infinite_port, bool, false>
param<EXTRA_LD_LATENCY, extra_ld_latency, int, 0> 



param<USE_CONST_AND_TEX_CACHES, use_const_and_tex_caches, bool, true>
param<CONST_CACHE_SIZE, const_cache_size, uns32, 1024>
param<CONST_CACHE_ASSOC, const_cache_assoc, uns8, 8>
param<CONST_CACHE_LINE_SIZE, const_cache_line_size, uns8, 64> 
param<CONST_CACHE_BANKS, const_cache_banks, uns8, 8> 
param<CONST_CACHE_CYCLES, const_cache_cycles, uns8, 4> 
param<TEXTURE_CACHE_SIZE, texture_cache_size, uns32, 256>
param<TEXTURE_CACHE_ASSOC, texture_cache_assoc, uns8, 8>
param<TEXTURE_CACHE_LINE_SIZE, texture_cache_line_size, uns8, 64> 
param<TEXTURE_CACHE_BANKS, texture_cache_banks, uns8, 8> 
param<TEXTURE_CACHE_CYCLES, texture_cache_cycles, uns8, 4> 
param<SHARED_MEM_SIZE, shared_mem_size, uns32, 4096>
param<SHARED_MEM_ASSOC, shared_mem_assoc, uns8, 8>
param<SHARED_MEM_LINE_SIZE, shared_mem_line_size, uns8, 4> 
param<SHARED_MEM_BANKS, shared_mem_banks, uns8, 16> 
param<SHARED_MEM_CYCLES, shared_mem_cycles, uns8, 4>
param<SHARED_MEM_PORTS, shared_mem_ports, uns, 2>


/* Cache coherence */
param<ENABLE_CACHE_COHERENCE, enable_cache_coherence, bool, false>

param<LLC_TYPE, llc_type, string, default>


param<COLLECT_CACHE_INFO, collect_cache_info, int, 0>
param<HETERO_STATIC_CACHE_PARTITION, hetero_static_cache_partition, bool, false>
param<HETERO_STATIC_CPU_PARTITION,   hetero_static_cpu_partition, int, 1>
param<HETERO_STATIC_GPU_PARTITION,   hetero_static_gpu_partition, int, 1>
param<HETERO_GPU_CORE_DISABLE,       hetero_gpu_core_disable, int, -2>



param<HETERO_NOC_USE_SAME_QUEUE, hetero_noc_use_same_queue, bool, true>

param<HETERO_MEM_PRIORITY_CPU, hetero_mem_priority_cpu, bool, false>
param<HETERO_MEM_PRIORITY_GPU, hetero_mem_priority_gpu, bool, false>

param<CACHE_USE_PSEUDO_LRU, cache_use_pseudo_lru, bool, false>



/* load_queue, store_queue */
 
param<LOAD_BUF_SIZE, load_buf_size, int, 16>
param<STORE_BUF_SIZE, store_buf_size, int, 12>

param<USE_INCOMING_TID_CID_FOR_WB, use_incoming_tid_cid_for_wb, bool, false>

/* L3 and DRAM interleaving */
param<DEFAULT_INTERLEAVING, default_interleaving, bool, true>
param<NEW_INTERLEAVING_SAME_GRANULARITY, new_interleaving_same_granularity, bool, false>
param<NEW_INTERLEAVING_DIFF_GRANULARITY, new_interleaving_diff_granularity, bool, false>

param<USE_NEW_COALESCING, use_new_coalescing, bool, false>


/* Page Mapping */
param<ENABLE_PHYSICAL_MAPPING, enable_physical_mapping, bool, false>
param<PAGE_SIZE, page_size, int, 4096>
param<REGION_SIZE, region_size, int, 1048576>

/* FCFS or REGION_FCFS */
param<PAGE_MAPPING_POLICY, page_mapping_policy, string, REGION_FCFS> 

/* SST */
param<USE_MEMHIERARCHY, use_memhierarchy, bool, false>
param<USE_VAULTSIM_LINK, use_vaultsim_link, bool, false>
