

================================================================
== Vitis HLS Report for 'overlay_fea_Pipeline_Loop_mean'
================================================================
* Date:           Tue Mar 26 17:24:07 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        sqi_ap
* Solution:       solution_SQIs (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    10004|    10004|  0.100 ms|  0.100 ms|  10004|  10004|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop_mean  |    10002|    10002|         8|          5|          1|  2000|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 5, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.11>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 11 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %trunc_ln1"   --->   Operation 13 'read' 'trunc_ln1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [feature.c:12]   --->   Operation 17 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.47ns)   --->   "%icmp_ln12 = icmp_eq  i31 %i_1, i31 %trunc_ln1_read" [feature.c:12]   --->   Operation 19 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.52ns)   --->   "%add_ln12 = add i31 %i_1, i31 1" [feature.c:12]   --->   Operation 20 'add' 'add_ln12' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %.split3, void %mean_calc.exit.i.exitStub" [feature.c:12]   --->   Operation 21 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_1" [feature.c:12]   --->   Operation 22 'zext' 'i_cast' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buff_addr = getelementptr i32 %buff, i64 0, i64 %i_cast" [feature.c:15]   --->   Operation 23 'getelementptr' 'buff_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%buff_load = load i11 %buff_addr" [feature.c:15]   --->   Operation 24 'load' 'buff_load' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln12 = store i31 %add_ln12, i31 %i" [feature.c:12]   --->   Operation 25 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%buff_load = load i11 %buff_addr" [feature.c:15]   --->   Operation 26 'load' 'buff_load' <Predicate = (!icmp_ln12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2000> <RAM>

State 3 <SV = 2> <Delay = 7.25>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [feature.c:15]   --->   Operation 27 'load' 'sum_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 28 [5/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %buff_load" [feature.c:15]   --->   Operation 28 'fadd' 'sum_1' <Predicate = (!icmp_ln12)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum"   --->   Operation 37 'load' 'sum_load_1' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_out, i32 %sum_load_1"   --->   Operation 38 'write' 'write_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.25>
ST_4 : Operation 29 [4/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %buff_load" [feature.c:15]   --->   Operation 29 'fadd' 'sum_1' <Predicate = (!icmp_ln12)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.25>
ST_5 : Operation 30 [3/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %buff_load" [feature.c:15]   --->   Operation 30 'fadd' 'sum_1' <Predicate = (!icmp_ln12)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 31 [2/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %buff_load" [feature.c:15]   --->   Operation 31 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 32 [1/5] (7.25ns)   --->   "%sum_1 = fadd i32 %sum_load, i32 %buff_load" [feature.c:15]   --->   Operation 32 'fadd' 'sum_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.58>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2000, i64 2000, i64 2000" [feature.c:11]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [feature.c:11]   --->   Operation 34 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln15 = store i32 %sum_1, i32 %sum" [feature.c:15]   --->   Operation 35 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.11ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', feature.c:12) on local variable 'i' [11]  (0 ns)
	'add' operation ('add_ln12', feature.c:12) [14]  (2.52 ns)
	'store' operation ('store_ln12', feature.c:12) of variable 'add_ln12', feature.c:12 on local variable 'i' [24]  (1.59 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('buff_load', feature.c:15) on array 'buff' [22]  (3.25 ns)

 <State 3>: 7.26ns
The critical path consists of the following:
	'load' operation ('sum_load', feature.c:15) on local variable 'sum' [17]  (0 ns)
	'fadd' operation ('sum', feature.c:15) [23]  (7.26 ns)

 <State 4>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', feature.c:15) [23]  (7.26 ns)

 <State 5>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', feature.c:15) [23]  (7.26 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', feature.c:15) [23]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', feature.c:15) [23]  (7.26 ns)

 <State 8>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln15', feature.c:15) of variable 'sum', feature.c:15 on local variable 'sum' [25]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
