$date
	Sat Nov  9 21:33:15 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_tb $end
$var wire 1 ! out2to1 $end
$var reg 1 " a2to1 $end
$var reg 1 # b2to1 $end
$var reg 1 $ sel2to1 $end
$scope module uut2to1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ sel $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1"
#20
0!
1#
0"
#30
1!
1$
#40
0!
0#
1"
#50
