$date
	Sat Sep 27 17:56:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 8 ! out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # in [7:0] $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 8 $ in [7:0] $end
$var reg 8 % out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
b0 $
b0 #
0"
bx !
$end
#5000
b0 !
b0 %
1"
#8000
b10101010 #
b10101010 $
#10000
0"
#15000
b10101010 !
b10101010 %
1"
#18000
b1010101 #
b1010101 $
#20000
0"
#25000
b1010101 !
b1010101 %
1"
#28000
