

================================================================
== Vitis HLS Report for 'case_3_Pipeline_L_s1_1'
================================================================
* Date:           Tue Jan 20 09:52:12 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  7.902 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       10|  0.120 us|  0.120 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_s1_1  |        8|        8|         2|          1|          1|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     78|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      28|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      28|    123|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln163_fu_109_p2    |         +|   0|  0|  13|           4|           1|
    |add_ln165_1_fu_132_p2  |         +|   0|  0|  13|           5|           1|
    |add_ln165_fu_141_p2    |         +|   0|  0|  14|           9|           9|
    |m27_2_fu_151_p2        |         +|   0|  0|  23|          16|          16|
    |icmp_ln163_fu_103_p2   |      icmp|   0|  0|  13|           4|           5|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  78|          39|          34|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_s1_0_1  |   9|          2|    4|          8|
    |i_s1_0_fu_50               |   9|          2|    4|          8|
    |m27_fu_46                  |   9|          2|   16|         32|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|   26|         52|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |i_s1_0_fu_50              |   4|   0|    4|          0|
    |m27_fu_46                 |  16|   0|   16|          0|
    |sext_ln22_1_cast_reg_181  |   5|   0|    5|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  28|   0|   28|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------+-----+-----+------------+------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_s1_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_s1_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_s1_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_s1_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_s1_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_s1_1|  return value|
|m27_4_reload        |   in|   16|     ap_none|            m27_4_reload|        scalar|
|in_data_2_address0  |  out|    4|   ap_memory|               in_data_2|         array|
|in_data_2_ce0       |  out|    1|   ap_memory|               in_data_2|         array|
|in_data_2_q0        |   in|    8|   ap_memory|               in_data_2|         array|
|sext_ln22_1         |   in|    4|     ap_none|             sext_ln22_1|        scalar|
|m27_7_out           |  out|   16|      ap_vld|               m27_7_out|       pointer|
|m27_7_out_ap_vld    |  out|    1|      ap_vld|               m27_7_out|       pointer|
+--------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%m27 = alloca i32 1" [case_3.cc:22]   --->   Operation 5 'alloca' 'm27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_s1_0 = alloca i32 1" [case_3.cc:163]   --->   Operation 6 'alloca' 'i_s1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln22_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %sext_ln22_1"   --->   Operation 7 'read' 'sext_ln22_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%m27_4_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %m27_4_reload"   --->   Operation 8 'read' 'm27_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln22_1_cast = sext i4 %sext_ln22_1_read"   --->   Operation 9 'sext' 'sext_ln22_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_data_2, void @empty, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln163 = store i4 0, i4 %i_s1_0" [case_3.cc:163]   --->   Operation 11 'store' 'store_ln163' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %m27_4_reload_read, i16 %m27" [case_3.cc:22]   --->   Operation 12 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc418"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_s1_0_1 = load i4 %i_s1_0" [case_3.cc:163]   --->   Operation 14 'load' 'i_s1_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.73ns)   --->   "%icmp_ln163 = icmp_eq  i4 %i_s1_0_1, i4 8" [case_3.cc:163]   --->   Operation 15 'icmp' 'icmp_ln163' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.73ns)   --->   "%add_ln163 = add i4 %i_s1_0_1, i4 1" [case_3.cc:163]   --->   Operation 16 'add' 'add_ln163' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %icmp_ln163, void %for.inc418.split, void %L_n6_1.exitStub" [case_3.cc:163]   --->   Operation 17 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i4 %i_s1_0_1" [case_3.cc:163]   --->   Operation 18 'zext' 'zext_ln163' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_data_2_addr = getelementptr i8 %in_data_2, i64 0, i64 %zext_ln163" [case_3.cc:164]   --->   Operation 19 'getelementptr' 'in_data_2_addr' <Predicate = (!icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%in_data_2_load = load i4 %in_data_2_addr" [case_3.cc:164]   --->   Operation 20 'load' 'in_data_2_load' <Predicate = (!icmp_ln163)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln163 = store i4 %add_ln163, i4 %i_s1_0" [case_3.cc:163]   --->   Operation 21 'store' 'store_ln163' <Predicate = (!icmp_ln163)> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%m27_load = load i16 %m27"   --->   Operation 35 'load' 'm27_load' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %m27_7_out, i16 %m27_load"   --->   Operation 36 'write' 'write_ln0' <Predicate = (icmp_ln163)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln163)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.90>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%m27_load_2 = load i16 %m27" [case_3.cc:165]   --->   Operation 22 'load' 'm27_load_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [case_3.cc:22]   --->   Operation 23 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [case_3.cc:22]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln163 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [case_3.cc:163]   --->   Operation 25 'specloopname' 'specloopname_ln163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load = load i4 %in_data_2_addr" [case_3.cc:164]   --->   Operation 26 'load' 'in_data_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln165_1 = sext i8 %in_data_2_load" [case_3.cc:165]   --->   Operation 27 'sext' 'sext_ln165_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln165_1 = add i5 %sext_ln22_1_cast, i5 1" [case_3.cc:165]   --->   Operation 28 'add' 'add_ln165_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln165_2 = sext i5 %add_ln165_1" [case_3.cc:165]   --->   Operation 29 'sext' 'sext_ln165_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.91ns)   --->   "%add_ln165 = add i9 %sext_ln165_2, i9 %sext_ln165_1" [case_3.cc:165]   --->   Operation 30 'add' 'add_ln165' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln165 = sext i9 %add_ln165" [case_3.cc:165]   --->   Operation 31 'sext' 'sext_ln165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.07ns)   --->   "%m27_2 = add i16 %sext_ln165, i16 %m27_load_2" [case_3.cc:165]   --->   Operation 32 'add' 'm27_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln22 = store i16 %m27_2, i16 %m27" [case_3.cc:22]   --->   Operation 33 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln163 = br void %for.inc418" [case_3.cc:163]   --->   Operation 34 'br' 'br_ln163' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m27_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_data_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln22_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m27_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m27                    (alloca           ) [ 011]
i_s1_0                 (alloca           ) [ 010]
sext_ln22_1_read       (read             ) [ 000]
m27_4_reload_read      (read             ) [ 000]
sext_ln22_1_cast       (sext             ) [ 011]
specinterface_ln0      (specinterface    ) [ 000]
store_ln163            (store            ) [ 000]
store_ln22             (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_s1_0_1               (load             ) [ 000]
icmp_ln163             (icmp             ) [ 010]
add_ln163              (add              ) [ 000]
br_ln163               (br               ) [ 000]
zext_ln163             (zext             ) [ 000]
in_data_2_addr         (getelementptr    ) [ 011]
store_ln163            (store            ) [ 000]
m27_load_2             (load             ) [ 000]
specpipeline_ln22      (specpipeline     ) [ 000]
speclooptripcount_ln22 (speclooptripcount) [ 000]
specloopname_ln163     (specloopname     ) [ 000]
in_data_2_load         (load             ) [ 000]
sext_ln165_1           (sext             ) [ 000]
add_ln165_1            (add              ) [ 000]
sext_ln165_2           (sext             ) [ 000]
add_ln165              (add              ) [ 000]
sext_ln165             (sext             ) [ 000]
m27_2                  (add              ) [ 000]
store_ln22             (store            ) [ 000]
br_ln163               (br               ) [ 000]
m27_load               (load             ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m27_4_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m27_4_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_data_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln22_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln22_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m27_7_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m27_7_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="m27_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m27/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="i_s1_0_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_s1_0/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sext_ln22_1_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="4" slack="0"/>
<pin id="56" dir="0" index="1" bw="4" slack="0"/>
<pin id="57" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln22_1_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="m27_4_reload_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m27_4_reload_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln0_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="0" index="2" bw="16" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="in_data_2_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="4" slack="0"/>
<pin id="77" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_data_2_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="4" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_data_2_load/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sext_ln22_1_cast_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="0"/>
<pin id="88" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_1_cast/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln163_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="4" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln22_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="16" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_s1_0_1_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_s1_0_1/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln163_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="0" index="1" bw="4" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln163/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="add_ln163_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln163/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="zext_ln163_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln163_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="4" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="m27_load_2_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="16" slack="1"/>
<pin id="127" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m27_load_2/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="sext_ln165_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165_1/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln165_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="1"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165_1/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="sext_ln165_2_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="0"/>
<pin id="139" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165_2/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln165_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="0"/>
<pin id="143" dir="0" index="1" bw="8" slack="0"/>
<pin id="144" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln165/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="sext_ln165_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="0"/>
<pin id="149" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="m27_2_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="9" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="0"/>
<pin id="154" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m27_2/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln22_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="16" slack="1"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="m27_load_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m27_load/1 "/>
</bind>
</comp>

<comp id="166" class="1005" name="m27_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="m27 "/>
</bind>
</comp>

<comp id="174" class="1005" name="i_s1_0_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_s1_0 "/>
</bind>
</comp>

<comp id="181" class="1005" name="sext_ln22_1_cast_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="1"/>
<pin id="183" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22_1_cast "/>
</bind>
</comp>

<comp id="189" class="1005" name="in_data_2_addr_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="1"/>
<pin id="191" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in_data_2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="44" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="30" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="54" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="60" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="100" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="26" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="100" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="100" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="124"><net_src comp="109" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="80" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="42" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="132" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="128" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="150"><net_src comp="141" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="125" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="151" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="162" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="169"><net_src comp="46" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="172"><net_src comp="166" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="173"><net_src comp="166" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="177"><net_src comp="50" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="180"><net_src comp="174" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="184"><net_src comp="86" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="192"><net_src comp="73" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="80" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_data_2 | {}
	Port: m27_7_out | {1 }
 - Input state : 
	Port: case_3_Pipeline_L_s1_1 : m27_4_reload | {1 }
	Port: case_3_Pipeline_L_s1_1 : in_data_2 | {1 2 }
	Port: case_3_Pipeline_L_s1_1 : sext_ln22_1 | {1 }
  - Chain level:
	State 1
		store_ln163 : 1
		i_s1_0_1 : 1
		icmp_ln163 : 2
		add_ln163 : 2
		br_ln163 : 3
		zext_ln163 : 2
		in_data_2_addr : 3
		in_data_2_load : 4
		store_ln163 : 3
		m27_load : 1
		write_ln0 : 2
	State 2
		sext_ln165_1 : 1
		sext_ln165_2 : 1
		add_ln165 : 2
		sext_ln165 : 3
		m27_2 : 4
		store_ln22 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       add_ln163_fu_109       |    0    |    13   |
|    add   |      add_ln165_1_fu_132      |    0    |    13   |
|          |       add_ln165_fu_141       |    0    |    15   |
|          |         m27_2_fu_151         |    0    |    23   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln163_fu_103      |    0    |    13   |
|----------|------------------------------|---------|---------|
|   read   |  sext_ln22_1_read_read_fu_54 |    0    |    0    |
|          | m27_4_reload_read_read_fu_60 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |     write_ln0_write_fu_66    |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    sext_ln22_1_cast_fu_86    |    0    |    0    |
|   sext   |      sext_ln165_1_fu_128     |    0    |    0    |
|          |      sext_ln165_2_fu_137     |    0    |    0    |
|          |       sext_ln165_fu_147      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln163_fu_115      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    77   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     i_s1_0_reg_174     |    4   |
| in_data_2_addr_reg_189 |    4   |
|       m27_reg_166      |   16   |
|sext_ln22_1_cast_reg_181|    5   |
+------------------------+--------+
|          Total         |   29   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_80 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |    8   ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   77   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   29   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   29   |   86   |
+-----------+--------+--------+--------+
