!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
ADSL_BASE	vrx320_dsl_address_define.h	158;"	d
ADSL_DECCO_BASE	vrx320_dsl_address_define.h	3352;"	d
ADSL_DECCO_SIZE	vrx320_dsl_address_define.h	3353;"	d
ADSL_DEC_PS_BASE	vrx320_dsl_address_define.h	3350;"	d
ADSL_DEC_PS_SIZE	vrx320_dsl_address_define.h	3351;"	d
ADSL_DEC_SUM_BASE	vrx320_dsl_address_define.h	3348;"	d
ADSL_DEC_SUM_SIZE	vrx320_dsl_address_define.h	3349;"	d
ADSL_DILV_BASE	vrx320_dsl_address_define.h	3320;"	d
ADSL_DILV_SIZE	vrx320_dsl_address_define.h	3321;"	d
ADSL_FDQ_E_BASE	vrx320_dsl_address_define.h	3337;"	d
ADSL_FDQ_E_SIZE	vrx320_dsl_address_define.h	3338;"	d
ADSL_FDQ_M_BASE	vrx320_dsl_address_define.h	3335;"	d
ADSL_FDQ_M_SIZE	vrx320_dsl_address_define.h	3336;"	d
ADSL_FFTA_BASE	vrx320_dsl_address_define.h	3328;"	d
ADSL_FFTA_SIZE	vrx320_dsl_address_define.h	3329;"	d
ADSL_FFTB_BASE	vrx320_dsl_address_define.h	3330;"	d
ADSL_FFTB_SIZE	vrx320_dsl_address_define.h	3331;"	d
ADSL_FFTC_BASE	vrx320_dsl_address_define.h	3332;"	d
ADSL_FFTC_SIZE	vrx320_dsl_address_define.h	3333;"	d
ADSL_IFFTA_BASE	vrx320_dsl_address_define.h	3324;"	d
ADSL_IFFTA_SIZE	vrx320_dsl_address_define.h	3325;"	d
ADSL_IFFTB_BASE	vrx320_dsl_address_define.h	3326;"	d
ADSL_IFFTB_SIZE	vrx320_dsl_address_define.h	3327;"	d
ADSL_ILV_BASE	vrx320_dsl_address_define.h	3309;"	d
ADSL_ILV_SIZE	vrx320_dsl_address_define.h	3310;"	d
ADSL_REV_S_BASE	vrx320_dsl_address_define.h	3339;"	d
ADSL_REV_S_SIZE	vrx320_dsl_address_define.h	3340;"	d
ADSL_RS_RM_BASE	vrx320_dsl_address_define.h	3317;"	d
ADSL_RS_RM_SIZE	vrx320_dsl_address_define.h	3318;"	d
ADSL_RX_CW_BASE	vrx320_dsl_address_define.h	3315;"	d
ADSL_RX_CW_SIZE	vrx320_dsl_address_define.h	3316;"	d
ADSL_RX_FB_BASE	vrx320_dsl_address_define.h	3311;"	d
ADSL_RX_FB_SIZE	vrx320_dsl_address_define.h	3312;"	d
ADSL_RX_GAIN_BASE	vrx320_dsl_address_define.h	3344;"	d
ADSL_RX_GAIN_SIZE	vrx320_dsl_address_define.h	3345;"	d
ADSL_SIZE	vrx320_dsl_address_define.h	159;"	d
ADSL_TX_FB_BASE	vrx320_dsl_address_define.h	3313;"	d
ADSL_TX_FB_SIZE	vrx320_dsl_address_define.h	3314;"	d
ADSL_XY_FIFO_BASE	vrx320_dsl_address_define.h	3341;"	d
ADSL_XY_FIFO_SIZE	vrx320_dsl_address_define.h	3342;"	d
AEC_AFIR_CFADDR	vrx320_dsl_address_define.h	3420;"	d
AEC_AFIR_CFADDR_DEFAULT	vrx320_dsl_address_define.h	3423;"	d
AEC_AFIR_CFADDR_FMASK	vrx320_dsl_address_define.h	3424;"	d
AEC_AFIR_CFADDR_MASK	vrx320_dsl_address_define.h	3422;"	d
AEC_AFIR_CFADDR_WMASK	vrx320_dsl_address_define.h	3421;"	d
AEC_AFIR_CFG	vrx320_dsl_address_define.h	3405;"	d
AEC_AFIR_CFG_DEFAULT	vrx320_dsl_address_define.h	3408;"	d
AEC_AFIR_CFG_FMASK	vrx320_dsl_address_define.h	3409;"	d
AEC_AFIR_CFG_MASK	vrx320_dsl_address_define.h	3407;"	d
AEC_AFIR_CFG_WMASK	vrx320_dsl_address_define.h	3406;"	d
AEC_AFIR_CFRD	vrx320_dsl_address_define.h	3410;"	d
AEC_AFIR_CFRD_DEFAULT	vrx320_dsl_address_define.h	3413;"	d
AEC_AFIR_CFRD_FMASK	vrx320_dsl_address_define.h	3414;"	d
AEC_AFIR_CFRD_MASK	vrx320_dsl_address_define.h	3412;"	d
AEC_AFIR_CFRD_WMASK	vrx320_dsl_address_define.h	3411;"	d
AEC_AFIR_CFWR	vrx320_dsl_address_define.h	3415;"	d
AEC_AFIR_CFWR_DEFAULT	vrx320_dsl_address_define.h	3418;"	d
AEC_AFIR_CFWR_FMASK	vrx320_dsl_address_define.h	3419;"	d
AEC_AFIR_CFWR_MASK	vrx320_dsl_address_define.h	3417;"	d
AEC_AFIR_CFWR_WMASK	vrx320_dsl_address_define.h	3416;"	d
AEC_AFIR_CNT_LEAKY	vrx320_dsl_address_define.h	3445;"	d
AEC_AFIR_CNT_LEAKY_DEFAULT	vrx320_dsl_address_define.h	3448;"	d
AEC_AFIR_CNT_LEAKY_FMASK	vrx320_dsl_address_define.h	3449;"	d
AEC_AFIR_CNT_LEAKY_MASK	vrx320_dsl_address_define.h	3447;"	d
AEC_AFIR_CNT_LEAKY_WMASK	vrx320_dsl_address_define.h	3446;"	d
AEC_AFIR_CNT_STOP	vrx320_dsl_address_define.h	3450;"	d
AEC_AFIR_CNT_STOP_DEFAULT	vrx320_dsl_address_define.h	3453;"	d
AEC_AFIR_CNT_STOP_FMASK	vrx320_dsl_address_define.h	3454;"	d
AEC_AFIR_CNT_STOP_MASK	vrx320_dsl_address_define.h	3452;"	d
AEC_AFIR_CNT_STOP_WMASK	vrx320_dsl_address_define.h	3451;"	d
AEC_AFIR_CNT_UPDATE	vrx320_dsl_address_define.h	3440;"	d
AEC_AFIR_CNT_UPDATE_DEFAULT	vrx320_dsl_address_define.h	3443;"	d
AEC_AFIR_CNT_UPDATE_FMASK	vrx320_dsl_address_define.h	3444;"	d
AEC_AFIR_CNT_UPDATE_MASK	vrx320_dsl_address_define.h	3442;"	d
AEC_AFIR_CNT_UPDATE_WMASK	vrx320_dsl_address_define.h	3441;"	d
AEC_AFIR_CTRL	vrx320_dsl_address_define.h	3400;"	d
AEC_AFIR_CTRL2	vrx320_dsl_address_define.h	3435;"	d
AEC_AFIR_CTRL2_DEFAULT	vrx320_dsl_address_define.h	3438;"	d
AEC_AFIR_CTRL2_FMASK	vrx320_dsl_address_define.h	3439;"	d
AEC_AFIR_CTRL2_MASK	vrx320_dsl_address_define.h	3437;"	d
AEC_AFIR_CTRL2_WMASK	vrx320_dsl_address_define.h	3436;"	d
AEC_AFIR_CTRL_DEFAULT	vrx320_dsl_address_define.h	3403;"	d
AEC_AFIR_CTRL_FMASK	vrx320_dsl_address_define.h	3404;"	d
AEC_AFIR_CTRL_MASK	vrx320_dsl_address_define.h	3402;"	d
AEC_AFIR_CTRL_WMASK	vrx320_dsl_address_define.h	3401;"	d
AEC_AFIR_MDLLCTL	vrx320_dsl_address_define.h	3425;"	d
AEC_AFIR_MDLLCTL_DEFAULT	vrx320_dsl_address_define.h	3428;"	d
AEC_AFIR_MDLLCTL_FMASK	vrx320_dsl_address_define.h	3429;"	d
AEC_AFIR_MDLLCTL_MASK	vrx320_dsl_address_define.h	3427;"	d
AEC_AFIR_MDLLCTL_WMASK	vrx320_dsl_address_define.h	3426;"	d
AEC_AFIR_MDLLSTAT	vrx320_dsl_address_define.h	3430;"	d
AEC_AFIR_MDLLSTAT_DEFAULT	vrx320_dsl_address_define.h	3433;"	d
AEC_AFIR_MDLLSTAT_FMASK	vrx320_dsl_address_define.h	3434;"	d
AEC_AFIR_MDLLSTAT_MASK	vrx320_dsl_address_define.h	3432;"	d
AEC_AFIR_MDLLSTAT_WMASK	vrx320_dsl_address_define.h	3431;"	d
AEC_GLOBAL	vrx320_dsl_address_define.h	3357;"	d
AEC_HP_CTRL	vrx320_dsl_address_define.h	3370;"	d
AEC_HP_CTRL_DEFAULT	vrx320_dsl_address_define.h	3373;"	d
AEC_HP_CTRL_FMASK	vrx320_dsl_address_define.h	3374;"	d
AEC_HP_CTRL_MASK	vrx320_dsl_address_define.h	3372;"	d
AEC_HP_CTRL_WMASK	vrx320_dsl_address_define.h	3371;"	d
AEC_PROG_DLY_CTRL	vrx320_dsl_address_define.h	3360;"	d
AEC_PROG_DLY_CTRL_DEFAULT	vrx320_dsl_address_define.h	3363;"	d
AEC_PROG_DLY_CTRL_FMASK	vrx320_dsl_address_define.h	3364;"	d
AEC_PROG_DLY_CTRL_MASK	vrx320_dsl_address_define.h	3362;"	d
AEC_PROG_DLY_CTRL_WMASK	vrx320_dsl_address_define.h	3361;"	d
AEC_PROG_FIR_COEFF_3_0	vrx320_dsl_address_define.h	3380;"	d
AEC_PROG_FIR_COEFF_3_0_DEFAULT	vrx320_dsl_address_define.h	3383;"	d
AEC_PROG_FIR_COEFF_3_0_FMASK	vrx320_dsl_address_define.h	3384;"	d
AEC_PROG_FIR_COEFF_3_0_MASK	vrx320_dsl_address_define.h	3382;"	d
AEC_PROG_FIR_COEFF_3_0_WMASK	vrx320_dsl_address_define.h	3381;"	d
AEC_PROG_FIR_COEFF_7_4	vrx320_dsl_address_define.h	3385;"	d
AEC_PROG_FIR_COEFF_7_4_DEFAULT	vrx320_dsl_address_define.h	3388;"	d
AEC_PROG_FIR_COEFF_7_4_FMASK	vrx320_dsl_address_define.h	3389;"	d
AEC_PROG_FIR_COEFF_7_4_MASK	vrx320_dsl_address_define.h	3387;"	d
AEC_PROG_FIR_COEFF_7_4_WMASK	vrx320_dsl_address_define.h	3386;"	d
AEC_PROG_FIR_COEFF_B_8	vrx320_dsl_address_define.h	3390;"	d
AEC_PROG_FIR_COEFF_B_8_DEFAULT	vrx320_dsl_address_define.h	3393;"	d
AEC_PROG_FIR_COEFF_B_8_FMASK	vrx320_dsl_address_define.h	3394;"	d
AEC_PROG_FIR_COEFF_B_8_MASK	vrx320_dsl_address_define.h	3392;"	d
AEC_PROG_FIR_COEFF_B_8_WMASK	vrx320_dsl_address_define.h	3391;"	d
AEC_PROG_FIR_COEFF_F_C	vrx320_dsl_address_define.h	3395;"	d
AEC_PROG_FIR_COEFF_F_C_DEFAULT	vrx320_dsl_address_define.h	3398;"	d
AEC_PROG_FIR_COEFF_F_C_FMASK	vrx320_dsl_address_define.h	3399;"	d
AEC_PROG_FIR_COEFF_F_C_MASK	vrx320_dsl_address_define.h	3397;"	d
AEC_PROG_FIR_COEFF_F_C_WMASK	vrx320_dsl_address_define.h	3396;"	d
AEC_PROG_FIR_CTRL	vrx320_dsl_address_define.h	3365;"	d
AEC_PROG_FIR_CTRL_DEFAULT	vrx320_dsl_address_define.h	3368;"	d
AEC_PROG_FIR_CTRL_FMASK	vrx320_dsl_address_define.h	3369;"	d
AEC_PROG_FIR_CTRL_MASK	vrx320_dsl_address_define.h	3367;"	d
AEC_PROG_FIR_CTRL_WMASK	vrx320_dsl_address_define.h	3366;"	d
AEC_STATUS	vrx320_dsl_address_define.h	3375;"	d
AEC_STATUS_DEFAULT	vrx320_dsl_address_define.h	3378;"	d
AEC_STATUS_FMASK	vrx320_dsl_address_define.h	3379;"	d
AEC_STATUS_MASK	vrx320_dsl_address_define.h	3377;"	d
AEC_STATUS_WMASK	vrx320_dsl_address_define.h	3376;"	d
AKRONITE_BOARD	lantiq_wrapper.h	9;"	d
AKRONITE_BOARD	vrx320_common.h	17;"	d
AKRONITE_BOARD	vrx320_ppe_atm_init.c	38;"	d	file:
ARC_ACK	vrx320_dsl_address_define.h	4883;"	d
ARC_AUX_REG_ADDR_SPACE	vrx320_dsl_address_define.h	210;"	d
ARC_CORE_REG_ADDR_SPACE	vrx320_dsl_address_define.h	209;"	d
ARC_DMADONE	vrx320_dsl_address_define.h	4885;"	d
ARC_EDONE	vrx320_dsl_address_define.h	4886;"	d
ARC_ERROR	vrx320_dsl_address_define.h	4887;"	d
ARC_LDST_ADDR_SPACE	vrx320_dsl_address_define.h	211;"	d
ARC_PING	vrx320_dsl_address_define.h	4884;"	d
ARC_STATUS32	vrx320_dsl_address_define.h	215;"	d
ASSERT	vrx320_common.h	65;"	d
ASSERT	vrx320_common.h	67;"	d
ATM_GFR	vrx320_atm_datapath.c	43;"	d	file:
ATM_PORT_NUMBER	vrx320_atm_datapath.c	207;"	d	file:
ATM_PVC_NUMBER	vrx320_atm_datapath.c	208;"	d	file:
ATM_SW_TX_QUEUE_NUMBER	vrx320_atm_datapath.c	209;"	d	file:
ATM_UBR_PLUS	vrx320_atm_datapath.c	42;"	d	file:
ATM_VBR_NRT	vrx320_atm_datapath.c	40;"	d	file:
ATM_VBR_RT	vrx320_atm_datapath.c	41;"	d	file:
AUX_ADMA_CTRL_AC	vrx320_dsl_address_define.h	4826;"	d
AUX_ADMA_DAD_S_AC	vrx320_dsl_address_define.h	4829;"	d
AUX_ADMA_FILL_AC	vrx320_dsl_address_define.h	4831;"	d
AUX_ADMA_SAD_E_AC	vrx320_dsl_address_define.h	4830;"	d
AUX_ADMA_SAD_S_AC	vrx320_dsl_address_define.h	4828;"	d
AUX_ADMA_STAT_AC	vrx320_dsl_address_define.h	4827;"	d
AUX_ADSL_MEMTEST	vrx320_dsl_address_define.h	4835;"	d
AUX_ARC_GP_STAT	vrx320_dsl_address_define.h	4840;"	d
AUX_ARC_INT_EVENT	vrx320_dsl_address_define.h	4837;"	d
AUX_ARC_INT_MASK	vrx320_dsl_address_define.h	4836;"	d
AUX_ARC_TO_MEI_INT	vrx320_dsl_address_define.h	4833;"	d
AUX_AX0	vrx320_dsl_address_define.h	4814;"	d
AUX_AX1	vrx320_dsl_address_define.h	4815;"	d
AUX_AY0	vrx320_dsl_address_define.h	4816;"	d
AUX_AY1	vrx320_dsl_address_define.h	4817;"	d
AUX_CLK_CTL	vrx320_dsl_address_define.h	4867;"	d
AUX_DEBUG	vrx320_dsl_address_define.h	4810;"	d
AUX_GPIO_CTRL	vrx320_dsl_address_define.h	4838;"	d
AUX_GPIO_DATA	vrx320_dsl_address_define.h	4839;"	d
AUX_HINT	vrx320_dsl_address_define.h	4812;"	d
AUX_IDENTITY	vrx320_dsl_address_define.h	4809;"	d
AUX_LOCAL_RAM	vrx320_dsl_address_define.h	4811;"	d
AUX_LP_END	vrx320_dsl_address_define.h	4808;"	d
AUX_LP_START	vrx320_dsl_address_define.h	4807;"	d
AUX_MEI_TO_ARC_INT	vrx320_dsl_address_define.h	4832;"	d
AUX_ME_CONFIG	vrx320_dsl_address_define.h	4834;"	d
AUX_MX0	vrx320_dsl_address_define.h	4818;"	d
AUX_MX1	vrx320_dsl_address_define.h	4819;"	d
AUX_MY0	vrx320_dsl_address_define.h	4820;"	d
AUX_MY1	vrx320_dsl_address_define.h	4821;"	d
AUX_PCPORT	vrx320_dsl_address_define.h	4813;"	d
AUX_READ	vrx320_dsl_address_define.h	4879;"	d
AUX_SEMAPHORE	vrx320_dsl_address_define.h	4806;"	d
AUX_STATUS	vrx320_dsl_address_define.h	4805;"	d
AUX_WRITE	vrx320_dsl_address_define.h	4880;"	d
AUX_XDATA_BASE	vrx320_dsl_address_define.h	4848;"	d
AUX_XDATA_BASE_SH	vrx320_dsl_address_define.h	4847;"	d
AUX_XDMA_CTRL	vrx320_dsl_address_define.h	4841;"	d
AUX_XDMA_DA_S	vrx320_dsl_address_define.h	4844;"	d
AUX_XDMA_GAP	vrx320_dsl_address_define.h	4846;"	d
AUX_XDMA_SA_E	vrx320_dsl_address_define.h	4845;"	d
AUX_XDMA_SA_S	vrx320_dsl_address_define.h	4843;"	d
AUX_XDMA_STAT	vrx320_dsl_address_define.h	4842;"	d
AUX_XMEM_BAR0	vrx320_dsl_address_define.h	4849;"	d
AUX_XMEM_BAR1	vrx320_dsl_address_define.h	4850;"	d
AUX_XMEM_BAR10	vrx320_dsl_address_define.h	4859;"	d
AUX_XMEM_BAR11	vrx320_dsl_address_define.h	4860;"	d
AUX_XMEM_BAR12	vrx320_dsl_address_define.h	4861;"	d
AUX_XMEM_BAR13	vrx320_dsl_address_define.h	4862;"	d
AUX_XMEM_BAR14	vrx320_dsl_address_define.h	4863;"	d
AUX_XMEM_BAR15	vrx320_dsl_address_define.h	4864;"	d
AUX_XMEM_BAR16	vrx320_dsl_address_define.h	4865;"	d
AUX_XMEM_BAR2	vrx320_dsl_address_define.h	4851;"	d
AUX_XMEM_BAR3	vrx320_dsl_address_define.h	4852;"	d
AUX_XMEM_BAR4	vrx320_dsl_address_define.h	4853;"	d
AUX_XMEM_BAR5	vrx320_dsl_address_define.h	4854;"	d
AUX_XMEM_BAR6	vrx320_dsl_address_define.h	4855;"	d
AUX_XMEM_BAR7	vrx320_dsl_address_define.h	4856;"	d
AUX_XMEM_BAR8	vrx320_dsl_address_define.h	4857;"	d
AUX_XMEM_BAR9	vrx320_dsl_address_define.h	4858;"	d
AUX_XMEM_LTEST	vrx320_dsl_address_define.h	4866;"	d
AUX_XRAM_BASE	vrx320_dsl_address_define.h	4823;"	d
AUX_YRAM_BASE	vrx320_dsl_address_define.h	4824;"	d
BEARER_CHANNEL_PER_LINE	vrx320_ptm_main.c	77;"	d	file:
BITS_OF_BUCK_DEPTH	vrx320_a1plus_addr_def.h	791;"	d
BOND_CONF	vrx320_ptm_main.c	90;"	d	file:
BRAM_BASE	vrx320_dsl_address_define.h	148;"	d
BRAM_SIZE	vrx320_dsl_address_define.h	149;"	d
CDMA_DES_DMA_OWN	vrx320_ppe_fw_const.h	83;"	d
CDMA_DES_MIPS_OWN	vrx320_ppe_fw_const.h	82;"	d
CDM_CFG	vrx320_atm_main.c	225;"	d	file:
CDM_CFG	vrx320_ptm_main.c	286;"	d	file:
CDM_CFG_RAM0_SET	vrx320_atm_main.c	228;"	d	file:
CDM_CFG_RAM0_SET	vrx320_ptm_main.c	289;"	d	file:
CDM_CFG_RAM1_SET	vrx320_atm_main.c	227;"	d	file:
CDM_CFG_RAM1_SET	vrx320_ptm_main.c	288;"	d	file:
CDM_CODE_MEMORY	vrx320_common.h	103;"	d
CDM_CODE_MEMORYn_DWLEN	vrx320_common.h	116;"	d
CDM_DATA_MEMORY	vrx320_common.h	104;"	d
CDM_DATA_MEMORY_DWLEN	vrx320_common.h	117;"	d
CELL_SIZE	vrx320_atm_datapath.c	205;"	d	file:
CFG_WRX_HTUTS	vrx320_atm_main.c	46;"	d	file:
CFLAGS	Makefile	/^  export CFLAGS=$/;"	m
CGU_CLKFSR	vrx320_atm_datapath.c	194;"	d	file:
CGU_CLKFSR	vrx320_atm_main.c	317;"	d	file:
CGU_CLKFSR	vrx320_ptm_main.c	120;"	d	file:
CGU_CLKFSR	vrx320_ptm_qos.c	70;"	d	file:
CONFIG_DEBUG_SECTION_MISMATCH	Makefile	/^  export CONFIG_DEBUG_SECTION_MISMATCH=1$/;"	m
CONFIG_IFXMIPS_DSL_CPE_MEI	vrx320_common.h	43;"	d
CONFIG_LTQ_PPA_QOS_RATE_SHAPING	lantiq_wrapper.h	7;"	d
CONFIG_LTQ_PPA_QOS_WFQ	lantiq_wrapper.h	6;"	d
CONST_HASH_BUCKET_NO	vrx320_a1plus_addr_def.h	793;"	d
CONST_HASH_BUCKET_SIZE	vrx320_a1plus_addr_def.h	792;"	d
CONST_IPV6_CNV_TBL_SIZE	vrx320_a1plus_addr_def.h	795;"	d
CPHYSADDR	lantiq_wrapper.h	17;"	d
CPU_TO_WAN_OAM_TX_DESC_BASE	vrx320_atm_datapath.c	97;"	d	file:
CPU_TO_WAN_TX_DESC_BASE	vrx320_atm_datapath.c	95;"	d	file:
CPU_TO_WAN_TX_DESC_BASE	vrx320_atm_datapath.c	99;"	d	file:
CPU_TO_WAN_TX_DESC_BASE	vrx320_ptm_datapath.c	76;"	d	file:
CPU_TO_WAN_TX_DESC_NUM	vrx320_atm_datapath.c	102;"	d	file:
CPU_TO_WAN_TX_DESC_NUM	vrx320_ptm_datapath.c	77;"	d	file:
CPU_TO_WAN_TX_DESC_PPE_BASE	vrx320_atm_main.c	2000;"	d	file:
CPU_TO_WAN_TX_DESC_PPE_BASE	vrx320_ptm_main.c	3665;"	d	file:
CRI_AMASK0_RX	vrx320_dsl_address_define.h	4637;"	d
CRI_AMASK0_RX_DEFAULT	vrx320_dsl_address_define.h	4640;"	d
CRI_AMASK0_RX_FMASK	vrx320_dsl_address_define.h	4641;"	d
CRI_AMASK0_RX_MASK	vrx320_dsl_address_define.h	4639;"	d
CRI_AMASK0_RX_WMASK	vrx320_dsl_address_define.h	4638;"	d
CRI_AMASK0_TX	vrx320_dsl_address_define.h	4632;"	d
CRI_AMASK0_TX_DEFAULT	vrx320_dsl_address_define.h	4635;"	d
CRI_AMASK0_TX_FMASK	vrx320_dsl_address_define.h	4636;"	d
CRI_AMASK0_TX_MASK	vrx320_dsl_address_define.h	4634;"	d
CRI_AMASK0_TX_WMASK	vrx320_dsl_address_define.h	4633;"	d
CRI_AMASK1_RX	vrx320_dsl_address_define.h	4647;"	d
CRI_AMASK1_RX_DEFAULT	vrx320_dsl_address_define.h	4650;"	d
CRI_AMASK1_RX_FMASK	vrx320_dsl_address_define.h	4651;"	d
CRI_AMASK1_RX_MASK	vrx320_dsl_address_define.h	4649;"	d
CRI_AMASK1_RX_WMASK	vrx320_dsl_address_define.h	4648;"	d
CRI_AMASK1_TX	vrx320_dsl_address_define.h	4642;"	d
CRI_AMASK1_TX_DEFAULT	vrx320_dsl_address_define.h	4645;"	d
CRI_AMASK1_TX_FMASK	vrx320_dsl_address_define.h	4646;"	d
CRI_AMASK1_TX_MASK	vrx320_dsl_address_define.h	4644;"	d
CRI_AMASK1_TX_WMASK	vrx320_dsl_address_define.h	4643;"	d
CRI_CCR	vrx320_dsl_address_define.h	4457;"	d
CRI_CCR_DEFAULT	vrx320_dsl_address_define.h	4460;"	d
CRI_CCR_FMASK	vrx320_dsl_address_define.h	4461;"	d
CRI_CCR_MASK	vrx320_dsl_address_define.h	4459;"	d
CRI_CCR_WMASK	vrx320_dsl_address_define.h	4458;"	d
CRI_EVENT	vrx320_dsl_address_define.h	4657;"	d
CRI_EVENT_DEFAULT	vrx320_dsl_address_define.h	4660;"	d
CRI_EVENT_FMASK	vrx320_dsl_address_define.h	4661;"	d
CRI_EVENT_MASK	vrx320_dsl_address_define.h	4659;"	d
CRI_EVENT_WMASK	vrx320_dsl_address_define.h	4658;"	d
CRI_FCIMASK2_RX	vrx320_dsl_address_define.h	4772;"	d
CRI_FCIMASK2_RX_DEFAULT	vrx320_dsl_address_define.h	4775;"	d
CRI_FCIMASK2_RX_FMASK	vrx320_dsl_address_define.h	4776;"	d
CRI_FCIMASK2_RX_MASK	vrx320_dsl_address_define.h	4774;"	d
CRI_FCIMASK2_RX_WMASK	vrx320_dsl_address_define.h	4773;"	d
CRI_FCIMASK2_TX	vrx320_dsl_address_define.h	4767;"	d
CRI_FCIMASK2_TX_DEFAULT	vrx320_dsl_address_define.h	4770;"	d
CRI_FCIMASK2_TX_FMASK	vrx320_dsl_address_define.h	4771;"	d
CRI_FCIMASK2_TX_MASK	vrx320_dsl_address_define.h	4769;"	d
CRI_FCIMASK2_TX_WMASK	vrx320_dsl_address_define.h	4768;"	d
CRI_FCIMASK3_RX	vrx320_dsl_address_define.h	4782;"	d
CRI_FCIMASK3_RX_DEFAULT	vrx320_dsl_address_define.h	4785;"	d
CRI_FCIMASK3_RX_FMASK	vrx320_dsl_address_define.h	4786;"	d
CRI_FCIMASK3_RX_MASK	vrx320_dsl_address_define.h	4784;"	d
CRI_FCIMASK3_RX_WMASK	vrx320_dsl_address_define.h	4783;"	d
CRI_FCIMASK3_TX	vrx320_dsl_address_define.h	4777;"	d
CRI_FCIMASK3_TX_DEFAULT	vrx320_dsl_address_define.h	4780;"	d
CRI_FCIMASK3_TX_FMASK	vrx320_dsl_address_define.h	4781;"	d
CRI_FCIMASK3_TX_MASK	vrx320_dsl_address_define.h	4779;"	d
CRI_FCIMASK3_TX_WMASK	vrx320_dsl_address_define.h	4778;"	d
CRI_FCISTATUS2	vrx320_dsl_address_define.h	4787;"	d
CRI_FCISTATUS2_DEFAULT	vrx320_dsl_address_define.h	4790;"	d
CRI_FCISTATUS2_FMASK	vrx320_dsl_address_define.h	4791;"	d
CRI_FCISTATUS2_MASK	vrx320_dsl_address_define.h	4789;"	d
CRI_FCISTATUS2_WMASK	vrx320_dsl_address_define.h	4788;"	d
CRI_FCISTATUS3	vrx320_dsl_address_define.h	4792;"	d
CRI_FCISTATUS3_DEFAULT	vrx320_dsl_address_define.h	4795;"	d
CRI_FCISTATUS3_FMASK	vrx320_dsl_address_define.h	4796;"	d
CRI_FCISTATUS3_MASK	vrx320_dsl_address_define.h	4794;"	d
CRI_FCISTATUS3_WMASK	vrx320_dsl_address_define.h	4793;"	d
CRI_GLOBAL	vrx320_dsl_address_define.h	4454;"	d
CRI_MASK0_RX	vrx320_dsl_address_define.h	4607;"	d
CRI_MASK0_RX_DEFAULT	vrx320_dsl_address_define.h	4610;"	d
CRI_MASK0_RX_FMASK	vrx320_dsl_address_define.h	4611;"	d
CRI_MASK0_RX_MASK	vrx320_dsl_address_define.h	4609;"	d
CRI_MASK0_RX_WMASK	vrx320_dsl_address_define.h	4608;"	d
CRI_MASK0_TX	vrx320_dsl_address_define.h	4602;"	d
CRI_MASK0_TX_DEFAULT	vrx320_dsl_address_define.h	4605;"	d
CRI_MASK0_TX_FMASK	vrx320_dsl_address_define.h	4606;"	d
CRI_MASK0_TX_MASK	vrx320_dsl_address_define.h	4604;"	d
CRI_MASK0_TX_WMASK	vrx320_dsl_address_define.h	4603;"	d
CRI_MASK1_RX	vrx320_dsl_address_define.h	4617;"	d
CRI_MASK1_RX_DEFAULT	vrx320_dsl_address_define.h	4620;"	d
CRI_MASK1_RX_FMASK	vrx320_dsl_address_define.h	4621;"	d
CRI_MASK1_RX_MASK	vrx320_dsl_address_define.h	4619;"	d
CRI_MASK1_RX_WMASK	vrx320_dsl_address_define.h	4618;"	d
CRI_MASK1_TX	vrx320_dsl_address_define.h	4612;"	d
CRI_MASK1_TX_DEFAULT	vrx320_dsl_address_define.h	4615;"	d
CRI_MASK1_TX_FMASK	vrx320_dsl_address_define.h	4616;"	d
CRI_MASK1_TX_MASK	vrx320_dsl_address_define.h	4614;"	d
CRI_MASK1_TX_WMASK	vrx320_dsl_address_define.h	4613;"	d
CRI_NTRPHASE	vrx320_dsl_address_define.h	4747;"	d
CRI_NTRPHASE_DEFAULT	vrx320_dsl_address_define.h	4750;"	d
CRI_NTRPHASE_FMASK	vrx320_dsl_address_define.h	4751;"	d
CRI_NTRPHASE_MASK	vrx320_dsl_address_define.h	4749;"	d
CRI_NTRPHASE_WMASK	vrx320_dsl_address_define.h	4748;"	d
CRI_NTRSRCFR	vrx320_dsl_address_define.h	4742;"	d
CRI_NTRSRCFR_DEFAULT	vrx320_dsl_address_define.h	4745;"	d
CRI_NTRSRCFR_FMASK	vrx320_dsl_address_define.h	4746;"	d
CRI_NTRSRCFR_MASK	vrx320_dsl_address_define.h	4744;"	d
CRI_NTRSRCFR_WMASK	vrx320_dsl_address_define.h	4743;"	d
CRI_NTR_CO_CTRL	vrx320_dsl_address_define.h	4752;"	d
CRI_NTR_CO_CTRL_DEFAULT	vrx320_dsl_address_define.h	4755;"	d
CRI_NTR_CO_CTRL_FMASK	vrx320_dsl_address_define.h	4756;"	d
CRI_NTR_CO_CTRL_MASK	vrx320_dsl_address_define.h	4754;"	d
CRI_NTR_CO_CTRL_WMASK	vrx320_dsl_address_define.h	4753;"	d
CRI_NTR_CO_PERP_DENOM	vrx320_dsl_address_define.h	4762;"	d
CRI_NTR_CO_PERP_DENOM_DEFAULT	vrx320_dsl_address_define.h	4765;"	d
CRI_NTR_CO_PERP_DENOM_FMASK	vrx320_dsl_address_define.h	4766;"	d
CRI_NTR_CO_PERP_DENOM_MASK	vrx320_dsl_address_define.h	4764;"	d
CRI_NTR_CO_PERP_DENOM_WMASK	vrx320_dsl_address_define.h	4763;"	d
CRI_NTR_CO_PERP_NUM	vrx320_dsl_address_define.h	4757;"	d
CRI_NTR_CO_PERP_NUM_DEFAULT	vrx320_dsl_address_define.h	4760;"	d
CRI_NTR_CO_PERP_NUM_FMASK	vrx320_dsl_address_define.h	4761;"	d
CRI_NTR_CO_PERP_NUM_MASK	vrx320_dsl_address_define.h	4759;"	d
CRI_NTR_CO_PERP_NUM_WMASK	vrx320_dsl_address_define.h	4758;"	d
CRI_NTR_CPE_CTRL	vrx320_dsl_address_define.h	4737;"	d
CRI_NTR_CPE_CTRL_DEFAULT	vrx320_dsl_address_define.h	4740;"	d
CRI_NTR_CPE_CTRL_FMASK	vrx320_dsl_address_define.h	4741;"	d
CRI_NTR_CPE_CTRL_MASK	vrx320_dsl_address_define.h	4739;"	d
CRI_NTR_CPE_CTRL_WMASK	vrx320_dsl_address_define.h	4738;"	d
CRI_PORT_MODE	vrx320_dsl_address_define.h	4467;"	d
CRI_PORT_MODE_DEFAULT	vrx320_dsl_address_define.h	4470;"	d
CRI_PORT_MODE_FMASK	vrx320_dsl_address_define.h	4471;"	d
CRI_PORT_MODE_MASK	vrx320_dsl_address_define.h	4469;"	d
CRI_PORT_MODE_WMASK	vrx320_dsl_address_define.h	4468;"	d
CRI_RST	vrx320_dsl_address_define.h	4462;"	d
CRI_RST_DEFAULT	vrx320_dsl_address_define.h	4465;"	d
CRI_RST_FMASK	vrx320_dsl_address_define.h	4466;"	d
CRI_RST_MASK	vrx320_dsl_address_define.h	4464;"	d
CRI_RST_WMASK	vrx320_dsl_address_define.h	4463;"	d
CRI_RXGP0_CTL	vrx320_dsl_address_define.h	4562;"	d
CRI_RXGP0_CTL_DEFAULT	vrx320_dsl_address_define.h	4565;"	d
CRI_RXGP0_CTL_FMASK	vrx320_dsl_address_define.h	4566;"	d
CRI_RXGP0_CTL_MASK	vrx320_dsl_address_define.h	4564;"	d
CRI_RXGP0_CTL_WMASK	vrx320_dsl_address_define.h	4563;"	d
CRI_RXGP0_VAL	vrx320_dsl_address_define.h	4582;"	d
CRI_RXGP0_VAL_DEFAULT	vrx320_dsl_address_define.h	4585;"	d
CRI_RXGP0_VAL_FMASK	vrx320_dsl_address_define.h	4586;"	d
CRI_RXGP0_VAL_MASK	vrx320_dsl_address_define.h	4584;"	d
CRI_RXGP0_VAL_WMASK	vrx320_dsl_address_define.h	4583;"	d
CRI_RXGP1_CTL	vrx320_dsl_address_define.h	4567;"	d
CRI_RXGP1_CTL_DEFAULT	vrx320_dsl_address_define.h	4570;"	d
CRI_RXGP1_CTL_FMASK	vrx320_dsl_address_define.h	4571;"	d
CRI_RXGP1_CTL_MASK	vrx320_dsl_address_define.h	4569;"	d
CRI_RXGP1_CTL_WMASK	vrx320_dsl_address_define.h	4568;"	d
CRI_RXGP1_VAL	vrx320_dsl_address_define.h	4587;"	d
CRI_RXGP1_VAL_DEFAULT	vrx320_dsl_address_define.h	4590;"	d
CRI_RXGP1_VAL_FMASK	vrx320_dsl_address_define.h	4591;"	d
CRI_RXGP1_VAL_MASK	vrx320_dsl_address_define.h	4589;"	d
CRI_RXGP1_VAL_WMASK	vrx320_dsl_address_define.h	4588;"	d
CRI_RX_ATSLOT0	vrx320_dsl_address_define.h	4552;"	d
CRI_RX_ATSLOT0_DEFAULT	vrx320_dsl_address_define.h	4555;"	d
CRI_RX_ATSLOT0_FMASK	vrx320_dsl_address_define.h	4556;"	d
CRI_RX_ATSLOT0_MASK	vrx320_dsl_address_define.h	4554;"	d
CRI_RX_ATSLOT0_WMASK	vrx320_dsl_address_define.h	4553;"	d
CRI_RX_ATSLOT1	vrx320_dsl_address_define.h	4557;"	d
CRI_RX_ATSLOT1_DEFAULT	vrx320_dsl_address_define.h	4560;"	d
CRI_RX_ATSLOT1_FMASK	vrx320_dsl_address_define.h	4561;"	d
CRI_RX_ATSLOT1_MASK	vrx320_dsl_address_define.h	4559;"	d
CRI_RX_ATSLOT1_WMASK	vrx320_dsl_address_define.h	4558;"	d
CRI_RX_ATSLOTC_A	vrx320_dsl_address_define.h	4542;"	d
CRI_RX_ATSLOTC_A_DEFAULT	vrx320_dsl_address_define.h	4545;"	d
CRI_RX_ATSLOTC_A_FMASK	vrx320_dsl_address_define.h	4546;"	d
CRI_RX_ATSLOTC_A_MASK	vrx320_dsl_address_define.h	4544;"	d
CRI_RX_ATSLOTC_A_WMASK	vrx320_dsl_address_define.h	4543;"	d
CRI_RX_ATSLOTC_B	vrx320_dsl_address_define.h	4547;"	d
CRI_RX_ATSLOTC_B_DEFAULT	vrx320_dsl_address_define.h	4550;"	d
CRI_RX_ATSLOTC_B_FMASK	vrx320_dsl_address_define.h	4551;"	d
CRI_RX_ATSLOTC_B_MASK	vrx320_dsl_address_define.h	4549;"	d
CRI_RX_ATSLOTC_B_WMASK	vrx320_dsl_address_define.h	4548;"	d
CRI_RX_FFT_CTL	vrx320_dsl_address_define.h	4702;"	d
CRI_RX_FFT_CTL_DEFAULT	vrx320_dsl_address_define.h	4705;"	d
CRI_RX_FFT_CTL_FMASK	vrx320_dsl_address_define.h	4706;"	d
CRI_RX_FFT_CTL_MASK	vrx320_dsl_address_define.h	4704;"	d
CRI_RX_FFT_CTL_WMASK	vrx320_dsl_address_define.h	4703;"	d
CRI_RX_FFT_STALL_CTL	vrx320_dsl_address_define.h	4732;"	d
CRI_RX_FFT_STALL_CTL_DEFAULT	vrx320_dsl_address_define.h	4735;"	d
CRI_RX_FFT_STALL_CTL_FMASK	vrx320_dsl_address_define.h	4736;"	d
CRI_RX_FFT_STALL_CTL_MASK	vrx320_dsl_address_define.h	4734;"	d
CRI_RX_FFT_STALL_CTL_WMASK	vrx320_dsl_address_define.h	4733;"	d
CRI_RX_PMS_CTL	vrx320_dsl_address_define.h	4717;"	d
CRI_RX_PMS_CTL_DEFAULT	vrx320_dsl_address_define.h	4720;"	d
CRI_RX_PMS_CTL_FMASK	vrx320_dsl_address_define.h	4721;"	d
CRI_RX_PMS_CTL_MASK	vrx320_dsl_address_define.h	4719;"	d
CRI_RX_PMS_CTL_WMASK	vrx320_dsl_address_define.h	4718;"	d
CRI_RX_QTP_CTL	vrx320_dsl_address_define.h	4712;"	d
CRI_RX_QTP_CTL_DEFAULT	vrx320_dsl_address_define.h	4715;"	d
CRI_RX_QTP_CTL_FMASK	vrx320_dsl_address_define.h	4716;"	d
CRI_RX_QTP_CTL_MASK	vrx320_dsl_address_define.h	4714;"	d
CRI_RX_QTP_CTL_WMASK	vrx320_dsl_address_define.h	4713;"	d
CRI_RX_QT_CTL	vrx320_dsl_address_define.h	4707;"	d
CRI_RX_QT_CTL_DEFAULT	vrx320_dsl_address_define.h	4710;"	d
CRI_RX_QT_CTL_FMASK	vrx320_dsl_address_define.h	4711;"	d
CRI_RX_QT_CTL_MASK	vrx320_dsl_address_define.h	4709;"	d
CRI_RX_QT_CTL_WMASK	vrx320_dsl_address_define.h	4708;"	d
CRI_RX_QT_STALL	vrx320_dsl_address_define.h	4727;"	d
CRI_RX_QT_STALL_DEFAULT	vrx320_dsl_address_define.h	4730;"	d
CRI_RX_QT_STALL_FMASK	vrx320_dsl_address_define.h	4731;"	d
CRI_RX_QT_STALL_MASK	vrx320_dsl_address_define.h	4729;"	d
CRI_RX_QT_STALL_WMASK	vrx320_dsl_address_define.h	4728;"	d
CRI_RX_TIMER	vrx320_dsl_address_define.h	4672;"	d
CRI_RX_TIMER_CTL	vrx320_dsl_address_define.h	4677;"	d
CRI_RX_TIMER_CTL_DEFAULT	vrx320_dsl_address_define.h	4680;"	d
CRI_RX_TIMER_CTL_FMASK	vrx320_dsl_address_define.h	4681;"	d
CRI_RX_TIMER_CTL_MASK	vrx320_dsl_address_define.h	4679;"	d
CRI_RX_TIMER_CTL_WMASK	vrx320_dsl_address_define.h	4678;"	d
CRI_RX_TIMER_DEFAULT	vrx320_dsl_address_define.h	4675;"	d
CRI_RX_TIMER_FMASK	vrx320_dsl_address_define.h	4676;"	d
CRI_RX_TIMER_MASK	vrx320_dsl_address_define.h	4674;"	d
CRI_RX_TIMER_WMASK	vrx320_dsl_address_define.h	4673;"	d
CRI_RX_TSLOT0	vrx320_dsl_address_define.h	4512;"	d
CRI_RX_TSLOT0_DEFAULT	vrx320_dsl_address_define.h	4515;"	d
CRI_RX_TSLOT0_FMASK	vrx320_dsl_address_define.h	4516;"	d
CRI_RX_TSLOT0_MASK	vrx320_dsl_address_define.h	4514;"	d
CRI_RX_TSLOT0_WMASK	vrx320_dsl_address_define.h	4513;"	d
CRI_RX_TSLOT1	vrx320_dsl_address_define.h	4517;"	d
CRI_RX_TSLOT1_DEFAULT	vrx320_dsl_address_define.h	4520;"	d
CRI_RX_TSLOT1_FMASK	vrx320_dsl_address_define.h	4521;"	d
CRI_RX_TSLOT1_MASK	vrx320_dsl_address_define.h	4519;"	d
CRI_RX_TSLOT1_WMASK	vrx320_dsl_address_define.h	4518;"	d
CRI_RX_TSLOTC_A	vrx320_dsl_address_define.h	4502;"	d
CRI_RX_TSLOTC_A_DEFAULT	vrx320_dsl_address_define.h	4505;"	d
CRI_RX_TSLOTC_A_FMASK	vrx320_dsl_address_define.h	4506;"	d
CRI_RX_TSLOTC_A_MASK	vrx320_dsl_address_define.h	4504;"	d
CRI_RX_TSLOTC_A_WMASK	vrx320_dsl_address_define.h	4503;"	d
CRI_RX_TSLOTC_B	vrx320_dsl_address_define.h	4507;"	d
CRI_RX_TSLOTC_B_DEFAULT	vrx320_dsl_address_define.h	4510;"	d
CRI_RX_TSLOTC_B_FMASK	vrx320_dsl_address_define.h	4511;"	d
CRI_RX_TSLOTC_B_MASK	vrx320_dsl_address_define.h	4509;"	d
CRI_RX_TSLOTC_B_WMASK	vrx320_dsl_address_define.h	4508;"	d
CRI_STATUS0	vrx320_dsl_address_define.h	4622;"	d
CRI_STATUS0_DEFAULT	vrx320_dsl_address_define.h	4625;"	d
CRI_STATUS0_FMASK	vrx320_dsl_address_define.h	4626;"	d
CRI_STATUS0_MASK	vrx320_dsl_address_define.h	4624;"	d
CRI_STATUS0_WMASK	vrx320_dsl_address_define.h	4623;"	d
CRI_STATUS1	vrx320_dsl_address_define.h	4627;"	d
CRI_STATUS1_DEFAULT	vrx320_dsl_address_define.h	4630;"	d
CRI_STATUS1_FMASK	vrx320_dsl_address_define.h	4631;"	d
CRI_STATUS1_MASK	vrx320_dsl_address_define.h	4629;"	d
CRI_STATUS1_WMASK	vrx320_dsl_address_define.h	4628;"	d
CRI_TSC_CTRL	vrx320_dsl_address_define.h	4472;"	d
CRI_TSC_CTRL_DEFAULT	vrx320_dsl_address_define.h	4475;"	d
CRI_TSC_CTRL_FMASK	vrx320_dsl_address_define.h	4476;"	d
CRI_TSC_CTRL_MASK	vrx320_dsl_address_define.h	4474;"	d
CRI_TSC_CTRL_WMASK	vrx320_dsl_address_define.h	4473;"	d
CRI_TSC_STATUS	vrx320_dsl_address_define.h	4477;"	d
CRI_TSC_STATUS_DEFAULT	vrx320_dsl_address_define.h	4480;"	d
CRI_TSC_STATUS_FMASK	vrx320_dsl_address_define.h	4481;"	d
CRI_TSC_STATUS_MASK	vrx320_dsl_address_define.h	4479;"	d
CRI_TSC_STATUS_WMASK	vrx320_dsl_address_define.h	4478;"	d
CRI_TXGP0_CTL	vrx320_dsl_address_define.h	4572;"	d
CRI_TXGP0_CTL_DEFAULT	vrx320_dsl_address_define.h	4575;"	d
CRI_TXGP0_CTL_FMASK	vrx320_dsl_address_define.h	4576;"	d
CRI_TXGP0_CTL_MASK	vrx320_dsl_address_define.h	4574;"	d
CRI_TXGP0_CTL_WMASK	vrx320_dsl_address_define.h	4573;"	d
CRI_TXGP0_MCNT	vrx320_dsl_address_define.h	4592;"	d
CRI_TXGP0_MCNT_DEFAULT	vrx320_dsl_address_define.h	4595;"	d
CRI_TXGP0_MCNT_FMASK	vrx320_dsl_address_define.h	4596;"	d
CRI_TXGP0_MCNT_MASK	vrx320_dsl_address_define.h	4594;"	d
CRI_TXGP0_MCNT_WMASK	vrx320_dsl_address_define.h	4593;"	d
CRI_TXGP1_CTL	vrx320_dsl_address_define.h	4577;"	d
CRI_TXGP1_CTL_DEFAULT	vrx320_dsl_address_define.h	4580;"	d
CRI_TXGP1_CTL_FMASK	vrx320_dsl_address_define.h	4581;"	d
CRI_TXGP1_CTL_MASK	vrx320_dsl_address_define.h	4579;"	d
CRI_TXGP1_CTL_WMASK	vrx320_dsl_address_define.h	4578;"	d
CRI_TXGP1_MCNT	vrx320_dsl_address_define.h	4597;"	d
CRI_TXGP1_MCNT_DEFAULT	vrx320_dsl_address_define.h	4600;"	d
CRI_TXGP1_MCNT_FMASK	vrx320_dsl_address_define.h	4601;"	d
CRI_TXGP1_MCNT_MASK	vrx320_dsl_address_define.h	4599;"	d
CRI_TXGP1_MCNT_WMASK	vrx320_dsl_address_define.h	4598;"	d
CRI_TX_ATSLOT0	vrx320_dsl_address_define.h	4532;"	d
CRI_TX_ATSLOT0_DEFAULT	vrx320_dsl_address_define.h	4535;"	d
CRI_TX_ATSLOT0_FMASK	vrx320_dsl_address_define.h	4536;"	d
CRI_TX_ATSLOT0_MASK	vrx320_dsl_address_define.h	4534;"	d
CRI_TX_ATSLOT0_WMASK	vrx320_dsl_address_define.h	4533;"	d
CRI_TX_ATSLOT1	vrx320_dsl_address_define.h	4537;"	d
CRI_TX_ATSLOT1_DEFAULT	vrx320_dsl_address_define.h	4540;"	d
CRI_TX_ATSLOT1_FMASK	vrx320_dsl_address_define.h	4541;"	d
CRI_TX_ATSLOT1_MASK	vrx320_dsl_address_define.h	4539;"	d
CRI_TX_ATSLOT1_WMASK	vrx320_dsl_address_define.h	4538;"	d
CRI_TX_ATSLOTC_A	vrx320_dsl_address_define.h	4522;"	d
CRI_TX_ATSLOTC_A_DEFAULT	vrx320_dsl_address_define.h	4525;"	d
CRI_TX_ATSLOTC_A_FMASK	vrx320_dsl_address_define.h	4526;"	d
CRI_TX_ATSLOTC_A_MASK	vrx320_dsl_address_define.h	4524;"	d
CRI_TX_ATSLOTC_A_WMASK	vrx320_dsl_address_define.h	4523;"	d
CRI_TX_ATSLOTC_B	vrx320_dsl_address_define.h	4527;"	d
CRI_TX_ATSLOTC_B_DEFAULT	vrx320_dsl_address_define.h	4530;"	d
CRI_TX_ATSLOTC_B_FMASK	vrx320_dsl_address_define.h	4531;"	d
CRI_TX_ATSLOTC_B_MASK	vrx320_dsl_address_define.h	4529;"	d
CRI_TX_ATSLOTC_B_WMASK	vrx320_dsl_address_define.h	4528;"	d
CRI_TX_IFFT_CTL	vrx320_dsl_address_define.h	4697;"	d
CRI_TX_IFFT_CTL_DEFAULT	vrx320_dsl_address_define.h	4700;"	d
CRI_TX_IFFT_CTL_FMASK	vrx320_dsl_address_define.h	4701;"	d
CRI_TX_IFFT_CTL_MASK	vrx320_dsl_address_define.h	4699;"	d
CRI_TX_IFFT_CTL_WMASK	vrx320_dsl_address_define.h	4698;"	d
CRI_TX_PMS_CTL	vrx320_dsl_address_define.h	4682;"	d
CRI_TX_PMS_CTL_DEFAULT	vrx320_dsl_address_define.h	4685;"	d
CRI_TX_PMS_CTL_FMASK	vrx320_dsl_address_define.h	4686;"	d
CRI_TX_PMS_CTL_MASK	vrx320_dsl_address_define.h	4684;"	d
CRI_TX_PMS_CTL_WMASK	vrx320_dsl_address_define.h	4683;"	d
CRI_TX_QTP_CTL	vrx320_dsl_address_define.h	4687;"	d
CRI_TX_QTP_CTL_DEFAULT	vrx320_dsl_address_define.h	4690;"	d
CRI_TX_QTP_CTL_FMASK	vrx320_dsl_address_define.h	4691;"	d
CRI_TX_QTP_CTL_MASK	vrx320_dsl_address_define.h	4689;"	d
CRI_TX_QTP_CTL_WMASK	vrx320_dsl_address_define.h	4688;"	d
CRI_TX_QT_CTL	vrx320_dsl_address_define.h	4692;"	d
CRI_TX_QT_CTL_DEFAULT	vrx320_dsl_address_define.h	4695;"	d
CRI_TX_QT_CTL_FMASK	vrx320_dsl_address_define.h	4696;"	d
CRI_TX_QT_CTL_MASK	vrx320_dsl_address_define.h	4694;"	d
CRI_TX_QT_CTL_WMASK	vrx320_dsl_address_define.h	4693;"	d
CRI_TX_QT_STALL	vrx320_dsl_address_define.h	4722;"	d
CRI_TX_QT_STALL_DEFAULT	vrx320_dsl_address_define.h	4725;"	d
CRI_TX_QT_STALL_FMASK	vrx320_dsl_address_define.h	4726;"	d
CRI_TX_QT_STALL_MASK	vrx320_dsl_address_define.h	4724;"	d
CRI_TX_QT_STALL_WMASK	vrx320_dsl_address_define.h	4723;"	d
CRI_TX_TIMER	vrx320_dsl_address_define.h	4662;"	d
CRI_TX_TIMER_CTL	vrx320_dsl_address_define.h	4667;"	d
CRI_TX_TIMER_CTL_DEFAULT	vrx320_dsl_address_define.h	4670;"	d
CRI_TX_TIMER_CTL_FMASK	vrx320_dsl_address_define.h	4671;"	d
CRI_TX_TIMER_CTL_MASK	vrx320_dsl_address_define.h	4669;"	d
CRI_TX_TIMER_CTL_WMASK	vrx320_dsl_address_define.h	4668;"	d
CRI_TX_TIMER_DEFAULT	vrx320_dsl_address_define.h	4665;"	d
CRI_TX_TIMER_FMASK	vrx320_dsl_address_define.h	4666;"	d
CRI_TX_TIMER_MASK	vrx320_dsl_address_define.h	4664;"	d
CRI_TX_TIMER_WMASK	vrx320_dsl_address_define.h	4663;"	d
CRI_TX_TSLOT0	vrx320_dsl_address_define.h	4492;"	d
CRI_TX_TSLOT0_DEFAULT	vrx320_dsl_address_define.h	4495;"	d
CRI_TX_TSLOT0_FMASK	vrx320_dsl_address_define.h	4496;"	d
CRI_TX_TSLOT0_MASK	vrx320_dsl_address_define.h	4494;"	d
CRI_TX_TSLOT0_WMASK	vrx320_dsl_address_define.h	4493;"	d
CRI_TX_TSLOT1	vrx320_dsl_address_define.h	4497;"	d
CRI_TX_TSLOT1_DEFAULT	vrx320_dsl_address_define.h	4500;"	d
CRI_TX_TSLOT1_FMASK	vrx320_dsl_address_define.h	4501;"	d
CRI_TX_TSLOT1_MASK	vrx320_dsl_address_define.h	4499;"	d
CRI_TX_TSLOT1_WMASK	vrx320_dsl_address_define.h	4498;"	d
CRI_TX_TSLOTC_A	vrx320_dsl_address_define.h	4482;"	d
CRI_TX_TSLOTC_A_DEFAULT	vrx320_dsl_address_define.h	4485;"	d
CRI_TX_TSLOTC_A_FMASK	vrx320_dsl_address_define.h	4486;"	d
CRI_TX_TSLOTC_A_MASK	vrx320_dsl_address_define.h	4484;"	d
CRI_TX_TSLOTC_A_WMASK	vrx320_dsl_address_define.h	4483;"	d
CRI_TX_TSLOTC_B	vrx320_dsl_address_define.h	4487;"	d
CRI_TX_TSLOTC_B_DEFAULT	vrx320_dsl_address_define.h	4490;"	d
CRI_TX_TSLOTC_B_FMASK	vrx320_dsl_address_define.h	4491;"	d
CRI_TX_TSLOTC_B_MASK	vrx320_dsl_address_define.h	4489;"	d
CRI_TX_TSLOTC_B_WMASK	vrx320_dsl_address_define.h	4488;"	d
CRI_UPDCTL	vrx320_dsl_address_define.h	4652;"	d
CRI_UPDCTL_DEFAULT	vrx320_dsl_address_define.h	4655;"	d
CRI_UPDCTL_FMASK	vrx320_dsl_address_define.h	4656;"	d
CRI_UPDCTL_MASK	vrx320_dsl_address_define.h	4654;"	d
CRI_UPDCTL_WMASK	vrx320_dsl_address_define.h	4653;"	d
DBG_CTRL_RESTART	vrx320_atm_main.c	238;"	d	file:
DBG_CTRL_RESTART	vrx320_ptm_main.c	299;"	d	file:
DBG_CTRL_STOP	vrx320_atm_main.c	239;"	d	file:
DBG_CTRL_STOP	vrx320_ptm_main.c	300;"	d	file:
DBG_ENABLE_MASK_ALL	vrx320_common.h	86;"	d
DBG_ENABLE_MASK_ASSERT	vrx320_common.h	79;"	d
DBG_ENABLE_MASK_DEBUG_PRINT	vrx320_common.h	78;"	d
DBG_ENABLE_MASK_DUMP_FLAG_HEADER	vrx320_common.h	82;"	d
DBG_ENABLE_MASK_DUMP_INIT	vrx320_common.h	83;"	d
DBG_ENABLE_MASK_DUMP_QOS	vrx320_common.h	84;"	d
DBG_ENABLE_MASK_DUMP_SKB_RX	vrx320_common.h	80;"	d
DBG_ENABLE_MASK_DUMP_SKB_TX	vrx320_common.h	81;"	d
DBG_ENABLE_MASK_ERR	vrx320_common.h	77;"	d
DBG_ENABLE_MASK_MAC_SWAP	vrx320_common.h	85;"	d
DEBUG_BONDING_PROC	vrx320_ptm_main.c	69;"	d	file:
DEBUG_DUMP_SKB	vrx320_common.h	34;"	d
DEBUG_QOS	vrx320_common.h	38;"	d
DEBUG_SKB_SWAP	vrx320_common.h	28;"	d
DEBUG_SWAP_MAC	vrx320_common.h	36;"	d
DEFAULT_RX_HUNT_BITTH	vrx320_atm_datapath.c	212;"	d	file:
DES_READ	vrx320_ppe_fw_const.h	35;"	d
DES_SYNC_READ_DES_NUM	vrx320_ppe_fw_const.h	22;"	d
DES_SYNC_READ_DW_NUM	vrx320_ppe_fw_const.h	17;"	d
DES_SYNC_READ_DW_NUM	vrx320_ppe_fw_const.h	23;"	d
DES_WRITE_DW0	vrx320_ppe_fw_const.h	33;"	d
DES_WRITE_DW1	vrx320_ppe_fw_const.h	34;"	d
DFE_BASE_ADDR	vrx320_dsl_address_define.h	12;"	d
DFE_BASE_ADDR	vrx320_dsl_address_define.h	14;"	d
DMA_ALIGNMENT	vrx320_atm_datapath.c	200;"	d	file:
DMA_ALIGNMENT	vrx320_ppe_atm_init.c	57;"	d	file:
DMA_ALIGNMENT	vrx320_ppe_ptm_init.c	43;"	d	file:
DMA_ALIGNMENT	vrx320_ptm_datapath.c	71;"	d	file:
DMA_ALIGNMENT_MASK	vrx320_ppe_atm_init.c	58;"	d	file:
DMA_ALIGNMENT_MASK	vrx320_ppe_ptm_init.c	44;"	d	file:
DMA_LENGTH_ALIGN	vrx320_ppe_atm_init.c	59;"	d	file:
DMA_LENGTH_ALIGN	vrx320_ppe_ptm_init.c	45;"	d	file:
DMA_OWN	vrx320_ppe_fw_const.h	138;"	d
DMA_PACKET_SIZE	vrx320_atm_datapath.c	199;"	d	file:
DMA_PACKET_SIZE	vrx320_ptm_datapath.c	70;"	d	file:
DMA_RX_CH1_DESC_PPE_BASE	vrx320_atm_main.c	1997;"	d	file:
DMA_RX_CH1_DESC_PPE_BASE	vrx320_ptm_main.c	3662;"	d	file:
DMA_RX_CH3_DESC_PPE_BASE	vrx320_atm_main.c	1999;"	d	file:
DMA_RX_CH3_DESC_PPE_BASE	vrx320_ptm_main.c	3664;"	d	file:
DOWNSTREAM	vrx320_ppe_fw_const.h	159;"	d
DREG_AR_AIIDLE_CNT0	vrx320_atm_main.c	133;"	d	file:
DREG_AR_AIIDLE_CNT0	vrx320_dsl_address_define.h	3541;"	d
DREG_AR_AIIDLE_CNT0	vrx320_ptm_main.c	180;"	d	file:
DREG_AR_AIIDLE_CNT0_DEFAULT	vrx320_dsl_address_define.h	3544;"	d
DREG_AR_AIIDLE_CNT0_FMASK	vrx320_dsl_address_define.h	3545;"	d
DREG_AR_AIIDLE_CNT0_MASK	vrx320_dsl_address_define.h	3543;"	d
DREG_AR_AIIDLE_CNT0_WMASK	vrx320_dsl_address_define.h	3542;"	d
DREG_AR_AIIDLE_CNT1	vrx320_atm_main.c	134;"	d	file:
DREG_AR_AIIDLE_CNT1	vrx320_dsl_address_define.h	3546;"	d
DREG_AR_AIIDLE_CNT1	vrx320_ptm_main.c	181;"	d	file:
DREG_AR_AIIDLE_CNT1_DEFAULT	vrx320_dsl_address_define.h	3549;"	d
DREG_AR_AIIDLE_CNT1_FMASK	vrx320_dsl_address_define.h	3550;"	d
DREG_AR_AIIDLE_CNT1_MASK	vrx320_dsl_address_define.h	3548;"	d
DREG_AR_AIIDLE_CNT1_WMASK	vrx320_dsl_address_define.h	3547;"	d
DREG_AR_BE_CNT0	vrx320_atm_main.c	135;"	d	file:
DREG_AR_BE_CNT0	vrx320_dsl_address_define.h	3551;"	d
DREG_AR_BE_CNT0	vrx320_ptm_main.c	182;"	d	file:
DREG_AR_BE_CNT0_DEFAULT	vrx320_dsl_address_define.h	3554;"	d
DREG_AR_BE_CNT0_FMASK	vrx320_dsl_address_define.h	3555;"	d
DREG_AR_BE_CNT0_MASK	vrx320_dsl_address_define.h	3553;"	d
DREG_AR_BE_CNT0_WMASK	vrx320_dsl_address_define.h	3552;"	d
DREG_AR_BE_CNT1	vrx320_atm_main.c	136;"	d	file:
DREG_AR_BE_CNT1	vrx320_dsl_address_define.h	3556;"	d
DREG_AR_BE_CNT1	vrx320_ptm_main.c	183;"	d	file:
DREG_AR_BE_CNT1_DEFAULT	vrx320_dsl_address_define.h	3559;"	d
DREG_AR_BE_CNT1_FMASK	vrx320_dsl_address_define.h	3560;"	d
DREG_AR_BE_CNT1_MASK	vrx320_dsl_address_define.h	3558;"	d
DREG_AR_BE_CNT1_WMASK	vrx320_dsl_address_define.h	3557;"	d
DREG_AR_CB_CFG0	vrx320_atm_main.c	113;"	d	file:
DREG_AR_CB_CFG0	vrx320_ptm_main.c	160;"	d	file:
DREG_AR_CB_CFG1	vrx320_atm_main.c	114;"	d	file:
DREG_AR_CB_CFG1	vrx320_ptm_main.c	161;"	d	file:
DREG_AR_CD_CNT0	vrx320_dsl_address_define.h	3571;"	d
DREG_AR_CD_CNT0_DEFAULT	vrx320_dsl_address_define.h	3574;"	d
DREG_AR_CD_CNT0_FMASK	vrx320_dsl_address_define.h	3575;"	d
DREG_AR_CD_CNT0_MASK	vrx320_dsl_address_define.h	3573;"	d
DREG_AR_CD_CNT0_WMASK	vrx320_dsl_address_define.h	3572;"	d
DREG_AR_CD_CNT1	vrx320_dsl_address_define.h	3576;"	d
DREG_AR_CD_CNT1_DEFAULT	vrx320_dsl_address_define.h	3579;"	d
DREG_AR_CD_CNT1_FMASK	vrx320_dsl_address_define.h	3580;"	d
DREG_AR_CD_CNT1_MASK	vrx320_dsl_address_define.h	3578;"	d
DREG_AR_CD_CNT1_WMASK	vrx320_dsl_address_define.h	3577;"	d
DREG_AR_CELL0	vrx320_atm_main.c	129;"	d	file:
DREG_AR_CELL0	vrx320_dsl_address_define.h	3521;"	d
DREG_AR_CELL0	vrx320_ptm_main.c	176;"	d	file:
DREG_AR_CELL0_DEFAULT	vrx320_dsl_address_define.h	3524;"	d
DREG_AR_CELL0_FMASK	vrx320_dsl_address_define.h	3525;"	d
DREG_AR_CELL0_MASK	vrx320_dsl_address_define.h	3523;"	d
DREG_AR_CELL0_WMASK	vrx320_dsl_address_define.h	3522;"	d
DREG_AR_CELL1	vrx320_atm_main.c	130;"	d	file:
DREG_AR_CELL1	vrx320_dsl_address_define.h	3526;"	d
DREG_AR_CELL1	vrx320_ptm_main.c	177;"	d	file:
DREG_AR_CELL1_DEFAULT	vrx320_dsl_address_define.h	3529;"	d
DREG_AR_CELL1_FMASK	vrx320_dsl_address_define.h	3530;"	d
DREG_AR_CELL1_MASK	vrx320_dsl_address_define.h	3528;"	d
DREG_AR_CELL1_WMASK	vrx320_dsl_address_define.h	3527;"	d
DREG_AR_CERRNP_CNT0	vrx320_atm_main.c	145;"	d	file:
DREG_AR_CERRNP_CNT0	vrx320_dsl_address_define.h	3621;"	d
DREG_AR_CERRNP_CNT0	vrx320_ptm_main.c	192;"	d	file:
DREG_AR_CERRNP_CNT0_DEFAULT	vrx320_dsl_address_define.h	3624;"	d
DREG_AR_CERRNP_CNT0_FMASK	vrx320_dsl_address_define.h	3625;"	d
DREG_AR_CERRNP_CNT0_MASK	vrx320_dsl_address_define.h	3623;"	d
DREG_AR_CERRNP_CNT0_WMASK	vrx320_dsl_address_define.h	3622;"	d
DREG_AR_CERRNP_CNT1	vrx320_atm_main.c	146;"	d	file:
DREG_AR_CERRNP_CNT1	vrx320_dsl_address_define.h	3626;"	d
DREG_AR_CERRNP_CNT1	vrx320_ptm_main.c	193;"	d	file:
DREG_AR_CERRNP_CNT1_DEFAULT	vrx320_dsl_address_define.h	3629;"	d
DREG_AR_CERRNP_CNT1_FMASK	vrx320_dsl_address_define.h	3630;"	d
DREG_AR_CERRNP_CNT1_MASK	vrx320_dsl_address_define.h	3628;"	d
DREG_AR_CERRNP_CNT1_WMASK	vrx320_dsl_address_define.h	3627;"	d
DREG_AR_CERRN_CNT0	vrx320_atm_main.c	143;"	d	file:
DREG_AR_CERRN_CNT0	vrx320_dsl_address_define.h	3611;"	d
DREG_AR_CERRN_CNT0	vrx320_ptm_main.c	190;"	d	file:
DREG_AR_CERRN_CNT0_DEFAULT	vrx320_dsl_address_define.h	3614;"	d
DREG_AR_CERRN_CNT0_FMASK	vrx320_dsl_address_define.h	3615;"	d
DREG_AR_CERRN_CNT0_MASK	vrx320_dsl_address_define.h	3613;"	d
DREG_AR_CERRN_CNT0_WMASK	vrx320_dsl_address_define.h	3612;"	d
DREG_AR_CERRN_CNT1	vrx320_atm_main.c	144;"	d	file:
DREG_AR_CERRN_CNT1	vrx320_dsl_address_define.h	3616;"	d
DREG_AR_CERRN_CNT1	vrx320_ptm_main.c	191;"	d	file:
DREG_AR_CERRN_CNT1_DEFAULT	vrx320_dsl_address_define.h	3619;"	d
DREG_AR_CERRN_CNT1_FMASK	vrx320_dsl_address_define.h	3620;"	d
DREG_AR_CERRN_CNT1_MASK	vrx320_dsl_address_define.h	3618;"	d
DREG_AR_CERRN_CNT1_WMASK	vrx320_dsl_address_define.h	3617;"	d
DREG_AR_CFG0	vrx320_atm_main.c	127;"	d	file:
DREG_AR_CFG0	vrx320_dsl_address_define.h	3501;"	d
DREG_AR_CFG0	vrx320_ptm_main.c	174;"	d	file:
DREG_AR_CFG0_DEFAULT	vrx320_dsl_address_define.h	3504;"	d
DREG_AR_CFG0_FMASK	vrx320_dsl_address_define.h	3505;"	d
DREG_AR_CFG0_MASK	vrx320_dsl_address_define.h	3503;"	d
DREG_AR_CFG0_WMASK	vrx320_dsl_address_define.h	3502;"	d
DREG_AR_CFG1	vrx320_atm_main.c	128;"	d	file:
DREG_AR_CFG1	vrx320_dsl_address_define.h	3506;"	d
DREG_AR_CFG1	vrx320_ptm_main.c	175;"	d	file:
DREG_AR_CFG1_DEFAULT	vrx320_dsl_address_define.h	3509;"	d
DREG_AR_CFG1_FMASK	vrx320_dsl_address_define.h	3510;"	d
DREG_AR_CFG1_MASK	vrx320_dsl_address_define.h	3508;"	d
DREG_AR_CFG1_WMASK	vrx320_dsl_address_define.h	3507;"	d
DREG_AR_CTRL	vrx320_atm_main.c	112;"	d	file:
DREG_AR_CTRL	vrx320_ptm_main.c	159;"	d	file:
DREG_AR_CVNP_CNT0	vrx320_atm_main.c	149;"	d	file:
DREG_AR_CVNP_CNT0	vrx320_dsl_address_define.h	3641;"	d
DREG_AR_CVNP_CNT0	vrx320_ptm_main.c	196;"	d	file:
DREG_AR_CVNP_CNT0_DEFAULT	vrx320_dsl_address_define.h	3644;"	d
DREG_AR_CVNP_CNT0_FMASK	vrx320_dsl_address_define.h	3645;"	d
DREG_AR_CVNP_CNT0_MASK	vrx320_dsl_address_define.h	3643;"	d
DREG_AR_CVNP_CNT0_WMASK	vrx320_dsl_address_define.h	3642;"	d
DREG_AR_CVNP_CNT1	vrx320_atm_main.c	150;"	d	file:
DREG_AR_CVNP_CNT1	vrx320_dsl_address_define.h	3646;"	d
DREG_AR_CVNP_CNT1	vrx320_ptm_main.c	197;"	d	file:
DREG_AR_CVNP_CNT1_DEFAULT	vrx320_dsl_address_define.h	3649;"	d
DREG_AR_CVNP_CNT1_FMASK	vrx320_dsl_address_define.h	3650;"	d
DREG_AR_CVNP_CNT1_MASK	vrx320_dsl_address_define.h	3648;"	d
DREG_AR_CVNP_CNT1_WMASK	vrx320_dsl_address_define.h	3647;"	d
DREG_AR_CVN_CNT0	vrx320_atm_main.c	147;"	d	file:
DREG_AR_CVN_CNT0	vrx320_dsl_address_define.h	3631;"	d
DREG_AR_CVN_CNT0	vrx320_ptm_main.c	194;"	d	file:
DREG_AR_CVN_CNT0_DEFAULT	vrx320_dsl_address_define.h	3634;"	d
DREG_AR_CVN_CNT0_FMASK	vrx320_dsl_address_define.h	3635;"	d
DREG_AR_CVN_CNT0_MASK	vrx320_dsl_address_define.h	3633;"	d
DREG_AR_CVN_CNT0_WMASK	vrx320_dsl_address_define.h	3632;"	d
DREG_AR_CVN_CNT1	vrx320_atm_main.c	148;"	d	file:
DREG_AR_CVN_CNT1	vrx320_dsl_address_define.h	3636;"	d
DREG_AR_CVN_CNT1	vrx320_ptm_main.c	195;"	d	file:
DREG_AR_CVN_CNT1_DEFAULT	vrx320_dsl_address_define.h	3639;"	d
DREG_AR_CVN_CNT1_FMASK	vrx320_dsl_address_define.h	3640;"	d
DREG_AR_CVN_CNT1_MASK	vrx320_dsl_address_define.h	3638;"	d
DREG_AR_CVN_CNT1_WMASK	vrx320_dsl_address_define.h	3637;"	d
DREG_AR_DELIN0	vrx320_dsl_address_define.h	3591;"	d
DREG_AR_DELIN0_DEFAULT	vrx320_dsl_address_define.h	3594;"	d
DREG_AR_DELIN0_FMASK	vrx320_dsl_address_define.h	3595;"	d
DREG_AR_DELIN0_MASK	vrx320_dsl_address_define.h	3593;"	d
DREG_AR_DELIN0_WMASK	vrx320_dsl_address_define.h	3592;"	d
DREG_AR_DELIN1	vrx320_dsl_address_define.h	3596;"	d
DREG_AR_DELIN1_DEFAULT	vrx320_dsl_address_define.h	3599;"	d
DREG_AR_DELIN1_FMASK	vrx320_dsl_address_define.h	3600;"	d
DREG_AR_DELIN1_MASK	vrx320_dsl_address_define.h	3598;"	d
DREG_AR_DELIN1_WMASK	vrx320_dsl_address_define.h	3597;"	d
DREG_AR_HEC_CNT0	vrx320_atm_main.c	137;"	d	file:
DREG_AR_HEC_CNT0	vrx320_dsl_address_define.h	3561;"	d
DREG_AR_HEC_CNT0	vrx320_ptm_main.c	184;"	d	file:
DREG_AR_HEC_CNT0_DEFAULT	vrx320_dsl_address_define.h	3564;"	d
DREG_AR_HEC_CNT0_FMASK	vrx320_dsl_address_define.h	3565;"	d
DREG_AR_HEC_CNT0_MASK	vrx320_dsl_address_define.h	3563;"	d
DREG_AR_HEC_CNT0_WMASK	vrx320_dsl_address_define.h	3562;"	d
DREG_AR_HEC_CNT1	vrx320_atm_main.c	138;"	d	file:
DREG_AR_HEC_CNT1	vrx320_dsl_address_define.h	3566;"	d
DREG_AR_HEC_CNT1	vrx320_ptm_main.c	185;"	d	file:
DREG_AR_HEC_CNT1_DEFAULT	vrx320_dsl_address_define.h	3569;"	d
DREG_AR_HEC_CNT1_FMASK	vrx320_dsl_address_define.h	3570;"	d
DREG_AR_HEC_CNT1_MASK	vrx320_dsl_address_define.h	3568;"	d
DREG_AR_HEC_CNT1_WMASK	vrx320_dsl_address_define.h	3567;"	d
DREG_AR_IDLE0	vrx320_atm_main.c	139;"	d	file:
DREG_AR_IDLE0	vrx320_dsl_address_define.h	3581;"	d
DREG_AR_IDLE0	vrx320_ptm_main.c	186;"	d	file:
DREG_AR_IDLE0_DEFAULT	vrx320_dsl_address_define.h	3584;"	d
DREG_AR_IDLE0_FMASK	vrx320_dsl_address_define.h	3585;"	d
DREG_AR_IDLE0_MASK	vrx320_dsl_address_define.h	3583;"	d
DREG_AR_IDLE0_WMASK	vrx320_dsl_address_define.h	3582;"	d
DREG_AR_IDLE1	vrx320_atm_main.c	140;"	d	file:
DREG_AR_IDLE1	vrx320_dsl_address_define.h	3586;"	d
DREG_AR_IDLE1	vrx320_ptm_main.c	187;"	d	file:
DREG_AR_IDLE1_DEFAULT	vrx320_dsl_address_define.h	3589;"	d
DREG_AR_IDLE1_FMASK	vrx320_dsl_address_define.h	3590;"	d
DREG_AR_IDLE1_MASK	vrx320_dsl_address_define.h	3588;"	d
DREG_AR_IDLE1_WMASK	vrx320_dsl_address_define.h	3587;"	d
DREG_AR_IDLE_CNT0	vrx320_atm_main.c	131;"	d	file:
DREG_AR_IDLE_CNT0	vrx320_dsl_address_define.h	3531;"	d
DREG_AR_IDLE_CNT0	vrx320_ptm_main.c	178;"	d	file:
DREG_AR_IDLE_CNT0_DEFAULT	vrx320_dsl_address_define.h	3534;"	d
DREG_AR_IDLE_CNT0_FMASK	vrx320_dsl_address_define.h	3535;"	d
DREG_AR_IDLE_CNT0_MASK	vrx320_dsl_address_define.h	3533;"	d
DREG_AR_IDLE_CNT0_WMASK	vrx320_dsl_address_define.h	3532;"	d
DREG_AR_IDLE_CNT1	vrx320_atm_main.c	132;"	d	file:
DREG_AR_IDLE_CNT1	vrx320_dsl_address_define.h	3536;"	d
DREG_AR_IDLE_CNT1	vrx320_ptm_main.c	179;"	d	file:
DREG_AR_IDLE_CNT1_DEFAULT	vrx320_dsl_address_define.h	3539;"	d
DREG_AR_IDLE_CNT1_FMASK	vrx320_dsl_address_define.h	3540;"	d
DREG_AR_IDLE_CNT1_MASK	vrx320_dsl_address_define.h	3538;"	d
DREG_AR_IDLE_CNT1_WMASK	vrx320_dsl_address_define.h	3537;"	d
DREG_AR_OVDROP_CNT0	vrx320_atm_main.c	141;"	d	file:
DREG_AR_OVDROP_CNT0	vrx320_dsl_address_define.h	3601;"	d
DREG_AR_OVDROP_CNT0	vrx320_ptm_main.c	188;"	d	file:
DREG_AR_OVDROP_CNT0_DEFAULT	vrx320_dsl_address_define.h	3604;"	d
DREG_AR_OVDROP_CNT0_FMASK	vrx320_dsl_address_define.h	3605;"	d
DREG_AR_OVDROP_CNT0_MASK	vrx320_dsl_address_define.h	3603;"	d
DREG_AR_OVDROP_CNT0_WMASK	vrx320_dsl_address_define.h	3602;"	d
DREG_AR_OVDROP_CNT1	vrx320_atm_main.c	142;"	d	file:
DREG_AR_OVDROP_CNT1	vrx320_dsl_address_define.h	3606;"	d
DREG_AR_OVDROP_CNT1	vrx320_ptm_main.c	189;"	d	file:
DREG_AR_OVDROP_CNT1_DEFAULT	vrx320_dsl_address_define.h	3609;"	d
DREG_AR_OVDROP_CNT1_FMASK	vrx320_dsl_address_define.h	3610;"	d
DREG_AR_OVDROP_CNT1_MASK	vrx320_dsl_address_define.h	3608;"	d
DREG_AR_OVDROP_CNT1_WMASK	vrx320_dsl_address_define.h	3607;"	d
DREG_AR_STAT0	vrx320_dsl_address_define.h	3511;"	d
DREG_AR_STAT0_DEFAULT	vrx320_dsl_address_define.h	3514;"	d
DREG_AR_STAT0_FMASK	vrx320_dsl_address_define.h	3515;"	d
DREG_AR_STAT0_MASK	vrx320_dsl_address_define.h	3513;"	d
DREG_AR_STAT0_WMASK	vrx320_dsl_address_define.h	3512;"	d
DREG_AR_STAT1	vrx320_dsl_address_define.h	3516;"	d
DREG_AR_STAT1_DEFAULT	vrx320_dsl_address_define.h	3519;"	d
DREG_AR_STAT1_FMASK	vrx320_dsl_address_define.h	3520;"	d
DREG_AR_STAT1_MASK	vrx320_dsl_address_define.h	3518;"	d
DREG_AR_STAT1_WMASK	vrx320_dsl_address_define.h	3517;"	d
DREG_AT_CB_CFG0	vrx320_atm_main.c	110;"	d	file:
DREG_AT_CB_CFG0	vrx320_ptm_main.c	157;"	d	file:
DREG_AT_CB_CFG1	vrx320_atm_main.c	111;"	d	file:
DREG_AT_CB_CFG1	vrx320_ptm_main.c	158;"	d	file:
DREG_AT_CELL0	vrx320_atm_main.c	121;"	d	file:
DREG_AT_CELL0	vrx320_dsl_address_define.h	3471;"	d
DREG_AT_CELL0	vrx320_ptm_main.c	168;"	d	file:
DREG_AT_CELL0_DEFAULT	vrx320_dsl_address_define.h	3474;"	d
DREG_AT_CELL0_FMASK	vrx320_dsl_address_define.h	3475;"	d
DREG_AT_CELL0_MASK	vrx320_dsl_address_define.h	3473;"	d
DREG_AT_CELL0_WMASK	vrx320_dsl_address_define.h	3472;"	d
DREG_AT_CELL1	vrx320_atm_main.c	122;"	d	file:
DREG_AT_CELL1	vrx320_dsl_address_define.h	3476;"	d
DREG_AT_CELL1	vrx320_ptm_main.c	169;"	d	file:
DREG_AT_CELL1_DEFAULT	vrx320_dsl_address_define.h	3479;"	d
DREG_AT_CELL1_FMASK	vrx320_dsl_address_define.h	3480;"	d
DREG_AT_CELL1_MASK	vrx320_dsl_address_define.h	3478;"	d
DREG_AT_CELL1_WMASK	vrx320_dsl_address_define.h	3477;"	d
DREG_AT_CFG0	vrx320_atm_main.c	117;"	d	file:
DREG_AT_CFG0	vrx320_ptm_main.c	164;"	d	file:
DREG_AT_CFG0_DEFAULT	vrx320_dsl_address_define.h	3464;"	d
DREG_AT_CFG0_FMASK	vrx320_dsl_address_define.h	3465;"	d
DREG_AT_CFG0_MASK	vrx320_dsl_address_define.h	3463;"	d
DREG_AT_CFG0_WMASK	vrx320_dsl_address_define.h	3462;"	d
DREG_AT_CFG1	vrx320_atm_main.c	118;"	d	file:
DREG_AT_CFG1	vrx320_dsl_address_define.h	3466;"	d
DREG_AT_CFG1	vrx320_ptm_main.c	165;"	d	file:
DREG_AT_CFG1_DEFAULT	vrx320_dsl_address_define.h	3469;"	d
DREG_AT_CFG1_FMASK	vrx320_dsl_address_define.h	3470;"	d
DREG_AT_CFG1_MASK	vrx320_dsl_address_define.h	3468;"	d
DREG_AT_CFG1_WMASK	vrx320_dsl_address_define.h	3467;"	d
DREG_AT_CTRL	vrx320_atm_main.c	109;"	d	file:
DREG_AT_CTRL	vrx320_ptm_main.c	156;"	d	file:
DREG_AT_FB_SIZE0	vrx320_atm_main.c	119;"	d	file:
DREG_AT_FB_SIZE0	vrx320_ptm_main.c	166;"	d	file:
DREG_AT_FB_SIZE1	vrx320_atm_main.c	120;"	d	file:
DREG_AT_FB_SIZE1	vrx320_ptm_main.c	167;"	d	file:
DREG_AT_IDLE0	vrx320_atm_main.c	125;"	d	file:
DREG_AT_IDLE0	vrx320_dsl_address_define.h	3491;"	d
DREG_AT_IDLE0	vrx320_ptm_main.c	172;"	d	file:
DREG_AT_IDLE0_DEFAULT	vrx320_dsl_address_define.h	3494;"	d
DREG_AT_IDLE0_FMASK	vrx320_dsl_address_define.h	3495;"	d
DREG_AT_IDLE0_MASK	vrx320_dsl_address_define.h	3493;"	d
DREG_AT_IDLE0_WMASK	vrx320_dsl_address_define.h	3492;"	d
DREG_AT_IDLE1	vrx320_atm_main.c	126;"	d	file:
DREG_AT_IDLE1	vrx320_dsl_address_define.h	3496;"	d
DREG_AT_IDLE1	vrx320_ptm_main.c	173;"	d	file:
DREG_AT_IDLE1_DEFAULT	vrx320_dsl_address_define.h	3499;"	d
DREG_AT_IDLE1_FMASK	vrx320_dsl_address_define.h	3500;"	d
DREG_AT_IDLE1_MASK	vrx320_dsl_address_define.h	3498;"	d
DREG_AT_IDLE1_WMASK	vrx320_dsl_address_define.h	3497;"	d
DREG_AT_IDLE_CNT0	vrx320_atm_main.c	123;"	d	file:
DREG_AT_IDLE_CNT0	vrx320_dsl_address_define.h	3481;"	d
DREG_AT_IDLE_CNT0	vrx320_ptm_main.c	170;"	d	file:
DREG_AT_IDLE_CNT0_DEFAULT	vrx320_dsl_address_define.h	3484;"	d
DREG_AT_IDLE_CNT0_FMASK	vrx320_dsl_address_define.h	3485;"	d
DREG_AT_IDLE_CNT0_MASK	vrx320_dsl_address_define.h	3483;"	d
DREG_AT_IDLE_CNT0_WMASK	vrx320_dsl_address_define.h	3482;"	d
DREG_AT_IDLE_CNT1	vrx320_atm_main.c	124;"	d	file:
DREG_AT_IDLE_CNT1	vrx320_dsl_address_define.h	3486;"	d
DREG_AT_IDLE_CNT1	vrx320_ptm_main.c	171;"	d	file:
DREG_AT_IDLE_CNT1_DEFAULT	vrx320_dsl_address_define.h	3489;"	d
DREG_AT_IDLE_CNT1_FMASK	vrx320_dsl_address_define.h	3490;"	d
DREG_AT_IDLE_CNT1_MASK	vrx320_dsl_address_define.h	3488;"	d
DREG_AT_IDLE_CNT1_WMASK	vrx320_dsl_address_define.h	3487;"	d
DREG_A_CFG	vrx320_atm_main.c	108;"	d	file:
DREG_A_CFG	vrx320_ptm_main.c	155;"	d	file:
DREG_A_STATUS	vrx320_atm_main.c	116;"	d	file:
DREG_A_STATUS	vrx320_ptm_main.c	163;"	d	file:
DREG_A_UTPCFG	vrx320_atm_main.c	115;"	d	file:
DREG_A_UTPCFG	vrx320_ptm_main.c	162;"	d	file:
DREG_A_VERSION	vrx320_atm_main.c	107;"	d	file:
DREG_A_VERSION	vrx320_ptm_main.c	154;"	d	file:
DREG_B0_LADR	vrx320_atm_main.c	151;"	d	file:
DREG_B0_LADR	vrx320_dsl_address_define.h	3651;"	d
DREG_B0_LADR	vrx320_ptm_main.c	198;"	d	file:
DREG_B0_LADR_DEFAULT	vrx320_dsl_address_define.h	3654;"	d
DREG_B0_LADR_FMASK	vrx320_dsl_address_define.h	3655;"	d
DREG_B0_LADR_MASK	vrx320_dsl_address_define.h	3653;"	d
DREG_B0_LADR_WMASK	vrx320_dsl_address_define.h	3652;"	d
DREG_B0_OVERDROP_CNT	vrx320_atm_main.c	162;"	d	file:
DREG_B0_OVERDROP_CNT	vrx320_ptm_main.c	209;"	d	file:
DREG_B1_LADR	vrx320_atm_main.c	152;"	d	file:
DREG_B1_LADR	vrx320_dsl_address_define.h	3656;"	d
DREG_B1_LADR	vrx320_ptm_main.c	199;"	d	file:
DREG_B1_LADR_DEFAULT	vrx320_dsl_address_define.h	3659;"	d
DREG_B1_LADR_FMASK	vrx320_dsl_address_define.h	3660;"	d
DREG_B1_LADR_MASK	vrx320_dsl_address_define.h	3658;"	d
DREG_B1_LADR_WMASK	vrx320_dsl_address_define.h	3657;"	d
DREG_B1_OVERDROP_CNT	vrx320_atm_main.c	163;"	d	file:
DREG_B1_OVERDROP_CNT	vrx320_ptm_main.c	210;"	d	file:
DREG_BIN_SEM0	vrx320_dsl_address_define.h	3901;"	d
DREG_BIN_SEM0_DEFAULT	vrx320_dsl_address_define.h	3904;"	d
DREG_BIN_SEM0_FMASK	vrx320_dsl_address_define.h	3905;"	d
DREG_BIN_SEM0_MASK	vrx320_dsl_address_define.h	3903;"	d
DREG_BIN_SEM0_WMASK	vrx320_dsl_address_define.h	3902;"	d
DREG_BIN_SEM1	vrx320_dsl_address_define.h	3906;"	d
DREG_BIN_SEM1_DEFAULT	vrx320_dsl_address_define.h	3909;"	d
DREG_BIN_SEM1_FMASK	vrx320_dsl_address_define.h	3910;"	d
DREG_BIN_SEM1_MASK	vrx320_dsl_address_define.h	3908;"	d
DREG_BIN_SEM1_WMASK	vrx320_dsl_address_define.h	3907;"	d
DREG_GLOBAL	vrx320_dsl_address_define.h	3459;"	d
DREG_MB0_P2D_IER	vrx320_dsl_address_define.h	3836;"	d
DREG_MB0_P2D_IER_DEFAULT	vrx320_dsl_address_define.h	3839;"	d
DREG_MB0_P2D_IER_FMASK	vrx320_dsl_address_define.h	3840;"	d
DREG_MB0_P2D_IER_MASK	vrx320_dsl_address_define.h	3838;"	d
DREG_MB0_P2D_IER_WMASK	vrx320_dsl_address_define.h	3837;"	d
DREG_MB0_P2D_ISR	vrx320_dsl_address_define.h	3831;"	d
DREG_MB0_P2D_ISRC	vrx320_dsl_address_define.h	3826;"	d
DREG_MB0_P2D_ISRC_DEFAULT	vrx320_dsl_address_define.h	3829;"	d
DREG_MB0_P2D_ISRC_FMASK	vrx320_dsl_address_define.h	3830;"	d
DREG_MB0_P2D_ISRC_MASK	vrx320_dsl_address_define.h	3828;"	d
DREG_MB0_P2D_ISRC_WMASK	vrx320_dsl_address_define.h	3827;"	d
DREG_MB0_P2D_ISRS	vrx320_dsl_address_define.h	3821;"	d
DREG_MB0_P2D_ISRS_DEFAULT	vrx320_dsl_address_define.h	3824;"	d
DREG_MB0_P2D_ISRS_FMASK	vrx320_dsl_address_define.h	3825;"	d
DREG_MB0_P2D_ISRS_MASK	vrx320_dsl_address_define.h	3823;"	d
DREG_MB0_P2D_ISRS_WMASK	vrx320_dsl_address_define.h	3822;"	d
DREG_MB0_P2D_ISR_DEFAULT	vrx320_dsl_address_define.h	3834;"	d
DREG_MB0_P2D_ISR_FMASK	vrx320_dsl_address_define.h	3835;"	d
DREG_MB0_P2D_ISR_MASK	vrx320_dsl_address_define.h	3833;"	d
DREG_MB0_P2D_ISR_WMASK	vrx320_dsl_address_define.h	3832;"	d
DREG_MB1_P2D_IER	vrx320_dsl_address_define.h	3856;"	d
DREG_MB1_P2D_IER_DEFAULT	vrx320_dsl_address_define.h	3859;"	d
DREG_MB1_P2D_IER_FMASK	vrx320_dsl_address_define.h	3860;"	d
DREG_MB1_P2D_IER_MASK	vrx320_dsl_address_define.h	3858;"	d
DREG_MB1_P2D_IER_WMASK	vrx320_dsl_address_define.h	3857;"	d
DREG_MB1_P2D_ISR	vrx320_dsl_address_define.h	3851;"	d
DREG_MB1_P2D_ISRC	vrx320_dsl_address_define.h	3846;"	d
DREG_MB1_P2D_ISRC_DEFAULT	vrx320_dsl_address_define.h	3849;"	d
DREG_MB1_P2D_ISRC_FMASK	vrx320_dsl_address_define.h	3850;"	d
DREG_MB1_P2D_ISRC_MASK	vrx320_dsl_address_define.h	3848;"	d
DREG_MB1_P2D_ISRC_WMASK	vrx320_dsl_address_define.h	3847;"	d
DREG_MB1_P2D_ISRS	vrx320_dsl_address_define.h	3841;"	d
DREG_MB1_P2D_ISRS_DEFAULT	vrx320_dsl_address_define.h	3844;"	d
DREG_MB1_P2D_ISRS_FMASK	vrx320_dsl_address_define.h	3845;"	d
DREG_MB1_P2D_ISRS_MASK	vrx320_dsl_address_define.h	3843;"	d
DREG_MB1_P2D_ISRS_WMASK	vrx320_dsl_address_define.h	3842;"	d
DREG_MB1_P2D_ISR_DEFAULT	vrx320_dsl_address_define.h	3854;"	d
DREG_MB1_P2D_ISR_FMASK	vrx320_dsl_address_define.h	3855;"	d
DREG_MB1_P2D_ISR_MASK	vrx320_dsl_address_define.h	3853;"	d
DREG_MB1_P2D_ISR_WMASK	vrx320_dsl_address_define.h	3852;"	d
DREG_MB2_D2P_IER	vrx320_dsl_address_define.h	3876;"	d
DREG_MB2_D2P_IER_DEFAULT	vrx320_dsl_address_define.h	3879;"	d
DREG_MB2_D2P_IER_FMASK	vrx320_dsl_address_define.h	3880;"	d
DREG_MB2_D2P_IER_MASK	vrx320_dsl_address_define.h	3878;"	d
DREG_MB2_D2P_IER_WMASK	vrx320_dsl_address_define.h	3877;"	d
DREG_MB2_D2P_ISR	vrx320_dsl_address_define.h	3871;"	d
DREG_MB2_D2P_ISRC	vrx320_dsl_address_define.h	3866;"	d
DREG_MB2_D2P_ISRC_DEFAULT	vrx320_dsl_address_define.h	3869;"	d
DREG_MB2_D2P_ISRC_FMASK	vrx320_dsl_address_define.h	3870;"	d
DREG_MB2_D2P_ISRC_MASK	vrx320_dsl_address_define.h	3868;"	d
DREG_MB2_D2P_ISRC_WMASK	vrx320_dsl_address_define.h	3867;"	d
DREG_MB2_D2P_ISRS	vrx320_dsl_address_define.h	3861;"	d
DREG_MB2_D2P_ISRS_DEFAULT	vrx320_dsl_address_define.h	3864;"	d
DREG_MB2_D2P_ISRS_FMASK	vrx320_dsl_address_define.h	3865;"	d
DREG_MB2_D2P_ISRS_MASK	vrx320_dsl_address_define.h	3863;"	d
DREG_MB2_D2P_ISRS_WMASK	vrx320_dsl_address_define.h	3862;"	d
DREG_MB2_D2P_ISR_DEFAULT	vrx320_dsl_address_define.h	3874;"	d
DREG_MB2_D2P_ISR_FMASK	vrx320_dsl_address_define.h	3875;"	d
DREG_MB2_D2P_ISR_MASK	vrx320_dsl_address_define.h	3873;"	d
DREG_MB2_D2P_ISR_WMASK	vrx320_dsl_address_define.h	3872;"	d
DREG_MB3_D2P_IER	vrx320_dsl_address_define.h	3896;"	d
DREG_MB3_D2P_IER_DEFAULT	vrx320_dsl_address_define.h	3899;"	d
DREG_MB3_D2P_IER_FMASK	vrx320_dsl_address_define.h	3900;"	d
DREG_MB3_D2P_IER_MASK	vrx320_dsl_address_define.h	3898;"	d
DREG_MB3_D2P_IER_WMASK	vrx320_dsl_address_define.h	3897;"	d
DREG_MB3_D2P_ISR	vrx320_dsl_address_define.h	3891;"	d
DREG_MB3_D2P_ISRC	vrx320_dsl_address_define.h	3886;"	d
DREG_MB3_D2P_ISRC_DEFAULT	vrx320_dsl_address_define.h	3889;"	d
DREG_MB3_D2P_ISRC_FMASK	vrx320_dsl_address_define.h	3890;"	d
DREG_MB3_D2P_ISRC_MASK	vrx320_dsl_address_define.h	3888;"	d
DREG_MB3_D2P_ISRC_WMASK	vrx320_dsl_address_define.h	3887;"	d
DREG_MB3_D2P_ISRS	vrx320_dsl_address_define.h	3881;"	d
DREG_MB3_D2P_ISRS_DEFAULT	vrx320_dsl_address_define.h	3884;"	d
DREG_MB3_D2P_ISRS_FMASK	vrx320_dsl_address_define.h	3885;"	d
DREG_MB3_D2P_ISRS_MASK	vrx320_dsl_address_define.h	3883;"	d
DREG_MB3_D2P_ISRS_WMASK	vrx320_dsl_address_define.h	3882;"	d
DREG_MB3_D2P_ISR_DEFAULT	vrx320_dsl_address_define.h	3894;"	d
DREG_MB3_D2P_ISR_FMASK	vrx320_dsl_address_define.h	3895;"	d
DREG_MB3_D2P_ISR_MASK	vrx320_dsl_address_define.h	3893;"	d
DREG_MB3_D2P_ISR_WMASK	vrx320_dsl_address_define.h	3892;"	d
DREG_MISCRAM1	vrx320_dsl_address_define.h	3666;"	d
DREG_MISCRAM10	vrx320_dsl_address_define.h	3711;"	d
DREG_MISCRAM10_DEFAULT	vrx320_dsl_address_define.h	3714;"	d
DREG_MISCRAM10_FMASK	vrx320_dsl_address_define.h	3715;"	d
DREG_MISCRAM10_MASK	vrx320_dsl_address_define.h	3713;"	d
DREG_MISCRAM10_WMASK	vrx320_dsl_address_define.h	3712;"	d
DREG_MISCRAM11	vrx320_dsl_address_define.h	3716;"	d
DREG_MISCRAM11_DEFAULT	vrx320_dsl_address_define.h	3719;"	d
DREG_MISCRAM11_FMASK	vrx320_dsl_address_define.h	3720;"	d
DREG_MISCRAM11_MASK	vrx320_dsl_address_define.h	3718;"	d
DREG_MISCRAM11_WMASK	vrx320_dsl_address_define.h	3717;"	d
DREG_MISCRAM12	vrx320_dsl_address_define.h	3721;"	d
DREG_MISCRAM12_DEFAULT	vrx320_dsl_address_define.h	3724;"	d
DREG_MISCRAM12_FMASK	vrx320_dsl_address_define.h	3725;"	d
DREG_MISCRAM12_MASK	vrx320_dsl_address_define.h	3723;"	d
DREG_MISCRAM12_WMASK	vrx320_dsl_address_define.h	3722;"	d
DREG_MISCRAM13	vrx320_dsl_address_define.h	3726;"	d
DREG_MISCRAM13_DEFAULT	vrx320_dsl_address_define.h	3729;"	d
DREG_MISCRAM13_FMASK	vrx320_dsl_address_define.h	3730;"	d
DREG_MISCRAM13_MASK	vrx320_dsl_address_define.h	3728;"	d
DREG_MISCRAM13_WMASK	vrx320_dsl_address_define.h	3727;"	d
DREG_MISCRAM14	vrx320_dsl_address_define.h	3731;"	d
DREG_MISCRAM14_DEFAULT	vrx320_dsl_address_define.h	3734;"	d
DREG_MISCRAM14_FMASK	vrx320_dsl_address_define.h	3735;"	d
DREG_MISCRAM14_MASK	vrx320_dsl_address_define.h	3733;"	d
DREG_MISCRAM14_WMASK	vrx320_dsl_address_define.h	3732;"	d
DREG_MISCRAM15	vrx320_dsl_address_define.h	3736;"	d
DREG_MISCRAM15_DEFAULT	vrx320_dsl_address_define.h	3739;"	d
DREG_MISCRAM15_FMASK	vrx320_dsl_address_define.h	3740;"	d
DREG_MISCRAM15_MASK	vrx320_dsl_address_define.h	3738;"	d
DREG_MISCRAM15_WMASK	vrx320_dsl_address_define.h	3737;"	d
DREG_MISCRAM17	vrx320_dsl_address_define.h	3746;"	d
DREG_MISCRAM17_DEFAULT	vrx320_dsl_address_define.h	3749;"	d
DREG_MISCRAM17_FMASK	vrx320_dsl_address_define.h	3750;"	d
DREG_MISCRAM17_MASK	vrx320_dsl_address_define.h	3748;"	d
DREG_MISCRAM17_WMASK	vrx320_dsl_address_define.h	3747;"	d
DREG_MISCRAM18	vrx320_dsl_address_define.h	3751;"	d
DREG_MISCRAM18_DEFAULT	vrx320_dsl_address_define.h	3754;"	d
DREG_MISCRAM18_FMASK	vrx320_dsl_address_define.h	3755;"	d
DREG_MISCRAM18_MASK	vrx320_dsl_address_define.h	3753;"	d
DREG_MISCRAM18_WMASK	vrx320_dsl_address_define.h	3752;"	d
DREG_MISCRAM19	vrx320_dsl_address_define.h	3756;"	d
DREG_MISCRAM19_DEFAULT	vrx320_dsl_address_define.h	3759;"	d
DREG_MISCRAM19_FMASK	vrx320_dsl_address_define.h	3760;"	d
DREG_MISCRAM19_MASK	vrx320_dsl_address_define.h	3758;"	d
DREG_MISCRAM19_WMASK	vrx320_dsl_address_define.h	3757;"	d
DREG_MISCRAM1_DEFAULT	vrx320_dsl_address_define.h	3669;"	d
DREG_MISCRAM1_FMASK	vrx320_dsl_address_define.h	3670;"	d
DREG_MISCRAM1_MASK	vrx320_dsl_address_define.h	3668;"	d
DREG_MISCRAM1_WMASK	vrx320_dsl_address_define.h	3667;"	d
DREG_MISCRAM2	vrx320_dsl_address_define.h	3671;"	d
DREG_MISCRAM20	vrx320_dsl_address_define.h	3761;"	d
DREG_MISCRAM20_DEFAULT	vrx320_dsl_address_define.h	3764;"	d
DREG_MISCRAM20_FMASK	vrx320_dsl_address_define.h	3765;"	d
DREG_MISCRAM20_MASK	vrx320_dsl_address_define.h	3763;"	d
DREG_MISCRAM20_WMASK	vrx320_dsl_address_define.h	3762;"	d
DREG_MISCRAM21	vrx320_dsl_address_define.h	3766;"	d
DREG_MISCRAM21_DEFAULT	vrx320_dsl_address_define.h	3769;"	d
DREG_MISCRAM21_FMASK	vrx320_dsl_address_define.h	3770;"	d
DREG_MISCRAM21_MASK	vrx320_dsl_address_define.h	3768;"	d
DREG_MISCRAM21_WMASK	vrx320_dsl_address_define.h	3767;"	d
DREG_MISCRAM22	vrx320_dsl_address_define.h	3771;"	d
DREG_MISCRAM22_DEFAULT	vrx320_dsl_address_define.h	3774;"	d
DREG_MISCRAM22_FMASK	vrx320_dsl_address_define.h	3775;"	d
DREG_MISCRAM22_MASK	vrx320_dsl_address_define.h	3773;"	d
DREG_MISCRAM22_WMASK	vrx320_dsl_address_define.h	3772;"	d
DREG_MISCRAM23	vrx320_dsl_address_define.h	3776;"	d
DREG_MISCRAM23_DEFAULT	vrx320_dsl_address_define.h	3779;"	d
DREG_MISCRAM23_FMASK	vrx320_dsl_address_define.h	3780;"	d
DREG_MISCRAM23_MASK	vrx320_dsl_address_define.h	3778;"	d
DREG_MISCRAM23_WMASK	vrx320_dsl_address_define.h	3777;"	d
DREG_MISCRAM24	vrx320_dsl_address_define.h	3781;"	d
DREG_MISCRAM24_DEFAULT	vrx320_dsl_address_define.h	3784;"	d
DREG_MISCRAM24_FMASK	vrx320_dsl_address_define.h	3785;"	d
DREG_MISCRAM24_MASK	vrx320_dsl_address_define.h	3783;"	d
DREG_MISCRAM24_WMASK	vrx320_dsl_address_define.h	3782;"	d
DREG_MISCRAM25	vrx320_dsl_address_define.h	3786;"	d
DREG_MISCRAM25_DEFAULT	vrx320_dsl_address_define.h	3789;"	d
DREG_MISCRAM25_FMASK	vrx320_dsl_address_define.h	3790;"	d
DREG_MISCRAM25_MASK	vrx320_dsl_address_define.h	3788;"	d
DREG_MISCRAM25_WMASK	vrx320_dsl_address_define.h	3787;"	d
DREG_MISCRAM26	vrx320_dsl_address_define.h	3791;"	d
DREG_MISCRAM26_DEFAULT	vrx320_dsl_address_define.h	3794;"	d
DREG_MISCRAM26_FMASK	vrx320_dsl_address_define.h	3795;"	d
DREG_MISCRAM26_MASK	vrx320_dsl_address_define.h	3793;"	d
DREG_MISCRAM26_WMASK	vrx320_dsl_address_define.h	3792;"	d
DREG_MISCRAM27	vrx320_dsl_address_define.h	3796;"	d
DREG_MISCRAM27_DEFAULT	vrx320_dsl_address_define.h	3799;"	d
DREG_MISCRAM27_FMASK	vrx320_dsl_address_define.h	3800;"	d
DREG_MISCRAM27_MASK	vrx320_dsl_address_define.h	3798;"	d
DREG_MISCRAM27_WMASK	vrx320_dsl_address_define.h	3797;"	d
DREG_MISCRAM28	vrx320_dsl_address_define.h	3801;"	d
DREG_MISCRAM28_DEFAULT	vrx320_dsl_address_define.h	3804;"	d
DREG_MISCRAM28_FMASK	vrx320_dsl_address_define.h	3805;"	d
DREG_MISCRAM28_MASK	vrx320_dsl_address_define.h	3803;"	d
DREG_MISCRAM28_WMASK	vrx320_dsl_address_define.h	3802;"	d
DREG_MISCRAM29	vrx320_dsl_address_define.h	3806;"	d
DREG_MISCRAM29_DEFAULT	vrx320_dsl_address_define.h	3809;"	d
DREG_MISCRAM29_FMASK	vrx320_dsl_address_define.h	3810;"	d
DREG_MISCRAM29_MASK	vrx320_dsl_address_define.h	3808;"	d
DREG_MISCRAM29_WMASK	vrx320_dsl_address_define.h	3807;"	d
DREG_MISCRAM2_DEFAULT	vrx320_dsl_address_define.h	3674;"	d
DREG_MISCRAM2_FMASK	vrx320_dsl_address_define.h	3675;"	d
DREG_MISCRAM2_MASK	vrx320_dsl_address_define.h	3673;"	d
DREG_MISCRAM2_WMASK	vrx320_dsl_address_define.h	3672;"	d
DREG_MISCRAM3	vrx320_dsl_address_define.h	3676;"	d
DREG_MISCRAM30	vrx320_dsl_address_define.h	3811;"	d
DREG_MISCRAM30_DEFAULT	vrx320_dsl_address_define.h	3814;"	d
DREG_MISCRAM30_FMASK	vrx320_dsl_address_define.h	3815;"	d
DREG_MISCRAM30_MASK	vrx320_dsl_address_define.h	3813;"	d
DREG_MISCRAM30_WMASK	vrx320_dsl_address_define.h	3812;"	d
DREG_MISCRAM31	vrx320_dsl_address_define.h	3816;"	d
DREG_MISCRAM31_DEFAULT	vrx320_dsl_address_define.h	3819;"	d
DREG_MISCRAM31_FMASK	vrx320_dsl_address_define.h	3820;"	d
DREG_MISCRAM31_MASK	vrx320_dsl_address_define.h	3818;"	d
DREG_MISCRAM31_WMASK	vrx320_dsl_address_define.h	3817;"	d
DREG_MISCRAM3_DEFAULT	vrx320_dsl_address_define.h	3679;"	d
DREG_MISCRAM3_FMASK	vrx320_dsl_address_define.h	3680;"	d
DREG_MISCRAM3_MASK	vrx320_dsl_address_define.h	3678;"	d
DREG_MISCRAM3_WMASK	vrx320_dsl_address_define.h	3677;"	d
DREG_MISCRAM4	vrx320_dsl_address_define.h	3681;"	d
DREG_MISCRAM4_DEFAULT	vrx320_dsl_address_define.h	3684;"	d
DREG_MISCRAM4_FMASK	vrx320_dsl_address_define.h	3685;"	d
DREG_MISCRAM4_MASK	vrx320_dsl_address_define.h	3683;"	d
DREG_MISCRAM4_WMASK	vrx320_dsl_address_define.h	3682;"	d
DREG_MISCRAM5	vrx320_dsl_address_define.h	3686;"	d
DREG_MISCRAM5_DEFAULT	vrx320_dsl_address_define.h	3689;"	d
DREG_MISCRAM5_FMASK	vrx320_dsl_address_define.h	3690;"	d
DREG_MISCRAM5_MASK	vrx320_dsl_address_define.h	3688;"	d
DREG_MISCRAM5_WMASK	vrx320_dsl_address_define.h	3687;"	d
DREG_MISCRAM6	vrx320_dsl_address_define.h	3691;"	d
DREG_MISCRAM6_DEFAULT	vrx320_dsl_address_define.h	3694;"	d
DREG_MISCRAM6_FMASK	vrx320_dsl_address_define.h	3695;"	d
DREG_MISCRAM6_MASK	vrx320_dsl_address_define.h	3693;"	d
DREG_MISCRAM6_WMASK	vrx320_dsl_address_define.h	3692;"	d
DREG_MISCRAM7	vrx320_dsl_address_define.h	3696;"	d
DREG_MISCRAM7_DEFAULT	vrx320_dsl_address_define.h	3699;"	d
DREG_MISCRAM7_FMASK	vrx320_dsl_address_define.h	3700;"	d
DREG_MISCRAM7_MASK	vrx320_dsl_address_define.h	3698;"	d
DREG_MISCRAM7_WMASK	vrx320_dsl_address_define.h	3697;"	d
DREG_MISCRAM8	vrx320_dsl_address_define.h	3701;"	d
DREG_MISCRAM8_DEFAULT	vrx320_dsl_address_define.h	3704;"	d
DREG_MISCRAM8_FMASK	vrx320_dsl_address_define.h	3705;"	d
DREG_MISCRAM8_MASK	vrx320_dsl_address_define.h	3703;"	d
DREG_MISCRAM8_WMASK	vrx320_dsl_address_define.h	3702;"	d
DREG_MISCRAM9	vrx320_dsl_address_define.h	3706;"	d
DREG_MISCRAM9_DEFAULT	vrx320_dsl_address_define.h	3709;"	d
DREG_MISCRAM9_FMASK	vrx320_dsl_address_define.h	3710;"	d
DREG_MISCRAM9_MASK	vrx320_dsl_address_define.h	3708;"	d
DREG_MISCRAM9_WMASK	vrx320_dsl_address_define.h	3707;"	d
DREG_MISC_RAM0	vrx320_dsl_address_define.h	3661;"	d
DREG_MISC_RAM0_DEFAULT	vrx320_dsl_address_define.h	3664;"	d
DREG_MISC_RAM0_FMASK	vrx320_dsl_address_define.h	3665;"	d
DREG_MISC_RAM0_MASK	vrx320_dsl_address_define.h	3663;"	d
DREG_MISC_RAM0_WMASK	vrx320_dsl_address_define.h	3662;"	d
DREG_MISC_RAM16	vrx320_dsl_address_define.h	3741;"	d
DREG_MISC_RAM16_DEFAULT	vrx320_dsl_address_define.h	3744;"	d
DREG_MISC_RAM16_FMASK	vrx320_dsl_address_define.h	3745;"	d
DREG_MISC_RAM16_MASK	vrx320_dsl_address_define.h	3743;"	d
DREG_MISC_RAM16_WMASK	vrx320_dsl_address_define.h	3742;"	d
DSL_OFFSET	vrx320_dfe.c	21;"	d	file:
DSL_OFFSET	vrx320_dfe.c	22;"	d	file:
DSL_OFFSET	vrx320_dsl_address_define.h	18;"	d
DSL_QUEUE_RX_MIB_TABLE	vrx320_atm_main.c	57;"	d	file:
DSL_QUEUE_TX_MIB_TABLE	vrx320_atm_main.c	59;"	d	file:
DSL_WAN_MIB_TABLE	vrx320_atm_datapath.c	111;"	d	file:
DSL_WAN_MIB_TABLE	vrx320_atm_main.c	55;"	d	file:
DSP_LDSTREG_REG	vrx320_dsl_address_define.h	428;"	d
DSP_MGMT_REG	vrx320_dsl_address_define.h	222;"	d
DS_BG_MIB	vrx320_ptm_main.c	224;"	d	file:
DS_BOND_GIF_MIB	vrx320_ptm_main.c	223;"	d	file:
DS_BOND_LL_CTXT	vrx320_ptm_main.c	85;"	d	file:
DS_FLOW_CTRL_CFG	vrx320_ppe_atm_init.c	945;"	d	file:
DS_FLOW_CTRL_CFG	vrx320_ppe_ptm_init.c	320;"	d	file:
DS_RW_PTR_GUARD	vrx320_e1_addr_def.h	648;"	d
DS_WRITE_READ_SYNC	vrx320_ppe_fw_const.h	39;"	d
DUMP_SKB_LEN	vrx320_common.h	71;"	d
D_ADMA0_CTRL	vrx320_dsl_address_define.h	481;"	d
D_ADMA0_CTRL_DEFAULT	vrx320_dsl_address_define.h	484;"	d
D_ADMA0_CTRL_FMASK	vrx320_dsl_address_define.h	485;"	d
D_ADMA0_CTRL_MASK	vrx320_dsl_address_define.h	483;"	d
D_ADMA0_CTRL_WMASK	vrx320_dsl_address_define.h	482;"	d
D_ADMA0_DA_S	vrx320_dsl_address_define.h	501;"	d
D_ADMA0_DA_S_DEFAULT	vrx320_dsl_address_define.h	504;"	d
D_ADMA0_DA_S_FMASK	vrx320_dsl_address_define.h	505;"	d
D_ADMA0_DA_S_MASK	vrx320_dsl_address_define.h	503;"	d
D_ADMA0_DA_S_WMASK	vrx320_dsl_address_define.h	502;"	d
D_ADMA0_FILL_VAL	vrx320_dsl_address_define.h	506;"	d
D_ADMA0_FILL_VAL_DEFAULT	vrx320_dsl_address_define.h	509;"	d
D_ADMA0_FILL_VAL_FMASK	vrx320_dsl_address_define.h	510;"	d
D_ADMA0_FILL_VAL_MASK	vrx320_dsl_address_define.h	508;"	d
D_ADMA0_FILL_VAL_WMASK	vrx320_dsl_address_define.h	507;"	d
D_ADMA0_SA_E	vrx320_dsl_address_define.h	496;"	d
D_ADMA0_SA_E_DEFAULT	vrx320_dsl_address_define.h	499;"	d
D_ADMA0_SA_E_FMASK	vrx320_dsl_address_define.h	500;"	d
D_ADMA0_SA_E_MASK	vrx320_dsl_address_define.h	498;"	d
D_ADMA0_SA_E_WMASK	vrx320_dsl_address_define.h	497;"	d
D_ADMA0_SA_S	vrx320_dsl_address_define.h	491;"	d
D_ADMA0_SA_S_DEFAULT	vrx320_dsl_address_define.h	494;"	d
D_ADMA0_SA_S_FMASK	vrx320_dsl_address_define.h	495;"	d
D_ADMA0_SA_S_MASK	vrx320_dsl_address_define.h	493;"	d
D_ADMA0_SA_S_WMASK	vrx320_dsl_address_define.h	492;"	d
D_ADMA0_STAT	vrx320_dsl_address_define.h	486;"	d
D_ADMA0_STAT_DEFAULT	vrx320_dsl_address_define.h	489;"	d
D_ADMA0_STAT_FMASK	vrx320_dsl_address_define.h	490;"	d
D_ADMA0_STAT_MASK	vrx320_dsl_address_define.h	488;"	d
D_ADMA0_STAT_WMASK	vrx320_dsl_address_define.h	487;"	d
D_ADMA1_CTRL	vrx320_dsl_address_define.h	511;"	d
D_ADMA1_CTRL_DEFAULT	vrx320_dsl_address_define.h	514;"	d
D_ADMA1_CTRL_FMASK	vrx320_dsl_address_define.h	515;"	d
D_ADMA1_CTRL_MASK	vrx320_dsl_address_define.h	513;"	d
D_ADMA1_CTRL_WMASK	vrx320_dsl_address_define.h	512;"	d
D_ADMA1_DA_S	vrx320_dsl_address_define.h	531;"	d
D_ADMA1_DA_S_DEFAULT	vrx320_dsl_address_define.h	534;"	d
D_ADMA1_DA_S_FMASK	vrx320_dsl_address_define.h	535;"	d
D_ADMA1_DA_S_MASK	vrx320_dsl_address_define.h	533;"	d
D_ADMA1_DA_S_WMASK	vrx320_dsl_address_define.h	532;"	d
D_ADMA1_FILL_VAL	vrx320_dsl_address_define.h	536;"	d
D_ADMA1_FILL_VAL_DEFAULT	vrx320_dsl_address_define.h	539;"	d
D_ADMA1_FILL_VAL_FMASK	vrx320_dsl_address_define.h	540;"	d
D_ADMA1_FILL_VAL_MASK	vrx320_dsl_address_define.h	538;"	d
D_ADMA1_FILL_VAL_WMASK	vrx320_dsl_address_define.h	537;"	d
D_ADMA1_SA_E	vrx320_dsl_address_define.h	526;"	d
D_ADMA1_SA_E_DEFAULT	vrx320_dsl_address_define.h	529;"	d
D_ADMA1_SA_E_FMASK	vrx320_dsl_address_define.h	530;"	d
D_ADMA1_SA_E_MASK	vrx320_dsl_address_define.h	528;"	d
D_ADMA1_SA_E_WMASK	vrx320_dsl_address_define.h	527;"	d
D_ADMA1_SA_S	vrx320_dsl_address_define.h	521;"	d
D_ADMA1_SA_S_DEFAULT	vrx320_dsl_address_define.h	524;"	d
D_ADMA1_SA_S_FMASK	vrx320_dsl_address_define.h	525;"	d
D_ADMA1_SA_S_MASK	vrx320_dsl_address_define.h	523;"	d
D_ADMA1_SA_S_WMASK	vrx320_dsl_address_define.h	522;"	d
D_ADMA1_STAT	vrx320_dsl_address_define.h	516;"	d
D_ADMA1_STAT_DEFAULT	vrx320_dsl_address_define.h	519;"	d
D_ADMA1_STAT_FMASK	vrx320_dsl_address_define.h	520;"	d
D_ADMA1_STAT_MASK	vrx320_dsl_address_define.h	518;"	d
D_ADMA1_STAT_WMASK	vrx320_dsl_address_define.h	517;"	d
D_ARC2ME_INT	vrx320_dsl_address_define.h	456;"	d
D_ARC2ME_INT_DEFAULT	vrx320_dsl_address_define.h	459;"	d
D_ARC2ME_INT_FMASK	vrx320_dsl_address_define.h	460;"	d
D_ARC2ME_INT_MASK	vrx320_dsl_address_define.h	458;"	d
D_ARC2ME_INT_WMASK	vrx320_dsl_address_define.h	457;"	d
D_ARC2ME_STAT	vrx320_dsl_address_define.h	461;"	d
D_ARC2ME_STAT_DEFAULT	vrx320_dsl_address_define.h	464;"	d
D_ARC2ME_STAT_FMASK	vrx320_dsl_address_define.h	465;"	d
D_ARC2ME_STAT_MASK	vrx320_dsl_address_define.h	463;"	d
D_ARC2ME_STAT_WMASK	vrx320_dsl_address_define.h	462;"	d
D_GPIO_CTRL	vrx320_dsl_address_define.h	691;"	d
D_GPIO_CTRL_DEFAULT	vrx320_dsl_address_define.h	694;"	d
D_GPIO_CTRL_FMASK	vrx320_dsl_address_define.h	695;"	d
D_GPIO_CTRL_MASK	vrx320_dsl_address_define.h	693;"	d
D_GPIO_CTRL_WMASK	vrx320_dsl_address_define.h	692;"	d
D_GPIO_DATA	vrx320_dsl_address_define.h	701;"	d
D_GPIO_DATA_DEFAULT	vrx320_dsl_address_define.h	704;"	d
D_GPIO_DATA_FMASK	vrx320_dsl_address_define.h	705;"	d
D_GPIO_DATA_MASK	vrx320_dsl_address_define.h	703;"	d
D_GPIO_DATA_WMASK	vrx320_dsl_address_define.h	702;"	d
D_GPIO_PW_CTRL	vrx320_dsl_address_define.h	696;"	d
D_GPIO_PW_CTRL_DEFAULT	vrx320_dsl_address_define.h	699;"	d
D_GPIO_PW_CTRL_FMASK	vrx320_dsl_address_define.h	700;"	d
D_GPIO_PW_CTRL_MASK	vrx320_dsl_address_define.h	698;"	d
D_GPIO_PW_CTRL_WMASK	vrx320_dsl_address_define.h	697;"	d
D_GP_STAT	vrx320_dsl_address_define.h	466;"	d
D_GP_STAT_DEFAULT	vrx320_dsl_address_define.h	469;"	d
D_GP_STAT_FMASK	vrx320_dsl_address_define.h	470;"	d
D_GP_STAT_MASK	vrx320_dsl_address_define.h	468;"	d
D_GP_STAT_WMASK	vrx320_dsl_address_define.h	467;"	d
D_IC_MISSES	vrx320_dsl_address_define.h	711;"	d
D_IC_MISSES_DEFAULT	vrx320_dsl_address_define.h	714;"	d
D_IC_MISSES_FMASK	vrx320_dsl_address_define.h	715;"	d
D_IC_MISSES_MASK	vrx320_dsl_address_define.h	713;"	d
D_IC_MISSES_WMASK	vrx320_dsl_address_define.h	712;"	d
D_IC_MISS_LAT	vrx320_dsl_address_define.h	716;"	d
D_IC_MISS_LAT_DEFAULT	vrx320_dsl_address_define.h	719;"	d
D_IC_MISS_LAT_FMASK	vrx320_dsl_address_define.h	720;"	d
D_IC_MISS_LAT_MASK	vrx320_dsl_address_define.h	718;"	d
D_IC_MISS_LAT_WMASK	vrx320_dsl_address_define.h	717;"	d
D_INT_MASK	vrx320_dsl_address_define.h	446;"	d
D_INT_MASK_DEFAULT	vrx320_dsl_address_define.h	449;"	d
D_INT_MASK_FMASK	vrx320_dsl_address_define.h	450;"	d
D_INT_MASK_MASK	vrx320_dsl_address_define.h	448;"	d
D_INT_MASK_WMASK	vrx320_dsl_address_define.h	447;"	d
D_INT_STAT	vrx320_dsl_address_define.h	441;"	d
D_INT_STAT_DEFAULT	vrx320_dsl_address_define.h	444;"	d
D_INT_STAT_FMASK	vrx320_dsl_address_define.h	445;"	d
D_INT_STAT_MASK	vrx320_dsl_address_define.h	443;"	d
D_INT_STAT_WMASK	vrx320_dsl_address_define.h	442;"	d
D_MEMEXT_SEL	vrx320_dsl_address_define.h	476;"	d
D_MEMEXT_SEL_DEFAULT	vrx320_dsl_address_define.h	479;"	d
D_MEMEXT_SEL_FMASK	vrx320_dsl_address_define.h	480;"	d
D_MEMEXT_SEL_MASK	vrx320_dsl_address_define.h	478;"	d
D_MEMEXT_SEL_WMASK	vrx320_dsl_address_define.h	477;"	d
D_MEMEX_SRC	vrx320_dsl_address_define.h	451;"	d
D_MEMEX_SRC_DEFAULT	vrx320_dsl_address_define.h	454;"	d
D_MEMEX_SRC_FMASK	vrx320_dsl_address_define.h	455;"	d
D_MEMEX_SRC_MASK	vrx320_dsl_address_define.h	453;"	d
D_MEMEX_SRC_WMASK	vrx320_dsl_address_define.h	452;"	d
D_ME_CONFIG	vrx320_dsl_address_define.h	471;"	d
D_ME_CONFIG_DEFAULT	vrx320_dsl_address_define.h	474;"	d
D_ME_CONFIG_FMASK	vrx320_dsl_address_define.h	475;"	d
D_ME_CONFIG_MASK	vrx320_dsl_address_define.h	473;"	d
D_ME_CONFIG_WMASK	vrx320_dsl_address_define.h	472;"	d
D_PER_IC_MISS_LAT	vrx320_dsl_address_define.h	721;"	d
D_PER_IC_MISS_LAT_DEFAULT	vrx320_dsl_address_define.h	724;"	d
D_PER_IC_MISS_LAT_FMASK	vrx320_dsl_address_define.h	725;"	d
D_PER_IC_MISS_LAT_MASK	vrx320_dsl_address_define.h	723;"	d
D_PER_IC_MISS_LAT_WMASK	vrx320_dsl_address_define.h	722;"	d
D_PORT_SEL	vrx320_dsl_address_define.h	436;"	d
D_PORT_SEL_DEFAULT	vrx320_dsl_address_define.h	439;"	d
D_PORT_SEL_FMASK	vrx320_dsl_address_define.h	440;"	d
D_PORT_SEL_MASK	vrx320_dsl_address_define.h	438;"	d
D_PORT_SEL_WMASK	vrx320_dsl_address_define.h	437;"	d
D_VERSION	vrx320_dsl_address_define.h	431;"	d
D_VERSION_DEFAULT	vrx320_dsl_address_define.h	434;"	d
D_VERSION_FMASK	vrx320_dsl_address_define.h	435;"	d
D_VERSION_MASK	vrx320_dsl_address_define.h	433;"	d
D_VERSION_WMASK	vrx320_dsl_address_define.h	432;"	d
D_XDATA_BASE	vrx320_dsl_address_define.h	601;"	d
D_XDATA_BASE_DEFAULT	vrx320_dsl_address_define.h	604;"	d
D_XDATA_BASE_FMASK	vrx320_dsl_address_define.h	605;"	d
D_XDATA_BASE_MASK	vrx320_dsl_address_define.h	603;"	d
D_XDATA_BASE_SH	vrx320_dsl_address_define.h	596;"	d
D_XDATA_BASE_SH_DEFAULT	vrx320_dsl_address_define.h	599;"	d
D_XDATA_BASE_SH_FMASK	vrx320_dsl_address_define.h	600;"	d
D_XDATA_BASE_SH_MASK	vrx320_dsl_address_define.h	598;"	d
D_XDATA_BASE_SH_WMASK	vrx320_dsl_address_define.h	597;"	d
D_XDATA_BASE_WMASK	vrx320_dsl_address_define.h	602;"	d
D_XDMA0_CTRL	vrx320_dsl_address_define.h	541;"	d
D_XDMA0_CTRL_DEFAULT	vrx320_dsl_address_define.h	544;"	d
D_XDMA0_CTRL_FMASK	vrx320_dsl_address_define.h	545;"	d
D_XDMA0_CTRL_MASK	vrx320_dsl_address_define.h	543;"	d
D_XDMA0_CTRL_WMASK	vrx320_dsl_address_define.h	542;"	d
D_XDMA0_DA_S	vrx320_dsl_address_define.h	561;"	d
D_XDMA0_DA_S_DEFAULT	vrx320_dsl_address_define.h	564;"	d
D_XDMA0_DA_S_FMASK	vrx320_dsl_address_define.h	565;"	d
D_XDMA0_DA_S_MASK	vrx320_dsl_address_define.h	563;"	d
D_XDMA0_DA_S_WMASK	vrx320_dsl_address_define.h	562;"	d
D_XDMA0_SA_E	vrx320_dsl_address_define.h	556;"	d
D_XDMA0_SA_E_DEFAULT	vrx320_dsl_address_define.h	559;"	d
D_XDMA0_SA_E_FMASK	vrx320_dsl_address_define.h	560;"	d
D_XDMA0_SA_E_MASK	vrx320_dsl_address_define.h	558;"	d
D_XDMA0_SA_E_WMASK	vrx320_dsl_address_define.h	557;"	d
D_XDMA0_SA_S	vrx320_dsl_address_define.h	551;"	d
D_XDMA0_SA_S_DEFAULT	vrx320_dsl_address_define.h	554;"	d
D_XDMA0_SA_S_FMASK	vrx320_dsl_address_define.h	555;"	d
D_XDMA0_SA_S_MASK	vrx320_dsl_address_define.h	553;"	d
D_XDMA0_SA_S_WMASK	vrx320_dsl_address_define.h	552;"	d
D_XDMA0_STAT	vrx320_dsl_address_define.h	546;"	d
D_XDMA0_STAT_DEFAULT	vrx320_dsl_address_define.h	549;"	d
D_XDMA0_STAT_FMASK	vrx320_dsl_address_define.h	550;"	d
D_XDMA0_STAT_MASK	vrx320_dsl_address_define.h	548;"	d
D_XDMA0_STAT_WMASK	vrx320_dsl_address_define.h	547;"	d
D_XDMA1_CTRL	vrx320_dsl_address_define.h	566;"	d
D_XDMA1_CTRL_DEFAULT	vrx320_dsl_address_define.h	569;"	d
D_XDMA1_CTRL_FMASK	vrx320_dsl_address_define.h	570;"	d
D_XDMA1_CTRL_MASK	vrx320_dsl_address_define.h	568;"	d
D_XDMA1_CTRL_WMASK	vrx320_dsl_address_define.h	567;"	d
D_XDMA1_DA_S	vrx320_dsl_address_define.h	586;"	d
D_XDMA1_DA_S_DEFAULT	vrx320_dsl_address_define.h	589;"	d
D_XDMA1_DA_S_FMASK	vrx320_dsl_address_define.h	590;"	d
D_XDMA1_DA_S_MASK	vrx320_dsl_address_define.h	588;"	d
D_XDMA1_DA_S_WMASK	vrx320_dsl_address_define.h	587;"	d
D_XDMA1_SA_E	vrx320_dsl_address_define.h	581;"	d
D_XDMA1_SA_E_DEFAULT	vrx320_dsl_address_define.h	584;"	d
D_XDMA1_SA_E_FMASK	vrx320_dsl_address_define.h	585;"	d
D_XDMA1_SA_E_MASK	vrx320_dsl_address_define.h	583;"	d
D_XDMA1_SA_E_WMASK	vrx320_dsl_address_define.h	582;"	d
D_XDMA1_SA_S	vrx320_dsl_address_define.h	576;"	d
D_XDMA1_SA_S_DEFAULT	vrx320_dsl_address_define.h	579;"	d
D_XDMA1_SA_S_FMASK	vrx320_dsl_address_define.h	580;"	d
D_XDMA1_SA_S_MASK	vrx320_dsl_address_define.h	578;"	d
D_XDMA1_SA_S_WMASK	vrx320_dsl_address_define.h	577;"	d
D_XDMA1_STAT	vrx320_dsl_address_define.h	571;"	d
D_XDMA1_STAT_DEFAULT	vrx320_dsl_address_define.h	574;"	d
D_XDMA1_STAT_FMASK	vrx320_dsl_address_define.h	575;"	d
D_XDMA1_STAT_MASK	vrx320_dsl_address_define.h	573;"	d
D_XDMA1_STAT_WMASK	vrx320_dsl_address_define.h	572;"	d
D_XDMA_GAP	vrx320_dsl_address_define.h	591;"	d
D_XDMA_GAP_DEFAULT	vrx320_dsl_address_define.h	594;"	d
D_XDMA_GAP_FMASK	vrx320_dsl_address_define.h	595;"	d
D_XDMA_GAP_MASK	vrx320_dsl_address_define.h	593;"	d
D_XDMA_GAP_WMASK	vrx320_dsl_address_define.h	592;"	d
D_XMEM_BAR0	vrx320_dsl_address_define.h	606;"	d
D_XMEM_BAR0_DEFAULT	vrx320_dsl_address_define.h	609;"	d
D_XMEM_BAR0_FMASK	vrx320_dsl_address_define.h	610;"	d
D_XMEM_BAR0_MASK	vrx320_dsl_address_define.h	608;"	d
D_XMEM_BAR0_WMASK	vrx320_dsl_address_define.h	607;"	d
D_XMEM_BAR1	vrx320_dsl_address_define.h	611;"	d
D_XMEM_BAR10	vrx320_dsl_address_define.h	656;"	d
D_XMEM_BAR10_DEFAULT	vrx320_dsl_address_define.h	659;"	d
D_XMEM_BAR10_FMASK	vrx320_dsl_address_define.h	660;"	d
D_XMEM_BAR10_MASK	vrx320_dsl_address_define.h	658;"	d
D_XMEM_BAR10_WMASK	vrx320_dsl_address_define.h	657;"	d
D_XMEM_BAR11	vrx320_dsl_address_define.h	661;"	d
D_XMEM_BAR11_DEFAULT	vrx320_dsl_address_define.h	664;"	d
D_XMEM_BAR11_FMASK	vrx320_dsl_address_define.h	665;"	d
D_XMEM_BAR11_MASK	vrx320_dsl_address_define.h	663;"	d
D_XMEM_BAR11_WMASK	vrx320_dsl_address_define.h	662;"	d
D_XMEM_BAR12	vrx320_dsl_address_define.h	666;"	d
D_XMEM_BAR12_DEFAULT	vrx320_dsl_address_define.h	669;"	d
D_XMEM_BAR12_FMASK	vrx320_dsl_address_define.h	670;"	d
D_XMEM_BAR12_MASK	vrx320_dsl_address_define.h	668;"	d
D_XMEM_BAR12_WMASK	vrx320_dsl_address_define.h	667;"	d
D_XMEM_BAR13	vrx320_dsl_address_define.h	671;"	d
D_XMEM_BAR13_DEFAULT	vrx320_dsl_address_define.h	674;"	d
D_XMEM_BAR13_FMASK	vrx320_dsl_address_define.h	675;"	d
D_XMEM_BAR13_MASK	vrx320_dsl_address_define.h	673;"	d
D_XMEM_BAR13_WMASK	vrx320_dsl_address_define.h	672;"	d
D_XMEM_BAR14	vrx320_dsl_address_define.h	676;"	d
D_XMEM_BAR14_DEFAULT	vrx320_dsl_address_define.h	679;"	d
D_XMEM_BAR14_FMASK	vrx320_dsl_address_define.h	680;"	d
D_XMEM_BAR14_MASK	vrx320_dsl_address_define.h	678;"	d
D_XMEM_BAR14_WMASK	vrx320_dsl_address_define.h	677;"	d
D_XMEM_BAR15	vrx320_dsl_address_define.h	681;"	d
D_XMEM_BAR15_DEFAULT	vrx320_dsl_address_define.h	684;"	d
D_XMEM_BAR15_FMASK	vrx320_dsl_address_define.h	685;"	d
D_XMEM_BAR15_MASK	vrx320_dsl_address_define.h	683;"	d
D_XMEM_BAR15_WMASK	vrx320_dsl_address_define.h	682;"	d
D_XMEM_BAR16	vrx320_dsl_address_define.h	686;"	d
D_XMEM_BAR16_DEFAULT	vrx320_dsl_address_define.h	689;"	d
D_XMEM_BAR16_FMASK	vrx320_dsl_address_define.h	690;"	d
D_XMEM_BAR16_MASK	vrx320_dsl_address_define.h	688;"	d
D_XMEM_BAR16_WMASK	vrx320_dsl_address_define.h	687;"	d
D_XMEM_BAR1_DEFAULT	vrx320_dsl_address_define.h	614;"	d
D_XMEM_BAR1_FMASK	vrx320_dsl_address_define.h	615;"	d
D_XMEM_BAR1_MASK	vrx320_dsl_address_define.h	613;"	d
D_XMEM_BAR1_WMASK	vrx320_dsl_address_define.h	612;"	d
D_XMEM_BAR2	vrx320_dsl_address_define.h	616;"	d
D_XMEM_BAR2_DEFAULT	vrx320_dsl_address_define.h	619;"	d
D_XMEM_BAR2_FMASK	vrx320_dsl_address_define.h	620;"	d
D_XMEM_BAR2_MASK	vrx320_dsl_address_define.h	618;"	d
D_XMEM_BAR2_WMASK	vrx320_dsl_address_define.h	617;"	d
D_XMEM_BAR3	vrx320_dsl_address_define.h	621;"	d
D_XMEM_BAR3_DEFAULT	vrx320_dsl_address_define.h	624;"	d
D_XMEM_BAR3_FMASK	vrx320_dsl_address_define.h	625;"	d
D_XMEM_BAR3_MASK	vrx320_dsl_address_define.h	623;"	d
D_XMEM_BAR3_WMASK	vrx320_dsl_address_define.h	622;"	d
D_XMEM_BAR4	vrx320_dsl_address_define.h	626;"	d
D_XMEM_BAR4_DEFAULT	vrx320_dsl_address_define.h	629;"	d
D_XMEM_BAR4_FMASK	vrx320_dsl_address_define.h	630;"	d
D_XMEM_BAR4_MASK	vrx320_dsl_address_define.h	628;"	d
D_XMEM_BAR4_WMASK	vrx320_dsl_address_define.h	627;"	d
D_XMEM_BAR5	vrx320_dsl_address_define.h	631;"	d
D_XMEM_BAR5_DEFAULT	vrx320_dsl_address_define.h	634;"	d
D_XMEM_BAR5_FMASK	vrx320_dsl_address_define.h	635;"	d
D_XMEM_BAR5_MASK	vrx320_dsl_address_define.h	633;"	d
D_XMEM_BAR5_WMASK	vrx320_dsl_address_define.h	632;"	d
D_XMEM_BAR6	vrx320_dsl_address_define.h	636;"	d
D_XMEM_BAR6_DEFAULT	vrx320_dsl_address_define.h	639;"	d
D_XMEM_BAR6_FMASK	vrx320_dsl_address_define.h	640;"	d
D_XMEM_BAR6_MASK	vrx320_dsl_address_define.h	638;"	d
D_XMEM_BAR6_WMASK	vrx320_dsl_address_define.h	637;"	d
D_XMEM_BAR7	vrx320_dsl_address_define.h	641;"	d
D_XMEM_BAR7_DEFAULT	vrx320_dsl_address_define.h	644;"	d
D_XMEM_BAR7_FMASK	vrx320_dsl_address_define.h	645;"	d
D_XMEM_BAR7_MASK	vrx320_dsl_address_define.h	643;"	d
D_XMEM_BAR7_WMASK	vrx320_dsl_address_define.h	642;"	d
D_XMEM_BAR8	vrx320_dsl_address_define.h	646;"	d
D_XMEM_BAR8_DEFAULT	vrx320_dsl_address_define.h	649;"	d
D_XMEM_BAR8_FMASK	vrx320_dsl_address_define.h	650;"	d
D_XMEM_BAR8_MASK	vrx320_dsl_address_define.h	648;"	d
D_XMEM_BAR8_WMASK	vrx320_dsl_address_define.h	647;"	d
D_XMEM_BAR9	vrx320_dsl_address_define.h	651;"	d
D_XMEM_BAR9_DEFAULT	vrx320_dsl_address_define.h	654;"	d
D_XMEM_BAR9_FMASK	vrx320_dsl_address_define.h	655;"	d
D_XMEM_BAR9_MASK	vrx320_dsl_address_define.h	653;"	d
D_XMEM_BAR9_WMASK	vrx320_dsl_address_define.h	652;"	d
D_XMEM_DATA_ACCS	vrx320_dsl_address_define.h	726;"	d
D_XMEM_DATA_ACCS_DEFAULT	vrx320_dsl_address_define.h	729;"	d
D_XMEM_DATA_ACCS_FMASK	vrx320_dsl_address_define.h	730;"	d
D_XMEM_DATA_ACCS_MASK	vrx320_dsl_address_define.h	728;"	d
D_XMEM_DATA_ACCS_WMASK	vrx320_dsl_address_define.h	727;"	d
D_XMEM_DATA_CLKS	vrx320_dsl_address_define.h	731;"	d
D_XMEM_DATA_CLKS_DEFAULT	vrx320_dsl_address_define.h	734;"	d
D_XMEM_DATA_CLKS_FMASK	vrx320_dsl_address_define.h	735;"	d
D_XMEM_DATA_CLKS_MASK	vrx320_dsl_address_define.h	733;"	d
D_XMEM_DATA_CLKS_WMASK	vrx320_dsl_address_define.h	732;"	d
D_XMEM_LAT	vrx320_dsl_address_define.h	706;"	d
D_XMEM_LAT_DEFAULT	vrx320_dsl_address_define.h	709;"	d
D_XMEM_LAT_FMASK	vrx320_dsl_address_define.h	710;"	d
D_XMEM_LAT_MASK	vrx320_dsl_address_define.h	708;"	d
D_XMEM_LAT_WMASK	vrx320_dsl_address_define.h	707;"	d
EDMA_CH_CTRL	vrx320_edma.h	49;"	d
EDMA_CH_IDX	vrx320_edma.h	47;"	d
EDMA_DAR_HIGH	vrx320_edma.h	54;"	d
EDMA_DAR_LOW	vrx320_edma.h	53;"	d
EDMA_LL_PTR_HIGH	vrx320_edma.h	56;"	d
EDMA_LL_PTR_LOW	vrx320_edma.h	55;"	d
EDMA_RCH_0_IMWR_DATA	vrx320_edma.h	44;"	d
EDMA_RCH_ABORT_IMWR_ADDR_HIGH	vrx320_edma.h	43;"	d
EDMA_RCH_ABORT_IMWR_ADDR_LOW	vrx320_edma.h	42;"	d
EDMA_RCH_DATA_LLE_NUM	vrx320_edma.h	14;"	d
EDMA_RCH_DONE_IMWR_ADDR_HIGH	vrx320_edma.h	41;"	d
EDMA_RCH_DONE_IMWR_ADDR_LOW	vrx320_edma.h	40;"	d
EDMA_RCH_DOORBELL	vrx320_edma.h	20;"	d
EDMA_RCH_EN	vrx320_edma.h	19;"	d
EDMA_RCH_ERR_STATUS_HIGH	vrx320_edma.h	38;"	d
EDMA_RCH_ERR_STATUS_LOW	vrx320_edma.h	37;"	d
EDMA_RCH_INT_CLEAR	vrx320_edma.h	36;"	d
EDMA_RCH_INT_MASK	vrx320_edma.h	35;"	d
EDMA_RCH_INT_STATUS	vrx320_edma.h	34;"	d
EDMA_RCH_LL_ERR_EN	vrx320_edma.h	39;"	d
EDMA_READ_CH	vrx320_edma.h	5;"	d
EDMA_READ_CH	vrx320_ppe_fw_const.h	62;"	d
EDMA_RUNNING	vrx320_ppe_fw_const.h	86;"	d
EDMA_SAR_HIGH	vrx320_edma.h	52;"	d
EDMA_SAR_LOW	vrx320_edma.h	51;"	d
EDMA_SM_UPDATE_THRESHOLD	vrx320_e1_addr_def.h	571;"	d
EDMA_STOPPED	vrx320_ppe_fw_const.h	85;"	d
EDMA_TRANSFER_SIZE	vrx320_edma.h	50;"	d
EDMA_WCH_0_IMWR_DATA	vrx320_edma.h	31;"	d
EDMA_WCH_ABORT_IMWR_ADDR_HIGH	vrx320_edma.h	30;"	d
EDMA_WCH_ABORT_IMWR_ADDR_LOW	vrx320_edma.h	29;"	d
EDMA_WCH_DATA_LLE_NUM	vrx320_edma.h	13;"	d
EDMA_WCH_DONE_IMWR_ADDR_HIGH	vrx320_edma.h	28;"	d
EDMA_WCH_DONE_IMWR_ADDR_LOW	vrx320_edma.h	27;"	d
EDMA_WCH_DOORBELL	vrx320_edma.h	18;"	d
EDMA_WCH_EN	vrx320_edma.h	17;"	d
EDMA_WCH_ERR_STATUS	vrx320_edma.h	26;"	d
EDMA_WCH_INT_CLEAR	vrx320_edma.h	25;"	d
EDMA_WCH_INT_MASK	vrx320_edma.h	24;"	d
EDMA_WCH_INT_STATUS	vrx320_edma.h	23;"	d
EDMA_WCH_LL_ERR_EN	vrx320_edma.h	32;"	d
EDMA_WRITE_CH	vrx320_edma.h	4;"	d
EDMA_WRITE_CH	vrx320_ppe_fw_const.h	61;"	d
EM_CLK_WIDTH	vrx320_e1_addr_def.h	872;"	d
EM_TICK_WIDTH	vrx320_e1_addr_def.h	871;"	d
ENABLE_ASSERT	vrx320_common.h	32;"	d
ENABLE_CONFIGURABLE_DSL_VLAN	vrx320_atm_datapath.c	85;"	d	file:
ENABLE_DEBUG	vrx320_common.h	30;"	d
ENABLE_PARTIAL_RESET_PPE	vrx320_common.h	40;"	d
ENABLE_STATS_ON_VCC_BASIS	vrx320_atm_datapath.c	86;"	d	file:
ERCS_IDLE	vrx320_ppe_fw_const.h	55;"	d
ERCS_READING_LL_PTR	vrx320_ppe_fw_const.h	57;"	d
ERCS_WRITING_IDX	vrx320_ppe_fw_const.h	56;"	d
ERRC_GLOBAL	vrx320_dsl_address_define.h	3955;"	d
ERRC_RX1_CTRL	vrx320_dsl_address_define.h	3958;"	d
ERRC_RX1_CTRL_DEFAULT	vrx320_dsl_address_define.h	3961;"	d
ERRC_RX1_CTRL_FMASK	vrx320_dsl_address_define.h	3962;"	d
ERRC_RX1_CTRL_MASK	vrx320_dsl_address_define.h	3960;"	d
ERRC_RX1_CTRL_WMASK	vrx320_dsl_address_define.h	3959;"	d
ERRC_RX1_ERRD_CTRL	vrx320_dsl_address_define.h	3963;"	d
ERRC_RX1_ERRD_CTRL_DEFAULT	vrx320_dsl_address_define.h	3966;"	d
ERRC_RX1_ERRD_CTRL_FMASK	vrx320_dsl_address_define.h	3967;"	d
ERRC_RX1_ERRD_CTRL_MASK	vrx320_dsl_address_define.h	3965;"	d
ERRC_RX1_ERRD_CTRL_WMASK	vrx320_dsl_address_define.h	3964;"	d
ERRC_RX1_ERR_CNT	vrx320_dsl_address_define.h	3978;"	d
ERRC_RX1_ERR_CNT_DEFAULT	vrx320_dsl_address_define.h	3981;"	d
ERRC_RX1_ERR_CNT_FMASK	vrx320_dsl_address_define.h	3982;"	d
ERRC_RX1_ERR_CNT_MASK	vrx320_dsl_address_define.h	3980;"	d
ERRC_RX1_ERR_CNT_WMASK	vrx320_dsl_address_define.h	3979;"	d
ERRC_RX1_SAT_CNT	vrx320_dsl_address_define.h	3973;"	d
ERRC_RX1_SAT_CNT_DEFAULT	vrx320_dsl_address_define.h	3976;"	d
ERRC_RX1_SAT_CNT_FMASK	vrx320_dsl_address_define.h	3977;"	d
ERRC_RX1_SAT_CNT_MASK	vrx320_dsl_address_define.h	3975;"	d
ERRC_RX1_SAT_CNT_WMASK	vrx320_dsl_address_define.h	3974;"	d
ERRC_RX1_STAT	vrx320_dsl_address_define.h	3968;"	d
ERRC_RX1_STAT_DEFAULT	vrx320_dsl_address_define.h	3971;"	d
ERRC_RX1_STAT_FMASK	vrx320_dsl_address_define.h	3972;"	d
ERRC_RX1_STAT_MASK	vrx320_dsl_address_define.h	3970;"	d
ERRC_RX1_STAT_WMASK	vrx320_dsl_address_define.h	3969;"	d
ERRC_RX2_CTRL	vrx320_dsl_address_define.h	3983;"	d
ERRC_RX2_CTRL_DEFAULT	vrx320_dsl_address_define.h	3986;"	d
ERRC_RX2_CTRL_FMASK	vrx320_dsl_address_define.h	3987;"	d
ERRC_RX2_CTRL_MASK	vrx320_dsl_address_define.h	3985;"	d
ERRC_RX2_CTRL_WMASK	vrx320_dsl_address_define.h	3984;"	d
ERRC_RX2_ERRD_CTRL	vrx320_dsl_address_define.h	3988;"	d
ERRC_RX2_ERRD_CTRL_DEFAULT	vrx320_dsl_address_define.h	3991;"	d
ERRC_RX2_ERRD_CTRL_FMASK	vrx320_dsl_address_define.h	3992;"	d
ERRC_RX2_ERRD_CTRL_MASK	vrx320_dsl_address_define.h	3990;"	d
ERRC_RX2_ERRD_CTRL_WMASK	vrx320_dsl_address_define.h	3989;"	d
ERRC_RX2_ERR_CNT	vrx320_dsl_address_define.h	4003;"	d
ERRC_RX2_ERR_CNT_DEFAULT	vrx320_dsl_address_define.h	4006;"	d
ERRC_RX2_ERR_CNT_FMASK	vrx320_dsl_address_define.h	4007;"	d
ERRC_RX2_ERR_CNT_MASK	vrx320_dsl_address_define.h	4005;"	d
ERRC_RX2_ERR_CNT_WMASK	vrx320_dsl_address_define.h	4004;"	d
ERRC_RX2_SAT_CNT	vrx320_dsl_address_define.h	3998;"	d
ERRC_RX2_SAT_CNT_DEFAULT	vrx320_dsl_address_define.h	4001;"	d
ERRC_RX2_SAT_CNT_FMASK	vrx320_dsl_address_define.h	4002;"	d
ERRC_RX2_SAT_CNT_MASK	vrx320_dsl_address_define.h	4000;"	d
ERRC_RX2_SAT_CNT_WMASK	vrx320_dsl_address_define.h	3999;"	d
ERRC_RX2_STAT	vrx320_dsl_address_define.h	3993;"	d
ERRC_RX2_STAT_DEFAULT	vrx320_dsl_address_define.h	3996;"	d
ERRC_RX2_STAT_FMASK	vrx320_dsl_address_define.h	3997;"	d
ERRC_RX2_STAT_MASK	vrx320_dsl_address_define.h	3995;"	d
ERRC_RX2_STAT_WMASK	vrx320_dsl_address_define.h	3994;"	d
ETH_MIN_TX_PACKET_LENGTH	vrx320_ptm_datapath.c	73;"	d	file:
ETH_WAN_TX_MIB_TABLE	vrx320_ptm_qos.c	68;"	d	file:
ETH_WATCHDOG_TIMEOUT	vrx320_ptm_datapath.c	68;"	d	file:
EXT_SDRAM_BASE	vrx320_dsl_address_define.h	162;"	d
EXT_SDRAM_SIZE	vrx320_dsl_address_define.h	163;"	d
FCI_GLBRX_REG	vrx320_dsl_address_define.h	1401;"	d
FCI_GLBTX_REG	vrx320_dsl_address_define.h	755;"	d
FFSM_CFG	vrx320_ptm_main.c	376;"	d	file:
FFSM_CFG0	vrx320_atm_main.c	97;"	d	file:
FFSM_CFG0	vrx320_ptm_main.c	144;"	d	file:
FFSM_CFG1	vrx320_atm_main.c	98;"	d	file:
FFSM_CFG1	vrx320_ptm_main.c	145;"	d	file:
FFSM_DBA	vrx320_ptm_main.c	375;"	d	file:
FFSM_DBA0	vrx320_atm_main.c	95;"	d	file:
FFSM_DBA0	vrx320_ptm_main.c	142;"	d	file:
FFSM_DBA1	vrx320_atm_main.c	96;"	d	file:
FFSM_DBA1	vrx320_ptm_main.c	143;"	d	file:
FFSM_IDLE_HEAD_BC0	vrx320_atm_main.c	99;"	d	file:
FFSM_IDLE_HEAD_BC0	vrx320_ptm_main.c	146;"	d	file:
FFSM_IDLE_HEAD_BC1	vrx320_atm_main.c	100;"	d	file:
FFSM_IDLE_HEAD_BC1	vrx320_ptm_main.c	147;"	d	file:
FFSM_PGCNT0	vrx320_atm_main.c	101;"	d	file:
FFSM_PGCNT0	vrx320_ptm_main.c	148;"	d	file:
FFSM_PGCNT1	vrx320_atm_main.c	102;"	d	file:
FFSM_PGCNT1	vrx320_ptm_main.c	149;"	d	file:
FFSM_cfg	vrx320_ppe_ptm_tc_ds.h	/^struct FFSM_cfg  {$/;"	s
FFSM_dba	vrx320_ppe_ptm_tc_ds.h	/^struct FFSM_dba {$/;"	s
FH_TRACE_NUM	vrx320_e1_addr_def.h	878;"	d
FH_TRACE_NUM_bit_width	vrx320_e1_addr_def.h	879;"	d
FPIAD	vrx320_dsl_address_define.h	20;"	d
FPI_FOR_SB0x2000	vrx320_ppe_fw_const.h	73;"	d
FPI_FOR_SB0x2000_HI	vrx320_ppe_fw_const.h	74;"	d
FPI_FOR_SB0x2000_LO	vrx320_ppe_fw_const.h	75;"	d
FRAG_TX_DESC_NOT_RELEASED	vrx320_ppe_fw_const.h	110;"	d
FRAG_TX_DESC_OWNER_B1	vrx320_ppe_fw_const.h	104;"	d
FRAG_TX_DESC_OWNER_E1_DMA_TX	vrx320_ppe_fw_const.h	103;"	d
FRAG_TX_DESC_RELEASED	vrx320_ppe_fw_const.h	109;"	d
FRAG_TX_DESC_STATUS_NOT_RELEASED	vrx320_ppe_fw_const.h	107;"	d
FRAG_TX_DESC_STATUS_RELEASED	vrx320_ppe_fw_const.h	106;"	d
FTB_CTRL	vrx320_dsl_address_define.h	2209;"	d
FTB_CTRL_DEFAULT	vrx320_dsl_address_define.h	2212;"	d
FTB_CTRL_FMASK	vrx320_dsl_address_define.h	2213;"	d
FTB_CTRL_MASK	vrx320_dsl_address_define.h	2211;"	d
FTB_CTRL_WMASK	vrx320_dsl_address_define.h	2210;"	d
FTB_GLOBAL	vrx320_dsl_address_define.h	2206;"	d
FTB_IFFT_TSIZE	vrx320_dsl_address_define.h	2214;"	d
FTB_IFFT_TSIZE_DEFAULT	vrx320_dsl_address_define.h	2217;"	d
FTB_IFFT_TSIZE_FMASK	vrx320_dsl_address_define.h	2218;"	d
FTB_IFFT_TSIZE_MASK	vrx320_dsl_address_define.h	2216;"	d
FTB_IFFT_TSIZE_WMASK	vrx320_dsl_address_define.h	2215;"	d
FTB_RX_STATUS	vrx320_dsl_address_define.h	2219;"	d
FTB_RX_STATUS_DEFAULT	vrx320_dsl_address_define.h	2222;"	d
FTB_RX_STATUS_FMASK	vrx320_dsl_address_define.h	2223;"	d
FTB_RX_STATUS_MASK	vrx320_dsl_address_define.h	2221;"	d
FTB_RX_STATUS_WMASK	vrx320_dsl_address_define.h	2220;"	d
FTB_TX_STATUS	vrx320_dsl_address_define.h	2224;"	d
FTB_TX_STATUS_DEFAULT	vrx320_dsl_address_define.h	2227;"	d
FTB_TX_STATUS_FMASK	vrx320_dsl_address_define.h	2228;"	d
FTB_TX_STATUS_MASK	vrx320_dsl_address_define.h	2226;"	d
FTB_TX_STATUS_WMASK	vrx320_dsl_address_define.h	2225;"	d
FT_GLOBAL	vrx320_dsl_address_define.h	2139;"	d
FT_RX_CTRL	vrx320_dsl_address_define.h	2142;"	d
FT_RX_CTRL_A	vrx320_dsl_address_define.h	2147;"	d
FT_RX_CTRL_A_DEFAULT	vrx320_dsl_address_define.h	2150;"	d
FT_RX_CTRL_A_FMASK	vrx320_dsl_address_define.h	2151;"	d
FT_RX_CTRL_A_MASK	vrx320_dsl_address_define.h	2149;"	d
FT_RX_CTRL_A_WMASK	vrx320_dsl_address_define.h	2148;"	d
FT_RX_CTRL_DEFAULT	vrx320_dsl_address_define.h	2145;"	d
FT_RX_CTRL_FMASK	vrx320_dsl_address_define.h	2146;"	d
FT_RX_CTRL_MASK	vrx320_dsl_address_define.h	2144;"	d
FT_RX_CTRL_WMASK	vrx320_dsl_address_define.h	2143;"	d
FT_RX_SCALE	vrx320_dsl_address_define.h	2167;"	d
FT_RX_SCALE_DEFAULT	vrx320_dsl_address_define.h	2170;"	d
FT_RX_SCALE_FMASK	vrx320_dsl_address_define.h	2171;"	d
FT_RX_SCALE_MASK	vrx320_dsl_address_define.h	2169;"	d
FT_RX_SCALE_WMASK	vrx320_dsl_address_define.h	2168;"	d
FT_STATUS	vrx320_dsl_address_define.h	2162;"	d
FT_STATUS_DEFAULT	vrx320_dsl_address_define.h	2165;"	d
FT_STATUS_FMASK	vrx320_dsl_address_define.h	2166;"	d
FT_STATUS_MASK	vrx320_dsl_address_define.h	2164;"	d
FT_STATUS_WMASK	vrx320_dsl_address_define.h	2163;"	d
FT_TX_CTRL	vrx320_dsl_address_define.h	2152;"	d
FT_TX_CTRL_A	vrx320_dsl_address_define.h	2157;"	d
FT_TX_CTRL_A_DEFAULT	vrx320_dsl_address_define.h	2160;"	d
FT_TX_CTRL_A_FMASK	vrx320_dsl_address_define.h	2161;"	d
FT_TX_CTRL_A_MASK	vrx320_dsl_address_define.h	2159;"	d
FT_TX_CTRL_A_WMASK	vrx320_dsl_address_define.h	2158;"	d
FT_TX_CTRL_DEFAULT	vrx320_dsl_address_define.h	2155;"	d
FT_TX_CTRL_FMASK	vrx320_dsl_address_define.h	2156;"	d
FT_TX_CTRL_MASK	vrx320_dsl_address_define.h	2154;"	d
FT_TX_CTRL_WMASK	vrx320_dsl_address_define.h	2153;"	d
FT_TX_SCALE	vrx320_dsl_address_define.h	2172;"	d
FT_TX_SCALE_DEFAULT	vrx320_dsl_address_define.h	2175;"	d
FT_TX_SCALE_FMASK	vrx320_dsl_address_define.h	2176;"	d
FT_TX_SCALE_MASK	vrx320_dsl_address_define.h	2174;"	d
FT_TX_SCALE_WMASK	vrx320_dsl_address_define.h	2173;"	d
FW_VER_ID	vrx320_atm_main.c	45;"	d	file:
FW_VER_ID	vrx320_ptm_main.c	82;"	d	file:
GET_BITS	ppa_atm_datapath.h	131;"	d
GIF0_RX_CRC_ERR_CNT	vrx320_atm_main.c	154;"	d	file:
GIF0_RX_CRC_ERR_CNT	vrx320_ptm_main.c	201;"	d	file:
GIF0_RX_CV_CNT	vrx320_atm_main.c	158;"	d	file:
GIF0_RX_CV_CNT	vrx320_ptm_main.c	205;"	d	file:
GIF1_RX_CRC_ERR_CNT	vrx320_atm_main.c	155;"	d	file:
GIF1_RX_CRC_ERR_CNT	vrx320_ptm_main.c	202;"	d	file:
GIF1_RX_CV_CNT	vrx320_atm_main.c	159;"	d	file:
GIF1_RX_CV_CNT	vrx320_ptm_main.c	206;"	d	file:
GIF2_RX_CRC_ERR_CNT	vrx320_atm_main.c	156;"	d	file:
GIF2_RX_CRC_ERR_CNT	vrx320_ptm_main.c	203;"	d	file:
GIF2_RX_CV_CNT	vrx320_atm_main.c	160;"	d	file:
GIF2_RX_CV_CNT	vrx320_ptm_main.c	207;"	d	file:
GIF3_RX_CRC_ERR_CNT	vrx320_atm_main.c	157;"	d	file:
GIF3_RX_CRC_ERR_CNT	vrx320_ptm_main.c	204;"	d	file:
GIF3_RX_CV_CNT	vrx320_atm_main.c	161;"	d	file:
GIF3_RX_CV_CNT	vrx320_ptm_main.c	208;"	d	file:
GLPM_GLOBAL	vrx320_dsl_address_define.h	4011;"	d
GLPM_GLP_BERT_CTRL	vrx320_dsl_address_define.h	4139;"	d
GLPM_GLP_BERT_CTRL_DEFAULT	vrx320_dsl_address_define.h	4142;"	d
GLPM_GLP_BERT_CTRL_FMASK	vrx320_dsl_address_define.h	4143;"	d
GLPM_GLP_BERT_CTRL_MASK	vrx320_dsl_address_define.h	4141;"	d
GLPM_GLP_BERT_CTRL_WMASK	vrx320_dsl_address_define.h	4140;"	d
GLPM_GLP_BERT_ERR	vrx320_dsl_address_define.h	4134;"	d
GLPM_GLP_BERT_ERR_DEFAULT	vrx320_dsl_address_define.h	4137;"	d
GLPM_GLP_BERT_ERR_FMASK	vrx320_dsl_address_define.h	4138;"	d
GLPM_GLP_BERT_ERR_MASK	vrx320_dsl_address_define.h	4136;"	d
GLPM_GLP_BERT_ERR_WMASK	vrx320_dsl_address_define.h	4135;"	d
GLPM_GLP_BERT_TERM	vrx320_dsl_address_define.h	4129;"	d
GLPM_GLP_BERT_TERM_DEFAULT	vrx320_dsl_address_define.h	4132;"	d
GLPM_GLP_BERT_TERM_FMASK	vrx320_dsl_address_define.h	4133;"	d
GLPM_GLP_BERT_TERM_MASK	vrx320_dsl_address_define.h	4131;"	d
GLPM_GLP_BERT_TERM_WMASK	vrx320_dsl_address_define.h	4130;"	d
GLPM_GLP_BIST_CTRL	vrx320_dsl_address_define.h	4114;"	d
GLPM_GLP_BIST_CTRL_DEFAULT	vrx320_dsl_address_define.h	4117;"	d
GLPM_GLP_BIST_CTRL_FMASK	vrx320_dsl_address_define.h	4118;"	d
GLPM_GLP_BIST_CTRL_MASK	vrx320_dsl_address_define.h	4116;"	d
GLPM_GLP_BIST_CTRL_WMASK	vrx320_dsl_address_define.h	4115;"	d
GLPM_GLP_BIST_END	vrx320_dsl_address_define.h	4124;"	d
GLPM_GLP_BIST_END_DEFAULT	vrx320_dsl_address_define.h	4127;"	d
GLPM_GLP_BIST_END_FMASK	vrx320_dsl_address_define.h	4128;"	d
GLPM_GLP_BIST_END_MASK	vrx320_dsl_address_define.h	4126;"	d
GLPM_GLP_BIST_END_WMASK	vrx320_dsl_address_define.h	4125;"	d
GLPM_GLP_BIST_PHLOCK	vrx320_dsl_address_define.h	4119;"	d
GLPM_GLP_BIST_PHLOCK_DEFAULT	vrx320_dsl_address_define.h	4122;"	d
GLPM_GLP_BIST_PHLOCK_FMASK	vrx320_dsl_address_define.h	4123;"	d
GLPM_GLP_BIST_PHLOCK_MASK	vrx320_dsl_address_define.h	4121;"	d
GLPM_GLP_BIST_PHLOCK_WMASK	vrx320_dsl_address_define.h	4120;"	d
GLPM_GLP_FR_BITLOCK_0	vrx320_dsl_address_define.h	4054;"	d
GLPM_GLP_FR_BITLOCK_0_DEFAULT	vrx320_dsl_address_define.h	4057;"	d
GLPM_GLP_FR_BITLOCK_0_FMASK	vrx320_dsl_address_define.h	4058;"	d
GLPM_GLP_FR_BITLOCK_0_MASK	vrx320_dsl_address_define.h	4056;"	d
GLPM_GLP_FR_BITLOCK_0_WMASK	vrx320_dsl_address_define.h	4055;"	d
GLPM_GLP_FR_BITLOCK_1	vrx320_dsl_address_define.h	4059;"	d
GLPM_GLP_FR_BITLOCK_1_DEFAULT	vrx320_dsl_address_define.h	4062;"	d
GLPM_GLP_FR_BITLOCK_1_FMASK	vrx320_dsl_address_define.h	4063;"	d
GLPM_GLP_FR_BITLOCK_1_MASK	vrx320_dsl_address_define.h	4061;"	d
GLPM_GLP_FR_BITLOCK_1_WMASK	vrx320_dsl_address_define.h	4060;"	d
GLPM_GLP_FR_CTRL_0	vrx320_dsl_address_define.h	4014;"	d
GLPM_GLP_FR_CTRL_0_DEFAULT	vrx320_dsl_address_define.h	4017;"	d
GLPM_GLP_FR_CTRL_0_FMASK	vrx320_dsl_address_define.h	4018;"	d
GLPM_GLP_FR_CTRL_0_MASK	vrx320_dsl_address_define.h	4016;"	d
GLPM_GLP_FR_CTRL_0_WMASK	vrx320_dsl_address_define.h	4015;"	d
GLPM_GLP_FR_CTRL_1	vrx320_dsl_address_define.h	4019;"	d
GLPM_GLP_FR_CTRL_1_DEFAULT	vrx320_dsl_address_define.h	4022;"	d
GLPM_GLP_FR_CTRL_1_FMASK	vrx320_dsl_address_define.h	4023;"	d
GLPM_GLP_FR_CTRL_1_MASK	vrx320_dsl_address_define.h	4021;"	d
GLPM_GLP_FR_CTRL_1_WMASK	vrx320_dsl_address_define.h	4020;"	d
GLPM_GLP_FR_ERR_0	vrx320_dsl_address_define.h	4104;"	d
GLPM_GLP_FR_ERR_0_DEFAULT	vrx320_dsl_address_define.h	4107;"	d
GLPM_GLP_FR_ERR_0_FMASK	vrx320_dsl_address_define.h	4108;"	d
GLPM_GLP_FR_ERR_0_MASK	vrx320_dsl_address_define.h	4106;"	d
GLPM_GLP_FR_ERR_0_WMASK	vrx320_dsl_address_define.h	4105;"	d
GLPM_GLP_FR_ERR_1	vrx320_dsl_address_define.h	4109;"	d
GLPM_GLP_FR_ERR_1_DEFAULT	vrx320_dsl_address_define.h	4112;"	d
GLPM_GLP_FR_ERR_1_FMASK	vrx320_dsl_address_define.h	4113;"	d
GLPM_GLP_FR_ERR_1_MASK	vrx320_dsl_address_define.h	4111;"	d
GLPM_GLP_FR_ERR_1_WMASK	vrx320_dsl_address_define.h	4110;"	d
GLPM_GLP_FR_ERR_LIM_0	vrx320_dsl_address_define.h	4074;"	d
GLPM_GLP_FR_ERR_LIM_0_DEFAULT	vrx320_dsl_address_define.h	4077;"	d
GLPM_GLP_FR_ERR_LIM_0_FMASK	vrx320_dsl_address_define.h	4078;"	d
GLPM_GLP_FR_ERR_LIM_0_MASK	vrx320_dsl_address_define.h	4076;"	d
GLPM_GLP_FR_ERR_LIM_0_WMASK	vrx320_dsl_address_define.h	4075;"	d
GLPM_GLP_FR_ERR_LIM_1	vrx320_dsl_address_define.h	4079;"	d
GLPM_GLP_FR_ERR_LIM_1_DEFAULT	vrx320_dsl_address_define.h	4082;"	d
GLPM_GLP_FR_ERR_LIM_1_FMASK	vrx320_dsl_address_define.h	4083;"	d
GLPM_GLP_FR_ERR_LIM_1_MASK	vrx320_dsl_address_define.h	4081;"	d
GLPM_GLP_FR_ERR_LIM_1_WMASK	vrx320_dsl_address_define.h	4080;"	d
GLPM_GLP_FR_MISC_0	vrx320_dsl_address_define.h	4044;"	d
GLPM_GLP_FR_MISC_0_DEFAULT	vrx320_dsl_address_define.h	4047;"	d
GLPM_GLP_FR_MISC_0_FMASK	vrx320_dsl_address_define.h	4048;"	d
GLPM_GLP_FR_MISC_0_MASK	vrx320_dsl_address_define.h	4046;"	d
GLPM_GLP_FR_MISC_0_WMASK	vrx320_dsl_address_define.h	4045;"	d
GLPM_GLP_FR_MISC_1	vrx320_dsl_address_define.h	4049;"	d
GLPM_GLP_FR_MISC_1_DEFAULT	vrx320_dsl_address_define.h	4052;"	d
GLPM_GLP_FR_MISC_1_FMASK	vrx320_dsl_address_define.h	4053;"	d
GLPM_GLP_FR_MISC_1_MASK	vrx320_dsl_address_define.h	4051;"	d
GLPM_GLP_FR_MISC_1_WMASK	vrx320_dsl_address_define.h	4050;"	d
GLPM_GLP_FR_RX_UNIQ_WD_0	vrx320_dsl_address_define.h	4094;"	d
GLPM_GLP_FR_RX_UNIQ_WD_0_DEFAULT	vrx320_dsl_address_define.h	4097;"	d
GLPM_GLP_FR_RX_UNIQ_WD_0_FMASK	vrx320_dsl_address_define.h	4098;"	d
GLPM_GLP_FR_RX_UNIQ_WD_0_MASK	vrx320_dsl_address_define.h	4096;"	d
GLPM_GLP_FR_RX_UNIQ_WD_0_WMASK	vrx320_dsl_address_define.h	4095;"	d
GLPM_GLP_FR_RX_UNIQ_WD_1	vrx320_dsl_address_define.h	4099;"	d
GLPM_GLP_FR_RX_UNIQ_WD_1_DEFAULT	vrx320_dsl_address_define.h	4102;"	d
GLPM_GLP_FR_RX_UNIQ_WD_1_FMASK	vrx320_dsl_address_define.h	4103;"	d
GLPM_GLP_FR_RX_UNIQ_WD_1_MASK	vrx320_dsl_address_define.h	4101;"	d
GLPM_GLP_FR_RX_UNIQ_WD_1_WMASK	vrx320_dsl_address_define.h	4100;"	d
GLPM_GLP_FR_STATUS_0	vrx320_dsl_address_define.h	4024;"	d
GLPM_GLP_FR_STATUS_0_DEFAULT	vrx320_dsl_address_define.h	4027;"	d
GLPM_GLP_FR_STATUS_0_FMASK	vrx320_dsl_address_define.h	4028;"	d
GLPM_GLP_FR_STATUS_0_MASK	vrx320_dsl_address_define.h	4026;"	d
GLPM_GLP_FR_STATUS_0_WMASK	vrx320_dsl_address_define.h	4025;"	d
GLPM_GLP_FR_STATUS_1	vrx320_dsl_address_define.h	4029;"	d
GLPM_GLP_FR_STATUS_1_DEFAULT	vrx320_dsl_address_define.h	4032;"	d
GLPM_GLP_FR_STATUS_1_FMASK	vrx320_dsl_address_define.h	4033;"	d
GLPM_GLP_FR_STATUS_1_MASK	vrx320_dsl_address_define.h	4031;"	d
GLPM_GLP_FR_STATUS_1_WMASK	vrx320_dsl_address_define.h	4030;"	d
GLPM_GLP_FR_UNIQ_WD_0	vrx320_dsl_address_define.h	4084;"	d
GLPM_GLP_FR_UNIQ_WD_0_DEFAULT	vrx320_dsl_address_define.h	4087;"	d
GLPM_GLP_FR_UNIQ_WD_0_FMASK	vrx320_dsl_address_define.h	4088;"	d
GLPM_GLP_FR_UNIQ_WD_0_MASK	vrx320_dsl_address_define.h	4086;"	d
GLPM_GLP_FR_UNIQ_WD_0_WMASK	vrx320_dsl_address_define.h	4085;"	d
GLPM_GLP_FR_UNIQ_WD_1	vrx320_dsl_address_define.h	4089;"	d
GLPM_GLP_FR_UNIQ_WD_1_DEFAULT	vrx320_dsl_address_define.h	4092;"	d
GLPM_GLP_FR_UNIQ_WD_1_FMASK	vrx320_dsl_address_define.h	4093;"	d
GLPM_GLP_FR_UNIQ_WD_1_MASK	vrx320_dsl_address_define.h	4091;"	d
GLPM_GLP_FR_UNIQ_WD_1_WMASK	vrx320_dsl_address_define.h	4090;"	d
GLPM_GLP_FR_WDG_CFG_0	vrx320_dsl_address_define.h	4064;"	d
GLPM_GLP_FR_WDG_CFG_0_DEFAULT	vrx320_dsl_address_define.h	4067;"	d
GLPM_GLP_FR_WDG_CFG_0_FMASK	vrx320_dsl_address_define.h	4068;"	d
GLPM_GLP_FR_WDG_CFG_0_MASK	vrx320_dsl_address_define.h	4066;"	d
GLPM_GLP_FR_WDG_CFG_0_WMASK	vrx320_dsl_address_define.h	4065;"	d
GLPM_GLP_FR_WDG_CFG_1	vrx320_dsl_address_define.h	4069;"	d
GLPM_GLP_FR_WDG_CFG_1_DEFAULT	vrx320_dsl_address_define.h	4072;"	d
GLPM_GLP_FR_WDG_CFG_1_FMASK	vrx320_dsl_address_define.h	4073;"	d
GLPM_GLP_FR_WDG_CFG_1_MASK	vrx320_dsl_address_define.h	4071;"	d
GLPM_GLP_FR_WDG_CFG_1_WMASK	vrx320_dsl_address_define.h	4070;"	d
GLPM_GLP_FR_WD_AL_0	vrx320_dsl_address_define.h	4034;"	d
GLPM_GLP_FR_WD_AL_0_DEFAULT	vrx320_dsl_address_define.h	4037;"	d
GLPM_GLP_FR_WD_AL_0_FMASK	vrx320_dsl_address_define.h	4038;"	d
GLPM_GLP_FR_WD_AL_0_MASK	vrx320_dsl_address_define.h	4036;"	d
GLPM_GLP_FR_WD_AL_0_WMASK	vrx320_dsl_address_define.h	4035;"	d
GLPM_GLP_FR_WD_AL_1	vrx320_dsl_address_define.h	4039;"	d
GLPM_GLP_FR_WD_AL_1_DEFAULT	vrx320_dsl_address_define.h	4042;"	d
GLPM_GLP_FR_WD_AL_1_FMASK	vrx320_dsl_address_define.h	4043;"	d
GLPM_GLP_FR_WD_AL_1_MASK	vrx320_dsl_address_define.h	4041;"	d
GLPM_GLP_FR_WD_AL_1_WMASK	vrx320_dsl_address_define.h	4040;"	d
GLPM_GLP_GLP_CTRL	vrx320_dsl_address_define.h	4144;"	d
GLPM_GLP_GLP_CTRL_DEFAULT	vrx320_dsl_address_define.h	4147;"	d
GLPM_GLP_GLP_CTRL_FMASK	vrx320_dsl_address_define.h	4148;"	d
GLPM_GLP_GLP_CTRL_MASK	vrx320_dsl_address_define.h	4146;"	d
GLPM_GLP_GLP_CTRL_WMASK	vrx320_dsl_address_define.h	4145;"	d
GLPM_GLP_GLP_MISC	vrx320_dsl_address_define.h	4149;"	d
GLPM_GLP_GLP_MISC_DEFAULT	vrx320_dsl_address_define.h	4152;"	d
GLPM_GLP_GLP_MISC_FMASK	vrx320_dsl_address_define.h	4153;"	d
GLPM_GLP_GLP_MISC_MASK	vrx320_dsl_address_define.h	4151;"	d
GLPM_GLP_GLP_MISC_WMASK	vrx320_dsl_address_define.h	4150;"	d
GLPM_PLL_A_CTRL1	vrx320_dsl_address_define.h	4199;"	d
GLPM_PLL_A_CTRL1_DEFAULT	vrx320_dsl_address_define.h	4202;"	d
GLPM_PLL_A_CTRL1_FMASK	vrx320_dsl_address_define.h	4203;"	d
GLPM_PLL_A_CTRL1_MASK	vrx320_dsl_address_define.h	4201;"	d
GLPM_PLL_A_CTRL1_WMASK	vrx320_dsl_address_define.h	4200;"	d
GLPM_PLL_A_CTRL2	vrx320_dsl_address_define.h	4204;"	d
GLPM_PLL_A_CTRL2_DEFAULT	vrx320_dsl_address_define.h	4207;"	d
GLPM_PLL_A_CTRL2_FMASK	vrx320_dsl_address_define.h	4208;"	d
GLPM_PLL_A_CTRL2_MASK	vrx320_dsl_address_define.h	4206;"	d
GLPM_PLL_A_CTRL2_WMASK	vrx320_dsl_address_define.h	4205;"	d
GLPM_PLL_A_CTRL3	vrx320_dsl_address_define.h	4209;"	d
GLPM_PLL_A_CTRL3_DEFAULT	vrx320_dsl_address_define.h	4212;"	d
GLPM_PLL_A_CTRL3_FMASK	vrx320_dsl_address_define.h	4213;"	d
GLPM_PLL_A_CTRL3_MASK	vrx320_dsl_address_define.h	4211;"	d
GLPM_PLL_A_CTRL3_WMASK	vrx320_dsl_address_define.h	4210;"	d
GLPM_PLL_CTRL1	vrx320_dsl_address_define.h	4164;"	d
GLPM_PLL_CTRL1_DEFAULT	vrx320_dsl_address_define.h	4167;"	d
GLPM_PLL_CTRL1_FMASK	vrx320_dsl_address_define.h	4168;"	d
GLPM_PLL_CTRL1_MASK	vrx320_dsl_address_define.h	4166;"	d
GLPM_PLL_CTRL1_WMASK	vrx320_dsl_address_define.h	4165;"	d
GLPM_PLL_CTRL2	vrx320_dsl_address_define.h	4169;"	d
GLPM_PLL_CTRL2_DEFAULT	vrx320_dsl_address_define.h	4172;"	d
GLPM_PLL_CTRL2_FMASK	vrx320_dsl_address_define.h	4173;"	d
GLPM_PLL_CTRL2_MASK	vrx320_dsl_address_define.h	4171;"	d
GLPM_PLL_CTRL2_WMASK	vrx320_dsl_address_define.h	4170;"	d
GLPM_PLL_CTRL3	vrx320_dsl_address_define.h	4174;"	d
GLPM_PLL_CTRL3_DEFAULT	vrx320_dsl_address_define.h	4177;"	d
GLPM_PLL_CTRL3_FMASK	vrx320_dsl_address_define.h	4178;"	d
GLPM_PLL_CTRL3_MASK	vrx320_dsl_address_define.h	4176;"	d
GLPM_PLL_CTRL3_WMASK	vrx320_dsl_address_define.h	4175;"	d
GLPM_PLL_CTRL4	vrx320_dsl_address_define.h	4179;"	d
GLPM_PLL_CTRL4_DEFAULT	vrx320_dsl_address_define.h	4182;"	d
GLPM_PLL_CTRL4_FMASK	vrx320_dsl_address_define.h	4183;"	d
GLPM_PLL_CTRL4_MASK	vrx320_dsl_address_define.h	4181;"	d
GLPM_PLL_CTRL4_WMASK	vrx320_dsl_address_define.h	4180;"	d
GLPM_PLL_CTRL5	vrx320_dsl_address_define.h	4184;"	d
GLPM_PLL_CTRL5_DEFAULT	vrx320_dsl_address_define.h	4187;"	d
GLPM_PLL_CTRL5_FMASK	vrx320_dsl_address_define.h	4188;"	d
GLPM_PLL_CTRL5_MASK	vrx320_dsl_address_define.h	4186;"	d
GLPM_PLL_CTRL5_WMASK	vrx320_dsl_address_define.h	4185;"	d
GLPM_PLL_CTRL6	vrx320_dsl_address_define.h	4189;"	d
GLPM_PLL_CTRL6_DEFAULT	vrx320_dsl_address_define.h	4192;"	d
GLPM_PLL_CTRL6_FMASK	vrx320_dsl_address_define.h	4193;"	d
GLPM_PLL_CTRL6_MASK	vrx320_dsl_address_define.h	4191;"	d
GLPM_PLL_CTRL6_WMASK	vrx320_dsl_address_define.h	4190;"	d
GLPM_PLL_CTRL7	vrx320_dsl_address_define.h	4194;"	d
GLPM_PLL_CTRL7_DEFAULT	vrx320_dsl_address_define.h	4197;"	d
GLPM_PLL_CTRL7_FMASK	vrx320_dsl_address_define.h	4198;"	d
GLPM_PLL_CTRL7_MASK	vrx320_dsl_address_define.h	4196;"	d
GLPM_PLL_CTRL7_WMASK	vrx320_dsl_address_define.h	4195;"	d
GLPM_PLL_STATUS	vrx320_dsl_address_define.h	4214;"	d
GLPM_PLL_STATUS_DEFAULT	vrx320_dsl_address_define.h	4217;"	d
GLPM_PLL_STATUS_FMASK	vrx320_dsl_address_define.h	4218;"	d
GLPM_PLL_STATUS_MASK	vrx320_dsl_address_define.h	4216;"	d
GLPM_PLL_STATUS_WMASK	vrx320_dsl_address_define.h	4215;"	d
GLPM_PMA_STARTUP_CTRL	vrx320_dsl_address_define.h	4154;"	d
GLPM_PMA_STARTUP_CTRL_DEFAULT	vrx320_dsl_address_define.h	4157;"	d
GLPM_PMA_STARTUP_CTRL_FMASK	vrx320_dsl_address_define.h	4158;"	d
GLPM_PMA_STARTUP_CTRL_MASK	vrx320_dsl_address_define.h	4156;"	d
GLPM_PMA_STARTUP_CTRL_WMASK	vrx320_dsl_address_define.h	4155;"	d
GLPM_PMA_STATE	vrx320_dsl_address_define.h	4159;"	d
GLPM_PMA_STATE_DEFAULT	vrx320_dsl_address_define.h	4162;"	d
GLPM_PMA_STATE_FMASK	vrx320_dsl_address_define.h	4163;"	d
GLPM_PMA_STATE_MASK	vrx320_dsl_address_define.h	4161;"	d
GLPM_PMA_STATE_WMASK	vrx320_dsl_address_define.h	4160;"	d
GLPM_RX1_A_CTRL	vrx320_dsl_address_define.h	4404;"	d
GLPM_RX1_A_CTRL_DEFAULT	vrx320_dsl_address_define.h	4407;"	d
GLPM_RX1_A_CTRL_FMASK	vrx320_dsl_address_define.h	4408;"	d
GLPM_RX1_A_CTRL_MASK	vrx320_dsl_address_define.h	4406;"	d
GLPM_RX1_A_CTRL_WMASK	vrx320_dsl_address_define.h	4405;"	d
GLPM_RX1_CAL	vrx320_dsl_address_define.h	4399;"	d
GLPM_RX1_CAL_DEFAULT	vrx320_dsl_address_define.h	4402;"	d
GLPM_RX1_CAL_FMASK	vrx320_dsl_address_define.h	4403;"	d
GLPM_RX1_CAL_MASK	vrx320_dsl_address_define.h	4401;"	d
GLPM_RX1_CAL_WMASK	vrx320_dsl_address_define.h	4400;"	d
GLPM_RX1_CDR	vrx320_dsl_address_define.h	4389;"	d
GLPM_RX1_CDR_DEFAULT	vrx320_dsl_address_define.h	4392;"	d
GLPM_RX1_CDR_FMASK	vrx320_dsl_address_define.h	4393;"	d
GLPM_RX1_CDR_MASK	vrx320_dsl_address_define.h	4391;"	d
GLPM_RX1_CDR_WMASK	vrx320_dsl_address_define.h	4390;"	d
GLPM_RX1_CTRL1	vrx320_dsl_address_define.h	4379;"	d
GLPM_RX1_CTRL1_DEFAULT	vrx320_dsl_address_define.h	4382;"	d
GLPM_RX1_CTRL1_FMASK	vrx320_dsl_address_define.h	4383;"	d
GLPM_RX1_CTRL1_MASK	vrx320_dsl_address_define.h	4381;"	d
GLPM_RX1_CTRL1_WMASK	vrx320_dsl_address_define.h	4380;"	d
GLPM_RX1_CTRL2	vrx320_dsl_address_define.h	4384;"	d
GLPM_RX1_CTRL2_DEFAULT	vrx320_dsl_address_define.h	4387;"	d
GLPM_RX1_CTRL2_FMASK	vrx320_dsl_address_define.h	4388;"	d
GLPM_RX1_CTRL2_MASK	vrx320_dsl_address_define.h	4386;"	d
GLPM_RX1_CTRL2_WMASK	vrx320_dsl_address_define.h	4385;"	d
GLPM_RX1_EI	vrx320_dsl_address_define.h	4394;"	d
GLPM_RX1_EI_DEFAULT	vrx320_dsl_address_define.h	4397;"	d
GLPM_RX1_EI_FMASK	vrx320_dsl_address_define.h	4398;"	d
GLPM_RX1_EI_MASK	vrx320_dsl_address_define.h	4396;"	d
GLPM_RX1_EI_WMASK	vrx320_dsl_address_define.h	4395;"	d
GLPM_RX1_TEST_CTRL	vrx320_dsl_address_define.h	4409;"	d
GLPM_RX1_TEST_CTRL_DEFAULT	vrx320_dsl_address_define.h	4412;"	d
GLPM_RX1_TEST_CTRL_FMASK	vrx320_dsl_address_define.h	4413;"	d
GLPM_RX1_TEST_CTRL_MASK	vrx320_dsl_address_define.h	4411;"	d
GLPM_RX1_TEST_CTRL_WMASK	vrx320_dsl_address_define.h	4410;"	d
GLPM_RX2_A_CTRL	vrx320_dsl_address_define.h	4439;"	d
GLPM_RX2_A_CTRL_DEFAULT	vrx320_dsl_address_define.h	4442;"	d
GLPM_RX2_A_CTRL_FMASK	vrx320_dsl_address_define.h	4443;"	d
GLPM_RX2_A_CTRL_MASK	vrx320_dsl_address_define.h	4441;"	d
GLPM_RX2_A_CTRL_WMASK	vrx320_dsl_address_define.h	4440;"	d
GLPM_RX2_CAL	vrx320_dsl_address_define.h	4434;"	d
GLPM_RX2_CAL_DEFAULT	vrx320_dsl_address_define.h	4437;"	d
GLPM_RX2_CAL_FMASK	vrx320_dsl_address_define.h	4438;"	d
GLPM_RX2_CAL_MASK	vrx320_dsl_address_define.h	4436;"	d
GLPM_RX2_CAL_WMASK	vrx320_dsl_address_define.h	4435;"	d
GLPM_RX2_CDR	vrx320_dsl_address_define.h	4424;"	d
GLPM_RX2_CDR_DEFAULT	vrx320_dsl_address_define.h	4427;"	d
GLPM_RX2_CDR_FMASK	vrx320_dsl_address_define.h	4428;"	d
GLPM_RX2_CDR_MASK	vrx320_dsl_address_define.h	4426;"	d
GLPM_RX2_CDR_WMASK	vrx320_dsl_address_define.h	4425;"	d
GLPM_RX2_CTRL1	vrx320_dsl_address_define.h	4414;"	d
GLPM_RX2_CTRL1_DEFAULT	vrx320_dsl_address_define.h	4417;"	d
GLPM_RX2_CTRL1_FMASK	vrx320_dsl_address_define.h	4418;"	d
GLPM_RX2_CTRL1_MASK	vrx320_dsl_address_define.h	4416;"	d
GLPM_RX2_CTRL1_WMASK	vrx320_dsl_address_define.h	4415;"	d
GLPM_RX2_CTRL2	vrx320_dsl_address_define.h	4419;"	d
GLPM_RX2_CTRL2_DEFAULT	vrx320_dsl_address_define.h	4422;"	d
GLPM_RX2_CTRL2_FMASK	vrx320_dsl_address_define.h	4423;"	d
GLPM_RX2_CTRL2_MASK	vrx320_dsl_address_define.h	4421;"	d
GLPM_RX2_CTRL2_WMASK	vrx320_dsl_address_define.h	4420;"	d
GLPM_RX2_EI	vrx320_dsl_address_define.h	4429;"	d
GLPM_RX2_EI_DEFAULT	vrx320_dsl_address_define.h	4432;"	d
GLPM_RX2_EI_FMASK	vrx320_dsl_address_define.h	4433;"	d
GLPM_RX2_EI_MASK	vrx320_dsl_address_define.h	4431;"	d
GLPM_RX2_EI_WMASK	vrx320_dsl_address_define.h	4430;"	d
GLPM_RX2_TEST_CTRL	vrx320_dsl_address_define.h	4444;"	d
GLPM_RX2_TEST_CTRL_DEFAULT	vrx320_dsl_address_define.h	4447;"	d
GLPM_RX2_TEST_CTRL_FMASK	vrx320_dsl_address_define.h	4448;"	d
GLPM_RX2_TEST_CTRL_MASK	vrx320_dsl_address_define.h	4446;"	d
GLPM_RX2_TEST_CTRL_WMASK	vrx320_dsl_address_define.h	4445;"	d
GLPM_TX1_A_CTRL1	vrx320_dsl_address_define.h	4234;"	d
GLPM_TX1_A_CTRL1_DEFAULT	vrx320_dsl_address_define.h	4237;"	d
GLPM_TX1_A_CTRL1_FMASK	vrx320_dsl_address_define.h	4238;"	d
GLPM_TX1_A_CTRL1_MASK	vrx320_dsl_address_define.h	4236;"	d
GLPM_TX1_A_CTRL1_WMASK	vrx320_dsl_address_define.h	4235;"	d
GLPM_TX1_A_CTRL2	vrx320_dsl_address_define.h	4239;"	d
GLPM_TX1_A_CTRL2_DEFAULT	vrx320_dsl_address_define.h	4242;"	d
GLPM_TX1_A_CTRL2_FMASK	vrx320_dsl_address_define.h	4243;"	d
GLPM_TX1_A_CTRL2_MASK	vrx320_dsl_address_define.h	4241;"	d
GLPM_TX1_A_CTRL2_WMASK	vrx320_dsl_address_define.h	4240;"	d
GLPM_TX1_CTRL1	vrx320_dsl_address_define.h	4219;"	d
GLPM_TX1_CTRL1_DEFAULT	vrx320_dsl_address_define.h	4222;"	d
GLPM_TX1_CTRL1_FMASK	vrx320_dsl_address_define.h	4223;"	d
GLPM_TX1_CTRL1_MASK	vrx320_dsl_address_define.h	4221;"	d
GLPM_TX1_CTRL1_WMASK	vrx320_dsl_address_define.h	4220;"	d
GLPM_TX1_CTRL2	vrx320_dsl_address_define.h	4224;"	d
GLPM_TX1_CTRL2_DEFAULT	vrx320_dsl_address_define.h	4227;"	d
GLPM_TX1_CTRL2_FMASK	vrx320_dsl_address_define.h	4228;"	d
GLPM_TX1_CTRL2_MASK	vrx320_dsl_address_define.h	4226;"	d
GLPM_TX1_CTRL2_WMASK	vrx320_dsl_address_define.h	4225;"	d
GLPM_TX1_CTRL3	vrx320_dsl_address_define.h	4229;"	d
GLPM_TX1_CTRL3_DEFAULT	vrx320_dsl_address_define.h	4232;"	d
GLPM_TX1_CTRL3_FMASK	vrx320_dsl_address_define.h	4233;"	d
GLPM_TX1_CTRL3_MASK	vrx320_dsl_address_define.h	4231;"	d
GLPM_TX1_CTRL3_WMASK	vrx320_dsl_address_define.h	4230;"	d
GLPM_TX1_MOD1	vrx320_dsl_address_define.h	4244;"	d
GLPM_TX1_MOD1_DEFAULT	vrx320_dsl_address_define.h	4247;"	d
GLPM_TX1_MOD1_FMASK	vrx320_dsl_address_define.h	4248;"	d
GLPM_TX1_MOD1_MASK	vrx320_dsl_address_define.h	4246;"	d
GLPM_TX1_MOD1_WMASK	vrx320_dsl_address_define.h	4245;"	d
GLPM_TX1_MOD2	vrx320_dsl_address_define.h	4249;"	d
GLPM_TX1_MOD2_DEFAULT	vrx320_dsl_address_define.h	4252;"	d
GLPM_TX1_MOD2_FMASK	vrx320_dsl_address_define.h	4253;"	d
GLPM_TX1_MOD2_MASK	vrx320_dsl_address_define.h	4251;"	d
GLPM_TX1_MOD2_WMASK	vrx320_dsl_address_define.h	4250;"	d
GLPM_TX1_MOD3	vrx320_dsl_address_define.h	4254;"	d
GLPM_TX1_MOD3_DEFAULT	vrx320_dsl_address_define.h	4257;"	d
GLPM_TX1_MOD3_FMASK	vrx320_dsl_address_define.h	4258;"	d
GLPM_TX1_MOD3_MASK	vrx320_dsl_address_define.h	4256;"	d
GLPM_TX1_MOD3_WMASK	vrx320_dsl_address_define.h	4255;"	d
GLPM_TX2_A_CTRL1	vrx320_dsl_address_define.h	4274;"	d
GLPM_TX2_A_CTRL1_DEFAULT	vrx320_dsl_address_define.h	4277;"	d
GLPM_TX2_A_CTRL1_FMASK	vrx320_dsl_address_define.h	4278;"	d
GLPM_TX2_A_CTRL1_MASK	vrx320_dsl_address_define.h	4276;"	d
GLPM_TX2_A_CTRL1_WMASK	vrx320_dsl_address_define.h	4275;"	d
GLPM_TX2_A_CTRL2	vrx320_dsl_address_define.h	4279;"	d
GLPM_TX2_A_CTRL2_DEFAULT	vrx320_dsl_address_define.h	4282;"	d
GLPM_TX2_A_CTRL2_FMASK	vrx320_dsl_address_define.h	4283;"	d
GLPM_TX2_A_CTRL2_MASK	vrx320_dsl_address_define.h	4281;"	d
GLPM_TX2_A_CTRL2_WMASK	vrx320_dsl_address_define.h	4280;"	d
GLPM_TX2_CTRL1	vrx320_dsl_address_define.h	4259;"	d
GLPM_TX2_CTRL1_DEFAULT	vrx320_dsl_address_define.h	4262;"	d
GLPM_TX2_CTRL1_FMASK	vrx320_dsl_address_define.h	4263;"	d
GLPM_TX2_CTRL1_MASK	vrx320_dsl_address_define.h	4261;"	d
GLPM_TX2_CTRL1_WMASK	vrx320_dsl_address_define.h	4260;"	d
GLPM_TX2_CTRL2	vrx320_dsl_address_define.h	4264;"	d
GLPM_TX2_CTRL2_DEFAULT	vrx320_dsl_address_define.h	4267;"	d
GLPM_TX2_CTRL2_FMASK	vrx320_dsl_address_define.h	4268;"	d
GLPM_TX2_CTRL2_MASK	vrx320_dsl_address_define.h	4266;"	d
GLPM_TX2_CTRL2_WMASK	vrx320_dsl_address_define.h	4265;"	d
GLPM_TX2_CTRL3	vrx320_dsl_address_define.h	4269;"	d
GLPM_TX2_CTRL3_DEFAULT	vrx320_dsl_address_define.h	4272;"	d
GLPM_TX2_CTRL3_FMASK	vrx320_dsl_address_define.h	4273;"	d
GLPM_TX2_CTRL3_MASK	vrx320_dsl_address_define.h	4271;"	d
GLPM_TX2_CTRL3_WMASK	vrx320_dsl_address_define.h	4270;"	d
GLPM_TX2_MOD1	vrx320_dsl_address_define.h	4284;"	d
GLPM_TX2_MOD1_DEFAULT	vrx320_dsl_address_define.h	4287;"	d
GLPM_TX2_MOD1_FMASK	vrx320_dsl_address_define.h	4288;"	d
GLPM_TX2_MOD1_MASK	vrx320_dsl_address_define.h	4286;"	d
GLPM_TX2_MOD1_WMASK	vrx320_dsl_address_define.h	4285;"	d
GLPM_TX2_MOD2	vrx320_dsl_address_define.h	4289;"	d
GLPM_TX2_MOD2_DEFAULT	vrx320_dsl_address_define.h	4292;"	d
GLPM_TX2_MOD2_FMASK	vrx320_dsl_address_define.h	4293;"	d
GLPM_TX2_MOD2_MASK	vrx320_dsl_address_define.h	4291;"	d
GLPM_TX2_MOD2_WMASK	vrx320_dsl_address_define.h	4290;"	d
GLPM_TX2_MOD3	vrx320_dsl_address_define.h	4294;"	d
GLPM_TX2_MOD3_DEFAULT	vrx320_dsl_address_define.h	4297;"	d
GLPM_TX2_MOD3_FMASK	vrx320_dsl_address_define.h	4298;"	d
GLPM_TX2_MOD3_MASK	vrx320_dsl_address_define.h	4296;"	d
GLPM_TX2_MOD3_WMASK	vrx320_dsl_address_define.h	4295;"	d
GLPM_TX3_A_CTRL1	vrx320_dsl_address_define.h	4314;"	d
GLPM_TX3_A_CTRL1_DEFAULT	vrx320_dsl_address_define.h	4317;"	d
GLPM_TX3_A_CTRL1_FMASK	vrx320_dsl_address_define.h	4318;"	d
GLPM_TX3_A_CTRL1_MASK	vrx320_dsl_address_define.h	4316;"	d
GLPM_TX3_A_CTRL1_WMASK	vrx320_dsl_address_define.h	4315;"	d
GLPM_TX3_A_CTRL2	vrx320_dsl_address_define.h	4319;"	d
GLPM_TX3_A_CTRL2_DEFAULT	vrx320_dsl_address_define.h	4322;"	d
GLPM_TX3_A_CTRL2_FMASK	vrx320_dsl_address_define.h	4323;"	d
GLPM_TX3_A_CTRL2_MASK	vrx320_dsl_address_define.h	4321;"	d
GLPM_TX3_A_CTRL2_WMASK	vrx320_dsl_address_define.h	4320;"	d
GLPM_TX3_CTRL1	vrx320_dsl_address_define.h	4299;"	d
GLPM_TX3_CTRL1_DEFAULT	vrx320_dsl_address_define.h	4302;"	d
GLPM_TX3_CTRL1_FMASK	vrx320_dsl_address_define.h	4303;"	d
GLPM_TX3_CTRL1_MASK	vrx320_dsl_address_define.h	4301;"	d
GLPM_TX3_CTRL1_WMASK	vrx320_dsl_address_define.h	4300;"	d
GLPM_TX3_CTRL2	vrx320_dsl_address_define.h	4304;"	d
GLPM_TX3_CTRL2_DEFAULT	vrx320_dsl_address_define.h	4307;"	d
GLPM_TX3_CTRL2_FMASK	vrx320_dsl_address_define.h	4308;"	d
GLPM_TX3_CTRL2_MASK	vrx320_dsl_address_define.h	4306;"	d
GLPM_TX3_CTRL2_WMASK	vrx320_dsl_address_define.h	4305;"	d
GLPM_TX3_CTRL3	vrx320_dsl_address_define.h	4309;"	d
GLPM_TX3_CTRL3_DEFAULT	vrx320_dsl_address_define.h	4312;"	d
GLPM_TX3_CTRL3_FMASK	vrx320_dsl_address_define.h	4313;"	d
GLPM_TX3_CTRL3_MASK	vrx320_dsl_address_define.h	4311;"	d
GLPM_TX3_CTRL3_WMASK	vrx320_dsl_address_define.h	4310;"	d
GLPM_TX3_MOD1	vrx320_dsl_address_define.h	4324;"	d
GLPM_TX3_MOD1_DEFAULT	vrx320_dsl_address_define.h	4327;"	d
GLPM_TX3_MOD1_FMASK	vrx320_dsl_address_define.h	4328;"	d
GLPM_TX3_MOD1_MASK	vrx320_dsl_address_define.h	4326;"	d
GLPM_TX3_MOD1_WMASK	vrx320_dsl_address_define.h	4325;"	d
GLPM_TX3_MOD2	vrx320_dsl_address_define.h	4329;"	d
GLPM_TX3_MOD2_DEFAULT	vrx320_dsl_address_define.h	4332;"	d
GLPM_TX3_MOD2_FMASK	vrx320_dsl_address_define.h	4333;"	d
GLPM_TX3_MOD2_MASK	vrx320_dsl_address_define.h	4331;"	d
GLPM_TX3_MOD2_WMASK	vrx320_dsl_address_define.h	4330;"	d
GLPM_TX3_MOD3	vrx320_dsl_address_define.h	4334;"	d
GLPM_TX3_MOD3_DEFAULT	vrx320_dsl_address_define.h	4337;"	d
GLPM_TX3_MOD3_FMASK	vrx320_dsl_address_define.h	4338;"	d
GLPM_TX3_MOD3_MASK	vrx320_dsl_address_define.h	4336;"	d
GLPM_TX3_MOD3_WMASK	vrx320_dsl_address_define.h	4335;"	d
GLPM_TX4_A_CTRL1	vrx320_dsl_address_define.h	4354;"	d
GLPM_TX4_A_CTRL1_DEFAULT	vrx320_dsl_address_define.h	4357;"	d
GLPM_TX4_A_CTRL1_FMASK	vrx320_dsl_address_define.h	4358;"	d
GLPM_TX4_A_CTRL1_MASK	vrx320_dsl_address_define.h	4356;"	d
GLPM_TX4_A_CTRL1_WMASK	vrx320_dsl_address_define.h	4355;"	d
GLPM_TX4_A_CTRL2	vrx320_dsl_address_define.h	4359;"	d
GLPM_TX4_A_CTRL2_DEFAULT	vrx320_dsl_address_define.h	4362;"	d
GLPM_TX4_A_CTRL2_FMASK	vrx320_dsl_address_define.h	4363;"	d
GLPM_TX4_A_CTRL2_MASK	vrx320_dsl_address_define.h	4361;"	d
GLPM_TX4_A_CTRL2_WMASK	vrx320_dsl_address_define.h	4360;"	d
GLPM_TX4_CTRL1	vrx320_dsl_address_define.h	4339;"	d
GLPM_TX4_CTRL1_DEFAULT	vrx320_dsl_address_define.h	4342;"	d
GLPM_TX4_CTRL1_FMASK	vrx320_dsl_address_define.h	4343;"	d
GLPM_TX4_CTRL1_MASK	vrx320_dsl_address_define.h	4341;"	d
GLPM_TX4_CTRL1_WMASK	vrx320_dsl_address_define.h	4340;"	d
GLPM_TX4_CTRL2	vrx320_dsl_address_define.h	4344;"	d
GLPM_TX4_CTRL2_DEFAULT	vrx320_dsl_address_define.h	4347;"	d
GLPM_TX4_CTRL2_FMASK	vrx320_dsl_address_define.h	4348;"	d
GLPM_TX4_CTRL2_MASK	vrx320_dsl_address_define.h	4346;"	d
GLPM_TX4_CTRL2_WMASK	vrx320_dsl_address_define.h	4345;"	d
GLPM_TX4_CTRL3	vrx320_dsl_address_define.h	4349;"	d
GLPM_TX4_CTRL3_DEFAULT	vrx320_dsl_address_define.h	4352;"	d
GLPM_TX4_CTRL3_FMASK	vrx320_dsl_address_define.h	4353;"	d
GLPM_TX4_CTRL3_MASK	vrx320_dsl_address_define.h	4351;"	d
GLPM_TX4_CTRL3_WMASK	vrx320_dsl_address_define.h	4350;"	d
GLPM_TX4_MOD1	vrx320_dsl_address_define.h	4364;"	d
GLPM_TX4_MOD1_DEFAULT	vrx320_dsl_address_define.h	4367;"	d
GLPM_TX4_MOD1_FMASK	vrx320_dsl_address_define.h	4368;"	d
GLPM_TX4_MOD1_MASK	vrx320_dsl_address_define.h	4366;"	d
GLPM_TX4_MOD1_WMASK	vrx320_dsl_address_define.h	4365;"	d
GLPM_TX4_MOD2	vrx320_dsl_address_define.h	4369;"	d
GLPM_TX4_MOD2_DEFAULT	vrx320_dsl_address_define.h	4372;"	d
GLPM_TX4_MOD2_FMASK	vrx320_dsl_address_define.h	4373;"	d
GLPM_TX4_MOD2_MASK	vrx320_dsl_address_define.h	4371;"	d
GLPM_TX4_MOD2_WMASK	vrx320_dsl_address_define.h	4370;"	d
GLPM_TX4_MOD3	vrx320_dsl_address_define.h	4374;"	d
GLPM_TX4_MOD3_DEFAULT	vrx320_dsl_address_define.h	4377;"	d
GLPM_TX4_MOD3_FMASK	vrx320_dsl_address_define.h	4378;"	d
GLPM_TX4_MOD3_MASK	vrx320_dsl_address_define.h	4376;"	d
GLPM_TX4_MOD3_WMASK	vrx320_dsl_address_define.h	4375;"	d
GLPTOP_GLOBAL	vrx320_dsl_address_define.h	3914;"	d
GLP_MISC	vrx320_dsl_address_define.h	3947;"	d
GLP_MISC_DEFAULT	vrx320_dsl_address_define.h	3950;"	d
GLP_MISC_FMASK	vrx320_dsl_address_define.h	3951;"	d
GLP_MISC_MASK	vrx320_dsl_address_define.h	3949;"	d
GLP_MISC_WMASK	vrx320_dsl_address_define.h	3948;"	d
GLP_RX0FIFO_CFG	vrx320_dsl_address_define.h	3932;"	d
GLP_RX0FIFO_CFG_DEFAULT	vrx320_dsl_address_define.h	3935;"	d
GLP_RX0FIFO_CFG_FMASK	vrx320_dsl_address_define.h	3936;"	d
GLP_RX0FIFO_CFG_MASK	vrx320_dsl_address_define.h	3934;"	d
GLP_RX0FIFO_CFG_WMASK	vrx320_dsl_address_define.h	3933;"	d
GLP_RX1FIFO_CFG	vrx320_dsl_address_define.h	3942;"	d
GLP_RX1FIFO_CFG_DEFAULT	vrx320_dsl_address_define.h	3945;"	d
GLP_RX1FIFO_CFG_FMASK	vrx320_dsl_address_define.h	3946;"	d
GLP_RX1FIFO_CFG_MASK	vrx320_dsl_address_define.h	3944;"	d
GLP_RX1FIFO_CFG_WMASK	vrx320_dsl_address_define.h	3943;"	d
GLP_TOP_CFG	vrx320_dsl_address_define.h	3917;"	d
GLP_TOP_CFG_DEFAULT	vrx320_dsl_address_define.h	3920;"	d
GLP_TOP_CFG_FMASK	vrx320_dsl_address_define.h	3921;"	d
GLP_TOP_CFG_MASK	vrx320_dsl_address_define.h	3919;"	d
GLP_TOP_CFG_WMASK	vrx320_dsl_address_define.h	3918;"	d
GLP_TOP_STATUS	vrx320_dsl_address_define.h	3922;"	d
GLP_TOP_STATUS_DEFAULT	vrx320_dsl_address_define.h	3925;"	d
GLP_TOP_STATUS_FMASK	vrx320_dsl_address_define.h	3926;"	d
GLP_TOP_STATUS_MASK	vrx320_dsl_address_define.h	3924;"	d
GLP_TOP_STATUS_WMASK	vrx320_dsl_address_define.h	3923;"	d
GLP_TX0FIFO_CFG	vrx320_dsl_address_define.h	3927;"	d
GLP_TX0FIFO_CFG_DEFAULT	vrx320_dsl_address_define.h	3930;"	d
GLP_TX0FIFO_CFG_FMASK	vrx320_dsl_address_define.h	3931;"	d
GLP_TX0FIFO_CFG_MASK	vrx320_dsl_address_define.h	3929;"	d
GLP_TX0FIFO_CFG_WMASK	vrx320_dsl_address_define.h	3928;"	d
GLP_TX1FIFO_CFG	vrx320_dsl_address_define.h	3937;"	d
GLP_TX1FIFO_CFG_DEFAULT	vrx320_dsl_address_define.h	3940;"	d
GLP_TX1FIFO_CFG_FMASK	vrx320_dsl_address_define.h	3941;"	d
GLP_TX1FIFO_CFG_MASK	vrx320_dsl_address_define.h	3939;"	d
GLP_TX1FIFO_CFG_WMASK	vrx320_dsl_address_define.h	3938;"	d
HTU_ENTRY	vrx320_atm_datapath.c	107;"	d	file:
HTU_ENTRY	vrx320_atm_main.c	51;"	d	file:
HTU_MASK	vrx320_atm_datapath.c	108;"	d	file:
HTU_MASK	vrx320_atm_main.c	52;"	d	file:
HTU_RESULT	vrx320_atm_datapath.c	109;"	d	file:
HTU_RESULT	vrx320_atm_main.c	53;"	d	file:
IFX_ERROR	lantiq_wrapper.h	13;"	d
IFX_PPA_DRV_QOS_RATESHAPE_R_2_bitrate	vrx320_ptm_qos.c	39;"	d	file:
IFX_PPA_DRV_QOS_RATESHAPE_bitrate_2_R	vrx320_ptm_qos.c	38;"	d	file:
IFX_PPA_DRV_QOS_WFQ_WLEVEL_2_W	vrx320_ptm_qos.c	41;"	d	file:
IFX_PPE	vrx320_common.h	101;"	d
IFX_REG_R32	lantiq_wrapper.h	19;"	d
IFX_REG_W32	lantiq_wrapper.h	20;"	d
IFX_REG_W32_MASK	lantiq_wrapper.h	21;"	d
IFX_SUCCESS	lantiq_wrapper.h	12;"	d
IIBRAM2_BASE	vrx320_dsl_address_define.h	150;"	d
IIBRAM2_SIZE	vrx320_dsl_address_define.h	151;"	d
IMBOX0	vrx320_dsl_address_define.h	4914;"	d
IMBOX1	vrx320_dsl_address_define.h	4915;"	d
IMBOX10	vrx320_dsl_address_define.h	4924;"	d
IMBOX11	vrx320_dsl_address_define.h	4925;"	d
IMBOX2	vrx320_dsl_address_define.h	4916;"	d
IMBOX3	vrx320_dsl_address_define.h	4917;"	d
IMBOX4	vrx320_dsl_address_define.h	4918;"	d
IMBOX5	vrx320_dsl_address_define.h	4919;"	d
IMBOX6	vrx320_dsl_address_define.h	4920;"	d
IMBOX7	vrx320_dsl_address_define.h	4921;"	d
IMBOX8	vrx320_dsl_address_define.h	4922;"	d
IMBOX9	vrx320_dsl_address_define.h	4923;"	d
IMBOX_BASE	vrx320_dsl_address_define.h	4894;"	d
IMBOX_END	vrx320_dsl_address_define.h	4895;"	d
IMBOX_SIZE_B	vrx320_dsl_address_define.h	4928;"	d
IMBOX_SIZE_LW	vrx320_dsl_address_define.h	4930;"	d
IMCU_DSM_IMER	vrx320_ptm_datapath.c	157;"	d	file:
IMCU_IMER_BASE_ADDR	vrx320_ptm_datapath.c	155;"	d	file:
IMCU_USM_IMER	vrx320_ptm_datapath.c	156;"	d	file:
IRAM0_BASE	vrx320_dsl_address_define.h	142;"	d
IRAM0_SIZE	vrx320_dsl_address_define.h	143;"	d
IRAM1_BASE	vrx320_dsl_address_define.h	144;"	d
IRAM1_SIZE	vrx320_dsl_address_define.h	145;"	d
IRAM2_BASE	vrx320_dsl_address_define.h	146;"	d
IRAM2_SIZE	vrx320_dsl_address_define.h	147;"	d
IR_ACT_ADDR	vrx320_dsl_address_define.h	2628;"	d
IR_ACT_ADDR_DEFAULT	vrx320_dsl_address_define.h	2631;"	d
IR_ACT_ADDR_FMASK	vrx320_dsl_address_define.h	2632;"	d
IR_ACT_ADDR_MASK	vrx320_dsl_address_define.h	2630;"	d
IR_ACT_ADDR_WMASK	vrx320_dsl_address_define.h	2629;"	d
IR_CONFIG	vrx320_dsl_address_define.h	2613;"	d
IR_CONFIG_DEFAULT	vrx320_dsl_address_define.h	2616;"	d
IR_CONFIG_FMASK	vrx320_dsl_address_define.h	2617;"	d
IR_CONFIG_MASK	vrx320_dsl_address_define.h	2615;"	d
IR_CONFIG_WMASK	vrx320_dsl_address_define.h	2614;"	d
IR_DEROT_MISC	vrx320_dsl_address_define.h	2668;"	d
IR_DEROT_MISC_DEFAULT	vrx320_dsl_address_define.h	2671;"	d
IR_DEROT_MISC_FMASK	vrx320_dsl_address_define.h	2672;"	d
IR_DEROT_MISC_MASK	vrx320_dsl_address_define.h	2670;"	d
IR_DEROT_MISC_WMASK	vrx320_dsl_address_define.h	2669;"	d
IR_DEROT_POLY	vrx320_dsl_address_define.h	2673;"	d
IR_DEROT_POLY_DEFAULT	vrx320_dsl_address_define.h	2676;"	d
IR_DEROT_POLY_FMASK	vrx320_dsl_address_define.h	2677;"	d
IR_DEROT_POLY_MASK	vrx320_dsl_address_define.h	2675;"	d
IR_DEROT_POLY_WMASK	vrx320_dsl_address_define.h	2674;"	d
IR_DUMMY	vrx320_dsl_address_define.h	2648;"	d
IR_DUMMY_DEFAULT	vrx320_dsl_address_define.h	2651;"	d
IR_DUMMY_FMASK	vrx320_dsl_address_define.h	2652;"	d
IR_DUMMY_MASK	vrx320_dsl_address_define.h	2650;"	d
IR_DUMMY_WMASK	vrx320_dsl_address_define.h	2649;"	d
IR_ENABLE	vrx320_dsl_address_define.h	2321;"	d
IR_ENABLE_DEFAULT	vrx320_dsl_address_define.h	2324;"	d
IR_ENABLE_FMASK	vrx320_dsl_address_define.h	2325;"	d
IR_ENABLE_MASK	vrx320_dsl_address_define.h	2323;"	d
IR_ENABLE_WMASK	vrx320_dsl_address_define.h	2322;"	d
IR_FDQADAPT	vrx320_dsl_address_define.h	2723;"	d
IR_FDQADAPT_DEFAULT	vrx320_dsl_address_define.h	2726;"	d
IR_FDQADAPT_FMASK	vrx320_dsl_address_define.h	2727;"	d
IR_FDQADAPT_MASK	vrx320_dsl_address_define.h	2725;"	d
IR_FDQADAPT_WMASK	vrx320_dsl_address_define.h	2724;"	d
IR_FD_RNG0	vrx320_dsl_address_define.h	2678;"	d
IR_FD_RNG0_DEFAULT	vrx320_dsl_address_define.h	2681;"	d
IR_FD_RNG0_FMASK	vrx320_dsl_address_define.h	2682;"	d
IR_FD_RNG0_MASK	vrx320_dsl_address_define.h	2680;"	d
IR_FD_RNG0_WMASK	vrx320_dsl_address_define.h	2679;"	d
IR_FD_RNG1	vrx320_dsl_address_define.h	2683;"	d
IR_FD_RNG1_BASE	vrx320_dsl_address_define.h	2688;"	d
IR_FD_RNG1_BASE_DEFAULT	vrx320_dsl_address_define.h	2691;"	d
IR_FD_RNG1_BASE_FMASK	vrx320_dsl_address_define.h	2692;"	d
IR_FD_RNG1_BASE_MASK	vrx320_dsl_address_define.h	2690;"	d
IR_FD_RNG1_BASE_WMASK	vrx320_dsl_address_define.h	2689;"	d
IR_FD_RNG1_DEFAULT	vrx320_dsl_address_define.h	2686;"	d
IR_FD_RNG1_FMASK	vrx320_dsl_address_define.h	2687;"	d
IR_FD_RNG1_MASK	vrx320_dsl_address_define.h	2685;"	d
IR_FD_RNG1_WMASK	vrx320_dsl_address_define.h	2684;"	d
IR_LP0_BITS	vrx320_dsl_address_define.h	2633;"	d
IR_LP0_BITS_DEFAULT	vrx320_dsl_address_define.h	2636;"	d
IR_LP0_BITS_FMASK	vrx320_dsl_address_define.h	2637;"	d
IR_LP0_BITS_MASK	vrx320_dsl_address_define.h	2635;"	d
IR_LP0_BITS_WMASK	vrx320_dsl_address_define.h	2634;"	d
IR_LP0_BIT_FIFO	vrx320_dsl_address_define.h	2653;"	d
IR_LP0_BIT_FIFO_DEFAULT	vrx320_dsl_address_define.h	2656;"	d
IR_LP0_BIT_FIFO_FMASK	vrx320_dsl_address_define.h	2657;"	d
IR_LP0_BIT_FIFO_MASK	vrx320_dsl_address_define.h	2655;"	d
IR_LP0_BIT_FIFO_WMASK	vrx320_dsl_address_define.h	2654;"	d
IR_LP1_BITS	vrx320_dsl_address_define.h	2638;"	d
IR_LP1_BITS_DEFAULT	vrx320_dsl_address_define.h	2641;"	d
IR_LP1_BITS_FMASK	vrx320_dsl_address_define.h	2642;"	d
IR_LP1_BITS_MASK	vrx320_dsl_address_define.h	2640;"	d
IR_LP1_BITS_WMASK	vrx320_dsl_address_define.h	2639;"	d
IR_LP1_BIT_FIFO	vrx320_dsl_address_define.h	2658;"	d
IR_LP1_BIT_FIFO_DEFAULT	vrx320_dsl_address_define.h	2661;"	d
IR_LP1_BIT_FIFO_FMASK	vrx320_dsl_address_define.h	2662;"	d
IR_LP1_BIT_FIFO_MASK	vrx320_dsl_address_define.h	2660;"	d
IR_LP1_BIT_FIFO_WMASK	vrx320_dsl_address_define.h	2659;"	d
IR_LP2_BITS	vrx320_dsl_address_define.h	2643;"	d
IR_LP2_BITS_DEFAULT	vrx320_dsl_address_define.h	2646;"	d
IR_LP2_BITS_FMASK	vrx320_dsl_address_define.h	2647;"	d
IR_LP2_BITS_MASK	vrx320_dsl_address_define.h	2645;"	d
IR_LP2_BITS_WMASK	vrx320_dsl_address_define.h	2644;"	d
IR_LP2_BIT_FIFO	vrx320_dsl_address_define.h	2663;"	d
IR_LP2_BIT_FIFO_DEFAULT	vrx320_dsl_address_define.h	2666;"	d
IR_LP2_BIT_FIFO_FMASK	vrx320_dsl_address_define.h	2667;"	d
IR_LP2_BIT_FIFO_MASK	vrx320_dsl_address_define.h	2665;"	d
IR_LP2_BIT_FIFO_WMASK	vrx320_dsl_address_define.h	2664;"	d
IR_MISC	vrx320_dsl_address_define.h	2623;"	d
IR_MISC_DEFAULT	vrx320_dsl_address_define.h	2626;"	d
IR_MISC_FMASK	vrx320_dsl_address_define.h	2627;"	d
IR_MISC_MASK	vrx320_dsl_address_define.h	2625;"	d
IR_MISC_WMASK	vrx320_dsl_address_define.h	2624;"	d
IR_NPR_IIBRAM	vrx320_dsl_address_define.h	2693;"	d
IR_NPR_IIBRAM_DEFAULT	vrx320_dsl_address_define.h	2696;"	d
IR_NPR_IIBRAM_FMASK	vrx320_dsl_address_define.h	2697;"	d
IR_NPR_IIBRAM_MASK	vrx320_dsl_address_define.h	2695;"	d
IR_NPR_IIBRAM_WMASK	vrx320_dsl_address_define.h	2694;"	d
IR_NSC	vrx320_dsl_address_define.h	2326;"	d
IR_NSC_DEFAULT	vrx320_dsl_address_define.h	2329;"	d
IR_NSC_FMASK	vrx320_dsl_address_define.h	2330;"	d
IR_NSC_MASK	vrx320_dsl_address_define.h	2328;"	d
IR_NSC_WMASK	vrx320_dsl_address_define.h	2327;"	d
IR_PILOT	vrx320_dsl_address_define.h	2718;"	d
IR_PILOT_DEFAULT	vrx320_dsl_address_define.h	2721;"	d
IR_PILOT_FMASK	vrx320_dsl_address_define.h	2722;"	d
IR_PILOT_MASK	vrx320_dsl_address_define.h	2720;"	d
IR_PILOT_WMASK	vrx320_dsl_address_define.h	2719;"	d
IR_PRBS0	vrx320_dsl_address_define.h	2336;"	d
IR_PRBS0_DEFAULT	vrx320_dsl_address_define.h	2339;"	d
IR_PRBS0_FMASK	vrx320_dsl_address_define.h	2340;"	d
IR_PRBS0_MASK	vrx320_dsl_address_define.h	2338;"	d
IR_PRBS0_WMASK	vrx320_dsl_address_define.h	2337;"	d
IR_PRBS1	vrx320_dsl_address_define.h	2341;"	d
IR_PRBS1_DEFAULT	vrx320_dsl_address_define.h	2344;"	d
IR_PRBS1_FMASK	vrx320_dsl_address_define.h	2345;"	d
IR_PRBS1_MASK	vrx320_dsl_address_define.h	2343;"	d
IR_PRBS1_WMASK	vrx320_dsl_address_define.h	2342;"	d
IR_PRBS_CTRL	vrx320_dsl_address_define.h	2331;"	d
IR_PRBS_CTRL_DEFAULT	vrx320_dsl_address_define.h	2334;"	d
IR_PRBS_CTRL_FMASK	vrx320_dsl_address_define.h	2335;"	d
IR_PRBS_CTRL_MASK	vrx320_dsl_address_define.h	2333;"	d
IR_PRBS_CTRL_WMASK	vrx320_dsl_address_define.h	2332;"	d
IR_PTINDEX	vrx320_dsl_address_define.h	2713;"	d
IR_PTINDEX_DEFAULT	vrx320_dsl_address_define.h	2716;"	d
IR_PTINDEX_FMASK	vrx320_dsl_address_define.h	2717;"	d
IR_PTINDEX_MASK	vrx320_dsl_address_define.h	2715;"	d
IR_PTINDEX_WMASK	vrx320_dsl_address_define.h	2714;"	d
IR_QUAD0	vrx320_dsl_address_define.h	2698;"	d
IR_QUAD0_DEFAULT	vrx320_dsl_address_define.h	2701;"	d
IR_QUAD0_FMASK	vrx320_dsl_address_define.h	2702;"	d
IR_QUAD0_MASK	vrx320_dsl_address_define.h	2700;"	d
IR_QUAD0_WMASK	vrx320_dsl_address_define.h	2699;"	d
IR_QUAD1	vrx320_dsl_address_define.h	2703;"	d
IR_QUAD1_DEFAULT	vrx320_dsl_address_define.h	2706;"	d
IR_QUAD1_FMASK	vrx320_dsl_address_define.h	2707;"	d
IR_QUAD1_MASK	vrx320_dsl_address_define.h	2705;"	d
IR_QUAD1_WMASK	vrx320_dsl_address_define.h	2704;"	d
IR_RMETRIC_CTL	vrx320_dsl_address_define.h	2738;"	d
IR_RMETRIC_CTL_DEFAULT	vrx320_dsl_address_define.h	2741;"	d
IR_RMETRIC_CTL_FMASK	vrx320_dsl_address_define.h	2742;"	d
IR_RMETRIC_CTL_MASK	vrx320_dsl_address_define.h	2740;"	d
IR_RMETRIC_CTL_WMASK	vrx320_dsl_address_define.h	2739;"	d
IR_RMETRIC_VAL	vrx320_dsl_address_define.h	2743;"	d
IR_RMETRIC_VAL_DEFAULT	vrx320_dsl_address_define.h	2746;"	d
IR_RMETRIC_VAL_FMASK	vrx320_dsl_address_define.h	2747;"	d
IR_RMETRIC_VAL_MASK	vrx320_dsl_address_define.h	2745;"	d
IR_RMETRIC_VAL_WMASK	vrx320_dsl_address_define.h	2744;"	d
IR_RXCG_0	vrx320_dsl_address_define.h	2748;"	d
IR_RXCG_0_DEFAULT	vrx320_dsl_address_define.h	2751;"	d
IR_RXCG_0_FMASK	vrx320_dsl_address_define.h	2752;"	d
IR_RXCG_0_MASK	vrx320_dsl_address_define.h	2750;"	d
IR_RXCG_0_WMASK	vrx320_dsl_address_define.h	2749;"	d
IR_RXCG_1	vrx320_dsl_address_define.h	2753;"	d
IR_RXCG_10	vrx320_dsl_address_define.h	2798;"	d
IR_RXCG_10_DEFAULT	vrx320_dsl_address_define.h	2801;"	d
IR_RXCG_10_FMASK	vrx320_dsl_address_define.h	2802;"	d
IR_RXCG_10_MASK	vrx320_dsl_address_define.h	2800;"	d
IR_RXCG_10_WMASK	vrx320_dsl_address_define.h	2799;"	d
IR_RXCG_11	vrx320_dsl_address_define.h	2803;"	d
IR_RXCG_11_DEFAULT	vrx320_dsl_address_define.h	2806;"	d
IR_RXCG_11_FMASK	vrx320_dsl_address_define.h	2807;"	d
IR_RXCG_11_MASK	vrx320_dsl_address_define.h	2805;"	d
IR_RXCG_11_WMASK	vrx320_dsl_address_define.h	2804;"	d
IR_RXCG_12	vrx320_dsl_address_define.h	2808;"	d
IR_RXCG_12_DEFAULT	vrx320_dsl_address_define.h	2811;"	d
IR_RXCG_12_FMASK	vrx320_dsl_address_define.h	2812;"	d
IR_RXCG_12_MASK	vrx320_dsl_address_define.h	2810;"	d
IR_RXCG_12_WMASK	vrx320_dsl_address_define.h	2809;"	d
IR_RXCG_13	vrx320_dsl_address_define.h	2813;"	d
IR_RXCG_13_DEFAULT	vrx320_dsl_address_define.h	2816;"	d
IR_RXCG_13_FMASK	vrx320_dsl_address_define.h	2817;"	d
IR_RXCG_13_MASK	vrx320_dsl_address_define.h	2815;"	d
IR_RXCG_13_WMASK	vrx320_dsl_address_define.h	2814;"	d
IR_RXCG_14	vrx320_dsl_address_define.h	2818;"	d
IR_RXCG_14_DEFAULT	vrx320_dsl_address_define.h	2821;"	d
IR_RXCG_14_FMASK	vrx320_dsl_address_define.h	2822;"	d
IR_RXCG_14_MASK	vrx320_dsl_address_define.h	2820;"	d
IR_RXCG_14_WMASK	vrx320_dsl_address_define.h	2819;"	d
IR_RXCG_15	vrx320_dsl_address_define.h	2823;"	d
IR_RXCG_15_DEFAULT	vrx320_dsl_address_define.h	2826;"	d
IR_RXCG_15_FMASK	vrx320_dsl_address_define.h	2827;"	d
IR_RXCG_15_MASK	vrx320_dsl_address_define.h	2825;"	d
IR_RXCG_15_WMASK	vrx320_dsl_address_define.h	2824;"	d
IR_RXCG_1_DEFAULT	vrx320_dsl_address_define.h	2756;"	d
IR_RXCG_1_FMASK	vrx320_dsl_address_define.h	2757;"	d
IR_RXCG_1_MASK	vrx320_dsl_address_define.h	2755;"	d
IR_RXCG_1_WMASK	vrx320_dsl_address_define.h	2754;"	d
IR_RXCG_2	vrx320_dsl_address_define.h	2758;"	d
IR_RXCG_2_DEFAULT	vrx320_dsl_address_define.h	2761;"	d
IR_RXCG_2_FMASK	vrx320_dsl_address_define.h	2762;"	d
IR_RXCG_2_MASK	vrx320_dsl_address_define.h	2760;"	d
IR_RXCG_2_WMASK	vrx320_dsl_address_define.h	2759;"	d
IR_RXCG_3	vrx320_dsl_address_define.h	2763;"	d
IR_RXCG_3_DEFAULT	vrx320_dsl_address_define.h	2766;"	d
IR_RXCG_3_FMASK	vrx320_dsl_address_define.h	2767;"	d
IR_RXCG_3_MASK	vrx320_dsl_address_define.h	2765;"	d
IR_RXCG_3_WMASK	vrx320_dsl_address_define.h	2764;"	d
IR_RXCG_4	vrx320_dsl_address_define.h	2768;"	d
IR_RXCG_4_DEFAULT	vrx320_dsl_address_define.h	2771;"	d
IR_RXCG_4_FMASK	vrx320_dsl_address_define.h	2772;"	d
IR_RXCG_4_MASK	vrx320_dsl_address_define.h	2770;"	d
IR_RXCG_4_WMASK	vrx320_dsl_address_define.h	2769;"	d
IR_RXCG_5	vrx320_dsl_address_define.h	2773;"	d
IR_RXCG_5_DEFAULT	vrx320_dsl_address_define.h	2776;"	d
IR_RXCG_5_FMASK	vrx320_dsl_address_define.h	2777;"	d
IR_RXCG_5_MASK	vrx320_dsl_address_define.h	2775;"	d
IR_RXCG_5_WMASK	vrx320_dsl_address_define.h	2774;"	d
IR_RXCG_6	vrx320_dsl_address_define.h	2778;"	d
IR_RXCG_6_DEFAULT	vrx320_dsl_address_define.h	2781;"	d
IR_RXCG_6_FMASK	vrx320_dsl_address_define.h	2782;"	d
IR_RXCG_6_MASK	vrx320_dsl_address_define.h	2780;"	d
IR_RXCG_6_WMASK	vrx320_dsl_address_define.h	2779;"	d
IR_RXCG_7	vrx320_dsl_address_define.h	2783;"	d
IR_RXCG_7_DEFAULT	vrx320_dsl_address_define.h	2786;"	d
IR_RXCG_7_FMASK	vrx320_dsl_address_define.h	2787;"	d
IR_RXCG_7_MASK	vrx320_dsl_address_define.h	2785;"	d
IR_RXCG_7_WMASK	vrx320_dsl_address_define.h	2784;"	d
IR_RXCG_8	vrx320_dsl_address_define.h	2788;"	d
IR_RXCG_8_DEFAULT	vrx320_dsl_address_define.h	2791;"	d
IR_RXCG_8_FMASK	vrx320_dsl_address_define.h	2792;"	d
IR_RXCG_8_MASK	vrx320_dsl_address_define.h	2790;"	d
IR_RXCG_8_WMASK	vrx320_dsl_address_define.h	2789;"	d
IR_RXCG_9	vrx320_dsl_address_define.h	2793;"	d
IR_RXCG_9_DEFAULT	vrx320_dsl_address_define.h	2796;"	d
IR_RXCG_9_FMASK	vrx320_dsl_address_define.h	2797;"	d
IR_RXCG_9_MASK	vrx320_dsl_address_define.h	2795;"	d
IR_RXCG_9_WMASK	vrx320_dsl_address_define.h	2794;"	d
IR_SLOWDOWN	vrx320_dsl_address_define.h	2708;"	d
IR_SLOWDOWN_DEFAULT	vrx320_dsl_address_define.h	2711;"	d
IR_SLOWDOWN_FMASK	vrx320_dsl_address_define.h	2712;"	d
IR_SLOWDOWN_MASK	vrx320_dsl_address_define.h	2710;"	d
IR_SLOWDOWN_WMASK	vrx320_dsl_address_define.h	2709;"	d
IR_TCM_CTRL	vrx320_dsl_address_define.h	2618;"	d
IR_TCM_CTRL_DEFAULT	vrx320_dsl_address_define.h	2621;"	d
IR_TCM_CTRL_FMASK	vrx320_dsl_address_define.h	2622;"	d
IR_TCM_CTRL_MASK	vrx320_dsl_address_define.h	2620;"	d
IR_TCM_CTRL_WMASK	vrx320_dsl_address_define.h	2619;"	d
IR_VECPOW_H	vrx320_dsl_address_define.h	2733;"	d
IR_VECPOW_H_DEFAULT	vrx320_dsl_address_define.h	2736;"	d
IR_VECPOW_H_FMASK	vrx320_dsl_address_define.h	2737;"	d
IR_VECPOW_H_MASK	vrx320_dsl_address_define.h	2735;"	d
IR_VECPOW_H_WMASK	vrx320_dsl_address_define.h	2734;"	d
IR_VECPOW_L	vrx320_dsl_address_define.h	2728;"	d
IR_VECPOW_L_DEFAULT	vrx320_dsl_address_define.h	2731;"	d
IR_VECPOW_L_FMASK	vrx320_dsl_address_define.h	2732;"	d
IR_VECPOW_L_MASK	vrx320_dsl_address_define.h	2730;"	d
IR_VECPOW_L_WMASK	vrx320_dsl_address_define.h	2729;"	d
IT_ACT_ADDR	vrx320_dsl_address_define.h	2372;"	d
IT_ACT_ADDR_DEFAULT	vrx320_dsl_address_define.h	2375;"	d
IT_ACT_ADDR_FMASK	vrx320_dsl_address_define.h	2376;"	d
IT_ACT_ADDR_MASK	vrx320_dsl_address_define.h	2374;"	d
IT_ACT_ADDR_WMASK	vrx320_dsl_address_define.h	2373;"	d
IT_CONFIG	vrx320_dsl_address_define.h	2357;"	d
IT_CONFIG_DEFAULT	vrx320_dsl_address_define.h	2360;"	d
IT_CONFIG_FMASK	vrx320_dsl_address_define.h	2361;"	d
IT_CONFIG_MASK	vrx320_dsl_address_define.h	2359;"	d
IT_CONFIG_WMASK	vrx320_dsl_address_define.h	2358;"	d
IT_DCI_CTRL	vrx320_dsl_address_define.h	2602;"	d
IT_DCI_CTRL_DEFAULT	vrx320_dsl_address_define.h	2605;"	d
IT_DCI_CTRL_FMASK	vrx320_dsl_address_define.h	2606;"	d
IT_DCI_CTRL_MASK	vrx320_dsl_address_define.h	2604;"	d
IT_DCI_CTRL_WMASK	vrx320_dsl_address_define.h	2603;"	d
IT_DUMMY	vrx320_dsl_address_define.h	2392;"	d
IT_DUMMY_DEFAULT	vrx320_dsl_address_define.h	2395;"	d
IT_DUMMY_FMASK	vrx320_dsl_address_define.h	2396;"	d
IT_DUMMY_MASK	vrx320_dsl_address_define.h	2394;"	d
IT_DUMMY_WMASK	vrx320_dsl_address_define.h	2393;"	d
IT_ENABLE	vrx320_dsl_address_define.h	2316;"	d
IT_ENABLE_DEFAULT	vrx320_dsl_address_define.h	2319;"	d
IT_ENABLE_FMASK	vrx320_dsl_address_define.h	2320;"	d
IT_ENABLE_MASK	vrx320_dsl_address_define.h	2318;"	d
IT_ENABLE_WMASK	vrx320_dsl_address_define.h	2317;"	d
IT_IFFTZ_RNG0	vrx320_dsl_address_define.h	2567;"	d
IT_IFFTZ_RNG0_DEFAULT	vrx320_dsl_address_define.h	2570;"	d
IT_IFFTZ_RNG0_FMASK	vrx320_dsl_address_define.h	2571;"	d
IT_IFFTZ_RNG0_MASK	vrx320_dsl_address_define.h	2569;"	d
IT_IFFTZ_RNG0_WMASK	vrx320_dsl_address_define.h	2568;"	d
IT_IFFTZ_RNG1	vrx320_dsl_address_define.h	2572;"	d
IT_IFFTZ_RNG1_DEFAULT	vrx320_dsl_address_define.h	2575;"	d
IT_IFFTZ_RNG1_FMASK	vrx320_dsl_address_define.h	2576;"	d
IT_IFFTZ_RNG1_MASK	vrx320_dsl_address_define.h	2574;"	d
IT_IFFTZ_RNG1_WMASK	vrx320_dsl_address_define.h	2573;"	d
IT_IFFTZ_RNG2	vrx320_dsl_address_define.h	2577;"	d
IT_IFFTZ_RNG2_DEFAULT	vrx320_dsl_address_define.h	2580;"	d
IT_IFFTZ_RNG2_FMASK	vrx320_dsl_address_define.h	2581;"	d
IT_IFFTZ_RNG2_MASK	vrx320_dsl_address_define.h	2579;"	d
IT_IFFTZ_RNG2_WMASK	vrx320_dsl_address_define.h	2578;"	d
IT_IFFTZ_RNG3	vrx320_dsl_address_define.h	2582;"	d
IT_IFFTZ_RNG3_DEFAULT	vrx320_dsl_address_define.h	2585;"	d
IT_IFFTZ_RNG3_FMASK	vrx320_dsl_address_define.h	2586;"	d
IT_IFFTZ_RNG3_MASK	vrx320_dsl_address_define.h	2584;"	d
IT_IFFTZ_RNG3_WMASK	vrx320_dsl_address_define.h	2583;"	d
IT_IFFTZ_RNG4	vrx320_dsl_address_define.h	2587;"	d
IT_IFFTZ_RNG4_DEFAULT	vrx320_dsl_address_define.h	2590;"	d
IT_IFFTZ_RNG4_FMASK	vrx320_dsl_address_define.h	2591;"	d
IT_IFFTZ_RNG4_MASK	vrx320_dsl_address_define.h	2589;"	d
IT_IFFTZ_RNG4_WMASK	vrx320_dsl_address_define.h	2588;"	d
IT_IFFTZ_RNG5	vrx320_dsl_address_define.h	2592;"	d
IT_IFFTZ_RNG5_DEFAULT	vrx320_dsl_address_define.h	2595;"	d
IT_IFFTZ_RNG5_FMASK	vrx320_dsl_address_define.h	2596;"	d
IT_IFFTZ_RNG5_MASK	vrx320_dsl_address_define.h	2594;"	d
IT_IFFTZ_RNG5_WMASK	vrx320_dsl_address_define.h	2593;"	d
IT_LP0_BITS	vrx320_dsl_address_define.h	2377;"	d
IT_LP0_BITS_DEFAULT	vrx320_dsl_address_define.h	2380;"	d
IT_LP0_BITS_FMASK	vrx320_dsl_address_define.h	2381;"	d
IT_LP0_BITS_MASK	vrx320_dsl_address_define.h	2379;"	d
IT_LP0_BITS_WMASK	vrx320_dsl_address_define.h	2378;"	d
IT_LP0_BIT_FIFO	vrx320_dsl_address_define.h	2397;"	d
IT_LP0_BIT_FIFO_DEFAULT	vrx320_dsl_address_define.h	2400;"	d
IT_LP0_BIT_FIFO_FMASK	vrx320_dsl_address_define.h	2401;"	d
IT_LP0_BIT_FIFO_MASK	vrx320_dsl_address_define.h	2399;"	d
IT_LP0_BIT_FIFO_WMASK	vrx320_dsl_address_define.h	2398;"	d
IT_LP1_BITS	vrx320_dsl_address_define.h	2382;"	d
IT_LP1_BITS_DEFAULT	vrx320_dsl_address_define.h	2385;"	d
IT_LP1_BITS_FMASK	vrx320_dsl_address_define.h	2386;"	d
IT_LP1_BITS_MASK	vrx320_dsl_address_define.h	2384;"	d
IT_LP1_BITS_WMASK	vrx320_dsl_address_define.h	2383;"	d
IT_LP1_BIT_FIFO	vrx320_dsl_address_define.h	2402;"	d
IT_LP1_BIT_FIFO_DEFAULT	vrx320_dsl_address_define.h	2405;"	d
IT_LP1_BIT_FIFO_FMASK	vrx320_dsl_address_define.h	2406;"	d
IT_LP1_BIT_FIFO_MASK	vrx320_dsl_address_define.h	2404;"	d
IT_LP1_BIT_FIFO_WMASK	vrx320_dsl_address_define.h	2403;"	d
IT_LP2_BITS	vrx320_dsl_address_define.h	2387;"	d
IT_LP2_BITS_DEFAULT	vrx320_dsl_address_define.h	2390;"	d
IT_LP2_BITS_FMASK	vrx320_dsl_address_define.h	2391;"	d
IT_LP2_BITS_MASK	vrx320_dsl_address_define.h	2389;"	d
IT_LP2_BITS_WMASK	vrx320_dsl_address_define.h	2388;"	d
IT_LP2_BIT_FIFO	vrx320_dsl_address_define.h	2407;"	d
IT_LP2_BIT_FIFO_DEFAULT	vrx320_dsl_address_define.h	2410;"	d
IT_LP2_BIT_FIFO_FMASK	vrx320_dsl_address_define.h	2411;"	d
IT_LP2_BIT_FIFO_MASK	vrx320_dsl_address_define.h	2409;"	d
IT_LP2_BIT_FIFO_WMASK	vrx320_dsl_address_define.h	2408;"	d
IT_MISC	vrx320_dsl_address_define.h	2367;"	d
IT_MISC_DEFAULT	vrx320_dsl_address_define.h	2370;"	d
IT_MISC_FMASK	vrx320_dsl_address_define.h	2371;"	d
IT_MISC_MASK	vrx320_dsl_address_define.h	2369;"	d
IT_MISC_WMASK	vrx320_dsl_address_define.h	2368;"	d
IT_NYQ_TONE_DATA	vrx320_dsl_address_define.h	2482;"	d
IT_NYQ_TONE_DATA_DEFAULT	vrx320_dsl_address_define.h	2485;"	d
IT_NYQ_TONE_DATA_FMASK	vrx320_dsl_address_define.h	2486;"	d
IT_NYQ_TONE_DATA_MASK	vrx320_dsl_address_define.h	2484;"	d
IT_NYQ_TONE_DATA_WMASK	vrx320_dsl_address_define.h	2483;"	d
IT_PILOT	vrx320_dsl_address_define.h	2412;"	d
IT_PILOT_DEFAULT	vrx320_dsl_address_define.h	2415;"	d
IT_PILOT_FMASK	vrx320_dsl_address_define.h	2416;"	d
IT_PILOT_MASK	vrx320_dsl_address_define.h	2414;"	d
IT_PILOT_WMASK	vrx320_dsl_address_define.h	2413;"	d
IT_PRBS	vrx320_dsl_address_define.h	2422;"	d
IT_PRBS_DATA0	vrx320_dsl_address_define.h	2437;"	d
IT_PRBS_DATA0_DEFAULT	vrx320_dsl_address_define.h	2440;"	d
IT_PRBS_DATA0_FMASK	vrx320_dsl_address_define.h	2441;"	d
IT_PRBS_DATA0_MASK	vrx320_dsl_address_define.h	2439;"	d
IT_PRBS_DATA0_WMASK	vrx320_dsl_address_define.h	2438;"	d
IT_PRBS_DATA1	vrx320_dsl_address_define.h	2442;"	d
IT_PRBS_DATA1_DEFAULT	vrx320_dsl_address_define.h	2445;"	d
IT_PRBS_DATA1_FMASK	vrx320_dsl_address_define.h	2446;"	d
IT_PRBS_DATA1_MASK	vrx320_dsl_address_define.h	2444;"	d
IT_PRBS_DATA1_WMASK	vrx320_dsl_address_define.h	2443;"	d
IT_PRBS_DATA2	vrx320_dsl_address_define.h	2447;"	d
IT_PRBS_DATA2_DEFAULT	vrx320_dsl_address_define.h	2450;"	d
IT_PRBS_DATA2_FMASK	vrx320_dsl_address_define.h	2451;"	d
IT_PRBS_DATA2_MASK	vrx320_dsl_address_define.h	2449;"	d
IT_PRBS_DATA2_WMASK	vrx320_dsl_address_define.h	2448;"	d
IT_PRBS_DATA3	vrx320_dsl_address_define.h	2452;"	d
IT_PRBS_DATA3_DEFAULT	vrx320_dsl_address_define.h	2455;"	d
IT_PRBS_DATA3_FMASK	vrx320_dsl_address_define.h	2456;"	d
IT_PRBS_DATA3_MASK	vrx320_dsl_address_define.h	2454;"	d
IT_PRBS_DATA3_WMASK	vrx320_dsl_address_define.h	2453;"	d
IT_PRBS_DATA4	vrx320_dsl_address_define.h	2457;"	d
IT_PRBS_DATA4_DEFAULT	vrx320_dsl_address_define.h	2460;"	d
IT_PRBS_DATA4_FMASK	vrx320_dsl_address_define.h	2461;"	d
IT_PRBS_DATA4_MASK	vrx320_dsl_address_define.h	2459;"	d
IT_PRBS_DATA4_WMASK	vrx320_dsl_address_define.h	2458;"	d
IT_PRBS_DATA5	vrx320_dsl_address_define.h	2462;"	d
IT_PRBS_DATA5_DEFAULT	vrx320_dsl_address_define.h	2465;"	d
IT_PRBS_DATA5_FMASK	vrx320_dsl_address_define.h	2466;"	d
IT_PRBS_DATA5_MASK	vrx320_dsl_address_define.h	2464;"	d
IT_PRBS_DATA5_WMASK	vrx320_dsl_address_define.h	2463;"	d
IT_PRBS_DATA6	vrx320_dsl_address_define.h	2467;"	d
IT_PRBS_DATA6_DEFAULT	vrx320_dsl_address_define.h	2470;"	d
IT_PRBS_DATA6_FMASK	vrx320_dsl_address_define.h	2471;"	d
IT_PRBS_DATA6_MASK	vrx320_dsl_address_define.h	2469;"	d
IT_PRBS_DATA6_WMASK	vrx320_dsl_address_define.h	2468;"	d
IT_PRBS_DATA7	vrx320_dsl_address_define.h	2472;"	d
IT_PRBS_DATA7_DEFAULT	vrx320_dsl_address_define.h	2475;"	d
IT_PRBS_DATA7_FMASK	vrx320_dsl_address_define.h	2476;"	d
IT_PRBS_DATA7_MASK	vrx320_dsl_address_define.h	2474;"	d
IT_PRBS_DATA7_WMASK	vrx320_dsl_address_define.h	2473;"	d
IT_PRBS_DEFAULT	vrx320_dsl_address_define.h	2425;"	d
IT_PRBS_FMASK	vrx320_dsl_address_define.h	2426;"	d
IT_PRBS_MASK	vrx320_dsl_address_define.h	2424;"	d
IT_PRBS_MISC	vrx320_dsl_address_define.h	2427;"	d
IT_PRBS_MISC_DEFAULT	vrx320_dsl_address_define.h	2430;"	d
IT_PRBS_MISC_FMASK	vrx320_dsl_address_define.h	2431;"	d
IT_PRBS_MISC_MASK	vrx320_dsl_address_define.h	2429;"	d
IT_PRBS_MISC_WMASK	vrx320_dsl_address_define.h	2428;"	d
IT_PRBS_POLY	vrx320_dsl_address_define.h	2432;"	d
IT_PRBS_POLY_DEFAULT	vrx320_dsl_address_define.h	2435;"	d
IT_PRBS_POLY_FMASK	vrx320_dsl_address_define.h	2436;"	d
IT_PRBS_POLY_MASK	vrx320_dsl_address_define.h	2434;"	d
IT_PRBS_POLY_WMASK	vrx320_dsl_address_define.h	2433;"	d
IT_PRBS_WMASK	vrx320_dsl_address_define.h	2423;"	d
IT_PTINDEX	vrx320_dsl_address_define.h	2417;"	d
IT_PTINDEX_DEFAULT	vrx320_dsl_address_define.h	2420;"	d
IT_PTINDEX_FMASK	vrx320_dsl_address_define.h	2421;"	d
IT_PTINDEX_MASK	vrx320_dsl_address_define.h	2419;"	d
IT_PTINDEX_WMASK	vrx320_dsl_address_define.h	2418;"	d
IT_REF_GAIN	vrx320_dsl_address_define.h	2477;"	d
IT_REF_GAIN_DEFAULT	vrx320_dsl_address_define.h	2480;"	d
IT_REF_GAIN_FMASK	vrx320_dsl_address_define.h	2481;"	d
IT_REF_GAIN_MASK	vrx320_dsl_address_define.h	2479;"	d
IT_REF_GAIN_WMASK	vrx320_dsl_address_define.h	2478;"	d
IT_TCM_CTRL	vrx320_dsl_address_define.h	2362;"	d
IT_TCM_CTRL_DEFAULT	vrx320_dsl_address_define.h	2365;"	d
IT_TCM_CTRL_FMASK	vrx320_dsl_address_define.h	2366;"	d
IT_TCM_CTRL_MASK	vrx320_dsl_address_define.h	2364;"	d
IT_TCM_CTRL_WMASK	vrx320_dsl_address_define.h	2363;"	d
IT_TONE0_DATA	vrx320_dsl_address_define.h	2597;"	d
IT_TONE0_DATA_DEFAULT	vrx320_dsl_address_define.h	2600;"	d
IT_TONE0_DATA_FMASK	vrx320_dsl_address_define.h	2601;"	d
IT_TONE0_DATA_MASK	vrx320_dsl_address_define.h	2599;"	d
IT_TONE0_DATA_WMASK	vrx320_dsl_address_define.h	2598;"	d
IT_TXCG_0	vrx320_dsl_address_define.h	2487;"	d
IT_TXCG_0_DEFAULT	vrx320_dsl_address_define.h	2490;"	d
IT_TXCG_0_FMASK	vrx320_dsl_address_define.h	2491;"	d
IT_TXCG_0_MASK	vrx320_dsl_address_define.h	2489;"	d
IT_TXCG_0_WMASK	vrx320_dsl_address_define.h	2488;"	d
IT_TXCG_1	vrx320_dsl_address_define.h	2492;"	d
IT_TXCG_10	vrx320_dsl_address_define.h	2537;"	d
IT_TXCG_10_DEFAULT	vrx320_dsl_address_define.h	2540;"	d
IT_TXCG_10_FMASK	vrx320_dsl_address_define.h	2541;"	d
IT_TXCG_10_MASK	vrx320_dsl_address_define.h	2539;"	d
IT_TXCG_10_WMASK	vrx320_dsl_address_define.h	2538;"	d
IT_TXCG_11	vrx320_dsl_address_define.h	2542;"	d
IT_TXCG_11_DEFAULT	vrx320_dsl_address_define.h	2545;"	d
IT_TXCG_11_FMASK	vrx320_dsl_address_define.h	2546;"	d
IT_TXCG_11_MASK	vrx320_dsl_address_define.h	2544;"	d
IT_TXCG_11_WMASK	vrx320_dsl_address_define.h	2543;"	d
IT_TXCG_12	vrx320_dsl_address_define.h	2547;"	d
IT_TXCG_12_DEFAULT	vrx320_dsl_address_define.h	2550;"	d
IT_TXCG_12_FMASK	vrx320_dsl_address_define.h	2551;"	d
IT_TXCG_12_MASK	vrx320_dsl_address_define.h	2549;"	d
IT_TXCG_12_WMASK	vrx320_dsl_address_define.h	2548;"	d
IT_TXCG_13	vrx320_dsl_address_define.h	2552;"	d
IT_TXCG_13_DEFAULT	vrx320_dsl_address_define.h	2555;"	d
IT_TXCG_13_FMASK	vrx320_dsl_address_define.h	2556;"	d
IT_TXCG_13_MASK	vrx320_dsl_address_define.h	2554;"	d
IT_TXCG_13_WMASK	vrx320_dsl_address_define.h	2553;"	d
IT_TXCG_14	vrx320_dsl_address_define.h	2557;"	d
IT_TXCG_14_DEFAULT	vrx320_dsl_address_define.h	2560;"	d
IT_TXCG_14_FMASK	vrx320_dsl_address_define.h	2561;"	d
IT_TXCG_14_MASK	vrx320_dsl_address_define.h	2559;"	d
IT_TXCG_14_WMASK	vrx320_dsl_address_define.h	2558;"	d
IT_TXCG_15	vrx320_dsl_address_define.h	2562;"	d
IT_TXCG_15_DEFAULT	vrx320_dsl_address_define.h	2565;"	d
IT_TXCG_15_FMASK	vrx320_dsl_address_define.h	2566;"	d
IT_TXCG_15_MASK	vrx320_dsl_address_define.h	2564;"	d
IT_TXCG_15_WMASK	vrx320_dsl_address_define.h	2563;"	d
IT_TXCG_1_DEFAULT	vrx320_dsl_address_define.h	2495;"	d
IT_TXCG_1_FMASK	vrx320_dsl_address_define.h	2496;"	d
IT_TXCG_1_MASK	vrx320_dsl_address_define.h	2494;"	d
IT_TXCG_1_WMASK	vrx320_dsl_address_define.h	2493;"	d
IT_TXCG_2	vrx320_dsl_address_define.h	2497;"	d
IT_TXCG_2_DEFAULT	vrx320_dsl_address_define.h	2500;"	d
IT_TXCG_2_FMASK	vrx320_dsl_address_define.h	2501;"	d
IT_TXCG_2_MASK	vrx320_dsl_address_define.h	2499;"	d
IT_TXCG_2_WMASK	vrx320_dsl_address_define.h	2498;"	d
IT_TXCG_3	vrx320_dsl_address_define.h	2502;"	d
IT_TXCG_3_DEFAULT	vrx320_dsl_address_define.h	2505;"	d
IT_TXCG_3_FMASK	vrx320_dsl_address_define.h	2506;"	d
IT_TXCG_3_MASK	vrx320_dsl_address_define.h	2504;"	d
IT_TXCG_3_WMASK	vrx320_dsl_address_define.h	2503;"	d
IT_TXCG_4	vrx320_dsl_address_define.h	2507;"	d
IT_TXCG_4_DEFAULT	vrx320_dsl_address_define.h	2510;"	d
IT_TXCG_4_FMASK	vrx320_dsl_address_define.h	2511;"	d
IT_TXCG_4_MASK	vrx320_dsl_address_define.h	2509;"	d
IT_TXCG_4_WMASK	vrx320_dsl_address_define.h	2508;"	d
IT_TXCG_5	vrx320_dsl_address_define.h	2512;"	d
IT_TXCG_5_DEFAULT	vrx320_dsl_address_define.h	2515;"	d
IT_TXCG_5_FMASK	vrx320_dsl_address_define.h	2516;"	d
IT_TXCG_5_MASK	vrx320_dsl_address_define.h	2514;"	d
IT_TXCG_5_WMASK	vrx320_dsl_address_define.h	2513;"	d
IT_TXCG_6	vrx320_dsl_address_define.h	2517;"	d
IT_TXCG_6_DEFAULT	vrx320_dsl_address_define.h	2520;"	d
IT_TXCG_6_FMASK	vrx320_dsl_address_define.h	2521;"	d
IT_TXCG_6_MASK	vrx320_dsl_address_define.h	2519;"	d
IT_TXCG_6_WMASK	vrx320_dsl_address_define.h	2518;"	d
IT_TXCG_7	vrx320_dsl_address_define.h	2522;"	d
IT_TXCG_7_DEFAULT	vrx320_dsl_address_define.h	2525;"	d
IT_TXCG_7_FMASK	vrx320_dsl_address_define.h	2526;"	d
IT_TXCG_7_MASK	vrx320_dsl_address_define.h	2524;"	d
IT_TXCG_7_WMASK	vrx320_dsl_address_define.h	2523;"	d
IT_TXCG_8	vrx320_dsl_address_define.h	2527;"	d
IT_TXCG_8_DEFAULT	vrx320_dsl_address_define.h	2530;"	d
IT_TXCG_8_FMASK	vrx320_dsl_address_define.h	2531;"	d
IT_TXCG_8_MASK	vrx320_dsl_address_define.h	2529;"	d
IT_TXCG_8_WMASK	vrx320_dsl_address_define.h	2528;"	d
IT_TXCG_9	vrx320_dsl_address_define.h	2532;"	d
IT_TXCG_9_DEFAULT	vrx320_dsl_address_define.h	2535;"	d
IT_TXCG_9_FMASK	vrx320_dsl_address_define.h	2536;"	d
IT_TXCG_9_MASK	vrx320_dsl_address_define.h	2534;"	d
IT_TXCG_9_WMASK	vrx320_dsl_address_define.h	2533;"	d
I_ABGT_OFFSET	vrx320_dsl_address_define.h	2346;"	d
I_ABGT_OFFSET_DEFAULT	vrx320_dsl_address_define.h	2349;"	d
I_ABGT_OFFSET_FMASK	vrx320_dsl_address_define.h	2350;"	d
I_ABGT_OFFSET_MASK	vrx320_dsl_address_define.h	2348;"	d
I_ABGT_OFFSET_WMASK	vrx320_dsl_address_define.h	2347;"	d
KSEG0	lantiq_wrapper.h	14;"	d
KSEG1	lantiq_wrapper.h	15;"	d
KSEG1ADDR	lantiq_wrapper.h	16;"	d
L1_PTM_TC_BOND_MODE	vrx320_ptm_main.c	382;"	d	file:
L1_PTM_TC_BOND_MODE	vrx320_ptm_main.c	74;"	d	file:
L2_ETH_TRUNK_MODE	vrx320_ptm_main.c	383;"	d	file:
L2_ETH_TRUNK_MODE	vrx320_ptm_main.c	75;"	d	file:
LANTIQ_WRAPPER_H	lantiq_wrapper.h	3;"	d
LDST_BASE	vrx320_dsl_address_define.h	156;"	d
LDST_SIZE	vrx320_dsl_address_define.h	157;"	d
LINE_NUMBER	vrx320_atm_datapath.c	623;"	d	file:
LINE_NUMBER	vrx320_ptm_datapath.c	426;"	d	file:
LINE_NUMBER	vrx320_ptm_main.c	76;"	d	file:
LLE_IN_PDBRAM	vrx320_fw_prereq.h	6;"	d
LOWEST_PRIO_QUEUE_ID	vrx320_ptm_main.c	583;"	d	file:
MAX_PTM_QOS_PORT_NUM	vrx320_ptm_qos.c	34;"	d	file:
MBOX_IGU0_DSM_IER	vrx320_ptm_datapath.c	135;"	d	file:
MBOX_IGU0_DSM_ISR	vrx320_ptm_datapath.c	134;"	d	file:
MBOX_IGU0_DSM_ISRC	vrx320_ptm_datapath.c	133;"	d	file:
MBOX_IGU0_DSM_ISRS	vrx320_ptm_datapath.c	132;"	d	file:
MBOX_IGU0_IER	vrx320_atm_datapath.c	119;"	d	file:
MBOX_IGU0_IER	vrx320_atm_main.c	212;"	d	file:
MBOX_IGU0_IER	vrx320_ptm_datapath.c	129;"	d	file:
MBOX_IGU0_IER	vrx320_ptm_main.c	273;"	d	file:
MBOX_IGU0_ISR	vrx320_atm_datapath.c	118;"	d	file:
MBOX_IGU0_ISR	vrx320_atm_main.c	211;"	d	file:
MBOX_IGU0_ISR	vrx320_ptm_datapath.c	128;"	d	file:
MBOX_IGU0_ISR	vrx320_ptm_main.c	272;"	d	file:
MBOX_IGU0_ISRC	vrx320_atm_datapath.c	117;"	d	file:
MBOX_IGU0_ISRC	vrx320_atm_main.c	210;"	d	file:
MBOX_IGU0_ISRC	vrx320_ptm_datapath.c	127;"	d	file:
MBOX_IGU0_ISRC	vrx320_ptm_main.c	271;"	d	file:
MBOX_IGU0_ISRS	vrx320_atm_datapath.c	116;"	d	file:
MBOX_IGU0_ISRS	vrx320_atm_main.c	209;"	d	file:
MBOX_IGU0_ISRS	vrx320_ptm_datapath.c	126;"	d	file:
MBOX_IGU0_ISRS	vrx320_ptm_main.c	270;"	d	file:
MBOX_IGU1_DSM_IER	vrx320_ptm_datapath.c	150;"	d	file:
MBOX_IGU1_DSM_ISR	vrx320_ptm_datapath.c	149;"	d	file:
MBOX_IGU1_DSM_ISRC	vrx320_ptm_datapath.c	148;"	d	file:
MBOX_IGU1_DSM_ISRS	vrx320_ptm_datapath.c	147;"	d	file:
MBOX_IGU1_IER	vrx320_atm_datapath.c	127;"	d	file:
MBOX_IGU1_IER	vrx320_atm_main.c	220;"	d	file:
MBOX_IGU1_IER	vrx320_ptm_datapath.c	144;"	d	file:
MBOX_IGU1_IER	vrx320_ptm_main.c	281;"	d	file:
MBOX_IGU1_ISR	vrx320_atm_datapath.c	126;"	d	file:
MBOX_IGU1_ISR	vrx320_atm_main.c	219;"	d	file:
MBOX_IGU1_ISR	vrx320_ptm_datapath.c	143;"	d	file:
MBOX_IGU1_ISR	vrx320_ptm_main.c	280;"	d	file:
MBOX_IGU1_ISRC	vrx320_atm_datapath.c	125;"	d	file:
MBOX_IGU1_ISRC	vrx320_atm_main.c	218;"	d	file:
MBOX_IGU1_ISRC	vrx320_ptm_datapath.c	142;"	d	file:
MBOX_IGU1_ISRC	vrx320_ptm_main.c	279;"	d	file:
MBOX_IGU1_ISRS	vrx320_atm_datapath.c	124;"	d	file:
MBOX_IGU1_ISRS	vrx320_atm_main.c	217;"	d	file:
MBOX_IGU1_ISRS	vrx320_ptm_datapath.c	141;"	d	file:
MBOX_IGU1_ISRS	vrx320_ptm_main.c	278;"	d	file:
MEIAD	vrx320_dsl_address_define.h	19;"	d
MEI_ACK	vrx320_dsl_address_define.h	4873;"	d
MEI_DMASTART	vrx320_dsl_address_define.h	4877;"	d
MEI_ESTART	vrx320_dsl_address_define.h	4878;"	d
MEI_OFFSET	vrx320_dfe.c	19;"	d	file:
MEI_OFFSET	vrx320_dfe.c	20;"	d	file:
MEI_OFFSET	vrx320_dsl_address_define.h	17;"	d
MEI_PING	vrx320_dsl_address_define.h	4874;"	d
MEI_READ	vrx320_dsl_address_define.h	4876;"	d
MEI_WRITE	vrx320_dsl_address_define.h	4875;"	d
ME_ARC2ME_MASK	vrx320_dsl_address_define.h	235;"	d
ME_ARC2ME_MASK_DEFAULT	vrx320_dsl_address_define.h	238;"	d
ME_ARC2ME_MASK_FMASK	vrx320_dsl_address_define.h	239;"	d
ME_ARC2ME_MASK_MASK	vrx320_dsl_address_define.h	237;"	d
ME_ARC2ME_MASK_WMASK	vrx320_dsl_address_define.h	236;"	d
ME_ARC2ME_STAT	vrx320_dsl_address_define.h	230;"	d
ME_ARC2ME_STAT_DEFAULT	vrx320_dsl_address_define.h	233;"	d
ME_ARC2ME_STAT_FMASK	vrx320_dsl_address_define.h	234;"	d
ME_ARC2ME_STAT_MASK	vrx320_dsl_address_define.h	232;"	d
ME_ARC2ME_STAT_WMASK	vrx320_dsl_address_define.h	231;"	d
ME_ARC_GP_STAT	vrx320_dsl_address_define.h	320;"	d
ME_ARC_GP_STAT_DEFAULT	vrx320_dsl_address_define.h	323;"	d
ME_ARC_GP_STAT_FMASK	vrx320_dsl_address_define.h	324;"	d
ME_ARC_GP_STAT_MASK	vrx320_dsl_address_define.h	322;"	d
ME_ARC_GP_STAT_WMASK	vrx320_dsl_address_define.h	321;"	d
ME_CFG_def_t	vrx320_dfe.h	/^	} ME_CFG_def_t;$/;"	t	typeref:struct:__anon46
ME_CHIP_CONFIG	vrx320_dsl_address_define.h	260;"	d
ME_CHIP_CONFIG_DEFAULT	vrx320_dsl_address_define.h	263;"	d
ME_CHIP_CONFIG_FMASK	vrx320_dsl_address_define.h	264;"	d
ME_CHIP_CONFIG_MASK	vrx320_dsl_address_define.h	262;"	d
ME_CHIP_CONFIG_WMASK	vrx320_dsl_address_define.h	261;"	d
ME_CLK_CTRL	vrx320_dsl_address_define.h	250;"	d
ME_CLK_CTRL_DEFAULT	vrx320_dsl_address_define.h	253;"	d
ME_CLK_CTRL_FMASK	vrx320_dsl_address_define.h	254;"	d
ME_CLK_CTRL_MASK	vrx320_dsl_address_define.h	252;"	d
ME_CLK_CTRL_WMASK	vrx320_dsl_address_define.h	251;"	d
ME_DBG_DATA	vrx320_dsl_address_define.h	290;"	d
ME_DBG_DATA_DEFAULT	vrx320_dsl_address_define.h	293;"	d
ME_DBG_DATA_FMASK	vrx320_dsl_address_define.h	294;"	d
ME_DBG_DATA_MASK	vrx320_dsl_address_define.h	292;"	d
ME_DBG_DATA_WMASK	vrx320_dsl_address_define.h	291;"	d
ME_DBG_DECODE	vrx320_dsl_address_define.h	270;"	d
ME_DBG_DECODE_DEFAULT	vrx320_dsl_address_define.h	273;"	d
ME_DBG_DECODE_FMASK	vrx320_dsl_address_define.h	274;"	d
ME_DBG_DECODE_MASK	vrx320_dsl_address_define.h	272;"	d
ME_DBG_DECODE_WMASK	vrx320_dsl_address_define.h	271;"	d
ME_DBG_MASTER	vrx320_dsl_address_define.h	265;"	d
ME_DBG_MASTER_DEFAULT	vrx320_dsl_address_define.h	268;"	d
ME_DBG_MASTER_FMASK	vrx320_dsl_address_define.h	269;"	d
ME_DBG_MASTER_MASK	vrx320_dsl_address_define.h	267;"	d
ME_DBG_MASTER_WMASK	vrx320_dsl_address_define.h	266;"	d
ME_DBG_PORT_SEL	vrx320_dsl_address_define.h	275;"	d
ME_DBG_PORT_SEL_DEFAULT	vrx320_dsl_address_define.h	278;"	d
ME_DBG_PORT_SEL_FMASK	vrx320_dsl_address_define.h	279;"	d
ME_DBG_PORT_SEL_MASK	vrx320_dsl_address_define.h	277;"	d
ME_DBG_PORT_SEL_WMASK	vrx320_dsl_address_define.h	276;"	d
ME_DBG_RD	vrx320_dsl_address_define.h	195;"	d
ME_DBG_RD_AD	vrx320_dsl_address_define.h	280;"	d
ME_DBG_RD_AD_DEFAULT	vrx320_dsl_address_define.h	283;"	d
ME_DBG_RD_AD_FMASK	vrx320_dsl_address_define.h	284;"	d
ME_DBG_RD_AD_MASK	vrx320_dsl_address_define.h	282;"	d
ME_DBG_RD_AD_WMASK	vrx320_dsl_address_define.h	281;"	d
ME_DBG_WR	vrx320_dsl_address_define.h	196;"	d
ME_DBG_WR_AD	vrx320_dsl_address_define.h	285;"	d
ME_DBG_WR_AD_DEFAULT	vrx320_dsl_address_define.h	288;"	d
ME_DBG_WR_AD_FMASK	vrx320_dsl_address_define.h	289;"	d
ME_DBG_WR_AD_MASK	vrx320_dsl_address_define.h	287;"	d
ME_DBG_WR_AD_WMASK	vrx320_dsl_address_define.h	286;"	d
ME_DX_AD	vrx320_dsl_address_define.h	300;"	d
ME_DX_AD_DEFAULT	vrx320_dsl_address_define.h	303;"	d
ME_DX_AD_FMASK	vrx320_dsl_address_define.h	304;"	d
ME_DX_AD_MASK	vrx320_dsl_address_define.h	302;"	d
ME_DX_AD_WMASK	vrx320_dsl_address_define.h	301;"	d
ME_DX_DATA	vrx320_dsl_address_define.h	305;"	d
ME_DX_DATA_DEFAULT	vrx320_dsl_address_define.h	308;"	d
ME_DX_DATA_FMASK	vrx320_dsl_address_define.h	309;"	d
ME_DX_DATA_MASK	vrx320_dsl_address_define.h	307;"	d
ME_DX_DATA_WMASK	vrx320_dsl_address_define.h	306;"	d
ME_DX_MWS	vrx320_dsl_address_define.h	315;"	d
ME_DX_MWS_DEFAULT	vrx320_dsl_address_define.h	318;"	d
ME_DX_MWS_FMASK	vrx320_dsl_address_define.h	319;"	d
ME_DX_MWS_MASK	vrx320_dsl_address_define.h	317;"	d
ME_DX_MWS_WMASK	vrx320_dsl_address_define.h	316;"	d
ME_DX_PORT_SEL	vrx320_dsl_address_define.h	295;"	d
ME_DX_PORT_SEL_DEFAULT	vrx320_dsl_address_define.h	298;"	d
ME_DX_PORT_SEL_FMASK	vrx320_dsl_address_define.h	299;"	d
ME_DX_PORT_SEL_MASK	vrx320_dsl_address_define.h	297;"	d
ME_DX_PORT_SEL_WMASK	vrx320_dsl_address_define.h	296;"	d
ME_DX_STAT	vrx320_dsl_address_define.h	310;"	d
ME_DX_STAT_DEFAULT	vrx320_dsl_address_define.h	313;"	d
ME_DX_STAT_FMASK	vrx320_dsl_address_define.h	314;"	d
ME_DX_STAT_MASK	vrx320_dsl_address_define.h	312;"	d
ME_DX_STAT_WMASK	vrx320_dsl_address_define.h	311;"	d
ME_ME2ARC_INT	vrx320_dsl_address_define.h	240;"	d
ME_ME2ARC_INT_DEFAULT	vrx320_dsl_address_define.h	243;"	d
ME_ME2ARC_INT_FMASK	vrx320_dsl_address_define.h	244;"	d
ME_ME2ARC_INT_MASK	vrx320_dsl_address_define.h	242;"	d
ME_ME2ARC_INT_WMASK	vrx320_dsl_address_define.h	241;"	d
ME_ME2ARC_STAT	vrx320_dsl_address_define.h	245;"	d
ME_ME2ARC_STAT_DEFAULT	vrx320_dsl_address_define.h	248;"	d
ME_ME2ARC_STAT_FMASK	vrx320_dsl_address_define.h	249;"	d
ME_ME2ARC_STAT_MASK	vrx320_dsl_address_define.h	247;"	d
ME_ME2ARC_STAT_WMASK	vrx320_dsl_address_define.h	246;"	d
ME_RST_CTRL	vrx320_dsl_address_define.h	255;"	d
ME_RST_CTRL_DEFAULT	vrx320_dsl_address_define.h	258;"	d
ME_RST_CTRL_FMASK	vrx320_dsl_address_define.h	259;"	d
ME_RST_CTRL_MASK	vrx320_dsl_address_define.h	257;"	d
ME_RST_CTRL_WMASK	vrx320_dsl_address_define.h	256;"	d
ME_VERSION	vrx320_dsl_address_define.h	225;"	d
ME_VERSION_DEFAULT	vrx320_dsl_address_define.h	228;"	d
ME_VERSION_FMASK	vrx320_dsl_address_define.h	229;"	d
ME_VERSION_MASK	vrx320_dsl_address_define.h	227;"	d
ME_VERSION_WMASK	vrx320_dsl_address_define.h	226;"	d
ME_XDATA_BASE	vrx320_dsl_address_define.h	330;"	d
ME_XDATA_BASE_DEFAULT	vrx320_dsl_address_define.h	333;"	d
ME_XDATA_BASE_FMASK	vrx320_dsl_address_define.h	334;"	d
ME_XDATA_BASE_MASK	vrx320_dsl_address_define.h	332;"	d
ME_XDATA_BASE_SH	vrx320_dsl_address_define.h	325;"	d
ME_XDATA_BASE_SH_DEFAULT	vrx320_dsl_address_define.h	328;"	d
ME_XDATA_BASE_SH_FMASK	vrx320_dsl_address_define.h	329;"	d
ME_XDATA_BASE_SH_MASK	vrx320_dsl_address_define.h	327;"	d
ME_XDATA_BASE_SH_WMASK	vrx320_dsl_address_define.h	326;"	d
ME_XDATA_BASE_WMASK	vrx320_dsl_address_define.h	331;"	d
ME_XMEM_ARB_MISC	vrx320_dsl_address_define.h	420;"	d
ME_XMEM_ARB_MISC_DEFAULT	vrx320_dsl_address_define.h	423;"	d
ME_XMEM_ARB_MISC_FMASK	vrx320_dsl_address_define.h	424;"	d
ME_XMEM_ARB_MISC_MASK	vrx320_dsl_address_define.h	422;"	d
ME_XMEM_ARB_MISC_WMASK	vrx320_dsl_address_define.h	421;"	d
ME_XMEM_BAR0	vrx320_dsl_address_define.h	335;"	d
ME_XMEM_BAR0_DEFAULT	vrx320_dsl_address_define.h	338;"	d
ME_XMEM_BAR0_FMASK	vrx320_dsl_address_define.h	339;"	d
ME_XMEM_BAR0_MASK	vrx320_dsl_address_define.h	337;"	d
ME_XMEM_BAR0_WMASK	vrx320_dsl_address_define.h	336;"	d
ME_XMEM_BAR1	vrx320_dsl_address_define.h	340;"	d
ME_XMEM_BAR10	vrx320_dsl_address_define.h	385;"	d
ME_XMEM_BAR10_DEFAULT	vrx320_dsl_address_define.h	388;"	d
ME_XMEM_BAR10_FMASK	vrx320_dsl_address_define.h	389;"	d
ME_XMEM_BAR10_MASK	vrx320_dsl_address_define.h	387;"	d
ME_XMEM_BAR10_WMASK	vrx320_dsl_address_define.h	386;"	d
ME_XMEM_BAR11	vrx320_dsl_address_define.h	390;"	d
ME_XMEM_BAR11_DEFAULT	vrx320_dsl_address_define.h	393;"	d
ME_XMEM_BAR11_FMASK	vrx320_dsl_address_define.h	394;"	d
ME_XMEM_BAR11_MASK	vrx320_dsl_address_define.h	392;"	d
ME_XMEM_BAR11_WMASK	vrx320_dsl_address_define.h	391;"	d
ME_XMEM_BAR12	vrx320_dsl_address_define.h	395;"	d
ME_XMEM_BAR12_DEFAULT	vrx320_dsl_address_define.h	398;"	d
ME_XMEM_BAR12_FMASK	vrx320_dsl_address_define.h	399;"	d
ME_XMEM_BAR12_MASK	vrx320_dsl_address_define.h	397;"	d
ME_XMEM_BAR12_WMASK	vrx320_dsl_address_define.h	396;"	d
ME_XMEM_BAR13	vrx320_dsl_address_define.h	400;"	d
ME_XMEM_BAR13_DEFAULT	vrx320_dsl_address_define.h	403;"	d
ME_XMEM_BAR13_FMASK	vrx320_dsl_address_define.h	404;"	d
ME_XMEM_BAR13_MASK	vrx320_dsl_address_define.h	402;"	d
ME_XMEM_BAR13_WMASK	vrx320_dsl_address_define.h	401;"	d
ME_XMEM_BAR14	vrx320_dsl_address_define.h	405;"	d
ME_XMEM_BAR14_DEFAULT	vrx320_dsl_address_define.h	408;"	d
ME_XMEM_BAR14_FMASK	vrx320_dsl_address_define.h	409;"	d
ME_XMEM_BAR14_MASK	vrx320_dsl_address_define.h	407;"	d
ME_XMEM_BAR14_WMASK	vrx320_dsl_address_define.h	406;"	d
ME_XMEM_BAR15	vrx320_dsl_address_define.h	410;"	d
ME_XMEM_BAR15_DEFAULT	vrx320_dsl_address_define.h	413;"	d
ME_XMEM_BAR15_FMASK	vrx320_dsl_address_define.h	414;"	d
ME_XMEM_BAR15_MASK	vrx320_dsl_address_define.h	412;"	d
ME_XMEM_BAR15_WMASK	vrx320_dsl_address_define.h	411;"	d
ME_XMEM_BAR16	vrx320_dsl_address_define.h	415;"	d
ME_XMEM_BAR16_DEFAULT	vrx320_dsl_address_define.h	418;"	d
ME_XMEM_BAR16_FMASK	vrx320_dsl_address_define.h	419;"	d
ME_XMEM_BAR16_MASK	vrx320_dsl_address_define.h	417;"	d
ME_XMEM_BAR16_WMASK	vrx320_dsl_address_define.h	416;"	d
ME_XMEM_BAR1_DEFAULT	vrx320_dsl_address_define.h	343;"	d
ME_XMEM_BAR1_FMASK	vrx320_dsl_address_define.h	344;"	d
ME_XMEM_BAR1_MASK	vrx320_dsl_address_define.h	342;"	d
ME_XMEM_BAR1_WMASK	vrx320_dsl_address_define.h	341;"	d
ME_XMEM_BAR2	vrx320_dsl_address_define.h	345;"	d
ME_XMEM_BAR2_DEFAULT	vrx320_dsl_address_define.h	348;"	d
ME_XMEM_BAR2_FMASK	vrx320_dsl_address_define.h	349;"	d
ME_XMEM_BAR2_MASK	vrx320_dsl_address_define.h	347;"	d
ME_XMEM_BAR2_WMASK	vrx320_dsl_address_define.h	346;"	d
ME_XMEM_BAR3	vrx320_dsl_address_define.h	350;"	d
ME_XMEM_BAR3_DEFAULT	vrx320_dsl_address_define.h	353;"	d
ME_XMEM_BAR3_FMASK	vrx320_dsl_address_define.h	354;"	d
ME_XMEM_BAR3_MASK	vrx320_dsl_address_define.h	352;"	d
ME_XMEM_BAR3_WMASK	vrx320_dsl_address_define.h	351;"	d
ME_XMEM_BAR4	vrx320_dsl_address_define.h	355;"	d
ME_XMEM_BAR4_DEFAULT	vrx320_dsl_address_define.h	358;"	d
ME_XMEM_BAR4_FMASK	vrx320_dsl_address_define.h	359;"	d
ME_XMEM_BAR4_MASK	vrx320_dsl_address_define.h	357;"	d
ME_XMEM_BAR4_WMASK	vrx320_dsl_address_define.h	356;"	d
ME_XMEM_BAR5	vrx320_dsl_address_define.h	360;"	d
ME_XMEM_BAR5_DEFAULT	vrx320_dsl_address_define.h	363;"	d
ME_XMEM_BAR5_FMASK	vrx320_dsl_address_define.h	364;"	d
ME_XMEM_BAR5_MASK	vrx320_dsl_address_define.h	362;"	d
ME_XMEM_BAR5_WMASK	vrx320_dsl_address_define.h	361;"	d
ME_XMEM_BAR6	vrx320_dsl_address_define.h	365;"	d
ME_XMEM_BAR6_DEFAULT	vrx320_dsl_address_define.h	368;"	d
ME_XMEM_BAR6_FMASK	vrx320_dsl_address_define.h	369;"	d
ME_XMEM_BAR6_MASK	vrx320_dsl_address_define.h	367;"	d
ME_XMEM_BAR6_WMASK	vrx320_dsl_address_define.h	366;"	d
ME_XMEM_BAR7	vrx320_dsl_address_define.h	370;"	d
ME_XMEM_BAR7_DEFAULT	vrx320_dsl_address_define.h	373;"	d
ME_XMEM_BAR7_FMASK	vrx320_dsl_address_define.h	374;"	d
ME_XMEM_BAR7_MASK	vrx320_dsl_address_define.h	372;"	d
ME_XMEM_BAR7_WMASK	vrx320_dsl_address_define.h	371;"	d
ME_XMEM_BAR8	vrx320_dsl_address_define.h	375;"	d
ME_XMEM_BAR8_DEFAULT	vrx320_dsl_address_define.h	378;"	d
ME_XMEM_BAR8_FMASK	vrx320_dsl_address_define.h	379;"	d
ME_XMEM_BAR8_MASK	vrx320_dsl_address_define.h	377;"	d
ME_XMEM_BAR8_WMASK	vrx320_dsl_address_define.h	376;"	d
ME_XMEM_BAR9	vrx320_dsl_address_define.h	380;"	d
ME_XMEM_BAR9_DEFAULT	vrx320_dsl_address_define.h	383;"	d
ME_XMEM_BAR9_FMASK	vrx320_dsl_address_define.h	384;"	d
ME_XMEM_BAR9_MASK	vrx320_dsl_address_define.h	382;"	d
ME_XMEM_BAR9_WMASK	vrx320_dsl_address_define.h	381;"	d
MIN_FREE_DMAL_FIFO_SLOT	vrx320_ppe_fw_const.h	71;"	d
MIN_FREE_LLE_NUM	vrx320_ppe_fw_const.h	70;"	d
MODULE_PARM	vrx320_atm_datapath.c	65;"	d	file:
MODULE_PARM	vrx320_ptm_main.c	49;"	d	file:
MODULE_PARM_ARRAY	vrx320_atm_datapath.c	64;"	d	file:
MODULE_PARM_ARRAY	vrx320_atm_datapath.c	67;"	d	file:
MODULE_PARM_ARRAY	vrx320_ptm_main.c	48;"	d	file:
MODULE_PARM_ARRAY	vrx320_ptm_main.c	51;"	d	file:
MPOA_TYPE_EOA1	vrx320_a1plus_addr_def.h	783;"	d
MPOA_TYPE_EOA2	vrx320_a1plus_addr_def.h	784;"	d
MPOA_TYPE_IPOA_IPV4	vrx320_a1plus_addr_def.h	786;"	d
MPOA_TYPE_IPOA_IPV6	vrx320_a1plus_addr_def.h	788;"	d
MPOA_TYPE_IPOA_OTHER	vrx320_a1plus_addr_def.h	790;"	d
MPOA_TYPE_PPPOA_IPV4	vrx320_a1plus_addr_def.h	785;"	d
MPOA_TYPE_PPPOA_IPV6	vrx320_a1plus_addr_def.h	787;"	d
MPOA_TYPE_PPPOA_OTHER	vrx320_a1plus_addr_def.h	789;"	d
MS_TO_NS	vrx320_ptm_datapath.c	262;"	d	file:
NUM_DESC	vrx320_ptm_datapath.c	264;"	d	file:
NUM_ENTITY	lantiq_wrapper.h	50;"	d
NUM_ME_VAR	progRate.h	4;"	d
OAM_F4_CELL_ID	vrx320_atm_datapath.c	254;"	d	file:
OAM_F4_SEG_HTU_ENTRY	vrx320_atm_datapath.c	251;"	d	file:
OAM_F4_TOT_HTU_ENTRY	vrx320_atm_datapath.c	252;"	d	file:
OAM_F5_CELL_ID	vrx320_atm_datapath.c	255;"	d	file:
OAM_F5_HTU_ENTRY	vrx320_atm_datapath.c	253;"	d	file:
OAM_HTU_ENTRY_NUMBER	vrx320_atm_datapath.c	250;"	d	file:
OMBOX0	vrx320_dsl_address_define.h	4900;"	d
OMBOX1	vrx320_dsl_address_define.h	4901;"	d
OMBOX10	vrx320_dsl_address_define.h	4910;"	d
OMBOX11	vrx320_dsl_address_define.h	4911;"	d
OMBOX2	vrx320_dsl_address_define.h	4902;"	d
OMBOX3	vrx320_dsl_address_define.h	4903;"	d
OMBOX4	vrx320_dsl_address_define.h	4904;"	d
OMBOX5	vrx320_dsl_address_define.h	4905;"	d
OMBOX6	vrx320_dsl_address_define.h	4906;"	d
OMBOX7	vrx320_dsl_address_define.h	4907;"	d
OMBOX8	vrx320_dsl_address_define.h	4908;"	d
OMBOX9	vrx320_dsl_address_define.h	4909;"	d
OMBOX_BASE	vrx320_dsl_address_define.h	4896;"	d
OMBOX_END	vrx320_dsl_address_define.h	4897;"	d
OMBOX_SIZE_B	vrx320_dsl_address_define.h	4929;"	d
OMBOX_SIZE_LW	vrx320_dsl_address_define.h	4931;"	d
OPENWRT_VERBOSE	Makefile	/^  export OPENWRT_VERBOSE=s$/;"	m
OUTQ_QOS_CFG_CTXT	vrx320_ptm_qos.c	65;"	d	file:
PCIE_ADDR	vrx320_dfe.c	17;"	d	file:
PCIE_ADDR	vrx320_dfe.c	18;"	d	file:
PCIE_ADDR	vrx320_dfe.h	49;"	d
PCIE_AP_BASE	vrx320_edma.h	8;"	d
PCIE_AP_OFFSET	vrx320_edma.h	9;"	d
PCIE_DM_BASE	vrx320_edma.h	10;"	d
PCIE_DM_OFFSET	vrx320_edma.h	11;"	d
PCIE_EP_MSI_SR_ADDR_HIGH	vrx320_e1_addr_def.h	111;"	d
PCIE_EP_MSI_SR_ADDR_LOW	vrx320_e1_addr_def.h	112;"	d
PDBRAM_RX_PKT_BUFFER_BASE	vrx320_ppe_atm_init.c	54;"	d	file:
PDBRAM_RX_PKT_BUFFER_BASE	vrx320_ppe_ptm_init.c	36;"	d	file:
PDBRAM_RX_PKT_BUFFER_END	vrx320_ppe_atm_init.c	55;"	d	file:
PDBRAM_RX_PKT_BUFFER_END	vrx320_ppe_ptm_init.c	37;"	d	file:
PDBRAM_TX_PKT_BUFFER_BASE	vrx320_ppe_atm_init.c	52;"	d	file:
PDBRAM_TX_PKT_BUFFER_BASE	vrx320_ppe_ptm_init.c	34;"	d	file:
PDBRAM_TX_PKT_BUFFER_END	vrx320_ppe_atm_init.c	53;"	d	file:
PDBRAM_TX_PKT_BUFFER_END	vrx320_ppe_ptm_init.c	35;"	d	file:
PDMA_BAR0	vrx320_atm_main.c	196;"	d	file:
PDMA_BAR0	vrx320_ptm_main.c	257;"	d	file:
PDMA_BAR1	vrx320_atm_main.c	197;"	d	file:
PDMA_BAR1	vrx320_ptm_main.c	258;"	d	file:
PDMA_CFG	vrx320_atm_main.c	183;"	d	file:
PDMA_CFG	vrx320_ptm_main.c	244;"	d	file:
PDMA_IER	vrx320_atm_main.c	194;"	d	file:
PDMA_IER	vrx320_ptm_main.c	255;"	d	file:
PDMA_INT_FIFO_RD	vrx320_atm_main.c	192;"	d	file:
PDMA_INT_FIFO_RD	vrx320_ptm_main.c	253;"	d	file:
PDMA_ISR	vrx320_atm_main.c	193;"	d	file:
PDMA_ISR	vrx320_ptm_main.c	254;"	d	file:
PDMA_RX_CMDCNT	vrx320_atm_main.c	184;"	d	file:
PDMA_RX_CMDCNT	vrx320_ptm_main.c	245;"	d	file:
PDMA_RX_CTX_CFG	vrx320_atm_main.c	188;"	d	file:
PDMA_RX_CTX_CFG	vrx320_ptm_main.c	249;"	d	file:
PDMA_RX_DELAY_CFG	vrx320_atm_main.c	191;"	d	file:
PDMA_RX_DELAY_CFG	vrx320_ptm_main.c	252;"	d	file:
PDMA_RX_FWDATACNT	vrx320_atm_main.c	186;"	d	file:
PDMA_RX_FWDATACNT	vrx320_ptm_main.c	247;"	d	file:
PDMA_RX_MAX_LEN_REG	vrx320_atm_main.c	190;"	d	file:
PDMA_RX_MAX_LEN_REG	vrx320_ptm_main.c	251;"	d	file:
PDMA_SUBID	vrx320_atm_main.c	195;"	d	file:
PDMA_SUBID	vrx320_ptm_main.c	256;"	d	file:
PDMA_TX_CMDCNT	vrx320_atm_main.c	185;"	d	file:
PDMA_TX_CMDCNT	vrx320_ptm_main.c	246;"	d	file:
PDMA_TX_CTX_CFG	vrx320_atm_main.c	189;"	d	file:
PDMA_TX_CTX_CFG	vrx320_ptm_main.c	250;"	d	file:
PDMA_TX_FWDATACNT	vrx320_atm_main.c	187;"	d	file:
PDMA_TX_FWDATACNT	vrx320_ptm_main.c	248;"	d	file:
PKT_ASSEMBLY_DONE	vrx320_ppe_fw_const.h	78;"	d
PKT_FLUSHING	vrx320_ppe_fw_const.h	79;"	d
PKT_READ	vrx320_ppe_fw_const.h	32;"	d
PKT_REASSEMBLING	vrx320_ppe_fw_const.h	77;"	d
PKT_STATUS_IN_PROCESS	vrx320_ppe_fw_const.h	113;"	d
PKT_STATUS_NOT_IN_PROCESS	vrx320_ppe_fw_const.h	114;"	d
PKT_WRITE	vrx320_ppe_fw_const.h	31;"	d
PMU_PWDCR	vrx320_atm_main.c	72;"	d	file:
PMU_PWDCR	vrx320_ptm_main.c	114;"	d	file:
PMU_SR	vrx320_atm_main.c	73;"	d	file:
PMU_SR	vrx320_ptm_main.c	115;"	d	file:
POLL_TIME_IN_MS	vrx320_ptm_datapath.c	265;"	d	file:
PP32_BREAKPOINT_REASONS	vrx320_atm_main.c	297;"	d	file:
PP32_BREAKPOINT_REASONS	vrx320_ptm_main.c	358;"	d	file:
PP32_BRK_COMPARE_EN	vrx320_atm_main.c	273;"	d	file:
PP32_BRK_COMPARE_EN	vrx320_ptm_main.c	334;"	d	file:
PP32_BRK_COMPARE_GREATER_EQUAL	vrx320_atm_main.c	271;"	d	file:
PP32_BRK_COMPARE_GREATER_EQUAL	vrx320_ptm_main.c	332;"	d	file:
PP32_BRK_COMPARE_LOWER_EQUAL	vrx320_atm_main.c	272;"	d	file:
PP32_BRK_COMPARE_LOWER_EQUAL	vrx320_ptm_main.c	333;"	d	file:
PP32_BRK_CONTEXT_MASK	vrx320_atm_main.c	269;"	d	file:
PP32_BRK_CONTEXT_MASK	vrx320_ptm_main.c	330;"	d	file:
PP32_BRK_CONTEXT_MASK_EN	vrx320_atm_main.c	270;"	d	file:
PP32_BRK_CONTEXT_MASK_EN	vrx320_ptm_main.c	331;"	d	file:
PP32_BRK_CUR_CONTEXT	vrx320_atm_main.c	306;"	d	file:
PP32_BRK_CUR_CONTEXT	vrx320_ptm_main.c	367;"	d	file:
PP32_BRK_DATA_ADDR	vrx320_atm_main.c	263;"	d	file:
PP32_BRK_DATA_ADDR	vrx320_ptm_main.c	324;"	d	file:
PP32_BRK_DATA_ADDR_MASK	vrx320_atm_main.c	264;"	d	file:
PP32_BRK_DATA_ADDR_MASK	vrx320_ptm_main.c	325;"	d	file:
PP32_BRK_DATA_ADDR_MET	vrx320_atm_main.c	299;"	d	file:
PP32_BRK_DATA_ADDR_MET	vrx320_ptm_main.c	360;"	d	file:
PP32_BRK_DATA_VALUE_RD	vrx320_atm_main.c	265;"	d	file:
PP32_BRK_DATA_VALUE_RD	vrx320_ptm_main.c	326;"	d	file:
PP32_BRK_DATA_VALUE_RD_GT_EQ	vrx320_atm_main.c	303;"	d	file:
PP32_BRK_DATA_VALUE_RD_GT_EQ	vrx320_ptm_main.c	364;"	d	file:
PP32_BRK_DATA_VALUE_RD_LO_EQ	vrx320_atm_main.c	302;"	d	file:
PP32_BRK_DATA_VALUE_RD_LO_EQ	vrx320_ptm_main.c	363;"	d	file:
PP32_BRK_DATA_VALUE_RD_MASK	vrx320_atm_main.c	266;"	d	file:
PP32_BRK_DATA_VALUE_RD_MASK	vrx320_ptm_main.c	327;"	d	file:
PP32_BRK_DATA_VALUE_RD_MET	vrx320_atm_main.c	300;"	d	file:
PP32_BRK_DATA_VALUE_RD_MET	vrx320_ptm_main.c	361;"	d	file:
PP32_BRK_DATA_VALUE_WR	vrx320_atm_main.c	267;"	d	file:
PP32_BRK_DATA_VALUE_WR	vrx320_ptm_main.c	328;"	d	file:
PP32_BRK_DATA_VALUE_WR_GT_EQ	vrx320_atm_main.c	305;"	d	file:
PP32_BRK_DATA_VALUE_WR_GT_EQ	vrx320_ptm_main.c	366;"	d	file:
PP32_BRK_DATA_VALUE_WR_LO_EQ	vrx320_atm_main.c	304;"	d	file:
PP32_BRK_DATA_VALUE_WR_LO_EQ	vrx320_ptm_main.c	365;"	d	file:
PP32_BRK_DATA_VALUE_WR_MASK	vrx320_atm_main.c	268;"	d	file:
PP32_BRK_DATA_VALUE_WR_MASK	vrx320_ptm_main.c	329;"	d	file:
PP32_BRK_DATA_VALUE_WR_MET	vrx320_atm_main.c	301;"	d	file:
PP32_BRK_DATA_VALUE_WR_MET	vrx320_ptm_main.c	362;"	d	file:
PP32_BRK_GRPi_DATA_ADDRn	vrx320_atm_main.c	285;"	d	file:
PP32_BRK_GRPi_DATA_ADDRn	vrx320_ptm_main.c	346;"	d	file:
PP32_BRK_GRPi_DATA_ADDRn_OFF	vrx320_atm_main.c	279;"	d	file:
PP32_BRK_GRPi_DATA_ADDRn_OFF	vrx320_ptm_main.c	340;"	d	file:
PP32_BRK_GRPi_DATA_ADDRn_ON	vrx320_atm_main.c	278;"	d	file:
PP32_BRK_GRPi_DATA_ADDRn_ON	vrx320_ptm_main.c	339;"	d	file:
PP32_BRK_GRPi_DATA_VALUE_RDn	vrx320_atm_main.c	286;"	d	file:
PP32_BRK_GRPi_DATA_VALUE_RDn	vrx320_ptm_main.c	347;"	d	file:
PP32_BRK_GRPi_DATA_VALUE_RDn_OFF	vrx320_atm_main.c	281;"	d	file:
PP32_BRK_GRPi_DATA_VALUE_RDn_OFF	vrx320_ptm_main.c	342;"	d	file:
PP32_BRK_GRPi_DATA_VALUE_RDn_ON	vrx320_atm_main.c	280;"	d	file:
PP32_BRK_GRPi_DATA_VALUE_RDn_ON	vrx320_ptm_main.c	341;"	d	file:
PP32_BRK_GRPi_DATA_VALUE_WRn	vrx320_atm_main.c	287;"	d	file:
PP32_BRK_GRPi_DATA_VALUE_WRn	vrx320_ptm_main.c	348;"	d	file:
PP32_BRK_GRPi_DATA_VALUE_WRn_OFF	vrx320_atm_main.c	283;"	d	file:
PP32_BRK_GRPi_DATA_VALUE_WRn_OFF	vrx320_ptm_main.c	344;"	d	file:
PP32_BRK_GRPi_DATA_VALUE_WRn_ON	vrx320_atm_main.c	282;"	d	file:
PP32_BRK_GRPi_DATA_VALUE_WRn_ON	vrx320_ptm_main.c	343;"	d	file:
PP32_BRK_GRPi_PCn	vrx320_atm_main.c	284;"	d	file:
PP32_BRK_GRPi_PCn	vrx320_ptm_main.c	345;"	d	file:
PP32_BRK_GRPi_PCn_OFF	vrx320_atm_main.c	277;"	d	file:
PP32_BRK_GRPi_PCn_OFF	vrx320_ptm_main.c	338;"	d	file:
PP32_BRK_GRPi_PCn_ON	vrx320_atm_main.c	276;"	d	file:
PP32_BRK_GRPi_PCn_ON	vrx320_ptm_main.c	337;"	d	file:
PP32_BRK_PC	vrx320_atm_main.c	261;"	d	file:
PP32_BRK_PC	vrx320_ptm_main.c	322;"	d	file:
PP32_BRK_PC_MASK	vrx320_atm_main.c	262;"	d	file:
PP32_BRK_PC_MASK	vrx320_ptm_main.c	323;"	d	file:
PP32_BRK_PC_MET	vrx320_atm_main.c	298;"	d	file:
PP32_BRK_PC_MET	vrx320_ptm_main.c	359;"	d	file:
PP32_BRK_TRIG	vrx320_atm_main.c	275;"	d	file:
PP32_BRK_TRIG	vrx320_ptm_main.c	336;"	d	file:
PP32_CPU_CUR_PC	vrx320_atm_main.c	295;"	d	file:
PP32_CPU_CUR_PC	vrx320_ptm_main.c	356;"	d	file:
PP32_CPU_STATUS	vrx320_atm_main.c	289;"	d	file:
PP32_CPU_STATUS	vrx320_ptm_main.c	350;"	d	file:
PP32_CPU_USER_BREAKIN_RCV	vrx320_atm_main.c	293;"	d	file:
PP32_CPU_USER_BREAKIN_RCV	vrx320_ptm_main.c	354;"	d	file:
PP32_CPU_USER_BREAKPOINT_MET	vrx320_atm_main.c	294;"	d	file:
PP32_CPU_USER_BREAKPOINT_MET	vrx320_ptm_main.c	355;"	d	file:
PP32_CPU_USER_STOPPED	vrx320_atm_main.c	292;"	d	file:
PP32_CPU_USER_STOPPED	vrx320_ptm_main.c	353;"	d	file:
PP32_CTRL_CMD	vrx320_atm_main.c	241;"	d	file:
PP32_CTRL_CMD	vrx320_ptm_main.c	302;"	d	file:
PP32_CTRL_CMD_BREAKOUT	vrx320_atm_main.c	245;"	d	file:
PP32_CTRL_CMD_BREAKOUT	vrx320_ptm_main.c	306;"	d	file:
PP32_CTRL_CMD_RESTART	vrx320_atm_main.c	242;"	d	file:
PP32_CTRL_CMD_RESTART	vrx320_ptm_main.c	303;"	d	file:
PP32_CTRL_CMD_STEP	vrx320_atm_main.c	244;"	d	file:
PP32_CTRL_CMD_STEP	vrx320_ptm_main.c	305;"	d	file:
PP32_CTRL_CMD_STOP	vrx320_atm_main.c	243;"	d	file:
PP32_CTRL_CMD_STOP	vrx320_ptm_main.c	304;"	d	file:
PP32_CTRL_OPT	vrx320_atm_main.c	247;"	d	file:
PP32_CTRL_OPT	vrx320_ptm_main.c	308;"	d	file:
PP32_CTRL_OPT_BREAKOUT_ON_BREAKIN	vrx320_atm_main.c	257;"	d	file:
PP32_CTRL_OPT_BREAKOUT_ON_BREAKIN	vrx320_ptm_main.c	318;"	d	file:
PP32_CTRL_OPT_BREAKOUT_ON_BREAKIN_OFF	vrx320_atm_main.c	251;"	d	file:
PP32_CTRL_OPT_BREAKOUT_ON_BREAKIN_OFF	vrx320_ptm_main.c	312;"	d	file:
PP32_CTRL_OPT_BREAKOUT_ON_BREAKIN_ON	vrx320_atm_main.c	250;"	d	file:
PP32_CTRL_OPT_BREAKOUT_ON_BREAKIN_ON	vrx320_ptm_main.c	311;"	d	file:
PP32_CTRL_OPT_BREAKOUT_ON_STOP	vrx320_atm_main.c	256;"	d	file:
PP32_CTRL_OPT_BREAKOUT_ON_STOP	vrx320_ptm_main.c	317;"	d	file:
PP32_CTRL_OPT_BREAKOUT_ON_STOP_OFF	vrx320_atm_main.c	249;"	d	file:
PP32_CTRL_OPT_BREAKOUT_ON_STOP_OFF	vrx320_ptm_main.c	310;"	d	file:
PP32_CTRL_OPT_BREAKOUT_ON_STOP_ON	vrx320_atm_main.c	248;"	d	file:
PP32_CTRL_OPT_BREAKOUT_ON_STOP_ON	vrx320_ptm_main.c	309;"	d	file:
PP32_CTRL_OPT_STOP_ON_BREAKIN	vrx320_atm_main.c	258;"	d	file:
PP32_CTRL_OPT_STOP_ON_BREAKIN	vrx320_ptm_main.c	319;"	d	file:
PP32_CTRL_OPT_STOP_ON_BREAKIN_OFF	vrx320_atm_main.c	253;"	d	file:
PP32_CTRL_OPT_STOP_ON_BREAKIN_OFF	vrx320_ptm_main.c	314;"	d	file:
PP32_CTRL_OPT_STOP_ON_BREAKIN_ON	vrx320_atm_main.c	252;"	d	file:
PP32_CTRL_OPT_STOP_ON_BREAKIN_ON	vrx320_ptm_main.c	313;"	d	file:
PP32_CTRL_OPT_STOP_ON_BREAKPOINT	vrx320_atm_main.c	259;"	d	file:
PP32_CTRL_OPT_STOP_ON_BREAKPOINT	vrx320_ptm_main.c	320;"	d	file:
PP32_CTRL_OPT_STOP_ON_BREAKPOINT_OFF	vrx320_atm_main.c	255;"	d	file:
PP32_CTRL_OPT_STOP_ON_BREAKPOINT_OFF	vrx320_ptm_main.c	316;"	d	file:
PP32_CTRL_OPT_STOP_ON_BREAKPOINT_ON	vrx320_atm_main.c	254;"	d	file:
PP32_CTRL_OPT_STOP_ON_BREAKPOINT_ON	vrx320_ptm_main.c	315;"	d	file:
PP32_DBG_CTRL	vrx320_atm_main.c	236;"	d	file:
PP32_DBG_CTRL	vrx320_ptm_main.c	297;"	d	file:
PP32_DBG_CUR_PC	vrx320_atm_main.c	291;"	d	file:
PP32_DBG_CUR_PC	vrx320_ptm_main.c	352;"	d	file:
PP32_DEBUG_REG_ADDR	vrx320_common.h	102;"	d
PP32_DEBUG_REG_DWLEN	vrx320_common.h	115;"	d
PP32_FREEZE	vrx320_atm_main.c	233;"	d	file:
PP32_FREEZE	vrx320_ptm_main.c	294;"	d	file:
PP32_GP_CONTEXTi_REGn	vrx320_atm_main.c	309;"	d	file:
PP32_GP_CONTEXTi_REGn	vrx320_ptm_main.c	370;"	d	file:
PP32_GP_REG_BASE	vrx320_atm_main.c	308;"	d	file:
PP32_GP_REG_BASE	vrx320_ptm_main.c	369;"	d	file:
PP32_HALT_STAT	vrx320_atm_main.c	290;"	d	file:
PP32_HALT_STAT	vrx320_ptm_main.c	351;"	d	file:
PP32_REG_ADDR_BEGIN	vrx320_atm_main.c	1317;"	d	file:
PP32_REG_ADDR_BEGIN	vrx320_ptm_main.c	1969;"	d	file:
PP32_REG_ADDR_END	vrx320_atm_main.c	1318;"	d	file:
PP32_REG_ADDR_END	vrx320_ptm_main.c	1970;"	d	file:
PP32_SB_ADDR_BEGIN	vrx320_atm_main.c	1319;"	d	file:
PP32_SB_ADDR_BEGIN	vrx320_ptm_main.c	1971;"	d	file:
PP32_SB_ADDR_END	vrx320_atm_main.c	1320;"	d	file:
PP32_SB_ADDR_END	vrx320_ptm_main.c	1972;"	d	file:
PP32_SRST	vrx320_atm_main.c	234;"	d	file:
PP32_SRST	vrx320_ptm_main.c	295;"	d	file:
PPA_ATM_DATAPATH_H	ppa_atm_datapath.h	2;"	d
PPA_CHR_DEV_MAJOR	vrx320_api_qos.c	60;"	d	file:
PPA_CMD_ADD_CAPWAP_NR	vrx320_api_qos.h	/^PPA_CMD_ADD_CAPWAP_NR,       \/*!< NR for  PPA_CMD_ADD_CAPWAP *\/$/;"	e	enum:__anon25
PPA_CMD_ADD_LAN_IF_NR	vrx320_api_qos.h	/^PPA_CMD_ADD_LAN_IF_NR,   \/*!< NR for PPA_CMD_ADD_LAN_IF   *\/$/;"	e	enum:__anon25
PPA_CMD_ADD_MAC_ENTRY_NR	vrx320_api_qos.h	/^PPA_CMD_ADD_MAC_ENTRY_NR,      \/*!< NR for PPA_CMD_ADD_MAC_ENTRY  *\/$/;"	e	enum:__anon25
PPA_CMD_ADD_MC_NR	vrx320_api_qos.h	/^PPA_CMD_ADD_MC_NR,       \/*!< NR for  PPA_CMD_ADD_MC *\/$/;"	e	enum:__anon25
PPA_CMD_ADD_MULTIFIELD_NR	vrx320_api_qos.h	/^PPA_CMD_ADD_MULTIFIELD_NR,                \/*!< NR for PPA_CMD_ADD_MULTIFIELD  *\/$/;"	e	enum:__anon25
PPA_CMD_ADD_SESSION_NR	vrx320_api_qos.h	/^PPA_CMD_ADD_SESSION_NR,                             \/*!< NR for PPA_CMD_ADD_SESSION  *\/$/;"	e	enum:__anon25
PPA_CMD_ADD_VLAN_FILTER_CFG_NR	vrx320_api_qos.h	/^PPA_CMD_ADD_VLAN_FILTER_CFG_NR,         \/*!< NR for PPA_CMD_ADD_VLAN_FILTER_CFG  *\/$/;"	e	enum:__anon25
PPA_CMD_ADD_WAN_IF_NR	vrx320_api_qos.h	/^PPA_CMD_ADD_WAN_IF_NR,   \/*!< NR for PPA_CMD_ADD_WAN_IF   *\/$/;"	e	enum:__anon25
PPA_CMD_BRIDGE_ENABLE_NR	vrx320_api_qos.h	/^PPA_CMD_BRIDGE_ENABLE_NR,                 \/*!< NR for PPA_CMD_BRIDGE_ENABLE  *\/$/;"	e	enum:__anon25
PPA_CMD_CLEAR_DSL_MIB_NR	vrx320_api_qos.h	/^PPA_CMD_CLEAR_DSL_MIB_NR,                      \/*!< NR for PPA_CLEAR_DSL_MIB  *\/$/;"	e	enum:__anon25
PPA_CMD_CLEAR_PORT_MIB_NR	vrx320_api_qos.h	/^PPA_CMD_CLEAR_PORT_MIB_NR,                      \/*!< NR for PPA_CLEAR_PORT_MIB  *\/$/;"	e	enum:__anon25
PPA_CMD_DATA	vrx320_api_qos.h	/^} PPA_CMD_DATA;$/;"	t	typeref:union:__anon42
PPA_CMD_DBG_TOOL_NR	vrx320_api_qos.h	/^PPA_CMD_DBG_TOOL_NR,                           \/*!< NR for PPA_CMD_DBG_TOOL  *\/$/;"	e	enum:__anon25
PPA_CMD_DEL_ALL_VLAN_FILTER_CFG_NR	vrx320_api_qos.h	/^PPA_CMD_DEL_ALL_VLAN_FILTER_CFG_NR,     \/*!< NR for PPA_CMD_DEL_ALL_VLAN_FILTER_CFG  *\/$/;"	e	enum:__anon25
PPA_CMD_DEL_CAPWAP_NR	vrx320_api_qos.h	/^PPA_CMD_DEL_CAPWAP_NR,       \/*!< NR for  PPA_CMD_DEL_CAPWAP *\/$/;"	e	enum:__anon25
PPA_CMD_DEL_LAN_IF_NR	vrx320_api_qos.h	/^PPA_CMD_DEL_LAN_IF_NR,   \/*!< NR for PPA_CMD_DEL_LAN_IF  *\/$/;"	e	enum:__anon25
PPA_CMD_DEL_MAC_ENTRY_NR	vrx320_api_qos.h	/^PPA_CMD_DEL_MAC_ENTRY_NR,      \/*!< NR for  PPA_CMD_DEL_MAC_ENTRY *\/$/;"	e	enum:__anon25
PPA_CMD_DEL_MULTIFIELD_NR	vrx320_api_qos.h	/^PPA_CMD_DEL_MULTIFIELD_NR,                \/*!< NR for PPA_CMD_DEL_MULTIFIELD  *\/$/;"	e	enum:__anon25
PPA_CMD_DEL_MULTIFIELD_VIA_INDEX_NR	vrx320_api_qos.h	/^PPA_CMD_DEL_MULTIFIELD_VIA_INDEX_NR,      \/*!< NR for PPA_CMD_DEL_MULTIFIELD_VIA_INDEX  *\/ $/;"	e	enum:__anon25
PPA_CMD_DEL_SESSION_NR	vrx320_api_qos.h	/^PPA_CMD_DEL_SESSION_NR,                             \/*!< NR for PPA_CMD_DEL_SESSION  *\/$/;"	e	enum:__anon25
PPA_CMD_DEL_VLAN_FILTER_CFG_NR	vrx320_api_qos.h	/^PPA_CMD_DEL_VLAN_FILTER_CFG_NR,         \/*!< NR for PPA_CMD_DEL_VLAN_FILTER_CFG  *\/$/;"	e	enum:__anon25
PPA_CMD_DEL_WAN_IF_NR	vrx320_api_qos.h	/^PPA_CMD_DEL_WAN_IF_NR,   \/*!< NR for PPA_CMD_DEL_WAN_IF   *\/$/;"	e	enum:__anon25
PPA_CMD_ENABLE_MULTIFIELD_NR	vrx320_api_qos.h	/^PPA_CMD_ENABLE_MULTIFIELD_NR,             \/*!< NR for PPA_CMD_ENABLE_MULTIFIELD  *\/$/;"	e	enum:__anon25
PPA_CMD_ENABLE_NR	vrx320_api_qos.h	/^PPA_CMD_ENABLE_NR,             \/*!< NR for PPA_CMD_ENABLE  *\/  $/;"	e	enum:__anon25
PPA_CMD_EXIT_NR	vrx320_api_qos.h	/^PPA_CMD_EXIT_NR,               \/*!< NR for PPA_CMD_EXIT  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_ALL_MAC_NR	vrx320_api_qos.h	/^PPA_CMD_GET_ALL_MAC_NR,             \/*!< NR for PPA_CMD_GET_ALL_MAC  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_ALL_VLAN_FILTER_CFG_NR	vrx320_api_qos.h	/^PPA_CMD_GET_ALL_VLAN_FILTER_CFG_NR,     \/*!< NR for PPA_CMD_GET_ALL_VLAN_FILTER_CFG  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_BRIDGE_STATUS_NR	vrx320_api_qos.h	/^PPA_CMD_GET_BRIDGE_STATUS_NR,             \/*!< NR for PPA_CMD_GET_BRIDGE_STATUS  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_CAPWAP_GROUPS_NR	vrx320_api_qos.h	/^PPA_CMD_GET_CAPWAP_GROUPS_NR,\/*!< NR for  PPA_CMD_GET_CAPWAP_GROUPS *\/$/;"	e	enum:__anon25
PPA_CMD_GET_COUNT_CAPWAP_NR	vrx320_api_qos.h	/^PPA_CMD_GET_COUNT_CAPWAP_NR,\/*!< NR for PPA_CMD_GET_COUNT_CAPWAP_GROUP_NR *\/$/;"	e	enum:__anon25
PPA_CMD_GET_COUNT_LAN_SESSION_NR	vrx320_api_qos.h	/^PPA_CMD_GET_COUNT_LAN_SESSION_NR,   \/*!< NR for  PPA_CMD_GET_COUNT_LAN_SESSION *\/$/;"	e	enum:__anon25
PPA_CMD_GET_COUNT_LAN_WAN_SESSION_NR	vrx320_api_qos.h	/^PPA_CMD_GET_COUNT_LAN_WAN_SESSION_NR,   \/*!< NR for  PPA_CMD_GET_COUNT_LAN_WAN_SESSION *\/$/;"	e	enum:__anon25
PPA_CMD_GET_COUNT_MAC_NR	vrx320_api_qos.h	/^PPA_CMD_GET_COUNT_MAC_NR,           \/*!< NR for PPA_CMD_GET_COUNT_MAC  *\/ $/;"	e	enum:__anon25
PPA_CMD_GET_COUNT_MC_GROUP_NR	vrx320_api_qos.h	/^PPA_CMD_GET_COUNT_MC_GROUP_NR,      \/*!< NR for PPA_CMD_GET_COUNT_MC_GROUP  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_COUNT_NONE_LAN_WAN_SESSION_NR	vrx320_api_qos.h	/^PPA_CMD_GET_COUNT_NONE_LAN_WAN_SESSION_NR, \/*!< NR for  PPA_CMD_GET_COUNT_NONE_LAN_WAN_SESSION_NR *\/$/;"	e	enum:__anon25
PPA_CMD_GET_COUNT_PPA_HASH_NR	vrx320_api_qos.h	/^PPA_CMD_GET_COUNT_PPA_HASH_NR,                  \/*!< NR for PPA_CMD_GET_COUNT_PPA_HASH  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_COUNT_VLAN_FILTER_NR	vrx320_api_qos.h	/^PPA_CMD_GET_COUNT_VLAN_FILTER_NR,   \/*!< NR for PPA_CMD_GET_COUNT_VLAN_FILTER  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_COUNT_WAN_MII0_VLAN_RANGE_NR	vrx320_api_qos.h	/^PPA_CMD_GET_COUNT_WAN_MII0_VLAN_RANGE_NR, \/*!< NR for PPA_CMD_GET_COUNT_WAN_MII0_VLAN_RANGE  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_COUNT_WAN_SESSION_NR	vrx320_api_qos.h	/^PPA_CMD_GET_COUNT_WAN_SESSION_NR,   \/*!< NR for  PPA_CMD_GET_COUNT_WAN_SESSION *\/$/;"	e	enum:__anon25
PPA_CMD_GET_CTRL_QOS_RATE	vrx320_api_qos.h	339;"	d
PPA_CMD_GET_CTRL_QOS_RATE_NR	vrx320_api_qos.h	/^PPA_CMD_GET_CTRL_QOS_RATE_NR,             \/*!< NR for PPA_CMD_GET_CTRL_QOS_RATE  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_CTRL_QOS_WFQ	vrx320_api_qos.h	303;"	d
PPA_CMD_GET_CTRL_QOS_WFQ_NR	vrx320_api_qos.h	/^PPA_CMD_GET_CTRL_QOS_WFQ_NR,              \/*!< NR for  PPA_CMD_GET_CTRL_QOS_WFQ *\/$/;"	e	enum:__anon25
PPA_CMD_GET_DSL_MIB_NR	vrx320_api_qos.h	/^PPA_CMD_GET_DSL_MIB_NR,                        \/*!< NR for PPA_GET_DSL_MIB  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_HOOK_COUNT_NR	vrx320_api_qos.h	/^PPA_CMD_GET_HOOK_COUNT_NR,                \/*!< NR for PPA_CMD_GET_HOOK_COUNT  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_HOOK_LIST_NR	vrx320_api_qos.h	/^PPA_CMD_GET_HOOK_LIST_NR,                 \/*!< NR for PPA_CMD_GET_HOOK_LIST  *\/   $/;"	e	enum:__anon25
PPA_CMD_GET_IF_MAC_NR	vrx320_api_qos.h	/^PPA_CMD_GET_IF_MAC_NR,   \/*!< NR for PPA_CMD_GET_IF_MAC *\/ $/;"	e	enum:__anon25
PPA_CMD_GET_LAN_IF_NR	vrx320_api_qos.h	/^PPA_CMD_GET_LAN_IF_NR,   \/*!< NR for PPA_CMD_GET_LAN_IF  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_LAN_SESSIONS_NR	vrx320_api_qos.h	/^PPA_CMD_GET_LAN_SESSIONS_NR,        \/*!< NR for PPA_CMD_GET_LAN_SESSIONS  *\/  $/;"	e	enum:__anon25
PPA_CMD_GET_LAN_WAN_SESSIONS_NR	vrx320_api_qos.h	/^PPA_CMD_GET_LAN_WAN_SESSIONS_NR,        \/*!< NR for PPA_CMD_GET_WAN_SESSIONS  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_MAXCOUNT_CAPWAP_NR	vrx320_api_qos.h	/^PPA_CMD_GET_MAXCOUNT_CAPWAP_NR,\/*!< NR for PPA_CMD_GET_MAXCOUNT_CAPWAP_GROUP_NR *\/$/;"	e	enum:__anon25
PPA_CMD_GET_MAX_ENTRY_NR	vrx320_api_qos.h	/^PPA_CMD_GET_MAX_ENTRY_NR,                 \/*!< NR for PPA_CMD_GET_MAX_ENTRY  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_MC_ENTRY_NR	vrx320_api_qos.h	/^PPA_CMD_GET_MC_ENTRY_NR,       \/*!< NR for  PPA_CMD_GET_MC_ENTRY *\/ $/;"	e	enum:__anon25
PPA_CMD_GET_MC_GROUPS_NR	vrx320_api_qos.h	/^PPA_CMD_GET_MC_GROUPS_NR,           \/*!< NR for PPA_CMD_GET_MC_GROUPS  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_MIB_MODE_NR	vrx320_api_qos.h	/^PPA_CMD_GET_MIB_MODE_NR,      \/*!< NR for  PPA_CMD_GET_MIB_MODE *\/ $/;"	e	enum:__anon25
PPA_CMD_GET_MULTIFIELD_ENTRY_MAX_NR	vrx320_api_qos.h	/^PPA_CMD_GET_MULTIFIELD_ENTRY_MAX_NR,      \/*!< NR for PPA_CMD_GET_MULTIFIELD_ENTRY_MAX  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_MULTIFIELD_KEY_NUM_NR	vrx320_api_qos.h	/^PPA_CMD_GET_MULTIFIELD_KEY_NUM_NR,        \/*!< NR for  PPA_CMD_GET_MULTIFIELD_KEY_NUM *\/$/;"	e	enum:__anon25
PPA_CMD_GET_MULTIFIELD_NR	vrx320_api_qos.h	/^PPA_CMD_GET_MULTIFIELD_NR,                \/*!< NR for  PPA_CMD_GET_MULTIFIELD *\/$/;"	e	enum:__anon25
PPA_CMD_GET_MULTIFIELD_STATUS_NR	vrx320_api_qos.h	/^PPA_CMD_GET_MULTIFIELD_STATUS_NR,         \/*!< NR for PPA_CMD_GET_MULTIFIELD_STATUS  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_PORTID_NR	vrx320_api_qos.h	/^PPA_CMD_GET_PORTID_NR,                         \/*!< NR for PPA_GET_CMD_PORTID  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_PORT_MIB_NR	vrx320_api_qos.h	/^PPA_CMD_GET_PORT_MIB_NR,                        \/*!< NR for PPA_GET_PORT_MIB  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_PPA_HASH_SUMMARY_NR	vrx320_api_qos.h	/^PPA_CMD_GET_PPA_HASH_SUMMARY_NR,                 \/*!< NR for PPA_CMD_GET_PPA_HASH_SUMMARY  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_PPE_FASTPATH_ENABLE_NR	vrx320_api_qos.h	/^PPA_CMD_GET_PPE_FASTPATH_ENABLE_NR,		\/*!< NR for PPA_CMD_GET_PPE_FASTPATH_ENABLE *\/$/;"	e	enum:__anon25
PPA_CMD_GET_QOS_MIB	vrx320_api_qos.h	287;"	d
PPA_CMD_GET_QOS_MIB_NR	vrx320_api_qos.h	/^PPA_CMD_GET_QOS_MIB_NR,                   \/*!< NR for PPA_CMD_GET_QOS_MIB  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_QOS_QUEUE_MAX_NUM	vrx320_api_qos.h	280;"	d
PPA_CMD_GET_QOS_QUEUE_MAX_NUM_NR	vrx320_api_qos.h	/^PPA_CMD_GET_QOS_QUEUE_MAX_NUM_NR,         \/*!< NR for PPA_CMD_GET_QOS_QUEUE_MAX_NUM  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_QOS_RATE	vrx320_api_qos.h	352;"	d
PPA_CMD_GET_QOS_RATE_NR	vrx320_api_qos.h	/^PPA_CMD_GET_QOS_RATE_NR,                  \/*!< NR for PPA_CMD_GET_QOS_RATE  *\/ $/;"	e	enum:__anon25
PPA_CMD_GET_QOS_STATUS	vrx320_api_qos.h	272;"	d
PPA_CMD_GET_QOS_STATUS_NR	vrx320_api_qos.h	/^PPA_CMD_GET_QOS_STATUS_NR,                       \/*!< NR for PPA_CMD_GET_QOS_STATUS  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_QOS_WFQ	vrx320_api_qos.h	316;"	d
PPA_CMD_GET_QOS_WFQ_NR	vrx320_api_qos.h	/^PPA_CMD_GET_QOS_WFQ_NR,                   \/*!< NR for PPA_CMD_SET_QOS_WFQ  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_SESSIONS_CRITERIA_NR	vrx320_api_qos.h	/^PPA_CMD_GET_SESSIONS_CRITERIA_NR,        \/*!< NR for PPA_CMD_GET_SESSIONS_CRITERIA  *\/  $/;"	e	enum:__anon25
PPA_CMD_GET_SESSION_TIMER_NR	vrx320_api_qos.h	/^PPA_CMD_GET_SESSION_TIMER_NR,                             \/*!< NR for PPA_CMD_GET_SESSION_TIMER  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_SIZE_NR	vrx320_api_qos.h	/^PPA_CMD_GET_SIZE_NR,                      \/*!< NR for PPA_CMD_GET_SIZE   *\/$/;"	e	enum:__anon25
PPA_CMD_GET_STATUS_NR	vrx320_api_qos.h	/^PPA_CMD_GET_STATUS_NR,         \/*!< NR for PPA_CMD_GET_STATUS  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_SW_FASTPATH_ENABLE_NR	vrx320_api_qos.h	/^PPA_CMD_GET_SW_FASTPATH_ENABLE_NR,              \/*!< NR for PPA_CMD_GET_SW_FASTPATH_ENABLE *\/$/;"	e	enum:__anon25
PPA_CMD_GET_VALUE_NR	vrx320_api_qos.h	/^PPA_CMD_GET_VALUE_NR,                           \/*!< NR for PPA_CMD_GET_VALUE  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_VERSION_NR	vrx320_api_qos.h	/^PPA_CMD_GET_VERSION_NR,             \/*!< NR for PPA_CMD_GET_VERSION  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_VLAN_IF_CFG_NR	vrx320_api_qos.h	/^PPA_CMD_GET_VLAN_IF_CFG_NR,    \/*!< NR for PPA_CMD_GET_VLAN_IF_CFG  *\/$/;"	e	enum:__anon25
PPA_CMD_GET_WAN_IF_NR	vrx320_api_qos.h	/^PPA_CMD_GET_WAN_IF_NR,   \/*!< NR for  PPA_CMD_GET_WAN_IF *\/$/;"	e	enum:__anon25
PPA_CMD_GET_WAN_SESSIONS_NR	vrx320_api_qos.h	/^PPA_CMD_GET_WAN_SESSIONS_NR,        \/*!< NR for PPA_CMD_GET_WAN_SESSIONS  *\/$/;"	e	enum:__anon25
PPA_CMD_INIT_NR	vrx320_api_qos.h	/^PPA_CMD_INIT_NR=0,             \/*!< NR for PPA_CMD_INI  *\/$/;"	e	enum:__anon25
PPA_CMD_MODIFY_MC_ENTRY_NR	vrx320_api_qos.h	/^PPA_CMD_MODIFY_MC_ENTRY_NR,    \/*!< NR for PPA_CMD_MODIFY_MC_ENTRY  *\/$/;"	e	enum:__anon25
PPA_CMD_MODIFY_SESSION_NR	vrx320_api_qos.h	/^PPA_CMD_MODIFY_SESSION_NR,                             \/*!< NR for PPA_CMD_MODIFY_SESSION  *\/$/;"	e	enum:__anon25
PPA_CMD_QOS_CTRL_INFO	vrx320_api_qos.h	/^} PPA_CMD_QOS_CTRL_INFO;$/;"	t	typeref:struct:__anon32
PPA_CMD_QOS_MIB_INFO	vrx320_api_qos.h	/^} PPA_CMD_QOS_MIB_INFO;$/;"	t	typeref:struct:__anon31
PPA_CMD_QOS_STATUS_INFO	vrx320_api_qos.h	/^} PPA_CMD_QOS_STATUS_INFO;$/;"	t	typeref:struct:__anon41
PPA_CMD_QUEUE_NUM_INFO	vrx320_api_qos.h	/^} PPA_CMD_QUEUE_NUM_INFO;$/;"	t	typeref:struct:__anon29
PPA_CMD_RATE_INFO	vrx320_api_qos.h	/^} PPA_CMD_RATE_INFO;$/;"	t	typeref:struct:__anon33
PPA_CMD_READ_MEM_NR	vrx320_api_qos.h	/^PPA_CMD_READ_MEM_NR,                      \/*!< NR for  PPA_CMD_SET_MEM *\/$/;"	e	enum:__anon25
PPA_CMD_RESET_QOS_RATE	vrx320_api_qos.h	359;"	d
PPA_CMD_RESET_QOS_RATE_NR	vrx320_api_qos.h	/^PPA_CMD_RESET_QOS_RATE_NR,                \/*!< NR for PPA_CMD_RESET_QOS_RATE  *\/$/;"	e	enum:__anon25
PPA_CMD_RESET_QOS_WFQ	vrx320_api_qos.h	323;"	d
PPA_CMD_RESET_QOS_WFQ_NR	vrx320_api_qos.h	/^PPA_CMD_RESET_QOS_WFQ_NR,                 \/*!< NR for PPA_CMD_GET_QOS_WFQ  *\/$/;"	e	enum:__anon25
PPA_CMD_SET_CTRL_QOS_RATE	vrx320_api_qos.h	332;"	d
PPA_CMD_SET_CTRL_QOS_RATE_NR	vrx320_api_qos.h	/^PPA_CMD_SET_CTRL_QOS_RATE_NR,             \/*!< NR for PPA_CMD_SET_CTRL_QOS_RATE   *\/$/;"	e	enum:__anon25
PPA_CMD_SET_CTRL_QOS_WFQ	vrx320_api_qos.h	296;"	d
PPA_CMD_SET_CTRL_QOS_WFQ_NR	vrx320_api_qos.h	/^PPA_CMD_SET_CTRL_QOS_WFQ_NR,              \/*!< NR for PPA_CMD_SET_CTRL_QOS_WFQ  *\/$/;"	e	enum:__anon25
PPA_CMD_SET_HAL_DBG_FLAG_NR	vrx320_api_qos.h	/^PPA_CMD_SET_HAL_DBG_FLAG_NR,                    \/*!< NR for PPA_CMD_SET_HAL_DBG_FLAG  *\/$/;"	e	enum:__anon25
PPA_CMD_SET_HOOK_NR	vrx320_api_qos.h	/^PPA_CMD_SET_HOOK_NR,                      \/*!< NR for PPA_CMD_SET_HOOK   *\/ $/;"	e	enum:__anon25
PPA_CMD_SET_IF_MAC_NR	vrx320_api_qos.h	/^PPA_CMD_SET_IF_MAC_NR,   \/*!< NR for PPA_CMD_SET_IF_MAC  *\/$/;"	e	enum:__anon25
PPA_CMD_SET_MEM_NR	vrx320_api_qos.h	/^PPA_CMD_SET_MEM_NR,                       \/*!< NR for PPA_CMD_SET_MEM  *\/$/;"	e	enum:__anon25
PPA_CMD_SET_MIB_MODE_NR	vrx320_api_qos.h	/^PPA_CMD_SET_MIB_MODE_NR,      \/*!< NR for  PPA_CMD_SET_MIB_MODE *\/ $/;"	e	enum:__anon25
PPA_CMD_SET_PPE_FASTPATH_ENABLE_NR	vrx320_api_qos.h	/^PPA_CMD_SET_PPE_FASTPATH_ENABLE_NR,		\/*!< NR for PPA_CMD_SET_PPE_FASTPATH_ENABLE *\/$/;"	e	enum:__anon25
PPA_CMD_SET_QOS_RATE	vrx320_api_qos.h	345;"	d
PPA_CMD_SET_QOS_RATE_NR	vrx320_api_qos.h	/^PPA_CMD_SET_QOS_RATE_NR,                  \/*!< NR for PPA_CMD_SET_QOS_RATE  *\/ $/;"	e	enum:__anon25
PPA_CMD_SET_QOS_WFQ	vrx320_api_qos.h	309;"	d
PPA_CMD_SET_QOS_WFQ_NR	vrx320_api_qos.h	/^PPA_CMD_SET_QOS_WFQ_NR,                   \/*!< NR for PPA_CMD_SET_QOS_WFQ  *\/$/;"	e	enum:__anon25
PPA_CMD_SET_RTP_NR	vrx320_api_qos.h	/^PPA_CMD_SET_RTP_NR,            \/*!< NR for  PPA_CMD_SET_RTP *\/ $/;"	e	enum:__anon25
PPA_CMD_SET_SESSION_TIMER_NR	vrx320_api_qos.h	/^PPA_CMD_SET_SESSION_TIMER_NR,                             \/*!< NR for PPA_CMD_SET_SESSION_TIMER  *\/$/;"	e	enum:__anon25
PPA_CMD_SET_SW_FASTPATH_ENABLE_NR	vrx320_api_qos.h	/^PPA_CMD_SET_SW_FASTPATH_ENABLE_NR,              \/*!< NR for PPA_CMD_SET_SW_FASTPATH_ENABLE *\/$/;"	e	enum:__anon25
PPA_CMD_SET_VALUE_NR	vrx320_api_qos.h	/^PPA_CMD_SET_VALUE_NR,                           \/*!< NR for PPA_CMD_SET_VALUE  *\/$/;"	e	enum:__anon25
PPA_CMD_SET_VLAN_IF_CFG_NR	vrx320_api_qos.h	/^PPA_CMD_SET_VLAN_IF_CFG_NR,    \/*!< NR for PPA_CMD_SET_VLAN_IF_CFG  *\/$/;"	e	enum:__anon25
PPA_CMD_WAN_MII0_VLAN_RANGE_ADD_NR	vrx320_api_qos.h	/^PPA_CMD_WAN_MII0_VLAN_RANGE_ADD_NR,       \/*!< NR for PPA_CMD_WAN_MII0_VLAN_RANGE_ADD  *\/$/;"	e	enum:__anon25
PPA_CMD_WAN_MII0_VLAN_RANGE_GET_NR	vrx320_api_qos.h	/^PPA_CMD_WAN_MII0_VLAN_RANGE_GET_NR,       \/*!< NR for PPA_CMD_WAN_MII0_VLAN_RANGE_GET  *\/$/;"	e	enum:__anon25
PPA_CMD_WFQ_INFO	vrx320_api_qos.h	/^} PPA_CMD_WFQ_INFO;$/;"	t	typeref:struct:__anon34
PPA_DEV_NAME	vrx320_api_qos.c	61;"	d	file:
PPA_FAILURE	lantiq_wrapper.h	61;"	d
PPA_GENERIC_HAL_GET_QOS_MIB	vrx320_api_qos.h	/^  PPA_GENERIC_HAL_GET_QOS_MIB,  \/\/get maximum QOS queue number$/;"	e	enum:__anon26
PPA_GENERIC_HAL_GET_QOS_QUEUE_NUM	vrx320_api_qos.h	/^  PPA_GENERIC_HAL_GET_QOS_QUEUE_NUM,  \/\/get maximum QOS queue number$/;"	e	enum:__anon26
PPA_GENERIC_HAL_GET_QOS_RATE_SHAPING_CFG	vrx320_api_qos.h	/^  PPA_GENERIC_HAL_GET_QOS_RATE_SHAPING_CFG,  \/\/get rate shaping cfg$/;"	e	enum:__anon26
PPA_GENERIC_HAL_GET_QOS_RATE_SHAPING_CTRL	vrx320_api_qos.h	/^  PPA_GENERIC_HAL_GET_QOS_RATE_SHAPING_CTRL,  \/\/get  Rateshaping status: enabeld\/disabled$/;"	e	enum:__anon26
PPA_GENERIC_HAL_GET_QOS_STATUS	vrx320_api_qos.h	/^  PPA_GENERIC_HAL_GET_QOS_STATUS, \/\/ get QOS tatus$/;"	e	enum:__anon26
PPA_GENERIC_HAL_GET_QOS_WFQ_CFG	vrx320_api_qos.h	/^  PPA_GENERIC_HAL_GET_QOS_WFQ_CFG,  \/\/get WFQ cfg$/;"	e	enum:__anon26
PPA_GENERIC_HAL_GET_QOS_WFQ_CTRL	vrx320_api_qos.h	/^  PPA_GENERIC_HAL_GET_QOS_WFQ_CTRL,  \/\/get  WFQ status: enabeld\/disabled$/;"	e	enum:__anon26
PPA_GENERIC_HAL_INIT_QOS_RATE_SHAPING	vrx320_api_qos.h	/^  PPA_GENERIC_HAL_INIT_QOS_RATE_SHAPING, \/\/ init QOS Rateshapping$/;"	e	enum:__anon26
PPA_GENERIC_HAL_INIT_QOS_WFQ	vrx320_api_qos.h	/^  PPA_GENERIC_HAL_INIT_QOS_WFQ, \/\/ init QOS Rateshapping$/;"	e	enum:__anon26
PPA_GENERIC_HAL_RESET_QOS_RATE_SHAPING_CFG	vrx320_api_qos.h	/^  PPA_GENERIC_HAL_RESET_QOS_RATE_SHAPING_CFG,  \/\/reset rate shaping cfg$/;"	e	enum:__anon26
PPA_GENERIC_HAL_RESET_QOS_WFQ_CFG	vrx320_api_qos.h	/^  PPA_GENERIC_HAL_RESET_QOS_WFQ_CFG,  \/\/reset WFQ cfg$/;"	e	enum:__anon26
PPA_GENERIC_HAL_SET_QOS_RATE_SHAPING_CFG	vrx320_api_qos.h	/^  PPA_GENERIC_HAL_SET_QOS_RATE_SHAPING_CFG,  \/\/set rate shaping$/;"	e	enum:__anon26
PPA_GENERIC_HAL_SET_QOS_RATE_SHAPING_CTRL	vrx320_api_qos.h	/^  PPA_GENERIC_HAL_SET_QOS_RATE_SHAPING_CTRL,  \/\/enable\/disable Rate shaping$/;"	e	enum:__anon26
PPA_GENERIC_HAL_SET_QOS_WFQ_CFG	vrx320_api_qos.h	/^  PPA_GENERIC_HAL_SET_QOS_WFQ_CFG,  \/\/set WFQ cfg$/;"	e	enum:__anon26
PPA_GENERIC_HAL_SET_QOS_WFQ_CTRL	vrx320_api_qos.h	/^  PPA_GENERIC_HAL_SET_QOS_WFQ_CTRL,  \/\/enable\/disable WFQ$/;"	e	enum:__anon26
PPA_GENERIC_HOOK_CMD	vrx320_api_qos.h	/^}PPA_GENERIC_HOOK_CMD;$/;"	t	typeref:enum:__anon26
PPA_IOC_MAGIC	vrx320_api_qos.h	55;"	d
PPA_IOC_MAXNR	vrx320_api_qos.h	/^PPA_IOC_MAXNR                            \/*!< NR for PPA_IOC_MAXNR  *\/$/;"	e	enum:__anon25
PPA_IOC_NR	vrx320_api_qos.h	/^}PPA_IOC_NR;$/;"	t	typeref:enum:__anon25
PPA_MAX_PORT_NUM	vrx320_api_qos.h	45;"	d
PPA_MAX_QOS_QUEUE_NUM	vrx320_api_qos.h	50;"	d
PPA_PPE_DRV_WRAPPER_2011_03_14	vrx320_drv_wrapper.h	22;"	d
PPA_QOS_DESC_CFG_INTERNAL	vrx320_api_qos.h	/^}PPA_QOS_DESC_CFG_INTERNAL;$/;"	t	typeref:struct:__anon28
PPA_QOS_INTERVAL	vrx320_api_qos.h	/^}PPA_QOS_INTERVAL;$/;"	t	typeref:struct:__anon27
PPA_QOS_MIB	vrx320_api_qos.h	/^} PPA_QOS_MIB;$/;"	t	typeref:struct:__anon30
PPA_QOS_STATUS	vrx320_api_qos.h	/^} PPA_QOS_STATUS;$/;"	t	typeref:struct:__anon40
PPA_SUCCESS	lantiq_wrapper.h	56;"	d
PPA_WAN_QOS_PTM0	vrx320_ptm_qos.c	/^   PPA_WAN_QOS_PTM0 = 7,$/;"	e	enum:__anon91	file:
PPE_ATM_GET_MAP_PKT_PRIO_TO_Q	ppa_atm_datapath.h	44;"	d
PPE_ATM_IOC_MAGIC	ppa_atm_datapath.h	38;"	d
PPE_ATM_IOC_MAXNR	ppa_atm_datapath.h	45;"	d
PPE_ATM_MAP_PKT_PRIO_TO_Q	ppa_atm_datapath.h	42;"	d
PPE_ATM_MIB_AAL5	ppa_atm_datapath.h	40;"	d
PPE_ATM_MIB_CELL	ppa_atm_datapath.h	39;"	d
PPE_ATM_MIB_VCC	ppa_atm_datapath.h	41;"	d
PPE_ATM_TX_Q_OP	ppa_atm_datapath.h	43;"	d
PPE_ATM_TX_Q_OP_ADD	ppa_atm_datapath.h	48;"	d
PPE_ATM_TX_Q_OP_CHG_MASK	ppa_atm_datapath.h	47;"	d
PPE_MAX_ETH1_QOS_QUEUE	vrx320_ptm_qos.c	37;"	d	file:
PPE_OWN	vrx320_ppe_fw_const.h	139;"	d
PPE_QOS_COUNT_CFG	vrx320_api_qos.h	/^} PPE_QOS_COUNT_CFG;$/;"	t	typeref:struct:__anon35
PPE_QOS_ENABLE_CFG	vrx320_api_qos.h	/^} PPE_QOS_ENABLE_CFG;$/;"	t	typeref:struct:__anon38
PPE_QOS_MIB_INFO	vrx320_api_qos.h	/^} PPE_QOS_MIB_INFO;$/;"	t	typeref:struct:__anon36
PPE_QOS_RATE_SHAPING_CFG	vrx320_api_qos.h	/^} PPE_QOS_RATE_SHAPING_CFG;$/;"	t	typeref:struct:__anon39
PPE_QOS_WFQ_CFG	vrx320_api_qos.h	/^} PPE_QOS_WFQ_CFG;$/;"	t	typeref:struct:__anon37
PPE_REG_ADDR	vrx320_common.h	110;"	d
PROF_EVENT_CMD_start	vrx320_e1_addr_def.h	866;"	d
PROF_EVENT_CMD_stop	vrx320_e1_addr_def.h	868;"	d
PROF_EVENT_STATUS_started	vrx320_e1_addr_def.h	867;"	d
PROF_EVENT_STATUS_stopped	vrx320_e1_addr_def.h	869;"	d
PSAVE_CFG	vrx320_atm_common.h	116;"	d
PSAVE_CFG	vrx320_ptm_common.h	21;"	d
PTM_CW_CTRL	vrx320_ppe_ptm_tc_ds.h	/^struct PTM_CW_CTRL {$/;"	s
PTM_PORT	vrx320_ptm_datapath.c	79;"	d	file:
QOSQ_ID_MASK	vrx320_ppe_ptm_init.c	27;"	d	file:
QOSQ_L3_SHAPER_ID	vrx320_ppe_ptm_init.c	29;"	d	file:
QOSQ_NUM	vrx320_ppe_ptm_init.c	26;"	d	file:
QOSQ_PORT_SSID	vrx320_ppe_ptm_init.c	28;"	d	file:
QOS_CFG	vrx320_ptm_qos.c	57;"	d	file:
QSB_CFG	vrx320_atm_datapath.c	152;"	d	file:
QSB_CFG_TSTEPC	vrx320_atm_datapath.c	154;"	d	file:
QSB_CFG_TSTEPC_SET	vrx320_atm_datapath.c	156;"	d	file:
QSB_CONF_REG	vrx320_atm_datapath.c	129;"	d	file:
QSB_CONF_REG_ADDR	vrx320_common.h	111;"	d
QSB_CONF_REG_DWLEN	vrx320_common.h	124;"	d
QSB_GCR_MIN	vrx320_atm_datapath.c	221;"	d	file:
QSB_ICDV	vrx320_atm_datapath.c	134;"	d	file:
QSB_ICDV_TAU	vrx320_atm_datapath.c	136;"	d	file:
QSB_ICDV_TAU_SET	vrx320_atm_datapath.c	138;"	d	file:
QSB_QPT_SET_MASK	vrx320_atm_datapath.c	237;"	d	file:
QSB_QUEUE_NUMBER_BASE	vrx320_atm_datapath.c	210;"	d	file:
QSB_QVPT_SET_MASK	vrx320_atm_datapath.c	238;"	d	file:
QSB_RAMAC	vrx320_atm_datapath.c	179;"	d	file:
QSB_RAMAC_LH	vrx320_atm_datapath.c	183;"	d	file:
QSB_RAMAC_LH_HIGH	vrx320_atm_datapath.c	235;"	d	file:
QSB_RAMAC_LH_LOW	vrx320_atm_datapath.c	234;"	d	file:
QSB_RAMAC_LH_SET	vrx320_atm_datapath.c	188;"	d	file:
QSB_RAMAC_RW	vrx320_atm_datapath.c	181;"	d	file:
QSB_RAMAC_RW_READ	vrx320_atm_datapath.c	226;"	d	file:
QSB_RAMAC_RW_SET	vrx320_atm_datapath.c	186;"	d	file:
QSB_RAMAC_RW_WRITE	vrx320_atm_datapath.c	227;"	d	file:
QSB_RAMAC_TESEL	vrx320_atm_datapath.c	184;"	d	file:
QSB_RAMAC_TESEL_SET	vrx320_atm_datapath.c	189;"	d	file:
QSB_RAMAC_TSEL	vrx320_atm_datapath.c	182;"	d	file:
QSB_RAMAC_TSEL_QPT	vrx320_atm_datapath.c	229;"	d	file:
QSB_RAMAC_TSEL_SCT	vrx320_atm_datapath.c	230;"	d	file:
QSB_RAMAC_TSEL_SET	vrx320_atm_datapath.c	187;"	d	file:
QSB_RAMAC_TSEL_SPT	vrx320_atm_datapath.c	231;"	d	file:
QSB_RAMAC_TSEL_VBR	vrx320_atm_datapath.c	232;"	d	file:
QSB_RTD	vrx320_atm_datapath.c	170;"	d	file:
QSB_RTD_TTV	vrx320_atm_datapath.c	172;"	d	file:
QSB_RTD_TTV_SET	vrx320_atm_datapath.c	174;"	d	file:
QSB_RTM	vrx320_atm_datapath.c	161;"	d	file:
QSB_RTM_DM	vrx320_atm_datapath.c	163;"	d	file:
QSB_RTM_DM_SET	vrx320_atm_datapath.c	165;"	d	file:
QSB_SBL	vrx320_atm_datapath.c	143;"	d	file:
QSB_SBL_SBL	vrx320_atm_datapath.c	145;"	d	file:
QSB_SBL_SBL_SET	vrx320_atm_datapath.c	147;"	d	file:
QSB_SET_SCT_MASK	vrx320_atm_datapath.c	239;"	d	file:
QSB_SET_SPT_MASK	vrx320_atm_datapath.c	240;"	d	file:
QSB_SET_SPT_SBVALID_MASK	vrx320_atm_datapath.c	241;"	d	file:
QSB_SPT_INTRATE_SET	vrx320_atm_datapath.c	245;"	d	file:
QSB_SPT_PN_SET	vrx320_atm_datapath.c	244;"	d	file:
QSB_SPT_SBV_VALID	vrx320_atm_datapath.c	243;"	d	file:
QSB_TAUS_MAX	vrx320_atm_datapath.c	220;"	d	file:
QSB_TP_TS_MAX	vrx320_atm_datapath.c	219;"	d	file:
QSB_WFQ_NONUBR_MAX	vrx320_atm_datapath.c	217;"	d	file:
QSB_WFQ_UBR_BYPASS	vrx320_atm_datapath.c	218;"	d	file:
QTP_CONFIG	vrx320_dsl_address_define.h	2864;"	d
QTP_CONFIG_DEFAULT	vrx320_dsl_address_define.h	2867;"	d
QTP_CONFIG_FMASK	vrx320_dsl_address_define.h	2868;"	d
QTP_CONFIG_MASK	vrx320_dsl_address_define.h	2866;"	d
QTP_CONFIG_WMASK	vrx320_dsl_address_define.h	2865;"	d
QTP_GLOBAL	vrx320_dsl_address_define.h	2861;"	d
QTP_RXPRAM_REG	vrx320_dsl_address_define.h	2958;"	d
QTP_RXTC_ACT_AD	vrx320_dsl_address_define.h	2976;"	d
QTP_RXTC_ACT_AD_DEFAULT	vrx320_dsl_address_define.h	2979;"	d
QTP_RXTC_ACT_AD_FMASK	vrx320_dsl_address_define.h	2980;"	d
QTP_RXTC_ACT_AD_MASK	vrx320_dsl_address_define.h	2978;"	d
QTP_RXTC_ACT_AD_WMASK	vrx320_dsl_address_define.h	2977;"	d
QTP_RXTC_CTRL	vrx320_dsl_address_define.h	2966;"	d
QTP_RXTC_CTRL_DEFAULT	vrx320_dsl_address_define.h	2969;"	d
QTP_RXTC_CTRL_FMASK	vrx320_dsl_address_define.h	2970;"	d
QTP_RXTC_CTRL_MASK	vrx320_dsl_address_define.h	2968;"	d
QTP_RXTC_CTRL_WMASK	vrx320_dsl_address_define.h	2967;"	d
QTP_RXTC_TOT_AD	vrx320_dsl_address_define.h	2971;"	d
QTP_RXTC_TOT_AD_DEFAULT	vrx320_dsl_address_define.h	2974;"	d
QTP_RXTC_TOT_AD_FMASK	vrx320_dsl_address_define.h	2975;"	d
QTP_RXTC_TOT_AD_MASK	vrx320_dsl_address_define.h	2973;"	d
QTP_RXTC_TOT_AD_WMASK	vrx320_dsl_address_define.h	2972;"	d
QTP_RX_CTRL	vrx320_dsl_address_define.h	2961;"	d
QTP_RX_CTRL_DEFAULT	vrx320_dsl_address_define.h	2964;"	d
QTP_RX_CTRL_FMASK	vrx320_dsl_address_define.h	2965;"	d
QTP_RX_CTRL_MASK	vrx320_dsl_address_define.h	2963;"	d
QTP_RX_CTRL_WMASK	vrx320_dsl_address_define.h	2962;"	d
QTP_RX_PRBS	vrx320_dsl_address_define.h	2981;"	d
QTP_RX_PRBS_DEFAULT	vrx320_dsl_address_define.h	2984;"	d
QTP_RX_PRBS_FMASK	vrx320_dsl_address_define.h	2985;"	d
QTP_RX_PRBS_MASK	vrx320_dsl_address_define.h	2983;"	d
QTP_RX_PRBS_MISC	vrx320_dsl_address_define.h	2986;"	d
QTP_RX_PRBS_MISC_DEFAULT	vrx320_dsl_address_define.h	2989;"	d
QTP_RX_PRBS_MISC_FMASK	vrx320_dsl_address_define.h	2990;"	d
QTP_RX_PRBS_MISC_MASK	vrx320_dsl_address_define.h	2988;"	d
QTP_RX_PRBS_MISC_WMASK	vrx320_dsl_address_define.h	2987;"	d
QTP_RX_PRBS_OFFSET	vrx320_dsl_address_define.h	2996;"	d
QTP_RX_PRBS_OFFSET_DEFAULT	vrx320_dsl_address_define.h	2999;"	d
QTP_RX_PRBS_OFFSET_FMASK	vrx320_dsl_address_define.h	3000;"	d
QTP_RX_PRBS_OFFSET_MASK	vrx320_dsl_address_define.h	2998;"	d
QTP_RX_PRBS_OFFSET_WMASK	vrx320_dsl_address_define.h	2997;"	d
QTP_RX_PRBS_POLY	vrx320_dsl_address_define.h	2991;"	d
QTP_RX_PRBS_POLY_DEFAULT	vrx320_dsl_address_define.h	2994;"	d
QTP_RX_PRBS_POLY_FMASK	vrx320_dsl_address_define.h	2995;"	d
QTP_RX_PRBS_POLY_MASK	vrx320_dsl_address_define.h	2993;"	d
QTP_RX_PRBS_POLY_WMASK	vrx320_dsl_address_define.h	2992;"	d
QTP_RX_PRBS_WMASK	vrx320_dsl_address_define.h	2982;"	d
QTP_STATUS	vrx320_dsl_address_define.h	2869;"	d
QTP_STATUS_DEFAULT	vrx320_dsl_address_define.h	2872;"	d
QTP_STATUS_FMASK	vrx320_dsl_address_define.h	2873;"	d
QTP_STATUS_MASK	vrx320_dsl_address_define.h	2871;"	d
QTP_STATUS_WMASK	vrx320_dsl_address_define.h	2870;"	d
QTP_TXPRAM_REG	vrx320_dsl_address_define.h	2917;"	d
QTP_TXTC_ACT_AD	vrx320_dsl_address_define.h	2935;"	d
QTP_TXTC_ACT_AD_DEFAULT	vrx320_dsl_address_define.h	2938;"	d
QTP_TXTC_ACT_AD_FMASK	vrx320_dsl_address_define.h	2939;"	d
QTP_TXTC_ACT_AD_MASK	vrx320_dsl_address_define.h	2937;"	d
QTP_TXTC_ACT_AD_WMASK	vrx320_dsl_address_define.h	2936;"	d
QTP_TXTC_CTRL	vrx320_dsl_address_define.h	2925;"	d
QTP_TXTC_CTRL_DEFAULT	vrx320_dsl_address_define.h	2928;"	d
QTP_TXTC_CTRL_FMASK	vrx320_dsl_address_define.h	2929;"	d
QTP_TXTC_CTRL_MASK	vrx320_dsl_address_define.h	2927;"	d
QTP_TXTC_CTRL_WMASK	vrx320_dsl_address_define.h	2926;"	d
QTP_TXTC_TOT_AD	vrx320_dsl_address_define.h	2930;"	d
QTP_TXTC_TOT_AD_DEFAULT	vrx320_dsl_address_define.h	2933;"	d
QTP_TXTC_TOT_AD_FMASK	vrx320_dsl_address_define.h	2934;"	d
QTP_TXTC_TOT_AD_MASK	vrx320_dsl_address_define.h	2932;"	d
QTP_TXTC_TOT_AD_WMASK	vrx320_dsl_address_define.h	2931;"	d
QTP_TX_CTRL	vrx320_dsl_address_define.h	2920;"	d
QTP_TX_CTRL_DEFAULT	vrx320_dsl_address_define.h	2923;"	d
QTP_TX_CTRL_FMASK	vrx320_dsl_address_define.h	2924;"	d
QTP_TX_CTRL_MASK	vrx320_dsl_address_define.h	2922;"	d
QTP_TX_CTRL_WMASK	vrx320_dsl_address_define.h	2921;"	d
QTP_TX_PRBS	vrx320_dsl_address_define.h	2940;"	d
QTP_TX_PRBS_DATA0	vrx320_dsl_address_define.h	2874;"	d
QTP_TX_PRBS_DATA0_DEFAULT	vrx320_dsl_address_define.h	2877;"	d
QTP_TX_PRBS_DATA0_FMASK	vrx320_dsl_address_define.h	2878;"	d
QTP_TX_PRBS_DATA0_MASK	vrx320_dsl_address_define.h	2876;"	d
QTP_TX_PRBS_DATA0_WMASK	vrx320_dsl_address_define.h	2875;"	d
QTP_TX_PRBS_DATA1	vrx320_dsl_address_define.h	2879;"	d
QTP_TX_PRBS_DATA1_DEFAULT	vrx320_dsl_address_define.h	2882;"	d
QTP_TX_PRBS_DATA1_FMASK	vrx320_dsl_address_define.h	2883;"	d
QTP_TX_PRBS_DATA1_MASK	vrx320_dsl_address_define.h	2881;"	d
QTP_TX_PRBS_DATA1_WMASK	vrx320_dsl_address_define.h	2880;"	d
QTP_TX_PRBS_DATA2	vrx320_dsl_address_define.h	2884;"	d
QTP_TX_PRBS_DATA2_DEFAULT	vrx320_dsl_address_define.h	2887;"	d
QTP_TX_PRBS_DATA2_FMASK	vrx320_dsl_address_define.h	2888;"	d
QTP_TX_PRBS_DATA2_MASK	vrx320_dsl_address_define.h	2886;"	d
QTP_TX_PRBS_DATA2_WMASK	vrx320_dsl_address_define.h	2885;"	d
QTP_TX_PRBS_DATA3	vrx320_dsl_address_define.h	2889;"	d
QTP_TX_PRBS_DATA3_DEFAULT	vrx320_dsl_address_define.h	2892;"	d
QTP_TX_PRBS_DATA3_FMASK	vrx320_dsl_address_define.h	2893;"	d
QTP_TX_PRBS_DATA3_MASK	vrx320_dsl_address_define.h	2891;"	d
QTP_TX_PRBS_DATA3_WMASK	vrx320_dsl_address_define.h	2890;"	d
QTP_TX_PRBS_DATA4	vrx320_dsl_address_define.h	2894;"	d
QTP_TX_PRBS_DATA4_DEFAULT	vrx320_dsl_address_define.h	2897;"	d
QTP_TX_PRBS_DATA4_FMASK	vrx320_dsl_address_define.h	2898;"	d
QTP_TX_PRBS_DATA4_MASK	vrx320_dsl_address_define.h	2896;"	d
QTP_TX_PRBS_DATA4_WMASK	vrx320_dsl_address_define.h	2895;"	d
QTP_TX_PRBS_DATA5	vrx320_dsl_address_define.h	2899;"	d
QTP_TX_PRBS_DATA5_DEFAULT	vrx320_dsl_address_define.h	2902;"	d
QTP_TX_PRBS_DATA5_FMASK	vrx320_dsl_address_define.h	2903;"	d
QTP_TX_PRBS_DATA5_MASK	vrx320_dsl_address_define.h	2901;"	d
QTP_TX_PRBS_DATA5_WMASK	vrx320_dsl_address_define.h	2900;"	d
QTP_TX_PRBS_DATA6	vrx320_dsl_address_define.h	2904;"	d
QTP_TX_PRBS_DATA6_DEFAULT	vrx320_dsl_address_define.h	2907;"	d
QTP_TX_PRBS_DATA6_FMASK	vrx320_dsl_address_define.h	2908;"	d
QTP_TX_PRBS_DATA6_MASK	vrx320_dsl_address_define.h	2906;"	d
QTP_TX_PRBS_DATA6_WMASK	vrx320_dsl_address_define.h	2905;"	d
QTP_TX_PRBS_DATA7	vrx320_dsl_address_define.h	2909;"	d
QTP_TX_PRBS_DATA7_DEFAULT	vrx320_dsl_address_define.h	2912;"	d
QTP_TX_PRBS_DATA7_FMASK	vrx320_dsl_address_define.h	2913;"	d
QTP_TX_PRBS_DATA7_MASK	vrx320_dsl_address_define.h	2911;"	d
QTP_TX_PRBS_DATA7_WMASK	vrx320_dsl_address_define.h	2910;"	d
QTP_TX_PRBS_DEFAULT	vrx320_dsl_address_define.h	2943;"	d
QTP_TX_PRBS_FMASK	vrx320_dsl_address_define.h	2944;"	d
QTP_TX_PRBS_MASK	vrx320_dsl_address_define.h	2942;"	d
QTP_TX_PRBS_MISC	vrx320_dsl_address_define.h	2945;"	d
QTP_TX_PRBS_MISC_DEFAULT	vrx320_dsl_address_define.h	2948;"	d
QTP_TX_PRBS_MISC_FMASK	vrx320_dsl_address_define.h	2949;"	d
QTP_TX_PRBS_MISC_MASK	vrx320_dsl_address_define.h	2947;"	d
QTP_TX_PRBS_MISC_WMASK	vrx320_dsl_address_define.h	2946;"	d
QTP_TX_PRBS_POLY	vrx320_dsl_address_define.h	2950;"	d
QTP_TX_PRBS_POLY_DEFAULT	vrx320_dsl_address_define.h	2953;"	d
QTP_TX_PRBS_POLY_FMASK	vrx320_dsl_address_define.h	2954;"	d
QTP_TX_PRBS_POLY_MASK	vrx320_dsl_address_define.h	2952;"	d
QTP_TX_PRBS_POLY_WMASK	vrx320_dsl_address_define.h	2951;"	d
QTP_TX_PRBS_WMASK	vrx320_dsl_address_define.h	2941;"	d
QT_GLOBAL	vrx320_dsl_address_define.h	2313;"	d
QT_QRXPRAM_REG	vrx320_dsl_address_define.h	2610;"	d
QT_QTXPRAM_REG	vrx320_dsl_address_define.h	2354;"	d
RBA_CFG0	vrx320_atm_main.c	79;"	d	file:
RBA_CFG0	vrx320_ptm_main.c	126;"	d	file:
RBA_CFG1	vrx320_atm_main.c	80;"	d	file:
RBA_CFG1	vrx320_ptm_main.c	127;"	d	file:
RCA_CFG0	vrx320_atm_main.c	81;"	d	file:
RCA_CFG0	vrx320_ptm_main.c	128;"	d	file:
RCA_CFG1	vrx320_atm_main.c	82;"	d	file:
RCA_CFG1	vrx320_ptm_main.c	129;"	d	file:
RDES_CFG0	vrx320_atm_main.c	83;"	d	file:
RDES_CFG0	vrx320_ptm_main.c	130;"	d	file:
RDES_CFG1	vrx320_atm_main.c	84;"	d	file:
RDES_CFG1	vrx320_ptm_main.c	131;"	d	file:
READ_WRITE_SYNC	vrx320_ppe_fw_const.h	155;"	d
RECEIVE_IDLE_CELL_CNT	vrx320_ptm_datapath.c	83;"	d	file:
RECEIVE_IDLE_CELL_CNT	vrx320_ptm_main.c	214;"	d	file:
RECEIVE_NON_IDLE_CELL_CNT	vrx320_ptm_datapath.c	82;"	d	file:
RECEIVE_NON_IDLE_CELL_CNT	vrx320_ptm_main.c	213;"	d	file:
REG32	vrx320_dfe.c	14;"	d	file:
RFBI_CFG	vrx320_atm_main.c	78;"	d	file:
RFBI_CFG	vrx320_ptm_main.c	125;"	d	file:
RST_DBGR	vrx320_ptm_main.c	97;"	d	file:
RST_REQ	vrx320_atm_main.c	66;"	d	file:
RST_REQ	vrx320_ptm_main.c	95;"	d	file:
RST_STAT	vrx320_atm_main.c	67;"	d	file:
RST_STAT	vrx320_ptm_main.c	96;"	d	file:
RX_GAMMA_ITF_CFG	vrx320_ptm_main.c	84;"	d	file:
SAR_CRC_SIZE_CFG	vrx320_atm_main.c	178;"	d	file:
SAR_CRC_SIZE_CFG	vrx320_ptm_main.c	239;"	d	file:
SAR_MODE_CFG	vrx320_atm_main.c	168;"	d	file:
SAR_MODE_CFG	vrx320_ptm_main.c	229;"	d	file:
SAR_PDMA_RX_CMDBUF_CFG	vrx320_atm_main.c	199;"	d	file:
SAR_PDMA_RX_CMDBUF_CFG	vrx320_ptm_main.c	260;"	d	file:
SAR_PDMA_RX_CMDBUF_STATUS	vrx320_atm_main.c	203;"	d	file:
SAR_PDMA_RX_CMDBUF_STATUS	vrx320_ptm_main.c	264;"	d	file:
SAR_PDMA_RX_FW_CMDBUF_CFG	vrx320_atm_main.c	201;"	d	file:
SAR_PDMA_RX_FW_CMDBUF_CFG	vrx320_ptm_main.c	262;"	d	file:
SAR_PDMA_TX_CMDBUF_CFG	vrx320_atm_main.c	200;"	d	file:
SAR_PDMA_TX_CMDBUF_CFG	vrx320_ptm_main.c	261;"	d	file:
SAR_PDMA_TX_CMDBUF_STATUS	vrx320_atm_main.c	204;"	d	file:
SAR_PDMA_TX_CMDBUF_STATUS	vrx320_ptm_main.c	265;"	d	file:
SAR_PDMA_TX_FW_CMDBUF_CFG	vrx320_atm_main.c	202;"	d	file:
SAR_PDMA_TX_FW_CMDBUF_CFG	vrx320_ptm_main.c	263;"	d	file:
SAR_POLY_CFG_SET0	vrx320_atm_main.c	174;"	d	file:
SAR_POLY_CFG_SET0	vrx320_ptm_main.c	235;"	d	file:
SAR_POLY_CFG_SET1	vrx320_atm_main.c	175;"	d	file:
SAR_POLY_CFG_SET1	vrx320_ptm_main.c	236;"	d	file:
SAR_POLY_CFG_SET2	vrx320_atm_main.c	176;"	d	file:
SAR_POLY_CFG_SET2	vrx320_ptm_main.c	237;"	d	file:
SAR_POLY_CFG_SET3	vrx320_atm_main.c	177;"	d	file:
SAR_POLY_CFG_SET3	vrx320_ptm_main.c	238;"	d	file:
SAR_RX_CMD_CNT	vrx320_atm_main.c	169;"	d	file:
SAR_RX_CMD_CNT	vrx320_ptm_main.c	230;"	d	file:
SAR_RX_CTX_CFG	vrx320_atm_main.c	171;"	d	file:
SAR_RX_CTX_CFG	vrx320_ptm_main.c	232;"	d	file:
SAR_TX_CMD_CNT	vrx320_atm_main.c	170;"	d	file:
SAR_TX_CMD_CNT	vrx320_ptm_main.c	231;"	d	file:
SAR_TX_CMD_DONE_CNT	vrx320_atm_main.c	173;"	d	file:
SAR_TX_CMD_DONE_CNT	vrx320_ptm_main.c	234;"	d	file:
SAR_TX_CTX_CFG	vrx320_atm_main.c	172;"	d	file:
SAR_TX_CTX_CFG	vrx320_ptm_main.c	233;"	d	file:
SB_BUFFER	vrx320_common.h	126;"	d
SB_RAM0_ADDR	vrx320_common.h	105;"	d
SB_RAM0_DWLEN	vrx320_common.h	118;"	d
SB_RAM1_ADDR	vrx320_common.h	106;"	d
SB_RAM1_DWLEN	vrx320_common.h	119;"	d
SB_RAM2_ADDR	vrx320_common.h	107;"	d
SB_RAM2_DWLEN	vrx320_common.h	120;"	d
SB_RAM3_ADDR	vrx320_common.h	108;"	d
SB_RAM3_DWLEN	vrx320_common.h	121;"	d
SB_RAM4_ADDR	vrx320_common.h	109;"	d
SB_RAM4_DWLEN	vrx320_common.h	122;"	d
SB_RAM6_ADDR	vrx320_common.h	112;"	d
SB_RAM6_DWLEN	vrx320_common.h	123;"	d
SDRAM_BASE	vrx320_dsl_address_define.h	160;"	d
SDRAM_SIZE	vrx320_dsl_address_define.h	161;"	d
SET_BITS	ppa_atm_datapath.h	133;"	d
SFSM_CBA	vrx320_ptm_main.c	374;"	d	file:
SFSM_CBA0	vrx320_atm_main.c	89;"	d	file:
SFSM_CBA0	vrx320_ptm_main.c	136;"	d	file:
SFSM_CBA1	vrx320_atm_main.c	90;"	d	file:
SFSM_CBA1	vrx320_ptm_main.c	137;"	d	file:
SFSM_CFG	vrx320_ptm_main.c	372;"	d	file:
SFSM_CFG0	vrx320_atm_main.c	91;"	d	file:
SFSM_CFG0	vrx320_ptm_main.c	138;"	d	file:
SFSM_CFG1	vrx320_atm_main.c	92;"	d	file:
SFSM_CFG1	vrx320_ptm_main.c	139;"	d	file:
SFSM_DBA	vrx320_ptm_main.c	373;"	d	file:
SFSM_DBA0	vrx320_atm_main.c	87;"	d	file:
SFSM_DBA0	vrx320_ptm_main.c	134;"	d	file:
SFSM_DBA1	vrx320_atm_main.c	88;"	d	file:
SFSM_DBA1	vrx320_ptm_main.c	135;"	d	file:
SFSM_PGCNT0	vrx320_atm_main.c	93;"	d	file:
SFSM_PGCNT0	vrx320_ptm_main.c	140;"	d	file:
SFSM_PGCNT1	vrx320_atm_main.c	94;"	d	file:
SFSM_PGCNT1	vrx320_ptm_main.c	141;"	d	file:
SFSM_STATE0	vrx320_atm_main.c	85;"	d	file:
SFSM_STATE0	vrx320_ptm_main.c	132;"	d	file:
SFSM_STATE1	vrx320_atm_main.c	86;"	d	file:
SFSM_STATE1	vrx320_ptm_main.c	133;"	d	file:
SFSM_cba	vrx320_ppe_ptm_tc_ds.h	/^struct SFSM_cba {$/;"	s
SFSM_cfg	vrx320_ppe_ptm_tc_ds.h	/^struct SFSM_cfg {$/;"	s
SFSM_dba	vrx320_ppe_ptm_tc_ds.h	/^struct SFSM_dba {$/;"	s
SHAPING_CFG	vrx320_ptm_qos.c	53;"	d	file:
SHAPING_WFQ_CFG	vrx320_ptm_qos.c	60;"	d	file:
SIZE_OF_DES_SYNC_CFG_CTXT	vrx320_ppe_fw_const.h	66;"	d
SIZE_OF_EDMA_CH_CTXT	vrx320_ppe_fw_const.h	67;"	d
SIZE_OF_EDMA_COPY_CH_CFG	vrx320_ppe_fw_const.h	68;"	d
SIZE_OF_EDMA_LLE	vrx320_ppe_fw_const.h	64;"	d
SIZE_OF_EDMA_LLE_EXT	vrx320_ppe_fw_const.h	65;"	d
SKB_RESERVE_LENGTH	vrx320_ppe_atm_init.c	61;"	d	file:
SKB_RESERVE_LENGTH	vrx320_ppe_atm_init.c	63;"	d	file:
SKB_RESERVE_LENGTH	vrx320_ppe_ptm_init.c	47;"	d	file:
SKB_RESERVE_LENGTH	vrx320_ppe_ptm_init.c	49;"	d	file:
SOC_ACCESS_VRX218_ADDR	vrx320_common.h	136;"	d
SOC_ACCESS_VRX218_CFG_SPACE	vrx320_common.h	138;"	d
SOC_ACCESS_VRX218_SB	vrx320_common.h	137;"	d
SOC_ATM_DS_DES_NUM	vrx320_common.h	156;"	d
SOC_ATM_DS_DES_NUM_MAX	vrx320_common.h	157;"	d
SOC_BOND_DS_DES_SYNC_BUF	vrx320_ppe_ptm_init.c	41;"	d	file:
SOC_BOND_US_DES_SYNC_BUF_GIF4	vrx320_ppe_ptm_init.c	40;"	d	file:
SOC_DS_DES_BASE	vrx320_common.h	153;"	d
SOC_DS_DES_BASE_VIRT	vrx320_common.h	154;"	d
SOC_DS_DES_NUM	vrx320_common.h	155;"	d
SOC_DS_DES_NUM	vrx320_ptm_main.c	3673;"	d	file:
SOC_DS_DES_NUM_MAX	vrx320_ptm_main.c	3674;"	d	file:
SOC_DS_OAM_DES_BASE	vrx320_common.h	158;"	d
SOC_DS_OAM_DES_BASE_VIRT	vrx320_common.h	159;"	d
SOC_DS_OAM_DES_NUM	vrx320_common.h	160;"	d
SOC_DS_OAM_DES_NUM	vrx320_ptm_main.c	3675;"	d	file:
SOC_DS_OAM_DES_NUM_MAX	vrx320_common.h	161;"	d
SOC_DS_OAM_DES_NUM_MAX	vrx320_ptm_main.c	3676;"	d	file:
SOC_US_CPUPATH_DES_BASE	vrx320_common.h	149;"	d
SOC_US_CPUPATH_DES_BASE_VIRT	vrx320_common.h	150;"	d
SOC_US_CPUPATH_DES_NUM	vrx320_atm_main.c	2007;"	d	file:
SOC_US_CPUPATH_DES_NUM	vrx320_common.h	151;"	d
SOC_US_CPUPATH_DES_NUM	vrx320_ptm_main.c	3670;"	d	file:
SOC_US_CPUPATH_DES_NUM_MAX	vrx320_atm_main.c	2008;"	d	file:
SOC_US_CPUPATH_DES_NUM_MAX	vrx320_ptm_main.c	3671;"	d	file:
SOC_US_FASTPATH_DES_BASE	vrx320_common.h	145;"	d
SOC_US_FASTPATH_DES_BASE_VIRT	vrx320_common.h	146;"	d
SOC_US_FASTPATH_DES_NUM	vrx320_atm_main.c	2003;"	d	file:
SOC_US_FASTPATH_DES_NUM	vrx320_common.h	147;"	d
SOC_US_FASTPATH_DES_NUM	vrx320_ptm_main.c	3667;"	d	file:
SOC_US_FASTPATH_DES_NUM_MAX	vrx320_atm_main.c	2004;"	d	file:
SOC_US_FASTPATH_DES_NUM_MAX	vrx320_ptm_main.c	3668;"	d	file:
STD_DES_CFG	vrx320_ptm_main.c	83;"	d	file:
SYNC_RD_CMD_DONE	vrx320_ppe_fw_const.h	45;"	d
SYNC_RD_CMD_ISSUED	vrx320_ppe_fw_const.h	44;"	d
SYNC_RD_CMD_READY	vrx320_ppe_fw_const.h	43;"	d
SYNC_RD_IDLE	vrx320_ppe_fw_const.h	42;"	d
SYNC_WR_CMD_DONE	vrx320_ppe_fw_const.h	52;"	d
SYNC_WR_CMD_DW0_ISSUED	vrx320_ppe_fw_const.h	51;"	d
SYNC_WR_CMD_DW1_ISSUED	vrx320_ppe_fw_const.h	50;"	d
SYNC_WR_CMD_READY	vrx320_ppe_fw_const.h	49;"	d
SYNC_WR_IDLE	vrx320_ppe_fw_const.h	48;"	d
S_44K_OWN_DSL	vrx320_ppe_fw_const.h	146;"	d
S_44K_OWN_PPE	vrx320_ppe_fw_const.h	147;"	d
S_JTAG	vrx320_dsl_address_define.h	212;"	d
S_MEI	vrx320_dsl_address_define.h	213;"	d
T	vrx320_ptm_qos.c	/^    uint32_t T; \/\/Time ticks$/;"	m	struct:bitrate_2_t_kbps	file:
TEST_MODE	vrx320_ppe_atm_init.c	202;"	d	file:
TEST_MODE	vrx320_ppe_ptm_init.c	173;"	d	file:
THISMODULE	Makefile	/^  THISMODULE=$(PWD)$/;"	m
TIMER_SYNC_END_STATE	vrx320_e1_addr_def.h	870;"	d
TOPDIR	Makefile	/^  export TOPDIR:=$(shell echo $(PWD)\/..\/..\/..\/*\/qsdk)$/;"	m
TRANSMIT_CELL_CNT	vrx320_ptm_datapath.c	84;"	d	file:
TRANSMIT_CELL_CNT	vrx320_ptm_main.c	215;"	d	file:
TX_CTRL_K_TABLE	vrx320_ppe_atm_init.c	201;"	d	file:
TX_CTRL_K_TABLE	vrx320_ppe_ptm_init.c	172;"	d	file:
TX_QOS_WFQ_RELOAD_MAP	vrx320_ptm_qos.c	55;"	d	file:
UPDATE_VCC_STAT	vrx320_atm_datapath.c	89;"	d	file:
UPDATE_VCC_STAT	vrx320_atm_datapath.c	91;"	d	file:
UPSTREAM	vrx320_ppe_fw_const.h	158;"	d
US_BOND_GIF_MIB	vrx320_ptm_main.c	222;"	d	file:
US_DES_SYNC_READ_GUARD	vrx320_ppe_fw_const.h	18;"	d
US_DES_SYNC_READ_GUARD	vrx320_ppe_fw_const.h	24;"	d
US_READ_WRITE_SYNC	vrx320_ppe_fw_const.h	38;"	d
US_SEG_GUARD_DIST	vrx320_ppe_fw_const.h	131;"	d
US_TO_NS	vrx320_ptm_datapath.c	263;"	d	file:
VFDF_GLOBAL	vrx320_dsl_address_define.h	3094;"	d
VRX218_A1_DRIVER	vrx320_ppe_atm_init.c	46;"	d	file:
VRX218_ACCESS_SOC_ADDR	vrx320_common.h	141;"	d
VRX218_ACCESS_VRX218_SB	vrx320_common.h	140;"	d
VRX218_Bonding_const_h__	vrx320_ppe_fw_const.h	2;"	d
VRX218_DMA_CBA	vrx320_regs.h	14;"	d
VRX218_DMA_CCTRL	vrx320_regs.h	13;"	d
VRX218_DMA_CDLEN	vrx320_regs.h	15;"	d
VRX218_DMA_CDPTNRD	vrx320_regs.h	18;"	d
VRX218_DMA_CIE	vrx320_regs.h	17;"	d
VRX218_DMA_CIS	vrx320_regs.h	16;"	d
VRX218_DMA_CPOLL	vrx320_regs.h	11;"	d
VRX218_DMA_CS	vrx320_regs.h	12;"	d
VRX218_DMA_CTRL	vrx320_regs.h	10;"	d
VRX218_DMA_PCTRL	vrx320_regs.h	20;"	d
VRX218_DMA_PS	vrx320_regs.h	19;"	d
VRX218_DMA_RX_CHAN_NO	vrx320_atm_datapath.c	969;"	d	file:
VRX218_DSL_MEI_BASE	vrx320_ptm_main.c	102;"	d	file:
VRX218_DSL_MEI_REG	vrx320_ptm_main.c	105;"	d	file:
VRX218_DSP_MGMT_REG	vrx320_ptm_main.c	104;"	d	file:
VRX218_DSP_MGMT_REG_BASE	vrx320_ptm_main.c	103;"	d	file:
VRX218_DS_BONDING_MASTER	vrx320_ppe_ptm_tc_ds.h	5;"	d
VRX218_GIF_NUM	vrx320_atm_main.c	312;"	d	file:
VRX218_GIF_NUM	vrx320_ptm_main.c	379;"	d	file:
VRX218_MEI_DBG_DECODE	vrx320_ptm_main.c	108;"	d	file:
VRX218_MEI_DBG_MASTER	vrx320_ptm_main.c	106;"	d	file:
VRX218_MEI_DBG_PORT_SEL	vrx320_ptm_main.c	107;"	d	file:
VRX218_MEI_XMEM_BAR	vrx320_ptm_main.c	109;"	d	file:
VRX218_PMU_PWDCR	vrx320_dfe.h	45;"	d
VRX218_PMU_PWDCR	vrx320_regs.h	7;"	d
VRX218_PMU_SR	vrx320_dfe.h	46;"	d
VRX218_PMU_SR	vrx320_regs.h	8;"	d
VRX218_QOSQ_NUM	vrx320_atm_main.c	311;"	d	file:
VRX218_QOSQ_NUM	vrx320_ptm_main.c	378;"	d	file:
VRX218_RCU_DBGR	vrx320_dfe.h	47;"	d
VRX218_RST_REQ	vrx320_dfe.h	42;"	d
VRX218_RST_REQ	vrx320_regs.h	5;"	d
VRX218_RST_STAT	vrx320_dfe.h	44;"	d
VRX218_RST_STAT	vrx320_regs.h	6;"	d
VRX218_SYN_DESC_PPE_BASE	vrx320_atm_main.c	1998;"	d	file:
VRX218_SYN_DESC_PPE_BASE	vrx320_ptm_main.c	3663;"	d	file:
VRX218_US_BONDING_MASTER	vrx320_ppe_ptm_tc_ds.h	4;"	d
VRX320_VIRT_BASE1_PHY	vrx320_common.h	381;"	d
VRX320_VIRT_BASE1_VIRT	vrx320_common.h	382;"	d
VRX_CDM_CODE_MEMORY	vrx_ppe.h	12;"	d
VRX_CDM_DATA_MEMORY	vrx_ppe.h	13;"	d
VRX_PPE0_BP_CTRL	vrx_ppe.h	18;"	d
VRX_PPE0_BP_REASON	vrx_ppe.h	19;"	d
VRX_PPE0_BP_TRIGGER	vrx_ppe.h	20;"	d
VRX_PPE0_CPU_CTRL_CMD	vrx_ppe.h	16;"	d
VRX_PPE0_CPU_CTRL_OPT	vrx_ppe.h	17;"	d
VRX_PPE0_CPU_STATUS	vrx_ppe.h	21;"	d
VRX_PPE0_GPR	vrx_ppe.h	22;"	d
VRX_PPE_0_CDM	vrx_ppe.h	8;"	d
VRX_PPE_1_CDM	vrx_ppe.h	9;"	d
VRX_PPE_BASE	vrx_ppe.h	7;"	d
VRX_PPE_BMC_CFG0	vrx_ppe.h	105;"	d
VRX_PPE_BMC_CFG1	vrx_ppe.h	108;"	d
VRX_PPE_BMC_CMD0	vrx_ppe.h	114;"	d
VRX_PPE_BMC_CMD1	vrx_ppe.h	113;"	d
VRX_PPE_BMC_CMD2	vrx_ppe.h	112;"	d
VRX_PPE_BMC_CMD3	vrx_ppe.h	111;"	d
VRX_PPE_BMC_CRC0	vrx_ppe.h	107;"	d
VRX_PPE_BMC_CRC1	vrx_ppe.h	110;"	d
VRX_PPE_BMC_POLY0	vrx_ppe.h	106;"	d
VRX_PPE_BMC_POLY1	vrx_ppe.h	109;"	d
VRX_PPE_BRKSW_CFG	vrx_ppe.h	31;"	d
VRX_PPE_CDM_CFG	vrx_ppe.h	33;"	d
VRX_PPE_DREG_AR_AIIDLE_CNT0	vrx_ppe.h	249;"	d
VRX_PPE_DREG_AR_AIIDLE_CNT1	vrx_ppe.h	250;"	d
VRX_PPE_DREG_AR_BE_CNT0	vrx_ppe.h	251;"	d
VRX_PPE_DREG_AR_BE_CNT1	vrx_ppe.h	252;"	d
VRX_PPE_DREG_AR_CB_CFG0	vrx_ppe.h	227;"	d
VRX_PPE_DREG_AR_CB_CFG1	vrx_ppe.h	228;"	d
VRX_PPE_DREG_AR_CD_CNT0	vrx_ppe.h	255;"	d
VRX_PPE_DREG_AR_CD_CNT1	vrx_ppe.h	256;"	d
VRX_PPE_DREG_AR_CELL0	vrx_ppe.h	245;"	d
VRX_PPE_DREG_AR_CELL1	vrx_ppe.h	246;"	d
VRX_PPE_DREG_AR_CERRNP_CNT0	vrx_ppe.h	269;"	d
VRX_PPE_DREG_AR_CERRNP_CNT1	vrx_ppe.h	270;"	d
VRX_PPE_DREG_AR_CERRN_CNT0	vrx_ppe.h	267;"	d
VRX_PPE_DREG_AR_CERRN_CNT1	vrx_ppe.h	268;"	d
VRX_PPE_DREG_AR_CFG0	vrx_ppe.h	241;"	d
VRX_PPE_DREG_AR_CFG1	vrx_ppe.h	242;"	d
VRX_PPE_DREG_AR_CTRL	vrx_ppe.h	226;"	d
VRX_PPE_DREG_AR_CVNP_CNT0	vrx_ppe.h	273;"	d
VRX_PPE_DREG_AR_CVNP_CNT1	vrx_ppe.h	274;"	d
VRX_PPE_DREG_AR_CVN_CNT0	vrx_ppe.h	271;"	d
VRX_PPE_DREG_AR_CVN_CNT1	vrx_ppe.h	272;"	d
VRX_PPE_DREG_AR_DELIN0	vrx_ppe.h	259;"	d
VRX_PPE_DREG_AR_DELIN1	vrx_ppe.h	260;"	d
VRX_PPE_DREG_AR_HEC_CNT0	vrx_ppe.h	253;"	d
VRX_PPE_DREG_AR_HEC_CNT1	vrx_ppe.h	254;"	d
VRX_PPE_DREG_AR_IDLE0	vrx_ppe.h	257;"	d
VRX_PPE_DREG_AR_IDLE1	vrx_ppe.h	258;"	d
VRX_PPE_DREG_AR_IDLE_CNT0	vrx_ppe.h	247;"	d
VRX_PPE_DREG_AR_IDLE_CNT1	vrx_ppe.h	248;"	d
VRX_PPE_DREG_AR_OVDROP_CNT0	vrx_ppe.h	265;"	d
VRX_PPE_DREG_AR_OVDROP_CNT1	vrx_ppe.h	266;"	d
VRX_PPE_DREG_AR_STAT0	vrx_ppe.h	243;"	d
VRX_PPE_DREG_AR_STAT1	vrx_ppe.h	244;"	d
VRX_PPE_DREG_AT_CB_CFG0	vrx_ppe.h	224;"	d
VRX_PPE_DREG_AT_CB_CFG1	vrx_ppe.h	225;"	d
VRX_PPE_DREG_AT_CELL0	vrx_ppe.h	235;"	d
VRX_PPE_DREG_AT_CELL1	vrx_ppe.h	236;"	d
VRX_PPE_DREG_AT_CFG0	vrx_ppe.h	231;"	d
VRX_PPE_DREG_AT_CFG1	vrx_ppe.h	232;"	d
VRX_PPE_DREG_AT_CTRL	vrx_ppe.h	223;"	d
VRX_PPE_DREG_AT_FB_SIZE0	vrx_ppe.h	233;"	d
VRX_PPE_DREG_AT_FB_SIZE1	vrx_ppe.h	234;"	d
VRX_PPE_DREG_AT_IDLE0	vrx_ppe.h	239;"	d
VRX_PPE_DREG_AT_IDLE1	vrx_ppe.h	240;"	d
VRX_PPE_DREG_AT_IDLE_CNT0	vrx_ppe.h	237;"	d
VRX_PPE_DREG_AT_IDLE_CNT1	vrx_ppe.h	238;"	d
VRX_PPE_DREG_A_CFG	vrx_ppe.h	222;"	d
VRX_PPE_DREG_A_STATUS	vrx_ppe.h	230;"	d
VRX_PPE_DREG_A_UTPCFG	vrx_ppe.h	229;"	d
VRX_PPE_DREG_A_VERSION	vrx_ppe.h	221;"	d
VRX_PPE_DREG_B0_LADR	vrx_ppe.h	275;"	d
VRX_PPE_DREG_B1_LADR	vrx_ppe.h	276;"	d
VRX_PPE_DREG_MB0_P2D_IER	vrx_ppe.h	198;"	d
VRX_PPE_DREG_MB0_P2D_ISR	vrx_ppe.h	197;"	d
VRX_PPE_DREG_MB0_P2D_ISRC	vrx_ppe.h	196;"	d
VRX_PPE_DREG_MB0_P2D_ISRS	vrx_ppe.h	195;"	d
VRX_PPE_DREG_MB1_P2D_IER	vrx_ppe.h	202;"	d
VRX_PPE_DREG_MB1_P2D_ISR	vrx_ppe.h	201;"	d
VRX_PPE_DREG_MB1_P2D_ISRC	vrx_ppe.h	200;"	d
VRX_PPE_DREG_MB1_P2D_ISRS	vrx_ppe.h	199;"	d
VRX_PPE_DREG_MB2_D2P_IER	vrx_ppe.h	206;"	d
VRX_PPE_DREG_MB2_D2P_ISR	vrx_ppe.h	205;"	d
VRX_PPE_DREG_MB2_D2P_ISRC	vrx_ppe.h	204;"	d
VRX_PPE_DREG_MB2_D2P_ISRS	vrx_ppe.h	203;"	d
VRX_PPE_DREG_MB3_D2P_IER	vrx_ppe.h	210;"	d
VRX_PPE_DREG_MB3_D2P_ISR	vrx_ppe.h	209;"	d
VRX_PPE_DREG_MB3_D2P_ISRC	vrx_ppe.h	208;"	d
VRX_PPE_DREG_MB3_D2P_ISRS	vrx_ppe.h	207;"	d
VRX_PPE_DREG_MISC_RAM0	vrx_ppe.h	163;"	d
VRX_PPE_DREG_MISC_RAM1	vrx_ppe.h	164;"	d
VRX_PPE_DREG_MISC_RAM10	vrx_ppe.h	173;"	d
VRX_PPE_DREG_MISC_RAM11	vrx_ppe.h	174;"	d
VRX_PPE_DREG_MISC_RAM12	vrx_ppe.h	175;"	d
VRX_PPE_DREG_MISC_RAM13	vrx_ppe.h	176;"	d
VRX_PPE_DREG_MISC_RAM14	vrx_ppe.h	177;"	d
VRX_PPE_DREG_MISC_RAM15	vrx_ppe.h	178;"	d
VRX_PPE_DREG_MISC_RAM16	vrx_ppe.h	179;"	d
VRX_PPE_DREG_MISC_RAM17	vrx_ppe.h	180;"	d
VRX_PPE_DREG_MISC_RAM18	vrx_ppe.h	181;"	d
VRX_PPE_DREG_MISC_RAM19	vrx_ppe.h	182;"	d
VRX_PPE_DREG_MISC_RAM2	vrx_ppe.h	165;"	d
VRX_PPE_DREG_MISC_RAM20	vrx_ppe.h	183;"	d
VRX_PPE_DREG_MISC_RAM21	vrx_ppe.h	184;"	d
VRX_PPE_DREG_MISC_RAM22	vrx_ppe.h	185;"	d
VRX_PPE_DREG_MISC_RAM23	vrx_ppe.h	186;"	d
VRX_PPE_DREG_MISC_RAM24	vrx_ppe.h	187;"	d
VRX_PPE_DREG_MISC_RAM25	vrx_ppe.h	188;"	d
VRX_PPE_DREG_MISC_RAM26	vrx_ppe.h	189;"	d
VRX_PPE_DREG_MISC_RAM27	vrx_ppe.h	190;"	d
VRX_PPE_DREG_MISC_RAM28	vrx_ppe.h	191;"	d
VRX_PPE_DREG_MISC_RAM29	vrx_ppe.h	192;"	d
VRX_PPE_DREG_MISC_RAM3	vrx_ppe.h	166;"	d
VRX_PPE_DREG_MISC_RAM30	vrx_ppe.h	193;"	d
VRX_PPE_DREG_MISC_RAM31	vrx_ppe.h	194;"	d
VRX_PPE_DREG_MISC_RAM4	vrx_ppe.h	167;"	d
VRX_PPE_DREG_MISC_RAM5	vrx_ppe.h	168;"	d
VRX_PPE_DREG_MISC_RAM6	vrx_ppe.h	169;"	d
VRX_PPE_DREG_MISC_RAM7	vrx_ppe.h	170;"	d
VRX_PPE_DREG_MISC_RAM8	vrx_ppe.h	171;"	d
VRX_PPE_DREG_MISC_RAM9	vrx_ppe.h	172;"	d
VRX_PPE_DREG_RESV0	vrx_ppe.h	261;"	d
VRX_PPE_DREG_RESV1	vrx_ppe.h	262;"	d
VRX_PPE_DREG_RX_MIB_CMD0	vrx_ppe.h	263;"	d
VRX_PPE_DREG_RX_MIB_CMD1	vrx_ppe.h	264;"	d
VRX_PPE_EMA_CFG	vrx_ppe.h	160;"	d
VRX_PPE_EMA_CMDCFG	vrx_ppe.h	154;"	d
VRX_PPE_EMA_CMDCNT	vrx_ppe.h	156;"	d
VRX_PPE_EMA_DATACFG	vrx_ppe.h	155;"	d
VRX_PPE_EMA_DATACNT	vrx_ppe.h	157;"	d
VRX_PPE_EMA_IER	vrx_ppe.h	159;"	d
VRX_PPE_EMA_ISR	vrx_ppe.h	158;"	d
VRX_PPE_EMA_SUBID	vrx_ppe.h	161;"	d
VRX_PPE_FFSM_CFG0	vrx_ppe.h	98;"	d
VRX_PPE_FFSM_CFG1	vrx_ppe.h	99;"	d
VRX_PPE_FFSM_DBA0	vrx_ppe.h	96;"	d
VRX_PPE_FFSM_DBA1	vrx_ppe.h	97;"	d
VRX_PPE_FFSM_IDLE_HEAD_BC0	vrx_ppe.h	100;"	d
VRX_PPE_FFSM_IDLE_HEAD_BC1	vrx_ppe.h	101;"	d
VRX_PPE_FFSM_PGCNT0	vrx_ppe.h	102;"	d
VRX_PPE_FFSM_PGCNT1	vrx_ppe.h	103;"	d
VRX_PPE_FREEZE	vrx_ppe.h	24;"	d
VRX_PPE_MBOX_BINSEM0	vrx_ppe.h	62;"	d
VRX_PPE_MBOX_BINSEM1	vrx_ppe.h	63;"	d
VRX_PPE_MBOX_BINSEM2	vrx_ppe.h	64;"	d
VRX_PPE_MBOX_BINSEM3	vrx_ppe.h	65;"	d
VRX_PPE_MBOX_IGU0_IER	vrx_ppe.h	37;"	d
VRX_PPE_MBOX_IGU0_ISR	vrx_ppe.h	36;"	d
VRX_PPE_MBOX_IGU0_ISRC	vrx_ppe.h	35;"	d
VRX_PPE_MBOX_IGU0_ISRS	vrx_ppe.h	34;"	d
VRX_PPE_MBOX_IGU1_IER	vrx_ppe.h	41;"	d
VRX_PPE_MBOX_IGU1_ISR	vrx_ppe.h	40;"	d
VRX_PPE_MBOX_IGU1_ISRC	vrx_ppe.h	39;"	d
VRX_PPE_MBOX_IGU1_ISRS	vrx_ppe.h	38;"	d
VRX_PPE_MBOX_IGU2_IER	vrx_ppe.h	45;"	d
VRX_PPE_MBOX_IGU2_ISR	vrx_ppe.h	44;"	d
VRX_PPE_MBOX_IGU2_ISRC	vrx_ppe.h	43;"	d
VRX_PPE_MBOX_IGU2_ISRS	vrx_ppe.h	42;"	d
VRX_PPE_MBOX_IGU3_IER	vrx_ppe.h	49;"	d
VRX_PPE_MBOX_IGU3_ISR	vrx_ppe.h	48;"	d
VRX_PPE_MBOX_IGU3_ISRC	vrx_ppe.h	47;"	d
VRX_PPE_MBOX_IGU3_ISRS	vrx_ppe.h	46;"	d
VRX_PPE_MBOX_IGU4_IER	vrx_ppe.h	53;"	d
VRX_PPE_MBOX_IGU4_ISR	vrx_ppe.h	52;"	d
VRX_PPE_MBOX_IGU4_ISRC	vrx_ppe.h	51;"	d
VRX_PPE_MBOX_IGU4_ISRS	vrx_ppe.h	50;"	d
VRX_PPE_MBOX_IGU5_IER	vrx_ppe.h	57;"	d
VRX_PPE_MBOX_IGU5_ISR	vrx_ppe.h	56;"	d
VRX_PPE_MBOX_IGU5_ISRC	vrx_ppe.h	55;"	d
VRX_PPE_MBOX_IGU5_ISRS	vrx_ppe.h	54;"	d
VRX_PPE_MBOX_IGU6_IER	vrx_ppe.h	61;"	d
VRX_PPE_MBOX_IGU6_ISR	vrx_ppe.h	60;"	d
VRX_PPE_MBOX_IGU6_ISRC	vrx_ppe.h	59;"	d
VRX_PPE_MBOX_IGU6_ISRS	vrx_ppe.h	58;"	d
VRX_PPE_PDMA_BAR0	vrx_ppe.h	152;"	d
VRX_PPE_PDMA_BAR1	vrx_ppe.h	153;"	d
VRX_PPE_PDMA_CFG	vrx_ppe.h	139;"	d
VRX_PPE_PDMA_IER	vrx_ppe.h	150;"	d
VRX_PPE_PDMA_INT_FIFO_RD	vrx_ppe.h	148;"	d
VRX_PPE_PDMA_ISR	vrx_ppe.h	149;"	d
VRX_PPE_PDMA_RX_CMDCNT	vrx_ppe.h	140;"	d
VRX_PPE_PDMA_RX_CTX_CFG	vrx_ppe.h	144;"	d
VRX_PPE_PDMA_RX_DELAY_CFG	vrx_ppe.h	147;"	d
VRX_PPE_PDMA_RX_FWDATACNT	vrx_ppe.h	142;"	d
VRX_PPE_PDMA_RX_MAX_LEN_REG	vrx_ppe.h	146;"	d
VRX_PPE_PDMA_SUBID	vrx_ppe.h	151;"	d
VRX_PPE_PDMA_TX_CMDCNT	vrx_ppe.h	141;"	d
VRX_PPE_PDMA_TX_CTX_CFG	vrx_ppe.h	145;"	d
VRX_PPE_PDMA_TX_FWDATACNT	vrx_ppe.h	143;"	d
VRX_PPE_PP32_0_CFG	vrx_ppe.h	26;"	d
VRX_PPE_PP32_0_SLEEP	vrx_ppe.h	28;"	d
VRX_PPE_PP32_1_CFG	vrx_ppe.h	27;"	d
VRX_PPE_PP32_1_SLEEP	vrx_ppe.h	29;"	d
VRX_PPE_PWR_CTRL	vrx_ppe.h	30;"	d
VRX_PPE_QSB_CFG_REG	vrx_ppe.h	284;"	d
VRX_PPE_QSB_EMIT0	vrx_ppe.h	219;"	d
VRX_PPE_QSB_EMIT1	vrx_ppe.h	220;"	d
VRX_PPE_QSB_ICDV_REG	vrx_ppe.h	282;"	d
VRX_PPE_QSB_IMR_REG	vrx_ppe.h	289;"	d
VRX_PPE_QSB_ISTAT_REG	vrx_ppe.h	288;"	d
VRX_PPE_QSB_RAMAC_REG	vrx_ppe.h	287;"	d
VRX_PPE_QSB_RELOG	vrx_ppe.h	218;"	d
VRX_PPE_QSB_RTD_REG	vrx_ppe.h	286;"	d
VRX_PPE_QSB_RTM_REG	vrx_ppe.h	285;"	d
VRX_PPE_QSB_SBL_REG	vrx_ppe.h	283;"	d
VRX_PPE_QSB_SCR_REG	vrx_ppe.h	290;"	d
VRX_PPE_RBA_CFG0	vrx_ppe.h	76;"	d
VRX_PPE_RBA_CFG1	vrx_ppe.h	77;"	d
VRX_PPE_RCA_CFG0	vrx_ppe.h	78;"	d
VRX_PPE_RCA_CFG1	vrx_ppe.h	79;"	d
VRX_PPE_RDES_CFG0	vrx_ppe.h	80;"	d
VRX_PPE_RDES_CFG1	vrx_ppe.h	81;"	d
VRX_PPE_REG_BASE	vrx_ppe.h	10;"	d
VRX_PPE_RFBI_CFG	vrx_ppe.h	75;"	d
VRX_PPE_SAR_CRC_SIZE_CFG	vrx_ppe.h	127;"	d
VRX_PPE_SAR_IER	vrx_ppe.h	122;"	d
VRX_PPE_SAR_ISR	vrx_ppe.h	121;"	d
VRX_PPE_SAR_MODE_CFG	vrx_ppe.h	115;"	d
VRX_PPE_SAR_PDMA_RX_CMDBUF_CFG	vrx_ppe.h	211;"	d
VRX_PPE_SAR_PDMA_RX_CMDBUF_STATUS	vrx_ppe.h	215;"	d
VRX_PPE_SAR_PDMA_RX_FW_CMDBUF_CFG	vrx_ppe.h	213;"	d
VRX_PPE_SAR_PDMA_TX_CMDBUF_CFG	vrx_ppe.h	212;"	d
VRX_PPE_SAR_PDMA_TX_CMDBUF_STATUS	vrx_ppe.h	216;"	d
VRX_PPE_SAR_PDMA_TX_FW_CMDBUF_CFG	vrx_ppe.h	214;"	d
VRX_PPE_SAR_POLY_CFG_SET0	vrx_ppe.h	123;"	d
VRX_PPE_SAR_POLY_CFG_SET1	vrx_ppe.h	124;"	d
VRX_PPE_SAR_POLY_CFG_SET2	vrx_ppe.h	125;"	d
VRX_PPE_SAR_POLY_CFG_SET3	vrx_ppe.h	126;"	d
VRX_PPE_SAR_RX_CMDCNT	vrx_ppe.h	116;"	d
VRX_PPE_SAR_RX_CTX_CFG	vrx_ppe.h	118;"	d
VRX_PPE_SAR_TX_CMDCNT	vrx_ppe.h	117;"	d
VRX_PPE_SAR_TX_CMD_DONE_CNT	vrx_ppe.h	120;"	d
VRX_PPE_SAR_TX_CTX_CFG	vrx_ppe.h	119;"	d
VRX_PPE_SB_MST_PRI0	vrx_ppe.h	67;"	d
VRX_PPE_SB_MST_PRI1	vrx_ppe.h	68;"	d
VRX_PPE_SB_MST_PRI2	vrx_ppe.h	69;"	d
VRX_PPE_SB_MST_PRI3	vrx_ppe.h	70;"	d
VRX_PPE_SB_MST_PRI4	vrx_ppe.h	71;"	d
VRX_PPE_SB_MST_PRI5	vrx_ppe.h	72;"	d
VRX_PPE_SB_MST_PRI6	vrx_ppe.h	73;"	d
VRX_PPE_SB_MST_SEL	vrx_ppe.h	74;"	d
VRX_PPE_SFSM_CBA0	vrx_ppe.h	87;"	d
VRX_PPE_SFSM_CBA1	vrx_ppe.h	88;"	d
VRX_PPE_SFSM_CFG0	vrx_ppe.h	89;"	d
VRX_PPE_SFSM_CFG1	vrx_ppe.h	90;"	d
VRX_PPE_SFSM_DBA0	vrx_ppe.h	85;"	d
VRX_PPE_SFSM_DBA1	vrx_ppe.h	86;"	d
VRX_PPE_SFSM_PEND_PGCNT0	vrx_ppe.h	93;"	d
VRX_PPE_SFSM_PEND_PGCNT1	vrx_ppe.h	94;"	d
VRX_PPE_SFSM_PGCNT0	vrx_ppe.h	91;"	d
VRX_PPE_SFSM_PGCNT1	vrx_ppe.h	92;"	d
VRX_PPE_SFSM_STATE0	vrx_ppe.h	83;"	d
VRX_PPE_SFSM_STATE1	vrx_ppe.h	84;"	d
VRX_PPE_SLL_CMD0	vrx_ppe.h	130;"	d
VRX_PPE_SLL_CMD1	vrx_ppe.h	129;"	d
VRX_PPE_SLL_KEY0	vrx_ppe.h	131;"	d
VRX_PPE_SLL_KEY1	vrx_ppe.h	132;"	d
VRX_PPE_SLL_KEY2	vrx_ppe.h	133;"	d
VRX_PPE_SLL_KEY3	vrx_ppe.h	134;"	d
VRX_PPE_SLL_KEY4	vrx_ppe.h	135;"	d
VRX_PPE_SLL_KEY5	vrx_ppe.h	136;"	d
VRX_PPE_SLL_RESULT	vrx_ppe.h	137;"	d
VRX_PPE_SRST	vrx_ppe.h	25;"	d
VRX_PPE_TC_RX_EFM_MIB_CMD0	vrx_ppe.h	279;"	d
VRX_PPE_TC_RX_EFM_MIB_CMD1	vrx_ppe.h	280;"	d
VRX_PPE_TC_RX_MIB_CMD0	vrx_ppe.h	277;"	d
VRX_PPE_TC_RX_MIB_CMD1	vrx_ppe.h	278;"	d
VRX_SB_MEMORY	vrx_ppe.h	14;"	d
V_ADAPT_CTRL	vrx320_dsl_address_define.h	3157;"	d
V_ADAPT_CTRL_DEFAULT	vrx320_dsl_address_define.h	3160;"	d
V_ADAPT_CTRL_FMASK	vrx320_dsl_address_define.h	3161;"	d
V_ADAPT_CTRL_MASK	vrx320_dsl_address_define.h	3159;"	d
V_ADAPT_CTRL_WMASK	vrx320_dsl_address_define.h	3158;"	d
V_ADC_ADJUST	vrx320_dsl_address_define.h	3182;"	d
V_ADC_ADJUST_DEFAULT	vrx320_dsl_address_define.h	3185;"	d
V_ADC_ADJUST_FMASK	vrx320_dsl_address_define.h	3186;"	d
V_ADC_ADJUST_MASK	vrx320_dsl_address_define.h	3184;"	d
V_ADC_ADJUST_WMASK	vrx320_dsl_address_define.h	3183;"	d
V_AFE_SERIAL_ADDR	vrx320_dsl_address_define.h	3292;"	d
V_AFE_SERIAL_ADDR_DEFAULT	vrx320_dsl_address_define.h	3295;"	d
V_AFE_SERIAL_ADDR_FMASK	vrx320_dsl_address_define.h	3296;"	d
V_AFE_SERIAL_ADDR_MASK	vrx320_dsl_address_define.h	3294;"	d
V_AFE_SERIAL_ADDR_WMASK	vrx320_dsl_address_define.h	3293;"	d
V_AFE_SERIAL_CFG	vrx320_dsl_address_define.h	3287;"	d
V_AFE_SERIAL_CFG_DEFAULT	vrx320_dsl_address_define.h	3290;"	d
V_AFE_SERIAL_CFG_FMASK	vrx320_dsl_address_define.h	3291;"	d
V_AFE_SERIAL_CFG_MASK	vrx320_dsl_address_define.h	3289;"	d
V_AFE_SERIAL_CFG_WMASK	vrx320_dsl_address_define.h	3288;"	d
V_AFE_SERIAL_RDATA	vrx320_dsl_address_define.h	3302;"	d
V_AFE_SERIAL_RDATA_DEFAULT	vrx320_dsl_address_define.h	3305;"	d
V_AFE_SERIAL_RDATA_FMASK	vrx320_dsl_address_define.h	3306;"	d
V_AFE_SERIAL_RDATA_MASK	vrx320_dsl_address_define.h	3304;"	d
V_AFE_SERIAL_RDATA_WMASK	vrx320_dsl_address_define.h	3303;"	d
V_AFE_SERIAL_WDATA	vrx320_dsl_address_define.h	3297;"	d
V_AFE_SERIAL_WDATA_DEFAULT	vrx320_dsl_address_define.h	3300;"	d
V_AFE_SERIAL_WDATA_FMASK	vrx320_dsl_address_define.h	3301;"	d
V_AFE_SERIAL_WDATA_MASK	vrx320_dsl_address_define.h	3299;"	d
V_AFE_SERIAL_WDATA_WMASK	vrx320_dsl_address_define.h	3298;"	d
V_BLOCK_RSTN	vrx320_dsl_address_define.h	3102;"	d
V_BLOCK_RSTN_DEFAULT	vrx320_dsl_address_define.h	3105;"	d
V_BLOCK_RSTN_FMASK	vrx320_dsl_address_define.h	3106;"	d
V_BLOCK_RSTN_MASK	vrx320_dsl_address_define.h	3104;"	d
V_BLOCK_RSTN_WMASK	vrx320_dsl_address_define.h	3103;"	d
V_CONTROL	vrx320_dsl_address_define.h	3097;"	d
V_CONTROL_DEFAULT	vrx320_dsl_address_define.h	3100;"	d
V_CONTROL_FMASK	vrx320_dsl_address_define.h	3101;"	d
V_CONTROL_MASK	vrx320_dsl_address_define.h	3099;"	d
V_CONTROL_WMASK	vrx320_dsl_address_define.h	3098;"	d
V_DECIM_CFG	vrx320_dsl_address_define.h	3137;"	d
V_DECIM_CFG_DEFAULT	vrx320_dsl_address_define.h	3140;"	d
V_DECIM_CFG_FMASK	vrx320_dsl_address_define.h	3141;"	d
V_DECIM_CFG_MASK	vrx320_dsl_address_define.h	3139;"	d
V_DECIM_CFG_WMASK	vrx320_dsl_address_define.h	3138;"	d
V_DEC_CAPTURE	vrx320_dsl_address_define.h	3152;"	d
V_DEC_CAPTURE_DEFAULT	vrx320_dsl_address_define.h	3155;"	d
V_DEC_CAPTURE_FMASK	vrx320_dsl_address_define.h	3156;"	d
V_DEC_CAPTURE_MASK	vrx320_dsl_address_define.h	3154;"	d
V_DEC_CAPTURE_WMASK	vrx320_dsl_address_define.h	3153;"	d
V_DEC_CFG	vrx320_dsl_address_define.h	3142;"	d
V_DEC_CFG_DEFAULT	vrx320_dsl_address_define.h	3145;"	d
V_DEC_CFG_FMASK	vrx320_dsl_address_define.h	3146;"	d
V_DEC_CFG_MASK	vrx320_dsl_address_define.h	3144;"	d
V_DEC_CFG_WMASK	vrx320_dsl_address_define.h	3143;"	d
V_FRAME_SKEW	vrx320_dsl_address_define.h	3187;"	d
V_FRAME_SKEW_DEFAULT	vrx320_dsl_address_define.h	3190;"	d
V_FRAME_SKEW_FMASK	vrx320_dsl_address_define.h	3191;"	d
V_FRAME_SKEW_MASK	vrx320_dsl_address_define.h	3189;"	d
V_FRAME_SKEW_WMASK	vrx320_dsl_address_define.h	3188;"	d
V_FSOFFSET_ER	vrx320_dsl_address_define.h	3227;"	d
V_FSOFFSET_ER_DEFAULT	vrx320_dsl_address_define.h	3230;"	d
V_FSOFFSET_ER_FMASK	vrx320_dsl_address_define.h	3231;"	d
V_FSOFFSET_ER_MASK	vrx320_dsl_address_define.h	3229;"	d
V_FSOFFSET_ER_WMASK	vrx320_dsl_address_define.h	3228;"	d
V_FSOFFSET_IN	vrx320_dsl_address_define.h	3222;"	d
V_FSOFFSET_IN_DEFAULT	vrx320_dsl_address_define.h	3225;"	d
V_FSOFFSET_IN_FMASK	vrx320_dsl_address_define.h	3226;"	d
V_FSOFFSET_IN_MASK	vrx320_dsl_address_define.h	3224;"	d
V_FSOFFSET_IN_WMASK	vrx320_dsl_address_define.h	3223;"	d
V_HBFILT_CFG	vrx320_dsl_address_define.h	3282;"	d
V_HBFILT_CFG_DEFAULT	vrx320_dsl_address_define.h	3285;"	d
V_HBFILT_CFG_FMASK	vrx320_dsl_address_define.h	3286;"	d
V_HBFILT_CFG_MASK	vrx320_dsl_address_define.h	3284;"	d
V_HBFILT_CFG_WMASK	vrx320_dsl_address_define.h	3283;"	d
V_INTERP_CFG	vrx320_dsl_address_define.h	3132;"	d
V_INTERP_CFG_DEFAULT	vrx320_dsl_address_define.h	3135;"	d
V_INTERP_CFG_FMASK	vrx320_dsl_address_define.h	3136;"	d
V_INTERP_CFG_MASK	vrx320_dsl_address_define.h	3134;"	d
V_INTERP_CFG_WMASK	vrx320_dsl_address_define.h	3133;"	d
V_OVERFLOW	vrx320_dsl_address_define.h	3107;"	d
V_OVERFLOW_DEFAULT	vrx320_dsl_address_define.h	3110;"	d
V_OVERFLOW_FMASK	vrx320_dsl_address_define.h	3111;"	d
V_OVERFLOW_MASK	vrx320_dsl_address_define.h	3109;"	d
V_OVERFLOW_WMASK	vrx320_dsl_address_define.h	3108;"	d
V_RXIIR1_CFG	vrx320_dsl_address_define.h	3122;"	d
V_RXIIR1_CFG_DEFAULT	vrx320_dsl_address_define.h	3125;"	d
V_RXIIR1_CFG_FMASK	vrx320_dsl_address_define.h	3126;"	d
V_RXIIR1_CFG_MASK	vrx320_dsl_address_define.h	3124;"	d
V_RXIIR1_CFG_WMASK	vrx320_dsl_address_define.h	3123;"	d
V_RXIIR2_CFG	vrx320_dsl_address_define.h	3127;"	d
V_RXIIR2_CFG_DEFAULT	vrx320_dsl_address_define.h	3130;"	d
V_RXIIR2_CFG_FMASK	vrx320_dsl_address_define.h	3131;"	d
V_RXIIR2_CFG_MASK	vrx320_dsl_address_define.h	3129;"	d
V_RXIIR2_CFG_WMASK	vrx320_dsl_address_define.h	3128;"	d
V_RX_AVARGAIN	vrx320_dsl_address_define.h	3177;"	d
V_RX_AVARGAIN_DEFAULT	vrx320_dsl_address_define.h	3180;"	d
V_RX_AVARGAIN_FMASK	vrx320_dsl_address_define.h	3181;"	d
V_RX_AVARGAIN_MASK	vrx320_dsl_address_define.h	3179;"	d
V_RX_AVARGAIN_WMASK	vrx320_dsl_address_define.h	3178;"	d
V_RX_EXTEN	vrx320_dsl_address_define.h	3232;"	d
V_RX_EXTEN_A	vrx320_dsl_address_define.h	3237;"	d
V_RX_EXTEN_A_DEFAULT	vrx320_dsl_address_define.h	3240;"	d
V_RX_EXTEN_A_FMASK	vrx320_dsl_address_define.h	3241;"	d
V_RX_EXTEN_A_MASK	vrx320_dsl_address_define.h	3239;"	d
V_RX_EXTEN_A_WMASK	vrx320_dsl_address_define.h	3238;"	d
V_RX_EXTEN_DEFAULT	vrx320_dsl_address_define.h	3235;"	d
V_RX_EXTEN_FMASK	vrx320_dsl_address_define.h	3236;"	d
V_RX_EXTEN_MASK	vrx320_dsl_address_define.h	3234;"	d
V_RX_EXTEN_WMASK	vrx320_dsl_address_define.h	3233;"	d
V_RX_FSIZE	vrx320_dsl_address_define.h	3252;"	d
V_RX_FSIZE_A	vrx320_dsl_address_define.h	3257;"	d
V_RX_FSIZE_A_DEFAULT	vrx320_dsl_address_define.h	3260;"	d
V_RX_FSIZE_A_FMASK	vrx320_dsl_address_define.h	3261;"	d
V_RX_FSIZE_A_MASK	vrx320_dsl_address_define.h	3259;"	d
V_RX_FSIZE_A_WMASK	vrx320_dsl_address_define.h	3258;"	d
V_RX_FSIZE_DEFAULT	vrx320_dsl_address_define.h	3255;"	d
V_RX_FSIZE_FMASK	vrx320_dsl_address_define.h	3256;"	d
V_RX_FSIZE_MASK	vrx320_dsl_address_define.h	3254;"	d
V_RX_FSIZE_WMASK	vrx320_dsl_address_define.h	3253;"	d
V_RX_VARGAIN	vrx320_dsl_address_define.h	3172;"	d
V_RX_VARGAIN_DEFAULT	vrx320_dsl_address_define.h	3175;"	d
V_RX_VARGAIN_FMASK	vrx320_dsl_address_define.h	3176;"	d
V_RX_VARGAIN_MASK	vrx320_dsl_address_define.h	3174;"	d
V_RX_VARGAIN_WMASK	vrx320_dsl_address_define.h	3173;"	d
V_RX_WSIZE	vrx320_dsl_address_define.h	3242;"	d
V_RX_WSIZE_A	vrx320_dsl_address_define.h	3247;"	d
V_RX_WSIZE_A_DEFAULT	vrx320_dsl_address_define.h	3250;"	d
V_RX_WSIZE_A_FMASK	vrx320_dsl_address_define.h	3251;"	d
V_RX_WSIZE_A_MASK	vrx320_dsl_address_define.h	3249;"	d
V_RX_WSIZE_A_WMASK	vrx320_dsl_address_define.h	3248;"	d
V_RX_WSIZE_DEFAULT	vrx320_dsl_address_define.h	3245;"	d
V_RX_WSIZE_FMASK	vrx320_dsl_address_define.h	3246;"	d
V_RX_WSIZE_MASK	vrx320_dsl_address_define.h	3244;"	d
V_RX_WSIZE_WMASK	vrx320_dsl_address_define.h	3243;"	d
V_SERDES_XBAR	vrx320_dsl_address_define.h	3262;"	d
V_SERDES_XBAR_DEFAULT	vrx320_dsl_address_define.h	3265;"	d
V_SERDES_XBAR_FMASK	vrx320_dsl_address_define.h	3266;"	d
V_SERDES_XBAR_MASK	vrx320_dsl_address_define.h	3264;"	d
V_SERDES_XBAR_WMASK	vrx320_dsl_address_define.h	3263;"	d
V_SRCCTL	vrx320_dsl_address_define.h	3272;"	d
V_SRCCTL_DEFAULT	vrx320_dsl_address_define.h	3275;"	d
V_SRCCTL_FMASK	vrx320_dsl_address_define.h	3276;"	d
V_SRCCTL_MASK	vrx320_dsl_address_define.h	3274;"	d
V_SRCCTL_WMASK	vrx320_dsl_address_define.h	3273;"	d
V_SRCFR	vrx320_dsl_address_define.h	3267;"	d
V_SRCFR_DEFAULT	vrx320_dsl_address_define.h	3270;"	d
V_SRCFR_FMASK	vrx320_dsl_address_define.h	3271;"	d
V_SRCFR_MASK	vrx320_dsl_address_define.h	3269;"	d
V_SRCFR_WMASK	vrx320_dsl_address_define.h	3268;"	d
V_SRC_CFG	vrx320_dsl_address_define.h	3277;"	d
V_SRC_CFG_DEFAULT	vrx320_dsl_address_define.h	3280;"	d
V_SRC_CFG_FMASK	vrx320_dsl_address_define.h	3281;"	d
V_SRC_CFG_MASK	vrx320_dsl_address_define.h	3279;"	d
V_SRC_CFG_WMASK	vrx320_dsl_address_define.h	3278;"	d
V_TDQ_CFG	vrx320_dsl_address_define.h	3147;"	d
V_TDQ_CFG_DEFAULT	vrx320_dsl_address_define.h	3150;"	d
V_TDQ_CFG_FMASK	vrx320_dsl_address_define.h	3151;"	d
V_TDQ_CFG_MASK	vrx320_dsl_address_define.h	3149;"	d
V_TDQ_CFG_WMASK	vrx320_dsl_address_define.h	3148;"	d
V_TXIIR1_CFG	vrx320_dsl_address_define.h	3112;"	d
V_TXIIR1_CFG_DEFAULT	vrx320_dsl_address_define.h	3115;"	d
V_TXIIR1_CFG_FMASK	vrx320_dsl_address_define.h	3116;"	d
V_TXIIR1_CFG_MASK	vrx320_dsl_address_define.h	3114;"	d
V_TXIIR1_CFG_WMASK	vrx320_dsl_address_define.h	3113;"	d
V_TXIIR2_CFG	vrx320_dsl_address_define.h	3117;"	d
V_TXIIR2_CFG_DEFAULT	vrx320_dsl_address_define.h	3120;"	d
V_TXIIR2_CFG_FMASK	vrx320_dsl_address_define.h	3121;"	d
V_TXIIR2_CFG_MASK	vrx320_dsl_address_define.h	3119;"	d
V_TXIIR2_CFG_WMASK	vrx320_dsl_address_define.h	3118;"	d
V_TX_AVARGAIN	vrx320_dsl_address_define.h	3167;"	d
V_TX_AVARGAIN_DEFAULT	vrx320_dsl_address_define.h	3170;"	d
V_TX_AVARGAIN_FMASK	vrx320_dsl_address_define.h	3171;"	d
V_TX_AVARGAIN_MASK	vrx320_dsl_address_define.h	3169;"	d
V_TX_AVARGAIN_WMASK	vrx320_dsl_address_define.h	3168;"	d
V_TX_BETA	vrx320_dsl_address_define.h	3202;"	d
V_TX_BETA_A	vrx320_dsl_address_define.h	3207;"	d
V_TX_BETA_A_DEFAULT	vrx320_dsl_address_define.h	3210;"	d
V_TX_BETA_A_FMASK	vrx320_dsl_address_define.h	3211;"	d
V_TX_BETA_A_MASK	vrx320_dsl_address_define.h	3209;"	d
V_TX_BETA_A_WMASK	vrx320_dsl_address_define.h	3208;"	d
V_TX_BETA_DEFAULT	vrx320_dsl_address_define.h	3205;"	d
V_TX_BETA_FMASK	vrx320_dsl_address_define.h	3206;"	d
V_TX_BETA_MASK	vrx320_dsl_address_define.h	3204;"	d
V_TX_BETA_WMASK	vrx320_dsl_address_define.h	3203;"	d
V_TX_EXTEN	vrx320_dsl_address_define.h	3192;"	d
V_TX_EXTEN_A	vrx320_dsl_address_define.h	3197;"	d
V_TX_EXTEN_A_DEFAULT	vrx320_dsl_address_define.h	3200;"	d
V_TX_EXTEN_A_FMASK	vrx320_dsl_address_define.h	3201;"	d
V_TX_EXTEN_A_MASK	vrx320_dsl_address_define.h	3199;"	d
V_TX_EXTEN_A_WMASK	vrx320_dsl_address_define.h	3198;"	d
V_TX_EXTEN_DEFAULT	vrx320_dsl_address_define.h	3195;"	d
V_TX_EXTEN_FMASK	vrx320_dsl_address_define.h	3196;"	d
V_TX_EXTEN_MASK	vrx320_dsl_address_define.h	3194;"	d
V_TX_EXTEN_WMASK	vrx320_dsl_address_define.h	3193;"	d
V_TX_FSIZE	vrx320_dsl_address_define.h	3212;"	d
V_TX_FSIZE_A	vrx320_dsl_address_define.h	3217;"	d
V_TX_FSIZE_A_DEFAULT	vrx320_dsl_address_define.h	3220;"	d
V_TX_FSIZE_A_FMASK	vrx320_dsl_address_define.h	3221;"	d
V_TX_FSIZE_A_MASK	vrx320_dsl_address_define.h	3219;"	d
V_TX_FSIZE_A_WMASK	vrx320_dsl_address_define.h	3218;"	d
V_TX_FSIZE_DEFAULT	vrx320_dsl_address_define.h	3215;"	d
V_TX_FSIZE_FMASK	vrx320_dsl_address_define.h	3216;"	d
V_TX_FSIZE_MASK	vrx320_dsl_address_define.h	3214;"	d
V_TX_FSIZE_WMASK	vrx320_dsl_address_define.h	3213;"	d
V_TX_VARGAIN	vrx320_dsl_address_define.h	3162;"	d
V_TX_VARGAIN_DEFAULT	vrx320_dsl_address_define.h	3165;"	d
V_TX_VARGAIN_FMASK	vrx320_dsl_address_define.h	3166;"	d
V_TX_VARGAIN_MASK	vrx320_dsl_address_define.h	3164;"	d
V_TX_VARGAIN_WMASK	vrx320_dsl_address_define.h	3163;"	d
WAN_QOS_MIB_TABLE	vrx320_ptm_main.c	218;"	d	file:
WAN_RX_MIB_TABLE	vrx320_ptm_main.c	217;"	d	file:
WAN_TX_GIF_CFG	vrx320_ptm_main.c	219;"	d	file:
WAN_TX_MIB_TABLE	vrx320_ptm_qos.c	67;"	d	file:
WFQ_CFG	vrx320_ptm_qos.c	54;"	d	file:
WRAPROUND_32BITS	vrx320_api_qos.h	40;"	d
WRITE_READ_SYNC	vrx320_ppe_fw_const.h	156;"	d
WRX_QUEUE_CONFIG	vrx320_atm_datapath.c	104;"	d	file:
WRX_QUEUE_CONFIG	vrx320_atm_main.c	48;"	d	file:
WTX_EG_Q_PORT_SHAPING_CFG	vrx320_ptm_qos.c	61;"	d	file:
WTX_EG_Q_SHAPING_CFG	vrx320_ptm_qos.c	63;"	d	file:
WTX_PTM_EG_Q_PORT_SHAPING_CFG	vrx320_ptm_qos.c	62;"	d	file:
WTX_QOS_Q_DESC_CFG	vrx320_ptm_qos.c	59;"	d	file:
WTX_QUEUE_CONFIG	vrx320_atm_datapath.c	105;"	d	file:
WTX_QUEUE_CONFIG	vrx320_atm_main.c	49;"	d	file:
XPCI_DES_READ_NUM	vrx320_ppe_fw_const.h	121;"	d
XPCI_DES_RW_CMD_DONE	vrx320_ppe_fw_const.h	136;"	d
XPCI_DES_RW_CMD_INCMDBUF	vrx320_ppe_fw_const.h	135;"	d
XPCI_DES_RW_CMD_READY	vrx320_ppe_fw_const.h	134;"	d
XPCI_DES_RW_NONE	vrx320_ppe_fw_const.h	133;"	d
XPCI_DES_RW_WINDOW_SIZE	vrx320_ppe_fw_const.h	126;"	d
XPCI_DES_WRITE_GUARD_DIST	vrx320_ppe_fw_const.h	127;"	d
XPCI_DES_WRITE_MAX_NUM	vrx320_ppe_fw_const.h	122;"	d
XRAM_BASE	vrx320_dsl_address_define.h	152;"	d
XRAM_SIZE	vrx320_dsl_address_define.h	153;"	d
YRAM_BASE	vrx320_dsl_address_define.h	154;"	d
YRAM_SIZE	vrx320_dsl_address_define.h	155;"	d
ZIR_DL_REL0	vrx320_dsl_address_define.h	1669;"	d
ZIR_DL_REL0_DEFAULT	vrx320_dsl_address_define.h	1672;"	d
ZIR_DL_REL0_FMASK	vrx320_dsl_address_define.h	1673;"	d
ZIR_DL_REL0_MASK	vrx320_dsl_address_define.h	1671;"	d
ZIR_DL_REL0_WMASK	vrx320_dsl_address_define.h	1670;"	d
ZIR_DMETRIC0	vrx320_dsl_address_define.h	1679;"	d
ZIR_DMETRIC0_DEFAULT	vrx320_dsl_address_define.h	1682;"	d
ZIR_DMETRIC0_FMASK	vrx320_dsl_address_define.h	1683;"	d
ZIR_DMETRIC0_MASK	vrx320_dsl_address_define.h	1681;"	d
ZIR_DMETRIC0_WMASK	vrx320_dsl_address_define.h	1680;"	d
ZIR_DMETRIC_CTRL	vrx320_dsl_address_define.h	1684;"	d
ZIR_DMETRIC_CTRL_DEFAULT	vrx320_dsl_address_define.h	1687;"	d
ZIR_DMETRIC_CTRL_FMASK	vrx320_dsl_address_define.h	1688;"	d
ZIR_DMETRIC_CTRL_MASK	vrx320_dsl_address_define.h	1686;"	d
ZIR_DMETRIC_CTRL_WMASK	vrx320_dsl_address_define.h	1685;"	d
ZIR_LPBITS	vrx320_dsl_address_define.h	1689;"	d
ZIR_LPBITS_DEFAULT	vrx320_dsl_address_define.h	1692;"	d
ZIR_LPBITS_FMASK	vrx320_dsl_address_define.h	1693;"	d
ZIR_LPBITS_MASK	vrx320_dsl_address_define.h	1691;"	d
ZIR_LPBITS_WMASK	vrx320_dsl_address_define.h	1690;"	d
ZIR_NL_REL0	vrx320_dsl_address_define.h	1674;"	d
ZIR_NL_REL0_DEFAULT	vrx320_dsl_address_define.h	1677;"	d
ZIR_NL_REL0_FMASK	vrx320_dsl_address_define.h	1678;"	d
ZIR_NL_REL0_MASK	vrx320_dsl_address_define.h	1676;"	d
ZIR_NL_REL0_WMASK	vrx320_dsl_address_define.h	1675;"	d
ZR_CODEWORD	vrx320_dsl_address_define.h	1424;"	d
ZR_CODEWORD_DEFAULT	vrx320_dsl_address_define.h	1427;"	d
ZR_CODEWORD_FMASK	vrx320_dsl_address_define.h	1428;"	d
ZR_CODEWORD_MASK	vrx320_dsl_address_define.h	1426;"	d
ZR_CODEWORD_WMASK	vrx320_dsl_address_define.h	1425;"	d
ZR_CONFIG	vrx320_dsl_address_define.h	2079;"	d
ZR_CONFIG_DEFAULT	vrx320_dsl_address_define.h	2082;"	d
ZR_CONFIG_FMASK	vrx320_dsl_address_define.h	2083;"	d
ZR_CONFIG_MASK	vrx320_dsl_address_define.h	2081;"	d
ZR_CONFIG_WMASK	vrx320_dsl_address_define.h	2080;"	d
ZR_CRC0	vrx320_dsl_address_define.h	1454;"	d
ZR_CRC0_DEFAULT	vrx320_dsl_address_define.h	1457;"	d
ZR_CRC0_FMASK	vrx320_dsl_address_define.h	1458;"	d
ZR_CRC0_MASK	vrx320_dsl_address_define.h	1456;"	d
ZR_CRC0_WMASK	vrx320_dsl_address_define.h	1455;"	d
ZR_CRC1	vrx320_dsl_address_define.h	1469;"	d
ZR_CRC1_DEFAULT	vrx320_dsl_address_define.h	1472;"	d
ZR_CRC1_FMASK	vrx320_dsl_address_define.h	1473;"	d
ZR_CRC1_MASK	vrx320_dsl_address_define.h	1471;"	d
ZR_CRC1_WMASK	vrx320_dsl_address_define.h	1470;"	d
ZR_CRC_CTRL0	vrx320_dsl_address_define.h	1464;"	d
ZR_CRC_CTRL0_DEFAULT	vrx320_dsl_address_define.h	1467;"	d
ZR_CRC_CTRL0_FMASK	vrx320_dsl_address_define.h	1468;"	d
ZR_CRC_CTRL0_MASK	vrx320_dsl_address_define.h	1466;"	d
ZR_CRC_CTRL0_WMASK	vrx320_dsl_address_define.h	1465;"	d
ZR_CRC_CTRL1	vrx320_dsl_address_define.h	1479;"	d
ZR_CRC_CTRL1_DEFAULT	vrx320_dsl_address_define.h	1482;"	d
ZR_CRC_CTRL1_FMASK	vrx320_dsl_address_define.h	1483;"	d
ZR_CRC_CTRL1_MASK	vrx320_dsl_address_define.h	1481;"	d
ZR_CRC_CTRL1_WMASK	vrx320_dsl_address_define.h	1480;"	d
ZR_CRC_POLY0	vrx320_dsl_address_define.h	1459;"	d
ZR_CRC_POLY0_DEFAULT	vrx320_dsl_address_define.h	1462;"	d
ZR_CRC_POLY0_FMASK	vrx320_dsl_address_define.h	1463;"	d
ZR_CRC_POLY0_MASK	vrx320_dsl_address_define.h	1461;"	d
ZR_CRC_POLY0_WMASK	vrx320_dsl_address_define.h	1460;"	d
ZR_CRC_POLY1	vrx320_dsl_address_define.h	1474;"	d
ZR_CRC_POLY1_DEFAULT	vrx320_dsl_address_define.h	1477;"	d
ZR_CRC_POLY1_FMASK	vrx320_dsl_address_define.h	1478;"	d
ZR_CRC_POLY1_MASK	vrx320_dsl_address_define.h	1476;"	d
ZR_CRC_POLY1_WMASK	vrx320_dsl_address_define.h	1475;"	d
ZR_CW_COUNT	vrx320_dsl_address_define.h	1694;"	d
ZR_CW_COUNT_DEFAULT	vrx320_dsl_address_define.h	1697;"	d
ZR_CW_COUNT_FMASK	vrx320_dsl_address_define.h	1698;"	d
ZR_CW_COUNT_MASK	vrx320_dsl_address_define.h	1696;"	d
ZR_CW_COUNT_WMASK	vrx320_dsl_address_define.h	1695;"	d
ZR_DEPTH	vrx320_dsl_address_define.h	1594;"	d
ZR_DEPTH_DEFAULT	vrx320_dsl_address_define.h	1597;"	d
ZR_DEPTH_FMASK	vrx320_dsl_address_define.h	1598;"	d
ZR_DEPTH_MASK	vrx320_dsl_address_define.h	1596;"	d
ZR_DEPTH_WMASK	vrx320_dsl_address_define.h	1595;"	d
ZR_DTB_CTRL	vrx320_dsl_address_define.h	1504;"	d
ZR_DTB_CTRL_DEFAULT	vrx320_dsl_address_define.h	1507;"	d
ZR_DTB_CTRL_FMASK	vrx320_dsl_address_define.h	1508;"	d
ZR_DTB_CTRL_MASK	vrx320_dsl_address_define.h	1506;"	d
ZR_DTB_CTRL_WMASK	vrx320_dsl_address_define.h	1505;"	d
ZR_DTB_OFFSET	vrx320_dsl_address_define.h	2119;"	d
ZR_DTB_OFFSET_DEFAULT	vrx320_dsl_address_define.h	2122;"	d
ZR_DTB_OFFSET_FMASK	vrx320_dsl_address_define.h	2123;"	d
ZR_DTB_OFFSET_MASK	vrx320_dsl_address_define.h	2121;"	d
ZR_DTB_OFFSET_WMASK	vrx320_dsl_address_define.h	2120;"	d
ZR_DTB_PTRS	vrx320_dsl_address_define.h	1509;"	d
ZR_DTB_PTRS_DEFAULT	vrx320_dsl_address_define.h	1512;"	d
ZR_DTB_PTRS_FMASK	vrx320_dsl_address_define.h	1513;"	d
ZR_DTB_PTRS_MASK	vrx320_dsl_address_define.h	1511;"	d
ZR_DTB_PTRS_WMASK	vrx320_dsl_address_define.h	1510;"	d
ZR_DT_SIZE	vrx320_dsl_address_define.h	2089;"	d
ZR_DT_SIZE_DEFAULT	vrx320_dsl_address_define.h	2092;"	d
ZR_DT_SIZE_FMASK	vrx320_dsl_address_define.h	2093;"	d
ZR_DT_SIZE_MASK	vrx320_dsl_address_define.h	2091;"	d
ZR_DT_SIZE_WMASK	vrx320_dsl_address_define.h	2090;"	d
ZR_FEC_CNT	vrx320_dsl_address_define.h	1699;"	d
ZR_FEC_CNT_DEFAULT	vrx320_dsl_address_define.h	1702;"	d
ZR_FEC_CNT_FMASK	vrx320_dsl_address_define.h	1703;"	d
ZR_FEC_CNT_MASK	vrx320_dsl_address_define.h	1701;"	d
ZR_FEC_CNT_WMASK	vrx320_dsl_address_define.h	1700;"	d
ZR_FIFO_ACCESS	vrx320_dsl_address_define.h	2074;"	d
ZR_FIFO_ACCESS_DEFAULT	vrx320_dsl_address_define.h	2077;"	d
ZR_FIFO_ACCESS_FMASK	vrx320_dsl_address_define.h	2078;"	d
ZR_FIFO_ACCESS_MASK	vrx320_dsl_address_define.h	2076;"	d
ZR_FIFO_ACCESS_WMASK	vrx320_dsl_address_define.h	2075;"	d
ZR_FIFO_BASE0	vrx320_dsl_address_define.h	1534;"	d
ZR_FIFO_BASE0_DEFAULT	vrx320_dsl_address_define.h	1537;"	d
ZR_FIFO_BASE0_FMASK	vrx320_dsl_address_define.h	1538;"	d
ZR_FIFO_BASE0_MASK	vrx320_dsl_address_define.h	1536;"	d
ZR_FIFO_BASE0_WMASK	vrx320_dsl_address_define.h	1535;"	d
ZR_FIFO_BASE1	vrx320_dsl_address_define.h	1549;"	d
ZR_FIFO_BASE1_DEFAULT	vrx320_dsl_address_define.h	1552;"	d
ZR_FIFO_BASE1_FMASK	vrx320_dsl_address_define.h	1553;"	d
ZR_FIFO_BASE1_MASK	vrx320_dsl_address_define.h	1551;"	d
ZR_FIFO_BASE1_WMASK	vrx320_dsl_address_define.h	1550;"	d
ZR_FIFO_BASE2	vrx320_dsl_address_define.h	1564;"	d
ZR_FIFO_BASE2_DEFAULT	vrx320_dsl_address_define.h	1567;"	d
ZR_FIFO_BASE2_FMASK	vrx320_dsl_address_define.h	1568;"	d
ZR_FIFO_BASE2_MASK	vrx320_dsl_address_define.h	1566;"	d
ZR_FIFO_BASE2_WMASK	vrx320_dsl_address_define.h	1565;"	d
ZR_FIFO_BASE3	vrx320_dsl_address_define.h	1579;"	d
ZR_FIFO_BASE3_DEFAULT	vrx320_dsl_address_define.h	1582;"	d
ZR_FIFO_BASE3_FMASK	vrx320_dsl_address_define.h	1583;"	d
ZR_FIFO_BASE3_MASK	vrx320_dsl_address_define.h	1581;"	d
ZR_FIFO_BASE3_WMASK	vrx320_dsl_address_define.h	1580;"	d
ZR_FIFO_CNST0	vrx320_dsl_address_define.h	1544;"	d
ZR_FIFO_CNST0_DEFAULT	vrx320_dsl_address_define.h	1547;"	d
ZR_FIFO_CNST0_FMASK	vrx320_dsl_address_define.h	1548;"	d
ZR_FIFO_CNST0_MASK	vrx320_dsl_address_define.h	1546;"	d
ZR_FIFO_CNST0_WMASK	vrx320_dsl_address_define.h	1545;"	d
ZR_FIFO_CNST1	vrx320_dsl_address_define.h	1559;"	d
ZR_FIFO_CNST1_DEFAULT	vrx320_dsl_address_define.h	1562;"	d
ZR_FIFO_CNST1_FMASK	vrx320_dsl_address_define.h	1563;"	d
ZR_FIFO_CNST1_MASK	vrx320_dsl_address_define.h	1561;"	d
ZR_FIFO_CNST1_WMASK	vrx320_dsl_address_define.h	1560;"	d
ZR_FIFO_CNST2	vrx320_dsl_address_define.h	1574;"	d
ZR_FIFO_CNST2_DEFAULT	vrx320_dsl_address_define.h	1577;"	d
ZR_FIFO_CNST2_FMASK	vrx320_dsl_address_define.h	1578;"	d
ZR_FIFO_CNST2_MASK	vrx320_dsl_address_define.h	1576;"	d
ZR_FIFO_CNST2_WMASK	vrx320_dsl_address_define.h	1575;"	d
ZR_FIFO_CNST3	vrx320_dsl_address_define.h	1589;"	d
ZR_FIFO_CNST3_DEFAULT	vrx320_dsl_address_define.h	1592;"	d
ZR_FIFO_CNST3_FMASK	vrx320_dsl_address_define.h	1593;"	d
ZR_FIFO_CNST3_MASK	vrx320_dsl_address_define.h	1591;"	d
ZR_FIFO_CNST3_WMASK	vrx320_dsl_address_define.h	1590;"	d
ZR_FIFO_PTRS0	vrx320_dsl_address_define.h	1539;"	d
ZR_FIFO_PTRS0_DEFAULT	vrx320_dsl_address_define.h	1542;"	d
ZR_FIFO_PTRS0_FMASK	vrx320_dsl_address_define.h	1543;"	d
ZR_FIFO_PTRS0_MASK	vrx320_dsl_address_define.h	1541;"	d
ZR_FIFO_PTRS0_WMASK	vrx320_dsl_address_define.h	1540;"	d
ZR_FIFO_PTRS1	vrx320_dsl_address_define.h	1554;"	d
ZR_FIFO_PTRS1_DEFAULT	vrx320_dsl_address_define.h	1557;"	d
ZR_FIFO_PTRS1_FMASK	vrx320_dsl_address_define.h	1558;"	d
ZR_FIFO_PTRS1_MASK	vrx320_dsl_address_define.h	1556;"	d
ZR_FIFO_PTRS1_WMASK	vrx320_dsl_address_define.h	1555;"	d
ZR_FIFO_PTRS2	vrx320_dsl_address_define.h	1569;"	d
ZR_FIFO_PTRS2_DEFAULT	vrx320_dsl_address_define.h	1572;"	d
ZR_FIFO_PTRS2_FMASK	vrx320_dsl_address_define.h	1573;"	d
ZR_FIFO_PTRS2_MASK	vrx320_dsl_address_define.h	1571;"	d
ZR_FIFO_PTRS2_WMASK	vrx320_dsl_address_define.h	1570;"	d
ZR_FIFO_PTRS3	vrx320_dsl_address_define.h	1584;"	d
ZR_FIFO_PTRS3_DEFAULT	vrx320_dsl_address_define.h	1587;"	d
ZR_FIFO_PTRS3_FMASK	vrx320_dsl_address_define.h	1588;"	d
ZR_FIFO_PTRS3_MASK	vrx320_dsl_address_define.h	1586;"	d
ZR_FIFO_PTRS3_WMASK	vrx320_dsl_address_define.h	1585;"	d
ZR_FLAG_CTRL0	vrx320_dsl_address_define.h	1444;"	d
ZR_FLAG_CTRL0_DEFAULT	vrx320_dsl_address_define.h	1447;"	d
ZR_FLAG_CTRL0_FMASK	vrx320_dsl_address_define.h	1448;"	d
ZR_FLAG_CTRL0_MASK	vrx320_dsl_address_define.h	1446;"	d
ZR_FLAG_CTRL0_WMASK	vrx320_dsl_address_define.h	1445;"	d
ZR_FLAG_CTRL1	vrx320_dsl_address_define.h	1449;"	d
ZR_FLAG_CTRL1_DEFAULT	vrx320_dsl_address_define.h	1452;"	d
ZR_FLAG_CTRL1_FMASK	vrx320_dsl_address_define.h	1453;"	d
ZR_FLAG_CTRL1_MASK	vrx320_dsl_address_define.h	1451;"	d
ZR_FLAG_CTRL1_WMASK	vrx320_dsl_address_define.h	1450;"	d
ZR_FRAMING	vrx320_dsl_address_define.h	1434;"	d
ZR_FRAMING_DEFAULT	vrx320_dsl_address_define.h	1437;"	d
ZR_FRAMING_FMASK	vrx320_dsl_address_define.h	1438;"	d
ZR_FRAMING_MASK	vrx320_dsl_address_define.h	1436;"	d
ZR_FRAMING_WMASK	vrx320_dsl_address_define.h	1435;"	d
ZR_ILVB_RDAD	vrx320_dsl_address_define.h	1519;"	d
ZR_ILVB_RDAD_DEFAULT	vrx320_dsl_address_define.h	1522;"	d
ZR_ILVB_RDAD_FMASK	vrx320_dsl_address_define.h	1523;"	d
ZR_ILVB_RDAD_MASK	vrx320_dsl_address_define.h	1521;"	d
ZR_ILVB_RDAD_WMASK	vrx320_dsl_address_define.h	1520;"	d
ZR_ILVB_RDPTR	vrx320_dsl_address_define.h	1529;"	d
ZR_ILVB_RDPTR_DEFAULT	vrx320_dsl_address_define.h	1532;"	d
ZR_ILVB_RDPTR_FMASK	vrx320_dsl_address_define.h	1533;"	d
ZR_ILVB_RDPTR_MASK	vrx320_dsl_address_define.h	1531;"	d
ZR_ILVB_RDPTR_WMASK	vrx320_dsl_address_define.h	1530;"	d
ZR_ILVB_WRAD	vrx320_dsl_address_define.h	1514;"	d
ZR_ILVB_WRAD_DEFAULT	vrx320_dsl_address_define.h	1517;"	d
ZR_ILVB_WRAD_FMASK	vrx320_dsl_address_define.h	1518;"	d
ZR_ILVB_WRAD_MASK	vrx320_dsl_address_define.h	1516;"	d
ZR_ILVB_WRAD_WMASK	vrx320_dsl_address_define.h	1515;"	d
ZR_ILVB_WRPTR	vrx320_dsl_address_define.h	1524;"	d
ZR_ILVB_WRPTR_DEFAULT	vrx320_dsl_address_define.h	1527;"	d
ZR_ILVB_WRPTR_FMASK	vrx320_dsl_address_define.h	1528;"	d
ZR_ILVB_WRPTR_MASK	vrx320_dsl_address_define.h	1526;"	d
ZR_ILVB_WRPTR_WMASK	vrx320_dsl_address_define.h	1525;"	d
ZR_ILV_BASE0	vrx320_dsl_address_define.h	1604;"	d
ZR_ILV_BASE0_DEFAULT	vrx320_dsl_address_define.h	1607;"	d
ZR_ILV_BASE0_FMASK	vrx320_dsl_address_define.h	1608;"	d
ZR_ILV_BASE0_MASK	vrx320_dsl_address_define.h	1606;"	d
ZR_ILV_BASE0_WMASK	vrx320_dsl_address_define.h	1605;"	d
ZR_ILV_BASE1	vrx320_dsl_address_define.h	1639;"	d
ZR_ILV_BASE1_DEFAULT	vrx320_dsl_address_define.h	1642;"	d
ZR_ILV_BASE1_FMASK	vrx320_dsl_address_define.h	1643;"	d
ZR_ILV_BASE1_MASK	vrx320_dsl_address_define.h	1641;"	d
ZR_ILV_BASE1_WMASK	vrx320_dsl_address_define.h	1640;"	d
ZR_ILV_CNTRS0	vrx320_dsl_address_define.h	1619;"	d
ZR_ILV_CNTRS0_DEFAULT	vrx320_dsl_address_define.h	1622;"	d
ZR_ILV_CNTRS0_FMASK	vrx320_dsl_address_define.h	1623;"	d
ZR_ILV_CNTRS0_MASK	vrx320_dsl_address_define.h	1621;"	d
ZR_ILV_CNTRS0_WMASK	vrx320_dsl_address_define.h	1620;"	d
ZR_ILV_CNTRS1	vrx320_dsl_address_define.h	1654;"	d
ZR_ILV_CNTRS1_DEFAULT	vrx320_dsl_address_define.h	1657;"	d
ZR_ILV_CNTRS1_FMASK	vrx320_dsl_address_define.h	1658;"	d
ZR_ILV_CNTRS1_MASK	vrx320_dsl_address_define.h	1656;"	d
ZR_ILV_CNTRS1_WMASK	vrx320_dsl_address_define.h	1655;"	d
ZR_ILV_FULLNESS0	vrx320_dsl_address_define.h	1614;"	d
ZR_ILV_FULLNESS0_DEFAULT	vrx320_dsl_address_define.h	1617;"	d
ZR_ILV_FULLNESS0_FMASK	vrx320_dsl_address_define.h	1618;"	d
ZR_ILV_FULLNESS0_MASK	vrx320_dsl_address_define.h	1616;"	d
ZR_ILV_FULLNESS0_WMASK	vrx320_dsl_address_define.h	1615;"	d
ZR_ILV_FULLNESS1	vrx320_dsl_address_define.h	1649;"	d
ZR_ILV_FULLNESS1_DEFAULT	vrx320_dsl_address_define.h	1652;"	d
ZR_ILV_FULLNESS1_FMASK	vrx320_dsl_address_define.h	1653;"	d
ZR_ILV_FULLNESS1_MASK	vrx320_dsl_address_define.h	1651;"	d
ZR_ILV_FULLNESS1_WMASK	vrx320_dsl_address_define.h	1650;"	d
ZR_ILV_PARAMS0	vrx320_dsl_address_define.h	1599;"	d
ZR_ILV_PARAMS0_DEFAULT	vrx320_dsl_address_define.h	1602;"	d
ZR_ILV_PARAMS0_FMASK	vrx320_dsl_address_define.h	1603;"	d
ZR_ILV_PARAMS0_MASK	vrx320_dsl_address_define.h	1601;"	d
ZR_ILV_PARAMS0_WMASK	vrx320_dsl_address_define.h	1600;"	d
ZR_ILV_PARAMS1	vrx320_dsl_address_define.h	1634;"	d
ZR_ILV_PARAMS1_DEFAULT	vrx320_dsl_address_define.h	1637;"	d
ZR_ILV_PARAMS1_FMASK	vrx320_dsl_address_define.h	1638;"	d
ZR_ILV_PARAMS1_MASK	vrx320_dsl_address_define.h	1636;"	d
ZR_ILV_PARAMS1_WMASK	vrx320_dsl_address_define.h	1635;"	d
ZR_ILV_PMD_CNTRS0	vrx320_dsl_address_define.h	1629;"	d
ZR_ILV_PMD_CNTRS0_DEFAULT	vrx320_dsl_address_define.h	1632;"	d
ZR_ILV_PMD_CNTRS0_FMASK	vrx320_dsl_address_define.h	1633;"	d
ZR_ILV_PMD_CNTRS0_MASK	vrx320_dsl_address_define.h	1631;"	d
ZR_ILV_PMD_CNTRS0_WMASK	vrx320_dsl_address_define.h	1630;"	d
ZR_ILV_PMD_CNTRS1	vrx320_dsl_address_define.h	1664;"	d
ZR_ILV_PMD_CNTRS1_DEFAULT	vrx320_dsl_address_define.h	1667;"	d
ZR_ILV_PMD_CNTRS1_FMASK	vrx320_dsl_address_define.h	1668;"	d
ZR_ILV_PMD_CNTRS1_MASK	vrx320_dsl_address_define.h	1666;"	d
ZR_ILV_PMD_CNTRS1_WMASK	vrx320_dsl_address_define.h	1665;"	d
ZR_ILV_PMS_CNTRS0	vrx320_dsl_address_define.h	1624;"	d
ZR_ILV_PMS_CNTRS0_DEFAULT	vrx320_dsl_address_define.h	1627;"	d
ZR_ILV_PMS_CNTRS0_FMASK	vrx320_dsl_address_define.h	1628;"	d
ZR_ILV_PMS_CNTRS0_MASK	vrx320_dsl_address_define.h	1626;"	d
ZR_ILV_PMS_CNTRS0_WMASK	vrx320_dsl_address_define.h	1625;"	d
ZR_ILV_PMS_CNTRS1	vrx320_dsl_address_define.h	1659;"	d
ZR_ILV_PMS_CNTRS1_DEFAULT	vrx320_dsl_address_define.h	1662;"	d
ZR_ILV_PMS_CNTRS1_FMASK	vrx320_dsl_address_define.h	1663;"	d
ZR_ILV_PMS_CNTRS1_MASK	vrx320_dsl_address_define.h	1661;"	d
ZR_ILV_PMS_CNTRS1_WMASK	vrx320_dsl_address_define.h	1660;"	d
ZR_ILV_SIZE0	vrx320_dsl_address_define.h	1609;"	d
ZR_ILV_SIZE0_DEFAULT	vrx320_dsl_address_define.h	1612;"	d
ZR_ILV_SIZE0_FMASK	vrx320_dsl_address_define.h	1613;"	d
ZR_ILV_SIZE0_MASK	vrx320_dsl_address_define.h	1611;"	d
ZR_ILV_SIZE0_WMASK	vrx320_dsl_address_define.h	1610;"	d
ZR_ILV_SIZE1	vrx320_dsl_address_define.h	1644;"	d
ZR_ILV_SIZE1_DEFAULT	vrx320_dsl_address_define.h	1647;"	d
ZR_ILV_SIZE1_FMASK	vrx320_dsl_address_define.h	1648;"	d
ZR_ILV_SIZE1_MASK	vrx320_dsl_address_define.h	1646;"	d
ZR_ILV_SIZE1_WMASK	vrx320_dsl_address_define.h	1645;"	d
ZR_OHRATE	vrx320_dsl_address_define.h	1439;"	d
ZR_OHRATE_DEFAULT	vrx320_dsl_address_define.h	1442;"	d
ZR_OHRATE_FMASK	vrx320_dsl_address_define.h	1443;"	d
ZR_OHRATE_MASK	vrx320_dsl_address_define.h	1441;"	d
ZR_OHRATE_WMASK	vrx320_dsl_address_define.h	1440;"	d
ZR_PMS_SIZE	vrx320_dsl_address_define.h	2084;"	d
ZR_PMS_SIZE_DEFAULT	vrx320_dsl_address_define.h	2087;"	d
ZR_PMS_SIZE_FMASK	vrx320_dsl_address_define.h	2088;"	d
ZR_PMS_SIZE_MASK	vrx320_dsl_address_define.h	2086;"	d
ZR_PMS_SIZE_WMASK	vrx320_dsl_address_define.h	2085;"	d
ZR_QTDTB_ADDR_LP01	vrx320_dsl_address_define.h	2109;"	d
ZR_QTDTB_ADDR_LP01_DEFAULT	vrx320_dsl_address_define.h	2112;"	d
ZR_QTDTB_ADDR_LP01_FMASK	vrx320_dsl_address_define.h	2113;"	d
ZR_QTDTB_ADDR_LP01_MASK	vrx320_dsl_address_define.h	2111;"	d
ZR_QTDTB_ADDR_LP01_WMASK	vrx320_dsl_address_define.h	2110;"	d
ZR_QTDTB_ADDR_LP2	vrx320_dsl_address_define.h	2114;"	d
ZR_QTDTB_ADDR_LP2_DEFAULT	vrx320_dsl_address_define.h	2117;"	d
ZR_QTDTB_ADDR_LP2_FMASK	vrx320_dsl_address_define.h	2118;"	d
ZR_QTDTB_ADDR_LP2_MASK	vrx320_dsl_address_define.h	2116;"	d
ZR_QTDTB_ADDR_LP2_WMASK	vrx320_dsl_address_define.h	2115;"	d
ZR_QTDTB_CONFIG_LP0	vrx320_dsl_address_define.h	2094;"	d
ZR_QTDTB_CONFIG_LP0_DEFAULT	vrx320_dsl_address_define.h	2097;"	d
ZR_QTDTB_CONFIG_LP0_FMASK	vrx320_dsl_address_define.h	2098;"	d
ZR_QTDTB_CONFIG_LP0_MASK	vrx320_dsl_address_define.h	2096;"	d
ZR_QTDTB_CONFIG_LP0_WMASK	vrx320_dsl_address_define.h	2095;"	d
ZR_QTDTB_CONFIG_LP1	vrx320_dsl_address_define.h	2099;"	d
ZR_QTDTB_CONFIG_LP1_DEFAULT	vrx320_dsl_address_define.h	2102;"	d
ZR_QTDTB_CONFIG_LP1_FMASK	vrx320_dsl_address_define.h	2103;"	d
ZR_QTDTB_CONFIG_LP1_MASK	vrx320_dsl_address_define.h	2101;"	d
ZR_QTDTB_CONFIG_LP1_WMASK	vrx320_dsl_address_define.h	2100;"	d
ZR_QTDTB_CONFIG_LP2	vrx320_dsl_address_define.h	2104;"	d
ZR_QTDTB_CONFIG_LP2_DEFAULT	vrx320_dsl_address_define.h	2107;"	d
ZR_QTDTB_CONFIG_LP2_FMASK	vrx320_dsl_address_define.h	2108;"	d
ZR_QTDTB_CONFIG_LP2_MASK	vrx320_dsl_address_define.h	2106;"	d
ZR_QTDTB_CONFIG_LP2_WMASK	vrx320_dsl_address_define.h	2105;"	d
ZR_QTSCORE	vrx320_dsl_address_define.h	2124;"	d
ZR_QTSCORE_DEFAULT	vrx320_dsl_address_define.h	2127;"	d
ZR_QTSCORE_FMASK	vrx320_dsl_address_define.h	2128;"	d
ZR_QTSCORE_MASK	vrx320_dsl_address_define.h	2126;"	d
ZR_QTSCORE_WMASK	vrx320_dsl_address_define.h	2125;"	d
ZR_R0	vrx320_dsl_address_define.h	1404;"	d
ZR_R0_DEFAULT	vrx320_dsl_address_define.h	1407;"	d
ZR_R0_FMASK	vrx320_dsl_address_define.h	1408;"	d
ZR_R0_MASK	vrx320_dsl_address_define.h	1406;"	d
ZR_R0_WMASK	vrx320_dsl_address_define.h	1405;"	d
ZR_R12	vrx320_dsl_address_define.h	1419;"	d
ZR_R12_DEFAULT	vrx320_dsl_address_define.h	1422;"	d
ZR_R12_FMASK	vrx320_dsl_address_define.h	1423;"	d
ZR_R12_MASK	vrx320_dsl_address_define.h	1421;"	d
ZR_R12_WMASK	vrx320_dsl_address_define.h	1420;"	d
ZR_R4	vrx320_dsl_address_define.h	1409;"	d
ZR_R4_DEFAULT	vrx320_dsl_address_define.h	1412;"	d
ZR_R4_FMASK	vrx320_dsl_address_define.h	1413;"	d
ZR_R4_MASK	vrx320_dsl_address_define.h	1411;"	d
ZR_R4_WMASK	vrx320_dsl_address_define.h	1410;"	d
ZR_R8	vrx320_dsl_address_define.h	1414;"	d
ZR_R8_DEFAULT	vrx320_dsl_address_define.h	1417;"	d
ZR_R8_FMASK	vrx320_dsl_address_define.h	1418;"	d
ZR_R8_MASK	vrx320_dsl_address_define.h	1416;"	d
ZR_R8_WMASK	vrx320_dsl_address_define.h	1415;"	d
ZR_SCR	vrx320_dsl_address_define.h	1484;"	d
ZR_SCR_CTRL	vrx320_dsl_address_define.h	1494;"	d
ZR_SCR_CTRL_DEFAULT	vrx320_dsl_address_define.h	1497;"	d
ZR_SCR_CTRL_FMASK	vrx320_dsl_address_define.h	1498;"	d
ZR_SCR_CTRL_MASK	vrx320_dsl_address_define.h	1496;"	d
ZR_SCR_CTRL_WMASK	vrx320_dsl_address_define.h	1495;"	d
ZR_SCR_DEFAULT	vrx320_dsl_address_define.h	1487;"	d
ZR_SCR_FMASK	vrx320_dsl_address_define.h	1488;"	d
ZR_SCR_MASK	vrx320_dsl_address_define.h	1486;"	d
ZR_SCR_POLY	vrx320_dsl_address_define.h	1489;"	d
ZR_SCR_POLY_DEFAULT	vrx320_dsl_address_define.h	1492;"	d
ZR_SCR_POLY_FMASK	vrx320_dsl_address_define.h	1493;"	d
ZR_SCR_POLY_MASK	vrx320_dsl_address_define.h	1491;"	d
ZR_SCR_POLY_WMASK	vrx320_dsl_address_define.h	1490;"	d
ZR_SCR_STATE	vrx320_dsl_address_define.h	1499;"	d
ZR_SCR_STATE_DEFAULT	vrx320_dsl_address_define.h	1502;"	d
ZR_SCR_STATE_FMASK	vrx320_dsl_address_define.h	1503;"	d
ZR_SCR_STATE_MASK	vrx320_dsl_address_define.h	1501;"	d
ZR_SCR_STATE_WMASK	vrx320_dsl_address_define.h	1500;"	d
ZR_SCR_WMASK	vrx320_dsl_address_define.h	1485;"	d
ZR_STAT_CTRL	vrx320_dsl_address_define.h	2129;"	d
ZR_STAT_CTRL_DEFAULT	vrx320_dsl_address_define.h	2132;"	d
ZR_STAT_CTRL_FMASK	vrx320_dsl_address_define.h	2133;"	d
ZR_STAT_CTRL_MASK	vrx320_dsl_address_define.h	2131;"	d
ZR_STAT_CTRL_WMASK	vrx320_dsl_address_define.h	2130;"	d
ZR_UNCORR_CW0	vrx320_dsl_address_define.h	1704;"	d
ZR_UNCORR_CW0_DEFAULT	vrx320_dsl_address_define.h	1707;"	d
ZR_UNCORR_CW0_FMASK	vrx320_dsl_address_define.h	1708;"	d
ZR_UNCORR_CW0_MASK	vrx320_dsl_address_define.h	1706;"	d
ZR_UNCORR_CW0_WMASK	vrx320_dsl_address_define.h	1705;"	d
ZR_UNCORR_CW1	vrx320_dsl_address_define.h	1709;"	d
ZR_UNCORR_CW1_DEFAULT	vrx320_dsl_address_define.h	1712;"	d
ZR_UNCORR_CW1_FMASK	vrx320_dsl_address_define.h	1713;"	d
ZR_UNCORR_CW1_MASK	vrx320_dsl_address_define.h	1711;"	d
ZR_UNCORR_CW1_WMASK	vrx320_dsl_address_define.h	1710;"	d
ZR_UPROC01_BASE	vrx320_dsl_address_define.h	1729;"	d
ZR_UPROC01_BASE_DEFAULT	vrx320_dsl_address_define.h	1732;"	d
ZR_UPROC01_BASE_FMASK	vrx320_dsl_address_define.h	1733;"	d
ZR_UPROC01_BASE_MASK	vrx320_dsl_address_define.h	1731;"	d
ZR_UPROC01_BASE_WMASK	vrx320_dsl_address_define.h	1730;"	d
ZR_UPROC0_STATE0	vrx320_dsl_address_define.h	1759;"	d
ZR_UPROC0_STATE0_DEFAULT	vrx320_dsl_address_define.h	1762;"	d
ZR_UPROC0_STATE0_FMASK	vrx320_dsl_address_define.h	1763;"	d
ZR_UPROC0_STATE0_MASK	vrx320_dsl_address_define.h	1761;"	d
ZR_UPROC0_STATE0_WMASK	vrx320_dsl_address_define.h	1760;"	d
ZR_UPROC0_STATE1	vrx320_dsl_address_define.h	1764;"	d
ZR_UPROC0_STATE1_DEFAULT	vrx320_dsl_address_define.h	1767;"	d
ZR_UPROC0_STATE1_FMASK	vrx320_dsl_address_define.h	1768;"	d
ZR_UPROC0_STATE1_MASK	vrx320_dsl_address_define.h	1766;"	d
ZR_UPROC0_STATE1_WMASK	vrx320_dsl_address_define.h	1765;"	d
ZR_UPROC0_STATE2	vrx320_dsl_address_define.h	1769;"	d
ZR_UPROC0_STATE2_DEFAULT	vrx320_dsl_address_define.h	1772;"	d
ZR_UPROC0_STATE2_FMASK	vrx320_dsl_address_define.h	1773;"	d
ZR_UPROC0_STATE2_MASK	vrx320_dsl_address_define.h	1771;"	d
ZR_UPROC0_STATE2_WMASK	vrx320_dsl_address_define.h	1770;"	d
ZR_UPROC0_STATE3	vrx320_dsl_address_define.h	1774;"	d
ZR_UPROC0_STATE3_DEFAULT	vrx320_dsl_address_define.h	1777;"	d
ZR_UPROC0_STATE3_FMASK	vrx320_dsl_address_define.h	1778;"	d
ZR_UPROC0_STATE3_MASK	vrx320_dsl_address_define.h	1776;"	d
ZR_UPROC0_STATE3_WMASK	vrx320_dsl_address_define.h	1775;"	d
ZR_UPROC0_STATE4	vrx320_dsl_address_define.h	1779;"	d
ZR_UPROC0_STATE4_DEFAULT	vrx320_dsl_address_define.h	1782;"	d
ZR_UPROC0_STATE4_FMASK	vrx320_dsl_address_define.h	1783;"	d
ZR_UPROC0_STATE4_MASK	vrx320_dsl_address_define.h	1781;"	d
ZR_UPROC0_STATE4_WMASK	vrx320_dsl_address_define.h	1780;"	d
ZR_UPROC1_STATE0	vrx320_dsl_address_define.h	1784;"	d
ZR_UPROC1_STATE0_DEFAULT	vrx320_dsl_address_define.h	1787;"	d
ZR_UPROC1_STATE0_FMASK	vrx320_dsl_address_define.h	1788;"	d
ZR_UPROC1_STATE0_MASK	vrx320_dsl_address_define.h	1786;"	d
ZR_UPROC1_STATE0_WMASK	vrx320_dsl_address_define.h	1785;"	d
ZR_UPROC1_STATE1	vrx320_dsl_address_define.h	1789;"	d
ZR_UPROC1_STATE1_DEFAULT	vrx320_dsl_address_define.h	1792;"	d
ZR_UPROC1_STATE1_FMASK	vrx320_dsl_address_define.h	1793;"	d
ZR_UPROC1_STATE1_MASK	vrx320_dsl_address_define.h	1791;"	d
ZR_UPROC1_STATE1_WMASK	vrx320_dsl_address_define.h	1790;"	d
ZR_UPROC1_STATE2	vrx320_dsl_address_define.h	1794;"	d
ZR_UPROC1_STATE2_DEFAULT	vrx320_dsl_address_define.h	1797;"	d
ZR_UPROC1_STATE2_FMASK	vrx320_dsl_address_define.h	1798;"	d
ZR_UPROC1_STATE2_MASK	vrx320_dsl_address_define.h	1796;"	d
ZR_UPROC1_STATE2_WMASK	vrx320_dsl_address_define.h	1795;"	d
ZR_UPROC1_STATE3	vrx320_dsl_address_define.h	1799;"	d
ZR_UPROC1_STATE3_DEFAULT	vrx320_dsl_address_define.h	1802;"	d
ZR_UPROC1_STATE3_FMASK	vrx320_dsl_address_define.h	1803;"	d
ZR_UPROC1_STATE3_MASK	vrx320_dsl_address_define.h	1801;"	d
ZR_UPROC1_STATE3_WMASK	vrx320_dsl_address_define.h	1800;"	d
ZR_UPROC1_STATE4	vrx320_dsl_address_define.h	1804;"	d
ZR_UPROC1_STATE4_DEFAULT	vrx320_dsl_address_define.h	1807;"	d
ZR_UPROC1_STATE4_FMASK	vrx320_dsl_address_define.h	1808;"	d
ZR_UPROC1_STATE4_MASK	vrx320_dsl_address_define.h	1806;"	d
ZR_UPROC1_STATE4_WMASK	vrx320_dsl_address_define.h	1805;"	d
ZR_UPROC23_BASE	vrx320_dsl_address_define.h	1734;"	d
ZR_UPROC23_BASE_DEFAULT	vrx320_dsl_address_define.h	1737;"	d
ZR_UPROC23_BASE_FMASK	vrx320_dsl_address_define.h	1738;"	d
ZR_UPROC23_BASE_MASK	vrx320_dsl_address_define.h	1736;"	d
ZR_UPROC23_BASE_WMASK	vrx320_dsl_address_define.h	1735;"	d
ZR_UPROC2_STATE0	vrx320_dsl_address_define.h	1809;"	d
ZR_UPROC2_STATE0_DEFAULT	vrx320_dsl_address_define.h	1812;"	d
ZR_UPROC2_STATE0_FMASK	vrx320_dsl_address_define.h	1813;"	d
ZR_UPROC2_STATE0_MASK	vrx320_dsl_address_define.h	1811;"	d
ZR_UPROC2_STATE0_WMASK	vrx320_dsl_address_define.h	1810;"	d
ZR_UPROC2_STATE1	vrx320_dsl_address_define.h	1814;"	d
ZR_UPROC2_STATE1_DEFAULT	vrx320_dsl_address_define.h	1817;"	d
ZR_UPROC2_STATE1_FMASK	vrx320_dsl_address_define.h	1818;"	d
ZR_UPROC2_STATE1_MASK	vrx320_dsl_address_define.h	1816;"	d
ZR_UPROC2_STATE1_WMASK	vrx320_dsl_address_define.h	1815;"	d
ZR_UPROC2_STATE2	vrx320_dsl_address_define.h	1819;"	d
ZR_UPROC2_STATE2_DEFAULT	vrx320_dsl_address_define.h	1822;"	d
ZR_UPROC2_STATE2_FMASK	vrx320_dsl_address_define.h	1823;"	d
ZR_UPROC2_STATE2_MASK	vrx320_dsl_address_define.h	1821;"	d
ZR_UPROC2_STATE2_WMASK	vrx320_dsl_address_define.h	1820;"	d
ZR_UPROC2_STATE3	vrx320_dsl_address_define.h	1824;"	d
ZR_UPROC2_STATE3_DEFAULT	vrx320_dsl_address_define.h	1827;"	d
ZR_UPROC2_STATE3_FMASK	vrx320_dsl_address_define.h	1828;"	d
ZR_UPROC2_STATE3_MASK	vrx320_dsl_address_define.h	1826;"	d
ZR_UPROC2_STATE3_WMASK	vrx320_dsl_address_define.h	1825;"	d
ZR_UPROC2_STATE4	vrx320_dsl_address_define.h	1829;"	d
ZR_UPROC2_STATE4_DEFAULT	vrx320_dsl_address_define.h	1832;"	d
ZR_UPROC2_STATE4_FMASK	vrx320_dsl_address_define.h	1833;"	d
ZR_UPROC2_STATE4_MASK	vrx320_dsl_address_define.h	1831;"	d
ZR_UPROC2_STATE4_WMASK	vrx320_dsl_address_define.h	1830;"	d
ZR_UPROC3_STATE0	vrx320_dsl_address_define.h	1834;"	d
ZR_UPROC3_STATE0_DEFAULT	vrx320_dsl_address_define.h	1837;"	d
ZR_UPROC3_STATE0_FMASK	vrx320_dsl_address_define.h	1838;"	d
ZR_UPROC3_STATE0_MASK	vrx320_dsl_address_define.h	1836;"	d
ZR_UPROC3_STATE0_WMASK	vrx320_dsl_address_define.h	1835;"	d
ZR_UPROC3_STATE1	vrx320_dsl_address_define.h	1839;"	d
ZR_UPROC3_STATE1_DEFAULT	vrx320_dsl_address_define.h	1842;"	d
ZR_UPROC3_STATE1_FMASK	vrx320_dsl_address_define.h	1843;"	d
ZR_UPROC3_STATE1_MASK	vrx320_dsl_address_define.h	1841;"	d
ZR_UPROC3_STATE1_WMASK	vrx320_dsl_address_define.h	1840;"	d
ZR_UPROC3_STATE2	vrx320_dsl_address_define.h	1844;"	d
ZR_UPROC3_STATE2_DEFAULT	vrx320_dsl_address_define.h	1847;"	d
ZR_UPROC3_STATE2_FMASK	vrx320_dsl_address_define.h	1848;"	d
ZR_UPROC3_STATE2_MASK	vrx320_dsl_address_define.h	1846;"	d
ZR_UPROC3_STATE2_WMASK	vrx320_dsl_address_define.h	1845;"	d
ZR_UPROC3_STATE3	vrx320_dsl_address_define.h	1849;"	d
ZR_UPROC3_STATE3_DEFAULT	vrx320_dsl_address_define.h	1852;"	d
ZR_UPROC3_STATE3_FMASK	vrx320_dsl_address_define.h	1853;"	d
ZR_UPROC3_STATE3_MASK	vrx320_dsl_address_define.h	1851;"	d
ZR_UPROC3_STATE3_WMASK	vrx320_dsl_address_define.h	1850;"	d
ZR_UPROC3_STATE4	vrx320_dsl_address_define.h	1854;"	d
ZR_UPROC3_STATE4_DEFAULT	vrx320_dsl_address_define.h	1857;"	d
ZR_UPROC3_STATE4_FMASK	vrx320_dsl_address_define.h	1858;"	d
ZR_UPROC3_STATE4_MASK	vrx320_dsl_address_define.h	1856;"	d
ZR_UPROC3_STATE4_WMASK	vrx320_dsl_address_define.h	1855;"	d
ZR_UPROC45_BASE	vrx320_dsl_address_define.h	1739;"	d
ZR_UPROC45_BASE_DEFAULT	vrx320_dsl_address_define.h	1742;"	d
ZR_UPROC45_BASE_FMASK	vrx320_dsl_address_define.h	1743;"	d
ZR_UPROC45_BASE_MASK	vrx320_dsl_address_define.h	1741;"	d
ZR_UPROC45_BASE_WMASK	vrx320_dsl_address_define.h	1740;"	d
ZR_UPROC4_STATE0	vrx320_dsl_address_define.h	1859;"	d
ZR_UPROC4_STATE0_DEFAULT	vrx320_dsl_address_define.h	1862;"	d
ZR_UPROC4_STATE0_FMASK	vrx320_dsl_address_define.h	1863;"	d
ZR_UPROC4_STATE0_MASK	vrx320_dsl_address_define.h	1861;"	d
ZR_UPROC4_STATE0_WMASK	vrx320_dsl_address_define.h	1860;"	d
ZR_UPROC4_STATE1	vrx320_dsl_address_define.h	1864;"	d
ZR_UPROC4_STATE1_DEFAULT	vrx320_dsl_address_define.h	1867;"	d
ZR_UPROC4_STATE1_FMASK	vrx320_dsl_address_define.h	1868;"	d
ZR_UPROC4_STATE1_MASK	vrx320_dsl_address_define.h	1866;"	d
ZR_UPROC4_STATE1_WMASK	vrx320_dsl_address_define.h	1865;"	d
ZR_UPROC4_STATE2	vrx320_dsl_address_define.h	1869;"	d
ZR_UPROC4_STATE2_DEFAULT	vrx320_dsl_address_define.h	1872;"	d
ZR_UPROC4_STATE2_FMASK	vrx320_dsl_address_define.h	1873;"	d
ZR_UPROC4_STATE2_MASK	vrx320_dsl_address_define.h	1871;"	d
ZR_UPROC4_STATE2_WMASK	vrx320_dsl_address_define.h	1870;"	d
ZR_UPROC4_STATE3	vrx320_dsl_address_define.h	1874;"	d
ZR_UPROC4_STATE3_DEFAULT	vrx320_dsl_address_define.h	1877;"	d
ZR_UPROC4_STATE3_FMASK	vrx320_dsl_address_define.h	1878;"	d
ZR_UPROC4_STATE3_MASK	vrx320_dsl_address_define.h	1876;"	d
ZR_UPROC4_STATE3_WMASK	vrx320_dsl_address_define.h	1875;"	d
ZR_UPROC4_STATE4	vrx320_dsl_address_define.h	1879;"	d
ZR_UPROC4_STATE4_DEFAULT	vrx320_dsl_address_define.h	1882;"	d
ZR_UPROC4_STATE4_FMASK	vrx320_dsl_address_define.h	1883;"	d
ZR_UPROC4_STATE4_MASK	vrx320_dsl_address_define.h	1881;"	d
ZR_UPROC4_STATE4_WMASK	vrx320_dsl_address_define.h	1880;"	d
ZR_UPROC5_STATE0	vrx320_dsl_address_define.h	1884;"	d
ZR_UPROC5_STATE0_DEFAULT	vrx320_dsl_address_define.h	1887;"	d
ZR_UPROC5_STATE0_FMASK	vrx320_dsl_address_define.h	1888;"	d
ZR_UPROC5_STATE0_MASK	vrx320_dsl_address_define.h	1886;"	d
ZR_UPROC5_STATE0_WMASK	vrx320_dsl_address_define.h	1885;"	d
ZR_UPROC5_STATE1	vrx320_dsl_address_define.h	1889;"	d
ZR_UPROC5_STATE1_DEFAULT	vrx320_dsl_address_define.h	1892;"	d
ZR_UPROC5_STATE1_FMASK	vrx320_dsl_address_define.h	1893;"	d
ZR_UPROC5_STATE1_MASK	vrx320_dsl_address_define.h	1891;"	d
ZR_UPROC5_STATE1_WMASK	vrx320_dsl_address_define.h	1890;"	d
ZR_UPROC5_STATE2	vrx320_dsl_address_define.h	1894;"	d
ZR_UPROC5_STATE2_DEFAULT	vrx320_dsl_address_define.h	1897;"	d
ZR_UPROC5_STATE2_FMASK	vrx320_dsl_address_define.h	1898;"	d
ZR_UPROC5_STATE2_MASK	vrx320_dsl_address_define.h	1896;"	d
ZR_UPROC5_STATE2_WMASK	vrx320_dsl_address_define.h	1895;"	d
ZR_UPROC5_STATE3	vrx320_dsl_address_define.h	1899;"	d
ZR_UPROC5_STATE3_DEFAULT	vrx320_dsl_address_define.h	1902;"	d
ZR_UPROC5_STATE3_FMASK	vrx320_dsl_address_define.h	1903;"	d
ZR_UPROC5_STATE3_MASK	vrx320_dsl_address_define.h	1901;"	d
ZR_UPROC5_STATE3_WMASK	vrx320_dsl_address_define.h	1900;"	d
ZR_UPROC5_STATE4	vrx320_dsl_address_define.h	1904;"	d
ZR_UPROC5_STATE4_DEFAULT	vrx320_dsl_address_define.h	1907;"	d
ZR_UPROC5_STATE4_FMASK	vrx320_dsl_address_define.h	1908;"	d
ZR_UPROC5_STATE4_MASK	vrx320_dsl_address_define.h	1906;"	d
ZR_UPROC5_STATE4_WMASK	vrx320_dsl_address_define.h	1905;"	d
ZR_UPROC67_BASE	vrx320_dsl_address_define.h	1744;"	d
ZR_UPROC67_BASE_DEFAULT	vrx320_dsl_address_define.h	1747;"	d
ZR_UPROC67_BASE_FMASK	vrx320_dsl_address_define.h	1748;"	d
ZR_UPROC67_BASE_MASK	vrx320_dsl_address_define.h	1746;"	d
ZR_UPROC67_BASE_WMASK	vrx320_dsl_address_define.h	1745;"	d
ZR_UPROC6_STATE0	vrx320_dsl_address_define.h	1909;"	d
ZR_UPROC6_STATE0_DEFAULT	vrx320_dsl_address_define.h	1912;"	d
ZR_UPROC6_STATE0_FMASK	vrx320_dsl_address_define.h	1913;"	d
ZR_UPROC6_STATE0_MASK	vrx320_dsl_address_define.h	1911;"	d
ZR_UPROC6_STATE0_WMASK	vrx320_dsl_address_define.h	1910;"	d
ZR_UPROC6_STATE1	vrx320_dsl_address_define.h	1914;"	d
ZR_UPROC6_STATE1_DEFAULT	vrx320_dsl_address_define.h	1917;"	d
ZR_UPROC6_STATE1_FMASK	vrx320_dsl_address_define.h	1918;"	d
ZR_UPROC6_STATE1_MASK	vrx320_dsl_address_define.h	1916;"	d
ZR_UPROC6_STATE1_WMASK	vrx320_dsl_address_define.h	1915;"	d
ZR_UPROC6_STATE2	vrx320_dsl_address_define.h	1919;"	d
ZR_UPROC6_STATE2_DEFAULT	vrx320_dsl_address_define.h	1922;"	d
ZR_UPROC6_STATE2_FMASK	vrx320_dsl_address_define.h	1923;"	d
ZR_UPROC6_STATE2_MASK	vrx320_dsl_address_define.h	1921;"	d
ZR_UPROC6_STATE2_WMASK	vrx320_dsl_address_define.h	1920;"	d
ZR_UPROC6_STATE3	vrx320_dsl_address_define.h	1924;"	d
ZR_UPROC6_STATE3_DEFAULT	vrx320_dsl_address_define.h	1927;"	d
ZR_UPROC6_STATE3_FMASK	vrx320_dsl_address_define.h	1928;"	d
ZR_UPROC6_STATE3_MASK	vrx320_dsl_address_define.h	1926;"	d
ZR_UPROC6_STATE3_WMASK	vrx320_dsl_address_define.h	1925;"	d
ZR_UPROC6_STATE4	vrx320_dsl_address_define.h	1929;"	d
ZR_UPROC6_STATE4_DEFAULT	vrx320_dsl_address_define.h	1932;"	d
ZR_UPROC6_STATE4_FMASK	vrx320_dsl_address_define.h	1933;"	d
ZR_UPROC6_STATE4_MASK	vrx320_dsl_address_define.h	1931;"	d
ZR_UPROC6_STATE4_WMASK	vrx320_dsl_address_define.h	1930;"	d
ZR_UPROC7_STATE0	vrx320_dsl_address_define.h	1934;"	d
ZR_UPROC7_STATE0_DEFAULT	vrx320_dsl_address_define.h	1937;"	d
ZR_UPROC7_STATE0_FMASK	vrx320_dsl_address_define.h	1938;"	d
ZR_UPROC7_STATE0_MASK	vrx320_dsl_address_define.h	1936;"	d
ZR_UPROC7_STATE0_WMASK	vrx320_dsl_address_define.h	1935;"	d
ZR_UPROC7_STATE1	vrx320_dsl_address_define.h	1939;"	d
ZR_UPROC7_STATE1_DEFAULT	vrx320_dsl_address_define.h	1942;"	d
ZR_UPROC7_STATE1_FMASK	vrx320_dsl_address_define.h	1943;"	d
ZR_UPROC7_STATE1_MASK	vrx320_dsl_address_define.h	1941;"	d
ZR_UPROC7_STATE1_WMASK	vrx320_dsl_address_define.h	1940;"	d
ZR_UPROC7_STATE2	vrx320_dsl_address_define.h	1944;"	d
ZR_UPROC7_STATE2_DEFAULT	vrx320_dsl_address_define.h	1947;"	d
ZR_UPROC7_STATE2_FMASK	vrx320_dsl_address_define.h	1948;"	d
ZR_UPROC7_STATE2_MASK	vrx320_dsl_address_define.h	1946;"	d
ZR_UPROC7_STATE2_WMASK	vrx320_dsl_address_define.h	1945;"	d
ZR_UPROC7_STATE3	vrx320_dsl_address_define.h	1949;"	d
ZR_UPROC7_STATE3_DEFAULT	vrx320_dsl_address_define.h	1952;"	d
ZR_UPROC7_STATE3_FMASK	vrx320_dsl_address_define.h	1953;"	d
ZR_UPROC7_STATE3_MASK	vrx320_dsl_address_define.h	1951;"	d
ZR_UPROC7_STATE3_WMASK	vrx320_dsl_address_define.h	1950;"	d
ZR_UPROC7_STATE4	vrx320_dsl_address_define.h	1954;"	d
ZR_UPROC7_STATE4_DEFAULT	vrx320_dsl_address_define.h	1957;"	d
ZR_UPROC7_STATE4_FMASK	vrx320_dsl_address_define.h	1958;"	d
ZR_UPROC7_STATE4_MASK	vrx320_dsl_address_define.h	1956;"	d
ZR_UPROC7_STATE4_WMASK	vrx320_dsl_address_define.h	1955;"	d
ZR_UPROC89_BASE	vrx320_dsl_address_define.h	1749;"	d
ZR_UPROC89_BASE_DEFAULT	vrx320_dsl_address_define.h	1752;"	d
ZR_UPROC89_BASE_FMASK	vrx320_dsl_address_define.h	1753;"	d
ZR_UPROC89_BASE_MASK	vrx320_dsl_address_define.h	1751;"	d
ZR_UPROC89_BASE_WMASK	vrx320_dsl_address_define.h	1750;"	d
ZR_UPROC8_STATE0	vrx320_dsl_address_define.h	1959;"	d
ZR_UPROC8_STATE0_DEFAULT	vrx320_dsl_address_define.h	1962;"	d
ZR_UPROC8_STATE0_FMASK	vrx320_dsl_address_define.h	1963;"	d
ZR_UPROC8_STATE0_MASK	vrx320_dsl_address_define.h	1961;"	d
ZR_UPROC8_STATE0_WMASK	vrx320_dsl_address_define.h	1960;"	d
ZR_UPROC8_STATE1	vrx320_dsl_address_define.h	1964;"	d
ZR_UPROC8_STATE1_DEFAULT	vrx320_dsl_address_define.h	1967;"	d
ZR_UPROC8_STATE1_FMASK	vrx320_dsl_address_define.h	1968;"	d
ZR_UPROC8_STATE1_MASK	vrx320_dsl_address_define.h	1966;"	d
ZR_UPROC8_STATE1_WMASK	vrx320_dsl_address_define.h	1965;"	d
ZR_UPROC8_STATE2	vrx320_dsl_address_define.h	1969;"	d
ZR_UPROC8_STATE2_DEFAULT	vrx320_dsl_address_define.h	1972;"	d
ZR_UPROC8_STATE2_FMASK	vrx320_dsl_address_define.h	1973;"	d
ZR_UPROC8_STATE2_MASK	vrx320_dsl_address_define.h	1971;"	d
ZR_UPROC8_STATE2_WMASK	vrx320_dsl_address_define.h	1970;"	d
ZR_UPROC8_STATE3	vrx320_dsl_address_define.h	1974;"	d
ZR_UPROC8_STATE3_DEFAULT	vrx320_dsl_address_define.h	1977;"	d
ZR_UPROC8_STATE3_FMASK	vrx320_dsl_address_define.h	1978;"	d
ZR_UPROC8_STATE3_MASK	vrx320_dsl_address_define.h	1976;"	d
ZR_UPROC8_STATE3_WMASK	vrx320_dsl_address_define.h	1975;"	d
ZR_UPROC8_STATE4	vrx320_dsl_address_define.h	1979;"	d
ZR_UPROC8_STATE4_DEFAULT	vrx320_dsl_address_define.h	1982;"	d
ZR_UPROC8_STATE4_FMASK	vrx320_dsl_address_define.h	1983;"	d
ZR_UPROC8_STATE4_MASK	vrx320_dsl_address_define.h	1981;"	d
ZR_UPROC8_STATE4_WMASK	vrx320_dsl_address_define.h	1980;"	d
ZR_UPROC9_STATE0	vrx320_dsl_address_define.h	1984;"	d
ZR_UPROC9_STATE0_DEFAULT	vrx320_dsl_address_define.h	1987;"	d
ZR_UPROC9_STATE0_FMASK	vrx320_dsl_address_define.h	1988;"	d
ZR_UPROC9_STATE0_MASK	vrx320_dsl_address_define.h	1986;"	d
ZR_UPROC9_STATE0_WMASK	vrx320_dsl_address_define.h	1985;"	d
ZR_UPROC9_STATE1	vrx320_dsl_address_define.h	1989;"	d
ZR_UPROC9_STATE1_DEFAULT	vrx320_dsl_address_define.h	1992;"	d
ZR_UPROC9_STATE1_FMASK	vrx320_dsl_address_define.h	1993;"	d
ZR_UPROC9_STATE1_MASK	vrx320_dsl_address_define.h	1991;"	d
ZR_UPROC9_STATE1_WMASK	vrx320_dsl_address_define.h	1990;"	d
ZR_UPROC9_STATE2	vrx320_dsl_address_define.h	1994;"	d
ZR_UPROC9_STATE2_DEFAULT	vrx320_dsl_address_define.h	1997;"	d
ZR_UPROC9_STATE2_FMASK	vrx320_dsl_address_define.h	1998;"	d
ZR_UPROC9_STATE2_MASK	vrx320_dsl_address_define.h	1996;"	d
ZR_UPROC9_STATE2_WMASK	vrx320_dsl_address_define.h	1995;"	d
ZR_UPROC9_STATE3	vrx320_dsl_address_define.h	1999;"	d
ZR_UPROC9_STATE3_DEFAULT	vrx320_dsl_address_define.h	2002;"	d
ZR_UPROC9_STATE3_FMASK	vrx320_dsl_address_define.h	2003;"	d
ZR_UPROC9_STATE3_MASK	vrx320_dsl_address_define.h	2001;"	d
ZR_UPROC9_STATE3_WMASK	vrx320_dsl_address_define.h	2000;"	d
ZR_UPROC9_STATE4	vrx320_dsl_address_define.h	2004;"	d
ZR_UPROC9_STATE4_DEFAULT	vrx320_dsl_address_define.h	2007;"	d
ZR_UPROC9_STATE4_FMASK	vrx320_dsl_address_define.h	2008;"	d
ZR_UPROC9_STATE4_MASK	vrx320_dsl_address_define.h	2006;"	d
ZR_UPROC9_STATE4_WMASK	vrx320_dsl_address_define.h	2005;"	d
ZR_UPROC_ENA	vrx320_dsl_address_define.h	1724;"	d
ZR_UPROC_ENA_DEFAULT	vrx320_dsl_address_define.h	1727;"	d
ZR_UPROC_ENA_FMASK	vrx320_dsl_address_define.h	1728;"	d
ZR_UPROC_ENA_MASK	vrx320_dsl_address_define.h	1726;"	d
ZR_UPROC_ENA_WMASK	vrx320_dsl_address_define.h	1725;"	d
ZR_UPROC_INT	vrx320_dsl_address_define.h	1754;"	d
ZR_UPROC_INT_DEFAULT	vrx320_dsl_address_define.h	1757;"	d
ZR_UPROC_INT_FMASK	vrx320_dsl_address_define.h	1758;"	d
ZR_UPROC_INT_MASK	vrx320_dsl_address_define.h	1756;"	d
ZR_UPROC_INT_WMASK	vrx320_dsl_address_define.h	1755;"	d
ZR_VBC_SIZE	vrx320_dsl_address_define.h	1429;"	d
ZR_VBC_SIZE_DEFAULT	vrx320_dsl_address_define.h	1432;"	d
ZR_VBC_SIZE_FMASK	vrx320_dsl_address_define.h	1433;"	d
ZR_VBC_SIZE_MASK	vrx320_dsl_address_define.h	1431;"	d
ZR_VBC_SIZE_WMASK	vrx320_dsl_address_define.h	1430;"	d
ZR_WB_AJ0	vrx320_dsl_address_define.h	2054;"	d
ZR_WB_AJ0_DEFAULT	vrx320_dsl_address_define.h	2057;"	d
ZR_WB_AJ0_FMASK	vrx320_dsl_address_define.h	2058;"	d
ZR_WB_AJ0_MASK	vrx320_dsl_address_define.h	2056;"	d
ZR_WB_AJ0_WMASK	vrx320_dsl_address_define.h	2055;"	d
ZR_WB_AJ1	vrx320_dsl_address_define.h	2059;"	d
ZR_WB_AJ1_DEFAULT	vrx320_dsl_address_define.h	2062;"	d
ZR_WB_AJ1_FMASK	vrx320_dsl_address_define.h	2063;"	d
ZR_WB_AJ1_MASK	vrx320_dsl_address_define.h	2061;"	d
ZR_WB_AJ1_WMASK	vrx320_dsl_address_define.h	2060;"	d
ZR_WB_AJ2	vrx320_dsl_address_define.h	2064;"	d
ZR_WB_AJ2_DEFAULT	vrx320_dsl_address_define.h	2067;"	d
ZR_WB_AJ2_FMASK	vrx320_dsl_address_define.h	2068;"	d
ZR_WB_AJ2_MASK	vrx320_dsl_address_define.h	2066;"	d
ZR_WB_AJ2_WMASK	vrx320_dsl_address_define.h	2065;"	d
ZR_WB_AJ3	vrx320_dsl_address_define.h	2069;"	d
ZR_WB_AJ3_DEFAULT	vrx320_dsl_address_define.h	2072;"	d
ZR_WB_AJ3_FMASK	vrx320_dsl_address_define.h	2073;"	d
ZR_WB_AJ3_MASK	vrx320_dsl_address_define.h	2071;"	d
ZR_WB_AJ3_WMASK	vrx320_dsl_address_define.h	2070;"	d
ZR_WB_DBG	vrx320_dsl_address_define.h	2009;"	d
ZR_WB_DBG_DEFAULT	vrx320_dsl_address_define.h	2012;"	d
ZR_WB_DBG_FMASK	vrx320_dsl_address_define.h	2013;"	d
ZR_WB_DBG_MASK	vrx320_dsl_address_define.h	2011;"	d
ZR_WB_DBG_WMASK	vrx320_dsl_address_define.h	2010;"	d
ZR_WB_RCHK0	vrx320_dsl_address_define.h	2014;"	d
ZR_WB_RCHK0_DEFAULT	vrx320_dsl_address_define.h	2017;"	d
ZR_WB_RCHK0_FMASK	vrx320_dsl_address_define.h	2018;"	d
ZR_WB_RCHK0_MASK	vrx320_dsl_address_define.h	2016;"	d
ZR_WB_RCHK0_WMASK	vrx320_dsl_address_define.h	2015;"	d
ZR_WB_RCHK1	vrx320_dsl_address_define.h	2019;"	d
ZR_WB_RCHK1_DEFAULT	vrx320_dsl_address_define.h	2022;"	d
ZR_WB_RCHK1_FMASK	vrx320_dsl_address_define.h	2023;"	d
ZR_WB_RCHK1_MASK	vrx320_dsl_address_define.h	2021;"	d
ZR_WB_RCHK1_WMASK	vrx320_dsl_address_define.h	2020;"	d
ZR_WB_RCHK2	vrx320_dsl_address_define.h	2024;"	d
ZR_WB_RCHK2_DEFAULT	vrx320_dsl_address_define.h	2027;"	d
ZR_WB_RCHK2_FMASK	vrx320_dsl_address_define.h	2028;"	d
ZR_WB_RCHK2_MASK	vrx320_dsl_address_define.h	2026;"	d
ZR_WB_RCHK2_WMASK	vrx320_dsl_address_define.h	2025;"	d
ZR_WB_RCHK3	vrx320_dsl_address_define.h	2029;"	d
ZR_WB_RCHK3_DEFAULT	vrx320_dsl_address_define.h	2032;"	d
ZR_WB_RCHK3_FMASK	vrx320_dsl_address_define.h	2033;"	d
ZR_WB_RCHK3_MASK	vrx320_dsl_address_define.h	2031;"	d
ZR_WB_RCHK3_WMASK	vrx320_dsl_address_define.h	2030;"	d
ZR_WB_RSYND0	vrx320_dsl_address_define.h	2034;"	d
ZR_WB_RSYND0_DEFAULT	vrx320_dsl_address_define.h	2037;"	d
ZR_WB_RSYND0_FMASK	vrx320_dsl_address_define.h	2038;"	d
ZR_WB_RSYND0_MASK	vrx320_dsl_address_define.h	2036;"	d
ZR_WB_RSYND0_WMASK	vrx320_dsl_address_define.h	2035;"	d
ZR_WB_RSYND1	vrx320_dsl_address_define.h	2039;"	d
ZR_WB_RSYND1_DEFAULT	vrx320_dsl_address_define.h	2042;"	d
ZR_WB_RSYND1_FMASK	vrx320_dsl_address_define.h	2043;"	d
ZR_WB_RSYND1_MASK	vrx320_dsl_address_define.h	2041;"	d
ZR_WB_RSYND1_WMASK	vrx320_dsl_address_define.h	2040;"	d
ZR_WB_RSYND2	vrx320_dsl_address_define.h	2044;"	d
ZR_WB_RSYND2_DEFAULT	vrx320_dsl_address_define.h	2047;"	d
ZR_WB_RSYND2_FMASK	vrx320_dsl_address_define.h	2048;"	d
ZR_WB_RSYND2_MASK	vrx320_dsl_address_define.h	2046;"	d
ZR_WB_RSYND2_WMASK	vrx320_dsl_address_define.h	2045;"	d
ZR_WB_RSYND3	vrx320_dsl_address_define.h	2049;"	d
ZR_WB_RSYND3_DEFAULT	vrx320_dsl_address_define.h	2052;"	d
ZR_WB_RSYND3_FMASK	vrx320_dsl_address_define.h	2053;"	d
ZR_WB_RSYND3_MASK	vrx320_dsl_address_define.h	2051;"	d
ZR_WB_RSYND3_WMASK	vrx320_dsl_address_define.h	2050;"	d
ZR_WB_SCORE2	vrx320_dsl_address_define.h	1719;"	d
ZR_WB_SCORE2_DEFAULT	vrx320_dsl_address_define.h	1722;"	d
ZR_WB_SCORE2_FMASK	vrx320_dsl_address_define.h	1723;"	d
ZR_WB_SCORE2_MASK	vrx320_dsl_address_define.h	1721;"	d
ZR_WB_SCORE2_WMASK	vrx320_dsl_address_define.h	1720;"	d
ZR_WB_SCORE_CTL	vrx320_dsl_address_define.h	1714;"	d
ZR_WB_SCORE_CTL_DEFAULT	vrx320_dsl_address_define.h	1717;"	d
ZR_WB_SCORE_CTL_FMASK	vrx320_dsl_address_define.h	1718;"	d
ZR_WB_SCORE_CTL_MASK	vrx320_dsl_address_define.h	1716;"	d
ZR_WB_SCORE_CTL_WMASK	vrx320_dsl_address_define.h	1715;"	d
ZT_CHECKBYTE0	vrx320_dsl_address_define.h	1023;"	d
ZT_CHECKBYTE0_DEFAULT	vrx320_dsl_address_define.h	1026;"	d
ZT_CHECKBYTE0_FMASK	vrx320_dsl_address_define.h	1027;"	d
ZT_CHECKBYTE0_MASK	vrx320_dsl_address_define.h	1025;"	d
ZT_CHECKBYTE0_WMASK	vrx320_dsl_address_define.h	1024;"	d
ZT_CHECKBYTE1	vrx320_dsl_address_define.h	1028;"	d
ZT_CHECKBYTE1_DEFAULT	vrx320_dsl_address_define.h	1031;"	d
ZT_CHECKBYTE1_FMASK	vrx320_dsl_address_define.h	1032;"	d
ZT_CHECKBYTE1_MASK	vrx320_dsl_address_define.h	1030;"	d
ZT_CHECKBYTE1_WMASK	vrx320_dsl_address_define.h	1029;"	d
ZT_CHECKBYTE2	vrx320_dsl_address_define.h	1033;"	d
ZT_CHECKBYTE2_DEFAULT	vrx320_dsl_address_define.h	1036;"	d
ZT_CHECKBYTE2_FMASK	vrx320_dsl_address_define.h	1037;"	d
ZT_CHECKBYTE2_MASK	vrx320_dsl_address_define.h	1035;"	d
ZT_CHECKBYTE2_WMASK	vrx320_dsl_address_define.h	1034;"	d
ZT_CHECKBYTE3	vrx320_dsl_address_define.h	1038;"	d
ZT_CHECKBYTE3_DEFAULT	vrx320_dsl_address_define.h	1041;"	d
ZT_CHECKBYTE3_FMASK	vrx320_dsl_address_define.h	1042;"	d
ZT_CHECKBYTE3_MASK	vrx320_dsl_address_define.h	1040;"	d
ZT_CHECKBYTE3_WMASK	vrx320_dsl_address_define.h	1039;"	d
ZT_CODEWORD	vrx320_dsl_address_define.h	778;"	d
ZT_CODEWORD_DEFAULT	vrx320_dsl_address_define.h	781;"	d
ZT_CODEWORD_FMASK	vrx320_dsl_address_define.h	782;"	d
ZT_CODEWORD_MASK	vrx320_dsl_address_define.h	780;"	d
ZT_CODEWORD_WMASK	vrx320_dsl_address_define.h	779;"	d
ZT_CONFIG	vrx320_dsl_address_define.h	1348;"	d
ZT_CONFIG_DEFAULT	vrx320_dsl_address_define.h	1351;"	d
ZT_CONFIG_FMASK	vrx320_dsl_address_define.h	1352;"	d
ZT_CONFIG_MASK	vrx320_dsl_address_define.h	1350;"	d
ZT_CONFIG_WMASK	vrx320_dsl_address_define.h	1349;"	d
ZT_CRC0	vrx320_dsl_address_define.h	808;"	d
ZT_CRC0_DEFAULT	vrx320_dsl_address_define.h	811;"	d
ZT_CRC0_FMASK	vrx320_dsl_address_define.h	812;"	d
ZT_CRC0_MASK	vrx320_dsl_address_define.h	810;"	d
ZT_CRC0_WMASK	vrx320_dsl_address_define.h	809;"	d
ZT_CRC1	vrx320_dsl_address_define.h	823;"	d
ZT_CRC1_DEFAULT	vrx320_dsl_address_define.h	826;"	d
ZT_CRC1_FMASK	vrx320_dsl_address_define.h	827;"	d
ZT_CRC1_MASK	vrx320_dsl_address_define.h	825;"	d
ZT_CRC1_WMASK	vrx320_dsl_address_define.h	824;"	d
ZT_CRC_CTRL0	vrx320_dsl_address_define.h	818;"	d
ZT_CRC_CTRL0_DEFAULT	vrx320_dsl_address_define.h	821;"	d
ZT_CRC_CTRL0_FMASK	vrx320_dsl_address_define.h	822;"	d
ZT_CRC_CTRL0_MASK	vrx320_dsl_address_define.h	820;"	d
ZT_CRC_CTRL0_WMASK	vrx320_dsl_address_define.h	819;"	d
ZT_CRC_CTRL1	vrx320_dsl_address_define.h	833;"	d
ZT_CRC_CTRL1_DEFAULT	vrx320_dsl_address_define.h	836;"	d
ZT_CRC_CTRL1_FMASK	vrx320_dsl_address_define.h	837;"	d
ZT_CRC_CTRL1_MASK	vrx320_dsl_address_define.h	835;"	d
ZT_CRC_CTRL1_WMASK	vrx320_dsl_address_define.h	834;"	d
ZT_CRC_POLY0	vrx320_dsl_address_define.h	813;"	d
ZT_CRC_POLY0_DEFAULT	vrx320_dsl_address_define.h	816;"	d
ZT_CRC_POLY0_FMASK	vrx320_dsl_address_define.h	817;"	d
ZT_CRC_POLY0_MASK	vrx320_dsl_address_define.h	815;"	d
ZT_CRC_POLY0_WMASK	vrx320_dsl_address_define.h	814;"	d
ZT_CRC_POLY1	vrx320_dsl_address_define.h	828;"	d
ZT_CRC_POLY1_DEFAULT	vrx320_dsl_address_define.h	831;"	d
ZT_CRC_POLY1_FMASK	vrx320_dsl_address_define.h	832;"	d
ZT_CRC_POLY1_MASK	vrx320_dsl_address_define.h	830;"	d
ZT_CRC_POLY1_WMASK	vrx320_dsl_address_define.h	829;"	d
ZT_DEPTH	vrx320_dsl_address_define.h	948;"	d
ZT_DEPTH_DEFAULT	vrx320_dsl_address_define.h	951;"	d
ZT_DEPTH_FMASK	vrx320_dsl_address_define.h	952;"	d
ZT_DEPTH_MASK	vrx320_dsl_address_define.h	950;"	d
ZT_DEPTH_WMASK	vrx320_dsl_address_define.h	949;"	d
ZT_DTB_CTRL	vrx320_dsl_address_define.h	858;"	d
ZT_DTB_CTRL_DEFAULT	vrx320_dsl_address_define.h	861;"	d
ZT_DTB_CTRL_FMASK	vrx320_dsl_address_define.h	862;"	d
ZT_DTB_CTRL_MASK	vrx320_dsl_address_define.h	860;"	d
ZT_DTB_CTRL_WMASK	vrx320_dsl_address_define.h	859;"	d
ZT_DTB_OFFSET	vrx320_dsl_address_define.h	1388;"	d
ZT_DTB_OFFSET_DEFAULT	vrx320_dsl_address_define.h	1391;"	d
ZT_DTB_OFFSET_FMASK	vrx320_dsl_address_define.h	1392;"	d
ZT_DTB_OFFSET_MASK	vrx320_dsl_address_define.h	1390;"	d
ZT_DTB_OFFSET_WMASK	vrx320_dsl_address_define.h	1389;"	d
ZT_DTB_PTRS	vrx320_dsl_address_define.h	863;"	d
ZT_DTB_PTRS_DEFAULT	vrx320_dsl_address_define.h	866;"	d
ZT_DTB_PTRS_FMASK	vrx320_dsl_address_define.h	867;"	d
ZT_DTB_PTRS_MASK	vrx320_dsl_address_define.h	865;"	d
ZT_DTB_PTRS_WMASK	vrx320_dsl_address_define.h	864;"	d
ZT_DT_SIZE	vrx320_dsl_address_define.h	1358;"	d
ZT_DT_SIZE_DEFAULT	vrx320_dsl_address_define.h	1361;"	d
ZT_DT_SIZE_FMASK	vrx320_dsl_address_define.h	1362;"	d
ZT_DT_SIZE_MASK	vrx320_dsl_address_define.h	1360;"	d
ZT_DT_SIZE_WMASK	vrx320_dsl_address_define.h	1359;"	d
ZT_FIFO_ACCESS	vrx320_dsl_address_define.h	1343;"	d
ZT_FIFO_ACCESS_DEFAULT	vrx320_dsl_address_define.h	1346;"	d
ZT_FIFO_ACCESS_FMASK	vrx320_dsl_address_define.h	1347;"	d
ZT_FIFO_ACCESS_MASK	vrx320_dsl_address_define.h	1345;"	d
ZT_FIFO_ACCESS_WMASK	vrx320_dsl_address_define.h	1344;"	d
ZT_FIFO_BASE0	vrx320_dsl_address_define.h	888;"	d
ZT_FIFO_BASE0_DEFAULT	vrx320_dsl_address_define.h	891;"	d
ZT_FIFO_BASE0_FMASK	vrx320_dsl_address_define.h	892;"	d
ZT_FIFO_BASE0_MASK	vrx320_dsl_address_define.h	890;"	d
ZT_FIFO_BASE0_WMASK	vrx320_dsl_address_define.h	889;"	d
ZT_FIFO_BASE1	vrx320_dsl_address_define.h	903;"	d
ZT_FIFO_BASE1_DEFAULT	vrx320_dsl_address_define.h	906;"	d
ZT_FIFO_BASE1_FMASK	vrx320_dsl_address_define.h	907;"	d
ZT_FIFO_BASE1_MASK	vrx320_dsl_address_define.h	905;"	d
ZT_FIFO_BASE1_WMASK	vrx320_dsl_address_define.h	904;"	d
ZT_FIFO_BASE2	vrx320_dsl_address_define.h	918;"	d
ZT_FIFO_BASE2_DEFAULT	vrx320_dsl_address_define.h	921;"	d
ZT_FIFO_BASE2_FMASK	vrx320_dsl_address_define.h	922;"	d
ZT_FIFO_BASE2_MASK	vrx320_dsl_address_define.h	920;"	d
ZT_FIFO_BASE2_WMASK	vrx320_dsl_address_define.h	919;"	d
ZT_FIFO_BASE3	vrx320_dsl_address_define.h	933;"	d
ZT_FIFO_BASE3_DEFAULT	vrx320_dsl_address_define.h	936;"	d
ZT_FIFO_BASE3_FMASK	vrx320_dsl_address_define.h	937;"	d
ZT_FIFO_BASE3_MASK	vrx320_dsl_address_define.h	935;"	d
ZT_FIFO_BASE3_WMASK	vrx320_dsl_address_define.h	934;"	d
ZT_FIFO_CNST0	vrx320_dsl_address_define.h	898;"	d
ZT_FIFO_CNST0_DEFAULT	vrx320_dsl_address_define.h	901;"	d
ZT_FIFO_CNST0_FMASK	vrx320_dsl_address_define.h	902;"	d
ZT_FIFO_CNST0_MASK	vrx320_dsl_address_define.h	900;"	d
ZT_FIFO_CNST0_WMASK	vrx320_dsl_address_define.h	899;"	d
ZT_FIFO_CNST1	vrx320_dsl_address_define.h	913;"	d
ZT_FIFO_CNST1_DEFAULT	vrx320_dsl_address_define.h	916;"	d
ZT_FIFO_CNST1_FMASK	vrx320_dsl_address_define.h	917;"	d
ZT_FIFO_CNST1_MASK	vrx320_dsl_address_define.h	915;"	d
ZT_FIFO_CNST1_WMASK	vrx320_dsl_address_define.h	914;"	d
ZT_FIFO_CNST2	vrx320_dsl_address_define.h	928;"	d
ZT_FIFO_CNST2_DEFAULT	vrx320_dsl_address_define.h	931;"	d
ZT_FIFO_CNST2_FMASK	vrx320_dsl_address_define.h	932;"	d
ZT_FIFO_CNST2_MASK	vrx320_dsl_address_define.h	930;"	d
ZT_FIFO_CNST2_WMASK	vrx320_dsl_address_define.h	929;"	d
ZT_FIFO_CNST3	vrx320_dsl_address_define.h	943;"	d
ZT_FIFO_CNST3_DEFAULT	vrx320_dsl_address_define.h	946;"	d
ZT_FIFO_CNST3_FMASK	vrx320_dsl_address_define.h	947;"	d
ZT_FIFO_CNST3_MASK	vrx320_dsl_address_define.h	945;"	d
ZT_FIFO_CNST3_WMASK	vrx320_dsl_address_define.h	944;"	d
ZT_FIFO_PTRS0	vrx320_dsl_address_define.h	893;"	d
ZT_FIFO_PTRS0_DEFAULT	vrx320_dsl_address_define.h	896;"	d
ZT_FIFO_PTRS0_FMASK	vrx320_dsl_address_define.h	897;"	d
ZT_FIFO_PTRS0_MASK	vrx320_dsl_address_define.h	895;"	d
ZT_FIFO_PTRS0_WMASK	vrx320_dsl_address_define.h	894;"	d
ZT_FIFO_PTRS1	vrx320_dsl_address_define.h	908;"	d
ZT_FIFO_PTRS1_DEFAULT	vrx320_dsl_address_define.h	911;"	d
ZT_FIFO_PTRS1_FMASK	vrx320_dsl_address_define.h	912;"	d
ZT_FIFO_PTRS1_MASK	vrx320_dsl_address_define.h	910;"	d
ZT_FIFO_PTRS1_WMASK	vrx320_dsl_address_define.h	909;"	d
ZT_FIFO_PTRS2	vrx320_dsl_address_define.h	923;"	d
ZT_FIFO_PTRS2_DEFAULT	vrx320_dsl_address_define.h	926;"	d
ZT_FIFO_PTRS2_FMASK	vrx320_dsl_address_define.h	927;"	d
ZT_FIFO_PTRS2_MASK	vrx320_dsl_address_define.h	925;"	d
ZT_FIFO_PTRS2_WMASK	vrx320_dsl_address_define.h	924;"	d
ZT_FIFO_PTRS3	vrx320_dsl_address_define.h	938;"	d
ZT_FIFO_PTRS3_DEFAULT	vrx320_dsl_address_define.h	941;"	d
ZT_FIFO_PTRS3_FMASK	vrx320_dsl_address_define.h	942;"	d
ZT_FIFO_PTRS3_MASK	vrx320_dsl_address_define.h	940;"	d
ZT_FIFO_PTRS3_WMASK	vrx320_dsl_address_define.h	939;"	d
ZT_FLAG_CTRL0	vrx320_dsl_address_define.h	798;"	d
ZT_FLAG_CTRL0_DEFAULT	vrx320_dsl_address_define.h	801;"	d
ZT_FLAG_CTRL0_FMASK	vrx320_dsl_address_define.h	802;"	d
ZT_FLAG_CTRL0_MASK	vrx320_dsl_address_define.h	800;"	d
ZT_FLAG_CTRL0_WMASK	vrx320_dsl_address_define.h	799;"	d
ZT_FLAG_CTRL1	vrx320_dsl_address_define.h	803;"	d
ZT_FLAG_CTRL1_DEFAULT	vrx320_dsl_address_define.h	806;"	d
ZT_FLAG_CTRL1_FMASK	vrx320_dsl_address_define.h	807;"	d
ZT_FLAG_CTRL1_MASK	vrx320_dsl_address_define.h	805;"	d
ZT_FLAG_CTRL1_WMASK	vrx320_dsl_address_define.h	804;"	d
ZT_FRAMING	vrx320_dsl_address_define.h	788;"	d
ZT_FRAMING_DEFAULT	vrx320_dsl_address_define.h	791;"	d
ZT_FRAMING_FMASK	vrx320_dsl_address_define.h	792;"	d
ZT_FRAMING_MASK	vrx320_dsl_address_define.h	790;"	d
ZT_FRAMING_WMASK	vrx320_dsl_address_define.h	789;"	d
ZT_ILVB_RDAD	vrx320_dsl_address_define.h	873;"	d
ZT_ILVB_RDAD_DEFAULT	vrx320_dsl_address_define.h	876;"	d
ZT_ILVB_RDAD_FMASK	vrx320_dsl_address_define.h	877;"	d
ZT_ILVB_RDAD_MASK	vrx320_dsl_address_define.h	875;"	d
ZT_ILVB_RDAD_WMASK	vrx320_dsl_address_define.h	874;"	d
ZT_ILVB_RDPTR	vrx320_dsl_address_define.h	883;"	d
ZT_ILVB_RDPTR_DEFAULT	vrx320_dsl_address_define.h	886;"	d
ZT_ILVB_RDPTR_FMASK	vrx320_dsl_address_define.h	887;"	d
ZT_ILVB_RDPTR_MASK	vrx320_dsl_address_define.h	885;"	d
ZT_ILVB_RDPTR_WMASK	vrx320_dsl_address_define.h	884;"	d
ZT_ILVB_WRAD	vrx320_dsl_address_define.h	868;"	d
ZT_ILVB_WRAD_DEFAULT	vrx320_dsl_address_define.h	871;"	d
ZT_ILVB_WRAD_FMASK	vrx320_dsl_address_define.h	872;"	d
ZT_ILVB_WRAD_MASK	vrx320_dsl_address_define.h	870;"	d
ZT_ILVB_WRAD_WMASK	vrx320_dsl_address_define.h	869;"	d
ZT_ILVB_WRPTR	vrx320_dsl_address_define.h	878;"	d
ZT_ILVB_WRPTR_DEFAULT	vrx320_dsl_address_define.h	881;"	d
ZT_ILVB_WRPTR_FMASK	vrx320_dsl_address_define.h	882;"	d
ZT_ILVB_WRPTR_MASK	vrx320_dsl_address_define.h	880;"	d
ZT_ILVB_WRPTR_WMASK	vrx320_dsl_address_define.h	879;"	d
ZT_ILV_BASE0	vrx320_dsl_address_define.h	958;"	d
ZT_ILV_BASE0_DEFAULT	vrx320_dsl_address_define.h	961;"	d
ZT_ILV_BASE0_FMASK	vrx320_dsl_address_define.h	962;"	d
ZT_ILV_BASE0_MASK	vrx320_dsl_address_define.h	960;"	d
ZT_ILV_BASE0_WMASK	vrx320_dsl_address_define.h	959;"	d
ZT_ILV_BASE1	vrx320_dsl_address_define.h	993;"	d
ZT_ILV_BASE1_DEFAULT	vrx320_dsl_address_define.h	996;"	d
ZT_ILV_BASE1_FMASK	vrx320_dsl_address_define.h	997;"	d
ZT_ILV_BASE1_MASK	vrx320_dsl_address_define.h	995;"	d
ZT_ILV_BASE1_WMASK	vrx320_dsl_address_define.h	994;"	d
ZT_ILV_CNTRS0	vrx320_dsl_address_define.h	973;"	d
ZT_ILV_CNTRS0_DEFAULT	vrx320_dsl_address_define.h	976;"	d
ZT_ILV_CNTRS0_FMASK	vrx320_dsl_address_define.h	977;"	d
ZT_ILV_CNTRS0_MASK	vrx320_dsl_address_define.h	975;"	d
ZT_ILV_CNTRS0_WMASK	vrx320_dsl_address_define.h	974;"	d
ZT_ILV_CNTRS1	vrx320_dsl_address_define.h	1008;"	d
ZT_ILV_CNTRS1_DEFAULT	vrx320_dsl_address_define.h	1011;"	d
ZT_ILV_CNTRS1_FMASK	vrx320_dsl_address_define.h	1012;"	d
ZT_ILV_CNTRS1_MASK	vrx320_dsl_address_define.h	1010;"	d
ZT_ILV_CNTRS1_WMASK	vrx320_dsl_address_define.h	1009;"	d
ZT_ILV_FULLNESS0	vrx320_dsl_address_define.h	968;"	d
ZT_ILV_FULLNESS0_DEFAULT	vrx320_dsl_address_define.h	971;"	d
ZT_ILV_FULLNESS0_FMASK	vrx320_dsl_address_define.h	972;"	d
ZT_ILV_FULLNESS0_MASK	vrx320_dsl_address_define.h	970;"	d
ZT_ILV_FULLNESS0_WMASK	vrx320_dsl_address_define.h	969;"	d
ZT_ILV_FULLNESS1	vrx320_dsl_address_define.h	1003;"	d
ZT_ILV_FULLNESS1_DEFAULT	vrx320_dsl_address_define.h	1006;"	d
ZT_ILV_FULLNESS1_FMASK	vrx320_dsl_address_define.h	1007;"	d
ZT_ILV_FULLNESS1_MASK	vrx320_dsl_address_define.h	1005;"	d
ZT_ILV_FULLNESS1_WMASK	vrx320_dsl_address_define.h	1004;"	d
ZT_ILV_PARAMS0	vrx320_dsl_address_define.h	953;"	d
ZT_ILV_PARAMS0_DEFAULT	vrx320_dsl_address_define.h	956;"	d
ZT_ILV_PARAMS0_FMASK	vrx320_dsl_address_define.h	957;"	d
ZT_ILV_PARAMS0_MASK	vrx320_dsl_address_define.h	955;"	d
ZT_ILV_PARAMS0_WMASK	vrx320_dsl_address_define.h	954;"	d
ZT_ILV_PARAMS1	vrx320_dsl_address_define.h	988;"	d
ZT_ILV_PARAMS1_DEFAULT	vrx320_dsl_address_define.h	991;"	d
ZT_ILV_PARAMS1_FMASK	vrx320_dsl_address_define.h	992;"	d
ZT_ILV_PARAMS1_MASK	vrx320_dsl_address_define.h	990;"	d
ZT_ILV_PARAMS1_WMASK	vrx320_dsl_address_define.h	989;"	d
ZT_ILV_PMD_CNTRS0	vrx320_dsl_address_define.h	983;"	d
ZT_ILV_PMD_CNTRS0_DEFAULT	vrx320_dsl_address_define.h	986;"	d
ZT_ILV_PMD_CNTRS0_FMASK	vrx320_dsl_address_define.h	987;"	d
ZT_ILV_PMD_CNTRS0_MASK	vrx320_dsl_address_define.h	985;"	d
ZT_ILV_PMD_CNTRS0_WMASK	vrx320_dsl_address_define.h	984;"	d
ZT_ILV_PMD_CNTRS1	vrx320_dsl_address_define.h	1018;"	d
ZT_ILV_PMD_CNTRS1_DEFAULT	vrx320_dsl_address_define.h	1021;"	d
ZT_ILV_PMD_CNTRS1_FMASK	vrx320_dsl_address_define.h	1022;"	d
ZT_ILV_PMD_CNTRS1_MASK	vrx320_dsl_address_define.h	1020;"	d
ZT_ILV_PMD_CNTRS1_WMASK	vrx320_dsl_address_define.h	1019;"	d
ZT_ILV_PMS_CNTRS0	vrx320_dsl_address_define.h	978;"	d
ZT_ILV_PMS_CNTRS0_DEFAULT	vrx320_dsl_address_define.h	981;"	d
ZT_ILV_PMS_CNTRS0_FMASK	vrx320_dsl_address_define.h	982;"	d
ZT_ILV_PMS_CNTRS0_MASK	vrx320_dsl_address_define.h	980;"	d
ZT_ILV_PMS_CNTRS0_WMASK	vrx320_dsl_address_define.h	979;"	d
ZT_ILV_PMS_CNTRS1	vrx320_dsl_address_define.h	1013;"	d
ZT_ILV_PMS_CNTRS1_DEFAULT	vrx320_dsl_address_define.h	1016;"	d
ZT_ILV_PMS_CNTRS1_FMASK	vrx320_dsl_address_define.h	1017;"	d
ZT_ILV_PMS_CNTRS1_MASK	vrx320_dsl_address_define.h	1015;"	d
ZT_ILV_PMS_CNTRS1_WMASK	vrx320_dsl_address_define.h	1014;"	d
ZT_ILV_SIZE0	vrx320_dsl_address_define.h	963;"	d
ZT_ILV_SIZE0_DEFAULT	vrx320_dsl_address_define.h	966;"	d
ZT_ILV_SIZE0_FMASK	vrx320_dsl_address_define.h	967;"	d
ZT_ILV_SIZE0_MASK	vrx320_dsl_address_define.h	965;"	d
ZT_ILV_SIZE0_WMASK	vrx320_dsl_address_define.h	964;"	d
ZT_ILV_SIZE1	vrx320_dsl_address_define.h	998;"	d
ZT_ILV_SIZE1_DEFAULT	vrx320_dsl_address_define.h	1001;"	d
ZT_ILV_SIZE1_FMASK	vrx320_dsl_address_define.h	1002;"	d
ZT_ILV_SIZE1_MASK	vrx320_dsl_address_define.h	1000;"	d
ZT_ILV_SIZE1_WMASK	vrx320_dsl_address_define.h	999;"	d
ZT_OHRATE	vrx320_dsl_address_define.h	793;"	d
ZT_OHRATE_DEFAULT	vrx320_dsl_address_define.h	796;"	d
ZT_OHRATE_FMASK	vrx320_dsl_address_define.h	797;"	d
ZT_OHRATE_MASK	vrx320_dsl_address_define.h	795;"	d
ZT_OHRATE_WMASK	vrx320_dsl_address_define.h	794;"	d
ZT_PMS_SIZE	vrx320_dsl_address_define.h	1353;"	d
ZT_PMS_SIZE_DEFAULT	vrx320_dsl_address_define.h	1356;"	d
ZT_PMS_SIZE_FMASK	vrx320_dsl_address_define.h	1357;"	d
ZT_PMS_SIZE_MASK	vrx320_dsl_address_define.h	1355;"	d
ZT_PMS_SIZE_WMASK	vrx320_dsl_address_define.h	1354;"	d
ZT_QTDTB_ADDR_LP01	vrx320_dsl_address_define.h	1378;"	d
ZT_QTDTB_ADDR_LP01_DEFAULT	vrx320_dsl_address_define.h	1381;"	d
ZT_QTDTB_ADDR_LP01_FMASK	vrx320_dsl_address_define.h	1382;"	d
ZT_QTDTB_ADDR_LP01_MASK	vrx320_dsl_address_define.h	1380;"	d
ZT_QTDTB_ADDR_LP01_WMASK	vrx320_dsl_address_define.h	1379;"	d
ZT_QTDTB_ADDR_LP2	vrx320_dsl_address_define.h	1383;"	d
ZT_QTDTB_ADDR_LP2_DEFAULT	vrx320_dsl_address_define.h	1386;"	d
ZT_QTDTB_ADDR_LP2_FMASK	vrx320_dsl_address_define.h	1387;"	d
ZT_QTDTB_ADDR_LP2_MASK	vrx320_dsl_address_define.h	1385;"	d
ZT_QTDTB_ADDR_LP2_WMASK	vrx320_dsl_address_define.h	1384;"	d
ZT_QTDTB_CONFIG_LP0	vrx320_dsl_address_define.h	1363;"	d
ZT_QTDTB_CONFIG_LP0_DEFAULT	vrx320_dsl_address_define.h	1366;"	d
ZT_QTDTB_CONFIG_LP0_FMASK	vrx320_dsl_address_define.h	1367;"	d
ZT_QTDTB_CONFIG_LP0_MASK	vrx320_dsl_address_define.h	1365;"	d
ZT_QTDTB_CONFIG_LP0_WMASK	vrx320_dsl_address_define.h	1364;"	d
ZT_QTDTB_CONFIG_LP1	vrx320_dsl_address_define.h	1368;"	d
ZT_QTDTB_CONFIG_LP1_DEFAULT	vrx320_dsl_address_define.h	1371;"	d
ZT_QTDTB_CONFIG_LP1_FMASK	vrx320_dsl_address_define.h	1372;"	d
ZT_QTDTB_CONFIG_LP1_MASK	vrx320_dsl_address_define.h	1370;"	d
ZT_QTDTB_CONFIG_LP1_WMASK	vrx320_dsl_address_define.h	1369;"	d
ZT_QTDTB_CONFIG_LP2	vrx320_dsl_address_define.h	1373;"	d
ZT_QTDTB_CONFIG_LP2_DEFAULT	vrx320_dsl_address_define.h	1376;"	d
ZT_QTDTB_CONFIG_LP2_FMASK	vrx320_dsl_address_define.h	1377;"	d
ZT_QTDTB_CONFIG_LP2_MASK	vrx320_dsl_address_define.h	1375;"	d
ZT_QTDTB_CONFIG_LP2_WMASK	vrx320_dsl_address_define.h	1374;"	d
ZT_R0	vrx320_dsl_address_define.h	758;"	d
ZT_R0_DEFAULT	vrx320_dsl_address_define.h	761;"	d
ZT_R0_FMASK	vrx320_dsl_address_define.h	762;"	d
ZT_R0_MASK	vrx320_dsl_address_define.h	760;"	d
ZT_R0_WMASK	vrx320_dsl_address_define.h	759;"	d
ZT_R12	vrx320_dsl_address_define.h	773;"	d
ZT_R12_DEFAULT	vrx320_dsl_address_define.h	776;"	d
ZT_R12_FMASK	vrx320_dsl_address_define.h	777;"	d
ZT_R12_MASK	vrx320_dsl_address_define.h	775;"	d
ZT_R12_WMASK	vrx320_dsl_address_define.h	774;"	d
ZT_R4	vrx320_dsl_address_define.h	763;"	d
ZT_R4_DEFAULT	vrx320_dsl_address_define.h	766;"	d
ZT_R4_FMASK	vrx320_dsl_address_define.h	767;"	d
ZT_R4_MASK	vrx320_dsl_address_define.h	765;"	d
ZT_R4_WMASK	vrx320_dsl_address_define.h	764;"	d
ZT_R8	vrx320_dsl_address_define.h	768;"	d
ZT_R8_DEFAULT	vrx320_dsl_address_define.h	771;"	d
ZT_R8_FMASK	vrx320_dsl_address_define.h	772;"	d
ZT_R8_MASK	vrx320_dsl_address_define.h	770;"	d
ZT_R8_WMASK	vrx320_dsl_address_define.h	769;"	d
ZT_SCR	vrx320_dsl_address_define.h	838;"	d
ZT_SCR_CTRL	vrx320_dsl_address_define.h	848;"	d
ZT_SCR_CTRL_DEFAULT	vrx320_dsl_address_define.h	851;"	d
ZT_SCR_CTRL_FMASK	vrx320_dsl_address_define.h	852;"	d
ZT_SCR_CTRL_MASK	vrx320_dsl_address_define.h	850;"	d
ZT_SCR_CTRL_WMASK	vrx320_dsl_address_define.h	849;"	d
ZT_SCR_DEFAULT	vrx320_dsl_address_define.h	841;"	d
ZT_SCR_FMASK	vrx320_dsl_address_define.h	842;"	d
ZT_SCR_MASK	vrx320_dsl_address_define.h	840;"	d
ZT_SCR_POLY	vrx320_dsl_address_define.h	843;"	d
ZT_SCR_POLY_DEFAULT	vrx320_dsl_address_define.h	846;"	d
ZT_SCR_POLY_FMASK	vrx320_dsl_address_define.h	847;"	d
ZT_SCR_POLY_MASK	vrx320_dsl_address_define.h	845;"	d
ZT_SCR_POLY_WMASK	vrx320_dsl_address_define.h	844;"	d
ZT_SCR_STATE	vrx320_dsl_address_define.h	853;"	d
ZT_SCR_STATE_DEFAULT	vrx320_dsl_address_define.h	856;"	d
ZT_SCR_STATE_FMASK	vrx320_dsl_address_define.h	857;"	d
ZT_SCR_STATE_MASK	vrx320_dsl_address_define.h	855;"	d
ZT_SCR_STATE_WMASK	vrx320_dsl_address_define.h	854;"	d
ZT_SCR_WMASK	vrx320_dsl_address_define.h	839;"	d
ZT_STAT_CTRL	vrx320_dsl_address_define.h	1393;"	d
ZT_STAT_CTRL_DEFAULT	vrx320_dsl_address_define.h	1396;"	d
ZT_STAT_CTRL_FMASK	vrx320_dsl_address_define.h	1397;"	d
ZT_STAT_CTRL_MASK	vrx320_dsl_address_define.h	1395;"	d
ZT_STAT_CTRL_WMASK	vrx320_dsl_address_define.h	1394;"	d
ZT_TCSRC_STATE	vrx320_dsl_address_define.h	1043;"	d
ZT_TCSRC_STATE_DEFAULT	vrx320_dsl_address_define.h	1046;"	d
ZT_TCSRC_STATE_FMASK	vrx320_dsl_address_define.h	1047;"	d
ZT_TCSRC_STATE_MASK	vrx320_dsl_address_define.h	1045;"	d
ZT_TCSRC_STATE_WMASK	vrx320_dsl_address_define.h	1044;"	d
ZT_UPROC01_BASE	vrx320_dsl_address_define.h	1053;"	d
ZT_UPROC01_BASE_DEFAULT	vrx320_dsl_address_define.h	1056;"	d
ZT_UPROC01_BASE_FMASK	vrx320_dsl_address_define.h	1057;"	d
ZT_UPROC01_BASE_MASK	vrx320_dsl_address_define.h	1055;"	d
ZT_UPROC01_BASE_WMASK	vrx320_dsl_address_define.h	1054;"	d
ZT_UPROC0_STATE0	vrx320_dsl_address_define.h	1083;"	d
ZT_UPROC0_STATE0_DEFAULT	vrx320_dsl_address_define.h	1086;"	d
ZT_UPROC0_STATE0_FMASK	vrx320_dsl_address_define.h	1087;"	d
ZT_UPROC0_STATE0_MASK	vrx320_dsl_address_define.h	1085;"	d
ZT_UPROC0_STATE0_WMASK	vrx320_dsl_address_define.h	1084;"	d
ZT_UPROC0_STATE1	vrx320_dsl_address_define.h	1088;"	d
ZT_UPROC0_STATE1_DEFAULT	vrx320_dsl_address_define.h	1091;"	d
ZT_UPROC0_STATE1_FMASK	vrx320_dsl_address_define.h	1092;"	d
ZT_UPROC0_STATE1_MASK	vrx320_dsl_address_define.h	1090;"	d
ZT_UPROC0_STATE1_WMASK	vrx320_dsl_address_define.h	1089;"	d
ZT_UPROC0_STATE2	vrx320_dsl_address_define.h	1093;"	d
ZT_UPROC0_STATE2_DEFAULT	vrx320_dsl_address_define.h	1096;"	d
ZT_UPROC0_STATE2_FMASK	vrx320_dsl_address_define.h	1097;"	d
ZT_UPROC0_STATE2_MASK	vrx320_dsl_address_define.h	1095;"	d
ZT_UPROC0_STATE2_WMASK	vrx320_dsl_address_define.h	1094;"	d
ZT_UPROC0_STATE3	vrx320_dsl_address_define.h	1098;"	d
ZT_UPROC0_STATE3_DEFAULT	vrx320_dsl_address_define.h	1101;"	d
ZT_UPROC0_STATE3_FMASK	vrx320_dsl_address_define.h	1102;"	d
ZT_UPROC0_STATE3_MASK	vrx320_dsl_address_define.h	1100;"	d
ZT_UPROC0_STATE3_WMASK	vrx320_dsl_address_define.h	1099;"	d
ZT_UPROC0_STATE4	vrx320_dsl_address_define.h	1103;"	d
ZT_UPROC0_STATE4_DEFAULT	vrx320_dsl_address_define.h	1106;"	d
ZT_UPROC0_STATE4_FMASK	vrx320_dsl_address_define.h	1107;"	d
ZT_UPROC0_STATE4_MASK	vrx320_dsl_address_define.h	1105;"	d
ZT_UPROC0_STATE4_WMASK	vrx320_dsl_address_define.h	1104;"	d
ZT_UPROC1_STATE0	vrx320_dsl_address_define.h	1108;"	d
ZT_UPROC1_STATE0_DEFAULT	vrx320_dsl_address_define.h	1111;"	d
ZT_UPROC1_STATE0_FMASK	vrx320_dsl_address_define.h	1112;"	d
ZT_UPROC1_STATE0_MASK	vrx320_dsl_address_define.h	1110;"	d
ZT_UPROC1_STATE0_WMASK	vrx320_dsl_address_define.h	1109;"	d
ZT_UPROC1_STATE1	vrx320_dsl_address_define.h	1113;"	d
ZT_UPROC1_STATE1_DEFAULT	vrx320_dsl_address_define.h	1116;"	d
ZT_UPROC1_STATE1_FMASK	vrx320_dsl_address_define.h	1117;"	d
ZT_UPROC1_STATE1_MASK	vrx320_dsl_address_define.h	1115;"	d
ZT_UPROC1_STATE1_WMASK	vrx320_dsl_address_define.h	1114;"	d
ZT_UPROC1_STATE2	vrx320_dsl_address_define.h	1118;"	d
ZT_UPROC1_STATE2_DEFAULT	vrx320_dsl_address_define.h	1121;"	d
ZT_UPROC1_STATE2_FMASK	vrx320_dsl_address_define.h	1122;"	d
ZT_UPROC1_STATE2_MASK	vrx320_dsl_address_define.h	1120;"	d
ZT_UPROC1_STATE2_WMASK	vrx320_dsl_address_define.h	1119;"	d
ZT_UPROC1_STATE3	vrx320_dsl_address_define.h	1123;"	d
ZT_UPROC1_STATE3_DEFAULT	vrx320_dsl_address_define.h	1126;"	d
ZT_UPROC1_STATE3_FMASK	vrx320_dsl_address_define.h	1127;"	d
ZT_UPROC1_STATE3_MASK	vrx320_dsl_address_define.h	1125;"	d
ZT_UPROC1_STATE3_WMASK	vrx320_dsl_address_define.h	1124;"	d
ZT_UPROC1_STATE4	vrx320_dsl_address_define.h	1128;"	d
ZT_UPROC1_STATE4_DEFAULT	vrx320_dsl_address_define.h	1131;"	d
ZT_UPROC1_STATE4_FMASK	vrx320_dsl_address_define.h	1132;"	d
ZT_UPROC1_STATE4_MASK	vrx320_dsl_address_define.h	1130;"	d
ZT_UPROC1_STATE4_WMASK	vrx320_dsl_address_define.h	1129;"	d
ZT_UPROC23_BASE	vrx320_dsl_address_define.h	1058;"	d
ZT_UPROC23_BASE_DEFAULT	vrx320_dsl_address_define.h	1061;"	d
ZT_UPROC23_BASE_FMASK	vrx320_dsl_address_define.h	1062;"	d
ZT_UPROC23_BASE_MASK	vrx320_dsl_address_define.h	1060;"	d
ZT_UPROC23_BASE_WMASK	vrx320_dsl_address_define.h	1059;"	d
ZT_UPROC2_STATE0	vrx320_dsl_address_define.h	1133;"	d
ZT_UPROC2_STATE0_DEFAULT	vrx320_dsl_address_define.h	1136;"	d
ZT_UPROC2_STATE0_FMASK	vrx320_dsl_address_define.h	1137;"	d
ZT_UPROC2_STATE0_MASK	vrx320_dsl_address_define.h	1135;"	d
ZT_UPROC2_STATE0_WMASK	vrx320_dsl_address_define.h	1134;"	d
ZT_UPROC2_STATE1	vrx320_dsl_address_define.h	1138;"	d
ZT_UPROC2_STATE1_DEFAULT	vrx320_dsl_address_define.h	1141;"	d
ZT_UPROC2_STATE1_FMASK	vrx320_dsl_address_define.h	1142;"	d
ZT_UPROC2_STATE1_MASK	vrx320_dsl_address_define.h	1140;"	d
ZT_UPROC2_STATE1_WMASK	vrx320_dsl_address_define.h	1139;"	d
ZT_UPROC2_STATE2	vrx320_dsl_address_define.h	1143;"	d
ZT_UPROC2_STATE2_DEFAULT	vrx320_dsl_address_define.h	1146;"	d
ZT_UPROC2_STATE2_FMASK	vrx320_dsl_address_define.h	1147;"	d
ZT_UPROC2_STATE2_MASK	vrx320_dsl_address_define.h	1145;"	d
ZT_UPROC2_STATE2_WMASK	vrx320_dsl_address_define.h	1144;"	d
ZT_UPROC2_STATE3	vrx320_dsl_address_define.h	1148;"	d
ZT_UPROC2_STATE3_DEFAULT	vrx320_dsl_address_define.h	1151;"	d
ZT_UPROC2_STATE3_FMASK	vrx320_dsl_address_define.h	1152;"	d
ZT_UPROC2_STATE3_MASK	vrx320_dsl_address_define.h	1150;"	d
ZT_UPROC2_STATE3_WMASK	vrx320_dsl_address_define.h	1149;"	d
ZT_UPROC2_STATE4	vrx320_dsl_address_define.h	1153;"	d
ZT_UPROC2_STATE4_DEFAULT	vrx320_dsl_address_define.h	1156;"	d
ZT_UPROC2_STATE4_FMASK	vrx320_dsl_address_define.h	1157;"	d
ZT_UPROC2_STATE4_MASK	vrx320_dsl_address_define.h	1155;"	d
ZT_UPROC2_STATE4_WMASK	vrx320_dsl_address_define.h	1154;"	d
ZT_UPROC3_STATE0	vrx320_dsl_address_define.h	1158;"	d
ZT_UPROC3_STATE0_DEFAULT	vrx320_dsl_address_define.h	1161;"	d
ZT_UPROC3_STATE0_FMASK	vrx320_dsl_address_define.h	1162;"	d
ZT_UPROC3_STATE0_MASK	vrx320_dsl_address_define.h	1160;"	d
ZT_UPROC3_STATE0_WMASK	vrx320_dsl_address_define.h	1159;"	d
ZT_UPROC3_STATE1	vrx320_dsl_address_define.h	1163;"	d
ZT_UPROC3_STATE1_DEFAULT	vrx320_dsl_address_define.h	1166;"	d
ZT_UPROC3_STATE1_FMASK	vrx320_dsl_address_define.h	1167;"	d
ZT_UPROC3_STATE1_MASK	vrx320_dsl_address_define.h	1165;"	d
ZT_UPROC3_STATE1_WMASK	vrx320_dsl_address_define.h	1164;"	d
ZT_UPROC3_STATE2	vrx320_dsl_address_define.h	1168;"	d
ZT_UPROC3_STATE2_DEFAULT	vrx320_dsl_address_define.h	1171;"	d
ZT_UPROC3_STATE2_FMASK	vrx320_dsl_address_define.h	1172;"	d
ZT_UPROC3_STATE2_MASK	vrx320_dsl_address_define.h	1170;"	d
ZT_UPROC3_STATE2_WMASK	vrx320_dsl_address_define.h	1169;"	d
ZT_UPROC3_STATE3	vrx320_dsl_address_define.h	1173;"	d
ZT_UPROC3_STATE3_DEFAULT	vrx320_dsl_address_define.h	1176;"	d
ZT_UPROC3_STATE3_FMASK	vrx320_dsl_address_define.h	1177;"	d
ZT_UPROC3_STATE3_MASK	vrx320_dsl_address_define.h	1175;"	d
ZT_UPROC3_STATE3_WMASK	vrx320_dsl_address_define.h	1174;"	d
ZT_UPROC3_STATE4	vrx320_dsl_address_define.h	1178;"	d
ZT_UPROC3_STATE4_DEFAULT	vrx320_dsl_address_define.h	1181;"	d
ZT_UPROC3_STATE4_FMASK	vrx320_dsl_address_define.h	1182;"	d
ZT_UPROC3_STATE4_MASK	vrx320_dsl_address_define.h	1180;"	d
ZT_UPROC3_STATE4_WMASK	vrx320_dsl_address_define.h	1179;"	d
ZT_UPROC45_BASE	vrx320_dsl_address_define.h	1063;"	d
ZT_UPROC45_BASE_DEFAULT	vrx320_dsl_address_define.h	1066;"	d
ZT_UPROC45_BASE_FMASK	vrx320_dsl_address_define.h	1067;"	d
ZT_UPROC45_BASE_MASK	vrx320_dsl_address_define.h	1065;"	d
ZT_UPROC45_BASE_WMASK	vrx320_dsl_address_define.h	1064;"	d
ZT_UPROC4_STATE0	vrx320_dsl_address_define.h	1183;"	d
ZT_UPROC4_STATE0_DEFAULT	vrx320_dsl_address_define.h	1186;"	d
ZT_UPROC4_STATE0_FMASK	vrx320_dsl_address_define.h	1187;"	d
ZT_UPROC4_STATE0_MASK	vrx320_dsl_address_define.h	1185;"	d
ZT_UPROC4_STATE0_WMASK	vrx320_dsl_address_define.h	1184;"	d
ZT_UPROC4_STATE1	vrx320_dsl_address_define.h	1188;"	d
ZT_UPROC4_STATE1_DEFAULT	vrx320_dsl_address_define.h	1191;"	d
ZT_UPROC4_STATE1_FMASK	vrx320_dsl_address_define.h	1192;"	d
ZT_UPROC4_STATE1_MASK	vrx320_dsl_address_define.h	1190;"	d
ZT_UPROC4_STATE1_WMASK	vrx320_dsl_address_define.h	1189;"	d
ZT_UPROC4_STATE2	vrx320_dsl_address_define.h	1193;"	d
ZT_UPROC4_STATE2_DEFAULT	vrx320_dsl_address_define.h	1196;"	d
ZT_UPROC4_STATE2_FMASK	vrx320_dsl_address_define.h	1197;"	d
ZT_UPROC4_STATE2_MASK	vrx320_dsl_address_define.h	1195;"	d
ZT_UPROC4_STATE2_WMASK	vrx320_dsl_address_define.h	1194;"	d
ZT_UPROC4_STATE3	vrx320_dsl_address_define.h	1198;"	d
ZT_UPROC4_STATE3_DEFAULT	vrx320_dsl_address_define.h	1201;"	d
ZT_UPROC4_STATE3_FMASK	vrx320_dsl_address_define.h	1202;"	d
ZT_UPROC4_STATE3_MASK	vrx320_dsl_address_define.h	1200;"	d
ZT_UPROC4_STATE3_WMASK	vrx320_dsl_address_define.h	1199;"	d
ZT_UPROC4_STATE4	vrx320_dsl_address_define.h	1203;"	d
ZT_UPROC4_STATE4_DEFAULT	vrx320_dsl_address_define.h	1206;"	d
ZT_UPROC4_STATE4_FMASK	vrx320_dsl_address_define.h	1207;"	d
ZT_UPROC4_STATE4_MASK	vrx320_dsl_address_define.h	1205;"	d
ZT_UPROC4_STATE4_WMASK	vrx320_dsl_address_define.h	1204;"	d
ZT_UPROC5_STATE0	vrx320_dsl_address_define.h	1208;"	d
ZT_UPROC5_STATE0_DEFAULT	vrx320_dsl_address_define.h	1211;"	d
ZT_UPROC5_STATE0_FMASK	vrx320_dsl_address_define.h	1212;"	d
ZT_UPROC5_STATE0_MASK	vrx320_dsl_address_define.h	1210;"	d
ZT_UPROC5_STATE0_WMASK	vrx320_dsl_address_define.h	1209;"	d
ZT_UPROC5_STATE1	vrx320_dsl_address_define.h	1213;"	d
ZT_UPROC5_STATE1_DEFAULT	vrx320_dsl_address_define.h	1216;"	d
ZT_UPROC5_STATE1_FMASK	vrx320_dsl_address_define.h	1217;"	d
ZT_UPROC5_STATE1_MASK	vrx320_dsl_address_define.h	1215;"	d
ZT_UPROC5_STATE1_WMASK	vrx320_dsl_address_define.h	1214;"	d
ZT_UPROC5_STATE2	vrx320_dsl_address_define.h	1218;"	d
ZT_UPROC5_STATE2_DEFAULT	vrx320_dsl_address_define.h	1221;"	d
ZT_UPROC5_STATE2_FMASK	vrx320_dsl_address_define.h	1222;"	d
ZT_UPROC5_STATE2_MASK	vrx320_dsl_address_define.h	1220;"	d
ZT_UPROC5_STATE2_WMASK	vrx320_dsl_address_define.h	1219;"	d
ZT_UPROC5_STATE3	vrx320_dsl_address_define.h	1223;"	d
ZT_UPROC5_STATE3_DEFAULT	vrx320_dsl_address_define.h	1226;"	d
ZT_UPROC5_STATE3_FMASK	vrx320_dsl_address_define.h	1227;"	d
ZT_UPROC5_STATE3_MASK	vrx320_dsl_address_define.h	1225;"	d
ZT_UPROC5_STATE3_WMASK	vrx320_dsl_address_define.h	1224;"	d
ZT_UPROC5_STATE4	vrx320_dsl_address_define.h	1228;"	d
ZT_UPROC5_STATE4_DEFAULT	vrx320_dsl_address_define.h	1231;"	d
ZT_UPROC5_STATE4_FMASK	vrx320_dsl_address_define.h	1232;"	d
ZT_UPROC5_STATE4_MASK	vrx320_dsl_address_define.h	1230;"	d
ZT_UPROC5_STATE4_WMASK	vrx320_dsl_address_define.h	1229;"	d
ZT_UPROC67_BASE	vrx320_dsl_address_define.h	1068;"	d
ZT_UPROC67_BASE_DEFAULT	vrx320_dsl_address_define.h	1071;"	d
ZT_UPROC67_BASE_FMASK	vrx320_dsl_address_define.h	1072;"	d
ZT_UPROC67_BASE_MASK	vrx320_dsl_address_define.h	1070;"	d
ZT_UPROC67_BASE_WMASK	vrx320_dsl_address_define.h	1069;"	d
ZT_UPROC6_STATE0	vrx320_dsl_address_define.h	1233;"	d
ZT_UPROC6_STATE0_DEFAULT	vrx320_dsl_address_define.h	1236;"	d
ZT_UPROC6_STATE0_FMASK	vrx320_dsl_address_define.h	1237;"	d
ZT_UPROC6_STATE0_MASK	vrx320_dsl_address_define.h	1235;"	d
ZT_UPROC6_STATE0_WMASK	vrx320_dsl_address_define.h	1234;"	d
ZT_UPROC6_STATE1	vrx320_dsl_address_define.h	1238;"	d
ZT_UPROC6_STATE1_DEFAULT	vrx320_dsl_address_define.h	1241;"	d
ZT_UPROC6_STATE1_FMASK	vrx320_dsl_address_define.h	1242;"	d
ZT_UPROC6_STATE1_MASK	vrx320_dsl_address_define.h	1240;"	d
ZT_UPROC6_STATE1_WMASK	vrx320_dsl_address_define.h	1239;"	d
ZT_UPROC6_STATE2	vrx320_dsl_address_define.h	1243;"	d
ZT_UPROC6_STATE2_DEFAULT	vrx320_dsl_address_define.h	1246;"	d
ZT_UPROC6_STATE2_FMASK	vrx320_dsl_address_define.h	1247;"	d
ZT_UPROC6_STATE2_MASK	vrx320_dsl_address_define.h	1245;"	d
ZT_UPROC6_STATE2_WMASK	vrx320_dsl_address_define.h	1244;"	d
ZT_UPROC6_STATE3	vrx320_dsl_address_define.h	1248;"	d
ZT_UPROC6_STATE3_DEFAULT	vrx320_dsl_address_define.h	1251;"	d
ZT_UPROC6_STATE3_FMASK	vrx320_dsl_address_define.h	1252;"	d
ZT_UPROC6_STATE3_MASK	vrx320_dsl_address_define.h	1250;"	d
ZT_UPROC6_STATE3_WMASK	vrx320_dsl_address_define.h	1249;"	d
ZT_UPROC6_STATE4	vrx320_dsl_address_define.h	1253;"	d
ZT_UPROC6_STATE4_DEFAULT	vrx320_dsl_address_define.h	1256;"	d
ZT_UPROC6_STATE4_FMASK	vrx320_dsl_address_define.h	1257;"	d
ZT_UPROC6_STATE4_MASK	vrx320_dsl_address_define.h	1255;"	d
ZT_UPROC6_STATE4_WMASK	vrx320_dsl_address_define.h	1254;"	d
ZT_UPROC7_STATE0	vrx320_dsl_address_define.h	1258;"	d
ZT_UPROC7_STATE0_DEFAULT	vrx320_dsl_address_define.h	1261;"	d
ZT_UPROC7_STATE0_FMASK	vrx320_dsl_address_define.h	1262;"	d
ZT_UPROC7_STATE0_MASK	vrx320_dsl_address_define.h	1260;"	d
ZT_UPROC7_STATE0_WMASK	vrx320_dsl_address_define.h	1259;"	d
ZT_UPROC7_STATE1	vrx320_dsl_address_define.h	1263;"	d
ZT_UPROC7_STATE1_DEFAULT	vrx320_dsl_address_define.h	1266;"	d
ZT_UPROC7_STATE1_FMASK	vrx320_dsl_address_define.h	1267;"	d
ZT_UPROC7_STATE1_MASK	vrx320_dsl_address_define.h	1265;"	d
ZT_UPROC7_STATE1_WMASK	vrx320_dsl_address_define.h	1264;"	d
ZT_UPROC7_STATE2	vrx320_dsl_address_define.h	1268;"	d
ZT_UPROC7_STATE2_DEFAULT	vrx320_dsl_address_define.h	1271;"	d
ZT_UPROC7_STATE2_FMASK	vrx320_dsl_address_define.h	1272;"	d
ZT_UPROC7_STATE2_MASK	vrx320_dsl_address_define.h	1270;"	d
ZT_UPROC7_STATE2_WMASK	vrx320_dsl_address_define.h	1269;"	d
ZT_UPROC7_STATE3	vrx320_dsl_address_define.h	1273;"	d
ZT_UPROC7_STATE3_DEFAULT	vrx320_dsl_address_define.h	1276;"	d
ZT_UPROC7_STATE3_FMASK	vrx320_dsl_address_define.h	1277;"	d
ZT_UPROC7_STATE3_MASK	vrx320_dsl_address_define.h	1275;"	d
ZT_UPROC7_STATE3_WMASK	vrx320_dsl_address_define.h	1274;"	d
ZT_UPROC7_STATE4	vrx320_dsl_address_define.h	1278;"	d
ZT_UPROC7_STATE4_DEFAULT	vrx320_dsl_address_define.h	1281;"	d
ZT_UPROC7_STATE4_FMASK	vrx320_dsl_address_define.h	1282;"	d
ZT_UPROC7_STATE4_MASK	vrx320_dsl_address_define.h	1280;"	d
ZT_UPROC7_STATE4_WMASK	vrx320_dsl_address_define.h	1279;"	d
ZT_UPROC89_BASE	vrx320_dsl_address_define.h	1073;"	d
ZT_UPROC89_BASE_DEFAULT	vrx320_dsl_address_define.h	1076;"	d
ZT_UPROC89_BASE_FMASK	vrx320_dsl_address_define.h	1077;"	d
ZT_UPROC89_BASE_MASK	vrx320_dsl_address_define.h	1075;"	d
ZT_UPROC89_BASE_WMASK	vrx320_dsl_address_define.h	1074;"	d
ZT_UPROC8_STATE0	vrx320_dsl_address_define.h	1283;"	d
ZT_UPROC8_STATE0_DEFAULT	vrx320_dsl_address_define.h	1286;"	d
ZT_UPROC8_STATE0_FMASK	vrx320_dsl_address_define.h	1287;"	d
ZT_UPROC8_STATE0_MASK	vrx320_dsl_address_define.h	1285;"	d
ZT_UPROC8_STATE0_WMASK	vrx320_dsl_address_define.h	1284;"	d
ZT_UPROC8_STATE1	vrx320_dsl_address_define.h	1288;"	d
ZT_UPROC8_STATE1_DEFAULT	vrx320_dsl_address_define.h	1291;"	d
ZT_UPROC8_STATE1_FMASK	vrx320_dsl_address_define.h	1292;"	d
ZT_UPROC8_STATE1_MASK	vrx320_dsl_address_define.h	1290;"	d
ZT_UPROC8_STATE1_WMASK	vrx320_dsl_address_define.h	1289;"	d
ZT_UPROC8_STATE2	vrx320_dsl_address_define.h	1293;"	d
ZT_UPROC8_STATE2_DEFAULT	vrx320_dsl_address_define.h	1296;"	d
ZT_UPROC8_STATE2_FMASK	vrx320_dsl_address_define.h	1297;"	d
ZT_UPROC8_STATE2_MASK	vrx320_dsl_address_define.h	1295;"	d
ZT_UPROC8_STATE2_WMASK	vrx320_dsl_address_define.h	1294;"	d
ZT_UPROC8_STATE3	vrx320_dsl_address_define.h	1298;"	d
ZT_UPROC8_STATE3_DEFAULT	vrx320_dsl_address_define.h	1301;"	d
ZT_UPROC8_STATE3_FMASK	vrx320_dsl_address_define.h	1302;"	d
ZT_UPROC8_STATE3_MASK	vrx320_dsl_address_define.h	1300;"	d
ZT_UPROC8_STATE3_WMASK	vrx320_dsl_address_define.h	1299;"	d
ZT_UPROC8_STATE4	vrx320_dsl_address_define.h	1303;"	d
ZT_UPROC8_STATE4_DEFAULT	vrx320_dsl_address_define.h	1306;"	d
ZT_UPROC8_STATE4_FMASK	vrx320_dsl_address_define.h	1307;"	d
ZT_UPROC8_STATE4_MASK	vrx320_dsl_address_define.h	1305;"	d
ZT_UPROC8_STATE4_WMASK	vrx320_dsl_address_define.h	1304;"	d
ZT_UPROC9_STATE0	vrx320_dsl_address_define.h	1308;"	d
ZT_UPROC9_STATE0_DEFAULT	vrx320_dsl_address_define.h	1311;"	d
ZT_UPROC9_STATE0_FMASK	vrx320_dsl_address_define.h	1312;"	d
ZT_UPROC9_STATE0_MASK	vrx320_dsl_address_define.h	1310;"	d
ZT_UPROC9_STATE0_WMASK	vrx320_dsl_address_define.h	1309;"	d
ZT_UPROC9_STATE1	vrx320_dsl_address_define.h	1313;"	d
ZT_UPROC9_STATE1_DEFAULT	vrx320_dsl_address_define.h	1316;"	d
ZT_UPROC9_STATE1_FMASK	vrx320_dsl_address_define.h	1317;"	d
ZT_UPROC9_STATE1_MASK	vrx320_dsl_address_define.h	1315;"	d
ZT_UPROC9_STATE1_WMASK	vrx320_dsl_address_define.h	1314;"	d
ZT_UPROC9_STATE2	vrx320_dsl_address_define.h	1318;"	d
ZT_UPROC9_STATE2_DEFAULT	vrx320_dsl_address_define.h	1321;"	d
ZT_UPROC9_STATE2_FMASK	vrx320_dsl_address_define.h	1322;"	d
ZT_UPROC9_STATE2_MASK	vrx320_dsl_address_define.h	1320;"	d
ZT_UPROC9_STATE2_WMASK	vrx320_dsl_address_define.h	1319;"	d
ZT_UPROC9_STATE3	vrx320_dsl_address_define.h	1323;"	d
ZT_UPROC9_STATE3_DEFAULT	vrx320_dsl_address_define.h	1326;"	d
ZT_UPROC9_STATE3_FMASK	vrx320_dsl_address_define.h	1327;"	d
ZT_UPROC9_STATE3_MASK	vrx320_dsl_address_define.h	1325;"	d
ZT_UPROC9_STATE3_WMASK	vrx320_dsl_address_define.h	1324;"	d
ZT_UPROC9_STATE4	vrx320_dsl_address_define.h	1328;"	d
ZT_UPROC9_STATE4_DEFAULT	vrx320_dsl_address_define.h	1331;"	d
ZT_UPROC9_STATE4_FMASK	vrx320_dsl_address_define.h	1332;"	d
ZT_UPROC9_STATE4_MASK	vrx320_dsl_address_define.h	1330;"	d
ZT_UPROC9_STATE4_WMASK	vrx320_dsl_address_define.h	1329;"	d
ZT_UPROC_ENA	vrx320_dsl_address_define.h	1048;"	d
ZT_UPROC_ENA_DEFAULT	vrx320_dsl_address_define.h	1051;"	d
ZT_UPROC_ENA_FMASK	vrx320_dsl_address_define.h	1052;"	d
ZT_UPROC_ENA_MASK	vrx320_dsl_address_define.h	1050;"	d
ZT_UPROC_ENA_WMASK	vrx320_dsl_address_define.h	1049;"	d
ZT_UPROC_INT	vrx320_dsl_address_define.h	1078;"	d
ZT_UPROC_INT_DEFAULT	vrx320_dsl_address_define.h	1081;"	d
ZT_UPROC_INT_FMASK	vrx320_dsl_address_define.h	1082;"	d
ZT_UPROC_INT_MASK	vrx320_dsl_address_define.h	1080;"	d
ZT_UPROC_INT_WMASK	vrx320_dsl_address_define.h	1079;"	d
ZT_VBC_SIZE	vrx320_dsl_address_define.h	783;"	d
ZT_VBC_SIZE_DEFAULT	vrx320_dsl_address_define.h	786;"	d
ZT_VBC_SIZE_FMASK	vrx320_dsl_address_define.h	787;"	d
ZT_VBC_SIZE_MASK	vrx320_dsl_address_define.h	785;"	d
ZT_VBC_SIZE_WMASK	vrx320_dsl_address_define.h	784;"	d
Z_MBOX_ACCESS	vrx320_dsl_address_define.h	1338;"	d
Z_MBOX_ACCESS_DEFAULT	vrx320_dsl_address_define.h	1341;"	d
Z_MBOX_ACCESS_FMASK	vrx320_dsl_address_define.h	1342;"	d
Z_MBOX_ACCESS_MASK	vrx320_dsl_address_define.h	1340;"	d
Z_MBOX_ACCESS_WMASK	vrx320_dsl_address_define.h	1339;"	d
Z_VERSION	vrx320_dsl_address_define.h	1333;"	d
Z_VERSION_DEFAULT	vrx320_dsl_address_define.h	1336;"	d
Z_VERSION_FMASK	vrx320_dsl_address_define.h	1337;"	d
Z_VERSION_MASK	vrx320_dsl_address_define.h	1335;"	d
Z_VERSION_WMASK	vrx320_dsl_address_define.h	1334;"	d
_FW_DESCRAMBER_POLY_H	vrx320_a1plus_addr_def.h	530;"	d
_FW_DESCRAMBER_POLY_L	vrx320_a1plus_addr_def.h	531;"	d
_PDMA_RX_CMD_ERR_FLAG	vrx320_e1_addr_def.h	53;"	d
_PDMA_TX_CMD_ERR_FLAG	vrx320_e1_addr_def.h	54;"	d
__BAR0_WINDOW_SB_ADDR	vrx320_a1plus_addr_def.h	808;"	d
__BAR0_WINDOW_SB_ADDR	vrx320_e1_addr_def.h	918;"	d
__BAR0_WINDOW_SB_ADDR_PLUS_1	vrx320_a1plus_addr_def.h	809;"	d
__BAR0_WINDOW_SB_ADDR_PLUS_1	vrx320_e1_addr_def.h	919;"	d
__BAR1_WINDOW_SB_ADDR	vrx320_a1plus_addr_def.h	810;"	d
__BAR1_WINDOW_SB_ADDR	vrx320_e1_addr_def.h	920;"	d
__BAR1_WINDOW_SB_ADDR_PLUS_1	vrx320_a1plus_addr_def.h	811;"	d
__BAR1_WINDOW_SB_ADDR_PLUS_1	vrx320_e1_addr_def.h	921;"	d
__BC_ID	vrx320_e1_addr_def.h	599;"	d
__BOND_CONF	vrx320_e1_addr_def.h	33;"	d
__BOND_DES_SYNC_CDMA_READ_STATE	vrx320_ppe_fw_const.h	153;"	d
__BOND_DES_SYNC_CFG_CTXT_SIZE	vrx320_e1_addr_def.h	224;"	d
__BOND_DES_SYNC_DEQ_PKT_CNT_OFFSET	vrx320_e1_addr_def.h	226;"	d
__BOND_DES_SYNC_DES_BASE_OFFSET	vrx320_e1_addr_def.h	227;"	d
__BOND_DES_SYNC_ENQ_PKT_CNT_OFFSET	vrx320_e1_addr_def.h	225;"	d
__BOND_DES_SYNC_IDLE_STATE	vrx320_ppe_fw_const.h	152;"	d
__BOND_DS_DES_SYNC_BUF_BASE	vrx320_e1_addr_def.h	218;"	d
__BOND_DS_DES_SYNC_CFG_CTXT	vrx320_e1_addr_def.h	212;"	d
__BOND_DS_DES_SYNC_DEQ_PKT_CNT	vrx320_e1_addr_def.h	220;"	d
__BOND_DS_DES_SYNC_DES_BASE	vrx320_e1_addr_def.h	221;"	d
__BOND_DS_DES_SYNC_DES_BP_BASE	vrx320_e1_addr_def.h	222;"	d
__BOND_DS_DES_SYNC_ENQ_PKT_CNT	vrx320_e1_addr_def.h	219;"	d
__BOND_DS_DES_SYNC_QUEUE_ID	vrx320_e1_addr_def.h	213;"	d
__BOND_PEER_SB_BASE	vrx320_e1_addr_def.h	109;"	d
__BOND_US_DES_SYNC_BUF_BASE	vrx320_e1_addr_def.h	206;"	d
__BOND_US_DES_SYNC_CFG_CTXT	vrx320_e1_addr_def.h	192;"	d
__BOND_US_DES_SYNC_DEQ_PKT_CNT	vrx320_e1_addr_def.h	208;"	d
__BOND_US_DES_SYNC_DES_BASE	vrx320_e1_addr_def.h	209;"	d
__BOND_US_DES_SYNC_DES_BP_BASE	vrx320_e1_addr_def.h	210;"	d
__BOND_US_DES_SYNC_ENQ_PKT_CNT	vrx320_e1_addr_def.h	207;"	d
__BOND_US_DES_SYNC_QUEUE_ID	vrx320_e1_addr_def.h	194;"	d
__BOND_US_DES_SYNC_RX_DES_DW0	vrx320_e1_addr_def.h	203;"	d
__BOND_US_DES_SYNC_RX_DES_DW1	vrx320_e1_addr_def.h	204;"	d
__BOND_US_DES_SYNC_TX_DES_DW0	vrx320_e1_addr_def.h	201;"	d
__BOND_US_DES_SYNC_TX_DES_DW1	vrx320_e1_addr_def.h	202;"	d
__CDMA_DES_SYNC_DEST_LIST_BASE	vrx320_a1plus_addr_def.h	124;"	d
__CDMA_DES_SYNC_DEST_LIST_BASE	vrx320_e1_addr_def.h	229;"	d
__CFG_STD_DATA_LEN	vrx320_a1plus_addr_def.h	30;"	d
__CFG_STD_DATA_LEN	vrx320_e1_addr_def.h	60;"	d
__CFG_TX_QOSQ_BANDWIDTH_CTRL	vrx320_a1plus_addr_def.h	34;"	d
__CFG_TX_QOSQ_BANDWIDTH_CTRL	vrx320_e1_addr_def.h	62;"	d
__CFG_WAN_WRDES_DELAY	vrx320_a1plus_addr_def.h	41;"	d
__CFG_WRX_DMACH_ON	vrx320_a1plus_addr_def.h	38;"	d
__CFG_WRX_HTUTS	vrx320_a1plus_addr_def.h	28;"	d
__CFG_WRX_HUNT_BITTH	vrx320_a1plus_addr_def.h	40;"	d
__CFG_WTX_DMACH_ON	vrx320_a1plus_addr_def.h	39;"	d
__CONTEXT_DESC_INIT_RET_ADDR	vrx320_e1_addr_def.h	732;"	d
__CPU_IN_DESC_RDPTR	vrx320_e1_addr_def.h	630;"	d
__CPU_PATH_RECEIVE_PKT_CNT	vrx320_e1_addr_def.h	678;"	d
__CTRL_K_TBL_BASE	vrx320_e1_addr_def.h	556;"	d
__CTRL_K_TBL_NUM	vrx320_e1_addr_def.h	793;"	d
__CTRL_K_TBL_SIZE	vrx320_e1_addr_def.h	792;"	d
__DDR_BASE	vrx320_common.h	164;"	d
__DESQ_MBOX_INT_CFG	vrx320_a1plus_addr_def.h	82;"	d
__DESQ_MBOX_INT_CFG	vrx320_e1_addr_def.h	142;"	d
__DES_READ_SYNC_CFG_CTXT_BASE	vrx320_a1plus_addr_def.h	186;"	d
__DES_READ_SYNC_CFG_CTXT_BASE	vrx320_e1_addr_def.h	303;"	d
__DES_READ_SYNC_CFG_CTXT_END	vrx320_a1plus_addr_def.h	187;"	d
__DES_READ_SYNC_CFG_CTXT_END	vrx320_e1_addr_def.h	304;"	d
__DES_SYNC_CFG_CTXT	vrx320_a1plus_addr_def.h	123;"	d
__DES_SYNC_CFG_CTXT	vrx320_e1_addr_def.h	185;"	d
__DES_SYNC_CFG_CTXT_BASE	vrx320_a1plus_addr_def.h	183;"	d
__DES_SYNC_CFG_CTXT_BASE	vrx320_e1_addr_def.h	300;"	d
__DES_SYNC_CFG_CTXT_BASE_END	vrx320_a1plus_addr_def.h	184;"	d
__DES_SYNC_CFG_CTXT_BASE_END	vrx320_e1_addr_def.h	301;"	d
__DES_WRITE_SYNC_CFG_CTXT_BASE	vrx320_a1plus_addr_def.h	189;"	d
__DES_WRITE_SYNC_CFG_CTXT_BASE	vrx320_e1_addr_def.h	306;"	d
__DES_WRITE_SYNC_CFG_CTXT_END	vrx320_a1plus_addr_def.h	190;"	d
__DES_WRITE_SYNC_CFG_CTXT_END	vrx320_e1_addr_def.h	307;"	d
__DMAL_BAR0_FIFO_STATUS	vrx320_a1plus_addr_def.h	803;"	d
__DMAL_BAR0_FIFO_STATUS	vrx320_e1_addr_def.h	913;"	d
__DMAL_BAR1_FIFO_STATUS	vrx320_a1plus_addr_def.h	804;"	d
__DMAL_BAR1_FIFO_STATUS	vrx320_e1_addr_def.h	914;"	d
__DMA_PKT_FLUSHING_CURR_BG	vrx320_e1_addr_def.h	492;"	d
__DMA_TX_CH1_DES_WRPTR	vrx320_e1_addr_def.h	493;"	d
__DREG_BC0_LINK_STATUS	vrx320_a1plus_addr_def.h	7;"	d
__DREG_BC0_LINK_STATUS	vrx320_e1_addr_def.h	7;"	d
__DREG_BC1_LINK_STATUS	vrx320_a1plus_addr_def.h	8;"	d
__DREG_BC1_LINK_STATUS	vrx320_e1_addr_def.h	8;"	d
__DREG_MEI_STATE	vrx320_a1plus_addr_def.h	9;"	d
__DREG_MEI_STATE	vrx320_e1_addr_def.h	9;"	d
__DREG_PDBRAM_S_44K_OWN	vrx320_a1plus_addr_def.h	10;"	d
__DREG_PDBRAM_S_44K_OWN	vrx320_e1_addr_def.h	10;"	d
__DREG_SIGNATURE	vrx320_a1plus_addr_def.h	11;"	d
__DREG_SIGNATURE	vrx320_e1_addr_def.h	11;"	d
__DREG_SIGNATURE_VAL_HWORD	vrx320_ppe_fw_const.h	149;"	d
__DSL_LINK_DOWN	vrx320_a1plus_addr_def.h	23;"	d
__DSL_LINK_DOWN	vrx320_e1_addr_def.h	27;"	d
__DS_BG_CTXT	vrx320_e1_addr_def.h	433;"	d
__DS_BG_CTXT_BASE	vrx320_e1_addr_def.h	398;"	d
__DS_BG_CTXT_SIZE	vrx320_e1_addr_def.h	434;"	d
__DS_BG_CTXT_SIZE_PER_BG	vrx320_e1_addr_def.h	435;"	d
__DS_BG_GMAP	vrx320_e1_addr_def.h	36;"	d
__DS_BG_MIB	vrx320_e1_addr_def.h	427;"	d
__DS_BG_MIB_BASE	vrx320_e1_addr_def.h	397;"	d
__DS_BG_MIB_SIZE	vrx320_e1_addr_def.h	428;"	d
__DS_BG_MIB_SIZE_PER_BG	vrx320_e1_addr_def.h	429;"	d
__DS_BM_E1_FRAG_DES_RDIDX	vrx320_e1_addr_def.h	486;"	d
__DS_BOND_FREE_LL_CTXT	vrx320_e1_addr_def.h	412;"	d
__DS_BOND_FREE_LL_CTXT_SIZE	vrx320_e1_addr_def.h	413;"	d
__DS_BOND_GIF_LL_CTXT	vrx320_e1_addr_def.h	415;"	d
__DS_BOND_GIF_LL_CTXT_SIZE	vrx320_e1_addr_def.h	416;"	d
__DS_BOND_GIF_LL_CTXT_SIZE_PER_GIF	vrx320_e1_addr_def.h	417;"	d
__DS_BOND_GIF_LL_DESBP_BA	vrx320_e1_addr_def.h	399;"	d
__DS_BOND_GIF_LL_DES_BA	vrx320_e1_addr_def.h	393;"	d
__DS_BOND_GIF_LL_NONEMPTY_FLAG	vrx320_e1_addr_def.h	489;"	d
__DS_BOND_GIF_MIB	vrx320_e1_addr_def.h	421;"	d
__DS_BOND_GIF_MIB_BASE	vrx320_e1_addr_def.h	396;"	d
__DS_BOND_GIF_MIB_SIZE	vrx320_e1_addr_def.h	422;"	d
__DS_BOND_GIF_MIB_SIZE_PER_BG	vrx320_e1_addr_def.h	423;"	d
__DS_BOND_LL_CTXT_BASE	vrx320_e1_addr_def.h	395;"	d
__DS_BOND_SOC_SYNC_ADDR	vrx320_e1_addr_def.h	214;"	d
__DS_BOND_SOC_SYNC_DEQ_CNT_ADDR	vrx320_e1_addr_def.h	216;"	d
__DS_BOND_SOC_SYNC_ENQ_CNT_ADDR	vrx320_e1_addr_def.h	215;"	d
__DS_EDMA_COPY_CH_CFG	vrx320_a1plus_addr_def.h	112;"	d
__DS_EDMA_COPY_CH_CFG	vrx320_e1_addr_def.h	173;"	d
__DS_EDMA_LLE_BASE	vrx320_a1plus_addr_def.h	117;"	d
__DS_EDMA_LLE_BASE	vrx320_a1plus_addr_def.h	119;"	d
__DS_EDMA_LLE_BASE	vrx320_e1_addr_def.h	178;"	d
__DS_EDMA_LLE_BASE	vrx320_e1_addr_def.h	180;"	d
__DS_EDMA_LLE_EXT_BASE	vrx320_a1plus_addr_def.h	122;"	d
__DS_EDMA_LLE_EXT_BASE	vrx320_e1_addr_def.h	183;"	d
__DS_EDMA_LLE_FPI_BASE	vrx320_a1plus_addr_def.h	121;"	d
__DS_EDMA_LLE_FPI_BASE	vrx320_e1_addr_def.h	182;"	d
__DS_EDMA_LLE_LINK_ELEM	vrx320_a1plus_addr_def.h	140;"	d
__DS_EDMA_LLE_LINK_ELEM	vrx320_a1plus_addr_def.h	143;"	d
__DS_EDMA_LLE_LINK_ELEM	vrx320_e1_addr_def.h	245;"	d
__DS_EDMA_LLE_LINK_ELEM	vrx320_e1_addr_def.h	248;"	d
__DS_EDMA_WRITE_CH_CFG_CTXT	vrx320_a1plus_addr_def.h	113;"	d
__DS_EDMA_WRITE_CH_CFG_CTXT	vrx320_e1_addr_def.h	174;"	d
__DS_FRAGQ_CFG_CTXT_BASE	vrx320_e1_addr_def.h	169;"	d
__DS_FRAGQ_DES_LIST_BASE	vrx320_e1_addr_def.h	170;"	d
__DS_OAM_DESQ_CFG_CTXT	vrx320_a1plus_addr_def.h	109;"	d
__DS_OAM_DES_LIST_BASE	vrx320_a1plus_addr_def.h	110;"	d
__DS_PENDING_RECV_PKT_CNT	vrx320_e1_addr_def.h	647;"	d
__DS_PKT_DESQ_CFG_CTXT	vrx320_a1plus_addr_def.h	107;"	d
__DS_PKT_DESQ_CFG_CTXT	vrx320_e1_addr_def.h	171;"	d
__DS_PKT_DES_LIST_BASE	vrx320_a1plus_addr_def.h	108;"	d
__DS_PKT_DES_LIST_BASE	vrx320_e1_addr_def.h	172;"	d
__DS_PKT_PMAC_HEADER	vrx320_e1_addr_def.h	116;"	d
__DS_SB_OAM_DATA_PTR_0	vrx320_a1plus_addr_def.h	263;"	d
__DS_SB_OAM_DATA_PTR_1	vrx320_a1plus_addr_def.h	264;"	d
__DS_SB_OAM_DATA_PTR_2	vrx320_a1plus_addr_def.h	265;"	d
__DS_SB_OAM_DATA_PTR_3	vrx320_a1plus_addr_def.h	266;"	d
__DS_SB_OAM_DATA_PTR_4	vrx320_a1plus_addr_def.h	267;"	d
__DS_SB_OAM_DATA_PTR_5	vrx320_a1plus_addr_def.h	268;"	d
__DS_SB_OAM_DATA_PTR_6	vrx320_a1plus_addr_def.h	269;"	d
__DS_SB_OAM_DATA_PTR_7	vrx320_a1plus_addr_def.h	270;"	d
__DS_SB_OAM_DATA_PTR_8	vrx320_a1plus_addr_def.h	271;"	d
__DS_SB_OAM_DATA_PTR_9	vrx320_a1plus_addr_def.h	272;"	d
__DS_SB_PKT_DATA_PTR_0	vrx320_a1plus_addr_def.h	244;"	d
__DS_SB_PKT_DATA_PTR_1	vrx320_a1plus_addr_def.h	245;"	d
__DS_SB_PKT_DATA_PTR_10	vrx320_a1plus_addr_def.h	254;"	d
__DS_SB_PKT_DATA_PTR_11	vrx320_a1plus_addr_def.h	255;"	d
__DS_SB_PKT_DATA_PTR_12	vrx320_a1plus_addr_def.h	256;"	d
__DS_SB_PKT_DATA_PTR_2	vrx320_a1plus_addr_def.h	246;"	d
__DS_SB_PKT_DATA_PTR_3	vrx320_a1plus_addr_def.h	247;"	d
__DS_SB_PKT_DATA_PTR_4	vrx320_a1plus_addr_def.h	248;"	d
__DS_SB_PKT_DATA_PTR_5	vrx320_a1plus_addr_def.h	249;"	d
__DS_SB_PKT_DATA_PTR_6	vrx320_a1plus_addr_def.h	250;"	d
__DS_SB_PKT_DATA_PTR_7	vrx320_a1plus_addr_def.h	251;"	d
__DS_SB_PKT_DATA_PTR_8	vrx320_a1plus_addr_def.h	252;"	d
__DS_SB_PKT_DATA_PTR_9	vrx320_a1plus_addr_def.h	253;"	d
__DS_SM_E1_FRAG_DES_RDIDX	vrx320_e1_addr_def.h	485;"	d
__DS_TC_AAL5_LOCAL_Q_CFG_CTXT	vrx320_a1plus_addr_def.h	103;"	d
__DS_TC_LOCAL_AAL5Q_DES_LIST_BASE	vrx320_a1plus_addr_def.h	105;"	d
__DS_TC_LOCAL_OAMQ_DES_LIST_BASE	vrx320_a1plus_addr_def.h	106;"	d
__DS_TC_LOCAL_Q_CFG_CTXT	vrx320_e1_addr_def.h	167;"	d
__DS_TC_LOCAL_Q_DES_LIST_BASE	vrx320_e1_addr_def.h	168;"	d
__DS_TC_LOCAL_Q_DES_LIST_NUM	vrx320_fw_prereq.h	8;"	d
__DS_TC_OAM_LOCAL_Q_CFG_CTXT	vrx320_a1plus_addr_def.h	104;"	d
__EDMA_CH_CTXT_BASE	vrx320_a1plus_addr_def.h	193;"	d
__EDMA_CH_CTXT_BASE	vrx320_e1_addr_def.h	310;"	d
__EDMA_CH_CTXT_BASE_END	vrx320_a1plus_addr_def.h	196;"	d
__EDMA_CH_CTXT_BASE_END	vrx320_e1_addr_def.h	313;"	d
__EDMA_CH_CTXT_IDX_FPI_ADDR	vrx320_a1plus_addr_def.h	221;"	d
__EDMA_CH_CTXT_IDX_FPI_ADDR	vrx320_e1_addr_def.h	578;"	d
__EDMA_CH_CTXT_IDX_FPI_hi	vrx320_a1plus_addr_def.h	222;"	d
__EDMA_CH_CTXT_IDX_FPI_hi	vrx320_e1_addr_def.h	579;"	d
__EDMA_CH_CTXT_IDX_FPI_low	vrx320_a1plus_addr_def.h	223;"	d
__EDMA_CH_CTXT_IDX_FPI_low	vrx320_e1_addr_def.h	580;"	d
__EDMA_CH_STATUS_LOW_FPI_ADDR	vrx320_a1plus_addr_def.h	233;"	d
__EDMA_CH_STATUS_LOW_FPI_ADDR	vrx320_e1_addr_def.h	590;"	d
__EDMA_CH_STATUS_LOW_FPI_hi	vrx320_a1plus_addr_def.h	234;"	d
__EDMA_CH_STATUS_LOW_FPI_hi	vrx320_e1_addr_def.h	591;"	d
__EDMA_CH_STATUS_LOW_FPI_lo	vrx320_a1plus_addr_def.h	235;"	d
__EDMA_CH_STATUS_LOW_FPI_lo	vrx320_e1_addr_def.h	592;"	d
__EDMA_HANG_BENCH_RD_IDX	vrx320_a1plus_addr_def.h	146;"	d
__EDMA_HANG_BENCH_RD_IDX	vrx320_e1_addr_def.h	253;"	d
__EDMA_HANG_DETECT_CNT	vrx320_a1plus_addr_def.h	147;"	d
__EDMA_HANG_DETECT_CNT	vrx320_e1_addr_def.h	254;"	d
__EDMA_HANG_DETECT_MIB	vrx320_a1plus_addr_def.h	149;"	d
__EDMA_HANG_DETECT_MIB	vrx320_e1_addr_def.h	256;"	d
__EDMA_HANG_DETECT_TH	vrx320_a1plus_addr_def.h	148;"	d
__EDMA_HANG_DETECT_TH	vrx320_e1_addr_def.h	255;"	d
__EDMA_LLE_BLOCK_FPI_ADDR	vrx320_a1plus_addr_def.h	132;"	d
__EDMA_LLE_BLOCK_FPI_ADDR	vrx320_e1_addr_def.h	237;"	d
__EDMA_LLE_BLOCK_FPI_ADDR_Hi	vrx320_a1plus_addr_def.h	133;"	d
__EDMA_LLE_BLOCK_FPI_ADDR_Hi	vrx320_e1_addr_def.h	238;"	d
__EDMA_LLE_BLOCK_FPI_ADDR_Lo	vrx320_a1plus_addr_def.h	134;"	d
__EDMA_LLE_BLOCK_FPI_ADDR_Lo	vrx320_e1_addr_def.h	239;"	d
__EDMA_LL_PTR_LOW_FPI_ADDR	vrx320_a1plus_addr_def.h	227;"	d
__EDMA_LL_PTR_LOW_FPI_ADDR	vrx320_e1_addr_def.h	584;"	d
__EDMA_LL_PTR_LOW_FPI_hi	vrx320_a1plus_addr_def.h	228;"	d
__EDMA_LL_PTR_LOW_FPI_hi	vrx320_e1_addr_def.h	585;"	d
__EDMA_LL_PTR_LOW_FPI_lo	vrx320_a1plus_addr_def.h	229;"	d
__EDMA_LL_PTR_LOW_FPI_lo	vrx320_e1_addr_def.h	586;"	d
__EDMA_RD_CNT_SM	vrx320_a1plus_addr_def.h	125;"	d
__EDMA_RD_CNT_SM	vrx320_e1_addr_def.h	230;"	d
__EDMA_READ_CH_CTXT	vrx320_a1plus_addr_def.h	195;"	d
__EDMA_READ_CH_CTXT	vrx320_e1_addr_def.h	312;"	d
__EDMA_READ_CH_STATUS_PTR_0	vrx320_e1_addr_def.h	575;"	d
__EDMA_READ_CH_STATUS_PTR_1	vrx320_e1_addr_def.h	576;"	d
__EDMA_READ_CH_STATUS_SBADDR	vrx320_a1plus_addr_def.h	219;"	d
__EDMA_READ_COPY_CH_CFG_BASE	vrx320_a1plus_addr_def.h	202;"	d
__EDMA_READ_COPY_CH_CFG_BASE	vrx320_e1_addr_def.h	319;"	d
__EDMA_READ_COPY_CH_CFG_END	vrx320_a1plus_addr_def.h	203;"	d
__EDMA_READ_COPY_CH_CFG_END	vrx320_e1_addr_def.h	320;"	d
__EDMA_WRITE_CH_CTXT	vrx320_a1plus_addr_def.h	194;"	d
__EDMA_WRITE_CH_CTXT	vrx320_e1_addr_def.h	311;"	d
__EDMA_WRITE_CH_STATUS_SBADDR	vrx320_a1plus_addr_def.h	218;"	d
__EDMA_WRITE_COPY_CH_CFG_BASE	vrx320_a1plus_addr_def.h	199;"	d
__EDMA_WRITE_COPY_CH_CFG_BASE	vrx320_e1_addr_def.h	316;"	d
__EDMA_WRITE_COPY_CH_CFG_END	vrx320_a1plus_addr_def.h	200;"	d
__EDMA_WRITE_COPY_CH_CFG_END	vrx320_e1_addr_def.h	317;"	d
__EDMA_WRITE_IDX_0	vrx320_e1_addr_def.h	572;"	d
__EDMA_WRITE_IDX_1	vrx320_e1_addr_def.h	573;"	d
__EMA_CMD_BUF	vrx320_a1plus_addr_def.h	421;"	d
__EMA_CONTEXT_CMD_WRPTR	vrx320_a1plus_addr_def.h	537;"	d
__EMA_CONTEXT_DATA_WRPTR	vrx320_a1plus_addr_def.h	538;"	d
__EMA_DATA_BUF	vrx320_a1plus_addr_def.h	422;"	d
__EP0_DS_BONDING_DISP_FH_BASE	vrx320_e1_addr_def.h	896;"	d
__EP0_DS_BONDING_DISP_IDX	vrx320_e1_addr_def.h	887;"	d
__EP0_DS_EDMA_PP_FH_BASE	vrx320_e1_addr_def.h	894;"	d
__EP0_DS_EDMA_PP_IDX	vrx320_e1_addr_def.h	885;"	d
__EP0_DS_TC_RECV_FH_BASE	vrx320_e1_addr_def.h	892;"	d
__EP0_DS_TC_RECV_IDX	vrx320_e1_addr_def.h	883;"	d
__EP0_US_SEG_FH_BASE	vrx320_e1_addr_def.h	890;"	d
__EP0_US_SEG_IDX	vrx320_e1_addr_def.h	881;"	d
__EP1_DS_BONDING_DISP_FH_BASE	vrx320_e1_addr_def.h	897;"	d
__EP1_DS_BONDING_DISP_IDX	vrx320_e1_addr_def.h	888;"	d
__EP1_DS_EDMA_PP_FH_BASE	vrx320_e1_addr_def.h	895;"	d
__EP1_DS_EDMA_PP_IDX	vrx320_e1_addr_def.h	886;"	d
__EP1_DS_TC_RECV_FH_BASE	vrx320_e1_addr_def.h	893;"	d
__EP1_DS_TC_RECV_IDX	vrx320_e1_addr_def.h	884;"	d
__EP1_US_SEG_FH_BASE	vrx320_e1_addr_def.h	891;"	d
__EP1_US_SEG_IDX	vrx320_e1_addr_def.h	882;"	d
__EVENT_TRACE_INDEX_BASE	vrx320_e1_addr_def.h	851;"	d
__EVENT_TRACE_USE_BC1_SFSM_BASE	vrx320_e1_addr_def.h	855;"	d
__FAILD_DATA_PTR0	vrx320_e1_addr_def.h	533;"	d
__FAILD_DATA_PTR1	vrx320_e1_addr_def.h	534;"	d
__FAILD_DATA_PTR2	vrx320_e1_addr_def.h	535;"	d
__FAILD_DATA_PTR3	vrx320_e1_addr_def.h	536;"	d
__FFSM0_DATA_BUF_BASE	vrx320_e1_addr_def.h	552;"	d
__FFSM0_DATA_BUF_SIZE	vrx320_e1_addr_def.h	760;"	d
__FFSM0_DATA_PAGE_NUM	vrx320_e1_addr_def.h	761;"	d
__FFSM1_DATA_BUF_BASE	vrx320_e1_addr_def.h	555;"	d
__FFSM1_DATA_BUF_SIZE	vrx320_e1_addr_def.h	784;"	d
__FFSM1_DATA_PAGE_NUM	vrx320_e1_addr_def.h	785;"	d
__FLUSH_NO_DES_NUM	vrx320_e1_addr_def.h	470;"	d
__FP_IN_DESC_RDPTR	vrx320_e1_addr_def.h	629;"	d
__FP_RECEIVE_PKT_CNT	vrx320_e1_addr_def.h	677;"	d
__FRAG_HEADER_TRACE_IDX	vrx320_e1_addr_def.h	876;"	d
__FWGEN_BITS_WORD0	vrx320_a1plus_addr_def.h	466;"	d
__FWGEN_CELLS_QUEUED_0	vrx320_a1plus_addr_def.h	511;"	d
__FWGEN_CELLS_QUEUED_1	vrx320_a1plus_addr_def.h	512;"	d
__FWGEN_EMA_CMD0	vrx320_a1plus_addr_def.h	480;"	d
__FWGEN_EMA_CMD1	vrx320_a1plus_addr_def.h	481;"	d
__FWGEN_MBOX0_ISR	vrx320_a1plus_addr_def.h	520;"	d
__FWGEN_PREV_EMA_ISR	vrx320_a1plus_addr_def.h	519;"	d
__FWGEN_SPACE_PENDING0	vrx320_a1plus_addr_def.h	513;"	d
__FWGEN_SPACE_PENDING1	vrx320_a1plus_addr_def.h	514;"	d
__FWGEN_VAR_BMC_CMD0	vrx320_a1plus_addr_def.h	501;"	d
__FWGEN_VAR_BMC_CMD1	vrx320_a1plus_addr_def.h	515;"	d
__FWGEN_VAR_BYTEOFF	vrx320_a1plus_addr_def.h	507;"	d
__FWGEN_VAR_CURR_LEN	vrx320_a1plus_addr_def.h	495;"	d
__FWGEN_VAR_DES0	vrx320_a1plus_addr_def.h	489;"	d
__FWGEN_VAR_DES1	vrx320_a1plus_addr_def.h	490;"	d
__FWGEN_VAR_DWNUM	vrx320_a1plus_addr_def.h	494;"	d
__FWGEN_VAR_DW_OFF	vrx320_a1plus_addr_def.h	502;"	d
__FWGEN_VAR_EXP_LEN	vrx320_a1plus_addr_def.h	505;"	d
__FWGEN_VAR_FILL_CELL	vrx320_a1plus_addr_def.h	504;"	d
__FWGEN_VAR_LAST_CELL	vrx320_a1plus_addr_def.h	503;"	d
__FWGEN_VAR_STW	vrx320_a1plus_addr_def.h	499;"	d
__FWGEN_VAR_TRAILER_CPI	vrx320_a1plus_addr_def.h	498;"	d
__FWGEN_VAR_TRAILER_LEN	vrx320_a1plus_addr_def.h	496;"	d
__FWGEN_VAR_TRAILER_UU	vrx320_a1plus_addr_def.h	497;"	d
__FWGEN_WRX_2684_CELL_ALIGN_OFF	vrx320_a1plus_addr_def.h	555;"	d
__FWGEN_WRX_2684_MPOA_TYPE	vrx320_a1plus_addr_def.h	556;"	d
__FWGEN_WRX_2684_ORIGINAL_FLAG	vrx320_a1plus_addr_def.h	554;"	d
__FWGEN_WRX_AAL5_CELL1_ROUNDDOWN_DWNUM	vrx320_a1plus_addr_def.h	557;"	d
__FWGEN_WRX_CELLID	vrx320_a1plus_addr_def.h	483;"	d
__FWGEN_WRX_CELL_HEADER	vrx320_a1plus_addr_def.h	491;"	d
__FWGEN_WRX_CELL_TYPE	vrx320_a1plus_addr_def.h	482;"	d
__FWGEN_WRX_DESBUF_NONFULL_STATUS	vrx320_a1plus_addr_def.h	484;"	d
__FWGEN_WRX_DESREQ_NONPEND_STATUS	vrx320_a1plus_addr_def.h	516;"	d
__FWGEN_WRX_DES_BYTES	vrx320_a1plus_addr_def.h	558;"	d
__FWGEN_WRX_DES_PREFETCH_DID	vrx320_a1plus_addr_def.h	478;"	d
__FWGEN_WRX_DID	vrx320_a1plus_addr_def.h	479;"	d
__FWGEN_WRX_DMACH_NONEMPTY_STATUS	vrx320_a1plus_addr_def.h	475;"	d
__FWGEN_WRX_DMACH_VLD_STATUS	vrx320_a1plus_addr_def.h	476;"	d
__FWGEN_WRX_ETH_TYPE	vrx320_a1plus_addr_def.h	561;"	d
__FWGEN_WRX_FIRST_CELL	vrx320_a1plus_addr_def.h	559;"	d
__FWGEN_WRX_MAC_BYTE	vrx320_a1plus_addr_def.h	562;"	d
__FWGEN_WRX_PID	vrx320_a1plus_addr_def.h	509;"	d
__FWGEN_WRX_PKT_LEN_WO_FCS	vrx320_a1plus_addr_def.h	560;"	d
__FWGEN_WRX_QID	vrx320_a1plus_addr_def.h	493;"	d
__FWGEN_WRX_VEN	vrx320_a1plus_addr_def.h	477;"	d
__FWGEN_WRX_WRDES_FINAL_PEND_DID	vrx320_a1plus_addr_def.h	471;"	d
__FWGEN_WRX_WRDES_PEND_DID	vrx320_a1plus_addr_def.h	469;"	d
__FWGEN_WRX_WREMA_PEND_DID	vrx320_a1plus_addr_def.h	467;"	d
__FWGEN_WTX_1ST_CELL_READ_FLAG0	vrx320_a1plus_addr_def.h	521;"	d
__FWGEN_WTX_1ST_CELL_READ_FLAG1	vrx320_a1plus_addr_def.h	522;"	d
__FWGEN_WTX_2684_INSERT_LEN	vrx320_a1plus_addr_def.h	572;"	d
__FWGEN_WTX_2684_RM_LEN	vrx320_a1plus_addr_def.h	571;"	d
__FWGEN_WTX_CELL1_BYTEOFF	vrx320_a1plus_addr_def.h	576;"	d
__FWGEN_WTX_CELLBUF_EMPTY_STATUS	vrx320_a1plus_addr_def.h	473;"	d
__FWGEN_WTX_CELLREQ_NONPEND_STATUS	vrx320_a1plus_addr_def.h	518;"	d
__FWGEN_WTX_CELL_HEADER	vrx320_a1plus_addr_def.h	506;"	d
__FWGEN_WTX_CURRDES_VLD_STATUS	vrx320_a1plus_addr_def.h	487;"	d
__FWGEN_WTX_DATA_PREFETCH_QID	vrx320_a1plus_addr_def.h	508;"	d
__FWGEN_WTX_DESBUF_NONFULL_STATUS	vrx320_a1plus_addr_def.h	488;"	d
__FWGEN_WTX_DESREQ_NONPEND_STATUS	vrx320_a1plus_addr_def.h	517;"	d
__FWGEN_WTX_DES_PREFETCH_DID	vrx320_a1plus_addr_def.h	486;"	d
__FWGEN_WTX_DES_PREFETCH_QID	vrx320_a1plus_addr_def.h	485;"	d
__FWGEN_WTX_DMACH_NONEMPTY_STATUS	vrx320_a1plus_addr_def.h	474;"	d
__FWGEN_WTX_ENCAP_PARSE_DROP	vrx320_a1plus_addr_def.h	569;"	d
__FWGEN_WTX_ETH_HD_DONE	vrx320_a1plus_addr_def.h	582;"	d
__FWGEN_WTX_ETH_IPOFF	vrx320_a1plus_addr_def.h	578;"	d
__FWGEN_WTX_ETH_IS_IPV4	vrx320_a1plus_addr_def.h	577;"	d
__FWGEN_WTX_ETH_IS_VLAN	vrx320_a1plus_addr_def.h	567;"	d
__FWGEN_WTX_MPOA_PT	vrx320_a1plus_addr_def.h	568;"	d
__FWGEN_WTX_PID	vrx320_a1plus_addr_def.h	510;"	d
__FWGEN_WTX_QID	vrx320_a1plus_addr_def.h	500;"	d
__FWGEN_WTX_QPKT_LEVEL_CONTROL	vrx320_a1plus_addr_def.h	580;"	d
__FWGEN_WTX_QSB_VC_CONTEXT_BASE	vrx320_a1plus_addr_def.h	549;"	d
__FWGEN_WTX_RDDATA_PEND_QID	vrx320_a1plus_addr_def.h	472;"	d
__FWGEN_WTX_RDWNUM	vrx320_a1plus_addr_def.h	573;"	d
__FWGEN_WTX_SWOFF	vrx320_a1plus_addr_def.h	574;"	d
__FWGEN_WTX_WRDES_FINAL_PEND_DID	vrx320_a1plus_addr_def.h	470;"	d
__FWGEN_WTX_WRDES_PEND_DID	vrx320_a1plus_addr_def.h	468;"	d
__FW_FEATURE	vrx320_e1_addr_def.h	21;"	d
__FW_VER_ID	vrx320_a1plus_addr_def.h	19;"	d
__FW_VER_ID	vrx320_e1_addr_def.h	20;"	d
__GENERAL_CONTEXT_BASE	vrx320_e1_addr_def.h	448;"	d
__GIF_BUSY_POLLING_CNT	vrx320_e1_addr_def.h	728;"	d
__GIF_TX_DES_BP_SIZE	vrx320_e1_addr_def.h	716;"	d
__GIF_TX_DES_BP_SIZE_BIT_SHIFT	vrx320_e1_addr_def.h	717;"	d
__GIF_TX_DES_RDIDX	vrx320_e1_addr_def.h	712;"	d
__GIF_TX_DES_SIZE	vrx320_e1_addr_def.h	713;"	d
__GIF_TX_DES_SIZE_BIT_SHIFT	vrx320_e1_addr_def.h	714;"	d
__GIF_TX_FRAG_AVAILABLE	vrx320_e1_addr_def.h	701;"	d
__GIF_TX_POLLING_CTRL	vrx320_e1_addr_def.h	700;"	d
__GPIO_BP_CURR_VAL	vrx320_e1_addr_def.h	636;"	d
__GPIO_CTRL_PKT_CNT_ADDR_CFG	vrx320_e1_addr_def.h	692;"	d
__HTU_ENTRY_TABLE	vrx320_a1plus_addr_def.h	371;"	d
__HTU_MASK_TABLE	vrx320_a1plus_addr_def.h	372;"	d
__HTU_RESULT_TABLE	vrx320_a1plus_addr_def.h	373;"	d
__INQ_QOS_CFG_BASE	vrx320_a1plus_addr_def.h	159;"	d
__INQ_QOS_CFG_BASE	vrx320_a1plus_addr_def.h	67;"	d
__INQ_QOS_CFG_BASE	vrx320_e1_addr_def.h	123;"	d
__INQ_QOS_CFG_BASE	vrx320_e1_addr_def.h	266;"	d
__INQ_QOS_CFG_END	vrx320_a1plus_addr_def.h	160;"	d
__INQ_QOS_CFG_END	vrx320_e1_addr_def.h	267;"	d
__INQ_QOS_CFG_SIZE	vrx320_a1plus_addr_def.h	161;"	d
__INQ_QOS_CFG_SIZE	vrx320_e1_addr_def.h	268;"	d
__ISRS_SET_CNT_FORCE_LINK_DOWN	vrx320_e1_addr_def.h	42;"	d
__ISRS_SET_CNT_NORMAL_LINK_DOWN	vrx320_e1_addr_def.h	40;"	d
__ISR_CHECK_CNT_FORCE_LINK_DOWN	vrx320_e1_addr_def.h	41;"	d
__ISR_CHECK_CNT_NORMAL_LINK_DOWN	vrx320_e1_addr_def.h	39;"	d
__IS_PKT_FLUSHING	vrx320_e1_addr_def.h	491;"	d
__IS_XPCI_DES_READ_STATUS	vrx320_e1_addr_def.h	517;"	d
__IS_XPCI_DES_WRITE_STATUS	vrx320_e1_addr_def.h	523;"	d
__LINK_STABLE_CNT	vrx320_e1_addr_def.h	44;"	d
__LINK_STATE_INTERMEDIATE	vrx320_e1_addr_def.h	43;"	d
__LINK_UP_DOWN_STATUS	vrx320_e1_addr_def.h	442;"	d
__MAX_FRAG_NUM_PER_PKT	vrx320_ppe_fw_const.h	98;"	d
__MAX_PKT_SIZE	vrx320_ppe_fw_const.h	97;"	d
__MAX_XPCI_WDES_NUM	vrx320_e1_addr_def.h	469;"	d
__MODULE_PERF_STATISTICS	vrx320_e1_addr_def.h	857;"	d
__NUM_DS_BG	vrx320_ppe_fw_const.h	93;"	d
__NUM_DS_GIFS	vrx320_ppe_fw_const.h	95;"	d
__NUM_US_BG	vrx320_ppe_fw_const.h	89;"	d
__NUM_US_GIFS	vrx320_ppe_fw_const.h	91;"	d
__OUTQ_QOS_CFG_CTXT_BASE	vrx320_e1_addr_def.h	139;"	d
__OUTQ_QOS_CFG_CTXT_BASE	vrx320_e1_addr_def.h	292;"	d
__OUTQ_QOS_CFG_CTXT_END	vrx320_e1_addr_def.h	293;"	d
__OUTQ_QOS_CFG_CTXT_SIZE	vrx320_e1_addr_def.h	294;"	d
__PDBRAM_OWN_CHG_CNT	vrx320_a1plus_addr_def.h	26;"	d
__PDBRAM_OWN_CHG_CNT	vrx320_e1_addr_def.h	736;"	d
__PDMA_BAR0	vrx320_a1plus_addr_def.h	805;"	d
__PDMA_BAR0	vrx320_e1_addr_def.h	915;"	d
__PDMA_BAR1	vrx320_a1plus_addr_def.h	806;"	d
__PDMA_BAR1	vrx320_e1_addr_def.h	916;"	d
__PDMA_IER	vrx320_a1plus_addr_def.h	817;"	d
__PDMA_IER	vrx320_e1_addr_def.h	927;"	d
__PDMA_RX_DATA_BUFFER	vrx320_e1_addr_def.h	563;"	d
__PDMA_TX_DATA_BUFFER	vrx320_e1_addr_def.h	564;"	d
__PEER_GIF_LINK_STATE	vrx320_e1_addr_def.h	723;"	d
__PEER_GIF_LINK_STATE_TMP	vrx320_e1_addr_def.h	38;"	d
__PP32_0_INIT_CNT	vrx320_e1_addr_def.h	847;"	d
__PP32_0_MAIN_LOOP_CNT	vrx320_e1_addr_def.h	849;"	d
__PP32_0_MODULE_ACTIVITY	vrx320_a1plus_addr_def.h	49;"	d
__PP32_0_MODULE_ACTIVITY	vrx320_e1_addr_def.h	101;"	d
__PP32_0_TASK_ACTV_FLAG	vrx320_e1_addr_def.h	496;"	d
__PP32_0_TASK_CFG	vrx320_a1plus_addr_def.h	46;"	d
__PP32_0_TASK_CFG	vrx320_e1_addr_def.h	99;"	d
__PP32_0_TIME	vrx320_a1plus_addr_def.h	20;"	d
__PP32_0_TIME	vrx320_e1_addr_def.h	24;"	d
__PP32_1_INIT_CNT	vrx320_e1_addr_def.h	848;"	d
__PP32_1_MAIN_LOOP_CNT	vrx320_e1_addr_def.h	850;"	d
__PP32_1_MODULE_ACTIVITY	vrx320_a1plus_addr_def.h	50;"	d
__PP32_1_MODULE_ACTIVITY	vrx320_e1_addr_def.h	102;"	d
__PP32_1_TASK_ACTV_FLAG	vrx320_e1_addr_def.h	497;"	d
__PP32_1_TASK_CFG	vrx320_a1plus_addr_def.h	47;"	d
__PP32_1_TASK_CFG	vrx320_e1_addr_def.h	100;"	d
__PP32_1_TIME	vrx320_a1plus_addr_def.h	21;"	d
__PP32_1_TIME	vrx320_e1_addr_def.h	25;"	d
__PPA_API_MFE_H__20100427_1703	vrx320_api_qos.h	2;"	d
__PREV_GIF_LINK_STATE	vrx320_e1_addr_def.h	722;"	d
__PREV_LINK_UP_DOWN_STATUS	vrx320_e1_addr_def.h	725;"	d
__PROFILING_END_TIME_hi	vrx320_e1_addr_def.h	860;"	d
__PROFILING_END_TIME_lo	vrx320_e1_addr_def.h	861;"	d
__PROFILING_START_TIME_hi	vrx320_e1_addr_def.h	858;"	d
__PROFILING_START_TIME_lo	vrx320_e1_addr_def.h	859;"	d
__PROG_RATE_H	progRate.h	2;"	d
__PSAVE_CFG	vrx320_a1plus_addr_def.h	36;"	d
__PSAVE_CFG	vrx320_e1_addr_def.h	64;"	d
__QOSQ_CFG_CTXT_BASE	vrx320_a1plus_addr_def.h	164;"	d
__QOSQ_CFG_CTXT_BASE	vrx320_a1plus_addr_def.h	72;"	d
__QOSQ_CFG_CTXT_BASE	vrx320_e1_addr_def.h	128;"	d
__QOSQ_CFG_CTXT_BASE	vrx320_e1_addr_def.h	271;"	d
__QOSQ_CFG_CTXT_END	vrx320_a1plus_addr_def.h	165;"	d
__QOSQ_CFG_CTXT_END	vrx320_e1_addr_def.h	272;"	d
__QOSQ_CFG_CTXT_SIZE	vrx320_a1plus_addr_def.h	166;"	d
__QOSQ_CFG_CTXT_SIZE	vrx320_e1_addr_def.h	273;"	d
__QOSQ_EVENT_MBOX_INT_CFG	vrx320_a1plus_addr_def.h	79;"	d
__QOSQ_EVENT_MBOX_INT_CFG	vrx320_e1_addr_def.h	131;"	d
__QOSQ_FLOW_CTRL_CFG	vrx320_a1plus_addr_def.h	33;"	d
__QOSQ_FLOW_CTRL_CFG	vrx320_e1_addr_def.h	58;"	d
__QOSQ_MIB_BASE	vrx320_a1plus_addr_def.h	169;"	d
__QOSQ_MIB_BASE	vrx320_a1plus_addr_def.h	78;"	d
__QOSQ_MIB_BASE	vrx320_e1_addr_def.h	130;"	d
__QOSQ_MIB_BASE	vrx320_e1_addr_def.h	281;"	d
__QOSQ_MIB_END	vrx320_a1plus_addr_def.h	170;"	d
__QOSQ_MIB_END	vrx320_e1_addr_def.h	282;"	d
__QOSQ_MIB_SIZE	vrx320_a1plus_addr_def.h	171;"	d
__QOSQ_MIB_SIZE	vrx320_e1_addr_def.h	283;"	d
__QOSQ_OVERFLOW_STATE_BMAP	vrx320_a1plus_addr_def.h	70;"	d
__QOSQ_OVERFLOW_STATE_BMAP	vrx320_e1_addr_def.h	126;"	d
__QOSQ_PKT_CNT	vrx320_a1plus_addr_def.h	76;"	d
__QOSQ_PKT_CNT	vrx320_e1_addr_def.h	285;"	d
__QOSQ_PSEUDO_DES_CFG_BASE	vrx320_a1plus_addr_def.h	73;"	d
__QOS_CFG	vrx320_a1plus_addr_def.h	31;"	d
__QOS_CFG	vrx320_e1_addr_def.h	57;"	d
__QOS_DISPATCH_OWN	vrx320_ppe_fw_const.h	142;"	d
__QOS_SHADOW_TTICK	vrx320_a1plus_addr_def.h	43;"	d
__QOS_SHADOW_TTICK	vrx320_e1_addr_def.h	78;"	d
__READ_CH_DOORBELL_EXT_ADDR	vrx320_a1plus_addr_def.h	211;"	d
__READ_CH_DOORBELL_EXT_ADDR	vrx320_e1_addr_def.h	328;"	d
__READ_CH_DOORBELL_EXT_ADDR_hi	vrx320_a1plus_addr_def.h	212;"	d
__READ_CH_DOORBELL_EXT_ADDR_hi	vrx320_e1_addr_def.h	329;"	d
__READ_CH_DOORBELL_EXT_ADDR_lo	vrx320_a1plus_addr_def.h	213;"	d
__READ_CH_DOORBELL_EXT_ADDR_lo	vrx320_e1_addr_def.h	330;"	d
__READ_MAX_CYCLES	vrx320_e1_addr_def.h	503;"	d
__READ_MIN_CYCLES	vrx320_e1_addr_def.h	504;"	d
__READ_NUM	vrx320_e1_addr_def.h	502;"	d
__RECEIVE_IDLE_CELL_CNT_0	vrx320_e1_addr_def.h	665;"	d
__RECEIVE_IDLE_CELL_CNT_1	vrx320_e1_addr_def.h	666;"	d
__RECEIVE_NON_IDLE_CELL_CNT_0	vrx320_e1_addr_def.h	659;"	d
__RECEIVE_NON_IDLE_CELL_CNT_1	vrx320_e1_addr_def.h	660;"	d
__REGS_H__	vrx320_regs.h	2;"	d
__RROF_EVENT_CMD	vrx320_e1_addr_def.h	862;"	d
__RX_BC0_CFG_STATS_CFG	vrx320_e1_addr_def.h	350;"	d
__RX_BC_CFG_STATS_CFG_BASE	vrx320_e1_addr_def.h	336;"	d
__RX_CTX_USE_FLAG_0	vrx320_e1_addr_def.h	617;"	d
__RX_CTX_USE_FLAG_1	vrx320_e1_addr_def.h	618;"	d
__RX_DMA_DESC_RDPTR	vrx320_e1_addr_def.h	611;"	d
__RX_DMA_DESC_WRPTR	vrx320_e1_addr_def.h	612;"	d
__RX_FRAG_DISP_RDIDX	vrx320_e1_addr_def.h	487;"	d
__RX_GIF0_CFG_STATS_CFG	vrx320_e1_addr_def.h	365;"	d
__RX_GIF0_MIB_BASE	vrx320_e1_addr_def.h	384;"	d
__RX_GIF1_MIB_BASE	vrx320_e1_addr_def.h	385;"	d
__RX_GIF2_MIB_BASE	vrx320_e1_addr_def.h	386;"	d
__RX_GIF3_MIB_BASE	vrx320_e1_addr_def.h	387;"	d
__RX_GIF_CFG_STATS_CFG_BASE	vrx320_e1_addr_def.h	338;"	d
__RX_GIF_MIB_BASE	vrx320_e1_addr_def.h	340;"	d
__RX_NO_DES_CNT	vrx320_e1_addr_def.h	733;"	d
__RX_PDMA_CTXT_BUF_BASE	vrx320_e1_addr_def.h	560;"	d
__RX_PDMA_CTXT_BUF_SIZE	vrx320_e1_addr_def.h	824;"	d
__RX_PDMA_CTXT_NUM	vrx320_e1_addr_def.h	825;"	d
__RX_SARPDMA_CMD_BUF_BASE	vrx320_e1_addr_def.h	557;"	d
__RX_SARPDMA_CMD_BUF_SIZE	vrx320_e1_addr_def.h	800;"	d
__RX_SARPDMA_CMD_NUM	vrx320_e1_addr_def.h	801;"	d
__RX_SARPDMA_CMD_WRPTR	vrx320_e1_addr_def.h	605;"	d
__RX_SAR_CTXT_BUF_BASE	vrx320_e1_addr_def.h	559;"	d
__RX_SAR_CTXT_BUF_SIZE	vrx320_e1_addr_def.h	816;"	d
__RX_SAR_CTXT_NUM	vrx320_e1_addr_def.h	817;"	d
__RX_WAIT_FOR_DES	vrx320_e1_addr_def.h	731;"	d
__SAR_PDMA_RX_FW_DATABUF_CFG	vrx320_a1plus_addr_def.h	815;"	d
__SAR_PDMA_RX_FW_DATABUF_CFG	vrx320_e1_addr_def.h	925;"	d
__SAR_PDMA_TX_FW_DATABUF_CFG	vrx320_a1plus_addr_def.h	816;"	d
__SAR_PDMA_TX_FW_DATABUF_CFG	vrx320_e1_addr_def.h	926;"	d
__SFSM0_CTRL_BUF_BASE	vrx320_e1_addr_def.h	551;"	d
__SFSM0_CTRL_BUF_SIZE	vrx320_e1_addr_def.h	752;"	d
__SFSM0_CTRL_PAGE_NUM	vrx320_e1_addr_def.h	753;"	d
__SFSM0_DATA_BUF_BASE	vrx320_e1_addr_def.h	550;"	d
__SFSM0_DATA_BUF_SIZE	vrx320_e1_addr_def.h	744;"	d
__SFSM0_DATA_PAGE_NUM	vrx320_e1_addr_def.h	745;"	d
__SFSM1_CTRL_BUF_BASE	vrx320_e1_addr_def.h	554;"	d
__SFSM1_CTRL_BUF_SIZE	vrx320_e1_addr_def.h	776;"	d
__SFSM1_CTRL_PAGE_NUM	vrx320_e1_addr_def.h	777;"	d
__SFSM1_DATA_BUF_BASE	vrx320_e1_addr_def.h	553;"	d
__SFSM1_DATA_BUF_SIZE	vrx320_e1_addr_def.h	768;"	d
__SFSM1_DATA_PAGE_NUM	vrx320_e1_addr_def.h	769;"	d
__SFSM_PGCNT0	vrx320_a1plus_addr_def.h	12;"	d
__SFSM_PGCNT0	vrx320_e1_addr_def.h	12;"	d
__SFSM_PGCNT1	vrx320_a1plus_addr_def.h	13;"	d
__SFSM_PGCNT1	vrx320_e1_addr_def.h	13;"	d
__SHAPING_CFG	vrx320_e1_addr_def.h	71;"	d
__SHAPING_WFQ_CFG_BASE	vrx320_e1_addr_def.h	134;"	d
__SHAPING_WFQ_CFG_BASE	vrx320_e1_addr_def.h	276;"	d
__SHAPING_WFQ_CFG_END	vrx320_e1_addr_def.h	277;"	d
__SHAPING_WFQ_CFG_SIZE	vrx320_e1_addr_def.h	278;"	d
__SHAPING_WFQ_SCHED_OWN	vrx320_ppe_fw_const.h	143;"	d
__SMARTPHY_ADDR_DEF_INC	vrx320_e1_addr_def.h	2;"	d
__SMARTPHY_DS_BE_H_	vrx320_ppe_fw_ds.h	3;"	d
__STD_DES_CFG	vrx320_a1plus_addr_def.h	29;"	d
__STD_DES_CFG	vrx320_e1_addr_def.h	56;"	d
__SWAPQ_CFG_CTXT_BASE	vrx320_a1plus_addr_def.h	80;"	d
__SWAPQ_CFG_CTXT_BASE	vrx320_e1_addr_def.h	136;"	d
__SWAPQ_CFG_CTXT_DW1_ADDR	vrx320_a1plus_addr_def.h	175;"	d
__SWAPQ_CFG_CTXT_DW1_ADDR	vrx320_e1_addr_def.h	288;"	d
__SWAPQ_CFG_CTXT_END	vrx320_a1plus_addr_def.h	176;"	d
__SWAPQ_CFG_CTXT_END	vrx320_e1_addr_def.h	289;"	d
__SWAPQ_CFG_CTXT_SIZE	vrx320_a1plus_addr_def.h	177;"	d
__SWAPQ_CFG_CTXT_SIZE	vrx320_e1_addr_def.h	290;"	d
__SWAPQ_DES_LIST_BASE	vrx320_a1plus_addr_def.h	81;"	d
__SWAPQ_DES_LIST_BASE	vrx320_e1_addr_def.h	137;"	d
__SWAP_DESC_RDPTR	vrx320_e1_addr_def.h	631;"	d
__TASK_PENDING_FLAG	vrx320_e1_addr_def.h	641;"	d
__TASK_PENDING_FLAG_VRX318_PPA	vrx320_a1plus_addr_def.h	587;"	d
__TASK_PENDING_FLAG_VRX318_PPA	vrx320_e1_addr_def.h	653;"	d
__TC_DS__H__	vrx320_ppe_ptm_tc_ds.h	2;"	d
__TC_GENERAL_CONTEXT_BASE	vrx320_e1_addr_def.h	549;"	d
__TC_RX_FIFO_PKT_CNT	vrx320_e1_addr_def.h	864;"	d
__TEST_MODE	vrx320_e1_addr_def.h	81;"	d
__TIMER_INT_COUNT	vrx320_e1_addr_def.h	683;"	d
__TIMER_SYNC_STATE	vrx320_e1_addr_def.h	863;"	d
__TOTAL_FAIL_CNT	vrx320_e1_addr_def.h	531;"	d
__TOTAL_READ_CYCLES_HI	vrx320_e1_addr_def.h	505;"	d
__TOTAL_READ_CYCLES_LO	vrx320_e1_addr_def.h	506;"	d
__TOTAL_SUCC_CNT	vrx320_e1_addr_def.h	530;"	d
__TOTAL_WRITE_CYCLES_HI	vrx320_e1_addr_def.h	511;"	d
__TOTAL_WRITE_CYCLES_LO	vrx320_e1_addr_def.h	512;"	d
__TRANSMIT_CELL_CNT_0	vrx320_e1_addr_def.h	671;"	d
__TRANSMIT_CELL_CNT_1	vrx320_e1_addr_def.h	672;"	d
__TX_BC0_CFG_STATS_CFG	vrx320_e1_addr_def.h	357;"	d
__TX_BC_CFG_STATS_CFG_BASE	vrx320_e1_addr_def.h	337;"	d
__TX_CTX_USE_FLAG_0	vrx320_e1_addr_def.h	623;"	d
__TX_CTX_USE_FLAG_1	vrx320_e1_addr_def.h	624;"	d
__TX_GIF0_CFG_STATS_CFG	vrx320_e1_addr_def.h	375;"	d
__TX_GIF_CFG_STATS_CFG_BASE	vrx320_e1_addr_def.h	339;"	d
__TX_PDMA_CTXT_BUF_BASE	vrx320_e1_addr_def.h	562;"	d
__TX_PDMA_CTXT_BUF_SIZE	vrx320_e1_addr_def.h	840;"	d
__TX_PDMA_CTXT_NUM	vrx320_e1_addr_def.h	841;"	d
__TX_QOS_CFG	vrx320_a1plus_addr_def.h	32;"	d
__TX_QOS_CFG	vrx320_e1_addr_def.h	61;"	d
__TX_QOS_CFG_SHADOW	vrx320_a1plus_addr_def.h	44;"	d
__TX_QOS_CFG_SHADOW	vrx320_e1_addr_def.h	79;"	d
__TX_SARPDMA_CMD_BUF_BASE	vrx320_e1_addr_def.h	558;"	d
__TX_SARPDMA_CMD_BUF_SIZE	vrx320_e1_addr_def.h	808;"	d
__TX_SARPDMA_CMD_NUM	vrx320_e1_addr_def.h	809;"	d
__TX_SARPDMA_CMD_RDPTR	vrx320_e1_addr_def.h	604;"	d
__TX_SARPDMA_CMD_WRPTR	vrx320_e1_addr_def.h	606;"	d
__TX_SAR_CTXT_BUF_BASE	vrx320_e1_addr_def.h	561;"	d
__TX_SAR_CTXT_BUF_SIZE	vrx320_e1_addr_def.h	832;"	d
__TX_SAR_CTXT_NUM	vrx320_e1_addr_def.h	833;"	d
__UNIFIED_QOS_DS_BE_H_	unified_qos_ds_be.h	3;"	d
__US_BG_CTXT	vrx320_e1_addr_def.h	406;"	d
__US_BG_CTXT_BASE	vrx320_e1_addr_def.h	394;"	d
__US_BG_CTXT_SIZE	vrx320_e1_addr_def.h	407;"	d
__US_BG_CTXT_SIZE_PER_BG	vrx320_e1_addr_def.h	408;"	d
__US_BG_GMAP	vrx320_e1_addr_def.h	35;"	d
__US_BG_QMAP	vrx320_e1_addr_def.h	34;"	d
__US_BOND_SOC_SYNC_ADDR_GIF4	vrx320_e1_addr_def.h	196;"	d
__US_BOND_SOC_SYNC_ADDR_GIF5	vrx320_e1_addr_def.h	197;"	d
__US_BOND_SOC_SYNC_ADDR_GIF6	vrx320_e1_addr_def.h	198;"	d
__US_BOND_SOC_SYNC_ADDR_GIF7	vrx320_e1_addr_def.h	199;"	d
__US_BP_TC_LOCAL_Q_CFG_CTXT_BASE	vrx320_e1_addr_def.h	154;"	d
__US_CPU_INQ_DES_CFG_CTXT	vrx320_a1plus_addr_def.h	85;"	d
__US_CPU_INQ_DES_CFG_CTXT	vrx320_e1_addr_def.h	145;"	d
__US_CPU_PATH_DEST_LIST_BASE	vrx320_a1plus_addr_def.h	69;"	d
__US_CPU_PATH_DEST_LIST_BASE	vrx320_e1_addr_def.h	125;"	d
__US_E1_FRAG_DES_NUM_PER_GIF	vrx320_ppe_fw_const.h	116;"	d
__US_E1_FRAG_Q_DES_RDIDX	vrx320_e1_addr_def.h	458;"	d
__US_E1_FRAG_Q_DES_WRIDX	vrx320_e1_addr_def.h	457;"	d
__US_E1_FRAG_Q_FRAG_MIB	vrx320_e1_addr_def.h	454;"	d
__US_E1_FRAG_Q_FREE_FRAG_CNT	vrx320_e1_addr_def.h	461;"	d
__US_E1_FRAG_Q_NON_EMPTY_FLAG	vrx320_e1_addr_def.h	455;"	d
__US_E1_FRAG_Q_REL_FAG_MIB	vrx320_e1_addr_def.h	464;"	d
__US_EDMA_COPY_CH_CFG	vrx320_a1plus_addr_def.h	92;"	d
__US_EDMA_COPY_CH_CFG	vrx320_e1_addr_def.h	156;"	d
__US_EDMA_LLE_BASE	vrx320_a1plus_addr_def.h	97;"	d
__US_EDMA_LLE_BASE	vrx320_a1plus_addr_def.h	99;"	d
__US_EDMA_LLE_BASE	vrx320_e1_addr_def.h	161;"	d
__US_EDMA_LLE_BASE	vrx320_e1_addr_def.h	163;"	d
__US_EDMA_LLE_EXT_BASE	vrx320_a1plus_addr_def.h	102;"	d
__US_EDMA_LLE_EXT_BASE	vrx320_e1_addr_def.h	166;"	d
__US_EDMA_LLE_FPI_BASE	vrx320_a1plus_addr_def.h	101;"	d
__US_EDMA_LLE_FPI_BASE	vrx320_e1_addr_def.h	165;"	d
__US_EDMA_LLE_LINK_ELEM	vrx320_a1plus_addr_def.h	139;"	d
__US_EDMA_LLE_LINK_ELEM	vrx320_a1plus_addr_def.h	142;"	d
__US_EDMA_LLE_LINK_ELEM	vrx320_e1_addr_def.h	244;"	d
__US_EDMA_LLE_LINK_ELEM	vrx320_e1_addr_def.h	247;"	d
__US_EDMA_READ_CH_CFG_CTXT	vrx320_a1plus_addr_def.h	93;"	d
__US_EDMA_READ_CH_CFG_CTXT	vrx320_e1_addr_def.h	157;"	d
__US_FAST_PATH_DES_LIST_BASE	vrx320_a1plus_addr_def.h	68;"	d
__US_FAST_PATH_DES_LIST_BASE	vrx320_e1_addr_def.h	124;"	d
__US_FP_INQ_DES_CFG_CTXT	vrx320_a1plus_addr_def.h	84;"	d
__US_FP_INQ_DES_CFG_CTXT	vrx320_e1_addr_def.h	144;"	d
__US_FRAGQ_CFG_CTXT_BASE	vrx320_e1_addr_def.h	151;"	d
__US_FRAGQ_DES_LIST_BASE	vrx320_e1_addr_def.h	152;"	d
__US_OUTQ_DES_LIST_BASE	vrx320_e1_addr_def.h	140;"	d
__US_QOSQ_DES_LIST_BASE	vrx320_a1plus_addr_def.h	74;"	d
__US_QOSQ_DES_LIST_BASE	vrx320_e1_addr_def.h	129;"	d
__US_QOS_OUTQ_DES_CFG_CTXT_BASE	vrx320_e1_addr_def.h	146;"	d
__US_TC_LOCAL_Q_CFG_CTXT_BASE	vrx320_a1plus_addr_def.h	90;"	d
__US_TC_LOCAL_Q_CFG_CTXT_BASE	vrx320_e1_addr_def.h	153;"	d
__US_TC_LOCAL_Q_DES_LIST_BASE	vrx320_a1plus_addr_def.h	91;"	d
__US_TC_LOCAL_Q_DES_LIST_BASE	vrx320_e1_addr_def.h	155;"	d
__US_TC_LOCAL_Q_DES_LIST_NUM	vrx320_fw_prereq.h	9;"	d
__US_TC_LOCAL_Q_FULL_FLAG	vrx320_a1plus_addr_def.h	527;"	d
__VR9_BONDING_FW_DATA_STRUCTURE_BE_H_	vrx320_ppe_bonding_ds.h	3;"	d
__VRX218_A1PLUS_ADDR_DEF_INC	vrx320_a1plus_addr_def.h	2;"	d
__VRX218_A1PLUS_FW_H	vrx320_a1plus.h	2;"	d
__VRX218_ATM_COMMON_H__	vrx320_atm_common.h	2;"	d
__VRX218_DSL_DFE_ADDRESS_DEFINE__	vrx320_dsl_address_define.h	9;"	d
__VRX218_E1_FW_H	vrx320_e1.h	2;"	d
__VRX218_EDMA_H	vrx320_edma.h	2;"	d
__VRX218_FLOW_CTRL_CFG	vrx320_a1plus_addr_def.h	51;"	d
__VRX218_FLOW_CTRL_CFG	vrx320_e1_addr_def.h	117;"	d
__VRX218_FW_PREREQ_H__	vrx320_fw_prereq.h	2;"	d
__VRX218_PP32_1_FW_H	vrx320_pp32_1.h	2;"	d
__VRX218_PPE_ATM_DS_H__	vrx320_ppe_atm_ds.h	2;"	d
__VRX218_PTM_COMMON_H__	vrx320_ptm_common.h	2;"	d
__VRX320_COMMON_H__	vrx320_common.h	2;"	d
__VRX320_DFE_H	vrx320_dfe.h	2;"	d
__VRX_PPE_H_	vrx_ppe.h	2;"	d
__WAKEUP_MIB_VRX318	vrx320_a1plus_addr_def.h	588;"	d
__WAKEUP_MIB_VRX318	vrx320_e1_addr_def.h	655;"	d
__WAN_EMA_CMD_BUF	vrx320_a1plus_addr_def.h	423;"	d
__WAN_EMA_CONTEXT_CMD_WRPTR	vrx320_a1plus_addr_def.h	539;"	d
__WAN_EMA_CONTEXT_DATA_WRPTR	vrx320_a1plus_addr_def.h	540;"	d
__WAN_EMA_DATA_BUF	vrx320_a1plus_addr_def.h	424;"	d
__WFQ_CFG	vrx320_e1_addr_def.h	72;"	d
__WRITE_CH_DOORBELL_EXT_ADDR	vrx320_a1plus_addr_def.h	206;"	d
__WRITE_CH_DOORBELL_EXT_ADDR	vrx320_e1_addr_def.h	323;"	d
__WRITE_CH_DOORBELL_EXT_ADDR_hi	vrx320_a1plus_addr_def.h	207;"	d
__WRITE_CH_DOORBELL_EXT_ADDR_hi	vrx320_e1_addr_def.h	324;"	d
__WRITE_CH_DOORBELL_EXT_ADDR_lo	vrx320_a1plus_addr_def.h	208;"	d
__WRITE_CH_DOORBELL_EXT_ADDR_lo	vrx320_e1_addr_def.h	325;"	d
__WRITE_MAX_CYCLES	vrx320_e1_addr_def.h	509;"	d
__WRITE_MIN_CYCLES	vrx320_e1_addr_def.h	510;"	d
__WRITE_NUM	vrx320_e1_addr_def.h	508;"	d
__WRXCTXT_Hunt_Cnt0	vrx320_a1plus_addr_def.h	410;"	d
__WRXCTXT_Hunt_Cnt1	vrx320_a1plus_addr_def.h	411;"	d
__WRXCTXT_L2Pages0	vrx320_a1plus_addr_def.h	402;"	d
__WRXCTXT_L2Pages1	vrx320_a1plus_addr_def.h	403;"	d
__WRXCTXT_L2_RdPtr0	vrx320_a1plus_addr_def.h	400;"	d
__WRXCTXT_L2_RdPtr1	vrx320_a1plus_addr_def.h	401;"	d
__WRXCTXT_MatchCells0	vrx320_a1plus_addr_def.h	404;"	d
__WRXCTXT_MatchCells1	vrx320_a1plus_addr_def.h	405;"	d
__WRXCTXT_NoMatchCells0	vrx320_a1plus_addr_def.h	406;"	d
__WRXCTXT_NoMatchCells1	vrx320_a1plus_addr_def.h	407;"	d
__WRXCTXT_PortState0	vrx320_a1plus_addr_def.h	408;"	d
__WRXCTXT_PortState1	vrx320_a1plus_addr_def.h	409;"	d
__WRXCTXT_TC_RdPtr0	vrx320_a1plus_addr_def.h	398;"	d
__WRXCTXT_TC_RdPtr1	vrx320_a1plus_addr_def.h	399;"	d
__WRXCTXT_WrxCBufStart0	vrx320_a1plus_addr_def.h	443;"	d
__WRXCTXT_WrxCBufStart1	vrx320_a1plus_addr_def.h	444;"	d
__WRXCTXT_WrxDBufStart0	vrx320_a1plus_addr_def.h	441;"	d
__WRXCTXT_WrxDBufStart1	vrx320_a1plus_addr_def.h	442;"	d
__WRX_CORRECT_CELL	vrx320_a1plus_addr_def.h	343;"	d
__WRX_CORRECT_PDU	vrx320_a1plus_addr_def.h	340;"	d
__WRX_DECAP_BUF_BASE	vrx320_a1plus_addr_def.h	545;"	d
__WRX_DECAP_BUF_BASE_HW	vrx320_a1plus_addr_def.h	546;"	d
__WRX_DROPDES_CELL	vrx320_a1plus_addr_def.h	342;"	d
__WRX_DROPDES_PDU	vrx320_a1plus_addr_def.h	339;"	d
__WRX_DROPHTU_CELL	vrx320_a1plus_addr_def.h	338;"	d
__WRX_ERR_CELL	vrx320_a1plus_addr_def.h	344;"	d
__WRX_ERR_PDU	vrx320_a1plus_addr_def.h	341;"	d
__WRX_QUEUE_CHANNEL_CONTEXT	vrx320_a1plus_addr_def.h	387;"	d
__WRX_QUEUE_CONFIG	vrx320_a1plus_addr_def.h	379;"	d
__WRX_TOTAL_BYTE	vrx320_a1plus_addr_def.h	345;"	d
__WRX_VC_EG_BYTES_OFF	vrx320_a1plus_addr_def.h	366;"	d
__WRX_VC_EG_PKTS_OFF	vrx320_a1plus_addr_def.h	365;"	d
__WRX_VC_IG_BYTES_OFF	vrx320_a1plus_addr_def.h	357;"	d
__WRX_VC_IG_PKTS_OFF	vrx320_a1plus_addr_def.h	356;"	d
__WRX_VC_MIB_BASE	vrx320_a1plus_addr_def.h	355;"	d
__WTXCTXT_TC_WRPTR0	vrx320_a1plus_addr_def.h	429;"	d
__WTXCTXT_TC_WRPTR1	vrx320_a1plus_addr_def.h	430;"	d
__WTXCTXT_WtxDBufStart0	vrx320_a1plus_addr_def.h	435;"	d
__WTXCTXT_WtxDBufStart1	vrx320_a1plus_addr_def.h	436;"	d
__WTX_ETH_HEADER_BUF_BASE	vrx320_a1plus_addr_def.h	461;"	d
__WTX_PORT_CONFIG0	vrx320_a1plus_addr_def.h	449;"	d
__WTX_PORT_CONFIG1	vrx320_a1plus_addr_def.h	450;"	d
__WTX_QUEUE_CONFIG	vrx320_a1plus_addr_def.h	392;"	d
__WTX_TOTAL_BYTE	vrx320_a1plus_addr_def.h	348;"	d
__WTX_TOTAL_CELL	vrx320_a1plus_addr_def.h	347;"	d
__WTX_TOTAL_PDU	vrx320_a1plus_addr_def.h	346;"	d
__WTX_VC_MIB_BASE	vrx320_a1plus_addr_def.h	364;"	d
__XPCI_DES_READ_DPTR_FAIL_CNT	vrx320_e1_addr_def.h	542;"	d
__XPCI_DES_READ_EPTR	vrx320_e1_addr_def.h	519;"	d
__XPCI_DES_READ_OWN_CHECK_CNT	vrx320_e1_addr_def.h	481;"	d
__XPCI_DES_READ_OWN_FAIL_CNT	vrx320_e1_addr_def.h	539;"	d
__XPCI_DES_READ_PDMA_CMD0	vrx320_e1_addr_def.h	520;"	d
__XPCI_DES_READ_PDMA_CMD1	vrx320_e1_addr_def.h	521;"	d
__XPCI_DES_READ_SPTR	vrx320_e1_addr_def.h	518;"	d
__XPCI_DES_WRITE_EPTR	vrx320_e1_addr_def.h	525;"	d
__XPCI_DES_WRITE_PDMA_CMD0	vrx320_e1_addr_def.h	526;"	d
__XPCI_DES_WRITE_PDMA_CMD1	vrx320_e1_addr_def.h	527;"	d
__XPCI_DES_WRITE_SPTR	vrx320_e1_addr_def.h	524;"	d
__XPCI_RDES_DES_BASE	vrx320_e1_addr_def.h	475;"	d
__XPCI_RDES_DES_BASE_HW	vrx320_e1_addr_def.h	476;"	d
__XPCI_RDES_DES_SIZE	vrx320_e1_addr_def.h	477;"	d
__get_skb_pointer	vrx320_ppe_atm_init.c	/^struct sk_buff *__get_skb_pointer(unsigned int dataptr, const char *func_name, unsigned int line_num)$/;"	f
__get_skb_pointer	vrx320_ppe_ptm_init.c	/^struct sk_buff *__get_skb_pointer(unsigned int dataptr, const char *func_name,$/;"	f
__switch_to_eth_thunk	vrx320_ptm_main.c	/^static void __switch_to_eth_thunk(unsigned long base)$/;"	f	file:
__switch_to_ptmtc_bonding	vrx320_ptm_main.c	/^static void __switch_to_ptmtc_bonding(unsigned long base)$/;"	f	file:
__update_max_delay	vrx320_ptm_main.c	/^static void __update_max_delay(unsigned long base, int line)$/;"	f	file:
_dw_res0	unified_qos_ds_be.h	/^        unsigned int _dw_res0;$/;"	m	struct:__anon12
_dw_res0	vrx320_ppe_bonding_ds.h	/^        unsigned int _dw_res0;$/;"	m	struct:__anon78
_dw_res0	vrx320_ppe_bonding_ds.h	/^        unsigned int _dw_res0[2];$/;"	m	struct:__anon79
_dw_res0	vrx320_ppe_bonding_ds.h	/^        unsigned int _dw_res0[9];$/;"	m	struct:__anon77
_dw_res0	vrx320_ppe_fw_ds.h	/^        unsigned int _dw_res0;$/;"	m	struct:__anon83
_dw_res0	vrx320_ppe_fw_ds.h	/^        unsigned int _dw_res0;$/;"	m	struct:__anon87
_dw_res0	vrx320_ppe_fw_ds.h	/^        unsigned int _dw_res0[2];$/;"	m	struct:__anon82
_dw_res1	vrx320_ppe_fw_ds.h	/^        unsigned int _dw_res1[4];$/;"	m	struct:__anon87
_res0	unified_qos_ds_be.h	/^        unsigned int _res0:11;$/;"	m	struct:__anon7
_res0	unified_qos_ds_be.h	/^        unsigned int _res0:14;$/;"	m	struct:__anon19
_res0	unified_qos_ds_be.h	/^        unsigned int _res0:16;$/;"	m	struct:__anon24
_res0	unified_qos_ds_be.h	/^        unsigned int _res0:1;$/;"	m	struct:__anon11
_res0	unified_qos_ds_be.h	/^        unsigned int _res0:1;$/;"	m	struct:__anon12
_res0	unified_qos_ds_be.h	/^        unsigned int _res0:1;$/;"	m	struct:__anon9
_res0	unified_qos_ds_be.h	/^        unsigned int _res0:3;$/;"	m	struct:__anon22
_res0	unified_qos_ds_be.h	/^        unsigned int _res0:4;$/;"	m	struct:__anon15
_res0	unified_qos_ds_be.h	/^        unsigned int _res0:7;$/;"	m	struct:__anon13
_res0	unified_qos_ds_be.h	/^        unsigned int _res0:7;$/;"	m	struct:__anon6
_res0	unified_qos_ds_be.h	/^        unsigned int _res0:8;$/;"	m	struct:__anon16
_res0	vrx320_ppe_bonding_ds.h	/^        unsigned int _res0:16;$/;"	m	struct:__anon75
_res0	vrx320_ppe_fw_ds.h	/^        unsigned int _res0:12;$/;"	m	struct:__anon90
_res0	vrx320_ppe_fw_ds.h	/^        unsigned int _res0:29;$/;"	m	struct:__anon87
_res0	vrx320_ppe_fw_ds.h	/^        unsigned int _res0:2;$/;"	m	struct:__anon83
_res0	vrx320_ppe_fw_ds.h	/^        unsigned int _res0:2;$/;"	m	struct:__anon85
_res0	vrx320_ppe_fw_ds.h	/^        unsigned int _res0:2;$/;"	m	struct:__anon88
_res0	vrx320_ppe_fw_ds.h	/^        unsigned int _res0:3;$/;"	m	struct:__anon84
_res0	vrx320_ppe_fw_ds.h	/^        unsigned int _res0:4;$/;"	m	struct:__anon82
_res0	vrx320_ppe_fw_ds.h	/^        unsigned int _res0:7;$/;"	m	struct:__anon81
_res1	unified_qos_ds_be.h	/^        unsigned int _res1:2;$/;"	m	struct:__anon15
_res1	unified_qos_ds_be.h	/^        unsigned int _res1:5;$/;"	m	struct:__anon11
_res1	unified_qos_ds_be.h	/^        unsigned int _res1:5;$/;"	m	struct:__anon22
_res1	unified_qos_ds_be.h	/^        unsigned int _res1:6;$/;"	m	struct:__anon16
_res1	vrx320_ppe_fw_ds.h	/^        unsigned int _res1:1;$/;"	m	struct:__anon90
_res1	vrx320_ppe_fw_ds.h	/^        unsigned int _res1:2;$/;"	m	struct:__anon84
_res1	vrx320_ppe_fw_ds.h	/^        unsigned int _res1:2;$/;"	m	struct:__anon88
_res2	unified_qos_ds_be.h	/^        unsigned int _res2:4;$/;"	m	struct:__anon15
_res2	vrx320_ppe_fw_ds.h	/^        unsigned int _res2:5;$/;"	m	struct:__anon88
aal5VccCrcErrors	ppa_atm_datapath.h	/^        __u32   aal5VccCrcErrors;$/;"	m	struct:__anon3
aal5VccOverSizedSDUs	ppa_atm_datapath.h	/^        __u32   aal5VccOverSizedSDUs;$/;"	m	struct:__anon3
aal5VccRxBytes	ppa_atm_datapath.h	/^        __u32   aal5VccRxBytes;$/;"	m	struct:__anon3
aal5VccRxCell	ppa_atm_datapath.h	/^        __u32   aal5VccRxCell;      \/\/  reserved$/;"	m	struct:__anon3
aal5VccRxOAM	ppa_atm_datapath.h	/^        __u32   aal5VccRxOAM;       \/\/  reserved$/;"	m	struct:__anon3
aal5VccRxPDU	ppa_atm_datapath.h	/^        __u32   aal5VccRxPDU;$/;"	m	struct:__anon3
aal5VccSarTimeOuts	ppa_atm_datapath.h	/^        __u32   aal5VccSarTimeOuts;\/\/no timer support yet$/;"	m	struct:__anon3
aal5VccTxBytes	ppa_atm_datapath.h	/^        __u32   aal5VccTxBytes;$/;"	m	struct:__anon3
aal5VccTxCell	ppa_atm_datapath.h	/^        __u32   aal5VccTxCell;      \/\/  reserved$/;"	m	struct:__anon3
aal5VccTxDroppedPDU	ppa_atm_datapath.h	/^        __u32   aal5VccTxDroppedPDU;$/;"	m	struct:__anon3
aal5VccTxOAM	ppa_atm_datapath.h	/^        __u32   aal5VccTxOAM;       \/\/  reserved$/;"	m	struct:__anon3
aal5VccTxPDU	ppa_atm_datapath.h	/^        __u32   aal5VccTxPDU;$/;"	m	struct:__anon3
aal5r_max_packet_size	vrx320_atm_datapath.c	/^static int aal5r_max_packet_size   = 0x0630;    \/*  Max frame size for RX                           *\/$/;"	v	file:
aal5r_min_packet_size	vrx320_atm_datapath.c	/^static int aal5r_min_packet_size   = 0x0000;    \/*  Min frame size for RX                           *\/$/;"	v	file:
aal5s_max_packet_size	vrx320_atm_datapath.c	/^static int aal5s_max_packet_size   = 0x0630;    \/*  Max frame size for TX                           *\/$/;"	v	file:
access_time	vrx320_atm_datapath.c	/^    struct timespec                 access_time;            \/*  time when last F4\/F5 user cell arrives  *\/$/;"	m	struct:atm_pvc	typeref:struct:atm_pvc::timespec	file:
addr	vrx320_api_qos.h	/^    uint32_t    addr; \/*!<  qos wtx address *\/$/;"	m	struct:__anon28
addr	vrx320_atm_main.c	/^	uint32_t addr;$/;"	m	struct:fw_naddr	file:
addr	vrx320_dfe.h	/^		u32 addr;$/;"	m	struct:__anon46
addr	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    addr                :16;$/;"	m	struct:wtx_qos_q_desc_cfg
addr	vrx320_ptm_main.c	/^	uint32_t addr;$/;"	m	struct:fw_naddr	file:
aec_global_base	vrx320_dsl_address_define.h	3356;"	d
aec_global_size	vrx320_dsl_address_define.h	3358;"	d
alloc_dataptr_fragment	vrx320_ppe_atm_init.c	/^void *alloc_dataptr_fragment(unsigned int bytes)$/;"	f
alloc_dataptr_fragment	vrx320_ppe_ptm_init.c	/^dma_addr_t alloc_dataptr_fragment(unsigned int bytes)$/;"	f
alloc_dataptr_fragment_notrack	vrx320_ppe_ptm_init.c	/^void *alloc_dataptr_fragment_notrack(unsigned int bytes)$/;"	f
alloc_dataptr_skb	vrx320_ppe_atm_init.c	/^dma_addr_t alloc_dataptr_skb(void)$/;"	f
alloc_dataptr_skb	vrx320_ppe_ptm_init.c	/^dma_addr_t alloc_dataptr_skb(void)$/;"	f
alloc_skb_dataptr_nss_redirect	vrx320_ptm_datapath.c	/^void * alloc_skb_dataptr_nss_redirect(int len)$/;"	f
alloc_skb_tx	vrx320_atm_datapath.c	/^struct sk_buff *alloc_skb_tx(unsigned int len)$/;"	f
alloc_skb_tx	vrx320_ppe_atm_init.c	/^static struct sk_buff *alloc_skb_tx(unsigned int len)$/;"	f	file:
alloc_skb_tx	vrx320_ppe_ptm_init.c	/^struct sk_buff *alloc_skb_tx(unsigned int len)$/;"	f
alloc_skb_tx_aligned	vrx320_atm_datapath.c	/^struct sk_buff *alloc_skb_tx_aligned(struct sk_buff *skb, int len)$/;"	f
arc_code_data_download	vrx320_dfe.c	/^static void arc_code_data_download(u32 arc_code_length, u32 * start_address, u32 arc_data_length, u32 * start_data_address)$/;"	f	file:
arc_data_download	vrx320_dfe.c	/^static void arc_data_download(u32 arc_bulk_length, u32 * start_address, u32 offset)$/;"	f	file:
arc_iram_download	vrx320_dfe.c	/^static void arc_iram_download(u32 arc_code_length, u32 * start_address)$/;"	f	file:
at	vrx320_edma.h	/^    unsigned int at : 2;    \/\/ Address Translation (AT)$/;"	m	struct:__anon47
atm_aal5_ifEntry_t	ppa_atm_datapath.h	/^} atm_aal5_ifEntry_t;$/;"	t	typeref:struct:__anon2
atm_aal5_vcc_t	ppa_atm_datapath.h	/^} atm_aal5_vcc_t;$/;"	t	typeref:struct:__anon3
atm_aal5_vcc_x_t	ppa_atm_datapath.h	/^} atm_aal5_vcc_x_t;$/;"	t	typeref:struct:__anon4
atm_alloc_tx	vrx320_atm_datapath.c	/^static struct sk_buff* atm_alloc_tx(struct atm_vcc *vcc, unsigned int size)$/;"	f	file:
atm_cell_ifEntry_t	ppa_atm_datapath.h	/^} atm_cell_ifEntry_t;$/;"	t	typeref:struct:__anon1
atm_encapsulate_frame	vrx320_atm_datapath.c	/^static void atm_encapsulate_frame(struct sk_buff *skb, struct flag_header *header, int conn)$/;"	f	file:
atm_free_tx_skb_vcc	vrx320_atm_datapath.c	/^static void atm_free_tx_skb_vcc(struct sk_buff *skb)$/;"	f	file:
atm_get_pvc_id	vrx320_atm_datapath.c	/^static int atm_get_pvc_id(struct sk_buff *skb, unsigned int ifid)$/;"	f	file:
atm_header	vrx320_ppe_atm_ds.h	/^        unsigned int    atm_header          :32;$/;"	m	struct:__anon52
atm_port	vrx320_atm_datapath.c	/^struct atm_port {$/;"	s	file:
atm_priv_data	vrx320_atm_datapath.c	/^struct atm_priv_data {$/;"	s	file:
atm_push	vrx320_atm_datapath.c	/^int atm_push(struct sk_buff *skb, struct flag_header *header, unsigned int ifid)$/;"	f
atm_pvc	vrx320_atm_datapath.c	/^struct atm_pvc {$/;"	s	file:
atm_showtime_enter	vrx320_atm_datapath.c	/^static int atm_showtime_enter(const unsigned char line_idx,struct port_cell_info *port_cell, void *xdata_addr)$/;"	f	file:
atm_showtime_exit	vrx320_atm_datapath.c	/^static int atm_showtime_exit(const unsigned char line_idx)$/;"	f	file:
aux_access	vrx320_dsl_address_define.h	4799;"	d
b	unified_qos_ds_be.h	/^        unsigned int b:16;$/;"	m	struct:__anon16
b	vrx320_api_qos.h	/^    uint32_t   b; \/*!<  ppe internal variable *\/$/;"	m	struct:__anon27
bad	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    bad                 :1;$/;"	m	struct:PTM_CW_CTRL
basic_time_tick	vrx320_api_qos.h	/^    uint32_t basic_time_tick; \/*!<  pp32 qos time tick  *\/$/;"	m	struct:__anon40
bc	vrx320_ppe_bonding_ds.h	/^        unsigned int bc:2;$/;"	m	struct:__anon80
ber	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    ber                 :9;$/;"	m	struct:PTM_CW_CTRL
bg_num	vrx320_ppe_bonding_ds.h	/^        unsigned int bg_num:3;$/;"	m	struct:__anon67
bg_pkt_state	vrx320_ppe_bonding_ds.h	/^        unsigned int bg_pkt_state:2;$/;"	m	struct:__anon79
bit	vrx320_atm_datapath.c	/^    }             bit;$/;"	m	union:qsb_queue_parameter_table	typeref:struct:qsb_queue_parameter_table::__anon44	file:
bit	vrx320_atm_datapath.c	/^    }             bit;$/;"	m	union:qsb_queue_vbr_parameter_table	typeref:struct:qsb_queue_vbr_parameter_table::__anon45	file:
bit_rate_kbps	vrx320_api_qos.h	/^    uint32_t bit_rate_kbps;  \/*!<  rate shaping in kbps *\/  $/;"	m	struct:__anon27
bitmap_last_cw	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int bitmap_last_cw[3];         \/\/  Bitmap of the Last Codeword$/;"	m	struct:rx_bc_cfg
bitmap_second_last_cw	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int bitmap_second_last_cw[3];  \/\/  Bitmap of the Second Last Codeword$/;"	m	struct:rx_bc_cfg
bitmap_third_last_cw	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int bitmap_third_last_cw[3];   \/\/  Bitmap of the Third Last Codeword$/;"	m	struct:rx_bc_cfg
bitrate_2_t_kbps	vrx320_ptm_qos.c	/^struct bitrate_2_t_kbps$/;"	s	file:
bitrate_2_t_kbps_table	vrx320_ptm_qos.c	/^static struct bitrate_2_t_kbps bitrate_2_t_kbps_table[]={$/;"	v	typeref:struct:bitrate_2_t_kbps	file:
bitrate_kbps	vrx320_ptm_qos.c	/^    uint32_t bitrate_kbps;$/;"	m	struct:bitrate_2_t_kbps	file:
bond_conf_t	vrx320_ppe_bonding_ds.h	/^    } bond_conf_t;$/;"	t	typeref:struct:__anon67
bond_des_sync_cfg_ctxt_t	vrx320_ppe_fw_ds.h	/^    } bond_des_sync_cfg_ctxt_t;$/;"	t	typeref:struct:__anon84
bond_mode	vrx320_ppe_bonding_ds.h	/^        unsigned int bond_mode:1;$/;"	m	struct:__anon67
bp_des_base_addr	unified_qos_ds_be.h	/^        unsigned int bp_des_base_addr:16;$/;"	m	struct:__anon12
bp_desba	vrx320_ppe_bonding_ds.h	/^        unsigned int bp_desba:16;$/;"	m	struct:__anon72
burst	vrx320_api_qos.h	/^    uint32_t        burst;    \/*!<  rate limit in bytes. Note: it is PPE FW QOS internal value. Normally there is no need to set this value or just set to default value zero *\/$/;"	m	struct:__anon33
burst	vrx320_api_qos.h	/^    uint32_t burst;$/;"	m	struct:__anon39
byte_cnt	vrx320_ppe_bonding_ds.h	/^        unsigned int byte_cnt:10;$/;"	m	struct:__anon80
byte_off	unified_qos_ds_be.h	/^        unsigned int byte_off:2;$/;"	m	struct:__anon19
byte_off	unified_qos_ds_be.h	/^        unsigned int byte_off:2;$/;"	m	struct:__anon22
byte_off	unified_qos_ds_be.h	/^        unsigned int byte_off:5;$/;"	m	struct:__anon20
byte_off	vrx320_atm_datapath.c	/^    unsigned int    byte_off    :2;$/;"	m	struct:rx_descriptor	file:
byte_off	vrx320_ppe_bonding_ds.h	/^        unsigned int byte_off:2;$/;"	m	struct:__anon53
byte_off	vrx320_ppe_bonding_ds.h	/^        unsigned int byte_off:5;$/;"	m	struct:__anon55
byte_off	vrx320_ppe_bonding_ds.h	/^        unsigned int byte_off:5;$/;"	m	struct:__anon57
byte_off	vrx320_ppe_bonding_ds.h	/^        unsigned int byte_off:5;$/;"	m	struct:__anon59
byte_off	vrx320_ppe_bonding_ds.h	/^        unsigned int byte_off:5;$/;"	m	struct:__anon62
byte_off	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int byte_off               :2;     \/\/  byte offset in RX DMA channel$/;"	m	struct:cfg_std_data_len
byte_shift_cnt	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int byte_shift_cnt;$/;"	m	struct:rx_bc_cfg
byte_shift_val	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int byte_shift_val;$/;"	m	struct:rx_bc_cfg
byteoff	vrx320_atm_datapath.c	/^    unsigned int    byteoff             :5;$/;"	m	struct:tx_descriptor	file:
byteoff	vrx320_ptm_datapath.c	/^	unsigned int byteoff:5;$/;"	m	struct:tx_descriptor	file:
bytes	vrx320_atm_common.h	/^    unsigned int    bytes;$/;"	m	struct:dsl_queue_mib
c	unified_qos_ds_be.h	/^        unsigned int c:1;$/;"	m	struct:__anon20
c	unified_qos_ds_be.h	/^        unsigned int c:1;$/;"	m	struct:__anon22
c	vrx320_atm_datapath.c	/^    unsigned int    c                   :1;$/;"	m	struct:tx_descriptor	file:
c	vrx320_atm_datapath.c	/^    unsigned int    c           :1;$/;"	m	struct:rx_descriptor	file:
c	vrx320_ppe_bonding_ds.h	/^        unsigned int c:1;$/;"	m	struct:__anon53
c	vrx320_ppe_bonding_ds.h	/^        unsigned int c:1;$/;"	m	struct:__anon55
c	vrx320_ppe_bonding_ds.h	/^        unsigned int c:1;$/;"	m	struct:__anon57
c	vrx320_ppe_bonding_ds.h	/^        unsigned int c:1;$/;"	m	struct:__anon59
c	vrx320_ppe_bonding_ds.h	/^        unsigned int c:1;$/;"	m	struct:__anon62
c	vrx320_ptm_datapath.c	/^	unsigned int c:1;$/;"	m	struct:tx_descriptor	file:
cb	vrx320_edma.h	/^    unsigned int cb   : 1;  \/\/ Cycle Bit (CB)$/;"	m	struct:__anon48
cb	vrx320_edma.h	/^    unsigned int cb   : 1;  \/\/ Cycle Bit (CB)$/;"	m	struct:__anon49
cb	vrx320_edma.h	/^    unsigned int cb  : 1;   \/\/ Cycle Bit (CB)$/;"	m	struct:__anon47
cb	vrx320_ppe_fw_ds.h	/^        unsigned int cb:1;$/;"	m	struct:__anon81
cbase	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    cbase               :17;$/;"	m	struct:SFSM_cba
ccs	vrx320_edma.h	/^    unsigned int ccs  : 1;  \/\/ Consumer Cycles State (CCS).$/;"	m	struct:__anon47
cdma_dst_des_dw0	vrx320_ppe_fw_ds.h	/^        unsigned int cdma_dst_des_dw0;$/;"	m	struct:__anon83
cdma_dst_des_dw1	vrx320_ppe_fw_ds.h	/^        unsigned int cdma_dst_des_dw1;$/;"	m	struct:__anon83
cdma_rx_des_dw0	vrx320_ppe_fw_ds.h	/^        unsigned int cdma_rx_des_dw0;$/;"	m	struct:__anon84
cdma_rx_des_dw1	vrx320_ppe_fw_ds.h	/^        unsigned int cdma_rx_des_dw1;$/;"	m	struct:__anon84
cdma_rx_des_t	vrx320_ppe_bonding_ds.h	/^    } cdma_rx_des_t;$/;"	t	typeref:struct:__anon53
cdma_tx_des_dw0	vrx320_ppe_fw_ds.h	/^        unsigned int cdma_tx_des_dw0;$/;"	m	struct:__anon84
cdma_tx_des_dw1	vrx320_ppe_fw_ds.h	/^        unsigned int cdma_tx_des_dw1;$/;"	m	struct:__anon84
cdma_tx_des_t	vrx320_ppe_bonding_ds.h	/^    } cdma_tx_des_t;$/;"	t	typeref:struct:__anon55
cellid	vrx320_atm_common.h	/^    unsigned int    cellid      :4;$/;"	m	struct:htu_result
cfg_std_data_len	vrx320_ppe_ptm_tc_ds.h	/^struct cfg_std_data_len {$/;"	s
cgu_get_pp32_clock	vrx320_ptm_qos.c	/^static inline int32_t cgu_get_pp32_clock(void)$/;"	f	file:
ch_id	vrx320_ppe_fw_ds.h	/^        unsigned int ch_id:1;$/;"	m	struct:__anon87
check_showtime	vrx320_atm_datapath.c	/^static void check_showtime(void)$/;"	f	file:
check_showtime	vrx320_ptm_datapath.c	/^static void check_showtime(void)$/;"	f	file:
class_len	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int class_len              :16;    \/\/  if packet length is not less than this value, the packet is recognized as large packet$/;"	m	struct:eg_bwctrl_cfg
clear	vrx320_atm_common.h	/^    unsigned int    clear       :1;$/;"	m	struct:htu_mask
clear_htu_entry	vrx320_atm_datapath.c	/^static void clear_htu_entry(unsigned int conn)$/;"	f	file:
clp	vrx320_atm_datapath.c	/^    unsigned int    clp :1;$/;"	m	struct:uni_cell_header	file:
clvpage	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    clvpage             :1;$/;"	m	struct:FFSM_cfg
cmd	vrx320_atm_main.c	/^	char *cmd;$/;"	m	struct:fw_dbg	file:
cmd	vrx320_ptm_main.c	/^	char *cmd;$/;"	m	struct:fw_dbg	file:
conform_byte_cnt	vrx320_ppe_bonding_ds.h	/^        unsigned int conform_byte_cnt;$/;"	m	struct:__anon78
conform_frag_cnt	vrx320_ppe_bonding_ds.h	/^        unsigned int conform_frag_cnt;$/;"	m	struct:__anon78
conform_pkt_cnt	vrx320_ppe_bonding_ds.h	/^        unsigned int conform_pkt_cnt;$/;"	m	struct:__anon78
connection	vrx320_atm_datapath.c	/^    struct atm_pvc                  connection[ATM_PVC_NUMBER];$/;"	m	struct:atm_priv_data	typeref:struct:atm_priv_data::atm_pvc	file:
core_access	vrx320_dsl_address_define.h	4801;"	d
cpi	vrx320_ppe_atm_ds.h	/^        unsigned int    cpi                 :8;$/;"	m	struct:__anon52
cpiexp	vrx320_ppe_atm_ds.h	/^        unsigned int    cpiexp              :8;$/;"	m	struct:__anon50
cpimask	vrx320_ppe_atm_ds.h	/^        unsigned int    cpimask             :8;$/;"	m	struct:__anon50
cpu_path_small_pkt_drop_cnt	vrx320_api_qos.h	/^    uint64_t        cpu_path_small_pkt_drop_cnt;  \/*!< all small packets dropped in CPU path for lack of TX DMA descriptor in the queue*\/$/;"	m	struct:__anon30
cpu_path_total_pkt_drop_cnt	vrx320_api_qos.h	/^    uint64_t        cpu_path_total_pkt_drop_cnt;  \/*!< all packets dropped in CPU path for lack of TX DMA descriptor in the queue*\/$/;"	m	struct:__anon30
cri_global_base	vrx320_dsl_address_define.h	4453;"	d
cri_global_size	vrx320_dsl_address_define.h	4455;"	d
cs	vrx320_edma.h	/^    unsigned int cs   : 2;  \/\/ Channel Status (CS)$/;"	m	struct:__anon47
ctxt_ptr	vrx320_edma.h	/^    unsigned int ctxt_ptr       : 16;$/;"	m	struct:__anon48
ctxt_ptr	vrx320_ppe_fw_ds.h	/^        unsigned int ctxt_ptr:16;$/;"	m	struct:__anon81
ctxt_ptr	vrx320_ppe_fw_ds.h	/^        unsigned int ctxt_ptr:16;$/;"	m	struct:__anon82
curr_pdma_context_ptr	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int curr_pdma_context_ptr;$/;"	m	struct:tx_gamma_itf_cfg
curr_pkt_byte_cnt	vrx320_ppe_bonding_ds.h	/^        unsigned int curr_pkt_byte_cnt;$/;"	m	struct:__anon79
curr_pkt_frag_cnt	vrx320_ppe_bonding_ds.h	/^        unsigned int curr_pkt_frag_cnt;$/;"	m	struct:__anon79
curr_qid	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int curr_qid;$/;"	m	struct:tx_gamma_itf_cfg
curr_sar_context_ptr	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int curr_sar_context_ptr;$/;"	m	struct:tx_gamma_itf_cfg
curr_time_stamp_t	vrx320_ppe_bonding_ds.h	/^    } curr_time_stamp_t;$/;"	t	typeref:struct:__anon71
cw_cnt	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int cw_cnt;$/;"	m	struct:rx_bc_cfg
cw_wrptr	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int cw_wrptr;              \/\/ TX codeword write pointer for e$/;"	m	struct:tx_bc_cfg
cwer	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    cwer                :2;$/;"	m	struct:PTM_CW_CTRL
cwid	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    cwid                :3;$/;"	m	struct:PTM_CW_CTRL
d	unified_qos_ds_be.h	/^        unsigned int d:24;$/;"	m	struct:__anon16
d	vrx320_api_qos.h	/^    uint32_t   d; \/*!<  ppe internal variable *\/$/;"	m	struct:__anon27
d5_acc_dis	vrx320_ppe_bonding_ds.h	/^        unsigned int d5_acc_dis:1;$/;"	m	struct:__anon67
d5_b1_en	vrx320_ppe_bonding_ds.h	/^        unsigned int d5_b1_en:1;$/;"	m	struct:__anon67
dar_high	vrx320_edma.h	/^    unsigned int dar_high;$/;"	m	struct:__anon48
dar_high	vrx320_ppe_fw_ds.h	/^        unsigned int dar_high;$/;"	m	struct:__anon81
dar_low	vrx320_edma.h	/^    unsigned int dar_low;$/;"	m	struct:__anon48
dar_low	vrx320_ppe_fw_ds.h	/^        unsigned int dar_low;$/;"	m	struct:__anon81
data	vrx320_dfe.h	/^		u32 data;$/;"	m	struct:__anon46
data_len	unified_qos_ds_be.h	/^        unsigned int data_len:14;$/;"	m	struct:__anon20
data_len	unified_qos_ds_be.h	/^        unsigned int data_len:16;$/;"	m	struct:__anon19
data_len	unified_qos_ds_be.h	/^        unsigned int data_len:16;$/;"	m	struct:__anon22
data_len	vrx320_atm_datapath.c	/^    unsigned int    data_len    :16;$/;"	m	struct:rx_descriptor	file:
data_len	vrx320_ppe_bonding_ds.h	/^        unsigned int data_len:16;$/;"	m	struct:__anon53
data_len	vrx320_ppe_bonding_ds.h	/^        unsigned int data_len:16;$/;"	m	struct:__anon55
data_len	vrx320_ppe_bonding_ds.h	/^        unsigned int data_len:16;$/;"	m	struct:__anon57
data_len	vrx320_ppe_bonding_ds.h	/^        unsigned int data_len:16;$/;"	m	struct:__anon59
data_len	vrx320_ppe_bonding_ds.h	/^        unsigned int data_len:16;$/;"	m	struct:__anon62
data_len	vrx320_ppe_bonding_ds.h	/^        unsigned int data_len:16;$/;"	m	struct:__anon64
data_len	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int data_len               :16;    \/\/  data length for standard size packet buffer$/;"	m	struct:cfg_std_data_len
data_ptr	vrx320_ppe_bonding_ds.h	/^        unsigned int data_ptr:31;$/;"	m	struct:__anon75
data_ptr_pdma_prefix_cfg_t	vrx320_ppe_bonding_ds.h	/^    } data_ptr_pdma_prefix_cfg_t;$/;"	t	typeref:struct:__anon74
datalen	vrx320_atm_datapath.c	/^    unsigned int    datalen             :14;$/;"	m	struct:tx_descriptor	file:
datalen	vrx320_ptm_datapath.c	/^	unsigned int datalen:14;$/;"	m	struct:tx_descriptor	file:
dataptr	unified_qos_ds_be.h	/^		unsigned int dataptr;$/;"	m	union:__anon20::__anon21
dataptr	unified_qos_ds_be.h	/^		unsigned int dataptr;$/;"	m	union:__anon22::__anon23
dataptr	vrx320_atm_datapath.c	/^    	unsigned int    dataptr;$/;"	m	union:rx_descriptor::__anon43	file:
dataptr	vrx320_atm_datapath.c	/^    unsigned int    dataptr             :32;$/;"	m	struct:tx_descriptor	file:
dataptr	vrx320_ppe_bonding_ds.h	/^            unsigned int dataptr;$/;"	m	union:__anon57::__anon58
dataptr	vrx320_ppe_bonding_ds.h	/^            unsigned int dataptr;$/;"	m	union:__anon59::__anon60
dataptr	vrx320_ppe_bonding_ds.h	/^            unsigned int dataptr;$/;"	m	union:__anon62::__anon63
dataptr	vrx320_ppe_bonding_ds.h	/^            unsigned int dataptr;$/;"	m	union:__anon64::__anon65
dataptr	vrx320_ppe_bonding_ds.h	/^           unsigned int dataptr;$/;"	m	union:__anon55::__anon56
dataptr	vrx320_ppe_bonding_ds.h	/^          unsigned int dataptr;$/;"	m	union:__anon53::__anon54
dataptr	vrx320_ptm_datapath.c	/^	unsigned int dataptr:32;$/;"	m	struct:tx_descriptor	file:
dbase	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    dbase               :15;$/;"	m	struct:FFSM_dba
dbase	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    dbase               :15;$/;"	m	struct:SFSM_dba
dbg	vrx320_common.h	56;"	d
dbg	vrx320_common.h	57;"	d
dbg	vrx320_common.h	60;"	d
default_qos_rateshaping_burst	vrx320_ptm_qos.c	/^  static uint32_t  default_qos_rateshaping_burst = 6000;$/;"	v	file:
deq_byte_cnt	unified_qos_ds_be.h	/^        unsigned int deq_byte_cnt;$/;"	m	struct:__anon12
deq_idx	unified_qos_ds_be.h	/^        unsigned int deq_idx:16;$/;"	m	struct:__anon12
deq_idx	unified_qos_ds_be.h	/^        unsigned int deq_idx:16;$/;"	m	struct:__anon14
deq_mbox_addr	unified_qos_ds_be.h	/^        unsigned int deq_mbox_addr;$/;"	m	struct:__anon5
deq_mbox_int_q0_val	unified_qos_ds_be.h	/^        unsigned int deq_mbox_int_q0_val;$/;"	m	struct:__anon5
deq_pkt_cnt	unified_qos_ds_be.h	/^        unsigned int deq_pkt_cnt;$/;"	m	struct:__anon12
deq_pkt_cnt	vrx320_ppe_fw_ds.h	/^        unsigned int deq_pkt_cnt;$/;"	m	struct:__anon84
des_addr	vrx320_ppe_bonding_ds.h	/^        unsigned int des_addr:15;$/;"	m	struct:__anon75
des_addr	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int des_addr;$/;"	m	struct:tx_gamma_itf_cfg
des_base_addr	unified_qos_ds_be.h	/^        unsigned int des_base_addr:16;$/;"	m	struct:__anon11
des_base_addr	unified_qos_ds_be.h	/^        unsigned int des_base_addr:16;$/;"	m	struct:__anon12
des_base_addr	unified_qos_ds_be.h	/^        unsigned int des_base_addr:16;$/;"	m	struct:__anon14
des_bp_dw	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int des_bp_dw;$/;"	m	struct:tx_gamma_itf_cfg
des_dw0	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int des_dw0;$/;"	m	struct:tx_gamma_itf_cfg
des_dw1	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int des_dw1;$/;"	m	struct:tx_gamma_itf_cfg
des_idx	vrx320_ppe_fw_ds.h	/^        unsigned int des_idx:8;$/;"	m	struct:__anon84
des_in_own_val	unified_qos_ds_be.h	/^        unsigned int des_in_own_val:1;$/;"	m	struct:__anon11
des_in_own_val	unified_qos_ds_be.h	/^        unsigned int des_in_own_val:1;$/;"	m	struct:__anon12
des_num	unified_qos_ds_be.h	/^        unsigned int des_num:8;$/;"	m	struct:__anon11
des_num	unified_qos_ds_be.h	/^        unsigned int des_num:8;$/;"	m	struct:__anon12
des_num	unified_qos_ds_be.h	/^        unsigned int des_num:8;$/;"	m	struct:__anon14
des_num	vrx320_ppe_bonding_ds.h	/^        unsigned int des_num:15;$/;"	m	struct:__anon76
des_num	vrx320_ppe_bonding_ds.h	/^        unsigned int des_num:15;$/;"	m	struct:__anon79
des_qid	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int des_qid;$/;"	m	struct:tx_gamma_itf_cfg
des_sync	vrx320_ppe_fw_ds.h	/^        unsigned int des_sync:1;$/;"	m	struct:__anon90
des_sync_cfg_ctxt_t	vrx320_ppe_fw_ds.h	/^    } des_sync_cfg_ctxt_t;$/;"	t	typeref:struct:__anon83
des_sync_en	vrx320_ppe_fw_ds.h	/^        unsigned int des_sync_en:1;$/;"	m	struct:__anon88
des_sync_needed	unified_qos_ds_be.h	/^        unsigned int des_sync_needed:1;$/;"	m	struct:__anon12
des_sync_size	vrx320_ppe_fw_ds.h	/^        unsigned int des_sync_size:8;$/;"	m	struct:__anon82
desba	vrx320_ppe_bonding_ds.h	/^        unsigned int desba:16;$/;"	m	struct:__anon72
desba	vrx320_ppe_bonding_ds.h	/^        unsigned int desba:16;$/;"	m	struct:__anon73
desc_cfg_interanl	vrx320_api_qos.h	/^    PPA_QOS_DESC_CFG_INTERNAL desc_cfg_interanl[PPA_MAX_QOS_QUEUE_NUM];\/*!<  internal desc cfg parameters *\/$/;"	m	struct:__anon40
desq_cfg_ctxt	unified_qos_ds_be.h	/^        unsigned int desq_cfg_ctxt:16;$/;"	m	struct:__anon13
desq_cfg_ctxt	unified_qos_ds_be.h	/^        unsigned int desq_cfg_ctxt:16;$/;"	m	struct:__anon15
desq_cfg_ctxt	vrx320_ppe_fw_ds.h	/^        unsigned int desq_cfg_ctxt:16;$/;"	m	struct:__anon83
desq_cfg_ctxt	vrx320_ppe_fw_ds.h	/^        unsigned int desq_cfg_ctxt:16;$/;"	m	struct:__anon84
desq_cfg_ctxt_ptr	vrx320_ppe_bonding_ds.h	/^        unsigned int desq_cfg_ctxt_ptr:16;$/;"	m	struct:__anon75
desq_cfg_ctxt_t	unified_qos_ds_be.h	/^    } desq_cfg_ctxt_t;$/;"	t	typeref:struct:__anon12
desq_mbox_int_cfg_t	unified_qos_ds_be.h	/^    } desq_mbox_int_cfg_t;$/;"	t	typeref:struct:__anon10
dev	vrx320_atm_datapath.c	/^    struct atm_dev                 *dev;$/;"	m	struct:atm_port	typeref:struct:atm_port::atm_dev	file:
dev_id	vrx320_ptm_datapath.c	/^	unsigned int dev_id;$/;"	m	struct:eth_priv_data	file:
dfe_pcie_base_addr	vrx320_dfe.c	/^unsigned long dfe_pcie_base_addr = 0;$/;"	v
dfe_zephyr_lb_init	vrx320_dfe.c	/^void dfe_zephyr_lb_init(u8 pcie_port, u8 arc_mode) {$/;"	f
dir	vrx320_ppe_fw_ds.h	/^        unsigned int dir:1;$/;"	m	struct:__anon84
dma_des_ba	vrx320_ppe_bonding_ds.h	/^        unsigned int dma_des_ba:16;$/;"	m	struct:__anon73
dmp_access	vrx320_dsl_address_define.h	4800;"	d
do_data_tasklet	vrx320_atm_datapath.c	/^static void do_data_tasklet(unsigned long arg)$/;"	f	file:
do_oam_tasklet	vrx320_atm_datapath.c	/^static void do_oam_tasklet(unsigned long arg)$/;"	f	file:
dp	lantiq_wrapper.h	62;"	d
dplus_fp_fcs_en	vrx320_ppe_bonding_ds.h	/^        unsigned int dplus_fp_fcs_en:1;$/;"	m	struct:__anon67
dprint	vrx320_dfe.c	12;"	d	file:
dreg_global_base	vrx320_dsl_address_define.h	3458;"	d
dreg_global_size	vrx320_dsl_address_define.h	3460;"	d
ds_bg_ctxt_t	vrx320_ppe_bonding_ds.h	/^    } ds_bg_ctxt_t;$/;"	t	typeref:struct:__anon79
ds_bg_gmap_t	vrx320_ppe_bonding_ds.h	/^    } ds_bg_gmap_t;$/;"	t	typeref:struct:__anon70
ds_bg_mib_t	vrx320_ppe_bonding_ds.h	/^    } ds_bg_mib_t;$/;"	t	typeref:struct:__anon78
ds_bond_gif_ll_ctxt_t	vrx320_ppe_bonding_ds.h	/^    } ds_bond_gif_ll_ctxt_t;$/;"	t	typeref:struct:__anon76
ds_bond_gif_ll_des_t	vrx320_ppe_bonding_ds.h	/^    } ds_bond_gif_ll_des_t;$/;"	t	typeref:struct:__anon64
ds_bond_gif_mib_t	vrx320_ppe_bonding_ds.h	/^    } ds_bond_gif_mib_t;$/;"	t	typeref:struct:__anon77
ds_bonding_des_sync	vrx320_ppe_fw_ds.h	/^        unsigned int ds_bonding_des_sync:1;$/;"	m	struct:__anon88
ds_bonding_flush	vrx320_ppe_fw_ds.h	/^        unsigned int ds_bonding_flush:1;$/;"	m	struct:__anon90
ds_bonding_link_state_check	vrx320_ppe_fw_ds.h	/^        unsigned int ds_bonding_link_state_check:1;$/;"	m	struct:__anon90
ds_bonding_master	vrx320_ppe_fw_ds.h	/^        unsigned int ds_bonding_master:1;$/;"	m	struct:__anon88
ds_bonding_pkt_dispatch	vrx320_ppe_fw_ds.h	/^        unsigned int ds_bonding_pkt_dispatch:1;$/;"	m	struct:__anon90
ds_bonding_pkt_reconst	vrx320_ppe_fw_ds.h	/^        unsigned int ds_bonding_pkt_reconst:1;$/;"	m	struct:__anon90
ds_des_base	vrx320_common.h	/^    unsigned long   ds_des_base;$/;"	m	struct:host_desc_mem
ds_des_base_virt	vrx320_common.h	/^    unsigned long   ds_des_base_virt;$/;"	m	struct:host_desc_mem
ds_des_num	vrx320_common.h	/^    unsigned int    ds_des_num;$/;"	m	struct:host_desc_mem
ds_e1_frag_des_t	vrx320_ppe_bonding_ds.h	/^    } ds_e1_frag_des_t;$/;"	t	typeref:struct:__anon62
ds_e1_frag_desba_t	vrx320_ppe_bonding_ds.h	/^    } ds_e1_frag_desba_t;$/;"	t	typeref:struct:__anon73
ds_oam_des_base	vrx320_common.h	/^    unsigned long   ds_oam_des_base;$/;"	m	struct:host_desc_mem
ds_oam_des_base_virt	vrx320_common.h	/^    unsigned long   ds_oam_des_base_virt;$/;"	m	struct:host_desc_mem
ds_oam_des_num	vrx320_common.h	/^    unsigned int    ds_oam_des_num;$/;"	m	struct:host_desc_mem
ds_pkt_dispatch_en	vrx320_ppe_fw_ds.h	/^        unsigned int ds_pkt_dispatch_en:1;$/;"	m	struct:__anon88
ds_pkt_flush_en	vrx320_ppe_fw_ds.h	/^        unsigned int ds_pkt_flush_en:1;$/;"	m	struct:__anon88
ds_pkt_reconstruct_en	vrx320_ppe_fw_ds.h	/^        unsigned int ds_pkt_reconstruct_en:1;$/;"	m	struct:__anon88
dsl_dbg_check1	vrx320_dsl_address_define.h	217;"	d
dsl_dbg_check2	vrx320_dsl_address_define.h	218;"	d
dsl_led_flash	vrx320_atm_datapath.c	/^static void dsl_led_flash(void)$/;"	f	file:
dsl_led_flash	vrx320_ptm_datapath.c	/^static void dsl_led_flash(void)$/;"	f	file:
dsl_led_polling	vrx320_atm_datapath.c	/^static void dsl_led_polling(unsigned long arg)$/;"	f	file:
dsl_led_polling	vrx320_ptm_datapath.c	/^static void dsl_led_polling(unsigned long arg)$/;"	f	file:
dsl_proc_read_status	vrx320_ptm_main.c	/^static int dsl_proc_read_status(struct seq_file *seq, void *v)$/;"	f	file:
dsl_proc_write_status	vrx320_ptm_main.c	/^static ssize_t dsl_proc_write_status(struct file *file, const char __user * buf,$/;"	f	file:
dsl_queue_drop_mib	vrx320_atm_common.h	/^struct dsl_queue_drop_mib {$/;"	s
dsl_queue_mib	vrx320_atm_common.h	/^struct dsl_queue_mib {$/;"	s
dsl_showtime_enter	vrx320_ptm_datapath.c	/^static int dsl_showtime_enter(const unsigned char line_idx,$/;"	f	file:
dsl_showtime_exit	vrx320_ptm_datapath.c	/^static int dsl_showtime_exit(const unsigned char line_idx)$/;"	f	file:
dsl_wan_mib_table	vrx320_atm_common.h	/^struct dsl_wan_mib_table {$/;"	s
dsp_dccm_base	vrx320_dsl_address_define.h	170;"	d
dsp_dccm_default	vrx320_dsl_address_define.h	173;"	d
dsp_dccm_mask	vrx320_dsl_address_define.h	171;"	d
dsp_dccm_size	vrx320_dsl_address_define.h	172;"	d
dsp_iibram_base	vrx320_dsl_address_define.h	186;"	d
dsp_iibram_default	vrx320_dsl_address_define.h	189;"	d
dsp_iibram_mask	vrx320_dsl_address_define.h	187;"	d
dsp_iibram_size	vrx320_dsl_address_define.h	188;"	d
dsp_iram_base	vrx320_dsl_address_define.h	166;"	d
dsp_iram_default	vrx320_dsl_address_define.h	169;"	d
dsp_iram_mask	vrx320_dsl_address_define.h	167;"	d
dsp_iram_size	vrx320_dsl_address_define.h	168;"	d
dsp_ldstreg_base	vrx320_dsl_address_define.h	174;"	d
dsp_ldstreg_default	vrx320_dsl_address_define.h	177;"	d
dsp_ldstreg_mask	vrx320_dsl_address_define.h	175;"	d
dsp_ldstreg_reg_base	vrx320_dsl_address_define.h	427;"	d
dsp_ldstreg_reg_size	vrx320_dsl_address_define.h	429;"	d
dsp_ldstreg_size	vrx320_dsl_address_define.h	176;"	d
dsp_mgmt_reg_base	vrx320_dsl_address_define.h	221;"	d
dsp_mgmt_reg_size	vrx320_dsl_address_define.h	223;"	d
dsp_sdram_base	vrx320_dsl_address_define.h	190;"	d
dsp_sdram_default	vrx320_dsl_address_define.h	193;"	d
dsp_sdram_mask	vrx320_dsl_address_define.h	191;"	d
dsp_sdram_size	vrx320_dsl_address_define.h	192;"	d
dsp_xram_base	vrx320_dsl_address_define.h	178;"	d
dsp_xram_default	vrx320_dsl_address_define.h	181;"	d
dsp_xram_mask	vrx320_dsl_address_define.h	179;"	d
dsp_xram_size	vrx320_dsl_address_define.h	180;"	d
dsp_yram_base	vrx320_dsl_address_define.h	182;"	d
dsp_yram_default	vrx320_dsl_address_define.h	185;"	d
dsp_yram_mask	vrx320_dsl_address_define.h	183;"	d
dsp_yram_size	vrx320_dsl_address_define.h	184;"	d
dst_des_bp_ptr	vrx320_ppe_fw_ds.h	/^        unsigned int dst_des_bp_ptr:16;$/;"	m	struct:__anon82
dst_des_ptr	vrx320_ppe_fw_ds.h	/^        unsigned int dst_des_ptr:16;$/;"	m	struct:__anon82
dstq_ctxt_ptr	vrx320_ppe_fw_ds.h	/^        unsigned int dstq_ctxt_ptr:16;$/;"	m	struct:__anon82
dstq_ctxt_ptr	vrx320_ppe_fw_ds.h	/^        unsigned int dstq_ctxt_ptr:16;$/;"	m	struct:__anon86
dump_qosqctxt	vrx320_ptm_main.c	/^static void dump_qosqctxt(int qid)$/;"	f	file:
dump_skb	vrx320_atm_datapath.c	/^static void dump_skb(struct sk_buff *skb, unsigned int len, char *title, int port, int ch, int is_tx, int is_force)$/;"	f	file:
dump_skb	vrx320_ptm_datapath.c	/^static void dump_skb(struct sk_buff *skb, u32 len, const char *title, int port,$/;"	f	file:
dword	vrx320_atm_datapath.c	/^    unsigned int  dword;$/;"	m	union:qsb_queue_parameter_table	file:
dword	vrx320_atm_datapath.c	/^    unsigned int  dword;$/;"	m	union:qsb_queue_vbr_parameter_table	file:
dword_mem_clear	vrx320_ppe_atm_init.c	/^void dword_mem_clear(void *__addr, unsigned int no_of_bytes) {$/;"	f
dword_mem_clear	vrx320_ppe_ptm_init.c	/^void dword_mem_clear(void *__addr, unsigned int no_of_bytes)$/;"	f
dword_mem_write	vrx320_common.h	346;"	d
dword_mem_write	vrx320_ppe_atm_init.c	/^void dword_mem_write(void *__dst_addr, void *__src_addr, unsigned int no_of_bytes) {$/;"	f
dword_mem_write	vrx320_ppe_ptm_init.c	/^void dword_mem_write(void *__dst_addr, void *__src_addr,$/;"	f
e1_bond_en	vrx320_ppe_bonding_ds.h	/^        unsigned int e1_bond_en:1;$/;"	m	struct:__anon67
edma_ch_ctrl_t	vrx320_edma.h	/^} edma_ch_ctrl_t;$/;"	t	typeref:struct:__anon47
edma_ch_ctxt_t	vrx320_ppe_fw_ds.h	/^    } edma_ch_ctxt_t;$/;"	t	typeref:struct:__anon85
edma_ch_status	vrx320_ppe_fw_ds.h	/^        unsigned int edma_ch_status:2;$/;"	m	struct:__anon85
edma_ch_type	vrx320_ppe_fw_ds.h	/^        unsigned int edma_ch_type:1;$/;"	m	struct:__anon85
edma_copy_ch_cfg_t	vrx320_ppe_fw_ds.h	/^    } edma_copy_ch_cfg_t;$/;"	t	typeref:struct:__anon86
edma_extra_db_cnt	vrx320_ppe_fw_ds.h	/^        unsigned int edma_extra_db_cnt:24;$/;"	m	struct:__anon85
edma_lle_data_t	vrx320_edma.h	/^} edma_lle_data_t;$/;"	t	typeref:struct:__anon48
edma_lle_ext_sb_base	vrx320_ppe_fw_ds.h	/^        unsigned int edma_lle_ext_sb_base:16;$/;"	m	struct:__anon85
edma_lle_ext_t	vrx320_ppe_fw_ds.h	/^    } edma_lle_ext_t;$/;"	t	typeref:struct:__anon82
edma_lle_fpi_base	vrx320_ppe_fw_ds.h	/^        unsigned int edma_lle_fpi_base;$/;"	m	struct:__anon85
edma_lle_link_t	vrx320_edma.h	/^} edma_lle_link_t;$/;"	t	typeref:struct:__anon49
edma_lle_num	vrx320_ppe_fw_ds.h	/^        unsigned int edma_lle_num:6;$/;"	m	struct:__anon85
edma_lle_pending_cnt	vrx320_ppe_fw_ds.h	/^        unsigned int edma_lle_pending_cnt;$/;"	m	struct:__anon85
edma_lle_pending_wr_dw0	vrx320_ppe_fw_ds.h	/^        unsigned int edma_lle_pending_wr_dw0;$/;"	m	struct:__anon85
edma_lle_pending_wr_ptr	vrx320_ppe_fw_ds.h	/^        unsigned int edma_lle_pending_wr_ptr;$/;"	m	struct:__anon85
edma_lle_sb_base	vrx320_ppe_fw_ds.h	/^        unsigned int edma_lle_sb_base:16;$/;"	m	struct:__anon85
edma_lle_sb_size	vrx320_ppe_fw_ds.h	/^        unsigned int edma_lle_sb_size:8;$/;"	m	struct:__anon85
edma_lle_t	vrx320_ppe_fw_ds.h	/^    } edma_lle_t;$/;"	t	typeref:struct:__anon81
edma_pcs	vrx320_ppe_fw_ds.h	/^        unsigned int edma_pcs:1;$/;"	m	struct:__anon85
edma_post_proc_en	vrx320_ppe_fw_ds.h	/^        unsigned int edma_post_proc_en:1;$/;"	m	struct:__anon88
edma_rch_lle_prod	vrx320_ppe_fw_ds.h	/^        unsigned int edma_rch_lle_prod:1;$/;"	m	struct:__anon90
edma_rd_cnt	vrx320_ppe_fw_ds.h	/^        unsigned int edma_rd_cnt:8;$/;"	m	struct:__anon85
edma_rd_cnt_sm_t	vrx320_ppe_fw_ds.h	/^    } edma_rd_cnt_sm_t;$/;"	t	typeref:struct:__anon87
edma_rd_cnt_update	vrx320_ppe_fw_ds.h	/^        unsigned int edma_rd_cnt_update:1;$/;"	m	struct:__anon90
edma_rd_idx	vrx320_ppe_fw_ds.h	/^        unsigned int edma_rd_idx:8;$/;"	m	struct:__anon85
edma_read_cnt_update_en	vrx320_ppe_fw_ds.h	/^        unsigned int edma_read_cnt_update_en:1;$/;"	m	struct:__anon88
edma_read_lle_gen_en	vrx320_ppe_fw_ds.h	/^        unsigned int edma_read_lle_gen_en:1;$/;"	m	struct:__anon88
edma_rwch_pp	vrx320_ppe_fw_ds.h	/^        unsigned int edma_rwch_pp:1;$/;"	m	struct:__anon90
edma_wch_lle_prod	vrx320_ppe_fw_ds.h	/^        unsigned int edma_wch_lle_prod:1;$/;"	m	struct:__anon90
edma_write_cnt_update_en	vrx320_ppe_fw_ds.h	/^        unsigned int edma_write_cnt_update_en:1;$/;"	m	struct:__anon88
edma_write_lle_gen_en	vrx320_ppe_fw_ds.h	/^        unsigned int edma_write_lle_gen_en:1;$/;"	m	struct:__anon88
edma_zero_complete_cnt	vrx320_ppe_fw_ds.h	/^        unsigned int edma_zero_complete_cnt:4;$/;"	m	struct:__anon85
eg_bwctrl_cfg	vrx320_ppe_ptm_tc_ds.h	/^struct eg_bwctrl_cfg {$/;"	s
enable	vrx320_api_qos.h	/^    uint32_t        enable;  \/*!<  enable\/disable  flag *\/$/;"	m	struct:__anon32
enable_vrx218_dma_rx	vrx320_atm_datapath.c	/^void enable_vrx218_dma_rx(int enabled)$/;"	f
enable_vrx218_ppe_ema	vrx320_atm_main.c	/^static void enable_vrx218_ppe_ema(unsigned int base)$/;"	f	file:
enable_vrx218_ppe_ema	vrx320_ptm_main.c	/^static void enable_vrx218_ppe_ema(unsigned int base)$/;"	f	file:
endian	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    endian              :1;$/;"	m	struct:FFSM_cfg
endian	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    endian              :1;$/;"	m	struct:SFSM_cfg
enq_byte_cnt	unified_qos_ds_be.h	/^        unsigned int enq_byte_cnt;$/;"	m	struct:__anon12
enq_idx	unified_qos_ds_be.h	/^        unsigned int enq_idx:16;$/;"	m	struct:__anon11
enq_idx	unified_qos_ds_be.h	/^        unsigned int enq_idx:16;$/;"	m	struct:__anon12
enq_idx	unified_qos_ds_be.h	/^        unsigned int enq_idx:16;$/;"	m	struct:__anon14
enq_mbox_addr	unified_qos_ds_be.h	/^        unsigned int enq_mbox_addr;$/;"	m	struct:__anon5
enq_mbox_int_q0_val	unified_qos_ds_be.h	/^        unsigned int enq_mbox_int_q0_val;$/;"	m	struct:__anon5
enq_pkt_cnt	unified_qos_ds_be.h	/^        unsigned int enq_pkt_cnt;$/;"	m	struct:__anon12
enq_pkt_cnt	vrx320_ppe_fw_ds.h	/^        unsigned int enq_pkt_cnt;$/;"	m	struct:__anon84
enter_time	vrx320_ppe_fw_ds.h	/^        unsigned int enter_time;$/;"	m	struct:__anon89
eop	unified_qos_ds_be.h	/^        unsigned int eop:1;$/;"	m	struct:__anon20
eop	unified_qos_ds_be.h	/^        unsigned int eop:1;$/;"	m	struct:__anon22
eop	vrx320_atm_datapath.c	/^    unsigned int    eop                 :1;$/;"	m	struct:tx_descriptor	file:
eop	vrx320_atm_datapath.c	/^    unsigned int    eop         :1;$/;"	m	struct:rx_descriptor	file:
eop	vrx320_ppe_bonding_ds.h	/^        unsigned int eop:1;$/;"	m	struct:__anon53
eop	vrx320_ppe_bonding_ds.h	/^        unsigned int eop:1;$/;"	m	struct:__anon55
eop	vrx320_ppe_bonding_ds.h	/^        unsigned int eop:1;$/;"	m	struct:__anon57
eop	vrx320_ppe_bonding_ds.h	/^        unsigned int eop:1;$/;"	m	struct:__anon59
eop	vrx320_ppe_bonding_ds.h	/^        unsigned int eop:1;$/;"	m	struct:__anon62
eop	vrx320_ppe_bonding_ds.h	/^        unsigned int eop:1;$/;"	m	struct:__anon75
eop	vrx320_ppe_bonding_ds.h	/^        unsigned int eop:1;$/;"	m	struct:__anon76
eop	vrx320_ppe_bonding_ds.h	/^        unsigned int eop:1;$/;"	m	struct:__anon79
eop	vrx320_ppe_bonding_ds.h	/^        unsigned int eop:1;$/;"	m	struct:__anon80
eop	vrx320_ptm_datapath.c	/^	unsigned int eop:1;$/;"	m	struct:tx_descriptor	file:
err	vrx320_common.h	53;"	d
errc_global_base	vrx320_dsl_address_define.h	3954;"	d
errc_global_size	vrx320_dsl_address_define.h	3956;"	d
eth1_burst_chk	vrx320_api_qos.h	/^    uint32_t eth1_burst_chk; \/*!<    always 1, more accurate WFQ *\/    $/;"	m	struct:__anon40
eth1_burst_chk	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int eth1_burst_chk         :1;     \/\/  always 1, more accurate WFQ$/;"	m	struct:tx_qos_cfg
eth1_eg_qnum	unified_qos_ds_be.h	/^        unsigned int eth1_eg_qnum:4;$/;"	m	struct:__anon9
eth1_eg_qnum	vrx320_api_qos.h	/^    uint32_t eth1_eg_qnum  ; \/*!<    maximum number of egress QoS queues; *\/        $/;"	m	struct:__anon40
eth1_eg_qnum	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int eth1_eg_qnum           :4;     \/\/  number of egress QoS queues (< 8);$/;"	m	struct:tx_qos_cfg
eth1_qss	unified_qos_ds_be.h	/^        unsigned int eth1_qss:1;$/;"	m	struct:__anon9
eth1_qss	vrx320_api_qos.h	/^    uint32_t eth1_qss      ; \/*!<    1-FW QoS, 0-HW QoS *\/$/;"	m	struct:__anon40
eth1_qss	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int eth1_qss               :1;     \/\/  1: FW QoS, 0: HW QoS$/;"	m	struct:tx_qos_cfg
eth_priv_data	vrx320_ptm_datapath.c	/^struct eth_priv_data {$/;"	s	file:
event_monitor_en	vrx320_ppe_fw_ds.h	/^        unsigned int event_monitor_en:1;$/;"	m	struct:__anon88
exit_vrx218_bonding_module	vrx320_ptm_main.c	/^static void __exit exit_vrx218_bonding_module(void)$/;"	f	file:
exit_vrx218_module	vrx320_atm_main.c	/^static void __exit exit_vrx218_module(const ltq_pcie_ep_dev_t *dev)$/;"	f	file:
exit_vrx218_module	vrx320_ptm_main.c	/^static void __exit exit_vrx218_module(void)$/;"	f	file:
expected_sid	vrx320_ppe_bonding_ds.h	/^        unsigned int expected_sid:14;$/;"	m	struct:__anon79
ext_bp_des_base_addr	vrx320_ppe_fw_ds.h	/^        unsigned int ext_bp_des_base_addr;$/;"	m	struct:__anon83
ext_desc_base_addr	vrx320_ppe_fw_ds.h	/^        unsigned int ext_desc_base_addr;$/;"	m	struct:__anon83
ext_mem_addr	vrx320_ppe_bonding_ds.h	/^        unsigned int ext_mem_addr:29;$/;"	m	struct:__anon80
f_enable	vrx320_api_qos.h	/^    uint32_t f_enable;$/;"	m	struct:__anon38
family	vrx320_common.h	/^    unsigned int    family              :4;$/;"	m	struct:fw_ver_id
family	vrx320_ppe_bonding_ds.h	/^        unsigned int family:4;$/;"	m	struct:__anon66
fast_path	unified_qos_ds_be.h	/^        unsigned int fast_path:1;$/;"	m	struct:__anon12
fast_path_small_pkt_drop_cnt	vrx320_api_qos.h	/^    uint64_t        fast_path_small_pkt_drop_cnt; \/*!< all small packets dropped in fast path for lack of TX DMA descriptor *\/$/;"	m	struct:__anon30
fast_path_total_pkt_drop_cnt	vrx320_api_qos.h	/^    uint64_t        fast_path_total_pkt_drop_cnt; \/*!< all packets dropped in fast path for lack of TX DMA descriptor *\/$/;"	m	struct:__anon30
fc_cwram_base	vrx320_dsl_address_define.h	738;"	d
fc_cwram_default	vrx320_dsl_address_define.h	741;"	d
fc_cwram_mask	vrx320_dsl_address_define.h	739;"	d
fc_cwram_size	vrx320_dsl_address_define.h	740;"	d
fci_glbrx_base	vrx320_dsl_address_define.h	748;"	d
fci_glbrx_default	vrx320_dsl_address_define.h	751;"	d
fci_glbrx_mask	vrx320_dsl_address_define.h	749;"	d
fci_glbrx_reg_base	vrx320_dsl_address_define.h	1400;"	d
fci_glbrx_reg_size	vrx320_dsl_address_define.h	1402;"	d
fci_glbrx_size	vrx320_dsl_address_define.h	750;"	d
fci_glbtx_base	vrx320_dsl_address_define.h	744;"	d
fci_glbtx_default	vrx320_dsl_address_define.h	747;"	d
fci_glbtx_mask	vrx320_dsl_address_define.h	745;"	d
fci_glbtx_reg_base	vrx320_dsl_address_define.h	754;"	d
fci_glbtx_reg_size	vrx320_dsl_address_define.h	756;"	d
fci_glbtx_size	vrx320_dsl_address_define.h	746;"	d
fdesc_wm	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int fdesc_wm               :16;    \/\/  if free descriptors in QoS\/Swap channel is less than this watermark, large size packets are discarded$/;"	m	struct:eg_bwctrl_cfg
features	vrx320_common.h	/^    unsigned int    features;$/;"	m	struct:fw_ver_id
ffbn	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    ffbn                :7;$/;"	m	struct:PTM_CW_CTRL
fh_valid	vrx320_ppe_bonding_ds.h	/^        unsigned int fh_valid:1;$/;"	m	struct:__anon76
fh_valid	vrx320_ppe_bonding_ds.h	/^        unsigned int fh_valid:1;$/;"	m	struct:__anon79
fidle	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    fidle               :1;$/;"	m	struct:FFSM_cfg
fill_pkt_state	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int fill_pkt_state;$/;"	m	struct:tx_gamma_itf_cfg
fill_wm	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int fill_wm        :16;    \/\/  default 2$/;"	m	struct:tx_bc_cfg
find_vcc	vrx320_atm_datapath.c	/^static int find_vcc(struct atm_vcc *vcc)$/;"	f	file:
find_vpi	vrx320_atm_datapath.c	/^static int find_vpi(unsigned int vpi)$/;"	f	file:
find_vpivci	vrx320_atm_datapath.c	/^static int find_vpivci(unsigned int vpi, unsigned int vci)$/;"	f	file:
flag	vrx320_api_qos.h	/^    uint32_t flag;$/;"	m	struct:__anon36
flag	vrx320_api_qos.h	/^    uint32_t flag;$/;"	m	struct:__anon37
flag	vrx320_api_qos.h	/^    uint32_t flag;$/;"	m	struct:__anon38
flag	vrx320_api_qos.h	/^    uint32_t flag;$/;"	m	struct:__anon39
flag_header	vrx320_common.h	/^struct flag_header {$/;"	s
flags	ppa_atm_datapath.h	/^    unsigned int    flags;$/;"	m	struct:tx_q_op
flags	vrx320_api_qos.h	/^    uint32_t        flags;    \/*!<  Reserved currently *\/$/;"	m	struct:__anon29
flags	vrx320_api_qos.h	/^    uint32_t        flags;    \/*!<  Reserved currently *\/$/;"	m	struct:__anon33
flags	vrx320_api_qos.h	/^    uint32_t        flags;    \/*!<  Reserved currently *\/$/;"	m	struct:__anon34
flags	vrx320_api_qos.h	/^    uint32_t        flags;    \/*!<  Reserved currently *\/$/;"	m	struct:__anon41
flags	vrx320_api_qos.h	/^    uint32_t        flags;   \/*!<  Reserved currently *\/$/;"	m	struct:__anon32
flags	vrx320_api_qos.h	/^    uint32_t        flags;  \/*!<  Reserved currently *\/$/;"	m	struct:__anon31
flags	vrx320_api_qos.h	/^    uint32_t flags ; $/;"	m	struct:__anon35
flow_control_cfg_t	unified_qos_ds_be.h	/^    } flow_control_cfg_t;$/;"	t	typeref:struct:__anon24
fn	vrx320_edma.h	/^    unsigned int fn   : 5;  \/\/ Function Number (FN) for generated MRd\/MWr DMA TLPs$/;"	m	struct:__anon47
frag_header	vrx320_ppe_bonding_ds.h	/^        unsigned int frag_header:16;$/;"	m	struct:__anon61
frag_num	vrx320_ppe_bonding_ds.h	/^        unsigned int frag_num:6;$/;"	m	struct:__anon57
free_dataptr_fragments	vrx320_ppe_atm_init.c	/^static void __exit free_dataptr_fragments(void)$/;"	f	file:
free_dataptr_fragments	vrx320_ppe_ptm_init.c	/^static void __exit free_dataptr_fragments(void)$/;"	f	file:
ft_global_base	vrx320_dsl_address_define.h	2138;"	d
ft_global_size	vrx320_dsl_address_define.h	2140;"	d
ftb_ffta_base	vrx320_dsl_address_define.h	2191;"	d
ftb_ffta_default	vrx320_dsl_address_define.h	2194;"	d
ftb_ffta_mask	vrx320_dsl_address_define.h	2192;"	d
ftb_ffta_size	vrx320_dsl_address_define.h	2193;"	d
ftb_fftb_base	vrx320_dsl_address_define.h	2195;"	d
ftb_fftb_default	vrx320_dsl_address_define.h	2198;"	d
ftb_fftb_mask	vrx320_dsl_address_define.h	2196;"	d
ftb_fftb_size	vrx320_dsl_address_define.h	2197;"	d
ftb_fftc_base	vrx320_dsl_address_define.h	2199;"	d
ftb_fftc_default	vrx320_dsl_address_define.h	2202;"	d
ftb_fftc_mask	vrx320_dsl_address_define.h	2200;"	d
ftb_fftc_size	vrx320_dsl_address_define.h	2201;"	d
ftb_global_base	vrx320_dsl_address_define.h	2205;"	d
ftb_global_size	vrx320_dsl_address_define.h	2207;"	d
ftb_iffta_base	vrx320_dsl_address_define.h	2179;"	d
ftb_iffta_default	vrx320_dsl_address_define.h	2182;"	d
ftb_iffta_mask	vrx320_dsl_address_define.h	2180;"	d
ftb_iffta_size	vrx320_dsl_address_define.h	2181;"	d
ftb_ifftb_base	vrx320_dsl_address_define.h	2183;"	d
ftb_ifftb_default	vrx320_dsl_address_define.h	2186;"	d
ftb_ifftb_mask	vrx320_dsl_address_define.h	2184;"	d
ftb_ifftb_size	vrx320_dsl_address_define.h	2185;"	d
ftb_ifftc_base	vrx320_dsl_address_define.h	2187;"	d
ftb_ifftc_default	vrx320_dsl_address_define.h	2190;"	d
ftb_ifftc_mask	vrx320_dsl_address_define.h	2188;"	d
ftb_ifftc_size	vrx320_dsl_address_define.h	2189;"	d
fw_dbg	vrx320_atm_main.c	/^typedef struct fw_dbg {$/;"	s	file:
fw_dbg	vrx320_ptm_main.c	/^typedef struct fw_dbg {$/;"	s	file:
fw_dbg_start	vrx320_atm_main.c	/^static void fw_dbg_start(char *cmdbuf)$/;"	f	file:
fw_dbg_start	vrx320_ptm_main.c	/^static void fw_dbg_start(char *cmdbuf)$/;"	f	file:
fw_dbg_t	vrx320_atm_main.c	/^} fw_dbg_t;$/;"	t	typeref:struct:fw_dbg	file:
fw_dbg_t	vrx320_ptm_main.c	/^} fw_dbg_t;$/;"	t	typeref:struct:fw_dbg	file:
fw_mode	vrx320_ppe_bonding_ds.h	/^        unsigned int fw_mode:4;$/;"	m	struct:__anon66
fw_naddr	vrx320_atm_main.c	/^typedef struct fw_naddr {$/;"	s	file:
fw_naddr	vrx320_ptm_main.c	/^typedef struct fw_naddr {$/;"	s	file:
fw_naddr_t	vrx320_atm_main.c	/^} fw_naddr_t;$/;"	t	typeref:struct:fw_naddr	file:
fw_naddr_t	vrx320_ptm_main.c	/^} fw_naddr_t;$/;"	t	typeref:struct:fw_naddr	file:
fw_pp_cnt	vrx320_ppe_fw_ds.h	/^        unsigned int fw_pp_cnt:8;$/;"	m	struct:__anon85
fw_pp_idx	vrx320_ppe_fw_ds.h	/^        unsigned int fw_pp_idx:8;$/;"	m	struct:__anon85
fw_type	vrx320_ppe_bonding_ds.h	/^        unsigned int fw_type:4;$/;"	m	struct:__anon66
fw_ver_id	vrx320_common.h	/^struct fw_ver_id {\/\/@2000$/;"	s
fw_ver_id_t	vrx320_ppe_bonding_ds.h	/^    } fw_ver_id_t;$/;"	t	typeref:struct:__anon66
fw_wr_cnt	vrx320_ppe_fw_ds.h	/^        unsigned int fw_wr_cnt:8;$/;"	m	struct:__anon85
fw_wr_idx	vrx320_ppe_fw_ds.h	/^        unsigned int fw_wr_idx:8;$/;"	m	struct:__anon85
fwdbg_arcjtag	vrx320_ptm_main.c	/^static void fwdbg_arcjtag(char **tokens, int token_num)$/;"	f	file:
fwdbg_bonding_mode_switch	vrx320_ptm_main.c	/^static void fwdbg_bonding_mode_switch(char **tokens, int token_num)$/;"	f	file:
fwdbg_clr_cb	vrx320_ptm_main.c	/^static void fwdbg_clr_cb(char **tokens, int token_num)$/;"	f	file:
fwdbg_des_sync	vrx320_atm_main.c	/^static void fwdbg_des_sync(char **tokens, int token_num)$/;"	f	file:
fwdbg_des_sync	vrx320_ptm_main.c	/^static void fwdbg_des_sync(char **tokens, int token_num)$/;"	f	file:
fwdbg_help	vrx320_atm_main.c	/^static void fwdbg_help(char **tokens, int token_num)$/;"	f	file:
fwdbg_help	vrx320_ptm_main.c	/^static void fwdbg_help(char **tokens, int token_num)$/;"	f	file:
fwdbg_qosqctxt	vrx320_ptm_main.c	/^static void fwdbg_qosqctxt(char **tokens, int token_num)$/;"	f	file:
fwdbg_rd_rx_cb	vrx320_ptm_main.c	/^static void fwdbg_rd_rx_cb(char **tokens, int token_num)$/;"	f	file:
fwdbg_rd_tx_cb	vrx320_ptm_main.c	/^static void fwdbg_rd_tx_cb(char **tokens, int token_num)$/;"	f	file:
fwdbg_rx_bc_cfg	vrx320_ptm_main.c	/^static void fwdbg_rx_bc_cfg(char **tokens, int token_num)$/;"	f	file:
g_atm_priv_data	vrx320_atm_datapath.c	/^static struct atm_priv_data g_atm_priv_data = {{0}};$/;"	v	typeref:struct:atm_priv_data	file:
g_bonding_rx_poll	vrx320_ptm_datapath.c	/^int	g_bonding_rx_poll=0;$/;"	v
g_bonding_sync_buf_page	vrx320_ptm_main.c	/^static unsigned long g_bonding_sync_buf_page = 0;$/;"	v	file:
g_cpu_to_wan_oam_tx_desc_pos	vrx320_atm_datapath.c	/^static int g_cpu_to_wan_oam_tx_desc_pos = 0; \/\/For CPU_TO_WAN_OAM_TX_DESC_BASE$/;"	v	file:
g_cpu_to_wan_rx_desc_pos	vrx320_ptm_datapath.c	/^static unsigned int g_cpu_to_wan_rx_desc_pos;$/;"	v	file:
g_cpu_to_wan_tx_desc_pos	vrx320_atm_datapath.c	/^static int g_cpu_to_wan_tx_desc_pos = 0;$/;"	v	file:
g_cpu_to_wan_tx_desc_pos	vrx320_ptm_datapath.c	/^static int g_cpu_to_wan_tx_desc_pos = 0;$/;"	v	file:
g_cur_vrx218_dev	vrx320_ptm_main.c	/^static ltq_pcie_ep_dev_t *g_cur_vrx218_dev = &g_vrx218_dev[VRX218_US_BONDING_MASTER];$/;"	v	file:
g_data_desc_pos	vrx320_atm_datapath.c	/^static int g_data_desc_pos = 0;$/;"	v	file:
g_data_led_trigger	vrx320_atm_datapath.c	/^  static void *g_data_led_trigger = NULL;$/;"	v	file:
g_data_led_trigger	vrx320_ptm_datapath.c	/^static void *g_data_led_trigger = NULL;$/;"	v	file:
g_datarate_ds	vrx320_ptm_main.c	/^static unsigned int g_datarate_ds[LINE_NUMBER * BEARER_CHANNEL_PER_LINE] = { 0 };$/;"	v	file:
g_datarate_us	vrx320_ptm_main.c	/^static unsigned int g_datarate_us[LINE_NUMBER * BEARER_CHANNEL_PER_LINE] = { 0 };$/;"	v	file:
g_dbg_enable	vrx320_common.c	/^EXPORT_SYMBOL(g_dbg_enable); $/;"	v
g_dbg_enable	vrx320_common.c	/^int g_dbg_enable = 0xf;$/;"	v
g_desc_reown_cnt	vrx320_ptm_datapath.c	/^unsigned int g_intr_cnt, g_fake_isr, g_repoll_cnt, g_desc_reown_cnt;$/;"	v
g_dma_device	vrx320_atm_datapath.c	/^static struct dma_device_info  *g_dma_device = NULL;$/;"	v	typeref:struct:dma_device_info	file:
g_ds_vrx218_dev	vrx320_ptm_main.c	/^static ltq_pcie_ep_dev_t *g_ds_vrx218_dev = NULL;$/;"	v	file:
g_dsl_bonding	vrx320_ptm_main.c	/^int g_dsl_bonding = 0;		\/\/  default: single line$/;"	v
g_dsl_led_polling_timer	vrx320_atm_datapath.c	/^  static struct timer_list g_dsl_led_polling_timer;$/;"	v	typeref:struct:timer_list	file:
g_dsl_led_polling_timer	vrx320_ptm_datapath.c	/^static struct timer_list g_dsl_led_polling_timer;$/;"	v	typeref:struct:timer_list	file:
g_dsl_vlan_qid_map	vrx320_atm_datapath.c	/^  static unsigned short g_dsl_vlan_qid_map[ATM_PVC_NUMBER * 2] = {0};$/;"	v	file:
g_dsl_wrx_correct_pdu	vrx320_atm_datapath.c	/^  static u32 g_dsl_wrx_correct_pdu = 0;$/;"	v	file:
g_dsl_wtx_total_pdu	vrx320_atm_datapath.c	/^  static u32 g_dsl_wtx_total_pdu = 0;$/;"	v	file:
g_dump_cnt	vrx320_common.c	/^EXPORT_SYMBOL(g_dump_cnt); $/;"	v
g_dump_cnt	vrx320_common.c	/^int g_dump_cnt = -1;$/;"	v
g_eth_prio_queue_map	vrx320_ptm_main.c	/^static int g_eth_prio_queue_map[8][8];$/;"	v	file:
g_f_dma_opened	vrx320_atm_datapath.c	/^static int                      g_f_dma_opened = 0;$/;"	v	file:
g_fake_isr	vrx320_ptm_datapath.c	/^unsigned int g_intr_cnt, g_fake_isr, g_repoll_cnt, g_desc_reown_cnt;$/;"	v
g_general_lock	vrx320_api_qos.c	/^PPA_LOCK  g_general_lock;$/;"	v
g_host_desc_base	vrx320_common.c	/^EXPORT_SYMBOL(g_host_desc_base); $/;"	v
g_host_desc_base	vrx320_common.c	/^struct host_desc_mem g_host_desc_base = {0};$/;"	v	typeref:struct:host_desc_mem
g_intr_cnt	vrx320_ptm_datapath.c	/^unsigned int g_intr_cnt, g_fake_isr, g_repoll_cnt, g_desc_reown_cnt;$/;"	v
g_line_showtime	vrx320_ptm_main.c	/^static int g_line_showtime[LINE_NUMBER] = { 0 };$/;"	v	file:
g_ltq_mei_atm_showtime	vrx320_common.c	/^struct ltq_mei_atm_showtime_info g_ltq_mei_atm_showtime = $/;"	v	typeref:struct:ltq_mei_atm_showtime_info
g_max_delay	vrx320_ptm_main.c	/^static unsigned int g_max_delay[LINE_NUMBER] = { 0 };$/;"	v	file:
g_nssctx	vrx320_ptm_datapath.c	/^static void * g_nssctx;$/;"	v	file:
g_oam_desc_pos	vrx320_atm_datapath.c	/^static int g_oam_desc_pos = 0;$/;"	v	file:
g_pcie_reset_sig	vrx320_atm_datapath.c	/^static uint32_t g_pcie_reset_sig = 0;$/;"	v	file:
g_pcie_reset_sig	vrx320_ptm_datapath.c	/^static uint32_t g_pcie_reset_sig = (uint32_t) 0;$/;"	v	file:
g_poll_interval_ms	vrx320_atm_datapath.c	/^int	g_poll_interval_ms = 700;$/;"	v
g_poll_interval_ms	vrx320_ptm_main.c	/^int  g_poll_interval_ms = 100;$/;"	v
g_ppa_dev_ops	vrx320_api_qos.c	/^static struct file_operations g_ppa_dev_ops = {$/;"	v	typeref:struct:file_operations	file:
g_ppe_atm_ops	vrx320_atm_datapath.c	/^static struct atmdev_ops g_ppe_atm_ops = {$/;"	v	typeref:struct:atmdev_ops	file:
g_proc_entry	vrx320_atm_main.c	/^static struct proc_entry_cfg g_proc_entry[] = {$/;"	v	typeref:struct:proc_entry_cfg	file:
g_proc_entry	vrx320_ptm_main.c	/^static struct proc_entry_cfg g_proc_entry[] = {$/;"	v	typeref:struct:proc_entry_cfg	file:
g_proc_file_bonding_rx_poll_seq_fops	vrx320_ptm_main.c	/^static struct file_operations g_proc_file_bonding_rx_poll_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_bonding_seq_fops	vrx320_ptm_main.c	/^static struct file_operations g_proc_file_bonding_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_bondingmib_seq_fops	vrx320_ptm_main.c	/^static struct file_operations g_proc_file_bondingmib_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_cell_seq_fops	vrx320_atm_main.c	/^static struct file_operations g_proc_file_cell_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_dbg_seq_fops	vrx320_atm_main.c	/^static struct file_operations g_proc_file_dbg_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_dbg_seq_fops	vrx320_ptm_main.c	/^static struct file_operations g_proc_file_dbg_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_dev_seq_fops	vrx320_ptm_main.c	/^static struct file_operations g_proc_file_dev_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_dsl_vlan_seq_fops	vrx320_atm_main.c	/^static struct file_operations g_proc_file_dsl_vlan_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_fwdbg_seq_fops	vrx320_atm_main.c	/^static struct file_operations g_proc_file_fwdbg_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_fwdbg_seq_fops	vrx320_ptm_main.c	/^static struct file_operations g_proc_file_fwdbg_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_htu_seq_fops	vrx320_atm_main.c	/^static struct file_operations g_proc_file_htu_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_mem_seq_fops	vrx320_atm_main.c	/^static struct file_operations g_proc_file_mem_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_mem_seq_fops	vrx320_ptm_main.c	/^static struct file_operations g_proc_file_mem_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_nsspath_seq_fops	vrx320_ptm_main.c	/^static struct file_operations g_proc_file_nsspath_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_pciereset_seq_fops	vrx320_atm_main.c	/^static struct file_operations g_proc_file_pciereset_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_pciereset_seq_fops	vrx320_ptm_main.c	/^static struct file_operations g_proc_file_pciereset_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_powersaving_seq_fops	vrx320_atm_main.c	/^static struct file_operations g_proc_file_powersaving_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_pp32_seq_fops	vrx320_atm_main.c	/^static struct file_operations g_proc_file_pp32_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_pp32_seq_fops	vrx320_ptm_main.c	/^static struct file_operations g_proc_file_pp32_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_prio_seq_fops	vrx320_atm_main.c	/^static struct file_operations g_proc_file_prio_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_prio_seq_fops	vrx320_ptm_main.c	/^static struct file_operations g_proc_file_prio_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_qos_seq_fops	vrx320_ptm_main.c	/^static struct file_operations g_proc_file_qos_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_queue_seq_fops	vrx320_atm_main.c	/^static struct file_operations g_proc_file_queue_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_showtime_seq_fops	vrx320_atm_main.c	/^static struct file_operations g_proc_file_showtime_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_showtime_seq_fops	vrx320_ptm_main.c	/^static struct file_operations g_proc_file_showtime_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_status_seq_fops	vrx320_ptm_main.c	/^static struct file_operations g_proc_file_status_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_ver_seq_fops	vrx320_atm_main.c	/^static struct file_operations g_proc_file_ver_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_ver_seq_fops	vrx320_ptm_main.c	/^static struct file_operations g_proc_file_ver_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_wanmib_seq_fops	vrx320_atm_main.c	/^static struct file_operations g_proc_file_wanmib_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_proc_file_wanmib_seq_fops	vrx320_ptm_main.c	/^static struct file_operations g_proc_file_wanmib_seq_fops = {$/;"	v	typeref:struct:file_operations	file:
g_ptm_net_dev	vrx320_ptm_datapath.c	/^struct net_device *g_ptm_net_dev[1] = { 0 };$/;"	v	typeref:struct:net_device
g_ptm_netdev_ops	vrx320_ptm_datapath.c	/^static struct net_device_ops g_ptm_netdev_ops[1] = {$/;"	v	typeref:struct:net_device_ops	file:
g_qos_mib_accumulated	vrx320_api_qos.c	/^static PPA_QOS_STATUS g_qos_mib_accumulated[PPA_MAX_PORT_NUM];          \/* accumulatd mib counter *\/$/;"	v	file:
g_qos_mib_accumulated_last	vrx320_api_qos.c	/^static PPA_QOS_STATUS g_qos_mib_accumulated_last[PPA_MAX_PORT_NUM];   \/* last accumulatd mib counter *\/$/;"	v	file:
g_qos_mib_last_instant_read	vrx320_api_qos.c	/^static PPA_QOS_STATUS g_qos_mib_last_instant_read[PPA_MAX_PORT_NUM];  \/* last instant read counter *\/$/;"	v	file:
g_queue_gamma_map	vrx320_ptm_main.c	/^int g_queue_gamma_map[4] = { 0 };$/;"	v
g_repoll_cnt	vrx320_ptm_datapath.c	/^unsigned int g_intr_cnt, g_fake_isr, g_repoll_cnt, g_desc_reown_cnt;$/;"	v
g_rx_empty_cnt	vrx320_atm_datapath.c	/^int	g_rx_empty_cnt = 0;$/;"	v
g_rx_empty_cnt	vrx320_ptm_datapath.c	/^int g_rx_empty_cnt = 0;$/;"	v
g_showtime	vrx320_atm_datapath.c	/^int g_showtime[LINE_NUMBER] = {0};$/;"	v
g_showtime	vrx320_atm_datapath.c	/^static int g_showtime[LINE_NUMBER] = {0};$/;"	v	file:
g_showtime	vrx320_ptm_datapath.c	/^int g_showtime[LINE_NUMBER] = { 0 };$/;"	v
g_skb_fragments	vrx320_ppe_atm_init.c	/^static struct sk_buff *g_skb_fragments[512] = {0};$/;"	v	typeref:struct:sk_buff	file:
g_skb_fragments	vrx320_ppe_ptm_init.c	/^static struct sk_buff *g_skb_fragments[576] = { 0 };$/;"	v	typeref:struct:sk_buff	file:
g_skb_fragments_count	vrx320_ppe_atm_init.c	/^static unsigned int g_skb_fragments_count = 0;$/;"	v	file:
g_skb_fragments_count	vrx320_ppe_ptm_init.c	/^static unsigned int g_skb_fragments_count = 0;$/;"	v	file:
g_skb_tx	vrx320_ppe_atm_init.c	/^static struct sk_buff *g_skb_tx[640] = { 0 };$/;"	v	typeref:struct:sk_buff	file:
g_skb_tx	vrx320_ppe_ptm_init.c	/^static struct sk_buff *g_skb_tx[640] = { 0 };$/;"	v	typeref:struct:sk_buff	file:
g_skb_tx_count	vrx320_ppe_atm_init.c	/^static unsigned int g_skb_tx_count = 0;$/;"	v	file:
g_skb_tx_count	vrx320_ppe_ptm_init.c	/^static unsigned int g_skb_tx_count = 0;$/;"	v	file:
g_status_dbg	vrx320_atm_datapath.c	/^unsigned int g_status_dbg = 0;$/;"	v
g_stop_datapath	vrx320_atm_datapath.c	/^static int g_stop_datapath = 0;$/;"	v	file:
g_sync_buf_base	vrx320_ppe_ptm_init.c	/^static unsigned long g_sync_buf_base = 0x40000000;	\/* AKRONITE FIX *\/$/;"	v	file:
g_timer_rx_poll	vrx320_atm_datapath.c	/^int	g_timer_rx_poll = 0;$/;"	v
g_total_tx_cw	vrx320_ptm_datapath.c	/^static unsigned int g_total_tx_cw = 0;$/;"	v	file:
g_tx_nodesc_cnt	vrx320_ptm_datapath.c	/^unsigned int g_tx_nodesc_cnt;$/;"	v
g_us_vrx218_dev	vrx320_ptm_main.c	/^ltq_pcie_ep_dev_t *const g_us_vrx218_dev = &g_vrx218_dev[VRX218_US_BONDING_MASTER];$/;"	v
g_use_nss_path	vrx320_ptm_datapath.c	/^int g_use_nss_path=1;$/;"	v
g_vlanid	vrx320_ptm_datapath.c	/^static int g_vlanid=-1;$/;"	v	file:
g_vrx218_dev	vrx320_atm_main.c	/^static ltq_pcie_ep_dev_t g_vrx218_dev;$/;"	v	file:
g_vrx218_dev	vrx320_ptm_main.c	/^static ltq_pcie_ep_dev_t g_vrx218_dev[2] = { {0} };$/;"	v	file:
g_vrx218_dev_ds	vrx320_ptm_datapath.c	/^static ltq_pcie_ep_dev_t g_vrx218_dev_us, g_vrx218_dev_ds;$/;"	v	file:
g_vrx218_dev_us	vrx320_ptm_datapath.c	/^static ltq_pcie_ep_dev_t g_vrx218_dev_us, g_vrx218_dev_ds;$/;"	v	file:
g_vrx218_idx	vrx320_atm_main.c	/^static int g_vrx218_idx = -1;$/;"	v	file:
g_vrx218_idx	vrx320_ptm_main.c	/^static int g_vrx218_idx[2] = { -1, -1 };$/;"	v	file:
g_wan_itf	vrx320_ptm_main.c	/^static unsigned int g_wan_itf = 3 << 6;$/;"	v	file:
g_wan_queue_class_map	vrx320_ptm_main.c	/^static int g_wan_queue_class_map[8];$/;"	v	file:
g_wd_avg	vrx320_ptm_datapath.c	/^unsigned int g_wd_min=100, g_wd_max, g_wd_avg, g_wd_cnt;$/;"	v
g_wd_cnt	vrx320_ptm_datapath.c	/^unsigned int g_wd_min=100, g_wd_max, g_wd_avg, g_wd_cnt;$/;"	v
g_wd_max	vrx320_ptm_datapath.c	/^unsigned int g_wd_min=100, g_wd_max, g_wd_avg, g_wd_cnt;$/;"	v
g_wd_min	vrx320_ptm_datapath.c	/^unsigned int g_wd_min=100, g_wd_max, g_wd_avg, g_wd_cnt;$/;"	v
g_wrx_bc_user_cw	vrx320_ptm_datapath.c	/^static unsigned int g_wrx_bc_user_cw = 0;$/;"	v	file:
gather_data	vrx320_ptm_datapath.c	/^static int gather_data(volatile rx_descriptor_t * dst, volatile rx_descriptor_t * src, int flag)$/;"	f	file:
get_atm_qid_with_pkt	vrx320_atm_datapath.c	/^int get_atm_qid_with_pkt(struct sk_buff *skb, void *arg, int is_atm_vcc)$/;"	f
get_basic_time_tick	vrx320_ptm_qos.c	/^static int32_t get_basic_time_tick(void)$/;"	f	file:
get_ctrl_qos_rate	vrx320_ptm_qos.c	/^static int32_t get_ctrl_qos_rate( uint32_t portid, uint32_t *enable, uint32_t flag)$/;"	f	file:
get_ctrl_qos_wfq	vrx320_ptm_qos.c	/^static int32_t get_ctrl_qos_wfq( uint32_t portid, uint32_t *enable, uint32_t flag)$/;"	f	file:
get_dslwan_qid_with_vcc	vrx320_atm_datapath.c	/^int get_dslwan_qid_with_vcc(struct atm_vcc *vcc)$/;"	f
get_mpoa_type	vrx320_atm_datapath.c	/^int get_mpoa_type(uint32_t dslwan_qid, uint32_t *mpoa_type)$/;"	f
get_number	vrx320_common.c	/^EXPORT_SYMBOL(get_number); $/;"	v
get_number	vrx320_common.c	/^int get_number(char **p, int *len, int is_hex)$/;"	f
get_qid_by_priority	vrx320_ptm_main.c	/^int32_t get_qid_by_priority(uint32_t port, uint32_t priority)$/;"	f
get_qos_mib	vrx320_ptm_qos.c	/^static int32_t get_qos_mib(uint32_t portid, uint32_t queueid, PPA_QOS_MIB *mib, uint32_t flag)$/;"	f	file:
get_qos_qnum	vrx320_ptm_qos.c	/^static int32_t get_qos_qnum( uint32_t portid, uint32_t flag)$/;"	f	file:
get_qos_rate	vrx320_ptm_qos.c	/^static int32_t get_qos_rate( uint32_t portid, uint32_t queueid, uint32_t *rate, uint32_t *burst, uint32_t flag)$/;"	f	file:
get_qos_status	vrx320_ptm_qos.c	/^static int32_t get_qos_status( PPA_QOS_STATUS *stat)$/;"	f	file:
get_qos_wfq	vrx320_ptm_qos.c	/^static int32_t get_qos_wfq( uint32_t portid, uint32_t queueid, uint32_t *weight_level, uint32_t flag)$/;"	f	file:
get_qsb_clk	vrx320_atm_datapath.c	/^static unsigned int get_qsb_clk(void)$/;"	f	file:
get_skb_from_dbg_pool	vrx320_common.h	372;"	d
get_skb_pointer	vrx320_common.h	374;"	d
get_token	vrx320_common.c	/^EXPORT_SYMBOL(get_token); $/;"	v
get_token	vrx320_common.c	/^int get_token(char **p1, char **p2, int *len, int *colon)$/;"	f
gfc	vrx320_atm_datapath.c	/^    unsigned int    gfc :4;$/;"	m	struct:uni_cell_header	file:
gid	unified_qos_ds_be.h	/^        unsigned int gid:2;$/;"	m	struct:__anon22
gid	vrx320_ppe_bonding_ds.h	/^        unsigned int gid:2;$/;"	m	struct:__anon62
gif_id	unified_qos_ds_be.h	/^        unsigned int gif_id:3;$/;"	m	struct:__anon12
gif_id	vrx320_ppe_bonding_ds.h	/^        unsigned int gif_id:3;$/;"	m	struct:__anon75
gif_map0	vrx320_ppe_bonding_ds.h	/^        unsigned int gif_map0:8;$/;"	m	struct:__anon69
gif_map0	vrx320_ppe_bonding_ds.h	/^        unsigned int gif_map0:8;$/;"	m	struct:__anon70
gif_map1	vrx320_ppe_bonding_ds.h	/^        unsigned int gif_map1:8;$/;"	m	struct:__anon69
gif_map1	vrx320_ppe_bonding_ds.h	/^        unsigned int gif_map1:8;$/;"	m	struct:__anon70
gif_map2	vrx320_ppe_bonding_ds.h	/^        unsigned int gif_map2:8;$/;"	m	struct:__anon69
gif_map2	vrx320_ppe_bonding_ds.h	/^        unsigned int gif_map2:8;$/;"	m	struct:__anon70
gif_map3	vrx320_ppe_bonding_ds.h	/^        unsigned int gif_map3:8;$/;"	m	struct:__anon69
gif_map3	vrx320_ppe_bonding_ds.h	/^        unsigned int gif_map3:8;$/;"	m	struct:__anon70
glpm_global_base	vrx320_dsl_address_define.h	4010;"	d
glpm_global_size	vrx320_dsl_address_define.h	4012;"	d
glptop_global_base	vrx320_dsl_address_define.h	3913;"	d
glptop_global_size	vrx320_dsl_address_define.h	3915;"	d
gpio_bc0_en	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int gpio_bc0_en    :1;$/;"	m	struct:gpio_mode
gpio_bc1_en	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int gpio_bc1_en    :1;$/;"	m	struct:gpio_mode
gpio_bit_bc0	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int gpio_bit_bc0   :5;$/;"	m	struct:gpio_mode
gpio_bit_bc1	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int gpio_bit_bc1   :5;$/;"	m	struct:gpio_mode
gpio_mode	vrx320_ppe_ptm_tc_ds.h	/^struct gpio_mode {$/;"	s
gpio_wm_cfg	vrx320_ppe_ptm_tc_ds.h	/^struct gpio_wm_cfg {$/;"	s
head_ptr	vrx320_ppe_bonding_ds.h	/^        unsigned int head_ptr:16;$/;"	m	struct:__anon76
head_ptr	vrx320_ppe_bonding_ds.h	/^        unsigned int head_ptr:16;$/;"	m	struct:__anon79
holding_pages	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int holding_pages;$/;"	m	struct:tx_bc_cfg
host_desc_mem	vrx320_common.h	/^struct host_desc_mem {$/;"	s
hr_timer	vrx320_atm_datapath.c	/^static struct hrtimer hr_timer;$/;"	v	typeref:struct:hrtimer	file:
hr_timer	vrx320_ptm_datapath.c	/^static struct hrtimer hr_timer;$/;"	v	typeref:struct:hrtimer	file:
htu_entry	vrx320_atm_common.h	/^struct htu_entry {$/;"	s
htu_mask	vrx320_atm_common.h	/^struct htu_mask {$/;"	s
htu_result	vrx320_atm_common.h	/^struct htu_result {$/;"	s
idle_call_num	vrx320_ppe_fw_ds.h	/^        unsigned int idle_call_num;$/;"	m	struct:__anon89
idle_call_time_hi	vrx320_ppe_fw_ds.h	/^        unsigned int idle_call_time_hi;$/;"	m	struct:__anon89
idle_call_time_lo	vrx320_ppe_fw_ds.h	/^        unsigned int idle_call_time_lo;$/;"	m	struct:__anon89
idlekeep	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    idlekeep            :1;$/;"	m	struct:SFSM_cfg
ifHCInOctets_h	ppa_atm_datapath.h	/^        __u32   ifHCInOctets_h;$/;"	m	struct:__anon1
ifHCInOctets_h	ppa_atm_datapath.h	/^        __u32   ifHCInOctets_h;$/;"	m	struct:__anon2
ifHCInOctets_l	ppa_atm_datapath.h	/^        __u32   ifHCInOctets_l;$/;"	m	struct:__anon1
ifHCInOctets_l	ppa_atm_datapath.h	/^        __u32   ifHCInOctets_l;$/;"	m	struct:__anon2
ifHCOutOctets_h	ppa_atm_datapath.h	/^        __u32   ifHCOutOctets_h;$/;"	m	struct:__anon1
ifHCOutOctets_h	ppa_atm_datapath.h	/^        __u32   ifHCOutOctets_h;$/;"	m	struct:__anon2
ifHCOutOctets_l	ppa_atm_datapath.h	/^        __u32   ifHCOutOctets_l;$/;"	m	struct:__anon1
ifHCOutOctets_l	ppa_atm_datapath.h	/^        __u32   ifHCOutOctets_l;$/;"	m	struct:__anon2
ifInDiscards	ppa_atm_datapath.h	/^        __u32   ifInDiscards;$/;"	m	struct:__anon2
ifInErrors	ppa_atm_datapath.h	/^        __u32   ifInErrors;$/;"	m	struct:__anon1
ifInErrors	ppa_atm_datapath.h	/^        __u32   ifInErrors;$/;"	m	struct:__anon2
ifInUcastPkts	ppa_atm_datapath.h	/^        __u32   ifInUcastPkts;$/;"	m	struct:__anon2
ifInUnknownProtos	ppa_atm_datapath.h	/^        __u32   ifInUnknownProtos;$/;"	m	struct:__anon1
ifOutDiscards	ppa_atm_datapath.h	/^        __u32   ifOutDiscards;$/;"	m	struct:__anon2
ifOutErrors	ppa_atm_datapath.h	/^        __u32   ifOutErrors;$/;"	m	struct:__anon1
ifOutErros	ppa_atm_datapath.h	/^        __u32   ifOutErros;$/;"	m	struct:__anon2
ifOutUcastPkts	ppa_atm_datapath.h	/^        __u32   ifOutUcastPkts;$/;"	m	struct:__anon2
ifx_eth_fw_alloc_netdev	vrx320_ptm_datapath.c	437;"	d	file:
ifx_eth_fw_free_netdev	vrx320_ptm_datapath.c	438;"	d	file:
ifx_eth_fw_netdev_priv	vrx320_ptm_datapath.c	441;"	d	file:
ifx_eth_fw_register_netdev	vrx320_ptm_datapath.c	439;"	d	file:
ifx_eth_fw_unregister_netdev	vrx320_ptm_datapath.c	440;"	d	file:
ifx_push_oam	vrx320_atm_datapath.c	/^static inline void ifx_push_oam(struct atm_vcc *vcc, unsigned char *cell)$/;"	f	file:
ignore_space	vrx320_common.c	/^EXPORT_SYMBOL(ignore_space); $/;"	v
ignore_space	vrx320_common.c	/^void ignore_space(char **p, int *len)$/;"	f
ilv_dmetric_base	vrx320_dsl_address_define.h	2235;"	d
ilv_dmetric_default	vrx320_dsl_address_define.h	2238;"	d
ilv_dmetric_mask	vrx320_dsl_address_define.h	2236;"	d
ilv_dmetric_size	vrx320_dsl_address_define.h	2237;"	d
ilv_dtb_base	vrx320_dsl_address_define.h	2231;"	d
ilv_dtb_default	vrx320_dsl_address_define.h	2234;"	d
ilv_dtb_mask	vrx320_dsl_address_define.h	2232;"	d
ilv_dtb_size	vrx320_dsl_address_define.h	2233;"	d
in_showtime	vrx320_atm_datapath.c	/^static int in_showtime(void)$/;"	f	file:
in_showtime	vrx320_ptm_datapath.c	/^static int in_showtime(void) $/;"	f	file:
in_sync	vrx320_ppe_atm_init.c	/^unsigned int in_sync(unsigned long base, u8 bc)$/;"	f
in_sync	vrx320_ppe_ptm_init.c	/^unsigned int in_sync(unsigned long base, u8 bc)$/;"	f
init_host_desc	vrx320_atm_main.c	/^static void __init init_host_desc(void)$/;"	f	file:
init_host_desc	vrx320_ptm_main.c	/^static void __init init_host_desc(void)$/;"	f	file:
init_local_variables	vrx320_atm_main.c	/^static int init_local_variables(void)$/;"	f	file:
init_local_variables	vrx320_ptm_main.c	/^static int init_local_variables(void)$/;"	f	file:
init_qos_rate	vrx320_ptm_qos.c	/^static int32_t init_qos_rate(void)$/;"	f	file:
init_qos_wfq	vrx320_ptm_qos.c	/^static int32_t init_qos_wfq(void)$/;"	f	file:
init_vrx218_bonding_module	vrx320_ptm_main.c	/^static int __init init_vrx218_bonding_module(void)$/;"	f	file:
init_vrx218_module	vrx320_atm_main.c	/^static int __init init_vrx218_module(const ltq_pcie_ep_dev_t *dev)$/;"	f	file:
init_vrx218_module	vrx320_ptm_main.c	/^static int __init init_vrx218_module(void)$/;"	f	file:
inq_qos_cfg_t	unified_qos_ds_be.h	/^    } inq_qos_cfg_t;$/;"	t	typeref:struct:__anon13
int_mem_addr_off	vrx320_ppe_bonding_ds.h	/^        unsigned int int_mem_addr_off:11;$/;"	m	struct:__anon80
interface	vrx320_ppe_bonding_ds.h	/^        unsigned int interface:4;$/;"	m	struct:__anon66
invalidate_oam_htu_entry	vrx320_atm_datapath.c	/^static void invalidate_oam_htu_entry(void)$/;"	f	file:
ip_inner_offset	vrx320_common.h	/^   unsigned short   ip_inner_offset;$/;"	m	struct:flag_header
ip_ver	vrx320_ppe_atm_ds.h	/^        unsigned int    ip_ver              :1; \/\/  0: IPv4, 1: IPv6$/;"	m	struct:__anon50
is_char_in_set	vrx320_atm_main.c	/^static int inline is_char_in_set(char ch, char * set)$/;"	f	file:
is_char_in_set	vrx320_ptm_main.c	/^static int inline is_char_in_set(char ch, char *set)$/;"	f	file:
is_dir	vrx320_atm_main.c	/^	unsigned int            is_dir;$/;"	m	struct:proc_entry_cfg	file:
is_dir	vrx320_ptm_main.c	/^	unsigned int is_dir;$/;"	m	struct:proc_entry_cfg	file:
is_enable	vrx320_atm_main.c	/^	int                     is_enable;$/;"	m	struct:proc_entry_cfg	file:
is_enable	vrx320_ptm_main.c	/^	int is_enable;$/;"	m	struct:proc_entry_cfg	file:
l2_shaping_cfg_idx	unified_qos_ds_be.h	/^        unsigned int l2_shaping_cfg_idx:5;$/;"	m	struct:__anon15
l2_shaping_cfg_ptr	unified_qos_ds_be.h	/^        unsigned int l2_shaping_cfg_ptr:16;$/;"	m	struct:__anon15
l3_shaping_cfg_idx	unified_qos_ds_be.h	/^        unsigned int l3_shaping_cfg_idx:5;$/;"	m	struct:__anon15
l3_shaping_cfg_ptr	unified_qos_ds_be.h	/^        unsigned int l3_shaping_cfg_ptr:16;$/;"	m	struct:__anon15
lantiq_vrx320_a1-objs	Makefile	/^lantiq_vrx320_a1-objs = vrx320_atm_main.o vrx320_common.o vrx320_ppe_atm_init.o vrx320_atm_datapath.o$/;"	m
lantiq_vrx320_e1-objs	Makefile	/^lantiq_vrx320_e1-objs = vrx320_ptm_main.o vrx320_common.o vrx320_ppe_ptm_init.o vrx320_ptm_datapath.o vrx320_api_qos.o vrx320_ptm_qos.o vrx320_drv_wrapper.o$/;"	m
large_frame_drop_th	unified_qos_ds_be.h	/^        unsigned int large_frame_drop_th:16;$/;"	m	struct:__anon18
large_frame_size	unified_qos_ds_be.h	/^        unsigned int large_frame_size:16;$/;"	m	struct:__anon18
large_pkt_drop_byte_cnt	unified_qos_ds_be.h	/^        unsigned int large_pkt_drop_byte_cnt;$/;"	m	struct:__anon17
large_pkt_drop_cnt	unified_qos_ds_be.h	/^        unsigned int large_pkt_drop_cnt;$/;"	m	struct:__anon17
last_eop	vrx320_ppe_bonding_ds.h	/^        unsigned int last_eop:1;$/;"	m	struct:__anon79
last_frag	vrx320_ppe_bonding_ds.h	/^        unsigned int last_frag:1;$/;"	m	struct:__anon57
last_jiffy_port_mib	vrx320_api_qos.c	/^static uint32_t last_jiffy_port_mib;$/;"	v	file:
last_jiffy_qos_mib	vrx320_api_qos.c	/^static uint32_t last_jiffy_qos_mib[PPA_MAX_PORT_NUM];$/;"	v	file:
last_sop	vrx320_ppe_bonding_ds.h	/^        unsigned int last_sop:1;$/;"	m	struct:__anon79
last_wrx_bc_overdrop_cnt	vrx320_ptm_main.c	/^static unsigned int last_wrx_bc_overdrop_cnt[2][2] = { {0} };$/;"	v	file:
last_wrx_crc_error_total_pdu	vrx320_ptm_main.c	/^static unsigned int last_wrx_crc_error_total_pdu[2][4] = { {0} };$/;"	v	file:
last_wrx_cv_cw_cnt	vrx320_ptm_main.c	/^static unsigned int last_wrx_cv_cw_cnt[2][4] = { {0} };$/;"	v	file:
last_wrx_total_pdu	vrx320_ptm_main.c	/^static unsigned int last_wrx_total_pdu[2][4] = { {0} };$/;"	v	file:
last_wtx_total_bytes	vrx320_ptm_main.c	/^static unsigned int last_wtx_total_bytes[2][4] = { {0} };$/;"	v	file:
last_wtx_total_pdu	vrx320_ptm_main.c	/^static unsigned int last_wtx_total_pdu[2][4] = { {0} };$/;"	v	file:
length	vrx320_api_qos.h	/^    uint32_t    length;  \/*!<  qos wtx length  *\/$/;"	m	struct:__anon28
length	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    length              :8;$/;"	m	struct:wtx_qos_q_desc_cfg
lie	vrx320_edma.h	/^    unsigned int lie  : 1;  \/\/ = 0, load link pointer (LLP)         $/;"	m	struct:__anon48
lie	vrx320_edma.h	/^    unsigned int lie  : 1;  \/\/ local interrupt enable$/;"	m	struct:__anon47
lie	vrx320_ppe_fw_ds.h	/^        unsigned int lie:1;$/;"	m	struct:__anon81
link_state_chg	vrx320_ppe_bonding_ds.h	/^        unsigned int link_state_chg:1;$/;"	m	struct:__anon79
ll_en	vrx320_edma.h	/^    unsigned int ll_en: 1;  \/\/ link list enable$/;"	m	struct:__anon47
lle_ptr_high	vrx320_edma.h	/^    unsigned int lle_ptr_high;$/;"	m	struct:__anon49
lle_ptr_low	vrx320_edma.h	/^    unsigned int lle_ptr_low;$/;"	m	struct:__anon49
llp	vrx320_edma.h	/^    unsigned int llp  : 1;  \/\/ = 0, load link pointer (LLP) $/;"	m	struct:__anon48
llp	vrx320_edma.h	/^    unsigned int llp  : 1;  \/\/ = 1, load link pointer (LLP) $/;"	m	struct:__anon49
llp	vrx320_edma.h	/^    unsigned int llp  : 1;  \/\/ load link pointer (LLP)$/;"	m	struct:__anon47
llp	vrx320_ppe_fw_ds.h	/^        unsigned int llp:1;$/;"	m	struct:__anon81
local_state	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int local_state    :2; $/;"	m	struct:rx_bc_cfg
looking_cw_cnt	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int looking_cw_cnt;$/;"	m	struct:rx_bc_cfg
looking_cw_th	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int looking_cw_th;$/;"	m	struct:rx_bc_cfg
ltq_mei_atm_showtime_check_local	vrx320_common.c	/^inline int ltq_mei_atm_showtime_check_local(int *is_showtime, struct port_cell_info *port_cell, void **xdata_addr) $/;"	f
mailbox_int_addr	unified_qos_ds_be.h	/^        unsigned int mailbox_int_addr;$/;"	m	struct:__anon10
mailbox_irq_handler	vrx320_atm_datapath.c	/^static irqreturn_t mailbox_irq_handler(int irq, void *dev_id)$/;"	f	file:
mailbox_value	unified_qos_ds_be.h	/^        unsigned int mailbox_value;$/;"	m	struct:__anon10
mailbox_vrx218_dsm_irq_handler	vrx320_ptm_datapath.c	/^static irqreturn_t mailbox_vrx218_dsm_irq_handler(int irq, void *dev_id)$/;"	f	file:
major	vrx320_common.h	/^    unsigned int    major               :8;$/;"	m	struct:fw_ver_id
major	vrx320_ppe_bonding_ds.h	/^        unsigned int major:8;$/;"	m	struct:__anon66
mask	vrx320_ppe_bonding_ds.h	/^        unsigned int mask:16;$/;"	m	struct:__anon74
max_buffer_size	vrx320_api_qos.h	/^    uint32_t max_buffer_size;  \/*!<  must match with below arrays, ie, here set to 8 *\/$/;"	m	struct:__anon40
max_delay	vrx320_ppe_bonding_ds.h	/^        unsigned int max_delay:16;$/;"	m	struct:__anon76
max_des_num	vrx320_ppe_bonding_ds.h	/^        unsigned int max_des_num:8;$/;"	m	struct:__anon76
max_frag_size	vrx320_ppe_bonding_ds.h	/^        unsigned int max_frag_size:16;$/;"	m	struct:__anon67
max_polling_intv	vrx320_ppe_fw_ds.h	/^        unsigned int max_polling_intv:4;$/;"	m	struct:__anon83
mbox_int_cfg_ptr	unified_qos_ds_be.h	/^        unsigned int mbox_int_cfg_ptr:16;$/;"	m	struct:__anon11
mbox_int_cfg_ptr	unified_qos_ds_be.h	/^        unsigned int mbox_int_cfg_ptr:16;$/;"	m	struct:__anon12
mbox_int_en	unified_qos_ds_be.h	/^        unsigned int mbox_int_en:1;$/;"	m	struct:__anon11
mbox_int_en	unified_qos_ds_be.h	/^        unsigned int mbox_int_en:1;$/;"	m	struct:__anon12
me_dbg_decode	vrx320_dsl_address_define.h	208;"	d
me_dbg_master_off	vrx320_dsl_address_define.h	206;"	d
me_dbg_master_on	vrx320_dsl_address_define.h	205;"	d
me_dbg_port	vrx320_dsl_address_define.h	207;"	d
me_dbg_rd	vrx320_dsl_address_define.h	204;"	d
me_dbg_wr	vrx320_dsl_address_define.h	203;"	d
me_dx_rd	vrx320_dsl_address_define.h	201;"	d
me_dx_wr	vrx320_dsl_address_define.h	202;"	d
mei_2_arcint_c	vrx320_dsl_address_define.h	28;"	d
mei_2_arcint_m	vrx320_dsl_address_define.h	106;"	d
mei_2_arcint_r	vrx320_dsl_address_define.h	67;"	d
mei_arc_gp_c	vrx320_dsl_address_define.h	24;"	d
mei_arc_gp_m	vrx320_dsl_address_define.h	102;"	d
mei_arc_gp_r	vrx320_dsl_address_define.h	63;"	d
mei_bist_ctrl_c	vrx320_dsl_address_define.h	39;"	d
mei_bist_ctrl_m	vrx320_dsl_address_define.h	117;"	d
mei_bist_ctrl_r	vrx320_dsl_address_define.h	78;"	d
mei_bist_stat_c	vrx320_dsl_address_define.h	40;"	d
mei_bist_stat_m	vrx320_dsl_address_define.h	118;"	d
mei_bist_stat_r	vrx320_dsl_address_define.h	79;"	d
mei_clk_ctrl_c	vrx320_dsl_address_define.h	38;"	d
mei_clk_ctrl_m	vrx320_dsl_address_define.h	116;"	d
mei_clk_ctrl_r	vrx320_dsl_address_define.h	77;"	d
mei_config_c	vrx320_dsl_address_define.h	35;"	d
mei_config_m	vrx320_dsl_address_define.h	113;"	d
mei_config_r	vrx320_dsl_address_define.h	74;"	d
mei_dataxfr_c	vrx320_dsl_address_define.h	22;"	d
mei_dataxfr_m	vrx320_dsl_address_define.h	100;"	d
mei_dataxfr_r	vrx320_dsl_address_define.h	61;"	d
mei_dataxfr_stat_c	vrx320_dsl_address_define.h	25;"	d
mei_dataxfr_stat_m	vrx320_dsl_address_define.h	103;"	d
mei_dataxfr_stat_r	vrx320_dsl_address_define.h	64;"	d
mei_dbg_data_c	vrx320_dsl_address_define.h	33;"	d
mei_dbg_data_m	vrx320_dsl_address_define.h	111;"	d
mei_dbg_data_r	vrx320_dsl_address_define.h	72;"	d
mei_dbg_deco_c	vrx320_dsl_address_define.h	34;"	d
mei_dbg_deco_m	vrx320_dsl_address_define.h	112;"	d
mei_dbg_deco_r	vrx320_dsl_address_define.h	73;"	d
mei_dbg_master_c	vrx320_dsl_address_define.h	37;"	d
mei_dbg_master_m	vrx320_dsl_address_define.h	115;"	d
mei_dbg_master_r	vrx320_dsl_address_define.h	76;"	d
mei_dbg_raddr_c	vrx320_dsl_address_define.h	32;"	d
mei_dbg_raddr_m	vrx320_dsl_address_define.h	110;"	d
mei_dbg_raddr_r	vrx320_dsl_address_define.h	71;"	d
mei_dbg_waddr_c	vrx320_dsl_address_define.h	31;"	d
mei_dbg_waddr_m	vrx320_dsl_address_define.h	109;"	d
mei_dbg_waddr_r	vrx320_dsl_address_define.h	70;"	d
mei_fr_arcimsk_c	vrx320_dsl_address_define.h	30;"	d
mei_fr_arcimsk_m	vrx320_dsl_address_define.h	108;"	d
mei_fr_arcimsk_r	vrx320_dsl_address_define.h	69;"	d
mei_fr_arcint_c	vrx320_dsl_address_define.h	29;"	d
mei_fr_arcint_m	vrx320_dsl_address_define.h	107;"	d
mei_fr_arcint_r	vrx320_dsl_address_define.h	68;"	d
mei_master	vrx320_dfe.c	/^static void mei_master(u32 mode)$/;"	f	file:
mei_max_wait_c	vrx320_dsl_address_define.h	27;"	d
mei_max_wait_m	vrx320_dsl_address_define.h	105;"	d
mei_max_wait_r	vrx320_dsl_address_define.h	66;"	d
mei_rst_ctrl_c	vrx320_dsl_address_define.h	36;"	d
mei_rst_ctrl_m	vrx320_dsl_address_define.h	114;"	d
mei_rst_ctrl_r	vrx320_dsl_address_define.h	75;"	d
mei_version_c	vrx320_dsl_address_define.h	23;"	d
mei_version_m	vrx320_dsl_address_define.h	101;"	d
mei_version_r	vrx320_dsl_address_define.h	62;"	d
mei_xdata_base_c	vrx320_dsl_address_define.h	42;"	d
mei_xdata_base_m	vrx320_dsl_address_define.h	120;"	d
mei_xdata_base_r	vrx320_dsl_address_define.h	81;"	d
mei_xdata_base_sh_c	vrx320_dsl_address_define.h	41;"	d
mei_xdata_base_sh_m	vrx320_dsl_address_define.h	119;"	d
mei_xdata_base_sh_r	vrx320_dsl_address_define.h	80;"	d
mei_xfraddr_c	vrx320_dsl_address_define.h	26;"	d
mei_xfraddr_m	vrx320_dsl_address_define.h	104;"	d
mei_xfraddr_r	vrx320_dsl_address_define.h	65;"	d
mei_xmem_bar0_c	vrx320_dsl_address_define.h	43;"	d
mei_xmem_bar0_m	vrx320_dsl_address_define.h	121;"	d
mei_xmem_bar0_r	vrx320_dsl_address_define.h	82;"	d
mei_xmem_bar10_c	vrx320_dsl_address_define.h	53;"	d
mei_xmem_bar10_m	vrx320_dsl_address_define.h	131;"	d
mei_xmem_bar10_r	vrx320_dsl_address_define.h	92;"	d
mei_xmem_bar11_c	vrx320_dsl_address_define.h	54;"	d
mei_xmem_bar11_m	vrx320_dsl_address_define.h	132;"	d
mei_xmem_bar11_r	vrx320_dsl_address_define.h	93;"	d
mei_xmem_bar12_c	vrx320_dsl_address_define.h	55;"	d
mei_xmem_bar12_m	vrx320_dsl_address_define.h	133;"	d
mei_xmem_bar12_r	vrx320_dsl_address_define.h	94;"	d
mei_xmem_bar13_c	vrx320_dsl_address_define.h	56;"	d
mei_xmem_bar13_m	vrx320_dsl_address_define.h	134;"	d
mei_xmem_bar13_r	vrx320_dsl_address_define.h	95;"	d
mei_xmem_bar14_c	vrx320_dsl_address_define.h	57;"	d
mei_xmem_bar14_m	vrx320_dsl_address_define.h	135;"	d
mei_xmem_bar14_r	vrx320_dsl_address_define.h	96;"	d
mei_xmem_bar15_c	vrx320_dsl_address_define.h	58;"	d
mei_xmem_bar15_m	vrx320_dsl_address_define.h	136;"	d
mei_xmem_bar15_r	vrx320_dsl_address_define.h	97;"	d
mei_xmem_bar16_c	vrx320_dsl_address_define.h	59;"	d
mei_xmem_bar16_m	vrx320_dsl_address_define.h	137;"	d
mei_xmem_bar16_r	vrx320_dsl_address_define.h	98;"	d
mei_xmem_bar1_c	vrx320_dsl_address_define.h	44;"	d
mei_xmem_bar1_m	vrx320_dsl_address_define.h	122;"	d
mei_xmem_bar1_r	vrx320_dsl_address_define.h	83;"	d
mei_xmem_bar2_c	vrx320_dsl_address_define.h	45;"	d
mei_xmem_bar2_m	vrx320_dsl_address_define.h	123;"	d
mei_xmem_bar2_r	vrx320_dsl_address_define.h	84;"	d
mei_xmem_bar3_c	vrx320_dsl_address_define.h	46;"	d
mei_xmem_bar3_m	vrx320_dsl_address_define.h	124;"	d
mei_xmem_bar3_r	vrx320_dsl_address_define.h	85;"	d
mei_xmem_bar4_c	vrx320_dsl_address_define.h	47;"	d
mei_xmem_bar4_m	vrx320_dsl_address_define.h	125;"	d
mei_xmem_bar4_r	vrx320_dsl_address_define.h	86;"	d
mei_xmem_bar5_c	vrx320_dsl_address_define.h	48;"	d
mei_xmem_bar5_m	vrx320_dsl_address_define.h	126;"	d
mei_xmem_bar5_r	vrx320_dsl_address_define.h	87;"	d
mei_xmem_bar6_c	vrx320_dsl_address_define.h	49;"	d
mei_xmem_bar6_m	vrx320_dsl_address_define.h	127;"	d
mei_xmem_bar6_r	vrx320_dsl_address_define.h	88;"	d
mei_xmem_bar7_c	vrx320_dsl_address_define.h	50;"	d
mei_xmem_bar7_m	vrx320_dsl_address_define.h	128;"	d
mei_xmem_bar7_r	vrx320_dsl_address_define.h	89;"	d
mei_xmem_bar8_c	vrx320_dsl_address_define.h	51;"	d
mei_xmem_bar8_m	vrx320_dsl_address_define.h	129;"	d
mei_xmem_bar8_r	vrx320_dsl_address_define.h	90;"	d
mei_xmem_bar9_c	vrx320_dsl_address_define.h	52;"	d
mei_xmem_bar9_m	vrx320_dsl_address_define.h	130;"	d
mei_xmem_bar9_r	vrx320_dsl_address_define.h	91;"	d
mfs	vrx320_ppe_atm_ds.h	/^        unsigned int    mfs                 :16;$/;"	m	struct:__anon50
mib	vrx320_api_qos.h	/^    PPA_QOS_MIB     mib;    \/*!<  the mib information for the current specified queue *\/$/;"	m	struct:__anon31
mib	vrx320_api_qos.h	/^    PPA_QOS_MIB mib;$/;"	m	struct:__anon36
mib	vrx320_api_qos.h	/^    PPE_QOS_MIB_INFO  mib[PPA_MAX_QOS_QUEUE_NUM];   \/*!<  Qos mib buffer *\/$/;"	m	struct:__anon40
mib_clear_mode	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int mib_clear_mode :1;     \/\/  1: MIB counter is cleared with TPS-TC software reset, 0: MIB counter not cleared$/;"	m	struct:test_mode
mib_vcc	ppa_atm_datapath.h	/^    atm_aal5_vcc_t  mib_vcc;$/;"	m	struct:__anon4
middle	vrx320_common.h	/^    unsigned int    middle              :8;$/;"	m	struct:fw_ver_id
minor	vrx320_common.h	/^    unsigned int    minor               :8;$/;"	m	struct:fw_ver_id
minor	vrx320_ppe_bonding_ds.h	/^        unsigned int minor:8;$/;"	m	struct:__anon66
missed_sync_cnt	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int missed_sync_cnt;$/;"	m	struct:rx_bc_cfg
missing_frag_cnt	vrx320_ppe_bonding_ds.h	/^        unsigned int missing_frag_cnt;$/;"	m	struct:__anon77
module_index_t	vrx320_ppe_fw_ds.h	/^    } module_index_t;$/;"	t	typeref:struct:__anon90
module_perf_statistics_t	vrx320_ppe_fw_ds.h	/^    } module_perf_statistics_t;$/;"	t	typeref:struct:__anon89
mpoa_mode	vrx320_ppe_atm_ds.h	/^        unsigned int    mpoa_mode           :1; \/\/  0: VCmux, 1: LLC$/;"	m	struct:__anon50
mpoa_mode	vrx320_ppe_atm_ds.h	/^        unsigned int    mpoa_mode           :1; \/\/  0: VCmux, 1: LLC$/;"	m	struct:__anon52
mpoa_pt	unified_qos_ds_be.h	/^        unsigned int mpoa_pt:1;$/;"	m	struct:__anon20
mpoa_pt	vrx320_atm_datapath.c	/^    unsigned int    mpoa_pt             :1; \/\/  0: MPoA is determinated in FW, 1: MPoA is transparent to FW.$/;"	m	struct:tx_descriptor	file:
mpoa_setup	vrx320_atm_datapath.c	/^static void mpoa_setup(struct atm_vcc *vcc, int mpoa_type, int f_llc)$/;"	f	file:
mpoa_type	unified_qos_ds_be.h	/^        unsigned int mpoa_type:2;$/;"	m	struct:__anon20
mpoa_type	vrx320_atm_datapath.c	/^    unsigned int    mpoa_type           :2; \/\/  0: EoA without FCS, 1: reserved, 2: PPPoA, 3: IPoA$/;"	m	struct:tx_descriptor	file:
mpoa_type	vrx320_ppe_atm_ds.h	/^        unsigned int    mpoa_type           :2; \/\/  0: EoA without FCS, 1: EoA with FCS, 2: PPPoA, 3:IPoA$/;"	m	struct:__anon50
my_cfg_seq	progRate.h	/^ME_CFG_def_t my_cfg_seq[]={$/;"	v
name	vrx320_atm_main.c	/^	char                    *name;$/;"	m	struct:proc_entry_cfg	file:
name	vrx320_atm_main.c	/^	char *name;$/;"	m	struct:fw_naddr	file:
name	vrx320_ptm_main.c	/^	char *name;$/;"	m	struct:fw_naddr	file:
name	vrx320_ptm_main.c	/^	char *name;$/;"	m	struct:proc_entry_cfg	file:
new_vlan	vrx320_ppe_atm_ds.h	/^        unsigned int    new_vlan            :16;$/;"	m	struct:__anon50
next_des_ptr	vrx320_ppe_bonding_ds.h	/^        unsigned int next_des_ptr:16;$/;"	m	struct:__anon64
no_eop_byte_cnt	vrx320_ppe_bonding_ds.h	/^        unsigned int no_eop_byte_cnt;$/;"	m	struct:__anon78
no_eop_flag	vrx320_ppe_bonding_ds.h	/^        unsigned int no_eop_flag:1;$/;"	m	struct:__anon79
no_eop_frag_cnt	vrx320_ppe_bonding_ds.h	/^        unsigned int no_eop_frag_cnt;$/;"	m	struct:__anon78
no_eop_pkt_cnt	vrx320_ppe_bonding_ds.h	/^        unsigned int no_eop_pkt_cnt;$/;"	m	struct:__anon78
no_err_flag	vrx320_ppe_bonding_ds.h	/^        unsigned int no_err_flag:1;$/;"	m	struct:__anon79
no_sop_byte_cnt	vrx320_ppe_bonding_ds.h	/^        unsigned int no_sop_byte_cnt;$/;"	m	struct:__anon78
no_sop_flag	vrx320_ppe_bonding_ds.h	/^        unsigned int no_sop_flag:1;$/;"	m	struct:__anon79
no_sop_frag_cnt	vrx320_ppe_bonding_ds.h	/^        unsigned int no_sop_frag_cnt;$/;"	m	struct:__anon78
no_sop_pkt_cnt	vrx320_ppe_bonding_ds.h	/^        unsigned int no_sop_pkt_cnt;$/;"	m	struct:__anon78
non_overflow_state_threshold	unified_qos_ds_be.h	/^        unsigned int non_overflow_state_threshold:8;$/;"	m	struct:__anon24
noncosec_byte_cnt	vrx320_ppe_bonding_ds.h	/^        unsigned int noncosec_byte_cnt;$/;"	m	struct:__anon78
noncosec_flag	vrx320_ppe_bonding_ds.h	/^        unsigned int noncosec_flag:1;$/;"	m	struct:__anon79
noncosec_frag_cnt	vrx320_ppe_bonding_ds.h	/^        unsigned int noncosec_frag_cnt;$/;"	m	struct:__anon78
noncosec_pkt_cnt	vrx320_ppe_bonding_ds.h	/^        unsigned int noncosec_pkt_cnt;$/;"	m	struct:__anon78
ns	vrx320_edma.h	/^    unsigned int ns : 1;    \/\/ No Snoop$/;"	m	struct:__anon47
nss_pkt_count	vrx320_ptm_datapath.c	/^static int nss_pkt_count=0;$/;"	v	file:
num	vrx320_api_qos.h	/^    uint32_t num ; $/;"	m	struct:__anon35
num	vrx320_atm_main.c	/^	uint32_t num;$/;"	m	struct:fw_naddr	file:
num	vrx320_ptm_main.c	/^	uint32_t num;$/;"	m	struct:fw_naddr	file:
out_of_range_frag_cnt	vrx320_ppe_bonding_ds.h	/^        unsigned int out_of_range_frag_cnt;$/;"	m	struct:__anon77
outq_qos_cfg_ctxt_t	unified_qos_ds_be.h	/^    } outq_qos_cfg_ctxt_t;$/;"	t	typeref:struct:__anon15
outq_shaper_enable_map	unified_qos_ds_be.h	/^        unsigned int outq_shaper_enable_map:4;$/;"	m	struct:__anon7
overflow_byte_cnt	vrx320_ppe_bonding_ds.h	/^        unsigned int overflow_byte_cnt;$/;"	m	struct:__anon77
overflow_frag_cnt	vrx320_ppe_bonding_ds.h	/^        unsigned int overflow_frag_cnt;$/;"	m	struct:__anon77
overflow_state_threshold	unified_qos_ds_be.h	/^        unsigned int overflow_state_threshold:8;$/;"	m	struct:__anon24
overhd_bytes	unified_qos_ds_be.h	/^        unsigned int overhd_bytes:8;$/;"	m	struct:__anon15
overhd_bytes	unified_qos_ds_be.h	/^        unsigned int overhd_bytes:8;$/;"	m	struct:__anon9
overhd_bytes	vrx320_api_qos.h	/^    uint32_t overhd_bytes  ; \/*!<    number of overhead bytes per packet in rate shaping *\/$/;"	m	struct:__anon40
overhd_bytes	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int overhd_bytes           :8;     \/\/  number of overhead bytes per packet in rate shaping$/;"	m	struct:tx_qos_cfg
oversize	vrx320_ppe_atm_ds.h	/^        unsigned int    oversize            :16;$/;"	m	struct:__anon50
oversize_byte_cnt	vrx320_ppe_bonding_ds.h	/^        unsigned int oversize_byte_cnt;$/;"	m	struct:__anon78
oversize_flag	vrx320_ppe_bonding_ds.h	/^        unsigned int oversize_flag:1;$/;"	m	struct:__anon79
oversize_frag_cnt	vrx320_ppe_bonding_ds.h	/^        unsigned int oversize_frag_cnt;$/;"	m	struct:__anon78
oversize_pkt_cnt	vrx320_ppe_bonding_ds.h	/^        unsigned int oversize_pkt_cnt;$/;"	m	struct:__anon78
own	unified_qos_ds_be.h	/^        unsigned int own:1;$/;"	m	struct:__anon20
own	unified_qos_ds_be.h	/^        unsigned int own:1;$/;"	m	struct:__anon22
own	vrx320_atm_datapath.c	/^    unsigned int    own                 :1; \/\/  0: MIPS, 1: PPE$/;"	m	struct:tx_descriptor	file:
own	vrx320_atm_datapath.c	/^    unsigned int    own         :1;$/;"	m	struct:rx_descriptor	file:
own	vrx320_ppe_bonding_ds.h	/^        unsigned int own:1;$/;"	m	struct:__anon53
own	vrx320_ppe_bonding_ds.h	/^        unsigned int own:1;$/;"	m	struct:__anon55
own	vrx320_ppe_bonding_ds.h	/^        unsigned int own:1;$/;"	m	struct:__anon57
own	vrx320_ppe_bonding_ds.h	/^        unsigned int own:1;$/;"	m	struct:__anon59
own	vrx320_ppe_bonding_ds.h	/^        unsigned int own:1;$/;"	m	struct:__anon62
own	vrx320_ptm_datapath.c	/^	unsigned int own:1;$/;"	m	struct:tx_descriptor	file:
package	vrx320_common.h	/^    unsigned int    package             :4;$/;"	m	struct:fw_ver_id
parent_name	vrx320_atm_main.c	/^	char                    *parent_name;$/;"	m	struct:proc_entry_cfg	file:
parent_name	vrx320_ptm_main.c	/^	char *parent_name;$/;"	m	struct:proc_entry_cfg	file:
parent_proc_entry	vrx320_atm_main.c	/^	struct proc_dir_entry   *parent_proc_entry;$/;"	m	struct:proc_entry_cfg	typeref:struct:proc_entry_cfg::proc_dir_entry	file:
parent_proc_entry	vrx320_ptm_main.c	/^	struct proc_dir_entry *parent_proc_entry;$/;"	m	struct:proc_entry_cfg	typeref:struct:proc_entry_cfg::proc_dir_entry	file:
pdma	vrx320_ppe_bonding_ds.h	/^        unsigned int pdma:1;$/;"	m	struct:__anon80
pdma_bc3_rd_cmd_finish_cnt	vrx320_ppe_fw_ds.h	/^        unsigned int pdma_bc3_rd_cmd_finish_cnt;$/;"	m	struct:__anon87
pdma_bc3_rd_cmd_issue_cnt	vrx320_ppe_fw_ds.h	/^        unsigned int pdma_bc3_rd_cmd_issue_cnt;$/;"	m	struct:__anon87
pdma_cmd_type	vrx320_ppe_bonding_ds.h	/^        unsigned int pdma_cmd_type:1;$/;"	m	struct:__anon80
pdma_dira_cmd_t	vrx320_ppe_bonding_ds.h	/^    } pdma_dira_cmd_t;$/;"	t	typeref:struct:__anon80
pdu	vrx320_atm_common.h	/^    unsigned int    pdu;$/;"	m	struct:dsl_queue_drop_mib
pdu	vrx320_atm_common.h	/^    unsigned int    pdu;$/;"	m	struct:dsl_queue_mib
pdu_type	unified_qos_ds_be.h	/^        unsigned int pdu_type:1;$/;"	m	struct:__anon20
pdu_type	vrx320_atm_datapath.c	/^    unsigned int    pdu_type            :1; \/\/  0: AAL5, 1: Non-AAL5 cell$/;"	m	struct:tx_descriptor	file:
pending_pages	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int pending_pages;$/;"	m	struct:tx_bc_cfg
pfunc	vrx320_atm_main.c	/^	void (*pfunc)(char **tokens, int token_num);$/;"	m	struct:fw_dbg	file:
pfunc	vrx320_ptm_main.c	/^	void (*pfunc) (char **tokens, int token_num);$/;"	m	struct:fw_dbg	file:
pid	vrx320_atm_common.h	/^    unsigned int    pid         :2;$/;"	m	struct:htu_entry
pid_mask	vrx320_atm_common.h	/^    unsigned int    pid_mask    :2;$/;"	m	struct:htu_mask
pkt_des_ptr	vrx320_ppe_bonding_ds.h	/^        unsigned int pkt_des_ptr:15;$/;"	m	struct:__anon61
pkt_prio	ppa_atm_datapath.h	/^    int             pkt_prio;$/;"	m	struct:ppe_prio_q_map
pkt_prio	ppa_atm_datapath.h	/^    int             pkt_prio[8];$/;"	m	struct:ppe_prio_q_map_all
pkt_status	vrx320_ppe_bonding_ds.h	/^        unsigned int pkt_status:1;$/;"	m	struct:__anon75
pnum	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    pnum                :8;$/;"	m	struct:FFSM_cfg
pnum	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    pnum                :8;$/;"	m	struct:SFSM_cfg
polling_ctrl_cnt	vrx320_ppe_bonding_ds.h	/^        unsigned int polling_ctrl_cnt:8;$/;"	m	struct:__anon67
polling_intv	vrx320_ppe_fw_ds.h	/^        unsigned int polling_intv:4;$/;"	m	struct:__anon83
port	vrx320_atm_datapath.c	/^    struct atm_port                 port[ATM_PORT_NUMBER];$/;"	m	struct:atm_priv_data	typeref:struct:atm_priv_data::atm_port	file:
port	vrx320_atm_datapath.c	/^    unsigned int                    port;                   \/*  to which port the connection belongs    *\/$/;"	m	struct:atm_pvc	file:
port_shaper_enable_map	unified_qos_ds_be.h	/^        unsigned int port_shaper_enable_map:1;$/;"	m	struct:__anon7
portid	vrx320_api_qos.h	/^    uint32_t        portid;   \/*!<  the phisical port id which support qos queue *\/    $/;"	m	struct:__anon29
portid	vrx320_api_qos.h	/^    uint32_t        portid;   \/*!<  the phisical port id which support qos queue *\/$/;"	m	struct:__anon33
portid	vrx320_api_qos.h	/^    uint32_t        portid;   \/*!<  the phisical port id which support qos queue *\/$/;"	m	struct:__anon34
portid	vrx320_api_qos.h	/^    uint32_t        portid;  \/*!<  which support qos queue. *\/$/;"	m	struct:__anon32
portid	vrx320_api_qos.h	/^    uint32_t        portid; \/*!<  the phisical port id which support qos queue *\/$/;"	m	struct:__anon31
portid	vrx320_api_qos.h	/^    uint32_t portid;$/;"	m	struct:__anon35
portid	vrx320_api_qos.h	/^    uint32_t portid;$/;"	m	struct:__anon36
portid	vrx320_api_qos.h	/^    uint32_t portid;$/;"	m	struct:__anon37
portid	vrx320_api_qos.h	/^    uint32_t portid;$/;"	m	struct:__anon38
portid	vrx320_api_qos.h	/^    uint32_t portid;$/;"	m	struct:__anon39
post_pkt_state	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int post_pkt_state;$/;"	m	struct:tx_gamma_itf_cfg
pp32_0_main_loop	vrx320_ppe_fw_ds.h	/^        unsigned int pp32_0_main_loop:1;$/;"	m	struct:__anon90
pp32_1_main_loop	vrx320_ppe_fw_ds.h	/^        unsigned int pp32_1_main_loop:1;$/;"	m	struct:__anon90
pp32_clk	vrx320_api_qos.h	/^    uint32_t pp32_clk;   \/*!<  pp32 clock  *\/$/;"	m	struct:__anon40
pp32_core_id	vrx320_ppe_fw_ds.h	/^        unsigned int pp32_core_id:1;$/;"	m	struct:__anon88
pp32_download_code	vrx320_atm_main.c	/^static int pp32_download_code(const ltq_pcie_ep_dev_t *dev, int pp32, const u32 *code_src, unsigned int code_dword_len, const u32 *data_src, unsigned int data_dword_len)$/;"	f	file:
pp32_download_code	vrx320_ptm_main.c	/^static int pp32_download_code(const ltq_pcie_ep_dev_t * dev, int pp32,$/;"	f	file:
pp32_load	vrx320_atm_main.c	/^static int pp32_load(const ltq_pcie_ep_dev_t *dev)$/;"	f	file:
pp32_load	vrx320_ptm_main.c	/^static int pp32_load(const ltq_pcie_ep_dev_t * dev)$/;"	f	file:
pp32_start	vrx320_atm_main.c	/^static int pp32_start(const ltq_pcie_ep_dev_t *dev)$/;"	f	file:
pp32_start	vrx320_ptm_main.c	/^static int pp32_start(const ltq_pcie_ep_dev_t * dev)$/;"	f	file:
pp32_stop	vrx320_atm_main.c	/^static void pp32_stop(const ltq_pcie_ep_dev_t *dev)$/;"	f	file:
pp32_stop	vrx320_ptm_main.c	/^static void pp32_stop(const ltq_pcie_ep_dev_t * dev)$/;"	f	file:
ppa_callback_get	vrx320_common.c	/^EXPORT_SYMBOL(ppa_callback_get); $/;"	v
ppa_callback_get	vrx320_common.c	/^void *ppa_callback_get(e_ltq_mei_cb_type type) $/;"	f
ppa_callback_set	vrx320_common.c	/^EXPORT_SYMBOL(ppa_callback_set); $/;"	v
ppa_callback_set	vrx320_common.c	/^int ppa_callback_set(e_ltq_mei_cb_type type, void *func) $/;"	f
ppa_debug	vrx320_api_qos.h	110;"	d
ppa_debug	vrx320_api_qos.h	112;"	d
ppa_debug	vrx320_api_qos.h	114;"	d
ppa_debug	vrx320_api_qos.h	115;"	d
ppa_dev_ioctl	vrx320_api_qos.c	/^static int ppa_dev_ioctl(struct file *file, unsigned int cmd, unsigned long arg)$/;"	f	file:
ppa_dev_open	vrx320_api_qos.c	/^static int ppa_dev_open(struct inode *inode, struct file *file)$/;"	f	file:
ppa_dev_release	vrx320_api_qos.c	/^static int ppa_dev_release(struct inode *inode, struct file *file)$/;"	f	file:
ppa_driver_exit	vrx320_api_qos.c	/^void __exit ppa_driver_exit(void)$/;"	f
ppa_driver_init	vrx320_api_qos.c	/^int __init ppa_driver_init(void)$/;"	f
ppa_drv_get_ctrl_qos_rate	vrx320_drv_wrapper.c	/^uint32_t ppa_drv_get_ctrl_qos_rate(PPE_QOS_ENABLE_CFG *enable_cfg, uint32_t flag)$/;"	f
ppa_drv_get_ctrl_qos_wfq	vrx320_drv_wrapper.c	/^uint32_t ppa_drv_get_ctrl_qos_wfq(PPE_QOS_ENABLE_CFG *enable_cfg, uint32_t flag)$/;"	f
ppa_drv_get_qos_mib	vrx320_drv_wrapper.c	/^uint32_t ppa_drv_get_qos_mib( PPE_QOS_MIB_INFO *mib, uint32_t flag)$/;"	f
ppa_drv_get_qos_qnum	vrx320_drv_wrapper.c	/^EXPORT_SYMBOL(ppa_drv_get_qos_qnum);$/;"	v
ppa_drv_get_qos_qnum	vrx320_drv_wrapper.c	/^uint32_t ppa_drv_get_qos_qnum( PPE_QOS_COUNT_CFG *count, uint32_t flag)$/;"	f
ppa_drv_get_qos_rate	vrx320_drv_wrapper.c	/^EXPORT_SYMBOL( ppa_drv_get_qos_rate);$/;"	v
ppa_drv_get_qos_rate	vrx320_drv_wrapper.c	/^uint32_t ppa_drv_get_qos_rate( PPE_QOS_RATE_SHAPING_CFG *cfg, uint32_t flag )$/;"	f
ppa_drv_get_qos_status	vrx320_drv_wrapper.c	/^EXPORT_SYMBOL(ppa_drv_get_qos_status);$/;"	v
ppa_drv_get_qos_status	vrx320_drv_wrapper.c	/^uint32_t ppa_drv_get_qos_status( PPA_QOS_STATUS *status, uint32_t flag)$/;"	f
ppa_drv_get_qos_wfq	vrx320_drv_wrapper.c	/^EXPORT_SYMBOL( ppa_drv_get_qos_wfq);$/;"	v
ppa_drv_get_qos_wfq	vrx320_drv_wrapper.c	/^uint32_t ppa_drv_get_qos_wfq( PPE_QOS_WFQ_CFG *cfg, uint32_t flag)$/;"	f
ppa_drv_hal_generic_hook	vrx320_drv_wrapper.c	/^int32_t (*ppa_drv_hal_generic_hook)(PPA_GENERIC_HOOK_CMD cmd, void *buffer, uint32_t flag)=NULL;$/;"	v
ppa_drv_init_qos_rate	vrx320_drv_wrapper.c	/^EXPORT_SYMBOL( ppa_drv_init_qos_rate);$/;"	v
ppa_drv_init_qos_rate	vrx320_drv_wrapper.c	/^uint32_t ppa_drv_init_qos_rate(uint32_t flag)$/;"	f
ppa_drv_init_qos_wfq	vrx320_drv_wrapper.c	/^EXPORT_SYMBOL( ppa_drv_init_qos_wfq);$/;"	v
ppa_drv_init_qos_wfq	vrx320_drv_wrapper.c	/^uint32_t ppa_drv_init_qos_wfq(uint32_t flag)$/;"	f
ppa_drv_reset_qos_rate	vrx320_drv_wrapper.c	/^EXPORT_SYMBOL(ppa_drv_reset_qos_rate);$/;"	v
ppa_drv_reset_qos_rate	vrx320_drv_wrapper.c	/^uint32_t ppa_drv_reset_qos_rate( PPE_QOS_RATE_SHAPING_CFG *cfg , uint32_t flag)$/;"	f
ppa_drv_reset_qos_wfq	vrx320_drv_wrapper.c	/^EXPORT_SYMBOL( ppa_drv_reset_qos_wfq);$/;"	v
ppa_drv_reset_qos_wfq	vrx320_drv_wrapper.c	/^uint32_t ppa_drv_reset_qos_wfq( PPE_QOS_WFQ_CFG *cfg, uint32_t flag)$/;"	f
ppa_drv_set_ctrl_qos_rate	vrx320_drv_wrapper.c	/^EXPORT_SYMBOL( ppa_drv_set_ctrl_qos_rate);$/;"	v
ppa_drv_set_ctrl_qos_rate	vrx320_drv_wrapper.c	/^uint32_t ppa_drv_set_ctrl_qos_rate(PPE_QOS_ENABLE_CFG *enable_cfg, uint32_t flag)$/;"	f
ppa_drv_set_ctrl_qos_wfq	vrx320_drv_wrapper.c	/^EXPORT_SYMBOL( ppa_drv_set_ctrl_qos_wfq);$/;"	v
ppa_drv_set_ctrl_qos_wfq	vrx320_drv_wrapper.c	/^uint32_t ppa_drv_set_ctrl_qos_wfq(PPE_QOS_ENABLE_CFG *enable_cfg, uint32_t flag)$/;"	f
ppa_drv_set_qos_rate	vrx320_drv_wrapper.c	/^uint32_t ppa_drv_set_qos_rate( PPE_QOS_RATE_SHAPING_CFG *cfg, uint32_t flag )$/;"	f
ppa_drv_set_qos_wfq	vrx320_drv_wrapper.c	/^uint32_t ppa_drv_set_qos_wfq( PPE_QOS_WFQ_CFG *cfg, uint32_t flag)$/;"	f
ppa_get_ctrl_qos_rate	vrx320_api_qos.c	/^EXPORT_SYMBOL(ppa_get_ctrl_qos_rate);$/;"	v
ppa_get_ctrl_qos_rate	vrx320_api_qos.c	/^int32_t ppa_get_ctrl_qos_rate(uint32_t portid,  uint32_t *f_enable, uint32_t flag)$/;"	f
ppa_get_ctrl_qos_wfq	vrx320_api_qos.c	/^EXPORT_SYMBOL(ppa_get_ctrl_qos_wfq);$/;"	v
ppa_get_ctrl_qos_wfq	vrx320_api_qos.c	/^int32_t ppa_get_ctrl_qos_wfq(uint32_t portid,  uint32_t *f_enable, uint32_t flag)$/;"	f
ppa_get_qos_mib	vrx320_api_qos.c	/^EXPORT_SYMBOL(ppa_get_qos_mib);$/;"	v
ppa_get_qos_mib	vrx320_api_qos.c	/^int32_t ppa_get_qos_mib( uint32_t portid, uint32_t queueid, PPA_QOS_MIB *mib, uint32_t flag)$/;"	f
ppa_get_qos_qnum	vrx320_api_qos.c	/^EXPORT_SYMBOL(ppa_get_qos_qnum);$/;"	v
ppa_get_qos_qnum	vrx320_api_qos.c	/^int32_t ppa_get_qos_qnum( uint32_t portid, uint32_t flag)$/;"	f
ppa_get_qos_rate	vrx320_api_qos.c	/^EXPORT_SYMBOL(ppa_get_qos_rate);$/;"	v
ppa_get_qos_rate	vrx320_api_qos.c	/^int32_t ppa_get_qos_rate( uint32_t portid, uint32_t queueid, uint32_t *rate, uint32_t *burst, uint32_t flag)$/;"	f
ppa_get_qos_wfq	vrx320_api_qos.c	/^EXPORT_SYMBOL(ppa_get_qos_wfq);$/;"	v
ppa_get_qos_wfq	vrx320_api_qos.c	/^int32_t ppa_get_qos_wfq( uint32_t portid, uint32_t queueid, uint32_t *weight_level, uint32_t flag)$/;"	f
ppa_ioctl_get_ctrl_qos_rate	vrx320_api_qos.c	/^EXPORT_SYMBOL(ppa_ioctl_get_ctrl_qos_rate);$/;"	v
ppa_ioctl_get_ctrl_qos_rate	vrx320_api_qos.c	/^int32_t ppa_ioctl_get_ctrl_qos_rate(unsigned int cmd, unsigned long arg, PPA_CMD_DATA * cmd_info)$/;"	f
ppa_ioctl_get_ctrl_qos_wfq	vrx320_api_qos.c	/^EXPORT_SYMBOL(ppa_ioctl_get_ctrl_qos_wfq);$/;"	v
ppa_ioctl_get_ctrl_qos_wfq	vrx320_api_qos.c	/^int32_t ppa_ioctl_get_ctrl_qos_wfq(unsigned int cmd, unsigned long arg, PPA_CMD_DATA * cmd_info)$/;"	f
ppa_ioctl_get_qos_mib	vrx320_api_qos.c	/^EXPORT_SYMBOL(ppa_ioctl_get_qos_mib);$/;"	v
ppa_ioctl_get_qos_mib	vrx320_api_qos.c	/^int32_t ppa_ioctl_get_qos_mib(unsigned int cmd, unsigned long arg, PPA_CMD_DATA * cmd_info)$/;"	f
ppa_ioctl_get_qos_qnum	vrx320_api_qos.c	/^EXPORT_SYMBOL(ppa_ioctl_get_qos_qnum);$/;"	v
ppa_ioctl_get_qos_qnum	vrx320_api_qos.c	/^int32_t ppa_ioctl_get_qos_qnum(unsigned int cmd, unsigned long arg, PPA_CMD_DATA * cmd_info)$/;"	f
ppa_ioctl_get_qos_rate	vrx320_api_qos.c	/^EXPORT_SYMBOL(ppa_ioctl_get_qos_rate);$/;"	v
ppa_ioctl_get_qos_rate	vrx320_api_qos.c	/^int32_t ppa_ioctl_get_qos_rate(unsigned int cmd, unsigned long arg, PPA_CMD_DATA * cmd_info)$/;"	f
ppa_ioctl_get_qos_status	vrx320_api_qos.c	/^int32_t ppa_ioctl_get_qos_status(unsigned int cmd, unsigned long arg, PPA_CMD_DATA * cmd_info)$/;"	f
ppa_ioctl_get_qos_wfq	vrx320_api_qos.c	/^EXPORT_SYMBOL(ppa_ioctl_get_qos_wfq);$/;"	v
ppa_ioctl_get_qos_wfq	vrx320_api_qos.c	/^int32_t ppa_ioctl_get_qos_wfq(unsigned int cmd, unsigned long arg, PPA_CMD_DATA * cmd_info)$/;"	f
ppa_ioctl_reset_qos_rate	vrx320_api_qos.c	/^EXPORT_SYMBOL(ppa_ioctl_reset_qos_rate);$/;"	v
ppa_ioctl_reset_qos_rate	vrx320_api_qos.c	/^int32_t ppa_ioctl_reset_qos_rate(unsigned int cmd, unsigned long arg, PPA_CMD_DATA * cmd_info)$/;"	f
ppa_ioctl_reset_qos_wfq	vrx320_api_qos.c	/^EXPORT_SYMBOL(ppa_ioctl_reset_qos_wfq);$/;"	v
ppa_ioctl_reset_qos_wfq	vrx320_api_qos.c	/^int32_t ppa_ioctl_reset_qos_wfq(unsigned int cmd, unsigned long arg, PPA_CMD_DATA * cmd_info)$/;"	f
ppa_ioctl_set_ctrl_qos_rate	vrx320_api_qos.c	/^EXPORT_SYMBOL(ppa_ioctl_set_ctrl_qos_rate);$/;"	v
ppa_ioctl_set_ctrl_qos_rate	vrx320_api_qos.c	/^int32_t ppa_ioctl_set_ctrl_qos_rate(unsigned int cmd, unsigned long arg, PPA_CMD_DATA * cmd_info)$/;"	f
ppa_ioctl_set_ctrl_qos_wfq	vrx320_api_qos.c	/^EXPORT_SYMBOL(ppa_ioctl_set_ctrl_qos_wfq);$/;"	v
ppa_ioctl_set_ctrl_qos_wfq	vrx320_api_qos.c	/^int32_t ppa_ioctl_set_ctrl_qos_wfq(unsigned int cmd, unsigned long arg, PPA_CMD_DATA * cmd_info)$/;"	f
ppa_ioctl_set_qos_rate	vrx320_api_qos.c	/^EXPORT_SYMBOL(ppa_ioctl_set_qos_rate);$/;"	v
ppa_ioctl_set_qos_rate	vrx320_api_qos.c	/^int32_t ppa_ioctl_set_qos_rate(unsigned int cmd, unsigned long arg, PPA_CMD_DATA * cmd_info)$/;"	f
ppa_ioctl_set_qos_wfq	vrx320_api_qos.c	/^EXPORT_SYMBOL(ppa_ioctl_set_qos_wfq);$/;"	v
ppa_ioctl_set_qos_wfq	vrx320_api_qos.c	/^int32_t ppa_ioctl_set_qos_wfq(unsigned int cmd, unsigned long arg, PPA_CMD_DATA * cmd_info)$/;"	f
ppa_lock_get	vrx320_api_qos.c	/^void ppa_lock_get(PPA_LOCK *p_lock)$/;"	f
ppa_lock_release	vrx320_api_qos.c	/^void ppa_lock_release(PPA_LOCK *p_lock)$/;"	f
ppa_reset_qos_rate	vrx320_api_qos.c	/^EXPORT_SYMBOL(ppa_reset_qos_rate);$/;"	v
ppa_reset_qos_rate	vrx320_api_qos.c	/^int32_t ppa_reset_qos_rate( uint32_t portid, uint32_t queueid, uint32_t flag)$/;"	f
ppa_reset_qos_wfq	vrx320_api_qos.c	/^EXPORT_SYMBOL(ppa_reset_qos_wfq);$/;"	v
ppa_reset_qos_wfq	vrx320_api_qos.c	/^int32_t ppa_reset_qos_wfq( uint32_t portid, uint32_t queueid, uint32_t flag)$/;"	f
ppa_set_ctrl_qos_rate	vrx320_api_qos.c	/^EXPORT_SYMBOL(ppa_set_ctrl_qos_rate);$/;"	v
ppa_set_ctrl_qos_rate	vrx320_api_qos.c	/^int32_t ppa_set_ctrl_qos_rate(uint32_t portid,  uint32_t f_enable, uint32_t flag)$/;"	f
ppa_set_ctrl_qos_wfq	vrx320_api_qos.c	/^EXPORT_SYMBOL(ppa_set_ctrl_qos_wfq);$/;"	v
ppa_set_ctrl_qos_wfq	vrx320_api_qos.c	/^int32_t ppa_set_ctrl_qos_wfq(uint32_t portid,  uint32_t f_enable, uint32_t flag)$/;"	f
ppa_set_qos_rate	vrx320_api_qos.c	/^EXPORT_SYMBOL(ppa_set_qos_rate);$/;"	v
ppa_set_qos_rate	vrx320_api_qos.c	/^int32_t ppa_set_qos_rate( uint32_t portid, uint32_t queueid, uint32_t rate, uint32_t burst, uint32_t flag )$/;"	f
ppa_set_qos_wfq	vrx320_api_qos.c	/^EXPORT_SYMBOL(ppa_set_qos_wfq);$/;"	v
ppa_set_qos_wfq	vrx320_api_qos.c	/^int32_t ppa_set_qos_wfq( uint32_t portid, uint32_t queueid, uint32_t weight_level, uint32_t flag )$/;"	f
ppa_trace_lock_get	vrx320_api_qos.c	/^void ppa_trace_lock_get(PPA_LOCK *p_lock)$/;"	f
ppa_trace_lock_release	vrx320_api_qos.c	/^void ppa_trace_lock_release(PPA_LOCK *p_lock)$/;"	f
ppa_update_qos_mib	vrx320_api_qos.c	/^int32_t ppa_update_qos_mib(PPA_QOS_STATUS *status, uint32_t rate_flag, uint32_t flag)$/;"	f
ppe_change_qos	vrx320_atm_datapath.c	/^static int ppe_change_qos(struct atm_vcc *vcc, struct atm_qos *qos, int flags)$/;"	f	file:
ppe_close	vrx320_atm_datapath.c	/^static void ppe_close(struct atm_vcc *vcc)$/;"	f	file:
ppe_exit	vrx320_atm_main.c	/^module_exit(ppe_exit);$/;"	v
ppe_exit	vrx320_atm_main.c	/^static void __exit ppe_exit(void)$/;"	f	file:
ppe_exit	vrx320_ptm_main.c	/^module_exit(ppe_exit);$/;"	v
ppe_exit	vrx320_ptm_main.c	/^static void __exit ppe_exit(void)$/;"	f	file:
ppe_generic_hook	vrx320_atm_main.c	/^static int32_t ppe_generic_hook(PPA_GENERIC_HOOK_CMD cmd, void *buffer, uint32_t flag)$/;"	f	file:
ppe_generic_hook_t	vrx320_api_qos.h	/^typedef int32_t (*ppe_generic_hook_t)(PPA_GENERIC_HOOK_CMD cmd, void *buffer, uint32_t flag);$/;"	t
ppe_init	vrx320_atm_main.c	/^module_init(ppe_init);$/;"	v
ppe_init	vrx320_atm_main.c	/^static int __init ppe_init(void)$/;"	f	file:
ppe_init	vrx320_ptm_main.c	/^module_init(ppe_init);$/;"	v
ppe_init	vrx320_ptm_main.c	/^static int __init ppe_init(void)$/;"	f	file:
ppe_ioctl	vrx320_atm_datapath.c	/^static int ppe_ioctl(struct atm_dev *dev, unsigned int cmd, void *arg)$/;"	f	file:
ppe_open	vrx320_atm_datapath.c	/^static int ppe_open(struct atm_vcc *vcc)$/;"	f	file:
ppe_prio_q_map	ppa_atm_datapath.h	/^struct ppe_prio_q_map {     \/\/  also used in ethernet ioctl$/;"	s
ppe_prio_q_map_all	ppa_atm_datapath.h	/^struct ppe_prio_q_map_all {$/;"	s
ppe_send	vrx320_atm_datapath.c	/^static int ppe_send(struct atm_vcc *vcc, struct sk_buff *skb)$/;"	f	file:
ppe_send_oam	vrx320_atm_datapath.c	/^static int ppe_send_oam(struct atm_vcc *vcc, void *cell, int flags)$/;"	f	file:
ppe_set_vlan	vrx320_atm_datapath.c	/^static int ppe_set_vlan(int conn, unsigned short vlan_tag)$/;"	f	file:
preempt	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    preempt             :1;$/;"	m	struct:PTM_CW_CTRL
prefix	vrx320_ppe_bonding_ds.h	/^        unsigned int prefix:16;$/;"	m	struct:__anon74
print	vrx320_dfe.c	13;"	d	file:
print_des_sync	vrx320_atm_main.c	/^static void print_des_sync(char *name, uint32_t addr)$/;"	f	file:
print_des_sync	vrx320_ptm_main.c	/^static void print_des_sync(char *name, uint32_t addr)$/;"	f	file:
print_fw_ver	vrx320_common.c	/^EXPORT_SYMBOL(print_fw_ver); $/;"	v
print_fw_ver	vrx320_common.c	/^int print_fw_ver(struct seq_file *seq, struct fw_ver_id ver)$/;"	f
print_htu	vrx320_atm_main.c	/^static int print_htu(struct seq_file *seq, int i)$/;"	f	file:
prio_queue_map	vrx320_atm_datapath.c	/^    int                             prio_queue_map[8];$/;"	m	struct:atm_pvc	file:
prio_tx_packets	vrx320_atm_datapath.c	/^    unsigned int                    prio_tx_packets[8];$/;"	m	struct:atm_pvc	file:
proc_buf_copy	vrx320_common.c	/^int proc_buf_copy(char **pbuf, int size, off_t off, int *ppos, const char *str, int len)$/;"	f
proc_entry	vrx320_atm_main.c	/^	struct proc_dir_entry   *proc_entry;$/;"	m	struct:proc_entry_cfg	typeref:struct:proc_entry_cfg::proc_dir_entry	file:
proc_entry	vrx320_ptm_main.c	/^	struct proc_dir_entry *proc_entry;$/;"	m	struct:proc_entry_cfg	typeref:struct:proc_entry_cfg::proc_dir_entry	file:
proc_entry_cfg	vrx320_atm_main.c	/^struct proc_entry_cfg {$/;"	s	file:
proc_entry_cfg	vrx320_ptm_main.c	/^struct proc_entry_cfg {$/;"	s	file:
proc_file_create	vrx320_atm_main.c	/^static void proc_file_create(void)$/;"	f	file:
proc_file_create	vrx320_ptm_main.c	/^static void proc_file_create(void)$/;"	f	file:
proc_file_delete	vrx320_atm_main.c	/^static void proc_file_delete(void)$/;"	f	file:
proc_file_delete	vrx320_ptm_main.c	/^static void proc_file_delete(void)$/;"	f	file:
proc_file_enable	vrx320_ptm_main.c	/^static void proc_file_enable(char *entry_name, int is_enable)$/;"	f	file:
proc_r_fn	vrx320_atm_main.c	/^	int (*proc_r_fn)(char*, char **, off_t , int , int*, void*);$/;"	m	struct:proc_entry_cfg	file:
proc_r_fn	vrx320_ptm_main.c	/^	int (*proc_r_fn) (char *, char **, off_t, int, int *, void *);$/;"	m	struct:proc_entry_cfg	file:
proc_read_bndmib	vrx320_ptm_main.c	/^static int proc_read_bndmib(struct seq_file *seq, void *v)$/;"	f	file:
proc_read_bndmib_seq_open	vrx320_ptm_main.c	/^static int proc_read_bndmib_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_bonding	vrx320_ptm_main.c	/^static int proc_read_bonding(struct seq_file *seq, void *v)$/;"	f	file:
proc_read_bonding_rx_poll	vrx320_ptm_main.c	/^static int proc_read_bonding_rx_poll(struct seq_file *seq, void *v)$/;"	f	file:
proc_read_bonding_rx_poll_seq_open	vrx320_ptm_main.c	/^static int proc_read_bonding_rx_poll_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_bonding_seq_open	vrx320_ptm_main.c	/^static int proc_read_bonding_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_cell	vrx320_atm_main.c	/^extern int proc_read_cell(struct seq_file *seq, void *v)$/;"	f
proc_read_cell_seq_open	vrx320_atm_main.c	/^static int proc_read_cell_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_dbg	vrx320_atm_main.c	/^static int proc_read_dbg(struct seq_file *seq, void *v)$/;"	f	file:
proc_read_dbg	vrx320_ptm_main.c	/^static int proc_read_dbg(struct seq_file *seq, void *v)$/;"	f	file:
proc_read_dbg_seq_open	vrx320_atm_main.c	/^static int proc_read_dbg_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_dbg_seq_open	vrx320_ptm_main.c	/^static int proc_read_dbg_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_dev	vrx320_ptm_main.c	/^static int proc_read_dev(struct seq_file *seq, void *v)$/;"	f	file:
proc_read_dev_seq_open	vrx320_ptm_main.c	/^static int proc_read_dev_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_dsl_vlan	vrx320_atm_datapath.c	/^int proc_read_dsl_vlan(struct seq_file *seq, void *v)$/;"	f
proc_read_dsl_vlan_seq_open	vrx320_atm_main.c	/^static int proc_read_dsl_vlan_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_fwdbg	vrx320_atm_main.c	/^static int proc_read_fwdbg(struct seq_file *seq, void *v)$/;"	f	file:
proc_read_fwdbg	vrx320_ptm_main.c	/^static int proc_read_fwdbg(struct seq_file *seq, void *v)$/;"	f	file:
proc_read_fwdbg_seq_open	vrx320_atm_main.c	/^static int proc_read_fwdbg_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_fwdbg_seq_open	vrx320_ptm_main.c	/^static int proc_read_fwdbg_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_htu	vrx320_atm_main.c	/^static int proc_read_htu(struct seq_file *seq, void *v)$/;"	f	file:
proc_read_htu_seq_open	vrx320_atm_main.c	/^static int proc_read_htu_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_mem	vrx320_atm_main.c	/^static int proc_read_mem(struct seq_file *seq, void *v)$/;"	f	file:
proc_read_mem	vrx320_ptm_main.c	/^static int proc_read_mem(struct seq_file *seq, void *v)$/;"	f	file:
proc_read_mem_seq_open	vrx320_atm_main.c	/^static int proc_read_mem_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_mem_seq_open	vrx320_ptm_main.c	/^static int proc_read_mem_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_nsspath	vrx320_ptm_main.c	/^static int proc_read_nsspath(struct seq_file *seq, void *v)$/;"	f	file:
proc_read_nsspath_seq_open	vrx320_ptm_main.c	/^static int proc_read_nsspath_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_pcie_rst	vrx320_atm_datapath.c	/^int proc_read_pcie_rst(struct seq_file *seq, void *v)$/;"	f
proc_read_pcie_rst	vrx320_ptm_datapath.c	/^int proc_read_pcie_rst(struct seq_file *seq, void *v)$/;"	f
proc_read_pciereset_seq_open	vrx320_atm_main.c	/^static int proc_read_pciereset_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_pciereset_seq_open	vrx320_ptm_main.c	/^static int proc_read_pciereset_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_powersaving_seq_open	vrx320_atm_main.c	/^static int proc_read_powersaving_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_pp32	vrx320_atm_main.c	/^static int proc_read_pp32(struct seq_file *seq, void *v)$/;"	f	file:
proc_read_pp32	vrx320_ptm_main.c	/^static int proc_read_pp32(struct seq_file *seq, void *v)$/;"	f	file:
proc_read_pp32_seq_open	vrx320_atm_main.c	/^static int proc_read_pp32_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_pp32_seq_open	vrx320_ptm_main.c	/^static int proc_read_pp32_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_prio	vrx320_atm_datapath.c	/^int proc_read_prio(struct seq_file *seq, void *v)$/;"	f
proc_read_prio	vrx320_ptm_main.c	/^static int proc_read_prio(struct seq_file *seq, void *v)$/;"	f	file:
proc_read_prio_seq_open	vrx320_atm_main.c	/^static int proc_read_prio_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_prio_seq_open	vrx320_ptm_main.c	/^static int proc_read_prio_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_ps	vrx320_atm_main.c	/^static int proc_read_ps(struct seq_file *seq, void *v)$/;"	f	file:
proc_read_ps	vrx320_ptm_main.c	/^static int proc_read_ps(struct seq_file *seq, void *v)$/;"	f	file:
proc_read_qos	vrx320_ptm_main.c	/^static int proc_read_qos(struct seq_file *seq, void *v)$/;"	f	file:
proc_read_qos_seq_open	vrx320_ptm_main.c	/^static int proc_read_qos_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_queue	vrx320_atm_main.c	/^static int proc_read_queue(struct seq_file *seq, void *v)$/;"	f	file:
proc_read_queue_seq_open	vrx320_atm_main.c	/^static int proc_read_queue_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_showtime	vrx320_atm_main.c	/^static int proc_read_showtime(struct seq_file *seq, void *v)$/;"	f	file:
proc_read_showtime	vrx320_ptm_main.c	/^static int proc_read_showtime(struct seq_file *seq, void *v)$/;"	f	file:
proc_read_showtime_seq_open	vrx320_atm_main.c	/^static int proc_read_showtime_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_showtime_seq_open	vrx320_ptm_main.c	/^static int proc_read_showtime_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_status_seq_open	vrx320_ptm_main.c	/^static int proc_read_status_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_ver	vrx320_atm_main.c	/^static int proc_read_ver(struct seq_file *seq, void *v)$/;"	f	file:
proc_read_ver	vrx320_ptm_main.c	/^static int proc_read_ver(struct seq_file *seq, void *v)$/;"	f	file:
proc_read_ver_seq_open	vrx320_atm_main.c	/^static int proc_read_ver_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_ver_seq_open	vrx320_ptm_main.c	/^static int proc_read_ver_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_wanmib	vrx320_atm_main.c	/^static int proc_read_wanmib(struct seq_file *seq, void *v)$/;"	f	file:
proc_read_wanmib	vrx320_ptm_main.c	/^static int proc_read_wanmib(struct seq_file *seq, void *v)$/;"	f	file:
proc_read_wanmib_seq_open	vrx320_atm_main.c	/^static int proc_read_wanmib_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_read_wanmib_seq_open	vrx320_ptm_main.c	/^static int proc_read_wanmib_seq_open(struct inode *inode, struct file *file)$/;"	f	file:
proc_w_fn	vrx320_atm_main.c	/^	int (*proc_w_fn)(struct file*, const char*, unsigned long, void*);$/;"	m	struct:proc_entry_cfg	file:
proc_w_fn	vrx320_ptm_main.c	/^	int (*proc_w_fn) (struct file *, const char *, unsigned long, void *);$/;"	m	struct:proc_entry_cfg	file:
proc_write_bndmib	vrx320_ptm_main.c	/^static ssize_t proc_write_bndmib(struct file *file, const char __user * buf,$/;"	f	file:
proc_write_bonding_rx_poll	vrx320_ptm_main.c	/^static ssize_t proc_write_bonding_rx_poll(struct file *file, const char __user * buf,$/;"	f	file:
proc_write_cell	vrx320_atm_datapath.c	/^ssize_t proc_write_cell(struct file *file, const char __user *buf, size_t count, loff_t *data)$/;"	f
proc_write_dbg	vrx320_atm_main.c	/^static ssize_t proc_write_dbg(struct file *file, const char __user *buf, size_t count, loff_t *data)$/;"	f	file:
proc_write_dbg	vrx320_ptm_main.c	/^static ssize_t proc_write_dbg(struct file *file, const char __user * buf,$/;"	f	file:
proc_write_dev	vrx320_ptm_main.c	/^static ssize_t proc_write_dev(struct file *file, const char __user * buf,$/;"	f	file:
proc_write_dsl_vlan	vrx320_atm_datapath.c	/^ssize_t proc_write_dsl_vlan(struct file *file, const char __user *buf, size_t count, loff_t *data)$/;"	f
proc_write_fwdbg	vrx320_atm_main.c	/^static int proc_write_fwdbg(struct file *file, const char __user *buf, size_t count, loff_t *data)$/;"	f	file:
proc_write_fwdbg	vrx320_ptm_main.c	/^static ssize_t proc_write_fwdbg(struct file *file, const char __user * buf,$/;"	f	file:
proc_write_mem	vrx320_atm_main.c	/^static ssize_t proc_write_mem(struct file *file, const char __user *buf, size_t count, loff_t *data)$/;"	f	file:
proc_write_mem	vrx320_ptm_main.c	/^static ssize_t proc_write_mem(struct file *file, const char __user * buf,$/;"	f	file:
proc_write_nsspath	vrx320_ptm_main.c	/^static ssize_t proc_write_nsspath(struct file *file, const char __user * buf,$/;"	f	file:
proc_write_pp32	vrx320_atm_main.c	/^static ssize_t proc_write_pp32(struct file *file, const char __user *buf, size_t count, loff_t *data)$/;"	f	file:
proc_write_pp32	vrx320_ptm_main.c	/^static ssize_t proc_write_pp32(struct file *file, const char __user * buf,$/;"	f	file:
proc_write_prio	vrx320_atm_datapath.c	/^ssize_t proc_write_prio(struct file *file, const char __user *buf, size_t count, loff_t *data)$/;"	f
proc_write_prio	vrx320_ptm_main.c	/^static ssize_t proc_write_prio(struct file *file, const char __user * buf,$/;"	f	file:
proc_write_ps	vrx320_atm_main.c	/^static ssize_t proc_write_ps(struct file *file, const char __user *buf, size_t count, loff_t *data)$/;"	f	file:
proc_write_ps	vrx320_ptm_main.c	/^static ssize_t proc_write_ps(struct file *file, const char __user * buf,$/;"	f	file:
proc_write_qos	vrx320_ptm_main.c	/^static ssize_t proc_write_qos(struct file *file, const char __user * buf,$/;"	f	file:
proc_write_wanmib	vrx320_atm_main.c	/^static ssize_t proc_write_wanmib(struct file *file, const char __user *buf, size_t count, loff_t *data)$/;"	f	file:
proc_write_wanmib	vrx320_ptm_main.c	/^static ssize_t proc_write_wanmib(struct file *file, const char __user * buf,$/;"	f	file:
profiling_en	vrx320_ppe_fw_ds.h	/^        unsigned int profiling_en:1;$/;"	m	struct:__anon88
psave_cfg	vrx320_common.h	/^struct psave_cfg {$/;"	s
pti	vrx320_atm_common.h	/^    unsigned int    pti         :3;$/;"	m	struct:htu_entry
pti	vrx320_atm_datapath.c	/^    unsigned int    pti :3;$/;"	m	struct:uni_cell_header	file:
pti_mask	vrx320_atm_common.h	/^    unsigned int    pti_mask    :3;$/;"	m	struct:htu_mask
ptm_get_stats	vrx320_ptm_datapath.c	/^static struct net_device_stats *ptm_get_stats(struct net_device *dev)$/;"	f	file:
ptm_ioctl	vrx320_ptm_datapath.c	/^static int ptm_ioctl(struct net_device *dev, struct ifreq *ifr, int cmd)$/;"	f	file:
ptm_open	vrx320_ptm_datapath.c	/^static int ptm_open(struct net_device *dev)$/;"	f	file:
ptm_push	vrx320_ptm_datapath.c	/^int ptm_push(struct sk_buff *skb, struct flag_header *header, unsigned int ifid)$/;"	f
ptm_qos_hard_start_xmit	vrx320_ptm_datapath.c	/^static int ptm_qos_hard_start_xmit(struct sk_buff *skb, struct net_device *dev)$/;"	f	file:
ptm_qos_hard_start_xmit_b	vrx320_ptm_datapath.c	/^static int ptm_qos_hard_start_xmit_b(struct sk_buff *skb, struct net_device *dev)$/;"	f	file:
ptm_qos_hard_start_xmit_bondsw	vrx320_ptm_datapath.c	/^int ptm_qos_hard_start_xmit_bondsw(struct sk_buff *skb, struct net_device *dev)$/;"	f
ptm_qos_port_rate_shaping	vrx320_api_qos.h	/^    PPA_QOS_INTERVAL ptm_qos_port_rate_shaping[4]; \/*!< internal ptm qos port rate shaping parameters *\/$/;"	m	struct:__anon40
ptm_set_mac_address	vrx320_ptm_datapath.c	/^static int ptm_set_mac_address(struct net_device *dev, void *p)$/;"	f	file:
ptm_setup	vrx320_ptm_datapath.c	/^static void ptm_setup(struct net_device *dev)$/;"	f	file:
ptm_stop	vrx320_ptm_datapath.c	/^static int ptm_stop(struct net_device *dev)$/;"	f	file:
ptm_tx_timeout	vrx320_ptm_datapath.c	/^static void ptm_tx_timeout(struct net_device *dev)$/;"	f	file:
put_skb_to_dbg_pool	vrx320_common.h	376;"	d
pvc_table	vrx320_atm_datapath.c	/^    unsigned int                    pvc_table;              \/*  PVC opened status, every bit stands for *\/$/;"	m	struct:atm_priv_data	file:
q_off	unified_qos_ds_be.h	/^        unsigned int q_off:1;$/;"	m	struct:__anon16
qid	ppa_atm_datapath.h	/^    int             qid;$/;"	m	struct:ppe_prio_q_map
qid	ppa_atm_datapath.h	/^    int             qid[8];$/;"	m	struct:ppe_prio_q_map_all
qid	vrx320_atm_common.h	/^    unsigned int    qid         :4;$/;"	m	struct:htu_result
qid	vrx320_atm_datapath.c	/^    unsigned int    qid                 :4;$/;"	m	struct:tx_descriptor	file:
qid	vrx320_atm_datapath.c	/^    unsigned int    qid         :2;$/;"	m	struct:rx_descriptor	file:
qid	vrx320_ppe_atm_ds.h	/^        unsigned int    qid                 :4;$/;"	m	struct:__anon51
qid	vrx320_ppe_bonding_ds.h	/^        unsigned int qid:4;$/;"	m	struct:__anon59
qid	vrx320_ppe_bonding_ds.h	/^        unsigned int qid:4;$/;"	m	struct:__anon75
qid_mask	unified_qos_ds_be.h	/^        unsigned int qid_mask:4;$/;"	m	struct:__anon13
qmap	unified_qos_ds_be.h	/^        unsigned int qmap:16;$/;"	m	struct:__anon15
qnum_info	vrx320_api_qos.h	/^    PPA_CMD_QUEUE_NUM_INFO          qnum_info;  \/*!< PPA qos queue parameter *\/$/;"	m	union:__anon42
qos	unified_qos_ds_be.h	/^        unsigned int qos:4;$/;"	m	struct:__anon20
qos	vrx320_ppe_bonding_ds.h	/^        unsigned int qos:4;$/;"	m	struct:__anon53
qos	vrx320_ptm_datapath.c	/^	unsigned int qos:4;$/;"	m	struct:tx_descriptor	file:
qos_cfg_t	unified_qos_ds_be.h	/^    } qos_cfg_t;$/;"	t	typeref:struct:__anon6
qos_ctrl_info	vrx320_api_qos.h	/^    PPA_CMD_QOS_CTRL_INFO           qos_ctrl_info;  \/*!< PPA qos control parameter *\/$/;"	m	union:__anon42
qos_dispatch_en	vrx320_ppe_fw_ds.h	/^        unsigned int qos_dispatch_en:1;$/;"	m	struct:__anon88
qos_en	unified_qos_ds_be.h	/^	unsigned int qos_en:1;$/;"	m	struct:__anon6
qos_en	unified_qos_ds_be.h	/^        unsigned int qos_en:1;$/;"	m	struct:__anon13
qos_en	unified_qos_ds_be.h	/^        unsigned int qos_en:1;$/;"	m	struct:__anon15
qos_mib_info	vrx320_api_qos.h	/^    PPA_CMD_QOS_MIB_INFO            qos_mib_info; \/*!< PPA qos mib parameter *\/$/;"	m	union:__anon42
qos_port_rate_internal	vrx320_api_qos.h	/^    PPA_QOS_INTERVAL qos_port_rate_internal;   \/*!<  internal qos port parameters  *\/$/;"	m	struct:__anon40
qos_queue_portid	vrx320_api_qos.h	/^    uint32_t qos_queue_portid; \/*!<  the port id which support qos. at present, only one port can support QOS at run time *\/$/;"	m	struct:__anon40
qos_queue_portid	vrx320_ptm_qos.c	/^  static uint32_t qos_queue_portid = PPA_WAN_QOS_PTM0;$/;"	v	file:
qos_rate_info	vrx320_api_qos.h	/^    PPA_CMD_RATE_INFO               qos_rate_info;  \/*!< PPA qos rate shapping parameter *\/$/;"	m	union:__anon42
qos_replenish_en	vrx320_ppe_fw_ds.h	/^        unsigned int qos_replenish_en:1;$/;"	m	struct:__anon88
qos_status_info	vrx320_api_qos.h	/^    PPA_CMD_QOS_STATUS_INFO        qos_status_info; \/*!< PPA qos status parameter *\/$/;"	m	union:__anon42
qos_wfq_info	vrx320_api_qos.h	/^    PPA_CMD_WFQ_INFO                qos_wfq_info;  \/*!< PPA qos wfq parameter *\/$/;"	m	union:__anon42
qos_wfq_shaping_en	vrx320_ppe_fw_ds.h	/^        unsigned int qos_wfq_shaping_en:1;$/;"	m	struct:__anon88
qosq_base_qid	unified_qos_ds_be.h	/^        unsigned int qosq_base_qid:4;$/;"	m	struct:__anon13
qosq_cfg_ctxt_t	unified_qos_ds_be.h	/^    } qosq_cfg_ctxt_t;$/;"	t	typeref:struct:__anon14
qosq_event_mbox_int_cfg_t	unified_qos_ds_be.h	/^    } qosq_event_mbox_int_cfg_t;$/;"	t	typeref:struct:__anon5
qosq_flow_ctrl_cfg_t	unified_qos_ds_be.h	/^    } qosq_flow_ctrl_cfg_t;$/;"	t	typeref:struct:__anon18
qosq_mib_t	unified_qos_ds_be.h	/^    } qosq_mib_t;$/;"	t	typeref:struct:__anon17
qosq_num	unified_qos_ds_be.h	/^        unsigned int qosq_num:8;$/;"	m	struct:__anon6
qosq_shaper_enable_map	unified_qos_ds_be.h	/^        unsigned int qosq_shaper_enable_map:16;$/;"	m	struct:__anon7
qsb_global_set	vrx320_atm_datapath.c	/^static void qsb_global_set(void)$/;"	f	file:
qsb_queue_parameter_table	vrx320_atm_datapath.c	/^union qsb_queue_parameter_table {$/;"	u	file:
qsb_queue_vbr_parameter_table	vrx320_atm_datapath.c	/^union qsb_queue_vbr_parameter_table {$/;"	u	file:
qsb_srvm	vrx320_atm_datapath.c	/^static int qsb_srvm  = 0x0F;                    \/*  QSB scheduler burst length                      *\/$/;"	v	file:
qsb_tau	vrx320_atm_datapath.c	/^static int qsb_tau   = 1;                       \/*  QSB cell delay variation due to concurrency     *\/$/;"	v	file:
qsb_tstep	vrx320_atm_datapath.c	/^static int qsb_tstep = 4 ;                      \/*  QSB time step, all legal values are 1, 2, 4     *\/$/;"	v	file:
qsb_vcid	vrx320_ppe_atm_ds.h	/^        unsigned int    qsb_vcid            :4; \/\/  Which QSB queue (VCID) does this TX queue map to.$/;"	m	struct:__anon52
qsben	vrx320_ppe_atm_ds.h	/^        unsigned int    qsben               :1; \/\/  reserved in A5$/;"	m	struct:__anon52
qsben	vrx320_ppe_atm_ds.h	/^        unsigned int    qsben               :1;$/;"	m	struct:__anon51
qstat	vrx320_api_qos.h	/^    PPA_QOS_STATUS qstat; \/*!< qos status buffer *\/$/;"	m	struct:__anon41
qt_abgtn_base	vrx320_dsl_address_define.h	2242;"	d
qt_abgtn_default	vrx320_dsl_address_define.h	2245;"	d
qt_abgtn_mask	vrx320_dsl_address_define.h	2243;"	d
qt_abgtn_size	vrx320_dsl_address_define.h	2244;"	d
qt_global_base	vrx320_dsl_address_define.h	2312;"	d
qt_global_size	vrx320_dsl_address_define.h	2314;"	d
qt_mco_ex_base	vrx320_dsl_address_define.h	2266;"	d
qt_mco_ex_default	vrx320_dsl_address_define.h	2269;"	d
qt_mco_ex_mask	vrx320_dsl_address_define.h	2267;"	d
qt_mco_ex_size	vrx320_dsl_address_define.h	2268;"	d
qt_mco_ff_base	vrx320_dsl_address_define.h	2262;"	d
qt_mco_ff_default	vrx320_dsl_address_define.h	2265;"	d
qt_mco_ff_mask	vrx320_dsl_address_define.h	2263;"	d
qt_mco_ff_size	vrx320_dsl_address_define.h	2264;"	d
qt_mco_ma_base	vrx320_dsl_address_define.h	2258;"	d
qt_mco_ma_default	vrx320_dsl_address_define.h	2261;"	d
qt_mco_ma_mask	vrx320_dsl_address_define.h	2259;"	d
qt_mco_ma_size	vrx320_dsl_address_define.h	2260;"	d
qt_noiseacch_base	vrx320_dsl_address_define.h	2290;"	d
qt_noiseacch_default	vrx320_dsl_address_define.h	2293;"	d
qt_noiseacch_mask	vrx320_dsl_address_define.h	2291;"	d
qt_noiseacch_size	vrx320_dsl_address_define.h	2292;"	d
qt_noiseaccl_base	vrx320_dsl_address_define.h	2286;"	d
qt_noiseaccl_default	vrx320_dsl_address_define.h	2289;"	d
qt_noiseaccl_mask	vrx320_dsl_address_define.h	2287;"	d
qt_noiseaccl_size	vrx320_dsl_address_define.h	2288;"	d
qt_npsp_base	vrx320_dsl_address_define.h	2278;"	d
qt_npsp_default	vrx320_dsl_address_define.h	2281;"	d
qt_npsp_mask	vrx320_dsl_address_define.h	2279;"	d
qt_npsp_size	vrx320_dsl_address_define.h	2280;"	d
qt_qrxpram_base	vrx320_dsl_address_define.h	2298;"	d
qt_qrxpram_default	vrx320_dsl_address_define.h	2301;"	d
qt_qrxpram_mask	vrx320_dsl_address_define.h	2299;"	d
qt_qrxpram_reg_base	vrx320_dsl_address_define.h	2609;"	d
qt_qrxpram_reg_size	vrx320_dsl_address_define.h	2611;"	d
qt_qrxpram_size	vrx320_dsl_address_define.h	2300;"	d
qt_qtxpram_base	vrx320_dsl_address_define.h	2294;"	d
qt_qtxpram_default	vrx320_dsl_address_define.h	2297;"	d
qt_qtxpram_mask	vrx320_dsl_address_define.h	2295;"	d
qt_qtxpram_reg_base	vrx320_dsl_address_define.h	2353;"	d
qt_qtxpram_reg_size	vrx320_dsl_address_define.h	2355;"	d
qt_qtxpram_size	vrx320_dsl_address_define.h	2296;"	d
qt_rxfbt_base	vrx320_dsl_address_define.h	2302;"	d
qt_rxfbt_default	vrx320_dsl_address_define.h	2305;"	d
qt_rxfbt_mask	vrx320_dsl_address_define.h	2303;"	d
qt_rxfbt_size	vrx320_dsl_address_define.h	2304;"	d
qt_rxfdqe_base	vrx320_dsl_address_define.h	2254;"	d
qt_rxfdqe_default	vrx320_dsl_address_define.h	2257;"	d
qt_rxfdqe_mask	vrx320_dsl_address_define.h	2255;"	d
qt_rxfdqe_size	vrx320_dsl_address_define.h	2256;"	d
qt_rxfdqm_base	vrx320_dsl_address_define.h	2250;"	d
qt_rxfdqm_default	vrx320_dsl_address_define.h	2253;"	d
qt_rxfdqm_mask	vrx320_dsl_address_define.h	2251;"	d
qt_rxfdqm_size	vrx320_dsl_address_define.h	2252;"	d
qt_rxfdt_base	vrx320_dsl_address_define.h	2306;"	d
qt_rxfdt_default	vrx320_dsl_address_define.h	2309;"	d
qt_rxfdt_mask	vrx320_dsl_address_define.h	2307;"	d
qt_rxfdt_size	vrx320_dsl_address_define.h	2308;"	d
qt_spm_base	vrx320_dsl_address_define.h	2274;"	d
qt_spm_default	vrx320_dsl_address_define.h	2277;"	d
qt_spm_mask	vrx320_dsl_address_define.h	2275;"	d
qt_spm_size	vrx320_dsl_address_define.h	2276;"	d
qt_txaegt_base	vrx320_dsl_address_define.h	2246;"	d
qt_txaegt_default	vrx320_dsl_address_define.h	2249;"	d
qt_txaegt_mask	vrx320_dsl_address_define.h	2247;"	d
qt_txaegt_size	vrx320_dsl_address_define.h	2248;"	d
qt_vdt_base	vrx320_dsl_address_define.h	2282;"	d
qt_vdt_default	vrx320_dsl_address_define.h	2285;"	d
qt_vdt_mask	vrx320_dsl_address_define.h	2283;"	d
qt_vdt_size	vrx320_dsl_address_define.h	2284;"	d
qt_xyt_base	vrx320_dsl_address_define.h	2270;"	d
qt_xyt_default	vrx320_dsl_address_define.h	2273;"	d
qt_xyt_mask	vrx320_dsl_address_define.h	2271;"	d
qt_xyt_size	vrx320_dsl_address_define.h	2272;"	d
qtp_global_base	vrx320_dsl_address_define.h	2860;"	d
qtp_global_size	vrx320_dsl_address_define.h	2862;"	d
qtp_ibat_base	vrx320_dsl_address_define.h	2830;"	d
qtp_ibat_default	vrx320_dsl_address_define.h	2833;"	d
qtp_ibat_mask	vrx320_dsl_address_define.h	2831;"	d
qtp_ibat_size	vrx320_dsl_address_define.h	2832;"	d
qtp_iegt_base	vrx320_dsl_address_define.h	2838;"	d
qtp_iegt_default	vrx320_dsl_address_define.h	2841;"	d
qtp_iegt_mask	vrx320_dsl_address_define.h	2839;"	d
qtp_iegt_size	vrx320_dsl_address_define.h	2840;"	d
qtp_ifbt_base	vrx320_dsl_address_define.h	2846;"	d
qtp_ifbt_default	vrx320_dsl_address_define.h	2849;"	d
qtp_ifbt_mask	vrx320_dsl_address_define.h	2847;"	d
qtp_ifbt_size	vrx320_dsl_address_define.h	2848;"	d
qtp_igst_base	vrx320_dsl_address_define.h	2834;"	d
qtp_igst_default	vrx320_dsl_address_define.h	2837;"	d
qtp_igst_mask	vrx320_dsl_address_define.h	2835;"	d
qtp_igst_size	vrx320_dsl_address_define.h	2836;"	d
qtp_itot_base	vrx320_dsl_address_define.h	2842;"	d
qtp_itot_default	vrx320_dsl_address_define.h	2845;"	d
qtp_itot_mask	vrx320_dsl_address_define.h	2843;"	d
qtp_itot_size	vrx320_dsl_address_define.h	2844;"	d
qtp_rxpram_base	vrx320_dsl_address_define.h	2854;"	d
qtp_rxpram_default	vrx320_dsl_address_define.h	2857;"	d
qtp_rxpram_mask	vrx320_dsl_address_define.h	2855;"	d
qtp_rxpram_reg_base	vrx320_dsl_address_define.h	2957;"	d
qtp_rxpram_reg_size	vrx320_dsl_address_define.h	2959;"	d
qtp_rxpram_size	vrx320_dsl_address_define.h	2856;"	d
qtp_txpram_base	vrx320_dsl_address_define.h	2850;"	d
qtp_txpram_default	vrx320_dsl_address_define.h	2853;"	d
qtp_txpram_mask	vrx320_dsl_address_define.h	2851;"	d
qtp_txpram_reg_base	vrx320_dsl_address_define.h	2916;"	d
qtp_txpram_reg_size	vrx320_dsl_address_define.h	2918;"	d
qtp_txpram_size	vrx320_dsl_address_define.h	2852;"	d
queue_gamma_map	vrx320_ptm_main.c	/^static int queue_gamma_map[4] = { 0x00FF, 0x0000, 0x0000, 0x0000 };$/;"	v	file:
queue_gamma_map_setup	vrx320_ptm_main.c	/^static int __init queue_gamma_map_setup(char *line)$/;"	f	file:
queue_internal	vrx320_api_qos.h	/^    PPA_QOS_INTERVAL queue_internal[PPA_MAX_QOS_QUEUE_NUM];   \/*!<  internal qos queue parameters *\/$/;"	m	struct:__anon40
queue_map0	vrx320_ppe_bonding_ds.h	/^        unsigned int queue_map0:8;$/;"	m	struct:__anon68
queue_map1	vrx320_ppe_bonding_ds.h	/^        unsigned int queue_map1:8;$/;"	m	struct:__anon68
queue_map2	vrx320_ppe_bonding_ds.h	/^        unsigned int queue_map2:8;$/;"	m	struct:__anon68
queue_map3	vrx320_ppe_bonding_ds.h	/^        unsigned int queue_map3:8;$/;"	m	struct:__anon68
queue_mapping	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int queue_mapping  :8;     \/\/  TX queue attached to this Gamma interface$/;"	m	struct:tx_gamma_itf_cfg
queue_num	vrx320_api_qos.h	/^    uint32_t        queue_num;  \/*!<  the maximum queue number is supported *\/$/;"	m	struct:__anon29
queueid	vrx320_api_qos.h	/^    uint32_t        queueid;  \/*!<  the queu id. Now it only support 0 ~ 7 *\/    $/;"	m	struct:__anon34
queueid	vrx320_api_qos.h	/^    uint32_t        queueid;  \/*!<  the queu id. Now it only support 0 ~ 7 *\/$/;"	m	struct:__anon33
queueid	vrx320_api_qos.h	/^    uint32_t        queueid;  \/*!<  the queue id for the mib *\/$/;"	m	struct:__anon31
queueid	vrx320_api_qos.h	/^    uint32_t queueid;$/;"	m	struct:__anon36
queueid	vrx320_api_qos.h	/^    uint32_t queueid;$/;"	m	struct:__anon37
queueid	vrx320_api_qos.h	/^    uint32_t queueid;$/;"	m	struct:__anon39
r	unified_qos_ds_be.h	/^        unsigned int r:16;$/;"	m	struct:__anon16
r	vrx320_api_qos.h	/^    uint32_t   r; \/*!<  Replenish *\/$/;"	m	struct:__anon27
rate	vrx320_api_qos.h	/^    uint32_t        rate;     \/*!<  rate limit in kbps  *\/$/;"	m	struct:__anon33
rate_in_kbps	vrx320_api_qos.h	/^    uint32_t rate_in_kbps;$/;"	m	struct:__anon39
rch_idx_write_pdma_cmd0	vrx320_ppe_fw_ds.h	/^        unsigned int rch_idx_write_pdma_cmd0;$/;"	m	struct:__anon87
rch_idx_write_pdma_cmd1	vrx320_ppe_fw_ds.h	/^        unsigned int rch_idx_write_pdma_cmd1;$/;"	m	struct:__anon87
rch_ll_ptr_read_pdma_cmd0	vrx320_ppe_fw_ds.h	/^        unsigned int rch_ll_ptr_read_pdma_cmd0;$/;"	m	struct:__anon87
rch_ll_ptr_read_pdma_cmd1	vrx320_ppe_fw_ds.h	/^        unsigned int rch_ll_ptr_read_pdma_cmd1;$/;"	m	struct:__anon87
rd_cmd_dar	vrx320_ppe_fw_ds.h	/^        unsigned int rd_cmd_dar;$/;"	m	struct:__anon83
rd_cmd_sar	vrx320_ppe_fw_ds.h	/^        unsigned int rd_cmd_sar;$/;"	m	struct:__anon83
rd_des_buf	vrx320_ppe_fw_ds.h	/^        unsigned int rd_des_buf[16];$/;"	m	struct:__anon83
rd_ptr	vrx320_api_qos.h	/^    uint32_t    rd_ptr; \/*!<  qos wtx read pointer  *\/$/;"	m	struct:__anon28
rd_ptr	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    rd_ptr              :16;$/;"	m	struct:wtx_qos_q_desc_cfg
ready_pages	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int ready_pages;$/;"	m	struct:tx_bc_cfg
receive_state	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int receive_state  :1;     \/\/  0: "Out-of-Fragment", 1: "In-Fragment"$/;"	m	struct:rx_gamma_itf_cfg
reg_addr	vrx320_api_qos.h	/^    uint32_t   reg_addr;  \/*!<  register address *\/$/;"	m	struct:__anon27
reg_addr	vrx320_api_qos.h	/^    uint32_t reg_addr; $/;"	m	struct:__anon36
reg_addr	vrx320_api_qos.h	/^   uint32_t   reg_addr;  \/*!<  register address *\/     $/;"	m	struct:__anon28
release	vrx320_ppe_bonding_ds.h	/^        unsigned int release:1;$/;"	m	struct:__anon80
rem_crc	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rem_crc;$/;"	m	struct:tx_gamma_itf_cfg
rem_data	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rem_data;$/;"	m	struct:tx_gamma_itf_cfg
rem_fh_len	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rem_fh_len;$/;"	m	struct:tx_gamma_itf_cfg
rem_len	vrx320_ppe_bonding_ds.h	/^        unsigned int rem_len:16;$/;"	m	struct:__anon75
remote_state	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int remote_state   :1; $/;"	m	struct:rx_bc_cfg
res	vrx320_api_qos.h	/^    uint32_t res;   \/*!<  res flag for qos status succeed or not: possible value is PPA_SUCCESS OR PPA_FAILURE  *\/$/;"	m	struct:__anon40
res	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    res                 :12;$/;"	m	struct:FFSM_cfg
res	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    res                 :14;$/;"	m	struct:SFSM_cfg
res	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    res                 :15;$/;"	m	struct:SFSM_cba
res	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    res                 :17;$/;"	m	struct:FFSM_dba
res	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    res                 :17;$/;"	m	struct:SFSM_dba
res	vrx320_ptm_datapath.c	/^	unsigned int res:4;$/;"	m	struct:tx_descriptor	file:
res0	vrx320_atm_datapath.c	/^    unsigned int    res0        :3;$/;"	m	struct:rx_descriptor	file:
res0	vrx320_edma.h	/^    unsigned int res0 : 29;$/;"	m	struct:__anon49
res0	vrx320_edma.h	/^    unsigned int res0 : 7;        $/;"	m	struct:__anon48
res0	vrx320_edma.h	/^    unsigned int res0 : 7;$/;"	m	struct:__anon47
res0	vrx320_ppe_atm_ds.h	/^        unsigned int    res0                :16;$/;"	m	struct:__anon52
res0	vrx320_ppe_bonding_ds.h	/^        unsigned int res0:15;$/;"	m	struct:__anon79
res0	vrx320_ppe_bonding_ds.h	/^        unsigned int res0:1;$/;"	m	struct:__anon75
res0	vrx320_ppe_bonding_ds.h	/^        unsigned int res0:3;$/;"	m	struct:__anon53
res0	vrx320_ppe_bonding_ds.h	/^        unsigned int res0:3;$/;"	m	struct:__anon59
res0	vrx320_ppe_bonding_ds.h	/^        unsigned int res0:5;$/;"	m	struct:__anon62
res0	vrx320_ppe_bonding_ds.h	/^        unsigned int res0:6;$/;"	m	struct:__anon80
res0	vrx320_ppe_bonding_ds.h	/^        unsigned int res0:7;$/;"	m	struct:__anon55
res0	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res0;$/;"	m	struct:tx_bc_cfg
res1	vrx320_atm_common.h	/^    unsigned int    res1        :12;$/;"	m	struct:htu_result
res1	vrx320_atm_common.h	/^    unsigned int    res1        :2;$/;"	m	struct:htu_entry
res1	vrx320_atm_common.h	/^    unsigned int    res1;$/;"	m	struct:dsl_wan_mib_table
res1	vrx320_atm_datapath.c	/^      unsigned int  res1    :1;$/;"	m	struct:qsb_queue_parameter_table::__anon44	file:
res1	vrx320_atm_datapath.c	/^    unsigned int    res1        :5;$/;"	m	struct:rx_descriptor	file:
res1	vrx320_common.h	/^    unsigned int res1                   :15;$/;"	m	struct:psave_cfg
res1	vrx320_common.h	/^   unsigned char    res1;$/;"	m	struct:flag_header
res1	vrx320_edma.h	/^    unsigned int res1 : 1;  \/\/ $/;"	m	struct:__anon48
res1	vrx320_edma.h	/^    unsigned int res1 : 2;$/;"	m	struct:__anon47
res1	vrx320_edma.h	/^    unsigned int res1;$/;"	m	struct:__anon49
res1	vrx320_ppe_atm_ds.h	/^        unsigned int    res1                :27;$/;"	m	struct:__anon51
res1	vrx320_ppe_atm_ds.h	/^        unsigned int    res1                :3;$/;"	m	struct:__anon50
res1	vrx320_ppe_atm_ds.h	/^        unsigned int    res1                :9;$/;"	m	struct:__anon52
res1	vrx320_ppe_bonding_ds.h	/^        unsigned int res1:1;$/;"	m	struct:__anon80
res1	vrx320_ppe_bonding_ds.h	/^        unsigned int res1:22;$/;"	m	struct:__anon79
res1	vrx320_ppe_bonding_ds.h	/^        unsigned int res1:3;$/;"	m	struct:__anon53
res1	vrx320_ppe_bonding_ds.h	/^        unsigned int res1:9;$/;"	m	struct:__anon75
res1	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    res1                :6;$/;"	m	struct:SFSM_cfg
res1	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    res1                :8;$/;"	m	struct:FFSM_cfg
res1	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    res1[2];$/;"	m	struct:wan_rx_mib_table
res1	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res1                   :14;$/;"	m	struct:cfg_std_data_len
res1	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res1           :14;$/;"	m	struct:rx_bc_cfg
res1	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res1           :30;$/;"	m	struct:test_mode
res1	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res1           :31;$/;"	m	struct:rx_gamma_itf_cfg
res1	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res1           :3;$/;"	m	struct:gpio_mode
res1	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res1           :8;$/;"	m	struct:tx_gamma_itf_cfg
res2	vrx320_atm_common.h	/^    unsigned int    res2        :5;$/;"	m	struct:htu_result
res2	vrx320_atm_common.h	/^    unsigned int    res2;$/;"	m	struct:dsl_wan_mib_table
res2	vrx320_common.h	/^    unsigned int res2                   :15;$/;"	m	struct:psave_cfg
res2	vrx320_edma.h	/^    unsigned int res2 : 1;$/;"	m	struct:__anon47
res2	vrx320_edma.h	/^    unsigned int res2;$/;"	m	struct:__anon49
res2	vrx320_ppe_atm_ds.h	/^        unsigned int    res2                :8;$/;"	m	struct:__anon50
res2	vrx320_ppe_bonding_ds.h	/^        unsigned int res2:3;$/;"	m	struct:__anon79
res2	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    res2[4];$/;"	m	struct:wan_rx_mib_table
res2	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res2           :15;$/;"	m	struct:rx_bc_cfg
res2	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res2           :16;$/;"	m	struct:rx_gamma_itf_cfg
res2	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res2           :3;$/;"	m	struct:gpio_mode
res2	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res2           :3;$/;"	m	struct:tx_gamma_itf_cfg
res3	vrx320_atm_common.h	/^    unsigned int    res3        :5;$/;"	m	struct:htu_result
res3	vrx320_atm_common.h	/^    unsigned int    res3[3];$/;"	m	struct:dsl_wan_mib_table
res3	vrx320_edma.h	/^    unsigned int res3;$/;"	m	struct:__anon49
res3	vrx320_ppe_atm_ds.h	/^        unsigned int    res3                :16;$/;"	m	struct:__anon50
res3	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res3           :2;$/;"	m	struct:rx_gamma_itf_cfg
res3	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res3           :2;$/;"	m	struct:tx_gamma_itf_cfg
res3	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res3           :7;$/;"	m	struct:gpio_mode
res4	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res4           :16;$/;"	m	struct:rx_gamma_itf_cfg
res4	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res4           :24;$/;"	m	struct:tx_gamma_itf_cfg
res4	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res4           :7;$/;"	m	struct:gpio_mode
res5	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res5           :16;$/;"	m	struct:tx_gamma_itf_cfg
res5	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res5           :2;$/;"	m	struct:rx_gamma_itf_cfg
res6	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res6           :3;$/;"	m	struct:rx_gamma_itf_cfg
res_word	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res_word[26];$/;"	m	struct:tx_bc_cfg
res_word1	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res_word1;$/;"	m	struct:rx_gamma_itf_cfg
res_word1	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res_word1;$/;"	m	struct:tx_gamma_itf_cfg
res_word1	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res_word1[14];$/;"	m	struct:rx_bc_cfg
res_word2	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res_word2;$/;"	m	struct:tx_gamma_itf_cfg
res_word2	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res_word2[2];$/;"	m	struct:rx_gamma_itf_cfg
res_word3	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res_word3[16];$/;"	m	struct:rx_gamma_itf_cfg
res_word3	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res_word3[9];$/;"	m	struct:tx_gamma_itf_cfg
res_word4	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int res_word4;$/;"	m	struct:tx_gamma_itf_cfg
reset_local_mib	vrx320_api_qos.c	/^void reset_local_mib(void)$/;"	f
reset_ppe	vrx320_atm_main.c	/^static void reset_ppe(unsigned int base)$/;"	f	file:
reset_ppe	vrx320_ptm_main.c	/^static void reset_ppe(unsigned int base)$/;"	f	file:
reset_qos_rate	vrx320_ptm_qos.c	/^static int32_t reset_qos_rate( uint32_t portid, uint32_t queueid, uint32_t flag )$/;"	f	file:
reset_qos_wfq	vrx320_ptm_qos.c	/^static int32_t reset_qos_wfq( uint32_t portid, uint32_t queueid, uint32_t flag )$/;"	f	file:
rie	vrx320_edma.h	/^    unsigned int rie  : 1;  \/\/ = 0, load link pointer (LLP)         $/;"	m	struct:__anon48
rie	vrx320_edma.h	/^    unsigned int rie  : 1;  \/\/ remote interrupt enable$/;"	m	struct:__anon47
rie	vrx320_ppe_fw_ds.h	/^        unsigned int rie:1;$/;"	m	struct:__anon81
rlsync	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    rlsync              :1;$/;"	m	struct:SFSM_cfg
ro	vrx320_edma.h	/^    unsigned int ro : 1;    \/\/ Releaxed Ording$/;"	m	struct:__anon47
rstptr	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    rstptr              :1;$/;"	m	struct:FFSM_cfg
running_cnt	vrx320_ppe_fw_ds.h	/^        unsigned int running_cnt:4;$/;"	m	struct:__anon83
rx_bc_cfg	vrx320_ppe_ptm_tc_ds.h	/^struct rx_bc_cfg {$/;"	s
rx_byte_cnt	unified_qos_ds_be.h	/^        unsigned int rx_byte_cnt;$/;"	m	struct:__anon17
rx_bytes	vrx320_atm_datapath.c	/^    unsigned int                    rx_bytes;$/;"	m	struct:atm_pvc	file:
rx_bytes	vrx320_ptm_datapath.c	/^	unsigned int rx_bytes;$/;"	m	struct:eth_priv_data	file:
rx_crc_cfg	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rx_crc_cfg     :16;    \/\/  TC CRC config, please check the description of SAR context data structure in the hardware spec$/;"	m	struct:rx_gamma_itf_cfg
rx_cw_rdptr	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rx_cw_rdptr;$/;"	m	struct:rx_bc_cfg
rx_descriptor	vrx320_atm_datapath.c	/^struct rx_descriptor {$/;"	s	file:
rx_descriptor_t	unified_qos_ds_be.h	/^    } rx_descriptor_t;$/;"	t	typeref:struct:__anon22
rx_dropped	vrx320_atm_datapath.c	/^    unsigned int                    rx_dropped;$/;"	m	struct:atm_pvc	file:
rx_dropped	vrx320_ptm_datapath.c	/^	unsigned int rx_dropped;$/;"	m	struct:eth_priv_data	file:
rx_edit_en1	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rx_edit_en1    :1;     \/\/  0: disable insertion or removal of data, 1: enable$/;"	m	struct:rx_gamma_itf_cfg
rx_edit_en2	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rx_edit_en2    :1;     \/\/  0: disable insertion or removal of data, 1: enable$/;"	m	struct:rx_gamma_itf_cfg
rx_edit_num1	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rx_edit_num1   :4;     \/\/  number of bytes to be inserted\/removed$/;"	m	struct:rx_gamma_itf_cfg
rx_edit_num2	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rx_edit_num2   :4;     \/\/  number of bytes to be inserted\/removed$/;"	m	struct:rx_gamma_itf_cfg
rx_edit_pos1	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rx_edit_pos1   :7;     \/\/  first byte position to be edited$/;"	m	struct:rx_gamma_itf_cfg
rx_edit_pos2	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rx_edit_pos2   :7;     \/\/  first byte position to be edited$/;"	m	struct:rx_gamma_itf_cfg
rx_edit_type1	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rx_edit_type1  :1;     \/\/  0: remove, 1: insert$/;"	m	struct:rx_gamma_itf_cfg
rx_edit_type2	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rx_edit_type2  :1;     \/\/  0: remove, 1: insert$/;"	m	struct:rx_gamma_itf_cfg
rx_errors	vrx320_atm_datapath.c	/^    unsigned int                    rx_errors;$/;"	m	struct:atm_pvc	file:
rx_eth_fcs_init_value	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rx_eth_fcs_init_value; \/\/  ETH FCS initialization value$/;"	m	struct:rx_gamma_itf_cfg
rx_eth_fcs_result	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rx_eth_fcs_result;     \/\/  if the ETH FCS result matches this magic number, then the packet is valid packet$/;"	m	struct:rx_gamma_itf_cfg
rx_eth_fcs_ver_dis	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rx_eth_fcs_ver_dis :1; \/\/  0: ETH FCS verification is enabled, 1: disabled$/;"	m	struct:rx_gamma_itf_cfg
rx_gamma_itf_cfg	vrx320_ppe_ptm_tc_ds.h	/^struct rx_gamma_itf_cfg {$/;"	s
rx_inserted_bytes_1h	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rx_inserted_bytes_1h;$/;"	m	struct:rx_gamma_itf_cfg
rx_inserted_bytes_1l	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rx_inserted_bytes_1l;$/;"	m	struct:rx_gamma_itf_cfg
rx_inserted_bytes_2h	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rx_inserted_bytes_2h;$/;"	m	struct:rx_gamma_itf_cfg
rx_inserted_bytes_2l	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rx_inserted_bytes_2l;$/;"	m	struct:rx_gamma_itf_cfg
rx_len_adj	vrx320_ppe_ptm_tc_ds.h	/^    int rx_len_adj;                     \/\/  the packet length adjustment, it is sign integer$/;"	m	struct:rx_gamma_itf_cfg
rx_max_len_sel	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rx_max_len_sel :1;     \/\/  0: normal, the max length is given by MAX_LEN_NORMAL, 1: fragment, the max length is given by MAX_LEN_FRAG$/;"	m	struct:rx_gamma_itf_cfg
rx_min_len	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rx_min_len     :8;     \/\/  min length of packet, padding if packet length is smaller than this value$/;"	m	struct:rx_gamma_itf_cfg
rx_packets	vrx320_atm_datapath.c	/^    unsigned int                    rx_packets;$/;"	m	struct:atm_pvc	file:
rx_packets	vrx320_ptm_datapath.c	/^	unsigned int rx_packets;$/;"	m	struct:eth_priv_data	file:
rx_pad_en	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rx_pad_en      :1;     \/\/  0:  padding disabled, 1: padding enabled$/;"	m	struct:rx_gamma_itf_cfg
rx_pkt_cnt	unified_qos_ds_be.h	/^        unsigned int rx_pkt_cnt;$/;"	m	struct:__anon17
rx_rm_eth_fcs	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rx_rm_eth_fcs      :1; \/\/  0: ETH FCS field is not removed, 1: ETH FCS field is removed$/;"	m	struct:rx_gamma_itf_cfg
rx_swap_data	vrx320_atm_datapath.c	/^static int rx_swap_data(unsigned char *data, int len) $/;"	f	file:
rx_tc_crc_init_value	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rx_tc_crc_init_value;  \/\/  TC CRC initialization value$/;"	m	struct:rx_gamma_itf_cfg
rx_tc_crc_result	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rx_tc_crc_result;      \/\/  if the TC CRC result matches this magic number, then the packet is valid packet$/;"	m	struct:rx_gamma_itf_cfg
rx_tc_crc_size	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rx_tc_crc_size     :2; \/\/  0: 0-bit, 1: 16-bit, 2: 32-bit$/;"	m	struct:rx_gamma_itf_cfg
rx_tc_crc_ver_dis	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int rx_tc_crc_ver_dis  :1; \/\/  0: TC CRC verification enabled, 1: disabled$/;"	m	struct:rx_gamma_itf_cfg
s	unified_qos_ds_be.h	/^        unsigned int s:16;$/;"	m	struct:__anon16
s	vrx320_api_qos.h	/^    uint32_t   s; \/*!<  burst *\/$/;"	m	struct:__anon27
same_vc_qmap	vrx320_ppe_atm_ds.h	/^        unsigned int    same_vc_qmap        :16; \/\/  e.g., TX Q0, Q2, Q4 is VCID1, config TX Q0, value is binary 0000000000010100. Set all queue in this VC with 1 except this queue.$/;"	m	struct:__anon52
sar	vrx320_ppe_bonding_ds.h	/^        unsigned int sar:1;$/;"	m	struct:__anon80
sar_high	vrx320_edma.h	/^    unsigned int sar_high;$/;"	m	struct:__anon48
sar_high	vrx320_ppe_fw_ds.h	/^        unsigned int sar_high;$/;"	m	struct:__anon81
sar_low	vrx320_edma.h	/^    unsigned int sar_low;$/;"	m	struct:__anon48
sar_low	vrx320_ppe_fw_ds.h	/^        unsigned int sar_low;$/;"	m	struct:__anon81
sb_addr_to_fpi_addr_convert	vrx320_atm_main.c	/^static inline unsigned long sb_addr_to_fpi_addr_convert(unsigned long sb_addr)$/;"	f	file:
sb_addr_to_fpi_addr_convert	vrx320_ptm_main.c	/^static inline unsigned long sb_addr_to_fpi_addr_convert(unsigned long sb_addr)$/;"	f	file:
sbid	vrx320_ppe_atm_ds.h	/^        unsigned int    sbid                :1;$/;"	m	struct:__anon52
sen	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    sen                 :1;$/;"	m	struct:SFSM_cfg
set	vrx320_atm_common.h	/^    unsigned int    set         :2;$/;"	m	struct:htu_mask
set_ctrl_qos_rate	vrx320_ptm_qos.c	/^static int32_t set_ctrl_qos_rate( uint32_t portid, uint32_t enable, uint32_t flag)$/;"	f	file:
set_ctrl_qos_wfq	vrx320_ptm_qos.c	/^static int32_t set_ctrl_qos_wfq( uint32_t portid, uint32_t enable, uint32_t flag)$/;"	f	file:
set_dfe_data_rate	vrx320_dfe.c	/^void set_dfe_data_rate(u8 pcie_port, u32 nBC_switches, u32 nBC0Bytes,  u32 nBC1Bytes, u32 numTimeSlots) {$/;"	f
set_htu_entry	vrx320_atm_datapath.c	/^static void set_htu_entry(unsigned int vpi, unsigned int vci, unsigned int conn, int aal5)$/;"	f	file:
set_qos_port_id	vrx320_ptm_qos.c	/^static inline uint32_t set_qos_port_id(void)$/;"	f	file:
set_qos_rate	vrx320_ptm_qos.c	/^static int32_t set_qos_rate( uint32_t portid, uint32_t queueid, uint32_t rate, uint32_t burst, uint32_t flag)$/;"	f	file:
set_qos_wfq	vrx320_ptm_qos.c	/^static int32_t set_qos_wfq( uint32_t portid, uint32_t queueid, uint32_t weight_level, uint32_t flag)$/;"	f	file:
set_qsb	vrx320_atm_datapath.c	/^static void set_qsb(struct atm_vcc *vcc, struct atm_qos *qos, unsigned int connection)$/;"	f	file:
set_vrx218_ppe_clk	vrx320_atm_main.c	/^static void set_vrx218_ppe_clk(unsigned int clk, unsigned int base)$/;"	f	file:
set_vrx218_ppe_clk	vrx320_ptm_main.c	/^static void set_vrx218_ppe_clk(unsigned int clk, unsigned int base)$/;"	f	file:
setup_dfe_loopback	vrx320_atm_main.c	/^static void setup_dfe_loopback(unsigned long base)$/;"	f	file:
setup_dfe_loopback	vrx320_ptm_main.c	/^static void setup_dfe_loopback(unsigned long base)$/;"	f	file:
setup_oam_htu_entry	vrx320_atm_datapath.c	/^static void setup_oam_htu_entry(void)$/;"	f	file:
setup_zephyr	vrx320_dfe.c	/^static void setup_zephyr(u8 pcie_port) {$/;"	f	file:
shape_en	unified_qos_ds_be.h	/^        unsigned int shape_en:1;$/;"	m	struct:__anon15
shape_en	unified_qos_ds_be.h	/^        unsigned int shape_en:1;$/;"	m	struct:__anon9
shape_en	vrx320_api_qos.h	/^    uint32_t shape_en      ; \/*!<    1-enable rate shaping, 0-disable *\/$/;"	m	struct:__anon40
shape_en	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int shape_en               :1;     \/\/  1: enable rate shaping, 0: disable$/;"	m	struct:tx_qos_cfg
shaping_cfg_t	unified_qos_ds_be.h	/^    } shaping_cfg_t;$/;"	t	typeref:struct:__anon7
shaping_done_qmap	unified_qos_ds_be.h	/^        unsigned int shaping_done_qmap:16;$/;"	m	struct:__anon15
shaping_min_b_check	unified_qos_ds_be.h	/^        unsigned int shaping_min_b_check:1;$/;"	m	struct:__anon16
shaping_wfq_cfg_t	unified_qos_ds_be.h	/^    } shaping_wfq_cfg_t;$/;"	t	typeref:struct:__anon16
shrt	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    shrt                :1;$/;"	m	struct:PTM_CW_CTRL
sid	vrx320_ppe_bonding_ds.h	/^        unsigned int sid:14;$/;"	m	struct:__anon75
sid	vrx320_ppe_bonding_ds.h	/^        unsigned int sid:14;$/;"	m	struct:__anon76
sid	vrx320_ppe_bonding_ds.h	/^        unsigned int sid:14;$/;"	m	struct:__anon79
skb_break_away_from_protocol	vrx320_atm_datapath.c	/^static struct sk_buff* skb_break_away_from_protocol(struct sk_buff *skb)$/;"	f	file:
sleep_en	vrx320_common.h	/^    unsigned int sleep_en               :1;     \/\/  1: enable sleep mode, 0: disable sleep mode$/;"	m	struct:psave_cfg
small	unified_qos_ds_be.h	/^        unsigned int small:1;$/;"	m	struct:__anon20
small	vrx320_atm_datapath.c	/^    unsigned int    small               :1;$/;"	m	struct:tx_descriptor	file:
small	vrx320_ptm_datapath.c	/^	unsigned int small:1;$/;"	m	struct:tx_descriptor	file:
small_pkt_drop_byte_cnt	unified_qos_ds_be.h	/^        unsigned int small_pkt_drop_byte_cnt;$/;"	m	struct:__anon17
small_pkt_drop_cnt	unified_qos_ds_be.h	/^        unsigned int small_pkt_drop_cnt;$/;"	m	struct:__anon17
soc_sync_addr	vrx320_ppe_fw_ds.h	/^        unsigned int soc_sync_addr;$/;"	m	struct:__anon84
sop	unified_qos_ds_be.h	/^        unsigned int sop:1;$/;"	m	struct:__anon20
sop	unified_qos_ds_be.h	/^        unsigned int sop:1;$/;"	m	struct:__anon22
sop	vrx320_atm_datapath.c	/^    unsigned int    sop                 :1;$/;"	m	struct:tx_descriptor	file:
sop	vrx320_atm_datapath.c	/^    unsigned int    sop         :1;$/;"	m	struct:rx_descriptor	file:
sop	vrx320_ppe_bonding_ds.h	/^        unsigned int sop:1;$/;"	m	struct:__anon53
sop	vrx320_ppe_bonding_ds.h	/^        unsigned int sop:1;$/;"	m	struct:__anon55
sop	vrx320_ppe_bonding_ds.h	/^        unsigned int sop:1;$/;"	m	struct:__anon57
sop	vrx320_ppe_bonding_ds.h	/^        unsigned int sop:1;$/;"	m	struct:__anon59
sop	vrx320_ppe_bonding_ds.h	/^        unsigned int sop:1;$/;"	m	struct:__anon62
sop	vrx320_ppe_bonding_ds.h	/^        unsigned int sop:1;$/;"	m	struct:__anon75
sop	vrx320_ppe_bonding_ds.h	/^        unsigned int sop:1;$/;"	m	struct:__anon76
sop	vrx320_ppe_bonding_ds.h	/^        unsigned int sop:1;$/;"	m	struct:__anon79
sop	vrx320_ptm_datapath.c	/^	unsigned int sop:1;$/;"	m	struct:tx_descriptor	file:
spos	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    spos                :7;$/;"	m	struct:PTM_CW_CTRL
src_des_bp_ptr	vrx320_ppe_fw_ds.h	/^        unsigned int src_des_bp_ptr:16;$/;"	m	struct:__anon82
src_des_ptr	vrx320_ppe_fw_ds.h	/^        unsigned int src_des_ptr:16;$/;"	m	struct:__anon82
src_itf	vrx320_common.h	/^   unsigned char    src_itf;$/;"	m	struct:flag_header
srcq_ctxt_ptr	vrx320_ppe_fw_ds.h	/^        unsigned int srcq_ctxt_ptr:16;$/;"	m	struct:__anon82
srcq_ctxt_ptr	vrx320_ppe_fw_ds.h	/^        unsigned int srcq_ctxt_ptr:16;$/;"	m	struct:__anon86
start_arc	vrx320_dfe.c	/^static void start_arc(u8 pcie_port) {$/;"	f	file:
start_state	vrx320_common.h	/^    unsigned int start_state            :1;     \/\/  1: start from partial PPE reset, 0: start from full PPE reset$/;"	m	struct:psave_cfg
start_wm_bc0	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int start_wm_bc0   :8;$/;"	m	struct:gpio_wm_cfg
start_wm_bc1	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int start_wm_bc1   :8;$/;"	m	struct:gpio_wm_cfg
state	vrx320_ppe_fw_ds.h	/^        unsigned int state:1;$/;"	m	struct:__anon84
state	vrx320_ppe_fw_ds.h	/^        unsigned int state:2;$/;"	m	struct:__anon87
state	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    state               :1;$/;"	m	struct:PTM_CW_CTRL
stats	vrx320_ptm_datapath.c	/^	struct net_device_stats stats;$/;"	m	struct:eth_priv_data	typeref:struct:eth_priv_data::net_device_stats	file:
status	vrx320_ppe_bonding_ds.h	/^        unsigned int status:1;$/;"	m	struct:__anon61
std_des_cfg_t	unified_qos_ds_be.h	/^    } std_des_cfg_t;$/;"	t	typeref:struct:__anon19
stop_wm_bc0	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int stop_wm_bc0    :8;$/;"	m	struct:gpio_wm_cfg
stop_wm_bc1	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int stop_wm_bc1    :8;$/;"	m	struct:gpio_wm_cfg
strcasecmp	vrx320_common.c	/^int strcasecmp(const char *p1, const char *p2)$/;"	f
stricmp	vrx320_ptm_main.c	/^static int stricmp(const char *p1, const char *p2) $/;"	f	file:
strncasecmp	vrx320_common.c	/^int strncasecmp(const char *p1, const char *p2, int n)$/;"	f
sw_set_vlan_bypass	vrx320_atm_datapath.c	/^static int sw_set_vlan_bypass(int itf, unsigned int vlan_tag, int is_del)$/;"	f	file:
sw_tx_prio_to_queue	vrx320_atm_datapath.c	/^static int sw_tx_prio_to_queue(int conn, int prio, int queue, int *p_num_of_virt_queue)$/;"	f	file:
sw_tx_queue_add	vrx320_atm_datapath.c	/^static int sw_tx_queue_add(int conn)$/;"	f	file:
sw_tx_queue_del	vrx320_atm_datapath.c	/^static int sw_tx_queue_del(int conn)$/;"	f	file:
sw_tx_queue_table	vrx320_atm_datapath.c	/^    unsigned int                    sw_tx_queue_table;      \/*  software TX queue occupations status    *\/$/;"	m	struct:atm_priv_data	file:
sw_tx_queue_table	vrx320_atm_datapath.c	/^    unsigned int                    sw_tx_queue_table;      \/*  software TX queues used for this        *\/$/;"	m	struct:atm_pvc	file:
swap_data	vrx320_atm_datapath.c	/^static int swap_data(unsigned char *data, int len) $/;"	f	file:
swap_mac	vrx320_atm_datapath.c	/^static int swap_mac(unsigned char *data)$/;"	f	file:
swap_mac	vrx320_ptm_datapath.c	/^static int swap_mac(unsigned char *data)$/;"	f	file:
swapq_cfg_ctxt_t	unified_qos_ds_be.h	/^    } swapq_cfg_ctxt_t;$/;"	t	typeref:struct:__anon11
switch_to_eth_trunk	vrx320_ptm_main.c	/^static void switch_to_eth_trunk(void)$/;"	f	file:
switch_to_eth_trunk_mode	vrx320_ptm_main.c	/^static void switch_to_eth_trunk_mode(unsigned int base)$/;"	f	file:
switch_to_ptmtc_bonding	vrx320_ptm_main.c	/^static void switch_to_ptmtc_bonding(void)$/;"	f	file:
switch_to_ptmtc_bonding_mode	vrx320_ptm_main.c	/^static void switch_to_ptmtc_bonding_mode(unsigned int base)$/;"	f	file:
sync_rd_cmd_cnt	vrx320_ppe_fw_ds.h	/^        unsigned int sync_rd_cmd_cnt;$/;"	m	struct:__anon83
sync_rd_cnt	vrx320_ppe_fw_ds.h	/^        unsigned int sync_rd_cnt;$/;"	m	struct:__anon83
sync_rd_idx	vrx320_ppe_fw_ds.h	/^        unsigned int sync_rd_idx:16;$/;"	m	struct:__anon83
sync_rd_size	vrx320_ppe_fw_ds.h	/^        unsigned int sync_rd_size:13;$/;"	m	struct:__anon83
sync_rd_status	vrx320_ppe_fw_ds.h	/^        unsigned int sync_rd_status:3;$/;"	m	struct:__anon83
sync_type	vrx320_ppe_fw_ds.h	/^        unsigned int sync_type:1;$/;"	m	struct:__anon83
sync_type	vrx320_ppe_fw_ds.h	/^        unsigned int sync_type:1;$/;"	m	struct:__anon84
sync_wr_cmd_cnt	vrx320_ppe_fw_ds.h	/^        unsigned int sync_wr_cmd_cnt;$/;"	m	struct:__anon83
sync_wr_cnt	vrx320_ppe_fw_ds.h	/^        unsigned int sync_wr_cnt;$/;"	m	struct:__anon83
sync_wr_idx	vrx320_ppe_fw_ds.h	/^        unsigned int sync_wr_idx:16;$/;"	m	struct:__anon83
sync_wr_size	vrx320_ppe_fw_ds.h	/^        unsigned int sync_wr_size:13;$/;"	m	struct:__anon83
sync_wr_status	vrx320_ppe_fw_ds.h	/^        unsigned int sync_wr_status:3;$/;"	m	struct:__anon83
sys_hz	vrx320_api_qos.h	/^    uint32_t        sys_hz;  \/*!< system HZ value. For debugging purpose *\/$/;"	m	struct:__anon30
t	unified_qos_ds_be.h	/^        unsigned int t:8;$/;"	m	struct:__anon16
t	vrx320_api_qos.h	/^    uint32_t   t; \/*!<  Time Tick *\/$/;"	m	struct:__anon27
tail_ptr	vrx320_ppe_bonding_ds.h	/^        unsigned int tail_ptr:16;$/;"	m	struct:__anon76
tail_ptr	vrx320_ppe_bonding_ds.h	/^        unsigned int tail_ptr:16;$/;"	m	struct:__anon79
task_cfg_t	vrx320_ppe_fw_ds.h	/^    } task_cfg_t;$/;"	t	typeref:struct:__anon88
taus	vrx320_atm_datapath.c	/^      unsigned int  taus    :16;$/;"	m	struct:qsb_queue_vbr_parameter_table::__anon45	file:
tc	vrx320_edma.h	/^    unsigned int tc : 3;    \/\/ Traffic Class (TC)$/;"	m	struct:__anon47
tc_ds_en	vrx320_ppe_fw_ds.h	/^        unsigned int tc_ds_en:1;$/;"	m	struct:__anon88
tc_rx_fifo_proc	vrx320_ppe_fw_ds.h	/^        unsigned int tc_rx_fifo_proc:1;$/;"	m	struct:__anon90
tc_rx_main	vrx320_ppe_fw_ds.h	/^        unsigned int tc_rx_main:1;$/;"	m	struct:__anon90
tc_tx_main	vrx320_ppe_fw_ds.h	/^        unsigned int tc_tx_main:1;$/;"	m	struct:__anon90
tc_update_link_state	vrx320_ppe_fw_ds.h	/^        unsigned int tc_update_link_state:1;$/;"	m	struct:__anon90
tc_us_en	vrx320_ppe_fw_ds.h	/^        unsigned int tc_us_en:1;$/;"	m	struct:__anon88
tcb	vrx320_edma.h	/^    unsigned int tcb  : 1;  \/\/ Toggle Cycle Bit (TCB)$/;"	m	struct:__anon47
tcb	vrx320_edma.h	/^    unsigned int tcb  : 1;  \/\/ Toggle Cycle Bit (TCB)$/;"	m	struct:__anon49
tcb	vrx320_ppe_fw_ds.h	/^        unsigned int tcb:1;$/;"	m	struct:__anon81
td	vrx320_edma.h	/^    unsigned int td : 1;    \/\/ Traffic Digest, the PCIe core adds the ECRC$/;"	m	struct:__anon47
test_mode	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int test_mode      :1;     \/\/  1: test mode, 0: normal mode$/;"	m	struct:test_mode
test_mode	vrx320_ppe_ptm_tc_ds.h	/^struct test_mode {$/;"	s
threshold	unified_qos_ds_be.h	/^        unsigned int threshold:8;$/;"	m	struct:__anon14
threshold	vrx320_api_qos.h	/^    uint32_t    threshold; \/*!<  qos wtx threshold *\/$/;"	m	struct:__anon28
threshold	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    threshold           :8;$/;"	m	struct:wtx_qos_q_desc_cfg
tick_cnt	unified_qos_ds_be.h	/^        unsigned int tick_cnt:8;$/;"	m	struct:__anon16
tick_cnt	vrx320_api_qos.h	/^    uint32_t   tick_cnt; \/*!<  ppe internal variable *\/$/;"	m	struct:__anon27
time	vrx320_ppe_bonding_ds.h	/^        unsigned int time;$/;"	m	struct:__anon71
time_tick	unified_qos_ds_be.h	/^        unsigned int time_tick:16;$/;"	m	struct:__anon6
time_tick	unified_qos_ds_be.h	/^        unsigned int time_tick:16;$/;"	m	struct:__anon9
time_tick	vrx320_api_qos.h	/^    uint32_t time_tick     ; \/*!<    number of PP32 cycles per basic time tick *\/$/;"	m	struct:__anon40
time_tick	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int time_tick              :16;    \/\/  number of PP32 cycles per basic time tick$/;"	m	struct:tx_qos_cfg
timeout	vrx320_ppe_bonding_ds.h	/^        unsigned int timeout;$/;"	m	struct:__anon76
timeout_frag_cnt	vrx320_ppe_bonding_ds.h	/^        unsigned int timeout_frag_cnt;$/;"	m	struct:__anon77
timer_started	vrx320_atm_datapath.c	/^static int timer_started = 0;$/;"	v	file:
timer_started	vrx320_ptm_datapath.c	/^static int timer_started=0;$/;"	v	file:
to_buff_thres	vrx320_ppe_bonding_ds.h	/^        unsigned int to_buff_thres:8;$/;"	m	struct:__anon76
to_false_th	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int to_false_th    :16;$/;"	m	struct:rx_bc_cfg
to_looking_th	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int to_looking_th  :16;$/;"	m	struct:rx_bc_cfg
tokenize	vrx320_atm_main.c	/^static int tokenize(char * in, char * sep, char **tokens, int max_token_num, int * finished)$/;"	f	file:
tokenize	vrx320_ptm_main.c	/^static int tokenize(char *in, char *sep, char **tokens, int max_token_num,$/;"	f	file:
total_call_num	vrx320_ppe_fw_ds.h	/^        unsigned int total_call_num;$/;"	m	struct:__anon89
total_queue_num	ppa_atm_datapath.h	/^    int             total_queue_num;$/;"	m	struct:ppe_prio_q_map_all
total_rx_byte_cnt	vrx320_ppe_bonding_ds.h	/^        unsigned int total_rx_byte_cnt;$/;"	m	struct:__anon77
total_rx_bytes	vrx320_api_qos.h	/^    uint64_t        total_rx_bytes; \/*!<  all bytes received by thi queue *\/$/;"	m	struct:__anon30
total_rx_frag_cnt	vrx320_ppe_bonding_ds.h	/^        unsigned int total_rx_frag_cnt;$/;"	m	struct:__anon77
total_rx_pkt	vrx320_api_qos.h	/^    uint64_t        total_rx_pkt;   \/*!<  all packets received by this queue *\/$/;"	m	struct:__anon30
total_tx_bytes	vrx320_api_qos.h	/^    uint64_t        total_tx_bytes; \/*!<  all bytes trasmitted by thi queue *\/$/;"	m	struct:__anon30
total_tx_pkt	vrx320_api_qos.h	/^    uint64_t        total_tx_pkt;   \/*!<  all packets trasmitted by this queue *\/$/;"	m	struct:__anon30
tp	vrx320_atm_datapath.c	/^      unsigned int  tp      :16;$/;"	m	struct:qsb_queue_parameter_table::__anon44	file:
transfer_size	vrx320_edma.h	/^    unsigned int transfer_size;$/;"	m	struct:__anon48
transfer_size	vrx320_ppe_fw_ds.h	/^        unsigned int transfer_size;$/;"	m	struct:__anon81
transfer_type	vrx320_edma.h	/^    unsigned int transfer_type  : 4;$/;"	m	struct:__anon48
transfer_type	vrx320_ppe_fw_ds.h	/^        unsigned int transfer_type:4;$/;"	m	struct:__anon81
transfer_type	vrx320_ppe_fw_ds.h	/^        unsigned int transfer_type:4;$/;"	m	struct:__anon82
ts	vrx320_atm_datapath.c	/^      unsigned int  ts      :16;$/;"	m	struct:qsb_queue_vbr_parameter_table::__anon45	file:
turn_off_dma_rx	vrx320_atm_datapath.c	/^void turn_off_dma_rx(int mask)$/;"	f
tx_bc_cfg	vrx320_ppe_ptm_tc_ds.h	/^struct tx_bc_cfg {$/;"	s
tx_byte_cnt	unified_qos_ds_be.h	/^        unsigned int tx_byte_cnt;$/;"	m	struct:__anon17
tx_byte_cnt	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int tx_byte_cnt;$/;"	m	struct:tx_gamma_itf_cfg
tx_bytes	vrx320_atm_datapath.c	/^    unsigned int                    tx_bytes;$/;"	m	struct:atm_pvc	file:
tx_bytes	vrx320_ptm_datapath.c	/^	unsigned int tx_bytes;$/;"	m	struct:eth_priv_data	file:
tx_crc_cfg	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int tx_crc_cfg     :16;    \/\/  TC CRC config, please check the description of SAR context data structure in the hardware spec$/;"	m	struct:tx_gamma_itf_cfg
tx_crc_off_adj	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int tx_crc_off_adj :4;     \/\/  4 + TX_TC_CRC_SIZE$/;"	m	struct:tx_gamma_itf_cfg
tx_descriptor	vrx320_atm_datapath.c	/^struct tx_descriptor {$/;"	s	file:
tx_descriptor	vrx320_ptm_datapath.c	/^struct tx_descriptor {$/;"	s	file:
tx_descriptor_t	unified_qos_ds_be.h	/^    } tx_descriptor_t;$/;"	t	typeref:struct:__anon20
tx_diff	vrx320_api_qos.h	/^    uint64_t        tx_diff;  \/*!< tx bytes since last read *\/$/;"	m	struct:__anon30
tx_diff_L1	vrx320_api_qos.h	/^    uint64_t        tx_diff_L1;  \/*!< tx bytes plus L1 overheader since last read *\/$/;"	m	struct:__anon30
tx_diff_jiffy	vrx320_api_qos.h	/^    uint64_t        tx_diff_jiffy;  \/*!< jiffy diff since last read *\/$/;"	m	struct:__anon30
tx_dropped	vrx320_atm_datapath.c	/^    unsigned int                    tx_dropped;$/;"	m	struct:atm_pvc	file:
tx_dropped	vrx320_ptm_datapath.c	/^	unsigned int tx_dropped;$/;"	m	struct:eth_priv_data	file:
tx_errors	vrx320_atm_datapath.c	/^    unsigned int                    tx_errors;$/;"	m	struct:atm_pvc	file:
tx_errors	vrx320_ptm_datapath.c	/^	unsigned int tx_errors;$/;"	m	struct:eth_priv_data	file:
tx_eth_fcs_gen_dis	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int tx_eth_fcs_gen_dis :1; \/\/  0: ETH FCS generation enabled, 1: disabled$/;"	m	struct:tx_gamma_itf_cfg
tx_eth_fcs_init_value	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int tx_eth_fcs_init_value; \/\/  ETH FCS initialization value$/;"	m	struct:tx_gamma_itf_cfg
tx_gamma_itf_cfg	vrx320_ppe_ptm_tc_ds.h	/^struct tx_gamma_itf_cfg {$/;"	s
tx_len_adj	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int tx_len_adj     :4;     \/\/  4 * (not TX_ETH_FCS_GEN_DIS) + TX_TC_CRC_SIZE$/;"	m	struct:tx_gamma_itf_cfg
tx_max_cell_rate	vrx320_atm_datapath.c	/^    unsigned int                    tx_max_cell_rate;       \/*  maximum cell rate                       *\/$/;"	m	struct:atm_port	file:
tx_min_len	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int tx_min_len     :8;     \/\/  min length of packet, if length is less than this value, packet is padded$/;"	m	struct:tx_gamma_itf_cfg
tx_packets	vrx320_atm_datapath.c	/^    unsigned int                    tx_packets;$/;"	m	struct:atm_pvc	file:
tx_packets	vrx320_ptm_datapath.c	/^	unsigned int tx_packets;$/;"	m	struct:eth_priv_data	file:
tx_pkt_cnt	unified_qos_ds_be.h	/^        unsigned int tx_pkt_cnt;$/;"	m	struct:__anon17
tx_pkt_cnt	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int tx_pkt_cnt;$/;"	m	struct:tx_gamma_itf_cfg
tx_q_op	ppa_atm_datapath.h	/^struct tx_q_op {$/;"	s
tx_qos_cfg	vrx320_ppe_ptm_tc_ds.h	/^struct tx_qos_cfg {$/;"	s
tx_qos_cfg_addr	vrx320_api_qos.h	/^    uint32_t tx_qos_cfg_addr; \/*!<  qos cfg address *\/$/;"	m	struct:__anon40
tx_qos_cfg_t	unified_qos_ds_be.h	/^    } tx_qos_cfg_t;$/;"	t	typeref:struct:__anon9
tx_tc_crc_init_value	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int tx_tc_crc_init_value;  \/\/  TC CRC initialization value$/;"	m	struct:tx_gamma_itf_cfg
tx_tc_crc_size	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int tx_tc_crc_size :2;     \/\/  0: 0-bit, 1: 16-bit, 2: 32-bit$/;"	m	struct:tx_gamma_itf_cfg
tx_used_cell_rate	vrx320_atm_datapath.c	/^    unsigned int                    tx_used_cell_rate;      \/*  currently used cell rate                *\/$/;"	m	struct:atm_port	file:
type	vrx320_atm_common.h	/^    unsigned int    type        :1;$/;"	m	struct:htu_result
type	vrx320_dfe.h	/^		u32 type;$/;"	m	struct:__anon46
uflw_wm	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int uflw_wm        :16;    \/\/  default 2$/;"	m	struct:tx_bc_cfg
undersize	vrx320_ppe_atm_ds.h	/^        unsigned int    undersize           :16;$/;"	m	struct:__anon50
uni_cell_header	vrx320_atm_datapath.c	/^struct uni_cell_header {$/;"	s	file:
update_max_delay	vrx320_ptm_main.c	/^static void update_max_delay(int line)$/;"	f	file:
update_port_mib64_item	vrx320_api_qos.c	/^static void update_port_mib64_item(uint64_t *curr, uint64_t *last, uint64_t *accumulated)$/;"	f	file:
us_bg_ctxt_t	vrx320_ppe_bonding_ds.h	/^    } us_bg_ctxt_t;$/;"	t	typeref:struct:__anon75
us_bg_gmap_t	vrx320_ppe_bonding_ds.h	/^    } us_bg_gmap_t;$/;"	t	typeref:struct:__anon69
us_bg_qmap_t	vrx320_ppe_bonding_ds.h	/^    } us_bg_qmap_t;$/;"	t	typeref:struct:__anon68
us_bond_pkt_des_t	vrx320_ppe_bonding_ds.h	/^    } us_bond_pkt_des_t;$/;"	t	typeref:struct:__anon57
us_bonding_buf_release	vrx320_ppe_fw_ds.h	/^        unsigned int us_bonding_buf_release:1;$/;"	m	struct:__anon90
us_bonding_des_sync	vrx320_ppe_fw_ds.h	/^        unsigned int us_bonding_des_sync:1;$/;"	m	struct:__anon88
us_bonding_master	vrx320_ppe_fw_ds.h	/^        unsigned int us_bonding_master:1;$/;"	m	struct:__anon88
us_bonding_segment	vrx320_ppe_fw_ds.h	/^        unsigned int us_bonding_segment:1;$/;"	m	struct:__anon90
us_buf_release_en	vrx320_ppe_fw_ds.h	/^        unsigned int us_buf_release_en:1;$/;"	m	struct:__anon88
us_cpupath_des_base	vrx320_common.h	/^    unsigned long   us_cpupath_des_base;$/;"	m	struct:host_desc_mem
us_cpupath_des_base_virt	vrx320_common.h	/^    unsigned long   us_cpupath_des_base_virt;$/;"	m	struct:host_desc_mem
us_cpupath_des_num	vrx320_common.h	/^    unsigned int    us_cpupath_des_num;$/;"	m	struct:host_desc_mem
us_des_polling_needed	vrx320_ppe_fw_ds.h	/^        unsigned int us_des_polling_needed:1;$/;"	m	struct:__anon83
us_e1_frag_des_bp_t	vrx320_ppe_bonding_ds.h	/^    } us_e1_frag_des_bp_t;$/;"	t	typeref:struct:__anon61
us_e1_frag_des_t	vrx320_ppe_bonding_ds.h	/^    } us_e1_frag_des_t;$/;"	t	typeref:struct:__anon59
us_e1_frag_desba_t	vrx320_ppe_bonding_ds.h	/^    } us_e1_frag_desba_t;$/;"	t	typeref:struct:__anon72
us_fastpath_des_base	vrx320_common.h	/^    unsigned long   us_fastpath_des_base;$/;"	m	struct:host_desc_mem
us_fastpath_des_base_virt	vrx320_common.h	/^    unsigned long   us_fastpath_des_base_virt;$/;"	m	struct:host_desc_mem
us_fastpath_des_num	vrx320_common.h	/^    unsigned int    us_fastpath_des_num;$/;"	m	struct:host_desc_mem
us_qos_dispatch	vrx320_ppe_fw_ds.h	/^        unsigned int us_qos_dispatch:1;$/;"	m	struct:__anon90
us_segment_en	vrx320_ppe_fw_ds.h	/^        unsigned int us_segment_en:1;$/;"	m	struct:__anon88
us_wfq_shaping	vrx320_ppe_fw_ds.h	/^        unsigned int us_wfq_shaping:1;$/;"	m	struct:__anon90
uu	vrx320_ppe_atm_ds.h	/^        unsigned int    uu                  :8;$/;"	m	struct:__anon52
uuexp	vrx320_ppe_atm_ds.h	/^        unsigned int    uuexp               :8;$/;"	m	struct:__anon50
uumask	vrx320_ppe_atm_ds.h	/^        unsigned int    uumask              :8;$/;"	m	struct:__anon50
validate_oam_htu_entry	vrx320_atm_datapath.c	/^static void validate_oam_htu_entry(void)$/;"	f	file:
vbr	vrx320_atm_datapath.c	/^      unsigned int  vbr     :1;$/;"	m	struct:qsb_queue_parameter_table::__anon44	file:
vcc	vrx320_atm_datapath.c	/^    struct atm_vcc                 *vcc;                    \/*  opened VCC                              *\/$/;"	m	struct:atm_pvc	typeref:struct:atm_pvc::atm_vcc	file:
vci	ppa_atm_datapath.h	/^    int             vci;    \/\/  ignored in eth interface$/;"	m	struct:ppe_prio_q_map
vci	ppa_atm_datapath.h	/^    int             vci;$/;"	m	struct:__anon4
vci	ppa_atm_datapath.h	/^    int             vci;$/;"	m	struct:ppe_prio_q_map_all
vci	ppa_atm_datapath.h	/^    int             vci;$/;"	m	struct:tx_q_op
vci	vrx320_atm_common.h	/^    unsigned int    vci         :16;$/;"	m	struct:htu_entry
vci	vrx320_atm_datapath.c	/^    unsigned int    vci :16;$/;"	m	struct:uni_cell_header	file:
vci_mask	vrx320_atm_common.h	/^    unsigned int    vci_mask    :16;$/;"	m	struct:htu_mask
ven	vrx320_atm_common.h	/^    unsigned int    ven         :1;$/;"	m	struct:htu_result
vfdf_decadapt_base	vrx320_dsl_address_define.h	3039;"	d
vfdf_decadapt_default	vrx320_dsl_address_define.h	3042;"	d
vfdf_decadapt_mask	vrx320_dsl_address_define.h	3040;"	d
vfdf_decadapt_size	vrx320_dsl_address_define.h	3041;"	d
vfdf_decimco_base	vrx320_dsl_address_define.h	3003;"	d
vfdf_decimco_default	vrx320_dsl_address_define.h	3006;"	d
vfdf_decimco_mask	vrx320_dsl_address_define.h	3004;"	d
vfdf_decimco_size	vrx320_dsl_address_define.h	3005;"	d
vfdf_decimps_base	vrx320_dsl_address_define.h	3007;"	d
vfdf_decimps_default	vrx320_dsl_address_define.h	3010;"	d
vfdf_decimps_mask	vrx320_dsl_address_define.h	3008;"	d
vfdf_decimps_size	vrx320_dsl_address_define.h	3009;"	d
vfdf_dectdqco_base	vrx320_dsl_address_define.h	3023;"	d
vfdf_dectdqco_default	vrx320_dsl_address_define.h	3026;"	d
vfdf_dectdqco_mask	vrx320_dsl_address_define.h	3024;"	d
vfdf_dectdqco_size	vrx320_dsl_address_define.h	3025;"	d
vfdf_dectdqps_base	vrx320_dsl_address_define.h	3019;"	d
vfdf_dectdqps_default	vrx320_dsl_address_define.h	3022;"	d
vfdf_dectdqps_mask	vrx320_dsl_address_define.h	3020;"	d
vfdf_dectdqps_size	vrx320_dsl_address_define.h	3021;"	d
vfdf_global_base	vrx320_dsl_address_define.h	3093;"	d
vfdf_global_size	vrx320_dsl_address_define.h	3095;"	d
vfdf_interpco_base	vrx320_dsl_address_define.h	3035;"	d
vfdf_interpco_default	vrx320_dsl_address_define.h	3038;"	d
vfdf_interpco_mask	vrx320_dsl_address_define.h	3036;"	d
vfdf_interpco_size	vrx320_dsl_address_define.h	3037;"	d
vfdf_rxiir_co_base	vrx320_dsl_address_define.h	3031;"	d
vfdf_rxiir_co_default	vrx320_dsl_address_define.h	3034;"	d
vfdf_rxiir_co_mask	vrx320_dsl_address_define.h	3032;"	d
vfdf_rxiir_co_size	vrx320_dsl_address_define.h	3033;"	d
vfdf_rxwincops_base	vrx320_dsl_address_define.h	3011;"	d
vfdf_rxwincops_default	vrx320_dsl_address_define.h	3014;"	d
vfdf_rxwincops_mask	vrx320_dsl_address_define.h	3012;"	d
vfdf_rxwincops_size	vrx320_dsl_address_define.h	3013;"	d
vfdf_srcco_b00_rx_base	vrx320_dsl_address_define.h	3043;"	d
vfdf_srcco_b00_rx_default	vrx320_dsl_address_define.h	3046;"	d
vfdf_srcco_b00_rx_mask	vrx320_dsl_address_define.h	3044;"	d
vfdf_srcco_b00_rx_size	vrx320_dsl_address_define.h	3045;"	d
vfdf_srcco_b00_tx_base	vrx320_dsl_address_define.h	3067;"	d
vfdf_srcco_b00_tx_default	vrx320_dsl_address_define.h	3070;"	d
vfdf_srcco_b00_tx_mask	vrx320_dsl_address_define.h	3068;"	d
vfdf_srcco_b00_tx_size	vrx320_dsl_address_define.h	3069;"	d
vfdf_srcco_b01_rx_base	vrx320_dsl_address_define.h	3047;"	d
vfdf_srcco_b01_rx_default	vrx320_dsl_address_define.h	3050;"	d
vfdf_srcco_b01_rx_mask	vrx320_dsl_address_define.h	3048;"	d
vfdf_srcco_b01_rx_size	vrx320_dsl_address_define.h	3049;"	d
vfdf_srcco_b01_tx_base	vrx320_dsl_address_define.h	3071;"	d
vfdf_srcco_b01_tx_default	vrx320_dsl_address_define.h	3074;"	d
vfdf_srcco_b01_tx_mask	vrx320_dsl_address_define.h	3072;"	d
vfdf_srcco_b01_tx_size	vrx320_dsl_address_define.h	3073;"	d
vfdf_srcco_b02_rx_base	vrx320_dsl_address_define.h	3051;"	d
vfdf_srcco_b02_rx_default	vrx320_dsl_address_define.h	3054;"	d
vfdf_srcco_b02_rx_mask	vrx320_dsl_address_define.h	3052;"	d
vfdf_srcco_b02_rx_size	vrx320_dsl_address_define.h	3053;"	d
vfdf_srcco_b02_tx_base	vrx320_dsl_address_define.h	3075;"	d
vfdf_srcco_b02_tx_default	vrx320_dsl_address_define.h	3078;"	d
vfdf_srcco_b02_tx_mask	vrx320_dsl_address_define.h	3076;"	d
vfdf_srcco_b02_tx_size	vrx320_dsl_address_define.h	3077;"	d
vfdf_srcco_b10_rx_base	vrx320_dsl_address_define.h	3063;"	d
vfdf_srcco_b10_rx_default	vrx320_dsl_address_define.h	3066;"	d
vfdf_srcco_b10_rx_mask	vrx320_dsl_address_define.h	3064;"	d
vfdf_srcco_b10_rx_size	vrx320_dsl_address_define.h	3065;"	d
vfdf_srcco_b10_tx_base	vrx320_dsl_address_define.h	3087;"	d
vfdf_srcco_b10_tx_default	vrx320_dsl_address_define.h	3090;"	d
vfdf_srcco_b10_tx_mask	vrx320_dsl_address_define.h	3088;"	d
vfdf_srcco_b10_tx_size	vrx320_dsl_address_define.h	3089;"	d
vfdf_srcco_b11_rx_base	vrx320_dsl_address_define.h	3059;"	d
vfdf_srcco_b11_rx_default	vrx320_dsl_address_define.h	3062;"	d
vfdf_srcco_b11_rx_mask	vrx320_dsl_address_define.h	3060;"	d
vfdf_srcco_b11_rx_size	vrx320_dsl_address_define.h	3061;"	d
vfdf_srcco_b11_tx_base	vrx320_dsl_address_define.h	3083;"	d
vfdf_srcco_b11_tx_default	vrx320_dsl_address_define.h	3086;"	d
vfdf_srcco_b11_tx_mask	vrx320_dsl_address_define.h	3084;"	d
vfdf_srcco_b11_tx_size	vrx320_dsl_address_define.h	3085;"	d
vfdf_srcco_b12_rx_base	vrx320_dsl_address_define.h	3055;"	d
vfdf_srcco_b12_rx_default	vrx320_dsl_address_define.h	3058;"	d
vfdf_srcco_b12_rx_mask	vrx320_dsl_address_define.h	3056;"	d
vfdf_srcco_b12_rx_size	vrx320_dsl_address_define.h	3057;"	d
vfdf_srcco_b12_tx_base	vrx320_dsl_address_define.h	3079;"	d
vfdf_srcco_b12_tx_default	vrx320_dsl_address_define.h	3082;"	d
vfdf_srcco_b12_tx_mask	vrx320_dsl_address_define.h	3080;"	d
vfdf_srcco_b12_tx_size	vrx320_dsl_address_define.h	3081;"	d
vfdf_txiir_co_base	vrx320_dsl_address_define.h	3027;"	d
vfdf_txiir_co_default	vrx320_dsl_address_define.h	3030;"	d
vfdf_txiir_co_mask	vrx320_dsl_address_define.h	3028;"	d
vfdf_txiir_co_size	vrx320_dsl_address_define.h	3029;"	d
vfdf_txwincops_base	vrx320_dsl_address_define.h	3015;"	d
vfdf_txwincops_default	vrx320_dsl_address_define.h	3018;"	d
vfdf_txwincops_mask	vrx320_dsl_address_define.h	3016;"	d
vfdf_txwincops_size	vrx320_dsl_address_define.h	3017;"	d
vlan_ins	vrx320_ppe_atm_ds.h	/^        unsigned int    vlan_ins            :1;$/;"	m	struct:__anon50
vld	vrx320_atm_common.h	/^    unsigned int    vld         :1;$/;"	m	struct:htu_entry
vpi	ppa_atm_datapath.h	/^    int             vpi;    \/\/  ignored in eth interface$/;"	m	struct:ppe_prio_q_map
vpi	ppa_atm_datapath.h	/^    int             vpi;$/;"	m	struct:__anon4
vpi	ppa_atm_datapath.h	/^    int             vpi;$/;"	m	struct:ppe_prio_q_map_all
vpi	ppa_atm_datapath.h	/^    int             vpi;$/;"	m	struct:tx_q_op
vpi	vrx320_atm_common.h	/^    unsigned int    vpi         :8;$/;"	m	struct:htu_entry
vpi	vrx320_atm_datapath.c	/^    unsigned int    vpi :8;$/;"	m	struct:uni_cell_header	file:
vpi_mask	vrx320_atm_common.h	/^    unsigned int    vpi_mask    :8;$/;"	m	struct:htu_mask
vrx218_a1plus_fw_code	vrx320_a1plus.h	/^static u32 vrx218_a1plus_fw_code[] = {$/;"	v
vrx218_a1plus_fw_data	vrx320_a1plus.h	/^static u32 vrx218_a1plus_fw_data[] = {$/;"	v
vrx218_atm_datapath_exit	vrx320_atm_datapath.c	/^void __exit vrx218_atm_datapath_exit(void)$/;"	f
vrx218_atm_datapath_init	vrx320_atm_datapath.c	/^int __init vrx218_atm_datapath_init(const ltq_pcie_ep_dev_t *p_vrx218_dev)$/;"	f
vrx218_atm_des_sync_init	vrx320_ppe_atm_init.c	/^void vrx218_atm_des_sync_init(unsigned long base)$/;"	f
vrx218_atm_edma_copy_ch_init	vrx320_ppe_atm_init.c	/^void vrx218_atm_edma_copy_ch_init(unsigned long base)$/;"	f
vrx218_atm_fw_init	vrx320_ppe_atm_init.c	/^void vrx218_atm_fw_init(unsigned long base)$/;"	f
vrx218_atm_htu_init	vrx320_ppe_atm_init.c	/^void vrx218_atm_htu_init(unsigned long base)$/;"	f
vrx218_atm_local_des_init	vrx320_ppe_atm_init.c	/^void vrx218_atm_local_des_init(unsigned long base)$/;"	f
vrx218_atm_pdma_init	vrx320_ppe_atm_init.c	/^void vrx218_atm_pdma_init(unsigned long base)$/;"	f
vrx218_atm_us_qos_cfg_init	vrx320_ppe_atm_init.c	/^void vrx218_atm_us_qos_cfg_init(unsigned long base)$/;"	f
vrx218_atm_us_qos_des_init	vrx320_ppe_atm_init.c	/^void vrx218_atm_us_qos_des_init(unsigned long base)$/;"	f
vrx218_atm_wrx_queue_cfg_init	vrx320_ppe_atm_init.c	/^void vrx218_atm_wrx_queue_cfg_init(unsigned long base)$/;"	f
vrx218_atm_wtx_port_cfg_init	vrx320_ppe_atm_init.c	/^void vrx218_atm_wtx_port_cfg_init(unsigned long base, u8 qsb_en)$/;"	f
vrx218_atm_wtx_queue_cfg_init	vrx320_ppe_atm_init.c	/^void vrx218_atm_wtx_queue_cfg_init(unsigned long base, u8 qsb_en)$/;"	f
vrx218_bonding_des_sync_init	vrx320_ppe_ptm_init.c	/^void vrx218_bonding_des_sync_init(unsigned long base, int is_bonding,$/;"	f
vrx218_cdma_init	vrx320_ppe_atm_init.c	/^void vrx218_cdma_init(unsigned long base, int is_bonding, unsigned int vrx218_id, int cdma_write_data_en, int tc_mode)$/;"	f
vrx218_cdma_init	vrx320_ppe_ptm_init.c	/^void vrx218_cdma_init(unsigned long base, int is_bonding, unsigned int vrx218_id, int cdma_write_data_en, int tc_mode)$/;"	f
vrx218_des_sync_init	vrx320_ppe_ptm_init.c	/^void vrx218_des_sync_init(unsigned long base, int is_bonding, unsigned int vrx218_id)$/;"	f
vrx218_dev	vrx320_atm_datapath.c	/^    ltq_pcie_ep_dev_t               vrx218_dev;             \/*  end point device                        *\/$/;"	m	struct:atm_priv_data	file:
vrx218_dfe_init	vrx320_dfe.c	/^static void vrx218_dfe_init (u8 pcie_port)$/;"	f	file:
vrx218_dfe_reset	vrx320_dfe.c	/^static void vrx218_dfe_reset(u8 pcie_port) {$/;"	f	file:
vrx218_ds_bg_ctxt_init	vrx320_ppe_ptm_init.c	/^void vrx218_ds_bg_ctxt_init(unsigned long base)$/;"	f
vrx218_ds_desq_cfg_ctxt_init	vrx320_ppe_atm_init.c	/^void vrx218_ds_desq_cfg_ctxt_init(unsigned long base, int is_bonding, unsigned int vrx218_id, int tc_mode)$/;"	f
vrx218_ds_desq_cfg_ctxt_init	vrx320_ppe_ptm_init.c	/^void vrx218_ds_desq_cfg_ctxt_init(unsigned long base, int is_bonding,$/;"	f
vrx218_ds_fragq_desq_cfg_ctxt_init	vrx320_ppe_ptm_init.c	/^void vrx218_ds_fragq_desq_cfg_ctxt_init(unsigned long base, int is_bonding,$/;"	f
vrx218_ds_ll_ctxt_init	vrx320_ppe_ptm_init.c	/^void vrx218_ds_ll_ctxt_init(unsigned long base)$/;"	f
vrx218_ds_oam_desq_cfg_ctxt_init	vrx320_ppe_atm_init.c	/^void vrx218_ds_oam_desq_cfg_ctxt_init(unsigned long base)$/;"	f
vrx218_ds_soc_des_init	vrx320_ppe_atm_init.c	/^void vrx218_ds_soc_des_init(unsigned long base, int is_bonding, unsigned int vrx218_id)$/;"	f
vrx218_ds_soc_des_init	vrx320_ppe_ptm_init.c	/^void vrx218_ds_soc_des_init(unsigned long base, int is_bonding,$/;"	f
vrx218_e1_fw_code	vrx320_e1.h	/^static u32 vrx218_e1_fw_code[] = {$/;"	v
vrx218_e1_fw_data	vrx320_e1.h	/^static u32 vrx218_e1_fw_data[] = {$/;"	v
vrx218_edma_copy_ch_init	vrx320_ppe_ptm_init.c	/^void vrx218_edma_copy_ch_init(unsigned long base, int is_bonding,$/;"	f
vrx218_edma_init	vrx320_ppe_atm_init.c	/^void vrx218_edma_init(unsigned long base, int lle_in_sb, int cdma_write_data_en)$/;"	f
vrx218_edma_init	vrx320_ppe_ptm_init.c	/^void vrx218_edma_init(unsigned long base, int lle_in_sb, int cdma_write_data_en)$/;"	f
vrx218_gen_cfg_init	vrx320_ppe_ptm_init.c	/^void vrx218_gen_cfg_init(unsigned long base, int is_bonding,$/;"	f
vrx218_get_desc_mem_base	vrx320_atm_main.c	/^int vrx218_get_desc_mem_base(struct host_desc_mem *base)$/;"	f
vrx218_get_desc_mem_base	vrx320_ptm_main.c	/^int vrx218_get_desc_mem_base(struct host_desc_mem *base)$/;"	f
vrx218_local_des_init	vrx320_ppe_ptm_init.c	/^void vrx218_local_des_init(unsigned long base)$/;"	f
vrx218_pdma_init	vrx320_ppe_ptm_init.c	/^void vrx218_pdma_init(unsigned long base, int is_bonding)$/;"	f
vrx218_pp32_1_fw_code	vrx320_pp32_1.h	/^static u32 vrx218_pp32_1_fw_code[] = {$/;"	v
vrx218_pp32_1_fw_data	vrx320_pp32_1.h	/^static u32 vrx218_pp32_1_fw_data[] = {$/;"	v
vrx218_ppe_atm_free_mem	vrx320_ppe_atm_init.c	/^void __exit vrx218_ppe_atm_free_mem(const ltq_pcie_ep_dev_t *dev)$/;"	f
vrx218_ppe_atm_fw_exit	vrx320_ppe_atm_init.c	/^void __exit vrx218_ppe_atm_fw_exit(const ltq_pcie_ep_dev_t *dev)$/;"	f
vrx218_ppe_atm_init	vrx320_ppe_atm_init.c	/^void vrx218_ppe_atm_init(const ltq_pcie_ep_dev_t *dev, int qsb_en)$/;"	f
vrx218_ppe_ptm_free_mem	vrx320_ppe_ptm_init.c	/^void __exit vrx218_ppe_ptm_free_mem(const ltq_pcie_ep_dev_t * dev,$/;"	f
vrx218_ppe_ptm_fw_exit	vrx320_ppe_ptm_init.c	/^void __exit vrx218_ppe_ptm_fw_exit(const ltq_pcie_ep_dev_t * dev,$/;"	f
vrx218_ppe_ptm_init	vrx320_ppe_ptm_init.c	/^void __init vrx218_ppe_ptm_init(const ltq_pcie_ep_dev_t * dev,$/;"	f
vrx218_ptm_datapath_exit	vrx320_ptm_datapath.c	/^void __exit vrx218_ptm_datapath_exit(void)$/;"	f
vrx218_ptm_datapath_init	vrx320_ptm_datapath.c	/^int __init vrx218_ptm_datapath_init(const ltq_pcie_ep_dev_t * p_vrx218_dev_us,$/;"	f
vrx218_qos_ppe_generic_hook	vrx320_ptm_qos.c	/^int32_t vrx218_qos_ppe_generic_hook(PPA_GENERIC_HOOK_CMD cmd, void *buffer, uint32_t flag)$/;"	f
vrx218_sb_clear	vrx320_ppe_atm_init.c	/^void vrx218_sb_clear(unsigned long base)$/;"	f
vrx218_sb_clear	vrx320_ppe_ptm_init.c	/^void vrx218_sb_clear(unsigned long base)$/;"	f
vrx218_tc_fw_init	vrx320_ppe_ptm_init.c	/^void vrx218_tc_fw_init(unsigned long base, int is_bonding)$/;"	f
vrx218_tc_hw_init	vrx320_ppe_ptm_init.c	/^void vrx218_tc_hw_init(unsigned long base, int is_bonding)$/;"	f
vrx218_tc_reg_init	vrx320_ppe_ptm_init.c	/^void vrx218_tc_reg_init(unsigned long base)$/;"	f
vrx218_us_bg_ctxt_init	vrx320_ppe_ptm_init.c	/^void vrx218_us_bg_ctxt_init(unsigned long base)$/;"	f
vrx218_us_cpupath_desq_cfg_ctxt_init	vrx320_ppe_atm_init.c	/^void vrx218_us_cpupath_desq_cfg_ctxt_init(unsigned long base)$/;"	f
vrx218_us_cpupath_desq_cfg_ctxt_init	vrx320_ppe_ptm_init.c	/^void vrx218_us_cpupath_desq_cfg_ctxt_init(unsigned long base)$/;"	f
vrx218_us_fastpath_desq_cfg_ctxt_init	vrx320_ppe_atm_init.c	/^void vrx218_us_fastpath_desq_cfg_ctxt_init(unsigned long base)$/;"	f
vrx218_us_fastpath_desq_cfg_ctxt_init	vrx320_ppe_ptm_init.c	/^void vrx218_us_fastpath_desq_cfg_ctxt_init(unsigned long base)$/;"	f
vrx218_us_fragq_desq_cfg_ctxt_init	vrx320_ppe_ptm_init.c	/^void vrx218_us_fragq_desq_cfg_ctxt_init(unsigned long base, int is_bonding,$/;"	f
vrx218_us_qos_cfg_init	vrx320_ppe_ptm_init.c	/^void vrx218_us_qos_cfg_init(unsigned long base, int is_bonding,$/;"	f
vrx218_us_qos_des_init	vrx320_ppe_ptm_init.c	/^void vrx218_us_qos_des_init(unsigned long base, int is_bonding,$/;"	f
vrx320_disable_rx_intr	vrx320_ptm_datapath.c	/^static int vrx320_disable_rx_intr(void)$/;"	f	file:
vrx320_enable_rx_intr	vrx320_ptm_datapath.c	/^static int vrx320_enable_rx_intr(void)$/;"	f	file:
vrx320_hrpoll_start	vrx320_atm_datapath.c	/^unsigned int vrx320_hrpoll_start(void)$/;"	f
vrx320_hrpoll_start	vrx320_ptm_datapath.c	/^unsigned int vrx320_hrpoll_start(void)$/;"	f
vrx320_hrpoll_stop	vrx320_atm_datapath.c	/^unsigned int vrx320_hrpoll_stop(void)$/;"	f
vrx320_hrpoll_stop	vrx320_ptm_datapath.c	/^unsigned int vrx320_hrpoll_stop(void)$/;"	f
vrx320_hrtimer_callback	vrx320_atm_datapath.c	/^enum hrtimer_restart vrx320_hrtimer_callback( struct hrtimer *timer )$/;"	f
vrx320_hrtimer_callback	vrx320_ptm_datapath.c	/^enum hrtimer_restart vrx320_hrtimer_callback( struct hrtimer *timer )$/;"	f
vrx320_memcpy_swap	vrx320_atm_datapath.c	/^static int vrx320_memcpy_swap(unsigned char *dest_data, unsigned char *src_data, int len)$/;"	f	file:
vrx320_memcpy_swap	vrx320_ptm_datapath.c	/^static int vrx320_memcpy_swap(unsigned char *dest_data, unsigned char *src_data, int len)$/;"	f	file:
vrx320_napi	vrx320_ptm_datapath.c	/^struct napi_struct vrx320_napi;$/;"	v	typeref:struct:napi_struct
vrx320_napi_recv	vrx320_ptm_datapath.c	/^int vrx320_napi_recv(void *data, int len)$/;"	f
vrx320_nss_redirect_register	vrx320_ptm_datapath.c	/^void vrx320_nss_redirect_register(struct net_device *dev)$/;"	f
vrx320_nss_redirect_unregister	vrx320_ptm_datapath.c	/^void vrx320_nss_redirect_unregister(void)$/;"	f
vrx320_nss_redirect_vlan_tag_remove	vrx320_ptm_datapath.c	/^void vrx320_nss_redirect_vlan_tag_remove(struct sk_buff *skb)$/;"	f
vrx320_poll	vrx320_ptm_datapath.c	/^static int vrx320_poll(struct napi_struct *napi, int budget)$/;"	f	file:
vrx320_poll_bondsw	vrx320_ptm_datapath.c	/^static int vrx320_poll_bondsw(struct napi_struct *napi, int budget)$/;"	f	file:
vrx320_ptm_cpu_us_desc_exit	vrx320_ptm_datapath.c	/^static int vrx320_ptm_cpu_us_desc_exit(void)$/;"	f	file:
vrx320_ptm_cpu_us_desc_init	vrx320_ptm_datapath.c	/^static int vrx320_ptm_cpu_us_desc_init(void)$/;"	f	file:
w	unified_qos_ds_be.h	/^        unsigned int w:24;$/;"	m	struct:__anon16
w	vrx320_api_qos.h	/^    uint32_t   w; \/*!<  weight *\/$/;"	m	struct:__anon27
wan_mix_map	vrx320_api_qos.h	/^    uint32_t    wan_mix_map;   \/*!<  mixed register value  *\/$/;"	m	struct:__anon40
wan_port_map	vrx320_api_qos.h	/^    uint32_t    wan_port_map;  \/*!<  wan port interface register value  *\/$/;"	m	struct:__anon40
wan_rx_mib_table	vrx320_ppe_ptm_tc_ds.h	/^struct wan_rx_mib_table {$/;"	s
wan_tx_mib_table	vrx320_ptm_qos.c	/^struct wan_tx_mib_table {$/;"	s	file:
wch_idx_write_pdma_cmd0	vrx320_ppe_fw_ds.h	/^        unsigned int wch_idx_write_pdma_cmd0;$/;"	m	struct:__anon87
wch_idx_write_pdma_cmd1	vrx320_ppe_fw_ds.h	/^        unsigned int wch_idx_write_pdma_cmd1;$/;"	m	struct:__anon87
wch_ll_ptr_read_pdma_cmd0	vrx320_ppe_fw_ds.h	/^        unsigned int wch_ll_ptr_read_pdma_cmd0;$/;"	m	struct:__anon87
wch_ll_ptr_read_pdma_cmd1	vrx320_ppe_fw_ds.h	/^        unsigned int wch_ll_ptr_read_pdma_cmd1;$/;"	m	struct:__anon87
weight	vrx320_api_qos.h	/^    uint32_t        weight;   \/*!<  WFQ weight. The value is from 0 ~ 100 *\/$/;"	m	struct:__anon34
weight_level	vrx320_api_qos.h	/^    uint32_t weight_level;   \/*!<  internal wfq weight *\/$/;"	m	struct:__anon27
weight_level	vrx320_api_qos.h	/^    uint32_t weight_level;$/;"	m	struct:__anon37
weight_negative_qmap	unified_qos_ds_be.h	/^        unsigned int weight_negative_qmap:16;$/;"	m	struct:__anon15
weight_reload	unified_qos_ds_be.h	/^        unsigned int weight_reload:1;$/;"	m	struct:__anon15
wfq_cfg_t	unified_qos_ds_be.h	/^    } wfq_cfg_t;$/;"	t	typeref:struct:__anon8
wfq_en	unified_qos_ds_be.h	/^        unsigned int wfq_en:1;$/;"	m	struct:__anon15
wfq_en	unified_qos_ds_be.h	/^        unsigned int wfq_en:1;$/;"	m	struct:__anon9
wfq_en	vrx320_api_qos.h	/^    uint32_t wfq_en        ; \/*!<    1-WFQ enabled, 0-strict priority enabled *\/$/;"	m	struct:__anon40
wfq_en	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int wfq_en                 :1;     \/\/  1: WFQ enabled, 0: strict priority enabled$/;"	m	struct:tx_qos_cfg
wfq_force_reload_map	unified_qos_ds_be.h	/^        unsigned int wfq_force_reload_map:16;$/;"	m	struct:__anon8
wfq_multiple	vrx320_api_qos.h	/^    uint32_t wfq_multiple; \/*!<  qos wfq multipler  *\/$/;"	m	struct:__anon40
wfq_multiple	vrx320_ptm_qos.c	/^  static uint32_t wfq_multiple = IFX_PPA_DRV_QOS_WFQ_WLEVEL_2_W;$/;"	v	file:
wfq_multiple_addr	vrx320_api_qos.h	/^    uint32_t wfq_multiple_addr; \/*!<  qos wfq multipler address  *\/$/;"	m	struct:__anon40
wfq_reload_enable_map	unified_qos_ds_be.h	/^        unsigned int wfq_reload_enable_map:16;$/;"	m	struct:__anon8
wfq_strict_pri_weight	vrx320_api_qos.h	/^    uint32_t wfq_strict_pri_weight; \/*!<  strict priority's weight value *\/$/;"	m	struct:__anon40
wfq_strict_pri_weight	vrx320_ptm_qos.c	/^  static uint32_t wfq_strict_pri_weight = 0x7FFFFF;$/;"	v	file:
wfq_strict_pri_weight_addr	vrx320_api_qos.h	/^    uint32_t wfq_strict_pri_weight_addr; \/*!<  strict priority's weight address  *\/	$/;"	m	struct:__anon40
wfqf	vrx320_atm_datapath.c	/^      unsigned int  wfqf    :14;$/;"	m	struct:qsb_queue_parameter_table::__anon44	file:
working_call_num	vrx320_ppe_fw_ds.h	/^        unsigned int working_call_num;$/;"	m	struct:__anon89
working_call_time_hi	vrx320_ppe_fw_ds.h	/^        unsigned int working_call_time_hi;$/;"	m	struct:__anon89
working_call_time_lo	vrx320_ppe_fw_ds.h	/^        unsigned int working_call_time_lo;$/;"	m	struct:__anon89
wr_cmd_dar	vrx320_ppe_fw_ds.h	/^        unsigned int wr_cmd_dar;$/;"	m	struct:__anon83
wr_cmd_sar	vrx320_ppe_fw_ds.h	/^        unsigned int wr_cmd_sar;$/;"	m	struct:__anon83
wr_ptr	vrx320_api_qos.h	/^    uint32_t    wr_ptr; \/*!<  qos wtx write pointer *\/$/;"	m	struct:__anon28
wr_ptr	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    wr_ptr              :16;$/;"	m	struct:wtx_qos_q_desc_cfg
wrx_correct_cell	vrx320_atm_common.h	/^    unsigned int    wrx_correct_cell;$/;"	m	struct:dsl_wan_mib_table
wrx_correct_pdu	vrx320_atm_common.h	/^    unsigned int    wrx_correct_pdu;$/;"	m	struct:dsl_wan_mib_table
wrx_drop_pdu	vrx320_atm_datapath.c	/^    unsigned int                    wrx_drop_pdu;           \/*  AAL5 packet dropped by driver on RX     *\/$/;"	m	struct:atm_priv_data	file:
wrx_dropdes_cell	vrx320_atm_common.h	/^    unsigned int    wrx_dropdes_cell;$/;"	m	struct:dsl_wan_mib_table
wrx_dropdes_pdu	vrx320_atm_common.h	/^    unsigned int    wrx_dropdes_pdu;$/;"	m	struct:dsl_wan_mib_table
wrx_dropdes_pdu	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    wrx_dropdes_pdu;$/;"	m	struct:wan_rx_mib_table
wrx_drophtu_cell	vrx320_atm_common.h	/^    unsigned int    wrx_drophtu_cell;$/;"	m	struct:dsl_wan_mib_table
wrx_err_cell	vrx320_atm_common.h	/^    unsigned int    wrx_err_cell;$/;"	m	struct:dsl_wan_mib_table
wrx_err_pdu	vrx320_atm_common.h	/^    unsigned int    wrx_err_pdu;$/;"	m	struct:dsl_wan_mib_table
wrx_pdu	vrx320_atm_datapath.c	/^    unsigned int                    wrx_pdu;                \/*  successfully received AAL5 packet       *\/$/;"	m	struct:atm_priv_data	file:
wrx_queue_config_t	vrx320_ppe_atm_ds.h	/^    } wrx_queue_config_t;$/;"	t	typeref:struct:__anon50
wrx_total_byte	vrx320_atm_common.h	/^    unsigned int    wrx_total_byte;$/;"	m	struct:dsl_wan_mib_table
wrx_total_bytes	vrx320_ppe_ptm_tc_ds.h	/^    unsigned int    wrx_total_bytes;$/;"	m	struct:wan_rx_mib_table
wrx_total_bytes	vrx320_ptm_qos.c	/^    unsigned int    wrx_total_bytes;$/;"	m	struct:wan_tx_mib_table	file:
wrx_total_pdu	vrx320_ptm_qos.c	/^    unsigned int    wrx_total_pdu;$/;"	m	struct:wan_tx_mib_table	file:
wtx_cpu_drop_pdu	vrx320_ptm_qos.c	/^    unsigned int    wtx_cpu_drop_pdu;$/;"	m	struct:wan_tx_mib_table	file:
wtx_cpu_drop_small_pdu	vrx320_ptm_qos.c	/^    unsigned int    wtx_cpu_drop_small_pdu;$/;"	m	struct:wan_tx_mib_table	file:
wtx_drop_pdu	vrx320_atm_datapath.c	/^    unsigned int                    wtx_drop_pdu;           \/*  AAL5 packet dropped by driver on TX     *\/$/;"	m	struct:atm_priv_data	file:
wtx_err_pdu	vrx320_atm_datapath.c	/^    unsigned int                    wtx_err_pdu;            \/*  error AAL5 packet                       *\/$/;"	m	struct:atm_priv_data	file:
wtx_fast_drop_pdu	vrx320_ptm_qos.c	/^    unsigned int    wtx_fast_drop_pdu;$/;"	m	struct:wan_tx_mib_table	file:
wtx_fast_drop_small_pdu	vrx320_ptm_qos.c	/^    unsigned int    wtx_fast_drop_small_pdu;$/;"	m	struct:wan_tx_mib_table	file:
wtx_pdu	vrx320_atm_datapath.c	/^    unsigned int                    wtx_pdu;$/;"	m	struct:atm_priv_data	file:
wtx_port_config_t	vrx320_ppe_atm_ds.h	/^    } wtx_port_config_t;$/;"	t	typeref:struct:__anon51
wtx_qos_q_desc_cfg	vrx320_ppe_ptm_tc_ds.h	/^struct wtx_qos_q_desc_cfg {$/;"	s
wtx_queue_config_t	vrx320_ppe_atm_ds.h	/^    } wtx_queue_config_t;$/;"	t	typeref:struct:__anon52
wtx_total_byte	vrx320_atm_common.h	/^    unsigned int    wtx_total_byte;$/;"	m	struct:dsl_wan_mib_table
wtx_total_bytes	vrx320_ptm_qos.c	/^    unsigned int    wtx_total_bytes;$/;"	m	struct:wan_tx_mib_table	file:
wtx_total_cell	vrx320_atm_common.h	/^    unsigned int    wtx_total_cell;$/;"	m	struct:dsl_wan_mib_table
wtx_total_pdu	vrx320_atm_common.h	/^    unsigned int    wtx_total_pdu;$/;"	m	struct:dsl_wan_mib_table
wtx_total_pdu	vrx320_ptm_qos.c	/^    unsigned int    wtx_total_pdu;$/;"	m	struct:wan_tx_mib_table	file:
xCLR_TX_NEW_FRAG_AVAIL	vrx320_e1_addr_def.h	707;"	d
xGET_TX_NEW_FRAG_AVAIL	vrx320_e1_addr_def.h	704;"	d
xLDI_CFG_WAN_WRDES_DELAY	vrx320_a1plus_addr_def.h	58;"	d
xLDI_CFG_WRX_DMACH_ON	vrx320_a1plus_addr_def.h	59;"	d
xLDI_CFG_WRX_HTUTS	vrx320_a1plus_addr_def.h	57;"	d
xLDI_CFG_WRX_HUNT_BITTH	vrx320_a1plus_addr_def.h	61;"	d
xLDI_CFG_WTX_DMACH_ON	vrx320_a1plus_addr_def.h	60;"	d
xLDI_EMA_CONTEXT_CMD_WRPTR	vrx320_a1plus_addr_def.h	648;"	d
xLDI_EMA_CONTEXT_DATA_WRPTR	vrx320_a1plus_addr_def.h	649;"	d
xLDI_FWGEN_BITS_WORD0	vrx320_a1plus_addr_def.h	694;"	d
xLDI_FWGEN_CELLS_QUEUED_0	vrx320_a1plus_addr_def.h	739;"	d
xLDI_FWGEN_CELLS_QUEUED_1	vrx320_a1plus_addr_def.h	740;"	d
xLDI_FWGEN_DES0	vrx320_a1plus_addr_def.h	717;"	d
xLDI_FWGEN_DES1	vrx320_a1plus_addr_def.h	718;"	d
xLDI_FWGEN_EMA_CMD0	vrx320_a1plus_addr_def.h	708;"	d
xLDI_FWGEN_EMA_CMD1	vrx320_a1plus_addr_def.h	709;"	d
xLDI_FWGEN_MBOX0_ISR	vrx320_a1plus_addr_def.h	748;"	d
xLDI_FWGEN_PREV_EMA_ISR	vrx320_a1plus_addr_def.h	747;"	d
xLDI_FWGEN_SPACE_PENDING0	vrx320_a1plus_addr_def.h	741;"	d
xLDI_FWGEN_SPACE_PENDING1	vrx320_a1plus_addr_def.h	742;"	d
xLDI_FWGEN_VAR_BMC_CMD0	vrx320_a1plus_addr_def.h	729;"	d
xLDI_FWGEN_VAR_BMC_CMD1	vrx320_a1plus_addr_def.h	743;"	d
xLDI_FWGEN_VAR_BYTEOFF	vrx320_a1plus_addr_def.h	735;"	d
xLDI_FWGEN_VAR_CURR_LEN	vrx320_a1plus_addr_def.h	723;"	d
xLDI_FWGEN_VAR_DWNUM	vrx320_a1plus_addr_def.h	722;"	d
xLDI_FWGEN_VAR_DW_OFF	vrx320_a1plus_addr_def.h	730;"	d
xLDI_FWGEN_VAR_EXP_LEN	vrx320_a1plus_addr_def.h	733;"	d
xLDI_FWGEN_VAR_FILL_CELL	vrx320_a1plus_addr_def.h	732;"	d
xLDI_FWGEN_VAR_LAST_CELL	vrx320_a1plus_addr_def.h	731;"	d
xLDI_FWGEN_VAR_STW	vrx320_a1plus_addr_def.h	727;"	d
xLDI_FWGEN_VAR_TRAILER_CPI	vrx320_a1plus_addr_def.h	726;"	d
xLDI_FWGEN_VAR_TRAILER_LEN	vrx320_a1plus_addr_def.h	724;"	d
xLDI_FWGEN_VAR_TRAILER_UU	vrx320_a1plus_addr_def.h	725;"	d
xLDI_FWGEN_WRX_2684_CELL_ALIGN_OFF	vrx320_a1plus_addr_def.h	753;"	d
xLDI_FWGEN_WRX_2684_MPOA_TYPE	vrx320_a1plus_addr_def.h	754;"	d
xLDI_FWGEN_WRX_2684_ORIGINAL_FLAG	vrx320_a1plus_addr_def.h	752;"	d
xLDI_FWGEN_WRX_AAL5_CELL1_ROUNDDOWN_DWNUM	vrx320_a1plus_addr_def.h	755;"	d
xLDI_FWGEN_WRX_CELLID	vrx320_a1plus_addr_def.h	711;"	d
xLDI_FWGEN_WRX_CELL_HEADER	vrx320_a1plus_addr_def.h	719;"	d
xLDI_FWGEN_WRX_CELL_TYPE	vrx320_a1plus_addr_def.h	710;"	d
xLDI_FWGEN_WRX_DESBUF_NONFULL_STATUS	vrx320_a1plus_addr_def.h	712;"	d
xLDI_FWGEN_WRX_DESREQ_NONPEND_STATUS	vrx320_a1plus_addr_def.h	744;"	d
xLDI_FWGEN_WRX_DES_BYTES	vrx320_a1plus_addr_def.h	756;"	d
xLDI_FWGEN_WRX_DES_PREFETCH_DID	vrx320_a1plus_addr_def.h	706;"	d
xLDI_FWGEN_WRX_DID	vrx320_a1plus_addr_def.h	707;"	d
xLDI_FWGEN_WRX_DMACH_NONEMPTY_STATUS	vrx320_a1plus_addr_def.h	703;"	d
xLDI_FWGEN_WRX_DMACH_VLD_STATUS	vrx320_a1plus_addr_def.h	704;"	d
xLDI_FWGEN_WRX_ETH_TYPE	vrx320_a1plus_addr_def.h	759;"	d
xLDI_FWGEN_WRX_FIRST_CELL	vrx320_a1plus_addr_def.h	757;"	d
xLDI_FWGEN_WRX_MAC_BYTE	vrx320_a1plus_addr_def.h	760;"	d
xLDI_FWGEN_WRX_PID	vrx320_a1plus_addr_def.h	737;"	d
xLDI_FWGEN_WRX_PKT_LEN_WO_FCS	vrx320_a1plus_addr_def.h	758;"	d
xLDI_FWGEN_WRX_QID	vrx320_a1plus_addr_def.h	721;"	d
xLDI_FWGEN_WRX_VEN	vrx320_a1plus_addr_def.h	705;"	d
xLDI_FWGEN_WRX_WRDES_FINAL_PEND_DID	vrx320_a1plus_addr_def.h	699;"	d
xLDI_FWGEN_WRX_WRDES_PEND_DID	vrx320_a1plus_addr_def.h	697;"	d
xLDI_FWGEN_WRX_WREMA_PEND_DID	vrx320_a1plus_addr_def.h	695;"	d
xLDI_FWGEN_WTX_1ST_CELL_READ_FLAG0	vrx320_a1plus_addr_def.h	749;"	d
xLDI_FWGEN_WTX_1ST_CELL_READ_FLAG1	vrx320_a1plus_addr_def.h	750;"	d
xLDI_FWGEN_WTX_2684_INSERT_LEN	vrx320_a1plus_addr_def.h	767;"	d
xLDI_FWGEN_WTX_2684_RM_LEN	vrx320_a1plus_addr_def.h	766;"	d
xLDI_FWGEN_WTX_CELL1_BYTEOFF	vrx320_a1plus_addr_def.h	773;"	d
xLDI_FWGEN_WTX_CELLBUF_EMPTY_STATUS	vrx320_a1plus_addr_def.h	701;"	d
xLDI_FWGEN_WTX_CELLREQ_NONPEND_STATUS	vrx320_a1plus_addr_def.h	746;"	d
xLDI_FWGEN_WTX_CELL_HEADER	vrx320_a1plus_addr_def.h	734;"	d
xLDI_FWGEN_WTX_CURRDES_VLD_STATUS	vrx320_a1plus_addr_def.h	715;"	d
xLDI_FWGEN_WTX_DATA_PREFETCH_QID	vrx320_a1plus_addr_def.h	736;"	d
xLDI_FWGEN_WTX_DESBUF_NONFULL_STATUS	vrx320_a1plus_addr_def.h	716;"	d
xLDI_FWGEN_WTX_DESREQ_NONPEND_STATUS	vrx320_a1plus_addr_def.h	745;"	d
xLDI_FWGEN_WTX_DES_PREFETCH_DID	vrx320_a1plus_addr_def.h	714;"	d
xLDI_FWGEN_WTX_DES_PREFETCH_QID	vrx320_a1plus_addr_def.h	713;"	d
xLDI_FWGEN_WTX_DMACH_NONEMPTY_STATUS	vrx320_a1plus_addr_def.h	702;"	d
xLDI_FWGEN_WTX_ENCAP_PARSE_DROP	vrx320_a1plus_addr_def.h	768;"	d
xLDI_FWGEN_WTX_ETH_HD_DONE	vrx320_a1plus_addr_def.h	765;"	d
xLDI_FWGEN_WTX_ETH_IPOFF	vrx320_a1plus_addr_def.h	775;"	d
xLDI_FWGEN_WTX_ETH_IS_IPV4	vrx320_a1plus_addr_def.h	774;"	d
xLDI_FWGEN_WTX_ETH_IS_VLAN	vrx320_a1plus_addr_def.h	769;"	d
xLDI_FWGEN_WTX_MPOA_PT	vrx320_a1plus_addr_def.h	781;"	d
xLDI_FWGEN_WTX_PID	vrx320_a1plus_addr_def.h	738;"	d
xLDI_FWGEN_WTX_QID	vrx320_a1plus_addr_def.h	728;"	d
xLDI_FWGEN_WTX_QPKT_LEVEL_CONTROL	vrx320_a1plus_addr_def.h	776;"	d
xLDI_FWGEN_WTX_QSB_VC_CONTEXT_BASE	vrx320_a1plus_addr_def.h	778;"	d
xLDI_FWGEN_WTX_RDDATA_PEND_QID	vrx320_a1plus_addr_def.h	700;"	d
xLDI_FWGEN_WTX_RDWNUM	vrx320_a1plus_addr_def.h	770;"	d
xLDI_FWGEN_WTX_SWOFFF	vrx320_a1plus_addr_def.h	771;"	d
xLDI_FWGEN_WTX_WRDES_FINAL_PEND_DID	vrx320_a1plus_addr_def.h	698;"	d
xLDI_FWGEN_WTX_WRDES_PEND_DID	vrx320_a1plus_addr_def.h	696;"	d
xLDI_FW_FEATURE	vrx320_e1_addr_def.h	22;"	d
xLDI_FW_VER_ID	vrx320_a1plus_addr_def.h	56;"	d
xLDI_HTU_ENTRY_TABLE	vrx320_a1plus_addr_def.h	622;"	d
xLDI_HTU_MASK_TABLE	vrx320_a1plus_addr_def.h	623;"	d
xLDI_HTU_RESULT_TABLE	vrx320_a1plus_addr_def.h	624;"	d
xLDI_PPE_SB2000H_FPI_DW_ADDR	vrx320_a1plus_addr_def.h	317;"	d
xLDI_VRX218_FLOW_CTRL_CFG	vrx320_a1plus_addr_def.h	62;"	d
xLDI_VRX218_FLOW_CTRL_CFG	vrx320_e1_addr_def.h	118;"	d
xLDI_WAN_EMA_CMD_BUF	vrx320_a1plus_addr_def.h	645;"	d
xLDI_WAN_EMA_CONTEXT_CMD_WRPTR	vrx320_a1plus_addr_def.h	650;"	d
xLDI_WAN_EMA_CONTEXT_DATA_WRPTR	vrx320_a1plus_addr_def.h	651;"	d
xLDI_WAN_EMA_DATA_BUF	vrx320_a1plus_addr_def.h	646;"	d
xLDI_WRXCTXT_Hunt_Cnt0	vrx320_a1plus_addr_def.h	668;"	d
xLDI_WRXCTXT_Hunt_Cnt1	vrx320_a1plus_addr_def.h	669;"	d
xLDI_WRXCTXT_L2Pages0	vrx320_a1plus_addr_def.h	660;"	d
xLDI_WRXCTXT_L2Pages1	vrx320_a1plus_addr_def.h	661;"	d
xLDI_WRXCTXT_L2_RdPtr0	vrx320_a1plus_addr_def.h	658;"	d
xLDI_WRXCTXT_L2_RdPtr1	vrx320_a1plus_addr_def.h	659;"	d
xLDI_WRXCTXT_MatchCells0	vrx320_a1plus_addr_def.h	662;"	d
xLDI_WRXCTXT_MatchCells1	vrx320_a1plus_addr_def.h	663;"	d
xLDI_WRXCTXT_NoMatchCells0	vrx320_a1plus_addr_def.h	664;"	d
xLDI_WRXCTXT_NoMatchCells1	vrx320_a1plus_addr_def.h	665;"	d
xLDI_WRXCTXT_PortState0	vrx320_a1plus_addr_def.h	666;"	d
xLDI_WRXCTXT_PortState1	vrx320_a1plus_addr_def.h	667;"	d
xLDI_WRXCTXT_TC_RdPtr0	vrx320_a1plus_addr_def.h	656;"	d
xLDI_WRXCTXT_TC_RdPtr1	vrx320_a1plus_addr_def.h	657;"	d
xLDI_WRXCTXT_WrxCBufStart0	vrx320_a1plus_addr_def.h	688;"	d
xLDI_WRXCTXT_WrxCBufStart1	vrx320_a1plus_addr_def.h	689;"	d
xLDI_WRXCTXT_WrxDBufStart0	vrx320_a1plus_addr_def.h	686;"	d
xLDI_WRXCTXT_WrxDBufStart1	vrx320_a1plus_addr_def.h	687;"	d
xLDI_WRX_CORRECT_CELL	vrx320_a1plus_addr_def.h	606;"	d
xLDI_WRX_CORRECT_PDU	vrx320_a1plus_addr_def.h	603;"	d
xLDI_WRX_DECAP_BUF_BASE	vrx320_a1plus_addr_def.h	762;"	d
xLDI_WRX_DECAP_BUF_BASE_HW	vrx320_a1plus_addr_def.h	763;"	d
xLDI_WRX_DES_PREFETCH_BUF	vrx320_a1plus_addr_def.h	594;"	d
xLDI_WRX_DROPDES_CELL	vrx320_a1plus_addr_def.h	605;"	d
xLDI_WRX_DROPDES_PDU	vrx320_a1plus_addr_def.h	602;"	d
xLDI_WRX_DROPHTU_CELL	vrx320_a1plus_addr_def.h	601;"	d
xLDI_WRX_ERR_CELL	vrx320_a1plus_addr_def.h	607;"	d
xLDI_WRX_ERR_PDU	vrx320_a1plus_addr_def.h	604;"	d
xLDI_WRX_OAM_DES_BUF	vrx320_a1plus_addr_def.h	596;"	d
xLDI_WRX_PKT_DES_BUF	vrx320_a1plus_addr_def.h	595;"	d
xLDI_WRX_QUEUE_CHANNEL_CONTEXT	vrx320_a1plus_addr_def.h	630;"	d
xLDI_WRX_QUEUE_CONFIG	vrx320_a1plus_addr_def.h	629;"	d
xLDI_WRX_TOTAL_BYTE	vrx320_a1plus_addr_def.h	608;"	d
xLDI_WRX_VC_MIB_BASE	vrx320_a1plus_addr_def.h	617;"	d
xLDI_WTXCTXT_TC_WRPTR0	vrx320_a1plus_addr_def.h	674;"	d
xLDI_WTXCTXT_TC_WRPTR1	vrx320_a1plus_addr_def.h	675;"	d
xLDI_WTXCTXT_WtxDBufStart0	vrx320_a1plus_addr_def.h	680;"	d
xLDI_WTXCTXT_WtxDBufStart1	vrx320_a1plus_addr_def.h	681;"	d
xLDI_WTX_ETH_HEADER_BUF_BASE	vrx320_a1plus_addr_def.h	779;"	d
xLDI_WTX_PORT_CONFIG0	vrx320_a1plus_addr_def.h	639;"	d
xLDI_WTX_PORT_CONFIG1	vrx320_a1plus_addr_def.h	640;"	d
xLDI_WTX_QUEUE_CONFIG	vrx320_a1plus_addr_def.h	635;"	d
xLDI_WTX_TOTAL_BYTE	vrx320_a1plus_addr_def.h	611;"	d
xLDI_WTX_TOTAL_CELL	vrx320_a1plus_addr_def.h	610;"	d
xLDI_WTX_TOTAL_PDU	vrx320_a1plus_addr_def.h	609;"	d
xLDI_edma_ch_ctxt_idx_fpi_addr	vrx320_a1plus_addr_def.h	224;"	d
xLDI_edma_ch_ctxt_idx_fpi_addr	vrx320_e1_addr_def.h	581;"	d
xLDI_edma_ch_status_fpi_addr	vrx320_a1plus_addr_def.h	236;"	d
xLDI_edma_ch_status_fpi_addr	vrx320_e1_addr_def.h	593;"	d
xLDI_edma_ll_ptr_fpi_addr	vrx320_a1plus_addr_def.h	230;"	d
xLDI_edma_ll_ptr_fpi_addr	vrx320_e1_addr_def.h	587;"	d
xLDI_edma_lle_block_fpi_addr	vrx320_a1plus_addr_def.h	135;"	d
xLDI_edma_lle_block_fpi_addr	vrx320_e1_addr_def.h	240;"	d
xTM_MODE_TO_DSL	vrx320_ppe_atm_init.c	207;"	d	file:
xTM_MODE_TO_DSL	vrx320_ppe_ptm_init.c	178;"	d	file:
