

================================================================
== Vitis HLS Report for 'accelerator_1437_Pipeline_VITIS_LOOP_104_4'
================================================================
* Date:           Sat Apr 12 12:18:38 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.263 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|   11|   11|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_4  |       10|       10|         2|          1|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.82>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_38 = alloca i32 1" [../accelerator.h:104]   --->   Operation 5 'alloca' 'i_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %empty"   --->   Operation 6 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.48ns)   --->   "%store_ln104 = store i4 0, i4 %i_38" [../accelerator.h:104]   --->   Operation 7 'store' 'store_ln104' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_105_5"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i4 %i_38" [../accelerator.h:104]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.86ns)   --->   "%icmp_ln104 = icmp_eq  i4 %i, i4 10" [../accelerator.h:104]   --->   Operation 10 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.86ns)   --->   "%i_43 = add i4 %i, i4 1" [../accelerator.h:104]   --->   Operation 11 'add' 'i_43' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %VITIS_LOOP_105_5.split, void %for.inc68.exitStub" [../accelerator.h:104]   --->   Operation 12 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i4 %i" [../accelerator.h:104]   --->   Operation 13 'zext' 'zext_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i4 %i" [../accelerator.h:104]   --->   Operation 14 'zext' 'zext_ln104_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.98ns)   --->   "%empty_131 = add i14 %zext_ln104_1, i14 %tmp" [../accelerator.h:104]   --->   Operation 15 'add' 'empty_131' <Predicate = (!icmp_ln104)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i14 %empty_131" [../accelerator.h:109]   --->   Operation 16 'zext' 'zext_ln109' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%result_l3_addr = getelementptr i25 %result_l3, i64 0, i64 %zext_ln104" [../accelerator.h:109]   --->   Operation 17 'getelementptr' 'result_l3_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.79ns)   --->   "%result_l3_load = load i4 %result_l3_addr" [../accelerator.h:109]   --->   Operation 18 'load' 'result_l3_load' <Predicate = (!icmp_ln104)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%y_train_addr = getelementptr i1 %y_train, i64 0, i64 %zext_ln109" [../accelerator.h:109]   --->   Operation 19 'getelementptr' 'y_train_addr' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.35ns)   --->   "%y_train_load = load i14 %y_train_addr" [../accelerator.h:109]   --->   Operation 20 'load' 'y_train_load' <Predicate = (!icmp_ln104)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 14370> <RAM>
ST_1 : Operation 21 [1/1] (0.48ns)   --->   "%store_ln104 = store i4 %i_43, i4 %i_38" [../accelerator.h:104]   --->   Operation 21 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.48>
ST_1 : Operation 33 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.26>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln104 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../accelerator.h:104]   --->   Operation 22 'specpipeline' 'specpipeline_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln104 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [../accelerator.h:104]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln104 = specloopname void @_ssdm_op_SpecLoopName, void @empty_96" [../accelerator.h:104]   --->   Operation 24 'specloopname' 'specloopname_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (0.79ns)   --->   "%result_l3_load = load i4 %result_l3_addr" [../accelerator.h:109]   --->   Operation 25 'load' 'result_l3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 26 [1/2] (1.35ns)   --->   "%y_train_load = load i14 %y_train_addr" [../accelerator.h:109]   --->   Operation 26 'load' 'y_train_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 14370> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i1.i17, i1 %y_train_load, i17 0" [../accelerator.h:109]   --->   Operation 27 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln109_1 = zext i18 %shl_ln6" [../accelerator.h:109]   --->   Operation 28 'zext' 'zext_ln109_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.12ns)   --->   "%sub_ln109 = sub i25 %result_l3_load, i25 %zext_ln109_1" [../accelerator.h:109]   --->   Operation 29 'sub' 'sub_ln109' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%final_error_0_addr = getelementptr i25 %final_error_0, i64 0, i64 %zext_ln104" [../accelerator.h:109]   --->   Operation 30 'getelementptr' 'final_error_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.79ns)   --->   "%store_ln109 = store i25 %sub_ln109, i4 %final_error_0_addr" [../accelerator.h:109]   --->   Operation 31 'store' 'store_ln109' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 10> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln104 = br void %VITIS_LOOP_105_5" [../accelerator.h:104]   --->   Operation 32 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 2.830ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln104', ../accelerator.h:104) of constant 0 on local variable 'i', ../accelerator.h:104 [7]  (0.489 ns)
	'load' operation 4 bit ('i', ../accelerator.h:104) on local variable 'i', ../accelerator.h:104 [10]  (0.000 ns)
	'add' operation 14 bit ('empty_131', ../accelerator.h:104) [20]  (0.989 ns)
	'getelementptr' operation 14 bit ('y_train_addr', ../accelerator.h:109) [24]  (0.000 ns)
	'load' operation 1 bit ('y_train_load', ../accelerator.h:109) on array 'y_train' [25]  (1.352 ns)

 <State 2>: 3.263ns
The critical path consists of the following:
	'load' operation 1 bit ('y_train_load', ../accelerator.h:109) on array 'y_train' [25]  (1.352 ns)
	'sub' operation 25 bit ('sub_ln109', ../accelerator.h:109) [28]  (1.121 ns)
	'store' operation 0 bit ('store_ln109', ../accelerator.h:109) of variable 'sub_ln109', ../accelerator.h:109 on array 'final_error_0' [30]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
