
---------- Begin Simulation Statistics ----------
final_tick                                48080836500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 183702                       # Simulator instruction rate (inst/s)
host_mem_usage                                4425532                       # Number of bytes of host memory used
host_op_rate                                   346462                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    78.80                       # Real time elapsed on the host
host_tick_rate                              610176967                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14475332                       # Number of instructions simulated
sim_ops                                      27300546                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.048081                       # Number of seconds simulated
sim_ticks                                 48080836500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    4475332                       # Number of instructions committed
system.cpu0.committedOps                      8384166                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             21.487022                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2743949                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     714156                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2017                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    4177643                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        15874                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       82220615                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.046540                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1744820                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          181                       # TLB misses on write requests
system.cpu0.numCycles                        96161557                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.03%      0.03% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                3999182     47.70%     47.72% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.01%     47.73% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.02%     47.75% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.00%     47.75% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     47.75% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     47.75% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     47.75% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     47.75% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     47.75% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     47.75% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     47.75% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.01%     47.76% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     47.76% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.01%     47.77% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     47.77% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.01%     47.79% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.01%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     47.80% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      2.38%     50.18% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      1.59%     51.78% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.02%     51.79% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         4041620     48.21%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 8384166                       # Class of committed instruction
system.cpu0.tickCycles                       13940942                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               39                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     80                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     18916380                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              9.616167                       # CPI: cycles per instruction
system.cpu1.discardedOps                      3499248                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    2501856                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        32870                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1828766                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         1220                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       63706515                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.103992                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    3342000                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          194                       # TLB misses on write requests
system.cpu1.numCycles                        96161673                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              38775      0.20%      0.20% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14860976     78.56%     78.77% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 41062      0.22%     78.98% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.99% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                24884      0.13%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     79.12% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     79.13% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 27378      0.14%     79.28% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc               112708      0.60%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.87% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               2046688     10.82%     90.70% # Class of committed instruction
system.cpu1.op_class_0::MemWrite              1656607      8.76%     99.45% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            64978      0.34%     99.80% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           38368      0.20%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                18916380                       # Class of committed instruction
system.cpu1.tickCycles                       32455158                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   39                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       768340                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1537722                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2791805                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          202                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5583675                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            202                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             219904                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       556940                       # Transaction distribution
system.membus.trans_dist::CleanEvict           211400                       # Transaction distribution
system.membus.trans_dist::ReadExReq            549478                       # Transaction distribution
system.membus.trans_dist::ReadExResp           549478                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        219904                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2307104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2307104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2307104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     84884608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     84884608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                84884608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            769382                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  769382    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              769382                       # Request fanout histogram
system.membus.reqLayer4.occupancy          4046178000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               8.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4082877500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  48080836500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1735886                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1735886                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1735886                       # number of overall hits
system.cpu0.icache.overall_hits::total        1735886                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8891                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8891                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8891                       # number of overall misses
system.cpu0.icache.overall_misses::total         8891                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    229783500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    229783500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    229783500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    229783500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1744777                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1744777                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1744777                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1744777                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005096                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005096                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005096                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005096                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25844.505680                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25844.505680                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25844.505680                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25844.505680                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8875                       # number of writebacks
system.cpu0.icache.writebacks::total             8875                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8891                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8891                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8891                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8891                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    220892500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    220892500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    220892500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    220892500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005096                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005096                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005096                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005096                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24844.505680                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24844.505680                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24844.505680                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24844.505680                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8875                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1735886                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1735886                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8891                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8891                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    229783500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    229783500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1744777                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1744777                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005096                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005096                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25844.505680                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25844.505680                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8891                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8891                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    220892500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    220892500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005096                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005096                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24844.505680                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24844.505680                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  48080836500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999716                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1744777                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8891                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           196.240805                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999716                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999982                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         13967107                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        13967107                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48080836500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48080836500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48080836500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48080836500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48080836500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48080836500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3840011                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3840011                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3840011                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3840011                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1038747                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1038747                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1038747                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1038747                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  85644043000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  85644043000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  85644043000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  85644043000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      4878758                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4878758                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      4878758                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4878758                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.212912                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.212912                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.212912                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.212912                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82449.376990                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82449.376990                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82449.376990                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82449.376990                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       514330                       # number of writebacks
system.cpu0.dcache.writebacks::total           514330                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       510151                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       510151                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       510151                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       510151                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       528596                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       528596                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       528596                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       528596                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  42503943000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  42503943000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  42503943000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  42503943000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.108346                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.108346                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.108346                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.108346                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 80409.127197                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80409.127197                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 80409.127197                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80409.127197                       # average overall mshr miss latency
system.cpu0.dcache.replacements                528579                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       695218                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         695218                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16402                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16402                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    416230000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    416230000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       711620                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       711620                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.023049                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.023049                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25376.783319                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25376.783319                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16099                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16099                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    386405000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    386405000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.022623                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.022623                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 24001.801354                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24001.801354                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3144793                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3144793                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1022345                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1022345                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  85227813000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  85227813000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4167138                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4167138                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.245335                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.245335                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 83365.021593                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83365.021593                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       509848                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       509848                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       512497                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       512497                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  42117538000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  42117538000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.122985                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.122985                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82181.043011                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82181.043011                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  48080836500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999734                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4368606                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           528595                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.264562                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999734                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         39558659                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        39558659                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48080836500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  48080836500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48080836500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1724647                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1724647                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1724647                       # number of overall hits
system.cpu1.icache.overall_hits::total        1724647                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      1617300                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       1617300                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      1617300                       # number of overall misses
system.cpu1.icache.overall_misses::total      1617300                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  34894526500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  34894526500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  34894526500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  34894526500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3341947                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3341947                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3341947                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3341947                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.483939                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.483939                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.483939                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.483939                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 21575.790824                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 21575.790824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 21575.790824                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 21575.790824                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      1617284                       # number of writebacks
system.cpu1.icache.writebacks::total          1617284                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      1617300                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      1617300                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      1617300                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      1617300                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  33277226500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  33277226500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  33277226500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  33277226500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.483939                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.483939                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.483939                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.483939                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 20575.790824                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20575.790824                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 20575.790824                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20575.790824                       # average overall mshr miss latency
system.cpu1.icache.replacements               1617284                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1724647                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1724647                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      1617300                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      1617300                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  34894526500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  34894526500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3341947                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3341947                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.483939                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.483939                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 21575.790824                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 21575.790824                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      1617300                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      1617300                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  33277226500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  33277226500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.483939                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.483939                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 20575.790824                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20575.790824                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  48080836500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999704                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3341947                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          1617300                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.066374                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999704                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999981                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28352876                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28352876                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48080836500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48080836500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48080836500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48080836500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  48080836500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48080836500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3401628                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3401628                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3401628                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3401628                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       723055                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        723055                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       723055                       # number of overall misses
system.cpu1.dcache.overall_misses::total       723055                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  17103209500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17103209500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  17103209500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17103209500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      4124683                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4124683                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      4124683                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4124683                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.175300                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175300                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.175300                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175300                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 23654.092012                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 23654.092012                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 23654.092012                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 23654.092012                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       380197                       # number of writebacks
system.cpu1.dcache.writebacks::total           380197                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        85972                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        85972                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        85972                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        85972                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       637083                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       637083                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       637083                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       637083                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  13598891000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  13598891000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  13598891000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  13598891000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.154456                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.154456                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.154456                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.154456                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 21345.556231                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21345.556231                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 21345.556231                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21345.556231                       # average overall mshr miss latency
system.cpu1.dcache.replacements                637067                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1963772                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1963772                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       466526                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       466526                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   8993145000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8993145000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      2430298                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2430298                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.191962                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.191962                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 19276.835589                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 19276.835589                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        18097                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        18097                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       448429                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       448429                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   8234212500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8234212500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.184516                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.184516                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 18362.355022                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18362.355022                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1437856                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1437856                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       256529                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       256529                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   8110064500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   8110064500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1694385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.151399                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.151399                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 31614.610824                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31614.610824                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        67875                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        67875                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       188654                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   5364678500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5364678500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.111341                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 28436.600867                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28436.600867                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  48080836500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999722                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4038711                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           637083                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.339380                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999722                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999983                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         33634547                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        33634547                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48080836500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  48080836500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  48080836500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7327                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18588                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1435156                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              561417                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2022488                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7327                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18588                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1435156                       # number of overall hits
system.l2.overall_hits::.cpu1.data             561417                       # number of overall hits
system.l2.overall_hits::total                 2022488                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1564                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            510008                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            182144                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             75666                       # number of demand (read+write) misses
system.l2.demand_misses::total                 769382                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1564                       # number of overall misses
system.l2.overall_misses::.cpu0.data           510008                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           182144                       # number of overall misses
system.l2.overall_misses::.cpu1.data            75666                       # number of overall misses
system.l2.overall_misses::total                769382                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    126259500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  41416643500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst  15719353000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   6449934000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      63712190000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    126259500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  41416643500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst  15719353000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   6449934000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     63712190000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8891                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          528596                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         1617300                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          637083                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2791870                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8891                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         528596                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        1617300                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         637083                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2791870                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.175908                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.964835                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.112622                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.118769                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.275579                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.175908                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.964835                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.112622                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.118769                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.275579                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80728.580563                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 81207.831054                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86301.788695                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85242.169535                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82809.566639                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80728.580563                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 81207.831054                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86301.788695                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85242.169535                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82809.566639                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              556941                       # number of writebacks
system.l2.writebacks::total                    556941                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1564                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       510008                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst       182144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        75666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            769382                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1564                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       510008                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst       182144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        75666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           769382                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    110619500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  36316563500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst  13897913000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   5693274000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  56018370000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    110619500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  36316563500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst  13897913000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   5693274000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  56018370000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.175908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.964835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.112622                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.118769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.275579                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.175908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.964835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.112622                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.118769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.275579                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70728.580563                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 71207.831054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76301.788695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 75242.169535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72809.566639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70728.580563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 71207.831054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76301.788695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 75242.169535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72809.566639                       # average overall mshr miss latency
system.l2.replacements                         768517                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       894527                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           894527                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       894527                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       894527                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1626159                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1626159                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1626159                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1626159                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5136                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           146537                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                151673                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         507361                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          42117                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              549478                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  41196864000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   3524575000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   44721439000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       512497                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       188654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            701151                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.989978                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.223250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.783680                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 81198.326241                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83685.328965                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81388.952788                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       507361                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        42117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         549478                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  36123254000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3103405000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  39226659000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.989978                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.223250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.783680                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 71198.326241                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 73685.328965                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71388.952788                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7327                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1435156                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1442483                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1564                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst       182144                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           183708                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    126259500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst  15719353000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  15845612500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8891                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      1617300                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1626191                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.175908                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.112622                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.112968                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80728.580563                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86301.788695                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86254.341128                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1564                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst       182144                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       183708                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    110619500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst  13897913000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  14008532500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.175908                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.112622                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.112968                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70728.580563                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76301.788695                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76254.341128                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13452                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       414880                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            428332                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2647                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        33549                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           36196                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    219779500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   2925359000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3145138500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       448429                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        464528                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.164420                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.074815                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.077920                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83029.656215                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 87196.607947                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86891.880318                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2647                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        33549                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        36196                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    193309500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   2589869000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2783178500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.164420                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.074815                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.077920                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73029.656215                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 77196.607947                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76891.880318                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  48080836500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.520549                       # Cycle average of tags in use
system.l2.tags.total_refs                     5583649                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    769541                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.255817                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.611860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.870066                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      630.273509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      152.156422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      231.608692                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006457                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.615501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.148590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.226180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999532                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          548                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45438941                       # Number of tag accesses
system.l2.tags.data_accesses                 45438941                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  48080836500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        100096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      32640512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      11657216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       4842624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           49240448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       100096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     11657216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11757312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     35644160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        35644160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         510008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         182144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          75666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              769382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       556940                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             556940                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2081827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        678867390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        242450358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        100718381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1024117956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2081827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    242450358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        244532185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      741338184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            741338184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      741338184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2081827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       678867390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       242450358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       100718381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1765456140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    556671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    509999.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples    182144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     67564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000218985750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34700                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34700                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2028407                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             522879                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      769382                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     556940                       # Number of write requests accepted
system.mem_ctrls.readBursts                    769382                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   556940                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   8111                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   269                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             36133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             35188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             75166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             46645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             34972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             35687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             34896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             37171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             63270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             51113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            53749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            70925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            82149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            35049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            34434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            34724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             34273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             34061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             34109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             34054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            34089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            41453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            34031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            34115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            33935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34212                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10079321250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3806355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             24353152500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13240.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31990.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   619681                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  488689                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                769382                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               556940                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  597929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  153612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  35070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  35032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  35008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  35147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  35007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  35056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  34965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  34778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       209544                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    402.522506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   239.149343                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.878413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        56523     26.97%     26.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        54317     25.92%     52.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        22024     10.51%     63.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10620      5.07%     68.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7420      3.54%     72.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3952      1.89%     73.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3692      1.76%     75.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3799      1.81%     77.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        47197     22.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       209544                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.938329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.601635                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.443399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          34456     99.30%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           162      0.47%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            36      0.10%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           24      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            8      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34700                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.041614                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.038366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.341636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            34137     98.38%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               83      0.24%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              128      0.37%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              305      0.88%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               45      0.13%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34700                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               48721344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  519104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35625216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                49240448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             35644160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1013.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       740.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1024.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    741.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   48080774500                       # Total gap between requests
system.mem_ctrls.avgGap                      36251.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       100096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     32639936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst     11657216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      4324096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35625216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2081827.340919910930                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 678855410.512668609619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 242450357.534856945276                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 89933876.254419982433                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 740944180.536459684372                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1564                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       510008                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst       182144                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        75666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       556940                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     46463500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  15267480500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   6391653750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   2647554750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1194460457250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29708.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29935.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35091.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     34990.02                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2144684.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            858670680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            456390495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3037448820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1461265920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3795402000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21628570200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        249508800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        31487256915                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.881637                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    458435500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1605500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  46016901000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            637480620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            338828985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2398026120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1444415760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3795402000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20548979940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1158637440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        30321770865                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        630.641500                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2787403500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1605500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  43687933000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  48080836500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2090719                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1451468                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1626159                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          482695                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           701151                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          701150                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1626191                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       464528                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26657                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1585770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      4851884                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1911233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8375544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1137024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     66747200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    207013376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     65105920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              340003520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          768517                       # Total snoops (count)
system.tol2bus.snoopTraffic                  35644224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3560387                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000057                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007532                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3560185     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    202      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3560387                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5312523500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         955707334                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        2426014870                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         798861538                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13350971                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  48080836500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
