<profile>

<section name = "Vitis HLS Report for 'PE_wrapper_1_1_x2'" level="0">
<item name = "Date">Sun Sep 18 12:41:43 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 4.166 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2196610, 2196610, 9.151 ms, 9.151 ms, 2196610, 2196610, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- PE_wrapper_1_1_x2_loop_1">1152, 1152, 18, -, -, 64, no</column>
<column name=" + PE_wrapper_1_1_x2_loop_2">16, 16, 1, -, -, 16, no</column>
<column name="- PE_wrapper_1_1_x2_loop_3_PE_wrapper_1_1_x2_loop_4_PE_wrapper_1_1_x2_loop_5">2195456, 2195456, 67, -, -, 32768, no</column>
<column name=" + PE_wrapper_1_1_x2_loop_6">8, 8, 1, 1, 1, 8, yes</column>
<column name=" + PE_wrapper_1_1_x2_loop_7">8, 8, 1, 1, 1, 8, yes</column>
<column name=" + PE_wrapper_1_1_x2_loop_8">38, 38, 11, 4, 4, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 333, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 386, 416, -</column>
<column name="Memory">2, -, 64, 66, -</column>
<column name="Multiplexer">-, -, -, 481, -</column>
<column name="Register">-, -, 1199, 32, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_5_no_dsp_1_U1260">fadd_32ns_32ns_32_5_no_dsp_1, 0, 0, 243, 338, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U1261">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 78, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="local_C_U">PE_wrapper_0_0_x0_local_C, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="local_A_0_U">PE_wrapper_0_0_x2_local_A_0, 0, 32, 33, 0, 8, 32, 1, 256</column>
<column name="local_B_0_U">PE_wrapper_0_0_x2_local_A_0, 0, 32, 33, 0, 8, 32, 1, 256</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln15950_fu_556_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln691_243_fu_538_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_244_fu_584_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln691_245_fu_648_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln691_246_fu_702_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_247_fu_742_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_248_fu_794_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln691_249_fu_805_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln691_fu_522_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln890_81_fu_572_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln890_fu_810_p2">+, 0, 0, 19, 12, 1</column>
<column name="empty_1424_fu_691_p2">+, 0, 0, 17, 10, 10</column>
<column name="and_ln15955_fu_642_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state22">and, 0, 0, 2, 1, 1</column>
<column name="cmp_i_i144_fu_602_p2">icmp, 0, 0, 10, 6, 5</column>
<column name="cmp_i_i_mid1_fu_596_p2">icmp, 0, 0, 10, 6, 5</column>
<column name="icmp_ln878_17_fu_748_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln878_fu_708_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_177_fu_578_p2">icmp, 0, 0, 13, 16, 17</column>
<column name="icmp_ln890_178_fu_566_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_179_fu_590_p2">icmp, 0, 0, 12, 12, 11</column>
<column name="icmp_ln890_180_fu_636_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln890_181_fu_782_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="icmp_ln890_fu_532_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state26">or, 0, 0, 2, 1, 1</column>
<column name="or_ln890_fu_654_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln15955_1_fu_608_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln15955_fu_624_p3">select, 0, 0, 7, 1, 1</column>
<column name="select_ln890_209_fu_659_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln890_210_fu_667_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln890_211_fu_816_p3">select, 0, 0, 12, 1, 1</column>
<column name="select_ln890_fu_616_p3">select, 0, 0, 6, 1, 6</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln15955_fu_631_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">97, 20, 1, 20</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter2">14, 3, 1, 3</column>
<column name="ap_phi_mux_c8_V_phi_fu_482_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_empty_phi_fu_494_p4">9, 2, 32, 64</column>
<column name="c5_V_reg_391">9, 2, 6, 12</column>
<column name="c6_V_49_reg_414">9, 2, 7, 14</column>
<column name="c6_V_reg_358">9, 2, 7, 14</column>
<column name="c7_V_49_reg_426">9, 2, 5, 10</column>
<column name="c7_V_reg_369">9, 2, 5, 10</column>
<column name="c8_V_reg_478">9, 2, 4, 8</column>
<column name="empty_reg_490">9, 2, 32, 64</column>
<column name="fifo_A_PE_1_1_x220_blk_n">9, 2, 1, 2</column>
<column name="fifo_A_PE_1_2_x221_blk_n">9, 2, 1, 2</column>
<column name="fifo_B_PE_1_1_x270_blk_n">9, 2, 1, 2</column>
<column name="fifo_B_PE_2_1_x271_blk_n">9, 2, 1, 2</column>
<column name="fifo_C_drain_PE_1_1_x297_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten13_reg_380">9, 2, 16, 32</column>
<column name="indvar_flatten_reg_402">9, 2, 12, 24</column>
<column name="local_A_0_address0">37, 7, 3, 21</column>
<column name="local_A_0_address1">26, 5, 3, 15</column>
<column name="local_B_0_address0">37, 7, 3, 21</column>
<column name="local_B_0_address1">26, 5, 3, 15</column>
<column name="local_C_address1">14, 3, 10, 30</column>
<column name="local_C_d1">14, 3, 32, 96</column>
<column name="n_V_17_reg_458">9, 2, 4, 8</column>
<column name="n_V_reg_438">9, 2, 4, 8</column>
<column name="p_Val2_17_reg_469">9, 2, 256, 512</column>
<column name="p_Val2_s_reg_449">9, 2, 256, 512</column>
<column name="reg_510">9, 2, 32, 64</column>
<column name="reg_516">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln691_248_reg_1116">4, 0, 4, 0</column>
<column name="add_ln691_249_reg_1131">5, 0, 5, 0</column>
<column name="add_ln691_reg_919">7, 0, 7, 0</column>
<column name="add_ln890_81_reg_1020">16, 0, 16, 0</column>
<column name="ap_CS_fsm">19, 0, 19, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="c5_V_reg_391">6, 0, 6, 0</column>
<column name="c6_V_49_reg_414">7, 0, 7, 0</column>
<column name="c6_V_reg_358">7, 0, 7, 0</column>
<column name="c7_V_49_reg_426">5, 0, 5, 0</column>
<column name="c7_V_reg_369">5, 0, 5, 0</column>
<column name="c8_V_reg_478">4, 0, 4, 0</column>
<column name="empty_reg_490">32, 0, 32, 0</column>
<column name="icmp_ln890_179_reg_1028">1, 0, 1, 0</column>
<column name="icmp_ln890_181_reg_1102">1, 0, 1, 0</column>
<column name="indvar_flatten13_reg_380">16, 0, 16, 0</column>
<column name="indvar_flatten_reg_402">12, 0, 12, 0</column>
<column name="local_C_addr_49_reg_1055">10, 0, 10, 0</column>
<column name="mul_reg_1121">32, 0, 32, 0</column>
<column name="n_V_17_reg_458">4, 0, 4, 0</column>
<column name="n_V_reg_438">4, 0, 4, 0</column>
<column name="p_Val2_17_reg_469">256, 0, 256, 0</column>
<column name="p_Val2_s_reg_449">256, 0, 256, 0</column>
<column name="reg_510">32, 0, 32, 0</column>
<column name="reg_516">32, 0, 32, 0</column>
<column name="select_ln15955_1_reg_1036">1, 0, 1, 0</column>
<column name="select_ln890_209_reg_1045">5, 0, 5, 0</column>
<column name="select_ln890_210_reg_1050">7, 0, 7, 0</column>
<column name="select_ln890_211_reg_1136">12, 0, 12, 0</column>
<column name="select_ln890_reg_1040">6, 0, 6, 0</column>
<column name="u2_49_reg_1186">32, 0, 32, 0</column>
<column name="u2_reg_1176">32, 0, 32, 0</column>
<column name="u3_49_reg_1181">32, 0, 32, 0</column>
<column name="u3_reg_1171">32, 0, 32, 0</column>
<column name="u4_49_reg_1166">32, 0, 32, 0</column>
<column name="u4_reg_1156">32, 0, 32, 0</column>
<column name="u5_49_reg_1161">32, 0, 32, 0</column>
<column name="u5_reg_1151">32, 0, 32, 0</column>
<column name="u6_49_reg_1146">32, 0, 32, 0</column>
<column name="u6_reg_1141">32, 0, 32, 0</column>
<column name="zext_ln890_reg_924">7, 0, 10, 3</column>
<column name="icmp_ln890_181_reg_1102">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, PE_wrapper_1_1_x2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, PE_wrapper_1_1_x2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, PE_wrapper_1_1_x2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, PE_wrapper_1_1_x2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, PE_wrapper_1_1_x2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, PE_wrapper_1_1_x2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, PE_wrapper_1_1_x2, return value</column>
<column name="fifo_A_PE_1_1_x220_dout">in, 256, ap_fifo, fifo_A_PE_1_1_x220, pointer</column>
<column name="fifo_A_PE_1_1_x220_empty_n">in, 1, ap_fifo, fifo_A_PE_1_1_x220, pointer</column>
<column name="fifo_A_PE_1_1_x220_read">out, 1, ap_fifo, fifo_A_PE_1_1_x220, pointer</column>
<column name="fifo_A_PE_1_2_x221_din">out, 256, ap_fifo, fifo_A_PE_1_2_x221, pointer</column>
<column name="fifo_A_PE_1_2_x221_full_n">in, 1, ap_fifo, fifo_A_PE_1_2_x221, pointer</column>
<column name="fifo_A_PE_1_2_x221_write">out, 1, ap_fifo, fifo_A_PE_1_2_x221, pointer</column>
<column name="fifo_B_PE_1_1_x270_dout">in, 256, ap_fifo, fifo_B_PE_1_1_x270, pointer</column>
<column name="fifo_B_PE_1_1_x270_empty_n">in, 1, ap_fifo, fifo_B_PE_1_1_x270, pointer</column>
<column name="fifo_B_PE_1_1_x270_read">out, 1, ap_fifo, fifo_B_PE_1_1_x270, pointer</column>
<column name="fifo_B_PE_2_1_x271_din">out, 256, ap_fifo, fifo_B_PE_2_1_x271, pointer</column>
<column name="fifo_B_PE_2_1_x271_full_n">in, 1, ap_fifo, fifo_B_PE_2_1_x271, pointer</column>
<column name="fifo_B_PE_2_1_x271_write">out, 1, ap_fifo, fifo_B_PE_2_1_x271, pointer</column>
<column name="fifo_C_drain_PE_1_1_x297_din">out, 32, ap_fifo, fifo_C_drain_PE_1_1_x297, pointer</column>
<column name="fifo_C_drain_PE_1_1_x297_full_n">in, 1, ap_fifo, fifo_C_drain_PE_1_1_x297, pointer</column>
<column name="fifo_C_drain_PE_1_1_x297_write">out, 1, ap_fifo, fifo_C_drain_PE_1_1_x297, pointer</column>
</table>
</item>
</section>
</profile>
