{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648576093105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648576093105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 29 13:48:13 2022 " "Processing started: Tue Mar 29 13:48:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648576093105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576093105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EECS3216Final -c EECS3216Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off EECS3216Final -c EECS3216Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576093105 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648576093436 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648576093436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomnum.sv 1 1 " "Found 1 design units, including 1 entities, in source file randomnum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 randomNum " "Found entity 1: randomNum" {  } { { "randomNum.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/randomNum.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648576099036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeclockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeclockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeClockDivider " "Found entity 1: pipeClockDivider" {  } { { "pipeClockDivider.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/pipeClockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648576099037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gravityclockdivder.sv 1 1 " "Found 1 design units, including 1 entities, in source file gravityclockdivder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gravityClockDivder " "Found entity 1: gravityClockDivder" {  } { { "gravityClockDivder.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/gravityClockDivder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648576099038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/Clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648576099039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2d.sv 1 1 " "Found 1 design units, including 1 entities, in source file b2d.sv" { { "Info" "ISGN_ENTITY_NAME" "1 B2D " "Found entity 1: B2D" {  } { { "B2D.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/B2D.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648576099040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099040 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EECS3216Final.sv(572) " "Verilog HDL information at EECS3216Final.sv(572): always construct contains both blocking and non-blocking assignments" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 572 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1648576099042 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EECS3216Final.sv(694) " "Verilog HDL information at EECS3216Final.sv(694): always construct contains both blocking and non-blocking assignments" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 694 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1648576099042 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "powerUpClock powerupClock EECS3216Final.sv(15) " "Verilog HDL Declaration information at EECS3216Final.sv(15): object \"powerUpClock\" differs only in case from object \"powerupClock\" in the same scope" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648576099043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eecs3216final.sv 1 1 " "Found 1 design units, including 1 entities, in source file eecs3216final.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EECS3216Final " "Found entity 1: EECS3216Final" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648576099043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameoveranimationclockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file gameoveranimationclockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gameOverAnimationClockDivider " "Found entity 1: gameOverAnimationClockDivider" {  } { { "gameOverAnimationClockDivider.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/gameOverAnimationClockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648576099044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099044 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "areset_sig EECS3216Final.sv(57) " "Verilog HDL Implicit Net warning at EECS3216Final.sv(57): created implicit net for \"areset_sig\"" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648576099044 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "locked_sig EECS3216Final.sv(61) " "Verilog HDL Implicit Net warning at EECS3216Final.sv(61): created implicit net for \"locked_sig\"" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648576099044 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EECS3216Final.sv(765) " "Verilog HDL Instantiation warning at EECS3216Final.sv(765): instance has no name" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 765 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1648576099051 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EECS3216Final.sv(766) " "Verilog HDL Instantiation warning at EECS3216Final.sv(766): instance has no name" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 766 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1648576099051 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "EECS3216Final.sv(767) " "Verilog HDL Instantiation warning at EECS3216Final.sv(767): instance has no name" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 767 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1648576099051 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EECS3216Final " "Elaborating entity \"EECS3216Final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648576099094 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pipeY EECS3216Final.sv(22) " "Verilog HDL or VHDL warning at EECS3216Final.sv(22): object \"pipeY\" assigned a value but never read" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648576099098 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow EECS3216Final.sv(48) " "Verilog HDL or VHDL warning at EECS3216Final.sv(48): object \"overflow\" assigned a value but never read" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648576099098 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EECS3216Final.sv(196) " "Verilog HDL assignment warning at EECS3216Final.sv(196): truncated value with size 32 to match size of target (1)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648576099098 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 EECS3216Final.sv(495) " "Verilog HDL assignment warning at EECS3216Final.sv(495): truncated value with size 32 to match size of target (10)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648576099098 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 EECS3216Final.sv(497) " "Verilog HDL assignment warning at EECS3216Final.sv(497): truncated value with size 32 to match size of target (10)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648576099098 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 EECS3216Final.sv(524) " "Verilog HDL assignment warning at EECS3216Final.sv(524): truncated value with size 32 to match size of target (10)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648576099098 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_playerX EECS3216Final.sv(511) " "Verilog HDL Always Construct warning at EECS3216Final.sv(511): inferring latch(es) for variable \"tmp_playerX\", which holds its previous value in one or more paths through the always construct" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 511 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648576099098 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_playerY EECS3216Final.sv(511) " "Verilog HDL Always Construct warning at EECS3216Final.sv(511): inferring latch(es) for variable \"tmp_playerY\", which holds its previous value in one or more paths through the always construct" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 511 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648576099098 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 EECS3216Final.sv(554) " "Verilog HDL assignment warning at EECS3216Final.sv(554): truncated value with size 32 to match size of target (10)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648576099098 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 EECS3216Final.sv(576) " "Verilog HDL assignment warning at EECS3216Final.sv(576): truncated value with size 32 to match size of target (10)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648576099098 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 EECS3216Final.sv(591) " "Verilog HDL assignment warning at EECS3216Final.sv(591): truncated value with size 32 to match size of target (10)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 EECS3216Final.sv(593) " "Verilog HDL assignment warning at EECS3216Final.sv(593): truncated value with size 32 to match size of target (10)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EECS3216Final.sv(597) " "Verilog HDL assignment warning at EECS3216Final.sv(597): truncated value with size 32 to match size of target (1)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 EECS3216Final.sv(602) " "Verilog HDL assignment warning at EECS3216Final.sv(602): truncated value with size 32 to match size of target (8)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 EECS3216Final.sv(609) " "Verilog HDL assignment warning at EECS3216Final.sv(609): truncated value with size 32 to match size of target (4)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 EECS3216Final.sv(615) " "Verilog HDL assignment warning at EECS3216Final.sv(615): truncated value with size 32 to match size of target (4)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 615 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 EECS3216Final.sv(620) " "Verilog HDL assignment warning at EECS3216Final.sv(620): truncated value with size 32 to match size of target (4)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 EECS3216Final.sv(625) " "Verilog HDL assignment warning at EECS3216Final.sv(625): truncated value with size 32 to match size of target (4)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 EECS3216Final.sv(675) " "Verilog HDL assignment warning at EECS3216Final.sv(675): truncated value with size 32 to match size of target (10)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 EECS3216Final.sv(677) " "Verilog HDL assignment warning at EECS3216Final.sv(677): truncated value with size 32 to match size of target (10)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 EECS3216Final.sv(713) " "Verilog HDL assignment warning at EECS3216Final.sv(713): truncated value with size 32 to match size of target (3)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 EECS3216Final.sv(750) " "Verilog HDL assignment warning at EECS3216Final.sv(750): truncated value with size 32 to match size of target (4)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 EECS3216Final.sv(760) " "Verilog HDL assignment warning at EECS3216Final.sv(760): truncated value with size 32 to match size of target (4)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 EECS3216Final.sv(761) " "Verilog HDL assignment warning at EECS3216Final.sv(761): truncated value with size 32 to match size of target (4)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_playerY\[0\] EECS3216Final.sv(511) " "Inferred latch for \"tmp_playerY\[0\]\" at EECS3216Final.sv(511)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_playerY\[1\] EECS3216Final.sv(511) " "Inferred latch for \"tmp_playerY\[1\]\" at EECS3216Final.sv(511)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_playerY\[2\] EECS3216Final.sv(511) " "Inferred latch for \"tmp_playerY\[2\]\" at EECS3216Final.sv(511)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_playerX\[0\] EECS3216Final.sv(511) " "Inferred latch for \"tmp_playerX\[0\]\" at EECS3216Final.sv(511)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_playerX\[1\] EECS3216Final.sv(511) " "Inferred latch for \"tmp_playerX\[1\]\" at EECS3216Final.sv(511)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_playerX\[2\] EECS3216Final.sv(511) " "Inferred latch for \"tmp_playerX\[2\]\" at EECS3216Final.sv(511)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_playerX\[3\] EECS3216Final.sv(511) " "Inferred latch for \"tmp_playerX\[3\]\" at EECS3216Final.sv(511)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_playerX\[4\] EECS3216Final.sv(511) " "Inferred latch for \"tmp_playerX\[4\]\" at EECS3216Final.sv(511)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_playerX\[5\] EECS3216Final.sv(511) " "Inferred latch for \"tmp_playerX\[5\]\" at EECS3216Final.sv(511)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_playerX\[6\] EECS3216Final.sv(511) " "Inferred latch for \"tmp_playerX\[6\]\" at EECS3216Final.sv(511)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_playerX\[7\] EECS3216Final.sv(511) " "Inferred latch for \"tmp_playerX\[7\]\" at EECS3216Final.sv(511)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_playerX\[8\] EECS3216Final.sv(511) " "Inferred latch for \"tmp_playerX\[8\]\" at EECS3216Final.sv(511)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_playerX\[9\] EECS3216Final.sv(511) " "Inferred latch for \"tmp_playerX\[9\]\" at EECS3216Final.sv(511)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[0\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[0\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[0\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[0\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[0\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[0\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[0\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[0\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[0\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[0\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[0\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[0\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[0\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[0\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[0\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[0\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099099 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[0\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[0\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[1\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[1\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[1\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[1\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[1\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[1\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[1\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[1\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[1\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[1\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[1\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[1\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[1\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[1\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[1\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[1\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[1\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[1\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[2\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[2\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[2\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[2\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[2\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[2\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[2\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[2\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[2\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[2\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[2\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[2\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[2\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[2\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[2\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[2\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[2\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[2\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[3\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[3\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[3\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[3\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[3\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[3\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[3\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[3\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[3\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[3\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[3\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[3\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[3\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[3\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[3\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[3\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[3\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[3\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[4\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[4\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[4\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[4\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[4\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[4\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[4\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[4\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[4\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[4\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[4\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[4\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099100 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[4\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[4\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[4\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[4\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[4\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[4\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[5\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[5\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[5\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[5\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[5\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[5\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[5\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[5\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[5\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[5\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[5\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[5\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[5\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[5\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[5\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[5\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[5\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[5\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[6\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[6\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[6\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[6\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[6\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[6\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[6\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[6\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[6\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[6\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[6\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[6\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[6\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[6\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[6\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[6\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[6\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[6\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[7\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[7\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[7\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[7\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[7\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[7\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[7\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[7\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[7\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[7\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[7\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[7\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[7\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[7\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[7\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[7\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[7\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[7\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[8\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[8\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[8\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[8\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[8\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[8\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[8\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[8\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[8\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[8\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[8\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[8\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099101 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[8\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[8\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[8\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[8\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[8\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[8\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[9\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[9\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[9\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[9\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[9\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[9\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[9\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[9\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[9\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[9\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[9\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[9\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[9\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[9\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[9\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[9\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[9\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[9\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[10\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[10\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[10\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[10\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[10\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[10\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[10\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[10\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[10\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[10\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[10\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[10\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[10\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[10\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[10\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[10\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[10\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[10\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[11\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[11\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[11\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[11\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[11\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[11\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[11\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[11\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[11\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[11\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[11\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[11\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[11\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[11\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[11\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[11\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[11\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[11\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[12\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[12\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[12\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[12\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[12\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[12\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[12\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[12\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[12\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[12\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099102 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[12\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[12\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[12\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[12\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[12\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[12\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[12\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[12\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[13\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[13\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[13\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[13\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[13\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[13\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[13\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[13\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[13\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[13\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[13\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[13\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[13\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[13\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[13\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[13\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[13\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[13\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[14\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[14\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[14\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[14\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[14\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[14\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[14\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[14\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[14\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[14\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[14\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[14\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[14\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[14\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[14\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[14\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[14\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[14\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[15\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[15\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[15\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[15\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[15\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[15\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[15\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[15\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[15\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[15\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[15\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[15\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[15\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[15\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[15\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[15\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[15\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[15\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[16\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[16\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[16\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[16\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[16\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[16\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[16\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[16\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[16\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[16\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099103 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[16\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[16\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[16\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[16\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[16\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[16\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[16\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[16\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[17\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[17\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[17\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[17\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[17\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[17\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[17\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[17\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[17\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[17\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[17\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[17\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[17\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[17\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[17\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[17\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[17\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[17\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[18\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[18\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[18\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[18\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[18\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[18\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[18\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[18\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[18\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[18\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[18\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[18\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[18\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[18\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[18\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[18\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[18\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[18\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[19\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[19\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[19\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[19\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[19\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[19\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[19\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[19\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[19\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[19\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[19\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[19\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[19\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[19\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[19\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[19\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[19\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[19\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[20\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[20\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[20\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[20\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[20\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[20\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[20\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[20\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[20\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[20\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099104 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[20\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[20\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[20\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[20\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[20\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[20\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[20\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[20\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[21\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[21\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[21\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[21\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[21\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[21\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[21\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[21\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[21\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[21\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[21\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[21\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[21\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[21\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[21\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[21\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[21\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[21\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[22\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[22\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[22\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[22\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[22\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[22\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[22\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[22\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[22\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[22\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[22\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[22\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[22\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[22\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[22\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[22\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[22\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[22\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[23\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[23\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[23\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[23\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[23\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[23\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[23\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[23\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[23\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[23\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[23\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[23\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[23\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[23\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[23\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[23\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[23\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[23\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[24\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[24\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[24\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[24\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[24\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[24\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[24\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[24\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[24\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[24\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099105 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[24\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[24\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[24\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[24\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[24\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[24\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[24\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[24\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[25\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[25\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[25\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[25\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[25\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[25\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[25\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[25\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[25\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[25\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[25\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[25\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[25\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[25\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[25\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[25\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[25\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[25\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[26\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[26\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[26\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[26\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[26\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[26\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[26\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[26\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[26\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[26\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[26\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[26\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[26\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[26\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[26\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[26\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[26\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[26\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[27\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[27\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[27\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[27\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[27\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[27\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[27\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[27\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[27\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[27\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[27\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[27\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[27\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[27\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[27\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[27\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[27\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[27\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[28\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[28\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[28\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[28\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[28\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[28\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[28\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[28\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099106 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[28\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[28\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[28\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[28\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[28\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[28\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[28\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[28\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[28\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[28\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[29\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[29\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[29\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[29\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[29\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[29\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[29\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[29\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[29\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[29\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[29\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[29\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[29\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[29\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[29\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[29\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[29\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[29\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[30\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[30\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[30\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[30\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[30\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[30\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[30\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[30\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[30\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[30\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[30\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[30\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[30\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[30\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[30\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[30\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[30\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[30\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[31\]\[0\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[31\]\[0\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[31\]\[1\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[31\]\[1\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[31\]\[2\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[31\]\[2\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[31\]\[3\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[31\]\[3\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[31\]\[4\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[31\]\[4\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[31\]\[5\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[31\]\[5\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[31\]\[6\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[31\]\[6\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[31\]\[7\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[31\]\[7\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_opening_top_arr\[31\]\[8\] EECS3216Final.sv(181) " "Inferred latch for \"pipe_opening_top_arr\[31\]\[8\]\" at EECS3216Final.sv(181)" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099107 "|EECS3216Final"}
{ "Warning" "WSGN_SEARCH_FILE" "pll.v 1 1 " "Using design file pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648576099116 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1648576099116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "EECS3216Final.sv" "pll_inst" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648576099117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/pll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648576099144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/pll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648576099145 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099145 ""}  } { { "pll.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/pll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648576099145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648576099186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648576099187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gravityClockDivder gravityClockDivder:gravityDivider " "Elaborating entity \"gravityClockDivder\" for hierarchy \"gravityClockDivder:gravityDivider\"" {  } { { "EECS3216Final.sv" "gravityDivider" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648576099189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameOverAnimationClockDivider gameOverAnimationClockDivider:gameOverclkdiv " "Elaborating entity \"gameOverAnimationClockDivider\" for hierarchy \"gameOverAnimationClockDivider:gameOverclkdiv\"" {  } { { "EECS3216Final.sv" "gameOverclkdiv" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648576099190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeClockDivider pipeClockDivider:pipeDivider " "Elaborating entity \"pipeClockDivider\" for hierarchy \"pipeClockDivider:pipeDivider\"" {  } { { "EECS3216Final.sv" "pipeDivider" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648576099191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:scoreClockDivider " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:scoreClockDivider\"" {  } { { "EECS3216Final.sv" "scoreClockDivider" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648576099203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomNum randomNum:rng " "Elaborating entity \"randomNum\" for hierarchy \"randomNum:rng\"" {  } { { "EECS3216Final.sv" "rng" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648576099204 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 randomNum.sv(21) " "Verilog HDL assignment warning at randomNum.sv(21): truncated value with size 32 to match size of target (5)" {  } { { "randomNum.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/randomNum.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648576099205 "|EECS3216Final|randomNum:rng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 randomNum.sv(26) " "Verilog HDL assignment warning at randomNum.sv(26): truncated value with size 6 to match size of target (5)" {  } { { "randomNum.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/randomNum.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648576099205 "|EECS3216Final|randomNum:rng"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 randomNum.sv(27) " "Verilog HDL assignment warning at randomNum.sv(27): truncated value with size 6 to match size of target (5)" {  } { { "randomNum.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/randomNum.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648576099205 "|EECS3216Final|randomNum:rng"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B2D B2D:comb_2161 " "Elaborating entity \"B2D\" for hierarchy \"B2D:comb_2161\"" {  } { { "EECS3216Final.sv" "comb_2161" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648576099205 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "EECS3216Final.sv" "Mod0" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 760 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1648576099682 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "EECS3216Final.sv" "Div0" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 761 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1648576099682 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "EECS3216Final.sv" "Mod1" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 761 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1648576099682 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1648576099682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 760 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648576099710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099710 ""}  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 760 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648576099710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ckl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ckl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ckl " "Found entity 1: lpm_divide_ckl" {  } { { "db/lpm_divide_ckl.tdf" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/db/lpm_divide_ckl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648576099746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648576099756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0fe " "Found entity 1: alt_u_div_0fe" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/db/alt_u_div_0fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648576099767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648576099805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648576099842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 761 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648576099848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648576099848 ""}  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 761 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648576099848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9sl " "Found entity 1: lpm_divide_9sl" {  } { { "db/lpm_divide_9sl.tdf" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/db/lpm_divide_9sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648576099884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576099884 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 702 -1 0 } } { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 745 -1 0 } } { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 520 -1 0 } } { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 44 -1 0 } } { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 588 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1648576100037 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1648576100038 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "randomNum:rng\|num\[5\] randomNum:rng\|num\[5\]~_emulated randomNum:rng\|num\[5\]~1 " "Register \"randomNum:rng\|num\[5\]\" is converted into an equivalent circuit using register \"randomNum:rng\|num\[5\]~_emulated\" and latch \"randomNum:rng\|num\[5\]~1\"" {  } { { "randomNum.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/randomNum.sv" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648576100038 "|EECS3216Final|randomNum:rng|num[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "randomNum:rng\|num\[4\] randomNum:rng\|num\[4\]~_emulated randomNum:rng\|num\[4\]~5 " "Register \"randomNum:rng\|num\[4\]\" is converted into an equivalent circuit using register \"randomNum:rng\|num\[4\]~_emulated\" and latch \"randomNum:rng\|num\[4\]~5\"" {  } { { "randomNum.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/randomNum.sv" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648576100038 "|EECS3216Final|randomNum:rng|num[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "randomNum:rng\|num\[3\] randomNum:rng\|num\[3\]~_emulated randomNum:rng\|num\[3\]~9 " "Register \"randomNum:rng\|num\[3\]\" is converted into an equivalent circuit using register \"randomNum:rng\|num\[3\]~_emulated\" and latch \"randomNum:rng\|num\[3\]~9\"" {  } { { "randomNum.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/randomNum.sv" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648576100038 "|EECS3216Final|randomNum:rng|num[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "randomNum:rng\|num\[2\] randomNum:rng\|num\[2\]~_emulated randomNum:rng\|num\[2\]~13 " "Register \"randomNum:rng\|num\[2\]\" is converted into an equivalent circuit using register \"randomNum:rng\|num\[2\]~_emulated\" and latch \"randomNum:rng\|num\[2\]~13\"" {  } { { "randomNum.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/randomNum.sv" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648576100038 "|EECS3216Final|randomNum:rng|num[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "randomNum:rng\|num\[1\] randomNum:rng\|num\[1\]~_emulated randomNum:rng\|num\[1\]~17 " "Register \"randomNum:rng\|num\[1\]\" is converted into an equivalent circuit using register \"randomNum:rng\|num\[1\]~_emulated\" and latch \"randomNum:rng\|num\[1\]~17\"" {  } { { "randomNum.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/randomNum.sv" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1648576100038 "|EECS3216Final|randomNum:rng|num[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1648576100038 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648576100462 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "showTimer\[0\] High " "Register showTimer\[0\] will power up to High" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 702 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1648576100538 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "invincibilityColourMask\[0\] High " "Register invincibilityColourMask\[0\] will power up to High" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 745 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1648576100538 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "invincibilityColourMask\[1\] High " "Register invincibilityColourMask\[1\] will power up to High" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 745 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1648576100538 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "invincibilityColourMask\[2\] High " "Register invincibilityColourMask\[2\] will power up to High" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 745 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1648576100538 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "invincibilityColourMask\[3\] High " "Register invincibilityColourMask\[3\] will power up to High" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 745 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1648576100538 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tryThis High " "Register tryThis will power up to High" {  } { { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 44 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1648576100538 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1648576100538 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_7_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_0fe.tdf" "add_sub_7_result_int\[0\]~0" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/db/alt_u_div_0fe.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1648576101691 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_ckl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_0fe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0fe.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/db/alt_u_div_0fe.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1648576101691 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1648576101691 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/output_files/EECS3216Final.map.smsg " "Generated suppressed messages file C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/output_files/EECS3216Final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576101736 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648576101827 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648576101827 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/pll.v" 108 0 0 } } { "EECS3216Final.sv" "" { Text "C:/Users/Jorra/Documents/Coding Practice/School/EECS3216/Project/EECS3216Final.sv" 62 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1648576101857 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "955 " "Implemented 955 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648576101895 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648576101895 ""} { "Info" "ICUT_CUT_TM_LCELLS" "906 " "Implemented 906 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648576101895 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1648576101895 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648576101895 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648576101919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 29 13:48:21 2022 " "Processing ended: Tue Mar 29 13:48:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648576101919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648576101919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648576101919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648576101919 ""}
