
Ruthless RFID.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010420  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009bc  080105c0  080105c0  000205c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010f7c  08010f7c  00030700  2**0
                  CONTENTS
  4 .ARM          00000008  08010f7c  08010f7c  00020f7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010f84  08010f84  00030700  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010f84  08010f84  00020f84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010f88  08010f88  00020f88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000700  20000000  08010f8c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000077e0  20000700  0801168c  00030700  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20007ee0  0801168c  00037ee0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030700  2**0
                  CONTENTS, READONLY
 12 .debug_info   000285c2  00000000  00000000  00030730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005a52  00000000  00000000  00058cf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002150  00000000  00000000  0005e748  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001f10  00000000  00000000  00060898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d8f4  00000000  00000000  000627a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027a1f  00000000  00000000  0008009c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f048  00000000  00000000  000a7abb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00146b03  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009158  00000000  00000000  00146b54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000700 	.word	0x20000700
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080105a8 	.word	0x080105a8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000704 	.word	0x20000704
 80001dc:	080105a8 	.word	0x080105a8

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_dmul>:
 8000290:	b570      	push	{r4, r5, r6, lr}
 8000292:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000296:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800029a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800029e:	bf1d      	ittte	ne
 80002a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002a4:	ea94 0f0c 	teqne	r4, ip
 80002a8:	ea95 0f0c 	teqne	r5, ip
 80002ac:	f000 f8de 	bleq	800046c <__aeabi_dmul+0x1dc>
 80002b0:	442c      	add	r4, r5
 80002b2:	ea81 0603 	eor.w	r6, r1, r3
 80002b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002c2:	bf18      	it	ne
 80002c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002d0:	d038      	beq.n	8000344 <__aeabi_dmul+0xb4>
 80002d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002d6:	f04f 0500 	mov.w	r5, #0
 80002da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002e6:	f04f 0600 	mov.w	r6, #0
 80002ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ee:	f09c 0f00 	teq	ip, #0
 80002f2:	bf18      	it	ne
 80002f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000300:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000304:	d204      	bcs.n	8000310 <__aeabi_dmul+0x80>
 8000306:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800030a:	416d      	adcs	r5, r5
 800030c:	eb46 0606 	adc.w	r6, r6, r6
 8000310:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000314:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000318:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800031c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000320:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000324:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000328:	bf88      	it	hi
 800032a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800032e:	d81e      	bhi.n	800036e <__aeabi_dmul+0xde>
 8000330:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	bd70      	pop	{r4, r5, r6, pc}
 8000344:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000348:	ea46 0101 	orr.w	r1, r6, r1
 800034c:	ea40 0002 	orr.w	r0, r0, r2
 8000350:	ea81 0103 	eor.w	r1, r1, r3
 8000354:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000358:	bfc2      	ittt	gt
 800035a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800035e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000362:	bd70      	popgt	{r4, r5, r6, pc}
 8000364:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000368:	f04f 0e00 	mov.w	lr, #0
 800036c:	3c01      	subs	r4, #1
 800036e:	f300 80ab 	bgt.w	80004c8 <__aeabi_dmul+0x238>
 8000372:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000376:	bfde      	ittt	le
 8000378:	2000      	movle	r0, #0
 800037a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800037e:	bd70      	pople	{r4, r5, r6, pc}
 8000380:	f1c4 0400 	rsb	r4, r4, #0
 8000384:	3c20      	subs	r4, #32
 8000386:	da35      	bge.n	80003f4 <__aeabi_dmul+0x164>
 8000388:	340c      	adds	r4, #12
 800038a:	dc1b      	bgt.n	80003c4 <__aeabi_dmul+0x134>
 800038c:	f104 0414 	add.w	r4, r4, #20
 8000390:	f1c4 0520 	rsb	r5, r4, #32
 8000394:	fa00 f305 	lsl.w	r3, r0, r5
 8000398:	fa20 f004 	lsr.w	r0, r0, r4
 800039c:	fa01 f205 	lsl.w	r2, r1, r5
 80003a0:	ea40 0002 	orr.w	r0, r0, r2
 80003a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80003a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80003ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003b0:	fa21 f604 	lsr.w	r6, r1, r4
 80003b4:	eb42 0106 	adc.w	r1, r2, r6
 80003b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003bc:	bf08      	it	eq
 80003be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003c2:	bd70      	pop	{r4, r5, r6, pc}
 80003c4:	f1c4 040c 	rsb	r4, r4, #12
 80003c8:	f1c4 0520 	rsb	r5, r4, #32
 80003cc:	fa00 f304 	lsl.w	r3, r0, r4
 80003d0:	fa20 f005 	lsr.w	r0, r0, r5
 80003d4:	fa01 f204 	lsl.w	r2, r1, r4
 80003d8:	ea40 0002 	orr.w	r0, r0, r2
 80003dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003e4:	f141 0100 	adc.w	r1, r1, #0
 80003e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ec:	bf08      	it	eq
 80003ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003f2:	bd70      	pop	{r4, r5, r6, pc}
 80003f4:	f1c4 0520 	rsb	r5, r4, #32
 80003f8:	fa00 f205 	lsl.w	r2, r0, r5
 80003fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000400:	fa20 f304 	lsr.w	r3, r0, r4
 8000404:	fa01 f205 	lsl.w	r2, r1, r5
 8000408:	ea43 0302 	orr.w	r3, r3, r2
 800040c:	fa21 f004 	lsr.w	r0, r1, r4
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000414:	fa21 f204 	lsr.w	r2, r1, r4
 8000418:	ea20 0002 	bic.w	r0, r0, r2
 800041c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000420:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000424:	bf08      	it	eq
 8000426:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800042a:	bd70      	pop	{r4, r5, r6, pc}
 800042c:	f094 0f00 	teq	r4, #0
 8000430:	d10f      	bne.n	8000452 <__aeabi_dmul+0x1c2>
 8000432:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000436:	0040      	lsls	r0, r0, #1
 8000438:	eb41 0101 	adc.w	r1, r1, r1
 800043c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000440:	bf08      	it	eq
 8000442:	3c01      	subeq	r4, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1a6>
 8000446:	ea41 0106 	orr.w	r1, r1, r6
 800044a:	f095 0f00 	teq	r5, #0
 800044e:	bf18      	it	ne
 8000450:	4770      	bxne	lr
 8000452:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000456:	0052      	lsls	r2, r2, #1
 8000458:	eb43 0303 	adc.w	r3, r3, r3
 800045c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000460:	bf08      	it	eq
 8000462:	3d01      	subeq	r5, #1
 8000464:	d0f7      	beq.n	8000456 <__aeabi_dmul+0x1c6>
 8000466:	ea43 0306 	orr.w	r3, r3, r6
 800046a:	4770      	bx	lr
 800046c:	ea94 0f0c 	teq	r4, ip
 8000470:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000474:	bf18      	it	ne
 8000476:	ea95 0f0c 	teqne	r5, ip
 800047a:	d00c      	beq.n	8000496 <__aeabi_dmul+0x206>
 800047c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000480:	bf18      	it	ne
 8000482:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000486:	d1d1      	bne.n	800042c <__aeabi_dmul+0x19c>
 8000488:	ea81 0103 	eor.w	r1, r1, r3
 800048c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000490:	f04f 0000 	mov.w	r0, #0
 8000494:	bd70      	pop	{r4, r5, r6, pc}
 8000496:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800049a:	bf06      	itte	eq
 800049c:	4610      	moveq	r0, r2
 800049e:	4619      	moveq	r1, r3
 80004a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004a4:	d019      	beq.n	80004da <__aeabi_dmul+0x24a>
 80004a6:	ea94 0f0c 	teq	r4, ip
 80004aa:	d102      	bne.n	80004b2 <__aeabi_dmul+0x222>
 80004ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004b0:	d113      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004b2:	ea95 0f0c 	teq	r5, ip
 80004b6:	d105      	bne.n	80004c4 <__aeabi_dmul+0x234>
 80004b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004bc:	bf1c      	itt	ne
 80004be:	4610      	movne	r0, r2
 80004c0:	4619      	movne	r1, r3
 80004c2:	d10a      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004c4:	ea81 0103 	eor.w	r1, r1, r3
 80004c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd70      	pop	{r4, r5, r6, pc}
 80004da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004e2:	bd70      	pop	{r4, r5, r6, pc}

080004e4 <__aeabi_drsub>:
 80004e4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004e8:	e002      	b.n	80004f0 <__adddf3>
 80004ea:	bf00      	nop

080004ec <__aeabi_dsub>:
 80004ec:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004f0 <__adddf3>:
 80004f0:	b530      	push	{r4, r5, lr}
 80004f2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004f6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004fa:	ea94 0f05 	teq	r4, r5
 80004fe:	bf08      	it	eq
 8000500:	ea90 0f02 	teqeq	r0, r2
 8000504:	bf1f      	itttt	ne
 8000506:	ea54 0c00 	orrsne.w	ip, r4, r0
 800050a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800050e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000512:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000516:	f000 80e2 	beq.w	80006de <__adddf3+0x1ee>
 800051a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800051e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000522:	bfb8      	it	lt
 8000524:	426d      	neglt	r5, r5
 8000526:	dd0c      	ble.n	8000542 <__adddf3+0x52>
 8000528:	442c      	add	r4, r5
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	ea82 0000 	eor.w	r0, r2, r0
 8000536:	ea83 0101 	eor.w	r1, r3, r1
 800053a:	ea80 0202 	eor.w	r2, r0, r2
 800053e:	ea81 0303 	eor.w	r3, r1, r3
 8000542:	2d36      	cmp	r5, #54	; 0x36
 8000544:	bf88      	it	hi
 8000546:	bd30      	pophi	{r4, r5, pc}
 8000548:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800054c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000550:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000554:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000558:	d002      	beq.n	8000560 <__adddf3+0x70>
 800055a:	4240      	negs	r0, r0
 800055c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000560:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000564:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000568:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800056c:	d002      	beq.n	8000574 <__adddf3+0x84>
 800056e:	4252      	negs	r2, r2
 8000570:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000574:	ea94 0f05 	teq	r4, r5
 8000578:	f000 80a7 	beq.w	80006ca <__adddf3+0x1da>
 800057c:	f1a4 0401 	sub.w	r4, r4, #1
 8000580:	f1d5 0e20 	rsbs	lr, r5, #32
 8000584:	db0d      	blt.n	80005a2 <__adddf3+0xb2>
 8000586:	fa02 fc0e 	lsl.w	ip, r2, lr
 800058a:	fa22 f205 	lsr.w	r2, r2, r5
 800058e:	1880      	adds	r0, r0, r2
 8000590:	f141 0100 	adc.w	r1, r1, #0
 8000594:	fa03 f20e 	lsl.w	r2, r3, lr
 8000598:	1880      	adds	r0, r0, r2
 800059a:	fa43 f305 	asr.w	r3, r3, r5
 800059e:	4159      	adcs	r1, r3
 80005a0:	e00e      	b.n	80005c0 <__adddf3+0xd0>
 80005a2:	f1a5 0520 	sub.w	r5, r5, #32
 80005a6:	f10e 0e20 	add.w	lr, lr, #32
 80005aa:	2a01      	cmp	r2, #1
 80005ac:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005b0:	bf28      	it	cs
 80005b2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005b6:	fa43 f305 	asr.w	r3, r3, r5
 80005ba:	18c0      	adds	r0, r0, r3
 80005bc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	d507      	bpl.n	80005d6 <__adddf3+0xe6>
 80005c6:	f04f 0e00 	mov.w	lr, #0
 80005ca:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ce:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005d2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005d6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005da:	d31b      	bcc.n	8000614 <__adddf3+0x124>
 80005dc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005e0:	d30c      	bcc.n	80005fc <__adddf3+0x10c>
 80005e2:	0849      	lsrs	r1, r1, #1
 80005e4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005e8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005ec:	f104 0401 	add.w	r4, r4, #1
 80005f0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005f4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005f8:	f080 809a 	bcs.w	8000730 <__adddf3+0x240>
 80005fc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000600:	bf08      	it	eq
 8000602:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000606:	f150 0000 	adcs.w	r0, r0, #0
 800060a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060e:	ea41 0105 	orr.w	r1, r1, r5
 8000612:	bd30      	pop	{r4, r5, pc}
 8000614:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000618:	4140      	adcs	r0, r0
 800061a:	eb41 0101 	adc.w	r1, r1, r1
 800061e:	3c01      	subs	r4, #1
 8000620:	bf28      	it	cs
 8000622:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000626:	d2e9      	bcs.n	80005fc <__adddf3+0x10c>
 8000628:	f091 0f00 	teq	r1, #0
 800062c:	bf04      	itt	eq
 800062e:	4601      	moveq	r1, r0
 8000630:	2000      	moveq	r0, #0
 8000632:	fab1 f381 	clz	r3, r1
 8000636:	bf08      	it	eq
 8000638:	3320      	addeq	r3, #32
 800063a:	f1a3 030b 	sub.w	r3, r3, #11
 800063e:	f1b3 0220 	subs.w	r2, r3, #32
 8000642:	da0c      	bge.n	800065e <__adddf3+0x16e>
 8000644:	320c      	adds	r2, #12
 8000646:	dd08      	ble.n	800065a <__adddf3+0x16a>
 8000648:	f102 0c14 	add.w	ip, r2, #20
 800064c:	f1c2 020c 	rsb	r2, r2, #12
 8000650:	fa01 f00c 	lsl.w	r0, r1, ip
 8000654:	fa21 f102 	lsr.w	r1, r1, r2
 8000658:	e00c      	b.n	8000674 <__adddf3+0x184>
 800065a:	f102 0214 	add.w	r2, r2, #20
 800065e:	bfd8      	it	le
 8000660:	f1c2 0c20 	rsble	ip, r2, #32
 8000664:	fa01 f102 	lsl.w	r1, r1, r2
 8000668:	fa20 fc0c 	lsr.w	ip, r0, ip
 800066c:	bfdc      	itt	le
 800066e:	ea41 010c 	orrle.w	r1, r1, ip
 8000672:	4090      	lslle	r0, r2
 8000674:	1ae4      	subs	r4, r4, r3
 8000676:	bfa2      	ittt	ge
 8000678:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800067c:	4329      	orrge	r1, r5
 800067e:	bd30      	popge	{r4, r5, pc}
 8000680:	ea6f 0404 	mvn.w	r4, r4
 8000684:	3c1f      	subs	r4, #31
 8000686:	da1c      	bge.n	80006c2 <__adddf3+0x1d2>
 8000688:	340c      	adds	r4, #12
 800068a:	dc0e      	bgt.n	80006aa <__adddf3+0x1ba>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0220 	rsb	r2, r4, #32
 8000694:	fa20 f004 	lsr.w	r0, r0, r4
 8000698:	fa01 f302 	lsl.w	r3, r1, r2
 800069c:	ea40 0003 	orr.w	r0, r0, r3
 80006a0:	fa21 f304 	lsr.w	r3, r1, r4
 80006a4:	ea45 0103 	orr.w	r1, r5, r3
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f1c4 040c 	rsb	r4, r4, #12
 80006ae:	f1c4 0220 	rsb	r2, r4, #32
 80006b2:	fa20 f002 	lsr.w	r0, r0, r2
 80006b6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ba:	ea40 0003 	orr.w	r0, r0, r3
 80006be:	4629      	mov	r1, r5
 80006c0:	bd30      	pop	{r4, r5, pc}
 80006c2:	fa21 f004 	lsr.w	r0, r1, r4
 80006c6:	4629      	mov	r1, r5
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	f094 0f00 	teq	r4, #0
 80006ce:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006d2:	bf06      	itte	eq
 80006d4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006d8:	3401      	addeq	r4, #1
 80006da:	3d01      	subne	r5, #1
 80006dc:	e74e      	b.n	800057c <__adddf3+0x8c>
 80006de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006e2:	bf18      	it	ne
 80006e4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006e8:	d029      	beq.n	800073e <__adddf3+0x24e>
 80006ea:	ea94 0f05 	teq	r4, r5
 80006ee:	bf08      	it	eq
 80006f0:	ea90 0f02 	teqeq	r0, r2
 80006f4:	d005      	beq.n	8000702 <__adddf3+0x212>
 80006f6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006fa:	bf04      	itt	eq
 80006fc:	4619      	moveq	r1, r3
 80006fe:	4610      	moveq	r0, r2
 8000700:	bd30      	pop	{r4, r5, pc}
 8000702:	ea91 0f03 	teq	r1, r3
 8000706:	bf1e      	ittt	ne
 8000708:	2100      	movne	r1, #0
 800070a:	2000      	movne	r0, #0
 800070c:	bd30      	popne	{r4, r5, pc}
 800070e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000712:	d105      	bne.n	8000720 <__adddf3+0x230>
 8000714:	0040      	lsls	r0, r0, #1
 8000716:	4149      	adcs	r1, r1
 8000718:	bf28      	it	cs
 800071a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd30      	pop	{r4, r5, pc}
 8000720:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000724:	bf3c      	itt	cc
 8000726:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800072a:	bd30      	popcc	{r4, r5, pc}
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000730:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000734:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd30      	pop	{r4, r5, pc}
 800073e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000742:	bf1a      	itte	ne
 8000744:	4619      	movne	r1, r3
 8000746:	4610      	movne	r0, r2
 8000748:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800074c:	bf1c      	itt	ne
 800074e:	460b      	movne	r3, r1
 8000750:	4602      	movne	r2, r0
 8000752:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000756:	bf06      	itte	eq
 8000758:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800075c:	ea91 0f03 	teqeq	r1, r3
 8000760:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000764:	bd30      	pop	{r4, r5, pc}
 8000766:	bf00      	nop

08000768 <__aeabi_ui2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800077c:	f04f 0500 	mov.w	r5, #0
 8000780:	f04f 0100 	mov.w	r1, #0
 8000784:	e750      	b.n	8000628 <__adddf3+0x138>
 8000786:	bf00      	nop

08000788 <__aeabi_i2d>:
 8000788:	f090 0f00 	teq	r0, #0
 800078c:	bf04      	itt	eq
 800078e:	2100      	moveq	r1, #0
 8000790:	4770      	bxeq	lr
 8000792:	b530      	push	{r4, r5, lr}
 8000794:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000798:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800079c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007a0:	bf48      	it	mi
 80007a2:	4240      	negmi	r0, r0
 80007a4:	f04f 0100 	mov.w	r1, #0
 80007a8:	e73e      	b.n	8000628 <__adddf3+0x138>
 80007aa:	bf00      	nop

080007ac <__aeabi_f2d>:
 80007ac:	0042      	lsls	r2, r0, #1
 80007ae:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007b2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007b6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ba:	bf1f      	itttt	ne
 80007bc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007c0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007c4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007c8:	4770      	bxne	lr
 80007ca:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007ce:	bf08      	it	eq
 80007d0:	4770      	bxeq	lr
 80007d2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007d6:	bf04      	itt	eq
 80007d8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007dc:	4770      	bxeq	lr
 80007de:	b530      	push	{r4, r5, lr}
 80007e0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	e71c      	b.n	8000628 <__adddf3+0x138>
 80007ee:	bf00      	nop

080007f0 <__aeabi_ul2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f04f 0500 	mov.w	r5, #0
 80007fe:	e00a      	b.n	8000816 <__aeabi_l2d+0x16>

08000800 <__aeabi_l2d>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	b530      	push	{r4, r5, lr}
 800080a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800080e:	d502      	bpl.n	8000816 <__aeabi_l2d+0x16>
 8000810:	4240      	negs	r0, r0
 8000812:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000816:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800081a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800081e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000822:	f43f aed8 	beq.w	80005d6 <__adddf3+0xe6>
 8000826:	f04f 0203 	mov.w	r2, #3
 800082a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800082e:	bf18      	it	ne
 8000830:	3203      	addne	r2, #3
 8000832:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000836:	bf18      	it	ne
 8000838:	3203      	addne	r2, #3
 800083a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800083e:	f1c2 0320 	rsb	r3, r2, #32
 8000842:	fa00 fc03 	lsl.w	ip, r0, r3
 8000846:	fa20 f002 	lsr.w	r0, r0, r2
 800084a:	fa01 fe03 	lsl.w	lr, r1, r3
 800084e:	ea40 000e 	orr.w	r0, r0, lr
 8000852:	fa21 f102 	lsr.w	r1, r1, r2
 8000856:	4414      	add	r4, r2
 8000858:	e6bd      	b.n	80005d6 <__adddf3+0xe6>
 800085a:	bf00      	nop

0800085c <__aeabi_d2uiz>:
 800085c:	004a      	lsls	r2, r1, #1
 800085e:	d211      	bcs.n	8000884 <__aeabi_d2uiz+0x28>
 8000860:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000864:	d211      	bcs.n	800088a <__aeabi_d2uiz+0x2e>
 8000866:	d50d      	bpl.n	8000884 <__aeabi_d2uiz+0x28>
 8000868:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800086c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000870:	d40e      	bmi.n	8000890 <__aeabi_d2uiz+0x34>
 8000872:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000876:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800087a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800087e:	fa23 f002 	lsr.w	r0, r3, r2
 8000882:	4770      	bx	lr
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	4770      	bx	lr
 800088a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800088e:	d102      	bne.n	8000896 <__aeabi_d2uiz+0x3a>
 8000890:	f04f 30ff 	mov.w	r0, #4294967295
 8000894:	4770      	bx	lr
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	4770      	bx	lr

0800089c <__aeabi_uldivmod>:
 800089c:	b953      	cbnz	r3, 80008b4 <__aeabi_uldivmod+0x18>
 800089e:	b94a      	cbnz	r2, 80008b4 <__aeabi_uldivmod+0x18>
 80008a0:	2900      	cmp	r1, #0
 80008a2:	bf08      	it	eq
 80008a4:	2800      	cmpeq	r0, #0
 80008a6:	bf1c      	itt	ne
 80008a8:	f04f 31ff 	movne.w	r1, #4294967295
 80008ac:	f04f 30ff 	movne.w	r0, #4294967295
 80008b0:	f000 b974 	b.w	8000b9c <__aeabi_idiv0>
 80008b4:	f1ad 0c08 	sub.w	ip, sp, #8
 80008b8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008bc:	f000 f806 	bl	80008cc <__udivmoddi4>
 80008c0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008c8:	b004      	add	sp, #16
 80008ca:	4770      	bx	lr

080008cc <__udivmoddi4>:
 80008cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80008d0:	9d08      	ldr	r5, [sp, #32]
 80008d2:	4604      	mov	r4, r0
 80008d4:	468e      	mov	lr, r1
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d14d      	bne.n	8000976 <__udivmoddi4+0xaa>
 80008da:	428a      	cmp	r2, r1
 80008dc:	4694      	mov	ip, r2
 80008de:	d969      	bls.n	80009b4 <__udivmoddi4+0xe8>
 80008e0:	fab2 f282 	clz	r2, r2
 80008e4:	b152      	cbz	r2, 80008fc <__udivmoddi4+0x30>
 80008e6:	fa01 f302 	lsl.w	r3, r1, r2
 80008ea:	f1c2 0120 	rsb	r1, r2, #32
 80008ee:	fa20 f101 	lsr.w	r1, r0, r1
 80008f2:	fa0c fc02 	lsl.w	ip, ip, r2
 80008f6:	ea41 0e03 	orr.w	lr, r1, r3
 80008fa:	4094      	lsls	r4, r2
 80008fc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000900:	0c21      	lsrs	r1, r4, #16
 8000902:	fbbe f6f8 	udiv	r6, lr, r8
 8000906:	fa1f f78c 	uxth.w	r7, ip
 800090a:	fb08 e316 	mls	r3, r8, r6, lr
 800090e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000912:	fb06 f107 	mul.w	r1, r6, r7
 8000916:	4299      	cmp	r1, r3
 8000918:	d90a      	bls.n	8000930 <__udivmoddi4+0x64>
 800091a:	eb1c 0303 	adds.w	r3, ip, r3
 800091e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000922:	f080 811f 	bcs.w	8000b64 <__udivmoddi4+0x298>
 8000926:	4299      	cmp	r1, r3
 8000928:	f240 811c 	bls.w	8000b64 <__udivmoddi4+0x298>
 800092c:	3e02      	subs	r6, #2
 800092e:	4463      	add	r3, ip
 8000930:	1a5b      	subs	r3, r3, r1
 8000932:	b2a4      	uxth	r4, r4
 8000934:	fbb3 f0f8 	udiv	r0, r3, r8
 8000938:	fb08 3310 	mls	r3, r8, r0, r3
 800093c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000940:	fb00 f707 	mul.w	r7, r0, r7
 8000944:	42a7      	cmp	r7, r4
 8000946:	d90a      	bls.n	800095e <__udivmoddi4+0x92>
 8000948:	eb1c 0404 	adds.w	r4, ip, r4
 800094c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000950:	f080 810a 	bcs.w	8000b68 <__udivmoddi4+0x29c>
 8000954:	42a7      	cmp	r7, r4
 8000956:	f240 8107 	bls.w	8000b68 <__udivmoddi4+0x29c>
 800095a:	4464      	add	r4, ip
 800095c:	3802      	subs	r0, #2
 800095e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000962:	1be4      	subs	r4, r4, r7
 8000964:	2600      	movs	r6, #0
 8000966:	b11d      	cbz	r5, 8000970 <__udivmoddi4+0xa4>
 8000968:	40d4      	lsrs	r4, r2
 800096a:	2300      	movs	r3, #0
 800096c:	e9c5 4300 	strd	r4, r3, [r5]
 8000970:	4631      	mov	r1, r6
 8000972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000976:	428b      	cmp	r3, r1
 8000978:	d909      	bls.n	800098e <__udivmoddi4+0xc2>
 800097a:	2d00      	cmp	r5, #0
 800097c:	f000 80ef 	beq.w	8000b5e <__udivmoddi4+0x292>
 8000980:	2600      	movs	r6, #0
 8000982:	e9c5 0100 	strd	r0, r1, [r5]
 8000986:	4630      	mov	r0, r6
 8000988:	4631      	mov	r1, r6
 800098a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800098e:	fab3 f683 	clz	r6, r3
 8000992:	2e00      	cmp	r6, #0
 8000994:	d14a      	bne.n	8000a2c <__udivmoddi4+0x160>
 8000996:	428b      	cmp	r3, r1
 8000998:	d302      	bcc.n	80009a0 <__udivmoddi4+0xd4>
 800099a:	4282      	cmp	r2, r0
 800099c:	f200 80f9 	bhi.w	8000b92 <__udivmoddi4+0x2c6>
 80009a0:	1a84      	subs	r4, r0, r2
 80009a2:	eb61 0303 	sbc.w	r3, r1, r3
 80009a6:	2001      	movs	r0, #1
 80009a8:	469e      	mov	lr, r3
 80009aa:	2d00      	cmp	r5, #0
 80009ac:	d0e0      	beq.n	8000970 <__udivmoddi4+0xa4>
 80009ae:	e9c5 4e00 	strd	r4, lr, [r5]
 80009b2:	e7dd      	b.n	8000970 <__udivmoddi4+0xa4>
 80009b4:	b902      	cbnz	r2, 80009b8 <__udivmoddi4+0xec>
 80009b6:	deff      	udf	#255	; 0xff
 80009b8:	fab2 f282 	clz	r2, r2
 80009bc:	2a00      	cmp	r2, #0
 80009be:	f040 8092 	bne.w	8000ae6 <__udivmoddi4+0x21a>
 80009c2:	eba1 010c 	sub.w	r1, r1, ip
 80009c6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80009ca:	fa1f fe8c 	uxth.w	lr, ip
 80009ce:	2601      	movs	r6, #1
 80009d0:	0c20      	lsrs	r0, r4, #16
 80009d2:	fbb1 f3f7 	udiv	r3, r1, r7
 80009d6:	fb07 1113 	mls	r1, r7, r3, r1
 80009da:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80009de:	fb0e f003 	mul.w	r0, lr, r3
 80009e2:	4288      	cmp	r0, r1
 80009e4:	d908      	bls.n	80009f8 <__udivmoddi4+0x12c>
 80009e6:	eb1c 0101 	adds.w	r1, ip, r1
 80009ea:	f103 38ff 	add.w	r8, r3, #4294967295
 80009ee:	d202      	bcs.n	80009f6 <__udivmoddi4+0x12a>
 80009f0:	4288      	cmp	r0, r1
 80009f2:	f200 80cb 	bhi.w	8000b8c <__udivmoddi4+0x2c0>
 80009f6:	4643      	mov	r3, r8
 80009f8:	1a09      	subs	r1, r1, r0
 80009fa:	b2a4      	uxth	r4, r4
 80009fc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a00:	fb07 1110 	mls	r1, r7, r0, r1
 8000a04:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000a08:	fb0e fe00 	mul.w	lr, lr, r0
 8000a0c:	45a6      	cmp	lr, r4
 8000a0e:	d908      	bls.n	8000a22 <__udivmoddi4+0x156>
 8000a10:	eb1c 0404 	adds.w	r4, ip, r4
 8000a14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000a18:	d202      	bcs.n	8000a20 <__udivmoddi4+0x154>
 8000a1a:	45a6      	cmp	lr, r4
 8000a1c:	f200 80bb 	bhi.w	8000b96 <__udivmoddi4+0x2ca>
 8000a20:	4608      	mov	r0, r1
 8000a22:	eba4 040e 	sub.w	r4, r4, lr
 8000a26:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000a2a:	e79c      	b.n	8000966 <__udivmoddi4+0x9a>
 8000a2c:	f1c6 0720 	rsb	r7, r6, #32
 8000a30:	40b3      	lsls	r3, r6
 8000a32:	fa22 fc07 	lsr.w	ip, r2, r7
 8000a36:	ea4c 0c03 	orr.w	ip, ip, r3
 8000a3a:	fa20 f407 	lsr.w	r4, r0, r7
 8000a3e:	fa01 f306 	lsl.w	r3, r1, r6
 8000a42:	431c      	orrs	r4, r3
 8000a44:	40f9      	lsrs	r1, r7
 8000a46:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000a4a:	fa00 f306 	lsl.w	r3, r0, r6
 8000a4e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000a52:	0c20      	lsrs	r0, r4, #16
 8000a54:	fa1f fe8c 	uxth.w	lr, ip
 8000a58:	fb09 1118 	mls	r1, r9, r8, r1
 8000a5c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a60:	fb08 f00e 	mul.w	r0, r8, lr
 8000a64:	4288      	cmp	r0, r1
 8000a66:	fa02 f206 	lsl.w	r2, r2, r6
 8000a6a:	d90b      	bls.n	8000a84 <__udivmoddi4+0x1b8>
 8000a6c:	eb1c 0101 	adds.w	r1, ip, r1
 8000a70:	f108 3aff 	add.w	sl, r8, #4294967295
 8000a74:	f080 8088 	bcs.w	8000b88 <__udivmoddi4+0x2bc>
 8000a78:	4288      	cmp	r0, r1
 8000a7a:	f240 8085 	bls.w	8000b88 <__udivmoddi4+0x2bc>
 8000a7e:	f1a8 0802 	sub.w	r8, r8, #2
 8000a82:	4461      	add	r1, ip
 8000a84:	1a09      	subs	r1, r1, r0
 8000a86:	b2a4      	uxth	r4, r4
 8000a88:	fbb1 f0f9 	udiv	r0, r1, r9
 8000a8c:	fb09 1110 	mls	r1, r9, r0, r1
 8000a90:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000a94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000a98:	458e      	cmp	lr, r1
 8000a9a:	d908      	bls.n	8000aae <__udivmoddi4+0x1e2>
 8000a9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000aa0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000aa4:	d26c      	bcs.n	8000b80 <__udivmoddi4+0x2b4>
 8000aa6:	458e      	cmp	lr, r1
 8000aa8:	d96a      	bls.n	8000b80 <__udivmoddi4+0x2b4>
 8000aaa:	3802      	subs	r0, #2
 8000aac:	4461      	add	r1, ip
 8000aae:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ab2:	fba0 9402 	umull	r9, r4, r0, r2
 8000ab6:	eba1 010e 	sub.w	r1, r1, lr
 8000aba:	42a1      	cmp	r1, r4
 8000abc:	46c8      	mov	r8, r9
 8000abe:	46a6      	mov	lr, r4
 8000ac0:	d356      	bcc.n	8000b70 <__udivmoddi4+0x2a4>
 8000ac2:	d053      	beq.n	8000b6c <__udivmoddi4+0x2a0>
 8000ac4:	b15d      	cbz	r5, 8000ade <__udivmoddi4+0x212>
 8000ac6:	ebb3 0208 	subs.w	r2, r3, r8
 8000aca:	eb61 010e 	sbc.w	r1, r1, lr
 8000ace:	fa01 f707 	lsl.w	r7, r1, r7
 8000ad2:	fa22 f306 	lsr.w	r3, r2, r6
 8000ad6:	40f1      	lsrs	r1, r6
 8000ad8:	431f      	orrs	r7, r3
 8000ada:	e9c5 7100 	strd	r7, r1, [r5]
 8000ade:	2600      	movs	r6, #0
 8000ae0:	4631      	mov	r1, r6
 8000ae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ae6:	f1c2 0320 	rsb	r3, r2, #32
 8000aea:	40d8      	lsrs	r0, r3
 8000aec:	fa0c fc02 	lsl.w	ip, ip, r2
 8000af0:	fa21 f303 	lsr.w	r3, r1, r3
 8000af4:	4091      	lsls	r1, r2
 8000af6:	4301      	orrs	r1, r0
 8000af8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000afc:	fa1f fe8c 	uxth.w	lr, ip
 8000b00:	fbb3 f0f7 	udiv	r0, r3, r7
 8000b04:	fb07 3610 	mls	r6, r7, r0, r3
 8000b08:	0c0b      	lsrs	r3, r1, #16
 8000b0a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000b0e:	fb00 f60e 	mul.w	r6, r0, lr
 8000b12:	429e      	cmp	r6, r3
 8000b14:	fa04 f402 	lsl.w	r4, r4, r2
 8000b18:	d908      	bls.n	8000b2c <__udivmoddi4+0x260>
 8000b1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b1e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000b22:	d22f      	bcs.n	8000b84 <__udivmoddi4+0x2b8>
 8000b24:	429e      	cmp	r6, r3
 8000b26:	d92d      	bls.n	8000b84 <__udivmoddi4+0x2b8>
 8000b28:	3802      	subs	r0, #2
 8000b2a:	4463      	add	r3, ip
 8000b2c:	1b9b      	subs	r3, r3, r6
 8000b2e:	b289      	uxth	r1, r1
 8000b30:	fbb3 f6f7 	udiv	r6, r3, r7
 8000b34:	fb07 3316 	mls	r3, r7, r6, r3
 8000b38:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b3c:	fb06 f30e 	mul.w	r3, r6, lr
 8000b40:	428b      	cmp	r3, r1
 8000b42:	d908      	bls.n	8000b56 <__udivmoddi4+0x28a>
 8000b44:	eb1c 0101 	adds.w	r1, ip, r1
 8000b48:	f106 38ff 	add.w	r8, r6, #4294967295
 8000b4c:	d216      	bcs.n	8000b7c <__udivmoddi4+0x2b0>
 8000b4e:	428b      	cmp	r3, r1
 8000b50:	d914      	bls.n	8000b7c <__udivmoddi4+0x2b0>
 8000b52:	3e02      	subs	r6, #2
 8000b54:	4461      	add	r1, ip
 8000b56:	1ac9      	subs	r1, r1, r3
 8000b58:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000b5c:	e738      	b.n	80009d0 <__udivmoddi4+0x104>
 8000b5e:	462e      	mov	r6, r5
 8000b60:	4628      	mov	r0, r5
 8000b62:	e705      	b.n	8000970 <__udivmoddi4+0xa4>
 8000b64:	4606      	mov	r6, r0
 8000b66:	e6e3      	b.n	8000930 <__udivmoddi4+0x64>
 8000b68:	4618      	mov	r0, r3
 8000b6a:	e6f8      	b.n	800095e <__udivmoddi4+0x92>
 8000b6c:	454b      	cmp	r3, r9
 8000b6e:	d2a9      	bcs.n	8000ac4 <__udivmoddi4+0x1f8>
 8000b70:	ebb9 0802 	subs.w	r8, r9, r2
 8000b74:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000b78:	3801      	subs	r0, #1
 8000b7a:	e7a3      	b.n	8000ac4 <__udivmoddi4+0x1f8>
 8000b7c:	4646      	mov	r6, r8
 8000b7e:	e7ea      	b.n	8000b56 <__udivmoddi4+0x28a>
 8000b80:	4620      	mov	r0, r4
 8000b82:	e794      	b.n	8000aae <__udivmoddi4+0x1e2>
 8000b84:	4640      	mov	r0, r8
 8000b86:	e7d1      	b.n	8000b2c <__udivmoddi4+0x260>
 8000b88:	46d0      	mov	r8, sl
 8000b8a:	e77b      	b.n	8000a84 <__udivmoddi4+0x1b8>
 8000b8c:	3b02      	subs	r3, #2
 8000b8e:	4461      	add	r1, ip
 8000b90:	e732      	b.n	80009f8 <__udivmoddi4+0x12c>
 8000b92:	4630      	mov	r0, r6
 8000b94:	e709      	b.n	80009aa <__udivmoddi4+0xde>
 8000b96:	4464      	add	r4, ip
 8000b98:	3802      	subs	r0, #2
 8000b9a:	e742      	b.n	8000a22 <__udivmoddi4+0x156>

08000b9c <__aeabi_idiv0>:
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <MFRC_REGW>:
 * @param addr: register address
 *
 * @param data: value to write to register
 */

PCD_StatusTypeDef MFRC_REGW(uint8_t addr,uint8_t data){
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b088      	sub	sp, #32
 8000ba4:	af04      	add	r7, sp, #16
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	460a      	mov	r2, r1
 8000baa:	71fb      	strb	r3, [r7, #7]
 8000bac:	4613      	mov	r3, r2
 8000bae:	71bb      	strb	r3, [r7, #6]
	uint8_t value=data;
 8000bb0:	79bb      	ldrb	r3, [r7, #6]
 8000bb2:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Mem_Write(&hi2c1, MFRC_ADDR<<1, addr, 1, &value, 1, 100)!=HAL_OK){
 8000bb4:	79fb      	ldrb	r3, [r7, #7]
 8000bb6:	b29a      	uxth	r2, r3
 8000bb8:	2364      	movs	r3, #100	; 0x64
 8000bba:	9302      	str	r3, [sp, #8]
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	9301      	str	r3, [sp, #4]
 8000bc0:	f107 030f 	add.w	r3, r7, #15
 8000bc4:	9300      	str	r3, [sp, #0]
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	2150      	movs	r1, #80	; 0x50
 8000bca:	4806      	ldr	r0, [pc, #24]	; (8000be4 <MFRC_REGW+0x44>)
 8000bcc:	f003 fd98 	bl	8004700 <HAL_I2C_Mem_Write>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <MFRC_REGW+0x3a>
		return(PCD_I2C_ERR);
 8000bd6:	23bb      	movs	r3, #187	; 0xbb
 8000bd8:	e000      	b.n	8000bdc <MFRC_REGW+0x3c>
	}
	else{
		return(PCD_OK);
 8000bda:	23cc      	movs	r3, #204	; 0xcc
	}
	HAL_Delay(1);
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3710      	adds	r7, #16
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	2000071c 	.word	0x2000071c

08000be8 <MFRC_REGR>:
 * @param addr: register address
 *
 * @param data: pointer to store read value
 */

PCD_StatusTypeDef MFRC_REGR(uint8_t addr,uint8_t* data){
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b086      	sub	sp, #24
 8000bec:	af04      	add	r7, sp, #16
 8000bee:	4603      	mov	r3, r0
 8000bf0:	6039      	str	r1, [r7, #0]
 8000bf2:	71fb      	strb	r3, [r7, #7]
	if(HAL_I2C_Mem_Read(&hi2c1, MFRC_ADDR<<1, addr, 1, data, 1, 100)!=HAL_OK){
 8000bf4:	79fb      	ldrb	r3, [r7, #7]
 8000bf6:	b29a      	uxth	r2, r3
 8000bf8:	2364      	movs	r3, #100	; 0x64
 8000bfa:	9302      	str	r3, [sp, #8]
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	9301      	str	r3, [sp, #4]
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	9300      	str	r3, [sp, #0]
 8000c04:	2301      	movs	r3, #1
 8000c06:	2150      	movs	r1, #80	; 0x50
 8000c08:	4806      	ldr	r0, [pc, #24]	; (8000c24 <MFRC_REGR+0x3c>)
 8000c0a:	f003 fe73 	bl	80048f4 <HAL_I2C_Mem_Read>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d001      	beq.n	8000c18 <MFRC_REGR+0x30>
		return(PCD_I2C_ERR);
 8000c14:	23bb      	movs	r3, #187	; 0xbb
 8000c16:	e000      	b.n	8000c1a <MFRC_REGR+0x32>
	}
	else{
		return(PCD_OK);
 8000c18:	23cc      	movs	r3, #204	; 0xcc
	}
	HAL_Delay(1);
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	3708      	adds	r7, #8
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	2000071c 	.word	0x2000071c

08000c28 <MFRC_FIFOW>:
 * @param data: Array of data to write to FIFO
 *
 * @param size: Size of array (bytes)
 */

PCD_StatusTypeDef MFRC_FIFOW(uint8_t* data,uint8_t size){
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b088      	sub	sp, #32
 8000c2c:	af04      	add	r7, sp, #16
 8000c2e:	6078      	str	r0, [r7, #4]
 8000c30:	460b      	mov	r3, r1
 8000c32:	70fb      	strb	r3, [r7, #3]
	for(int i=0;i<size;i++){
 8000c34:	2300      	movs	r3, #0
 8000c36:	60fb      	str	r3, [r7, #12]
 8000c38:	e018      	b.n	8000c6c <MFRC_FIFOW+0x44>
		if(HAL_I2C_Mem_Write(&hi2c1, MFRC_ADDR<<1, 0x09, 1, &data[i], 1, 100)!=HAL_OK){
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	687a      	ldr	r2, [r7, #4]
 8000c3e:	4413      	add	r3, r2
 8000c40:	2264      	movs	r2, #100	; 0x64
 8000c42:	9202      	str	r2, [sp, #8]
 8000c44:	2201      	movs	r2, #1
 8000c46:	9201      	str	r2, [sp, #4]
 8000c48:	9300      	str	r3, [sp, #0]
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	2209      	movs	r2, #9
 8000c4e:	2150      	movs	r1, #80	; 0x50
 8000c50:	480b      	ldr	r0, [pc, #44]	; (8000c80 <MFRC_FIFOW+0x58>)
 8000c52:	f003 fd55 	bl	8004700 <HAL_I2C_Mem_Write>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <MFRC_FIFOW+0x38>
			return(PCD_I2C_ERR);
 8000c5c:	23bb      	movs	r3, #187	; 0xbb
 8000c5e:	e00a      	b.n	8000c76 <MFRC_FIFOW+0x4e>

		}
		HAL_Delay(1);
 8000c60:	2001      	movs	r0, #1
 8000c62:	f003 f935 	bl	8003ed0 <HAL_Delay>
	for(int i=0;i<size;i++){
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	3301      	adds	r3, #1
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	78fb      	ldrb	r3, [r7, #3]
 8000c6e:	68fa      	ldr	r2, [r7, #12]
 8000c70:	429a      	cmp	r2, r3
 8000c72:	dbe2      	blt.n	8000c3a <MFRC_FIFOW+0x12>

	}
	return(PCD_OK);
 8000c74:	23cc      	movs	r3, #204	; 0xcc
}
 8000c76:	4618      	mov	r0, r3
 8000c78:	3710      	adds	r7, #16
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	2000071c 	.word	0x2000071c

08000c84 <MFRC_FIFOR>:
 * @param data: Array to store read values (Ensure array is large enough)
 *
 * @param size: Number of bytes to read from FIFO
 */

PCD_StatusTypeDef MFRC_FIFOR(uint8_t* data,uint8_t size){
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b088      	sub	sp, #32
 8000c88:	af04      	add	r7, sp, #16
 8000c8a:	6078      	str	r0, [r7, #4]
 8000c8c:	460b      	mov	r3, r1
 8000c8e:	70fb      	strb	r3, [r7, #3]
	for(int i=0;i<size;i++){
 8000c90:	2300      	movs	r3, #0
 8000c92:	60fb      	str	r3, [r7, #12]
 8000c94:	e018      	b.n	8000cc8 <MFRC_FIFOR+0x44>
		if(HAL_I2C_Mem_Read(&hi2c1, MFRC_ADDR<<1, 0x09, 1, &data[i], 1, 100)!=HAL_OK){
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	687a      	ldr	r2, [r7, #4]
 8000c9a:	4413      	add	r3, r2
 8000c9c:	2264      	movs	r2, #100	; 0x64
 8000c9e:	9202      	str	r2, [sp, #8]
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	9201      	str	r2, [sp, #4]
 8000ca4:	9300      	str	r3, [sp, #0]
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	2209      	movs	r2, #9
 8000caa:	2150      	movs	r1, #80	; 0x50
 8000cac:	480b      	ldr	r0, [pc, #44]	; (8000cdc <MFRC_FIFOR+0x58>)
 8000cae:	f003 fe21 	bl	80048f4 <HAL_I2C_Mem_Read>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d001      	beq.n	8000cbc <MFRC_FIFOR+0x38>
			return(PCD_I2C_ERR);
 8000cb8:	23bb      	movs	r3, #187	; 0xbb
 8000cba:	e00a      	b.n	8000cd2 <MFRC_FIFOR+0x4e>
		}
		HAL_Delay(1);
 8000cbc:	2001      	movs	r0, #1
 8000cbe:	f003 f907 	bl	8003ed0 <HAL_Delay>
	for(int i=0;i<size;i++){
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	3301      	adds	r3, #1
 8000cc6:	60fb      	str	r3, [r7, #12]
 8000cc8:	78fb      	ldrb	r3, [r7, #3]
 8000cca:	68fa      	ldr	r2, [r7, #12]
 8000ccc:	429a      	cmp	r2, r3
 8000cce:	dbe2      	blt.n	8000c96 <MFRC_FIFOR+0x12>

	}
	return(PCD_OK);
 8000cd0:	23cc      	movs	r3, #204	; 0xcc
}
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	3710      	adds	r7, #16
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	2000071c 	.word	0x2000071c

08000ce0 <MFRC_ANTON>:
	uint8_t value;
	MFRC_REGR(0x37,&value); //Expect 0x91 or 0x92
	CDC_Transmit_FS(&value,1);
}

void MFRC_ANTON(void){
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
	uint8_t value;
	MFRC_REGR(TX_CONT, &value);
 8000ce6:	1dfb      	adds	r3, r7, #7
 8000ce8:	4619      	mov	r1, r3
 8000cea:	2014      	movs	r0, #20
 8000cec:	f7ff ff7c 	bl	8000be8 <MFRC_REGR>
	if ((value & 0x03) != 0x03) {
 8000cf0:	79fb      	ldrb	r3, [r7, #7]
 8000cf2:	f003 0303 	and.w	r3, r3, #3
 8000cf6:	2b03      	cmp	r3, #3
 8000cf8:	d007      	beq.n	8000d0a <MFRC_ANTON+0x2a>
		MFRC_REGW(TX_CONT, value | 0x03);
 8000cfa:	79fb      	ldrb	r3, [r7, #7]
 8000cfc:	f043 0303 	orr.w	r3, r3, #3
 8000d00:	b2db      	uxtb	r3, r3
 8000d02:	4619      	mov	r1, r3
 8000d04:	2014      	movs	r0, #20
 8000d06:	f7ff ff4b 	bl	8000ba0 <MFRC_REGW>
	}
}
 8000d0a:	bf00      	nop
 8000d0c:	3708      	adds	r7, #8
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}

08000d12 <ClearBitMask>:
	uint8_t value;
	MFRC_REGR(RFCfgReg,&value);
	MFRC_REGW(RFCfgReg,value|0x70); //Set receiver gain to 48dB
}

void ClearBitMask(uint8_t addr,uint8_t mask){
 8000d12:	b580      	push	{r7, lr}
 8000d14:	b084      	sub	sp, #16
 8000d16:	af00      	add	r7, sp, #0
 8000d18:	4603      	mov	r3, r0
 8000d1a:	460a      	mov	r2, r1
 8000d1c:	71fb      	strb	r3, [r7, #7]
 8000d1e:	4613      	mov	r3, r2
 8000d20:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp;
	MFRC_REGR(addr,&tmp);
 8000d22:	f107 020f 	add.w	r2, r7, #15
 8000d26:	79fb      	ldrb	r3, [r7, #7]
 8000d28:	4611      	mov	r1, r2
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f7ff ff5c 	bl	8000be8 <MFRC_REGR>
	MFRC_REGW(addr,tmp&(~mask));
 8000d30:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000d34:	43db      	mvns	r3, r3
 8000d36:	b25a      	sxtb	r2, r3
 8000d38:	7bfb      	ldrb	r3, [r7, #15]
 8000d3a:	b25b      	sxtb	r3, r3
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	b25b      	sxtb	r3, r3
 8000d40:	b2da      	uxtb	r2, r3
 8000d42:	79fb      	ldrb	r3, [r7, #7]
 8000d44:	4611      	mov	r1, r2
 8000d46:	4618      	mov	r0, r3
 8000d48:	f7ff ff2a 	bl	8000ba0 <MFRC_REGW>
}
 8000d4c:	bf00      	nop
 8000d4e:	3710      	adds	r7, #16
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}

08000d54 <MFRC_ANTOFF>:

void MFRC_ANTOFF(void){
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
	ClearBitMask(TX_CONT,0x03);
 8000d58:	2103      	movs	r1, #3
 8000d5a:	2014      	movs	r0, #20
 8000d5c:	f7ff ffd9 	bl	8000d12 <ClearBitMask>
}
 8000d60:	bf00      	nop
 8000d62:	bd80      	pop	{r7, pc}

08000d64 <CALC_CRC>:
 *
 * @param result: Array to store the two bytes of CRC
 *
 * */

PCD_StatusTypeDef CALC_CRC(uint8_t* data,uint8_t size,uint8_t* result){
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b086      	sub	sp, #24
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	60f8      	str	r0, [r7, #12]
 8000d6c:	460b      	mov	r3, r1
 8000d6e:	607a      	str	r2, [r7, #4]
 8000d70:	72fb      	strb	r3, [r7, #11]
	uint8_t CRCIRQ;
	MFRC_REGW(CMD_REG,IDLE); //clear command register
 8000d72:	2100      	movs	r1, #0
 8000d74:	2001      	movs	r0, #1
 8000d76:	f7ff ff13 	bl	8000ba0 <MFRC_REGW>
	MFRC_REGW(DIVIRQ,0x04); //Clear interrupt bits so we can detect when CRCIRQ is set
 8000d7a:	2104      	movs	r1, #4
 8000d7c:	2005      	movs	r0, #5
 8000d7e:	f7ff ff0f 	bl	8000ba0 <MFRC_REGW>
	MFRC_REGW(FIFO_LEV,0x80);
 8000d82:	2180      	movs	r1, #128	; 0x80
 8000d84:	200a      	movs	r0, #10
 8000d86:	f7ff ff0b 	bl	8000ba0 <MFRC_REGW>
	MFRC_FIFOW(data, size); //Write data to FIFO ready for CRC calculation
 8000d8a:	7afb      	ldrb	r3, [r7, #11]
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	68f8      	ldr	r0, [r7, #12]
 8000d90:	f7ff ff4a 	bl	8000c28 <MFRC_FIFOW>
	MFRC_REGW(CMD_REG,CALCCRC); //Execute CRC calculation command
 8000d94:	2103      	movs	r1, #3
 8000d96:	2001      	movs	r0, #1
 8000d98:	f7ff ff02 	bl	8000ba0 <MFRC_REGW>
	HAL_Delay(100);
 8000d9c:	2064      	movs	r0, #100	; 0x64
 8000d9e:	f003 f897 	bl	8003ed0 <HAL_Delay>
	MFRC_REGR(DIVIRQ,&CRCIRQ);
 8000da2:	f107 0317 	add.w	r3, r7, #23
 8000da6:	4619      	mov	r1, r3
 8000da8:	2005      	movs	r0, #5
 8000daa:	f7ff ff1d 	bl	8000be8 <MFRC_REGR>
	if((CRCIRQ&0x04)!=0x04){
 8000dae:	7dfb      	ldrb	r3, [r7, #23]
 8000db0:	f003 0304 	and.w	r3, r3, #4
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d101      	bne.n	8000dbc <CALC_CRC+0x58>
		return(CRC_ERR); //CRC calculation took too long
 8000db8:	23ee      	movs	r3, #238	; 0xee
 8000dba:	e00e      	b.n	8000dda <CALC_CRC+0x76>
	}
	MFRC_REGW(CMD_REG,IDLE);
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	f7ff feee 	bl	8000ba0 <MFRC_REGW>
	MFRC_REGR(CRCL, &result[0]);
 8000dc4:	6879      	ldr	r1, [r7, #4]
 8000dc6:	2022      	movs	r0, #34	; 0x22
 8000dc8:	f7ff ff0e 	bl	8000be8 <MFRC_REGR>
	MFRC_REGR(CRCH, &result[1]); //Store the 16-bit CRC in result
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	3301      	adds	r3, #1
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	2021      	movs	r0, #33	; 0x21
 8000dd4:	f7ff ff08 	bl	8000be8 <MFRC_REGR>
	return(PCD_OK);
 8000dd8:	23cc      	movs	r3, #204	; 0xcc

}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	3718      	adds	r7, #24
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
	...

08000de4 <MFRC_INIT>:
/* Initialise MFRC to begin transceiving
 *
 * Code is written to interface with MIFARE Ultralight PICC. Different PICCs will need different baud rate.
 */

PCD_StatusTypeDef MFRC_INIT(void){
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, NRST, 1); //Make sure MFRC is not reset
 8000de8:	2201      	movs	r2, #1
 8000dea:	2120      	movs	r1, #32
 8000dec:	4815      	ldr	r0, [pc, #84]	; (8000e44 <MFRC_INIT+0x60>)
 8000dee:	f003 fb11 	bl	8004414 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, NRST, 0);
 8000df2:	2200      	movs	r2, #0
 8000df4:	2120      	movs	r1, #32
 8000df6:	4813      	ldr	r0, [pc, #76]	; (8000e44 <MFRC_INIT+0x60>)
 8000df8:	f003 fb0c 	bl	8004414 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000dfc:	2001      	movs	r0, #1
 8000dfe:	f003 f867 	bl	8003ed0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOB, NRST, 1);
 8000e02:	2201      	movs	r2, #1
 8000e04:	2120      	movs	r1, #32
 8000e06:	480f      	ldr	r0, [pc, #60]	; (8000e44 <MFRC_INIT+0x60>)
 8000e08:	f003 fb04 	bl	8004414 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 8000e0c:	2032      	movs	r0, #50	; 0x32
 8000e0e:	f003 f85f 	bl	8003ed0 <HAL_Delay>
	MFRC_REGW(TX_REG,0x00);
 8000e12:	2100      	movs	r1, #0
 8000e14:	2012      	movs	r0, #18
 8000e16:	f7ff fec3 	bl	8000ba0 <MFRC_REGW>
	MFRC_REGW(RX_REG,0x00);
 8000e1a:	2100      	movs	r1, #0
 8000e1c:	2013      	movs	r0, #19
 8000e1e:	f7ff febf 	bl	8000ba0 <MFRC_REGW>
	MFRC_REGW(MODWIDTH,0x26);
 8000e22:	2126      	movs	r1, #38	; 0x26
 8000e24:	2024      	movs	r0, #36	; 0x24
 8000e26:	f7ff febb 	bl	8000ba0 <MFRC_REGW>
	MFRC_REGW(TXASK,0x40); //Force 100% ASK modulation regardless of ModGsPrereg
 8000e2a:	2140      	movs	r1, #64	; 0x40
 8000e2c:	2015      	movs	r0, #21
 8000e2e:	f7ff feb7 	bl	8000ba0 <MFRC_REGW>
	MFRC_REGW(MODE_REG,0x3D);
 8000e32:	213d      	movs	r1, #61	; 0x3d
 8000e34:	2011      	movs	r0, #17
 8000e36:	f7ff feb3 	bl	8000ba0 <MFRC_REGW>
	MFRC_ANTON();
 8000e3a:	f7ff ff51 	bl	8000ce0 <MFRC_ANTON>
	return(PCD_OK);
 8000e3e:	23cc      	movs	r3, #204	; 0xcc



}
 8000e40:	4618      	mov	r0, r3
 8000e42:	bd80      	pop	{r7, pc}
 8000e44:	40020400 	.word	0x40020400

08000e48 <MFRC_TRANSCEIVE>:
 * !!Check PICC datasheet to see what data is needed in sendData i.e. Read/Write command, response bytes etc!!
 * !!When writing ensure correct address, most MIFARE PICCs contain OTP (one-time-programmable) sections as well as
 * lock bytes to remove write permissions from certain pages. These operations are NOT reversable!!
 */

PCD_StatusTypeDef MFRC_TRANSCEIVE(uint8_t* sendData,uint8_t sendsize,uint8_t* recdata,uint8_t recsize,uint8_t validbits){
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b086      	sub	sp, #24
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	60f8      	str	r0, [r7, #12]
 8000e50:	607a      	str	r2, [r7, #4]
 8000e52:	461a      	mov	r2, r3
 8000e54:	460b      	mov	r3, r1
 8000e56:	72fb      	strb	r3, [r7, #11]
 8000e58:	4613      	mov	r3, r2
 8000e5a:	72bb      	strb	r3, [r7, #10]
	uint8_t IRQval=0;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	75fb      	strb	r3, [r7, #23]
	uint8_t BIT_val=0;
 8000e60:	2300      	movs	r3, #0
 8000e62:	75bb      	strb	r3, [r7, #22]

	MFRC_REGW(CMD_REG,IDLE); //Clear command register
 8000e64:	2100      	movs	r1, #0
 8000e66:	2001      	movs	r0, #1
 8000e68:	f7ff fe9a 	bl	8000ba0 <MFRC_REGW>
	MFRC_REGW(IRQ_REG,0x7F);
 8000e6c:	217f      	movs	r1, #127	; 0x7f
 8000e6e:	2004      	movs	r0, #4
 8000e70:	f7ff fe96 	bl	8000ba0 <MFRC_REGW>
	MFRC_REGW(FIFO_LEV,0x80); //Clear FIFO buffer
 8000e74:	2180      	movs	r1, #128	; 0x80
 8000e76:	200a      	movs	r0, #10
 8000e78:	f7ff fe92 	bl	8000ba0 <MFRC_REGW>
	MFRC_FIFOW(sendData,sendsize); //Write data to FIFO ready for transmission
 8000e7c:	7afb      	ldrb	r3, [r7, #11]
 8000e7e:	4619      	mov	r1, r3
 8000e80:	68f8      	ldr	r0, [r7, #12]
 8000e82:	f7ff fed1 	bl	8000c28 <MFRC_FIFOW>
	MFRC_REGW(BITFRAME,validbits);
 8000e86:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	200d      	movs	r0, #13
 8000e8e:	f7ff fe87 	bl	8000ba0 <MFRC_REGW>
	MFRC_REGW(CMD_REG,TRANSCEIVE); //Send FIFO data and receive PICC response
 8000e92:	210c      	movs	r1, #12
 8000e94:	2001      	movs	r0, #1
 8000e96:	f7ff fe83 	bl	8000ba0 <MFRC_REGW>
	MFRC_REGR(BITFRAME,&BIT_val);
 8000e9a:	f107 0316 	add.w	r3, r7, #22
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	200d      	movs	r0, #13
 8000ea2:	f7ff fea1 	bl	8000be8 <MFRC_REGR>
	MFRC_REGW(BITFRAME,(BIT_val|0x80)); //Start send bit
 8000ea6:	7dbb      	ldrb	r3, [r7, #22]
 8000ea8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000eac:	b2db      	uxtb	r3, r3
 8000eae:	4619      	mov	r1, r3
 8000eb0:	200d      	movs	r0, #13
 8000eb2:	f7ff fe75 	bl	8000ba0 <MFRC_REGW>
	while(IRQval&0x30!=0x30){ //Hang here until RXIRQ and IDLEIRQ bits are set
 8000eb6:	bf00      	nop
		MFRC_REGR(IRQ_REG,&IRQval);
	}
	HAL_Delay(1);
 8000eb8:	2001      	movs	r0, #1
 8000eba:	f003 f809 	bl	8003ed0 <HAL_Delay>
	MFRC_FIFOR(recdata,recsize); //Read and store received data
 8000ebe:	7abb      	ldrb	r3, [r7, #10]
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	f7ff fede 	bl	8000c84 <MFRC_FIFOR>


	return(PCD_OK);
 8000ec8:	23cc      	movs	r3, #204	; 0xcc
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	3718      	adds	r7, #24
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}

08000ed2 <MFRC_WUPA>:
 * Function to issue the WUPA command to PICC (We use this to go from HALT to READY state check ISO standard)
 *
 * @param reponse: PICC reponse to WUPA (Expect 0x44, 0x00 for ULTRALIGHT
 * */

PCD_StatusTypeDef MFRC_WUPA(uint8_t* response){
 8000ed2:	b580      	push	{r7, lr}
 8000ed4:	b086      	sub	sp, #24
 8000ed6:	af02      	add	r7, sp, #8
 8000ed8:	6078      	str	r0, [r7, #4]
	uint8_t WUPA=0x52;
 8000eda:	2352      	movs	r3, #82	; 0x52
 8000edc:	73fb      	strb	r3, [r7, #15]
	ClearBitMask(COLLREG, 0x80);
 8000ede:	2180      	movs	r1, #128	; 0x80
 8000ee0:	200e      	movs	r0, #14
 8000ee2:	f7ff ff16 	bl	8000d12 <ClearBitMask>
	if(MFRC_TRANSCEIVE(&WUPA,1, response, 2, 7)!=PCD_OK){//WUPA is a 7-bit command
 8000ee6:	f107 000f 	add.w	r0, r7, #15
 8000eea:	2307      	movs	r3, #7
 8000eec:	9300      	str	r3, [sp, #0]
 8000eee:	2302      	movs	r3, #2
 8000ef0:	687a      	ldr	r2, [r7, #4]
 8000ef2:	2101      	movs	r1, #1
 8000ef4:	f7ff ffa8 	bl	8000e48 <MFRC_TRANSCEIVE>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2bcc      	cmp	r3, #204	; 0xcc
 8000efc:	d001      	beq.n	8000f02 <MFRC_WUPA+0x30>
		return(PCD_COMM_ERR);
 8000efe:	23aa      	movs	r3, #170	; 0xaa
 8000f00:	e000      	b.n	8000f04 <MFRC_WUPA+0x32>
	}

	else{
		return(PCD_OK);
 8000f02:	23cc      	movs	r3, #204	; 0xcc
	}
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	3710      	adds	r7, #16
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}

08000f0c <MFRC_HALTA>:

/*
 * Function to issue HALTA command to PICC (Change from READY to HALT state) Send WUPA and select sequence to re-select PICC
 * */

PCD_StatusTypeDef MFRC_HALTA(void){
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b086      	sub	sp, #24
 8000f10:	af02      	add	r7, sp, #8
	uint8_t transaction[4]={ULTRA_HALTA,0x00};
 8000f12:	2350      	movs	r3, #80	; 0x50
 8000f14:	60fb      	str	r3, [r7, #12]
	uint8_t CRC_val[2];
	uint8_t ack;

	if(CALC_CRC(transaction, 2, CRC_val)!=PCD_OK){
 8000f16:	f107 0208 	add.w	r2, r7, #8
 8000f1a:	f107 030c 	add.w	r3, r7, #12
 8000f1e:	2102      	movs	r1, #2
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff ff1f 	bl	8000d64 <CALC_CRC>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2bcc      	cmp	r3, #204	; 0xcc
 8000f2a:	d001      	beq.n	8000f30 <MFRC_HALTA+0x24>
		return(CRC_ERR);
 8000f2c:	23ee      	movs	r3, #238	; 0xee
 8000f2e:	e013      	b.n	8000f58 <MFRC_HALTA+0x4c>
	}
	memcpy(transaction+2,CRC_val,2);
 8000f30:	f107 030c 	add.w	r3, r7, #12
 8000f34:	3302      	adds	r3, #2
 8000f36:	893a      	ldrh	r2, [r7, #8]
 8000f38:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 4, &ack, 1, 0)!=PCD_OK){
 8000f3a:	1dfa      	adds	r2, r7, #7
 8000f3c:	f107 000c 	add.w	r0, r7, #12
 8000f40:	2300      	movs	r3, #0
 8000f42:	9300      	str	r3, [sp, #0]
 8000f44:	2301      	movs	r3, #1
 8000f46:	2104      	movs	r1, #4
 8000f48:	f7ff ff7e 	bl	8000e48 <MFRC_TRANSCEIVE>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2bcc      	cmp	r3, #204	; 0xcc
 8000f50:	d001      	beq.n	8000f56 <MFRC_HALTA+0x4a>
		return(PCD_COMM_ERR);
 8000f52:	23aa      	movs	r3, #170	; 0xaa
 8000f54:	e000      	b.n	8000f58 <MFRC_HALTA+0x4c>
	}

	else{
		return(PCD_OK);
 8000f56:	23cc      	movs	r3, #204	; 0xcc
	}
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	3710      	adds	r7, #16
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}

08000f60 <MFRC_ANTICOL1>:
 * Function to transceive anticollision cascade level 1 command (Second step after REQA to select PICC)
 *
 * @param response: Array to store PICC response to anticollision command
 * */

PCD_StatusTypeDef MFRC_ANTICOL1(uint8_t* reponse){
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b086      	sub	sp, #24
 8000f64:	af02      	add	r7, sp, #8
 8000f66:	6078      	str	r0, [r7, #4]
	uint8_t transaction[]={0x93,0x20};
 8000f68:	f242 0393 	movw	r3, #8339	; 0x2093
 8000f6c:	81bb      	strh	r3, [r7, #12]
	ClearBitMask(COLLREG, 0x80);
 8000f6e:	2180      	movs	r1, #128	; 0x80
 8000f70:	200e      	movs	r0, #14
 8000f72:	f7ff fece 	bl	8000d12 <ClearBitMask>
	if(MFRC_TRANSCEIVE(transaction, 2, reponse, 5, 0)!=PCD_OK){
 8000f76:	f107 000c 	add.w	r0, r7, #12
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	9300      	str	r3, [sp, #0]
 8000f7e:	2305      	movs	r3, #5
 8000f80:	687a      	ldr	r2, [r7, #4]
 8000f82:	2102      	movs	r1, #2
 8000f84:	f7ff ff60 	bl	8000e48 <MFRC_TRANSCEIVE>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2bcc      	cmp	r3, #204	; 0xcc
 8000f8c:	d001      	beq.n	8000f92 <MFRC_ANTICOL1+0x32>
		return(PCD_COMM_ERR);
 8000f8e:	23aa      	movs	r3, #170	; 0xaa
 8000f90:	e000      	b.n	8000f94 <MFRC_ANTICOL1+0x34>
	}
	else{
		return(PCD_OK);
 8000f92:	23cc      	movs	r3, #204	; 0xcc
	}
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	3710      	adds	r7, #16
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}

08000f9c <MFRC_SEL1>:
 *
 * @param response: Array to store PICC response to command (Expect SAK of 0x04 and two bytes CRC)
 *
 * */

PCD_StatusTypeDef MFRC_SEL1(uint8_t* anticol,uint8_t* response){
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b088      	sub	sp, #32
 8000fa0:	af02      	add	r7, sp, #8
 8000fa2:	6078      	str	r0, [r7, #4]
 8000fa4:	6039      	str	r1, [r7, #0]
	uint8_t transaction[9]={0x93,0x70};
 8000fa6:	f247 0393 	movw	r3, #28819	; 0x7093
 8000faa:	60fb      	str	r3, [r7, #12]
 8000fac:	f107 0310 	add.w	r3, r7, #16
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	711a      	strb	r2, [r3, #4]
	uint8_t CRC_val[2];

	memcpy(transaction+2,anticol,5);
 8000fb6:	f107 030c 	add.w	r3, r7, #12
 8000fba:	3302      	adds	r3, #2
 8000fbc:	2205      	movs	r2, #5
 8000fbe:	6879      	ldr	r1, [r7, #4]
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f00e fe5f 	bl	800fc84 <memcpy>
	CALC_CRC(transaction, 7, CRC_val);
 8000fc6:	f107 0208 	add.w	r2, r7, #8
 8000fca:	f107 030c 	add.w	r3, r7, #12
 8000fce:	2107      	movs	r1, #7
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f7ff fec7 	bl	8000d64 <CALC_CRC>

	memcpy(transaction+7,CRC_val,2);
 8000fd6:	f107 030c 	add.w	r3, r7, #12
 8000fda:	3307      	adds	r3, #7
 8000fdc:	893a      	ldrh	r2, [r7, #8]
 8000fde:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 9, response, 3, 0)!=PCD_OK){
 8000fe0:	f107 000c 	add.w	r0, r7, #12
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	9300      	str	r3, [sp, #0]
 8000fe8:	2303      	movs	r3, #3
 8000fea:	683a      	ldr	r2, [r7, #0]
 8000fec:	2109      	movs	r1, #9
 8000fee:	f7ff ff2b 	bl	8000e48 <MFRC_TRANSCEIVE>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2bcc      	cmp	r3, #204	; 0xcc
 8000ff6:	d001      	beq.n	8000ffc <MFRC_SEL1+0x60>
		return(PCD_COMM_ERR);
 8000ff8:	23aa      	movs	r3, #170	; 0xaa
 8000ffa:	e000      	b.n	8000ffe <MFRC_SEL1+0x62>
	}

	else{
		return(PCD_OK);
 8000ffc:	23cc      	movs	r3, #204	; 0xcc
	}

}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3718      	adds	r7, #24
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}

08001006 <MFRC_ANTICOL2>:
 * Function to transceive anticollision cascade level 2 command (Cascade level 1 commands must be performed first)
 *
 * @param response: Array to store PICC response to anticollision command
 * */

PCD_StatusTypeDef MFRC_ANTICOL2(uint8_t* reponse){
 8001006:	b580      	push	{r7, lr}
 8001008:	b086      	sub	sp, #24
 800100a:	af02      	add	r7, sp, #8
 800100c:	6078      	str	r0, [r7, #4]
	uint8_t transaction[]={0x95,0x20};
 800100e:	f242 0395 	movw	r3, #8341	; 0x2095
 8001012:	81bb      	strh	r3, [r7, #12]
	ClearBitMask(COLLREG, 0x80);
 8001014:	2180      	movs	r1, #128	; 0x80
 8001016:	200e      	movs	r0, #14
 8001018:	f7ff fe7b 	bl	8000d12 <ClearBitMask>
	if(MFRC_TRANSCEIVE(transaction, 2, reponse, 5, 0)!=PCD_OK){
 800101c:	f107 000c 	add.w	r0, r7, #12
 8001020:	2300      	movs	r3, #0
 8001022:	9300      	str	r3, [sp, #0]
 8001024:	2305      	movs	r3, #5
 8001026:	687a      	ldr	r2, [r7, #4]
 8001028:	2102      	movs	r1, #2
 800102a:	f7ff ff0d 	bl	8000e48 <MFRC_TRANSCEIVE>
 800102e:	4603      	mov	r3, r0
 8001030:	2bcc      	cmp	r3, #204	; 0xcc
 8001032:	d001      	beq.n	8001038 <MFRC_ANTICOL2+0x32>
		return(PCD_COMM_ERR);
 8001034:	23aa      	movs	r3, #170	; 0xaa
 8001036:	e000      	b.n	800103a <MFRC_ANTICOL2+0x34>
	}
	else{
		return(PCD_OK);
 8001038:	23cc      	movs	r3, #204	; 0xcc
	}
}
 800103a:	4618      	mov	r0, r3
 800103c:	3710      	adds	r7, #16
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}

08001042 <MFRC_SEL2>:
 *
 * @param response: Array to store PICC response to command (Expect SAK of 0x00 and two bytes CRC)
 *
 * */

PCD_StatusTypeDef MFRC_SEL2(uint8_t* anticol,uint8_t* response){
 8001042:	b580      	push	{r7, lr}
 8001044:	b088      	sub	sp, #32
 8001046:	af02      	add	r7, sp, #8
 8001048:	6078      	str	r0, [r7, #4]
 800104a:	6039      	str	r1, [r7, #0]
	uint8_t transaction[9]={0x95,0x70};
 800104c:	f247 0395 	movw	r3, #28821	; 0x7095
 8001050:	60fb      	str	r3, [r7, #12]
 8001052:	f107 0310 	add.w	r3, r7, #16
 8001056:	2200      	movs	r2, #0
 8001058:	601a      	str	r2, [r3, #0]
 800105a:	711a      	strb	r2, [r3, #4]
	uint8_t CRC_val[2];

	memcpy(transaction+2,anticol,5);
 800105c:	f107 030c 	add.w	r3, r7, #12
 8001060:	3302      	adds	r3, #2
 8001062:	2205      	movs	r2, #5
 8001064:	6879      	ldr	r1, [r7, #4]
 8001066:	4618      	mov	r0, r3
 8001068:	f00e fe0c 	bl	800fc84 <memcpy>
	CALC_CRC(transaction, 7, CRC_val);
 800106c:	f107 0208 	add.w	r2, r7, #8
 8001070:	f107 030c 	add.w	r3, r7, #12
 8001074:	2107      	movs	r1, #7
 8001076:	4618      	mov	r0, r3
 8001078:	f7ff fe74 	bl	8000d64 <CALC_CRC>

	memcpy(transaction+7,CRC_val,2);
 800107c:	f107 030c 	add.w	r3, r7, #12
 8001080:	3307      	adds	r3, #7
 8001082:	893a      	ldrh	r2, [r7, #8]
 8001084:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 9, response, 3, 0)!=PCD_OK){
 8001086:	f107 000c 	add.w	r0, r7, #12
 800108a:	2300      	movs	r3, #0
 800108c:	9300      	str	r3, [sp, #0]
 800108e:	2303      	movs	r3, #3
 8001090:	683a      	ldr	r2, [r7, #0]
 8001092:	2109      	movs	r1, #9
 8001094:	f7ff fed8 	bl	8000e48 <MFRC_TRANSCEIVE>
 8001098:	4603      	mov	r3, r0
 800109a:	2bcc      	cmp	r3, #204	; 0xcc
 800109c:	d001      	beq.n	80010a2 <MFRC_SEL2+0x60>
		return(PCD_COMM_ERR);
 800109e:	23aa      	movs	r3, #170	; 0xaa
 80010a0:	e000      	b.n	80010a4 <MFRC_SEL2+0x62>
	}

	else{
		return(PCD_OK);
 80010a2:	23cc      	movs	r3, #204	; 0xcc
	}

}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3718      	adds	r7, #24
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}

080010ac <PICC_Select>:

/*
 * Function to select the MIFARE ULTRALIGHT PICC (Don't forget to call REQA on first power up or use PICC_CHECK below)
 * */

PCD_StatusTypeDef PICC_Select(void){
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b088      	sub	sp, #32
 80010b0:	af00      	add	r7, sp, #0
	  uint8_t SELECT1[3];
	  uint8_t ANTICOL2[5];
	  uint8_t SELECT2[3];
	  uint8_t ATQA[2];

	  if (PICC_CHECK() != PCD_OK) {
 80010b2:	f000 f839 	bl	8001128 <PICC_CHECK>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2bcc      	cmp	r3, #204	; 0xcc
 80010ba:	d001      	beq.n	80010c0 <PICC_Select+0x14>
		  return PCD_COMM_ERR;
 80010bc:	23aa      	movs	r3, #170	; 0xaa
 80010be:	e02f      	b.n	8001120 <PICC_Select+0x74>
	  }
	  MFRC_WUPA(ATQA);
 80010c0:	1d3b      	adds	r3, r7, #4
 80010c2:	4618      	mov	r0, r3
 80010c4:	f7ff ff05 	bl	8000ed2 <MFRC_WUPA>
	  MFRC_ANTICOL1(ANTICOL1);
 80010c8:	f107 0318 	add.w	r3, r7, #24
 80010cc:	4618      	mov	r0, r3
 80010ce:	f7ff ff47 	bl	8000f60 <MFRC_ANTICOL1>
	  if(ANTICOL1[0]!=0x88){
 80010d2:	7e3b      	ldrb	r3, [r7, #24]
 80010d4:	2b88      	cmp	r3, #136	; 0x88
 80010d6:	d001      	beq.n	80010dc <PICC_Select+0x30>
		  return(PCD_COMM_ERR);
 80010d8:	23aa      	movs	r3, #170	; 0xaa
 80010da:	e021      	b.n	8001120 <PICC_Select+0x74>
	  }
	  HAL_Delay(10);
 80010dc:	200a      	movs	r0, #10
 80010de:	f002 fef7 	bl	8003ed0 <HAL_Delay>
	  MFRC_SEL1(ANTICOL1, SELECT1);
 80010e2:	f107 0214 	add.w	r2, r7, #20
 80010e6:	f107 0318 	add.w	r3, r7, #24
 80010ea:	4611      	mov	r1, r2
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff ff55 	bl	8000f9c <MFRC_SEL1>
	  HAL_Delay(10);
 80010f2:	200a      	movs	r0, #10
 80010f4:	f002 feec 	bl	8003ed0 <HAL_Delay>
	  MFRC_ANTICOL2(ANTICOL2);
 80010f8:	f107 030c 	add.w	r3, r7, #12
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff ff82 	bl	8001006 <MFRC_ANTICOL2>
	  HAL_Delay(10);
 8001102:	200a      	movs	r0, #10
 8001104:	f002 fee4 	bl	8003ed0 <HAL_Delay>
	  MFRC_SEL2(ANTICOL2, SELECT2);
 8001108:	f107 0208 	add.w	r2, r7, #8
 800110c:	f107 030c 	add.w	r3, r7, #12
 8001110:	4611      	mov	r1, r2
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff ff95 	bl	8001042 <MFRC_SEL2>
	  HAL_Delay(10);
 8001118:	200a      	movs	r0, #10
 800111a:	f002 fed9 	bl	8003ed0 <HAL_Delay>
	  return(PCD_OK);
 800111e:	23cc      	movs	r3, #204	; 0xcc
}
 8001120:	4618      	mov	r0, r3
 8001122:	3720      	adds	r7, #32
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}

08001128 <PICC_CHECK>:

/*
 * Function to check for PICC in field
 * */

PCD_StatusTypeDef PICC_CHECK(void){
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
	uint8_t ATQA[2];
	if(MFRC_WUPA(ATQA)!=PCD_OK){
 800112e:	1d3b      	adds	r3, r7, #4
 8001130:	4618      	mov	r0, r3
 8001132:	f7ff fece 	bl	8000ed2 <MFRC_WUPA>
 8001136:	4603      	mov	r3, r0
 8001138:	2bcc      	cmp	r3, #204	; 0xcc
 800113a:	d001      	beq.n	8001140 <PICC_CHECK+0x18>
		return(PCD_COMM_ERR);
 800113c:	23aa      	movs	r3, #170	; 0xaa
 800113e:	e00a      	b.n	8001156 <PICC_CHECK+0x2e>
	}

	else{
		if((ATQA[0]!=ULTRA_ATQA0) || (ATQA[1] != ULTRA_ATQA1)){
 8001140:	793b      	ldrb	r3, [r7, #4]
 8001142:	2b44      	cmp	r3, #68	; 0x44
 8001144:	d102      	bne.n	800114c <PICC_CHECK+0x24>
 8001146:	797b      	ldrb	r3, [r7, #5]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d001      	beq.n	8001150 <PICC_CHECK+0x28>
			return(PCD_COMM_ERR);
 800114c:	23aa      	movs	r3, #170	; 0xaa
 800114e:	e002      	b.n	8001156 <PICC_CHECK+0x2e>
		}
		else{
			MFRC_HALTA();
 8001150:	f7ff fedc 	bl	8000f0c <MFRC_HALTA>
			return(PCD_OK);
 8001154:	23cc      	movs	r3, #204	; 0xcc
		}
	}
}
 8001156:	4618      	mov	r0, r3
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}

0800115e <UL_READ>:
 *
 * @param data: Array to store read data
 *
 * */

PCD_StatusTypeDef UL_READ(uint8_t addr,uint8_t* data){
 800115e:	b580      	push	{r7, lr}
 8001160:	b086      	sub	sp, #24
 8001162:	af02      	add	r7, sp, #8
 8001164:	4603      	mov	r3, r0
 8001166:	6039      	str	r1, [r7, #0]
 8001168:	71fb      	strb	r3, [r7, #7]

	uint8_t transaction[4]={ULTRA_READ,addr};
 800116a:	2300      	movs	r3, #0
 800116c:	60fb      	str	r3, [r7, #12]
 800116e:	2330      	movs	r3, #48	; 0x30
 8001170:	733b      	strb	r3, [r7, #12]
 8001172:	79fb      	ldrb	r3, [r7, #7]
 8001174:	737b      	strb	r3, [r7, #13]
	uint8_t CRC_val[2];

	CALC_CRC(transaction, 2, CRC_val);
 8001176:	f107 0208 	add.w	r2, r7, #8
 800117a:	f107 030c 	add.w	r3, r7, #12
 800117e:	2102      	movs	r1, #2
 8001180:	4618      	mov	r0, r3
 8001182:	f7ff fdef 	bl	8000d64 <CALC_CRC>

	memcpy(transaction+2,CRC_val,2);
 8001186:	f107 030c 	add.w	r3, r7, #12
 800118a:	3302      	adds	r3, #2
 800118c:	893a      	ldrh	r2, [r7, #8]
 800118e:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 4, data, UL_READSIZE, 0)!=PCD_OK){
 8001190:	f107 000c 	add.w	r0, r7, #12
 8001194:	2300      	movs	r3, #0
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	2310      	movs	r3, #16
 800119a:	683a      	ldr	r2, [r7, #0]
 800119c:	2104      	movs	r1, #4
 800119e:	f7ff fe53 	bl	8000e48 <MFRC_TRANSCEIVE>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2bcc      	cmp	r3, #204	; 0xcc
 80011a6:	d001      	beq.n	80011ac <UL_READ+0x4e>
		return(PCD_COMM_ERR);
 80011a8:	23aa      	movs	r3, #170	; 0xaa
 80011aa:	e000      	b.n	80011ae <UL_READ+0x50>
	}

	else{
		return(PCD_OK);
 80011ac:	23cc      	movs	r3, #204	; 0xcc
	}
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3710      	adds	r7, #16
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <UL_WRITE>:
 *
 * @param data: Array of 4 bytes to write
 *
 * */

PCD_StatusTypeDef UL_WRITE(uint8_t addr,uint8_t* data){
 80011b6:	b580      	push	{r7, lr}
 80011b8:	b088      	sub	sp, #32
 80011ba:	af02      	add	r7, sp, #8
 80011bc:	4603      	mov	r3, r0
 80011be:	6039      	str	r1, [r7, #0]
 80011c0:	71fb      	strb	r3, [r7, #7]
	uint8_t transaction[8]={ULTRA_WRITE,addr};
 80011c2:	f107 0310 	add.w	r3, r7, #16
 80011c6:	2200      	movs	r2, #0
 80011c8:	601a      	str	r2, [r3, #0]
 80011ca:	605a      	str	r2, [r3, #4]
 80011cc:	23a2      	movs	r3, #162	; 0xa2
 80011ce:	743b      	strb	r3, [r7, #16]
 80011d0:	79fb      	ldrb	r3, [r7, #7]
 80011d2:	747b      	strb	r3, [r7, #17]
	uint8_t ack;
	uint8_t CRC_val[2];

	//Safety check to see if we're trying to write to any of the first four pages which contain sensitive data (uid, OTP etc)
	if (addr <= 3) {
 80011d4:	79fb      	ldrb	r3, [r7, #7]
 80011d6:	2b03      	cmp	r3, #3
 80011d8:	d801      	bhi.n	80011de <UL_WRITE+0x28>
		return PCD_PROTECTED_ERR;
 80011da:	2302      	movs	r3, #2
 80011dc:	e022      	b.n	8001224 <UL_WRITE+0x6e>
	}

	memcpy(transaction+2,data,4);
 80011de:	f107 0310 	add.w	r3, r7, #16
 80011e2:	3302      	adds	r3, #2
 80011e4:	683a      	ldr	r2, [r7, #0]
 80011e6:	6812      	ldr	r2, [r2, #0]
 80011e8:	601a      	str	r2, [r3, #0]

	CALC_CRC(transaction, 6, CRC_val);
 80011ea:	f107 020c 	add.w	r2, r7, #12
 80011ee:	f107 0310 	add.w	r3, r7, #16
 80011f2:	2106      	movs	r1, #6
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff fdb5 	bl	8000d64 <CALC_CRC>

	memcpy(transaction+6,CRC_val,2);
 80011fa:	f107 0310 	add.w	r3, r7, #16
 80011fe:	3306      	adds	r3, #6
 8001200:	89ba      	ldrh	r2, [r7, #12]
 8001202:	801a      	strh	r2, [r3, #0]

	if(MFRC_TRANSCEIVE(transaction, 8, &ack, 1, 0)!=PCD_OK){
 8001204:	f107 020f 	add.w	r2, r7, #15
 8001208:	f107 0010 	add.w	r0, r7, #16
 800120c:	2300      	movs	r3, #0
 800120e:	9300      	str	r3, [sp, #0]
 8001210:	2301      	movs	r3, #1
 8001212:	2108      	movs	r1, #8
 8001214:	f7ff fe18 	bl	8000e48 <MFRC_TRANSCEIVE>
 8001218:	4603      	mov	r3, r0
 800121a:	2bcc      	cmp	r3, #204	; 0xcc
 800121c:	d001      	beq.n	8001222 <UL_WRITE+0x6c>
		return(PCD_COMM_ERR);
 800121e:	23aa      	movs	r3, #170	; 0xaa
 8001220:	e000      	b.n	8001224 <UL_WRITE+0x6e>
	}

	else{
		return(PCD_OK);
 8001222:	23cc      	movs	r3, #204	; 0xcc
	}
}
 8001224:	4618      	mov	r0, r3
 8001226:	3718      	adds	r7, #24
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}

0800122c <UL_getuid>:
 * Read the 7 byte uid of MIFARE Ultralight card
 *
 * @param uid - Array to store uid
 * @return PCD_OK if uid was successfully read
 * */
PCD_StatusTypeDef UL_getuid(uint8_t* uid) {
 800122c:	b580      	push	{r7, lr}
 800122e:	b086      	sub	sp, #24
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
	uint8_t read[UL_READSIZE];

	if (UL_READ(0x00, read) != PCD_OK) {
 8001234:	f107 0308 	add.w	r3, r7, #8
 8001238:	4619      	mov	r1, r3
 800123a:	2000      	movs	r0, #0
 800123c:	f7ff ff8f 	bl	800115e <UL_READ>
 8001240:	4603      	mov	r3, r0
 8001242:	2bcc      	cmp	r3, #204	; 0xcc
 8001244:	d001      	beq.n	800124a <UL_getuid+0x1e>
		return PCD_COMM_ERR;
 8001246:	23aa      	movs	r3, #170	; 0xaa
 8001248:	e007      	b.n	800125a <UL_getuid+0x2e>
	}

	memcpy(uid, read, UL_UIDSIZE);
 800124a:	f107 0308 	add.w	r3, r7, #8
 800124e:	2207      	movs	r2, #7
 8001250:	4619      	mov	r1, r3
 8001252:	6878      	ldr	r0, [r7, #4]
 8001254:	f00e fd16 	bl	800fc84 <memcpy>
	return PCD_OK;
 8001258:	23cc      	movs	r3, #204	; 0xcc
}
 800125a:	4618      	mov	r0, r3
 800125c:	3718      	adds	r7, #24
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <UL_getalldata>:
 * Get all 64 bytes of user data from card
 *
 * @param data - Array to store data
 * @return PCD_OK if data was successfully read
 * */
PCD_StatusTypeDef UL_getalldata(uint8_t* data) {
 8001262:	b580      	push	{r7, lr}
 8001264:	b084      	sub	sp, #16
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]

	for (int i = 0; i < UL_DATAEND; i += UL_PAGESIZE) {
 800126a:	2300      	movs	r3, #0
 800126c:	60fb      	str	r3, [r7, #12]
 800126e:	e010      	b.n	8001292 <UL_getalldata+0x30>
		if (UL_READ(i, data) != PCD_OK) {
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	b2db      	uxtb	r3, r3
 8001274:	6879      	ldr	r1, [r7, #4]
 8001276:	4618      	mov	r0, r3
 8001278:	f7ff ff71 	bl	800115e <UL_READ>
 800127c:	4603      	mov	r3, r0
 800127e:	2bcc      	cmp	r3, #204	; 0xcc
 8001280:	d001      	beq.n	8001286 <UL_getalldata+0x24>
			return PCD_COMM_ERR;
 8001282:	23aa      	movs	r3, #170	; 0xaa
 8001284:	e009      	b.n	800129a <UL_getalldata+0x38>
		}
		data += UL_READSIZE; //increment pointer
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	3310      	adds	r3, #16
 800128a:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < UL_DATAEND; i += UL_PAGESIZE) {
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	3304      	adds	r3, #4
 8001290:	60fb      	str	r3, [r7, #12]
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	2b0e      	cmp	r3, #14
 8001296:	ddeb      	ble.n	8001270 <UL_getalldata+0xe>
	}

	return PCD_OK;
 8001298:	23cc      	movs	r3, #204	; 0xcc
}
 800129a:	4618      	mov	r0, r3
 800129c:	3710      	adds	r7, #16
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
	...

080012a4 <UL_readcard>:
 * Read MIFARE Ultralight card data into card struct
 *
 * @param result - Card to store data into
 * @return PCD_OK if data was successfully read
 * */
PCD_StatusTypeDef UL_readcard(Card* result) {
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]

	result->type = "MIFARE Ultralight";
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	4a16      	ldr	r2, [pc, #88]	; (8001308 <UL_readcard+0x64>)
 80012b0:	60da      	str	r2, [r3, #12]
	result->name = "Test1";
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4a15      	ldr	r2, [pc, #84]	; (800130c <UL_readcard+0x68>)
 80012b6:	609a      	str	r2, [r3, #8]
	result->uidsize = UL_UIDSIZE;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2207      	movs	r2, #7
 80012bc:	711a      	strb	r2, [r3, #4]
	result->contents_size = UL_MEMSIZE;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2240      	movs	r2, #64	; 0x40
 80012c2:	831a      	strh	r2, [r3, #24]
	result->read_protected = 0;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2200      	movs	r2, #0
 80012c8:	741a      	strb	r2, [r3, #16]

	if (PICC_Select() != PCD_OK) { //Select PICC if available
 80012ca:	f7ff feef 	bl	80010ac <PICC_Select>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2bcc      	cmp	r3, #204	; 0xcc
 80012d2:	d001      	beq.n	80012d8 <UL_readcard+0x34>
		return PCD_NO_PICC;
 80012d4:	2301      	movs	r3, #1
 80012d6:	e012      	b.n	80012fe <UL_readcard+0x5a>
	}
	if ((UL_getuid(result->uid) != PCD_OK) || (UL_getalldata(result->contents) !=  PCD_OK)) {
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff ffa5 	bl	800122c <UL_getuid>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2bcc      	cmp	r3, #204	; 0xcc
 80012e6:	d107      	bne.n	80012f8 <UL_readcard+0x54>
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	695b      	ldr	r3, [r3, #20]
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff ffb8 	bl	8001262 <UL_getalldata>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2bcc      	cmp	r3, #204	; 0xcc
 80012f6:	d001      	beq.n	80012fc <UL_readcard+0x58>
		return PCD_COMM_ERR;
 80012f8:	23aa      	movs	r3, #170	; 0xaa
 80012fa:	e000      	b.n	80012fe <UL_readcard+0x5a>
	}
	return PCD_OK;
 80012fc:	23cc      	movs	r3, #204	; 0xcc
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3708      	adds	r7, #8
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	08010620 	.word	0x08010620
 800130c:	08010634 	.word	0x08010634

08001310 <UL_writecard>:
/**
 * Write a card object to a physical card
 * @param towrite - Card instance to write
 * @return PCD_OK if card was successfully written to and verified.
 * */
PCD_StatusTypeDef UL_writecard(Card* towrite) {
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
	uint8_t* data_to_write = malloc(UL_DATASIZE * sizeof(uint8_t));
 8001318:	2030      	movs	r0, #48	; 0x30
 800131a:	f00e fca3 	bl	800fc64 <malloc>
 800131e:	4603      	mov	r3, r0
 8001320:	60bb      	str	r3, [r7, #8]
	memcpy(data_to_write, towrite->contents + (UL_MEMSIZE - UL_DATASIZE), UL_DATASIZE);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	695b      	ldr	r3, [r3, #20]
 8001326:	3310      	adds	r3, #16
 8001328:	2230      	movs	r2, #48	; 0x30
 800132a:	4619      	mov	r1, r3
 800132c:	68b8      	ldr	r0, [r7, #8]
 800132e:	f00e fca9 	bl	800fc84 <memcpy>

	if (PICC_Select() != PCD_OK) {
 8001332:	f7ff febb 	bl	80010ac <PICC_Select>
 8001336:	4603      	mov	r3, r0
 8001338:	2bcc      	cmp	r3, #204	; 0xcc
 800133a:	d004      	beq.n	8001346 <UL_writecard+0x36>
		free(data_to_write);
 800133c:	68b8      	ldr	r0, [r7, #8]
 800133e:	f00e fc99 	bl	800fc74 <free>
		return PCD_NO_PICC;
 8001342:	2301      	movs	r3, #1
 8001344:	e020      	b.n	8001388 <UL_writecard+0x78>
	}

	for (int addr = UL_DATASTART; addr <= UL_DATAEND; addr++) {
 8001346:	2304      	movs	r3, #4
 8001348:	60fb      	str	r3, [r7, #12]
 800134a:	e016      	b.n	800137a <UL_writecard+0x6a>
		if (UL_WRITE(addr, data_to_write + (UL_PAGESIZE * (addr - UL_DATASTART))) != PCD_OK) {
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	b2da      	uxtb	r2, r3
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	3b04      	subs	r3, #4
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	4619      	mov	r1, r3
 8001358:	68bb      	ldr	r3, [r7, #8]
 800135a:	440b      	add	r3, r1
 800135c:	4619      	mov	r1, r3
 800135e:	4610      	mov	r0, r2
 8001360:	f7ff ff29 	bl	80011b6 <UL_WRITE>
 8001364:	4603      	mov	r3, r0
 8001366:	2bcc      	cmp	r3, #204	; 0xcc
 8001368:	d004      	beq.n	8001374 <UL_writecard+0x64>
			free(data_to_write);
 800136a:	68b8      	ldr	r0, [r7, #8]
 800136c:	f00e fc82 	bl	800fc74 <free>
			return PCD_COMM_ERR;
 8001370:	23aa      	movs	r3, #170	; 0xaa
 8001372:	e009      	b.n	8001388 <UL_writecard+0x78>
	for (int addr = UL_DATASTART; addr <= UL_DATAEND; addr++) {
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	3301      	adds	r3, #1
 8001378:	60fb      	str	r3, [r7, #12]
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	2b0f      	cmp	r3, #15
 800137e:	dde5      	ble.n	800134c <UL_writecard+0x3c>
		}
	}
	free(data_to_write);
 8001380:	68b8      	ldr	r0, [r7, #8]
 8001382:	f00e fc77 	bl	800fc74 <free>
	return PCD_OK;
 8001386:	23cc      	movs	r3, #204	; 0xcc
}
 8001388:	4618      	mov	r0, r3
 800138a:	3710      	adds	r7, #16
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}

08001390 <uid_tostring>:
 *
 * @param uid - Uid
 * @param size - Size of uid
 * @return pointer to string of uid
 * */
char* uid_tostring(uint8_t* uid, uint8_t size) {
 8001390:	b580      	push	{r7, lr}
 8001392:	b084      	sub	sp, #16
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
 8001398:	460b      	mov	r3, r1
 800139a:	70fb      	strb	r3, [r7, #3]
	char* result = malloc((2 * size * sizeof(char)) + 1); //multiply by 2 since 1 byte is two hex digits
 800139c:	78fb      	ldrb	r3, [r7, #3]
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	3301      	adds	r3, #1
 80013a2:	4618      	mov	r0, r3
 80013a4:	f00e fc5e 	bl	800fc64 <malloc>
 80013a8:	4603      	mov	r3, r0
 80013aa:	60bb      	str	r3, [r7, #8]

	for (int i = 0; i < size; i++) {
 80013ac:	2300      	movs	r3, #0
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	e023      	b.n	80013fa <uid_tostring+0x6a>
		if (uid[i] <= 0x0F) { //Only one hex character
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	687a      	ldr	r2, [r7, #4]
 80013b6:	4413      	add	r3, r2
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	2b0f      	cmp	r3, #15
 80013bc:	d80d      	bhi.n	80013da <uid_tostring+0x4a>
			sprintf(result + (2 * i), "0%X", uid[i]);
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	005b      	lsls	r3, r3, #1
 80013c2:	461a      	mov	r2, r3
 80013c4:	68bb      	ldr	r3, [r7, #8]
 80013c6:	1898      	adds	r0, r3, r2
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	687a      	ldr	r2, [r7, #4]
 80013cc:	4413      	add	r3, r2
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	461a      	mov	r2, r3
 80013d2:	4912      	ldr	r1, [pc, #72]	; (800141c <uid_tostring+0x8c>)
 80013d4:	f00e fd5c 	bl	800fe90 <siprintf>
 80013d8:	e00c      	b.n	80013f4 <uid_tostring+0x64>
		} else {
			sprintf(result + (2 * i), "%X", uid[i]);
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	005b      	lsls	r3, r3, #1
 80013de:	461a      	mov	r2, r3
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	1898      	adds	r0, r3, r2
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	687a      	ldr	r2, [r7, #4]
 80013e8:	4413      	add	r3, r2
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	461a      	mov	r2, r3
 80013ee:	490c      	ldr	r1, [pc, #48]	; (8001420 <uid_tostring+0x90>)
 80013f0:	f00e fd4e 	bl	800fe90 <siprintf>
	for (int i = 0; i < size; i++) {
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	3301      	adds	r3, #1
 80013f8:	60fb      	str	r3, [r7, #12]
 80013fa:	78fb      	ldrb	r3, [r7, #3]
 80013fc:	68fa      	ldr	r2, [r7, #12]
 80013fe:	429a      	cmp	r2, r3
 8001400:	dbd7      	blt.n	80013b2 <uid_tostring+0x22>
		}
	}
	result[2 * size] = '\0'; //Add null
 8001402:	78fb      	ldrb	r3, [r7, #3]
 8001404:	005b      	lsls	r3, r3, #1
 8001406:	461a      	mov	r2, r3
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	4413      	add	r3, r2
 800140c:	2200      	movs	r2, #0
 800140e:	701a      	strb	r2, [r3, #0]
	return result;
 8001410:	68bb      	ldr	r3, [r7, #8]
}
 8001412:	4618      	mov	r0, r3
 8001414:	3710      	adds	r7, #16
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	0801063c 	.word	0x0801063c
 8001420:	08010640 	.word	0x08010640

08001424 <UL_verify>:
/**
 * Verify that a phyiscal card's contents matches what was intended to be written
 * @param check - Card to check phyiscal card data against
 * @return PCD_OK if contents is correct
 * */
PCD_StatusTypeDef UL_verify(Card* check) {
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
	Card* read = malloc(sizeof(Card));
 800142c:	201c      	movs	r0, #28
 800142e:	f00e fc19 	bl	800fc64 <malloc>
 8001432:	4603      	mov	r3, r0
 8001434:	60bb      	str	r3, [r7, #8]
	read->contents = malloc(UL_MEMSIZE * sizeof(uint8_t));
 8001436:	2040      	movs	r0, #64	; 0x40
 8001438:	f00e fc14 	bl	800fc64 <malloc>
 800143c:	4603      	mov	r3, r0
 800143e:	461a      	mov	r2, r3
 8001440:	68bb      	ldr	r3, [r7, #8]
 8001442:	615a      	str	r2, [r3, #20]
	read->uid = malloc(UL_UIDSIZE * sizeof(uint8_t));
 8001444:	2007      	movs	r0, #7
 8001446:	f00e fc0d 	bl	800fc64 <malloc>
 800144a:	4603      	mov	r3, r0
 800144c:	461a      	mov	r2, r3
 800144e:	68bb      	ldr	r3, [r7, #8]
 8001450:	601a      	str	r2, [r3, #0]

	if (UL_readcard(read) != PCD_OK) {
 8001452:	68b8      	ldr	r0, [r7, #8]
 8001454:	f7ff ff26 	bl	80012a4 <UL_readcard>
 8001458:	4603      	mov	r3, r0
 800145a:	2bcc      	cmp	r3, #204	; 0xcc
 800145c:	d001      	beq.n	8001462 <UL_verify+0x3e>
		return PCD_COMM_ERR;
 800145e:	23aa      	movs	r3, #170	; 0xaa
 8001460:	e031      	b.n	80014c6 <UL_verify+0xa2>
	}

	for (int byte = 0; byte < UL_MEMSIZE; byte++) {
 8001462:	2300      	movs	r3, #0
 8001464:	60fb      	str	r3, [r7, #12]
 8001466:	e01d      	b.n	80014a4 <UL_verify+0x80>
		if (read->contents[byte] != check->contents[byte]) {
 8001468:	68bb      	ldr	r3, [r7, #8]
 800146a:	695a      	ldr	r2, [r3, #20]
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	4413      	add	r3, r2
 8001470:	781a      	ldrb	r2, [r3, #0]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	6959      	ldr	r1, [r3, #20]
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	440b      	add	r3, r1
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	429a      	cmp	r2, r3
 800147e:	d00e      	beq.n	800149e <UL_verify+0x7a>
			free(read->contents);
 8001480:	68bb      	ldr	r3, [r7, #8]
 8001482:	695b      	ldr	r3, [r3, #20]
 8001484:	4618      	mov	r0, r3
 8001486:	f00e fbf5 	bl	800fc74 <free>
			free(read->uid);
 800148a:	68bb      	ldr	r3, [r7, #8]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4618      	mov	r0, r3
 8001490:	f00e fbf0 	bl	800fc74 <free>
			free(read);
 8001494:	68b8      	ldr	r0, [r7, #8]
 8001496:	f00e fbed 	bl	800fc74 <free>
			return PCD_VERIFY_ERR;
 800149a:	2303      	movs	r3, #3
 800149c:	e013      	b.n	80014c6 <UL_verify+0xa2>
	for (int byte = 0; byte < UL_MEMSIZE; byte++) {
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	3301      	adds	r3, #1
 80014a2:	60fb      	str	r3, [r7, #12]
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	2b3f      	cmp	r3, #63	; 0x3f
 80014a8:	ddde      	ble.n	8001468 <UL_verify+0x44>
		}
	}
	free(read->contents);
 80014aa:	68bb      	ldr	r3, [r7, #8]
 80014ac:	695b      	ldr	r3, [r3, #20]
 80014ae:	4618      	mov	r0, r3
 80014b0:	f00e fbe0 	bl	800fc74 <free>
	free(read->uid);
 80014b4:	68bb      	ldr	r3, [r7, #8]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4618      	mov	r0, r3
 80014ba:	f00e fbdb 	bl	800fc74 <free>
	free(read);
 80014be:	68b8      	ldr	r0, [r7, #8]
 80014c0:	f00e fbd8 	bl	800fc74 <free>
	return PCD_OK;
 80014c4:	23cc      	movs	r3, #204	; 0xcc
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3710      	adds	r7, #16
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}

080014ce <OLED_Clear>:
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
}
/*Function to clear OLED (write all zero to display memory)
 *
 * */
void OLED_Clear(void){
 80014ce:	b580      	push	{r7, lr}
 80014d0:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400
 80014d4:	af00      	add	r7, sp, #0
	uint8_t zeros[1024];
	memset(zeros,0x00,1024);
 80014d6:	463b      	mov	r3, r7
 80014d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80014dc:	2100      	movs	r1, #0
 80014de:	4618      	mov	r0, r3
 80014e0:	f00e fbde 	bl	800fca0 <memset>
	OLED_FLUSH(zeros);
 80014e4:	463b      	mov	r3, r7
 80014e6:	4618      	mov	r0, r3
 80014e8:	f000 f87c 	bl	80015e4 <OLED_FLUSH>

}
 80014ec:	bf00      	nop
 80014ee:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
	...

080014f8 <OLED_cmd>:

/*Function to send single byte command to display (ENSURE DC is low)
 *
 * @param data: Command to send to display
 * */
HAL_StatusTypeDef OLED_cmd(uint8_t data){
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	4603      	mov	r3, r0
 8001500:	71fb      	strb	r3, [r7, #7]
	uint8_t value=data;
 8001502:	79fb      	ldrb	r3, [r7, #7]
 8001504:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 0);
 8001506:	2200      	movs	r2, #0
 8001508:	2110      	movs	r1, #16
 800150a:	4815      	ldr	r0, [pc, #84]	; (8001560 <OLED_cmd+0x68>)
 800150c:	f002 ff82 	bl	8004414 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 8001510:	2200      	movs	r2, #0
 8001512:	2102      	movs	r1, #2
 8001514:	4813      	ldr	r0, [pc, #76]	; (8001564 <OLED_cmd+0x6c>)
 8001516:	f002 ff7d 	bl	8004414 <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi1, &value, 1, HAL_MAX_DELAY)!=HAL_OK){
 800151a:	f107 010f 	add.w	r1, r7, #15
 800151e:	f04f 33ff 	mov.w	r3, #4294967295
 8001522:	2201      	movs	r2, #1
 8001524:	4810      	ldr	r0, [pc, #64]	; (8001568 <OLED_cmd+0x70>)
 8001526:	f005 ff20 	bl	800736a <HAL_SPI_Transmit>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d009      	beq.n	8001544 <OLED_cmd+0x4c>
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8001530:	2201      	movs	r2, #1
 8001532:	2110      	movs	r1, #16
 8001534:	480a      	ldr	r0, [pc, #40]	; (8001560 <OLED_cmd+0x68>)
 8001536:	f002 ff6d 	bl	8004414 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 800153a:	2001      	movs	r0, #1
 800153c:	f002 fcc8 	bl	8003ed0 <HAL_Delay>
		return(HAL_ERROR);
 8001540:	2301      	movs	r3, #1
 8001542:	e008      	b.n	8001556 <OLED_cmd+0x5e>
	}
	else{
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8001544:	2201      	movs	r2, #1
 8001546:	2110      	movs	r1, #16
 8001548:	4805      	ldr	r0, [pc, #20]	; (8001560 <OLED_cmd+0x68>)
 800154a:	f002 ff63 	bl	8004414 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 800154e:	2001      	movs	r0, #1
 8001550:	f002 fcbe 	bl	8003ed0 <HAL_Delay>
		return(HAL_OK);
 8001554:	2300      	movs	r3, #0
	}

}
 8001556:	4618      	mov	r0, r3
 8001558:	3710      	adds	r7, #16
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	40020000 	.word	0x40020000
 8001564:	40020400 	.word	0x40020400
 8001568:	20000770 	.word	0x20000770

0800156c <OLED_data>:
 *
 * @param data: Pointer to array of data to send
 *
 * @param size: Size of array (maximum is 1024)
 * */
HAL_StatusTypeDef OLED_data(uint8_t* data,uint8_t size){
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
 8001574:	460b      	mov	r3, r1
 8001576:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 0);
 8001578:	2200      	movs	r2, #0
 800157a:	2110      	movs	r1, #16
 800157c:	4816      	ldr	r0, [pc, #88]	; (80015d8 <OLED_data+0x6c>)
 800157e:	f002 ff49 	bl	8004414 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, OLED_DC, 1);
 8001582:	2201      	movs	r2, #1
 8001584:	2102      	movs	r1, #2
 8001586:	4815      	ldr	r0, [pc, #84]	; (80015dc <OLED_data+0x70>)
 8001588:	f002 ff44 	bl	8004414 <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi1, data, size, HAL_MAX_DELAY)!=HAL_OK){
 800158c:	78fb      	ldrb	r3, [r7, #3]
 800158e:	b29a      	uxth	r2, r3
 8001590:	f04f 33ff 	mov.w	r3, #4294967295
 8001594:	6879      	ldr	r1, [r7, #4]
 8001596:	4812      	ldr	r0, [pc, #72]	; (80015e0 <OLED_data+0x74>)
 8001598:	f005 fee7 	bl	800736a <HAL_SPI_Transmit>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d00b      	beq.n	80015ba <OLED_data+0x4e>
		HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 80015a2:	2200      	movs	r2, #0
 80015a4:	2102      	movs	r1, #2
 80015a6:	480d      	ldr	r0, [pc, #52]	; (80015dc <OLED_data+0x70>)
 80015a8:	f002 ff34 	bl	8004414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 80015ac:	2201      	movs	r2, #1
 80015ae:	2110      	movs	r1, #16
 80015b0:	4809      	ldr	r0, [pc, #36]	; (80015d8 <OLED_data+0x6c>)
 80015b2:	f002 ff2f 	bl	8004414 <HAL_GPIO_WritePin>
		return(HAL_ERROR);
 80015b6:	2301      	movs	r3, #1
 80015b8:	e00a      	b.n	80015d0 <OLED_data+0x64>
	}
	else{
		HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 80015ba:	2200      	movs	r2, #0
 80015bc:	2102      	movs	r1, #2
 80015be:	4807      	ldr	r0, [pc, #28]	; (80015dc <OLED_data+0x70>)
 80015c0:	f002 ff28 	bl	8004414 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 80015c4:	2201      	movs	r2, #1
 80015c6:	2110      	movs	r1, #16
 80015c8:	4803      	ldr	r0, [pc, #12]	; (80015d8 <OLED_data+0x6c>)
 80015ca:	f002 ff23 	bl	8004414 <HAL_GPIO_WritePin>
		return(HAL_OK);
 80015ce:	2300      	movs	r3, #0
	}



}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	40020000 	.word	0x40020000
 80015dc:	40020400 	.word	0x40020400
 80015e0:	20000770 	.word	0x20000770

080015e4 <OLED_FLUSH>:

/*Function to send a whole page of display data (1024 bytes)
 *
 * @param mem: Pointer to array of data
 * */
void OLED_FLUSH(uint8_t* mem){
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b084      	sub	sp, #16
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
	for(int page=0;page<8;page++){
 80015ec:	2300      	movs	r3, #0
 80015ee:	60fb      	str	r3, [r7, #12]
 80015f0:	e023      	b.n	800163a <OLED_FLUSH+0x56>
		OLED_cmd(PAGE_ADDR+page);
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	3b50      	subs	r3, #80	; 0x50
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7ff ff7c 	bl	80014f8 <OLED_cmd>
		OLED_cmd(LOWER_COL);
 8001600:	2002      	movs	r0, #2
 8001602:	f7ff ff79 	bl	80014f8 <OLED_cmd>
		OLED_cmd(UPPER_COL);
 8001606:	2010      	movs	r0, #16
 8001608:	f7ff ff76 	bl	80014f8 <OLED_cmd>
		for(int i=0;i<128;i++){
 800160c:	2300      	movs	r3, #0
 800160e:	60bb      	str	r3, [r7, #8]
 8001610:	e00d      	b.n	800162e <OLED_FLUSH+0x4a>
			OLED_data(&mem[(page*128)+i],1);
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	01da      	lsls	r2, r3, #7
 8001616:	68bb      	ldr	r3, [r7, #8]
 8001618:	4413      	add	r3, r2
 800161a:	461a      	mov	r2, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	4413      	add	r3, r2
 8001620:	2101      	movs	r1, #1
 8001622:	4618      	mov	r0, r3
 8001624:	f7ff ffa2 	bl	800156c <OLED_data>
		for(int i=0;i<128;i++){
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	3301      	adds	r3, #1
 800162c:	60bb      	str	r3, [r7, #8]
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	2b7f      	cmp	r3, #127	; 0x7f
 8001632:	ddee      	ble.n	8001612 <OLED_FLUSH+0x2e>
	for(int page=0;page<8;page++){
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	3301      	adds	r3, #1
 8001638:	60fb      	str	r3, [r7, #12]
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	2b07      	cmp	r3, #7
 800163e:	ddd8      	ble.n	80015f2 <OLED_FLUSH+0xe>
		}


	}
}
 8001640:	bf00      	nop
 8001642:	bf00      	nop
 8001644:	3710      	adds	r7, #16
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
	...

0800164c <OLED_INIT>:

/*Function to initialise OLED display
 *
 * */

HAL_StatusTypeDef OLED_INIT(void){
 800164c:	b5b0      	push	{r4, r5, r7, lr}
 800164e:	b088      	sub	sp, #32
 8001650:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, OLED_CS, 1);
 8001652:	2201      	movs	r2, #1
 8001654:	2110      	movs	r1, #16
 8001656:	482f      	ldr	r0, [pc, #188]	; (8001714 <OLED_INIT+0xc8>)
 8001658:	f002 fedc 	bl	8004414 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, OLED_RST, 1);
 800165c:	2201      	movs	r2, #1
 800165e:	2108      	movs	r1, #8
 8001660:	482c      	ldr	r0, [pc, #176]	; (8001714 <OLED_INIT+0xc8>)
 8001662:	f002 fed7 	bl	8004414 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, OLED_DC, 0);
 8001666:	2200      	movs	r2, #0
 8001668:	2102      	movs	r1, #2
 800166a:	482b      	ldr	r0, [pc, #172]	; (8001718 <OLED_INIT+0xcc>)
 800166c:	f002 fed2 	bl	8004414 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001670:	2064      	movs	r0, #100	; 0x64
 8001672:	f002 fc2d 	bl	8003ed0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, OLED_RST, 0);
 8001676:	2200      	movs	r2, #0
 8001678:	2108      	movs	r1, #8
 800167a:	4826      	ldr	r0, [pc, #152]	; (8001714 <OLED_INIT+0xc8>)
 800167c:	f002 feca 	bl	8004414 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001680:	2064      	movs	r0, #100	; 0x64
 8001682:	f002 fc25 	bl	8003ed0 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, OLED_RST, 1);
 8001686:	2201      	movs	r2, #1
 8001688:	2108      	movs	r1, #8
 800168a:	4822      	ldr	r0, [pc, #136]	; (8001714 <OLED_INIT+0xc8>)
 800168c:	f002 fec2 	bl	8004414 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001690:	2064      	movs	r0, #100	; 0x64
 8001692:	f002 fc1d 	bl	8003ed0 <HAL_Delay>
	uint8_t config_data[25]={DISP_OFF , LOWER_COL , UPPER_COL , LINE_STRT , PAGE_ADDR , CNTRST_SET , CNTRST , SEG_MAP ,
 8001696:	4b21      	ldr	r3, [pc, #132]	; (800171c <OLED_INIT+0xd0>)
 8001698:	463c      	mov	r4, r7
 800169a:	461d      	mov	r5, r3
 800169c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800169e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016a0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80016a4:	c403      	stmia	r4!, {r0, r1}
 80016a6:	7022      	strb	r2, [r4, #0]
							DISP_NORM , MUX_SET , MUX , DCDC_SET , DCDC , CHRG_PMP , SCAN_DIR , DISP_OFFSET_SET ,
							DISP_OFFSET , OSC_SET , OSC , PRE_CHRG_SET , PRE_CHRG , COM_SET , COM , VCOM_SET, VCOM};


	for(int i = 0; i < 25; i++){
 80016a8:	2300      	movs	r3, #0
 80016aa:	61fb      	str	r3, [r7, #28]
 80016ac:	e00c      	b.n	80016c8 <OLED_INIT+0x7c>
		OLED_cmd(config_data[i]);
 80016ae:	463a      	mov	r2, r7
 80016b0:	69fb      	ldr	r3, [r7, #28]
 80016b2:	4413      	add	r3, r2
 80016b4:	781b      	ldrb	r3, [r3, #0]
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff ff1e 	bl	80014f8 <OLED_cmd>
		HAL_Delay(1);
 80016bc:	2001      	movs	r0, #1
 80016be:	f002 fc07 	bl	8003ed0 <HAL_Delay>
	for(int i = 0; i < 25; i++){
 80016c2:	69fb      	ldr	r3, [r7, #28]
 80016c4:	3301      	adds	r3, #1
 80016c6:	61fb      	str	r3, [r7, #28]
 80016c8:	69fb      	ldr	r3, [r7, #28]
 80016ca:	2b18      	cmp	r3, #24
 80016cc:	ddef      	ble.n	80016ae <OLED_INIT+0x62>
	}

	OLED_cmd(DISP_INV);
 80016ce:	20a7      	movs	r0, #167	; 0xa7
 80016d0:	f7ff ff12 	bl	80014f8 <OLED_cmd>
	OLED_FLUSH(HVE);
 80016d4:	4812      	ldr	r0, [pc, #72]	; (8001720 <OLED_INIT+0xd4>)
 80016d6:	f7ff ff85 	bl	80015e4 <OLED_FLUSH>
	OLED_cmd(DISP_ON);
 80016da:	20af      	movs	r0, #175	; 0xaf
 80016dc:	f7ff ff0c 	bl	80014f8 <OLED_cmd>
	HAL_Delay(1000);
 80016e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80016e4:	f002 fbf4 	bl	8003ed0 <HAL_Delay>
	OLED_cmd(DISP_OFF);
 80016e8:	20ae      	movs	r0, #174	; 0xae
 80016ea:	f7ff ff05 	bl	80014f8 <OLED_cmd>
	HAL_Delay(10);
 80016ee:	200a      	movs	r0, #10
 80016f0:	f002 fbee 	bl	8003ed0 <HAL_Delay>
	OLED_cmd(DISP_NORM);
 80016f4:	20a6      	movs	r0, #166	; 0xa6
 80016f6:	f7ff feff 	bl	80014f8 <OLED_cmd>
	HAL_Delay(10);
 80016fa:	200a      	movs	r0, #10
 80016fc:	f002 fbe8 	bl	8003ed0 <HAL_Delay>
	OLED_cmd(DISP_ON);
 8001700:	20af      	movs	r0, #175	; 0xaf
 8001702:	f7ff fef9 	bl	80014f8 <OLED_cmd>
	OLED_Clear();
 8001706:	f7ff fee2 	bl	80014ce <OLED_Clear>
	return HAL_OK;
 800170a:	2300      	movs	r3, #0

}
 800170c:	4618      	mov	r0, r3
 800170e:	3720      	adds	r7, #32
 8001710:	46bd      	mov	sp, r7
 8001712:	bdb0      	pop	{r4, r5, r7, pc}
 8001714:	40020000 	.word	0x40020000
 8001718:	40020400 	.word	0x40020400
 800171c:	08010644 	.word	0x08010644
 8001720:	20000000 	.word	0x20000000

08001724 <OLED_InvChar>:
 *
 * @param character: Character to invert (Must be an ASCII character)
 *
 * @param result: Pointer to array to store the 5 inverted bytes that make up the character
 * */
void OLED_InvChar(char character,uint8_t* result){
 8001724:	b480      	push	{r7}
 8001726:	b087      	sub	sp, #28
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	6039      	str	r1, [r7, #0]
 800172e:	71fb      	strb	r3, [r7, #7]
	uint8_t temp[OLED_CHARSIZE];

	for(int i=0;i<=OLED_CHARSIZE;i++){
 8001730:	2300      	movs	r3, #0
 8001732:	617b      	str	r3, [r7, #20]
 8001734:	e015      	b.n	8001762 <OLED_InvChar+0x3e>
			temp[i]=~(ASCII[(uint8_t)character-ASCII_START][i]);
 8001736:	79fb      	ldrb	r3, [r7, #7]
 8001738:	f1a3 0220 	sub.w	r2, r3, #32
 800173c:	4911      	ldr	r1, [pc, #68]	; (8001784 <OLED_InvChar+0x60>)
 800173e:	4613      	mov	r3, r2
 8001740:	009b      	lsls	r3, r3, #2
 8001742:	4413      	add	r3, r2
 8001744:	18ca      	adds	r2, r1, r3
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	4413      	add	r3, r2
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	43db      	mvns	r3, r3
 800174e:	b2d9      	uxtb	r1, r3
 8001750:	f107 020c 	add.w	r2, r7, #12
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	4413      	add	r3, r2
 8001758:	460a      	mov	r2, r1
 800175a:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<=OLED_CHARSIZE;i++){
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	3301      	adds	r3, #1
 8001760:	617b      	str	r3, [r7, #20]
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	2b05      	cmp	r3, #5
 8001766:	dde6      	ble.n	8001736 <OLED_InvChar+0x12>
	}
	memcpy(result,temp,OLED_CHARSIZE);
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	461a      	mov	r2, r3
 800176c:	f107 030c 	add.w	r3, r7, #12
 8001770:	6818      	ldr	r0, [r3, #0]
 8001772:	6010      	str	r0, [r2, #0]
 8001774:	791b      	ldrb	r3, [r3, #4]
 8001776:	7113      	strb	r3, [r2, #4]
}
 8001778:	bf00      	nop
 800177a:	371c      	adds	r7, #28
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr
 8001784:	08010a20 	.word	0x08010a20

08001788 <OLED_drawChar>:
 * @param character: Character to draw
 *
 * @param invert: Option to invert the character (Use INVERT to invert defined in OLED.h)
 * */

void OLED_drawChar(uint8_t page,uint8_t col, char character, uint8_t invert){
 8001788:	b590      	push	{r4, r7, lr}
 800178a:	b085      	sub	sp, #20
 800178c:	af00      	add	r7, sp, #0
 800178e:	4604      	mov	r4, r0
 8001790:	4608      	mov	r0, r1
 8001792:	4611      	mov	r1, r2
 8001794:	461a      	mov	r2, r3
 8001796:	4623      	mov	r3, r4
 8001798:	71fb      	strb	r3, [r7, #7]
 800179a:	4603      	mov	r3, r0
 800179c:	71bb      	strb	r3, [r7, #6]
 800179e:	460b      	mov	r3, r1
 80017a0:	717b      	strb	r3, [r7, #5]
 80017a2:	4613      	mov	r3, r2
 80017a4:	713b      	strb	r3, [r7, #4]
	OLED_cmd(PAGE_ADDR+page);
 80017a6:	79fb      	ldrb	r3, [r7, #7]
 80017a8:	3b50      	subs	r3, #80	; 0x50
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7ff fea3 	bl	80014f8 <OLED_cmd>
	OLED_cmd(col&0x0F);
 80017b2:	79bb      	ldrb	r3, [r7, #6]
 80017b4:	f003 030f 	and.w	r3, r3, #15
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff fe9c 	bl	80014f8 <OLED_cmd>
	OLED_cmd(0x10|(col>>4));
 80017c0:	79bb      	ldrb	r3, [r7, #6]
 80017c2:	091b      	lsrs	r3, r3, #4
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	f043 0310 	orr.w	r3, r3, #16
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7ff fe93 	bl	80014f8 <OLED_cmd>
	uint8_t data[6];

	if(invert==NORMAL){
 80017d2:	793b      	ldrb	r3, [r7, #4]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d110      	bne.n	80017fa <OLED_drawChar+0x72>
		memcpy(data,ASCII[(uint8_t)character-0x20],5);
 80017d8:	797b      	ldrb	r3, [r7, #5]
 80017da:	f1a3 0220 	sub.w	r2, r3, #32
 80017de:	4613      	mov	r3, r2
 80017e0:	009b      	lsls	r3, r3, #2
 80017e2:	4413      	add	r3, r2
 80017e4:	4a0f      	ldr	r2, [pc, #60]	; (8001824 <OLED_drawChar+0x9c>)
 80017e6:	1899      	adds	r1, r3, r2
 80017e8:	f107 0308 	add.w	r3, r7, #8
 80017ec:	2205      	movs	r2, #5
 80017ee:	4618      	mov	r0, r3
 80017f0:	f00e fa48 	bl	800fc84 <memcpy>
		data[5]=0x00;
 80017f4:	2300      	movs	r3, #0
 80017f6:	737b      	strb	r3, [r7, #13]
 80017f8:	e009      	b.n	800180e <OLED_drawChar+0x86>
	}
	else{
		data[0]=0xFF;
 80017fa:	23ff      	movs	r3, #255	; 0xff
 80017fc:	723b      	strb	r3, [r7, #8]
		OLED_InvChar(character,data + 1);
 80017fe:	f107 0308 	add.w	r3, r7, #8
 8001802:	3301      	adds	r3, #1
 8001804:	797a      	ldrb	r2, [r7, #5]
 8001806:	4619      	mov	r1, r3
 8001808:	4610      	mov	r0, r2
 800180a:	f7ff ff8b 	bl	8001724 <OLED_InvChar>

	}

	OLED_data(data, 6);
 800180e:	f107 0308 	add.w	r3, r7, #8
 8001812:	2106      	movs	r1, #6
 8001814:	4618      	mov	r0, r3
 8001816:	f7ff fea9 	bl	800156c <OLED_data>

	}
 800181a:	bf00      	nop
 800181c:	3714      	adds	r7, #20
 800181e:	46bd      	mov	sp, r7
 8001820:	bd90      	pop	{r4, r7, pc}
 8001822:	bf00      	nop
 8001824:	08010a20 	.word	0x08010a20

08001828 <OLED_Printlin>:
 * @param string: String to print (MUST BE LESS THAN 21)
 *
 * @param invert: Option to invert the entire string
 * */

void OLED_Printlin(uint8_t page,uint8_t col,char* string,uint8_t invert){
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0
 800182e:	603a      	str	r2, [r7, #0]
 8001830:	461a      	mov	r2, r3
 8001832:	4603      	mov	r3, r0
 8001834:	71fb      	strb	r3, [r7, #7]
 8001836:	460b      	mov	r3, r1
 8001838:	71bb      	strb	r3, [r7, #6]
 800183a:	4613      	mov	r3, r2
 800183c:	717b      	strb	r3, [r7, #5]
	for(int i=0;i<strlen(string);i++){
 800183e:	2300      	movs	r3, #0
 8001840:	60fb      	str	r3, [r7, #12]
 8001842:	e014      	b.n	800186e <OLED_Printlin+0x46>
		OLED_drawChar(page, col+(i*6), string[i],invert);
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	b2db      	uxtb	r3, r3
 8001848:	461a      	mov	r2, r3
 800184a:	0052      	lsls	r2, r2, #1
 800184c:	4413      	add	r3, r2
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	b2da      	uxtb	r2, r3
 8001852:	79bb      	ldrb	r3, [r7, #6]
 8001854:	4413      	add	r3, r2
 8001856:	b2d9      	uxtb	r1, r3
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	683a      	ldr	r2, [r7, #0]
 800185c:	4413      	add	r3, r2
 800185e:	781a      	ldrb	r2, [r3, #0]
 8001860:	797b      	ldrb	r3, [r7, #5]
 8001862:	79f8      	ldrb	r0, [r7, #7]
 8001864:	f7ff ff90 	bl	8001788 <OLED_drawChar>
	for(int i=0;i<strlen(string);i++){
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	3301      	adds	r3, #1
 800186c:	60fb      	str	r3, [r7, #12]
 800186e:	6838      	ldr	r0, [r7, #0]
 8001870:	f7fe fcb6 	bl	80001e0 <strlen>
 8001874:	4602      	mov	r2, r0
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	429a      	cmp	r2, r3
 800187a:	d8e3      	bhi.n	8001844 <OLED_Printlin+0x1c>
	}
}
 800187c:	bf00      	nop
 800187e:	bf00      	nop
 8001880:	3710      	adds	r7, #16
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}

08001886 <OLED_PrintCent>:
 * @param string: String to print
 *
 * @param invert: Option to invert text
 * */

void OLED_PrintCent(uint8_t page, char* string, uint8_t invert){
 8001886:	b580      	push	{r7, lr}
 8001888:	b084      	sub	sp, #16
 800188a:	af00      	add	r7, sp, #0
 800188c:	4603      	mov	r3, r0
 800188e:	6039      	str	r1, [r7, #0]
 8001890:	71fb      	strb	r3, [r7, #7]
 8001892:	4613      	mov	r3, r2
 8001894:	71bb      	strb	r3, [r7, #6]
	int len=strlen(string);
 8001896:	6838      	ldr	r0, [r7, #0]
 8001898:	f7fe fca2 	bl	80001e0 <strlen>
 800189c:	4603      	mov	r3, r0
 800189e:	60fb      	str	r3, [r7, #12]

	int start_col=(MID_COL)-((len/2)*6);
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	0fda      	lsrs	r2, r3, #31
 80018a4:	4413      	add	r3, r2
 80018a6:	105b      	asrs	r3, r3, #1
 80018a8:	425b      	negs	r3, r3
 80018aa:	461a      	mov	r2, r3
 80018ac:	4613      	mov	r3, r2
 80018ae:	005b      	lsls	r3, r3, #1
 80018b0:	4413      	add	r3, r2
 80018b2:	005b      	lsls	r3, r3, #1
 80018b4:	3340      	adds	r3, #64	; 0x40
 80018b6:	60bb      	str	r3, [r7, #8]

	OLED_Printlin(page, start_col, string, invert);
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	b2d9      	uxtb	r1, r3
 80018bc:	79bb      	ldrb	r3, [r7, #6]
 80018be:	79f8      	ldrb	r0, [r7, #7]
 80018c0:	683a      	ldr	r2, [r7, #0]
 80018c2:	f7ff ffb1 	bl	8001828 <OLED_Printlin>
}
 80018c6:	bf00      	nop
 80018c8:	3710      	adds	r7, #16
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}

080018ce <OLED_Print>:
/*General purpose print function with wrap around ability. (Can take string of abitrary size and fit onto display)
 *
 * @param string: String to print (This can be longer than the max 21 character per line this function will chop it up)
 * */

void OLED_Print(char* string){
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b094      	sub	sp, #80	; 0x50
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	6078      	str	r0, [r7, #4]
	char fill = ' ';
 80018d6:	2320      	movs	r3, #32
 80018d8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	int i=0;
 80018dc:	2300      	movs	r3, #0
 80018de:	64fb      	str	r3, [r7, #76]	; 0x4c
	int last_ind=0;
 80018e0:	2300      	movs	r3, #0
 80018e2:	64bb      	str	r3, [r7, #72]	; 0x48
	int line=0;
 80018e4:	2300      	movs	r3, #0
 80018e6:	647b      	str	r3, [r7, #68]	; 0x44
	int linend=0;
 80018e8:	2300      	movs	r3, #0
 80018ea:	63bb      	str	r3, [r7, #56]	; 0x38
	    while(1){

	        char thisline[22];
	        char whitespaces[20];

	        for(int charac=0;charac<22;charac++){
 80018ec:	2300      	movs	r3, #0
 80018ee:	643b      	str	r3, [r7, #64]	; 0x40
 80018f0:	e018      	b.n	8001924 <OLED_Print+0x56>
	            if(string[last_ind+charac]==' '){
 80018f2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80018f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80018f6:	4413      	add	r3, r2
 80018f8:	461a      	mov	r2, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	4413      	add	r3, r2
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	2b20      	cmp	r3, #32
 8001902:	d10b      	bne.n	800191c <OLED_Print+0x4e>
	                whitespaces[i]=charac; //keep track of our whitespaces
 8001904:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001906:	b2d9      	uxtb	r1, r3
 8001908:	f107 020c 	add.w	r2, r7, #12
 800190c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800190e:	4413      	add	r3, r2
 8001910:	460a      	mov	r2, r1
 8001912:	701a      	strb	r2, [r3, #0]
	                i++;
 8001914:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001916:	3301      	adds	r3, #1
 8001918:	64fb      	str	r3, [r7, #76]	; 0x4c
 800191a:	e000      	b.n	800191e <OLED_Print+0x50>
	            }
	            else{
	                continue;
 800191c:	bf00      	nop
	        for(int charac=0;charac<22;charac++){
 800191e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001920:	3301      	adds	r3, #1
 8001922:	643b      	str	r3, [r7, #64]	; 0x40
 8001924:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001926:	2b15      	cmp	r3, #21
 8001928:	dde3      	ble.n	80018f2 <OLED_Print+0x24>
	            }


	        }

	        if(string[last_ind]==' '){
 800192a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800192c:	687a      	ldr	r2, [r7, #4]
 800192e:	4413      	add	r3, r2
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	2b20      	cmp	r3, #32
 8001934:	d102      	bne.n	800193c <OLED_Print+0x6e>
	            last_ind++;
 8001936:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001938:	3301      	adds	r3, #1
 800193a:	64bb      	str	r3, [r7, #72]	; 0x48

	        else{

	        }

	        if(strlen(string+last_ind)<22){ //special routine for end of line (since string[last_ind+20] may not exist)
 800193c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800193e:	687a      	ldr	r2, [r7, #4]
 8001940:	4413      	add	r3, r2
 8001942:	4618      	mov	r0, r3
 8001944:	f7fe fc4c 	bl	80001e0 <strlen>
 8001948:	4603      	mov	r3, r0
 800194a:	2b15      	cmp	r3, #21
 800194c:	d828      	bhi.n	80019a0 <OLED_Print+0xd2>
	            linend=strlen(string+last_ind);
 800194e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001950:	687a      	ldr	r2, [r7, #4]
 8001952:	4413      	add	r3, r2
 8001954:	4618      	mov	r0, r3
 8001956:	f7fe fc43 	bl	80001e0 <strlen>
 800195a:	4603      	mov	r3, r0
 800195c:	63bb      	str	r3, [r7, #56]	; 0x38
	            strncpy(thisline,string+last_ind,linend); //i-1 since the last loop of whitespaces will increment i i.e. if 4 whitespaces in first 21 characters whitespaces[3] will be last index
 800195e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001960:	687a      	ldr	r2, [r7, #4]
 8001962:	18d1      	adds	r1, r2, r3
 8001964:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001966:	f107 0320 	add.w	r3, r7, #32
 800196a:	4618      	mov	r0, r3
 800196c:	f00e fab8 	bl	800fee0 <strncpy>
	            memset(thisline+linend,fill,21-linend);
 8001970:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001972:	f107 0220 	add.w	r2, r7, #32
 8001976:	18d0      	adds	r0, r2, r3
 8001978:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 800197c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800197e:	f1c3 0315 	rsb	r3, r3, #21
 8001982:	461a      	mov	r2, r3
 8001984:	f00e f98c 	bl	800fca0 <memset>
	            thisline[21]=' ';
 8001988:	2320      	movs	r3, #32
 800198a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	            OLED_Printlin(line, 0x02,thisline,NORMAL);
 800198e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001990:	b2d8      	uxtb	r0, r3
 8001992:	f107 0220 	add.w	r2, r7, #32
 8001996:	2300      	movs	r3, #0
 8001998:	2102      	movs	r1, #2
 800199a:	f7ff ff45 	bl	8001828 <OLED_Printlin>




	    }
}
 800199e:	e05e      	b.n	8001a5e <OLED_Print+0x190>
	        if((string[(last_ind)+20]!=' ') && (string[(last_ind)+21]!=' ')){
 80019a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80019a2:	3314      	adds	r3, #20
 80019a4:	687a      	ldr	r2, [r7, #4]
 80019a6:	4413      	add	r3, r2
 80019a8:	781b      	ldrb	r3, [r3, #0]
 80019aa:	2b20      	cmp	r3, #32
 80019ac:	d03a      	beq.n	8001a24 <OLED_Print+0x156>
 80019ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80019b0:	3315      	adds	r3, #21
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	4413      	add	r3, r2
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	2b20      	cmp	r3, #32
 80019ba:	d033      	beq.n	8001a24 <OLED_Print+0x156>
	            strncpy(thisline,string+last_ind,whitespaces[i-1]); //i-1 since the last loop of whitespaces will increment i i.e. if 4 whitespaces in first 21 characters whitespaces[3] will be last index
 80019bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80019be:	687a      	ldr	r2, [r7, #4]
 80019c0:	18d1      	adds	r1, r2, r3
 80019c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019c4:	3b01      	subs	r3, #1
 80019c6:	3350      	adds	r3, #80	; 0x50
 80019c8:	443b      	add	r3, r7
 80019ca:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 80019ce:	461a      	mov	r2, r3
 80019d0:	f107 0320 	add.w	r3, r7, #32
 80019d4:	4618      	mov	r0, r3
 80019d6:	f00e fa83 	bl	800fee0 <strncpy>
	            memset(thisline+whitespaces[i-1],fill,21-whitespaces[i-1]);
 80019da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019dc:	3b01      	subs	r3, #1
 80019de:	3350      	adds	r3, #80	; 0x50
 80019e0:	443b      	add	r3, r7
 80019e2:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 80019e6:	461a      	mov	r2, r3
 80019e8:	f107 0320 	add.w	r3, r7, #32
 80019ec:	1898      	adds	r0, r3, r2
 80019ee:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 80019f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80019f4:	3b01      	subs	r3, #1
 80019f6:	3350      	adds	r3, #80	; 0x50
 80019f8:	443b      	add	r3, r7
 80019fa:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 80019fe:	f1c3 0315 	rsb	r3, r3, #21
 8001a02:	461a      	mov	r2, r3
 8001a04:	f00e f94c 	bl	800fca0 <memset>
	            thisline[21]=' ';
 8001a08:	2320      	movs	r3, #32
 8001a0a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	            last_ind=last_ind+whitespaces[i-1];
 8001a0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001a10:	3b01      	subs	r3, #1
 8001a12:	3350      	adds	r3, #80	; 0x50
 8001a14:	443b      	add	r3, r7
 8001a16:	f813 3c44 	ldrb.w	r3, [r3, #-68]
 8001a1a:	461a      	mov	r2, r3
 8001a1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001a1e:	4413      	add	r3, r2
 8001a20:	64bb      	str	r3, [r7, #72]	; 0x48
 8001a22:	e00e      	b.n	8001a42 <OLED_Print+0x174>
	            strncpy(thisline,string+last_ind,21);
 8001a24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001a26:	687a      	ldr	r2, [r7, #4]
 8001a28:	18d1      	adds	r1, r2, r3
 8001a2a:	f107 0320 	add.w	r3, r7, #32
 8001a2e:	2215      	movs	r2, #21
 8001a30:	4618      	mov	r0, r3
 8001a32:	f00e fa55 	bl	800fee0 <strncpy>
	            thisline[21]=' ';
 8001a36:	2320      	movs	r3, #32
 8001a38:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
	            last_ind=last_ind+21;
 8001a3c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001a3e:	3315      	adds	r3, #21
 8001a40:	64bb      	str	r3, [r7, #72]	; 0x48
	        i=0;
 8001a42:	2300      	movs	r3, #0
 8001a44:	64fb      	str	r3, [r7, #76]	; 0x4c
	        OLED_Printlin(line, 0x02, thisline,NORMAL);
 8001a46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a48:	b2d8      	uxtb	r0, r3
 8001a4a:	f107 0220 	add.w	r2, r7, #32
 8001a4e:	2300      	movs	r3, #0
 8001a50:	2102      	movs	r1, #2
 8001a52:	f7ff fee9 	bl	8001828 <OLED_Printlin>
	        line++;
 8001a56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a58:	3301      	adds	r3, #1
 8001a5a:	647b      	str	r3, [r7, #68]	; 0x44
	    while(1){
 8001a5c:	e746      	b.n	80018ec <OLED_Print+0x1e>
}
 8001a5e:	3750      	adds	r7, #80	; 0x50
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}

08001a64 <OLED_SCREEN>:
 * @param screen: Screen to display
 *
 * @param invert: Option to invert entire screen
 * */

void OLED_SCREEN(const Screen* screen,uint8_t invert) {
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b084      	sub	sp, #16
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	70fb      	strb	r3, [r7, #3]
	OLED_Clear();
 8001a70:	f7ff fd2d 	bl	80014ce <OLED_Clear>
	OLED_PrintCent(0, (char*)screen->data[0], invert);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	78fa      	ldrb	r2, [r7, #3]
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	2000      	movs	r0, #0
 8001a80:	f7ff ff01 	bl	8001886 <OLED_PrintCent>

	for(int i = 0; i < screen->datsize - 1; i++) {
 8001a84:	2300      	movs	r3, #0
 8001a86:	60fb      	str	r3, [r7, #12]
 8001a88:	e01a      	b.n	8001ac0 <OLED_SCREEN+0x5c>
		OLED_Printlin((uint8_t)screen->dataloc[i+1][0],(uint8_t) screen->dataloc[i+1][1],(char*) screen->data[i+1], invert);
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	68da      	ldr	r2, [r3, #12]
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	3301      	adds	r3, #1
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	4413      	add	r3, r2
 8001a96:	7818      	ldrb	r0, [r3, #0]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	68da      	ldr	r2, [r3, #12]
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	005b      	lsls	r3, r3, #1
 8001aa2:	4413      	add	r3, r2
 8001aa4:	7859      	ldrb	r1, [r3, #1]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	689a      	ldr	r2, [r3, #8]
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	3301      	adds	r3, #1
 8001aae:	009b      	lsls	r3, r3, #2
 8001ab0:	4413      	add	r3, r2
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	78fb      	ldrb	r3, [r7, #3]
 8001ab6:	f7ff feb7 	bl	8001828 <OLED_Printlin>
	for(int i = 0; i < screen->datsize - 1; i++) {
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	3301      	adds	r3, #1
 8001abe:	60fb      	str	r3, [r7, #12]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	3b01      	subs	r3, #1
 8001ac6:	68fa      	ldr	r2, [r7, #12]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	dbde      	blt.n	8001a8a <OLED_SCREEN+0x26>
	}
}
 8001acc:	bf00      	nop
 8001ace:	bf00      	nop
 8001ad0:	3710      	adds	r7, #16
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <OLED_SCRNREF>:
 * @param dataindx: Index of screen->data to modify
 *
 * @param data: Data to add to the screen
 * */

void OLED_SCRNREF(const Screen* screen,uint8_t dataindx,char* data){
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b086      	sub	sp, #24
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	60f8      	str	r0, [r7, #12]
 8001ade:	460b      	mov	r3, r1
 8001ae0:	607a      	str	r2, [r7, #4]
 8001ae2:	72fb      	strb	r3, [r7, #11]
	int len=strlen(screen->data[dataindx]);
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	689a      	ldr	r2, [r3, #8]
 8001ae8:	7afb      	ldrb	r3, [r7, #11]
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	4413      	add	r3, r2
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7fe fb75 	bl	80001e0 <strlen>
 8001af6:	4603      	mov	r3, r0
 8001af8:	617b      	str	r3, [r7, #20]
	int start_col=screen->dataloc[dataindx][1]+((len)*6);
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	68da      	ldr	r2, [r3, #12]
 8001afe:	7afb      	ldrb	r3, [r7, #11]
 8001b00:	005b      	lsls	r3, r3, #1
 8001b02:	4413      	add	r3, r2
 8001b04:	785b      	ldrb	r3, [r3, #1]
 8001b06:	4619      	mov	r1, r3
 8001b08:	697a      	ldr	r2, [r7, #20]
 8001b0a:	4613      	mov	r3, r2
 8001b0c:	005b      	lsls	r3, r3, #1
 8001b0e:	4413      	add	r3, r2
 8001b10:	005b      	lsls	r3, r3, #1
 8001b12:	440b      	add	r3, r1
 8001b14:	613b      	str	r3, [r7, #16]

	OLED_Printlin(screen->dataloc[dataindx][0], start_col, data, NORMAL);
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	68da      	ldr	r2, [r3, #12]
 8001b1a:	7afb      	ldrb	r3, [r7, #11]
 8001b1c:	005b      	lsls	r3, r3, #1
 8001b1e:	4413      	add	r3, r2
 8001b20:	7818      	ldrb	r0, [r3, #0]
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	b2d9      	uxtb	r1, r3
 8001b26:	2300      	movs	r3, #0
 8001b28:	687a      	ldr	r2, [r7, #4]
 8001b2a:	f7ff fe7d 	bl	8001828 <OLED_Printlin>
}
 8001b2e:	bf00      	nop
 8001b30:	3718      	adds	r7, #24
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
	...

08001b38 <OLED_SELECT>:
 * @param page: Row to place arrow
 *
 * @param col: Column to place arrow
 * */

void OLED_SELECT(const Screen* screen,uint8_t selopt, int restore){
 8001b38:	b590      	push	{r4, r7, lr}
 8001b3a:	b089      	sub	sp, #36	; 0x24
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	60f8      	str	r0, [r7, #12]
 8001b40:	460b      	mov	r3, r1
 8001b42:	607a      	str	r2, [r7, #4]
 8001b44:	72fb      	strb	r3, [r7, #11]

	char arrow[]="->";
 8001b46:	4a35      	ldr	r2, [pc, #212]	; (8001c1c <OLED_SELECT+0xe4>)
 8001b48:	f107 0310 	add.w	r3, r7, #16
 8001b4c:	6812      	ldr	r2, [r2, #0]
 8001b4e:	4611      	mov	r1, r2
 8001b50:	8019      	strh	r1, [r3, #0]
 8001b52:	3302      	adds	r3, #2
 8001b54:	0c12      	lsrs	r2, r2, #16
 8001b56:	701a      	strb	r2, [r3, #0]

	uint8_t prevpage,prevcol,thispage,thiscol,index;
	char* rest;

	if(selopt == 0){
 8001b58:	7afb      	ldrb	r3, [r7, #11]
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d105      	bne.n	8001b6a <OLED_SELECT+0x32>
	    index = screen->selsize - 1;
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	b2db      	uxtb	r3, r3
 8001b64:	3b01      	subs	r3, #1
 8001b66:	77fb      	strb	r3, [r7, #31]
 8001b68:	e002      	b.n	8001b70 <OLED_SELECT+0x38>
	} else {
		index = selopt - 1;
 8001b6a:	7afb      	ldrb	r3, [r7, #11]
 8001b6c:	3b01      	subs	r3, #1
 8001b6e:	77fb      	strb	r3, [r7, #31]
	}

	prevpage=screen->seldata[index][0];
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	691a      	ldr	r2, [r3, #16]
 8001b74:	7ffb      	ldrb	r3, [r7, #31]
 8001b76:	005b      	lsls	r3, r3, #1
 8001b78:	4413      	add	r3, r2
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	75fb      	strb	r3, [r7, #23]
	prevcol=screen->seldata[index][1];
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	691a      	ldr	r2, [r3, #16]
 8001b82:	7ffb      	ldrb	r3, [r7, #31]
 8001b84:	005b      	lsls	r3, r3, #1
 8001b86:	4413      	add	r3, r2
 8001b88:	785b      	ldrb	r3, [r3, #1]
 8001b8a:	75bb      	strb	r3, [r7, #22]
	thispage=screen->seldata[selopt][0];
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	691a      	ldr	r2, [r3, #16]
 8001b90:	7afb      	ldrb	r3, [r7, #11]
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	4413      	add	r3, r2
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	757b      	strb	r3, [r7, #21]
	thiscol=screen->seldata[selopt][1];
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	691a      	ldr	r2, [r3, #16]
 8001b9e:	7afb      	ldrb	r3, [r7, #11]
 8001ba0:	005b      	lsls	r3, r3, #1
 8001ba2:	4413      	add	r3, r2
 8001ba4:	785b      	ldrb	r3, [r3, #1]
 8001ba6:	753b      	strb	r3, [r7, #20]

	if(restore == OLED_RESTORE){
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d122      	bne.n	8001bf4 <OLED_SELECT+0xbc>
	    if (selopt == 0) {
 8001bae:	7afb      	ldrb	r3, [r7, #11]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d110      	bne.n	8001bd6 <OLED_SELECT+0x9e>
	    	rest=(char*)screen->data[find_restore_string(screen, screen->selsize - 1)]; //Here we may be wrapping around so we must restore the last select option
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	689c      	ldr	r4, [r3, #8]
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	3b01      	subs	r3, #1
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	68f8      	ldr	r0, [r7, #12]
 8001bc6:	f000 f911 	bl	8001dec <find_restore_string>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	009b      	lsls	r3, r3, #2
 8001bce:	4423      	add	r3, r4
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	61bb      	str	r3, [r7, #24]
 8001bd4:	e010      	b.n	8001bf8 <OLED_SELECT+0xc0>
	    } else {
	    	rest=(char*)screen->data[find_restore_string(screen, selopt - 1)];
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	689c      	ldr	r4, [r3, #8]
 8001bda:	7afb      	ldrb	r3, [r7, #11]
 8001bdc:	3b01      	subs	r3, #1
 8001bde:	b2db      	uxtb	r3, r3
 8001be0:	4619      	mov	r1, r3
 8001be2:	68f8      	ldr	r0, [r7, #12]
 8001be4:	f000 f902 	bl	8001dec <find_restore_string>
 8001be8:	4603      	mov	r3, r0
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	4423      	add	r3, r4
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	61bb      	str	r3, [r7, #24]
 8001bf2:	e001      	b.n	8001bf8 <OLED_SELECT+0xc0>
	    }
	} else {
	    rest = "  ";
 8001bf4:	4b0a      	ldr	r3, [pc, #40]	; (8001c20 <OLED_SELECT+0xe8>)
 8001bf6:	61bb      	str	r3, [r7, #24]
	}

	    OLED_Printlin(prevpage, prevcol, rest, NORMAL); //This restores the line of the previous (now deselected) select option
 8001bf8:	7db9      	ldrb	r1, [r7, #22]
 8001bfa:	7df8      	ldrb	r0, [r7, #23]
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	69ba      	ldr	r2, [r7, #24]
 8001c00:	f7ff fe12 	bl	8001828 <OLED_Printlin>
	    OLED_Printlin(thispage, thiscol, arrow, NORMAL);
 8001c04:	f107 0210 	add.w	r2, r7, #16
 8001c08:	7d39      	ldrb	r1, [r7, #20]
 8001c0a:	7d78      	ldrb	r0, [r7, #21]
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	f7ff fe0b 	bl	8001828 <OLED_Printlin>

}
 8001c12:	bf00      	nop
 8001c14:	3724      	adds	r7, #36	; 0x24
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd90      	pop	{r4, r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	08010664 	.word	0x08010664
 8001c20:	08010660 	.word	0x08010660

08001c24 <OLED_select_inv>:
/**
 * Select option by inverting the character which is selected
 * @param screen - Screen currently displayed
 * @param selopt - Selected select option
 * */
void OLED_select_inv(const Screen* screen, uint8_t selopt) {
 8001c24:	b590      	push	{r4, r7, lr}
 8001c26:	b087      	sub	sp, #28
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	70fb      	strb	r3, [r7, #3]
	uint8_t index, prevpage, prevcol, thispage, thiscol;
	char* restore;

	if(selopt == 0){
 8001c30:	78fb      	ldrb	r3, [r7, #3]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d105      	bne.n	8001c42 <OLED_select_inv+0x1e>
		index = screen->selsize - 1;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	b2db      	uxtb	r3, r3
 8001c3c:	3b01      	subs	r3, #1
 8001c3e:	75fb      	strb	r3, [r7, #23]
 8001c40:	e002      	b.n	8001c48 <OLED_select_inv+0x24>
	} else {
		index = selopt - 1;
 8001c42:	78fb      	ldrb	r3, [r7, #3]
 8001c44:	3b01      	subs	r3, #1
 8001c46:	75fb      	strb	r3, [r7, #23]
	}

	prevpage=screen->seldata[index][0];
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	691a      	ldr	r2, [r3, #16]
 8001c4c:	7dfb      	ldrb	r3, [r7, #23]
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	4413      	add	r3, r2
 8001c52:	781b      	ldrb	r3, [r3, #0]
 8001c54:	73fb      	strb	r3, [r7, #15]
	prevcol=screen->seldata[index][1];
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	691a      	ldr	r2, [r3, #16]
 8001c5a:	7dfb      	ldrb	r3, [r7, #23]
 8001c5c:	005b      	lsls	r3, r3, #1
 8001c5e:	4413      	add	r3, r2
 8001c60:	785b      	ldrb	r3, [r3, #1]
 8001c62:	73bb      	strb	r3, [r7, #14]
	thispage=screen->seldata[selopt][0];
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	691a      	ldr	r2, [r3, #16]
 8001c68:	78fb      	ldrb	r3, [r7, #3]
 8001c6a:	005b      	lsls	r3, r3, #1
 8001c6c:	4413      	add	r3, r2
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	737b      	strb	r3, [r7, #13]
	thiscol=screen->seldata[selopt][1];
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	691a      	ldr	r2, [r3, #16]
 8001c76:	78fb      	ldrb	r3, [r7, #3]
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	4413      	add	r3, r2
 8001c7c:	785b      	ldrb	r3, [r3, #1]
 8001c7e:	733b      	strb	r3, [r7, #12]

	if (selopt == 0) {
 8001c80:	78fb      	ldrb	r3, [r7, #3]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d110      	bne.n	8001ca8 <OLED_select_inv+0x84>
		restore=(char*)screen->data[find_restore_string(screen, screen->selsize - 1)]; //Here we may be wrapping around so we must restore the last select option
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	689c      	ldr	r4, [r3, #8]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	b2db      	uxtb	r3, r3
 8001c90:	3b01      	subs	r3, #1
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	4619      	mov	r1, r3
 8001c96:	6878      	ldr	r0, [r7, #4]
 8001c98:	f000 f8a8 	bl	8001dec <find_restore_string>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	009b      	lsls	r3, r3, #2
 8001ca0:	4423      	add	r3, r4
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	613b      	str	r3, [r7, #16]
 8001ca6:	e00d      	b.n	8001cc4 <OLED_select_inv+0xa0>
	} else {
		restore=(char*)screen->data[find_restore_string(screen, selopt - 1)];
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	689c      	ldr	r4, [r3, #8]
 8001cac:	78fb      	ldrb	r3, [r7, #3]
 8001cae:	3b01      	subs	r3, #1
 8001cb0:	b2db      	uxtb	r3, r3
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	6878      	ldr	r0, [r7, #4]
 8001cb6:	f000 f899 	bl	8001dec <find_restore_string>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	009b      	lsls	r3, r3, #2
 8001cbe:	4423      	add	r3, r4
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	613b      	str	r3, [r7, #16]
	}

	OLED_Printlin(prevpage, prevcol, restore, NORMAL);
 8001cc4:	7bb9      	ldrb	r1, [r7, #14]
 8001cc6:	7bf8      	ldrb	r0, [r7, #15]
 8001cc8:	2300      	movs	r3, #0
 8001cca:	693a      	ldr	r2, [r7, #16]
 8001ccc:	f7ff fdac 	bl	8001828 <OLED_Printlin>
	OLED_Printlin(thispage, thiscol, screen->data[selopt + 1], INVERT);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	689a      	ldr	r2, [r3, #8]
 8001cd4:	78fb      	ldrb	r3, [r7, #3]
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	4413      	add	r3, r2
 8001cdc:	681a      	ldr	r2, [r3, #0]
 8001cde:	7b39      	ldrb	r1, [r7, #12]
 8001ce0:	7b78      	ldrb	r0, [r7, #13]
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	f7ff fda0 	bl	8001828 <OLED_Printlin>
}
 8001ce8:	bf00      	nop
 8001cea:	371c      	adds	r7, #28
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd90      	pop	{r4, r7, pc}

08001cf0 <OLED_display_files>:
 * Display filenames to OLED display (used in show files task)
 *
 * @param page - Page of files to display (page count is increased as user scrolls through files)
 * @return HAL_OK if files were successfully displayed
 * */
HAL_StatusTypeDef OLED_display_files(const Screen* screen, uint8_t page) {
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b08a      	sub	sp, #40	; 0x28
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
 8001cf8:	460b      	mov	r3, r1
 8001cfa:	70fb      	strb	r3, [r7, #3]
	if (get_number_files() == 0) {
 8001cfc:	f001 fd0a 	bl	8003714 <get_number_files>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d101      	bne.n	8001d0a <OLED_display_files+0x1a>
		return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e04c      	b.n	8001da4 <OLED_display_files+0xb4>
	}
	uint16_t file_count = get_number_files();
 8001d0a:	f001 fd03 	bl	8003714 <get_number_files>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	847b      	strh	r3, [r7, #34]	; 0x22

	char** file_names = malloc(file_count * sizeof(char*));
 8001d12:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	4618      	mov	r0, r3
 8001d18:	f00d ffa4 	bl	800fc64 <malloc>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	61fb      	str	r3, [r7, #28]
	char used[5];
	char free[5];

	get_free_size_str(free);
 8001d20:	f107 030c 	add.w	r3, r7, #12
 8001d24:	4618      	mov	r0, r3
 8001d26:	f001 fdff 	bl	8003928 <get_free_size_str>
	get_used_size_str(used);
 8001d2a:	f107 0314 	add.w	r3, r7, #20
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f001 fde8 	bl	8003904 <get_used_size_str>

	OLED_SCRNREF(&SCRN_ShowFiles, 4, free);
 8001d34:	f107 030c 	add.w	r3, r7, #12
 8001d38:	461a      	mov	r2, r3
 8001d3a:	2104      	movs	r1, #4
 8001d3c:	481b      	ldr	r0, [pc, #108]	; (8001dac <OLED_display_files+0xbc>)
 8001d3e:	f7ff feca 	bl	8001ad6 <OLED_SCRNREF>
	OLED_SCRNREF(&SCRN_ShowFiles, 5, used);
 8001d42:	f107 0314 	add.w	r3, r7, #20
 8001d46:	461a      	mov	r2, r3
 8001d48:	2105      	movs	r1, #5
 8001d4a:	4818      	ldr	r0, [pc, #96]	; (8001dac <OLED_display_files+0xbc>)
 8001d4c:	f7ff fec3 	bl	8001ad6 <OLED_SCRNREF>

	if (get_all_files(file_names) != RFS_OK) {
 8001d50:	69f8      	ldr	r0, [r7, #28]
 8001d52:	f001 fd00 	bl	8003756 <get_all_files>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d006      	beq.n	8001d6a <OLED_display_files+0x7a>
		free_filenames(file_names, file_count);
 8001d5c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001d5e:	4619      	mov	r1, r3
 8001d60:	69f8      	ldr	r0, [r7, #28]
 8001d62:	f000 f825 	bl	8001db0 <free_filenames>
		return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e01c      	b.n	8001da4 <OLED_display_files+0xb4>
	}

	for (int i = 0; i < file_count; i++) {
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	627b      	str	r3, [r7, #36]	; 0x24
 8001d6e:	e00f      	b.n	8001d90 <OLED_display_files+0xa0>
		OLED_SCRNREF(&SCRN_ShowFiles, i + 1, file_names[i]);
 8001d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d72:	b2db      	uxtb	r3, r3
 8001d74:	3301      	adds	r3, #1
 8001d76:	b2d9      	uxtb	r1, r3
 8001d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	69fa      	ldr	r2, [r7, #28]
 8001d7e:	4413      	add	r3, r2
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	461a      	mov	r2, r3
 8001d84:	4809      	ldr	r0, [pc, #36]	; (8001dac <OLED_display_files+0xbc>)
 8001d86:	f7ff fea6 	bl	8001ad6 <OLED_SCRNREF>
	for (int i = 0; i < file_count; i++) {
 8001d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d8c:	3301      	adds	r3, #1
 8001d8e:	627b      	str	r3, [r7, #36]	; 0x24
 8001d90:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001d92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d94:	429a      	cmp	r2, r3
 8001d96:	dbeb      	blt.n	8001d70 <OLED_display_files+0x80>
	}

	free_filenames(file_names, file_count);
 8001d98:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	69f8      	ldr	r0, [r7, #28]
 8001d9e:	f000 f807 	bl	8001db0 <free_filenames>
	return HAL_OK;
 8001da2:	2300      	movs	r3, #0
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3728      	adds	r7, #40	; 0x28
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	08010ee0 	.word	0x08010ee0

08001db0 <free_filenames>:
/**
 * Free list of file names
 * @param file_names - File names
 * @param size -  Number of file names
 * */
void free_filenames(char** file_names, int size) {
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b084      	sub	sp, #16
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < size; i++) {
 8001dba:	2300      	movs	r3, #0
 8001dbc:	60fb      	str	r3, [r7, #12]
 8001dbe:	e00a      	b.n	8001dd6 <free_filenames+0x26>
		free(file_names[i]);
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	009b      	lsls	r3, r3, #2
 8001dc4:	687a      	ldr	r2, [r7, #4]
 8001dc6:	4413      	add	r3, r2
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f00d ff52 	bl	800fc74 <free>
	for (int i = 0; i < size; i++) {
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	3301      	adds	r3, #1
 8001dd4:	60fb      	str	r3, [r7, #12]
 8001dd6:	68fa      	ldr	r2, [r7, #12]
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	dbf0      	blt.n	8001dc0 <free_filenames+0x10>
	}
	free(file_names);
 8001dde:	6878      	ldr	r0, [r7, #4]
 8001de0:	f00d ff48 	bl	800fc74 <free>
}
 8001de4:	bf00      	nop
 8001de6:	3710      	adds	r7, #16
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}

08001dec <find_restore_string>:
 *
 * @param screen - Screen to update
 * @param prev_sel_opt - Previous selected option
 * @return index of string in screen->data to be used as replacement
 * */
uint8_t find_restore_string(const Screen* screen, uint8_t prev_sel_opt) {
 8001dec:	b480      	push	{r7}
 8001dee:	b085      	sub	sp, #20
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
 8001df4:	460b      	mov	r3, r1
 8001df6:	70fb      	strb	r3, [r7, #3]
	uint8_t index_of_string;

	for (int i = 1; i < screen->datsize; i++) {
 8001df8:	2301      	movs	r3, #1
 8001dfa:	60bb      	str	r3, [r7, #8]
 8001dfc:	e021      	b.n	8001e42 <find_restore_string+0x56>
		if((screen->dataloc[i][0] == screen->seldata[prev_sel_opt][0]) && (screen->dataloc[i][1] == screen->seldata[prev_sel_opt][1])) {
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	68da      	ldr	r2, [r3, #12]
 8001e02:	68bb      	ldr	r3, [r7, #8]
 8001e04:	005b      	lsls	r3, r3, #1
 8001e06:	4413      	add	r3, r2
 8001e08:	781a      	ldrb	r2, [r3, #0]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6919      	ldr	r1, [r3, #16]
 8001e0e:	78fb      	ldrb	r3, [r7, #3]
 8001e10:	005b      	lsls	r3, r3, #1
 8001e12:	440b      	add	r3, r1
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	429a      	cmp	r2, r3
 8001e18:	d110      	bne.n	8001e3c <find_restore_string+0x50>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	68da      	ldr	r2, [r3, #12]
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	005b      	lsls	r3, r3, #1
 8001e22:	4413      	add	r3, r2
 8001e24:	785a      	ldrb	r2, [r3, #1]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6919      	ldr	r1, [r3, #16]
 8001e2a:	78fb      	ldrb	r3, [r7, #3]
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	440b      	add	r3, r1
 8001e30:	785b      	ldrb	r3, [r3, #1]
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d102      	bne.n	8001e3c <find_restore_string+0x50>
			index_of_string = i;
 8001e36:	68bb      	ldr	r3, [r7, #8]
 8001e38:	73fb      	strb	r3, [r7, #15]
			break;
 8001e3a:	e007      	b.n	8001e4c <find_restore_string+0x60>
	for (int i = 1; i < screen->datsize; i++) {
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	3301      	adds	r3, #1
 8001e40:	60bb      	str	r3, [r7, #8]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	68ba      	ldr	r2, [r7, #8]
 8001e48:	429a      	cmp	r2, r3
 8001e4a:	dbd8      	blt.n	8001dfe <find_restore_string+0x12>
		}
	}

	return index_of_string;
 8001e4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3714      	adds	r7, #20
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
	...

08001e5c <oled_show_file>:

/**
 * Show the file data of given file entry number
 * @param entry - Entry to show data of
 * */
void oled_show_file(uint16_t entry) {
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b084      	sub	sp, #16
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	4603      	mov	r3, r0
 8001e64:	80fb      	strh	r3, [r7, #6]
	Card* work;

	if (entry_present(entry) != RFS_OK) {
 8001e66:	88fb      	ldrh	r3, [r7, #6]
 8001e68:	4618      	mov	r0, r3
 8001e6a:	f001 fcca 	bl	8003802 <entry_present>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d12d      	bne.n	8001ed0 <oled_show_file+0x74>
		return; //No card entry present
	}

	work = read_card_entry(entry);
 8001e74:	88fb      	ldrh	r3, [r7, #6]
 8001e76:	4618      	mov	r0, r3
 8001e78:	f001 faf3 	bl	8003462 <read_card_entry>
 8001e7c:	60f8      	str	r0, [r7, #12]

	OLED_SCREEN(&SCRN_FileData, NORMAL);
 8001e7e:	2100      	movs	r1, #0
 8001e80:	4815      	ldr	r0, [pc, #84]	; (8001ed8 <oled_show_file+0x7c>)
 8001e82:	f7ff fdef 	bl	8001a64 <OLED_SCREEN>
	OLED_SCRNREF(&SCRN_FileData, 0, work->name);
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	2100      	movs	r1, #0
 8001e8e:	4812      	ldr	r0, [pc, #72]	; (8001ed8 <oled_show_file+0x7c>)
 8001e90:	f7ff fe21 	bl	8001ad6 <OLED_SCRNREF>
	OLED_SCRNREF(&SCRN_FileData, SHOWFILE_TYPE_LOC, work->type);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	68db      	ldr	r3, [r3, #12]
 8001e98:	461a      	mov	r2, r3
 8001e9a:	2101      	movs	r1, #1
 8001e9c:	480e      	ldr	r0, [pc, #56]	; (8001ed8 <oled_show_file+0x7c>)
 8001e9e:	f7ff fe1a 	bl	8001ad6 <OLED_SCRNREF>
	OLED_SCRNREF(&SCRN_FileData, SHOWFILE_UID_LOC, uid_tostring(work->uid, work->uidsize));
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	791b      	ldrb	r3, [r3, #4]
 8001eaa:	4619      	mov	r1, r3
 8001eac:	4610      	mov	r0, r2
 8001eae:	f7ff fa6f 	bl	8001390 <uid_tostring>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	461a      	mov	r2, r3
 8001eb6:	2102      	movs	r1, #2
 8001eb8:	4807      	ldr	r0, [pc, #28]	; (8001ed8 <oled_show_file+0x7c>)
 8001eba:	f7ff fe0c 	bl	8001ad6 <OLED_SCRNREF>
	OLED_SELECT(&SCRN_FileData, 0, OLED_NORESTORE);
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	2100      	movs	r1, #0
 8001ec2:	4805      	ldr	r0, [pc, #20]	; (8001ed8 <oled_show_file+0x7c>)
 8001ec4:	f7ff fe38 	bl	8001b38 <OLED_SELECT>

	free(work);
 8001ec8:	68f8      	ldr	r0, [r7, #12]
 8001eca:	f00d fed3 	bl	800fc74 <free>
 8001ece:	e000      	b.n	8001ed2 <oled_show_file+0x76>
		return; //No card entry present
 8001ed0:	bf00      	nop
}
 8001ed2:	3710      	adds	r7, #16
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	08010ef4 	.word	0x08010ef4

08001edc <oled_move_selection>:
 * Move selection arrow for given screen
 * @param screen - Screen to be modified
 * @param arrow_index - Pointer to variable which keeps track of arrow index
 * @param restore - Option to restore previous text or not
 * */
void oled_move_selection(const Screen* screen, uint8_t* arrow_index, uint8_t restore) {
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b086      	sub	sp, #24
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	60f8      	str	r0, [r7, #12]
 8001ee4:	60b9      	str	r1, [r7, #8]
 8001ee6:	4613      	mov	r3, r2
 8001ee8:	71fb      	strb	r3, [r7, #7]
	uint8_t max_index = screen->selsize;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	75fb      	strb	r3, [r7, #23]

	if (*arrow_index >= max_index - 1) {
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	461a      	mov	r2, r3
 8001ef6:	7dfb      	ldrb	r3, [r7, #23]
 8001ef8:	3b01      	subs	r3, #1
 8001efa:	429a      	cmp	r2, r3
 8001efc:	db03      	blt.n	8001f06 <oled_move_selection+0x2a>
		*arrow_index = 0;
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	2200      	movs	r2, #0
 8001f02:	701a      	strb	r2, [r3, #0]
 8001f04:	e005      	b.n	8001f12 <oled_move_selection+0x36>
	} else {
		*arrow_index += 1;
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	3301      	adds	r3, #1
 8001f0c:	b2da      	uxtb	r2, r3
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	701a      	strb	r2, [r3, #0]

	}
	OLED_SELECT(screen, *arrow_index, restore);
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	79fa      	ldrb	r2, [r7, #7]
 8001f18:	4619      	mov	r1, r3
 8001f1a:	68f8      	ldr	r0, [r7, #12]
 8001f1c:	f7ff fe0c 	bl	8001b38 <OLED_SELECT>
}
 8001f20:	bf00      	nop
 8001f22:	3718      	adds	r7, #24
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bd80      	pop	{r7, pc}

08001f28 <oled_move_selection_inv>:
/**
 * Select by inverting the text on the screen
 * @param screen - Screen to modify
 * @param select_index - Pointer to variable that keeps track of selection index
 * */
void oled_move_selection_inv(const Screen* screen, uint8_t* select_index) {
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	6039      	str	r1, [r7, #0]
	uint8_t max_index = screen->selsize;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	685b      	ldr	r3, [r3, #4]
 8001f36:	73fb      	strb	r3, [r7, #15]

	if (*select_index >= max_index - 1) {
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	7bfb      	ldrb	r3, [r7, #15]
 8001f40:	3b01      	subs	r3, #1
 8001f42:	429a      	cmp	r2, r3
 8001f44:	db03      	blt.n	8001f4e <oled_move_selection_inv+0x26>
		*select_index = 0;
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	2200      	movs	r2, #0
 8001f4a:	701a      	strb	r2, [r3, #0]
 8001f4c:	e005      	b.n	8001f5a <oled_move_selection_inv+0x32>
	} else {
		*select_index += 1;
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	3301      	adds	r3, #1
 8001f54:	b2da      	uxtb	r2, r3
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	701a      	strb	r2, [r3, #0]
	}

	OLED_select_inv(screen, *select_index);
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	4619      	mov	r1, r3
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f7ff fe5f 	bl	8001c24 <OLED_select_inv>
}
 8001f66:	bf00      	nop
 8001f68:	3710      	adds	r7, #16
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
	...

08001f70 <STAT_READ>:
 * Function to read one of three status registers. Registers in order are (Protection, config and status)
 *
 * @param addr: Address of status register we wish to read from
 * */

uint8_t STAT_READ(uint8_t addr){
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b086      	sub	sp, #24
 8001f74:	af02      	add	r7, sp, #8
 8001f76:	4603      	mov	r3, r0
 8001f78:	71fb      	strb	r3, [r7, #7]
	uint8_t transaction[]={READ_STAT, addr, DUMMY};
 8001f7a:	230f      	movs	r3, #15
 8001f7c:	733b      	strb	r3, [r7, #12]
 8001f7e:	79fb      	ldrb	r3, [r7, #7]
 8001f80:	737b      	strb	r3, [r7, #13]
 8001f82:	2300      	movs	r3, #0
 8001f84:	73bb      	strb	r3, [r7, #14]
	uint8_t rec[3];
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 8001f86:	2200      	movs	r2, #0
 8001f88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f8c:	480d      	ldr	r0, [pc, #52]	; (8001fc4 <STAT_READ+0x54>)
 8001f8e:	f002 fa41 	bl	8004414 <HAL_GPIO_WritePin>
	while(HAL_SPI_TransmitReceive(&hspi2, transaction,rec, 3, 100)!=HAL_OK);
 8001f92:	bf00      	nop
 8001f94:	f107 0208 	add.w	r2, r7, #8
 8001f98:	f107 010c 	add.w	r1, r7, #12
 8001f9c:	2364      	movs	r3, #100	; 0x64
 8001f9e:	9300      	str	r3, [sp, #0]
 8001fa0:	2303      	movs	r3, #3
 8001fa2:	4809      	ldr	r0, [pc, #36]	; (8001fc8 <STAT_READ+0x58>)
 8001fa4:	f005 fb1d 	bl	80075e2 <HAL_SPI_TransmitReceive>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d1f2      	bne.n	8001f94 <STAT_READ+0x24>
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 8001fae:	2201      	movs	r2, #1
 8001fb0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fb4:	4803      	ldr	r0, [pc, #12]	; (8001fc4 <STAT_READ+0x54>)
 8001fb6:	f002 fa2d 	bl	8004414 <HAL_GPIO_WritePin>
	return(rec[2]); //Status register value
 8001fba:	7abb      	ldrb	r3, [r7, #10]
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3710      	adds	r7, #16
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	40020000 	.word	0x40020000
 8001fc8:	200007c8 	.word	0x200007c8

08001fcc <STAT_WRITE>:
 * @param addr: Address of status register
 *
 * @param value: Value to write to register
 * */

HAL_StatusTypeDef STAT_WRITE(uint8_t addr,uint8_t value){
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	460a      	mov	r2, r1
 8001fd6:	71fb      	strb	r3, [r7, #7]
 8001fd8:	4613      	mov	r3, r2
 8001fda:	71bb      	strb	r3, [r7, #6]
	uint8_t transaction[]={WRIT_STAT,addr,value};
 8001fdc:	231f      	movs	r3, #31
 8001fde:	733b      	strb	r3, [r7, #12]
 8001fe0:	79fb      	ldrb	r3, [r7, #7]
 8001fe2:	737b      	strb	r3, [r7, #13]
 8001fe4:	79bb      	ldrb	r3, [r7, #6]
 8001fe6:	73bb      	strb	r3, [r7, #14]
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 8001fe8:	2200      	movs	r2, #0
 8001fea:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fee:	480a      	ldr	r0, [pc, #40]	; (8002018 <STAT_WRITE+0x4c>)
 8001ff0:	f002 fa10 	bl	8004414 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, transaction, 3, 100);
 8001ff4:	f107 010c 	add.w	r1, r7, #12
 8001ff8:	2364      	movs	r3, #100	; 0x64
 8001ffa:	2203      	movs	r2, #3
 8001ffc:	4807      	ldr	r0, [pc, #28]	; (800201c <STAT_WRITE+0x50>)
 8001ffe:	f005 f9b4 	bl	800736a <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 8002002:	2201      	movs	r2, #1
 8002004:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002008:	4803      	ldr	r0, [pc, #12]	; (8002018 <STAT_WRITE+0x4c>)
 800200a:	f002 fa03 	bl	8004414 <HAL_GPIO_WritePin>

	return(HAL_OK);
 800200e:	2300      	movs	r3, #0
}
 8002010:	4618      	mov	r0, r3
 8002012:	3710      	adds	r7, #16
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	40020000 	.word	0x40020000
 800201c:	200007c8 	.word	0x200007c8

08002020 <WRIT_EN>:
 * 		Bad block manage
 *
 * The Write Enable bit in status register 3 will be reset to 0 after any of these instructions
 * */

void WRIT_EN(void){
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
	uint8_t write_en=W_EN;
 8002026:	2306      	movs	r3, #6
 8002028:	71fb      	strb	r3, [r7, #7]
	WRITE_DIS();
 800202a:	f000 f825 	bl	8002078 <WRITE_DIS>

	while((STAT_READ(STAT_REG3)&0x02)!=0x02){ //Check that second to last bit (Write Enable bit) of status register is 1
 800202e:	e011      	b.n	8002054 <WRIT_EN+0x34>
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 8002030:	2200      	movs	r2, #0
 8002032:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002036:	480e      	ldr	r0, [pc, #56]	; (8002070 <WRIT_EN+0x50>)
 8002038:	f002 f9ec 	bl	8004414 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi2, &write_en, 1, 100);
 800203c:	1df9      	adds	r1, r7, #7
 800203e:	2364      	movs	r3, #100	; 0x64
 8002040:	2201      	movs	r2, #1
 8002042:	480c      	ldr	r0, [pc, #48]	; (8002074 <WRIT_EN+0x54>)
 8002044:	f005 f991 	bl	800736a <HAL_SPI_Transmit>
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 8002048:	2201      	movs	r2, #1
 800204a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800204e:	4808      	ldr	r0, [pc, #32]	; (8002070 <WRIT_EN+0x50>)
 8002050:	f002 f9e0 	bl	8004414 <HAL_GPIO_WritePin>
	while((STAT_READ(STAT_REG3)&0x02)!=0x02){ //Check that second to last bit (Write Enable bit) of status register is 1
 8002054:	20c0      	movs	r0, #192	; 0xc0
 8002056:	f7ff ff8b 	bl	8001f70 <STAT_READ>
 800205a:	4603      	mov	r3, r0
 800205c:	f003 0302 	and.w	r3, r3, #2
 8002060:	2b02      	cmp	r3, #2
 8002062:	d1e5      	bne.n	8002030 <WRIT_EN+0x10>
	}


}
 8002064:	bf00      	nop
 8002066:	bf00      	nop
 8002068:	3708      	adds	r7, #8
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	40020000 	.word	0x40020000
 8002074:	200007c8 	.word	0x200007c8

08002078 <WRITE_DIS>:

/**
 * Disable write permissions (Sets WEL bit in STAT_REG3 to 0)
 * */
void WRITE_DIS(void) {
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
	uint8_t write_dis = W_DIS;
 800207e:	2304      	movs	r3, #4
 8002080:	71fb      	strb	r3, [r7, #7]

	while((STAT_READ(STAT_REG3)&0x02)==0x02){
 8002082:	e011      	b.n	80020a8 <WRITE_DIS+0x30>
			HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 8002084:	2200      	movs	r2, #0
 8002086:	f44f 7180 	mov.w	r1, #256	; 0x100
 800208a:	480e      	ldr	r0, [pc, #56]	; (80020c4 <WRITE_DIS+0x4c>)
 800208c:	f002 f9c2 	bl	8004414 <HAL_GPIO_WritePin>
			HAL_SPI_Transmit(&hspi2, &write_dis, 1, 100);
 8002090:	1df9      	adds	r1, r7, #7
 8002092:	2364      	movs	r3, #100	; 0x64
 8002094:	2201      	movs	r2, #1
 8002096:	480c      	ldr	r0, [pc, #48]	; (80020c8 <WRITE_DIS+0x50>)
 8002098:	f005 f967 	bl	800736a <HAL_SPI_Transmit>
			HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 800209c:	2201      	movs	r2, #1
 800209e:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020a2:	4808      	ldr	r0, [pc, #32]	; (80020c4 <WRITE_DIS+0x4c>)
 80020a4:	f002 f9b6 	bl	8004414 <HAL_GPIO_WritePin>
	while((STAT_READ(STAT_REG3)&0x02)==0x02){
 80020a8:	20c0      	movs	r0, #192	; 0xc0
 80020aa:	f7ff ff61 	bl	8001f70 <STAT_READ>
 80020ae:	4603      	mov	r3, r0
 80020b0:	f003 0302 	and.w	r3, r3, #2
 80020b4:	2b02      	cmp	r3, #2
 80020b6:	d0e5      	beq.n	8002084 <WRITE_DIS+0xc>
		}
}
 80020b8:	bf00      	nop
 80020ba:	bf00      	nop
 80020bc:	3708      	adds	r7, #8
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	40020000 	.word	0x40020000
 80020c8:	200007c8 	.word	0x200007c8

080020cc <block_erase>:
/**
 * Erase a 128kB (64 pages) block to 0xFF
 *
 * @param block_num - Block number to erase
 * */
void block_erase(uint16_t block_num) {
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	4603      	mov	r3, r0
 80020d4:	80fb      	strh	r3, [r7, #6]
	uint16_t page_addr = block_num * BLOCK_PAGECOUNT;
 80020d6:	88fb      	ldrh	r3, [r7, #6]
 80020d8:	019b      	lsls	r3, r3, #6
 80020da:	81fb      	strh	r3, [r7, #14]
	uint8_t transaction [] = {BLOCK_ERS, DUMMY, page_addr>>8, page_addr};
 80020dc:	23d8      	movs	r3, #216	; 0xd8
 80020de:	723b      	strb	r3, [r7, #8]
 80020e0:	2300      	movs	r3, #0
 80020e2:	727b      	strb	r3, [r7, #9]
 80020e4:	89fb      	ldrh	r3, [r7, #14]
 80020e6:	0a1b      	lsrs	r3, r3, #8
 80020e8:	b29b      	uxth	r3, r3
 80020ea:	b2db      	uxtb	r3, r3
 80020ec:	72bb      	strb	r3, [r7, #10]
 80020ee:	89fb      	ldrh	r3, [r7, #14]
 80020f0:	b2db      	uxtb	r3, r3
 80020f2:	72fb      	strb	r3, [r7, #11]
	WRIT_EN();
 80020f4:	f7ff ff94 	bl	8002020 <WRIT_EN>
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 80020f8:	2200      	movs	r2, #0
 80020fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80020fe:	480f      	ldr	r0, [pc, #60]	; (800213c <block_erase+0x70>)
 8002100:	f002 f988 	bl	8004414 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, transaction, sizeof(transaction)/sizeof(transaction[0]), 100);
 8002104:	f107 0108 	add.w	r1, r7, #8
 8002108:	2364      	movs	r3, #100	; 0x64
 800210a:	2204      	movs	r2, #4
 800210c:	480c      	ldr	r0, [pc, #48]	; (8002140 <block_erase+0x74>)
 800210e:	f005 f92c 	bl	800736a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 8002112:	2201      	movs	r2, #1
 8002114:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002118:	4808      	ldr	r0, [pc, #32]	; (800213c <block_erase+0x70>)
 800211a:	f002 f97b 	bl	8004414 <HAL_GPIO_WritePin>
	while((STAT_READ(STAT_REG3)&0x01) == 0x01);
 800211e:	bf00      	nop
 8002120:	20c0      	movs	r0, #192	; 0xc0
 8002122:	f7ff ff25 	bl	8001f70 <STAT_READ>
 8002126:	4603      	mov	r3, r0
 8002128:	f003 0301 	and.w	r3, r3, #1
 800212c:	2b01      	cmp	r3, #1
 800212e:	d0f7      	beq.n	8002120 <block_erase+0x54>
}
 8002130:	bf00      	nop
 8002132:	bf00      	nop
 8002134:	3710      	adds	r7, #16
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	40020000 	.word	0x40020000
 8002140:	200007c8 	.word	0x200007c8

08002144 <MEM_INIT>:
 * All we are doing here is removing write protection from entire array by setting BP bits
 * in status register 1 to zero
 *
 * */

HAL_StatusTypeDef MEM_INIT(void){
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 8002148:	2201      	movs	r2, #1
 800214a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800214e:	480a      	ldr	r0, [pc, #40]	; (8002178 <MEM_INIT+0x34>)
 8002150:	f002 f960 	bl	8004414 <HAL_GPIO_WritePin>

	STAT_WRITE(STAT_REG1, 0x00); //remove protection of entire memory array
 8002154:	2100      	movs	r1, #0
 8002156:	20a0      	movs	r0, #160	; 0xa0
 8002158:	f7ff ff38 	bl	8001fcc <STAT_WRITE>
	if (STAT_READ(STAT_REG1) != 0x00) {
 800215c:	20a0      	movs	r0, #160	; 0xa0
 800215e:	f7ff ff07 	bl	8001f70 <STAT_READ>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d001      	beq.n	800216c <MEM_INIT+0x28>
		return HAL_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	e002      	b.n	8002172 <MEM_INIT+0x2e>
	}

	WRITE_DIS();
 800216c:	f7ff ff84 	bl	8002078 <WRITE_DIS>
	return HAL_OK;
 8002170:	2300      	movs	r3, #0
}
 8002172:	4618      	mov	r0, r3
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	40020000 	.word	0x40020000

0800217c <MEM_WRITE>:
 * @param data: data to write
 *
 * @param bytes: Number of bytes to write to page
 * */

HAL_StatusTypeDef MEM_WRITE(uint16_t page_addr,uint16_t col_addr,uint8_t* data,uint32_t bytes){
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af00      	add	r7, sp, #0
 8002182:	60ba      	str	r2, [r7, #8]
 8002184:	607b      	str	r3, [r7, #4]
 8002186:	4603      	mov	r3, r0
 8002188:	81fb      	strh	r3, [r7, #14]
 800218a:	460b      	mov	r3, r1
 800218c:	81bb      	strh	r3, [r7, #12]
	uint8_t* setup = malloc((bytes+3)*sizeof(uint8_t)); //Extra 3 bytes for write opcode and column address
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	3303      	adds	r3, #3
 8002192:	4618      	mov	r0, r3
 8002194:	f00d fd66 	bl	800fc64 <malloc>
 8002198:	4603      	mov	r3, r0
 800219a:	617b      	str	r3, [r7, #20]
	uint8_t execute[]={WRIT_EXE, DUMMY, page_addr>>8, page_addr};
 800219c:	2310      	movs	r3, #16
 800219e:	743b      	strb	r3, [r7, #16]
 80021a0:	2300      	movs	r3, #0
 80021a2:	747b      	strb	r3, [r7, #17]
 80021a4:	89fb      	ldrh	r3, [r7, #14]
 80021a6:	0a1b      	lsrs	r3, r3, #8
 80021a8:	b29b      	uxth	r3, r3
 80021aa:	b2db      	uxtb	r3, r3
 80021ac:	74bb      	strb	r3, [r7, #18]
 80021ae:	89fb      	ldrh	r3, [r7, #14]
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	74fb      	strb	r3, [r7, #19]

	setup[0] = WRIT_LOAD;
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	2202      	movs	r2, #2
 80021b8:	701a      	strb	r2, [r3, #0]
	setup[1] = col_addr>>8;
 80021ba:	89bb      	ldrh	r3, [r7, #12]
 80021bc:	0a1b      	lsrs	r3, r3, #8
 80021be:	b29a      	uxth	r2, r3
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	3301      	adds	r3, #1
 80021c4:	b2d2      	uxtb	r2, r2
 80021c6:	701a      	strb	r2, [r3, #0]
	setup[2] = col_addr;
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	3302      	adds	r3, #2
 80021cc:	89ba      	ldrh	r2, [r7, #12]
 80021ce:	b2d2      	uxtb	r2, r2
 80021d0:	701a      	strb	r2, [r3, #0]
	memcpy(&setup[3], data, bytes);
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	3303      	adds	r3, #3
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	68b9      	ldr	r1, [r7, #8]
 80021da:	4618      	mov	r0, r3
 80021dc:	f00d fd52 	bl	800fc84 <memcpy>

	WRIT_EN();
 80021e0:	f7ff ff1e 	bl	8002020 <WRIT_EN>
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 80021e4:	2200      	movs	r2, #0
 80021e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021ea:	482d      	ldr	r0, [pc, #180]	; (80022a0 <MEM_WRITE+0x124>)
 80021ec:	f002 f912 	bl	8004414 <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi2, setup, bytes+3, 100)!=HAL_OK){ //load data to internal buffer
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	b29b      	uxth	r3, r3
 80021f4:	3303      	adds	r3, #3
 80021f6:	b29a      	uxth	r2, r3
 80021f8:	2364      	movs	r3, #100	; 0x64
 80021fa:	6979      	ldr	r1, [r7, #20]
 80021fc:	4829      	ldr	r0, [pc, #164]	; (80022a4 <MEM_WRITE+0x128>)
 80021fe:	f005 f8b4 	bl	800736a <HAL_SPI_Transmit>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d00a      	beq.n	800221e <MEM_WRITE+0xa2>
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 8002208:	2201      	movs	r2, #1
 800220a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800220e:	4824      	ldr	r0, [pc, #144]	; (80022a0 <MEM_WRITE+0x124>)
 8002210:	f002 f900 	bl	8004414 <HAL_GPIO_WritePin>
		free(setup);
 8002214:	6978      	ldr	r0, [r7, #20]
 8002216:	f00d fd2d 	bl	800fc74 <free>
		return(HAL_ERROR);
 800221a:	2301      	movs	r3, #1
 800221c:	e03c      	b.n	8002298 <MEM_WRITE+0x11c>
	}
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 800221e:	2201      	movs	r2, #1
 8002220:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002224:	481e      	ldr	r0, [pc, #120]	; (80022a0 <MEM_WRITE+0x124>)
 8002226:	f002 f8f5 	bl	8004414 <HAL_GPIO_WritePin>

	while((STAT_READ(STAT_REG3)&0x01) == 0x01); //Wait here until busy bit is cleared
 800222a:	bf00      	nop
 800222c:	20c0      	movs	r0, #192	; 0xc0
 800222e:	f7ff fe9f 	bl	8001f70 <STAT_READ>
 8002232:	4603      	mov	r3, r0
 8002234:	f003 0301 	and.w	r3, r3, #1
 8002238:	2b01      	cmp	r3, #1
 800223a:	d0f7      	beq.n	800222c <MEM_WRITE+0xb0>

	HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 800223c:	2200      	movs	r2, #0
 800223e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002242:	4817      	ldr	r0, [pc, #92]	; (80022a0 <MEM_WRITE+0x124>)
 8002244:	f002 f8e6 	bl	8004414 <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi2, execute, 4, 100)!=HAL_OK){ //Send command to dump internal buffer data to memory array
 8002248:	f107 0110 	add.w	r1, r7, #16
 800224c:	2364      	movs	r3, #100	; 0x64
 800224e:	2204      	movs	r2, #4
 8002250:	4814      	ldr	r0, [pc, #80]	; (80022a4 <MEM_WRITE+0x128>)
 8002252:	f005 f88a 	bl	800736a <HAL_SPI_Transmit>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d00a      	beq.n	8002272 <MEM_WRITE+0xf6>
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 800225c:	2201      	movs	r2, #1
 800225e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002262:	480f      	ldr	r0, [pc, #60]	; (80022a0 <MEM_WRITE+0x124>)
 8002264:	f002 f8d6 	bl	8004414 <HAL_GPIO_WritePin>
		free(setup);
 8002268:	6978      	ldr	r0, [r7, #20]
 800226a:	f00d fd03 	bl	800fc74 <free>
		return(HAL_ERROR);
 800226e:	2301      	movs	r3, #1
 8002270:	e012      	b.n	8002298 <MEM_WRITE+0x11c>
	}
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 8002272:	2201      	movs	r2, #1
 8002274:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002278:	4809      	ldr	r0, [pc, #36]	; (80022a0 <MEM_WRITE+0x124>)
 800227a:	f002 f8cb 	bl	8004414 <HAL_GPIO_WritePin>

	while((STAT_READ(STAT_REG3)&0x01) == 0x01);
 800227e:	bf00      	nop
 8002280:	20c0      	movs	r0, #192	; 0xc0
 8002282:	f7ff fe75 	bl	8001f70 <STAT_READ>
 8002286:	4603      	mov	r3, r0
 8002288:	f003 0301 	and.w	r3, r3, #1
 800228c:	2b01      	cmp	r3, #1
 800228e:	d0f7      	beq.n	8002280 <MEM_WRITE+0x104>
	free(setup);
 8002290:	6978      	ldr	r0, [r7, #20]
 8002292:	f00d fcef 	bl	800fc74 <free>
	return(HAL_OK);
 8002296:	2300      	movs	r3, #0

}
 8002298:	4618      	mov	r0, r3
 800229a:	3718      	adds	r7, #24
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	40020000 	.word	0x40020000
 80022a4:	200007c8 	.word	0x200007c8

080022a8 <MEM_READPAGE>:
 * @param bytes: Number of bytes to read from data buffer
 *
 * !!Note data must first be shifted from memory array into internal data buffer and then can be read!!
 * */

HAL_StatusTypeDef MEM_READPAGE(uint16_t page_addr,uint16_t col_addr,uint8_t* data,uint32_t bytes){ //Read one 2KiB page. Data will be put into internal buffer which can then be read. Wait at least tDR or until busy bit is clear
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b08c      	sub	sp, #48	; 0x30
 80022ac:	af02      	add	r7, sp, #8
 80022ae:	60ba      	str	r2, [r7, #8]
 80022b0:	607b      	str	r3, [r7, #4]
 80022b2:	4603      	mov	r3, r0
 80022b4:	81fb      	strh	r3, [r7, #14]
 80022b6:	460b      	mov	r3, r1
 80022b8:	81bb      	strh	r3, [r7, #12]
	uint8_t transaction[]={READ_PAGE, DUMMY, page_addr>>8, page_addr};
 80022ba:	2313      	movs	r3, #19
 80022bc:	753b      	strb	r3, [r7, #20]
 80022be:	2300      	movs	r3, #0
 80022c0:	757b      	strb	r3, [r7, #21]
 80022c2:	89fb      	ldrh	r3, [r7, #14]
 80022c4:	0a1b      	lsrs	r3, r3, #8
 80022c6:	b29b      	uxth	r3, r3
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	75bb      	strb	r3, [r7, #22]
 80022cc:	89fb      	ldrh	r3, [r7, #14]
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	75fb      	strb	r3, [r7, #23]
	uint8_t transaction_size = sizeof(transaction)/sizeof(transaction[0]);
 80022d2:	2304      	movs	r3, #4
 80022d4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint8_t* read_command = malloc(bytes+transaction_size); //Must allocate here since array may be too big for FreeRTOS task stack
 80022d8:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	4413      	add	r3, r2
 80022e0:	4618      	mov	r0, r3
 80022e2:	f00d fcbf 	bl	800fc64 <malloc>
 80022e6:	4603      	mov	r3, r0
 80022e8:	61fb      	str	r3, [r7, #28]
	uint8_t* rec_data = malloc(bytes+transaction_size);
 80022ea:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	4413      	add	r3, r2
 80022f2:	4618      	mov	r0, r3
 80022f4:	f00d fcb6 	bl	800fc64 <malloc>
 80022f8:	4603      	mov	r3, r0
 80022fa:	61bb      	str	r3, [r7, #24]

	memset(read_command, 0, bytes+transaction_size);
 80022fc:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	4413      	add	r3, r2
 8002304:	461a      	mov	r2, r3
 8002306:	2100      	movs	r1, #0
 8002308:	69f8      	ldr	r0, [r7, #28]
 800230a:	f00d fcc9 	bl	800fca0 <memset>
	read_command[0]=READ_BUF;
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	2203      	movs	r2, #3
 8002312:	701a      	strb	r2, [r3, #0]
	read_command[1]= col_addr>>8;
 8002314:	89bb      	ldrh	r3, [r7, #12]
 8002316:	0a1b      	lsrs	r3, r3, #8
 8002318:	b29a      	uxth	r2, r3
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	3301      	adds	r3, #1
 800231e:	b2d2      	uxtb	r2, r2
 8002320:	701a      	strb	r2, [r3, #0]
	read_command[2] = col_addr;
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	3302      	adds	r3, #2
 8002326:	89ba      	ldrh	r2, [r7, #12]
 8002328:	b2d2      	uxtb	r2, r2
 800232a:	701a      	strb	r2, [r3, #0]
	read_command[3] = DUMMY;
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	3303      	adds	r3, #3
 8002330:	2200      	movs	r2, #0
 8002332:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 8002334:	2200      	movs	r2, #0
 8002336:	f44f 7180 	mov.w	r1, #256	; 0x100
 800233a:	4842      	ldr	r0, [pc, #264]	; (8002444 <MEM_READPAGE+0x19c>)
 800233c:	f002 f86a 	bl	8004414 <HAL_GPIO_WritePin>
	if(HAL_SPI_Transmit(&hspi2, transaction, 4, 100)!=HAL_OK){ //load data to internal buffer
 8002340:	f107 0114 	add.w	r1, r7, #20
 8002344:	2364      	movs	r3, #100	; 0x64
 8002346:	2204      	movs	r2, #4
 8002348:	483f      	ldr	r0, [pc, #252]	; (8002448 <MEM_READPAGE+0x1a0>)
 800234a:	f005 f80e 	bl	800736a <HAL_SPI_Transmit>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	d00d      	beq.n	8002370 <MEM_READPAGE+0xc8>
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 8002354:	2201      	movs	r2, #1
 8002356:	f44f 7180 	mov.w	r1, #256	; 0x100
 800235a:	483a      	ldr	r0, [pc, #232]	; (8002444 <MEM_READPAGE+0x19c>)
 800235c:	f002 f85a 	bl	8004414 <HAL_GPIO_WritePin>
		free(read_command);
 8002360:	69f8      	ldr	r0, [r7, #28]
 8002362:	f00d fc87 	bl	800fc74 <free>
		free(rec_data);
 8002366:	69b8      	ldr	r0, [r7, #24]
 8002368:	f00d fc84 	bl	800fc74 <free>
		return(HAL_ERROR);
 800236c:	2301      	movs	r3, #1
 800236e:	e064      	b.n	800243a <MEM_READPAGE+0x192>
	}
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 8002370:	2201      	movs	r2, #1
 8002372:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002376:	4833      	ldr	r0, [pc, #204]	; (8002444 <MEM_READPAGE+0x19c>)
 8002378:	f002 f84c 	bl	8004414 <HAL_GPIO_WritePin>

	while((STAT_READ(STAT_REG3)&0x01) == 0x01); //Wait here until BUSY bit is cleared
 800237c:	bf00      	nop
 800237e:	20c0      	movs	r0, #192	; 0xc0
 8002380:	f7ff fdf6 	bl	8001f70 <STAT_READ>
 8002384:	4603      	mov	r3, r0
 8002386:	f003 0301 	and.w	r3, r3, #1
 800238a:	2b01      	cmp	r3, #1
 800238c:	d0f7      	beq.n	800237e <MEM_READPAGE+0xd6>

	HAL_GPIO_WritePin(GPIOA, CS_MEM, 0);
 800238e:	2200      	movs	r2, #0
 8002390:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002394:	482b      	ldr	r0, [pc, #172]	; (8002444 <MEM_READPAGE+0x19c>)
 8002396:	f002 f83d 	bl	8004414 <HAL_GPIO_WritePin>
	if(HAL_SPI_TransmitReceive(&hspi2, read_command, rec_data, bytes+transaction_size, 100)!=HAL_OK){ //Send command to flush buffer to memory array
 800239a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800239e:	b29a      	uxth	r2, r3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	4413      	add	r3, r2
 80023a6:	b29b      	uxth	r3, r3
 80023a8:	2264      	movs	r2, #100	; 0x64
 80023aa:	9200      	str	r2, [sp, #0]
 80023ac:	69ba      	ldr	r2, [r7, #24]
 80023ae:	69f9      	ldr	r1, [r7, #28]
 80023b0:	4825      	ldr	r0, [pc, #148]	; (8002448 <MEM_READPAGE+0x1a0>)
 80023b2:	f005 f916 	bl	80075e2 <HAL_SPI_TransmitReceive>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d00d      	beq.n	80023d8 <MEM_READPAGE+0x130>
		HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 80023bc:	2201      	movs	r2, #1
 80023be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023c2:	4820      	ldr	r0, [pc, #128]	; (8002444 <MEM_READPAGE+0x19c>)
 80023c4:	f002 f826 	bl	8004414 <HAL_GPIO_WritePin>
		free(read_command);
 80023c8:	69f8      	ldr	r0, [r7, #28]
 80023ca:	f00d fc53 	bl	800fc74 <free>
		free(rec_data);
 80023ce:	69b8      	ldr	r0, [r7, #24]
 80023d0:	f00d fc50 	bl	800fc74 <free>
		return(HAL_ERROR);
 80023d4:	2301      	movs	r3, #1
 80023d6:	e030      	b.n	800243a <MEM_READPAGE+0x192>
	}
	HAL_GPIO_WritePin(GPIOA, CS_MEM, 1);
 80023d8:	2201      	movs	r2, #1
 80023da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023de:	4819      	ldr	r0, [pc, #100]	; (8002444 <MEM_READPAGE+0x19c>)
 80023e0:	f002 f818 	bl	8004414 <HAL_GPIO_WritePin>

	while((STAT_READ(STAT_REG3)&0x01) == 0x01);
 80023e4:	bf00      	nop
 80023e6:	20c0      	movs	r0, #192	; 0xc0
 80023e8:	f7ff fdc2 	bl	8001f70 <STAT_READ>
 80023ec:	4603      	mov	r3, r0
 80023ee:	f003 0301 	and.w	r3, r3, #1
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d0f7      	beq.n	80023e6 <MEM_READPAGE+0x13e>

	if (bytes == 1) {
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d104      	bne.n	8002406 <MEM_READPAGE+0x15e>
		*data = rec_data[4];
 80023fc:	69bb      	ldr	r3, [r7, #24]
 80023fe:	791a      	ldrb	r2, [r3, #4]
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	701a      	strb	r2, [r3, #0]
 8002404:	e012      	b.n	800242c <MEM_READPAGE+0x184>
	} else {
		for(int i = 0; i < bytes; i++){
 8002406:	2300      	movs	r3, #0
 8002408:	627b      	str	r3, [r7, #36]	; 0x24
 800240a:	e00b      	b.n	8002424 <MEM_READPAGE+0x17c>
				data[i] = rec_data[i+4]; //+4 as first four elements of rec_data are meaningless
 800240c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800240e:	3304      	adds	r3, #4
 8002410:	69ba      	ldr	r2, [r7, #24]
 8002412:	441a      	add	r2, r3
 8002414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002416:	68b9      	ldr	r1, [r7, #8]
 8002418:	440b      	add	r3, r1
 800241a:	7812      	ldrb	r2, [r2, #0]
 800241c:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < bytes; i++){
 800241e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002420:	3301      	adds	r3, #1
 8002422:	627b      	str	r3, [r7, #36]	; 0x24
 8002424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002426:	687a      	ldr	r2, [r7, #4]
 8002428:	429a      	cmp	r2, r3
 800242a:	d8ef      	bhi.n	800240c <MEM_READPAGE+0x164>
		}
	}
	free(read_command);
 800242c:	69f8      	ldr	r0, [r7, #28]
 800242e:	f00d fc21 	bl	800fc74 <free>
	free(rec_data);
 8002432:	69b8      	ldr	r0, [r7, #24]
 8002434:	f00d fc1e 	bl	800fc74 <free>
	return(HAL_OK);
 8002438:	2300      	movs	r3, #0

}
 800243a:	4618      	mov	r0, r3
 800243c:	3728      	adds	r7, #40	; 0x28
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	40020000 	.word	0x40020000
 8002448:	200007c8 	.word	0x200007c8

0800244c <memory_reset>:
}

/**
 * Clear entire memory array to 0xFF
 * */
void memory_reset(void) {
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
	for (int i = 0; i < BLOCK_COUNT; i++) {
 8002452:	2300      	movs	r3, #0
 8002454:	607b      	str	r3, [r7, #4]
 8002456:	e007      	b.n	8002468 <memory_reset+0x1c>
		block_erase(i);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	b29b      	uxth	r3, r3
 800245c:	4618      	mov	r0, r3
 800245e:	f7ff fe35 	bl	80020cc <block_erase>
	for (int i = 0; i < BLOCK_COUNT; i++) {
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	3301      	adds	r3, #1
 8002466:	607b      	str	r3, [r7, #4]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800246e:	dbf3      	blt.n	8002458 <memory_reset+0xc>
	}
}
 8002470:	bf00      	nop
 8002472:	bf00      	nop
 8002474:	3708      	adds	r7, #8
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
	...

0800247c <HAL_GPIO_EXTI_Callback>:

/****************************************Button Interrupt Handler**************************************
 * Interrupt is triggered on falling (button pressed) and rising (button released) edges. On release the
 * value of timer 3 is checked to see if the time elapsed makes the press a short or long press
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800247c:	b580      	push	{r7, lr}
 800247e:	b084      	sub	sp, #16
 8002480:	af00      	add	r7, sp, #0
 8002482:	4603      	mov	r3, r0
 8002484:	80fb      	strh	r3, [r7, #6]
	uint16_t tim_val = __HAL_TIM_GET_COUNTER(&htim3);
 8002486:	4b1b      	ldr	r3, [pc, #108]	; (80024f4 <HAL_GPIO_EXTI_Callback+0x78>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800248c:	81fb      	strh	r3, [r7, #14]
	uint8_t button_state = NO_PRESS;
 800248e:	2300      	movs	r3, #0
 8002490:	737b      	strb	r3, [r7, #13]

	if ((HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == 1) && (tim_val > 0)) {
 8002492:	2102      	movs	r1, #2
 8002494:	4818      	ldr	r0, [pc, #96]	; (80024f8 <HAL_GPIO_EXTI_Callback+0x7c>)
 8002496:	f001 ffa5 	bl	80043e4 <HAL_GPIO_ReadPin>
 800249a:	4603      	mov	r3, r0
 800249c:	2b01      	cmp	r3, #1
 800249e:	d11b      	bne.n	80024d8 <HAL_GPIO_EXTI_Callback+0x5c>
 80024a0:	89fb      	ldrh	r3, [r7, #14]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d018      	beq.n	80024d8 <HAL_GPIO_EXTI_Callback+0x5c>
		HAL_TIM_Base_Stop(&htim3);
 80024a6:	4813      	ldr	r0, [pc, #76]	; (80024f4 <HAL_GPIO_EXTI_Callback+0x78>)
 80024a8:	f005 fbb2 	bl	8007c10 <HAL_TIM_Base_Stop>
		__HAL_TIM_SET_COUNTER(&htim3, 0);
 80024ac:	4b11      	ldr	r3, [pc, #68]	; (80024f4 <HAL_GPIO_EXTI_Callback+0x78>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	2200      	movs	r2, #0
 80024b2:	625a      	str	r2, [r3, #36]	; 0x24

		if (tim_val > LONG_PRESS_THRESH) {
 80024b4:	89fb      	ldrh	r3, [r7, #14]
 80024b6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80024ba:	d902      	bls.n	80024c2 <HAL_GPIO_EXTI_Callback+0x46>
			button_state = LONG_PRESS;
 80024bc:	2301      	movs	r3, #1
 80024be:	737b      	strb	r3, [r7, #13]
 80024c0:	e001      	b.n	80024c6 <HAL_GPIO_EXTI_Callback+0x4a>
		} else {
			button_state = SHORT_PRESS;
 80024c2:	2302      	movs	r3, #2
 80024c4:	737b      	strb	r3, [r7, #13]
		}
		xQueueSendFromISR(UserInputHandle, &button_state, 0);
 80024c6:	4b0d      	ldr	r3, [pc, #52]	; (80024fc <HAL_GPIO_EXTI_Callback+0x80>)
 80024c8:	6818      	ldr	r0, [r3, #0]
 80024ca:	f107 010d 	add.w	r1, r7, #13
 80024ce:	2300      	movs	r3, #0
 80024d0:	2200      	movs	r2, #0
 80024d2:	f00a fc41 	bl	800cd58 <xQueueGenericSendFromISR>
	} else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == 0){
		HAL_TIM_Base_Start(&htim3);
	}
}
 80024d6:	e009      	b.n	80024ec <HAL_GPIO_EXTI_Callback+0x70>
	} else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == 0){
 80024d8:	2102      	movs	r1, #2
 80024da:	4807      	ldr	r0, [pc, #28]	; (80024f8 <HAL_GPIO_EXTI_Callback+0x7c>)
 80024dc:	f001 ff82 	bl	80043e4 <HAL_GPIO_ReadPin>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d102      	bne.n	80024ec <HAL_GPIO_EXTI_Callback+0x70>
		HAL_TIM_Base_Start(&htim3);
 80024e6:	4803      	ldr	r0, [pc, #12]	; (80024f4 <HAL_GPIO_EXTI_Callback+0x78>)
 80024e8:	f005 fb38 	bl	8007b5c <HAL_TIM_Base_Start>
}
 80024ec:	bf00      	nop
 80024ee:	3710      	adds	r7, #16
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	20000868 	.word	0x20000868
 80024f8:	40020000 	.word	0x40020000
 80024fc:	200008d8 	.word	0x200008d8

08002500 <BUZZ>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void BUZZ(void){
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002504:	2108      	movs	r1, #8
 8002506:	4806      	ldr	r0, [pc, #24]	; (8002520 <BUZZ+0x20>)
 8002508:	f005 fc66 	bl	8007dd8 <HAL_TIM_PWM_Start>
	HAL_Delay(1000);
 800250c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002510:	f001 fcde 	bl	8003ed0 <HAL_Delay>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 8002514:	2108      	movs	r1, #8
 8002516:	4802      	ldr	r0, [pc, #8]	; (8002520 <BUZZ+0x20>)
 8002518:	f005 fd0e 	bl	8007f38 <HAL_TIM_PWM_Stop>
}
 800251c:	bf00      	nop
 800251e:	bd80      	pop	{r7, pc}
 8002520:	20000820 	.word	0x20000820

08002524 <write_card>:

void write_card(Card* towrite) {
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
	OLED_Clear();
 800252c:	f7fe ffcf 	bl	80014ce <OLED_Clear>
	MFRC_ANTON();
 8002530:	f7fe fbd6 	bl	8000ce0 <MFRC_ANTON>
	OLED_PrintCent(2, "Writing...", NORMAL);
 8002534:	2200      	movs	r2, #0
 8002536:	4926      	ldr	r1, [pc, #152]	; (80025d0 <write_card+0xac>)
 8002538:	2002      	movs	r0, #2
 800253a:	f7ff f9a4 	bl	8001886 <OLED_PrintCent>
	if (UL_writecard(towrite) == PCD_NO_PICC) {
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f7fe fee6 	bl	8001310 <UL_writecard>
 8002544:	4603      	mov	r3, r0
 8002546:	2b01      	cmp	r3, #1
 8002548:	d118      	bne.n	800257c <write_card+0x58>
		OLED_PrintCent(4, "ERROR: Couldn't find", NORMAL);
 800254a:	2200      	movs	r2, #0
 800254c:	4921      	ldr	r1, [pc, #132]	; (80025d4 <write_card+0xb0>)
 800254e:	2004      	movs	r0, #4
 8002550:	f7ff f999 	bl	8001886 <OLED_PrintCent>
		OLED_PrintCent(6, "Card", NORMAL);
 8002554:	2200      	movs	r2, #0
 8002556:	4920      	ldr	r1, [pc, #128]	; (80025d8 <write_card+0xb4>)
 8002558:	2006      	movs	r0, #6
 800255a:	f7ff f994 	bl	8001886 <OLED_PrintCent>
		MFRC_ANTOFF();
 800255e:	f7fe fbf9 	bl	8000d54 <MFRC_ANTOFF>
		osDelay(2000);
 8002562:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002566:	f00a f844 	bl	800c5f2 <osDelay>
		vTaskResume(HomeHandle);
 800256a:	4b1c      	ldr	r3, [pc, #112]	; (80025dc <write_card+0xb8>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4618      	mov	r0, r3
 8002570:	f00b f95a 	bl	800d828 <vTaskResume>
		vTaskSuspend(NULL);
 8002574:	2000      	movs	r0, #0
 8002576:	f00b f8af 	bl	800d6d8 <vTaskSuspend>
		MFRC_ANTOFF();
		osDelay(1000);
		vTaskResume(HomeHandle);
		vTaskSuspend(NULL);
	}
}
 800257a:	e025      	b.n	80025c8 <write_card+0xa4>
		MFRC_HALTA(); //Deselect card
 800257c:	f7fe fcc6 	bl	8000f0c <MFRC_HALTA>
		OLED_PrintCent(4,"Verifying...", NORMAL);
 8002580:	2200      	movs	r2, #0
 8002582:	4917      	ldr	r1, [pc, #92]	; (80025e0 <write_card+0xbc>)
 8002584:	2004      	movs	r0, #4
 8002586:	f7ff f97e 	bl	8001886 <OLED_PrintCent>
		if (UL_verify(towrite) == PCD_OK) {
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f7fe ff4a 	bl	8001424 <UL_verify>
 8002590:	4603      	mov	r3, r0
 8002592:	2bcc      	cmp	r3, #204	; 0xcc
 8002594:	d105      	bne.n	80025a2 <write_card+0x7e>
			OLED_PrintCent(6, "Write verified :)", NORMAL);
 8002596:	2200      	movs	r2, #0
 8002598:	4912      	ldr	r1, [pc, #72]	; (80025e4 <write_card+0xc0>)
 800259a:	2006      	movs	r0, #6
 800259c:	f7ff f973 	bl	8001886 <OLED_PrintCent>
 80025a0:	e004      	b.n	80025ac <write_card+0x88>
			OLED_PrintCent(6, "COULDN'T VERIFY", NORMAL);
 80025a2:	2200      	movs	r2, #0
 80025a4:	4910      	ldr	r1, [pc, #64]	; (80025e8 <write_card+0xc4>)
 80025a6:	2006      	movs	r0, #6
 80025a8:	f7ff f96d 	bl	8001886 <OLED_PrintCent>
		MFRC_ANTOFF();
 80025ac:	f7fe fbd2 	bl	8000d54 <MFRC_ANTOFF>
		osDelay(1000);
 80025b0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80025b4:	f00a f81d 	bl	800c5f2 <osDelay>
		vTaskResume(HomeHandle);
 80025b8:	4b08      	ldr	r3, [pc, #32]	; (80025dc <write_card+0xb8>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4618      	mov	r0, r3
 80025be:	f00b f933 	bl	800d828 <vTaskResume>
		vTaskSuspend(NULL);
 80025c2:	2000      	movs	r0, #0
 80025c4:	f00b f888 	bl	800d6d8 <vTaskSuspend>
}
 80025c8:	bf00      	nop
 80025ca:	3708      	adds	r7, #8
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	08010700 	.word	0x08010700
 80025d4:	0801070c 	.word	0x0801070c
 80025d8:	08010724 	.word	0x08010724
 80025dc:	200008bc 	.word	0x200008bc
 80025e0:	0801072c 	.word	0x0801072c
 80025e4:	0801073c 	.word	0x0801073c
 80025e8:	08010750 	.word	0x08010750

080025ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025f0:	f001 fc2c 	bl	8003e4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025f4:	f000 f8c0 	bl	8002778 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025f8:	f000 fa88 	bl	8002b0c <MX_GPIO_Init>
  MX_I2C1_Init();
 80025fc:	f000 f926 	bl	800284c <MX_I2C1_Init>
  MX_SPI1_Init();
 8002600:	f000 f952 	bl	80028a8 <MX_SPI1_Init>
  MX_SPI2_Init();
 8002604:	f000 f988 	bl	8002918 <MX_SPI2_Init>
  MX_TIM2_Init();
 8002608:	f000 f9bc 	bl	8002984 <MX_TIM2_Init>
  MX_TIM3_Init();
 800260c:	f000 fa30 	bl	8002a70 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002610:	f009 ff12 	bl	800c438 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of UidtoFound */
  UidtoFoundHandle = osMessageQueueNew (1, sizeof(Card*), &UidtoFound_attributes);
 8002614:	4a35      	ldr	r2, [pc, #212]	; (80026ec <main+0x100>)
 8002616:	2104      	movs	r1, #4
 8002618:	2001      	movs	r0, #1
 800261a:	f00a f805 	bl	800c628 <osMessageQueueNew>
 800261e:	4603      	mov	r3, r0
 8002620:	4a33      	ldr	r2, [pc, #204]	; (80026f0 <main+0x104>)
 8002622:	6013      	str	r3, [r2, #0]

  /* creation of UserInput */
  UserInputHandle = osMessageQueueNew (1, sizeof(uint8_t), &UserInput_attributes);
 8002624:	4a33      	ldr	r2, [pc, #204]	; (80026f4 <main+0x108>)
 8002626:	2101      	movs	r1, #1
 8002628:	2001      	movs	r0, #1
 800262a:	f009 fffd 	bl	800c628 <osMessageQueueNew>
 800262e:	4603      	mov	r3, r0
 8002630:	4a31      	ldr	r2, [pc, #196]	; (80026f8 <main+0x10c>)
 8002632:	6013      	str	r3, [r2, #0]

  /* creation of FileEntry */
  FileEntryHandle = osMessageQueueNew (1, sizeof(uint16_t), &FileEntry_attributes);
 8002634:	4a31      	ldr	r2, [pc, #196]	; (80026fc <main+0x110>)
 8002636:	2102      	movs	r1, #2
 8002638:	2001      	movs	r0, #1
 800263a:	f009 fff5 	bl	800c628 <osMessageQueueNew>
 800263e:	4603      	mov	r3, r0
 8002640:	4a2f      	ldr	r2, [pc, #188]	; (8002700 <main+0x114>)
 8002642:	6013      	str	r3, [r2, #0]

  /* creation of KeyboardOut */
  KeyboardOutHandle = osMessageQueueNew (1, sizeof(char*), &KeyboardOut_attributes);
 8002644:	4a2f      	ldr	r2, [pc, #188]	; (8002704 <main+0x118>)
 8002646:	2104      	movs	r1, #4
 8002648:	2001      	movs	r0, #1
 800264a:	f009 ffed 	bl	800c628 <osMessageQueueNew>
 800264e:	4603      	mov	r3, r0
 8002650:	4a2d      	ldr	r2, [pc, #180]	; (8002708 <main+0x11c>)
 8002652:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of PERIPHINIT */
  PERIPHINITHandle = osThreadNew(Start_Init, NULL, &PERIPHINIT_attributes);
 8002654:	4a2d      	ldr	r2, [pc, #180]	; (800270c <main+0x120>)
 8002656:	2100      	movs	r1, #0
 8002658:	482d      	ldr	r0, [pc, #180]	; (8002710 <main+0x124>)
 800265a:	f009 ff37 	bl	800c4cc <osThreadNew>
 800265e:	4603      	mov	r3, r0
 8002660:	4a2c      	ldr	r2, [pc, #176]	; (8002714 <main+0x128>)
 8002662:	6013      	str	r3, [r2, #0]

  /* creation of ReadCard */
  ReadCardHandle = osThreadNew(StartReadCard, NULL, &ReadCard_attributes);
 8002664:	4a2c      	ldr	r2, [pc, #176]	; (8002718 <main+0x12c>)
 8002666:	2100      	movs	r1, #0
 8002668:	482c      	ldr	r0, [pc, #176]	; (800271c <main+0x130>)
 800266a:	f009 ff2f 	bl	800c4cc <osThreadNew>
 800266e:	4603      	mov	r3, r0
 8002670:	4a2b      	ldr	r2, [pc, #172]	; (8002720 <main+0x134>)
 8002672:	6013      	str	r3, [r2, #0]

  /* creation of WriteCard */
  WriteCardHandle = osThreadNew(StartWriteCard, NULL, &WriteCard_attributes);
 8002674:	4a2b      	ldr	r2, [pc, #172]	; (8002724 <main+0x138>)
 8002676:	2100      	movs	r1, #0
 8002678:	482b      	ldr	r0, [pc, #172]	; (8002728 <main+0x13c>)
 800267a:	f009 ff27 	bl	800c4cc <osThreadNew>
 800267e:	4603      	mov	r3, r0
 8002680:	4a2a      	ldr	r2, [pc, #168]	; (800272c <main+0x140>)
 8002682:	6013      	str	r3, [r2, #0]

  /* creation of Home */
  HomeHandle = osThreadNew(StartHome, NULL, &Home_attributes);
 8002684:	4a2a      	ldr	r2, [pc, #168]	; (8002730 <main+0x144>)
 8002686:	2100      	movs	r1, #0
 8002688:	482a      	ldr	r0, [pc, #168]	; (8002734 <main+0x148>)
 800268a:	f009 ff1f 	bl	800c4cc <osThreadNew>
 800268e:	4603      	mov	r3, r0
 8002690:	4a29      	ldr	r2, [pc, #164]	; (8002738 <main+0x14c>)
 8002692:	6013      	str	r3, [r2, #0]

  /* creation of CardFound */
  CardFoundHandle = osThreadNew(CardFoundStart, NULL, &CardFound_attributes);
 8002694:	4a29      	ldr	r2, [pc, #164]	; (800273c <main+0x150>)
 8002696:	2100      	movs	r1, #0
 8002698:	4829      	ldr	r0, [pc, #164]	; (8002740 <main+0x154>)
 800269a:	f009 ff17 	bl	800c4cc <osThreadNew>
 800269e:	4603      	mov	r3, r0
 80026a0:	4a28      	ldr	r2, [pc, #160]	; (8002744 <main+0x158>)
 80026a2:	6013      	str	r3, [r2, #0]

  /* creation of ShowFiles */
  ShowFilesHandle = osThreadNew(StartShowFiles, NULL, &ShowFiles_attributes);
 80026a4:	4a28      	ldr	r2, [pc, #160]	; (8002748 <main+0x15c>)
 80026a6:	2100      	movs	r1, #0
 80026a8:	4828      	ldr	r0, [pc, #160]	; (800274c <main+0x160>)
 80026aa:	f009 ff0f 	bl	800c4cc <osThreadNew>
 80026ae:	4603      	mov	r3, r0
 80026b0:	4a27      	ldr	r2, [pc, #156]	; (8002750 <main+0x164>)
 80026b2:	6013      	str	r3, [r2, #0]

  /* creation of ShowFileData */
  ShowFileDataHandle = osThreadNew(StartShowFileData, NULL, &ShowFileData_attributes);
 80026b4:	4a27      	ldr	r2, [pc, #156]	; (8002754 <main+0x168>)
 80026b6:	2100      	movs	r1, #0
 80026b8:	4827      	ldr	r0, [pc, #156]	; (8002758 <main+0x16c>)
 80026ba:	f009 ff07 	bl	800c4cc <osThreadNew>
 80026be:	4603      	mov	r3, r0
 80026c0:	4a26      	ldr	r2, [pc, #152]	; (800275c <main+0x170>)
 80026c2:	6013      	str	r3, [r2, #0]

  /* creation of Clone */
  CloneHandle = osThreadNew(StartClone, NULL, &Clone_attributes);
 80026c4:	4a26      	ldr	r2, [pc, #152]	; (8002760 <main+0x174>)
 80026c6:	2100      	movs	r1, #0
 80026c8:	4826      	ldr	r0, [pc, #152]	; (8002764 <main+0x178>)
 80026ca:	f009 feff 	bl	800c4cc <osThreadNew>
 80026ce:	4603      	mov	r3, r0
 80026d0:	4a25      	ldr	r2, [pc, #148]	; (8002768 <main+0x17c>)
 80026d2:	6013      	str	r3, [r2, #0]

  /* creation of Keyboard */
  KeyboardHandle = osThreadNew(StartKeyboard, NULL, &Keyboard_attributes);
 80026d4:	4a25      	ldr	r2, [pc, #148]	; (800276c <main+0x180>)
 80026d6:	2100      	movs	r1, #0
 80026d8:	4825      	ldr	r0, [pc, #148]	; (8002770 <main+0x184>)
 80026da:	f009 fef7 	bl	800c4cc <osThreadNew>
 80026de:	4603      	mov	r3, r0
 80026e0:	4a24      	ldr	r2, [pc, #144]	; (8002774 <main+0x188>)
 80026e2:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80026e4:	f009 fecc 	bl	800c480 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80026e8:	e7fe      	b.n	80026e8 <main+0xfc>
 80026ea:	bf00      	nop
 80026ec:	08010d44 	.word	0x08010d44
 80026f0:	200008d4 	.word	0x200008d4
 80026f4:	08010d5c 	.word	0x08010d5c
 80026f8:	200008d8 	.word	0x200008d8
 80026fc:	08010d74 	.word	0x08010d74
 8002700:	200008dc 	.word	0x200008dc
 8002704:	08010d8c 	.word	0x08010d8c
 8002708:	200008e0 	.word	0x200008e0
 800270c:	08010c00 	.word	0x08010c00
 8002710:	08002c05 	.word	0x08002c05
 8002714:	200008b0 	.word	0x200008b0
 8002718:	08010c24 	.word	0x08010c24
 800271c:	08002d59 	.word	0x08002d59
 8002720:	200008b4 	.word	0x200008b4
 8002724:	08010c48 	.word	0x08010c48
 8002728:	08002de9 	.word	0x08002de9
 800272c:	200008b8 	.word	0x200008b8
 8002730:	08010c6c 	.word	0x08010c6c
 8002734:	08002e89 	.word	0x08002e89
 8002738:	200008bc 	.word	0x200008bc
 800273c:	08010c90 	.word	0x08010c90
 8002740:	08002f5d 	.word	0x08002f5d
 8002744:	200008c0 	.word	0x200008c0
 8002748:	08010cb4 	.word	0x08010cb4
 800274c:	08003049 	.word	0x08003049
 8002750:	200008c4 	.word	0x200008c4
 8002754:	08010cd8 	.word	0x08010cd8
 8002758:	08003115 	.word	0x08003115
 800275c:	200008c8 	.word	0x200008c8
 8002760:	08010cfc 	.word	0x08010cfc
 8002764:	080031b9 	.word	0x080031b9
 8002768:	200008cc 	.word	0x200008cc
 800276c:	08010d20 	.word	0x08010d20
 8002770:	08003269 	.word	0x08003269
 8002774:	200008d0 	.word	0x200008d0

08002778 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b094      	sub	sp, #80	; 0x50
 800277c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800277e:	f107 0320 	add.w	r3, r7, #32
 8002782:	2230      	movs	r2, #48	; 0x30
 8002784:	2100      	movs	r1, #0
 8002786:	4618      	mov	r0, r3
 8002788:	f00d fa8a 	bl	800fca0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800278c:	f107 030c 	add.w	r3, r7, #12
 8002790:	2200      	movs	r2, #0
 8002792:	601a      	str	r2, [r3, #0]
 8002794:	605a      	str	r2, [r3, #4]
 8002796:	609a      	str	r2, [r3, #8]
 8002798:	60da      	str	r2, [r3, #12]
 800279a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800279c:	2300      	movs	r3, #0
 800279e:	60bb      	str	r3, [r7, #8]
 80027a0:	4b28      	ldr	r3, [pc, #160]	; (8002844 <SystemClock_Config+0xcc>)
 80027a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a4:	4a27      	ldr	r2, [pc, #156]	; (8002844 <SystemClock_Config+0xcc>)
 80027a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027aa:	6413      	str	r3, [r2, #64]	; 0x40
 80027ac:	4b25      	ldr	r3, [pc, #148]	; (8002844 <SystemClock_Config+0xcc>)
 80027ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027b4:	60bb      	str	r3, [r7, #8]
 80027b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80027b8:	2300      	movs	r3, #0
 80027ba:	607b      	str	r3, [r7, #4]
 80027bc:	4b22      	ldr	r3, [pc, #136]	; (8002848 <SystemClock_Config+0xd0>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80027c4:	4a20      	ldr	r2, [pc, #128]	; (8002848 <SystemClock_Config+0xd0>)
 80027c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80027ca:	6013      	str	r3, [r2, #0]
 80027cc:	4b1e      	ldr	r3, [pc, #120]	; (8002848 <SystemClock_Config+0xd0>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80027d4:	607b      	str	r3, [r7, #4]
 80027d6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80027d8:	2301      	movs	r3, #1
 80027da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80027dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80027e0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80027e2:	2302      	movs	r3, #2
 80027e4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80027e6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80027ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80027ec:	2308      	movs	r3, #8
 80027ee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80027f0:	23a8      	movs	r3, #168	; 0xa8
 80027f2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80027f4:	2304      	movs	r3, #4
 80027f6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80027f8:	2307      	movs	r3, #7
 80027fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80027fc:	f107 0320 	add.w	r3, r7, #32
 8002800:	4618      	mov	r0, r3
 8002802:	f004 f875 	bl	80068f0 <HAL_RCC_OscConfig>
 8002806:	4603      	mov	r3, r0
 8002808:	2b00      	cmp	r3, #0
 800280a:	d001      	beq.n	8002810 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800280c:	f000 fd70 	bl	80032f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002810:	230f      	movs	r3, #15
 8002812:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002814:	2302      	movs	r3, #2
 8002816:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002818:	2300      	movs	r3, #0
 800281a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800281c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002820:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002822:	2300      	movs	r3, #0
 8002824:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002826:	f107 030c 	add.w	r3, r7, #12
 800282a:	2102      	movs	r1, #2
 800282c:	4618      	mov	r0, r3
 800282e:	f004 fad7 	bl	8006de0 <HAL_RCC_ClockConfig>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d001      	beq.n	800283c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002838:	f000 fd5a 	bl	80032f0 <Error_Handler>
  }
}
 800283c:	bf00      	nop
 800283e:	3750      	adds	r7, #80	; 0x50
 8002840:	46bd      	mov	sp, r7
 8002842:	bd80      	pop	{r7, pc}
 8002844:	40023800 	.word	0x40023800
 8002848:	40007000 	.word	0x40007000

0800284c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002850:	4b12      	ldr	r3, [pc, #72]	; (800289c <MX_I2C1_Init+0x50>)
 8002852:	4a13      	ldr	r2, [pc, #76]	; (80028a0 <MX_I2C1_Init+0x54>)
 8002854:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002856:	4b11      	ldr	r3, [pc, #68]	; (800289c <MX_I2C1_Init+0x50>)
 8002858:	4a12      	ldr	r2, [pc, #72]	; (80028a4 <MX_I2C1_Init+0x58>)
 800285a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800285c:	4b0f      	ldr	r3, [pc, #60]	; (800289c <MX_I2C1_Init+0x50>)
 800285e:	2200      	movs	r2, #0
 8002860:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002862:	4b0e      	ldr	r3, [pc, #56]	; (800289c <MX_I2C1_Init+0x50>)
 8002864:	2200      	movs	r2, #0
 8002866:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002868:	4b0c      	ldr	r3, [pc, #48]	; (800289c <MX_I2C1_Init+0x50>)
 800286a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800286e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002870:	4b0a      	ldr	r3, [pc, #40]	; (800289c <MX_I2C1_Init+0x50>)
 8002872:	2200      	movs	r2, #0
 8002874:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002876:	4b09      	ldr	r3, [pc, #36]	; (800289c <MX_I2C1_Init+0x50>)
 8002878:	2200      	movs	r2, #0
 800287a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800287c:	4b07      	ldr	r3, [pc, #28]	; (800289c <MX_I2C1_Init+0x50>)
 800287e:	2200      	movs	r2, #0
 8002880:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002882:	4b06      	ldr	r3, [pc, #24]	; (800289c <MX_I2C1_Init+0x50>)
 8002884:	2200      	movs	r2, #0
 8002886:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002888:	4804      	ldr	r0, [pc, #16]	; (800289c <MX_I2C1_Init+0x50>)
 800288a:	f001 fdf5 	bl	8004478 <HAL_I2C_Init>
 800288e:	4603      	mov	r3, r0
 8002890:	2b00      	cmp	r3, #0
 8002892:	d001      	beq.n	8002898 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002894:	f000 fd2c 	bl	80032f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002898:	bf00      	nop
 800289a:	bd80      	pop	{r7, pc}
 800289c:	2000071c 	.word	0x2000071c
 80028a0:	40005400 	.word	0x40005400
 80028a4:	000186a0 	.word	0x000186a0

080028a8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80028ac:	4b18      	ldr	r3, [pc, #96]	; (8002910 <MX_SPI1_Init+0x68>)
 80028ae:	4a19      	ldr	r2, [pc, #100]	; (8002914 <MX_SPI1_Init+0x6c>)
 80028b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80028b2:	4b17      	ldr	r3, [pc, #92]	; (8002910 <MX_SPI1_Init+0x68>)
 80028b4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80028b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80028ba:	4b15      	ldr	r3, [pc, #84]	; (8002910 <MX_SPI1_Init+0x68>)
 80028bc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80028c0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80028c2:	4b13      	ldr	r3, [pc, #76]	; (8002910 <MX_SPI1_Init+0x68>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80028c8:	4b11      	ldr	r3, [pc, #68]	; (8002910 <MX_SPI1_Init+0x68>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80028ce:	4b10      	ldr	r3, [pc, #64]	; (8002910 <MX_SPI1_Init+0x68>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80028d4:	4b0e      	ldr	r3, [pc, #56]	; (8002910 <MX_SPI1_Init+0x68>)
 80028d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028da:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80028dc:	4b0c      	ldr	r3, [pc, #48]	; (8002910 <MX_SPI1_Init+0x68>)
 80028de:	2218      	movs	r2, #24
 80028e0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80028e2:	4b0b      	ldr	r3, [pc, #44]	; (8002910 <MX_SPI1_Init+0x68>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80028e8:	4b09      	ldr	r3, [pc, #36]	; (8002910 <MX_SPI1_Init+0x68>)
 80028ea:	2200      	movs	r2, #0
 80028ec:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80028ee:	4b08      	ldr	r3, [pc, #32]	; (8002910 <MX_SPI1_Init+0x68>)
 80028f0:	2200      	movs	r2, #0
 80028f2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80028f4:	4b06      	ldr	r3, [pc, #24]	; (8002910 <MX_SPI1_Init+0x68>)
 80028f6:	220a      	movs	r2, #10
 80028f8:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80028fa:	4805      	ldr	r0, [pc, #20]	; (8002910 <MX_SPI1_Init+0x68>)
 80028fc:	f004 fcac 	bl	8007258 <HAL_SPI_Init>
 8002900:	4603      	mov	r3, r0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d001      	beq.n	800290a <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8002906:	f000 fcf3 	bl	80032f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800290a:	bf00      	nop
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	20000770 	.word	0x20000770
 8002914:	40013000 	.word	0x40013000

08002918 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800291c:	4b17      	ldr	r3, [pc, #92]	; (800297c <MX_SPI2_Init+0x64>)
 800291e:	4a18      	ldr	r2, [pc, #96]	; (8002980 <MX_SPI2_Init+0x68>)
 8002920:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002922:	4b16      	ldr	r3, [pc, #88]	; (800297c <MX_SPI2_Init+0x64>)
 8002924:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002928:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800292a:	4b14      	ldr	r3, [pc, #80]	; (800297c <MX_SPI2_Init+0x64>)
 800292c:	2200      	movs	r2, #0
 800292e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002930:	4b12      	ldr	r3, [pc, #72]	; (800297c <MX_SPI2_Init+0x64>)
 8002932:	2200      	movs	r2, #0
 8002934:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002936:	4b11      	ldr	r3, [pc, #68]	; (800297c <MX_SPI2_Init+0x64>)
 8002938:	2200      	movs	r2, #0
 800293a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800293c:	4b0f      	ldr	r3, [pc, #60]	; (800297c <MX_SPI2_Init+0x64>)
 800293e:	2200      	movs	r2, #0
 8002940:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002942:	4b0e      	ldr	r3, [pc, #56]	; (800297c <MX_SPI2_Init+0x64>)
 8002944:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002948:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800294a:	4b0c      	ldr	r3, [pc, #48]	; (800297c <MX_SPI2_Init+0x64>)
 800294c:	2200      	movs	r2, #0
 800294e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002950:	4b0a      	ldr	r3, [pc, #40]	; (800297c <MX_SPI2_Init+0x64>)
 8002952:	2200      	movs	r2, #0
 8002954:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002956:	4b09      	ldr	r3, [pc, #36]	; (800297c <MX_SPI2_Init+0x64>)
 8002958:	2200      	movs	r2, #0
 800295a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800295c:	4b07      	ldr	r3, [pc, #28]	; (800297c <MX_SPI2_Init+0x64>)
 800295e:	2200      	movs	r2, #0
 8002960:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002962:	4b06      	ldr	r3, [pc, #24]	; (800297c <MX_SPI2_Init+0x64>)
 8002964:	220a      	movs	r2, #10
 8002966:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002968:	4804      	ldr	r0, [pc, #16]	; (800297c <MX_SPI2_Init+0x64>)
 800296a:	f004 fc75 	bl	8007258 <HAL_SPI_Init>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d001      	beq.n	8002978 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002974:	f000 fcbc 	bl	80032f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002978:	bf00      	nop
 800297a:	bd80      	pop	{r7, pc}
 800297c:	200007c8 	.word	0x200007c8
 8002980:	40003800 	.word	0x40003800

08002984 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b08e      	sub	sp, #56	; 0x38
 8002988:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800298a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800298e:	2200      	movs	r2, #0
 8002990:	601a      	str	r2, [r3, #0]
 8002992:	605a      	str	r2, [r3, #4]
 8002994:	609a      	str	r2, [r3, #8]
 8002996:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002998:	f107 0320 	add.w	r3, r7, #32
 800299c:	2200      	movs	r2, #0
 800299e:	601a      	str	r2, [r3, #0]
 80029a0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80029a2:	1d3b      	adds	r3, r7, #4
 80029a4:	2200      	movs	r2, #0
 80029a6:	601a      	str	r2, [r3, #0]
 80029a8:	605a      	str	r2, [r3, #4]
 80029aa:	609a      	str	r2, [r3, #8]
 80029ac:	60da      	str	r2, [r3, #12]
 80029ae:	611a      	str	r2, [r3, #16]
 80029b0:	615a      	str	r2, [r3, #20]
 80029b2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80029b4:	4b2d      	ldr	r3, [pc, #180]	; (8002a6c <MX_TIM2_Init+0xe8>)
 80029b6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80029ba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 420-1;
 80029bc:	4b2b      	ldr	r3, [pc, #172]	; (8002a6c <MX_TIM2_Init+0xe8>)
 80029be:	f240 12a3 	movw	r2, #419	; 0x1a3
 80029c2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029c4:	4b29      	ldr	r3, [pc, #164]	; (8002a6c <MX_TIM2_Init+0xe8>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50-1;
 80029ca:	4b28      	ldr	r3, [pc, #160]	; (8002a6c <MX_TIM2_Init+0xe8>)
 80029cc:	2231      	movs	r2, #49	; 0x31
 80029ce:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029d0:	4b26      	ldr	r3, [pc, #152]	; (8002a6c <MX_TIM2_Init+0xe8>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029d6:	4b25      	ldr	r3, [pc, #148]	; (8002a6c <MX_TIM2_Init+0xe8>)
 80029d8:	2200      	movs	r2, #0
 80029da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80029dc:	4823      	ldr	r0, [pc, #140]	; (8002a6c <MX_TIM2_Init+0xe8>)
 80029de:	f005 f86d 	bl	8007abc <HAL_TIM_Base_Init>
 80029e2:	4603      	mov	r3, r0
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d001      	beq.n	80029ec <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80029e8:	f000 fc82 	bl	80032f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029f0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80029f2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80029f6:	4619      	mov	r1, r3
 80029f8:	481c      	ldr	r0, [pc, #112]	; (8002a6c <MX_TIM2_Init+0xe8>)
 80029fa:	f005 fccb 	bl	8008394 <HAL_TIM_ConfigClockSource>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d001      	beq.n	8002a08 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002a04:	f000 fc74 	bl	80032f0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002a08:	4818      	ldr	r0, [pc, #96]	; (8002a6c <MX_TIM2_Init+0xe8>)
 8002a0a:	f005 f98b 	bl	8007d24 <HAL_TIM_PWM_Init>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d001      	beq.n	8002a18 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002a14:	f000 fc6c 	bl	80032f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002a20:	f107 0320 	add.w	r3, r7, #32
 8002a24:	4619      	mov	r1, r3
 8002a26:	4811      	ldr	r0, [pc, #68]	; (8002a6c <MX_TIM2_Init+0xe8>)
 8002a28:	f006 f870 	bl	8008b0c <HAL_TIMEx_MasterConfigSynchronization>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d001      	beq.n	8002a36 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002a32:	f000 fc5d 	bl	80032f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a36:	2360      	movs	r3, #96	; 0x60
 8002a38:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 25-1;
 8002a3a:	2318      	movs	r3, #24
 8002a3c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a42:	2300      	movs	r3, #0
 8002a44:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002a46:	1d3b      	adds	r3, r7, #4
 8002a48:	2208      	movs	r2, #8
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	4807      	ldr	r0, [pc, #28]	; (8002a6c <MX_TIM2_Init+0xe8>)
 8002a4e:	f005 fbdf 	bl	8008210 <HAL_TIM_PWM_ConfigChannel>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d001      	beq.n	8002a5c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8002a58:	f000 fc4a 	bl	80032f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002a5c:	4803      	ldr	r0, [pc, #12]	; (8002a6c <MX_TIM2_Init+0xe8>)
 8002a5e:	f001 f89d 	bl	8003b9c <HAL_TIM_MspPostInit>

}
 8002a62:	bf00      	nop
 8002a64:	3738      	adds	r7, #56	; 0x38
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	20000820 	.word	0x20000820

08002a70 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b086      	sub	sp, #24
 8002a74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a76:	f107 0308 	add.w	r3, r7, #8
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	601a      	str	r2, [r3, #0]
 8002a7e:	605a      	str	r2, [r3, #4]
 8002a80:	609a      	str	r2, [r3, #8]
 8002a82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a84:	463b      	mov	r3, r7
 8002a86:	2200      	movs	r2, #0
 8002a88:	601a      	str	r2, [r3, #0]
 8002a8a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002a8c:	4b1d      	ldr	r3, [pc, #116]	; (8002b04 <MX_TIM3_Init+0x94>)
 8002a8e:	4a1e      	ldr	r2, [pc, #120]	; (8002b08 <MX_TIM3_Init+0x98>)
 8002a90:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 42000-1;
 8002a92:	4b1c      	ldr	r3, [pc, #112]	; (8002b04 <MX_TIM3_Init+0x94>)
 8002a94:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8002a98:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a9a:	4b1a      	ldr	r3, [pc, #104]	; (8002b04 <MX_TIM3_Init+0x94>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 60000-1;
 8002aa0:	4b18      	ldr	r3, [pc, #96]	; (8002b04 <MX_TIM3_Init+0x94>)
 8002aa2:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8002aa6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002aa8:	4b16      	ldr	r3, [pc, #88]	; (8002b04 <MX_TIM3_Init+0x94>)
 8002aaa:	2200      	movs	r2, #0
 8002aac:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002aae:	4b15      	ldr	r3, [pc, #84]	; (8002b04 <MX_TIM3_Init+0x94>)
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002ab4:	4813      	ldr	r0, [pc, #76]	; (8002b04 <MX_TIM3_Init+0x94>)
 8002ab6:	f005 f801 	bl	8007abc <HAL_TIM_Base_Init>
 8002aba:	4603      	mov	r3, r0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d001      	beq.n	8002ac4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002ac0:	f000 fc16 	bl	80032f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ac4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ac8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002aca:	f107 0308 	add.w	r3, r7, #8
 8002ace:	4619      	mov	r1, r3
 8002ad0:	480c      	ldr	r0, [pc, #48]	; (8002b04 <MX_TIM3_Init+0x94>)
 8002ad2:	f005 fc5f 	bl	8008394 <HAL_TIM_ConfigClockSource>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d001      	beq.n	8002ae0 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002adc:	f000 fc08 	bl	80032f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002ae8:	463b      	mov	r3, r7
 8002aea:	4619      	mov	r1, r3
 8002aec:	4805      	ldr	r0, [pc, #20]	; (8002b04 <MX_TIM3_Init+0x94>)
 8002aee:	f006 f80d 	bl	8008b0c <HAL_TIMEx_MasterConfigSynchronization>
 8002af2:	4603      	mov	r3, r0
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d001      	beq.n	8002afc <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002af8:	f000 fbfa 	bl	80032f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002afc:	bf00      	nop
 8002afe:	3718      	adds	r7, #24
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	20000868 	.word	0x20000868
 8002b08:	40000400 	.word	0x40000400

08002b0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b088      	sub	sp, #32
 8002b10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b12:	f107 030c 	add.w	r3, r7, #12
 8002b16:	2200      	movs	r2, #0
 8002b18:	601a      	str	r2, [r3, #0]
 8002b1a:	605a      	str	r2, [r3, #4]
 8002b1c:	609a      	str	r2, [r3, #8]
 8002b1e:	60da      	str	r2, [r3, #12]
 8002b20:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002b22:	2300      	movs	r3, #0
 8002b24:	60bb      	str	r3, [r7, #8]
 8002b26:	4b34      	ldr	r3, [pc, #208]	; (8002bf8 <MX_GPIO_Init+0xec>)
 8002b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b2a:	4a33      	ldr	r2, [pc, #204]	; (8002bf8 <MX_GPIO_Init+0xec>)
 8002b2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b30:	6313      	str	r3, [r2, #48]	; 0x30
 8002b32:	4b31      	ldr	r3, [pc, #196]	; (8002bf8 <MX_GPIO_Init+0xec>)
 8002b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b3a:	60bb      	str	r3, [r7, #8]
 8002b3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b3e:	2300      	movs	r3, #0
 8002b40:	607b      	str	r3, [r7, #4]
 8002b42:	4b2d      	ldr	r3, [pc, #180]	; (8002bf8 <MX_GPIO_Init+0xec>)
 8002b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b46:	4a2c      	ldr	r2, [pc, #176]	; (8002bf8 <MX_GPIO_Init+0xec>)
 8002b48:	f043 0301 	orr.w	r3, r3, #1
 8002b4c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b4e:	4b2a      	ldr	r3, [pc, #168]	; (8002bf8 <MX_GPIO_Init+0xec>)
 8002b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b52:	f003 0301 	and.w	r3, r3, #1
 8002b56:	607b      	str	r3, [r7, #4]
 8002b58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	603b      	str	r3, [r7, #0]
 8002b5e:	4b26      	ldr	r3, [pc, #152]	; (8002bf8 <MX_GPIO_Init+0xec>)
 8002b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b62:	4a25      	ldr	r2, [pc, #148]	; (8002bf8 <MX_GPIO_Init+0xec>)
 8002b64:	f043 0302 	orr.w	r3, r3, #2
 8002b68:	6313      	str	r3, [r2, #48]	; 0x30
 8002b6a:	4b23      	ldr	r3, [pc, #140]	; (8002bf8 <MX_GPIO_Init+0xec>)
 8002b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b6e:	f003 0302 	and.w	r3, r3, #2
 8002b72:	603b      	str	r3, [r7, #0]
 8002b74:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OLED_RST_Pin|CS_OLED_Pin|CS_MEM_Pin, GPIO_PIN_RESET);
 8002b76:	2200      	movs	r2, #0
 8002b78:	f44f 718c 	mov.w	r1, #280	; 0x118
 8002b7c:	481f      	ldr	r0, [pc, #124]	; (8002bfc <MX_GPIO_Init+0xf0>)
 8002b7e:	f001 fc49 	bl	8004414 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|MFRC_NRST_Pin, GPIO_PIN_RESET);
 8002b82:	2200      	movs	r2, #0
 8002b84:	2122      	movs	r1, #34	; 0x22
 8002b86:	481e      	ldr	r0, [pc, #120]	; (8002c00 <MX_GPIO_Init+0xf4>)
 8002b88:	f001 fc44 	bl	8004414 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8002b8c:	2302      	movs	r3, #2
 8002b8e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002b90:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8002b94:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b96:	2300      	movs	r3, #0
 8002b98:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8002b9a:	f107 030c 	add.w	r3, r7, #12
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	4816      	ldr	r0, [pc, #88]	; (8002bfc <MX_GPIO_Init+0xf0>)
 8002ba2:	f001 fa9b 	bl	80040dc <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_RST_Pin CS_OLED_Pin CS_MEM_Pin */
  GPIO_InitStruct.Pin = OLED_RST_Pin|CS_OLED_Pin|CS_MEM_Pin;
 8002ba6:	f44f 738c 	mov.w	r3, #280	; 0x118
 8002baa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bac:	2301      	movs	r3, #1
 8002bae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bb8:	f107 030c 	add.w	r3, r7, #12
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	480f      	ldr	r0, [pc, #60]	; (8002bfc <MX_GPIO_Init+0xf0>)
 8002bc0:	f001 fa8c 	bl	80040dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 MFRC_NRST_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|MFRC_NRST_Pin;
 8002bc4:	2322      	movs	r3, #34	; 0x22
 8002bc6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bd4:	f107 030c 	add.w	r3, r7, #12
 8002bd8:	4619      	mov	r1, r3
 8002bda:	4809      	ldr	r0, [pc, #36]	; (8002c00 <MX_GPIO_Init+0xf4>)
 8002bdc:	f001 fa7e 	bl	80040dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8002be0:	2200      	movs	r2, #0
 8002be2:	2105      	movs	r1, #5
 8002be4:	2007      	movs	r0, #7
 8002be6:	f001 fa4f 	bl	8004088 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002bea:	2007      	movs	r0, #7
 8002bec:	f001 fa68 	bl	80040c0 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002bf0:	bf00      	nop
 8002bf2:	3720      	adds	r7, #32
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	40023800 	.word	0x40023800
 8002bfc:	40020000 	.word	0x40020000
 8002c00:	40020400 	.word	0x40020400

08002c04 <Start_Init>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Start_Init */
void Start_Init(void *argument)
{
 8002c04:	b5b0      	push	{r4, r5, r7, lr}
 8002c06:	b09c      	sub	sp, #112	; 0x70
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8002c0c:	f00c fb16 	bl	800f23c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	vTaskSuspend(ReadCardHandle);
 8002c10:	4b42      	ldr	r3, [pc, #264]	; (8002d1c <Start_Init+0x118>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4618      	mov	r0, r3
 8002c16:	f00a fd5f 	bl	800d6d8 <vTaskSuspend>
    vTaskSuspend(WriteCardHandle);
 8002c1a:	4b41      	ldr	r3, [pc, #260]	; (8002d20 <Start_Init+0x11c>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f00a fd5a 	bl	800d6d8 <vTaskSuspend>
    vTaskSuspend(HomeHandle);
 8002c24:	4b3f      	ldr	r3, [pc, #252]	; (8002d24 <Start_Init+0x120>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f00a fd55 	bl	800d6d8 <vTaskSuspend>
    vTaskSuspend(CardFoundHandle);
 8002c2e:	4b3e      	ldr	r3, [pc, #248]	; (8002d28 <Start_Init+0x124>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4618      	mov	r0, r3
 8002c34:	f00a fd50 	bl	800d6d8 <vTaskSuspend>
    vTaskSuspend(ShowFilesHandle);
 8002c38:	4b3c      	ldr	r3, [pc, #240]	; (8002d2c <Start_Init+0x128>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f00a fd4b 	bl	800d6d8 <vTaskSuspend>
    vTaskSuspend(ShowFileDataHandle);
 8002c42:	4b3b      	ldr	r3, [pc, #236]	; (8002d30 <Start_Init+0x12c>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4618      	mov	r0, r3
 8002c48:	f00a fd46 	bl	800d6d8 <vTaskSuspend>
    vTaskSuspend(CloneHandle);
 8002c4c:	4b39      	ldr	r3, [pc, #228]	; (8002d34 <Start_Init+0x130>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4618      	mov	r0, r3
 8002c52:	f00a fd41 	bl	800d6d8 <vTaskSuspend>
    vTaskSuspend(KeyboardHandle);
 8002c56:	4b38      	ldr	r3, [pc, #224]	; (8002d38 <Start_Init+0x134>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f00a fd3c 	bl	800d6d8 <vTaskSuspend>

    MFRC_INIT();
 8002c60:	f7fe f8c0 	bl	8000de4 <MFRC_INIT>
    MFRC_ANTOFF();
 8002c64:	f7fe f876 	bl	8000d54 <MFRC_ANTOFF>
    OLED_INIT();
 8002c68:	f7fe fcf0 	bl	800164c <OLED_INIT>
    OLED_Print(TC);
 8002c6c:	4833      	ldr	r0, [pc, #204]	; (8002d3c <Start_Init+0x138>)
 8002c6e:	f7fe fe2e 	bl	80018ce <OLED_Print>
    MEM_INIT();
 8002c72:	f7ff fa67 	bl	8002144 <MEM_INIT>
    memory_reset();
 8002c76:	f7ff fbe9 	bl	800244c <memory_reset>

    uint8_t fake_contents[64] = {0x04, 0x41, 0xBF, 0x72,
 8002c7a:	4b31      	ldr	r3, [pc, #196]	; (8002d40 <Start_Init+0x13c>)
 8002c7c:	f107 0408 	add.w	r4, r7, #8
 8002c80:	461d      	mov	r5, r3
 8002c82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002c84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002c86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002c88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002c8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002c8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002c8e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002c92:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    							0x00, 0x01, 0x00, 0x01,
    							0x00, 0x01, 0x00, 0x01,
    							0x00, 0x00, 0x00, 0x00,
    							0x00, 0x00, 0x00, 0x00,
    							0x00, 0x00, 0x00, 0x63};
    uint8_t uid[7] = {0x04, 0x41, 0xBF, 0x72, 0x1A, 0x06, 0x6C};
 8002c96:	4a2b      	ldr	r2, [pc, #172]	; (8002d44 <Start_Init+0x140>)
 8002c98:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002c9c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002ca0:	6018      	str	r0, [r3, #0]
 8002ca2:	3304      	adds	r3, #4
 8002ca4:	8019      	strh	r1, [r3, #0]
 8002ca6:	3302      	adds	r3, #2
 8002ca8:	0c0a      	lsrs	r2, r1, #16
 8002caa:	701a      	strb	r2, [r3, #0]

    Card fake_card = {
 8002cac:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002cb0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002cb2:	2307      	movs	r3, #7
 8002cb4:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
 8002cb8:	4b23      	ldr	r3, [pc, #140]	; (8002d48 <Start_Init+0x144>)
 8002cba:	657b      	str	r3, [r7, #84]	; 0x54
 8002cbc:	4b23      	ldr	r3, [pc, #140]	; (8002d4c <Start_Init+0x148>)
 8002cbe:	65bb      	str	r3, [r7, #88]	; 0x58
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
 8002cc6:	f107 0308 	add.w	r3, r7, #8
 8002cca:	663b      	str	r3, [r7, #96]	; 0x60
 8002ccc:	2340      	movs	r3, #64	; 0x40
 8002cce:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
    	.uidsize = 7,
		.name = "fake",
		.type = "MIFARE Ultralight",
		.read_protected = 0
    };
    enter_card(&fake_card, 0);
 8002cd2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002cd6:	2100      	movs	r1, #0
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f000 fb0e 	bl	80032fa <enter_card>
    while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) != 0);
 8002cde:	bf00      	nop
 8002ce0:	2102      	movs	r1, #2
 8002ce2:	481b      	ldr	r0, [pc, #108]	; (8002d50 <Start_Init+0x14c>)
 8002ce4:	f001 fb7e 	bl	80043e4 <HAL_GPIO_ReadPin>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d1f8      	bne.n	8002ce0 <Start_Init+0xdc>
    osDelay(10);
 8002cee:	200a      	movs	r0, #10
 8002cf0:	f009 fc7f 	bl	800c5f2 <osDelay>
    uint8_t clear = NO_PRESS;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
    xQueueSend(UserInputHandle, &clear, 0);
 8002cfa:	4b16      	ldr	r3, [pc, #88]	; (8002d54 <Start_Init+0x150>)
 8002cfc:	6818      	ldr	r0, [r3, #0]
 8002cfe:	f107 014b 	add.w	r1, r7, #75	; 0x4b
 8002d02:	2300      	movs	r3, #0
 8002d04:	2200      	movs	r2, #0
 8002d06:	f009 ff29 	bl	800cb5c <xQueueGenericSend>
    vTaskResume(HomeHandle);
 8002d0a:	4b06      	ldr	r3, [pc, #24]	; (8002d24 <Start_Init+0x120>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f00a fd8a 	bl	800d828 <vTaskResume>
    vTaskSuspend(NULL);
 8002d14:	2000      	movs	r0, #0
 8002d16:	f00a fcdf 	bl	800d6d8 <vTaskSuspend>
  {
 8002d1a:	e779      	b.n	8002c10 <Start_Init+0xc>
 8002d1c:	200008b4 	.word	0x200008b4
 8002d20:	200008b8 	.word	0x200008b8
 8002d24:	200008bc 	.word	0x200008bc
 8002d28:	200008c0 	.word	0x200008c0
 8002d2c:	200008c4 	.word	0x200008c4
 8002d30:	200008c8 	.word	0x200008c8
 8002d34:	200008cc 	.word	0x200008cc
 8002d38:	200008d0 	.word	0x200008d0
 8002d3c:	20000400 	.word	0x20000400
 8002d40:	0801077c 	.word	0x0801077c
 8002d44:	080107bc 	.word	0x080107bc
 8002d48:	08010760 	.word	0x08010760
 8002d4c:	08010768 	.word	0x08010768
 8002d50:	40020000 	.word	0x40020000
 8002d54:	200008d8 	.word	0x200008d8

08002d58 <StartReadCard>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadCard */
void StartReadCard(void *argument)
{
 8002d58:	b590      	push	{r4, r7, lr}
 8002d5a:	b085      	sub	sp, #20
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadCard */
	Card* read_card = malloc(sizeof(Card)); //Store our read card here
 8002d60:	201c      	movs	r0, #28
 8002d62:	f00c ff7f 	bl	800fc64 <malloc>
 8002d66:	4603      	mov	r3, r0
 8002d68:	60bb      	str	r3, [r7, #8]
	read_card->contents = malloc(UL_MEMSIZE * sizeof(uint8_t));
 8002d6a:	68bc      	ldr	r4, [r7, #8]
 8002d6c:	2040      	movs	r0, #64	; 0x40
 8002d6e:	f00c ff79 	bl	800fc64 <malloc>
 8002d72:	4603      	mov	r3, r0
 8002d74:	6163      	str	r3, [r4, #20]
	read_card->uid = malloc(UL_UIDSIZE * sizeof(uint8_t));
 8002d76:	68bc      	ldr	r4, [r7, #8]
 8002d78:	2007      	movs	r0, #7
 8002d7a:	f00c ff73 	bl	800fc64 <malloc>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	6023      	str	r3, [r4, #0]
	int ranonce = 0;
 8002d82:	2300      	movs	r3, #0
 8002d84:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  for(;;)
  {

	MFRC_ANTON();
 8002d86:	f7fd ffab 	bl	8000ce0 <MFRC_ANTON>
	if (ranonce == 0){
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d106      	bne.n	8002d9e <StartReadCard+0x46>
		OLED_SCREEN(&SCRN_ReadCard, NORMAL);
 8002d90:	2100      	movs	r1, #0
 8002d92:	4812      	ldr	r0, [pc, #72]	; (8002ddc <StartReadCard+0x84>)
 8002d94:	f7fe fe66 	bl	8001a64 <OLED_SCREEN>
		ranonce++;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	60fb      	str	r3, [r7, #12]
	}
	if(UL_readcard(read_card) == PCD_OK){
 8002d9e:	68bb      	ldr	r3, [r7, #8]
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7fe fa7f 	bl	80012a4 <UL_readcard>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2bcc      	cmp	r3, #204	; 0xcc
 8002daa:	d1ec      	bne.n	8002d86 <StartReadCard+0x2e>
			BUZZ();
 8002dac:	f7ff fba8 	bl	8002500 <BUZZ>
			MFRC_ANTOFF();
 8002db0:	f7fd ffd0 	bl	8000d54 <MFRC_ANTOFF>
			xQueueSend(UidtoFoundHandle,&read_card,0);
 8002db4:	4b0a      	ldr	r3, [pc, #40]	; (8002de0 <StartReadCard+0x88>)
 8002db6:	6818      	ldr	r0, [r3, #0]
 8002db8:	f107 0108 	add.w	r1, r7, #8
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f009 fecc 	bl	800cb5c <xQueueGenericSend>
			vTaskResume(CardFoundHandle);
 8002dc4:	4b07      	ldr	r3, [pc, #28]	; (8002de4 <StartReadCard+0x8c>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f00a fd2d 	bl	800d828 <vTaskResume>
			ranonce = 0;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	60fb      	str	r3, [r7, #12]
			vTaskSuspend(NULL);
 8002dd2:	2000      	movs	r0, #0
 8002dd4:	f00a fc80 	bl	800d6d8 <vTaskSuspend>
	MFRC_ANTON();
 8002dd8:	e7d5      	b.n	8002d86 <StartReadCard+0x2e>
 8002dda:	bf00      	nop
 8002ddc:	08010ea4 	.word	0x08010ea4
 8002de0:	200008d4 	.word	0x200008d4
 8002de4:	200008c0 	.word	0x200008c0

08002de8 <StartWriteCard>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartWriteCard */
void StartWriteCard(void *argument)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b088      	sub	sp, #32
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartWriteCard */
	uint8_t file_select_count = 0;
 8002df0:	2300      	movs	r3, #0
 8002df2:	75fb      	strb	r3, [r7, #23]
	int ranonce = 0;
 8002df4:	2300      	movs	r3, #0
 8002df6:	61fb      	str	r3, [r7, #28]
	Button_StateTypeDef button_state;
	Card* towrite = NULL;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	61bb      	str	r3, [r7, #24]
  /* Infinite loop */
  for(;;)
  {
	  if (ranonce == 0){
 8002dfc:	69fb      	ldr	r3, [r7, #28]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d106      	bne.n	8002e10 <StartWriteCard+0x28>
	  	OLED_SCREEN(&SCRN_WriteCard, NORMAL);
 8002e02:	2100      	movs	r1, #0
 8002e04:	481e      	ldr	r0, [pc, #120]	; (8002e80 <StartWriteCard+0x98>)
 8002e06:	f7fe fe2d 	bl	8001a64 <OLED_SCREEN>
	  	ranonce++;
 8002e0a:	69fb      	ldr	r3, [r7, #28]
 8002e0c:	3301      	adds	r3, #1
 8002e0e:	61fb      	str	r3, [r7, #28]

	  }

	  if (xQueueReceive(UserInputHandle, &button_state, 0) == pdTRUE) {
 8002e10:	4b1c      	ldr	r3, [pc, #112]	; (8002e84 <StartWriteCard+0x9c>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f107 010f 	add.w	r1, r7, #15
 8002e18:	2200      	movs	r2, #0
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f00a f838 	bl	800ce90 <xQueueReceive>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b01      	cmp	r3, #1
 8002e24:	d1ea      	bne.n	8002dfc <StartWriteCard+0x14>
		  if (button_state == SHORT_PRESS) {
 8002e26:	7bfb      	ldrb	r3, [r7, #15]
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d11c      	bne.n	8002e66 <StartWriteCard+0x7e>
			  if (entry_present(file_select_count) == RFS_OK) {
 8002e2c:	7dfb      	ldrb	r3, [r7, #23]
 8002e2e:	b29b      	uxth	r3, r3
 8002e30:	4618      	mov	r0, r3
 8002e32:	f000 fce6 	bl	8003802 <entry_present>
 8002e36:	4603      	mov	r3, r0
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d1df      	bne.n	8002dfc <StartWriteCard+0x14>
				  towrite = read_card_entry(file_select_count);
 8002e3c:	7dfb      	ldrb	r3, [r7, #23]
 8002e3e:	b29b      	uxth	r3, r3
 8002e40:	4618      	mov	r0, r3
 8002e42:	f000 fb0e 	bl	8003462 <read_card_entry>
 8002e46:	61b8      	str	r0, [r7, #24]
				  char* file_name = get_file_name(file_select_count);
 8002e48:	7dfb      	ldrb	r3, [r7, #23]
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f000 fcf5 	bl	800383c <get_file_name>
 8002e52:	6138      	str	r0, [r7, #16]
				  OLED_SCRNREF(&SCRN_WriteCard, WRITE_SRC_LOC, file_name);
 8002e54:	693a      	ldr	r2, [r7, #16]
 8002e56:	2102      	movs	r1, #2
 8002e58:	4809      	ldr	r0, [pc, #36]	; (8002e80 <StartWriteCard+0x98>)
 8002e5a:	f7fe fe3c 	bl	8001ad6 <OLED_SCRNREF>
				  free(file_name);
 8002e5e:	6938      	ldr	r0, [r7, #16]
 8002e60:	f00c ff08 	bl	800fc74 <free>
 8002e64:	e7ca      	b.n	8002dfc <StartWriteCard+0x14>
			  }

		  } else if ((button_state == LONG_PRESS) && (towrite != NULL)) {
 8002e66:	7bfb      	ldrb	r3, [r7, #15]
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d1c7      	bne.n	8002dfc <StartWriteCard+0x14>
 8002e6c:	69bb      	ldr	r3, [r7, #24]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d0c4      	beq.n	8002dfc <StartWriteCard+0x14>
			  	ranonce= 0;
 8002e72:	2300      	movs	r3, #0
 8002e74:	61fb      	str	r3, [r7, #28]
			  	write_card(towrite);
 8002e76:	69b8      	ldr	r0, [r7, #24]
 8002e78:	f7ff fb54 	bl	8002524 <write_card>
	  if (ranonce == 0){
 8002e7c:	e7be      	b.n	8002dfc <StartWriteCard+0x14>
 8002e7e:	bf00      	nop
 8002e80:	08010ecc 	.word	0x08010ecc
 8002e84:	200008d8 	.word	0x200008d8

08002e88 <StartHome>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartHome */
void StartHome(void *argument)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b084      	sub	sp, #16
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartHome */
	uint8_t select_index = 0;
 8002e90:	2300      	movs	r3, #0
 8002e92:	72fb      	strb	r3, [r7, #11]
	int ranonce = 0;
 8002e94:	2300      	movs	r3, #0
 8002e96:	60fb      	str	r3, [r7, #12]
	Button_StateTypeDef button_state;
  /* Infinite loop */
  for(;;)
  {
	  if (ranonce == 0) {
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d10c      	bne.n	8002eb8 <StartHome+0x30>
		  OLED_SCREEN(&SCRN_Home, NORMAL);
 8002e9e:	2100      	movs	r1, #0
 8002ea0:	4828      	ldr	r0, [pc, #160]	; (8002f44 <StartHome+0xbc>)
 8002ea2:	f7fe fddf 	bl	8001a64 <OLED_SCREEN>
		  OLED_SELECT(&SCRN_Home, select_index, OLED_RESTORE);
 8002ea6:	7afb      	ldrb	r3, [r7, #11]
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	4619      	mov	r1, r3
 8002eac:	4825      	ldr	r0, [pc, #148]	; (8002f44 <StartHome+0xbc>)
 8002eae:	f7fe fe43 	bl	8001b38 <OLED_SELECT>
		  ranonce++;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	3301      	adds	r3, #1
 8002eb6:	60fb      	str	r3, [r7, #12]
	  }

	  if (xQueueReceive(UserInputHandle, &button_state, 0) == pdTRUE) {
 8002eb8:	4b23      	ldr	r3, [pc, #140]	; (8002f48 <StartHome+0xc0>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f107 010a 	add.w	r1, r7, #10
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f009 ffe4 	bl	800ce90 <xQueueReceive>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d1e4      	bne.n	8002e98 <StartHome+0x10>
		  if (button_state == SHORT_PRESS) {
 8002ece:	7abb      	ldrb	r3, [r7, #10]
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d107      	bne.n	8002ee4 <StartHome+0x5c>
			  oled_move_selection(&SCRN_Home, &select_index, OLED_RESTORE);
 8002ed4:	f107 030b 	add.w	r3, r7, #11
 8002ed8:	2201      	movs	r2, #1
 8002eda:	4619      	mov	r1, r3
 8002edc:	4819      	ldr	r0, [pc, #100]	; (8002f44 <StartHome+0xbc>)
 8002ede:	f7fe fffd 	bl	8001edc <oled_move_selection>
 8002ee2:	e7d9      	b.n	8002e98 <StartHome+0x10>
		  } else if (button_state == LONG_PRESS) {
 8002ee4:	7abb      	ldrb	r3, [r7, #10]
 8002ee6:	2b01      	cmp	r3, #1
 8002ee8:	d1d6      	bne.n	8002e98 <StartHome+0x10>
			  switch(select_index) {
 8002eea:	7afb      	ldrb	r3, [r7, #11]
 8002eec:	2b03      	cmp	r3, #3
 8002eee:	d823      	bhi.n	8002f38 <StartHome+0xb0>
 8002ef0:	a201      	add	r2, pc, #4	; (adr r2, 8002ef8 <StartHome+0x70>)
 8002ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ef6:	bf00      	nop
 8002ef8:	08002f09 	.word	0x08002f09
 8002efc:	08002f15 	.word	0x08002f15
 8002f00:	08002f21 	.word	0x08002f21
 8002f04:	08002f2d 	.word	0x08002f2d
			  	  case 0:
			  		  vTaskResume(ReadCardHandle);
 8002f08:	4b10      	ldr	r3, [pc, #64]	; (8002f4c <StartHome+0xc4>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f00a fc8b 	bl	800d828 <vTaskResume>
			  		  break;
 8002f12:	e011      	b.n	8002f38 <StartHome+0xb0>
			  	  case 1:
			  		  vTaskResume(WriteCardHandle);
 8002f14:	4b0e      	ldr	r3, [pc, #56]	; (8002f50 <StartHome+0xc8>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f00a fc85 	bl	800d828 <vTaskResume>
			  		  break;
 8002f1e:	e00b      	b.n	8002f38 <StartHome+0xb0>
			  	  case 2:
			  		  vTaskResume(ShowFilesHandle);
 8002f20:	4b0c      	ldr	r3, [pc, #48]	; (8002f54 <StartHome+0xcc>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4618      	mov	r0, r3
 8002f26:	f00a fc7f 	bl	800d828 <vTaskResume>
			  		  break;
 8002f2a:	e005      	b.n	8002f38 <StartHome+0xb0>
			  	  case 3:
			  		  vTaskResume(CloneHandle);
 8002f2c:	4b0a      	ldr	r3, [pc, #40]	; (8002f58 <StartHome+0xd0>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4618      	mov	r0, r3
 8002f32:	f00a fc79 	bl	800d828 <vTaskResume>
			  		  break;
 8002f36:	bf00      	nop
			  }
			  ranonce = 0;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	60fb      	str	r3, [r7, #12]
			  vTaskSuspend(NULL);
 8002f3c:	2000      	movs	r0, #0
 8002f3e:	f00a fbcb 	bl	800d6d8 <vTaskSuspend>
	  if (ranonce == 0) {
 8002f42:	e7a9      	b.n	8002e98 <StartHome+0x10>
 8002f44:	08010e90 	.word	0x08010e90
 8002f48:	200008d8 	.word	0x200008d8
 8002f4c:	200008b4 	.word	0x200008b4
 8002f50:	200008b8 	.word	0x200008b8
 8002f54:	200008c4 	.word	0x200008c4
 8002f58:	200008cc 	.word	0x200008cc

08002f5c <CardFoundStart>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_CardFoundStart */
void CardFoundStart(void *argument)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b086      	sub	sp, #24
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CardFoundStart */
	uint8_t select_index = 0;
 8002f64:	2300      	movs	r3, #0
 8002f66:	73fb      	strb	r3, [r7, #15]
	int ranonce = 0;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	617b      	str	r3, [r7, #20]
	Card* read_card;
  /* Infinite loop */
  for(;;)
  {

	if (ranonce == 0) {
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d130      	bne.n	8002fd4 <CardFoundStart+0x78>
		while(xQueueReceive(UidtoFoundHandle, &read_card, 0) != pdTRUE);
 8002f72:	bf00      	nop
 8002f74:	4b2f      	ldr	r3, [pc, #188]	; (8003034 <CardFoundStart+0xd8>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f107 0108 	add.w	r1, r7, #8
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f009 ff86 	bl	800ce90 <xQueueReceive>
 8002f84:	4603      	mov	r3, r0
 8002f86:	2b01      	cmp	r3, #1
 8002f88:	d1f4      	bne.n	8002f74 <CardFoundStart+0x18>
		char* uid_str = uid_tostring(read_card->uid, read_card->uidsize);
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	681a      	ldr	r2, [r3, #0]
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	791b      	ldrb	r3, [r3, #4]
 8002f92:	4619      	mov	r1, r3
 8002f94:	4610      	mov	r0, r2
 8002f96:	f7fe f9fb 	bl	8001390 <uid_tostring>
 8002f9a:	6138      	str	r0, [r7, #16]
		OLED_SCREEN(&SCRN_CardFound, NORMAL);
 8002f9c:	2100      	movs	r1, #0
 8002f9e:	4826      	ldr	r0, [pc, #152]	; (8003038 <CardFoundStart+0xdc>)
 8002fa0:	f7fe fd60 	bl	8001a64 <OLED_SCREEN>
		OLED_SCRNREF(&SCRN_CardFound, FOUND_UID_LOC, uid_str);
 8002fa4:	693a      	ldr	r2, [r7, #16]
 8002fa6:	2101      	movs	r1, #1
 8002fa8:	4823      	ldr	r0, [pc, #140]	; (8003038 <CardFoundStart+0xdc>)
 8002faa:	f7fe fd94 	bl	8001ad6 <OLED_SCRNREF>
		OLED_SCRNREF(&SCRN_CardFound, FOUND_CARDTYPE_LOC, read_card->type);
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	68db      	ldr	r3, [r3, #12]
 8002fb2:	461a      	mov	r2, r3
 8002fb4:	2102      	movs	r1, #2
 8002fb6:	4820      	ldr	r0, [pc, #128]	; (8003038 <CardFoundStart+0xdc>)
 8002fb8:	f7fe fd8d 	bl	8001ad6 <OLED_SCRNREF>
		OLED_SELECT(&SCRN_CardFound, select_index, OLED_NORESTORE);
 8002fbc:	7bfb      	ldrb	r3, [r7, #15]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	481d      	ldr	r0, [pc, #116]	; (8003038 <CardFoundStart+0xdc>)
 8002fc4:	f7fe fdb8 	bl	8001b38 <OLED_SELECT>
		ranonce++;
 8002fc8:	697b      	ldr	r3, [r7, #20]
 8002fca:	3301      	adds	r3, #1
 8002fcc:	617b      	str	r3, [r7, #20]
		free(uid_str);
 8002fce:	6938      	ldr	r0, [r7, #16]
 8002fd0:	f00c fe50 	bl	800fc74 <free>
	}

 	if (xQueueReceive(UserInputHandle, &button_state, 0) == pdTRUE) {
 8002fd4:	4b19      	ldr	r3, [pc, #100]	; (800303c <CardFoundStart+0xe0>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f107 010e 	add.w	r1, r7, #14
 8002fdc:	2200      	movs	r2, #0
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f009 ff56 	bl	800ce90 <xQueueReceive>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d1c0      	bne.n	8002f6c <CardFoundStart+0x10>
 		if (button_state == SHORT_PRESS) {
 8002fea:	7bbb      	ldrb	r3, [r7, #14]
 8002fec:	2b02      	cmp	r3, #2
 8002fee:	d107      	bne.n	8003000 <CardFoundStart+0xa4>
 			oled_move_selection(&SCRN_CardFound, &select_index, OLED_NORESTORE);
 8002ff0:	f107 030f 	add.w	r3, r7, #15
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	4619      	mov	r1, r3
 8002ff8:	480f      	ldr	r0, [pc, #60]	; (8003038 <CardFoundStart+0xdc>)
 8002ffa:	f7fe ff6f 	bl	8001edc <oled_move_selection>
 8002ffe:	e7b5      	b.n	8002f6c <CardFoundStart+0x10>
 		} else if (button_state == LONG_PRESS) {
 8003000:	7bbb      	ldrb	r3, [r7, #14]
 8003002:	2b01      	cmp	r3, #1
 8003004:	d1b2      	bne.n	8002f6c <CardFoundStart+0x10>
 			if (select_index == 0) {
 8003006:	7bfb      	ldrb	r3, [r7, #15]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d107      	bne.n	800301c <CardFoundStart+0xc0>
 				//enter_card(read_card, mem_find_free_block());
 				vTaskResume(KeyboardHandle);
 800300c:	4b0c      	ldr	r3, [pc, #48]	; (8003040 <CardFoundStart+0xe4>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4618      	mov	r0, r3
 8003012:	f00a fc09 	bl	800d828 <vTaskResume>

 				//while(xQueueReceive(KeyboardOutHandle, &name, 0) != pdTRUE);
 				vTaskSuspend(NULL);
 8003016:	2000      	movs	r0, #0
 8003018:	f00a fb5e 	bl	800d6d8 <vTaskSuspend>
 			 }
 			vTaskResume(HomeHandle);
 800301c:	4b09      	ldr	r3, [pc, #36]	; (8003044 <CardFoundStart+0xe8>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4618      	mov	r0, r3
 8003022:	f00a fc01 	bl	800d828 <vTaskResume>
 			ranonce = 0;
 8003026:	2300      	movs	r3, #0
 8003028:	617b      	str	r3, [r7, #20]
 			vTaskSuspend(NULL);
 800302a:	2000      	movs	r0, #0
 800302c:	f00a fb54 	bl	800d6d8 <vTaskSuspend>
	if (ranonce == 0) {
 8003030:	e79c      	b.n	8002f6c <CardFoundStart+0x10>
 8003032:	bf00      	nop
 8003034:	200008d4 	.word	0x200008d4
 8003038:	08010eb8 	.word	0x08010eb8
 800303c:	200008d8 	.word	0x200008d8
 8003040:	200008d0 	.word	0x200008d0
 8003044:	200008bc 	.word	0x200008bc

08003048 <StartShowFiles>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartShowFiles */
void StartShowFiles(void *argument)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartShowFiles */
	uint8_t select_index = 0;
 8003050:	2300      	movs	r3, #0
 8003052:	72fb      	strb	r3, [r7, #11]
	int ranonce = 0;
 8003054:	2300      	movs	r3, #0
 8003056:	60fb      	str	r3, [r7, #12]
	Button_StateTypeDef button_state;
	/* Infinite loop */
  for(;;)
  {

	  if (ranonce == 0) {
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d110      	bne.n	8003080 <StartShowFiles+0x38>
		  OLED_SCREEN(&SCRN_ShowFiles, NORMAL);
 800305e:	2100      	movs	r1, #0
 8003060:	4827      	ldr	r0, [pc, #156]	; (8003100 <StartShowFiles+0xb8>)
 8003062:	f7fe fcff 	bl	8001a64 <OLED_SCREEN>
		  OLED_SELECT(&SCRN_ShowFiles, select_index, OLED_RESTORE);
 8003066:	7afb      	ldrb	r3, [r7, #11]
 8003068:	2201      	movs	r2, #1
 800306a:	4619      	mov	r1, r3
 800306c:	4824      	ldr	r0, [pc, #144]	; (8003100 <StartShowFiles+0xb8>)
 800306e:	f7fe fd63 	bl	8001b38 <OLED_SELECT>
		  OLED_display_files(&SCRN_ShowFiles, 0);
 8003072:	2100      	movs	r1, #0
 8003074:	4822      	ldr	r0, [pc, #136]	; (8003100 <StartShowFiles+0xb8>)
 8003076:	f7fe fe3b 	bl	8001cf0 <OLED_display_files>
		  ranonce++;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	3301      	adds	r3, #1
 800307e:	60fb      	str	r3, [r7, #12]
	  }

	  if (xQueueReceive(UserInputHandle, &button_state, 0) == pdTRUE) {
 8003080:	4b20      	ldr	r3, [pc, #128]	; (8003104 <StartShowFiles+0xbc>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f107 010a 	add.w	r1, r7, #10
 8003088:	2200      	movs	r2, #0
 800308a:	4618      	mov	r0, r3
 800308c:	f009 ff00 	bl	800ce90 <xQueueReceive>
 8003090:	4603      	mov	r3, r0
 8003092:	2b01      	cmp	r3, #1
 8003094:	d1e0      	bne.n	8003058 <StartShowFiles+0x10>
		  if (button_state == SHORT_PRESS) {
 8003096:	7abb      	ldrb	r3, [r7, #10]
 8003098:	2b02      	cmp	r3, #2
 800309a:	d107      	bne.n	80030ac <StartShowFiles+0x64>

			  oled_move_selection(&SCRN_ShowFiles, &select_index, OLED_RESTORE);
 800309c:	f107 030b 	add.w	r3, r7, #11
 80030a0:	2201      	movs	r2, #1
 80030a2:	4619      	mov	r1, r3
 80030a4:	4816      	ldr	r0, [pc, #88]	; (8003100 <StartShowFiles+0xb8>)
 80030a6:	f7fe ff19 	bl	8001edc <oled_move_selection>
 80030aa:	e7d5      	b.n	8003058 <StartShowFiles+0x10>

		  } else if (button_state == LONG_PRESS) {
 80030ac:	7abb      	ldrb	r3, [r7, #10]
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d1d2      	bne.n	8003058 <StartShowFiles+0x10>

			  if (select_index == SHOWFILES_EXIT_LOC) {
 80030b2:	7afb      	ldrb	r3, [r7, #11]
 80030b4:	2b03      	cmp	r3, #3
 80030b6:	d105      	bne.n	80030c4 <StartShowFiles+0x7c>
				  vTaskResume(HomeHandle);
 80030b8:	4b13      	ldr	r3, [pc, #76]	; (8003108 <StartShowFiles+0xc0>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4618      	mov	r0, r3
 80030be:	f00a fbb3 	bl	800d828 <vTaskResume>
 80030c2:	e017      	b.n	80030f4 <StartShowFiles+0xac>

			  } else if ((entry_present(select_index) == RFS_OK)) {
 80030c4:	7afb      	ldrb	r3, [r7, #11]
 80030c6:	b29b      	uxth	r3, r3
 80030c8:	4618      	mov	r0, r3
 80030ca:	f000 fb9a 	bl	8003802 <entry_present>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d10f      	bne.n	80030f4 <StartShowFiles+0xac>
				  uint16_t entry = select_index;
 80030d4:	7afb      	ldrb	r3, [r7, #11]
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	813b      	strh	r3, [r7, #8]
				  xQueueSend(FileEntryHandle, &entry, 0);
 80030da:	4b0c      	ldr	r3, [pc, #48]	; (800310c <StartShowFiles+0xc4>)
 80030dc:	6818      	ldr	r0, [r3, #0]
 80030de:	f107 0108 	add.w	r1, r7, #8
 80030e2:	2300      	movs	r3, #0
 80030e4:	2200      	movs	r2, #0
 80030e6:	f009 fd39 	bl	800cb5c <xQueueGenericSend>
				  vTaskResume(ShowFileDataHandle);
 80030ea:	4b09      	ldr	r3, [pc, #36]	; (8003110 <StartShowFiles+0xc8>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4618      	mov	r0, r3
 80030f0:	f00a fb9a 	bl	800d828 <vTaskResume>

			  }
			  ranonce = 0;
 80030f4:	2300      	movs	r3, #0
 80030f6:	60fb      	str	r3, [r7, #12]
			  vTaskSuspend(NULL);
 80030f8:	2000      	movs	r0, #0
 80030fa:	f00a faed 	bl	800d6d8 <vTaskSuspend>
	  if (ranonce == 0) {
 80030fe:	e7ab      	b.n	8003058 <StartShowFiles+0x10>
 8003100:	08010ee0 	.word	0x08010ee0
 8003104:	200008d8 	.word	0x200008d8
 8003108:	200008bc 	.word	0x200008bc
 800310c:	200008dc 	.word	0x200008dc
 8003110:	200008c8 	.word	0x200008c8

08003114 <StartShowFileData>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartShowFileData */
void StartShowFileData(void *argument)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b084      	sub	sp, #16
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartShowFileData */
	uint8_t select_index = 0;
 800311c:	2300      	movs	r3, #0
 800311e:	72fb      	strb	r3, [r7, #11]
	int ranonce = 0;
 8003120:	2300      	movs	r3, #0
 8003122:	60fb      	str	r3, [r7, #12]
	uint16_t entry_to_show;
  /* Infinite loop */
  for(;;)
  {

    if (ranonce == 0) {
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d112      	bne.n	8003150 <StartShowFileData+0x3c>
    	while(xQueueReceive(FileEntryHandle, &entry_to_show, 0) != pdTRUE);
 800312a:	bf00      	nop
 800312c:	4b1e      	ldr	r3, [pc, #120]	; (80031a8 <StartShowFileData+0x94>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f107 0108 	add.w	r1, r7, #8
 8003134:	2200      	movs	r2, #0
 8003136:	4618      	mov	r0, r3
 8003138:	f009 feaa 	bl	800ce90 <xQueueReceive>
 800313c:	4603      	mov	r3, r0
 800313e:	2b01      	cmp	r3, #1
 8003140:	d1f4      	bne.n	800312c <StartShowFileData+0x18>
    	oled_show_file(entry_to_show);
 8003142:	893b      	ldrh	r3, [r7, #8]
 8003144:	4618      	mov	r0, r3
 8003146:	f7fe fe89 	bl	8001e5c <oled_show_file>
    	ranonce++;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	3301      	adds	r3, #1
 800314e:	60fb      	str	r3, [r7, #12]
    }

    if (xQueueReceive(UserInputHandle, &button_state, 0) == pdTRUE) {
 8003150:	4b16      	ldr	r3, [pc, #88]	; (80031ac <StartShowFileData+0x98>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f107 010a 	add.w	r1, r7, #10
 8003158:	2200      	movs	r2, #0
 800315a:	4618      	mov	r0, r3
 800315c:	f009 fe98 	bl	800ce90 <xQueueReceive>
 8003160:	4603      	mov	r3, r0
 8003162:	2b01      	cmp	r3, #1
 8003164:	d1de      	bne.n	8003124 <StartShowFileData+0x10>
    	if (button_state == SHORT_PRESS) {
 8003166:	7abb      	ldrb	r3, [r7, #10]
 8003168:	2b02      	cmp	r3, #2
 800316a:	d107      	bne.n	800317c <StartShowFileData+0x68>
    		oled_move_selection(&SCRN_FileData, &select_index, OLED_NORESTORE);
 800316c:	f107 030b 	add.w	r3, r7, #11
 8003170:	2200      	movs	r2, #0
 8003172:	4619      	mov	r1, r3
 8003174:	480e      	ldr	r0, [pc, #56]	; (80031b0 <StartShowFileData+0x9c>)
 8003176:	f7fe feb1 	bl	8001edc <oled_move_selection>
 800317a:	e7d3      	b.n	8003124 <StartShowFileData+0x10>
    	} else if (button_state == LONG_PRESS) {
 800317c:	7abb      	ldrb	r3, [r7, #10]
 800317e:	2b01      	cmp	r3, #1
 8003180:	d1d0      	bne.n	8003124 <StartShowFileData+0x10>
    		if (select_index == SHOWFILE_DELETE_LOC) {
 8003182:	7afb      	ldrb	r3, [r7, #11]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d103      	bne.n	8003190 <StartShowFileData+0x7c>
    			remove_card(entry_to_show);
 8003188:	893b      	ldrh	r3, [r7, #8]
 800318a:	4618      	mov	r0, r3
 800318c:	f000 fb83 	bl	8003896 <remove_card>
    		}
    		vTaskResume(ShowFilesHandle);
 8003190:	4b08      	ldr	r3, [pc, #32]	; (80031b4 <StartShowFileData+0xa0>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4618      	mov	r0, r3
 8003196:	f00a fb47 	bl	800d828 <vTaskResume>
    		ranonce = 0;
 800319a:	2300      	movs	r3, #0
 800319c:	60fb      	str	r3, [r7, #12]
    		vTaskSuspend(NULL);
 800319e:	2000      	movs	r0, #0
 80031a0:	f00a fa9a 	bl	800d6d8 <vTaskSuspend>
    if (ranonce == 0) {
 80031a4:	e7be      	b.n	8003124 <StartShowFileData+0x10>
 80031a6:	bf00      	nop
 80031a8:	200008dc 	.word	0x200008dc
 80031ac:	200008d8 	.word	0x200008d8
 80031b0:	08010ef4 	.word	0x08010ef4
 80031b4:	200008c4 	.word	0x200008c4

080031b8 <StartClone>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartClone */
void StartClone(void *argument)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b084      	sub	sp, #16
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartClone */
	int ranonce = 0;
 80031c0:	2300      	movs	r3, #0
 80031c2:	60fb      	str	r3, [r7, #12]
	Card* read_card = malloc(sizeof(Card)); //Store our read card here
 80031c4:	201c      	movs	r0, #28
 80031c6:	f00c fd4d 	bl	800fc64 <malloc>
 80031ca:	4603      	mov	r3, r0
 80031cc:	60bb      	str	r3, [r7, #8]
	read_card->contents = malloc(UL_MEMSIZE * sizeof(uint8_t));
 80031ce:	2040      	movs	r0, #64	; 0x40
 80031d0:	f00c fd48 	bl	800fc64 <malloc>
 80031d4:	4603      	mov	r3, r0
 80031d6:	461a      	mov	r2, r3
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	615a      	str	r2, [r3, #20]
	read_card->uid = malloc(UL_UIDSIZE * sizeof(uint8_t));
 80031dc:	2007      	movs	r0, #7
 80031de:	f00c fd41 	bl	800fc64 <malloc>
 80031e2:	4603      	mov	r3, r0
 80031e4:	461a      	mov	r2, r3
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	601a      	str	r2, [r3, #0]
  /* Infinite loop */
  for(;;)
  {
	MFRC_ANTON();
 80031ea:	f7fd fd79 	bl	8000ce0 <MFRC_ANTON>
    if (ranonce == 0) {
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d106      	bne.n	8003202 <StartClone+0x4a>
    	OLED_SCREEN(&SCRN_Clone, NORMAL);
 80031f4:	2100      	movs	r1, #0
 80031f6:	4819      	ldr	r0, [pc, #100]	; (800325c <StartClone+0xa4>)
 80031f8:	f7fe fc34 	bl	8001a64 <OLED_SCREEN>
    	ranonce++;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	3301      	adds	r3, #1
 8003200:	60fb      	str	r3, [r7, #12]
    }

    if (UL_readcard(read_card) == PCD_OK) {
 8003202:	68b8      	ldr	r0, [r7, #8]
 8003204:	f7fe f84e 	bl	80012a4 <UL_readcard>
 8003208:	4603      	mov	r3, r0
 800320a:	2bcc      	cmp	r3, #204	; 0xcc
 800320c:	d1ed      	bne.n	80031ea <StartClone+0x32>
    	MFRC_HALTA(); //De-select card
 800320e:	f7fd fe7d 	bl	8000f0c <MFRC_HALTA>
    	BUZZ();
 8003212:	f7ff f975 	bl	8002500 <BUZZ>
    	OLED_Clear();
 8003216:	f7fe f95a 	bl	80014ce <OLED_Clear>
    	read_card->contents[60] = 0xEE;
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	695b      	ldr	r3, [r3, #20]
 800321e:	333c      	adds	r3, #60	; 0x3c
 8003220:	22ee      	movs	r2, #238	; 0xee
 8003222:	701a      	strb	r2, [r3, #0]
    	OLED_PrintCent(2, "PLACE CARD YOU WISH", NORMAL);
 8003224:	2200      	movs	r2, #0
 8003226:	490e      	ldr	r1, [pc, #56]	; (8003260 <StartClone+0xa8>)
 8003228:	2002      	movs	r0, #2
 800322a:	f7fe fb2c 	bl	8001886 <OLED_PrintCent>
    	OLED_PrintCent(4, "TO COPY TO", NORMAL);
 800322e:	2200      	movs	r2, #0
 8003230:	490c      	ldr	r1, [pc, #48]	; (8003264 <StartClone+0xac>)
 8003232:	2004      	movs	r0, #4
 8003234:	f7fe fb27 	bl	8001886 <OLED_PrintCent>
    	while(PICC_CHECK() == PCD_OK); //Hang until read card is removed
 8003238:	bf00      	nop
 800323a:	f7fd ff75 	bl	8001128 <PICC_CHECK>
 800323e:	4603      	mov	r3, r0
 8003240:	2bcc      	cmp	r3, #204	; 0xcc
 8003242:	d0fa      	beq.n	800323a <StartClone+0x82>
    	while(PICC_CHECK() != PCD_OK); //Hang until new card is placed
 8003244:	bf00      	nop
 8003246:	f7fd ff6f 	bl	8001128 <PICC_CHECK>
 800324a:	4603      	mov	r3, r0
 800324c:	2bcc      	cmp	r3, #204	; 0xcc
 800324e:	d1fa      	bne.n	8003246 <StartClone+0x8e>
    	ranonce = 0;
 8003250:	2300      	movs	r3, #0
 8003252:	60fb      	str	r3, [r7, #12]
    	write_card(read_card);
 8003254:	68b8      	ldr	r0, [r7, #8]
 8003256:	f7ff f965 	bl	8002524 <write_card>
	MFRC_ANTON();
 800325a:	e7c6      	b.n	80031ea <StartClone+0x32>
 800325c:	08010f08 	.word	0x08010f08
 8003260:	080107c4 	.word	0x080107c4
 8003264:	080107d8 	.word	0x080107d8

08003268 <StartKeyboard>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartKeyboard */
void StartKeyboard(void *argument)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartKeyboard */
	uint8_t select_index = 0;
 8003270:	2300      	movs	r3, #0
 8003272:	72fb      	strb	r3, [r7, #11]
	int ranonce = 0;
 8003274:	2300      	movs	r3, #0
 8003276:	60fb      	str	r3, [r7, #12]
	Button_StateTypeDef button_state;
  /* Infinite loop */
  for(;;)
  {
    if (ranonce == 0) {
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d10d      	bne.n	800329a <StartKeyboard+0x32>
    	OLED_Clear();
 800327e:	f7fe f926 	bl	80014ce <OLED_Clear>
    	OLED_SCREEN(&SCRN_Keyboard, NORMAL);
 8003282:	2100      	movs	r1, #0
 8003284:	480f      	ldr	r0, [pc, #60]	; (80032c4 <StartKeyboard+0x5c>)
 8003286:	f7fe fbed 	bl	8001a64 <OLED_SCREEN>
    	OLED_select_inv(&SCRN_Keyboard, select_index);
 800328a:	7afb      	ldrb	r3, [r7, #11]
 800328c:	4619      	mov	r1, r3
 800328e:	480d      	ldr	r0, [pc, #52]	; (80032c4 <StartKeyboard+0x5c>)
 8003290:	f7fe fcc8 	bl	8001c24 <OLED_select_inv>
    	ranonce++;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	3301      	adds	r3, #1
 8003298:	60fb      	str	r3, [r7, #12]
    }

    if (xQueueReceive(UserInputHandle, &button_state, 0) == pdTRUE) {
 800329a:	4b0b      	ldr	r3, [pc, #44]	; (80032c8 <StartKeyboard+0x60>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f107 010a 	add.w	r1, r7, #10
 80032a2:	2200      	movs	r2, #0
 80032a4:	4618      	mov	r0, r3
 80032a6:	f009 fdf3 	bl	800ce90 <xQueueReceive>
 80032aa:	4603      	mov	r3, r0
 80032ac:	2b01      	cmp	r3, #1
 80032ae:	d1e3      	bne.n	8003278 <StartKeyboard+0x10>
    	if (button_state == SHORT_PRESS) {
 80032b0:	7abb      	ldrb	r3, [r7, #10]
 80032b2:	2b02      	cmp	r3, #2
 80032b4:	d1e0      	bne.n	8003278 <StartKeyboard+0x10>
    		oled_move_selection_inv(&SCRN_Keyboard, &select_index);
 80032b6:	f107 030b 	add.w	r3, r7, #11
 80032ba:	4619      	mov	r1, r3
 80032bc:	4801      	ldr	r0, [pc, #4]	; (80032c4 <StartKeyboard+0x5c>)
 80032be:	f7fe fe33 	bl	8001f28 <oled_move_selection_inv>
    if (ranonce == 0) {
 80032c2:	e7d9      	b.n	8003278 <StartKeyboard+0x10>
 80032c4:	08010f1c 	.word	0x08010f1c
 80032c8:	200008d8 	.word	0x200008d8

080032cc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b082      	sub	sp, #8
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a04      	ldr	r2, [pc, #16]	; (80032ec <HAL_TIM_PeriodElapsedCallback+0x20>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d101      	bne.n	80032e2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80032de:	f000 fdd7 	bl	8003e90 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80032e2:	bf00      	nop
 80032e4:	3708      	adds	r7, #8
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	40000c00 	.word	0x40000c00

080032f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80032f0:	b480      	push	{r7}
 80032f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80032f4:	b672      	cpsid	i
}
 80032f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80032f8:	e7fe      	b.n	80032f8 <Error_Handler+0x8>

080032fa <enter_card>:
 *
 * @param card - Card to store
 * @param entry - Entry (Block number) to store card
 * @return RFS_OK if card was successfully stored
 * */
RFS_StatusTypeDef enter_card(Card* card, uint16_t entry) {
 80032fa:	b5b0      	push	{r4, r5, r7, lr}
 80032fc:	b084      	sub	sp, #16
 80032fe:	af00      	add	r7, sp, #0
 8003300:	6078      	str	r0, [r7, #4]
 8003302:	460b      	mov	r3, r1
 8003304:	807b      	strh	r3, [r7, #2]
	uint16_t block_startaddr = entry * BLOCK_PAGECOUNT;
 8003306:	887b      	ldrh	r3, [r7, #2]
 8003308:	019b      	lsls	r3, r3, #6
 800330a:	81fb      	strh	r3, [r7, #14]
	block_erase(entry); //Erase entire block ready for new data
 800330c:	887b      	ldrh	r3, [r7, #2]
 800330e:	4618      	mov	r0, r3
 8003310:	f7fe fedc 	bl	80020cc <block_erase>
	enter_metadata(card, entry);
 8003314:	887b      	ldrh	r3, [r7, #2]
 8003316:	4619      	mov	r1, r3
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	f000 f83f 	bl	800339c <enter_metadata>

	if (MEM_WRITE(block_startaddr + NAMEPAGE_OFFSET, 0x0000, (uint8_t*)card->name, strlen(card->name)) != HAL_OK) {
 800331e:	89fb      	ldrh	r3, [r7, #14]
 8003320:	3301      	adds	r3, #1
 8003322:	b29c      	uxth	r4, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	689d      	ldr	r5, [r3, #8]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	4618      	mov	r0, r3
 800332e:	f7fc ff57 	bl	80001e0 <strlen>
 8003332:	4603      	mov	r3, r0
 8003334:	462a      	mov	r2, r5
 8003336:	2100      	movs	r1, #0
 8003338:	4620      	mov	r0, r4
 800333a:	f7fe ff1f 	bl	800217c <MEM_WRITE>
 800333e:	4603      	mov	r3, r0
 8003340:	2b00      	cmp	r3, #0
 8003342:	d001      	beq.n	8003348 <enter_card+0x4e>
		return RFS_WRITE_ERROR;
 8003344:	2304      	movs	r3, #4
 8003346:	e025      	b.n	8003394 <enter_card+0x9a>
	}
	if (MEM_WRITE(block_startaddr + NAMEPAGE_OFFSET, 0x0000 + strlen(card->name),card->uid ,card->uidsize) != HAL_OK) {
 8003348:	89fb      	ldrh	r3, [r7, #14]
 800334a:	3301      	adds	r3, #1
 800334c:	b29c      	uxth	r4, r3
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	4618      	mov	r0, r3
 8003354:	f7fc ff44 	bl	80001e0 <strlen>
 8003358:	4603      	mov	r3, r0
 800335a:	b299      	uxth	r1, r3
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	791b      	ldrb	r3, [r3, #4]
 8003364:	4620      	mov	r0, r4
 8003366:	f7fe ff09 	bl	800217c <MEM_WRITE>
 800336a:	4603      	mov	r3, r0
 800336c:	2b00      	cmp	r3, #0
 800336e:	d001      	beq.n	8003374 <enter_card+0x7a>
		return RFS_WRITE_ERROR;
 8003370:	2304      	movs	r3, #4
 8003372:	e00f      	b.n	8003394 <enter_card+0x9a>
	}
	if (MEM_WRITE(block_startaddr + DATAPAGE_OFFSET, 0x0000, card->contents, card->contents_size) != HAL_OK) {
 8003374:	89fb      	ldrh	r3, [r7, #14]
 8003376:	3302      	adds	r3, #2
 8003378:	b298      	uxth	r0, r3
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	695a      	ldr	r2, [r3, #20]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	8b1b      	ldrh	r3, [r3, #24]
 8003382:	2100      	movs	r1, #0
 8003384:	f7fe fefa 	bl	800217c <MEM_WRITE>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d001      	beq.n	8003392 <enter_card+0x98>
		return RFS_WRITE_ERROR;
 800338e:	2304      	movs	r3, #4
 8003390:	e000      	b.n	8003394 <enter_card+0x9a>
	}

	return RFS_OK;
 8003392:	2300      	movs	r3, #0

}
 8003394:	4618      	mov	r0, r3
 8003396:	3710      	adds	r7, #16
 8003398:	46bd      	mov	sp, r7
 800339a:	bdb0      	pop	{r4, r5, r7, pc}

0800339c <enter_metadata>:
 * Write the card metadata into a block
 *
 * @param card - Card to write
 * @param block_num - Block number
 * */
RFS_StatusTypeDef enter_metadata(Card* card, uint16_t block_num) {
 800339c:	b590      	push	{r4, r7, lr}
 800339e:	b085      	sub	sp, #20
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	460b      	mov	r3, r1
 80033a6:	807b      	strh	r3, [r7, #2]
	uint8_t card_size = card->contents_size; //Card contents is uint8_t
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	8b1b      	ldrh	r3, [r3, #24]
 80033ac:	73fb      	strb	r3, [r7, #15]
	uint8_t read_protected = card->read_protected;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	7c1b      	ldrb	r3, [r3, #16]
 80033b2:	73bb      	strb	r3, [r7, #14]
	uint8_t uid_size = card->uidsize;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	791b      	ldrb	r3, [r3, #4]
 80033b8:	737b      	strb	r3, [r7, #13]
	uint8_t metasize = sizeof(card_size) + sizeof(uid_size) + sizeof(read_protected) + strlen(card->type);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	68db      	ldr	r3, [r3, #12]
 80033be:	4618      	mov	r0, r3
 80033c0:	f7fc ff0e 	bl	80001e0 <strlen>
 80033c4:	4603      	mov	r3, r0
 80033c6:	b2db      	uxtb	r3, r3
 80033c8:	3303      	adds	r3, #3
 80033ca:	733b      	strb	r3, [r7, #12]
	uint8_t* metadata = malloc(metasize);
 80033cc:	7b3b      	ldrb	r3, [r7, #12]
 80033ce:	4618      	mov	r0, r3
 80033d0:	f00c fc48 	bl	800fc64 <malloc>
 80033d4:	4603      	mov	r3, r0
 80033d6:	60bb      	str	r3, [r7, #8]

	memcpy(metadata, (uint8_t*) card->type, strlen(card->type));
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	68dc      	ldr	r4, [r3, #12]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	4618      	mov	r0, r3
 80033e2:	f7fc fefd 	bl	80001e0 <strlen>
 80033e6:	4603      	mov	r3, r0
 80033e8:	461a      	mov	r2, r3
 80033ea:	4621      	mov	r1, r4
 80033ec:	68b8      	ldr	r0, [r7, #8]
 80033ee:	f00c fc49 	bl	800fc84 <memcpy>
	metadata[strlen(card->type) + 0] = card_size;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	4618      	mov	r0, r3
 80033f8:	f7fc fef2 	bl	80001e0 <strlen>
 80033fc:	4602      	mov	r2, r0
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	4413      	add	r3, r2
 8003402:	7bfa      	ldrb	r2, [r7, #15]
 8003404:	701a      	strb	r2, [r3, #0]
	metadata[strlen(card->type) + 1] = uid_size;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	4618      	mov	r0, r3
 800340c:	f7fc fee8 	bl	80001e0 <strlen>
 8003410:	4603      	mov	r3, r0
 8003412:	3301      	adds	r3, #1
 8003414:	68ba      	ldr	r2, [r7, #8]
 8003416:	4413      	add	r3, r2
 8003418:	7b7a      	ldrb	r2, [r7, #13]
 800341a:	701a      	strb	r2, [r3, #0]
	metadata[strlen(card->type) + 2] = read_protected;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	4618      	mov	r0, r3
 8003422:	f7fc fedd 	bl	80001e0 <strlen>
 8003426:	4603      	mov	r3, r0
 8003428:	3302      	adds	r3, #2
 800342a:	68ba      	ldr	r2, [r7, #8]
 800342c:	4413      	add	r3, r2
 800342e:	7bba      	ldrb	r2, [r7, #14]
 8003430:	701a      	strb	r2, [r3, #0]

	if (MEM_WRITE(block_num * BLOCK_PAGECOUNT, 0x0000, metadata, metasize) != HAL_OK) {
 8003432:	887b      	ldrh	r3, [r7, #2]
 8003434:	019b      	lsls	r3, r3, #6
 8003436:	b298      	uxth	r0, r3
 8003438:	7b3b      	ldrb	r3, [r7, #12]
 800343a:	68ba      	ldr	r2, [r7, #8]
 800343c:	2100      	movs	r1, #0
 800343e:	f7fe fe9d 	bl	800217c <MEM_WRITE>
 8003442:	4603      	mov	r3, r0
 8003444:	2b00      	cmp	r3, #0
 8003446:	d004      	beq.n	8003452 <enter_metadata+0xb6>
		free(metadata);
 8003448:	68b8      	ldr	r0, [r7, #8]
 800344a:	f00c fc13 	bl	800fc74 <free>
		return RFS_WRITE_ERROR;
 800344e:	2304      	movs	r3, #4
 8003450:	e003      	b.n	800345a <enter_metadata+0xbe>
	}
	free(metadata);
 8003452:	68b8      	ldr	r0, [r7, #8]
 8003454:	f00c fc0e 	bl	800fc74 <free>
	return RFS_OK;
 8003458:	2300      	movs	r3, #0
}
 800345a:	4618      	mov	r0, r3
 800345c:	3714      	adds	r7, #20
 800345e:	46bd      	mov	sp, r7
 8003460:	bd90      	pop	{r4, r7, pc}

08003462 <read_card_entry>:
 * Get card from entry number
 *
 * @param entry - Entry number of card
 * @return a new Card instance with read data
 * */
Card* read_card_entry(uint16_t entry) {
 8003462:	b580      	push	{r7, lr}
 8003464:	b084      	sub	sp, #16
 8003466:	af00      	add	r7, sp, #0
 8003468:	4603      	mov	r3, r0
 800346a:	80fb      	strh	r3, [r7, #6]
	Card* result = malloc(sizeof(Card));
 800346c:	201c      	movs	r0, #28
 800346e:	f00c fbf9 	bl	800fc64 <malloc>
 8003472:	4603      	mov	r3, r0
 8003474:	60fb      	str	r3, [r7, #12]

	if (read_metadata(result, entry) != RFS_OK) {
 8003476:	88fb      	ldrh	r3, [r7, #6]
 8003478:	4619      	mov	r1, r3
 800347a:	68f8      	ldr	r0, [r7, #12]
 800347c:	f000 f81e 	bl	80034bc <read_metadata>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d001      	beq.n	800348a <read_card_entry+0x28>
		return NULL;
 8003486:	2300      	movs	r3, #0
 8003488:	e014      	b.n	80034b4 <read_card_entry+0x52>
	}

	if (read_nameuid(result, entry) != RFS_OK) {
 800348a:	88fb      	ldrh	r3, [r7, #6]
 800348c:	4619      	mov	r1, r3
 800348e:	68f8      	ldr	r0, [r7, #12]
 8003490:	f000 f881 	bl	8003596 <read_nameuid>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d001      	beq.n	800349e <read_card_entry+0x3c>
		return NULL;
 800349a:	2300      	movs	r3, #0
 800349c:	e00a      	b.n	80034b4 <read_card_entry+0x52>
	}

	if(read_cardcontents(result, entry) != RFS_OK) {
 800349e:	88fb      	ldrh	r3, [r7, #6]
 80034a0:	4619      	mov	r1, r3
 80034a2:	68f8      	ldr	r0, [r7, #12]
 80034a4:	f000 f8e2 	bl	800366c <read_cardcontents>
 80034a8:	4603      	mov	r3, r0
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d001      	beq.n	80034b2 <read_card_entry+0x50>
		return NULL;
 80034ae:	2300      	movs	r3, #0
 80034b0:	e000      	b.n	80034b4 <read_card_entry+0x52>
	}

	return result;
 80034b2:	68fb      	ldr	r3, [r7, #12]
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	3710      	adds	r7, #16
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}

080034bc <read_metadata>:
 *
 * @param result - Card to store data to
 * @param entry - entry to read from
 * @return RFS_OK if data was successfully read
 * */
RFS_StatusTypeDef read_metadata(Card* result, uint16_t entry) {
 80034bc:	b580      	push	{r7, lr}
 80034be:	b086      	sub	sp, #24
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
 80034c4:	460b      	mov	r3, r1
 80034c6:	807b      	strh	r3, [r7, #2]
	uint16_t metadata_size = get_datasize(entry, METAPAGE_OFFSET);
 80034c8:	887b      	ldrh	r3, [r7, #2]
 80034ca:	2100      	movs	r1, #0
 80034cc:	4618      	mov	r0, r3
 80034ce:	f000 f8f5 	bl	80036bc <get_datasize>
 80034d2:	4603      	mov	r3, r0
 80034d4:	82fb      	strh	r3, [r7, #22]
	uint8_t* metadata = malloc(metadata_size * sizeof(uint8_t));
 80034d6:	8afb      	ldrh	r3, [r7, #22]
 80034d8:	4618      	mov	r0, r3
 80034da:	f00c fbc3 	bl	800fc64 <malloc>
 80034de:	4603      	mov	r3, r0
 80034e0:	613b      	str	r3, [r7, #16]
	char* type = malloc(((metadata_size - 3) + 1) * sizeof(char)); //+1 for null
 80034e2:	8afb      	ldrh	r3, [r7, #22]
 80034e4:	3b02      	subs	r3, #2
 80034e6:	4618      	mov	r0, r3
 80034e8:	f00c fbbc 	bl	800fc64 <malloc>
 80034ec:	4603      	mov	r3, r0
 80034ee:	60fb      	str	r3, [r7, #12]

	if (MEM_READPAGE(entry * BLOCK_PAGECOUNT, 0x0000, metadata, metadata_size) != HAL_OK) {
 80034f0:	887b      	ldrh	r3, [r7, #2]
 80034f2:	019b      	lsls	r3, r3, #6
 80034f4:	b298      	uxth	r0, r3
 80034f6:	8afb      	ldrh	r3, [r7, #22]
 80034f8:	693a      	ldr	r2, [r7, #16]
 80034fa:	2100      	movs	r1, #0
 80034fc:	f7fe fed4 	bl	80022a8 <MEM_READPAGE>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d004      	beq.n	8003510 <read_metadata+0x54>
		free(metadata);
 8003506:	6938      	ldr	r0, [r7, #16]
 8003508:	f00c fbb4 	bl	800fc74 <free>
		return RFS_READ_ERROR;
 800350c:	2305      	movs	r3, #5
 800350e:	e03e      	b.n	800358e <read_metadata+0xd2>
	}

	if ((uint8_t)type[0] == 0xFF) { //Simple check to see if we read an empty entry
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	781b      	ldrb	r3, [r3, #0]
 8003514:	2bff      	cmp	r3, #255	; 0xff
 8003516:	d104      	bne.n	8003522 <read_metadata+0x66>
		free(metadata);
 8003518:	6938      	ldr	r0, [r7, #16]
 800351a:	f00c fbab 	bl	800fc74 <free>
		return RFS_NO_CARD;
 800351e:	2301      	movs	r3, #1
 8003520:	e035      	b.n	800358e <read_metadata+0xd2>
	}

	memcpy(type, metadata, metadata_size - 3);
 8003522:	8afb      	ldrh	r3, [r7, #22]
 8003524:	3b03      	subs	r3, #3
 8003526:	461a      	mov	r2, r3
 8003528:	6939      	ldr	r1, [r7, #16]
 800352a:	68f8      	ldr	r0, [r7, #12]
 800352c:	f00c fbaa 	bl	800fc84 <memcpy>
	type[metadata_size - 3] = '\0';
 8003530:	8afb      	ldrh	r3, [r7, #22]
 8003532:	3b03      	subs	r3, #3
 8003534:	68fa      	ldr	r2, [r7, #12]
 8003536:	4413      	add	r3, r2
 8003538:	2200      	movs	r2, #0
 800353a:	701a      	strb	r2, [r3, #0]
	result->type = type;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	68fa      	ldr	r2, [r7, #12]
 8003540:	60da      	str	r2, [r3, #12]
	result->contents_size = metadata[metadata_size - 3];
 8003542:	8afb      	ldrh	r3, [r7, #22]
 8003544:	3b03      	subs	r3, #3
 8003546:	693a      	ldr	r2, [r7, #16]
 8003548:	4413      	add	r3, r2
 800354a:	781b      	ldrb	r3, [r3, #0]
 800354c:	b29a      	uxth	r2, r3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	831a      	strh	r2, [r3, #24]
	result->uidsize = metadata[metadata_size - 2];
 8003552:	8afb      	ldrh	r3, [r7, #22]
 8003554:	3b02      	subs	r3, #2
 8003556:	693a      	ldr	r2, [r7, #16]
 8003558:	4413      	add	r3, r2
 800355a:	781a      	ldrb	r2, [r3, #0]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	711a      	strb	r2, [r3, #4]
	if (metadata[metadata_size - 1] == READ_PROTECTED) { //Card is read protected
 8003560:	8afb      	ldrh	r3, [r7, #22]
 8003562:	3b01      	subs	r3, #1
 8003564:	693a      	ldr	r2, [r7, #16]
 8003566:	4413      	add	r3, r2
 8003568:	781b      	ldrb	r3, [r3, #0]
 800356a:	2b01      	cmp	r3, #1
 800356c:	d104      	bne.n	8003578 <read_metadata+0xbc>
		free(metadata);
 800356e:	6938      	ldr	r0, [r7, #16]
 8003570:	f00c fb80 	bl	800fc74 <free>
		return RFS_CARD_PROTECTED;
 8003574:	2303      	movs	r3, #3
 8003576:	e00a      	b.n	800358e <read_metadata+0xd2>
	}
	result->read_protected = metadata[metadata_size - 1];
 8003578:	8afb      	ldrh	r3, [r7, #22]
 800357a:	3b01      	subs	r3, #1
 800357c:	693a      	ldr	r2, [r7, #16]
 800357e:	4413      	add	r3, r2
 8003580:	781a      	ldrb	r2, [r3, #0]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	741a      	strb	r2, [r3, #16]
	free(metadata);
 8003586:	6938      	ldr	r0, [r7, #16]
 8003588:	f00c fb74 	bl	800fc74 <free>

	return RFS_OK;
 800358c:	2300      	movs	r3, #0
}
 800358e:	4618      	mov	r0, r3
 8003590:	3718      	adds	r7, #24
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}

08003596 <read_nameuid>:
 * Read the name and uid of card entry. Note that metadata must be read before name and uid can be read
 * @param result - Result to store data to
 * @param entry - Entry to read from
 * @return RFS_OK if name and uid was successfully read
 * */
RFS_StatusTypeDef read_nameuid(Card* result, uint16_t entry) {
 8003596:	b580      	push	{r7, lr}
 8003598:	b086      	sub	sp, #24
 800359a:	af00      	add	r7, sp, #0
 800359c:	6078      	str	r0, [r7, #4]
 800359e:	460b      	mov	r3, r1
 80035a0:	807b      	strh	r3, [r7, #2]
	uint16_t datasize = get_datasize(entry, NAMEPAGE_OFFSET);
 80035a2:	887b      	ldrh	r3, [r7, #2]
 80035a4:	2101      	movs	r1, #1
 80035a6:	4618      	mov	r0, r3
 80035a8:	f000 f888 	bl	80036bc <get_datasize>
 80035ac:	4603      	mov	r3, r0
 80035ae:	82fb      	strh	r3, [r7, #22]
	uint8_t* raw_data = malloc(datasize*sizeof(uint8_t));
 80035b0:	8afb      	ldrh	r3, [r7, #22]
 80035b2:	4618      	mov	r0, r3
 80035b4:	f00c fb56 	bl	800fc64 <malloc>
 80035b8:	4603      	mov	r3, r0
 80035ba:	613b      	str	r3, [r7, #16]
	char* name = malloc((datasize - result->uidsize + 1) * sizeof(char)); //+1 for null
 80035bc:	8afb      	ldrh	r3, [r7, #22]
 80035be:	687a      	ldr	r2, [r7, #4]
 80035c0:	7912      	ldrb	r2, [r2, #4]
 80035c2:	1a9b      	subs	r3, r3, r2
 80035c4:	3301      	adds	r3, #1
 80035c6:	4618      	mov	r0, r3
 80035c8:	f00c fb4c 	bl	800fc64 <malloc>
 80035cc:	4603      	mov	r3, r0
 80035ce:	60fb      	str	r3, [r7, #12]
	uint8_t* uid = malloc((result->uidsize) * sizeof(uint8_t));
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	791b      	ldrb	r3, [r3, #4]
 80035d4:	4618      	mov	r0, r3
 80035d6:	f00c fb45 	bl	800fc64 <malloc>
 80035da:	4603      	mov	r3, r0
 80035dc:	60bb      	str	r3, [r7, #8]

	if (MEM_READPAGE((entry * BLOCK_PAGECOUNT) + NAMEPAGE_OFFSET, 0x0000, raw_data, datasize) != HAL_OK) {
 80035de:	887b      	ldrh	r3, [r7, #2]
 80035e0:	019b      	lsls	r3, r3, #6
 80035e2:	b29b      	uxth	r3, r3
 80035e4:	3301      	adds	r3, #1
 80035e6:	b298      	uxth	r0, r3
 80035e8:	8afb      	ldrh	r3, [r7, #22]
 80035ea:	693a      	ldr	r2, [r7, #16]
 80035ec:	2100      	movs	r1, #0
 80035ee:	f7fe fe5b 	bl	80022a8 <MEM_READPAGE>
 80035f2:	4603      	mov	r3, r0
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d004      	beq.n	8003602 <read_nameuid+0x6c>
		free(raw_data);
 80035f8:	6938      	ldr	r0, [r7, #16]
 80035fa:	f00c fb3b 	bl	800fc74 <free>
		return RFS_READ_ERROR;
 80035fe:	2305      	movs	r3, #5
 8003600:	e030      	b.n	8003664 <read_nameuid+0xce>
	}

	if ((uint8_t)name[0] == 0xFF) { //Simple check to see if we read an empty entry
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	781b      	ldrb	r3, [r3, #0]
 8003606:	2bff      	cmp	r3, #255	; 0xff
 8003608:	d104      	bne.n	8003614 <read_nameuid+0x7e>
		free(raw_data);
 800360a:	6938      	ldr	r0, [r7, #16]
 800360c:	f00c fb32 	bl	800fc74 <free>
		return RFS_NO_CARD;
 8003610:	2301      	movs	r3, #1
 8003612:	e027      	b.n	8003664 <read_nameuid+0xce>
	}

	memcpy(name, raw_data, datasize - result->uidsize);
 8003614:	8afb      	ldrh	r3, [r7, #22]
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	7912      	ldrb	r2, [r2, #4]
 800361a:	1a9b      	subs	r3, r3, r2
 800361c:	461a      	mov	r2, r3
 800361e:	6939      	ldr	r1, [r7, #16]
 8003620:	68f8      	ldr	r0, [r7, #12]
 8003622:	f00c fb2f 	bl	800fc84 <memcpy>
	name[datasize - result->uidsize] = '\0';
 8003626:	8afb      	ldrh	r3, [r7, #22]
 8003628:	687a      	ldr	r2, [r7, #4]
 800362a:	7912      	ldrb	r2, [r2, #4]
 800362c:	1a9b      	subs	r3, r3, r2
 800362e:	461a      	mov	r2, r3
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	4413      	add	r3, r2
 8003634:	2200      	movs	r2, #0
 8003636:	701a      	strb	r2, [r3, #0]
	result->name = name;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	68fa      	ldr	r2, [r7, #12]
 800363c:	609a      	str	r2, [r3, #8]

	memcpy(uid, raw_data + strlen(name), result->uidsize);
 800363e:	68f8      	ldr	r0, [r7, #12]
 8003640:	f7fc fdce 	bl	80001e0 <strlen>
 8003644:	4602      	mov	r2, r0
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	1899      	adds	r1, r3, r2
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	791b      	ldrb	r3, [r3, #4]
 800364e:	461a      	mov	r2, r3
 8003650:	68b8      	ldr	r0, [r7, #8]
 8003652:	f00c fb17 	bl	800fc84 <memcpy>
	result->uid = uid;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	68ba      	ldr	r2, [r7, #8]
 800365a:	601a      	str	r2, [r3, #0]
	free(raw_data);
 800365c:	6938      	ldr	r0, [r7, #16]
 800365e:	f00c fb09 	bl	800fc74 <free>

	return RFS_OK;
 8003662:	2300      	movs	r3, #0
}
 8003664:	4618      	mov	r0, r3
 8003666:	3718      	adds	r7, #24
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}

0800366c <read_cardcontents>:
/**
 * Read the contents of a card entry
 * @param entry - Entry to read contents of
 * @return RFS_OK if data was successfully read
 * */
RFS_StatusTypeDef read_cardcontents(Card* result, uint16_t entry) {
 800366c:	b580      	push	{r7, lr}
 800366e:	b084      	sub	sp, #16
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
 8003674:	460b      	mov	r3, r1
 8003676:	807b      	strh	r3, [r7, #2]
	uint8_t* contents = malloc(result->contents_size * sizeof(uint8_t));
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	8b1b      	ldrh	r3, [r3, #24]
 800367c:	4618      	mov	r0, r3
 800367e:	f00c faf1 	bl	800fc64 <malloc>
 8003682:	4603      	mov	r3, r0
 8003684:	60fb      	str	r3, [r7, #12]

	if (MEM_READPAGE((entry * BLOCK_PAGECOUNT) + DATAPAGE_OFFSET, 0x0000, contents, result->contents_size) != HAL_OK) {
 8003686:	887b      	ldrh	r3, [r7, #2]
 8003688:	019b      	lsls	r3, r3, #6
 800368a:	b29b      	uxth	r3, r3
 800368c:	3302      	adds	r3, #2
 800368e:	b298      	uxth	r0, r3
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	8b1b      	ldrh	r3, [r3, #24]
 8003694:	68fa      	ldr	r2, [r7, #12]
 8003696:	2100      	movs	r1, #0
 8003698:	f7fe fe06 	bl	80022a8 <MEM_READPAGE>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d004      	beq.n	80036ac <read_cardcontents+0x40>
		free(contents);
 80036a2:	68f8      	ldr	r0, [r7, #12]
 80036a4:	f00c fae6 	bl	800fc74 <free>
		return RFS_READ_ERROR;
 80036a8:	2305      	movs	r3, #5
 80036aa:	e003      	b.n	80036b4 <read_cardcontents+0x48>
	}

	result->contents = contents;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	68fa      	ldr	r2, [r7, #12]
 80036b0:	615a      	str	r2, [r3, #20]
	return RFS_OK;
 80036b2:	2300      	movs	r3, #0
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3710      	adds	r7, #16
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}

080036bc <get_datasize>:
 * Get the size of a chunk of data from specific block and page
 * @param entry - Entry to read from
 * @param page - Page to begin reading from
 * @return size of data in bytes
 * */
uint16_t get_datasize(uint16_t entry, uint8_t page) {
 80036bc:	b580      	push	{r7, lr}
 80036be:	b084      	sub	sp, #16
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	4603      	mov	r3, r0
 80036c4:	460a      	mov	r2, r1
 80036c6:	80fb      	strh	r3, [r7, #6]
 80036c8:	4613      	mov	r3, r2
 80036ca:	717b      	strb	r3, [r7, #5]
	uint16_t size = 0;
 80036cc:	2300      	movs	r3, #0
 80036ce:	81fb      	strh	r3, [r7, #14]
	uint8_t byte_read = 0x00;
 80036d0:	2300      	movs	r3, #0
 80036d2:	737b      	strb	r3, [r7, #13]

	while(byte_read != 0xFF) {
 80036d4:	e014      	b.n	8003700 <get_datasize+0x44>
		if (MEM_READPAGE((entry * BLOCK_PAGECOUNT) + page, size, &byte_read, 1) != HAL_OK) {
 80036d6:	88fb      	ldrh	r3, [r7, #6]
 80036d8:	019b      	lsls	r3, r3, #6
 80036da:	b29a      	uxth	r2, r3
 80036dc:	797b      	ldrb	r3, [r7, #5]
 80036de:	b29b      	uxth	r3, r3
 80036e0:	4413      	add	r3, r2
 80036e2:	b298      	uxth	r0, r3
 80036e4:	f107 020d 	add.w	r2, r7, #13
 80036e8:	89f9      	ldrh	r1, [r7, #14]
 80036ea:	2301      	movs	r3, #1
 80036ec:	f7fe fddc 	bl	80022a8 <MEM_READPAGE>
 80036f0:	4603      	mov	r3, r0
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d001      	beq.n	80036fa <get_datasize+0x3e>
			return 0; //Error occured whilst reading
 80036f6:	2300      	movs	r3, #0
 80036f8:	e008      	b.n	800370c <get_datasize+0x50>
		}
		size++;
 80036fa:	89fb      	ldrh	r3, [r7, #14]
 80036fc:	3301      	adds	r3, #1
 80036fe:	81fb      	strh	r3, [r7, #14]
	while(byte_read != 0xFF) {
 8003700:	7b7b      	ldrb	r3, [r7, #13]
 8003702:	2bff      	cmp	r3, #255	; 0xff
 8003704:	d1e7      	bne.n	80036d6 <get_datasize+0x1a>
	}

	return size - 1; //Last iteration will add 1 to true size so -1
 8003706:	89fb      	ldrh	r3, [r7, #14]
 8003708:	3b01      	subs	r3, #1
 800370a:	b29b      	uxth	r3, r3
}
 800370c:	4618      	mov	r0, r3
 800370e:	3710      	adds	r7, #16
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}

08003714 <get_number_files>:

/**
 * Get number of files currently stored
 * @return number of files stored
 * */
int get_number_files(void) {
 8003714:	b580      	push	{r7, lr}
 8003716:	b082      	sub	sp, #8
 8003718:	af00      	add	r7, sp, #0
	int count = 0;
 800371a:	2300      	movs	r3, #0
 800371c:	607b      	str	r3, [r7, #4]

	for (int i = 0; i < BLOCK_COUNT; i++) {
 800371e:	2300      	movs	r3, #0
 8003720:	603b      	str	r3, [r7, #0]
 8003722:	e00d      	b.n	8003740 <get_number_files+0x2c>
		if (entry_present(i) == RFS_OK) {
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	b29b      	uxth	r3, r3
 8003728:	4618      	mov	r0, r3
 800372a:	f000 f86a 	bl	8003802 <entry_present>
 800372e:	4603      	mov	r3, r0
 8003730:	2b00      	cmp	r3, #0
 8003732:	d10a      	bne.n	800374a <get_number_files+0x36>
			count++;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	3301      	adds	r3, #1
 8003738:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < BLOCK_COUNT; i++) {
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	3301      	adds	r3, #1
 800373e:	603b      	str	r3, [r7, #0]
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003746:	dbed      	blt.n	8003724 <get_number_files+0x10>
 8003748:	e000      	b.n	800374c <get_number_files+0x38>
		} else {
			break;
 800374a:	bf00      	nop
		}

	}

	return count;
 800374c:	687b      	ldr	r3, [r7, #4]
}
 800374e:	4618      	mov	r0, r3
 8003750:	3708      	adds	r7, #8
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}

08003756 <get_all_files>:
 * Get the names of all currently stored cards
 *
 * @param result - Array to store file names
 * @return RFS_OK if all file names were read correctly
 * */
RFS_StatusTypeDef get_all_files(char** result) {
 8003756:	b5b0      	push	{r4, r5, r7, lr}
 8003758:	b084      	sub	sp, #16
 800375a:	af00      	add	r7, sp, #0
 800375c:	6078      	str	r0, [r7, #4]
	Card* work;

	for (int i = 0; i < BLOCK_COUNT; i++) {
 800375e:	2300      	movs	r3, #0
 8003760:	60bb      	str	r3, [r7, #8]
 8003762:	e040      	b.n	80037e6 <get_all_files+0x90>
		if (entry_present(i) == RFS_OK) {
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	b29b      	uxth	r3, r3
 8003768:	4618      	mov	r0, r3
 800376a:	f000 f84a 	bl	8003802 <entry_present>
 800376e:	4603      	mov	r3, r0
 8003770:	2b00      	cmp	r3, #0
 8003772:	d13d      	bne.n	80037f0 <get_all_files+0x9a>
			work = read_card_entry(i);
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	b29b      	uxth	r3, r3
 8003778:	4618      	mov	r0, r3
 800377a:	f7ff fe72 	bl	8003462 <read_card_entry>
 800377e:	60f8      	str	r0, [r7, #12]
			result[i] = malloc(strlen(work->name) + 1);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	4618      	mov	r0, r3
 8003786:	f7fc fd2b 	bl	80001e0 <strlen>
 800378a:	4603      	mov	r3, r0
 800378c:	1c59      	adds	r1, r3, #1
 800378e:	68bb      	ldr	r3, [r7, #8]
 8003790:	009b      	lsls	r3, r3, #2
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	18d4      	adds	r4, r2, r3
 8003796:	4608      	mov	r0, r1
 8003798:	f00c fa64 	bl	800fc64 <malloc>
 800379c:	4603      	mov	r3, r0
 800379e:	6023      	str	r3, [r4, #0]
			memcpy(result[i], work->name, strlen(work->name));
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	687a      	ldr	r2, [r7, #4]
 80037a6:	4413      	add	r3, r2
 80037a8:	681c      	ldr	r4, [r3, #0]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	689d      	ldr	r5, [r3, #8]
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	4618      	mov	r0, r3
 80037b4:	f7fc fd14 	bl	80001e0 <strlen>
 80037b8:	4603      	mov	r3, r0
 80037ba:	461a      	mov	r2, r3
 80037bc:	4629      	mov	r1, r5
 80037be:	4620      	mov	r0, r4
 80037c0:	f00c fa60 	bl	800fc84 <memcpy>
			result[i][strlen(work->name)] = '\0';
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	4413      	add	r3, r2
 80037cc:	681c      	ldr	r4, [r3, #0]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	4618      	mov	r0, r3
 80037d4:	f7fc fd04 	bl	80001e0 <strlen>
 80037d8:	4603      	mov	r3, r0
 80037da:	4423      	add	r3, r4
 80037dc:	2200      	movs	r2, #0
 80037de:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < BLOCK_COUNT; i++) {
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	3301      	adds	r3, #1
 80037e4:	60bb      	str	r3, [r7, #8]
 80037e6:	68bb      	ldr	r3, [r7, #8]
 80037e8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037ec:	dbba      	blt.n	8003764 <get_all_files+0xe>
 80037ee:	e000      	b.n	80037f2 <get_all_files+0x9c>
		} else {
			break;
 80037f0:	bf00      	nop
		}
	}

	free(work);
 80037f2:	68f8      	ldr	r0, [r7, #12]
 80037f4:	f00c fa3e 	bl	800fc74 <free>
	return RFS_OK;
 80037f8:	2300      	movs	r3, #0
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3710      	adds	r7, #16
 80037fe:	46bd      	mov	sp, r7
 8003800:	bdb0      	pop	{r4, r5, r7, pc}

08003802 <entry_present>:
 * Check if entry is present
 *
 * @param entry - Entry to check
 * @return RFS_OK if entry is present
 * */
RFS_StatusTypeDef entry_present(uint16_t entry) {
 8003802:	b580      	push	{r7, lr}
 8003804:	b084      	sub	sp, #16
 8003806:	af00      	add	r7, sp, #0
 8003808:	4603      	mov	r3, r0
 800380a:	80fb      	strh	r3, [r7, #6]
	uint8_t byte_read;

	if (MEM_READPAGE(entry * BLOCK_PAGECOUNT, 0x0000, &byte_read, 1) != HAL_OK) {
 800380c:	88fb      	ldrh	r3, [r7, #6]
 800380e:	019b      	lsls	r3, r3, #6
 8003810:	b298      	uxth	r0, r3
 8003812:	f107 020f 	add.w	r2, r7, #15
 8003816:	2301      	movs	r3, #1
 8003818:	2100      	movs	r1, #0
 800381a:	f7fe fd45 	bl	80022a8 <MEM_READPAGE>
 800381e:	4603      	mov	r3, r0
 8003820:	2b00      	cmp	r3, #0
 8003822:	d001      	beq.n	8003828 <entry_present+0x26>
		return RFS_READ_ERROR;
 8003824:	2305      	movs	r3, #5
 8003826:	e005      	b.n	8003834 <entry_present+0x32>
	}

	if (byte_read == 0xFF) {
 8003828:	7bfb      	ldrb	r3, [r7, #15]
 800382a:	2bff      	cmp	r3, #255	; 0xff
 800382c:	d101      	bne.n	8003832 <entry_present+0x30>
		return RFS_NO_CARD;
 800382e:	2301      	movs	r3, #1
 8003830:	e000      	b.n	8003834 <entry_present+0x32>
	}

	return RFS_OK;
 8003832:	2300      	movs	r3, #0
}
 8003834:	4618      	mov	r0, r3
 8003836:	3710      	adds	r7, #16
 8003838:	46bd      	mov	sp, r7
 800383a:	bd80      	pop	{r7, pc}

0800383c <get_file_name>:
/**
 * Get the file name of a given entry
 * @param entry - Entry to get name of
 * @return pointer to name
 * */
char* get_file_name(uint16_t entry) {
 800383c:	b580      	push	{r7, lr}
 800383e:	b084      	sub	sp, #16
 8003840:	af00      	add	r7, sp, #0
 8003842:	4603      	mov	r3, r0
 8003844:	80fb      	strh	r3, [r7, #6]
	Card* work;

	if (entry_present(entry) != RFS_OK) {
 8003846:	88fb      	ldrh	r3, [r7, #6]
 8003848:	4618      	mov	r0, r3
 800384a:	f7ff ffda 	bl	8003802 <entry_present>
 800384e:	4603      	mov	r3, r0
 8003850:	2b00      	cmp	r3, #0
 8003852:	d001      	beq.n	8003858 <get_file_name+0x1c>
		return NULL;
 8003854:	2300      	movs	r3, #0
 8003856:	e01a      	b.n	800388e <get_file_name+0x52>
	}

	work = read_card_entry(entry);
 8003858:	88fb      	ldrh	r3, [r7, #6]
 800385a:	4618      	mov	r0, r3
 800385c:	f7ff fe01 	bl	8003462 <read_card_entry>
 8003860:	60f8      	str	r0, [r7, #12]

	char* name = malloc((strlen(work->name) + 1) * sizeof(char));
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	4618      	mov	r0, r3
 8003868:	f7fc fcba 	bl	80001e0 <strlen>
 800386c:	4603      	mov	r3, r0
 800386e:	3301      	adds	r3, #1
 8003870:	4618      	mov	r0, r3
 8003872:	f00c f9f7 	bl	800fc64 <malloc>
 8003876:	4603      	mov	r3, r0
 8003878:	60bb      	str	r3, [r7, #8]
	strcpy(name, work->name);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	4619      	mov	r1, r3
 8003880:	68b8      	ldr	r0, [r7, #8]
 8003882:	f00c fb25 	bl	800fed0 <strcpy>
	free(work);
 8003886:	68f8      	ldr	r0, [r7, #12]
 8003888:	f00c f9f4 	bl	800fc74 <free>

	return name;
 800388c:	68bb      	ldr	r3, [r7, #8]
}
 800388e:	4618      	mov	r0, r3
 8003890:	3710      	adds	r7, #16
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}

08003896 <remove_card>:

/**
 * Remove card from file system
 * @param entry - Entry to remove
 * */
void remove_card(uint16_t entry) {
 8003896:	b580      	push	{r7, lr}
 8003898:	b082      	sub	sp, #8
 800389a:	af00      	add	r7, sp, #0
 800389c:	4603      	mov	r3, r0
 800389e:	80fb      	strh	r3, [r7, #6]
	block_erase(entry);
 80038a0:	88fb      	ldrh	r3, [r7, #6]
 80038a2:	4618      	mov	r0, r3
 80038a4:	f7fe fc12 	bl	80020cc <block_erase>
}
 80038a8:	bf00      	nop
 80038aa:	3708      	adds	r7, #8
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}

080038b0 <get_used_size>:

/**
 * Calculate the used size of memory in MiB
 * @return size of memory used in MiB
 * */
uint32_t get_used_size(void) {
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
	int file_count = get_number_files();
 80038b6:	f7ff ff2d 	bl	8003714 <get_number_files>
 80038ba:	6078      	str	r0, [r7, #4]

	return (BLOCK_SIZE * file_count);
 80038bc:	6878      	ldr	r0, [r7, #4]
 80038be:	f7fc ff63 	bl	8000788 <__aeabi_i2d>
 80038c2:	a309      	add	r3, pc, #36	; (adr r3, 80038e8 <get_used_size+0x38>)
 80038c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c8:	f7fc fce2 	bl	8000290 <__aeabi_dmul>
 80038cc:	4602      	mov	r2, r0
 80038ce:	460b      	mov	r3, r1
 80038d0:	4610      	mov	r0, r2
 80038d2:	4619      	mov	r1, r3
 80038d4:	f7fc ffc2 	bl	800085c <__aeabi_d2uiz>
 80038d8:	4603      	mov	r3, r0
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3708      	adds	r7, #8
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	f3af 8000 	nop.w
 80038e8:	d2f1a9fc 	.word	0xd2f1a9fc
 80038ec:	3fc0624d 	.word	0x3fc0624d

080038f0 <get_free_size>:

/**
 * Get size of memory that is free
 * @return size of memory that is free in MiB
 * */
uint32_t get_free_size(void) {
 80038f0:	b580      	push	{r7, lr}
 80038f2:	af00      	add	r7, sp, #0
	return MEM_SIZE - get_used_size();
 80038f4:	f7ff ffdc 	bl	80038b0 <get_used_size>
 80038f8:	4603      	mov	r3, r0
 80038fa:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
}
 80038fe:	4618      	mov	r0, r3
 8003900:	bd80      	pop	{r7, pc}
	...

08003904 <get_used_size_str>:

/**
 * Get used size as a string (Useful for printing to OLED)
 * @param result - Pointer to string to write to
 * */
void get_used_size_str(char* result) {
 8003904:	b580      	push	{r7, lr}
 8003906:	b084      	sub	sp, #16
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
	uint32_t used = get_used_size();
 800390c:	f7ff ffd0 	bl	80038b0 <get_used_size>
 8003910:	60f8      	str	r0, [r7, #12]
	sprintf(result,"%i", used);
 8003912:	68fa      	ldr	r2, [r7, #12]
 8003914:	4903      	ldr	r1, [pc, #12]	; (8003924 <get_used_size_str+0x20>)
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f00c faba 	bl	800fe90 <siprintf>
}
 800391c:	bf00      	nop
 800391e:	3710      	adds	r7, #16
 8003920:	46bd      	mov	sp, r7
 8003922:	bd80      	pop	{r7, pc}
 8003924:	0801081c 	.word	0x0801081c

08003928 <get_free_size_str>:

/**
 * Get free size as a string
 * @param result - Pointer to string to write to
 * */
void get_free_size_str(char* result) {
 8003928:	b580      	push	{r7, lr}
 800392a:	b084      	sub	sp, #16
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
	uint32_t free = get_free_size();
 8003930:	f7ff ffde 	bl	80038f0 <get_free_size>
 8003934:	60f8      	str	r0, [r7, #12]
	sprintf(result, "%i", free);
 8003936:	68fa      	ldr	r2, [r7, #12]
 8003938:	4903      	ldr	r1, [pc, #12]	; (8003948 <get_free_size_str+0x20>)
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f00c faa8 	bl	800fe90 <siprintf>
}
 8003940:	bf00      	nop
 8003942:	3710      	adds	r7, #16
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}
 8003948:	0801081c 	.word	0x0801081c

0800394c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b082      	sub	sp, #8
 8003950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003952:	2300      	movs	r3, #0
 8003954:	607b      	str	r3, [r7, #4]
 8003956:	4b12      	ldr	r3, [pc, #72]	; (80039a0 <HAL_MspInit+0x54>)
 8003958:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800395a:	4a11      	ldr	r2, [pc, #68]	; (80039a0 <HAL_MspInit+0x54>)
 800395c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003960:	6453      	str	r3, [r2, #68]	; 0x44
 8003962:	4b0f      	ldr	r3, [pc, #60]	; (80039a0 <HAL_MspInit+0x54>)
 8003964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003966:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800396a:	607b      	str	r3, [r7, #4]
 800396c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800396e:	2300      	movs	r3, #0
 8003970:	603b      	str	r3, [r7, #0]
 8003972:	4b0b      	ldr	r3, [pc, #44]	; (80039a0 <HAL_MspInit+0x54>)
 8003974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003976:	4a0a      	ldr	r2, [pc, #40]	; (80039a0 <HAL_MspInit+0x54>)
 8003978:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800397c:	6413      	str	r3, [r2, #64]	; 0x40
 800397e:	4b08      	ldr	r3, [pc, #32]	; (80039a0 <HAL_MspInit+0x54>)
 8003980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003982:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003986:	603b      	str	r3, [r7, #0]
 8003988:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800398a:	2200      	movs	r2, #0
 800398c:	210f      	movs	r1, #15
 800398e:	f06f 0001 	mvn.w	r0, #1
 8003992:	f000 fb79 	bl	8004088 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003996:	bf00      	nop
 8003998:	3708      	adds	r7, #8
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
 800399e:	bf00      	nop
 80039a0:	40023800 	.word	0x40023800

080039a4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b08a      	sub	sp, #40	; 0x28
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039ac:	f107 0314 	add.w	r3, r7, #20
 80039b0:	2200      	movs	r2, #0
 80039b2:	601a      	str	r2, [r3, #0]
 80039b4:	605a      	str	r2, [r3, #4]
 80039b6:	609a      	str	r2, [r3, #8]
 80039b8:	60da      	str	r2, [r3, #12]
 80039ba:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a19      	ldr	r2, [pc, #100]	; (8003a28 <HAL_I2C_MspInit+0x84>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d12b      	bne.n	8003a1e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039c6:	2300      	movs	r3, #0
 80039c8:	613b      	str	r3, [r7, #16]
 80039ca:	4b18      	ldr	r3, [pc, #96]	; (8003a2c <HAL_I2C_MspInit+0x88>)
 80039cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ce:	4a17      	ldr	r2, [pc, #92]	; (8003a2c <HAL_I2C_MspInit+0x88>)
 80039d0:	f043 0302 	orr.w	r3, r3, #2
 80039d4:	6313      	str	r3, [r2, #48]	; 0x30
 80039d6:	4b15      	ldr	r3, [pc, #84]	; (8003a2c <HAL_I2C_MspInit+0x88>)
 80039d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039da:	f003 0302 	and.w	r3, r3, #2
 80039de:	613b      	str	r3, [r7, #16]
 80039e0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80039e2:	23c0      	movs	r3, #192	; 0xc0
 80039e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80039e6:	2312      	movs	r3, #18
 80039e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039ea:	2300      	movs	r3, #0
 80039ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039ee:	2303      	movs	r3, #3
 80039f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80039f2:	2304      	movs	r3, #4
 80039f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039f6:	f107 0314 	add.w	r3, r7, #20
 80039fa:	4619      	mov	r1, r3
 80039fc:	480c      	ldr	r0, [pc, #48]	; (8003a30 <HAL_I2C_MspInit+0x8c>)
 80039fe:	f000 fb6d 	bl	80040dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003a02:	2300      	movs	r3, #0
 8003a04:	60fb      	str	r3, [r7, #12]
 8003a06:	4b09      	ldr	r3, [pc, #36]	; (8003a2c <HAL_I2C_MspInit+0x88>)
 8003a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a0a:	4a08      	ldr	r2, [pc, #32]	; (8003a2c <HAL_I2C_MspInit+0x88>)
 8003a0c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003a10:	6413      	str	r3, [r2, #64]	; 0x40
 8003a12:	4b06      	ldr	r3, [pc, #24]	; (8003a2c <HAL_I2C_MspInit+0x88>)
 8003a14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a16:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a1a:	60fb      	str	r3, [r7, #12]
 8003a1c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003a1e:	bf00      	nop
 8003a20:	3728      	adds	r7, #40	; 0x28
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	40005400 	.word	0x40005400
 8003a2c:	40023800 	.word	0x40023800
 8003a30:	40020400 	.word	0x40020400

08003a34 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b08c      	sub	sp, #48	; 0x30
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a3c:	f107 031c 	add.w	r3, r7, #28
 8003a40:	2200      	movs	r2, #0
 8003a42:	601a      	str	r2, [r3, #0]
 8003a44:	605a      	str	r2, [r3, #4]
 8003a46:	609a      	str	r2, [r3, #8]
 8003a48:	60da      	str	r2, [r3, #12]
 8003a4a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a32      	ldr	r2, [pc, #200]	; (8003b1c <HAL_SPI_MspInit+0xe8>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d12c      	bne.n	8003ab0 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003a56:	2300      	movs	r3, #0
 8003a58:	61bb      	str	r3, [r7, #24]
 8003a5a:	4b31      	ldr	r3, [pc, #196]	; (8003b20 <HAL_SPI_MspInit+0xec>)
 8003a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a5e:	4a30      	ldr	r2, [pc, #192]	; (8003b20 <HAL_SPI_MspInit+0xec>)
 8003a60:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003a64:	6453      	str	r3, [r2, #68]	; 0x44
 8003a66:	4b2e      	ldr	r3, [pc, #184]	; (8003b20 <HAL_SPI_MspInit+0xec>)
 8003a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a6e:	61bb      	str	r3, [r7, #24]
 8003a70:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a72:	2300      	movs	r3, #0
 8003a74:	617b      	str	r3, [r7, #20]
 8003a76:	4b2a      	ldr	r3, [pc, #168]	; (8003b20 <HAL_SPI_MspInit+0xec>)
 8003a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a7a:	4a29      	ldr	r2, [pc, #164]	; (8003b20 <HAL_SPI_MspInit+0xec>)
 8003a7c:	f043 0301 	orr.w	r3, r3, #1
 8003a80:	6313      	str	r3, [r2, #48]	; 0x30
 8003a82:	4b27      	ldr	r3, [pc, #156]	; (8003b20 <HAL_SPI_MspInit+0xec>)
 8003a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a86:	f003 0301 	and.w	r3, r3, #1
 8003a8a:	617b      	str	r3, [r7, #20]
 8003a8c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8003a8e:	23a0      	movs	r3, #160	; 0xa0
 8003a90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a92:	2302      	movs	r3, #2
 8003a94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a96:	2300      	movs	r3, #0
 8003a98:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a9a:	2303      	movs	r3, #3
 8003a9c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003a9e:	2305      	movs	r3, #5
 8003aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003aa2:	f107 031c 	add.w	r3, r7, #28
 8003aa6:	4619      	mov	r1, r3
 8003aa8:	481e      	ldr	r0, [pc, #120]	; (8003b24 <HAL_SPI_MspInit+0xf0>)
 8003aaa:	f000 fb17 	bl	80040dc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003aae:	e031      	b.n	8003b14 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a1c      	ldr	r2, [pc, #112]	; (8003b28 <HAL_SPI_MspInit+0xf4>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d12c      	bne.n	8003b14 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003aba:	2300      	movs	r3, #0
 8003abc:	613b      	str	r3, [r7, #16]
 8003abe:	4b18      	ldr	r3, [pc, #96]	; (8003b20 <HAL_SPI_MspInit+0xec>)
 8003ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac2:	4a17      	ldr	r2, [pc, #92]	; (8003b20 <HAL_SPI_MspInit+0xec>)
 8003ac4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ac8:	6413      	str	r3, [r2, #64]	; 0x40
 8003aca:	4b15      	ldr	r3, [pc, #84]	; (8003b20 <HAL_SPI_MspInit+0xec>)
 8003acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ace:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ad2:	613b      	str	r3, [r7, #16]
 8003ad4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	60fb      	str	r3, [r7, #12]
 8003ada:	4b11      	ldr	r3, [pc, #68]	; (8003b20 <HAL_SPI_MspInit+0xec>)
 8003adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ade:	4a10      	ldr	r2, [pc, #64]	; (8003b20 <HAL_SPI_MspInit+0xec>)
 8003ae0:	f043 0302 	orr.w	r3, r3, #2
 8003ae4:	6313      	str	r3, [r2, #48]	; 0x30
 8003ae6:	4b0e      	ldr	r3, [pc, #56]	; (8003b20 <HAL_SPI_MspInit+0xec>)
 8003ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aea:	f003 0302 	and.w	r3, r3, #2
 8003aee:	60fb      	str	r3, [r7, #12]
 8003af0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 8003af2:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 8003af6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003af8:	2302      	movs	r3, #2
 8003afa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003afc:	2300      	movs	r3, #0
 8003afe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b00:	2303      	movs	r3, #3
 8003b02:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003b04:	2305      	movs	r3, #5
 8003b06:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b08:	f107 031c 	add.w	r3, r7, #28
 8003b0c:	4619      	mov	r1, r3
 8003b0e:	4807      	ldr	r0, [pc, #28]	; (8003b2c <HAL_SPI_MspInit+0xf8>)
 8003b10:	f000 fae4 	bl	80040dc <HAL_GPIO_Init>
}
 8003b14:	bf00      	nop
 8003b16:	3730      	adds	r7, #48	; 0x30
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}
 8003b1c:	40013000 	.word	0x40013000
 8003b20:	40023800 	.word	0x40023800
 8003b24:	40020000 	.word	0x40020000
 8003b28:	40003800 	.word	0x40003800
 8003b2c:	40020400 	.word	0x40020400

08003b30 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b085      	sub	sp, #20
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b40:	d10e      	bne.n	8003b60 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003b42:	2300      	movs	r3, #0
 8003b44:	60fb      	str	r3, [r7, #12]
 8003b46:	4b13      	ldr	r3, [pc, #76]	; (8003b94 <HAL_TIM_Base_MspInit+0x64>)
 8003b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b4a:	4a12      	ldr	r2, [pc, #72]	; (8003b94 <HAL_TIM_Base_MspInit+0x64>)
 8003b4c:	f043 0301 	orr.w	r3, r3, #1
 8003b50:	6413      	str	r3, [r2, #64]	; 0x40
 8003b52:	4b10      	ldr	r3, [pc, #64]	; (8003b94 <HAL_TIM_Base_MspInit+0x64>)
 8003b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b56:	f003 0301 	and.w	r3, r3, #1
 8003b5a:	60fb      	str	r3, [r7, #12]
 8003b5c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003b5e:	e012      	b.n	8003b86 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a0c      	ldr	r2, [pc, #48]	; (8003b98 <HAL_TIM_Base_MspInit+0x68>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d10d      	bne.n	8003b86 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	60bb      	str	r3, [r7, #8]
 8003b6e:	4b09      	ldr	r3, [pc, #36]	; (8003b94 <HAL_TIM_Base_MspInit+0x64>)
 8003b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b72:	4a08      	ldr	r2, [pc, #32]	; (8003b94 <HAL_TIM_Base_MspInit+0x64>)
 8003b74:	f043 0302 	orr.w	r3, r3, #2
 8003b78:	6413      	str	r3, [r2, #64]	; 0x40
 8003b7a:	4b06      	ldr	r3, [pc, #24]	; (8003b94 <HAL_TIM_Base_MspInit+0x64>)
 8003b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7e:	f003 0302 	and.w	r3, r3, #2
 8003b82:	60bb      	str	r3, [r7, #8]
 8003b84:	68bb      	ldr	r3, [r7, #8]
}
 8003b86:	bf00      	nop
 8003b88:	3714      	adds	r7, #20
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr
 8003b92:	bf00      	nop
 8003b94:	40023800 	.word	0x40023800
 8003b98:	40000400 	.word	0x40000400

08003b9c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b088      	sub	sp, #32
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ba4:	f107 030c 	add.w	r3, r7, #12
 8003ba8:	2200      	movs	r2, #0
 8003baa:	601a      	str	r2, [r3, #0]
 8003bac:	605a      	str	r2, [r3, #4]
 8003bae:	609a      	str	r2, [r3, #8]
 8003bb0:	60da      	str	r2, [r3, #12]
 8003bb2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bbc:	d11d      	bne.n	8003bfa <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	60bb      	str	r3, [r7, #8]
 8003bc2:	4b10      	ldr	r3, [pc, #64]	; (8003c04 <HAL_TIM_MspPostInit+0x68>)
 8003bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc6:	4a0f      	ldr	r2, [pc, #60]	; (8003c04 <HAL_TIM_MspPostInit+0x68>)
 8003bc8:	f043 0301 	orr.w	r3, r3, #1
 8003bcc:	6313      	str	r3, [r2, #48]	; 0x30
 8003bce:	4b0d      	ldr	r3, [pc, #52]	; (8003c04 <HAL_TIM_MspPostInit+0x68>)
 8003bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd2:	f003 0301 	and.w	r3, r3, #1
 8003bd6:	60bb      	str	r3, [r7, #8]
 8003bd8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003bda:	2304      	movs	r3, #4
 8003bdc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bde:	2302      	movs	r3, #2
 8003be0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003be2:	2300      	movs	r3, #0
 8003be4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003be6:	2300      	movs	r3, #0
 8003be8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003bea:	2301      	movs	r3, #1
 8003bec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bee:	f107 030c 	add.w	r3, r7, #12
 8003bf2:	4619      	mov	r1, r3
 8003bf4:	4804      	ldr	r0, [pc, #16]	; (8003c08 <HAL_TIM_MspPostInit+0x6c>)
 8003bf6:	f000 fa71 	bl	80040dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003bfa:	bf00      	nop
 8003bfc:	3720      	adds	r7, #32
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	40023800 	.word	0x40023800
 8003c08:	40020000 	.word	0x40020000

08003c0c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b08e      	sub	sp, #56	; 0x38
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003c14:	2300      	movs	r3, #0
 8003c16:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	60fb      	str	r3, [r7, #12]
 8003c20:	4b33      	ldr	r3, [pc, #204]	; (8003cf0 <HAL_InitTick+0xe4>)
 8003c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c24:	4a32      	ldr	r2, [pc, #200]	; (8003cf0 <HAL_InitTick+0xe4>)
 8003c26:	f043 0308 	orr.w	r3, r3, #8
 8003c2a:	6413      	str	r3, [r2, #64]	; 0x40
 8003c2c:	4b30      	ldr	r3, [pc, #192]	; (8003cf0 <HAL_InitTick+0xe4>)
 8003c2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c30:	f003 0308 	and.w	r3, r3, #8
 8003c34:	60fb      	str	r3, [r7, #12]
 8003c36:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003c38:	f107 0210 	add.w	r2, r7, #16
 8003c3c:	f107 0314 	add.w	r3, r7, #20
 8003c40:	4611      	mov	r1, r2
 8003c42:	4618      	mov	r0, r3
 8003c44:	f003 fad6 	bl	80071f4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003c48:	6a3b      	ldr	r3, [r7, #32]
 8003c4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003c4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d103      	bne.n	8003c5a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003c52:	f003 fabb 	bl	80071cc <HAL_RCC_GetPCLK1Freq>
 8003c56:	6378      	str	r0, [r7, #52]	; 0x34
 8003c58:	e004      	b.n	8003c64 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003c5a:	f003 fab7 	bl	80071cc <HAL_RCC_GetPCLK1Freq>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	005b      	lsls	r3, r3, #1
 8003c62:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003c64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c66:	4a23      	ldr	r2, [pc, #140]	; (8003cf4 <HAL_InitTick+0xe8>)
 8003c68:	fba2 2303 	umull	r2, r3, r2, r3
 8003c6c:	0c9b      	lsrs	r3, r3, #18
 8003c6e:	3b01      	subs	r3, #1
 8003c70:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8003c72:	4b21      	ldr	r3, [pc, #132]	; (8003cf8 <HAL_InitTick+0xec>)
 8003c74:	4a21      	ldr	r2, [pc, #132]	; (8003cfc <HAL_InitTick+0xf0>)
 8003c76:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8003c78:	4b1f      	ldr	r3, [pc, #124]	; (8003cf8 <HAL_InitTick+0xec>)
 8003c7a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003c7e:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8003c80:	4a1d      	ldr	r2, [pc, #116]	; (8003cf8 <HAL_InitTick+0xec>)
 8003c82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c84:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 8003c86:	4b1c      	ldr	r3, [pc, #112]	; (8003cf8 <HAL_InitTick+0xec>)
 8003c88:	2200      	movs	r2, #0
 8003c8a:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c8c:	4b1a      	ldr	r3, [pc, #104]	; (8003cf8 <HAL_InitTick+0xec>)
 8003c8e:	2200      	movs	r2, #0
 8003c90:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c92:	4b19      	ldr	r3, [pc, #100]	; (8003cf8 <HAL_InitTick+0xec>)
 8003c94:	2200      	movs	r2, #0
 8003c96:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 8003c98:	4817      	ldr	r0, [pc, #92]	; (8003cf8 <HAL_InitTick+0xec>)
 8003c9a:	f003 ff0f 	bl	8007abc <HAL_TIM_Base_Init>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8003ca4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d11b      	bne.n	8003ce4 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 8003cac:	4812      	ldr	r0, [pc, #72]	; (8003cf8 <HAL_InitTick+0xec>)
 8003cae:	f003 ffd7 	bl	8007c60 <HAL_TIM_Base_Start_IT>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8003cb8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d111      	bne.n	8003ce4 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003cc0:	2032      	movs	r0, #50	; 0x32
 8003cc2:	f000 f9fd 	bl	80040c0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2b0f      	cmp	r3, #15
 8003cca:	d808      	bhi.n	8003cde <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 8003ccc:	2200      	movs	r2, #0
 8003cce:	6879      	ldr	r1, [r7, #4]
 8003cd0:	2032      	movs	r0, #50	; 0x32
 8003cd2:	f000 f9d9 	bl	8004088 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003cd6:	4a0a      	ldr	r2, [pc, #40]	; (8003d00 <HAL_InitTick+0xf4>)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6013      	str	r3, [r2, #0]
 8003cdc:	e002      	b.n	8003ce4 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003ce4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	3738      	adds	r7, #56	; 0x38
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bd80      	pop	{r7, pc}
 8003cf0:	40023800 	.word	0x40023800
 8003cf4:	431bde83 	.word	0x431bde83
 8003cf8:	200008e4 	.word	0x200008e4
 8003cfc:	40000c00 	.word	0x40000c00
 8003d00:	200005a0 	.word	0x200005a0

08003d04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d04:	b480      	push	{r7}
 8003d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003d08:	e7fe      	b.n	8003d08 <NMI_Handler+0x4>

08003d0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d0a:	b480      	push	{r7}
 8003d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003d0e:	e7fe      	b.n	8003d0e <HardFault_Handler+0x4>

08003d10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003d10:	b480      	push	{r7}
 8003d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003d14:	e7fe      	b.n	8003d14 <MemManage_Handler+0x4>

08003d16 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003d16:	b480      	push	{r7}
 8003d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d1a:	e7fe      	b.n	8003d1a <BusFault_Handler+0x4>

08003d1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d20:	e7fe      	b.n	8003d20 <UsageFault_Handler+0x4>

08003d22 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d22:	b480      	push	{r7}
 8003d24:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d26:	bf00      	nop
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr

08003d30 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8003d34:	2002      	movs	r0, #2
 8003d36:	f000 fb87 	bl	8004448 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8003d3a:	bf00      	nop
 8003d3c:	bd80      	pop	{r7, pc}
	...

08003d40 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003d44:	4802      	ldr	r0, [pc, #8]	; (8003d50 <TIM5_IRQHandler+0x10>)
 8003d46:	f004 f95b 	bl	8008000 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003d4a:	bf00      	nop
 8003d4c:	bd80      	pop	{r7, pc}
 8003d4e:	bf00      	nop
 8003d50:	200008e4 	.word	0x200008e4

08003d54 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003d58:	4802      	ldr	r0, [pc, #8]	; (8003d64 <OTG_FS_IRQHandler+0x10>)
 8003d5a:	f001 fc9c 	bl	8005696 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003d5e:	bf00      	nop
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	bf00      	nop
 8003d64:	200077a4 	.word	0x200077a4

08003d68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b086      	sub	sp, #24
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003d70:	4a14      	ldr	r2, [pc, #80]	; (8003dc4 <_sbrk+0x5c>)
 8003d72:	4b15      	ldr	r3, [pc, #84]	; (8003dc8 <_sbrk+0x60>)
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003d7c:	4b13      	ldr	r3, [pc, #76]	; (8003dcc <_sbrk+0x64>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d102      	bne.n	8003d8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003d84:	4b11      	ldr	r3, [pc, #68]	; (8003dcc <_sbrk+0x64>)
 8003d86:	4a12      	ldr	r2, [pc, #72]	; (8003dd0 <_sbrk+0x68>)
 8003d88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003d8a:	4b10      	ldr	r3, [pc, #64]	; (8003dcc <_sbrk+0x64>)
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	4413      	add	r3, r2
 8003d92:	693a      	ldr	r2, [r7, #16]
 8003d94:	429a      	cmp	r2, r3
 8003d96:	d207      	bcs.n	8003da8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003d98:	f00b ff3a 	bl	800fc10 <__errno>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	220c      	movs	r2, #12
 8003da0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003da2:	f04f 33ff 	mov.w	r3, #4294967295
 8003da6:	e009      	b.n	8003dbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003da8:	4b08      	ldr	r3, [pc, #32]	; (8003dcc <_sbrk+0x64>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003dae:	4b07      	ldr	r3, [pc, #28]	; (8003dcc <_sbrk+0x64>)
 8003db0:	681a      	ldr	r2, [r3, #0]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	4413      	add	r3, r2
 8003db6:	4a05      	ldr	r2, [pc, #20]	; (8003dcc <_sbrk+0x64>)
 8003db8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003dba:	68fb      	ldr	r3, [r7, #12]
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	3718      	adds	r7, #24
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bd80      	pop	{r7, pc}
 8003dc4:	20010000 	.word	0x20010000
 8003dc8:	00000400 	.word	0x00000400
 8003dcc:	2000092c 	.word	0x2000092c
 8003dd0:	20007ee0 	.word	0x20007ee0

08003dd4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003dd8:	4b06      	ldr	r3, [pc, #24]	; (8003df4 <SystemInit+0x20>)
 8003dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dde:	4a05      	ldr	r2, [pc, #20]	; (8003df4 <SystemInit+0x20>)
 8003de0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003de4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003de8:	bf00      	nop
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr
 8003df2:	bf00      	nop
 8003df4:	e000ed00 	.word	0xe000ed00

08003df8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003df8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003e30 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003dfc:	480d      	ldr	r0, [pc, #52]	; (8003e34 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003dfe:	490e      	ldr	r1, [pc, #56]	; (8003e38 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003e00:	4a0e      	ldr	r2, [pc, #56]	; (8003e3c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003e02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003e04:	e002      	b.n	8003e0c <LoopCopyDataInit>

08003e06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003e06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003e08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003e0a:	3304      	adds	r3, #4

08003e0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003e0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003e0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003e10:	d3f9      	bcc.n	8003e06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003e12:	4a0b      	ldr	r2, [pc, #44]	; (8003e40 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003e14:	4c0b      	ldr	r4, [pc, #44]	; (8003e44 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003e16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003e18:	e001      	b.n	8003e1e <LoopFillZerobss>

08003e1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003e1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003e1c:	3204      	adds	r2, #4

08003e1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003e1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003e20:	d3fb      	bcc.n	8003e1a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003e22:	f7ff ffd7 	bl	8003dd4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003e26:	f00b fef9 	bl	800fc1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003e2a:	f7fe fbdf 	bl	80025ec <main>
  bx  lr    
 8003e2e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003e30:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003e34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003e38:	20000700 	.word	0x20000700
  ldr r2, =_sidata
 8003e3c:	08010f8c 	.word	0x08010f8c
  ldr r2, =_sbss
 8003e40:	20000700 	.word	0x20000700
  ldr r4, =_ebss
 8003e44:	20007ee0 	.word	0x20007ee0

08003e48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003e48:	e7fe      	b.n	8003e48 <ADC_IRQHandler>
	...

08003e4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003e50:	4b0e      	ldr	r3, [pc, #56]	; (8003e8c <HAL_Init+0x40>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	4a0d      	ldr	r2, [pc, #52]	; (8003e8c <HAL_Init+0x40>)
 8003e56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003e5c:	4b0b      	ldr	r3, [pc, #44]	; (8003e8c <HAL_Init+0x40>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a0a      	ldr	r2, [pc, #40]	; (8003e8c <HAL_Init+0x40>)
 8003e62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003e66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003e68:	4b08      	ldr	r3, [pc, #32]	; (8003e8c <HAL_Init+0x40>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a07      	ldr	r2, [pc, #28]	; (8003e8c <HAL_Init+0x40>)
 8003e6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003e74:	2003      	movs	r0, #3
 8003e76:	f000 f8fc 	bl	8004072 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003e7a:	200f      	movs	r0, #15
 8003e7c:	f7ff fec6 	bl	8003c0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003e80:	f7ff fd64 	bl	800394c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003e84:	2300      	movs	r3, #0
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	40023c00 	.word	0x40023c00

08003e90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003e90:	b480      	push	{r7}
 8003e92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003e94:	4b06      	ldr	r3, [pc, #24]	; (8003eb0 <HAL_IncTick+0x20>)
 8003e96:	781b      	ldrb	r3, [r3, #0]
 8003e98:	461a      	mov	r2, r3
 8003e9a:	4b06      	ldr	r3, [pc, #24]	; (8003eb4 <HAL_IncTick+0x24>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4413      	add	r3, r2
 8003ea0:	4a04      	ldr	r2, [pc, #16]	; (8003eb4 <HAL_IncTick+0x24>)
 8003ea2:	6013      	str	r3, [r2, #0]
}
 8003ea4:	bf00      	nop
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eac:	4770      	bx	lr
 8003eae:	bf00      	nop
 8003eb0:	200005a4 	.word	0x200005a4
 8003eb4:	20000930 	.word	0x20000930

08003eb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	af00      	add	r7, sp, #0
  return uwTick;
 8003ebc:	4b03      	ldr	r3, [pc, #12]	; (8003ecc <HAL_GetTick+0x14>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec8:	4770      	bx	lr
 8003eca:	bf00      	nop
 8003ecc:	20000930 	.word	0x20000930

08003ed0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b084      	sub	sp, #16
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003ed8:	f7ff ffee 	bl	8003eb8 <HAL_GetTick>
 8003edc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ee8:	d005      	beq.n	8003ef6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003eea:	4b0a      	ldr	r3, [pc, #40]	; (8003f14 <HAL_Delay+0x44>)
 8003eec:	781b      	ldrb	r3, [r3, #0]
 8003eee:	461a      	mov	r2, r3
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	4413      	add	r3, r2
 8003ef4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003ef6:	bf00      	nop
 8003ef8:	f7ff ffde 	bl	8003eb8 <HAL_GetTick>
 8003efc:	4602      	mov	r2, r0
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	68fa      	ldr	r2, [r7, #12]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d8f7      	bhi.n	8003ef8 <HAL_Delay+0x28>
  {
  }
}
 8003f08:	bf00      	nop
 8003f0a:	bf00      	nop
 8003f0c:	3710      	adds	r7, #16
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	bf00      	nop
 8003f14:	200005a4 	.word	0x200005a4

08003f18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b085      	sub	sp, #20
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	f003 0307 	and.w	r3, r3, #7
 8003f26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f28:	4b0c      	ldr	r3, [pc, #48]	; (8003f5c <__NVIC_SetPriorityGrouping+0x44>)
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f2e:	68ba      	ldr	r2, [r7, #8]
 8003f30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003f34:	4013      	ands	r3, r2
 8003f36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003f44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f4a:	4a04      	ldr	r2, [pc, #16]	; (8003f5c <__NVIC_SetPriorityGrouping+0x44>)
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	60d3      	str	r3, [r2, #12]
}
 8003f50:	bf00      	nop
 8003f52:	3714      	adds	r7, #20
 8003f54:	46bd      	mov	sp, r7
 8003f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5a:	4770      	bx	lr
 8003f5c:	e000ed00 	.word	0xe000ed00

08003f60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f60:	b480      	push	{r7}
 8003f62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f64:	4b04      	ldr	r3, [pc, #16]	; (8003f78 <__NVIC_GetPriorityGrouping+0x18>)
 8003f66:	68db      	ldr	r3, [r3, #12]
 8003f68:	0a1b      	lsrs	r3, r3, #8
 8003f6a:	f003 0307 	and.w	r3, r3, #7
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	46bd      	mov	sp, r7
 8003f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f76:	4770      	bx	lr
 8003f78:	e000ed00 	.word	0xe000ed00

08003f7c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b083      	sub	sp, #12
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	4603      	mov	r3, r0
 8003f84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	db0b      	blt.n	8003fa6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f8e:	79fb      	ldrb	r3, [r7, #7]
 8003f90:	f003 021f 	and.w	r2, r3, #31
 8003f94:	4907      	ldr	r1, [pc, #28]	; (8003fb4 <__NVIC_EnableIRQ+0x38>)
 8003f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f9a:	095b      	lsrs	r3, r3, #5
 8003f9c:	2001      	movs	r0, #1
 8003f9e:	fa00 f202 	lsl.w	r2, r0, r2
 8003fa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003fa6:	bf00      	nop
 8003fa8:	370c      	adds	r7, #12
 8003faa:	46bd      	mov	sp, r7
 8003fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb0:	4770      	bx	lr
 8003fb2:	bf00      	nop
 8003fb4:	e000e100 	.word	0xe000e100

08003fb8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	6039      	str	r1, [r7, #0]
 8003fc2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fc4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	db0a      	blt.n	8003fe2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	b2da      	uxtb	r2, r3
 8003fd0:	490c      	ldr	r1, [pc, #48]	; (8004004 <__NVIC_SetPriority+0x4c>)
 8003fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fd6:	0112      	lsls	r2, r2, #4
 8003fd8:	b2d2      	uxtb	r2, r2
 8003fda:	440b      	add	r3, r1
 8003fdc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003fe0:	e00a      	b.n	8003ff8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	b2da      	uxtb	r2, r3
 8003fe6:	4908      	ldr	r1, [pc, #32]	; (8004008 <__NVIC_SetPriority+0x50>)
 8003fe8:	79fb      	ldrb	r3, [r7, #7]
 8003fea:	f003 030f 	and.w	r3, r3, #15
 8003fee:	3b04      	subs	r3, #4
 8003ff0:	0112      	lsls	r2, r2, #4
 8003ff2:	b2d2      	uxtb	r2, r2
 8003ff4:	440b      	add	r3, r1
 8003ff6:	761a      	strb	r2, [r3, #24]
}
 8003ff8:	bf00      	nop
 8003ffa:	370c      	adds	r7, #12
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004002:	4770      	bx	lr
 8004004:	e000e100 	.word	0xe000e100
 8004008:	e000ed00 	.word	0xe000ed00

0800400c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800400c:	b480      	push	{r7}
 800400e:	b089      	sub	sp, #36	; 0x24
 8004010:	af00      	add	r7, sp, #0
 8004012:	60f8      	str	r0, [r7, #12]
 8004014:	60b9      	str	r1, [r7, #8]
 8004016:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f003 0307 	and.w	r3, r3, #7
 800401e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004020:	69fb      	ldr	r3, [r7, #28]
 8004022:	f1c3 0307 	rsb	r3, r3, #7
 8004026:	2b04      	cmp	r3, #4
 8004028:	bf28      	it	cs
 800402a:	2304      	movcs	r3, #4
 800402c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800402e:	69fb      	ldr	r3, [r7, #28]
 8004030:	3304      	adds	r3, #4
 8004032:	2b06      	cmp	r3, #6
 8004034:	d902      	bls.n	800403c <NVIC_EncodePriority+0x30>
 8004036:	69fb      	ldr	r3, [r7, #28]
 8004038:	3b03      	subs	r3, #3
 800403a:	e000      	b.n	800403e <NVIC_EncodePriority+0x32>
 800403c:	2300      	movs	r3, #0
 800403e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004040:	f04f 32ff 	mov.w	r2, #4294967295
 8004044:	69bb      	ldr	r3, [r7, #24]
 8004046:	fa02 f303 	lsl.w	r3, r2, r3
 800404a:	43da      	mvns	r2, r3
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	401a      	ands	r2, r3
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004054:	f04f 31ff 	mov.w	r1, #4294967295
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	fa01 f303 	lsl.w	r3, r1, r3
 800405e:	43d9      	mvns	r1, r3
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004064:	4313      	orrs	r3, r2
         );
}
 8004066:	4618      	mov	r0, r3
 8004068:	3724      	adds	r7, #36	; 0x24
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr

08004072 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004072:	b580      	push	{r7, lr}
 8004074:	b082      	sub	sp, #8
 8004076:	af00      	add	r7, sp, #0
 8004078:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f7ff ff4c 	bl	8003f18 <__NVIC_SetPriorityGrouping>
}
 8004080:	bf00      	nop
 8004082:	3708      	adds	r7, #8
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}

08004088 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004088:	b580      	push	{r7, lr}
 800408a:	b086      	sub	sp, #24
 800408c:	af00      	add	r7, sp, #0
 800408e:	4603      	mov	r3, r0
 8004090:	60b9      	str	r1, [r7, #8]
 8004092:	607a      	str	r2, [r7, #4]
 8004094:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004096:	2300      	movs	r3, #0
 8004098:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800409a:	f7ff ff61 	bl	8003f60 <__NVIC_GetPriorityGrouping>
 800409e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	68b9      	ldr	r1, [r7, #8]
 80040a4:	6978      	ldr	r0, [r7, #20]
 80040a6:	f7ff ffb1 	bl	800400c <NVIC_EncodePriority>
 80040aa:	4602      	mov	r2, r0
 80040ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040b0:	4611      	mov	r1, r2
 80040b2:	4618      	mov	r0, r3
 80040b4:	f7ff ff80 	bl	8003fb8 <__NVIC_SetPriority>
}
 80040b8:	bf00      	nop
 80040ba:	3718      	adds	r7, #24
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}

080040c0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b082      	sub	sp, #8
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	4603      	mov	r3, r0
 80040c8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040ce:	4618      	mov	r0, r3
 80040d0:	f7ff ff54 	bl	8003f7c <__NVIC_EnableIRQ>
}
 80040d4:	bf00      	nop
 80040d6:	3708      	adds	r7, #8
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}

080040dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80040dc:	b480      	push	{r7}
 80040de:	b089      	sub	sp, #36	; 0x24
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
 80040e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80040e6:	2300      	movs	r3, #0
 80040e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80040ea:	2300      	movs	r3, #0
 80040ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80040ee:	2300      	movs	r3, #0
 80040f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040f2:	2300      	movs	r3, #0
 80040f4:	61fb      	str	r3, [r7, #28]
 80040f6:	e159      	b.n	80043ac <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80040f8:	2201      	movs	r2, #1
 80040fa:	69fb      	ldr	r3, [r7, #28]
 80040fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004100:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	697a      	ldr	r2, [r7, #20]
 8004108:	4013      	ands	r3, r2
 800410a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800410c:	693a      	ldr	r2, [r7, #16]
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	429a      	cmp	r2, r3
 8004112:	f040 8148 	bne.w	80043a6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	f003 0303 	and.w	r3, r3, #3
 800411e:	2b01      	cmp	r3, #1
 8004120:	d005      	beq.n	800412e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800412a:	2b02      	cmp	r3, #2
 800412c:	d130      	bne.n	8004190 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	689b      	ldr	r3, [r3, #8]
 8004132:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004134:	69fb      	ldr	r3, [r7, #28]
 8004136:	005b      	lsls	r3, r3, #1
 8004138:	2203      	movs	r2, #3
 800413a:	fa02 f303 	lsl.w	r3, r2, r3
 800413e:	43db      	mvns	r3, r3
 8004140:	69ba      	ldr	r2, [r7, #24]
 8004142:	4013      	ands	r3, r2
 8004144:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	68da      	ldr	r2, [r3, #12]
 800414a:	69fb      	ldr	r3, [r7, #28]
 800414c:	005b      	lsls	r3, r3, #1
 800414e:	fa02 f303 	lsl.w	r3, r2, r3
 8004152:	69ba      	ldr	r2, [r7, #24]
 8004154:	4313      	orrs	r3, r2
 8004156:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	69ba      	ldr	r2, [r7, #24]
 800415c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004164:	2201      	movs	r2, #1
 8004166:	69fb      	ldr	r3, [r7, #28]
 8004168:	fa02 f303 	lsl.w	r3, r2, r3
 800416c:	43db      	mvns	r3, r3
 800416e:	69ba      	ldr	r2, [r7, #24]
 8004170:	4013      	ands	r3, r2
 8004172:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	091b      	lsrs	r3, r3, #4
 800417a:	f003 0201 	and.w	r2, r3, #1
 800417e:	69fb      	ldr	r3, [r7, #28]
 8004180:	fa02 f303 	lsl.w	r3, r2, r3
 8004184:	69ba      	ldr	r2, [r7, #24]
 8004186:	4313      	orrs	r3, r2
 8004188:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	69ba      	ldr	r2, [r7, #24]
 800418e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	f003 0303 	and.w	r3, r3, #3
 8004198:	2b03      	cmp	r3, #3
 800419a:	d017      	beq.n	80041cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	68db      	ldr	r3, [r3, #12]
 80041a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80041a2:	69fb      	ldr	r3, [r7, #28]
 80041a4:	005b      	lsls	r3, r3, #1
 80041a6:	2203      	movs	r2, #3
 80041a8:	fa02 f303 	lsl.w	r3, r2, r3
 80041ac:	43db      	mvns	r3, r3
 80041ae:	69ba      	ldr	r2, [r7, #24]
 80041b0:	4013      	ands	r3, r2
 80041b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	689a      	ldr	r2, [r3, #8]
 80041b8:	69fb      	ldr	r3, [r7, #28]
 80041ba:	005b      	lsls	r3, r3, #1
 80041bc:	fa02 f303 	lsl.w	r3, r2, r3
 80041c0:	69ba      	ldr	r2, [r7, #24]
 80041c2:	4313      	orrs	r3, r2
 80041c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	69ba      	ldr	r2, [r7, #24]
 80041ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	f003 0303 	and.w	r3, r3, #3
 80041d4:	2b02      	cmp	r3, #2
 80041d6:	d123      	bne.n	8004220 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	08da      	lsrs	r2, r3, #3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	3208      	adds	r2, #8
 80041e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80041e6:	69fb      	ldr	r3, [r7, #28]
 80041e8:	f003 0307 	and.w	r3, r3, #7
 80041ec:	009b      	lsls	r3, r3, #2
 80041ee:	220f      	movs	r2, #15
 80041f0:	fa02 f303 	lsl.w	r3, r2, r3
 80041f4:	43db      	mvns	r3, r3
 80041f6:	69ba      	ldr	r2, [r7, #24]
 80041f8:	4013      	ands	r3, r2
 80041fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	691a      	ldr	r2, [r3, #16]
 8004200:	69fb      	ldr	r3, [r7, #28]
 8004202:	f003 0307 	and.w	r3, r3, #7
 8004206:	009b      	lsls	r3, r3, #2
 8004208:	fa02 f303 	lsl.w	r3, r2, r3
 800420c:	69ba      	ldr	r2, [r7, #24]
 800420e:	4313      	orrs	r3, r2
 8004210:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004212:	69fb      	ldr	r3, [r7, #28]
 8004214:	08da      	lsrs	r2, r3, #3
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	3208      	adds	r2, #8
 800421a:	69b9      	ldr	r1, [r7, #24]
 800421c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004226:	69fb      	ldr	r3, [r7, #28]
 8004228:	005b      	lsls	r3, r3, #1
 800422a:	2203      	movs	r2, #3
 800422c:	fa02 f303 	lsl.w	r3, r2, r3
 8004230:	43db      	mvns	r3, r3
 8004232:	69ba      	ldr	r2, [r7, #24]
 8004234:	4013      	ands	r3, r2
 8004236:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	f003 0203 	and.w	r2, r3, #3
 8004240:	69fb      	ldr	r3, [r7, #28]
 8004242:	005b      	lsls	r3, r3, #1
 8004244:	fa02 f303 	lsl.w	r3, r2, r3
 8004248:	69ba      	ldr	r2, [r7, #24]
 800424a:	4313      	orrs	r3, r2
 800424c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	69ba      	ldr	r2, [r7, #24]
 8004252:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800425c:	2b00      	cmp	r3, #0
 800425e:	f000 80a2 	beq.w	80043a6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004262:	2300      	movs	r3, #0
 8004264:	60fb      	str	r3, [r7, #12]
 8004266:	4b57      	ldr	r3, [pc, #348]	; (80043c4 <HAL_GPIO_Init+0x2e8>)
 8004268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800426a:	4a56      	ldr	r2, [pc, #344]	; (80043c4 <HAL_GPIO_Init+0x2e8>)
 800426c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004270:	6453      	str	r3, [r2, #68]	; 0x44
 8004272:	4b54      	ldr	r3, [pc, #336]	; (80043c4 <HAL_GPIO_Init+0x2e8>)
 8004274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004276:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800427a:	60fb      	str	r3, [r7, #12]
 800427c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800427e:	4a52      	ldr	r2, [pc, #328]	; (80043c8 <HAL_GPIO_Init+0x2ec>)
 8004280:	69fb      	ldr	r3, [r7, #28]
 8004282:	089b      	lsrs	r3, r3, #2
 8004284:	3302      	adds	r3, #2
 8004286:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800428a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800428c:	69fb      	ldr	r3, [r7, #28]
 800428e:	f003 0303 	and.w	r3, r3, #3
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	220f      	movs	r2, #15
 8004296:	fa02 f303 	lsl.w	r3, r2, r3
 800429a:	43db      	mvns	r3, r3
 800429c:	69ba      	ldr	r2, [r7, #24]
 800429e:	4013      	ands	r3, r2
 80042a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	4a49      	ldr	r2, [pc, #292]	; (80043cc <HAL_GPIO_Init+0x2f0>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d019      	beq.n	80042de <HAL_GPIO_Init+0x202>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	4a48      	ldr	r2, [pc, #288]	; (80043d0 <HAL_GPIO_Init+0x2f4>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d013      	beq.n	80042da <HAL_GPIO_Init+0x1fe>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	4a47      	ldr	r2, [pc, #284]	; (80043d4 <HAL_GPIO_Init+0x2f8>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d00d      	beq.n	80042d6 <HAL_GPIO_Init+0x1fa>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	4a46      	ldr	r2, [pc, #280]	; (80043d8 <HAL_GPIO_Init+0x2fc>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d007      	beq.n	80042d2 <HAL_GPIO_Init+0x1f6>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	4a45      	ldr	r2, [pc, #276]	; (80043dc <HAL_GPIO_Init+0x300>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d101      	bne.n	80042ce <HAL_GPIO_Init+0x1f2>
 80042ca:	2304      	movs	r3, #4
 80042cc:	e008      	b.n	80042e0 <HAL_GPIO_Init+0x204>
 80042ce:	2307      	movs	r3, #7
 80042d0:	e006      	b.n	80042e0 <HAL_GPIO_Init+0x204>
 80042d2:	2303      	movs	r3, #3
 80042d4:	e004      	b.n	80042e0 <HAL_GPIO_Init+0x204>
 80042d6:	2302      	movs	r3, #2
 80042d8:	e002      	b.n	80042e0 <HAL_GPIO_Init+0x204>
 80042da:	2301      	movs	r3, #1
 80042dc:	e000      	b.n	80042e0 <HAL_GPIO_Init+0x204>
 80042de:	2300      	movs	r3, #0
 80042e0:	69fa      	ldr	r2, [r7, #28]
 80042e2:	f002 0203 	and.w	r2, r2, #3
 80042e6:	0092      	lsls	r2, r2, #2
 80042e8:	4093      	lsls	r3, r2
 80042ea:	69ba      	ldr	r2, [r7, #24]
 80042ec:	4313      	orrs	r3, r2
 80042ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80042f0:	4935      	ldr	r1, [pc, #212]	; (80043c8 <HAL_GPIO_Init+0x2ec>)
 80042f2:	69fb      	ldr	r3, [r7, #28]
 80042f4:	089b      	lsrs	r3, r3, #2
 80042f6:	3302      	adds	r3, #2
 80042f8:	69ba      	ldr	r2, [r7, #24]
 80042fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80042fe:	4b38      	ldr	r3, [pc, #224]	; (80043e0 <HAL_GPIO_Init+0x304>)
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	43db      	mvns	r3, r3
 8004308:	69ba      	ldr	r2, [r7, #24]
 800430a:	4013      	ands	r3, r2
 800430c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004316:	2b00      	cmp	r3, #0
 8004318:	d003      	beq.n	8004322 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800431a:	69ba      	ldr	r2, [r7, #24]
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	4313      	orrs	r3, r2
 8004320:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004322:	4a2f      	ldr	r2, [pc, #188]	; (80043e0 <HAL_GPIO_Init+0x304>)
 8004324:	69bb      	ldr	r3, [r7, #24]
 8004326:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004328:	4b2d      	ldr	r3, [pc, #180]	; (80043e0 <HAL_GPIO_Init+0x304>)
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	43db      	mvns	r3, r3
 8004332:	69ba      	ldr	r2, [r7, #24]
 8004334:	4013      	ands	r3, r2
 8004336:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004340:	2b00      	cmp	r3, #0
 8004342:	d003      	beq.n	800434c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004344:	69ba      	ldr	r2, [r7, #24]
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	4313      	orrs	r3, r2
 800434a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800434c:	4a24      	ldr	r2, [pc, #144]	; (80043e0 <HAL_GPIO_Init+0x304>)
 800434e:	69bb      	ldr	r3, [r7, #24]
 8004350:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004352:	4b23      	ldr	r3, [pc, #140]	; (80043e0 <HAL_GPIO_Init+0x304>)
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	43db      	mvns	r3, r3
 800435c:	69ba      	ldr	r2, [r7, #24]
 800435e:	4013      	ands	r3, r2
 8004360:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d003      	beq.n	8004376 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800436e:	69ba      	ldr	r2, [r7, #24]
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	4313      	orrs	r3, r2
 8004374:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004376:	4a1a      	ldr	r2, [pc, #104]	; (80043e0 <HAL_GPIO_Init+0x304>)
 8004378:	69bb      	ldr	r3, [r7, #24]
 800437a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800437c:	4b18      	ldr	r3, [pc, #96]	; (80043e0 <HAL_GPIO_Init+0x304>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	43db      	mvns	r3, r3
 8004386:	69ba      	ldr	r2, [r7, #24]
 8004388:	4013      	ands	r3, r2
 800438a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004394:	2b00      	cmp	r3, #0
 8004396:	d003      	beq.n	80043a0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004398:	69ba      	ldr	r2, [r7, #24]
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	4313      	orrs	r3, r2
 800439e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80043a0:	4a0f      	ldr	r2, [pc, #60]	; (80043e0 <HAL_GPIO_Init+0x304>)
 80043a2:	69bb      	ldr	r3, [r7, #24]
 80043a4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	3301      	adds	r3, #1
 80043aa:	61fb      	str	r3, [r7, #28]
 80043ac:	69fb      	ldr	r3, [r7, #28]
 80043ae:	2b0f      	cmp	r3, #15
 80043b0:	f67f aea2 	bls.w	80040f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80043b4:	bf00      	nop
 80043b6:	bf00      	nop
 80043b8:	3724      	adds	r7, #36	; 0x24
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr
 80043c2:	bf00      	nop
 80043c4:	40023800 	.word	0x40023800
 80043c8:	40013800 	.word	0x40013800
 80043cc:	40020000 	.word	0x40020000
 80043d0:	40020400 	.word	0x40020400
 80043d4:	40020800 	.word	0x40020800
 80043d8:	40020c00 	.word	0x40020c00
 80043dc:	40021000 	.word	0x40021000
 80043e0:	40013c00 	.word	0x40013c00

080043e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80043e4:	b480      	push	{r7}
 80043e6:	b085      	sub	sp, #20
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
 80043ec:	460b      	mov	r3, r1
 80043ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	691a      	ldr	r2, [r3, #16]
 80043f4:	887b      	ldrh	r3, [r7, #2]
 80043f6:	4013      	ands	r3, r2
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d002      	beq.n	8004402 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80043fc:	2301      	movs	r3, #1
 80043fe:	73fb      	strb	r3, [r7, #15]
 8004400:	e001      	b.n	8004406 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004402:	2300      	movs	r3, #0
 8004404:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004406:	7bfb      	ldrb	r3, [r7, #15]
}
 8004408:	4618      	mov	r0, r3
 800440a:	3714      	adds	r7, #20
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr

08004414 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004414:	b480      	push	{r7}
 8004416:	b083      	sub	sp, #12
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
 800441c:	460b      	mov	r3, r1
 800441e:	807b      	strh	r3, [r7, #2]
 8004420:	4613      	mov	r3, r2
 8004422:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004424:	787b      	ldrb	r3, [r7, #1]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d003      	beq.n	8004432 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800442a:	887a      	ldrh	r2, [r7, #2]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004430:	e003      	b.n	800443a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004432:	887b      	ldrh	r3, [r7, #2]
 8004434:	041a      	lsls	r2, r3, #16
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	619a      	str	r2, [r3, #24]
}
 800443a:	bf00      	nop
 800443c:	370c      	adds	r7, #12
 800443e:	46bd      	mov	sp, r7
 8004440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004444:	4770      	bx	lr
	...

08004448 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b082      	sub	sp, #8
 800444c:	af00      	add	r7, sp, #0
 800444e:	4603      	mov	r3, r0
 8004450:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004452:	4b08      	ldr	r3, [pc, #32]	; (8004474 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004454:	695a      	ldr	r2, [r3, #20]
 8004456:	88fb      	ldrh	r3, [r7, #6]
 8004458:	4013      	ands	r3, r2
 800445a:	2b00      	cmp	r3, #0
 800445c:	d006      	beq.n	800446c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800445e:	4a05      	ldr	r2, [pc, #20]	; (8004474 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004460:	88fb      	ldrh	r3, [r7, #6]
 8004462:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004464:	88fb      	ldrh	r3, [r7, #6]
 8004466:	4618      	mov	r0, r3
 8004468:	f7fe f808 	bl	800247c <HAL_GPIO_EXTI_Callback>
  }
}
 800446c:	bf00      	nop
 800446e:	3708      	adds	r7, #8
 8004470:	46bd      	mov	sp, r7
 8004472:	bd80      	pop	{r7, pc}
 8004474:	40013c00 	.word	0x40013c00

08004478 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b084      	sub	sp, #16
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d101      	bne.n	800448a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e12b      	b.n	80046e2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004490:	b2db      	uxtb	r3, r3
 8004492:	2b00      	cmp	r3, #0
 8004494:	d106      	bne.n	80044a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2200      	movs	r2, #0
 800449a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f7ff fa80 	bl	80039a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2224      	movs	r2, #36	; 0x24
 80044a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	681a      	ldr	r2, [r3, #0]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f022 0201 	bic.w	r2, r2, #1
 80044ba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80044ca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80044da:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80044dc:	f002 fe76 	bl	80071cc <HAL_RCC_GetPCLK1Freq>
 80044e0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	4a81      	ldr	r2, [pc, #516]	; (80046ec <HAL_I2C_Init+0x274>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d807      	bhi.n	80044fc <HAL_I2C_Init+0x84>
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	4a80      	ldr	r2, [pc, #512]	; (80046f0 <HAL_I2C_Init+0x278>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	bf94      	ite	ls
 80044f4:	2301      	movls	r3, #1
 80044f6:	2300      	movhi	r3, #0
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	e006      	b.n	800450a <HAL_I2C_Init+0x92>
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	4a7d      	ldr	r2, [pc, #500]	; (80046f4 <HAL_I2C_Init+0x27c>)
 8004500:	4293      	cmp	r3, r2
 8004502:	bf94      	ite	ls
 8004504:	2301      	movls	r3, #1
 8004506:	2300      	movhi	r3, #0
 8004508:	b2db      	uxtb	r3, r3
 800450a:	2b00      	cmp	r3, #0
 800450c:	d001      	beq.n	8004512 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	e0e7      	b.n	80046e2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	4a78      	ldr	r2, [pc, #480]	; (80046f8 <HAL_I2C_Init+0x280>)
 8004516:	fba2 2303 	umull	r2, r3, r2, r3
 800451a:	0c9b      	lsrs	r3, r3, #18
 800451c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	68ba      	ldr	r2, [r7, #8]
 800452e:	430a      	orrs	r2, r1
 8004530:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	6a1b      	ldr	r3, [r3, #32]
 8004538:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	4a6a      	ldr	r2, [pc, #424]	; (80046ec <HAL_I2C_Init+0x274>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d802      	bhi.n	800454c <HAL_I2C_Init+0xd4>
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	3301      	adds	r3, #1
 800454a:	e009      	b.n	8004560 <HAL_I2C_Init+0xe8>
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004552:	fb02 f303 	mul.w	r3, r2, r3
 8004556:	4a69      	ldr	r2, [pc, #420]	; (80046fc <HAL_I2C_Init+0x284>)
 8004558:	fba2 2303 	umull	r2, r3, r2, r3
 800455c:	099b      	lsrs	r3, r3, #6
 800455e:	3301      	adds	r3, #1
 8004560:	687a      	ldr	r2, [r7, #4]
 8004562:	6812      	ldr	r2, [r2, #0]
 8004564:	430b      	orrs	r3, r1
 8004566:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	69db      	ldr	r3, [r3, #28]
 800456e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004572:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	495c      	ldr	r1, [pc, #368]	; (80046ec <HAL_I2C_Init+0x274>)
 800457c:	428b      	cmp	r3, r1
 800457e:	d819      	bhi.n	80045b4 <HAL_I2C_Init+0x13c>
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	1e59      	subs	r1, r3, #1
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	005b      	lsls	r3, r3, #1
 800458a:	fbb1 f3f3 	udiv	r3, r1, r3
 800458e:	1c59      	adds	r1, r3, #1
 8004590:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004594:	400b      	ands	r3, r1
 8004596:	2b00      	cmp	r3, #0
 8004598:	d00a      	beq.n	80045b0 <HAL_I2C_Init+0x138>
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	1e59      	subs	r1, r3, #1
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	005b      	lsls	r3, r3, #1
 80045a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80045a8:	3301      	adds	r3, #1
 80045aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045ae:	e051      	b.n	8004654 <HAL_I2C_Init+0x1dc>
 80045b0:	2304      	movs	r3, #4
 80045b2:	e04f      	b.n	8004654 <HAL_I2C_Init+0x1dc>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d111      	bne.n	80045e0 <HAL_I2C_Init+0x168>
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	1e58      	subs	r0, r3, #1
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6859      	ldr	r1, [r3, #4]
 80045c4:	460b      	mov	r3, r1
 80045c6:	005b      	lsls	r3, r3, #1
 80045c8:	440b      	add	r3, r1
 80045ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80045ce:	3301      	adds	r3, #1
 80045d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	bf0c      	ite	eq
 80045d8:	2301      	moveq	r3, #1
 80045da:	2300      	movne	r3, #0
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	e012      	b.n	8004606 <HAL_I2C_Init+0x18e>
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	1e58      	subs	r0, r3, #1
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6859      	ldr	r1, [r3, #4]
 80045e8:	460b      	mov	r3, r1
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	440b      	add	r3, r1
 80045ee:	0099      	lsls	r1, r3, #2
 80045f0:	440b      	add	r3, r1
 80045f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80045f6:	3301      	adds	r3, #1
 80045f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	bf0c      	ite	eq
 8004600:	2301      	moveq	r3, #1
 8004602:	2300      	movne	r3, #0
 8004604:	b2db      	uxtb	r3, r3
 8004606:	2b00      	cmp	r3, #0
 8004608:	d001      	beq.n	800460e <HAL_I2C_Init+0x196>
 800460a:	2301      	movs	r3, #1
 800460c:	e022      	b.n	8004654 <HAL_I2C_Init+0x1dc>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	689b      	ldr	r3, [r3, #8]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d10e      	bne.n	8004634 <HAL_I2C_Init+0x1bc>
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	1e58      	subs	r0, r3, #1
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6859      	ldr	r1, [r3, #4]
 800461e:	460b      	mov	r3, r1
 8004620:	005b      	lsls	r3, r3, #1
 8004622:	440b      	add	r3, r1
 8004624:	fbb0 f3f3 	udiv	r3, r0, r3
 8004628:	3301      	adds	r3, #1
 800462a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800462e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004632:	e00f      	b.n	8004654 <HAL_I2C_Init+0x1dc>
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	1e58      	subs	r0, r3, #1
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6859      	ldr	r1, [r3, #4]
 800463c:	460b      	mov	r3, r1
 800463e:	009b      	lsls	r3, r3, #2
 8004640:	440b      	add	r3, r1
 8004642:	0099      	lsls	r1, r3, #2
 8004644:	440b      	add	r3, r1
 8004646:	fbb0 f3f3 	udiv	r3, r0, r3
 800464a:	3301      	adds	r3, #1
 800464c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004650:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004654:	6879      	ldr	r1, [r7, #4]
 8004656:	6809      	ldr	r1, [r1, #0]
 8004658:	4313      	orrs	r3, r2
 800465a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	69da      	ldr	r2, [r3, #28]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6a1b      	ldr	r3, [r3, #32]
 800466e:	431a      	orrs	r2, r3
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	430a      	orrs	r2, r1
 8004676:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	689b      	ldr	r3, [r3, #8]
 800467e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004682:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004686:	687a      	ldr	r2, [r7, #4]
 8004688:	6911      	ldr	r1, [r2, #16]
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	68d2      	ldr	r2, [r2, #12]
 800468e:	4311      	orrs	r1, r2
 8004690:	687a      	ldr	r2, [r7, #4]
 8004692:	6812      	ldr	r2, [r2, #0]
 8004694:	430b      	orrs	r3, r1
 8004696:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	68db      	ldr	r3, [r3, #12]
 800469e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	695a      	ldr	r2, [r3, #20]
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	699b      	ldr	r3, [r3, #24]
 80046aa:	431a      	orrs	r2, r3
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	430a      	orrs	r2, r1
 80046b2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	681a      	ldr	r2, [r3, #0]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f042 0201 	orr.w	r2, r2, #1
 80046c2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2200      	movs	r2, #0
 80046c8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2220      	movs	r2, #32
 80046ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2200      	movs	r2, #0
 80046dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80046e0:	2300      	movs	r3, #0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3710      	adds	r7, #16
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	bf00      	nop
 80046ec:	000186a0 	.word	0x000186a0
 80046f0:	001e847f 	.word	0x001e847f
 80046f4:	003d08ff 	.word	0x003d08ff
 80046f8:	431bde83 	.word	0x431bde83
 80046fc:	10624dd3 	.word	0x10624dd3

08004700 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b088      	sub	sp, #32
 8004704:	af02      	add	r7, sp, #8
 8004706:	60f8      	str	r0, [r7, #12]
 8004708:	4608      	mov	r0, r1
 800470a:	4611      	mov	r1, r2
 800470c:	461a      	mov	r2, r3
 800470e:	4603      	mov	r3, r0
 8004710:	817b      	strh	r3, [r7, #10]
 8004712:	460b      	mov	r3, r1
 8004714:	813b      	strh	r3, [r7, #8]
 8004716:	4613      	mov	r3, r2
 8004718:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800471a:	f7ff fbcd 	bl	8003eb8 <HAL_GetTick>
 800471e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004726:	b2db      	uxtb	r3, r3
 8004728:	2b20      	cmp	r3, #32
 800472a:	f040 80d9 	bne.w	80048e0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	9300      	str	r3, [sp, #0]
 8004732:	2319      	movs	r3, #25
 8004734:	2201      	movs	r2, #1
 8004736:	496d      	ldr	r1, [pc, #436]	; (80048ec <HAL_I2C_Mem_Write+0x1ec>)
 8004738:	68f8      	ldr	r0, [r7, #12]
 800473a:	f000 fc7f 	bl	800503c <I2C_WaitOnFlagUntilTimeout>
 800473e:	4603      	mov	r3, r0
 8004740:	2b00      	cmp	r3, #0
 8004742:	d001      	beq.n	8004748 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004744:	2302      	movs	r3, #2
 8004746:	e0cc      	b.n	80048e2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800474e:	2b01      	cmp	r3, #1
 8004750:	d101      	bne.n	8004756 <HAL_I2C_Mem_Write+0x56>
 8004752:	2302      	movs	r3, #2
 8004754:	e0c5      	b.n	80048e2 <HAL_I2C_Mem_Write+0x1e2>
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2201      	movs	r2, #1
 800475a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f003 0301 	and.w	r3, r3, #1
 8004768:	2b01      	cmp	r3, #1
 800476a:	d007      	beq.n	800477c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f042 0201 	orr.w	r2, r2, #1
 800477a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800478a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2221      	movs	r2, #33	; 0x21
 8004790:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2240      	movs	r2, #64	; 0x40
 8004798:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2200      	movs	r2, #0
 80047a0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	6a3a      	ldr	r2, [r7, #32]
 80047a6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80047ac:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047b2:	b29a      	uxth	r2, r3
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	4a4d      	ldr	r2, [pc, #308]	; (80048f0 <HAL_I2C_Mem_Write+0x1f0>)
 80047bc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80047be:	88f8      	ldrh	r0, [r7, #6]
 80047c0:	893a      	ldrh	r2, [r7, #8]
 80047c2:	8979      	ldrh	r1, [r7, #10]
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	9301      	str	r3, [sp, #4]
 80047c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ca:	9300      	str	r3, [sp, #0]
 80047cc:	4603      	mov	r3, r0
 80047ce:	68f8      	ldr	r0, [r7, #12]
 80047d0:	f000 fab6 	bl	8004d40 <I2C_RequestMemoryWrite>
 80047d4:	4603      	mov	r3, r0
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d052      	beq.n	8004880 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	e081      	b.n	80048e2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80047de:	697a      	ldr	r2, [r7, #20]
 80047e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80047e2:	68f8      	ldr	r0, [r7, #12]
 80047e4:	f000 fd00 	bl	80051e8 <I2C_WaitOnTXEFlagUntilTimeout>
 80047e8:	4603      	mov	r3, r0
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d00d      	beq.n	800480a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047f2:	2b04      	cmp	r3, #4
 80047f4:	d107      	bne.n	8004806 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004804:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004806:	2301      	movs	r3, #1
 8004808:	e06b      	b.n	80048e2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800480e:	781a      	ldrb	r2, [r3, #0]
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800481a:	1c5a      	adds	r2, r3, #1
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004824:	3b01      	subs	r3, #1
 8004826:	b29a      	uxth	r2, r3
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004830:	b29b      	uxth	r3, r3
 8004832:	3b01      	subs	r3, #1
 8004834:	b29a      	uxth	r2, r3
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	695b      	ldr	r3, [r3, #20]
 8004840:	f003 0304 	and.w	r3, r3, #4
 8004844:	2b04      	cmp	r3, #4
 8004846:	d11b      	bne.n	8004880 <HAL_I2C_Mem_Write+0x180>
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800484c:	2b00      	cmp	r3, #0
 800484e:	d017      	beq.n	8004880 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004854:	781a      	ldrb	r2, [r3, #0]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004860:	1c5a      	adds	r2, r3, #1
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800486a:	3b01      	subs	r3, #1
 800486c:	b29a      	uxth	r2, r3
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004876:	b29b      	uxth	r3, r3
 8004878:	3b01      	subs	r3, #1
 800487a:	b29a      	uxth	r2, r3
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004884:	2b00      	cmp	r3, #0
 8004886:	d1aa      	bne.n	80047de <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004888:	697a      	ldr	r2, [r7, #20]
 800488a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800488c:	68f8      	ldr	r0, [r7, #12]
 800488e:	f000 fcec 	bl	800526a <I2C_WaitOnBTFFlagUntilTimeout>
 8004892:	4603      	mov	r3, r0
 8004894:	2b00      	cmp	r3, #0
 8004896:	d00d      	beq.n	80048b4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800489c:	2b04      	cmp	r3, #4
 800489e:	d107      	bne.n	80048b0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048ae:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e016      	b.n	80048e2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	681a      	ldr	r2, [r3, #0]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2220      	movs	r2, #32
 80048c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	2200      	movs	r2, #0
 80048d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2200      	movs	r2, #0
 80048d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80048dc:	2300      	movs	r3, #0
 80048de:	e000      	b.n	80048e2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80048e0:	2302      	movs	r3, #2
  }
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	3718      	adds	r7, #24
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}
 80048ea:	bf00      	nop
 80048ec:	00100002 	.word	0x00100002
 80048f0:	ffff0000 	.word	0xffff0000

080048f4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048f4:	b580      	push	{r7, lr}
 80048f6:	b08c      	sub	sp, #48	; 0x30
 80048f8:	af02      	add	r7, sp, #8
 80048fa:	60f8      	str	r0, [r7, #12]
 80048fc:	4608      	mov	r0, r1
 80048fe:	4611      	mov	r1, r2
 8004900:	461a      	mov	r2, r3
 8004902:	4603      	mov	r3, r0
 8004904:	817b      	strh	r3, [r7, #10]
 8004906:	460b      	mov	r3, r1
 8004908:	813b      	strh	r3, [r7, #8]
 800490a:	4613      	mov	r3, r2
 800490c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800490e:	f7ff fad3 	bl	8003eb8 <HAL_GetTick>
 8004912:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800491a:	b2db      	uxtb	r3, r3
 800491c:	2b20      	cmp	r3, #32
 800491e:	f040 8208 	bne.w	8004d32 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004924:	9300      	str	r3, [sp, #0]
 8004926:	2319      	movs	r3, #25
 8004928:	2201      	movs	r2, #1
 800492a:	497b      	ldr	r1, [pc, #492]	; (8004b18 <HAL_I2C_Mem_Read+0x224>)
 800492c:	68f8      	ldr	r0, [r7, #12]
 800492e:	f000 fb85 	bl	800503c <I2C_WaitOnFlagUntilTimeout>
 8004932:	4603      	mov	r3, r0
 8004934:	2b00      	cmp	r3, #0
 8004936:	d001      	beq.n	800493c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004938:	2302      	movs	r3, #2
 800493a:	e1fb      	b.n	8004d34 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004942:	2b01      	cmp	r3, #1
 8004944:	d101      	bne.n	800494a <HAL_I2C_Mem_Read+0x56>
 8004946:	2302      	movs	r3, #2
 8004948:	e1f4      	b.n	8004d34 <HAL_I2C_Mem_Read+0x440>
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2201      	movs	r2, #1
 800494e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 0301 	and.w	r3, r3, #1
 800495c:	2b01      	cmp	r3, #1
 800495e:	d007      	beq.n	8004970 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f042 0201 	orr.w	r2, r2, #1
 800496e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800497e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2222      	movs	r2, #34	; 0x22
 8004984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2240      	movs	r2, #64	; 0x40
 800498c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2200      	movs	r2, #0
 8004994:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800499a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80049a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049a6:	b29a      	uxth	r2, r3
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	4a5b      	ldr	r2, [pc, #364]	; (8004b1c <HAL_I2C_Mem_Read+0x228>)
 80049b0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80049b2:	88f8      	ldrh	r0, [r7, #6]
 80049b4:	893a      	ldrh	r2, [r7, #8]
 80049b6:	8979      	ldrh	r1, [r7, #10]
 80049b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ba:	9301      	str	r3, [sp, #4]
 80049bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049be:	9300      	str	r3, [sp, #0]
 80049c0:	4603      	mov	r3, r0
 80049c2:	68f8      	ldr	r0, [r7, #12]
 80049c4:	f000 fa52 	bl	8004e6c <I2C_RequestMemoryRead>
 80049c8:	4603      	mov	r3, r0
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d001      	beq.n	80049d2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80049ce:	2301      	movs	r3, #1
 80049d0:	e1b0      	b.n	8004d34 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d113      	bne.n	8004a02 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049da:	2300      	movs	r3, #0
 80049dc:	623b      	str	r3, [r7, #32]
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	695b      	ldr	r3, [r3, #20]
 80049e4:	623b      	str	r3, [r7, #32]
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	699b      	ldr	r3, [r3, #24]
 80049ec:	623b      	str	r3, [r7, #32]
 80049ee:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049fe:	601a      	str	r2, [r3, #0]
 8004a00:	e184      	b.n	8004d0c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d11b      	bne.n	8004a42 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a18:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	61fb      	str	r3, [r7, #28]
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	695b      	ldr	r3, [r3, #20]
 8004a24:	61fb      	str	r3, [r7, #28]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	699b      	ldr	r3, [r3, #24]
 8004a2c:	61fb      	str	r3, [r7, #28]
 8004a2e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a3e:	601a      	str	r2, [r3, #0]
 8004a40:	e164      	b.n	8004d0c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a46:	2b02      	cmp	r3, #2
 8004a48:	d11b      	bne.n	8004a82 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a58:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a68:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	61bb      	str	r3, [r7, #24]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	695b      	ldr	r3, [r3, #20]
 8004a74:	61bb      	str	r3, [r7, #24]
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	699b      	ldr	r3, [r3, #24]
 8004a7c:	61bb      	str	r3, [r7, #24]
 8004a7e:	69bb      	ldr	r3, [r7, #24]
 8004a80:	e144      	b.n	8004d0c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a82:	2300      	movs	r3, #0
 8004a84:	617b      	str	r3, [r7, #20]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	695b      	ldr	r3, [r3, #20]
 8004a8c:	617b      	str	r3, [r7, #20]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	699b      	ldr	r3, [r3, #24]
 8004a94:	617b      	str	r3, [r7, #20]
 8004a96:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004a98:	e138      	b.n	8004d0c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a9e:	2b03      	cmp	r3, #3
 8004aa0:	f200 80f1 	bhi.w	8004c86 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d123      	bne.n	8004af4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004aac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004aae:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004ab0:	68f8      	ldr	r0, [r7, #12]
 8004ab2:	f000 fc1b 	bl	80052ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8004ab6:	4603      	mov	r3, r0
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d001      	beq.n	8004ac0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	e139      	b.n	8004d34 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	691a      	ldr	r2, [r3, #16]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aca:	b2d2      	uxtb	r2, r2
 8004acc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad2:	1c5a      	adds	r2, r3, #1
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004adc:	3b01      	subs	r3, #1
 8004ade:	b29a      	uxth	r2, r3
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ae8:	b29b      	uxth	r3, r3
 8004aea:	3b01      	subs	r3, #1
 8004aec:	b29a      	uxth	r2, r3
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004af2:	e10b      	b.n	8004d0c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004af8:	2b02      	cmp	r3, #2
 8004afa:	d14e      	bne.n	8004b9a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004afe:	9300      	str	r3, [sp, #0]
 8004b00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b02:	2200      	movs	r2, #0
 8004b04:	4906      	ldr	r1, [pc, #24]	; (8004b20 <HAL_I2C_Mem_Read+0x22c>)
 8004b06:	68f8      	ldr	r0, [r7, #12]
 8004b08:	f000 fa98 	bl	800503c <I2C_WaitOnFlagUntilTimeout>
 8004b0c:	4603      	mov	r3, r0
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d008      	beq.n	8004b24 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004b12:	2301      	movs	r3, #1
 8004b14:	e10e      	b.n	8004d34 <HAL_I2C_Mem_Read+0x440>
 8004b16:	bf00      	nop
 8004b18:	00100002 	.word	0x00100002
 8004b1c:	ffff0000 	.word	0xffff0000
 8004b20:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b32:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	691a      	ldr	r2, [r3, #16]
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b3e:	b2d2      	uxtb	r2, r2
 8004b40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b46:	1c5a      	adds	r2, r3, #1
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b50:	3b01      	subs	r3, #1
 8004b52:	b29a      	uxth	r2, r3
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b5c:	b29b      	uxth	r3, r3
 8004b5e:	3b01      	subs	r3, #1
 8004b60:	b29a      	uxth	r2, r3
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	691a      	ldr	r2, [r3, #16]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b70:	b2d2      	uxtb	r2, r2
 8004b72:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b78:	1c5a      	adds	r2, r3, #1
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b82:	3b01      	subs	r3, #1
 8004b84:	b29a      	uxth	r2, r3
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b8e:	b29b      	uxth	r3, r3
 8004b90:	3b01      	subs	r3, #1
 8004b92:	b29a      	uxth	r2, r3
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004b98:	e0b8      	b.n	8004d0c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b9c:	9300      	str	r3, [sp, #0]
 8004b9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	4966      	ldr	r1, [pc, #408]	; (8004d3c <HAL_I2C_Mem_Read+0x448>)
 8004ba4:	68f8      	ldr	r0, [r7, #12]
 8004ba6:	f000 fa49 	bl	800503c <I2C_WaitOnFlagUntilTimeout>
 8004baa:	4603      	mov	r3, r0
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d001      	beq.n	8004bb4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e0bf      	b.n	8004d34 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	681a      	ldr	r2, [r3, #0]
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004bc2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	691a      	ldr	r2, [r3, #16]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bce:	b2d2      	uxtb	r2, r2
 8004bd0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd6:	1c5a      	adds	r2, r3, #1
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004be0:	3b01      	subs	r3, #1
 8004be2:	b29a      	uxth	r2, r3
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	3b01      	subs	r3, #1
 8004bf0:	b29a      	uxth	r2, r3
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bf8:	9300      	str	r3, [sp, #0]
 8004bfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	494f      	ldr	r1, [pc, #316]	; (8004d3c <HAL_I2C_Mem_Read+0x448>)
 8004c00:	68f8      	ldr	r0, [r7, #12]
 8004c02:	f000 fa1b 	bl	800503c <I2C_WaitOnFlagUntilTimeout>
 8004c06:	4603      	mov	r3, r0
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d001      	beq.n	8004c10 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	e091      	b.n	8004d34 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c1e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	691a      	ldr	r2, [r3, #16]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c2a:	b2d2      	uxtb	r2, r2
 8004c2c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c32:	1c5a      	adds	r2, r3, #1
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c3c:	3b01      	subs	r3, #1
 8004c3e:	b29a      	uxth	r2, r3
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c48:	b29b      	uxth	r3, r3
 8004c4a:	3b01      	subs	r3, #1
 8004c4c:	b29a      	uxth	r2, r3
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	691a      	ldr	r2, [r3, #16]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c5c:	b2d2      	uxtb	r2, r2
 8004c5e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c64:	1c5a      	adds	r2, r3, #1
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c6e:	3b01      	subs	r3, #1
 8004c70:	b29a      	uxth	r2, r3
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c7a:	b29b      	uxth	r3, r3
 8004c7c:	3b01      	subs	r3, #1
 8004c7e:	b29a      	uxth	r2, r3
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004c84:	e042      	b.n	8004d0c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c88:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004c8a:	68f8      	ldr	r0, [r7, #12]
 8004c8c:	f000 fb2e 	bl	80052ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8004c90:	4603      	mov	r3, r0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d001      	beq.n	8004c9a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004c96:	2301      	movs	r3, #1
 8004c98:	e04c      	b.n	8004d34 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	691a      	ldr	r2, [r3, #16]
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca4:	b2d2      	uxtb	r2, r2
 8004ca6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cac:	1c5a      	adds	r2, r3, #1
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cb6:	3b01      	subs	r3, #1
 8004cb8:	b29a      	uxth	r2, r3
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cc2:	b29b      	uxth	r3, r3
 8004cc4:	3b01      	subs	r3, #1
 8004cc6:	b29a      	uxth	r2, r3
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	695b      	ldr	r3, [r3, #20]
 8004cd2:	f003 0304 	and.w	r3, r3, #4
 8004cd6:	2b04      	cmp	r3, #4
 8004cd8:	d118      	bne.n	8004d0c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	691a      	ldr	r2, [r3, #16]
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce4:	b2d2      	uxtb	r2, r2
 8004ce6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cec:	1c5a      	adds	r2, r3, #1
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cf6:	3b01      	subs	r3, #1
 8004cf8:	b29a      	uxth	r2, r3
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d02:	b29b      	uxth	r3, r3
 8004d04:	3b01      	subs	r3, #1
 8004d06:	b29a      	uxth	r2, r3
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	f47f aec2 	bne.w	8004a9a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2220      	movs	r2, #32
 8004d1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	2200      	movs	r2, #0
 8004d22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	e000      	b.n	8004d34 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004d32:	2302      	movs	r3, #2
  }
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	3728      	adds	r7, #40	; 0x28
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}
 8004d3c:	00010004 	.word	0x00010004

08004d40 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b088      	sub	sp, #32
 8004d44:	af02      	add	r7, sp, #8
 8004d46:	60f8      	str	r0, [r7, #12]
 8004d48:	4608      	mov	r0, r1
 8004d4a:	4611      	mov	r1, r2
 8004d4c:	461a      	mov	r2, r3
 8004d4e:	4603      	mov	r3, r0
 8004d50:	817b      	strh	r3, [r7, #10]
 8004d52:	460b      	mov	r3, r1
 8004d54:	813b      	strh	r3, [r7, #8]
 8004d56:	4613      	mov	r3, r2
 8004d58:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	681a      	ldr	r2, [r3, #0]
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d68:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d6c:	9300      	str	r3, [sp, #0]
 8004d6e:	6a3b      	ldr	r3, [r7, #32]
 8004d70:	2200      	movs	r2, #0
 8004d72:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004d76:	68f8      	ldr	r0, [r7, #12]
 8004d78:	f000 f960 	bl	800503c <I2C_WaitOnFlagUntilTimeout>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d00d      	beq.n	8004d9e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d90:	d103      	bne.n	8004d9a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d98:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	e05f      	b.n	8004e5e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004d9e:	897b      	ldrh	r3, [r7, #10]
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	461a      	mov	r2, r3
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004dac:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004db0:	6a3a      	ldr	r2, [r7, #32]
 8004db2:	492d      	ldr	r1, [pc, #180]	; (8004e68 <I2C_RequestMemoryWrite+0x128>)
 8004db4:	68f8      	ldr	r0, [r7, #12]
 8004db6:	f000 f998 	bl	80050ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d001      	beq.n	8004dc4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e04c      	b.n	8004e5e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	617b      	str	r3, [r7, #20]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	695b      	ldr	r3, [r3, #20]
 8004dce:	617b      	str	r3, [r7, #20]
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	699b      	ldr	r3, [r3, #24]
 8004dd6:	617b      	str	r3, [r7, #20]
 8004dd8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004dda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ddc:	6a39      	ldr	r1, [r7, #32]
 8004dde:	68f8      	ldr	r0, [r7, #12]
 8004de0:	f000 fa02 	bl	80051e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004de4:	4603      	mov	r3, r0
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d00d      	beq.n	8004e06 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dee:	2b04      	cmp	r3, #4
 8004df0:	d107      	bne.n	8004e02 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e00:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	e02b      	b.n	8004e5e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004e06:	88fb      	ldrh	r3, [r7, #6]
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	d105      	bne.n	8004e18 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004e0c:	893b      	ldrh	r3, [r7, #8]
 8004e0e:	b2da      	uxtb	r2, r3
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	611a      	str	r2, [r3, #16]
 8004e16:	e021      	b.n	8004e5c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004e18:	893b      	ldrh	r3, [r7, #8]
 8004e1a:	0a1b      	lsrs	r3, r3, #8
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	b2da      	uxtb	r2, r3
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e28:	6a39      	ldr	r1, [r7, #32]
 8004e2a:	68f8      	ldr	r0, [r7, #12]
 8004e2c:	f000 f9dc 	bl	80051e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e30:	4603      	mov	r3, r0
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d00d      	beq.n	8004e52 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3a:	2b04      	cmp	r3, #4
 8004e3c:	d107      	bne.n	8004e4e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e4c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e005      	b.n	8004e5e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004e52:	893b      	ldrh	r3, [r7, #8]
 8004e54:	b2da      	uxtb	r2, r3
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004e5c:	2300      	movs	r3, #0
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3718      	adds	r7, #24
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}
 8004e66:	bf00      	nop
 8004e68:	00010002 	.word	0x00010002

08004e6c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b088      	sub	sp, #32
 8004e70:	af02      	add	r7, sp, #8
 8004e72:	60f8      	str	r0, [r7, #12]
 8004e74:	4608      	mov	r0, r1
 8004e76:	4611      	mov	r1, r2
 8004e78:	461a      	mov	r2, r3
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	817b      	strh	r3, [r7, #10]
 8004e7e:	460b      	mov	r3, r1
 8004e80:	813b      	strh	r3, [r7, #8]
 8004e82:	4613      	mov	r3, r2
 8004e84:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004e94:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004ea4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea8:	9300      	str	r3, [sp, #0]
 8004eaa:	6a3b      	ldr	r3, [r7, #32]
 8004eac:	2200      	movs	r2, #0
 8004eae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004eb2:	68f8      	ldr	r0, [r7, #12]
 8004eb4:	f000 f8c2 	bl	800503c <I2C_WaitOnFlagUntilTimeout>
 8004eb8:	4603      	mov	r3, r0
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d00d      	beq.n	8004eda <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ec8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ecc:	d103      	bne.n	8004ed6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ed4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004ed6:	2303      	movs	r3, #3
 8004ed8:	e0aa      	b.n	8005030 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004eda:	897b      	ldrh	r3, [r7, #10]
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	461a      	mov	r2, r3
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004ee8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004eea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eec:	6a3a      	ldr	r2, [r7, #32]
 8004eee:	4952      	ldr	r1, [pc, #328]	; (8005038 <I2C_RequestMemoryRead+0x1cc>)
 8004ef0:	68f8      	ldr	r0, [r7, #12]
 8004ef2:	f000 f8fa 	bl	80050ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d001      	beq.n	8004f00 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004efc:	2301      	movs	r3, #1
 8004efe:	e097      	b.n	8005030 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f00:	2300      	movs	r3, #0
 8004f02:	617b      	str	r3, [r7, #20]
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	695b      	ldr	r3, [r3, #20]
 8004f0a:	617b      	str	r3, [r7, #20]
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	699b      	ldr	r3, [r3, #24]
 8004f12:	617b      	str	r3, [r7, #20]
 8004f14:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f18:	6a39      	ldr	r1, [r7, #32]
 8004f1a:	68f8      	ldr	r0, [r7, #12]
 8004f1c:	f000 f964 	bl	80051e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004f20:	4603      	mov	r3, r0
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d00d      	beq.n	8004f42 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f2a:	2b04      	cmp	r3, #4
 8004f2c:	d107      	bne.n	8004f3e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f3c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e076      	b.n	8005030 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004f42:	88fb      	ldrh	r3, [r7, #6]
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	d105      	bne.n	8004f54 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004f48:	893b      	ldrh	r3, [r7, #8]
 8004f4a:	b2da      	uxtb	r2, r3
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	611a      	str	r2, [r3, #16]
 8004f52:	e021      	b.n	8004f98 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004f54:	893b      	ldrh	r3, [r7, #8]
 8004f56:	0a1b      	lsrs	r3, r3, #8
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	b2da      	uxtb	r2, r3
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f64:	6a39      	ldr	r1, [r7, #32]
 8004f66:	68f8      	ldr	r0, [r7, #12]
 8004f68:	f000 f93e 	bl	80051e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d00d      	beq.n	8004f8e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f76:	2b04      	cmp	r3, #4
 8004f78:	d107      	bne.n	8004f8a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f88:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004f8a:	2301      	movs	r3, #1
 8004f8c:	e050      	b.n	8005030 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004f8e:	893b      	ldrh	r3, [r7, #8]
 8004f90:	b2da      	uxtb	r2, r3
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f9a:	6a39      	ldr	r1, [r7, #32]
 8004f9c:	68f8      	ldr	r0, [r7, #12]
 8004f9e:	f000 f923 	bl	80051e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d00d      	beq.n	8004fc4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fac:	2b04      	cmp	r3, #4
 8004fae:	d107      	bne.n	8004fc0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fbe:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004fc0:	2301      	movs	r3, #1
 8004fc2:	e035      	b.n	8005030 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004fd2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004fd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fd6:	9300      	str	r3, [sp, #0]
 8004fd8:	6a3b      	ldr	r3, [r7, #32]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004fe0:	68f8      	ldr	r0, [r7, #12]
 8004fe2:	f000 f82b 	bl	800503c <I2C_WaitOnFlagUntilTimeout>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d00d      	beq.n	8005008 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ff6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ffa:	d103      	bne.n	8005004 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005002:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005004:	2303      	movs	r3, #3
 8005006:	e013      	b.n	8005030 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005008:	897b      	ldrh	r3, [r7, #10]
 800500a:	b2db      	uxtb	r3, r3
 800500c:	f043 0301 	orr.w	r3, r3, #1
 8005010:	b2da      	uxtb	r2, r3
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800501a:	6a3a      	ldr	r2, [r7, #32]
 800501c:	4906      	ldr	r1, [pc, #24]	; (8005038 <I2C_RequestMemoryRead+0x1cc>)
 800501e:	68f8      	ldr	r0, [r7, #12]
 8005020:	f000 f863 	bl	80050ea <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005024:	4603      	mov	r3, r0
 8005026:	2b00      	cmp	r3, #0
 8005028:	d001      	beq.n	800502e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	e000      	b.n	8005030 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800502e:	2300      	movs	r3, #0
}
 8005030:	4618      	mov	r0, r3
 8005032:	3718      	adds	r7, #24
 8005034:	46bd      	mov	sp, r7
 8005036:	bd80      	pop	{r7, pc}
 8005038:	00010002 	.word	0x00010002

0800503c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b084      	sub	sp, #16
 8005040:	af00      	add	r7, sp, #0
 8005042:	60f8      	str	r0, [r7, #12]
 8005044:	60b9      	str	r1, [r7, #8]
 8005046:	603b      	str	r3, [r7, #0]
 8005048:	4613      	mov	r3, r2
 800504a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800504c:	e025      	b.n	800509a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005054:	d021      	beq.n	800509a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005056:	f7fe ff2f 	bl	8003eb8 <HAL_GetTick>
 800505a:	4602      	mov	r2, r0
 800505c:	69bb      	ldr	r3, [r7, #24]
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	683a      	ldr	r2, [r7, #0]
 8005062:	429a      	cmp	r2, r3
 8005064:	d302      	bcc.n	800506c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d116      	bne.n	800509a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	2200      	movs	r2, #0
 8005070:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	2220      	movs	r2, #32
 8005076:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2200      	movs	r2, #0
 800507e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005086:	f043 0220 	orr.w	r2, r3, #32
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2200      	movs	r2, #0
 8005092:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005096:	2301      	movs	r3, #1
 8005098:	e023      	b.n	80050e2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	0c1b      	lsrs	r3, r3, #16
 800509e:	b2db      	uxtb	r3, r3
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	d10d      	bne.n	80050c0 <I2C_WaitOnFlagUntilTimeout+0x84>
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	695b      	ldr	r3, [r3, #20]
 80050aa:	43da      	mvns	r2, r3
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	4013      	ands	r3, r2
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	bf0c      	ite	eq
 80050b6:	2301      	moveq	r3, #1
 80050b8:	2300      	movne	r3, #0
 80050ba:	b2db      	uxtb	r3, r3
 80050bc:	461a      	mov	r2, r3
 80050be:	e00c      	b.n	80050da <I2C_WaitOnFlagUntilTimeout+0x9e>
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	699b      	ldr	r3, [r3, #24]
 80050c6:	43da      	mvns	r2, r3
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	4013      	ands	r3, r2
 80050cc:	b29b      	uxth	r3, r3
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	bf0c      	ite	eq
 80050d2:	2301      	moveq	r3, #1
 80050d4:	2300      	movne	r3, #0
 80050d6:	b2db      	uxtb	r3, r3
 80050d8:	461a      	mov	r2, r3
 80050da:	79fb      	ldrb	r3, [r7, #7]
 80050dc:	429a      	cmp	r2, r3
 80050de:	d0b6      	beq.n	800504e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80050e0:	2300      	movs	r3, #0
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3710      	adds	r7, #16
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}

080050ea <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80050ea:	b580      	push	{r7, lr}
 80050ec:	b084      	sub	sp, #16
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	60f8      	str	r0, [r7, #12]
 80050f2:	60b9      	str	r1, [r7, #8]
 80050f4:	607a      	str	r2, [r7, #4]
 80050f6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80050f8:	e051      	b.n	800519e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	695b      	ldr	r3, [r3, #20]
 8005100:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005104:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005108:	d123      	bne.n	8005152 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005118:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005122:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2200      	movs	r2, #0
 8005128:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	2220      	movs	r2, #32
 800512e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2200      	movs	r2, #0
 8005136:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800513e:	f043 0204 	orr.w	r2, r3, #4
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	2200      	movs	r2, #0
 800514a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e046      	b.n	80051e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005158:	d021      	beq.n	800519e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800515a:	f7fe fead 	bl	8003eb8 <HAL_GetTick>
 800515e:	4602      	mov	r2, r0
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	1ad3      	subs	r3, r2, r3
 8005164:	687a      	ldr	r2, [r7, #4]
 8005166:	429a      	cmp	r2, r3
 8005168:	d302      	bcc.n	8005170 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d116      	bne.n	800519e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2200      	movs	r2, #0
 8005174:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2220      	movs	r2, #32
 800517a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2200      	movs	r2, #0
 8005182:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800518a:	f043 0220 	orr.w	r2, r3, #32
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2200      	movs	r2, #0
 8005196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	e020      	b.n	80051e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	0c1b      	lsrs	r3, r3, #16
 80051a2:	b2db      	uxtb	r3, r3
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d10c      	bne.n	80051c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	695b      	ldr	r3, [r3, #20]
 80051ae:	43da      	mvns	r2, r3
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	4013      	ands	r3, r2
 80051b4:	b29b      	uxth	r3, r3
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	bf14      	ite	ne
 80051ba:	2301      	movne	r3, #1
 80051bc:	2300      	moveq	r3, #0
 80051be:	b2db      	uxtb	r3, r3
 80051c0:	e00b      	b.n	80051da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	699b      	ldr	r3, [r3, #24]
 80051c8:	43da      	mvns	r2, r3
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	4013      	ands	r3, r2
 80051ce:	b29b      	uxth	r3, r3
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	bf14      	ite	ne
 80051d4:	2301      	movne	r3, #1
 80051d6:	2300      	moveq	r3, #0
 80051d8:	b2db      	uxtb	r3, r3
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d18d      	bne.n	80050fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80051de:	2300      	movs	r3, #0
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3710      	adds	r7, #16
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}

080051e8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b084      	sub	sp, #16
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	60f8      	str	r0, [r7, #12]
 80051f0:	60b9      	str	r1, [r7, #8]
 80051f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80051f4:	e02d      	b.n	8005252 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80051f6:	68f8      	ldr	r0, [r7, #12]
 80051f8:	f000 f8ce 	bl	8005398 <I2C_IsAcknowledgeFailed>
 80051fc:	4603      	mov	r3, r0
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d001      	beq.n	8005206 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	e02d      	b.n	8005262 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800520c:	d021      	beq.n	8005252 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800520e:	f7fe fe53 	bl	8003eb8 <HAL_GetTick>
 8005212:	4602      	mov	r2, r0
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	1ad3      	subs	r3, r2, r3
 8005218:	68ba      	ldr	r2, [r7, #8]
 800521a:	429a      	cmp	r2, r3
 800521c:	d302      	bcc.n	8005224 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d116      	bne.n	8005252 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2200      	movs	r2, #0
 8005228:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2220      	movs	r2, #32
 800522e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2200      	movs	r2, #0
 8005236:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800523e:	f043 0220 	orr.w	r2, r3, #32
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2200      	movs	r2, #0
 800524a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800524e:	2301      	movs	r3, #1
 8005250:	e007      	b.n	8005262 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	695b      	ldr	r3, [r3, #20]
 8005258:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800525c:	2b80      	cmp	r3, #128	; 0x80
 800525e:	d1ca      	bne.n	80051f6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005260:	2300      	movs	r3, #0
}
 8005262:	4618      	mov	r0, r3
 8005264:	3710      	adds	r7, #16
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}

0800526a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800526a:	b580      	push	{r7, lr}
 800526c:	b084      	sub	sp, #16
 800526e:	af00      	add	r7, sp, #0
 8005270:	60f8      	str	r0, [r7, #12]
 8005272:	60b9      	str	r1, [r7, #8]
 8005274:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005276:	e02d      	b.n	80052d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005278:	68f8      	ldr	r0, [r7, #12]
 800527a:	f000 f88d 	bl	8005398 <I2C_IsAcknowledgeFailed>
 800527e:	4603      	mov	r3, r0
 8005280:	2b00      	cmp	r3, #0
 8005282:	d001      	beq.n	8005288 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005284:	2301      	movs	r3, #1
 8005286:	e02d      	b.n	80052e4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800528e:	d021      	beq.n	80052d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005290:	f7fe fe12 	bl	8003eb8 <HAL_GetTick>
 8005294:	4602      	mov	r2, r0
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	1ad3      	subs	r3, r2, r3
 800529a:	68ba      	ldr	r2, [r7, #8]
 800529c:	429a      	cmp	r2, r3
 800529e:	d302      	bcc.n	80052a6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d116      	bne.n	80052d4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2200      	movs	r2, #0
 80052aa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2220      	movs	r2, #32
 80052b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2200      	movs	r2, #0
 80052b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052c0:	f043 0220 	orr.w	r2, r3, #32
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	2200      	movs	r2, #0
 80052cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e007      	b.n	80052e4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	695b      	ldr	r3, [r3, #20]
 80052da:	f003 0304 	and.w	r3, r3, #4
 80052de:	2b04      	cmp	r3, #4
 80052e0:	d1ca      	bne.n	8005278 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80052e2:	2300      	movs	r3, #0
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	3710      	adds	r7, #16
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bd80      	pop	{r7, pc}

080052ec <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b084      	sub	sp, #16
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	60f8      	str	r0, [r7, #12]
 80052f4:	60b9      	str	r1, [r7, #8]
 80052f6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80052f8:	e042      	b.n	8005380 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	695b      	ldr	r3, [r3, #20]
 8005300:	f003 0310 	and.w	r3, r3, #16
 8005304:	2b10      	cmp	r3, #16
 8005306:	d119      	bne.n	800533c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f06f 0210 	mvn.w	r2, #16
 8005310:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	2200      	movs	r2, #0
 8005316:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2220      	movs	r2, #32
 800531c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2200      	movs	r2, #0
 8005324:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2200      	movs	r2, #0
 8005334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	e029      	b.n	8005390 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800533c:	f7fe fdbc 	bl	8003eb8 <HAL_GetTick>
 8005340:	4602      	mov	r2, r0
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	1ad3      	subs	r3, r2, r3
 8005346:	68ba      	ldr	r2, [r7, #8]
 8005348:	429a      	cmp	r2, r3
 800534a:	d302      	bcc.n	8005352 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d116      	bne.n	8005380 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2200      	movs	r2, #0
 8005356:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2220      	movs	r2, #32
 800535c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2200      	movs	r2, #0
 8005364:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800536c:	f043 0220 	orr.w	r2, r3, #32
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2200      	movs	r2, #0
 8005378:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	e007      	b.n	8005390 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	695b      	ldr	r3, [r3, #20]
 8005386:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800538a:	2b40      	cmp	r3, #64	; 0x40
 800538c:	d1b5      	bne.n	80052fa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800538e:	2300      	movs	r3, #0
}
 8005390:	4618      	mov	r0, r3
 8005392:	3710      	adds	r7, #16
 8005394:	46bd      	mov	sp, r7
 8005396:	bd80      	pop	{r7, pc}

08005398 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005398:	b480      	push	{r7}
 800539a:	b083      	sub	sp, #12
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	695b      	ldr	r3, [r3, #20]
 80053a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80053ae:	d11b      	bne.n	80053e8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80053b8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2200      	movs	r2, #0
 80053be:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2220      	movs	r2, #32
 80053c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2200      	movs	r2, #0
 80053cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053d4:	f043 0204 	orr.w	r2, r3, #4
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2200      	movs	r2, #0
 80053e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	e000      	b.n	80053ea <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80053e8:	2300      	movs	r3, #0
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	370c      	adds	r7, #12
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr

080053f6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80053f6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053f8:	b08f      	sub	sp, #60	; 0x3c
 80053fa:	af0a      	add	r7, sp, #40	; 0x28
 80053fc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d101      	bne.n	8005408 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005404:	2301      	movs	r3, #1
 8005406:	e10f      	b.n	8005628 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8005414:	b2db      	uxtb	r3, r3
 8005416:	2b00      	cmp	r3, #0
 8005418:	d106      	bne.n	8005428 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2200      	movs	r2, #0
 800541e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	f00a f8ea 	bl	800f5fc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2203      	movs	r2, #3
 800542c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005434:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005438:	2b00      	cmp	r3, #0
 800543a:	d102      	bne.n	8005442 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2200      	movs	r2, #0
 8005440:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4618      	mov	r0, r3
 8005448:	f003 fcf7 	bl	8008e3a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	603b      	str	r3, [r7, #0]
 8005452:	687e      	ldr	r6, [r7, #4]
 8005454:	466d      	mov	r5, sp
 8005456:	f106 0410 	add.w	r4, r6, #16
 800545a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800545c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800545e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005460:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005462:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005466:	e885 0003 	stmia.w	r5, {r0, r1}
 800546a:	1d33      	adds	r3, r6, #4
 800546c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800546e:	6838      	ldr	r0, [r7, #0]
 8005470:	f003 fbce 	bl	8008c10 <USB_CoreInit>
 8005474:	4603      	mov	r3, r0
 8005476:	2b00      	cmp	r3, #0
 8005478:	d005      	beq.n	8005486 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2202      	movs	r2, #2
 800547e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005482:	2301      	movs	r3, #1
 8005484:	e0d0      	b.n	8005628 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	2100      	movs	r1, #0
 800548c:	4618      	mov	r0, r3
 800548e:	f003 fce5 	bl	8008e5c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005492:	2300      	movs	r3, #0
 8005494:	73fb      	strb	r3, [r7, #15]
 8005496:	e04a      	b.n	800552e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005498:	7bfa      	ldrb	r2, [r7, #15]
 800549a:	6879      	ldr	r1, [r7, #4]
 800549c:	4613      	mov	r3, r2
 800549e:	00db      	lsls	r3, r3, #3
 80054a0:	4413      	add	r3, r2
 80054a2:	009b      	lsls	r3, r3, #2
 80054a4:	440b      	add	r3, r1
 80054a6:	333d      	adds	r3, #61	; 0x3d
 80054a8:	2201      	movs	r2, #1
 80054aa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80054ac:	7bfa      	ldrb	r2, [r7, #15]
 80054ae:	6879      	ldr	r1, [r7, #4]
 80054b0:	4613      	mov	r3, r2
 80054b2:	00db      	lsls	r3, r3, #3
 80054b4:	4413      	add	r3, r2
 80054b6:	009b      	lsls	r3, r3, #2
 80054b8:	440b      	add	r3, r1
 80054ba:	333c      	adds	r3, #60	; 0x3c
 80054bc:	7bfa      	ldrb	r2, [r7, #15]
 80054be:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80054c0:	7bfa      	ldrb	r2, [r7, #15]
 80054c2:	7bfb      	ldrb	r3, [r7, #15]
 80054c4:	b298      	uxth	r0, r3
 80054c6:	6879      	ldr	r1, [r7, #4]
 80054c8:	4613      	mov	r3, r2
 80054ca:	00db      	lsls	r3, r3, #3
 80054cc:	4413      	add	r3, r2
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	440b      	add	r3, r1
 80054d2:	3344      	adds	r3, #68	; 0x44
 80054d4:	4602      	mov	r2, r0
 80054d6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80054d8:	7bfa      	ldrb	r2, [r7, #15]
 80054da:	6879      	ldr	r1, [r7, #4]
 80054dc:	4613      	mov	r3, r2
 80054de:	00db      	lsls	r3, r3, #3
 80054e0:	4413      	add	r3, r2
 80054e2:	009b      	lsls	r3, r3, #2
 80054e4:	440b      	add	r3, r1
 80054e6:	3340      	adds	r3, #64	; 0x40
 80054e8:	2200      	movs	r2, #0
 80054ea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80054ec:	7bfa      	ldrb	r2, [r7, #15]
 80054ee:	6879      	ldr	r1, [r7, #4]
 80054f0:	4613      	mov	r3, r2
 80054f2:	00db      	lsls	r3, r3, #3
 80054f4:	4413      	add	r3, r2
 80054f6:	009b      	lsls	r3, r3, #2
 80054f8:	440b      	add	r3, r1
 80054fa:	3348      	adds	r3, #72	; 0x48
 80054fc:	2200      	movs	r2, #0
 80054fe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005500:	7bfa      	ldrb	r2, [r7, #15]
 8005502:	6879      	ldr	r1, [r7, #4]
 8005504:	4613      	mov	r3, r2
 8005506:	00db      	lsls	r3, r3, #3
 8005508:	4413      	add	r3, r2
 800550a:	009b      	lsls	r3, r3, #2
 800550c:	440b      	add	r3, r1
 800550e:	334c      	adds	r3, #76	; 0x4c
 8005510:	2200      	movs	r2, #0
 8005512:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005514:	7bfa      	ldrb	r2, [r7, #15]
 8005516:	6879      	ldr	r1, [r7, #4]
 8005518:	4613      	mov	r3, r2
 800551a:	00db      	lsls	r3, r3, #3
 800551c:	4413      	add	r3, r2
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	440b      	add	r3, r1
 8005522:	3354      	adds	r3, #84	; 0x54
 8005524:	2200      	movs	r2, #0
 8005526:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005528:	7bfb      	ldrb	r3, [r7, #15]
 800552a:	3301      	adds	r3, #1
 800552c:	73fb      	strb	r3, [r7, #15]
 800552e:	7bfa      	ldrb	r2, [r7, #15]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	429a      	cmp	r2, r3
 8005536:	d3af      	bcc.n	8005498 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005538:	2300      	movs	r3, #0
 800553a:	73fb      	strb	r3, [r7, #15]
 800553c:	e044      	b.n	80055c8 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800553e:	7bfa      	ldrb	r2, [r7, #15]
 8005540:	6879      	ldr	r1, [r7, #4]
 8005542:	4613      	mov	r3, r2
 8005544:	00db      	lsls	r3, r3, #3
 8005546:	4413      	add	r3, r2
 8005548:	009b      	lsls	r3, r3, #2
 800554a:	440b      	add	r3, r1
 800554c:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8005550:	2200      	movs	r2, #0
 8005552:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005554:	7bfa      	ldrb	r2, [r7, #15]
 8005556:	6879      	ldr	r1, [r7, #4]
 8005558:	4613      	mov	r3, r2
 800555a:	00db      	lsls	r3, r3, #3
 800555c:	4413      	add	r3, r2
 800555e:	009b      	lsls	r3, r3, #2
 8005560:	440b      	add	r3, r1
 8005562:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8005566:	7bfa      	ldrb	r2, [r7, #15]
 8005568:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800556a:	7bfa      	ldrb	r2, [r7, #15]
 800556c:	6879      	ldr	r1, [r7, #4]
 800556e:	4613      	mov	r3, r2
 8005570:	00db      	lsls	r3, r3, #3
 8005572:	4413      	add	r3, r2
 8005574:	009b      	lsls	r3, r3, #2
 8005576:	440b      	add	r3, r1
 8005578:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800557c:	2200      	movs	r2, #0
 800557e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005580:	7bfa      	ldrb	r2, [r7, #15]
 8005582:	6879      	ldr	r1, [r7, #4]
 8005584:	4613      	mov	r3, r2
 8005586:	00db      	lsls	r3, r3, #3
 8005588:	4413      	add	r3, r2
 800558a:	009b      	lsls	r3, r3, #2
 800558c:	440b      	add	r3, r1
 800558e:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8005592:	2200      	movs	r2, #0
 8005594:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005596:	7bfa      	ldrb	r2, [r7, #15]
 8005598:	6879      	ldr	r1, [r7, #4]
 800559a:	4613      	mov	r3, r2
 800559c:	00db      	lsls	r3, r3, #3
 800559e:	4413      	add	r3, r2
 80055a0:	009b      	lsls	r3, r3, #2
 80055a2:	440b      	add	r3, r1
 80055a4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80055a8:	2200      	movs	r2, #0
 80055aa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80055ac:	7bfa      	ldrb	r2, [r7, #15]
 80055ae:	6879      	ldr	r1, [r7, #4]
 80055b0:	4613      	mov	r3, r2
 80055b2:	00db      	lsls	r3, r3, #3
 80055b4:	4413      	add	r3, r2
 80055b6:	009b      	lsls	r3, r3, #2
 80055b8:	440b      	add	r3, r1
 80055ba:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80055be:	2200      	movs	r2, #0
 80055c0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80055c2:	7bfb      	ldrb	r3, [r7, #15]
 80055c4:	3301      	adds	r3, #1
 80055c6:	73fb      	strb	r3, [r7, #15]
 80055c8:	7bfa      	ldrb	r2, [r7, #15]
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	685b      	ldr	r3, [r3, #4]
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d3b5      	bcc.n	800553e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	603b      	str	r3, [r7, #0]
 80055d8:	687e      	ldr	r6, [r7, #4]
 80055da:	466d      	mov	r5, sp
 80055dc:	f106 0410 	add.w	r4, r6, #16
 80055e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80055e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80055e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80055e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80055e8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80055ec:	e885 0003 	stmia.w	r5, {r0, r1}
 80055f0:	1d33      	adds	r3, r6, #4
 80055f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80055f4:	6838      	ldr	r0, [r7, #0]
 80055f6:	f003 fc7d 	bl	8008ef4 <USB_DevInit>
 80055fa:	4603      	mov	r3, r0
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d005      	beq.n	800560c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2202      	movs	r2, #2
 8005604:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	e00d      	b.n	8005628 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2200      	movs	r2, #0
 8005610:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2201      	movs	r2, #1
 8005618:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4618      	mov	r0, r3
 8005622:	f004 fdcc 	bl	800a1be <USB_DevDisconnect>

  return HAL_OK;
 8005626:	2300      	movs	r3, #0
}
 8005628:	4618      	mov	r0, r3
 800562a:	3714      	adds	r7, #20
 800562c:	46bd      	mov	sp, r7
 800562e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005630 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b084      	sub	sp, #16
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005644:	2b01      	cmp	r3, #1
 8005646:	d101      	bne.n	800564c <HAL_PCD_Start+0x1c>
 8005648:	2302      	movs	r3, #2
 800564a:	e020      	b.n	800568e <HAL_PCD_Start+0x5e>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005658:	2b01      	cmp	r3, #1
 800565a:	d109      	bne.n	8005670 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005660:	2b01      	cmp	r3, #1
 8005662:	d005      	beq.n	8005670 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005668:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4618      	mov	r0, r3
 8005676:	f003 fbcf 	bl	8008e18 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4618      	mov	r0, r3
 8005680:	f004 fd7c 	bl	800a17c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2200      	movs	r2, #0
 8005688:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800568c:	2300      	movs	r3, #0
}
 800568e:	4618      	mov	r0, r3
 8005690:	3710      	adds	r7, #16
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}

08005696 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005696:	b590      	push	{r4, r7, lr}
 8005698:	b08d      	sub	sp, #52	; 0x34
 800569a:	af00      	add	r7, sp, #0
 800569c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056a4:	6a3b      	ldr	r3, [r7, #32]
 80056a6:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	4618      	mov	r0, r3
 80056ae:	f004 fe3a 	bl	800a326 <USB_GetMode>
 80056b2:	4603      	mov	r3, r0
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	f040 848a 	bne.w	8005fce <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4618      	mov	r0, r3
 80056c0:	f004 fd9e 	bl	800a200 <USB_ReadInterrupts>
 80056c4:	4603      	mov	r3, r0
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	f000 8480 	beq.w	8005fcc <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80056cc:	69fb      	ldr	r3, [r7, #28]
 80056ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	0a1b      	lsrs	r3, r3, #8
 80056d6:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4618      	mov	r0, r3
 80056e6:	f004 fd8b 	bl	800a200 <USB_ReadInterrupts>
 80056ea:	4603      	mov	r3, r0
 80056ec:	f003 0302 	and.w	r3, r3, #2
 80056f0:	2b02      	cmp	r3, #2
 80056f2:	d107      	bne.n	8005704 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	695a      	ldr	r2, [r3, #20]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f002 0202 	and.w	r2, r2, #2
 8005702:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4618      	mov	r0, r3
 800570a:	f004 fd79 	bl	800a200 <USB_ReadInterrupts>
 800570e:	4603      	mov	r3, r0
 8005710:	f003 0310 	and.w	r3, r3, #16
 8005714:	2b10      	cmp	r3, #16
 8005716:	d161      	bne.n	80057dc <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	699a      	ldr	r2, [r3, #24]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f022 0210 	bic.w	r2, r2, #16
 8005726:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005728:	6a3b      	ldr	r3, [r7, #32]
 800572a:	6a1b      	ldr	r3, [r3, #32]
 800572c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800572e:	69bb      	ldr	r3, [r7, #24]
 8005730:	f003 020f 	and.w	r2, r3, #15
 8005734:	4613      	mov	r3, r2
 8005736:	00db      	lsls	r3, r3, #3
 8005738:	4413      	add	r3, r2
 800573a:	009b      	lsls	r3, r3, #2
 800573c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005740:	687a      	ldr	r2, [r7, #4]
 8005742:	4413      	add	r3, r2
 8005744:	3304      	adds	r3, #4
 8005746:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005748:	69bb      	ldr	r3, [r7, #24]
 800574a:	0c5b      	lsrs	r3, r3, #17
 800574c:	f003 030f 	and.w	r3, r3, #15
 8005750:	2b02      	cmp	r3, #2
 8005752:	d124      	bne.n	800579e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005754:	69ba      	ldr	r2, [r7, #24]
 8005756:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800575a:	4013      	ands	r3, r2
 800575c:	2b00      	cmp	r3, #0
 800575e:	d035      	beq.n	80057cc <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005764:	69bb      	ldr	r3, [r7, #24]
 8005766:	091b      	lsrs	r3, r3, #4
 8005768:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800576a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800576e:	b29b      	uxth	r3, r3
 8005770:	461a      	mov	r2, r3
 8005772:	6a38      	ldr	r0, [r7, #32]
 8005774:	f004 fbb0 	bl	8009ed8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005778:	697b      	ldr	r3, [r7, #20]
 800577a:	691a      	ldr	r2, [r3, #16]
 800577c:	69bb      	ldr	r3, [r7, #24]
 800577e:	091b      	lsrs	r3, r3, #4
 8005780:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005784:	441a      	add	r2, r3
 8005786:	697b      	ldr	r3, [r7, #20]
 8005788:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800578a:	697b      	ldr	r3, [r7, #20]
 800578c:	6a1a      	ldr	r2, [r3, #32]
 800578e:	69bb      	ldr	r3, [r7, #24]
 8005790:	091b      	lsrs	r3, r3, #4
 8005792:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005796:	441a      	add	r2, r3
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	621a      	str	r2, [r3, #32]
 800579c:	e016      	b.n	80057cc <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800579e:	69bb      	ldr	r3, [r7, #24]
 80057a0:	0c5b      	lsrs	r3, r3, #17
 80057a2:	f003 030f 	and.w	r3, r3, #15
 80057a6:	2b06      	cmp	r3, #6
 80057a8:	d110      	bne.n	80057cc <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80057b0:	2208      	movs	r2, #8
 80057b2:	4619      	mov	r1, r3
 80057b4:	6a38      	ldr	r0, [r7, #32]
 80057b6:	f004 fb8f 	bl	8009ed8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	6a1a      	ldr	r2, [r3, #32]
 80057be:	69bb      	ldr	r3, [r7, #24]
 80057c0:	091b      	lsrs	r3, r3, #4
 80057c2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80057c6:	441a      	add	r2, r3
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	699a      	ldr	r2, [r3, #24]
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f042 0210 	orr.w	r2, r2, #16
 80057da:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4618      	mov	r0, r3
 80057e2:	f004 fd0d 	bl	800a200 <USB_ReadInterrupts>
 80057e6:	4603      	mov	r3, r0
 80057e8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80057ec:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80057f0:	f040 80a7 	bne.w	8005942 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80057f4:	2300      	movs	r3, #0
 80057f6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4618      	mov	r0, r3
 80057fe:	f004 fd12 	bl	800a226 <USB_ReadDevAllOutEpInterrupt>
 8005802:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8005804:	e099      	b.n	800593a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005808:	f003 0301 	and.w	r3, r3, #1
 800580c:	2b00      	cmp	r3, #0
 800580e:	f000 808e 	beq.w	800592e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005818:	b2d2      	uxtb	r2, r2
 800581a:	4611      	mov	r1, r2
 800581c:	4618      	mov	r0, r3
 800581e:	f004 fd36 	bl	800a28e <USB_ReadDevOutEPInterrupt>
 8005822:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005824:	693b      	ldr	r3, [r7, #16]
 8005826:	f003 0301 	and.w	r3, r3, #1
 800582a:	2b00      	cmp	r3, #0
 800582c:	d00c      	beq.n	8005848 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800582e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005830:	015a      	lsls	r2, r3, #5
 8005832:	69fb      	ldr	r3, [r7, #28]
 8005834:	4413      	add	r3, r2
 8005836:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800583a:	461a      	mov	r2, r3
 800583c:	2301      	movs	r3, #1
 800583e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005840:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f000 fec2 	bl	80065cc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005848:	693b      	ldr	r3, [r7, #16]
 800584a:	f003 0308 	and.w	r3, r3, #8
 800584e:	2b00      	cmp	r3, #0
 8005850:	d00c      	beq.n	800586c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005854:	015a      	lsls	r2, r3, #5
 8005856:	69fb      	ldr	r3, [r7, #28]
 8005858:	4413      	add	r3, r2
 800585a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800585e:	461a      	mov	r2, r3
 8005860:	2308      	movs	r3, #8
 8005862:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005864:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f000 ff98 	bl	800679c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	f003 0310 	and.w	r3, r3, #16
 8005872:	2b00      	cmp	r3, #0
 8005874:	d008      	beq.n	8005888 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005878:	015a      	lsls	r2, r3, #5
 800587a:	69fb      	ldr	r3, [r7, #28]
 800587c:	4413      	add	r3, r2
 800587e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005882:	461a      	mov	r2, r3
 8005884:	2310      	movs	r3, #16
 8005886:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	f003 0302 	and.w	r3, r3, #2
 800588e:	2b00      	cmp	r3, #0
 8005890:	d030      	beq.n	80058f4 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005892:	6a3b      	ldr	r3, [r7, #32]
 8005894:	695b      	ldr	r3, [r3, #20]
 8005896:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800589a:	2b80      	cmp	r3, #128	; 0x80
 800589c:	d109      	bne.n	80058b2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800589e:	69fb      	ldr	r3, [r7, #28]
 80058a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	69fa      	ldr	r2, [r7, #28]
 80058a8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80058ac:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80058b0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80058b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058b4:	4613      	mov	r3, r2
 80058b6:	00db      	lsls	r3, r3, #3
 80058b8:	4413      	add	r3, r2
 80058ba:	009b      	lsls	r3, r3, #2
 80058bc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80058c0:	687a      	ldr	r2, [r7, #4]
 80058c2:	4413      	add	r3, r2
 80058c4:	3304      	adds	r3, #4
 80058c6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	78db      	ldrb	r3, [r3, #3]
 80058cc:	2b01      	cmp	r3, #1
 80058ce:	d108      	bne.n	80058e2 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	2200      	movs	r2, #0
 80058d4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80058d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	4619      	mov	r1, r3
 80058dc:	6878      	ldr	r0, [r7, #4]
 80058de:	f009 ff89 	bl	800f7f4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80058e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e4:	015a      	lsls	r2, r3, #5
 80058e6:	69fb      	ldr	r3, [r7, #28]
 80058e8:	4413      	add	r3, r2
 80058ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80058ee:	461a      	mov	r2, r3
 80058f0:	2302      	movs	r3, #2
 80058f2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	f003 0320 	and.w	r3, r3, #32
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d008      	beq.n	8005910 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80058fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005900:	015a      	lsls	r2, r3, #5
 8005902:	69fb      	ldr	r3, [r7, #28]
 8005904:	4413      	add	r3, r2
 8005906:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800590a:	461a      	mov	r2, r3
 800590c:	2320      	movs	r3, #32
 800590e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005910:	693b      	ldr	r3, [r7, #16]
 8005912:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005916:	2b00      	cmp	r3, #0
 8005918:	d009      	beq.n	800592e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800591a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800591c:	015a      	lsls	r2, r3, #5
 800591e:	69fb      	ldr	r3, [r7, #28]
 8005920:	4413      	add	r3, r2
 8005922:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005926:	461a      	mov	r2, r3
 8005928:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800592c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800592e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005930:	3301      	adds	r3, #1
 8005932:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005936:	085b      	lsrs	r3, r3, #1
 8005938:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800593a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800593c:	2b00      	cmp	r3, #0
 800593e:	f47f af62 	bne.w	8005806 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4618      	mov	r0, r3
 8005948:	f004 fc5a 	bl	800a200 <USB_ReadInterrupts>
 800594c:	4603      	mov	r3, r0
 800594e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005952:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005956:	f040 80db 	bne.w	8005b10 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	4618      	mov	r0, r3
 8005960:	f004 fc7b 	bl	800a25a <USB_ReadDevAllInEpInterrupt>
 8005964:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8005966:	2300      	movs	r3, #0
 8005968:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800596a:	e0cd      	b.n	8005b08 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800596c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800596e:	f003 0301 	and.w	r3, r3, #1
 8005972:	2b00      	cmp	r3, #0
 8005974:	f000 80c2 	beq.w	8005afc <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800597e:	b2d2      	uxtb	r2, r2
 8005980:	4611      	mov	r1, r2
 8005982:	4618      	mov	r0, r3
 8005984:	f004 fca1 	bl	800a2ca <USB_ReadDevInEPInterrupt>
 8005988:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	f003 0301 	and.w	r3, r3, #1
 8005990:	2b00      	cmp	r3, #0
 8005992:	d057      	beq.n	8005a44 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005996:	f003 030f 	and.w	r3, r3, #15
 800599a:	2201      	movs	r2, #1
 800599c:	fa02 f303 	lsl.w	r3, r2, r3
 80059a0:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80059a2:	69fb      	ldr	r3, [r7, #28]
 80059a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	43db      	mvns	r3, r3
 80059ae:	69f9      	ldr	r1, [r7, #28]
 80059b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80059b4:	4013      	ands	r3, r2
 80059b6:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80059b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ba:	015a      	lsls	r2, r3, #5
 80059bc:	69fb      	ldr	r3, [r7, #28]
 80059be:	4413      	add	r3, r2
 80059c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059c4:	461a      	mov	r2, r3
 80059c6:	2301      	movs	r3, #1
 80059c8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	691b      	ldr	r3, [r3, #16]
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	d132      	bne.n	8005a38 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80059d2:	6879      	ldr	r1, [r7, #4]
 80059d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059d6:	4613      	mov	r3, r2
 80059d8:	00db      	lsls	r3, r3, #3
 80059da:	4413      	add	r3, r2
 80059dc:	009b      	lsls	r3, r3, #2
 80059de:	440b      	add	r3, r1
 80059e0:	334c      	adds	r3, #76	; 0x4c
 80059e2:	6819      	ldr	r1, [r3, #0]
 80059e4:	6878      	ldr	r0, [r7, #4]
 80059e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059e8:	4613      	mov	r3, r2
 80059ea:	00db      	lsls	r3, r3, #3
 80059ec:	4413      	add	r3, r2
 80059ee:	009b      	lsls	r3, r3, #2
 80059f0:	4403      	add	r3, r0
 80059f2:	3348      	adds	r3, #72	; 0x48
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4419      	add	r1, r3
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059fc:	4613      	mov	r3, r2
 80059fe:	00db      	lsls	r3, r3, #3
 8005a00:	4413      	add	r3, r2
 8005a02:	009b      	lsls	r3, r3, #2
 8005a04:	4403      	add	r3, r0
 8005a06:	334c      	adds	r3, #76	; 0x4c
 8005a08:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d113      	bne.n	8005a38 <HAL_PCD_IRQHandler+0x3a2>
 8005a10:	6879      	ldr	r1, [r7, #4]
 8005a12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a14:	4613      	mov	r3, r2
 8005a16:	00db      	lsls	r3, r3, #3
 8005a18:	4413      	add	r3, r2
 8005a1a:	009b      	lsls	r3, r3, #2
 8005a1c:	440b      	add	r3, r1
 8005a1e:	3354      	adds	r3, #84	; 0x54
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d108      	bne.n	8005a38 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6818      	ldr	r0, [r3, #0]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005a30:	461a      	mov	r2, r3
 8005a32:	2101      	movs	r1, #1
 8005a34:	f004 fca8 	bl	800a388 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a3a:	b2db      	uxtb	r3, r3
 8005a3c:	4619      	mov	r1, r3
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	f009 fe5d 	bl	800f6fe <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005a44:	693b      	ldr	r3, [r7, #16]
 8005a46:	f003 0308 	and.w	r3, r3, #8
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d008      	beq.n	8005a60 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a50:	015a      	lsls	r2, r3, #5
 8005a52:	69fb      	ldr	r3, [r7, #28]
 8005a54:	4413      	add	r3, r2
 8005a56:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a5a:	461a      	mov	r2, r3
 8005a5c:	2308      	movs	r3, #8
 8005a5e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	f003 0310 	and.w	r3, r3, #16
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d008      	beq.n	8005a7c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a6c:	015a      	lsls	r2, r3, #5
 8005a6e:	69fb      	ldr	r3, [r7, #28]
 8005a70:	4413      	add	r3, r2
 8005a72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a76:	461a      	mov	r2, r3
 8005a78:	2310      	movs	r3, #16
 8005a7a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005a7c:	693b      	ldr	r3, [r7, #16]
 8005a7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d008      	beq.n	8005a98 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a88:	015a      	lsls	r2, r3, #5
 8005a8a:	69fb      	ldr	r3, [r7, #28]
 8005a8c:	4413      	add	r3, r2
 8005a8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a92:	461a      	mov	r2, r3
 8005a94:	2340      	movs	r3, #64	; 0x40
 8005a96:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005a98:	693b      	ldr	r3, [r7, #16]
 8005a9a:	f003 0302 	and.w	r3, r3, #2
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d023      	beq.n	8005aea <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005aa2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005aa4:	6a38      	ldr	r0, [r7, #32]
 8005aa6:	f003 fb89 	bl	80091bc <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005aaa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005aac:	4613      	mov	r3, r2
 8005aae:	00db      	lsls	r3, r3, #3
 8005ab0:	4413      	add	r3, r2
 8005ab2:	009b      	lsls	r3, r3, #2
 8005ab4:	3338      	adds	r3, #56	; 0x38
 8005ab6:	687a      	ldr	r2, [r7, #4]
 8005ab8:	4413      	add	r3, r2
 8005aba:	3304      	adds	r3, #4
 8005abc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	78db      	ldrb	r3, [r3, #3]
 8005ac2:	2b01      	cmp	r3, #1
 8005ac4:	d108      	bne.n	8005ad8 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	2200      	movs	r2, #0
 8005aca:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ace:	b2db      	uxtb	r3, r3
 8005ad0:	4619      	mov	r1, r3
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f009 fea0 	bl	800f818 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ada:	015a      	lsls	r2, r3, #5
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	4413      	add	r3, r2
 8005ae0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ae4:	461a      	mov	r2, r3
 8005ae6:	2302      	movs	r3, #2
 8005ae8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d003      	beq.n	8005afc <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005af4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f000 fcdb 	bl	80064b2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005afe:	3301      	adds	r3, #1
 8005b00:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005b02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b04:	085b      	lsrs	r3, r3, #1
 8005b06:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	f47f af2e 	bne.w	800596c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4618      	mov	r0, r3
 8005b16:	f004 fb73 	bl	800a200 <USB_ReadInterrupts>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005b20:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005b24:	d122      	bne.n	8005b6c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005b26:	69fb      	ldr	r3, [r7, #28]
 8005b28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	69fa      	ldr	r2, [r7, #28]
 8005b30:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b34:	f023 0301 	bic.w	r3, r3, #1
 8005b38:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8005b40:	2b01      	cmp	r3, #1
 8005b42:	d108      	bne.n	8005b56 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2200      	movs	r2, #0
 8005b48:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005b4c:	2100      	movs	r1, #0
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f000 fec2 	bl	80068d8 <HAL_PCDEx_LPM_Callback>
 8005b54:	e002      	b.n	8005b5c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	f009 fe3e 	bl	800f7d8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	695a      	ldr	r2, [r3, #20]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8005b6a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4618      	mov	r0, r3
 8005b72:	f004 fb45 	bl	800a200 <USB_ReadInterrupts>
 8005b76:	4603      	mov	r3, r0
 8005b78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b7c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b80:	d112      	bne.n	8005ba8 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005b82:	69fb      	ldr	r3, [r7, #28]
 8005b84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	f003 0301 	and.w	r3, r3, #1
 8005b8e:	2b01      	cmp	r3, #1
 8005b90:	d102      	bne.n	8005b98 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f009 fdfa 	bl	800f78c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	695a      	ldr	r2, [r3, #20]
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005ba6:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4618      	mov	r0, r3
 8005bae:	f004 fb27 	bl	800a200 <USB_ReadInterrupts>
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005bb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bbc:	f040 80b7 	bne.w	8005d2e <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005bc0:	69fb      	ldr	r3, [r7, #28]
 8005bc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	69fa      	ldr	r2, [r7, #28]
 8005bca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005bce:	f023 0301 	bic.w	r3, r3, #1
 8005bd2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	2110      	movs	r1, #16
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f003 faee 	bl	80091bc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005be0:	2300      	movs	r3, #0
 8005be2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005be4:	e046      	b.n	8005c74 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005be8:	015a      	lsls	r2, r3, #5
 8005bea:	69fb      	ldr	r3, [r7, #28]
 8005bec:	4413      	add	r3, r2
 8005bee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bf2:	461a      	mov	r2, r3
 8005bf4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005bf8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005bfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bfc:	015a      	lsls	r2, r3, #5
 8005bfe:	69fb      	ldr	r3, [r7, #28]
 8005c00:	4413      	add	r3, r2
 8005c02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c0a:	0151      	lsls	r1, r2, #5
 8005c0c:	69fa      	ldr	r2, [r7, #28]
 8005c0e:	440a      	add	r2, r1
 8005c10:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005c14:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005c18:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005c1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c1c:	015a      	lsls	r2, r3, #5
 8005c1e:	69fb      	ldr	r3, [r7, #28]
 8005c20:	4413      	add	r3, r2
 8005c22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c26:	461a      	mov	r2, r3
 8005c28:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005c2c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005c2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c30:	015a      	lsls	r2, r3, #5
 8005c32:	69fb      	ldr	r3, [r7, #28]
 8005c34:	4413      	add	r3, r2
 8005c36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c3e:	0151      	lsls	r1, r2, #5
 8005c40:	69fa      	ldr	r2, [r7, #28]
 8005c42:	440a      	add	r2, r1
 8005c44:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c48:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005c4c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005c4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c50:	015a      	lsls	r2, r3, #5
 8005c52:	69fb      	ldr	r3, [r7, #28]
 8005c54:	4413      	add	r3, r2
 8005c56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c5e:	0151      	lsls	r1, r2, #5
 8005c60:	69fa      	ldr	r2, [r7, #28]
 8005c62:	440a      	add	r2, r1
 8005c64:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c68:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005c6c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005c6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c70:	3301      	adds	r3, #1
 8005c72:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	d3b3      	bcc.n	8005be6 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005c7e:	69fb      	ldr	r3, [r7, #28]
 8005c80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c84:	69db      	ldr	r3, [r3, #28]
 8005c86:	69fa      	ldr	r2, [r7, #28]
 8005c88:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005c8c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8005c90:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d016      	beq.n	8005cc8 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005c9a:	69fb      	ldr	r3, [r7, #28]
 8005c9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ca0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ca4:	69fa      	ldr	r2, [r7, #28]
 8005ca6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005caa:	f043 030b 	orr.w	r3, r3, #11
 8005cae:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005cb2:	69fb      	ldr	r3, [r7, #28]
 8005cb4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cba:	69fa      	ldr	r2, [r7, #28]
 8005cbc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005cc0:	f043 030b 	orr.w	r3, r3, #11
 8005cc4:	6453      	str	r3, [r2, #68]	; 0x44
 8005cc6:	e015      	b.n	8005cf4 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005cc8:	69fb      	ldr	r3, [r7, #28]
 8005cca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cce:	695b      	ldr	r3, [r3, #20]
 8005cd0:	69fa      	ldr	r2, [r7, #28]
 8005cd2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005cd6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005cda:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8005cde:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005ce0:	69fb      	ldr	r3, [r7, #28]
 8005ce2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ce6:	691b      	ldr	r3, [r3, #16]
 8005ce8:	69fa      	ldr	r2, [r7, #28]
 8005cea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005cee:	f043 030b 	orr.w	r3, r3, #11
 8005cf2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005cf4:	69fb      	ldr	r3, [r7, #28]
 8005cf6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	69fa      	ldr	r2, [r7, #28]
 8005cfe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005d02:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005d06:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6818      	ldr	r0, [r3, #0]
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	691b      	ldr	r3, [r3, #16]
 8005d10:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005d18:	461a      	mov	r2, r3
 8005d1a:	f004 fb35 	bl	800a388 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	695a      	ldr	r2, [r3, #20]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005d2c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4618      	mov	r0, r3
 8005d34:	f004 fa64 	bl	800a200 <USB_ReadInterrupts>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005d3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d42:	d124      	bne.n	8005d8e <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4618      	mov	r0, r3
 8005d4a:	f004 fafa 	bl	800a342 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4618      	mov	r0, r3
 8005d54:	f003 faaf 	bl	80092b6 <USB_GetDevSpeed>
 8005d58:	4603      	mov	r3, r0
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681c      	ldr	r4, [r3, #0]
 8005d64:	f001 fa26 	bl	80071b4 <HAL_RCC_GetHCLKFreq>
 8005d68:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	461a      	mov	r2, r3
 8005d72:	4620      	mov	r0, r4
 8005d74:	f002 ffae 	bl	8008cd4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005d78:	6878      	ldr	r0, [r7, #4]
 8005d7a:	f009 fce8 	bl	800f74e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	695a      	ldr	r2, [r3, #20]
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8005d8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4618      	mov	r0, r3
 8005d94:	f004 fa34 	bl	800a200 <USB_ReadInterrupts>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	f003 0308 	and.w	r3, r3, #8
 8005d9e:	2b08      	cmp	r3, #8
 8005da0:	d10a      	bne.n	8005db8 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f009 fcc5 	bl	800f732 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	695a      	ldr	r2, [r3, #20]
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f002 0208 	and.w	r2, r2, #8
 8005db6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f004 fa1f 	bl	800a200 <USB_ReadInterrupts>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dc8:	2b80      	cmp	r3, #128	; 0x80
 8005dca:	d122      	bne.n	8005e12 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005dcc:	6a3b      	ldr	r3, [r7, #32]
 8005dce:	699b      	ldr	r3, [r3, #24]
 8005dd0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005dd4:	6a3b      	ldr	r3, [r7, #32]
 8005dd6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005dd8:	2301      	movs	r3, #1
 8005dda:	627b      	str	r3, [r7, #36]	; 0x24
 8005ddc:	e014      	b.n	8005e08 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005dde:	6879      	ldr	r1, [r7, #4]
 8005de0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005de2:	4613      	mov	r3, r2
 8005de4:	00db      	lsls	r3, r3, #3
 8005de6:	4413      	add	r3, r2
 8005de8:	009b      	lsls	r3, r3, #2
 8005dea:	440b      	add	r3, r1
 8005dec:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8005df0:	781b      	ldrb	r3, [r3, #0]
 8005df2:	2b01      	cmp	r3, #1
 8005df4:	d105      	bne.n	8005e02 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005df8:	b2db      	uxtb	r3, r3
 8005dfa:	4619      	mov	r1, r3
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	f000 fb27 	bl	8006450 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e04:	3301      	adds	r3, #1
 8005e06:	627b      	str	r3, [r7, #36]	; 0x24
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	685b      	ldr	r3, [r3, #4]
 8005e0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e0e:	429a      	cmp	r2, r3
 8005e10:	d3e5      	bcc.n	8005dde <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4618      	mov	r0, r3
 8005e18:	f004 f9f2 	bl	800a200 <USB_ReadInterrupts>
 8005e1c:	4603      	mov	r3, r0
 8005e1e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005e22:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e26:	d13b      	bne.n	8005ea0 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005e28:	2301      	movs	r3, #1
 8005e2a:	627b      	str	r3, [r7, #36]	; 0x24
 8005e2c:	e02b      	b.n	8005e86 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005e2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e30:	015a      	lsls	r2, r3, #5
 8005e32:	69fb      	ldr	r3, [r7, #28]
 8005e34:	4413      	add	r3, r2
 8005e36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005e3e:	6879      	ldr	r1, [r7, #4]
 8005e40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e42:	4613      	mov	r3, r2
 8005e44:	00db      	lsls	r3, r3, #3
 8005e46:	4413      	add	r3, r2
 8005e48:	009b      	lsls	r3, r3, #2
 8005e4a:	440b      	add	r3, r1
 8005e4c:	3340      	adds	r3, #64	; 0x40
 8005e4e:	781b      	ldrb	r3, [r3, #0]
 8005e50:	2b01      	cmp	r3, #1
 8005e52:	d115      	bne.n	8005e80 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005e54:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	da12      	bge.n	8005e80 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005e5a:	6879      	ldr	r1, [r7, #4]
 8005e5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e5e:	4613      	mov	r3, r2
 8005e60:	00db      	lsls	r3, r3, #3
 8005e62:	4413      	add	r3, r2
 8005e64:	009b      	lsls	r3, r3, #2
 8005e66:	440b      	add	r3, r1
 8005e68:	333f      	adds	r3, #63	; 0x3f
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e70:	b2db      	uxtb	r3, r3
 8005e72:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005e76:	b2db      	uxtb	r3, r3
 8005e78:	4619      	mov	r1, r3
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f000 fae8 	bl	8006450 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e82:	3301      	adds	r3, #1
 8005e84:	627b      	str	r3, [r7, #36]	; 0x24
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	685b      	ldr	r3, [r3, #4]
 8005e8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e8c:	429a      	cmp	r2, r3
 8005e8e:	d3ce      	bcc.n	8005e2e <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	695a      	ldr	r2, [r3, #20]
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8005e9e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	4618      	mov	r0, r3
 8005ea6:	f004 f9ab 	bl	800a200 <USB_ReadInterrupts>
 8005eaa:	4603      	mov	r3, r0
 8005eac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005eb0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005eb4:	d155      	bne.n	8005f62 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	627b      	str	r3, [r7, #36]	; 0x24
 8005eba:	e045      	b.n	8005f48 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ebe:	015a      	lsls	r2, r3, #5
 8005ec0:	69fb      	ldr	r3, [r7, #28]
 8005ec2:	4413      	add	r3, r2
 8005ec4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005ecc:	6879      	ldr	r1, [r7, #4]
 8005ece:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ed0:	4613      	mov	r3, r2
 8005ed2:	00db      	lsls	r3, r3, #3
 8005ed4:	4413      	add	r3, r2
 8005ed6:	009b      	lsls	r3, r3, #2
 8005ed8:	440b      	add	r3, r1
 8005eda:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8005ede:	781b      	ldrb	r3, [r3, #0]
 8005ee0:	2b01      	cmp	r3, #1
 8005ee2:	d12e      	bne.n	8005f42 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005ee4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	da2b      	bge.n	8005f42 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8005eea:	69bb      	ldr	r3, [r7, #24]
 8005eec:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8005ef6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005efa:	429a      	cmp	r2, r3
 8005efc:	d121      	bne.n	8005f42 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005efe:	6879      	ldr	r1, [r7, #4]
 8005f00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f02:	4613      	mov	r3, r2
 8005f04:	00db      	lsls	r3, r3, #3
 8005f06:	4413      	add	r3, r2
 8005f08:	009b      	lsls	r3, r3, #2
 8005f0a:	440b      	add	r3, r1
 8005f0c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8005f10:	2201      	movs	r2, #1
 8005f12:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005f14:	6a3b      	ldr	r3, [r7, #32]
 8005f16:	699b      	ldr	r3, [r3, #24]
 8005f18:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005f1c:	6a3b      	ldr	r3, [r7, #32]
 8005f1e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005f20:	6a3b      	ldr	r3, [r7, #32]
 8005f22:	695b      	ldr	r3, [r3, #20]
 8005f24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d10a      	bne.n	8005f42 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005f2c:	69fb      	ldr	r3, [r7, #28]
 8005f2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	69fa      	ldr	r2, [r7, #28]
 8005f36:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005f3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005f3e:	6053      	str	r3, [r2, #4]
            break;
 8005f40:	e007      	b.n	8005f52 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f44:	3301      	adds	r3, #1
 8005f46:	627b      	str	r3, [r7, #36]	; 0x24
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	d3b4      	bcc.n	8005ebc <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	695a      	ldr	r2, [r3, #20]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8005f60:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4618      	mov	r0, r3
 8005f68:	f004 f94a 	bl	800a200 <USB_ReadInterrupts>
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005f72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f76:	d10a      	bne.n	8005f8e <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005f78:	6878      	ldr	r0, [r7, #4]
 8005f7a:	f009 fc5f 	bl	800f83c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	695a      	ldr	r2, [r3, #20]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005f8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4618      	mov	r0, r3
 8005f94:	f004 f934 	bl	800a200 <USB_ReadInterrupts>
 8005f98:	4603      	mov	r3, r0
 8005f9a:	f003 0304 	and.w	r3, r3, #4
 8005f9e:	2b04      	cmp	r3, #4
 8005fa0:	d115      	bne.n	8005fce <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005faa:	69bb      	ldr	r3, [r7, #24]
 8005fac:	f003 0304 	and.w	r3, r3, #4
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d002      	beq.n	8005fba <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	f009 fc4f 	bl	800f858 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	6859      	ldr	r1, [r3, #4]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	69ba      	ldr	r2, [r7, #24]
 8005fc6:	430a      	orrs	r2, r1
 8005fc8:	605a      	str	r2, [r3, #4]
 8005fca:	e000      	b.n	8005fce <HAL_PCD_IRQHandler+0x938>
      return;
 8005fcc:	bf00      	nop
    }
  }
}
 8005fce:	3734      	adds	r7, #52	; 0x34
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bd90      	pop	{r4, r7, pc}

08005fd4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b082      	sub	sp, #8
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
 8005fdc:	460b      	mov	r3, r1
 8005fde:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005fe6:	2b01      	cmp	r3, #1
 8005fe8:	d101      	bne.n	8005fee <HAL_PCD_SetAddress+0x1a>
 8005fea:	2302      	movs	r3, #2
 8005fec:	e013      	b.n	8006016 <HAL_PCD_SetAddress+0x42>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2201      	movs	r2, #1
 8005ff2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	78fa      	ldrb	r2, [r7, #3]
 8005ffa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	78fa      	ldrb	r2, [r7, #3]
 8006004:	4611      	mov	r1, r2
 8006006:	4618      	mov	r0, r3
 8006008:	f004 f892 	bl	800a130 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2200      	movs	r2, #0
 8006010:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8006014:	2300      	movs	r3, #0
}
 8006016:	4618      	mov	r0, r3
 8006018:	3708      	adds	r7, #8
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}

0800601e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800601e:	b580      	push	{r7, lr}
 8006020:	b084      	sub	sp, #16
 8006022:	af00      	add	r7, sp, #0
 8006024:	6078      	str	r0, [r7, #4]
 8006026:	4608      	mov	r0, r1
 8006028:	4611      	mov	r1, r2
 800602a:	461a      	mov	r2, r3
 800602c:	4603      	mov	r3, r0
 800602e:	70fb      	strb	r3, [r7, #3]
 8006030:	460b      	mov	r3, r1
 8006032:	803b      	strh	r3, [r7, #0]
 8006034:	4613      	mov	r3, r2
 8006036:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8006038:	2300      	movs	r3, #0
 800603a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800603c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006040:	2b00      	cmp	r3, #0
 8006042:	da0f      	bge.n	8006064 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006044:	78fb      	ldrb	r3, [r7, #3]
 8006046:	f003 020f 	and.w	r2, r3, #15
 800604a:	4613      	mov	r3, r2
 800604c:	00db      	lsls	r3, r3, #3
 800604e:	4413      	add	r3, r2
 8006050:	009b      	lsls	r3, r3, #2
 8006052:	3338      	adds	r3, #56	; 0x38
 8006054:	687a      	ldr	r2, [r7, #4]
 8006056:	4413      	add	r3, r2
 8006058:	3304      	adds	r3, #4
 800605a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2201      	movs	r2, #1
 8006060:	705a      	strb	r2, [r3, #1]
 8006062:	e00f      	b.n	8006084 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006064:	78fb      	ldrb	r3, [r7, #3]
 8006066:	f003 020f 	and.w	r2, r3, #15
 800606a:	4613      	mov	r3, r2
 800606c:	00db      	lsls	r3, r3, #3
 800606e:	4413      	add	r3, r2
 8006070:	009b      	lsls	r3, r3, #2
 8006072:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006076:	687a      	ldr	r2, [r7, #4]
 8006078:	4413      	add	r3, r2
 800607a:	3304      	adds	r3, #4
 800607c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	2200      	movs	r2, #0
 8006082:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006084:	78fb      	ldrb	r3, [r7, #3]
 8006086:	f003 030f 	and.w	r3, r3, #15
 800608a:	b2da      	uxtb	r2, r3
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8006090:	883a      	ldrh	r2, [r7, #0]
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	78ba      	ldrb	r2, [r7, #2]
 800609a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	785b      	ldrb	r3, [r3, #1]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d004      	beq.n	80060ae <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	781b      	ldrb	r3, [r3, #0]
 80060a8:	b29a      	uxth	r2, r3
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80060ae:	78bb      	ldrb	r3, [r7, #2]
 80060b0:	2b02      	cmp	r3, #2
 80060b2:	d102      	bne.n	80060ba <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2200      	movs	r2, #0
 80060b8:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d101      	bne.n	80060c8 <HAL_PCD_EP_Open+0xaa>
 80060c4:	2302      	movs	r3, #2
 80060c6:	e00e      	b.n	80060e6 <HAL_PCD_EP_Open+0xc8>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2201      	movs	r2, #1
 80060cc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	68f9      	ldr	r1, [r7, #12]
 80060d6:	4618      	mov	r0, r3
 80060d8:	f003 f912 	bl	8009300 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2200      	movs	r2, #0
 80060e0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 80060e4:	7afb      	ldrb	r3, [r7, #11]
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3710      	adds	r7, #16
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}

080060ee <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80060ee:	b580      	push	{r7, lr}
 80060f0:	b084      	sub	sp, #16
 80060f2:	af00      	add	r7, sp, #0
 80060f4:	6078      	str	r0, [r7, #4]
 80060f6:	460b      	mov	r3, r1
 80060f8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80060fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	da0f      	bge.n	8006122 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006102:	78fb      	ldrb	r3, [r7, #3]
 8006104:	f003 020f 	and.w	r2, r3, #15
 8006108:	4613      	mov	r3, r2
 800610a:	00db      	lsls	r3, r3, #3
 800610c:	4413      	add	r3, r2
 800610e:	009b      	lsls	r3, r3, #2
 8006110:	3338      	adds	r3, #56	; 0x38
 8006112:	687a      	ldr	r2, [r7, #4]
 8006114:	4413      	add	r3, r2
 8006116:	3304      	adds	r3, #4
 8006118:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2201      	movs	r2, #1
 800611e:	705a      	strb	r2, [r3, #1]
 8006120:	e00f      	b.n	8006142 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006122:	78fb      	ldrb	r3, [r7, #3]
 8006124:	f003 020f 	and.w	r2, r3, #15
 8006128:	4613      	mov	r3, r2
 800612a:	00db      	lsls	r3, r3, #3
 800612c:	4413      	add	r3, r2
 800612e:	009b      	lsls	r3, r3, #2
 8006130:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006134:	687a      	ldr	r2, [r7, #4]
 8006136:	4413      	add	r3, r2
 8006138:	3304      	adds	r3, #4
 800613a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2200      	movs	r2, #0
 8006140:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8006142:	78fb      	ldrb	r3, [r7, #3]
 8006144:	f003 030f 	and.w	r3, r3, #15
 8006148:	b2da      	uxtb	r2, r3
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006154:	2b01      	cmp	r3, #1
 8006156:	d101      	bne.n	800615c <HAL_PCD_EP_Close+0x6e>
 8006158:	2302      	movs	r3, #2
 800615a:	e00e      	b.n	800617a <HAL_PCD_EP_Close+0x8c>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2201      	movs	r2, #1
 8006160:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	68f9      	ldr	r1, [r7, #12]
 800616a:	4618      	mov	r0, r3
 800616c:	f003 f950 	bl	8009410 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2200      	movs	r2, #0
 8006174:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8006178:	2300      	movs	r3, #0
}
 800617a:	4618      	mov	r0, r3
 800617c:	3710      	adds	r7, #16
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}

08006182 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006182:	b580      	push	{r7, lr}
 8006184:	b086      	sub	sp, #24
 8006186:	af00      	add	r7, sp, #0
 8006188:	60f8      	str	r0, [r7, #12]
 800618a:	607a      	str	r2, [r7, #4]
 800618c:	603b      	str	r3, [r7, #0]
 800618e:	460b      	mov	r3, r1
 8006190:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006192:	7afb      	ldrb	r3, [r7, #11]
 8006194:	f003 020f 	and.w	r2, r3, #15
 8006198:	4613      	mov	r3, r2
 800619a:	00db      	lsls	r3, r3, #3
 800619c:	4413      	add	r3, r2
 800619e:	009b      	lsls	r3, r3, #2
 80061a0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80061a4:	68fa      	ldr	r2, [r7, #12]
 80061a6:	4413      	add	r3, r2
 80061a8:	3304      	adds	r3, #4
 80061aa:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80061ac:	697b      	ldr	r3, [r7, #20]
 80061ae:	687a      	ldr	r2, [r7, #4]
 80061b0:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	683a      	ldr	r2, [r7, #0]
 80061b6:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	2200      	movs	r2, #0
 80061bc:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	2200      	movs	r2, #0
 80061c2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80061c4:	7afb      	ldrb	r3, [r7, #11]
 80061c6:	f003 030f 	and.w	r3, r3, #15
 80061ca:	b2da      	uxtb	r2, r3
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	691b      	ldr	r3, [r3, #16]
 80061d4:	2b01      	cmp	r3, #1
 80061d6:	d102      	bne.n	80061de <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80061d8:	687a      	ldr	r2, [r7, #4]
 80061da:	697b      	ldr	r3, [r7, #20]
 80061dc:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80061de:	7afb      	ldrb	r3, [r7, #11]
 80061e0:	f003 030f 	and.w	r3, r3, #15
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d109      	bne.n	80061fc <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	6818      	ldr	r0, [r3, #0]
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	691b      	ldr	r3, [r3, #16]
 80061f0:	b2db      	uxtb	r3, r3
 80061f2:	461a      	mov	r2, r3
 80061f4:	6979      	ldr	r1, [r7, #20]
 80061f6:	f003 fc2f 	bl	8009a58 <USB_EP0StartXfer>
 80061fa:	e008      	b.n	800620e <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	6818      	ldr	r0, [r3, #0]
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	691b      	ldr	r3, [r3, #16]
 8006204:	b2db      	uxtb	r3, r3
 8006206:	461a      	mov	r2, r3
 8006208:	6979      	ldr	r1, [r7, #20]
 800620a:	f003 f9dd 	bl	80095c8 <USB_EPStartXfer>
  }

  return HAL_OK;
 800620e:	2300      	movs	r3, #0
}
 8006210:	4618      	mov	r0, r3
 8006212:	3718      	adds	r7, #24
 8006214:	46bd      	mov	sp, r7
 8006216:	bd80      	pop	{r7, pc}

08006218 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006218:	b480      	push	{r7}
 800621a:	b083      	sub	sp, #12
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
 8006220:	460b      	mov	r3, r1
 8006222:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006224:	78fb      	ldrb	r3, [r7, #3]
 8006226:	f003 020f 	and.w	r2, r3, #15
 800622a:	6879      	ldr	r1, [r7, #4]
 800622c:	4613      	mov	r3, r2
 800622e:	00db      	lsls	r3, r3, #3
 8006230:	4413      	add	r3, r2
 8006232:	009b      	lsls	r3, r3, #2
 8006234:	440b      	add	r3, r1
 8006236:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 800623a:	681b      	ldr	r3, [r3, #0]
}
 800623c:	4618      	mov	r0, r3
 800623e:	370c      	adds	r7, #12
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr

08006248 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b086      	sub	sp, #24
 800624c:	af00      	add	r7, sp, #0
 800624e:	60f8      	str	r0, [r7, #12]
 8006250:	607a      	str	r2, [r7, #4]
 8006252:	603b      	str	r3, [r7, #0]
 8006254:	460b      	mov	r3, r1
 8006256:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006258:	7afb      	ldrb	r3, [r7, #11]
 800625a:	f003 020f 	and.w	r2, r3, #15
 800625e:	4613      	mov	r3, r2
 8006260:	00db      	lsls	r3, r3, #3
 8006262:	4413      	add	r3, r2
 8006264:	009b      	lsls	r3, r3, #2
 8006266:	3338      	adds	r3, #56	; 0x38
 8006268:	68fa      	ldr	r2, [r7, #12]
 800626a:	4413      	add	r3, r2
 800626c:	3304      	adds	r3, #4
 800626e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006270:	697b      	ldr	r3, [r7, #20]
 8006272:	687a      	ldr	r2, [r7, #4]
 8006274:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	683a      	ldr	r2, [r7, #0]
 800627a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	2200      	movs	r2, #0
 8006280:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8006282:	697b      	ldr	r3, [r7, #20]
 8006284:	2201      	movs	r2, #1
 8006286:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006288:	7afb      	ldrb	r3, [r7, #11]
 800628a:	f003 030f 	and.w	r3, r3, #15
 800628e:	b2da      	uxtb	r2, r3
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	691b      	ldr	r3, [r3, #16]
 8006298:	2b01      	cmp	r3, #1
 800629a:	d102      	bne.n	80062a2 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800629c:	687a      	ldr	r2, [r7, #4]
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80062a2:	7afb      	ldrb	r3, [r7, #11]
 80062a4:	f003 030f 	and.w	r3, r3, #15
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d109      	bne.n	80062c0 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	6818      	ldr	r0, [r3, #0]
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	691b      	ldr	r3, [r3, #16]
 80062b4:	b2db      	uxtb	r3, r3
 80062b6:	461a      	mov	r2, r3
 80062b8:	6979      	ldr	r1, [r7, #20]
 80062ba:	f003 fbcd 	bl	8009a58 <USB_EP0StartXfer>
 80062be:	e008      	b.n	80062d2 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	6818      	ldr	r0, [r3, #0]
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	691b      	ldr	r3, [r3, #16]
 80062c8:	b2db      	uxtb	r3, r3
 80062ca:	461a      	mov	r2, r3
 80062cc:	6979      	ldr	r1, [r7, #20]
 80062ce:	f003 f97b 	bl	80095c8 <USB_EPStartXfer>
  }

  return HAL_OK;
 80062d2:	2300      	movs	r3, #0
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	3718      	adds	r7, #24
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}

080062dc <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b084      	sub	sp, #16
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
 80062e4:	460b      	mov	r3, r1
 80062e6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80062e8:	78fb      	ldrb	r3, [r7, #3]
 80062ea:	f003 020f 	and.w	r2, r3, #15
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	429a      	cmp	r2, r3
 80062f4:	d901      	bls.n	80062fa <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80062f6:	2301      	movs	r3, #1
 80062f8:	e050      	b.n	800639c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80062fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	da0f      	bge.n	8006322 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006302:	78fb      	ldrb	r3, [r7, #3]
 8006304:	f003 020f 	and.w	r2, r3, #15
 8006308:	4613      	mov	r3, r2
 800630a:	00db      	lsls	r3, r3, #3
 800630c:	4413      	add	r3, r2
 800630e:	009b      	lsls	r3, r3, #2
 8006310:	3338      	adds	r3, #56	; 0x38
 8006312:	687a      	ldr	r2, [r7, #4]
 8006314:	4413      	add	r3, r2
 8006316:	3304      	adds	r3, #4
 8006318:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	2201      	movs	r2, #1
 800631e:	705a      	strb	r2, [r3, #1]
 8006320:	e00d      	b.n	800633e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006322:	78fa      	ldrb	r2, [r7, #3]
 8006324:	4613      	mov	r3, r2
 8006326:	00db      	lsls	r3, r3, #3
 8006328:	4413      	add	r3, r2
 800632a:	009b      	lsls	r3, r3, #2
 800632c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006330:	687a      	ldr	r2, [r7, #4]
 8006332:	4413      	add	r3, r2
 8006334:	3304      	adds	r3, #4
 8006336:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	2200      	movs	r2, #0
 800633c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2201      	movs	r2, #1
 8006342:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006344:	78fb      	ldrb	r3, [r7, #3]
 8006346:	f003 030f 	and.w	r3, r3, #15
 800634a:	b2da      	uxtb	r2, r3
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006356:	2b01      	cmp	r3, #1
 8006358:	d101      	bne.n	800635e <HAL_PCD_EP_SetStall+0x82>
 800635a:	2302      	movs	r3, #2
 800635c:	e01e      	b.n	800639c <HAL_PCD_EP_SetStall+0xc0>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2201      	movs	r2, #1
 8006362:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	68f9      	ldr	r1, [r7, #12]
 800636c:	4618      	mov	r0, r3
 800636e:	f003 fe0b 	bl	8009f88 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006372:	78fb      	ldrb	r3, [r7, #3]
 8006374:	f003 030f 	and.w	r3, r3, #15
 8006378:	2b00      	cmp	r3, #0
 800637a:	d10a      	bne.n	8006392 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6818      	ldr	r0, [r3, #0]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	691b      	ldr	r3, [r3, #16]
 8006384:	b2d9      	uxtb	r1, r3
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800638c:	461a      	mov	r2, r3
 800638e:	f003 fffb 	bl	800a388 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2200      	movs	r2, #0
 8006396:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800639a:	2300      	movs	r3, #0
}
 800639c:	4618      	mov	r0, r3
 800639e:	3710      	adds	r7, #16
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bd80      	pop	{r7, pc}

080063a4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b084      	sub	sp, #16
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
 80063ac:	460b      	mov	r3, r1
 80063ae:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80063b0:	78fb      	ldrb	r3, [r7, #3]
 80063b2:	f003 020f 	and.w	r2, r3, #15
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	429a      	cmp	r2, r3
 80063bc:	d901      	bls.n	80063c2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80063be:	2301      	movs	r3, #1
 80063c0:	e042      	b.n	8006448 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80063c2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	da0f      	bge.n	80063ea <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80063ca:	78fb      	ldrb	r3, [r7, #3]
 80063cc:	f003 020f 	and.w	r2, r3, #15
 80063d0:	4613      	mov	r3, r2
 80063d2:	00db      	lsls	r3, r3, #3
 80063d4:	4413      	add	r3, r2
 80063d6:	009b      	lsls	r3, r3, #2
 80063d8:	3338      	adds	r3, #56	; 0x38
 80063da:	687a      	ldr	r2, [r7, #4]
 80063dc:	4413      	add	r3, r2
 80063de:	3304      	adds	r3, #4
 80063e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	2201      	movs	r2, #1
 80063e6:	705a      	strb	r2, [r3, #1]
 80063e8:	e00f      	b.n	800640a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80063ea:	78fb      	ldrb	r3, [r7, #3]
 80063ec:	f003 020f 	and.w	r2, r3, #15
 80063f0:	4613      	mov	r3, r2
 80063f2:	00db      	lsls	r3, r3, #3
 80063f4:	4413      	add	r3, r2
 80063f6:	009b      	lsls	r3, r3, #2
 80063f8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80063fc:	687a      	ldr	r2, [r7, #4]
 80063fe:	4413      	add	r3, r2
 8006400:	3304      	adds	r3, #4
 8006402:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2200      	movs	r2, #0
 8006408:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	2200      	movs	r2, #0
 800640e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006410:	78fb      	ldrb	r3, [r7, #3]
 8006412:	f003 030f 	and.w	r3, r3, #15
 8006416:	b2da      	uxtb	r2, r3
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8006422:	2b01      	cmp	r3, #1
 8006424:	d101      	bne.n	800642a <HAL_PCD_EP_ClrStall+0x86>
 8006426:	2302      	movs	r3, #2
 8006428:	e00e      	b.n	8006448 <HAL_PCD_EP_ClrStall+0xa4>
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2201      	movs	r2, #1
 800642e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	68f9      	ldr	r1, [r7, #12]
 8006438:	4618      	mov	r0, r3
 800643a:	f003 fe13 	bl	800a064 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2200      	movs	r2, #0
 8006442:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8006446:	2300      	movs	r3, #0
}
 8006448:	4618      	mov	r0, r3
 800644a:	3710      	adds	r7, #16
 800644c:	46bd      	mov	sp, r7
 800644e:	bd80      	pop	{r7, pc}

08006450 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	b084      	sub	sp, #16
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
 8006458:	460b      	mov	r3, r1
 800645a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800645c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006460:	2b00      	cmp	r3, #0
 8006462:	da0c      	bge.n	800647e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006464:	78fb      	ldrb	r3, [r7, #3]
 8006466:	f003 020f 	and.w	r2, r3, #15
 800646a:	4613      	mov	r3, r2
 800646c:	00db      	lsls	r3, r3, #3
 800646e:	4413      	add	r3, r2
 8006470:	009b      	lsls	r3, r3, #2
 8006472:	3338      	adds	r3, #56	; 0x38
 8006474:	687a      	ldr	r2, [r7, #4]
 8006476:	4413      	add	r3, r2
 8006478:	3304      	adds	r3, #4
 800647a:	60fb      	str	r3, [r7, #12]
 800647c:	e00c      	b.n	8006498 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800647e:	78fb      	ldrb	r3, [r7, #3]
 8006480:	f003 020f 	and.w	r2, r3, #15
 8006484:	4613      	mov	r3, r2
 8006486:	00db      	lsls	r3, r3, #3
 8006488:	4413      	add	r3, r2
 800648a:	009b      	lsls	r3, r3, #2
 800648c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006490:	687a      	ldr	r2, [r7, #4]
 8006492:	4413      	add	r3, r2
 8006494:	3304      	adds	r3, #4
 8006496:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	68f9      	ldr	r1, [r7, #12]
 800649e:	4618      	mov	r0, r3
 80064a0:	f003 fc32 	bl	8009d08 <USB_EPStopXfer>
 80064a4:	4603      	mov	r3, r0
 80064a6:	72fb      	strb	r3, [r7, #11]

  return ret;
 80064a8:	7afb      	ldrb	r3, [r7, #11]
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3710      	adds	r7, #16
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}

080064b2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80064b2:	b580      	push	{r7, lr}
 80064b4:	b08a      	sub	sp, #40	; 0x28
 80064b6:	af02      	add	r7, sp, #8
 80064b8:	6078      	str	r0, [r7, #4]
 80064ba:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064c2:	697b      	ldr	r3, [r7, #20]
 80064c4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80064c6:	683a      	ldr	r2, [r7, #0]
 80064c8:	4613      	mov	r3, r2
 80064ca:	00db      	lsls	r3, r3, #3
 80064cc:	4413      	add	r3, r2
 80064ce:	009b      	lsls	r3, r3, #2
 80064d0:	3338      	adds	r3, #56	; 0x38
 80064d2:	687a      	ldr	r2, [r7, #4]
 80064d4:	4413      	add	r3, r2
 80064d6:	3304      	adds	r3, #4
 80064d8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	6a1a      	ldr	r2, [r3, #32]
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	699b      	ldr	r3, [r3, #24]
 80064e2:	429a      	cmp	r2, r3
 80064e4:	d901      	bls.n	80064ea <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80064e6:	2301      	movs	r3, #1
 80064e8:	e06c      	b.n	80065c4 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	699a      	ldr	r2, [r3, #24]
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	6a1b      	ldr	r3, [r3, #32]
 80064f2:	1ad3      	subs	r3, r2, r3
 80064f4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	68db      	ldr	r3, [r3, #12]
 80064fa:	69fa      	ldr	r2, [r7, #28]
 80064fc:	429a      	cmp	r2, r3
 80064fe:	d902      	bls.n	8006506 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	68db      	ldr	r3, [r3, #12]
 8006504:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006506:	69fb      	ldr	r3, [r7, #28]
 8006508:	3303      	adds	r3, #3
 800650a:	089b      	lsrs	r3, r3, #2
 800650c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800650e:	e02b      	b.n	8006568 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	699a      	ldr	r2, [r3, #24]
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	6a1b      	ldr	r3, [r3, #32]
 8006518:	1ad3      	subs	r3, r2, r3
 800651a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	68db      	ldr	r3, [r3, #12]
 8006520:	69fa      	ldr	r2, [r7, #28]
 8006522:	429a      	cmp	r2, r3
 8006524:	d902      	bls.n	800652c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	68db      	ldr	r3, [r3, #12]
 800652a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800652c:	69fb      	ldr	r3, [r7, #28]
 800652e:	3303      	adds	r3, #3
 8006530:	089b      	lsrs	r3, r3, #2
 8006532:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	6919      	ldr	r1, [r3, #16]
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	b2da      	uxtb	r2, r3
 800653c:	69fb      	ldr	r3, [r7, #28]
 800653e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006544:	b2db      	uxtb	r3, r3
 8006546:	9300      	str	r3, [sp, #0]
 8006548:	4603      	mov	r3, r0
 800654a:	6978      	ldr	r0, [r7, #20]
 800654c:	f003 fc86 	bl	8009e5c <USB_WritePacket>

    ep->xfer_buff  += len;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	691a      	ldr	r2, [r3, #16]
 8006554:	69fb      	ldr	r3, [r7, #28]
 8006556:	441a      	add	r2, r3
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	6a1a      	ldr	r2, [r3, #32]
 8006560:	69fb      	ldr	r3, [r7, #28]
 8006562:	441a      	add	r2, r3
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	015a      	lsls	r2, r3, #5
 800656c:	693b      	ldr	r3, [r7, #16]
 800656e:	4413      	add	r3, r2
 8006570:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006574:	699b      	ldr	r3, [r3, #24]
 8006576:	b29b      	uxth	r3, r3
 8006578:	69ba      	ldr	r2, [r7, #24]
 800657a:	429a      	cmp	r2, r3
 800657c:	d809      	bhi.n	8006592 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	6a1a      	ldr	r2, [r3, #32]
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006586:	429a      	cmp	r2, r3
 8006588:	d203      	bcs.n	8006592 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	699b      	ldr	r3, [r3, #24]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d1be      	bne.n	8006510 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	699a      	ldr	r2, [r3, #24]
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6a1b      	ldr	r3, [r3, #32]
 800659a:	429a      	cmp	r2, r3
 800659c:	d811      	bhi.n	80065c2 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	f003 030f 	and.w	r3, r3, #15
 80065a4:	2201      	movs	r2, #1
 80065a6:	fa02 f303 	lsl.w	r3, r2, r3
 80065aa:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80065ac:	693b      	ldr	r3, [r7, #16]
 80065ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	43db      	mvns	r3, r3
 80065b8:	6939      	ldr	r1, [r7, #16]
 80065ba:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80065be:	4013      	ands	r3, r2
 80065c0:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80065c2:	2300      	movs	r3, #0
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3720      	adds	r7, #32
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}

080065cc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b088      	sub	sp, #32
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
 80065d4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065dc:	69fb      	ldr	r3, [r7, #28]
 80065de:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80065e0:	69fb      	ldr	r3, [r7, #28]
 80065e2:	333c      	adds	r3, #60	; 0x3c
 80065e4:	3304      	adds	r3, #4
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	015a      	lsls	r2, r3, #5
 80065ee:	69bb      	ldr	r3, [r7, #24]
 80065f0:	4413      	add	r3, r2
 80065f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065f6:	689b      	ldr	r3, [r3, #8]
 80065f8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	691b      	ldr	r3, [r3, #16]
 80065fe:	2b01      	cmp	r3, #1
 8006600:	d17b      	bne.n	80066fa <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006602:	693b      	ldr	r3, [r7, #16]
 8006604:	f003 0308 	and.w	r3, r3, #8
 8006608:	2b00      	cmp	r3, #0
 800660a:	d015      	beq.n	8006638 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800660c:	697b      	ldr	r3, [r7, #20]
 800660e:	4a61      	ldr	r2, [pc, #388]	; (8006794 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006610:	4293      	cmp	r3, r2
 8006612:	f240 80b9 	bls.w	8006788 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800661c:	2b00      	cmp	r3, #0
 800661e:	f000 80b3 	beq.w	8006788 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	015a      	lsls	r2, r3, #5
 8006626:	69bb      	ldr	r3, [r7, #24]
 8006628:	4413      	add	r3, r2
 800662a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800662e:	461a      	mov	r2, r3
 8006630:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006634:	6093      	str	r3, [r2, #8]
 8006636:	e0a7      	b.n	8006788 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006638:	693b      	ldr	r3, [r7, #16]
 800663a:	f003 0320 	and.w	r3, r3, #32
 800663e:	2b00      	cmp	r3, #0
 8006640:	d009      	beq.n	8006656 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	015a      	lsls	r2, r3, #5
 8006646:	69bb      	ldr	r3, [r7, #24]
 8006648:	4413      	add	r3, r2
 800664a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800664e:	461a      	mov	r2, r3
 8006650:	2320      	movs	r3, #32
 8006652:	6093      	str	r3, [r2, #8]
 8006654:	e098      	b.n	8006788 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006656:	693b      	ldr	r3, [r7, #16]
 8006658:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800665c:	2b00      	cmp	r3, #0
 800665e:	f040 8093 	bne.w	8006788 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	4a4b      	ldr	r2, [pc, #300]	; (8006794 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d90f      	bls.n	800668a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006670:	2b00      	cmp	r3, #0
 8006672:	d00a      	beq.n	800668a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	015a      	lsls	r2, r3, #5
 8006678:	69bb      	ldr	r3, [r7, #24]
 800667a:	4413      	add	r3, r2
 800667c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006680:	461a      	mov	r2, r3
 8006682:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006686:	6093      	str	r3, [r2, #8]
 8006688:	e07e      	b.n	8006788 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800668a:	683a      	ldr	r2, [r7, #0]
 800668c:	4613      	mov	r3, r2
 800668e:	00db      	lsls	r3, r3, #3
 8006690:	4413      	add	r3, r2
 8006692:	009b      	lsls	r3, r3, #2
 8006694:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006698:	687a      	ldr	r2, [r7, #4]
 800669a:	4413      	add	r3, r2
 800669c:	3304      	adds	r3, #4
 800669e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	69da      	ldr	r2, [r3, #28]
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	0159      	lsls	r1, r3, #5
 80066a8:	69bb      	ldr	r3, [r7, #24]
 80066aa:	440b      	add	r3, r1
 80066ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80066b0:	691b      	ldr	r3, [r3, #16]
 80066b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80066b6:	1ad2      	subs	r2, r2, r3
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d114      	bne.n	80066ec <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	699b      	ldr	r3, [r3, #24]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d109      	bne.n	80066de <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6818      	ldr	r0, [r3, #0]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80066d4:	461a      	mov	r2, r3
 80066d6:	2101      	movs	r1, #1
 80066d8:	f003 fe56 	bl	800a388 <USB_EP0_OutStart>
 80066dc:	e006      	b.n	80066ec <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	691a      	ldr	r2, [r3, #16]
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	6a1b      	ldr	r3, [r3, #32]
 80066e6:	441a      	add	r2, r3
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	b2db      	uxtb	r3, r3
 80066f0:	4619      	mov	r1, r3
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f008 ffe8 	bl	800f6c8 <HAL_PCD_DataOutStageCallback>
 80066f8:	e046      	b.n	8006788 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	4a26      	ldr	r2, [pc, #152]	; (8006798 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d124      	bne.n	800674c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006708:	2b00      	cmp	r3, #0
 800670a:	d00a      	beq.n	8006722 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	015a      	lsls	r2, r3, #5
 8006710:	69bb      	ldr	r3, [r7, #24]
 8006712:	4413      	add	r3, r2
 8006714:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006718:	461a      	mov	r2, r3
 800671a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800671e:	6093      	str	r3, [r2, #8]
 8006720:	e032      	b.n	8006788 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	f003 0320 	and.w	r3, r3, #32
 8006728:	2b00      	cmp	r3, #0
 800672a:	d008      	beq.n	800673e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	015a      	lsls	r2, r3, #5
 8006730:	69bb      	ldr	r3, [r7, #24]
 8006732:	4413      	add	r3, r2
 8006734:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006738:	461a      	mov	r2, r3
 800673a:	2320      	movs	r3, #32
 800673c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	b2db      	uxtb	r3, r3
 8006742:	4619      	mov	r1, r3
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	f008 ffbf 	bl	800f6c8 <HAL_PCD_DataOutStageCallback>
 800674a:	e01d      	b.n	8006788 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d114      	bne.n	800677c <PCD_EP_OutXfrComplete_int+0x1b0>
 8006752:	6879      	ldr	r1, [r7, #4]
 8006754:	683a      	ldr	r2, [r7, #0]
 8006756:	4613      	mov	r3, r2
 8006758:	00db      	lsls	r3, r3, #3
 800675a:	4413      	add	r3, r2
 800675c:	009b      	lsls	r3, r3, #2
 800675e:	440b      	add	r3, r1
 8006760:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d108      	bne.n	800677c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6818      	ldr	r0, [r3, #0]
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006774:	461a      	mov	r2, r3
 8006776:	2100      	movs	r1, #0
 8006778:	f003 fe06 	bl	800a388 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	b2db      	uxtb	r3, r3
 8006780:	4619      	mov	r1, r3
 8006782:	6878      	ldr	r0, [r7, #4]
 8006784:	f008 ffa0 	bl	800f6c8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006788:	2300      	movs	r3, #0
}
 800678a:	4618      	mov	r0, r3
 800678c:	3720      	adds	r7, #32
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}
 8006792:	bf00      	nop
 8006794:	4f54300a 	.word	0x4f54300a
 8006798:	4f54310a 	.word	0x4f54310a

0800679c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b086      	sub	sp, #24
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
 80067a4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	333c      	adds	r3, #60	; 0x3c
 80067b4:	3304      	adds	r3, #4
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	015a      	lsls	r2, r3, #5
 80067be:	693b      	ldr	r3, [r7, #16]
 80067c0:	4413      	add	r3, r2
 80067c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	4a15      	ldr	r2, [pc, #84]	; (8006824 <PCD_EP_OutSetupPacket_int+0x88>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d90e      	bls.n	80067f0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80067d2:	68bb      	ldr	r3, [r7, #8]
 80067d4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d009      	beq.n	80067f0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	015a      	lsls	r2, r3, #5
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	4413      	add	r3, r2
 80067e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067e8:	461a      	mov	r2, r3
 80067ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80067ee:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80067f0:	6878      	ldr	r0, [r7, #4]
 80067f2:	f008 ff57 	bl	800f6a4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	4a0a      	ldr	r2, [pc, #40]	; (8006824 <PCD_EP_OutSetupPacket_int+0x88>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d90c      	bls.n	8006818 <PCD_EP_OutSetupPacket_int+0x7c>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	691b      	ldr	r3, [r3, #16]
 8006802:	2b01      	cmp	r3, #1
 8006804:	d108      	bne.n	8006818 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6818      	ldr	r0, [r3, #0]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006810:	461a      	mov	r2, r3
 8006812:	2101      	movs	r1, #1
 8006814:	f003 fdb8 	bl	800a388 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006818:	2300      	movs	r3, #0
}
 800681a:	4618      	mov	r0, r3
 800681c:	3718      	adds	r7, #24
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}
 8006822:	bf00      	nop
 8006824:	4f54300a 	.word	0x4f54300a

08006828 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006828:	b480      	push	{r7}
 800682a:	b085      	sub	sp, #20
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
 8006830:	460b      	mov	r3, r1
 8006832:	70fb      	strb	r3, [r7, #3]
 8006834:	4613      	mov	r3, r2
 8006836:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800683e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006840:	78fb      	ldrb	r3, [r7, #3]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d107      	bne.n	8006856 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006846:	883b      	ldrh	r3, [r7, #0]
 8006848:	0419      	lsls	r1, r3, #16
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	68ba      	ldr	r2, [r7, #8]
 8006850:	430a      	orrs	r2, r1
 8006852:	629a      	str	r2, [r3, #40]	; 0x28
 8006854:	e028      	b.n	80068a8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800685c:	0c1b      	lsrs	r3, r3, #16
 800685e:	68ba      	ldr	r2, [r7, #8]
 8006860:	4413      	add	r3, r2
 8006862:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006864:	2300      	movs	r3, #0
 8006866:	73fb      	strb	r3, [r7, #15]
 8006868:	e00d      	b.n	8006886 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681a      	ldr	r2, [r3, #0]
 800686e:	7bfb      	ldrb	r3, [r7, #15]
 8006870:	3340      	adds	r3, #64	; 0x40
 8006872:	009b      	lsls	r3, r3, #2
 8006874:	4413      	add	r3, r2
 8006876:	685b      	ldr	r3, [r3, #4]
 8006878:	0c1b      	lsrs	r3, r3, #16
 800687a:	68ba      	ldr	r2, [r7, #8]
 800687c:	4413      	add	r3, r2
 800687e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006880:	7bfb      	ldrb	r3, [r7, #15]
 8006882:	3301      	adds	r3, #1
 8006884:	73fb      	strb	r3, [r7, #15]
 8006886:	7bfa      	ldrb	r2, [r7, #15]
 8006888:	78fb      	ldrb	r3, [r7, #3]
 800688a:	3b01      	subs	r3, #1
 800688c:	429a      	cmp	r2, r3
 800688e:	d3ec      	bcc.n	800686a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006890:	883b      	ldrh	r3, [r7, #0]
 8006892:	0418      	lsls	r0, r3, #16
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6819      	ldr	r1, [r3, #0]
 8006898:	78fb      	ldrb	r3, [r7, #3]
 800689a:	3b01      	subs	r3, #1
 800689c:	68ba      	ldr	r2, [r7, #8]
 800689e:	4302      	orrs	r2, r0
 80068a0:	3340      	adds	r3, #64	; 0x40
 80068a2:	009b      	lsls	r3, r3, #2
 80068a4:	440b      	add	r3, r1
 80068a6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80068a8:	2300      	movs	r3, #0
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3714      	adds	r7, #20
 80068ae:	46bd      	mov	sp, r7
 80068b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b4:	4770      	bx	lr

080068b6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80068b6:	b480      	push	{r7}
 80068b8:	b083      	sub	sp, #12
 80068ba:	af00      	add	r7, sp, #0
 80068bc:	6078      	str	r0, [r7, #4]
 80068be:	460b      	mov	r3, r1
 80068c0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	887a      	ldrh	r2, [r7, #2]
 80068c8:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80068ca:	2300      	movs	r3, #0
}
 80068cc:	4618      	mov	r0, r3
 80068ce:	370c      	adds	r7, #12
 80068d0:	46bd      	mov	sp, r7
 80068d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d6:	4770      	bx	lr

080068d8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80068d8:	b480      	push	{r7}
 80068da:	b083      	sub	sp, #12
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
 80068e0:	460b      	mov	r3, r1
 80068e2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80068e4:	bf00      	nop
 80068e6:	370c      	adds	r7, #12
 80068e8:	46bd      	mov	sp, r7
 80068ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ee:	4770      	bx	lr

080068f0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b086      	sub	sp, #24
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d101      	bne.n	8006902 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80068fe:	2301      	movs	r3, #1
 8006900:	e267      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f003 0301 	and.w	r3, r3, #1
 800690a:	2b00      	cmp	r3, #0
 800690c:	d075      	beq.n	80069fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800690e:	4b88      	ldr	r3, [pc, #544]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	f003 030c 	and.w	r3, r3, #12
 8006916:	2b04      	cmp	r3, #4
 8006918:	d00c      	beq.n	8006934 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800691a:	4b85      	ldr	r3, [pc, #532]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 800691c:	689b      	ldr	r3, [r3, #8]
 800691e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006922:	2b08      	cmp	r3, #8
 8006924:	d112      	bne.n	800694c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006926:	4b82      	ldr	r3, [pc, #520]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006928:	685b      	ldr	r3, [r3, #4]
 800692a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800692e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006932:	d10b      	bne.n	800694c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006934:	4b7e      	ldr	r3, [pc, #504]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800693c:	2b00      	cmp	r3, #0
 800693e:	d05b      	beq.n	80069f8 <HAL_RCC_OscConfig+0x108>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d157      	bne.n	80069f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006948:	2301      	movs	r3, #1
 800694a:	e242      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	685b      	ldr	r3, [r3, #4]
 8006950:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006954:	d106      	bne.n	8006964 <HAL_RCC_OscConfig+0x74>
 8006956:	4b76      	ldr	r3, [pc, #472]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	4a75      	ldr	r2, [pc, #468]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 800695c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006960:	6013      	str	r3, [r2, #0]
 8006962:	e01d      	b.n	80069a0 <HAL_RCC_OscConfig+0xb0>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	685b      	ldr	r3, [r3, #4]
 8006968:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800696c:	d10c      	bne.n	8006988 <HAL_RCC_OscConfig+0x98>
 800696e:	4b70      	ldr	r3, [pc, #448]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	4a6f      	ldr	r2, [pc, #444]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006974:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006978:	6013      	str	r3, [r2, #0]
 800697a:	4b6d      	ldr	r3, [pc, #436]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4a6c      	ldr	r2, [pc, #432]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006980:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006984:	6013      	str	r3, [r2, #0]
 8006986:	e00b      	b.n	80069a0 <HAL_RCC_OscConfig+0xb0>
 8006988:	4b69      	ldr	r3, [pc, #420]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	4a68      	ldr	r2, [pc, #416]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 800698e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006992:	6013      	str	r3, [r2, #0]
 8006994:	4b66      	ldr	r3, [pc, #408]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	4a65      	ldr	r2, [pc, #404]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 800699a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800699e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d013      	beq.n	80069d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069a8:	f7fd fa86 	bl	8003eb8 <HAL_GetTick>
 80069ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80069ae:	e008      	b.n	80069c2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80069b0:	f7fd fa82 	bl	8003eb8 <HAL_GetTick>
 80069b4:	4602      	mov	r2, r0
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	1ad3      	subs	r3, r2, r3
 80069ba:	2b64      	cmp	r3, #100	; 0x64
 80069bc:	d901      	bls.n	80069c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80069be:	2303      	movs	r3, #3
 80069c0:	e207      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80069c2:	4b5b      	ldr	r3, [pc, #364]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d0f0      	beq.n	80069b0 <HAL_RCC_OscConfig+0xc0>
 80069ce:	e014      	b.n	80069fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069d0:	f7fd fa72 	bl	8003eb8 <HAL_GetTick>
 80069d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80069d6:	e008      	b.n	80069ea <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80069d8:	f7fd fa6e 	bl	8003eb8 <HAL_GetTick>
 80069dc:	4602      	mov	r2, r0
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	1ad3      	subs	r3, r2, r3
 80069e2:	2b64      	cmp	r3, #100	; 0x64
 80069e4:	d901      	bls.n	80069ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80069e6:	2303      	movs	r3, #3
 80069e8:	e1f3      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80069ea:	4b51      	ldr	r3, [pc, #324]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d1f0      	bne.n	80069d8 <HAL_RCC_OscConfig+0xe8>
 80069f6:	e000      	b.n	80069fa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80069f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f003 0302 	and.w	r3, r3, #2
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d063      	beq.n	8006ace <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006a06:	4b4a      	ldr	r3, [pc, #296]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006a08:	689b      	ldr	r3, [r3, #8]
 8006a0a:	f003 030c 	and.w	r3, r3, #12
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d00b      	beq.n	8006a2a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006a12:	4b47      	ldr	r3, [pc, #284]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006a14:	689b      	ldr	r3, [r3, #8]
 8006a16:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006a1a:	2b08      	cmp	r3, #8
 8006a1c:	d11c      	bne.n	8006a58 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006a1e:	4b44      	ldr	r3, [pc, #272]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006a20:	685b      	ldr	r3, [r3, #4]
 8006a22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d116      	bne.n	8006a58 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006a2a:	4b41      	ldr	r3, [pc, #260]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f003 0302 	and.w	r3, r3, #2
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d005      	beq.n	8006a42 <HAL_RCC_OscConfig+0x152>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	68db      	ldr	r3, [r3, #12]
 8006a3a:	2b01      	cmp	r3, #1
 8006a3c:	d001      	beq.n	8006a42 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	e1c7      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a42:	4b3b      	ldr	r3, [pc, #236]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	691b      	ldr	r3, [r3, #16]
 8006a4e:	00db      	lsls	r3, r3, #3
 8006a50:	4937      	ldr	r1, [pc, #220]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006a52:	4313      	orrs	r3, r2
 8006a54:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006a56:	e03a      	b.n	8006ace <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	68db      	ldr	r3, [r3, #12]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d020      	beq.n	8006aa2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006a60:	4b34      	ldr	r3, [pc, #208]	; (8006b34 <HAL_RCC_OscConfig+0x244>)
 8006a62:	2201      	movs	r2, #1
 8006a64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a66:	f7fd fa27 	bl	8003eb8 <HAL_GetTick>
 8006a6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a6c:	e008      	b.n	8006a80 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006a6e:	f7fd fa23 	bl	8003eb8 <HAL_GetTick>
 8006a72:	4602      	mov	r2, r0
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	1ad3      	subs	r3, r2, r3
 8006a78:	2b02      	cmp	r3, #2
 8006a7a:	d901      	bls.n	8006a80 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006a7c:	2303      	movs	r3, #3
 8006a7e:	e1a8      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a80:	4b2b      	ldr	r3, [pc, #172]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f003 0302 	and.w	r3, r3, #2
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d0f0      	beq.n	8006a6e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a8c:	4b28      	ldr	r3, [pc, #160]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	691b      	ldr	r3, [r3, #16]
 8006a98:	00db      	lsls	r3, r3, #3
 8006a9a:	4925      	ldr	r1, [pc, #148]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006a9c:	4313      	orrs	r3, r2
 8006a9e:	600b      	str	r3, [r1, #0]
 8006aa0:	e015      	b.n	8006ace <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006aa2:	4b24      	ldr	r3, [pc, #144]	; (8006b34 <HAL_RCC_OscConfig+0x244>)
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006aa8:	f7fd fa06 	bl	8003eb8 <HAL_GetTick>
 8006aac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006aae:	e008      	b.n	8006ac2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006ab0:	f7fd fa02 	bl	8003eb8 <HAL_GetTick>
 8006ab4:	4602      	mov	r2, r0
 8006ab6:	693b      	ldr	r3, [r7, #16]
 8006ab8:	1ad3      	subs	r3, r2, r3
 8006aba:	2b02      	cmp	r3, #2
 8006abc:	d901      	bls.n	8006ac2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006abe:	2303      	movs	r3, #3
 8006ac0:	e187      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006ac2:	4b1b      	ldr	r3, [pc, #108]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f003 0302 	and.w	r3, r3, #2
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d1f0      	bne.n	8006ab0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f003 0308 	and.w	r3, r3, #8
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d036      	beq.n	8006b48 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	695b      	ldr	r3, [r3, #20]
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d016      	beq.n	8006b10 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006ae2:	4b15      	ldr	r3, [pc, #84]	; (8006b38 <HAL_RCC_OscConfig+0x248>)
 8006ae4:	2201      	movs	r2, #1
 8006ae6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ae8:	f7fd f9e6 	bl	8003eb8 <HAL_GetTick>
 8006aec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006aee:	e008      	b.n	8006b02 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006af0:	f7fd f9e2 	bl	8003eb8 <HAL_GetTick>
 8006af4:	4602      	mov	r2, r0
 8006af6:	693b      	ldr	r3, [r7, #16]
 8006af8:	1ad3      	subs	r3, r2, r3
 8006afa:	2b02      	cmp	r3, #2
 8006afc:	d901      	bls.n	8006b02 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006afe:	2303      	movs	r3, #3
 8006b00:	e167      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b02:	4b0b      	ldr	r3, [pc, #44]	; (8006b30 <HAL_RCC_OscConfig+0x240>)
 8006b04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b06:	f003 0302 	and.w	r3, r3, #2
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d0f0      	beq.n	8006af0 <HAL_RCC_OscConfig+0x200>
 8006b0e:	e01b      	b.n	8006b48 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006b10:	4b09      	ldr	r3, [pc, #36]	; (8006b38 <HAL_RCC_OscConfig+0x248>)
 8006b12:	2200      	movs	r2, #0
 8006b14:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b16:	f7fd f9cf 	bl	8003eb8 <HAL_GetTick>
 8006b1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006b1c:	e00e      	b.n	8006b3c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006b1e:	f7fd f9cb 	bl	8003eb8 <HAL_GetTick>
 8006b22:	4602      	mov	r2, r0
 8006b24:	693b      	ldr	r3, [r7, #16]
 8006b26:	1ad3      	subs	r3, r2, r3
 8006b28:	2b02      	cmp	r3, #2
 8006b2a:	d907      	bls.n	8006b3c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006b2c:	2303      	movs	r3, #3
 8006b2e:	e150      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
 8006b30:	40023800 	.word	0x40023800
 8006b34:	42470000 	.word	0x42470000
 8006b38:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006b3c:	4b88      	ldr	r3, [pc, #544]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006b3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006b40:	f003 0302 	and.w	r3, r3, #2
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d1ea      	bne.n	8006b1e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f003 0304 	and.w	r3, r3, #4
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	f000 8097 	beq.w	8006c84 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006b56:	2300      	movs	r3, #0
 8006b58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006b5a:	4b81      	ldr	r3, [pc, #516]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d10f      	bne.n	8006b86 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b66:	2300      	movs	r3, #0
 8006b68:	60bb      	str	r3, [r7, #8]
 8006b6a:	4b7d      	ldr	r3, [pc, #500]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b6e:	4a7c      	ldr	r2, [pc, #496]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006b70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b74:	6413      	str	r3, [r2, #64]	; 0x40
 8006b76:	4b7a      	ldr	r3, [pc, #488]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b7e:	60bb      	str	r3, [r7, #8]
 8006b80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006b82:	2301      	movs	r3, #1
 8006b84:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b86:	4b77      	ldr	r3, [pc, #476]	; (8006d64 <HAL_RCC_OscConfig+0x474>)
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d118      	bne.n	8006bc4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006b92:	4b74      	ldr	r3, [pc, #464]	; (8006d64 <HAL_RCC_OscConfig+0x474>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a73      	ldr	r2, [pc, #460]	; (8006d64 <HAL_RCC_OscConfig+0x474>)
 8006b98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006b9e:	f7fd f98b 	bl	8003eb8 <HAL_GetTick>
 8006ba2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ba4:	e008      	b.n	8006bb8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ba6:	f7fd f987 	bl	8003eb8 <HAL_GetTick>
 8006baa:	4602      	mov	r2, r0
 8006bac:	693b      	ldr	r3, [r7, #16]
 8006bae:	1ad3      	subs	r3, r2, r3
 8006bb0:	2b02      	cmp	r3, #2
 8006bb2:	d901      	bls.n	8006bb8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006bb4:	2303      	movs	r3, #3
 8006bb6:	e10c      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006bb8:	4b6a      	ldr	r3, [pc, #424]	; (8006d64 <HAL_RCC_OscConfig+0x474>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d0f0      	beq.n	8006ba6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	689b      	ldr	r3, [r3, #8]
 8006bc8:	2b01      	cmp	r3, #1
 8006bca:	d106      	bne.n	8006bda <HAL_RCC_OscConfig+0x2ea>
 8006bcc:	4b64      	ldr	r3, [pc, #400]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006bce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bd0:	4a63      	ldr	r2, [pc, #396]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006bd2:	f043 0301 	orr.w	r3, r3, #1
 8006bd6:	6713      	str	r3, [r2, #112]	; 0x70
 8006bd8:	e01c      	b.n	8006c14 <HAL_RCC_OscConfig+0x324>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	2b05      	cmp	r3, #5
 8006be0:	d10c      	bne.n	8006bfc <HAL_RCC_OscConfig+0x30c>
 8006be2:	4b5f      	ldr	r3, [pc, #380]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006be4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006be6:	4a5e      	ldr	r2, [pc, #376]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006be8:	f043 0304 	orr.w	r3, r3, #4
 8006bec:	6713      	str	r3, [r2, #112]	; 0x70
 8006bee:	4b5c      	ldr	r3, [pc, #368]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006bf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bf2:	4a5b      	ldr	r2, [pc, #364]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006bf4:	f043 0301 	orr.w	r3, r3, #1
 8006bf8:	6713      	str	r3, [r2, #112]	; 0x70
 8006bfa:	e00b      	b.n	8006c14 <HAL_RCC_OscConfig+0x324>
 8006bfc:	4b58      	ldr	r3, [pc, #352]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006bfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c00:	4a57      	ldr	r2, [pc, #348]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006c02:	f023 0301 	bic.w	r3, r3, #1
 8006c06:	6713      	str	r3, [r2, #112]	; 0x70
 8006c08:	4b55      	ldr	r3, [pc, #340]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006c0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c0c:	4a54      	ldr	r2, [pc, #336]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006c0e:	f023 0304 	bic.w	r3, r3, #4
 8006c12:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	689b      	ldr	r3, [r3, #8]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d015      	beq.n	8006c48 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c1c:	f7fd f94c 	bl	8003eb8 <HAL_GetTick>
 8006c20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c22:	e00a      	b.n	8006c3a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006c24:	f7fd f948 	bl	8003eb8 <HAL_GetTick>
 8006c28:	4602      	mov	r2, r0
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	1ad3      	subs	r3, r2, r3
 8006c2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d901      	bls.n	8006c3a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006c36:	2303      	movs	r3, #3
 8006c38:	e0cb      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c3a:	4b49      	ldr	r3, [pc, #292]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006c3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c3e:	f003 0302 	and.w	r3, r3, #2
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d0ee      	beq.n	8006c24 <HAL_RCC_OscConfig+0x334>
 8006c46:	e014      	b.n	8006c72 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006c48:	f7fd f936 	bl	8003eb8 <HAL_GetTick>
 8006c4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006c4e:	e00a      	b.n	8006c66 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006c50:	f7fd f932 	bl	8003eb8 <HAL_GetTick>
 8006c54:	4602      	mov	r2, r0
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	1ad3      	subs	r3, r2, r3
 8006c5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d901      	bls.n	8006c66 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006c62:	2303      	movs	r3, #3
 8006c64:	e0b5      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006c66:	4b3e      	ldr	r3, [pc, #248]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006c68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c6a:	f003 0302 	and.w	r3, r3, #2
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d1ee      	bne.n	8006c50 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006c72:	7dfb      	ldrb	r3, [r7, #23]
 8006c74:	2b01      	cmp	r3, #1
 8006c76:	d105      	bne.n	8006c84 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c78:	4b39      	ldr	r3, [pc, #228]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c7c:	4a38      	ldr	r2, [pc, #224]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006c7e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006c82:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	699b      	ldr	r3, [r3, #24]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	f000 80a1 	beq.w	8006dd0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006c8e:	4b34      	ldr	r3, [pc, #208]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006c90:	689b      	ldr	r3, [r3, #8]
 8006c92:	f003 030c 	and.w	r3, r3, #12
 8006c96:	2b08      	cmp	r3, #8
 8006c98:	d05c      	beq.n	8006d54 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	699b      	ldr	r3, [r3, #24]
 8006c9e:	2b02      	cmp	r3, #2
 8006ca0:	d141      	bne.n	8006d26 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006ca2:	4b31      	ldr	r3, [pc, #196]	; (8006d68 <HAL_RCC_OscConfig+0x478>)
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ca8:	f7fd f906 	bl	8003eb8 <HAL_GetTick>
 8006cac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006cae:	e008      	b.n	8006cc2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006cb0:	f7fd f902 	bl	8003eb8 <HAL_GetTick>
 8006cb4:	4602      	mov	r2, r0
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	1ad3      	subs	r3, r2, r3
 8006cba:	2b02      	cmp	r3, #2
 8006cbc:	d901      	bls.n	8006cc2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006cbe:	2303      	movs	r3, #3
 8006cc0:	e087      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006cc2:	4b27      	ldr	r3, [pc, #156]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d1f0      	bne.n	8006cb0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	69da      	ldr	r2, [r3, #28]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6a1b      	ldr	r3, [r3, #32]
 8006cd6:	431a      	orrs	r2, r3
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cdc:	019b      	lsls	r3, r3, #6
 8006cde:	431a      	orrs	r2, r3
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ce4:	085b      	lsrs	r3, r3, #1
 8006ce6:	3b01      	subs	r3, #1
 8006ce8:	041b      	lsls	r3, r3, #16
 8006cea:	431a      	orrs	r2, r3
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cf0:	061b      	lsls	r3, r3, #24
 8006cf2:	491b      	ldr	r1, [pc, #108]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006cf4:	4313      	orrs	r3, r2
 8006cf6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006cf8:	4b1b      	ldr	r3, [pc, #108]	; (8006d68 <HAL_RCC_OscConfig+0x478>)
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006cfe:	f7fd f8db 	bl	8003eb8 <HAL_GetTick>
 8006d02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d04:	e008      	b.n	8006d18 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d06:	f7fd f8d7 	bl	8003eb8 <HAL_GetTick>
 8006d0a:	4602      	mov	r2, r0
 8006d0c:	693b      	ldr	r3, [r7, #16]
 8006d0e:	1ad3      	subs	r3, r2, r3
 8006d10:	2b02      	cmp	r3, #2
 8006d12:	d901      	bls.n	8006d18 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006d14:	2303      	movs	r3, #3
 8006d16:	e05c      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006d18:	4b11      	ldr	r3, [pc, #68]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d0f0      	beq.n	8006d06 <HAL_RCC_OscConfig+0x416>
 8006d24:	e054      	b.n	8006dd0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d26:	4b10      	ldr	r3, [pc, #64]	; (8006d68 <HAL_RCC_OscConfig+0x478>)
 8006d28:	2200      	movs	r2, #0
 8006d2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d2c:	f7fd f8c4 	bl	8003eb8 <HAL_GetTick>
 8006d30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d32:	e008      	b.n	8006d46 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d34:	f7fd f8c0 	bl	8003eb8 <HAL_GetTick>
 8006d38:	4602      	mov	r2, r0
 8006d3a:	693b      	ldr	r3, [r7, #16]
 8006d3c:	1ad3      	subs	r3, r2, r3
 8006d3e:	2b02      	cmp	r3, #2
 8006d40:	d901      	bls.n	8006d46 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006d42:	2303      	movs	r3, #3
 8006d44:	e045      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d46:	4b06      	ldr	r3, [pc, #24]	; (8006d60 <HAL_RCC_OscConfig+0x470>)
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d1f0      	bne.n	8006d34 <HAL_RCC_OscConfig+0x444>
 8006d52:	e03d      	b.n	8006dd0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	699b      	ldr	r3, [r3, #24]
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	d107      	bne.n	8006d6c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	e038      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
 8006d60:	40023800 	.word	0x40023800
 8006d64:	40007000 	.word	0x40007000
 8006d68:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006d6c:	4b1b      	ldr	r3, [pc, #108]	; (8006ddc <HAL_RCC_OscConfig+0x4ec>)
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	699b      	ldr	r3, [r3, #24]
 8006d76:	2b01      	cmp	r3, #1
 8006d78:	d028      	beq.n	8006dcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006d84:	429a      	cmp	r2, r3
 8006d86:	d121      	bne.n	8006dcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d92:	429a      	cmp	r2, r3
 8006d94:	d11a      	bne.n	8006dcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006d96:	68fa      	ldr	r2, [r7, #12]
 8006d98:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006d9c:	4013      	ands	r3, r2
 8006d9e:	687a      	ldr	r2, [r7, #4]
 8006da0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006da2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d111      	bne.n	8006dcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006db2:	085b      	lsrs	r3, r3, #1
 8006db4:	3b01      	subs	r3, #1
 8006db6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006db8:	429a      	cmp	r2, r3
 8006dba:	d107      	bne.n	8006dcc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dc6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006dc8:	429a      	cmp	r2, r3
 8006dca:	d001      	beq.n	8006dd0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8006dcc:	2301      	movs	r3, #1
 8006dce:	e000      	b.n	8006dd2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006dd0:	2300      	movs	r3, #0
}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	3718      	adds	r7, #24
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd80      	pop	{r7, pc}
 8006dda:	bf00      	nop
 8006ddc:	40023800 	.word	0x40023800

08006de0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b084      	sub	sp, #16
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
 8006de8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d101      	bne.n	8006df4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006df0:	2301      	movs	r3, #1
 8006df2:	e0cc      	b.n	8006f8e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006df4:	4b68      	ldr	r3, [pc, #416]	; (8006f98 <HAL_RCC_ClockConfig+0x1b8>)
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f003 0307 	and.w	r3, r3, #7
 8006dfc:	683a      	ldr	r2, [r7, #0]
 8006dfe:	429a      	cmp	r2, r3
 8006e00:	d90c      	bls.n	8006e1c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e02:	4b65      	ldr	r3, [pc, #404]	; (8006f98 <HAL_RCC_ClockConfig+0x1b8>)
 8006e04:	683a      	ldr	r2, [r7, #0]
 8006e06:	b2d2      	uxtb	r2, r2
 8006e08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e0a:	4b63      	ldr	r3, [pc, #396]	; (8006f98 <HAL_RCC_ClockConfig+0x1b8>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f003 0307 	and.w	r3, r3, #7
 8006e12:	683a      	ldr	r2, [r7, #0]
 8006e14:	429a      	cmp	r2, r3
 8006e16:	d001      	beq.n	8006e1c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006e18:	2301      	movs	r3, #1
 8006e1a:	e0b8      	b.n	8006f8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f003 0302 	and.w	r3, r3, #2
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d020      	beq.n	8006e6a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f003 0304 	and.w	r3, r3, #4
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d005      	beq.n	8006e40 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006e34:	4b59      	ldr	r3, [pc, #356]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006e36:	689b      	ldr	r3, [r3, #8]
 8006e38:	4a58      	ldr	r2, [pc, #352]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006e3a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006e3e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f003 0308 	and.w	r3, r3, #8
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d005      	beq.n	8006e58 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006e4c:	4b53      	ldr	r3, [pc, #332]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006e4e:	689b      	ldr	r3, [r3, #8]
 8006e50:	4a52      	ldr	r2, [pc, #328]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006e52:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006e56:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006e58:	4b50      	ldr	r3, [pc, #320]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006e5a:	689b      	ldr	r3, [r3, #8]
 8006e5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	689b      	ldr	r3, [r3, #8]
 8006e64:	494d      	ldr	r1, [pc, #308]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006e66:	4313      	orrs	r3, r2
 8006e68:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f003 0301 	and.w	r3, r3, #1
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d044      	beq.n	8006f00 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	685b      	ldr	r3, [r3, #4]
 8006e7a:	2b01      	cmp	r3, #1
 8006e7c:	d107      	bne.n	8006e8e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e7e:	4b47      	ldr	r3, [pc, #284]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d119      	bne.n	8006ebe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	e07f      	b.n	8006f8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	685b      	ldr	r3, [r3, #4]
 8006e92:	2b02      	cmp	r3, #2
 8006e94:	d003      	beq.n	8006e9e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006e9a:	2b03      	cmp	r3, #3
 8006e9c:	d107      	bne.n	8006eae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e9e:	4b3f      	ldr	r3, [pc, #252]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d109      	bne.n	8006ebe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006eaa:	2301      	movs	r3, #1
 8006eac:	e06f      	b.n	8006f8e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006eae:	4b3b      	ldr	r3, [pc, #236]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f003 0302 	and.w	r3, r3, #2
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d101      	bne.n	8006ebe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	e067      	b.n	8006f8e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006ebe:	4b37      	ldr	r3, [pc, #220]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006ec0:	689b      	ldr	r3, [r3, #8]
 8006ec2:	f023 0203 	bic.w	r2, r3, #3
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	685b      	ldr	r3, [r3, #4]
 8006eca:	4934      	ldr	r1, [pc, #208]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006ecc:	4313      	orrs	r3, r2
 8006ece:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006ed0:	f7fc fff2 	bl	8003eb8 <HAL_GetTick>
 8006ed4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ed6:	e00a      	b.n	8006eee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ed8:	f7fc ffee 	bl	8003eb8 <HAL_GetTick>
 8006edc:	4602      	mov	r2, r0
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	1ad3      	subs	r3, r2, r3
 8006ee2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ee6:	4293      	cmp	r3, r2
 8006ee8:	d901      	bls.n	8006eee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006eea:	2303      	movs	r3, #3
 8006eec:	e04f      	b.n	8006f8e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006eee:	4b2b      	ldr	r3, [pc, #172]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006ef0:	689b      	ldr	r3, [r3, #8]
 8006ef2:	f003 020c 	and.w	r2, r3, #12
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	009b      	lsls	r3, r3, #2
 8006efc:	429a      	cmp	r2, r3
 8006efe:	d1eb      	bne.n	8006ed8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006f00:	4b25      	ldr	r3, [pc, #148]	; (8006f98 <HAL_RCC_ClockConfig+0x1b8>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f003 0307 	and.w	r3, r3, #7
 8006f08:	683a      	ldr	r2, [r7, #0]
 8006f0a:	429a      	cmp	r2, r3
 8006f0c:	d20c      	bcs.n	8006f28 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006f0e:	4b22      	ldr	r3, [pc, #136]	; (8006f98 <HAL_RCC_ClockConfig+0x1b8>)
 8006f10:	683a      	ldr	r2, [r7, #0]
 8006f12:	b2d2      	uxtb	r2, r2
 8006f14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f16:	4b20      	ldr	r3, [pc, #128]	; (8006f98 <HAL_RCC_ClockConfig+0x1b8>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f003 0307 	and.w	r3, r3, #7
 8006f1e:	683a      	ldr	r2, [r7, #0]
 8006f20:	429a      	cmp	r2, r3
 8006f22:	d001      	beq.n	8006f28 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006f24:	2301      	movs	r3, #1
 8006f26:	e032      	b.n	8006f8e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f003 0304 	and.w	r3, r3, #4
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d008      	beq.n	8006f46 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006f34:	4b19      	ldr	r3, [pc, #100]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	68db      	ldr	r3, [r3, #12]
 8006f40:	4916      	ldr	r1, [pc, #88]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006f42:	4313      	orrs	r3, r2
 8006f44:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f003 0308 	and.w	r3, r3, #8
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d009      	beq.n	8006f66 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006f52:	4b12      	ldr	r3, [pc, #72]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006f54:	689b      	ldr	r3, [r3, #8]
 8006f56:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	691b      	ldr	r3, [r3, #16]
 8006f5e:	00db      	lsls	r3, r3, #3
 8006f60:	490e      	ldr	r1, [pc, #56]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006f62:	4313      	orrs	r3, r2
 8006f64:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006f66:	f000 f821 	bl	8006fac <HAL_RCC_GetSysClockFreq>
 8006f6a:	4602      	mov	r2, r0
 8006f6c:	4b0b      	ldr	r3, [pc, #44]	; (8006f9c <HAL_RCC_ClockConfig+0x1bc>)
 8006f6e:	689b      	ldr	r3, [r3, #8]
 8006f70:	091b      	lsrs	r3, r3, #4
 8006f72:	f003 030f 	and.w	r3, r3, #15
 8006f76:	490a      	ldr	r1, [pc, #40]	; (8006fa0 <HAL_RCC_ClockConfig+0x1c0>)
 8006f78:	5ccb      	ldrb	r3, [r1, r3]
 8006f7a:	fa22 f303 	lsr.w	r3, r2, r3
 8006f7e:	4a09      	ldr	r2, [pc, #36]	; (8006fa4 <HAL_RCC_ClockConfig+0x1c4>)
 8006f80:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006f82:	4b09      	ldr	r3, [pc, #36]	; (8006fa8 <HAL_RCC_ClockConfig+0x1c8>)
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	4618      	mov	r0, r3
 8006f88:	f7fc fe40 	bl	8003c0c <HAL_InitTick>

  return HAL_OK;
 8006f8c:	2300      	movs	r3, #0
}
 8006f8e:	4618      	mov	r0, r3
 8006f90:	3710      	adds	r7, #16
 8006f92:	46bd      	mov	sp, r7
 8006f94:	bd80      	pop	{r7, pc}
 8006f96:	bf00      	nop
 8006f98:	40023c00 	.word	0x40023c00
 8006f9c:	40023800 	.word	0x40023800
 8006fa0:	08010f30 	.word	0x08010f30
 8006fa4:	2000059c 	.word	0x2000059c
 8006fa8:	200005a0 	.word	0x200005a0

08006fac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006fac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006fb0:	b094      	sub	sp, #80	; 0x50
 8006fb2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	647b      	str	r3, [r7, #68]	; 0x44
 8006fb8:	2300      	movs	r3, #0
 8006fba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006fc4:	4b79      	ldr	r3, [pc, #484]	; (80071ac <HAL_RCC_GetSysClockFreq+0x200>)
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	f003 030c 	and.w	r3, r3, #12
 8006fcc:	2b08      	cmp	r3, #8
 8006fce:	d00d      	beq.n	8006fec <HAL_RCC_GetSysClockFreq+0x40>
 8006fd0:	2b08      	cmp	r3, #8
 8006fd2:	f200 80e1 	bhi.w	8007198 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d002      	beq.n	8006fe0 <HAL_RCC_GetSysClockFreq+0x34>
 8006fda:	2b04      	cmp	r3, #4
 8006fdc:	d003      	beq.n	8006fe6 <HAL_RCC_GetSysClockFreq+0x3a>
 8006fde:	e0db      	b.n	8007198 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006fe0:	4b73      	ldr	r3, [pc, #460]	; (80071b0 <HAL_RCC_GetSysClockFreq+0x204>)
 8006fe2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006fe4:	e0db      	b.n	800719e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006fe6:	4b72      	ldr	r3, [pc, #456]	; (80071b0 <HAL_RCC_GetSysClockFreq+0x204>)
 8006fe8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006fea:	e0d8      	b.n	800719e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006fec:	4b6f      	ldr	r3, [pc, #444]	; (80071ac <HAL_RCC_GetSysClockFreq+0x200>)
 8006fee:	685b      	ldr	r3, [r3, #4]
 8006ff0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006ff4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006ff6:	4b6d      	ldr	r3, [pc, #436]	; (80071ac <HAL_RCC_GetSysClockFreq+0x200>)
 8006ff8:	685b      	ldr	r3, [r3, #4]
 8006ffa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d063      	beq.n	80070ca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007002:	4b6a      	ldr	r3, [pc, #424]	; (80071ac <HAL_RCC_GetSysClockFreq+0x200>)
 8007004:	685b      	ldr	r3, [r3, #4]
 8007006:	099b      	lsrs	r3, r3, #6
 8007008:	2200      	movs	r2, #0
 800700a:	63bb      	str	r3, [r7, #56]	; 0x38
 800700c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800700e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007010:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007014:	633b      	str	r3, [r7, #48]	; 0x30
 8007016:	2300      	movs	r3, #0
 8007018:	637b      	str	r3, [r7, #52]	; 0x34
 800701a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800701e:	4622      	mov	r2, r4
 8007020:	462b      	mov	r3, r5
 8007022:	f04f 0000 	mov.w	r0, #0
 8007026:	f04f 0100 	mov.w	r1, #0
 800702a:	0159      	lsls	r1, r3, #5
 800702c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007030:	0150      	lsls	r0, r2, #5
 8007032:	4602      	mov	r2, r0
 8007034:	460b      	mov	r3, r1
 8007036:	4621      	mov	r1, r4
 8007038:	1a51      	subs	r1, r2, r1
 800703a:	6139      	str	r1, [r7, #16]
 800703c:	4629      	mov	r1, r5
 800703e:	eb63 0301 	sbc.w	r3, r3, r1
 8007042:	617b      	str	r3, [r7, #20]
 8007044:	f04f 0200 	mov.w	r2, #0
 8007048:	f04f 0300 	mov.w	r3, #0
 800704c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007050:	4659      	mov	r1, fp
 8007052:	018b      	lsls	r3, r1, #6
 8007054:	4651      	mov	r1, sl
 8007056:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800705a:	4651      	mov	r1, sl
 800705c:	018a      	lsls	r2, r1, #6
 800705e:	4651      	mov	r1, sl
 8007060:	ebb2 0801 	subs.w	r8, r2, r1
 8007064:	4659      	mov	r1, fp
 8007066:	eb63 0901 	sbc.w	r9, r3, r1
 800706a:	f04f 0200 	mov.w	r2, #0
 800706e:	f04f 0300 	mov.w	r3, #0
 8007072:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007076:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800707a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800707e:	4690      	mov	r8, r2
 8007080:	4699      	mov	r9, r3
 8007082:	4623      	mov	r3, r4
 8007084:	eb18 0303 	adds.w	r3, r8, r3
 8007088:	60bb      	str	r3, [r7, #8]
 800708a:	462b      	mov	r3, r5
 800708c:	eb49 0303 	adc.w	r3, r9, r3
 8007090:	60fb      	str	r3, [r7, #12]
 8007092:	f04f 0200 	mov.w	r2, #0
 8007096:	f04f 0300 	mov.w	r3, #0
 800709a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800709e:	4629      	mov	r1, r5
 80070a0:	028b      	lsls	r3, r1, #10
 80070a2:	4621      	mov	r1, r4
 80070a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80070a8:	4621      	mov	r1, r4
 80070aa:	028a      	lsls	r2, r1, #10
 80070ac:	4610      	mov	r0, r2
 80070ae:	4619      	mov	r1, r3
 80070b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80070b2:	2200      	movs	r2, #0
 80070b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80070b6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80070b8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80070bc:	f7f9 fbee 	bl	800089c <__aeabi_uldivmod>
 80070c0:	4602      	mov	r2, r0
 80070c2:	460b      	mov	r3, r1
 80070c4:	4613      	mov	r3, r2
 80070c6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80070c8:	e058      	b.n	800717c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80070ca:	4b38      	ldr	r3, [pc, #224]	; (80071ac <HAL_RCC_GetSysClockFreq+0x200>)
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	099b      	lsrs	r3, r3, #6
 80070d0:	2200      	movs	r2, #0
 80070d2:	4618      	mov	r0, r3
 80070d4:	4611      	mov	r1, r2
 80070d6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80070da:	623b      	str	r3, [r7, #32]
 80070dc:	2300      	movs	r3, #0
 80070de:	627b      	str	r3, [r7, #36]	; 0x24
 80070e0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80070e4:	4642      	mov	r2, r8
 80070e6:	464b      	mov	r3, r9
 80070e8:	f04f 0000 	mov.w	r0, #0
 80070ec:	f04f 0100 	mov.w	r1, #0
 80070f0:	0159      	lsls	r1, r3, #5
 80070f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80070f6:	0150      	lsls	r0, r2, #5
 80070f8:	4602      	mov	r2, r0
 80070fa:	460b      	mov	r3, r1
 80070fc:	4641      	mov	r1, r8
 80070fe:	ebb2 0a01 	subs.w	sl, r2, r1
 8007102:	4649      	mov	r1, r9
 8007104:	eb63 0b01 	sbc.w	fp, r3, r1
 8007108:	f04f 0200 	mov.w	r2, #0
 800710c:	f04f 0300 	mov.w	r3, #0
 8007110:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007114:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007118:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800711c:	ebb2 040a 	subs.w	r4, r2, sl
 8007120:	eb63 050b 	sbc.w	r5, r3, fp
 8007124:	f04f 0200 	mov.w	r2, #0
 8007128:	f04f 0300 	mov.w	r3, #0
 800712c:	00eb      	lsls	r3, r5, #3
 800712e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007132:	00e2      	lsls	r2, r4, #3
 8007134:	4614      	mov	r4, r2
 8007136:	461d      	mov	r5, r3
 8007138:	4643      	mov	r3, r8
 800713a:	18e3      	adds	r3, r4, r3
 800713c:	603b      	str	r3, [r7, #0]
 800713e:	464b      	mov	r3, r9
 8007140:	eb45 0303 	adc.w	r3, r5, r3
 8007144:	607b      	str	r3, [r7, #4]
 8007146:	f04f 0200 	mov.w	r2, #0
 800714a:	f04f 0300 	mov.w	r3, #0
 800714e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007152:	4629      	mov	r1, r5
 8007154:	028b      	lsls	r3, r1, #10
 8007156:	4621      	mov	r1, r4
 8007158:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800715c:	4621      	mov	r1, r4
 800715e:	028a      	lsls	r2, r1, #10
 8007160:	4610      	mov	r0, r2
 8007162:	4619      	mov	r1, r3
 8007164:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007166:	2200      	movs	r2, #0
 8007168:	61bb      	str	r3, [r7, #24]
 800716a:	61fa      	str	r2, [r7, #28]
 800716c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007170:	f7f9 fb94 	bl	800089c <__aeabi_uldivmod>
 8007174:	4602      	mov	r2, r0
 8007176:	460b      	mov	r3, r1
 8007178:	4613      	mov	r3, r2
 800717a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800717c:	4b0b      	ldr	r3, [pc, #44]	; (80071ac <HAL_RCC_GetSysClockFreq+0x200>)
 800717e:	685b      	ldr	r3, [r3, #4]
 8007180:	0c1b      	lsrs	r3, r3, #16
 8007182:	f003 0303 	and.w	r3, r3, #3
 8007186:	3301      	adds	r3, #1
 8007188:	005b      	lsls	r3, r3, #1
 800718a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800718c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800718e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007190:	fbb2 f3f3 	udiv	r3, r2, r3
 8007194:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007196:	e002      	b.n	800719e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007198:	4b05      	ldr	r3, [pc, #20]	; (80071b0 <HAL_RCC_GetSysClockFreq+0x204>)
 800719a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800719c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800719e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80071a0:	4618      	mov	r0, r3
 80071a2:	3750      	adds	r7, #80	; 0x50
 80071a4:	46bd      	mov	sp, r7
 80071a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80071aa:	bf00      	nop
 80071ac:	40023800 	.word	0x40023800
 80071b0:	00f42400 	.word	0x00f42400

080071b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80071b4:	b480      	push	{r7}
 80071b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80071b8:	4b03      	ldr	r3, [pc, #12]	; (80071c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80071ba:	681b      	ldr	r3, [r3, #0]
}
 80071bc:	4618      	mov	r0, r3
 80071be:	46bd      	mov	sp, r7
 80071c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c4:	4770      	bx	lr
 80071c6:	bf00      	nop
 80071c8:	2000059c 	.word	0x2000059c

080071cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80071d0:	f7ff fff0 	bl	80071b4 <HAL_RCC_GetHCLKFreq>
 80071d4:	4602      	mov	r2, r0
 80071d6:	4b05      	ldr	r3, [pc, #20]	; (80071ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80071d8:	689b      	ldr	r3, [r3, #8]
 80071da:	0a9b      	lsrs	r3, r3, #10
 80071dc:	f003 0307 	and.w	r3, r3, #7
 80071e0:	4903      	ldr	r1, [pc, #12]	; (80071f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80071e2:	5ccb      	ldrb	r3, [r1, r3]
 80071e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80071e8:	4618      	mov	r0, r3
 80071ea:	bd80      	pop	{r7, pc}
 80071ec:	40023800 	.word	0x40023800
 80071f0:	08010f40 	.word	0x08010f40

080071f4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80071f4:	b480      	push	{r7}
 80071f6:	b083      	sub	sp, #12
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
 80071fc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	220f      	movs	r2, #15
 8007202:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007204:	4b12      	ldr	r3, [pc, #72]	; (8007250 <HAL_RCC_GetClockConfig+0x5c>)
 8007206:	689b      	ldr	r3, [r3, #8]
 8007208:	f003 0203 	and.w	r2, r3, #3
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007210:	4b0f      	ldr	r3, [pc, #60]	; (8007250 <HAL_RCC_GetClockConfig+0x5c>)
 8007212:	689b      	ldr	r3, [r3, #8]
 8007214:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800721c:	4b0c      	ldr	r3, [pc, #48]	; (8007250 <HAL_RCC_GetClockConfig+0x5c>)
 800721e:	689b      	ldr	r3, [r3, #8]
 8007220:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007228:	4b09      	ldr	r3, [pc, #36]	; (8007250 <HAL_RCC_GetClockConfig+0x5c>)
 800722a:	689b      	ldr	r3, [r3, #8]
 800722c:	08db      	lsrs	r3, r3, #3
 800722e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007236:	4b07      	ldr	r3, [pc, #28]	; (8007254 <HAL_RCC_GetClockConfig+0x60>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f003 0207 	and.w	r2, r3, #7
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	601a      	str	r2, [r3, #0]
}
 8007242:	bf00      	nop
 8007244:	370c      	adds	r7, #12
 8007246:	46bd      	mov	sp, r7
 8007248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724c:	4770      	bx	lr
 800724e:	bf00      	nop
 8007250:	40023800 	.word	0x40023800
 8007254:	40023c00 	.word	0x40023c00

08007258 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b082      	sub	sp, #8
 800725c:	af00      	add	r7, sp, #0
 800725e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d101      	bne.n	800726a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007266:	2301      	movs	r3, #1
 8007268:	e07b      	b.n	8007362 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800726e:	2b00      	cmp	r3, #0
 8007270:	d108      	bne.n	8007284 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	685b      	ldr	r3, [r3, #4]
 8007276:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800727a:	d009      	beq.n	8007290 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2200      	movs	r2, #0
 8007280:	61da      	str	r2, [r3, #28]
 8007282:	e005      	b.n	8007290 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2200      	movs	r2, #0
 8007288:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2200      	movs	r2, #0
 800728e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2200      	movs	r2, #0
 8007294:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800729c:	b2db      	uxtb	r3, r3
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d106      	bne.n	80072b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2200      	movs	r2, #0
 80072a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	f7fc fbc2 	bl	8003a34 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2202      	movs	r2, #2
 80072b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	681a      	ldr	r2, [r3, #0]
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80072c6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	689b      	ldr	r3, [r3, #8]
 80072d4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80072d8:	431a      	orrs	r2, r3
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	68db      	ldr	r3, [r3, #12]
 80072de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80072e2:	431a      	orrs	r2, r3
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	691b      	ldr	r3, [r3, #16]
 80072e8:	f003 0302 	and.w	r3, r3, #2
 80072ec:	431a      	orrs	r2, r3
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	695b      	ldr	r3, [r3, #20]
 80072f2:	f003 0301 	and.w	r3, r3, #1
 80072f6:	431a      	orrs	r2, r3
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	699b      	ldr	r3, [r3, #24]
 80072fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007300:	431a      	orrs	r2, r3
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	69db      	ldr	r3, [r3, #28]
 8007306:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800730a:	431a      	orrs	r2, r3
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6a1b      	ldr	r3, [r3, #32]
 8007310:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007314:	ea42 0103 	orr.w	r1, r2, r3
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800731c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	430a      	orrs	r2, r1
 8007326:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	699b      	ldr	r3, [r3, #24]
 800732c:	0c1b      	lsrs	r3, r3, #16
 800732e:	f003 0104 	and.w	r1, r3, #4
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007336:	f003 0210 	and.w	r2, r3, #16
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	430a      	orrs	r2, r1
 8007340:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	69da      	ldr	r2, [r3, #28]
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007350:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2200      	movs	r2, #0
 8007356:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2201      	movs	r2, #1
 800735c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007360:	2300      	movs	r3, #0
}
 8007362:	4618      	mov	r0, r3
 8007364:	3708      	adds	r7, #8
 8007366:	46bd      	mov	sp, r7
 8007368:	bd80      	pop	{r7, pc}

0800736a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800736a:	b580      	push	{r7, lr}
 800736c:	b088      	sub	sp, #32
 800736e:	af00      	add	r7, sp, #0
 8007370:	60f8      	str	r0, [r7, #12]
 8007372:	60b9      	str	r1, [r7, #8]
 8007374:	603b      	str	r3, [r7, #0]
 8007376:	4613      	mov	r3, r2
 8007378:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800737a:	2300      	movs	r3, #0
 800737c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007384:	2b01      	cmp	r3, #1
 8007386:	d101      	bne.n	800738c <HAL_SPI_Transmit+0x22>
 8007388:	2302      	movs	r3, #2
 800738a:	e126      	b.n	80075da <HAL_SPI_Transmit+0x270>
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	2201      	movs	r2, #1
 8007390:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007394:	f7fc fd90 	bl	8003eb8 <HAL_GetTick>
 8007398:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800739a:	88fb      	ldrh	r3, [r7, #6]
 800739c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80073a4:	b2db      	uxtb	r3, r3
 80073a6:	2b01      	cmp	r3, #1
 80073a8:	d002      	beq.n	80073b0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80073aa:	2302      	movs	r3, #2
 80073ac:	77fb      	strb	r3, [r7, #31]
    goto error;
 80073ae:	e10b      	b.n	80075c8 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80073b0:	68bb      	ldr	r3, [r7, #8]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d002      	beq.n	80073bc <HAL_SPI_Transmit+0x52>
 80073b6:	88fb      	ldrh	r3, [r7, #6]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d102      	bne.n	80073c2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80073bc:	2301      	movs	r3, #1
 80073be:	77fb      	strb	r3, [r7, #31]
    goto error;
 80073c0:	e102      	b.n	80075c8 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	2203      	movs	r2, #3
 80073c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	2200      	movs	r2, #0
 80073ce:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	68ba      	ldr	r2, [r7, #8]
 80073d4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	88fa      	ldrh	r2, [r7, #6]
 80073da:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	88fa      	ldrh	r2, [r7, #6]
 80073e0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	2200      	movs	r2, #0
 80073e6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	2200      	movs	r2, #0
 80073ec:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	2200      	movs	r2, #0
 80073f2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	2200      	movs	r2, #0
 80073f8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	2200      	movs	r2, #0
 80073fe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	689b      	ldr	r3, [r3, #8]
 8007404:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007408:	d10f      	bne.n	800742a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	681a      	ldr	r2, [r3, #0]
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007418:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	681a      	ldr	r2, [r3, #0]
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007428:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007434:	2b40      	cmp	r3, #64	; 0x40
 8007436:	d007      	beq.n	8007448 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	681a      	ldr	r2, [r3, #0]
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007446:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	68db      	ldr	r3, [r3, #12]
 800744c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007450:	d14b      	bne.n	80074ea <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	685b      	ldr	r3, [r3, #4]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d002      	beq.n	8007460 <HAL_SPI_Transmit+0xf6>
 800745a:	8afb      	ldrh	r3, [r7, #22]
 800745c:	2b01      	cmp	r3, #1
 800745e:	d13e      	bne.n	80074de <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007464:	881a      	ldrh	r2, [r3, #0]
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007470:	1c9a      	adds	r2, r3, #2
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800747a:	b29b      	uxth	r3, r3
 800747c:	3b01      	subs	r3, #1
 800747e:	b29a      	uxth	r2, r3
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007484:	e02b      	b.n	80074de <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	689b      	ldr	r3, [r3, #8]
 800748c:	f003 0302 	and.w	r3, r3, #2
 8007490:	2b02      	cmp	r3, #2
 8007492:	d112      	bne.n	80074ba <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007498:	881a      	ldrh	r2, [r3, #0]
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074a4:	1c9a      	adds	r2, r3, #2
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80074ae:	b29b      	uxth	r3, r3
 80074b0:	3b01      	subs	r3, #1
 80074b2:	b29a      	uxth	r2, r3
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	86da      	strh	r2, [r3, #54]	; 0x36
 80074b8:	e011      	b.n	80074de <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80074ba:	f7fc fcfd 	bl	8003eb8 <HAL_GetTick>
 80074be:	4602      	mov	r2, r0
 80074c0:	69bb      	ldr	r3, [r7, #24]
 80074c2:	1ad3      	subs	r3, r2, r3
 80074c4:	683a      	ldr	r2, [r7, #0]
 80074c6:	429a      	cmp	r2, r3
 80074c8:	d803      	bhi.n	80074d2 <HAL_SPI_Transmit+0x168>
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074d0:	d102      	bne.n	80074d8 <HAL_SPI_Transmit+0x16e>
 80074d2:	683b      	ldr	r3, [r7, #0]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d102      	bne.n	80074de <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80074d8:	2303      	movs	r3, #3
 80074da:	77fb      	strb	r3, [r7, #31]
          goto error;
 80074dc:	e074      	b.n	80075c8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80074e2:	b29b      	uxth	r3, r3
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d1ce      	bne.n	8007486 <HAL_SPI_Transmit+0x11c>
 80074e8:	e04c      	b.n	8007584 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	685b      	ldr	r3, [r3, #4]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d002      	beq.n	80074f8 <HAL_SPI_Transmit+0x18e>
 80074f2:	8afb      	ldrh	r3, [r7, #22]
 80074f4:	2b01      	cmp	r3, #1
 80074f6:	d140      	bne.n	800757a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	330c      	adds	r3, #12
 8007502:	7812      	ldrb	r2, [r2, #0]
 8007504:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800750a:	1c5a      	adds	r2, r3, #1
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007514:	b29b      	uxth	r3, r3
 8007516:	3b01      	subs	r3, #1
 8007518:	b29a      	uxth	r2, r3
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800751e:	e02c      	b.n	800757a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	689b      	ldr	r3, [r3, #8]
 8007526:	f003 0302 	and.w	r3, r3, #2
 800752a:	2b02      	cmp	r3, #2
 800752c:	d113      	bne.n	8007556 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	330c      	adds	r3, #12
 8007538:	7812      	ldrb	r2, [r2, #0]
 800753a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007540:	1c5a      	adds	r2, r3, #1
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800754a:	b29b      	uxth	r3, r3
 800754c:	3b01      	subs	r3, #1
 800754e:	b29a      	uxth	r2, r3
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	86da      	strh	r2, [r3, #54]	; 0x36
 8007554:	e011      	b.n	800757a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007556:	f7fc fcaf 	bl	8003eb8 <HAL_GetTick>
 800755a:	4602      	mov	r2, r0
 800755c:	69bb      	ldr	r3, [r7, #24]
 800755e:	1ad3      	subs	r3, r2, r3
 8007560:	683a      	ldr	r2, [r7, #0]
 8007562:	429a      	cmp	r2, r3
 8007564:	d803      	bhi.n	800756e <HAL_SPI_Transmit+0x204>
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	f1b3 3fff 	cmp.w	r3, #4294967295
 800756c:	d102      	bne.n	8007574 <HAL_SPI_Transmit+0x20a>
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d102      	bne.n	800757a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8007574:	2303      	movs	r3, #3
 8007576:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007578:	e026      	b.n	80075c8 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800757e:	b29b      	uxth	r3, r3
 8007580:	2b00      	cmp	r3, #0
 8007582:	d1cd      	bne.n	8007520 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007584:	69ba      	ldr	r2, [r7, #24]
 8007586:	6839      	ldr	r1, [r7, #0]
 8007588:	68f8      	ldr	r0, [r7, #12]
 800758a:	f000 fa55 	bl	8007a38 <SPI_EndRxTxTransaction>
 800758e:	4603      	mov	r3, r0
 8007590:	2b00      	cmp	r3, #0
 8007592:	d002      	beq.n	800759a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	2220      	movs	r2, #32
 8007598:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800759a:	68fb      	ldr	r3, [r7, #12]
 800759c:	689b      	ldr	r3, [r3, #8]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d10a      	bne.n	80075b8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80075a2:	2300      	movs	r3, #0
 80075a4:	613b      	str	r3, [r7, #16]
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	68db      	ldr	r3, [r3, #12]
 80075ac:	613b      	str	r3, [r7, #16]
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	689b      	ldr	r3, [r3, #8]
 80075b4:	613b      	str	r3, [r7, #16]
 80075b6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d002      	beq.n	80075c6 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80075c0:	2301      	movs	r3, #1
 80075c2:	77fb      	strb	r3, [r7, #31]
 80075c4:	e000      	b.n	80075c8 <HAL_SPI_Transmit+0x25e>
  }

error:
 80075c6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	2201      	movs	r2, #1
 80075cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	2200      	movs	r2, #0
 80075d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80075d8:	7ffb      	ldrb	r3, [r7, #31]
}
 80075da:	4618      	mov	r0, r3
 80075dc:	3720      	adds	r7, #32
 80075de:	46bd      	mov	sp, r7
 80075e0:	bd80      	pop	{r7, pc}

080075e2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80075e2:	b580      	push	{r7, lr}
 80075e4:	b08c      	sub	sp, #48	; 0x30
 80075e6:	af00      	add	r7, sp, #0
 80075e8:	60f8      	str	r0, [r7, #12]
 80075ea:	60b9      	str	r1, [r7, #8]
 80075ec:	607a      	str	r2, [r7, #4]
 80075ee:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80075f0:	2301      	movs	r3, #1
 80075f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80075f4:	2300      	movs	r3, #0
 80075f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007600:	2b01      	cmp	r3, #1
 8007602:	d101      	bne.n	8007608 <HAL_SPI_TransmitReceive+0x26>
 8007604:	2302      	movs	r3, #2
 8007606:	e18a      	b.n	800791e <HAL_SPI_TransmitReceive+0x33c>
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	2201      	movs	r2, #1
 800760c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007610:	f7fc fc52 	bl	8003eb8 <HAL_GetTick>
 8007614:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800761c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	685b      	ldr	r3, [r3, #4]
 8007624:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007626:	887b      	ldrh	r3, [r7, #2]
 8007628:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800762a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800762e:	2b01      	cmp	r3, #1
 8007630:	d00f      	beq.n	8007652 <HAL_SPI_TransmitReceive+0x70>
 8007632:	69fb      	ldr	r3, [r7, #28]
 8007634:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007638:	d107      	bne.n	800764a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	689b      	ldr	r3, [r3, #8]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d103      	bne.n	800764a <HAL_SPI_TransmitReceive+0x68>
 8007642:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007646:	2b04      	cmp	r3, #4
 8007648:	d003      	beq.n	8007652 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800764a:	2302      	movs	r3, #2
 800764c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007650:	e15b      	b.n	800790a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007652:	68bb      	ldr	r3, [r7, #8]
 8007654:	2b00      	cmp	r3, #0
 8007656:	d005      	beq.n	8007664 <HAL_SPI_TransmitReceive+0x82>
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d002      	beq.n	8007664 <HAL_SPI_TransmitReceive+0x82>
 800765e:	887b      	ldrh	r3, [r7, #2]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d103      	bne.n	800766c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007664:	2301      	movs	r3, #1
 8007666:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800766a:	e14e      	b.n	800790a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007672:	b2db      	uxtb	r3, r3
 8007674:	2b04      	cmp	r3, #4
 8007676:	d003      	beq.n	8007680 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	2205      	movs	r2, #5
 800767c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	2200      	movs	r2, #0
 8007684:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	687a      	ldr	r2, [r7, #4]
 800768a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	887a      	ldrh	r2, [r7, #2]
 8007690:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	887a      	ldrh	r2, [r7, #2]
 8007696:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	68ba      	ldr	r2, [r7, #8]
 800769c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	887a      	ldrh	r2, [r7, #2]
 80076a2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	887a      	ldrh	r2, [r7, #2]
 80076a8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	2200      	movs	r2, #0
 80076ae:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	2200      	movs	r2, #0
 80076b4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076c0:	2b40      	cmp	r3, #64	; 0x40
 80076c2:	d007      	beq.n	80076d4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	681a      	ldr	r2, [r3, #0]
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80076d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	68db      	ldr	r3, [r3, #12]
 80076d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076dc:	d178      	bne.n	80077d0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	685b      	ldr	r3, [r3, #4]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d002      	beq.n	80076ec <HAL_SPI_TransmitReceive+0x10a>
 80076e6:	8b7b      	ldrh	r3, [r7, #26]
 80076e8:	2b01      	cmp	r3, #1
 80076ea:	d166      	bne.n	80077ba <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076f0:	881a      	ldrh	r2, [r3, #0]
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80076fc:	1c9a      	adds	r2, r3, #2
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007706:	b29b      	uxth	r3, r3
 8007708:	3b01      	subs	r3, #1
 800770a:	b29a      	uxth	r2, r3
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007710:	e053      	b.n	80077ba <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	689b      	ldr	r3, [r3, #8]
 8007718:	f003 0302 	and.w	r3, r3, #2
 800771c:	2b02      	cmp	r3, #2
 800771e:	d11b      	bne.n	8007758 <HAL_SPI_TransmitReceive+0x176>
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007724:	b29b      	uxth	r3, r3
 8007726:	2b00      	cmp	r3, #0
 8007728:	d016      	beq.n	8007758 <HAL_SPI_TransmitReceive+0x176>
 800772a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800772c:	2b01      	cmp	r3, #1
 800772e:	d113      	bne.n	8007758 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007734:	881a      	ldrh	r2, [r3, #0]
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007740:	1c9a      	adds	r2, r3, #2
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800774a:	b29b      	uxth	r3, r3
 800774c:	3b01      	subs	r3, #1
 800774e:	b29a      	uxth	r2, r3
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007754:	2300      	movs	r3, #0
 8007756:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	689b      	ldr	r3, [r3, #8]
 800775e:	f003 0301 	and.w	r3, r3, #1
 8007762:	2b01      	cmp	r3, #1
 8007764:	d119      	bne.n	800779a <HAL_SPI_TransmitReceive+0x1b8>
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800776a:	b29b      	uxth	r3, r3
 800776c:	2b00      	cmp	r3, #0
 800776e:	d014      	beq.n	800779a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	68da      	ldr	r2, [r3, #12]
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800777a:	b292      	uxth	r2, r2
 800777c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007782:	1c9a      	adds	r2, r3, #2
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800778c:	b29b      	uxth	r3, r3
 800778e:	3b01      	subs	r3, #1
 8007790:	b29a      	uxth	r2, r3
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007796:	2301      	movs	r3, #1
 8007798:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800779a:	f7fc fb8d 	bl	8003eb8 <HAL_GetTick>
 800779e:	4602      	mov	r2, r0
 80077a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077a2:	1ad3      	subs	r3, r2, r3
 80077a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80077a6:	429a      	cmp	r2, r3
 80077a8:	d807      	bhi.n	80077ba <HAL_SPI_TransmitReceive+0x1d8>
 80077aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80077ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077b0:	d003      	beq.n	80077ba <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80077b2:	2303      	movs	r3, #3
 80077b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80077b8:	e0a7      	b.n	800790a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077be:	b29b      	uxth	r3, r3
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d1a6      	bne.n	8007712 <HAL_SPI_TransmitReceive+0x130>
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80077c8:	b29b      	uxth	r3, r3
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d1a1      	bne.n	8007712 <HAL_SPI_TransmitReceive+0x130>
 80077ce:	e07c      	b.n	80078ca <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	685b      	ldr	r3, [r3, #4]
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d002      	beq.n	80077de <HAL_SPI_TransmitReceive+0x1fc>
 80077d8:	8b7b      	ldrh	r3, [r7, #26]
 80077da:	2b01      	cmp	r3, #1
 80077dc:	d16b      	bne.n	80078b6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	330c      	adds	r3, #12
 80077e8:	7812      	ldrb	r2, [r2, #0]
 80077ea:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077f0:	1c5a      	adds	r2, r3, #1
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077fa:	b29b      	uxth	r3, r3
 80077fc:	3b01      	subs	r3, #1
 80077fe:	b29a      	uxth	r2, r3
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007804:	e057      	b.n	80078b6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	689b      	ldr	r3, [r3, #8]
 800780c:	f003 0302 	and.w	r3, r3, #2
 8007810:	2b02      	cmp	r3, #2
 8007812:	d11c      	bne.n	800784e <HAL_SPI_TransmitReceive+0x26c>
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007818:	b29b      	uxth	r3, r3
 800781a:	2b00      	cmp	r3, #0
 800781c:	d017      	beq.n	800784e <HAL_SPI_TransmitReceive+0x26c>
 800781e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007820:	2b01      	cmp	r3, #1
 8007822:	d114      	bne.n	800784e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	330c      	adds	r3, #12
 800782e:	7812      	ldrb	r2, [r2, #0]
 8007830:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007836:	1c5a      	adds	r2, r3, #1
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007840:	b29b      	uxth	r3, r3
 8007842:	3b01      	subs	r3, #1
 8007844:	b29a      	uxth	r2, r3
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800784a:	2300      	movs	r3, #0
 800784c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	689b      	ldr	r3, [r3, #8]
 8007854:	f003 0301 	and.w	r3, r3, #1
 8007858:	2b01      	cmp	r3, #1
 800785a:	d119      	bne.n	8007890 <HAL_SPI_TransmitReceive+0x2ae>
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007860:	b29b      	uxth	r3, r3
 8007862:	2b00      	cmp	r3, #0
 8007864:	d014      	beq.n	8007890 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	68da      	ldr	r2, [r3, #12]
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007870:	b2d2      	uxtb	r2, r2
 8007872:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007878:	1c5a      	adds	r2, r3, #1
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007882:	b29b      	uxth	r3, r3
 8007884:	3b01      	subs	r3, #1
 8007886:	b29a      	uxth	r2, r3
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800788c:	2301      	movs	r3, #1
 800788e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007890:	f7fc fb12 	bl	8003eb8 <HAL_GetTick>
 8007894:	4602      	mov	r2, r0
 8007896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007898:	1ad3      	subs	r3, r2, r3
 800789a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800789c:	429a      	cmp	r2, r3
 800789e:	d803      	bhi.n	80078a8 <HAL_SPI_TransmitReceive+0x2c6>
 80078a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078a6:	d102      	bne.n	80078ae <HAL_SPI_TransmitReceive+0x2cc>
 80078a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d103      	bne.n	80078b6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80078ae:	2303      	movs	r3, #3
 80078b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80078b4:	e029      	b.n	800790a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80078ba:	b29b      	uxth	r3, r3
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d1a2      	bne.n	8007806 <HAL_SPI_TransmitReceive+0x224>
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078c4:	b29b      	uxth	r3, r3
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d19d      	bne.n	8007806 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80078ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078cc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80078ce:	68f8      	ldr	r0, [r7, #12]
 80078d0:	f000 f8b2 	bl	8007a38 <SPI_EndRxTxTransaction>
 80078d4:	4603      	mov	r3, r0
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d006      	beq.n	80078e8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80078da:	2301      	movs	r3, #1
 80078dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	2220      	movs	r2, #32
 80078e4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80078e6:	e010      	b.n	800790a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	689b      	ldr	r3, [r3, #8]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d10b      	bne.n	8007908 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80078f0:	2300      	movs	r3, #0
 80078f2:	617b      	str	r3, [r7, #20]
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	68db      	ldr	r3, [r3, #12]
 80078fa:	617b      	str	r3, [r7, #20]
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	689b      	ldr	r3, [r3, #8]
 8007902:	617b      	str	r3, [r7, #20]
 8007904:	697b      	ldr	r3, [r7, #20]
 8007906:	e000      	b.n	800790a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007908:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	2201      	movs	r2, #1
 800790e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	2200      	movs	r2, #0
 8007916:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800791a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800791e:	4618      	mov	r0, r3
 8007920:	3730      	adds	r7, #48	; 0x30
 8007922:	46bd      	mov	sp, r7
 8007924:	bd80      	pop	{r7, pc}
	...

08007928 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b088      	sub	sp, #32
 800792c:	af00      	add	r7, sp, #0
 800792e:	60f8      	str	r0, [r7, #12]
 8007930:	60b9      	str	r1, [r7, #8]
 8007932:	603b      	str	r3, [r7, #0]
 8007934:	4613      	mov	r3, r2
 8007936:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007938:	f7fc fabe 	bl	8003eb8 <HAL_GetTick>
 800793c:	4602      	mov	r2, r0
 800793e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007940:	1a9b      	subs	r3, r3, r2
 8007942:	683a      	ldr	r2, [r7, #0]
 8007944:	4413      	add	r3, r2
 8007946:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007948:	f7fc fab6 	bl	8003eb8 <HAL_GetTick>
 800794c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800794e:	4b39      	ldr	r3, [pc, #228]	; (8007a34 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	015b      	lsls	r3, r3, #5
 8007954:	0d1b      	lsrs	r3, r3, #20
 8007956:	69fa      	ldr	r2, [r7, #28]
 8007958:	fb02 f303 	mul.w	r3, r2, r3
 800795c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800795e:	e054      	b.n	8007a0a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007966:	d050      	beq.n	8007a0a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007968:	f7fc faa6 	bl	8003eb8 <HAL_GetTick>
 800796c:	4602      	mov	r2, r0
 800796e:	69bb      	ldr	r3, [r7, #24]
 8007970:	1ad3      	subs	r3, r2, r3
 8007972:	69fa      	ldr	r2, [r7, #28]
 8007974:	429a      	cmp	r2, r3
 8007976:	d902      	bls.n	800797e <SPI_WaitFlagStateUntilTimeout+0x56>
 8007978:	69fb      	ldr	r3, [r7, #28]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d13d      	bne.n	80079fa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	685a      	ldr	r2, [r3, #4]
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800798c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	685b      	ldr	r3, [r3, #4]
 8007992:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007996:	d111      	bne.n	80079bc <SPI_WaitFlagStateUntilTimeout+0x94>
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	689b      	ldr	r3, [r3, #8]
 800799c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80079a0:	d004      	beq.n	80079ac <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	689b      	ldr	r3, [r3, #8]
 80079a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079aa:	d107      	bne.n	80079bc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	681a      	ldr	r2, [r3, #0]
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80079ba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80079c4:	d10f      	bne.n	80079e6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	681a      	ldr	r2, [r3, #0]
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80079d4:	601a      	str	r2, [r3, #0]
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	681a      	ldr	r2, [r3, #0]
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80079e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	2201      	movs	r2, #1
 80079ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	2200      	movs	r2, #0
 80079f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80079f6:	2303      	movs	r3, #3
 80079f8:	e017      	b.n	8007a2a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80079fa:	697b      	ldr	r3, [r7, #20]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d101      	bne.n	8007a04 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007a00:	2300      	movs	r3, #0
 8007a02:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007a04:	697b      	ldr	r3, [r7, #20]
 8007a06:	3b01      	subs	r3, #1
 8007a08:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	689a      	ldr	r2, [r3, #8]
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	4013      	ands	r3, r2
 8007a14:	68ba      	ldr	r2, [r7, #8]
 8007a16:	429a      	cmp	r2, r3
 8007a18:	bf0c      	ite	eq
 8007a1a:	2301      	moveq	r3, #1
 8007a1c:	2300      	movne	r3, #0
 8007a1e:	b2db      	uxtb	r3, r3
 8007a20:	461a      	mov	r2, r3
 8007a22:	79fb      	ldrb	r3, [r7, #7]
 8007a24:	429a      	cmp	r2, r3
 8007a26:	d19b      	bne.n	8007960 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007a28:	2300      	movs	r3, #0
}
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	3720      	adds	r7, #32
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	bd80      	pop	{r7, pc}
 8007a32:	bf00      	nop
 8007a34:	2000059c 	.word	0x2000059c

08007a38 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b088      	sub	sp, #32
 8007a3c:	af02      	add	r7, sp, #8
 8007a3e:	60f8      	str	r0, [r7, #12]
 8007a40:	60b9      	str	r1, [r7, #8]
 8007a42:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007a44:	4b1b      	ldr	r3, [pc, #108]	; (8007ab4 <SPI_EndRxTxTransaction+0x7c>)
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	4a1b      	ldr	r2, [pc, #108]	; (8007ab8 <SPI_EndRxTxTransaction+0x80>)
 8007a4a:	fba2 2303 	umull	r2, r3, r2, r3
 8007a4e:	0d5b      	lsrs	r3, r3, #21
 8007a50:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007a54:	fb02 f303 	mul.w	r3, r2, r3
 8007a58:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	685b      	ldr	r3, [r3, #4]
 8007a5e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007a62:	d112      	bne.n	8007a8a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	9300      	str	r3, [sp, #0]
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	2180      	movs	r1, #128	; 0x80
 8007a6e:	68f8      	ldr	r0, [r7, #12]
 8007a70:	f7ff ff5a 	bl	8007928 <SPI_WaitFlagStateUntilTimeout>
 8007a74:	4603      	mov	r3, r0
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d016      	beq.n	8007aa8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a7e:	f043 0220 	orr.w	r2, r3, #32
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007a86:	2303      	movs	r3, #3
 8007a88:	e00f      	b.n	8007aaa <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007a8a:	697b      	ldr	r3, [r7, #20]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d00a      	beq.n	8007aa6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007a90:	697b      	ldr	r3, [r7, #20]
 8007a92:	3b01      	subs	r3, #1
 8007a94:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	689b      	ldr	r3, [r3, #8]
 8007a9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007aa0:	2b80      	cmp	r3, #128	; 0x80
 8007aa2:	d0f2      	beq.n	8007a8a <SPI_EndRxTxTransaction+0x52>
 8007aa4:	e000      	b.n	8007aa8 <SPI_EndRxTxTransaction+0x70>
        break;
 8007aa6:	bf00      	nop
  }

  return HAL_OK;
 8007aa8:	2300      	movs	r3, #0
}
 8007aaa:	4618      	mov	r0, r3
 8007aac:	3718      	adds	r7, #24
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	bd80      	pop	{r7, pc}
 8007ab2:	bf00      	nop
 8007ab4:	2000059c 	.word	0x2000059c
 8007ab8:	165e9f81 	.word	0x165e9f81

08007abc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	b082      	sub	sp, #8
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d101      	bne.n	8007ace <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007aca:	2301      	movs	r3, #1
 8007acc:	e041      	b.n	8007b52 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ad4:	b2db      	uxtb	r3, r3
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d106      	bne.n	8007ae8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2200      	movs	r2, #0
 8007ade:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007ae2:	6878      	ldr	r0, [r7, #4]
 8007ae4:	f7fc f824 	bl	8003b30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2202      	movs	r2, #2
 8007aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681a      	ldr	r2, [r3, #0]
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	3304      	adds	r3, #4
 8007af8:	4619      	mov	r1, r3
 8007afa:	4610      	mov	r0, r2
 8007afc:	f000 fd3a 	bl	8008574 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2201      	movs	r2, #1
 8007b04:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2201      	movs	r2, #1
 8007b0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2201      	movs	r2, #1
 8007b14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2201      	movs	r2, #1
 8007b1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2201      	movs	r2, #1
 8007b24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2201      	movs	r2, #1
 8007b2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2201      	movs	r2, #1
 8007b34:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2201      	movs	r2, #1
 8007b3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2201      	movs	r2, #1
 8007b44:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2201      	movs	r2, #1
 8007b4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007b50:	2300      	movs	r3, #0
}
 8007b52:	4618      	mov	r0, r3
 8007b54:	3708      	adds	r7, #8
 8007b56:	46bd      	mov	sp, r7
 8007b58:	bd80      	pop	{r7, pc}
	...

08007b5c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b085      	sub	sp, #20
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b6a:	b2db      	uxtb	r3, r3
 8007b6c:	2b01      	cmp	r3, #1
 8007b6e:	d001      	beq.n	8007b74 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007b70:	2301      	movs	r3, #1
 8007b72:	e03c      	b.n	8007bee <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2202      	movs	r2, #2
 8007b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	4a1e      	ldr	r2, [pc, #120]	; (8007bfc <HAL_TIM_Base_Start+0xa0>)
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d018      	beq.n	8007bb8 <HAL_TIM_Base_Start+0x5c>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b8e:	d013      	beq.n	8007bb8 <HAL_TIM_Base_Start+0x5c>
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	4a1a      	ldr	r2, [pc, #104]	; (8007c00 <HAL_TIM_Base_Start+0xa4>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d00e      	beq.n	8007bb8 <HAL_TIM_Base_Start+0x5c>
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	4a19      	ldr	r2, [pc, #100]	; (8007c04 <HAL_TIM_Base_Start+0xa8>)
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d009      	beq.n	8007bb8 <HAL_TIM_Base_Start+0x5c>
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	4a17      	ldr	r2, [pc, #92]	; (8007c08 <HAL_TIM_Base_Start+0xac>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d004      	beq.n	8007bb8 <HAL_TIM_Base_Start+0x5c>
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	4a16      	ldr	r2, [pc, #88]	; (8007c0c <HAL_TIM_Base_Start+0xb0>)
 8007bb4:	4293      	cmp	r3, r2
 8007bb6:	d111      	bne.n	8007bdc <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	689b      	ldr	r3, [r3, #8]
 8007bbe:	f003 0307 	and.w	r3, r3, #7
 8007bc2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	2b06      	cmp	r3, #6
 8007bc8:	d010      	beq.n	8007bec <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	681a      	ldr	r2, [r3, #0]
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f042 0201 	orr.w	r2, r2, #1
 8007bd8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bda:	e007      	b.n	8007bec <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	681a      	ldr	r2, [r3, #0]
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	f042 0201 	orr.w	r2, r2, #1
 8007bea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007bec:	2300      	movs	r3, #0
}
 8007bee:	4618      	mov	r0, r3
 8007bf0:	3714      	adds	r7, #20
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf8:	4770      	bx	lr
 8007bfa:	bf00      	nop
 8007bfc:	40010000 	.word	0x40010000
 8007c00:	40000400 	.word	0x40000400
 8007c04:	40000800 	.word	0x40000800
 8007c08:	40000c00 	.word	0x40000c00
 8007c0c:	40014000 	.word	0x40014000

08007c10 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8007c10:	b480      	push	{r7}
 8007c12:	b083      	sub	sp, #12
 8007c14:	af00      	add	r7, sp, #0
 8007c16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	6a1a      	ldr	r2, [r3, #32]
 8007c1e:	f241 1311 	movw	r3, #4369	; 0x1111
 8007c22:	4013      	ands	r3, r2
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d10f      	bne.n	8007c48 <HAL_TIM_Base_Stop+0x38>
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	6a1a      	ldr	r2, [r3, #32]
 8007c2e:	f240 4344 	movw	r3, #1092	; 0x444
 8007c32:	4013      	ands	r3, r2
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d107      	bne.n	8007c48 <HAL_TIM_Base_Stop+0x38>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	681a      	ldr	r2, [r3, #0]
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f022 0201 	bic.w	r2, r2, #1
 8007c46:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2201      	movs	r2, #1
 8007c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8007c50:	2300      	movs	r3, #0
}
 8007c52:	4618      	mov	r0, r3
 8007c54:	370c      	adds	r7, #12
 8007c56:	46bd      	mov	sp, r7
 8007c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5c:	4770      	bx	lr
	...

08007c60 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007c60:	b480      	push	{r7}
 8007c62:	b085      	sub	sp, #20
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c6e:	b2db      	uxtb	r3, r3
 8007c70:	2b01      	cmp	r3, #1
 8007c72:	d001      	beq.n	8007c78 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007c74:	2301      	movs	r3, #1
 8007c76:	e044      	b.n	8007d02 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2202      	movs	r2, #2
 8007c7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	68da      	ldr	r2, [r3, #12]
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f042 0201 	orr.w	r2, r2, #1
 8007c8e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	4a1e      	ldr	r2, [pc, #120]	; (8007d10 <HAL_TIM_Base_Start_IT+0xb0>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d018      	beq.n	8007ccc <HAL_TIM_Base_Start_IT+0x6c>
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ca2:	d013      	beq.n	8007ccc <HAL_TIM_Base_Start_IT+0x6c>
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	4a1a      	ldr	r2, [pc, #104]	; (8007d14 <HAL_TIM_Base_Start_IT+0xb4>)
 8007caa:	4293      	cmp	r3, r2
 8007cac:	d00e      	beq.n	8007ccc <HAL_TIM_Base_Start_IT+0x6c>
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	4a19      	ldr	r2, [pc, #100]	; (8007d18 <HAL_TIM_Base_Start_IT+0xb8>)
 8007cb4:	4293      	cmp	r3, r2
 8007cb6:	d009      	beq.n	8007ccc <HAL_TIM_Base_Start_IT+0x6c>
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	4a17      	ldr	r2, [pc, #92]	; (8007d1c <HAL_TIM_Base_Start_IT+0xbc>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d004      	beq.n	8007ccc <HAL_TIM_Base_Start_IT+0x6c>
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	4a16      	ldr	r2, [pc, #88]	; (8007d20 <HAL_TIM_Base_Start_IT+0xc0>)
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	d111      	bne.n	8007cf0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	689b      	ldr	r3, [r3, #8]
 8007cd2:	f003 0307 	and.w	r3, r3, #7
 8007cd6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	2b06      	cmp	r3, #6
 8007cdc:	d010      	beq.n	8007d00 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	681a      	ldr	r2, [r3, #0]
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	f042 0201 	orr.w	r2, r2, #1
 8007cec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cee:	e007      	b.n	8007d00 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	681a      	ldr	r2, [r3, #0]
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f042 0201 	orr.w	r2, r2, #1
 8007cfe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007d00:	2300      	movs	r3, #0
}
 8007d02:	4618      	mov	r0, r3
 8007d04:	3714      	adds	r7, #20
 8007d06:	46bd      	mov	sp, r7
 8007d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0c:	4770      	bx	lr
 8007d0e:	bf00      	nop
 8007d10:	40010000 	.word	0x40010000
 8007d14:	40000400 	.word	0x40000400
 8007d18:	40000800 	.word	0x40000800
 8007d1c:	40000c00 	.word	0x40000c00
 8007d20:	40014000 	.word	0x40014000

08007d24 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b082      	sub	sp, #8
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d101      	bne.n	8007d36 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007d32:	2301      	movs	r3, #1
 8007d34:	e041      	b.n	8007dba <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d3c:	b2db      	uxtb	r3, r3
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d106      	bne.n	8007d50 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2200      	movs	r2, #0
 8007d46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007d4a:	6878      	ldr	r0, [r7, #4]
 8007d4c:	f000 f839 	bl	8007dc2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2202      	movs	r2, #2
 8007d54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681a      	ldr	r2, [r3, #0]
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	3304      	adds	r3, #4
 8007d60:	4619      	mov	r1, r3
 8007d62:	4610      	mov	r0, r2
 8007d64:	f000 fc06 	bl	8008574 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2201      	movs	r2, #1
 8007d6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2201      	movs	r2, #1
 8007d74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2201      	movs	r2, #1
 8007d7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2201      	movs	r2, #1
 8007d84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2201      	movs	r2, #1
 8007d8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2201      	movs	r2, #1
 8007d94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2201      	movs	r2, #1
 8007da4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	2201      	movs	r2, #1
 8007dac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2201      	movs	r2, #1
 8007db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007db8:	2300      	movs	r3, #0
}
 8007dba:	4618      	mov	r0, r3
 8007dbc:	3708      	adds	r7, #8
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	bd80      	pop	{r7, pc}

08007dc2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007dc2:	b480      	push	{r7}
 8007dc4:	b083      	sub	sp, #12
 8007dc6:	af00      	add	r7, sp, #0
 8007dc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007dca:	bf00      	nop
 8007dcc:	370c      	adds	r7, #12
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd4:	4770      	bx	lr
	...

08007dd8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007dd8:	b580      	push	{r7, lr}
 8007dda:	b084      	sub	sp, #16
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
 8007de0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007de2:	683b      	ldr	r3, [r7, #0]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d109      	bne.n	8007dfc <HAL_TIM_PWM_Start+0x24>
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007dee:	b2db      	uxtb	r3, r3
 8007df0:	2b01      	cmp	r3, #1
 8007df2:	bf14      	ite	ne
 8007df4:	2301      	movne	r3, #1
 8007df6:	2300      	moveq	r3, #0
 8007df8:	b2db      	uxtb	r3, r3
 8007dfa:	e022      	b.n	8007e42 <HAL_TIM_PWM_Start+0x6a>
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	2b04      	cmp	r3, #4
 8007e00:	d109      	bne.n	8007e16 <HAL_TIM_PWM_Start+0x3e>
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007e08:	b2db      	uxtb	r3, r3
 8007e0a:	2b01      	cmp	r3, #1
 8007e0c:	bf14      	ite	ne
 8007e0e:	2301      	movne	r3, #1
 8007e10:	2300      	moveq	r3, #0
 8007e12:	b2db      	uxtb	r3, r3
 8007e14:	e015      	b.n	8007e42 <HAL_TIM_PWM_Start+0x6a>
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	2b08      	cmp	r3, #8
 8007e1a:	d109      	bne.n	8007e30 <HAL_TIM_PWM_Start+0x58>
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007e22:	b2db      	uxtb	r3, r3
 8007e24:	2b01      	cmp	r3, #1
 8007e26:	bf14      	ite	ne
 8007e28:	2301      	movne	r3, #1
 8007e2a:	2300      	moveq	r3, #0
 8007e2c:	b2db      	uxtb	r3, r3
 8007e2e:	e008      	b.n	8007e42 <HAL_TIM_PWM_Start+0x6a>
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007e36:	b2db      	uxtb	r3, r3
 8007e38:	2b01      	cmp	r3, #1
 8007e3a:	bf14      	ite	ne
 8007e3c:	2301      	movne	r3, #1
 8007e3e:	2300      	moveq	r3, #0
 8007e40:	b2db      	uxtb	r3, r3
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d001      	beq.n	8007e4a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007e46:	2301      	movs	r3, #1
 8007e48:	e068      	b.n	8007f1c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d104      	bne.n	8007e5a <HAL_TIM_PWM_Start+0x82>
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2202      	movs	r2, #2
 8007e54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007e58:	e013      	b.n	8007e82 <HAL_TIM_PWM_Start+0xaa>
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	2b04      	cmp	r3, #4
 8007e5e:	d104      	bne.n	8007e6a <HAL_TIM_PWM_Start+0x92>
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2202      	movs	r2, #2
 8007e64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007e68:	e00b      	b.n	8007e82 <HAL_TIM_PWM_Start+0xaa>
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	2b08      	cmp	r3, #8
 8007e6e:	d104      	bne.n	8007e7a <HAL_TIM_PWM_Start+0xa2>
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2202      	movs	r2, #2
 8007e74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007e78:	e003      	b.n	8007e82 <HAL_TIM_PWM_Start+0xaa>
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2202      	movs	r2, #2
 8007e7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	2201      	movs	r2, #1
 8007e88:	6839      	ldr	r1, [r7, #0]
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	f000 fe18 	bl	8008ac0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	4a23      	ldr	r2, [pc, #140]	; (8007f24 <HAL_TIM_PWM_Start+0x14c>)
 8007e96:	4293      	cmp	r3, r2
 8007e98:	d107      	bne.n	8007eaa <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007ea8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	4a1d      	ldr	r2, [pc, #116]	; (8007f24 <HAL_TIM_PWM_Start+0x14c>)
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	d018      	beq.n	8007ee6 <HAL_TIM_PWM_Start+0x10e>
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ebc:	d013      	beq.n	8007ee6 <HAL_TIM_PWM_Start+0x10e>
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	4a19      	ldr	r2, [pc, #100]	; (8007f28 <HAL_TIM_PWM_Start+0x150>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d00e      	beq.n	8007ee6 <HAL_TIM_PWM_Start+0x10e>
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	4a17      	ldr	r2, [pc, #92]	; (8007f2c <HAL_TIM_PWM_Start+0x154>)
 8007ece:	4293      	cmp	r3, r2
 8007ed0:	d009      	beq.n	8007ee6 <HAL_TIM_PWM_Start+0x10e>
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	4a16      	ldr	r2, [pc, #88]	; (8007f30 <HAL_TIM_PWM_Start+0x158>)
 8007ed8:	4293      	cmp	r3, r2
 8007eda:	d004      	beq.n	8007ee6 <HAL_TIM_PWM_Start+0x10e>
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	4a14      	ldr	r2, [pc, #80]	; (8007f34 <HAL_TIM_PWM_Start+0x15c>)
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d111      	bne.n	8007f0a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	689b      	ldr	r3, [r3, #8]
 8007eec:	f003 0307 	and.w	r3, r3, #7
 8007ef0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	2b06      	cmp	r3, #6
 8007ef6:	d010      	beq.n	8007f1a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	681a      	ldr	r2, [r3, #0]
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	f042 0201 	orr.w	r2, r2, #1
 8007f06:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f08:	e007      	b.n	8007f1a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	681a      	ldr	r2, [r3, #0]
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f042 0201 	orr.w	r2, r2, #1
 8007f18:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007f1a:	2300      	movs	r3, #0
}
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	3710      	adds	r7, #16
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bd80      	pop	{r7, pc}
 8007f24:	40010000 	.word	0x40010000
 8007f28:	40000400 	.word	0x40000400
 8007f2c:	40000800 	.word	0x40000800
 8007f30:	40000c00 	.word	0x40000c00
 8007f34:	40014000 	.word	0x40014000

08007f38 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b082      	sub	sp, #8
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
 8007f40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	2200      	movs	r2, #0
 8007f48:	6839      	ldr	r1, [r7, #0]
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	f000 fdb8 	bl	8008ac0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	4a29      	ldr	r2, [pc, #164]	; (8007ffc <HAL_TIM_PWM_Stop+0xc4>)
 8007f56:	4293      	cmp	r3, r2
 8007f58:	d117      	bne.n	8007f8a <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	6a1a      	ldr	r2, [r3, #32]
 8007f60:	f241 1311 	movw	r3, #4369	; 0x1111
 8007f64:	4013      	ands	r3, r2
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d10f      	bne.n	8007f8a <HAL_TIM_PWM_Stop+0x52>
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	6a1a      	ldr	r2, [r3, #32]
 8007f70:	f240 4344 	movw	r3, #1092	; 0x444
 8007f74:	4013      	ands	r3, r2
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d107      	bne.n	8007f8a <HAL_TIM_PWM_Stop+0x52>
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007f88:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	6a1a      	ldr	r2, [r3, #32]
 8007f90:	f241 1311 	movw	r3, #4369	; 0x1111
 8007f94:	4013      	ands	r3, r2
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d10f      	bne.n	8007fba <HAL_TIM_PWM_Stop+0x82>
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	6a1a      	ldr	r2, [r3, #32]
 8007fa0:	f240 4344 	movw	r3, #1092	; 0x444
 8007fa4:	4013      	ands	r3, r2
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d107      	bne.n	8007fba <HAL_TIM_PWM_Stop+0x82>
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	681a      	ldr	r2, [r3, #0]
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f022 0201 	bic.w	r2, r2, #1
 8007fb8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d104      	bne.n	8007fca <HAL_TIM_PWM_Stop+0x92>
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2201      	movs	r2, #1
 8007fc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007fc8:	e013      	b.n	8007ff2 <HAL_TIM_PWM_Stop+0xba>
 8007fca:	683b      	ldr	r3, [r7, #0]
 8007fcc:	2b04      	cmp	r3, #4
 8007fce:	d104      	bne.n	8007fda <HAL_TIM_PWM_Stop+0xa2>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2201      	movs	r2, #1
 8007fd4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007fd8:	e00b      	b.n	8007ff2 <HAL_TIM_PWM_Stop+0xba>
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	2b08      	cmp	r3, #8
 8007fde:	d104      	bne.n	8007fea <HAL_TIM_PWM_Stop+0xb2>
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2201      	movs	r2, #1
 8007fe4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007fe8:	e003      	b.n	8007ff2 <HAL_TIM_PWM_Stop+0xba>
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	2201      	movs	r2, #1
 8007fee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8007ff2:	2300      	movs	r3, #0
}
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	3708      	adds	r7, #8
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	bd80      	pop	{r7, pc}
 8007ffc:	40010000 	.word	0x40010000

08008000 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008000:	b580      	push	{r7, lr}
 8008002:	b082      	sub	sp, #8
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	691b      	ldr	r3, [r3, #16]
 800800e:	f003 0302 	and.w	r3, r3, #2
 8008012:	2b02      	cmp	r3, #2
 8008014:	d122      	bne.n	800805c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	68db      	ldr	r3, [r3, #12]
 800801c:	f003 0302 	and.w	r3, r3, #2
 8008020:	2b02      	cmp	r3, #2
 8008022:	d11b      	bne.n	800805c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f06f 0202 	mvn.w	r2, #2
 800802c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2201      	movs	r2, #1
 8008032:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	699b      	ldr	r3, [r3, #24]
 800803a:	f003 0303 	and.w	r3, r3, #3
 800803e:	2b00      	cmp	r3, #0
 8008040:	d003      	beq.n	800804a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008042:	6878      	ldr	r0, [r7, #4]
 8008044:	f000 fa77 	bl	8008536 <HAL_TIM_IC_CaptureCallback>
 8008048:	e005      	b.n	8008056 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800804a:	6878      	ldr	r0, [r7, #4]
 800804c:	f000 fa69 	bl	8008522 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008050:	6878      	ldr	r0, [r7, #4]
 8008052:	f000 fa7a 	bl	800854a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2200      	movs	r2, #0
 800805a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	691b      	ldr	r3, [r3, #16]
 8008062:	f003 0304 	and.w	r3, r3, #4
 8008066:	2b04      	cmp	r3, #4
 8008068:	d122      	bne.n	80080b0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	68db      	ldr	r3, [r3, #12]
 8008070:	f003 0304 	and.w	r3, r3, #4
 8008074:	2b04      	cmp	r3, #4
 8008076:	d11b      	bne.n	80080b0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f06f 0204 	mvn.w	r2, #4
 8008080:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	2202      	movs	r2, #2
 8008086:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	699b      	ldr	r3, [r3, #24]
 800808e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008092:	2b00      	cmp	r3, #0
 8008094:	d003      	beq.n	800809e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008096:	6878      	ldr	r0, [r7, #4]
 8008098:	f000 fa4d 	bl	8008536 <HAL_TIM_IC_CaptureCallback>
 800809c:	e005      	b.n	80080aa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800809e:	6878      	ldr	r0, [r7, #4]
 80080a0:	f000 fa3f 	bl	8008522 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f000 fa50 	bl	800854a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2200      	movs	r2, #0
 80080ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	691b      	ldr	r3, [r3, #16]
 80080b6:	f003 0308 	and.w	r3, r3, #8
 80080ba:	2b08      	cmp	r3, #8
 80080bc:	d122      	bne.n	8008104 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	68db      	ldr	r3, [r3, #12]
 80080c4:	f003 0308 	and.w	r3, r3, #8
 80080c8:	2b08      	cmp	r3, #8
 80080ca:	d11b      	bne.n	8008104 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f06f 0208 	mvn.w	r2, #8
 80080d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2204      	movs	r2, #4
 80080da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	69db      	ldr	r3, [r3, #28]
 80080e2:	f003 0303 	and.w	r3, r3, #3
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d003      	beq.n	80080f2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80080ea:	6878      	ldr	r0, [r7, #4]
 80080ec:	f000 fa23 	bl	8008536 <HAL_TIM_IC_CaptureCallback>
 80080f0:	e005      	b.n	80080fe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80080f2:	6878      	ldr	r0, [r7, #4]
 80080f4:	f000 fa15 	bl	8008522 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080f8:	6878      	ldr	r0, [r7, #4]
 80080fa:	f000 fa26 	bl	800854a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	2200      	movs	r2, #0
 8008102:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	691b      	ldr	r3, [r3, #16]
 800810a:	f003 0310 	and.w	r3, r3, #16
 800810e:	2b10      	cmp	r3, #16
 8008110:	d122      	bne.n	8008158 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	68db      	ldr	r3, [r3, #12]
 8008118:	f003 0310 	and.w	r3, r3, #16
 800811c:	2b10      	cmp	r3, #16
 800811e:	d11b      	bne.n	8008158 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	f06f 0210 	mvn.w	r2, #16
 8008128:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	2208      	movs	r2, #8
 800812e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	69db      	ldr	r3, [r3, #28]
 8008136:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800813a:	2b00      	cmp	r3, #0
 800813c:	d003      	beq.n	8008146 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800813e:	6878      	ldr	r0, [r7, #4]
 8008140:	f000 f9f9 	bl	8008536 <HAL_TIM_IC_CaptureCallback>
 8008144:	e005      	b.n	8008152 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008146:	6878      	ldr	r0, [r7, #4]
 8008148:	f000 f9eb 	bl	8008522 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800814c:	6878      	ldr	r0, [r7, #4]
 800814e:	f000 f9fc 	bl	800854a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	2200      	movs	r2, #0
 8008156:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	691b      	ldr	r3, [r3, #16]
 800815e:	f003 0301 	and.w	r3, r3, #1
 8008162:	2b01      	cmp	r3, #1
 8008164:	d10e      	bne.n	8008184 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	68db      	ldr	r3, [r3, #12]
 800816c:	f003 0301 	and.w	r3, r3, #1
 8008170:	2b01      	cmp	r3, #1
 8008172:	d107      	bne.n	8008184 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	f06f 0201 	mvn.w	r2, #1
 800817c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800817e:	6878      	ldr	r0, [r7, #4]
 8008180:	f7fb f8a4 	bl	80032cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	691b      	ldr	r3, [r3, #16]
 800818a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800818e:	2b80      	cmp	r3, #128	; 0x80
 8008190:	d10e      	bne.n	80081b0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	68db      	ldr	r3, [r3, #12]
 8008198:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800819c:	2b80      	cmp	r3, #128	; 0x80
 800819e:	d107      	bne.n	80081b0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80081a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80081aa:	6878      	ldr	r0, [r7, #4]
 80081ac:	f000 fd26 	bl	8008bfc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	691b      	ldr	r3, [r3, #16]
 80081b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081ba:	2b40      	cmp	r3, #64	; 0x40
 80081bc:	d10e      	bne.n	80081dc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	68db      	ldr	r3, [r3, #12]
 80081c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081c8:	2b40      	cmp	r3, #64	; 0x40
 80081ca:	d107      	bne.n	80081dc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80081d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80081d6:	6878      	ldr	r0, [r7, #4]
 80081d8:	f000 f9c1 	bl	800855e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	691b      	ldr	r3, [r3, #16]
 80081e2:	f003 0320 	and.w	r3, r3, #32
 80081e6:	2b20      	cmp	r3, #32
 80081e8:	d10e      	bne.n	8008208 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	68db      	ldr	r3, [r3, #12]
 80081f0:	f003 0320 	and.w	r3, r3, #32
 80081f4:	2b20      	cmp	r3, #32
 80081f6:	d107      	bne.n	8008208 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f06f 0220 	mvn.w	r2, #32
 8008200:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	f000 fcf0 	bl	8008be8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008208:	bf00      	nop
 800820a:	3708      	adds	r7, #8
 800820c:	46bd      	mov	sp, r7
 800820e:	bd80      	pop	{r7, pc}

08008210 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b086      	sub	sp, #24
 8008214:	af00      	add	r7, sp, #0
 8008216:	60f8      	str	r0, [r7, #12]
 8008218:	60b9      	str	r1, [r7, #8]
 800821a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800821c:	2300      	movs	r3, #0
 800821e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008226:	2b01      	cmp	r3, #1
 8008228:	d101      	bne.n	800822e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800822a:	2302      	movs	r3, #2
 800822c:	e0ae      	b.n	800838c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	2201      	movs	r2, #1
 8008232:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2b0c      	cmp	r3, #12
 800823a:	f200 809f 	bhi.w	800837c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800823e:	a201      	add	r2, pc, #4	; (adr r2, 8008244 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008244:	08008279 	.word	0x08008279
 8008248:	0800837d 	.word	0x0800837d
 800824c:	0800837d 	.word	0x0800837d
 8008250:	0800837d 	.word	0x0800837d
 8008254:	080082b9 	.word	0x080082b9
 8008258:	0800837d 	.word	0x0800837d
 800825c:	0800837d 	.word	0x0800837d
 8008260:	0800837d 	.word	0x0800837d
 8008264:	080082fb 	.word	0x080082fb
 8008268:	0800837d 	.word	0x0800837d
 800826c:	0800837d 	.word	0x0800837d
 8008270:	0800837d 	.word	0x0800837d
 8008274:	0800833b 	.word	0x0800833b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	68b9      	ldr	r1, [r7, #8]
 800827e:	4618      	mov	r0, r3
 8008280:	f000 f9f8 	bl	8008674 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	699a      	ldr	r2, [r3, #24]
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	f042 0208 	orr.w	r2, r2, #8
 8008292:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	699a      	ldr	r2, [r3, #24]
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f022 0204 	bic.w	r2, r2, #4
 80082a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	6999      	ldr	r1, [r3, #24]
 80082aa:	68bb      	ldr	r3, [r7, #8]
 80082ac:	691a      	ldr	r2, [r3, #16]
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	430a      	orrs	r2, r1
 80082b4:	619a      	str	r2, [r3, #24]
      break;
 80082b6:	e064      	b.n	8008382 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	68b9      	ldr	r1, [r7, #8]
 80082be:	4618      	mov	r0, r3
 80082c0:	f000 fa3e 	bl	8008740 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	699a      	ldr	r2, [r3, #24]
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80082d2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	699a      	ldr	r2, [r3, #24]
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80082e2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	6999      	ldr	r1, [r3, #24]
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	691b      	ldr	r3, [r3, #16]
 80082ee:	021a      	lsls	r2, r3, #8
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	430a      	orrs	r2, r1
 80082f6:	619a      	str	r2, [r3, #24]
      break;
 80082f8:	e043      	b.n	8008382 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	68b9      	ldr	r1, [r7, #8]
 8008300:	4618      	mov	r0, r3
 8008302:	f000 fa89 	bl	8008818 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	69da      	ldr	r2, [r3, #28]
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f042 0208 	orr.w	r2, r2, #8
 8008314:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	69da      	ldr	r2, [r3, #28]
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f022 0204 	bic.w	r2, r2, #4
 8008324:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	69d9      	ldr	r1, [r3, #28]
 800832c:	68bb      	ldr	r3, [r7, #8]
 800832e:	691a      	ldr	r2, [r3, #16]
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	430a      	orrs	r2, r1
 8008336:	61da      	str	r2, [r3, #28]
      break;
 8008338:	e023      	b.n	8008382 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	68b9      	ldr	r1, [r7, #8]
 8008340:	4618      	mov	r0, r3
 8008342:	f000 fad3 	bl	80088ec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	69da      	ldr	r2, [r3, #28]
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008354:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	69da      	ldr	r2, [r3, #28]
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008364:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	69d9      	ldr	r1, [r3, #28]
 800836c:	68bb      	ldr	r3, [r7, #8]
 800836e:	691b      	ldr	r3, [r3, #16]
 8008370:	021a      	lsls	r2, r3, #8
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	430a      	orrs	r2, r1
 8008378:	61da      	str	r2, [r3, #28]
      break;
 800837a:	e002      	b.n	8008382 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800837c:	2301      	movs	r3, #1
 800837e:	75fb      	strb	r3, [r7, #23]
      break;
 8008380:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	2200      	movs	r2, #0
 8008386:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800838a:	7dfb      	ldrb	r3, [r7, #23]
}
 800838c:	4618      	mov	r0, r3
 800838e:	3718      	adds	r7, #24
 8008390:	46bd      	mov	sp, r7
 8008392:	bd80      	pop	{r7, pc}

08008394 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b084      	sub	sp, #16
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
 800839c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800839e:	2300      	movs	r3, #0
 80083a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80083a8:	2b01      	cmp	r3, #1
 80083aa:	d101      	bne.n	80083b0 <HAL_TIM_ConfigClockSource+0x1c>
 80083ac:	2302      	movs	r3, #2
 80083ae:	e0b4      	b.n	800851a <HAL_TIM_ConfigClockSource+0x186>
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2201      	movs	r2, #1
 80083b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2202      	movs	r2, #2
 80083bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	689b      	ldr	r3, [r3, #8]
 80083c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80083ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80083d0:	68bb      	ldr	r3, [r7, #8]
 80083d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80083d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	68ba      	ldr	r2, [r7, #8]
 80083de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80083e0:	683b      	ldr	r3, [r7, #0]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80083e8:	d03e      	beq.n	8008468 <HAL_TIM_ConfigClockSource+0xd4>
 80083ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80083ee:	f200 8087 	bhi.w	8008500 <HAL_TIM_ConfigClockSource+0x16c>
 80083f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083f6:	f000 8086 	beq.w	8008506 <HAL_TIM_ConfigClockSource+0x172>
 80083fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083fe:	d87f      	bhi.n	8008500 <HAL_TIM_ConfigClockSource+0x16c>
 8008400:	2b70      	cmp	r3, #112	; 0x70
 8008402:	d01a      	beq.n	800843a <HAL_TIM_ConfigClockSource+0xa6>
 8008404:	2b70      	cmp	r3, #112	; 0x70
 8008406:	d87b      	bhi.n	8008500 <HAL_TIM_ConfigClockSource+0x16c>
 8008408:	2b60      	cmp	r3, #96	; 0x60
 800840a:	d050      	beq.n	80084ae <HAL_TIM_ConfigClockSource+0x11a>
 800840c:	2b60      	cmp	r3, #96	; 0x60
 800840e:	d877      	bhi.n	8008500 <HAL_TIM_ConfigClockSource+0x16c>
 8008410:	2b50      	cmp	r3, #80	; 0x50
 8008412:	d03c      	beq.n	800848e <HAL_TIM_ConfigClockSource+0xfa>
 8008414:	2b50      	cmp	r3, #80	; 0x50
 8008416:	d873      	bhi.n	8008500 <HAL_TIM_ConfigClockSource+0x16c>
 8008418:	2b40      	cmp	r3, #64	; 0x40
 800841a:	d058      	beq.n	80084ce <HAL_TIM_ConfigClockSource+0x13a>
 800841c:	2b40      	cmp	r3, #64	; 0x40
 800841e:	d86f      	bhi.n	8008500 <HAL_TIM_ConfigClockSource+0x16c>
 8008420:	2b30      	cmp	r3, #48	; 0x30
 8008422:	d064      	beq.n	80084ee <HAL_TIM_ConfigClockSource+0x15a>
 8008424:	2b30      	cmp	r3, #48	; 0x30
 8008426:	d86b      	bhi.n	8008500 <HAL_TIM_ConfigClockSource+0x16c>
 8008428:	2b20      	cmp	r3, #32
 800842a:	d060      	beq.n	80084ee <HAL_TIM_ConfigClockSource+0x15a>
 800842c:	2b20      	cmp	r3, #32
 800842e:	d867      	bhi.n	8008500 <HAL_TIM_ConfigClockSource+0x16c>
 8008430:	2b00      	cmp	r3, #0
 8008432:	d05c      	beq.n	80084ee <HAL_TIM_ConfigClockSource+0x15a>
 8008434:	2b10      	cmp	r3, #16
 8008436:	d05a      	beq.n	80084ee <HAL_TIM_ConfigClockSource+0x15a>
 8008438:	e062      	b.n	8008500 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	6818      	ldr	r0, [r3, #0]
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	6899      	ldr	r1, [r3, #8]
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	685a      	ldr	r2, [r3, #4]
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	68db      	ldr	r3, [r3, #12]
 800844a:	f000 fb19 	bl	8008a80 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	689b      	ldr	r3, [r3, #8]
 8008454:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008456:	68bb      	ldr	r3, [r7, #8]
 8008458:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800845c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	68ba      	ldr	r2, [r7, #8]
 8008464:	609a      	str	r2, [r3, #8]
      break;
 8008466:	e04f      	b.n	8008508 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	6818      	ldr	r0, [r3, #0]
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	6899      	ldr	r1, [r3, #8]
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	685a      	ldr	r2, [r3, #4]
 8008474:	683b      	ldr	r3, [r7, #0]
 8008476:	68db      	ldr	r3, [r3, #12]
 8008478:	f000 fb02 	bl	8008a80 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	689a      	ldr	r2, [r3, #8]
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800848a:	609a      	str	r2, [r3, #8]
      break;
 800848c:	e03c      	b.n	8008508 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6818      	ldr	r0, [r3, #0]
 8008492:	683b      	ldr	r3, [r7, #0]
 8008494:	6859      	ldr	r1, [r3, #4]
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	68db      	ldr	r3, [r3, #12]
 800849a:	461a      	mov	r2, r3
 800849c:	f000 fa76 	bl	800898c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	2150      	movs	r1, #80	; 0x50
 80084a6:	4618      	mov	r0, r3
 80084a8:	f000 facf 	bl	8008a4a <TIM_ITRx_SetConfig>
      break;
 80084ac:	e02c      	b.n	8008508 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6818      	ldr	r0, [r3, #0]
 80084b2:	683b      	ldr	r3, [r7, #0]
 80084b4:	6859      	ldr	r1, [r3, #4]
 80084b6:	683b      	ldr	r3, [r7, #0]
 80084b8:	68db      	ldr	r3, [r3, #12]
 80084ba:	461a      	mov	r2, r3
 80084bc:	f000 fa95 	bl	80089ea <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	2160      	movs	r1, #96	; 0x60
 80084c6:	4618      	mov	r0, r3
 80084c8:	f000 fabf 	bl	8008a4a <TIM_ITRx_SetConfig>
      break;
 80084cc:	e01c      	b.n	8008508 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6818      	ldr	r0, [r3, #0]
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	6859      	ldr	r1, [r3, #4]
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	68db      	ldr	r3, [r3, #12]
 80084da:	461a      	mov	r2, r3
 80084dc:	f000 fa56 	bl	800898c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	2140      	movs	r1, #64	; 0x40
 80084e6:	4618      	mov	r0, r3
 80084e8:	f000 faaf 	bl	8008a4a <TIM_ITRx_SetConfig>
      break;
 80084ec:	e00c      	b.n	8008508 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681a      	ldr	r2, [r3, #0]
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	4619      	mov	r1, r3
 80084f8:	4610      	mov	r0, r2
 80084fa:	f000 faa6 	bl	8008a4a <TIM_ITRx_SetConfig>
      break;
 80084fe:	e003      	b.n	8008508 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008500:	2301      	movs	r3, #1
 8008502:	73fb      	strb	r3, [r7, #15]
      break;
 8008504:	e000      	b.n	8008508 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008506:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2201      	movs	r2, #1
 800850c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	2200      	movs	r2, #0
 8008514:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008518:	7bfb      	ldrb	r3, [r7, #15]
}
 800851a:	4618      	mov	r0, r3
 800851c:	3710      	adds	r7, #16
 800851e:	46bd      	mov	sp, r7
 8008520:	bd80      	pop	{r7, pc}

08008522 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008522:	b480      	push	{r7}
 8008524:	b083      	sub	sp, #12
 8008526:	af00      	add	r7, sp, #0
 8008528:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800852a:	bf00      	nop
 800852c:	370c      	adds	r7, #12
 800852e:	46bd      	mov	sp, r7
 8008530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008534:	4770      	bx	lr

08008536 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008536:	b480      	push	{r7}
 8008538:	b083      	sub	sp, #12
 800853a:	af00      	add	r7, sp, #0
 800853c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800853e:	bf00      	nop
 8008540:	370c      	adds	r7, #12
 8008542:	46bd      	mov	sp, r7
 8008544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008548:	4770      	bx	lr

0800854a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800854a:	b480      	push	{r7}
 800854c:	b083      	sub	sp, #12
 800854e:	af00      	add	r7, sp, #0
 8008550:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008552:	bf00      	nop
 8008554:	370c      	adds	r7, #12
 8008556:	46bd      	mov	sp, r7
 8008558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855c:	4770      	bx	lr

0800855e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800855e:	b480      	push	{r7}
 8008560:	b083      	sub	sp, #12
 8008562:	af00      	add	r7, sp, #0
 8008564:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008566:	bf00      	nop
 8008568:	370c      	adds	r7, #12
 800856a:	46bd      	mov	sp, r7
 800856c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008570:	4770      	bx	lr
	...

08008574 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008574:	b480      	push	{r7}
 8008576:	b085      	sub	sp, #20
 8008578:	af00      	add	r7, sp, #0
 800857a:	6078      	str	r0, [r7, #4]
 800857c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	4a34      	ldr	r2, [pc, #208]	; (8008658 <TIM_Base_SetConfig+0xe4>)
 8008588:	4293      	cmp	r3, r2
 800858a:	d00f      	beq.n	80085ac <TIM_Base_SetConfig+0x38>
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008592:	d00b      	beq.n	80085ac <TIM_Base_SetConfig+0x38>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	4a31      	ldr	r2, [pc, #196]	; (800865c <TIM_Base_SetConfig+0xe8>)
 8008598:	4293      	cmp	r3, r2
 800859a:	d007      	beq.n	80085ac <TIM_Base_SetConfig+0x38>
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	4a30      	ldr	r2, [pc, #192]	; (8008660 <TIM_Base_SetConfig+0xec>)
 80085a0:	4293      	cmp	r3, r2
 80085a2:	d003      	beq.n	80085ac <TIM_Base_SetConfig+0x38>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	4a2f      	ldr	r2, [pc, #188]	; (8008664 <TIM_Base_SetConfig+0xf0>)
 80085a8:	4293      	cmp	r3, r2
 80085aa:	d108      	bne.n	80085be <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	685b      	ldr	r3, [r3, #4]
 80085b8:	68fa      	ldr	r2, [r7, #12]
 80085ba:	4313      	orrs	r3, r2
 80085bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	4a25      	ldr	r2, [pc, #148]	; (8008658 <TIM_Base_SetConfig+0xe4>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d01b      	beq.n	80085fe <TIM_Base_SetConfig+0x8a>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085cc:	d017      	beq.n	80085fe <TIM_Base_SetConfig+0x8a>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	4a22      	ldr	r2, [pc, #136]	; (800865c <TIM_Base_SetConfig+0xe8>)
 80085d2:	4293      	cmp	r3, r2
 80085d4:	d013      	beq.n	80085fe <TIM_Base_SetConfig+0x8a>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	4a21      	ldr	r2, [pc, #132]	; (8008660 <TIM_Base_SetConfig+0xec>)
 80085da:	4293      	cmp	r3, r2
 80085dc:	d00f      	beq.n	80085fe <TIM_Base_SetConfig+0x8a>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	4a20      	ldr	r2, [pc, #128]	; (8008664 <TIM_Base_SetConfig+0xf0>)
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d00b      	beq.n	80085fe <TIM_Base_SetConfig+0x8a>
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	4a1f      	ldr	r2, [pc, #124]	; (8008668 <TIM_Base_SetConfig+0xf4>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d007      	beq.n	80085fe <TIM_Base_SetConfig+0x8a>
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	4a1e      	ldr	r2, [pc, #120]	; (800866c <TIM_Base_SetConfig+0xf8>)
 80085f2:	4293      	cmp	r3, r2
 80085f4:	d003      	beq.n	80085fe <TIM_Base_SetConfig+0x8a>
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	4a1d      	ldr	r2, [pc, #116]	; (8008670 <TIM_Base_SetConfig+0xfc>)
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d108      	bne.n	8008610 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008604:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	68db      	ldr	r3, [r3, #12]
 800860a:	68fa      	ldr	r2, [r7, #12]
 800860c:	4313      	orrs	r3, r2
 800860e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	695b      	ldr	r3, [r3, #20]
 800861a:	4313      	orrs	r3, r2
 800861c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	68fa      	ldr	r2, [r7, #12]
 8008622:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	689a      	ldr	r2, [r3, #8]
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	681a      	ldr	r2, [r3, #0]
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	4a08      	ldr	r2, [pc, #32]	; (8008658 <TIM_Base_SetConfig+0xe4>)
 8008638:	4293      	cmp	r3, r2
 800863a:	d103      	bne.n	8008644 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	691a      	ldr	r2, [r3, #16]
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2201      	movs	r2, #1
 8008648:	615a      	str	r2, [r3, #20]
}
 800864a:	bf00      	nop
 800864c:	3714      	adds	r7, #20
 800864e:	46bd      	mov	sp, r7
 8008650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008654:	4770      	bx	lr
 8008656:	bf00      	nop
 8008658:	40010000 	.word	0x40010000
 800865c:	40000400 	.word	0x40000400
 8008660:	40000800 	.word	0x40000800
 8008664:	40000c00 	.word	0x40000c00
 8008668:	40014000 	.word	0x40014000
 800866c:	40014400 	.word	0x40014400
 8008670:	40014800 	.word	0x40014800

08008674 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008674:	b480      	push	{r7}
 8008676:	b087      	sub	sp, #28
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
 800867c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	6a1b      	ldr	r3, [r3, #32]
 8008682:	f023 0201 	bic.w	r2, r3, #1
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6a1b      	ldr	r3, [r3, #32]
 800868e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	685b      	ldr	r3, [r3, #4]
 8008694:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	699b      	ldr	r3, [r3, #24]
 800869a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	f023 0303 	bic.w	r3, r3, #3
 80086aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	68fa      	ldr	r2, [r7, #12]
 80086b2:	4313      	orrs	r3, r2
 80086b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80086b6:	697b      	ldr	r3, [r7, #20]
 80086b8:	f023 0302 	bic.w	r3, r3, #2
 80086bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80086be:	683b      	ldr	r3, [r7, #0]
 80086c0:	689b      	ldr	r3, [r3, #8]
 80086c2:	697a      	ldr	r2, [r7, #20]
 80086c4:	4313      	orrs	r3, r2
 80086c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	4a1c      	ldr	r2, [pc, #112]	; (800873c <TIM_OC1_SetConfig+0xc8>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d10c      	bne.n	80086ea <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80086d0:	697b      	ldr	r3, [r7, #20]
 80086d2:	f023 0308 	bic.w	r3, r3, #8
 80086d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80086d8:	683b      	ldr	r3, [r7, #0]
 80086da:	68db      	ldr	r3, [r3, #12]
 80086dc:	697a      	ldr	r2, [r7, #20]
 80086de:	4313      	orrs	r3, r2
 80086e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80086e2:	697b      	ldr	r3, [r7, #20]
 80086e4:	f023 0304 	bic.w	r3, r3, #4
 80086e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	4a13      	ldr	r2, [pc, #76]	; (800873c <TIM_OC1_SetConfig+0xc8>)
 80086ee:	4293      	cmp	r3, r2
 80086f0:	d111      	bne.n	8008716 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80086f2:	693b      	ldr	r3, [r7, #16]
 80086f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80086f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80086fa:	693b      	ldr	r3, [r7, #16]
 80086fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008700:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008702:	683b      	ldr	r3, [r7, #0]
 8008704:	695b      	ldr	r3, [r3, #20]
 8008706:	693a      	ldr	r2, [r7, #16]
 8008708:	4313      	orrs	r3, r2
 800870a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	699b      	ldr	r3, [r3, #24]
 8008710:	693a      	ldr	r2, [r7, #16]
 8008712:	4313      	orrs	r3, r2
 8008714:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	693a      	ldr	r2, [r7, #16]
 800871a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	68fa      	ldr	r2, [r7, #12]
 8008720:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008722:	683b      	ldr	r3, [r7, #0]
 8008724:	685a      	ldr	r2, [r3, #4]
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	697a      	ldr	r2, [r7, #20]
 800872e:	621a      	str	r2, [r3, #32]
}
 8008730:	bf00      	nop
 8008732:	371c      	adds	r7, #28
 8008734:	46bd      	mov	sp, r7
 8008736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873a:	4770      	bx	lr
 800873c:	40010000 	.word	0x40010000

08008740 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008740:	b480      	push	{r7}
 8008742:	b087      	sub	sp, #28
 8008744:	af00      	add	r7, sp, #0
 8008746:	6078      	str	r0, [r7, #4]
 8008748:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6a1b      	ldr	r3, [r3, #32]
 800874e:	f023 0210 	bic.w	r2, r3, #16
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6a1b      	ldr	r3, [r3, #32]
 800875a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	685b      	ldr	r3, [r3, #4]
 8008760:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	699b      	ldr	r3, [r3, #24]
 8008766:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800876e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008776:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	021b      	lsls	r3, r3, #8
 800877e:	68fa      	ldr	r2, [r7, #12]
 8008780:	4313      	orrs	r3, r2
 8008782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008784:	697b      	ldr	r3, [r7, #20]
 8008786:	f023 0320 	bic.w	r3, r3, #32
 800878a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	689b      	ldr	r3, [r3, #8]
 8008790:	011b      	lsls	r3, r3, #4
 8008792:	697a      	ldr	r2, [r7, #20]
 8008794:	4313      	orrs	r3, r2
 8008796:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	4a1e      	ldr	r2, [pc, #120]	; (8008814 <TIM_OC2_SetConfig+0xd4>)
 800879c:	4293      	cmp	r3, r2
 800879e:	d10d      	bne.n	80087bc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80087a0:	697b      	ldr	r3, [r7, #20]
 80087a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80087a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	68db      	ldr	r3, [r3, #12]
 80087ac:	011b      	lsls	r3, r3, #4
 80087ae:	697a      	ldr	r2, [r7, #20]
 80087b0:	4313      	orrs	r3, r2
 80087b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80087b4:	697b      	ldr	r3, [r7, #20]
 80087b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80087ba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	4a15      	ldr	r2, [pc, #84]	; (8008814 <TIM_OC2_SetConfig+0xd4>)
 80087c0:	4293      	cmp	r3, r2
 80087c2:	d113      	bne.n	80087ec <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80087c4:	693b      	ldr	r3, [r7, #16]
 80087c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80087ca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80087cc:	693b      	ldr	r3, [r7, #16]
 80087ce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80087d2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	695b      	ldr	r3, [r3, #20]
 80087d8:	009b      	lsls	r3, r3, #2
 80087da:	693a      	ldr	r2, [r7, #16]
 80087dc:	4313      	orrs	r3, r2
 80087de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	699b      	ldr	r3, [r3, #24]
 80087e4:	009b      	lsls	r3, r3, #2
 80087e6:	693a      	ldr	r2, [r7, #16]
 80087e8:	4313      	orrs	r3, r2
 80087ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	693a      	ldr	r2, [r7, #16]
 80087f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	68fa      	ldr	r2, [r7, #12]
 80087f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	685a      	ldr	r2, [r3, #4]
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	697a      	ldr	r2, [r7, #20]
 8008804:	621a      	str	r2, [r3, #32]
}
 8008806:	bf00      	nop
 8008808:	371c      	adds	r7, #28
 800880a:	46bd      	mov	sp, r7
 800880c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008810:	4770      	bx	lr
 8008812:	bf00      	nop
 8008814:	40010000 	.word	0x40010000

08008818 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008818:	b480      	push	{r7}
 800881a:	b087      	sub	sp, #28
 800881c:	af00      	add	r7, sp, #0
 800881e:	6078      	str	r0, [r7, #4]
 8008820:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6a1b      	ldr	r3, [r3, #32]
 8008826:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6a1b      	ldr	r3, [r3, #32]
 8008832:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	685b      	ldr	r3, [r3, #4]
 8008838:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	69db      	ldr	r3, [r3, #28]
 800883e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008846:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	f023 0303 	bic.w	r3, r3, #3
 800884e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	68fa      	ldr	r2, [r7, #12]
 8008856:	4313      	orrs	r3, r2
 8008858:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800885a:	697b      	ldr	r3, [r7, #20]
 800885c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008860:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	689b      	ldr	r3, [r3, #8]
 8008866:	021b      	lsls	r3, r3, #8
 8008868:	697a      	ldr	r2, [r7, #20]
 800886a:	4313      	orrs	r3, r2
 800886c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	4a1d      	ldr	r2, [pc, #116]	; (80088e8 <TIM_OC3_SetConfig+0xd0>)
 8008872:	4293      	cmp	r3, r2
 8008874:	d10d      	bne.n	8008892 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008876:	697b      	ldr	r3, [r7, #20]
 8008878:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800887c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	68db      	ldr	r3, [r3, #12]
 8008882:	021b      	lsls	r3, r3, #8
 8008884:	697a      	ldr	r2, [r7, #20]
 8008886:	4313      	orrs	r3, r2
 8008888:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800888a:	697b      	ldr	r3, [r7, #20]
 800888c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008890:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	4a14      	ldr	r2, [pc, #80]	; (80088e8 <TIM_OC3_SetConfig+0xd0>)
 8008896:	4293      	cmp	r3, r2
 8008898:	d113      	bne.n	80088c2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800889a:	693b      	ldr	r3, [r7, #16]
 800889c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80088a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80088a2:	693b      	ldr	r3, [r7, #16]
 80088a4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80088a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	695b      	ldr	r3, [r3, #20]
 80088ae:	011b      	lsls	r3, r3, #4
 80088b0:	693a      	ldr	r2, [r7, #16]
 80088b2:	4313      	orrs	r3, r2
 80088b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80088b6:	683b      	ldr	r3, [r7, #0]
 80088b8:	699b      	ldr	r3, [r3, #24]
 80088ba:	011b      	lsls	r3, r3, #4
 80088bc:	693a      	ldr	r2, [r7, #16]
 80088be:	4313      	orrs	r3, r2
 80088c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	693a      	ldr	r2, [r7, #16]
 80088c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	68fa      	ldr	r2, [r7, #12]
 80088cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80088ce:	683b      	ldr	r3, [r7, #0]
 80088d0:	685a      	ldr	r2, [r3, #4]
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	697a      	ldr	r2, [r7, #20]
 80088da:	621a      	str	r2, [r3, #32]
}
 80088dc:	bf00      	nop
 80088de:	371c      	adds	r7, #28
 80088e0:	46bd      	mov	sp, r7
 80088e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e6:	4770      	bx	lr
 80088e8:	40010000 	.word	0x40010000

080088ec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80088ec:	b480      	push	{r7}
 80088ee:	b087      	sub	sp, #28
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
 80088f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	6a1b      	ldr	r3, [r3, #32]
 80088fa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	6a1b      	ldr	r3, [r3, #32]
 8008906:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	685b      	ldr	r3, [r3, #4]
 800890c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	69db      	ldr	r3, [r3, #28]
 8008912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800891a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008922:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	021b      	lsls	r3, r3, #8
 800892a:	68fa      	ldr	r2, [r7, #12]
 800892c:	4313      	orrs	r3, r2
 800892e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008930:	693b      	ldr	r3, [r7, #16]
 8008932:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008936:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	689b      	ldr	r3, [r3, #8]
 800893c:	031b      	lsls	r3, r3, #12
 800893e:	693a      	ldr	r2, [r7, #16]
 8008940:	4313      	orrs	r3, r2
 8008942:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	4a10      	ldr	r2, [pc, #64]	; (8008988 <TIM_OC4_SetConfig+0x9c>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d109      	bne.n	8008960 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800894c:	697b      	ldr	r3, [r7, #20]
 800894e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008952:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	695b      	ldr	r3, [r3, #20]
 8008958:	019b      	lsls	r3, r3, #6
 800895a:	697a      	ldr	r2, [r7, #20]
 800895c:	4313      	orrs	r3, r2
 800895e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	697a      	ldr	r2, [r7, #20]
 8008964:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	68fa      	ldr	r2, [r7, #12]
 800896a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	685a      	ldr	r2, [r3, #4]
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	693a      	ldr	r2, [r7, #16]
 8008978:	621a      	str	r2, [r3, #32]
}
 800897a:	bf00      	nop
 800897c:	371c      	adds	r7, #28
 800897e:	46bd      	mov	sp, r7
 8008980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008984:	4770      	bx	lr
 8008986:	bf00      	nop
 8008988:	40010000 	.word	0x40010000

0800898c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800898c:	b480      	push	{r7}
 800898e:	b087      	sub	sp, #28
 8008990:	af00      	add	r7, sp, #0
 8008992:	60f8      	str	r0, [r7, #12]
 8008994:	60b9      	str	r1, [r7, #8]
 8008996:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	6a1b      	ldr	r3, [r3, #32]
 800899c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	6a1b      	ldr	r3, [r3, #32]
 80089a2:	f023 0201 	bic.w	r2, r3, #1
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	699b      	ldr	r3, [r3, #24]
 80089ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80089b0:	693b      	ldr	r3, [r7, #16]
 80089b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80089b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	011b      	lsls	r3, r3, #4
 80089bc:	693a      	ldr	r2, [r7, #16]
 80089be:	4313      	orrs	r3, r2
 80089c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80089c2:	697b      	ldr	r3, [r7, #20]
 80089c4:	f023 030a 	bic.w	r3, r3, #10
 80089c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80089ca:	697a      	ldr	r2, [r7, #20]
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	4313      	orrs	r3, r2
 80089d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	693a      	ldr	r2, [r7, #16]
 80089d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	697a      	ldr	r2, [r7, #20]
 80089dc:	621a      	str	r2, [r3, #32]
}
 80089de:	bf00      	nop
 80089e0:	371c      	adds	r7, #28
 80089e2:	46bd      	mov	sp, r7
 80089e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e8:	4770      	bx	lr

080089ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80089ea:	b480      	push	{r7}
 80089ec:	b087      	sub	sp, #28
 80089ee:	af00      	add	r7, sp, #0
 80089f0:	60f8      	str	r0, [r7, #12]
 80089f2:	60b9      	str	r1, [r7, #8]
 80089f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	6a1b      	ldr	r3, [r3, #32]
 80089fa:	f023 0210 	bic.w	r2, r3, #16
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	699b      	ldr	r3, [r3, #24]
 8008a06:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	6a1b      	ldr	r3, [r3, #32]
 8008a0c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008a14:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	031b      	lsls	r3, r3, #12
 8008a1a:	697a      	ldr	r2, [r7, #20]
 8008a1c:	4313      	orrs	r3, r2
 8008a1e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008a20:	693b      	ldr	r3, [r7, #16]
 8008a22:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008a26:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008a28:	68bb      	ldr	r3, [r7, #8]
 8008a2a:	011b      	lsls	r3, r3, #4
 8008a2c:	693a      	ldr	r2, [r7, #16]
 8008a2e:	4313      	orrs	r3, r2
 8008a30:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	697a      	ldr	r2, [r7, #20]
 8008a36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	693a      	ldr	r2, [r7, #16]
 8008a3c:	621a      	str	r2, [r3, #32]
}
 8008a3e:	bf00      	nop
 8008a40:	371c      	adds	r7, #28
 8008a42:	46bd      	mov	sp, r7
 8008a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a48:	4770      	bx	lr

08008a4a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008a4a:	b480      	push	{r7}
 8008a4c:	b085      	sub	sp, #20
 8008a4e:	af00      	add	r7, sp, #0
 8008a50:	6078      	str	r0, [r7, #4]
 8008a52:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	689b      	ldr	r3, [r3, #8]
 8008a58:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a60:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008a62:	683a      	ldr	r2, [r7, #0]
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	4313      	orrs	r3, r2
 8008a68:	f043 0307 	orr.w	r3, r3, #7
 8008a6c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	68fa      	ldr	r2, [r7, #12]
 8008a72:	609a      	str	r2, [r3, #8]
}
 8008a74:	bf00      	nop
 8008a76:	3714      	adds	r7, #20
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7e:	4770      	bx	lr

08008a80 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008a80:	b480      	push	{r7}
 8008a82:	b087      	sub	sp, #28
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	60f8      	str	r0, [r7, #12]
 8008a88:	60b9      	str	r1, [r7, #8]
 8008a8a:	607a      	str	r2, [r7, #4]
 8008a8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	689b      	ldr	r3, [r3, #8]
 8008a92:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008a94:	697b      	ldr	r3, [r7, #20]
 8008a96:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008a9a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008a9c:	683b      	ldr	r3, [r7, #0]
 8008a9e:	021a      	lsls	r2, r3, #8
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	431a      	orrs	r2, r3
 8008aa4:	68bb      	ldr	r3, [r7, #8]
 8008aa6:	4313      	orrs	r3, r2
 8008aa8:	697a      	ldr	r2, [r7, #20]
 8008aaa:	4313      	orrs	r3, r2
 8008aac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	697a      	ldr	r2, [r7, #20]
 8008ab2:	609a      	str	r2, [r3, #8]
}
 8008ab4:	bf00      	nop
 8008ab6:	371c      	adds	r7, #28
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abe:	4770      	bx	lr

08008ac0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008ac0:	b480      	push	{r7}
 8008ac2:	b087      	sub	sp, #28
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	60f8      	str	r0, [r7, #12]
 8008ac8:	60b9      	str	r1, [r7, #8]
 8008aca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008acc:	68bb      	ldr	r3, [r7, #8]
 8008ace:	f003 031f 	and.w	r3, r3, #31
 8008ad2:	2201      	movs	r2, #1
 8008ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8008ad8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	6a1a      	ldr	r2, [r3, #32]
 8008ade:	697b      	ldr	r3, [r7, #20]
 8008ae0:	43db      	mvns	r3, r3
 8008ae2:	401a      	ands	r2, r3
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	6a1a      	ldr	r2, [r3, #32]
 8008aec:	68bb      	ldr	r3, [r7, #8]
 8008aee:	f003 031f 	and.w	r3, r3, #31
 8008af2:	6879      	ldr	r1, [r7, #4]
 8008af4:	fa01 f303 	lsl.w	r3, r1, r3
 8008af8:	431a      	orrs	r2, r3
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	621a      	str	r2, [r3, #32]
}
 8008afe:	bf00      	nop
 8008b00:	371c      	adds	r7, #28
 8008b02:	46bd      	mov	sp, r7
 8008b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b08:	4770      	bx	lr
	...

08008b0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b085      	sub	sp, #20
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
 8008b14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008b1c:	2b01      	cmp	r3, #1
 8008b1e:	d101      	bne.n	8008b24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008b20:	2302      	movs	r3, #2
 8008b22:	e050      	b.n	8008bc6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2201      	movs	r2, #1
 8008b28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2202      	movs	r2, #2
 8008b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	685b      	ldr	r3, [r3, #4]
 8008b3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	689b      	ldr	r3, [r3, #8]
 8008b42:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b4a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	68fa      	ldr	r2, [r7, #12]
 8008b52:	4313      	orrs	r3, r2
 8008b54:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	68fa      	ldr	r2, [r7, #12]
 8008b5c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	4a1c      	ldr	r2, [pc, #112]	; (8008bd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d018      	beq.n	8008b9a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b70:	d013      	beq.n	8008b9a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	4a18      	ldr	r2, [pc, #96]	; (8008bd8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008b78:	4293      	cmp	r3, r2
 8008b7a:	d00e      	beq.n	8008b9a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	4a16      	ldr	r2, [pc, #88]	; (8008bdc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008b82:	4293      	cmp	r3, r2
 8008b84:	d009      	beq.n	8008b9a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	4a15      	ldr	r2, [pc, #84]	; (8008be0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008b8c:	4293      	cmp	r3, r2
 8008b8e:	d004      	beq.n	8008b9a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	4a13      	ldr	r2, [pc, #76]	; (8008be4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008b96:	4293      	cmp	r3, r2
 8008b98:	d10c      	bne.n	8008bb4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008b9a:	68bb      	ldr	r3, [r7, #8]
 8008b9c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008ba0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	685b      	ldr	r3, [r3, #4]
 8008ba6:	68ba      	ldr	r2, [r7, #8]
 8008ba8:	4313      	orrs	r3, r2
 8008baa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	68ba      	ldr	r2, [r7, #8]
 8008bb2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	2201      	movs	r2, #1
 8008bb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008bc4:	2300      	movs	r3, #0
}
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	3714      	adds	r7, #20
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd0:	4770      	bx	lr
 8008bd2:	bf00      	nop
 8008bd4:	40010000 	.word	0x40010000
 8008bd8:	40000400 	.word	0x40000400
 8008bdc:	40000800 	.word	0x40000800
 8008be0:	40000c00 	.word	0x40000c00
 8008be4:	40014000 	.word	0x40014000

08008be8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008be8:	b480      	push	{r7}
 8008bea:	b083      	sub	sp, #12
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008bf0:	bf00      	nop
 8008bf2:	370c      	adds	r7, #12
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfa:	4770      	bx	lr

08008bfc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008bfc:	b480      	push	{r7}
 8008bfe:	b083      	sub	sp, #12
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008c04:	bf00      	nop
 8008c06:	370c      	adds	r7, #12
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0e:	4770      	bx	lr

08008c10 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008c10:	b084      	sub	sp, #16
 8008c12:	b580      	push	{r7, lr}
 8008c14:	b084      	sub	sp, #16
 8008c16:	af00      	add	r7, sp, #0
 8008c18:	6078      	str	r0, [r7, #4]
 8008c1a:	f107 001c 	add.w	r0, r7, #28
 8008c1e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c24:	2b01      	cmp	r3, #1
 8008c26:	d122      	bne.n	8008c6e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c2c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	68db      	ldr	r3, [r3, #12]
 8008c38:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008c3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c40:	687a      	ldr	r2, [r7, #4]
 8008c42:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	68db      	ldr	r3, [r3, #12]
 8008c48:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008c50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c52:	2b01      	cmp	r3, #1
 8008c54:	d105      	bne.n	8008c62 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	68db      	ldr	r3, [r3, #12]
 8008c5a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008c62:	6878      	ldr	r0, [r7, #4]
 8008c64:	f001 fbee 	bl	800a444 <USB_CoreReset>
 8008c68:	4603      	mov	r3, r0
 8008c6a:	73fb      	strb	r3, [r7, #15]
 8008c6c:	e01a      	b.n	8008ca4 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	68db      	ldr	r3, [r3, #12]
 8008c72:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	f001 fbe2 	bl	800a444 <USB_CoreReset>
 8008c80:	4603      	mov	r3, r0
 8008c82:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008c84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d106      	bne.n	8008c98 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c8e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	639a      	str	r2, [r3, #56]	; 0x38
 8008c96:	e005      	b.n	8008ca4 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c9c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008ca4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ca6:	2b01      	cmp	r3, #1
 8008ca8:	d10b      	bne.n	8008cc2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	689b      	ldr	r3, [r3, #8]
 8008cae:	f043 0206 	orr.w	r2, r3, #6
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	689b      	ldr	r3, [r3, #8]
 8008cba:	f043 0220 	orr.w	r2, r3, #32
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008cc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	3710      	adds	r7, #16
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008cce:	b004      	add	sp, #16
 8008cd0:	4770      	bx	lr
	...

08008cd4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008cd4:	b480      	push	{r7}
 8008cd6:	b087      	sub	sp, #28
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	60f8      	str	r0, [r7, #12]
 8008cdc:	60b9      	str	r1, [r7, #8]
 8008cde:	4613      	mov	r3, r2
 8008ce0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008ce2:	79fb      	ldrb	r3, [r7, #7]
 8008ce4:	2b02      	cmp	r3, #2
 8008ce6:	d165      	bne.n	8008db4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008ce8:	68bb      	ldr	r3, [r7, #8]
 8008cea:	4a41      	ldr	r2, [pc, #260]	; (8008df0 <USB_SetTurnaroundTime+0x11c>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d906      	bls.n	8008cfe <USB_SetTurnaroundTime+0x2a>
 8008cf0:	68bb      	ldr	r3, [r7, #8]
 8008cf2:	4a40      	ldr	r2, [pc, #256]	; (8008df4 <USB_SetTurnaroundTime+0x120>)
 8008cf4:	4293      	cmp	r3, r2
 8008cf6:	d202      	bcs.n	8008cfe <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008cf8:	230f      	movs	r3, #15
 8008cfa:	617b      	str	r3, [r7, #20]
 8008cfc:	e062      	b.n	8008dc4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8008cfe:	68bb      	ldr	r3, [r7, #8]
 8008d00:	4a3c      	ldr	r2, [pc, #240]	; (8008df4 <USB_SetTurnaroundTime+0x120>)
 8008d02:	4293      	cmp	r3, r2
 8008d04:	d306      	bcc.n	8008d14 <USB_SetTurnaroundTime+0x40>
 8008d06:	68bb      	ldr	r3, [r7, #8]
 8008d08:	4a3b      	ldr	r2, [pc, #236]	; (8008df8 <USB_SetTurnaroundTime+0x124>)
 8008d0a:	4293      	cmp	r3, r2
 8008d0c:	d202      	bcs.n	8008d14 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8008d0e:	230e      	movs	r3, #14
 8008d10:	617b      	str	r3, [r7, #20]
 8008d12:	e057      	b.n	8008dc4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008d14:	68bb      	ldr	r3, [r7, #8]
 8008d16:	4a38      	ldr	r2, [pc, #224]	; (8008df8 <USB_SetTurnaroundTime+0x124>)
 8008d18:	4293      	cmp	r3, r2
 8008d1a:	d306      	bcc.n	8008d2a <USB_SetTurnaroundTime+0x56>
 8008d1c:	68bb      	ldr	r3, [r7, #8]
 8008d1e:	4a37      	ldr	r2, [pc, #220]	; (8008dfc <USB_SetTurnaroundTime+0x128>)
 8008d20:	4293      	cmp	r3, r2
 8008d22:	d202      	bcs.n	8008d2a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008d24:	230d      	movs	r3, #13
 8008d26:	617b      	str	r3, [r7, #20]
 8008d28:	e04c      	b.n	8008dc4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008d2a:	68bb      	ldr	r3, [r7, #8]
 8008d2c:	4a33      	ldr	r2, [pc, #204]	; (8008dfc <USB_SetTurnaroundTime+0x128>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d306      	bcc.n	8008d40 <USB_SetTurnaroundTime+0x6c>
 8008d32:	68bb      	ldr	r3, [r7, #8]
 8008d34:	4a32      	ldr	r2, [pc, #200]	; (8008e00 <USB_SetTurnaroundTime+0x12c>)
 8008d36:	4293      	cmp	r3, r2
 8008d38:	d802      	bhi.n	8008d40 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008d3a:	230c      	movs	r3, #12
 8008d3c:	617b      	str	r3, [r7, #20]
 8008d3e:	e041      	b.n	8008dc4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	4a2f      	ldr	r2, [pc, #188]	; (8008e00 <USB_SetTurnaroundTime+0x12c>)
 8008d44:	4293      	cmp	r3, r2
 8008d46:	d906      	bls.n	8008d56 <USB_SetTurnaroundTime+0x82>
 8008d48:	68bb      	ldr	r3, [r7, #8]
 8008d4a:	4a2e      	ldr	r2, [pc, #184]	; (8008e04 <USB_SetTurnaroundTime+0x130>)
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d802      	bhi.n	8008d56 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008d50:	230b      	movs	r3, #11
 8008d52:	617b      	str	r3, [r7, #20]
 8008d54:	e036      	b.n	8008dc4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008d56:	68bb      	ldr	r3, [r7, #8]
 8008d58:	4a2a      	ldr	r2, [pc, #168]	; (8008e04 <USB_SetTurnaroundTime+0x130>)
 8008d5a:	4293      	cmp	r3, r2
 8008d5c:	d906      	bls.n	8008d6c <USB_SetTurnaroundTime+0x98>
 8008d5e:	68bb      	ldr	r3, [r7, #8]
 8008d60:	4a29      	ldr	r2, [pc, #164]	; (8008e08 <USB_SetTurnaroundTime+0x134>)
 8008d62:	4293      	cmp	r3, r2
 8008d64:	d802      	bhi.n	8008d6c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008d66:	230a      	movs	r3, #10
 8008d68:	617b      	str	r3, [r7, #20]
 8008d6a:	e02b      	b.n	8008dc4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008d6c:	68bb      	ldr	r3, [r7, #8]
 8008d6e:	4a26      	ldr	r2, [pc, #152]	; (8008e08 <USB_SetTurnaroundTime+0x134>)
 8008d70:	4293      	cmp	r3, r2
 8008d72:	d906      	bls.n	8008d82 <USB_SetTurnaroundTime+0xae>
 8008d74:	68bb      	ldr	r3, [r7, #8]
 8008d76:	4a25      	ldr	r2, [pc, #148]	; (8008e0c <USB_SetTurnaroundTime+0x138>)
 8008d78:	4293      	cmp	r3, r2
 8008d7a:	d202      	bcs.n	8008d82 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008d7c:	2309      	movs	r3, #9
 8008d7e:	617b      	str	r3, [r7, #20]
 8008d80:	e020      	b.n	8008dc4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008d82:	68bb      	ldr	r3, [r7, #8]
 8008d84:	4a21      	ldr	r2, [pc, #132]	; (8008e0c <USB_SetTurnaroundTime+0x138>)
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d306      	bcc.n	8008d98 <USB_SetTurnaroundTime+0xc4>
 8008d8a:	68bb      	ldr	r3, [r7, #8]
 8008d8c:	4a20      	ldr	r2, [pc, #128]	; (8008e10 <USB_SetTurnaroundTime+0x13c>)
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d802      	bhi.n	8008d98 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008d92:	2308      	movs	r3, #8
 8008d94:	617b      	str	r3, [r7, #20]
 8008d96:	e015      	b.n	8008dc4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008d98:	68bb      	ldr	r3, [r7, #8]
 8008d9a:	4a1d      	ldr	r2, [pc, #116]	; (8008e10 <USB_SetTurnaroundTime+0x13c>)
 8008d9c:	4293      	cmp	r3, r2
 8008d9e:	d906      	bls.n	8008dae <USB_SetTurnaroundTime+0xda>
 8008da0:	68bb      	ldr	r3, [r7, #8]
 8008da2:	4a1c      	ldr	r2, [pc, #112]	; (8008e14 <USB_SetTurnaroundTime+0x140>)
 8008da4:	4293      	cmp	r3, r2
 8008da6:	d202      	bcs.n	8008dae <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008da8:	2307      	movs	r3, #7
 8008daa:	617b      	str	r3, [r7, #20]
 8008dac:	e00a      	b.n	8008dc4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008dae:	2306      	movs	r3, #6
 8008db0:	617b      	str	r3, [r7, #20]
 8008db2:	e007      	b.n	8008dc4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008db4:	79fb      	ldrb	r3, [r7, #7]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d102      	bne.n	8008dc0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008dba:	2309      	movs	r3, #9
 8008dbc:	617b      	str	r3, [r7, #20]
 8008dbe:	e001      	b.n	8008dc4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008dc0:	2309      	movs	r3, #9
 8008dc2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	68db      	ldr	r3, [r3, #12]
 8008dc8:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	68da      	ldr	r2, [r3, #12]
 8008dd4:	697b      	ldr	r3, [r7, #20]
 8008dd6:	029b      	lsls	r3, r3, #10
 8008dd8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8008ddc:	431a      	orrs	r2, r3
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008de2:	2300      	movs	r3, #0
}
 8008de4:	4618      	mov	r0, r3
 8008de6:	371c      	adds	r7, #28
 8008de8:	46bd      	mov	sp, r7
 8008dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dee:	4770      	bx	lr
 8008df0:	00d8acbf 	.word	0x00d8acbf
 8008df4:	00e4e1c0 	.word	0x00e4e1c0
 8008df8:	00f42400 	.word	0x00f42400
 8008dfc:	01067380 	.word	0x01067380
 8008e00:	011a499f 	.word	0x011a499f
 8008e04:	01312cff 	.word	0x01312cff
 8008e08:	014ca43f 	.word	0x014ca43f
 8008e0c:	016e3600 	.word	0x016e3600
 8008e10:	01a6ab1f 	.word	0x01a6ab1f
 8008e14:	01e84800 	.word	0x01e84800

08008e18 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008e18:	b480      	push	{r7}
 8008e1a:	b083      	sub	sp, #12
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	689b      	ldr	r3, [r3, #8]
 8008e24:	f043 0201 	orr.w	r2, r3, #1
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008e2c:	2300      	movs	r3, #0
}
 8008e2e:	4618      	mov	r0, r3
 8008e30:	370c      	adds	r7, #12
 8008e32:	46bd      	mov	sp, r7
 8008e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e38:	4770      	bx	lr

08008e3a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008e3a:	b480      	push	{r7}
 8008e3c:	b083      	sub	sp, #12
 8008e3e:	af00      	add	r7, sp, #0
 8008e40:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	689b      	ldr	r3, [r3, #8]
 8008e46:	f023 0201 	bic.w	r2, r3, #1
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008e4e:	2300      	movs	r3, #0
}
 8008e50:	4618      	mov	r0, r3
 8008e52:	370c      	adds	r7, #12
 8008e54:	46bd      	mov	sp, r7
 8008e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5a:	4770      	bx	lr

08008e5c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b084      	sub	sp, #16
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
 8008e64:	460b      	mov	r3, r1
 8008e66:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008e68:	2300      	movs	r3, #0
 8008e6a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	68db      	ldr	r3, [r3, #12]
 8008e70:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008e78:	78fb      	ldrb	r3, [r7, #3]
 8008e7a:	2b01      	cmp	r3, #1
 8008e7c:	d115      	bne.n	8008eaa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	68db      	ldr	r3, [r3, #12]
 8008e82:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008e8a:	2001      	movs	r0, #1
 8008e8c:	f7fb f820 	bl	8003ed0 <HAL_Delay>
      ms++;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	3301      	adds	r3, #1
 8008e94:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8008e96:	6878      	ldr	r0, [r7, #4]
 8008e98:	f001 fa45 	bl	800a326 <USB_GetMode>
 8008e9c:	4603      	mov	r3, r0
 8008e9e:	2b01      	cmp	r3, #1
 8008ea0:	d01e      	beq.n	8008ee0 <USB_SetCurrentMode+0x84>
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	2b31      	cmp	r3, #49	; 0x31
 8008ea6:	d9f0      	bls.n	8008e8a <USB_SetCurrentMode+0x2e>
 8008ea8:	e01a      	b.n	8008ee0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008eaa:	78fb      	ldrb	r3, [r7, #3]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d115      	bne.n	8008edc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	68db      	ldr	r3, [r3, #12]
 8008eb4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008ebc:	2001      	movs	r0, #1
 8008ebe:	f7fb f807 	bl	8003ed0 <HAL_Delay>
      ms++;
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	3301      	adds	r3, #1
 8008ec6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008ec8:	6878      	ldr	r0, [r7, #4]
 8008eca:	f001 fa2c 	bl	800a326 <USB_GetMode>
 8008ece:	4603      	mov	r3, r0
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d005      	beq.n	8008ee0 <USB_SetCurrentMode+0x84>
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	2b31      	cmp	r3, #49	; 0x31
 8008ed8:	d9f0      	bls.n	8008ebc <USB_SetCurrentMode+0x60>
 8008eda:	e001      	b.n	8008ee0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008edc:	2301      	movs	r3, #1
 8008ede:	e005      	b.n	8008eec <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	2b32      	cmp	r3, #50	; 0x32
 8008ee4:	d101      	bne.n	8008eea <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008ee6:	2301      	movs	r3, #1
 8008ee8:	e000      	b.n	8008eec <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008eea:	2300      	movs	r3, #0
}
 8008eec:	4618      	mov	r0, r3
 8008eee:	3710      	adds	r7, #16
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	bd80      	pop	{r7, pc}

08008ef4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008ef4:	b084      	sub	sp, #16
 8008ef6:	b580      	push	{r7, lr}
 8008ef8:	b086      	sub	sp, #24
 8008efa:	af00      	add	r7, sp, #0
 8008efc:	6078      	str	r0, [r7, #4]
 8008efe:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008f02:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008f06:	2300      	movs	r3, #0
 8008f08:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008f0e:	2300      	movs	r3, #0
 8008f10:	613b      	str	r3, [r7, #16]
 8008f12:	e009      	b.n	8008f28 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008f14:	687a      	ldr	r2, [r7, #4]
 8008f16:	693b      	ldr	r3, [r7, #16]
 8008f18:	3340      	adds	r3, #64	; 0x40
 8008f1a:	009b      	lsls	r3, r3, #2
 8008f1c:	4413      	add	r3, r2
 8008f1e:	2200      	movs	r2, #0
 8008f20:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008f22:	693b      	ldr	r3, [r7, #16]
 8008f24:	3301      	adds	r3, #1
 8008f26:	613b      	str	r3, [r7, #16]
 8008f28:	693b      	ldr	r3, [r7, #16]
 8008f2a:	2b0e      	cmp	r3, #14
 8008f2c:	d9f2      	bls.n	8008f14 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008f2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d11c      	bne.n	8008f6e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f3a:	685b      	ldr	r3, [r3, #4]
 8008f3c:	68fa      	ldr	r2, [r7, #12]
 8008f3e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008f42:	f043 0302 	orr.w	r3, r3, #2
 8008f46:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f4c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f58:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f64:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	639a      	str	r2, [r3, #56]	; 0x38
 8008f6c:	e00b      	b.n	8008f86 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f72:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f7e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008f8c:	461a      	mov	r2, r3
 8008f8e:	2300      	movs	r3, #0
 8008f90:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f98:	4619      	mov	r1, r3
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fa0:	461a      	mov	r2, r3
 8008fa2:	680b      	ldr	r3, [r1, #0]
 8008fa4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008fa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fa8:	2b01      	cmp	r3, #1
 8008faa:	d10c      	bne.n	8008fc6 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008fac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d104      	bne.n	8008fbc <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008fb2:	2100      	movs	r1, #0
 8008fb4:	6878      	ldr	r0, [r7, #4]
 8008fb6:	f000 f965 	bl	8009284 <USB_SetDevSpeed>
 8008fba:	e008      	b.n	8008fce <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008fbc:	2101      	movs	r1, #1
 8008fbe:	6878      	ldr	r0, [r7, #4]
 8008fc0:	f000 f960 	bl	8009284 <USB_SetDevSpeed>
 8008fc4:	e003      	b.n	8008fce <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008fc6:	2103      	movs	r1, #3
 8008fc8:	6878      	ldr	r0, [r7, #4]
 8008fca:	f000 f95b 	bl	8009284 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008fce:	2110      	movs	r1, #16
 8008fd0:	6878      	ldr	r0, [r7, #4]
 8008fd2:	f000 f8f3 	bl	80091bc <USB_FlushTxFifo>
 8008fd6:	4603      	mov	r3, r0
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d001      	beq.n	8008fe0 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8008fdc:	2301      	movs	r3, #1
 8008fde:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008fe0:	6878      	ldr	r0, [r7, #4]
 8008fe2:	f000 f91f 	bl	8009224 <USB_FlushRxFifo>
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d001      	beq.n	8008ff0 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8008fec:	2301      	movs	r3, #1
 8008fee:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ff6:	461a      	mov	r2, r3
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009002:	461a      	mov	r2, r3
 8009004:	2300      	movs	r3, #0
 8009006:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800900e:	461a      	mov	r2, r3
 8009010:	2300      	movs	r3, #0
 8009012:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009014:	2300      	movs	r3, #0
 8009016:	613b      	str	r3, [r7, #16]
 8009018:	e043      	b.n	80090a2 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800901a:	693b      	ldr	r3, [r7, #16]
 800901c:	015a      	lsls	r2, r3, #5
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	4413      	add	r3, r2
 8009022:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800902c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009030:	d118      	bne.n	8009064 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8009032:	693b      	ldr	r3, [r7, #16]
 8009034:	2b00      	cmp	r3, #0
 8009036:	d10a      	bne.n	800904e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009038:	693b      	ldr	r3, [r7, #16]
 800903a:	015a      	lsls	r2, r3, #5
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	4413      	add	r3, r2
 8009040:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009044:	461a      	mov	r2, r3
 8009046:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800904a:	6013      	str	r3, [r2, #0]
 800904c:	e013      	b.n	8009076 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800904e:	693b      	ldr	r3, [r7, #16]
 8009050:	015a      	lsls	r2, r3, #5
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	4413      	add	r3, r2
 8009056:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800905a:	461a      	mov	r2, r3
 800905c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009060:	6013      	str	r3, [r2, #0]
 8009062:	e008      	b.n	8009076 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009064:	693b      	ldr	r3, [r7, #16]
 8009066:	015a      	lsls	r2, r3, #5
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	4413      	add	r3, r2
 800906c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009070:	461a      	mov	r2, r3
 8009072:	2300      	movs	r3, #0
 8009074:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009076:	693b      	ldr	r3, [r7, #16]
 8009078:	015a      	lsls	r2, r3, #5
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	4413      	add	r3, r2
 800907e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009082:	461a      	mov	r2, r3
 8009084:	2300      	movs	r3, #0
 8009086:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009088:	693b      	ldr	r3, [r7, #16]
 800908a:	015a      	lsls	r2, r3, #5
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	4413      	add	r3, r2
 8009090:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009094:	461a      	mov	r2, r3
 8009096:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800909a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800909c:	693b      	ldr	r3, [r7, #16]
 800909e:	3301      	adds	r3, #1
 80090a0:	613b      	str	r3, [r7, #16]
 80090a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090a4:	693a      	ldr	r2, [r7, #16]
 80090a6:	429a      	cmp	r2, r3
 80090a8:	d3b7      	bcc.n	800901a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80090aa:	2300      	movs	r3, #0
 80090ac:	613b      	str	r3, [r7, #16]
 80090ae:	e043      	b.n	8009138 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80090b0:	693b      	ldr	r3, [r7, #16]
 80090b2:	015a      	lsls	r2, r3, #5
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	4413      	add	r3, r2
 80090b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80090c2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80090c6:	d118      	bne.n	80090fa <USB_DevInit+0x206>
    {
      if (i == 0U)
 80090c8:	693b      	ldr	r3, [r7, #16]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d10a      	bne.n	80090e4 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80090ce:	693b      	ldr	r3, [r7, #16]
 80090d0:	015a      	lsls	r2, r3, #5
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	4413      	add	r3, r2
 80090d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090da:	461a      	mov	r2, r3
 80090dc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80090e0:	6013      	str	r3, [r2, #0]
 80090e2:	e013      	b.n	800910c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80090e4:	693b      	ldr	r3, [r7, #16]
 80090e6:	015a      	lsls	r2, r3, #5
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	4413      	add	r3, r2
 80090ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090f0:	461a      	mov	r2, r3
 80090f2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80090f6:	6013      	str	r3, [r2, #0]
 80090f8:	e008      	b.n	800910c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80090fa:	693b      	ldr	r3, [r7, #16]
 80090fc:	015a      	lsls	r2, r3, #5
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	4413      	add	r3, r2
 8009102:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009106:	461a      	mov	r2, r3
 8009108:	2300      	movs	r3, #0
 800910a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800910c:	693b      	ldr	r3, [r7, #16]
 800910e:	015a      	lsls	r2, r3, #5
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	4413      	add	r3, r2
 8009114:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009118:	461a      	mov	r2, r3
 800911a:	2300      	movs	r3, #0
 800911c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800911e:	693b      	ldr	r3, [r7, #16]
 8009120:	015a      	lsls	r2, r3, #5
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	4413      	add	r3, r2
 8009126:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800912a:	461a      	mov	r2, r3
 800912c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009130:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009132:	693b      	ldr	r3, [r7, #16]
 8009134:	3301      	adds	r3, #1
 8009136:	613b      	str	r3, [r7, #16]
 8009138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800913a:	693a      	ldr	r2, [r7, #16]
 800913c:	429a      	cmp	r2, r3
 800913e:	d3b7      	bcc.n	80090b0 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009146:	691b      	ldr	r3, [r3, #16]
 8009148:	68fa      	ldr	r2, [r7, #12]
 800914a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800914e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009152:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2200      	movs	r2, #0
 8009158:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8009160:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009164:	2b00      	cmp	r3, #0
 8009166:	d105      	bne.n	8009174 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	699b      	ldr	r3, [r3, #24]
 800916c:	f043 0210 	orr.w	r2, r3, #16
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	699a      	ldr	r2, [r3, #24]
 8009178:	4b0f      	ldr	r3, [pc, #60]	; (80091b8 <USB_DevInit+0x2c4>)
 800917a:	4313      	orrs	r3, r2
 800917c:	687a      	ldr	r2, [r7, #4]
 800917e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009180:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009182:	2b00      	cmp	r3, #0
 8009184:	d005      	beq.n	8009192 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	699b      	ldr	r3, [r3, #24]
 800918a:	f043 0208 	orr.w	r2, r3, #8
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009192:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009194:	2b01      	cmp	r3, #1
 8009196:	d107      	bne.n	80091a8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	699b      	ldr	r3, [r3, #24]
 800919c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80091a0:	f043 0304 	orr.w	r3, r3, #4
 80091a4:	687a      	ldr	r2, [r7, #4]
 80091a6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80091a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80091aa:	4618      	mov	r0, r3
 80091ac:	3718      	adds	r7, #24
 80091ae:	46bd      	mov	sp, r7
 80091b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80091b4:	b004      	add	sp, #16
 80091b6:	4770      	bx	lr
 80091b8:	803c3800 	.word	0x803c3800

080091bc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80091bc:	b480      	push	{r7}
 80091be:	b085      	sub	sp, #20
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
 80091c4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80091c6:	2300      	movs	r3, #0
 80091c8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	3301      	adds	r3, #1
 80091ce:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	4a13      	ldr	r2, [pc, #76]	; (8009220 <USB_FlushTxFifo+0x64>)
 80091d4:	4293      	cmp	r3, r2
 80091d6:	d901      	bls.n	80091dc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80091d8:	2303      	movs	r3, #3
 80091da:	e01b      	b.n	8009214 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	691b      	ldr	r3, [r3, #16]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	daf2      	bge.n	80091ca <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80091e4:	2300      	movs	r3, #0
 80091e6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80091e8:	683b      	ldr	r3, [r7, #0]
 80091ea:	019b      	lsls	r3, r3, #6
 80091ec:	f043 0220 	orr.w	r2, r3, #32
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	3301      	adds	r3, #1
 80091f8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	4a08      	ldr	r2, [pc, #32]	; (8009220 <USB_FlushTxFifo+0x64>)
 80091fe:	4293      	cmp	r3, r2
 8009200:	d901      	bls.n	8009206 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009202:	2303      	movs	r3, #3
 8009204:	e006      	b.n	8009214 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	691b      	ldr	r3, [r3, #16]
 800920a:	f003 0320 	and.w	r3, r3, #32
 800920e:	2b20      	cmp	r3, #32
 8009210:	d0f0      	beq.n	80091f4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009212:	2300      	movs	r3, #0
}
 8009214:	4618      	mov	r0, r3
 8009216:	3714      	adds	r7, #20
 8009218:	46bd      	mov	sp, r7
 800921a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921e:	4770      	bx	lr
 8009220:	00030d40 	.word	0x00030d40

08009224 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009224:	b480      	push	{r7}
 8009226:	b085      	sub	sp, #20
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800922c:	2300      	movs	r3, #0
 800922e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	3301      	adds	r3, #1
 8009234:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	4a11      	ldr	r2, [pc, #68]	; (8009280 <USB_FlushRxFifo+0x5c>)
 800923a:	4293      	cmp	r3, r2
 800923c:	d901      	bls.n	8009242 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800923e:	2303      	movs	r3, #3
 8009240:	e018      	b.n	8009274 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	691b      	ldr	r3, [r3, #16]
 8009246:	2b00      	cmp	r3, #0
 8009248:	daf2      	bge.n	8009230 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800924a:	2300      	movs	r3, #0
 800924c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	2210      	movs	r2, #16
 8009252:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	3301      	adds	r3, #1
 8009258:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	4a08      	ldr	r2, [pc, #32]	; (8009280 <USB_FlushRxFifo+0x5c>)
 800925e:	4293      	cmp	r3, r2
 8009260:	d901      	bls.n	8009266 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009262:	2303      	movs	r3, #3
 8009264:	e006      	b.n	8009274 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	691b      	ldr	r3, [r3, #16]
 800926a:	f003 0310 	and.w	r3, r3, #16
 800926e:	2b10      	cmp	r3, #16
 8009270:	d0f0      	beq.n	8009254 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009272:	2300      	movs	r3, #0
}
 8009274:	4618      	mov	r0, r3
 8009276:	3714      	adds	r7, #20
 8009278:	46bd      	mov	sp, r7
 800927a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927e:	4770      	bx	lr
 8009280:	00030d40 	.word	0x00030d40

08009284 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009284:	b480      	push	{r7}
 8009286:	b085      	sub	sp, #20
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
 800928c:	460b      	mov	r3, r1
 800928e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800929a:	681a      	ldr	r2, [r3, #0]
 800929c:	78fb      	ldrb	r3, [r7, #3]
 800929e:	68f9      	ldr	r1, [r7, #12]
 80092a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80092a4:	4313      	orrs	r3, r2
 80092a6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80092a8:	2300      	movs	r3, #0
}
 80092aa:	4618      	mov	r0, r3
 80092ac:	3714      	adds	r7, #20
 80092ae:	46bd      	mov	sp, r7
 80092b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b4:	4770      	bx	lr

080092b6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80092b6:	b480      	push	{r7}
 80092b8:	b087      	sub	sp, #28
 80092ba:	af00      	add	r7, sp, #0
 80092bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80092c2:	693b      	ldr	r3, [r7, #16]
 80092c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092c8:	689b      	ldr	r3, [r3, #8]
 80092ca:	f003 0306 	and.w	r3, r3, #6
 80092ce:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d102      	bne.n	80092dc <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80092d6:	2300      	movs	r3, #0
 80092d8:	75fb      	strb	r3, [r7, #23]
 80092da:	e00a      	b.n	80092f2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	2b02      	cmp	r3, #2
 80092e0:	d002      	beq.n	80092e8 <USB_GetDevSpeed+0x32>
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	2b06      	cmp	r3, #6
 80092e6:	d102      	bne.n	80092ee <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80092e8:	2302      	movs	r3, #2
 80092ea:	75fb      	strb	r3, [r7, #23]
 80092ec:	e001      	b.n	80092f2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80092ee:	230f      	movs	r3, #15
 80092f0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80092f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80092f4:	4618      	mov	r0, r3
 80092f6:	371c      	adds	r7, #28
 80092f8:	46bd      	mov	sp, r7
 80092fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fe:	4770      	bx	lr

08009300 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009300:	b480      	push	{r7}
 8009302:	b085      	sub	sp, #20
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
 8009308:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800930e:	683b      	ldr	r3, [r7, #0]
 8009310:	781b      	ldrb	r3, [r3, #0]
 8009312:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	785b      	ldrb	r3, [r3, #1]
 8009318:	2b01      	cmp	r3, #1
 800931a:	d13a      	bne.n	8009392 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009322:	69da      	ldr	r2, [r3, #28]
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	781b      	ldrb	r3, [r3, #0]
 8009328:	f003 030f 	and.w	r3, r3, #15
 800932c:	2101      	movs	r1, #1
 800932e:	fa01 f303 	lsl.w	r3, r1, r3
 8009332:	b29b      	uxth	r3, r3
 8009334:	68f9      	ldr	r1, [r7, #12]
 8009336:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800933a:	4313      	orrs	r3, r2
 800933c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800933e:	68bb      	ldr	r3, [r7, #8]
 8009340:	015a      	lsls	r2, r3, #5
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	4413      	add	r3, r2
 8009346:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009350:	2b00      	cmp	r3, #0
 8009352:	d155      	bne.n	8009400 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009354:	68bb      	ldr	r3, [r7, #8]
 8009356:	015a      	lsls	r2, r3, #5
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	4413      	add	r3, r2
 800935c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009360:	681a      	ldr	r2, [r3, #0]
 8009362:	683b      	ldr	r3, [r7, #0]
 8009364:	68db      	ldr	r3, [r3, #12]
 8009366:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	791b      	ldrb	r3, [r3, #4]
 800936e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009370:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009372:	68bb      	ldr	r3, [r7, #8]
 8009374:	059b      	lsls	r3, r3, #22
 8009376:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009378:	4313      	orrs	r3, r2
 800937a:	68ba      	ldr	r2, [r7, #8]
 800937c:	0151      	lsls	r1, r2, #5
 800937e:	68fa      	ldr	r2, [r7, #12]
 8009380:	440a      	add	r2, r1
 8009382:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009386:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800938a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800938e:	6013      	str	r3, [r2, #0]
 8009390:	e036      	b.n	8009400 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009398:	69da      	ldr	r2, [r3, #28]
 800939a:	683b      	ldr	r3, [r7, #0]
 800939c:	781b      	ldrb	r3, [r3, #0]
 800939e:	f003 030f 	and.w	r3, r3, #15
 80093a2:	2101      	movs	r1, #1
 80093a4:	fa01 f303 	lsl.w	r3, r1, r3
 80093a8:	041b      	lsls	r3, r3, #16
 80093aa:	68f9      	ldr	r1, [r7, #12]
 80093ac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80093b0:	4313      	orrs	r3, r2
 80093b2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80093b4:	68bb      	ldr	r3, [r7, #8]
 80093b6:	015a      	lsls	r2, r3, #5
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	4413      	add	r3, r2
 80093bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d11a      	bne.n	8009400 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80093ca:	68bb      	ldr	r3, [r7, #8]
 80093cc:	015a      	lsls	r2, r3, #5
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	4413      	add	r3, r2
 80093d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093d6:	681a      	ldr	r2, [r3, #0]
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	68db      	ldr	r3, [r3, #12]
 80093dc:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	791b      	ldrb	r3, [r3, #4]
 80093e4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80093e6:	430b      	orrs	r3, r1
 80093e8:	4313      	orrs	r3, r2
 80093ea:	68ba      	ldr	r2, [r7, #8]
 80093ec:	0151      	lsls	r1, r2, #5
 80093ee:	68fa      	ldr	r2, [r7, #12]
 80093f0:	440a      	add	r2, r1
 80093f2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80093f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80093fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80093fe:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009400:	2300      	movs	r3, #0
}
 8009402:	4618      	mov	r0, r3
 8009404:	3714      	adds	r7, #20
 8009406:	46bd      	mov	sp, r7
 8009408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940c:	4770      	bx	lr
	...

08009410 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009410:	b480      	push	{r7}
 8009412:	b085      	sub	sp, #20
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
 8009418:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800941e:	683b      	ldr	r3, [r7, #0]
 8009420:	781b      	ldrb	r3, [r3, #0]
 8009422:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009424:	683b      	ldr	r3, [r7, #0]
 8009426:	785b      	ldrb	r3, [r3, #1]
 8009428:	2b01      	cmp	r3, #1
 800942a:	d161      	bne.n	80094f0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800942c:	68bb      	ldr	r3, [r7, #8]
 800942e:	015a      	lsls	r2, r3, #5
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	4413      	add	r3, r2
 8009434:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800943e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009442:	d11f      	bne.n	8009484 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009444:	68bb      	ldr	r3, [r7, #8]
 8009446:	015a      	lsls	r2, r3, #5
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	4413      	add	r3, r2
 800944c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	68ba      	ldr	r2, [r7, #8]
 8009454:	0151      	lsls	r1, r2, #5
 8009456:	68fa      	ldr	r2, [r7, #12]
 8009458:	440a      	add	r2, r1
 800945a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800945e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009462:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009464:	68bb      	ldr	r3, [r7, #8]
 8009466:	015a      	lsls	r2, r3, #5
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	4413      	add	r3, r2
 800946c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	68ba      	ldr	r2, [r7, #8]
 8009474:	0151      	lsls	r1, r2, #5
 8009476:	68fa      	ldr	r2, [r7, #12]
 8009478:	440a      	add	r2, r1
 800947a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800947e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009482:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800948a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	781b      	ldrb	r3, [r3, #0]
 8009490:	f003 030f 	and.w	r3, r3, #15
 8009494:	2101      	movs	r1, #1
 8009496:	fa01 f303 	lsl.w	r3, r1, r3
 800949a:	b29b      	uxth	r3, r3
 800949c:	43db      	mvns	r3, r3
 800949e:	68f9      	ldr	r1, [r7, #12]
 80094a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80094a4:	4013      	ands	r3, r2
 80094a6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094ae:	69da      	ldr	r2, [r3, #28]
 80094b0:	683b      	ldr	r3, [r7, #0]
 80094b2:	781b      	ldrb	r3, [r3, #0]
 80094b4:	f003 030f 	and.w	r3, r3, #15
 80094b8:	2101      	movs	r1, #1
 80094ba:	fa01 f303 	lsl.w	r3, r1, r3
 80094be:	b29b      	uxth	r3, r3
 80094c0:	43db      	mvns	r3, r3
 80094c2:	68f9      	ldr	r1, [r7, #12]
 80094c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80094c8:	4013      	ands	r3, r2
 80094ca:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80094cc:	68bb      	ldr	r3, [r7, #8]
 80094ce:	015a      	lsls	r2, r3, #5
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	4413      	add	r3, r2
 80094d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094d8:	681a      	ldr	r2, [r3, #0]
 80094da:	68bb      	ldr	r3, [r7, #8]
 80094dc:	0159      	lsls	r1, r3, #5
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	440b      	add	r3, r1
 80094e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094e6:	4619      	mov	r1, r3
 80094e8:	4b35      	ldr	r3, [pc, #212]	; (80095c0 <USB_DeactivateEndpoint+0x1b0>)
 80094ea:	4013      	ands	r3, r2
 80094ec:	600b      	str	r3, [r1, #0]
 80094ee:	e060      	b.n	80095b2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80094f0:	68bb      	ldr	r3, [r7, #8]
 80094f2:	015a      	lsls	r2, r3, #5
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	4413      	add	r3, r2
 80094f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009502:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009506:	d11f      	bne.n	8009548 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009508:	68bb      	ldr	r3, [r7, #8]
 800950a:	015a      	lsls	r2, r3, #5
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	4413      	add	r3, r2
 8009510:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	68ba      	ldr	r2, [r7, #8]
 8009518:	0151      	lsls	r1, r2, #5
 800951a:	68fa      	ldr	r2, [r7, #12]
 800951c:	440a      	add	r2, r1
 800951e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009522:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009526:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8009528:	68bb      	ldr	r3, [r7, #8]
 800952a:	015a      	lsls	r2, r3, #5
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	4413      	add	r3, r2
 8009530:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	68ba      	ldr	r2, [r7, #8]
 8009538:	0151      	lsls	r1, r2, #5
 800953a:	68fa      	ldr	r2, [r7, #12]
 800953c:	440a      	add	r2, r1
 800953e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009542:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009546:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800954e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009550:	683b      	ldr	r3, [r7, #0]
 8009552:	781b      	ldrb	r3, [r3, #0]
 8009554:	f003 030f 	and.w	r3, r3, #15
 8009558:	2101      	movs	r1, #1
 800955a:	fa01 f303 	lsl.w	r3, r1, r3
 800955e:	041b      	lsls	r3, r3, #16
 8009560:	43db      	mvns	r3, r3
 8009562:	68f9      	ldr	r1, [r7, #12]
 8009564:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009568:	4013      	ands	r3, r2
 800956a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009572:	69da      	ldr	r2, [r3, #28]
 8009574:	683b      	ldr	r3, [r7, #0]
 8009576:	781b      	ldrb	r3, [r3, #0]
 8009578:	f003 030f 	and.w	r3, r3, #15
 800957c:	2101      	movs	r1, #1
 800957e:	fa01 f303 	lsl.w	r3, r1, r3
 8009582:	041b      	lsls	r3, r3, #16
 8009584:	43db      	mvns	r3, r3
 8009586:	68f9      	ldr	r1, [r7, #12]
 8009588:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800958c:	4013      	ands	r3, r2
 800958e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	015a      	lsls	r2, r3, #5
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	4413      	add	r3, r2
 8009598:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800959c:	681a      	ldr	r2, [r3, #0]
 800959e:	68bb      	ldr	r3, [r7, #8]
 80095a0:	0159      	lsls	r1, r3, #5
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	440b      	add	r3, r1
 80095a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095aa:	4619      	mov	r1, r3
 80095ac:	4b05      	ldr	r3, [pc, #20]	; (80095c4 <USB_DeactivateEndpoint+0x1b4>)
 80095ae:	4013      	ands	r3, r2
 80095b0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80095b2:	2300      	movs	r3, #0
}
 80095b4:	4618      	mov	r0, r3
 80095b6:	3714      	adds	r7, #20
 80095b8:	46bd      	mov	sp, r7
 80095ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095be:	4770      	bx	lr
 80095c0:	ec337800 	.word	0xec337800
 80095c4:	eff37800 	.word	0xeff37800

080095c8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b08a      	sub	sp, #40	; 0x28
 80095cc:	af02      	add	r7, sp, #8
 80095ce:	60f8      	str	r0, [r7, #12]
 80095d0:	60b9      	str	r1, [r7, #8]
 80095d2:	4613      	mov	r3, r2
 80095d4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80095da:	68bb      	ldr	r3, [r7, #8]
 80095dc:	781b      	ldrb	r3, [r3, #0]
 80095de:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80095e0:	68bb      	ldr	r3, [r7, #8]
 80095e2:	785b      	ldrb	r3, [r3, #1]
 80095e4:	2b01      	cmp	r3, #1
 80095e6:	f040 815c 	bne.w	80098a2 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80095ea:	68bb      	ldr	r3, [r7, #8]
 80095ec:	699b      	ldr	r3, [r3, #24]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d132      	bne.n	8009658 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80095f2:	69bb      	ldr	r3, [r7, #24]
 80095f4:	015a      	lsls	r2, r3, #5
 80095f6:	69fb      	ldr	r3, [r7, #28]
 80095f8:	4413      	add	r3, r2
 80095fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095fe:	691b      	ldr	r3, [r3, #16]
 8009600:	69ba      	ldr	r2, [r7, #24]
 8009602:	0151      	lsls	r1, r2, #5
 8009604:	69fa      	ldr	r2, [r7, #28]
 8009606:	440a      	add	r2, r1
 8009608:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800960c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009610:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009614:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009616:	69bb      	ldr	r3, [r7, #24]
 8009618:	015a      	lsls	r2, r3, #5
 800961a:	69fb      	ldr	r3, [r7, #28]
 800961c:	4413      	add	r3, r2
 800961e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009622:	691b      	ldr	r3, [r3, #16]
 8009624:	69ba      	ldr	r2, [r7, #24]
 8009626:	0151      	lsls	r1, r2, #5
 8009628:	69fa      	ldr	r2, [r7, #28]
 800962a:	440a      	add	r2, r1
 800962c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009630:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009634:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009636:	69bb      	ldr	r3, [r7, #24]
 8009638:	015a      	lsls	r2, r3, #5
 800963a:	69fb      	ldr	r3, [r7, #28]
 800963c:	4413      	add	r3, r2
 800963e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009642:	691b      	ldr	r3, [r3, #16]
 8009644:	69ba      	ldr	r2, [r7, #24]
 8009646:	0151      	lsls	r1, r2, #5
 8009648:	69fa      	ldr	r2, [r7, #28]
 800964a:	440a      	add	r2, r1
 800964c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009650:	0cdb      	lsrs	r3, r3, #19
 8009652:	04db      	lsls	r3, r3, #19
 8009654:	6113      	str	r3, [r2, #16]
 8009656:	e074      	b.n	8009742 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009658:	69bb      	ldr	r3, [r7, #24]
 800965a:	015a      	lsls	r2, r3, #5
 800965c:	69fb      	ldr	r3, [r7, #28]
 800965e:	4413      	add	r3, r2
 8009660:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009664:	691b      	ldr	r3, [r3, #16]
 8009666:	69ba      	ldr	r2, [r7, #24]
 8009668:	0151      	lsls	r1, r2, #5
 800966a:	69fa      	ldr	r2, [r7, #28]
 800966c:	440a      	add	r2, r1
 800966e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009672:	0cdb      	lsrs	r3, r3, #19
 8009674:	04db      	lsls	r3, r3, #19
 8009676:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009678:	69bb      	ldr	r3, [r7, #24]
 800967a:	015a      	lsls	r2, r3, #5
 800967c:	69fb      	ldr	r3, [r7, #28]
 800967e:	4413      	add	r3, r2
 8009680:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009684:	691b      	ldr	r3, [r3, #16]
 8009686:	69ba      	ldr	r2, [r7, #24]
 8009688:	0151      	lsls	r1, r2, #5
 800968a:	69fa      	ldr	r2, [r7, #28]
 800968c:	440a      	add	r2, r1
 800968e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009692:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009696:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800969a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800969c:	69bb      	ldr	r3, [r7, #24]
 800969e:	015a      	lsls	r2, r3, #5
 80096a0:	69fb      	ldr	r3, [r7, #28]
 80096a2:	4413      	add	r3, r2
 80096a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096a8:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80096aa:	68bb      	ldr	r3, [r7, #8]
 80096ac:	6999      	ldr	r1, [r3, #24]
 80096ae:	68bb      	ldr	r3, [r7, #8]
 80096b0:	68db      	ldr	r3, [r3, #12]
 80096b2:	440b      	add	r3, r1
 80096b4:	1e59      	subs	r1, r3, #1
 80096b6:	68bb      	ldr	r3, [r7, #8]
 80096b8:	68db      	ldr	r3, [r3, #12]
 80096ba:	fbb1 f3f3 	udiv	r3, r1, r3
 80096be:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80096c0:	4b9d      	ldr	r3, [pc, #628]	; (8009938 <USB_EPStartXfer+0x370>)
 80096c2:	400b      	ands	r3, r1
 80096c4:	69b9      	ldr	r1, [r7, #24]
 80096c6:	0148      	lsls	r0, r1, #5
 80096c8:	69f9      	ldr	r1, [r7, #28]
 80096ca:	4401      	add	r1, r0
 80096cc:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80096d0:	4313      	orrs	r3, r2
 80096d2:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80096d4:	69bb      	ldr	r3, [r7, #24]
 80096d6:	015a      	lsls	r2, r3, #5
 80096d8:	69fb      	ldr	r3, [r7, #28]
 80096da:	4413      	add	r3, r2
 80096dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80096e0:	691a      	ldr	r2, [r3, #16]
 80096e2:	68bb      	ldr	r3, [r7, #8]
 80096e4:	699b      	ldr	r3, [r3, #24]
 80096e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80096ea:	69b9      	ldr	r1, [r7, #24]
 80096ec:	0148      	lsls	r0, r1, #5
 80096ee:	69f9      	ldr	r1, [r7, #28]
 80096f0:	4401      	add	r1, r0
 80096f2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80096f6:	4313      	orrs	r3, r2
 80096f8:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80096fa:	68bb      	ldr	r3, [r7, #8]
 80096fc:	791b      	ldrb	r3, [r3, #4]
 80096fe:	2b01      	cmp	r3, #1
 8009700:	d11f      	bne.n	8009742 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009702:	69bb      	ldr	r3, [r7, #24]
 8009704:	015a      	lsls	r2, r3, #5
 8009706:	69fb      	ldr	r3, [r7, #28]
 8009708:	4413      	add	r3, r2
 800970a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800970e:	691b      	ldr	r3, [r3, #16]
 8009710:	69ba      	ldr	r2, [r7, #24]
 8009712:	0151      	lsls	r1, r2, #5
 8009714:	69fa      	ldr	r2, [r7, #28]
 8009716:	440a      	add	r2, r1
 8009718:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800971c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8009720:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8009722:	69bb      	ldr	r3, [r7, #24]
 8009724:	015a      	lsls	r2, r3, #5
 8009726:	69fb      	ldr	r3, [r7, #28]
 8009728:	4413      	add	r3, r2
 800972a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800972e:	691b      	ldr	r3, [r3, #16]
 8009730:	69ba      	ldr	r2, [r7, #24]
 8009732:	0151      	lsls	r1, r2, #5
 8009734:	69fa      	ldr	r2, [r7, #28]
 8009736:	440a      	add	r2, r1
 8009738:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800973c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009740:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8009742:	79fb      	ldrb	r3, [r7, #7]
 8009744:	2b01      	cmp	r3, #1
 8009746:	d14b      	bne.n	80097e0 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009748:	68bb      	ldr	r3, [r7, #8]
 800974a:	695b      	ldr	r3, [r3, #20]
 800974c:	2b00      	cmp	r3, #0
 800974e:	d009      	beq.n	8009764 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009750:	69bb      	ldr	r3, [r7, #24]
 8009752:	015a      	lsls	r2, r3, #5
 8009754:	69fb      	ldr	r3, [r7, #28]
 8009756:	4413      	add	r3, r2
 8009758:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800975c:	461a      	mov	r2, r3
 800975e:	68bb      	ldr	r3, [r7, #8]
 8009760:	695b      	ldr	r3, [r3, #20]
 8009762:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8009764:	68bb      	ldr	r3, [r7, #8]
 8009766:	791b      	ldrb	r3, [r3, #4]
 8009768:	2b01      	cmp	r3, #1
 800976a:	d128      	bne.n	80097be <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800976c:	69fb      	ldr	r3, [r7, #28]
 800976e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009772:	689b      	ldr	r3, [r3, #8]
 8009774:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009778:	2b00      	cmp	r3, #0
 800977a:	d110      	bne.n	800979e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800977c:	69bb      	ldr	r3, [r7, #24]
 800977e:	015a      	lsls	r2, r3, #5
 8009780:	69fb      	ldr	r3, [r7, #28]
 8009782:	4413      	add	r3, r2
 8009784:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	69ba      	ldr	r2, [r7, #24]
 800978c:	0151      	lsls	r1, r2, #5
 800978e:	69fa      	ldr	r2, [r7, #28]
 8009790:	440a      	add	r2, r1
 8009792:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009796:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800979a:	6013      	str	r3, [r2, #0]
 800979c:	e00f      	b.n	80097be <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800979e:	69bb      	ldr	r3, [r7, #24]
 80097a0:	015a      	lsls	r2, r3, #5
 80097a2:	69fb      	ldr	r3, [r7, #28]
 80097a4:	4413      	add	r3, r2
 80097a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	69ba      	ldr	r2, [r7, #24]
 80097ae:	0151      	lsls	r1, r2, #5
 80097b0:	69fa      	ldr	r2, [r7, #28]
 80097b2:	440a      	add	r2, r1
 80097b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80097b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80097bc:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80097be:	69bb      	ldr	r3, [r7, #24]
 80097c0:	015a      	lsls	r2, r3, #5
 80097c2:	69fb      	ldr	r3, [r7, #28]
 80097c4:	4413      	add	r3, r2
 80097c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	69ba      	ldr	r2, [r7, #24]
 80097ce:	0151      	lsls	r1, r2, #5
 80097d0:	69fa      	ldr	r2, [r7, #28]
 80097d2:	440a      	add	r2, r1
 80097d4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80097d8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80097dc:	6013      	str	r3, [r2, #0]
 80097de:	e133      	b.n	8009a48 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80097e0:	69bb      	ldr	r3, [r7, #24]
 80097e2:	015a      	lsls	r2, r3, #5
 80097e4:	69fb      	ldr	r3, [r7, #28]
 80097e6:	4413      	add	r3, r2
 80097e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	69ba      	ldr	r2, [r7, #24]
 80097f0:	0151      	lsls	r1, r2, #5
 80097f2:	69fa      	ldr	r2, [r7, #28]
 80097f4:	440a      	add	r2, r1
 80097f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80097fa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80097fe:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009800:	68bb      	ldr	r3, [r7, #8]
 8009802:	791b      	ldrb	r3, [r3, #4]
 8009804:	2b01      	cmp	r3, #1
 8009806:	d015      	beq.n	8009834 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009808:	68bb      	ldr	r3, [r7, #8]
 800980a:	699b      	ldr	r3, [r3, #24]
 800980c:	2b00      	cmp	r3, #0
 800980e:	f000 811b 	beq.w	8009a48 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009812:	69fb      	ldr	r3, [r7, #28]
 8009814:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009818:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800981a:	68bb      	ldr	r3, [r7, #8]
 800981c:	781b      	ldrb	r3, [r3, #0]
 800981e:	f003 030f 	and.w	r3, r3, #15
 8009822:	2101      	movs	r1, #1
 8009824:	fa01 f303 	lsl.w	r3, r1, r3
 8009828:	69f9      	ldr	r1, [r7, #28]
 800982a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800982e:	4313      	orrs	r3, r2
 8009830:	634b      	str	r3, [r1, #52]	; 0x34
 8009832:	e109      	b.n	8009a48 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009834:	69fb      	ldr	r3, [r7, #28]
 8009836:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800983a:	689b      	ldr	r3, [r3, #8]
 800983c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009840:	2b00      	cmp	r3, #0
 8009842:	d110      	bne.n	8009866 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009844:	69bb      	ldr	r3, [r7, #24]
 8009846:	015a      	lsls	r2, r3, #5
 8009848:	69fb      	ldr	r3, [r7, #28]
 800984a:	4413      	add	r3, r2
 800984c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	69ba      	ldr	r2, [r7, #24]
 8009854:	0151      	lsls	r1, r2, #5
 8009856:	69fa      	ldr	r2, [r7, #28]
 8009858:	440a      	add	r2, r1
 800985a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800985e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009862:	6013      	str	r3, [r2, #0]
 8009864:	e00f      	b.n	8009886 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009866:	69bb      	ldr	r3, [r7, #24]
 8009868:	015a      	lsls	r2, r3, #5
 800986a:	69fb      	ldr	r3, [r7, #28]
 800986c:	4413      	add	r3, r2
 800986e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	69ba      	ldr	r2, [r7, #24]
 8009876:	0151      	lsls	r1, r2, #5
 8009878:	69fa      	ldr	r2, [r7, #28]
 800987a:	440a      	add	r2, r1
 800987c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009880:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009884:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8009886:	68bb      	ldr	r3, [r7, #8]
 8009888:	6919      	ldr	r1, [r3, #16]
 800988a:	68bb      	ldr	r3, [r7, #8]
 800988c:	781a      	ldrb	r2, [r3, #0]
 800988e:	68bb      	ldr	r3, [r7, #8]
 8009890:	699b      	ldr	r3, [r3, #24]
 8009892:	b298      	uxth	r0, r3
 8009894:	79fb      	ldrb	r3, [r7, #7]
 8009896:	9300      	str	r3, [sp, #0]
 8009898:	4603      	mov	r3, r0
 800989a:	68f8      	ldr	r0, [r7, #12]
 800989c:	f000 fade 	bl	8009e5c <USB_WritePacket>
 80098a0:	e0d2      	b.n	8009a48 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80098a2:	69bb      	ldr	r3, [r7, #24]
 80098a4:	015a      	lsls	r2, r3, #5
 80098a6:	69fb      	ldr	r3, [r7, #28]
 80098a8:	4413      	add	r3, r2
 80098aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098ae:	691b      	ldr	r3, [r3, #16]
 80098b0:	69ba      	ldr	r2, [r7, #24]
 80098b2:	0151      	lsls	r1, r2, #5
 80098b4:	69fa      	ldr	r2, [r7, #28]
 80098b6:	440a      	add	r2, r1
 80098b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80098bc:	0cdb      	lsrs	r3, r3, #19
 80098be:	04db      	lsls	r3, r3, #19
 80098c0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80098c2:	69bb      	ldr	r3, [r7, #24]
 80098c4:	015a      	lsls	r2, r3, #5
 80098c6:	69fb      	ldr	r3, [r7, #28]
 80098c8:	4413      	add	r3, r2
 80098ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098ce:	691b      	ldr	r3, [r3, #16]
 80098d0:	69ba      	ldr	r2, [r7, #24]
 80098d2:	0151      	lsls	r1, r2, #5
 80098d4:	69fa      	ldr	r2, [r7, #28]
 80098d6:	440a      	add	r2, r1
 80098d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80098dc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80098e0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80098e4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80098e6:	68bb      	ldr	r3, [r7, #8]
 80098e8:	699b      	ldr	r3, [r3, #24]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d126      	bne.n	800993c <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80098ee:	69bb      	ldr	r3, [r7, #24]
 80098f0:	015a      	lsls	r2, r3, #5
 80098f2:	69fb      	ldr	r3, [r7, #28]
 80098f4:	4413      	add	r3, r2
 80098f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098fa:	691a      	ldr	r2, [r3, #16]
 80098fc:	68bb      	ldr	r3, [r7, #8]
 80098fe:	68db      	ldr	r3, [r3, #12]
 8009900:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009904:	69b9      	ldr	r1, [r7, #24]
 8009906:	0148      	lsls	r0, r1, #5
 8009908:	69f9      	ldr	r1, [r7, #28]
 800990a:	4401      	add	r1, r0
 800990c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009910:	4313      	orrs	r3, r2
 8009912:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009914:	69bb      	ldr	r3, [r7, #24]
 8009916:	015a      	lsls	r2, r3, #5
 8009918:	69fb      	ldr	r3, [r7, #28]
 800991a:	4413      	add	r3, r2
 800991c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009920:	691b      	ldr	r3, [r3, #16]
 8009922:	69ba      	ldr	r2, [r7, #24]
 8009924:	0151      	lsls	r1, r2, #5
 8009926:	69fa      	ldr	r2, [r7, #28]
 8009928:	440a      	add	r2, r1
 800992a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800992e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009932:	6113      	str	r3, [r2, #16]
 8009934:	e03a      	b.n	80099ac <USB_EPStartXfer+0x3e4>
 8009936:	bf00      	nop
 8009938:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800993c:	68bb      	ldr	r3, [r7, #8]
 800993e:	699a      	ldr	r2, [r3, #24]
 8009940:	68bb      	ldr	r3, [r7, #8]
 8009942:	68db      	ldr	r3, [r3, #12]
 8009944:	4413      	add	r3, r2
 8009946:	1e5a      	subs	r2, r3, #1
 8009948:	68bb      	ldr	r3, [r7, #8]
 800994a:	68db      	ldr	r3, [r3, #12]
 800994c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009950:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8009952:	68bb      	ldr	r3, [r7, #8]
 8009954:	68db      	ldr	r3, [r3, #12]
 8009956:	8afa      	ldrh	r2, [r7, #22]
 8009958:	fb03 f202 	mul.w	r2, r3, r2
 800995c:	68bb      	ldr	r3, [r7, #8]
 800995e:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009960:	69bb      	ldr	r3, [r7, #24]
 8009962:	015a      	lsls	r2, r3, #5
 8009964:	69fb      	ldr	r3, [r7, #28]
 8009966:	4413      	add	r3, r2
 8009968:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800996c:	691a      	ldr	r2, [r3, #16]
 800996e:	8afb      	ldrh	r3, [r7, #22]
 8009970:	04d9      	lsls	r1, r3, #19
 8009972:	4b38      	ldr	r3, [pc, #224]	; (8009a54 <USB_EPStartXfer+0x48c>)
 8009974:	400b      	ands	r3, r1
 8009976:	69b9      	ldr	r1, [r7, #24]
 8009978:	0148      	lsls	r0, r1, #5
 800997a:	69f9      	ldr	r1, [r7, #28]
 800997c:	4401      	add	r1, r0
 800997e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009982:	4313      	orrs	r3, r2
 8009984:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8009986:	69bb      	ldr	r3, [r7, #24]
 8009988:	015a      	lsls	r2, r3, #5
 800998a:	69fb      	ldr	r3, [r7, #28]
 800998c:	4413      	add	r3, r2
 800998e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009992:	691a      	ldr	r2, [r3, #16]
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	69db      	ldr	r3, [r3, #28]
 8009998:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800999c:	69b9      	ldr	r1, [r7, #24]
 800999e:	0148      	lsls	r0, r1, #5
 80099a0:	69f9      	ldr	r1, [r7, #28]
 80099a2:	4401      	add	r1, r0
 80099a4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80099a8:	4313      	orrs	r3, r2
 80099aa:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80099ac:	79fb      	ldrb	r3, [r7, #7]
 80099ae:	2b01      	cmp	r3, #1
 80099b0:	d10d      	bne.n	80099ce <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	691b      	ldr	r3, [r3, #16]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d009      	beq.n	80099ce <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80099ba:	68bb      	ldr	r3, [r7, #8]
 80099bc:	6919      	ldr	r1, [r3, #16]
 80099be:	69bb      	ldr	r3, [r7, #24]
 80099c0:	015a      	lsls	r2, r3, #5
 80099c2:	69fb      	ldr	r3, [r7, #28]
 80099c4:	4413      	add	r3, r2
 80099c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099ca:	460a      	mov	r2, r1
 80099cc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80099ce:	68bb      	ldr	r3, [r7, #8]
 80099d0:	791b      	ldrb	r3, [r3, #4]
 80099d2:	2b01      	cmp	r3, #1
 80099d4:	d128      	bne.n	8009a28 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80099d6:	69fb      	ldr	r3, [r7, #28]
 80099d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80099dc:	689b      	ldr	r3, [r3, #8]
 80099de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d110      	bne.n	8009a08 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80099e6:	69bb      	ldr	r3, [r7, #24]
 80099e8:	015a      	lsls	r2, r3, #5
 80099ea:	69fb      	ldr	r3, [r7, #28]
 80099ec:	4413      	add	r3, r2
 80099ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	69ba      	ldr	r2, [r7, #24]
 80099f6:	0151      	lsls	r1, r2, #5
 80099f8:	69fa      	ldr	r2, [r7, #28]
 80099fa:	440a      	add	r2, r1
 80099fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009a00:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009a04:	6013      	str	r3, [r2, #0]
 8009a06:	e00f      	b.n	8009a28 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009a08:	69bb      	ldr	r3, [r7, #24]
 8009a0a:	015a      	lsls	r2, r3, #5
 8009a0c:	69fb      	ldr	r3, [r7, #28]
 8009a0e:	4413      	add	r3, r2
 8009a10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	69ba      	ldr	r2, [r7, #24]
 8009a18:	0151      	lsls	r1, r2, #5
 8009a1a:	69fa      	ldr	r2, [r7, #28]
 8009a1c:	440a      	add	r2, r1
 8009a1e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009a22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009a26:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009a28:	69bb      	ldr	r3, [r7, #24]
 8009a2a:	015a      	lsls	r2, r3, #5
 8009a2c:	69fb      	ldr	r3, [r7, #28]
 8009a2e:	4413      	add	r3, r2
 8009a30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	69ba      	ldr	r2, [r7, #24]
 8009a38:	0151      	lsls	r1, r2, #5
 8009a3a:	69fa      	ldr	r2, [r7, #28]
 8009a3c:	440a      	add	r2, r1
 8009a3e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009a42:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009a46:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009a48:	2300      	movs	r3, #0
}
 8009a4a:	4618      	mov	r0, r3
 8009a4c:	3720      	adds	r7, #32
 8009a4e:	46bd      	mov	sp, r7
 8009a50:	bd80      	pop	{r7, pc}
 8009a52:	bf00      	nop
 8009a54:	1ff80000 	.word	0x1ff80000

08009a58 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009a58:	b480      	push	{r7}
 8009a5a:	b087      	sub	sp, #28
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	60f8      	str	r0, [r7, #12]
 8009a60:	60b9      	str	r1, [r7, #8]
 8009a62:	4613      	mov	r3, r2
 8009a64:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8009a6a:	68bb      	ldr	r3, [r7, #8]
 8009a6c:	781b      	ldrb	r3, [r3, #0]
 8009a6e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009a70:	68bb      	ldr	r3, [r7, #8]
 8009a72:	785b      	ldrb	r3, [r3, #1]
 8009a74:	2b01      	cmp	r3, #1
 8009a76:	f040 80ce 	bne.w	8009c16 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009a7a:	68bb      	ldr	r3, [r7, #8]
 8009a7c:	699b      	ldr	r3, [r3, #24]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d132      	bne.n	8009ae8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009a82:	693b      	ldr	r3, [r7, #16]
 8009a84:	015a      	lsls	r2, r3, #5
 8009a86:	697b      	ldr	r3, [r7, #20]
 8009a88:	4413      	add	r3, r2
 8009a8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a8e:	691b      	ldr	r3, [r3, #16]
 8009a90:	693a      	ldr	r2, [r7, #16]
 8009a92:	0151      	lsls	r1, r2, #5
 8009a94:	697a      	ldr	r2, [r7, #20]
 8009a96:	440a      	add	r2, r1
 8009a98:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a9c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009aa0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009aa4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009aa6:	693b      	ldr	r3, [r7, #16]
 8009aa8:	015a      	lsls	r2, r3, #5
 8009aaa:	697b      	ldr	r3, [r7, #20]
 8009aac:	4413      	add	r3, r2
 8009aae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ab2:	691b      	ldr	r3, [r3, #16]
 8009ab4:	693a      	ldr	r2, [r7, #16]
 8009ab6:	0151      	lsls	r1, r2, #5
 8009ab8:	697a      	ldr	r2, [r7, #20]
 8009aba:	440a      	add	r2, r1
 8009abc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009ac0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009ac4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009ac6:	693b      	ldr	r3, [r7, #16]
 8009ac8:	015a      	lsls	r2, r3, #5
 8009aca:	697b      	ldr	r3, [r7, #20]
 8009acc:	4413      	add	r3, r2
 8009ace:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ad2:	691b      	ldr	r3, [r3, #16]
 8009ad4:	693a      	ldr	r2, [r7, #16]
 8009ad6:	0151      	lsls	r1, r2, #5
 8009ad8:	697a      	ldr	r2, [r7, #20]
 8009ada:	440a      	add	r2, r1
 8009adc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009ae0:	0cdb      	lsrs	r3, r3, #19
 8009ae2:	04db      	lsls	r3, r3, #19
 8009ae4:	6113      	str	r3, [r2, #16]
 8009ae6:	e04e      	b.n	8009b86 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009ae8:	693b      	ldr	r3, [r7, #16]
 8009aea:	015a      	lsls	r2, r3, #5
 8009aec:	697b      	ldr	r3, [r7, #20]
 8009aee:	4413      	add	r3, r2
 8009af0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009af4:	691b      	ldr	r3, [r3, #16]
 8009af6:	693a      	ldr	r2, [r7, #16]
 8009af8:	0151      	lsls	r1, r2, #5
 8009afa:	697a      	ldr	r2, [r7, #20]
 8009afc:	440a      	add	r2, r1
 8009afe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b02:	0cdb      	lsrs	r3, r3, #19
 8009b04:	04db      	lsls	r3, r3, #19
 8009b06:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009b08:	693b      	ldr	r3, [r7, #16]
 8009b0a:	015a      	lsls	r2, r3, #5
 8009b0c:	697b      	ldr	r3, [r7, #20]
 8009b0e:	4413      	add	r3, r2
 8009b10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b14:	691b      	ldr	r3, [r3, #16]
 8009b16:	693a      	ldr	r2, [r7, #16]
 8009b18:	0151      	lsls	r1, r2, #5
 8009b1a:	697a      	ldr	r2, [r7, #20]
 8009b1c:	440a      	add	r2, r1
 8009b1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b22:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009b26:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009b2a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8009b2c:	68bb      	ldr	r3, [r7, #8]
 8009b2e:	699a      	ldr	r2, [r3, #24]
 8009b30:	68bb      	ldr	r3, [r7, #8]
 8009b32:	68db      	ldr	r3, [r3, #12]
 8009b34:	429a      	cmp	r2, r3
 8009b36:	d903      	bls.n	8009b40 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8009b38:	68bb      	ldr	r3, [r7, #8]
 8009b3a:	68da      	ldr	r2, [r3, #12]
 8009b3c:	68bb      	ldr	r3, [r7, #8]
 8009b3e:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009b40:	693b      	ldr	r3, [r7, #16]
 8009b42:	015a      	lsls	r2, r3, #5
 8009b44:	697b      	ldr	r3, [r7, #20]
 8009b46:	4413      	add	r3, r2
 8009b48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b4c:	691b      	ldr	r3, [r3, #16]
 8009b4e:	693a      	ldr	r2, [r7, #16]
 8009b50:	0151      	lsls	r1, r2, #5
 8009b52:	697a      	ldr	r2, [r7, #20]
 8009b54:	440a      	add	r2, r1
 8009b56:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b5a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009b5e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009b60:	693b      	ldr	r3, [r7, #16]
 8009b62:	015a      	lsls	r2, r3, #5
 8009b64:	697b      	ldr	r3, [r7, #20]
 8009b66:	4413      	add	r3, r2
 8009b68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b6c:	691a      	ldr	r2, [r3, #16]
 8009b6e:	68bb      	ldr	r3, [r7, #8]
 8009b70:	699b      	ldr	r3, [r3, #24]
 8009b72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b76:	6939      	ldr	r1, [r7, #16]
 8009b78:	0148      	lsls	r0, r1, #5
 8009b7a:	6979      	ldr	r1, [r7, #20]
 8009b7c:	4401      	add	r1, r0
 8009b7e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009b82:	4313      	orrs	r3, r2
 8009b84:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009b86:	79fb      	ldrb	r3, [r7, #7]
 8009b88:	2b01      	cmp	r3, #1
 8009b8a:	d11e      	bne.n	8009bca <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009b8c:	68bb      	ldr	r3, [r7, #8]
 8009b8e:	695b      	ldr	r3, [r3, #20]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d009      	beq.n	8009ba8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009b94:	693b      	ldr	r3, [r7, #16]
 8009b96:	015a      	lsls	r2, r3, #5
 8009b98:	697b      	ldr	r3, [r7, #20]
 8009b9a:	4413      	add	r3, r2
 8009b9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ba0:	461a      	mov	r2, r3
 8009ba2:	68bb      	ldr	r3, [r7, #8]
 8009ba4:	695b      	ldr	r3, [r3, #20]
 8009ba6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009ba8:	693b      	ldr	r3, [r7, #16]
 8009baa:	015a      	lsls	r2, r3, #5
 8009bac:	697b      	ldr	r3, [r7, #20]
 8009bae:	4413      	add	r3, r2
 8009bb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	693a      	ldr	r2, [r7, #16]
 8009bb8:	0151      	lsls	r1, r2, #5
 8009bba:	697a      	ldr	r2, [r7, #20]
 8009bbc:	440a      	add	r2, r1
 8009bbe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009bc2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009bc6:	6013      	str	r3, [r2, #0]
 8009bc8:	e097      	b.n	8009cfa <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009bca:	693b      	ldr	r3, [r7, #16]
 8009bcc:	015a      	lsls	r2, r3, #5
 8009bce:	697b      	ldr	r3, [r7, #20]
 8009bd0:	4413      	add	r3, r2
 8009bd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	693a      	ldr	r2, [r7, #16]
 8009bda:	0151      	lsls	r1, r2, #5
 8009bdc:	697a      	ldr	r2, [r7, #20]
 8009bde:	440a      	add	r2, r1
 8009be0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009be4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009be8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8009bea:	68bb      	ldr	r3, [r7, #8]
 8009bec:	699b      	ldr	r3, [r3, #24]
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	f000 8083 	beq.w	8009cfa <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009bf4:	697b      	ldr	r3, [r7, #20]
 8009bf6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009bfa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009bfc:	68bb      	ldr	r3, [r7, #8]
 8009bfe:	781b      	ldrb	r3, [r3, #0]
 8009c00:	f003 030f 	and.w	r3, r3, #15
 8009c04:	2101      	movs	r1, #1
 8009c06:	fa01 f303 	lsl.w	r3, r1, r3
 8009c0a:	6979      	ldr	r1, [r7, #20]
 8009c0c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009c10:	4313      	orrs	r3, r2
 8009c12:	634b      	str	r3, [r1, #52]	; 0x34
 8009c14:	e071      	b.n	8009cfa <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009c16:	693b      	ldr	r3, [r7, #16]
 8009c18:	015a      	lsls	r2, r3, #5
 8009c1a:	697b      	ldr	r3, [r7, #20]
 8009c1c:	4413      	add	r3, r2
 8009c1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c22:	691b      	ldr	r3, [r3, #16]
 8009c24:	693a      	ldr	r2, [r7, #16]
 8009c26:	0151      	lsls	r1, r2, #5
 8009c28:	697a      	ldr	r2, [r7, #20]
 8009c2a:	440a      	add	r2, r1
 8009c2c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009c30:	0cdb      	lsrs	r3, r3, #19
 8009c32:	04db      	lsls	r3, r3, #19
 8009c34:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009c36:	693b      	ldr	r3, [r7, #16]
 8009c38:	015a      	lsls	r2, r3, #5
 8009c3a:	697b      	ldr	r3, [r7, #20]
 8009c3c:	4413      	add	r3, r2
 8009c3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c42:	691b      	ldr	r3, [r3, #16]
 8009c44:	693a      	ldr	r2, [r7, #16]
 8009c46:	0151      	lsls	r1, r2, #5
 8009c48:	697a      	ldr	r2, [r7, #20]
 8009c4a:	440a      	add	r2, r1
 8009c4c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009c50:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009c54:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009c58:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8009c5a:	68bb      	ldr	r3, [r7, #8]
 8009c5c:	699b      	ldr	r3, [r3, #24]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d003      	beq.n	8009c6a <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8009c62:	68bb      	ldr	r3, [r7, #8]
 8009c64:	68da      	ldr	r2, [r3, #12]
 8009c66:	68bb      	ldr	r3, [r7, #8]
 8009c68:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	68da      	ldr	r2, [r3, #12]
 8009c6e:	68bb      	ldr	r3, [r7, #8]
 8009c70:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009c72:	693b      	ldr	r3, [r7, #16]
 8009c74:	015a      	lsls	r2, r3, #5
 8009c76:	697b      	ldr	r3, [r7, #20]
 8009c78:	4413      	add	r3, r2
 8009c7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c7e:	691b      	ldr	r3, [r3, #16]
 8009c80:	693a      	ldr	r2, [r7, #16]
 8009c82:	0151      	lsls	r1, r2, #5
 8009c84:	697a      	ldr	r2, [r7, #20]
 8009c86:	440a      	add	r2, r1
 8009c88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009c8c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009c90:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8009c92:	693b      	ldr	r3, [r7, #16]
 8009c94:	015a      	lsls	r2, r3, #5
 8009c96:	697b      	ldr	r3, [r7, #20]
 8009c98:	4413      	add	r3, r2
 8009c9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c9e:	691a      	ldr	r2, [r3, #16]
 8009ca0:	68bb      	ldr	r3, [r7, #8]
 8009ca2:	69db      	ldr	r3, [r3, #28]
 8009ca4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009ca8:	6939      	ldr	r1, [r7, #16]
 8009caa:	0148      	lsls	r0, r1, #5
 8009cac:	6979      	ldr	r1, [r7, #20]
 8009cae:	4401      	add	r1, r0
 8009cb0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009cb4:	4313      	orrs	r3, r2
 8009cb6:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8009cb8:	79fb      	ldrb	r3, [r7, #7]
 8009cba:	2b01      	cmp	r3, #1
 8009cbc:	d10d      	bne.n	8009cda <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009cbe:	68bb      	ldr	r3, [r7, #8]
 8009cc0:	691b      	ldr	r3, [r3, #16]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	d009      	beq.n	8009cda <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009cc6:	68bb      	ldr	r3, [r7, #8]
 8009cc8:	6919      	ldr	r1, [r3, #16]
 8009cca:	693b      	ldr	r3, [r7, #16]
 8009ccc:	015a      	lsls	r2, r3, #5
 8009cce:	697b      	ldr	r3, [r7, #20]
 8009cd0:	4413      	add	r3, r2
 8009cd2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cd6:	460a      	mov	r2, r1
 8009cd8:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009cda:	693b      	ldr	r3, [r7, #16]
 8009cdc:	015a      	lsls	r2, r3, #5
 8009cde:	697b      	ldr	r3, [r7, #20]
 8009ce0:	4413      	add	r3, r2
 8009ce2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	693a      	ldr	r2, [r7, #16]
 8009cea:	0151      	lsls	r1, r2, #5
 8009cec:	697a      	ldr	r2, [r7, #20]
 8009cee:	440a      	add	r2, r1
 8009cf0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009cf4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009cf8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009cfa:	2300      	movs	r3, #0
}
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	371c      	adds	r7, #28
 8009d00:	46bd      	mov	sp, r7
 8009d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d06:	4770      	bx	lr

08009d08 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009d08:	b480      	push	{r7}
 8009d0a:	b087      	sub	sp, #28
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	6078      	str	r0, [r7, #4]
 8009d10:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009d12:	2300      	movs	r3, #0
 8009d14:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8009d16:	2300      	movs	r3, #0
 8009d18:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009d1e:	683b      	ldr	r3, [r7, #0]
 8009d20:	785b      	ldrb	r3, [r3, #1]
 8009d22:	2b01      	cmp	r3, #1
 8009d24:	d14a      	bne.n	8009dbc <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009d26:	683b      	ldr	r3, [r7, #0]
 8009d28:	781b      	ldrb	r3, [r3, #0]
 8009d2a:	015a      	lsls	r2, r3, #5
 8009d2c:	693b      	ldr	r3, [r7, #16]
 8009d2e:	4413      	add	r3, r2
 8009d30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009d3e:	f040 8086 	bne.w	8009e4e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009d42:	683b      	ldr	r3, [r7, #0]
 8009d44:	781b      	ldrb	r3, [r3, #0]
 8009d46:	015a      	lsls	r2, r3, #5
 8009d48:	693b      	ldr	r3, [r7, #16]
 8009d4a:	4413      	add	r3, r2
 8009d4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	683a      	ldr	r2, [r7, #0]
 8009d54:	7812      	ldrb	r2, [r2, #0]
 8009d56:	0151      	lsls	r1, r2, #5
 8009d58:	693a      	ldr	r2, [r7, #16]
 8009d5a:	440a      	add	r2, r1
 8009d5c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009d60:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009d64:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009d66:	683b      	ldr	r3, [r7, #0]
 8009d68:	781b      	ldrb	r3, [r3, #0]
 8009d6a:	015a      	lsls	r2, r3, #5
 8009d6c:	693b      	ldr	r3, [r7, #16]
 8009d6e:	4413      	add	r3, r2
 8009d70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	683a      	ldr	r2, [r7, #0]
 8009d78:	7812      	ldrb	r2, [r2, #0]
 8009d7a:	0151      	lsls	r1, r2, #5
 8009d7c:	693a      	ldr	r2, [r7, #16]
 8009d7e:	440a      	add	r2, r1
 8009d80:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009d84:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009d88:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	3301      	adds	r3, #1
 8009d8e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	f242 7210 	movw	r2, #10000	; 0x2710
 8009d96:	4293      	cmp	r3, r2
 8009d98:	d902      	bls.n	8009da0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009d9a:	2301      	movs	r3, #1
 8009d9c:	75fb      	strb	r3, [r7, #23]
          break;
 8009d9e:	e056      	b.n	8009e4e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009da0:	683b      	ldr	r3, [r7, #0]
 8009da2:	781b      	ldrb	r3, [r3, #0]
 8009da4:	015a      	lsls	r2, r3, #5
 8009da6:	693b      	ldr	r3, [r7, #16]
 8009da8:	4413      	add	r3, r2
 8009daa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009db4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009db8:	d0e7      	beq.n	8009d8a <USB_EPStopXfer+0x82>
 8009dba:	e048      	b.n	8009e4e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009dbc:	683b      	ldr	r3, [r7, #0]
 8009dbe:	781b      	ldrb	r3, [r3, #0]
 8009dc0:	015a      	lsls	r2, r3, #5
 8009dc2:	693b      	ldr	r3, [r7, #16]
 8009dc4:	4413      	add	r3, r2
 8009dc6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009dd0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009dd4:	d13b      	bne.n	8009e4e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009dd6:	683b      	ldr	r3, [r7, #0]
 8009dd8:	781b      	ldrb	r3, [r3, #0]
 8009dda:	015a      	lsls	r2, r3, #5
 8009ddc:	693b      	ldr	r3, [r7, #16]
 8009dde:	4413      	add	r3, r2
 8009de0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009de4:	681b      	ldr	r3, [r3, #0]
 8009de6:	683a      	ldr	r2, [r7, #0]
 8009de8:	7812      	ldrb	r2, [r2, #0]
 8009dea:	0151      	lsls	r1, r2, #5
 8009dec:	693a      	ldr	r2, [r7, #16]
 8009dee:	440a      	add	r2, r1
 8009df0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009df4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009df8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8009dfa:	683b      	ldr	r3, [r7, #0]
 8009dfc:	781b      	ldrb	r3, [r3, #0]
 8009dfe:	015a      	lsls	r2, r3, #5
 8009e00:	693b      	ldr	r3, [r7, #16]
 8009e02:	4413      	add	r3, r2
 8009e04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	683a      	ldr	r2, [r7, #0]
 8009e0c:	7812      	ldrb	r2, [r2, #0]
 8009e0e:	0151      	lsls	r1, r2, #5
 8009e10:	693a      	ldr	r2, [r7, #16]
 8009e12:	440a      	add	r2, r1
 8009e14:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009e18:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009e1c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	3301      	adds	r3, #1
 8009e22:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	f242 7210 	movw	r2, #10000	; 0x2710
 8009e2a:	4293      	cmp	r3, r2
 8009e2c:	d902      	bls.n	8009e34 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8009e2e:	2301      	movs	r3, #1
 8009e30:	75fb      	strb	r3, [r7, #23]
          break;
 8009e32:	e00c      	b.n	8009e4e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009e34:	683b      	ldr	r3, [r7, #0]
 8009e36:	781b      	ldrb	r3, [r3, #0]
 8009e38:	015a      	lsls	r2, r3, #5
 8009e3a:	693b      	ldr	r3, [r7, #16]
 8009e3c:	4413      	add	r3, r2
 8009e3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009e48:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009e4c:	d0e7      	beq.n	8009e1e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8009e4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e50:	4618      	mov	r0, r3
 8009e52:	371c      	adds	r7, #28
 8009e54:	46bd      	mov	sp, r7
 8009e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5a:	4770      	bx	lr

08009e5c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009e5c:	b480      	push	{r7}
 8009e5e:	b089      	sub	sp, #36	; 0x24
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	60f8      	str	r0, [r7, #12]
 8009e64:	60b9      	str	r1, [r7, #8]
 8009e66:	4611      	mov	r1, r2
 8009e68:	461a      	mov	r2, r3
 8009e6a:	460b      	mov	r3, r1
 8009e6c:	71fb      	strb	r3, [r7, #7]
 8009e6e:	4613      	mov	r3, r2
 8009e70:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009e76:	68bb      	ldr	r3, [r7, #8]
 8009e78:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8009e7a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d123      	bne.n	8009eca <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009e82:	88bb      	ldrh	r3, [r7, #4]
 8009e84:	3303      	adds	r3, #3
 8009e86:	089b      	lsrs	r3, r3, #2
 8009e88:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	61bb      	str	r3, [r7, #24]
 8009e8e:	e018      	b.n	8009ec2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009e90:	79fb      	ldrb	r3, [r7, #7]
 8009e92:	031a      	lsls	r2, r3, #12
 8009e94:	697b      	ldr	r3, [r7, #20]
 8009e96:	4413      	add	r3, r2
 8009e98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009e9c:	461a      	mov	r2, r3
 8009e9e:	69fb      	ldr	r3, [r7, #28]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009ea4:	69fb      	ldr	r3, [r7, #28]
 8009ea6:	3301      	adds	r3, #1
 8009ea8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009eaa:	69fb      	ldr	r3, [r7, #28]
 8009eac:	3301      	adds	r3, #1
 8009eae:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009eb0:	69fb      	ldr	r3, [r7, #28]
 8009eb2:	3301      	adds	r3, #1
 8009eb4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009eb6:	69fb      	ldr	r3, [r7, #28]
 8009eb8:	3301      	adds	r3, #1
 8009eba:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009ebc:	69bb      	ldr	r3, [r7, #24]
 8009ebe:	3301      	adds	r3, #1
 8009ec0:	61bb      	str	r3, [r7, #24]
 8009ec2:	69ba      	ldr	r2, [r7, #24]
 8009ec4:	693b      	ldr	r3, [r7, #16]
 8009ec6:	429a      	cmp	r2, r3
 8009ec8:	d3e2      	bcc.n	8009e90 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009eca:	2300      	movs	r3, #0
}
 8009ecc:	4618      	mov	r0, r3
 8009ece:	3724      	adds	r7, #36	; 0x24
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed6:	4770      	bx	lr

08009ed8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009ed8:	b480      	push	{r7}
 8009eda:	b08b      	sub	sp, #44	; 0x2c
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	60f8      	str	r0, [r7, #12]
 8009ee0:	60b9      	str	r1, [r7, #8]
 8009ee2:	4613      	mov	r3, r2
 8009ee4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009eea:	68bb      	ldr	r3, [r7, #8]
 8009eec:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009eee:	88fb      	ldrh	r3, [r7, #6]
 8009ef0:	089b      	lsrs	r3, r3, #2
 8009ef2:	b29b      	uxth	r3, r3
 8009ef4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009ef6:	88fb      	ldrh	r3, [r7, #6]
 8009ef8:	f003 0303 	and.w	r3, r3, #3
 8009efc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009efe:	2300      	movs	r3, #0
 8009f00:	623b      	str	r3, [r7, #32]
 8009f02:	e014      	b.n	8009f2e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009f04:	69bb      	ldr	r3, [r7, #24]
 8009f06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009f0a:	681a      	ldr	r2, [r3, #0]
 8009f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f0e:	601a      	str	r2, [r3, #0]
    pDest++;
 8009f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f12:	3301      	adds	r3, #1
 8009f14:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f18:	3301      	adds	r3, #1
 8009f1a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f1e:	3301      	adds	r3, #1
 8009f20:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f24:	3301      	adds	r3, #1
 8009f26:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8009f28:	6a3b      	ldr	r3, [r7, #32]
 8009f2a:	3301      	adds	r3, #1
 8009f2c:	623b      	str	r3, [r7, #32]
 8009f2e:	6a3a      	ldr	r2, [r7, #32]
 8009f30:	697b      	ldr	r3, [r7, #20]
 8009f32:	429a      	cmp	r2, r3
 8009f34:	d3e6      	bcc.n	8009f04 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009f36:	8bfb      	ldrh	r3, [r7, #30]
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d01e      	beq.n	8009f7a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009f40:	69bb      	ldr	r3, [r7, #24]
 8009f42:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009f46:	461a      	mov	r2, r3
 8009f48:	f107 0310 	add.w	r3, r7, #16
 8009f4c:	6812      	ldr	r2, [r2, #0]
 8009f4e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009f50:	693a      	ldr	r2, [r7, #16]
 8009f52:	6a3b      	ldr	r3, [r7, #32]
 8009f54:	b2db      	uxtb	r3, r3
 8009f56:	00db      	lsls	r3, r3, #3
 8009f58:	fa22 f303 	lsr.w	r3, r2, r3
 8009f5c:	b2da      	uxtb	r2, r3
 8009f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f60:	701a      	strb	r2, [r3, #0]
      i++;
 8009f62:	6a3b      	ldr	r3, [r7, #32]
 8009f64:	3301      	adds	r3, #1
 8009f66:	623b      	str	r3, [r7, #32]
      pDest++;
 8009f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f6a:	3301      	adds	r3, #1
 8009f6c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8009f6e:	8bfb      	ldrh	r3, [r7, #30]
 8009f70:	3b01      	subs	r3, #1
 8009f72:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009f74:	8bfb      	ldrh	r3, [r7, #30]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d1ea      	bne.n	8009f50 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	372c      	adds	r7, #44	; 0x2c
 8009f80:	46bd      	mov	sp, r7
 8009f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f86:	4770      	bx	lr

08009f88 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009f88:	b480      	push	{r7}
 8009f8a:	b085      	sub	sp, #20
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]
 8009f90:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009f96:	683b      	ldr	r3, [r7, #0]
 8009f98:	781b      	ldrb	r3, [r3, #0]
 8009f9a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	785b      	ldrb	r3, [r3, #1]
 8009fa0:	2b01      	cmp	r3, #1
 8009fa2:	d12c      	bne.n	8009ffe <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009fa4:	68bb      	ldr	r3, [r7, #8]
 8009fa6:	015a      	lsls	r2, r3, #5
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	4413      	add	r3, r2
 8009fac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	db12      	blt.n	8009fdc <USB_EPSetStall+0x54>
 8009fb6:	68bb      	ldr	r3, [r7, #8]
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d00f      	beq.n	8009fdc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009fbc:	68bb      	ldr	r3, [r7, #8]
 8009fbe:	015a      	lsls	r2, r3, #5
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	4413      	add	r3, r2
 8009fc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	68ba      	ldr	r2, [r7, #8]
 8009fcc:	0151      	lsls	r1, r2, #5
 8009fce:	68fa      	ldr	r2, [r7, #12]
 8009fd0:	440a      	add	r2, r1
 8009fd2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009fd6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009fda:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009fdc:	68bb      	ldr	r3, [r7, #8]
 8009fde:	015a      	lsls	r2, r3, #5
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	4413      	add	r3, r2
 8009fe4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	68ba      	ldr	r2, [r7, #8]
 8009fec:	0151      	lsls	r1, r2, #5
 8009fee:	68fa      	ldr	r2, [r7, #12]
 8009ff0:	440a      	add	r2, r1
 8009ff2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009ff6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009ffa:	6013      	str	r3, [r2, #0]
 8009ffc:	e02b      	b.n	800a056 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009ffe:	68bb      	ldr	r3, [r7, #8]
 800a000:	015a      	lsls	r2, r3, #5
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	4413      	add	r3, r2
 800a006:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	db12      	blt.n	800a036 <USB_EPSetStall+0xae>
 800a010:	68bb      	ldr	r3, [r7, #8]
 800a012:	2b00      	cmp	r3, #0
 800a014:	d00f      	beq.n	800a036 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800a016:	68bb      	ldr	r3, [r7, #8]
 800a018:	015a      	lsls	r2, r3, #5
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	4413      	add	r3, r2
 800a01e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	68ba      	ldr	r2, [r7, #8]
 800a026:	0151      	lsls	r1, r2, #5
 800a028:	68fa      	ldr	r2, [r7, #12]
 800a02a:	440a      	add	r2, r1
 800a02c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a030:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a034:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800a036:	68bb      	ldr	r3, [r7, #8]
 800a038:	015a      	lsls	r2, r3, #5
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	4413      	add	r3, r2
 800a03e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	68ba      	ldr	r2, [r7, #8]
 800a046:	0151      	lsls	r1, r2, #5
 800a048:	68fa      	ldr	r2, [r7, #12]
 800a04a:	440a      	add	r2, r1
 800a04c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a050:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800a054:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a056:	2300      	movs	r3, #0
}
 800a058:	4618      	mov	r0, r3
 800a05a:	3714      	adds	r7, #20
 800a05c:	46bd      	mov	sp, r7
 800a05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a062:	4770      	bx	lr

0800a064 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a064:	b480      	push	{r7}
 800a066:	b085      	sub	sp, #20
 800a068:	af00      	add	r7, sp, #0
 800a06a:	6078      	str	r0, [r7, #4]
 800a06c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a072:	683b      	ldr	r3, [r7, #0]
 800a074:	781b      	ldrb	r3, [r3, #0]
 800a076:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a078:	683b      	ldr	r3, [r7, #0]
 800a07a:	785b      	ldrb	r3, [r3, #1]
 800a07c:	2b01      	cmp	r3, #1
 800a07e:	d128      	bne.n	800a0d2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a080:	68bb      	ldr	r3, [r7, #8]
 800a082:	015a      	lsls	r2, r3, #5
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	4413      	add	r3, r2
 800a088:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	68ba      	ldr	r2, [r7, #8]
 800a090:	0151      	lsls	r1, r2, #5
 800a092:	68fa      	ldr	r2, [r7, #12]
 800a094:	440a      	add	r2, r1
 800a096:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a09a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a09e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a0a0:	683b      	ldr	r3, [r7, #0]
 800a0a2:	791b      	ldrb	r3, [r3, #4]
 800a0a4:	2b03      	cmp	r3, #3
 800a0a6:	d003      	beq.n	800a0b0 <USB_EPClearStall+0x4c>
 800a0a8:	683b      	ldr	r3, [r7, #0]
 800a0aa:	791b      	ldrb	r3, [r3, #4]
 800a0ac:	2b02      	cmp	r3, #2
 800a0ae:	d138      	bne.n	800a122 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a0b0:	68bb      	ldr	r3, [r7, #8]
 800a0b2:	015a      	lsls	r2, r3, #5
 800a0b4:	68fb      	ldr	r3, [r7, #12]
 800a0b6:	4413      	add	r3, r2
 800a0b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	68ba      	ldr	r2, [r7, #8]
 800a0c0:	0151      	lsls	r1, r2, #5
 800a0c2:	68fa      	ldr	r2, [r7, #12]
 800a0c4:	440a      	add	r2, r1
 800a0c6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a0ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a0ce:	6013      	str	r3, [r2, #0]
 800a0d0:	e027      	b.n	800a122 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a0d2:	68bb      	ldr	r3, [r7, #8]
 800a0d4:	015a      	lsls	r2, r3, #5
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	4413      	add	r3, r2
 800a0da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	68ba      	ldr	r2, [r7, #8]
 800a0e2:	0151      	lsls	r1, r2, #5
 800a0e4:	68fa      	ldr	r2, [r7, #12]
 800a0e6:	440a      	add	r2, r1
 800a0e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a0ec:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800a0f0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	791b      	ldrb	r3, [r3, #4]
 800a0f6:	2b03      	cmp	r3, #3
 800a0f8:	d003      	beq.n	800a102 <USB_EPClearStall+0x9e>
 800a0fa:	683b      	ldr	r3, [r7, #0]
 800a0fc:	791b      	ldrb	r3, [r3, #4]
 800a0fe:	2b02      	cmp	r3, #2
 800a100:	d10f      	bne.n	800a122 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a102:	68bb      	ldr	r3, [r7, #8]
 800a104:	015a      	lsls	r2, r3, #5
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	4413      	add	r3, r2
 800a10a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a10e:	681b      	ldr	r3, [r3, #0]
 800a110:	68ba      	ldr	r2, [r7, #8]
 800a112:	0151      	lsls	r1, r2, #5
 800a114:	68fa      	ldr	r2, [r7, #12]
 800a116:	440a      	add	r2, r1
 800a118:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a11c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a120:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800a122:	2300      	movs	r3, #0
}
 800a124:	4618      	mov	r0, r3
 800a126:	3714      	adds	r7, #20
 800a128:	46bd      	mov	sp, r7
 800a12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12e:	4770      	bx	lr

0800a130 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800a130:	b480      	push	{r7}
 800a132:	b085      	sub	sp, #20
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]
 800a138:	460b      	mov	r3, r1
 800a13a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	68fa      	ldr	r2, [r7, #12]
 800a14a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a14e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800a152:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a15a:	681a      	ldr	r2, [r3, #0]
 800a15c:	78fb      	ldrb	r3, [r7, #3]
 800a15e:	011b      	lsls	r3, r3, #4
 800a160:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800a164:	68f9      	ldr	r1, [r7, #12]
 800a166:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a16a:	4313      	orrs	r3, r2
 800a16c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800a16e:	2300      	movs	r3, #0
}
 800a170:	4618      	mov	r0, r3
 800a172:	3714      	adds	r7, #20
 800a174:	46bd      	mov	sp, r7
 800a176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17a:	4770      	bx	lr

0800a17c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a17c:	b480      	push	{r7}
 800a17e:	b085      	sub	sp, #20
 800a180:	af00      	add	r7, sp, #0
 800a182:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	68fa      	ldr	r2, [r7, #12]
 800a192:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a196:	f023 0303 	bic.w	r3, r3, #3
 800a19a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a1a2:	685b      	ldr	r3, [r3, #4]
 800a1a4:	68fa      	ldr	r2, [r7, #12]
 800a1a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a1aa:	f023 0302 	bic.w	r3, r3, #2
 800a1ae:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a1b0:	2300      	movs	r3, #0
}
 800a1b2:	4618      	mov	r0, r3
 800a1b4:	3714      	adds	r7, #20
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1bc:	4770      	bx	lr

0800a1be <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800a1be:	b480      	push	{r7}
 800a1c0:	b085      	sub	sp, #20
 800a1c2:	af00      	add	r7, sp, #0
 800a1c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	68fa      	ldr	r2, [r7, #12]
 800a1d4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a1d8:	f023 0303 	bic.w	r3, r3, #3
 800a1dc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a1e4:	685b      	ldr	r3, [r3, #4]
 800a1e6:	68fa      	ldr	r2, [r7, #12]
 800a1e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a1ec:	f043 0302 	orr.w	r3, r3, #2
 800a1f0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a1f2:	2300      	movs	r3, #0
}
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	3714      	adds	r7, #20
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fe:	4770      	bx	lr

0800a200 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a200:	b480      	push	{r7}
 800a202:	b085      	sub	sp, #20
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	695b      	ldr	r3, [r3, #20]
 800a20c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	699b      	ldr	r3, [r3, #24]
 800a212:	68fa      	ldr	r2, [r7, #12]
 800a214:	4013      	ands	r3, r2
 800a216:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a218:	68fb      	ldr	r3, [r7, #12]
}
 800a21a:	4618      	mov	r0, r3
 800a21c:	3714      	adds	r7, #20
 800a21e:	46bd      	mov	sp, r7
 800a220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a224:	4770      	bx	lr

0800a226 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a226:	b480      	push	{r7}
 800a228:	b085      	sub	sp, #20
 800a22a:	af00      	add	r7, sp, #0
 800a22c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a238:	699b      	ldr	r3, [r3, #24]
 800a23a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a242:	69db      	ldr	r3, [r3, #28]
 800a244:	68ba      	ldr	r2, [r7, #8]
 800a246:	4013      	ands	r3, r2
 800a248:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a24a:	68bb      	ldr	r3, [r7, #8]
 800a24c:	0c1b      	lsrs	r3, r3, #16
}
 800a24e:	4618      	mov	r0, r3
 800a250:	3714      	adds	r7, #20
 800a252:	46bd      	mov	sp, r7
 800a254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a258:	4770      	bx	lr

0800a25a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a25a:	b480      	push	{r7}
 800a25c:	b085      	sub	sp, #20
 800a25e:	af00      	add	r7, sp, #0
 800a260:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a26c:	699b      	ldr	r3, [r3, #24]
 800a26e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a276:	69db      	ldr	r3, [r3, #28]
 800a278:	68ba      	ldr	r2, [r7, #8]
 800a27a:	4013      	ands	r3, r2
 800a27c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a27e:	68bb      	ldr	r3, [r7, #8]
 800a280:	b29b      	uxth	r3, r3
}
 800a282:	4618      	mov	r0, r3
 800a284:	3714      	adds	r7, #20
 800a286:	46bd      	mov	sp, r7
 800a288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a28c:	4770      	bx	lr

0800a28e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a28e:	b480      	push	{r7}
 800a290:	b085      	sub	sp, #20
 800a292:	af00      	add	r7, sp, #0
 800a294:	6078      	str	r0, [r7, #4]
 800a296:	460b      	mov	r3, r1
 800a298:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a29e:	78fb      	ldrb	r3, [r7, #3]
 800a2a0:	015a      	lsls	r2, r3, #5
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	4413      	add	r3, r2
 800a2a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a2aa:	689b      	ldr	r3, [r3, #8]
 800a2ac:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a2b4:	695b      	ldr	r3, [r3, #20]
 800a2b6:	68ba      	ldr	r2, [r7, #8]
 800a2b8:	4013      	ands	r3, r2
 800a2ba:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a2bc:	68bb      	ldr	r3, [r7, #8]
}
 800a2be:	4618      	mov	r0, r3
 800a2c0:	3714      	adds	r7, #20
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2c8:	4770      	bx	lr

0800a2ca <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a2ca:	b480      	push	{r7}
 800a2cc:	b087      	sub	sp, #28
 800a2ce:	af00      	add	r7, sp, #0
 800a2d0:	6078      	str	r0, [r7, #4]
 800a2d2:	460b      	mov	r3, r1
 800a2d4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a2da:	697b      	ldr	r3, [r7, #20]
 800a2dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a2e0:	691b      	ldr	r3, [r3, #16]
 800a2e2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a2e4:	697b      	ldr	r3, [r7, #20]
 800a2e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a2ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a2ec:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a2ee:	78fb      	ldrb	r3, [r7, #3]
 800a2f0:	f003 030f 	and.w	r3, r3, #15
 800a2f4:	68fa      	ldr	r2, [r7, #12]
 800a2f6:	fa22 f303 	lsr.w	r3, r2, r3
 800a2fa:	01db      	lsls	r3, r3, #7
 800a2fc:	b2db      	uxtb	r3, r3
 800a2fe:	693a      	ldr	r2, [r7, #16]
 800a300:	4313      	orrs	r3, r2
 800a302:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a304:	78fb      	ldrb	r3, [r7, #3]
 800a306:	015a      	lsls	r2, r3, #5
 800a308:	697b      	ldr	r3, [r7, #20]
 800a30a:	4413      	add	r3, r2
 800a30c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a310:	689b      	ldr	r3, [r3, #8]
 800a312:	693a      	ldr	r2, [r7, #16]
 800a314:	4013      	ands	r3, r2
 800a316:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a318:	68bb      	ldr	r3, [r7, #8]
}
 800a31a:	4618      	mov	r0, r3
 800a31c:	371c      	adds	r7, #28
 800a31e:	46bd      	mov	sp, r7
 800a320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a324:	4770      	bx	lr

0800a326 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a326:	b480      	push	{r7}
 800a328:	b083      	sub	sp, #12
 800a32a:	af00      	add	r7, sp, #0
 800a32c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	695b      	ldr	r3, [r3, #20]
 800a332:	f003 0301 	and.w	r3, r3, #1
}
 800a336:	4618      	mov	r0, r3
 800a338:	370c      	adds	r7, #12
 800a33a:	46bd      	mov	sp, r7
 800a33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a340:	4770      	bx	lr

0800a342 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800a342:	b480      	push	{r7}
 800a344:	b085      	sub	sp, #20
 800a346:	af00      	add	r7, sp, #0
 800a348:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	68fa      	ldr	r2, [r7, #12]
 800a358:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a35c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800a360:	f023 0307 	bic.w	r3, r3, #7
 800a364:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a36c:	685b      	ldr	r3, [r3, #4]
 800a36e:	68fa      	ldr	r2, [r7, #12]
 800a370:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a374:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a378:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a37a:	2300      	movs	r3, #0
}
 800a37c:	4618      	mov	r0, r3
 800a37e:	3714      	adds	r7, #20
 800a380:	46bd      	mov	sp, r7
 800a382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a386:	4770      	bx	lr

0800a388 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800a388:	b480      	push	{r7}
 800a38a:	b087      	sub	sp, #28
 800a38c:	af00      	add	r7, sp, #0
 800a38e:	60f8      	str	r0, [r7, #12]
 800a390:	460b      	mov	r3, r1
 800a392:	607a      	str	r2, [r7, #4]
 800a394:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	333c      	adds	r3, #60	; 0x3c
 800a39e:	3304      	adds	r3, #4
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a3a4:	693b      	ldr	r3, [r7, #16]
 800a3a6:	4a26      	ldr	r2, [pc, #152]	; (800a440 <USB_EP0_OutStart+0xb8>)
 800a3a8:	4293      	cmp	r3, r2
 800a3aa:	d90a      	bls.n	800a3c2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a3ac:	697b      	ldr	r3, [r7, #20]
 800a3ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a3b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a3bc:	d101      	bne.n	800a3c2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a3be:	2300      	movs	r3, #0
 800a3c0:	e037      	b.n	800a432 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a3c2:	697b      	ldr	r3, [r7, #20]
 800a3c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a3c8:	461a      	mov	r2, r3
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a3ce:	697b      	ldr	r3, [r7, #20]
 800a3d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a3d4:	691b      	ldr	r3, [r3, #16]
 800a3d6:	697a      	ldr	r2, [r7, #20]
 800a3d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a3dc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a3e0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a3e2:	697b      	ldr	r3, [r7, #20]
 800a3e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a3e8:	691b      	ldr	r3, [r3, #16]
 800a3ea:	697a      	ldr	r2, [r7, #20]
 800a3ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a3f0:	f043 0318 	orr.w	r3, r3, #24
 800a3f4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a3f6:	697b      	ldr	r3, [r7, #20]
 800a3f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a3fc:	691b      	ldr	r3, [r3, #16]
 800a3fe:	697a      	ldr	r2, [r7, #20]
 800a400:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a404:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800a408:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a40a:	7afb      	ldrb	r3, [r7, #11]
 800a40c:	2b01      	cmp	r3, #1
 800a40e:	d10f      	bne.n	800a430 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a410:	697b      	ldr	r3, [r7, #20]
 800a412:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a416:	461a      	mov	r2, r3
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a41c:	697b      	ldr	r3, [r7, #20]
 800a41e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	697a      	ldr	r2, [r7, #20]
 800a426:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a42a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800a42e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a430:	2300      	movs	r3, #0
}
 800a432:	4618      	mov	r0, r3
 800a434:	371c      	adds	r7, #28
 800a436:	46bd      	mov	sp, r7
 800a438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43c:	4770      	bx	lr
 800a43e:	bf00      	nop
 800a440:	4f54300a 	.word	0x4f54300a

0800a444 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a444:	b480      	push	{r7}
 800a446:	b085      	sub	sp, #20
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a44c:	2300      	movs	r3, #0
 800a44e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	3301      	adds	r3, #1
 800a454:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	4a13      	ldr	r2, [pc, #76]	; (800a4a8 <USB_CoreReset+0x64>)
 800a45a:	4293      	cmp	r3, r2
 800a45c:	d901      	bls.n	800a462 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a45e:	2303      	movs	r3, #3
 800a460:	e01b      	b.n	800a49a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	691b      	ldr	r3, [r3, #16]
 800a466:	2b00      	cmp	r3, #0
 800a468:	daf2      	bge.n	800a450 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a46a:	2300      	movs	r3, #0
 800a46c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	691b      	ldr	r3, [r3, #16]
 800a472:	f043 0201 	orr.w	r2, r3, #1
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	3301      	adds	r3, #1
 800a47e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	4a09      	ldr	r2, [pc, #36]	; (800a4a8 <USB_CoreReset+0x64>)
 800a484:	4293      	cmp	r3, r2
 800a486:	d901      	bls.n	800a48c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a488:	2303      	movs	r3, #3
 800a48a:	e006      	b.n	800a49a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	691b      	ldr	r3, [r3, #16]
 800a490:	f003 0301 	and.w	r3, r3, #1
 800a494:	2b01      	cmp	r3, #1
 800a496:	d0f0      	beq.n	800a47a <USB_CoreReset+0x36>

  return HAL_OK;
 800a498:	2300      	movs	r3, #0
}
 800a49a:	4618      	mov	r0, r3
 800a49c:	3714      	adds	r7, #20
 800a49e:	46bd      	mov	sp, r7
 800a4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a4:	4770      	bx	lr
 800a4a6:	bf00      	nop
 800a4a8:	00030d40 	.word	0x00030d40

0800a4ac <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a4ac:	b580      	push	{r7, lr}
 800a4ae:	b084      	sub	sp, #16
 800a4b0:	af00      	add	r7, sp, #0
 800a4b2:	6078      	str	r0, [r7, #4]
 800a4b4:	460b      	mov	r3, r1
 800a4b6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a4b8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800a4bc:	f005 fb64 	bl	800fb88 <USBD_static_malloc>
 800a4c0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d109      	bne.n	800a4dc <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	32b0      	adds	r2, #176	; 0xb0
 800a4d2:	2100      	movs	r1, #0
 800a4d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800a4d8:	2302      	movs	r3, #2
 800a4da:	e0d4      	b.n	800a686 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800a4dc:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800a4e0:	2100      	movs	r1, #0
 800a4e2:	68f8      	ldr	r0, [r7, #12]
 800a4e4:	f005 fbdc 	bl	800fca0 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	32b0      	adds	r2, #176	; 0xb0
 800a4f2:	68f9      	ldr	r1, [r7, #12]
 800a4f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	32b0      	adds	r2, #176	; 0xb0
 800a502:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	7c1b      	ldrb	r3, [r3, #16]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d138      	bne.n	800a586 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a514:	4b5e      	ldr	r3, [pc, #376]	; (800a690 <USBD_CDC_Init+0x1e4>)
 800a516:	7819      	ldrb	r1, [r3, #0]
 800a518:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a51c:	2202      	movs	r2, #2
 800a51e:	6878      	ldr	r0, [r7, #4]
 800a520:	f005 fa0f 	bl	800f942 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a524:	4b5a      	ldr	r3, [pc, #360]	; (800a690 <USBD_CDC_Init+0x1e4>)
 800a526:	781b      	ldrb	r3, [r3, #0]
 800a528:	f003 020f 	and.w	r2, r3, #15
 800a52c:	6879      	ldr	r1, [r7, #4]
 800a52e:	4613      	mov	r3, r2
 800a530:	009b      	lsls	r3, r3, #2
 800a532:	4413      	add	r3, r2
 800a534:	009b      	lsls	r3, r3, #2
 800a536:	440b      	add	r3, r1
 800a538:	3324      	adds	r3, #36	; 0x24
 800a53a:	2201      	movs	r2, #1
 800a53c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a53e:	4b55      	ldr	r3, [pc, #340]	; (800a694 <USBD_CDC_Init+0x1e8>)
 800a540:	7819      	ldrb	r1, [r3, #0]
 800a542:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a546:	2202      	movs	r2, #2
 800a548:	6878      	ldr	r0, [r7, #4]
 800a54a:	f005 f9fa 	bl	800f942 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a54e:	4b51      	ldr	r3, [pc, #324]	; (800a694 <USBD_CDC_Init+0x1e8>)
 800a550:	781b      	ldrb	r3, [r3, #0]
 800a552:	f003 020f 	and.w	r2, r3, #15
 800a556:	6879      	ldr	r1, [r7, #4]
 800a558:	4613      	mov	r3, r2
 800a55a:	009b      	lsls	r3, r3, #2
 800a55c:	4413      	add	r3, r2
 800a55e:	009b      	lsls	r3, r3, #2
 800a560:	440b      	add	r3, r1
 800a562:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a566:	2201      	movs	r2, #1
 800a568:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a56a:	4b4b      	ldr	r3, [pc, #300]	; (800a698 <USBD_CDC_Init+0x1ec>)
 800a56c:	781b      	ldrb	r3, [r3, #0]
 800a56e:	f003 020f 	and.w	r2, r3, #15
 800a572:	6879      	ldr	r1, [r7, #4]
 800a574:	4613      	mov	r3, r2
 800a576:	009b      	lsls	r3, r3, #2
 800a578:	4413      	add	r3, r2
 800a57a:	009b      	lsls	r3, r3, #2
 800a57c:	440b      	add	r3, r1
 800a57e:	3326      	adds	r3, #38	; 0x26
 800a580:	2210      	movs	r2, #16
 800a582:	801a      	strh	r2, [r3, #0]
 800a584:	e035      	b.n	800a5f2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a586:	4b42      	ldr	r3, [pc, #264]	; (800a690 <USBD_CDC_Init+0x1e4>)
 800a588:	7819      	ldrb	r1, [r3, #0]
 800a58a:	2340      	movs	r3, #64	; 0x40
 800a58c:	2202      	movs	r2, #2
 800a58e:	6878      	ldr	r0, [r7, #4]
 800a590:	f005 f9d7 	bl	800f942 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a594:	4b3e      	ldr	r3, [pc, #248]	; (800a690 <USBD_CDC_Init+0x1e4>)
 800a596:	781b      	ldrb	r3, [r3, #0]
 800a598:	f003 020f 	and.w	r2, r3, #15
 800a59c:	6879      	ldr	r1, [r7, #4]
 800a59e:	4613      	mov	r3, r2
 800a5a0:	009b      	lsls	r3, r3, #2
 800a5a2:	4413      	add	r3, r2
 800a5a4:	009b      	lsls	r3, r3, #2
 800a5a6:	440b      	add	r3, r1
 800a5a8:	3324      	adds	r3, #36	; 0x24
 800a5aa:	2201      	movs	r2, #1
 800a5ac:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a5ae:	4b39      	ldr	r3, [pc, #228]	; (800a694 <USBD_CDC_Init+0x1e8>)
 800a5b0:	7819      	ldrb	r1, [r3, #0]
 800a5b2:	2340      	movs	r3, #64	; 0x40
 800a5b4:	2202      	movs	r2, #2
 800a5b6:	6878      	ldr	r0, [r7, #4]
 800a5b8:	f005 f9c3 	bl	800f942 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a5bc:	4b35      	ldr	r3, [pc, #212]	; (800a694 <USBD_CDC_Init+0x1e8>)
 800a5be:	781b      	ldrb	r3, [r3, #0]
 800a5c0:	f003 020f 	and.w	r2, r3, #15
 800a5c4:	6879      	ldr	r1, [r7, #4]
 800a5c6:	4613      	mov	r3, r2
 800a5c8:	009b      	lsls	r3, r3, #2
 800a5ca:	4413      	add	r3, r2
 800a5cc:	009b      	lsls	r3, r3, #2
 800a5ce:	440b      	add	r3, r1
 800a5d0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a5d4:	2201      	movs	r2, #1
 800a5d6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a5d8:	4b2f      	ldr	r3, [pc, #188]	; (800a698 <USBD_CDC_Init+0x1ec>)
 800a5da:	781b      	ldrb	r3, [r3, #0]
 800a5dc:	f003 020f 	and.w	r2, r3, #15
 800a5e0:	6879      	ldr	r1, [r7, #4]
 800a5e2:	4613      	mov	r3, r2
 800a5e4:	009b      	lsls	r3, r3, #2
 800a5e6:	4413      	add	r3, r2
 800a5e8:	009b      	lsls	r3, r3, #2
 800a5ea:	440b      	add	r3, r1
 800a5ec:	3326      	adds	r3, #38	; 0x26
 800a5ee:	2210      	movs	r2, #16
 800a5f0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a5f2:	4b29      	ldr	r3, [pc, #164]	; (800a698 <USBD_CDC_Init+0x1ec>)
 800a5f4:	7819      	ldrb	r1, [r3, #0]
 800a5f6:	2308      	movs	r3, #8
 800a5f8:	2203      	movs	r2, #3
 800a5fa:	6878      	ldr	r0, [r7, #4]
 800a5fc:	f005 f9a1 	bl	800f942 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800a600:	4b25      	ldr	r3, [pc, #148]	; (800a698 <USBD_CDC_Init+0x1ec>)
 800a602:	781b      	ldrb	r3, [r3, #0]
 800a604:	f003 020f 	and.w	r2, r3, #15
 800a608:	6879      	ldr	r1, [r7, #4]
 800a60a:	4613      	mov	r3, r2
 800a60c:	009b      	lsls	r3, r3, #2
 800a60e:	4413      	add	r3, r2
 800a610:	009b      	lsls	r3, r3, #2
 800a612:	440b      	add	r3, r1
 800a614:	3324      	adds	r3, #36	; 0x24
 800a616:	2201      	movs	r2, #1
 800a618:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800a61a:	68fb      	ldr	r3, [r7, #12]
 800a61c:	2200      	movs	r2, #0
 800a61e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a628:	687a      	ldr	r2, [r7, #4]
 800a62a:	33b0      	adds	r3, #176	; 0xb0
 800a62c:	009b      	lsls	r3, r3, #2
 800a62e:	4413      	add	r3, r2
 800a630:	685b      	ldr	r3, [r3, #4]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	2200      	movs	r2, #0
 800a63a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	2200      	movs	r2, #0
 800a642:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800a646:	68fb      	ldr	r3, [r7, #12]
 800a648:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d101      	bne.n	800a654 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800a650:	2302      	movs	r3, #2
 800a652:	e018      	b.n	800a686 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	7c1b      	ldrb	r3, [r3, #16]
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d10a      	bne.n	800a672 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a65c:	4b0d      	ldr	r3, [pc, #52]	; (800a694 <USBD_CDC_Init+0x1e8>)
 800a65e:	7819      	ldrb	r1, [r3, #0]
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a666:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a66a:	6878      	ldr	r0, [r7, #4]
 800a66c:	f005 fa58 	bl	800fb20 <USBD_LL_PrepareReceive>
 800a670:	e008      	b.n	800a684 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a672:	4b08      	ldr	r3, [pc, #32]	; (800a694 <USBD_CDC_Init+0x1e8>)
 800a674:	7819      	ldrb	r1, [r3, #0]
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a67c:	2340      	movs	r3, #64	; 0x40
 800a67e:	6878      	ldr	r0, [r7, #4]
 800a680:	f005 fa4e 	bl	800fb20 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a684:	2300      	movs	r3, #0
}
 800a686:	4618      	mov	r0, r3
 800a688:	3710      	adds	r7, #16
 800a68a:	46bd      	mov	sp, r7
 800a68c:	bd80      	pop	{r7, pc}
 800a68e:	bf00      	nop
 800a690:	2000062f 	.word	0x2000062f
 800a694:	20000630 	.word	0x20000630
 800a698:	20000631 	.word	0x20000631

0800a69c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a69c:	b580      	push	{r7, lr}
 800a69e:	b082      	sub	sp, #8
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	6078      	str	r0, [r7, #4]
 800a6a4:	460b      	mov	r3, r1
 800a6a6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800a6a8:	4b3a      	ldr	r3, [pc, #232]	; (800a794 <USBD_CDC_DeInit+0xf8>)
 800a6aa:	781b      	ldrb	r3, [r3, #0]
 800a6ac:	4619      	mov	r1, r3
 800a6ae:	6878      	ldr	r0, [r7, #4]
 800a6b0:	f005 f96d 	bl	800f98e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800a6b4:	4b37      	ldr	r3, [pc, #220]	; (800a794 <USBD_CDC_DeInit+0xf8>)
 800a6b6:	781b      	ldrb	r3, [r3, #0]
 800a6b8:	f003 020f 	and.w	r2, r3, #15
 800a6bc:	6879      	ldr	r1, [r7, #4]
 800a6be:	4613      	mov	r3, r2
 800a6c0:	009b      	lsls	r3, r3, #2
 800a6c2:	4413      	add	r3, r2
 800a6c4:	009b      	lsls	r3, r3, #2
 800a6c6:	440b      	add	r3, r1
 800a6c8:	3324      	adds	r3, #36	; 0x24
 800a6ca:	2200      	movs	r2, #0
 800a6cc:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800a6ce:	4b32      	ldr	r3, [pc, #200]	; (800a798 <USBD_CDC_DeInit+0xfc>)
 800a6d0:	781b      	ldrb	r3, [r3, #0]
 800a6d2:	4619      	mov	r1, r3
 800a6d4:	6878      	ldr	r0, [r7, #4]
 800a6d6:	f005 f95a 	bl	800f98e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800a6da:	4b2f      	ldr	r3, [pc, #188]	; (800a798 <USBD_CDC_DeInit+0xfc>)
 800a6dc:	781b      	ldrb	r3, [r3, #0]
 800a6de:	f003 020f 	and.w	r2, r3, #15
 800a6e2:	6879      	ldr	r1, [r7, #4]
 800a6e4:	4613      	mov	r3, r2
 800a6e6:	009b      	lsls	r3, r3, #2
 800a6e8:	4413      	add	r3, r2
 800a6ea:	009b      	lsls	r3, r3, #2
 800a6ec:	440b      	add	r3, r1
 800a6ee:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800a6f6:	4b29      	ldr	r3, [pc, #164]	; (800a79c <USBD_CDC_DeInit+0x100>)
 800a6f8:	781b      	ldrb	r3, [r3, #0]
 800a6fa:	4619      	mov	r1, r3
 800a6fc:	6878      	ldr	r0, [r7, #4]
 800a6fe:	f005 f946 	bl	800f98e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800a702:	4b26      	ldr	r3, [pc, #152]	; (800a79c <USBD_CDC_DeInit+0x100>)
 800a704:	781b      	ldrb	r3, [r3, #0]
 800a706:	f003 020f 	and.w	r2, r3, #15
 800a70a:	6879      	ldr	r1, [r7, #4]
 800a70c:	4613      	mov	r3, r2
 800a70e:	009b      	lsls	r3, r3, #2
 800a710:	4413      	add	r3, r2
 800a712:	009b      	lsls	r3, r3, #2
 800a714:	440b      	add	r3, r1
 800a716:	3324      	adds	r3, #36	; 0x24
 800a718:	2200      	movs	r2, #0
 800a71a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800a71c:	4b1f      	ldr	r3, [pc, #124]	; (800a79c <USBD_CDC_DeInit+0x100>)
 800a71e:	781b      	ldrb	r3, [r3, #0]
 800a720:	f003 020f 	and.w	r2, r3, #15
 800a724:	6879      	ldr	r1, [r7, #4]
 800a726:	4613      	mov	r3, r2
 800a728:	009b      	lsls	r3, r3, #2
 800a72a:	4413      	add	r3, r2
 800a72c:	009b      	lsls	r3, r3, #2
 800a72e:	440b      	add	r3, r1
 800a730:	3326      	adds	r3, #38	; 0x26
 800a732:	2200      	movs	r2, #0
 800a734:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	32b0      	adds	r2, #176	; 0xb0
 800a740:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a744:	2b00      	cmp	r3, #0
 800a746:	d01f      	beq.n	800a788 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a74e:	687a      	ldr	r2, [r7, #4]
 800a750:	33b0      	adds	r3, #176	; 0xb0
 800a752:	009b      	lsls	r3, r3, #2
 800a754:	4413      	add	r3, r2
 800a756:	685b      	ldr	r3, [r3, #4]
 800a758:	685b      	ldr	r3, [r3, #4]
 800a75a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	32b0      	adds	r2, #176	; 0xb0
 800a766:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a76a:	4618      	mov	r0, r3
 800a76c:	f005 fa1a 	bl	800fba4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	32b0      	adds	r2, #176	; 0xb0
 800a77a:	2100      	movs	r1, #0
 800a77c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	2200      	movs	r2, #0
 800a784:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a788:	2300      	movs	r3, #0
}
 800a78a:	4618      	mov	r0, r3
 800a78c:	3708      	adds	r7, #8
 800a78e:	46bd      	mov	sp, r7
 800a790:	bd80      	pop	{r7, pc}
 800a792:	bf00      	nop
 800a794:	2000062f 	.word	0x2000062f
 800a798:	20000630 	.word	0x20000630
 800a79c:	20000631 	.word	0x20000631

0800a7a0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a7a0:	b580      	push	{r7, lr}
 800a7a2:	b086      	sub	sp, #24
 800a7a4:	af00      	add	r7, sp, #0
 800a7a6:	6078      	str	r0, [r7, #4]
 800a7a8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	32b0      	adds	r2, #176	; 0xb0
 800a7b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7b8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a7be:	2300      	movs	r3, #0
 800a7c0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800a7c2:	2300      	movs	r3, #0
 800a7c4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800a7c6:	693b      	ldr	r3, [r7, #16]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d101      	bne.n	800a7d0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800a7cc:	2303      	movs	r3, #3
 800a7ce:	e0bf      	b.n	800a950 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a7d0:	683b      	ldr	r3, [r7, #0]
 800a7d2:	781b      	ldrb	r3, [r3, #0]
 800a7d4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d050      	beq.n	800a87e <USBD_CDC_Setup+0xde>
 800a7dc:	2b20      	cmp	r3, #32
 800a7de:	f040 80af 	bne.w	800a940 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a7e2:	683b      	ldr	r3, [r7, #0]
 800a7e4:	88db      	ldrh	r3, [r3, #6]
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d03a      	beq.n	800a860 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	781b      	ldrb	r3, [r3, #0]
 800a7ee:	b25b      	sxtb	r3, r3
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	da1b      	bge.n	800a82c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a7fa:	687a      	ldr	r2, [r7, #4]
 800a7fc:	33b0      	adds	r3, #176	; 0xb0
 800a7fe:	009b      	lsls	r3, r3, #2
 800a800:	4413      	add	r3, r2
 800a802:	685b      	ldr	r3, [r3, #4]
 800a804:	689b      	ldr	r3, [r3, #8]
 800a806:	683a      	ldr	r2, [r7, #0]
 800a808:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800a80a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a80c:	683a      	ldr	r2, [r7, #0]
 800a80e:	88d2      	ldrh	r2, [r2, #6]
 800a810:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a812:	683b      	ldr	r3, [r7, #0]
 800a814:	88db      	ldrh	r3, [r3, #6]
 800a816:	2b07      	cmp	r3, #7
 800a818:	bf28      	it	cs
 800a81a:	2307      	movcs	r3, #7
 800a81c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a81e:	693b      	ldr	r3, [r7, #16]
 800a820:	89fa      	ldrh	r2, [r7, #14]
 800a822:	4619      	mov	r1, r3
 800a824:	6878      	ldr	r0, [r7, #4]
 800a826:	f001 fd43 	bl	800c2b0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800a82a:	e090      	b.n	800a94e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800a82c:	683b      	ldr	r3, [r7, #0]
 800a82e:	785a      	ldrb	r2, [r3, #1]
 800a830:	693b      	ldr	r3, [r7, #16]
 800a832:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800a836:	683b      	ldr	r3, [r7, #0]
 800a838:	88db      	ldrh	r3, [r3, #6]
 800a83a:	2b3f      	cmp	r3, #63	; 0x3f
 800a83c:	d803      	bhi.n	800a846 <USBD_CDC_Setup+0xa6>
 800a83e:	683b      	ldr	r3, [r7, #0]
 800a840:	88db      	ldrh	r3, [r3, #6]
 800a842:	b2da      	uxtb	r2, r3
 800a844:	e000      	b.n	800a848 <USBD_CDC_Setup+0xa8>
 800a846:	2240      	movs	r2, #64	; 0x40
 800a848:	693b      	ldr	r3, [r7, #16]
 800a84a:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800a84e:	6939      	ldr	r1, [r7, #16]
 800a850:	693b      	ldr	r3, [r7, #16]
 800a852:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800a856:	461a      	mov	r2, r3
 800a858:	6878      	ldr	r0, [r7, #4]
 800a85a:	f001 fd55 	bl	800c308 <USBD_CtlPrepareRx>
      break;
 800a85e:	e076      	b.n	800a94e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a866:	687a      	ldr	r2, [r7, #4]
 800a868:	33b0      	adds	r3, #176	; 0xb0
 800a86a:	009b      	lsls	r3, r3, #2
 800a86c:	4413      	add	r3, r2
 800a86e:	685b      	ldr	r3, [r3, #4]
 800a870:	689b      	ldr	r3, [r3, #8]
 800a872:	683a      	ldr	r2, [r7, #0]
 800a874:	7850      	ldrb	r0, [r2, #1]
 800a876:	2200      	movs	r2, #0
 800a878:	6839      	ldr	r1, [r7, #0]
 800a87a:	4798      	blx	r3
      break;
 800a87c:	e067      	b.n	800a94e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a87e:	683b      	ldr	r3, [r7, #0]
 800a880:	785b      	ldrb	r3, [r3, #1]
 800a882:	2b0b      	cmp	r3, #11
 800a884:	d851      	bhi.n	800a92a <USBD_CDC_Setup+0x18a>
 800a886:	a201      	add	r2, pc, #4	; (adr r2, 800a88c <USBD_CDC_Setup+0xec>)
 800a888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a88c:	0800a8bd 	.word	0x0800a8bd
 800a890:	0800a939 	.word	0x0800a939
 800a894:	0800a92b 	.word	0x0800a92b
 800a898:	0800a92b 	.word	0x0800a92b
 800a89c:	0800a92b 	.word	0x0800a92b
 800a8a0:	0800a92b 	.word	0x0800a92b
 800a8a4:	0800a92b 	.word	0x0800a92b
 800a8a8:	0800a92b 	.word	0x0800a92b
 800a8ac:	0800a92b 	.word	0x0800a92b
 800a8b0:	0800a92b 	.word	0x0800a92b
 800a8b4:	0800a8e7 	.word	0x0800a8e7
 800a8b8:	0800a911 	.word	0x0800a911
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a8c2:	b2db      	uxtb	r3, r3
 800a8c4:	2b03      	cmp	r3, #3
 800a8c6:	d107      	bne.n	800a8d8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a8c8:	f107 030a 	add.w	r3, r7, #10
 800a8cc:	2202      	movs	r2, #2
 800a8ce:	4619      	mov	r1, r3
 800a8d0:	6878      	ldr	r0, [r7, #4]
 800a8d2:	f001 fced 	bl	800c2b0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a8d6:	e032      	b.n	800a93e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a8d8:	6839      	ldr	r1, [r7, #0]
 800a8da:	6878      	ldr	r0, [r7, #4]
 800a8dc:	f001 fc77 	bl	800c1ce <USBD_CtlError>
            ret = USBD_FAIL;
 800a8e0:	2303      	movs	r3, #3
 800a8e2:	75fb      	strb	r3, [r7, #23]
          break;
 800a8e4:	e02b      	b.n	800a93e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a8ec:	b2db      	uxtb	r3, r3
 800a8ee:	2b03      	cmp	r3, #3
 800a8f0:	d107      	bne.n	800a902 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a8f2:	f107 030d 	add.w	r3, r7, #13
 800a8f6:	2201      	movs	r2, #1
 800a8f8:	4619      	mov	r1, r3
 800a8fa:	6878      	ldr	r0, [r7, #4]
 800a8fc:	f001 fcd8 	bl	800c2b0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a900:	e01d      	b.n	800a93e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a902:	6839      	ldr	r1, [r7, #0]
 800a904:	6878      	ldr	r0, [r7, #4]
 800a906:	f001 fc62 	bl	800c1ce <USBD_CtlError>
            ret = USBD_FAIL;
 800a90a:	2303      	movs	r3, #3
 800a90c:	75fb      	strb	r3, [r7, #23]
          break;
 800a90e:	e016      	b.n	800a93e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a916:	b2db      	uxtb	r3, r3
 800a918:	2b03      	cmp	r3, #3
 800a91a:	d00f      	beq.n	800a93c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800a91c:	6839      	ldr	r1, [r7, #0]
 800a91e:	6878      	ldr	r0, [r7, #4]
 800a920:	f001 fc55 	bl	800c1ce <USBD_CtlError>
            ret = USBD_FAIL;
 800a924:	2303      	movs	r3, #3
 800a926:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a928:	e008      	b.n	800a93c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a92a:	6839      	ldr	r1, [r7, #0]
 800a92c:	6878      	ldr	r0, [r7, #4]
 800a92e:	f001 fc4e 	bl	800c1ce <USBD_CtlError>
          ret = USBD_FAIL;
 800a932:	2303      	movs	r3, #3
 800a934:	75fb      	strb	r3, [r7, #23]
          break;
 800a936:	e002      	b.n	800a93e <USBD_CDC_Setup+0x19e>
          break;
 800a938:	bf00      	nop
 800a93a:	e008      	b.n	800a94e <USBD_CDC_Setup+0x1ae>
          break;
 800a93c:	bf00      	nop
      }
      break;
 800a93e:	e006      	b.n	800a94e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800a940:	6839      	ldr	r1, [r7, #0]
 800a942:	6878      	ldr	r0, [r7, #4]
 800a944:	f001 fc43 	bl	800c1ce <USBD_CtlError>
      ret = USBD_FAIL;
 800a948:	2303      	movs	r3, #3
 800a94a:	75fb      	strb	r3, [r7, #23]
      break;
 800a94c:	bf00      	nop
  }

  return (uint8_t)ret;
 800a94e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a950:	4618      	mov	r0, r3
 800a952:	3718      	adds	r7, #24
 800a954:	46bd      	mov	sp, r7
 800a956:	bd80      	pop	{r7, pc}

0800a958 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a958:	b580      	push	{r7, lr}
 800a95a:	b084      	sub	sp, #16
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	6078      	str	r0, [r7, #4]
 800a960:	460b      	mov	r3, r1
 800a962:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800a96a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	32b0      	adds	r2, #176	; 0xb0
 800a976:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d101      	bne.n	800a982 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800a97e:	2303      	movs	r3, #3
 800a980:	e065      	b.n	800aa4e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	32b0      	adds	r2, #176	; 0xb0
 800a98c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a990:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a992:	78fb      	ldrb	r3, [r7, #3]
 800a994:	f003 020f 	and.w	r2, r3, #15
 800a998:	6879      	ldr	r1, [r7, #4]
 800a99a:	4613      	mov	r3, r2
 800a99c:	009b      	lsls	r3, r3, #2
 800a99e:	4413      	add	r3, r2
 800a9a0:	009b      	lsls	r3, r3, #2
 800a9a2:	440b      	add	r3, r1
 800a9a4:	3318      	adds	r3, #24
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d02f      	beq.n	800aa0c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800a9ac:	78fb      	ldrb	r3, [r7, #3]
 800a9ae:	f003 020f 	and.w	r2, r3, #15
 800a9b2:	6879      	ldr	r1, [r7, #4]
 800a9b4:	4613      	mov	r3, r2
 800a9b6:	009b      	lsls	r3, r3, #2
 800a9b8:	4413      	add	r3, r2
 800a9ba:	009b      	lsls	r3, r3, #2
 800a9bc:	440b      	add	r3, r1
 800a9be:	3318      	adds	r3, #24
 800a9c0:	681a      	ldr	r2, [r3, #0]
 800a9c2:	78fb      	ldrb	r3, [r7, #3]
 800a9c4:	f003 010f 	and.w	r1, r3, #15
 800a9c8:	68f8      	ldr	r0, [r7, #12]
 800a9ca:	460b      	mov	r3, r1
 800a9cc:	00db      	lsls	r3, r3, #3
 800a9ce:	440b      	add	r3, r1
 800a9d0:	009b      	lsls	r3, r3, #2
 800a9d2:	4403      	add	r3, r0
 800a9d4:	3348      	adds	r3, #72	; 0x48
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	fbb2 f1f3 	udiv	r1, r2, r3
 800a9dc:	fb01 f303 	mul.w	r3, r1, r3
 800a9e0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d112      	bne.n	800aa0c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800a9e6:	78fb      	ldrb	r3, [r7, #3]
 800a9e8:	f003 020f 	and.w	r2, r3, #15
 800a9ec:	6879      	ldr	r1, [r7, #4]
 800a9ee:	4613      	mov	r3, r2
 800a9f0:	009b      	lsls	r3, r3, #2
 800a9f2:	4413      	add	r3, r2
 800a9f4:	009b      	lsls	r3, r3, #2
 800a9f6:	440b      	add	r3, r1
 800a9f8:	3318      	adds	r3, #24
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a9fe:	78f9      	ldrb	r1, [r7, #3]
 800aa00:	2300      	movs	r3, #0
 800aa02:	2200      	movs	r2, #0
 800aa04:	6878      	ldr	r0, [r7, #4]
 800aa06:	f005 f86a 	bl	800fade <USBD_LL_Transmit>
 800aa0a:	e01f      	b.n	800aa4c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800aa0c:	68bb      	ldr	r3, [r7, #8]
 800aa0e:	2200      	movs	r2, #0
 800aa10:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800aa1a:	687a      	ldr	r2, [r7, #4]
 800aa1c:	33b0      	adds	r3, #176	; 0xb0
 800aa1e:	009b      	lsls	r3, r3, #2
 800aa20:	4413      	add	r3, r2
 800aa22:	685b      	ldr	r3, [r3, #4]
 800aa24:	691b      	ldr	r3, [r3, #16]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d010      	beq.n	800aa4c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800aa30:	687a      	ldr	r2, [r7, #4]
 800aa32:	33b0      	adds	r3, #176	; 0xb0
 800aa34:	009b      	lsls	r3, r3, #2
 800aa36:	4413      	add	r3, r2
 800aa38:	685b      	ldr	r3, [r3, #4]
 800aa3a:	691b      	ldr	r3, [r3, #16]
 800aa3c:	68ba      	ldr	r2, [r7, #8]
 800aa3e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800aa42:	68ba      	ldr	r2, [r7, #8]
 800aa44:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800aa48:	78fa      	ldrb	r2, [r7, #3]
 800aa4a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800aa4c:	2300      	movs	r3, #0
}
 800aa4e:	4618      	mov	r0, r3
 800aa50:	3710      	adds	r7, #16
 800aa52:	46bd      	mov	sp, r7
 800aa54:	bd80      	pop	{r7, pc}

0800aa56 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800aa56:	b580      	push	{r7, lr}
 800aa58:	b084      	sub	sp, #16
 800aa5a:	af00      	add	r7, sp, #0
 800aa5c:	6078      	str	r0, [r7, #4]
 800aa5e:	460b      	mov	r3, r1
 800aa60:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	32b0      	adds	r2, #176	; 0xb0
 800aa6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa70:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	32b0      	adds	r2, #176	; 0xb0
 800aa7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d101      	bne.n	800aa88 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800aa84:	2303      	movs	r3, #3
 800aa86:	e01a      	b.n	800aabe <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800aa88:	78fb      	ldrb	r3, [r7, #3]
 800aa8a:	4619      	mov	r1, r3
 800aa8c:	6878      	ldr	r0, [r7, #4]
 800aa8e:	f005 f868 	bl	800fb62 <USBD_LL_GetRxDataSize>
 800aa92:	4602      	mov	r2, r0
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800aaa0:	687a      	ldr	r2, [r7, #4]
 800aaa2:	33b0      	adds	r3, #176	; 0xb0
 800aaa4:	009b      	lsls	r3, r3, #2
 800aaa6:	4413      	add	r3, r2
 800aaa8:	685b      	ldr	r3, [r3, #4]
 800aaaa:	68db      	ldr	r3, [r3, #12]
 800aaac:	68fa      	ldr	r2, [r7, #12]
 800aaae:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800aab2:	68fa      	ldr	r2, [r7, #12]
 800aab4:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800aab8:	4611      	mov	r1, r2
 800aaba:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800aabc:	2300      	movs	r3, #0
}
 800aabe:	4618      	mov	r0, r3
 800aac0:	3710      	adds	r7, #16
 800aac2:	46bd      	mov	sp, r7
 800aac4:	bd80      	pop	{r7, pc}

0800aac6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800aac6:	b580      	push	{r7, lr}
 800aac8:	b084      	sub	sp, #16
 800aaca:	af00      	add	r7, sp, #0
 800aacc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	32b0      	adds	r2, #176	; 0xb0
 800aad8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aadc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d101      	bne.n	800aae8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800aae4:	2303      	movs	r3, #3
 800aae6:	e025      	b.n	800ab34 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800aaee:	687a      	ldr	r2, [r7, #4]
 800aaf0:	33b0      	adds	r3, #176	; 0xb0
 800aaf2:	009b      	lsls	r3, r3, #2
 800aaf4:	4413      	add	r3, r2
 800aaf6:	685b      	ldr	r3, [r3, #4]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d01a      	beq.n	800ab32 <USBD_CDC_EP0_RxReady+0x6c>
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800ab02:	2bff      	cmp	r3, #255	; 0xff
 800ab04:	d015      	beq.n	800ab32 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800ab0c:	687a      	ldr	r2, [r7, #4]
 800ab0e:	33b0      	adds	r3, #176	; 0xb0
 800ab10:	009b      	lsls	r3, r3, #2
 800ab12:	4413      	add	r3, r2
 800ab14:	685b      	ldr	r3, [r3, #4]
 800ab16:	689b      	ldr	r3, [r3, #8]
 800ab18:	68fa      	ldr	r2, [r7, #12]
 800ab1a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800ab1e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800ab20:	68fa      	ldr	r2, [r7, #12]
 800ab22:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800ab26:	b292      	uxth	r2, r2
 800ab28:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	22ff      	movs	r2, #255	; 0xff
 800ab2e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800ab32:	2300      	movs	r3, #0
}
 800ab34:	4618      	mov	r0, r3
 800ab36:	3710      	adds	r7, #16
 800ab38:	46bd      	mov	sp, r7
 800ab3a:	bd80      	pop	{r7, pc}

0800ab3c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b086      	sub	sp, #24
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800ab44:	2182      	movs	r1, #130	; 0x82
 800ab46:	4818      	ldr	r0, [pc, #96]	; (800aba8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800ab48:	f000 fd09 	bl	800b55e <USBD_GetEpDesc>
 800ab4c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800ab4e:	2101      	movs	r1, #1
 800ab50:	4815      	ldr	r0, [pc, #84]	; (800aba8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800ab52:	f000 fd04 	bl	800b55e <USBD_GetEpDesc>
 800ab56:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800ab58:	2181      	movs	r1, #129	; 0x81
 800ab5a:	4813      	ldr	r0, [pc, #76]	; (800aba8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800ab5c:	f000 fcff 	bl	800b55e <USBD_GetEpDesc>
 800ab60:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800ab62:	697b      	ldr	r3, [r7, #20]
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d002      	beq.n	800ab6e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800ab68:	697b      	ldr	r3, [r7, #20]
 800ab6a:	2210      	movs	r2, #16
 800ab6c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800ab6e:	693b      	ldr	r3, [r7, #16]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d006      	beq.n	800ab82 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ab74:	693b      	ldr	r3, [r7, #16]
 800ab76:	2200      	movs	r2, #0
 800ab78:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ab7c:	711a      	strb	r2, [r3, #4]
 800ab7e:	2200      	movs	r2, #0
 800ab80:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d006      	beq.n	800ab96 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ab90:	711a      	strb	r2, [r3, #4]
 800ab92:	2200      	movs	r2, #0
 800ab94:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	2243      	movs	r2, #67	; 0x43
 800ab9a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800ab9c:	4b02      	ldr	r3, [pc, #8]	; (800aba8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800ab9e:	4618      	mov	r0, r3
 800aba0:	3718      	adds	r7, #24
 800aba2:	46bd      	mov	sp, r7
 800aba4:	bd80      	pop	{r7, pc}
 800aba6:	bf00      	nop
 800aba8:	200005ec 	.word	0x200005ec

0800abac <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800abac:	b580      	push	{r7, lr}
 800abae:	b086      	sub	sp, #24
 800abb0:	af00      	add	r7, sp, #0
 800abb2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800abb4:	2182      	movs	r1, #130	; 0x82
 800abb6:	4818      	ldr	r0, [pc, #96]	; (800ac18 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800abb8:	f000 fcd1 	bl	800b55e <USBD_GetEpDesc>
 800abbc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800abbe:	2101      	movs	r1, #1
 800abc0:	4815      	ldr	r0, [pc, #84]	; (800ac18 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800abc2:	f000 fccc 	bl	800b55e <USBD_GetEpDesc>
 800abc6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800abc8:	2181      	movs	r1, #129	; 0x81
 800abca:	4813      	ldr	r0, [pc, #76]	; (800ac18 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800abcc:	f000 fcc7 	bl	800b55e <USBD_GetEpDesc>
 800abd0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800abd2:	697b      	ldr	r3, [r7, #20]
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d002      	beq.n	800abde <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800abd8:	697b      	ldr	r3, [r7, #20]
 800abda:	2210      	movs	r2, #16
 800abdc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800abde:	693b      	ldr	r3, [r7, #16]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d006      	beq.n	800abf2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800abe4:	693b      	ldr	r3, [r7, #16]
 800abe6:	2200      	movs	r2, #0
 800abe8:	711a      	strb	r2, [r3, #4]
 800abea:	2200      	movs	r2, #0
 800abec:	f042 0202 	orr.w	r2, r2, #2
 800abf0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d006      	beq.n	800ac06 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	2200      	movs	r2, #0
 800abfc:	711a      	strb	r2, [r3, #4]
 800abfe:	2200      	movs	r2, #0
 800ac00:	f042 0202 	orr.w	r2, r2, #2
 800ac04:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	2243      	movs	r2, #67	; 0x43
 800ac0a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800ac0c:	4b02      	ldr	r3, [pc, #8]	; (800ac18 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800ac0e:	4618      	mov	r0, r3
 800ac10:	3718      	adds	r7, #24
 800ac12:	46bd      	mov	sp, r7
 800ac14:	bd80      	pop	{r7, pc}
 800ac16:	bf00      	nop
 800ac18:	200005ec 	.word	0x200005ec

0800ac1c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	b086      	sub	sp, #24
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800ac24:	2182      	movs	r1, #130	; 0x82
 800ac26:	4818      	ldr	r0, [pc, #96]	; (800ac88 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800ac28:	f000 fc99 	bl	800b55e <USBD_GetEpDesc>
 800ac2c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800ac2e:	2101      	movs	r1, #1
 800ac30:	4815      	ldr	r0, [pc, #84]	; (800ac88 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800ac32:	f000 fc94 	bl	800b55e <USBD_GetEpDesc>
 800ac36:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800ac38:	2181      	movs	r1, #129	; 0x81
 800ac3a:	4813      	ldr	r0, [pc, #76]	; (800ac88 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800ac3c:	f000 fc8f 	bl	800b55e <USBD_GetEpDesc>
 800ac40:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800ac42:	697b      	ldr	r3, [r7, #20]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d002      	beq.n	800ac4e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800ac48:	697b      	ldr	r3, [r7, #20]
 800ac4a:	2210      	movs	r2, #16
 800ac4c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800ac4e:	693b      	ldr	r3, [r7, #16]
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d006      	beq.n	800ac62 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ac54:	693b      	ldr	r3, [r7, #16]
 800ac56:	2200      	movs	r2, #0
 800ac58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ac5c:	711a      	strb	r2, [r3, #4]
 800ac5e:	2200      	movs	r2, #0
 800ac60:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d006      	beq.n	800ac76 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	2200      	movs	r2, #0
 800ac6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ac70:	711a      	strb	r2, [r3, #4]
 800ac72:	2200      	movs	r2, #0
 800ac74:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2243      	movs	r2, #67	; 0x43
 800ac7a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800ac7c:	4b02      	ldr	r3, [pc, #8]	; (800ac88 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800ac7e:	4618      	mov	r0, r3
 800ac80:	3718      	adds	r7, #24
 800ac82:	46bd      	mov	sp, r7
 800ac84:	bd80      	pop	{r7, pc}
 800ac86:	bf00      	nop
 800ac88:	200005ec 	.word	0x200005ec

0800ac8c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800ac8c:	b480      	push	{r7}
 800ac8e:	b083      	sub	sp, #12
 800ac90:	af00      	add	r7, sp, #0
 800ac92:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	220a      	movs	r2, #10
 800ac98:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800ac9a:	4b03      	ldr	r3, [pc, #12]	; (800aca8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	370c      	adds	r7, #12
 800aca0:	46bd      	mov	sp, r7
 800aca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca6:	4770      	bx	lr
 800aca8:	200005a8 	.word	0x200005a8

0800acac <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800acac:	b480      	push	{r7}
 800acae:	b083      	sub	sp, #12
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	6078      	str	r0, [r7, #4]
 800acb4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800acb6:	683b      	ldr	r3, [r7, #0]
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d101      	bne.n	800acc0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800acbc:	2303      	movs	r3, #3
 800acbe:	e009      	b.n	800acd4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800acc6:	687a      	ldr	r2, [r7, #4]
 800acc8:	33b0      	adds	r3, #176	; 0xb0
 800acca:	009b      	lsls	r3, r3, #2
 800accc:	4413      	add	r3, r2
 800acce:	683a      	ldr	r2, [r7, #0]
 800acd0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800acd2:	2300      	movs	r3, #0
}
 800acd4:	4618      	mov	r0, r3
 800acd6:	370c      	adds	r7, #12
 800acd8:	46bd      	mov	sp, r7
 800acda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acde:	4770      	bx	lr

0800ace0 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800ace0:	b480      	push	{r7}
 800ace2:	b087      	sub	sp, #28
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	60f8      	str	r0, [r7, #12]
 800ace8:	60b9      	str	r1, [r7, #8]
 800acea:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	32b0      	adds	r2, #176	; 0xb0
 800acf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acfa:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800acfc:	697b      	ldr	r3, [r7, #20]
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d101      	bne.n	800ad06 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800ad02:	2303      	movs	r3, #3
 800ad04:	e008      	b.n	800ad18 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800ad06:	697b      	ldr	r3, [r7, #20]
 800ad08:	68ba      	ldr	r2, [r7, #8]
 800ad0a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800ad0e:	697b      	ldr	r3, [r7, #20]
 800ad10:	687a      	ldr	r2, [r7, #4]
 800ad12:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800ad16:	2300      	movs	r3, #0
}
 800ad18:	4618      	mov	r0, r3
 800ad1a:	371c      	adds	r7, #28
 800ad1c:	46bd      	mov	sp, r7
 800ad1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad22:	4770      	bx	lr

0800ad24 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800ad24:	b480      	push	{r7}
 800ad26:	b085      	sub	sp, #20
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	6078      	str	r0, [r7, #4]
 800ad2c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	32b0      	adds	r2, #176	; 0xb0
 800ad38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad3c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d101      	bne.n	800ad48 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800ad44:	2303      	movs	r3, #3
 800ad46:	e004      	b.n	800ad52 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	683a      	ldr	r2, [r7, #0]
 800ad4c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800ad50:	2300      	movs	r3, #0
}
 800ad52:	4618      	mov	r0, r3
 800ad54:	3714      	adds	r7, #20
 800ad56:	46bd      	mov	sp, r7
 800ad58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad5c:	4770      	bx	lr
	...

0800ad60 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800ad60:	b580      	push	{r7, lr}
 800ad62:	b084      	sub	sp, #16
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	32b0      	adds	r2, #176	; 0xb0
 800ad72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad76:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	32b0      	adds	r2, #176	; 0xb0
 800ad82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d101      	bne.n	800ad8e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800ad8a:	2303      	movs	r3, #3
 800ad8c:	e018      	b.n	800adc0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	7c1b      	ldrb	r3, [r3, #16]
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d10a      	bne.n	800adac <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ad96:	4b0c      	ldr	r3, [pc, #48]	; (800adc8 <USBD_CDC_ReceivePacket+0x68>)
 800ad98:	7819      	ldrb	r1, [r3, #0]
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ada0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ada4:	6878      	ldr	r0, [r7, #4]
 800ada6:	f004 febb 	bl	800fb20 <USBD_LL_PrepareReceive>
 800adaa:	e008      	b.n	800adbe <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800adac:	4b06      	ldr	r3, [pc, #24]	; (800adc8 <USBD_CDC_ReceivePacket+0x68>)
 800adae:	7819      	ldrb	r1, [r3, #0]
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800adb6:	2340      	movs	r3, #64	; 0x40
 800adb8:	6878      	ldr	r0, [r7, #4]
 800adba:	f004 feb1 	bl	800fb20 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800adbe:	2300      	movs	r3, #0
}
 800adc0:	4618      	mov	r0, r3
 800adc2:	3710      	adds	r7, #16
 800adc4:	46bd      	mov	sp, r7
 800adc6:	bd80      	pop	{r7, pc}
 800adc8:	20000630 	.word	0x20000630

0800adcc <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800adcc:	b580      	push	{r7, lr}
 800adce:	b086      	sub	sp, #24
 800add0:	af00      	add	r7, sp, #0
 800add2:	60f8      	str	r0, [r7, #12]
 800add4:	60b9      	str	r1, [r7, #8]
 800add6:	4613      	mov	r3, r2
 800add8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	2b00      	cmp	r3, #0
 800adde:	d101      	bne.n	800ade4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ade0:	2303      	movs	r3, #3
 800ade2:	e01f      	b.n	800ae24 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	2200      	movs	r2, #0
 800ade8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	2200      	movs	r2, #0
 800adf0:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	2200      	movs	r2, #0
 800adf8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800adfc:	68bb      	ldr	r3, [r7, #8]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d003      	beq.n	800ae0a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	68ba      	ldr	r2, [r7, #8]
 800ae06:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	2201      	movs	r2, #1
 800ae0e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	79fa      	ldrb	r2, [r7, #7]
 800ae16:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ae18:	68f8      	ldr	r0, [r7, #12]
 800ae1a:	f004 fd2b 	bl	800f874 <USBD_LL_Init>
 800ae1e:	4603      	mov	r3, r0
 800ae20:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ae22:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae24:	4618      	mov	r0, r3
 800ae26:	3718      	adds	r7, #24
 800ae28:	46bd      	mov	sp, r7
 800ae2a:	bd80      	pop	{r7, pc}

0800ae2c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800ae2c:	b580      	push	{r7, lr}
 800ae2e:	b084      	sub	sp, #16
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	6078      	str	r0, [r7, #4]
 800ae34:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ae36:	2300      	movs	r3, #0
 800ae38:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ae3a:	683b      	ldr	r3, [r7, #0]
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d101      	bne.n	800ae44 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ae40:	2303      	movs	r3, #3
 800ae42:	e025      	b.n	800ae90 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	683a      	ldr	r2, [r7, #0]
 800ae48:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	32ae      	adds	r2, #174	; 0xae
 800ae56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d00f      	beq.n	800ae80 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	32ae      	adds	r2, #174	; 0xae
 800ae6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae70:	f107 020e 	add.w	r2, r7, #14
 800ae74:	4610      	mov	r0, r2
 800ae76:	4798      	blx	r3
 800ae78:	4602      	mov	r2, r0
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800ae86:	1c5a      	adds	r2, r3, #1
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800ae8e:	2300      	movs	r3, #0
}
 800ae90:	4618      	mov	r0, r3
 800ae92:	3710      	adds	r7, #16
 800ae94:	46bd      	mov	sp, r7
 800ae96:	bd80      	pop	{r7, pc}

0800ae98 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ae98:	b580      	push	{r7, lr}
 800ae9a:	b082      	sub	sp, #8
 800ae9c:	af00      	add	r7, sp, #0
 800ae9e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800aea0:	6878      	ldr	r0, [r7, #4]
 800aea2:	f004 fd33 	bl	800f90c <USBD_LL_Start>
 800aea6:	4603      	mov	r3, r0
}
 800aea8:	4618      	mov	r0, r3
 800aeaa:	3708      	adds	r7, #8
 800aeac:	46bd      	mov	sp, r7
 800aeae:	bd80      	pop	{r7, pc}

0800aeb0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800aeb0:	b480      	push	{r7}
 800aeb2:	b083      	sub	sp, #12
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800aeb8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800aeba:	4618      	mov	r0, r3
 800aebc:	370c      	adds	r7, #12
 800aebe:	46bd      	mov	sp, r7
 800aec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aec4:	4770      	bx	lr

0800aec6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800aec6:	b580      	push	{r7, lr}
 800aec8:	b084      	sub	sp, #16
 800aeca:	af00      	add	r7, sp, #0
 800aecc:	6078      	str	r0, [r7, #4]
 800aece:	460b      	mov	r3, r1
 800aed0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800aed2:	2300      	movs	r3, #0
 800aed4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d009      	beq.n	800aef4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	78fa      	ldrb	r2, [r7, #3]
 800aeea:	4611      	mov	r1, r2
 800aeec:	6878      	ldr	r0, [r7, #4]
 800aeee:	4798      	blx	r3
 800aef0:	4603      	mov	r3, r0
 800aef2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800aef4:	7bfb      	ldrb	r3, [r7, #15]
}
 800aef6:	4618      	mov	r0, r3
 800aef8:	3710      	adds	r7, #16
 800aefa:	46bd      	mov	sp, r7
 800aefc:	bd80      	pop	{r7, pc}

0800aefe <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800aefe:	b580      	push	{r7, lr}
 800af00:	b084      	sub	sp, #16
 800af02:	af00      	add	r7, sp, #0
 800af04:	6078      	str	r0, [r7, #4]
 800af06:	460b      	mov	r3, r1
 800af08:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800af0a:	2300      	movs	r3, #0
 800af0c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af14:	685b      	ldr	r3, [r3, #4]
 800af16:	78fa      	ldrb	r2, [r7, #3]
 800af18:	4611      	mov	r1, r2
 800af1a:	6878      	ldr	r0, [r7, #4]
 800af1c:	4798      	blx	r3
 800af1e:	4603      	mov	r3, r0
 800af20:	2b00      	cmp	r3, #0
 800af22:	d001      	beq.n	800af28 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800af24:	2303      	movs	r3, #3
 800af26:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800af28:	7bfb      	ldrb	r3, [r7, #15]
}
 800af2a:	4618      	mov	r0, r3
 800af2c:	3710      	adds	r7, #16
 800af2e:	46bd      	mov	sp, r7
 800af30:	bd80      	pop	{r7, pc}

0800af32 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800af32:	b580      	push	{r7, lr}
 800af34:	b084      	sub	sp, #16
 800af36:	af00      	add	r7, sp, #0
 800af38:	6078      	str	r0, [r7, #4]
 800af3a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800af42:	6839      	ldr	r1, [r7, #0]
 800af44:	4618      	mov	r0, r3
 800af46:	f001 f908 	bl	800c15a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	2201      	movs	r2, #1
 800af4e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800af58:	461a      	mov	r2, r3
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800af66:	f003 031f 	and.w	r3, r3, #31
 800af6a:	2b02      	cmp	r3, #2
 800af6c:	d01a      	beq.n	800afa4 <USBD_LL_SetupStage+0x72>
 800af6e:	2b02      	cmp	r3, #2
 800af70:	d822      	bhi.n	800afb8 <USBD_LL_SetupStage+0x86>
 800af72:	2b00      	cmp	r3, #0
 800af74:	d002      	beq.n	800af7c <USBD_LL_SetupStage+0x4a>
 800af76:	2b01      	cmp	r3, #1
 800af78:	d00a      	beq.n	800af90 <USBD_LL_SetupStage+0x5e>
 800af7a:	e01d      	b.n	800afb8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800af82:	4619      	mov	r1, r3
 800af84:	6878      	ldr	r0, [r7, #4]
 800af86:	f000 fb5f 	bl	800b648 <USBD_StdDevReq>
 800af8a:	4603      	mov	r3, r0
 800af8c:	73fb      	strb	r3, [r7, #15]
      break;
 800af8e:	e020      	b.n	800afd2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800af96:	4619      	mov	r1, r3
 800af98:	6878      	ldr	r0, [r7, #4]
 800af9a:	f000 fbc7 	bl	800b72c <USBD_StdItfReq>
 800af9e:	4603      	mov	r3, r0
 800afa0:	73fb      	strb	r3, [r7, #15]
      break;
 800afa2:	e016      	b.n	800afd2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800afaa:	4619      	mov	r1, r3
 800afac:	6878      	ldr	r0, [r7, #4]
 800afae:	f000 fc29 	bl	800b804 <USBD_StdEPReq>
 800afb2:	4603      	mov	r3, r0
 800afb4:	73fb      	strb	r3, [r7, #15]
      break;
 800afb6:	e00c      	b.n	800afd2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800afbe:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800afc2:	b2db      	uxtb	r3, r3
 800afc4:	4619      	mov	r1, r3
 800afc6:	6878      	ldr	r0, [r7, #4]
 800afc8:	f004 fd00 	bl	800f9cc <USBD_LL_StallEP>
 800afcc:	4603      	mov	r3, r0
 800afce:	73fb      	strb	r3, [r7, #15]
      break;
 800afd0:	bf00      	nop
  }

  return ret;
 800afd2:	7bfb      	ldrb	r3, [r7, #15]
}
 800afd4:	4618      	mov	r0, r3
 800afd6:	3710      	adds	r7, #16
 800afd8:	46bd      	mov	sp, r7
 800afda:	bd80      	pop	{r7, pc}

0800afdc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800afdc:	b580      	push	{r7, lr}
 800afde:	b086      	sub	sp, #24
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	60f8      	str	r0, [r7, #12]
 800afe4:	460b      	mov	r3, r1
 800afe6:	607a      	str	r2, [r7, #4]
 800afe8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800afea:	2300      	movs	r3, #0
 800afec:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800afee:	7afb      	ldrb	r3, [r7, #11]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d16e      	bne.n	800b0d2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800affa:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b002:	2b03      	cmp	r3, #3
 800b004:	f040 8098 	bne.w	800b138 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800b008:	693b      	ldr	r3, [r7, #16]
 800b00a:	689a      	ldr	r2, [r3, #8]
 800b00c:	693b      	ldr	r3, [r7, #16]
 800b00e:	68db      	ldr	r3, [r3, #12]
 800b010:	429a      	cmp	r2, r3
 800b012:	d913      	bls.n	800b03c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800b014:	693b      	ldr	r3, [r7, #16]
 800b016:	689a      	ldr	r2, [r3, #8]
 800b018:	693b      	ldr	r3, [r7, #16]
 800b01a:	68db      	ldr	r3, [r3, #12]
 800b01c:	1ad2      	subs	r2, r2, r3
 800b01e:	693b      	ldr	r3, [r7, #16]
 800b020:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b022:	693b      	ldr	r3, [r7, #16]
 800b024:	68da      	ldr	r2, [r3, #12]
 800b026:	693b      	ldr	r3, [r7, #16]
 800b028:	689b      	ldr	r3, [r3, #8]
 800b02a:	4293      	cmp	r3, r2
 800b02c:	bf28      	it	cs
 800b02e:	4613      	movcs	r3, r2
 800b030:	461a      	mov	r2, r3
 800b032:	6879      	ldr	r1, [r7, #4]
 800b034:	68f8      	ldr	r0, [r7, #12]
 800b036:	f001 f984 	bl	800c342 <USBD_CtlContinueRx>
 800b03a:	e07d      	b.n	800b138 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b042:	f003 031f 	and.w	r3, r3, #31
 800b046:	2b02      	cmp	r3, #2
 800b048:	d014      	beq.n	800b074 <USBD_LL_DataOutStage+0x98>
 800b04a:	2b02      	cmp	r3, #2
 800b04c:	d81d      	bhi.n	800b08a <USBD_LL_DataOutStage+0xae>
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d002      	beq.n	800b058 <USBD_LL_DataOutStage+0x7c>
 800b052:	2b01      	cmp	r3, #1
 800b054:	d003      	beq.n	800b05e <USBD_LL_DataOutStage+0x82>
 800b056:	e018      	b.n	800b08a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800b058:	2300      	movs	r3, #0
 800b05a:	75bb      	strb	r3, [r7, #22]
            break;
 800b05c:	e018      	b.n	800b090 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800b064:	b2db      	uxtb	r3, r3
 800b066:	4619      	mov	r1, r3
 800b068:	68f8      	ldr	r0, [r7, #12]
 800b06a:	f000 fa5e 	bl	800b52a <USBD_CoreFindIF>
 800b06e:	4603      	mov	r3, r0
 800b070:	75bb      	strb	r3, [r7, #22]
            break;
 800b072:	e00d      	b.n	800b090 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800b07a:	b2db      	uxtb	r3, r3
 800b07c:	4619      	mov	r1, r3
 800b07e:	68f8      	ldr	r0, [r7, #12]
 800b080:	f000 fa60 	bl	800b544 <USBD_CoreFindEP>
 800b084:	4603      	mov	r3, r0
 800b086:	75bb      	strb	r3, [r7, #22]
            break;
 800b088:	e002      	b.n	800b090 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800b08a:	2300      	movs	r3, #0
 800b08c:	75bb      	strb	r3, [r7, #22]
            break;
 800b08e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800b090:	7dbb      	ldrb	r3, [r7, #22]
 800b092:	2b00      	cmp	r3, #0
 800b094:	d119      	bne.n	800b0ca <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b09c:	b2db      	uxtb	r3, r3
 800b09e:	2b03      	cmp	r3, #3
 800b0a0:	d113      	bne.n	800b0ca <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800b0a2:	7dba      	ldrb	r2, [r7, #22]
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	32ae      	adds	r2, #174	; 0xae
 800b0a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0ac:	691b      	ldr	r3, [r3, #16]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d00b      	beq.n	800b0ca <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800b0b2:	7dba      	ldrb	r2, [r7, #22]
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800b0ba:	7dba      	ldrb	r2, [r7, #22]
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	32ae      	adds	r2, #174	; 0xae
 800b0c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0c4:	691b      	ldr	r3, [r3, #16]
 800b0c6:	68f8      	ldr	r0, [r7, #12]
 800b0c8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800b0ca:	68f8      	ldr	r0, [r7, #12]
 800b0cc:	f001 f94a 	bl	800c364 <USBD_CtlSendStatus>
 800b0d0:	e032      	b.n	800b138 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800b0d2:	7afb      	ldrb	r3, [r7, #11]
 800b0d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b0d8:	b2db      	uxtb	r3, r3
 800b0da:	4619      	mov	r1, r3
 800b0dc:	68f8      	ldr	r0, [r7, #12]
 800b0de:	f000 fa31 	bl	800b544 <USBD_CoreFindEP>
 800b0e2:	4603      	mov	r3, r0
 800b0e4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b0e6:	7dbb      	ldrb	r3, [r7, #22]
 800b0e8:	2bff      	cmp	r3, #255	; 0xff
 800b0ea:	d025      	beq.n	800b138 <USBD_LL_DataOutStage+0x15c>
 800b0ec:	7dbb      	ldrb	r3, [r7, #22]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d122      	bne.n	800b138 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b0f8:	b2db      	uxtb	r3, r3
 800b0fa:	2b03      	cmp	r3, #3
 800b0fc:	d117      	bne.n	800b12e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800b0fe:	7dba      	ldrb	r2, [r7, #22]
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	32ae      	adds	r2, #174	; 0xae
 800b104:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b108:	699b      	ldr	r3, [r3, #24]
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d00f      	beq.n	800b12e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800b10e:	7dba      	ldrb	r2, [r7, #22]
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800b116:	7dba      	ldrb	r2, [r7, #22]
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	32ae      	adds	r2, #174	; 0xae
 800b11c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b120:	699b      	ldr	r3, [r3, #24]
 800b122:	7afa      	ldrb	r2, [r7, #11]
 800b124:	4611      	mov	r1, r2
 800b126:	68f8      	ldr	r0, [r7, #12]
 800b128:	4798      	blx	r3
 800b12a:	4603      	mov	r3, r0
 800b12c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800b12e:	7dfb      	ldrb	r3, [r7, #23]
 800b130:	2b00      	cmp	r3, #0
 800b132:	d001      	beq.n	800b138 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800b134:	7dfb      	ldrb	r3, [r7, #23]
 800b136:	e000      	b.n	800b13a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800b138:	2300      	movs	r3, #0
}
 800b13a:	4618      	mov	r0, r3
 800b13c:	3718      	adds	r7, #24
 800b13e:	46bd      	mov	sp, r7
 800b140:	bd80      	pop	{r7, pc}

0800b142 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b142:	b580      	push	{r7, lr}
 800b144:	b086      	sub	sp, #24
 800b146:	af00      	add	r7, sp, #0
 800b148:	60f8      	str	r0, [r7, #12]
 800b14a:	460b      	mov	r3, r1
 800b14c:	607a      	str	r2, [r7, #4]
 800b14e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800b150:	7afb      	ldrb	r3, [r7, #11]
 800b152:	2b00      	cmp	r3, #0
 800b154:	d16f      	bne.n	800b236 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	3314      	adds	r3, #20
 800b15a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b162:	2b02      	cmp	r3, #2
 800b164:	d15a      	bne.n	800b21c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800b166:	693b      	ldr	r3, [r7, #16]
 800b168:	689a      	ldr	r2, [r3, #8]
 800b16a:	693b      	ldr	r3, [r7, #16]
 800b16c:	68db      	ldr	r3, [r3, #12]
 800b16e:	429a      	cmp	r2, r3
 800b170:	d914      	bls.n	800b19c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b172:	693b      	ldr	r3, [r7, #16]
 800b174:	689a      	ldr	r2, [r3, #8]
 800b176:	693b      	ldr	r3, [r7, #16]
 800b178:	68db      	ldr	r3, [r3, #12]
 800b17a:	1ad2      	subs	r2, r2, r3
 800b17c:	693b      	ldr	r3, [r7, #16]
 800b17e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b180:	693b      	ldr	r3, [r7, #16]
 800b182:	689b      	ldr	r3, [r3, #8]
 800b184:	461a      	mov	r2, r3
 800b186:	6879      	ldr	r1, [r7, #4]
 800b188:	68f8      	ldr	r0, [r7, #12]
 800b18a:	f001 f8ac 	bl	800c2e6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b18e:	2300      	movs	r3, #0
 800b190:	2200      	movs	r2, #0
 800b192:	2100      	movs	r1, #0
 800b194:	68f8      	ldr	r0, [r7, #12]
 800b196:	f004 fcc3 	bl	800fb20 <USBD_LL_PrepareReceive>
 800b19a:	e03f      	b.n	800b21c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b19c:	693b      	ldr	r3, [r7, #16]
 800b19e:	68da      	ldr	r2, [r3, #12]
 800b1a0:	693b      	ldr	r3, [r7, #16]
 800b1a2:	689b      	ldr	r3, [r3, #8]
 800b1a4:	429a      	cmp	r2, r3
 800b1a6:	d11c      	bne.n	800b1e2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800b1a8:	693b      	ldr	r3, [r7, #16]
 800b1aa:	685a      	ldr	r2, [r3, #4]
 800b1ac:	693b      	ldr	r3, [r7, #16]
 800b1ae:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b1b0:	429a      	cmp	r2, r3
 800b1b2:	d316      	bcc.n	800b1e2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800b1b4:	693b      	ldr	r3, [r7, #16]
 800b1b6:	685a      	ldr	r2, [r3, #4]
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b1be:	429a      	cmp	r2, r3
 800b1c0:	d20f      	bcs.n	800b1e2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	2100      	movs	r1, #0
 800b1c6:	68f8      	ldr	r0, [r7, #12]
 800b1c8:	f001 f88d 	bl	800c2e6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	2200      	movs	r2, #0
 800b1d0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	2200      	movs	r2, #0
 800b1d8:	2100      	movs	r1, #0
 800b1da:	68f8      	ldr	r0, [r7, #12]
 800b1dc:	f004 fca0 	bl	800fb20 <USBD_LL_PrepareReceive>
 800b1e0:	e01c      	b.n	800b21c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b1e8:	b2db      	uxtb	r3, r3
 800b1ea:	2b03      	cmp	r3, #3
 800b1ec:	d10f      	bne.n	800b20e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b1f4:	68db      	ldr	r3, [r3, #12]
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d009      	beq.n	800b20e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	2200      	movs	r2, #0
 800b1fe:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b208:	68db      	ldr	r3, [r3, #12]
 800b20a:	68f8      	ldr	r0, [r7, #12]
 800b20c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b20e:	2180      	movs	r1, #128	; 0x80
 800b210:	68f8      	ldr	r0, [r7, #12]
 800b212:	f004 fbdb 	bl	800f9cc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b216:	68f8      	ldr	r0, [r7, #12]
 800b218:	f001 f8b7 	bl	800c38a <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800b222:	2b00      	cmp	r3, #0
 800b224:	d03a      	beq.n	800b29c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800b226:	68f8      	ldr	r0, [r7, #12]
 800b228:	f7ff fe42 	bl	800aeb0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	2200      	movs	r2, #0
 800b230:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800b234:	e032      	b.n	800b29c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800b236:	7afb      	ldrb	r3, [r7, #11]
 800b238:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b23c:	b2db      	uxtb	r3, r3
 800b23e:	4619      	mov	r1, r3
 800b240:	68f8      	ldr	r0, [r7, #12]
 800b242:	f000 f97f 	bl	800b544 <USBD_CoreFindEP>
 800b246:	4603      	mov	r3, r0
 800b248:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b24a:	7dfb      	ldrb	r3, [r7, #23]
 800b24c:	2bff      	cmp	r3, #255	; 0xff
 800b24e:	d025      	beq.n	800b29c <USBD_LL_DataInStage+0x15a>
 800b250:	7dfb      	ldrb	r3, [r7, #23]
 800b252:	2b00      	cmp	r3, #0
 800b254:	d122      	bne.n	800b29c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b25c:	b2db      	uxtb	r3, r3
 800b25e:	2b03      	cmp	r3, #3
 800b260:	d11c      	bne.n	800b29c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800b262:	7dfa      	ldrb	r2, [r7, #23]
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	32ae      	adds	r2, #174	; 0xae
 800b268:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b26c:	695b      	ldr	r3, [r3, #20]
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d014      	beq.n	800b29c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800b272:	7dfa      	ldrb	r2, [r7, #23]
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800b27a:	7dfa      	ldrb	r2, [r7, #23]
 800b27c:	68fb      	ldr	r3, [r7, #12]
 800b27e:	32ae      	adds	r2, #174	; 0xae
 800b280:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b284:	695b      	ldr	r3, [r3, #20]
 800b286:	7afa      	ldrb	r2, [r7, #11]
 800b288:	4611      	mov	r1, r2
 800b28a:	68f8      	ldr	r0, [r7, #12]
 800b28c:	4798      	blx	r3
 800b28e:	4603      	mov	r3, r0
 800b290:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800b292:	7dbb      	ldrb	r3, [r7, #22]
 800b294:	2b00      	cmp	r3, #0
 800b296:	d001      	beq.n	800b29c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800b298:	7dbb      	ldrb	r3, [r7, #22]
 800b29a:	e000      	b.n	800b29e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800b29c:	2300      	movs	r3, #0
}
 800b29e:	4618      	mov	r0, r3
 800b2a0:	3718      	adds	r7, #24
 800b2a2:	46bd      	mov	sp, r7
 800b2a4:	bd80      	pop	{r7, pc}

0800b2a6 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b2a6:	b580      	push	{r7, lr}
 800b2a8:	b084      	sub	sp, #16
 800b2aa:	af00      	add	r7, sp, #0
 800b2ac:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	2201      	movs	r2, #1
 800b2b6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	2200      	movs	r2, #0
 800b2be:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	2200      	movs	r2, #0
 800b2c6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	2200      	movs	r2, #0
 800b2d4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d014      	beq.n	800b30c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b2e8:	685b      	ldr	r3, [r3, #4]
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d00e      	beq.n	800b30c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b2f4:	685b      	ldr	r3, [r3, #4]
 800b2f6:	687a      	ldr	r2, [r7, #4]
 800b2f8:	6852      	ldr	r2, [r2, #4]
 800b2fa:	b2d2      	uxtb	r2, r2
 800b2fc:	4611      	mov	r1, r2
 800b2fe:	6878      	ldr	r0, [r7, #4]
 800b300:	4798      	blx	r3
 800b302:	4603      	mov	r3, r0
 800b304:	2b00      	cmp	r3, #0
 800b306:	d001      	beq.n	800b30c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800b308:	2303      	movs	r3, #3
 800b30a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b30c:	2340      	movs	r3, #64	; 0x40
 800b30e:	2200      	movs	r2, #0
 800b310:	2100      	movs	r1, #0
 800b312:	6878      	ldr	r0, [r7, #4]
 800b314:	f004 fb15 	bl	800f942 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	2201      	movs	r2, #1
 800b31c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	2240      	movs	r2, #64	; 0x40
 800b324:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b328:	2340      	movs	r3, #64	; 0x40
 800b32a:	2200      	movs	r2, #0
 800b32c:	2180      	movs	r1, #128	; 0x80
 800b32e:	6878      	ldr	r0, [r7, #4]
 800b330:	f004 fb07 	bl	800f942 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	2201      	movs	r2, #1
 800b338:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	2240      	movs	r2, #64	; 0x40
 800b33e:	621a      	str	r2, [r3, #32]

  return ret;
 800b340:	7bfb      	ldrb	r3, [r7, #15]
}
 800b342:	4618      	mov	r0, r3
 800b344:	3710      	adds	r7, #16
 800b346:	46bd      	mov	sp, r7
 800b348:	bd80      	pop	{r7, pc}

0800b34a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b34a:	b480      	push	{r7}
 800b34c:	b083      	sub	sp, #12
 800b34e:	af00      	add	r7, sp, #0
 800b350:	6078      	str	r0, [r7, #4]
 800b352:	460b      	mov	r3, r1
 800b354:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	78fa      	ldrb	r2, [r7, #3]
 800b35a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b35c:	2300      	movs	r3, #0
}
 800b35e:	4618      	mov	r0, r3
 800b360:	370c      	adds	r7, #12
 800b362:	46bd      	mov	sp, r7
 800b364:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b368:	4770      	bx	lr

0800b36a <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b36a:	b480      	push	{r7}
 800b36c:	b083      	sub	sp, #12
 800b36e:	af00      	add	r7, sp, #0
 800b370:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b378:	b2da      	uxtb	r2, r3
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	2204      	movs	r2, #4
 800b384:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800b388:	2300      	movs	r3, #0
}
 800b38a:	4618      	mov	r0, r3
 800b38c:	370c      	adds	r7, #12
 800b38e:	46bd      	mov	sp, r7
 800b390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b394:	4770      	bx	lr

0800b396 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b396:	b480      	push	{r7}
 800b398:	b083      	sub	sp, #12
 800b39a:	af00      	add	r7, sp, #0
 800b39c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b3a4:	b2db      	uxtb	r3, r3
 800b3a6:	2b04      	cmp	r3, #4
 800b3a8:	d106      	bne.n	800b3b8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800b3b0:	b2da      	uxtb	r2, r3
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800b3b8:	2300      	movs	r3, #0
}
 800b3ba:	4618      	mov	r0, r3
 800b3bc:	370c      	adds	r7, #12
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c4:	4770      	bx	lr

0800b3c6 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b3c6:	b580      	push	{r7, lr}
 800b3c8:	b082      	sub	sp, #8
 800b3ca:	af00      	add	r7, sp, #0
 800b3cc:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b3d4:	b2db      	uxtb	r3, r3
 800b3d6:	2b03      	cmp	r3, #3
 800b3d8:	d110      	bne.n	800b3fc <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d00b      	beq.n	800b3fc <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b3ea:	69db      	ldr	r3, [r3, #28]
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d005      	beq.n	800b3fc <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b3f6:	69db      	ldr	r3, [r3, #28]
 800b3f8:	6878      	ldr	r0, [r7, #4]
 800b3fa:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800b3fc:	2300      	movs	r3, #0
}
 800b3fe:	4618      	mov	r0, r3
 800b400:	3708      	adds	r7, #8
 800b402:	46bd      	mov	sp, r7
 800b404:	bd80      	pop	{r7, pc}

0800b406 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b406:	b580      	push	{r7, lr}
 800b408:	b082      	sub	sp, #8
 800b40a:	af00      	add	r7, sp, #0
 800b40c:	6078      	str	r0, [r7, #4]
 800b40e:	460b      	mov	r3, r1
 800b410:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	32ae      	adds	r2, #174	; 0xae
 800b41c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b420:	2b00      	cmp	r3, #0
 800b422:	d101      	bne.n	800b428 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800b424:	2303      	movs	r3, #3
 800b426:	e01c      	b.n	800b462 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b42e:	b2db      	uxtb	r3, r3
 800b430:	2b03      	cmp	r3, #3
 800b432:	d115      	bne.n	800b460 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	32ae      	adds	r2, #174	; 0xae
 800b43e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b442:	6a1b      	ldr	r3, [r3, #32]
 800b444:	2b00      	cmp	r3, #0
 800b446:	d00b      	beq.n	800b460 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	32ae      	adds	r2, #174	; 0xae
 800b452:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b456:	6a1b      	ldr	r3, [r3, #32]
 800b458:	78fa      	ldrb	r2, [r7, #3]
 800b45a:	4611      	mov	r1, r2
 800b45c:	6878      	ldr	r0, [r7, #4]
 800b45e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b460:	2300      	movs	r3, #0
}
 800b462:	4618      	mov	r0, r3
 800b464:	3708      	adds	r7, #8
 800b466:	46bd      	mov	sp, r7
 800b468:	bd80      	pop	{r7, pc}

0800b46a <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b46a:	b580      	push	{r7, lr}
 800b46c:	b082      	sub	sp, #8
 800b46e:	af00      	add	r7, sp, #0
 800b470:	6078      	str	r0, [r7, #4]
 800b472:	460b      	mov	r3, r1
 800b474:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	32ae      	adds	r2, #174	; 0xae
 800b480:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b484:	2b00      	cmp	r3, #0
 800b486:	d101      	bne.n	800b48c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800b488:	2303      	movs	r3, #3
 800b48a:	e01c      	b.n	800b4c6 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b492:	b2db      	uxtb	r3, r3
 800b494:	2b03      	cmp	r3, #3
 800b496:	d115      	bne.n	800b4c4 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	32ae      	adds	r2, #174	; 0xae
 800b4a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d00b      	beq.n	800b4c4 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	32ae      	adds	r2, #174	; 0xae
 800b4b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4bc:	78fa      	ldrb	r2, [r7, #3]
 800b4be:	4611      	mov	r1, r2
 800b4c0:	6878      	ldr	r0, [r7, #4]
 800b4c2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b4c4:	2300      	movs	r3, #0
}
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	3708      	adds	r7, #8
 800b4ca:	46bd      	mov	sp, r7
 800b4cc:	bd80      	pop	{r7, pc}

0800b4ce <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b4ce:	b480      	push	{r7}
 800b4d0:	b083      	sub	sp, #12
 800b4d2:	af00      	add	r7, sp, #0
 800b4d4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b4d6:	2300      	movs	r3, #0
}
 800b4d8:	4618      	mov	r0, r3
 800b4da:	370c      	adds	r7, #12
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4e2:	4770      	bx	lr

0800b4e4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b4e4:	b580      	push	{r7, lr}
 800b4e6:	b084      	sub	sp, #16
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800b4ec:	2300      	movs	r3, #0
 800b4ee:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	2201      	movs	r2, #1
 800b4f4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d00e      	beq.n	800b520 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b508:	685b      	ldr	r3, [r3, #4]
 800b50a:	687a      	ldr	r2, [r7, #4]
 800b50c:	6852      	ldr	r2, [r2, #4]
 800b50e:	b2d2      	uxtb	r2, r2
 800b510:	4611      	mov	r1, r2
 800b512:	6878      	ldr	r0, [r7, #4]
 800b514:	4798      	blx	r3
 800b516:	4603      	mov	r3, r0
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d001      	beq.n	800b520 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800b51c:	2303      	movs	r3, #3
 800b51e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b520:	7bfb      	ldrb	r3, [r7, #15]
}
 800b522:	4618      	mov	r0, r3
 800b524:	3710      	adds	r7, #16
 800b526:	46bd      	mov	sp, r7
 800b528:	bd80      	pop	{r7, pc}

0800b52a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b52a:	b480      	push	{r7}
 800b52c:	b083      	sub	sp, #12
 800b52e:	af00      	add	r7, sp, #0
 800b530:	6078      	str	r0, [r7, #4]
 800b532:	460b      	mov	r3, r1
 800b534:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b536:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b538:	4618      	mov	r0, r3
 800b53a:	370c      	adds	r7, #12
 800b53c:	46bd      	mov	sp, r7
 800b53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b542:	4770      	bx	lr

0800b544 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b544:	b480      	push	{r7}
 800b546:	b083      	sub	sp, #12
 800b548:	af00      	add	r7, sp, #0
 800b54a:	6078      	str	r0, [r7, #4]
 800b54c:	460b      	mov	r3, r1
 800b54e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b550:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b552:	4618      	mov	r0, r3
 800b554:	370c      	adds	r7, #12
 800b556:	46bd      	mov	sp, r7
 800b558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b55c:	4770      	bx	lr

0800b55e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800b55e:	b580      	push	{r7, lr}
 800b560:	b086      	sub	sp, #24
 800b562:	af00      	add	r7, sp, #0
 800b564:	6078      	str	r0, [r7, #4]
 800b566:	460b      	mov	r3, r1
 800b568:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800b572:	2300      	movs	r3, #0
 800b574:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	885b      	ldrh	r3, [r3, #2]
 800b57a:	b29a      	uxth	r2, r3
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	781b      	ldrb	r3, [r3, #0]
 800b580:	b29b      	uxth	r3, r3
 800b582:	429a      	cmp	r2, r3
 800b584:	d920      	bls.n	800b5c8 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	781b      	ldrb	r3, [r3, #0]
 800b58a:	b29b      	uxth	r3, r3
 800b58c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800b58e:	e013      	b.n	800b5b8 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800b590:	f107 030a 	add.w	r3, r7, #10
 800b594:	4619      	mov	r1, r3
 800b596:	6978      	ldr	r0, [r7, #20]
 800b598:	f000 f81b 	bl	800b5d2 <USBD_GetNextDesc>
 800b59c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b59e:	697b      	ldr	r3, [r7, #20]
 800b5a0:	785b      	ldrb	r3, [r3, #1]
 800b5a2:	2b05      	cmp	r3, #5
 800b5a4:	d108      	bne.n	800b5b8 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800b5a6:	697b      	ldr	r3, [r7, #20]
 800b5a8:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800b5aa:	693b      	ldr	r3, [r7, #16]
 800b5ac:	789b      	ldrb	r3, [r3, #2]
 800b5ae:	78fa      	ldrb	r2, [r7, #3]
 800b5b0:	429a      	cmp	r2, r3
 800b5b2:	d008      	beq.n	800b5c6 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800b5b4:	2300      	movs	r3, #0
 800b5b6:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	885b      	ldrh	r3, [r3, #2]
 800b5bc:	b29a      	uxth	r2, r3
 800b5be:	897b      	ldrh	r3, [r7, #10]
 800b5c0:	429a      	cmp	r2, r3
 800b5c2:	d8e5      	bhi.n	800b590 <USBD_GetEpDesc+0x32>
 800b5c4:	e000      	b.n	800b5c8 <USBD_GetEpDesc+0x6a>
          break;
 800b5c6:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800b5c8:	693b      	ldr	r3, [r7, #16]
}
 800b5ca:	4618      	mov	r0, r3
 800b5cc:	3718      	adds	r7, #24
 800b5ce:	46bd      	mov	sp, r7
 800b5d0:	bd80      	pop	{r7, pc}

0800b5d2 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b5d2:	b480      	push	{r7}
 800b5d4:	b085      	sub	sp, #20
 800b5d6:	af00      	add	r7, sp, #0
 800b5d8:	6078      	str	r0, [r7, #4]
 800b5da:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800b5e0:	683b      	ldr	r3, [r7, #0]
 800b5e2:	881a      	ldrh	r2, [r3, #0]
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	781b      	ldrb	r3, [r3, #0]
 800b5e8:	b29b      	uxth	r3, r3
 800b5ea:	4413      	add	r3, r2
 800b5ec:	b29a      	uxth	r2, r3
 800b5ee:	683b      	ldr	r3, [r7, #0]
 800b5f0:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	781b      	ldrb	r3, [r3, #0]
 800b5f6:	461a      	mov	r2, r3
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	4413      	add	r3, r2
 800b5fc:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b5fe:	68fb      	ldr	r3, [r7, #12]
}
 800b600:	4618      	mov	r0, r3
 800b602:	3714      	adds	r7, #20
 800b604:	46bd      	mov	sp, r7
 800b606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60a:	4770      	bx	lr

0800b60c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b60c:	b480      	push	{r7}
 800b60e:	b087      	sub	sp, #28
 800b610:	af00      	add	r7, sp, #0
 800b612:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b618:	697b      	ldr	r3, [r7, #20]
 800b61a:	781b      	ldrb	r3, [r3, #0]
 800b61c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b61e:	697b      	ldr	r3, [r7, #20]
 800b620:	3301      	adds	r3, #1
 800b622:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b624:	697b      	ldr	r3, [r7, #20]
 800b626:	781b      	ldrb	r3, [r3, #0]
 800b628:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b62a:	8a3b      	ldrh	r3, [r7, #16]
 800b62c:	021b      	lsls	r3, r3, #8
 800b62e:	b21a      	sxth	r2, r3
 800b630:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b634:	4313      	orrs	r3, r2
 800b636:	b21b      	sxth	r3, r3
 800b638:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b63a:	89fb      	ldrh	r3, [r7, #14]
}
 800b63c:	4618      	mov	r0, r3
 800b63e:	371c      	adds	r7, #28
 800b640:	46bd      	mov	sp, r7
 800b642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b646:	4770      	bx	lr

0800b648 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b648:	b580      	push	{r7, lr}
 800b64a:	b084      	sub	sp, #16
 800b64c:	af00      	add	r7, sp, #0
 800b64e:	6078      	str	r0, [r7, #4]
 800b650:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b652:	2300      	movs	r3, #0
 800b654:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b656:	683b      	ldr	r3, [r7, #0]
 800b658:	781b      	ldrb	r3, [r3, #0]
 800b65a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b65e:	2b40      	cmp	r3, #64	; 0x40
 800b660:	d005      	beq.n	800b66e <USBD_StdDevReq+0x26>
 800b662:	2b40      	cmp	r3, #64	; 0x40
 800b664:	d857      	bhi.n	800b716 <USBD_StdDevReq+0xce>
 800b666:	2b00      	cmp	r3, #0
 800b668:	d00f      	beq.n	800b68a <USBD_StdDevReq+0x42>
 800b66a:	2b20      	cmp	r3, #32
 800b66c:	d153      	bne.n	800b716 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	32ae      	adds	r2, #174	; 0xae
 800b678:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b67c:	689b      	ldr	r3, [r3, #8]
 800b67e:	6839      	ldr	r1, [r7, #0]
 800b680:	6878      	ldr	r0, [r7, #4]
 800b682:	4798      	blx	r3
 800b684:	4603      	mov	r3, r0
 800b686:	73fb      	strb	r3, [r7, #15]
      break;
 800b688:	e04a      	b.n	800b720 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b68a:	683b      	ldr	r3, [r7, #0]
 800b68c:	785b      	ldrb	r3, [r3, #1]
 800b68e:	2b09      	cmp	r3, #9
 800b690:	d83b      	bhi.n	800b70a <USBD_StdDevReq+0xc2>
 800b692:	a201      	add	r2, pc, #4	; (adr r2, 800b698 <USBD_StdDevReq+0x50>)
 800b694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b698:	0800b6ed 	.word	0x0800b6ed
 800b69c:	0800b701 	.word	0x0800b701
 800b6a0:	0800b70b 	.word	0x0800b70b
 800b6a4:	0800b6f7 	.word	0x0800b6f7
 800b6a8:	0800b70b 	.word	0x0800b70b
 800b6ac:	0800b6cb 	.word	0x0800b6cb
 800b6b0:	0800b6c1 	.word	0x0800b6c1
 800b6b4:	0800b70b 	.word	0x0800b70b
 800b6b8:	0800b6e3 	.word	0x0800b6e3
 800b6bc:	0800b6d5 	.word	0x0800b6d5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b6c0:	6839      	ldr	r1, [r7, #0]
 800b6c2:	6878      	ldr	r0, [r7, #4]
 800b6c4:	f000 fa3c 	bl	800bb40 <USBD_GetDescriptor>
          break;
 800b6c8:	e024      	b.n	800b714 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b6ca:	6839      	ldr	r1, [r7, #0]
 800b6cc:	6878      	ldr	r0, [r7, #4]
 800b6ce:	f000 fba1 	bl	800be14 <USBD_SetAddress>
          break;
 800b6d2:	e01f      	b.n	800b714 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b6d4:	6839      	ldr	r1, [r7, #0]
 800b6d6:	6878      	ldr	r0, [r7, #4]
 800b6d8:	f000 fbe0 	bl	800be9c <USBD_SetConfig>
 800b6dc:	4603      	mov	r3, r0
 800b6de:	73fb      	strb	r3, [r7, #15]
          break;
 800b6e0:	e018      	b.n	800b714 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b6e2:	6839      	ldr	r1, [r7, #0]
 800b6e4:	6878      	ldr	r0, [r7, #4]
 800b6e6:	f000 fc83 	bl	800bff0 <USBD_GetConfig>
          break;
 800b6ea:	e013      	b.n	800b714 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b6ec:	6839      	ldr	r1, [r7, #0]
 800b6ee:	6878      	ldr	r0, [r7, #4]
 800b6f0:	f000 fcb4 	bl	800c05c <USBD_GetStatus>
          break;
 800b6f4:	e00e      	b.n	800b714 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b6f6:	6839      	ldr	r1, [r7, #0]
 800b6f8:	6878      	ldr	r0, [r7, #4]
 800b6fa:	f000 fce3 	bl	800c0c4 <USBD_SetFeature>
          break;
 800b6fe:	e009      	b.n	800b714 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b700:	6839      	ldr	r1, [r7, #0]
 800b702:	6878      	ldr	r0, [r7, #4]
 800b704:	f000 fd07 	bl	800c116 <USBD_ClrFeature>
          break;
 800b708:	e004      	b.n	800b714 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800b70a:	6839      	ldr	r1, [r7, #0]
 800b70c:	6878      	ldr	r0, [r7, #4]
 800b70e:	f000 fd5e 	bl	800c1ce <USBD_CtlError>
          break;
 800b712:	bf00      	nop
      }
      break;
 800b714:	e004      	b.n	800b720 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800b716:	6839      	ldr	r1, [r7, #0]
 800b718:	6878      	ldr	r0, [r7, #4]
 800b71a:	f000 fd58 	bl	800c1ce <USBD_CtlError>
      break;
 800b71e:	bf00      	nop
  }

  return ret;
 800b720:	7bfb      	ldrb	r3, [r7, #15]
}
 800b722:	4618      	mov	r0, r3
 800b724:	3710      	adds	r7, #16
 800b726:	46bd      	mov	sp, r7
 800b728:	bd80      	pop	{r7, pc}
 800b72a:	bf00      	nop

0800b72c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b72c:	b580      	push	{r7, lr}
 800b72e:	b084      	sub	sp, #16
 800b730:	af00      	add	r7, sp, #0
 800b732:	6078      	str	r0, [r7, #4]
 800b734:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b736:	2300      	movs	r3, #0
 800b738:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b73a:	683b      	ldr	r3, [r7, #0]
 800b73c:	781b      	ldrb	r3, [r3, #0]
 800b73e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b742:	2b40      	cmp	r3, #64	; 0x40
 800b744:	d005      	beq.n	800b752 <USBD_StdItfReq+0x26>
 800b746:	2b40      	cmp	r3, #64	; 0x40
 800b748:	d852      	bhi.n	800b7f0 <USBD_StdItfReq+0xc4>
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d001      	beq.n	800b752 <USBD_StdItfReq+0x26>
 800b74e:	2b20      	cmp	r3, #32
 800b750:	d14e      	bne.n	800b7f0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b758:	b2db      	uxtb	r3, r3
 800b75a:	3b01      	subs	r3, #1
 800b75c:	2b02      	cmp	r3, #2
 800b75e:	d840      	bhi.n	800b7e2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b760:	683b      	ldr	r3, [r7, #0]
 800b762:	889b      	ldrh	r3, [r3, #4]
 800b764:	b2db      	uxtb	r3, r3
 800b766:	2b01      	cmp	r3, #1
 800b768:	d836      	bhi.n	800b7d8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b76a:	683b      	ldr	r3, [r7, #0]
 800b76c:	889b      	ldrh	r3, [r3, #4]
 800b76e:	b2db      	uxtb	r3, r3
 800b770:	4619      	mov	r1, r3
 800b772:	6878      	ldr	r0, [r7, #4]
 800b774:	f7ff fed9 	bl	800b52a <USBD_CoreFindIF>
 800b778:	4603      	mov	r3, r0
 800b77a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b77c:	7bbb      	ldrb	r3, [r7, #14]
 800b77e:	2bff      	cmp	r3, #255	; 0xff
 800b780:	d01d      	beq.n	800b7be <USBD_StdItfReq+0x92>
 800b782:	7bbb      	ldrb	r3, [r7, #14]
 800b784:	2b00      	cmp	r3, #0
 800b786:	d11a      	bne.n	800b7be <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800b788:	7bba      	ldrb	r2, [r7, #14]
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	32ae      	adds	r2, #174	; 0xae
 800b78e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b792:	689b      	ldr	r3, [r3, #8]
 800b794:	2b00      	cmp	r3, #0
 800b796:	d00f      	beq.n	800b7b8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800b798:	7bba      	ldrb	r2, [r7, #14]
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b7a0:	7bba      	ldrb	r2, [r7, #14]
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	32ae      	adds	r2, #174	; 0xae
 800b7a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b7aa:	689b      	ldr	r3, [r3, #8]
 800b7ac:	6839      	ldr	r1, [r7, #0]
 800b7ae:	6878      	ldr	r0, [r7, #4]
 800b7b0:	4798      	blx	r3
 800b7b2:	4603      	mov	r3, r0
 800b7b4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b7b6:	e004      	b.n	800b7c2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800b7b8:	2303      	movs	r3, #3
 800b7ba:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b7bc:	e001      	b.n	800b7c2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800b7be:	2303      	movs	r3, #3
 800b7c0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b7c2:	683b      	ldr	r3, [r7, #0]
 800b7c4:	88db      	ldrh	r3, [r3, #6]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d110      	bne.n	800b7ec <USBD_StdItfReq+0xc0>
 800b7ca:	7bfb      	ldrb	r3, [r7, #15]
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d10d      	bne.n	800b7ec <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b7d0:	6878      	ldr	r0, [r7, #4]
 800b7d2:	f000 fdc7 	bl	800c364 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b7d6:	e009      	b.n	800b7ec <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800b7d8:	6839      	ldr	r1, [r7, #0]
 800b7da:	6878      	ldr	r0, [r7, #4]
 800b7dc:	f000 fcf7 	bl	800c1ce <USBD_CtlError>
          break;
 800b7e0:	e004      	b.n	800b7ec <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800b7e2:	6839      	ldr	r1, [r7, #0]
 800b7e4:	6878      	ldr	r0, [r7, #4]
 800b7e6:	f000 fcf2 	bl	800c1ce <USBD_CtlError>
          break;
 800b7ea:	e000      	b.n	800b7ee <USBD_StdItfReq+0xc2>
          break;
 800b7ec:	bf00      	nop
      }
      break;
 800b7ee:	e004      	b.n	800b7fa <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800b7f0:	6839      	ldr	r1, [r7, #0]
 800b7f2:	6878      	ldr	r0, [r7, #4]
 800b7f4:	f000 fceb 	bl	800c1ce <USBD_CtlError>
      break;
 800b7f8:	bf00      	nop
  }

  return ret;
 800b7fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7fc:	4618      	mov	r0, r3
 800b7fe:	3710      	adds	r7, #16
 800b800:	46bd      	mov	sp, r7
 800b802:	bd80      	pop	{r7, pc}

0800b804 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b804:	b580      	push	{r7, lr}
 800b806:	b084      	sub	sp, #16
 800b808:	af00      	add	r7, sp, #0
 800b80a:	6078      	str	r0, [r7, #4]
 800b80c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800b80e:	2300      	movs	r3, #0
 800b810:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800b812:	683b      	ldr	r3, [r7, #0]
 800b814:	889b      	ldrh	r3, [r3, #4]
 800b816:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b818:	683b      	ldr	r3, [r7, #0]
 800b81a:	781b      	ldrb	r3, [r3, #0]
 800b81c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b820:	2b40      	cmp	r3, #64	; 0x40
 800b822:	d007      	beq.n	800b834 <USBD_StdEPReq+0x30>
 800b824:	2b40      	cmp	r3, #64	; 0x40
 800b826:	f200 817f 	bhi.w	800bb28 <USBD_StdEPReq+0x324>
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d02a      	beq.n	800b884 <USBD_StdEPReq+0x80>
 800b82e:	2b20      	cmp	r3, #32
 800b830:	f040 817a 	bne.w	800bb28 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b834:	7bbb      	ldrb	r3, [r7, #14]
 800b836:	4619      	mov	r1, r3
 800b838:	6878      	ldr	r0, [r7, #4]
 800b83a:	f7ff fe83 	bl	800b544 <USBD_CoreFindEP>
 800b83e:	4603      	mov	r3, r0
 800b840:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b842:	7b7b      	ldrb	r3, [r7, #13]
 800b844:	2bff      	cmp	r3, #255	; 0xff
 800b846:	f000 8174 	beq.w	800bb32 <USBD_StdEPReq+0x32e>
 800b84a:	7b7b      	ldrb	r3, [r7, #13]
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	f040 8170 	bne.w	800bb32 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800b852:	7b7a      	ldrb	r2, [r7, #13]
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b85a:	7b7a      	ldrb	r2, [r7, #13]
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	32ae      	adds	r2, #174	; 0xae
 800b860:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b864:	689b      	ldr	r3, [r3, #8]
 800b866:	2b00      	cmp	r3, #0
 800b868:	f000 8163 	beq.w	800bb32 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b86c:	7b7a      	ldrb	r2, [r7, #13]
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	32ae      	adds	r2, #174	; 0xae
 800b872:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b876:	689b      	ldr	r3, [r3, #8]
 800b878:	6839      	ldr	r1, [r7, #0]
 800b87a:	6878      	ldr	r0, [r7, #4]
 800b87c:	4798      	blx	r3
 800b87e:	4603      	mov	r3, r0
 800b880:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b882:	e156      	b.n	800bb32 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b884:	683b      	ldr	r3, [r7, #0]
 800b886:	785b      	ldrb	r3, [r3, #1]
 800b888:	2b03      	cmp	r3, #3
 800b88a:	d008      	beq.n	800b89e <USBD_StdEPReq+0x9a>
 800b88c:	2b03      	cmp	r3, #3
 800b88e:	f300 8145 	bgt.w	800bb1c <USBD_StdEPReq+0x318>
 800b892:	2b00      	cmp	r3, #0
 800b894:	f000 809b 	beq.w	800b9ce <USBD_StdEPReq+0x1ca>
 800b898:	2b01      	cmp	r3, #1
 800b89a:	d03c      	beq.n	800b916 <USBD_StdEPReq+0x112>
 800b89c:	e13e      	b.n	800bb1c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b8a4:	b2db      	uxtb	r3, r3
 800b8a6:	2b02      	cmp	r3, #2
 800b8a8:	d002      	beq.n	800b8b0 <USBD_StdEPReq+0xac>
 800b8aa:	2b03      	cmp	r3, #3
 800b8ac:	d016      	beq.n	800b8dc <USBD_StdEPReq+0xd8>
 800b8ae:	e02c      	b.n	800b90a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b8b0:	7bbb      	ldrb	r3, [r7, #14]
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d00d      	beq.n	800b8d2 <USBD_StdEPReq+0xce>
 800b8b6:	7bbb      	ldrb	r3, [r7, #14]
 800b8b8:	2b80      	cmp	r3, #128	; 0x80
 800b8ba:	d00a      	beq.n	800b8d2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b8bc:	7bbb      	ldrb	r3, [r7, #14]
 800b8be:	4619      	mov	r1, r3
 800b8c0:	6878      	ldr	r0, [r7, #4]
 800b8c2:	f004 f883 	bl	800f9cc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b8c6:	2180      	movs	r1, #128	; 0x80
 800b8c8:	6878      	ldr	r0, [r7, #4]
 800b8ca:	f004 f87f 	bl	800f9cc <USBD_LL_StallEP>
 800b8ce:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b8d0:	e020      	b.n	800b914 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800b8d2:	6839      	ldr	r1, [r7, #0]
 800b8d4:	6878      	ldr	r0, [r7, #4]
 800b8d6:	f000 fc7a 	bl	800c1ce <USBD_CtlError>
              break;
 800b8da:	e01b      	b.n	800b914 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b8dc:	683b      	ldr	r3, [r7, #0]
 800b8de:	885b      	ldrh	r3, [r3, #2]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d10e      	bne.n	800b902 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b8e4:	7bbb      	ldrb	r3, [r7, #14]
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d00b      	beq.n	800b902 <USBD_StdEPReq+0xfe>
 800b8ea:	7bbb      	ldrb	r3, [r7, #14]
 800b8ec:	2b80      	cmp	r3, #128	; 0x80
 800b8ee:	d008      	beq.n	800b902 <USBD_StdEPReq+0xfe>
 800b8f0:	683b      	ldr	r3, [r7, #0]
 800b8f2:	88db      	ldrh	r3, [r3, #6]
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d104      	bne.n	800b902 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b8f8:	7bbb      	ldrb	r3, [r7, #14]
 800b8fa:	4619      	mov	r1, r3
 800b8fc:	6878      	ldr	r0, [r7, #4]
 800b8fe:	f004 f865 	bl	800f9cc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b902:	6878      	ldr	r0, [r7, #4]
 800b904:	f000 fd2e 	bl	800c364 <USBD_CtlSendStatus>

              break;
 800b908:	e004      	b.n	800b914 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800b90a:	6839      	ldr	r1, [r7, #0]
 800b90c:	6878      	ldr	r0, [r7, #4]
 800b90e:	f000 fc5e 	bl	800c1ce <USBD_CtlError>
              break;
 800b912:	bf00      	nop
          }
          break;
 800b914:	e107      	b.n	800bb26 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b91c:	b2db      	uxtb	r3, r3
 800b91e:	2b02      	cmp	r3, #2
 800b920:	d002      	beq.n	800b928 <USBD_StdEPReq+0x124>
 800b922:	2b03      	cmp	r3, #3
 800b924:	d016      	beq.n	800b954 <USBD_StdEPReq+0x150>
 800b926:	e04b      	b.n	800b9c0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b928:	7bbb      	ldrb	r3, [r7, #14]
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d00d      	beq.n	800b94a <USBD_StdEPReq+0x146>
 800b92e:	7bbb      	ldrb	r3, [r7, #14]
 800b930:	2b80      	cmp	r3, #128	; 0x80
 800b932:	d00a      	beq.n	800b94a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b934:	7bbb      	ldrb	r3, [r7, #14]
 800b936:	4619      	mov	r1, r3
 800b938:	6878      	ldr	r0, [r7, #4]
 800b93a:	f004 f847 	bl	800f9cc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b93e:	2180      	movs	r1, #128	; 0x80
 800b940:	6878      	ldr	r0, [r7, #4]
 800b942:	f004 f843 	bl	800f9cc <USBD_LL_StallEP>
 800b946:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b948:	e040      	b.n	800b9cc <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800b94a:	6839      	ldr	r1, [r7, #0]
 800b94c:	6878      	ldr	r0, [r7, #4]
 800b94e:	f000 fc3e 	bl	800c1ce <USBD_CtlError>
              break;
 800b952:	e03b      	b.n	800b9cc <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b954:	683b      	ldr	r3, [r7, #0]
 800b956:	885b      	ldrh	r3, [r3, #2]
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d136      	bne.n	800b9ca <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b95c:	7bbb      	ldrb	r3, [r7, #14]
 800b95e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b962:	2b00      	cmp	r3, #0
 800b964:	d004      	beq.n	800b970 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b966:	7bbb      	ldrb	r3, [r7, #14]
 800b968:	4619      	mov	r1, r3
 800b96a:	6878      	ldr	r0, [r7, #4]
 800b96c:	f004 f84d 	bl	800fa0a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b970:	6878      	ldr	r0, [r7, #4]
 800b972:	f000 fcf7 	bl	800c364 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b976:	7bbb      	ldrb	r3, [r7, #14]
 800b978:	4619      	mov	r1, r3
 800b97a:	6878      	ldr	r0, [r7, #4]
 800b97c:	f7ff fde2 	bl	800b544 <USBD_CoreFindEP>
 800b980:	4603      	mov	r3, r0
 800b982:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b984:	7b7b      	ldrb	r3, [r7, #13]
 800b986:	2bff      	cmp	r3, #255	; 0xff
 800b988:	d01f      	beq.n	800b9ca <USBD_StdEPReq+0x1c6>
 800b98a:	7b7b      	ldrb	r3, [r7, #13]
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d11c      	bne.n	800b9ca <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800b990:	7b7a      	ldrb	r2, [r7, #13]
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b998:	7b7a      	ldrb	r2, [r7, #13]
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	32ae      	adds	r2, #174	; 0xae
 800b99e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9a2:	689b      	ldr	r3, [r3, #8]
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d010      	beq.n	800b9ca <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b9a8:	7b7a      	ldrb	r2, [r7, #13]
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	32ae      	adds	r2, #174	; 0xae
 800b9ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b9b2:	689b      	ldr	r3, [r3, #8]
 800b9b4:	6839      	ldr	r1, [r7, #0]
 800b9b6:	6878      	ldr	r0, [r7, #4]
 800b9b8:	4798      	blx	r3
 800b9ba:	4603      	mov	r3, r0
 800b9bc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800b9be:	e004      	b.n	800b9ca <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800b9c0:	6839      	ldr	r1, [r7, #0]
 800b9c2:	6878      	ldr	r0, [r7, #4]
 800b9c4:	f000 fc03 	bl	800c1ce <USBD_CtlError>
              break;
 800b9c8:	e000      	b.n	800b9cc <USBD_StdEPReq+0x1c8>
              break;
 800b9ca:	bf00      	nop
          }
          break;
 800b9cc:	e0ab      	b.n	800bb26 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b9d4:	b2db      	uxtb	r3, r3
 800b9d6:	2b02      	cmp	r3, #2
 800b9d8:	d002      	beq.n	800b9e0 <USBD_StdEPReq+0x1dc>
 800b9da:	2b03      	cmp	r3, #3
 800b9dc:	d032      	beq.n	800ba44 <USBD_StdEPReq+0x240>
 800b9de:	e097      	b.n	800bb10 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b9e0:	7bbb      	ldrb	r3, [r7, #14]
 800b9e2:	2b00      	cmp	r3, #0
 800b9e4:	d007      	beq.n	800b9f6 <USBD_StdEPReq+0x1f2>
 800b9e6:	7bbb      	ldrb	r3, [r7, #14]
 800b9e8:	2b80      	cmp	r3, #128	; 0x80
 800b9ea:	d004      	beq.n	800b9f6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800b9ec:	6839      	ldr	r1, [r7, #0]
 800b9ee:	6878      	ldr	r0, [r7, #4]
 800b9f0:	f000 fbed 	bl	800c1ce <USBD_CtlError>
                break;
 800b9f4:	e091      	b.n	800bb1a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b9f6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b9fa:	2b00      	cmp	r3, #0
 800b9fc:	da0b      	bge.n	800ba16 <USBD_StdEPReq+0x212>
 800b9fe:	7bbb      	ldrb	r3, [r7, #14]
 800ba00:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ba04:	4613      	mov	r3, r2
 800ba06:	009b      	lsls	r3, r3, #2
 800ba08:	4413      	add	r3, r2
 800ba0a:	009b      	lsls	r3, r3, #2
 800ba0c:	3310      	adds	r3, #16
 800ba0e:	687a      	ldr	r2, [r7, #4]
 800ba10:	4413      	add	r3, r2
 800ba12:	3304      	adds	r3, #4
 800ba14:	e00b      	b.n	800ba2e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ba16:	7bbb      	ldrb	r3, [r7, #14]
 800ba18:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ba1c:	4613      	mov	r3, r2
 800ba1e:	009b      	lsls	r3, r3, #2
 800ba20:	4413      	add	r3, r2
 800ba22:	009b      	lsls	r3, r3, #2
 800ba24:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ba28:	687a      	ldr	r2, [r7, #4]
 800ba2a:	4413      	add	r3, r2
 800ba2c:	3304      	adds	r3, #4
 800ba2e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ba30:	68bb      	ldr	r3, [r7, #8]
 800ba32:	2200      	movs	r2, #0
 800ba34:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ba36:	68bb      	ldr	r3, [r7, #8]
 800ba38:	2202      	movs	r2, #2
 800ba3a:	4619      	mov	r1, r3
 800ba3c:	6878      	ldr	r0, [r7, #4]
 800ba3e:	f000 fc37 	bl	800c2b0 <USBD_CtlSendData>
              break;
 800ba42:	e06a      	b.n	800bb1a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ba44:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	da11      	bge.n	800ba70 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ba4c:	7bbb      	ldrb	r3, [r7, #14]
 800ba4e:	f003 020f 	and.w	r2, r3, #15
 800ba52:	6879      	ldr	r1, [r7, #4]
 800ba54:	4613      	mov	r3, r2
 800ba56:	009b      	lsls	r3, r3, #2
 800ba58:	4413      	add	r3, r2
 800ba5a:	009b      	lsls	r3, r3, #2
 800ba5c:	440b      	add	r3, r1
 800ba5e:	3324      	adds	r3, #36	; 0x24
 800ba60:	881b      	ldrh	r3, [r3, #0]
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d117      	bne.n	800ba96 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800ba66:	6839      	ldr	r1, [r7, #0]
 800ba68:	6878      	ldr	r0, [r7, #4]
 800ba6a:	f000 fbb0 	bl	800c1ce <USBD_CtlError>
                  break;
 800ba6e:	e054      	b.n	800bb1a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ba70:	7bbb      	ldrb	r3, [r7, #14]
 800ba72:	f003 020f 	and.w	r2, r3, #15
 800ba76:	6879      	ldr	r1, [r7, #4]
 800ba78:	4613      	mov	r3, r2
 800ba7a:	009b      	lsls	r3, r3, #2
 800ba7c:	4413      	add	r3, r2
 800ba7e:	009b      	lsls	r3, r3, #2
 800ba80:	440b      	add	r3, r1
 800ba82:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800ba86:	881b      	ldrh	r3, [r3, #0]
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d104      	bne.n	800ba96 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800ba8c:	6839      	ldr	r1, [r7, #0]
 800ba8e:	6878      	ldr	r0, [r7, #4]
 800ba90:	f000 fb9d 	bl	800c1ce <USBD_CtlError>
                  break;
 800ba94:	e041      	b.n	800bb1a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ba96:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	da0b      	bge.n	800bab6 <USBD_StdEPReq+0x2b2>
 800ba9e:	7bbb      	ldrb	r3, [r7, #14]
 800baa0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800baa4:	4613      	mov	r3, r2
 800baa6:	009b      	lsls	r3, r3, #2
 800baa8:	4413      	add	r3, r2
 800baaa:	009b      	lsls	r3, r3, #2
 800baac:	3310      	adds	r3, #16
 800baae:	687a      	ldr	r2, [r7, #4]
 800bab0:	4413      	add	r3, r2
 800bab2:	3304      	adds	r3, #4
 800bab4:	e00b      	b.n	800bace <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bab6:	7bbb      	ldrb	r3, [r7, #14]
 800bab8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800babc:	4613      	mov	r3, r2
 800babe:	009b      	lsls	r3, r3, #2
 800bac0:	4413      	add	r3, r2
 800bac2:	009b      	lsls	r3, r3, #2
 800bac4:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800bac8:	687a      	ldr	r2, [r7, #4]
 800baca:	4413      	add	r3, r2
 800bacc:	3304      	adds	r3, #4
 800bace:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800bad0:	7bbb      	ldrb	r3, [r7, #14]
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d002      	beq.n	800badc <USBD_StdEPReq+0x2d8>
 800bad6:	7bbb      	ldrb	r3, [r7, #14]
 800bad8:	2b80      	cmp	r3, #128	; 0x80
 800bada:	d103      	bne.n	800bae4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800badc:	68bb      	ldr	r3, [r7, #8]
 800bade:	2200      	movs	r2, #0
 800bae0:	601a      	str	r2, [r3, #0]
 800bae2:	e00e      	b.n	800bb02 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800bae4:	7bbb      	ldrb	r3, [r7, #14]
 800bae6:	4619      	mov	r1, r3
 800bae8:	6878      	ldr	r0, [r7, #4]
 800baea:	f003 ffad 	bl	800fa48 <USBD_LL_IsStallEP>
 800baee:	4603      	mov	r3, r0
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d003      	beq.n	800bafc <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800baf4:	68bb      	ldr	r3, [r7, #8]
 800baf6:	2201      	movs	r2, #1
 800baf8:	601a      	str	r2, [r3, #0]
 800bafa:	e002      	b.n	800bb02 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800bafc:	68bb      	ldr	r3, [r7, #8]
 800bafe:	2200      	movs	r2, #0
 800bb00:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800bb02:	68bb      	ldr	r3, [r7, #8]
 800bb04:	2202      	movs	r2, #2
 800bb06:	4619      	mov	r1, r3
 800bb08:	6878      	ldr	r0, [r7, #4]
 800bb0a:	f000 fbd1 	bl	800c2b0 <USBD_CtlSendData>
              break;
 800bb0e:	e004      	b.n	800bb1a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800bb10:	6839      	ldr	r1, [r7, #0]
 800bb12:	6878      	ldr	r0, [r7, #4]
 800bb14:	f000 fb5b 	bl	800c1ce <USBD_CtlError>
              break;
 800bb18:	bf00      	nop
          }
          break;
 800bb1a:	e004      	b.n	800bb26 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800bb1c:	6839      	ldr	r1, [r7, #0]
 800bb1e:	6878      	ldr	r0, [r7, #4]
 800bb20:	f000 fb55 	bl	800c1ce <USBD_CtlError>
          break;
 800bb24:	bf00      	nop
      }
      break;
 800bb26:	e005      	b.n	800bb34 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800bb28:	6839      	ldr	r1, [r7, #0]
 800bb2a:	6878      	ldr	r0, [r7, #4]
 800bb2c:	f000 fb4f 	bl	800c1ce <USBD_CtlError>
      break;
 800bb30:	e000      	b.n	800bb34 <USBD_StdEPReq+0x330>
      break;
 800bb32:	bf00      	nop
  }

  return ret;
 800bb34:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb36:	4618      	mov	r0, r3
 800bb38:	3710      	adds	r7, #16
 800bb3a:	46bd      	mov	sp, r7
 800bb3c:	bd80      	pop	{r7, pc}
	...

0800bb40 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bb40:	b580      	push	{r7, lr}
 800bb42:	b084      	sub	sp, #16
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	6078      	str	r0, [r7, #4]
 800bb48:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800bb4a:	2300      	movs	r3, #0
 800bb4c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800bb4e:	2300      	movs	r3, #0
 800bb50:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800bb52:	2300      	movs	r3, #0
 800bb54:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800bb56:	683b      	ldr	r3, [r7, #0]
 800bb58:	885b      	ldrh	r3, [r3, #2]
 800bb5a:	0a1b      	lsrs	r3, r3, #8
 800bb5c:	b29b      	uxth	r3, r3
 800bb5e:	3b01      	subs	r3, #1
 800bb60:	2b06      	cmp	r3, #6
 800bb62:	f200 8128 	bhi.w	800bdb6 <USBD_GetDescriptor+0x276>
 800bb66:	a201      	add	r2, pc, #4	; (adr r2, 800bb6c <USBD_GetDescriptor+0x2c>)
 800bb68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb6c:	0800bb89 	.word	0x0800bb89
 800bb70:	0800bba1 	.word	0x0800bba1
 800bb74:	0800bbe1 	.word	0x0800bbe1
 800bb78:	0800bdb7 	.word	0x0800bdb7
 800bb7c:	0800bdb7 	.word	0x0800bdb7
 800bb80:	0800bd57 	.word	0x0800bd57
 800bb84:	0800bd83 	.word	0x0800bd83
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	687a      	ldr	r2, [r7, #4]
 800bb92:	7c12      	ldrb	r2, [r2, #16]
 800bb94:	f107 0108 	add.w	r1, r7, #8
 800bb98:	4610      	mov	r0, r2
 800bb9a:	4798      	blx	r3
 800bb9c:	60f8      	str	r0, [r7, #12]
      break;
 800bb9e:	e112      	b.n	800bdc6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	7c1b      	ldrb	r3, [r3, #16]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d10d      	bne.n	800bbc4 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bbae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bbb0:	f107 0208 	add.w	r2, r7, #8
 800bbb4:	4610      	mov	r0, r2
 800bbb6:	4798      	blx	r3
 800bbb8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	3301      	adds	r3, #1
 800bbbe:	2202      	movs	r2, #2
 800bbc0:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800bbc2:	e100      	b.n	800bdc6 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bbca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bbcc:	f107 0208 	add.w	r2, r7, #8
 800bbd0:	4610      	mov	r0, r2
 800bbd2:	4798      	blx	r3
 800bbd4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	3301      	adds	r3, #1
 800bbda:	2202      	movs	r2, #2
 800bbdc:	701a      	strb	r2, [r3, #0]
      break;
 800bbde:	e0f2      	b.n	800bdc6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800bbe0:	683b      	ldr	r3, [r7, #0]
 800bbe2:	885b      	ldrh	r3, [r3, #2]
 800bbe4:	b2db      	uxtb	r3, r3
 800bbe6:	2b05      	cmp	r3, #5
 800bbe8:	f200 80ac 	bhi.w	800bd44 <USBD_GetDescriptor+0x204>
 800bbec:	a201      	add	r2, pc, #4	; (adr r2, 800bbf4 <USBD_GetDescriptor+0xb4>)
 800bbee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbf2:	bf00      	nop
 800bbf4:	0800bc0d 	.word	0x0800bc0d
 800bbf8:	0800bc41 	.word	0x0800bc41
 800bbfc:	0800bc75 	.word	0x0800bc75
 800bc00:	0800bca9 	.word	0x0800bca9
 800bc04:	0800bcdd 	.word	0x0800bcdd
 800bc08:	0800bd11 	.word	0x0800bd11
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc12:	685b      	ldr	r3, [r3, #4]
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d00b      	beq.n	800bc30 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc1e:	685b      	ldr	r3, [r3, #4]
 800bc20:	687a      	ldr	r2, [r7, #4]
 800bc22:	7c12      	ldrb	r2, [r2, #16]
 800bc24:	f107 0108 	add.w	r1, r7, #8
 800bc28:	4610      	mov	r0, r2
 800bc2a:	4798      	blx	r3
 800bc2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bc2e:	e091      	b.n	800bd54 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bc30:	6839      	ldr	r1, [r7, #0]
 800bc32:	6878      	ldr	r0, [r7, #4]
 800bc34:	f000 facb 	bl	800c1ce <USBD_CtlError>
            err++;
 800bc38:	7afb      	ldrb	r3, [r7, #11]
 800bc3a:	3301      	adds	r3, #1
 800bc3c:	72fb      	strb	r3, [r7, #11]
          break;
 800bc3e:	e089      	b.n	800bd54 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc46:	689b      	ldr	r3, [r3, #8]
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d00b      	beq.n	800bc64 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc52:	689b      	ldr	r3, [r3, #8]
 800bc54:	687a      	ldr	r2, [r7, #4]
 800bc56:	7c12      	ldrb	r2, [r2, #16]
 800bc58:	f107 0108 	add.w	r1, r7, #8
 800bc5c:	4610      	mov	r0, r2
 800bc5e:	4798      	blx	r3
 800bc60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bc62:	e077      	b.n	800bd54 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bc64:	6839      	ldr	r1, [r7, #0]
 800bc66:	6878      	ldr	r0, [r7, #4]
 800bc68:	f000 fab1 	bl	800c1ce <USBD_CtlError>
            err++;
 800bc6c:	7afb      	ldrb	r3, [r7, #11]
 800bc6e:	3301      	adds	r3, #1
 800bc70:	72fb      	strb	r3, [r7, #11]
          break;
 800bc72:	e06f      	b.n	800bd54 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc7a:	68db      	ldr	r3, [r3, #12]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d00b      	beq.n	800bc98 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bc86:	68db      	ldr	r3, [r3, #12]
 800bc88:	687a      	ldr	r2, [r7, #4]
 800bc8a:	7c12      	ldrb	r2, [r2, #16]
 800bc8c:	f107 0108 	add.w	r1, r7, #8
 800bc90:	4610      	mov	r0, r2
 800bc92:	4798      	blx	r3
 800bc94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bc96:	e05d      	b.n	800bd54 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bc98:	6839      	ldr	r1, [r7, #0]
 800bc9a:	6878      	ldr	r0, [r7, #4]
 800bc9c:	f000 fa97 	bl	800c1ce <USBD_CtlError>
            err++;
 800bca0:	7afb      	ldrb	r3, [r7, #11]
 800bca2:	3301      	adds	r3, #1
 800bca4:	72fb      	strb	r3, [r7, #11]
          break;
 800bca6:	e055      	b.n	800bd54 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bcae:	691b      	ldr	r3, [r3, #16]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d00b      	beq.n	800bccc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bcba:	691b      	ldr	r3, [r3, #16]
 800bcbc:	687a      	ldr	r2, [r7, #4]
 800bcbe:	7c12      	ldrb	r2, [r2, #16]
 800bcc0:	f107 0108 	add.w	r1, r7, #8
 800bcc4:	4610      	mov	r0, r2
 800bcc6:	4798      	blx	r3
 800bcc8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bcca:	e043      	b.n	800bd54 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bccc:	6839      	ldr	r1, [r7, #0]
 800bcce:	6878      	ldr	r0, [r7, #4]
 800bcd0:	f000 fa7d 	bl	800c1ce <USBD_CtlError>
            err++;
 800bcd4:	7afb      	ldrb	r3, [r7, #11]
 800bcd6:	3301      	adds	r3, #1
 800bcd8:	72fb      	strb	r3, [r7, #11]
          break;
 800bcda:	e03b      	b.n	800bd54 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bce2:	695b      	ldr	r3, [r3, #20]
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d00b      	beq.n	800bd00 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bcee:	695b      	ldr	r3, [r3, #20]
 800bcf0:	687a      	ldr	r2, [r7, #4]
 800bcf2:	7c12      	ldrb	r2, [r2, #16]
 800bcf4:	f107 0108 	add.w	r1, r7, #8
 800bcf8:	4610      	mov	r0, r2
 800bcfa:	4798      	blx	r3
 800bcfc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bcfe:	e029      	b.n	800bd54 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bd00:	6839      	ldr	r1, [r7, #0]
 800bd02:	6878      	ldr	r0, [r7, #4]
 800bd04:	f000 fa63 	bl	800c1ce <USBD_CtlError>
            err++;
 800bd08:	7afb      	ldrb	r3, [r7, #11]
 800bd0a:	3301      	adds	r3, #1
 800bd0c:	72fb      	strb	r3, [r7, #11]
          break;
 800bd0e:	e021      	b.n	800bd54 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bd16:	699b      	ldr	r3, [r3, #24]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d00b      	beq.n	800bd34 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800bd22:	699b      	ldr	r3, [r3, #24]
 800bd24:	687a      	ldr	r2, [r7, #4]
 800bd26:	7c12      	ldrb	r2, [r2, #16]
 800bd28:	f107 0108 	add.w	r1, r7, #8
 800bd2c:	4610      	mov	r0, r2
 800bd2e:	4798      	blx	r3
 800bd30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bd32:	e00f      	b.n	800bd54 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800bd34:	6839      	ldr	r1, [r7, #0]
 800bd36:	6878      	ldr	r0, [r7, #4]
 800bd38:	f000 fa49 	bl	800c1ce <USBD_CtlError>
            err++;
 800bd3c:	7afb      	ldrb	r3, [r7, #11]
 800bd3e:	3301      	adds	r3, #1
 800bd40:	72fb      	strb	r3, [r7, #11]
          break;
 800bd42:	e007      	b.n	800bd54 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800bd44:	6839      	ldr	r1, [r7, #0]
 800bd46:	6878      	ldr	r0, [r7, #4]
 800bd48:	f000 fa41 	bl	800c1ce <USBD_CtlError>
          err++;
 800bd4c:	7afb      	ldrb	r3, [r7, #11]
 800bd4e:	3301      	adds	r3, #1
 800bd50:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800bd52:	bf00      	nop
      }
      break;
 800bd54:	e037      	b.n	800bdc6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	7c1b      	ldrb	r3, [r3, #16]
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d109      	bne.n	800bd72 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bd64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bd66:	f107 0208 	add.w	r2, r7, #8
 800bd6a:	4610      	mov	r0, r2
 800bd6c:	4798      	blx	r3
 800bd6e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bd70:	e029      	b.n	800bdc6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bd72:	6839      	ldr	r1, [r7, #0]
 800bd74:	6878      	ldr	r0, [r7, #4]
 800bd76:	f000 fa2a 	bl	800c1ce <USBD_CtlError>
        err++;
 800bd7a:	7afb      	ldrb	r3, [r7, #11]
 800bd7c:	3301      	adds	r3, #1
 800bd7e:	72fb      	strb	r3, [r7, #11]
      break;
 800bd80:	e021      	b.n	800bdc6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	7c1b      	ldrb	r3, [r3, #16]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d10d      	bne.n	800bda6 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bd90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd92:	f107 0208 	add.w	r2, r7, #8
 800bd96:	4610      	mov	r0, r2
 800bd98:	4798      	blx	r3
 800bd9a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	3301      	adds	r3, #1
 800bda0:	2207      	movs	r2, #7
 800bda2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bda4:	e00f      	b.n	800bdc6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800bda6:	6839      	ldr	r1, [r7, #0]
 800bda8:	6878      	ldr	r0, [r7, #4]
 800bdaa:	f000 fa10 	bl	800c1ce <USBD_CtlError>
        err++;
 800bdae:	7afb      	ldrb	r3, [r7, #11]
 800bdb0:	3301      	adds	r3, #1
 800bdb2:	72fb      	strb	r3, [r7, #11]
      break;
 800bdb4:	e007      	b.n	800bdc6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800bdb6:	6839      	ldr	r1, [r7, #0]
 800bdb8:	6878      	ldr	r0, [r7, #4]
 800bdba:	f000 fa08 	bl	800c1ce <USBD_CtlError>
      err++;
 800bdbe:	7afb      	ldrb	r3, [r7, #11]
 800bdc0:	3301      	adds	r3, #1
 800bdc2:	72fb      	strb	r3, [r7, #11]
      break;
 800bdc4:	bf00      	nop
  }

  if (err != 0U)
 800bdc6:	7afb      	ldrb	r3, [r7, #11]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d11e      	bne.n	800be0a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800bdcc:	683b      	ldr	r3, [r7, #0]
 800bdce:	88db      	ldrh	r3, [r3, #6]
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d016      	beq.n	800be02 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800bdd4:	893b      	ldrh	r3, [r7, #8]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d00e      	beq.n	800bdf8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800bdda:	683b      	ldr	r3, [r7, #0]
 800bddc:	88da      	ldrh	r2, [r3, #6]
 800bdde:	893b      	ldrh	r3, [r7, #8]
 800bde0:	4293      	cmp	r3, r2
 800bde2:	bf28      	it	cs
 800bde4:	4613      	movcs	r3, r2
 800bde6:	b29b      	uxth	r3, r3
 800bde8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800bdea:	893b      	ldrh	r3, [r7, #8]
 800bdec:	461a      	mov	r2, r3
 800bdee:	68f9      	ldr	r1, [r7, #12]
 800bdf0:	6878      	ldr	r0, [r7, #4]
 800bdf2:	f000 fa5d 	bl	800c2b0 <USBD_CtlSendData>
 800bdf6:	e009      	b.n	800be0c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800bdf8:	6839      	ldr	r1, [r7, #0]
 800bdfa:	6878      	ldr	r0, [r7, #4]
 800bdfc:	f000 f9e7 	bl	800c1ce <USBD_CtlError>
 800be00:	e004      	b.n	800be0c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800be02:	6878      	ldr	r0, [r7, #4]
 800be04:	f000 faae 	bl	800c364 <USBD_CtlSendStatus>
 800be08:	e000      	b.n	800be0c <USBD_GetDescriptor+0x2cc>
    return;
 800be0a:	bf00      	nop
  }
}
 800be0c:	3710      	adds	r7, #16
 800be0e:	46bd      	mov	sp, r7
 800be10:	bd80      	pop	{r7, pc}
 800be12:	bf00      	nop

0800be14 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800be14:	b580      	push	{r7, lr}
 800be16:	b084      	sub	sp, #16
 800be18:	af00      	add	r7, sp, #0
 800be1a:	6078      	str	r0, [r7, #4]
 800be1c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800be1e:	683b      	ldr	r3, [r7, #0]
 800be20:	889b      	ldrh	r3, [r3, #4]
 800be22:	2b00      	cmp	r3, #0
 800be24:	d131      	bne.n	800be8a <USBD_SetAddress+0x76>
 800be26:	683b      	ldr	r3, [r7, #0]
 800be28:	88db      	ldrh	r3, [r3, #6]
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d12d      	bne.n	800be8a <USBD_SetAddress+0x76>
 800be2e:	683b      	ldr	r3, [r7, #0]
 800be30:	885b      	ldrh	r3, [r3, #2]
 800be32:	2b7f      	cmp	r3, #127	; 0x7f
 800be34:	d829      	bhi.n	800be8a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800be36:	683b      	ldr	r3, [r7, #0]
 800be38:	885b      	ldrh	r3, [r3, #2]
 800be3a:	b2db      	uxtb	r3, r3
 800be3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800be40:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800be48:	b2db      	uxtb	r3, r3
 800be4a:	2b03      	cmp	r3, #3
 800be4c:	d104      	bne.n	800be58 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800be4e:	6839      	ldr	r1, [r7, #0]
 800be50:	6878      	ldr	r0, [r7, #4]
 800be52:	f000 f9bc 	bl	800c1ce <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be56:	e01d      	b.n	800be94 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	7bfa      	ldrb	r2, [r7, #15]
 800be5c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800be60:	7bfb      	ldrb	r3, [r7, #15]
 800be62:	4619      	mov	r1, r3
 800be64:	6878      	ldr	r0, [r7, #4]
 800be66:	f003 fe1b 	bl	800faa0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800be6a:	6878      	ldr	r0, [r7, #4]
 800be6c:	f000 fa7a 	bl	800c364 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800be70:	7bfb      	ldrb	r3, [r7, #15]
 800be72:	2b00      	cmp	r3, #0
 800be74:	d004      	beq.n	800be80 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	2202      	movs	r2, #2
 800be7a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be7e:	e009      	b.n	800be94 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	2201      	movs	r2, #1
 800be84:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800be88:	e004      	b.n	800be94 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800be8a:	6839      	ldr	r1, [r7, #0]
 800be8c:	6878      	ldr	r0, [r7, #4]
 800be8e:	f000 f99e 	bl	800c1ce <USBD_CtlError>
  }
}
 800be92:	bf00      	nop
 800be94:	bf00      	nop
 800be96:	3710      	adds	r7, #16
 800be98:	46bd      	mov	sp, r7
 800be9a:	bd80      	pop	{r7, pc}

0800be9c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b084      	sub	sp, #16
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	6078      	str	r0, [r7, #4]
 800bea4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bea6:	2300      	movs	r3, #0
 800bea8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800beaa:	683b      	ldr	r3, [r7, #0]
 800beac:	885b      	ldrh	r3, [r3, #2]
 800beae:	b2da      	uxtb	r2, r3
 800beb0:	4b4e      	ldr	r3, [pc, #312]	; (800bfec <USBD_SetConfig+0x150>)
 800beb2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800beb4:	4b4d      	ldr	r3, [pc, #308]	; (800bfec <USBD_SetConfig+0x150>)
 800beb6:	781b      	ldrb	r3, [r3, #0]
 800beb8:	2b01      	cmp	r3, #1
 800beba:	d905      	bls.n	800bec8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800bebc:	6839      	ldr	r1, [r7, #0]
 800bebe:	6878      	ldr	r0, [r7, #4]
 800bec0:	f000 f985 	bl	800c1ce <USBD_CtlError>
    return USBD_FAIL;
 800bec4:	2303      	movs	r3, #3
 800bec6:	e08c      	b.n	800bfe2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bece:	b2db      	uxtb	r3, r3
 800bed0:	2b02      	cmp	r3, #2
 800bed2:	d002      	beq.n	800beda <USBD_SetConfig+0x3e>
 800bed4:	2b03      	cmp	r3, #3
 800bed6:	d029      	beq.n	800bf2c <USBD_SetConfig+0x90>
 800bed8:	e075      	b.n	800bfc6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800beda:	4b44      	ldr	r3, [pc, #272]	; (800bfec <USBD_SetConfig+0x150>)
 800bedc:	781b      	ldrb	r3, [r3, #0]
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d020      	beq.n	800bf24 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800bee2:	4b42      	ldr	r3, [pc, #264]	; (800bfec <USBD_SetConfig+0x150>)
 800bee4:	781b      	ldrb	r3, [r3, #0]
 800bee6:	461a      	mov	r2, r3
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800beec:	4b3f      	ldr	r3, [pc, #252]	; (800bfec <USBD_SetConfig+0x150>)
 800beee:	781b      	ldrb	r3, [r3, #0]
 800bef0:	4619      	mov	r1, r3
 800bef2:	6878      	ldr	r0, [r7, #4]
 800bef4:	f7fe ffe7 	bl	800aec6 <USBD_SetClassConfig>
 800bef8:	4603      	mov	r3, r0
 800befa:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800befc:	7bfb      	ldrb	r3, [r7, #15]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d008      	beq.n	800bf14 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800bf02:	6839      	ldr	r1, [r7, #0]
 800bf04:	6878      	ldr	r0, [r7, #4]
 800bf06:	f000 f962 	bl	800c1ce <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	2202      	movs	r2, #2
 800bf0e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bf12:	e065      	b.n	800bfe0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800bf14:	6878      	ldr	r0, [r7, #4]
 800bf16:	f000 fa25 	bl	800c364 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	2203      	movs	r2, #3
 800bf1e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800bf22:	e05d      	b.n	800bfe0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bf24:	6878      	ldr	r0, [r7, #4]
 800bf26:	f000 fa1d 	bl	800c364 <USBD_CtlSendStatus>
      break;
 800bf2a:	e059      	b.n	800bfe0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800bf2c:	4b2f      	ldr	r3, [pc, #188]	; (800bfec <USBD_SetConfig+0x150>)
 800bf2e:	781b      	ldrb	r3, [r3, #0]
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d112      	bne.n	800bf5a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	2202      	movs	r2, #2
 800bf38:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800bf3c:	4b2b      	ldr	r3, [pc, #172]	; (800bfec <USBD_SetConfig+0x150>)
 800bf3e:	781b      	ldrb	r3, [r3, #0]
 800bf40:	461a      	mov	r2, r3
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bf46:	4b29      	ldr	r3, [pc, #164]	; (800bfec <USBD_SetConfig+0x150>)
 800bf48:	781b      	ldrb	r3, [r3, #0]
 800bf4a:	4619      	mov	r1, r3
 800bf4c:	6878      	ldr	r0, [r7, #4]
 800bf4e:	f7fe ffd6 	bl	800aefe <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800bf52:	6878      	ldr	r0, [r7, #4]
 800bf54:	f000 fa06 	bl	800c364 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bf58:	e042      	b.n	800bfe0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800bf5a:	4b24      	ldr	r3, [pc, #144]	; (800bfec <USBD_SetConfig+0x150>)
 800bf5c:	781b      	ldrb	r3, [r3, #0]
 800bf5e:	461a      	mov	r2, r3
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	685b      	ldr	r3, [r3, #4]
 800bf64:	429a      	cmp	r2, r3
 800bf66:	d02a      	beq.n	800bfbe <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	685b      	ldr	r3, [r3, #4]
 800bf6c:	b2db      	uxtb	r3, r3
 800bf6e:	4619      	mov	r1, r3
 800bf70:	6878      	ldr	r0, [r7, #4]
 800bf72:	f7fe ffc4 	bl	800aefe <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800bf76:	4b1d      	ldr	r3, [pc, #116]	; (800bfec <USBD_SetConfig+0x150>)
 800bf78:	781b      	ldrb	r3, [r3, #0]
 800bf7a:	461a      	mov	r2, r3
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bf80:	4b1a      	ldr	r3, [pc, #104]	; (800bfec <USBD_SetConfig+0x150>)
 800bf82:	781b      	ldrb	r3, [r3, #0]
 800bf84:	4619      	mov	r1, r3
 800bf86:	6878      	ldr	r0, [r7, #4]
 800bf88:	f7fe ff9d 	bl	800aec6 <USBD_SetClassConfig>
 800bf8c:	4603      	mov	r3, r0
 800bf8e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800bf90:	7bfb      	ldrb	r3, [r7, #15]
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d00f      	beq.n	800bfb6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800bf96:	6839      	ldr	r1, [r7, #0]
 800bf98:	6878      	ldr	r0, [r7, #4]
 800bf9a:	f000 f918 	bl	800c1ce <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	685b      	ldr	r3, [r3, #4]
 800bfa2:	b2db      	uxtb	r3, r3
 800bfa4:	4619      	mov	r1, r3
 800bfa6:	6878      	ldr	r0, [r7, #4]
 800bfa8:	f7fe ffa9 	bl	800aefe <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	2202      	movs	r2, #2
 800bfb0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800bfb4:	e014      	b.n	800bfe0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800bfb6:	6878      	ldr	r0, [r7, #4]
 800bfb8:	f000 f9d4 	bl	800c364 <USBD_CtlSendStatus>
      break;
 800bfbc:	e010      	b.n	800bfe0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bfbe:	6878      	ldr	r0, [r7, #4]
 800bfc0:	f000 f9d0 	bl	800c364 <USBD_CtlSendStatus>
      break;
 800bfc4:	e00c      	b.n	800bfe0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800bfc6:	6839      	ldr	r1, [r7, #0]
 800bfc8:	6878      	ldr	r0, [r7, #4]
 800bfca:	f000 f900 	bl	800c1ce <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bfce:	4b07      	ldr	r3, [pc, #28]	; (800bfec <USBD_SetConfig+0x150>)
 800bfd0:	781b      	ldrb	r3, [r3, #0]
 800bfd2:	4619      	mov	r1, r3
 800bfd4:	6878      	ldr	r0, [r7, #4]
 800bfd6:	f7fe ff92 	bl	800aefe <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800bfda:	2303      	movs	r3, #3
 800bfdc:	73fb      	strb	r3, [r7, #15]
      break;
 800bfde:	bf00      	nop
  }

  return ret;
 800bfe0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	3710      	adds	r7, #16
 800bfe6:	46bd      	mov	sp, r7
 800bfe8:	bd80      	pop	{r7, pc}
 800bfea:	bf00      	nop
 800bfec:	20000934 	.word	0x20000934

0800bff0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bff0:	b580      	push	{r7, lr}
 800bff2:	b082      	sub	sp, #8
 800bff4:	af00      	add	r7, sp, #0
 800bff6:	6078      	str	r0, [r7, #4]
 800bff8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800bffa:	683b      	ldr	r3, [r7, #0]
 800bffc:	88db      	ldrh	r3, [r3, #6]
 800bffe:	2b01      	cmp	r3, #1
 800c000:	d004      	beq.n	800c00c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c002:	6839      	ldr	r1, [r7, #0]
 800c004:	6878      	ldr	r0, [r7, #4]
 800c006:	f000 f8e2 	bl	800c1ce <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c00a:	e023      	b.n	800c054 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c012:	b2db      	uxtb	r3, r3
 800c014:	2b02      	cmp	r3, #2
 800c016:	dc02      	bgt.n	800c01e <USBD_GetConfig+0x2e>
 800c018:	2b00      	cmp	r3, #0
 800c01a:	dc03      	bgt.n	800c024 <USBD_GetConfig+0x34>
 800c01c:	e015      	b.n	800c04a <USBD_GetConfig+0x5a>
 800c01e:	2b03      	cmp	r3, #3
 800c020:	d00b      	beq.n	800c03a <USBD_GetConfig+0x4a>
 800c022:	e012      	b.n	800c04a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	2200      	movs	r2, #0
 800c028:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	3308      	adds	r3, #8
 800c02e:	2201      	movs	r2, #1
 800c030:	4619      	mov	r1, r3
 800c032:	6878      	ldr	r0, [r7, #4]
 800c034:	f000 f93c 	bl	800c2b0 <USBD_CtlSendData>
        break;
 800c038:	e00c      	b.n	800c054 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	3304      	adds	r3, #4
 800c03e:	2201      	movs	r2, #1
 800c040:	4619      	mov	r1, r3
 800c042:	6878      	ldr	r0, [r7, #4]
 800c044:	f000 f934 	bl	800c2b0 <USBD_CtlSendData>
        break;
 800c048:	e004      	b.n	800c054 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800c04a:	6839      	ldr	r1, [r7, #0]
 800c04c:	6878      	ldr	r0, [r7, #4]
 800c04e:	f000 f8be 	bl	800c1ce <USBD_CtlError>
        break;
 800c052:	bf00      	nop
}
 800c054:	bf00      	nop
 800c056:	3708      	adds	r7, #8
 800c058:	46bd      	mov	sp, r7
 800c05a:	bd80      	pop	{r7, pc}

0800c05c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c05c:	b580      	push	{r7, lr}
 800c05e:	b082      	sub	sp, #8
 800c060:	af00      	add	r7, sp, #0
 800c062:	6078      	str	r0, [r7, #4]
 800c064:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c06c:	b2db      	uxtb	r3, r3
 800c06e:	3b01      	subs	r3, #1
 800c070:	2b02      	cmp	r3, #2
 800c072:	d81e      	bhi.n	800c0b2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c074:	683b      	ldr	r3, [r7, #0]
 800c076:	88db      	ldrh	r3, [r3, #6]
 800c078:	2b02      	cmp	r3, #2
 800c07a:	d004      	beq.n	800c086 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800c07c:	6839      	ldr	r1, [r7, #0]
 800c07e:	6878      	ldr	r0, [r7, #4]
 800c080:	f000 f8a5 	bl	800c1ce <USBD_CtlError>
        break;
 800c084:	e01a      	b.n	800c0bc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	2201      	movs	r2, #1
 800c08a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800c092:	2b00      	cmp	r3, #0
 800c094:	d005      	beq.n	800c0a2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	68db      	ldr	r3, [r3, #12]
 800c09a:	f043 0202 	orr.w	r2, r3, #2
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	330c      	adds	r3, #12
 800c0a6:	2202      	movs	r2, #2
 800c0a8:	4619      	mov	r1, r3
 800c0aa:	6878      	ldr	r0, [r7, #4]
 800c0ac:	f000 f900 	bl	800c2b0 <USBD_CtlSendData>
      break;
 800c0b0:	e004      	b.n	800c0bc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800c0b2:	6839      	ldr	r1, [r7, #0]
 800c0b4:	6878      	ldr	r0, [r7, #4]
 800c0b6:	f000 f88a 	bl	800c1ce <USBD_CtlError>
      break;
 800c0ba:	bf00      	nop
  }
}
 800c0bc:	bf00      	nop
 800c0be:	3708      	adds	r7, #8
 800c0c0:	46bd      	mov	sp, r7
 800c0c2:	bd80      	pop	{r7, pc}

0800c0c4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c0c4:	b580      	push	{r7, lr}
 800c0c6:	b082      	sub	sp, #8
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	6078      	str	r0, [r7, #4]
 800c0cc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c0ce:	683b      	ldr	r3, [r7, #0]
 800c0d0:	885b      	ldrh	r3, [r3, #2]
 800c0d2:	2b01      	cmp	r3, #1
 800c0d4:	d107      	bne.n	800c0e6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	2201      	movs	r2, #1
 800c0da:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c0de:	6878      	ldr	r0, [r7, #4]
 800c0e0:	f000 f940 	bl	800c364 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800c0e4:	e013      	b.n	800c10e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800c0e6:	683b      	ldr	r3, [r7, #0]
 800c0e8:	885b      	ldrh	r3, [r3, #2]
 800c0ea:	2b02      	cmp	r3, #2
 800c0ec:	d10b      	bne.n	800c106 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800c0ee:	683b      	ldr	r3, [r7, #0]
 800c0f0:	889b      	ldrh	r3, [r3, #4]
 800c0f2:	0a1b      	lsrs	r3, r3, #8
 800c0f4:	b29b      	uxth	r3, r3
 800c0f6:	b2da      	uxtb	r2, r3
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800c0fe:	6878      	ldr	r0, [r7, #4]
 800c100:	f000 f930 	bl	800c364 <USBD_CtlSendStatus>
}
 800c104:	e003      	b.n	800c10e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800c106:	6839      	ldr	r1, [r7, #0]
 800c108:	6878      	ldr	r0, [r7, #4]
 800c10a:	f000 f860 	bl	800c1ce <USBD_CtlError>
}
 800c10e:	bf00      	nop
 800c110:	3708      	adds	r7, #8
 800c112:	46bd      	mov	sp, r7
 800c114:	bd80      	pop	{r7, pc}

0800c116 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c116:	b580      	push	{r7, lr}
 800c118:	b082      	sub	sp, #8
 800c11a:	af00      	add	r7, sp, #0
 800c11c:	6078      	str	r0, [r7, #4]
 800c11e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c126:	b2db      	uxtb	r3, r3
 800c128:	3b01      	subs	r3, #1
 800c12a:	2b02      	cmp	r3, #2
 800c12c:	d80b      	bhi.n	800c146 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c12e:	683b      	ldr	r3, [r7, #0]
 800c130:	885b      	ldrh	r3, [r3, #2]
 800c132:	2b01      	cmp	r3, #1
 800c134:	d10c      	bne.n	800c150 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	2200      	movs	r2, #0
 800c13a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c13e:	6878      	ldr	r0, [r7, #4]
 800c140:	f000 f910 	bl	800c364 <USBD_CtlSendStatus>
      }
      break;
 800c144:	e004      	b.n	800c150 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800c146:	6839      	ldr	r1, [r7, #0]
 800c148:	6878      	ldr	r0, [r7, #4]
 800c14a:	f000 f840 	bl	800c1ce <USBD_CtlError>
      break;
 800c14e:	e000      	b.n	800c152 <USBD_ClrFeature+0x3c>
      break;
 800c150:	bf00      	nop
  }
}
 800c152:	bf00      	nop
 800c154:	3708      	adds	r7, #8
 800c156:	46bd      	mov	sp, r7
 800c158:	bd80      	pop	{r7, pc}

0800c15a <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c15a:	b580      	push	{r7, lr}
 800c15c:	b084      	sub	sp, #16
 800c15e:	af00      	add	r7, sp, #0
 800c160:	6078      	str	r0, [r7, #4]
 800c162:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c164:	683b      	ldr	r3, [r7, #0]
 800c166:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	781a      	ldrb	r2, [r3, #0]
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	3301      	adds	r3, #1
 800c174:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	781a      	ldrb	r2, [r3, #0]
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	3301      	adds	r3, #1
 800c182:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c184:	68f8      	ldr	r0, [r7, #12]
 800c186:	f7ff fa41 	bl	800b60c <SWAPBYTE>
 800c18a:	4603      	mov	r3, r0
 800c18c:	461a      	mov	r2, r3
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c192:	68fb      	ldr	r3, [r7, #12]
 800c194:	3301      	adds	r3, #1
 800c196:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	3301      	adds	r3, #1
 800c19c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c19e:	68f8      	ldr	r0, [r7, #12]
 800c1a0:	f7ff fa34 	bl	800b60c <SWAPBYTE>
 800c1a4:	4603      	mov	r3, r0
 800c1a6:	461a      	mov	r2, r3
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800c1ac:	68fb      	ldr	r3, [r7, #12]
 800c1ae:	3301      	adds	r3, #1
 800c1b0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	3301      	adds	r3, #1
 800c1b6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800c1b8:	68f8      	ldr	r0, [r7, #12]
 800c1ba:	f7ff fa27 	bl	800b60c <SWAPBYTE>
 800c1be:	4603      	mov	r3, r0
 800c1c0:	461a      	mov	r2, r3
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	80da      	strh	r2, [r3, #6]
}
 800c1c6:	bf00      	nop
 800c1c8:	3710      	adds	r7, #16
 800c1ca:	46bd      	mov	sp, r7
 800c1cc:	bd80      	pop	{r7, pc}

0800c1ce <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c1ce:	b580      	push	{r7, lr}
 800c1d0:	b082      	sub	sp, #8
 800c1d2:	af00      	add	r7, sp, #0
 800c1d4:	6078      	str	r0, [r7, #4]
 800c1d6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c1d8:	2180      	movs	r1, #128	; 0x80
 800c1da:	6878      	ldr	r0, [r7, #4]
 800c1dc:	f003 fbf6 	bl	800f9cc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c1e0:	2100      	movs	r1, #0
 800c1e2:	6878      	ldr	r0, [r7, #4]
 800c1e4:	f003 fbf2 	bl	800f9cc <USBD_LL_StallEP>
}
 800c1e8:	bf00      	nop
 800c1ea:	3708      	adds	r7, #8
 800c1ec:	46bd      	mov	sp, r7
 800c1ee:	bd80      	pop	{r7, pc}

0800c1f0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	b086      	sub	sp, #24
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	60f8      	str	r0, [r7, #12]
 800c1f8:	60b9      	str	r1, [r7, #8]
 800c1fa:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c1fc:	2300      	movs	r3, #0
 800c1fe:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800c200:	68fb      	ldr	r3, [r7, #12]
 800c202:	2b00      	cmp	r3, #0
 800c204:	d036      	beq.n	800c274 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800c20a:	6938      	ldr	r0, [r7, #16]
 800c20c:	f000 f836 	bl	800c27c <USBD_GetLen>
 800c210:	4603      	mov	r3, r0
 800c212:	3301      	adds	r3, #1
 800c214:	b29b      	uxth	r3, r3
 800c216:	005b      	lsls	r3, r3, #1
 800c218:	b29a      	uxth	r2, r3
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c21e:	7dfb      	ldrb	r3, [r7, #23]
 800c220:	68ba      	ldr	r2, [r7, #8]
 800c222:	4413      	add	r3, r2
 800c224:	687a      	ldr	r2, [r7, #4]
 800c226:	7812      	ldrb	r2, [r2, #0]
 800c228:	701a      	strb	r2, [r3, #0]
  idx++;
 800c22a:	7dfb      	ldrb	r3, [r7, #23]
 800c22c:	3301      	adds	r3, #1
 800c22e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c230:	7dfb      	ldrb	r3, [r7, #23]
 800c232:	68ba      	ldr	r2, [r7, #8]
 800c234:	4413      	add	r3, r2
 800c236:	2203      	movs	r2, #3
 800c238:	701a      	strb	r2, [r3, #0]
  idx++;
 800c23a:	7dfb      	ldrb	r3, [r7, #23]
 800c23c:	3301      	adds	r3, #1
 800c23e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c240:	e013      	b.n	800c26a <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800c242:	7dfb      	ldrb	r3, [r7, #23]
 800c244:	68ba      	ldr	r2, [r7, #8]
 800c246:	4413      	add	r3, r2
 800c248:	693a      	ldr	r2, [r7, #16]
 800c24a:	7812      	ldrb	r2, [r2, #0]
 800c24c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c24e:	693b      	ldr	r3, [r7, #16]
 800c250:	3301      	adds	r3, #1
 800c252:	613b      	str	r3, [r7, #16]
    idx++;
 800c254:	7dfb      	ldrb	r3, [r7, #23]
 800c256:	3301      	adds	r3, #1
 800c258:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c25a:	7dfb      	ldrb	r3, [r7, #23]
 800c25c:	68ba      	ldr	r2, [r7, #8]
 800c25e:	4413      	add	r3, r2
 800c260:	2200      	movs	r2, #0
 800c262:	701a      	strb	r2, [r3, #0]
    idx++;
 800c264:	7dfb      	ldrb	r3, [r7, #23]
 800c266:	3301      	adds	r3, #1
 800c268:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c26a:	693b      	ldr	r3, [r7, #16]
 800c26c:	781b      	ldrb	r3, [r3, #0]
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d1e7      	bne.n	800c242 <USBD_GetString+0x52>
 800c272:	e000      	b.n	800c276 <USBD_GetString+0x86>
    return;
 800c274:	bf00      	nop
  }
}
 800c276:	3718      	adds	r7, #24
 800c278:	46bd      	mov	sp, r7
 800c27a:	bd80      	pop	{r7, pc}

0800c27c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c27c:	b480      	push	{r7}
 800c27e:	b085      	sub	sp, #20
 800c280:	af00      	add	r7, sp, #0
 800c282:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c284:	2300      	movs	r3, #0
 800c286:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c28c:	e005      	b.n	800c29a <USBD_GetLen+0x1e>
  {
    len++;
 800c28e:	7bfb      	ldrb	r3, [r7, #15]
 800c290:	3301      	adds	r3, #1
 800c292:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c294:	68bb      	ldr	r3, [r7, #8]
 800c296:	3301      	adds	r3, #1
 800c298:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c29a:	68bb      	ldr	r3, [r7, #8]
 800c29c:	781b      	ldrb	r3, [r3, #0]
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d1f5      	bne.n	800c28e <USBD_GetLen+0x12>
  }

  return len;
 800c2a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2a4:	4618      	mov	r0, r3
 800c2a6:	3714      	adds	r7, #20
 800c2a8:	46bd      	mov	sp, r7
 800c2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ae:	4770      	bx	lr

0800c2b0 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c2b0:	b580      	push	{r7, lr}
 800c2b2:	b084      	sub	sp, #16
 800c2b4:	af00      	add	r7, sp, #0
 800c2b6:	60f8      	str	r0, [r7, #12]
 800c2b8:	60b9      	str	r1, [r7, #8]
 800c2ba:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	2202      	movs	r2, #2
 800c2c0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	687a      	ldr	r2, [r7, #4]
 800c2c8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	687a      	ldr	r2, [r7, #4]
 800c2ce:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	68ba      	ldr	r2, [r7, #8]
 800c2d4:	2100      	movs	r1, #0
 800c2d6:	68f8      	ldr	r0, [r7, #12]
 800c2d8:	f003 fc01 	bl	800fade <USBD_LL_Transmit>

  return USBD_OK;
 800c2dc:	2300      	movs	r3, #0
}
 800c2de:	4618      	mov	r0, r3
 800c2e0:	3710      	adds	r7, #16
 800c2e2:	46bd      	mov	sp, r7
 800c2e4:	bd80      	pop	{r7, pc}

0800c2e6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c2e6:	b580      	push	{r7, lr}
 800c2e8:	b084      	sub	sp, #16
 800c2ea:	af00      	add	r7, sp, #0
 800c2ec:	60f8      	str	r0, [r7, #12]
 800c2ee:	60b9      	str	r1, [r7, #8]
 800c2f0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	68ba      	ldr	r2, [r7, #8]
 800c2f6:	2100      	movs	r1, #0
 800c2f8:	68f8      	ldr	r0, [r7, #12]
 800c2fa:	f003 fbf0 	bl	800fade <USBD_LL_Transmit>

  return USBD_OK;
 800c2fe:	2300      	movs	r3, #0
}
 800c300:	4618      	mov	r0, r3
 800c302:	3710      	adds	r7, #16
 800c304:	46bd      	mov	sp, r7
 800c306:	bd80      	pop	{r7, pc}

0800c308 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c308:	b580      	push	{r7, lr}
 800c30a:	b084      	sub	sp, #16
 800c30c:	af00      	add	r7, sp, #0
 800c30e:	60f8      	str	r0, [r7, #12]
 800c310:	60b9      	str	r1, [r7, #8]
 800c312:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	2203      	movs	r2, #3
 800c318:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	687a      	ldr	r2, [r7, #4]
 800c320:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	687a      	ldr	r2, [r7, #4]
 800c328:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	68ba      	ldr	r2, [r7, #8]
 800c330:	2100      	movs	r1, #0
 800c332:	68f8      	ldr	r0, [r7, #12]
 800c334:	f003 fbf4 	bl	800fb20 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c338:	2300      	movs	r3, #0
}
 800c33a:	4618      	mov	r0, r3
 800c33c:	3710      	adds	r7, #16
 800c33e:	46bd      	mov	sp, r7
 800c340:	bd80      	pop	{r7, pc}

0800c342 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c342:	b580      	push	{r7, lr}
 800c344:	b084      	sub	sp, #16
 800c346:	af00      	add	r7, sp, #0
 800c348:	60f8      	str	r0, [r7, #12]
 800c34a:	60b9      	str	r1, [r7, #8]
 800c34c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	68ba      	ldr	r2, [r7, #8]
 800c352:	2100      	movs	r1, #0
 800c354:	68f8      	ldr	r0, [r7, #12]
 800c356:	f003 fbe3 	bl	800fb20 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c35a:	2300      	movs	r3, #0
}
 800c35c:	4618      	mov	r0, r3
 800c35e:	3710      	adds	r7, #16
 800c360:	46bd      	mov	sp, r7
 800c362:	bd80      	pop	{r7, pc}

0800c364 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c364:	b580      	push	{r7, lr}
 800c366:	b082      	sub	sp, #8
 800c368:	af00      	add	r7, sp, #0
 800c36a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	2204      	movs	r2, #4
 800c370:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c374:	2300      	movs	r3, #0
 800c376:	2200      	movs	r2, #0
 800c378:	2100      	movs	r1, #0
 800c37a:	6878      	ldr	r0, [r7, #4]
 800c37c:	f003 fbaf 	bl	800fade <USBD_LL_Transmit>

  return USBD_OK;
 800c380:	2300      	movs	r3, #0
}
 800c382:	4618      	mov	r0, r3
 800c384:	3708      	adds	r7, #8
 800c386:	46bd      	mov	sp, r7
 800c388:	bd80      	pop	{r7, pc}

0800c38a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c38a:	b580      	push	{r7, lr}
 800c38c:	b082      	sub	sp, #8
 800c38e:	af00      	add	r7, sp, #0
 800c390:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	2205      	movs	r2, #5
 800c396:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c39a:	2300      	movs	r3, #0
 800c39c:	2200      	movs	r2, #0
 800c39e:	2100      	movs	r1, #0
 800c3a0:	6878      	ldr	r0, [r7, #4]
 800c3a2:	f003 fbbd 	bl	800fb20 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c3a6:	2300      	movs	r3, #0
}
 800c3a8:	4618      	mov	r0, r3
 800c3aa:	3708      	adds	r7, #8
 800c3ac:	46bd      	mov	sp, r7
 800c3ae:	bd80      	pop	{r7, pc}

0800c3b0 <__NVIC_SetPriority>:
{
 800c3b0:	b480      	push	{r7}
 800c3b2:	b083      	sub	sp, #12
 800c3b4:	af00      	add	r7, sp, #0
 800c3b6:	4603      	mov	r3, r0
 800c3b8:	6039      	str	r1, [r7, #0]
 800c3ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c3bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	db0a      	blt.n	800c3da <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c3c4:	683b      	ldr	r3, [r7, #0]
 800c3c6:	b2da      	uxtb	r2, r3
 800c3c8:	490c      	ldr	r1, [pc, #48]	; (800c3fc <__NVIC_SetPriority+0x4c>)
 800c3ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c3ce:	0112      	lsls	r2, r2, #4
 800c3d0:	b2d2      	uxtb	r2, r2
 800c3d2:	440b      	add	r3, r1
 800c3d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800c3d8:	e00a      	b.n	800c3f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c3da:	683b      	ldr	r3, [r7, #0]
 800c3dc:	b2da      	uxtb	r2, r3
 800c3de:	4908      	ldr	r1, [pc, #32]	; (800c400 <__NVIC_SetPriority+0x50>)
 800c3e0:	79fb      	ldrb	r3, [r7, #7]
 800c3e2:	f003 030f 	and.w	r3, r3, #15
 800c3e6:	3b04      	subs	r3, #4
 800c3e8:	0112      	lsls	r2, r2, #4
 800c3ea:	b2d2      	uxtb	r2, r2
 800c3ec:	440b      	add	r3, r1
 800c3ee:	761a      	strb	r2, [r3, #24]
}
 800c3f0:	bf00      	nop
 800c3f2:	370c      	adds	r7, #12
 800c3f4:	46bd      	mov	sp, r7
 800c3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3fa:	4770      	bx	lr
 800c3fc:	e000e100 	.word	0xe000e100
 800c400:	e000ed00 	.word	0xe000ed00

0800c404 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800c404:	b580      	push	{r7, lr}
 800c406:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800c408:	4b05      	ldr	r3, [pc, #20]	; (800c420 <SysTick_Handler+0x1c>)
 800c40a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800c40c:	f001 feb2 	bl	800e174 <xTaskGetSchedulerState>
 800c410:	4603      	mov	r3, r0
 800c412:	2b01      	cmp	r3, #1
 800c414:	d001      	beq.n	800c41a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800c416:	f002 fc97 	bl	800ed48 <xPortSysTickHandler>
  }
}
 800c41a:	bf00      	nop
 800c41c:	bd80      	pop	{r7, pc}
 800c41e:	bf00      	nop
 800c420:	e000e010 	.word	0xe000e010

0800c424 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800c424:	b580      	push	{r7, lr}
 800c426:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800c428:	2100      	movs	r1, #0
 800c42a:	f06f 0004 	mvn.w	r0, #4
 800c42e:	f7ff ffbf 	bl	800c3b0 <__NVIC_SetPriority>
#endif
}
 800c432:	bf00      	nop
 800c434:	bd80      	pop	{r7, pc}
	...

0800c438 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800c438:	b480      	push	{r7}
 800c43a:	b083      	sub	sp, #12
 800c43c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c43e:	f3ef 8305 	mrs	r3, IPSR
 800c442:	603b      	str	r3, [r7, #0]
  return(result);
 800c444:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c446:	2b00      	cmp	r3, #0
 800c448:	d003      	beq.n	800c452 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800c44a:	f06f 0305 	mvn.w	r3, #5
 800c44e:	607b      	str	r3, [r7, #4]
 800c450:	e00c      	b.n	800c46c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800c452:	4b0a      	ldr	r3, [pc, #40]	; (800c47c <osKernelInitialize+0x44>)
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	2b00      	cmp	r3, #0
 800c458:	d105      	bne.n	800c466 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800c45a:	4b08      	ldr	r3, [pc, #32]	; (800c47c <osKernelInitialize+0x44>)
 800c45c:	2201      	movs	r2, #1
 800c45e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800c460:	2300      	movs	r3, #0
 800c462:	607b      	str	r3, [r7, #4]
 800c464:	e002      	b.n	800c46c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800c466:	f04f 33ff 	mov.w	r3, #4294967295
 800c46a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c46c:	687b      	ldr	r3, [r7, #4]
}
 800c46e:	4618      	mov	r0, r3
 800c470:	370c      	adds	r7, #12
 800c472:	46bd      	mov	sp, r7
 800c474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c478:	4770      	bx	lr
 800c47a:	bf00      	nop
 800c47c:	20000938 	.word	0x20000938

0800c480 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800c480:	b580      	push	{r7, lr}
 800c482:	b082      	sub	sp, #8
 800c484:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c486:	f3ef 8305 	mrs	r3, IPSR
 800c48a:	603b      	str	r3, [r7, #0]
  return(result);
 800c48c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d003      	beq.n	800c49a <osKernelStart+0x1a>
    stat = osErrorISR;
 800c492:	f06f 0305 	mvn.w	r3, #5
 800c496:	607b      	str	r3, [r7, #4]
 800c498:	e010      	b.n	800c4bc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800c49a:	4b0b      	ldr	r3, [pc, #44]	; (800c4c8 <osKernelStart+0x48>)
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	2b01      	cmp	r3, #1
 800c4a0:	d109      	bne.n	800c4b6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800c4a2:	f7ff ffbf 	bl	800c424 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800c4a6:	4b08      	ldr	r3, [pc, #32]	; (800c4c8 <osKernelStart+0x48>)
 800c4a8:	2202      	movs	r2, #2
 800c4aa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800c4ac:	f001 fa1a 	bl	800d8e4 <vTaskStartScheduler>
      stat = osOK;
 800c4b0:	2300      	movs	r3, #0
 800c4b2:	607b      	str	r3, [r7, #4]
 800c4b4:	e002      	b.n	800c4bc <osKernelStart+0x3c>
    } else {
      stat = osError;
 800c4b6:	f04f 33ff 	mov.w	r3, #4294967295
 800c4ba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800c4bc:	687b      	ldr	r3, [r7, #4]
}
 800c4be:	4618      	mov	r0, r3
 800c4c0:	3708      	adds	r7, #8
 800c4c2:	46bd      	mov	sp, r7
 800c4c4:	bd80      	pop	{r7, pc}
 800c4c6:	bf00      	nop
 800c4c8:	20000938 	.word	0x20000938

0800c4cc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800c4cc:	b580      	push	{r7, lr}
 800c4ce:	b08e      	sub	sp, #56	; 0x38
 800c4d0:	af04      	add	r7, sp, #16
 800c4d2:	60f8      	str	r0, [r7, #12]
 800c4d4:	60b9      	str	r1, [r7, #8]
 800c4d6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800c4d8:	2300      	movs	r3, #0
 800c4da:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c4dc:	f3ef 8305 	mrs	r3, IPSR
 800c4e0:	617b      	str	r3, [r7, #20]
  return(result);
 800c4e2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d17f      	bne.n	800c5e8 <osThreadNew+0x11c>
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d07c      	beq.n	800c5e8 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 800c4ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 800c4f2:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800c4f4:	2318      	movs	r3, #24
 800c4f6:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800c4f8:	2300      	movs	r3, #0
 800c4fa:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800c4fc:	f04f 33ff 	mov.w	r3, #4294967295
 800c500:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	2b00      	cmp	r3, #0
 800c506:	d045      	beq.n	800c594 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d002      	beq.n	800c516 <osThreadNew+0x4a>
        name = attr->name;
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	699b      	ldr	r3, [r3, #24]
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d002      	beq.n	800c524 <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	699b      	ldr	r3, [r3, #24]
 800c522:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800c524:	69fb      	ldr	r3, [r7, #28]
 800c526:	2b00      	cmp	r3, #0
 800c528:	d008      	beq.n	800c53c <osThreadNew+0x70>
 800c52a:	69fb      	ldr	r3, [r7, #28]
 800c52c:	2b38      	cmp	r3, #56	; 0x38
 800c52e:	d805      	bhi.n	800c53c <osThreadNew+0x70>
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	685b      	ldr	r3, [r3, #4]
 800c534:	f003 0301 	and.w	r3, r3, #1
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d001      	beq.n	800c540 <osThreadNew+0x74>
        return (NULL);
 800c53c:	2300      	movs	r3, #0
 800c53e:	e054      	b.n	800c5ea <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	695b      	ldr	r3, [r3, #20]
 800c544:	2b00      	cmp	r3, #0
 800c546:	d003      	beq.n	800c550 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	695b      	ldr	r3, [r3, #20]
 800c54c:	089b      	lsrs	r3, r3, #2
 800c54e:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	689b      	ldr	r3, [r3, #8]
 800c554:	2b00      	cmp	r3, #0
 800c556:	d00e      	beq.n	800c576 <osThreadNew+0xaa>
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	68db      	ldr	r3, [r3, #12]
 800c55c:	2b6b      	cmp	r3, #107	; 0x6b
 800c55e:	d90a      	bls.n	800c576 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800c564:	2b00      	cmp	r3, #0
 800c566:	d006      	beq.n	800c576 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	695b      	ldr	r3, [r3, #20]
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d002      	beq.n	800c576 <osThreadNew+0xaa>
        mem = 1;
 800c570:	2301      	movs	r3, #1
 800c572:	61bb      	str	r3, [r7, #24]
 800c574:	e010      	b.n	800c598 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	689b      	ldr	r3, [r3, #8]
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d10c      	bne.n	800c598 <osThreadNew+0xcc>
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	68db      	ldr	r3, [r3, #12]
 800c582:	2b00      	cmp	r3, #0
 800c584:	d108      	bne.n	800c598 <osThreadNew+0xcc>
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	691b      	ldr	r3, [r3, #16]
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d104      	bne.n	800c598 <osThreadNew+0xcc>
          mem = 0;
 800c58e:	2300      	movs	r3, #0
 800c590:	61bb      	str	r3, [r7, #24]
 800c592:	e001      	b.n	800c598 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 800c594:	2300      	movs	r3, #0
 800c596:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c598:	69bb      	ldr	r3, [r7, #24]
 800c59a:	2b01      	cmp	r3, #1
 800c59c:	d110      	bne.n	800c5c0 <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800c5a2:	687a      	ldr	r2, [r7, #4]
 800c5a4:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800c5a6:	9202      	str	r2, [sp, #8]
 800c5a8:	9301      	str	r3, [sp, #4]
 800c5aa:	69fb      	ldr	r3, [r7, #28]
 800c5ac:	9300      	str	r3, [sp, #0]
 800c5ae:	68bb      	ldr	r3, [r7, #8]
 800c5b0:	6a3a      	ldr	r2, [r7, #32]
 800c5b2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c5b4:	68f8      	ldr	r0, [r7, #12]
 800c5b6:	f000 feb9 	bl	800d32c <xTaskCreateStatic>
 800c5ba:	4603      	mov	r3, r0
 800c5bc:	613b      	str	r3, [r7, #16]
 800c5be:	e013      	b.n	800c5e8 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 800c5c0:	69bb      	ldr	r3, [r7, #24]
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d110      	bne.n	800c5e8 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800c5c6:	6a3b      	ldr	r3, [r7, #32]
 800c5c8:	b29a      	uxth	r2, r3
 800c5ca:	f107 0310 	add.w	r3, r7, #16
 800c5ce:	9301      	str	r3, [sp, #4]
 800c5d0:	69fb      	ldr	r3, [r7, #28]
 800c5d2:	9300      	str	r3, [sp, #0]
 800c5d4:	68bb      	ldr	r3, [r7, #8]
 800c5d6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c5d8:	68f8      	ldr	r0, [r7, #12]
 800c5da:	f000 ff04 	bl	800d3e6 <xTaskCreate>
 800c5de:	4603      	mov	r3, r0
 800c5e0:	2b01      	cmp	r3, #1
 800c5e2:	d001      	beq.n	800c5e8 <osThreadNew+0x11c>
            hTask = NULL;
 800c5e4:	2300      	movs	r3, #0
 800c5e6:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800c5e8:	693b      	ldr	r3, [r7, #16]
}
 800c5ea:	4618      	mov	r0, r3
 800c5ec:	3728      	adds	r7, #40	; 0x28
 800c5ee:	46bd      	mov	sp, r7
 800c5f0:	bd80      	pop	{r7, pc}

0800c5f2 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800c5f2:	b580      	push	{r7, lr}
 800c5f4:	b084      	sub	sp, #16
 800c5f6:	af00      	add	r7, sp, #0
 800c5f8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c5fa:	f3ef 8305 	mrs	r3, IPSR
 800c5fe:	60bb      	str	r3, [r7, #8]
  return(result);
 800c600:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800c602:	2b00      	cmp	r3, #0
 800c604:	d003      	beq.n	800c60e <osDelay+0x1c>
    stat = osErrorISR;
 800c606:	f06f 0305 	mvn.w	r3, #5
 800c60a:	60fb      	str	r3, [r7, #12]
 800c60c:	e007      	b.n	800c61e <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800c60e:	2300      	movs	r3, #0
 800c610:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	2b00      	cmp	r3, #0
 800c616:	d002      	beq.n	800c61e <osDelay+0x2c>
      vTaskDelay(ticks);
 800c618:	6878      	ldr	r0, [r7, #4]
 800c61a:	f001 f829 	bl	800d670 <vTaskDelay>
    }
  }

  return (stat);
 800c61e:	68fb      	ldr	r3, [r7, #12]
}
 800c620:	4618      	mov	r0, r3
 800c622:	3710      	adds	r7, #16
 800c624:	46bd      	mov	sp, r7
 800c626:	bd80      	pop	{r7, pc}

0800c628 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800c628:	b580      	push	{r7, lr}
 800c62a:	b08a      	sub	sp, #40	; 0x28
 800c62c:	af02      	add	r7, sp, #8
 800c62e:	60f8      	str	r0, [r7, #12]
 800c630:	60b9      	str	r1, [r7, #8]
 800c632:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800c634:	2300      	movs	r3, #0
 800c636:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c638:	f3ef 8305 	mrs	r3, IPSR
 800c63c:	613b      	str	r3, [r7, #16]
  return(result);
 800c63e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800c640:	2b00      	cmp	r3, #0
 800c642:	d15f      	bne.n	800c704 <osMessageQueueNew+0xdc>
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	2b00      	cmp	r3, #0
 800c648:	d05c      	beq.n	800c704 <osMessageQueueNew+0xdc>
 800c64a:	68bb      	ldr	r3, [r7, #8]
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d059      	beq.n	800c704 <osMessageQueueNew+0xdc>
    mem = -1;
 800c650:	f04f 33ff 	mov.w	r3, #4294967295
 800c654:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d029      	beq.n	800c6b0 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	689b      	ldr	r3, [r3, #8]
 800c660:	2b00      	cmp	r3, #0
 800c662:	d012      	beq.n	800c68a <osMessageQueueNew+0x62>
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	68db      	ldr	r3, [r3, #12]
 800c668:	2b4f      	cmp	r3, #79	; 0x4f
 800c66a:	d90e      	bls.n	800c68a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800c670:	2b00      	cmp	r3, #0
 800c672:	d00a      	beq.n	800c68a <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	695a      	ldr	r2, [r3, #20]
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	68b9      	ldr	r1, [r7, #8]
 800c67c:	fb01 f303 	mul.w	r3, r1, r3
 800c680:	429a      	cmp	r2, r3
 800c682:	d302      	bcc.n	800c68a <osMessageQueueNew+0x62>
        mem = 1;
 800c684:	2301      	movs	r3, #1
 800c686:	61bb      	str	r3, [r7, #24]
 800c688:	e014      	b.n	800c6b4 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	689b      	ldr	r3, [r3, #8]
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d110      	bne.n	800c6b4 <osMessageQueueNew+0x8c>
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	68db      	ldr	r3, [r3, #12]
 800c696:	2b00      	cmp	r3, #0
 800c698:	d10c      	bne.n	800c6b4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d108      	bne.n	800c6b4 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	695b      	ldr	r3, [r3, #20]
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	d104      	bne.n	800c6b4 <osMessageQueueNew+0x8c>
          mem = 0;
 800c6aa:	2300      	movs	r3, #0
 800c6ac:	61bb      	str	r3, [r7, #24]
 800c6ae:	e001      	b.n	800c6b4 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800c6b0:	2300      	movs	r3, #0
 800c6b2:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800c6b4:	69bb      	ldr	r3, [r7, #24]
 800c6b6:	2b01      	cmp	r3, #1
 800c6b8:	d10b      	bne.n	800c6d2 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	691a      	ldr	r2, [r3, #16]
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	689b      	ldr	r3, [r3, #8]
 800c6c2:	2100      	movs	r1, #0
 800c6c4:	9100      	str	r1, [sp, #0]
 800c6c6:	68b9      	ldr	r1, [r7, #8]
 800c6c8:	68f8      	ldr	r0, [r7, #12]
 800c6ca:	f000 f971 	bl	800c9b0 <xQueueGenericCreateStatic>
 800c6ce:	61f8      	str	r0, [r7, #28]
 800c6d0:	e008      	b.n	800c6e4 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800c6d2:	69bb      	ldr	r3, [r7, #24]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d105      	bne.n	800c6e4 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800c6d8:	2200      	movs	r2, #0
 800c6da:	68b9      	ldr	r1, [r7, #8]
 800c6dc:	68f8      	ldr	r0, [r7, #12]
 800c6de:	f000 f9df 	bl	800caa0 <xQueueGenericCreate>
 800c6e2:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800c6e4:	69fb      	ldr	r3, [r7, #28]
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d00c      	beq.n	800c704 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d003      	beq.n	800c6f8 <osMessageQueueNew+0xd0>
        name = attr->name;
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	617b      	str	r3, [r7, #20]
 800c6f6:	e001      	b.n	800c6fc <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800c6f8:	2300      	movs	r3, #0
 800c6fa:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800c6fc:	6979      	ldr	r1, [r7, #20]
 800c6fe:	69f8      	ldr	r0, [r7, #28]
 800c700:	f000 fdb6 	bl	800d270 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800c704:	69fb      	ldr	r3, [r7, #28]
}
 800c706:	4618      	mov	r0, r3
 800c708:	3720      	adds	r7, #32
 800c70a:	46bd      	mov	sp, r7
 800c70c:	bd80      	pop	{r7, pc}
	...

0800c710 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800c710:	b480      	push	{r7}
 800c712:	b085      	sub	sp, #20
 800c714:	af00      	add	r7, sp, #0
 800c716:	60f8      	str	r0, [r7, #12]
 800c718:	60b9      	str	r1, [r7, #8]
 800c71a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	4a07      	ldr	r2, [pc, #28]	; (800c73c <vApplicationGetIdleTaskMemory+0x2c>)
 800c720:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800c722:	68bb      	ldr	r3, [r7, #8]
 800c724:	4a06      	ldr	r2, [pc, #24]	; (800c740 <vApplicationGetIdleTaskMemory+0x30>)
 800c726:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c72e:	601a      	str	r2, [r3, #0]
}
 800c730:	bf00      	nop
 800c732:	3714      	adds	r7, #20
 800c734:	46bd      	mov	sp, r7
 800c736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c73a:	4770      	bx	lr
 800c73c:	2000093c 	.word	0x2000093c
 800c740:	200009a8 	.word	0x200009a8

0800c744 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800c744:	b480      	push	{r7}
 800c746:	b085      	sub	sp, #20
 800c748:	af00      	add	r7, sp, #0
 800c74a:	60f8      	str	r0, [r7, #12]
 800c74c:	60b9      	str	r1, [r7, #8]
 800c74e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	4a07      	ldr	r2, [pc, #28]	; (800c770 <vApplicationGetTimerTaskMemory+0x2c>)
 800c754:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800c756:	68bb      	ldr	r3, [r7, #8]
 800c758:	4a06      	ldr	r2, [pc, #24]	; (800c774 <vApplicationGetTimerTaskMemory+0x30>)
 800c75a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c762:	601a      	str	r2, [r3, #0]
}
 800c764:	bf00      	nop
 800c766:	3714      	adds	r7, #20
 800c768:	46bd      	mov	sp, r7
 800c76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c76e:	4770      	bx	lr
 800c770:	20000da8 	.word	0x20000da8
 800c774:	20000e14 	.word	0x20000e14

0800c778 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800c778:	b480      	push	{r7}
 800c77a:	b083      	sub	sp, #12
 800c77c:	af00      	add	r7, sp, #0
 800c77e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	f103 0208 	add.w	r2, r3, #8
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	f04f 32ff 	mov.w	r2, #4294967295
 800c790:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	f103 0208 	add.w	r2, r3, #8
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	f103 0208 	add.w	r2, r3, #8
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	2200      	movs	r2, #0
 800c7aa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c7ac:	bf00      	nop
 800c7ae:	370c      	adds	r7, #12
 800c7b0:	46bd      	mov	sp, r7
 800c7b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7b6:	4770      	bx	lr

0800c7b8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800c7b8:	b480      	push	{r7}
 800c7ba:	b083      	sub	sp, #12
 800c7bc:	af00      	add	r7, sp, #0
 800c7be:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	2200      	movs	r2, #0
 800c7c4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c7c6:	bf00      	nop
 800c7c8:	370c      	adds	r7, #12
 800c7ca:	46bd      	mov	sp, r7
 800c7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d0:	4770      	bx	lr

0800c7d2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c7d2:	b480      	push	{r7}
 800c7d4:	b085      	sub	sp, #20
 800c7d6:	af00      	add	r7, sp, #0
 800c7d8:	6078      	str	r0, [r7, #4]
 800c7da:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	685b      	ldr	r3, [r3, #4]
 800c7e0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c7e2:	683b      	ldr	r3, [r7, #0]
 800c7e4:	68fa      	ldr	r2, [r7, #12]
 800c7e6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	689a      	ldr	r2, [r3, #8]
 800c7ec:	683b      	ldr	r3, [r7, #0]
 800c7ee:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	689b      	ldr	r3, [r3, #8]
 800c7f4:	683a      	ldr	r2, [r7, #0]
 800c7f6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	683a      	ldr	r2, [r7, #0]
 800c7fc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800c7fe:	683b      	ldr	r3, [r7, #0]
 800c800:	687a      	ldr	r2, [r7, #4]
 800c802:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	1c5a      	adds	r2, r3, #1
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	601a      	str	r2, [r3, #0]
}
 800c80e:	bf00      	nop
 800c810:	3714      	adds	r7, #20
 800c812:	46bd      	mov	sp, r7
 800c814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c818:	4770      	bx	lr

0800c81a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c81a:	b480      	push	{r7}
 800c81c:	b085      	sub	sp, #20
 800c81e:	af00      	add	r7, sp, #0
 800c820:	6078      	str	r0, [r7, #4]
 800c822:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c824:	683b      	ldr	r3, [r7, #0]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c82a:	68bb      	ldr	r3, [r7, #8]
 800c82c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c830:	d103      	bne.n	800c83a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	691b      	ldr	r3, [r3, #16]
 800c836:	60fb      	str	r3, [r7, #12]
 800c838:	e00c      	b.n	800c854 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	3308      	adds	r3, #8
 800c83e:	60fb      	str	r3, [r7, #12]
 800c840:	e002      	b.n	800c848 <vListInsert+0x2e>
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	685b      	ldr	r3, [r3, #4]
 800c846:	60fb      	str	r3, [r7, #12]
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	685b      	ldr	r3, [r3, #4]
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	68ba      	ldr	r2, [r7, #8]
 800c850:	429a      	cmp	r2, r3
 800c852:	d2f6      	bcs.n	800c842 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	685a      	ldr	r2, [r3, #4]
 800c858:	683b      	ldr	r3, [r7, #0]
 800c85a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c85c:	683b      	ldr	r3, [r7, #0]
 800c85e:	685b      	ldr	r3, [r3, #4]
 800c860:	683a      	ldr	r2, [r7, #0]
 800c862:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c864:	683b      	ldr	r3, [r7, #0]
 800c866:	68fa      	ldr	r2, [r7, #12]
 800c868:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	683a      	ldr	r2, [r7, #0]
 800c86e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800c870:	683b      	ldr	r3, [r7, #0]
 800c872:	687a      	ldr	r2, [r7, #4]
 800c874:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	681b      	ldr	r3, [r3, #0]
 800c87a:	1c5a      	adds	r2, r3, #1
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	601a      	str	r2, [r3, #0]
}
 800c880:	bf00      	nop
 800c882:	3714      	adds	r7, #20
 800c884:	46bd      	mov	sp, r7
 800c886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c88a:	4770      	bx	lr

0800c88c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c88c:	b480      	push	{r7}
 800c88e:	b085      	sub	sp, #20
 800c890:	af00      	add	r7, sp, #0
 800c892:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	691b      	ldr	r3, [r3, #16]
 800c898:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	685b      	ldr	r3, [r3, #4]
 800c89e:	687a      	ldr	r2, [r7, #4]
 800c8a0:	6892      	ldr	r2, [r2, #8]
 800c8a2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	689b      	ldr	r3, [r3, #8]
 800c8a8:	687a      	ldr	r2, [r7, #4]
 800c8aa:	6852      	ldr	r2, [r2, #4]
 800c8ac:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	685b      	ldr	r3, [r3, #4]
 800c8b2:	687a      	ldr	r2, [r7, #4]
 800c8b4:	429a      	cmp	r2, r3
 800c8b6:	d103      	bne.n	800c8c0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	689a      	ldr	r2, [r3, #8]
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	2200      	movs	r2, #0
 800c8c4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	1e5a      	subs	r2, r3, #1
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	681b      	ldr	r3, [r3, #0]
}
 800c8d4:	4618      	mov	r0, r3
 800c8d6:	3714      	adds	r7, #20
 800c8d8:	46bd      	mov	sp, r7
 800c8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8de:	4770      	bx	lr

0800c8e0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c8e0:	b580      	push	{r7, lr}
 800c8e2:	b084      	sub	sp, #16
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	6078      	str	r0, [r7, #4]
 800c8e8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d10a      	bne.n	800c90a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c8f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8f8:	f383 8811 	msr	BASEPRI, r3
 800c8fc:	f3bf 8f6f 	isb	sy
 800c900:	f3bf 8f4f 	dsb	sy
 800c904:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800c906:	bf00      	nop
 800c908:	e7fe      	b.n	800c908 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800c90a:	f002 f98b 	bl	800ec24 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	681a      	ldr	r2, [r3, #0]
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c916:	68f9      	ldr	r1, [r7, #12]
 800c918:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c91a:	fb01 f303 	mul.w	r3, r1, r3
 800c91e:	441a      	add	r2, r3
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	2200      	movs	r2, #0
 800c928:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	681a      	ldr	r2, [r3, #0]
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	681a      	ldr	r2, [r3, #0]
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c93a:	3b01      	subs	r3, #1
 800c93c:	68f9      	ldr	r1, [r7, #12]
 800c93e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c940:	fb01 f303 	mul.w	r3, r1, r3
 800c944:	441a      	add	r2, r3
 800c946:	68fb      	ldr	r3, [r7, #12]
 800c948:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	22ff      	movs	r2, #255	; 0xff
 800c94e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c952:	68fb      	ldr	r3, [r7, #12]
 800c954:	22ff      	movs	r2, #255	; 0xff
 800c956:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800c95a:	683b      	ldr	r3, [r7, #0]
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d114      	bne.n	800c98a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	691b      	ldr	r3, [r3, #16]
 800c964:	2b00      	cmp	r3, #0
 800c966:	d01a      	beq.n	800c99e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	3310      	adds	r3, #16
 800c96c:	4618      	mov	r0, r3
 800c96e:	f001 fa43 	bl	800ddf8 <xTaskRemoveFromEventList>
 800c972:	4603      	mov	r3, r0
 800c974:	2b00      	cmp	r3, #0
 800c976:	d012      	beq.n	800c99e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c978:	4b0c      	ldr	r3, [pc, #48]	; (800c9ac <xQueueGenericReset+0xcc>)
 800c97a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c97e:	601a      	str	r2, [r3, #0]
 800c980:	f3bf 8f4f 	dsb	sy
 800c984:	f3bf 8f6f 	isb	sy
 800c988:	e009      	b.n	800c99e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	3310      	adds	r3, #16
 800c98e:	4618      	mov	r0, r3
 800c990:	f7ff fef2 	bl	800c778 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	3324      	adds	r3, #36	; 0x24
 800c998:	4618      	mov	r0, r3
 800c99a:	f7ff feed 	bl	800c778 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c99e:	f002 f971 	bl	800ec84 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c9a2:	2301      	movs	r3, #1
}
 800c9a4:	4618      	mov	r0, r3
 800c9a6:	3710      	adds	r7, #16
 800c9a8:	46bd      	mov	sp, r7
 800c9aa:	bd80      	pop	{r7, pc}
 800c9ac:	e000ed04 	.word	0xe000ed04

0800c9b0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800c9b0:	b580      	push	{r7, lr}
 800c9b2:	b08e      	sub	sp, #56	; 0x38
 800c9b4:	af02      	add	r7, sp, #8
 800c9b6:	60f8      	str	r0, [r7, #12]
 800c9b8:	60b9      	str	r1, [r7, #8]
 800c9ba:	607a      	str	r2, [r7, #4]
 800c9bc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c9be:	68fb      	ldr	r3, [r7, #12]
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d10a      	bne.n	800c9da <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800c9c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9c8:	f383 8811 	msr	BASEPRI, r3
 800c9cc:	f3bf 8f6f 	isb	sy
 800c9d0:	f3bf 8f4f 	dsb	sy
 800c9d4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c9d6:	bf00      	nop
 800c9d8:	e7fe      	b.n	800c9d8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800c9da:	683b      	ldr	r3, [r7, #0]
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	d10a      	bne.n	800c9f6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800c9e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9e4:	f383 8811 	msr	BASEPRI, r3
 800c9e8:	f3bf 8f6f 	isb	sy
 800c9ec:	f3bf 8f4f 	dsb	sy
 800c9f0:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c9f2:	bf00      	nop
 800c9f4:	e7fe      	b.n	800c9f4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d002      	beq.n	800ca02 <xQueueGenericCreateStatic+0x52>
 800c9fc:	68bb      	ldr	r3, [r7, #8]
 800c9fe:	2b00      	cmp	r3, #0
 800ca00:	d001      	beq.n	800ca06 <xQueueGenericCreateStatic+0x56>
 800ca02:	2301      	movs	r3, #1
 800ca04:	e000      	b.n	800ca08 <xQueueGenericCreateStatic+0x58>
 800ca06:	2300      	movs	r3, #0
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d10a      	bne.n	800ca22 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800ca0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca10:	f383 8811 	msr	BASEPRI, r3
 800ca14:	f3bf 8f6f 	isb	sy
 800ca18:	f3bf 8f4f 	dsb	sy
 800ca1c:	623b      	str	r3, [r7, #32]
}
 800ca1e:	bf00      	nop
 800ca20:	e7fe      	b.n	800ca20 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d102      	bne.n	800ca2e <xQueueGenericCreateStatic+0x7e>
 800ca28:	68bb      	ldr	r3, [r7, #8]
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d101      	bne.n	800ca32 <xQueueGenericCreateStatic+0x82>
 800ca2e:	2301      	movs	r3, #1
 800ca30:	e000      	b.n	800ca34 <xQueueGenericCreateStatic+0x84>
 800ca32:	2300      	movs	r3, #0
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	d10a      	bne.n	800ca4e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800ca38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca3c:	f383 8811 	msr	BASEPRI, r3
 800ca40:	f3bf 8f6f 	isb	sy
 800ca44:	f3bf 8f4f 	dsb	sy
 800ca48:	61fb      	str	r3, [r7, #28]
}
 800ca4a:	bf00      	nop
 800ca4c:	e7fe      	b.n	800ca4c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ca4e:	2350      	movs	r3, #80	; 0x50
 800ca50:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ca52:	697b      	ldr	r3, [r7, #20]
 800ca54:	2b50      	cmp	r3, #80	; 0x50
 800ca56:	d00a      	beq.n	800ca6e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800ca58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca5c:	f383 8811 	msr	BASEPRI, r3
 800ca60:	f3bf 8f6f 	isb	sy
 800ca64:	f3bf 8f4f 	dsb	sy
 800ca68:	61bb      	str	r3, [r7, #24]
}
 800ca6a:	bf00      	nop
 800ca6c:	e7fe      	b.n	800ca6c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ca6e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ca70:	683b      	ldr	r3, [r7, #0]
 800ca72:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800ca74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d00d      	beq.n	800ca96 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800ca7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca7c:	2201      	movs	r2, #1
 800ca7e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ca82:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800ca86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca88:	9300      	str	r3, [sp, #0]
 800ca8a:	4613      	mov	r3, r2
 800ca8c:	687a      	ldr	r2, [r7, #4]
 800ca8e:	68b9      	ldr	r1, [r7, #8]
 800ca90:	68f8      	ldr	r0, [r7, #12]
 800ca92:	f000 f83f 	bl	800cb14 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ca96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800ca98:	4618      	mov	r0, r3
 800ca9a:	3730      	adds	r7, #48	; 0x30
 800ca9c:	46bd      	mov	sp, r7
 800ca9e:	bd80      	pop	{r7, pc}

0800caa0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800caa0:	b580      	push	{r7, lr}
 800caa2:	b08a      	sub	sp, #40	; 0x28
 800caa4:	af02      	add	r7, sp, #8
 800caa6:	60f8      	str	r0, [r7, #12]
 800caa8:	60b9      	str	r1, [r7, #8]
 800caaa:	4613      	mov	r3, r2
 800caac:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d10a      	bne.n	800caca <xQueueGenericCreate+0x2a>
	__asm volatile
 800cab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cab8:	f383 8811 	msr	BASEPRI, r3
 800cabc:	f3bf 8f6f 	isb	sy
 800cac0:	f3bf 8f4f 	dsb	sy
 800cac4:	613b      	str	r3, [r7, #16]
}
 800cac6:	bf00      	nop
 800cac8:	e7fe      	b.n	800cac8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	68ba      	ldr	r2, [r7, #8]
 800cace:	fb02 f303 	mul.w	r3, r2, r3
 800cad2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800cad4:	69fb      	ldr	r3, [r7, #28]
 800cad6:	3350      	adds	r3, #80	; 0x50
 800cad8:	4618      	mov	r0, r3
 800cada:	f002 f9c5 	bl	800ee68 <pvPortMalloc>
 800cade:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800cae0:	69bb      	ldr	r3, [r7, #24]
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d011      	beq.n	800cb0a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800cae6:	69bb      	ldr	r3, [r7, #24]
 800cae8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800caea:	697b      	ldr	r3, [r7, #20]
 800caec:	3350      	adds	r3, #80	; 0x50
 800caee:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800caf0:	69bb      	ldr	r3, [r7, #24]
 800caf2:	2200      	movs	r2, #0
 800caf4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800caf8:	79fa      	ldrb	r2, [r7, #7]
 800cafa:	69bb      	ldr	r3, [r7, #24]
 800cafc:	9300      	str	r3, [sp, #0]
 800cafe:	4613      	mov	r3, r2
 800cb00:	697a      	ldr	r2, [r7, #20]
 800cb02:	68b9      	ldr	r1, [r7, #8]
 800cb04:	68f8      	ldr	r0, [r7, #12]
 800cb06:	f000 f805 	bl	800cb14 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800cb0a:	69bb      	ldr	r3, [r7, #24]
	}
 800cb0c:	4618      	mov	r0, r3
 800cb0e:	3720      	adds	r7, #32
 800cb10:	46bd      	mov	sp, r7
 800cb12:	bd80      	pop	{r7, pc}

0800cb14 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800cb14:	b580      	push	{r7, lr}
 800cb16:	b084      	sub	sp, #16
 800cb18:	af00      	add	r7, sp, #0
 800cb1a:	60f8      	str	r0, [r7, #12]
 800cb1c:	60b9      	str	r1, [r7, #8]
 800cb1e:	607a      	str	r2, [r7, #4]
 800cb20:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800cb22:	68bb      	ldr	r3, [r7, #8]
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d103      	bne.n	800cb30 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800cb28:	69bb      	ldr	r3, [r7, #24]
 800cb2a:	69ba      	ldr	r2, [r7, #24]
 800cb2c:	601a      	str	r2, [r3, #0]
 800cb2e:	e002      	b.n	800cb36 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800cb30:	69bb      	ldr	r3, [r7, #24]
 800cb32:	687a      	ldr	r2, [r7, #4]
 800cb34:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800cb36:	69bb      	ldr	r3, [r7, #24]
 800cb38:	68fa      	ldr	r2, [r7, #12]
 800cb3a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800cb3c:	69bb      	ldr	r3, [r7, #24]
 800cb3e:	68ba      	ldr	r2, [r7, #8]
 800cb40:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800cb42:	2101      	movs	r1, #1
 800cb44:	69b8      	ldr	r0, [r7, #24]
 800cb46:	f7ff fecb 	bl	800c8e0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800cb4a:	69bb      	ldr	r3, [r7, #24]
 800cb4c:	78fa      	ldrb	r2, [r7, #3]
 800cb4e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800cb52:	bf00      	nop
 800cb54:	3710      	adds	r7, #16
 800cb56:	46bd      	mov	sp, r7
 800cb58:	bd80      	pop	{r7, pc}
	...

0800cb5c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800cb5c:	b580      	push	{r7, lr}
 800cb5e:	b08e      	sub	sp, #56	; 0x38
 800cb60:	af00      	add	r7, sp, #0
 800cb62:	60f8      	str	r0, [r7, #12]
 800cb64:	60b9      	str	r1, [r7, #8]
 800cb66:	607a      	str	r2, [r7, #4]
 800cb68:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800cb72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d10a      	bne.n	800cb8e <xQueueGenericSend+0x32>
	__asm volatile
 800cb78:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb7c:	f383 8811 	msr	BASEPRI, r3
 800cb80:	f3bf 8f6f 	isb	sy
 800cb84:	f3bf 8f4f 	dsb	sy
 800cb88:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800cb8a:	bf00      	nop
 800cb8c:	e7fe      	b.n	800cb8c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cb8e:	68bb      	ldr	r3, [r7, #8]
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d103      	bne.n	800cb9c <xQueueGenericSend+0x40>
 800cb94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d101      	bne.n	800cba0 <xQueueGenericSend+0x44>
 800cb9c:	2301      	movs	r3, #1
 800cb9e:	e000      	b.n	800cba2 <xQueueGenericSend+0x46>
 800cba0:	2300      	movs	r3, #0
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d10a      	bne.n	800cbbc <xQueueGenericSend+0x60>
	__asm volatile
 800cba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbaa:	f383 8811 	msr	BASEPRI, r3
 800cbae:	f3bf 8f6f 	isb	sy
 800cbb2:	f3bf 8f4f 	dsb	sy
 800cbb6:	627b      	str	r3, [r7, #36]	; 0x24
}
 800cbb8:	bf00      	nop
 800cbba:	e7fe      	b.n	800cbba <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800cbbc:	683b      	ldr	r3, [r7, #0]
 800cbbe:	2b02      	cmp	r3, #2
 800cbc0:	d103      	bne.n	800cbca <xQueueGenericSend+0x6e>
 800cbc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cbc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cbc6:	2b01      	cmp	r3, #1
 800cbc8:	d101      	bne.n	800cbce <xQueueGenericSend+0x72>
 800cbca:	2301      	movs	r3, #1
 800cbcc:	e000      	b.n	800cbd0 <xQueueGenericSend+0x74>
 800cbce:	2300      	movs	r3, #0
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d10a      	bne.n	800cbea <xQueueGenericSend+0x8e>
	__asm volatile
 800cbd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbd8:	f383 8811 	msr	BASEPRI, r3
 800cbdc:	f3bf 8f6f 	isb	sy
 800cbe0:	f3bf 8f4f 	dsb	sy
 800cbe4:	623b      	str	r3, [r7, #32]
}
 800cbe6:	bf00      	nop
 800cbe8:	e7fe      	b.n	800cbe8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800cbea:	f001 fac3 	bl	800e174 <xTaskGetSchedulerState>
 800cbee:	4603      	mov	r3, r0
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d102      	bne.n	800cbfa <xQueueGenericSend+0x9e>
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d101      	bne.n	800cbfe <xQueueGenericSend+0xa2>
 800cbfa:	2301      	movs	r3, #1
 800cbfc:	e000      	b.n	800cc00 <xQueueGenericSend+0xa4>
 800cbfe:	2300      	movs	r3, #0
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d10a      	bne.n	800cc1a <xQueueGenericSend+0xbe>
	__asm volatile
 800cc04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc08:	f383 8811 	msr	BASEPRI, r3
 800cc0c:	f3bf 8f6f 	isb	sy
 800cc10:	f3bf 8f4f 	dsb	sy
 800cc14:	61fb      	str	r3, [r7, #28]
}
 800cc16:	bf00      	nop
 800cc18:	e7fe      	b.n	800cc18 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cc1a:	f002 f803 	bl	800ec24 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800cc1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cc22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cc26:	429a      	cmp	r2, r3
 800cc28:	d302      	bcc.n	800cc30 <xQueueGenericSend+0xd4>
 800cc2a:	683b      	ldr	r3, [r7, #0]
 800cc2c:	2b02      	cmp	r3, #2
 800cc2e:	d129      	bne.n	800cc84 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800cc30:	683a      	ldr	r2, [r7, #0]
 800cc32:	68b9      	ldr	r1, [r7, #8]
 800cc34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cc36:	f000 fa0b 	bl	800d050 <prvCopyDataToQueue>
 800cc3a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cc3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d010      	beq.n	800cc66 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cc44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc46:	3324      	adds	r3, #36	; 0x24
 800cc48:	4618      	mov	r0, r3
 800cc4a:	f001 f8d5 	bl	800ddf8 <xTaskRemoveFromEventList>
 800cc4e:	4603      	mov	r3, r0
 800cc50:	2b00      	cmp	r3, #0
 800cc52:	d013      	beq.n	800cc7c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800cc54:	4b3f      	ldr	r3, [pc, #252]	; (800cd54 <xQueueGenericSend+0x1f8>)
 800cc56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cc5a:	601a      	str	r2, [r3, #0]
 800cc5c:	f3bf 8f4f 	dsb	sy
 800cc60:	f3bf 8f6f 	isb	sy
 800cc64:	e00a      	b.n	800cc7c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800cc66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d007      	beq.n	800cc7c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800cc6c:	4b39      	ldr	r3, [pc, #228]	; (800cd54 <xQueueGenericSend+0x1f8>)
 800cc6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cc72:	601a      	str	r2, [r3, #0]
 800cc74:	f3bf 8f4f 	dsb	sy
 800cc78:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800cc7c:	f002 f802 	bl	800ec84 <vPortExitCritical>
				return pdPASS;
 800cc80:	2301      	movs	r3, #1
 800cc82:	e063      	b.n	800cd4c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d103      	bne.n	800cc92 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800cc8a:	f001 fffb 	bl	800ec84 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800cc8e:	2300      	movs	r3, #0
 800cc90:	e05c      	b.n	800cd4c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800cc92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d106      	bne.n	800cca6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800cc98:	f107 0314 	add.w	r3, r7, #20
 800cc9c:	4618      	mov	r0, r3
 800cc9e:	f001 f90f 	bl	800dec0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800cca2:	2301      	movs	r3, #1
 800cca4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800cca6:	f001 ffed 	bl	800ec84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ccaa:	f000 fe81 	bl	800d9b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ccae:	f001 ffb9 	bl	800ec24 <vPortEnterCritical>
 800ccb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccb4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ccb8:	b25b      	sxtb	r3, r3
 800ccba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ccbe:	d103      	bne.n	800ccc8 <xQueueGenericSend+0x16c>
 800ccc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccc2:	2200      	movs	r2, #0
 800ccc4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ccc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccca:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ccce:	b25b      	sxtb	r3, r3
 800ccd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ccd4:	d103      	bne.n	800ccde <xQueueGenericSend+0x182>
 800ccd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccd8:	2200      	movs	r2, #0
 800ccda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ccde:	f001 ffd1 	bl	800ec84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cce2:	1d3a      	adds	r2, r7, #4
 800cce4:	f107 0314 	add.w	r3, r7, #20
 800cce8:	4611      	mov	r1, r2
 800ccea:	4618      	mov	r0, r3
 800ccec:	f001 f8fe 	bl	800deec <xTaskCheckForTimeOut>
 800ccf0:	4603      	mov	r3, r0
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d124      	bne.n	800cd40 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800ccf6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ccf8:	f000 faa2 	bl	800d240 <prvIsQueueFull>
 800ccfc:	4603      	mov	r3, r0
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d018      	beq.n	800cd34 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800cd02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd04:	3310      	adds	r3, #16
 800cd06:	687a      	ldr	r2, [r7, #4]
 800cd08:	4611      	mov	r1, r2
 800cd0a:	4618      	mov	r0, r3
 800cd0c:	f001 f824 	bl	800dd58 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800cd10:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cd12:	f000 fa2d 	bl	800d170 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800cd16:	f000 fe59 	bl	800d9cc <xTaskResumeAll>
 800cd1a:	4603      	mov	r3, r0
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	f47f af7c 	bne.w	800cc1a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800cd22:	4b0c      	ldr	r3, [pc, #48]	; (800cd54 <xQueueGenericSend+0x1f8>)
 800cd24:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cd28:	601a      	str	r2, [r3, #0]
 800cd2a:	f3bf 8f4f 	dsb	sy
 800cd2e:	f3bf 8f6f 	isb	sy
 800cd32:	e772      	b.n	800cc1a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800cd34:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cd36:	f000 fa1b 	bl	800d170 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800cd3a:	f000 fe47 	bl	800d9cc <xTaskResumeAll>
 800cd3e:	e76c      	b.n	800cc1a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800cd40:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cd42:	f000 fa15 	bl	800d170 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800cd46:	f000 fe41 	bl	800d9cc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800cd4a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800cd4c:	4618      	mov	r0, r3
 800cd4e:	3738      	adds	r7, #56	; 0x38
 800cd50:	46bd      	mov	sp, r7
 800cd52:	bd80      	pop	{r7, pc}
 800cd54:	e000ed04 	.word	0xe000ed04

0800cd58 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800cd58:	b580      	push	{r7, lr}
 800cd5a:	b090      	sub	sp, #64	; 0x40
 800cd5c:	af00      	add	r7, sp, #0
 800cd5e:	60f8      	str	r0, [r7, #12]
 800cd60:	60b9      	str	r1, [r7, #8]
 800cd62:	607a      	str	r2, [r7, #4]
 800cd64:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800cd6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d10a      	bne.n	800cd86 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800cd70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd74:	f383 8811 	msr	BASEPRI, r3
 800cd78:	f3bf 8f6f 	isb	sy
 800cd7c:	f3bf 8f4f 	dsb	sy
 800cd80:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800cd82:	bf00      	nop
 800cd84:	e7fe      	b.n	800cd84 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cd86:	68bb      	ldr	r3, [r7, #8]
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d103      	bne.n	800cd94 <xQueueGenericSendFromISR+0x3c>
 800cd8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d101      	bne.n	800cd98 <xQueueGenericSendFromISR+0x40>
 800cd94:	2301      	movs	r3, #1
 800cd96:	e000      	b.n	800cd9a <xQueueGenericSendFromISR+0x42>
 800cd98:	2300      	movs	r3, #0
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d10a      	bne.n	800cdb4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800cd9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cda2:	f383 8811 	msr	BASEPRI, r3
 800cda6:	f3bf 8f6f 	isb	sy
 800cdaa:	f3bf 8f4f 	dsb	sy
 800cdae:	627b      	str	r3, [r7, #36]	; 0x24
}
 800cdb0:	bf00      	nop
 800cdb2:	e7fe      	b.n	800cdb2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800cdb4:	683b      	ldr	r3, [r7, #0]
 800cdb6:	2b02      	cmp	r3, #2
 800cdb8:	d103      	bne.n	800cdc2 <xQueueGenericSendFromISR+0x6a>
 800cdba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cdbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cdbe:	2b01      	cmp	r3, #1
 800cdc0:	d101      	bne.n	800cdc6 <xQueueGenericSendFromISR+0x6e>
 800cdc2:	2301      	movs	r3, #1
 800cdc4:	e000      	b.n	800cdc8 <xQueueGenericSendFromISR+0x70>
 800cdc6:	2300      	movs	r3, #0
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d10a      	bne.n	800cde2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800cdcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdd0:	f383 8811 	msr	BASEPRI, r3
 800cdd4:	f3bf 8f6f 	isb	sy
 800cdd8:	f3bf 8f4f 	dsb	sy
 800cddc:	623b      	str	r3, [r7, #32]
}
 800cdde:	bf00      	nop
 800cde0:	e7fe      	b.n	800cde0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cde2:	f002 f801 	bl	800ede8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800cde6:	f3ef 8211 	mrs	r2, BASEPRI
 800cdea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdee:	f383 8811 	msr	BASEPRI, r3
 800cdf2:	f3bf 8f6f 	isb	sy
 800cdf6:	f3bf 8f4f 	dsb	sy
 800cdfa:	61fa      	str	r2, [r7, #28]
 800cdfc:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800cdfe:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ce00:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ce02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ce06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ce0a:	429a      	cmp	r2, r3
 800ce0c:	d302      	bcc.n	800ce14 <xQueueGenericSendFromISR+0xbc>
 800ce0e:	683b      	ldr	r3, [r7, #0]
 800ce10:	2b02      	cmp	r3, #2
 800ce12:	d12f      	bne.n	800ce74 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ce14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce16:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ce1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ce1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce22:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ce24:	683a      	ldr	r2, [r7, #0]
 800ce26:	68b9      	ldr	r1, [r7, #8]
 800ce28:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800ce2a:	f000 f911 	bl	800d050 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ce2e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800ce32:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce36:	d112      	bne.n	800ce5e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ce38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d016      	beq.n	800ce6e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ce40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce42:	3324      	adds	r3, #36	; 0x24
 800ce44:	4618      	mov	r0, r3
 800ce46:	f000 ffd7 	bl	800ddf8 <xTaskRemoveFromEventList>
 800ce4a:	4603      	mov	r3, r0
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d00e      	beq.n	800ce6e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d00b      	beq.n	800ce6e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	2201      	movs	r2, #1
 800ce5a:	601a      	str	r2, [r3, #0]
 800ce5c:	e007      	b.n	800ce6e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ce5e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800ce62:	3301      	adds	r3, #1
 800ce64:	b2db      	uxtb	r3, r3
 800ce66:	b25a      	sxtb	r2, r3
 800ce68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800ce6e:	2301      	movs	r3, #1
 800ce70:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800ce72:	e001      	b.n	800ce78 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ce74:	2300      	movs	r3, #0
 800ce76:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ce78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce7a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ce7c:	697b      	ldr	r3, [r7, #20]
 800ce7e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800ce82:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ce84:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800ce86:	4618      	mov	r0, r3
 800ce88:	3740      	adds	r7, #64	; 0x40
 800ce8a:	46bd      	mov	sp, r7
 800ce8c:	bd80      	pop	{r7, pc}
	...

0800ce90 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ce90:	b580      	push	{r7, lr}
 800ce92:	b08c      	sub	sp, #48	; 0x30
 800ce94:	af00      	add	r7, sp, #0
 800ce96:	60f8      	str	r0, [r7, #12]
 800ce98:	60b9      	str	r1, [r7, #8]
 800ce9a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ce9c:	2300      	movs	r3, #0
 800ce9e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800cea4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d10a      	bne.n	800cec0 <xQueueReceive+0x30>
	__asm volatile
 800ceaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ceae:	f383 8811 	msr	BASEPRI, r3
 800ceb2:	f3bf 8f6f 	isb	sy
 800ceb6:	f3bf 8f4f 	dsb	sy
 800ceba:	623b      	str	r3, [r7, #32]
}
 800cebc:	bf00      	nop
 800cebe:	e7fe      	b.n	800cebe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800cec0:	68bb      	ldr	r3, [r7, #8]
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	d103      	bne.n	800cece <xQueueReceive+0x3e>
 800cec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d101      	bne.n	800ced2 <xQueueReceive+0x42>
 800cece:	2301      	movs	r3, #1
 800ced0:	e000      	b.n	800ced4 <xQueueReceive+0x44>
 800ced2:	2300      	movs	r3, #0
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d10a      	bne.n	800ceee <xQueueReceive+0x5e>
	__asm volatile
 800ced8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cedc:	f383 8811 	msr	BASEPRI, r3
 800cee0:	f3bf 8f6f 	isb	sy
 800cee4:	f3bf 8f4f 	dsb	sy
 800cee8:	61fb      	str	r3, [r7, #28]
}
 800ceea:	bf00      	nop
 800ceec:	e7fe      	b.n	800ceec <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ceee:	f001 f941 	bl	800e174 <xTaskGetSchedulerState>
 800cef2:	4603      	mov	r3, r0
 800cef4:	2b00      	cmp	r3, #0
 800cef6:	d102      	bne.n	800cefe <xQueueReceive+0x6e>
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	2b00      	cmp	r3, #0
 800cefc:	d101      	bne.n	800cf02 <xQueueReceive+0x72>
 800cefe:	2301      	movs	r3, #1
 800cf00:	e000      	b.n	800cf04 <xQueueReceive+0x74>
 800cf02:	2300      	movs	r3, #0
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d10a      	bne.n	800cf1e <xQueueReceive+0x8e>
	__asm volatile
 800cf08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf0c:	f383 8811 	msr	BASEPRI, r3
 800cf10:	f3bf 8f6f 	isb	sy
 800cf14:	f3bf 8f4f 	dsb	sy
 800cf18:	61bb      	str	r3, [r7, #24]
}
 800cf1a:	bf00      	nop
 800cf1c:	e7fe      	b.n	800cf1c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800cf1e:	f001 fe81 	bl	800ec24 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cf22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf26:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cf28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	d01f      	beq.n	800cf6e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800cf2e:	68b9      	ldr	r1, [r7, #8]
 800cf30:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cf32:	f000 f8f7 	bl	800d124 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800cf36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf38:	1e5a      	subs	r2, r3, #1
 800cf3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf3c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cf3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf40:	691b      	ldr	r3, [r3, #16]
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d00f      	beq.n	800cf66 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cf46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf48:	3310      	adds	r3, #16
 800cf4a:	4618      	mov	r0, r3
 800cf4c:	f000 ff54 	bl	800ddf8 <xTaskRemoveFromEventList>
 800cf50:	4603      	mov	r3, r0
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d007      	beq.n	800cf66 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800cf56:	4b3d      	ldr	r3, [pc, #244]	; (800d04c <xQueueReceive+0x1bc>)
 800cf58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf5c:	601a      	str	r2, [r3, #0]
 800cf5e:	f3bf 8f4f 	dsb	sy
 800cf62:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800cf66:	f001 fe8d 	bl	800ec84 <vPortExitCritical>
				return pdPASS;
 800cf6a:	2301      	movs	r3, #1
 800cf6c:	e069      	b.n	800d042 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d103      	bne.n	800cf7c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800cf74:	f001 fe86 	bl	800ec84 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800cf78:	2300      	movs	r3, #0
 800cf7a:	e062      	b.n	800d042 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800cf7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d106      	bne.n	800cf90 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800cf82:	f107 0310 	add.w	r3, r7, #16
 800cf86:	4618      	mov	r0, r3
 800cf88:	f000 ff9a 	bl	800dec0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800cf8c:	2301      	movs	r3, #1
 800cf8e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800cf90:	f001 fe78 	bl	800ec84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800cf94:	f000 fd0c 	bl	800d9b0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800cf98:	f001 fe44 	bl	800ec24 <vPortEnterCritical>
 800cf9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf9e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800cfa2:	b25b      	sxtb	r3, r3
 800cfa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cfa8:	d103      	bne.n	800cfb2 <xQueueReceive+0x122>
 800cfaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfac:	2200      	movs	r2, #0
 800cfae:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cfb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfb4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cfb8:	b25b      	sxtb	r3, r3
 800cfba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cfbe:	d103      	bne.n	800cfc8 <xQueueReceive+0x138>
 800cfc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfc2:	2200      	movs	r2, #0
 800cfc4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cfc8:	f001 fe5c 	bl	800ec84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800cfcc:	1d3a      	adds	r2, r7, #4
 800cfce:	f107 0310 	add.w	r3, r7, #16
 800cfd2:	4611      	mov	r1, r2
 800cfd4:	4618      	mov	r0, r3
 800cfd6:	f000 ff89 	bl	800deec <xTaskCheckForTimeOut>
 800cfda:	4603      	mov	r3, r0
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d123      	bne.n	800d028 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800cfe0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cfe2:	f000 f917 	bl	800d214 <prvIsQueueEmpty>
 800cfe6:	4603      	mov	r3, r0
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d017      	beq.n	800d01c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800cfec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfee:	3324      	adds	r3, #36	; 0x24
 800cff0:	687a      	ldr	r2, [r7, #4]
 800cff2:	4611      	mov	r1, r2
 800cff4:	4618      	mov	r0, r3
 800cff6:	f000 feaf 	bl	800dd58 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800cffa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cffc:	f000 f8b8 	bl	800d170 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d000:	f000 fce4 	bl	800d9cc <xTaskResumeAll>
 800d004:	4603      	mov	r3, r0
 800d006:	2b00      	cmp	r3, #0
 800d008:	d189      	bne.n	800cf1e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800d00a:	4b10      	ldr	r3, [pc, #64]	; (800d04c <xQueueReceive+0x1bc>)
 800d00c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d010:	601a      	str	r2, [r3, #0]
 800d012:	f3bf 8f4f 	dsb	sy
 800d016:	f3bf 8f6f 	isb	sy
 800d01a:	e780      	b.n	800cf1e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d01c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d01e:	f000 f8a7 	bl	800d170 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d022:	f000 fcd3 	bl	800d9cc <xTaskResumeAll>
 800d026:	e77a      	b.n	800cf1e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d028:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d02a:	f000 f8a1 	bl	800d170 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d02e:	f000 fccd 	bl	800d9cc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d032:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d034:	f000 f8ee 	bl	800d214 <prvIsQueueEmpty>
 800d038:	4603      	mov	r3, r0
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	f43f af6f 	beq.w	800cf1e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d040:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d042:	4618      	mov	r0, r3
 800d044:	3730      	adds	r7, #48	; 0x30
 800d046:	46bd      	mov	sp, r7
 800d048:	bd80      	pop	{r7, pc}
 800d04a:	bf00      	nop
 800d04c:	e000ed04 	.word	0xe000ed04

0800d050 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800d050:	b580      	push	{r7, lr}
 800d052:	b086      	sub	sp, #24
 800d054:	af00      	add	r7, sp, #0
 800d056:	60f8      	str	r0, [r7, #12]
 800d058:	60b9      	str	r1, [r7, #8]
 800d05a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800d05c:	2300      	movs	r3, #0
 800d05e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d064:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d10d      	bne.n	800d08a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	2b00      	cmp	r3, #0
 800d074:	d14d      	bne.n	800d112 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800d076:	68fb      	ldr	r3, [r7, #12]
 800d078:	689b      	ldr	r3, [r3, #8]
 800d07a:	4618      	mov	r0, r3
 800d07c:	f001 f898 	bl	800e1b0 <xTaskPriorityDisinherit>
 800d080:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	2200      	movs	r2, #0
 800d086:	609a      	str	r2, [r3, #8]
 800d088:	e043      	b.n	800d112 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d119      	bne.n	800d0c4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	6858      	ldr	r0, [r3, #4]
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d098:	461a      	mov	r2, r3
 800d09a:	68b9      	ldr	r1, [r7, #8]
 800d09c:	f002 fdf2 	bl	800fc84 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d0a0:	68fb      	ldr	r3, [r7, #12]
 800d0a2:	685a      	ldr	r2, [r3, #4]
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0a8:	441a      	add	r2, r3
 800d0aa:	68fb      	ldr	r3, [r7, #12]
 800d0ac:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	685a      	ldr	r2, [r3, #4]
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	689b      	ldr	r3, [r3, #8]
 800d0b6:	429a      	cmp	r2, r3
 800d0b8:	d32b      	bcc.n	800d112 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	681a      	ldr	r2, [r3, #0]
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	605a      	str	r2, [r3, #4]
 800d0c2:	e026      	b.n	800d112 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	68d8      	ldr	r0, [r3, #12]
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0cc:	461a      	mov	r2, r3
 800d0ce:	68b9      	ldr	r1, [r7, #8]
 800d0d0:	f002 fdd8 	bl	800fc84 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800d0d4:	68fb      	ldr	r3, [r7, #12]
 800d0d6:	68da      	ldr	r2, [r3, #12]
 800d0d8:	68fb      	ldr	r3, [r7, #12]
 800d0da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0dc:	425b      	negs	r3, r3
 800d0de:	441a      	add	r2, r3
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	68da      	ldr	r2, [r3, #12]
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	429a      	cmp	r2, r3
 800d0ee:	d207      	bcs.n	800d100 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	689a      	ldr	r2, [r3, #8]
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0f8:	425b      	negs	r3, r3
 800d0fa:	441a      	add	r2, r3
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	2b02      	cmp	r3, #2
 800d104:	d105      	bne.n	800d112 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d106:	693b      	ldr	r3, [r7, #16]
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d002      	beq.n	800d112 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800d10c:	693b      	ldr	r3, [r7, #16]
 800d10e:	3b01      	subs	r3, #1
 800d110:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800d112:	693b      	ldr	r3, [r7, #16]
 800d114:	1c5a      	adds	r2, r3, #1
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800d11a:	697b      	ldr	r3, [r7, #20]
}
 800d11c:	4618      	mov	r0, r3
 800d11e:	3718      	adds	r7, #24
 800d120:	46bd      	mov	sp, r7
 800d122:	bd80      	pop	{r7, pc}

0800d124 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800d124:	b580      	push	{r7, lr}
 800d126:	b082      	sub	sp, #8
 800d128:	af00      	add	r7, sp, #0
 800d12a:	6078      	str	r0, [r7, #4]
 800d12c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d132:	2b00      	cmp	r3, #0
 800d134:	d018      	beq.n	800d168 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	68da      	ldr	r2, [r3, #12]
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d13e:	441a      	add	r2, r3
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	68da      	ldr	r2, [r3, #12]
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	689b      	ldr	r3, [r3, #8]
 800d14c:	429a      	cmp	r2, r3
 800d14e:	d303      	bcc.n	800d158 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	681a      	ldr	r2, [r3, #0]
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	68d9      	ldr	r1, [r3, #12]
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d160:	461a      	mov	r2, r3
 800d162:	6838      	ldr	r0, [r7, #0]
 800d164:	f002 fd8e 	bl	800fc84 <memcpy>
	}
}
 800d168:	bf00      	nop
 800d16a:	3708      	adds	r7, #8
 800d16c:	46bd      	mov	sp, r7
 800d16e:	bd80      	pop	{r7, pc}

0800d170 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800d170:	b580      	push	{r7, lr}
 800d172:	b084      	sub	sp, #16
 800d174:	af00      	add	r7, sp, #0
 800d176:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800d178:	f001 fd54 	bl	800ec24 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d182:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d184:	e011      	b.n	800d1aa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d18a:	2b00      	cmp	r3, #0
 800d18c:	d012      	beq.n	800d1b4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	3324      	adds	r3, #36	; 0x24
 800d192:	4618      	mov	r0, r3
 800d194:	f000 fe30 	bl	800ddf8 <xTaskRemoveFromEventList>
 800d198:	4603      	mov	r3, r0
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d001      	beq.n	800d1a2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800d19e:	f000 ff07 	bl	800dfb0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800d1a2:	7bfb      	ldrb	r3, [r7, #15]
 800d1a4:	3b01      	subs	r3, #1
 800d1a6:	b2db      	uxtb	r3, r3
 800d1a8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800d1aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	dce9      	bgt.n	800d186 <prvUnlockQueue+0x16>
 800d1b2:	e000      	b.n	800d1b6 <prvUnlockQueue+0x46>
					break;
 800d1b4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	22ff      	movs	r2, #255	; 0xff
 800d1ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800d1be:	f001 fd61 	bl	800ec84 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800d1c2:	f001 fd2f 	bl	800ec24 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d1cc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d1ce:	e011      	b.n	800d1f4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	691b      	ldr	r3, [r3, #16]
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d012      	beq.n	800d1fe <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	3310      	adds	r3, #16
 800d1dc:	4618      	mov	r0, r3
 800d1de:	f000 fe0b 	bl	800ddf8 <xTaskRemoveFromEventList>
 800d1e2:	4603      	mov	r3, r0
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	d001      	beq.n	800d1ec <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800d1e8:	f000 fee2 	bl	800dfb0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800d1ec:	7bbb      	ldrb	r3, [r7, #14]
 800d1ee:	3b01      	subs	r3, #1
 800d1f0:	b2db      	uxtb	r3, r3
 800d1f2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800d1f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	dce9      	bgt.n	800d1d0 <prvUnlockQueue+0x60>
 800d1fc:	e000      	b.n	800d200 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800d1fe:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	22ff      	movs	r2, #255	; 0xff
 800d204:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800d208:	f001 fd3c 	bl	800ec84 <vPortExitCritical>
}
 800d20c:	bf00      	nop
 800d20e:	3710      	adds	r7, #16
 800d210:	46bd      	mov	sp, r7
 800d212:	bd80      	pop	{r7, pc}

0800d214 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800d214:	b580      	push	{r7, lr}
 800d216:	b084      	sub	sp, #16
 800d218:	af00      	add	r7, sp, #0
 800d21a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d21c:	f001 fd02 	bl	800ec24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d224:	2b00      	cmp	r3, #0
 800d226:	d102      	bne.n	800d22e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800d228:	2301      	movs	r3, #1
 800d22a:	60fb      	str	r3, [r7, #12]
 800d22c:	e001      	b.n	800d232 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800d22e:	2300      	movs	r3, #0
 800d230:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d232:	f001 fd27 	bl	800ec84 <vPortExitCritical>

	return xReturn;
 800d236:	68fb      	ldr	r3, [r7, #12]
}
 800d238:	4618      	mov	r0, r3
 800d23a:	3710      	adds	r7, #16
 800d23c:	46bd      	mov	sp, r7
 800d23e:	bd80      	pop	{r7, pc}

0800d240 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800d240:	b580      	push	{r7, lr}
 800d242:	b084      	sub	sp, #16
 800d244:	af00      	add	r7, sp, #0
 800d246:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800d248:	f001 fcec 	bl	800ec24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d254:	429a      	cmp	r2, r3
 800d256:	d102      	bne.n	800d25e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800d258:	2301      	movs	r3, #1
 800d25a:	60fb      	str	r3, [r7, #12]
 800d25c:	e001      	b.n	800d262 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800d25e:	2300      	movs	r3, #0
 800d260:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800d262:	f001 fd0f 	bl	800ec84 <vPortExitCritical>

	return xReturn;
 800d266:	68fb      	ldr	r3, [r7, #12]
}
 800d268:	4618      	mov	r0, r3
 800d26a:	3710      	adds	r7, #16
 800d26c:	46bd      	mov	sp, r7
 800d26e:	bd80      	pop	{r7, pc}

0800d270 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800d270:	b480      	push	{r7}
 800d272:	b085      	sub	sp, #20
 800d274:	af00      	add	r7, sp, #0
 800d276:	6078      	str	r0, [r7, #4]
 800d278:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d27a:	2300      	movs	r3, #0
 800d27c:	60fb      	str	r3, [r7, #12]
 800d27e:	e014      	b.n	800d2aa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800d280:	4a0f      	ldr	r2, [pc, #60]	; (800d2c0 <vQueueAddToRegistry+0x50>)
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d10b      	bne.n	800d2a4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800d28c:	490c      	ldr	r1, [pc, #48]	; (800d2c0 <vQueueAddToRegistry+0x50>)
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	683a      	ldr	r2, [r7, #0]
 800d292:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800d296:	4a0a      	ldr	r2, [pc, #40]	; (800d2c0 <vQueueAddToRegistry+0x50>)
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	00db      	lsls	r3, r3, #3
 800d29c:	4413      	add	r3, r2
 800d29e:	687a      	ldr	r2, [r7, #4]
 800d2a0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800d2a2:	e006      	b.n	800d2b2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	3301      	adds	r3, #1
 800d2a8:	60fb      	str	r3, [r7, #12]
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	2b07      	cmp	r3, #7
 800d2ae:	d9e7      	bls.n	800d280 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800d2b0:	bf00      	nop
 800d2b2:	bf00      	nop
 800d2b4:	3714      	adds	r7, #20
 800d2b6:	46bd      	mov	sp, r7
 800d2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2bc:	4770      	bx	lr
 800d2be:	bf00      	nop
 800d2c0:	20001614 	.word	0x20001614

0800d2c4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d2c4:	b580      	push	{r7, lr}
 800d2c6:	b086      	sub	sp, #24
 800d2c8:	af00      	add	r7, sp, #0
 800d2ca:	60f8      	str	r0, [r7, #12]
 800d2cc:	60b9      	str	r1, [r7, #8]
 800d2ce:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800d2d4:	f001 fca6 	bl	800ec24 <vPortEnterCritical>
 800d2d8:	697b      	ldr	r3, [r7, #20]
 800d2da:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d2de:	b25b      	sxtb	r3, r3
 800d2e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d2e4:	d103      	bne.n	800d2ee <vQueueWaitForMessageRestricted+0x2a>
 800d2e6:	697b      	ldr	r3, [r7, #20]
 800d2e8:	2200      	movs	r2, #0
 800d2ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d2ee:	697b      	ldr	r3, [r7, #20]
 800d2f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d2f4:	b25b      	sxtb	r3, r3
 800d2f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d2fa:	d103      	bne.n	800d304 <vQueueWaitForMessageRestricted+0x40>
 800d2fc:	697b      	ldr	r3, [r7, #20]
 800d2fe:	2200      	movs	r2, #0
 800d300:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d304:	f001 fcbe 	bl	800ec84 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800d308:	697b      	ldr	r3, [r7, #20]
 800d30a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d106      	bne.n	800d31e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800d310:	697b      	ldr	r3, [r7, #20]
 800d312:	3324      	adds	r3, #36	; 0x24
 800d314:	687a      	ldr	r2, [r7, #4]
 800d316:	68b9      	ldr	r1, [r7, #8]
 800d318:	4618      	mov	r0, r3
 800d31a:	f000 fd41 	bl	800dda0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800d31e:	6978      	ldr	r0, [r7, #20]
 800d320:	f7ff ff26 	bl	800d170 <prvUnlockQueue>
	}
 800d324:	bf00      	nop
 800d326:	3718      	adds	r7, #24
 800d328:	46bd      	mov	sp, r7
 800d32a:	bd80      	pop	{r7, pc}

0800d32c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d32c:	b580      	push	{r7, lr}
 800d32e:	b08e      	sub	sp, #56	; 0x38
 800d330:	af04      	add	r7, sp, #16
 800d332:	60f8      	str	r0, [r7, #12]
 800d334:	60b9      	str	r1, [r7, #8]
 800d336:	607a      	str	r2, [r7, #4]
 800d338:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d33a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d10a      	bne.n	800d356 <xTaskCreateStatic+0x2a>
	__asm volatile
 800d340:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d344:	f383 8811 	msr	BASEPRI, r3
 800d348:	f3bf 8f6f 	isb	sy
 800d34c:	f3bf 8f4f 	dsb	sy
 800d350:	623b      	str	r3, [r7, #32]
}
 800d352:	bf00      	nop
 800d354:	e7fe      	b.n	800d354 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800d356:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d10a      	bne.n	800d372 <xTaskCreateStatic+0x46>
	__asm volatile
 800d35c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d360:	f383 8811 	msr	BASEPRI, r3
 800d364:	f3bf 8f6f 	isb	sy
 800d368:	f3bf 8f4f 	dsb	sy
 800d36c:	61fb      	str	r3, [r7, #28]
}
 800d36e:	bf00      	nop
 800d370:	e7fe      	b.n	800d370 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d372:	236c      	movs	r3, #108	; 0x6c
 800d374:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d376:	693b      	ldr	r3, [r7, #16]
 800d378:	2b6c      	cmp	r3, #108	; 0x6c
 800d37a:	d00a      	beq.n	800d392 <xTaskCreateStatic+0x66>
	__asm volatile
 800d37c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d380:	f383 8811 	msr	BASEPRI, r3
 800d384:	f3bf 8f6f 	isb	sy
 800d388:	f3bf 8f4f 	dsb	sy
 800d38c:	61bb      	str	r3, [r7, #24]
}
 800d38e:	bf00      	nop
 800d390:	e7fe      	b.n	800d390 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800d392:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d394:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d396:	2b00      	cmp	r3, #0
 800d398:	d01e      	beq.n	800d3d8 <xTaskCreateStatic+0xac>
 800d39a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d01b      	beq.n	800d3d8 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d3a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3a2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d3a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d3a8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d3aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3ac:	2202      	movs	r2, #2
 800d3ae:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d3b2:	2300      	movs	r3, #0
 800d3b4:	9303      	str	r3, [sp, #12]
 800d3b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3b8:	9302      	str	r3, [sp, #8]
 800d3ba:	f107 0314 	add.w	r3, r7, #20
 800d3be:	9301      	str	r3, [sp, #4]
 800d3c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d3c2:	9300      	str	r3, [sp, #0]
 800d3c4:	683b      	ldr	r3, [r7, #0]
 800d3c6:	687a      	ldr	r2, [r7, #4]
 800d3c8:	68b9      	ldr	r1, [r7, #8]
 800d3ca:	68f8      	ldr	r0, [r7, #12]
 800d3cc:	f000 f850 	bl	800d470 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d3d0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d3d2:	f000 f8dd 	bl	800d590 <prvAddNewTaskToReadyList>
 800d3d6:	e001      	b.n	800d3dc <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800d3d8:	2300      	movs	r3, #0
 800d3da:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d3dc:	697b      	ldr	r3, [r7, #20]
	}
 800d3de:	4618      	mov	r0, r3
 800d3e0:	3728      	adds	r7, #40	; 0x28
 800d3e2:	46bd      	mov	sp, r7
 800d3e4:	bd80      	pop	{r7, pc}

0800d3e6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d3e6:	b580      	push	{r7, lr}
 800d3e8:	b08c      	sub	sp, #48	; 0x30
 800d3ea:	af04      	add	r7, sp, #16
 800d3ec:	60f8      	str	r0, [r7, #12]
 800d3ee:	60b9      	str	r1, [r7, #8]
 800d3f0:	603b      	str	r3, [r7, #0]
 800d3f2:	4613      	mov	r3, r2
 800d3f4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800d3f6:	88fb      	ldrh	r3, [r7, #6]
 800d3f8:	009b      	lsls	r3, r3, #2
 800d3fa:	4618      	mov	r0, r3
 800d3fc:	f001 fd34 	bl	800ee68 <pvPortMalloc>
 800d400:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d402:	697b      	ldr	r3, [r7, #20]
 800d404:	2b00      	cmp	r3, #0
 800d406:	d00e      	beq.n	800d426 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800d408:	206c      	movs	r0, #108	; 0x6c
 800d40a:	f001 fd2d 	bl	800ee68 <pvPortMalloc>
 800d40e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d410:	69fb      	ldr	r3, [r7, #28]
 800d412:	2b00      	cmp	r3, #0
 800d414:	d003      	beq.n	800d41e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d416:	69fb      	ldr	r3, [r7, #28]
 800d418:	697a      	ldr	r2, [r7, #20]
 800d41a:	631a      	str	r2, [r3, #48]	; 0x30
 800d41c:	e005      	b.n	800d42a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d41e:	6978      	ldr	r0, [r7, #20]
 800d420:	f001 fdee 	bl	800f000 <vPortFree>
 800d424:	e001      	b.n	800d42a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d426:	2300      	movs	r3, #0
 800d428:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d42a:	69fb      	ldr	r3, [r7, #28]
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d017      	beq.n	800d460 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d430:	69fb      	ldr	r3, [r7, #28]
 800d432:	2200      	movs	r2, #0
 800d434:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d438:	88fa      	ldrh	r2, [r7, #6]
 800d43a:	2300      	movs	r3, #0
 800d43c:	9303      	str	r3, [sp, #12]
 800d43e:	69fb      	ldr	r3, [r7, #28]
 800d440:	9302      	str	r3, [sp, #8]
 800d442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d444:	9301      	str	r3, [sp, #4]
 800d446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d448:	9300      	str	r3, [sp, #0]
 800d44a:	683b      	ldr	r3, [r7, #0]
 800d44c:	68b9      	ldr	r1, [r7, #8]
 800d44e:	68f8      	ldr	r0, [r7, #12]
 800d450:	f000 f80e 	bl	800d470 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d454:	69f8      	ldr	r0, [r7, #28]
 800d456:	f000 f89b 	bl	800d590 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d45a:	2301      	movs	r3, #1
 800d45c:	61bb      	str	r3, [r7, #24]
 800d45e:	e002      	b.n	800d466 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d460:	f04f 33ff 	mov.w	r3, #4294967295
 800d464:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d466:	69bb      	ldr	r3, [r7, #24]
	}
 800d468:	4618      	mov	r0, r3
 800d46a:	3720      	adds	r7, #32
 800d46c:	46bd      	mov	sp, r7
 800d46e:	bd80      	pop	{r7, pc}

0800d470 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d470:	b580      	push	{r7, lr}
 800d472:	b088      	sub	sp, #32
 800d474:	af00      	add	r7, sp, #0
 800d476:	60f8      	str	r0, [r7, #12]
 800d478:	60b9      	str	r1, [r7, #8]
 800d47a:	607a      	str	r2, [r7, #4]
 800d47c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800d47e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d480:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	009b      	lsls	r3, r3, #2
 800d486:	461a      	mov	r2, r3
 800d488:	21a5      	movs	r1, #165	; 0xa5
 800d48a:	f002 fc09 	bl	800fca0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800d48e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d490:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800d498:	3b01      	subs	r3, #1
 800d49a:	009b      	lsls	r3, r3, #2
 800d49c:	4413      	add	r3, r2
 800d49e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800d4a0:	69bb      	ldr	r3, [r7, #24]
 800d4a2:	f023 0307 	bic.w	r3, r3, #7
 800d4a6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d4a8:	69bb      	ldr	r3, [r7, #24]
 800d4aa:	f003 0307 	and.w	r3, r3, #7
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d00a      	beq.n	800d4c8 <prvInitialiseNewTask+0x58>
	__asm volatile
 800d4b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4b6:	f383 8811 	msr	BASEPRI, r3
 800d4ba:	f3bf 8f6f 	isb	sy
 800d4be:	f3bf 8f4f 	dsb	sy
 800d4c2:	617b      	str	r3, [r7, #20]
}
 800d4c4:	bf00      	nop
 800d4c6:	e7fe      	b.n	800d4c6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800d4c8:	68bb      	ldr	r3, [r7, #8]
 800d4ca:	2b00      	cmp	r3, #0
 800d4cc:	d01f      	beq.n	800d50e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d4ce:	2300      	movs	r3, #0
 800d4d0:	61fb      	str	r3, [r7, #28]
 800d4d2:	e012      	b.n	800d4fa <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d4d4:	68ba      	ldr	r2, [r7, #8]
 800d4d6:	69fb      	ldr	r3, [r7, #28]
 800d4d8:	4413      	add	r3, r2
 800d4da:	7819      	ldrb	r1, [r3, #0]
 800d4dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d4de:	69fb      	ldr	r3, [r7, #28]
 800d4e0:	4413      	add	r3, r2
 800d4e2:	3334      	adds	r3, #52	; 0x34
 800d4e4:	460a      	mov	r2, r1
 800d4e6:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800d4e8:	68ba      	ldr	r2, [r7, #8]
 800d4ea:	69fb      	ldr	r3, [r7, #28]
 800d4ec:	4413      	add	r3, r2
 800d4ee:	781b      	ldrb	r3, [r3, #0]
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d006      	beq.n	800d502 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d4f4:	69fb      	ldr	r3, [r7, #28]
 800d4f6:	3301      	adds	r3, #1
 800d4f8:	61fb      	str	r3, [r7, #28]
 800d4fa:	69fb      	ldr	r3, [r7, #28]
 800d4fc:	2b1d      	cmp	r3, #29
 800d4fe:	d9e9      	bls.n	800d4d4 <prvInitialiseNewTask+0x64>
 800d500:	e000      	b.n	800d504 <prvInitialiseNewTask+0x94>
			{
				break;
 800d502:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d506:	2200      	movs	r2, #0
 800d508:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 800d50c:	e003      	b.n	800d516 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800d50e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d510:	2200      	movs	r2, #0
 800d512:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d518:	2b37      	cmp	r3, #55	; 0x37
 800d51a:	d901      	bls.n	800d520 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d51c:	2337      	movs	r3, #55	; 0x37
 800d51e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d522:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d524:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d526:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d528:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d52a:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->uxMutexesHeld = 0;
 800d52c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d52e:	2200      	movs	r2, #0
 800d530:	661a      	str	r2, [r3, #96]	; 0x60
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d532:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d534:	3304      	adds	r3, #4
 800d536:	4618      	mov	r0, r3
 800d538:	f7ff f93e 	bl	800c7b8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d53c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d53e:	3318      	adds	r3, #24
 800d540:	4618      	mov	r0, r3
 800d542:	f7ff f939 	bl	800c7b8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d548:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d54a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d54c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d54e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d554:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d558:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d55a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d55c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d55e:	2200      	movs	r2, #0
 800d560:	665a      	str	r2, [r3, #100]	; 0x64
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d562:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d564:	2200      	movs	r2, #0
 800d566:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d56a:	683a      	ldr	r2, [r7, #0]
 800d56c:	68f9      	ldr	r1, [r7, #12]
 800d56e:	69b8      	ldr	r0, [r7, #24]
 800d570:	f001 fa2e 	bl	800e9d0 <pxPortInitialiseStack>
 800d574:	4602      	mov	r2, r0
 800d576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d578:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d57a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d002      	beq.n	800d586 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d580:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d582:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d584:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d586:	bf00      	nop
 800d588:	3720      	adds	r7, #32
 800d58a:	46bd      	mov	sp, r7
 800d58c:	bd80      	pop	{r7, pc}
	...

0800d590 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d590:	b580      	push	{r7, lr}
 800d592:	b082      	sub	sp, #8
 800d594:	af00      	add	r7, sp, #0
 800d596:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d598:	f001 fb44 	bl	800ec24 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d59c:	4b2d      	ldr	r3, [pc, #180]	; (800d654 <prvAddNewTaskToReadyList+0xc4>)
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	3301      	adds	r3, #1
 800d5a2:	4a2c      	ldr	r2, [pc, #176]	; (800d654 <prvAddNewTaskToReadyList+0xc4>)
 800d5a4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d5a6:	4b2c      	ldr	r3, [pc, #176]	; (800d658 <prvAddNewTaskToReadyList+0xc8>)
 800d5a8:	681b      	ldr	r3, [r3, #0]
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d109      	bne.n	800d5c2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d5ae:	4a2a      	ldr	r2, [pc, #168]	; (800d658 <prvAddNewTaskToReadyList+0xc8>)
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d5b4:	4b27      	ldr	r3, [pc, #156]	; (800d654 <prvAddNewTaskToReadyList+0xc4>)
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	2b01      	cmp	r3, #1
 800d5ba:	d110      	bne.n	800d5de <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d5bc:	f000 fd1c 	bl	800dff8 <prvInitialiseTaskLists>
 800d5c0:	e00d      	b.n	800d5de <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d5c2:	4b26      	ldr	r3, [pc, #152]	; (800d65c <prvAddNewTaskToReadyList+0xcc>)
 800d5c4:	681b      	ldr	r3, [r3, #0]
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	d109      	bne.n	800d5de <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d5ca:	4b23      	ldr	r3, [pc, #140]	; (800d658 <prvAddNewTaskToReadyList+0xc8>)
 800d5cc:	681b      	ldr	r3, [r3, #0]
 800d5ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5d4:	429a      	cmp	r2, r3
 800d5d6:	d802      	bhi.n	800d5de <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d5d8:	4a1f      	ldr	r2, [pc, #124]	; (800d658 <prvAddNewTaskToReadyList+0xc8>)
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d5de:	4b20      	ldr	r3, [pc, #128]	; (800d660 <prvAddNewTaskToReadyList+0xd0>)
 800d5e0:	681b      	ldr	r3, [r3, #0]
 800d5e2:	3301      	adds	r3, #1
 800d5e4:	4a1e      	ldr	r2, [pc, #120]	; (800d660 <prvAddNewTaskToReadyList+0xd0>)
 800d5e6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800d5e8:	4b1d      	ldr	r3, [pc, #116]	; (800d660 <prvAddNewTaskToReadyList+0xd0>)
 800d5ea:	681a      	ldr	r2, [r3, #0]
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	655a      	str	r2, [r3, #84]	; 0x54
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d5f4:	4b1b      	ldr	r3, [pc, #108]	; (800d664 <prvAddNewTaskToReadyList+0xd4>)
 800d5f6:	681b      	ldr	r3, [r3, #0]
 800d5f8:	429a      	cmp	r2, r3
 800d5fa:	d903      	bls.n	800d604 <prvAddNewTaskToReadyList+0x74>
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d600:	4a18      	ldr	r2, [pc, #96]	; (800d664 <prvAddNewTaskToReadyList+0xd4>)
 800d602:	6013      	str	r3, [r2, #0]
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d608:	4613      	mov	r3, r2
 800d60a:	009b      	lsls	r3, r3, #2
 800d60c:	4413      	add	r3, r2
 800d60e:	009b      	lsls	r3, r3, #2
 800d610:	4a15      	ldr	r2, [pc, #84]	; (800d668 <prvAddNewTaskToReadyList+0xd8>)
 800d612:	441a      	add	r2, r3
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	3304      	adds	r3, #4
 800d618:	4619      	mov	r1, r3
 800d61a:	4610      	mov	r0, r2
 800d61c:	f7ff f8d9 	bl	800c7d2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d620:	f001 fb30 	bl	800ec84 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d624:	4b0d      	ldr	r3, [pc, #52]	; (800d65c <prvAddNewTaskToReadyList+0xcc>)
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d00e      	beq.n	800d64a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d62c:	4b0a      	ldr	r3, [pc, #40]	; (800d658 <prvAddNewTaskToReadyList+0xc8>)
 800d62e:	681b      	ldr	r3, [r3, #0]
 800d630:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d636:	429a      	cmp	r2, r3
 800d638:	d207      	bcs.n	800d64a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d63a:	4b0c      	ldr	r3, [pc, #48]	; (800d66c <prvAddNewTaskToReadyList+0xdc>)
 800d63c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d640:	601a      	str	r2, [r3, #0]
 800d642:	f3bf 8f4f 	dsb	sy
 800d646:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d64a:	bf00      	nop
 800d64c:	3708      	adds	r7, #8
 800d64e:	46bd      	mov	sp, r7
 800d650:	bd80      	pop	{r7, pc}
 800d652:	bf00      	nop
 800d654:	20001b28 	.word	0x20001b28
 800d658:	20001654 	.word	0x20001654
 800d65c:	20001b34 	.word	0x20001b34
 800d660:	20001b44 	.word	0x20001b44
 800d664:	20001b30 	.word	0x20001b30
 800d668:	20001658 	.word	0x20001658
 800d66c:	e000ed04 	.word	0xe000ed04

0800d670 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d670:	b580      	push	{r7, lr}
 800d672:	b084      	sub	sp, #16
 800d674:	af00      	add	r7, sp, #0
 800d676:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d678:	2300      	movs	r3, #0
 800d67a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d017      	beq.n	800d6b2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d682:	4b13      	ldr	r3, [pc, #76]	; (800d6d0 <vTaskDelay+0x60>)
 800d684:	681b      	ldr	r3, [r3, #0]
 800d686:	2b00      	cmp	r3, #0
 800d688:	d00a      	beq.n	800d6a0 <vTaskDelay+0x30>
	__asm volatile
 800d68a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d68e:	f383 8811 	msr	BASEPRI, r3
 800d692:	f3bf 8f6f 	isb	sy
 800d696:	f3bf 8f4f 	dsb	sy
 800d69a:	60bb      	str	r3, [r7, #8]
}
 800d69c:	bf00      	nop
 800d69e:	e7fe      	b.n	800d69e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800d6a0:	f000 f986 	bl	800d9b0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d6a4:	2100      	movs	r1, #0
 800d6a6:	6878      	ldr	r0, [r7, #4]
 800d6a8:	f000 fdf0 	bl	800e28c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d6ac:	f000 f98e 	bl	800d9cc <xTaskResumeAll>
 800d6b0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d6b2:	68fb      	ldr	r3, [r7, #12]
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d107      	bne.n	800d6c8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800d6b8:	4b06      	ldr	r3, [pc, #24]	; (800d6d4 <vTaskDelay+0x64>)
 800d6ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d6be:	601a      	str	r2, [r3, #0]
 800d6c0:	f3bf 8f4f 	dsb	sy
 800d6c4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d6c8:	bf00      	nop
 800d6ca:	3710      	adds	r7, #16
 800d6cc:	46bd      	mov	sp, r7
 800d6ce:	bd80      	pop	{r7, pc}
 800d6d0:	20001b50 	.word	0x20001b50
 800d6d4:	e000ed04 	.word	0xe000ed04

0800d6d8 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 800d6d8:	b580      	push	{r7, lr}
 800d6da:	b084      	sub	sp, #16
 800d6dc:	af00      	add	r7, sp, #0
 800d6de:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800d6e0:	f001 faa0 	bl	800ec24 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	2b00      	cmp	r3, #0
 800d6e8:	d102      	bne.n	800d6f0 <vTaskSuspend+0x18>
 800d6ea:	4b30      	ldr	r3, [pc, #192]	; (800d7ac <vTaskSuspend+0xd4>)
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	e000      	b.n	800d6f2 <vTaskSuspend+0x1a>
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	3304      	adds	r3, #4
 800d6f8:	4618      	mov	r0, r3
 800d6fa:	f7ff f8c7 	bl	800c88c <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d702:	2b00      	cmp	r3, #0
 800d704:	d004      	beq.n	800d710 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	3318      	adds	r3, #24
 800d70a:	4618      	mov	r0, r3
 800d70c:	f7ff f8be 	bl	800c88c <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 800d710:	68fb      	ldr	r3, [r7, #12]
 800d712:	3304      	adds	r3, #4
 800d714:	4619      	mov	r1, r3
 800d716:	4826      	ldr	r0, [pc, #152]	; (800d7b0 <vTaskSuspend+0xd8>)
 800d718:	f7ff f85b 	bl	800c7d2 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800d71c:	68fb      	ldr	r3, [r7, #12]
 800d71e:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800d722:	b2db      	uxtb	r3, r3
 800d724:	2b01      	cmp	r3, #1
 800d726:	d103      	bne.n	800d730 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d728:	68fb      	ldr	r3, [r7, #12]
 800d72a:	2200      	movs	r2, #0
 800d72c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800d730:	f001 faa8 	bl	800ec84 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800d734:	4b1f      	ldr	r3, [pc, #124]	; (800d7b4 <vTaskSuspend+0xdc>)
 800d736:	681b      	ldr	r3, [r3, #0]
 800d738:	2b00      	cmp	r3, #0
 800d73a:	d005      	beq.n	800d748 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 800d73c:	f001 fa72 	bl	800ec24 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800d740:	f000 fcf8 	bl	800e134 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800d744:	f001 fa9e 	bl	800ec84 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 800d748:	4b18      	ldr	r3, [pc, #96]	; (800d7ac <vTaskSuspend+0xd4>)
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	68fa      	ldr	r2, [r7, #12]
 800d74e:	429a      	cmp	r2, r3
 800d750:	d127      	bne.n	800d7a2 <vTaskSuspend+0xca>
		{
			if( xSchedulerRunning != pdFALSE )
 800d752:	4b18      	ldr	r3, [pc, #96]	; (800d7b4 <vTaskSuspend+0xdc>)
 800d754:	681b      	ldr	r3, [r3, #0]
 800d756:	2b00      	cmp	r3, #0
 800d758:	d017      	beq.n	800d78a <vTaskSuspend+0xb2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 800d75a:	4b17      	ldr	r3, [pc, #92]	; (800d7b8 <vTaskSuspend+0xe0>)
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d00a      	beq.n	800d778 <vTaskSuspend+0xa0>
	__asm volatile
 800d762:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d766:	f383 8811 	msr	BASEPRI, r3
 800d76a:	f3bf 8f6f 	isb	sy
 800d76e:	f3bf 8f4f 	dsb	sy
 800d772:	60bb      	str	r3, [r7, #8]
}
 800d774:	bf00      	nop
 800d776:	e7fe      	b.n	800d776 <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 800d778:	4b10      	ldr	r3, [pc, #64]	; (800d7bc <vTaskSuspend+0xe4>)
 800d77a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d77e:	601a      	str	r2, [r3, #0]
 800d780:	f3bf 8f4f 	dsb	sy
 800d784:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d788:	e00b      	b.n	800d7a2 <vTaskSuspend+0xca>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 800d78a:	4b09      	ldr	r3, [pc, #36]	; (800d7b0 <vTaskSuspend+0xd8>)
 800d78c:	681a      	ldr	r2, [r3, #0]
 800d78e:	4b0c      	ldr	r3, [pc, #48]	; (800d7c0 <vTaskSuspend+0xe8>)
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	429a      	cmp	r2, r3
 800d794:	d103      	bne.n	800d79e <vTaskSuspend+0xc6>
					pxCurrentTCB = NULL;
 800d796:	4b05      	ldr	r3, [pc, #20]	; (800d7ac <vTaskSuspend+0xd4>)
 800d798:	2200      	movs	r2, #0
 800d79a:	601a      	str	r2, [r3, #0]
	}
 800d79c:	e001      	b.n	800d7a2 <vTaskSuspend+0xca>
					vTaskSwitchContext();
 800d79e:	f000 fa7d 	bl	800dc9c <vTaskSwitchContext>
	}
 800d7a2:	bf00      	nop
 800d7a4:	3710      	adds	r7, #16
 800d7a6:	46bd      	mov	sp, r7
 800d7a8:	bd80      	pop	{r7, pc}
 800d7aa:	bf00      	nop
 800d7ac:	20001654 	.word	0x20001654
 800d7b0:	20001b14 	.word	0x20001b14
 800d7b4:	20001b34 	.word	0x20001b34
 800d7b8:	20001b50 	.word	0x20001b50
 800d7bc:	e000ed04 	.word	0xe000ed04
 800d7c0:	20001b28 	.word	0x20001b28

0800d7c4 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 800d7c4:	b480      	push	{r7}
 800d7c6:	b087      	sub	sp, #28
 800d7c8:	af00      	add	r7, sp, #0
 800d7ca:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800d7cc:	2300      	movs	r3, #0
 800d7ce:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d10a      	bne.n	800d7f0 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 800d7da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7de:	f383 8811 	msr	BASEPRI, r3
 800d7e2:	f3bf 8f6f 	isb	sy
 800d7e6:	f3bf 8f4f 	dsb	sy
 800d7ea:	60fb      	str	r3, [r7, #12]
}
 800d7ec:	bf00      	nop
 800d7ee:	e7fe      	b.n	800d7ee <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d7f0:	693b      	ldr	r3, [r7, #16]
 800d7f2:	695b      	ldr	r3, [r3, #20]
 800d7f4:	4a0a      	ldr	r2, [pc, #40]	; (800d820 <prvTaskIsTaskSuspended+0x5c>)
 800d7f6:	4293      	cmp	r3, r2
 800d7f8:	d10a      	bne.n	800d810 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800d7fa:	693b      	ldr	r3, [r7, #16]
 800d7fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d7fe:	4a09      	ldr	r2, [pc, #36]	; (800d824 <prvTaskIsTaskSuspended+0x60>)
 800d800:	4293      	cmp	r3, r2
 800d802:	d005      	beq.n	800d810 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800d804:	693b      	ldr	r3, [r7, #16]
 800d806:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d101      	bne.n	800d810 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 800d80c:	2301      	movs	r3, #1
 800d80e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d810:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800d812:	4618      	mov	r0, r3
 800d814:	371c      	adds	r7, #28
 800d816:	46bd      	mov	sp, r7
 800d818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d81c:	4770      	bx	lr
 800d81e:	bf00      	nop
 800d820:	20001b14 	.word	0x20001b14
 800d824:	20001ae8 	.word	0x20001ae8

0800d828 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 800d828:	b580      	push	{r7, lr}
 800d82a:	b084      	sub	sp, #16
 800d82c:	af00      	add	r7, sp, #0
 800d82e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	2b00      	cmp	r3, #0
 800d838:	d10a      	bne.n	800d850 <vTaskResume+0x28>
	__asm volatile
 800d83a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d83e:	f383 8811 	msr	BASEPRI, r3
 800d842:	f3bf 8f6f 	isb	sy
 800d846:	f3bf 8f4f 	dsb	sy
 800d84a:	60bb      	str	r3, [r7, #8]
}
 800d84c:	bf00      	nop
 800d84e:	e7fe      	b.n	800d84e <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 800d850:	4b20      	ldr	r3, [pc, #128]	; (800d8d4 <vTaskResume+0xac>)
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	68fa      	ldr	r2, [r7, #12]
 800d856:	429a      	cmp	r2, r3
 800d858:	d038      	beq.n	800d8cc <vTaskResume+0xa4>
 800d85a:	68fb      	ldr	r3, [r7, #12]
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d035      	beq.n	800d8cc <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 800d860:	f001 f9e0 	bl	800ec24 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 800d864:	68f8      	ldr	r0, [r7, #12]
 800d866:	f7ff ffad 	bl	800d7c4 <prvTaskIsTaskSuspended>
 800d86a:	4603      	mov	r3, r0
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d02b      	beq.n	800d8c8 <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	3304      	adds	r3, #4
 800d874:	4618      	mov	r0, r3
 800d876:	f7ff f809 	bl	800c88c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d87e:	4b16      	ldr	r3, [pc, #88]	; (800d8d8 <vTaskResume+0xb0>)
 800d880:	681b      	ldr	r3, [r3, #0]
 800d882:	429a      	cmp	r2, r3
 800d884:	d903      	bls.n	800d88e <vTaskResume+0x66>
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d88a:	4a13      	ldr	r2, [pc, #76]	; (800d8d8 <vTaskResume+0xb0>)
 800d88c:	6013      	str	r3, [r2, #0]
 800d88e:	68fb      	ldr	r3, [r7, #12]
 800d890:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d892:	4613      	mov	r3, r2
 800d894:	009b      	lsls	r3, r3, #2
 800d896:	4413      	add	r3, r2
 800d898:	009b      	lsls	r3, r3, #2
 800d89a:	4a10      	ldr	r2, [pc, #64]	; (800d8dc <vTaskResume+0xb4>)
 800d89c:	441a      	add	r2, r3
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	3304      	adds	r3, #4
 800d8a2:	4619      	mov	r1, r3
 800d8a4:	4610      	mov	r0, r2
 800d8a6:	f7fe ff94 	bl	800c7d2 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d8ae:	4b09      	ldr	r3, [pc, #36]	; (800d8d4 <vTaskResume+0xac>)
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d8b4:	429a      	cmp	r2, r3
 800d8b6:	d307      	bcc.n	800d8c8 <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 800d8b8:	4b09      	ldr	r3, [pc, #36]	; (800d8e0 <vTaskResume+0xb8>)
 800d8ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d8be:	601a      	str	r2, [r3, #0]
 800d8c0:	f3bf 8f4f 	dsb	sy
 800d8c4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 800d8c8:	f001 f9dc 	bl	800ec84 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d8cc:	bf00      	nop
 800d8ce:	3710      	adds	r7, #16
 800d8d0:	46bd      	mov	sp, r7
 800d8d2:	bd80      	pop	{r7, pc}
 800d8d4:	20001654 	.word	0x20001654
 800d8d8:	20001b30 	.word	0x20001b30
 800d8dc:	20001658 	.word	0x20001658
 800d8e0:	e000ed04 	.word	0xe000ed04

0800d8e4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d8e4:	b580      	push	{r7, lr}
 800d8e6:	b08a      	sub	sp, #40	; 0x28
 800d8e8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d8ea:	2300      	movs	r3, #0
 800d8ec:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d8ee:	2300      	movs	r3, #0
 800d8f0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d8f2:	463a      	mov	r2, r7
 800d8f4:	1d39      	adds	r1, r7, #4
 800d8f6:	f107 0308 	add.w	r3, r7, #8
 800d8fa:	4618      	mov	r0, r3
 800d8fc:	f7fe ff08 	bl	800c710 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d900:	6839      	ldr	r1, [r7, #0]
 800d902:	687b      	ldr	r3, [r7, #4]
 800d904:	68ba      	ldr	r2, [r7, #8]
 800d906:	9202      	str	r2, [sp, #8]
 800d908:	9301      	str	r3, [sp, #4]
 800d90a:	2300      	movs	r3, #0
 800d90c:	9300      	str	r3, [sp, #0]
 800d90e:	2300      	movs	r3, #0
 800d910:	460a      	mov	r2, r1
 800d912:	4921      	ldr	r1, [pc, #132]	; (800d998 <vTaskStartScheduler+0xb4>)
 800d914:	4821      	ldr	r0, [pc, #132]	; (800d99c <vTaskStartScheduler+0xb8>)
 800d916:	f7ff fd09 	bl	800d32c <xTaskCreateStatic>
 800d91a:	4603      	mov	r3, r0
 800d91c:	4a20      	ldr	r2, [pc, #128]	; (800d9a0 <vTaskStartScheduler+0xbc>)
 800d91e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d920:	4b1f      	ldr	r3, [pc, #124]	; (800d9a0 <vTaskStartScheduler+0xbc>)
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	2b00      	cmp	r3, #0
 800d926:	d002      	beq.n	800d92e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d928:	2301      	movs	r3, #1
 800d92a:	617b      	str	r3, [r7, #20]
 800d92c:	e001      	b.n	800d932 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d92e:	2300      	movs	r3, #0
 800d930:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800d932:	697b      	ldr	r3, [r7, #20]
 800d934:	2b01      	cmp	r3, #1
 800d936:	d102      	bne.n	800d93e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800d938:	f000 fcfc 	bl	800e334 <xTimerCreateTimerTask>
 800d93c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d93e:	697b      	ldr	r3, [r7, #20]
 800d940:	2b01      	cmp	r3, #1
 800d942:	d116      	bne.n	800d972 <vTaskStartScheduler+0x8e>
	__asm volatile
 800d944:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d948:	f383 8811 	msr	BASEPRI, r3
 800d94c:	f3bf 8f6f 	isb	sy
 800d950:	f3bf 8f4f 	dsb	sy
 800d954:	613b      	str	r3, [r7, #16]
}
 800d956:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d958:	4b12      	ldr	r3, [pc, #72]	; (800d9a4 <vTaskStartScheduler+0xc0>)
 800d95a:	f04f 32ff 	mov.w	r2, #4294967295
 800d95e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d960:	4b11      	ldr	r3, [pc, #68]	; (800d9a8 <vTaskStartScheduler+0xc4>)
 800d962:	2201      	movs	r2, #1
 800d964:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d966:	4b11      	ldr	r3, [pc, #68]	; (800d9ac <vTaskStartScheduler+0xc8>)
 800d968:	2200      	movs	r2, #0
 800d96a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d96c:	f001 f8b8 	bl	800eae0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d970:	e00e      	b.n	800d990 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d972:	697b      	ldr	r3, [r7, #20]
 800d974:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d978:	d10a      	bne.n	800d990 <vTaskStartScheduler+0xac>
	__asm volatile
 800d97a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d97e:	f383 8811 	msr	BASEPRI, r3
 800d982:	f3bf 8f6f 	isb	sy
 800d986:	f3bf 8f4f 	dsb	sy
 800d98a:	60fb      	str	r3, [r7, #12]
}
 800d98c:	bf00      	nop
 800d98e:	e7fe      	b.n	800d98e <vTaskStartScheduler+0xaa>
}
 800d990:	bf00      	nop
 800d992:	3718      	adds	r7, #24
 800d994:	46bd      	mov	sp, r7
 800d996:	bd80      	pop	{r7, pc}
 800d998:	080109c0 	.word	0x080109c0
 800d99c:	0800dfc9 	.word	0x0800dfc9
 800d9a0:	20001b4c 	.word	0x20001b4c
 800d9a4:	20001b48 	.word	0x20001b48
 800d9a8:	20001b34 	.word	0x20001b34
 800d9ac:	20001b2c 	.word	0x20001b2c

0800d9b0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d9b0:	b480      	push	{r7}
 800d9b2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800d9b4:	4b04      	ldr	r3, [pc, #16]	; (800d9c8 <vTaskSuspendAll+0x18>)
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	3301      	adds	r3, #1
 800d9ba:	4a03      	ldr	r2, [pc, #12]	; (800d9c8 <vTaskSuspendAll+0x18>)
 800d9bc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800d9be:	bf00      	nop
 800d9c0:	46bd      	mov	sp, r7
 800d9c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c6:	4770      	bx	lr
 800d9c8:	20001b50 	.word	0x20001b50

0800d9cc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d9cc:	b580      	push	{r7, lr}
 800d9ce:	b084      	sub	sp, #16
 800d9d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d9d2:	2300      	movs	r3, #0
 800d9d4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d9d6:	2300      	movs	r3, #0
 800d9d8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d9da:	4b42      	ldr	r3, [pc, #264]	; (800dae4 <xTaskResumeAll+0x118>)
 800d9dc:	681b      	ldr	r3, [r3, #0]
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d10a      	bne.n	800d9f8 <xTaskResumeAll+0x2c>
	__asm volatile
 800d9e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9e6:	f383 8811 	msr	BASEPRI, r3
 800d9ea:	f3bf 8f6f 	isb	sy
 800d9ee:	f3bf 8f4f 	dsb	sy
 800d9f2:	603b      	str	r3, [r7, #0]
}
 800d9f4:	bf00      	nop
 800d9f6:	e7fe      	b.n	800d9f6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d9f8:	f001 f914 	bl	800ec24 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d9fc:	4b39      	ldr	r3, [pc, #228]	; (800dae4 <xTaskResumeAll+0x118>)
 800d9fe:	681b      	ldr	r3, [r3, #0]
 800da00:	3b01      	subs	r3, #1
 800da02:	4a38      	ldr	r2, [pc, #224]	; (800dae4 <xTaskResumeAll+0x118>)
 800da04:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800da06:	4b37      	ldr	r3, [pc, #220]	; (800dae4 <xTaskResumeAll+0x118>)
 800da08:	681b      	ldr	r3, [r3, #0]
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d162      	bne.n	800dad4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800da0e:	4b36      	ldr	r3, [pc, #216]	; (800dae8 <xTaskResumeAll+0x11c>)
 800da10:	681b      	ldr	r3, [r3, #0]
 800da12:	2b00      	cmp	r3, #0
 800da14:	d05e      	beq.n	800dad4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800da16:	e02f      	b.n	800da78 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800da18:	4b34      	ldr	r3, [pc, #208]	; (800daec <xTaskResumeAll+0x120>)
 800da1a:	68db      	ldr	r3, [r3, #12]
 800da1c:	68db      	ldr	r3, [r3, #12]
 800da1e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	3318      	adds	r3, #24
 800da24:	4618      	mov	r0, r3
 800da26:	f7fe ff31 	bl	800c88c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800da2a:	68fb      	ldr	r3, [r7, #12]
 800da2c:	3304      	adds	r3, #4
 800da2e:	4618      	mov	r0, r3
 800da30:	f7fe ff2c 	bl	800c88c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800da34:	68fb      	ldr	r3, [r7, #12]
 800da36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da38:	4b2d      	ldr	r3, [pc, #180]	; (800daf0 <xTaskResumeAll+0x124>)
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	429a      	cmp	r2, r3
 800da3e:	d903      	bls.n	800da48 <xTaskResumeAll+0x7c>
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da44:	4a2a      	ldr	r2, [pc, #168]	; (800daf0 <xTaskResumeAll+0x124>)
 800da46:	6013      	str	r3, [r2, #0]
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da4c:	4613      	mov	r3, r2
 800da4e:	009b      	lsls	r3, r3, #2
 800da50:	4413      	add	r3, r2
 800da52:	009b      	lsls	r3, r3, #2
 800da54:	4a27      	ldr	r2, [pc, #156]	; (800daf4 <xTaskResumeAll+0x128>)
 800da56:	441a      	add	r2, r3
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	3304      	adds	r3, #4
 800da5c:	4619      	mov	r1, r3
 800da5e:	4610      	mov	r0, r2
 800da60:	f7fe feb7 	bl	800c7d2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800da64:	68fb      	ldr	r3, [r7, #12]
 800da66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da68:	4b23      	ldr	r3, [pc, #140]	; (800daf8 <xTaskResumeAll+0x12c>)
 800da6a:	681b      	ldr	r3, [r3, #0]
 800da6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da6e:	429a      	cmp	r2, r3
 800da70:	d302      	bcc.n	800da78 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800da72:	4b22      	ldr	r3, [pc, #136]	; (800dafc <xTaskResumeAll+0x130>)
 800da74:	2201      	movs	r2, #1
 800da76:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800da78:	4b1c      	ldr	r3, [pc, #112]	; (800daec <xTaskResumeAll+0x120>)
 800da7a:	681b      	ldr	r3, [r3, #0]
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d1cb      	bne.n	800da18 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800da80:	68fb      	ldr	r3, [r7, #12]
 800da82:	2b00      	cmp	r3, #0
 800da84:	d001      	beq.n	800da8a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800da86:	f000 fb55 	bl	800e134 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800da8a:	4b1d      	ldr	r3, [pc, #116]	; (800db00 <xTaskResumeAll+0x134>)
 800da8c:	681b      	ldr	r3, [r3, #0]
 800da8e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	2b00      	cmp	r3, #0
 800da94:	d010      	beq.n	800dab8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800da96:	f000 f847 	bl	800db28 <xTaskIncrementTick>
 800da9a:	4603      	mov	r3, r0
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d002      	beq.n	800daa6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800daa0:	4b16      	ldr	r3, [pc, #88]	; (800dafc <xTaskResumeAll+0x130>)
 800daa2:	2201      	movs	r2, #1
 800daa4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	3b01      	subs	r3, #1
 800daaa:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d1f1      	bne.n	800da96 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800dab2:	4b13      	ldr	r3, [pc, #76]	; (800db00 <xTaskResumeAll+0x134>)
 800dab4:	2200      	movs	r2, #0
 800dab6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800dab8:	4b10      	ldr	r3, [pc, #64]	; (800dafc <xTaskResumeAll+0x130>)
 800daba:	681b      	ldr	r3, [r3, #0]
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d009      	beq.n	800dad4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800dac0:	2301      	movs	r3, #1
 800dac2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800dac4:	4b0f      	ldr	r3, [pc, #60]	; (800db04 <xTaskResumeAll+0x138>)
 800dac6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800daca:	601a      	str	r2, [r3, #0]
 800dacc:	f3bf 8f4f 	dsb	sy
 800dad0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800dad4:	f001 f8d6 	bl	800ec84 <vPortExitCritical>

	return xAlreadyYielded;
 800dad8:	68bb      	ldr	r3, [r7, #8]
}
 800dada:	4618      	mov	r0, r3
 800dadc:	3710      	adds	r7, #16
 800dade:	46bd      	mov	sp, r7
 800dae0:	bd80      	pop	{r7, pc}
 800dae2:	bf00      	nop
 800dae4:	20001b50 	.word	0x20001b50
 800dae8:	20001b28 	.word	0x20001b28
 800daec:	20001ae8 	.word	0x20001ae8
 800daf0:	20001b30 	.word	0x20001b30
 800daf4:	20001658 	.word	0x20001658
 800daf8:	20001654 	.word	0x20001654
 800dafc:	20001b3c 	.word	0x20001b3c
 800db00:	20001b38 	.word	0x20001b38
 800db04:	e000ed04 	.word	0xe000ed04

0800db08 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800db08:	b480      	push	{r7}
 800db0a:	b083      	sub	sp, #12
 800db0c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800db0e:	4b05      	ldr	r3, [pc, #20]	; (800db24 <xTaskGetTickCount+0x1c>)
 800db10:	681b      	ldr	r3, [r3, #0]
 800db12:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800db14:	687b      	ldr	r3, [r7, #4]
}
 800db16:	4618      	mov	r0, r3
 800db18:	370c      	adds	r7, #12
 800db1a:	46bd      	mov	sp, r7
 800db1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db20:	4770      	bx	lr
 800db22:	bf00      	nop
 800db24:	20001b2c 	.word	0x20001b2c

0800db28 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800db28:	b580      	push	{r7, lr}
 800db2a:	b086      	sub	sp, #24
 800db2c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800db2e:	2300      	movs	r3, #0
 800db30:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800db32:	4b4f      	ldr	r3, [pc, #316]	; (800dc70 <xTaskIncrementTick+0x148>)
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	2b00      	cmp	r3, #0
 800db38:	f040 808f 	bne.w	800dc5a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800db3c:	4b4d      	ldr	r3, [pc, #308]	; (800dc74 <xTaskIncrementTick+0x14c>)
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	3301      	adds	r3, #1
 800db42:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800db44:	4a4b      	ldr	r2, [pc, #300]	; (800dc74 <xTaskIncrementTick+0x14c>)
 800db46:	693b      	ldr	r3, [r7, #16]
 800db48:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800db4a:	693b      	ldr	r3, [r7, #16]
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d120      	bne.n	800db92 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800db50:	4b49      	ldr	r3, [pc, #292]	; (800dc78 <xTaskIncrementTick+0x150>)
 800db52:	681b      	ldr	r3, [r3, #0]
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	2b00      	cmp	r3, #0
 800db58:	d00a      	beq.n	800db70 <xTaskIncrementTick+0x48>
	__asm volatile
 800db5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db5e:	f383 8811 	msr	BASEPRI, r3
 800db62:	f3bf 8f6f 	isb	sy
 800db66:	f3bf 8f4f 	dsb	sy
 800db6a:	603b      	str	r3, [r7, #0]
}
 800db6c:	bf00      	nop
 800db6e:	e7fe      	b.n	800db6e <xTaskIncrementTick+0x46>
 800db70:	4b41      	ldr	r3, [pc, #260]	; (800dc78 <xTaskIncrementTick+0x150>)
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	60fb      	str	r3, [r7, #12]
 800db76:	4b41      	ldr	r3, [pc, #260]	; (800dc7c <xTaskIncrementTick+0x154>)
 800db78:	681b      	ldr	r3, [r3, #0]
 800db7a:	4a3f      	ldr	r2, [pc, #252]	; (800dc78 <xTaskIncrementTick+0x150>)
 800db7c:	6013      	str	r3, [r2, #0]
 800db7e:	4a3f      	ldr	r2, [pc, #252]	; (800dc7c <xTaskIncrementTick+0x154>)
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	6013      	str	r3, [r2, #0]
 800db84:	4b3e      	ldr	r3, [pc, #248]	; (800dc80 <xTaskIncrementTick+0x158>)
 800db86:	681b      	ldr	r3, [r3, #0]
 800db88:	3301      	adds	r3, #1
 800db8a:	4a3d      	ldr	r2, [pc, #244]	; (800dc80 <xTaskIncrementTick+0x158>)
 800db8c:	6013      	str	r3, [r2, #0]
 800db8e:	f000 fad1 	bl	800e134 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800db92:	4b3c      	ldr	r3, [pc, #240]	; (800dc84 <xTaskIncrementTick+0x15c>)
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	693a      	ldr	r2, [r7, #16]
 800db98:	429a      	cmp	r2, r3
 800db9a:	d349      	bcc.n	800dc30 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800db9c:	4b36      	ldr	r3, [pc, #216]	; (800dc78 <xTaskIncrementTick+0x150>)
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d104      	bne.n	800dbb0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dba6:	4b37      	ldr	r3, [pc, #220]	; (800dc84 <xTaskIncrementTick+0x15c>)
 800dba8:	f04f 32ff 	mov.w	r2, #4294967295
 800dbac:	601a      	str	r2, [r3, #0]
					break;
 800dbae:	e03f      	b.n	800dc30 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dbb0:	4b31      	ldr	r3, [pc, #196]	; (800dc78 <xTaskIncrementTick+0x150>)
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	68db      	ldr	r3, [r3, #12]
 800dbb6:	68db      	ldr	r3, [r3, #12]
 800dbb8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800dbba:	68bb      	ldr	r3, [r7, #8]
 800dbbc:	685b      	ldr	r3, [r3, #4]
 800dbbe:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800dbc0:	693a      	ldr	r2, [r7, #16]
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	429a      	cmp	r2, r3
 800dbc6:	d203      	bcs.n	800dbd0 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800dbc8:	4a2e      	ldr	r2, [pc, #184]	; (800dc84 <xTaskIncrementTick+0x15c>)
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800dbce:	e02f      	b.n	800dc30 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800dbd0:	68bb      	ldr	r3, [r7, #8]
 800dbd2:	3304      	adds	r3, #4
 800dbd4:	4618      	mov	r0, r3
 800dbd6:	f7fe fe59 	bl	800c88c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800dbda:	68bb      	ldr	r3, [r7, #8]
 800dbdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	d004      	beq.n	800dbec <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800dbe2:	68bb      	ldr	r3, [r7, #8]
 800dbe4:	3318      	adds	r3, #24
 800dbe6:	4618      	mov	r0, r3
 800dbe8:	f7fe fe50 	bl	800c88c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800dbec:	68bb      	ldr	r3, [r7, #8]
 800dbee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dbf0:	4b25      	ldr	r3, [pc, #148]	; (800dc88 <xTaskIncrementTick+0x160>)
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	429a      	cmp	r2, r3
 800dbf6:	d903      	bls.n	800dc00 <xTaskIncrementTick+0xd8>
 800dbf8:	68bb      	ldr	r3, [r7, #8]
 800dbfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dbfc:	4a22      	ldr	r2, [pc, #136]	; (800dc88 <xTaskIncrementTick+0x160>)
 800dbfe:	6013      	str	r3, [r2, #0]
 800dc00:	68bb      	ldr	r3, [r7, #8]
 800dc02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc04:	4613      	mov	r3, r2
 800dc06:	009b      	lsls	r3, r3, #2
 800dc08:	4413      	add	r3, r2
 800dc0a:	009b      	lsls	r3, r3, #2
 800dc0c:	4a1f      	ldr	r2, [pc, #124]	; (800dc8c <xTaskIncrementTick+0x164>)
 800dc0e:	441a      	add	r2, r3
 800dc10:	68bb      	ldr	r3, [r7, #8]
 800dc12:	3304      	adds	r3, #4
 800dc14:	4619      	mov	r1, r3
 800dc16:	4610      	mov	r0, r2
 800dc18:	f7fe fddb 	bl	800c7d2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800dc1c:	68bb      	ldr	r3, [r7, #8]
 800dc1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc20:	4b1b      	ldr	r3, [pc, #108]	; (800dc90 <xTaskIncrementTick+0x168>)
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc26:	429a      	cmp	r2, r3
 800dc28:	d3b8      	bcc.n	800db9c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800dc2a:	2301      	movs	r3, #1
 800dc2c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800dc2e:	e7b5      	b.n	800db9c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800dc30:	4b17      	ldr	r3, [pc, #92]	; (800dc90 <xTaskIncrementTick+0x168>)
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc36:	4915      	ldr	r1, [pc, #84]	; (800dc8c <xTaskIncrementTick+0x164>)
 800dc38:	4613      	mov	r3, r2
 800dc3a:	009b      	lsls	r3, r3, #2
 800dc3c:	4413      	add	r3, r2
 800dc3e:	009b      	lsls	r3, r3, #2
 800dc40:	440b      	add	r3, r1
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	2b01      	cmp	r3, #1
 800dc46:	d901      	bls.n	800dc4c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800dc48:	2301      	movs	r3, #1
 800dc4a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800dc4c:	4b11      	ldr	r3, [pc, #68]	; (800dc94 <xTaskIncrementTick+0x16c>)
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d007      	beq.n	800dc64 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800dc54:	2301      	movs	r3, #1
 800dc56:	617b      	str	r3, [r7, #20]
 800dc58:	e004      	b.n	800dc64 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800dc5a:	4b0f      	ldr	r3, [pc, #60]	; (800dc98 <xTaskIncrementTick+0x170>)
 800dc5c:	681b      	ldr	r3, [r3, #0]
 800dc5e:	3301      	adds	r3, #1
 800dc60:	4a0d      	ldr	r2, [pc, #52]	; (800dc98 <xTaskIncrementTick+0x170>)
 800dc62:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800dc64:	697b      	ldr	r3, [r7, #20]
}
 800dc66:	4618      	mov	r0, r3
 800dc68:	3718      	adds	r7, #24
 800dc6a:	46bd      	mov	sp, r7
 800dc6c:	bd80      	pop	{r7, pc}
 800dc6e:	bf00      	nop
 800dc70:	20001b50 	.word	0x20001b50
 800dc74:	20001b2c 	.word	0x20001b2c
 800dc78:	20001ae0 	.word	0x20001ae0
 800dc7c:	20001ae4 	.word	0x20001ae4
 800dc80:	20001b40 	.word	0x20001b40
 800dc84:	20001b48 	.word	0x20001b48
 800dc88:	20001b30 	.word	0x20001b30
 800dc8c:	20001658 	.word	0x20001658
 800dc90:	20001654 	.word	0x20001654
 800dc94:	20001b3c 	.word	0x20001b3c
 800dc98:	20001b38 	.word	0x20001b38

0800dc9c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800dc9c:	b480      	push	{r7}
 800dc9e:	b085      	sub	sp, #20
 800dca0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800dca2:	4b28      	ldr	r3, [pc, #160]	; (800dd44 <vTaskSwitchContext+0xa8>)
 800dca4:	681b      	ldr	r3, [r3, #0]
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d003      	beq.n	800dcb2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800dcaa:	4b27      	ldr	r3, [pc, #156]	; (800dd48 <vTaskSwitchContext+0xac>)
 800dcac:	2201      	movs	r2, #1
 800dcae:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800dcb0:	e041      	b.n	800dd36 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800dcb2:	4b25      	ldr	r3, [pc, #148]	; (800dd48 <vTaskSwitchContext+0xac>)
 800dcb4:	2200      	movs	r2, #0
 800dcb6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800dcb8:	4b24      	ldr	r3, [pc, #144]	; (800dd4c <vTaskSwitchContext+0xb0>)
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	60fb      	str	r3, [r7, #12]
 800dcbe:	e010      	b.n	800dce2 <vTaskSwitchContext+0x46>
 800dcc0:	68fb      	ldr	r3, [r7, #12]
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d10a      	bne.n	800dcdc <vTaskSwitchContext+0x40>
	__asm volatile
 800dcc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcca:	f383 8811 	msr	BASEPRI, r3
 800dcce:	f3bf 8f6f 	isb	sy
 800dcd2:	f3bf 8f4f 	dsb	sy
 800dcd6:	607b      	str	r3, [r7, #4]
}
 800dcd8:	bf00      	nop
 800dcda:	e7fe      	b.n	800dcda <vTaskSwitchContext+0x3e>
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	3b01      	subs	r3, #1
 800dce0:	60fb      	str	r3, [r7, #12]
 800dce2:	491b      	ldr	r1, [pc, #108]	; (800dd50 <vTaskSwitchContext+0xb4>)
 800dce4:	68fa      	ldr	r2, [r7, #12]
 800dce6:	4613      	mov	r3, r2
 800dce8:	009b      	lsls	r3, r3, #2
 800dcea:	4413      	add	r3, r2
 800dcec:	009b      	lsls	r3, r3, #2
 800dcee:	440b      	add	r3, r1
 800dcf0:	681b      	ldr	r3, [r3, #0]
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d0e4      	beq.n	800dcc0 <vTaskSwitchContext+0x24>
 800dcf6:	68fa      	ldr	r2, [r7, #12]
 800dcf8:	4613      	mov	r3, r2
 800dcfa:	009b      	lsls	r3, r3, #2
 800dcfc:	4413      	add	r3, r2
 800dcfe:	009b      	lsls	r3, r3, #2
 800dd00:	4a13      	ldr	r2, [pc, #76]	; (800dd50 <vTaskSwitchContext+0xb4>)
 800dd02:	4413      	add	r3, r2
 800dd04:	60bb      	str	r3, [r7, #8]
 800dd06:	68bb      	ldr	r3, [r7, #8]
 800dd08:	685b      	ldr	r3, [r3, #4]
 800dd0a:	685a      	ldr	r2, [r3, #4]
 800dd0c:	68bb      	ldr	r3, [r7, #8]
 800dd0e:	605a      	str	r2, [r3, #4]
 800dd10:	68bb      	ldr	r3, [r7, #8]
 800dd12:	685a      	ldr	r2, [r3, #4]
 800dd14:	68bb      	ldr	r3, [r7, #8]
 800dd16:	3308      	adds	r3, #8
 800dd18:	429a      	cmp	r2, r3
 800dd1a:	d104      	bne.n	800dd26 <vTaskSwitchContext+0x8a>
 800dd1c:	68bb      	ldr	r3, [r7, #8]
 800dd1e:	685b      	ldr	r3, [r3, #4]
 800dd20:	685a      	ldr	r2, [r3, #4]
 800dd22:	68bb      	ldr	r3, [r7, #8]
 800dd24:	605a      	str	r2, [r3, #4]
 800dd26:	68bb      	ldr	r3, [r7, #8]
 800dd28:	685b      	ldr	r3, [r3, #4]
 800dd2a:	68db      	ldr	r3, [r3, #12]
 800dd2c:	4a09      	ldr	r2, [pc, #36]	; (800dd54 <vTaskSwitchContext+0xb8>)
 800dd2e:	6013      	str	r3, [r2, #0]
 800dd30:	4a06      	ldr	r2, [pc, #24]	; (800dd4c <vTaskSwitchContext+0xb0>)
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	6013      	str	r3, [r2, #0]
}
 800dd36:	bf00      	nop
 800dd38:	3714      	adds	r7, #20
 800dd3a:	46bd      	mov	sp, r7
 800dd3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd40:	4770      	bx	lr
 800dd42:	bf00      	nop
 800dd44:	20001b50 	.word	0x20001b50
 800dd48:	20001b3c 	.word	0x20001b3c
 800dd4c:	20001b30 	.word	0x20001b30
 800dd50:	20001658 	.word	0x20001658
 800dd54:	20001654 	.word	0x20001654

0800dd58 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800dd58:	b580      	push	{r7, lr}
 800dd5a:	b084      	sub	sp, #16
 800dd5c:	af00      	add	r7, sp, #0
 800dd5e:	6078      	str	r0, [r7, #4]
 800dd60:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d10a      	bne.n	800dd7e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800dd68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd6c:	f383 8811 	msr	BASEPRI, r3
 800dd70:	f3bf 8f6f 	isb	sy
 800dd74:	f3bf 8f4f 	dsb	sy
 800dd78:	60fb      	str	r3, [r7, #12]
}
 800dd7a:	bf00      	nop
 800dd7c:	e7fe      	b.n	800dd7c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800dd7e:	4b07      	ldr	r3, [pc, #28]	; (800dd9c <vTaskPlaceOnEventList+0x44>)
 800dd80:	681b      	ldr	r3, [r3, #0]
 800dd82:	3318      	adds	r3, #24
 800dd84:	4619      	mov	r1, r3
 800dd86:	6878      	ldr	r0, [r7, #4]
 800dd88:	f7fe fd47 	bl	800c81a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800dd8c:	2101      	movs	r1, #1
 800dd8e:	6838      	ldr	r0, [r7, #0]
 800dd90:	f000 fa7c 	bl	800e28c <prvAddCurrentTaskToDelayedList>
}
 800dd94:	bf00      	nop
 800dd96:	3710      	adds	r7, #16
 800dd98:	46bd      	mov	sp, r7
 800dd9a:	bd80      	pop	{r7, pc}
 800dd9c:	20001654 	.word	0x20001654

0800dda0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800dda0:	b580      	push	{r7, lr}
 800dda2:	b086      	sub	sp, #24
 800dda4:	af00      	add	r7, sp, #0
 800dda6:	60f8      	str	r0, [r7, #12]
 800dda8:	60b9      	str	r1, [r7, #8]
 800ddaa:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	d10a      	bne.n	800ddc8 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800ddb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddb6:	f383 8811 	msr	BASEPRI, r3
 800ddba:	f3bf 8f6f 	isb	sy
 800ddbe:	f3bf 8f4f 	dsb	sy
 800ddc2:	617b      	str	r3, [r7, #20]
}
 800ddc4:	bf00      	nop
 800ddc6:	e7fe      	b.n	800ddc6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800ddc8:	4b0a      	ldr	r3, [pc, #40]	; (800ddf4 <vTaskPlaceOnEventListRestricted+0x54>)
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	3318      	adds	r3, #24
 800ddce:	4619      	mov	r1, r3
 800ddd0:	68f8      	ldr	r0, [r7, #12]
 800ddd2:	f7fe fcfe 	bl	800c7d2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	2b00      	cmp	r3, #0
 800ddda:	d002      	beq.n	800dde2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800dddc:	f04f 33ff 	mov.w	r3, #4294967295
 800dde0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800dde2:	6879      	ldr	r1, [r7, #4]
 800dde4:	68b8      	ldr	r0, [r7, #8]
 800dde6:	f000 fa51 	bl	800e28c <prvAddCurrentTaskToDelayedList>
	}
 800ddea:	bf00      	nop
 800ddec:	3718      	adds	r7, #24
 800ddee:	46bd      	mov	sp, r7
 800ddf0:	bd80      	pop	{r7, pc}
 800ddf2:	bf00      	nop
 800ddf4:	20001654 	.word	0x20001654

0800ddf8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800ddf8:	b580      	push	{r7, lr}
 800ddfa:	b086      	sub	sp, #24
 800ddfc:	af00      	add	r7, sp, #0
 800ddfe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	68db      	ldr	r3, [r3, #12]
 800de04:	68db      	ldr	r3, [r3, #12]
 800de06:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800de08:	693b      	ldr	r3, [r7, #16]
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	d10a      	bne.n	800de24 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800de0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de12:	f383 8811 	msr	BASEPRI, r3
 800de16:	f3bf 8f6f 	isb	sy
 800de1a:	f3bf 8f4f 	dsb	sy
 800de1e:	60fb      	str	r3, [r7, #12]
}
 800de20:	bf00      	nop
 800de22:	e7fe      	b.n	800de22 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800de24:	693b      	ldr	r3, [r7, #16]
 800de26:	3318      	adds	r3, #24
 800de28:	4618      	mov	r0, r3
 800de2a:	f7fe fd2f 	bl	800c88c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800de2e:	4b1e      	ldr	r3, [pc, #120]	; (800dea8 <xTaskRemoveFromEventList+0xb0>)
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	2b00      	cmp	r3, #0
 800de34:	d11d      	bne.n	800de72 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800de36:	693b      	ldr	r3, [r7, #16]
 800de38:	3304      	adds	r3, #4
 800de3a:	4618      	mov	r0, r3
 800de3c:	f7fe fd26 	bl	800c88c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800de40:	693b      	ldr	r3, [r7, #16]
 800de42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de44:	4b19      	ldr	r3, [pc, #100]	; (800deac <xTaskRemoveFromEventList+0xb4>)
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	429a      	cmp	r2, r3
 800de4a:	d903      	bls.n	800de54 <xTaskRemoveFromEventList+0x5c>
 800de4c:	693b      	ldr	r3, [r7, #16]
 800de4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de50:	4a16      	ldr	r2, [pc, #88]	; (800deac <xTaskRemoveFromEventList+0xb4>)
 800de52:	6013      	str	r3, [r2, #0]
 800de54:	693b      	ldr	r3, [r7, #16]
 800de56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de58:	4613      	mov	r3, r2
 800de5a:	009b      	lsls	r3, r3, #2
 800de5c:	4413      	add	r3, r2
 800de5e:	009b      	lsls	r3, r3, #2
 800de60:	4a13      	ldr	r2, [pc, #76]	; (800deb0 <xTaskRemoveFromEventList+0xb8>)
 800de62:	441a      	add	r2, r3
 800de64:	693b      	ldr	r3, [r7, #16]
 800de66:	3304      	adds	r3, #4
 800de68:	4619      	mov	r1, r3
 800de6a:	4610      	mov	r0, r2
 800de6c:	f7fe fcb1 	bl	800c7d2 <vListInsertEnd>
 800de70:	e005      	b.n	800de7e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800de72:	693b      	ldr	r3, [r7, #16]
 800de74:	3318      	adds	r3, #24
 800de76:	4619      	mov	r1, r3
 800de78:	480e      	ldr	r0, [pc, #56]	; (800deb4 <xTaskRemoveFromEventList+0xbc>)
 800de7a:	f7fe fcaa 	bl	800c7d2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800de7e:	693b      	ldr	r3, [r7, #16]
 800de80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800de82:	4b0d      	ldr	r3, [pc, #52]	; (800deb8 <xTaskRemoveFromEventList+0xc0>)
 800de84:	681b      	ldr	r3, [r3, #0]
 800de86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de88:	429a      	cmp	r2, r3
 800de8a:	d905      	bls.n	800de98 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800de8c:	2301      	movs	r3, #1
 800de8e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800de90:	4b0a      	ldr	r3, [pc, #40]	; (800debc <xTaskRemoveFromEventList+0xc4>)
 800de92:	2201      	movs	r2, #1
 800de94:	601a      	str	r2, [r3, #0]
 800de96:	e001      	b.n	800de9c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800de98:	2300      	movs	r3, #0
 800de9a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800de9c:	697b      	ldr	r3, [r7, #20]
}
 800de9e:	4618      	mov	r0, r3
 800dea0:	3718      	adds	r7, #24
 800dea2:	46bd      	mov	sp, r7
 800dea4:	bd80      	pop	{r7, pc}
 800dea6:	bf00      	nop
 800dea8:	20001b50 	.word	0x20001b50
 800deac:	20001b30 	.word	0x20001b30
 800deb0:	20001658 	.word	0x20001658
 800deb4:	20001ae8 	.word	0x20001ae8
 800deb8:	20001654 	.word	0x20001654
 800debc:	20001b3c 	.word	0x20001b3c

0800dec0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800dec0:	b480      	push	{r7}
 800dec2:	b083      	sub	sp, #12
 800dec4:	af00      	add	r7, sp, #0
 800dec6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800dec8:	4b06      	ldr	r3, [pc, #24]	; (800dee4 <vTaskInternalSetTimeOutState+0x24>)
 800deca:	681a      	ldr	r2, [r3, #0]
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800ded0:	4b05      	ldr	r3, [pc, #20]	; (800dee8 <vTaskInternalSetTimeOutState+0x28>)
 800ded2:	681a      	ldr	r2, [r3, #0]
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	605a      	str	r2, [r3, #4]
}
 800ded8:	bf00      	nop
 800deda:	370c      	adds	r7, #12
 800dedc:	46bd      	mov	sp, r7
 800dede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dee2:	4770      	bx	lr
 800dee4:	20001b40 	.word	0x20001b40
 800dee8:	20001b2c 	.word	0x20001b2c

0800deec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800deec:	b580      	push	{r7, lr}
 800deee:	b088      	sub	sp, #32
 800def0:	af00      	add	r7, sp, #0
 800def2:	6078      	str	r0, [r7, #4]
 800def4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	2b00      	cmp	r3, #0
 800defa:	d10a      	bne.n	800df12 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800defc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df00:	f383 8811 	msr	BASEPRI, r3
 800df04:	f3bf 8f6f 	isb	sy
 800df08:	f3bf 8f4f 	dsb	sy
 800df0c:	613b      	str	r3, [r7, #16]
}
 800df0e:	bf00      	nop
 800df10:	e7fe      	b.n	800df10 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800df12:	683b      	ldr	r3, [r7, #0]
 800df14:	2b00      	cmp	r3, #0
 800df16:	d10a      	bne.n	800df2e <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800df18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df1c:	f383 8811 	msr	BASEPRI, r3
 800df20:	f3bf 8f6f 	isb	sy
 800df24:	f3bf 8f4f 	dsb	sy
 800df28:	60fb      	str	r3, [r7, #12]
}
 800df2a:	bf00      	nop
 800df2c:	e7fe      	b.n	800df2c <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800df2e:	f000 fe79 	bl	800ec24 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800df32:	4b1d      	ldr	r3, [pc, #116]	; (800dfa8 <xTaskCheckForTimeOut+0xbc>)
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	685b      	ldr	r3, [r3, #4]
 800df3c:	69ba      	ldr	r2, [r7, #24]
 800df3e:	1ad3      	subs	r3, r2, r3
 800df40:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800df42:	683b      	ldr	r3, [r7, #0]
 800df44:	681b      	ldr	r3, [r3, #0]
 800df46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df4a:	d102      	bne.n	800df52 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800df4c:	2300      	movs	r3, #0
 800df4e:	61fb      	str	r3, [r7, #28]
 800df50:	e023      	b.n	800df9a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	681a      	ldr	r2, [r3, #0]
 800df56:	4b15      	ldr	r3, [pc, #84]	; (800dfac <xTaskCheckForTimeOut+0xc0>)
 800df58:	681b      	ldr	r3, [r3, #0]
 800df5a:	429a      	cmp	r2, r3
 800df5c:	d007      	beq.n	800df6e <xTaskCheckForTimeOut+0x82>
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	685b      	ldr	r3, [r3, #4]
 800df62:	69ba      	ldr	r2, [r7, #24]
 800df64:	429a      	cmp	r2, r3
 800df66:	d302      	bcc.n	800df6e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800df68:	2301      	movs	r3, #1
 800df6a:	61fb      	str	r3, [r7, #28]
 800df6c:	e015      	b.n	800df9a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800df6e:	683b      	ldr	r3, [r7, #0]
 800df70:	681b      	ldr	r3, [r3, #0]
 800df72:	697a      	ldr	r2, [r7, #20]
 800df74:	429a      	cmp	r2, r3
 800df76:	d20b      	bcs.n	800df90 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800df78:	683b      	ldr	r3, [r7, #0]
 800df7a:	681a      	ldr	r2, [r3, #0]
 800df7c:	697b      	ldr	r3, [r7, #20]
 800df7e:	1ad2      	subs	r2, r2, r3
 800df80:	683b      	ldr	r3, [r7, #0]
 800df82:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800df84:	6878      	ldr	r0, [r7, #4]
 800df86:	f7ff ff9b 	bl	800dec0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800df8a:	2300      	movs	r3, #0
 800df8c:	61fb      	str	r3, [r7, #28]
 800df8e:	e004      	b.n	800df9a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800df90:	683b      	ldr	r3, [r7, #0]
 800df92:	2200      	movs	r2, #0
 800df94:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800df96:	2301      	movs	r3, #1
 800df98:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800df9a:	f000 fe73 	bl	800ec84 <vPortExitCritical>

	return xReturn;
 800df9e:	69fb      	ldr	r3, [r7, #28]
}
 800dfa0:	4618      	mov	r0, r3
 800dfa2:	3720      	adds	r7, #32
 800dfa4:	46bd      	mov	sp, r7
 800dfa6:	bd80      	pop	{r7, pc}
 800dfa8:	20001b2c 	.word	0x20001b2c
 800dfac:	20001b40 	.word	0x20001b40

0800dfb0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800dfb0:	b480      	push	{r7}
 800dfb2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800dfb4:	4b03      	ldr	r3, [pc, #12]	; (800dfc4 <vTaskMissedYield+0x14>)
 800dfb6:	2201      	movs	r2, #1
 800dfb8:	601a      	str	r2, [r3, #0]
}
 800dfba:	bf00      	nop
 800dfbc:	46bd      	mov	sp, r7
 800dfbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfc2:	4770      	bx	lr
 800dfc4:	20001b3c 	.word	0x20001b3c

0800dfc8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800dfc8:	b580      	push	{r7, lr}
 800dfca:	b082      	sub	sp, #8
 800dfcc:	af00      	add	r7, sp, #0
 800dfce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800dfd0:	f000 f852 	bl	800e078 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800dfd4:	4b06      	ldr	r3, [pc, #24]	; (800dff0 <prvIdleTask+0x28>)
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	2b01      	cmp	r3, #1
 800dfda:	d9f9      	bls.n	800dfd0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800dfdc:	4b05      	ldr	r3, [pc, #20]	; (800dff4 <prvIdleTask+0x2c>)
 800dfde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dfe2:	601a      	str	r2, [r3, #0]
 800dfe4:	f3bf 8f4f 	dsb	sy
 800dfe8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800dfec:	e7f0      	b.n	800dfd0 <prvIdleTask+0x8>
 800dfee:	bf00      	nop
 800dff0:	20001658 	.word	0x20001658
 800dff4:	e000ed04 	.word	0xe000ed04

0800dff8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800dff8:	b580      	push	{r7, lr}
 800dffa:	b082      	sub	sp, #8
 800dffc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800dffe:	2300      	movs	r3, #0
 800e000:	607b      	str	r3, [r7, #4]
 800e002:	e00c      	b.n	800e01e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e004:	687a      	ldr	r2, [r7, #4]
 800e006:	4613      	mov	r3, r2
 800e008:	009b      	lsls	r3, r3, #2
 800e00a:	4413      	add	r3, r2
 800e00c:	009b      	lsls	r3, r3, #2
 800e00e:	4a12      	ldr	r2, [pc, #72]	; (800e058 <prvInitialiseTaskLists+0x60>)
 800e010:	4413      	add	r3, r2
 800e012:	4618      	mov	r0, r3
 800e014:	f7fe fbb0 	bl	800c778 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	3301      	adds	r3, #1
 800e01c:	607b      	str	r3, [r7, #4]
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	2b37      	cmp	r3, #55	; 0x37
 800e022:	d9ef      	bls.n	800e004 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e024:	480d      	ldr	r0, [pc, #52]	; (800e05c <prvInitialiseTaskLists+0x64>)
 800e026:	f7fe fba7 	bl	800c778 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e02a:	480d      	ldr	r0, [pc, #52]	; (800e060 <prvInitialiseTaskLists+0x68>)
 800e02c:	f7fe fba4 	bl	800c778 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e030:	480c      	ldr	r0, [pc, #48]	; (800e064 <prvInitialiseTaskLists+0x6c>)
 800e032:	f7fe fba1 	bl	800c778 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e036:	480c      	ldr	r0, [pc, #48]	; (800e068 <prvInitialiseTaskLists+0x70>)
 800e038:	f7fe fb9e 	bl	800c778 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e03c:	480b      	ldr	r0, [pc, #44]	; (800e06c <prvInitialiseTaskLists+0x74>)
 800e03e:	f7fe fb9b 	bl	800c778 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e042:	4b0b      	ldr	r3, [pc, #44]	; (800e070 <prvInitialiseTaskLists+0x78>)
 800e044:	4a05      	ldr	r2, [pc, #20]	; (800e05c <prvInitialiseTaskLists+0x64>)
 800e046:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e048:	4b0a      	ldr	r3, [pc, #40]	; (800e074 <prvInitialiseTaskLists+0x7c>)
 800e04a:	4a05      	ldr	r2, [pc, #20]	; (800e060 <prvInitialiseTaskLists+0x68>)
 800e04c:	601a      	str	r2, [r3, #0]
}
 800e04e:	bf00      	nop
 800e050:	3708      	adds	r7, #8
 800e052:	46bd      	mov	sp, r7
 800e054:	bd80      	pop	{r7, pc}
 800e056:	bf00      	nop
 800e058:	20001658 	.word	0x20001658
 800e05c:	20001ab8 	.word	0x20001ab8
 800e060:	20001acc 	.word	0x20001acc
 800e064:	20001ae8 	.word	0x20001ae8
 800e068:	20001afc 	.word	0x20001afc
 800e06c:	20001b14 	.word	0x20001b14
 800e070:	20001ae0 	.word	0x20001ae0
 800e074:	20001ae4 	.word	0x20001ae4

0800e078 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e078:	b580      	push	{r7, lr}
 800e07a:	b082      	sub	sp, #8
 800e07c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e07e:	e019      	b.n	800e0b4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e080:	f000 fdd0 	bl	800ec24 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e084:	4b10      	ldr	r3, [pc, #64]	; (800e0c8 <prvCheckTasksWaitingTermination+0x50>)
 800e086:	68db      	ldr	r3, [r3, #12]
 800e088:	68db      	ldr	r3, [r3, #12]
 800e08a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	3304      	adds	r3, #4
 800e090:	4618      	mov	r0, r3
 800e092:	f7fe fbfb 	bl	800c88c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e096:	4b0d      	ldr	r3, [pc, #52]	; (800e0cc <prvCheckTasksWaitingTermination+0x54>)
 800e098:	681b      	ldr	r3, [r3, #0]
 800e09a:	3b01      	subs	r3, #1
 800e09c:	4a0b      	ldr	r2, [pc, #44]	; (800e0cc <prvCheckTasksWaitingTermination+0x54>)
 800e09e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e0a0:	4b0b      	ldr	r3, [pc, #44]	; (800e0d0 <prvCheckTasksWaitingTermination+0x58>)
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	3b01      	subs	r3, #1
 800e0a6:	4a0a      	ldr	r2, [pc, #40]	; (800e0d0 <prvCheckTasksWaitingTermination+0x58>)
 800e0a8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e0aa:	f000 fdeb 	bl	800ec84 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e0ae:	6878      	ldr	r0, [r7, #4]
 800e0b0:	f000 f810 	bl	800e0d4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e0b4:	4b06      	ldr	r3, [pc, #24]	; (800e0d0 <prvCheckTasksWaitingTermination+0x58>)
 800e0b6:	681b      	ldr	r3, [r3, #0]
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d1e1      	bne.n	800e080 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e0bc:	bf00      	nop
 800e0be:	bf00      	nop
 800e0c0:	3708      	adds	r7, #8
 800e0c2:	46bd      	mov	sp, r7
 800e0c4:	bd80      	pop	{r7, pc}
 800e0c6:	bf00      	nop
 800e0c8:	20001afc 	.word	0x20001afc
 800e0cc:	20001b28 	.word	0x20001b28
 800e0d0:	20001b10 	.word	0x20001b10

0800e0d4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e0d4:	b580      	push	{r7, lr}
 800e0d6:	b084      	sub	sp, #16
 800e0d8:	af00      	add	r7, sp, #0
 800e0da:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800e0e2:	2b00      	cmp	r3, #0
 800e0e4:	d108      	bne.n	800e0f8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e0ea:	4618      	mov	r0, r3
 800e0ec:	f000 ff88 	bl	800f000 <vPortFree>
				vPortFree( pxTCB );
 800e0f0:	6878      	ldr	r0, [r7, #4]
 800e0f2:	f000 ff85 	bl	800f000 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e0f6:	e018      	b.n	800e12a <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800e0fe:	2b01      	cmp	r3, #1
 800e100:	d103      	bne.n	800e10a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800e102:	6878      	ldr	r0, [r7, #4]
 800e104:	f000 ff7c 	bl	800f000 <vPortFree>
	}
 800e108:	e00f      	b.n	800e12a <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800e110:	2b02      	cmp	r3, #2
 800e112:	d00a      	beq.n	800e12a <prvDeleteTCB+0x56>
	__asm volatile
 800e114:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e118:	f383 8811 	msr	BASEPRI, r3
 800e11c:	f3bf 8f6f 	isb	sy
 800e120:	f3bf 8f4f 	dsb	sy
 800e124:	60fb      	str	r3, [r7, #12]
}
 800e126:	bf00      	nop
 800e128:	e7fe      	b.n	800e128 <prvDeleteTCB+0x54>
	}
 800e12a:	bf00      	nop
 800e12c:	3710      	adds	r7, #16
 800e12e:	46bd      	mov	sp, r7
 800e130:	bd80      	pop	{r7, pc}
	...

0800e134 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e134:	b480      	push	{r7}
 800e136:	b083      	sub	sp, #12
 800e138:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e13a:	4b0c      	ldr	r3, [pc, #48]	; (800e16c <prvResetNextTaskUnblockTime+0x38>)
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	2b00      	cmp	r3, #0
 800e142:	d104      	bne.n	800e14e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e144:	4b0a      	ldr	r3, [pc, #40]	; (800e170 <prvResetNextTaskUnblockTime+0x3c>)
 800e146:	f04f 32ff 	mov.w	r2, #4294967295
 800e14a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e14c:	e008      	b.n	800e160 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e14e:	4b07      	ldr	r3, [pc, #28]	; (800e16c <prvResetNextTaskUnblockTime+0x38>)
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	68db      	ldr	r3, [r3, #12]
 800e154:	68db      	ldr	r3, [r3, #12]
 800e156:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	685b      	ldr	r3, [r3, #4]
 800e15c:	4a04      	ldr	r2, [pc, #16]	; (800e170 <prvResetNextTaskUnblockTime+0x3c>)
 800e15e:	6013      	str	r3, [r2, #0]
}
 800e160:	bf00      	nop
 800e162:	370c      	adds	r7, #12
 800e164:	46bd      	mov	sp, r7
 800e166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e16a:	4770      	bx	lr
 800e16c:	20001ae0 	.word	0x20001ae0
 800e170:	20001b48 	.word	0x20001b48

0800e174 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e174:	b480      	push	{r7}
 800e176:	b083      	sub	sp, #12
 800e178:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e17a:	4b0b      	ldr	r3, [pc, #44]	; (800e1a8 <xTaskGetSchedulerState+0x34>)
 800e17c:	681b      	ldr	r3, [r3, #0]
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d102      	bne.n	800e188 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e182:	2301      	movs	r3, #1
 800e184:	607b      	str	r3, [r7, #4]
 800e186:	e008      	b.n	800e19a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e188:	4b08      	ldr	r3, [pc, #32]	; (800e1ac <xTaskGetSchedulerState+0x38>)
 800e18a:	681b      	ldr	r3, [r3, #0]
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d102      	bne.n	800e196 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e190:	2302      	movs	r3, #2
 800e192:	607b      	str	r3, [r7, #4]
 800e194:	e001      	b.n	800e19a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e196:	2300      	movs	r3, #0
 800e198:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e19a:	687b      	ldr	r3, [r7, #4]
	}
 800e19c:	4618      	mov	r0, r3
 800e19e:	370c      	adds	r7, #12
 800e1a0:	46bd      	mov	sp, r7
 800e1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1a6:	4770      	bx	lr
 800e1a8:	20001b34 	.word	0x20001b34
 800e1ac:	20001b50 	.word	0x20001b50

0800e1b0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e1b0:	b580      	push	{r7, lr}
 800e1b2:	b086      	sub	sp, #24
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e1bc:	2300      	movs	r3, #0
 800e1be:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	2b00      	cmp	r3, #0
 800e1c4:	d056      	beq.n	800e274 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e1c6:	4b2e      	ldr	r3, [pc, #184]	; (800e280 <xTaskPriorityDisinherit+0xd0>)
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	693a      	ldr	r2, [r7, #16]
 800e1cc:	429a      	cmp	r2, r3
 800e1ce:	d00a      	beq.n	800e1e6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800e1d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1d4:	f383 8811 	msr	BASEPRI, r3
 800e1d8:	f3bf 8f6f 	isb	sy
 800e1dc:	f3bf 8f4f 	dsb	sy
 800e1e0:	60fb      	str	r3, [r7, #12]
}
 800e1e2:	bf00      	nop
 800e1e4:	e7fe      	b.n	800e1e4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800e1e6:	693b      	ldr	r3, [r7, #16]
 800e1e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	d10a      	bne.n	800e204 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800e1ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1f2:	f383 8811 	msr	BASEPRI, r3
 800e1f6:	f3bf 8f6f 	isb	sy
 800e1fa:	f3bf 8f4f 	dsb	sy
 800e1fe:	60bb      	str	r3, [r7, #8]
}
 800e200:	bf00      	nop
 800e202:	e7fe      	b.n	800e202 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800e204:	693b      	ldr	r3, [r7, #16]
 800e206:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e208:	1e5a      	subs	r2, r3, #1
 800e20a:	693b      	ldr	r3, [r7, #16]
 800e20c:	661a      	str	r2, [r3, #96]	; 0x60

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e20e:	693b      	ldr	r3, [r7, #16]
 800e210:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e212:	693b      	ldr	r3, [r7, #16]
 800e214:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800e216:	429a      	cmp	r2, r3
 800e218:	d02c      	beq.n	800e274 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e21a:	693b      	ldr	r3, [r7, #16]
 800e21c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800e21e:	2b00      	cmp	r3, #0
 800e220:	d128      	bne.n	800e274 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e222:	693b      	ldr	r3, [r7, #16]
 800e224:	3304      	adds	r3, #4
 800e226:	4618      	mov	r0, r3
 800e228:	f7fe fb30 	bl	800c88c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e22c:	693b      	ldr	r3, [r7, #16]
 800e22e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800e230:	693b      	ldr	r3, [r7, #16]
 800e232:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e234:	693b      	ldr	r3, [r7, #16]
 800e236:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e238:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800e23c:	693b      	ldr	r3, [r7, #16]
 800e23e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e240:	693b      	ldr	r3, [r7, #16]
 800e242:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e244:	4b0f      	ldr	r3, [pc, #60]	; (800e284 <xTaskPriorityDisinherit+0xd4>)
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	429a      	cmp	r2, r3
 800e24a:	d903      	bls.n	800e254 <xTaskPriorityDisinherit+0xa4>
 800e24c:	693b      	ldr	r3, [r7, #16]
 800e24e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e250:	4a0c      	ldr	r2, [pc, #48]	; (800e284 <xTaskPriorityDisinherit+0xd4>)
 800e252:	6013      	str	r3, [r2, #0]
 800e254:	693b      	ldr	r3, [r7, #16]
 800e256:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e258:	4613      	mov	r3, r2
 800e25a:	009b      	lsls	r3, r3, #2
 800e25c:	4413      	add	r3, r2
 800e25e:	009b      	lsls	r3, r3, #2
 800e260:	4a09      	ldr	r2, [pc, #36]	; (800e288 <xTaskPriorityDisinherit+0xd8>)
 800e262:	441a      	add	r2, r3
 800e264:	693b      	ldr	r3, [r7, #16]
 800e266:	3304      	adds	r3, #4
 800e268:	4619      	mov	r1, r3
 800e26a:	4610      	mov	r0, r2
 800e26c:	f7fe fab1 	bl	800c7d2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e270:	2301      	movs	r3, #1
 800e272:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e274:	697b      	ldr	r3, [r7, #20]
	}
 800e276:	4618      	mov	r0, r3
 800e278:	3718      	adds	r7, #24
 800e27a:	46bd      	mov	sp, r7
 800e27c:	bd80      	pop	{r7, pc}
 800e27e:	bf00      	nop
 800e280:	20001654 	.word	0x20001654
 800e284:	20001b30 	.word	0x20001b30
 800e288:	20001658 	.word	0x20001658

0800e28c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e28c:	b580      	push	{r7, lr}
 800e28e:	b084      	sub	sp, #16
 800e290:	af00      	add	r7, sp, #0
 800e292:	6078      	str	r0, [r7, #4]
 800e294:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e296:	4b21      	ldr	r3, [pc, #132]	; (800e31c <prvAddCurrentTaskToDelayedList+0x90>)
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e29c:	4b20      	ldr	r3, [pc, #128]	; (800e320 <prvAddCurrentTaskToDelayedList+0x94>)
 800e29e:	681b      	ldr	r3, [r3, #0]
 800e2a0:	3304      	adds	r3, #4
 800e2a2:	4618      	mov	r0, r3
 800e2a4:	f7fe faf2 	bl	800c88c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e2a8:	687b      	ldr	r3, [r7, #4]
 800e2aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e2ae:	d10a      	bne.n	800e2c6 <prvAddCurrentTaskToDelayedList+0x3a>
 800e2b0:	683b      	ldr	r3, [r7, #0]
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	d007      	beq.n	800e2c6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e2b6:	4b1a      	ldr	r3, [pc, #104]	; (800e320 <prvAddCurrentTaskToDelayedList+0x94>)
 800e2b8:	681b      	ldr	r3, [r3, #0]
 800e2ba:	3304      	adds	r3, #4
 800e2bc:	4619      	mov	r1, r3
 800e2be:	4819      	ldr	r0, [pc, #100]	; (800e324 <prvAddCurrentTaskToDelayedList+0x98>)
 800e2c0:	f7fe fa87 	bl	800c7d2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e2c4:	e026      	b.n	800e314 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e2c6:	68fa      	ldr	r2, [r7, #12]
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	4413      	add	r3, r2
 800e2cc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e2ce:	4b14      	ldr	r3, [pc, #80]	; (800e320 <prvAddCurrentTaskToDelayedList+0x94>)
 800e2d0:	681b      	ldr	r3, [r3, #0]
 800e2d2:	68ba      	ldr	r2, [r7, #8]
 800e2d4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e2d6:	68ba      	ldr	r2, [r7, #8]
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	429a      	cmp	r2, r3
 800e2dc:	d209      	bcs.n	800e2f2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e2de:	4b12      	ldr	r3, [pc, #72]	; (800e328 <prvAddCurrentTaskToDelayedList+0x9c>)
 800e2e0:	681a      	ldr	r2, [r3, #0]
 800e2e2:	4b0f      	ldr	r3, [pc, #60]	; (800e320 <prvAddCurrentTaskToDelayedList+0x94>)
 800e2e4:	681b      	ldr	r3, [r3, #0]
 800e2e6:	3304      	adds	r3, #4
 800e2e8:	4619      	mov	r1, r3
 800e2ea:	4610      	mov	r0, r2
 800e2ec:	f7fe fa95 	bl	800c81a <vListInsert>
}
 800e2f0:	e010      	b.n	800e314 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e2f2:	4b0e      	ldr	r3, [pc, #56]	; (800e32c <prvAddCurrentTaskToDelayedList+0xa0>)
 800e2f4:	681a      	ldr	r2, [r3, #0]
 800e2f6:	4b0a      	ldr	r3, [pc, #40]	; (800e320 <prvAddCurrentTaskToDelayedList+0x94>)
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	3304      	adds	r3, #4
 800e2fc:	4619      	mov	r1, r3
 800e2fe:	4610      	mov	r0, r2
 800e300:	f7fe fa8b 	bl	800c81a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e304:	4b0a      	ldr	r3, [pc, #40]	; (800e330 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	68ba      	ldr	r2, [r7, #8]
 800e30a:	429a      	cmp	r2, r3
 800e30c:	d202      	bcs.n	800e314 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800e30e:	4a08      	ldr	r2, [pc, #32]	; (800e330 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e310:	68bb      	ldr	r3, [r7, #8]
 800e312:	6013      	str	r3, [r2, #0]
}
 800e314:	bf00      	nop
 800e316:	3710      	adds	r7, #16
 800e318:	46bd      	mov	sp, r7
 800e31a:	bd80      	pop	{r7, pc}
 800e31c:	20001b2c 	.word	0x20001b2c
 800e320:	20001654 	.word	0x20001654
 800e324:	20001b14 	.word	0x20001b14
 800e328:	20001ae4 	.word	0x20001ae4
 800e32c:	20001ae0 	.word	0x20001ae0
 800e330:	20001b48 	.word	0x20001b48

0800e334 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800e334:	b580      	push	{r7, lr}
 800e336:	b08a      	sub	sp, #40	; 0x28
 800e338:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800e33a:	2300      	movs	r3, #0
 800e33c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800e33e:	f000 fb07 	bl	800e950 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800e342:	4b1c      	ldr	r3, [pc, #112]	; (800e3b4 <xTimerCreateTimerTask+0x80>)
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	2b00      	cmp	r3, #0
 800e348:	d021      	beq.n	800e38e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800e34a:	2300      	movs	r3, #0
 800e34c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800e34e:	2300      	movs	r3, #0
 800e350:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800e352:	1d3a      	adds	r2, r7, #4
 800e354:	f107 0108 	add.w	r1, r7, #8
 800e358:	f107 030c 	add.w	r3, r7, #12
 800e35c:	4618      	mov	r0, r3
 800e35e:	f7fe f9f1 	bl	800c744 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800e362:	6879      	ldr	r1, [r7, #4]
 800e364:	68bb      	ldr	r3, [r7, #8]
 800e366:	68fa      	ldr	r2, [r7, #12]
 800e368:	9202      	str	r2, [sp, #8]
 800e36a:	9301      	str	r3, [sp, #4]
 800e36c:	2302      	movs	r3, #2
 800e36e:	9300      	str	r3, [sp, #0]
 800e370:	2300      	movs	r3, #0
 800e372:	460a      	mov	r2, r1
 800e374:	4910      	ldr	r1, [pc, #64]	; (800e3b8 <xTimerCreateTimerTask+0x84>)
 800e376:	4811      	ldr	r0, [pc, #68]	; (800e3bc <xTimerCreateTimerTask+0x88>)
 800e378:	f7fe ffd8 	bl	800d32c <xTaskCreateStatic>
 800e37c:	4603      	mov	r3, r0
 800e37e:	4a10      	ldr	r2, [pc, #64]	; (800e3c0 <xTimerCreateTimerTask+0x8c>)
 800e380:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800e382:	4b0f      	ldr	r3, [pc, #60]	; (800e3c0 <xTimerCreateTimerTask+0x8c>)
 800e384:	681b      	ldr	r3, [r3, #0]
 800e386:	2b00      	cmp	r3, #0
 800e388:	d001      	beq.n	800e38e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800e38a:	2301      	movs	r3, #1
 800e38c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800e38e:	697b      	ldr	r3, [r7, #20]
 800e390:	2b00      	cmp	r3, #0
 800e392:	d10a      	bne.n	800e3aa <xTimerCreateTimerTask+0x76>
	__asm volatile
 800e394:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e398:	f383 8811 	msr	BASEPRI, r3
 800e39c:	f3bf 8f6f 	isb	sy
 800e3a0:	f3bf 8f4f 	dsb	sy
 800e3a4:	613b      	str	r3, [r7, #16]
}
 800e3a6:	bf00      	nop
 800e3a8:	e7fe      	b.n	800e3a8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800e3aa:	697b      	ldr	r3, [r7, #20]
}
 800e3ac:	4618      	mov	r0, r3
 800e3ae:	3718      	adds	r7, #24
 800e3b0:	46bd      	mov	sp, r7
 800e3b2:	bd80      	pop	{r7, pc}
 800e3b4:	20001b84 	.word	0x20001b84
 800e3b8:	080109c8 	.word	0x080109c8
 800e3bc:	0800e4f9 	.word	0x0800e4f9
 800e3c0:	20001b88 	.word	0x20001b88

0800e3c4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800e3c4:	b580      	push	{r7, lr}
 800e3c6:	b08a      	sub	sp, #40	; 0x28
 800e3c8:	af00      	add	r7, sp, #0
 800e3ca:	60f8      	str	r0, [r7, #12]
 800e3cc:	60b9      	str	r1, [r7, #8]
 800e3ce:	607a      	str	r2, [r7, #4]
 800e3d0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800e3d2:	2300      	movs	r3, #0
 800e3d4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800e3d6:	68fb      	ldr	r3, [r7, #12]
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d10a      	bne.n	800e3f2 <xTimerGenericCommand+0x2e>
	__asm volatile
 800e3dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3e0:	f383 8811 	msr	BASEPRI, r3
 800e3e4:	f3bf 8f6f 	isb	sy
 800e3e8:	f3bf 8f4f 	dsb	sy
 800e3ec:	623b      	str	r3, [r7, #32]
}
 800e3ee:	bf00      	nop
 800e3f0:	e7fe      	b.n	800e3f0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800e3f2:	4b1a      	ldr	r3, [pc, #104]	; (800e45c <xTimerGenericCommand+0x98>)
 800e3f4:	681b      	ldr	r3, [r3, #0]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d02a      	beq.n	800e450 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800e3fa:	68bb      	ldr	r3, [r7, #8]
 800e3fc:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800e406:	68bb      	ldr	r3, [r7, #8]
 800e408:	2b05      	cmp	r3, #5
 800e40a:	dc18      	bgt.n	800e43e <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800e40c:	f7ff feb2 	bl	800e174 <xTaskGetSchedulerState>
 800e410:	4603      	mov	r3, r0
 800e412:	2b02      	cmp	r3, #2
 800e414:	d109      	bne.n	800e42a <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800e416:	4b11      	ldr	r3, [pc, #68]	; (800e45c <xTimerGenericCommand+0x98>)
 800e418:	6818      	ldr	r0, [r3, #0]
 800e41a:	f107 0110 	add.w	r1, r7, #16
 800e41e:	2300      	movs	r3, #0
 800e420:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e422:	f7fe fb9b 	bl	800cb5c <xQueueGenericSend>
 800e426:	6278      	str	r0, [r7, #36]	; 0x24
 800e428:	e012      	b.n	800e450 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800e42a:	4b0c      	ldr	r3, [pc, #48]	; (800e45c <xTimerGenericCommand+0x98>)
 800e42c:	6818      	ldr	r0, [r3, #0]
 800e42e:	f107 0110 	add.w	r1, r7, #16
 800e432:	2300      	movs	r3, #0
 800e434:	2200      	movs	r2, #0
 800e436:	f7fe fb91 	bl	800cb5c <xQueueGenericSend>
 800e43a:	6278      	str	r0, [r7, #36]	; 0x24
 800e43c:	e008      	b.n	800e450 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800e43e:	4b07      	ldr	r3, [pc, #28]	; (800e45c <xTimerGenericCommand+0x98>)
 800e440:	6818      	ldr	r0, [r3, #0]
 800e442:	f107 0110 	add.w	r1, r7, #16
 800e446:	2300      	movs	r3, #0
 800e448:	683a      	ldr	r2, [r7, #0]
 800e44a:	f7fe fc85 	bl	800cd58 <xQueueGenericSendFromISR>
 800e44e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800e450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800e452:	4618      	mov	r0, r3
 800e454:	3728      	adds	r7, #40	; 0x28
 800e456:	46bd      	mov	sp, r7
 800e458:	bd80      	pop	{r7, pc}
 800e45a:	bf00      	nop
 800e45c:	20001b84 	.word	0x20001b84

0800e460 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800e460:	b580      	push	{r7, lr}
 800e462:	b088      	sub	sp, #32
 800e464:	af02      	add	r7, sp, #8
 800e466:	6078      	str	r0, [r7, #4]
 800e468:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e46a:	4b22      	ldr	r3, [pc, #136]	; (800e4f4 <prvProcessExpiredTimer+0x94>)
 800e46c:	681b      	ldr	r3, [r3, #0]
 800e46e:	68db      	ldr	r3, [r3, #12]
 800e470:	68db      	ldr	r3, [r3, #12]
 800e472:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e474:	697b      	ldr	r3, [r7, #20]
 800e476:	3304      	adds	r3, #4
 800e478:	4618      	mov	r0, r3
 800e47a:	f7fe fa07 	bl	800c88c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e47e:	697b      	ldr	r3, [r7, #20]
 800e480:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e484:	f003 0304 	and.w	r3, r3, #4
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d022      	beq.n	800e4d2 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800e48c:	697b      	ldr	r3, [r7, #20]
 800e48e:	699a      	ldr	r2, [r3, #24]
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	18d1      	adds	r1, r2, r3
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	683a      	ldr	r2, [r7, #0]
 800e498:	6978      	ldr	r0, [r7, #20]
 800e49a:	f000 f8d1 	bl	800e640 <prvInsertTimerInActiveList>
 800e49e:	4603      	mov	r3, r0
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d01f      	beq.n	800e4e4 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e4a4:	2300      	movs	r3, #0
 800e4a6:	9300      	str	r3, [sp, #0]
 800e4a8:	2300      	movs	r3, #0
 800e4aa:	687a      	ldr	r2, [r7, #4]
 800e4ac:	2100      	movs	r1, #0
 800e4ae:	6978      	ldr	r0, [r7, #20]
 800e4b0:	f7ff ff88 	bl	800e3c4 <xTimerGenericCommand>
 800e4b4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800e4b6:	693b      	ldr	r3, [r7, #16]
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d113      	bne.n	800e4e4 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800e4bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4c0:	f383 8811 	msr	BASEPRI, r3
 800e4c4:	f3bf 8f6f 	isb	sy
 800e4c8:	f3bf 8f4f 	dsb	sy
 800e4cc:	60fb      	str	r3, [r7, #12]
}
 800e4ce:	bf00      	nop
 800e4d0:	e7fe      	b.n	800e4d0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e4d2:	697b      	ldr	r3, [r7, #20]
 800e4d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e4d8:	f023 0301 	bic.w	r3, r3, #1
 800e4dc:	b2da      	uxtb	r2, r3
 800e4de:	697b      	ldr	r3, [r7, #20]
 800e4e0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e4e4:	697b      	ldr	r3, [r7, #20]
 800e4e6:	6a1b      	ldr	r3, [r3, #32]
 800e4e8:	6978      	ldr	r0, [r7, #20]
 800e4ea:	4798      	blx	r3
}
 800e4ec:	bf00      	nop
 800e4ee:	3718      	adds	r7, #24
 800e4f0:	46bd      	mov	sp, r7
 800e4f2:	bd80      	pop	{r7, pc}
 800e4f4:	20001b7c 	.word	0x20001b7c

0800e4f8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800e4f8:	b580      	push	{r7, lr}
 800e4fa:	b084      	sub	sp, #16
 800e4fc:	af00      	add	r7, sp, #0
 800e4fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e500:	f107 0308 	add.w	r3, r7, #8
 800e504:	4618      	mov	r0, r3
 800e506:	f000 f857 	bl	800e5b8 <prvGetNextExpireTime>
 800e50a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800e50c:	68bb      	ldr	r3, [r7, #8]
 800e50e:	4619      	mov	r1, r3
 800e510:	68f8      	ldr	r0, [r7, #12]
 800e512:	f000 f803 	bl	800e51c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800e516:	f000 f8d5 	bl	800e6c4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e51a:	e7f1      	b.n	800e500 <prvTimerTask+0x8>

0800e51c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800e51c:	b580      	push	{r7, lr}
 800e51e:	b084      	sub	sp, #16
 800e520:	af00      	add	r7, sp, #0
 800e522:	6078      	str	r0, [r7, #4]
 800e524:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800e526:	f7ff fa43 	bl	800d9b0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e52a:	f107 0308 	add.w	r3, r7, #8
 800e52e:	4618      	mov	r0, r3
 800e530:	f000 f866 	bl	800e600 <prvSampleTimeNow>
 800e534:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800e536:	68bb      	ldr	r3, [r7, #8]
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d130      	bne.n	800e59e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800e53c:	683b      	ldr	r3, [r7, #0]
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d10a      	bne.n	800e558 <prvProcessTimerOrBlockTask+0x3c>
 800e542:	687a      	ldr	r2, [r7, #4]
 800e544:	68fb      	ldr	r3, [r7, #12]
 800e546:	429a      	cmp	r2, r3
 800e548:	d806      	bhi.n	800e558 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800e54a:	f7ff fa3f 	bl	800d9cc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800e54e:	68f9      	ldr	r1, [r7, #12]
 800e550:	6878      	ldr	r0, [r7, #4]
 800e552:	f7ff ff85 	bl	800e460 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800e556:	e024      	b.n	800e5a2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800e558:	683b      	ldr	r3, [r7, #0]
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d008      	beq.n	800e570 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800e55e:	4b13      	ldr	r3, [pc, #76]	; (800e5ac <prvProcessTimerOrBlockTask+0x90>)
 800e560:	681b      	ldr	r3, [r3, #0]
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	2b00      	cmp	r3, #0
 800e566:	d101      	bne.n	800e56c <prvProcessTimerOrBlockTask+0x50>
 800e568:	2301      	movs	r3, #1
 800e56a:	e000      	b.n	800e56e <prvProcessTimerOrBlockTask+0x52>
 800e56c:	2300      	movs	r3, #0
 800e56e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800e570:	4b0f      	ldr	r3, [pc, #60]	; (800e5b0 <prvProcessTimerOrBlockTask+0x94>)
 800e572:	6818      	ldr	r0, [r3, #0]
 800e574:	687a      	ldr	r2, [r7, #4]
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	1ad3      	subs	r3, r2, r3
 800e57a:	683a      	ldr	r2, [r7, #0]
 800e57c:	4619      	mov	r1, r3
 800e57e:	f7fe fea1 	bl	800d2c4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800e582:	f7ff fa23 	bl	800d9cc <xTaskResumeAll>
 800e586:	4603      	mov	r3, r0
 800e588:	2b00      	cmp	r3, #0
 800e58a:	d10a      	bne.n	800e5a2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800e58c:	4b09      	ldr	r3, [pc, #36]	; (800e5b4 <prvProcessTimerOrBlockTask+0x98>)
 800e58e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e592:	601a      	str	r2, [r3, #0]
 800e594:	f3bf 8f4f 	dsb	sy
 800e598:	f3bf 8f6f 	isb	sy
}
 800e59c:	e001      	b.n	800e5a2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800e59e:	f7ff fa15 	bl	800d9cc <xTaskResumeAll>
}
 800e5a2:	bf00      	nop
 800e5a4:	3710      	adds	r7, #16
 800e5a6:	46bd      	mov	sp, r7
 800e5a8:	bd80      	pop	{r7, pc}
 800e5aa:	bf00      	nop
 800e5ac:	20001b80 	.word	0x20001b80
 800e5b0:	20001b84 	.word	0x20001b84
 800e5b4:	e000ed04 	.word	0xe000ed04

0800e5b8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800e5b8:	b480      	push	{r7}
 800e5ba:	b085      	sub	sp, #20
 800e5bc:	af00      	add	r7, sp, #0
 800e5be:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800e5c0:	4b0e      	ldr	r3, [pc, #56]	; (800e5fc <prvGetNextExpireTime+0x44>)
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	681b      	ldr	r3, [r3, #0]
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	d101      	bne.n	800e5ce <prvGetNextExpireTime+0x16>
 800e5ca:	2201      	movs	r2, #1
 800e5cc:	e000      	b.n	800e5d0 <prvGetNextExpireTime+0x18>
 800e5ce:	2200      	movs	r2, #0
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	d105      	bne.n	800e5e8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e5dc:	4b07      	ldr	r3, [pc, #28]	; (800e5fc <prvGetNextExpireTime+0x44>)
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	68db      	ldr	r3, [r3, #12]
 800e5e2:	681b      	ldr	r3, [r3, #0]
 800e5e4:	60fb      	str	r3, [r7, #12]
 800e5e6:	e001      	b.n	800e5ec <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800e5e8:	2300      	movs	r3, #0
 800e5ea:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800e5ec:	68fb      	ldr	r3, [r7, #12]
}
 800e5ee:	4618      	mov	r0, r3
 800e5f0:	3714      	adds	r7, #20
 800e5f2:	46bd      	mov	sp, r7
 800e5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5f8:	4770      	bx	lr
 800e5fa:	bf00      	nop
 800e5fc:	20001b7c 	.word	0x20001b7c

0800e600 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800e600:	b580      	push	{r7, lr}
 800e602:	b084      	sub	sp, #16
 800e604:	af00      	add	r7, sp, #0
 800e606:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800e608:	f7ff fa7e 	bl	800db08 <xTaskGetTickCount>
 800e60c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800e60e:	4b0b      	ldr	r3, [pc, #44]	; (800e63c <prvSampleTimeNow+0x3c>)
 800e610:	681b      	ldr	r3, [r3, #0]
 800e612:	68fa      	ldr	r2, [r7, #12]
 800e614:	429a      	cmp	r2, r3
 800e616:	d205      	bcs.n	800e624 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800e618:	f000 f936 	bl	800e888 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	2201      	movs	r2, #1
 800e620:	601a      	str	r2, [r3, #0]
 800e622:	e002      	b.n	800e62a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	2200      	movs	r2, #0
 800e628:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800e62a:	4a04      	ldr	r2, [pc, #16]	; (800e63c <prvSampleTimeNow+0x3c>)
 800e62c:	68fb      	ldr	r3, [r7, #12]
 800e62e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800e630:	68fb      	ldr	r3, [r7, #12]
}
 800e632:	4618      	mov	r0, r3
 800e634:	3710      	adds	r7, #16
 800e636:	46bd      	mov	sp, r7
 800e638:	bd80      	pop	{r7, pc}
 800e63a:	bf00      	nop
 800e63c:	20001b8c 	.word	0x20001b8c

0800e640 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800e640:	b580      	push	{r7, lr}
 800e642:	b086      	sub	sp, #24
 800e644:	af00      	add	r7, sp, #0
 800e646:	60f8      	str	r0, [r7, #12]
 800e648:	60b9      	str	r1, [r7, #8]
 800e64a:	607a      	str	r2, [r7, #4]
 800e64c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800e64e:	2300      	movs	r3, #0
 800e650:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800e652:	68fb      	ldr	r3, [r7, #12]
 800e654:	68ba      	ldr	r2, [r7, #8]
 800e656:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e658:	68fb      	ldr	r3, [r7, #12]
 800e65a:	68fa      	ldr	r2, [r7, #12]
 800e65c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800e65e:	68ba      	ldr	r2, [r7, #8]
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	429a      	cmp	r2, r3
 800e664:	d812      	bhi.n	800e68c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e666:	687a      	ldr	r2, [r7, #4]
 800e668:	683b      	ldr	r3, [r7, #0]
 800e66a:	1ad2      	subs	r2, r2, r3
 800e66c:	68fb      	ldr	r3, [r7, #12]
 800e66e:	699b      	ldr	r3, [r3, #24]
 800e670:	429a      	cmp	r2, r3
 800e672:	d302      	bcc.n	800e67a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800e674:	2301      	movs	r3, #1
 800e676:	617b      	str	r3, [r7, #20]
 800e678:	e01b      	b.n	800e6b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800e67a:	4b10      	ldr	r3, [pc, #64]	; (800e6bc <prvInsertTimerInActiveList+0x7c>)
 800e67c:	681a      	ldr	r2, [r3, #0]
 800e67e:	68fb      	ldr	r3, [r7, #12]
 800e680:	3304      	adds	r3, #4
 800e682:	4619      	mov	r1, r3
 800e684:	4610      	mov	r0, r2
 800e686:	f7fe f8c8 	bl	800c81a <vListInsert>
 800e68a:	e012      	b.n	800e6b2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800e68c:	687a      	ldr	r2, [r7, #4]
 800e68e:	683b      	ldr	r3, [r7, #0]
 800e690:	429a      	cmp	r2, r3
 800e692:	d206      	bcs.n	800e6a2 <prvInsertTimerInActiveList+0x62>
 800e694:	68ba      	ldr	r2, [r7, #8]
 800e696:	683b      	ldr	r3, [r7, #0]
 800e698:	429a      	cmp	r2, r3
 800e69a:	d302      	bcc.n	800e6a2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800e69c:	2301      	movs	r3, #1
 800e69e:	617b      	str	r3, [r7, #20]
 800e6a0:	e007      	b.n	800e6b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e6a2:	4b07      	ldr	r3, [pc, #28]	; (800e6c0 <prvInsertTimerInActiveList+0x80>)
 800e6a4:	681a      	ldr	r2, [r3, #0]
 800e6a6:	68fb      	ldr	r3, [r7, #12]
 800e6a8:	3304      	adds	r3, #4
 800e6aa:	4619      	mov	r1, r3
 800e6ac:	4610      	mov	r0, r2
 800e6ae:	f7fe f8b4 	bl	800c81a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800e6b2:	697b      	ldr	r3, [r7, #20]
}
 800e6b4:	4618      	mov	r0, r3
 800e6b6:	3718      	adds	r7, #24
 800e6b8:	46bd      	mov	sp, r7
 800e6ba:	bd80      	pop	{r7, pc}
 800e6bc:	20001b80 	.word	0x20001b80
 800e6c0:	20001b7c 	.word	0x20001b7c

0800e6c4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800e6c4:	b580      	push	{r7, lr}
 800e6c6:	b08e      	sub	sp, #56	; 0x38
 800e6c8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e6ca:	e0ca      	b.n	800e862 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	da18      	bge.n	800e704 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800e6d2:	1d3b      	adds	r3, r7, #4
 800e6d4:	3304      	adds	r3, #4
 800e6d6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800e6d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	d10a      	bne.n	800e6f4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800e6de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6e2:	f383 8811 	msr	BASEPRI, r3
 800e6e6:	f3bf 8f6f 	isb	sy
 800e6ea:	f3bf 8f4f 	dsb	sy
 800e6ee:	61fb      	str	r3, [r7, #28]
}
 800e6f0:	bf00      	nop
 800e6f2:	e7fe      	b.n	800e6f2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800e6f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6f6:	681b      	ldr	r3, [r3, #0]
 800e6f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e6fa:	6850      	ldr	r0, [r2, #4]
 800e6fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e6fe:	6892      	ldr	r2, [r2, #8]
 800e700:	4611      	mov	r1, r2
 800e702:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	2b00      	cmp	r3, #0
 800e708:	f2c0 80aa 	blt.w	800e860 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800e70c:	68fb      	ldr	r3, [r7, #12]
 800e70e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800e710:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e712:	695b      	ldr	r3, [r3, #20]
 800e714:	2b00      	cmp	r3, #0
 800e716:	d004      	beq.n	800e722 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e71a:	3304      	adds	r3, #4
 800e71c:	4618      	mov	r0, r3
 800e71e:	f7fe f8b5 	bl	800c88c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e722:	463b      	mov	r3, r7
 800e724:	4618      	mov	r0, r3
 800e726:	f7ff ff6b 	bl	800e600 <prvSampleTimeNow>
 800e72a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	2b09      	cmp	r3, #9
 800e730:	f200 8097 	bhi.w	800e862 <prvProcessReceivedCommands+0x19e>
 800e734:	a201      	add	r2, pc, #4	; (adr r2, 800e73c <prvProcessReceivedCommands+0x78>)
 800e736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e73a:	bf00      	nop
 800e73c:	0800e765 	.word	0x0800e765
 800e740:	0800e765 	.word	0x0800e765
 800e744:	0800e765 	.word	0x0800e765
 800e748:	0800e7d9 	.word	0x0800e7d9
 800e74c:	0800e7ed 	.word	0x0800e7ed
 800e750:	0800e837 	.word	0x0800e837
 800e754:	0800e765 	.word	0x0800e765
 800e758:	0800e765 	.word	0x0800e765
 800e75c:	0800e7d9 	.word	0x0800e7d9
 800e760:	0800e7ed 	.word	0x0800e7ed
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e766:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e76a:	f043 0301 	orr.w	r3, r3, #1
 800e76e:	b2da      	uxtb	r2, r3
 800e770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e772:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800e776:	68ba      	ldr	r2, [r7, #8]
 800e778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e77a:	699b      	ldr	r3, [r3, #24]
 800e77c:	18d1      	adds	r1, r2, r3
 800e77e:	68bb      	ldr	r3, [r7, #8]
 800e780:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e782:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e784:	f7ff ff5c 	bl	800e640 <prvInsertTimerInActiveList>
 800e788:	4603      	mov	r3, r0
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	d069      	beq.n	800e862 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e78e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e790:	6a1b      	ldr	r3, [r3, #32]
 800e792:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e794:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e798:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e79c:	f003 0304 	and.w	r3, r3, #4
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d05e      	beq.n	800e862 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800e7a4:	68ba      	ldr	r2, [r7, #8]
 800e7a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7a8:	699b      	ldr	r3, [r3, #24]
 800e7aa:	441a      	add	r2, r3
 800e7ac:	2300      	movs	r3, #0
 800e7ae:	9300      	str	r3, [sp, #0]
 800e7b0:	2300      	movs	r3, #0
 800e7b2:	2100      	movs	r1, #0
 800e7b4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e7b6:	f7ff fe05 	bl	800e3c4 <xTimerGenericCommand>
 800e7ba:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800e7bc:	6a3b      	ldr	r3, [r7, #32]
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d14f      	bne.n	800e862 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800e7c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7c6:	f383 8811 	msr	BASEPRI, r3
 800e7ca:	f3bf 8f6f 	isb	sy
 800e7ce:	f3bf 8f4f 	dsb	sy
 800e7d2:	61bb      	str	r3, [r7, #24]
}
 800e7d4:	bf00      	nop
 800e7d6:	e7fe      	b.n	800e7d6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e7d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7da:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e7de:	f023 0301 	bic.w	r3, r3, #1
 800e7e2:	b2da      	uxtb	r2, r3
 800e7e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7e6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800e7ea:	e03a      	b.n	800e862 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e7ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7ee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e7f2:	f043 0301 	orr.w	r3, r3, #1
 800e7f6:	b2da      	uxtb	r2, r3
 800e7f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e7fa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800e7fe:	68ba      	ldr	r2, [r7, #8]
 800e800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e802:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800e804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e806:	699b      	ldr	r3, [r3, #24]
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d10a      	bne.n	800e822 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800e80c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e810:	f383 8811 	msr	BASEPRI, r3
 800e814:	f3bf 8f6f 	isb	sy
 800e818:	f3bf 8f4f 	dsb	sy
 800e81c:	617b      	str	r3, [r7, #20]
}
 800e81e:	bf00      	nop
 800e820:	e7fe      	b.n	800e820 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800e822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e824:	699a      	ldr	r2, [r3, #24]
 800e826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e828:	18d1      	adds	r1, r2, r3
 800e82a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e82c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e82e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e830:	f7ff ff06 	bl	800e640 <prvInsertTimerInActiveList>
					break;
 800e834:	e015      	b.n	800e862 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800e836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e838:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e83c:	f003 0302 	and.w	r3, r3, #2
 800e840:	2b00      	cmp	r3, #0
 800e842:	d103      	bne.n	800e84c <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800e844:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e846:	f000 fbdb 	bl	800f000 <vPortFree>
 800e84a:	e00a      	b.n	800e862 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e84c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e84e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e852:	f023 0301 	bic.w	r3, r3, #1
 800e856:	b2da      	uxtb	r2, r3
 800e858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e85a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800e85e:	e000      	b.n	800e862 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800e860:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e862:	4b08      	ldr	r3, [pc, #32]	; (800e884 <prvProcessReceivedCommands+0x1c0>)
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	1d39      	adds	r1, r7, #4
 800e868:	2200      	movs	r2, #0
 800e86a:	4618      	mov	r0, r3
 800e86c:	f7fe fb10 	bl	800ce90 <xQueueReceive>
 800e870:	4603      	mov	r3, r0
 800e872:	2b00      	cmp	r3, #0
 800e874:	f47f af2a 	bne.w	800e6cc <prvProcessReceivedCommands+0x8>
	}
}
 800e878:	bf00      	nop
 800e87a:	bf00      	nop
 800e87c:	3730      	adds	r7, #48	; 0x30
 800e87e:	46bd      	mov	sp, r7
 800e880:	bd80      	pop	{r7, pc}
 800e882:	bf00      	nop
 800e884:	20001b84 	.word	0x20001b84

0800e888 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800e888:	b580      	push	{r7, lr}
 800e88a:	b088      	sub	sp, #32
 800e88c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e88e:	e048      	b.n	800e922 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e890:	4b2d      	ldr	r3, [pc, #180]	; (800e948 <prvSwitchTimerLists+0xc0>)
 800e892:	681b      	ldr	r3, [r3, #0]
 800e894:	68db      	ldr	r3, [r3, #12]
 800e896:	681b      	ldr	r3, [r3, #0]
 800e898:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e89a:	4b2b      	ldr	r3, [pc, #172]	; (800e948 <prvSwitchTimerLists+0xc0>)
 800e89c:	681b      	ldr	r3, [r3, #0]
 800e89e:	68db      	ldr	r3, [r3, #12]
 800e8a0:	68db      	ldr	r3, [r3, #12]
 800e8a2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e8a4:	68fb      	ldr	r3, [r7, #12]
 800e8a6:	3304      	adds	r3, #4
 800e8a8:	4618      	mov	r0, r3
 800e8aa:	f7fd ffef 	bl	800c88c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e8ae:	68fb      	ldr	r3, [r7, #12]
 800e8b0:	6a1b      	ldr	r3, [r3, #32]
 800e8b2:	68f8      	ldr	r0, [r7, #12]
 800e8b4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e8b6:	68fb      	ldr	r3, [r7, #12]
 800e8b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e8bc:	f003 0304 	and.w	r3, r3, #4
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	d02e      	beq.n	800e922 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	699b      	ldr	r3, [r3, #24]
 800e8c8:	693a      	ldr	r2, [r7, #16]
 800e8ca:	4413      	add	r3, r2
 800e8cc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800e8ce:	68ba      	ldr	r2, [r7, #8]
 800e8d0:	693b      	ldr	r3, [r7, #16]
 800e8d2:	429a      	cmp	r2, r3
 800e8d4:	d90e      	bls.n	800e8f4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	68ba      	ldr	r2, [r7, #8]
 800e8da:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e8dc:	68fb      	ldr	r3, [r7, #12]
 800e8de:	68fa      	ldr	r2, [r7, #12]
 800e8e0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e8e2:	4b19      	ldr	r3, [pc, #100]	; (800e948 <prvSwitchTimerLists+0xc0>)
 800e8e4:	681a      	ldr	r2, [r3, #0]
 800e8e6:	68fb      	ldr	r3, [r7, #12]
 800e8e8:	3304      	adds	r3, #4
 800e8ea:	4619      	mov	r1, r3
 800e8ec:	4610      	mov	r0, r2
 800e8ee:	f7fd ff94 	bl	800c81a <vListInsert>
 800e8f2:	e016      	b.n	800e922 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e8f4:	2300      	movs	r3, #0
 800e8f6:	9300      	str	r3, [sp, #0]
 800e8f8:	2300      	movs	r3, #0
 800e8fa:	693a      	ldr	r2, [r7, #16]
 800e8fc:	2100      	movs	r1, #0
 800e8fe:	68f8      	ldr	r0, [r7, #12]
 800e900:	f7ff fd60 	bl	800e3c4 <xTimerGenericCommand>
 800e904:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d10a      	bne.n	800e922 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800e90c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e910:	f383 8811 	msr	BASEPRI, r3
 800e914:	f3bf 8f6f 	isb	sy
 800e918:	f3bf 8f4f 	dsb	sy
 800e91c:	603b      	str	r3, [r7, #0]
}
 800e91e:	bf00      	nop
 800e920:	e7fe      	b.n	800e920 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e922:	4b09      	ldr	r3, [pc, #36]	; (800e948 <prvSwitchTimerLists+0xc0>)
 800e924:	681b      	ldr	r3, [r3, #0]
 800e926:	681b      	ldr	r3, [r3, #0]
 800e928:	2b00      	cmp	r3, #0
 800e92a:	d1b1      	bne.n	800e890 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800e92c:	4b06      	ldr	r3, [pc, #24]	; (800e948 <prvSwitchTimerLists+0xc0>)
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800e932:	4b06      	ldr	r3, [pc, #24]	; (800e94c <prvSwitchTimerLists+0xc4>)
 800e934:	681b      	ldr	r3, [r3, #0]
 800e936:	4a04      	ldr	r2, [pc, #16]	; (800e948 <prvSwitchTimerLists+0xc0>)
 800e938:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800e93a:	4a04      	ldr	r2, [pc, #16]	; (800e94c <prvSwitchTimerLists+0xc4>)
 800e93c:	697b      	ldr	r3, [r7, #20]
 800e93e:	6013      	str	r3, [r2, #0]
}
 800e940:	bf00      	nop
 800e942:	3718      	adds	r7, #24
 800e944:	46bd      	mov	sp, r7
 800e946:	bd80      	pop	{r7, pc}
 800e948:	20001b7c 	.word	0x20001b7c
 800e94c:	20001b80 	.word	0x20001b80

0800e950 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800e950:	b580      	push	{r7, lr}
 800e952:	b082      	sub	sp, #8
 800e954:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800e956:	f000 f965 	bl	800ec24 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800e95a:	4b15      	ldr	r3, [pc, #84]	; (800e9b0 <prvCheckForValidListAndQueue+0x60>)
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d120      	bne.n	800e9a4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800e962:	4814      	ldr	r0, [pc, #80]	; (800e9b4 <prvCheckForValidListAndQueue+0x64>)
 800e964:	f7fd ff08 	bl	800c778 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800e968:	4813      	ldr	r0, [pc, #76]	; (800e9b8 <prvCheckForValidListAndQueue+0x68>)
 800e96a:	f7fd ff05 	bl	800c778 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800e96e:	4b13      	ldr	r3, [pc, #76]	; (800e9bc <prvCheckForValidListAndQueue+0x6c>)
 800e970:	4a10      	ldr	r2, [pc, #64]	; (800e9b4 <prvCheckForValidListAndQueue+0x64>)
 800e972:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800e974:	4b12      	ldr	r3, [pc, #72]	; (800e9c0 <prvCheckForValidListAndQueue+0x70>)
 800e976:	4a10      	ldr	r2, [pc, #64]	; (800e9b8 <prvCheckForValidListAndQueue+0x68>)
 800e978:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800e97a:	2300      	movs	r3, #0
 800e97c:	9300      	str	r3, [sp, #0]
 800e97e:	4b11      	ldr	r3, [pc, #68]	; (800e9c4 <prvCheckForValidListAndQueue+0x74>)
 800e980:	4a11      	ldr	r2, [pc, #68]	; (800e9c8 <prvCheckForValidListAndQueue+0x78>)
 800e982:	2110      	movs	r1, #16
 800e984:	200a      	movs	r0, #10
 800e986:	f7fe f813 	bl	800c9b0 <xQueueGenericCreateStatic>
 800e98a:	4603      	mov	r3, r0
 800e98c:	4a08      	ldr	r2, [pc, #32]	; (800e9b0 <prvCheckForValidListAndQueue+0x60>)
 800e98e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800e990:	4b07      	ldr	r3, [pc, #28]	; (800e9b0 <prvCheckForValidListAndQueue+0x60>)
 800e992:	681b      	ldr	r3, [r3, #0]
 800e994:	2b00      	cmp	r3, #0
 800e996:	d005      	beq.n	800e9a4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800e998:	4b05      	ldr	r3, [pc, #20]	; (800e9b0 <prvCheckForValidListAndQueue+0x60>)
 800e99a:	681b      	ldr	r3, [r3, #0]
 800e99c:	490b      	ldr	r1, [pc, #44]	; (800e9cc <prvCheckForValidListAndQueue+0x7c>)
 800e99e:	4618      	mov	r0, r3
 800e9a0:	f7fe fc66 	bl	800d270 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e9a4:	f000 f96e 	bl	800ec84 <vPortExitCritical>
}
 800e9a8:	bf00      	nop
 800e9aa:	46bd      	mov	sp, r7
 800e9ac:	bd80      	pop	{r7, pc}
 800e9ae:	bf00      	nop
 800e9b0:	20001b84 	.word	0x20001b84
 800e9b4:	20001b54 	.word	0x20001b54
 800e9b8:	20001b68 	.word	0x20001b68
 800e9bc:	20001b7c 	.word	0x20001b7c
 800e9c0:	20001b80 	.word	0x20001b80
 800e9c4:	20001c30 	.word	0x20001c30
 800e9c8:	20001b90 	.word	0x20001b90
 800e9cc:	080109d0 	.word	0x080109d0

0800e9d0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e9d0:	b480      	push	{r7}
 800e9d2:	b085      	sub	sp, #20
 800e9d4:	af00      	add	r7, sp, #0
 800e9d6:	60f8      	str	r0, [r7, #12]
 800e9d8:	60b9      	str	r1, [r7, #8]
 800e9da:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e9dc:	68fb      	ldr	r3, [r7, #12]
 800e9de:	3b04      	subs	r3, #4
 800e9e0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e9e2:	68fb      	ldr	r3, [r7, #12]
 800e9e4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800e9e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e9ea:	68fb      	ldr	r3, [r7, #12]
 800e9ec:	3b04      	subs	r3, #4
 800e9ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e9f0:	68bb      	ldr	r3, [r7, #8]
 800e9f2:	f023 0201 	bic.w	r2, r3, #1
 800e9f6:	68fb      	ldr	r3, [r7, #12]
 800e9f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e9fa:	68fb      	ldr	r3, [r7, #12]
 800e9fc:	3b04      	subs	r3, #4
 800e9fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ea00:	4a0c      	ldr	r2, [pc, #48]	; (800ea34 <pxPortInitialiseStack+0x64>)
 800ea02:	68fb      	ldr	r3, [r7, #12]
 800ea04:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ea06:	68fb      	ldr	r3, [r7, #12]
 800ea08:	3b14      	subs	r3, #20
 800ea0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ea0c:	687a      	ldr	r2, [r7, #4]
 800ea0e:	68fb      	ldr	r3, [r7, #12]
 800ea10:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800ea12:	68fb      	ldr	r3, [r7, #12]
 800ea14:	3b04      	subs	r3, #4
 800ea16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800ea18:	68fb      	ldr	r3, [r7, #12]
 800ea1a:	f06f 0202 	mvn.w	r2, #2
 800ea1e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ea20:	68fb      	ldr	r3, [r7, #12]
 800ea22:	3b20      	subs	r3, #32
 800ea24:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ea26:	68fb      	ldr	r3, [r7, #12]
}
 800ea28:	4618      	mov	r0, r3
 800ea2a:	3714      	adds	r7, #20
 800ea2c:	46bd      	mov	sp, r7
 800ea2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea32:	4770      	bx	lr
 800ea34:	0800ea39 	.word	0x0800ea39

0800ea38 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ea38:	b480      	push	{r7}
 800ea3a:	b085      	sub	sp, #20
 800ea3c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ea3e:	2300      	movs	r3, #0
 800ea40:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ea42:	4b12      	ldr	r3, [pc, #72]	; (800ea8c <prvTaskExitError+0x54>)
 800ea44:	681b      	ldr	r3, [r3, #0]
 800ea46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea4a:	d00a      	beq.n	800ea62 <prvTaskExitError+0x2a>
	__asm volatile
 800ea4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea50:	f383 8811 	msr	BASEPRI, r3
 800ea54:	f3bf 8f6f 	isb	sy
 800ea58:	f3bf 8f4f 	dsb	sy
 800ea5c:	60fb      	str	r3, [r7, #12]
}
 800ea5e:	bf00      	nop
 800ea60:	e7fe      	b.n	800ea60 <prvTaskExitError+0x28>
	__asm volatile
 800ea62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea66:	f383 8811 	msr	BASEPRI, r3
 800ea6a:	f3bf 8f6f 	isb	sy
 800ea6e:	f3bf 8f4f 	dsb	sy
 800ea72:	60bb      	str	r3, [r7, #8]
}
 800ea74:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ea76:	bf00      	nop
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d0fc      	beq.n	800ea78 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ea7e:	bf00      	nop
 800ea80:	bf00      	nop
 800ea82:	3714      	adds	r7, #20
 800ea84:	46bd      	mov	sp, r7
 800ea86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea8a:	4770      	bx	lr
 800ea8c:	20000634 	.word	0x20000634

0800ea90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ea90:	4b07      	ldr	r3, [pc, #28]	; (800eab0 <pxCurrentTCBConst2>)
 800ea92:	6819      	ldr	r1, [r3, #0]
 800ea94:	6808      	ldr	r0, [r1, #0]
 800ea96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea9a:	f380 8809 	msr	PSP, r0
 800ea9e:	f3bf 8f6f 	isb	sy
 800eaa2:	f04f 0000 	mov.w	r0, #0
 800eaa6:	f380 8811 	msr	BASEPRI, r0
 800eaaa:	4770      	bx	lr
 800eaac:	f3af 8000 	nop.w

0800eab0 <pxCurrentTCBConst2>:
 800eab0:	20001654 	.word	0x20001654
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800eab4:	bf00      	nop
 800eab6:	bf00      	nop

0800eab8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800eab8:	4808      	ldr	r0, [pc, #32]	; (800eadc <prvPortStartFirstTask+0x24>)
 800eaba:	6800      	ldr	r0, [r0, #0]
 800eabc:	6800      	ldr	r0, [r0, #0]
 800eabe:	f380 8808 	msr	MSP, r0
 800eac2:	f04f 0000 	mov.w	r0, #0
 800eac6:	f380 8814 	msr	CONTROL, r0
 800eaca:	b662      	cpsie	i
 800eacc:	b661      	cpsie	f
 800eace:	f3bf 8f4f 	dsb	sy
 800ead2:	f3bf 8f6f 	isb	sy
 800ead6:	df00      	svc	0
 800ead8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800eada:	bf00      	nop
 800eadc:	e000ed08 	.word	0xe000ed08

0800eae0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800eae0:	b580      	push	{r7, lr}
 800eae2:	b086      	sub	sp, #24
 800eae4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800eae6:	4b46      	ldr	r3, [pc, #280]	; (800ec00 <xPortStartScheduler+0x120>)
 800eae8:	681b      	ldr	r3, [r3, #0]
 800eaea:	4a46      	ldr	r2, [pc, #280]	; (800ec04 <xPortStartScheduler+0x124>)
 800eaec:	4293      	cmp	r3, r2
 800eaee:	d10a      	bne.n	800eb06 <xPortStartScheduler+0x26>
	__asm volatile
 800eaf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eaf4:	f383 8811 	msr	BASEPRI, r3
 800eaf8:	f3bf 8f6f 	isb	sy
 800eafc:	f3bf 8f4f 	dsb	sy
 800eb00:	613b      	str	r3, [r7, #16]
}
 800eb02:	bf00      	nop
 800eb04:	e7fe      	b.n	800eb04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800eb06:	4b3e      	ldr	r3, [pc, #248]	; (800ec00 <xPortStartScheduler+0x120>)
 800eb08:	681b      	ldr	r3, [r3, #0]
 800eb0a:	4a3f      	ldr	r2, [pc, #252]	; (800ec08 <xPortStartScheduler+0x128>)
 800eb0c:	4293      	cmp	r3, r2
 800eb0e:	d10a      	bne.n	800eb26 <xPortStartScheduler+0x46>
	__asm volatile
 800eb10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb14:	f383 8811 	msr	BASEPRI, r3
 800eb18:	f3bf 8f6f 	isb	sy
 800eb1c:	f3bf 8f4f 	dsb	sy
 800eb20:	60fb      	str	r3, [r7, #12]
}
 800eb22:	bf00      	nop
 800eb24:	e7fe      	b.n	800eb24 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800eb26:	4b39      	ldr	r3, [pc, #228]	; (800ec0c <xPortStartScheduler+0x12c>)
 800eb28:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800eb2a:	697b      	ldr	r3, [r7, #20]
 800eb2c:	781b      	ldrb	r3, [r3, #0]
 800eb2e:	b2db      	uxtb	r3, r3
 800eb30:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800eb32:	697b      	ldr	r3, [r7, #20]
 800eb34:	22ff      	movs	r2, #255	; 0xff
 800eb36:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800eb38:	697b      	ldr	r3, [r7, #20]
 800eb3a:	781b      	ldrb	r3, [r3, #0]
 800eb3c:	b2db      	uxtb	r3, r3
 800eb3e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800eb40:	78fb      	ldrb	r3, [r7, #3]
 800eb42:	b2db      	uxtb	r3, r3
 800eb44:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800eb48:	b2da      	uxtb	r2, r3
 800eb4a:	4b31      	ldr	r3, [pc, #196]	; (800ec10 <xPortStartScheduler+0x130>)
 800eb4c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800eb4e:	4b31      	ldr	r3, [pc, #196]	; (800ec14 <xPortStartScheduler+0x134>)
 800eb50:	2207      	movs	r2, #7
 800eb52:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800eb54:	e009      	b.n	800eb6a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800eb56:	4b2f      	ldr	r3, [pc, #188]	; (800ec14 <xPortStartScheduler+0x134>)
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	3b01      	subs	r3, #1
 800eb5c:	4a2d      	ldr	r2, [pc, #180]	; (800ec14 <xPortStartScheduler+0x134>)
 800eb5e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800eb60:	78fb      	ldrb	r3, [r7, #3]
 800eb62:	b2db      	uxtb	r3, r3
 800eb64:	005b      	lsls	r3, r3, #1
 800eb66:	b2db      	uxtb	r3, r3
 800eb68:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800eb6a:	78fb      	ldrb	r3, [r7, #3]
 800eb6c:	b2db      	uxtb	r3, r3
 800eb6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800eb72:	2b80      	cmp	r3, #128	; 0x80
 800eb74:	d0ef      	beq.n	800eb56 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800eb76:	4b27      	ldr	r3, [pc, #156]	; (800ec14 <xPortStartScheduler+0x134>)
 800eb78:	681b      	ldr	r3, [r3, #0]
 800eb7a:	f1c3 0307 	rsb	r3, r3, #7
 800eb7e:	2b04      	cmp	r3, #4
 800eb80:	d00a      	beq.n	800eb98 <xPortStartScheduler+0xb8>
	__asm volatile
 800eb82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb86:	f383 8811 	msr	BASEPRI, r3
 800eb8a:	f3bf 8f6f 	isb	sy
 800eb8e:	f3bf 8f4f 	dsb	sy
 800eb92:	60bb      	str	r3, [r7, #8]
}
 800eb94:	bf00      	nop
 800eb96:	e7fe      	b.n	800eb96 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800eb98:	4b1e      	ldr	r3, [pc, #120]	; (800ec14 <xPortStartScheduler+0x134>)
 800eb9a:	681b      	ldr	r3, [r3, #0]
 800eb9c:	021b      	lsls	r3, r3, #8
 800eb9e:	4a1d      	ldr	r2, [pc, #116]	; (800ec14 <xPortStartScheduler+0x134>)
 800eba0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800eba2:	4b1c      	ldr	r3, [pc, #112]	; (800ec14 <xPortStartScheduler+0x134>)
 800eba4:	681b      	ldr	r3, [r3, #0]
 800eba6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ebaa:	4a1a      	ldr	r2, [pc, #104]	; (800ec14 <xPortStartScheduler+0x134>)
 800ebac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	b2da      	uxtb	r2, r3
 800ebb2:	697b      	ldr	r3, [r7, #20]
 800ebb4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ebb6:	4b18      	ldr	r3, [pc, #96]	; (800ec18 <xPortStartScheduler+0x138>)
 800ebb8:	681b      	ldr	r3, [r3, #0]
 800ebba:	4a17      	ldr	r2, [pc, #92]	; (800ec18 <xPortStartScheduler+0x138>)
 800ebbc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ebc0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ebc2:	4b15      	ldr	r3, [pc, #84]	; (800ec18 <xPortStartScheduler+0x138>)
 800ebc4:	681b      	ldr	r3, [r3, #0]
 800ebc6:	4a14      	ldr	r2, [pc, #80]	; (800ec18 <xPortStartScheduler+0x138>)
 800ebc8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ebcc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ebce:	f000 f8dd 	bl	800ed8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ebd2:	4b12      	ldr	r3, [pc, #72]	; (800ec1c <xPortStartScheduler+0x13c>)
 800ebd4:	2200      	movs	r2, #0
 800ebd6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ebd8:	f000 f8fc 	bl	800edd4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ebdc:	4b10      	ldr	r3, [pc, #64]	; (800ec20 <xPortStartScheduler+0x140>)
 800ebde:	681b      	ldr	r3, [r3, #0]
 800ebe0:	4a0f      	ldr	r2, [pc, #60]	; (800ec20 <xPortStartScheduler+0x140>)
 800ebe2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800ebe6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ebe8:	f7ff ff66 	bl	800eab8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ebec:	f7ff f856 	bl	800dc9c <vTaskSwitchContext>
	prvTaskExitError();
 800ebf0:	f7ff ff22 	bl	800ea38 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ebf4:	2300      	movs	r3, #0
}
 800ebf6:	4618      	mov	r0, r3
 800ebf8:	3718      	adds	r7, #24
 800ebfa:	46bd      	mov	sp, r7
 800ebfc:	bd80      	pop	{r7, pc}
 800ebfe:	bf00      	nop
 800ec00:	e000ed00 	.word	0xe000ed00
 800ec04:	410fc271 	.word	0x410fc271
 800ec08:	410fc270 	.word	0x410fc270
 800ec0c:	e000e400 	.word	0xe000e400
 800ec10:	20001c80 	.word	0x20001c80
 800ec14:	20001c84 	.word	0x20001c84
 800ec18:	e000ed20 	.word	0xe000ed20
 800ec1c:	20000634 	.word	0x20000634
 800ec20:	e000ef34 	.word	0xe000ef34

0800ec24 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ec24:	b480      	push	{r7}
 800ec26:	b083      	sub	sp, #12
 800ec28:	af00      	add	r7, sp, #0
	__asm volatile
 800ec2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec2e:	f383 8811 	msr	BASEPRI, r3
 800ec32:	f3bf 8f6f 	isb	sy
 800ec36:	f3bf 8f4f 	dsb	sy
 800ec3a:	607b      	str	r3, [r7, #4]
}
 800ec3c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ec3e:	4b0f      	ldr	r3, [pc, #60]	; (800ec7c <vPortEnterCritical+0x58>)
 800ec40:	681b      	ldr	r3, [r3, #0]
 800ec42:	3301      	adds	r3, #1
 800ec44:	4a0d      	ldr	r2, [pc, #52]	; (800ec7c <vPortEnterCritical+0x58>)
 800ec46:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ec48:	4b0c      	ldr	r3, [pc, #48]	; (800ec7c <vPortEnterCritical+0x58>)
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	2b01      	cmp	r3, #1
 800ec4e:	d10f      	bne.n	800ec70 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ec50:	4b0b      	ldr	r3, [pc, #44]	; (800ec80 <vPortEnterCritical+0x5c>)
 800ec52:	681b      	ldr	r3, [r3, #0]
 800ec54:	b2db      	uxtb	r3, r3
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d00a      	beq.n	800ec70 <vPortEnterCritical+0x4c>
	__asm volatile
 800ec5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec5e:	f383 8811 	msr	BASEPRI, r3
 800ec62:	f3bf 8f6f 	isb	sy
 800ec66:	f3bf 8f4f 	dsb	sy
 800ec6a:	603b      	str	r3, [r7, #0]
}
 800ec6c:	bf00      	nop
 800ec6e:	e7fe      	b.n	800ec6e <vPortEnterCritical+0x4a>
	}
}
 800ec70:	bf00      	nop
 800ec72:	370c      	adds	r7, #12
 800ec74:	46bd      	mov	sp, r7
 800ec76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec7a:	4770      	bx	lr
 800ec7c:	20000634 	.word	0x20000634
 800ec80:	e000ed04 	.word	0xe000ed04

0800ec84 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ec84:	b480      	push	{r7}
 800ec86:	b083      	sub	sp, #12
 800ec88:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ec8a:	4b12      	ldr	r3, [pc, #72]	; (800ecd4 <vPortExitCritical+0x50>)
 800ec8c:	681b      	ldr	r3, [r3, #0]
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d10a      	bne.n	800eca8 <vPortExitCritical+0x24>
	__asm volatile
 800ec92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec96:	f383 8811 	msr	BASEPRI, r3
 800ec9a:	f3bf 8f6f 	isb	sy
 800ec9e:	f3bf 8f4f 	dsb	sy
 800eca2:	607b      	str	r3, [r7, #4]
}
 800eca4:	bf00      	nop
 800eca6:	e7fe      	b.n	800eca6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800eca8:	4b0a      	ldr	r3, [pc, #40]	; (800ecd4 <vPortExitCritical+0x50>)
 800ecaa:	681b      	ldr	r3, [r3, #0]
 800ecac:	3b01      	subs	r3, #1
 800ecae:	4a09      	ldr	r2, [pc, #36]	; (800ecd4 <vPortExitCritical+0x50>)
 800ecb0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ecb2:	4b08      	ldr	r3, [pc, #32]	; (800ecd4 <vPortExitCritical+0x50>)
 800ecb4:	681b      	ldr	r3, [r3, #0]
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d105      	bne.n	800ecc6 <vPortExitCritical+0x42>
 800ecba:	2300      	movs	r3, #0
 800ecbc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ecbe:	683b      	ldr	r3, [r7, #0]
 800ecc0:	f383 8811 	msr	BASEPRI, r3
}
 800ecc4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ecc6:	bf00      	nop
 800ecc8:	370c      	adds	r7, #12
 800ecca:	46bd      	mov	sp, r7
 800eccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecd0:	4770      	bx	lr
 800ecd2:	bf00      	nop
 800ecd4:	20000634 	.word	0x20000634
	...

0800ece0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ece0:	f3ef 8009 	mrs	r0, PSP
 800ece4:	f3bf 8f6f 	isb	sy
 800ece8:	4b15      	ldr	r3, [pc, #84]	; (800ed40 <pxCurrentTCBConst>)
 800ecea:	681a      	ldr	r2, [r3, #0]
 800ecec:	f01e 0f10 	tst.w	lr, #16
 800ecf0:	bf08      	it	eq
 800ecf2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ecf6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecfa:	6010      	str	r0, [r2, #0]
 800ecfc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ed00:	f04f 0050 	mov.w	r0, #80	; 0x50
 800ed04:	f380 8811 	msr	BASEPRI, r0
 800ed08:	f3bf 8f4f 	dsb	sy
 800ed0c:	f3bf 8f6f 	isb	sy
 800ed10:	f7fe ffc4 	bl	800dc9c <vTaskSwitchContext>
 800ed14:	f04f 0000 	mov.w	r0, #0
 800ed18:	f380 8811 	msr	BASEPRI, r0
 800ed1c:	bc09      	pop	{r0, r3}
 800ed1e:	6819      	ldr	r1, [r3, #0]
 800ed20:	6808      	ldr	r0, [r1, #0]
 800ed22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed26:	f01e 0f10 	tst.w	lr, #16
 800ed2a:	bf08      	it	eq
 800ed2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ed30:	f380 8809 	msr	PSP, r0
 800ed34:	f3bf 8f6f 	isb	sy
 800ed38:	4770      	bx	lr
 800ed3a:	bf00      	nop
 800ed3c:	f3af 8000 	nop.w

0800ed40 <pxCurrentTCBConst>:
 800ed40:	20001654 	.word	0x20001654
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ed44:	bf00      	nop
 800ed46:	bf00      	nop

0800ed48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ed48:	b580      	push	{r7, lr}
 800ed4a:	b082      	sub	sp, #8
 800ed4c:	af00      	add	r7, sp, #0
	__asm volatile
 800ed4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed52:	f383 8811 	msr	BASEPRI, r3
 800ed56:	f3bf 8f6f 	isb	sy
 800ed5a:	f3bf 8f4f 	dsb	sy
 800ed5e:	607b      	str	r3, [r7, #4]
}
 800ed60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ed62:	f7fe fee1 	bl	800db28 <xTaskIncrementTick>
 800ed66:	4603      	mov	r3, r0
 800ed68:	2b00      	cmp	r3, #0
 800ed6a:	d003      	beq.n	800ed74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ed6c:	4b06      	ldr	r3, [pc, #24]	; (800ed88 <xPortSysTickHandler+0x40>)
 800ed6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ed72:	601a      	str	r2, [r3, #0]
 800ed74:	2300      	movs	r3, #0
 800ed76:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ed78:	683b      	ldr	r3, [r7, #0]
 800ed7a:	f383 8811 	msr	BASEPRI, r3
}
 800ed7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ed80:	bf00      	nop
 800ed82:	3708      	adds	r7, #8
 800ed84:	46bd      	mov	sp, r7
 800ed86:	bd80      	pop	{r7, pc}
 800ed88:	e000ed04 	.word	0xe000ed04

0800ed8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ed8c:	b480      	push	{r7}
 800ed8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ed90:	4b0b      	ldr	r3, [pc, #44]	; (800edc0 <vPortSetupTimerInterrupt+0x34>)
 800ed92:	2200      	movs	r2, #0
 800ed94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ed96:	4b0b      	ldr	r3, [pc, #44]	; (800edc4 <vPortSetupTimerInterrupt+0x38>)
 800ed98:	2200      	movs	r2, #0
 800ed9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ed9c:	4b0a      	ldr	r3, [pc, #40]	; (800edc8 <vPortSetupTimerInterrupt+0x3c>)
 800ed9e:	681b      	ldr	r3, [r3, #0]
 800eda0:	4a0a      	ldr	r2, [pc, #40]	; (800edcc <vPortSetupTimerInterrupt+0x40>)
 800eda2:	fba2 2303 	umull	r2, r3, r2, r3
 800eda6:	099b      	lsrs	r3, r3, #6
 800eda8:	4a09      	ldr	r2, [pc, #36]	; (800edd0 <vPortSetupTimerInterrupt+0x44>)
 800edaa:	3b01      	subs	r3, #1
 800edac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800edae:	4b04      	ldr	r3, [pc, #16]	; (800edc0 <vPortSetupTimerInterrupt+0x34>)
 800edb0:	2207      	movs	r2, #7
 800edb2:	601a      	str	r2, [r3, #0]
}
 800edb4:	bf00      	nop
 800edb6:	46bd      	mov	sp, r7
 800edb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edbc:	4770      	bx	lr
 800edbe:	bf00      	nop
 800edc0:	e000e010 	.word	0xe000e010
 800edc4:	e000e018 	.word	0xe000e018
 800edc8:	2000059c 	.word	0x2000059c
 800edcc:	10624dd3 	.word	0x10624dd3
 800edd0:	e000e014 	.word	0xe000e014

0800edd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800edd4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800ede4 <vPortEnableVFP+0x10>
 800edd8:	6801      	ldr	r1, [r0, #0]
 800edda:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800edde:	6001      	str	r1, [r0, #0]
 800ede0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ede2:	bf00      	nop
 800ede4:	e000ed88 	.word	0xe000ed88

0800ede8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ede8:	b480      	push	{r7}
 800edea:	b085      	sub	sp, #20
 800edec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800edee:	f3ef 8305 	mrs	r3, IPSR
 800edf2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800edf4:	68fb      	ldr	r3, [r7, #12]
 800edf6:	2b0f      	cmp	r3, #15
 800edf8:	d914      	bls.n	800ee24 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800edfa:	4a17      	ldr	r2, [pc, #92]	; (800ee58 <vPortValidateInterruptPriority+0x70>)
 800edfc:	68fb      	ldr	r3, [r7, #12]
 800edfe:	4413      	add	r3, r2
 800ee00:	781b      	ldrb	r3, [r3, #0]
 800ee02:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ee04:	4b15      	ldr	r3, [pc, #84]	; (800ee5c <vPortValidateInterruptPriority+0x74>)
 800ee06:	781b      	ldrb	r3, [r3, #0]
 800ee08:	7afa      	ldrb	r2, [r7, #11]
 800ee0a:	429a      	cmp	r2, r3
 800ee0c:	d20a      	bcs.n	800ee24 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800ee0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee12:	f383 8811 	msr	BASEPRI, r3
 800ee16:	f3bf 8f6f 	isb	sy
 800ee1a:	f3bf 8f4f 	dsb	sy
 800ee1e:	607b      	str	r3, [r7, #4]
}
 800ee20:	bf00      	nop
 800ee22:	e7fe      	b.n	800ee22 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ee24:	4b0e      	ldr	r3, [pc, #56]	; (800ee60 <vPortValidateInterruptPriority+0x78>)
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ee2c:	4b0d      	ldr	r3, [pc, #52]	; (800ee64 <vPortValidateInterruptPriority+0x7c>)
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	429a      	cmp	r2, r3
 800ee32:	d90a      	bls.n	800ee4a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800ee34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee38:	f383 8811 	msr	BASEPRI, r3
 800ee3c:	f3bf 8f6f 	isb	sy
 800ee40:	f3bf 8f4f 	dsb	sy
 800ee44:	603b      	str	r3, [r7, #0]
}
 800ee46:	bf00      	nop
 800ee48:	e7fe      	b.n	800ee48 <vPortValidateInterruptPriority+0x60>
	}
 800ee4a:	bf00      	nop
 800ee4c:	3714      	adds	r7, #20
 800ee4e:	46bd      	mov	sp, r7
 800ee50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee54:	4770      	bx	lr
 800ee56:	bf00      	nop
 800ee58:	e000e3f0 	.word	0xe000e3f0
 800ee5c:	20001c80 	.word	0x20001c80
 800ee60:	e000ed0c 	.word	0xe000ed0c
 800ee64:	20001c84 	.word	0x20001c84

0800ee68 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ee68:	b580      	push	{r7, lr}
 800ee6a:	b08a      	sub	sp, #40	; 0x28
 800ee6c:	af00      	add	r7, sp, #0
 800ee6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ee70:	2300      	movs	r3, #0
 800ee72:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ee74:	f7fe fd9c 	bl	800d9b0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ee78:	4b5b      	ldr	r3, [pc, #364]	; (800efe8 <pvPortMalloc+0x180>)
 800ee7a:	681b      	ldr	r3, [r3, #0]
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	d101      	bne.n	800ee84 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ee80:	f000 f920 	bl	800f0c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ee84:	4b59      	ldr	r3, [pc, #356]	; (800efec <pvPortMalloc+0x184>)
 800ee86:	681a      	ldr	r2, [r3, #0]
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	4013      	ands	r3, r2
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	f040 8093 	bne.w	800efb8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d01d      	beq.n	800eed4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800ee98:	2208      	movs	r2, #8
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	4413      	add	r3, r2
 800ee9e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	f003 0307 	and.w	r3, r3, #7
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	d014      	beq.n	800eed4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	f023 0307 	bic.w	r3, r3, #7
 800eeb0:	3308      	adds	r3, #8
 800eeb2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	f003 0307 	and.w	r3, r3, #7
 800eeba:	2b00      	cmp	r3, #0
 800eebc:	d00a      	beq.n	800eed4 <pvPortMalloc+0x6c>
	__asm volatile
 800eebe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eec2:	f383 8811 	msr	BASEPRI, r3
 800eec6:	f3bf 8f6f 	isb	sy
 800eeca:	f3bf 8f4f 	dsb	sy
 800eece:	617b      	str	r3, [r7, #20]
}
 800eed0:	bf00      	nop
 800eed2:	e7fe      	b.n	800eed2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	d06e      	beq.n	800efb8 <pvPortMalloc+0x150>
 800eeda:	4b45      	ldr	r3, [pc, #276]	; (800eff0 <pvPortMalloc+0x188>)
 800eedc:	681b      	ldr	r3, [r3, #0]
 800eede:	687a      	ldr	r2, [r7, #4]
 800eee0:	429a      	cmp	r2, r3
 800eee2:	d869      	bhi.n	800efb8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800eee4:	4b43      	ldr	r3, [pc, #268]	; (800eff4 <pvPortMalloc+0x18c>)
 800eee6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800eee8:	4b42      	ldr	r3, [pc, #264]	; (800eff4 <pvPortMalloc+0x18c>)
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800eeee:	e004      	b.n	800eefa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800eef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eef2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800eef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800eefa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eefc:	685b      	ldr	r3, [r3, #4]
 800eefe:	687a      	ldr	r2, [r7, #4]
 800ef00:	429a      	cmp	r2, r3
 800ef02:	d903      	bls.n	800ef0c <pvPortMalloc+0xa4>
 800ef04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef06:	681b      	ldr	r3, [r3, #0]
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	d1f1      	bne.n	800eef0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ef0c:	4b36      	ldr	r3, [pc, #216]	; (800efe8 <pvPortMalloc+0x180>)
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ef12:	429a      	cmp	r2, r3
 800ef14:	d050      	beq.n	800efb8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ef16:	6a3b      	ldr	r3, [r7, #32]
 800ef18:	681b      	ldr	r3, [r3, #0]
 800ef1a:	2208      	movs	r2, #8
 800ef1c:	4413      	add	r3, r2
 800ef1e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ef20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef22:	681a      	ldr	r2, [r3, #0]
 800ef24:	6a3b      	ldr	r3, [r7, #32]
 800ef26:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ef28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef2a:	685a      	ldr	r2, [r3, #4]
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	1ad2      	subs	r2, r2, r3
 800ef30:	2308      	movs	r3, #8
 800ef32:	005b      	lsls	r3, r3, #1
 800ef34:	429a      	cmp	r2, r3
 800ef36:	d91f      	bls.n	800ef78 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ef38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	4413      	add	r3, r2
 800ef3e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ef40:	69bb      	ldr	r3, [r7, #24]
 800ef42:	f003 0307 	and.w	r3, r3, #7
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d00a      	beq.n	800ef60 <pvPortMalloc+0xf8>
	__asm volatile
 800ef4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef4e:	f383 8811 	msr	BASEPRI, r3
 800ef52:	f3bf 8f6f 	isb	sy
 800ef56:	f3bf 8f4f 	dsb	sy
 800ef5a:	613b      	str	r3, [r7, #16]
}
 800ef5c:	bf00      	nop
 800ef5e:	e7fe      	b.n	800ef5e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ef60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef62:	685a      	ldr	r2, [r3, #4]
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	1ad2      	subs	r2, r2, r3
 800ef68:	69bb      	ldr	r3, [r7, #24]
 800ef6a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ef6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef6e:	687a      	ldr	r2, [r7, #4]
 800ef70:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ef72:	69b8      	ldr	r0, [r7, #24]
 800ef74:	f000 f908 	bl	800f188 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ef78:	4b1d      	ldr	r3, [pc, #116]	; (800eff0 <pvPortMalloc+0x188>)
 800ef7a:	681a      	ldr	r2, [r3, #0]
 800ef7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef7e:	685b      	ldr	r3, [r3, #4]
 800ef80:	1ad3      	subs	r3, r2, r3
 800ef82:	4a1b      	ldr	r2, [pc, #108]	; (800eff0 <pvPortMalloc+0x188>)
 800ef84:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ef86:	4b1a      	ldr	r3, [pc, #104]	; (800eff0 <pvPortMalloc+0x188>)
 800ef88:	681a      	ldr	r2, [r3, #0]
 800ef8a:	4b1b      	ldr	r3, [pc, #108]	; (800eff8 <pvPortMalloc+0x190>)
 800ef8c:	681b      	ldr	r3, [r3, #0]
 800ef8e:	429a      	cmp	r2, r3
 800ef90:	d203      	bcs.n	800ef9a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ef92:	4b17      	ldr	r3, [pc, #92]	; (800eff0 <pvPortMalloc+0x188>)
 800ef94:	681b      	ldr	r3, [r3, #0]
 800ef96:	4a18      	ldr	r2, [pc, #96]	; (800eff8 <pvPortMalloc+0x190>)
 800ef98:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ef9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef9c:	685a      	ldr	r2, [r3, #4]
 800ef9e:	4b13      	ldr	r3, [pc, #76]	; (800efec <pvPortMalloc+0x184>)
 800efa0:	681b      	ldr	r3, [r3, #0]
 800efa2:	431a      	orrs	r2, r3
 800efa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efa6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800efa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800efaa:	2200      	movs	r2, #0
 800efac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800efae:	4b13      	ldr	r3, [pc, #76]	; (800effc <pvPortMalloc+0x194>)
 800efb0:	681b      	ldr	r3, [r3, #0]
 800efb2:	3301      	adds	r3, #1
 800efb4:	4a11      	ldr	r2, [pc, #68]	; (800effc <pvPortMalloc+0x194>)
 800efb6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800efb8:	f7fe fd08 	bl	800d9cc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800efbc:	69fb      	ldr	r3, [r7, #28]
 800efbe:	f003 0307 	and.w	r3, r3, #7
 800efc2:	2b00      	cmp	r3, #0
 800efc4:	d00a      	beq.n	800efdc <pvPortMalloc+0x174>
	__asm volatile
 800efc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800efca:	f383 8811 	msr	BASEPRI, r3
 800efce:	f3bf 8f6f 	isb	sy
 800efd2:	f3bf 8f4f 	dsb	sy
 800efd6:	60fb      	str	r3, [r7, #12]
}
 800efd8:	bf00      	nop
 800efda:	e7fe      	b.n	800efda <pvPortMalloc+0x172>
	return pvReturn;
 800efdc:	69fb      	ldr	r3, [r7, #28]
}
 800efde:	4618      	mov	r0, r3
 800efe0:	3728      	adds	r7, #40	; 0x28
 800efe2:	46bd      	mov	sp, r7
 800efe4:	bd80      	pop	{r7, pc}
 800efe6:	bf00      	nop
 800efe8:	20006ab0 	.word	0x20006ab0
 800efec:	20006ac4 	.word	0x20006ac4
 800eff0:	20006ab4 	.word	0x20006ab4
 800eff4:	20006aa8 	.word	0x20006aa8
 800eff8:	20006ab8 	.word	0x20006ab8
 800effc:	20006abc 	.word	0x20006abc

0800f000 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f000:	b580      	push	{r7, lr}
 800f002:	b086      	sub	sp, #24
 800f004:	af00      	add	r7, sp, #0
 800f006:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	2b00      	cmp	r3, #0
 800f010:	d04d      	beq.n	800f0ae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f012:	2308      	movs	r3, #8
 800f014:	425b      	negs	r3, r3
 800f016:	697a      	ldr	r2, [r7, #20]
 800f018:	4413      	add	r3, r2
 800f01a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f01c:	697b      	ldr	r3, [r7, #20]
 800f01e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f020:	693b      	ldr	r3, [r7, #16]
 800f022:	685a      	ldr	r2, [r3, #4]
 800f024:	4b24      	ldr	r3, [pc, #144]	; (800f0b8 <vPortFree+0xb8>)
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	4013      	ands	r3, r2
 800f02a:	2b00      	cmp	r3, #0
 800f02c:	d10a      	bne.n	800f044 <vPortFree+0x44>
	__asm volatile
 800f02e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f032:	f383 8811 	msr	BASEPRI, r3
 800f036:	f3bf 8f6f 	isb	sy
 800f03a:	f3bf 8f4f 	dsb	sy
 800f03e:	60fb      	str	r3, [r7, #12]
}
 800f040:	bf00      	nop
 800f042:	e7fe      	b.n	800f042 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f044:	693b      	ldr	r3, [r7, #16]
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	2b00      	cmp	r3, #0
 800f04a:	d00a      	beq.n	800f062 <vPortFree+0x62>
	__asm volatile
 800f04c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f050:	f383 8811 	msr	BASEPRI, r3
 800f054:	f3bf 8f6f 	isb	sy
 800f058:	f3bf 8f4f 	dsb	sy
 800f05c:	60bb      	str	r3, [r7, #8]
}
 800f05e:	bf00      	nop
 800f060:	e7fe      	b.n	800f060 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f062:	693b      	ldr	r3, [r7, #16]
 800f064:	685a      	ldr	r2, [r3, #4]
 800f066:	4b14      	ldr	r3, [pc, #80]	; (800f0b8 <vPortFree+0xb8>)
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	4013      	ands	r3, r2
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	d01e      	beq.n	800f0ae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f070:	693b      	ldr	r3, [r7, #16]
 800f072:	681b      	ldr	r3, [r3, #0]
 800f074:	2b00      	cmp	r3, #0
 800f076:	d11a      	bne.n	800f0ae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f078:	693b      	ldr	r3, [r7, #16]
 800f07a:	685a      	ldr	r2, [r3, #4]
 800f07c:	4b0e      	ldr	r3, [pc, #56]	; (800f0b8 <vPortFree+0xb8>)
 800f07e:	681b      	ldr	r3, [r3, #0]
 800f080:	43db      	mvns	r3, r3
 800f082:	401a      	ands	r2, r3
 800f084:	693b      	ldr	r3, [r7, #16]
 800f086:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f088:	f7fe fc92 	bl	800d9b0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f08c:	693b      	ldr	r3, [r7, #16]
 800f08e:	685a      	ldr	r2, [r3, #4]
 800f090:	4b0a      	ldr	r3, [pc, #40]	; (800f0bc <vPortFree+0xbc>)
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	4413      	add	r3, r2
 800f096:	4a09      	ldr	r2, [pc, #36]	; (800f0bc <vPortFree+0xbc>)
 800f098:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f09a:	6938      	ldr	r0, [r7, #16]
 800f09c:	f000 f874 	bl	800f188 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800f0a0:	4b07      	ldr	r3, [pc, #28]	; (800f0c0 <vPortFree+0xc0>)
 800f0a2:	681b      	ldr	r3, [r3, #0]
 800f0a4:	3301      	adds	r3, #1
 800f0a6:	4a06      	ldr	r2, [pc, #24]	; (800f0c0 <vPortFree+0xc0>)
 800f0a8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800f0aa:	f7fe fc8f 	bl	800d9cc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f0ae:	bf00      	nop
 800f0b0:	3718      	adds	r7, #24
 800f0b2:	46bd      	mov	sp, r7
 800f0b4:	bd80      	pop	{r7, pc}
 800f0b6:	bf00      	nop
 800f0b8:	20006ac4 	.word	0x20006ac4
 800f0bc:	20006ab4 	.word	0x20006ab4
 800f0c0:	20006ac0 	.word	0x20006ac0

0800f0c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f0c4:	b480      	push	{r7}
 800f0c6:	b085      	sub	sp, #20
 800f0c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f0ca:	f644 6320 	movw	r3, #20000	; 0x4e20
 800f0ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f0d0:	4b27      	ldr	r3, [pc, #156]	; (800f170 <prvHeapInit+0xac>)
 800f0d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f0d4:	68fb      	ldr	r3, [r7, #12]
 800f0d6:	f003 0307 	and.w	r3, r3, #7
 800f0da:	2b00      	cmp	r3, #0
 800f0dc:	d00c      	beq.n	800f0f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f0de:	68fb      	ldr	r3, [r7, #12]
 800f0e0:	3307      	adds	r3, #7
 800f0e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f0e4:	68fb      	ldr	r3, [r7, #12]
 800f0e6:	f023 0307 	bic.w	r3, r3, #7
 800f0ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f0ec:	68ba      	ldr	r2, [r7, #8]
 800f0ee:	68fb      	ldr	r3, [r7, #12]
 800f0f0:	1ad3      	subs	r3, r2, r3
 800f0f2:	4a1f      	ldr	r2, [pc, #124]	; (800f170 <prvHeapInit+0xac>)
 800f0f4:	4413      	add	r3, r2
 800f0f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f0f8:	68fb      	ldr	r3, [r7, #12]
 800f0fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f0fc:	4a1d      	ldr	r2, [pc, #116]	; (800f174 <prvHeapInit+0xb0>)
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f102:	4b1c      	ldr	r3, [pc, #112]	; (800f174 <prvHeapInit+0xb0>)
 800f104:	2200      	movs	r2, #0
 800f106:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	68ba      	ldr	r2, [r7, #8]
 800f10c:	4413      	add	r3, r2
 800f10e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f110:	2208      	movs	r2, #8
 800f112:	68fb      	ldr	r3, [r7, #12]
 800f114:	1a9b      	subs	r3, r3, r2
 800f116:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	f023 0307 	bic.w	r3, r3, #7
 800f11e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f120:	68fb      	ldr	r3, [r7, #12]
 800f122:	4a15      	ldr	r2, [pc, #84]	; (800f178 <prvHeapInit+0xb4>)
 800f124:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f126:	4b14      	ldr	r3, [pc, #80]	; (800f178 <prvHeapInit+0xb4>)
 800f128:	681b      	ldr	r3, [r3, #0]
 800f12a:	2200      	movs	r2, #0
 800f12c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f12e:	4b12      	ldr	r3, [pc, #72]	; (800f178 <prvHeapInit+0xb4>)
 800f130:	681b      	ldr	r3, [r3, #0]
 800f132:	2200      	movs	r2, #0
 800f134:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f13a:	683b      	ldr	r3, [r7, #0]
 800f13c:	68fa      	ldr	r2, [r7, #12]
 800f13e:	1ad2      	subs	r2, r2, r3
 800f140:	683b      	ldr	r3, [r7, #0]
 800f142:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f144:	4b0c      	ldr	r3, [pc, #48]	; (800f178 <prvHeapInit+0xb4>)
 800f146:	681a      	ldr	r2, [r3, #0]
 800f148:	683b      	ldr	r3, [r7, #0]
 800f14a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f14c:	683b      	ldr	r3, [r7, #0]
 800f14e:	685b      	ldr	r3, [r3, #4]
 800f150:	4a0a      	ldr	r2, [pc, #40]	; (800f17c <prvHeapInit+0xb8>)
 800f152:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f154:	683b      	ldr	r3, [r7, #0]
 800f156:	685b      	ldr	r3, [r3, #4]
 800f158:	4a09      	ldr	r2, [pc, #36]	; (800f180 <prvHeapInit+0xbc>)
 800f15a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f15c:	4b09      	ldr	r3, [pc, #36]	; (800f184 <prvHeapInit+0xc0>)
 800f15e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800f162:	601a      	str	r2, [r3, #0]
}
 800f164:	bf00      	nop
 800f166:	3714      	adds	r7, #20
 800f168:	46bd      	mov	sp, r7
 800f16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f16e:	4770      	bx	lr
 800f170:	20001c88 	.word	0x20001c88
 800f174:	20006aa8 	.word	0x20006aa8
 800f178:	20006ab0 	.word	0x20006ab0
 800f17c:	20006ab8 	.word	0x20006ab8
 800f180:	20006ab4 	.word	0x20006ab4
 800f184:	20006ac4 	.word	0x20006ac4

0800f188 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f188:	b480      	push	{r7}
 800f18a:	b085      	sub	sp, #20
 800f18c:	af00      	add	r7, sp, #0
 800f18e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f190:	4b28      	ldr	r3, [pc, #160]	; (800f234 <prvInsertBlockIntoFreeList+0xac>)
 800f192:	60fb      	str	r3, [r7, #12]
 800f194:	e002      	b.n	800f19c <prvInsertBlockIntoFreeList+0x14>
 800f196:	68fb      	ldr	r3, [r7, #12]
 800f198:	681b      	ldr	r3, [r3, #0]
 800f19a:	60fb      	str	r3, [r7, #12]
 800f19c:	68fb      	ldr	r3, [r7, #12]
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	687a      	ldr	r2, [r7, #4]
 800f1a2:	429a      	cmp	r2, r3
 800f1a4:	d8f7      	bhi.n	800f196 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f1a6:	68fb      	ldr	r3, [r7, #12]
 800f1a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f1aa:	68fb      	ldr	r3, [r7, #12]
 800f1ac:	685b      	ldr	r3, [r3, #4]
 800f1ae:	68ba      	ldr	r2, [r7, #8]
 800f1b0:	4413      	add	r3, r2
 800f1b2:	687a      	ldr	r2, [r7, #4]
 800f1b4:	429a      	cmp	r2, r3
 800f1b6:	d108      	bne.n	800f1ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	685a      	ldr	r2, [r3, #4]
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	685b      	ldr	r3, [r3, #4]
 800f1c0:	441a      	add	r2, r3
 800f1c2:	68fb      	ldr	r3, [r7, #12]
 800f1c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f1c6:	68fb      	ldr	r3, [r7, #12]
 800f1c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f1ce:	687b      	ldr	r3, [r7, #4]
 800f1d0:	685b      	ldr	r3, [r3, #4]
 800f1d2:	68ba      	ldr	r2, [r7, #8]
 800f1d4:	441a      	add	r2, r3
 800f1d6:	68fb      	ldr	r3, [r7, #12]
 800f1d8:	681b      	ldr	r3, [r3, #0]
 800f1da:	429a      	cmp	r2, r3
 800f1dc:	d118      	bne.n	800f210 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f1de:	68fb      	ldr	r3, [r7, #12]
 800f1e0:	681a      	ldr	r2, [r3, #0]
 800f1e2:	4b15      	ldr	r3, [pc, #84]	; (800f238 <prvInsertBlockIntoFreeList+0xb0>)
 800f1e4:	681b      	ldr	r3, [r3, #0]
 800f1e6:	429a      	cmp	r2, r3
 800f1e8:	d00d      	beq.n	800f206 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	685a      	ldr	r2, [r3, #4]
 800f1ee:	68fb      	ldr	r3, [r7, #12]
 800f1f0:	681b      	ldr	r3, [r3, #0]
 800f1f2:	685b      	ldr	r3, [r3, #4]
 800f1f4:	441a      	add	r2, r3
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	681b      	ldr	r3, [r3, #0]
 800f1fe:	681a      	ldr	r2, [r3, #0]
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	601a      	str	r2, [r3, #0]
 800f204:	e008      	b.n	800f218 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f206:	4b0c      	ldr	r3, [pc, #48]	; (800f238 <prvInsertBlockIntoFreeList+0xb0>)
 800f208:	681a      	ldr	r2, [r3, #0]
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	601a      	str	r2, [r3, #0]
 800f20e:	e003      	b.n	800f218 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f210:	68fb      	ldr	r3, [r7, #12]
 800f212:	681a      	ldr	r2, [r3, #0]
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f218:	68fa      	ldr	r2, [r7, #12]
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	429a      	cmp	r2, r3
 800f21e:	d002      	beq.n	800f226 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f220:	68fb      	ldr	r3, [r7, #12]
 800f222:	687a      	ldr	r2, [r7, #4]
 800f224:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f226:	bf00      	nop
 800f228:	3714      	adds	r7, #20
 800f22a:	46bd      	mov	sp, r7
 800f22c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f230:	4770      	bx	lr
 800f232:	bf00      	nop
 800f234:	20006aa8 	.word	0x20006aa8
 800f238:	20006ab0 	.word	0x20006ab0

0800f23c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800f23c:	b580      	push	{r7, lr}
 800f23e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800f240:	2200      	movs	r2, #0
 800f242:	4912      	ldr	r1, [pc, #72]	; (800f28c <MX_USB_DEVICE_Init+0x50>)
 800f244:	4812      	ldr	r0, [pc, #72]	; (800f290 <MX_USB_DEVICE_Init+0x54>)
 800f246:	f7fb fdc1 	bl	800adcc <USBD_Init>
 800f24a:	4603      	mov	r3, r0
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d001      	beq.n	800f254 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800f250:	f7f4 f84e 	bl	80032f0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800f254:	490f      	ldr	r1, [pc, #60]	; (800f294 <MX_USB_DEVICE_Init+0x58>)
 800f256:	480e      	ldr	r0, [pc, #56]	; (800f290 <MX_USB_DEVICE_Init+0x54>)
 800f258:	f7fb fde8 	bl	800ae2c <USBD_RegisterClass>
 800f25c:	4603      	mov	r3, r0
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d001      	beq.n	800f266 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800f262:	f7f4 f845 	bl	80032f0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800f266:	490c      	ldr	r1, [pc, #48]	; (800f298 <MX_USB_DEVICE_Init+0x5c>)
 800f268:	4809      	ldr	r0, [pc, #36]	; (800f290 <MX_USB_DEVICE_Init+0x54>)
 800f26a:	f7fb fd1f 	bl	800acac <USBD_CDC_RegisterInterface>
 800f26e:	4603      	mov	r3, r0
 800f270:	2b00      	cmp	r3, #0
 800f272:	d001      	beq.n	800f278 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800f274:	f7f4 f83c 	bl	80032f0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800f278:	4805      	ldr	r0, [pc, #20]	; (800f290 <MX_USB_DEVICE_Init+0x54>)
 800f27a:	f7fb fe0d 	bl	800ae98 <USBD_Start>
 800f27e:	4603      	mov	r3, r0
 800f280:	2b00      	cmp	r3, #0
 800f282:	d001      	beq.n	800f288 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800f284:	f7f4 f834 	bl	80032f0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800f288:	bf00      	nop
 800f28a:	bd80      	pop	{r7, pc}
 800f28c:	2000064c 	.word	0x2000064c
 800f290:	20006ac8 	.word	0x20006ac8
 800f294:	200005b4 	.word	0x200005b4
 800f298:	20000638 	.word	0x20000638

0800f29c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800f29c:	b580      	push	{r7, lr}
 800f29e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800f2a0:	2200      	movs	r2, #0
 800f2a2:	4905      	ldr	r1, [pc, #20]	; (800f2b8 <CDC_Init_FS+0x1c>)
 800f2a4:	4805      	ldr	r0, [pc, #20]	; (800f2bc <CDC_Init_FS+0x20>)
 800f2a6:	f7fb fd1b 	bl	800ace0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800f2aa:	4905      	ldr	r1, [pc, #20]	; (800f2c0 <CDC_Init_FS+0x24>)
 800f2ac:	4803      	ldr	r0, [pc, #12]	; (800f2bc <CDC_Init_FS+0x20>)
 800f2ae:	f7fb fd39 	bl	800ad24 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800f2b2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800f2b4:	4618      	mov	r0, r3
 800f2b6:	bd80      	pop	{r7, pc}
 800f2b8:	200071a4 	.word	0x200071a4
 800f2bc:	20006ac8 	.word	0x20006ac8
 800f2c0:	20006da4 	.word	0x20006da4

0800f2c4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800f2c4:	b480      	push	{r7}
 800f2c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800f2c8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800f2ca:	4618      	mov	r0, r3
 800f2cc:	46bd      	mov	sp, r7
 800f2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2d2:	4770      	bx	lr

0800f2d4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800f2d4:	b480      	push	{r7}
 800f2d6:	b083      	sub	sp, #12
 800f2d8:	af00      	add	r7, sp, #0
 800f2da:	4603      	mov	r3, r0
 800f2dc:	6039      	str	r1, [r7, #0]
 800f2de:	71fb      	strb	r3, [r7, #7]
 800f2e0:	4613      	mov	r3, r2
 800f2e2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800f2e4:	79fb      	ldrb	r3, [r7, #7]
 800f2e6:	2b23      	cmp	r3, #35	; 0x23
 800f2e8:	d84a      	bhi.n	800f380 <CDC_Control_FS+0xac>
 800f2ea:	a201      	add	r2, pc, #4	; (adr r2, 800f2f0 <CDC_Control_FS+0x1c>)
 800f2ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2f0:	0800f381 	.word	0x0800f381
 800f2f4:	0800f381 	.word	0x0800f381
 800f2f8:	0800f381 	.word	0x0800f381
 800f2fc:	0800f381 	.word	0x0800f381
 800f300:	0800f381 	.word	0x0800f381
 800f304:	0800f381 	.word	0x0800f381
 800f308:	0800f381 	.word	0x0800f381
 800f30c:	0800f381 	.word	0x0800f381
 800f310:	0800f381 	.word	0x0800f381
 800f314:	0800f381 	.word	0x0800f381
 800f318:	0800f381 	.word	0x0800f381
 800f31c:	0800f381 	.word	0x0800f381
 800f320:	0800f381 	.word	0x0800f381
 800f324:	0800f381 	.word	0x0800f381
 800f328:	0800f381 	.word	0x0800f381
 800f32c:	0800f381 	.word	0x0800f381
 800f330:	0800f381 	.word	0x0800f381
 800f334:	0800f381 	.word	0x0800f381
 800f338:	0800f381 	.word	0x0800f381
 800f33c:	0800f381 	.word	0x0800f381
 800f340:	0800f381 	.word	0x0800f381
 800f344:	0800f381 	.word	0x0800f381
 800f348:	0800f381 	.word	0x0800f381
 800f34c:	0800f381 	.word	0x0800f381
 800f350:	0800f381 	.word	0x0800f381
 800f354:	0800f381 	.word	0x0800f381
 800f358:	0800f381 	.word	0x0800f381
 800f35c:	0800f381 	.word	0x0800f381
 800f360:	0800f381 	.word	0x0800f381
 800f364:	0800f381 	.word	0x0800f381
 800f368:	0800f381 	.word	0x0800f381
 800f36c:	0800f381 	.word	0x0800f381
 800f370:	0800f381 	.word	0x0800f381
 800f374:	0800f381 	.word	0x0800f381
 800f378:	0800f381 	.word	0x0800f381
 800f37c:	0800f381 	.word	0x0800f381
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800f380:	bf00      	nop
  }

  return (USBD_OK);
 800f382:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800f384:	4618      	mov	r0, r3
 800f386:	370c      	adds	r7, #12
 800f388:	46bd      	mov	sp, r7
 800f38a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f38e:	4770      	bx	lr

0800f390 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800f390:	b580      	push	{r7, lr}
 800f392:	b082      	sub	sp, #8
 800f394:	af00      	add	r7, sp, #0
 800f396:	6078      	str	r0, [r7, #4]
 800f398:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800f39a:	6879      	ldr	r1, [r7, #4]
 800f39c:	4805      	ldr	r0, [pc, #20]	; (800f3b4 <CDC_Receive_FS+0x24>)
 800f39e:	f7fb fcc1 	bl	800ad24 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800f3a2:	4804      	ldr	r0, [pc, #16]	; (800f3b4 <CDC_Receive_FS+0x24>)
 800f3a4:	f7fb fcdc 	bl	800ad60 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800f3a8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800f3aa:	4618      	mov	r0, r3
 800f3ac:	3708      	adds	r7, #8
 800f3ae:	46bd      	mov	sp, r7
 800f3b0:	bd80      	pop	{r7, pc}
 800f3b2:	bf00      	nop
 800f3b4:	20006ac8 	.word	0x20006ac8

0800f3b8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800f3b8:	b480      	push	{r7}
 800f3ba:	b087      	sub	sp, #28
 800f3bc:	af00      	add	r7, sp, #0
 800f3be:	60f8      	str	r0, [r7, #12]
 800f3c0:	60b9      	str	r1, [r7, #8]
 800f3c2:	4613      	mov	r3, r2
 800f3c4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800f3c6:	2300      	movs	r3, #0
 800f3c8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800f3ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f3ce:	4618      	mov	r0, r3
 800f3d0:	371c      	adds	r7, #28
 800f3d2:	46bd      	mov	sp, r7
 800f3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3d8:	4770      	bx	lr
	...

0800f3dc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f3dc:	b480      	push	{r7}
 800f3de:	b083      	sub	sp, #12
 800f3e0:	af00      	add	r7, sp, #0
 800f3e2:	4603      	mov	r3, r0
 800f3e4:	6039      	str	r1, [r7, #0]
 800f3e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800f3e8:	683b      	ldr	r3, [r7, #0]
 800f3ea:	2212      	movs	r2, #18
 800f3ec:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800f3ee:	4b03      	ldr	r3, [pc, #12]	; (800f3fc <USBD_FS_DeviceDescriptor+0x20>)
}
 800f3f0:	4618      	mov	r0, r3
 800f3f2:	370c      	adds	r7, #12
 800f3f4:	46bd      	mov	sp, r7
 800f3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3fa:	4770      	bx	lr
 800f3fc:	20000668 	.word	0x20000668

0800f400 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f400:	b480      	push	{r7}
 800f402:	b083      	sub	sp, #12
 800f404:	af00      	add	r7, sp, #0
 800f406:	4603      	mov	r3, r0
 800f408:	6039      	str	r1, [r7, #0]
 800f40a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800f40c:	683b      	ldr	r3, [r7, #0]
 800f40e:	2204      	movs	r2, #4
 800f410:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800f412:	4b03      	ldr	r3, [pc, #12]	; (800f420 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800f414:	4618      	mov	r0, r3
 800f416:	370c      	adds	r7, #12
 800f418:	46bd      	mov	sp, r7
 800f41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f41e:	4770      	bx	lr
 800f420:	2000067c 	.word	0x2000067c

0800f424 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f424:	b580      	push	{r7, lr}
 800f426:	b082      	sub	sp, #8
 800f428:	af00      	add	r7, sp, #0
 800f42a:	4603      	mov	r3, r0
 800f42c:	6039      	str	r1, [r7, #0]
 800f42e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f430:	79fb      	ldrb	r3, [r7, #7]
 800f432:	2b00      	cmp	r3, #0
 800f434:	d105      	bne.n	800f442 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800f436:	683a      	ldr	r2, [r7, #0]
 800f438:	4907      	ldr	r1, [pc, #28]	; (800f458 <USBD_FS_ProductStrDescriptor+0x34>)
 800f43a:	4808      	ldr	r0, [pc, #32]	; (800f45c <USBD_FS_ProductStrDescriptor+0x38>)
 800f43c:	f7fc fed8 	bl	800c1f0 <USBD_GetString>
 800f440:	e004      	b.n	800f44c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800f442:	683a      	ldr	r2, [r7, #0]
 800f444:	4904      	ldr	r1, [pc, #16]	; (800f458 <USBD_FS_ProductStrDescriptor+0x34>)
 800f446:	4805      	ldr	r0, [pc, #20]	; (800f45c <USBD_FS_ProductStrDescriptor+0x38>)
 800f448:	f7fc fed2 	bl	800c1f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f44c:	4b02      	ldr	r3, [pc, #8]	; (800f458 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800f44e:	4618      	mov	r0, r3
 800f450:	3708      	adds	r7, #8
 800f452:	46bd      	mov	sp, r7
 800f454:	bd80      	pop	{r7, pc}
 800f456:	bf00      	nop
 800f458:	200075a4 	.word	0x200075a4
 800f45c:	080109d8 	.word	0x080109d8

0800f460 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f460:	b580      	push	{r7, lr}
 800f462:	b082      	sub	sp, #8
 800f464:	af00      	add	r7, sp, #0
 800f466:	4603      	mov	r3, r0
 800f468:	6039      	str	r1, [r7, #0]
 800f46a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800f46c:	683a      	ldr	r2, [r7, #0]
 800f46e:	4904      	ldr	r1, [pc, #16]	; (800f480 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800f470:	4804      	ldr	r0, [pc, #16]	; (800f484 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800f472:	f7fc febd 	bl	800c1f0 <USBD_GetString>
  return USBD_StrDesc;
 800f476:	4b02      	ldr	r3, [pc, #8]	; (800f480 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800f478:	4618      	mov	r0, r3
 800f47a:	3708      	adds	r7, #8
 800f47c:	46bd      	mov	sp, r7
 800f47e:	bd80      	pop	{r7, pc}
 800f480:	200075a4 	.word	0x200075a4
 800f484:	080109f0 	.word	0x080109f0

0800f488 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f488:	b580      	push	{r7, lr}
 800f48a:	b082      	sub	sp, #8
 800f48c:	af00      	add	r7, sp, #0
 800f48e:	4603      	mov	r3, r0
 800f490:	6039      	str	r1, [r7, #0]
 800f492:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800f494:	683b      	ldr	r3, [r7, #0]
 800f496:	221a      	movs	r2, #26
 800f498:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800f49a:	f000 f843 	bl	800f524 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800f49e:	4b02      	ldr	r3, [pc, #8]	; (800f4a8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800f4a0:	4618      	mov	r0, r3
 800f4a2:	3708      	adds	r7, #8
 800f4a4:	46bd      	mov	sp, r7
 800f4a6:	bd80      	pop	{r7, pc}
 800f4a8:	20000680 	.word	0x20000680

0800f4ac <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f4ac:	b580      	push	{r7, lr}
 800f4ae:	b082      	sub	sp, #8
 800f4b0:	af00      	add	r7, sp, #0
 800f4b2:	4603      	mov	r3, r0
 800f4b4:	6039      	str	r1, [r7, #0]
 800f4b6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800f4b8:	79fb      	ldrb	r3, [r7, #7]
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d105      	bne.n	800f4ca <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f4be:	683a      	ldr	r2, [r7, #0]
 800f4c0:	4907      	ldr	r1, [pc, #28]	; (800f4e0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800f4c2:	4808      	ldr	r0, [pc, #32]	; (800f4e4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800f4c4:	f7fc fe94 	bl	800c1f0 <USBD_GetString>
 800f4c8:	e004      	b.n	800f4d4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f4ca:	683a      	ldr	r2, [r7, #0]
 800f4cc:	4904      	ldr	r1, [pc, #16]	; (800f4e0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800f4ce:	4805      	ldr	r0, [pc, #20]	; (800f4e4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800f4d0:	f7fc fe8e 	bl	800c1f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f4d4:	4b02      	ldr	r3, [pc, #8]	; (800f4e0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800f4d6:	4618      	mov	r0, r3
 800f4d8:	3708      	adds	r7, #8
 800f4da:	46bd      	mov	sp, r7
 800f4dc:	bd80      	pop	{r7, pc}
 800f4de:	bf00      	nop
 800f4e0:	200075a4 	.word	0x200075a4
 800f4e4:	08010a04 	.word	0x08010a04

0800f4e8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f4e8:	b580      	push	{r7, lr}
 800f4ea:	b082      	sub	sp, #8
 800f4ec:	af00      	add	r7, sp, #0
 800f4ee:	4603      	mov	r3, r0
 800f4f0:	6039      	str	r1, [r7, #0]
 800f4f2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f4f4:	79fb      	ldrb	r3, [r7, #7]
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d105      	bne.n	800f506 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800f4fa:	683a      	ldr	r2, [r7, #0]
 800f4fc:	4907      	ldr	r1, [pc, #28]	; (800f51c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800f4fe:	4808      	ldr	r0, [pc, #32]	; (800f520 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800f500:	f7fc fe76 	bl	800c1f0 <USBD_GetString>
 800f504:	e004      	b.n	800f510 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800f506:	683a      	ldr	r2, [r7, #0]
 800f508:	4904      	ldr	r1, [pc, #16]	; (800f51c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800f50a:	4805      	ldr	r0, [pc, #20]	; (800f520 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800f50c:	f7fc fe70 	bl	800c1f0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800f510:	4b02      	ldr	r3, [pc, #8]	; (800f51c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800f512:	4618      	mov	r0, r3
 800f514:	3708      	adds	r7, #8
 800f516:	46bd      	mov	sp, r7
 800f518:	bd80      	pop	{r7, pc}
 800f51a:	bf00      	nop
 800f51c:	200075a4 	.word	0x200075a4
 800f520:	08010a10 	.word	0x08010a10

0800f524 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800f524:	b580      	push	{r7, lr}
 800f526:	b084      	sub	sp, #16
 800f528:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800f52a:	4b0f      	ldr	r3, [pc, #60]	; (800f568 <Get_SerialNum+0x44>)
 800f52c:	681b      	ldr	r3, [r3, #0]
 800f52e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800f530:	4b0e      	ldr	r3, [pc, #56]	; (800f56c <Get_SerialNum+0x48>)
 800f532:	681b      	ldr	r3, [r3, #0]
 800f534:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800f536:	4b0e      	ldr	r3, [pc, #56]	; (800f570 <Get_SerialNum+0x4c>)
 800f538:	681b      	ldr	r3, [r3, #0]
 800f53a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800f53c:	68fa      	ldr	r2, [r7, #12]
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	4413      	add	r3, r2
 800f542:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800f544:	68fb      	ldr	r3, [r7, #12]
 800f546:	2b00      	cmp	r3, #0
 800f548:	d009      	beq.n	800f55e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800f54a:	2208      	movs	r2, #8
 800f54c:	4909      	ldr	r1, [pc, #36]	; (800f574 <Get_SerialNum+0x50>)
 800f54e:	68f8      	ldr	r0, [r7, #12]
 800f550:	f000 f814 	bl	800f57c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800f554:	2204      	movs	r2, #4
 800f556:	4908      	ldr	r1, [pc, #32]	; (800f578 <Get_SerialNum+0x54>)
 800f558:	68b8      	ldr	r0, [r7, #8]
 800f55a:	f000 f80f 	bl	800f57c <IntToUnicode>
  }
}
 800f55e:	bf00      	nop
 800f560:	3710      	adds	r7, #16
 800f562:	46bd      	mov	sp, r7
 800f564:	bd80      	pop	{r7, pc}
 800f566:	bf00      	nop
 800f568:	1fff7a10 	.word	0x1fff7a10
 800f56c:	1fff7a14 	.word	0x1fff7a14
 800f570:	1fff7a18 	.word	0x1fff7a18
 800f574:	20000682 	.word	0x20000682
 800f578:	20000692 	.word	0x20000692

0800f57c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800f57c:	b480      	push	{r7}
 800f57e:	b087      	sub	sp, #28
 800f580:	af00      	add	r7, sp, #0
 800f582:	60f8      	str	r0, [r7, #12]
 800f584:	60b9      	str	r1, [r7, #8]
 800f586:	4613      	mov	r3, r2
 800f588:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800f58a:	2300      	movs	r3, #0
 800f58c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800f58e:	2300      	movs	r3, #0
 800f590:	75fb      	strb	r3, [r7, #23]
 800f592:	e027      	b.n	800f5e4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800f594:	68fb      	ldr	r3, [r7, #12]
 800f596:	0f1b      	lsrs	r3, r3, #28
 800f598:	2b09      	cmp	r3, #9
 800f59a:	d80b      	bhi.n	800f5b4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800f59c:	68fb      	ldr	r3, [r7, #12]
 800f59e:	0f1b      	lsrs	r3, r3, #28
 800f5a0:	b2da      	uxtb	r2, r3
 800f5a2:	7dfb      	ldrb	r3, [r7, #23]
 800f5a4:	005b      	lsls	r3, r3, #1
 800f5a6:	4619      	mov	r1, r3
 800f5a8:	68bb      	ldr	r3, [r7, #8]
 800f5aa:	440b      	add	r3, r1
 800f5ac:	3230      	adds	r2, #48	; 0x30
 800f5ae:	b2d2      	uxtb	r2, r2
 800f5b0:	701a      	strb	r2, [r3, #0]
 800f5b2:	e00a      	b.n	800f5ca <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	0f1b      	lsrs	r3, r3, #28
 800f5b8:	b2da      	uxtb	r2, r3
 800f5ba:	7dfb      	ldrb	r3, [r7, #23]
 800f5bc:	005b      	lsls	r3, r3, #1
 800f5be:	4619      	mov	r1, r3
 800f5c0:	68bb      	ldr	r3, [r7, #8]
 800f5c2:	440b      	add	r3, r1
 800f5c4:	3237      	adds	r2, #55	; 0x37
 800f5c6:	b2d2      	uxtb	r2, r2
 800f5c8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800f5ca:	68fb      	ldr	r3, [r7, #12]
 800f5cc:	011b      	lsls	r3, r3, #4
 800f5ce:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800f5d0:	7dfb      	ldrb	r3, [r7, #23]
 800f5d2:	005b      	lsls	r3, r3, #1
 800f5d4:	3301      	adds	r3, #1
 800f5d6:	68ba      	ldr	r2, [r7, #8]
 800f5d8:	4413      	add	r3, r2
 800f5da:	2200      	movs	r2, #0
 800f5dc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800f5de:	7dfb      	ldrb	r3, [r7, #23]
 800f5e0:	3301      	adds	r3, #1
 800f5e2:	75fb      	strb	r3, [r7, #23]
 800f5e4:	7dfa      	ldrb	r2, [r7, #23]
 800f5e6:	79fb      	ldrb	r3, [r7, #7]
 800f5e8:	429a      	cmp	r2, r3
 800f5ea:	d3d3      	bcc.n	800f594 <IntToUnicode+0x18>
  }
}
 800f5ec:	bf00      	nop
 800f5ee:	bf00      	nop
 800f5f0:	371c      	adds	r7, #28
 800f5f2:	46bd      	mov	sp, r7
 800f5f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5f8:	4770      	bx	lr
	...

0800f5fc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800f5fc:	b580      	push	{r7, lr}
 800f5fe:	b08a      	sub	sp, #40	; 0x28
 800f600:	af00      	add	r7, sp, #0
 800f602:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f604:	f107 0314 	add.w	r3, r7, #20
 800f608:	2200      	movs	r2, #0
 800f60a:	601a      	str	r2, [r3, #0]
 800f60c:	605a      	str	r2, [r3, #4]
 800f60e:	609a      	str	r2, [r3, #8]
 800f610:	60da      	str	r2, [r3, #12]
 800f612:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	681b      	ldr	r3, [r3, #0]
 800f618:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800f61c:	d13a      	bne.n	800f694 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f61e:	2300      	movs	r3, #0
 800f620:	613b      	str	r3, [r7, #16]
 800f622:	4b1e      	ldr	r3, [pc, #120]	; (800f69c <HAL_PCD_MspInit+0xa0>)
 800f624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f626:	4a1d      	ldr	r2, [pc, #116]	; (800f69c <HAL_PCD_MspInit+0xa0>)
 800f628:	f043 0301 	orr.w	r3, r3, #1
 800f62c:	6313      	str	r3, [r2, #48]	; 0x30
 800f62e:	4b1b      	ldr	r3, [pc, #108]	; (800f69c <HAL_PCD_MspInit+0xa0>)
 800f630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f632:	f003 0301 	and.w	r3, r3, #1
 800f636:	613b      	str	r3, [r7, #16]
 800f638:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800f63a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800f63e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f640:	2302      	movs	r3, #2
 800f642:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f644:	2300      	movs	r3, #0
 800f646:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f648:	2303      	movs	r3, #3
 800f64a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800f64c:	230a      	movs	r3, #10
 800f64e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f650:	f107 0314 	add.w	r3, r7, #20
 800f654:	4619      	mov	r1, r3
 800f656:	4812      	ldr	r0, [pc, #72]	; (800f6a0 <HAL_PCD_MspInit+0xa4>)
 800f658:	f7f4 fd40 	bl	80040dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800f65c:	4b0f      	ldr	r3, [pc, #60]	; (800f69c <HAL_PCD_MspInit+0xa0>)
 800f65e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f660:	4a0e      	ldr	r2, [pc, #56]	; (800f69c <HAL_PCD_MspInit+0xa0>)
 800f662:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f666:	6353      	str	r3, [r2, #52]	; 0x34
 800f668:	2300      	movs	r3, #0
 800f66a:	60fb      	str	r3, [r7, #12]
 800f66c:	4b0b      	ldr	r3, [pc, #44]	; (800f69c <HAL_PCD_MspInit+0xa0>)
 800f66e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f670:	4a0a      	ldr	r2, [pc, #40]	; (800f69c <HAL_PCD_MspInit+0xa0>)
 800f672:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800f676:	6453      	str	r3, [r2, #68]	; 0x44
 800f678:	4b08      	ldr	r3, [pc, #32]	; (800f69c <HAL_PCD_MspInit+0xa0>)
 800f67a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f67c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f680:	60fb      	str	r3, [r7, #12]
 800f682:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800f684:	2200      	movs	r2, #0
 800f686:	2105      	movs	r1, #5
 800f688:	2043      	movs	r0, #67	; 0x43
 800f68a:	f7f4 fcfd 	bl	8004088 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800f68e:	2043      	movs	r0, #67	; 0x43
 800f690:	f7f4 fd16 	bl	80040c0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800f694:	bf00      	nop
 800f696:	3728      	adds	r7, #40	; 0x28
 800f698:	46bd      	mov	sp, r7
 800f69a:	bd80      	pop	{r7, pc}
 800f69c:	40023800 	.word	0x40023800
 800f6a0:	40020000 	.word	0x40020000

0800f6a4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f6a4:	b580      	push	{r7, lr}
 800f6a6:	b082      	sub	sp, #8
 800f6a8:	af00      	add	r7, sp, #0
 800f6aa:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800f6b8:	4619      	mov	r1, r3
 800f6ba:	4610      	mov	r0, r2
 800f6bc:	f7fb fc39 	bl	800af32 <USBD_LL_SetupStage>
}
 800f6c0:	bf00      	nop
 800f6c2:	3708      	adds	r7, #8
 800f6c4:	46bd      	mov	sp, r7
 800f6c6:	bd80      	pop	{r7, pc}

0800f6c8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f6c8:	b580      	push	{r7, lr}
 800f6ca:	b082      	sub	sp, #8
 800f6cc:	af00      	add	r7, sp, #0
 800f6ce:	6078      	str	r0, [r7, #4]
 800f6d0:	460b      	mov	r3, r1
 800f6d2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800f6da:	78fa      	ldrb	r2, [r7, #3]
 800f6dc:	6879      	ldr	r1, [r7, #4]
 800f6de:	4613      	mov	r3, r2
 800f6e0:	00db      	lsls	r3, r3, #3
 800f6e2:	4413      	add	r3, r2
 800f6e4:	009b      	lsls	r3, r3, #2
 800f6e6:	440b      	add	r3, r1
 800f6e8:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800f6ec:	681a      	ldr	r2, [r3, #0]
 800f6ee:	78fb      	ldrb	r3, [r7, #3]
 800f6f0:	4619      	mov	r1, r3
 800f6f2:	f7fb fc73 	bl	800afdc <USBD_LL_DataOutStage>
}
 800f6f6:	bf00      	nop
 800f6f8:	3708      	adds	r7, #8
 800f6fa:	46bd      	mov	sp, r7
 800f6fc:	bd80      	pop	{r7, pc}

0800f6fe <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f6fe:	b580      	push	{r7, lr}
 800f700:	b082      	sub	sp, #8
 800f702:	af00      	add	r7, sp, #0
 800f704:	6078      	str	r0, [r7, #4]
 800f706:	460b      	mov	r3, r1
 800f708:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800f710:	78fa      	ldrb	r2, [r7, #3]
 800f712:	6879      	ldr	r1, [r7, #4]
 800f714:	4613      	mov	r3, r2
 800f716:	00db      	lsls	r3, r3, #3
 800f718:	4413      	add	r3, r2
 800f71a:	009b      	lsls	r3, r3, #2
 800f71c:	440b      	add	r3, r1
 800f71e:	334c      	adds	r3, #76	; 0x4c
 800f720:	681a      	ldr	r2, [r3, #0]
 800f722:	78fb      	ldrb	r3, [r7, #3]
 800f724:	4619      	mov	r1, r3
 800f726:	f7fb fd0c 	bl	800b142 <USBD_LL_DataInStage>
}
 800f72a:	bf00      	nop
 800f72c:	3708      	adds	r7, #8
 800f72e:	46bd      	mov	sp, r7
 800f730:	bd80      	pop	{r7, pc}

0800f732 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f732:	b580      	push	{r7, lr}
 800f734:	b082      	sub	sp, #8
 800f736:	af00      	add	r7, sp, #0
 800f738:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f740:	4618      	mov	r0, r3
 800f742:	f7fb fe40 	bl	800b3c6 <USBD_LL_SOF>
}
 800f746:	bf00      	nop
 800f748:	3708      	adds	r7, #8
 800f74a:	46bd      	mov	sp, r7
 800f74c:	bd80      	pop	{r7, pc}

0800f74e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f74e:	b580      	push	{r7, lr}
 800f750:	b084      	sub	sp, #16
 800f752:	af00      	add	r7, sp, #0
 800f754:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800f756:	2301      	movs	r3, #1
 800f758:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	68db      	ldr	r3, [r3, #12]
 800f75e:	2b02      	cmp	r3, #2
 800f760:	d001      	beq.n	800f766 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800f762:	f7f3 fdc5 	bl	80032f0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f76c:	7bfa      	ldrb	r2, [r7, #15]
 800f76e:	4611      	mov	r1, r2
 800f770:	4618      	mov	r0, r3
 800f772:	f7fb fdea 	bl	800b34a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f77c:	4618      	mov	r0, r3
 800f77e:	f7fb fd92 	bl	800b2a6 <USBD_LL_Reset>
}
 800f782:	bf00      	nop
 800f784:	3710      	adds	r7, #16
 800f786:	46bd      	mov	sp, r7
 800f788:	bd80      	pop	{r7, pc}
	...

0800f78c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f78c:	b580      	push	{r7, lr}
 800f78e:	b082      	sub	sp, #8
 800f790:	af00      	add	r7, sp, #0
 800f792:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f79a:	4618      	mov	r0, r3
 800f79c:	f7fb fde5 	bl	800b36a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	681b      	ldr	r3, [r3, #0]
 800f7a4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	687a      	ldr	r2, [r7, #4]
 800f7ac:	6812      	ldr	r2, [r2, #0]
 800f7ae:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800f7b2:	f043 0301 	orr.w	r3, r3, #1
 800f7b6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	6a1b      	ldr	r3, [r3, #32]
 800f7bc:	2b00      	cmp	r3, #0
 800f7be:	d005      	beq.n	800f7cc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f7c0:	4b04      	ldr	r3, [pc, #16]	; (800f7d4 <HAL_PCD_SuspendCallback+0x48>)
 800f7c2:	691b      	ldr	r3, [r3, #16]
 800f7c4:	4a03      	ldr	r2, [pc, #12]	; (800f7d4 <HAL_PCD_SuspendCallback+0x48>)
 800f7c6:	f043 0306 	orr.w	r3, r3, #6
 800f7ca:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800f7cc:	bf00      	nop
 800f7ce:	3708      	adds	r7, #8
 800f7d0:	46bd      	mov	sp, r7
 800f7d2:	bd80      	pop	{r7, pc}
 800f7d4:	e000ed00 	.word	0xe000ed00

0800f7d8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f7d8:	b580      	push	{r7, lr}
 800f7da:	b082      	sub	sp, #8
 800f7dc:	af00      	add	r7, sp, #0
 800f7de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f7e6:	4618      	mov	r0, r3
 800f7e8:	f7fb fdd5 	bl	800b396 <USBD_LL_Resume>
}
 800f7ec:	bf00      	nop
 800f7ee:	3708      	adds	r7, #8
 800f7f0:	46bd      	mov	sp, r7
 800f7f2:	bd80      	pop	{r7, pc}

0800f7f4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f7f4:	b580      	push	{r7, lr}
 800f7f6:	b082      	sub	sp, #8
 800f7f8:	af00      	add	r7, sp, #0
 800f7fa:	6078      	str	r0, [r7, #4]
 800f7fc:	460b      	mov	r3, r1
 800f7fe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f806:	78fa      	ldrb	r2, [r7, #3]
 800f808:	4611      	mov	r1, r2
 800f80a:	4618      	mov	r0, r3
 800f80c:	f7fb fe2d 	bl	800b46a <USBD_LL_IsoOUTIncomplete>
}
 800f810:	bf00      	nop
 800f812:	3708      	adds	r7, #8
 800f814:	46bd      	mov	sp, r7
 800f816:	bd80      	pop	{r7, pc}

0800f818 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f818:	b580      	push	{r7, lr}
 800f81a:	b082      	sub	sp, #8
 800f81c:	af00      	add	r7, sp, #0
 800f81e:	6078      	str	r0, [r7, #4]
 800f820:	460b      	mov	r3, r1
 800f822:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f82a:	78fa      	ldrb	r2, [r7, #3]
 800f82c:	4611      	mov	r1, r2
 800f82e:	4618      	mov	r0, r3
 800f830:	f7fb fde9 	bl	800b406 <USBD_LL_IsoINIncomplete>
}
 800f834:	bf00      	nop
 800f836:	3708      	adds	r7, #8
 800f838:	46bd      	mov	sp, r7
 800f83a:	bd80      	pop	{r7, pc}

0800f83c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f83c:	b580      	push	{r7, lr}
 800f83e:	b082      	sub	sp, #8
 800f840:	af00      	add	r7, sp, #0
 800f842:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f84a:	4618      	mov	r0, r3
 800f84c:	f7fb fe3f 	bl	800b4ce <USBD_LL_DevConnected>
}
 800f850:	bf00      	nop
 800f852:	3708      	adds	r7, #8
 800f854:	46bd      	mov	sp, r7
 800f856:	bd80      	pop	{r7, pc}

0800f858 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f858:	b580      	push	{r7, lr}
 800f85a:	b082      	sub	sp, #8
 800f85c:	af00      	add	r7, sp, #0
 800f85e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800f866:	4618      	mov	r0, r3
 800f868:	f7fb fe3c 	bl	800b4e4 <USBD_LL_DevDisconnected>
}
 800f86c:	bf00      	nop
 800f86e:	3708      	adds	r7, #8
 800f870:	46bd      	mov	sp, r7
 800f872:	bd80      	pop	{r7, pc}

0800f874 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800f874:	b580      	push	{r7, lr}
 800f876:	b082      	sub	sp, #8
 800f878:	af00      	add	r7, sp, #0
 800f87a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	781b      	ldrb	r3, [r3, #0]
 800f880:	2b00      	cmp	r3, #0
 800f882:	d13c      	bne.n	800f8fe <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800f884:	4a20      	ldr	r2, [pc, #128]	; (800f908 <USBD_LL_Init+0x94>)
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	4a1e      	ldr	r2, [pc, #120]	; (800f908 <USBD_LL_Init+0x94>)
 800f890:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800f894:	4b1c      	ldr	r3, [pc, #112]	; (800f908 <USBD_LL_Init+0x94>)
 800f896:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800f89a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800f89c:	4b1a      	ldr	r3, [pc, #104]	; (800f908 <USBD_LL_Init+0x94>)
 800f89e:	2204      	movs	r2, #4
 800f8a0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800f8a2:	4b19      	ldr	r3, [pc, #100]	; (800f908 <USBD_LL_Init+0x94>)
 800f8a4:	2202      	movs	r2, #2
 800f8a6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800f8a8:	4b17      	ldr	r3, [pc, #92]	; (800f908 <USBD_LL_Init+0x94>)
 800f8aa:	2200      	movs	r2, #0
 800f8ac:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800f8ae:	4b16      	ldr	r3, [pc, #88]	; (800f908 <USBD_LL_Init+0x94>)
 800f8b0:	2202      	movs	r2, #2
 800f8b2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800f8b4:	4b14      	ldr	r3, [pc, #80]	; (800f908 <USBD_LL_Init+0x94>)
 800f8b6:	2200      	movs	r2, #0
 800f8b8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800f8ba:	4b13      	ldr	r3, [pc, #76]	; (800f908 <USBD_LL_Init+0x94>)
 800f8bc:	2200      	movs	r2, #0
 800f8be:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800f8c0:	4b11      	ldr	r3, [pc, #68]	; (800f908 <USBD_LL_Init+0x94>)
 800f8c2:	2200      	movs	r2, #0
 800f8c4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800f8c6:	4b10      	ldr	r3, [pc, #64]	; (800f908 <USBD_LL_Init+0x94>)
 800f8c8:	2200      	movs	r2, #0
 800f8ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800f8cc:	4b0e      	ldr	r3, [pc, #56]	; (800f908 <USBD_LL_Init+0x94>)
 800f8ce:	2200      	movs	r2, #0
 800f8d0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800f8d2:	480d      	ldr	r0, [pc, #52]	; (800f908 <USBD_LL_Init+0x94>)
 800f8d4:	f7f5 fd8f 	bl	80053f6 <HAL_PCD_Init>
 800f8d8:	4603      	mov	r3, r0
 800f8da:	2b00      	cmp	r3, #0
 800f8dc:	d001      	beq.n	800f8e2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800f8de:	f7f3 fd07 	bl	80032f0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800f8e2:	2180      	movs	r1, #128	; 0x80
 800f8e4:	4808      	ldr	r0, [pc, #32]	; (800f908 <USBD_LL_Init+0x94>)
 800f8e6:	f7f6 ffe6 	bl	80068b6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800f8ea:	2240      	movs	r2, #64	; 0x40
 800f8ec:	2100      	movs	r1, #0
 800f8ee:	4806      	ldr	r0, [pc, #24]	; (800f908 <USBD_LL_Init+0x94>)
 800f8f0:	f7f6 ff9a 	bl	8006828 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800f8f4:	2280      	movs	r2, #128	; 0x80
 800f8f6:	2101      	movs	r1, #1
 800f8f8:	4803      	ldr	r0, [pc, #12]	; (800f908 <USBD_LL_Init+0x94>)
 800f8fa:	f7f6 ff95 	bl	8006828 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800f8fe:	2300      	movs	r3, #0
}
 800f900:	4618      	mov	r0, r3
 800f902:	3708      	adds	r7, #8
 800f904:	46bd      	mov	sp, r7
 800f906:	bd80      	pop	{r7, pc}
 800f908:	200077a4 	.word	0x200077a4

0800f90c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800f90c:	b580      	push	{r7, lr}
 800f90e:	b084      	sub	sp, #16
 800f910:	af00      	add	r7, sp, #0
 800f912:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f914:	2300      	movs	r3, #0
 800f916:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f918:	2300      	movs	r3, #0
 800f91a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800f922:	4618      	mov	r0, r3
 800f924:	f7f5 fe84 	bl	8005630 <HAL_PCD_Start>
 800f928:	4603      	mov	r3, r0
 800f92a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f92c:	7bfb      	ldrb	r3, [r7, #15]
 800f92e:	4618      	mov	r0, r3
 800f930:	f000 f942 	bl	800fbb8 <USBD_Get_USB_Status>
 800f934:	4603      	mov	r3, r0
 800f936:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f938:	7bbb      	ldrb	r3, [r7, #14]
}
 800f93a:	4618      	mov	r0, r3
 800f93c:	3710      	adds	r7, #16
 800f93e:	46bd      	mov	sp, r7
 800f940:	bd80      	pop	{r7, pc}

0800f942 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800f942:	b580      	push	{r7, lr}
 800f944:	b084      	sub	sp, #16
 800f946:	af00      	add	r7, sp, #0
 800f948:	6078      	str	r0, [r7, #4]
 800f94a:	4608      	mov	r0, r1
 800f94c:	4611      	mov	r1, r2
 800f94e:	461a      	mov	r2, r3
 800f950:	4603      	mov	r3, r0
 800f952:	70fb      	strb	r3, [r7, #3]
 800f954:	460b      	mov	r3, r1
 800f956:	70bb      	strb	r3, [r7, #2]
 800f958:	4613      	mov	r3, r2
 800f95a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f95c:	2300      	movs	r3, #0
 800f95e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f960:	2300      	movs	r3, #0
 800f962:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800f96a:	78bb      	ldrb	r3, [r7, #2]
 800f96c:	883a      	ldrh	r2, [r7, #0]
 800f96e:	78f9      	ldrb	r1, [r7, #3]
 800f970:	f7f6 fb55 	bl	800601e <HAL_PCD_EP_Open>
 800f974:	4603      	mov	r3, r0
 800f976:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f978:	7bfb      	ldrb	r3, [r7, #15]
 800f97a:	4618      	mov	r0, r3
 800f97c:	f000 f91c 	bl	800fbb8 <USBD_Get_USB_Status>
 800f980:	4603      	mov	r3, r0
 800f982:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f984:	7bbb      	ldrb	r3, [r7, #14]
}
 800f986:	4618      	mov	r0, r3
 800f988:	3710      	adds	r7, #16
 800f98a:	46bd      	mov	sp, r7
 800f98c:	bd80      	pop	{r7, pc}

0800f98e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f98e:	b580      	push	{r7, lr}
 800f990:	b084      	sub	sp, #16
 800f992:	af00      	add	r7, sp, #0
 800f994:	6078      	str	r0, [r7, #4]
 800f996:	460b      	mov	r3, r1
 800f998:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f99a:	2300      	movs	r3, #0
 800f99c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f99e:	2300      	movs	r3, #0
 800f9a0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800f9a8:	78fa      	ldrb	r2, [r7, #3]
 800f9aa:	4611      	mov	r1, r2
 800f9ac:	4618      	mov	r0, r3
 800f9ae:	f7f6 fb9e 	bl	80060ee <HAL_PCD_EP_Close>
 800f9b2:	4603      	mov	r3, r0
 800f9b4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f9b6:	7bfb      	ldrb	r3, [r7, #15]
 800f9b8:	4618      	mov	r0, r3
 800f9ba:	f000 f8fd 	bl	800fbb8 <USBD_Get_USB_Status>
 800f9be:	4603      	mov	r3, r0
 800f9c0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f9c2:	7bbb      	ldrb	r3, [r7, #14]
}
 800f9c4:	4618      	mov	r0, r3
 800f9c6:	3710      	adds	r7, #16
 800f9c8:	46bd      	mov	sp, r7
 800f9ca:	bd80      	pop	{r7, pc}

0800f9cc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f9cc:	b580      	push	{r7, lr}
 800f9ce:	b084      	sub	sp, #16
 800f9d0:	af00      	add	r7, sp, #0
 800f9d2:	6078      	str	r0, [r7, #4]
 800f9d4:	460b      	mov	r3, r1
 800f9d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f9d8:	2300      	movs	r3, #0
 800f9da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f9dc:	2300      	movs	r3, #0
 800f9de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800f9e6:	78fa      	ldrb	r2, [r7, #3]
 800f9e8:	4611      	mov	r1, r2
 800f9ea:	4618      	mov	r0, r3
 800f9ec:	f7f6 fc76 	bl	80062dc <HAL_PCD_EP_SetStall>
 800f9f0:	4603      	mov	r3, r0
 800f9f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f9f4:	7bfb      	ldrb	r3, [r7, #15]
 800f9f6:	4618      	mov	r0, r3
 800f9f8:	f000 f8de 	bl	800fbb8 <USBD_Get_USB_Status>
 800f9fc:	4603      	mov	r3, r0
 800f9fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fa00:	7bbb      	ldrb	r3, [r7, #14]
}
 800fa02:	4618      	mov	r0, r3
 800fa04:	3710      	adds	r7, #16
 800fa06:	46bd      	mov	sp, r7
 800fa08:	bd80      	pop	{r7, pc}

0800fa0a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fa0a:	b580      	push	{r7, lr}
 800fa0c:	b084      	sub	sp, #16
 800fa0e:	af00      	add	r7, sp, #0
 800fa10:	6078      	str	r0, [r7, #4]
 800fa12:	460b      	mov	r3, r1
 800fa14:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fa16:	2300      	movs	r3, #0
 800fa18:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fa1a:	2300      	movs	r3, #0
 800fa1c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800fa24:	78fa      	ldrb	r2, [r7, #3]
 800fa26:	4611      	mov	r1, r2
 800fa28:	4618      	mov	r0, r3
 800fa2a:	f7f6 fcbb 	bl	80063a4 <HAL_PCD_EP_ClrStall>
 800fa2e:	4603      	mov	r3, r0
 800fa30:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fa32:	7bfb      	ldrb	r3, [r7, #15]
 800fa34:	4618      	mov	r0, r3
 800fa36:	f000 f8bf 	bl	800fbb8 <USBD_Get_USB_Status>
 800fa3a:	4603      	mov	r3, r0
 800fa3c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fa3e:	7bbb      	ldrb	r3, [r7, #14]
}
 800fa40:	4618      	mov	r0, r3
 800fa42:	3710      	adds	r7, #16
 800fa44:	46bd      	mov	sp, r7
 800fa46:	bd80      	pop	{r7, pc}

0800fa48 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fa48:	b480      	push	{r7}
 800fa4a:	b085      	sub	sp, #20
 800fa4c:	af00      	add	r7, sp, #0
 800fa4e:	6078      	str	r0, [r7, #4]
 800fa50:	460b      	mov	r3, r1
 800fa52:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800fa5a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800fa5c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	da0b      	bge.n	800fa7c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800fa64:	78fb      	ldrb	r3, [r7, #3]
 800fa66:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800fa6a:	68f9      	ldr	r1, [r7, #12]
 800fa6c:	4613      	mov	r3, r2
 800fa6e:	00db      	lsls	r3, r3, #3
 800fa70:	4413      	add	r3, r2
 800fa72:	009b      	lsls	r3, r3, #2
 800fa74:	440b      	add	r3, r1
 800fa76:	333e      	adds	r3, #62	; 0x3e
 800fa78:	781b      	ldrb	r3, [r3, #0]
 800fa7a:	e00b      	b.n	800fa94 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800fa7c:	78fb      	ldrb	r3, [r7, #3]
 800fa7e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800fa82:	68f9      	ldr	r1, [r7, #12]
 800fa84:	4613      	mov	r3, r2
 800fa86:	00db      	lsls	r3, r3, #3
 800fa88:	4413      	add	r3, r2
 800fa8a:	009b      	lsls	r3, r3, #2
 800fa8c:	440b      	add	r3, r1
 800fa8e:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800fa92:	781b      	ldrb	r3, [r3, #0]
  }
}
 800fa94:	4618      	mov	r0, r3
 800fa96:	3714      	adds	r7, #20
 800fa98:	46bd      	mov	sp, r7
 800fa9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa9e:	4770      	bx	lr

0800faa0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800faa0:	b580      	push	{r7, lr}
 800faa2:	b084      	sub	sp, #16
 800faa4:	af00      	add	r7, sp, #0
 800faa6:	6078      	str	r0, [r7, #4]
 800faa8:	460b      	mov	r3, r1
 800faaa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800faac:	2300      	movs	r3, #0
 800faae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fab0:	2300      	movs	r3, #0
 800fab2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800faba:	78fa      	ldrb	r2, [r7, #3]
 800fabc:	4611      	mov	r1, r2
 800fabe:	4618      	mov	r0, r3
 800fac0:	f7f6 fa88 	bl	8005fd4 <HAL_PCD_SetAddress>
 800fac4:	4603      	mov	r3, r0
 800fac6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fac8:	7bfb      	ldrb	r3, [r7, #15]
 800faca:	4618      	mov	r0, r3
 800facc:	f000 f874 	bl	800fbb8 <USBD_Get_USB_Status>
 800fad0:	4603      	mov	r3, r0
 800fad2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fad4:	7bbb      	ldrb	r3, [r7, #14]
}
 800fad6:	4618      	mov	r0, r3
 800fad8:	3710      	adds	r7, #16
 800fada:	46bd      	mov	sp, r7
 800fadc:	bd80      	pop	{r7, pc}

0800fade <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800fade:	b580      	push	{r7, lr}
 800fae0:	b086      	sub	sp, #24
 800fae2:	af00      	add	r7, sp, #0
 800fae4:	60f8      	str	r0, [r7, #12]
 800fae6:	607a      	str	r2, [r7, #4]
 800fae8:	603b      	str	r3, [r7, #0]
 800faea:	460b      	mov	r3, r1
 800faec:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800faee:	2300      	movs	r3, #0
 800faf0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800faf2:	2300      	movs	r3, #0
 800faf4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800faf6:	68fb      	ldr	r3, [r7, #12]
 800faf8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800fafc:	7af9      	ldrb	r1, [r7, #11]
 800fafe:	683b      	ldr	r3, [r7, #0]
 800fb00:	687a      	ldr	r2, [r7, #4]
 800fb02:	f7f6 fba1 	bl	8006248 <HAL_PCD_EP_Transmit>
 800fb06:	4603      	mov	r3, r0
 800fb08:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fb0a:	7dfb      	ldrb	r3, [r7, #23]
 800fb0c:	4618      	mov	r0, r3
 800fb0e:	f000 f853 	bl	800fbb8 <USBD_Get_USB_Status>
 800fb12:	4603      	mov	r3, r0
 800fb14:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800fb16:	7dbb      	ldrb	r3, [r7, #22]
}
 800fb18:	4618      	mov	r0, r3
 800fb1a:	3718      	adds	r7, #24
 800fb1c:	46bd      	mov	sp, r7
 800fb1e:	bd80      	pop	{r7, pc}

0800fb20 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800fb20:	b580      	push	{r7, lr}
 800fb22:	b086      	sub	sp, #24
 800fb24:	af00      	add	r7, sp, #0
 800fb26:	60f8      	str	r0, [r7, #12]
 800fb28:	607a      	str	r2, [r7, #4]
 800fb2a:	603b      	str	r3, [r7, #0]
 800fb2c:	460b      	mov	r3, r1
 800fb2e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fb30:	2300      	movs	r3, #0
 800fb32:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fb34:	2300      	movs	r3, #0
 800fb36:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800fb38:	68fb      	ldr	r3, [r7, #12]
 800fb3a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800fb3e:	7af9      	ldrb	r1, [r7, #11]
 800fb40:	683b      	ldr	r3, [r7, #0]
 800fb42:	687a      	ldr	r2, [r7, #4]
 800fb44:	f7f6 fb1d 	bl	8006182 <HAL_PCD_EP_Receive>
 800fb48:	4603      	mov	r3, r0
 800fb4a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fb4c:	7dfb      	ldrb	r3, [r7, #23]
 800fb4e:	4618      	mov	r0, r3
 800fb50:	f000 f832 	bl	800fbb8 <USBD_Get_USB_Status>
 800fb54:	4603      	mov	r3, r0
 800fb56:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800fb58:	7dbb      	ldrb	r3, [r7, #22]
}
 800fb5a:	4618      	mov	r0, r3
 800fb5c:	3718      	adds	r7, #24
 800fb5e:	46bd      	mov	sp, r7
 800fb60:	bd80      	pop	{r7, pc}

0800fb62 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fb62:	b580      	push	{r7, lr}
 800fb64:	b082      	sub	sp, #8
 800fb66:	af00      	add	r7, sp, #0
 800fb68:	6078      	str	r0, [r7, #4]
 800fb6a:	460b      	mov	r3, r1
 800fb6c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800fb74:	78fa      	ldrb	r2, [r7, #3]
 800fb76:	4611      	mov	r1, r2
 800fb78:	4618      	mov	r0, r3
 800fb7a:	f7f6 fb4d 	bl	8006218 <HAL_PCD_EP_GetRxCount>
 800fb7e:	4603      	mov	r3, r0
}
 800fb80:	4618      	mov	r0, r3
 800fb82:	3708      	adds	r7, #8
 800fb84:	46bd      	mov	sp, r7
 800fb86:	bd80      	pop	{r7, pc}

0800fb88 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800fb88:	b480      	push	{r7}
 800fb8a:	b083      	sub	sp, #12
 800fb8c:	af00      	add	r7, sp, #0
 800fb8e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800fb90:	4b03      	ldr	r3, [pc, #12]	; (800fba0 <USBD_static_malloc+0x18>)
}
 800fb92:	4618      	mov	r0, r3
 800fb94:	370c      	adds	r7, #12
 800fb96:	46bd      	mov	sp, r7
 800fb98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb9c:	4770      	bx	lr
 800fb9e:	bf00      	nop
 800fba0:	20007cb0 	.word	0x20007cb0

0800fba4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800fba4:	b480      	push	{r7}
 800fba6:	b083      	sub	sp, #12
 800fba8:	af00      	add	r7, sp, #0
 800fbaa:	6078      	str	r0, [r7, #4]

}
 800fbac:	bf00      	nop
 800fbae:	370c      	adds	r7, #12
 800fbb0:	46bd      	mov	sp, r7
 800fbb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbb6:	4770      	bx	lr

0800fbb8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800fbb8:	b480      	push	{r7}
 800fbba:	b085      	sub	sp, #20
 800fbbc:	af00      	add	r7, sp, #0
 800fbbe:	4603      	mov	r3, r0
 800fbc0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fbc2:	2300      	movs	r3, #0
 800fbc4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800fbc6:	79fb      	ldrb	r3, [r7, #7]
 800fbc8:	2b03      	cmp	r3, #3
 800fbca:	d817      	bhi.n	800fbfc <USBD_Get_USB_Status+0x44>
 800fbcc:	a201      	add	r2, pc, #4	; (adr r2, 800fbd4 <USBD_Get_USB_Status+0x1c>)
 800fbce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fbd2:	bf00      	nop
 800fbd4:	0800fbe5 	.word	0x0800fbe5
 800fbd8:	0800fbeb 	.word	0x0800fbeb
 800fbdc:	0800fbf1 	.word	0x0800fbf1
 800fbe0:	0800fbf7 	.word	0x0800fbf7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800fbe4:	2300      	movs	r3, #0
 800fbe6:	73fb      	strb	r3, [r7, #15]
    break;
 800fbe8:	e00b      	b.n	800fc02 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800fbea:	2303      	movs	r3, #3
 800fbec:	73fb      	strb	r3, [r7, #15]
    break;
 800fbee:	e008      	b.n	800fc02 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800fbf0:	2301      	movs	r3, #1
 800fbf2:	73fb      	strb	r3, [r7, #15]
    break;
 800fbf4:	e005      	b.n	800fc02 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800fbf6:	2303      	movs	r3, #3
 800fbf8:	73fb      	strb	r3, [r7, #15]
    break;
 800fbfa:	e002      	b.n	800fc02 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800fbfc:	2303      	movs	r3, #3
 800fbfe:	73fb      	strb	r3, [r7, #15]
    break;
 800fc00:	bf00      	nop
  }
  return usb_status;
 800fc02:	7bfb      	ldrb	r3, [r7, #15]
}
 800fc04:	4618      	mov	r0, r3
 800fc06:	3714      	adds	r7, #20
 800fc08:	46bd      	mov	sp, r7
 800fc0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc0e:	4770      	bx	lr

0800fc10 <__errno>:
 800fc10:	4b01      	ldr	r3, [pc, #4]	; (800fc18 <__errno+0x8>)
 800fc12:	6818      	ldr	r0, [r3, #0]
 800fc14:	4770      	bx	lr
 800fc16:	bf00      	nop
 800fc18:	2000069c 	.word	0x2000069c

0800fc1c <__libc_init_array>:
 800fc1c:	b570      	push	{r4, r5, r6, lr}
 800fc1e:	4d0d      	ldr	r5, [pc, #52]	; (800fc54 <__libc_init_array+0x38>)
 800fc20:	4c0d      	ldr	r4, [pc, #52]	; (800fc58 <__libc_init_array+0x3c>)
 800fc22:	1b64      	subs	r4, r4, r5
 800fc24:	10a4      	asrs	r4, r4, #2
 800fc26:	2600      	movs	r6, #0
 800fc28:	42a6      	cmp	r6, r4
 800fc2a:	d109      	bne.n	800fc40 <__libc_init_array+0x24>
 800fc2c:	4d0b      	ldr	r5, [pc, #44]	; (800fc5c <__libc_init_array+0x40>)
 800fc2e:	4c0c      	ldr	r4, [pc, #48]	; (800fc60 <__libc_init_array+0x44>)
 800fc30:	f000 fcba 	bl	80105a8 <_init>
 800fc34:	1b64      	subs	r4, r4, r5
 800fc36:	10a4      	asrs	r4, r4, #2
 800fc38:	2600      	movs	r6, #0
 800fc3a:	42a6      	cmp	r6, r4
 800fc3c:	d105      	bne.n	800fc4a <__libc_init_array+0x2e>
 800fc3e:	bd70      	pop	{r4, r5, r6, pc}
 800fc40:	f855 3b04 	ldr.w	r3, [r5], #4
 800fc44:	4798      	blx	r3
 800fc46:	3601      	adds	r6, #1
 800fc48:	e7ee      	b.n	800fc28 <__libc_init_array+0xc>
 800fc4a:	f855 3b04 	ldr.w	r3, [r5], #4
 800fc4e:	4798      	blx	r3
 800fc50:	3601      	adds	r6, #1
 800fc52:	e7f2      	b.n	800fc3a <__libc_init_array+0x1e>
 800fc54:	08010f84 	.word	0x08010f84
 800fc58:	08010f84 	.word	0x08010f84
 800fc5c:	08010f84 	.word	0x08010f84
 800fc60:	08010f88 	.word	0x08010f88

0800fc64 <malloc>:
 800fc64:	4b02      	ldr	r3, [pc, #8]	; (800fc70 <malloc+0xc>)
 800fc66:	4601      	mov	r1, r0
 800fc68:	6818      	ldr	r0, [r3, #0]
 800fc6a:	f000 b88d 	b.w	800fd88 <_malloc_r>
 800fc6e:	bf00      	nop
 800fc70:	2000069c 	.word	0x2000069c

0800fc74 <free>:
 800fc74:	4b02      	ldr	r3, [pc, #8]	; (800fc80 <free+0xc>)
 800fc76:	4601      	mov	r1, r0
 800fc78:	6818      	ldr	r0, [r3, #0]
 800fc7a:	f000 b819 	b.w	800fcb0 <_free_r>
 800fc7e:	bf00      	nop
 800fc80:	2000069c 	.word	0x2000069c

0800fc84 <memcpy>:
 800fc84:	440a      	add	r2, r1
 800fc86:	4291      	cmp	r1, r2
 800fc88:	f100 33ff 	add.w	r3, r0, #4294967295
 800fc8c:	d100      	bne.n	800fc90 <memcpy+0xc>
 800fc8e:	4770      	bx	lr
 800fc90:	b510      	push	{r4, lr}
 800fc92:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fc96:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fc9a:	4291      	cmp	r1, r2
 800fc9c:	d1f9      	bne.n	800fc92 <memcpy+0xe>
 800fc9e:	bd10      	pop	{r4, pc}

0800fca0 <memset>:
 800fca0:	4402      	add	r2, r0
 800fca2:	4603      	mov	r3, r0
 800fca4:	4293      	cmp	r3, r2
 800fca6:	d100      	bne.n	800fcaa <memset+0xa>
 800fca8:	4770      	bx	lr
 800fcaa:	f803 1b01 	strb.w	r1, [r3], #1
 800fcae:	e7f9      	b.n	800fca4 <memset+0x4>

0800fcb0 <_free_r>:
 800fcb0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fcb2:	2900      	cmp	r1, #0
 800fcb4:	d044      	beq.n	800fd40 <_free_r+0x90>
 800fcb6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fcba:	9001      	str	r0, [sp, #4]
 800fcbc:	2b00      	cmp	r3, #0
 800fcbe:	f1a1 0404 	sub.w	r4, r1, #4
 800fcc2:	bfb8      	it	lt
 800fcc4:	18e4      	addlt	r4, r4, r3
 800fcc6:	f000 f91f 	bl	800ff08 <__malloc_lock>
 800fcca:	4a1e      	ldr	r2, [pc, #120]	; (800fd44 <_free_r+0x94>)
 800fccc:	9801      	ldr	r0, [sp, #4]
 800fcce:	6813      	ldr	r3, [r2, #0]
 800fcd0:	b933      	cbnz	r3, 800fce0 <_free_r+0x30>
 800fcd2:	6063      	str	r3, [r4, #4]
 800fcd4:	6014      	str	r4, [r2, #0]
 800fcd6:	b003      	add	sp, #12
 800fcd8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fcdc:	f000 b91a 	b.w	800ff14 <__malloc_unlock>
 800fce0:	42a3      	cmp	r3, r4
 800fce2:	d908      	bls.n	800fcf6 <_free_r+0x46>
 800fce4:	6825      	ldr	r5, [r4, #0]
 800fce6:	1961      	adds	r1, r4, r5
 800fce8:	428b      	cmp	r3, r1
 800fcea:	bf01      	itttt	eq
 800fcec:	6819      	ldreq	r1, [r3, #0]
 800fcee:	685b      	ldreq	r3, [r3, #4]
 800fcf0:	1949      	addeq	r1, r1, r5
 800fcf2:	6021      	streq	r1, [r4, #0]
 800fcf4:	e7ed      	b.n	800fcd2 <_free_r+0x22>
 800fcf6:	461a      	mov	r2, r3
 800fcf8:	685b      	ldr	r3, [r3, #4]
 800fcfa:	b10b      	cbz	r3, 800fd00 <_free_r+0x50>
 800fcfc:	42a3      	cmp	r3, r4
 800fcfe:	d9fa      	bls.n	800fcf6 <_free_r+0x46>
 800fd00:	6811      	ldr	r1, [r2, #0]
 800fd02:	1855      	adds	r5, r2, r1
 800fd04:	42a5      	cmp	r5, r4
 800fd06:	d10b      	bne.n	800fd20 <_free_r+0x70>
 800fd08:	6824      	ldr	r4, [r4, #0]
 800fd0a:	4421      	add	r1, r4
 800fd0c:	1854      	adds	r4, r2, r1
 800fd0e:	42a3      	cmp	r3, r4
 800fd10:	6011      	str	r1, [r2, #0]
 800fd12:	d1e0      	bne.n	800fcd6 <_free_r+0x26>
 800fd14:	681c      	ldr	r4, [r3, #0]
 800fd16:	685b      	ldr	r3, [r3, #4]
 800fd18:	6053      	str	r3, [r2, #4]
 800fd1a:	4421      	add	r1, r4
 800fd1c:	6011      	str	r1, [r2, #0]
 800fd1e:	e7da      	b.n	800fcd6 <_free_r+0x26>
 800fd20:	d902      	bls.n	800fd28 <_free_r+0x78>
 800fd22:	230c      	movs	r3, #12
 800fd24:	6003      	str	r3, [r0, #0]
 800fd26:	e7d6      	b.n	800fcd6 <_free_r+0x26>
 800fd28:	6825      	ldr	r5, [r4, #0]
 800fd2a:	1961      	adds	r1, r4, r5
 800fd2c:	428b      	cmp	r3, r1
 800fd2e:	bf04      	itt	eq
 800fd30:	6819      	ldreq	r1, [r3, #0]
 800fd32:	685b      	ldreq	r3, [r3, #4]
 800fd34:	6063      	str	r3, [r4, #4]
 800fd36:	bf04      	itt	eq
 800fd38:	1949      	addeq	r1, r1, r5
 800fd3a:	6021      	streq	r1, [r4, #0]
 800fd3c:	6054      	str	r4, [r2, #4]
 800fd3e:	e7ca      	b.n	800fcd6 <_free_r+0x26>
 800fd40:	b003      	add	sp, #12
 800fd42:	bd30      	pop	{r4, r5, pc}
 800fd44:	20007ed0 	.word	0x20007ed0

0800fd48 <sbrk_aligned>:
 800fd48:	b570      	push	{r4, r5, r6, lr}
 800fd4a:	4e0e      	ldr	r6, [pc, #56]	; (800fd84 <sbrk_aligned+0x3c>)
 800fd4c:	460c      	mov	r4, r1
 800fd4e:	6831      	ldr	r1, [r6, #0]
 800fd50:	4605      	mov	r5, r0
 800fd52:	b911      	cbnz	r1, 800fd5a <sbrk_aligned+0x12>
 800fd54:	f000 f88c 	bl	800fe70 <_sbrk_r>
 800fd58:	6030      	str	r0, [r6, #0]
 800fd5a:	4621      	mov	r1, r4
 800fd5c:	4628      	mov	r0, r5
 800fd5e:	f000 f887 	bl	800fe70 <_sbrk_r>
 800fd62:	1c43      	adds	r3, r0, #1
 800fd64:	d00a      	beq.n	800fd7c <sbrk_aligned+0x34>
 800fd66:	1cc4      	adds	r4, r0, #3
 800fd68:	f024 0403 	bic.w	r4, r4, #3
 800fd6c:	42a0      	cmp	r0, r4
 800fd6e:	d007      	beq.n	800fd80 <sbrk_aligned+0x38>
 800fd70:	1a21      	subs	r1, r4, r0
 800fd72:	4628      	mov	r0, r5
 800fd74:	f000 f87c 	bl	800fe70 <_sbrk_r>
 800fd78:	3001      	adds	r0, #1
 800fd7a:	d101      	bne.n	800fd80 <sbrk_aligned+0x38>
 800fd7c:	f04f 34ff 	mov.w	r4, #4294967295
 800fd80:	4620      	mov	r0, r4
 800fd82:	bd70      	pop	{r4, r5, r6, pc}
 800fd84:	20007ed4 	.word	0x20007ed4

0800fd88 <_malloc_r>:
 800fd88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd8c:	1ccd      	adds	r5, r1, #3
 800fd8e:	f025 0503 	bic.w	r5, r5, #3
 800fd92:	3508      	adds	r5, #8
 800fd94:	2d0c      	cmp	r5, #12
 800fd96:	bf38      	it	cc
 800fd98:	250c      	movcc	r5, #12
 800fd9a:	2d00      	cmp	r5, #0
 800fd9c:	4607      	mov	r7, r0
 800fd9e:	db01      	blt.n	800fda4 <_malloc_r+0x1c>
 800fda0:	42a9      	cmp	r1, r5
 800fda2:	d905      	bls.n	800fdb0 <_malloc_r+0x28>
 800fda4:	230c      	movs	r3, #12
 800fda6:	603b      	str	r3, [r7, #0]
 800fda8:	2600      	movs	r6, #0
 800fdaa:	4630      	mov	r0, r6
 800fdac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fdb0:	4e2e      	ldr	r6, [pc, #184]	; (800fe6c <_malloc_r+0xe4>)
 800fdb2:	f000 f8a9 	bl	800ff08 <__malloc_lock>
 800fdb6:	6833      	ldr	r3, [r6, #0]
 800fdb8:	461c      	mov	r4, r3
 800fdba:	bb34      	cbnz	r4, 800fe0a <_malloc_r+0x82>
 800fdbc:	4629      	mov	r1, r5
 800fdbe:	4638      	mov	r0, r7
 800fdc0:	f7ff ffc2 	bl	800fd48 <sbrk_aligned>
 800fdc4:	1c43      	adds	r3, r0, #1
 800fdc6:	4604      	mov	r4, r0
 800fdc8:	d14d      	bne.n	800fe66 <_malloc_r+0xde>
 800fdca:	6834      	ldr	r4, [r6, #0]
 800fdcc:	4626      	mov	r6, r4
 800fdce:	2e00      	cmp	r6, #0
 800fdd0:	d140      	bne.n	800fe54 <_malloc_r+0xcc>
 800fdd2:	6823      	ldr	r3, [r4, #0]
 800fdd4:	4631      	mov	r1, r6
 800fdd6:	4638      	mov	r0, r7
 800fdd8:	eb04 0803 	add.w	r8, r4, r3
 800fddc:	f000 f848 	bl	800fe70 <_sbrk_r>
 800fde0:	4580      	cmp	r8, r0
 800fde2:	d13a      	bne.n	800fe5a <_malloc_r+0xd2>
 800fde4:	6821      	ldr	r1, [r4, #0]
 800fde6:	3503      	adds	r5, #3
 800fde8:	1a6d      	subs	r5, r5, r1
 800fdea:	f025 0503 	bic.w	r5, r5, #3
 800fdee:	3508      	adds	r5, #8
 800fdf0:	2d0c      	cmp	r5, #12
 800fdf2:	bf38      	it	cc
 800fdf4:	250c      	movcc	r5, #12
 800fdf6:	4629      	mov	r1, r5
 800fdf8:	4638      	mov	r0, r7
 800fdfa:	f7ff ffa5 	bl	800fd48 <sbrk_aligned>
 800fdfe:	3001      	adds	r0, #1
 800fe00:	d02b      	beq.n	800fe5a <_malloc_r+0xd2>
 800fe02:	6823      	ldr	r3, [r4, #0]
 800fe04:	442b      	add	r3, r5
 800fe06:	6023      	str	r3, [r4, #0]
 800fe08:	e00e      	b.n	800fe28 <_malloc_r+0xa0>
 800fe0a:	6822      	ldr	r2, [r4, #0]
 800fe0c:	1b52      	subs	r2, r2, r5
 800fe0e:	d41e      	bmi.n	800fe4e <_malloc_r+0xc6>
 800fe10:	2a0b      	cmp	r2, #11
 800fe12:	d916      	bls.n	800fe42 <_malloc_r+0xba>
 800fe14:	1961      	adds	r1, r4, r5
 800fe16:	42a3      	cmp	r3, r4
 800fe18:	6025      	str	r5, [r4, #0]
 800fe1a:	bf18      	it	ne
 800fe1c:	6059      	strne	r1, [r3, #4]
 800fe1e:	6863      	ldr	r3, [r4, #4]
 800fe20:	bf08      	it	eq
 800fe22:	6031      	streq	r1, [r6, #0]
 800fe24:	5162      	str	r2, [r4, r5]
 800fe26:	604b      	str	r3, [r1, #4]
 800fe28:	4638      	mov	r0, r7
 800fe2a:	f104 060b 	add.w	r6, r4, #11
 800fe2e:	f000 f871 	bl	800ff14 <__malloc_unlock>
 800fe32:	f026 0607 	bic.w	r6, r6, #7
 800fe36:	1d23      	adds	r3, r4, #4
 800fe38:	1af2      	subs	r2, r6, r3
 800fe3a:	d0b6      	beq.n	800fdaa <_malloc_r+0x22>
 800fe3c:	1b9b      	subs	r3, r3, r6
 800fe3e:	50a3      	str	r3, [r4, r2]
 800fe40:	e7b3      	b.n	800fdaa <_malloc_r+0x22>
 800fe42:	6862      	ldr	r2, [r4, #4]
 800fe44:	42a3      	cmp	r3, r4
 800fe46:	bf0c      	ite	eq
 800fe48:	6032      	streq	r2, [r6, #0]
 800fe4a:	605a      	strne	r2, [r3, #4]
 800fe4c:	e7ec      	b.n	800fe28 <_malloc_r+0xa0>
 800fe4e:	4623      	mov	r3, r4
 800fe50:	6864      	ldr	r4, [r4, #4]
 800fe52:	e7b2      	b.n	800fdba <_malloc_r+0x32>
 800fe54:	4634      	mov	r4, r6
 800fe56:	6876      	ldr	r6, [r6, #4]
 800fe58:	e7b9      	b.n	800fdce <_malloc_r+0x46>
 800fe5a:	230c      	movs	r3, #12
 800fe5c:	603b      	str	r3, [r7, #0]
 800fe5e:	4638      	mov	r0, r7
 800fe60:	f000 f858 	bl	800ff14 <__malloc_unlock>
 800fe64:	e7a1      	b.n	800fdaa <_malloc_r+0x22>
 800fe66:	6025      	str	r5, [r4, #0]
 800fe68:	e7de      	b.n	800fe28 <_malloc_r+0xa0>
 800fe6a:	bf00      	nop
 800fe6c:	20007ed0 	.word	0x20007ed0

0800fe70 <_sbrk_r>:
 800fe70:	b538      	push	{r3, r4, r5, lr}
 800fe72:	4d06      	ldr	r5, [pc, #24]	; (800fe8c <_sbrk_r+0x1c>)
 800fe74:	2300      	movs	r3, #0
 800fe76:	4604      	mov	r4, r0
 800fe78:	4608      	mov	r0, r1
 800fe7a:	602b      	str	r3, [r5, #0]
 800fe7c:	f7f3 ff74 	bl	8003d68 <_sbrk>
 800fe80:	1c43      	adds	r3, r0, #1
 800fe82:	d102      	bne.n	800fe8a <_sbrk_r+0x1a>
 800fe84:	682b      	ldr	r3, [r5, #0]
 800fe86:	b103      	cbz	r3, 800fe8a <_sbrk_r+0x1a>
 800fe88:	6023      	str	r3, [r4, #0]
 800fe8a:	bd38      	pop	{r3, r4, r5, pc}
 800fe8c:	20007ed8 	.word	0x20007ed8

0800fe90 <siprintf>:
 800fe90:	b40e      	push	{r1, r2, r3}
 800fe92:	b500      	push	{lr}
 800fe94:	b09c      	sub	sp, #112	; 0x70
 800fe96:	ab1d      	add	r3, sp, #116	; 0x74
 800fe98:	9002      	str	r0, [sp, #8]
 800fe9a:	9006      	str	r0, [sp, #24]
 800fe9c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800fea0:	4809      	ldr	r0, [pc, #36]	; (800fec8 <siprintf+0x38>)
 800fea2:	9107      	str	r1, [sp, #28]
 800fea4:	9104      	str	r1, [sp, #16]
 800fea6:	4909      	ldr	r1, [pc, #36]	; (800fecc <siprintf+0x3c>)
 800fea8:	f853 2b04 	ldr.w	r2, [r3], #4
 800feac:	9105      	str	r1, [sp, #20]
 800feae:	6800      	ldr	r0, [r0, #0]
 800feb0:	9301      	str	r3, [sp, #4]
 800feb2:	a902      	add	r1, sp, #8
 800feb4:	f000 f890 	bl	800ffd8 <_svfiprintf_r>
 800feb8:	9b02      	ldr	r3, [sp, #8]
 800feba:	2200      	movs	r2, #0
 800febc:	701a      	strb	r2, [r3, #0]
 800febe:	b01c      	add	sp, #112	; 0x70
 800fec0:	f85d eb04 	ldr.w	lr, [sp], #4
 800fec4:	b003      	add	sp, #12
 800fec6:	4770      	bx	lr
 800fec8:	2000069c 	.word	0x2000069c
 800fecc:	ffff0208 	.word	0xffff0208

0800fed0 <strcpy>:
 800fed0:	4603      	mov	r3, r0
 800fed2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fed6:	f803 2b01 	strb.w	r2, [r3], #1
 800feda:	2a00      	cmp	r2, #0
 800fedc:	d1f9      	bne.n	800fed2 <strcpy+0x2>
 800fede:	4770      	bx	lr

0800fee0 <strncpy>:
 800fee0:	b510      	push	{r4, lr}
 800fee2:	3901      	subs	r1, #1
 800fee4:	4603      	mov	r3, r0
 800fee6:	b132      	cbz	r2, 800fef6 <strncpy+0x16>
 800fee8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800feec:	f803 4b01 	strb.w	r4, [r3], #1
 800fef0:	3a01      	subs	r2, #1
 800fef2:	2c00      	cmp	r4, #0
 800fef4:	d1f7      	bne.n	800fee6 <strncpy+0x6>
 800fef6:	441a      	add	r2, r3
 800fef8:	2100      	movs	r1, #0
 800fefa:	4293      	cmp	r3, r2
 800fefc:	d100      	bne.n	800ff00 <strncpy+0x20>
 800fefe:	bd10      	pop	{r4, pc}
 800ff00:	f803 1b01 	strb.w	r1, [r3], #1
 800ff04:	e7f9      	b.n	800fefa <strncpy+0x1a>
	...

0800ff08 <__malloc_lock>:
 800ff08:	4801      	ldr	r0, [pc, #4]	; (800ff10 <__malloc_lock+0x8>)
 800ff0a:	f000 baf9 	b.w	8010500 <__retarget_lock_acquire_recursive>
 800ff0e:	bf00      	nop
 800ff10:	20007edc 	.word	0x20007edc

0800ff14 <__malloc_unlock>:
 800ff14:	4801      	ldr	r0, [pc, #4]	; (800ff1c <__malloc_unlock+0x8>)
 800ff16:	f000 baf4 	b.w	8010502 <__retarget_lock_release_recursive>
 800ff1a:	bf00      	nop
 800ff1c:	20007edc 	.word	0x20007edc

0800ff20 <__ssputs_r>:
 800ff20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ff24:	688e      	ldr	r6, [r1, #8]
 800ff26:	429e      	cmp	r6, r3
 800ff28:	4682      	mov	sl, r0
 800ff2a:	460c      	mov	r4, r1
 800ff2c:	4690      	mov	r8, r2
 800ff2e:	461f      	mov	r7, r3
 800ff30:	d838      	bhi.n	800ffa4 <__ssputs_r+0x84>
 800ff32:	898a      	ldrh	r2, [r1, #12]
 800ff34:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ff38:	d032      	beq.n	800ffa0 <__ssputs_r+0x80>
 800ff3a:	6825      	ldr	r5, [r4, #0]
 800ff3c:	6909      	ldr	r1, [r1, #16]
 800ff3e:	eba5 0901 	sub.w	r9, r5, r1
 800ff42:	6965      	ldr	r5, [r4, #20]
 800ff44:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ff48:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ff4c:	3301      	adds	r3, #1
 800ff4e:	444b      	add	r3, r9
 800ff50:	106d      	asrs	r5, r5, #1
 800ff52:	429d      	cmp	r5, r3
 800ff54:	bf38      	it	cc
 800ff56:	461d      	movcc	r5, r3
 800ff58:	0553      	lsls	r3, r2, #21
 800ff5a:	d531      	bpl.n	800ffc0 <__ssputs_r+0xa0>
 800ff5c:	4629      	mov	r1, r5
 800ff5e:	f7ff ff13 	bl	800fd88 <_malloc_r>
 800ff62:	4606      	mov	r6, r0
 800ff64:	b950      	cbnz	r0, 800ff7c <__ssputs_r+0x5c>
 800ff66:	230c      	movs	r3, #12
 800ff68:	f8ca 3000 	str.w	r3, [sl]
 800ff6c:	89a3      	ldrh	r3, [r4, #12]
 800ff6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ff72:	81a3      	strh	r3, [r4, #12]
 800ff74:	f04f 30ff 	mov.w	r0, #4294967295
 800ff78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ff7c:	6921      	ldr	r1, [r4, #16]
 800ff7e:	464a      	mov	r2, r9
 800ff80:	f7ff fe80 	bl	800fc84 <memcpy>
 800ff84:	89a3      	ldrh	r3, [r4, #12]
 800ff86:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ff8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ff8e:	81a3      	strh	r3, [r4, #12]
 800ff90:	6126      	str	r6, [r4, #16]
 800ff92:	6165      	str	r5, [r4, #20]
 800ff94:	444e      	add	r6, r9
 800ff96:	eba5 0509 	sub.w	r5, r5, r9
 800ff9a:	6026      	str	r6, [r4, #0]
 800ff9c:	60a5      	str	r5, [r4, #8]
 800ff9e:	463e      	mov	r6, r7
 800ffa0:	42be      	cmp	r6, r7
 800ffa2:	d900      	bls.n	800ffa6 <__ssputs_r+0x86>
 800ffa4:	463e      	mov	r6, r7
 800ffa6:	6820      	ldr	r0, [r4, #0]
 800ffa8:	4632      	mov	r2, r6
 800ffaa:	4641      	mov	r1, r8
 800ffac:	f000 faaa 	bl	8010504 <memmove>
 800ffb0:	68a3      	ldr	r3, [r4, #8]
 800ffb2:	1b9b      	subs	r3, r3, r6
 800ffb4:	60a3      	str	r3, [r4, #8]
 800ffb6:	6823      	ldr	r3, [r4, #0]
 800ffb8:	4433      	add	r3, r6
 800ffba:	6023      	str	r3, [r4, #0]
 800ffbc:	2000      	movs	r0, #0
 800ffbe:	e7db      	b.n	800ff78 <__ssputs_r+0x58>
 800ffc0:	462a      	mov	r2, r5
 800ffc2:	f000 fab9 	bl	8010538 <_realloc_r>
 800ffc6:	4606      	mov	r6, r0
 800ffc8:	2800      	cmp	r0, #0
 800ffca:	d1e1      	bne.n	800ff90 <__ssputs_r+0x70>
 800ffcc:	6921      	ldr	r1, [r4, #16]
 800ffce:	4650      	mov	r0, sl
 800ffd0:	f7ff fe6e 	bl	800fcb0 <_free_r>
 800ffd4:	e7c7      	b.n	800ff66 <__ssputs_r+0x46>
	...

0800ffd8 <_svfiprintf_r>:
 800ffd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffdc:	4698      	mov	r8, r3
 800ffde:	898b      	ldrh	r3, [r1, #12]
 800ffe0:	061b      	lsls	r3, r3, #24
 800ffe2:	b09d      	sub	sp, #116	; 0x74
 800ffe4:	4607      	mov	r7, r0
 800ffe6:	460d      	mov	r5, r1
 800ffe8:	4614      	mov	r4, r2
 800ffea:	d50e      	bpl.n	801000a <_svfiprintf_r+0x32>
 800ffec:	690b      	ldr	r3, [r1, #16]
 800ffee:	b963      	cbnz	r3, 801000a <_svfiprintf_r+0x32>
 800fff0:	2140      	movs	r1, #64	; 0x40
 800fff2:	f7ff fec9 	bl	800fd88 <_malloc_r>
 800fff6:	6028      	str	r0, [r5, #0]
 800fff8:	6128      	str	r0, [r5, #16]
 800fffa:	b920      	cbnz	r0, 8010006 <_svfiprintf_r+0x2e>
 800fffc:	230c      	movs	r3, #12
 800fffe:	603b      	str	r3, [r7, #0]
 8010000:	f04f 30ff 	mov.w	r0, #4294967295
 8010004:	e0d1      	b.n	80101aa <_svfiprintf_r+0x1d2>
 8010006:	2340      	movs	r3, #64	; 0x40
 8010008:	616b      	str	r3, [r5, #20]
 801000a:	2300      	movs	r3, #0
 801000c:	9309      	str	r3, [sp, #36]	; 0x24
 801000e:	2320      	movs	r3, #32
 8010010:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010014:	f8cd 800c 	str.w	r8, [sp, #12]
 8010018:	2330      	movs	r3, #48	; 0x30
 801001a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80101c4 <_svfiprintf_r+0x1ec>
 801001e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010022:	f04f 0901 	mov.w	r9, #1
 8010026:	4623      	mov	r3, r4
 8010028:	469a      	mov	sl, r3
 801002a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801002e:	b10a      	cbz	r2, 8010034 <_svfiprintf_r+0x5c>
 8010030:	2a25      	cmp	r2, #37	; 0x25
 8010032:	d1f9      	bne.n	8010028 <_svfiprintf_r+0x50>
 8010034:	ebba 0b04 	subs.w	fp, sl, r4
 8010038:	d00b      	beq.n	8010052 <_svfiprintf_r+0x7a>
 801003a:	465b      	mov	r3, fp
 801003c:	4622      	mov	r2, r4
 801003e:	4629      	mov	r1, r5
 8010040:	4638      	mov	r0, r7
 8010042:	f7ff ff6d 	bl	800ff20 <__ssputs_r>
 8010046:	3001      	adds	r0, #1
 8010048:	f000 80aa 	beq.w	80101a0 <_svfiprintf_r+0x1c8>
 801004c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801004e:	445a      	add	r2, fp
 8010050:	9209      	str	r2, [sp, #36]	; 0x24
 8010052:	f89a 3000 	ldrb.w	r3, [sl]
 8010056:	2b00      	cmp	r3, #0
 8010058:	f000 80a2 	beq.w	80101a0 <_svfiprintf_r+0x1c8>
 801005c:	2300      	movs	r3, #0
 801005e:	f04f 32ff 	mov.w	r2, #4294967295
 8010062:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010066:	f10a 0a01 	add.w	sl, sl, #1
 801006a:	9304      	str	r3, [sp, #16]
 801006c:	9307      	str	r3, [sp, #28]
 801006e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010072:	931a      	str	r3, [sp, #104]	; 0x68
 8010074:	4654      	mov	r4, sl
 8010076:	2205      	movs	r2, #5
 8010078:	f814 1b01 	ldrb.w	r1, [r4], #1
 801007c:	4851      	ldr	r0, [pc, #324]	; (80101c4 <_svfiprintf_r+0x1ec>)
 801007e:	f7f0 f8b7 	bl	80001f0 <memchr>
 8010082:	9a04      	ldr	r2, [sp, #16]
 8010084:	b9d8      	cbnz	r0, 80100be <_svfiprintf_r+0xe6>
 8010086:	06d0      	lsls	r0, r2, #27
 8010088:	bf44      	itt	mi
 801008a:	2320      	movmi	r3, #32
 801008c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010090:	0711      	lsls	r1, r2, #28
 8010092:	bf44      	itt	mi
 8010094:	232b      	movmi	r3, #43	; 0x2b
 8010096:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801009a:	f89a 3000 	ldrb.w	r3, [sl]
 801009e:	2b2a      	cmp	r3, #42	; 0x2a
 80100a0:	d015      	beq.n	80100ce <_svfiprintf_r+0xf6>
 80100a2:	9a07      	ldr	r2, [sp, #28]
 80100a4:	4654      	mov	r4, sl
 80100a6:	2000      	movs	r0, #0
 80100a8:	f04f 0c0a 	mov.w	ip, #10
 80100ac:	4621      	mov	r1, r4
 80100ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 80100b2:	3b30      	subs	r3, #48	; 0x30
 80100b4:	2b09      	cmp	r3, #9
 80100b6:	d94e      	bls.n	8010156 <_svfiprintf_r+0x17e>
 80100b8:	b1b0      	cbz	r0, 80100e8 <_svfiprintf_r+0x110>
 80100ba:	9207      	str	r2, [sp, #28]
 80100bc:	e014      	b.n	80100e8 <_svfiprintf_r+0x110>
 80100be:	eba0 0308 	sub.w	r3, r0, r8
 80100c2:	fa09 f303 	lsl.w	r3, r9, r3
 80100c6:	4313      	orrs	r3, r2
 80100c8:	9304      	str	r3, [sp, #16]
 80100ca:	46a2      	mov	sl, r4
 80100cc:	e7d2      	b.n	8010074 <_svfiprintf_r+0x9c>
 80100ce:	9b03      	ldr	r3, [sp, #12]
 80100d0:	1d19      	adds	r1, r3, #4
 80100d2:	681b      	ldr	r3, [r3, #0]
 80100d4:	9103      	str	r1, [sp, #12]
 80100d6:	2b00      	cmp	r3, #0
 80100d8:	bfbb      	ittet	lt
 80100da:	425b      	neglt	r3, r3
 80100dc:	f042 0202 	orrlt.w	r2, r2, #2
 80100e0:	9307      	strge	r3, [sp, #28]
 80100e2:	9307      	strlt	r3, [sp, #28]
 80100e4:	bfb8      	it	lt
 80100e6:	9204      	strlt	r2, [sp, #16]
 80100e8:	7823      	ldrb	r3, [r4, #0]
 80100ea:	2b2e      	cmp	r3, #46	; 0x2e
 80100ec:	d10c      	bne.n	8010108 <_svfiprintf_r+0x130>
 80100ee:	7863      	ldrb	r3, [r4, #1]
 80100f0:	2b2a      	cmp	r3, #42	; 0x2a
 80100f2:	d135      	bne.n	8010160 <_svfiprintf_r+0x188>
 80100f4:	9b03      	ldr	r3, [sp, #12]
 80100f6:	1d1a      	adds	r2, r3, #4
 80100f8:	681b      	ldr	r3, [r3, #0]
 80100fa:	9203      	str	r2, [sp, #12]
 80100fc:	2b00      	cmp	r3, #0
 80100fe:	bfb8      	it	lt
 8010100:	f04f 33ff 	movlt.w	r3, #4294967295
 8010104:	3402      	adds	r4, #2
 8010106:	9305      	str	r3, [sp, #20]
 8010108:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80101d4 <_svfiprintf_r+0x1fc>
 801010c:	7821      	ldrb	r1, [r4, #0]
 801010e:	2203      	movs	r2, #3
 8010110:	4650      	mov	r0, sl
 8010112:	f7f0 f86d 	bl	80001f0 <memchr>
 8010116:	b140      	cbz	r0, 801012a <_svfiprintf_r+0x152>
 8010118:	2340      	movs	r3, #64	; 0x40
 801011a:	eba0 000a 	sub.w	r0, r0, sl
 801011e:	fa03 f000 	lsl.w	r0, r3, r0
 8010122:	9b04      	ldr	r3, [sp, #16]
 8010124:	4303      	orrs	r3, r0
 8010126:	3401      	adds	r4, #1
 8010128:	9304      	str	r3, [sp, #16]
 801012a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801012e:	4826      	ldr	r0, [pc, #152]	; (80101c8 <_svfiprintf_r+0x1f0>)
 8010130:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010134:	2206      	movs	r2, #6
 8010136:	f7f0 f85b 	bl	80001f0 <memchr>
 801013a:	2800      	cmp	r0, #0
 801013c:	d038      	beq.n	80101b0 <_svfiprintf_r+0x1d8>
 801013e:	4b23      	ldr	r3, [pc, #140]	; (80101cc <_svfiprintf_r+0x1f4>)
 8010140:	bb1b      	cbnz	r3, 801018a <_svfiprintf_r+0x1b2>
 8010142:	9b03      	ldr	r3, [sp, #12]
 8010144:	3307      	adds	r3, #7
 8010146:	f023 0307 	bic.w	r3, r3, #7
 801014a:	3308      	adds	r3, #8
 801014c:	9303      	str	r3, [sp, #12]
 801014e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010150:	4433      	add	r3, r6
 8010152:	9309      	str	r3, [sp, #36]	; 0x24
 8010154:	e767      	b.n	8010026 <_svfiprintf_r+0x4e>
 8010156:	fb0c 3202 	mla	r2, ip, r2, r3
 801015a:	460c      	mov	r4, r1
 801015c:	2001      	movs	r0, #1
 801015e:	e7a5      	b.n	80100ac <_svfiprintf_r+0xd4>
 8010160:	2300      	movs	r3, #0
 8010162:	3401      	adds	r4, #1
 8010164:	9305      	str	r3, [sp, #20]
 8010166:	4619      	mov	r1, r3
 8010168:	f04f 0c0a 	mov.w	ip, #10
 801016c:	4620      	mov	r0, r4
 801016e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010172:	3a30      	subs	r2, #48	; 0x30
 8010174:	2a09      	cmp	r2, #9
 8010176:	d903      	bls.n	8010180 <_svfiprintf_r+0x1a8>
 8010178:	2b00      	cmp	r3, #0
 801017a:	d0c5      	beq.n	8010108 <_svfiprintf_r+0x130>
 801017c:	9105      	str	r1, [sp, #20]
 801017e:	e7c3      	b.n	8010108 <_svfiprintf_r+0x130>
 8010180:	fb0c 2101 	mla	r1, ip, r1, r2
 8010184:	4604      	mov	r4, r0
 8010186:	2301      	movs	r3, #1
 8010188:	e7f0      	b.n	801016c <_svfiprintf_r+0x194>
 801018a:	ab03      	add	r3, sp, #12
 801018c:	9300      	str	r3, [sp, #0]
 801018e:	462a      	mov	r2, r5
 8010190:	4b0f      	ldr	r3, [pc, #60]	; (80101d0 <_svfiprintf_r+0x1f8>)
 8010192:	a904      	add	r1, sp, #16
 8010194:	4638      	mov	r0, r7
 8010196:	f3af 8000 	nop.w
 801019a:	1c42      	adds	r2, r0, #1
 801019c:	4606      	mov	r6, r0
 801019e:	d1d6      	bne.n	801014e <_svfiprintf_r+0x176>
 80101a0:	89ab      	ldrh	r3, [r5, #12]
 80101a2:	065b      	lsls	r3, r3, #25
 80101a4:	f53f af2c 	bmi.w	8010000 <_svfiprintf_r+0x28>
 80101a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80101aa:	b01d      	add	sp, #116	; 0x74
 80101ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101b0:	ab03      	add	r3, sp, #12
 80101b2:	9300      	str	r3, [sp, #0]
 80101b4:	462a      	mov	r2, r5
 80101b6:	4b06      	ldr	r3, [pc, #24]	; (80101d0 <_svfiprintf_r+0x1f8>)
 80101b8:	a904      	add	r1, sp, #16
 80101ba:	4638      	mov	r0, r7
 80101bc:	f000 f87a 	bl	80102b4 <_printf_i>
 80101c0:	e7eb      	b.n	801019a <_svfiprintf_r+0x1c2>
 80101c2:	bf00      	nop
 80101c4:	08010f48 	.word	0x08010f48
 80101c8:	08010f52 	.word	0x08010f52
 80101cc:	00000000 	.word	0x00000000
 80101d0:	0800ff21 	.word	0x0800ff21
 80101d4:	08010f4e 	.word	0x08010f4e

080101d8 <_printf_common>:
 80101d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80101dc:	4616      	mov	r6, r2
 80101de:	4699      	mov	r9, r3
 80101e0:	688a      	ldr	r2, [r1, #8]
 80101e2:	690b      	ldr	r3, [r1, #16]
 80101e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80101e8:	4293      	cmp	r3, r2
 80101ea:	bfb8      	it	lt
 80101ec:	4613      	movlt	r3, r2
 80101ee:	6033      	str	r3, [r6, #0]
 80101f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80101f4:	4607      	mov	r7, r0
 80101f6:	460c      	mov	r4, r1
 80101f8:	b10a      	cbz	r2, 80101fe <_printf_common+0x26>
 80101fa:	3301      	adds	r3, #1
 80101fc:	6033      	str	r3, [r6, #0]
 80101fe:	6823      	ldr	r3, [r4, #0]
 8010200:	0699      	lsls	r1, r3, #26
 8010202:	bf42      	ittt	mi
 8010204:	6833      	ldrmi	r3, [r6, #0]
 8010206:	3302      	addmi	r3, #2
 8010208:	6033      	strmi	r3, [r6, #0]
 801020a:	6825      	ldr	r5, [r4, #0]
 801020c:	f015 0506 	ands.w	r5, r5, #6
 8010210:	d106      	bne.n	8010220 <_printf_common+0x48>
 8010212:	f104 0a19 	add.w	sl, r4, #25
 8010216:	68e3      	ldr	r3, [r4, #12]
 8010218:	6832      	ldr	r2, [r6, #0]
 801021a:	1a9b      	subs	r3, r3, r2
 801021c:	42ab      	cmp	r3, r5
 801021e:	dc26      	bgt.n	801026e <_printf_common+0x96>
 8010220:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010224:	1e13      	subs	r3, r2, #0
 8010226:	6822      	ldr	r2, [r4, #0]
 8010228:	bf18      	it	ne
 801022a:	2301      	movne	r3, #1
 801022c:	0692      	lsls	r2, r2, #26
 801022e:	d42b      	bmi.n	8010288 <_printf_common+0xb0>
 8010230:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010234:	4649      	mov	r1, r9
 8010236:	4638      	mov	r0, r7
 8010238:	47c0      	blx	r8
 801023a:	3001      	adds	r0, #1
 801023c:	d01e      	beq.n	801027c <_printf_common+0xa4>
 801023e:	6823      	ldr	r3, [r4, #0]
 8010240:	68e5      	ldr	r5, [r4, #12]
 8010242:	6832      	ldr	r2, [r6, #0]
 8010244:	f003 0306 	and.w	r3, r3, #6
 8010248:	2b04      	cmp	r3, #4
 801024a:	bf08      	it	eq
 801024c:	1aad      	subeq	r5, r5, r2
 801024e:	68a3      	ldr	r3, [r4, #8]
 8010250:	6922      	ldr	r2, [r4, #16]
 8010252:	bf0c      	ite	eq
 8010254:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010258:	2500      	movne	r5, #0
 801025a:	4293      	cmp	r3, r2
 801025c:	bfc4      	itt	gt
 801025e:	1a9b      	subgt	r3, r3, r2
 8010260:	18ed      	addgt	r5, r5, r3
 8010262:	2600      	movs	r6, #0
 8010264:	341a      	adds	r4, #26
 8010266:	42b5      	cmp	r5, r6
 8010268:	d11a      	bne.n	80102a0 <_printf_common+0xc8>
 801026a:	2000      	movs	r0, #0
 801026c:	e008      	b.n	8010280 <_printf_common+0xa8>
 801026e:	2301      	movs	r3, #1
 8010270:	4652      	mov	r2, sl
 8010272:	4649      	mov	r1, r9
 8010274:	4638      	mov	r0, r7
 8010276:	47c0      	blx	r8
 8010278:	3001      	adds	r0, #1
 801027a:	d103      	bne.n	8010284 <_printf_common+0xac>
 801027c:	f04f 30ff 	mov.w	r0, #4294967295
 8010280:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010284:	3501      	adds	r5, #1
 8010286:	e7c6      	b.n	8010216 <_printf_common+0x3e>
 8010288:	18e1      	adds	r1, r4, r3
 801028a:	1c5a      	adds	r2, r3, #1
 801028c:	2030      	movs	r0, #48	; 0x30
 801028e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010292:	4422      	add	r2, r4
 8010294:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010298:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801029c:	3302      	adds	r3, #2
 801029e:	e7c7      	b.n	8010230 <_printf_common+0x58>
 80102a0:	2301      	movs	r3, #1
 80102a2:	4622      	mov	r2, r4
 80102a4:	4649      	mov	r1, r9
 80102a6:	4638      	mov	r0, r7
 80102a8:	47c0      	blx	r8
 80102aa:	3001      	adds	r0, #1
 80102ac:	d0e6      	beq.n	801027c <_printf_common+0xa4>
 80102ae:	3601      	adds	r6, #1
 80102b0:	e7d9      	b.n	8010266 <_printf_common+0x8e>
	...

080102b4 <_printf_i>:
 80102b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80102b8:	7e0f      	ldrb	r7, [r1, #24]
 80102ba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80102bc:	2f78      	cmp	r7, #120	; 0x78
 80102be:	4691      	mov	r9, r2
 80102c0:	4680      	mov	r8, r0
 80102c2:	460c      	mov	r4, r1
 80102c4:	469a      	mov	sl, r3
 80102c6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80102ca:	d807      	bhi.n	80102dc <_printf_i+0x28>
 80102cc:	2f62      	cmp	r7, #98	; 0x62
 80102ce:	d80a      	bhi.n	80102e6 <_printf_i+0x32>
 80102d0:	2f00      	cmp	r7, #0
 80102d2:	f000 80d8 	beq.w	8010486 <_printf_i+0x1d2>
 80102d6:	2f58      	cmp	r7, #88	; 0x58
 80102d8:	f000 80a3 	beq.w	8010422 <_printf_i+0x16e>
 80102dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80102e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80102e4:	e03a      	b.n	801035c <_printf_i+0xa8>
 80102e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80102ea:	2b15      	cmp	r3, #21
 80102ec:	d8f6      	bhi.n	80102dc <_printf_i+0x28>
 80102ee:	a101      	add	r1, pc, #4	; (adr r1, 80102f4 <_printf_i+0x40>)
 80102f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80102f4:	0801034d 	.word	0x0801034d
 80102f8:	08010361 	.word	0x08010361
 80102fc:	080102dd 	.word	0x080102dd
 8010300:	080102dd 	.word	0x080102dd
 8010304:	080102dd 	.word	0x080102dd
 8010308:	080102dd 	.word	0x080102dd
 801030c:	08010361 	.word	0x08010361
 8010310:	080102dd 	.word	0x080102dd
 8010314:	080102dd 	.word	0x080102dd
 8010318:	080102dd 	.word	0x080102dd
 801031c:	080102dd 	.word	0x080102dd
 8010320:	0801046d 	.word	0x0801046d
 8010324:	08010391 	.word	0x08010391
 8010328:	0801044f 	.word	0x0801044f
 801032c:	080102dd 	.word	0x080102dd
 8010330:	080102dd 	.word	0x080102dd
 8010334:	0801048f 	.word	0x0801048f
 8010338:	080102dd 	.word	0x080102dd
 801033c:	08010391 	.word	0x08010391
 8010340:	080102dd 	.word	0x080102dd
 8010344:	080102dd 	.word	0x080102dd
 8010348:	08010457 	.word	0x08010457
 801034c:	682b      	ldr	r3, [r5, #0]
 801034e:	1d1a      	adds	r2, r3, #4
 8010350:	681b      	ldr	r3, [r3, #0]
 8010352:	602a      	str	r2, [r5, #0]
 8010354:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010358:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801035c:	2301      	movs	r3, #1
 801035e:	e0a3      	b.n	80104a8 <_printf_i+0x1f4>
 8010360:	6820      	ldr	r0, [r4, #0]
 8010362:	6829      	ldr	r1, [r5, #0]
 8010364:	0606      	lsls	r6, r0, #24
 8010366:	f101 0304 	add.w	r3, r1, #4
 801036a:	d50a      	bpl.n	8010382 <_printf_i+0xce>
 801036c:	680e      	ldr	r6, [r1, #0]
 801036e:	602b      	str	r3, [r5, #0]
 8010370:	2e00      	cmp	r6, #0
 8010372:	da03      	bge.n	801037c <_printf_i+0xc8>
 8010374:	232d      	movs	r3, #45	; 0x2d
 8010376:	4276      	negs	r6, r6
 8010378:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801037c:	485e      	ldr	r0, [pc, #376]	; (80104f8 <_printf_i+0x244>)
 801037e:	230a      	movs	r3, #10
 8010380:	e019      	b.n	80103b6 <_printf_i+0x102>
 8010382:	680e      	ldr	r6, [r1, #0]
 8010384:	602b      	str	r3, [r5, #0]
 8010386:	f010 0f40 	tst.w	r0, #64	; 0x40
 801038a:	bf18      	it	ne
 801038c:	b236      	sxthne	r6, r6
 801038e:	e7ef      	b.n	8010370 <_printf_i+0xbc>
 8010390:	682b      	ldr	r3, [r5, #0]
 8010392:	6820      	ldr	r0, [r4, #0]
 8010394:	1d19      	adds	r1, r3, #4
 8010396:	6029      	str	r1, [r5, #0]
 8010398:	0601      	lsls	r1, r0, #24
 801039a:	d501      	bpl.n	80103a0 <_printf_i+0xec>
 801039c:	681e      	ldr	r6, [r3, #0]
 801039e:	e002      	b.n	80103a6 <_printf_i+0xf2>
 80103a0:	0646      	lsls	r6, r0, #25
 80103a2:	d5fb      	bpl.n	801039c <_printf_i+0xe8>
 80103a4:	881e      	ldrh	r6, [r3, #0]
 80103a6:	4854      	ldr	r0, [pc, #336]	; (80104f8 <_printf_i+0x244>)
 80103a8:	2f6f      	cmp	r7, #111	; 0x6f
 80103aa:	bf0c      	ite	eq
 80103ac:	2308      	moveq	r3, #8
 80103ae:	230a      	movne	r3, #10
 80103b0:	2100      	movs	r1, #0
 80103b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80103b6:	6865      	ldr	r5, [r4, #4]
 80103b8:	60a5      	str	r5, [r4, #8]
 80103ba:	2d00      	cmp	r5, #0
 80103bc:	bfa2      	ittt	ge
 80103be:	6821      	ldrge	r1, [r4, #0]
 80103c0:	f021 0104 	bicge.w	r1, r1, #4
 80103c4:	6021      	strge	r1, [r4, #0]
 80103c6:	b90e      	cbnz	r6, 80103cc <_printf_i+0x118>
 80103c8:	2d00      	cmp	r5, #0
 80103ca:	d04d      	beq.n	8010468 <_printf_i+0x1b4>
 80103cc:	4615      	mov	r5, r2
 80103ce:	fbb6 f1f3 	udiv	r1, r6, r3
 80103d2:	fb03 6711 	mls	r7, r3, r1, r6
 80103d6:	5dc7      	ldrb	r7, [r0, r7]
 80103d8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80103dc:	4637      	mov	r7, r6
 80103de:	42bb      	cmp	r3, r7
 80103e0:	460e      	mov	r6, r1
 80103e2:	d9f4      	bls.n	80103ce <_printf_i+0x11a>
 80103e4:	2b08      	cmp	r3, #8
 80103e6:	d10b      	bne.n	8010400 <_printf_i+0x14c>
 80103e8:	6823      	ldr	r3, [r4, #0]
 80103ea:	07de      	lsls	r6, r3, #31
 80103ec:	d508      	bpl.n	8010400 <_printf_i+0x14c>
 80103ee:	6923      	ldr	r3, [r4, #16]
 80103f0:	6861      	ldr	r1, [r4, #4]
 80103f2:	4299      	cmp	r1, r3
 80103f4:	bfde      	ittt	le
 80103f6:	2330      	movle	r3, #48	; 0x30
 80103f8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80103fc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8010400:	1b52      	subs	r2, r2, r5
 8010402:	6122      	str	r2, [r4, #16]
 8010404:	f8cd a000 	str.w	sl, [sp]
 8010408:	464b      	mov	r3, r9
 801040a:	aa03      	add	r2, sp, #12
 801040c:	4621      	mov	r1, r4
 801040e:	4640      	mov	r0, r8
 8010410:	f7ff fee2 	bl	80101d8 <_printf_common>
 8010414:	3001      	adds	r0, #1
 8010416:	d14c      	bne.n	80104b2 <_printf_i+0x1fe>
 8010418:	f04f 30ff 	mov.w	r0, #4294967295
 801041c:	b004      	add	sp, #16
 801041e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010422:	4835      	ldr	r0, [pc, #212]	; (80104f8 <_printf_i+0x244>)
 8010424:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8010428:	6829      	ldr	r1, [r5, #0]
 801042a:	6823      	ldr	r3, [r4, #0]
 801042c:	f851 6b04 	ldr.w	r6, [r1], #4
 8010430:	6029      	str	r1, [r5, #0]
 8010432:	061d      	lsls	r5, r3, #24
 8010434:	d514      	bpl.n	8010460 <_printf_i+0x1ac>
 8010436:	07df      	lsls	r7, r3, #31
 8010438:	bf44      	itt	mi
 801043a:	f043 0320 	orrmi.w	r3, r3, #32
 801043e:	6023      	strmi	r3, [r4, #0]
 8010440:	b91e      	cbnz	r6, 801044a <_printf_i+0x196>
 8010442:	6823      	ldr	r3, [r4, #0]
 8010444:	f023 0320 	bic.w	r3, r3, #32
 8010448:	6023      	str	r3, [r4, #0]
 801044a:	2310      	movs	r3, #16
 801044c:	e7b0      	b.n	80103b0 <_printf_i+0xfc>
 801044e:	6823      	ldr	r3, [r4, #0]
 8010450:	f043 0320 	orr.w	r3, r3, #32
 8010454:	6023      	str	r3, [r4, #0]
 8010456:	2378      	movs	r3, #120	; 0x78
 8010458:	4828      	ldr	r0, [pc, #160]	; (80104fc <_printf_i+0x248>)
 801045a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801045e:	e7e3      	b.n	8010428 <_printf_i+0x174>
 8010460:	0659      	lsls	r1, r3, #25
 8010462:	bf48      	it	mi
 8010464:	b2b6      	uxthmi	r6, r6
 8010466:	e7e6      	b.n	8010436 <_printf_i+0x182>
 8010468:	4615      	mov	r5, r2
 801046a:	e7bb      	b.n	80103e4 <_printf_i+0x130>
 801046c:	682b      	ldr	r3, [r5, #0]
 801046e:	6826      	ldr	r6, [r4, #0]
 8010470:	6961      	ldr	r1, [r4, #20]
 8010472:	1d18      	adds	r0, r3, #4
 8010474:	6028      	str	r0, [r5, #0]
 8010476:	0635      	lsls	r5, r6, #24
 8010478:	681b      	ldr	r3, [r3, #0]
 801047a:	d501      	bpl.n	8010480 <_printf_i+0x1cc>
 801047c:	6019      	str	r1, [r3, #0]
 801047e:	e002      	b.n	8010486 <_printf_i+0x1d2>
 8010480:	0670      	lsls	r0, r6, #25
 8010482:	d5fb      	bpl.n	801047c <_printf_i+0x1c8>
 8010484:	8019      	strh	r1, [r3, #0]
 8010486:	2300      	movs	r3, #0
 8010488:	6123      	str	r3, [r4, #16]
 801048a:	4615      	mov	r5, r2
 801048c:	e7ba      	b.n	8010404 <_printf_i+0x150>
 801048e:	682b      	ldr	r3, [r5, #0]
 8010490:	1d1a      	adds	r2, r3, #4
 8010492:	602a      	str	r2, [r5, #0]
 8010494:	681d      	ldr	r5, [r3, #0]
 8010496:	6862      	ldr	r2, [r4, #4]
 8010498:	2100      	movs	r1, #0
 801049a:	4628      	mov	r0, r5
 801049c:	f7ef fea8 	bl	80001f0 <memchr>
 80104a0:	b108      	cbz	r0, 80104a6 <_printf_i+0x1f2>
 80104a2:	1b40      	subs	r0, r0, r5
 80104a4:	6060      	str	r0, [r4, #4]
 80104a6:	6863      	ldr	r3, [r4, #4]
 80104a8:	6123      	str	r3, [r4, #16]
 80104aa:	2300      	movs	r3, #0
 80104ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80104b0:	e7a8      	b.n	8010404 <_printf_i+0x150>
 80104b2:	6923      	ldr	r3, [r4, #16]
 80104b4:	462a      	mov	r2, r5
 80104b6:	4649      	mov	r1, r9
 80104b8:	4640      	mov	r0, r8
 80104ba:	47d0      	blx	sl
 80104bc:	3001      	adds	r0, #1
 80104be:	d0ab      	beq.n	8010418 <_printf_i+0x164>
 80104c0:	6823      	ldr	r3, [r4, #0]
 80104c2:	079b      	lsls	r3, r3, #30
 80104c4:	d413      	bmi.n	80104ee <_printf_i+0x23a>
 80104c6:	68e0      	ldr	r0, [r4, #12]
 80104c8:	9b03      	ldr	r3, [sp, #12]
 80104ca:	4298      	cmp	r0, r3
 80104cc:	bfb8      	it	lt
 80104ce:	4618      	movlt	r0, r3
 80104d0:	e7a4      	b.n	801041c <_printf_i+0x168>
 80104d2:	2301      	movs	r3, #1
 80104d4:	4632      	mov	r2, r6
 80104d6:	4649      	mov	r1, r9
 80104d8:	4640      	mov	r0, r8
 80104da:	47d0      	blx	sl
 80104dc:	3001      	adds	r0, #1
 80104de:	d09b      	beq.n	8010418 <_printf_i+0x164>
 80104e0:	3501      	adds	r5, #1
 80104e2:	68e3      	ldr	r3, [r4, #12]
 80104e4:	9903      	ldr	r1, [sp, #12]
 80104e6:	1a5b      	subs	r3, r3, r1
 80104e8:	42ab      	cmp	r3, r5
 80104ea:	dcf2      	bgt.n	80104d2 <_printf_i+0x21e>
 80104ec:	e7eb      	b.n	80104c6 <_printf_i+0x212>
 80104ee:	2500      	movs	r5, #0
 80104f0:	f104 0619 	add.w	r6, r4, #25
 80104f4:	e7f5      	b.n	80104e2 <_printf_i+0x22e>
 80104f6:	bf00      	nop
 80104f8:	08010f59 	.word	0x08010f59
 80104fc:	08010f6a 	.word	0x08010f6a

08010500 <__retarget_lock_acquire_recursive>:
 8010500:	4770      	bx	lr

08010502 <__retarget_lock_release_recursive>:
 8010502:	4770      	bx	lr

08010504 <memmove>:
 8010504:	4288      	cmp	r0, r1
 8010506:	b510      	push	{r4, lr}
 8010508:	eb01 0402 	add.w	r4, r1, r2
 801050c:	d902      	bls.n	8010514 <memmove+0x10>
 801050e:	4284      	cmp	r4, r0
 8010510:	4623      	mov	r3, r4
 8010512:	d807      	bhi.n	8010524 <memmove+0x20>
 8010514:	1e43      	subs	r3, r0, #1
 8010516:	42a1      	cmp	r1, r4
 8010518:	d008      	beq.n	801052c <memmove+0x28>
 801051a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801051e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010522:	e7f8      	b.n	8010516 <memmove+0x12>
 8010524:	4402      	add	r2, r0
 8010526:	4601      	mov	r1, r0
 8010528:	428a      	cmp	r2, r1
 801052a:	d100      	bne.n	801052e <memmove+0x2a>
 801052c:	bd10      	pop	{r4, pc}
 801052e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010532:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010536:	e7f7      	b.n	8010528 <memmove+0x24>

08010538 <_realloc_r>:
 8010538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801053c:	4680      	mov	r8, r0
 801053e:	4614      	mov	r4, r2
 8010540:	460e      	mov	r6, r1
 8010542:	b921      	cbnz	r1, 801054e <_realloc_r+0x16>
 8010544:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010548:	4611      	mov	r1, r2
 801054a:	f7ff bc1d 	b.w	800fd88 <_malloc_r>
 801054e:	b92a      	cbnz	r2, 801055c <_realloc_r+0x24>
 8010550:	f7ff fbae 	bl	800fcb0 <_free_r>
 8010554:	4625      	mov	r5, r4
 8010556:	4628      	mov	r0, r5
 8010558:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801055c:	f000 f81b 	bl	8010596 <_malloc_usable_size_r>
 8010560:	4284      	cmp	r4, r0
 8010562:	4607      	mov	r7, r0
 8010564:	d802      	bhi.n	801056c <_realloc_r+0x34>
 8010566:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801056a:	d812      	bhi.n	8010592 <_realloc_r+0x5a>
 801056c:	4621      	mov	r1, r4
 801056e:	4640      	mov	r0, r8
 8010570:	f7ff fc0a 	bl	800fd88 <_malloc_r>
 8010574:	4605      	mov	r5, r0
 8010576:	2800      	cmp	r0, #0
 8010578:	d0ed      	beq.n	8010556 <_realloc_r+0x1e>
 801057a:	42bc      	cmp	r4, r7
 801057c:	4622      	mov	r2, r4
 801057e:	4631      	mov	r1, r6
 8010580:	bf28      	it	cs
 8010582:	463a      	movcs	r2, r7
 8010584:	f7ff fb7e 	bl	800fc84 <memcpy>
 8010588:	4631      	mov	r1, r6
 801058a:	4640      	mov	r0, r8
 801058c:	f7ff fb90 	bl	800fcb0 <_free_r>
 8010590:	e7e1      	b.n	8010556 <_realloc_r+0x1e>
 8010592:	4635      	mov	r5, r6
 8010594:	e7df      	b.n	8010556 <_realloc_r+0x1e>

08010596 <_malloc_usable_size_r>:
 8010596:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801059a:	1f18      	subs	r0, r3, #4
 801059c:	2b00      	cmp	r3, #0
 801059e:	bfbc      	itt	lt
 80105a0:	580b      	ldrlt	r3, [r1, r0]
 80105a2:	18c0      	addlt	r0, r0, r3
 80105a4:	4770      	bx	lr
	...

080105a8 <_init>:
 80105a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80105aa:	bf00      	nop
 80105ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80105ae:	bc08      	pop	{r3}
 80105b0:	469e      	mov	lr, r3
 80105b2:	4770      	bx	lr

080105b4 <_fini>:
 80105b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80105b6:	bf00      	nop
 80105b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80105ba:	bc08      	pop	{r3}
 80105bc:	469e      	mov	lr, r3
 80105be:	4770      	bx	lr
