/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Mar 10 09:35:28 2015
 *                 Full Compile MD5 Checksum  283335a9f9b39f3b588b04c7b60c5ff3
 *                     (minus title and desc)
 *                 MD5 Checksum               241d7af91b1c4184b3f0cfa9382cdd95
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15839
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_SUN_TOP_CTRL_H__
#define BCHP_SUN_TOP_CTRL_H__

/***************************************************************************
 *SUN_TOP_CTRL - Top Control registers
 ***************************************************************************/
#define BCHP_SUN_TOP_CTRL_CHIP_FAMILY_ID         0x00404000 /* [RO] Chip family ID */
#define BCHP_SUN_TOP_CTRL_PRODUCT_ID             0x00404004 /* [RO] Product Revision ID */
#define BCHP_SUN_TOP_CTRL_BSP_FEATURE_TABLE_ADDR 0x00404008 /* [RO] BSP feature table address */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0          0x0040401c /* [RO] Strapping values */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1          0x00404020 /* [RO] Strapping values */
#define BCHP_SUN_TOP_CTRL_BOND_STATUS            0x00404024 /* [RO] Bond option value register */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0      0x00404028 /* [RW] OTP option test register */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1      0x0040402c /* [RW] OTP option test register */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0    0x00404030 /* [RO] OTP option status register */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1    0x00404034 /* [RO] OTP option status register */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0            0x00404038 /* [RW] Semaphore channel 0 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1            0x0040403c /* [RW] Semaphore channel 1 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2            0x00404040 /* [RW] Semaphore channel 2 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3            0x00404044 /* [RW] Semaphore channel 3 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4            0x00404048 /* [RW] Semaphore channel 4 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5            0x0040404c /* [RW] Semaphore channel 5 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6            0x00404050 /* [RW] Semaphore channel 6 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7            0x00404054 /* [RW] Semaphore channel 7 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8            0x00404058 /* [RW] Semaphore channel 8 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9            0x0040405c /* [RW] Semaphore channel 9 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10           0x00404060 /* [RW] Semaphore channel 10 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11           0x00404064 /* [RW] Semaphore channel 11 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12           0x00404068 /* [RW] Semaphore channel 12 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13           0x0040406c /* [RW] Semaphore channel 13 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14           0x00404070 /* [RW] Semaphore channel 14 */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15           0x00404074 /* [RW] Semaphore channel 15 */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_0         0x00404078 /* [RW] General watchdog timer 0 */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_1         0x0040407c /* [RW] General watchdog timer 1 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0         0x00404080 /* [RW] General control register 0 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1         0x00404084 /* [RW] General control register 1 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2         0x00404088 /* [RW] General control register 2 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3         0x0040408c /* [RW] General control register 3 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4         0x00404090 /* [RW] General control register 4 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5         0x00404094 /* [RW] General control register 5 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0       0x00404098 /* [RO] General status register 0 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1       0x0040409c /* [RO] General status register 1 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2       0x004040a0 /* [RO] General status register 2 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0 0x004040a4 /* [RW] General control register without scan 0 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1 0x004040a8 /* [RW] General control register without scan 1 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2 0x004040ac /* [RW] General control register without scan 2 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3 0x004040b0 /* [RW] General control register without scan 3 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4 0x004040b4 /* [RW] General control register without scan 4 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5 0x004040b8 /* [RW] General control register without scan 5 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_3       0x004040bc /* [RO] General status register 3 */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_4       0x004040c0 /* [RO] General status register 4 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0         0x00404100 /* [RW] Pinmux control register 0 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1         0x00404104 /* [RW] Pinmux control register 1 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2         0x00404108 /* [RW] Pinmux control register 2 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3         0x0040410c /* [RW] Pinmux control register 3 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4         0x00404110 /* [RW] Pinmux control register 4 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5         0x00404114 /* [RW] Pinmux control register 5 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6         0x00404118 /* [RW] Pinmux control register 6 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7         0x0040411c /* [RW] Pinmux control register 7 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8         0x00404120 /* [RW] Pinmux control register 8 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9         0x00404124 /* [RW] Pinmux control register 9 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10        0x00404128 /* [RW] Pinmux control register 10 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11        0x0040412c /* [RW] Pinmux control register 11 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12        0x00404130 /* [RW] Pinmux control register 12 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13        0x00404134 /* [RW] Pinmux control register 13 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0     0x00404138 /* [RW] Pad pull-up/pull-down control register 0 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1     0x0040413c /* [RW] Pad pull-up/pull-down control register 1 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2     0x00404140 /* [RW] Pad pull-up/pull-down control register 2 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3     0x00404144 /* [RW] Pad pull-up/pull-down control register 3 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4     0x00404148 /* [RW] Pad pull-up/pull-down control register 4 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5     0x0040414c /* [RW] Pad pull-up/pull-down control register 5 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6     0x00404150 /* [RW] Pad pull-up/pull-down control register 6 */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7     0x00404154 /* [RW] Pad pull-up/pull-down control register 7 */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0     0x00404158 /* [RW] Bypass clock unselect register 0 */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL             0x00404300 /* [RW] Reset control */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE    0x00404304 /* [RW] Reset source enable */
#define BCHP_SUN_TOP_CTRL_SW_MASTER_RESET        0x00404308 /* [RW] Software master reset */
#define BCHP_SUN_TOP_CTRL_HW_RESET_EXTENSION     0x0040430c /* [RW] Hardware reset extension */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR          0x00404310 /* [RO] Reset Monitor */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY          0x00404314 /* [RO] Reset history */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET          0x00404318 /* [WO] Software init 0 set */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR        0x0040431c /* [WO] Software init 0 clear */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS       0x00404320 /* [RO] Software init 0 status */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR  0x00404324 /* [RO] Security software init 0 monitor */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR 0x00404328 /* [RO] Test configuration software init 0 monitor */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR 0x0040432c /* [RO] Final software init 0 monitor */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET          0x00404330 /* [WO] Software init 1 set */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR        0x00404334 /* [WO] Software init 1 clear */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS       0x00404338 /* [RO] Software init 1 status */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR  0x0040433c /* [RO] Security software init 1 monitor */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR 0x00404340 /* [RO] Test configuration software init 1 monitor */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR 0x00404344 /* [RO] Final software init 1 monitor */
#define BCHP_SUN_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER 0x00404348 /* [RW] Software init one-shot trigger */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_WIDTH 0x0040434c /* [RW] One-shot 0 width */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK 0x00404350 /* [RW] One-shot 0 mask for software init 0 */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK 0x00404354 /* [RW] One-shot 0 mask for software init 1 */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_WIDTH 0x00404358 /* [RW] One-shot 1 width */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK 0x0040435c /* [RW] One-shot 1 mask for software init 0 */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK 0x00404360 /* [RW] One-shot 1 mask for software init 1 */
#define BCHP_SUN_TOP_CTRL_UNCLEARED_SCRATCH      0x00404364 /* [RW] Scratch register */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL             0x00404368 /* [RW] Spare control bits reserved for future use */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL         0x00404380 /* [RW] Test port control */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_PEEK     0x00404384 /* [RO] Testport peek register */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_POKE     0x00404388 /* [RW] Testport poke register */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_PEEK      0x0040438c /* [RO] Testport peek register */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_POKE      0x00404390 /* [RW] Testport poke register */
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN         0x00404394 /* [RW] EJTAG input bus enables */
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL       0x00404398 /* [RW] EJTAG output select */
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL             0x004043a0 /* [RW] VTRAP Control */
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS           0x004043a4 /* [RO] VTRAP Status */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0      0x004043a8 /* [RW] UART Router select 0 */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1      0x004043ac /* [RW] UART Router select 1 */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG             0x00404400 /* [RW] Serial Slave Port configuration register */
#define BCHP_SUN_TOP_CTRL_SERS_REV               0x00404420 /* [RO] SERS Revision Register */
#define BCHP_SUN_TOP_CTRL_SERS_CFG               0x00404424 /* [RW] SERS Configuration Register */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL      0x00404514 /* [RW] Block select for RO testmode */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIGURATION     0x00404518 /* [RW] Test configuration */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2      0x0040451c /* [RW] OTP option test register */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2    0x00404520 /* [RO] OTP option status register */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_6         0x00404528 /* [RW] General control register 6 */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_7         0x0040452c /* [RW] General control register 7 */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_AIO 0x00404600 /* [RO] SRAM POWER GATE OUT AIO */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_AIO 0x00404604 /* [RW] SRAM POWER GATE IN AIO */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_BVN 0x00404608 /* [RO] SRAM POWER GATE OUT BVN */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_BVN 0x0040460c /* [RW] SRAM POWER GATE IN BVN */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_DS 0x00404610 /* [RO] SRAM POWER GATE OUT DS */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_DS  0x00404614 /* [RW] SRAM POWER GATE IN DS */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_DVPHR 0x00404618 /* [RO] SRAM POWER GATE OUT DVPHR */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_DVPHR 0x0040461c /* [RW] SRAM POWER GATE IN DVPHR */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_GFX 0x00404620 /* [RO] SRAM POWER GATE OUT GFX */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_GFX 0x00404624 /* [RW] SRAM POWER GATE IN GFX */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_HVD 0x00404628 /* [RO] SRAM POWER GATE OUT HVD */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_HVD 0x0040462c /* [RW] SRAM POWER GATE IN HVD */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAP 0x00404630 /* [RO] SRAM POWER GATE OUT LEAP */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_LEAP 0x00404634 /* [RW] SRAM POWER GATE IN LEAP */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMAC 0x0040463c /* [RO] SRAM POWER GATE OUT MOCAMAC */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMAC 0x00404640 /* [RW] SRAM POWER GATE IN MOCAMAC */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHY 0x00404644 /* [RO] SRAM POWER GATE OUT MOCAPHY */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHY 0x00404648 /* [RW] SRAM POWER GATE IN MOCAPHY */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0 0x0040464c /* [RO] SRAM POWER GATE OUT RAAGA0 */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0 0x00404650 /* [RW] SRAM POWER GATE IN RAAGA0 */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_SID 0x00404654 /* [RO] SRAM POWER GATE OUT SID */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_SID 0x00404658 /* [RW] SRAM POWER GATE IN SID */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_V3D 0x0040465c /* [RO] SRAM POWER GATE OUT V3D */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_V3D 0x00404660 /* [RW] SRAM POWER GATE IN V3D */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_VEC 0x00404664 /* [RO] SRAM POWER GATE OUT VEC */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_VEC 0x00404668 /* [RW] SRAM POWER GATE IN VEC */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_VIP 0x0040466c /* [RO] SRAM POWER GATE OUT VIP */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_VIP 0x00404670 /* [RW] SRAM POWER GATE IN VIP */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_GENET 0x00404674 /* [RO] SRAM POWER GATE OUT GENET */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_GENET 0x00404678 /* [RW] SRAM POWER GATE IN GENET */
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_HIF     0x0040467c /* [RW] MEMORY STANDBY HIF */
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_LEAP    0x00404680 /* [RW] MEMORY STANDBY LEAP */
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_SECTOP  0x00404684 /* [RW] MEMORY STANDBY SECTOP */
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_SYS_AON 0x00404688 /* [RW] MEMORY STANDBY SYS_AON */

/***************************************************************************
 *CHIP_FAMILY_ID - Chip family ID
 ***************************************************************************/
/* SUN_TOP_CTRL :: CHIP_FAMILY_ID :: chip_family_id [31:00] */
#define BCHP_SUN_TOP_CTRL_CHIP_FAMILY_ID_chip_family_id_MASK       0xffffffff
#define BCHP_SUN_TOP_CTRL_CHIP_FAMILY_ID_chip_family_id_SHIFT      0
#define BCHP_SUN_TOP_CTRL_CHIP_FAMILY_ID_chip_family_id_DEFAULT    0x75860000

/***************************************************************************
 *PRODUCT_ID - Product Revision ID
 ***************************************************************************/
/* SUN_TOP_CTRL :: PRODUCT_ID :: product_id [31:00] */
#define BCHP_SUN_TOP_CTRL_PRODUCT_ID_product_id_MASK               0xffffffff
#define BCHP_SUN_TOP_CTRL_PRODUCT_ID_product_id_SHIFT              0
#define BCHP_SUN_TOP_CTRL_PRODUCT_ID_product_id_DEFAULT            0x75860000

/***************************************************************************
 *BSP_FEATURE_TABLE_ADDR - BSP feature table address
 ***************************************************************************/
/* SUN_TOP_CTRL :: BSP_FEATURE_TABLE_ADDR :: bsp_feature_table_addr [31:00] */
#define BCHP_SUN_TOP_CTRL_BSP_FEATURE_TABLE_ADDR_bsp_feature_table_addr_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_BSP_FEATURE_TABLE_ADDR_bsp_feature_table_addr_SHIFT 0
#define BCHP_SUN_TOP_CTRL_BSP_FEATURE_TABLE_ADDR_bsp_feature_table_addr_DEFAULT 0x00000000

/***************************************************************************
 *STRAP_VALUE_0 - Strapping values
 ***************************************************************************/
/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: reserved0 [31:09] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_reserved0_MASK             0xfffffe00
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_reserved0_SHIFT            9

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_boot_shape [08:04] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_boot_shape_MASK      0x000001f0
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_boot_shape_SHIFT     4
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_boot_shape_DEFAULT   0x00000018

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_rc_ep [03:03] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_rc_ep_MASK           0x00000008
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_rc_ep_SHIFT          3
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_rc_ep_DEFAULT        0x00000001

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_pcie_sata [02:02] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_pcie_sata_MASK       0x00000004
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_pcie_sata_SHIFT      2
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_pcie_sata_DEFAULT    0x00000001

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_usb_ipp [01:01] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_usb_ipp_MASK         0x00000002
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_usb_ipp_SHIFT        1
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_usb_ipp_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: STRAP_VALUE_0 :: strap_rsvd_1 [00:00] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_rsvd_1_MASK          0x00000001
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_rsvd_1_SHIFT         0
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_0_strap_rsvd_1_DEFAULT       0x00000000

/***************************************************************************
 *STRAP_VALUE_1 - Strapping values
 ***************************************************************************/
/* SUN_TOP_CTRL :: STRAP_VALUE_1 :: reserved0 [31:05] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_reserved0_MASK             0xffffffe0
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_reserved0_SHIFT            5

/* SUN_TOP_CTRL :: STRAP_VALUE_1 :: strap_xcore_bias_enc [04:03] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_xcore_bias_enc_MASK  0x00000018
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_xcore_bias_enc_SHIFT 3
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_xcore_bias_enc_DEFAULT 0x00000002

/* SUN_TOP_CTRL :: STRAP_VALUE_1 :: strap_mhl_powerup [02:02] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_mhl_powerup_MASK     0x00000004
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_mhl_powerup_SHIFT    2
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_mhl_powerup_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: STRAP_VALUE_1 :: strap_mhl_flash_boot [01:01] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_mhl_flash_boot_MASK  0x00000002
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_mhl_flash_boot_SHIFT 1
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_mhl_flash_boot_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: STRAP_VALUE_1 :: strap_hipass_xtal [00:00] */
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_hipass_xtal_MASK     0x00000001
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_hipass_xtal_SHIFT    0
#define BCHP_SUN_TOP_CTRL_STRAP_VALUE_1_strap_hipass_xtal_DEFAULT  0x00000001

/***************************************************************************
 *BOND_STATUS - Bond option value register
 ***************************************************************************/
/* SUN_TOP_CTRL :: BOND_STATUS :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_reserved0_MASK               0xfffffffe
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_reserved0_SHIFT              1

/* SUN_TOP_CTRL :: BOND_STATUS :: bond_reserved [00:00] */
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_bond_reserved_MASK           0x00000001
#define BCHP_SUN_TOP_CTRL_BOND_STATUS_bond_reserved_SHIFT          0

/***************************************************************************
 *OTP_OPTION_TEST_0 - OTP option test register
 ***************************************************************************/
/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_moca_disable [31:31] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_moca_disable_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_moca_disable_SHIFT 31
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_moca_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_pcie0_disable [30:30] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_pcie0_disable_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_pcie0_disable_SHIFT 30
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_pcie0_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_av_output_disable [29:29] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_av_output_disable_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_av_output_disable_SHIFT 29
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_av_output_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_vc4_disable [28:28] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_vc4_disable_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_vc4_disable_SHIFT 28
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_vc4_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_4kx2k_disable [27:27] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_4kx2k_disable_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_4kx2k_disable_SHIFT 27
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_4kx2k_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_sata_disable [26:26] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_sata_disable_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_sata_disable_SHIFT 26
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_sata_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_macrovision_disable [25:25] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_macrovision_disable_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_macrovision_disable_SHIFT 25
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_macrovision_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_hdcp_disable [24:24] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_hdcp_disable_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_hdcp_disable_SHIFT 24
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_hdcp_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_hdmi_pass_thru_disable [23:23] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_hdmi_pass_thru_disable_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_hdmi_pass_thru_disable_SHIFT 23
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_hdmi_pass_thru_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_hdmi_rx_disable [22:22] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_hdmi_rx_disable_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_hdmi_rx_disable_SHIFT 22
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_hdmi_rx_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_rv9_disable [21:21] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rv9_disable_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rv9_disable_SHIFT 21
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rv9_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: reserved0 [20:13] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_reserved0_MASK         0x001fe000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_reserved0_SHIFT        13

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_hvd0_disable [12:12] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_hvd0_disable_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_hvd0_disable_SHIFT 12
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_hvd0_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: reserved1 [11:11] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_reserved1_MASK         0x00000800
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_reserved1_SHIFT        11

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_reserved_3 [10:10] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_reserved_3_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_reserved_3_SHIFT 10
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_reserved_3_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_avs_disable [09:09] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_avs_disable_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_avs_disable_SHIFT 9
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_avs_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_audio_spdif_disable [08:08] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_audio_spdif_disable_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_audio_spdif_disable_SHIFT 8
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_audio_spdif_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_en_testport [07:07] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_testport_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_testport_SHIFT 7
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_testport_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_en_cr [06:05] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_cr_MASK  0x00000060
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_cr_SHIFT 5
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_en_cr_DEFAULT 0x00000003

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_rave_verify_enable [04:04] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rave_verify_enable_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rave_verify_enable_SHIFT 4
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_rave_verify_enable_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_0 :: otp_option_bsp_spares [03:00] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_bsp_spares_MASK 0x0000000f
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_bsp_spares_SHIFT 0
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_0_otp_option_bsp_spares_DEFAULT 0x00000000

/***************************************************************************
 *OTP_OPTION_TEST_1 - OTP option test register
 ***************************************************************************/
/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_capsense_disable [31:31] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_capsense_disable_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_capsense_disable_SHIFT 31
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_capsense_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_moca2_disable [30:30] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_moca2_disable_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_moca2_disable_SHIFT 30
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_moca2_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_reserved_6 [29:29] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_reserved_6_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_reserved_6_SHIFT 29
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_reserved_6_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_16 [28:28] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_16_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_16_SHIFT 28
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_16_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_15 [27:27] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_15_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_15_SHIFT 27
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_15_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_14 [26:26] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_14_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_14_SHIFT 26
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_14_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_reserved_9 [25:23] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_reserved_9_MASK 0x03800000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_reserved_9_SHIFT 23
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_reserved_9_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_reserved_5 [22:21] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_reserved_5_MASK 0x00600000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_reserved_5_SHIFT 21
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_reserved_5_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_reserved_1 [20:20] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_reserved_1_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_reserved_1_SHIFT 20
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_reserved_1_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_reserved_7 [19:19] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_reserved_7_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_reserved_7_SHIFT 19
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_reserved_7_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_13 [18:18] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_13_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_13_SHIFT 18
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_13_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_12 [17:17] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_12_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_12_SHIFT 17
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_12_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_11 [16:16] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_11_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_11_SHIFT 16
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_11_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_10 [15:15] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_10_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_10_SHIFT 15
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_10_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_9 [14:14] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_9_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_9_SHIFT 14
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_9_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_spare_8 [13:13] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_8_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_8_SHIFT 13
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_spare_8_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_audio_1_disable [12:12] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_audio_1_disable_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_audio_1_disable_SHIFT 12
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_audio_1_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_audio_0_disable [11:11] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_audio_0_disable_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_audio_0_disable_SHIFT 11
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_audio_0_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_reserved_8 [10:08] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_reserved_8_MASK 0x00000700
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_reserved_8_SHIFT 8
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_reserved_8_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_hdcp22_disable [07:07] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_hdcp22_disable_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_hdcp22_disable_SHIFT 7
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_hdcp22_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_hevc_10_bit_disable [06:06] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_hevc_10_bit_disable_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_hevc_10_bit_disable_SHIFT 6
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_hevc_10_bit_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_rfm_disable [05:05] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_rfm_disable_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_rfm_disable_SHIFT 5
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_rfm_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_reserved_2 [04:04] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_reserved_2_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_reserved_2_SHIFT 4
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_reserved_2_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_usb3_func_disable [03:03] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_usb3_func_disable_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_usb3_func_disable_SHIFT 3
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_usb3_func_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_usb_p1_disable [02:02] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_usb_p1_disable_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_usb_p1_disable_SHIFT 2
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_usb_p1_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_usb_p0_disable [01:01] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_usb_p0_disable_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_usb_p0_disable_SHIFT 1
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_usb_p0_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_1 :: otp_option_reserved_10 [00:00] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_reserved_10_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_reserved_10_SHIFT 0
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_1_otp_option_reserved_10_DEFAULT 0x00000000

/***************************************************************************
 *OTP_OPTION_STATUS_0 - OTP option status register
 ***************************************************************************/
/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_moca_disable [31:31] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_moca_disable_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_moca_disable_SHIFT 31

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_pcie0_disable [30:30] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_pcie0_disable_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_pcie0_disable_SHIFT 30

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_av_output_disable [29:29] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_av_output_disable_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_av_output_disable_SHIFT 29

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_vc4_disable [28:28] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_vc4_disable_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_vc4_disable_SHIFT 28

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_4kx2k_disable [27:27] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_4kx2k_disable_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_4kx2k_disable_SHIFT 27

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_sata_disable [26:26] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_sata_disable_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_sata_disable_SHIFT 26

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_macrovision_disable [25:25] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_macrovision_disable_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_macrovision_disable_SHIFT 25

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_hdcp_disable [24:24] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_hdcp_disable_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_hdcp_disable_SHIFT 24

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_hdmi_pass_thru_disable [23:23] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_hdmi_pass_thru_disable_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_hdmi_pass_thru_disable_SHIFT 23

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_hdmi_rx_disable [22:22] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_hdmi_rx_disable_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_hdmi_rx_disable_SHIFT 22

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_rv9_disable [21:21] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_rv9_disable_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_rv9_disable_SHIFT 21

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: reserved0 [20:13] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_reserved0_MASK       0x001fe000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_reserved0_SHIFT      13

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_hvd0_disable [12:12] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_hvd0_disable_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_hvd0_disable_SHIFT 12

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: reserved1 [11:11] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_reserved1_MASK       0x00000800
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_reserved1_SHIFT      11

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_reserved_3 [10:10] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_reserved_3_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_reserved_3_SHIFT 10

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_avs_disable [09:09] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_avs_disable_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_avs_disable_SHIFT 9

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_audio_spdif_disable [08:08] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_audio_spdif_disable_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_audio_spdif_disable_SHIFT 8

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_en_testport [07:07] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_en_testport_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_en_testport_SHIFT 7

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_en_cr [06:05] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_en_cr_MASK 0x00000060
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_en_cr_SHIFT 5

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_rave_verify_enable [04:04] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_rave_verify_enable_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_rave_verify_enable_SHIFT 4

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_0 :: otp_option_bsp_spares [03:00] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_bsp_spares_MASK 0x0000000f
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_0_otp_option_bsp_spares_SHIFT 0

/***************************************************************************
 *OTP_OPTION_STATUS_1 - OTP option status register
 ***************************************************************************/
/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_capsense_disable [31:31] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_capsense_disable_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_capsense_disable_SHIFT 31

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_moca2_disable [30:30] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_moca2_disable_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_moca2_disable_SHIFT 30

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_reserved_6 [29:29] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_reserved_6_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_reserved_6_SHIFT 29

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_16 [28:28] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_16_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_16_SHIFT 28

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_15 [27:27] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_15_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_15_SHIFT 27

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_14 [26:26] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_14_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_14_SHIFT 26

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_reserved_9 [25:23] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_reserved_9_MASK 0x03800000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_reserved_9_SHIFT 23

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_reserved_5 [22:21] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_reserved_5_MASK 0x00600000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_reserved_5_SHIFT 21

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_reserved_1 [20:20] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_reserved_1_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_reserved_1_SHIFT 20

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_reserved_7 [19:19] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_reserved_7_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_reserved_7_SHIFT 19

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_13 [18:18] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_13_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_13_SHIFT 18

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_12 [17:17] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_12_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_12_SHIFT 17

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_11 [16:16] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_11_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_11_SHIFT 16

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_10 [15:15] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_10_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_10_SHIFT 15

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_9 [14:14] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_9_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_9_SHIFT 14

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_spare_8 [13:13] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_8_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_spare_8_SHIFT 13

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_audio_1_disable [12:12] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_audio_1_disable_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_audio_1_disable_SHIFT 12

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_audio_0_disable [11:11] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_audio_0_disable_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_audio_0_disable_SHIFT 11

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_reserved_8 [10:08] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_reserved_8_MASK 0x00000700
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_reserved_8_SHIFT 8

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_hdcp22_disable [07:07] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_hdcp22_disable_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_hdcp22_disable_SHIFT 7

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_hevc_10_bit_disable [06:06] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_hevc_10_bit_disable_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_hevc_10_bit_disable_SHIFT 6

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_rfm_disable [05:05] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_rfm_disable_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_rfm_disable_SHIFT 5

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_reserved_2 [04:04] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_reserved_2_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_reserved_2_SHIFT 4

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_usb3_func_disable [03:03] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_usb3_func_disable_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_usb3_func_disable_SHIFT 3

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_usb_p1_disable [02:02] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_usb_p1_disable_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_usb_p1_disable_SHIFT 2

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_usb_p0_disable [01:01] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_usb_p0_disable_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_usb_p0_disable_SHIFT 1

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_1 :: otp_option_reserved_10 [00:00] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_reserved_10_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_1_otp_option_reserved_10_SHIFT 0

/***************************************************************************
 *SEMAPHORE_0 - Semaphore channel 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_0 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_0 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_semaphore_ctrl_SHIFT         0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_0_semaphore_ctrl_DEFAULT       0x00000000

/***************************************************************************
 *SEMAPHORE_1 - Semaphore channel 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_1 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_1 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_semaphore_ctrl_SHIFT         0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_1_semaphore_ctrl_DEFAULT       0x00000000

/***************************************************************************
 *SEMAPHORE_2 - Semaphore channel 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_2 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_2 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_semaphore_ctrl_SHIFT         0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_2_semaphore_ctrl_DEFAULT       0x00000000

/***************************************************************************
 *SEMAPHORE_3 - Semaphore channel 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_3 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_3 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_semaphore_ctrl_SHIFT         0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_3_semaphore_ctrl_DEFAULT       0x00000000

/***************************************************************************
 *SEMAPHORE_4 - Semaphore channel 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_4 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_4 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_semaphore_ctrl_SHIFT         0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_4_semaphore_ctrl_DEFAULT       0x00000000

/***************************************************************************
 *SEMAPHORE_5 - Semaphore channel 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_5 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_5 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_semaphore_ctrl_SHIFT         0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_5_semaphore_ctrl_DEFAULT       0x00000000

/***************************************************************************
 *SEMAPHORE_6 - Semaphore channel 6
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_6 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_6 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_semaphore_ctrl_SHIFT         0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_6_semaphore_ctrl_DEFAULT       0x00000000

/***************************************************************************
 *SEMAPHORE_7 - Semaphore channel 7
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_7 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_7 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_semaphore_ctrl_SHIFT         0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_7_semaphore_ctrl_DEFAULT       0x00000000

/***************************************************************************
 *SEMAPHORE_8 - Semaphore channel 8
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_8 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_8 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_semaphore_ctrl_SHIFT         0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_8_semaphore_ctrl_DEFAULT       0x00000000

/***************************************************************************
 *SEMAPHORE_9 - Semaphore channel 9
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_9 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_reserved0_MASK               0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_reserved0_SHIFT              8

/* SUN_TOP_CTRL :: SEMAPHORE_9 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_semaphore_ctrl_MASK          0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_semaphore_ctrl_SHIFT         0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_9_semaphore_ctrl_DEFAULT       0x00000000

/***************************************************************************
 *SEMAPHORE_10 - Semaphore channel 10
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_10 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_10 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_semaphore_ctrl_SHIFT        0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_10_semaphore_ctrl_DEFAULT      0x00000000

/***************************************************************************
 *SEMAPHORE_11 - Semaphore channel 11
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_11 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_11 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_semaphore_ctrl_SHIFT        0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_11_semaphore_ctrl_DEFAULT      0x00000000

/***************************************************************************
 *SEMAPHORE_12 - Semaphore channel 12
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_12 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_12 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_semaphore_ctrl_SHIFT        0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_12_semaphore_ctrl_DEFAULT      0x00000000

/***************************************************************************
 *SEMAPHORE_13 - Semaphore channel 13
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_13 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_13 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_semaphore_ctrl_SHIFT        0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_13_semaphore_ctrl_DEFAULT      0x00000000

/***************************************************************************
 *SEMAPHORE_14 - Semaphore channel 14
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_14 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_14 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_semaphore_ctrl_SHIFT        0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_14_semaphore_ctrl_DEFAULT      0x00000000

/***************************************************************************
 *SEMAPHORE_15 - Semaphore channel 15
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEMAPHORE_15 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_reserved0_MASK              0xffffff00
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_reserved0_SHIFT             8

/* SUN_TOP_CTRL :: SEMAPHORE_15 :: semaphore_ctrl [07:00] */
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_semaphore_ctrl_MASK         0x000000ff
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_semaphore_ctrl_SHIFT        0
#define BCHP_SUN_TOP_CTRL_SEMAPHORE_15_semaphore_ctrl_DEFAULT      0x00000000

/***************************************************************************
 *GEN_WATCHDOG_0 - General watchdog timer 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: GEN_WATCHDOG_0 :: watchdog_timeout_value [31:00] */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_0_watchdog_timeout_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_0_watchdog_timeout_value_SHIFT 0
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_0_watchdog_timeout_value_DEFAULT 0x00000000

/***************************************************************************
 *GEN_WATCHDOG_1 - General watchdog timer 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: GEN_WATCHDOG_1 :: watchdog_timeout_value [31:00] */
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_1_watchdog_timeout_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_1_watchdog_timeout_value_SHIFT 0
#define BCHP_SUN_TOP_CTRL_GEN_WATCHDOG_1_watchdog_timeout_value_DEFAULT 0x00000000

/***************************************************************************
 *GENERAL_CTRL_0 - General control register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_31 [31:31] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_31_MASK     0x80000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_31_SHIFT    31
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_31_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_30 [30:30] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_30_MASK     0x40000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_30_SHIFT    30
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_30_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_29 [29:29] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_29_MASK     0x20000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_29_SHIFT    29
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_29_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_28 [28:28] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_28_MASK     0x10000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_28_SHIFT    28
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_28_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_27 [27:27] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_27_MASK     0x08000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_27_SHIFT    27
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_27_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_26 [26:26] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_26_MASK     0x04000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_26_SHIFT    26
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_26_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_25_MASK     0x02000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_25_SHIFT    25
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_25_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_24 [24:24] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_24_MASK     0x01000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_24_SHIFT    24
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_24_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_23_MASK     0x00800000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_23_SHIFT    23
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_23_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_22_MASK     0x00400000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_22_SHIFT    22
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_22_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_21 [21:21] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_21_MASK     0x00200000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_21_SHIFT    21
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_21_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_20_MASK     0x00100000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_20_SHIFT    20
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_20_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_19 [19:19] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_19_MASK     0x00080000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_19_SHIFT    19
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_19_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_18 [18:18] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_18_MASK     0x00040000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_18_SHIFT    18
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_18_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_17_MASK     0x00020000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_17_SHIFT    17
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_17_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_16 [16:16] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_16_MASK     0x00010000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_16_SHIFT    16
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_16_DEFAULT  0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_15 [15:15] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_15_MASK     0x00008000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_15_SHIFT    15
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_15_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_14 [14:14] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_14_MASK     0x00004000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_14_SHIFT    14
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_14_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: multi_D_pad_modehv_override [13:13] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_multi_D_pad_modehv_override_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_multi_D_pad_modehv_override_SHIFT 13
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_multi_D_pad_modehv_override_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: multi_F_pad_modehv_override [12:12] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_multi_F_pad_modehv_override_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_multi_F_pad_modehv_override_SHIFT 12
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_multi_F_pad_modehv_override_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: multi_E_pad_modehv_override [11:11] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_multi_E_pad_modehv_override_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_multi_E_pad_modehv_override_SHIFT 11
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_multi_E_pad_modehv_override_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: multi_A_pad_modehv_override [10:10] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_multi_A_pad_modehv_override_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_multi_A_pad_modehv_override_SHIFT 10
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_multi_A_pad_modehv_override_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: select_oob_pod_interface [09:09] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_select_oob_pod_interface_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_select_oob_pod_interface_SHIFT 9
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_select_oob_pod_interface_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: ana_detect_sdio_1_pd [08:08] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_ana_detect_sdio_1_pd_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_ana_detect_sdio_1_pd_SHIFT 8
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_ana_detect_sdio_1_pd_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: ana_detect_sdio_0_pd [07:07] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_ana_detect_sdio_0_pd_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_ana_detect_sdio_0_pd_SHIFT 7
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_ana_detect_sdio_0_pd_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_6 [06:06] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_6_MASK      0x00000040
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_6_SHIFT     6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_6_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_5_MASK      0x00000020
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_5_SHIFT     5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_5_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: general_ctrl0_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_4_MASK      0x00000010
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_4_SHIFT     4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_general_ctrl0_4_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: sdio_0_pin_sel [03:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_sdio_0_pin_sel_MASK       0x0000000c
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_sdio_0_pin_sel_SHIFT      2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_sdio_0_pin_sel_DEFAULT    0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: sdio_1_pin_sel [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_sdio_1_pin_sel_MASK       0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_sdio_1_pin_sel_SHIFT      1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_sdio_1_pin_sel_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_0 :: rgmii_swap [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_rgmii_swap_MASK           0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_rgmii_swap_SHIFT          0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_0_rgmii_swap_DEFAULT        0x00000000

/***************************************************************************
 *GENERAL_CTRL_1 - General control register 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_reserved0_MASK            0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_reserved0_SHIFT           2

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_1_MASK      0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_1_SHIFT     1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_1_DEFAULT   0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_1 :: general_ctrl1_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_0_MASK      0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_0_SHIFT     0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_1_general_ctrl1_0_DEFAULT   0x00000000

/***************************************************************************
 *GENERAL_CTRL_2 - General control register 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_2 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_reserved0_MASK            0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_reserved0_SHIFT           2

/* SUN_TOP_CTRL :: GENERAL_CTRL_2 :: general_ctrl2_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_general_ctrl2_1_MASK      0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_general_ctrl2_1_SHIFT     1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_general_ctrl2_1_DEFAULT   0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_2 :: general_ctrl2_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_general_ctrl2_0_MASK      0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_general_ctrl2_0_SHIFT     0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_2_general_ctrl2_0_DEFAULT   0x00000000

/***************************************************************************
 *GENERAL_CTRL_3 - General control register 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_3 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_reserved0_MASK            0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_reserved0_SHIFT           2

/* SUN_TOP_CTRL :: GENERAL_CTRL_3 :: general_ctrl3_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_general_ctrl3_1_MASK      0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_general_ctrl3_1_SHIFT     1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_general_ctrl3_1_DEFAULT   0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_3 :: general_ctrl3_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_general_ctrl3_0_MASK      0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_general_ctrl3_0_SHIFT     0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_3_general_ctrl3_0_DEFAULT   0x00000000

/***************************************************************************
 *GENERAL_CTRL_4 - General control register 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_4 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_reserved0_MASK            0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_reserved0_SHIFT           2

/* SUN_TOP_CTRL :: GENERAL_CTRL_4 :: general_ctrl4_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_general_ctrl4_1_MASK      0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_general_ctrl4_1_SHIFT     1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_general_ctrl4_1_DEFAULT   0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_4 :: general_ctrl4_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_general_ctrl4_0_MASK      0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_general_ctrl4_0_SHIFT     0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_4_general_ctrl4_0_DEFAULT   0x00000000

/***************************************************************************
 *GENERAL_CTRL_5 - General control register 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_5 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_reserved0_MASK            0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_reserved0_SHIFT           2

/* SUN_TOP_CTRL :: GENERAL_CTRL_5 :: general_ctrl5_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_general_ctrl5_1_MASK      0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_general_ctrl5_1_SHIFT     1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_general_ctrl5_1_DEFAULT   0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_5 :: general_ctrl5_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_general_ctrl5_0_MASK      0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_general_ctrl5_0_SHIFT     0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_5_general_ctrl5_0_DEFAULT   0x00000000

/***************************************************************************
 *GENERAL_STATUS_0 - General status register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_reserved0_MASK          0xffffff00
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_reserved0_SHIFT         8

/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: general_status0_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_7_MASK  0x00000080
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_7_SHIFT 7

/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: general_status0_6 [06:06] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_6_MASK  0x00000040
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_6_SHIFT 6

/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: general_status0_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_5_MASK  0x00000020
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_5_SHIFT 5

/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: general_status0_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_4_MASK  0x00000010
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_4_SHIFT 4

/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: general_status0_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_3_MASK  0x00000008
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_general_status0_3_SHIFT 3

/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: sat_wbafe_pll_lock [02:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_sat_wbafe_pll_lock_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_sat_wbafe_pll_lock_SHIFT 2

/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: ebi_pad_config [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_ebi_pad_config_MASK     0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_ebi_pad_config_SHIFT    1

/* SUN_TOP_CTRL :: GENERAL_STATUS_0 :: hif_strap_invalid [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_hif_strap_invalid_MASK  0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_0_hif_strap_invalid_SHIFT 0

/***************************************************************************
 *GENERAL_STATUS_1 - General status register 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_1 :: reserved0 [31:04] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_reserved0_MASK          0xfffffff0
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_reserved0_SHIFT         4

/* SUN_TOP_CTRL :: GENERAL_STATUS_1 :: sdio_0_MultiE_pad_vddo [03:03] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_sdio_0_MultiE_pad_vddo_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_sdio_0_MultiE_pad_vddo_SHIFT 3

/* SUN_TOP_CTRL :: GENERAL_STATUS_1 :: sdio_1_MultiF_pad_vddo [02:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_sdio_1_MultiF_pad_vddo_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_sdio_1_MultiF_pad_vddo_SHIFT 2

/* SUN_TOP_CTRL :: GENERAL_STATUS_1 :: sdio_1_MultiA_pad_vddo [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_sdio_1_MultiA_pad_vddo_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_sdio_1_MultiA_pad_vddo_SHIFT 1

/* SUN_TOP_CTRL :: GENERAL_STATUS_1 :: sdio_0_MultiD_pad_vddo [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_sdio_0_MultiD_pad_vddo_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_1_sdio_0_MultiD_pad_vddo_SHIFT 0

/***************************************************************************
 *GENERAL_STATUS_2 - General status register 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_reserved0_MASK          0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_reserved0_SHIFT         2

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_1_MASK  0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_1_SHIFT 1

/* SUN_TOP_CTRL :: GENERAL_STATUS_2 :: general_status2_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_0_MASK  0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_2_general_status2_0_SHIFT 0

/***************************************************************************
 *GENERAL_CTRL_NO_SCAN_0 - General control register without scan 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: reserved0 [31:20] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_reserved0_MASK    0xfff00000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_reserved0_SHIFT   20

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: general_ctrl_no_scan0_19 [19:19] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan0_19_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan0_19_SHIFT 19
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan0_19_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: general_ctrl_no_scan0_18 [18:18] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan0_18_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan0_18_SHIFT 18
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan0_18_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: general_ctrl_no_scan_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_17_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_17_SHIFT 17
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_17_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: general_ctrl_no_scan_16 [16:16] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_16_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_16_SHIFT 16
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_16_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: general_ctrl_no_scan_15 [15:15] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_15_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_15_SHIFT 15
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_15_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: general_ctrl_no_scan_14 [14:14] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_14_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_14_SHIFT 14
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_14_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: general_ctrl_no_scan_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_13_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_13_SHIFT 13
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_13_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: general_ctrl_no_scan_12 [12:12] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_12_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_12_SHIFT 12
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_12_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: general_ctrl_no_scan_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_11_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_11_SHIFT 11
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_11_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: general_ctrl_no_scan_10 [10:10] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_10_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_10_SHIFT 10
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan_10_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: general_ctrl_no_scan0_9 [09:09] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan0_9_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan0_9_SHIFT 9
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_general_ctrl_no_scan0_9_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: multi_A_modehv [08:08] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_multi_A_modehv_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_multi_A_modehv_SHIFT 8
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_multi_A_modehv_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: multi_F_modehv [07:07] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_multi_F_modehv_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_multi_F_modehv_SHIFT 7
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_multi_F_modehv_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: multi_E_modehv [06:06] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_multi_E_modehv_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_multi_E_modehv_SHIFT 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_multi_E_modehv_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: rgmii_0_pad_amp_en [05:05] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_amp_en_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_amp_en_SHIFT 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_amp_en_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: rgmii_0_pad_sel_gmii [04:04] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_sel_gmii_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_sel_gmii_SHIFT 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_sel_gmii_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: rgmii_0_pad_modehv [03:03] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_modehv_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_modehv_SHIFT 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_modehv_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_0 :: rgmii_0_pad_sel [02:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_sel_MASK 0x00000007
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_sel_SHIFT 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_0_rgmii_0_pad_sel_DEFAULT 0x00000007

/***************************************************************************
 *GENERAL_CTRL_NO_SCAN_1 - General control register without scan 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: reserved0 [31:28] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_reserved0_MASK    0xf0000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_reserved0_SHIFT   28

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: chip2pod_moclk [27:27] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_moclk_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_moclk_SHIFT 27
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_moclk_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: chip2pod_mdo7 [26:26] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mdo7_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mdo7_SHIFT 26
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mdo7_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: chip2pod_mdo6 [25:25] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mdo6_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mdo6_SHIFT 25
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mdo6_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: chip2pod_mdo5 [24:24] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mdo5_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mdo5_SHIFT 24
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mdo5_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: chip2pod_mdo4 [23:23] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mdo4_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mdo4_SHIFT 23
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mdo4_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: chip2pod_mdo3 [22:22] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mdo3_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mdo3_SHIFT 22
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mdo3_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: chip2pod_mdo2 [21:21] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mdo2_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mdo2_SHIFT 21
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mdo2_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: chip2pod_mdo1 [20:20] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mdo1_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mdo1_SHIFT 20
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mdo1_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: chip2pod_mdo0 [19:19] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mdo0_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mdo0_SHIFT 19
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mdo0_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: chip2pod_mostrt [18:18] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mostrt_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mostrt_SHIFT 18
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mostrt_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: chip2pod_moval [17:17] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_moval_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_moval_SHIFT 17
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_moval_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pod2chip_miclk [16:16] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_miclk_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_miclk_SHIFT 16
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_miclk_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pod2chip_mdi7 [15:15] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mdi7_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mdi7_SHIFT 15
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mdi7_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pod2chip_mdi6 [14:14] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mdi6_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mdi6_SHIFT 14
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mdi6_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pod2chip_mdi5 [13:13] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mdi5_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mdi5_SHIFT 13
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mdi5_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pod2chip_mdi4 [12:12] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mdi4_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mdi4_SHIFT 12
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mdi4_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pod2chip_mdi3 [11:11] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mdi3_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mdi3_SHIFT 11
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mdi3_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pod2chip_mdi2 [10:10] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mdi2_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mdi2_SHIFT 10
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mdi2_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pod2chip_mdi1 [09:09] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mdi1_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mdi1_SHIFT 9
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mdi1_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pod2chip_mdi0 [08:08] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mdi0_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mdi0_SHIFT 8
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mdi0_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pod2chip_mival [07:07] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mival_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mival_SHIFT 7
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mival_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pod2chip_mistrt [06:06] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mistrt_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mistrt_SHIFT 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mistrt_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: chip2pod_sctl_0 [05:05] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_sctl_0_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_sctl_0_SHIFT 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_sctl_0_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: chip2pod_sdo_0 [04:04] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_sdo_0_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_sdo_0_SHIFT 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_sdo_0_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pod2chip_sdi_0 [03:03] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_sdi_0_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_sdi_0_SHIFT 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_sdi_0_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: chip2pod_sclk_0 [02:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_sclk_0_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_sclk_0_SHIFT 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_sclk_0_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: chip2pod_mclkO [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mclkO_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mclkO_SHIFT 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_chip2pod_mclkO_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_1 :: pod2chip_mclki [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mclki_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mclki_SHIFT 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_1_pod2chip_mclki_DEFAULT 0x00000001

/***************************************************************************
 *GENERAL_CTRL_NO_SCAN_2 - General control register without scan 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: reserved0 [31:30] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_reserved0_MASK    0xc0000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_reserved0_SHIFT   30

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: ebi_hys_en [29:29] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_hys_en_MASK   0x20000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_hys_en_SHIFT  29
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_hys_en_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: emmc_clk_hys_en [28:28] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_clk_hys_en_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_clk_hys_en_SHIFT 28
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_clk_hys_en_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: emmc_pad_slew [27:27] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_slew_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_slew_SHIFT 27
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_slew_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: emmc_pad_sel [26:24] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_sel_MASK 0x07000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_sel_SHIFT 24
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_sel_DEFAULT 0x00000003
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_sel_DRIVE_2MA 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_sel_DRIVE_4MA 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_sel_DRIVE_6MA 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_sel_DRIVE_8MA 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_sel_DRIVE_10MA 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_sel_DRIVE_12MA 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_sel_DRIVE_14MA 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_emmc_pad_sel_DRIVE_16MA 7

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: bspi_pad_src [23:23] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_src_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_src_SHIFT 23
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_src_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: bspi_pad_sel [22:20] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_sel_MASK 0x00700000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_sel_SHIFT 20
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_sel_DEFAULT 0x00000003
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_sel_DRIVE_2MA 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_sel_DRIVE_4MA 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_sel_DRIVE_6MA 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_sel_DRIVE_8MA 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_sel_DRIVE_10MA 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_sel_DRIVE_12MA 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_sel_DRIVE_14MA 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_bspi_pad_sel_DRIVE_16MA 7

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: ebi_4_pad_src [19:19] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_src_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_src_SHIFT 19
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_src_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: ebi_4_pad_sel [18:16] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_sel_MASK 0x00070000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_sel_SHIFT 16
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_sel_DEFAULT 0x00000003
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_sel_DRIVE_2MA 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_sel_DRIVE_4MA 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_sel_DRIVE_6MA 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_sel_DRIVE_8MA 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_sel_DRIVE_10MA 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_sel_DRIVE_12MA 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_sel_DRIVE_14MA 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_4_pad_sel_DRIVE_16MA 7

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: ebi_3_pad_src [15:15] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_src_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_src_SHIFT 15
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_src_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: ebi_3_pad_sel [14:12] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_sel_MASK 0x00007000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_sel_SHIFT 12
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_sel_DEFAULT 0x00000003
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_sel_DRIVE_2MA 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_sel_DRIVE_4MA 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_sel_DRIVE_6MA 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_sel_DRIVE_8MA 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_sel_DRIVE_10MA 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_sel_DRIVE_12MA 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_sel_DRIVE_14MA 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_3_pad_sel_DRIVE_16MA 7

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: ebi_2_pad_src [11:11] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_src_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_src_SHIFT 11
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_src_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: ebi_2_pad_sel [10:08] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_sel_MASK 0x00000700
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_sel_SHIFT 8
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_sel_DEFAULT 0x00000003
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_sel_DRIVE_2MA 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_sel_DRIVE_4MA 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_sel_DRIVE_6MA 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_sel_DRIVE_8MA 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_sel_DRIVE_10MA 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_sel_DRIVE_12MA 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_sel_DRIVE_14MA 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_2_pad_sel_DRIVE_16MA 7

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: ebi_1_pad_src [07:07] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_src_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_src_SHIFT 7
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_src_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: ebi_1_pad_sel [06:04] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_sel_MASK 0x00000070
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_sel_SHIFT 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_sel_DEFAULT 0x00000003
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_sel_DRIVE_2MA 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_sel_DRIVE_4MA 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_sel_DRIVE_6MA 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_sel_DRIVE_8MA 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_sel_DRIVE_10MA 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_sel_DRIVE_12MA 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_sel_DRIVE_14MA 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_1_pad_sel_DRIVE_16MA 7

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: ebi_0_pad_src [03:03] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_src_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_src_SHIFT 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_src_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_2 :: ebi_0_pad_sel [02:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_sel_MASK 0x00000007
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_sel_SHIFT 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_sel_DEFAULT 0x00000003
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_sel_DRIVE_2MA 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_sel_DRIVE_4MA 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_sel_DRIVE_6MA 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_sel_DRIVE_8MA 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_sel_DRIVE_10MA 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_sel_DRIVE_12MA 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_sel_DRIVE_14MA 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_2_ebi_0_pad_sel_DRIVE_16MA 7

/***************************************************************************
 *GENERAL_CTRL_NO_SCAN_3 - General control register without scan 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: general_ctrl_no_scan3_31 [31:31] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_general_ctrl_no_scan3_31_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_general_ctrl_no_scan3_31_SHIFT 31
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_general_ctrl_no_scan3_31_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: general_ctrl_no_scan3_30 [30:30] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_general_ctrl_no_scan3_30_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_general_ctrl_no_scan3_30_SHIFT 30
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_general_ctrl_no_scan3_30_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: gpio_31to46_hys_en [29:29] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_31to46_hys_en_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_31to46_hys_en_SHIFT 29
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_31to46_hys_en_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: gpio_12to16_pad_slew [28:28] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_12to16_pad_slew_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_12to16_pad_slew_SHIFT 28
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_12to16_pad_slew_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: gpio_12to16_pad_sel [27:25] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_12to16_pad_sel_MASK 0x0e000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_12to16_pad_sel_SHIFT 25
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_12to16_pad_sel_DEFAULT 0x00000003
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_12to16_pad_sel_DRIVE_2MA 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_12to16_pad_sel_DRIVE_4MA 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_12to16_pad_sel_DRIVE_6MA 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_12to16_pad_sel_DRIVE_8MA 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_12to16_pad_sel_DRIVE_10MA 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_12to16_pad_sel_DRIVE_12MA 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_12to16_pad_sel_DRIVE_14MA 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_12to16_pad_sel_DRIVE_16MA 7

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: pkt0_hys_en [24:24] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_pkt0_hys_en_MASK  0x01000000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_pkt0_hys_en_SHIFT 24
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_pkt0_hys_en_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: gpio_98to109_pad_hys_en [23:23] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_98to109_pad_hys_en_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_98to109_pad_hys_en_SHIFT 23
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_98to109_pad_hys_en_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: gpio_98to109_pad_slew [22:22] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_98to109_pad_slew_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_98to109_pad_slew_SHIFT 22
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_98to109_pad_slew_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: gpio_98to109_pad_sel [21:19] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_98to109_pad_sel_MASK 0x00380000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_98to109_pad_sel_SHIFT 19
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_98to109_pad_sel_DEFAULT 0x00000003
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_98to109_pad_sel_DRIVE_2MA 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_98to109_pad_sel_DRIVE_4MA 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_98to109_pad_sel_DRIVE_6MA 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_98to109_pad_sel_DRIVE_8MA 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_98to109_pad_sel_DRIVE_10MA 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_98to109_pad_sel_DRIVE_12MA 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_98to109_pad_sel_DRIVE_14MA 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_98to109_pad_sel_DRIVE_16MA 7

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: gpio_00to10_pad_hys_en [18:18] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_00to10_pad_hys_en_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_00to10_pad_hys_en_SHIFT 18
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_00to10_pad_hys_en_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: gpio_00to10_pad_slew [17:17] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_00to10_pad_slew_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_00to10_pad_slew_SHIFT 17
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_00to10_pad_slew_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: gpio_00to10_pad_sel [16:14] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_00to10_pad_sel_MASK 0x0001c000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_00to10_pad_sel_SHIFT 14
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_00to10_pad_sel_DEFAULT 0x00000003
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_00to10_pad_sel_DRIVE_2MA 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_00to10_pad_sel_DRIVE_4MA 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_00to10_pad_sel_DRIVE_6MA 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_00to10_pad_sel_DRIVE_8MA 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_00to10_pad_sel_DRIVE_10MA 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_00to10_pad_sel_DRIVE_12MA 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_00to10_pad_sel_DRIVE_14MA 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_00to10_pad_sel_DRIVE_16MA 7

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: mtsif_hys_en [13:13] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_mtsif_hys_en_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_mtsif_hys_en_SHIFT 13
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_mtsif_hys_en_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: gpio_91to95_pad_sel [12:10] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_91to95_pad_sel_MASK 0x00001c00
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_91to95_pad_sel_SHIFT 10
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_91to95_pad_sel_DEFAULT 0x00000003
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_91to95_pad_sel_DRIVE_2MA 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_91to95_pad_sel_DRIVE_4MA 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_91to95_pad_sel_DRIVE_6MA 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_91to95_pad_sel_DRIVE_8MA 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_91to95_pad_sel_DRIVE_10MA 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_91to95_pad_sel_DRIVE_12MA 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_91to95_pad_sel_DRIVE_14MA 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_91to95_pad_sel_DRIVE_16MA 7

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: gpio_91to95_pad_slew [09:09] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_91to95_pad_slew_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_91to95_pad_slew_SHIFT 9
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_gpio_91to95_pad_slew_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: pkt2_hys_en [08:08] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_pkt2_hys_en_MASK  0x00000100
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_pkt2_hys_en_SHIFT 8
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_pkt2_hys_en_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: pkt3_hys_en [07:07] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_pkt3_hys_en_MASK  0x00000080
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_pkt3_hys_en_SHIFT 7
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_pkt3_hys_en_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: pkt2_alt_hys_en [06:06] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_pkt2_alt_hys_en_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_pkt2_alt_hys_en_SHIFT 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_pkt2_alt_hys_en_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: sc0_pad_sel [05:03] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_sc0_pad_sel_MASK  0x00000038
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_sc0_pad_sel_SHIFT 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_sc0_pad_sel_DEFAULT 0x00000003
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_sc0_pad_sel_DRIVE_2MA 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_sc0_pad_sel_DRIVE_4MA 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_sc0_pad_sel_DRIVE_6MA 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_sc0_pad_sel_DRIVE_8MA 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_sc0_pad_sel_DRIVE_10MA 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_sc0_pad_sel_DRIVE_12MA 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_sc0_pad_sel_DRIVE_14MA 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_sc0_pad_sel_DRIVE_16MA 7

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_3 :: sata_refsel [02:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_sata_refsel_MASK  0x00000007
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_sata_refsel_SHIFT 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_3_sata_refsel_DEFAULT 0x00000000

/***************************************************************************
 *GENERAL_CTRL_NO_SCAN_4 - General control register without scan 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_4 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_reserved0_MASK    0xfffffffc
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_reserved0_SHIFT   2

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_4 :: general_ctrl_no_scan4_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_general_ctrl_no_scan4_1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_general_ctrl_no_scan4_1_SHIFT 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_general_ctrl_no_scan4_1_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_4 :: general_ctrl_no_scan4_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_general_ctrl_no_scan4_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_general_ctrl_no_scan4_0_SHIFT 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_4_general_ctrl_no_scan4_0_DEFAULT 0x00000000

/***************************************************************************
 *GENERAL_CTRL_NO_SCAN_5 - General control register without scan 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_5 :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_reserved0_MASK    0xffffff00
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_reserved0_SHIFT   8

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_5 :: egphy_test_pin_mux_sel [07:07] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_egphy_test_pin_mux_sel_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_egphy_test_pin_mux_sel_SHIFT 7
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_egphy_test_pin_mux_sel_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_5 :: test_thp_hys_en [06:06] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_thp_hys_en_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_thp_hys_en_SHIFT 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_thp_hys_en_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_5 :: test_thp_oeb [05:05] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_thp_oeb_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_thp_oeb_SHIFT 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_thp_oeb_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_5 :: test_thp_do [04:04] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_thp_do_MASK  0x00000010
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_thp_do_SHIFT 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_thp_do_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_5 :: test_drive_src [03:03] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_src_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_src_SHIFT 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_src_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: GENERAL_CTRL_NO_SCAN_5 :: test_drive_sel [02:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_sel_MASK 0x00000007
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_sel_SHIFT 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_sel_DEFAULT 0x00000003
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_sel_DRIVE_2MA 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_sel_DRIVE_4MA 1
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_sel_DRIVE_6MA 2
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_sel_DRIVE_8MA 3
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_sel_DRIVE_10MA 4
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_sel_DRIVE_12MA 5
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_sel_DRIVE_14MA 6
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_NO_SCAN_5_test_drive_sel_DRIVE_16MA 7

/***************************************************************************
 *GENERAL_STATUS_3 - General status register 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_3 :: cpu_system_counter [31:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_3_cpu_system_counter_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_3_cpu_system_counter_SHIFT 0

/***************************************************************************
 *GENERAL_STATUS_4 - General status register 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_STATUS_4 :: cpu_system_counter [31:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_4_cpu_system_counter_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_GENERAL_STATUS_4_cpu_system_counter_SHIFT 0

/***************************************************************************
 *PIN_MUX_CTRL_0 - Pinmux control register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: onoff_sf_mosi [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_sf_mosi_MASK        0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_sf_mosi_SHIFT       28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_sf_mosi_DEFAULT     0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_sf_mosi_ONOFF_SF_MOSI 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_sf_mosi_TSPI_S0_MOSI 1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: onoff_sf_miso [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_sf_miso_MASK        0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_sf_miso_SHIFT       24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_sf_miso_DEFAULT     0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_sf_miso_ONOFF_SF_MISO 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_sf_miso_TSPI_S0_MISO 1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: onoff_sf_sck [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_sf_sck_MASK         0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_sf_sck_SHIFT        20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_sf_sck_DEFAULT      0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_sf_sck_ONOFF_SF_SCK 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_sf_sck_TSPI_S0_SCK  1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: onoff_usb1_pwron [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_usb1_pwron_MASK     0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_usb1_pwron_SHIFT    16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_usb1_pwron_DEFAULT  0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_usb1_pwron_ONOFF_USB1_PWRON 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_usb1_pwron_TP_OUT_27 1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: onoff_usb0_pwron [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_usb0_pwron_MASK     0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_usb0_pwron_SHIFT    12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_usb0_pwron_DEFAULT  0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_usb0_pwron_ONOFF_USB0_PWRON 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_usb0_pwron_TP_IN_27 1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: onoff_aud0_spdif [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_aud0_spdif_MASK     0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_aud0_spdif_SHIFT    8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_aud0_spdif_DEFAULT  0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_aud0_spdif_ONOFF_AUD0_SPDIF 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_aud0_spdif_TP_IN_13 1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: onoff_pcie_clkreqb [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_pcie_clkreqb_MASK   0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_pcie_clkreqb_SHIFT  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_pcie_clkreqb_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_pcie_clkreqb_ONOFF_PCIE_CLKREQB 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_pcie_clkreqb_TP_OUT_11 1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_0 :: onoff_pcie_rstb [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_pcie_rstb_MASK      0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_pcie_rstb_SHIFT     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_pcie_rstb_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_pcie_rstb_ONOFF_PCIE_RSTB 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_0_onoff_pcie_rstb_TP_IN_11  1

/***************************************************************************
 *PIN_MUX_CTRL_1 - Pinmux control register 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: onoff_ebi_data_05 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_05_MASK    0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_05_SHIFT   28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_05_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_05_ONOFF_EBI_DATA_05 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_05_TSPI_S1_MISO 1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: onoff_ebi_data_04 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_04_MASK    0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_04_SHIFT   24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_04_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_04_ONOFF_EBI_DATA_04 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_04_TSPI_S1_SCK 1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: onoff_ebi_data_03 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_03_MASK    0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_03_SHIFT   20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_03_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_03_ONOFF_EBI_DATA_03 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_03_SD_CARD1_0_DAT3 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_03_TSPI_S2_SS0B 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_03_SATA_MDIO 3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: onoff_ebi_data_02 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_02_MASK    0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_02_SHIFT   16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_02_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_02_ONOFF_EBI_DATA_02 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_02_SD_CARD1_0_DAT2 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_02_TSPI_S2_MOSI 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_02_TP_IN_29 3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: onoff_ebi_data_01 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_01_MASK    0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_01_SHIFT   12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_01_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_01_ONOFF_EBI_DATA_01 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_01_SD_CARD1_0_DAT1 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_01_TSPI_S2_MISO 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_01_TP_OUT_29 3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: onoff_ebi_data_00 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_00_MASK    0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_00_SHIFT   8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_00_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_00_ONOFF_EBI_DATA_00 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_00_SD_CARD1_0_DAT0 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_00_TSPI_S2_SCK 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_ebi_data_00_SATA_MDCLK 3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: onoff_sf_wpb [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_sf_wpb_MASK         0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_sf_wpb_SHIFT        4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_sf_wpb_DEFAULT      0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_sf_wpb_ONOFF_SF_WPB 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_sf_wpb_TP_IN_17     1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_1 :: onoff_sf_holdb [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_sf_holdb_MASK       0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_sf_holdb_SHIFT      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_sf_holdb_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_sf_holdb_ONOFF_SF_HOLDB 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_1_onoff_sf_holdb_TP_OUT_17  1

/***************************************************************************
 *PIN_MUX_CTRL_2 - Pinmux control register 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: onoff_ebi_tsb [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_tsb_MASK        0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_tsb_SHIFT       28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_tsb_DEFAULT     0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_tsb_ONOFF_EBI_TSB 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_tsb_RSVD        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_tsb_SD_CARD1_0_PRES 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_tsb_TSPI_S3_MISO 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_tsb_TP_OUT_31   4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: onoff_ebi_rdb [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_rdb_MASK        0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_rdb_SHIFT       24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_rdb_DEFAULT     0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_rdb_ONOFF_EBI_RDB 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_rdb_RSVD        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_rdb_TSPI_S3_SCK 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_rdb_TP_OUT_30   3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: onoff_ebi_we0b [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_we0b_MASK       0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_we0b_SHIFT      20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_we0b_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_we0b_ONOFF_EBI_WE0B 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_we0b_RSVD       1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_we0b_SD_CARD1_0_CLK 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_we0b_TP_OUT_20  3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: onoff_ebi_cs2b [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_cs2b_MASK       0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_cs2b_SHIFT      16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_cs2b_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_cs2b_ONOFF_EBI_CS2B 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_cs2b_TP_IN_20   1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: onoff_ebi_cs1b [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_cs1b_MASK       0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_cs1b_SHIFT      12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_cs1b_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_cs1b_ONOFF_EBI_CS1B 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_cs1b_TP_OUT_25  1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: onoff_ebi_cs0b [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_cs0b_MASK       0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_cs0b_SHIFT      8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_cs0b_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_cs0b_ONOFF_EBI_CS0B 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_cs0b_TSPI_S0_SS0B 1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: onoff_ebi_data_07 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_data_07_MASK    0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_data_07_SHIFT   4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_data_07_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_data_07_ONOFF_EBI_DATA_07 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_data_07_TSPI_S1_SS0B 1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_2 :: onoff_ebi_data_06 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_data_06_MASK    0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_data_06_SHIFT   0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_data_06_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_data_06_ONOFF_EBI_DATA_06 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_2_onoff_ebi_data_06_TSPI_S1_MOSI 1

/***************************************************************************
 *PIN_MUX_CTRL_3 - Pinmux control register 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: onoff_gpio_001 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_gpio_001_MASK       0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_gpio_001_SHIFT      28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_gpio_001_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_gpio_001_ONOFF_GPIO_001 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_gpio_001_SD_CARD1_1_CLK 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_gpio_001_UART_TXD_0 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_gpio_001_LED_LD_9   3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_gpio_001_CHIP2POD_MOSTRT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_gpio_001_RMXP_SYNC  5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_gpio_001_PM_GPIO_001 6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: onoff_gpio_000 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_gpio_000_MASK       0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_gpio_000_SHIFT      24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_gpio_000_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_gpio_000_ONOFF_GPIO_000 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_gpio_000_SD_CARD1_1_CMD 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_gpio_000_UART_RXD_0 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_gpio_000_LED_LD_8   3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_gpio_000_CHIP2POD_MOVAL 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_gpio_000_RMXP_VALID 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_gpio_000_PM_GPIO_000 6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: onoff_emmc_clk [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_emmc_clk_MASK       0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_emmc_clk_SHIFT      20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_emmc_clk_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_emmc_clk_ONOFF_EMMC_CLK 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_emmc_clk_TP_IN_25   1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: onoff_emmc_cmd [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_emmc_cmd_MASK       0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_emmc_cmd_SHIFT      16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_emmc_cmd_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_emmc_cmd_ONOFF_EMMC_CMD 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_emmc_cmd_TP_OUT_23  1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: onoff_ebi_nand_dqs [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_nand_dqs_MASK   0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_nand_dqs_SHIFT  12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_nand_dqs_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_nand_dqs_ONOFF_EBI_NAND_DQS 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_nand_dqs_RSVD   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_nand_dqs_RSVD_1 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_nand_dqs_SD_CARD1_0_PWR0 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_nand_dqs_TP_IN_23 4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: onoff_ebi_nand_wpb [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_nand_wpb_MASK   0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_nand_wpb_SHIFT  8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_nand_wpb_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_nand_wpb_ONOFF_EBI_NAND_WPB 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_nand_wpb_RSVD   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_nand_wpb_RSVD_1 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_nand_wpb_SD_CARD1_0_WPROT 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_nand_wpb_TP_IN_14 4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: onoff_ebi_nand_rbb [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_nand_rbb_MASK   0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_nand_rbb_SHIFT  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_nand_rbb_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_nand_rbb_ONOFF_EBI_NAND_RBB 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_nand_rbb_RSVD   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_nand_rbb_RSVD_1 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_nand_rbb_SD_CARD1_0_CMD 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_nand_rbb_TSPI_S3_SS0B 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_nand_rbb_TP_IN_31 5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_3 :: onoff_ebi_dsb [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_dsb_MASK        0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_dsb_SHIFT       0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_dsb_DEFAULT     0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_dsb_ONOFF_EBI_DSB 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_dsb_RSVD        1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_dsb_SD_CARD1_0_LED 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_dsb_TSPI_S3_MOSI 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_3_onoff_ebi_dsb_TP_IN_30    4

/***************************************************************************
 *PIN_MUX_CTRL_4 - Pinmux control register 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: onoff_gpio_009 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_009_MASK       0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_009_SHIFT      28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_009_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_009_ONOFF_GPIO_009 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_009_SD_CARD1_1_PWR0 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_009_SPI_M_SS0B 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_009_PWM0       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_009_CHIP2POD_MDO7 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_009_RMXP_DATA7 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_009_PM_GPIO_009 6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: onoff_gpio_008 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_008_MASK       0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_008_SHIFT      24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_008_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_008_ONOFF_GPIO_008 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_008_SD_CARD1_1_WPROT 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_008_SPI_M_MOSI 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_008_PWM1       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_008_CHIP2POD_MDO6 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_008_RMXP_DATA6 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_008_PM_GPIO_008 6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: onoff_gpio_007 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_007_MASK       0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_007_SHIFT      20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_007_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_007_ONOFF_GPIO_007 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_007_SPI_M_MISO 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_007_LED_LD_15  2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_007_CHIP2POD_MDO5 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_007_RMXP_DATA5 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_007_PM_GPIO_007 5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: onoff_gpio_006 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_006_MASK       0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_006_SHIFT      16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_006_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_006_ONOFF_GPIO_006 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_006_SD_CARD1_1_PRES 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_006_SPI_M_SCK  2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_006_LED_LD_14  3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_006_CHIP2POD_MDO4 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_006_RMXP_DATA4 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_006_PM_GPIO_006 6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: onoff_gpio_005 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_005_MASK       0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_005_SHIFT      12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_005_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_005_ONOFF_GPIO_005 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_005_SD_CARD1_1_DAT3 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_005_UART_TXD_2 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_005_LED_LD_13  3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_005_VEC_VSYNC  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_005_CHIP2POD_MDO3 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_005_RMXP_DATA3 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_005_PM_GPIO_005 7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: onoff_gpio_004 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_004_MASK       0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_004_SHIFT      8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_004_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_004_ONOFF_GPIO_004 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_004_SD_CARD1_1_DAT2 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_004_UART_RXD_2 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_004_LED_LD_12  3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_004_VEC_HSYNC  4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_004_CHIP2POD_MDO2 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_004_RMXP_DATA2 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_004_PM_GPIO_004 7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: onoff_gpio_003 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_003_MASK       0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_003_SHIFT      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_003_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_003_ONOFF_GPIO_003 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_003_SD_CARD1_1_DAT1 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_003_UART_TXD_1 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_003_LED_LD_11  3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_003_IR_IN1     4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_003_CHIP2POD_MDO1 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_003_RMXP_DATA1 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_003_PM_GPIO_003 7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_4 :: onoff_gpio_002 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_002_MASK       0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_002_SHIFT      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_002_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_002_ONOFF_GPIO_002 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_002_SD_CARD1_1_DAT0 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_002_UART_RXD_1 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_002_LED_LD_10  3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_002_CHIP2POD_MDO0 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_002_RMXP_DATA0 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_4_onoff_gpio_002_PM_GPIO_002 6

/***************************************************************************
 *PIN_MUX_CTRL_5 - Pinmux control register 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: onoff_gpio_099 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_099_MASK       0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_099_SHIFT      28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_099_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_099_ONOFF_GPIO_099 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_099_SD_CARD0_0_CLK 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_099_PKT_DATA1_ALT1 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_099_UART_RTS_0 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_099_RSVD_EBI_DATA9 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_099_EXT_IRQB_0 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_099_PM_GPIO_099 6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: onoff_gpio_098 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_098_MASK       0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_098_SHIFT      24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_098_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_098_ONOFF_GPIO_098 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_098_SD_CARD0_0_CMD 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_098_PKT_CLK1_ALT1 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_098_UART_CTS_0 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_098_RSVD_EBI_DATA8 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_098_EXT_IRQB_5 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_098_PM_GPIO_098 6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: onoff_gpio_016 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_016_MASK       0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_016_SHIFT      20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_016_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_016_ONOFF_GPIO_016 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_016_PKT_VALID0_ALT1 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_016_SPI_M_SS0B 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_016_AUD_FS_CLK0 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_016_PM_GPIO_016 4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: onoff_gpio_015 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_015_MASK       0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_015_SHIFT      16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_015_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_015_ONOFF_GPIO_015 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_015_PKT_ERROR0_ALT1 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_015_SPI_M_SS1B 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_015_POD2CHIP_MCLKI 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_015_PPKT_CLK   4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_015_PM_GPIO_015 5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: onoff_gpio_014 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_014_MASK       0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_014_SHIFT      12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_014_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_014_ONOFF_GPIO_014 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_014_PKT_SYNC0_ALT1 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_014_SPI_M_MOSI 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_014_I2S_LR0_OUT 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_014_I2S_LR0_IN 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_014_PM_GPIO_014 5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: onoff_gpio_013 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_013_MASK       0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_013_SHIFT      8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_013_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_013_ONOFF_GPIO_013 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_013_PKT_DATA0_ALT1 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_013_SPI_M_MISO 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_013_I2S_DATA0_OUT 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_013_I2S_DATA0_IN 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_013_PM_GPIO_013 5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: onoff_gpio_012 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_012_MASK       0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_012_SHIFT      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_012_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_012_ONOFF_GPIO_012 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_012_PKT_CLK0_ALT1 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_012_SPI_M_SCK  2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_012_I2S_CLK0_OUT 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_012_I2S_CLK0_IN 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_012_PM_GPIO_012 5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_5 :: onoff_gpio_010 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_010_MASK       0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_010_SHIFT      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_010_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_010_ONOFF_GPIO_010 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_010_SD_CARD1_1_LED 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_010_SPI_M_SS1B 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_010_PWM3       3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_010_CHIP2POD_MCLKO 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_010_CHIP2POD_MOCLK 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_010_RMXP_CLK   6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_5_onoff_gpio_010_PM_GPIO_010 7

/***************************************************************************
 *PIN_MUX_CTRL_6 - Pinmux control register 6
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: onoff_gpio_107 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_107_MASK       0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_107_SHIFT      28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_107_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_107_ONOFF_GPIO_107 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_107_SD_CARD0_0_WPROT 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_107_RMX_PAUSE1 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_107_UART_RTS_2 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_107_RSVD_EBI_ADDR_2 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_107_PWM3       5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_107_PM_GPIO_107 6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: onoff_gpio_106 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_106_MASK       0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_106_SHIFT      24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_106_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_106_ONOFF_GPIO_106 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_106_RMX_SYNC1  1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_106_UART_CTS_2 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_106_RSVD_EBI_ADDR_1 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_106_PWM0       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_106_PM_GPIO_106 5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: onoff_gpio_105 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_105_MASK       0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_105_SHIFT      20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_105_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_105_ONOFF_GPIO_105 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_105_SD_CARD0_0_LED 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_105_RMX_DATA1  2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_105_UART_TXD_2 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_105_RSVD_EBI_DATA15 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_105_PWM1       5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_105_AUD_FS_CLK0 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_105_SC_CLK_OUT 7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_105_PM_GPIO_105 8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: onoff_gpio_104 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_104_MASK       0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_104_SHIFT      16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_104_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_104_ONOFF_GPIO_104 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_104_SD_CARD0_0_PRES 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_104_RMX_CLK1   2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_104_UART_RXD_2 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_104_RSVD_EBI_DATA14 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_104_IR_IN1     5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_104_PM_GPIO_104 6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: onoff_gpio_103 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_103_MASK       0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_103_SHIFT      12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_103_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_103_ONOFF_GPIO_103 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_103_SD_CARD0_0_DAT3 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_103_UART_RTS_1 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_103_RSVD_EBI_DATA13 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_103_EXT_IRQB_4 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_103_PM_GPIO_103 5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: onoff_gpio_102 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_102_MASK       0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_102_SHIFT      8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_102_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_102_ONOFF_GPIO_102 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_102_SD_CARD0_0_DAT2 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_102_PKT_VALID1_ALT1 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_102_UART_CTS_1 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_102_RSVD_EBI_DATA12 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_102_EXT_IRQB_3 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_102_PM_GPIO_102 6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: onoff_gpio_101 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_101_MASK       0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_101_SHIFT      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_101_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_101_ONOFF_GPIO_101 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_101_SD_CARD0_0_DAT1 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_101_PKT_ERROR1_ALT1 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_101_UART_TXD_1 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_101_RSVD_EBI_DATA11 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_101_EXT_IRQB_2 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_101_PM_GPIO_101 6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_6 :: onoff_gpio_100 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_100_MASK       0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_100_SHIFT      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_100_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_100_ONOFF_GPIO_100 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_100_SD_CARD0_0_DAT0 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_100_PKT_SYNC1_ALT1 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_100_UART_RXD_1 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_100_RSVD_EBI_DATA10 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_100_EXT_IRQB_1 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_6_onoff_gpio_100_PM_GPIO_100 6

/***************************************************************************
 *PIN_MUX_CTRL_7 - Pinmux control register 7
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: onoff_gpio_036 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_036_MASK       0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_036_SHIFT      28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_036_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_036_ONOFF_GPIO_036 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_036_POD2CHIP_MISTRT 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_036_PPKT_SYNC  2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_036_USB0_PWRON_SEC 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_036_PM_GPIO_036 4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: onoff_gpio_035 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_035_MASK       0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_035_SHIFT      24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_035_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_035_ONOFF_GPIO_035 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_035_CHIP2POD_SCTL0 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_035_SPI_M_SS0B 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_035_VEC_VSYNC  3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_035_RSVD_EBI_WE1B 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_035_PM_GPIO_035 5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: onoff_gpio_034 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_034_MASK       0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_034_SHIFT      20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_034_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_034_ONOFF_GPIO_034 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_034_CHIP2POD_SDO0 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_034_SPI_M_MOSI 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_034_VEC_HSYNC  3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_034_RSVD_EBI_WAITB 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_034_PM_GPIO_034 5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: onoff_gpio_033 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_033_MASK       0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_033_SHIFT      16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_033_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_033_ONOFF_GPIO_033 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_033_POD2CHIP_SDI0 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_033_SPI_M_MISO 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_033_RSVD_EBI_RWB 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_033_PM_GPIO_033 4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: onoff_gpio_032 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_032_MASK       0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_032_SHIFT      12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_032_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_032_ONOFF_GPIO_032 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_032_CHIP2POD_SCLK0 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_032_SPI_M_SCK  2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_032_RSVD_EBI_ADDR_0 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_032_PM_GPIO_032 4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: onoff_gpio_031 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_031_MASK       0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_031_SHIFT      8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_031_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_031_ONOFF_GPIO_031 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_031_CHIP2POD_MCLKO 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_031_RMXP_CLK   2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_031_CHIP2POD_MOCLK 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_031_PM_GPIO_031 4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: onoff_gpio_109 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_109_MASK       0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_109_SHIFT      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_109_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_109_ONOFF_GPIO_109 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_109_SD_CARD0_0_VOLT 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_109_RSVD_EBI_ADDR_4 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_109_PM_GPIO_109 3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_7 :: onoff_gpio_108 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_108_MASK       0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_108_SHIFT      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_108_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_108_ONOFF_GPIO_108 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_108_SD_CARD0_0_PWR0 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_108_RMX_VALID1 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_108_RSVD_EBI_ADDR_3 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_108_PWM2       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_7_onoff_gpio_108_PM_GPIO_108 5

/***************************************************************************
 *PIN_MUX_CTRL_8 - Pinmux control register 8
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: onoff_gpio_044 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_044_MASK       0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_044_SHIFT      28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_044_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_044_ONOFF_GPIO_044 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_044_POD2CHIP_MDI6 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_044_PPKT_DATA6 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_044_PM_GPIO_044 3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: onoff_gpio_043 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_043_MASK       0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_043_SHIFT      24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_043_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_043_ONOFF_GPIO_043 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_043_POD2CHIP_MDI5 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_043_PPKT_DATA5 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_043_PM_GPIO_043 3

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: onoff_gpio_042 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_042_MASK       0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_042_SHIFT      20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_042_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_042_ONOFF_GPIO_042 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_042_POD2CHIP_MDI4 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_042_PPKT_DATA4 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_042_UART_TXD_2 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_042_PM_GPIO_042 4

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: onoff_gpio_041 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_041_MASK       0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_041_SHIFT      16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_041_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_041_ONOFF_GPIO_041 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_041_POD2CHIP_MDI3 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_041_PPKT_DATA3 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_041_UART_RXD_2 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_041_OOB_SERDATA_OUT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_041_PM_GPIO_041 5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: onoff_gpio_040 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_040_MASK       0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_040_SHIFT      12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_040_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_040_ONOFF_GPIO_040 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_040_POD2CHIP_MDI2 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_040_PPKT_DATA2 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_040_UART_TXD_1 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_040_OOB_CLK_OUT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_040_PM_GPIO_040 5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: onoff_gpio_039 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_039_MASK       0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_039_SHIFT      8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_039_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_039_ONOFF_GPIO_039 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_039_POD2CHIP_MDI1 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_039_PPKT_DATA1 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_039_UART_RXD_1 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_039_USB1_PWRFLT_SEC 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_039_PM_GPIO_039 5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: onoff_gpio_038 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_038_MASK       0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_038_SHIFT      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_038_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_038_ONOFF_GPIO_038 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_038_POD2CHIP_MDI0 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_038_PPKT_DATA0 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_038_UART_TXD_0 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_038_USB1_PWRON_SEC 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_038_PM_GPIO_038 5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_8 :: onoff_gpio_037 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_037_MASK       0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_037_SHIFT      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_037_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_037_ONOFF_GPIO_037 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_037_POD2CHIP_MIVAL 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_037_PPKT_VALID 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_037_UART_RXD_0 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_037_USB0_PWRFLT_SEC 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_8_onoff_gpio_037_PM_GPIO_037 5

/***************************************************************************
 *PIN_MUX_CTRL_9 - Pinmux control register 9
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: onoff_gpio_058 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_058_MASK       0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_058_SHIFT      28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_058_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_058_ONOFF_GPIO_058 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_058_SC0_VCC    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_058_TEST_THP   2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_058_UART_RXD_1 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_058_CPU_TRACE_DATA12 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_058_PKT_CLK3   5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_058_SPI_M_MOSI 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_058_RMX_CLK0   7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_058_LED_LD_8   8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_058_TP_IN_00   9
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_058_PM_GPIO_058 10

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: onoff_gpio_011 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_011_MASK       0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_011_SHIFT      24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_011_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_011_ONOFF_GPIO_011 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_011_SD_CARD1_1_VOLT 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_011_RSVD_1     2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_011_RSVD_2     3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_011_PWM2       4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_011_EXT_USB_HUB_CLK 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_011_UART_CTS_2 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_011_TP_OUT_14  7

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: onoff_sgpio_05 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_sgpio_05_MASK       0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_sgpio_05_SHIFT      20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_sgpio_05_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_sgpio_05_ONOFF_SGPIO_05 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_sgpio_05_MOCA_BSC_SDA 1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: onoff_sgpio_04 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_sgpio_04_MASK       0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_sgpio_04_SHIFT      16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_sgpio_04_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_sgpio_04_ONOFF_SGPIO_04 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_sgpio_04_MOCA_BSC_SCL 1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: onoff_sgpio_01 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_sgpio_01_MASK       0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_sgpio_01_SHIFT      12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_sgpio_01_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_sgpio_01_ONOFF_SGPIO_01 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_sgpio_01_BSC_M4_SDA 1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: onoff_sgpio_00 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_sgpio_00_MASK       0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_sgpio_00_SHIFT      8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_sgpio_00_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_sgpio_00_ONOFF_SGPIO_00 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_sgpio_00_BSC_M4_SCL 1

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: onoff_gpio_046 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_046_MASK       0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_046_SHIFT      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_046_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_046_ONOFF_GPIO_046 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_046_POD2CHIP_MICLK 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_046_PPKT_CLK   2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_046_POD2CHIP_MCLKI 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_046_EBI_ADDR_14_ALT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_046_PM_GPIO_046 5

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_9 :: onoff_gpio_045 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_045_MASK       0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_045_SHIFT      0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_045_DEFAULT    0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_045_ONOFF_GPIO_045 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_045_POD2CHIP_MDI7 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_045_PPKT_DATA7 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_9_onoff_gpio_045_PM_GPIO_045 3

/***************************************************************************
 *PIN_MUX_CTRL_10 - Pinmux control register 10
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: onoff_gpio_079 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_079_MASK      0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_079_SHIFT     28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_079_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_079_ONOFF_GPIO_079 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_079_RGMII_A_RX_CLK 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_079_PKT_CLK0_ALT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_079_VO0_656_0 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_079_IR_IN1    4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_079_MTSIF0_CLK 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_079_SD_CARD0_1_CMD 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_079_CPU_TRACE_CLK 7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_079_RSVD_EBI_ADDR_5 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_079_TP_IN_09  9
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_079_PM_GPIO_079 10

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: onoff_gpio_065 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_065_MASK      0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_065_SHIFT     24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_065_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_065_ONOFF_GPIO_065 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_065_SC0_VPP   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_065_I2S_LR0_OUT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_065_I2S_LR0_IN 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_065_PKT_SYNC2_ALT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_065_RGMII_A_RX_OK 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_065_LED_LD_15 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_065_TP_OUT_03 7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_065_PM_GPIO_065 8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: onoff_gpio_064 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_064_MASK      0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_064_SHIFT     20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_064_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_064_ONOFF_GPIO_064 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_064_SC0_AUX2  1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_064_I2S_DATA0_OUT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_064_I2S_DATA0_IN 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_064_PKT_DATA2_ALT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_064_RGMII_A_START_STOP 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_064_LED_LD_14 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_064_TP_IN_03  7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_064_PM_GPIO_064 8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: onoff_gpio_063 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_063_MASK      0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_063_SHIFT     16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_063_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_063_ONOFF_GPIO_063 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_063_SC0_AUX1  1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_063_I2S_CLK0_OUT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_063_I2S_CLK0_IN 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_063_PKT_CLK2_ALT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_063_EXT_IRQB_3 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_063_LED_LD_13 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_063_TP_OUT_02 7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_063_PM_GPIO_063 8

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: onoff_gpio_062 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_062_MASK      0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_062_SHIFT     12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_062_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_062_ONOFF_GPIO_062 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_062_SC0_PRES  1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_062_EXT_IRQB_2 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_062_RSVD_1    3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_062_AUD_FS_CLK0 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_062_PKT_ERROR3 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_062_SPI_M_SS1B 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_062_RMX_PAUSE0 7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_062_LED_LD_12 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_062_TP_IN_02  9
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_062_PM_GPIO_062 10

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: onoff_gpio_061 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_061_MASK      0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_061_SHIFT     8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_061_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_061_ONOFF_GPIO_061 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_061_SC0_IO    1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_061_IR_IN1    2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_061_UART_CTS_1 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_061_CPU_TRACE_DATA15 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_061_PKT_VALID3 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_061_SPI_M_MISO 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_061_RMX_VALID0 7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_061_LED_LD_11 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_061_TP_IN_01  9
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_061_PM_GPIO_061 10

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: onoff_gpio_060 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_060_MASK      0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_060_SHIFT     4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_060_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_060_ONOFF_GPIO_060 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_060_SC0_RST   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_060_EXT_IRQB_1 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_060_UART_RTS_1 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_060_CPU_TRACE_DATA14 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_060_PKT_SYNC3 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_060_SPI_M_SCK 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_060_RMX_SYNC0 7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_060_LED_LD_10 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_060_TP_OUT_01 9
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_060_PM_GPIO_060 10

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_10 :: onoff_gpio_059 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_059_MASK      0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_059_SHIFT     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_059_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_059_ONOFF_GPIO_059 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_059_SC0_CLK   1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_059_EXT_IRQB_0 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_059_UART_TXD_1 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_059_CPU_TRACE_DATA13 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_059_PKT_DATA3 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_059_SPI_M_SS0B 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_059_RMX_DATA0 7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_059_LED_LD_9  8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_059_TP_OUT_00 9
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_10_onoff_gpio_059_PM_GPIO_059 10

/***************************************************************************
 *PIN_MUX_CTRL_11 - Pinmux control register 11
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: onoff_gpio_087 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_087_MASK      0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_087_SHIFT     28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_087_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_087_ONOFF_GPIO_087 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_087_RGMII_A_TXD_00 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_087_PKT_ERROR1_ALT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_087_VO0_656_CLK 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_087_UART_RXD_2 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_087_MTSIF0_DATA5 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_087_SD_CARD0_1_WPROT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_087_CPU_TRACE_DATA7 7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_087_ENET0_ACTIVITY 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_087_TP_IN_06  9
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_087_PM_GPIO_087 10

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: onoff_gpio_086 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_086_MASK      0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_086_SHIFT     24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_086_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_086_ONOFF_GPIO_086 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_086_RGMII_A_TX_EN_CTL 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_086_PKT_SYNC1_ALT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_086_VO0_656_7 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_086_UART_RTS_1 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_086_MTSIF0_DATA4 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_086_SD_CARD0_1_PRES 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_086_CPU_TRACE_DATA6 7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_086_ENET0_LINK 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_086_TP_IN_05  9
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_086_PM_GPIO_086 10

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: onoff_gpio_085 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_085_MASK      0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_085_SHIFT     20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_085_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_085_ONOFF_GPIO_085 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_085_RGMII_A_TX_CLK 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_085_PKT_DATA1_ALT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_085_VO0_656_6 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_085_UART_CTS_1 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_085_MTSIF0_DATA3 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_085_CPU_TRACE_DATA5 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_085_RSVD_EBI_ADDR_11 7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_085_TP_IN_04  8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_085_PM_GPIO_085 9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: onoff_gpio_084 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_084_MASK      0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_084_SHIFT     16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_084_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_084_ONOFF_GPIO_084 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_084_RGMII_A_RXD_03 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_084_PKT_CLK1_ALT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_084_VO0_656_5 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_084_UART_TXD_1 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_084_MTSIF0_DATA2 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_084_SD_CARD0_1_DAT3 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_084_CPU_TRACE_DATA4 7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_084_RSVD_EBI_ADDR_10 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_084_TP_OUT_12 9
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_084_PM_GPIO_084 10

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: onoff_gpio_083 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_083_MASK      0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_083_SHIFT     12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_083_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_083_ONOFF_GPIO_083 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_083_RGMII_A_RXD_02 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_083_PKT_VALID0_ALT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_083_VO0_656_4 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_083_UART_RXD_1 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_083_SD_CARD0_1_DAT2 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_083_CPU_TRACE_DATA3 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_083_RSVD_EBI_ADDR_9 7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_083_TP_IN_12  8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_083_PM_GPIO_083 9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: onoff_gpio_082 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_082_MASK      0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_082_SHIFT     8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_082_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_082_ONOFF_GPIO_082 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_082_RGMII_A_RXD_01 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_082_PKT_ERROR0_ALT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_082_VO0_656_3 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_082_UART_RTS_0 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_082_MTSIF0_DATA1 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_082_SD_CARD0_1_DAT1 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_082_CPU_TRACE_DATA2 7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_082_RSVD_EBI_ADDR_8 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_082_TP_IN_10  9
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_082_PM_GPIO_082 10

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: onoff_gpio_081 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_081_MASK      0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_081_SHIFT     4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_081_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_081_ONOFF_GPIO_081 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_081_RGMII_A_RXD_00 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_081_PKT_SYNC0_ALT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_081_VO0_656_2 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_081_UART_CTS_0 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_081_MTSIF0_SYNC 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_081_SD_CARD0_1_DAT0 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_081_CPU_TRACE_DATA1 7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_081_RSVD_EBI_ADDR_7 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_081_TP_OUT_10 9
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_081_PM_GPIO_081 10

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_11 :: onoff_gpio_080 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_080_MASK      0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_080_SHIFT     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_080_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_080_ONOFF_GPIO_080 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_080_RGMII_A_RX_EN_CTL 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_080_PKT_DATA0_ALT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_080_VO0_656_1 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_080_RSVD      4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_080_MTSIF0_DATA0 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_080_SD_CARD0_1_CLK 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_080_CPU_TRACE_DATA0 7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_080_RSVD_EBI_ADDR_6 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_080_TP_OUT_09 9
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_11_onoff_gpio_080_PM_GPIO_080 10

/***************************************************************************
 *PIN_MUX_CTRL_12 - Pinmux control register 12
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: onoff_gpio_095 [31:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_095_MASK      0xf0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_095_SHIFT     28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_095_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_095_ONOFF_GPIO_095 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_095_RGMIIA_IRQ 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_095_RSVD      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_095_SPI_M_SCK 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_095_I2S_LR0_OUT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_095_RMX_SYNC0_ALT2 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_095_SD_CARD0_1_VOLT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_095_PKT_CLK2  7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_095_RSVD_EBI_ADDR_14 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_095_TP_IN_08  9
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_095_PM_GPIO_095 10

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: onoff_gpio_094 [27:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_094_MASK      0x0f000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_094_SHIFT     24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_094_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_094_ONOFF_GPIO_094 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_094_MII_A_TX_ERR 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_094_RSVD      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_094_SPI_M_SS0B 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_094_I2S_DATA0_OUT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_094_RMX_DATA0_ALT2 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_094_ENET0_ACTIVITY 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_094_SD_CARD0_1_LED 7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_094_TP_IN_07  8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_094_PM_GPIO_094 9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: onoff_gpio_093 [23:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_093_MASK      0x00f00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_093_SHIFT     20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_093_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_093_ONOFF_GPIO_093 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_093_MII_A_RX_ERR 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_093_RSVD      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_093_SPI_M_MOSI 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_093_I2S_CLK0_OUT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_093_RMX_CLK0_ALT2 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_093_ENET0_LINK 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_093_SD_CARD0_1_PWR0 7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_093_TP_OUT_07 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_093_PM_GPIO_093 9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: onoff_gpio_092 [19:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_092_MASK      0x000f0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_092_SHIFT     16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_092_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_092_ONOFF_GPIO_092 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_092_RGMII_A_MDC 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_092_RSVD      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_092_I2S_LR0_OUT 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_092_UART_TXD_0 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_092_MTSIF_ATS_RST 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_092_SD_CARD0_1_PRES 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_092_SD_CARD0_1_PWR0 7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_092_SD_CARD0_1_VOLT 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_092_ALT_TP_OUT_02 9
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_092_PM_GPIO_092 10

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: onoff_gpio_091 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_091_MASK      0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_091_SHIFT     12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_091_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_091_ONOFF_GPIO_091 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_091_RGMII_A_MDIO 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_091_RSVD      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_091_RSVD_1    3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_091_UART_RXD_0 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_091_MTSIF_ATS_INC 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_091_SD_CARD0_1_WPROT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_091_CPU_TRACE_DATA11 7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_091_SD_CARD0_1_LED 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_091_ALT_TP_IN_02 9
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_091_PM_GPIO_091 10

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: onoff_gpio_090 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_090_MASK      0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_090_SHIFT     8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_090_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_090_ONOFF_GPIO_090 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_090_RGMII_A_TXD_03 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_090_VEC_VSYNC 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_090_RSVD      3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_090_UART_RTS_2 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_090_RSVD_1    5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_090_RSVD_2    6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_090_CPU_TRACE_DATA10 7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_090_TP_OUT_06 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_090_PM_GPIO_090 9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: onoff_gpio_089 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_089_MASK      0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_089_SHIFT     4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_089_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_089_ONOFF_GPIO_089 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_089_RGMII_A_TXD_02 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_089_VEC_HSYNC 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_089_TTX0_REQ  3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_089_UART_CTS_2 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_089_MTSIF0_DATA7 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_089_USB0_PWRFLT_SEC_ALT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_089_CPU_TRACE_DATA9 7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_089_RSVD_EBI_ADDR_13 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_089_TP_OUT_05 9
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_089_PM_GPIO_089 10

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_12 :: onoff_gpio_088 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_088_MASK      0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_088_SHIFT     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_088_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_088_ONOFF_GPIO_088 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_088_RGMII_A_TXD_01 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_088_PKT_VALID1_ALT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_088_TTX0_DATA 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_088_UART_TXD_2 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_088_MTSIF0_DATA6 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_088_USB0_PWRON_SEC_ALT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_088_CPU_TRACE_DATA8 7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_088_RSVD_EBI_ADDR_12 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_088_TP_OUT_04 9
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_12_onoff_gpio_088_PM_GPIO_088 10

/***************************************************************************
 *PIN_MUX_CTRL_13 - Pinmux control register 13
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: reserved0 [31:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_reserved0_MASK           0xffff0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_reserved0_SHIFT          16

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: onoff_gpio_111 [15:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_111_MASK      0x0000f000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_111_SHIFT     12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_111_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_111_ONOFF_GPIO_111 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_111_UART_RXD_0 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_111_EXT_SC_CLK 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_111_AUD_FS_CLK0 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_111_SPI_S_SS0B 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_111_USB1_PWRFLT_SEC_ALT 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_111_PM_GPIO_111 6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: onoff_gpio_110 [11:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_110_MASK      0x00000f00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_110_SHIFT     8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_110_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_110_ONOFF_GPIO_110 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_110_UART_TXD_0 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_110_SC_CLK_OUT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_110_IR_INT    3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_110_SPI_S_MISO 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_110_USB1_PWRON_SEC_ALT 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_110_PM_GPIO_110 6

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: onoff_gpio_097 [07:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_097_MASK      0x000000f0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_097_SHIFT     4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_097_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_097_ONOFF_GPIO_097 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_097_MII_A_COL 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_097_RSVD      2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_097_SPI_M_SS1B 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_097_ENET0_ACTIVITY 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_097_RMX_PAUSE0_ALT2 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_097_UART_TXD_2 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_097_PKT_SYNC2 7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_097_TP_OUT_13 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_097_PM_GPIO_097 9

/* SUN_TOP_CTRL :: PIN_MUX_CTRL_13 :: onoff_gpio_096 [03:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_096_MASK      0x0000000f
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_096_SHIFT     0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_096_DEFAULT   0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_096_ONOFF_GPIO_096 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_096_MII_A_CRS 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_096_I2S_CLK0_OUT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_096_SPI_M_MISO 3
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_096_ENET0_LINK 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_096_RMX_VALID0_ALT2 5
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_096_UART_RXD_2 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_096_PKT_DATA2 7
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_096_UART_CTS_2 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_096_TP_OUT_08 9
#define BCHP_SUN_TOP_CTRL_PIN_MUX_CTRL_13_onoff_gpio_096_PM_GPIO_096 10

/***************************************************************************
 *PIN_MUX_PAD_CTRL_0 - Pad pull-up/pull-down control register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: spare_pad_ctrl_0 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_spare_pad_ctrl_0_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: onoff_ebi_data_02_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_ebi_data_02_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_ebi_data_02_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_ebi_data_02_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_ebi_data_02_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_ebi_data_02_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_ebi_data_02_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: onoff_ebi_data_01_pad_ctrl [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_ebi_data_01_pad_ctrl_MASK 0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_ebi_data_01_pad_ctrl_SHIFT 26
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_ebi_data_01_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_ebi_data_01_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_ebi_data_01_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_ebi_data_01_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: onoff_ebi_data_00_pad_ctrl [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_ebi_data_00_pad_ctrl_MASK 0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_ebi_data_00_pad_ctrl_SHIFT 24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_ebi_data_00_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_ebi_data_00_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_ebi_data_00_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_ebi_data_00_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: onoff_sf_wpb_pad_ctrl [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_wpb_pad_ctrl_MASK 0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_wpb_pad_ctrl_SHIFT 22
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_wpb_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_wpb_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_wpb_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_wpb_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: onoff_sf_holdb_pad_ctrl [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_holdb_pad_ctrl_MASK 0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_holdb_pad_ctrl_SHIFT 20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_holdb_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_holdb_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_holdb_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_holdb_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: onoff_sf_mosi_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_mosi_pad_ctrl_MASK 0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_mosi_pad_ctrl_SHIFT 18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_mosi_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_mosi_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_mosi_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_mosi_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: onoff_sf_miso_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_miso_pad_ctrl_MASK 0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_miso_pad_ctrl_SHIFT 16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_miso_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_miso_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_miso_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_miso_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: onoff_sf_sck_pad_ctrl [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_sck_pad_ctrl_MASK 0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_sck_pad_ctrl_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_sck_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_sck_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_sck_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_sf_sck_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: reserved0 [13:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_reserved0_MASK        0x00003ff0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_reserved0_SHIFT       4

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: onoff_pcie_clkreqb_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_pcie_clkreqb_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_pcie_clkreqb_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_pcie_clkreqb_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_pcie_clkreqb_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_pcie_clkreqb_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_pcie_clkreqb_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_0 :: onoff_pcie_rstb_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_pcie_rstb_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_pcie_rstb_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_pcie_rstb_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_pcie_rstb_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_pcie_rstb_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_0_onoff_pcie_rstb_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_1 - Pad pull-up/pull-down control register 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: spare_pad_ctrl_1 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_spare_pad_ctrl_1_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: onoff_ebi_nand_dqs_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_nand_dqs_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_nand_dqs_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_nand_dqs_pad_ctrl_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_nand_dqs_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_nand_dqs_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_nand_dqs_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: onoff_ebi_nand_wpb_pad_ctrl [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_nand_wpb_pad_ctrl_MASK 0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_nand_wpb_pad_ctrl_SHIFT 26
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_nand_wpb_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_nand_wpb_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_nand_wpb_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_nand_wpb_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: onoff_ebi_nand_rbb_pad_ctrl [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_nand_rbb_pad_ctrl_MASK 0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_nand_rbb_pad_ctrl_SHIFT 24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_nand_rbb_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_nand_rbb_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_nand_rbb_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_nand_rbb_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: onoff_ebi_dsb_pad_ctrl [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_dsb_pad_ctrl_MASK 0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_dsb_pad_ctrl_SHIFT 22
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_dsb_pad_ctrl_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_dsb_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_dsb_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_dsb_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: onoff_ebi_tsb_pad_ctrl [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_tsb_pad_ctrl_MASK 0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_tsb_pad_ctrl_SHIFT 20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_tsb_pad_ctrl_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_tsb_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_tsb_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_tsb_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: onoff_ebi_rdb_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_rdb_pad_ctrl_MASK 0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_rdb_pad_ctrl_SHIFT 18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_rdb_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_rdb_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_rdb_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_rdb_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: onoff_ebi_we0b_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_we0b_pad_ctrl_MASK 0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_we0b_pad_ctrl_SHIFT 16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_we0b_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_we0b_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_we0b_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_we0b_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: onoff_ebi_cs2b_pad_ctrl [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_cs2b_pad_ctrl_MASK 0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_cs2b_pad_ctrl_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_cs2b_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_cs2b_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_cs2b_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_cs2b_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: onoff_ebi_cs1b_pad_ctrl [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_cs1b_pad_ctrl_MASK 0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_cs1b_pad_ctrl_SHIFT 12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_cs1b_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_cs1b_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_cs1b_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_cs1b_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: onoff_ebi_cs0b_pad_ctrl [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_cs0b_pad_ctrl_MASK 0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_cs0b_pad_ctrl_SHIFT 10
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_cs0b_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_cs0b_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_cs0b_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_cs0b_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: onoff_ebi_data_07_pad_ctrl [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_07_pad_ctrl_MASK 0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_07_pad_ctrl_SHIFT 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_07_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_07_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_07_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_07_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: onoff_ebi_data_06_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_06_pad_ctrl_MASK 0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_06_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_06_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_06_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_06_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_06_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: onoff_ebi_data_05_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_05_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_05_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_05_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_05_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_05_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_05_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: onoff_ebi_data_04_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_04_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_04_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_04_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_04_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_04_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_04_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_1 :: onoff_ebi_data_03_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_03_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_03_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_03_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_03_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_03_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_1_onoff_ebi_data_03_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_2 - Pad pull-up/pull-down control register 2
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: spare_pad_ctrl_2 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_spare_pad_ctrl_2_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: onoff_gpio_013_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_013_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_013_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_013_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_013_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_013_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_013_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: onoff_gpio_012_pad_ctrl [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_012_pad_ctrl_MASK 0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_012_pad_ctrl_SHIFT 26
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_012_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_012_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_012_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_012_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: onoff_gpio_010_pad_ctrl [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_010_pad_ctrl_MASK 0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_010_pad_ctrl_SHIFT 24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_010_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_010_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_010_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_010_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: onoff_gpio_009_pad_ctrl [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_009_pad_ctrl_MASK 0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_009_pad_ctrl_SHIFT 22
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_009_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_009_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_009_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_009_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: onoff_gpio_008_pad_ctrl [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_008_pad_ctrl_MASK 0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_008_pad_ctrl_SHIFT 20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_008_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_008_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_008_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_008_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: onoff_gpio_007_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_007_pad_ctrl_MASK 0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_007_pad_ctrl_SHIFT 18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_007_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_007_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_007_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_007_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: onoff_gpio_006_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_006_pad_ctrl_MASK 0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_006_pad_ctrl_SHIFT 16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_006_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_006_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_006_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_006_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: onoff_gpio_005_pad_ctrl [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_005_pad_ctrl_MASK 0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_005_pad_ctrl_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_005_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_005_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_005_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_005_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: onoff_gpio_004_pad_ctrl [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_004_pad_ctrl_MASK 0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_004_pad_ctrl_SHIFT 12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_004_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_004_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_004_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_004_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: onoff_gpio_003_pad_ctrl [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_003_pad_ctrl_MASK 0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_003_pad_ctrl_SHIFT 10
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_003_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_003_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_003_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_003_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: onoff_gpio_002_pad_ctrl [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_002_pad_ctrl_MASK 0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_002_pad_ctrl_SHIFT 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_002_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_002_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_002_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_002_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: onoff_gpio_001_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_001_pad_ctrl_MASK 0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_001_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_001_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_001_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_001_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_001_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: onoff_gpio_000_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_000_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_000_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_000_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_000_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_000_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_gpio_000_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: onoff_emmc_clk_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_emmc_clk_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_emmc_clk_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_emmc_clk_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_emmc_clk_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_emmc_clk_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_emmc_clk_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_2 :: onoff_emmc_cmd_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_emmc_cmd_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_emmc_cmd_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_emmc_cmd_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_emmc_cmd_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_emmc_cmd_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_2_onoff_emmc_cmd_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_3 - Pad pull-up/pull-down control register 3
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: spare_pad_ctrl_3 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_spare_pad_ctrl_3_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: onoff_gpio_109_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_109_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_109_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_109_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_109_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_109_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_109_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: onoff_gpio_108_pad_ctrl [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_108_pad_ctrl_MASK 0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_108_pad_ctrl_SHIFT 26
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_108_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_108_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_108_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_108_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: onoff_gpio_107_pad_ctrl [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_107_pad_ctrl_MASK 0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_107_pad_ctrl_SHIFT 24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_107_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_107_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_107_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_107_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: onoff_gpio_106_pad_ctrl [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_106_pad_ctrl_MASK 0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_106_pad_ctrl_SHIFT 22
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_106_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_106_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_106_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_106_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: onoff_gpio_105_pad_ctrl [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_105_pad_ctrl_MASK 0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_105_pad_ctrl_SHIFT 20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_105_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_105_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_105_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_105_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: onoff_gpio_104_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_104_pad_ctrl_MASK 0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_104_pad_ctrl_SHIFT 18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_104_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_104_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_104_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_104_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: onoff_gpio_103_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_103_pad_ctrl_MASK 0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_103_pad_ctrl_SHIFT 16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_103_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_103_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_103_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_103_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: onoff_gpio_102_pad_ctrl [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_102_pad_ctrl_MASK 0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_102_pad_ctrl_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_102_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_102_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_102_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_102_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: onoff_gpio_101_pad_ctrl [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_101_pad_ctrl_MASK 0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_101_pad_ctrl_SHIFT 12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_101_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_101_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_101_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_101_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: onoff_gpio_100_pad_ctrl [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_100_pad_ctrl_MASK 0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_100_pad_ctrl_SHIFT 10
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_100_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_100_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_100_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_100_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: onoff_gpio_099_pad_ctrl [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_099_pad_ctrl_MASK 0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_099_pad_ctrl_SHIFT 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_099_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_099_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_099_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_099_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: onoff_gpio_098_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_098_pad_ctrl_MASK 0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_098_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_098_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_098_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_098_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_098_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: onoff_gpio_016_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_016_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_016_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_016_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_016_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_016_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_016_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: onoff_gpio_015_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_015_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_015_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_015_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_015_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_015_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_015_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_3 :: onoff_gpio_014_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_014_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_014_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_014_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_014_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_014_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_3_onoff_gpio_014_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_4 - Pad pull-up/pull-down control register 4
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: spare_pad_ctrl_4 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_spare_pad_ctrl_4_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: onoff_gpio_045_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_045_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_045_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_045_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_045_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_045_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_045_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: onoff_gpio_044_pad_ctrl [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_044_pad_ctrl_MASK 0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_044_pad_ctrl_SHIFT 26
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_044_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_044_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_044_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_044_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: onoff_gpio_043_pad_ctrl [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_043_pad_ctrl_MASK 0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_043_pad_ctrl_SHIFT 24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_043_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_043_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_043_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_043_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: onoff_gpio_042_pad_ctrl [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_042_pad_ctrl_MASK 0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_042_pad_ctrl_SHIFT 22
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_042_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_042_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_042_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_042_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: onoff_gpio_041_pad_ctrl [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_041_pad_ctrl_MASK 0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_041_pad_ctrl_SHIFT 20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_041_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_041_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_041_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_041_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: onoff_gpio_040_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_040_pad_ctrl_MASK 0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_040_pad_ctrl_SHIFT 18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_040_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_040_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_040_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_040_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: onoff_gpio_039_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_039_pad_ctrl_MASK 0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_039_pad_ctrl_SHIFT 16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_039_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_039_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_039_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_039_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: onoff_gpio_038_pad_ctrl [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_038_pad_ctrl_MASK 0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_038_pad_ctrl_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_038_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_038_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_038_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_038_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: onoff_gpio_037_pad_ctrl [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_037_pad_ctrl_MASK 0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_037_pad_ctrl_SHIFT 12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_037_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_037_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_037_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_037_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: onoff_gpio_036_pad_ctrl [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_036_pad_ctrl_MASK 0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_036_pad_ctrl_SHIFT 10
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_036_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_036_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_036_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_036_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: onoff_gpio_035_pad_ctrl [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_035_pad_ctrl_MASK 0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_035_pad_ctrl_SHIFT 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_035_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_035_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_035_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_035_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: onoff_gpio_034_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_034_pad_ctrl_MASK 0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_034_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_034_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_034_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_034_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_034_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: onoff_gpio_033_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_033_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_033_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_033_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_033_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_033_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_033_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: onoff_gpio_032_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_032_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_032_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_032_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_032_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_032_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_032_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_4 :: onoff_gpio_031_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_031_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_031_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_031_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_031_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_031_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_4_onoff_gpio_031_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_5 - Pad pull-up/pull-down control register 5
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: spare_pad_ctrl_5 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_spare_pad_ctrl_5_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_spare_pad_ctrl_5_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_spare_pad_ctrl_5_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_spare_pad_ctrl_5_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_spare_pad_ctrl_5_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_spare_pad_ctrl_5_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: onoff_gpio_079_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_079_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_079_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_079_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_079_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_079_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_079_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: onoff_gpio_065_pad_ctrl [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_065_pad_ctrl_MASK 0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_065_pad_ctrl_SHIFT 26
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_065_pad_ctrl_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_065_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_065_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_065_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: onoff_gpio_064_pad_ctrl [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_064_pad_ctrl_MASK 0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_064_pad_ctrl_SHIFT 24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_064_pad_ctrl_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_064_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_064_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_064_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: onoff_gpio_063_pad_ctrl [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_063_pad_ctrl_MASK 0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_063_pad_ctrl_SHIFT 22
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_063_pad_ctrl_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_063_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_063_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_063_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: onoff_gpio_062_pad_ctrl [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_062_pad_ctrl_MASK 0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_062_pad_ctrl_SHIFT 20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_062_pad_ctrl_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_062_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_062_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_062_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: onoff_gpio_061_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_061_pad_ctrl_MASK 0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_061_pad_ctrl_SHIFT 18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_061_pad_ctrl_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_061_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_061_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_061_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: onoff_gpio_060_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_060_pad_ctrl_MASK 0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_060_pad_ctrl_SHIFT 16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_060_pad_ctrl_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_060_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_060_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_060_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: onoff_gpio_059_pad_ctrl [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_059_pad_ctrl_MASK 0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_059_pad_ctrl_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_059_pad_ctrl_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_059_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_059_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_059_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: onoff_gpio_058_pad_ctrl [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_058_pad_ctrl_MASK 0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_058_pad_ctrl_SHIFT 12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_058_pad_ctrl_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_058_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_058_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_058_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: onoff_gpio_011_pad_ctrl [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_011_pad_ctrl_MASK 0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_011_pad_ctrl_SHIFT 10
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_011_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_011_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_011_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_011_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: reserved0 [09:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_reserved0_MASK        0x000003fc
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_reserved0_SHIFT       2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_5 :: onoff_gpio_046_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_046_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_046_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_046_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_046_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_046_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_5_onoff_gpio_046_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_6 - Pad pull-up/pull-down control register 6
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: spare_pad_ctrl_6 [31:30] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_spare_pad_ctrl_6_MASK 0xc0000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_spare_pad_ctrl_6_SHIFT 30
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_spare_pad_ctrl_6_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_spare_pad_ctrl_6_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_spare_pad_ctrl_6_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_spare_pad_ctrl_6_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: onoff_gpio_094_pad_ctrl [29:28] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_094_pad_ctrl_MASK 0x30000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_094_pad_ctrl_SHIFT 28
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_094_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_094_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_094_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_094_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: onoff_gpio_093_pad_ctrl [27:26] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_093_pad_ctrl_MASK 0x0c000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_093_pad_ctrl_SHIFT 26
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_093_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_093_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_093_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_093_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: onoff_gpio_092_pad_ctrl [25:24] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_092_pad_ctrl_MASK 0x03000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_092_pad_ctrl_SHIFT 24
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_092_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_092_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_092_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_092_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: onoff_gpio_091_pad_ctrl [23:22] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_091_pad_ctrl_MASK 0x00c00000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_091_pad_ctrl_SHIFT 22
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_091_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_091_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_091_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_091_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: onoff_gpio_090_pad_ctrl [21:20] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_090_pad_ctrl_MASK 0x00300000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_090_pad_ctrl_SHIFT 20
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_090_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_090_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_090_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_090_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: onoff_gpio_089_pad_ctrl [19:18] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_089_pad_ctrl_MASK 0x000c0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_089_pad_ctrl_SHIFT 18
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_089_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_089_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_089_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_089_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: onoff_gpio_088_pad_ctrl [17:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_088_pad_ctrl_MASK 0x00030000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_088_pad_ctrl_SHIFT 16
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_088_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_088_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_088_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_088_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: onoff_gpio_087_pad_ctrl [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_087_pad_ctrl_MASK 0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_087_pad_ctrl_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_087_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_087_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_087_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_087_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: onoff_gpio_086_pad_ctrl [13:12] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_086_pad_ctrl_MASK 0x00003000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_086_pad_ctrl_SHIFT 12
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_086_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_086_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_086_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_086_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: onoff_gpio_085_pad_ctrl [11:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_085_pad_ctrl_MASK 0x00000c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_085_pad_ctrl_SHIFT 10
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_085_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_085_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_085_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_085_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: onoff_gpio_084_pad_ctrl [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_084_pad_ctrl_MASK 0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_084_pad_ctrl_SHIFT 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_084_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_084_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_084_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_084_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: onoff_gpio_083_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_083_pad_ctrl_MASK 0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_083_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_083_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_083_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_083_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_083_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: onoff_gpio_082_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_082_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_082_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_082_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_082_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_082_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_082_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: onoff_gpio_081_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_081_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_081_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_081_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_081_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_081_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_081_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_6 :: onoff_gpio_080_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_080_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_080_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_080_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_080_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_080_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_6_onoff_gpio_080_pad_ctrl_PULL_UP 2

/***************************************************************************
 *PIN_MUX_PAD_CTRL_7 - Pad pull-up/pull-down control register 7
 ***************************************************************************/
/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: reserved0 [31:16] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_reserved0_MASK        0xffff0000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_reserved0_SHIFT       16

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: spare_pad_ctrl_7 [15:14] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_spare_pad_ctrl_7_MASK 0x0000c000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_spare_pad_ctrl_7_SHIFT 14
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_spare_pad_ctrl_7_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_spare_pad_ctrl_7_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_spare_pad_ctrl_7_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_spare_pad_ctrl_7_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: reserved1 [13:10] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_reserved1_MASK        0x00003c00
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_reserved1_SHIFT       10

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: onoff_gpio_111_pad_ctrl [09:08] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_111_pad_ctrl_MASK 0x00000300
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_111_pad_ctrl_SHIFT 8
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_111_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_111_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_111_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_111_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: onoff_gpio_110_pad_ctrl [07:06] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_110_pad_ctrl_MASK 0x000000c0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_110_pad_ctrl_SHIFT 6
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_110_pad_ctrl_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_110_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_110_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_110_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: onoff_gpio_097_pad_ctrl [05:04] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_097_pad_ctrl_MASK 0x00000030
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_097_pad_ctrl_SHIFT 4
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_097_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_097_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_097_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_097_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: onoff_gpio_096_pad_ctrl [03:02] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_096_pad_ctrl_MASK 0x0000000c
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_096_pad_ctrl_SHIFT 2
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_096_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_096_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_096_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_096_pad_ctrl_PULL_UP 2

/* SUN_TOP_CTRL :: PIN_MUX_PAD_CTRL_7 :: onoff_gpio_095_pad_ctrl [01:00] */
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_095_pad_ctrl_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_095_pad_ctrl_SHIFT 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_095_pad_ctrl_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_095_pad_ctrl_PULL_NONE 0
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_095_pad_ctrl_PULL_DOWN 1
#define BCHP_SUN_TOP_CTRL_PIN_MUX_PAD_CTRL_7_onoff_gpio_095_pad_ctrl_PULL_UP 2

/***************************************************************************
 *BYP_CLK_UNSELECT_0 - Bypass clock unselect register 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_reserved0_MASK        0xfffffffc
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_reserved0_SHIFT       2

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_onoff_gpio_092 [01:01] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_onoff_gpio_092_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_onoff_gpio_092_SHIFT 1
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_onoff_gpio_092_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: BYP_CLK_UNSELECT_0 :: unsel_byp_clk_on_onoff_gpio_091 [00:00] */
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_onoff_gpio_091_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_onoff_gpio_091_SHIFT 0
#define BCHP_SUN_TOP_CTRL_BYP_CLK_UNSELECT_0_unsel_byp_clk_on_onoff_gpio_091_DEFAULT 0x00000000

/***************************************************************************
 *RESET_CTRL - Reset control
 ***************************************************************************/
/* SUN_TOP_CTRL :: RESET_CTRL :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reserved0_MASK                0xfffffffe
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_reserved0_SHIFT               1

/* SUN_TOP_CTRL :: RESET_CTRL :: clear_reset_history [00:00] */
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_clear_reset_history_MASK      0x00000001
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_clear_reset_history_SHIFT     0
#define BCHP_SUN_TOP_CTRL_RESET_CTRL_clear_reset_history_DEFAULT   0x00000000

/***************************************************************************
 *RESET_SOURCE_ENABLE - Reset source enable
 ***************************************************************************/
/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: reserved0 [31:10] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_reserved0_MASK       0xfffffc00
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_reserved0_SHIFT      10

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_level_reset_1_en_lock [09:09] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_1_en_lock_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_1_en_lock_SHIFT 9
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_1_en_lock_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_level_reset_1_enable [08:08] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_1_enable_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_1_enable_SHIFT 8
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_1_enable_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_level_reset_0_en_lock [07:07] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_0_en_lock_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_0_en_lock_SHIFT 7
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_0_en_lock_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_level_reset_0_enable [06:06] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_0_enable_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_0_enable_SHIFT 6
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_level_reset_0_enable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_edge_reset_1_en_lock [05:05] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_1_en_lock_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_1_en_lock_SHIFT 5
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_1_en_lock_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_edge_reset_1_enable [04:04] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_1_enable_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_1_enable_SHIFT 4
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_1_enable_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_edge_reset_0_en_lock [03:03] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_0_en_lock_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_0_en_lock_SHIFT 3
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_0_en_lock_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: aux_chip_edge_reset_0_enable [02:02] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_0_enable_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_0_enable_SHIFT 2
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_aux_chip_edge_reset_0_enable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: sw_master_reset_en_lock [01:01] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_sw_master_reset_en_lock_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_sw_master_reset_en_lock_SHIFT 1
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_sw_master_reset_en_lock_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: RESET_SOURCE_ENABLE :: sw_master_reset_enable [00:00] */
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_sw_master_reset_enable_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_sw_master_reset_enable_SHIFT 0
#define BCHP_SUN_TOP_CTRL_RESET_SOURCE_ENABLE_sw_master_reset_enable_DEFAULT 0x00000000

/***************************************************************************
 *SW_MASTER_RESET - Software master reset
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_MASTER_RESET :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SW_MASTER_RESET_reserved0_MASK           0xfffffffe
#define BCHP_SUN_TOP_CTRL_SW_MASTER_RESET_reserved0_SHIFT          1

/* SUN_TOP_CTRL :: SW_MASTER_RESET :: chip_master_reset [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_MASTER_RESET_chip_master_reset_MASK   0x00000001
#define BCHP_SUN_TOP_CTRL_SW_MASTER_RESET_chip_master_reset_SHIFT  0
#define BCHP_SUN_TOP_CTRL_SW_MASTER_RESET_chip_master_reset_DEFAULT 0x00000000

/***************************************************************************
 *HW_RESET_EXTENSION - Hardware reset extension
 ***************************************************************************/
/* SUN_TOP_CTRL :: HW_RESET_EXTENSION :: reserved0 [31:28] */
#define BCHP_SUN_TOP_CTRL_HW_RESET_EXTENSION_reserved0_MASK        0xf0000000
#define BCHP_SUN_TOP_CTRL_HW_RESET_EXTENSION_reserved0_SHIFT       28

/* SUN_TOP_CTRL :: HW_RESET_EXTENSION :: hw_reset_extension [27:00] */
#define BCHP_SUN_TOP_CTRL_HW_RESET_EXTENSION_hw_reset_extension_MASK 0x0fffffff
#define BCHP_SUN_TOP_CTRL_HW_RESET_EXTENSION_hw_reset_extension_SHIFT 0
#define BCHP_SUN_TOP_CTRL_HW_RESET_EXTENSION_hw_reset_extension_DEFAULT 0x00000000

/***************************************************************************
 *RESET_MONITOR - Reset Monitor
 ***************************************************************************/
/* SUN_TOP_CTRL :: RESET_MONITOR :: reserved0 [31:08] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_reserved0_MASK             0xffffff00
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_reserved0_SHIFT            8

/* SUN_TOP_CTRL :: RESET_MONITOR :: cpu_sw_init_def_val [07:07] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_cpu_sw_init_def_val_MASK   0x00000080
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_cpu_sw_init_def_val_SHIFT  7

/* SUN_TOP_CTRL :: RESET_MONITOR :: reset_outb_def_val [06:06] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_reset_outb_def_val_MASK    0x00000040
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_reset_outb_def_val_SHIFT   6

/* SUN_TOP_CTRL :: RESET_MONITOR :: hold_cpu_in_reset_monitor [05:05] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_hold_cpu_in_reset_monitor_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_hold_cpu_in_reset_monitor_SHIFT 5

/* SUN_TOP_CTRL :: RESET_MONITOR :: reset_outb_monitor [04:04] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_reset_outb_monitor_MASK    0x00000010
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_reset_outb_monitor_SHIFT   4

/* SUN_TOP_CTRL :: RESET_MONITOR :: front_panel_reset_monitor [03:03] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_front_panel_reset_monitor_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_front_panel_reset_monitor_SHIFT 3

/* SUN_TOP_CTRL :: RESET_MONITOR :: reset_ext_mode_monitor [02:02] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_reset_ext_mode_monitor_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_reset_ext_mode_monitor_SHIFT 2

/* SUN_TOP_CTRL :: RESET_MONITOR :: phase5_reset_timer_monitor [01:01] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_phase5_reset_timer_monitor_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_phase5_reset_timer_monitor_SHIFT 1

/* SUN_TOP_CTRL :: RESET_MONITOR :: phase4_reset_timer_monitor [00:00] */
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_phase4_reset_timer_monitor_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_RESET_MONITOR_phase4_reset_timer_monitor_SHIFT 0

/***************************************************************************
 *RESET_HISTORY - Reset history
 ***************************************************************************/
/* SUN_TOP_CTRL :: RESET_HISTORY :: reserved0 [31:21] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_reserved0_MASK             0xffe00000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_reserved0_SHIFT            21

/* SUN_TOP_CTRL :: RESET_HISTORY :: mpm_reset [20:20] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_mpm_reset_MASK             0x00100000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_mpm_reset_SHIFT            20

/* SUN_TOP_CTRL :: RESET_HISTORY :: aux_chip_level_reset_1 [19:19] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_level_reset_1_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_level_reset_1_SHIFT 19

/* SUN_TOP_CTRL :: RESET_HISTORY :: aux_chip_level_reset_0 [18:18] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_level_reset_0_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_level_reset_0_SHIFT 18

/* SUN_TOP_CTRL :: RESET_HISTORY :: aux_chip_edge_reset_1 [17:17] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_edge_reset_1_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_edge_reset_1_SHIFT 17

/* SUN_TOP_CTRL :: RESET_HISTORY :: aux_chip_edge_reset_0 [16:16] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_edge_reset_0_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_aux_chip_edge_reset_0_SHIFT 16

/* SUN_TOP_CTRL :: RESET_HISTORY :: gen_watchdog_1_reset [15:15] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_gen_watchdog_1_reset_MASK  0x00008000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_gen_watchdog_1_reset_SHIFT 15
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_gen_watchdog_1_reset_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: RESET_HISTORY :: undervoltage_0_reset [14:14] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_undervoltage_0_reset_MASK  0x00004000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_undervoltage_0_reset_SHIFT 14

/* SUN_TOP_CTRL :: RESET_HISTORY :: undervoltage_1_reset [13:13] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_undervoltage_1_reset_MASK  0x00002000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_undervoltage_1_reset_SHIFT 13

/* SUN_TOP_CTRL :: RESET_HISTORY :: overvoltage_1_reset [12:12] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_overvoltage_1_reset_MASK   0x00001000
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_overvoltage_1_reset_SHIFT  12

/* SUN_TOP_CTRL :: RESET_HISTORY :: overtemp_reset [11:11] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_overtemp_reset_MASK        0x00000800
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_overtemp_reset_SHIFT       11

/* SUN_TOP_CTRL :: RESET_HISTORY :: scpu_ejtag_reset [10:10] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_scpu_ejtag_reset_MASK      0x00000400
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_scpu_ejtag_reset_SHIFT     10

/* SUN_TOP_CTRL :: RESET_HISTORY :: cpu_ejtag_reset [09:09] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_cpu_ejtag_reset_MASK       0x00000200
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_cpu_ejtag_reset_SHIFT      9

/* SUN_TOP_CTRL :: RESET_HISTORY :: security_master_reset [08:08] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_security_master_reset_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_security_master_reset_SHIFT 8

/* SUN_TOP_CTRL :: RESET_HISTORY :: software_master_reset [07:07] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_software_master_reset_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_software_master_reset_SHIFT 7

/* SUN_TOP_CTRL :: RESET_HISTORY :: front_panel_4sec_reset [06:06] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_front_panel_4sec_reset_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_front_panel_4sec_reset_SHIFT 6

/* SUN_TOP_CTRL :: RESET_HISTORY :: pcie_1_hot_boot_reset [05:05] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_pcie_1_hot_boot_reset_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_pcie_1_hot_boot_reset_SHIFT 5

/* SUN_TOP_CTRL :: RESET_HISTORY :: pcie_0_hot_boot_reset [04:04] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_pcie_0_hot_boot_reset_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_pcie_0_hot_boot_reset_SHIFT 4

/* SUN_TOP_CTRL :: RESET_HISTORY :: watchdog_timer_reset [03:03] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_watchdog_timer_reset_MASK  0x00000008
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_watchdog_timer_reset_SHIFT 3

/* SUN_TOP_CTRL :: RESET_HISTORY :: smartcard_insert_reset [02:02] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_smartcard_insert_reset_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_smartcard_insert_reset_SHIFT 2

/* SUN_TOP_CTRL :: RESET_HISTORY :: main_chip_reset_input [01:01] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_main_chip_reset_input_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_main_chip_reset_input_SHIFT 1

/* SUN_TOP_CTRL :: RESET_HISTORY :: power_on_reset [00:00] */
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_power_on_reset_MASK        0x00000001
#define BCHP_SUN_TOP_CTRL_RESET_HISTORY_power_on_reset_SHIFT       0

/***************************************************************************
 *SW_INIT_0_SET - Software init 0 set
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_INIT_0_SET :: rfm_sw_init [31:31] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_rfm_sw_init_MASK           0x80000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_rfm_sw_init_SHIFT          31
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_rfm_sw_init_DEFAULT        0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: not_used_sw_init_30 [30:30] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_30_MASK   0x40000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_30_SHIFT  30
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_30_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: sata_sw_init [29:29] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_sata_sw_init_MASK          0x20000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_sata_sw_init_SHIFT         29
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_sata_sw_init_DEFAULT       0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: moca_sw_init [28:28] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_moca_sw_init_MASK          0x10000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_moca_sw_init_SHIFT         28
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_moca_sw_init_DEFAULT       0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: genet1_sw_init [27:27] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_genet1_sw_init_MASK        0x08000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_genet1_sw_init_SHIFT       27
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_genet1_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: genet0_sw_init [26:26] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_genet0_sw_init_MASK        0x04000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_genet0_sw_init_SHIFT       26
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_genet0_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: not_used_sw_init_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_25_MASK   0x02000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_25_SHIFT  25
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_25_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: usb0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_usb0_sw_init_MASK          0x01000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_usb0_sw_init_SHIFT         24
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_usb0_sw_init_DEFAULT       0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: not_used_sw_init_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_23_MASK   0x00800000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_23_SHIFT  23
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_23_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: not_used_sw_init_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_22_MASK   0x00400000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_22_SHIFT  22
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_22_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: ddr0_sw_init [21:21] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ddr0_sw_init_MASK          0x00200000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ddr0_sw_init_SHIFT         21
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ddr0_sw_init_DEFAULT       0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: not_used_sw_init_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_20_MASK   0x00100000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_20_SHIFT  20
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_20_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: memc0_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_memc0_sw_init_MASK         0x00080000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_memc0_sw_init_SHIFT        19
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_memc0_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: xpt_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_xpt_sw_init_MASK           0x00040000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_xpt_sw_init_SHIFT          18
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_xpt_sw_init_DEFAULT        0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: not_used_sw_init_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_17_MASK   0x00020000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_17_SHIFT  17
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_17_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: raaga0_sw_init [16:16] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_raaga0_sw_init_MASK        0x00010000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_raaga0_sw_init_SHIFT       16
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_raaga0_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: aio_sw_init [15:15] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_aio_sw_init_MASK           0x00008000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_aio_sw_init_SHIFT          15
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_aio_sw_init_DEFAULT        0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: gfx_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_gfx_sw_init_MASK           0x00004000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_gfx_sw_init_SHIFT          14
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_gfx_sw_init_DEFAULT        0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: not_used_sw_init_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_13_MASK   0x00002000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_13_SHIFT  13
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_13_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: hvd0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_hvd0_sw_init_MASK          0x00001000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_hvd0_sw_init_SHIFT         12
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_hvd0_sw_init_DEFAULT       0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: dvp_hr_sw_init [11:11] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_dvp_hr_sw_init_MASK        0x00000800
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_dvp_hr_sw_init_SHIFT       11
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_dvp_hr_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: dvp_ht_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_dvp_ht_sw_init_MASK        0x00000400
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_dvp_ht_sw_init_SHIFT       10
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_dvp_ht_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: vec_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_vec_sw_init_MASK           0x00000200
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_vec_sw_init_SHIFT          9
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_vec_sw_init_DEFAULT        0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: bvn_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_bvn_sw_init_MASK           0x00000100
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_bvn_sw_init_SHIFT          8
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_bvn_sw_init_DEFAULT        0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: not_used_sw_init_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_7_MASK    0x00000080
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_7_SHIFT   7
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_7_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: ebi_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ebi_sw_init_MASK           0x00000040
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ebi_sw_init_SHIFT          6
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ebi_sw_init_DEFAULT        0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: pcie0_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_pcie0_sw_init_MASK         0x00000020
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_pcie0_sw_init_SHIFT        5
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_pcie0_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: not_used_sw_init_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_4_MASK    0x00000010
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_4_SHIFT   4
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_4_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: not_used_sw_init_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_3_MASK    0x00000008
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_3_SHIFT   3
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_not_used_sw_init_3_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: ext_sys_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ext_sys_sw_init_MASK       0x00000004
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ext_sys_sw_init_SHIFT      2
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_ext_sys_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: cpu_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_cpu_sw_init_MASK           0x00000002
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_cpu_sw_init_SHIFT          1
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_cpu_sw_init_DEFAULT        0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_SET :: sys_ctrl_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_sys_ctrl_sw_init_MASK      0x00000001
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_sys_ctrl_sw_init_SHIFT     0
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_SET_sys_ctrl_sw_init_DEFAULT   0x00000000

/***************************************************************************
 *SW_INIT_0_CLEAR - Software init 0 clear
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: rfm_sw_init [31:31] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_rfm_sw_init_MASK         0x80000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_rfm_sw_init_SHIFT        31
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_rfm_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: not_used_sw_init_30 [30:30] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_30_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_30_SHIFT 30
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_30_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: sata_sw_init [29:29] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_sata_sw_init_MASK        0x20000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_sata_sw_init_SHIFT       29
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_sata_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: moca_sw_init [28:28] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_moca_sw_init_MASK        0x10000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_moca_sw_init_SHIFT       28
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_moca_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: genet1_sw_init [27:27] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_genet1_sw_init_MASK      0x08000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_genet1_sw_init_SHIFT     27
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_genet1_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: genet0_sw_init [26:26] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_genet0_sw_init_MASK      0x04000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_genet0_sw_init_SHIFT     26
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_genet0_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: not_used_sw_init_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_25_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_25_SHIFT 25
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_25_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: usb0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_usb0_sw_init_MASK        0x01000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_usb0_sw_init_SHIFT       24
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_usb0_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: not_used_sw_init_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_23_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_23_SHIFT 23
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_23_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: not_used_sw_init_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_22_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_22_SHIFT 22
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_22_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: ddr0_sw_init [21:21] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ddr0_sw_init_MASK        0x00200000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ddr0_sw_init_SHIFT       21
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ddr0_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: not_used_sw_init_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_20_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_20_SHIFT 20
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_20_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: memc0_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_memc0_sw_init_MASK       0x00080000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_memc0_sw_init_SHIFT      19
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_memc0_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: xpt_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_xpt_sw_init_MASK         0x00040000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_xpt_sw_init_SHIFT        18
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_xpt_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: not_used_sw_init_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_17_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_17_SHIFT 17
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_17_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: raaga0_sw_init [16:16] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_raaga0_sw_init_MASK      0x00010000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_raaga0_sw_init_SHIFT     16
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_raaga0_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: aio_sw_init [15:15] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_aio_sw_init_MASK         0x00008000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_aio_sw_init_SHIFT        15
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_aio_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: gfx_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_gfx_sw_init_MASK         0x00004000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_gfx_sw_init_SHIFT        14
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_gfx_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: not_used_sw_init_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_13_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_13_SHIFT 13
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_13_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: hvd0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_hvd0_sw_init_MASK        0x00001000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_hvd0_sw_init_SHIFT       12
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_hvd0_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: dvp_hr_sw_init [11:11] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_dvp_hr_sw_init_MASK      0x00000800
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_dvp_hr_sw_init_SHIFT     11
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_dvp_hr_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: dvp_ht_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_dvp_ht_sw_init_MASK      0x00000400
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_dvp_ht_sw_init_SHIFT     10
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_dvp_ht_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: vec_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_vec_sw_init_MASK         0x00000200
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_vec_sw_init_SHIFT        9
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_vec_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: bvn_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_bvn_sw_init_MASK         0x00000100
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_bvn_sw_init_SHIFT        8
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_bvn_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: not_used_sw_init_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_7_MASK  0x00000080
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_7_SHIFT 7
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_7_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: ebi_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ebi_sw_init_MASK         0x00000040
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ebi_sw_init_SHIFT        6
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ebi_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: pcie0_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_pcie0_sw_init_MASK       0x00000020
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_pcie0_sw_init_SHIFT      5
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_pcie0_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: not_used_sw_init_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_4_MASK  0x00000010
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_4_SHIFT 4
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_4_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: not_used_sw_init_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_3_MASK  0x00000008
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_3_SHIFT 3
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_not_used_sw_init_3_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: ext_sys_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ext_sys_sw_init_MASK     0x00000004
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ext_sys_sw_init_SHIFT    2
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_ext_sys_sw_init_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: cpu_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_cpu_sw_init_MASK         0x00000002
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_cpu_sw_init_SHIFT        1
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_cpu_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_CLEAR :: sys_ctrl_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_sys_ctrl_sw_init_MASK    0x00000001
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_sys_ctrl_sw_init_SHIFT   0
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_CLEAR_sys_ctrl_sw_init_DEFAULT 0x00000000

/***************************************************************************
 *SW_INIT_0_STATUS - Software init 0 status
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: rfm_sw_init [31:31] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_rfm_sw_init_MASK        0x80000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_rfm_sw_init_SHIFT       31
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_rfm_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: not_used_sw_init_30 [30:30] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_30_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_30_SHIFT 30
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_30_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: sata_sw_init [29:29] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_sata_sw_init_MASK       0x20000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_sata_sw_init_SHIFT      29
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_sata_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: moca_sw_init [28:28] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_moca_sw_init_MASK       0x10000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_moca_sw_init_SHIFT      28
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_moca_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: genet1_sw_init [27:27] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_genet1_sw_init_MASK     0x08000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_genet1_sw_init_SHIFT    27
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_genet1_sw_init_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: genet0_sw_init [26:26] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_genet0_sw_init_MASK     0x04000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_genet0_sw_init_SHIFT    26
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_genet0_sw_init_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: not_used_sw_init_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_25_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_25_SHIFT 25
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_25_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: usb0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_usb0_sw_init_MASK       0x01000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_usb0_sw_init_SHIFT      24
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_usb0_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: not_used_sw_init_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_23_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_23_SHIFT 23
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_23_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: not_used_sw_init_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_22_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_22_SHIFT 22
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_22_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: ddr0_sw_init [21:21] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_ddr0_sw_init_MASK       0x00200000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_ddr0_sw_init_SHIFT      21
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_ddr0_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: not_used_sw_init_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_20_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_20_SHIFT 20
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_20_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: memc0_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_memc0_sw_init_MASK      0x00080000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_memc0_sw_init_SHIFT     19
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_memc0_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: xpt_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_xpt_sw_init_MASK        0x00040000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_xpt_sw_init_SHIFT       18
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_xpt_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: not_used_sw_init_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_17_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_17_SHIFT 17
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_17_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: raaga0_sw_init [16:16] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_raaga0_sw_init_MASK     0x00010000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_raaga0_sw_init_SHIFT    16
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_raaga0_sw_init_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: aio_sw_init [15:15] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_aio_sw_init_MASK        0x00008000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_aio_sw_init_SHIFT       15
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_aio_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: gfx_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_gfx_sw_init_MASK        0x00004000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_gfx_sw_init_SHIFT       14
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_gfx_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: not_used_sw_init_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_13_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_13_SHIFT 13
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_13_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: hvd0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_hvd0_sw_init_MASK       0x00001000
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_hvd0_sw_init_SHIFT      12
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_hvd0_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: dvp_hr_sw_init [11:11] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_dvp_hr_sw_init_MASK     0x00000800
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_dvp_hr_sw_init_SHIFT    11
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_dvp_hr_sw_init_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: dvp_ht_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_dvp_ht_sw_init_MASK     0x00000400
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_dvp_ht_sw_init_SHIFT    10
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_dvp_ht_sw_init_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: vec_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_vec_sw_init_MASK        0x00000200
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_vec_sw_init_SHIFT       9
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_vec_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: bvn_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_bvn_sw_init_MASK        0x00000100
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_bvn_sw_init_SHIFT       8
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_bvn_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: not_used_sw_init_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_7_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_7_SHIFT 7
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_7_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: ebi_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_ebi_sw_init_MASK        0x00000040
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_ebi_sw_init_SHIFT       6
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_ebi_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: pcie0_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_pcie0_sw_init_MASK      0x00000020
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_pcie0_sw_init_SHIFT     5
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_pcie0_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: not_used_sw_init_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_4_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_4_SHIFT 4
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_4_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: not_used_sw_init_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_3_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_3_SHIFT 3
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_not_used_sw_init_3_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: ext_sys_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_ext_sys_sw_init_MASK    0x00000004
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_ext_sys_sw_init_SHIFT   2

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: cpu_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_cpu_sw_init_MASK        0x00000002
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_cpu_sw_init_SHIFT       1

/* SUN_TOP_CTRL :: SW_INIT_0_STATUS :: sys_ctrl_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_sys_ctrl_sw_init_MASK   0x00000001
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_sys_ctrl_sw_init_SHIFT  0
#define BCHP_SUN_TOP_CTRL_SW_INIT_0_STATUS_sys_ctrl_sw_init_DEFAULT 0x00000000

/***************************************************************************
 *SEC_SW_INIT_0_MONITOR - Security software init 0 monitor
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: rfm_sw_init [31:31] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_rfm_sw_init_MASK   0x80000000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_rfm_sw_init_SHIFT  31

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: not_used_sw_init_30 [30:30] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_30_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_30_SHIFT 30

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: sata_sw_init [29:29] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_sata_sw_init_MASK  0x20000000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_sata_sw_init_SHIFT 29

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: moca_sw_init [28:28] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_moca_sw_init_MASK  0x10000000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_moca_sw_init_SHIFT 28

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: genet1_sw_init [27:27] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_genet1_sw_init_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_genet1_sw_init_SHIFT 27

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: genet0_sw_init [26:26] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_genet0_sw_init_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_genet0_sw_init_SHIFT 26

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: not_used_sw_init_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_25_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_25_SHIFT 25

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: usb0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_usb0_sw_init_MASK  0x01000000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_usb0_sw_init_SHIFT 24

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: not_used_sw_init_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_23_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_23_SHIFT 23

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: not_used_sw_init_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_22_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_22_SHIFT 22

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: ddr0_sw_init [21:21] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_ddr0_sw_init_MASK  0x00200000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_ddr0_sw_init_SHIFT 21

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: not_used_sw_init_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_20_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_20_SHIFT 20

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: memc0_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_memc0_sw_init_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_memc0_sw_init_SHIFT 19

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: xpt_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_xpt_sw_init_MASK   0x00040000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_xpt_sw_init_SHIFT  18

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: not_used_sw_init_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_17_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_17_SHIFT 17

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: raaga0_sw_init [16:16] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_raaga0_sw_init_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_raaga0_sw_init_SHIFT 16

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: aio_sw_init [15:15] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_aio_sw_init_MASK   0x00008000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_aio_sw_init_SHIFT  15

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: gfx_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_gfx_sw_init_MASK   0x00004000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_gfx_sw_init_SHIFT  14

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: not_used_sw_init_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_13_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_13_SHIFT 13

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: hvd0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_hvd0_sw_init_MASK  0x00001000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_hvd0_sw_init_SHIFT 12

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: dvp_hr_sw_init [11:11] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_dvp_hr_sw_init_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_dvp_hr_sw_init_SHIFT 11

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: dvp_ht_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_dvp_ht_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_dvp_ht_sw_init_SHIFT 10

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: vec_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_vec_sw_init_MASK   0x00000200
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_vec_sw_init_SHIFT  9

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: bvn_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_bvn_sw_init_MASK   0x00000100
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_bvn_sw_init_SHIFT  8

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: not_used_sw_init_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_7_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_7_SHIFT 7

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: ebi_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_ebi_sw_init_MASK   0x00000040
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_ebi_sw_init_SHIFT  6

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: pcie0_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_pcie0_sw_init_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_pcie0_sw_init_SHIFT 5

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: not_used_sw_init_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_4_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_4_SHIFT 4

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: not_used_sw_init_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_3_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_not_used_sw_init_3_SHIFT 3

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: ext_sys_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_ext_sys_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_ext_sys_sw_init_SHIFT 2

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: cpu_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_cpu_sw_init_MASK   0x00000002
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_cpu_sw_init_SHIFT  1

/* SUN_TOP_CTRL :: SEC_SW_INIT_0_MONITOR :: sys_ctrl_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_sys_ctrl_sw_init_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_0_MONITOR_sys_ctrl_sw_init_SHIFT 0

/***************************************************************************
 *TEST_CONFIG_SW_INIT_0_MONITOR - Test configuration software init 0 monitor
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: rfm_sw_init [31:31] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_rfm_sw_init_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_rfm_sw_init_SHIFT 31

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: not_used_sw_init_30 [30:30] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_30_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_30_SHIFT 30

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: sata_sw_init [29:29] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_sata_sw_init_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_sata_sw_init_SHIFT 29

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: moca_sw_init [28:28] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_moca_sw_init_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_moca_sw_init_SHIFT 28

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: genet1_sw_init [27:27] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_genet1_sw_init_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_genet1_sw_init_SHIFT 27

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: genet0_sw_init [26:26] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_genet0_sw_init_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_genet0_sw_init_SHIFT 26

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: not_used_sw_init_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_25_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_25_SHIFT 25

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: usb0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_usb0_sw_init_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_usb0_sw_init_SHIFT 24

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: not_used_sw_init_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_23_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_23_SHIFT 23

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: not_used_sw_init_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_22_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_22_SHIFT 22

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: ddr0_sw_init [21:21] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_ddr0_sw_init_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_ddr0_sw_init_SHIFT 21

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: not_used_sw_init_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_20_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_20_SHIFT 20

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: memc0_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_memc0_sw_init_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_memc0_sw_init_SHIFT 19

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: xpt_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_xpt_sw_init_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_xpt_sw_init_SHIFT 18

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: not_used_sw_init_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_17_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_17_SHIFT 17

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: raaga0_sw_init [16:16] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_raaga0_sw_init_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_raaga0_sw_init_SHIFT 16

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: aio_sw_init [15:15] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_aio_sw_init_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_aio_sw_init_SHIFT 15

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: gfx_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_gfx_sw_init_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_gfx_sw_init_SHIFT 14

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: not_used_sw_init_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_13_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_13_SHIFT 13

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: hvd0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_hvd0_sw_init_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_hvd0_sw_init_SHIFT 12

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: dvp_hr_sw_init [11:11] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_dvp_hr_sw_init_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_dvp_hr_sw_init_SHIFT 11

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: dvp_ht_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_dvp_ht_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_dvp_ht_sw_init_SHIFT 10

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: vec_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_vec_sw_init_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_vec_sw_init_SHIFT 9

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: bvn_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_bvn_sw_init_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_bvn_sw_init_SHIFT 8

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: not_used_sw_init_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_7_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_7_SHIFT 7

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: ebi_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_ebi_sw_init_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_ebi_sw_init_SHIFT 6

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: pcie0_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_pcie0_sw_init_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_pcie0_sw_init_SHIFT 5

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: not_used_sw_init_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_4_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_4_SHIFT 4

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: not_used_sw_init_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_3_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_not_used_sw_init_3_SHIFT 3

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: ext_sys_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_ext_sys_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_ext_sys_sw_init_SHIFT 2

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: cpu_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_cpu_sw_init_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_cpu_sw_init_SHIFT 1

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_0_MONITOR :: sys_ctrl_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_sys_ctrl_sw_init_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_0_MONITOR_sys_ctrl_sw_init_SHIFT 0

/***************************************************************************
 *FINAL_SW_INIT_0_MONITOR - Final software init 0 monitor
 ***************************************************************************/
/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: rfm_sw_init [31:31] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_rfm_sw_init_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_rfm_sw_init_SHIFT 31

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: not_used_sw_init_30 [30:30] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_30_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_30_SHIFT 30

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: sata_sw_init [29:29] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_sata_sw_init_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_sata_sw_init_SHIFT 29

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: moca_sw_init [28:28] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_moca_sw_init_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_moca_sw_init_SHIFT 28

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: genet1_sw_init [27:27] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_genet1_sw_init_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_genet1_sw_init_SHIFT 27

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: genet0_sw_init [26:26] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_genet0_sw_init_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_genet0_sw_init_SHIFT 26

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: not_used_sw_init_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_25_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_25_SHIFT 25

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: usb0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_usb0_sw_init_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_usb0_sw_init_SHIFT 24

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: not_used_sw_init_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_23_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_23_SHIFT 23

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: not_used_sw_init_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_22_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_22_SHIFT 22

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: ddr0_sw_init [21:21] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_ddr0_sw_init_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_ddr0_sw_init_SHIFT 21

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: not_used_sw_init_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_20_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_20_SHIFT 20

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: memc0_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_memc0_sw_init_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_memc0_sw_init_SHIFT 19

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: xpt_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_xpt_sw_init_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_xpt_sw_init_SHIFT 18

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: not_used_sw_init_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_17_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_17_SHIFT 17

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: raaga0_sw_init [16:16] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_raaga0_sw_init_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_raaga0_sw_init_SHIFT 16

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: aio_sw_init [15:15] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_aio_sw_init_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_aio_sw_init_SHIFT 15

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: gfx_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_gfx_sw_init_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_gfx_sw_init_SHIFT 14

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: not_used_sw_init_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_13_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_13_SHIFT 13

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: hvd0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_hvd0_sw_init_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_hvd0_sw_init_SHIFT 12

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: dvp_hr_sw_init [11:11] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_dvp_hr_sw_init_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_dvp_hr_sw_init_SHIFT 11

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: dvp_ht_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_dvp_ht_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_dvp_ht_sw_init_SHIFT 10

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: vec_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_vec_sw_init_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_vec_sw_init_SHIFT 9

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: bvn_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_bvn_sw_init_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_bvn_sw_init_SHIFT 8

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: not_used_sw_init_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_7_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_7_SHIFT 7

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: ebi_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_ebi_sw_init_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_ebi_sw_init_SHIFT 6

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: pcie0_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_pcie0_sw_init_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_pcie0_sw_init_SHIFT 5

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: not_used_sw_init_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_4_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_4_SHIFT 4

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: not_used_sw_init_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_3_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_not_used_sw_init_3_SHIFT 3

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: ext_sys_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_ext_sys_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_ext_sys_sw_init_SHIFT 2

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: cpu_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_cpu_sw_init_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_cpu_sw_init_SHIFT 1

/* SUN_TOP_CTRL :: FINAL_SW_INIT_0_MONITOR :: sys_ctrl_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_sys_ctrl_sw_init_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_0_MONITOR_sys_ctrl_sw_init_SHIFT 0

/***************************************************************************
 *SW_INIT_1_SET - Software init 1 set
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_INIT_1_SET :: reserved0 [31:26] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_reserved0_MASK             0xfc000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_reserved0_SHIFT            26

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: spare1_sw_init [25:25] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_spare1_sw_init_MASK        0x02000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_spare1_sw_init_SHIFT       25
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_spare1_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: spare0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_spare0_sw_init_MASK        0x01000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_spare0_sw_init_SHIFT       24
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_spare0_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: demod_xpt_sw_init [23:23] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_demod_xpt_sw_init_MASK     0x00800000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_demod_xpt_sw_init_SHIFT    23
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_demod_xpt_sw_init_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: genet2_sw_init [22:22] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_genet2_sw_init_MASK        0x00400000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_genet2_sw_init_SHIFT       22
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_genet2_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: not_used_sw_init_21 [21:21] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_21_MASK   0x00200000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_21_SHIFT  21
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_21_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: not_used_sw_init_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_20_MASK   0x00100000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_20_SHIFT  20
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_20_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: sdio1_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sdio1_sw_init_MASK         0x00080000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sdio1_sw_init_SHIFT        19
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sdio1_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: sdio0_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sdio0_sw_init_MASK         0x00040000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sdio0_sw_init_SHIFT        18
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sdio0_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: mpm_top_sw_init [17:17] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_mpm_top_sw_init_MASK       0x00020000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_mpm_top_sw_init_SHIFT      17
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_mpm_top_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: not_used_sw_init_16 [16:16] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_16_MASK   0x00010000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_16_SHIFT  16
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_16_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: not_used_sw_init_15 [15:15] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_15_MASK   0x00008000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_15_SHIFT  15
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_15_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: hdmi_aon_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_hdmi_aon_sw_init_MASK      0x00004000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_hdmi_aon_sw_init_SHIFT     14
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_hdmi_aon_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: not_used_sw_init_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_13_MASK   0x00002000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_13_SHIFT  13
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_13_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: ds_top_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_ds_top_sw_init_MASK        0x00001000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_ds_top_sw_init_SHIFT       12
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_ds_top_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: not_used_sw_init_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_11_MASK   0x00000800
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_11_SHIFT  11
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_11_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: aif_wb_cab_top0_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_aif_wb_cab_top0_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_aif_wb_cab_top0_sw_init_SHIFT 10
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_aif_wb_cab_top0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: not_used_sw_init_9 [09:09] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_9_MASK    0x00000200
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_9_SHIFT   9
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_9_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: not_used_sw_init_8 [08:08] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_8_MASK    0x00000100
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_8_SHIFT   8
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_8_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: not_used_sw_init_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_7_MASK    0x00000080
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_7_SHIFT   7
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_7_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: not_used_sw_init_6 [06:06] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_6_MASK    0x00000040
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_6_SHIFT   6
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_6_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: not_used_sw_init_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_5_MASK    0x00000020
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_5_SHIFT   5
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_not_used_sw_init_5_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: leap_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_leap_sw_init_MASK          0x00000010
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_leap_sw_init_SHIFT         4
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_leap_sw_init_DEFAULT       0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: vip_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_vip_sw_init_MASK           0x00000008
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_vip_sw_init_SHIFT          3
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_vip_sw_init_DEFAULT        0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: gphy_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_gphy_sw_init_MASK          0x00000004
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_gphy_sw_init_SHIFT         2
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_gphy_sw_init_DEFAULT       0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: v3d_top_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_v3d_top_sw_init_MASK       0x00000002
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_v3d_top_sw_init_SHIFT      1
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_v3d_top_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_SET :: sid_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sid_sw_init_MASK           0x00000001
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sid_sw_init_SHIFT          0
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_SET_sid_sw_init_DEFAULT        0x00000000

/***************************************************************************
 *SW_INIT_1_CLEAR - Software init 1 clear
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: reserved0 [31:26] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_reserved0_MASK           0xfc000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_reserved0_SHIFT          26

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: spare1_sw_init [25:25] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_spare1_sw_init_MASK      0x02000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_spare1_sw_init_SHIFT     25
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_spare1_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: spare0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_spare0_sw_init_MASK      0x01000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_spare0_sw_init_SHIFT     24
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_spare0_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: demod_xpt_sw_init [23:23] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_demod_xpt_sw_init_MASK   0x00800000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_demod_xpt_sw_init_SHIFT  23
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_demod_xpt_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: genet2_sw_init [22:22] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_genet2_sw_init_MASK      0x00400000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_genet2_sw_init_SHIFT     22
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_genet2_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: not_used_sw_init_21 [21:21] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_21_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_21_SHIFT 21
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_21_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: not_used_sw_init_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_20_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_20_SHIFT 20
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_20_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: sdio1_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sdio1_sw_init_MASK       0x00080000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sdio1_sw_init_SHIFT      19
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sdio1_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: sdio0_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sdio0_sw_init_MASK       0x00040000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sdio0_sw_init_SHIFT      18
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sdio0_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: mpm_top_sw_init [17:17] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_mpm_top_sw_init_MASK     0x00020000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_mpm_top_sw_init_SHIFT    17
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_mpm_top_sw_init_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: not_used_sw_init_16 [16:16] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_16_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_16_SHIFT 16
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_16_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: not_used_sw_init_15 [15:15] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_15_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_15_SHIFT 15
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_15_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: hdmi_aon_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_hdmi_aon_sw_init_MASK    0x00004000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_hdmi_aon_sw_init_SHIFT   14
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_hdmi_aon_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: not_used_sw_init_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_13_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_13_SHIFT 13
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_13_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: ds_top_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_ds_top_sw_init_MASK      0x00001000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_ds_top_sw_init_SHIFT     12
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_ds_top_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: not_used_sw_init_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_11_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_11_SHIFT 11
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_11_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: aif_wb_cab_top0_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_aif_wb_cab_top0_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_aif_wb_cab_top0_sw_init_SHIFT 10
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_aif_wb_cab_top0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: not_used_sw_init_9 [09:09] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_9_MASK  0x00000200
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_9_SHIFT 9
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_9_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: not_used_sw_init_8 [08:08] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_8_MASK  0x00000100
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_8_SHIFT 8
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_8_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: not_used_sw_init_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_7_MASK  0x00000080
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_7_SHIFT 7
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_7_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: not_used_sw_init_6 [06:06] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_6_MASK  0x00000040
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_6_SHIFT 6
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_6_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: not_used_sw_init_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_5_MASK  0x00000020
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_5_SHIFT 5
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_not_used_sw_init_5_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: leap_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_leap_sw_init_MASK        0x00000010
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_leap_sw_init_SHIFT       4
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_leap_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: vip_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_vip_sw_init_MASK         0x00000008
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_vip_sw_init_SHIFT        3
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_vip_sw_init_DEFAULT      0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: gphy_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_gphy_sw_init_MASK        0x00000004
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_gphy_sw_init_SHIFT       2
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_gphy_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: v3d_top_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_v3d_top_sw_init_MASK     0x00000002
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_v3d_top_sw_init_SHIFT    1
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_v3d_top_sw_init_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_CLEAR :: sid_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sid_sw_init_MASK         0x00000001
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sid_sw_init_SHIFT        0
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_CLEAR_sid_sw_init_DEFAULT      0x00000000

/***************************************************************************
 *SW_INIT_1_STATUS - Software init 1 status
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: reserved0 [31:26] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_reserved0_MASK          0xfc000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_reserved0_SHIFT         26

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: spare1_sw_init [25:25] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_spare1_sw_init_MASK     0x02000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_spare1_sw_init_SHIFT    25
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_spare1_sw_init_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: spare0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_spare0_sw_init_MASK     0x01000000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_spare0_sw_init_SHIFT    24
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_spare0_sw_init_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: demod_xpt_sw_init [23:23] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_demod_xpt_sw_init_MASK  0x00800000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_demod_xpt_sw_init_SHIFT 23
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_demod_xpt_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: genet2_sw_init [22:22] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_genet2_sw_init_MASK     0x00400000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_genet2_sw_init_SHIFT    22
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_genet2_sw_init_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: not_used_sw_init_21 [21:21] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_21_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_21_SHIFT 21
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_21_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: not_used_sw_init_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_20_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_20_SHIFT 20
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_20_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: sdio1_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sdio1_sw_init_MASK      0x00080000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sdio1_sw_init_SHIFT     19
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sdio1_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: sdio0_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sdio0_sw_init_MASK      0x00040000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sdio0_sw_init_SHIFT     18
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sdio0_sw_init_DEFAULT   0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: mpm_top_sw_init [17:17] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_mpm_top_sw_init_MASK    0x00020000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_mpm_top_sw_init_SHIFT   17
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_mpm_top_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: not_used_sw_init_16 [16:16] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_16_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_16_SHIFT 16
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_16_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: not_used_sw_init_15 [15:15] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_15_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_15_SHIFT 15
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_15_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: hdmi_aon_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_hdmi_aon_sw_init_MASK   0x00004000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_hdmi_aon_sw_init_SHIFT  14
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_hdmi_aon_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: not_used_sw_init_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_13_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_13_SHIFT 13
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_13_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: ds_top_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_ds_top_sw_init_MASK     0x00001000
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_ds_top_sw_init_SHIFT    12
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_ds_top_sw_init_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: not_used_sw_init_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_11_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_11_SHIFT 11
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_11_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: aif_wb_cab_top0_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_aif_wb_cab_top0_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_aif_wb_cab_top0_sw_init_SHIFT 10
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_aif_wb_cab_top0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: not_used_sw_init_9 [09:09] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_9_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_9_SHIFT 9
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_9_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: not_used_sw_init_8 [08:08] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_8_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_8_SHIFT 8
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_8_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: not_used_sw_init_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_7_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_7_SHIFT 7
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_7_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: not_used_sw_init_6 [06:06] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_6_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_6_SHIFT 6
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_6_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: not_used_sw_init_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_5_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_5_SHIFT 5
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_not_used_sw_init_5_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: leap_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_leap_sw_init_MASK       0x00000010
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_leap_sw_init_SHIFT      4
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_leap_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: vip_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_vip_sw_init_MASK        0x00000008
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_vip_sw_init_SHIFT       3
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_vip_sw_init_DEFAULT     0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: gphy_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_gphy_sw_init_MASK       0x00000004
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_gphy_sw_init_SHIFT      2
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_gphy_sw_init_DEFAULT    0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: v3d_top_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_v3d_top_sw_init_MASK    0x00000002
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_v3d_top_sw_init_SHIFT   1
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_v3d_top_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_1_STATUS :: sid_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sid_sw_init_MASK        0x00000001
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sid_sw_init_SHIFT       0
#define BCHP_SUN_TOP_CTRL_SW_INIT_1_STATUS_sid_sw_init_DEFAULT     0x00000000

/***************************************************************************
 *SEC_SW_INIT_1_MONITOR - Security software init 1 monitor
 ***************************************************************************/
/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: reserved0 [31:26] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_reserved0_MASK     0xfc000000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_reserved0_SHIFT    26

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: spare1_sw_init [25:25] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_spare1_sw_init_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_spare1_sw_init_SHIFT 25

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: spare0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_spare0_sw_init_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_spare0_sw_init_SHIFT 24

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: demod_xpt_sw_init [23:23] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_demod_xpt_sw_init_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_demod_xpt_sw_init_SHIFT 23

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: genet2_sw_init [22:22] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_genet2_sw_init_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_genet2_sw_init_SHIFT 22

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: not_used_sw_init_21 [21:21] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_not_used_sw_init_21_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_not_used_sw_init_21_SHIFT 21

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: not_used_sw_init_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_not_used_sw_init_20_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_not_used_sw_init_20_SHIFT 20

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: sdio1_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_sdio1_sw_init_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_sdio1_sw_init_SHIFT 19

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: sdio0_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_sdio0_sw_init_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_sdio0_sw_init_SHIFT 18

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: mpm_top_sw_init [17:17] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_mpm_top_sw_init_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_mpm_top_sw_init_SHIFT 17

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: not_used_sw_init_16 [16:16] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_not_used_sw_init_16_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_not_used_sw_init_16_SHIFT 16

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: not_used_sw_init_15 [15:15] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_not_used_sw_init_15_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_not_used_sw_init_15_SHIFT 15

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: hdmi_aon_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_hdmi_aon_sw_init_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_hdmi_aon_sw_init_SHIFT 14

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: not_used_sw_init_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_not_used_sw_init_13_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_not_used_sw_init_13_SHIFT 13

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: ds_top_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_ds_top_sw_init_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_ds_top_sw_init_SHIFT 12

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: not_used_sw_init_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_not_used_sw_init_11_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_not_used_sw_init_11_SHIFT 11

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: aif_wb_cab_top0_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_aif_wb_cab_top0_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_aif_wb_cab_top0_sw_init_SHIFT 10

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: not_used_sw_init_9 [09:09] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_not_used_sw_init_9_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_not_used_sw_init_9_SHIFT 9

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: not_used_sw_init_8 [08:08] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_not_used_sw_init_8_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_not_used_sw_init_8_SHIFT 8

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: not_used_sw_init_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_not_used_sw_init_7_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_not_used_sw_init_7_SHIFT 7

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: not_used_sw_init_6 [06:06] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_not_used_sw_init_6_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_not_used_sw_init_6_SHIFT 6

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: not_used_sw_init_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_not_used_sw_init_5_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_not_used_sw_init_5_SHIFT 5

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: leap_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_leap_sw_init_MASK  0x00000010
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_leap_sw_init_SHIFT 4

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: vip_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_vip_sw_init_MASK   0x00000008
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_vip_sw_init_SHIFT  3

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: gphy_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_gphy_sw_init_MASK  0x00000004
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_gphy_sw_init_SHIFT 2

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: v3d_top_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_v3d_top_sw_init_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_v3d_top_sw_init_SHIFT 1

/* SUN_TOP_CTRL :: SEC_SW_INIT_1_MONITOR :: sid_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_sid_sw_init_MASK   0x00000001
#define BCHP_SUN_TOP_CTRL_SEC_SW_INIT_1_MONITOR_sid_sw_init_SHIFT  0

/***************************************************************************
 *TEST_CONFIG_SW_INIT_1_MONITOR - Test configuration software init 1 monitor
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: reserved0 [31:26] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_reserved0_MASK 0xfc000000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_reserved0_SHIFT 26

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: spare1_sw_init [25:25] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_spare1_sw_init_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_spare1_sw_init_SHIFT 25

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: spare0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_spare0_sw_init_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_spare0_sw_init_SHIFT 24

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: demod_xpt_sw_init [23:23] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_demod_xpt_sw_init_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_demod_xpt_sw_init_SHIFT 23

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: genet2_sw_init [22:22] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_genet2_sw_init_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_genet2_sw_init_SHIFT 22

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: not_used_sw_init_21 [21:21] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_not_used_sw_init_21_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_not_used_sw_init_21_SHIFT 21

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: not_used_sw_init_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_not_used_sw_init_20_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_not_used_sw_init_20_SHIFT 20

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: sdio1_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_sdio1_sw_init_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_sdio1_sw_init_SHIFT 19

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: sdio0_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_sdio0_sw_init_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_sdio0_sw_init_SHIFT 18

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: mpm_top_sw_init [17:17] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_mpm_top_sw_init_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_mpm_top_sw_init_SHIFT 17

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: not_used_sw_init_16 [16:16] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_not_used_sw_init_16_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_not_used_sw_init_16_SHIFT 16

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: not_used_sw_init_15 [15:15] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_not_used_sw_init_15_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_not_used_sw_init_15_SHIFT 15

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: hdmi_aon_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_hdmi_aon_sw_init_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_hdmi_aon_sw_init_SHIFT 14

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: not_used_sw_init_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_not_used_sw_init_13_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_not_used_sw_init_13_SHIFT 13

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: ds_top_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_ds_top_sw_init_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_ds_top_sw_init_SHIFT 12

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: not_used_sw_init_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_not_used_sw_init_11_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_not_used_sw_init_11_SHIFT 11

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: aif_wb_cab_top0_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_aif_wb_cab_top0_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_aif_wb_cab_top0_sw_init_SHIFT 10

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: not_used_sw_init_9 [09:09] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_not_used_sw_init_9_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_not_used_sw_init_9_SHIFT 9

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: not_used_sw_init_8 [08:08] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_not_used_sw_init_8_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_not_used_sw_init_8_SHIFT 8

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: not_used_sw_init_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_not_used_sw_init_7_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_not_used_sw_init_7_SHIFT 7

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: not_used_sw_init_6 [06:06] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_not_used_sw_init_6_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_not_used_sw_init_6_SHIFT 6

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: not_used_sw_init_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_not_used_sw_init_5_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_not_used_sw_init_5_SHIFT 5

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: leap_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_leap_sw_init_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_leap_sw_init_SHIFT 4

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: vip_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_vip_sw_init_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_vip_sw_init_SHIFT 3

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: gphy_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_gphy_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_gphy_sw_init_SHIFT 2

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: v3d_top_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_v3d_top_sw_init_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_v3d_top_sw_init_SHIFT 1

/* SUN_TOP_CTRL :: TEST_CONFIG_SW_INIT_1_MONITOR :: sid_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_sid_sw_init_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_TEST_CONFIG_SW_INIT_1_MONITOR_sid_sw_init_SHIFT 0

/***************************************************************************
 *FINAL_SW_INIT_1_MONITOR - Final software init 1 monitor
 ***************************************************************************/
/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: reserved0 [31:26] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_reserved0_MASK   0xfc000000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_reserved0_SHIFT  26

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: spare1_sw_init [25:25] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_spare1_sw_init_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_spare1_sw_init_SHIFT 25

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: spare0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_spare0_sw_init_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_spare0_sw_init_SHIFT 24

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: demod_xpt_sw_init [23:23] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_demod_xpt_sw_init_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_demod_xpt_sw_init_SHIFT 23

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: genet2_sw_init [22:22] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_genet2_sw_init_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_genet2_sw_init_SHIFT 22

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: not_used_sw_init_21 [21:21] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_not_used_sw_init_21_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_not_used_sw_init_21_SHIFT 21

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: not_used_sw_init_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_not_used_sw_init_20_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_not_used_sw_init_20_SHIFT 20

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: sdio1_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_sdio1_sw_init_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_sdio1_sw_init_SHIFT 19

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: sdio0_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_sdio0_sw_init_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_sdio0_sw_init_SHIFT 18

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: mpm_top_sw_init [17:17] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_mpm_top_sw_init_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_mpm_top_sw_init_SHIFT 17

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: not_used_sw_init_16 [16:16] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_not_used_sw_init_16_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_not_used_sw_init_16_SHIFT 16

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: not_used_sw_init_15 [15:15] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_not_used_sw_init_15_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_not_used_sw_init_15_SHIFT 15

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: hdmi_aon_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_hdmi_aon_sw_init_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_hdmi_aon_sw_init_SHIFT 14

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: not_used_sw_init_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_not_used_sw_init_13_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_not_used_sw_init_13_SHIFT 13

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: ds_top_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_ds_top_sw_init_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_ds_top_sw_init_SHIFT 12

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: not_used_sw_init_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_not_used_sw_init_11_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_not_used_sw_init_11_SHIFT 11

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: aif_wb_cab_top0_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_aif_wb_cab_top0_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_aif_wb_cab_top0_sw_init_SHIFT 10

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: not_used_sw_init_9 [09:09] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_not_used_sw_init_9_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_not_used_sw_init_9_SHIFT 9

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: not_used_sw_init_8 [08:08] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_not_used_sw_init_8_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_not_used_sw_init_8_SHIFT 8

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: not_used_sw_init_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_not_used_sw_init_7_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_not_used_sw_init_7_SHIFT 7

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: not_used_sw_init_6 [06:06] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_not_used_sw_init_6_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_not_used_sw_init_6_SHIFT 6

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: not_used_sw_init_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_not_used_sw_init_5_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_not_used_sw_init_5_SHIFT 5

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: leap_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_leap_sw_init_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_leap_sw_init_SHIFT 4

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: vip_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_vip_sw_init_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_vip_sw_init_SHIFT 3

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: gphy_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_gphy_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_gphy_sw_init_SHIFT 2

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: v3d_top_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_v3d_top_sw_init_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_v3d_top_sw_init_SHIFT 1

/* SUN_TOP_CTRL :: FINAL_SW_INIT_1_MONITOR :: sid_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_sid_sw_init_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_FINAL_SW_INIT_1_MONITOR_sid_sw_init_SHIFT 0

/***************************************************************************
 *SW_INIT_ONE_SHOT_TRIGGER - Software init one-shot trigger
 ***************************************************************************/
/* SUN_TOP_CTRL :: SW_INIT_ONE_SHOT_TRIGGER :: reserved0 [31:02] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_reserved0_MASK  0xfffffffc
#define BCHP_SUN_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_reserved0_SHIFT 2

/* SUN_TOP_CTRL :: SW_INIT_ONE_SHOT_TRIGGER :: trigger_one_shot_1 [01:01] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_trigger_one_shot_1_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_trigger_one_shot_1_SHIFT 1
#define BCHP_SUN_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_trigger_one_shot_1_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SW_INIT_ONE_SHOT_TRIGGER :: trigger_one_shot_0 [00:00] */
#define BCHP_SUN_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_trigger_one_shot_0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_trigger_one_shot_0_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SW_INIT_ONE_SHOT_TRIGGER_trigger_one_shot_0_DEFAULT 0x00000000

/***************************************************************************
 *ONE_SHOT_0_SW_INIT_WIDTH - One-shot 0 width
 ***************************************************************************/
/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_WIDTH :: reserved0 [31:28] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_WIDTH_reserved0_MASK  0xf0000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_WIDTH_reserved0_SHIFT 28

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_WIDTH :: one_shot_0_width [27:00] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_WIDTH_one_shot_0_width_MASK 0x0fffffff
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_WIDTH_one_shot_0_width_SHIFT 0
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_WIDTH_one_shot_0_width_DEFAULT 0x00000000

/***************************************************************************
 *ONE_SHOT_0_SW_INIT_0_MASK - One-shot 0 mask for software init 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: rfm_sw_init [31:31] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_rfm_sw_init_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_rfm_sw_init_SHIFT 31
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_rfm_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: not_used_sw_init_30 [30:30] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_30_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_30_SHIFT 30
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_30_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: sata_sw_init [29:29] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_sata_sw_init_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_sata_sw_init_SHIFT 29
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_sata_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: moca_sw_init [28:28] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_moca_sw_init_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_moca_sw_init_SHIFT 28
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_moca_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: genet1_sw_init [27:27] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_genet1_sw_init_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_genet1_sw_init_SHIFT 27
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_genet1_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: genet0_sw_init [26:26] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_genet0_sw_init_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_genet0_sw_init_SHIFT 26
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_genet0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: not_used_sw_init_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_25_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_25_SHIFT 25
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_25_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: usb0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_usb0_sw_init_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_usb0_sw_init_SHIFT 24
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_usb0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: not_used_sw_init_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_23_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_23_SHIFT 23
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_23_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: not_used_sw_init_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_22_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_22_SHIFT 22
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_22_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: ddr0_sw_init [21:21] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ddr0_sw_init_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ddr0_sw_init_SHIFT 21
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ddr0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: not_used_sw_init_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_20_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_20_SHIFT 20
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_20_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: memc0_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_memc0_sw_init_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_memc0_sw_init_SHIFT 19
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_memc0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: xpt_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_xpt_sw_init_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_xpt_sw_init_SHIFT 18
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_xpt_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: not_used_sw_init_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_17_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_17_SHIFT 17
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_17_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: raaga0_sw_init [16:16] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_raaga0_sw_init_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_raaga0_sw_init_SHIFT 16
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_raaga0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: aio_sw_init [15:15] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_aio_sw_init_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_aio_sw_init_SHIFT 15
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_aio_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: gfx_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_gfx_sw_init_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_gfx_sw_init_SHIFT 14
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_gfx_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: not_used_sw_init_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_13_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_13_SHIFT 13
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_13_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: hvd0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_hvd0_sw_init_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_hvd0_sw_init_SHIFT 12
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_hvd0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: dvp_hr_sw_init [11:11] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_dvp_hr_sw_init_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_dvp_hr_sw_init_SHIFT 11
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_dvp_hr_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: dvp_ht_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_dvp_ht_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_dvp_ht_sw_init_SHIFT 10
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_dvp_ht_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: vec_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_vec_sw_init_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_vec_sw_init_SHIFT 9
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_vec_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: bvn_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_bvn_sw_init_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_bvn_sw_init_SHIFT 8
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_bvn_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: not_used_sw_init_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_7_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_7_SHIFT 7
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_7_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: ebi_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ebi_sw_init_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ebi_sw_init_SHIFT 6
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ebi_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: pcie0_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_pcie0_sw_init_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_pcie0_sw_init_SHIFT 5
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_pcie0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: not_used_sw_init_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_4_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_4_SHIFT 4
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_4_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: not_used_sw_init_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_3_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_3_SHIFT 3
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_not_used_sw_init_3_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: ext_sys_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ext_sys_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ext_sys_sw_init_SHIFT 2
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_ext_sys_sw_init_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: cpu_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_cpu_sw_init_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_cpu_sw_init_SHIFT 1
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_cpu_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_0_MASK :: sys_ctrl_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_sys_ctrl_sw_init_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_sys_ctrl_sw_init_SHIFT 0
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_0_MASK_sys_ctrl_sw_init_DEFAULT 0x00000000

/***************************************************************************
 *ONE_SHOT_0_SW_INIT_1_MASK - One-shot 0 mask for software init 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: reserved0 [31:26] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_reserved0_MASK 0xfc000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_reserved0_SHIFT 26

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: spare1_sw_init [25:25] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_spare1_sw_init_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_spare1_sw_init_SHIFT 25
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_spare1_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: spare0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_spare0_sw_init_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_spare0_sw_init_SHIFT 24
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_spare0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: demod_xpt_sw_init [23:23] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_demod_xpt_sw_init_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_demod_xpt_sw_init_SHIFT 23
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_demod_xpt_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: genet2_sw_init [22:22] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_genet2_sw_init_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_genet2_sw_init_SHIFT 22
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_genet2_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: not_used_sw_init_21 [21:21] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_21_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_21_SHIFT 21
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_21_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: not_used_sw_init_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_20_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_20_SHIFT 20
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_20_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: sdio1_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sdio1_sw_init_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sdio1_sw_init_SHIFT 19
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sdio1_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: sdio0_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sdio0_sw_init_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sdio0_sw_init_SHIFT 18
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sdio0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: mpm_top_sw_init [17:17] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_mpm_top_sw_init_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_mpm_top_sw_init_SHIFT 17
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_mpm_top_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: not_used_sw_init_16 [16:16] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_16_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_16_SHIFT 16
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_16_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: not_used_sw_init_15 [15:15] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_15_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_15_SHIFT 15
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_15_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: hdmi_aon_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_hdmi_aon_sw_init_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_hdmi_aon_sw_init_SHIFT 14
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_hdmi_aon_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: not_used_sw_init_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_13_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_13_SHIFT 13
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_13_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: ds_top_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_ds_top_sw_init_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_ds_top_sw_init_SHIFT 12
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_ds_top_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: not_used_sw_init_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_11_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_11_SHIFT 11
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_11_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: aif_wb_cab_top0_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_aif_wb_cab_top0_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_aif_wb_cab_top0_sw_init_SHIFT 10
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_aif_wb_cab_top0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: not_used_sw_init_9 [09:09] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_9_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_9_SHIFT 9
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_9_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: not_used_sw_init_8 [08:08] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_8_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_8_SHIFT 8
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_8_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: not_used_sw_init_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_7_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_7_SHIFT 7
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_7_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: not_used_sw_init_6 [06:06] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_6_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_6_SHIFT 6
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_6_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: not_used_sw_init_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_5_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_5_SHIFT 5
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_not_used_sw_init_5_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: leap_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_leap_sw_init_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_leap_sw_init_SHIFT 4
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_leap_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: vip_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_vip_sw_init_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_vip_sw_init_SHIFT 3
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_vip_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: gphy_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_gphy_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_gphy_sw_init_SHIFT 2
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_gphy_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: v3d_top_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_v3d_top_sw_init_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_v3d_top_sw_init_SHIFT 1
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_v3d_top_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_0_SW_INIT_1_MASK :: sid_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sid_sw_init_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sid_sw_init_SHIFT 0
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_0_SW_INIT_1_MASK_sid_sw_init_DEFAULT 0x00000000

/***************************************************************************
 *ONE_SHOT_1_SW_INIT_WIDTH - One-shot 1 width
 ***************************************************************************/
/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_WIDTH :: reserved0 [31:28] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_WIDTH_reserved0_MASK  0xf0000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_WIDTH_reserved0_SHIFT 28

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_WIDTH :: one_shot_1_width [27:00] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_WIDTH_one_shot_1_width_MASK 0x0fffffff
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_WIDTH_one_shot_1_width_SHIFT 0
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_WIDTH_one_shot_1_width_DEFAULT 0x00000000

/***************************************************************************
 *ONE_SHOT_1_SW_INIT_0_MASK - One-shot 1 mask for software init 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: rfm_sw_init [31:31] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_rfm_sw_init_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_rfm_sw_init_SHIFT 31
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_rfm_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: not_used_sw_init_30 [30:30] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_30_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_30_SHIFT 30
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_30_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: sata_sw_init [29:29] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_sata_sw_init_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_sata_sw_init_SHIFT 29
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_sata_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: moca_sw_init [28:28] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_moca_sw_init_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_moca_sw_init_SHIFT 28
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_moca_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: genet1_sw_init [27:27] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_genet1_sw_init_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_genet1_sw_init_SHIFT 27
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_genet1_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: genet0_sw_init [26:26] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_genet0_sw_init_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_genet0_sw_init_SHIFT 26
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_genet0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: not_used_sw_init_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_25_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_25_SHIFT 25
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_25_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: usb0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_usb0_sw_init_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_usb0_sw_init_SHIFT 24
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_usb0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: not_used_sw_init_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_23_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_23_SHIFT 23
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_23_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: not_used_sw_init_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_22_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_22_SHIFT 22
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_22_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: ddr0_sw_init [21:21] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ddr0_sw_init_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ddr0_sw_init_SHIFT 21
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ddr0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: not_used_sw_init_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_20_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_20_SHIFT 20
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_20_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: memc0_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_memc0_sw_init_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_memc0_sw_init_SHIFT 19
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_memc0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: xpt_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_xpt_sw_init_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_xpt_sw_init_SHIFT 18
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_xpt_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: not_used_sw_init_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_17_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_17_SHIFT 17
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_17_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: raaga0_sw_init [16:16] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_raaga0_sw_init_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_raaga0_sw_init_SHIFT 16
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_raaga0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: aio_sw_init [15:15] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_aio_sw_init_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_aio_sw_init_SHIFT 15
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_aio_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: gfx_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_gfx_sw_init_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_gfx_sw_init_SHIFT 14
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_gfx_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: not_used_sw_init_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_13_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_13_SHIFT 13
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_13_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: hvd0_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_hvd0_sw_init_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_hvd0_sw_init_SHIFT 12
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_hvd0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: dvp_hr_sw_init [11:11] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_dvp_hr_sw_init_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_dvp_hr_sw_init_SHIFT 11
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_dvp_hr_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: dvp_ht_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_dvp_ht_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_dvp_ht_sw_init_SHIFT 10
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_dvp_ht_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: vec_sw_init [09:09] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_vec_sw_init_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_vec_sw_init_SHIFT 9
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_vec_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: bvn_sw_init [08:08] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_bvn_sw_init_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_bvn_sw_init_SHIFT 8
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_bvn_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: not_used_sw_init_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_7_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_7_SHIFT 7
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_7_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: ebi_sw_init [06:06] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ebi_sw_init_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ebi_sw_init_SHIFT 6
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ebi_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: pcie0_sw_init [05:05] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_pcie0_sw_init_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_pcie0_sw_init_SHIFT 5
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_pcie0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: not_used_sw_init_4 [04:04] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_4_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_4_SHIFT 4
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_4_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: not_used_sw_init_3 [03:03] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_3_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_3_SHIFT 3
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_not_used_sw_init_3_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: ext_sys_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ext_sys_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ext_sys_sw_init_SHIFT 2
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_ext_sys_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: cpu_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_cpu_sw_init_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_cpu_sw_init_SHIFT 1
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_cpu_sw_init_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_0_MASK :: sys_ctrl_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_sys_ctrl_sw_init_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_sys_ctrl_sw_init_SHIFT 0
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_0_MASK_sys_ctrl_sw_init_DEFAULT 0x00000000

/***************************************************************************
 *ONE_SHOT_1_SW_INIT_1_MASK - One-shot 1 mask for software init 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: reserved0 [31:26] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_reserved0_MASK 0xfc000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_reserved0_SHIFT 26

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: spare1_sw_init [25:25] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_spare1_sw_init_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_spare1_sw_init_SHIFT 25
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_spare1_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: spare0_sw_init [24:24] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_spare0_sw_init_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_spare0_sw_init_SHIFT 24
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_spare0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: demod_xpt_sw_init [23:23] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_demod_xpt_sw_init_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_demod_xpt_sw_init_SHIFT 23
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_demod_xpt_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: genet2_sw_init [22:22] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_genet2_sw_init_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_genet2_sw_init_SHIFT 22
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_genet2_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: not_used_sw_init_21 [21:21] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_21_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_21_SHIFT 21
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_21_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: not_used_sw_init_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_20_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_20_SHIFT 20
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_20_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: sdio1_sw_init [19:19] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sdio1_sw_init_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sdio1_sw_init_SHIFT 19
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sdio1_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: sdio0_sw_init [18:18] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sdio0_sw_init_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sdio0_sw_init_SHIFT 18
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sdio0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: mpm_top_sw_init [17:17] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_mpm_top_sw_init_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_mpm_top_sw_init_SHIFT 17
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_mpm_top_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: not_used_sw_init_16 [16:16] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_16_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_16_SHIFT 16
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_16_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: not_used_sw_init_15 [15:15] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_15_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_15_SHIFT 15
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_15_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: hdmi_aon_sw_init [14:14] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_hdmi_aon_sw_init_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_hdmi_aon_sw_init_SHIFT 14
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_hdmi_aon_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: not_used_sw_init_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_13_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_13_SHIFT 13
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_13_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: ds_top_sw_init [12:12] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_ds_top_sw_init_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_ds_top_sw_init_SHIFT 12
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_ds_top_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: not_used_sw_init_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_11_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_11_SHIFT 11
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_11_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: aif_wb_cab_top0_sw_init [10:10] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_aif_wb_cab_top0_sw_init_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_aif_wb_cab_top0_sw_init_SHIFT 10
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_aif_wb_cab_top0_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: not_used_sw_init_9 [09:09] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_9_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_9_SHIFT 9
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_9_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: not_used_sw_init_8 [08:08] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_8_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_8_SHIFT 8
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_8_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: not_used_sw_init_7 [07:07] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_7_MASK 0x00000080
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_7_SHIFT 7
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_7_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: not_used_sw_init_6 [06:06] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_6_MASK 0x00000040
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_6_SHIFT 6
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_6_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: not_used_sw_init_5 [05:05] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_5_MASK 0x00000020
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_5_SHIFT 5
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_not_used_sw_init_5_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: leap_sw_init [04:04] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_leap_sw_init_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_leap_sw_init_SHIFT 4
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_leap_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: vip_sw_init [03:03] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_vip_sw_init_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_vip_sw_init_SHIFT 3
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_vip_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: gphy_sw_init [02:02] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_gphy_sw_init_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_gphy_sw_init_SHIFT 2
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_gphy_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: v3d_top_sw_init [01:01] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_v3d_top_sw_init_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_v3d_top_sw_init_SHIFT 1
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_v3d_top_sw_init_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: ONE_SHOT_1_SW_INIT_1_MASK :: sid_sw_init [00:00] */
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sid_sw_init_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sid_sw_init_SHIFT 0
#define BCHP_SUN_TOP_CTRL_ONE_SHOT_1_SW_INIT_1_MASK_sid_sw_init_DEFAULT 0x00000000

/***************************************************************************
 *UNCLEARED_SCRATCH - Scratch register
 ***************************************************************************/
/* SUN_TOP_CTRL :: UNCLEARED_SCRATCH :: uncleared_scratch [31:00] */
#define BCHP_SUN_TOP_CTRL_UNCLEARED_SCRATCH_uncleared_scratch_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_UNCLEARED_SCRATCH_uncleared_scratch_SHIFT 0
#define BCHP_SUN_TOP_CTRL_UNCLEARED_SCRATCH_uncleared_scratch_DEFAULT 0x00000000

/***************************************************************************
 *SPARE_CTRL - Spare control bits reserved for future use
 ***************************************************************************/
/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_31 [31:31] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_31_MASK            0x80000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_31_SHIFT           31
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_31_DEFAULT         0x00000001

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_30 [30:30] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_30_MASK            0x40000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_30_SHIFT           30
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_30_DEFAULT         0x00000001

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_29 [29:29] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_29_MASK            0x20000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_29_SHIFT           29
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_29_DEFAULT         0x00000001

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_28 [28:28] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_28_MASK            0x10000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_28_SHIFT           28
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_28_DEFAULT         0x00000001

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_27 [27:27] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_27_MASK            0x08000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_27_SHIFT           27
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_27_DEFAULT         0x00000001

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_26 [26:26] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_26_MASK            0x04000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_26_SHIFT           26
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_26_DEFAULT         0x00000001

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_25 [25:25] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_25_MASK            0x02000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_25_SHIFT           25
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_25_DEFAULT         0x00000001

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_24 [24:24] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_24_MASK            0x01000000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_24_SHIFT           24
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_24_DEFAULT         0x00000001

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_23 [23:23] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_23_MASK            0x00800000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_23_SHIFT           23
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_23_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_22 [22:22] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_22_MASK            0x00400000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_22_SHIFT           22
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_22_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_21 [21:21] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_21_MASK            0x00200000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_21_SHIFT           21
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_21_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_20 [20:20] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_20_MASK            0x00100000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_20_SHIFT           20
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_20_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_19 [19:19] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_19_MASK            0x00080000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_19_SHIFT           19
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_19_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_18 [18:18] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_18_MASK            0x00040000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_18_SHIFT           18
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_18_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_17 [17:17] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_17_MASK            0x00020000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_17_SHIFT           17
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_17_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_16 [16:16] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_16_MASK            0x00010000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_16_SHIFT           16
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_16_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_15 [15:15] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_15_MASK            0x00008000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_15_SHIFT           15
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_15_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_14 [14:14] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_14_MASK            0x00004000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_14_SHIFT           14
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_14_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_13 [13:13] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_13_MASK            0x00002000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_13_SHIFT           13
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_13_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_12 [12:12] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_12_MASK            0x00001000
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_12_SHIFT           12
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_12_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_11 [11:11] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_11_MASK            0x00000800
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_11_SHIFT           11
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_11_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_10 [10:10] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_10_MASK            0x00000400
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_10_SHIFT           10
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_10_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_09 [09:09] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_09_MASK            0x00000200
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_09_SHIFT           9
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_09_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_08 [08:08] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_08_MASK            0x00000100
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_08_SHIFT           8
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_08_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_07 [07:07] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_07_MASK            0x00000080
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_07_SHIFT           7
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_07_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_06 [06:06] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_06_MASK            0x00000040
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_06_SHIFT           6
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_06_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_05 [05:05] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_05_MASK            0x00000020
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_05_SHIFT           5
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_05_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_04 [04:04] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_04_MASK            0x00000010
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_04_SHIFT           4
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_04_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_03 [03:03] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_03_MASK            0x00000008
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_03_SHIFT           3
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_03_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_02 [02:02] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_02_MASK            0x00000004
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_02_SHIFT           2
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_02_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_01 [01:01] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_01_MASK            0x00000002
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_01_SHIFT           1
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_01_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SPARE_CTRL :: spare_ctrl_00 [00:00] */
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_00_MASK            0x00000001
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_00_SHIFT           0
#define BCHP_SUN_TOP_CTRL_SPARE_CTRL_spare_ctrl_00_DEFAULT         0x00000000

/***************************************************************************
 *TEST_PORT_CTRL - Test port control
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: sys_ctrl_local_tp_out_sel [31:28] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_MASK 0xf0000000
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_SHIFT 28
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_SEMAPHORE_0 0
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_SEMAPHORE_1 1
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_UNUSED_02 2
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_MISC_TEST 3
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_SSP 4
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_TP_OUT_POKE_REG 5
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_TP_IN 6
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_UNUSED_07 7
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_UNUSED_08 8
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_UNUSED_09 9
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_UNUSED_10 10
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_UNUSED_11 11
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_UPG_TP_OUT 12
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_UNUSED_13 13
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_ICID_TP_OUT 14
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_sys_ctrl_local_tp_out_sel_TOP_AUX_TP_OUT 15

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: reserved0 [27:10] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_reserved0_MASK            0x0ffffc00
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_reserved0_SHIFT           10

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: tp_in_source_select [09:09] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_in_source_select_MASK  0x00000200
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_in_source_select_SHIFT 9
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_in_source_select_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: tp_select [08:07] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_select_MASK            0x00000180
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_select_SHIFT           7
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_tp_select_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: TEST_PORT_CTRL :: encoded_tp_enable [06:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_MASK    0x0000007f
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SHIFT   0
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_DEFAULT 0x0000007f
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_GENET0  0
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_DS_TOP  1
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SATA    2
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_MPM_TOP 9
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_AIF_WB_CAB_TOP 13
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_SYS     16
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_CLK     17
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_AON     18
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_HIF     19
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_AVS     20
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_BSP     21
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_VEC     22
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_AIO     23
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_HVD0    25
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_RAAGA0  28
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_XPT     30
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_MEMC0   31
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_GENET1  34
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_GENET2  35
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_PCIE0   36
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_USB0    38
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_MOCA    40
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_V3D_TOP 41
#define BCHP_SUN_TOP_CTRL_TEST_PORT_CTRL_encoded_tp_enable_RFM     42

/***************************************************************************
 *TEST_PORT_OUT_PEEK - Testport peek register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_OUT_PEEK :: test_port_out_peek_value [31:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_PEEK_test_port_out_peek_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_PEEK_test_port_out_peek_value_SHIFT 0

/***************************************************************************
 *TEST_PORT_OUT_POKE - Testport poke register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_OUT_POKE :: test_port_out_poke_value [31:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_POKE_test_port_out_poke_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_POKE_test_port_out_poke_value_SHIFT 0
#define BCHP_SUN_TOP_CTRL_TEST_PORT_OUT_POKE_test_port_out_poke_value_DEFAULT 0x00000000

/***************************************************************************
 *TEST_PORT_IN_PEEK - Testport peek register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_IN_PEEK :: test_port_in_peek_value [31:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_PEEK_test_port_in_peek_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_PEEK_test_port_in_peek_value_SHIFT 0

/***************************************************************************
 *TEST_PORT_IN_POKE - Testport poke register
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_PORT_IN_POKE :: test_port_in_poke_value [31:00] */
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_POKE_test_port_in_poke_value_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_POKE_test_port_in_poke_value_SHIFT 0
#define BCHP_SUN_TOP_CTRL_TEST_PORT_IN_POKE_test_port_in_poke_value_DEFAULT 0x00000000

/***************************************************************************
 *EJTAG_INPUT_EN - EJTAG input bus enables
 ***************************************************************************/
/* SUN_TOP_CTRL :: EJTAG_INPUT_EN :: reserved0 [31:09] */
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_reserved0_MASK            0xfffffe00
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_reserved0_SHIFT           9

/* SUN_TOP_CTRL :: EJTAG_INPUT_EN :: ejtag_input_enable [08:00] */
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_MASK   0x000001ff
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_SHIFT  0
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_DEFAULT 0x00000002
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_DO_NOT_USE_CPU_ONE_HOT 1
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_MAIN_CPU_ONE_HOT 2
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_MOCA0_CPU_ONE_HOT 4
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_MOCA1_CPU_ONE_HOT 8
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_AVS_CPU_ONE_HOT 16
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_LEAP_CPU_ONE_HOT 32
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_MPM_CPU_ONE_HOT 64
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_SCPU_CPU_ONE_HOT 128
#define BCHP_SUN_TOP_CTRL_EJTAG_INPUT_EN_ejtag_input_enable_BSP_CPU_ONE_HOT 256

/***************************************************************************
 *EJTAG_OUTPUT_SEL - EJTAG output select
 ***************************************************************************/
/* SUN_TOP_CTRL :: EJTAG_OUTPUT_SEL :: reserved0 [31:04] */
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_reserved0_MASK          0xfffffff0
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_reserved0_SHIFT         4

/* SUN_TOP_CTRL :: EJTAG_OUTPUT_SEL :: ejtag_output_sel [03:00] */
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_MASK   0x0000000f
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_SHIFT  0
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_DEFAULT 0x00000001
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_DO_NOT_USE_CPU 0
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_MAIN_CPU 1
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_MOCA0_CPU 2
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_MOCA1_CPU 3
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_AVS_CPU 4
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_LEAP_CPU 5
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_MPM_CPU 6
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_SCPU_CPU 7
#define BCHP_SUN_TOP_CTRL_EJTAG_OUTPUT_SEL_ejtag_output_sel_BSP_CPU 8

/***************************************************************************
 *VTRAP_CTRL - VTRAP Control
 ***************************************************************************/
/* SUN_TOP_CTRL :: VTRAP_CTRL :: reserved0 [31:23] */
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_reserved0_MASK                0xff800000
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_reserved0_SHIFT               23

/* SUN_TOP_CTRL :: VTRAP_CTRL :: vtrap_enable_max_1_threshold [22:22] */
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_max_1_threshold_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_max_1_threshold_SHIFT 22
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_max_1_threshold_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: VTRAP_CTRL :: vtrap_enable_min_1_threshold [21:21] */
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_min_1_threshold_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_min_1_threshold_SHIFT 21
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_min_1_threshold_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: VTRAP_CTRL :: vtrap_enable_min_0_threshold [20:20] */
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_min_0_threshold_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_min_0_threshold_SHIFT 20
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_min_0_threshold_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: VTRAP_CTRL :: vtrap_enable_warning_1_threshold [19:19] */
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_warning_1_threshold_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_warning_1_threshold_SHIFT 19
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_warning_1_threshold_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: VTRAP_CTRL :: vtrap_enable_warning_0_threshold [18:18] */
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_warning_0_threshold_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_warning_0_threshold_SHIFT 18
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_enable_warning_0_threshold_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: VTRAP_CTRL :: vtrap_vddcmon_test_trim_code [17:05] */
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_vddcmon_test_trim_code_MASK 0x0003ffe0
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_vddcmon_test_trim_code_SHIFT 5
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_vddcmon_test_trim_code_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: VTRAP_CTRL :: vtrap_threshold_warning_1_status_clear [04:04] */
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_warning_1_status_clear_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_warning_1_status_clear_SHIFT 4
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_warning_1_status_clear_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: VTRAP_CTRL :: vtrap_threshold_warning_0_status_clear [03:03] */
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_warning_0_status_clear_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_warning_0_status_clear_SHIFT 3
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_warning_0_status_clear_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: VTRAP_CTRL :: vtrap_threshold_min_1_status_clear [02:02] */
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_min_1_status_clear_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_min_1_status_clear_SHIFT 2
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_min_1_status_clear_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: VTRAP_CTRL :: vtrap_threshold_min_0_status_clear [01:01] */
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_min_0_status_clear_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_min_0_status_clear_SHIFT 1
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_min_0_status_clear_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: VTRAP_CTRL :: vtrap_threshold_max_1_status_clear [00:00] */
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_max_1_status_clear_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_max_1_status_clear_SHIFT 0
#define BCHP_SUN_TOP_CTRL_VTRAP_CTRL_vtrap_threshold_max_1_status_clear_DEFAULT 0x00000000

/***************************************************************************
 *VTRAP_STATUS - VTRAP Status
 ***************************************************************************/
/* SUN_TOP_CTRL :: VTRAP_STATUS :: reserved0 [31:05] */
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_reserved0_MASK              0xffffffe0
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_reserved0_SHIFT             5

/* SUN_TOP_CTRL :: VTRAP_STATUS :: vtrap_threshold_warning_1_status [04:04] */
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_warning_1_status_MASK 0x00000010
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_warning_1_status_SHIFT 4
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_warning_1_status_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: VTRAP_STATUS :: vtrap_threshold_warning_0_status [03:03] */
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_warning_0_status_MASK 0x00000008
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_warning_0_status_SHIFT 3
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_warning_0_status_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: VTRAP_STATUS :: vtrap_threshold_min_1_status [02:02] */
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_min_1_status_MASK 0x00000004
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_min_1_status_SHIFT 2
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_min_1_status_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: VTRAP_STATUS :: vtrap_threshold_min_0_status [01:01] */
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_min_0_status_MASK 0x00000002
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_min_0_status_SHIFT 1
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_min_0_status_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: VTRAP_STATUS :: vtrap_threshold_max_1_status [00:00] */
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_max_1_status_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_max_1_status_SHIFT 0
#define BCHP_SUN_TOP_CTRL_VTRAP_STATUS_vtrap_threshold_max_1_status_DEFAULT 0x00000000

/***************************************************************************
 *UART_ROUTER_SEL_0 - UART Router select 0
 ***************************************************************************/
/* SUN_TOP_CTRL :: UART_ROUTER_SEL_0 :: reserved0 [31:30] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_reserved0_MASK         0xc0000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_reserved0_SHIFT        30

/* SUN_TOP_CTRL :: UART_ROUTER_SEL_0 :: port_5_cpu_sel [29:25] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_MASK    0x3e000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_SHIFT   25
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_NO_CPU  0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_AUDIO_FP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_HVD0_OL 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_HVD0_IL 3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_SID     4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_AVS_TOP 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_LEAP    6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_5_cpu_sel_SCPU    7

/* SUN_TOP_CTRL :: UART_ROUTER_SEL_0 :: port_4_cpu_sel [24:20] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_MASK    0x01f00000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_SHIFT   20
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_NO_CPU  0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_AUDIO_FP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_HVD0_OL 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_HVD0_IL 3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_SID     4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_AVS_TOP 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_LEAP    6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_4_cpu_sel_SCPU    7

/* SUN_TOP_CTRL :: UART_ROUTER_SEL_0 :: port_3_cpu_sel [19:15] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_MASK    0x000f8000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_SHIFT   15
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_NO_CPU  0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_AUDIO_FP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_HVD0_OL 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_HVD0_IL 3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_SID     4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_AVS_TOP 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_LEAP    6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_3_cpu_sel_SCPU    7

/* SUN_TOP_CTRL :: UART_ROUTER_SEL_0 :: port_2_cpu_sel [14:10] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_MASK    0x00007c00
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_SHIFT   10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_NO_CPU  0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_AUDIO_FP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_HVD0_OL 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_HVD0_IL 3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_SID     4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_AVS_TOP 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_LEAP    6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_2_cpu_sel_SCPU    7

/* SUN_TOP_CTRL :: UART_ROUTER_SEL_0 :: port_1_cpu_sel [09:05] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_MASK    0x000003e0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_SHIFT   5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_NO_CPU  0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_AUDIO_FP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_HVD0_OL 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_HVD0_IL 3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_SID     4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_AVS_TOP 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_LEAP    6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_1_cpu_sel_SCPU    7

/* SUN_TOP_CTRL :: UART_ROUTER_SEL_0 :: port_0_cpu_sel [04:00] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_MASK    0x0000001f
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_SHIFT   0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_NO_CPU  0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_AUDIO_FP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_HVD0_OL 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_HVD0_IL 3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_SID     4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_AVS_TOP 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_LEAP    6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_0_port_0_cpu_sel_SCPU    7

/***************************************************************************
 *UART_ROUTER_SEL_1 - UART Router select 1
 ***************************************************************************/
/* SUN_TOP_CTRL :: UART_ROUTER_SEL_1 :: reserved0 [31:30] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_reserved0_MASK         0xc0000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_reserved0_SHIFT        30

/* SUN_TOP_CTRL :: UART_ROUTER_SEL_1 :: port_11_cpu_sel [29:25] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_MASK   0x3e000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_SHIFT  25
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_NO_CPU 0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_AUDIO_FP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_HVD0_OL 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_HVD0_IL 3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_SID    4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_AVS_TOP 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_LEAP   6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_11_cpu_sel_SCPU   7

/* SUN_TOP_CTRL :: UART_ROUTER_SEL_1 :: port_10_cpu_sel [24:20] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_MASK   0x01f00000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_SHIFT  20
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_NO_CPU 0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_AUDIO_FP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_HVD0_OL 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_HVD0_IL 3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_SID    4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_AVS_TOP 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_LEAP   6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_10_cpu_sel_SCPU   7

/* SUN_TOP_CTRL :: UART_ROUTER_SEL_1 :: port_9_cpu_sel [19:15] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_MASK    0x000f8000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_SHIFT   15
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_NO_CPU  0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_AUDIO_FP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_HVD0_OL 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_HVD0_IL 3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_SID     4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_AVS_TOP 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_LEAP    6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_9_cpu_sel_SCPU    7

/* SUN_TOP_CTRL :: UART_ROUTER_SEL_1 :: port_8_cpu_sel [14:10] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_MASK    0x00007c00
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_SHIFT   10
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_NO_CPU  0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_AUDIO_FP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_HVD0_OL 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_HVD0_IL 3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_SID     4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_AVS_TOP 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_LEAP    6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_8_cpu_sel_SCPU    7

/* SUN_TOP_CTRL :: UART_ROUTER_SEL_1 :: port_7_cpu_sel [09:05] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_MASK    0x000003e0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_SHIFT   5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_NO_CPU  0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_AUDIO_FP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_HVD0_OL 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_HVD0_IL 3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_SID     4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_AVS_TOP 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_LEAP    6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_7_cpu_sel_SCPU    7

/* SUN_TOP_CTRL :: UART_ROUTER_SEL_1 :: port_6_cpu_sel [04:00] */
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_MASK    0x0000001f
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_SHIFT   0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_NO_CPU  0
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_AUDIO_FP0 1
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_HVD0_OL 2
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_HVD0_IL 3
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_SID     4
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_AVS_TOP 5
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_LEAP    6
#define BCHP_SUN_TOP_CTRL_UART_ROUTER_SEL_1_port_6_cpu_sel_SCPU    7

/***************************************************************************
 *SSP_CONFIG - Serial Slave Port configuration register
 ***************************************************************************/
/* SUN_TOP_CTRL :: SSP_CONFIG :: reserved0 [31:11] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_reserved0_MASK                0xfffff800
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_reserved0_SHIFT               11

/* SUN_TOP_CTRL :: SSP_CONFIG :: serial_adr_cfg [10:07] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_serial_adr_cfg_MASK           0x00000780
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_serial_adr_cfg_SHIFT          7
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_serial_adr_cfg_DEFAULT        0x00000004

/* SUN_TOP_CTRL :: SSP_CONFIG :: probe_mux_sel [06:03] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_probe_mux_sel_MASK            0x00000078
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_probe_mux_sel_SHIFT           3
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_probe_mux_sel_DEFAULT         0x00000000

/* SUN_TOP_CTRL :: SSP_CONFIG :: dly_disable [02:02] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_dly_disable_MASK              0x00000004
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_dly_disable_SHIFT             2
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_dly_disable_DEFAULT           0x00000000

/* SUN_TOP_CTRL :: SSP_CONFIG :: spi_mode [01:01] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_spi_mode_MASK                 0x00000002
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_spi_mode_SHIFT                1

/* SUN_TOP_CTRL :: SSP_CONFIG :: ssp_module_enable [00:00] */
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_ssp_module_enable_MASK        0x00000001
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_ssp_module_enable_SHIFT       0
#define BCHP_SUN_TOP_CTRL_SSP_CONFIG_ssp_module_enable_DEFAULT     0x00000001

/***************************************************************************
 *SERS_REV - SERS Revision Register
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_REV :: reserved0 [31:16] */
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved0_MASK                  0xffff0000
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved0_SHIFT                 16

/* SUN_TOP_CTRL :: SERS_REV :: reserved_for_eco1 [15:08] */
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved_for_eco1_MASK          0x0000ff00
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved_for_eco1_SHIFT         8
#define BCHP_SUN_TOP_CTRL_SERS_REV_reserved_for_eco1_DEFAULT       0x00000000

/* SUN_TOP_CTRL :: SERS_REV :: BLOCK_SERS_REVISION [07:00] */
#define BCHP_SUN_TOP_CTRL_SERS_REV_BLOCK_SERS_REVISION_MASK        0x000000ff
#define BCHP_SUN_TOP_CTRL_SERS_REV_BLOCK_SERS_REVISION_SHIFT       0
#define BCHP_SUN_TOP_CTRL_SERS_REV_BLOCK_SERS_REVISION_DEFAULT     0x00000000

/***************************************************************************
 *SERS_CFG - SERS Configuration Register
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_CFG :: reserved_for_eco0 [31:29] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_reserved_for_eco0_MASK          0xe0000000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_reserved_for_eco0_SHIFT         29
#define BCHP_SUN_TOP_CTRL_SERS_CFG_reserved_for_eco0_DEFAULT       0x00000000

/* SUN_TOP_CTRL :: SERS_CFG :: CMD_MODE [28:28] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_MASK                   0x10000000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_SHIFT                  28
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_DEFAULT                0x00000001
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_mapped_buffer_mode     0
#define BCHP_SUN_TOP_CTRL_SERS_CFG_CMD_MODE_cmd_fifo_mode          1

/* SUN_TOP_CTRL :: SERS_CFG :: Little_Endian [27:27] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_Little_Endian_MASK              0x08000000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_Little_Endian_SHIFT             27
#define BCHP_SUN_TOP_CTRL_SERS_CFG_Little_Endian_DEFAULT           0x00000000

/* union - case mapped_buffer_mode [26:08] */
/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: W_PKT_OFFSET_4 [26:22] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_4_MASK 0x07c00000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_4_SHIFT 22

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: W_PKT_OFFSET_3 [21:17] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_3_MASK 0x003e0000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_3_SHIFT 17

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: W_PKT_OFFSET_2 [16:12] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_2_MASK 0x0001f000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_W_PKT_OFFSET_2_SHIFT 12

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_4 [11:11] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_4_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_4_SHIFT 11
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_4_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_3 [10:10] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_3_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_3_SHIFT 10
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_3_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_2 [09:09] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_2_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_2_SHIFT 9
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_2_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SERS_CFG :: mapped_buffer_mode :: DATA_CHG_IRQ_ONLY_1 [08:08] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_1_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_1_SHIFT 8
#define BCHP_SUN_TOP_CTRL_SERS_CFG_mapped_buffer_mode_DATA_CHG_IRQ_ONLY_1_DEFAULT 0x00000000

/* union - case cmd_fifo_mode [26:08] */
/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: CMD_W_PTR [26:22] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_W_PTR_MASK    0x07c00000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_W_PTR_SHIFT   22
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_W_PTR_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: CMD_R_PTR [21:17] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_R_PTR_MASK    0x003e0000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_R_PTR_SHIFT   17
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_R_PTR_DEFAULT 0x0000001f

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: FIFO_THRESHOLD [16:12] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_FIFO_THRESHOLD_MASK 0x0001f000
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_FIFO_THRESHOLD_SHIFT 12
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_FIFO_THRESHOLD_DEFAULT 0x00000010

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: NOT_USED [11:10] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_NOT_USED_MASK     0x00000c00
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_NOT_USED_SHIFT    10
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_NOT_USED_DEFAULT  0x00000000

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: CMD_FIFO_OV [09:09] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_FIFO_OV_MASK  0x00000200
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_FIFO_OV_SHIFT 9
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_CMD_FIFO_OV_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: SERS_CFG :: cmd_fifo_mode :: DROP_CMDS [08:08] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_DROP_CMDS_MASK    0x00000100
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_DROP_CMDS_SHIFT   8
#define BCHP_SUN_TOP_CTRL_SERS_CFG_cmd_fifo_mode_DROP_CMDS_DEFAULT 0x00000001

/* SUN_TOP_CTRL :: SERS_CFG :: SER_ADR [07:01] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SER_ADR_MASK                    0x000000fe
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SER_ADR_SHIFT                   1
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SER_ADR_DEFAULT                 0x00000000

/* SUN_TOP_CTRL :: SERS_CFG :: SOFT_SER_ADR [00:00] */
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SOFT_SER_ADR_MASK               0x00000001
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SOFT_SER_ADR_SHIFT              0
#define BCHP_SUN_TOP_CTRL_SERS_CFG_SOFT_SER_ADR_DEFAULT            0x00000000

/***************************************************************************
 *SERS_CMD_BUF_%i - Host Serial Write Command Buffer
 ***************************************************************************/
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_BASE                0x00404428
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_START               0
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_END                 7
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_ARRAY_ELEMENT_SIZE        32

/***************************************************************************
 *SERS_CMD_BUF_%i - Host Serial Write Command Buffer
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_CMD_BUF_i :: SERS_CMD_BUF [31:00] */
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_SERS_CMD_BUF_MASK         0xffffffff
#define BCHP_SUN_TOP_CTRL_SERS_CMD_BUF_i_SERS_CMD_BUF_SHIFT        0


/***************************************************************************
 *SERS_STAT_BUF_%i - Host Serial Read Status Buffer
 ***************************************************************************/
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_BASE               0x00404448
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_START              0
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_END                1
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *SERS_STAT_BUF_%i - Host Serial Read Status Buffer
 ***************************************************************************/
/* SUN_TOP_CTRL :: SERS_STAT_BUF_i :: SERS_STAT_BUF [31:00] */
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_SERS_STAT_BUF_MASK       0xffffffff
#define BCHP_SUN_TOP_CTRL_SERS_STAT_BUF_i_SERS_STAT_BUF_SHIFT      0


/***************************************************************************
 *RO_TEST_BLOCK_SEL - Block select for RO testmode
 ***************************************************************************/
/* SUN_TOP_CTRL :: RO_TEST_BLOCK_SEL :: reserved0 [31:18] */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_reserved0_MASK         0xfffc0000
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_reserved0_SHIFT        18

/* SUN_TOP_CTRL :: RO_TEST_BLOCK_SEL :: ro_test_sub_block_select [17:14] */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_MASK 0x0003c000
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_SHIFT 14
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_STANDARD_VT_CMOS 0
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_SUPER_HVT_CMOS 1
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_SUPER_LVT_CMOS 2
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_STANDARD_VT_NMOS 3
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_SUPER_HVT_NMOS 4
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_SUPER_LVT_NMOS 5
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_STANDARD_VT_PMOS 6
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_SUPER_HVT_PMOS 7
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_SUPER_LVT_PMOS 8
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_IO_CMOS 9
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_IO_NMOS 10
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_select_IO_PMOS 11

/* SUN_TOP_CTRL :: RO_TEST_BLOCK_SEL :: ro_test_sub_block_en [13:02] */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_MASK 0x00003ffc
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_SHIFT 2
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_DISABLE_RO 0
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_STANDARD_VT_CMOS_ONE_HOT 1
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_SUPER_HVT_CMOS_ONE_HOT 2
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_SUPER_LVT_CMOS_ONE_HOT 4
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_STANDARD_VT_NMOS_ONE_HOT 8
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_SUPER_HVT_NMOS_ONE_HOT 16
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_SUPER_LVT_NMOS_ONE_HOT 32
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_STANDARD_VT_PMOS_ONE_HOT 64
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_SUPER_HVT_PMOS_ONE_HOT 128
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_SUPER_LVT_PMOS_ONE_HOT 256
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_IO_CMOS_ONE_HOT 512
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_IO_NMOS_ONE_HOT 1024
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_sub_block_en_IO_PMOS_ONE_HOT 2048

/* SUN_TOP_CTRL :: RO_TEST_BLOCK_SEL :: ro_test_block_select [01:00] */
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_MASK 0x00000003
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_SHIFT 0
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_DEFAULT 0x00000000
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_DO_NOT_USE_RO_TEST_ID 0
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_PROD_OSC0_RO_TEST_ID 1
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_PROD_OSC1_RO_TEST_ID 2
#define BCHP_SUN_TOP_CTRL_RO_TEST_BLOCK_SEL_ro_test_block_select_UNUSED_3_RO_TEST_ID 3

/***************************************************************************
 *TEST_CONFIGURATION - Test configuration
 ***************************************************************************/
/* SUN_TOP_CTRL :: TEST_CONFIGURATION :: reserved0 [31:04] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIGURATION_reserved0_MASK        0xfffffff0
#define BCHP_SUN_TOP_CTRL_TEST_CONFIGURATION_reserved0_SHIFT       4

/* SUN_TOP_CTRL :: TEST_CONFIGURATION :: test_configuration [03:00] */
#define BCHP_SUN_TOP_CTRL_TEST_CONFIGURATION_test_configuration_MASK 0x0000000f
#define BCHP_SUN_TOP_CTRL_TEST_CONFIGURATION_test_configuration_SHIFT 0
#define BCHP_SUN_TOP_CTRL_TEST_CONFIGURATION_test_configuration_DEFAULT 0x00000000

/***************************************************************************
 *OTP_OPTION_TEST_2 - OTP option test register
 ***************************************************************************/
/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_12 [31:31] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_12_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_12_SHIFT 31
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_12_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_11 [30:30] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_11_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_11_SHIFT 30
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_11_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_10 [29:29] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_10_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_10_SHIFT 29
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_10_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_9 [28:28] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_9_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_9_SHIFT 28
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_9_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_8 [27:27] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_8_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_8_SHIFT 27
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_8_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_7 [26:26] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_7_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_7_SHIFT 26
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_7_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_6 [25:25] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_6_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_6_SHIFT 25
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_6_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_5 [24:24] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_5_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_5_SHIFT 24
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_5_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_4 [23:23] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_4_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_4_SHIFT 23
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_4_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_3 [22:22] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_3_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_3_SHIFT 22
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_3_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_2 [21:21] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_2_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_2_SHIFT 21
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_2_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_1 [20:20] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_1_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_1_SHIFT 20
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_1_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_spare_0 [19:19] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_0_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_0_SHIFT 19
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_spare_0_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_vmxwatermarking_disable [18:18] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_vmxwatermarking_disable_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_vmxwatermarking_disable_SHIFT 18
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_vmxwatermarking_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_reserved_4 [17:17] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_reserved_4_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_reserved_4_SHIFT 17
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_reserved_4_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_adc_disable [16:16] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_adc_disable_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_adc_disable_SHIFT 16
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_adc_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_ifdac_disable [15:15] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_ifdac_disable_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_ifdac_disable_SHIFT 15
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_ifdac_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_oob_disable [14:14] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_oob_disable_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_oob_disable_SHIFT 14
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_oob_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_audio_2_disable [13:13] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_audio_2_disable_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_audio_2_disable_SHIFT 13
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_audio_2_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_mhl_mpm_flash_disable [12:12] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_mhl_mpm_flash_disable_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_mhl_mpm_flash_disable_SHIFT 12
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_mhl_mpm_flash_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_mhl_mpm_disable [11:11] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_mhl_mpm_disable_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_mhl_mpm_disable_SHIFT 11
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_mhl_mpm_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_mhl_disable [10:10] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_mhl_disable_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_mhl_disable_SHIFT 10
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_mhl_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_ephy_disable [09:09] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_ephy_disable_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_ephy_disable_SHIFT 9
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_ephy_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_hevc_disable [08:08] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_hevc_disable_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_hevc_disable_SHIFT 8
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_hevc_disable_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_TEST_2 :: otp_option_ds_disable [07:00] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_ds_disable_MASK 0x000000ff
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_ds_disable_SHIFT 0
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_TEST_2_otp_option_ds_disable_DEFAULT 0x00000000

/***************************************************************************
 *OTP_OPTION_STATUS_2 - OTP option status register
 ***************************************************************************/
/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_12 [31:31] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_12_MASK 0x80000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_12_SHIFT 31
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_12_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_11 [30:30] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_11_MASK 0x40000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_11_SHIFT 30
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_11_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_10 [29:29] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_10_MASK 0x20000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_10_SHIFT 29
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_10_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_9 [28:28] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_9_MASK 0x10000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_9_SHIFT 28
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_9_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_8 [27:27] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_8_MASK 0x08000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_8_SHIFT 27
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_8_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_7 [26:26] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_7_MASK 0x04000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_7_SHIFT 26
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_7_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_6 [25:25] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_6_MASK 0x02000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_6_SHIFT 25
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_6_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_5 [24:24] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_5_MASK 0x01000000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_5_SHIFT 24
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_5_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_4 [23:23] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_4_MASK 0x00800000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_4_SHIFT 23
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_4_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_3 [22:22] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_3_MASK 0x00400000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_3_SHIFT 22
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_3_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_2 [21:21] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_2_MASK 0x00200000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_2_SHIFT 21
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_2_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_1 [20:20] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_1_MASK 0x00100000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_1_SHIFT 20
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_1_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_spare_0 [19:19] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_0_MASK 0x00080000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_0_SHIFT 19
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_spare_0_DEFAULT 0x00000000

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_vmxwatermarking_disable [18:18] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_vmxwatermarking_disable_MASK 0x00040000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_vmxwatermarking_disable_SHIFT 18

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_reserved_4 [17:17] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_reserved_4_MASK 0x00020000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_reserved_4_SHIFT 17

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_adc_disable [16:16] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_adc_disable_MASK 0x00010000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_adc_disable_SHIFT 16

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_ifdac_disable [15:15] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_ifdac_disable_MASK 0x00008000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_ifdac_disable_SHIFT 15

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_oob_disable [14:14] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_oob_disable_MASK 0x00004000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_oob_disable_SHIFT 14

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_audio_2_disable [13:13] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_audio_2_disable_MASK 0x00002000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_audio_2_disable_SHIFT 13

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_mhl_mpm_flash_disable [12:12] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_mhl_mpm_flash_disable_MASK 0x00001000
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_mhl_mpm_flash_disable_SHIFT 12

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_mhl_mpm_disable [11:11] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_mhl_mpm_disable_MASK 0x00000800
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_mhl_mpm_disable_SHIFT 11

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_mhl_disable [10:10] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_mhl_disable_MASK 0x00000400
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_mhl_disable_SHIFT 10

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_ephy_disable [09:09] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_ephy_disable_MASK 0x00000200
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_ephy_disable_SHIFT 9

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_hevc_disable [08:08] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_hevc_disable_MASK 0x00000100
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_hevc_disable_SHIFT 8

/* SUN_TOP_CTRL :: OTP_OPTION_STATUS_2 :: otp_option_ds_disable [07:00] */
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_ds_disable_MASK 0x000000ff
#define BCHP_SUN_TOP_CTRL_OTP_OPTION_STATUS_2_otp_option_ds_disable_SHIFT 0

/***************************************************************************
 *GENERAL_CTRL_6 - General control register 6
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_6 :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_6_reserved0_MASK            0xfffffffe
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_6_reserved0_SHIFT           1

/* SUN_TOP_CTRL :: GENERAL_CTRL_6 :: demod_xpt_tb_disable [00:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_6_demod_xpt_tb_disable_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_6_demod_xpt_tb_disable_SHIFT 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_6_demod_xpt_tb_disable_DEFAULT 0x00000000

/***************************************************************************
 *GENERAL_CTRL_7 - General control register 7
 ***************************************************************************/
/* SUN_TOP_CTRL :: GENERAL_CTRL_7 :: demod_xpt_chip_signature [31:00] */
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_7_demod_xpt_chip_signature_MASK 0xffffffff
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_7_demod_xpt_chip_signature_SHIFT 0
#define BCHP_SUN_TOP_CTRL_GENERAL_CTRL_7_demod_xpt_chip_signature_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_AIO - SRAM POWER GATE OUT AIO
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_AIO :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_AIO_reserved0_MASK   0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_AIO_reserved0_SHIFT  1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_AIO :: SRAM_PDA_OUT_AIO [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_AIO_SRAM_PDA_OUT_AIO_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_AIO_SRAM_PDA_OUT_AIO_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_AIO - SRAM POWER GATE IN AIO
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_AIO :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_AIO_reserved0_MASK    0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_AIO_reserved0_SHIFT   1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_AIO :: SRAM_PDA_IN_AIO [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_AIO_SRAM_PDA_IN_AIO_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_AIO_SRAM_PDA_IN_AIO_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_AIO_SRAM_PDA_IN_AIO_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_BVN - SRAM POWER GATE OUT BVN
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_BVN :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_BVN_reserved0_MASK   0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_BVN_reserved0_SHIFT  1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_BVN :: SRAM_PDA_OUT_BVN [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_BVN_SRAM_PDA_OUT_BVN_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_BVN_SRAM_PDA_OUT_BVN_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_BVN - SRAM POWER GATE IN BVN
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_BVN :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_BVN_reserved0_MASK    0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_BVN_reserved0_SHIFT   1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_BVN :: SRAM_PDA_IN_BVN [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_BVN_SRAM_PDA_IN_BVN_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_BVN_SRAM_PDA_IN_BVN_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_BVN_SRAM_PDA_IN_BVN_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_DS - SRAM POWER GATE OUT DS
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_DS :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_DS_reserved0_MASK    0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_DS_reserved0_SHIFT   1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_DS :: SRAM_PDA_OUT_DS [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_DS_SRAM_PDA_OUT_DS_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_DS_SRAM_PDA_OUT_DS_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_DS - SRAM POWER GATE IN DS
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_DS :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_DS_reserved0_MASK     0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_DS_reserved0_SHIFT    1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_DS :: SRAM_PDA_IN_DS [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_DS_SRAM_PDA_IN_DS_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_DS_SRAM_PDA_IN_DS_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_DS_SRAM_PDA_IN_DS_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_DVPHR - SRAM POWER GATE OUT DVPHR
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_DVPHR :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_DVPHR_reserved0_MASK 0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_DVPHR_reserved0_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_DVPHR :: SRAM_PDA_OUT_DVPHR [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_DVPHR_SRAM_PDA_OUT_DVPHR_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_DVPHR_SRAM_PDA_OUT_DVPHR_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_DVPHR - SRAM POWER GATE IN DVPHR
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_DVPHR :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_DVPHR_reserved0_MASK  0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_DVPHR_reserved0_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_DVPHR :: SRAM_PDA_IN_DVPHR [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_DVPHR_SRAM_PDA_IN_DVPHR_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_DVPHR_SRAM_PDA_IN_DVPHR_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_DVPHR_SRAM_PDA_IN_DVPHR_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_GFX - SRAM POWER GATE OUT GFX
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_GFX :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_GFX_reserved0_MASK   0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_GFX_reserved0_SHIFT  1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_GFX :: SRAM_PDA_OUT_GFX [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_GFX_SRAM_PDA_OUT_GFX_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_GFX_SRAM_PDA_OUT_GFX_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_GFX - SRAM POWER GATE IN GFX
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_GFX :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_GFX_reserved0_MASK    0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_GFX_reserved0_SHIFT   1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_GFX :: SRAM_PDA_IN_GFX [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_GFX_SRAM_PDA_IN_GFX_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_GFX_SRAM_PDA_IN_GFX_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_GFX_SRAM_PDA_IN_GFX_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_HVD - SRAM POWER GATE OUT HVD
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_HVD :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_HVD_reserved0_MASK   0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_HVD_reserved0_SHIFT  1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_HVD :: SRAM_PDA_OUT_HVD [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_HVD_SRAM_PDA_OUT_HVD_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_HVD_SRAM_PDA_OUT_HVD_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_HVD - SRAM POWER GATE IN HVD
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_HVD :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_HVD_reserved0_MASK    0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_HVD_reserved0_SHIFT   1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_HVD :: SRAM_PDA_IN_HVD [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_HVD_SRAM_PDA_IN_HVD_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_HVD_SRAM_PDA_IN_HVD_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_HVD_SRAM_PDA_IN_HVD_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_LEAP - SRAM POWER GATE OUT LEAP
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_LEAP :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAP_reserved0_MASK  0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAP_reserved0_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_LEAP :: SRAM_PDA_OUT_LEAP [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAP_SRAM_PDA_OUT_LEAP_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAP_SRAM_PDA_OUT_LEAP_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_LEAP - SRAM POWER GATE IN LEAP
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_LEAP :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_LEAP_reserved0_MASK   0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_LEAP_reserved0_SHIFT  1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_LEAP :: SRAM_PDA_IN_LEAP [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_LEAP_SRAM_PDA_IN_LEAP_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_LEAP_SRAM_PDA_IN_LEAP_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_LEAP_SRAM_PDA_IN_LEAP_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_MOCAMAC - SRAM POWER GATE OUT MOCAMAC
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_MOCAMAC :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMAC_reserved0_MASK 0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMAC_reserved0_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_MOCAMAC :: SRAM_PDA_OUT_MOCAMAC [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMAC_SRAM_PDA_OUT_MOCAMAC_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMAC_SRAM_PDA_OUT_MOCAMAC_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_MOCAMAC - SRAM POWER GATE IN MOCAMAC
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_MOCAMAC :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMAC_reserved0_MASK 0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMAC_reserved0_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_MOCAMAC :: SRAM_PDA_IN_MOCAMAC [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMAC_SRAM_PDA_IN_MOCAMAC_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMAC_SRAM_PDA_IN_MOCAMAC_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMAC_SRAM_PDA_IN_MOCAMAC_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_MOCAPHY - SRAM POWER GATE OUT MOCAPHY
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_MOCAPHY :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHY_reserved0_MASK 0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHY_reserved0_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_MOCAPHY :: SRAM_PDA_OUT_MOCAPHY [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHY_SRAM_PDA_OUT_MOCAPHY_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHY_SRAM_PDA_OUT_MOCAPHY_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_MOCAPHY - SRAM POWER GATE IN MOCAPHY
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_MOCAPHY :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHY_reserved0_MASK 0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHY_reserved0_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_MOCAPHY :: SRAM_PDA_IN_MOCAPHY [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHY_SRAM_PDA_IN_MOCAPHY_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHY_SRAM_PDA_IN_MOCAPHY_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHY_SRAM_PDA_IN_MOCAPHY_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_RAAGA0 - SRAM POWER GATE OUT RAAGA0
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_RAAGA0 :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0_reserved0_MASK 0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0_reserved0_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_RAAGA0 :: SRAM_PDA_OUT_RAAGA0 [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0_SRAM_PDA_OUT_RAAGA0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0_SRAM_PDA_OUT_RAAGA0_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_RAAGA0 - SRAM POWER GATE IN RAAGA0
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_RAAGA0 :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0_reserved0_MASK 0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0_reserved0_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_RAAGA0 :: SRAM_PDA_IN_RAAGA0 [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0_SRAM_PDA_IN_RAAGA0_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0_SRAM_PDA_IN_RAAGA0_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0_SRAM_PDA_IN_RAAGA0_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_SID - SRAM POWER GATE OUT SID
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_SID :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_SID_reserved0_MASK   0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_SID_reserved0_SHIFT  1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_SID :: SRAM_PDA_OUT_SID [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_SID_SRAM_PDA_OUT_SID_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_SID_SRAM_PDA_OUT_SID_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_SID - SRAM POWER GATE IN SID
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_SID :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_SID_reserved0_MASK    0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_SID_reserved0_SHIFT   1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_SID :: SRAM_PDA_IN_SID [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_SID_SRAM_PDA_IN_SID_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_SID_SRAM_PDA_IN_SID_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_SID_SRAM_PDA_IN_SID_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_V3D - SRAM POWER GATE OUT V3D
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_V3D :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_V3D_reserved0_MASK   0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_V3D_reserved0_SHIFT  1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_V3D :: SRAM_PDA_OUT_V3D [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_V3D_SRAM_PDA_OUT_V3D_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_V3D_SRAM_PDA_OUT_V3D_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_V3D - SRAM POWER GATE IN V3D
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_V3D :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_V3D_reserved0_MASK    0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_V3D_reserved0_SHIFT   1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_V3D :: SRAM_PDA_IN_V3D [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_V3D_SRAM_PDA_IN_V3D_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_V3D_SRAM_PDA_IN_V3D_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_V3D_SRAM_PDA_IN_V3D_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_VEC - SRAM POWER GATE OUT VEC
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_VEC :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_VEC_reserved0_MASK   0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_VEC_reserved0_SHIFT  1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_VEC :: SRAM_PDA_OUT_VEC [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_VEC_SRAM_PDA_OUT_VEC_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_VEC_SRAM_PDA_OUT_VEC_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_VEC - SRAM POWER GATE IN VEC
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_VEC :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_VEC_reserved0_MASK    0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_VEC_reserved0_SHIFT   1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_VEC :: SRAM_PDA_IN_VEC [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_VEC_SRAM_PDA_IN_VEC_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_VEC_SRAM_PDA_IN_VEC_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_VEC_SRAM_PDA_IN_VEC_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_VIP - SRAM POWER GATE OUT VIP
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_VIP :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_VIP_reserved0_MASK   0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_VIP_reserved0_SHIFT  1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_VIP :: SRAM_PDA_OUT_VIP [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_VIP_SRAM_PDA_OUT_VIP_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_VIP_SRAM_PDA_OUT_VIP_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_VIP - SRAM POWER GATE IN VIP
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_VIP :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_VIP_reserved0_MASK    0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_VIP_reserved0_SHIFT   1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_VIP :: SRAM_PDA_IN_VIP [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_VIP_SRAM_PDA_IN_VIP_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_VIP_SRAM_PDA_IN_VIP_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_VIP_SRAM_PDA_IN_VIP_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_GENET - SRAM POWER GATE OUT GENET
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_GENET :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_GENET_reserved0_MASK 0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_GENET_reserved0_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_OUT_GENET :: SRAM_PDA_OUT_GENET [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_GENET_SRAM_PDA_OUT_GENET_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_OUT_GENET_SRAM_PDA_OUT_GENET_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_GENET - SRAM POWER GATE IN GENET
 ***************************************************************************/
/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_GENET :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_GENET_reserved0_MASK  0xfffffffe
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_GENET_reserved0_SHIFT 1

/* SUN_TOP_CTRL :: SRAM_POWER_GATE_IN_GENET :: SRAM_PDA_IN_GENET [00:00] */
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_GENET_SRAM_PDA_IN_GENET_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_GENET_SRAM_PDA_IN_GENET_SHIFT 0
#define BCHP_SUN_TOP_CTRL_SRAM_POWER_GATE_IN_GENET_SRAM_PDA_IN_GENET_DEFAULT 0x00000000

/***************************************************************************
 *MEMORY_STANDBY_HIF - MEMORY STANDBY HIF
 ***************************************************************************/
/* SUN_TOP_CTRL :: MEMORY_STANDBY_HIF :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_HIF_reserved0_MASK        0xfffffffe
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_HIF_reserved0_SHIFT       1

/* SUN_TOP_CTRL :: MEMORY_STANDBY_HIF :: MEMORY_STANDBY_ENABLE_HIF [00:00] */
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_HIF_MEMORY_STANDBY_ENABLE_HIF_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_HIF_MEMORY_STANDBY_ENABLE_HIF_SHIFT 0
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_HIF_MEMORY_STANDBY_ENABLE_HIF_DEFAULT 0x00000000

/***************************************************************************
 *MEMORY_STANDBY_LEAP - MEMORY STANDBY LEAP
 ***************************************************************************/
/* SUN_TOP_CTRL :: MEMORY_STANDBY_LEAP :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_LEAP_reserved0_MASK       0xfffffffe
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_LEAP_reserved0_SHIFT      1

/* SUN_TOP_CTRL :: MEMORY_STANDBY_LEAP :: MEMORY_STANDBY_ENABLE_LEAP [00:00] */
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_LEAP_MEMORY_STANDBY_ENABLE_LEAP_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_LEAP_MEMORY_STANDBY_ENABLE_LEAP_SHIFT 0
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_LEAP_MEMORY_STANDBY_ENABLE_LEAP_DEFAULT 0x00000000

/***************************************************************************
 *MEMORY_STANDBY_SECTOP - MEMORY STANDBY SECTOP
 ***************************************************************************/
/* SUN_TOP_CTRL :: MEMORY_STANDBY_SECTOP :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_SECTOP_reserved0_MASK     0xfffffffe
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_SECTOP_reserved0_SHIFT    1

/* SUN_TOP_CTRL :: MEMORY_STANDBY_SECTOP :: MEMORY_STANDBY_ENABLE_SECTOP [00:00] */
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_SECTOP_MEMORY_STANDBY_ENABLE_SECTOP_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_SECTOP_MEMORY_STANDBY_ENABLE_SECTOP_SHIFT 0
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_SECTOP_MEMORY_STANDBY_ENABLE_SECTOP_DEFAULT 0x00000000

/***************************************************************************
 *MEMORY_STANDBY_SYS_AON - MEMORY STANDBY SYS_AON
 ***************************************************************************/
/* SUN_TOP_CTRL :: MEMORY_STANDBY_SYS_AON :: reserved0 [31:01] */
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_SYS_AON_reserved0_MASK    0xfffffffe
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_SYS_AON_reserved0_SHIFT   1

/* SUN_TOP_CTRL :: MEMORY_STANDBY_SYS_AON :: MEMORY_STANDBY_ENABLE_SYS_AON [00:00] */
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_SYS_AON_MEMORY_STANDBY_ENABLE_SYS_AON_MASK 0x00000001
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_SYS_AON_MEMORY_STANDBY_ENABLE_SYS_AON_SHIFT 0
#define BCHP_SUN_TOP_CTRL_MEMORY_STANDBY_SYS_AON_MEMORY_STANDBY_ENABLE_SYS_AON_DEFAULT 0x00000000

#endif /* #ifndef BCHP_SUN_TOP_CTRL_H__ */

/* End of File */
