#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov  6 19:51:34 2025
# Process ID: 3605650
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W13_N4
# Command line: vivado -mode batch -source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W13_N4/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W13_N4/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W13_N4/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 3699.374 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W13_N4/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W13_N4/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W13_N4/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3605731
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.297 ; gain = 239.832 ; free physical = 87334 ; free virtual = 198488
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.490; parent = 2372.357; children = 254.133
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.348; parent = 3040.270; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W13_N4/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W13_N4/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3120.234 ; gain = 322.770 ; free physical = 86495 ; free virtual = 197653
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.490; parent = 2372.357; children = 254.133
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4093.316; parent = 3120.238; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3138.047 ; gain = 340.582 ; free physical = 86533 ; free virtual = 197691
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.490; parent = 2372.357; children = 254.133
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4111.129; parent = 3138.051; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3138.047 ; gain = 340.582 ; free physical = 86556 ; free virtual = 197712
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.490; parent = 2372.357; children = 254.133
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4111.129; parent = 3138.051; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3138.047 ; gain = 0.000 ; free physical = 86604 ; free virtual = 197759
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W13_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W13_N4/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3306.766 ; gain = 0.000 ; free physical = 87228 ; free virtual = 198386
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3306.766 ; gain = 0.000 ; free physical = 87229 ; free virtual = 198388
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3306.766 ; gain = 509.301 ; free physical = 87342 ; free virtual = 198501
Synthesis current peak Physical Memory [PSS] (MB): peak = 2643.416; parent = 2389.283; children = 254.133
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4247.832; parent = 3274.754; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3306.766 ; gain = 509.301 ; free physical = 87344 ; free virtual = 198502
Synthesis current peak Physical Memory [PSS] (MB): peak = 2643.416; parent = 2389.283; children = 254.133
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4247.832; parent = 3274.754; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3306.766 ; gain = 509.301 ; free physical = 87337 ; free virtual = 198496
Synthesis current peak Physical Memory [PSS] (MB): peak = 2643.416; parent = 2389.283; children = 254.133
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4247.832; parent = 3274.754; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 3306.766 ; gain = 509.301 ; free physical = 87362 ; free virtual = 198522
Synthesis current peak Physical Memory [PSS] (MB): peak = 2643.416; parent = 2389.283; children = 254.133
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4247.832; parent = 3274.754; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   25 Bit       Adders := 124   
+---Registers : 
	               25 Bit    Registers := 124   
	               18 Bit    Registers := 127   
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 3306.766 ; gain = 509.301 ; free physical = 87086 ; free virtual = 198363
Synthesis current peak Physical Memory [PSS] (MB): peak = 2690.490; parent = 2436.389; children = 254.133
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4247.832; parent = 3274.754; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 3720.031 ; gain = 922.566 ; free physical = 86032 ; free virtual = 197365
Synthesis current peak Physical Memory [PSS] (MB): peak = 3257.951; parent = 3003.850; children = 254.133
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4693.113; parent = 3720.035; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 3760.172 ; gain = 962.707 ; free physical = 86040 ; free virtual = 197391
Synthesis current peak Physical Memory [PSS] (MB): peak = 3289.811; parent = 3035.709; children = 254.133
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4733.254; parent = 3760.176; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 4389.633 ; gain = 1592.168 ; free physical = 85847 ; free virtual = 197190
Synthesis current peak Physical Memory [PSS] (MB): peak = 3307.396; parent = 3053.295; children = 254.133
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5362.715; parent = 4389.637; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:03 . Memory (MB): peak = 4389.633 ; gain = 1592.168 ; free physical = 85778 ; free virtual = 197131
Synthesis current peak Physical Memory [PSS] (MB): peak = 3308.458; parent = 3054.357; children = 254.133
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5362.715; parent = 4389.637; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:03 . Memory (MB): peak = 4389.633 ; gain = 1592.168 ; free physical = 85731 ; free virtual = 197085
Synthesis current peak Physical Memory [PSS] (MB): peak = 3308.521; parent = 3054.420; children = 254.133
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5362.715; parent = 4389.637; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 4389.633 ; gain = 1592.168 ; free physical = 85624 ; free virtual = 196983
Synthesis current peak Physical Memory [PSS] (MB): peak = 3310.481; parent = 3056.381; children = 254.133
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5362.715; parent = 4389.637; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 4389.633 ; gain = 1592.168 ; free physical = 85613 ; free virtual = 196978
Synthesis current peak Physical Memory [PSS] (MB): peak = 3310.544; parent = 3056.443; children = 254.133
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5362.715; parent = 4389.637; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:04 . Memory (MB): peak = 4389.633 ; gain = 1592.168 ; free physical = 85638 ; free virtual = 197004
Synthesis current peak Physical Memory [PSS] (MB): peak = 3311.157; parent = 3057.057; children = 254.133
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5362.715; parent = 4389.637; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 4389.633 ; gain = 1592.168 ; free physical = 85675 ; free virtual = 197039
Synthesis current peak Physical Memory [PSS] (MB): peak = 3311.157; parent = 3057.057; children = 254.133
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5362.715; parent = 4389.637; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1498|
|3     |LUT2   |  5474|
|4     |LUT4   |  3000|
|5     |LUT5   |  2250|
|6     |LUT6   |  7250|
|7     |FDRE   |  4769|
|8     |IBUF   |  4253|
|9     |OBUF   |    26|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 4389.633 ; gain = 1592.168 ; free physical = 85623 ; free virtual = 196988
Synthesis current peak Physical Memory [PSS] (MB): peak = 3311.157; parent = 3057.057; children = 254.133
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5362.715; parent = 4389.637; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 4389.633 ; gain = 1423.449 ; free physical = 85661 ; free virtual = 197034
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 4389.641 ; gain = 1592.168 ; free physical = 85654 ; free virtual = 197026
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4389.641 ; gain = 0.000 ; free physical = 85700 ; free virtual = 197081
INFO: [Netlist 29-17] Analyzing 5752 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W13_N4/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W13_N4/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4389.641 ; gain = 0.000 ; free physical = 85412 ; free virtual = 196830
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4254 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 4253 instances

Synth Design complete, checksum: a0d02940
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:17 . Memory (MB): peak = 4389.641 ; gain = 2684.996 ; free physical = 85599 ; free virtual = 197018
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W13_N4/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W13_N4/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 4568.020 ; gain = 178.379 ; free physical = 85087 ; free virtual = 196537
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 19:53:15 2025...
