// Seed: 464296265
module module_0 (
    input tri1 id_0,
    input tri0 id_1
);
  wire id_3;
  tri0 id_4;
  assign id_4 = {1, 1} == 1'b0;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input uwire id_2,
    output wire id_3,
    output uwire id_4,
    input tri id_5,
    input wand id_6,
    output tri0 id_7,
    output tri id_8,
    output wor id_9,
    output supply1 id_10,
    output uwire id_11,
    output tri1 id_12
);
  assign id_3 = 1'b0;
  module_0(
      id_0, id_5
  );
  assign id_3 = 1'h0;
  wire id_14;
endmodule
