
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037119    0.001468    0.089126 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022900    0.038513    0.107100    0.196226 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038521    0.000945    0.197171 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.010697    0.067843    0.290786    0.487957 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.067844    0.000386    0.488343 v fanout54/A (sg13g2_buf_8)
     8    0.035299    0.044975    0.137872    0.626215 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.045183    0.002831    0.629046 v _213_/A (sg13g2_nand3_1)
     2    0.009868    0.082036    0.087338    0.716384 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.082044    0.000653    0.717037 ^ _214_/B (sg13g2_xnor2_1)
     1    0.003039    0.054672    0.104798    0.821835 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.054672    0.000164    0.822000 v _300_/D (sg13g2_dfrbpq_1)
                                              0.822000   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037119    0.001468    0.089126 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022900    0.038513    0.107100    0.196226 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038518    0.000750    0.196976 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.346976   clock uncertainty
                                  0.000000    0.346976   clock reconvergence pessimism
                                 -0.057690    0.289286   library hold time
                                              0.289286   data required time
---------------------------------------------------------------------------------------------
                                              0.289286   data required time
                                             -0.822000   data arrival time
---------------------------------------------------------------------------------------------
                                              0.532713   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037119    0.001468    0.089126 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022900    0.038513    0.107100    0.196226 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038521    0.000945    0.197171 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.010697    0.067843    0.290786    0.487957 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.067844    0.000386    0.488343 v fanout54/A (sg13g2_buf_8)
     8    0.035299    0.044975    0.137872    0.626215 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.045184    0.002839    0.629054 v _218_/A1 (sg13g2_o21ai_1)
     1    0.005407    0.081119    0.156102    0.785156 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.081120    0.000351    0.785507 ^ _219_/A (sg13g2_inv_1)
     1    0.002685    0.035199    0.057075    0.842583 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.035199    0.000158    0.842741 v _301_/D (sg13g2_dfrbpq_1)
                                              0.842741   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037119    0.001468    0.089126 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022900    0.038513    0.107100    0.196226 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038521    0.000945    0.197171 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.347171   clock uncertainty
                                  0.000000    0.347171   clock reconvergence pessimism
                                 -0.049846    0.297325   library hold time
                                              0.297325   data required time
---------------------------------------------------------------------------------------------
                                              0.297325   data required time
                                             -0.842741   data arrival time
---------------------------------------------------------------------------------------------
                                              0.545417   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037119    0.001468    0.089126 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022900    0.038513    0.107100    0.196226 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038521    0.000945    0.197171 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.010697    0.067843    0.290786    0.487957 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.067844    0.000386    0.488343 v fanout54/A (sg13g2_buf_8)
     8    0.035299    0.044975    0.137872    0.626215 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.045011    0.002008    0.628223 v _195_/B (sg13g2_xor2_1)
     2    0.008843    0.069442    0.126400    0.754623 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.069444    0.000489    0.755112 v _196_/B (sg13g2_xor2_1)
     1    0.001800    0.038822    0.087484    0.842596 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.038822    0.000067    0.842663 v _295_/D (sg13g2_dfrbpq_2)
                                              0.842663   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037119    0.001468    0.089126 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022900    0.038513    0.107100    0.196226 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038520    0.000884    0.197110 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.347110   clock uncertainty
                                  0.000000    0.347110   clock reconvergence pessimism
                                 -0.051307    0.295803   library hold time
                                              0.295803   data required time
---------------------------------------------------------------------------------------------
                                              0.295803   data required time
                                             -0.842663   data arrival time
---------------------------------------------------------------------------------------------
                                              0.546861   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037119    0.001468    0.089126 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022900    0.038513    0.107100    0.196226 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038518    0.000750    0.196976 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008509    0.057256    0.282075    0.479051 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.057256    0.000261    0.479312 v output2/A (sg13g2_buf_2)
     1    0.050810    0.141619    0.216592    0.695904 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.141658    0.002244    0.698148 v sign (out)
                                              0.698148   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.698148   data arrival time
---------------------------------------------------------------------------------------------
                                              0.548148   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.017893    0.064882    0.305968    0.501396 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064910    0.001265    0.502661 v fanout58/A (sg13g2_buf_8)
     7    0.046043    0.050876    0.142526    0.645186 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.050905    0.001168    0.646354 v _210_/B (sg13g2_xnor2_1)
     1    0.005570    0.074804    0.109308    0.755663 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.074804    0.000227    0.755889 v _211_/B (sg13g2_xnor2_1)
     1    0.002433    0.049016    0.097308    0.853198 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.049016    0.000149    0.853347 v _299_/D (sg13g2_dfrbpq_2)
                                              0.853347   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.345428   clock uncertainty
                                  0.000000    0.345428   clock reconvergence pessimism
                                 -0.055847    0.289581   library hold time
                                              0.289581   data required time
---------------------------------------------------------------------------------------------
                                              0.289581   data required time
                                             -0.853347   data arrival time
---------------------------------------------------------------------------------------------
                                              0.563766   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037119    0.001468    0.089126 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022900    0.038513    0.107100    0.196226 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038521    0.000945    0.197171 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.010697    0.067843    0.290786    0.487957 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.067844    0.000386    0.488343 v fanout54/A (sg13g2_buf_8)
     8    0.035299    0.044975    0.137872    0.626215 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.044989    0.001087    0.627302 v _202_/B (sg13g2_xor2_1)
     2    0.010445    0.077202    0.137554    0.764857 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.077208    0.000742    0.765598 v _204_/A (sg13g2_xor2_1)
     1    0.001607    0.037565    0.097990    0.863588 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.037566    0.000062    0.863650 v _297_/D (sg13g2_dfrbpq_2)
                                              0.863650   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000280    0.195413 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.345413   clock uncertainty
                                  0.000000    0.345413   clock reconvergence pessimism
                                 -0.051178    0.294236   library hold time
                                              0.294236   data required time
---------------------------------------------------------------------------------------------
                                              0.294236   data required time
                                             -0.863650   data arrival time
---------------------------------------------------------------------------------------------
                                              0.569414   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037119    0.001468    0.089126 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022900    0.038513    0.107100    0.196226 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038513    0.000612    0.196838 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008269    0.056124    0.281051    0.477889 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.056125    0.000342    0.478231 v fanout75/A (sg13g2_buf_8)
     6    0.039000    0.046790    0.133724    0.611955 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.047103    0.002766    0.614721 v _191_/A (sg13g2_xnor2_1)
     2    0.009410    0.108588    0.145443    0.760163 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.108629    0.000584    0.760747 v _192_/B (sg13g2_xnor2_1)
     1    0.001573    0.042440    0.104102    0.864849 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.042440    0.000060    0.864909 v _294_/D (sg13g2_dfrbpq_1)
                                              0.864909   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037119    0.001468    0.089126 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022900    0.038513    0.107100    0.196226 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038513    0.000612    0.196838 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.346838   clock uncertainty
                                  0.000000    0.346838   clock reconvergence pessimism
                                 -0.052765    0.294073   library hold time
                                              0.294073   data required time
---------------------------------------------------------------------------------------------
                                              0.294073   data required time
                                             -0.864909   data arrival time
---------------------------------------------------------------------------------------------
                                              0.570836   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037215    0.000682    0.195815 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008349    0.056510    0.280636    0.476451 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.056511    0.000348    0.476799 v fanout70/A (sg13g2_buf_8)
     5    0.028018    0.040888    0.127985    0.604784 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.040888    0.000824    0.605608 v _199_/A (sg13g2_xnor2_1)
     2    0.010680    0.120590    0.151332    0.756940 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.120592    0.000697    0.757637 v _200_/B (sg13g2_xor2_1)
     1    0.003124    0.044153    0.117759    0.875396 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.044153    0.000202    0.875598 v _296_/D (sg13g2_dfrbpq_1)
                                              0.875598   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037215    0.000682    0.195815 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.345815   clock uncertainty
                                  0.000000    0.345815   clock reconvergence pessimism
                                 -0.053829    0.291986   library hold time
                                              0.291986   data required time
---------------------------------------------------------------------------------------------
                                              0.291986   data required time
                                             -0.875598   data arrival time
---------------------------------------------------------------------------------------------
                                              0.583613   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037119    0.001468    0.089126 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022900    0.038513    0.107100    0.196226 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038518    0.000750    0.196976 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008686    0.069738    0.287847    0.484823 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.069738    0.000268    0.485092 ^ _127_/A (sg13g2_inv_1)
     1    0.006851    0.051217    0.071374    0.556465 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.051217    0.000239    0.556704 v output3/A (sg13g2_buf_2)
     1    0.050639    0.141171    0.213073    0.769777 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.141208    0.002197    0.771974 v signB (out)
                                              0.771974   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.771974   data arrival time
---------------------------------------------------------------------------------------------
                                              0.621974   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037119    0.001468    0.089126 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022900    0.038513    0.107100    0.196226 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038521    0.000945    0.197171 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.010697    0.067843    0.290786    0.487957 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.067843    0.000276    0.488233 v fanout55/A (sg13g2_buf_2)
     5    0.026376    0.085026    0.170047    0.658280 v fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.085111    0.002410    0.660690 v _206_/B (sg13g2_xnor2_1)
     2    0.009889    0.114436    0.155660    0.816350 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.114436    0.000319    0.816669 v _208_/A (sg13g2_xor2_1)
     1    0.001904    0.039354    0.115316    0.931985 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.039354    0.000071    0.932056 v _298_/D (sg13g2_dfrbpq_1)
                                              0.932056   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000282    0.195415 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.345415   clock uncertainty
                                  0.000000    0.345415   clock reconvergence pessimism
                                 -0.051896    0.293519   library hold time
                                              0.293519   data required time
---------------------------------------------------------------------------------------------
                                              0.293519   data required time
                                             -0.932056   data arrival time
---------------------------------------------------------------------------------------------
                                              0.638538   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018517    0.077430    0.311592    0.507020 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077454    0.001312    0.508332 ^ fanout58/A (sg13g2_buf_8)
     7    0.046795    0.056079    0.144151    0.652483 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.056203    0.002223    0.654706 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.004315    0.039222    0.058166    0.712871 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.039222    0.000265    0.713136 v output11/A (sg13g2_buf_2)
     1    0.051792    0.144404    0.209210    0.922346 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.144419    0.001528    0.923874 v sine_out[16] (out)
                                              0.923874   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.923874   data arrival time
---------------------------------------------------------------------------------------------
                                              0.773874   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018517    0.077430    0.311592    0.507020 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077454    0.001312    0.508332 ^ fanout58/A (sg13g2_buf_8)
     7    0.046795    0.056079    0.144151    0.652483 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.056109    0.001225    0.653708 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.006719    0.055107    0.074125    0.727833 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.055112    0.000513    0.728347 v output12/A (sg13g2_buf_2)
     1    0.051795    0.144470    0.217719    0.946066 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.144485    0.001528    0.947594 v sine_out[17] (out)
                                              0.947594   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.947594   data arrival time
---------------------------------------------------------------------------------------------
                                              0.797594   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018517    0.077430    0.311592    0.507020 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077454    0.001312    0.508332 ^ fanout58/A (sg13g2_buf_8)
     7    0.046795    0.056079    0.144151    0.652483 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.056079    0.000529    0.653012 ^ _281_/A (sg13g2_nor2_1)
     1    0.009824    0.067216    0.087319    0.740331 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.067258    0.001378    0.741709 v output35/A (sg13g2_buf_2)
     1    0.052290    0.145381    0.223680    0.965390 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.145563    0.003650    0.969039 v sine_out[8] (out)
                                              0.969039   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.969039   data arrival time
---------------------------------------------------------------------------------------------
                                              0.819039   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018517    0.077430    0.311592    0.507020 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077455    0.001337    0.508357 ^ fanout59/A (sg13g2_buf_8)
     8    0.038929    0.050522    0.138621    0.646978 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.050997    0.003630    0.650609 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004571    0.070651    0.089091    0.739700 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.070652    0.000321    0.740021 v output15/A (sg13g2_buf_2)
     1    0.052856    0.147212    0.227851    0.967872 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.147233    0.001780    0.969652 v sine_out[1] (out)
                                              0.969652   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.969652   data arrival time
---------------------------------------------------------------------------------------------
                                              0.819652   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018517    0.077430    0.311592    0.507020 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077454    0.001312    0.508332 ^ fanout58/A (sg13g2_buf_8)
     7    0.046795    0.056079    0.144151    0.652483 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.056188    0.002091    0.654574 ^ _160_/A (sg13g2_nor2_1)
     1    0.011377    0.075136    0.093894    0.748467 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.075169    0.001304    0.749771 v output14/A (sg13g2_buf_2)
     1    0.051928    0.144889    0.228666    0.978437 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.144905    0.001584    0.980020 v sine_out[19] (out)
                                              0.980020   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.980020   data arrival time
---------------------------------------------------------------------------------------------
                                              0.830020   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000280    0.195413 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.030153    0.111699    0.339922    0.535336 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.111707    0.000994    0.536330 ^ fanout66/A (sg13g2_buf_8)
     8    0.040375    0.052605    0.155562    0.691892 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.054479    0.007487    0.699379 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003452    0.059460    0.092899    0.792278 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.059460    0.000248    0.792525 v output5/A (sg13g2_buf_2)
     1    0.051857    0.144599    0.220305    1.012830 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.144609    0.001326    1.014156 v sine_out[10] (out)
                                              1.014156   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.014156   data arrival time
---------------------------------------------------------------------------------------------
                                              0.864156   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037119    0.001468    0.089126 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022900    0.038513    0.107100    0.196226 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038520    0.000884    0.197110 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.016832    0.072591    0.308660    0.505769 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.072593    0.000512    0.506282 ^ fanout72/A (sg13g2_buf_8)
     7    0.039200    0.050297    0.135207    0.641489 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.051366    0.005370    0.646858 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.005972    0.088769    0.120304    0.767163 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.088770    0.000369    0.767531 v output28/A (sg13g2_buf_2)
     1    0.056862    0.157666    0.243099    1.010630 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.157911    0.004534    1.015165 v sine_out[31] (out)
                                              1.015165   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.015165   data arrival time
---------------------------------------------------------------------------------------------
                                              0.865165   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000280    0.195413 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.030153    0.111699    0.339922    0.535336 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.111707    0.000994    0.536330 ^ fanout66/A (sg13g2_buf_8)
     8    0.040375    0.052605    0.155562    0.691892 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.053816    0.005690    0.697582 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.004999    0.065750    0.103607    0.801188 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.065750    0.000311    0.801499 v output6/A (sg13g2_buf_2)
     1    0.052495    0.146282    0.224602    1.026102 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.146302    0.001705    1.027806 v sine_out[11] (out)
                                              1.027806   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.027806   data arrival time
---------------------------------------------------------------------------------------------
                                              0.877806   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000280    0.195413 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.030153    0.111699    0.339922    0.535336 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.111707    0.000994    0.536330 ^ fanout66/A (sg13g2_buf_8)
     8    0.040375    0.052605    0.155562    0.691892 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.054657    0.007915    0.699807 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.005892    0.069527    0.110313    0.810120 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.069529    0.000434    0.810554 v output8/A (sg13g2_buf_2)
     1    0.051991    0.145024    0.225764    1.036318 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.145040    0.001585    1.037903 v sine_out[13] (out)
                                              1.037903   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.037903   data arrival time
---------------------------------------------------------------------------------------------
                                              0.887903   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018517    0.077430    0.311592    0.507020 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077454    0.001312    0.508332 ^ fanout58/A (sg13g2_buf_8)
     7    0.046795    0.056079    0.144151    0.652483 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.056158    0.001799    0.654282 ^ fanout56/A (sg13g2_buf_8)
     8    0.032896    0.045836    0.123286    0.777568 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.046010    0.002661    0.780229 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003794    0.034990    0.051875    0.832104 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.034991    0.000146    0.832250 v output16/A (sg13g2_buf_2)
     1    0.052084    0.145122    0.207452    1.039701 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.145139    0.001583    1.041284 v sine_out[20] (out)
                                              1.041284   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.041284   data arrival time
---------------------------------------------------------------------------------------------
                                              0.891284   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000280    0.195413 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.030153    0.111699    0.339922    0.535336 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.111707    0.000994    0.536330 ^ fanout66/A (sg13g2_buf_8)
     8    0.040375    0.052605    0.155562    0.691892 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.053081    0.003012    0.694904 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.007128    0.075291    0.118370    0.813274 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.075293    0.000490    0.813764 v output36/A (sg13g2_buf_2)
     1    0.052134    0.145401    0.229114    1.042878 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.145418    0.001589    1.044467 v sine_out[9] (out)
                                              1.044467   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.044467   data arrival time
---------------------------------------------------------------------------------------------
                                              0.894467   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018517    0.077430    0.311592    0.507020 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077454    0.001312    0.508332 ^ fanout58/A (sg13g2_buf_8)
     7    0.046795    0.056079    0.144151    0.652483 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.056158    0.001799    0.654282 ^ fanout56/A (sg13g2_buf_8)
     8    0.032896    0.045836    0.123286    0.777568 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.045936    0.002047    0.779615 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.005345    0.041916    0.058114    0.837730 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.041920    0.000410    0.838140 v output13/A (sg13g2_buf_2)
     1    0.051825    0.144499    0.210703    1.048843 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.144515    0.001546    1.050389 v sine_out[18] (out)
                                              1.050389   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.050389   data arrival time
---------------------------------------------------------------------------------------------
                                              0.900389   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018517    0.077430    0.311592    0.507020 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077454    0.001312    0.508332 ^ fanout58/A (sg13g2_buf_8)
     7    0.046795    0.056079    0.144151    0.652483 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.056158    0.001799    0.654282 ^ fanout56/A (sg13g2_buf_8)
     8    0.032896    0.045836    0.123286    0.777568 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.045884    0.001494    0.779062 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.005790    0.043972    0.059969    0.839031 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.043974    0.000346    0.839377 v output18/A (sg13g2_buf_2)
     1    0.052022    0.145009    0.212126    1.051503 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.145026    0.001610    1.053114 v sine_out[22] (out)
                                              1.053114   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.053114   data arrival time
---------------------------------------------------------------------------------------------
                                              0.903114   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018517    0.077430    0.311592    0.507020 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077454    0.001312    0.508332 ^ fanout58/A (sg13g2_buf_8)
     7    0.046795    0.056079    0.144151    0.652483 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.056158    0.001799    0.654282 ^ fanout56/A (sg13g2_buf_8)
     8    0.032896    0.045836    0.123286    0.777568 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.045937    0.002059    0.779627 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.006405    0.046870    0.062405    0.842032 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.046901    0.000595    0.842627 v output17/A (sg13g2_buf_2)
     1    0.052094    0.145195    0.213835    1.056462 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.145212    0.001599    1.058061 v sine_out[21] (out)
                                              1.058061   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.058061   data arrival time
---------------------------------------------------------------------------------------------
                                              0.908061   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018517    0.077430    0.311592    0.507020 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077455    0.001337    0.508357 ^ fanout59/A (sg13g2_buf_8)
     8    0.038929    0.050522    0.138621    0.646978 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.051033    0.003811    0.650789 ^ _130_/B (sg13g2_nor2_1)
     2    0.008325    0.056768    0.072741    0.723530 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.056793    0.000431    0.723961 v _284_/A (sg13g2_and2_1)
     1    0.005677    0.045033    0.122263    0.846225 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.045036    0.000402    0.846626 v output7/A (sg13g2_buf_2)
     1    0.052413    0.145600    0.211982    1.058608 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.145784    0.003672    1.062280 v sine_out[12] (out)
                                              1.062280   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.062280   data arrival time
---------------------------------------------------------------------------------------------
                                              0.912280   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018517    0.077430    0.311592    0.507020 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077455    0.001337    0.508357 ^ fanout59/A (sg13g2_buf_8)
     8    0.038929    0.050522    0.138621    0.646978 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.051032    0.003806    0.650784 ^ _143_/A (sg13g2_nor2_1)
     2    0.006398    0.052085    0.071216    0.722001 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.052087    0.000389    0.722390 v _147_/A (sg13g2_nand2_1)
     2    0.006536    0.058688    0.070011    0.792401 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.058688    0.000207    0.792608 ^ _275_/B (sg13g2_nor2_1)
     1    0.004682    0.041076    0.060897    0.853505 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.041082    0.000448    0.853954 v output30/A (sg13g2_buf_2)
     1    0.052369    0.145856    0.211235    1.065189 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.145872    0.001593    1.066782 v sine_out[3] (out)
                                              1.066782   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.066782   data arrival time
---------------------------------------------------------------------------------------------
                                              0.916782   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018517    0.077430    0.311592    0.507020 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077454    0.001312    0.508332 ^ fanout58/A (sg13g2_buf_8)
     7    0.046795    0.056079    0.144151    0.652483 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.056158    0.001799    0.654282 ^ fanout56/A (sg13g2_buf_8)
     8    0.032896    0.045836    0.123286    0.777568 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.046024    0.002766    0.780334 ^ _167_/A (sg13g2_nor2_1)
     1    0.006707    0.052674    0.070039    0.850373 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.052677    0.000429    0.850802 v output19/A (sg13g2_buf_2)
     1    0.052114    0.144887    0.215532    1.066334 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.145072    0.003672    1.070006 v sine_out[23] (out)
                                              1.070006   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.070006   data arrival time
---------------------------------------------------------------------------------------------
                                              0.920006   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018517    0.077430    0.311592    0.507020 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077455    0.001337    0.508357 ^ fanout59/A (sg13g2_buf_8)
     8    0.038929    0.050522    0.138621    0.646978 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.051033    0.003811    0.650789 ^ _130_/B (sg13g2_nor2_1)
     2    0.008325    0.056768    0.072741    0.723530 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.056797    0.000571    0.724101 v _136_/B (sg13g2_nand2b_2)
     4    0.015428    0.065615    0.075234    0.799335 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.065619    0.000379    0.799714 ^ _278_/A (sg13g2_nor2_1)
     1    0.002653    0.038431    0.062672    0.862386 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.038431    0.000105    0.862491 v output33/A (sg13g2_buf_2)
     1    0.052582    0.146346    0.210313    1.072804 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.146359    0.001460    1.074264 v sine_out[6] (out)
                                              1.074264   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.074264   data arrival time
---------------------------------------------------------------------------------------------
                                              0.924264   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018517    0.077430    0.311592    0.507020 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077455    0.001337    0.508357 ^ fanout59/A (sg13g2_buf_8)
     8    0.038929    0.050522    0.138621    0.646978 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.051033    0.003811    0.650789 ^ _130_/B (sg13g2_nor2_1)
     2    0.008325    0.056768    0.072741    0.723530 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.056797    0.000571    0.724101 v _136_/B (sg13g2_nand2b_2)
     4    0.015428    0.065615    0.075234    0.799335 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.065628    0.000717    0.800052 ^ _279_/A (sg13g2_nor2_1)
     1    0.003867    0.043631    0.067762    0.867814 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.043631    0.000244    0.868058 v output34/A (sg13g2_buf_2)
     1    0.052193    0.145035    0.211046    1.079103 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.145199    0.003392    1.082495 v sine_out[7] (out)
                                              1.082495   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.082495   data arrival time
---------------------------------------------------------------------------------------------
                                              0.932495   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.017893    0.064882    0.305968    0.501396 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064910    0.001265    0.502661 v fanout58/A (sg13g2_buf_8)
     7    0.046043    0.050876    0.142526    0.645186 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.050957    0.001746    0.646932 v fanout56/A (sg13g2_buf_8)
     8    0.032036    0.042959    0.126903    0.773835 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.043094    0.002644    0.776480 v _175_/A (sg13g2_nand2_1)
     1    0.007871    0.065045    0.072337    0.848817 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.065051    0.000515    0.849332 ^ output22/A (sg13g2_buf_2)
     1    0.053238    0.177961    0.231476    1.080809 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.178085    0.003865    1.084674 ^ sine_out[26] (out)
                                              1.084674   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.084674   data arrival time
---------------------------------------------------------------------------------------------
                                              0.934673   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018517    0.077430    0.311592    0.507020 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077455    0.001337    0.508357 ^ fanout59/A (sg13g2_buf_8)
     8    0.038929    0.050522    0.138621    0.646978 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.051033    0.003811    0.650789 ^ _130_/B (sg13g2_nor2_1)
     2    0.008325    0.056768    0.072741    0.723530 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.056797    0.000571    0.724101 v _136_/B (sg13g2_nand2b_2)
     4    0.015428    0.065615    0.075234    0.799335 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.065630    0.000782    0.800117 ^ _277_/A (sg13g2_nor2_1)
     1    0.004439    0.046074    0.070161    0.870279 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.046074    0.000274    0.870552 v output32/A (sg13g2_buf_2)
     1    0.051900    0.144706    0.213050    1.083602 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.144723    0.001571    1.085173 v sine_out[5] (out)
                                              1.085173   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.085173   data arrival time
---------------------------------------------------------------------------------------------
                                              0.935173   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018517    0.077430    0.311592    0.507020 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077455    0.001337    0.508357 ^ fanout59/A (sg13g2_buf_8)
     8    0.038929    0.050522    0.138621    0.646978 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.051033    0.003811    0.650789 ^ _130_/B (sg13g2_nor2_1)
     2    0.008325    0.056768    0.072741    0.723530 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.056797    0.000571    0.724101 v _136_/B (sg13g2_nand2b_2)
     4    0.015428    0.065615    0.075234    0.799335 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.065631    0.000802    0.800137 ^ _276_/A (sg13g2_nor2_1)
     1    0.005195    0.049301    0.073321    0.873458 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.049301    0.000335    0.873793 v output31/A (sg13g2_buf_2)
     1    0.051947    0.144835    0.214858    1.088651 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.144852    0.001579    1.090230 v sine_out[4] (out)
                                              1.090230   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.090230   data arrival time
---------------------------------------------------------------------------------------------
                                              0.940230   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.017893    0.064882    0.305968    0.501396 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064910    0.001265    0.502661 v fanout58/A (sg13g2_buf_8)
     7    0.046043    0.050876    0.142526    0.645186 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.050957    0.001746    0.646932 v fanout56/A (sg13g2_buf_8)
     8    0.032036    0.042959    0.126903    0.773835 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.043113    0.002789    0.776625 v _170_/A (sg13g2_nand2_1)
     1    0.008898    0.071048    0.077000    0.853625 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.071062    0.000798    0.854423 ^ output20/A (sg13g2_buf_2)
     1    0.052972    0.176348    0.234366    1.088789 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.176471    0.003833    1.092623 ^ sine_out[24] (out)
                                              1.092623   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.092623   data arrival time
---------------------------------------------------------------------------------------------
                                              0.942623   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.017893    0.064882    0.305968    0.501396 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064910    0.001265    0.502661 v fanout58/A (sg13g2_buf_8)
     7    0.046043    0.050876    0.142526    0.645186 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.050957    0.001746    0.646932 v fanout56/A (sg13g2_buf_8)
     8    0.032036    0.042959    0.126903    0.773835 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.043136    0.002956    0.776791 v _172_/A (sg13g2_nand2_1)
     1    0.008951    0.071365    0.077277    0.854068 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.071375    0.000681    0.854749 ^ output21/A (sg13g2_buf_2)
     1    0.053337    0.177421    0.235479    1.090227 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.177596    0.003676    1.093903 ^ sine_out[25] (out)
                                              1.093903   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.093903   data arrival time
---------------------------------------------------------------------------------------------
                                              0.943903   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018517    0.077430    0.311592    0.507020 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077455    0.001337    0.508357 ^ fanout59/A (sg13g2_buf_8)
     8    0.038929    0.050522    0.138621    0.646978 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.051032    0.003806    0.650784 ^ _143_/A (sg13g2_nor2_1)
     2    0.006398    0.052085    0.071216    0.722001 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.052087    0.000371    0.722371 v _144_/B (sg13g2_nand2_1)
     2    0.006435    0.062028    0.076252    0.798623 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.062028    0.000194    0.798817 ^ _212_/B (sg13g2_nor2_1)
     2    0.010986    0.071574    0.089097    0.887913 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.071604    0.000592    0.888505 v output26/A (sg13g2_buf_2)
     1    0.052971    0.147451    0.228752    1.117258 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.147465    0.001522    1.118779 v sine_out[2] (out)
                                              1.118779   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.118779   data arrival time
---------------------------------------------------------------------------------------------
                                              0.968779   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018517    0.077430    0.311592    0.507020 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077455    0.001337    0.508357 ^ fanout59/A (sg13g2_buf_8)
     8    0.038929    0.050522    0.138621    0.646978 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.050822    0.002667    0.649645 ^ _255_/A (sg13g2_nor4_1)
     1    0.003658    0.054140    0.070719    0.720364 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.054140    0.000144    0.720508 v _256_/B2 (sg13g2_a22oi_1)
     1    0.007531    0.132044    0.134261    0.854769 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.132048    0.000882    0.855650 ^ output4/A (sg13g2_buf_2)
     1    0.052950    0.176515    0.264666    1.120316 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.176707    0.003912    1.124229 ^ sine_out[0] (out)
                                              1.124229   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.124229   data arrival time
---------------------------------------------------------------------------------------------
                                              0.974229   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018517    0.077430    0.311592    0.507020 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077455    0.001337    0.508357 ^ fanout59/A (sg13g2_buf_8)
     8    0.038929    0.050522    0.138621    0.646978 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.051032    0.003806    0.650784 ^ _143_/A (sg13g2_nor2_1)
     2    0.006398    0.052085    0.071216    0.722001 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.052087    0.000389    0.722390 v _147_/A (sg13g2_nand2_1)
     2    0.006536    0.058688    0.070011    0.792401 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.058688    0.000197    0.792598 ^ _149_/B (sg13g2_nand2_1)
     1    0.006772    0.082192    0.108838    0.901436 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.082238    0.000881    0.902317 v output10/A (sg13g2_buf_2)
     1    0.051849    0.144711    0.232326    1.134644 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.144727    0.001547    1.136190 v sine_out[15] (out)
                                              1.136190   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.136190   data arrival time
---------------------------------------------------------------------------------------------
                                              0.986190   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000280    0.195413 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.030153    0.111699    0.339922    0.535336 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.111707    0.001029    0.536365 ^ fanout68/A (sg13g2_buf_8)
     6    0.035954    0.050006    0.155080    0.691445 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.050029    0.001510    0.692956 ^ fanout67/A (sg13g2_buf_8)
     8    0.034427    0.046743    0.120963    0.813919 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.046910    0.002581    0.816499 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.002537    0.059203    0.093843    0.910342 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.059203    0.000101    0.910443 v output29/A (sg13g2_buf_2)
     1    0.055650    0.154535    0.225021    1.135464 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.154779    0.004487    1.139951 v sine_out[32] (out)
                                              1.139951   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.139951   data arrival time
---------------------------------------------------------------------------------------------
                                              0.989951   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.017893    0.064882    0.305968    0.501396 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064910    0.001265    0.502661 v fanout58/A (sg13g2_buf_8)
     7    0.046043    0.050876    0.142526    0.645186 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.050876    0.000450    0.645636 v fanout57/A (sg13g2_buf_1)
     4    0.018023    0.105276    0.161661    0.807297 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.105336    0.002304    0.809601 v _176_/B1 (sg13g2_o21ai_1)
     1    0.004881    0.065895    0.092098    0.901699 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.065896    0.000351    0.902050 ^ output23/A (sg13g2_buf_2)
     1    0.054551    0.182038    0.234801    1.136851 ^ output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.182167    0.003999    1.140850 ^ sine_out[27] (out)
                                              1.140850   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.140850   data arrival time
---------------------------------------------------------------------------------------------
                                              0.990850   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.017893    0.064882    0.305968    0.501396 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.064910    0.001265    0.502661 v fanout58/A (sg13g2_buf_8)
     7    0.046043    0.050876    0.142526    0.645186 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.050876    0.000450    0.645636 v fanout57/A (sg13g2_buf_1)
     4    0.018023    0.105276    0.161661    0.807297 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.105307    0.001716    0.809013 v _180_/A (sg13g2_nand2_1)
     1    0.006918    0.069872    0.093282    0.902295 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.069877    0.000630    0.902925 ^ output24/A (sg13g2_buf_2)
     1    0.055791    0.186151    0.238271    1.141196 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.186461    0.006231    1.147428 ^ sine_out[28] (out)
                                              1.147428   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.147428   data arrival time
---------------------------------------------------------------------------------------------
                                              0.997428   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000295    0.195428 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.018517    0.077430    0.311592    0.507020 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.077455    0.001337    0.508357 ^ fanout59/A (sg13g2_buf_8)
     8    0.038929    0.050522    0.138621    0.646978 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.051032    0.003806    0.650784 ^ _143_/A (sg13g2_nor2_1)
     2    0.006398    0.052085    0.071216    0.722001 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.052087    0.000371    0.722371 v _144_/B (sg13g2_nand2_1)
     2    0.006435    0.062028    0.076252    0.798623 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.062028    0.000196    0.798819 ^ _145_/B (sg13g2_nand2_1)
     1    0.008828    0.100670    0.124846    0.923665 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.100711    0.000669    0.924333 v output9/A (sg13g2_buf_2)
     1    0.051871    0.144816    0.242089    1.166422 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.144826    0.001334    1.167756 v sine_out[14] (out)
                                              1.167756   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.167756   data arrival time
---------------------------------------------------------------------------------------------
                                              1.017756   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037119    0.001468    0.089126 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022900    0.038513    0.107100    0.196226 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038513    0.000670    0.196896 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006481    0.056890    0.277803    0.474700 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.056925    0.000176    0.474875 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009022    0.089872    0.605225    1.080101 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.089872    0.000378    1.080478 ^ fanout76/A (sg13g2_buf_8)
     8    0.043603    0.054168    0.148441    1.228920 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.054654    0.003766    1.232686 ^ _128_/A (sg13g2_inv_2)
     5    0.023763    0.072815    0.083331    1.316017 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.072840    0.000591    1.316608 v _293_/D (sg13g2_dfrbpq_1)
                                              1.316608   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037119    0.001468    0.089126 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.022900    0.038513    0.107100    0.196226 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.038513    0.000670    0.196896 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.346896   clock uncertainty
                                  0.000000    0.346896   clock reconvergence pessimism
                                 -0.065009    0.281887   library hold time
                                              0.281887   data required time
---------------------------------------------------------------------------------------------
                                              0.281887   data required time
                                             -1.316608   data arrival time
---------------------------------------------------------------------------------------------
                                              1.034721   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000280    0.195413 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.030153    0.111699    0.339922    0.535336 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.111707    0.001029    0.536365 ^ fanout68/A (sg13g2_buf_8)
     6    0.035954    0.050006    0.155080    0.691445 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.050029    0.001510    0.692956 ^ fanout67/A (sg13g2_buf_8)
     8    0.034427    0.046743    0.120963    0.813919 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.046753    0.001218    0.815136 ^ _183_/A (sg13g2_and2_1)
     2    0.007235    0.064778    0.145796    0.960932 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.064779    0.000419    0.961351 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.004104    0.049933    0.109199    1.070549 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.049933    0.000263    1.070812 v output25/A (sg13g2_buf_2)
     1    0.055409    0.153069    0.219847    1.290660 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.153283    0.004150    1.294810 v sine_out[29] (out)
                                              1.294810   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.294810   data arrival time
---------------------------------------------------------------------------------------------
                                              1.144810   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017394    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001952    0.000976    0.000976 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022537    0.037100    0.086682    0.087658 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037118    0.001442    0.089100 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020983    0.037214    0.106033    0.195133 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.037214    0.000280    0.195413 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.030153    0.111699    0.339922    0.535336 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.111707    0.001029    0.536365 ^ fanout68/A (sg13g2_buf_8)
     6    0.035954    0.050006    0.155080    0.691445 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.050029    0.001510    0.692956 ^ fanout67/A (sg13g2_buf_8)
     8    0.034427    0.046743    0.120963    0.813919 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.046753    0.001218    0.815136 ^ _183_/A (sg13g2_and2_1)
     2    0.007235    0.064778    0.145796    0.960932 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.064779    0.000432    0.961364 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.007467    0.064482    0.126279    1.087643 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.064485    0.000533    1.088176 v output27/A (sg13g2_buf_2)
     1    0.056787    0.157044    0.231568    1.319744 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.157078    0.002245    1.321989 v sine_out[30] (out)
                                              1.321989   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -1.321989   data arrival time
---------------------------------------------------------------------------------------------
                                              1.171989   slack (MET)



