
# Specify clock signals - Sean wants 80MHz ()
vlsi.inputs.clocks: [
  {name: "clock_clock", period: "13ns", uncertainty: "1ns"}
]

# Placement Constraints
vlsi.inputs.placement_constraints:
  - path: "ChipTop"
    type: toplevel
    x: 0
    y: 0
    width: 2970
    height: 2550
    margins:
      left: 0
      right: 0
      top: 0
      bottom: 0

  # Place data cache SRAM instances
  - path: "ChipTop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0"
    type: hardmacro
    x: 30
    y: 50
    orientation: my90
    width: 683.1
    height: 416.54

  - path: "ChipTop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_1_0"
    type: hardmacro
    x: 30
    y: 800
    orientation: r90
    width: 683.1
    height: 416.54

  - path: "ChipTop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_2_0"
    type: hardmacro
    x: 30
    y: 1580
    orientation: r90
    width: 683.1
    height: 416.54

  - path: "ChipTop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_3_0"
    type: hardmacro
    x: 535
    y: 2050
    orientation: r0
    width: 683.1
    height: 416.54

  - path: "ChipTop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_4_0"
    type: hardmacro
    x: 1300
    y: 2050
    orientation: r0
    width: 683.1
    height: 416.54

    
  - path: "ChipTop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_5_0"
    type: hardmacro
    x: 2090 
    y: 2050
    orientation: r0
    width: 683.1
    height: 416.54
    
  - path: "ChipTop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_6_0"
    type: hardmacro
    x: 635
    y: 50
    orientation: mx
    width: 683.1
    height: 416.54

  - path: "ChipTop/system/tile_prci_domain/tile_reset_domain/tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_7_0"
    type: hardmacro
    x: 1450
    y: 50
    orientation: mx
    width: 683.1
    height: 416.54

  # Place instruction cache SRAM instances
  - path: "ChipTop/system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/mem_0_0"
    type: hardmacro
    x: 2470
    y: 500
    orientation: r270
    width: 683.1
    height: 416.54

  - path: "ChipTop/system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/mem_1_0"
    type: hardmacro
    x: 2470
    y: 1260
    orientation: r270
    width: 683.1
    height: 416.54

  - path: "ChipTop/system/tile_prci_domain/tile_reset_domain/tile/frontend/icache/tag_array/tag_array_ext/mem_0_0"
    type: hardmacro
    x: 2410
    y: 30
    orientation: mx
    width: 479.78
    height: 397.5

# # Power Straps
# par.power_straps_mode: generate
# par.generate_power_straps_method: by_tracks
# par.blockage_spacing: 2.0
# par.blockage_spacing_top_layer: met4
# par.generate_power_straps_options:
#   by_tracks:
#     strap_layers:
#       - met4
#       - met5
#     pin_layers:
#       - met5
#     blockage_spacing_met2: 4.0
#     blockage_spacing_met4: 2.0
#     blockage_spacing_met4: 2.0
#     track_width: 3
#     track_width_met5: 1
#     track_spacing: 5
#     track_spacing_met5: 3
#     track_start: 10
#     track_start_met5: 1
#     power_utilization: 0.1
#     # power_utilization_met4: 0.2
#     power_utilization_met5: 0.1

# Tool options. Replace with your tool plugin of choice.
# Genus options
vlsi.core.synthesis_tool: "genus"
vlsi.core.synthesis_tool_path: ["hammer-cadence-plugins/synthesis"]
vlsi.core.synthesis_tool_path_meta: "append"
synthesis.genus.version: "1813"
# Innovus options
vlsi.core.par_tool: "innovus"
vlsi.core.par_tool_path: ["hammer-cadence-plugins/par"]
vlsi.core.par_tool_path_meta: "append"
par.innovus.version: "191_ISR3"
par.inputs.gds_merge: true
par.innovus.design_flow_effort: "extreme"
# Calibre options
vlsi.core.drc_tool: "calibre"
vlsi.core.drc_tool_path: ["hammer-mentor-plugins/drc"]
drc.calibre.version: "2017.3_38.30"
vlsi.core.lvs_tool: "calibre"
vlsi.core.lvs_tool_path: ["hammer-mentor-plugins/lvs"]
lvs.calibre.version: "2017.3_38.30"
lvs.calibre.max_lvs_results: 10000
# VCS options
vlsi.core.sim_tool: "vcs"
vlsi.core.sim_tool_path: ["hammer-synopsys-plugins/sim"]
sim.vcs.version: "P-2019.06-SP2-5"
# Voltus options
vlsi.core.power_tool: "voltus"
vlsi.core.power_tool_path: ["hammer-cadence-plugins/power"]
vlsi.core.power_tool_path_meta: "append"
power.voltus.version: "191_ISR3"
# NOTE (about VCS+Voltus versions): if using FSDB, the VCS version should be approx 2 years older than the Voltus version for compatibility
