============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Nov 28 2023  04:40:26 am
  Module:                 risc_v_Pad_Frame
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (4499 ps) Setup Check with Pin risc_v_top_i_mem_wb_datapath_ffd_q_reg[32]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_uart_IP_module_uart_val_reg[5][0]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_mem_wb_datapath_ffd_q_reg[32]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       4                  
       Uncertainty:-     100                  
     Required Time:=    5346                  
      Launch Clock:-     600                  
         Data Path:-     247                  
             Slack:=    4499                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_uart_IP_module_uart_val_reg[5][0]/CK -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_uart_IP_module_uart_val_reg[5][0]/Q  -       CK->Q F     DFFRHQX1       1  4.2    24   107     707    (-,-) 
  risc_v_top_i_g17402__2346/Y                       -       B->Y  F     MX2X1          1  4.4    27    40     747    (-,-) 
  risc_v_top_i_g17389__7098/Y                       -       A1->Y R     AOI21X1        1  4.2    55    36     784    (-,-) 
  g2__8428/Y                                        -       AN->Y R     NAND3BX2       1  4.4    23    30     814    (-,-) 
  risc_v_top_i_g17374__2398/Y                       -       B0->Y F     OAI2BB1X1      1  4.2    46    34     847    (-,-) 
  risc_v_top_i_mem_wb_datapath_ffd_q_reg[32]/D      -       -     F     DFFNSRX1       1    -     -     0     847    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 2: MET (4612 ps) Setup Check with Pin risc_v_top_i_mem_wb_datapath_ffd_q_reg[39]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_uart_IP_module_uart_val_reg[4][7]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_mem_wb_datapath_ffd_q_reg[39]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       2                  
       Uncertainty:-     100                  
     Required Time:=    5348                  
      Launch Clock:-     600                  
         Data Path:-     135                  
             Slack:=    4612                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_uart_IP_module_uart_val_reg[4][7]/CK -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_uart_IP_module_uart_val_reg[4][7]/Q  -       CK->Q F     DFFRHQX1       1  4.2    24   107     707    (-,-) 
  risc_v_top_i_g17379__5526/Y                       -       B->Y  F     AND2X1         1  4.2    24    28     735    (-,-) 
  risc_v_top_i_mem_wb_datapath_ffd_q_reg[39]/D      -       -     F     DFFNSRX1       1    -     -     0     735    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 3: MET (4612 ps) Setup Check with Pin risc_v_top_i_mem_wb_datapath_ffd_q_reg[38]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_uart_IP_module_uart_val_reg[4][6]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_mem_wb_datapath_ffd_q_reg[38]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       2                  
       Uncertainty:-     100                  
     Required Time:=    5348                  
      Launch Clock:-     600                  
         Data Path:-     135                  
             Slack:=    4612                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_uart_IP_module_uart_val_reg[4][6]/CK -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_uart_IP_module_uart_val_reg[4][6]/Q  -       CK->Q F     DFFRHQX1       1  4.2    24   107     707    (-,-) 
  risc_v_top_i_g17380__6783/Y                       -       B->Y  F     AND2X1         1  4.2    24    28     735    (-,-) 
  risc_v_top_i_mem_wb_datapath_ffd_q_reg[38]/D      -       -     F     DFFNSRX1       1    -     -     0     735    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 4: MET (4612 ps) Setup Check with Pin risc_v_top_i_mem_wb_datapath_ffd_q_reg[37]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_uart_IP_module_uart_val_reg[4][5]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_mem_wb_datapath_ffd_q_reg[37]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       2                  
       Uncertainty:-     100                  
     Required Time:=    5348                  
      Launch Clock:-     600                  
         Data Path:-     135                  
             Slack:=    4612                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_uart_IP_module_uart_val_reg[4][5]/CK -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_uart_IP_module_uart_val_reg[4][5]/Q  -       CK->Q F     DFFRHQX1       1  4.2    24   107     707    (-,-) 
  risc_v_top_i_g17381__3680/Y                       -       B->Y  F     AND2X1         1  4.2    24    28     735    (-,-) 
  risc_v_top_i_mem_wb_datapath_ffd_q_reg[37]/D      -       -     F     DFFNSRX1       1    -     -     0     735    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 5: MET (4612 ps) Setup Check with Pin risc_v_top_i_mem_wb_datapath_ffd_q_reg[36]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_uart_IP_module_uart_val_reg[4][4]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_mem_wb_datapath_ffd_q_reg[36]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       2                  
       Uncertainty:-     100                  
     Required Time:=    5348                  
      Launch Clock:-     600                  
         Data Path:-     135                  
             Slack:=    4612                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_uart_IP_module_uart_val_reg[4][4]/CK -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_uart_IP_module_uart_val_reg[4][4]/Q  -       CK->Q F     DFFRHQX1       1  4.2    24   107     707    (-,-) 
  risc_v_top_i_g17375__5107/Y                       -       B->Y  F     AND2X1         1  4.2    24    28     735    (-,-) 
  risc_v_top_i_mem_wb_datapath_ffd_q_reg[36]/D      -       -     F     DFFNSRX1       1    -     -     0     735    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 6: MET (4612 ps) Setup Check with Pin risc_v_top_i_mem_wb_datapath_ffd_q_reg[35]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_uart_IP_module_uart_val_reg[4][3]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_mem_wb_datapath_ffd_q_reg[35]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       2                  
       Uncertainty:-     100                  
     Required Time:=    5348                  
      Launch Clock:-     600                  
         Data Path:-     135                  
             Slack:=    4612                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_uart_IP_module_uart_val_reg[4][3]/CK -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_uart_IP_module_uart_val_reg[4][3]/Q  -       CK->Q F     DFFRHQX1       1  4.2    24   107     707    (-,-) 
  risc_v_top_i_g17378__8428/Y                       -       B->Y  F     AND2X1         1  4.2    24    28     735    (-,-) 
  risc_v_top_i_mem_wb_datapath_ffd_q_reg[35]/D      -       -     F     DFFNSRX1       1    -     -     0     735    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 7: MET (4612 ps) Setup Check with Pin risc_v_top_i_mem_wb_datapath_ffd_q_reg[34]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_uart_IP_module_uart_val_reg[4][2]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_mem_wb_datapath_ffd_q_reg[34]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       2                  
       Uncertainty:-     100                  
     Required Time:=    5348                  
      Launch Clock:-     600                  
         Data Path:-     135                  
             Slack:=    4612                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_uart_IP_module_uart_val_reg[4][2]/CK -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_uart_IP_module_uart_val_reg[4][2]/Q  -       CK->Q F     DFFRHQX1       1  4.2    24   107     707    (-,-) 
  risc_v_top_i_g17376__6260/Y                       -       B->Y  F     AND2X1         1  4.2    24    28     735    (-,-) 
  risc_v_top_i_mem_wb_datapath_ffd_q_reg[34]/D      -       -     F     DFFNSRX1       1    -     -     0     735    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 8: MET (4612 ps) Setup Check with Pin risc_v_top_i_mem_wb_datapath_ffd_q_reg[33]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_uart_IP_module_uart_val_reg[4][1]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_mem_wb_datapath_ffd_q_reg[33]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       2                  
       Uncertainty:-     100                  
     Required Time:=    5348                  
      Launch Clock:-     600                  
         Data Path:-     135                  
             Slack:=    4612                  

#--------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_uart_IP_module_uart_val_reg[4][1]/CK -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_uart_IP_module_uart_val_reg[4][1]/Q  -       CK->Q F     DFFRHQX1       1  4.2    24   107     707    (-,-) 
  risc_v_top_i_g17377__4319/Y                       -       B->Y  F     AND2X1         1  4.2    24    28     735    (-,-) 
  risc_v_top_i_mem_wb_datapath_ffd_q_reg[33]/D      -       -     F     DFFNSRX1       1    -     -     0     735    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------



Path 9: MET (4632 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[22]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[22]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[22]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     115                  
             Slack:=    4632                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[22]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[22]/Q              -       CK->Q F     DFFSHQX1       2  6.6    37   115     715    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[22]/D -       -     F     DFFNSRX1       2    -     -     0     715    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 10: MET (4634 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[31]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[31]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[31]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     113                  
             Slack:=    4634                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[31]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[31]/Q              -       CK->Q F     DFFRHQX1       2  6.3    35   113     713    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[31]/D -       -     F     DFFNSRX1       2    -     -     0     713    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 11: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[3]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[3]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[3]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[3]/Q              -       CK->Q F     DFFRX1         2  6.7    38   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[3]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 12: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[30]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[30]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[30]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[30]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[30]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[30]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 13: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[29]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[29]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[29]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[29]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[29]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[29]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 14: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[28]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[28]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[28]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[28]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[28]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[28]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 15: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[27]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[27]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[27]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[27]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[27]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[27]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 16: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[26]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[26]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[26]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[26]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[26]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[26]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 17: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[25]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[25]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[25]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[25]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[25]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[25]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 18: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[24]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[24]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[24]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[24]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[24]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[24]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 19: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[23]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[23]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[23]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[23]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[23]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[23]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 20: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[21]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[21]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[21]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[21]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[21]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[21]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 21: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[20]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[20]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[20]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[20]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[20]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[20]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 22: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[19]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[19]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[19]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[19]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[19]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[19]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 23: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[18]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[18]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[18]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[18]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[18]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[18]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 24: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[17]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[17]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[17]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[17]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[17]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[17]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 25: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[16]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[16]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[16]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[16]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[16]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[16]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 26: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[15]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[15]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[15]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[15]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[15]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[15]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 27: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[14]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[14]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[14]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[14]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[14]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[14]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 28: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[13]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[13]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[13]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[13]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[13]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[13]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 29: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[12]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[12]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[12]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[12]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[12]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[12]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 30: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[11]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[11]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[11]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[11]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[11]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[11]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 31: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[10]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[10]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[10]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[10]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[10]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[10]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#--------------------------------------------------------------------------------------------------------------------



Path 32: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[9]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[9]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[9]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[9]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[9]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[9]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 33: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[8]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[8]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[8]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[8]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[8]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[8]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 34: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[7]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[7]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[7]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[7]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[7]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[7]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 35: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[6]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[6]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[6]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[6]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[6]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[6]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 36: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[5]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[5]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[5]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[5]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[5]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[5]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 37: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[4]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[4]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[4]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[4]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[4]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[4]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 38: MET (4637 ps) Setup Check with Pin risc_v_top_i_if_id_datapath_ffd_q_reg[2]/CKN->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[2]/CK
          Clock: (R) My_CLK
       Endpoint: (F) risc_v_top_i_if_id_datapath_ffd_q_reg[2]/D
          Clock: (F) My_CLK

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+     150          200     
       Net Latency:+     300 (I)      400 (I) 
           Arrival:=    5450          600     
                                              
             Setup:-       3                  
       Uncertainty:-     100                  
     Required Time:=    5347                  
      Launch Clock:-     600                  
         Data Path:-     110                  
             Slack:=    4637                  

#-------------------------------------------------------------------------------------------------------------------
#               Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[2]/CK             -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[2]/Q              -       CK->Q F     DFFRX1         2  6.6    37   110     710    (-,-) 
  risc_v_top_i_if_id_datapath_ffd_q_reg[2]/D -       -     F     DFFNSRX1       2    -     -     0     710    (-,-) 
#-------------------------------------------------------------------------------------------------------------------



Path 39: MET (8778 ps) Setup Check with Pin risc_v_top_i_ff_pc_q_reg[31]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i_ff_pc_q_reg[31]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-      -2                  
       Uncertainty:-     100                  
     Required Time:=   10502                  
      Launch Clock:-     600                  
         Data Path:-    1124                  
             Slack:=    8778                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                                Timing Point                                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[3]/CK                                              -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[3]/Q                                               -       CK->Q R     DFFRX1         2  6.9    41   120     720    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g367__6783/CO -       B->CO R     ADDHX1         1  4.8    29    36     756    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g366__5526/CO -       B->CO R     ADDHX1         1  4.8    29    35     791    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g365__8428/CO -       B->CO R     ADDHX1         1  4.8    29    35     825    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g364__4319/CO -       B->CO R     ADDHX1         1  4.8    29    35     860    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g363__6260/CO -       B->CO R     ADDHX1         1  4.8    29    35     894    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g362__5107/CO -       B->CO R     ADDHX1         1  4.8    29    35     929    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g361__2398/CO -       B->CO R     ADDHX1         1  4.8    29    35     964    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g360__5477/CO -       B->CO R     ADDHX1         1  4.8    29    35     998    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g359__6417/CO -       B->CO R     ADDHX1         1  4.8    29    35    1033    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g358__7410/CO -       B->CO R     ADDHX1         1  4.8    29    35    1067    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g357__1666/CO -       B->CO R     ADDHX1         1  4.8    29    35    1102    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g356__2346/CO -       B->CO R     ADDHX1         1  4.8    29    35    1137    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g355__2883/CO -       B->CO R     ADDHX1         1  4.8    29    35    1171    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g354__9945/CO -       B->CO R     ADDHX1         1  4.8    29    35    1206    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g353__9315/CO -       B->CO R     ADDHX1         1  4.8    29    35    1240    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g352__6161/CO -       B->CO R     ADDHX1         1  4.8    29    35    1275    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g351__4733/CO -       B->CO R     ADDHX1         1  4.8    29    35    1310    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g350__7482/CO -       B->CO R     ADDHX1         1  4.8    29    35    1344    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g349__5115/CO -       B->CO R     ADDHX1         1  4.8    29    35    1379    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g348__1881/CO -       B->CO R     ADDHX1         1  4.8    29    35    1413    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g347__6131/CO -       B->CO R     ADDHX1         1  4.8    29    35    1448    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g346__7098/CO -       B->CO R     ADDHX1         1  4.8    29    35    1483    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g345__8246/CO -       B->CO R     ADDHX1         1  4.8    29    35    1517    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g344__5122/CO -       B->CO R     ADDHX1         1  4.8    29    35    1552    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g343__1705/CO -       B->CO R     ADDHX1         1  4.8    29    35    1586    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g342__2802/CO -       B->CO R     ADDHX1         1  4.8    29    35    1621    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g341__1617/CO -       B->CO R     ADDHX1         1  4.8    29    35    1656    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g340__3680/CO -       B->CO R     ADDHX1         1  4.5    28    34    1689    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g339__6783/Y  -       B->Y  R     CLKXOR2X1      1  4.3    27    35    1724    (-,-) 
  risc_v_top_i_ff_pc_q_reg[31]/D                                              -       -     R     DFFRHQX1       1    -     -     0    1724    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 40: MET (8810 ps) Setup Check with Pin risc_v_top_i_ff_pc_q_reg[30]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i_ff_pc_q_reg[30]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-      -0                  
       Uncertainty:-     100                  
     Required Time:=   10500                  
      Launch Clock:-     600                  
         Data Path:-    1090                  
             Slack:=    8810                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                                Timing Point                                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[3]/CK                                              -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[3]/Q                                               -       CK->Q R     DFFRX1         2  6.9    41   120     720    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g367__6783/CO -       B->CO R     ADDHX1         1  4.8    29    36     756    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g366__5526/CO -       B->CO R     ADDHX1         1  4.8    29    35     791    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g365__8428/CO -       B->CO R     ADDHX1         1  4.8    29    35     825    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g364__4319/CO -       B->CO R     ADDHX1         1  4.8    29    35     860    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g363__6260/CO -       B->CO R     ADDHX1         1  4.8    29    35     894    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g362__5107/CO -       B->CO R     ADDHX1         1  4.8    29    35     929    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g361__2398/CO -       B->CO R     ADDHX1         1  4.8    29    35     964    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g360__5477/CO -       B->CO R     ADDHX1         1  4.8    29    35     998    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g359__6417/CO -       B->CO R     ADDHX1         1  4.8    29    35    1033    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g358__7410/CO -       B->CO R     ADDHX1         1  4.8    29    35    1067    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g357__1666/CO -       B->CO R     ADDHX1         1  4.8    29    35    1102    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g356__2346/CO -       B->CO R     ADDHX1         1  4.8    29    35    1137    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g355__2883/CO -       B->CO R     ADDHX1         1  4.8    29    35    1171    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g354__9945/CO -       B->CO R     ADDHX1         1  4.8    29    35    1206    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g353__9315/CO -       B->CO R     ADDHX1         1  4.8    29    35    1240    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g352__6161/CO -       B->CO R     ADDHX1         1  4.8    29    35    1275    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g351__4733/CO -       B->CO R     ADDHX1         1  4.8    29    35    1310    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g350__7482/CO -       B->CO R     ADDHX1         1  4.8    29    35    1344    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g349__5115/CO -       B->CO R     ADDHX1         1  4.8    29    35    1379    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g348__1881/CO -       B->CO R     ADDHX1         1  4.8    29    35    1413    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g347__6131/CO -       B->CO R     ADDHX1         1  4.8    29    35    1448    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g346__7098/CO -       B->CO R     ADDHX1         1  4.8    29    35    1483    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g345__8246/CO -       B->CO R     ADDHX1         1  4.8    29    35    1517    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g344__5122/CO -       B->CO R     ADDHX1         1  4.8    29    35    1552    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g343__1705/CO -       B->CO R     ADDHX1         1  4.8    29    35    1586    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g342__2802/CO -       B->CO R     ADDHX1         1  4.8    29    35    1621    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g341__1617/CO -       B->CO R     ADDHX1         1  4.8    29    35    1656    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g340__3680/S  -       B->S  R     ADDHX1         1  4.2    26    35    1690    (-,-) 
  risc_v_top_i_ff_pc_q_reg[30]/D                                              -       -     R     DFFRX1         1    -     -     0    1690    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 41: MET (8845 ps) Setup Check with Pin risc_v_top_i_ff_pc_q_reg[29]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i_ff_pc_q_reg[29]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-      -0                  
       Uncertainty:-     100                  
     Required Time:=   10500                  
      Launch Clock:-     600                  
         Data Path:-    1056                  
             Slack:=    8845                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                                Timing Point                                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[3]/CK                                              -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[3]/Q                                               -       CK->Q R     DFFRX1         2  6.9    41   120     720    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g367__6783/CO -       B->CO R     ADDHX1         1  4.8    29    36     756    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g366__5526/CO -       B->CO R     ADDHX1         1  4.8    29    35     791    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g365__8428/CO -       B->CO R     ADDHX1         1  4.8    29    35     825    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g364__4319/CO -       B->CO R     ADDHX1         1  4.8    29    35     860    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g363__6260/CO -       B->CO R     ADDHX1         1  4.8    29    35     894    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g362__5107/CO -       B->CO R     ADDHX1         1  4.8    29    35     929    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g361__2398/CO -       B->CO R     ADDHX1         1  4.8    29    35     964    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g360__5477/CO -       B->CO R     ADDHX1         1  4.8    29    35     998    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g359__6417/CO -       B->CO R     ADDHX1         1  4.8    29    35    1033    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g358__7410/CO -       B->CO R     ADDHX1         1  4.8    29    35    1067    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g357__1666/CO -       B->CO R     ADDHX1         1  4.8    29    35    1102    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g356__2346/CO -       B->CO R     ADDHX1         1  4.8    29    35    1137    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g355__2883/CO -       B->CO R     ADDHX1         1  4.8    29    35    1171    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g354__9945/CO -       B->CO R     ADDHX1         1  4.8    29    35    1206    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g353__9315/CO -       B->CO R     ADDHX1         1  4.8    29    35    1240    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g352__6161/CO -       B->CO R     ADDHX1         1  4.8    29    35    1275    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g351__4733/CO -       B->CO R     ADDHX1         1  4.8    29    35    1310    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g350__7482/CO -       B->CO R     ADDHX1         1  4.8    29    35    1344    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g349__5115/CO -       B->CO R     ADDHX1         1  4.8    29    35    1379    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g348__1881/CO -       B->CO R     ADDHX1         1  4.8    29    35    1413    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g347__6131/CO -       B->CO R     ADDHX1         1  4.8    29    35    1448    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g346__7098/CO -       B->CO R     ADDHX1         1  4.8    29    35    1483    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g345__8246/CO -       B->CO R     ADDHX1         1  4.8    29    35    1517    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g344__5122/CO -       B->CO R     ADDHX1         1  4.8    29    35    1552    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g343__1705/CO -       B->CO R     ADDHX1         1  4.8    29    35    1586    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g342__2802/CO -       B->CO R     ADDHX1         1  4.8    29    35    1621    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g341__1617/S  -       B->S  R     ADDHX1         1  4.2    26    35    1656    (-,-) 
  risc_v_top_i_ff_pc_q_reg[29]/D                                              -       -     R     DFFRX1         1    -     -     0    1656    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 42: MET (8880 ps) Setup Check with Pin risc_v_top_i_ff_pc_q_reg[28]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i_ff_pc_q_reg[28]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-      -0                  
       Uncertainty:-     100                  
     Required Time:=   10500                  
      Launch Clock:-     600                  
         Data Path:-    1021                  
             Slack:=    8880                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                                Timing Point                                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[3]/CK                                              -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[3]/Q                                               -       CK->Q R     DFFRX1         2  6.9    41   120     720    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g367__6783/CO -       B->CO R     ADDHX1         1  4.8    29    36     756    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g366__5526/CO -       B->CO R     ADDHX1         1  4.8    29    35     791    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g365__8428/CO -       B->CO R     ADDHX1         1  4.8    29    35     825    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g364__4319/CO -       B->CO R     ADDHX1         1  4.8    29    35     860    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g363__6260/CO -       B->CO R     ADDHX1         1  4.8    29    35     894    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g362__5107/CO -       B->CO R     ADDHX1         1  4.8    29    35     929    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g361__2398/CO -       B->CO R     ADDHX1         1  4.8    29    35     964    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g360__5477/CO -       B->CO R     ADDHX1         1  4.8    29    35     998    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g359__6417/CO -       B->CO R     ADDHX1         1  4.8    29    35    1033    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g358__7410/CO -       B->CO R     ADDHX1         1  4.8    29    35    1067    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g357__1666/CO -       B->CO R     ADDHX1         1  4.8    29    35    1102    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g356__2346/CO -       B->CO R     ADDHX1         1  4.8    29    35    1137    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g355__2883/CO -       B->CO R     ADDHX1         1  4.8    29    35    1171    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g354__9945/CO -       B->CO R     ADDHX1         1  4.8    29    35    1206    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g353__9315/CO -       B->CO R     ADDHX1         1  4.8    29    35    1240    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g352__6161/CO -       B->CO R     ADDHX1         1  4.8    29    35    1275    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g351__4733/CO -       B->CO R     ADDHX1         1  4.8    29    35    1310    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g350__7482/CO -       B->CO R     ADDHX1         1  4.8    29    35    1344    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g349__5115/CO -       B->CO R     ADDHX1         1  4.8    29    35    1379    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g348__1881/CO -       B->CO R     ADDHX1         1  4.8    29    35    1413    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g347__6131/CO -       B->CO R     ADDHX1         1  4.8    29    35    1448    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g346__7098/CO -       B->CO R     ADDHX1         1  4.8    29    35    1483    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g345__8246/CO -       B->CO R     ADDHX1         1  4.8    29    35    1517    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g344__5122/CO -       B->CO R     ADDHX1         1  4.8    29    35    1552    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g343__1705/CO -       B->CO R     ADDHX1         1  4.8    29    35    1586    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g342__2802/S  -       B->S  R     ADDHX1         1  4.2    26    35    1621    (-,-) 
  risc_v_top_i_ff_pc_q_reg[28]/D                                              -       -     R     DFFRX1         1    -     -     0    1621    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 43: MET (8914 ps) Setup Check with Pin risc_v_top_i_ff_pc_q_reg[27]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i_ff_pc_q_reg[27]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-      -0                  
       Uncertainty:-     100                  
     Required Time:=   10500                  
      Launch Clock:-     600                  
         Data Path:-     986                  
             Slack:=    8914                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                                Timing Point                                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[3]/CK                                              -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[3]/Q                                               -       CK->Q R     DFFRX1         2  6.9    41   120     720    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g367__6783/CO -       B->CO R     ADDHX1         1  4.8    29    36     756    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g366__5526/CO -       B->CO R     ADDHX1         1  4.8    29    35     791    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g365__8428/CO -       B->CO R     ADDHX1         1  4.8    29    35     825    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g364__4319/CO -       B->CO R     ADDHX1         1  4.8    29    35     860    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g363__6260/CO -       B->CO R     ADDHX1         1  4.8    29    35     894    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g362__5107/CO -       B->CO R     ADDHX1         1  4.8    29    35     929    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g361__2398/CO -       B->CO R     ADDHX1         1  4.8    29    35     964    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g360__5477/CO -       B->CO R     ADDHX1         1  4.8    29    35     998    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g359__6417/CO -       B->CO R     ADDHX1         1  4.8    29    35    1033    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g358__7410/CO -       B->CO R     ADDHX1         1  4.8    29    35    1067    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g357__1666/CO -       B->CO R     ADDHX1         1  4.8    29    35    1102    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g356__2346/CO -       B->CO R     ADDHX1         1  4.8    29    35    1137    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g355__2883/CO -       B->CO R     ADDHX1         1  4.8    29    35    1171    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g354__9945/CO -       B->CO R     ADDHX1         1  4.8    29    35    1206    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g353__9315/CO -       B->CO R     ADDHX1         1  4.8    29    35    1240    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g352__6161/CO -       B->CO R     ADDHX1         1  4.8    29    35    1275    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g351__4733/CO -       B->CO R     ADDHX1         1  4.8    29    35    1310    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g350__7482/CO -       B->CO R     ADDHX1         1  4.8    29    35    1344    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g349__5115/CO -       B->CO R     ADDHX1         1  4.8    29    35    1379    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g348__1881/CO -       B->CO R     ADDHX1         1  4.8    29    35    1413    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g347__6131/CO -       B->CO R     ADDHX1         1  4.8    29    35    1448    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g346__7098/CO -       B->CO R     ADDHX1         1  4.8    29    35    1483    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g345__8246/CO -       B->CO R     ADDHX1         1  4.8    29    35    1517    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g344__5122/CO -       B->CO R     ADDHX1         1  4.8    29    35    1552    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g343__1705/S  -       B->S  R     ADDHX1         1  4.2    26    35    1586    (-,-) 
  risc_v_top_i_ff_pc_q_reg[27]/D                                              -       -     R     DFFRX1         1    -     -     0    1586    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 44: MET (8949 ps) Setup Check with Pin risc_v_top_i_ff_pc_q_reg[26]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i_ff_pc_q_reg[26]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-      -0                  
       Uncertainty:-     100                  
     Required Time:=   10500                  
      Launch Clock:-     600                  
         Data Path:-     952                  
             Slack:=    8949                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                                Timing Point                                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[3]/CK                                              -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[3]/Q                                               -       CK->Q R     DFFRX1         2  6.9    41   120     720    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g367__6783/CO -       B->CO R     ADDHX1         1  4.8    29    36     756    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g366__5526/CO -       B->CO R     ADDHX1         1  4.8    29    35     791    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g365__8428/CO -       B->CO R     ADDHX1         1  4.8    29    35     825    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g364__4319/CO -       B->CO R     ADDHX1         1  4.8    29    35     860    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g363__6260/CO -       B->CO R     ADDHX1         1  4.8    29    35     894    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g362__5107/CO -       B->CO R     ADDHX1         1  4.8    29    35     929    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g361__2398/CO -       B->CO R     ADDHX1         1  4.8    29    35     964    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g360__5477/CO -       B->CO R     ADDHX1         1  4.8    29    35     998    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g359__6417/CO -       B->CO R     ADDHX1         1  4.8    29    35    1033    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g358__7410/CO -       B->CO R     ADDHX1         1  4.8    29    35    1067    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g357__1666/CO -       B->CO R     ADDHX1         1  4.8    29    35    1102    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g356__2346/CO -       B->CO R     ADDHX1         1  4.8    29    35    1137    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g355__2883/CO -       B->CO R     ADDHX1         1  4.8    29    35    1171    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g354__9945/CO -       B->CO R     ADDHX1         1  4.8    29    35    1206    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g353__9315/CO -       B->CO R     ADDHX1         1  4.8    29    35    1240    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g352__6161/CO -       B->CO R     ADDHX1         1  4.8    29    35    1275    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g351__4733/CO -       B->CO R     ADDHX1         1  4.8    29    35    1310    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g350__7482/CO -       B->CO R     ADDHX1         1  4.8    29    35    1344    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g349__5115/CO -       B->CO R     ADDHX1         1  4.8    29    35    1379    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g348__1881/CO -       B->CO R     ADDHX1         1  4.8    29    35    1413    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g347__6131/CO -       B->CO R     ADDHX1         1  4.8    29    35    1448    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g346__7098/CO -       B->CO R     ADDHX1         1  4.8    29    35    1483    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g345__8246/CO -       B->CO R     ADDHX1         1  4.8    29    35    1517    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g344__5122/S  -       B->S  R     ADDHX1         1  4.2    26    35    1552    (-,-) 
  risc_v_top_i_ff_pc_q_reg[26]/D                                              -       -     R     DFFRX1         1    -     -     0    1552    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 45: MET (8983 ps) Setup Check with Pin risc_v_top_i_ff_pc_q_reg[25]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i_ff_pc_q_reg[25]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-      -0                  
       Uncertainty:-     100                  
     Required Time:=   10500                  
      Launch Clock:-     600                  
         Data Path:-     917                  
             Slack:=    8983                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                                Timing Point                                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[3]/CK                                              -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[3]/Q                                               -       CK->Q R     DFFRX1         2  6.9    41   120     720    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g367__6783/CO -       B->CO R     ADDHX1         1  4.8    29    36     756    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g366__5526/CO -       B->CO R     ADDHX1         1  4.8    29    35     791    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g365__8428/CO -       B->CO R     ADDHX1         1  4.8    29    35     825    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g364__4319/CO -       B->CO R     ADDHX1         1  4.8    29    35     860    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g363__6260/CO -       B->CO R     ADDHX1         1  4.8    29    35     894    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g362__5107/CO -       B->CO R     ADDHX1         1  4.8    29    35     929    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g361__2398/CO -       B->CO R     ADDHX1         1  4.8    29    35     964    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g360__5477/CO -       B->CO R     ADDHX1         1  4.8    29    35     998    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g359__6417/CO -       B->CO R     ADDHX1         1  4.8    29    35    1033    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g358__7410/CO -       B->CO R     ADDHX1         1  4.8    29    35    1067    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g357__1666/CO -       B->CO R     ADDHX1         1  4.8    29    35    1102    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g356__2346/CO -       B->CO R     ADDHX1         1  4.8    29    35    1137    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g355__2883/CO -       B->CO R     ADDHX1         1  4.8    29    35    1171    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g354__9945/CO -       B->CO R     ADDHX1         1  4.8    29    35    1206    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g353__9315/CO -       B->CO R     ADDHX1         1  4.8    29    35    1240    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g352__6161/CO -       B->CO R     ADDHX1         1  4.8    29    35    1275    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g351__4733/CO -       B->CO R     ADDHX1         1  4.8    29    35    1310    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g350__7482/CO -       B->CO R     ADDHX1         1  4.8    29    35    1344    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g349__5115/CO -       B->CO R     ADDHX1         1  4.8    29    35    1379    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g348__1881/CO -       B->CO R     ADDHX1         1  4.8    29    35    1413    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g347__6131/CO -       B->CO R     ADDHX1         1  4.8    29    35    1448    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g346__7098/CO -       B->CO R     ADDHX1         1  4.8    29    35    1483    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g345__8246/S  -       B->S  R     ADDHX1         1  4.2    26    35    1517    (-,-) 
  risc_v_top_i_ff_pc_q_reg[25]/D                                              -       -     R     DFFRX1         1    -     -     0    1517    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 46: MET (9018 ps) Setup Check with Pin risc_v_top_i_ff_pc_q_reg[24]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i_ff_pc_q_reg[24]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-      -0                  
       Uncertainty:-     100                  
     Required Time:=   10500                  
      Launch Clock:-     600                  
         Data Path:-     883                  
             Slack:=    9018                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                                Timing Point                                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[3]/CK                                              -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[3]/Q                                               -       CK->Q R     DFFRX1         2  6.9    41   120     720    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g367__6783/CO -       B->CO R     ADDHX1         1  4.8    29    36     756    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g366__5526/CO -       B->CO R     ADDHX1         1  4.8    29    35     791    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g365__8428/CO -       B->CO R     ADDHX1         1  4.8    29    35     825    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g364__4319/CO -       B->CO R     ADDHX1         1  4.8    29    35     860    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g363__6260/CO -       B->CO R     ADDHX1         1  4.8    29    35     894    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g362__5107/CO -       B->CO R     ADDHX1         1  4.8    29    35     929    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g361__2398/CO -       B->CO R     ADDHX1         1  4.8    29    35     964    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g360__5477/CO -       B->CO R     ADDHX1         1  4.8    29    35     998    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g359__6417/CO -       B->CO R     ADDHX1         1  4.8    29    35    1033    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g358__7410/CO -       B->CO R     ADDHX1         1  4.8    29    35    1067    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g357__1666/CO -       B->CO R     ADDHX1         1  4.8    29    35    1102    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g356__2346/CO -       B->CO R     ADDHX1         1  4.8    29    35    1137    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g355__2883/CO -       B->CO R     ADDHX1         1  4.8    29    35    1171    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g354__9945/CO -       B->CO R     ADDHX1         1  4.8    29    35    1206    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g353__9315/CO -       B->CO R     ADDHX1         1  4.8    29    35    1240    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g352__6161/CO -       B->CO R     ADDHX1         1  4.8    29    35    1275    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g351__4733/CO -       B->CO R     ADDHX1         1  4.8    29    35    1310    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g350__7482/CO -       B->CO R     ADDHX1         1  4.8    29    35    1344    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g349__5115/CO -       B->CO R     ADDHX1         1  4.8    29    35    1379    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g348__1881/CO -       B->CO R     ADDHX1         1  4.8    29    35    1413    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g347__6131/CO -       B->CO R     ADDHX1         1  4.8    29    35    1448    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g346__7098/S  -       B->S  R     ADDHX1         1  4.2    26    35    1483    (-,-) 
  risc_v_top_i_ff_pc_q_reg[24]/D                                              -       -     R     DFFRX1         1    -     -     0    1483    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 47: MET (9052 ps) Setup Check with Pin risc_v_top_i_ff_pc_q_reg[23]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i_ff_pc_q_reg[23]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-      -0                  
       Uncertainty:-     100                  
     Required Time:=   10500                  
      Launch Clock:-     600                  
         Data Path:-     848                  
             Slack:=    9052                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                                Timing Point                                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[3]/CK                                              -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[3]/Q                                               -       CK->Q R     DFFRX1         2  6.9    41   120     720    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g367__6783/CO -       B->CO R     ADDHX1         1  4.8    29    36     756    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g366__5526/CO -       B->CO R     ADDHX1         1  4.8    29    35     791    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g365__8428/CO -       B->CO R     ADDHX1         1  4.8    29    35     825    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g364__4319/CO -       B->CO R     ADDHX1         1  4.8    29    35     860    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g363__6260/CO -       B->CO R     ADDHX1         1  4.8    29    35     894    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g362__5107/CO -       B->CO R     ADDHX1         1  4.8    29    35     929    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g361__2398/CO -       B->CO R     ADDHX1         1  4.8    29    35     964    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g360__5477/CO -       B->CO R     ADDHX1         1  4.8    29    35     998    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g359__6417/CO -       B->CO R     ADDHX1         1  4.8    29    35    1033    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g358__7410/CO -       B->CO R     ADDHX1         1  4.8    29    35    1067    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g357__1666/CO -       B->CO R     ADDHX1         1  4.8    29    35    1102    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g356__2346/CO -       B->CO R     ADDHX1         1  4.8    29    35    1137    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g355__2883/CO -       B->CO R     ADDHX1         1  4.8    29    35    1171    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g354__9945/CO -       B->CO R     ADDHX1         1  4.8    29    35    1206    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g353__9315/CO -       B->CO R     ADDHX1         1  4.8    29    35    1240    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g352__6161/CO -       B->CO R     ADDHX1         1  4.8    29    35    1275    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g351__4733/CO -       B->CO R     ADDHX1         1  4.8    29    35    1310    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g350__7482/CO -       B->CO R     ADDHX1         1  4.8    29    35    1344    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g349__5115/CO -       B->CO R     ADDHX1         1  4.8    29    35    1379    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g348__1881/CO -       B->CO R     ADDHX1         1  4.8    29    35    1413    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g347__6131/S  -       B->S  R     ADDHX1         1  4.2    26    35    1448    (-,-) 
  risc_v_top_i_ff_pc_q_reg[23]/D                                              -       -     R     DFFRX1         1    -     -     0    1448    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 48: MET (9089 ps) Setup Check with Pin risc_v_top_i_ff_pc_q_reg[22]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i_ff_pc_q_reg[22]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-      -2                  
       Uncertainty:-     100                  
     Required Time:=   10502                  
      Launch Clock:-     600                  
         Data Path:-     814                  
             Slack:=    9089                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                                Timing Point                                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[3]/CK                                              -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[3]/Q                                               -       CK->Q R     DFFRX1         2  6.9    41   120     720    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g367__6783/CO -       B->CO R     ADDHX1         1  4.8    29    36     756    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g366__5526/CO -       B->CO R     ADDHX1         1  4.8    29    35     791    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g365__8428/CO -       B->CO R     ADDHX1         1  4.8    29    35     825    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g364__4319/CO -       B->CO R     ADDHX1         1  4.8    29    35     860    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g363__6260/CO -       B->CO R     ADDHX1         1  4.8    29    35     894    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g362__5107/CO -       B->CO R     ADDHX1         1  4.8    29    35     929    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g361__2398/CO -       B->CO R     ADDHX1         1  4.8    29    35     964    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g360__5477/CO -       B->CO R     ADDHX1         1  4.8    29    35     998    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g359__6417/CO -       B->CO R     ADDHX1         1  4.8    29    35    1033    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g358__7410/CO -       B->CO R     ADDHX1         1  4.8    29    35    1067    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g357__1666/CO -       B->CO R     ADDHX1         1  4.8    29    35    1102    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g356__2346/CO -       B->CO R     ADDHX1         1  4.8    29    35    1137    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g355__2883/CO -       B->CO R     ADDHX1         1  4.8    29    35    1171    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g354__9945/CO -       B->CO R     ADDHX1         1  4.8    29    35    1206    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g353__9315/CO -       B->CO R     ADDHX1         1  4.8    29    35    1240    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g352__6161/CO -       B->CO R     ADDHX1         1  4.8    29    35    1275    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g351__4733/CO -       B->CO R     ADDHX1         1  4.8    29    35    1310    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g350__7482/CO -       B->CO R     ADDHX1         1  4.8    29    35    1344    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g349__5115/CO -       B->CO R     ADDHX1         1  4.8    29    35    1379    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g348__1881/S  -       B->S  R     ADDHX1         1  4.3    27    35    1414    (-,-) 
  risc_v_top_i_ff_pc_q_reg[22]/D                                              -       -     R     DFFSHQX1       1    -     -     0    1414    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 49: MET (9122 ps) Setup Check with Pin risc_v_top_i_ff_pc_q_reg[21]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i_ff_pc_q_reg[21]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-      -0                  
       Uncertainty:-     100                  
     Required Time:=   10500                  
      Launch Clock:-     600                  
         Data Path:-     779                  
             Slack:=    9122                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                                Timing Point                                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[3]/CK                                              -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[3]/Q                                               -       CK->Q R     DFFRX1         2  6.9    41   120     720    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g367__6783/CO -       B->CO R     ADDHX1         1  4.8    29    36     756    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g366__5526/CO -       B->CO R     ADDHX1         1  4.8    29    35     791    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g365__8428/CO -       B->CO R     ADDHX1         1  4.8    29    35     825    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g364__4319/CO -       B->CO R     ADDHX1         1  4.8    29    35     860    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g363__6260/CO -       B->CO R     ADDHX1         1  4.8    29    35     894    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g362__5107/CO -       B->CO R     ADDHX1         1  4.8    29    35     929    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g361__2398/CO -       B->CO R     ADDHX1         1  4.8    29    35     964    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g360__5477/CO -       B->CO R     ADDHX1         1  4.8    29    35     998    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g359__6417/CO -       B->CO R     ADDHX1         1  4.8    29    35    1033    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g358__7410/CO -       B->CO R     ADDHX1         1  4.8    29    35    1067    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g357__1666/CO -       B->CO R     ADDHX1         1  4.8    29    35    1102    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g356__2346/CO -       B->CO R     ADDHX1         1  4.8    29    35    1137    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g355__2883/CO -       B->CO R     ADDHX1         1  4.8    29    35    1171    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g354__9945/CO -       B->CO R     ADDHX1         1  4.8    29    35    1206    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g353__9315/CO -       B->CO R     ADDHX1         1  4.8    29    35    1240    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g352__6161/CO -       B->CO R     ADDHX1         1  4.8    29    35    1275    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g351__4733/CO -       B->CO R     ADDHX1         1  4.8    29    35    1310    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g350__7482/CO -       B->CO R     ADDHX1         1  4.8    29    35    1344    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g349__5115/S  -       B->S  R     ADDHX1         1  4.2    26    35    1379    (-,-) 
  risc_v_top_i_ff_pc_q_reg[21]/D                                              -       -     R     DFFRX1         1    -     -     0    1379    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------



Path 50: MET (9156 ps) Setup Check with Pin risc_v_top_i_ff_pc_q_reg[20]/CK->D
           View: view_risc_v_fast
          Group: My_CLK
     Startpoint: (R) risc_v_top_i_ff_pc_q_reg[3]/CK
          Clock: (R) My_CLK
       Endpoint: (R) risc_v_top_i_ff_pc_q_reg[20]/D
          Clock: (R) My_CLK

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+     200          200     
       Net Latency:+     400 (I)      400 (I) 
           Arrival:=   10600          600     
                                              
             Setup:-      -0                  
       Uncertainty:-     100                  
     Required Time:=   10500                  
      Launch Clock:-     600                  
         Data Path:-     744                  
             Slack:=    9156                  

#----------------------------------------------------------------------------------------------------------------------------------------------------
#                                Timing Point                                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------------------------------
  risc_v_top_i_ff_pc_q_reg[3]/CK                                              -       -     R     (arrival)   3519    -   550     0     600    (-,-) 
  risc_v_top_i_ff_pc_q_reg[3]/Q                                               -       CK->Q R     DFFRX1         2  6.9    41   120     720    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g367__6783/CO -       B->CO R     ADDHX1         1  4.8    29    36     756    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g366__5526/CO -       B->CO R     ADDHX1         1  4.8    29    35     791    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g365__8428/CO -       B->CO R     ADDHX1         1  4.8    29    35     825    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g364__4319/CO -       B->CO R     ADDHX1         1  4.8    29    35     860    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g363__6260/CO -       B->CO R     ADDHX1         1  4.8    29    35     894    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g362__5107/CO -       B->CO R     ADDHX1         1  4.8    29    35     929    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g361__2398/CO -       B->CO R     ADDHX1         1  4.8    29    35     964    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g360__5477/CO -       B->CO R     ADDHX1         1  4.8    29    35     998    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g359__6417/CO -       B->CO R     ADDHX1         1  4.8    29    35    1033    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g358__7410/CO -       B->CO R     ADDHX1         1  4.8    29    35    1067    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g357__1666/CO -       B->CO R     ADDHX1         1  4.8    29    35    1102    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g356__2346/CO -       B->CO R     ADDHX1         1  4.8    29    35    1137    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g355__2883/CO -       B->CO R     ADDHX1         1  4.8    29    35    1171    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g354__9945/CO -       B->CO R     ADDHX1         1  4.8    29    35    1206    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g353__9315/CO -       B->CO R     ADDHX1         1  4.8    29    35    1240    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g352__6161/CO -       B->CO R     ADDHX1         1  4.8    29    35    1275    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g351__4733/CO -       B->CO R     ADDHX1         1  4.8    29    35    1310    (-,-) 
  risc_v_top_i_adder_pc_prev_4_add_15_16_Y_adder_pc_4_add_15_16_g350__7482/S  -       B->S  R     ADDHX1         1  4.2    26    35    1344    (-,-) 
  risc_v_top_i_ff_pc_q_reg[20]/D                                              -       -     R     DFFRX1         1    -     -     0    1344    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------------------------------


