; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; INTEL_FEATURE_ISA_BF16_BASE
; REQUIRES: intel_feature_isa_bf16_base
; TODO: Add SSE2 tests when vector emulation bfloat on SSE2 is supported.
; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx512fp16,+avx512vl | FileCheck %s --check-prefix=AVX512FP16-X64
; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+avx512fp16,+avx512vl | FileCheck %s --check-prefix=AVX512FP16-X86

define void @test_mscatter_v16bf16(bfloat* %base, <16 x i32> %index, <16 x bfloat> %val)
; AVX512FP16-X64-LABEL: test_mscatter_v16bf16:
; AVX512FP16-X64:       # %bb.0:
; AVX512FP16-X64-NEXT:    vmovq %xmm1, %rax
; AVX512FP16-X64-NEXT:    movl %eax, %ecx
; AVX512FP16-X64-NEXT:    shrl $16, %ecx
; AVX512FP16-X64-NEXT:    vpbroadcastq %rdi, %zmm2
; AVX512FP16-X64-NEXT:    vpmovsxdq %ymm0, %zmm3
; AVX512FP16-X64-NEXT:    vpaddq %zmm2, %zmm3, %zmm4
; AVX512FP16-X64-NEXT:    vpaddq %zmm4, %zmm3, %zmm3
; AVX512FP16-X64-NEXT:    vmovq %xmm3, %rdx
; AVX512FP16-X64-NEXT:    movw %ax, (%rdx)
; AVX512FP16-X64-NEXT:    vpextrq $1, %xmm3, %rdx
; AVX512FP16-X64-NEXT:    movw %cx, (%rdx)
; AVX512FP16-X64-NEXT:    movq %rax, %rcx
; AVX512FP16-X64-NEXT:    shrq $48, %rax
; AVX512FP16-X64-NEXT:    shrq $32, %rcx
; AVX512FP16-X64-NEXT:    vextracti128 $1, %ymm3, %xmm4
; AVX512FP16-X64-NEXT:    vmovq %xmm4, %rdx
; AVX512FP16-X64-NEXT:    movw %cx, (%rdx)
; AVX512FP16-X64-NEXT:    vpextrq $1, %xmm4, %rcx
; AVX512FP16-X64-NEXT:    movw %ax, (%rcx)
; AVX512FP16-X64-NEXT:    vextracti32x4 $2, %zmm3, %xmm4
; AVX512FP16-X64-NEXT:    vmovq %xmm4, %rax
; AVX512FP16-X64-NEXT:    vpextrq $1, %xmm4, %rcx
; AVX512FP16-X64-NEXT:    vpextrq $1, %xmm1, %rdx
; AVX512FP16-X64-NEXT:    vextracti128 $1, %ymm1, %xmm1
; AVX512FP16-X64-NEXT:    movw %dx, (%rax)
; AVX512FP16-X64-NEXT:    movl %edx, %eax
; AVX512FP16-X64-NEXT:    shrl $16, %eax
; AVX512FP16-X64-NEXT:    movw %ax, (%rcx)
; AVX512FP16-X64-NEXT:    movq %rdx, %rax
; AVX512FP16-X64-NEXT:    shrq $32, %rax
; AVX512FP16-X64-NEXT:    vextracti32x4 $3, %zmm3, %xmm3
; AVX512FP16-X64-NEXT:    vmovq %xmm3, %rcx
; AVX512FP16-X64-NEXT:    movw %ax, (%rcx)
; AVX512FP16-X64-NEXT:    vmovq %xmm1, %rax
; AVX512FP16-X64-NEXT:    shrq $48, %rdx
; AVX512FP16-X64-NEXT:    vpextrq $1, %xmm3, %rcx
; AVX512FP16-X64-NEXT:    movw %dx, (%rcx)
; AVX512FP16-X64-NEXT:    movl %eax, %ecx
; AVX512FP16-X64-NEXT:    shrl $16, %ecx
; AVX512FP16-X64-NEXT:    vextracti64x4 $1, %zmm0, %ymm0
; AVX512FP16-X64-NEXT:    vpmovsxdq %ymm0, %zmm0
; AVX512FP16-X64-NEXT:    vpaddq %zmm2, %zmm0, %zmm2
; AVX512FP16-X64-NEXT:    vpaddq %zmm2, %zmm0, %zmm0
; AVX512FP16-X64-NEXT:    vmovq %xmm0, %rdx
; AVX512FP16-X64-NEXT:    movw %ax, (%rdx)
; AVX512FP16-X64-NEXT:    vpextrq $1, %xmm0, %rdx
; AVX512FP16-X64-NEXT:    movw %cx, (%rdx)
; AVX512FP16-X64-NEXT:    movq %rax, %rcx
; AVX512FP16-X64-NEXT:    shrq $32, %rcx
; AVX512FP16-X64-NEXT:    vextracti128 $1, %ymm0, %xmm2
; AVX512FP16-X64-NEXT:    vmovq %xmm2, %rdx
; AVX512FP16-X64-NEXT:    movw %cx, (%rdx)
; AVX512FP16-X64-NEXT:    vpextrq $1, %xmm1, %rcx
; AVX512FP16-X64-NEXT:    shrq $48, %rax
; AVX512FP16-X64-NEXT:    vpextrq $1, %xmm2, %rdx
; AVX512FP16-X64-NEXT:    movw %ax, (%rdx)
; AVX512FP16-X64-NEXT:    movl %ecx, %eax
; AVX512FP16-X64-NEXT:    shrl $16, %eax
; AVX512FP16-X64-NEXT:    vextracti32x4 $2, %zmm0, %xmm1
; AVX512FP16-X64-NEXT:    vmovq %xmm1, %rdx
; AVX512FP16-X64-NEXT:    movw %cx, (%rdx)
; AVX512FP16-X64-NEXT:    vpextrq $1, %xmm1, %rdx
; AVX512FP16-X64-NEXT:    movw %ax, (%rdx)
; AVX512FP16-X64-NEXT:    movq %rcx, %rax
; AVX512FP16-X64-NEXT:    shrq $32, %rax
; AVX512FP16-X64-NEXT:    vextracti32x4 $3, %zmm0, %xmm0
; AVX512FP16-X64-NEXT:    vmovq %xmm0, %rdx
; AVX512FP16-X64-NEXT:    movw %ax, (%rdx)
; AVX512FP16-X64-NEXT:    shrq $48, %rcx
; AVX512FP16-X64-NEXT:    vpextrq $1, %xmm0, %rax
; AVX512FP16-X64-NEXT:    movw %cx, (%rax)
; AVX512FP16-X64-NEXT:    vzeroupper
; AVX512FP16-X64-NEXT:    retq
;
; AVX512FP16-X86-LABEL: test_mscatter_v16bf16:
; AVX512FP16-X86:       # %bb.0:
; AVX512FP16-X86-NEXT:    vmovd %xmm1, %eax
; AVX512FP16-X86-NEXT:    vpaddd %zmm0, %zmm0, %zmm0
; AVX512FP16-X86-NEXT:    vpaddd {{[0-9]+}}(%esp){1to16}, %zmm0, %zmm0
; AVX512FP16-X86-NEXT:    vmovd %xmm0, %ecx
; AVX512FP16-X86-NEXT:    movw %ax, (%ecx)
; AVX512FP16-X86-NEXT:    shrl $16, %eax
; AVX512FP16-X86-NEXT:    vpextrd $1, %xmm0, %ecx
; AVX512FP16-X86-NEXT:    movw %ax, (%ecx)
; AVX512FP16-X86-NEXT:    vpextrd $1, %xmm1, %eax
; AVX512FP16-X86-NEXT:    vpextrd $2, %xmm0, %ecx
; AVX512FP16-X86-NEXT:    movw %ax, (%ecx)
; AVX512FP16-X86-NEXT:    shrl $16, %eax
; AVX512FP16-X86-NEXT:    vpextrd $3, %xmm0, %ecx
; AVX512FP16-X86-NEXT:    movw %ax, (%ecx)
; AVX512FP16-X86-NEXT:    vpextrd $2, %xmm1, %eax
; AVX512FP16-X86-NEXT:    vextracti128 $1, %ymm0, %xmm2
; AVX512FP16-X86-NEXT:    vmovd %xmm2, %ecx
; AVX512FP16-X86-NEXT:    movw %ax, (%ecx)
; AVX512FP16-X86-NEXT:    shrl $16, %eax
; AVX512FP16-X86-NEXT:    vpextrd $1, %xmm2, %ecx
; AVX512FP16-X86-NEXT:    movw %ax, (%ecx)
; AVX512FP16-X86-NEXT:    vpextrd $3, %xmm1, %eax
; AVX512FP16-X86-NEXT:    vextracti128 $1, %ymm1, %xmm1
; AVX512FP16-X86-NEXT:    vpextrd $2, %xmm2, %ecx
; AVX512FP16-X86-NEXT:    movw %ax, (%ecx)
; AVX512FP16-X86-NEXT:    shrl $16, %eax
; AVX512FP16-X86-NEXT:    vpextrd $3, %xmm2, %ecx
; AVX512FP16-X86-NEXT:    movw %ax, (%ecx)
; AVX512FP16-X86-NEXT:    vmovd %xmm1, %eax
; AVX512FP16-X86-NEXT:    vextracti32x4 $2, %zmm0, %xmm2
; AVX512FP16-X86-NEXT:    vmovd %xmm2, %ecx
; AVX512FP16-X86-NEXT:    movw %ax, (%ecx)
; AVX512FP16-X86-NEXT:    shrl $16, %eax
; AVX512FP16-X86-NEXT:    vpextrd $1, %xmm2, %ecx
; AVX512FP16-X86-NEXT:    movw %ax, (%ecx)
; AVX512FP16-X86-NEXT:    vpextrd $1, %xmm1, %eax
; AVX512FP16-X86-NEXT:    vpextrd $2, %xmm2, %ecx
; AVX512FP16-X86-NEXT:    movw %ax, (%ecx)
; AVX512FP16-X86-NEXT:    shrl $16, %eax
; AVX512FP16-X86-NEXT:    vpextrd $3, %xmm2, %ecx
; AVX512FP16-X86-NEXT:    movw %ax, (%ecx)
; AVX512FP16-X86-NEXT:    vpextrd $2, %xmm1, %eax
; AVX512FP16-X86-NEXT:    vextracti32x4 $3, %zmm0, %xmm0
; AVX512FP16-X86-NEXT:    vmovd %xmm0, %ecx
; AVX512FP16-X86-NEXT:    movw %ax, (%ecx)
; AVX512FP16-X86-NEXT:    shrl $16, %eax
; AVX512FP16-X86-NEXT:    vpextrd $1, %xmm0, %ecx
; AVX512FP16-X86-NEXT:    movw %ax, (%ecx)
; AVX512FP16-X86-NEXT:    vpextrd $3, %xmm1, %eax
; AVX512FP16-X86-NEXT:    vpextrd $2, %xmm0, %ecx
; AVX512FP16-X86-NEXT:    movw %ax, (%ecx)
; AVX512FP16-X86-NEXT:    shrl $16, %eax
; AVX512FP16-X86-NEXT:    vpextrd $3, %xmm0, %ecx
; AVX512FP16-X86-NEXT:    movw %ax, (%ecx)
; AVX512FP16-X86-NEXT:    vzeroupper
; AVX512FP16-X86-NEXT:    retl
{
  %gep = getelementptr bfloat, bfloat* %base, <16 x i32> %index
  call void @llvm.masked.scatter.v16bf16.v16p0bf16(<16 x bfloat> %val, <16 x bfloat*> %gep, i32 4, <16 x i1> <i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true, i1 true>)
  ret void
}
declare void @llvm.masked.scatter.v16bf16.v16p0bf16(<16 x bfloat> , <16 x bfloat*> , i32 , <16 x i1>)
; end INTEL_FEATURE_ISA_BF16_BASE
