"ccic0_mix_clk"	,	L_4
mmp2_apb_periph_clk_init	,	F_7
mmp_clk_reset_register	,	F_15
sdh_parent_names	,	V_22
mmp_register_mux_clks	,	F_8
mmp_register_div_clks	,	F_12
mmp_register_fixed_rate_clks	,	F_2
ccic1_mix_config	,	V_29
reg	,	V_45
fixed_factor_clks	,	V_7
lock	,	V_48
mmp_clk_register_mix	,	F_11
id	,	V_44
mmp_clk_add	,	F_6
ARRAY_SIZE	,	F_3
MMP2_CLK_UART_PLL	,	V_13
"failed to map mpmu registers\n"	,	L_6
clk	,	V_3
uart_factor_tbl	,	V_12
mmp_register_fixed_factor_clks	,	F_4
offset	,	V_46
mmp2_clk_reset_init	,	F_13
mmp2_pll_init	,	F_1
bits	,	V_49
"sdh_mix_clk"	,	L_3
apbc_mux_clks	,	V_14
unit	,	V_5
reg_info	,	V_18
apmu_mux_clks	,	V_33
nr_resets	,	V_41
"failed to map apmu registers\n"	,	L_7
mpmu_base	,	V_9
"failed to map apbc registers\n"	,	L_8
pr_err	,	F_19
mmp_clk_reset_cell	,	V_38
mmp2_clk_init	,	F_16
GFP_KERNEL	,	V_42
"pll1_4"	,	L_2
ccic1_lock	,	V_31
np	,	V_37
mmp2_clk_unit	,	V_1
sdh_lock	,	V_23
ccic0_mix_config	,	V_24
MMP2_CLK_CCIC1_MIX	,	V_32
flags	,	V_47
apbc_gate_clks	,	V_16
APMU_SDH0	,	V_21
clk_id	,	V_43
ccic0_lock	,	V_27
pxa_unit	,	V_2
device_node	,	V_36
reg_clk_ctrl	,	V_19
mmp2_axi_periph_clk_init	,	F_10
kzalloc	,	F_17
mmp_clk_unit	,	V_4
fixed_rate_clks	,	V_6
mmp_register_gate_clks	,	F_9
MMP2_CLK_CCIC0_MIX	,	V_28
mmp_clk_init	,	F_20
"uart_pll"	,	L_1
sdh_mix_config	,	V_17
MPMU_UART_PLL	,	V_10
ccic_parent_names	,	V_26
i	,	V_40
kcalloc	,	F_14
MMP2_NR_CLKS	,	V_50
apmu_gate_clks	,	V_35
apbc_base	,	V_15
APMU_CCIC0	,	V_25
mmp_clk_register_factor	,	F_5
uart_factor_masks	,	V_11
APMU_CCIC1	,	V_30
apmu_base	,	V_20
cells	,	V_39
CLK_SET_RATE_PARENT	,	V_8
__init	,	T_1
of_iomap	,	F_18
apmu_div_clks	,	V_34
"ccic1_mix_clk"	,	L_5
