
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19372 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 853.051 ; gain = 235.035
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_gen400' [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/clock_gen400.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_gen400' (1#1) [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/clock_gen400.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_gen1' [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/clock_gen1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_gen1' (2#1) [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/clock_gen1.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/counter_2bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (3#1) [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/counter_2bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'clken_gen' [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/clken_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clken_gen' (4#1) [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/clken_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_0to9' [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/counter_0to9.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_4bit9' [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/counter_4bit9.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_4bit9' (5#1) [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/counter_4bit9.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_0to9' (6#1) [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/counter_0to9.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_0to5' [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/counter_0to5.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_4bit5' [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/counter_4bit5.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_4bit5' (7#1) [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/counter_4bit5.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_0to5' (8#1) [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/counter_0to5.v:23]
INFO: [Synth 8-6157] synthesizing module 'detect_59' [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/detect_59.v:23]
INFO: [Synth 8-6155] done synthesizing module 'detect_59' (9#1) [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/detect_59.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_4to1' [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/new/mux_4to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_4to1' (10#1) [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/new/mux_4to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_decoder' [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/sources_1/imports/new/seven_seg_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_decoder' (11#1) [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/sources_1/imports/new/seven_seg_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder_2to4' [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/decoder_2to4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2to4' (12#1) [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/decoder_2to4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (13#1) [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[4] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 925.863 ; gain = 307.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 925.863 ; gain = 307.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 925.863 ; gain = 307.848
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 925.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/constrs_1/imports/DigitalClock/Nexys-A7-100T-MasterDigitalClock.xdc]
Finished Parsing XDC File [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/constrs_1/imports/DigitalClock/Nexys-A7-100T-MasterDigitalClock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.srcs/constrs_1/imports/DigitalClock/Nexys-A7-100T-MasterDigitalClock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1015.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1015.250 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1015.250 ; gain = 397.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1015.250 ; gain = 397.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1015.250 ; gain = 397.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1015.250 ; gain = 397.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_gen400 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module clock_gen1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module counter_2bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module counter_4bit9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module counter_4bit5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mux_4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module decoder_2to4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[4] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1015.250 ; gain = 397.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1015.250 ; gain = 397.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1019.598 ; gain = 401.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1021.371 ; gain = 403.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1026.172 ; gain = 408.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1026.172 ; gain = 408.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1026.172 ; gain = 408.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1026.172 ; gain = 408.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1026.172 ; gain = 408.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1026.172 ; gain = 408.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    28|
|3     |LUT1   |     7|
|4     |LUT2   |    10|
|5     |LUT3   |     7|
|6     |LUT4   |    14|
|7     |LUT5   |     6|
|8     |LUT6   |    16|
|9     |FDRE   |    76|
|10    |IBUF   |     4|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   185|
|2     |  c0     |counter_2bit    |    19|
|3     |  c1     |counter_0to9    |    13|
|4     |    c1   |counter_4bit9_3 |    13|
|5     |  c2     |counter_0to5    |    12|
|6     |    c1   |counter_4bit5_2 |    12|
|7     |  c3     |counter_0to9_0  |    11|
|8     |    c1   |counter_4bit9   |    11|
|9     |  c4     |counter_0to5_1  |     9|
|10    |    c1   |counter_4bit5   |     9|
|11    |  g0     |clock_gen400    |    50|
|12    |  g1     |clock_gen1      |    50|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1026.172 ; gain = 408.156
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1026.172 ; gain = 318.770
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1026.172 ; gain = 408.156
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1039.219 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1043.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1043.133 ; gain = 737.785
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1043.133 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Users/Sander/Documents/GitHub/ECE2300L/Lab11/DigitalClock/DigitalClock.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 17:04:13 2019...
