;redcode
;assert 1
	SPL 0, <-2
	SUB @126, 106
	SUB @121, 103
	SUB @126, 106
	SUB @121, 103
	ADD 271, 60
	ADD 271, 60
	MOV -6, <-20
	MOV -17, <-20
	DJN -1, @-20
	JMP <126, 106
	MOV -17, <-20
	JMP <126, 106
	SUB #126, 106
	MOV 12, 10
	MOV 12, 10
	SUB @126, 106
	MOV -6, <-20
	SUB @126, 106
	SUB @127, @106
	SLT -17, <-20
	SLT -17, <-20
	SUB 12, @10
	MOV -6, <-10
	SUB 12, @10
	SUB @127, @101
	SUB @127, @101
	SUB #126, 106
	SPL 0, <-2
	MOV -6, <-10
	SUB @1, @2
	SPL 0, <-2
	SUB @13, 0
	MOV -6, <-10
	MOV -7, <-20
	SUB #72, @200
	SLT -17, <-20
	SLT -17, <-20
	SUB @1, @2
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <-2
	SPL 0, <-2
	JMP @75, #400
	SUB @126, 106
	SUB @1, @2
	SUB @126, 106
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
