#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Feb 28 15:31:39 2017
# Process ID: 71552
# Log file: D:/9361_fpga/project_CMOS_FDD/vivado.log
# Journal file: D:/9361_fpga/project_CMOS_FDD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/9361_fpga/project_CMOS_FDD/project_CMOS_FDD.xpr
INFO: [Project 1-313] Project file moved from 'F:/9361_fpga/project_CMOS_FDD' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* This IP has board specific outputs. Current project board 'unset' and the board 'digilentinc.com:nexys_video:part0:1.1' used to customize the IP 'clk_wiz_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 801.215 ; gain = 220.363
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 28 18:50:11 2017...
