* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     May 19 2019 07:46:26

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : uu2.mem0.w_data_3
T_4_8_wire_logic_cluster/lc_2/out
T_4_5_sp4_v_t_44
T_0_5_span4_horz_9
T_3_5_lc_trk_g3_4
T_3_5_wire_bram/ram/WDATA_6

End 

Net : uu2.mem0.N_2166_0_cascade_
T_4_8_wire_logic_cluster/lc_0/ltout
T_4_8_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_43
T_4_8_wire_logic_cluster/lc_6/out
T_4_7_sp4_v_t_44
T_4_8_lc_trk_g2_4
T_4_8_wire_logic_cluster/lc_0/in_0

End 

Net : uu2.mem0.bitmap_pmux_0_cascade_
T_4_8_wire_logic_cluster/lc_1/ltout
T_4_8_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.w_addr_displaying_fast_nesr_RNIV0V92Z0Z_7
T_4_9_wire_logic_cluster/lc_3/out
T_4_6_sp4_v_t_46
T_4_8_lc_trk_g2_3
T_4_8_wire_logic_cluster/lc_6/in_1

T_4_9_wire_logic_cluster/lc_3/out
T_5_9_lc_trk_g1_3
T_5_9_wire_logic_cluster/lc_3/in_3

T_4_9_wire_logic_cluster/lc_3/out
T_4_6_sp4_v_t_46
T_4_8_lc_trk_g2_3
T_4_8_input_2_3
T_4_8_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.w_addr_displaying_8_repZ0Z1
T_6_9_wire_logic_cluster/lc_4/out
T_5_9_sp4_h_l_0
T_4_9_lc_trk_g1_0
T_4_9_wire_logic_cluster/lc_6/in_1

T_6_9_wire_logic_cluster/lc_4/out
T_5_9_sp4_h_l_0
T_4_9_lc_trk_g1_0
T_4_9_wire_logic_cluster/lc_2/in_1

T_6_9_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g0_4
T_6_9_wire_logic_cluster/lc_7/in_3

T_6_9_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g3_4
T_5_9_wire_logic_cluster/lc_4/in_3

T_6_9_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g2_4
T_7_8_wire_logic_cluster/lc_1/in_3

T_6_9_wire_logic_cluster/lc_4/out
T_5_8_lc_trk_g3_4
T_5_8_wire_logic_cluster/lc_0/in_3

T_6_9_wire_logic_cluster/lc_4/out
T_5_8_lc_trk_g3_4
T_5_8_wire_logic_cluster/lc_2/in_3

T_6_9_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g0_4
T_6_9_wire_logic_cluster/lc_4/in_0

End 

Net : uu2.bitmap_RNI8LB51Z0Z_186
T_4_9_wire_logic_cluster/lc_6/out
T_4_9_lc_trk_g2_6
T_4_9_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.mem0.w_data_1
T_4_6_wire_logic_cluster/lc_7/out
T_3_5_lc_trk_g2_7
T_3_5_wire_bram/ram/WDATA_2

End 

Net : uu2.mem0.bitmap_pmux_1_0_0
T_5_7_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g3_7
T_4_6_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.mem0.N_2166_1_0_1
T_5_8_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g1_7
T_5_7_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.bitmap_pmux_15_i_m2_ns_1
T_5_10_wire_logic_cluster/lc_4/out
T_5_11_lc_trk_g1_4
T_5_11_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.N_401
T_5_11_wire_logic_cluster/lc_7/out
T_5_6_sp12_v_t_22
T_5_8_lc_trk_g3_5
T_5_8_wire_logic_cluster/lc_7/in_1

T_5_11_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_38
T_2_8_sp4_h_l_9
T_4_8_lc_trk_g3_4
T_4_8_wire_logic_cluster/lc_0/in_1

End 

Net : uu2.N_56
T_5_11_wire_logic_cluster/lc_4/out
T_5_11_lc_trk_g0_4
T_5_11_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.bitmapZ0Z_34
T_5_10_wire_logic_cluster/lc_3/out
T_5_10_lc_trk_g1_3
T_5_10_wire_logic_cluster/lc_4/in_0

End 

Net : uu2.w_addr_displaying_fastZ0Z_8
T_6_9_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g0_1
T_5_10_wire_logic_cluster/lc_4/in_1

T_6_9_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g2_1
T_5_9_wire_logic_cluster/lc_5/in_0

T_6_9_wire_logic_cluster/lc_1/out
T_5_9_lc_trk_g2_1
T_5_9_wire_logic_cluster/lc_1/in_0

T_6_9_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g3_1
T_6_9_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.bitmapZ0Z_290
T_5_10_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g3_1
T_5_10_input_2_4
T_5_10_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.w_addr_displaying_fastZ0Z_3
T_5_10_wire_logic_cluster/lc_5/out
T_5_10_lc_trk_g2_5
T_5_10_wire_logic_cluster/lc_4/in_3

T_5_10_wire_logic_cluster/lc_5/out
T_6_11_lc_trk_g2_5
T_6_11_wire_logic_cluster/lc_2/in_1

T_5_10_wire_logic_cluster/lc_5/out
T_5_10_lc_trk_g2_5
T_5_10_wire_logic_cluster/lc_6/in_1

T_5_10_wire_logic_cluster/lc_5/out
T_5_11_lc_trk_g1_5
T_5_11_wire_logic_cluster/lc_5/in_1

T_5_10_wire_logic_cluster/lc_5/out
T_5_10_lc_trk_g2_5
T_5_10_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.mem0.N_397_1_0_1
T_5_9_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.N_10
T_7_9_wire_logic_cluster/lc_4/out
T_7_5_sp4_v_t_45
T_6_7_lc_trk_g0_3
T_6_7_input_2_3
T_6_7_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.bitmap_pmux_27_ns_1_0
T_6_7_wire_logic_cluster/lc_3/out
T_5_7_lc_trk_g2_3
T_5_7_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.N_8
T_7_9_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g2_5
T_7_9_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.bitmapZ0Z_212
T_7_9_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g2_7
T_7_9_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.N_404
T_5_7_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g0_6
T_4_8_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.bitmapZ0Z_186
T_4_9_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g2_1
T_4_9_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.w_addr_displaying_3_repZ0Z1
T_6_8_wire_logic_cluster/lc_7/out
T_6_7_sp4_v_t_46
T_3_11_sp4_h_l_11
T_5_11_lc_trk_g2_6
T_5_11_input_2_4
T_5_11_wire_logic_cluster/lc_4/in_2

T_6_8_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g0_7
T_5_9_wire_logic_cluster/lc_0/in_3

T_6_8_wire_logic_cluster/lc_7/out
T_6_9_lc_trk_g0_7
T_6_9_wire_logic_cluster/lc_7/in_0

T_6_8_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g1_7
T_7_8_wire_logic_cluster/lc_3/in_3

T_6_8_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g0_7
T_5_9_wire_logic_cluster/lc_6/in_1

T_6_8_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g0_7
T_5_9_wire_logic_cluster/lc_2/in_1

T_6_8_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g2_7
T_5_7_wire_logic_cluster/lc_4/in_3

T_6_8_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g1_7
T_6_7_wire_logic_cluster/lc_3/in_1

T_6_8_wire_logic_cluster/lc_7/out
T_6_8_lc_trk_g1_7
T_6_8_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.bitmapZ0Z_84
T_7_9_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g2_6
T_7_9_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.g0_17_1
T_6_10_wire_logic_cluster/lc_5/out
T_6_6_sp4_v_t_47
T_6_7_lc_trk_g3_7
T_6_7_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.N_5
T_6_10_wire_logic_cluster/lc_6/out
T_6_10_lc_trk_g2_6
T_6_10_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.bitmapZ0Z_72
T_6_10_wire_logic_cluster/lc_3/out
T_6_10_lc_trk_g1_3
T_6_10_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.w_addr_displaying_fastZ0Z_7
T_6_9_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g1_3
T_7_9_wire_logic_cluster/lc_5/in_3

T_6_9_wire_logic_cluster/lc_3/out
T_6_10_lc_trk_g0_3
T_6_10_wire_logic_cluster/lc_6/in_3

T_6_9_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g1_3
T_7_9_wire_logic_cluster/lc_3/in_1

T_6_9_wire_logic_cluster/lc_3/out
T_6_10_lc_trk_g0_3
T_6_10_wire_logic_cluster/lc_4/in_1

T_6_9_wire_logic_cluster/lc_3/out
T_4_9_sp4_h_l_3
T_4_9_lc_trk_g0_6
T_4_9_wire_logic_cluster/lc_3/in_1

T_6_9_wire_logic_cluster/lc_3/out
T_6_9_lc_trk_g0_3
T_6_9_wire_logic_cluster/lc_3/in_0

End 

Net : uu2.bitmapZ0Z_314
T_4_10_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g1_1
T_4_9_input_2_6
T_4_9_wire_logic_cluster/lc_6/in_2

T_4_10_wire_logic_cluster/lc_1/out
T_5_10_lc_trk_g1_1
T_5_10_input_2_6
T_5_10_wire_logic_cluster/lc_6/in_2

T_4_10_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g1_1
T_4_9_input_2_2
T_4_9_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_42
T_4_8_wire_logic_cluster/lc_3/out
T_4_8_lc_trk_g0_3
T_4_8_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.bitmapZ0Z_200
T_6_10_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g2_1
T_6_10_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.bitmap_pmux_19_i_m2_ns_1
T_4_10_wire_logic_cluster/lc_6/out
T_5_7_sp4_v_t_37
T_5_8_lc_trk_g2_5
T_5_8_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.w_addr_displayingZ0Z_0
T_6_8_wire_logic_cluster/lc_4/out
T_6_6_sp4_v_t_37
T_3_10_sp4_h_l_0
T_4_10_lc_trk_g3_0
T_4_10_wire_logic_cluster/lc_6/in_1

T_6_8_wire_logic_cluster/lc_4/out
T_7_7_lc_trk_g2_4
T_7_7_wire_logic_cluster/lc_1/in_3

T_6_8_wire_logic_cluster/lc_4/out
T_6_6_sp4_v_t_37
T_6_10_lc_trk_g1_0
T_6_10_wire_logic_cluster/lc_5/in_0

T_6_8_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g3_4
T_5_7_wire_logic_cluster/lc_1/in_0

T_6_8_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g2_4
T_7_9_wire_logic_cluster/lc_4/in_0

T_6_8_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_45
T_5_6_lc_trk_g2_0
T_5_6_wire_logic_cluster/lc_1/in_1

T_6_8_wire_logic_cluster/lc_4/out
T_6_7_sp4_v_t_40
T_3_7_sp4_h_l_5
T_4_7_lc_trk_g2_5
T_4_7_wire_logic_cluster/lc_4/in_3

T_6_8_wire_logic_cluster/lc_4/out
T_6_7_lc_trk_g0_4
T_6_7_wire_logic_cluster/lc_7/in_3

T_6_8_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_45
T_5_6_lc_trk_g2_0
T_5_6_wire_logic_cluster/lc_2/in_0

T_6_8_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g3_4
T_5_7_wire_logic_cluster/lc_4/in_1

T_6_8_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g0_4
T_7_8_wire_logic_cluster/lc_7/in_3

T_6_8_wire_logic_cluster/lc_4/out
T_7_7_lc_trk_g2_4
T_7_7_wire_logic_cluster/lc_2/in_0

T_6_8_wire_logic_cluster/lc_4/out
T_7_8_sp4_h_l_8
T_8_8_lc_trk_g2_0
T_8_8_wire_logic_cluster/lc_3/in_3

T_6_8_wire_logic_cluster/lc_4/out
T_5_8_lc_trk_g2_4
T_5_8_wire_logic_cluster/lc_6/in_0

T_6_8_wire_logic_cluster/lc_4/out
T_5_8_lc_trk_g2_4
T_5_8_wire_logic_cluster/lc_1/in_1

T_6_8_wire_logic_cluster/lc_4/out
T_6_9_lc_trk_g1_4
T_6_9_wire_logic_cluster/lc_2/in_3

T_6_8_wire_logic_cluster/lc_4/out
T_7_8_sp4_h_l_8
T_8_8_lc_trk_g2_0
T_8_8_wire_logic_cluster/lc_1/in_3

T_6_8_wire_logic_cluster/lc_4/out
T_5_8_lc_trk_g2_4
T_5_8_wire_logic_cluster/lc_3/in_3

T_6_8_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_45
T_6_5_lc_trk_g2_5
T_6_5_wire_logic_cluster/lc_6/in_3

T_6_8_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_45
T_6_6_lc_trk_g2_0
T_6_6_wire_logic_cluster/lc_3/in_1

T_6_8_wire_logic_cluster/lc_4/out
T_6_8_lc_trk_g1_4
T_6_8_wire_logic_cluster/lc_1/in_0

T_6_8_wire_logic_cluster/lc_4/out
T_6_8_lc_trk_g1_4
T_6_8_wire_logic_cluster/lc_3/in_0

T_6_8_wire_logic_cluster/lc_4/out
T_6_8_lc_trk_g1_4
T_6_8_wire_logic_cluster/lc_5/in_0

T_6_8_wire_logic_cluster/lc_4/out
T_6_8_lc_trk_g1_4
T_6_8_wire_logic_cluster/lc_6/in_1

T_6_8_wire_logic_cluster/lc_4/out
T_6_8_lc_trk_g1_4
T_6_8_wire_logic_cluster/lc_0/in_1

T_6_8_wire_logic_cluster/lc_4/out
T_6_8_lc_trk_g1_4
T_6_8_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.N_55_0
T_5_8_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g0_6
T_5_7_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.bitmapZ0Z_87
T_8_9_wire_logic_cluster/lc_7/out
T_8_9_sp4_h_l_3
T_7_9_lc_trk_g0_3
T_7_9_wire_logic_cluster/lc_3/in_0

End 

Net : uu2.N_7_cascade_
T_7_9_wire_logic_cluster/lc_3/ltout
T_7_9_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.bitmap_pmux_sn_N_54_mux_cascade_
T_5_11_wire_logic_cluster/lc_5/ltout
T_5_11_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.w_addr_displaying_fastZ0Z_2
T_6_6_wire_logic_cluster/lc_3/out
T_6_5_sp4_v_t_38
T_6_9_sp4_v_t_46
T_5_11_lc_trk_g2_3
T_5_11_wire_logic_cluster/lc_5/in_0

T_6_6_wire_logic_cluster/lc_3/out
T_6_6_lc_trk_g2_3
T_6_6_input_2_3
T_6_6_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.N_395_cascade_
T_5_11_wire_logic_cluster/lc_6/ltout
T_5_11_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.w_addr_displaying_7_repZ0Z1
T_6_9_wire_logic_cluster/lc_6/out
T_6_6_sp4_v_t_36
T_3_10_sp4_h_l_6
T_4_10_lc_trk_g3_6
T_4_10_wire_logic_cluster/lc_6/in_3

T_6_9_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g2_6
T_5_9_input_2_0
T_5_9_wire_logic_cluster/lc_0/in_2

T_6_9_wire_logic_cluster/lc_6/out
T_6_6_sp4_v_t_36
T_3_6_sp4_h_l_1
T_5_6_lc_trk_g2_4
T_5_6_wire_logic_cluster/lc_1/in_3

T_6_9_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g2_6
T_5_9_wire_logic_cluster/lc_6/in_0

T_6_9_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g2_6
T_7_8_wire_logic_cluster/lc_1/in_1

T_6_9_wire_logic_cluster/lc_6/out
T_5_8_lc_trk_g3_6
T_5_8_wire_logic_cluster/lc_0/in_1

T_6_9_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g2_6
T_5_9_wire_logic_cluster/lc_2/in_0

T_6_9_wire_logic_cluster/lc_6/out
T_5_8_lc_trk_g3_6
T_5_8_wire_logic_cluster/lc_2/in_1

T_6_9_wire_logic_cluster/lc_6/out
T_6_9_lc_trk_g3_6
T_6_9_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.bitmap_RNISSSNZ0Z_162
T_6_11_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g3_2
T_5_11_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.bitmapZ0Z_162
T_6_11_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g1_3
T_6_11_wire_logic_cluster/lc_2/in_0

End 

Net : uu2.bitmap_pmux_sn_N_15
T_5_9_wire_logic_cluster/lc_0/out
T_5_7_sp4_v_t_45
T_5_11_lc_trk_g0_0
T_5_11_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.bitmap_RNIMQ601Z0Z_58_cascade_
T_4_9_wire_logic_cluster/lc_2/ltout
T_4_9_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.w_addr_displaying_1_repZ0Z1
T_6_8_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g0_6
T_5_9_wire_logic_cluster/lc_0/in_0

T_6_8_wire_logic_cluster/lc_6/out
T_6_7_sp4_v_t_44
T_6_10_lc_trk_g0_4
T_6_10_wire_logic_cluster/lc_5/in_1

T_6_8_wire_logic_cluster/lc_6/out
T_6_7_lc_trk_g1_6
T_6_7_wire_logic_cluster/lc_6/in_3

T_6_8_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g3_6
T_7_9_wire_logic_cluster/lc_4/in_1

T_6_8_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g0_6
T_5_9_wire_logic_cluster/lc_4/in_0

T_6_8_wire_logic_cluster/lc_6/out
T_5_8_lc_trk_g2_6
T_5_8_wire_logic_cluster/lc_5/in_3

T_6_8_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g0_6
T_5_9_wire_logic_cluster/lc_7/in_3

T_6_8_wire_logic_cluster/lc_6/out
T_6_8_lc_trk_g2_6
T_6_8_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.mem0.un49_w_data_displaying_0
T_6_7_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g2_2
T_7_8_wire_logic_cluster/lc_0/in_0

End 

Net : uu2.mem0.g1_1_1
T_7_8_wire_logic_cluster/lc_0/out
T_7_8_sp4_h_l_5
T_3_8_sp4_h_l_8
T_4_8_lc_trk_g3_0
T_4_8_wire_logic_cluster/lc_2/in_1

End 

Net : uu2.un49_w_data_displaying_1
T_7_7_wire_logic_cluster/lc_1/out
T_7_7_sp4_h_l_7
T_6_7_lc_trk_g0_7
T_6_7_wire_logic_cluster/lc_2/in_1

T_7_7_wire_logic_cluster/lc_1/out
T_7_7_sp4_h_l_7
T_7_7_lc_trk_g0_2
T_7_7_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.w_addr_displayingZ0Z_1
T_6_8_wire_logic_cluster/lc_1/out
T_7_7_lc_trk_g2_1
T_7_7_wire_logic_cluster/lc_1/in_0

T_6_8_wire_logic_cluster/lc_1/out
T_6_8_sp4_h_l_7
T_5_4_sp4_v_t_42
T_4_7_lc_trk_g3_2
T_4_7_wire_logic_cluster/lc_4/in_1

T_6_8_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g1_1
T_7_8_wire_logic_cluster/lc_7/in_1

T_6_8_wire_logic_cluster/lc_1/out
T_6_8_sp4_h_l_7
T_8_8_lc_trk_g3_2
T_8_8_wire_logic_cluster/lc_3/in_0

T_6_8_wire_logic_cluster/lc_1/out
T_7_7_lc_trk_g2_1
T_7_7_wire_logic_cluster/lc_2/in_3

T_6_8_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g1_1
T_6_7_wire_logic_cluster/lc_5/in_3

T_6_8_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g2_1
T_5_7_wire_logic_cluster/lc_3/in_0

T_6_8_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g2_1
T_5_7_wire_logic_cluster/lc_0/in_3

T_6_8_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g2_1
T_5_7_wire_logic_cluster/lc_2/in_3

T_6_8_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g2_1
T_5_7_wire_logic_cluster/lc_5/in_0

T_6_8_wire_logic_cluster/lc_1/out
T_6_8_sp4_h_l_7
T_8_8_lc_trk_g3_2
T_8_8_wire_logic_cluster/lc_0/in_1

T_6_8_wire_logic_cluster/lc_1/out
T_6_9_lc_trk_g0_1
T_6_9_wire_logic_cluster/lc_2/in_1

T_6_8_wire_logic_cluster/lc_1/out
T_6_8_sp4_h_l_7
T_5_4_sp4_v_t_42
T_4_5_lc_trk_g3_2
T_4_5_wire_logic_cluster/lc_0/in_3

T_6_8_wire_logic_cluster/lc_1/out
T_6_5_sp4_v_t_42
T_6_6_lc_trk_g3_2
T_6_6_wire_logic_cluster/lc_3/in_0

T_6_8_wire_logic_cluster/lc_1/out
T_6_8_sp4_h_l_7
T_6_8_lc_trk_g0_2
T_6_8_wire_logic_cluster/lc_3/in_1

T_6_8_wire_logic_cluster/lc_1/out
T_6_8_sp4_h_l_7
T_6_8_lc_trk_g0_2
T_6_8_input_2_0
T_6_8_wire_logic_cluster/lc_0/in_2

T_6_8_wire_logic_cluster/lc_1/out
T_6_8_sp4_h_l_7
T_6_8_lc_trk_g0_2
T_6_8_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.bitmapZ0Z_168
T_6_11_wire_logic_cluster/lc_1/out
T_6_11_lc_trk_g2_1
T_6_11_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.w_addr_displaying_2_repZ0Z1
T_6_8_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g1_0
T_5_9_wire_logic_cluster/lc_0/in_1

T_6_8_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g0_0
T_7_8_wire_logic_cluster/lc_3/in_1

T_6_8_wire_logic_cluster/lc_0/out
T_5_7_lc_trk_g2_0
T_5_7_wire_logic_cluster/lc_1/in_3

T_6_8_wire_logic_cluster/lc_0/out
T_5_8_lc_trk_g2_0
T_5_8_wire_logic_cluster/lc_5/in_1

T_6_8_wire_logic_cluster/lc_0/out
T_6_7_lc_trk_g1_0
T_6_7_wire_logic_cluster/lc_0/in_3

T_6_8_wire_logic_cluster/lc_0/out
T_5_9_lc_trk_g1_0
T_5_9_wire_logic_cluster/lc_7/in_0

T_6_8_wire_logic_cluster/lc_0/out
T_5_8_lc_trk_g2_0
T_5_8_wire_logic_cluster/lc_1/in_3

T_6_8_wire_logic_cluster/lc_0/out
T_6_8_lc_trk_g1_0
T_6_8_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.w_addr_displayingZ0Z_8
T_7_7_wire_logic_cluster/lc_7/out
T_7_7_lc_trk_g1_7
T_7_7_wire_logic_cluster/lc_1/in_1

T_7_7_wire_logic_cluster/lc_7/out
T_5_7_sp4_h_l_11
T_6_7_lc_trk_g3_3
T_6_7_wire_logic_cluster/lc_5/in_1

T_7_7_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g2_7
T_8_8_input_2_7
T_8_8_wire_logic_cluster/lc_7/in_2

T_7_7_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g0_7
T_7_8_wire_logic_cluster/lc_7/in_0

T_7_7_wire_logic_cluster/lc_7/out
T_7_7_lc_trk_g1_7
T_7_7_input_2_2
T_7_7_wire_logic_cluster/lc_2/in_2

T_7_7_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g0_7
T_7_8_wire_logic_cluster/lc_4/in_1

T_7_7_wire_logic_cluster/lc_7/out
T_7_4_sp4_v_t_38
T_4_8_sp4_h_l_8
T_4_8_lc_trk_g0_5
T_4_8_wire_logic_cluster/lc_5/in_0

T_7_7_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g2_7
T_8_8_wire_logic_cluster/lc_0/in_3

T_7_7_wire_logic_cluster/lc_7/out
T_7_6_sp4_v_t_46
T_4_6_sp4_h_l_5
T_4_6_lc_trk_g1_0
T_4_6_wire_logic_cluster/lc_1/in_0

T_7_7_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g2_7
T_8_8_wire_logic_cluster/lc_2/in_3

T_7_7_wire_logic_cluster/lc_7/out
T_7_5_sp4_v_t_43
T_4_5_sp4_h_l_6
T_5_5_lc_trk_g3_6
T_5_5_wire_logic_cluster/lc_2/in_3

T_7_7_wire_logic_cluster/lc_7/out
T_7_7_lc_trk_g2_7
T_7_7_wire_logic_cluster/lc_7/in_0

End 

Net : uu2.N_383
T_5_10_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g1_6
T_5_9_wire_logic_cluster/lc_6/in_3

T_5_10_wire_logic_cluster/lc_6/out
T_5_9_lc_trk_g1_6
T_5_9_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.bitmapZ0Z_180
T_5_10_wire_logic_cluster/lc_7/out
T_5_10_lc_trk_g2_7
T_5_10_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.N_2171_0
T_5_9_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g2_6
T_4_8_input_2_6
T_4_8_wire_logic_cluster/lc_6/in_2

T_5_9_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g2_6
T_4_8_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.N_404_cascade_
T_5_7_wire_logic_cluster/lc_6/ltout
T_5_7_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.bitmapZ0Z_215
T_7_9_wire_logic_cluster/lc_2/out
T_7_9_lc_trk_g2_2
T_7_9_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.bitmapZ0Z_296
T_5_11_wire_logic_cluster/lc_1/out
T_5_11_lc_trk_g3_1
T_5_11_wire_logic_cluster/lc_4/in_0

End 

Net : uu2.bitmap_pmux_sn_N_11
T_6_9_wire_logic_cluster/lc_7/out
T_6_8_sp4_v_t_46
T_3_8_sp4_h_l_11
T_4_8_lc_trk_g3_3
T_4_8_wire_logic_cluster/lc_6/in_0

T_6_9_wire_logic_cluster/lc_7/out
T_6_8_sp4_v_t_46
T_3_8_sp4_h_l_11
T_4_8_lc_trk_g3_3
T_4_8_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.w_addr_displaying_fastZ0Z_1
T_6_8_wire_logic_cluster/lc_5/out
T_6_7_sp4_v_t_42
T_5_11_lc_trk_g1_7
T_5_11_wire_logic_cluster/lc_5/in_3

T_6_8_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g1_5
T_6_9_wire_logic_cluster/lc_7/in_1

T_6_8_wire_logic_cluster/lc_5/out
T_6_8_lc_trk_g1_5
T_6_8_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.bitmapZ0Z_75
T_6_11_wire_logic_cluster/lc_5/out
T_6_10_lc_trk_g1_5
T_6_10_wire_logic_cluster/lc_4/in_0

End 

Net : uu2.N_4_cascade_
T_6_10_wire_logic_cluster/lc_4/ltout
T_6_10_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.bitmapZ0Z_203
T_6_10_wire_logic_cluster/lc_7/out
T_6_10_lc_trk_g2_7
T_6_10_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.bitmapZ0Z_58
T_4_9_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g2_5
T_4_9_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.bitmapZ0Z_40
T_5_11_wire_logic_cluster/lc_3/out
T_5_11_lc_trk_g0_3
T_5_11_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_45
T_7_8_wire_logic_cluster/lc_2/out
T_5_8_sp4_h_l_1
T_4_8_lc_trk_g0_1
T_4_8_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.mem0.bitmap_pmux_sn_i7_mux_0
T_4_8_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g0_4
T_4_8_wire_logic_cluster/lc_1/in_1

End 

Net : uu2.bitmap_pmux_sn_N_33
T_6_7_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g3_6
T_7_8_wire_logic_cluster/lc_2/in_1

T_6_7_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g3_6
T_7_8_wire_logic_cluster/lc_4/in_3

T_6_7_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g3_6
T_7_8_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.w_addr_displayingZ0Z_4
T_6_6_wire_logic_cluster/lc_0/out
T_6_7_lc_trk_g0_0
T_6_7_wire_logic_cluster/lc_6/in_0

T_6_6_wire_logic_cluster/lc_0/out
T_7_4_sp4_v_t_44
T_4_8_sp4_h_l_2
T_5_8_lc_trk_g3_2
T_5_8_wire_logic_cluster/lc_5/in_0

T_6_6_wire_logic_cluster/lc_0/out
T_6_6_sp4_h_l_5
T_5_6_sp4_v_t_40
T_5_9_lc_trk_g0_0
T_5_9_wire_logic_cluster/lc_7/in_1

T_6_6_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g3_0
T_7_7_wire_logic_cluster/lc_4/in_3

T_6_6_wire_logic_cluster/lc_0/out
T_6_7_lc_trk_g0_0
T_6_7_wire_logic_cluster/lc_4/in_0

T_6_6_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g3_0
T_7_7_wire_logic_cluster/lc_0/in_3

T_6_6_wire_logic_cluster/lc_0/out
T_6_6_sp4_h_l_5
T_9_6_sp4_v_t_40
T_8_8_lc_trk_g0_5
T_8_8_wire_logic_cluster/lc_4/in_3

T_6_6_wire_logic_cluster/lc_0/out
T_6_7_lc_trk_g0_0
T_6_7_wire_logic_cluster/lc_0/in_0

T_6_6_wire_logic_cluster/lc_0/out
T_6_7_lc_trk_g0_0
T_6_7_wire_logic_cluster/lc_2/in_0

T_6_6_wire_logic_cluster/lc_0/out
T_6_6_sp4_h_l_5
T_9_6_sp4_v_t_40
T_8_8_lc_trk_g1_5
T_8_8_input_2_0
T_8_8_wire_logic_cluster/lc_0/in_2

T_6_6_wire_logic_cluster/lc_0/out
T_5_7_lc_trk_g0_0
T_5_7_wire_logic_cluster/lc_2/in_0

T_6_6_wire_logic_cluster/lc_0/out
T_5_7_lc_trk_g0_0
T_5_7_wire_logic_cluster/lc_0/in_0

T_6_6_wire_logic_cluster/lc_0/out
T_5_7_lc_trk_g0_0
T_5_7_wire_logic_cluster/lc_3/in_1

T_6_6_wire_logic_cluster/lc_0/out
T_5_7_lc_trk_g0_0
T_5_7_wire_logic_cluster/lc_5/in_1

T_6_6_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g3_0
T_7_7_wire_logic_cluster/lc_6/in_3

T_6_6_wire_logic_cluster/lc_0/out
T_6_6_sp4_h_l_5
T_9_2_sp4_v_t_46
T_8_5_lc_trk_g3_6
T_8_5_wire_logic_cluster/lc_7/in_0

T_6_6_wire_logic_cluster/lc_0/out
T_6_6_sp4_h_l_5
T_9_6_sp4_v_t_40
T_8_7_lc_trk_g3_0
T_8_7_wire_logic_cluster/lc_7/in_0

T_6_6_wire_logic_cluster/lc_0/out
T_6_6_sp4_h_l_5
T_5_2_sp4_v_t_47
T_5_4_lc_trk_g3_2
T_5_4_input_2_7
T_5_4_wire_logic_cluster/lc_7/in_2

T_6_6_wire_logic_cluster/lc_0/out
T_6_6_sp4_h_l_5
T_9_6_sp4_v_t_40
T_8_8_lc_trk_g1_5
T_8_8_input_2_6
T_8_8_wire_logic_cluster/lc_6/in_2

T_6_6_wire_logic_cluster/lc_0/out
T_7_4_sp4_v_t_44
T_6_6_lc_trk_g2_1
T_6_6_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.bitmapZ0Z_52
T_4_11_wire_logic_cluster/lc_1/out
T_5_8_sp4_v_t_43
T_5_9_lc_trk_g3_3
T_5_9_wire_logic_cluster/lc_5/in_1

T_4_11_wire_logic_cluster/lc_1/out
T_5_8_sp4_v_t_43
T_5_9_lc_trk_g3_3
T_5_9_wire_logic_cluster/lc_1/in_1

End 

Net : uu2.N_247_cascade_
T_5_9_wire_logic_cluster/lc_5/ltout
T_5_9_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.bitmapZ0Z_308
T_4_11_wire_logic_cluster/lc_0/out
T_5_8_sp4_v_t_41
T_5_9_lc_trk_g3_1
T_5_9_wire_logic_cluster/lc_5/in_3

T_4_11_wire_logic_cluster/lc_0/out
T_5_8_sp4_v_t_41
T_5_9_lc_trk_g3_1
T_5_9_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.vram_rd_clk_det_RNI95711Z0Z_1
T_2_8_wire_logic_cluster/lc_1/out
T_3_8_sp4_h_l_2
T_2_4_sp4_v_t_42
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_0/cen

T_2_8_wire_logic_cluster/lc_1/out
T_3_8_sp4_h_l_2
T_2_4_sp4_v_t_42
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_0/cen

T_2_8_wire_logic_cluster/lc_1/out
T_3_8_sp4_h_l_2
T_2_4_sp4_v_t_42
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_0/cen

T_2_8_wire_logic_cluster/lc_1/out
T_3_8_sp4_h_l_2
T_2_4_sp4_v_t_42
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_0/cen

T_2_8_wire_logic_cluster/lc_1/out
T_3_8_sp4_h_l_2
T_2_4_sp4_v_t_42
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_0/cen

T_2_8_wire_logic_cluster/lc_1/out
T_3_8_sp4_h_l_2
T_2_4_sp4_v_t_42
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_0/cen

T_2_8_wire_logic_cluster/lc_1/out
T_3_8_sp4_h_l_2
T_2_4_sp4_v_t_42
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_0/cen

T_2_8_wire_logic_cluster/lc_1/out
T_3_8_sp4_h_l_2
T_2_4_sp4_v_t_42
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_0/cen

End 

Net : rst_g
T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_8_glb2local_0
T_2_8_lc_trk_g0_4
T_2_8_wire_logic_cluster/lc_1/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_14_glb2local_1
T_8_14_lc_trk_g0_5
T_8_14_wire_logic_cluster/lc_6/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_4_glb2local_0
T_4_4_lc_trk_g0_4
T_4_4_wire_logic_cluster/lc_5/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_10_glb2local_3
T_9_10_lc_trk_g0_7
T_9_10_wire_logic_cluster/lc_7/in_0

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_10_glb2local_1
T_2_10_lc_trk_g0_5
T_2_10_wire_logic_cluster/lc_0/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_10_glb2local_3
T_9_10_lc_trk_g0_7
T_9_10_wire_logic_cluster/lc_2/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_11_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_12_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_14_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_8_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_10_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_9_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_11_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_13_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_2_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_12_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_3_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_7_2_wire_logic_cluster/lc_5/s_r

End 

Net : rst
T_8_11_wire_logic_cluster/lc_7/out
T_8_8_sp4_v_t_38
T_5_8_sp4_h_l_3
T_0_8_span4_horz_11
T_0_8_lc_trk_g0_3
T_0_8_wire_gbuf/in

T_8_11_wire_logic_cluster/lc_7/out
T_8_8_sp4_v_t_38
T_8_4_sp4_v_t_38
T_7_6_lc_trk_g1_3
T_7_6_wire_logic_cluster/lc_3/in_1

T_8_11_wire_logic_cluster/lc_7/out
T_8_8_sp4_v_t_38
T_8_4_sp4_v_t_38
T_7_6_lc_trk_g1_3
T_7_6_wire_logic_cluster/lc_4/in_0

T_8_11_wire_logic_cluster/lc_7/out
T_8_6_sp12_v_t_22
T_9_6_sp12_h_l_1
T_11_6_lc_trk_g1_6
T_11_6_wire_logic_cluster/lc_2/in_3

T_8_11_wire_logic_cluster/lc_7/out
T_8_8_sp4_v_t_38
T_8_4_sp4_v_t_38
T_7_6_lc_trk_g1_3
T_7_6_wire_logic_cluster/lc_0/in_0

T_8_11_wire_logic_cluster/lc_7/out
T_8_6_sp12_v_t_22
T_9_6_sp12_h_l_1
T_11_6_lc_trk_g1_6
T_11_6_wire_logic_cluster/lc_1/in_0

T_8_11_wire_logic_cluster/lc_7/out
T_8_6_sp12_v_t_22
T_8_7_lc_trk_g2_6
T_8_7_wire_logic_cluster/lc_0/in_0

T_8_11_wire_logic_cluster/lc_7/out
T_8_6_sp12_v_t_22
T_8_7_lc_trk_g2_6
T_8_7_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.bitmap_pmux_sn_N_20_0
T_5_8_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g2_5
T_4_8_wire_logic_cluster/lc_6/in_3

T_5_8_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g2_5
T_4_8_wire_logic_cluster/lc_3/in_0

End 

Net : uu2.mem0.un31_w_data_displaying_0
T_6_7_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g2_5
T_7_8_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.mem0.g0_6_4
T_5_7_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g0_1
T_6_7_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.w_addr_displaying_3_repZ0Z2
T_6_6_wire_logic_cluster/lc_2/out
T_6_6_sp4_h_l_9
T_5_6_sp4_v_t_38
T_5_8_lc_trk_g2_3
T_5_8_input_2_5
T_5_8_wire_logic_cluster/lc_5/in_2

T_6_6_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g0_2
T_5_7_wire_logic_cluster/lc_1/in_1

T_6_6_wire_logic_cluster/lc_2/out
T_7_5_sp4_v_t_37
T_7_8_lc_trk_g0_5
T_7_8_wire_logic_cluster/lc_6/in_1

T_6_6_wire_logic_cluster/lc_2/out
T_6_6_sp4_h_l_9
T_9_6_sp4_v_t_39
T_8_8_lc_trk_g1_2
T_8_8_wire_logic_cluster/lc_5/in_0

T_6_6_wire_logic_cluster/lc_2/out
T_6_6_sp4_h_l_9
T_5_6_sp4_v_t_38
T_5_8_lc_trk_g2_3
T_5_8_wire_logic_cluster/lc_1/in_0

T_6_6_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g1_2
T_6_7_wire_logic_cluster/lc_1/in_0

T_6_6_wire_logic_cluster/lc_2/out
T_6_6_sp4_h_l_9
T_5_6_sp4_v_t_44
T_5_9_lc_trk_g1_4
T_5_9_wire_logic_cluster/lc_3/in_0

T_6_6_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g1_2
T_6_7_wire_logic_cluster/lc_7/in_0

T_6_6_wire_logic_cluster/lc_2/out
T_6_6_sp4_h_l_9
T_5_6_sp4_v_t_38
T_5_8_lc_trk_g2_3
T_5_8_wire_logic_cluster/lc_3/in_0

T_6_6_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g0_2
T_5_7_input_2_2
T_5_7_wire_logic_cluster/lc_2/in_2

T_6_6_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g1_2
T_6_7_wire_logic_cluster/lc_3/in_0

T_6_6_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g0_2
T_5_7_wire_logic_cluster/lc_3/in_3

T_6_6_wire_logic_cluster/lc_2/out
T_6_6_sp4_h_l_9
T_6_6_lc_trk_g1_4
T_6_6_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.bitmap_pmux_sn_N_31_0
T_7_8_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g0_3
T_7_8_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.bitmapZ0Z_90
T_4_10_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g1_5
T_4_10_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.mem0.N_2171_1_0_1_cascade_
T_5_9_wire_logic_cluster/lc_2/ltout
T_5_9_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.mem0.g0_16_1
T_8_8_wire_logic_cluster/lc_7/out
T_6_8_sp12_h_l_1
T_5_8_lc_trk_g0_1
T_5_8_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.w_addr_displayingZ0Z_7
T_6_9_wire_logic_cluster/lc_5/out
T_6_8_sp4_v_t_42
T_7_8_sp4_h_l_0
T_8_8_lc_trk_g3_0
T_8_8_wire_logic_cluster/lc_7/in_0

T_6_9_wire_logic_cluster/lc_5/out
T_7_5_sp4_v_t_46
T_7_7_lc_trk_g3_3
T_7_7_input_2_4
T_7_7_wire_logic_cluster/lc_4/in_2

T_6_9_wire_logic_cluster/lc_5/out
T_7_5_sp4_v_t_46
T_6_7_lc_trk_g2_3
T_6_7_input_2_1
T_6_7_wire_logic_cluster/lc_1/in_2

T_6_9_wire_logic_cluster/lc_5/out
T_7_5_sp4_v_t_46
T_7_7_lc_trk_g3_3
T_7_7_input_2_0
T_7_7_wire_logic_cluster/lc_0/in_2

T_6_9_wire_logic_cluster/lc_5/out
T_7_5_sp4_v_t_46
T_6_7_lc_trk_g2_3
T_6_7_wire_logic_cluster/lc_4/in_1

T_6_9_wire_logic_cluster/lc_5/out
T_6_8_sp4_v_t_42
T_7_8_sp4_h_l_0
T_8_8_lc_trk_g3_0
T_8_8_wire_logic_cluster/lc_4/in_1

T_6_9_wire_logic_cluster/lc_5/out
T_6_8_sp4_v_t_42
T_7_8_sp4_h_l_7
T_8_8_lc_trk_g3_7
T_8_8_wire_logic_cluster/lc_0/in_0

T_6_9_wire_logic_cluster/lc_5/out
T_7_5_sp4_v_t_46
T_7_7_lc_trk_g3_3
T_7_7_input_2_6
T_7_7_wire_logic_cluster/lc_6/in_2

T_6_9_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g3_5
T_7_8_wire_logic_cluster/lc_4/in_0

T_6_9_wire_logic_cluster/lc_5/out
T_6_8_sp4_v_t_42
T_3_8_sp4_h_l_1
T_4_8_lc_trk_g3_1
T_4_8_wire_logic_cluster/lc_5/in_1

T_6_9_wire_logic_cluster/lc_5/out
T_5_9_sp4_h_l_2
T_4_5_sp4_v_t_42
T_4_6_lc_trk_g3_2
T_4_6_wire_logic_cluster/lc_6/in_3

T_6_9_wire_logic_cluster/lc_5/out
T_6_9_lc_trk_g0_5
T_6_9_input_2_5
T_6_9_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.mem0.bitmap_pmux_sn_i7_mux_0_0_0_0
T_5_8_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g1_4
T_5_7_wire_logic_cluster/lc_7/in_0

End 

Net : uu2.bitmapZ0Z_218
T_4_10_wire_logic_cluster/lc_3/out
T_4_10_lc_trk_g1_3
T_4_10_input_2_6
T_4_10_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.w_addr_displayingZ0Z_5
T_8_8_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_44
T_5_7_sp4_h_l_9
T_6_7_lc_trk_g2_1
T_6_7_wire_logic_cluster/lc_4/in_3

T_8_8_wire_logic_cluster/lc_6/out
T_6_8_sp4_h_l_9
T_7_8_lc_trk_g2_1
T_7_8_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_44
T_5_7_sp4_h_l_9
T_6_7_lc_trk_g2_1
T_6_7_wire_logic_cluster/lc_2/in_3

T_8_8_wire_logic_cluster/lc_6/out
T_6_8_sp4_h_l_9
T_7_8_lc_trk_g3_1
T_7_8_wire_logic_cluster/lc_2/in_0

T_8_8_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g3_6
T_7_7_wire_logic_cluster/lc_4/in_1

T_8_8_wire_logic_cluster/lc_6/out
T_6_8_sp4_h_l_9
T_5_8_lc_trk_g1_1
T_5_8_wire_logic_cluster/lc_0/in_0

T_8_8_wire_logic_cluster/lc_6/out
T_8_8_lc_trk_g2_6
T_8_8_wire_logic_cluster/lc_7/in_3

T_8_8_wire_logic_cluster/lc_6/out
T_8_8_lc_trk_g2_6
T_8_8_wire_logic_cluster/lc_5/in_3

T_8_8_wire_logic_cluster/lc_6/out
T_6_8_sp4_h_l_9
T_5_8_lc_trk_g1_1
T_5_8_wire_logic_cluster/lc_2/in_0

T_8_8_wire_logic_cluster/lc_6/out
T_8_8_lc_trk_g2_6
T_8_8_wire_logic_cluster/lc_4/in_0

T_8_8_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g3_6
T_7_7_wire_logic_cluster/lc_6/in_1

T_8_8_wire_logic_cluster/lc_6/out
T_8_5_sp4_v_t_36
T_7_6_lc_trk_g2_4
T_7_6_wire_logic_cluster/lc_5/in_3

T_8_8_wire_logic_cluster/lc_6/out
T_6_8_sp4_h_l_9
T_9_4_sp4_v_t_38
T_6_4_sp4_h_l_3
T_5_4_lc_trk_g1_3
T_5_4_wire_logic_cluster/lc_7/in_1

T_8_8_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g0_6
T_8_7_wire_logic_cluster/lc_7/in_3

T_8_8_wire_logic_cluster/lc_6/out
T_8_8_lc_trk_g2_6
T_8_8_wire_logic_cluster/lc_6/in_0

End 

Net : uu2.mem0.g0_6_5_cascade_
T_6_7_wire_logic_cluster/lc_4/ltout
T_6_7_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.mem0.N_79_i_0
T_4_5_wire_logic_cluster/lc_2/out
T_3_5_lc_trk_g3_2
T_3_5_wire_bram/ram/WDATA_0

End 

Net : uu2.un15_w_data_displaying_6
T_7_7_wire_logic_cluster/lc_4/out
T_7_7_lc_trk_g0_4
T_7_7_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.un21_w_addr_displaying_i_0
T_7_6_wire_logic_cluster/lc_3/out
T_5_6_sp4_h_l_3
T_8_6_sp4_v_t_38
T_8_8_lc_trk_g3_3
T_8_8_wire_logic_cluster/lc_6/cen

T_7_6_wire_logic_cluster/lc_3/out
T_7_5_sp4_v_t_38
T_6_9_lc_trk_g1_3
T_6_9_wire_logic_cluster/lc_2/cen

T_7_6_wire_logic_cluster/lc_3/out
T_7_5_sp4_v_t_38
T_6_9_lc_trk_g1_3
T_6_9_wire_logic_cluster/lc_2/cen

T_7_6_wire_logic_cluster/lc_3/out
T_7_5_sp4_v_t_38
T_6_9_lc_trk_g1_3
T_6_9_wire_logic_cluster/lc_2/cen

T_7_6_wire_logic_cluster/lc_3/out
T_7_5_sp4_v_t_38
T_6_9_lc_trk_g1_3
T_6_9_wire_logic_cluster/lc_2/cen

T_7_6_wire_logic_cluster/lc_3/out
T_7_5_sp4_v_t_38
T_6_9_lc_trk_g1_3
T_6_9_wire_logic_cluster/lc_2/cen

T_7_6_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g1_3
T_7_7_wire_logic_cluster/lc_2/cen

End 

Net : uu2.N_361
T_4_5_wire_logic_cluster/lc_5/out
T_4_5_lc_trk_g2_5
T_4_5_wire_logic_cluster/lc_2/in_1

End 

Net : uu2.un31_w_data_displaying
T_7_7_wire_logic_cluster/lc_3/out
T_5_7_sp4_h_l_3
T_4_3_sp4_v_t_38
T_4_5_lc_trk_g3_3
T_4_5_wire_logic_cluster/lc_5/in_3

T_7_7_wire_logic_cluster/lc_3/out
T_5_7_sp4_h_l_3
T_4_3_sp4_v_t_45
T_4_6_lc_trk_g0_5
T_4_6_wire_logic_cluster/lc_2/in_3

T_7_7_wire_logic_cluster/lc_3/out
T_5_7_sp4_h_l_3
T_4_3_sp4_v_t_45
T_4_6_lc_trk_g0_5
T_4_6_wire_logic_cluster/lc_4/in_3

End 

Net : L3_tx_data_5
T_9_5_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g1_0
T_8_6_wire_logic_cluster/lc_1/in_0

T_9_5_wire_logic_cluster/lc_0/out
T_9_2_sp4_v_t_40
T_6_6_sp4_h_l_10
T_2_6_sp4_h_l_1
T_4_6_lc_trk_g3_4
T_4_6_wire_logic_cluster/lc_0/in_1

T_9_5_wire_logic_cluster/lc_0/out
T_9_2_sp4_v_t_40
T_6_6_sp4_h_l_10
T_2_6_sp4_h_l_1
T_4_6_lc_trk_g3_4
T_4_6_wire_logic_cluster/lc_3/in_0

End 

Net : uu2.N_84
T_8_6_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g3_1
T_8_6_wire_logic_cluster/lc_5/in_3

T_8_6_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g2_1
T_7_6_wire_logic_cluster/lc_2/in_3

T_8_6_wire_logic_cluster/lc_1/out
T_9_6_sp4_h_l_2
T_5_6_sp4_h_l_5
T_4_2_sp4_v_t_47
T_4_5_lc_trk_g1_7
T_4_5_wire_logic_cluster/lc_3/in_3

T_8_6_wire_logic_cluster/lc_1/out
T_9_6_sp4_h_l_2
T_5_6_sp4_h_l_5
T_4_2_sp4_v_t_47
T_4_5_lc_trk_g1_7
T_4_5_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.un21_w_addr_displaying_i
T_8_6_wire_logic_cluster/lc_6/out
T_7_6_lc_trk_g2_6
T_7_6_wire_logic_cluster/lc_3/in_3

T_8_6_wire_logic_cluster/lc_6/out
T_7_6_sp4_h_l_4
T_6_6_sp4_v_t_41
T_6_8_lc_trk_g2_4
T_6_8_wire_logic_cluster/lc_0/in_0

T_8_6_wire_logic_cluster/lc_6/out
T_8_4_sp4_v_t_41
T_5_8_sp4_h_l_4
T_6_8_lc_trk_g3_4
T_6_8_wire_logic_cluster/lc_7/in_0

T_8_6_wire_logic_cluster/lc_6/out
T_7_6_sp4_h_l_4
T_6_6_sp4_v_t_41
T_5_10_lc_trk_g1_4
T_5_10_input_2_5
T_5_10_wire_logic_cluster/lc_5/in_2

T_8_6_wire_logic_cluster/lc_6/out
T_8_4_sp4_v_t_41
T_5_8_sp4_h_l_4
T_6_8_lc_trk_g3_4
T_6_8_wire_logic_cluster/lc_4/in_1

T_8_6_wire_logic_cluster/lc_6/out
T_8_4_sp4_v_t_41
T_5_8_sp4_h_l_4
T_6_8_lc_trk_g3_4
T_6_8_wire_logic_cluster/lc_2/in_1

T_8_6_wire_logic_cluster/lc_6/out
T_8_4_sp4_v_t_41
T_5_8_sp4_h_l_4
T_6_8_lc_trk_g3_4
T_6_8_input_2_1
T_6_8_wire_logic_cluster/lc_1/in_2

T_8_6_wire_logic_cluster/lc_6/out
T_8_4_sp4_v_t_41
T_5_8_sp4_h_l_4
T_6_8_lc_trk_g3_4
T_6_8_input_2_5
T_6_8_wire_logic_cluster/lc_5/in_2

T_8_6_wire_logic_cluster/lc_6/out
T_7_6_sp4_h_l_4
T_6_6_sp4_v_t_41
T_6_8_lc_trk_g2_4
T_6_8_wire_logic_cluster/lc_3/in_3

T_8_6_wire_logic_cluster/lc_6/out
T_8_4_sp4_v_t_41
T_5_8_sp4_h_l_4
T_6_8_lc_trk_g3_4
T_6_8_wire_logic_cluster/lc_6/in_3

T_8_6_wire_logic_cluster/lc_6/out
T_7_6_sp4_h_l_4
T_6_6_lc_trk_g0_4
T_6_6_wire_logic_cluster/lc_2/in_0

T_8_6_wire_logic_cluster/lc_6/out
T_7_6_sp4_h_l_4
T_6_6_lc_trk_g0_4
T_6_6_wire_logic_cluster/lc_0/in_0

T_8_6_wire_logic_cluster/lc_6/out
T_7_6_sp4_h_l_4
T_6_6_lc_trk_g0_4
T_6_6_wire_logic_cluster/lc_1/in_3

T_8_6_wire_logic_cluster/lc_6/out
T_7_6_sp4_h_l_4
T_6_6_lc_trk_g0_4
T_6_6_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.w_addr_i_0_tzZ0Z_0_cascade_
T_8_6_wire_logic_cluster/lc_5/ltout
T_8_6_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.mem0.g0_7_3_cascade_
T_6_7_wire_logic_cluster/lc_1/ltout
T_6_7_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.un49_w_data_displaying
T_7_7_wire_logic_cluster/lc_5/out
T_7_5_sp4_v_t_39
T_4_5_sp4_h_l_8
T_4_5_lc_trk_g1_5
T_4_5_wire_logic_cluster/lc_5/in_1

T_7_7_wire_logic_cluster/lc_5/out
T_7_6_sp4_v_t_42
T_4_6_sp4_h_l_7
T_4_6_lc_trk_g1_2
T_4_6_wire_logic_cluster/lc_2/in_1

End 

Net : uu2.mem0.g0_5_3_cascade_
T_7_8_wire_logic_cluster/lc_6/ltout
T_7_8_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.mem0.g0_5_6
T_7_8_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g2_7
T_7_8_wire_logic_cluster/lc_0/in_1

End 

Net : L3_tx_data_4
T_9_5_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g0_6
T_8_6_wire_logic_cluster/lc_1/in_1

T_9_5_wire_logic_cluster/lc_6/out
T_0_5_span12_horz_3
T_4_5_lc_trk_g0_3
T_4_5_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.mem0.N_247_0_cascade_
T_5_9_wire_logic_cluster/lc_1/ltout
T_5_9_wire_logic_cluster/lc_2/in_2

End 

Net : L3_tx_data_6
T_9_5_wire_logic_cluster/lc_5/out
T_8_6_lc_trk_g0_5
T_8_6_input_2_1
T_8_6_wire_logic_cluster/lc_1/in_2

T_9_5_wire_logic_cluster/lc_5/out
T_10_5_sp4_h_l_10
T_6_5_sp4_h_l_1
T_5_5_sp4_v_t_36
T_4_6_lc_trk_g2_4
T_4_6_wire_logic_cluster/lc_0/in_0

T_9_5_wire_logic_cluster/lc_5/out
T_10_5_sp4_h_l_10
T_6_5_sp4_h_l_1
T_5_5_sp4_v_t_36
T_4_6_lc_trk_g2_4
T_4_6_wire_logic_cluster/lc_4/in_0

End 

Net : uu2.mem0.g1_3_0
T_5_9_wire_logic_cluster/lc_4/out
T_5_9_lc_trk_g0_4
T_5_9_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.mem0.g0_5_5
T_7_7_wire_logic_cluster/lc_0/out
T_7_4_sp4_v_t_40
T_7_8_lc_trk_g1_5
T_7_8_input_2_0
T_7_8_wire_logic_cluster/lc_0/in_2

End 

Net : uu2.mem0.g0_7_4_0
T_8_8_wire_logic_cluster/lc_5/out
T_8_8_lc_trk_g2_5
T_8_8_wire_logic_cluster/lc_1/in_0

End 

Net : uu2.mem0.un31_w_data_displaying_1_0_0_cascade_
T_8_8_wire_logic_cluster/lc_1/ltout
T_8_8_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.mem0.g1_0_1
T_8_8_wire_logic_cluster/lc_2/out
T_6_8_sp4_h_l_1
T_5_4_sp4_v_t_36
T_4_6_lc_trk_g0_1
T_4_6_wire_logic_cluster/lc_7/in_0

End 

Net : L3_tx_data_3
T_9_7_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g3_3
T_8_6_wire_logic_cluster/lc_1/in_3

T_9_7_wire_logic_cluster/lc_3/out
T_9_6_sp12_v_t_22
T_0_6_span12_horz_6
T_4_6_lc_trk_g1_6
T_4_6_wire_logic_cluster/lc_0/in_3

T_9_7_wire_logic_cluster/lc_3/out
T_9_4_sp4_v_t_46
T_6_8_sp4_h_l_11
T_2_8_sp4_h_l_2
T_4_8_lc_trk_g2_7
T_4_8_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.w_addr_displayingZ0Z_6
T_6_8_wire_logic_cluster/lc_2/out
T_7_8_sp4_h_l_4
T_8_8_lc_trk_g2_4
T_8_8_wire_logic_cluster/lc_7/in_1

T_6_8_wire_logic_cluster/lc_2/out
T_7_7_lc_trk_g2_2
T_7_7_wire_logic_cluster/lc_4/in_0

T_6_8_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g1_2
T_7_8_wire_logic_cluster/lc_1/in_0

T_6_8_wire_logic_cluster/lc_2/out
T_7_7_lc_trk_g2_2
T_7_7_wire_logic_cluster/lc_0/in_0

T_6_8_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g0_2
T_6_7_wire_logic_cluster/lc_1/in_3

T_6_8_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g0_2
T_6_7_input_2_4
T_6_7_wire_logic_cluster/lc_4/in_2

T_6_8_wire_logic_cluster/lc_2/out
T_7_8_sp4_h_l_4
T_8_8_lc_trk_g2_4
T_8_8_wire_logic_cluster/lc_5/in_1

T_6_8_wire_logic_cluster/lc_2/out
T_5_8_lc_trk_g2_2
T_5_8_input_2_0
T_5_8_wire_logic_cluster/lc_0/in_2

T_6_8_wire_logic_cluster/lc_2/out
T_7_8_sp4_h_l_4
T_8_8_lc_trk_g2_4
T_8_8_input_2_4
T_8_8_wire_logic_cluster/lc_4/in_2

T_6_8_wire_logic_cluster/lc_2/out
T_7_7_lc_trk_g2_2
T_7_7_wire_logic_cluster/lc_6/in_0

T_6_8_wire_logic_cluster/lc_2/out
T_5_8_lc_trk_g2_2
T_5_8_input_2_2
T_5_8_wire_logic_cluster/lc_2/in_2

T_6_8_wire_logic_cluster/lc_2/out
T_6_5_sp4_v_t_44
T_7_5_sp4_h_l_2
T_8_5_lc_trk_g2_2
T_8_5_wire_logic_cluster/lc_5/in_3

T_6_8_wire_logic_cluster/lc_2/out
T_6_7_sp4_v_t_36
T_7_7_sp4_h_l_1
T_8_7_lc_trk_g3_1
T_8_7_wire_logic_cluster/lc_7/in_1

T_6_8_wire_logic_cluster/lc_2/out
T_6_8_lc_trk_g3_2
T_6_8_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.bitmap_pmux_20_ns_1_cascade_
T_5_6_wire_logic_cluster/lc_1/ltout
T_5_6_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.N_40_0
T_5_6_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g1_2
T_5_7_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_44
T_5_9_wire_logic_cluster/lc_7/out
T_4_8_lc_trk_g3_7
T_4_8_wire_logic_cluster/lc_4/in_0

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_46
T_5_8_wire_logic_cluster/lc_1/out
T_4_8_lc_trk_g2_1
T_4_8_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.bitmapZ0Z_111
T_4_11_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g1_2
T_5_11_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.g2_0_0
T_5_7_wire_logic_cluster/lc_2/out
T_5_8_lc_trk_g0_2
T_5_8_wire_logic_cluster/lc_4/in_0

T_5_7_wire_logic_cluster/lc_2/out
T_4_8_lc_trk_g1_2
T_4_8_input_2_5
T_4_8_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.mem0.bitmap_pmux_sn_N_57_mux_cascade_
T_7_8_wire_logic_cluster/lc_1/ltout
T_7_8_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.w_addr_displayingZ0Z_2
T_6_8_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_38
T_3_7_sp4_h_l_3
T_5_7_lc_trk_g3_6
T_5_7_wire_logic_cluster/lc_2/in_1

T_6_8_wire_logic_cluster/lc_3/out
T_6_7_lc_trk_g1_3
T_6_7_wire_logic_cluster/lc_1/in_1

T_6_8_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g2_3
T_7_7_wire_logic_cluster/lc_0/in_1

T_6_8_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_38
T_3_7_sp4_h_l_3
T_5_7_lc_trk_g3_6
T_5_7_wire_logic_cluster/lc_0/in_1

T_6_8_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_38
T_3_7_sp4_h_l_3
T_5_7_lc_trk_g3_6
T_5_7_input_2_3
T_5_7_wire_logic_cluster/lc_3/in_2

T_6_8_wire_logic_cluster/lc_3/out
T_0_8_span12_horz_2
T_8_8_lc_trk_g0_2
T_8_8_wire_logic_cluster/lc_3/in_1

T_6_8_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_38
T_6_9_lc_trk_g3_3
T_6_9_wire_logic_cluster/lc_2/in_0

T_6_8_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g2_3
T_7_7_wire_logic_cluster/lc_3/in_0

T_6_8_wire_logic_cluster/lc_3/out
T_5_7_lc_trk_g3_3
T_5_7_wire_logic_cluster/lc_5/in_3

T_6_8_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g2_3
T_7_7_wire_logic_cluster/lc_5/in_0

T_6_8_wire_logic_cluster/lc_3/out
T_0_8_span12_horz_2
T_8_8_lc_trk_g0_2
T_8_8_wire_logic_cluster/lc_1/in_1

T_6_8_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g3_3
T_5_8_wire_logic_cluster/lc_3/in_1

T_6_8_wire_logic_cluster/lc_3/out
T_6_7_sp4_v_t_38
T_3_7_sp4_h_l_3
T_4_7_lc_trk_g2_3
T_4_7_wire_logic_cluster/lc_2/in_3

T_6_8_wire_logic_cluster/lc_3/out
T_6_8_lc_trk_g0_3
T_6_8_input_2_3
T_6_8_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.mem0.bitmap_pmux_sn_N_42_cascade_
T_5_8_wire_logic_cluster/lc_0/ltout
T_5_8_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_49_cascade_
T_7_8_wire_logic_cluster/lc_4/ltout
T_7_8_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.mem0.bitmap_pmux_u_ns_1
T_7_8_wire_logic_cluster/lc_5/out
T_5_8_sp4_h_l_7
T_4_8_lc_trk_g0_7
T_4_8_wire_logic_cluster/lc_1/in_0

End 

Net : uu2.bitmapZ0Z_93
T_8_9_wire_logic_cluster/lc_1/out
T_7_9_sp4_h_l_10
T_6_5_sp4_v_t_47
T_5_8_lc_trk_g3_7
T_5_8_input_2_6
T_5_8_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.mem0.g1_1_1_0
T_4_8_wire_logic_cluster/lc_5/out
T_5_7_lc_trk_g3_5
T_5_7_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.mem0.N_1201_0_0_0
T_5_7_wire_logic_cluster/lc_0/out
T_5_8_lc_trk_g1_0
T_5_8_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.N_48_i_0
T_4_7_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g0_4
T_5_7_input_2_6
T_5_7_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.mem0.bitmap_pmux_sn_N_20_1_0_1
T_5_7_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g0_3
T_5_8_wire_logic_cluster/lc_7/in_0

End 

Net : uu2.mem0.g1_5_5
T_8_8_wire_logic_cluster/lc_4/out
T_8_8_lc_trk_g0_4
T_8_8_wire_logic_cluster/lc_2/in_0

End 

Net : uu2.mem0.g1_0_1_1
T_8_8_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g0_3
T_8_8_wire_logic_cluster/lc_2/in_1

End 

Net : uu2.w_addr_displayingZ0Z_3
T_6_6_wire_logic_cluster/lc_1/out
T_7_4_sp4_v_t_46
T_8_8_sp4_h_l_5
T_8_8_lc_trk_g1_0
T_8_8_input_2_3
T_8_8_wire_logic_cluster/lc_3/in_2

T_6_6_wire_logic_cluster/lc_1/out
T_7_4_sp4_v_t_46
T_7_7_lc_trk_g0_6
T_7_7_wire_logic_cluster/lc_3/in_1

T_6_6_wire_logic_cluster/lc_1/out
T_7_4_sp4_v_t_46
T_7_7_lc_trk_g0_6
T_7_7_wire_logic_cluster/lc_5/in_1

T_6_6_wire_logic_cluster/lc_1/out
T_6_6_sp4_h_l_7
T_2_6_sp4_h_l_3
T_4_6_lc_trk_g3_6
T_4_6_input_2_1
T_4_6_wire_logic_cluster/lc_1/in_2

T_6_6_wire_logic_cluster/lc_1/out
T_6_6_sp4_h_l_7
T_2_6_sp4_h_l_3
T_5_2_sp4_v_t_44
T_4_5_lc_trk_g3_4
T_4_5_wire_logic_cluster/lc_4/in_3

T_6_6_wire_logic_cluster/lc_1/out
T_6_6_sp4_h_l_7
T_2_6_sp4_h_l_3
T_5_2_sp4_v_t_44
T_5_4_lc_trk_g3_1
T_5_4_wire_logic_cluster/lc_7/in_3

T_6_6_wire_logic_cluster/lc_1/out
T_7_6_sp4_h_l_2
T_6_6_sp4_v_t_39
T_6_9_lc_trk_g1_7
T_6_9_wire_logic_cluster/lc_6/in_0

T_6_6_wire_logic_cluster/lc_1/out
T_7_6_sp4_h_l_2
T_6_6_sp4_v_t_39
T_6_9_lc_trk_g1_7
T_6_9_wire_logic_cluster/lc_3/in_1

T_6_6_wire_logic_cluster/lc_1/out
T_7_6_sp4_h_l_2
T_6_6_sp4_v_t_39
T_6_9_lc_trk_g1_7
T_6_9_wire_logic_cluster/lc_1/in_1

T_6_6_wire_logic_cluster/lc_1/out
T_7_6_sp4_h_l_2
T_6_6_sp4_v_t_39
T_6_9_lc_trk_g1_7
T_6_9_wire_logic_cluster/lc_5/in_1

T_6_6_wire_logic_cluster/lc_1/out
T_7_6_sp4_h_l_2
T_6_6_sp4_v_t_39
T_6_9_lc_trk_g1_7
T_6_9_input_2_4
T_6_9_wire_logic_cluster/lc_4/in_2

T_6_6_wire_logic_cluster/lc_1/out
T_7_4_sp4_v_t_46
T_8_8_sp4_h_l_5
T_8_8_lc_trk_g1_0
T_8_8_wire_logic_cluster/lc_6/in_3

T_6_6_wire_logic_cluster/lc_1/out
T_6_6_sp4_h_l_7
T_6_6_lc_trk_g1_2
T_6_6_wire_logic_cluster/lc_1/in_0

T_6_6_wire_logic_cluster/lc_1/out
T_6_6_sp4_h_l_7
T_6_6_lc_trk_g1_2
T_6_6_wire_logic_cluster/lc_0/in_1

T_6_6_wire_logic_cluster/lc_1/out
T_7_4_sp4_v_t_46
T_7_7_lc_trk_g0_6
T_7_7_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_48
T_6_7_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g2_0
T_7_8_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.mem0.w_data_4
T_4_5_wire_logic_cluster/lc_6/out
T_3_6_lc_trk_g1_6
T_3_6_wire_bram/ram/WDATA_8

End 

Net : uu2.N_361_cascade_
T_4_5_wire_logic_cluster/lc_5/ltout
T_4_5_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.mem0.un51_w_data_displaying_cascade_
T_4_6_wire_logic_cluster/lc_2/ltout
T_4_6_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.mem0.w_data_5
T_4_6_wire_logic_cluster/lc_3/out
T_3_6_lc_trk_g2_3
T_3_6_wire_bram/ram/WDATA_10

End 

Net : uu2.un15_w_data_displaying_6_cascade_
T_7_7_wire_logic_cluster/lc_4/ltout
T_7_7_wire_logic_cluster/lc_5/in_2

End 

Net : L3_tx_data_2
T_9_5_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g0_4
T_8_6_wire_logic_cluster/lc_4/in_0

T_9_5_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g0_4
T_8_6_wire_logic_cluster/lc_2/in_0

T_9_5_wire_logic_cluster/lc_4/out
T_2_5_sp12_h_l_0
T_4_5_lc_trk_g0_7
T_4_5_wire_logic_cluster/lc_7/in_0

T_9_5_wire_logic_cluster/lc_4/out
T_2_5_sp12_h_l_0
T_4_5_lc_trk_g0_7
T_4_5_wire_logic_cluster/lc_1/in_0

End 

Net : uu2.N_86_cascade_
T_8_6_wire_logic_cluster/lc_4/ltout
T_8_6_wire_logic_cluster/lc_5/in_2

End 

Net : L3_tx_data_0
T_8_6_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g3_0
T_8_6_wire_logic_cluster/lc_4/in_3

T_8_6_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g3_0
T_8_6_wire_logic_cluster/lc_2/in_3

T_8_6_wire_logic_cluster/lc_0/out
T_7_6_lc_trk_g3_0
T_7_6_wire_logic_cluster/lc_2/in_1

T_8_6_wire_logic_cluster/lc_0/out
T_5_6_sp12_h_l_0
T_4_0_span12_vert_11
T_4_5_lc_trk_g2_3
T_4_5_wire_logic_cluster/lc_2/in_3

End 

Net : L3_tx_data_1
T_9_6_wire_logic_cluster/lc_7/out
T_8_6_lc_trk_g2_7
T_8_6_wire_logic_cluster/lc_4/in_1

T_9_6_wire_logic_cluster/lc_7/out
T_8_6_lc_trk_g2_7
T_8_6_wire_logic_cluster/lc_2/in_1

T_9_6_wire_logic_cluster/lc_7/out
T_8_6_sp4_h_l_6
T_7_6_lc_trk_g0_6
T_7_6_wire_logic_cluster/lc_2/in_0

T_9_6_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_46
T_6_5_sp4_h_l_11
T_2_5_sp4_h_l_2
T_4_5_lc_trk_g3_7
T_4_5_wire_logic_cluster/lc_1/in_1

T_9_6_wire_logic_cluster/lc_7/out
T_0_6_span12_horz_5
T_4_6_lc_trk_g1_5
T_4_6_wire_logic_cluster/lc_7/in_1

End 

Net : uu2.mem0.ram512X8_inst_RNOZ0Z_47
T_6_7_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g3_7
T_7_8_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.bitmapZ0Z_221
T_6_6_wire_logic_cluster/lc_7/out
T_6_4_sp4_v_t_43
T_5_8_lc_trk_g1_6
T_5_8_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.un28_w_addr_user_i_0
T_8_6_wire_logic_cluster/lc_3/out
T_7_6_lc_trk_g2_3
T_7_6_wire_logic_cluster/lc_4/in_3

T_8_6_wire_logic_cluster/lc_3/out
T_6_6_sp4_h_l_3
T_6_6_lc_trk_g1_6
T_6_6_wire_logic_cluster/lc_5/in_0

T_8_6_wire_logic_cluster/lc_3/out
T_6_6_sp4_h_l_3
T_6_6_lc_trk_g1_6
T_6_6_wire_logic_cluster/lc_4/in_3

T_8_6_wire_logic_cluster/lc_3/out
T_6_6_sp4_h_l_3
T_6_6_lc_trk_g1_6
T_6_6_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.un28_w_addr_user_i_0_0
T_7_6_wire_logic_cluster/lc_4/out
T_8_5_sp4_v_t_41
T_5_5_sp4_h_l_10
T_6_5_lc_trk_g2_2
T_6_5_wire_logic_cluster/lc_7/cen

T_7_6_wire_logic_cluster/lc_4/out
T_8_5_sp4_v_t_41
T_5_5_sp4_h_l_10
T_6_5_lc_trk_g2_2
T_6_5_wire_logic_cluster/lc_7/cen

T_7_6_wire_logic_cluster/lc_4/out
T_8_5_sp4_v_t_41
T_5_5_sp4_h_l_10
T_6_5_lc_trk_g2_2
T_6_5_wire_logic_cluster/lc_7/cen

T_7_6_wire_logic_cluster/lc_4/out
T_7_0_span12_vert_19
T_7_5_lc_trk_g3_3
T_7_5_wire_logic_cluster/lc_0/cen

T_7_6_wire_logic_cluster/lc_4/out
T_7_0_span12_vert_19
T_7_5_lc_trk_g3_3
T_7_5_wire_logic_cluster/lc_0/cen

T_7_6_wire_logic_cluster/lc_4/out
T_7_0_span12_vert_19
T_7_5_lc_trk_g3_3
T_7_5_wire_logic_cluster/lc_0/cen

End 

Net : uu2.N_97_cascade_
T_8_6_wire_logic_cluster/lc_2/ltout
T_8_6_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.N_84_cascade_
T_8_6_wire_logic_cluster/lc_1/ltout
T_8_6_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.bitmapZ0Z_66
T_5_6_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g2_7
T_5_6_wire_logic_cluster/lc_1/in_0

End 

Net : uu2.mem0.bitmap_pmux_u_ns_1_N_2_7_0_cascade_
T_5_7_wire_logic_cluster/lc_4/ltout
T_5_7_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.mem0.g1_2_0
T_5_7_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g1_5
T_4_8_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.bitmapZ0Z_194
T_5_6_wire_logic_cluster/lc_6/out
T_5_6_lc_trk_g1_6
T_5_6_input_2_1
T_5_6_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.mem0.g0_7_5_0_cascade_
T_8_8_wire_logic_cluster/lc_0/ltout
T_8_8_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.un31_w_data_displaying_0_a2_1_cascade_
T_7_7_wire_logic_cluster/lc_2/ltout
T_7_7_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.mem0.g1_6_cascade_
T_5_8_wire_logic_cluster/lc_3/ltout
T_5_8_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.mem0.bitmap_pmux_sn_N_42_0_cascade_
T_5_8_wire_logic_cluster/lc_2/ltout
T_5_8_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.bitmap_pmux_sn_N_31_0_cascade_
T_7_8_wire_logic_cluster/lc_3/ltout
T_7_8_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.mem0.w_data_6
T_4_6_wire_logic_cluster/lc_4/out
T_3_6_lc_trk_g3_4
T_3_6_wire_bram/ram/WDATA_12

End 

Net : uu2.N_61
T_4_6_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g2_1
T_4_6_wire_logic_cluster/lc_4/in_1

T_4_6_wire_logic_cluster/lc_1/out
T_0_6_span12_horz_2
T_8_6_lc_trk_g1_2
T_8_6_wire_logic_cluster/lc_6/in_3

T_4_6_wire_logic_cluster/lc_1/out
T_4_4_sp4_v_t_47
T_5_8_sp4_h_l_10
T_6_8_lc_trk_g2_2
T_6_8_wire_logic_cluster/lc_2/in_0

End 

Net : uu2.un15_w_data_displaying_i_i_o2_0
T_7_7_wire_logic_cluster/lc_6/out
T_7_6_sp4_v_t_44
T_4_6_sp4_h_l_9
T_4_6_lc_trk_g0_4
T_4_6_wire_logic_cluster/lc_1/in_1

T_7_7_wire_logic_cluster/lc_6/out
T_7_6_sp4_v_t_44
T_6_9_lc_trk_g3_4
T_6_9_wire_logic_cluster/lc_4/in_1

T_7_7_wire_logic_cluster/lc_6/out
T_7_6_sp4_v_t_44
T_6_9_lc_trk_g3_4
T_6_9_input_2_1
T_6_9_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.N_46
T_6_9_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_44
T_3_6_sp4_h_l_3
T_4_6_lc_trk_g3_3
T_4_6_wire_logic_cluster/lc_1/in_3

T_6_9_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_44
T_6_2_sp4_v_t_44
T_5_4_lc_trk_g2_1
T_5_4_wire_logic_cluster/lc_7/in_0

T_6_9_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_44
T_6_2_sp4_v_t_44
T_6_6_lc_trk_g1_1
T_6_6_wire_logic_cluster/lc_1/in_1

T_6_9_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_44
T_6_2_sp4_v_t_44
T_6_6_lc_trk_g1_1
T_6_6_input_2_2
T_6_6_wire_logic_cluster/lc_2/in_2

T_6_9_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_44
T_6_2_sp4_v_t_44
T_6_6_lc_trk_g1_1
T_6_6_input_2_0
T_6_6_wire_logic_cluster/lc_0/in_2

T_6_9_wire_logic_cluster/lc_2/out
T_6_8_sp4_v_t_36
T_7_8_sp4_h_l_1
T_8_8_lc_trk_g2_1
T_8_8_wire_logic_cluster/lc_6/in_1

T_6_9_wire_logic_cluster/lc_2/out
T_6_6_sp4_v_t_44
T_6_8_lc_trk_g3_1
T_6_8_wire_logic_cluster/lc_7/in_1

T_6_9_wire_logic_cluster/lc_2/out
T_7_6_sp4_v_t_45
T_7_7_lc_trk_g3_5
T_7_7_wire_logic_cluster/lc_7/in_3

T_6_9_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g3_2
T_6_9_wire_logic_cluster/lc_1/in_0

T_6_9_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g3_2
T_6_9_wire_logic_cluster/lc_5/in_0

T_6_9_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g3_2
T_6_9_wire_logic_cluster/lc_6/in_1

T_6_9_wire_logic_cluster/lc_2/out
T_6_9_lc_trk_g3_2
T_6_9_wire_logic_cluster/lc_4/in_3

T_6_9_wire_logic_cluster/lc_2/out
T_5_10_lc_trk_g0_2
T_5_10_wire_logic_cluster/lc_5/in_3

End 

Net : L3_tx_data_rdy
T_7_6_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g1_6
T_8_6_wire_logic_cluster/lc_5/in_0

T_7_6_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g1_6
T_8_6_wire_logic_cluster/lc_3/in_0

T_7_6_wire_logic_cluster/lc_6/out
T_7_5_sp4_v_t_44
T_4_5_sp4_h_l_3
T_4_5_lc_trk_g0_6
T_4_5_wire_logic_cluster/lc_3/in_1

T_7_6_wire_logic_cluster/lc_6/out
T_7_5_sp4_v_t_44
T_4_5_sp4_h_l_3
T_4_5_lc_trk_g0_6
T_4_5_wire_logic_cluster/lc_7/in_3

T_7_6_wire_logic_cluster/lc_6/out
T_7_5_sp4_v_t_44
T_4_5_sp4_h_l_3
T_4_5_lc_trk_g0_6
T_4_5_wire_logic_cluster/lc_6/in_0

T_7_6_wire_logic_cluster/lc_6/out
T_7_5_sp4_v_t_44
T_4_5_sp4_h_l_3
T_4_5_lc_trk_g0_6
T_4_5_wire_logic_cluster/lc_2/in_0

End 

Net : uu2.bitmapZ0Z_197
T_5_6_wire_logic_cluster/lc_3/out
T_5_6_lc_trk_g0_3
T_5_6_wire_logic_cluster/lc_2/in_1

End 

Net : uu2.bitmapZ0Z_69
T_5_6_wire_logic_cluster/lc_5/out
T_5_6_lc_trk_g2_5
T_5_6_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.N_61_cascade_
T_4_6_wire_logic_cluster/lc_1/ltout
T_4_6_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.di_Sones_1
T_8_10_wire_logic_cluster/lc_0/out
T_5_10_sp12_h_l_0
T_4_0_span12_vert_19
T_4_9_lc_trk_g2_3
T_4_9_wire_logic_cluster/lc_7/in_0

T_8_10_wire_logic_cluster/lc_0/out
T_5_10_sp12_h_l_0
T_4_0_span12_vert_19
T_4_9_lc_trk_g2_3
T_4_9_wire_logic_cluster/lc_0/in_3

T_8_10_wire_logic_cluster/lc_0/out
T_5_10_sp12_h_l_0
T_4_0_span12_vert_19
T_4_9_lc_trk_g2_3
T_4_9_wire_logic_cluster/lc_4/in_3

T_8_10_wire_logic_cluster/lc_0/out
T_5_10_sp12_h_l_0
T_4_10_lc_trk_g1_0
T_4_10_wire_logic_cluster/lc_0/in_1

T_8_10_wire_logic_cluster/lc_0/out
T_5_10_sp12_h_l_0
T_4_10_lc_trk_g1_0
T_4_10_wire_logic_cluster/lc_2/in_1

T_8_10_wire_logic_cluster/lc_0/out
T_5_10_sp12_h_l_0
T_4_10_lc_trk_g1_0
T_4_10_wire_logic_cluster/lc_4/in_1

T_8_10_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g1_0
T_8_9_wire_logic_cluster/lc_4/in_3

T_8_10_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g1_0
T_8_9_wire_logic_cluster/lc_0/in_3

T_8_10_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g1_0
T_8_9_input_2_3
T_8_9_wire_logic_cluster/lc_3/in_2

T_8_10_wire_logic_cluster/lc_0/out
T_9_6_sp4_v_t_36
T_10_6_sp4_h_l_6
T_9_6_lc_trk_g1_6
T_9_6_wire_logic_cluster/lc_6/in_1

T_8_10_wire_logic_cluster/lc_0/out
T_8_10_lc_trk_g1_0
T_8_10_wire_logic_cluster/lc_2/in_1

T_8_10_wire_logic_cluster/lc_0/out
T_8_10_lc_trk_g1_0
T_8_10_wire_logic_cluster/lc_0/in_1

T_8_10_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g0_0
T_9_10_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT.bcd2segment1.segment_0Z0Z_2
T_4_9_wire_logic_cluster/lc_7/out
T_4_6_sp4_v_t_38
T_5_6_sp4_h_l_8
T_6_6_lc_trk_g3_0
T_6_6_wire_logic_cluster/lc_7/in_0

End 

Net : Lab_UT.di_Sones_0
T_8_10_wire_logic_cluster/lc_1/out
T_9_10_sp4_h_l_2
T_5_10_sp4_h_l_2
T_4_6_sp4_v_t_42
T_4_9_lc_trk_g0_2
T_4_9_wire_logic_cluster/lc_7/in_3

T_8_10_wire_logic_cluster/lc_1/out
T_9_10_sp4_h_l_2
T_5_10_sp4_h_l_2
T_4_6_sp4_v_t_42
T_4_9_lc_trk_g0_2
T_4_9_wire_logic_cluster/lc_0/in_0

T_8_10_wire_logic_cluster/lc_1/out
T_9_10_sp4_h_l_2
T_5_10_sp4_h_l_2
T_4_6_sp4_v_t_42
T_4_9_lc_trk_g0_2
T_4_9_wire_logic_cluster/lc_4/in_0

T_8_10_wire_logic_cluster/lc_1/out
T_9_10_sp4_h_l_2
T_5_10_sp4_h_l_2
T_4_10_lc_trk_g0_2
T_4_10_input_2_0
T_4_10_wire_logic_cluster/lc_0/in_2

T_8_10_wire_logic_cluster/lc_1/out
T_9_10_sp4_h_l_2
T_5_10_sp4_h_l_2
T_4_10_lc_trk_g0_2
T_4_10_input_2_2
T_4_10_wire_logic_cluster/lc_2/in_2

T_8_10_wire_logic_cluster/lc_1/out
T_9_10_sp4_h_l_2
T_5_10_sp4_h_l_2
T_4_10_lc_trk_g0_2
T_4_10_input_2_4
T_4_10_wire_logic_cluster/lc_4/in_2

T_8_10_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g0_1
T_8_9_wire_logic_cluster/lc_4/in_1

T_8_10_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g0_1
T_8_9_wire_logic_cluster/lc_0/in_1

T_8_10_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g0_1
T_8_9_wire_logic_cluster/lc_3/in_0

T_8_10_wire_logic_cluster/lc_1/out
T_8_0_span12_vert_21
T_8_6_lc_trk_g3_2
T_8_6_wire_logic_cluster/lc_0/in_3

T_8_10_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g2_1
T_8_10_wire_logic_cluster/lc_2/in_3

T_8_10_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g2_1
T_8_10_wire_logic_cluster/lc_1/in_0

T_8_10_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g0_1
T_9_10_input_2_3
T_9_10_wire_logic_cluster/lc_3/in_2

T_8_10_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g2_1
T_8_10_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.di_Sones_2
T_8_10_wire_logic_cluster/lc_3/out
T_6_10_sp4_h_l_3
T_5_6_sp4_v_t_45
T_4_9_lc_trk_g3_5
T_4_9_wire_logic_cluster/lc_7/in_1

T_8_10_wire_logic_cluster/lc_3/out
T_6_10_sp4_h_l_3
T_5_6_sp4_v_t_45
T_4_10_lc_trk_g2_0
T_4_10_wire_logic_cluster/lc_0/in_0

T_8_10_wire_logic_cluster/lc_3/out
T_6_10_sp4_h_l_3
T_5_6_sp4_v_t_45
T_4_10_lc_trk_g2_0
T_4_10_wire_logic_cluster/lc_2/in_0

T_8_10_wire_logic_cluster/lc_3/out
T_6_10_sp4_h_l_3
T_5_6_sp4_v_t_45
T_4_10_lc_trk_g2_0
T_4_10_wire_logic_cluster/lc_4/in_0

T_8_10_wire_logic_cluster/lc_3/out
T_6_10_sp4_h_l_3
T_5_6_sp4_v_t_45
T_4_9_lc_trk_g3_5
T_4_9_input_2_0
T_4_9_wire_logic_cluster/lc_0/in_2

T_8_10_wire_logic_cluster/lc_3/out
T_6_10_sp4_h_l_3
T_5_6_sp4_v_t_45
T_4_9_lc_trk_g3_5
T_4_9_input_2_4
T_4_9_wire_logic_cluster/lc_4/in_2

T_8_10_wire_logic_cluster/lc_3/out
T_8_9_lc_trk_g1_3
T_8_9_wire_logic_cluster/lc_4/in_0

T_8_10_wire_logic_cluster/lc_3/out
T_8_9_lc_trk_g1_3
T_8_9_wire_logic_cluster/lc_0/in_0

T_8_10_wire_logic_cluster/lc_3/out
T_8_9_lc_trk_g1_3
T_8_9_wire_logic_cluster/lc_3/in_3

T_8_10_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_47
T_9_3_sp4_v_t_36
T_9_5_lc_trk_g2_1
T_9_5_wire_logic_cluster/lc_4/in_3

T_8_10_wire_logic_cluster/lc_3/out
T_9_10_lc_trk_g0_3
T_9_10_wire_logic_cluster/lc_3/in_0

T_8_10_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g1_3
T_8_10_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.di_Sones_3
T_8_10_wire_logic_cluster/lc_7/out
T_8_9_sp4_v_t_46
T_5_9_sp4_h_l_5
T_4_9_lc_trk_g0_5
T_4_9_input_2_7
T_4_9_wire_logic_cluster/lc_7/in_2

T_8_10_wire_logic_cluster/lc_7/out
T_8_9_sp4_v_t_46
T_5_9_sp4_h_l_5
T_4_9_lc_trk_g0_5
T_4_9_wire_logic_cluster/lc_0/in_1

T_8_10_wire_logic_cluster/lc_7/out
T_8_9_sp4_v_t_46
T_5_9_sp4_h_l_5
T_4_9_lc_trk_g0_5
T_4_9_wire_logic_cluster/lc_4/in_1

T_8_10_wire_logic_cluster/lc_7/out
T_0_10_span12_horz_6
T_4_10_lc_trk_g1_6
T_4_10_wire_logic_cluster/lc_0/in_3

T_8_10_wire_logic_cluster/lc_7/out
T_0_10_span12_horz_6
T_4_10_lc_trk_g1_6
T_4_10_wire_logic_cluster/lc_2/in_3

T_8_10_wire_logic_cluster/lc_7/out
T_0_10_span12_horz_6
T_4_10_lc_trk_g1_6
T_4_10_wire_logic_cluster/lc_4/in_3

T_8_10_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g1_7
T_8_9_input_2_4
T_8_9_wire_logic_cluster/lc_4/in_2

T_8_10_wire_logic_cluster/lc_7/out
T_8_9_lc_trk_g1_7
T_8_9_input_2_0
T_8_9_wire_logic_cluster/lc_0/in_2

T_8_10_wire_logic_cluster/lc_7/out
T_0_10_span12_horz_6
T_9_0_span12_vert_18
T_9_6_lc_trk_g2_1
T_9_6_wire_logic_cluster/lc_0/in_1

T_8_10_wire_logic_cluster/lc_7/out
T_8_10_lc_trk_g1_7
T_8_10_wire_logic_cluster/lc_7/in_3

T_8_10_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g1_7
T_9_10_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.dictrl.dicRun_2
T_8_13_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g2_5
T_8_13_wire_logic_cluster/lc_4/in_3

T_8_13_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g1_5
T_8_14_wire_logic_cluster/lc_3/in_3

T_8_13_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g2_5
T_9_12_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.Run
T_8_13_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_9
T_5_5_sp4_v_t_44
T_5_6_lc_trk_g3_4
T_5_6_wire_logic_cluster/lc_4/in_3

T_8_13_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_9
T_5_5_sp4_v_t_44
T_5_6_lc_trk_g3_4
T_5_6_wire_logic_cluster/lc_3/in_0

T_8_13_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_9
T_5_5_sp4_v_t_44
T_5_6_lc_trk_g3_4
T_5_6_wire_logic_cluster/lc_7/in_0

T_8_13_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_9
T_5_5_sp4_v_t_39
T_5_6_lc_trk_g3_7
T_5_6_wire_logic_cluster/lc_6/in_0

T_8_13_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_9
T_5_9_sp4_v_t_38
T_4_11_lc_trk_g1_3
T_4_11_wire_logic_cluster/lc_0/in_0

T_8_13_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_9
T_5_9_sp4_v_t_38
T_5_10_lc_trk_g2_6
T_5_10_wire_logic_cluster/lc_7/in_1

T_8_13_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_9
T_5_9_sp4_v_t_38
T_4_11_lc_trk_g1_3
T_4_11_wire_logic_cluster/lc_1/in_1

T_8_13_wire_logic_cluster/lc_4/out
T_7_13_sp4_h_l_0
T_6_9_sp4_v_t_37
T_6_11_lc_trk_g3_0
T_6_11_wire_logic_cluster/lc_4/in_3

T_8_13_wire_logic_cluster/lc_4/out
T_7_13_sp4_h_l_0
T_6_9_sp4_v_t_37
T_6_5_sp4_v_t_37
T_6_6_lc_trk_g3_5
T_6_6_wire_logic_cluster/lc_7/in_3

T_8_13_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_9
T_8_9_lc_trk_g3_4
T_8_9_wire_logic_cluster/lc_6/in_3

T_8_13_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_9
T_5_9_sp4_v_t_38
T_4_10_lc_trk_g2_6
T_4_10_wire_logic_cluster/lc_3/in_3

T_8_13_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_9
T_5_9_sp4_v_t_38
T_4_10_lc_trk_g2_6
T_4_10_wire_logic_cluster/lc_1/in_3

T_8_13_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_9
T_5_9_sp4_v_t_38
T_4_10_lc_trk_g2_6
T_4_10_wire_logic_cluster/lc_5/in_3

T_8_13_wire_logic_cluster/lc_4/out
T_7_13_sp4_h_l_0
T_6_9_sp4_v_t_37
T_3_9_sp4_h_l_0
T_4_9_lc_trk_g2_0
T_4_9_wire_logic_cluster/lc_1/in_3

T_8_13_wire_logic_cluster/lc_4/out
T_7_13_sp4_h_l_0
T_6_9_sp4_v_t_37
T_3_9_sp4_h_l_0
T_4_9_lc_trk_g2_0
T_4_9_wire_logic_cluster/lc_5/in_3

T_8_13_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_9
T_5_9_sp4_v_t_38
T_5_11_lc_trk_g3_3
T_5_11_wire_logic_cluster/lc_1/in_3

T_8_13_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_9
T_5_9_sp4_v_t_38
T_5_11_lc_trk_g3_3
T_5_11_wire_logic_cluster/lc_3/in_3

T_8_13_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_9
T_5_9_sp4_v_t_38
T_5_10_lc_trk_g2_6
T_5_10_wire_logic_cluster/lc_1/in_3

T_8_13_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_9
T_5_9_sp4_v_t_38
T_5_10_lc_trk_g2_6
T_5_10_wire_logic_cluster/lc_3/in_3

T_8_13_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g2_4
T_7_12_wire_logic_cluster/lc_5/in_3

T_8_13_wire_logic_cluster/lc_4/out
T_7_13_sp4_h_l_0
T_6_9_sp4_v_t_37
T_6_11_lc_trk_g3_0
T_6_11_wire_logic_cluster/lc_3/in_0

T_8_13_wire_logic_cluster/lc_4/out
T_7_13_sp4_h_l_0
T_6_9_sp4_v_t_37
T_6_11_lc_trk_g3_0
T_6_11_wire_logic_cluster/lc_1/in_0

T_8_13_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_9
T_8_9_lc_trk_g3_4
T_8_9_wire_logic_cluster/lc_1/in_0

T_8_13_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_9
T_7_9_lc_trk_g2_1
T_7_9_wire_logic_cluster/lc_7/in_0

T_8_13_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_9
T_7_9_lc_trk_g2_1
T_7_9_wire_logic_cluster/lc_6/in_1

T_8_13_wire_logic_cluster/lc_4/out
T_7_13_sp4_h_l_0
T_6_9_sp4_v_t_37
T_6_10_lc_trk_g3_5
T_6_10_wire_logic_cluster/lc_1/in_3

T_8_13_wire_logic_cluster/lc_4/out
T_7_13_sp4_h_l_0
T_6_9_sp4_v_t_37
T_6_10_lc_trk_g3_5
T_6_10_wire_logic_cluster/lc_7/in_3

T_8_13_wire_logic_cluster/lc_4/out
T_7_13_sp4_h_l_0
T_6_9_sp4_v_t_37
T_6_10_lc_trk_g3_5
T_6_10_wire_logic_cluster/lc_3/in_3

T_8_13_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_44
T_6_9_sp4_h_l_9
T_7_9_lc_trk_g2_1
T_7_9_wire_logic_cluster/lc_2/in_3

T_8_13_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g2_4
T_7_12_wire_logic_cluster/lc_2/in_0

End 

Net : Lab_UT.dictrl.state_i_3Z0Z_2
T_8_13_wire_logic_cluster/lc_2/out
T_8_13_lc_trk_g0_2
T_8_13_wire_logic_cluster/lc_4/in_0

T_8_13_wire_logic_cluster/lc_2/out
T_8_14_lc_trk_g1_2
T_8_14_wire_logic_cluster/lc_0/in_3

T_8_13_wire_logic_cluster/lc_2/out
T_9_13_lc_trk_g1_2
T_9_13_wire_logic_cluster/lc_6/in_1

T_8_13_wire_logic_cluster/lc_2/out
T_9_12_lc_trk_g2_2
T_9_12_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.bcd2segment4.segment_0Z0Z_1_cascade_
T_5_6_wire_logic_cluster/lc_4/ltout
T_5_6_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.state_0
T_9_14_wire_logic_cluster/lc_3/out
T_8_13_lc_trk_g2_3
T_8_13_wire_logic_cluster/lc_4/in_1

T_9_14_wire_logic_cluster/lc_3/out
T_9_13_sp4_v_t_38
T_6_13_sp4_h_l_9
T_7_13_lc_trk_g3_1
T_7_13_wire_logic_cluster/lc_7/in_3

T_9_14_wire_logic_cluster/lc_3/out
T_9_13_sp4_v_t_38
T_6_13_sp4_h_l_9
T_7_13_lc_trk_g3_1
T_7_13_wire_logic_cluster/lc_3/in_3

T_9_14_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g2_3
T_8_14_wire_logic_cluster/lc_2/in_3

T_9_14_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g2_3
T_8_14_wire_logic_cluster/lc_1/in_0

T_9_14_wire_logic_cluster/lc_3/out
T_9_13_lc_trk_g0_3
T_9_13_wire_logic_cluster/lc_6/in_3

T_9_14_wire_logic_cluster/lc_3/out
T_9_10_sp4_v_t_43
T_8_12_lc_trk_g0_6
T_8_12_wire_logic_cluster/lc_1/in_3

T_9_14_wire_logic_cluster/lc_3/out
T_9_10_sp4_v_t_43
T_8_12_lc_trk_g0_6
T_8_12_wire_logic_cluster/lc_2/in_0

T_9_14_wire_logic_cluster/lc_3/out
T_9_13_sp4_v_t_38
T_6_13_sp4_h_l_9
T_7_13_lc_trk_g3_1
T_7_13_wire_logic_cluster/lc_4/in_0

T_9_14_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g2_3
T_8_14_wire_logic_cluster/lc_4/in_3

T_9_14_wire_logic_cluster/lc_3/out
T_9_10_sp4_v_t_43
T_8_12_lc_trk_g0_6
T_8_12_wire_logic_cluster/lc_5/in_3

T_9_14_wire_logic_cluster/lc_3/out
T_9_10_sp4_v_t_43
T_9_12_lc_trk_g3_6
T_9_12_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.di_Mtens_1
T_8_11_wire_logic_cluster/lc_6/out
T_9_10_sp4_v_t_45
T_9_6_sp4_v_t_45
T_6_6_sp4_h_l_8
T_5_2_sp4_v_t_36
T_5_5_lc_trk_g0_4
T_5_5_wire_logic_cluster/lc_7/in_1

T_8_11_wire_logic_cluster/lc_6/out
T_9_10_sp4_v_t_45
T_9_6_sp4_v_t_45
T_6_6_sp4_h_l_8
T_5_6_lc_trk_g1_0
T_5_6_wire_logic_cluster/lc_0/in_1

T_8_11_wire_logic_cluster/lc_6/out
T_9_10_sp4_v_t_45
T_6_10_sp4_h_l_2
T_5_6_sp4_v_t_39
T_4_7_lc_trk_g2_7
T_4_7_wire_logic_cluster/lc_6/in_3

T_8_11_wire_logic_cluster/lc_6/out
T_7_10_lc_trk_g3_6
T_7_10_wire_logic_cluster/lc_3/in_0

T_8_11_wire_logic_cluster/lc_6/out
T_9_10_sp4_v_t_45
T_9_6_sp4_v_t_45
T_9_7_lc_trk_g2_5
T_9_7_wire_logic_cluster/lc_1/in_0

T_8_11_wire_logic_cluster/lc_6/out
T_9_10_sp4_v_t_45
T_9_6_sp4_v_t_45
T_6_6_sp4_h_l_8
T_5_6_lc_trk_g0_0
T_5_6_wire_logic_cluster/lc_4/in_0

T_8_11_wire_logic_cluster/lc_6/out
T_8_11_sp4_h_l_1
T_7_11_lc_trk_g0_1
T_7_11_wire_logic_cluster/lc_2/in_1

T_8_11_wire_logic_cluster/lc_6/out
T_9_10_sp4_v_t_45
T_6_10_sp4_h_l_2
T_5_10_lc_trk_g1_2
T_5_10_wire_logic_cluster/lc_0/in_1

T_8_11_wire_logic_cluster/lc_6/out
T_9_10_sp4_v_t_45
T_6_10_sp4_h_l_2
T_5_10_lc_trk_g1_2
T_5_10_wire_logic_cluster/lc_2/in_1

T_8_11_wire_logic_cluster/lc_6/out
T_9_10_sp4_v_t_45
T_8_12_lc_trk_g2_0
T_8_12_wire_logic_cluster/lc_3/in_1

T_8_11_wire_logic_cluster/lc_6/out
T_8_11_sp4_h_l_1
T_7_11_lc_trk_g0_1
T_7_11_wire_logic_cluster/lc_0/in_1

T_8_11_wire_logic_cluster/lc_6/out
T_9_10_sp4_v_t_45
T_9_6_sp4_v_t_45
T_10_6_sp4_h_l_8
T_9_6_lc_trk_g1_0
T_9_6_wire_logic_cluster/lc_6/in_3

T_8_11_wire_logic_cluster/lc_6/out
T_8_11_sp4_h_l_1
T_8_11_lc_trk_g0_4
T_8_11_wire_logic_cluster/lc_5/in_1

T_8_11_wire_logic_cluster/lc_6/out
T_8_11_sp4_h_l_1
T_8_11_lc_trk_g0_4
T_8_11_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.bcd2segment4.segment_i_1Z0Z_5
T_5_5_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g1_7
T_5_6_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.state_i_3_3
T_9_9_wire_logic_cluster/lc_2/out
T_9_9_sp4_h_l_9
T_8_9_sp4_v_t_38
T_8_13_sp4_v_t_38
T_8_14_lc_trk_g2_6
T_8_14_wire_logic_cluster/lc_1/in_3

T_9_9_wire_logic_cluster/lc_2/out
T_9_9_sp4_h_l_9
T_8_9_sp4_v_t_38
T_7_13_lc_trk_g1_3
T_7_13_wire_logic_cluster/lc_7/in_1

T_9_9_wire_logic_cluster/lc_2/out
T_9_9_sp4_h_l_9
T_8_9_sp4_v_t_38
T_7_13_lc_trk_g1_3
T_7_13_wire_logic_cluster/lc_3/in_1

T_9_9_wire_logic_cluster/lc_2/out
T_9_7_sp12_v_t_23
T_9_13_lc_trk_g2_4
T_9_13_input_2_6
T_9_13_wire_logic_cluster/lc_6/in_2

T_9_9_wire_logic_cluster/lc_2/out
T_9_9_sp4_h_l_9
T_8_9_sp4_v_t_38
T_7_13_lc_trk_g1_3
T_7_13_wire_logic_cluster/lc_1/in_3

T_9_9_wire_logic_cluster/lc_2/out
T_9_9_sp4_h_l_9
T_8_9_sp4_v_t_38
T_8_13_sp4_v_t_38
T_8_14_lc_trk_g2_6
T_8_14_wire_logic_cluster/lc_4/in_0

T_9_9_wire_logic_cluster/lc_2/out
T_9_9_sp4_h_l_9
T_8_9_sp4_v_t_38
T_8_12_lc_trk_g1_6
T_8_12_wire_logic_cluster/lc_2/in_3

T_9_9_wire_logic_cluster/lc_2/out
T_9_9_sp4_h_l_9
T_8_9_sp4_v_t_38
T_7_13_lc_trk_g1_3
T_7_13_input_2_4
T_7_13_wire_logic_cluster/lc_4/in_2

T_9_9_wire_logic_cluster/lc_2/out
T_9_9_sp4_h_l_9
T_8_9_sp4_v_t_38
T_8_12_lc_trk_g1_6
T_8_12_wire_logic_cluster/lc_5/in_0

End 

Net : Lab_UT.dictrl.next_stateZ0Z_1
T_7_14_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g2_6
T_7_14_wire_logic_cluster/lc_1/in_1

T_7_14_wire_logic_cluster/lc_6/out
T_8_13_lc_trk_g2_6
T_8_13_wire_logic_cluster/lc_5/in_1

End 

Net : Lab_UT.dictrl.un1_state_21_reti_i
T_7_14_wire_logic_cluster/lc_1/out
T_8_14_sp4_h_l_2
T_7_10_sp4_v_t_42
T_7_13_lc_trk_g0_2
T_7_13_wire_logic_cluster/lc_5/cen

T_7_14_wire_logic_cluster/lc_1/out
T_7_14_sp4_h_l_7
T_7_14_lc_trk_g0_2
T_7_14_wire_logic_cluster/lc_0/cen

T_7_14_wire_logic_cluster/lc_1/out
T_8_12_sp4_v_t_46
T_8_14_lc_trk_g3_3
T_8_14_wire_logic_cluster/lc_4/cen

T_7_14_wire_logic_cluster/lc_1/out
T_8_11_sp4_v_t_43
T_8_12_lc_trk_g3_3
T_8_12_wire_logic_cluster/lc_3/cen

End 

Net : Lab_UT.dictrl.next_state_set_0
T_8_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_36
T_7_14_lc_trk_g1_1
T_7_14_wire_logic_cluster/lc_6/in_0

T_8_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_36
T_8_13_lc_trk_g0_4
T_8_13_wire_logic_cluster/lc_0/in_0

T_8_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_36
T_8_13_lc_trk_g0_4
T_8_13_wire_logic_cluster/lc_1/in_3

T_8_11_wire_logic_cluster/lc_2/out
T_8_10_sp4_v_t_36
T_8_14_lc_trk_g1_1
T_8_14_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.dictrl.state_0_RNITFCD1Z0Z_1
T_8_14_wire_logic_cluster/lc_1/out
T_8_3_sp12_v_t_22
T_8_11_lc_trk_g2_1
T_8_11_wire_logic_cluster/lc_2/in_1

T_8_14_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_38
T_6_14_sp4_h_l_8
T_8_14_lc_trk_g3_5
T_8_14_wire_logic_cluster/lc_5/s_r

End 

Net : uu2.N_97
T_8_6_wire_logic_cluster/lc_2/out
T_9_5_sp4_v_t_37
T_6_5_sp4_h_l_0
T_6_5_lc_trk_g0_5
T_6_5_wire_logic_cluster/lc_3/in_0

T_8_6_wire_logic_cluster/lc_2/out
T_3_6_sp12_h_l_0
T_6_6_lc_trk_g0_0
T_6_6_wire_logic_cluster/lc_4/in_0

T_8_6_wire_logic_cluster/lc_2/out
T_3_6_sp12_h_l_0
T_6_6_lc_trk_g0_0
T_6_6_wire_logic_cluster/lc_6/in_0

T_8_6_wire_logic_cluster/lc_2/out
T_9_5_sp4_v_t_37
T_6_5_sp4_h_l_0
T_6_5_lc_trk_g0_5
T_6_5_wire_logic_cluster/lc_4/in_3

T_8_6_wire_logic_cluster/lc_2/out
T_9_5_sp4_v_t_37
T_6_5_sp4_h_l_0
T_6_5_lc_trk_g0_5
T_6_5_wire_logic_cluster/lc_2/in_3

T_8_6_wire_logic_cluster/lc_2/out
T_3_6_sp12_h_l_0
T_6_6_lc_trk_g0_0
T_6_6_wire_logic_cluster/lc_5/in_1

T_8_6_wire_logic_cluster/lc_2/out
T_7_5_lc_trk_g2_2
T_7_5_wire_logic_cluster/lc_4/in_0

T_8_6_wire_logic_cluster/lc_2/out
T_7_5_lc_trk_g2_2
T_7_5_wire_logic_cluster/lc_6/in_0

T_8_6_wire_logic_cluster/lc_2/out
T_7_5_lc_trk_g2_2
T_7_5_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.r_data_wire_3
T_3_5_wire_bram/ram/RDATA_6
T_3_4_sp4_v_t_44
T_2_7_lc_trk_g3_4
T_2_7_wire_logic_cluster/lc_3/in_0

End 

Net : uu2.r_data_wire_0
T_3_5_wire_bram/ram/RDATA_0
T_3_3_sp4_v_t_45
T_2_7_lc_trk_g2_0
T_2_7_wire_logic_cluster/lc_0/in_0

End 

Net : Lab_UT.dictrl.next_stateZ0Z_3
T_7_13_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g0_6
T_7_14_wire_logic_cluster/lc_7/in_3

T_7_13_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g0_6
T_7_14_wire_logic_cluster/lc_1/in_3

T_7_13_wire_logic_cluster/lc_6/out
T_8_13_lc_trk_g0_6
T_8_13_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.dictrl.next_state_set_2
T_8_11_wire_logic_cluster/lc_4/out
T_8_10_sp4_v_t_40
T_7_13_lc_trk_g3_0
T_7_13_wire_logic_cluster/lc_6/in_3

T_8_11_wire_logic_cluster/lc_4/out
T_8_9_sp4_v_t_37
T_9_9_sp4_h_l_0
T_9_9_lc_trk_g0_5
T_9_9_wire_logic_cluster/lc_2/in_3

T_8_11_wire_logic_cluster/lc_4/out
T_8_10_sp4_v_t_40
T_8_13_lc_trk_g0_0
T_8_13_wire_logic_cluster/lc_7/in_1

T_8_11_wire_logic_cluster/lc_4/out
T_8_12_lc_trk_g1_4
T_8_12_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.m34_ns_cascade_
T_8_11_wire_logic_cluster/lc_3/ltout
T_8_11_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.dictrl.dicRun_2_reti
T_7_14_wire_logic_cluster/lc_7/out
T_7_9_sp12_v_t_22
T_7_0_span12_vert_17
T_7_6_lc_trk_g3_6
T_7_6_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.didp.m34_nsZ0Z_1
T_7_13_wire_logic_cluster/lc_7/out
T_8_10_sp4_v_t_39
T_8_11_lc_trk_g3_7
T_8_11_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.bcd2segment4.segment_0Z0Z_2
T_5_6_wire_logic_cluster/lc_0/out
T_5_6_lc_trk_g3_0
T_5_6_input_2_3
T_5_6_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.di_Mtens_3
T_7_10_wire_logic_cluster/lc_6/out
T_7_10_sp4_h_l_1
T_6_6_sp4_v_t_43
T_3_6_sp4_h_l_0
T_5_6_lc_trk_g3_5
T_5_6_wire_logic_cluster/lc_0/in_0

T_7_10_wire_logic_cluster/lc_6/out
T_7_10_sp4_h_l_1
T_6_6_sp4_v_t_43
T_6_2_sp4_v_t_39
T_5_5_lc_trk_g2_7
T_5_5_wire_logic_cluster/lc_7/in_0

T_7_10_wire_logic_cluster/lc_6/out
T_7_7_sp4_v_t_36
T_7_10_lc_trk_g0_4
T_7_10_wire_logic_cluster/lc_3/in_3

T_7_10_wire_logic_cluster/lc_6/out
T_7_7_sp4_v_t_36
T_8_11_sp4_h_l_7
T_9_11_lc_trk_g2_7
T_9_11_wire_logic_cluster/lc_0/in_1

T_7_10_wire_logic_cluster/lc_6/out
T_7_7_sp4_v_t_36
T_8_11_sp4_h_l_7
T_7_11_lc_trk_g1_7
T_7_11_wire_logic_cluster/lc_2/in_0

T_7_10_wire_logic_cluster/lc_6/out
T_7_7_sp4_v_t_36
T_4_7_sp4_h_l_7
T_4_7_lc_trk_g1_2
T_4_7_wire_logic_cluster/lc_6/in_1

T_7_10_wire_logic_cluster/lc_6/out
T_7_10_sp4_h_l_1
T_6_6_sp4_v_t_43
T_3_6_sp4_h_l_0
T_5_6_lc_trk_g3_5
T_5_6_input_2_4
T_5_6_wire_logic_cluster/lc_4/in_2

T_7_10_wire_logic_cluster/lc_6/out
T_7_10_sp4_h_l_1
T_3_10_sp4_h_l_9
T_5_10_lc_trk_g2_4
T_5_10_wire_logic_cluster/lc_0/in_0

T_7_10_wire_logic_cluster/lc_6/out
T_7_10_sp4_h_l_1
T_3_10_sp4_h_l_9
T_5_10_lc_trk_g2_4
T_5_10_wire_logic_cluster/lc_2/in_0

T_7_10_wire_logic_cluster/lc_6/out
T_7_10_sp4_h_l_1
T_6_6_sp4_v_t_43
T_7_6_sp4_h_l_6
T_9_6_lc_trk_g2_3
T_9_6_wire_logic_cluster/lc_0/in_3

T_7_10_wire_logic_cluster/lc_6/out
T_7_7_sp4_v_t_36
T_8_11_sp4_h_l_7
T_7_11_lc_trk_g1_7
T_7_11_wire_logic_cluster/lc_0/in_0

T_7_10_wire_logic_cluster/lc_6/out
T_7_7_sp4_v_t_36
T_7_10_lc_trk_g0_4
T_7_10_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.bcd2segment3.segment_i_1Z0Z_1_cascade_
T_6_11_wire_logic_cluster/lc_4/ltout
T_6_11_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.N_207
T_9_9_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_45
T_6_11_sp4_h_l_1
T_6_11_lc_trk_g1_4
T_6_11_wire_logic_cluster/lc_4/in_1

T_9_9_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g1_0
T_9_10_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.di_Mones_0
T_9_8_wire_logic_cluster/lc_6/out
T_9_9_lc_trk_g1_6
T_9_9_wire_logic_cluster/lc_0/in_3

T_9_8_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_44
T_6_11_sp4_h_l_2
T_6_11_lc_trk_g0_7
T_6_11_wire_logic_cluster/lc_7/in_0

T_9_8_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_44
T_6_11_sp4_h_l_2
T_6_11_lc_trk_g0_7
T_6_11_wire_logic_cluster/lc_6/in_3

T_9_8_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g3_6
T_9_8_wire_logic_cluster/lc_0/in_3

T_9_8_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_44
T_6_11_sp4_h_l_2
T_5_11_lc_trk_g0_2
T_5_11_wire_logic_cluster/lc_0/in_0

T_9_8_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_44
T_6_11_sp4_h_l_2
T_5_11_lc_trk_g0_2
T_5_11_wire_logic_cluster/lc_2/in_0

T_9_8_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_41
T_6_10_sp4_h_l_4
T_6_10_lc_trk_g1_1
T_6_10_input_2_0
T_6_10_wire_logic_cluster/lc_0/in_2

T_9_8_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_41
T_6_10_sp4_h_l_4
T_6_10_lc_trk_g1_1
T_6_10_input_2_2
T_6_10_wire_logic_cluster/lc_2/in_2

T_9_8_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_44
T_6_11_sp4_h_l_2
T_6_11_lc_trk_g0_7
T_6_11_wire_logic_cluster/lc_0/in_3

T_9_8_wire_logic_cluster/lc_6/out
T_9_5_sp4_v_t_36
T_9_6_lc_trk_g3_4
T_9_6_wire_logic_cluster/lc_4/in_3

T_9_8_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g3_6
T_9_8_wire_logic_cluster/lc_1/in_0

T_9_8_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g3_6
T_9_8_wire_logic_cluster/lc_4/in_3

T_9_8_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g3_6
T_9_8_wire_logic_cluster/lc_3/in_0

T_9_8_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g3_6
T_9_8_wire_logic_cluster/lc_6/in_3

End 

Net : resetGen_escKey_4
T_7_11_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g0_6
T_8_11_wire_logic_cluster/lc_1/in_1

T_7_11_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g1_6
T_8_11_wire_logic_cluster/lc_4/in_3

T_7_11_wire_logic_cluster/lc_6/out
T_7_10_sp4_v_t_44
T_4_10_sp4_h_l_9
T_0_10_span4_horz_20
T_2_10_lc_trk_g2_4
T_2_10_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.dictrl.next_state_set_0Z0Z_1_cascade_
T_8_11_wire_logic_cluster/lc_1/ltout
T_8_11_wire_logic_cluster/lc_2/in_2

End 

Net : bu_rx_data_6
T_5_12_wire_logic_cluster/lc_1/out
T_5_12_sp4_h_l_7
T_8_8_sp4_v_t_36
T_7_11_lc_trk_g2_4
T_7_11_wire_logic_cluster/lc_6/in_0

T_5_12_wire_logic_cluster/lc_1/out
T_5_12_sp4_h_l_7
T_7_12_lc_trk_g2_2
T_7_12_wire_logic_cluster/lc_4/in_0

T_5_12_wire_logic_cluster/lc_1/out
T_5_12_sp4_h_l_7
T_7_12_lc_trk_g2_2
T_7_12_input_2_0
T_7_12_wire_logic_cluster/lc_0/in_2

T_5_12_wire_logic_cluster/lc_1/out
T_5_12_sp4_h_l_7
T_8_8_sp4_v_t_36
T_7_11_lc_trk_g2_4
T_7_11_wire_logic_cluster/lc_4/in_0

T_5_12_wire_logic_cluster/lc_1/out
T_5_12_sp4_h_l_7
T_5_12_lc_trk_g1_2
T_5_12_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.di_Mones_1
T_9_8_wire_logic_cluster/lc_3/out
T_9_9_lc_trk_g0_3
T_9_9_wire_logic_cluster/lc_0/in_1

T_9_8_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_38
T_6_11_sp4_h_l_3
T_6_11_lc_trk_g1_6
T_6_11_input_2_7
T_6_11_wire_logic_cluster/lc_7/in_2

T_9_8_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_38
T_6_11_sp4_h_l_3
T_6_11_lc_trk_g1_6
T_6_11_wire_logic_cluster/lc_6/in_1

T_9_8_wire_logic_cluster/lc_3/out
T_9_8_lc_trk_g0_3
T_9_8_wire_logic_cluster/lc_0/in_1

T_9_8_wire_logic_cluster/lc_3/out
T_7_8_sp4_h_l_3
T_6_8_sp4_v_t_38
T_6_10_lc_trk_g2_3
T_6_10_wire_logic_cluster/lc_0/in_1

T_9_8_wire_logic_cluster/lc_3/out
T_7_8_sp4_h_l_3
T_6_8_sp4_v_t_38
T_6_10_lc_trk_g2_3
T_6_10_wire_logic_cluster/lc_2/in_1

T_9_8_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_38
T_6_11_sp4_h_l_3
T_6_11_lc_trk_g1_6
T_6_11_wire_logic_cluster/lc_0/in_1

T_9_8_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_38
T_6_11_sp4_h_l_8
T_5_11_lc_trk_g1_0
T_5_11_wire_logic_cluster/lc_0/in_3

T_9_8_wire_logic_cluster/lc_3/out
T_9_7_sp4_v_t_38
T_6_11_sp4_h_l_8
T_5_11_lc_trk_g1_0
T_5_11_wire_logic_cluster/lc_2/in_3

T_9_8_wire_logic_cluster/lc_3/out
T_9_4_sp4_v_t_43
T_9_5_lc_trk_g3_3
T_9_5_wire_logic_cluster/lc_7/in_3

T_9_8_wire_logic_cluster/lc_3/out
T_9_8_lc_trk_g0_3
T_9_8_wire_logic_cluster/lc_4/in_1

T_9_8_wire_logic_cluster/lc_3/out
T_9_8_lc_trk_g0_3
T_9_8_input_2_1
T_9_8_wire_logic_cluster/lc_1/in_2

T_9_8_wire_logic_cluster/lc_3/out
T_9_8_lc_trk_g0_3
T_9_8_input_2_3
T_9_8_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.dictrl.next_state16Z0Z_4
T_6_12_wire_logic_cluster/lc_2/out
T_6_11_sp4_v_t_36
T_7_11_sp4_h_l_6
T_8_11_lc_trk_g2_6
T_8_11_wire_logic_cluster/lc_1/in_3

T_6_12_wire_logic_cluster/lc_2/out
T_7_11_lc_trk_g2_2
T_7_11_wire_logic_cluster/lc_7/in_3

T_6_12_wire_logic_cluster/lc_2/out
T_6_11_sp4_v_t_36
T_7_11_sp4_h_l_6
T_8_11_lc_trk_g2_6
T_8_11_wire_logic_cluster/lc_4/in_0

End 

Net : bu_rx_data_4
T_6_12_wire_logic_cluster/lc_6/out
T_6_12_lc_trk_g2_6
T_6_12_wire_logic_cluster/lc_2/in_0

T_6_12_wire_logic_cluster/lc_6/out
T_6_12_lc_trk_g2_6
T_6_12_wire_logic_cluster/lc_4/in_0

T_6_12_wire_logic_cluster/lc_6/out
T_6_12_lc_trk_g2_6
T_6_12_wire_logic_cluster/lc_0/in_0

T_6_12_wire_logic_cluster/lc_6/out
T_7_12_lc_trk_g0_6
T_7_12_wire_logic_cluster/lc_1/in_3

T_6_12_wire_logic_cluster/lc_6/out
T_6_12_lc_trk_g2_6
T_6_12_wire_logic_cluster/lc_1/in_3

T_6_12_wire_logic_cluster/lc_6/out
T_6_12_lc_trk_g2_6
T_6_12_wire_logic_cluster/lc_7/in_3

End 

Net : bu_rx_data_5
T_5_12_wire_logic_cluster/lc_0/out
T_5_12_sp4_h_l_5
T_8_8_sp4_v_t_46
T_7_11_lc_trk_g3_6
T_7_11_wire_logic_cluster/lc_6/in_1

T_5_12_wire_logic_cluster/lc_0/out
T_6_12_lc_trk_g0_0
T_6_12_input_2_4
T_6_12_wire_logic_cluster/lc_4/in_2

T_5_12_wire_logic_cluster/lc_0/out
T_5_12_sp4_h_l_5
T_7_12_lc_trk_g2_0
T_7_12_wire_logic_cluster/lc_0/in_0

T_5_12_wire_logic_cluster/lc_0/out
T_5_12_sp4_h_l_5
T_8_8_sp4_v_t_46
T_7_11_lc_trk_g3_6
T_7_11_wire_logic_cluster/lc_3/in_0

T_5_12_wire_logic_cluster/lc_0/out
T_6_12_lc_trk_g0_0
T_6_12_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.bcd2segment2.segment_i_1Z0Z_1_cascade_
T_8_9_wire_logic_cluster/lc_6/ltout
T_8_9_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.dictrl.next_state_set_1
T_7_12_wire_logic_cluster/lc_6/out
T_7_11_sp4_v_t_44
T_7_14_lc_trk_g0_4
T_7_14_wire_logic_cluster/lc_3/in_3

T_7_12_wire_logic_cluster/lc_6/out
T_8_13_lc_trk_g3_6
T_8_13_wire_logic_cluster/lc_3/in_0

T_7_12_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g1_6
T_7_13_wire_logic_cluster/lc_2/in_3

T_7_12_wire_logic_cluster/lc_6/out
T_8_13_lc_trk_g3_6
T_8_13_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.dictrl.next_stateZ0Z_2
T_7_14_wire_logic_cluster/lc_3/out
T_7_14_lc_trk_g0_3
T_7_14_wire_logic_cluster/lc_1/in_0

T_7_14_wire_logic_cluster/lc_3/out
T_7_10_sp4_v_t_43
T_7_6_sp4_v_t_39
T_8_6_sp4_h_l_2
T_7_6_lc_trk_g1_2
T_7_6_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.dictrl.next_state_1_sqmuxa_1
T_7_11_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g1_7
T_7_12_wire_logic_cluster/lc_6/in_0

T_7_11_wire_logic_cluster/lc_7/out
T_8_10_sp4_v_t_47
T_7_12_lc_trk_g0_1
T_7_12_wire_logic_cluster/lc_2/in_1

End 

Net : resetGen_escKey_4_cascade_
T_7_11_wire_logic_cluster/lc_6/ltout
T_7_11_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.bcd2segment4.N_217
T_4_7_wire_logic_cluster/lc_6/out
T_5_6_lc_trk_g3_6
T_5_6_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.di_Mtens_2
T_8_5_wire_logic_cluster/lc_0/out
T_9_2_sp4_v_t_41
T_6_6_sp4_h_l_4
T_5_6_sp4_v_t_47
T_4_7_lc_trk_g3_7
T_4_7_wire_logic_cluster/lc_6/in_0

T_8_5_wire_logic_cluster/lc_0/out
T_8_5_sp4_h_l_5
T_7_5_sp4_v_t_40
T_7_9_sp4_v_t_45
T_7_11_lc_trk_g2_0
T_7_11_input_2_2
T_7_11_wire_logic_cluster/lc_2/in_2

T_8_5_wire_logic_cluster/lc_0/out
T_9_2_sp4_v_t_41
T_6_6_sp4_h_l_4
T_5_6_lc_trk_g0_4
T_5_6_input_2_0
T_5_6_wire_logic_cluster/lc_0/in_2

T_8_5_wire_logic_cluster/lc_0/out
T_5_5_sp12_h_l_0
T_5_5_lc_trk_g0_3
T_5_5_input_2_7
T_5_5_wire_logic_cluster/lc_7/in_2

T_8_5_wire_logic_cluster/lc_0/out
T_9_2_sp4_v_t_41
T_6_6_sp4_h_l_4
T_5_6_sp4_v_t_41
T_5_10_lc_trk_g0_4
T_5_10_input_2_0
T_5_10_wire_logic_cluster/lc_0/in_2

T_8_5_wire_logic_cluster/lc_0/out
T_9_2_sp4_v_t_41
T_6_6_sp4_h_l_4
T_5_6_sp4_v_t_41
T_5_10_lc_trk_g0_4
T_5_10_input_2_2
T_5_10_wire_logic_cluster/lc_2/in_2

T_8_5_wire_logic_cluster/lc_0/out
T_9_2_sp4_v_t_41
T_6_6_sp4_h_l_4
T_5_6_lc_trk_g0_4
T_5_6_wire_logic_cluster/lc_5/in_1

T_8_5_wire_logic_cluster/lc_0/out
T_9_6_lc_trk_g3_0
T_9_6_input_2_3
T_9_6_wire_logic_cluster/lc_3/in_2

T_8_5_wire_logic_cluster/lc_0/out
T_8_1_sp12_v_t_23
T_8_12_lc_trk_g2_3
T_8_12_wire_logic_cluster/lc_3/in_0

T_8_5_wire_logic_cluster/lc_0/out
T_8_5_sp4_h_l_5
T_7_5_sp4_v_t_40
T_8_9_sp4_h_l_5
T_9_9_lc_trk_g2_5
T_9_9_wire_logic_cluster/lc_4/in_3

T_8_5_wire_logic_cluster/lc_0/out
T_8_5_sp4_h_l_5
T_7_5_sp4_v_t_40
T_7_9_sp4_v_t_45
T_7_11_lc_trk_g2_0
T_7_11_input_2_0
T_7_11_wire_logic_cluster/lc_0/in_2

T_8_5_wire_logic_cluster/lc_0/out
T_8_1_sp12_v_t_23
T_8_12_lc_trk_g2_3
T_8_12_wire_logic_cluster/lc_7/in_0

T_8_5_wire_logic_cluster/lc_0/out
T_8_5_sp4_h_l_5
T_8_5_lc_trk_g1_0
T_8_5_wire_logic_cluster/lc_0/in_3

End 

Net : bu_rx_data_2
T_6_12_wire_logic_cluster/lc_5/out
T_6_12_lc_trk_g2_5
T_6_12_wire_logic_cluster/lc_2/in_1

T_6_12_wire_logic_cluster/lc_5/out
T_6_12_lc_trk_g2_5
T_6_12_wire_logic_cluster/lc_4/in_1

T_6_12_wire_logic_cluster/lc_5/out
T_6_12_lc_trk_g2_5
T_6_12_wire_logic_cluster/lc_0/in_1

T_6_12_wire_logic_cluster/lc_5/out
T_7_12_lc_trk_g0_5
T_7_12_wire_logic_cluster/lc_0/in_1

T_6_12_wire_logic_cluster/lc_5/out
T_6_12_lc_trk_g2_5
T_6_12_input_2_1
T_6_12_wire_logic_cluster/lc_1/in_2

T_6_12_wire_logic_cluster/lc_5/out
T_7_11_lc_trk_g3_5
T_7_11_wire_logic_cluster/lc_5/in_3

T_6_12_wire_logic_cluster/lc_5/out
T_6_12_lc_trk_g2_5
T_6_12_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT.dictrl.next_state_1_sqmuxa
T_7_12_wire_logic_cluster/lc_5/out
T_8_11_lc_trk_g2_5
T_8_11_wire_logic_cluster/lc_2/in_3

End 

Net : bu_rx_data_3
T_6_12_wire_logic_cluster/lc_7/out
T_6_12_lc_trk_g1_7
T_6_12_input_2_2
T_6_12_wire_logic_cluster/lc_2/in_2

T_6_12_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g0_7
T_7_12_wire_logic_cluster/lc_4/in_1

T_6_12_wire_logic_cluster/lc_7/out
T_6_12_lc_trk_g1_7
T_6_12_input_2_0
T_6_12_wire_logic_cluster/lc_0/in_2

T_6_12_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g0_7
T_7_12_wire_logic_cluster/lc_1/in_0

T_6_12_wire_logic_cluster/lc_7/out
T_6_12_lc_trk_g1_7
T_6_12_wire_logic_cluster/lc_1/in_1

T_6_12_wire_logic_cluster/lc_7/out
T_7_11_lc_trk_g3_7
T_7_11_wire_logic_cluster/lc_1/in_3

T_6_12_wire_logic_cluster/lc_7/out
T_6_12_lc_trk_g1_7
T_6_12_wire_logic_cluster/lc_5/in_3

End 

Net : bu_rx_data_7
T_5_12_wire_logic_cluster/lc_2/out
T_5_11_sp4_v_t_36
T_6_11_sp4_h_l_6
T_7_11_lc_trk_g2_6
T_7_11_input_2_6
T_7_11_wire_logic_cluster/lc_6/in_2

T_5_12_wire_logic_cluster/lc_2/out
T_0_12_span12_horz_3
T_7_12_lc_trk_g0_0
T_7_12_input_2_4
T_7_12_wire_logic_cluster/lc_4/in_2

T_5_12_wire_logic_cluster/lc_2/out
T_0_12_span12_horz_3
T_7_12_lc_trk_g0_0
T_7_12_wire_logic_cluster/lc_3/in_1

T_5_12_wire_logic_cluster/lc_2/out
T_5_11_sp4_v_t_36
T_6_11_sp4_h_l_6
T_7_11_lc_trk_g2_6
T_7_11_wire_logic_cluster/lc_3/in_3

T_5_12_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g0_2
T_5_12_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.bcd2segment4.segment_i_0Z0Z_6
T_7_11_wire_logic_cluster/lc_2/out
T_6_11_lc_trk_g2_2
T_6_11_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.state_1
T_8_13_wire_logic_cluster/lc_1/out
T_8_2_sp12_v_t_22
T_8_14_lc_trk_g3_1
T_8_14_wire_logic_cluster/lc_1/in_1

T_8_13_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g2_1
T_7_13_wire_logic_cluster/lc_7/in_0

T_8_13_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g2_1
T_7_13_wire_logic_cluster/lc_3/in_0

T_8_13_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g1_1
T_9_13_wire_logic_cluster/lc_6/in_0

T_8_13_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g2_1
T_7_13_wire_logic_cluster/lc_1/in_0

T_8_13_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g0_1
T_8_14_wire_logic_cluster/lc_4/in_1

T_8_13_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g2_1
T_7_13_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.di_Mtens_0
T_9_11_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_46
T_6_8_sp4_h_l_5
T_5_4_sp4_v_t_47
T_5_6_lc_trk_g3_2
T_5_6_wire_logic_cluster/lc_0/in_3

T_9_11_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_46
T_6_8_sp4_h_l_5
T_5_4_sp4_v_t_47
T_5_5_lc_trk_g3_7
T_5_5_wire_logic_cluster/lc_7/in_3

T_9_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g0_3
T_9_11_wire_logic_cluster/lc_0/in_3

T_9_11_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_46
T_6_8_sp4_h_l_5
T_5_4_sp4_v_t_47
T_5_6_lc_trk_g3_2
T_5_6_wire_logic_cluster/lc_4/in_1

T_9_11_wire_logic_cluster/lc_3/out
T_3_11_sp12_h_l_1
T_7_11_lc_trk_g1_2
T_7_11_wire_logic_cluster/lc_2/in_3

T_9_11_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_46
T_6_8_sp4_h_l_5
T_5_8_sp4_v_t_46
T_5_10_lc_trk_g2_3
T_5_10_wire_logic_cluster/lc_0/in_3

T_9_11_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_46
T_6_8_sp4_h_l_5
T_5_8_sp4_v_t_46
T_5_10_lc_trk_g2_3
T_5_10_wire_logic_cluster/lc_2/in_3

T_9_11_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_46
T_6_8_sp4_h_l_5
T_5_4_sp4_v_t_47
T_5_6_lc_trk_g3_2
T_5_6_wire_logic_cluster/lc_5/in_0

T_9_11_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_46
T_6_8_sp4_h_l_5
T_5_4_sp4_v_t_47
T_5_6_lc_trk_g3_2
T_5_6_wire_logic_cluster/lc_6/in_1

T_9_11_wire_logic_cluster/lc_3/out
T_8_12_lc_trk_g1_3
T_8_12_wire_logic_cluster/lc_3/in_3

T_9_11_wire_logic_cluster/lc_3/out
T_3_11_sp12_h_l_1
T_7_11_lc_trk_g1_2
T_7_11_wire_logic_cluster/lc_0/in_3

T_9_11_wire_logic_cluster/lc_3/out
T_8_12_lc_trk_g1_3
T_8_12_wire_logic_cluster/lc_7/in_3

T_9_11_wire_logic_cluster/lc_3/out
T_9_2_sp12_v_t_22
T_9_6_lc_trk_g3_1
T_9_6_wire_logic_cluster/lc_5/in_3

T_9_11_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g2_3
T_8_11_wire_logic_cluster/lc_5/in_0

T_9_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g0_3
T_9_11_wire_logic_cluster/lc_2/in_1

T_9_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g0_3
T_9_11_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT.dictrl.next_state_1_sqmuxa_2
T_6_12_wire_logic_cluster/lc_4/out
T_7_12_lc_trk_g0_4
T_7_12_wire_logic_cluster/lc_5/in_1

End 

Net : Lab_UT.m45
T_7_13_wire_logic_cluster/lc_3/out
T_7_10_sp4_v_t_46
T_7_12_lc_trk_g2_3
T_7_12_wire_logic_cluster/lc_6/in_3

T_7_13_wire_logic_cluster/lc_3/out
T_8_9_sp4_v_t_42
T_5_13_sp4_h_l_0
T_7_13_lc_trk_g3_5
T_7_13_wire_logic_cluster/lc_5/s_r

End 

Net : bu_rx_data_1
T_6_12_wire_logic_cluster/lc_3/out
T_6_12_lc_trk_g0_3
T_6_12_wire_logic_cluster/lc_2/in_3

T_6_12_wire_logic_cluster/lc_3/out
T_6_12_lc_trk_g0_3
T_6_12_wire_logic_cluster/lc_4/in_3

T_6_12_wire_logic_cluster/lc_3/out
T_6_12_lc_trk_g0_3
T_6_12_wire_logic_cluster/lc_0/in_3

T_6_12_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g0_3
T_7_12_wire_logic_cluster/lc_0/in_3

T_6_12_wire_logic_cluster/lc_3/out
T_6_12_lc_trk_g0_3
T_6_12_wire_logic_cluster/lc_1/in_0

T_6_12_wire_logic_cluster/lc_3/out
T_6_11_sp4_v_t_38
T_7_11_sp4_h_l_3
T_8_11_lc_trk_g3_3
T_8_11_wire_logic_cluster/lc_5/in_3

T_6_12_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g0_3
T_7_12_wire_logic_cluster/lc_7/in_0

End 

Net : Lab_UT.N_68_0
T_7_10_wire_logic_cluster/lc_3/out
T_7_6_sp4_v_t_43
T_4_6_sp4_h_l_6
T_5_6_lc_trk_g2_6
T_5_6_wire_logic_cluster/lc_5/in_3

T_7_10_wire_logic_cluster/lc_3/out
T_8_9_sp4_v_t_39
T_8_12_lc_trk_g1_7
T_8_12_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.dictrl.next_stateZ0Z_1_cascade_
T_7_14_wire_logic_cluster/lc_6/ltout
T_7_14_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.r_data_wire_2
T_3_5_wire_bram/ram/RDATA_4
T_3_4_sp4_v_t_40
T_2_7_lc_trk_g3_0
T_2_7_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.r_data_wire_1
T_3_5_wire_bram/ram/RDATA_2
T_3_4_sp4_v_t_36
T_2_7_lc_trk_g2_4
T_2_7_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.dictrl.un1_state_12_cascade_
T_8_14_wire_logic_cluster/lc_0/ltout
T_8_14_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.state_i_3_1
T_8_13_wire_logic_cluster/lc_0/out
T_8_14_lc_trk_g1_0
T_8_14_wire_logic_cluster/lc_0/in_1

T_8_13_wire_logic_cluster/lc_0/out
T_8_14_lc_trk_g1_0
T_8_14_wire_logic_cluster/lc_2/in_1

T_8_13_wire_logic_cluster/lc_0/out
T_9_10_sp4_v_t_41
T_8_11_lc_trk_g3_1
T_8_11_wire_logic_cluster/lc_3/in_1

T_8_13_wire_logic_cluster/lc_0/out
T_8_12_lc_trk_g0_0
T_8_12_wire_logic_cluster/lc_1/in_1

T_8_13_wire_logic_cluster/lc_0/out
T_8_14_lc_trk_g1_0
T_8_14_wire_logic_cluster/lc_3/in_0

T_8_13_wire_logic_cluster/lc_0/out
T_8_12_lc_trk_g0_0
T_8_12_wire_logic_cluster/lc_5/in_1

End 

Net : Lab_UT.dictrl.next_state_1_sqmuxaZ0Z_3_cascade_
T_7_12_wire_logic_cluster/lc_4/ltout
T_7_12_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.dictrl.next_state_RNIN0UD1Z0Z_2
T_7_13_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g0_0
T_7_14_wire_logic_cluster/lc_3/in_1

T_7_13_wire_logic_cluster/lc_0/out
T_7_13_lc_trk_g1_0
T_7_13_wire_logic_cluster/lc_2/in_1

T_7_13_wire_logic_cluster/lc_0/out
T_8_13_lc_trk_g1_0
T_8_13_wire_logic_cluster/lc_2/in_1

T_7_13_wire_logic_cluster/lc_0/out
T_8_13_lc_trk_g1_0
T_8_13_input_2_3
T_8_13_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.m37_ns
T_7_13_wire_logic_cluster/lc_1/out
T_7_13_lc_trk_g0_1
T_7_13_wire_logic_cluster/lc_0/in_1

T_7_13_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g0_1
T_7_14_wire_logic_cluster/lc_3/in_0

T_7_13_wire_logic_cluster/lc_1/out
T_8_13_lc_trk_g1_1
T_8_13_wire_logic_cluster/lc_2/in_0

T_7_13_wire_logic_cluster/lc_1/out
T_8_13_lc_trk_g1_1
T_8_13_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.didp.m37_nsZ0Z_1
T_8_14_wire_logic_cluster/lc_2/out
T_7_13_lc_trk_g2_2
T_7_13_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.state_2
T_8_13_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g1_3
T_8_14_wire_logic_cluster/lc_2/in_0

T_8_13_wire_logic_cluster/lc_3/out
T_8_9_sp4_v_t_43
T_7_11_lc_trk_g0_6
T_7_11_wire_logic_cluster/lc_7/in_1

T_8_13_wire_logic_cluster/lc_3/out
T_7_13_lc_trk_g2_3
T_7_13_input_2_3
T_7_13_wire_logic_cluster/lc_3/in_2

T_8_13_wire_logic_cluster/lc_3/out
T_8_10_sp4_v_t_46
T_8_11_lc_trk_g3_6
T_8_11_wire_logic_cluster/lc_3/in_0

T_8_13_wire_logic_cluster/lc_3/out
T_7_13_lc_trk_g2_3
T_7_13_input_2_1
T_7_13_wire_logic_cluster/lc_1/in_2

T_8_13_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g1_3
T_8_14_wire_logic_cluster/lc_3/in_1

T_8_13_wire_logic_cluster/lc_3/out
T_8_12_lc_trk_g0_3
T_8_12_wire_logic_cluster/lc_2/in_1

T_8_13_wire_logic_cluster/lc_3/out
T_7_13_lc_trk_g2_3
T_7_13_wire_logic_cluster/lc_4/in_1

T_8_13_wire_logic_cluster/lc_3/out
T_8_12_lc_trk_g0_3
T_8_12_input_2_5
T_8_12_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.didp.countrce2.N_183
T_7_10_wire_logic_cluster/lc_4/out
T_6_10_sp4_h_l_0
T_5_10_sp4_v_t_37
T_4_11_lc_trk_g2_5
T_4_11_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.di_Stens_0
T_8_10_wire_logic_cluster/lc_6/out
T_7_10_lc_trk_g2_6
T_7_10_wire_logic_cluster/lc_4/in_0

T_8_10_wire_logic_cluster/lc_6/out
T_7_10_lc_trk_g2_6
T_7_10_wire_logic_cluster/lc_2/in_0

T_8_10_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_37
T_10_7_sp4_h_l_5
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_1/in_3

T_8_10_wire_logic_cluster/lc_6/out
T_9_10_lc_trk_g1_6
T_9_10_wire_logic_cluster/lc_0/in_3

T_8_10_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_36
T_7_9_lc_trk_g0_1
T_7_9_wire_logic_cluster/lc_0/in_1

T_8_10_wire_logic_cluster/lc_6/out
T_7_10_lc_trk_g2_6
T_7_10_wire_logic_cluster/lc_1/in_3

T_8_10_wire_logic_cluster/lc_6/out
T_7_10_lc_trk_g2_6
T_7_10_wire_logic_cluster/lc_0/in_0

T_8_10_wire_logic_cluster/lc_6/out
T_7_10_lc_trk_g2_6
T_7_10_wire_logic_cluster/lc_5/in_3

T_8_10_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_36
T_7_9_lc_trk_g0_1
T_7_9_input_2_1
T_7_9_wire_logic_cluster/lc_1/in_2

T_8_10_wire_logic_cluster/lc_6/out
T_8_7_sp4_v_t_36
T_8_3_sp4_v_t_44
T_7_6_lc_trk_g3_4
T_7_6_input_2_1
T_7_6_wire_logic_cluster/lc_1/in_2

T_8_10_wire_logic_cluster/lc_6/out
T_9_10_lc_trk_g1_6
T_9_10_wire_logic_cluster/lc_4/in_3

T_8_10_wire_logic_cluster/lc_6/out
T_8_10_lc_trk_g3_6
T_8_10_wire_logic_cluster/lc_6/in_3

T_8_10_wire_logic_cluster/lc_6/out
T_7_10_lc_trk_g2_6
T_7_10_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.dictrl.next_stateZ0Z_0_cascade_
T_7_14_wire_logic_cluster/lc_0/ltout
T_7_14_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.dictrl.next_state_set
T_7_12_wire_logic_cluster/lc_2/out
T_7_11_sp4_v_t_36
T_7_14_lc_trk_g1_4
T_7_14_wire_logic_cluster/lc_0/in_3

T_7_12_wire_logic_cluster/lc_2/out
T_7_12_sp4_h_l_9
T_10_12_sp4_v_t_44
T_9_14_lc_trk_g0_2
T_9_14_wire_logic_cluster/lc_3/in_3

T_7_12_wire_logic_cluster/lc_2/out
T_7_11_sp4_v_t_36
T_7_14_lc_trk_g1_4
T_7_14_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.dictrl.next_alarmstate_latmux_0_mb_1
T_11_6_wire_logic_cluster/lc_6/out
T_11_6_lc_trk_g2_6
T_11_6_wire_logic_cluster/lc_0/in_0

T_11_6_wire_logic_cluster/lc_6/out
T_11_7_lc_trk_g1_6
T_11_7_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.alarmMatch
T_9_6_wire_logic_cluster/lc_3/out
T_9_6_sp4_h_l_11
T_11_6_lc_trk_g3_6
T_11_6_wire_logic_cluster/lc_6/in_3

T_9_6_wire_logic_cluster/lc_3/out
T_9_6_sp4_h_l_11
T_11_6_lc_trk_g3_6
T_11_6_wire_logic_cluster/lc_4/in_3

T_9_6_wire_logic_cluster/lc_3/out
T_9_6_sp4_h_l_11
T_11_6_lc_trk_g3_6
T_11_6_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT.dictrl.next_alarmstate_1
T_11_6_wire_logic_cluster/lc_0/out
T_11_7_lc_trk_g1_0
T_11_7_wire_logic_cluster/lc_1/in_0

T_11_6_wire_logic_cluster/lc_0/out
T_11_7_lc_trk_g1_0
T_11_7_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.state_3
T_8_13_wire_logic_cluster/lc_7/out
T_8_14_lc_trk_g1_7
T_8_14_input_2_2
T_8_14_wire_logic_cluster/lc_2/in_2

T_8_13_wire_logic_cluster/lc_7/out
T_9_10_sp4_v_t_39
T_8_11_lc_trk_g2_7
T_8_11_input_2_3
T_8_11_wire_logic_cluster/lc_3/in_2

T_8_13_wire_logic_cluster/lc_7/out
T_8_8_sp12_v_t_22
T_8_11_lc_trk_g2_2
T_8_11_wire_logic_cluster/lc_2/in_0

T_8_13_wire_logic_cluster/lc_7/out
T_8_12_lc_trk_g0_7
T_8_12_wire_logic_cluster/lc_1/in_0

T_8_13_wire_logic_cluster/lc_7/out
T_9_10_sp4_v_t_39
T_8_11_lc_trk_g2_7
T_8_11_wire_logic_cluster/lc_4/in_1

T_8_13_wire_logic_cluster/lc_7/out
T_8_14_lc_trk_g0_7
T_8_14_input_2_3
T_8_14_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.bcd2segment4.G_64_a0Z0Z_1
T_9_11_wire_logic_cluster/lc_0/out
T_9_0_span12_vert_20
T_9_6_lc_trk_g3_3
T_9_6_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT.bcd2segment3.segment_i_0Z0Z_2
T_6_11_wire_logic_cluster/lc_7/out
T_6_10_lc_trk_g1_7
T_6_10_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.di_Stens_2
T_8_10_wire_logic_cluster/lc_4/out
T_7_10_lc_trk_g3_4
T_7_10_wire_logic_cluster/lc_4/in_1

T_8_10_wire_logic_cluster/lc_4/out
T_7_10_lc_trk_g3_4
T_7_10_wire_logic_cluster/lc_2/in_1

T_8_10_wire_logic_cluster/lc_4/out
T_7_10_lc_trk_g3_4
T_7_10_input_2_1
T_7_10_wire_logic_cluster/lc_1/in_2

T_8_10_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_44
T_9_7_lc_trk_g3_4
T_9_7_input_2_1
T_9_7_wire_logic_cluster/lc_1/in_2

T_8_10_wire_logic_cluster/lc_4/out
T_7_10_lc_trk_g3_4
T_7_10_input_2_5
T_7_10_wire_logic_cluster/lc_5/in_2

T_8_10_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g3_4
T_7_9_wire_logic_cluster/lc_0/in_3

T_8_10_wire_logic_cluster/lc_4/out
T_7_10_lc_trk_g3_4
T_7_10_wire_logic_cluster/lc_0/in_1

T_8_10_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g3_4
T_7_9_wire_logic_cluster/lc_1/in_0

T_8_10_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g0_4
T_8_9_input_2_6
T_8_9_wire_logic_cluster/lc_6/in_2

T_8_10_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g0_4
T_8_9_wire_logic_cluster/lc_5/in_1

T_8_10_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g1_4
T_9_10_wire_logic_cluster/lc_5/in_0

T_8_10_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_44
T_9_2_sp4_v_t_44
T_9_5_lc_trk_g0_4
T_9_5_wire_logic_cluster/lc_3/in_3

T_8_10_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_44
T_9_10_lc_trk_g1_1
T_9_10_wire_logic_cluster/lc_1/in_1

T_8_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g1_4
T_8_10_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.w_addr_user_3_i_a2_2_6
T_8_5_wire_logic_cluster/lc_2/out
T_7_4_lc_trk_g3_2
T_7_4_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.N_159
T_7_4_wire_logic_cluster/lc_6/out
T_8_3_sp4_v_t_45
T_8_6_lc_trk_g1_5
T_8_6_wire_logic_cluster/lc_3/in_3

T_7_4_wire_logic_cluster/lc_6/out
T_7_3_sp4_v_t_44
T_6_5_lc_trk_g0_2
T_6_5_input_2_4
T_6_5_wire_logic_cluster/lc_4/in_2

T_7_4_wire_logic_cluster/lc_6/out
T_6_5_lc_trk_g1_6
T_6_5_wire_logic_cluster/lc_2/in_1

End 

Net : uu2.w_addr_userZ0Z_4
T_6_6_wire_logic_cluster/lc_6/out
T_6_6_sp4_h_l_1
T_9_2_sp4_v_t_36
T_8_5_lc_trk_g2_4
T_8_5_wire_logic_cluster/lc_2/in_0

T_6_6_wire_logic_cluster/lc_6/out
T_6_6_sp4_h_l_1
T_9_2_sp4_v_t_36
T_8_5_lc_trk_g2_4
T_8_5_wire_logic_cluster/lc_7/in_3

T_6_6_wire_logic_cluster/lc_6/out
T_6_5_lc_trk_g0_6
T_6_5_wire_logic_cluster/lc_0/in_0

T_6_6_wire_logic_cluster/lc_6/out
T_6_5_lc_trk_g0_6
T_6_5_wire_logic_cluster/lc_1/in_3

T_6_6_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g2_6
T_6_6_input_2_6
T_6_6_wire_logic_cluster/lc_6/in_2

T_6_6_wire_logic_cluster/lc_6/out
T_7_5_lc_trk_g3_6
T_7_5_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.N_204
T_9_10_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g2_0
T_8_9_wire_logic_cluster/lc_6/in_0

T_9_10_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g2_0
T_8_9_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.r_data_wire_5
T_3_6_wire_bram/ram/RDATA_10
T_2_7_lc_trk_g1_2
T_2_7_wire_logic_cluster/lc_5/in_0

End 

Net : Lab_UT.di_Stens_1
T_7_10_wire_logic_cluster/lc_7/out
T_7_10_sp4_h_l_3
T_9_10_lc_trk_g3_6
T_9_10_wire_logic_cluster/lc_0/in_1

T_7_10_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g1_7
T_7_10_input_2_4
T_7_10_wire_logic_cluster/lc_4/in_2

T_7_10_wire_logic_cluster/lc_7/out
T_7_10_sp4_h_l_3
T_10_6_sp4_v_t_38
T_9_7_lc_trk_g2_6
T_9_7_wire_logic_cluster/lc_1/in_1

T_7_10_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g1_7
T_7_10_input_2_2
T_7_10_wire_logic_cluster/lc_2/in_2

T_7_10_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g1_7
T_7_10_wire_logic_cluster/lc_1/in_1

T_7_10_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g1_7
T_7_10_wire_logic_cluster/lc_5/in_1

T_7_10_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g1_7
T_7_9_input_2_0
T_7_9_wire_logic_cluster/lc_0/in_2

T_7_10_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g1_7
T_7_10_input_2_0
T_7_10_wire_logic_cluster/lc_0/in_2

T_7_10_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g1_7
T_7_9_wire_logic_cluster/lc_1/in_1

T_7_10_wire_logic_cluster/lc_7/out
T_7_10_sp4_h_l_3
T_10_6_sp4_v_t_38
T_9_7_lc_trk_g2_6
T_9_7_wire_logic_cluster/lc_0/in_0

T_7_10_wire_logic_cluster/lc_7/out
T_7_10_sp4_h_l_3
T_9_10_lc_trk_g3_6
T_9_10_wire_logic_cluster/lc_4/in_1

T_7_10_wire_logic_cluster/lc_7/out
T_7_10_lc_trk_g1_7
T_7_10_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.dictrl.state_ret_3_RNIDH8UZ0
T_9_13_wire_logic_cluster/lc_6/out
T_9_10_sp4_v_t_36
T_6_14_sp4_h_l_6
T_7_14_lc_trk_g3_6
T_7_14_wire_logic_cluster/lc_4/in_3

T_9_13_wire_logic_cluster/lc_6/out
T_9_10_sp4_v_t_36
T_6_14_sp4_h_l_6
T_7_14_lc_trk_g3_6
T_7_14_wire_logic_cluster/lc_0/in_1

T_9_13_wire_logic_cluster/lc_6/out
T_9_10_sp4_v_t_36
T_6_14_sp4_h_l_6
T_7_14_lc_trk_g3_6
T_7_14_wire_logic_cluster/lc_2/in_1

T_9_13_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g0_6
T_9_14_wire_logic_cluster/lc_3/in_1

End 

Net : Lab_UT.dictrl.next_state_RNI95NC1Z0Z_0
T_7_14_wire_logic_cluster/lc_4/out
T_7_13_sp4_v_t_40
T_7_14_lc_trk_g2_0
T_7_14_wire_logic_cluster/lc_0/in_0

T_7_14_wire_logic_cluster/lc_4/out
T_7_13_sp4_v_t_40
T_7_14_lc_trk_g2_0
T_7_14_wire_logic_cluster/lc_2/in_0

T_7_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_8
T_9_14_lc_trk_g3_0
T_9_14_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT.di_Mones_3
T_9_8_wire_logic_cluster/lc_2/out
T_10_7_sp4_v_t_37
T_7_11_sp4_h_l_0
T_6_11_lc_trk_g0_0
T_6_11_wire_logic_cluster/lc_7/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_10_7_sp4_v_t_37
T_7_11_sp4_h_l_0
T_6_11_lc_trk_g0_0
T_6_11_input_2_6
T_6_11_wire_logic_cluster/lc_6/in_2

T_9_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g0_2
T_9_8_input_2_0
T_9_8_wire_logic_cluster/lc_0/in_2

T_9_8_wire_logic_cluster/lc_2/out
T_10_7_sp4_v_t_37
T_7_11_sp4_h_l_0
T_6_7_sp4_v_t_37
T_6_10_lc_trk_g0_5
T_6_10_wire_logic_cluster/lc_0/in_3

T_9_8_wire_logic_cluster/lc_2/out
T_10_7_sp4_v_t_37
T_7_11_sp4_h_l_0
T_6_7_sp4_v_t_37
T_6_10_lc_trk_g0_5
T_6_10_wire_logic_cluster/lc_2/in_3

T_9_8_wire_logic_cluster/lc_2/out
T_10_7_sp4_v_t_37
T_7_11_sp4_h_l_0
T_3_11_sp4_h_l_8
T_5_11_lc_trk_g3_5
T_5_11_input_2_0
T_5_11_wire_logic_cluster/lc_0/in_2

T_9_8_wire_logic_cluster/lc_2/out
T_10_7_sp4_v_t_37
T_7_11_sp4_h_l_0
T_3_11_sp4_h_l_8
T_5_11_lc_trk_g3_5
T_5_11_input_2_2
T_5_11_wire_logic_cluster/lc_2/in_2

T_9_8_wire_logic_cluster/lc_2/out
T_10_7_sp4_v_t_37
T_7_11_sp4_h_l_0
T_6_11_lc_trk_g0_0
T_6_11_input_2_4
T_6_11_wire_logic_cluster/lc_4/in_2

T_9_8_wire_logic_cluster/lc_2/out
T_10_7_sp4_v_t_37
T_7_11_sp4_h_l_0
T_6_11_lc_trk_g0_0
T_6_11_input_2_0
T_6_11_wire_logic_cluster/lc_0/in_2

T_9_8_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g0_2
T_9_9_wire_logic_cluster/lc_1/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g0_2
T_9_8_wire_logic_cluster/lc_7/in_3

T_9_8_wire_logic_cluster/lc_2/out
T_9_7_sp4_v_t_36
T_9_10_lc_trk_g0_4
T_9_10_wire_logic_cluster/lc_6/in_0

T_9_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g0_2
T_9_8_wire_logic_cluster/lc_1/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g3_2
T_9_8_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.di_Stens_3
T_8_10_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g2_5
T_7_10_wire_logic_cluster/lc_4/in_3

T_8_10_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g2_5
T_7_10_wire_logic_cluster/lc_2/in_3

T_8_10_wire_logic_cluster/lc_5/out
T_9_11_lc_trk_g3_5
T_9_11_wire_logic_cluster/lc_0/in_0

T_8_10_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g2_5
T_7_10_wire_logic_cluster/lc_1/in_0

T_8_10_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g3_5
T_7_9_wire_logic_cluster/lc_0/in_0

T_8_10_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g2_5
T_7_10_wire_logic_cluster/lc_5/in_0

T_8_10_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g2_5
T_7_10_wire_logic_cluster/lc_0/in_3

T_8_10_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g0_5
T_8_9_wire_logic_cluster/lc_6/in_1

T_8_10_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g0_5
T_8_9_wire_logic_cluster/lc_5/in_0

T_8_10_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g3_5
T_7_9_wire_logic_cluster/lc_1/in_3

T_8_10_wire_logic_cluster/lc_5/out
T_9_6_sp4_v_t_46
T_9_7_lc_trk_g3_6
T_9_7_wire_logic_cluster/lc_2/in_3

T_8_10_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g0_5
T_8_10_input_2_5
T_8_10_wire_logic_cluster/lc_5/in_2

T_8_10_wire_logic_cluster/lc_5/out
T_9_10_lc_trk_g1_5
T_9_10_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.dictrl.next_state_1_sqmuxa_cascade_
T_7_12_wire_logic_cluster/lc_5/ltout
T_7_12_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.didp.countrce2.N_170
T_7_10_wire_logic_cluster/lc_2/out
T_7_7_sp4_v_t_44
T_4_11_sp4_h_l_9
T_4_11_lc_trk_g0_4
T_4_11_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.di_Mones_2
T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_6_11_sp4_h_l_0
T_6_11_lc_trk_g1_5
T_6_11_wire_logic_cluster/lc_6/in_0

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_6_11_sp4_h_l_0
T_6_11_lc_trk_g1_5
T_6_11_wire_logic_cluster/lc_7/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_9_8_lc_trk_g1_5
T_9_8_wire_logic_cluster/lc_0/in_0

T_9_8_wire_logic_cluster/lc_5/out
T_8_8_sp4_h_l_2
T_7_8_sp4_v_t_39
T_6_10_lc_trk_g0_2
T_6_10_wire_logic_cluster/lc_0/in_0

T_9_8_wire_logic_cluster/lc_5/out
T_8_8_sp4_h_l_2
T_7_8_sp4_v_t_39
T_6_10_lc_trk_g0_2
T_6_10_wire_logic_cluster/lc_2/in_0

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_6_11_sp4_h_l_0
T_6_11_lc_trk_g1_5
T_6_11_wire_logic_cluster/lc_4/in_0

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_6_11_sp4_h_l_0
T_6_11_lc_trk_g1_5
T_6_11_wire_logic_cluster/lc_0/in_0

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_6_11_sp4_h_l_7
T_5_11_lc_trk_g0_7
T_5_11_wire_logic_cluster/lc_0/in_1

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_6_11_sp4_h_l_7
T_5_11_lc_trk_g0_7
T_5_11_wire_logic_cluster/lc_2/in_1

T_9_8_wire_logic_cluster/lc_5/out
T_9_1_sp12_v_t_22
T_9_9_lc_trk_g2_1
T_9_9_input_2_3
T_9_9_wire_logic_cluster/lc_3/in_2

T_9_8_wire_logic_cluster/lc_5/out
T_9_9_lc_trk_g1_5
T_9_9_wire_logic_cluster/lc_1/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_9_10_lc_trk_g1_2
T_9_10_wire_logic_cluster/lc_6/in_1

T_9_8_wire_logic_cluster/lc_5/out
T_9_8_lc_trk_g1_5
T_9_8_wire_logic_cluster/lc_4/in_0

T_9_8_wire_logic_cluster/lc_5/out
T_9_8_lc_trk_g1_5
T_9_8_wire_logic_cluster/lc_1/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_9_8_lc_trk_g1_5
T_9_8_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.bcd2segment3.segment_i_0Z0Z_1
T_6_11_wire_logic_cluster/lc_6/out
T_6_11_lc_trk_g2_6
T_6_11_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.mem0.N_75_i
T_4_5_wire_logic_cluster/lc_4/out
T_3_5_sp4_h_l_0
T_3_5_lc_trk_g0_5
T_3_5_input0_3
T_3_5_wire_bram/ram/WADDR_3

End 

Net : Lab_UT.bcd2segment4.G_64_a0_1Z0Z_0
T_9_7_wire_logic_cluster/lc_1/out
T_9_6_lc_trk_g0_1
T_9_6_wire_logic_cluster/lc_3/in_0

End 

Net : bu_rx_data_0
T_7_12_wire_logic_cluster/lc_7/out
T_7_11_lc_trk_g0_7
T_7_11_wire_logic_cluster/lc_6/in_3

T_7_12_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g2_7
T_7_12_wire_logic_cluster/lc_4/in_3

T_7_12_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g2_7
T_7_12_wire_logic_cluster/lc_3/in_0

T_7_12_wire_logic_cluster/lc_7/out
T_7_11_lc_trk_g0_7
T_7_11_wire_logic_cluster/lc_4/in_3

T_7_12_wire_logic_cluster/lc_7/out
T_7_11_sp4_v_t_46
T_8_11_sp4_h_l_4
T_9_11_lc_trk_g2_4
T_9_11_wire_logic_cluster/lc_2/in_0

End 

Net : uu2.mem0.N_72_i
T_8_5_wire_logic_cluster/lc_5/out
T_6_5_sp4_h_l_7
T_2_5_sp4_h_l_7
T_3_5_lc_trk_g3_7
T_3_5_input0_6
T_3_5_wire_bram/ram/WADDR_6

End 

Net : uu2.r_data_wire_6
T_3_6_wire_bram/ram/RDATA_12
T_2_7_lc_trk_g1_4
T_2_7_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.r_data_wire_7
T_3_6_wire_bram/ram/RDATA_14
T_2_7_lc_trk_g0_6
T_2_7_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.r_data_wire_4
T_3_6_wire_bram/ram/RDATA_8
T_2_7_lc_trk_g1_0
T_2_7_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.dictrl.next_stateZ0Z_0
T_7_14_wire_logic_cluster/lc_0/out
T_7_2_sp12_v_t_23
T_7_6_lc_trk_g2_0
T_7_6_input_2_0
T_7_6_wire_logic_cluster/lc_0/in_2

End 

Net : uu2.N_153
T_6_4_wire_logic_cluster/lc_3/out
T_7_4_lc_trk_g0_3
T_7_4_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.w_addr_userZ0Z_7
T_6_6_wire_logic_cluster/lc_5/out
T_6_2_sp4_v_t_47
T_6_4_lc_trk_g2_2
T_6_4_wire_logic_cluster/lc_3/in_3

T_6_6_wire_logic_cluster/lc_5/out
T_5_6_sp4_h_l_2
T_4_6_lc_trk_g0_2
T_4_6_wire_logic_cluster/lc_6/in_0

T_6_6_wire_logic_cluster/lc_5/out
T_6_6_lc_trk_g1_5
T_6_6_wire_logic_cluster/lc_5/in_3

T_6_6_wire_logic_cluster/lc_5/out
T_6_5_lc_trk_g1_5
T_6_5_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.dictrl.next_state_0_sqmuxaZ0Z_4_cascade_
T_7_12_wire_logic_cluster/lc_1/ltout
T_7_12_wire_logic_cluster/lc_2/in_2

End 

Net : resetGen_escKey_2_0
T_7_12_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g1_3
T_7_12_wire_logic_cluster/lc_1/in_1

End 

Net : uu2.mem0.N_70_i
T_5_5_wire_logic_cluster/lc_2/out
T_5_5_sp4_h_l_9
T_0_5_span4_horz_5
T_3_5_lc_trk_g2_0
T_3_5_input2_0
T_3_5_wire_bram/ram/WADDR_8

End 

Net : Lab_UT.dictrl.next_state_RNIO0LS1Z0Z_1_cascade_
T_7_14_wire_logic_cluster/lc_5/ltout
T_7_14_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.dictrl.state_0_RNIRB6E1Z0Z_1
T_8_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g2_4
T_7_14_wire_logic_cluster/lc_5/in_3

T_8_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g3_4
T_7_14_wire_logic_cluster/lc_6/in_3

T_8_14_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g1_4
T_8_13_wire_logic_cluster/lc_1/in_0

T_8_14_wire_logic_cluster/lc_4/out
T_8_14_lc_trk_g0_4
T_8_14_wire_logic_cluster/lc_7/in_1

T_8_14_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g1_4
T_8_13_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.didp.countrce2.N_175
T_7_10_wire_logic_cluster/lc_1/out
T_3_10_sp12_h_l_1
T_5_10_lc_trk_g0_6
T_5_10_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.mem0.N_74_i
T_8_5_wire_logic_cluster/lc_7/out
T_0_5_span12_horz_6
T_3_5_lc_trk_g1_5
T_3_5_input0_4
T_3_5_wire_bram/ram/WADDR_4

End 

Net : Lab_UT.bcd2segment2.segment_i_0Z0Z_1
T_7_9_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g0_0
T_8_9_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.bcd2segment1.segmentUQ_0_6_cascade_
T_4_9_wire_logic_cluster/lc_0/ltout
T_4_9_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.bcd2segment1.segment_0Z0Z_0_cascade_
T_4_9_wire_logic_cluster/lc_4/ltout
T_4_9_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.m42
T_8_12_wire_logic_cluster/lc_2/out
T_7_12_lc_trk_g3_2
T_7_12_wire_logic_cluster/lc_2/in_3

T_8_12_wire_logic_cluster/lc_2/out
T_8_12_sp4_h_l_9
T_4_12_sp4_h_l_5
T_7_12_sp4_v_t_40
T_7_14_lc_trk_g3_5
T_7_14_wire_logic_cluster/lc_5/s_r

End 

Net : Lab_UT.dictrl.next_alarmstate_1_cascade_
T_11_6_wire_logic_cluster/lc_0/ltout
T_11_6_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.didp.N_164_cascade_
T_8_12_wire_logic_cluster/lc_1/ltout
T_8_12_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.w_addr_userZ0Z_3
T_7_5_wire_logic_cluster/lc_4/out
T_8_5_lc_trk_g1_4
T_8_5_wire_logic_cluster/lc_2/in_1

T_7_5_wire_logic_cluster/lc_4/out
T_5_5_sp4_h_l_5
T_4_5_lc_trk_g0_5
T_4_5_wire_logic_cluster/lc_4/in_1

T_7_5_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g0_4
T_7_5_wire_logic_cluster/lc_3/in_1

T_7_5_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g0_4
T_7_5_wire_logic_cluster/lc_5/in_1

End 

Net : uu2.w_addr_userZ0Z_5
T_7_5_wire_logic_cluster/lc_6/out
T_8_5_lc_trk_g0_6
T_8_5_input_2_2
T_8_5_wire_logic_cluster/lc_2/in_2

T_7_5_wire_logic_cluster/lc_6/out
T_7_6_lc_trk_g1_6
T_7_6_wire_logic_cluster/lc_5/in_0

T_7_5_wire_logic_cluster/lc_6/out
T_6_5_lc_trk_g3_6
T_6_5_wire_logic_cluster/lc_0/in_3

T_7_5_wire_logic_cluster/lc_6/out
T_6_5_lc_trk_g3_6
T_6_5_wire_logic_cluster/lc_1/in_0

T_7_5_wire_logic_cluster/lc_6/out
T_7_5_lc_trk_g1_6
T_7_5_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT.zero
T_9_8_wire_logic_cluster/lc_0/out
T_9_5_sp4_v_t_40
T_9_6_lc_trk_g2_0
T_9_6_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.bcd2segment4.N_198_iZ0Z_1_cascade_
T_5_10_wire_logic_cluster/lc_0/ltout
T_5_10_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.bcd2segment4.segment_i_0Z0Z_0_cascade_
T_5_10_wire_logic_cluster/lc_2/ltout
T_5_10_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.w_addr_userZ0Z_8
T_6_5_wire_logic_cluster/lc_3/out
T_6_4_lc_trk_g1_3
T_6_4_wire_logic_cluster/lc_3/in_1

T_6_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g2_3
T_5_5_wire_logic_cluster/lc_2/in_1

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g0_3
T_6_5_input_2_3
T_6_5_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.w_addr_userZ0Z_2
T_7_5_wire_logic_cluster/lc_7/out
T_8_5_lc_trk_g0_7
T_8_5_wire_logic_cluster/lc_2/in_3

T_7_5_wire_logic_cluster/lc_7/out
T_7_3_sp4_v_t_43
T_4_7_sp4_h_l_6
T_4_7_lc_trk_g0_3
T_4_7_wire_logic_cluster/lc_2/in_1

T_7_5_wire_logic_cluster/lc_7/out
T_7_5_lc_trk_g1_7
T_7_5_wire_logic_cluster/lc_3/in_3

T_7_5_wire_logic_cluster/lc_7/out
T_7_5_lc_trk_g1_7
T_7_5_wire_logic_cluster/lc_5/in_3

T_7_5_wire_logic_cluster/lc_7/out
T_7_5_lc_trk_g1_7
T_7_5_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.bcd2segment3.segmentUQ_0_5_cascade_
T_6_10_wire_logic_cluster/lc_2/ltout
T_6_10_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.bcd2segment3.segmentUQ_0_4_cascade_
T_6_10_wire_logic_cluster/lc_0/ltout
T_6_10_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.bcd2segment3.segment_0Z0Z_0_cascade_
T_5_11_wire_logic_cluster/lc_2/ltout
T_5_11_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.bcd2segment3.segmentUQ_0_3_cascade_
T_5_11_wire_logic_cluster/lc_0/ltout
T_5_11_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.mem0.N_76_i_0
T_4_7_wire_logic_cluster/lc_2/out
T_4_3_sp4_v_t_41
T_3_5_lc_trk_g0_4
T_3_5_input0_2
T_3_5_wire_bram/ram/WADDR_2

End 

Net : uu2.mem0.N_73_i
T_7_6_wire_logic_cluster/lc_5/out
T_7_5_sp4_v_t_42
T_4_5_sp4_h_l_1
T_3_5_lc_trk_g0_1
T_3_5_input0_5
T_3_5_wire_bram/ram/WADDR_5

End 

Net : uu2.w_addr_userZ0Z_6
T_6_5_wire_logic_cluster/lc_2/out
T_6_5_sp4_h_l_9
T_8_5_lc_trk_g3_4
T_8_5_wire_logic_cluster/lc_5/in_0

T_6_5_wire_logic_cluster/lc_2/out
T_6_5_sp4_h_l_9
T_10_5_sp4_h_l_9
T_9_5_sp4_v_t_38
T_8_6_lc_trk_g2_6
T_8_6_wire_logic_cluster/lc_3/in_1

T_6_5_wire_logic_cluster/lc_2/out
T_6_5_sp4_h_l_9
T_6_5_lc_trk_g1_4
T_6_5_wire_logic_cluster/lc_0/in_1

T_6_5_wire_logic_cluster/lc_2/out
T_6_5_sp4_h_l_9
T_6_5_lc_trk_g1_4
T_6_5_input_2_1
T_6_5_wire_logic_cluster/lc_1/in_2

T_6_5_wire_logic_cluster/lc_2/out
T_6_5_sp4_h_l_9
T_6_5_lc_trk_g1_4
T_6_5_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.dictrl.next_alarmstate_1_0_cascade_
T_11_6_wire_logic_cluster/lc_4/ltout
T_11_6_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.dictrl.next_alarmstateZ0Z_0
T_11_6_wire_logic_cluster/lc_5/out
T_11_6_lc_trk_g1_5
T_11_6_wire_logic_cluster/lc_1/in_3

End 

Net : buart.Z_tx.Z_baudgen.ser_clk_4
T_2_3_wire_logic_cluster/lc_7/out
T_2_3_lc_trk_g2_7
T_2_3_wire_logic_cluster/lc_6/in_3

End 

Net : buart.Z_tx.ser_clk
T_2_3_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g0_6
T_2_4_wire_logic_cluster/lc_5/in_3

T_2_3_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g2_6
T_2_3_wire_logic_cluster/lc_2/in_0

T_2_3_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g2_6
T_2_3_wire_logic_cluster/lc_4/in_0

T_2_3_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g2_6
T_2_3_wire_logic_cluster/lc_5/in_1

End 

Net : buart.Z_tx.bitcount_RNIVE1P1Z0Z_2
T_2_4_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g1_5
T_2_5_wire_logic_cluster/lc_3/in_3

T_2_4_wire_logic_cluster/lc_5/out
T_2_4_lc_trk_g1_5
T_2_4_wire_logic_cluster/lc_3/in_3

T_2_4_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g1_5
T_2_5_wire_logic_cluster/lc_0/in_0

T_2_4_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g1_5
T_2_5_wire_logic_cluster/lc_2/in_0

T_2_4_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g1_5
T_2_5_wire_logic_cluster/lc_1/in_3

End 

Net : buart.Z_tx.un1_uart_wr_i_0_i
T_2_5_wire_logic_cluster/lc_3/out
T_2_5_sp4_h_l_11
T_1_5_sp4_v_t_46
T_1_7_lc_trk_g3_3
T_1_7_wire_logic_cluster/lc_0/cen

T_2_5_wire_logic_cluster/lc_3/out
T_2_5_sp4_h_l_11
T_1_5_sp4_v_t_46
T_1_7_lc_trk_g3_3
T_1_7_wire_logic_cluster/lc_0/cen

T_2_5_wire_logic_cluster/lc_3/out
T_2_5_sp4_h_l_11
T_1_5_sp4_v_t_46
T_1_7_lc_trk_g3_3
T_1_7_wire_logic_cluster/lc_0/cen

T_2_5_wire_logic_cluster/lc_3/out
T_2_5_sp4_h_l_11
T_1_5_sp4_v_t_46
T_1_7_lc_trk_g3_3
T_1_7_wire_logic_cluster/lc_0/cen

T_2_5_wire_logic_cluster/lc_3/out
T_2_5_sp4_h_l_11
T_1_5_sp4_v_t_46
T_1_7_lc_trk_g3_3
T_1_7_wire_logic_cluster/lc_0/cen

T_2_5_wire_logic_cluster/lc_3/out
T_2_5_sp4_h_l_11
T_1_5_sp4_v_t_46
T_1_7_lc_trk_g3_3
T_1_7_wire_logic_cluster/lc_0/cen

T_2_5_wire_logic_cluster/lc_3/out
T_2_4_sp4_v_t_38
T_2_8_sp4_v_t_43
T_2_9_lc_trk_g3_3
T_2_9_wire_logic_cluster/lc_2/cen

T_2_5_wire_logic_cluster/lc_3/out
T_2_4_sp4_v_t_38
T_2_8_sp4_v_t_43
T_2_9_lc_trk_g3_3
T_2_9_wire_logic_cluster/lc_2/cen

T_2_5_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_1/cen

T_2_5_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_1/cen

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_5
T_2_3_wire_logic_cluster/lc_4/out
T_2_3_lc_trk_g1_4
T_2_3_wire_logic_cluster/lc_7/in_0

T_2_3_wire_logic_cluster/lc_4/out
T_2_3_lc_trk_g1_4
T_2_3_wire_logic_cluster/lc_4/in_1

End 

Net : uu0.un4_l_count_0_cascade_
T_1_9_wire_logic_cluster/lc_6/ltout
T_1_9_wire_logic_cluster/lc_7/in_2

End 

Net : uu0.un11_l_count_i
T_1_9_wire_logic_cluster/lc_7/out
T_0_9_lc_trk_g0_7
T_0_9_wire_gbuf/in

End 

Net : uu0.un4_l_count_0_8
T_1_12_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g1_5
T_1_11_wire_logic_cluster/lc_1/in_3

T_1_12_wire_logic_cluster/lc_5/out
T_1_12_lc_trk_g1_5
T_1_12_wire_logic_cluster/lc_1/in_3

T_1_12_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g1_5
T_1_11_wire_logic_cluster/lc_3/in_3

End 

Net : uu0.un11_l_count_i_g
T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_10_wire_logic_cluster/lc_7/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_10_wire_logic_cluster/lc_7/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_10_wire_logic_cluster/lc_7/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_10_wire_logic_cluster/lc_7/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_10_wire_logic_cluster/lc_7/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_11_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_11_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_11_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_11_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_12_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_12_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_12_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_12_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_11_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_11_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_11_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_11_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_12_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_13_wire_logic_cluster/lc_2/cen

End 

Net : uu0.un4_l_count_18
T_1_11_wire_logic_cluster/lc_1/out
T_1_8_sp4_v_t_42
T_1_9_lc_trk_g3_2
T_1_9_wire_logic_cluster/lc_6/in_3

End 

Net : uu0.l_countZ0Z_12
T_1_12_wire_logic_cluster/lc_3/out
T_1_12_lc_trk_g1_3
T_1_12_wire_logic_cluster/lc_5/in_3

T_1_12_wire_logic_cluster/lc_3/out
T_1_12_lc_trk_g1_3
T_1_12_wire_logic_cluster/lc_4/in_0

T_1_12_wire_logic_cluster/lc_3/out
T_1_12_lc_trk_g1_3
T_1_12_wire_logic_cluster/lc_3/in_3

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_4
T_2_3_wire_logic_cluster/lc_3/out
T_2_3_lc_trk_g1_3
T_2_3_wire_logic_cluster/lc_7/in_1

T_2_3_wire_logic_cluster/lc_3/out
T_2_3_lc_trk_g1_3
T_2_3_wire_logic_cluster/lc_3/in_1

End 

Net : uu0.l_countZ0Z_13
T_1_12_wire_logic_cluster/lc_0/out
T_1_12_lc_trk_g0_0
T_1_12_wire_logic_cluster/lc_5/in_1

T_1_12_wire_logic_cluster/lc_0/out
T_1_12_lc_trk_g3_0
T_1_12_wire_logic_cluster/lc_0/in_1

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_6
T_2_3_wire_logic_cluster/lc_5/out
T_2_3_lc_trk_g2_5
T_2_3_input_2_7
T_2_3_wire_logic_cluster/lc_7/in_2

T_2_3_wire_logic_cluster/lc_5/out
T_2_3_lc_trk_g2_5
T_2_3_input_2_5
T_2_3_wire_logic_cluster/lc_5/in_2

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_3
T_2_3_wire_logic_cluster/lc_2/out
T_2_3_lc_trk_g0_2
T_2_3_wire_logic_cluster/lc_7/in_3

T_2_3_wire_logic_cluster/lc_2/out
T_2_3_lc_trk_g0_2
T_2_3_input_2_2
T_2_3_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.m40
T_7_13_wire_logic_cluster/lc_4/out
T_7_13_lc_trk_g3_4
T_7_13_wire_logic_cluster/lc_6/in_1

T_7_13_wire_logic_cluster/lc_4/out
T_8_9_sp4_v_t_44
T_9_9_sp4_h_l_2
T_9_9_lc_trk_g0_7
T_9_9_wire_logic_cluster/lc_2/in_1

T_7_13_wire_logic_cluster/lc_4/out
T_8_9_sp4_v_t_44
T_8_12_lc_trk_g0_4
T_8_12_input_2_0
T_8_12_wire_logic_cluster/lc_0/in_2

T_7_13_wire_logic_cluster/lc_4/out
T_8_13_sp4_h_l_8
T_8_13_lc_trk_g1_5
T_8_13_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.dictrl.next_alarmstate_1_0
T_11_6_wire_logic_cluster/lc_4/out
T_11_7_lc_trk_g1_4
T_11_7_wire_logic_cluster/lc_0/in_1

T_11_6_wire_logic_cluster/lc_4/out
T_11_7_lc_trk_g1_4
T_11_7_wire_logic_cluster/lc_4/in_3

T_11_6_wire_logic_cluster/lc_4/out
T_12_7_lc_trk_g3_4
T_12_7_wire_logic_cluster/lc_2/in_3

T_11_6_wire_logic_cluster/lc_4/out
T_11_7_lc_trk_g0_4
T_11_7_wire_logic_cluster/lc_1/in_3

End 

Net : Lab_UT.dictrl.un1_state_24_ns_1_cascade_
T_8_14_wire_logic_cluster/lc_3/ltout
T_8_14_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.dictrl.next_state_0_sqmuxaZ0Z_2_cascade_
T_7_12_wire_logic_cluster/lc_0/ltout
T_7_12_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.didp.countrce2.N_180
T_7_10_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g1_5
T_7_9_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.bcd2segment1.segmentUQ_0_3_cascade_
T_4_10_wire_logic_cluster/lc_0/ltout
T_4_10_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.bcd2segment1.segmentUQ_0_4_cascade_
T_4_10_wire_logic_cluster/lc_2/ltout
T_4_10_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.bcd2segment1.segmentUQ_0_5_cascade_
T_4_10_wire_logic_cluster/lc_4/ltout
T_4_10_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.w_addr_i_0_tzZ0Z_0
T_8_6_wire_logic_cluster/lc_5/out
T_8_5_sp4_v_t_42
T_5_9_sp4_h_l_7
T_4_5_sp4_v_t_37
T_4_7_lc_trk_g2_0
T_4_7_wire_logic_cluster/lc_2/in_0

T_8_6_wire_logic_cluster/lc_5/out
T_8_5_sp4_v_t_42
T_5_5_sp4_h_l_7
T_5_5_lc_trk_g0_2
T_5_5_wire_logic_cluster/lc_2/in_0

T_8_6_wire_logic_cluster/lc_5/out
T_8_4_sp4_v_t_39
T_5_8_sp4_h_l_2
T_4_8_lc_trk_g0_2
T_4_8_wire_logic_cluster/lc_2/in_0

T_8_6_wire_logic_cluster/lc_5/out
T_8_5_sp4_v_t_42
T_5_5_sp4_h_l_1
T_4_5_lc_trk_g1_1
T_4_5_wire_logic_cluster/lc_4/in_0

T_8_6_wire_logic_cluster/lc_5/out
T_8_5_sp4_v_t_42
T_5_5_sp4_h_l_1
T_6_5_lc_trk_g2_1
T_6_5_wire_logic_cluster/lc_6/in_1

T_8_6_wire_logic_cluster/lc_5/out
T_8_5_sp4_v_t_42
T_5_9_sp4_h_l_7
T_4_5_sp4_v_t_37
T_4_6_lc_trk_g2_5
T_4_6_wire_logic_cluster/lc_6/in_1

T_8_6_wire_logic_cluster/lc_5/out
T_8_5_sp4_v_t_42
T_5_9_sp4_h_l_7
T_4_5_sp4_v_t_37
T_4_6_lc_trk_g3_5
T_4_6_wire_logic_cluster/lc_3/in_3

T_8_6_wire_logic_cluster/lc_5/out
T_8_5_sp4_v_t_42
T_5_9_sp4_h_l_7
T_4_5_sp4_v_t_37
T_4_6_lc_trk_g3_5
T_4_6_input_2_4
T_4_6_wire_logic_cluster/lc_4/in_2

T_8_6_wire_logic_cluster/lc_5/out
T_8_5_sp4_v_t_42
T_5_9_sp4_h_l_7
T_4_5_sp4_v_t_37
T_4_6_lc_trk_g2_5
T_4_6_input_2_7
T_4_6_wire_logic_cluster/lc_7/in_2

T_8_6_wire_logic_cluster/lc_5/out
T_7_6_lc_trk_g3_5
T_7_6_wire_logic_cluster/lc_5/in_1

T_8_6_wire_logic_cluster/lc_5/out
T_8_5_lc_trk_g1_5
T_8_5_wire_logic_cluster/lc_5/in_1

T_8_6_wire_logic_cluster/lc_5/out
T_8_5_sp4_v_t_42
T_5_5_sp4_h_l_1
T_4_5_lc_trk_g0_1
T_4_5_wire_logic_cluster/lc_0/in_1

T_8_6_wire_logic_cluster/lc_5/out
T_8_5_lc_trk_g1_5
T_8_5_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.m24
T_8_5_wire_logic_cluster/lc_1/out
T_8_3_sp4_v_t_47
T_9_7_sp4_h_l_10
T_9_7_lc_trk_g0_7
T_9_7_wire_logic_cluster/lc_0/in_1

T_8_5_wire_logic_cluster/lc_1/out
T_8_3_sp4_v_t_47
T_9_7_sp4_h_l_10
T_9_7_lc_trk_g1_7
T_9_7_wire_logic_cluster/lc_2/in_0

T_8_5_wire_logic_cluster/lc_1/out
T_9_5_lc_trk_g1_1
T_9_5_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.dispString.dOutP_0_iv_3_1
T_9_7_wire_logic_cluster/lc_0/out
T_9_5_sp4_v_t_45
T_9_6_lc_trk_g3_5
T_9_6_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.cnt_1
T_1_8_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_45
T_3_9_sp4_h_l_2
T_6_5_sp4_v_t_39
T_7_5_sp4_h_l_7
T_8_5_lc_trk_g3_7
T_8_5_wire_logic_cluster/lc_1/in_3

T_1_8_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_45
T_3_9_sp4_h_l_2
T_7_9_sp4_h_l_5
T_9_9_lc_trk_g2_0
T_9_9_wire_logic_cluster/lc_5/in_3

T_1_8_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_45
T_3_9_sp4_h_l_2
T_6_5_sp4_v_t_39
T_7_5_sp4_h_l_7
T_9_5_lc_trk_g3_2
T_9_5_wire_logic_cluster/lc_2/in_3

T_1_8_wire_logic_cluster/lc_2/out
T_1_6_sp12_v_t_23
T_2_6_sp12_h_l_0
T_8_6_lc_trk_g1_7
T_8_6_wire_logic_cluster/lc_7/in_3

T_1_8_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_45
T_3_9_sp4_h_l_2
T_7_9_sp4_h_l_5
T_9_9_lc_trk_g2_0
T_9_9_wire_logic_cluster/lc_3/in_1

T_1_8_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_45
T_3_9_sp4_h_l_2
T_7_9_sp4_h_l_5
T_10_5_sp4_v_t_40
T_9_8_lc_trk_g3_0
T_9_8_wire_logic_cluster/lc_7/in_0

T_1_8_wire_logic_cluster/lc_2/out
T_1_6_sp12_v_t_23
T_2_6_sp12_h_l_0
T_9_6_lc_trk_g0_0
T_9_6_wire_logic_cluster/lc_4/in_0

T_1_8_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_45
T_3_9_sp4_h_l_2
T_6_5_sp4_v_t_39
T_7_5_sp4_h_l_7
T_9_5_lc_trk_g3_2
T_9_5_wire_logic_cluster/lc_7/in_0

T_1_8_wire_logic_cluster/lc_2/out
T_1_6_sp12_v_t_23
T_2_6_sp12_h_l_0
T_7_6_lc_trk_g0_4
T_7_6_wire_logic_cluster/lc_1/in_1

T_1_8_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_45
T_3_9_sp4_h_l_2
T_6_5_sp4_v_t_39
T_7_5_sp4_h_l_7
T_9_5_lc_trk_g3_2
T_9_5_wire_logic_cluster/lc_3/in_0

T_1_8_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_45
T_3_9_sp4_h_l_2
T_6_5_sp4_v_t_39
T_7_5_sp4_h_l_7
T_9_5_lc_trk_g3_2
T_9_5_wire_logic_cluster/lc_6/in_3

T_1_8_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_45
T_3_9_sp4_h_l_2
T_6_5_sp4_v_t_39
T_7_5_sp4_h_l_7
T_9_5_lc_trk_g3_2
T_9_5_wire_logic_cluster/lc_0/in_3

T_1_8_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_45
T_3_9_sp4_h_l_2
T_7_9_sp4_h_l_5
T_9_9_lc_trk_g2_0
T_9_9_wire_logic_cluster/lc_6/in_0

T_1_8_wire_logic_cluster/lc_2/out
T_2_5_sp4_v_t_45
T_3_9_sp4_h_l_2
T_7_9_sp4_h_l_5
T_9_9_lc_trk_g2_0
T_9_9_wire_logic_cluster/lc_7/in_3

T_1_8_wire_logic_cluster/lc_2/out
T_1_8_lc_trk_g3_2
T_1_8_wire_logic_cluster/lc_2/in_3

End 

Net : uu0.l_precountZ0Z_0
T_4_12_wire_logic_cluster/lc_3/out
T_4_11_sp4_v_t_38
T_0_11_span4_horz_3
T_1_11_lc_trk_g1_6
T_1_11_wire_logic_cluster/lc_1/in_0

T_4_12_wire_logic_cluster/lc_3/out
T_5_9_sp4_v_t_47
T_2_9_sp4_h_l_4
T_1_9_lc_trk_g1_4
T_1_9_wire_logic_cluster/lc_0/in_1

T_4_12_wire_logic_cluster/lc_3/out
T_5_9_sp4_v_t_47
T_2_9_sp4_h_l_4
T_1_9_lc_trk_g1_4
T_1_9_wire_logic_cluster/lc_2/in_1

T_4_12_wire_logic_cluster/lc_3/out
T_5_9_sp4_v_t_47
T_2_9_sp4_h_l_4
T_1_9_lc_trk_g1_4
T_1_9_input_2_1
T_1_9_wire_logic_cluster/lc_1/in_2

T_4_12_wire_logic_cluster/lc_3/out
T_4_9_sp4_v_t_46
T_0_13_span4_horz_11
T_1_13_lc_trk_g0_6
T_1_13_wire_logic_cluster/lc_5/in_1

T_4_12_wire_logic_cluster/lc_3/out
T_4_12_lc_trk_g1_3
T_4_12_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.bcd2segment3.segmentUQ_0_6_cascade_
T_6_11_wire_logic_cluster/lc_0/ltout
T_6_11_wire_logic_cluster/lc_1/in_2

End 

Net : Lab_UT.next_alarmstate4
T_7_11_wire_logic_cluster/lc_4/out
T_0_11_span12_horz_3
T_11_0_span12_vert_20
T_11_6_lc_trk_g2_3
T_11_6_wire_logic_cluster/lc_4/in_1

T_7_11_wire_logic_cluster/lc_4/out
T_0_11_span12_horz_3
T_11_0_span12_vert_20
T_11_6_lc_trk_g2_3
T_11_6_wire_logic_cluster/lc_0/in_3

T_7_11_wire_logic_cluster/lc_4/out
T_0_11_span12_horz_3
T_11_0_span12_vert_20
T_11_6_lc_trk_g2_3
T_11_6_wire_logic_cluster/lc_2/in_1

T_7_11_wire_logic_cluster/lc_4/out
T_0_11_span12_horz_3
T_11_0_span12_vert_20
T_11_7_lc_trk_g3_0
T_11_7_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.w_addr_userZ0Z_1
T_6_6_wire_logic_cluster/lc_4/out
T_7_2_sp4_v_t_44
T_7_4_lc_trk_g3_1
T_7_4_input_2_6
T_7_4_wire_logic_cluster/lc_6/in_2

T_6_6_wire_logic_cluster/lc_4/out
T_6_5_sp4_v_t_40
T_3_5_sp4_h_l_5
T_4_5_lc_trk_g3_5
T_4_5_wire_logic_cluster/lc_0/in_0

T_6_6_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g3_4
T_7_5_input_2_3
T_7_5_wire_logic_cluster/lc_3/in_2

T_6_6_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g3_4
T_7_5_input_2_5
T_7_5_wire_logic_cluster/lc_5/in_2

T_6_6_wire_logic_cluster/lc_4/out
T_6_6_lc_trk_g2_4
T_6_6_input_2_4
T_6_6_wire_logic_cluster/lc_4/in_2

T_6_6_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g3_4
T_7_5_input_2_7
T_7_5_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.dictrl.next_alarmstate4Z0Z_0_cascade_
T_7_11_wire_logic_cluster/lc_3/ltout
T_7_11_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.dictrl.next_alarmstate4_1Z0Z_0
T_6_12_wire_logic_cluster/lc_0/out
T_7_11_lc_trk_g3_0
T_7_11_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.dictrl.next_state_RNI970UZ0Z_3_cascade_
T_7_13_wire_logic_cluster/lc_5/ltout
T_7_13_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.m40_cascade_
T_7_13_wire_logic_cluster/lc_4/ltout
T_7_13_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.dictrl.state_ret_4_RNINNUGZ0
T_8_14_wire_logic_cluster/lc_6/out
T_8_11_sp4_v_t_36
T_8_12_lc_trk_g2_4
T_8_12_wire_logic_cluster/lc_0/in_0

T_8_14_wire_logic_cluster/lc_6/out
T_6_14_sp4_h_l_9
T_7_14_lc_trk_g3_1
T_7_14_input_2_2
T_7_14_wire_logic_cluster/lc_2/in_2

T_8_14_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g2_6
T_7_13_wire_logic_cluster/lc_2/in_0

End 

Net : Lab_UT.didp.countrce2.N_178
T_7_10_wire_logic_cluster/lc_0/out
T_7_9_lc_trk_g1_0
T_7_9_wire_logic_cluster/lc_6/in_3

End 

Net : uu0.un4_l_count_12
T_2_11_wire_logic_cluster/lc_0/out
T_2_8_sp4_v_t_40
T_1_9_lc_trk_g3_0
T_1_9_wire_logic_cluster/lc_6/in_1

End 

Net : uu0.l_countZ0Z_17
T_2_13_wire_logic_cluster/lc_3/out
T_2_10_sp4_v_t_46
T_2_11_lc_trk_g2_6
T_2_11_input_2_0
T_2_11_wire_logic_cluster/lc_0/in_2

T_2_13_wire_logic_cluster/lc_3/out
T_2_10_sp4_v_t_46
T_2_11_lc_trk_g2_6
T_2_11_wire_logic_cluster/lc_3/in_1

T_2_13_wire_logic_cluster/lc_3/out
T_2_13_lc_trk_g1_3
T_2_13_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.mem0.N_78_i_0
T_6_5_wire_logic_cluster/lc_6/out
T_4_5_sp4_h_l_9
T_3_5_lc_trk_g1_1
T_3_5_input0_0
T_3_5_wire_bram/ram/WADDR_0

End 

Net : Lab_UT.didp.q_RNIIKFH3_3
T_9_9_wire_logic_cluster/lc_1/out
T_9_5_sp4_v_t_39
T_8_7_lc_trk_g0_2
T_8_7_wire_logic_cluster/lc_1/in_1

T_9_9_wire_logic_cluster/lc_1/out
T_9_5_sp4_v_t_39
T_8_7_lc_trk_g0_2
T_8_7_input_2_0
T_8_7_wire_logic_cluster/lc_0/in_2

End 

Net : Lab_UT.didp.q_RNI84NN1_3
T_8_9_wire_logic_cluster/lc_5/out
T_7_9_sp4_h_l_2
T_9_9_lc_trk_g2_7
T_9_9_wire_logic_cluster/lc_1/in_0

T_8_9_wire_logic_cluster/lc_5/out
T_9_10_lc_trk_g3_5
T_9_10_input_2_6
T_9_10_wire_logic_cluster/lc_6/in_2

T_8_9_wire_logic_cluster/lc_5/out
T_9_10_lc_trk_g3_5
T_9_10_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.mem0.N_71_i
T_4_6_wire_logic_cluster/lc_6/out
T_3_5_lc_trk_g3_6
T_3_5_input0_7
T_3_5_wire_bram/ram/WADDR_7

End 

Net : uu2.mem0.N_77_i
T_4_5_wire_logic_cluster/lc_0/out
T_3_5_lc_trk_g3_0
T_3_5_input0_1
T_3_5_wire_bram/ram/WADDR_1

End 

Net : uu2.trig_rd_is_det_0
T_4_4_wire_logic_cluster/lc_5/out
T_5_3_sp4_v_t_43
T_5_4_lc_trk_g3_3
T_5_4_wire_logic_cluster/lc_0/cen

T_4_4_wire_logic_cluster/lc_5/out
T_5_3_sp4_v_t_43
T_5_4_lc_trk_g3_3
T_5_4_wire_logic_cluster/lc_0/cen

T_4_4_wire_logic_cluster/lc_5/out
T_5_3_sp4_v_t_43
T_5_4_lc_trk_g3_3
T_5_4_wire_logic_cluster/lc_0/cen

T_4_4_wire_logic_cluster/lc_5/out
T_5_3_sp4_v_t_43
T_5_4_lc_trk_g3_3
T_5_4_wire_logic_cluster/lc_0/cen

End 

Net : uu0.l_countZ0Z_10
T_1_11_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g3_5
T_1_11_wire_logic_cluster/lc_0/in_0

T_1_11_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g3_5
T_1_11_wire_logic_cluster/lc_2/in_0

T_1_11_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g3_5
T_1_11_wire_logic_cluster/lc_6/in_0

T_1_11_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g3_5
T_1_11_wire_logic_cluster/lc_5/in_3

End 

Net : uu0.un4_l_count_14_cascade_
T_1_11_wire_logic_cluster/lc_0/ltout
T_1_11_wire_logic_cluster/lc_1/in_2

End 

Net : uu0.l_countZ0Z_8
T_1_11_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g1_4
T_1_11_wire_logic_cluster/lc_0/in_1

T_1_11_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g1_4
T_1_11_wire_logic_cluster/lc_2/in_3

T_1_11_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g1_4
T_1_11_wire_logic_cluster/lc_6/in_3

T_1_11_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g1_4
T_1_11_wire_logic_cluster/lc_5/in_0

T_1_11_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g1_4
T_1_11_wire_logic_cluster/lc_7/in_0

T_1_11_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g1_4
T_1_11_wire_logic_cluster/lc_4/in_3

End 

Net : uu0.l_countZ0Z_4
T_1_12_wire_logic_cluster/lc_7/out
T_1_10_sp4_v_t_43
T_1_11_lc_trk_g3_3
T_1_11_wire_logic_cluster/lc_1/in_1

T_1_12_wire_logic_cluster/lc_7/out
T_1_9_sp4_v_t_38
T_2_9_sp4_h_l_8
T_2_9_lc_trk_g0_5
T_2_9_wire_logic_cluster/lc_6/in_1

T_1_12_wire_logic_cluster/lc_7/out
T_2_12_lc_trk_g0_7
T_2_12_wire_logic_cluster/lc_0/in_1

T_1_12_wire_logic_cluster/lc_7/out
T_1_12_lc_trk_g1_7
T_1_12_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.cnt_3
T_9_9_wire_logic_cluster/lc_6/out
T_9_9_sp4_h_l_1
T_8_5_sp4_v_t_43
T_9_5_sp4_h_l_6
T_8_5_lc_trk_g1_6
T_8_5_wire_logic_cluster/lc_1/in_0

T_9_9_wire_logic_cluster/lc_6/out
T_9_3_sp12_v_t_23
T_9_5_lc_trk_g2_4
T_9_5_wire_logic_cluster/lc_2/in_0

T_9_9_wire_logic_cluster/lc_6/out
T_9_9_sp4_h_l_1
T_8_5_sp4_v_t_43
T_8_6_lc_trk_g2_3
T_8_6_wire_logic_cluster/lc_7/in_0

T_9_9_wire_logic_cluster/lc_6/out
T_9_9_lc_trk_g3_6
T_9_9_wire_logic_cluster/lc_5/in_0

T_9_9_wire_logic_cluster/lc_6/out
T_9_9_sp4_h_l_1
T_8_5_sp4_v_t_43
T_7_6_lc_trk_g3_3
T_7_6_wire_logic_cluster/lc_1/in_3

T_9_9_wire_logic_cluster/lc_6/out
T_9_3_sp12_v_t_23
T_9_5_lc_trk_g2_4
T_9_5_wire_logic_cluster/lc_7/in_1

T_9_9_wire_logic_cluster/lc_6/out
T_9_8_lc_trk_g1_6
T_9_8_input_2_7
T_9_8_wire_logic_cluster/lc_7/in_2

T_9_9_wire_logic_cluster/lc_6/out
T_9_3_sp12_v_t_23
T_9_5_lc_trk_g2_4
T_9_5_wire_logic_cluster/lc_3/in_1

T_9_9_wire_logic_cluster/lc_6/out
T_9_3_sp12_v_t_23
T_9_5_lc_trk_g2_4
T_9_5_wire_logic_cluster/lc_6/in_0

T_9_9_wire_logic_cluster/lc_6/out
T_9_3_sp12_v_t_23
T_9_5_lc_trk_g2_4
T_9_5_wire_logic_cluster/lc_0/in_0

T_9_9_wire_logic_cluster/lc_6/out
T_9_9_lc_trk_g3_6
T_9_9_wire_logic_cluster/lc_6/in_3

End 

Net : uu0.l_countZ0Z_14
T_1_11_wire_logic_cluster/lc_3/out
T_1_11_lc_trk_g1_3
T_1_11_input_2_0
T_1_11_wire_logic_cluster/lc_0/in_2

T_1_11_wire_logic_cluster/lc_3/out
T_1_12_lc_trk_g0_3
T_1_12_wire_logic_cluster/lc_6/in_3

T_1_11_wire_logic_cluster/lc_3/out
T_1_12_lc_trk_g0_3
T_1_12_wire_logic_cluster/lc_1/in_0

T_1_11_wire_logic_cluster/lc_3/out
T_1_11_lc_trk_g1_3
T_1_11_wire_logic_cluster/lc_3/in_1

End 

Net : uu2.w_addr_userZ0Z_0
T_6_5_wire_logic_cluster/lc_4/out
T_7_4_lc_trk_g2_4
T_7_4_wire_logic_cluster/lc_6/in_0

T_6_5_wire_logic_cluster/lc_4/out
T_6_5_lc_trk_g0_4
T_6_5_wire_logic_cluster/lc_6/in_0

T_6_5_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g1_4
T_7_5_wire_logic_cluster/lc_3/in_0

T_6_5_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g1_4
T_7_5_wire_logic_cluster/lc_5/in_0

T_6_5_wire_logic_cluster/lc_4/out
T_6_4_sp4_v_t_40
T_6_6_lc_trk_g2_5
T_6_6_wire_logic_cluster/lc_4/in_1

T_6_5_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g1_4
T_7_5_wire_logic_cluster/lc_7/in_0

T_6_5_wire_logic_cluster/lc_4/out
T_6_5_lc_trk_g0_4
T_6_5_wire_logic_cluster/lc_4/in_0

End 

Net : uu2.N_86
T_8_6_wire_logic_cluster/lc_4/out
T_8_5_sp4_v_t_40
T_9_5_sp4_h_l_10
T_5_5_sp4_h_l_6
T_4_5_lc_trk_g1_6
T_4_5_wire_logic_cluster/lc_3/in_0

T_8_6_wire_logic_cluster/lc_4/out
T_0_6_span12_horz_0
T_4_6_lc_trk_g0_0
T_4_6_input_2_0
T_4_6_wire_logic_cluster/lc_0/in_2

End 

Net : uu2.vram_wr_en_0_iZ0
T_4_5_wire_logic_cluster/lc_3/out
T_4_1_sp4_v_t_43
T_5_5_sp4_h_l_0
T_0_5_span4_horz_0
T_3_5_lc_trk_g3_5
T_3_5_wire_bram/ram/WE

T_4_5_wire_logic_cluster/lc_3/out
T_3_5_lc_trk_g3_3
T_3_5_wire_bram/ram/WCLKE

End 

Net : uu0.l_countZ0Z_2
T_1_10_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g1_2
T_1_11_wire_logic_cluster/lc_0/in_3

T_1_10_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g2_2
T_1_10_wire_logic_cluster/lc_1/in_1

T_1_10_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g2_2
T_1_10_input_2_4
T_1_10_wire_logic_cluster/lc_4/in_2

T_1_10_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g2_2
T_1_10_input_2_2
T_1_10_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.dispString.dOutP_0_iv_1_3
T_9_6_wire_logic_cluster/lc_0/out
T_9_4_sp4_v_t_45
T_9_7_lc_trk_g0_5
T_9_7_wire_logic_cluster/lc_3/in_0

End 

Net : uu2.un426_ci
T_5_4_wire_logic_cluster/lc_7/out
T_3_4_sp4_h_l_11
T_6_4_sp4_v_t_46
T_6_8_lc_trk_g1_3
T_6_8_input_2_2
T_6_8_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.un3_dOutP
T_9_9_wire_logic_cluster/lc_5/out
T_9_5_sp4_v_t_47
T_9_6_lc_trk_g3_7
T_9_6_wire_logic_cluster/lc_0/in_0

T_9_9_wire_logic_cluster/lc_5/out
T_9_9_lc_trk_g3_5
T_9_9_wire_logic_cluster/lc_4/in_0

T_9_9_wire_logic_cluster/lc_5/out
T_9_5_sp4_v_t_47
T_9_6_lc_trk_g3_7
T_9_6_wire_logic_cluster/lc_5/in_1

T_9_9_wire_logic_cluster/lc_5/out
T_9_5_sp4_v_t_47
T_9_6_lc_trk_g3_7
T_9_6_wire_logic_cluster/lc_6/in_0

End 

Net : Lab_UT.cnt_2
T_9_9_wire_logic_cluster/lc_7/out
T_9_4_sp12_v_t_22
T_9_3_sp4_v_t_46
T_8_5_lc_trk_g0_0
T_8_5_wire_logic_cluster/lc_1/in_1

T_9_9_wire_logic_cluster/lc_7/out
T_9_4_sp12_v_t_22
T_9_5_lc_trk_g3_6
T_9_5_wire_logic_cluster/lc_2/in_1

T_9_9_wire_logic_cluster/lc_7/out
T_9_9_lc_trk_g1_7
T_9_9_wire_logic_cluster/lc_5/in_1

T_9_9_wire_logic_cluster/lc_7/out
T_10_6_sp4_v_t_39
T_7_6_sp4_h_l_8
T_8_6_lc_trk_g2_0
T_8_6_wire_logic_cluster/lc_7/in_1

T_9_9_wire_logic_cluster/lc_7/out
T_9_4_sp12_v_t_22
T_9_3_sp4_v_t_46
T_9_6_lc_trk_g0_6
T_9_6_input_2_4
T_9_6_wire_logic_cluster/lc_4/in_2

T_9_9_wire_logic_cluster/lc_7/out
T_9_9_lc_trk_g1_7
T_9_9_wire_logic_cluster/lc_3/in_3

T_9_9_wire_logic_cluster/lc_7/out
T_10_6_sp4_v_t_39
T_7_6_sp4_h_l_8
T_7_6_lc_trk_g0_5
T_7_6_wire_logic_cluster/lc_1/in_0

T_9_9_wire_logic_cluster/lc_7/out
T_9_4_sp12_v_t_22
T_9_5_lc_trk_g3_6
T_9_5_input_2_7
T_9_5_wire_logic_cluster/lc_7/in_2

T_9_9_wire_logic_cluster/lc_7/out
T_9_8_lc_trk_g1_7
T_9_8_wire_logic_cluster/lc_7/in_1

T_9_9_wire_logic_cluster/lc_7/out
T_9_4_sp12_v_t_22
T_9_5_lc_trk_g3_6
T_9_5_input_2_3
T_9_5_wire_logic_cluster/lc_3/in_2

T_9_9_wire_logic_cluster/lc_7/out
T_9_4_sp12_v_t_22
T_9_5_lc_trk_g3_6
T_9_5_wire_logic_cluster/lc_6/in_1

T_9_9_wire_logic_cluster/lc_7/out
T_9_4_sp12_v_t_22
T_9_5_lc_trk_g3_6
T_9_5_wire_logic_cluster/lc_0/in_1

T_9_9_wire_logic_cluster/lc_7/out
T_9_9_lc_trk_g1_7
T_9_9_wire_logic_cluster/lc_7/in_1

T_9_9_wire_logic_cluster/lc_7/out
T_9_9_lc_trk_g1_7
T_9_9_input_2_6
T_9_9_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.mem0.N_69_i
T_4_5_wire_logic_cluster/lc_7/out
T_3_5_sp4_h_l_6
T_3_5_lc_trk_g0_3
T_3_5_wire_bram/ram/WDATA_4

End 

Net : uu2.mem0.N_111
T_7_6_wire_logic_cluster/lc_2/out
T_7_5_sp4_v_t_36
T_4_5_sp4_h_l_7
T_4_5_lc_trk_g0_2
T_4_5_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.un29_dOutP
T_9_5_wire_logic_cluster/lc_2/out
T_9_6_lc_trk_g0_2
T_9_6_input_2_0
T_9_6_wire_logic_cluster/lc_0/in_2

T_9_5_wire_logic_cluster/lc_2/out
T_9_6_lc_trk_g0_2
T_9_6_input_2_6
T_9_6_wire_logic_cluster/lc_6/in_2

T_9_5_wire_logic_cluster/lc_2/out
T_9_5_lc_trk_g2_2
T_9_5_wire_logic_cluster/lc_4/in_0

T_9_5_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g0_2
T_8_6_wire_logic_cluster/lc_0/in_0

End 

Net : uu0.l_countZ0Z_9
T_1_11_wire_logic_cluster/lc_7/out
T_2_11_lc_trk_g1_7
T_2_11_wire_logic_cluster/lc_0/in_0

T_1_11_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g1_7
T_1_11_input_2_2
T_1_11_wire_logic_cluster/lc_2/in_2

T_1_11_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g1_7
T_1_11_input_2_6
T_1_11_wire_logic_cluster/lc_6/in_2

T_1_11_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g1_7
T_1_11_wire_logic_cluster/lc_5/in_1

T_1_11_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g1_7
T_1_11_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.dictrl.next_state_out_2
T_7_13_wire_logic_cluster/lc_2/out
T_7_13_lc_trk_g3_2
T_7_13_wire_logic_cluster/lc_0/in_3

End 

Net : uu0.l_countZ0Z_7
T_2_11_wire_logic_cluster/lc_5/out
T_2_11_lc_trk_g0_5
T_2_11_wire_logic_cluster/lc_0/in_1

T_2_11_wire_logic_cluster/lc_5/out
T_2_11_lc_trk_g0_5
T_2_11_wire_logic_cluster/lc_2/in_3

T_2_11_wire_logic_cluster/lc_5/out
T_2_11_lc_trk_g0_5
T_2_11_wire_logic_cluster/lc_5/in_0

End 

Net : Lab_UT.dictrl.state_retZ0Z_4
T_7_6_wire_logic_cluster/lc_0/out
T_7_0_span12_vert_11
T_7_6_sp12_v_t_23
T_7_13_lc_trk_g3_3
T_7_13_wire_logic_cluster/lc_6/in_0

T_7_6_wire_logic_cluster/lc_0/out
T_7_0_span12_vert_11
T_7_6_sp12_v_t_23
T_7_14_lc_trk_g3_0
T_7_14_input_2_3
T_7_14_wire_logic_cluster/lc_3/in_2

T_7_6_wire_logic_cluster/lc_0/out
T_7_0_span12_vert_11
T_7_6_sp12_v_t_23
T_7_14_lc_trk_g3_0
T_7_14_wire_logic_cluster/lc_6/in_1

T_7_6_wire_logic_cluster/lc_0/out
T_7_0_span12_vert_11
T_7_6_sp12_v_t_23
T_7_10_sp4_v_t_41
T_7_14_sp4_v_t_41
T_8_14_sp4_h_l_9
T_8_14_lc_trk_g1_4
T_8_14_wire_logic_cluster/lc_6/in_1

T_7_6_wire_logic_cluster/lc_0/out
T_7_0_span12_vert_11
T_7_6_sp12_v_t_23
T_7_12_sp4_v_t_39
T_7_14_lc_trk_g2_2
T_7_14_input_2_0
T_7_14_wire_logic_cluster/lc_0/in_2

T_7_6_wire_logic_cluster/lc_0/out
T_7_0_span12_vert_11
T_7_6_sp12_v_t_23
T_7_10_sp4_v_t_41
T_7_14_sp4_v_t_41
T_8_14_sp4_h_l_9
T_9_14_lc_trk_g2_1
T_9_14_input_2_3
T_9_14_wire_logic_cluster/lc_3/in_2

T_7_6_wire_logic_cluster/lc_0/out
T_8_4_sp4_v_t_44
T_8_8_sp4_v_t_44
T_8_12_sp4_v_t_40
T_8_13_lc_trk_g3_0
T_8_13_wire_logic_cluster/lc_7/in_0

T_7_6_wire_logic_cluster/lc_0/out
T_8_4_sp4_v_t_44
T_8_8_sp4_v_t_44
T_8_12_sp4_v_t_40
T_8_13_lc_trk_g2_0
T_8_13_wire_logic_cluster/lc_3/in_1

T_7_6_wire_logic_cluster/lc_0/out
T_8_4_sp4_v_t_44
T_8_8_sp4_v_t_44
T_8_12_sp4_v_t_40
T_8_13_lc_trk_g3_0
T_8_13_wire_logic_cluster/lc_0/in_1

T_7_6_wire_logic_cluster/lc_0/out
T_8_4_sp4_v_t_44
T_8_8_sp4_v_t_44
T_8_12_sp4_v_t_40
T_8_13_lc_trk_g3_0
T_8_13_input_2_1
T_8_13_wire_logic_cluster/lc_1/in_2

T_7_6_wire_logic_cluster/lc_0/out
T_8_4_sp4_v_t_44
T_8_8_sp4_v_t_44
T_8_12_sp4_v_t_40
T_8_13_lc_trk_g2_0
T_8_13_input_2_2
T_8_13_wire_logic_cluster/lc_2/in_2

T_7_6_wire_logic_cluster/lc_0/out
T_7_6_sp4_h_l_5
T_10_6_sp4_v_t_47
T_9_9_lc_trk_g3_7
T_9_9_wire_logic_cluster/lc_2/in_0

End 

Net : resetGen.escKeyZ0
T_2_10_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g3_1
T_2_10_wire_logic_cluster/lc_6/in_0

T_2_10_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g3_1
T_2_10_wire_logic_cluster/lc_4/in_0

T_2_10_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g3_1
T_2_10_wire_logic_cluster/lc_5/in_3

T_2_10_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g3_1
T_2_10_wire_logic_cluster/lc_7/in_3

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_1
T_2_4_wire_logic_cluster/lc_0/out
T_2_3_lc_trk_g0_0
T_2_3_wire_logic_cluster/lc_6/in_0

T_2_4_wire_logic_cluster/lc_0/out
T_2_3_lc_trk_g0_0
T_2_3_input_2_0
T_2_3_wire_logic_cluster/lc_0/in_2

T_2_4_wire_logic_cluster/lc_0/out
T_2_4_lc_trk_g1_0
T_2_4_wire_logic_cluster/lc_0/in_3

End 

Net : buart.Z_tx.bitcount_RNO_0Z0Z_2
T_2_4_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g0_3
T_2_5_wire_logic_cluster/lc_4/in_3

End 

Net : uu0.un4_l_count_0
T_1_9_wire_logic_cluster/lc_6/out
T_2_8_sp4_v_t_45
T_2_11_lc_trk_g1_5
T_2_11_wire_logic_cluster/lc_4/in_0

T_1_9_wire_logic_cluster/lc_6/out
T_2_8_sp4_v_t_45
T_1_12_lc_trk_g2_0
T_1_12_wire_logic_cluster/lc_0/in_0

T_1_9_wire_logic_cluster/lc_6/out
T_2_8_sp4_v_t_45
T_1_12_lc_trk_g2_0
T_1_12_wire_logic_cluster/lc_3/in_1

T_1_9_wire_logic_cluster/lc_6/out
T_1_8_sp4_v_t_44
T_1_12_lc_trk_g0_1
T_1_12_wire_logic_cluster/lc_2/in_1

T_1_9_wire_logic_cluster/lc_6/out
T_2_8_sp4_v_t_45
T_1_12_lc_trk_g2_0
T_1_12_wire_logic_cluster/lc_7/in_1

T_1_9_wire_logic_cluster/lc_6/out
T_2_8_sp4_v_t_45
T_2_11_lc_trk_g1_5
T_2_11_wire_logic_cluster/lc_1/in_1

T_1_9_wire_logic_cluster/lc_6/out
T_2_8_sp4_v_t_45
T_2_11_lc_trk_g1_5
T_2_11_wire_logic_cluster/lc_7/in_3

T_1_9_wire_logic_cluster/lc_6/out
T_2_8_sp4_v_t_45
T_2_11_lc_trk_g1_5
T_2_11_wire_logic_cluster/lc_5/in_3

T_1_9_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g0_6
T_1_10_wire_logic_cluster/lc_3/in_3

T_1_9_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g0_6
T_1_10_wire_logic_cluster/lc_7/in_3

T_1_9_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g0_6
T_1_10_wire_logic_cluster/lc_5/in_3

T_1_9_wire_logic_cluster/lc_6/out
T_1_8_lc_trk_g1_6
T_1_8_wire_logic_cluster/lc_4/in_3

End 

Net : uu0.un88_ci_3
T_2_9_wire_logic_cluster/lc_6/out
T_2_8_sp4_v_t_44
T_2_11_lc_trk_g0_4
T_2_11_input_2_2
T_2_11_wire_logic_cluster/lc_2/in_2

T_2_9_wire_logic_cluster/lc_6/out
T_2_3_sp12_v_t_23
T_2_11_lc_trk_g3_0
T_2_11_input_2_7
T_2_11_wire_logic_cluster/lc_7/in_2

End 

Net : uu0.un110_ci
T_2_11_wire_logic_cluster/lc_2/out
T_3_8_sp4_v_t_45
T_0_12_span4_horz_12
T_1_12_lc_trk_g3_1
T_1_12_wire_logic_cluster/lc_2/in_0

T_2_11_wire_logic_cluster/lc_2/out
T_3_8_sp4_v_t_45
T_0_12_span4_horz_12
T_1_12_lc_trk_g2_1
T_1_12_input_2_3
T_1_12_wire_logic_cluster/lc_3/in_2

T_2_11_wire_logic_cluster/lc_2/out
T_3_8_sp4_v_t_45
T_0_12_span4_horz_12
T_1_12_lc_trk_g2_1
T_1_12_wire_logic_cluster/lc_0/in_3

T_2_11_wire_logic_cluster/lc_2/out
T_2_10_sp4_v_t_36
T_2_13_lc_trk_g1_4
T_2_13_input_2_3
T_2_13_wire_logic_cluster/lc_3/in_2

T_2_11_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g3_2
T_1_11_wire_logic_cluster/lc_3/in_0

T_2_11_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g3_2
T_1_11_wire_logic_cluster/lc_4/in_1

T_2_11_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g3_2
T_1_11_input_2_7
T_1_11_wire_logic_cluster/lc_7/in_2

T_2_11_wire_logic_cluster/lc_2/out
T_2_11_lc_trk_g3_2
T_2_11_input_2_1
T_2_11_wire_logic_cluster/lc_1/in_2

T_2_11_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g3_2
T_1_10_input_2_7
T_1_10_wire_logic_cluster/lc_7/in_2

T_2_11_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g3_2
T_1_11_input_2_5
T_1_11_wire_logic_cluster/lc_5/in_2

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_0
T_2_4_wire_logic_cluster/lc_1/out
T_2_3_lc_trk_g0_1
T_2_3_wire_logic_cluster/lc_6/in_1

T_2_4_wire_logic_cluster/lc_1/out
T_2_3_lc_trk_g0_1
T_2_3_wire_logic_cluster/lc_0/in_1

T_2_4_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g3_1
T_2_4_wire_logic_cluster/lc_0/in_0

T_2_4_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g3_1
T_2_4_wire_logic_cluster/lc_1/in_3

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_4
T_8_3_wire_logic_cluster/lc_7/out
T_8_3_lc_trk_g1_7
T_8_3_wire_logic_cluster/lc_6/in_0

T_8_3_wire_logic_cluster/lc_7/out
T_8_3_lc_trk_g1_7
T_8_3_wire_logic_cluster/lc_3/in_1

End 

Net : uu0.l_countZ0Z_3
T_1_10_wire_logic_cluster/lc_5/out
T_2_11_lc_trk_g2_5
T_2_11_wire_logic_cluster/lc_0/in_3

T_1_10_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g2_5
T_1_10_wire_logic_cluster/lc_1/in_0

T_1_10_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g2_5
T_1_10_wire_logic_cluster/lc_5/in_0

End 

Net : buart.Z_rx.sample
T_8_2_wire_logic_cluster/lc_7/out
T_8_0_span12_vert_17
T_0_9_span12_horz_9
T_3_9_sp4_h_l_6
T_6_9_sp4_v_t_43
T_6_12_lc_trk_g1_3
T_6_12_wire_logic_cluster/lc_1/cen

T_8_2_wire_logic_cluster/lc_7/out
T_8_0_span12_vert_17
T_0_9_span12_horz_9
T_3_9_sp4_h_l_6
T_6_9_sp4_v_t_43
T_6_12_lc_trk_g1_3
T_6_12_wire_logic_cluster/lc_1/cen

T_8_2_wire_logic_cluster/lc_7/out
T_8_0_span12_vert_17
T_0_9_span12_horz_9
T_3_9_sp4_h_l_6
T_6_9_sp4_v_t_43
T_6_12_lc_trk_g1_3
T_6_12_wire_logic_cluster/lc_1/cen

T_8_2_wire_logic_cluster/lc_7/out
T_8_0_span12_vert_17
T_0_9_span12_horz_9
T_3_9_sp4_h_l_6
T_6_9_sp4_v_t_43
T_6_12_lc_trk_g1_3
T_6_12_wire_logic_cluster/lc_1/cen

T_8_2_wire_logic_cluster/lc_7/out
T_8_0_span12_vert_17
T_0_9_span12_horz_9
T_3_9_sp4_h_l_6
T_6_9_sp4_v_t_43
T_5_12_lc_trk_g3_3
T_5_12_wire_logic_cluster/lc_0/cen

T_8_2_wire_logic_cluster/lc_7/out
T_8_0_span12_vert_17
T_0_9_span12_horz_9
T_3_9_sp4_h_l_6
T_6_9_sp4_v_t_43
T_5_12_lc_trk_g3_3
T_5_12_wire_logic_cluster/lc_0/cen

T_8_2_wire_logic_cluster/lc_7/out
T_8_0_span12_vert_17
T_0_9_span12_horz_9
T_3_9_sp4_h_l_6
T_6_9_sp4_v_t_43
T_5_12_lc_trk_g3_3
T_5_12_wire_logic_cluster/lc_0/cen

T_8_2_wire_logic_cluster/lc_7/out
T_8_0_span12_vert_17
T_8_9_sp12_v_t_22
T_8_10_sp4_v_t_44
T_7_12_lc_trk_g0_2
T_7_12_wire_logic_cluster/lc_0/cen

End 

Net : buart.Z_rx.ser_clk_3
T_8_3_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g1_6
T_8_2_wire_logic_cluster/lc_7/in_0

T_8_3_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g1_6
T_8_2_wire_logic_cluster/lc_4/in_1

T_8_3_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g1_6
T_8_2_wire_logic_cluster/lc_2/in_1

T_8_3_wire_logic_cluster/lc_6/out
T_8_3_lc_trk_g3_6
T_8_3_input_2_7
T_8_3_wire_logic_cluster/lc_7/in_2

T_8_3_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g1_6
T_8_2_wire_logic_cluster/lc_0/in_3

End 

Net : buart.Z_rx.un1_sample_0
T_7_2_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g0_4
T_8_2_wire_logic_cluster/lc_7/in_1

End 

Net : buart.Z_rx.bitcountZ0Z_2
T_7_3_wire_logic_cluster/lc_3/out
T_7_2_lc_trk_g1_3
T_7_2_wire_logic_cluster/lc_4/in_0

T_7_3_wire_logic_cluster/lc_3/out
T_6_2_lc_trk_g3_3
T_6_2_wire_logic_cluster/lc_1/in_1

T_7_3_wire_logic_cluster/lc_3/out
T_6_2_lc_trk_g3_3
T_6_2_wire_logic_cluster/lc_4/in_0

T_7_3_wire_logic_cluster/lc_3/out
T_6_3_lc_trk_g2_3
T_6_3_wire_logic_cluster/lc_2/in_1

T_7_3_wire_logic_cluster/lc_3/out
T_7_3_lc_trk_g0_3
T_7_3_wire_logic_cluster/lc_2/in_1

T_7_3_wire_logic_cluster/lc_3/out
T_7_3_lc_trk_g0_3
T_7_3_wire_logic_cluster/lc_3/in_0

End 

Net : buart.Z_tx.Z_baudgen.counterZ0Z_2
T_2_3_wire_logic_cluster/lc_1/out
T_2_3_lc_trk_g3_1
T_2_3_input_2_6
T_2_3_wire_logic_cluster/lc_6/in_2

T_2_3_wire_logic_cluster/lc_1/out
T_2_3_lc_trk_g3_1
T_2_3_wire_logic_cluster/lc_1/in_1

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_3
T_8_3_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g1_2
T_8_3_wire_logic_cluster/lc_6/in_1

T_8_3_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g1_2
T_8_3_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.dispString.dOutP_0_iv_1_2
T_9_9_wire_logic_cluster/lc_4/out
T_9_1_sp12_v_t_23
T_9_5_lc_trk_g3_0
T_9_5_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.dictrl.next_state_RNIO0LS1Z0Z_1
T_7_14_wire_logic_cluster/lc_5/out
T_6_14_sp4_h_l_2
T_8_14_lc_trk_g2_7
T_8_14_wire_logic_cluster/lc_7/in_0

T_7_14_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g3_5
T_8_13_wire_logic_cluster/lc_1/in_1

T_7_14_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g3_5
T_8_13_input_2_0
T_8_13_wire_logic_cluster/lc_0/in_2

End 

Net : buart.Z_rx.bitcountZ0Z_3
T_7_3_wire_logic_cluster/lc_7/out
T_7_2_lc_trk_g0_7
T_7_2_wire_logic_cluster/lc_4/in_1

T_7_3_wire_logic_cluster/lc_7/out
T_6_2_lc_trk_g3_7
T_6_2_wire_logic_cluster/lc_3/in_1

T_7_3_wire_logic_cluster/lc_7/out
T_6_2_lc_trk_g3_7
T_6_2_wire_logic_cluster/lc_2/in_0

T_7_3_wire_logic_cluster/lc_7/out
T_6_3_lc_trk_g3_7
T_6_3_wire_logic_cluster/lc_3/in_1

T_7_3_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g2_7
T_7_3_wire_logic_cluster/lc_6/in_1

T_7_3_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g2_7
T_7_3_wire_logic_cluster/lc_7/in_0

End 

Net : uu0.l_precountZ0Z_1
T_1_13_wire_logic_cluster/lc_5/out
T_1_6_sp12_v_t_22
T_1_9_lc_trk_g2_2
T_1_9_wire_logic_cluster/lc_4/in_0

T_1_13_wire_logic_cluster/lc_5/out
T_1_6_sp12_v_t_22
T_1_9_lc_trk_g2_2
T_1_9_wire_logic_cluster/lc_0/in_0

T_1_13_wire_logic_cluster/lc_5/out
T_1_6_sp12_v_t_22
T_1_9_lc_trk_g2_2
T_1_9_wire_logic_cluster/lc_2/in_0

T_1_13_wire_logic_cluster/lc_5/out
T_1_6_sp12_v_t_22
T_1_9_lc_trk_g2_2
T_1_9_wire_logic_cluster/lc_1/in_3

T_1_13_wire_logic_cluster/lc_5/out
T_1_13_lc_trk_g1_5
T_1_13_wire_logic_cluster/lc_5/in_3

End 

Net : uu0.un4_l_count_11_cascade_
T_1_9_wire_logic_cluster/lc_4/ltout
T_1_9_wire_logic_cluster/lc_5/in_2

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_5
T_8_2_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g0_2
T_8_3_input_2_6
T_8_3_wire_logic_cluster/lc_6/in_2

T_8_2_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g0_2
T_8_3_wire_logic_cluster/lc_4/in_0

End 

Net : uu0.un4_l_count_16_cascade_
T_1_9_wire_logic_cluster/lc_5/ltout
T_1_9_wire_logic_cluster/lc_6/in_2

End 

Net : buart.Z_rx.bitcountZ0Z_1
T_7_3_wire_logic_cluster/lc_1/out
T_7_2_lc_trk_g1_1
T_7_2_input_2_4
T_7_2_wire_logic_cluster/lc_4/in_2

T_7_3_wire_logic_cluster/lc_1/out
T_6_2_lc_trk_g3_1
T_6_2_wire_logic_cluster/lc_3/in_3

T_7_3_wire_logic_cluster/lc_1/out
T_6_2_lc_trk_g3_1
T_6_2_wire_logic_cluster/lc_1/in_3

T_7_3_wire_logic_cluster/lc_1/out
T_6_3_lc_trk_g3_1
T_6_3_wire_logic_cluster/lc_1/in_1

T_7_3_wire_logic_cluster/lc_1/out
T_7_3_lc_trk_g0_1
T_7_3_wire_logic_cluster/lc_0/in_1

T_7_3_wire_logic_cluster/lc_1/out
T_7_3_lc_trk_g0_1
T_7_3_wire_logic_cluster/lc_1/in_0

End 

Net : Lab_UT.didp.countrce4.q_RNO_0Z0Z_2
T_7_11_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_46
T_8_3_sp4_v_t_42
T_8_5_lc_trk_g2_7
T_8_5_wire_logic_cluster/lc_0/in_1

End 

Net : Lab_UT.LdMtens
T_8_12_wire_logic_cluster/lc_5/out
T_7_11_lc_trk_g2_5
T_7_11_wire_logic_cluster/lc_5/in_0

T_8_12_wire_logic_cluster/lc_5/out
T_7_11_lc_trk_g2_5
T_7_11_wire_logic_cluster/lc_1/in_0

T_8_12_wire_logic_cluster/lc_5/out
T_9_11_lc_trk_g2_5
T_9_11_wire_logic_cluster/lc_2/in_3

T_8_12_wire_logic_cluster/lc_5/out
T_8_11_lc_trk_g0_5
T_8_11_input_2_5
T_8_11_wire_logic_cluster/lc_5/in_2

End 

Net : bu_rx_data_rdy
T_6_2_wire_logic_cluster/lc_4/out
T_4_2_sp4_h_l_5
T_3_2_sp4_v_t_40
T_3_6_sp4_v_t_40
T_2_10_lc_trk_g1_5
T_2_10_wire_logic_cluster/lc_1/in_1

T_6_2_wire_logic_cluster/lc_4/out
T_7_2_lc_trk_g0_4
T_7_2_wire_logic_cluster/lc_5/in_3

T_6_2_wire_logic_cluster/lc_4/out
T_7_2_sp4_h_l_8
T_8_2_lc_trk_g3_0
T_8_2_wire_logic_cluster/lc_4/in_3

End 

Net : buart.Z_rx.valid_1_cascade_
T_6_2_wire_logic_cluster/lc_3/ltout
T_6_2_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.bcd2segment2.segment_i_0Z0Z_2_cascade_
T_7_9_wire_logic_cluster/lc_1/ltout
T_7_9_wire_logic_cluster/lc_2/in_2

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_1
T_8_3_wire_logic_cluster/lc_5/out
T_8_3_lc_trk_g0_5
T_8_3_wire_logic_cluster/lc_6/in_3

T_8_3_wire_logic_cluster/lc_5/out
T_8_3_lc_trk_g0_5
T_8_3_wire_logic_cluster/lc_0/in_1

T_8_3_wire_logic_cluster/lc_5/out
T_8_3_lc_trk_g0_5
T_8_3_wire_logic_cluster/lc_5/in_0

End 

Net : buart.Z_rx.bitcountZ0Z_4
T_7_3_wire_logic_cluster/lc_4/out
T_7_2_lc_trk_g1_4
T_7_2_wire_logic_cluster/lc_4/in_3

T_7_3_wire_logic_cluster/lc_4/out
T_6_2_lc_trk_g3_4
T_6_2_wire_logic_cluster/lc_4/in_1

T_7_3_wire_logic_cluster/lc_4/out
T_6_2_lc_trk_g3_4
T_6_2_wire_logic_cluster/lc_2/in_1

T_7_3_wire_logic_cluster/lc_4/out
T_6_3_lc_trk_g2_4
T_6_3_wire_logic_cluster/lc_4/in_0

T_7_3_wire_logic_cluster/lc_4/out
T_7_3_lc_trk_g3_4
T_7_3_wire_logic_cluster/lc_4/in_1

End 

Net : uu0.un4_l_count_13
T_1_10_wire_logic_cluster/lc_0/out
T_1_9_lc_trk_g0_0
T_1_9_wire_logic_cluster/lc_6/in_0

End 

Net : uu0.l_countZ0Z_16
T_2_11_wire_logic_cluster/lc_1/out
T_1_10_lc_trk_g3_1
T_1_10_wire_logic_cluster/lc_0/in_0

T_2_11_wire_logic_cluster/lc_1/out
T_2_11_lc_trk_g3_1
T_2_11_wire_logic_cluster/lc_3/in_3

T_2_11_wire_logic_cluster/lc_1/out
T_2_9_sp4_v_t_47
T_2_13_lc_trk_g0_2
T_2_13_wire_logic_cluster/lc_3/in_3

T_2_11_wire_logic_cluster/lc_1/out
T_2_11_lc_trk_g3_1
T_2_11_wire_logic_cluster/lc_1/in_3

End 

Net : uu0.l_countZ0Z_5
T_2_12_wire_logic_cluster/lc_0/out
T_2_8_sp4_v_t_37
T_1_9_lc_trk_g2_5
T_1_9_wire_logic_cluster/lc_4/in_1

T_2_12_wire_logic_cluster/lc_0/out
T_2_8_sp4_v_t_37
T_2_9_lc_trk_g2_5
T_2_9_wire_logic_cluster/lc_6/in_3

T_2_12_wire_logic_cluster/lc_0/out
T_2_12_lc_trk_g1_0
T_2_12_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.vram_rd_clkZ0
T_4_4_wire_logic_cluster/lc_6/out
T_4_3_sp4_v_t_44
T_4_7_sp4_v_t_40
T_4_11_lc_trk_g1_5
T_4_11_wire_logic_cluster/lc_3/in_3

T_4_4_wire_logic_cluster/lc_6/out
T_4_2_sp4_v_t_41
T_4_6_sp4_v_t_37
T_0_10_span4_horz_0
T_2_10_lc_trk_g2_0
T_2_10_wire_logic_cluster/lc_0/in_0

T_4_4_wire_logic_cluster/lc_6/out
T_4_4_lc_trk_g3_6
T_4_4_wire_logic_cluster/lc_2/in_1

T_4_4_wire_logic_cluster/lc_6/out
T_4_4_lc_trk_g3_6
T_4_4_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT.dictrl.next_state_out_0
T_7_14_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g3_2
T_7_14_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.dispString.dOutP_0_iv_3_3_cascade_
T_9_7_wire_logic_cluster/lc_2/ltout
T_9_7_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.dispString.dOutP_0_iv_1_0
T_9_6_wire_logic_cluster/lc_5/out
T_8_6_lc_trk_g2_5
T_8_6_wire_logic_cluster/lc_0/in_1

End 

Net : uu0.l_countZ0Z_11
T_1_10_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g2_7
T_1_10_wire_logic_cluster/lc_0/in_1

T_1_10_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g0_7
T_1_11_wire_logic_cluster/lc_2/in_1

T_1_10_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g3_7
T_1_10_wire_logic_cluster/lc_7/in_1

End 

Net : uu0.l_precountZ0Z_2
T_1_9_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g0_2
T_1_10_input_2_0
T_1_10_wire_logic_cluster/lc_0/in_2

T_1_9_wire_logic_cluster/lc_2/out
T_1_9_lc_trk_g1_2
T_1_9_wire_logic_cluster/lc_1/in_0

T_1_9_wire_logic_cluster/lc_2/out
T_1_9_lc_trk_g1_2
T_1_9_wire_logic_cluster/lc_0/in_3

T_1_9_wire_logic_cluster/lc_2/out
T_1_9_lc_trk_g1_2
T_1_9_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.m34_ns
T_8_11_wire_logic_cluster/lc_3/out
T_8_10_sp12_v_t_22
T_8_12_lc_trk_g3_5
T_8_12_wire_logic_cluster/lc_5/s_r

End 

Net : Lab_UT.didp.un31_reset_i_a4_1
T_8_12_wire_logic_cluster/lc_7/out
T_8_10_sp4_v_t_43
T_8_6_sp4_v_t_44
T_8_7_lc_trk_g3_4
T_8_7_wire_logic_cluster/lc_0/in_3

End 

Net : o_One_Sec_Pulse
T_1_8_wire_logic_cluster/lc_4/out
T_1_7_sp4_v_t_40
T_2_11_sp4_h_l_5
T_4_11_lc_trk_g3_0
T_4_11_wire_logic_cluster/lc_2/in_3

T_1_8_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g1_4
T_2_8_wire_logic_cluster/lc_4/in_3

T_1_8_wire_logic_cluster/lc_4/out
T_1_8_lc_trk_g1_4
T_1_8_wire_logic_cluster/lc_4/in_1

T_1_8_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g1_4
T_2_8_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.mem0.w_data_0_a3_0_4
T_4_6_wire_logic_cluster/lc_0/out
T_4_5_lc_trk_g1_0
T_4_5_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT.G_3_cascade_
T_11_6_wire_logic_cluster/lc_2/ltout
T_11_6_wire_logic_cluster/lc_3/in_2

End 

Net : buart.Z_rx.bitcount_lm_4
T_6_3_wire_logic_cluster/lc_4/out
T_7_3_lc_trk_g1_4
T_7_3_wire_logic_cluster/lc_4/in_3

End 

Net : buart.Z_rx.N_27_0_i
T_7_2_wire_logic_cluster/lc_5/out
T_6_3_lc_trk_g1_5
T_6_3_input_2_4
T_6_3_wire_logic_cluster/lc_4/in_2

T_7_2_wire_logic_cluster/lc_5/out
T_7_3_lc_trk_g0_5
T_7_3_wire_logic_cluster/lc_0/in_3

T_7_2_wire_logic_cluster/lc_5/out
T_7_3_lc_trk_g0_5
T_7_3_wire_logic_cluster/lc_2/in_3

T_7_2_wire_logic_cluster/lc_5/out
T_7_3_lc_trk_g0_5
T_7_3_wire_logic_cluster/lc_6/in_3

End 

Net : uu0.l_countZ0Z_0
T_1_10_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g0_3
T_1_10_wire_logic_cluster/lc_0/in_3

T_1_10_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g0_3
T_1_10_input_2_1
T_1_10_wire_logic_cluster/lc_1/in_2

T_1_10_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g0_3
T_1_10_wire_logic_cluster/lc_4/in_3

T_1_10_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g0_3
T_1_10_wire_logic_cluster/lc_3/in_0

T_1_10_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g0_3
T_1_10_wire_logic_cluster/lc_6/in_3

T_1_10_wire_logic_cluster/lc_3/out
T_1_10_lc_trk_g0_3
T_1_10_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.didp.countrce4.N_88_i
T_8_12_wire_logic_cluster/lc_3/out
T_7_11_lc_trk_g3_3
T_7_11_wire_logic_cluster/lc_5/in_1

End 

Net : buart.Z_rx.startbit
T_6_2_wire_logic_cluster/lc_7/out
T_6_3_lc_trk_g0_7
T_6_3_wire_logic_cluster/lc_4/in_1

T_6_2_wire_logic_cluster/lc_7/out
T_6_2_sp4_h_l_3
T_9_2_sp4_v_t_45
T_8_3_lc_trk_g3_5
T_8_3_wire_logic_cluster/lc_2/in_0

T_6_2_wire_logic_cluster/lc_7/out
T_6_2_sp4_h_l_3
T_9_2_sp4_v_t_45
T_8_3_lc_trk_g3_5
T_8_3_wire_logic_cluster/lc_7/in_3

T_6_2_wire_logic_cluster/lc_7/out
T_6_2_sp4_h_l_3
T_9_2_sp4_v_t_45
T_8_3_lc_trk_g3_5
T_8_3_wire_logic_cluster/lc_5/in_3

T_6_2_wire_logic_cluster/lc_7/out
T_6_2_sp4_h_l_3
T_8_2_lc_trk_g2_6
T_8_2_wire_logic_cluster/lc_0/in_0

T_6_2_wire_logic_cluster/lc_7/out
T_6_2_sp4_h_l_3
T_8_2_lc_trk_g2_6
T_8_2_wire_logic_cluster/lc_2/in_0

T_6_2_wire_logic_cluster/lc_7/out
T_7_2_lc_trk_g1_7
T_7_2_wire_logic_cluster/lc_6/in_0

T_6_2_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g3_7
T_7_3_wire_logic_cluster/lc_0/in_0

T_6_2_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g3_7
T_7_3_wire_logic_cluster/lc_2/in_0

T_6_2_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g3_7
T_7_3_wire_logic_cluster/lc_6/in_0

T_6_2_wire_logic_cluster/lc_7/out
T_6_2_sp4_h_l_3
T_8_2_lc_trk_g2_6
T_8_2_wire_logic_cluster/lc_3/in_3

T_6_2_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g3_7
T_7_3_wire_logic_cluster/lc_4/in_0

T_6_2_wire_logic_cluster/lc_7/out
T_7_2_lc_trk_g1_7
T_7_2_wire_logic_cluster/lc_7/in_3

T_6_2_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g3_7
T_7_3_wire_logic_cluster/lc_1/in_3

T_6_2_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g3_7
T_7_3_wire_logic_cluster/lc_3/in_3

T_6_2_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g3_7
T_7_3_wire_logic_cluster/lc_7/in_3

End 

Net : buart.Z_rx.idle_1_cascade_
T_6_2_wire_logic_cluster/lc_1/ltout
T_6_2_wire_logic_cluster/lc_2/in_2

End 

Net : buart.Z_rx.idle
T_6_2_wire_logic_cluster/lc_2/out
T_6_2_lc_trk_g0_2
T_6_2_wire_logic_cluster/lc_7/in_3

T_6_2_wire_logic_cluster/lc_2/out
T_7_2_lc_trk_g0_2
T_7_2_wire_logic_cluster/lc_5/in_1

T_6_2_wire_logic_cluster/lc_2/out
T_6_2_sp4_h_l_9
T_8_2_lc_trk_g2_4
T_8_2_input_2_4
T_8_2_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.dispString.un22_dOutP
T_8_6_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g2_7
T_9_7_wire_logic_cluster/lc_0/in_3

T_8_6_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g2_7
T_9_7_wire_logic_cluster/lc_2/in_1

End 

Net : uu2.mem0.w_data_i_a3_1_0_cascade_
T_4_5_wire_logic_cluster/lc_1/ltout
T_4_5_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.nine_cascade_
T_8_9_wire_logic_cluster/lc_4/ltout
T_8_9_wire_logic_cluster/lc_5/in_2

End 

Net : buart.Z_tx.bitcount_RNIVE1P1Z0Z_2_cascade_
T_2_4_wire_logic_cluster/lc_5/ltout
T_2_4_wire_logic_cluster/lc_6/in_2

End 

Net : buart.Z_tx.un1_bitcount_c3
T_2_4_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g1_6
T_2_5_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.dictrl.next_state_out_3
T_8_12_wire_logic_cluster/lc_0/out
T_7_13_lc_trk_g0_0
T_7_13_wire_logic_cluster/lc_5/in_1

End 

Net : uu0.un66_ci
T_1_10_wire_logic_cluster/lc_1/out
T_2_8_sp4_v_t_46
T_2_11_lc_trk_g0_6
T_2_11_wire_logic_cluster/lc_2/in_0

T_1_10_wire_logic_cluster/lc_1/out
T_2_8_sp4_v_t_46
T_1_12_lc_trk_g2_3
T_1_12_wire_logic_cluster/lc_7/in_0

T_1_10_wire_logic_cluster/lc_1/out
T_2_8_sp4_v_t_46
T_2_12_lc_trk_g1_3
T_2_12_wire_logic_cluster/lc_0/in_0

T_1_10_wire_logic_cluster/lc_1/out
T_2_8_sp4_v_t_46
T_2_11_lc_trk_g0_6
T_2_11_wire_logic_cluster/lc_7/in_1

T_1_10_wire_logic_cluster/lc_1/out
T_2_8_sp4_v_t_46
T_2_11_lc_trk_g0_6
T_2_11_wire_logic_cluster/lc_5/in_1

End 

Net : buart.Z_tx.uart_busy_0_0_cascade_
T_2_4_wire_logic_cluster/lc_4/ltout
T_2_4_wire_logic_cluster/lc_5/in_2

End 

Net : buart.Z_tx.bitcountZ0Z_3
T_2_5_wire_logic_cluster/lc_2/out
T_2_4_lc_trk_g1_2
T_2_4_wire_logic_cluster/lc_4/in_3

T_2_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g3_2
T_2_5_wire_logic_cluster/lc_2/in_1

End 

Net : buart.Z_tx.bitcountZ0Z_0
T_2_5_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g0_1
T_2_4_wire_logic_cluster/lc_4/in_1

T_2_5_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g0_1
T_2_4_wire_logic_cluster/lc_3/in_0

T_2_5_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g0_1
T_2_4_wire_logic_cluster/lc_6/in_1

T_2_5_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g0_1
T_2_5_wire_logic_cluster/lc_1/in_0

T_2_5_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g0_1
T_2_5_wire_logic_cluster/lc_0/in_1

End 

Net : uu0.l_countZ0Z_15
T_1_12_wire_logic_cluster/lc_2/out
T_1_8_sp4_v_t_41
T_1_9_lc_trk_g2_1
T_1_9_wire_logic_cluster/lc_5/in_0

T_1_12_wire_logic_cluster/lc_2/out
T_1_12_lc_trk_g3_2
T_1_12_wire_logic_cluster/lc_6/in_1

T_1_12_wire_logic_cluster/lc_2/out
T_1_12_lc_trk_g3_2
T_1_12_wire_logic_cluster/lc_2/in_3

End 

Net : uu0.l_countZ0Z_18
T_2_11_wire_logic_cluster/lc_4/out
T_2_7_sp4_v_t_45
T_1_9_lc_trk_g2_0
T_1_9_wire_logic_cluster/lc_5/in_1

T_2_11_wire_logic_cluster/lc_4/out
T_2_11_lc_trk_g1_4
T_2_11_wire_logic_cluster/lc_4/in_3

End 

Net : buart.Z_rx.bitcountZ0Z_0
T_7_2_wire_logic_cluster/lc_7/out
T_6_2_lc_trk_g2_7
T_6_2_wire_logic_cluster/lc_4/in_3

T_7_2_wire_logic_cluster/lc_7/out
T_6_2_lc_trk_g2_7
T_6_2_wire_logic_cluster/lc_2/in_3

T_7_2_wire_logic_cluster/lc_7/out
T_8_2_lc_trk_g1_7
T_8_2_wire_logic_cluster/lc_7/in_3

T_7_2_wire_logic_cluster/lc_7/out
T_6_3_lc_trk_g1_7
T_6_3_input_2_0
T_6_3_wire_logic_cluster/lc_0/in_2

T_7_2_wire_logic_cluster/lc_7/out
T_7_2_lc_trk_g2_7
T_7_2_wire_logic_cluster/lc_6/in_3

T_7_2_wire_logic_cluster/lc_7/out
T_7_2_lc_trk_g2_7
T_7_2_wire_logic_cluster/lc_7/in_0

End 

Net : Lab_UT.dictrl.state_ret_4_RNINNUGZ0_cascade_
T_8_14_wire_logic_cluster/lc_6/ltout
T_8_14_wire_logic_cluster/lc_7/in_2

End 

Net : Lab_UT.dictrl.next_state_out_1
T_8_14_wire_logic_cluster/lc_7/out
T_7_14_lc_trk_g3_7
T_7_14_wire_logic_cluster/lc_5/in_1

End 

Net : uu0.l_precountZ0Z_3
T_1_9_wire_logic_cluster/lc_1/out
T_1_9_lc_trk_g3_1
T_1_9_input_2_4
T_1_9_wire_logic_cluster/lc_4/in_2

T_1_9_wire_logic_cluster/lc_1/out
T_1_9_lc_trk_g3_1
T_1_9_wire_logic_cluster/lc_1/in_1

T_1_9_wire_logic_cluster/lc_1/out
T_1_9_lc_trk_g3_1
T_1_9_input_2_0
T_1_9_wire_logic_cluster/lc_0/in_2

End 

Net : uu0.l_countZ0Z_1
T_1_10_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g2_6
T_1_10_wire_logic_cluster/lc_1/in_3

T_1_10_wire_logic_cluster/lc_6/out
T_1_9_lc_trk_g1_6
T_1_9_wire_logic_cluster/lc_4/in_3

T_1_10_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g2_6
T_1_10_wire_logic_cluster/lc_4/in_0

T_1_10_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g2_6
T_1_10_wire_logic_cluster/lc_6/in_0

T_1_10_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g2_6
T_1_10_wire_logic_cluster/lc_2/in_0

End 

Net : uu0.l_countZ0Z_6
T_2_11_wire_logic_cluster/lc_7/out
T_2_8_sp4_v_t_38
T_1_9_lc_trk_g2_6
T_1_9_wire_logic_cluster/lc_5/in_3

T_2_11_wire_logic_cluster/lc_7/out
T_2_8_sp4_v_t_38
T_2_9_lc_trk_g2_6
T_2_9_wire_logic_cluster/lc_7/in_3

T_2_11_wire_logic_cluster/lc_7/out
T_2_11_lc_trk_g2_7
T_2_11_wire_logic_cluster/lc_2/in_1

T_2_11_wire_logic_cluster/lc_7/out
T_2_11_lc_trk_g2_7
T_2_11_wire_logic_cluster/lc_7/in_0

End 

Net : buart.Z_rx.ser_clk_2_cascade_
T_8_2_wire_logic_cluster/lc_6/ltout
T_8_2_wire_logic_cluster/lc_7/in_2

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_0
T_8_2_wire_logic_cluster/lc_3/out
T_8_2_lc_trk_g0_3
T_8_2_wire_logic_cluster/lc_6/in_3

T_8_2_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g1_3
T_8_3_input_2_0
T_8_3_wire_logic_cluster/lc_0/in_2

T_8_2_wire_logic_cluster/lc_3/out
T_8_2_lc_trk_g0_3
T_8_2_wire_logic_cluster/lc_3/in_0

T_8_2_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g1_3
T_8_3_wire_logic_cluster/lc_5/in_1

End 

Net : buart.Z_rx.Z_baudgen.counterZ0Z_2
T_8_2_wire_logic_cluster/lc_0/out
T_8_2_lc_trk_g1_0
T_8_2_wire_logic_cluster/lc_6/in_1

T_8_2_wire_logic_cluster/lc_0/out
T_8_3_lc_trk_g0_0
T_8_3_wire_logic_cluster/lc_1/in_1

End 

Net : resetGen.escKeyZ0_cascade_
T_2_10_wire_logic_cluster/lc_1/ltout
T_2_10_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.bcd2segment1.segment_1Z0Z_1_cascade_
T_8_9_wire_logic_cluster/lc_0/ltout
T_8_9_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.l_countZ0Z_5
T_1_8_wire_logic_cluster/lc_0/out
T_2_5_sp4_v_t_41
T_2_6_lc_trk_g2_1
T_2_6_wire_logic_cluster/lc_4/in_1

T_1_8_wire_logic_cluster/lc_0/out
T_2_8_lc_trk_g1_0
T_2_8_wire_logic_cluster/lc_6/in_3

T_1_8_wire_logic_cluster/lc_0/out
T_1_8_lc_trk_g2_0
T_1_8_wire_logic_cluster/lc_0/in_0

End 

Net : uu2.un1_l_count_1_3
T_2_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g1_4
T_2_6_wire_logic_cluster/lc_2/in_3

T_2_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g1_4
T_2_6_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.un1_l_count_2_0
T_2_6_wire_logic_cluster/lc_2/out
T_2_6_sp4_h_l_9
T_5_2_sp4_v_t_38
T_4_4_lc_trk_g0_3
T_4_4_wire_logic_cluster/lc_6/in_3

T_2_6_wire_logic_cluster/lc_2/out
T_2_6_sp4_h_l_9
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_0/in_0

T_2_6_wire_logic_cluster/lc_2/out
T_2_6_sp4_h_l_9
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_7/in_3

End 

Net : resetGen.escKeyZ0Z_3
T_6_12_wire_logic_cluster/lc_1/out
T_6_10_sp4_v_t_47
T_3_10_sp4_h_l_4
T_2_10_lc_trk_g1_4
T_2_10_wire_logic_cluster/lc_1/in_0

End 

Net : uu2.l_countZ0Z_8
T_1_6_wire_logic_cluster/lc_7/out
T_0_6_span4_horz_3
T_2_6_lc_trk_g3_3
T_2_6_input_2_4
T_2_6_wire_logic_cluster/lc_4/in_2

T_1_6_wire_logic_cluster/lc_7/out
T_1_6_lc_trk_g1_7
T_1_6_wire_logic_cluster/lc_7/in_3

T_1_6_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g0_7
T_2_6_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.dispString.dOutP_0_iv_0_2_cascade_
T_9_9_wire_logic_cluster/lc_3/ltout
T_9_9_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.didp.countrce4.q_RNO_0Z0Z_3
T_7_11_wire_logic_cluster/lc_1/out
T_7_10_lc_trk_g0_1
T_7_10_wire_logic_cluster/lc_6/in_1

End 

Net : uu2.un1_l_count_1_0
T_2_6_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_41
T_3_4_sp4_h_l_9
T_4_4_lc_trk_g2_1
T_4_4_wire_logic_cluster/lc_2/in_3

T_2_6_wire_logic_cluster/lc_6/out
T_2_0_span12_vert_23
T_2_10_lc_trk_g3_4
T_2_10_wire_logic_cluster/lc_0/in_1

End 

Net : buart.Z_tx.bitcountZ0Z_2
T_2_5_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g1_4
T_2_4_wire_logic_cluster/lc_5/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g1_4
T_2_4_input_2_3
T_2_4_wire_logic_cluster/lc_3/in_2

T_2_5_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g1_4
T_2_4_wire_logic_cluster/lc_6/in_3

End 

Net : Lab_UT.dictrl.next_state_RNI970UZ0Z_3
T_7_13_wire_logic_cluster/lc_5/out
T_7_9_sp4_v_t_47
T_8_9_sp4_h_l_10
T_9_9_lc_trk_g2_2
T_9_9_input_2_2
T_9_9_wire_logic_cluster/lc_2/in_2

T_7_13_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g2_5
T_8_12_wire_logic_cluster/lc_0/in_1

T_7_13_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g0_5
T_8_13_input_2_7
T_8_13_wire_logic_cluster/lc_7/in_2

End 

Net : uu2.un350_ci
T_1_6_wire_logic_cluster/lc_6/out
T_2_6_lc_trk_g0_6
T_2_6_input_2_0
T_2_6_wire_logic_cluster/lc_0/in_2

End 

Net : uu2.vbuf_count.un328_ci_3
T_2_8_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_36
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_6/in_0

T_2_8_wire_logic_cluster/lc_6/out
T_2_5_sp4_v_t_36
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_0/in_0

T_2_8_wire_logic_cluster/lc_6/out
T_1_8_lc_trk_g2_6
T_1_8_wire_logic_cluster/lc_1/in_1

End 

Net : uu2.l_countZ0Z_4
T_2_6_wire_logic_cluster/lc_7/out
T_2_5_sp4_v_t_46
T_2_8_lc_trk_g1_6
T_2_8_wire_logic_cluster/lc_6/in_1

T_2_6_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g1_7
T_2_6_wire_logic_cluster/lc_1/in_1

T_2_6_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g1_7
T_2_6_wire_logic_cluster/lc_5/in_1

T_2_6_wire_logic_cluster/lc_7/out
T_2_5_sp4_v_t_46
T_1_8_lc_trk_g3_6
T_1_8_wire_logic_cluster/lc_0/in_1

T_2_6_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g1_7
T_2_6_wire_logic_cluster/lc_7/in_1

End 

Net : Lab_UT.dispString.dOutP_0_iv_1_1_cascade_
T_9_6_wire_logic_cluster/lc_6/ltout
T_9_6_wire_logic_cluster/lc_7/in_2

End 

Net : buart.Z_tx.bitcountZ0Z_1
T_2_5_wire_logic_cluster/lc_0/out
T_2_4_lc_trk_g0_0
T_2_4_wire_logic_cluster/lc_5/in_1

T_2_5_wire_logic_cluster/lc_0/out
T_2_4_lc_trk_g0_0
T_2_4_wire_logic_cluster/lc_6/in_0

T_2_5_wire_logic_cluster/lc_0/out
T_2_4_lc_trk_g0_0
T_2_4_wire_logic_cluster/lc_3/in_1

T_2_5_wire_logic_cluster/lc_0/out
T_2_5_lc_trk_g1_0
T_2_5_wire_logic_cluster/lc_0/in_3

End 

Net : buart.Z_rx.bitcountlde_0
T_8_2_wire_logic_cluster/lc_4/out
T_7_2_lc_trk_g2_4
T_7_2_wire_logic_cluster/lc_7/in_1

T_8_2_wire_logic_cluster/lc_4/out
T_7_3_lc_trk_g0_4
T_7_3_wire_logic_cluster/lc_1/in_1

T_8_2_wire_logic_cluster/lc_4/out
T_7_3_lc_trk_g0_4
T_7_3_wire_logic_cluster/lc_3/in_1

T_8_2_wire_logic_cluster/lc_4/out
T_7_3_lc_trk_g0_4
T_7_3_wire_logic_cluster/lc_7/in_1

T_8_2_wire_logic_cluster/lc_4/out
T_7_3_lc_trk_g0_4
T_7_3_input_2_4
T_7_3_wire_logic_cluster/lc_4/in_2

End 

Net : buart.Z_rx.bitcount_lm_2_cascade_
T_7_3_wire_logic_cluster/lc_2/ltout
T_7_3_wire_logic_cluster/lc_3/in_2

End 

Net : buart.Z_rx.bitcount_lm_3_cascade_
T_7_3_wire_logic_cluster/lc_6/ltout
T_7_3_wire_logic_cluster/lc_7/in_2

End 

Net : buart.Z_rx.bitcount_lm_1_cascade_
T_7_3_wire_logic_cluster/lc_0/ltout
T_7_3_wire_logic_cluster/lc_1/in_2

End 

Net : buart.Z_rx.bitcount_lm_0_cascade_
T_7_2_wire_logic_cluster/lc_6/ltout
T_7_2_wire_logic_cluster/lc_7/in_2

End 

Net : uu0.un110_ci_cascade_
T_2_11_wire_logic_cluster/lc_2/ltout
T_2_11_wire_logic_cluster/lc_3/in_2

End 

Net : uu0.un220_ci_cascade_
T_2_11_wire_logic_cluster/lc_3/ltout
T_2_11_wire_logic_cluster/lc_4/in_2

End 

Net : Lab_UT.dispString.dOutP_0_iv_0_3
T_9_8_wire_logic_cluster/lc_7/out
T_9_6_sp4_v_t_43
T_9_7_lc_trk_g3_3
T_9_7_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.l_countZ0Z_7
T_1_6_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g0_0
T_2_6_wire_logic_cluster/lc_4/in_0

T_1_6_wire_logic_cluster/lc_0/out
T_1_6_lc_trk_g1_0
T_1_6_wire_logic_cluster/lc_6/in_3

T_1_6_wire_logic_cluster/lc_0/out
T_1_6_lc_trk_g1_0
T_1_6_wire_logic_cluster/lc_0/in_3

End 

Net : uu0.un198_ci_2
T_1_12_wire_logic_cluster/lc_6/out
T_2_11_lc_trk_g3_6
T_2_11_wire_logic_cluster/lc_3/in_0

T_1_12_wire_logic_cluster/lc_6/out
T_2_11_lc_trk_g3_6
T_2_11_wire_logic_cluster/lc_1/in_0

T_1_12_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g3_6
T_2_13_wire_logic_cluster/lc_3/in_0

End 

Net : uu0.un154_ci_9
T_1_11_wire_logic_cluster/lc_2/out
T_1_12_lc_trk_g0_2
T_1_12_wire_logic_cluster/lc_6/in_0

T_1_11_wire_logic_cluster/lc_2/out
T_1_12_lc_trk_g1_2
T_1_12_wire_logic_cluster/lc_4/in_3

T_1_11_wire_logic_cluster/lc_2/out
T_1_12_lc_trk_g0_2
T_1_12_wire_logic_cluster/lc_1/in_1

T_1_11_wire_logic_cluster/lc_2/out
T_1_12_lc_trk_g1_2
T_1_12_wire_logic_cluster/lc_3/in_0

End 

Net : uu2.l_countZ0Z_3
T_2_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g0_3
T_2_6_wire_logic_cluster/lc_4/in_3

T_2_6_wire_logic_cluster/lc_3/out
T_1_6_lc_trk_g3_3
T_1_6_wire_logic_cluster/lc_5/in_3

T_2_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g0_3
T_2_6_wire_logic_cluster/lc_3/in_0

End 

Net : uu2.vram_rd_clk_detZ0Z_1
T_4_11_wire_logic_cluster/lc_4/out
T_3_11_sp4_h_l_0
T_2_7_sp4_v_t_37
T_2_8_lc_trk_g2_5
T_2_8_wire_logic_cluster/lc_1/in_0

End 

Net : Lab_UT.didp.countrce4.N_80_i_cascade_
T_7_11_wire_logic_cluster/lc_0/ltout
T_7_11_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.N_49
T_8_7_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_42
T_6_9_sp4_h_l_7
T_6_9_lc_trk_g0_2
T_6_9_input_2_6
T_6_9_wire_logic_cluster/lc_6/in_2

T_8_7_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_42
T_6_9_sp4_h_l_7
T_6_9_lc_trk_g0_2
T_6_9_wire_logic_cluster/lc_3/in_3

T_8_7_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_42
T_6_9_sp4_h_l_7
T_6_9_lc_trk_g0_2
T_6_9_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.dispString.dOutP_0_iv_0_0_cascade_
T_9_6_wire_logic_cluster/lc_4/ltout
T_9_6_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.dispString.dOutP_0_iv_0_1
T_9_5_wire_logic_cluster/lc_7/out
T_9_6_lc_trk_g1_7
T_9_6_wire_logic_cluster/lc_7/in_1

End 

Net : oneSecStrb_i
T_2_8_wire_logic_cluster/lc_4/out
T_0_8_span4_horz_16
T_3_8_sp4_v_t_47
T_4_12_sp4_h_l_4
T_8_12_sp4_h_l_4
T_9_12_lc_trk_g2_4
T_9_12_wire_logic_cluster/lc_5/s_r

T_2_8_wire_logic_cluster/lc_4/out
T_3_7_sp4_v_t_41
T_4_7_sp4_h_l_9
T_8_7_sp4_h_l_9
T_8_7_lc_trk_g0_4
T_8_7_wire_logic_cluster/lc_5/s_r

T_2_8_wire_logic_cluster/lc_4/out
T_3_7_sp4_v_t_41
T_4_7_sp4_h_l_9
T_8_7_sp4_h_l_9
T_8_7_lc_trk_g0_4
T_8_7_wire_logic_cluster/lc_5/s_r

T_2_8_wire_logic_cluster/lc_4/out
T_3_6_sp4_v_t_36
T_4_10_sp4_h_l_1
T_8_10_sp4_h_l_4
T_9_10_lc_trk_g2_4
T_9_10_wire_logic_cluster/lc_5/s_r

T_2_8_wire_logic_cluster/lc_4/out
T_3_6_sp4_v_t_36
T_4_10_sp4_h_l_1
T_8_10_sp4_h_l_4
T_9_10_lc_trk_g2_4
T_9_10_wire_logic_cluster/lc_5/s_r

T_2_8_wire_logic_cluster/lc_4/out
T_3_6_sp4_v_t_36
T_4_10_sp4_h_l_1
T_8_10_sp4_h_l_4
T_9_10_lc_trk_g2_4
T_9_10_wire_logic_cluster/lc_5/s_r

T_2_8_wire_logic_cluster/lc_4/out
T_3_6_sp4_v_t_36
T_4_10_sp4_h_l_1
T_8_10_sp4_h_l_4
T_9_10_lc_trk_g2_4
T_9_10_wire_logic_cluster/lc_5/s_r

T_2_8_wire_logic_cluster/lc_4/out
T_3_6_sp4_v_t_36
T_4_10_sp4_h_l_1
T_8_10_sp4_h_l_4
T_9_10_lc_trk_g2_4
T_9_10_wire_logic_cluster/lc_5/s_r

End 

Net : uu0.un99_ci_0
T_2_9_wire_logic_cluster/lc_7/out
T_2_7_sp4_v_t_43
T_2_11_lc_trk_g1_6
T_2_11_input_2_5
T_2_11_wire_logic_cluster/lc_5/in_2

End 

Net : uu0.un88_ci_3_cascade_
T_2_9_wire_logic_cluster/lc_6/ltout
T_2_9_wire_logic_cluster/lc_7/in_2

End 

Net : vbuf_tx_data_rdy
T_2_10_wire_logic_cluster/lc_0/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_36
T_2_5_lc_trk_g3_1
T_2_5_wire_logic_cluster/lc_3/in_1

T_2_10_wire_logic_cluster/lc_0/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_36
T_2_5_lc_trk_g3_1
T_2_5_wire_logic_cluster/lc_4/in_0

T_2_10_wire_logic_cluster/lc_0/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_36
T_1_7_lc_trk_g1_1
T_1_7_wire_logic_cluster/lc_0/in_0

T_2_10_wire_logic_cluster/lc_0/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_36
T_1_7_lc_trk_g1_1
T_1_7_wire_logic_cluster/lc_4/in_0

T_2_10_wire_logic_cluster/lc_0/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_36
T_1_7_lc_trk_g1_1
T_1_7_wire_logic_cluster/lc_6/in_0

T_2_10_wire_logic_cluster/lc_0/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_36
T_1_5_lc_trk_g1_1
T_1_5_wire_logic_cluster/lc_2/in_0

T_2_10_wire_logic_cluster/lc_0/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_36
T_1_5_lc_trk_g1_1
T_1_5_wire_logic_cluster/lc_7/in_1

T_2_10_wire_logic_cluster/lc_0/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_36
T_1_7_lc_trk_g1_1
T_1_7_wire_logic_cluster/lc_3/in_1

T_2_10_wire_logic_cluster/lc_0/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_36
T_1_7_lc_trk_g1_1
T_1_7_wire_logic_cluster/lc_7/in_1

T_2_10_wire_logic_cluster/lc_0/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_36
T_2_5_lc_trk_g3_1
T_2_5_wire_logic_cluster/lc_1/in_1

T_2_10_wire_logic_cluster/lc_0/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_36
T_2_5_lc_trk_g3_1
T_2_5_input_2_0
T_2_5_wire_logic_cluster/lc_0/in_2

T_2_10_wire_logic_cluster/lc_0/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_36
T_2_5_lc_trk_g3_1
T_2_5_input_2_2
T_2_5_wire_logic_cluster/lc_2/in_2

T_2_10_wire_logic_cluster/lc_0/out
T_2_7_sp4_v_t_40
T_2_3_sp4_v_t_36
T_1_7_lc_trk_g1_1
T_1_7_wire_logic_cluster/lc_5/in_3

T_2_10_wire_logic_cluster/lc_0/out
T_2_9_lc_trk_g0_0
T_2_9_wire_logic_cluster/lc_0/in_0

T_2_10_wire_logic_cluster/lc_0/out
T_2_9_lc_trk_g0_0
T_2_9_wire_logic_cluster/lc_1/in_1

T_2_10_wire_logic_cluster/lc_0/out
T_2_10_lc_trk_g0_0
T_2_10_input_2_0
T_2_10_wire_logic_cluster/lc_0/in_2

End 

Net : uu0.sec_clkDZ0
T_2_8_wire_logic_cluster/lc_2/out
T_2_8_lc_trk_g3_2
T_2_8_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.l_countZ0Z_6
T_1_8_wire_logic_cluster/lc_1/out
T_2_5_sp4_v_t_43
T_2_6_lc_trk_g2_3
T_2_6_wire_logic_cluster/lc_1/in_0

T_1_8_wire_logic_cluster/lc_1/out
T_2_5_sp4_v_t_43
T_2_6_lc_trk_g2_3
T_2_6_wire_logic_cluster/lc_5/in_0

T_1_8_wire_logic_cluster/lc_1/out
T_1_5_sp4_v_t_42
T_1_6_lc_trk_g3_2
T_1_6_wire_logic_cluster/lc_6/in_1

T_1_8_wire_logic_cluster/lc_1/out
T_1_5_sp4_v_t_42
T_1_6_lc_trk_g3_2
T_1_6_wire_logic_cluster/lc_0/in_1

T_1_8_wire_logic_cluster/lc_1/out
T_1_8_lc_trk_g3_1
T_1_8_wire_logic_cluster/lc_1/in_3

End 

Net : uu2.un1_l_count_2_2_cascade_
T_2_6_wire_logic_cluster/lc_1/ltout
T_2_6_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.dictrl.idle
T_11_6_wire_logic_cluster/lc_7/out
T_11_6_lc_trk_g1_7
T_11_6_wire_logic_cluster/lc_4/in_0

End 

Net : Lab_UT.alarmstate_1
T_11_7_wire_logic_cluster/lc_6/out
T_11_6_lc_trk_g0_6
T_11_6_wire_logic_cluster/lc_7/in_3

T_11_7_wire_logic_cluster/lc_6/out
T_11_6_lc_trk_g0_6
T_11_6_wire_logic_cluster/lc_6/in_0

T_11_7_wire_logic_cluster/lc_6/out
T_11_4_sp4_v_t_36
T_11_5_lc_trk_g2_4
T_11_5_wire_logic_cluster/lc_5/in_3

T_11_7_wire_logic_cluster/lc_6/out
T_10_7_sp4_h_l_4
T_9_7_lc_trk_g0_4
T_9_7_wire_logic_cluster/lc_5/in_3

T_11_7_wire_logic_cluster/lc_6/out
T_10_7_sp4_h_l_4
T_9_7_lc_trk_g0_4
T_9_7_wire_logic_cluster/lc_4/in_0

T_11_7_wire_logic_cluster/lc_6/out
T_11_6_lc_trk_g0_6
T_11_6_wire_logic_cluster/lc_2/in_0

T_11_7_wire_logic_cluster/lc_6/out
T_10_7_sp4_h_l_4
T_9_7_lc_trk_g0_4
T_9_7_wire_logic_cluster/lc_7/in_3

End 

Net : uu2.un1_l_count_1_2_0_cascade_
T_2_6_wire_logic_cluster/lc_5/ltout
T_2_6_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.vram_rd_clk_detZ0Z_0
T_4_11_wire_logic_cluster/lc_3/out
T_4_8_sp4_v_t_46
T_0_8_span4_horz_5
T_2_8_lc_trk_g3_5
T_2_8_wire_logic_cluster/lc_1/in_1

T_4_11_wire_logic_cluster/lc_3/out
T_4_11_lc_trk_g0_3
T_4_11_wire_logic_cluster/lc_4/in_3

End 

Net : Lab_UT.dictrl.alarmstate_i_3_0
T_12_7_wire_logic_cluster/lc_2/out
T_11_6_lc_trk_g2_2
T_11_6_wire_logic_cluster/lc_7/in_1

T_12_7_wire_logic_cluster/lc_2/out
T_11_6_lc_trk_g3_2
T_11_6_wire_logic_cluster/lc_6/in_1

T_12_7_wire_logic_cluster/lc_2/out
T_12_3_sp4_v_t_41
T_11_5_lc_trk_g0_4
T_11_5_wire_logic_cluster/lc_5/in_1

T_12_7_wire_logic_cluster/lc_2/out
T_10_7_sp4_h_l_1
T_9_7_lc_trk_g1_1
T_9_7_wire_logic_cluster/lc_7/in_1

End 

Net : buart.Z_rx.hhZ0Z_0
T_5_3_wire_logic_cluster/lc_7/out
T_6_1_sp4_v_t_42
T_6_2_lc_trk_g2_2
T_6_2_wire_logic_cluster/lc_7/in_1

T_5_3_wire_logic_cluster/lc_7/out
T_5_2_lc_trk_g1_7
T_5_2_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.alarmcharZ0Z_2
T_9_7_wire_logic_cluster/lc_6/out
T_9_5_sp4_v_t_41
T_9_9_lc_trk_g1_4
T_9_9_wire_logic_cluster/lc_3/in_0

End 

Net : uu2.N_90
T_7_5_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g3_3
T_6_5_input_2_0
T_6_5_wire_logic_cluster/lc_0/in_2

T_7_5_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g3_3
T_6_5_wire_logic_cluster/lc_1/in_1

T_7_5_wire_logic_cluster/lc_3/out
T_6_6_lc_trk_g0_3
T_6_6_wire_logic_cluster/lc_6/in_1

T_7_5_wire_logic_cluster/lc_3/out
T_7_5_lc_trk_g1_3
T_7_5_input_2_6
T_7_5_wire_logic_cluster/lc_6/in_2

End 

Net : buart.Z_rx.ser_clk_2
T_8_2_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g0_6
T_8_2_wire_logic_cluster/lc_4/in_0

T_8_2_wire_logic_cluster/lc_6/out
T_8_3_lc_trk_g1_6
T_8_3_wire_logic_cluster/lc_7/in_0

T_8_2_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g0_6
T_8_2_input_2_0
T_8_2_wire_logic_cluster/lc_0/in_2

T_8_2_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g0_6
T_8_2_input_2_2
T_8_2_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.N_93
T_6_5_wire_logic_cluster/lc_0/out
T_6_5_lc_trk_g0_0
T_6_5_wire_logic_cluster/lc_2/in_0

T_6_5_wire_logic_cluster/lc_0/out
T_6_5_lc_trk_g0_0
T_6_5_wire_logic_cluster/lc_3/in_1

T_6_5_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g1_0
T_6_6_input_2_5
T_6_6_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.didp.countrce4.q_RNO_0Z0Z_0_cascade_
T_9_11_wire_logic_cluster/lc_2/ltout
T_9_11_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.un350_ci_cascade_
T_1_6_wire_logic_cluster/lc_6/ltout
T_1_6_wire_logic_cluster/lc_7/in_2

End 

Net : buart.Z_rx.N_27_0_i_cascade_
T_7_2_wire_logic_cluster/lc_5/ltout
T_7_2_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.didp.countrce4.q_5_1_cascade_
T_8_11_wire_logic_cluster/lc_5/ltout
T_8_11_wire_logic_cluster/lc_6/in_2

End 

Net : uu0.delay_lineZ0Z_0
T_1_9_wire_logic_cluster/lc_0/out
T_1_9_lc_trk_g1_0
T_1_9_wire_logic_cluster/lc_7/in_0

T_1_9_wire_logic_cluster/lc_0/out
T_1_8_lc_trk_g0_0
T_1_8_wire_logic_cluster/lc_7/in_1

End 

Net : uu0.un165_ci_0
T_1_12_wire_logic_cluster/lc_4/out
T_1_12_lc_trk_g0_4
T_1_12_input_2_0
T_1_12_wire_logic_cluster/lc_0/in_2

End 

Net : uu0.delay_lineZ0Z_1
T_1_8_wire_logic_cluster/lc_7/out
T_1_9_lc_trk_g1_7
T_1_9_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.dispString.dOutP_0_iv_3_0
T_7_6_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g1_1
T_8_6_input_2_0
T_8_6_wire_logic_cluster/lc_0/in_2

End 

Net : uu2.l_countZ0Z_2
T_1_6_wire_logic_cluster/lc_4/out
T_2_6_sp4_h_l_8
T_2_6_lc_trk_g1_5
T_2_6_wire_logic_cluster/lc_2/in_0

T_1_6_wire_logic_cluster/lc_4/out
T_2_6_sp4_h_l_8
T_2_6_lc_trk_g1_5
T_2_6_wire_logic_cluster/lc_6/in_0

T_1_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g3_4
T_1_6_input_2_5
T_1_6_wire_logic_cluster/lc_5/in_2

T_1_6_wire_logic_cluster/lc_4/out
T_2_6_sp4_h_l_8
T_2_6_lc_trk_g1_5
T_2_6_wire_logic_cluster/lc_3/in_3

T_1_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g3_4
T_1_6_wire_logic_cluster/lc_4/in_3

End 

Net : buart.Z_rx.bitcount_cry_2
T_6_3_wire_logic_cluster/lc_2/cout
T_6_3_wire_logic_cluster/lc_3/in_3

Net : buart.Z_rx.bitcount_cry_2_THRU_CO
T_6_3_wire_logic_cluster/lc_3/out
T_7_3_lc_trk_g1_3
T_7_3_input_2_6
T_7_3_wire_logic_cluster/lc_6/in_2

End 

Net : buart.Z_rx.hhZ0Z_1
T_5_2_wire_logic_cluster/lc_7/out
T_6_2_lc_trk_g0_7
T_6_2_wire_logic_cluster/lc_7/in_0

T_5_2_wire_logic_cluster/lc_7/out
T_5_0_span12_vert_17
T_5_9_sp12_v_t_22
T_5_12_lc_trk_g3_2
T_5_12_wire_logic_cluster/lc_2/in_3

End 

Net : uu2.l_countZ0Z_9
T_2_6_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g1_0
T_2_6_input_2_1
T_2_6_wire_logic_cluster/lc_1/in_2

T_2_6_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g1_0
T_2_6_input_2_5
T_2_6_wire_logic_cluster/lc_5/in_2

T_2_6_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g1_0
T_2_6_wire_logic_cluster/lc_0/in_1

End 

Net : uu2.l_countZ0Z_0
T_1_6_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g0_2
T_2_6_wire_logic_cluster/lc_1/in_3

T_1_6_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g0_2
T_2_6_wire_logic_cluster/lc_5/in_3

T_1_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g2_2
T_1_6_wire_logic_cluster/lc_5/in_1

T_1_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g2_2
T_1_6_wire_logic_cluster/lc_3/in_3

T_1_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g2_2
T_1_6_wire_logic_cluster/lc_2/in_0

T_1_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g2_2
T_1_6_wire_logic_cluster/lc_1/in_3

End 

Net : buart.Z_rx.bitcount_cry_1_THRU_CO
T_6_3_wire_logic_cluster/lc_2/out
T_7_3_lc_trk_g0_2
T_7_3_input_2_2
T_7_3_wire_logic_cluster/lc_2/in_2

End 

Net : buart.Z_rx.bitcount_cry_1
T_6_3_wire_logic_cluster/lc_1/cout
T_6_3_wire_logic_cluster/lc_2/in_3

Net : Lab_UT.didp.countrce2.un20_qPone
T_9_10_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g3_5
T_8_10_wire_logic_cluster/lc_5/in_1

End 

Net : Lab_UT.didp.countrce2.three_2_cascade_
T_9_10_wire_logic_cluster/lc_4/ltout
T_9_10_wire_logic_cluster/lc_5/in_2

End 

Net : uu2.trig_rd_detZ0Z_0
T_4_4_wire_logic_cluster/lc_2/out
T_4_4_lc_trk_g3_2
T_4_4_wire_logic_cluster/lc_4/in_3

T_4_4_wire_logic_cluster/lc_2/out
T_4_4_lc_trk_g3_2
T_4_4_wire_logic_cluster/lc_3/in_0

End 

Net : uu2.trig_rd_is_det
T_4_4_wire_logic_cluster/lc_4/out
T_3_4_sp4_h_l_0
T_2_4_sp4_v_t_43
T_2_5_lc_trk_g3_3
T_2_5_wire_logic_cluster/lc_7/in_1

T_4_4_wire_logic_cluster/lc_4/out
T_3_4_sp4_h_l_0
T_2_4_sp4_v_t_43
T_2_5_lc_trk_g2_3
T_2_5_wire_logic_cluster/lc_6/in_1

T_4_4_wire_logic_cluster/lc_4/out
T_3_4_sp4_h_l_0
T_2_4_sp4_v_t_43
T_2_5_lc_trk_g2_3
T_2_5_input_2_5
T_2_5_wire_logic_cluster/lc_5/in_2

T_4_4_wire_logic_cluster/lc_4/out
T_4_4_lc_trk_g2_4
T_4_4_wire_logic_cluster/lc_1/in_1

T_4_4_wire_logic_cluster/lc_4/out
T_4_4_lc_trk_g2_4
T_4_4_input_2_0
T_4_4_wire_logic_cluster/lc_0/in_2

End 

Net : Lab_UT.N_207_cascade_
T_9_9_wire_logic_cluster/lc_0/ltout
T_9_9_wire_logic_cluster/lc_1/in_2

End 

Net : uu0.un4_l_count_0_8_cascade_
T_1_12_wire_logic_cluster/lc_5/ltout
T_1_12_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.trig_rd_detZ0Z_1
T_4_4_wire_logic_cluster/lc_3/out
T_4_4_lc_trk_g2_3
T_4_4_wire_logic_cluster/lc_4/in_1

End 

Net : buart.Z_rx.Z_baudgen.un5_counter_cry_4
T_8_3_wire_logic_cluster/lc_3/cout
T_8_3_wire_logic_cluster/lc_4/in_3

End 

Net : buart.Z_rx.Z_baudgen.counter_RNO_0Z0Z_4
T_8_3_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g3_3
T_8_3_wire_logic_cluster/lc_7/in_1

End 

Net : buart.Z_rx.Z_baudgen.un5_counter_cry_3
T_8_3_wire_logic_cluster/lc_2/cout
T_8_3_wire_logic_cluster/lc_3/in_3

Net : buart.Z_rx.Z_baudgen.counter_RNO_0Z0Z_5
T_8_3_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g1_4
T_8_2_wire_logic_cluster/lc_2/in_3

End 

Net : buart.Z_rx.bitcount_cry_0_THRU_CO
T_6_3_wire_logic_cluster/lc_1/out
T_7_3_lc_trk_g1_1
T_7_3_input_2_0
T_7_3_wire_logic_cluster/lc_0/in_2

End 

Net : buart.Z_rx.bitcount_cry_0
T_6_3_wire_logic_cluster/lc_0/cout
T_6_3_wire_logic_cluster/lc_1/in_3

Net : buart.Z_rx.bitcount_cry_3
T_6_3_wire_logic_cluster/lc_3/cout
T_6_3_wire_logic_cluster/lc_4/in_3

End 

Net : uu2.trig_rd_is_det_cascade_
T_4_4_wire_logic_cluster/lc_4/ltout
T_4_4_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.dispString.dOutP_0_iv_3_2_cascade_
T_9_5_wire_logic_cluster/lc_3/ltout
T_9_5_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.r_addrZ0Z_2
T_2_5_wire_logic_cluster/lc_5/out
T_2_5_sp12_h_l_1
T_5_5_lc_trk_g0_1
T_5_5_wire_logic_cluster/lc_5/in_0

T_2_5_wire_logic_cluster/lc_5/out
T_3_4_sp4_v_t_43
T_4_4_sp4_h_l_6
T_5_4_lc_trk_g2_6
T_5_4_wire_logic_cluster/lc_6/in_0

T_2_5_wire_logic_cluster/lc_5/out
T_2_5_sp12_h_l_1
T_2_5_lc_trk_g0_2
T_2_5_wire_logic_cluster/lc_5/in_1

T_2_5_wire_logic_cluster/lc_5/out
T_3_6_lc_trk_g3_5
T_3_6_input0_2
T_3_6_wire_bram/ram/RADDR_2

End 

Net : resetGen.reset_countZ0Z_0
T_2_10_wire_logic_cluster/lc_2/out
T_2_9_lc_trk_g1_2
T_2_9_wire_logic_cluster/lc_4/in_3

T_2_10_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g2_2
T_2_10_wire_logic_cluster/lc_3/in_1

T_2_10_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g2_2
T_2_10_wire_logic_cluster/lc_2/in_0

T_2_10_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g2_2
T_2_10_wire_logic_cluster/lc_5/in_1

End 

Net : resetGen.un241_ci
T_2_9_wire_logic_cluster/lc_4/out
T_2_1_sp12_v_t_23
T_2_10_lc_trk_g2_7
T_2_10_wire_logic_cluster/lc_7/in_0

T_2_9_wire_logic_cluster/lc_4/out
T_2_1_sp12_v_t_23
T_2_10_lc_trk_g2_7
T_2_10_wire_logic_cluster/lc_6/in_3

End 

Net : uu2.un404_ci
T_5_5_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g3_5
T_4_4_wire_logic_cluster/lc_0/in_0

T_5_5_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g1_5
T_5_4_wire_logic_cluster/lc_1/in_1

T_5_5_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g0_5
T_5_4_input_2_5
T_5_4_wire_logic_cluster/lc_5/in_2

T_5_5_wire_logic_cluster/lc_5/out
T_4_4_lc_trk_g3_5
T_4_4_wire_logic_cluster/lc_1/in_3

T_5_5_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g1_5
T_5_4_wire_logic_cluster/lc_3/in_3

End 

Net : resetGen.reset_countZ0Z_1
T_2_10_wire_logic_cluster/lc_5/out
T_2_9_lc_trk_g1_5
T_2_9_wire_logic_cluster/lc_4/in_0

T_2_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g2_5
T_2_10_wire_logic_cluster/lc_3/in_0

T_2_10_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g2_5
T_2_10_wire_logic_cluster/lc_5/in_0

End 

Net : uu2.un1_l_count_2_0_cascade_
T_2_6_wire_logic_cluster/lc_2/ltout
T_2_6_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.l_countZ0Z_1
T_1_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g0_1
T_2_6_wire_logic_cluster/lc_2/in_1

T_1_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g0_1
T_2_6_wire_logic_cluster/lc_6/in_1

T_1_6_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g0_1
T_1_6_wire_logic_cluster/lc_5/in_0

T_1_6_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g0_1
T_1_6_wire_logic_cluster/lc_3/in_0

T_1_6_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g0_1
T_1_6_wire_logic_cluster/lc_1/in_0

End 

Net : uu2.r_addrZ0Z_1
T_2_5_wire_logic_cluster/lc_6/out
T_0_5_span12_horz_0
T_5_5_lc_trk_g1_3
T_5_5_wire_logic_cluster/lc_5/in_1

T_2_5_wire_logic_cluster/lc_6/out
T_2_4_sp4_v_t_44
T_3_4_sp4_h_l_2
T_5_4_lc_trk_g2_7
T_5_4_wire_logic_cluster/lc_6/in_1

T_2_5_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g3_6
T_2_5_wire_logic_cluster/lc_5/in_0

T_2_5_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g3_6
T_2_5_wire_logic_cluster/lc_6/in_3

T_2_5_wire_logic_cluster/lc_6/out
T_3_6_lc_trk_g3_6
T_3_6_input0_1
T_3_6_wire_bram/ram/RADDR_1

End 

Net : uu2.r_addrZ0Z_0
T_2_5_wire_logic_cluster/lc_7/out
T_0_5_span12_horz_2
T_5_5_lc_trk_g1_5
T_5_5_wire_logic_cluster/lc_5/in_3

T_2_5_wire_logic_cluster/lc_7/out
T_3_4_sp4_v_t_47
T_4_4_sp4_h_l_3
T_5_4_lc_trk_g2_3
T_5_4_wire_logic_cluster/lc_6/in_3

T_2_5_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g1_7
T_2_5_wire_logic_cluster/lc_6/in_0

T_2_5_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g1_7
T_2_5_wire_logic_cluster/lc_7/in_3

T_2_5_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g1_7
T_2_5_wire_logic_cluster/lc_5/in_3

T_2_5_wire_logic_cluster/lc_7/out
T_3_6_lc_trk_g3_7
T_3_6_input0_0
T_3_6_wire_bram/ram/RADDR_0

End 

Net : uu2.un306_ci
T_1_6_wire_logic_cluster/lc_5/out
T_1_4_sp4_v_t_39
T_1_8_lc_trk_g1_2
T_1_8_wire_logic_cluster/lc_1/in_0

T_1_6_wire_logic_cluster/lc_5/out
T_1_4_sp4_v_t_39
T_1_8_lc_trk_g1_2
T_1_8_wire_logic_cluster/lc_0/in_3

T_1_6_wire_logic_cluster/lc_5/out
T_2_6_lc_trk_g0_5
T_2_6_wire_logic_cluster/lc_7/in_0

T_1_6_wire_logic_cluster/lc_5/out
T_1_6_lc_trk_g1_5
T_1_6_input_2_0
T_1_6_wire_logic_cluster/lc_0/in_2

End 

Net : buart.Z_rx.Z_baudgen.counter_RNO_0Z0Z_2
T_8_3_wire_logic_cluster/lc_1/out
T_8_2_lc_trk_g0_1
T_8_2_wire_logic_cluster/lc_0/in_1

End 

Net : buart.Z_rx.Z_baudgen.un5_counter_cry_1
T_8_3_wire_logic_cluster/lc_0/cout
T_8_3_wire_logic_cluster/lc_1/in_3

Net : uu2.r_addrZ0Z_7
T_5_4_wire_logic_cluster/lc_3/out
T_5_3_sp4_v_t_38
T_5_5_lc_trk_g3_3
T_5_5_wire_logic_cluster/lc_3/in_3

T_5_4_wire_logic_cluster/lc_3/out
T_5_4_sp4_h_l_11
T_4_4_sp4_v_t_40
T_3_6_lc_trk_g0_5
T_3_6_input0_7
T_3_6_wire_bram/ram/RADDR_7

T_5_4_wire_logic_cluster/lc_3/out
T_5_3_sp4_v_t_38
T_5_4_lc_trk_g3_6
T_5_4_wire_logic_cluster/lc_3/in_0

End 

Net : uu2.vbuf_raddr.un448_ci_0
T_5_5_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g0_3
T_5_4_wire_logic_cluster/lc_1/in_0

End 

Net : Lab_UT.cnt_0
T_1_8_wire_logic_cluster/lc_3/out
T_0_8_span12_horz_13
T_7_8_sp12_h_l_1
T_9_8_sp4_h_l_2
T_8_4_sp4_v_t_42
T_7_6_lc_trk_g0_7
T_7_6_wire_logic_cluster/lc_6/in_3

T_1_8_wire_logic_cluster/lc_3/out
T_2_5_sp4_v_t_47
T_3_9_sp4_h_l_10
T_7_9_sp4_h_l_1
T_9_9_lc_trk_g3_4
T_9_9_wire_logic_cluster/lc_7/in_0

T_1_8_wire_logic_cluster/lc_3/out
T_2_5_sp4_v_t_47
T_3_9_sp4_h_l_10
T_7_9_sp4_h_l_1
T_9_9_lc_trk_g3_4
T_9_9_wire_logic_cluster/lc_6/in_1

T_1_8_wire_logic_cluster/lc_3/out
T_1_8_lc_trk_g1_3
T_1_8_wire_logic_cluster/lc_2/in_0

T_1_8_wire_logic_cluster/lc_3/out
T_1_8_lc_trk_g1_3
T_1_8_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.alarmcharZ0Z_0
T_9_7_wire_logic_cluster/lc_4/out
T_9_6_lc_trk_g1_4
T_9_6_wire_logic_cluster/lc_4/in_1

End 

Net : uu0.un187_ci_1_cascade_
T_1_12_wire_logic_cluster/lc_1/ltout
T_1_12_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.didp.countrce2.three_2
T_9_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g3_4
T_8_10_wire_logic_cluster/lc_4/in_1

End 

Net : Lab_UT.m37_ns_cascade_
T_7_13_wire_logic_cluster/lc_1/ltout
T_7_13_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.N_150_cascade_
T_6_5_wire_logic_cluster/lc_1/ltout
T_6_5_wire_logic_cluster/lc_2/in_2

End 

Net : uu2.un306_ci_cascade_
T_1_6_wire_logic_cluster/lc_5/ltout
T_1_6_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.bcd2segment4.GZ0Z_1
T_12_6_wire_logic_cluster/lc_7/out
T_11_6_lc_trk_g3_7
T_11_6_input_2_2
T_11_6_wire_logic_cluster/lc_2/in_2

End 

Net : Lab_UT.alarmstate_0
T_11_7_wire_logic_cluster/lc_4/out
T_12_6_lc_trk_g2_4
T_12_6_wire_logic_cluster/lc_7/in_3

T_11_7_wire_logic_cluster/lc_4/out
T_11_6_lc_trk_g0_4
T_11_6_input_2_4
T_11_6_wire_logic_cluster/lc_4/in_2

T_11_7_wire_logic_cluster/lc_4/out
T_10_7_sp4_h_l_0
T_9_7_lc_trk_g0_0
T_9_7_wire_logic_cluster/lc_5/in_1

T_11_7_wire_logic_cluster/lc_4/out
T_10_7_sp4_h_l_0
T_9_7_lc_trk_g1_0
T_9_7_wire_logic_cluster/lc_4/in_3

End 

Net : vbuf_tx_data_7
T_2_7_wire_logic_cluster/lc_7/out
T_2_6_sp4_v_t_46
T_2_9_lc_trk_g0_6
T_2_9_wire_logic_cluster/lc_1/in_3

End 

Net : vbuf_tx_data_6
T_2_7_wire_logic_cluster/lc_6/out
T_2_6_sp4_v_t_44
T_2_9_lc_trk_g1_4
T_2_9_wire_logic_cluster/lc_0/in_3

End 

Net : Lab_UT.un1_next_alarmstate21_0
T_11_6_wire_logic_cluster/lc_1/out
T_12_6_lc_trk_g1_1
T_12_6_wire_logic_cluster/lc_7/in_1

T_11_6_wire_logic_cluster/lc_1/out
T_11_6_lc_trk_g3_1
T_11_6_input_2_0
T_11_6_wire_logic_cluster/lc_0/in_2

T_11_6_wire_logic_cluster/lc_1/out
T_11_6_lc_trk_g3_1
T_11_6_wire_logic_cluster/lc_5/in_3

T_11_6_wire_logic_cluster/lc_1/out
T_11_7_lc_trk_g1_1
T_11_7_wire_logic_cluster/lc_6/in_0

T_11_6_wire_logic_cluster/lc_1/out
T_11_7_lc_trk_g1_1
T_11_7_wire_logic_cluster/lc_0/in_0

T_11_6_wire_logic_cluster/lc_1/out
T_11_7_lc_trk_g0_1
T_11_7_wire_logic_cluster/lc_4/in_1

T_11_6_wire_logic_cluster/lc_1/out
T_12_7_lc_trk_g2_1
T_12_7_wire_logic_cluster/lc_2/in_1

T_11_6_wire_logic_cluster/lc_1/out
T_11_7_lc_trk_g1_1
T_11_7_wire_logic_cluster/lc_1/in_1

End 

Net : Lab_UT.alarmcharZ0Z_1
T_9_7_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g3_7
T_9_7_input_2_0
T_9_7_wire_logic_cluster/lc_0/in_2

T_9_7_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g3_7
T_9_7_input_2_2
T_9_7_wire_logic_cluster/lc_2/in_2

End 

Net : clk
T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_12
T_6_1_sp4_v_t_39
T_3_5_sp4_h_l_7
T_4_5_lc_trk_g2_7
T_4_5_input_2_3
T_4_5_wire_logic_cluster/lc_3/in_2

T_6_0_wire_io_cluster/io_1/D_IN_0
T_6_0_span12_vert_12
T_6_7_sp12_v_t_23
T_6_17_lc_trk_g1_4
T_6_17_wire_gbuf/in

End 

Net : uu2.r_addrZ0Z_6
T_5_4_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g0_5
T_5_5_wire_logic_cluster/lc_3/in_0

T_5_4_wire_logic_cluster/lc_5/out
T_5_2_sp4_v_t_39
T_2_6_sp4_h_l_2
T_3_6_lc_trk_g2_2
T_3_6_input0_6
T_3_6_wire_bram/ram/RADDR_6

T_5_4_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g3_5
T_5_4_wire_logic_cluster/lc_3/in_1

T_5_4_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g3_5
T_5_4_wire_logic_cluster/lc_5/in_3

End 

Net : Lab_UT.nine
T_8_9_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g3_4
T_9_10_wire_logic_cluster/lc_1/in_0

T_8_9_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g3_4
T_9_10_wire_logic_cluster/lc_2/in_1

End 

Net : uu0.un143_ci_0
T_1_11_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g1_6
T_1_10_wire_logic_cluster/lc_7/in_0

End 

Net : Lab_UT.didp.countrce1.un20_qPone
T_8_9_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g0_3
T_8_10_wire_logic_cluster/lc_7/in_0

End 

Net : Lab_UT.dictrl.next_alarmstate_0_0
T_11_6_wire_logic_cluster/lc_3/out
T_11_6_lc_trk_g0_3
T_11_6_wire_logic_cluster/lc_0/in_1

T_11_6_wire_logic_cluster/lc_3/out
T_11_6_lc_trk_g1_3
T_11_6_wire_logic_cluster/lc_5/in_1

T_11_6_wire_logic_cluster/lc_3/out
T_11_7_lc_trk_g1_3
T_11_7_wire_logic_cluster/lc_4/in_0

T_11_6_wire_logic_cluster/lc_3/out
T_12_7_lc_trk_g3_3
T_12_7_wire_logic_cluster/lc_2/in_0

T_11_6_wire_logic_cluster/lc_3/out
T_11_7_lc_trk_g1_3
T_11_7_input_2_6
T_11_7_wire_logic_cluster/lc_6/in_2

T_11_6_wire_logic_cluster/lc_3/out
T_11_6_lc_trk_g1_3
T_11_6_wire_logic_cluster/lc_3/in_3

End 

Net : uu2.un284_ci
T_1_6_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g1_3
T_2_6_wire_logic_cluster/lc_3/in_1

End 

Net : resetGen.reset_count_2_0_4
T_2_9_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g1_3
T_2_10_wire_logic_cluster/lc_7/in_1

End 

Net : resetGen.reset_countZ0Z_2
T_2_10_wire_logic_cluster/lc_6/out
T_2_9_lc_trk_g1_6
T_2_9_wire_logic_cluster/lc_3/in_0

T_2_10_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g2_6
T_2_10_wire_logic_cluster/lc_3/in_3

T_2_10_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g2_6
T_2_10_input_2_6
T_2_10_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.r_addrZ0Z_3
T_5_4_wire_logic_cluster/lc_6/out
T_5_5_lc_trk_g1_6
T_5_5_input_2_5
T_5_5_wire_logic_cluster/lc_5/in_2

T_5_4_wire_logic_cluster/lc_6/out
T_6_2_sp4_v_t_40
T_3_6_sp4_h_l_5
T_3_6_lc_trk_g1_0
T_3_6_input0_3
T_3_6_wire_bram/ram/RADDR_3

T_5_4_wire_logic_cluster/lc_6/out
T_5_4_lc_trk_g0_6
T_5_4_input_2_6
T_5_4_wire_logic_cluster/lc_6/in_2

End 

Net : vbuf_tx_data_3
T_2_7_wire_logic_cluster/lc_3/out
T_1_7_lc_trk_g2_3
T_1_7_wire_logic_cluster/lc_5/in_0

End 

Net : resetGen.reset_countZ0Z_3
T_2_10_wire_logic_cluster/lc_4/out
T_2_9_lc_trk_g0_4
T_2_9_wire_logic_cluster/lc_3/in_3

T_2_10_wire_logic_cluster/lc_4/out
T_2_9_sp4_v_t_40
T_2_10_lc_trk_g3_0
T_2_10_wire_logic_cluster/lc_4/in_1

End 

Net : uu2.vbuf_raddr.un426_ci_3
T_5_4_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g1_2
T_5_4_input_2_1
T_5_4_wire_logic_cluster/lc_1/in_2

End 

Net : uu2.r_addrZ0Z_5
T_4_4_wire_logic_cluster/lc_0/out
T_5_4_lc_trk_g1_0
T_5_4_wire_logic_cluster/lc_2/in_3

T_4_4_wire_logic_cluster/lc_0/out
T_4_2_sp4_v_t_45
T_0_6_span4_horz_8
T_3_6_lc_trk_g2_5
T_3_6_input0_5
T_3_6_wire_bram/ram/RADDR_5

T_4_4_wire_logic_cluster/lc_0/out
T_5_4_lc_trk_g0_0
T_5_4_wire_logic_cluster/lc_5/in_1

T_4_4_wire_logic_cluster/lc_0/out
T_4_4_lc_trk_g1_0
T_4_4_wire_logic_cluster/lc_0/in_3

End 

Net : uu2.r_addrZ0Z_4
T_4_4_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g0_1
T_5_4_wire_logic_cluster/lc_2/in_1

T_4_4_wire_logic_cluster/lc_1/out
T_5_2_sp4_v_t_46
T_2_6_sp4_h_l_11
T_3_6_lc_trk_g3_3
T_3_6_input0_4
T_3_6_wire_bram/ram/RADDR_4

T_4_4_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g0_1
T_4_4_wire_logic_cluster/lc_1/in_0

T_4_4_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g0_1
T_5_4_wire_logic_cluster/lc_5/in_0

T_4_4_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g0_1
T_4_4_wire_logic_cluster/lc_0/in_1

End 

Net : uu2.N_105
T_7_5_wire_logic_cluster/lc_5/out
T_7_5_lc_trk_g2_5
T_7_5_wire_logic_cluster/lc_4/in_3

End 

Net : buart.Z_tx.Z_baudgen.un2_counter_cry_5
T_2_3_wire_logic_cluster/lc_4/cout
T_2_3_wire_logic_cluster/lc_5/in_3

End 

Net : resetGen.reset_countZ0Z_4
T_2_10_wire_logic_cluster/lc_7/out
T_2_7_sp4_v_t_38
T_3_11_sp4_h_l_9
T_7_11_sp4_h_l_5
T_8_11_lc_trk_g3_5
T_8_11_wire_logic_cluster/lc_7/in_3

T_2_10_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g0_7
T_2_10_wire_logic_cluster/lc_6/in_1

T_2_10_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g0_7
T_2_10_input_2_7
T_2_10_wire_logic_cluster/lc_7/in_2

T_2_10_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g0_7
T_2_10_input_2_5
T_2_10_wire_logic_cluster/lc_5/in_2

T_2_10_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g0_7
T_2_10_wire_logic_cluster/lc_2/in_3

T_2_10_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g0_7
T_2_10_wire_logic_cluster/lc_4/in_3

End 

Net : buart.Z_tx.Z_baudgen.un2_counter_cry_4
T_2_3_wire_logic_cluster/lc_3/cout
T_2_3_wire_logic_cluster/lc_4/in_3

Net : Lab_UT.didp.ceZ0Z_3
T_9_10_wire_logic_cluster/lc_6/out
T_9_8_sp4_v_t_41
T_9_4_sp4_v_t_41
T_8_5_lc_trk_g3_1
T_8_5_wire_logic_cluster/lc_0/in_0

T_9_10_wire_logic_cluster/lc_6/out
T_9_10_sp4_h_l_1
T_8_10_sp4_v_t_42
T_8_11_lc_trk_g3_2
T_8_11_wire_logic_cluster/lc_6/in_3

T_9_10_wire_logic_cluster/lc_6/out
T_7_10_sp4_h_l_9
T_7_10_lc_trk_g1_4
T_7_10_wire_logic_cluster/lc_6/in_3

T_9_10_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g0_6
T_9_11_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.didp.ceZ0Z_1
T_9_10_wire_logic_cluster/lc_3/out
T_9_10_sp4_h_l_11
T_5_10_sp4_h_l_7
T_7_10_lc_trk_g3_2
T_7_10_wire_logic_cluster/lc_7/in_0

T_9_10_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g2_3
T_8_10_wire_logic_cluster/lc_5/in_0

T_9_10_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g3_3
T_8_10_wire_logic_cluster/lc_4/in_0

T_9_10_wire_logic_cluster/lc_3/out
T_8_10_lc_trk_g2_3
T_8_10_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT.didp.resetZ0Z_3
T_8_7_wire_logic_cluster/lc_0/out
T_7_7_sp4_h_l_8
T_10_7_sp4_v_t_36
T_9_11_lc_trk_g1_1
T_9_11_wire_logic_cluster/lc_3/in_1

T_8_7_wire_logic_cluster/lc_0/out
T_8_4_sp4_v_t_40
T_8_8_sp4_v_t_45
T_7_10_lc_trk_g2_0
T_7_10_input_2_6
T_7_10_wire_logic_cluster/lc_6/in_2

T_8_7_wire_logic_cluster/lc_0/out
T_8_3_sp12_v_t_23
T_8_11_lc_trk_g3_0
T_8_11_wire_logic_cluster/lc_6/in_1

T_8_7_wire_logic_cluster/lc_0/out
T_8_4_sp4_v_t_40
T_8_5_lc_trk_g2_0
T_8_5_input_2_0
T_8_5_wire_logic_cluster/lc_0/in_2

End 

Net : uart_RXD
T_0_8_wire_io_cluster/io_0/D_IN_0
T_0_4_span4_vert_t_12
T_0_1_span4_vert_b_12
T_1_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_lc_trk_g1_1
T_5_3_wire_logic_cluster/lc_7/in_3

End 

Net : Lab_UT.alarmchar_2_1_1_cascade_
T_11_5_wire_logic_cluster/lc_5/ltout
T_11_5_wire_logic_cluster/lc_6/in_2

End 

Net : uu2.N_46_cascade_
T_6_9_wire_logic_cluster/lc_2/ltout
T_6_9_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.alarmcharZ0Z_5
T_11_8_wire_logic_cluster/lc_0/out
T_11_8_sp4_h_l_5
T_10_4_sp4_v_t_47
T_9_5_lc_trk_g3_7
T_9_5_input_2_0
T_9_5_wire_logic_cluster/lc_0/in_2

End 

Net : Lab_UT.alarmchar9_cascade_
T_9_7_wire_logic_cluster/lc_5/ltout
T_9_7_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.N_204_cascade_
T_9_10_wire_logic_cluster/lc_0/ltout
T_9_10_wire_logic_cluster/lc_1/in_2

End 

Net : buart.Z_tx.Z_baudgen.un2_counter_cry_3
T_2_3_wire_logic_cluster/lc_2/cout
T_2_3_wire_logic_cluster/lc_3/in_3

Net : uu2.un15_w_data_displaying_i_i_o2_0_cascade_
T_7_7_wire_logic_cluster/lc_6/ltout
T_7_7_wire_logic_cluster/lc_7/in_2

End 

Net : vbuf_tx_data_2
T_2_7_wire_logic_cluster/lc_2/out
T_1_7_lc_trk_g3_2
T_1_7_wire_logic_cluster/lc_4/in_3

End 

Net : vbuf_tx_data_5
T_2_7_wire_logic_cluster/lc_5/out
T_1_7_lc_trk_g3_5
T_1_7_wire_logic_cluster/lc_7/in_3

End 

Net : vbuf_tx_data_1
T_2_7_wire_logic_cluster/lc_1/out
T_1_7_lc_trk_g3_1
T_1_7_wire_logic_cluster/lc_3/in_3

End 

Net : vbuf_tx_data_0
T_2_7_wire_logic_cluster/lc_0/out
T_1_7_lc_trk_g3_0
T_1_7_wire_logic_cluster/lc_0/in_3

End 

Net : vbuf_tx_data_4
T_2_7_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g3_4
T_1_7_wire_logic_cluster/lc_6/in_3

End 

Net : buart.Z_rx.Z_baudgen.un5_counter_cry_2
T_8_3_wire_logic_cluster/lc_1/cout
T_8_3_wire_logic_cluster/lc_2/in_3

Net : buart.Z_tx.Z_baudgen.un2_counter_cry_2
T_2_3_wire_logic_cluster/lc_1/cout
T_2_3_wire_logic_cluster/lc_2/in_3

Net : uu2.r_addrZ0Z_8
T_5_4_wire_logic_cluster/lc_1/out
T_6_2_sp4_v_t_46
T_3_6_sp4_h_l_4
T_3_6_lc_trk_g1_1
T_3_6_input2_0
T_3_6_wire_bram/ram/RADDR_8

T_5_4_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g1_1
T_5_4_wire_logic_cluster/lc_1/in_3

End 

Net : buart.Z_tx.shifterZ0Z_7
T_2_9_wire_logic_cluster/lc_0/out
T_2_5_sp4_v_t_37
T_1_7_lc_trk_g1_0
T_1_7_wire_logic_cluster/lc_7/in_0

End 

Net : Lab_UT.alarmcharZ0Z_6
T_11_5_wire_logic_cluster/lc_6/out
T_10_5_sp4_h_l_4
T_9_5_lc_trk_g1_4
T_9_5_wire_logic_cluster/lc_5/in_0

End 

Net : Lab_UT.didp.ceZ0Z_2
T_9_10_wire_logic_cluster/lc_1/out
T_10_7_sp4_v_t_43
T_9_8_lc_trk_g3_3
T_9_8_wire_logic_cluster/lc_6/in_0

T_9_10_wire_logic_cluster/lc_1/out
T_10_7_sp4_v_t_43
T_9_8_lc_trk_g3_3
T_9_8_wire_logic_cluster/lc_2/in_0

T_9_10_wire_logic_cluster/lc_1/out
T_10_7_sp4_v_t_43
T_9_8_lc_trk_g3_3
T_9_8_wire_logic_cluster/lc_5/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_10_7_sp4_v_t_43
T_9_8_lc_trk_g3_3
T_9_8_wire_logic_cluster/lc_3/in_3

End 

Net : Lab_UT.didp.ceZ0Z_0
T_9_12_wire_logic_cluster/lc_0/out
T_9_8_sp4_v_t_37
T_8_10_lc_trk_g0_0
T_8_10_wire_logic_cluster/lc_0/in_0

T_9_12_wire_logic_cluster/lc_0/out
T_9_8_sp4_v_t_37
T_8_10_lc_trk_g0_0
T_8_10_wire_logic_cluster/lc_1/in_1

T_9_12_wire_logic_cluster/lc_0/out
T_9_8_sp4_v_t_37
T_8_10_lc_trk_g0_0
T_8_10_wire_logic_cluster/lc_7/in_1

T_9_12_wire_logic_cluster/lc_0/out
T_9_8_sp4_v_t_37
T_8_10_lc_trk_g0_0
T_8_10_wire_logic_cluster/lc_3/in_1

End 

Net : buart.Z_tx.Z_baudgen.un2_counter_cry_1
T_2_3_wire_logic_cluster/lc_0/cout
T_2_3_wire_logic_cluster/lc_1/in_3

Net : buart.Z_tx.shifterZ0Z_1
T_1_7_wire_logic_cluster/lc_0/out
T_1_4_sp4_v_t_40
T_1_5_lc_trk_g3_0
T_1_5_wire_logic_cluster/lc_2/in_1

End 

Net : Lab_UT.three_2_cascade_
T_8_10_wire_logic_cluster/lc_2/ltout
T_8_10_wire_logic_cluster/lc_3/in_2

End 

Net : uu2.N_90_cascade_
T_7_5_wire_logic_cluster/lc_3/ltout
T_7_5_wire_logic_cluster/lc_4/in_2

End 

Net : uu0.un55_ci_cascade_
T_1_10_wire_logic_cluster/lc_4/ltout
T_1_10_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.didp.countrce3.qPone_3_cascade_
T_9_8_wire_logic_cluster/lc_1/ltout
T_9_8_wire_logic_cluster/lc_2/in_2

End 

Net : resetGen.un252_ci_cascade_
T_2_10_wire_logic_cluster/lc_3/ltout
T_2_10_wire_logic_cluster/lc_4/in_2

End 

Net : uu2.un284_ci_cascade_
T_1_6_wire_logic_cluster/lc_3/ltout
T_1_6_wire_logic_cluster/lc_4/in_2

End 

Net : uu0.un154_ci_9_cascade_
T_1_11_wire_logic_cluster/lc_2/ltout
T_1_11_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.didp.countrce3.N_79_i_cascade_
T_9_8_wire_logic_cluster/lc_4/ltout
T_9_8_wire_logic_cluster/lc_5/in_2

End 

Net : Lab_UT.alarmcharZ0Z_4
T_11_5_wire_logic_cluster/lc_3/out
T_9_5_sp4_h_l_3
T_9_5_lc_trk_g0_6
T_9_5_input_2_6
T_9_5_wire_logic_cluster/lc_6/in_2

End 

Net : Lab_UT.didp.resetZ0Z_1
T_9_10_wire_logic_cluster/lc_7/out
T_8_10_sp4_h_l_6
T_7_10_lc_trk_g1_6
T_7_10_input_2_7
T_7_10_wire_logic_cluster/lc_7/in_2

T_9_10_wire_logic_cluster/lc_7/out
T_8_10_lc_trk_g3_7
T_8_10_wire_logic_cluster/lc_6/in_0

T_9_10_wire_logic_cluster/lc_7/out
T_8_10_lc_trk_g3_7
T_8_10_input_2_4
T_8_10_wire_logic_cluster/lc_4/in_2

T_9_10_wire_logic_cluster/lc_7/out
T_8_10_lc_trk_g3_7
T_8_10_wire_logic_cluster/lc_5/in_3

End 

Net : uu2.vbuf_raddr.un426_ci_3_cascade_
T_5_4_wire_logic_cluster/lc_2/ltout
T_5_4_wire_logic_cluster/lc_3/in_2

End 

Net : Lab_UT.alarmchar10
T_11_7_wire_logic_cluster/lc_0/out
T_11_4_sp4_v_t_40
T_11_5_lc_trk_g2_0
T_11_5_wire_logic_cluster/lc_3/in_3

End 

Net : buart.Z_tx.shifterZ0Z_3
T_1_7_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g1_4
T_1_7_wire_logic_cluster/lc_3/in_0

End 

Net : Lab_UT.didp.resetZ0Z_2
T_8_7_wire_logic_cluster/lc_1/out
T_9_8_lc_trk_g2_1
T_9_8_wire_logic_cluster/lc_5/in_0

T_8_7_wire_logic_cluster/lc_1/out
T_9_8_lc_trk_g2_1
T_9_8_wire_logic_cluster/lc_6/in_1

T_8_7_wire_logic_cluster/lc_1/out
T_9_8_lc_trk_g3_1
T_9_8_wire_logic_cluster/lc_3/in_1

T_8_7_wire_logic_cluster/lc_1/out
T_9_8_lc_trk_g2_1
T_9_8_wire_logic_cluster/lc_2/in_3

End 

Net : Lab_UT.didp.resetZ0Z_0
T_9_10_wire_logic_cluster/lc_2/out
T_8_10_lc_trk_g3_2
T_8_10_wire_logic_cluster/lc_3/in_0

T_9_10_wire_logic_cluster/lc_2/out
T_8_10_lc_trk_g2_2
T_8_10_input_2_0
T_8_10_wire_logic_cluster/lc_0/in_2

T_9_10_wire_logic_cluster/lc_2/out
T_8_10_lc_trk_g3_2
T_8_10_input_2_7
T_8_10_wire_logic_cluster/lc_7/in_2

T_9_10_wire_logic_cluster/lc_2/out
T_8_10_lc_trk_g2_2
T_8_10_wire_logic_cluster/lc_1/in_3

End 

Net : buart.Z_tx.shifterZ0Z_4
T_1_7_wire_logic_cluster/lc_5/out
T_1_7_lc_trk_g2_5
T_1_7_wire_logic_cluster/lc_4/in_1

End 

Net : buart.Z_tx.shifterZ0Z_8
T_2_9_wire_logic_cluster/lc_1/out
T_2_9_lc_trk_g2_1
T_2_9_wire_logic_cluster/lc_0/in_1

End 

Net : buart.Z_tx.shifterZ0Z_2
T_1_7_wire_logic_cluster/lc_3/out
T_1_7_lc_trk_g0_3
T_1_7_wire_logic_cluster/lc_0/in_1

End 

Net : buart.Z_tx.shifterZ0Z_5
T_1_7_wire_logic_cluster/lc_6/out
T_1_7_lc_trk_g2_6
T_1_7_wire_logic_cluster/lc_5/in_1

End 

Net : buart.Z_tx.shifterZ0Z_6
T_1_7_wire_logic_cluster/lc_7/out
T_1_7_lc_trk_g2_7
T_1_7_wire_logic_cluster/lc_6/in_1

End 

Net : Lab_UT.alarmchar10_i_2
T_11_7_wire_logic_cluster/lc_1/out
T_11_8_lc_trk_g0_1
T_11_8_wire_logic_cluster/lc_0/in_1

End 

Net : buart.Z_tx.shifterZ0Z_0
T_1_5_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g0_2
T_1_5_wire_logic_cluster/lc_7/in_3

End 

Net : o_serial_data_c
T_1_5_wire_logic_cluster/lc_7/out
T_0_5_span4_horz_19
T_0_1_span4_vert_t_15
T_0_2_lc_trk_g1_7
T_0_2_wire_io_cluster/io_0/D_OUT_0

End 

Net : clk_g
T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_14_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_13_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_12_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_11_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_6_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_10_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_9_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_8_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_0_8_wire_io_cluster/io_1/inclk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_5_wire_bram/ram/WCLK

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_3_6_wire_bram/ram/RCLK

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_4_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_9_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_12_7_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_6_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_5_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_7_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_1_5_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_4_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_8_2_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_3_wire_logic_cluster/lc_3/clk

T_6_17_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_2_3_wire_logic_cluster/lc_3/clk

End 

Net : clk_in_c
T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span12_horz_12
T_6_1_sp12_v_t_23
T_0_1_span12_horz_12
T_0_1_lc_trk_g1_4
T_6_0_wire_pll/REFERENCECLK

End 

Net : CONSTANT_ONE_NET
T_4_3_wire_logic_cluster/lc_0/out
T_4_3_sp4_h_l_5
T_3_0_span4_vert_34
T_3_3_sp4_v_t_36
T_3_6_lc_trk_g0_4
T_3_6_wire_bram/ram/RE

T_4_3_wire_logic_cluster/lc_0/out
T_4_3_sp4_h_l_5
T_7_0_span4_vert_35
T_7_2_lc_trk_g1_6
T_7_2_wire_logic_cluster/lc_6/in_1

T_4_3_wire_logic_cluster/lc_0/out
T_3_3_sp4_h_l_8
T_2_0_span4_vert_32
T_2_0_lc_trk_g1_0
T_6_0_wire_pll/RESET

End 

