#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Dec  9 15:10:23 2022
# Process ID: 18628
# Current directory: C:/Users/AlaiC/Desktop/project_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent128 C:\Users\AlaiC\Desktop\project_test\project_test.xpr
# Log file: C:/Users/AlaiC/Desktop/project_test/vivado.log
# Journal file: C:/Users/AlaiC/Desktop/project_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/AlaiC/Desktop/project_test/project_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 766.066 ; gain = 148.344
update_compile_order -fileset sources_1
open_bd_design {C:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <design_1> from BD file <C:/Users/AlaiC/Desktop/project_test/project_test.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [Device 21-403] Loading part xc7z007sclg225-1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  9 15:11:51 2022...
