{
    "begin_end/case_default/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "begin_end/case_default/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "case_default.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.4,
        "exec_time(ms)": 86.9,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 97.1,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 16,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 22,
        "Total Node": 16
    },
    "begin_end/case_default/k6_N10_40nm": {
        "test_name": "begin_end/case_default/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "case_default.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.4,
        "exec_time(ms)": 9.7,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 97.1,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 16,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 22,
        "Total Node": 16
    },
    "begin_end/case_default/k6_N10_mem32K_40nm": {
        "test_name": "begin_end/case_default/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "case_default.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 75.1,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 97.1,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 16,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 22,
        "Total Node": 16
    },
    "begin_end/case_default/no_arch": {
        "test_name": "begin_end/case_default/no_arch",
        "architecture": "n/a",
        "blif": "case_default.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 6.3,
        "simulation_time(ms)": 0.7,
        "test_coverage(%)": 97.1,
        "Latch Drivers": 0,
        "Pi": 11,
        "Po": 3,
        "logic element": 16,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "begin_end/negedge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "begin_end/negedge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "negedge.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 36.3,
        "exec_time(ms)": 87.7,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "begin_end/negedge/k6_N10_40nm": {
        "test_name": "begin_end/negedge/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "negedge.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.3,
        "exec_time(ms)": 13.1,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "begin_end/negedge/k6_N10_mem32K_40nm": {
        "test_name": "begin_end/negedge/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "negedge.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 82.9,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "begin_end/negedge/no_arch": {
        "test_name": "begin_end/negedge/no_arch",
        "architecture": "n/a",
        "blif": "negedge.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 5.4,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "begin_end/posedge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "begin_end/posedge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "blif": "posedge.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.8,
        "exec_time(ms)": 74.3,
        "simulation_time(ms)": 0.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "begin_end/posedge/k6_N10_40nm": {
        "test_name": "begin_end/posedge/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "blif": "posedge.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 18.2,
        "exec_time(ms)": 12.4,
        "simulation_time(ms)": 1.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "begin_end/posedge/k6_N10_mem32K_40nm": {
        "test_name": "begin_end/posedge/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "blif": "posedge.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 35.1,
        "exec_time(ms)": 78.9,
        "simulation_time(ms)": 0.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "begin_end/posedge/no_arch": {
        "test_name": "begin_end/posedge/no_arch",
        "architecture": "n/a",
        "blif": "posedge.blif",
        "exit": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 6.2,
        "simulation_time(ms)": 0.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    }
}
