{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564407166476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564407166481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 29 15:32:46 2019 " "Processing started: Mon Jul 29 15:32:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564407166481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564407166481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpgabrain -c fpgabrain " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpgabrain -c fpgabrain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564407166481 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564407167370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564407167370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-MAIN " "Found design unit 1: VGA-MAIN" {  } { { "VGA.vhd" "" { Text "G:/fpga-brain/VGA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564407178417 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "G:/fpga-brain/VGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564407178417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564407178417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-MAIN " "Found design unit 1: SYNC-MAIN" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564407178433 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564407178433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564407178433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgabrain.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpgabrain.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fpgabrain " "Found entity 1: fpgabrain" {  } { { "fpgabrain.bdf" "" { Schematic "G:/fpga-brain/fpgabrain.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564407178480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564407178480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "G:/fpga-brain/pll.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564407178511 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "G:/fpga-brain/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564407178511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564407178511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.bdf" "" { Schematic "G:/fpga-brain/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564407178542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564407178542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sum8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sum8 " "Found entity 1: sum8" {  } { { "sum8.bdf" "" { Schematic "G:/fpga-brain/sum8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564407178559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564407178559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "padder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file padder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 padder-SYN " "Found design unit 1: padder-SYN" {  } { { "padder.vhd" "" { Text "G:/fpga-brain/padder.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564407178591 ""} { "Info" "ISGN_ENTITY_NAME" "1 padder " "Found entity 1: padder" {  } { { "padder.vhd" "" { Text "G:/fpga-brain/padder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564407178591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564407178591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alt_mul.vhd 4 2 " "Found 4 design units, including 2 entities, in source file alt_mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_mul_altfp_mult_atn-RTL " "Found design unit 1: alt_mul_altfp_mult_atn-RTL" {  } { { "alt_mul.vhd" "" { Text "G:/fpga-brain/alt_mul.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564407178684 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_mul-RTL " "Found design unit 2: alt_mul-RTL" {  } { { "alt_mul.vhd" "" { Text "G:/fpga-brain/alt_mul.vhd" 1921 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564407178684 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_mul_altfp_mult_atn " "Found entity 1: alt_mul_altfp_mult_atn" {  } { { "alt_mul.vhd" "" { Text "G:/fpga-brain/alt_mul.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564407178684 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mul " "Found entity 2: alt_mul" {  } { { "alt_mul.vhd" "" { Text "G:/fpga-brain/alt_mul.vhd" 1910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564407178684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564407178684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "net.vhd 2 1 " "Found 2 design units, including 1 entities, in source file net.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 net-bhv " "Found design unit 1: net-bhv" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564407178698 ""} { "Info" "ISGN_ENTITY_NAME" "1 net " "Found entity 1: net" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564407178698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564407178698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neuron.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neuron-bdf_type " "Found design unit 1: neuron-bdf_type" {  } { { "neuron.vhd" "" { Text "G:/fpga-brain/neuron.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564407178730 ""} { "Info" "ISGN_ENTITY_NAME" "1 neuron " "Found entity 1: neuron" {  } { { "neuron.vhd" "" { Text "G:/fpga-brain/neuron.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564407178730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564407178730 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpgabrain " "Elaborating entity \"fpgabrain\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564407178886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA VGA:inst " "Elaborating entity \"VGA\" for hierarchy \"VGA:inst\"" {  } { { "fpgabrain.bdf" "inst" { Schematic "G:/fpga-brain/fpgabrain.bdf" { { 168 512 704 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564407178902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNC VGA:inst\|SYNC:C1 " "Elaborating entity \"SYNC\" for hierarchy \"VGA:inst\|SYNC:C1\"" {  } { { "VGA.vhd" "C1" { Text "G:/fpga-brain/VGA.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564407178902 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "WW SYNC.vhd(14) " "VHDL Signal Declaration warning at SYNC.vhd(14): used explicit default value for signal \"WW\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1564407178917 "|fpgabrain|VGA:inst|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HH SYNC.vhd(15) " "VHDL Signal Declaration warning at SYNC.vhd(15): used explicit default value for signal \"HH\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1564407178917 "|fpgabrain|VGA:inst|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HFP SYNC.vhd(16) " "VHDL Signal Declaration warning at SYNC.vhd(16): used explicit default value for signal \"HFP\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1564407178917 "|fpgabrain|VGA:inst|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HS SYNC.vhd(17) " "VHDL Signal Declaration warning at SYNC.vhd(17): used explicit default value for signal \"HS\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1564407178917 "|fpgabrain|VGA:inst|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "HBP SYNC.vhd(18) " "VHDL Signal Declaration warning at SYNC.vhd(18): used explicit default value for signal \"HBP\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1564407178917 "|fpgabrain|VGA:inst|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VFP SYNC.vhd(19) " "VHDL Signal Declaration warning at SYNC.vhd(19): used explicit default value for signal \"VFP\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1564407178917 "|fpgabrain|VGA:inst|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VS SYNC.vhd(20) " "VHDL Signal Declaration warning at SYNC.vhd(20): used explicit default value for signal \"VS\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1564407178917 "|fpgabrain|VGA:inst|SYNC:C1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "VBP SYNC.vhd(21) " "VHDL Signal Declaration warning at SYNC.vhd(21): used explicit default value for signal \"VBP\" because signal was never assigned a value" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1564407178917 "|fpgabrain|VGA:inst|SYNC:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst1 " "Elaborating entity \"pll\" for hierarchy \"pll:inst1\"" {  } { { "fpgabrain.bdf" "inst1" { Schematic "G:/fpga-brain/fpgabrain.bdf" { { 168 272 424 248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564407178933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst1\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "G:/fpga-brain/pll.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564407179027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst1\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "G:/fpga-brain/pll.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564407179027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst1\|altpll:altpll_component " "Instantiated megafunction \"pll:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 147 " "Parameter \"clk0_divide_by\" = \"147\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 74 " "Parameter \"clk0_multiply_by\" = \"74\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1564407179042 ""}  } { { "pll.vhd" "" { Text "G:/fpga-brain/pll.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1564407179042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "G:/fpga-brain/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564407179137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564407179137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst1\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst1\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564407179137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "net net:inst5 " "Elaborating entity \"net\" for hierarchy \"net:inst5\"" {  } { { "fpgabrain.bdf" "inst5" { Schematic "G:/fpga-brain/fpgabrain.bdf" { { 320 296 504 1520 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564407179167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neuron net:inst5\|neuron:c0 " "Elaborating entity \"neuron\" for hierarchy \"net:inst5\|neuron:c0\"" {  } { { "net.vhd" "c0" { Text "G:/fpga-brain/net.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564407179198 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a_w0 neuron.vhd(26) " "VHDL Signal Declaration warning at neuron.vhd(26): used implicit default value for signal \"a_w0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "neuron.vhd" "" { Text "G:/fpga-brain/neuron.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1564407179198 "|fpgabrain|net:inst5|neuron:c0"}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "outV net:inst5\|neuron:c12 33 32 " "Actual width (33) of port \"outV\" on instance \"net:inst5\|neuron:c12\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c12" { Text "G:/fpga-brain/net.vhd" 126 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v0 net:inst5\|neuron:c12 33 32 " "Actual width (33) of port \"v0\" on instance \"net:inst5\|neuron:c12\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c12" { Text "G:/fpga-brain/net.vhd" 126 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v1 net:inst5\|neuron:c12 33 32 " "Actual width (33) of port \"v1\" on instance \"net:inst5\|neuron:c12\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c12" { Text "G:/fpga-brain/net.vhd" 126 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v2 net:inst5\|neuron:c12 33 32 " "Actual width (33) of port \"v2\" on instance \"net:inst5\|neuron:c12\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c12" { Text "G:/fpga-brain/net.vhd" 126 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v3 net:inst5\|neuron:c12 33 32 " "Actual width (33) of port \"v3\" on instance \"net:inst5\|neuron:c12\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c12" { Text "G:/fpga-brain/net.vhd" 126 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v4 net:inst5\|neuron:c12 33 32 " "Actual width (33) of port \"v4\" on instance \"net:inst5\|neuron:c12\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c12" { Text "G:/fpga-brain/net.vhd" 126 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w0 net:inst5\|neuron:c12 33 32 " "Actual width (33) of port \"w0\" on instance \"net:inst5\|neuron:c12\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c12" { Text "G:/fpga-brain/net.vhd" 126 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w1 net:inst5\|neuron:c12 33 32 " "Actual width (33) of port \"w1\" on instance \"net:inst5\|neuron:c12\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c12" { Text "G:/fpga-brain/net.vhd" 126 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w2 net:inst5\|neuron:c12 33 32 " "Actual width (33) of port \"w2\" on instance \"net:inst5\|neuron:c12\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c12" { Text "G:/fpga-brain/net.vhd" 126 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w3 net:inst5\|neuron:c12 33 32 " "Actual width (33) of port \"w3\" on instance \"net:inst5\|neuron:c12\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c12" { Text "G:/fpga-brain/net.vhd" 126 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w4 net:inst5\|neuron:c12 33 32 " "Actual width (33) of port \"w4\" on instance \"net:inst5\|neuron:c12\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c12" { Text "G:/fpga-brain/net.vhd" 126 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "outV net:inst5\|neuron:c11 33 32 " "Actual width (33) of port \"outV\" on instance \"net:inst5\|neuron:c11\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c11" { Text "G:/fpga-brain/net.vhd" 125 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v0 net:inst5\|neuron:c11 33 32 " "Actual width (33) of port \"v0\" on instance \"net:inst5\|neuron:c11\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c11" { Text "G:/fpga-brain/net.vhd" 125 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v1 net:inst5\|neuron:c11 33 32 " "Actual width (33) of port \"v1\" on instance \"net:inst5\|neuron:c11\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c11" { Text "G:/fpga-brain/net.vhd" 125 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v2 net:inst5\|neuron:c11 33 32 " "Actual width (33) of port \"v2\" on instance \"net:inst5\|neuron:c11\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c11" { Text "G:/fpga-brain/net.vhd" 125 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v3 net:inst5\|neuron:c11 33 32 " "Actual width (33) of port \"v3\" on instance \"net:inst5\|neuron:c11\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c11" { Text "G:/fpga-brain/net.vhd" 125 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v4 net:inst5\|neuron:c11 33 32 " "Actual width (33) of port \"v4\" on instance \"net:inst5\|neuron:c11\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c11" { Text "G:/fpga-brain/net.vhd" 125 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w0 net:inst5\|neuron:c11 33 32 " "Actual width (33) of port \"w0\" on instance \"net:inst5\|neuron:c11\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c11" { Text "G:/fpga-brain/net.vhd" 125 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w1 net:inst5\|neuron:c11 33 32 " "Actual width (33) of port \"w1\" on instance \"net:inst5\|neuron:c11\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c11" { Text "G:/fpga-brain/net.vhd" 125 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w2 net:inst5\|neuron:c11 33 32 " "Actual width (33) of port \"w2\" on instance \"net:inst5\|neuron:c11\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c11" { Text "G:/fpga-brain/net.vhd" 125 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w3 net:inst5\|neuron:c11 33 32 " "Actual width (33) of port \"w3\" on instance \"net:inst5\|neuron:c11\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c11" { Text "G:/fpga-brain/net.vhd" 125 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w4 net:inst5\|neuron:c11 33 32 " "Actual width (33) of port \"w4\" on instance \"net:inst5\|neuron:c11\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c11" { Text "G:/fpga-brain/net.vhd" 125 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "outV net:inst5\|neuron:c10 33 32 " "Actual width (33) of port \"outV\" on instance \"net:inst5\|neuron:c10\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c10" { Text "G:/fpga-brain/net.vhd" 124 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v0 net:inst5\|neuron:c10 33 32 " "Actual width (33) of port \"v0\" on instance \"net:inst5\|neuron:c10\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c10" { Text "G:/fpga-brain/net.vhd" 124 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v1 net:inst5\|neuron:c10 33 32 " "Actual width (33) of port \"v1\" on instance \"net:inst5\|neuron:c10\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c10" { Text "G:/fpga-brain/net.vhd" 124 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v2 net:inst5\|neuron:c10 33 32 " "Actual width (33) of port \"v2\" on instance \"net:inst5\|neuron:c10\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c10" { Text "G:/fpga-brain/net.vhd" 124 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v3 net:inst5\|neuron:c10 33 32 " "Actual width (33) of port \"v3\" on instance \"net:inst5\|neuron:c10\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c10" { Text "G:/fpga-brain/net.vhd" 124 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v4 net:inst5\|neuron:c10 33 32 " "Actual width (33) of port \"v4\" on instance \"net:inst5\|neuron:c10\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c10" { Text "G:/fpga-brain/net.vhd" 124 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w0 net:inst5\|neuron:c10 33 32 " "Actual width (33) of port \"w0\" on instance \"net:inst5\|neuron:c10\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c10" { Text "G:/fpga-brain/net.vhd" 124 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w1 net:inst5\|neuron:c10 33 32 " "Actual width (33) of port \"w1\" on instance \"net:inst5\|neuron:c10\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c10" { Text "G:/fpga-brain/net.vhd" 124 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w2 net:inst5\|neuron:c10 33 32 " "Actual width (33) of port \"w2\" on instance \"net:inst5\|neuron:c10\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c10" { Text "G:/fpga-brain/net.vhd" 124 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w3 net:inst5\|neuron:c10 33 32 " "Actual width (33) of port \"w3\" on instance \"net:inst5\|neuron:c10\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c10" { Text "G:/fpga-brain/net.vhd" 124 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w4 net:inst5\|neuron:c10 33 32 " "Actual width (33) of port \"w4\" on instance \"net:inst5\|neuron:c10\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c10" { Text "G:/fpga-brain/net.vhd" 124 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "outV net:inst5\|neuron:c9 33 32 " "Actual width (33) of port \"outV\" on instance \"net:inst5\|neuron:c9\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c9" { Text "G:/fpga-brain/net.vhd" 123 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v0 net:inst5\|neuron:c9 33 32 " "Actual width (33) of port \"v0\" on instance \"net:inst5\|neuron:c9\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c9" { Text "G:/fpga-brain/net.vhd" 123 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v1 net:inst5\|neuron:c9 33 32 " "Actual width (33) of port \"v1\" on instance \"net:inst5\|neuron:c9\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c9" { Text "G:/fpga-brain/net.vhd" 123 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v2 net:inst5\|neuron:c9 33 32 " "Actual width (33) of port \"v2\" on instance \"net:inst5\|neuron:c9\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c9" { Text "G:/fpga-brain/net.vhd" 123 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v3 net:inst5\|neuron:c9 33 32 " "Actual width (33) of port \"v3\" on instance \"net:inst5\|neuron:c9\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c9" { Text "G:/fpga-brain/net.vhd" 123 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v4 net:inst5\|neuron:c9 33 32 " "Actual width (33) of port \"v4\" on instance \"net:inst5\|neuron:c9\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c9" { Text "G:/fpga-brain/net.vhd" 123 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w0 net:inst5\|neuron:c9 33 32 " "Actual width (33) of port \"w0\" on instance \"net:inst5\|neuron:c9\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c9" { Text "G:/fpga-brain/net.vhd" 123 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w1 net:inst5\|neuron:c9 33 32 " "Actual width (33) of port \"w1\" on instance \"net:inst5\|neuron:c9\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c9" { Text "G:/fpga-brain/net.vhd" 123 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w2 net:inst5\|neuron:c9 33 32 " "Actual width (33) of port \"w2\" on instance \"net:inst5\|neuron:c9\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c9" { Text "G:/fpga-brain/net.vhd" 123 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w3 net:inst5\|neuron:c9 33 32 " "Actual width (33) of port \"w3\" on instance \"net:inst5\|neuron:c9\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c9" { Text "G:/fpga-brain/net.vhd" 123 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w4 net:inst5\|neuron:c9 33 32 " "Actual width (33) of port \"w4\" on instance \"net:inst5\|neuron:c9\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c9" { Text "G:/fpga-brain/net.vhd" 123 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "outV net:inst5\|neuron:c8 33 32 " "Actual width (33) of port \"outV\" on instance \"net:inst5\|neuron:c8\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c8" { Text "G:/fpga-brain/net.vhd" 122 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v0 net:inst5\|neuron:c8 33 32 " "Actual width (33) of port \"v0\" on instance \"net:inst5\|neuron:c8\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c8" { Text "G:/fpga-brain/net.vhd" 122 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v1 net:inst5\|neuron:c8 33 32 " "Actual width (33) of port \"v1\" on instance \"net:inst5\|neuron:c8\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c8" { Text "G:/fpga-brain/net.vhd" 122 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v2 net:inst5\|neuron:c8 33 32 " "Actual width (33) of port \"v2\" on instance \"net:inst5\|neuron:c8\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c8" { Text "G:/fpga-brain/net.vhd" 122 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v3 net:inst5\|neuron:c8 33 32 " "Actual width (33) of port \"v3\" on instance \"net:inst5\|neuron:c8\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c8" { Text "G:/fpga-brain/net.vhd" 122 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v4 net:inst5\|neuron:c8 33 32 " "Actual width (33) of port \"v4\" on instance \"net:inst5\|neuron:c8\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c8" { Text "G:/fpga-brain/net.vhd" 122 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w0 net:inst5\|neuron:c8 33 32 " "Actual width (33) of port \"w0\" on instance \"net:inst5\|neuron:c8\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c8" { Text "G:/fpga-brain/net.vhd" 122 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w1 net:inst5\|neuron:c8 33 32 " "Actual width (33) of port \"w1\" on instance \"net:inst5\|neuron:c8\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c8" { Text "G:/fpga-brain/net.vhd" 122 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w2 net:inst5\|neuron:c8 33 32 " "Actual width (33) of port \"w2\" on instance \"net:inst5\|neuron:c8\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c8" { Text "G:/fpga-brain/net.vhd" 122 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w3 net:inst5\|neuron:c8 33 32 " "Actual width (33) of port \"w3\" on instance \"net:inst5\|neuron:c8\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c8" { Text "G:/fpga-brain/net.vhd" 122 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w4 net:inst5\|neuron:c8 33 32 " "Actual width (33) of port \"w4\" on instance \"net:inst5\|neuron:c8\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c8" { Text "G:/fpga-brain/net.vhd" 122 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "outV net:inst5\|neuron:c7 33 32 " "Actual width (33) of port \"outV\" on instance \"net:inst5\|neuron:c7\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c7" { Text "G:/fpga-brain/net.vhd" 121 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v0 net:inst5\|neuron:c7 33 32 " "Actual width (33) of port \"v0\" on instance \"net:inst5\|neuron:c7\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c7" { Text "G:/fpga-brain/net.vhd" 121 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v1 net:inst5\|neuron:c7 33 32 " "Actual width (33) of port \"v1\" on instance \"net:inst5\|neuron:c7\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c7" { Text "G:/fpga-brain/net.vhd" 121 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v2 net:inst5\|neuron:c7 33 32 " "Actual width (33) of port \"v2\" on instance \"net:inst5\|neuron:c7\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c7" { Text "G:/fpga-brain/net.vhd" 121 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v3 net:inst5\|neuron:c7 33 32 " "Actual width (33) of port \"v3\" on instance \"net:inst5\|neuron:c7\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c7" { Text "G:/fpga-brain/net.vhd" 121 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v4 net:inst5\|neuron:c7 33 32 " "Actual width (33) of port \"v4\" on instance \"net:inst5\|neuron:c7\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c7" { Text "G:/fpga-brain/net.vhd" 121 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w0 net:inst5\|neuron:c7 33 32 " "Actual width (33) of port \"w0\" on instance \"net:inst5\|neuron:c7\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c7" { Text "G:/fpga-brain/net.vhd" 121 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w1 net:inst5\|neuron:c7 33 32 " "Actual width (33) of port \"w1\" on instance \"net:inst5\|neuron:c7\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c7" { Text "G:/fpga-brain/net.vhd" 121 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w2 net:inst5\|neuron:c7 33 32 " "Actual width (33) of port \"w2\" on instance \"net:inst5\|neuron:c7\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c7" { Text "G:/fpga-brain/net.vhd" 121 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w3 net:inst5\|neuron:c7 33 32 " "Actual width (33) of port \"w3\" on instance \"net:inst5\|neuron:c7\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c7" { Text "G:/fpga-brain/net.vhd" 121 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w4 net:inst5\|neuron:c7 33 32 " "Actual width (33) of port \"w4\" on instance \"net:inst5\|neuron:c7\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c7" { Text "G:/fpga-brain/net.vhd" 121 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "outV net:inst5\|neuron:c6 33 32 " "Actual width (33) of port \"outV\" on instance \"net:inst5\|neuron:c6\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c6" { Text "G:/fpga-brain/net.vhd" 120 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v0 net:inst5\|neuron:c6 33 32 " "Actual width (33) of port \"v0\" on instance \"net:inst5\|neuron:c6\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c6" { Text "G:/fpga-brain/net.vhd" 120 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v1 net:inst5\|neuron:c6 33 32 " "Actual width (33) of port \"v1\" on instance \"net:inst5\|neuron:c6\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c6" { Text "G:/fpga-brain/net.vhd" 120 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v2 net:inst5\|neuron:c6 33 32 " "Actual width (33) of port \"v2\" on instance \"net:inst5\|neuron:c6\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c6" { Text "G:/fpga-brain/net.vhd" 120 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v3 net:inst5\|neuron:c6 33 32 " "Actual width (33) of port \"v3\" on instance \"net:inst5\|neuron:c6\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c6" { Text "G:/fpga-brain/net.vhd" 120 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v4 net:inst5\|neuron:c6 33 32 " "Actual width (33) of port \"v4\" on instance \"net:inst5\|neuron:c6\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c6" { Text "G:/fpga-brain/net.vhd" 120 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w0 net:inst5\|neuron:c6 33 32 " "Actual width (33) of port \"w0\" on instance \"net:inst5\|neuron:c6\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c6" { Text "G:/fpga-brain/net.vhd" 120 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w1 net:inst5\|neuron:c6 33 32 " "Actual width (33) of port \"w1\" on instance \"net:inst5\|neuron:c6\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c6" { Text "G:/fpga-brain/net.vhd" 120 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w2 net:inst5\|neuron:c6 33 32 " "Actual width (33) of port \"w2\" on instance \"net:inst5\|neuron:c6\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c6" { Text "G:/fpga-brain/net.vhd" 120 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w3 net:inst5\|neuron:c6 33 32 " "Actual width (33) of port \"w3\" on instance \"net:inst5\|neuron:c6\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c6" { Text "G:/fpga-brain/net.vhd" 120 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w4 net:inst5\|neuron:c6 33 32 " "Actual width (33) of port \"w4\" on instance \"net:inst5\|neuron:c6\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c6" { Text "G:/fpga-brain/net.vhd" 120 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "outV net:inst5\|neuron:c5 33 32 " "Actual width (33) of port \"outV\" on instance \"net:inst5\|neuron:c5\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c5" { Text "G:/fpga-brain/net.vhd" 119 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v0 net:inst5\|neuron:c5 33 32 " "Actual width (33) of port \"v0\" on instance \"net:inst5\|neuron:c5\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c5" { Text "G:/fpga-brain/net.vhd" 119 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v1 net:inst5\|neuron:c5 33 32 " "Actual width (33) of port \"v1\" on instance \"net:inst5\|neuron:c5\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c5" { Text "G:/fpga-brain/net.vhd" 119 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v2 net:inst5\|neuron:c5 33 32 " "Actual width (33) of port \"v2\" on instance \"net:inst5\|neuron:c5\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c5" { Text "G:/fpga-brain/net.vhd" 119 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v3 net:inst5\|neuron:c5 33 32 " "Actual width (33) of port \"v3\" on instance \"net:inst5\|neuron:c5\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c5" { Text "G:/fpga-brain/net.vhd" 119 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v4 net:inst5\|neuron:c5 33 32 " "Actual width (33) of port \"v4\" on instance \"net:inst5\|neuron:c5\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c5" { Text "G:/fpga-brain/net.vhd" 119 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w0 net:inst5\|neuron:c5 33 32 " "Actual width (33) of port \"w0\" on instance \"net:inst5\|neuron:c5\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c5" { Text "G:/fpga-brain/net.vhd" 119 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w1 net:inst5\|neuron:c5 33 32 " "Actual width (33) of port \"w1\" on instance \"net:inst5\|neuron:c5\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c5" { Text "G:/fpga-brain/net.vhd" 119 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w2 net:inst5\|neuron:c5 33 32 " "Actual width (33) of port \"w2\" on instance \"net:inst5\|neuron:c5\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c5" { Text "G:/fpga-brain/net.vhd" 119 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w3 net:inst5\|neuron:c5 33 32 " "Actual width (33) of port \"w3\" on instance \"net:inst5\|neuron:c5\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c5" { Text "G:/fpga-brain/net.vhd" 119 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179340 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w4 net:inst5\|neuron:c5 33 32 " "Actual width (33) of port \"w4\" on instance \"net:inst5\|neuron:c5\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c5" { Text "G:/fpga-brain/net.vhd" 119 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "outV net:inst5\|neuron:c4 33 32 " "Actual width (33) of port \"outV\" on instance \"net:inst5\|neuron:c4\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c4" { Text "G:/fpga-brain/net.vhd" 118 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v0 net:inst5\|neuron:c4 33 32 " "Actual width (33) of port \"v0\" on instance \"net:inst5\|neuron:c4\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c4" { Text "G:/fpga-brain/net.vhd" 118 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v1 net:inst5\|neuron:c4 33 32 " "Actual width (33) of port \"v1\" on instance \"net:inst5\|neuron:c4\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c4" { Text "G:/fpga-brain/net.vhd" 118 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v2 net:inst5\|neuron:c4 33 32 " "Actual width (33) of port \"v2\" on instance \"net:inst5\|neuron:c4\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c4" { Text "G:/fpga-brain/net.vhd" 118 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v3 net:inst5\|neuron:c4 33 32 " "Actual width (33) of port \"v3\" on instance \"net:inst5\|neuron:c4\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c4" { Text "G:/fpga-brain/net.vhd" 118 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v4 net:inst5\|neuron:c4 33 32 " "Actual width (33) of port \"v4\" on instance \"net:inst5\|neuron:c4\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c4" { Text "G:/fpga-brain/net.vhd" 118 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w0 net:inst5\|neuron:c4 33 32 " "Actual width (33) of port \"w0\" on instance \"net:inst5\|neuron:c4\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c4" { Text "G:/fpga-brain/net.vhd" 118 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w1 net:inst5\|neuron:c4 33 32 " "Actual width (33) of port \"w1\" on instance \"net:inst5\|neuron:c4\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c4" { Text "G:/fpga-brain/net.vhd" 118 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w2 net:inst5\|neuron:c4 33 32 " "Actual width (33) of port \"w2\" on instance \"net:inst5\|neuron:c4\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c4" { Text "G:/fpga-brain/net.vhd" 118 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w3 net:inst5\|neuron:c4 33 32 " "Actual width (33) of port \"w3\" on instance \"net:inst5\|neuron:c4\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c4" { Text "G:/fpga-brain/net.vhd" 118 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w4 net:inst5\|neuron:c4 33 32 " "Actual width (33) of port \"w4\" on instance \"net:inst5\|neuron:c4\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c4" { Text "G:/fpga-brain/net.vhd" 118 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "outV net:inst5\|neuron:c3 33 32 " "Actual width (33) of port \"outV\" on instance \"net:inst5\|neuron:c3\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c3" { Text "G:/fpga-brain/net.vhd" 117 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v0 net:inst5\|neuron:c3 33 32 " "Actual width (33) of port \"v0\" on instance \"net:inst5\|neuron:c3\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c3" { Text "G:/fpga-brain/net.vhd" 117 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v1 net:inst5\|neuron:c3 33 32 " "Actual width (33) of port \"v1\" on instance \"net:inst5\|neuron:c3\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c3" { Text "G:/fpga-brain/net.vhd" 117 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v2 net:inst5\|neuron:c3 33 32 " "Actual width (33) of port \"v2\" on instance \"net:inst5\|neuron:c3\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c3" { Text "G:/fpga-brain/net.vhd" 117 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v3 net:inst5\|neuron:c3 33 32 " "Actual width (33) of port \"v3\" on instance \"net:inst5\|neuron:c3\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c3" { Text "G:/fpga-brain/net.vhd" 117 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v4 net:inst5\|neuron:c3 33 32 " "Actual width (33) of port \"v4\" on instance \"net:inst5\|neuron:c3\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c3" { Text "G:/fpga-brain/net.vhd" 117 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w0 net:inst5\|neuron:c3 33 32 " "Actual width (33) of port \"w0\" on instance \"net:inst5\|neuron:c3\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c3" { Text "G:/fpga-brain/net.vhd" 117 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w1 net:inst5\|neuron:c3 33 32 " "Actual width (33) of port \"w1\" on instance \"net:inst5\|neuron:c3\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c3" { Text "G:/fpga-brain/net.vhd" 117 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w2 net:inst5\|neuron:c3 33 32 " "Actual width (33) of port \"w2\" on instance \"net:inst5\|neuron:c3\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c3" { Text "G:/fpga-brain/net.vhd" 117 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w3 net:inst5\|neuron:c3 33 32 " "Actual width (33) of port \"w3\" on instance \"net:inst5\|neuron:c3\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c3" { Text "G:/fpga-brain/net.vhd" 117 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w4 net:inst5\|neuron:c3 33 32 " "Actual width (33) of port \"w4\" on instance \"net:inst5\|neuron:c3\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c3" { Text "G:/fpga-brain/net.vhd" 117 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "outV net:inst5\|neuron:c2 33 32 " "Actual width (33) of port \"outV\" on instance \"net:inst5\|neuron:c2\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c2" { Text "G:/fpga-brain/net.vhd" 116 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v0 net:inst5\|neuron:c2 33 32 " "Actual width (33) of port \"v0\" on instance \"net:inst5\|neuron:c2\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c2" { Text "G:/fpga-brain/net.vhd" 116 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v1 net:inst5\|neuron:c2 33 32 " "Actual width (33) of port \"v1\" on instance \"net:inst5\|neuron:c2\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c2" { Text "G:/fpga-brain/net.vhd" 116 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v2 net:inst5\|neuron:c2 33 32 " "Actual width (33) of port \"v2\" on instance \"net:inst5\|neuron:c2\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c2" { Text "G:/fpga-brain/net.vhd" 116 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v3 net:inst5\|neuron:c2 33 32 " "Actual width (33) of port \"v3\" on instance \"net:inst5\|neuron:c2\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c2" { Text "G:/fpga-brain/net.vhd" 116 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v4 net:inst5\|neuron:c2 33 32 " "Actual width (33) of port \"v4\" on instance \"net:inst5\|neuron:c2\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c2" { Text "G:/fpga-brain/net.vhd" 116 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w0 net:inst5\|neuron:c2 33 32 " "Actual width (33) of port \"w0\" on instance \"net:inst5\|neuron:c2\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c2" { Text "G:/fpga-brain/net.vhd" 116 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w1 net:inst5\|neuron:c2 33 32 " "Actual width (33) of port \"w1\" on instance \"net:inst5\|neuron:c2\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c2" { Text "G:/fpga-brain/net.vhd" 116 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w2 net:inst5\|neuron:c2 33 32 " "Actual width (33) of port \"w2\" on instance \"net:inst5\|neuron:c2\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c2" { Text "G:/fpga-brain/net.vhd" 116 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w3 net:inst5\|neuron:c2 33 32 " "Actual width (33) of port \"w3\" on instance \"net:inst5\|neuron:c2\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c2" { Text "G:/fpga-brain/net.vhd" 116 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w4 net:inst5\|neuron:c2 33 32 " "Actual width (33) of port \"w4\" on instance \"net:inst5\|neuron:c2\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c2" { Text "G:/fpga-brain/net.vhd" 116 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "outV net:inst5\|neuron:c1 33 32 " "Actual width (33) of port \"outV\" on instance \"net:inst5\|neuron:c1\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c1" { Text "G:/fpga-brain/net.vhd" 115 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v0 net:inst5\|neuron:c1 33 32 " "Actual width (33) of port \"v0\" on instance \"net:inst5\|neuron:c1\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c1" { Text "G:/fpga-brain/net.vhd" 115 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v1 net:inst5\|neuron:c1 33 32 " "Actual width (33) of port \"v1\" on instance \"net:inst5\|neuron:c1\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c1" { Text "G:/fpga-brain/net.vhd" 115 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v2 net:inst5\|neuron:c1 33 32 " "Actual width (33) of port \"v2\" on instance \"net:inst5\|neuron:c1\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c1" { Text "G:/fpga-brain/net.vhd" 115 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v3 net:inst5\|neuron:c1 33 32 " "Actual width (33) of port \"v3\" on instance \"net:inst5\|neuron:c1\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c1" { Text "G:/fpga-brain/net.vhd" 115 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v4 net:inst5\|neuron:c1 33 32 " "Actual width (33) of port \"v4\" on instance \"net:inst5\|neuron:c1\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c1" { Text "G:/fpga-brain/net.vhd" 115 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w0 net:inst5\|neuron:c1 33 32 " "Actual width (33) of port \"w0\" on instance \"net:inst5\|neuron:c1\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c1" { Text "G:/fpga-brain/net.vhd" 115 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w1 net:inst5\|neuron:c1 33 32 " "Actual width (33) of port \"w1\" on instance \"net:inst5\|neuron:c1\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c1" { Text "G:/fpga-brain/net.vhd" 115 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w2 net:inst5\|neuron:c1 33 32 " "Actual width (33) of port \"w2\" on instance \"net:inst5\|neuron:c1\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c1" { Text "G:/fpga-brain/net.vhd" 115 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w3 net:inst5\|neuron:c1 33 32 " "Actual width (33) of port \"w3\" on instance \"net:inst5\|neuron:c1\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c1" { Text "G:/fpga-brain/net.vhd" 115 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w4 net:inst5\|neuron:c1 33 32 " "Actual width (33) of port \"w4\" on instance \"net:inst5\|neuron:c1\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c1" { Text "G:/fpga-brain/net.vhd" 115 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "outV net:inst5\|neuron:c0 33 32 " "Actual width (33) of port \"outV\" on instance \"net:inst5\|neuron:c0\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c0" { Text "G:/fpga-brain/net.vhd" 114 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v0 net:inst5\|neuron:c0 33 32 " "Actual width (33) of port \"v0\" on instance \"net:inst5\|neuron:c0\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c0" { Text "G:/fpga-brain/net.vhd" 114 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v1 net:inst5\|neuron:c0 33 32 " "Actual width (33) of port \"v1\" on instance \"net:inst5\|neuron:c0\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c0" { Text "G:/fpga-brain/net.vhd" 114 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v2 net:inst5\|neuron:c0 33 32 " "Actual width (33) of port \"v2\" on instance \"net:inst5\|neuron:c0\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c0" { Text "G:/fpga-brain/net.vhd" 114 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v3 net:inst5\|neuron:c0 33 32 " "Actual width (33) of port \"v3\" on instance \"net:inst5\|neuron:c0\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c0" { Text "G:/fpga-brain/net.vhd" 114 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "v4 net:inst5\|neuron:c0 33 32 " "Actual width (33) of port \"v4\" on instance \"net:inst5\|neuron:c0\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c0" { Text "G:/fpga-brain/net.vhd" 114 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w0 net:inst5\|neuron:c0 33 32 " "Actual width (33) of port \"w0\" on instance \"net:inst5\|neuron:c0\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c0" { Text "G:/fpga-brain/net.vhd" 114 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w1 net:inst5\|neuron:c0 33 32 " "Actual width (33) of port \"w1\" on instance \"net:inst5\|neuron:c0\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c0" { Text "G:/fpga-brain/net.vhd" 114 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w2 net:inst5\|neuron:c0 33 32 " "Actual width (33) of port \"w2\" on instance \"net:inst5\|neuron:c0\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c0" { Text "G:/fpga-brain/net.vhd" 114 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w3 net:inst5\|neuron:c0 33 32 " "Actual width (33) of port \"w3\" on instance \"net:inst5\|neuron:c0\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c0" { Text "G:/fpga-brain/net.vhd" 114 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "w4 net:inst5\|neuron:c0 33 32 " "Actual width (33) of port \"w4\" on instance \"net:inst5\|neuron:c0\" is not compatible with the formal port width (32) declared by the instantiated entity" {  } { { "net.vhd" "c0" { Text "G:/fpga-brain/net.vhd" 114 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "13 " "13 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1564407179355 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 143 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 143 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564407179573 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 29 15:32:59 2019 " "Processing ended: Mon Jul 29 15:32:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564407179573 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564407179573 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564407179573 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564407179573 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 145 s 11 s " "Quartus Prime Full Compilation was unsuccessful. 145 errors, 11 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564407180245 ""}
