{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670921948008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670921948008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 13 04:59:07 2022 " "Processing started: Tue Dec 13 04:59:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670921948008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921948008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921948008 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670921948144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670921948144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/portoes_logicos/xor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/portoes_logicos/xor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_gate-Behavioral " "Found design unit 1: xor_gate-Behavioral" {  } { { "componentes/portoes_logicos/xor_gate.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/portoes_logicos/xor_gate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952963 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "componentes/portoes_logicos/xor_gate.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/portoes_logicos/xor_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921952963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/portoes_logicos/or_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/portoes_logicos/or_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_gate-Behavioral " "Found design unit 1: or_gate-Behavioral" {  } { { "componentes/portoes_logicos/or_gate.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/portoes_logicos/or_gate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952963 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "componentes/portoes_logicos/or_gate.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/portoes_logicos/or_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921952963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/portoes_logicos/not_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/portoes_logicos/not_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_gate-Behavioral " "Found design unit 1: not_gate-Behavioral" {  } { { "componentes/portoes_logicos/not_gate.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/portoes_logicos/not_gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952964 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "componentes/portoes_logicos/not_gate.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/portoes_logicos/not_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921952964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/portoes_logicos/and_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/portoes_logicos/and_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate-Behavioral " "Found design unit 1: and_gate-Behavioral" {  } { { "componentes/portoes_logicos/and_gate.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/portoes_logicos/and_gate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952964 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "componentes/portoes_logicos/and_gate.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/portoes_logicos/and_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921952964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero-main " "Found design unit 1: zero-main" {  } { { "componentes/zero.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/zero.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952964 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero " "Found entity 1: zero" {  } { { "componentes/zero.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/zero.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921952964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/somador8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/somador8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador8bit-Behavioral " "Found design unit 1: somador8bit-Behavioral" {  } { { "componentes/somador8bit.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/somador8bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952965 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador8bit " "Found entity 1: somador8bit" {  } { { "componentes/somador8bit.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/somador8bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921952965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/somador1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/somador1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador1bit-Behavioral " "Found design unit 1: somador1bit-Behavioral" {  } { { "componentes/somador1bit.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/somador1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952965 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador1bit " "Found entity 1: somador1bit" {  } { { "componentes/somador1bit.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/somador1bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921952965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/rom_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/rom_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_memory-main " "Found design unit 1: rom_memory-main" {  } { { "componentes/rom_memory.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/rom_memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952965 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_memory " "Found entity 1: rom_memory" {  } { { "componentes/rom_memory.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/rom_memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921952965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/multiplexador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/multiplexador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador-Behavioral " "Found design unit 1: multiplexador-Behavioral" {  } { { "componentes/multiplexador.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/multiplexador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952965 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "componentes/multiplexador.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/multiplexador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921952965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/contador_sincrono.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/contador_sincrono.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_sincrono-behavior " "Found design unit 1: contador_sincrono-behavior" {  } { { "componentes/contador_sincrono.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/contador_sincrono.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952966 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_sincrono " "Found entity 1: contador_sincrono" {  } { { "componentes/contador_sincrono.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/contador_sincrono.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921952966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/bancoRegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/bancoRegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-main " "Found design unit 1: bancoRegistradores-main" {  } { { "componentes/bancoRegistradores.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/bancoRegistradores.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952966 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "componentes/bancoRegistradores.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/bancoRegistradores.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921952966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/bitExtensor4_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/bitExtensor4_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitExtensor4_8-Behavior " "Found design unit 1: bitExtensor4_8-Behavior" {  } { { "componentes/bitExtensor4_8.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/bitExtensor4_8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952966 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitExtensor4_8 " "Found entity 1: bitExtensor4_8" {  } { { "componentes/bitExtensor4_8.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/bitExtensor4_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921952966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/ram_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/ram_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_memory-Behavioral " "Found design unit 1: ram_memory-Behavioral" {  } { { "componentes/ram_memory.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/ram_memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952967 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_memory " "Found entity 1: ram_memory" {  } { { "componentes/ram_memory.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/ram_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921952967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavioral " "Found design unit 1: PC-Behavioral" {  } { { "componentes/PC.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/PC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952967 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "componentes/PC.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921952967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_controle-Behavioral " "Found design unit 1: unidade_controle-Behavioral" {  } { { "componentes/unidade_controle.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/unidade_controle.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952967 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "componentes/unidade_controle.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/unidade_controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921952967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-Behavior " "Found design unit 1: ula-Behavior" {  } { { "componentes/ula.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/ula.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952968 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "componentes/ula.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/ula.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921952968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/bitExtensor2_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/bitExtensor2_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitExtensor2_8-Behavior " "Found design unit 1: bitExtensor2_8-Behavior" {  } { { "componentes/bitExtensor2_8.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/bitExtensor2_8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952968 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitExtensor2_8 " "Found entity 1: bitExtensor2_8" {  } { { "componentes/bitExtensor2_8.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/bitExtensor2_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921952968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/divisao_instrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/divisao_instrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisao_instrucao-behavior " "Found design unit 1: divisao_instrucao-behavior" {  } { { "componentes/divisao_instrucao.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/divisao_instrucao.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952968 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisao_instrucao " "Found entity 1: divisao_instrucao" {  } { { "componentes/divisao_instrucao.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/divisao_instrucao.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921952968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-Behavior " "Found design unit 1: subtrator-Behavior" {  } { { "componentes/subtrator.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/subtrator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952968 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "componentes/subtrator.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/subtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921952968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/Qualcom_LI.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/Qualcom_LI.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qualcom_LI-Behavioral " "Found design unit 1: Qualcom_LI-Behavioral" {  } { { "componentes/Qualcom_LI.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/Qualcom_LI.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952969 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qualcom_LI " "Found entity 1: Qualcom_LI" {  } { { "componentes/Qualcom_LI.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/Qualcom_LI.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921952969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/add1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/add1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add1-main " "Found design unit 1: add1-main" {  } { { "componentes/add1.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/add1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952969 ""} { "Info" "ISGN_ENTITY_NAME" "1 add1 " "Found entity 1: add1" {  } { { "componentes/add1.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/add1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921952969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes/multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file componentes/multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador-main " "Found design unit 1: multiplicador-main" {  } { { "componentes/multiplicador.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/multiplicador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952969 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "componentes/multiplicador.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/multiplicador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921952969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921952969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Qualcom_LI " "Elaborating entity \"Qualcom_LI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670921952996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add1 add1:port_map_addr " "Elaborating entity \"add1\" for hierarchy \"add1:port_map_addr\"" {  } { { "componentes/Qualcom_LI.vhd" "port_map_addr" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/Qualcom_LI.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670921952997 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inPort add1.vhd(16) " "VHDL Process Statement warning at add1.vhd(16): signal \"inPort\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/add1.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/add1.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670921952997 "|Qualcom_LI|add1:port_map_addr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:port_map_pc " "Elaborating entity \"PC\" for hierarchy \"PC:port_map_pc\"" {  } { { "componentes/Qualcom_LI.vhd" "port_map_pc" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/Qualcom_LI.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670921952998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_memory rom_memory:port_map_rom " "Elaborating entity \"rom_memory\" for hierarchy \"rom_memory:port_map_rom\"" {  } { { "componentes/Qualcom_LI.vhd" "port_map_rom" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/Qualcom_LI.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670921952998 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_memory rom_memory.vhd(33) " "VHDL Process Statement warning at rom_memory.vhd(33): signal \"rom_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/rom_memory.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/rom_memory.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670921952998 "|Qualcom_LI|rom_memory:port_map_rom"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_data rom_memory.vhd(33) " "VHDL Process Statement warning at rom_memory.vhd(33): signal \"in_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/rom_memory.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/rom_memory.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670921952999 "|Qualcom_LI|rom_memory:port_map_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisao_instrucao divisao_instrucao:port_map_divisao_intrucao " "Elaborating entity \"divisao_instrucao\" for hierarchy \"divisao_instrucao:port_map_divisao_intrucao\"" {  } { { "componentes/Qualcom_LI.vhd" "port_map_divisao_intrucao" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/Qualcom_LI.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670921952999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_controle unidade_controle:port_map_unidade_de_controle " "Elaborating entity \"unidade_controle\" for hierarchy \"unidade_controle:port_map_unidade_de_controle\"" {  } { { "componentes/Qualcom_LI.vhd" "port_map_unidade_de_controle" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/Qualcom_LI.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670921952999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores bancoRegistradores:port_map_banco_de_registradores " "Elaborating entity \"bancoRegistradores\" for hierarchy \"bancoRegistradores:port_map_banco_de_registradores\"" {  } { { "componentes/Qualcom_LI.vhd" "port_map_banco_de_registradores" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/Qualcom_LI.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670921953000 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registradores bancoRegistradores.vhd(30) " "VHDL Process Statement warning at bancoRegistradores.vhd(30): signal \"registradores\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/bancoRegistradores.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/bancoRegistradores.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670921953000 "|Qualcom_LI|bancoRegistradores:port_map_banco_de_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addressReg1 bancoRegistradores.vhd(30) " "VHDL Process Statement warning at bancoRegistradores.vhd(30): signal \"addressReg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/bancoRegistradores.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/bancoRegistradores.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670921953000 "|Qualcom_LI|bancoRegistradores:port_map_banco_de_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registradores bancoRegistradores.vhd(31) " "VHDL Process Statement warning at bancoRegistradores.vhd(31): signal \"registradores\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/bancoRegistradores.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/bancoRegistradores.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670921953000 "|Qualcom_LI|bancoRegistradores:port_map_banco_de_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addressReg2 bancoRegistradores.vhd(31) " "VHDL Process Statement warning at bancoRegistradores.vhd(31): signal \"addressReg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/bancoRegistradores.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/bancoRegistradores.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670921953000 "|Qualcom_LI|bancoRegistradores:port_map_banco_de_registradores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitExtensor2_8 bitExtensor2_8:port_map_extensor_sinal_2_8 " "Elaborating entity \"bitExtensor2_8\" for hierarchy \"bitExtensor2_8:port_map_extensor_sinal_2_8\"" {  } { { "componentes/Qualcom_LI.vhd" "port_map_extensor_sinal_2_8" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/Qualcom_LI.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670921953000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador multiplexador:port_map_mult1_2x1_br_ula " "Elaborating entity \"multiplexador\" for hierarchy \"multiplexador:port_map_mult1_2x1_br_ula\"" {  } { { "componentes/Qualcom_LI.vhd" "port_map_mult1_2x1_br_ula" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/Qualcom_LI.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670921953000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:port_map_ula " "Elaborating entity \"ula\" for hierarchy \"ula:port_map_ula\"" {  } { { "componentes/Qualcom_LI.vhd" "port_map_ula" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/Qualcom_LI.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670921953001 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "somadorOut ula.vhd(57) " "VHDL Process Statement warning at ula.vhd(57): signal \"somadorOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ula.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/ula.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670921953002 "|Qualcom_LI|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflowSoma ula.vhd(58) " "VHDL Process Statement warning at ula.vhd(58): signal \"overflowSoma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ula.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/ula.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670921953002 "|Qualcom_LI|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multi ula.vhd(63) " "VHDL Process Statement warning at ula.vhd(63): signal \"multi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ula.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/ula.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670921953002 "|Qualcom_LI|ula:port_map_ula"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "multi ula.vhd(64) " "VHDL Process Statement warning at ula.vhd(64): signal \"multi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "componentes/ula.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/ula.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670921953002 "|Qualcom_LI|ula:port_map_ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "overflow ula.vhd(53) " "VHDL Process Statement warning at ula.vhd(53): inferring latch(es) for signal or variable \"overflow\", which holds its previous value in one or more paths through the process" {  } { { "componentes/ula.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/ula.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670921953003 "|Qualcom_LI|ula:port_map_ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_zero ula.vhd(53) " "VHDL Process Statement warning at ula.vhd(53): inferring latch(es) for signal or variable \"s_zero\", which holds its previous value in one or more paths through the process" {  } { { "componentes/ula.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/ula.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670921953003 "|Qualcom_LI|ula:port_map_ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_temp_zero ula.vhd(53) " "VHDL Process Statement warning at ula.vhd(53): inferring latch(es) for signal or variable \"in_temp_zero\", which holds its previous value in one or more paths through the process" {  } { { "componentes/ula.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/ula.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670921953003 "|Qualcom_LI|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_temp_zero ula.vhd(53) " "Inferred latch for \"in_temp_zero\" at ula.vhd(53)" {  } { { "componentes/ula.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/ula.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921953003 "|Qualcom_LI|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_zero ula.vhd(53) " "Inferred latch for \"s_zero\" at ula.vhd(53)" {  } { { "componentes/ula.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/ula.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921953003 "|Qualcom_LI|ula:port_map_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ula.vhd(53) " "Inferred latch for \"overflow\" at ula.vhd(53)" {  } { { "componentes/ula.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/ula.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921953003 "|Qualcom_LI|ula:port_map_ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero ula:port_map_ula\|zero:port_map_temp_zero " "Elaborating entity \"zero\" for hierarchy \"ula:port_map_ula\|zero:port_map_temp_zero\"" {  } { { "componentes/ula.vhd" "port_map_temp_zero" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/ula.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670921953006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador ula:port_map_ula\|multiplicador:pot_map_multi " "Elaborating entity \"multiplicador\" for hierarchy \"ula:port_map_ula\|multiplicador:pot_map_multi\"" {  } { { "componentes/ula.vhd" "pot_map_multi" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/ula.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670921953006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador8bit ula:port_map_ula\|somador8bit:soma " "Elaborating entity \"somador8bit\" for hierarchy \"ula:port_map_ula\|somador8bit:soma\"" {  } { { "componentes/ula.vhd" "soma" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/ula.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670921953007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador1bit ula:port_map_ula\|somador8bit:soma\|somador1bit:b0 " "Elaborating entity \"somador1bit\" for hierarchy \"ula:port_map_ula\|somador8bit:soma\|somador1bit:b0\"" {  } { { "componentes/somador8bit.vhd" "b0" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/somador8bit.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670921953008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_memory ram_memory:port_map_ram " "Elaborating entity \"ram_memory\" for hierarchy \"ram_memory:port_map_ram\"" {  } { { "componentes/Qualcom_LI.vhd" "port_map_ram" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/Qualcom_LI.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670921953011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitExtensor4_8 bitExtensor4_8:port_map_extensor_sinal_4_8 " "Elaborating entity \"bitExtensor4_8\" for hierarchy \"bitExtensor4_8:port_map_extensor_sinal_4_8\"" {  } { { "componentes/Qualcom_LI.vhd" "port_map_extensor_sinal_4_8" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/Qualcom_LI.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670921953011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate and_gate:port_map_porta_and " "Elaborating entity \"and_gate\" for hierarchy \"and_gate:port_map_porta_and\"" {  } { { "componentes/Qualcom_LI.vhd" "port_map_porta_and" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/Qualcom_LI.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670921953011 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bancoRegistradores:port_map_banco_de_registradores\|registradores " "RAM logic \"bancoRegistradores:port_map_banco_de_registradores\|registradores\" is uninferred due to inappropriate RAM size" {  } { { "componentes/bancoRegistradores.vhd" "registradores" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/bancoRegistradores.vhd" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1670921953215 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1670921953215 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ula:port_map_ula\|s_zero " "LATCH primitive \"ula:port_map_ula\|s_zero\" is permanently disabled" {  } { { "componentes/ula.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/ula.vhd" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1670921953219 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_memory:port_map_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_memory:port_map_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670921953267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670921953267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670921953267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670921953267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670921953267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670921953267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670921953267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670921953267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670921953267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670921953267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670921953267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670921953267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670921953267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670921953267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/processador.ram0_ram_memory_1f6389dd.hdl.mif " "Parameter INIT_FILE set to db/processador.ram0_ram_memory_1f6389dd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670921953267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670921953267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1670921953267 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1670921953267 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670921953267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_memory:port_map_ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ram_memory:port_map_ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670921953295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_memory:port_map_ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ram_memory:port_map_ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670921953296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670921953296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670921953296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670921953296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670921953296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670921953296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670921953296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670921953296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670921953296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670921953296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670921953296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670921953296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670921953296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670921953296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/processador.ram0_ram_memory_1f6389dd.hdl.mif " "Parameter \"INIT_FILE\" = \"db/processador.ram0_ram_memory_1f6389dd.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670921953296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670921953296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670921953296 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670921953296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hhu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hhu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hhu1 " "Found entity 1: altsyncram_hhu1" {  } { { "db/altsyncram_hhu1.tdf" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/db/altsyncram_hhu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670921953318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921953318 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670921953375 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outRom\[7\] GND " "Pin \"outRom\[7\]\" is stuck at GND" {  } { { "componentes/Qualcom_LI.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/Qualcom_LI.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670921953442 "|Qualcom_LI|outRom[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_opcode\[3\] GND " "Pin \"out_opcode\[3\]\" is stuck at GND" {  } { { "componentes/Qualcom_LI.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/Qualcom_LI.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670921953442 "|Qualcom_LI|out_opcode[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670921953442 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670921953487 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ram_memory:port_map_ram\|altsyncram:mem_rtl_0\|altsyncram_hhu1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"ram_memory:port_map_ram\|altsyncram:mem_rtl_0\|altsyncram_hhu1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_hhu1.tdf" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/db/altsyncram_hhu1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/lucas_anderson/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "componentes/Qualcom_LI.vhd" "" { Text "/home/lucas_anderson/Documentos/DCC301_IanSantos_LucasAnderson_UFRR_2022/componentes/Qualcom_LI.vhd" 212 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670921953696 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670921953752 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670921953752 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "212 " "Implemented 212 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670921953792 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670921953792 ""} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Implemented 134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670921953792 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670921953792 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1670921953792 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670921953792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670921953798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 13 04:59:13 2022 " "Processing ended: Tue Dec 13 04:59:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670921953798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670921953798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670921953798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670921953798 ""}
