srcscan starts
INFO: analyzing module ALU (VERI-9002)
INFO: analyzing module MUX (VERI-9002)
INFO: analyzing module ALUControl (VERI-9002)
INFO: analyzing module ALUMain (VERI-9002)
INFO: analyzing module EXtoMEMorIFetch (VERI-9002)
INFO: analyzing module ID (VERI-9002)
C:/Users/Leon/AppData/Local/Temp/VivadoEditorAssist13176296288736163744.tmp(20): INFO: undeclared symbol 'funct3', assumed default net type 'wire' (VERI-2561)
C:/Users/Leon/AppData/Local/Temp/VivadoEditorAssist13176296288736163744.tmp(23): INFO: undeclared symbol 'funct7', assumed default net type 'wire' (VERI-2561)
C:/Users/Leon/AppData/Local/Temp/VivadoEditorAssist13176296288736163744.tmp(38): INFO: undeclared symbol 'ALUSrc', assumed default net type 'wire' (VERI-2561)
C:/Users/Leon/AppData/Local/Temp/VivadoEditorAssist13176296288736163744.tmp(39): INFO: undeclared symbol 'zero', assumed default net type 'wire' (VERI-2561)
C:/Users/Leon/AppData/Local/Temp/VivadoEditorAssist13176296288736163744.tmp(47): INFO: undeclared symbol 'Branch', assumed default net type 'wire' (VERI-2561)
C:/Users/Leon/AppData/Local/Temp/VivadoEditorAssist13176296288736163744.tmp(48): INFO: undeclared symbol 'Zero', assumed default net type 'wire' (VERI-2561)
C:/Users/Leon/AppData/Local/Temp/VivadoEditorAssist13176296288736163744.tmp(56): INFO: undeclared symbol 'ALUsrc', assumed default net type 'wire' (VERI-2561)
C:/Users/Leon/AppData/Local/Temp/VivadoEditorAssist13176296288736163744.tmp(67): INFO: undeclared symbol 'memToReg', assumed default net type 'wire' (VERI-2561)
INFO: analyzing module ImmGen (VERI-9002)
INFO: analyzing module RegisterFile (VERI-9002)
INFO: analyzing module WB (VERI-9002)
INFO: analyzing module Controller (VERI-9002)
INFO: analyzing module IFetch (VERI-9002)
INFO: analyzing module IFtoID (VERI-9002)
INFO: analyzing module PC (VERI-9002)
INFO: analyzing module top (VERI-9002)
srcscan exits with return value 0
module IFtoID (VERI-9002)
INFO: analyzing module PC (VERI-9002)
INFO: analyzing module top (VERI-9002)
srcscan exits with return value 0
