package udoo

//e.g Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00)    1717
//e.g Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00).2004

//pad control register ：pad控制
//pad mux register：pad 复用
//select input register：输入模式选择

//p283  1691

const (
	IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00 uint32 = 0x0014 //padctrl code ref P283, pad mux reg mem offset ref p1691
	IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01 uint32 = 0x0018
	IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02 uint32 = 0x001c
	IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03 uint32 = 0x0020
	IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04 uint32 = 0x0024
	IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05 uint32 = 0x0028
	IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06 uint32 = 0x002c
	IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07 uint32 = 0x0030
	IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08 uint32 = 0x0034
	IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09 uint32 = 0x0038
	IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10 uint32 = 0x003c
	IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11 uint32 = 0x0040
	IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12 uint32 = 0x0044
	IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13 uint32 = 0x0048
	IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00 uint32 = 0x004c
	IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01 uint32 = 0x0050
	IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02 uint32 = 0x0054
	IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03 uint32 = 0x0058
	IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04 uint32 = 0x005c
	IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05 uint32 = 0x0060
	IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06 uint32 = 0x0064
	IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07 uint32 = 0x0068
	IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC  uint32 = 0x006c
	IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK   uint32 = 0x0070
	IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK uint32 = 0x0074
	IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC  uint32 = 0x0078

	IOMUXC_SW_MUX_CTL_PAD_NAND_ALE     uint32 = 0x0140 //padctrl code ref P285, pad mux reg mem offset ref p1695
	IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B   uint32 = 0x0144
	IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B   uint32 = 0x0148
	IOMUXC_SW_MUX_CTL_PAD_NAND_CLE     uint32 = 0x014c
	IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00  uint32 = 0x0150
	IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01  uint32 = 0x0154
	IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02  uint32 = 0x0158
	IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03  uint32 = 0x015c
	IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04  uint32 = 0x0160
	IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05  uint32 = 0x0164
	IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06  uint32 = 0x0168
	IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07  uint32 = 0x016C
	IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B    uint32 = 0x0170
	IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B uint32 = 0x0174
	IOMUXC_SW_MUX_CTL_PAD_NAND_WE_B    uint32 = 0x0178
	IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B    uint32 = 0x017C
	IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA0 uint32 = 0x0180
	IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA1 uint32 = 0x0184
	IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA2 uint32 = 0x0188
	IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA3 uint32 = 0x018c
	IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DQS   uint32 = 0x0190
	IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SCLK  uint32 = 0x0194
	IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS0_B uint32 = 0x0198
	IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS1_B uint32 = 0x019C
	IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA0 uint32 = 0x01A0
	IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA1 uint32 = 0x01A4
	IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA2 uint32 = 0x01A8
	IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA3 uint32 = 0x01AC
	IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DQS   uint32 = 0x01B0
	IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SCLK  uint32 = 0x01B4
	IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS0_B uint32 = 0x01B8
	IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS1_B uint32 = 0x01BC

	IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD0    uint32 = 0x01C0 //padctrl code ref P286, pad mux reg mem offset ref p1696
	IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD1    uint32 = 0x01c4
	IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD2    uint32 = 0x01c8
	IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD3    uint32 = 0x01cc
	IOMUXC_SW_MUX_CTL_PAD_RGMII1_RX_CTL uint32 = 0x01D0
	IOMUXC_SW_MUX_CTL_PAD_RGMII1_RXC    uint32 = 0x01D4
	IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD0    uint32 = 0x01D8
	IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD1    uint32 = 0x01DC
	IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD2    uint32 = 0x01E0
	IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD3    uint32 = 0x01E4
	IOMUXC_SW_MUX_CTL_PAD_RGMII1_TX_CTL uint32 = 0x01E8
	IOMUXC_SW_MUX_CTL_PAD_RGMII1_TXC    uint32 = 0x01Ec
	IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD0    uint32 = 0x01F0
	IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD1    uint32 = 0x01F4
	IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD2    uint32 = 0x01F8
	IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD3    uint32 = 0x01FC
	IOMUXC_SW_MUX_CTL_PAD_RGMII2_RX_CTL uint32 = 0x0200
	IOMUXC_SW_MUX_CTL_PAD_RGMII2_RXC    uint32 = 0x0204
	IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD0    uint32 = 0x0208
	IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD1    uint32 = 0x020C
	IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD2    uint32 = 0x0210
	IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD3    uint32 = 0x0214
	IOMUXC_SW_MUX_CTL_PAD_RGMII2_TX_CTL uint32 = 0x0218
	IOMUXC_SW_MUX_CTL_PAD_RGMII2_TXC    uint32 = 0x021C

	IOMUXC_SW_MUX_CTL_PAD_SD1_CLK     uint32 = 0x0220 //padctrl code ref P287, pad mux reg mem offset ref p1697
	IOMUXC_SW_MUX_CTL_PAD_SD1_CMD     uint32 = 0x0224
	IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0   uint32 = 0x0228
	IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1   uint32 = 0x022c
	IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2   uint32 = 0x0230
	IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3   uint32 = 0x0234
	IOMUXC_SW_MUX_CTL_PAD_SD2_CLK     uint32 = 0x0238
	IOMUXC_SW_MUX_CTL_PAD_SD2_CMD     uint32 = 0x023c
	IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0   uint32 = 0x0240
	IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1   uint32 = 0x0244
	IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2   uint32 = 0x0248
	IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3   uint32 = 0x024c
	IOMUXC_SW_MUX_CTL_PAD_SD4_CLK     uint32 = 0x0278
	IOMUXC_SW_MUX_CTL_PAD_SD4_CMD     uint32 = 0x027c
	IOMUXC_SW_MUX_CTL_PAD_SD4_DATA0   uint32 = 0x0280
	IOMUXC_SW_MUX_CTL_PAD_SD4_DATA1   uint32 = 0x0284
	IOMUXC_SW_MUX_CTL_PAD_SD4_DATA2   uint32 = 0x0288
	IOMUXC_SW_MUX_CTL_PAD_SD4_DATA3   uint32 = 0x028c
	IOMUXC_SW_MUX_CTL_PAD_SD4_DATA4   uint32 = 0x0290
	IOMUXC_SW_MUX_CTL_PAD_SD4_DATA5   uint32 = 0x0294
	IOMUXC_SW_MUX_CTL_PAD_SD4_DATA6   uint32 = 0x0298
	IOMUXC_SW_MUX_CTL_PAD_SD4_DATA7   uint32 = 0x029c
	IOMUXC_SW_MUX_CTL_PAD_SD4_RESET_B uint32 = 0x02A0
)
