
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035754                       # Number of seconds simulated
sim_ticks                                 35754167553                       # Number of ticks simulated
final_tick                               565318547490                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  56282                       # Simulator instruction rate (inst/s)
host_op_rate                                    71055                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 911035                       # Simulator tick rate (ticks/s)
host_mem_usage                               16895776                       # Number of bytes of host memory used
host_seconds                                 39245.67                       # Real time elapsed on the host
sim_insts                                  2208826640                       # Number of instructions simulated
sim_ops                                    2788608234                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1595776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       364288                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1963520                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       782720                       # Number of bytes written to this memory
system.physmem.bytes_written::total            782720                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12467                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2846                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15340                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6115                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6115                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35800                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     44631888                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        60860                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10188686                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                54917234                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35800                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        60860                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              96660                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21891714                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21891714                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21891714                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35800                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     44631888                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        60860                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10188686                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               76808948                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85741410                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30985611                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25415214                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2013744                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13197926                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12100710                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3163519                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87375                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32019680                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170094049                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30985611                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15264229                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36572056                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10798341                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6817069                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15668157                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807847                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84160936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.484077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.331920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47588880     56.55%     56.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3647169      4.33%     60.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3199094      3.80%     64.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3438640      4.09%     68.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3024823      3.59%     72.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1579325      1.88%     74.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027958      1.22%     75.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2703042      3.21%     78.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17952005     21.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84160936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361384                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.983803                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33686461                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6396585                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34788458                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       543726                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8745697                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5076930                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6471                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201762964                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50900                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8745697                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35347211                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2851908                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       851296                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33637274                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2727542                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194948341                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12042                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1703882                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       748801                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           18                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270694414                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909074449                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909074449                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102435150                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33947                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17922                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7238476                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19244225                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10030986                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240755                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3167314                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183865112                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33925                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147773721                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       282383                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60948404                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186233889                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1881                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84160936                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.755847                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909158                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29958842     35.60%     35.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17850700     21.21%     56.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11957901     14.21%     71.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7623463      9.06%     80.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7552736      8.97%     89.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4434170      5.27%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3381400      4.02%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       747156      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       654568      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84160936                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083014     69.93%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            40      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.93% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204183     13.18%     83.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261504     16.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121567535     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2014074      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15736822     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8439268      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147773721                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.723481                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1548741                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010480                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381539498                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244848509                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143626720                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149322462                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263364                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7032096                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          476                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1089                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2289313                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          572                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8745697                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2094692                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       159362                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183899037                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       309158                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19244225                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10030986                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17903                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        114555                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6675                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1089                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1231243                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1127445                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2358688                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145192297                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14796208                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2581420                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22993397                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20585605                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8197189                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.693374                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143772203                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143626720                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93700984                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261663497                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.675115                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358097                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61480460                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2039019                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75415239                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623305                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.171113                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30104336     39.92%     39.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20453551     27.12%     67.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8379243     11.11%     78.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4292807      5.69%     83.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3679349      4.88%     88.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1812231      2.40%     91.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1994449      2.64%     93.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1007967      1.34%     95.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3691306      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75415239                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3691306                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255626313                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376558637                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40448                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1580474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.857414                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.857414                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.166298                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.166298                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655556605                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196993724                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189220264                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85741410                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32320855                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26371235                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2157661                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13695873                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12733793                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3343223                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94784                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33497696                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             175598401                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32320855                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16077016                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38062025                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11255694                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4816227                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16309990                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       834203                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85456165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.541016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.339758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47394140     55.46%     55.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3126875      3.66%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4661392      5.45%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3245520      3.80%     68.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2264698      2.65%     71.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2213987      2.59%     73.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1348499      1.58%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2868913      3.36%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18332141     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85456165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.376957                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.048000                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34445419                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5052466                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36348051                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       530299                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9079924                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5442169                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          321                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     210330363                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9079924                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36374842                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         501189                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1764351                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34909691                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2826163                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     204081719                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1178569                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       961968                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    286285104                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    949991723                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    949991723                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176262526                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       110022518                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36853                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17567                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8383641                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18711603                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9579502                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       114367                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3246805                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         190194587                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35077                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        151946763                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       300985                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63385730                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    193992768                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85456165                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778067                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.914846                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30416262     35.59%     35.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16999380     19.89%     55.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12608926     14.75%     70.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8236449      9.64%     79.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8217234      9.62%     89.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3983641      4.66%     94.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3530838      4.13%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       659465      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       803970      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85456165                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         828299     71.32%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164009     14.12%     85.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       169091     14.56%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127112234     83.66%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1918550      1.26%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17509      0.01%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14936067      9.83%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7962403      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     151946763                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.772151                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1161399                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007643                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    390812072                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    253615798                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    147746794                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     153108162                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       475810                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7258335                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6531                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          404                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2296349                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9079924                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         258711                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49407                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    190229666                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       656521                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18711603                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9579502                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17567                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         41935                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          404                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1316108                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1172968                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2489076                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    149156841                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13956769                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2789919                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21730327                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21197477                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7773558                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.739613                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             147810480                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            147746794                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         95735064                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        271999917                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.723167                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351967                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    102483725                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126325534                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63904314                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35020                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2174946                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76376241                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.653990                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.175254                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29095525     38.09%     38.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21923114     28.70%     66.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8277911     10.84%     77.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4638416      6.07%     83.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3943738      5.16%     88.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1764330      2.31%     91.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1691321      2.21%     93.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1148266      1.50%     94.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3893620      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76376241                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    102483725                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126325534                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18736415                       # Number of memory references committed
system.switch_cpus1.commit.loads             11453262                       # Number of loads committed
system.switch_cpus1.commit.membars              17510                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18328448                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        113725493                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2612749                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3893620                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           262712469                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          389545373                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17305                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 285245                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          102483725                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126325534                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    102483725                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.836634                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.836634                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.195265                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.195265                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       669892254                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      205557218                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      193299119                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35020                       # number of misc regfile writes
system.l20.replacements                         12477                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          787749                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28861                       # Sample count of references to valid blocks.
system.l20.avg_refs                         27.294584                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          355.643660                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.312063                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6037.458984                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             0.176571                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9981.408722                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.021707                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000568                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.368497                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000011                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.609217                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        83133                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  83133                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           21215                       # number of Writeback hits
system.l20.Writeback_hits::total                21215                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        83133                       # number of demand (read+write) hits
system.l20.demand_hits::total                   83133                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        83133                       # number of overall hits
system.l20.overall_hits::total                  83133                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12467                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12477                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12467                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12477                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12467                       # number of overall misses
system.l20.overall_misses::total                12477                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       765965                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1241839157                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1242605122                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       765965                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1241839157                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1242605122                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       765965                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1241839157                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1242605122                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95600                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95610                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        21215                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            21215                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95600                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95610                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95600                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95610                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.130408                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.130499                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.130408                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.130499                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.130408                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.130499                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 99610.103233                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99591.658411                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 99610.103233                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99591.658411                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 99610.103233                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99591.658411                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4055                       # number of writebacks
system.l20.writebacks::total                     4055                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12467                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12477                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12467                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12477                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12467                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12477                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       691758                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1148916652                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1149608410                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       691758                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1148916652                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1149608410                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       691758                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1148916652                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1149608410                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.130408                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.130499                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.130408                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.130499                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.130408                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.130499                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92156.625652                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92138.207101                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92156.625652                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92138.207101                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92156.625652                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92138.207101                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2863                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          360411                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19247                       # Sample count of references to valid blocks.
system.l21.avg_refs                         18.725568                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1316.047135                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    16.019475                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1411.072317                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            15.161033                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         13625.700040                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.080325                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000978                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.086125                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000925                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.831647                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        30982                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  30982                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10111                       # number of Writeback hits
system.l21.Writeback_hits::total                10111                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        30982                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30982                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        30982                       # number of overall hits
system.l21.overall_hits::total                  30982                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2846                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2863                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2846                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2863                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2846                       # number of overall misses
system.l21.overall_misses::total                 2863                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1477920                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    274871550                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      276349470                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1477920                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    274871550                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       276349470                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1477920                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    274871550                       # number of overall miss cycles
system.l21.overall_miss_latency::total      276349470                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           17                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        33828                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              33845                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10111                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10111                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           17                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        33828                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               33845                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           17                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        33828                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              33845                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.084131                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.084592                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.084131                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.084592                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.084131                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.084592                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 86936.470588                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 96581.711174                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 96524.439399                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 86936.470588                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 96581.711174                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 96524.439399                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 86936.470588                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 96581.711174                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 96524.439399                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2060                       # number of writebacks
system.l21.writebacks::total                     2060                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2846                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2863                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2846                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2863                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2846                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2863                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1346060                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    252911308                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    254257368                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1346060                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    252911308                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    254257368                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1346060                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    252911308                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    254257368                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.084131                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.084592                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.084131                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.084592                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.084131                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.084592                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        79180                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88865.533380                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 88808.022354                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst        79180                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 88865.533380                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 88808.022354                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst        79180                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 88865.533380                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 88808.022354                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997557                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015675807                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846683.285455                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997557                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15668146                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15668146                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15668146                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15668146                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15668146                       # number of overall hits
system.cpu0.icache.overall_hits::total       15668146                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       927286                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       927286                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       927286                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       927286                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15668157                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15668157                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15668157                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15668157                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15668157                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15668157                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95600                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191898185                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95856                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2001.942341                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.489809                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.510191                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915976                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084024                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11633831                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11633831                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709445                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709445                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17065                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17065                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19343276                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19343276                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19343276                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19343276                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       354696                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       354696                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           80                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       354776                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        354776                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       354776                       # number of overall misses
system.cpu0.dcache.overall_misses::total       354776                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11540879079                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11540879079                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6093646                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6093646                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11546972725                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11546972725                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11546972725                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11546972725                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11988527                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11988527                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17065                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19698052                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19698052                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19698052                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19698052                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029586                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029586                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018011                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018011                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018011                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018011                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32537.381530                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32537.381530                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 76170.575000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76170.575000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32547.220570                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32547.220570                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32547.220570                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32547.220570                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21215                       # number of writebacks
system.cpu0.dcache.writebacks::total            21215                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       259096                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       259096                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       259176                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       259176                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       259176                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       259176                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95600                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95600                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95600                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95600                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95600                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95600                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1980909420                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1980909420                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1980909420                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1980909420                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1980909420                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1980909420                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007974                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007974                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004853                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004853                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004853                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004853                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20720.809833                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20720.809833                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20720.809833                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20720.809833                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20720.809833                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20720.809833                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.019471                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1022660536                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2208770.056156                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    16.019471                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025672                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740416                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16309971                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16309971                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16309971                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16309971                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16309971                       # number of overall hits
system.cpu1.icache.overall_hits::total       16309971                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1721754                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1721754                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1721754                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1721754                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1721754                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1721754                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16309990                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16309990                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16309990                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16309990                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16309990                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16309990                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 90618.631579                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 90618.631579                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 90618.631579                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 90618.631579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 90618.631579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 90618.631579                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1495911                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1495911                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1495911                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1495911                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1495911                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1495911                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 87994.764706                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 87994.764706                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 87994.764706                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 87994.764706                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 87994.764706                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 87994.764706                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33828                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165048475                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34084                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4842.403327                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.024980                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.975020                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902441                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097559                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10624592                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10624592                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7248134                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7248134                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17537                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17537                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17510                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17510                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17872726                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17872726                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17872726                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17872726                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        68023                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        68023                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        68023                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         68023                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        68023                       # number of overall misses
system.cpu1.dcache.overall_misses::total        68023                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1840292211                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1840292211                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1840292211                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1840292211                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1840292211                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1840292211                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10692615                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10692615                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7248134                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7248134                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17510                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17510                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17940749                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17940749                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17940749                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17940749                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006362                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006362                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003792                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003792                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003792                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003792                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27053.970142                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27053.970142                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27053.970142                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27053.970142                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27053.970142                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27053.970142                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10111                       # number of writebacks
system.cpu1.dcache.writebacks::total            10111                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34195                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34195                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34195                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34195                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34195                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34195                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33828                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33828                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33828                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33828                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33828                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33828                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    520968120                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    520968120                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    520968120                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    520968120                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    520968120                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    520968120                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003164                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001886                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001886                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001886                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001886                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15400.500177                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15400.500177                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15400.500177                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15400.500177                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15400.500177                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15400.500177                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
