{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1547226833651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547226833664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 12 02:13:53 2019 " "Processing started: Sat Jan 12 02:13:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547226833664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547226833664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Machine -c Machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off Machine -c Machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547226833665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1547226835300 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1547226835300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/public/fpga/cad/mission1/celectgate.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /public/fpga/cad/mission1/celectgate.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 celectgate " "Found entity 1: celectgate" {  } { { "../Mission1/celectgate.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/celectgate.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547226856991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547226856991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/public/fpga/cad/mission1/carry_lookahead.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /public/fpga/cad/mission1/carry_lookahead.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead " "Found entity 1: carry_lookahead" {  } { { "../Mission1/carry_lookahead.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/carry_lookahead.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547226857011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547226857011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/public/fpga/cad/mission1/16bit_xor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /public/fpga/cad/mission1/16bit_xor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_xor " "Found entity 1: 16bit_xor" {  } { { "../Mission1/16bit_xor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/16bit_xor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547226857027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547226857027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/public/fpga/cad/mission1/switchingvcc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /public/fpga/cad/mission1/switchingvcc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 switchingVCC " "Found entity 1: switchingVCC" {  } { { "../Mission1/switchingVCC.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/switchingVCC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547226857035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547226857035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/public/fpga/cad/mission1/16bit_fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /public/fpga/cad/mission1/16bit_fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_fulladder " "Found entity 1: 16bit_fulladder" {  } { { "../Mission1/16bit_fulladder.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/16bit_fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547226857050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547226857050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/public/fpga/cad/mission1/16bit_flipsign.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /public/fpga/cad/mission1/16bit_flipsign.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_flipsign " "Found entity 1: 16bit_flipsign" {  } { { "../Mission1/16bit_flipsign.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/16bit_flipsign.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547226857062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547226857062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/public/fpga/cad/mission1/4bit_to_16out.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /public/fpga/cad/mission1/4bit_to_16out.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_to_16out " "Found entity 1: 4bit_to_16out" {  } { { "../Mission1/4bit_to_16out.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/4bit_to_16out.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547226857084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547226857084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/public/fpga/cad/mission1/2bit_bcla.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /public/fpga/cad/mission1/2bit_bcla.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2bit_BCLA " "Found entity 1: 2bit_BCLA" {  } { { "../Mission1/2bit_BCLA.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/2bit_BCLA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547226857106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547226857106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/public/fpga/cad/mission1/16bit_or.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /public/fpga/cad/mission1/16bit_or.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_or " "Found entity 1: 16bit_or" {  } { { "../Mission1/16bit_or.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/16bit_or.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547226857117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547226857117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/public/fpga/cad/mission1/16bit_and.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /public/fpga/cad/mission1/16bit_and.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_and " "Found entity 1: 16bit_and" {  } { { "../Mission1/16bit_and.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/16bit_and.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547226857132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547226857132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/public/fpga/cad/mission1/alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /public/fpga/cad/mission1/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Mission1/ALU.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547226857156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547226857156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/public/fpga/cad/mission1/simplemultiplexor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /public/fpga/cad/mission1/simplemultiplexor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 simplemultiplexor " "Found entity 1: simplemultiplexor" {  } { { "../Mission1/simplemultiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/simplemultiplexor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547226857173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547226857173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "machine.bdf 1 1 " "Found 1 design units, including 1 entities, in source file machine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Machine " "Found entity 1: Machine" {  } { { "Machine.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/Machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547226857203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547226857203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547226857300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547226857300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16bit_register_1part.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 16bit_register_1part.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16bit_register_1part " "Found entity 1: 16bit_register_1part" {  } { { "16bit_register_1part.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/16bit_register_1part.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547226857323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547226857323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_convayer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file select_convayer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 select_convayer " "Found entity 1: select_convayer" {  } { { "select_convayer.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/select_convayer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547226857333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547226857333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5bit_switch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 5bit_switch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 5bit_switch " "Found entity 1: 5bit_switch" {  } { { "5bit_switch.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_switch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547226857350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547226857350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commandor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file commandor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 commandor " "Found entity 1: commandor" {  } { { "commandor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/commandor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547226857357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547226857357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5bit_multiplexor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 5bit_multiplexor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 5bit_multiplexor " "Found entity 1: 5bit_multiplexor" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547226857363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547226857363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testreg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testreg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testReg " "Found entity 1: testReg" {  } { { "testReg.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/testReg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547226857388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547226857388 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Machine " "Elaborating entity \"Machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1547226857485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst5 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst5\"" {  } { { "Machine.bdf" "inst5" { Schematic "D:/Public/FPGA/CAD/Mission2/Machine.bdf" { { 216 1560 1752 312 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547226857524 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "cond\[3..0\] " "Pin \"cond\[3..0\]\" is missing source" {  } { { "../Mission1/ALU.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/ALU.bdf" { { 128 1720 1896 144 "cond\[3..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1547226857611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simplemultiplexor ALU:inst5\|simplemultiplexor:inst24 " "Elaborating entity \"simplemultiplexor\" for hierarchy \"ALU:inst5\|simplemultiplexor:inst24\"" {  } { { "../Mission1/ALU.bdf" "inst24" { Schematic "D:/Public/FPGA/CAD/Mission1/ALU.bdf" { { 88 1472 1640 184 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547226857613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bit_or ALU:inst5\|simplemultiplexor:inst24\|16bit_or:inst35 " "Elaborating entity \"16bit_or\" for hierarchy \"ALU:inst5\|simplemultiplexor:inst24\|16bit_or:inst35\"" {  } { { "../Mission1/simplemultiplexor.bdf" "inst35" { Schematic "D:/Public/FPGA/CAD/Mission1/simplemultiplexor.bdf" { { 128 800 960 224 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547226857617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bit_and ALU:inst5\|simplemultiplexor:inst24\|16bit_and:inst18 " "Elaborating entity \"16bit_and\" for hierarchy \"ALU:inst5\|simplemultiplexor:inst24\|16bit_and:inst18\"" {  } { { "../Mission1/simplemultiplexor.bdf" "inst18" { Schematic "D:/Public/FPGA/CAD/Mission1/simplemultiplexor.bdf" { { 48 496 656 144 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547226857622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bit_fulladder ALU:inst5\|16bit_fulladder:inst16 " "Elaborating entity \"16bit_fulladder\" for hierarchy \"ALU:inst5\|16bit_fulladder:inst16\"" {  } { { "../Mission1/ALU.bdf" "inst16" { Schematic "D:/Public/FPGA/CAD/Mission1/ALU.bdf" { { 72 472 632 168 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547226857644 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "carry_lookahead inst17 " "Block or symbol \"carry_lookahead\" of instance \"inst17\" overlaps another block or symbol" {  } { { "../Mission1/16bit_fulladder.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission1/16bit_fulladder.bdf" { { 128 352 448 224 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1547226857673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2bit_BCLA ALU:inst5\|16bit_fulladder:inst16\|2bit_BCLA:inst14 " "Elaborating entity \"2bit_BCLA\" for hierarchy \"ALU:inst5\|16bit_fulladder:inst16\|2bit_BCLA:inst14\"" {  } { { "../Mission1/16bit_fulladder.bdf" "inst14" { Schematic "D:/Public/FPGA/CAD/Mission1/16bit_fulladder.bdf" { { 1368 952 1048 1496 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547226857674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_lookahead ALU:inst5\|16bit_fulladder:inst16\|carry_lookahead:inst16 " "Elaborating entity \"carry_lookahead\" for hierarchy \"ALU:inst5\|16bit_fulladder:inst16\|carry_lookahead:inst16\"" {  } { { "../Mission1/16bit_fulladder.bdf" "inst16" { Schematic "D:/Public/FPGA/CAD/Mission1/16bit_fulladder.bdf" { { 32 352 448 128 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547226857689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bit_flipsign ALU:inst5\|16bit_flipsign:inst17 " "Elaborating entity \"16bit_flipsign\" for hierarchy \"ALU:inst5\|16bit_flipsign:inst17\"" {  } { { "../Mission1/ALU.bdf" "inst17" { Schematic "D:/Public/FPGA/CAD/Mission1/ALU.bdf" { { 184 472 632 280 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547226857747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bit_xor ALU:inst5\|16bit_flipsign:inst17\|16bit_xor:inst " "Elaborating entity \"16bit_xor\" for hierarchy \"ALU:inst5\|16bit_flipsign:inst17\|16bit_xor:inst\"" {  } { { "../Mission1/16bit_flipsign.bdf" "inst" { Schematic "D:/Public/FPGA/CAD/Mission1/16bit_flipsign.bdf" { { 72 304 464 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547226857791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:inst3 " "Elaborating entity \"register\" for hierarchy \"register:inst3\"" {  } { { "Machine.bdf" "inst3" { Schematic "D:/Public/FPGA/CAD/Mission2/Machine.bdf" { { 216 1096 1312 376 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547226857817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16bit_register_1part register:inst3\|16bit_register_1part:inst0 " "Elaborating entity \"16bit_register_1part\" for hierarchy \"register:inst3\|16bit_register_1part:inst0\"" {  } { { "register.bdf" "inst0" { Schematic "D:/Public/FPGA/CAD/Mission2/register.bdf" { { 96 56 240 192 "inst0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547226857878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_convayer register:inst3\|select_convayer:inst111 " "Elaborating entity \"select_convayer\" for hierarchy \"register:inst3\|select_convayer:inst111\"" {  } { { "register.bdf" "inst111" { Schematic "D:/Public/FPGA/CAD/Mission2/register.bdf" { { -144 -24 72 -24 "inst111" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547226857905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5bit_multiplexor 5bit_multiplexor:inst7 " "Elaborating entity \"5bit_multiplexor\" for hierarchy \"5bit_multiplexor:inst7\"" {  } { { "Machine.bdf" "inst7" { Schematic "D:/Public/FPGA/CAD/Mission2/Machine.bdf" { { 368 688 840 464 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547226858177 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "out0\[4..0\] out " "Bus \"out0\[4..0\]\" found using same base name as \"out\", which might lead to a name conflict." {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 64 672 730 80 "out0\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1547226858179 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "out1\[4..0\] out " "Bus \"out1\[4..0\]\" found using same base name as \"out\", which might lead to a name conflict." {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 160 576 696 176 "out1\[4..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1547226858179 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "out0\[0\] out " "Bus \"out0\[0\]\" found using same base name as \"out\", which might lead to a name conflict." {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 64 720 776 80 "out0\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1547226858179 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "out1\[0\] out " "Bus \"out1\[0\]\" found using same base name as \"out\", which might lead to a name conflict." {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 80 696 776 96 "out1\[0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1547226858179 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "out0\[1\] out " "Bus \"out0\[1\]\" found using same base name as \"out\", which might lead to a name conflict." {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 112 720 776 128 "out0\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1547226858179 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "out1\[1\] out " "Bus \"out1\[1\]\" found using same base name as \"out\", which might lead to a name conflict." {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 128 696 776 144 "out1\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1547226858179 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "out0\[2\] out " "Bus \"out0\[2\]\" found using same base name as \"out\", which might lead to a name conflict." {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 160 720 776 176 "out0\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1547226858179 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "out1\[2\] out " "Bus \"out1\[2\]\" found using same base name as \"out\", which might lead to a name conflict." {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 176 696 776 192 "out1\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1547226858179 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "out0\[3\] out " "Bus \"out0\[3\]\" found using same base name as \"out\", which might lead to a name conflict." {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 208 720 776 224 "out0\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1547226858179 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "out1\[3\] out " "Bus \"out1\[3\]\" found using same base name as \"out\", which might lead to a name conflict." {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 224 696 776 240 "out1\[3\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1547226858179 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "out0\[4\] out " "Bus \"out0\[4\]\" found using same base name as \"out\", which might lead to a name conflict." {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 256 720 776 272 "out0\[4\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1547226858179 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "out1\[4\] out " "Bus \"out1\[4\]\" found using same base name as \"out\", which might lead to a name conflict." {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 272 696 776 288 "out1\[4\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1547226858179 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "out " "Converted elements in bus name \"out\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out\[4..0\] out4..0 " "Converted element name(s) from \"out\[4..0\]\" to \"out4..0\"" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 168 936 1112 184 "out\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1547226858179 ""}  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 168 936 1112 184 "out\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1547226858179 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "out0 " "Converted elements in bus name \"out0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out0\[4..0\] out04..0 " "Converted element name(s) from \"out0\[4..0\]\" to \"out04..0\"" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 64 672 730 80 "out0\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1547226858180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out0\[0\] out00 " "Converted element name(s) from \"out0\[0\]\" to \"out00\"" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 64 720 776 80 "out0\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1547226858180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out0\[1\] out01 " "Converted element name(s) from \"out0\[1\]\" to \"out01\"" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 112 720 776 128 "out0\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1547226858180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out0\[2\] out02 " "Converted element name(s) from \"out0\[2\]\" to \"out02\"" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 160 720 776 176 "out0\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1547226858180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out0\[3\] out03 " "Converted element name(s) from \"out0\[3\]\" to \"out03\"" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 208 720 776 224 "out0\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1547226858180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out0\[4\] out04 " "Converted element name(s) from \"out0\[4\]\" to \"out04\"" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 256 720 776 272 "out0\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1547226858180 ""}  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 64 672 730 80 "out0\[4..0\]" "" } { 64 720 776 80 "out0\[0\]" "" } { 112 720 776 128 "out0\[1\]" "" } { 160 720 776 176 "out0\[2\]" "" } { 208 720 776 224 "out0\[3\]" "" } { 256 720 776 272 "out0\[4\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1547226858180 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "out1 " "Converted elements in bus name \"out1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out1\[4..0\] out14..0 " "Converted element name(s) from \"out1\[4..0\]\" to \"out14..0\"" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 160 576 696 176 "out1\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1547226858180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out1\[0\] out10 " "Converted element name(s) from \"out1\[0\]\" to \"out10\"" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 80 696 776 96 "out1\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1547226858180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out1\[1\] out11 " "Converted element name(s) from \"out1\[1\]\" to \"out11\"" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 128 696 776 144 "out1\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1547226858180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out1\[2\] out12 " "Converted element name(s) from \"out1\[2\]\" to \"out12\"" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 176 696 776 192 "out1\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1547226858180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out1\[3\] out13 " "Converted element name(s) from \"out1\[3\]\" to \"out13\"" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 224 696 776 240 "out1\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1547226858180 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "out1\[4\] out14 " "Converted element name(s) from \"out1\[4\]\" to \"out14\"" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 272 696 776 288 "out1\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1547226858180 ""}  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 160 576 696 176 "out1\[4..0\]" "" } { 80 696 776 96 "out1\[0\]" "" } { 128 696 776 144 "out1\[1\]" "" } { 176 696 776 192 "out1\[2\]" "" } { 224 696 776 240 "out1\[3\]" "" } { 272 696 776 288 "out1\[4\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1547226858180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5bit_switch 5bit_multiplexor:inst7\|5bit_switch:inst1 " "Elaborating entity \"5bit_switch\" for hierarchy \"5bit_multiplexor:inst7\|5bit_switch:inst1\"" {  } { { "5bit_multiplexor.bdf" "inst1" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 144 432 576 240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547226858182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "commandor commandor:inst8 " "Elaborating entity \"commandor\" for hierarchy \"commandor:inst8\"" {  } { { "Machine.bdf" "inst8" { Schematic "D:/Public/FPGA/CAD/Mission2/Machine.bdf" { { 520 488 672 616 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547226858206 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "5bit_multiplexor:inst7\|inst3~0 " "Found clock multiplexer 5bit_multiplexor:inst7\|inst3~0" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 64 776 840 112 "inst3" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1547226859544 "|Machine|5bit_multiplexor:inst7|inst3~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "5bit_multiplexor:inst7\|inst4~0 " "Found clock multiplexer 5bit_multiplexor:inst7\|inst4~0" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 112 776 840 160 "inst4" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1547226859544 "|Machine|5bit_multiplexor:inst7|inst4~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "5bit_multiplexor:inst7\|inst5~0 " "Found clock multiplexer 5bit_multiplexor:inst7\|inst5~0" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 160 776 840 208 "inst5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1547226859544 "|Machine|5bit_multiplexor:inst7|inst5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "5bit_multiplexor:inst7\|inst6~0 " "Found clock multiplexer 5bit_multiplexor:inst7\|inst6~0" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 208 776 840 256 "inst6" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1547226859544 "|Machine|5bit_multiplexor:inst7|inst6~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "5bit_multiplexor:inst7\|inst7~0 " "Found clock multiplexer 5bit_multiplexor:inst7\|inst7~0" {  } { { "5bit_multiplexor.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/5bit_multiplexor.bdf" { { 256 776 840 304 "inst7" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1547226859544 "|Machine|5bit_multiplexor:inst7|inst7~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1547226859544 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1547226860993 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1547226864405 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547226864405 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1535 " "Implemented 1535 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1547226864613 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1547226864613 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1485 " "Implemented 1485 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1547226864613 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1547226864613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547226864643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 12 02:14:24 2019 " "Processing ended: Sat Jan 12 02:14:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547226864643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547226864643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547226864643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1547226864643 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1547226866957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547226866967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 12 02:14:26 2019 " "Processing started: Sat Jan 12 02:14:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547226866967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1547226866967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Machine -c Machine " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Machine -c Machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1547226866967 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1547226867425 ""}
{ "Info" "0" "" "Project  = Machine" {  } {  } 0 0 "Project  = Machine" 0 0 "Fitter" 0 0 1547226867426 ""}
{ "Info" "0" "" "Revision = Machine" {  } {  } 0 0 "Revision = Machine" 0 0 "Fitter" 0 0 1547226867426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1547226867537 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1547226867537 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Machine EP4CE30F23I7 " "Selected device EP4CE30F23I7 for design \"Machine\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1547226867556 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1547226867654 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1547226867654 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1547226867943 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1547226867968 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1547226868609 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1547226868609 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1547226868609 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1547226868609 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1547226868609 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1547226868609 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1547226868609 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1547226868609 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1547226868609 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1547226868609 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1547226868609 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1547226868609 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1547226868609 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1547226868609 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1547226868609 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1547226868609 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 2336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1547226868636 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 2338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1547226868636 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 2340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1547226868636 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 2342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1547226868636 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 2344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1547226868636 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1547226868636 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1547226868645 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "50 50 " "No exact pin location assignment(s) for 50 pins of 50 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1547226869433 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Machine.sdc " "Synopsys Design Constraints File file not found: 'Machine.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1547226869998 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1547226870000 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1547226870021 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1547226870021 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1547226870022 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547226870178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst\[31\] " "Destination node inst\[31\]" {  } { { "Machine.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/Machine.bdf" { { 224 368 432 304 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1547226870178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst\[30\] " "Destination node inst\[30\]" {  } { { "Machine.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/Machine.bdf" { { 224 368 432 304 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1547226870178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst\[29\] " "Destination node inst\[29\]" {  } { { "Machine.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/Machine.bdf" { { 224 368 432 304 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1547226870178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst\[28\] " "Destination node inst\[28\]" {  } { { "Machine.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/Machine.bdf" { { 224 368 432 304 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1547226870178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst\[27\] " "Destination node inst\[27\]" {  } { { "Machine.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/Machine.bdf" { { 224 368 432 304 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1547226870178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst\[26\] " "Destination node inst\[26\]" {  } { { "Machine.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/Machine.bdf" { { 224 368 432 304 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1547226870178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst\[20\] " "Destination node inst\[20\]" {  } { { "Machine.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/Machine.bdf" { { 224 368 432 304 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1547226870178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst\[19\] " "Destination node inst\[19\]" {  } { { "Machine.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/Machine.bdf" { { 224 368 432 304 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1547226870178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst\[18\] " "Destination node inst\[18\]" {  } { { "Machine.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/Machine.bdf" { { 224 368 432 304 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1547226870178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst\[17\] " "Destination node inst\[17\]" {  } { { "Machine.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/Machine.bdf" { { 224 368 432 304 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1547226870178 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1547226870178 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1547226870178 ""}  } { { "Machine.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/Machine.bdf" { { 352 80 248 368 "clock" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 2299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547226870178 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register:inst3\|select_convayer:inst111\|inst  " "Automatically promoted node register:inst3\|select_convayer:inst111\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547226870179 ""}  } { { "select_convayer.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/select_convayer.bdf" { { 144 376 440 192 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547226870179 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register:inst3\|select_convayer:inst112\|inst  " "Automatically promoted node register:inst3\|select_convayer:inst112\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547226870179 ""}  } { { "select_convayer.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/select_convayer.bdf" { { 144 376 440 192 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 1249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547226870179 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register:inst3\|select_convayer:inst112\|inst2  " "Automatically promoted node register:inst3\|select_convayer:inst112\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547226870179 ""}  } { { "select_convayer.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/select_convayer.bdf" { { 96 464 528 144 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 1248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547226870179 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register:inst3\|select_convayer:inst113\|inst  " "Automatically promoted node register:inst3\|select_convayer:inst113\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547226870179 ""}  } { { "select_convayer.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/select_convayer.bdf" { { 144 376 440 192 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 1207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547226870179 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register:inst3\|select_convayer:inst113\|inst2  " "Automatically promoted node register:inst3\|select_convayer:inst113\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547226870179 ""}  } { { "select_convayer.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/select_convayer.bdf" { { 96 464 528 144 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 1206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547226870179 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register:inst3\|select_convayer:inst114\|inst  " "Automatically promoted node register:inst3\|select_convayer:inst114\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547226870179 ""}  } { { "select_convayer.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/select_convayer.bdf" { { 144 376 440 192 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 1165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547226870179 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register:inst3\|select_convayer:inst114\|inst2  " "Automatically promoted node register:inst3\|select_convayer:inst114\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547226870179 ""}  } { { "select_convayer.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/select_convayer.bdf" { { 96 464 528 144 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 1164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547226870179 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register:inst3\|select_convayer:inst115\|inst  " "Automatically promoted node register:inst3\|select_convayer:inst115\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547226870179 ""}  } { { "select_convayer.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/select_convayer.bdf" { { 144 376 440 192 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 1123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547226870179 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register:inst3\|select_convayer:inst115\|inst2  " "Automatically promoted node register:inst3\|select_convayer:inst115\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547226870179 ""}  } { { "select_convayer.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/select_convayer.bdf" { { 96 464 528 144 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 1122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547226870179 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register:inst3\|select_convayer:inst116\|inst  " "Automatically promoted node register:inst3\|select_convayer:inst116\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547226870179 ""}  } { { "select_convayer.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/select_convayer.bdf" { { 144 376 440 192 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 1081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547226870179 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register:inst3\|select_convayer:inst116\|inst2  " "Automatically promoted node register:inst3\|select_convayer:inst116\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547226870179 ""}  } { { "select_convayer.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/select_convayer.bdf" { { 96 464 528 144 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 1080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547226870179 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register:inst3\|select_convayer:inst117\|inst  " "Automatically promoted node register:inst3\|select_convayer:inst117\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547226870180 ""}  } { { "select_convayer.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/select_convayer.bdf" { { 144 376 440 192 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547226870180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register:inst3\|select_convayer:inst117\|inst2  " "Automatically promoted node register:inst3\|select_convayer:inst117\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547226870180 ""}  } { { "select_convayer.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/select_convayer.bdf" { { 96 464 528 144 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 1038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547226870180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register:inst3\|select_convayer:inst118\|inst  " "Automatically promoted node register:inst3\|select_convayer:inst118\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547226870180 ""}  } { { "select_convayer.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/select_convayer.bdf" { { 144 376 440 192 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547226870180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register:inst3\|select_convayer:inst118\|inst2  " "Automatically promoted node register:inst3\|select_convayer:inst118\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547226870180 ""}  } { { "select_convayer.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/select_convayer.bdf" { { 96 464 528 144 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547226870180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register:inst3\|select_convayer:inst119\|inst  " "Automatically promoted node register:inst3\|select_convayer:inst119\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547226870180 ""}  } { { "select_convayer.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/select_convayer.bdf" { { 144 376 440 192 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547226870180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register:inst3\|select_convayer:inst119\|inst2  " "Automatically promoted node register:inst3\|select_convayer:inst119\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547226870180 ""}  } { { "select_convayer.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/select_convayer.bdf" { { 96 464 528 144 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547226870180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register:inst3\|select_convayer:inst120\|inst  " "Automatically promoted node register:inst3\|select_convayer:inst120\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547226870180 ""}  } { { "select_convayer.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/select_convayer.bdf" { { 144 376 440 192 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547226870180 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "register:inst3\|select_convayer:inst120\|inst2  " "Automatically promoted node register:inst3\|select_convayer:inst120\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1547226870180 ""}  } { { "select_convayer.bdf" "" { Schematic "D:/Public/FPGA/CAD/Mission2/select_convayer.bdf" { { 96 464 528 144 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1547226870180 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1547226870566 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1547226870568 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1547226870569 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1547226870572 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1547226870578 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1547226870581 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1547226870581 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1547226870583 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1547226870723 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1547226870726 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1547226870726 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "49 unused 2.5V 33 16 0 " "Number of I/O pins in group: 49 (unused VREF, 2.5V VCCIO, 33 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1547226870731 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1547226870731 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1547226870731 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 30 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1547226870732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 45 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1547226870732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1547226870732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1547226870732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1547226870732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1547226870732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1547226870732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1547226870732 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1547226870732 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1547226870732 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547226870923 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1547226870941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1547226872998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547226873550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1547226873586 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1547226881052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547226881053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1547226881670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "D:/Public/FPGA/CAD/Mission2/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 12 { 0 ""} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1547226886084 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1547226886084 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1547226896896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1547226926546 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1547226926546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:43 " "Fitter routing operations ending: elapsed time is 00:00:43" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547226926553 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.66 " "Total time spent on timing analysis during the Fitter is 3.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1547226926766 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1547226926789 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1547226927245 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1547226927248 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1547226928685 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547226929518 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Public/FPGA/CAD/Mission2/output_files/Machine.fit.smsg " "Generated suppressed messages file D:/Public/FPGA/CAD/Mission2/output_files/Machine.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1547226930313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5393 " "Peak virtual memory: 5393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547226931042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 12 02:15:31 2019 " "Processing ended: Sat Jan 12 02:15:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547226931042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547226931042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547226931042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1547226931042 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1547226933138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547226933148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 12 02:15:32 2019 " "Processing started: Sat Jan 12 02:15:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547226933148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1547226933148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Machine -c Machine " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Machine -c Machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1547226933149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1547226935863 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1547226937238 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1547226937308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547226937588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 12 02:15:37 2019 " "Processing ended: Sat Jan 12 02:15:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547226937588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547226937588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547226937588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1547226937588 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1547226938374 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1547226939742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547226939750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 12 02:15:39 2019 " "Processing started: Sat Jan 12 02:15:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547226939750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226939750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Machine -c Machine " "Command: quartus_sta Machine -c Machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226939750 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1547226940153 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226940879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226940879 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226940955 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226940955 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Machine.sdc " "Synopsys Design Constraints File file not found: 'Machine.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226941361 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226941362 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1547226941366 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226941366 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226941377 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226941381 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1547226941382 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1547226941410 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1547226942584 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226942584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.136 " "Worst-case setup slack is -15.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226942588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226942588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.136           -6567.253 clock  " "  -15.136           -6567.253 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226942588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226942588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.177 " "Worst-case hold slack is -0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226942669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226942669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.177              -0.177 clock  " "   -0.177              -0.177 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226942669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226942669 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226942672 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226942676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226942679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226942679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -681.480 clock  " "   -3.000            -681.480 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226942679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226942679 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1547226942954 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226942980 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226943596 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226943802 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1547226944022 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226944022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.565 " "Worst-case setup slack is -13.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226944027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226944027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.565           -5882.409 clock  " "  -13.565           -5882.409 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226944027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226944027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.335 " "Worst-case hold slack is -0.335" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226944098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226944098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.335              -0.335 clock  " "   -0.335              -0.335 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226944098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226944098 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226944103 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226944106 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226944111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226944111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -696.388 clock  " "   -3.000            -696.388 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226944111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226944111 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1547226944361 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226944538 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1547226944602 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226944602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.029 " "Worst-case setup slack is -7.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226944606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226944606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.029           -2968.610 clock  " "   -7.029           -2968.610 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226944606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226944606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.253 " "Worst-case hold slack is -0.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226944673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226944673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.253              -0.301 clock  " "   -0.253              -0.301 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226944673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226944673 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226944677 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226944681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226944687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226944687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -532.025 clock  " "   -3.000            -532.025 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1547226944687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226944687 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226945419 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226945452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547226945535 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 12 02:15:45 2019 " "Processing ended: Sat Jan 12 02:15:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547226945535 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547226945535 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547226945535 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226945535 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1547226947568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547226947577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 12 02:15:47 2019 " "Processing started: Sat Jan 12 02:15:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547226947577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1547226947577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Machine -c Machine " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Machine -c Machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1547226947577 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1547226948930 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Machine_7_1200mv_100c_slow.vo D:/Public/FPGA/CAD/Mission2/simulation/modelsim/ simulation " "Generated file Machine_7_1200mv_100c_slow.vo in folder \"D:/Public/FPGA/CAD/Mission2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1547226949394 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Machine_7_1200mv_-40c_slow.vo D:/Public/FPGA/CAD/Mission2/simulation/modelsim/ simulation " "Generated file Machine_7_1200mv_-40c_slow.vo in folder \"D:/Public/FPGA/CAD/Mission2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1547226949637 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Machine_min_1200mv_-40c_fast.vo D:/Public/FPGA/CAD/Mission2/simulation/modelsim/ simulation " "Generated file Machine_min_1200mv_-40c_fast.vo in folder \"D:/Public/FPGA/CAD/Mission2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1547226949853 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Machine.vo D:/Public/FPGA/CAD/Mission2/simulation/modelsim/ simulation " "Generated file Machine.vo in folder \"D:/Public/FPGA/CAD/Mission2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1547226950261 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Machine_7_1200mv_100c_v_slow.sdo D:/Public/FPGA/CAD/Mission2/simulation/modelsim/ simulation " "Generated file Machine_7_1200mv_100c_v_slow.sdo in folder \"D:/Public/FPGA/CAD/Mission2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1547226950441 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Machine_7_1200mv_-40c_v_slow.sdo D:/Public/FPGA/CAD/Mission2/simulation/modelsim/ simulation " "Generated file Machine_7_1200mv_-40c_v_slow.sdo in folder \"D:/Public/FPGA/CAD/Mission2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1547226950614 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Machine_min_1200mv_-40c_v_fast.sdo D:/Public/FPGA/CAD/Mission2/simulation/modelsim/ simulation " "Generated file Machine_min_1200mv_-40c_v_fast.sdo in folder \"D:/Public/FPGA/CAD/Mission2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1547226950810 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Machine_v.sdo D:/Public/FPGA/CAD/Mission2/simulation/modelsim/ simulation " "Generated file Machine_v.sdo in folder \"D:/Public/FPGA/CAD/Mission2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1547226950986 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547226951065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 12 02:15:51 2019 " "Processing ended: Sat Jan 12 02:15:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547226951065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547226951065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547226951065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1547226951065 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus Prime Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1547226951779 ""}
