INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 14:15:20 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 buffer91/fifo/Empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.040ns period=6.080ns})
  Destination:            buffer30/dataReg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.040ns period=6.080ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.080ns  (clk rise@6.080ns - clk rise@0.000ns)
  Data Path Delay:        5.682ns  (logic 1.707ns (30.041%)  route 3.975ns (69.959%))
  Logic Levels:           18  (CARRY4=5 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.563 - 6.080 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1860, unset)         0.508     0.508    buffer91/fifo/clk
    SLICE_X26Y67         FDRE                                         r  buffer91/fifo/Empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y67         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer91/fifo/Empty_reg/Q
                         net (fo=70, routed)          0.548     1.272    addi16/Empty
    SLICE_X27Y68         LUT4 (Prop_lut4_I0_O)        0.043     1.315 r  addi16/Memory[1][6]_i_10/O
                         net (fo=1, routed)           0.000     1.315    addi16/Memory[1][6]_i_10_n_0
    SLICE_X27Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.572 r  addi16/Memory_reg[1][6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.572    addi16/Memory_reg[1][6]_i_2_n_0
    SLICE_X27Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.621 r  addi16/Memory_reg[3][0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     1.621    addi16/Memory_reg[3][0]_i_38_n_0
    SLICE_X27Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     1.728 r  addi16/Memory_reg[3][0]_i_34/O[2]
                         net (fo=3, routed)           0.564     2.291    cmpi4/Memory_reg[1][0]_i_2_0[14]
    SLICE_X28Y74         LUT6 (Prop_lut6_I0_O)        0.118     2.409 r  cmpi4/Memory[1][0]_i_10/O
                         net (fo=1, routed)           0.000     2.409    cmpi4/Memory[1][0]_i_10_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     2.666 r  cmpi4/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.007     2.673    cmpi4/Memory_reg[1][0]_i_3_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     2.780 f  cmpi4/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=6, routed)           0.177     2.957    buffer98/fifo/result[0]
    SLICE_X30Y75         LUT6 (Prop_lut6_I3_O)        0.123     3.080 r  buffer98/fifo/i___2_i_17/O
                         net (fo=7, routed)           0.224     3.304    buffer28/transmitValue_reg_2
    SLICE_X31Y76         LUT5 (Prop_lut5_I2_O)        0.043     3.347 f  buffer28/transmitValue_i_2__61/O
                         net (fo=7, routed)           0.219     3.566    fork31/control/generateBlocks[1].regblock/transmitValue_reg_4
    SLICE_X31Y75         LUT6 (Prop_lut6_I1_O)        0.043     3.609 f  fork31/control/generateBlocks[1].regblock/i___2_i_11/O
                         net (fo=4, routed)           0.418     4.027    fork28/control/generateBlocks[1].regblock/transmitValue_i_8__2_1
    SLICE_X31Y73         LUT6 (Prop_lut6_I4_O)        0.043     4.070 f  fork28/control/generateBlocks[1].regblock/i___1_i_3/O
                         net (fo=3, routed)           0.170     4.240    fork26/control/generateBlocks[0].regblock/addi16_result_ready
    SLICE_X31Y72         LUT6 (Prop_lut6_I4_O)        0.043     4.283 r  fork26/control/generateBlocks[0].regblock/transmitValue_i_8__2/O
                         net (fo=2, routed)           0.221     4.504    fork26/control/generateBlocks[0].regblock/blockStopArray_0[0]
    SLICE_X30Y72         LUT6 (Prop_lut6_I1_O)        0.043     4.547 f  fork26/control/generateBlocks[0].regblock/transmitValue_i_6__6/O
                         net (fo=2, routed)           0.171     4.718    fork17/control/generateBlocks[2].regblock/addi9_result_ready
    SLICE_X28Y72         LUT6 (Prop_lut6_I2_O)        0.043     4.761 r  fork17/control/generateBlocks[2].regblock/transmitValue_i_3__27/O
                         net (fo=2, routed)           0.264     5.025    fork17/control/generateBlocks[2].regblock/transmitValue_i_3__27_n_0
    SLICE_X26Y74         LUT5 (Prop_lut5_I1_O)        0.043     5.068 r  fork17/control/generateBlocks[2].regblock/outputValid_i_3__0/O
                         net (fo=7, routed)           0.100     5.168    fork15/control/generateBlocks[11].regblock/fullReg_i_3__14
    SLICE_X26Y74         LUT5 (Prop_lut5_I2_O)        0.043     5.211 r  fork15/control/generateBlocks[11].regblock/fullReg_i_7__1/O
                         net (fo=1, routed)           0.315     5.526    buffer38/control/outs_reg[0]_13
    SLICE_X29Y73         LUT6 (Prop_lut6_I2_O)        0.043     5.569 f  buffer38/control/fullReg_i_3__14/O
                         net (fo=24, routed)          0.213     5.783    buffer38/control/outputValid_reg_1
    SLICE_X30Y74         LUT6 (Prop_lut6_I3_O)        0.043     5.826 r  buffer38/control/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.365     6.190    buffer30/E[0]
    SLICE_X33Y76         FDRE                                         r  buffer30/dataReg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.080     6.080 r  
                                                      0.000     6.080 r  clk (IN)
                         net (fo=1860, unset)         0.483     6.563    buffer30/clk
    SLICE_X33Y76         FDRE                                         r  buffer30/dataReg_reg[30]/C
                         clock pessimism              0.000     6.563    
                         clock uncertainty           -0.035     6.527    
    SLICE_X33Y76         FDRE (Setup_fdre_C_CE)      -0.194     6.333    buffer30/dataReg_reg[30]
  -------------------------------------------------------------------
                         required time                          6.333    
                         arrival time                          -6.190    
  -------------------------------------------------------------------
                         slack                                  0.143    




