# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do exp5_4_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/44254/Desktop/digit_design_exp/exp5_4_1 {C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/div_N.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:28 on Sep 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/44254/Desktop/digit_design_exp/exp5_4_1" C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/div_N.v 
# -- Compiling module div_N
# 
# Top level modules:
# 	div_N
# End time: 17:12:28 on Sep 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/44254/Desktop/digit_design_exp/exp5_4_1 {C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/exp5_4_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:28 on Sep 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/44254/Desktop/digit_design_exp/exp5_4_1" C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/exp5_4_1.v 
# -- Compiling module exp5_4_1
# 
# Top level modules:
# 	exp5_4_1
# End time: 17:12:29 on Sep 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/44254/Desktop/digit_design_exp/exp5_4_1 {C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:29 on Sep 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/44254/Desktop/digit_design_exp/exp5_4_1" C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/counter.v 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 17:12:29 on Sep 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/simulation/modelsim {C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/simulation/modelsim/exp5_4_1.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:12:29 on Sep 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/simulation/modelsim" C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/simulation/modelsim/exp5_4_1.vt 
# -- Compiling module exp5_4_1_vlg_tst
# 
# Top level modules:
# 	exp5_4_1_vlg_tst
# End time: 17:12:29 on Sep 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  exp5_4_1_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" exp5_4_1_vlg_tst 
# Start time: 17:12:30 on Sep 26,2020
# Loading work.exp5_4_1_vlg_tst
# Loading work.exp5_4_1
# Loading work.div_N
# Loading work.counter
# ** Warning: (vsim-3015) C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/simulation/modelsim/exp5_4_1.vt(43): [PCDPC] - Port size (7) does not match connection size (1) for port 'HEX0'. The port definition is at: C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/exp5_4_1.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /exp5_4_1_vlg_tst/i1 File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/exp5_4_1.v
# ** Warning: (vsim-3015) C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/simulation/modelsim/exp5_4_1.vt(43): [PCDPC] - Port size (7) does not match connection size (1) for port 'HEX1'. The port definition is at: C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/exp5_4_1.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /exp5_4_1_vlg_tst/i1 File: C:/Users/44254/Desktop/digit_design_exp/exp5_4_1/exp5_4_1.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Simulation stop requested.
# End time: 17:14:09 on Sep 26,2020, Elapsed time: 0:01:39
# Errors: 0, Warnings: 2
