<!DOCTYPE html>
<html lang="en-us">
  <head><script src="/livereload.js?mindelay=10&amp;v=2&amp;port=1313&amp;path=livereload" data-no-instant defer></script>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <title>About | skudlur</title>
    <link rel="stylesheet" href="/css/style.css" />
    <link rel="stylesheet" href="/css/fonts.css" />
    
  </head>

  <body>
    <nav>
    <ul class="menu">
      
      <li><a href="/">Home</a></li>
      
      <li><a href="/about/">About</a></li>
      
      <li><a href="/categories/">Categories</a></li>
      
      <li><a href="/tags/">Tags</a></li>
      
    </ul>
    <hr/>
    </nav>

<div class="article-meta">
<h1><span class="title">About</span></h1>


</div>

<main>
<h2 id="hello-there-my-name-is-suhas-kudlur-viswanath">Hello there! My name is Suhas Kudlur Viswanath</h2>
<ul>
<li>A Master&rsquo;s By Research student at <a href="https://informatics.ed.ac.uk/">The School of Informatics, University of Edinburgh</a>.</li>
<li>Huawei Research Grant award winner.</li>
<li>Database Systems Research Intern at <a href="https://www.linkedin.com/company/huawei-technologies-research-development-uk-ltd/?originalSubdomain=uk">Huawei Technologies R&amp;D (UK) Ltd</a>.</li>
<li>A computer architecture geek.</li>
<li>An amateur runner.</li>
<li>Also, an avid spender on audio peripherals.</li>
</ul>
<h3 id="research-interests">Research Interests:</h3>
<ul>
<li>Computer Architecture</li>
<li>Electronic Design Automation</li>
<li>Hardware-Software Co-Design</li>
<li>Performance Modelling and Analysis</li>
<li>Novel Memory Technologies</li>
</ul>
<h3 id="research-experience">Research Experience:</h3>
<ul>
<li>Research Intern at ICE Labs, Columbia University
<ul>
<li>Worked with Dr. Tanvir Ahmed Khan on ways to utilize and optimize PIM devices as cxl.mem devices.</li>
</ul>
</li>
<li>Research Intern at <a href="https://www.chips.pes.edu/">CHIPS</a>, PES University
<ul>
<li>Worked on Domain Optimized Manycore RISC-V Overlay project funded by the <a href="https://www.src.org/">Semiconductor Research Corporation</a></li>
</ul>
</li>
<li>Edge AI Research Intern at <a href="https://www.sandlogic.com/">SandLogic</a>
<ul>
<li>Worked on developing DNN accelerators on FPGA devices for better and efficient inference and training on edge devices.</li>
</ul>
</li>
</ul>
<h3 id="work-experience">Work Experience:</h3>
<ul>
<li>Hardware Engineer (May 2024 - December 2024) at <a href="https:://arithmic.com/">Arithmic</a></li>
<li>SoC Intern (Summer 2023) at <a href="https://incoresemi.com/">InCore Semiconductor</a></li>
<li>CPU Verification Intern (Summer 2022) at <a href="https://incoresemi.com/">InCore Semiconductor</a></li>
</ul>

</main>

  <footer>
  
  
  <hr/>
  Â© <a href="https://skudlur.github.io">Suhas Kudlur Viswanath</a> 2020 &ndash; 2025 | <a href="https://github.com/skudlur">Github</a> | <a href="https://twitter.com/s_kudlur">Twitter</a>
  
  </footer>
  </body>
</html>

