Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Sep 18 11:33:45 2023
| Host         : Gianluca running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RISCV_demonstrator_wrapper_timing_summary_routed.rpt -pb RISCV_demonstrator_wrapper_timing_summary_routed.pb -rpx RISCV_demonstrator_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : RISCV_demonstrator_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
DPIR-1     Warning           Asynchronous driver check                                         135         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (6)
7. checking multiple_clock (7548)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (7548)
---------------------------------
 There are 7548 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.080        0.000                      0                21172        0.012        0.000                      0                21172        2.000        0.000                       0                  7553  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                      ------------         ----------      --------------
clk_fpga_0                                 {0.000 10.000}       20.000          50.000          
sys_clk_pin                                {0.000 4.000}        20.000          50.000          
  clk_out1_RISCV_demonstrator_clk_wiz_0_1  {0.000 62.500}       125.000         8.000           
  clkfbout_RISCV_demonstrator_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
sysclk                                     {0.000 4.000}        8.000           125.000         
  clk_out1_RISCV_demonstrator_clk_wiz_0    {0.000 25.000}       50.000          20.000          
  clkfbout_RISCV_demonstrator_clk_wiz_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_RISCV_demonstrator_clk_wiz_0_1      100.082        0.000                      0                15708        0.105        0.000                      0                15708       61.520        0.000                       0                  7549  
  clkfbout_RISCV_demonstrator_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  
sysclk                                                                                                                                                                                       2.000        0.000                       0                     1  
  clk_out1_RISCV_demonstrator_clk_wiz_0         25.080        0.000                      0                15708        0.105        0.000                      0                15708       24.020        0.000                       0                  7549  
  clkfbout_RISCV_demonstrator_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_RISCV_demonstrator_clk_wiz_0    clk_out1_RISCV_demonstrator_clk_wiz_0_1        0.080        0.000                      0                15708        0.012        0.000                      0                15708  
clk_out1_RISCV_demonstrator_clk_wiz_0_1  clk_out1_RISCV_demonstrator_clk_wiz_0          0.080        0.000                      0                15708        0.012        0.000                      0                15708  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                               From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               ----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                        clk_out1_RISCV_demonstrator_clk_wiz_0    clk_out1_RISCV_demonstrator_clk_wiz_0         40.155        0.000                      0                 5464        1.203        0.000                      0                 5464  
**async_default**                        clk_out1_RISCV_demonstrator_clk_wiz_0_1  clk_out1_RISCV_demonstrator_clk_wiz_0         15.155        0.000                      0                 5464        1.109        0.000                      0                 5464  
**async_default**                        clk_out1_RISCV_demonstrator_clk_wiz_0    clk_out1_RISCV_demonstrator_clk_wiz_0_1       15.155        0.000                      0                 5464        1.109        0.000                      0                 5464  
**async_default**                        clk_out1_RISCV_demonstrator_clk_wiz_0_1  clk_out1_RISCV_demonstrator_clk_wiz_0_1      115.157        0.000                      0                 5464        1.203        0.000                      0                 5464  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                               From Clock                               To Clock                               
----------                               ----------                               --------                               
(none)                                                                            clk_out1_RISCV_demonstrator_clk_wiz_0    
(none)                                                                            clk_out1_RISCV_demonstrator_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                               From Clock                               To Clock                               
----------                               ----------                               --------                               
(none)                                   clk_out1_RISCV_demonstrator_clk_wiz_0                                             
(none)                                   clk_out1_RISCV_demonstrator_clk_wiz_0_1                                           
(none)                                   clkfbout_RISCV_demonstrator_clk_wiz_0                                             
(none)                                   clkfbout_RISCV_demonstrator_clk_wiz_0_1                                           
(none)                                                                            clk_out1_RISCV_demonstrator_clk_wiz_0    
(none)                                                                            clk_out1_RISCV_demonstrator_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         20.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         16.000      14.000     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         16.000      14.000     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      100.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       61.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             100.082ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.560ns  (logic 7.878ns (32.077%)  route 16.682ns (67.923%))
  Logic Levels:           28  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns = ( 123.336 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    -0.899    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047     3.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493     5.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000     5.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422     6.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313     6.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.362     7.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.124     7.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.327     7.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.793 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4/O
                         net (fo=1, routed)           0.433     8.225    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.349 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.809     9.158    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.124     9.282 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.655     9.937    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.061 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.762    10.823    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X45Y39         LUT3 (Prop_lut3_I2_O)        0.124    10.947 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4/O
                         net (fo=2, routed)           0.631    11.578    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.124    11.702 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.378    13.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.124    13.205 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146/O
                         net (fo=1, routed)           0.000    13.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116/CO[3]
                         net (fo=1, routed)           0.000    13.737    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.851 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77/CO[3]
                         net (fo=1, routed)           0.000    13.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.079 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_44/CO[2]
                         net (fo=35, routed)          1.084    15.163    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_26[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.313    15.476 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_23/O
                         net (fo=36, routed)          1.383    16.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_11_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124    16.983 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           1.092    18.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.199 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.318    18.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.160    19.801    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124    19.925 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868/O
                         net (fo=1, routed)           0.000    19.925    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868_n_0
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245    20.170 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594/O
                         net (fo=1, routed)           0.000    20.170    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594_n_0
    SLICE_X65Y37         MUXF8 (Prop_muxf8_I0_O)      0.104    20.274 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335/O
                         net (fo=1, routed)           0.969    21.243    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.316    21.559 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133/O
                         net (fo=1, routed)           0.000    21.559    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    21.773 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    21.773    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X58Y40         MUXF8 (Prop_muxf8_I1_O)      0.088    21.861 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.950    22.811    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X53Y41         LUT6 (Prop_lut6_I4_O)        0.319    23.130 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[17]_i_3/O
                         net (fo=1, routed)           0.407    23.537    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[17]_i_3_n_0
    SLICE_X53Y41         LUT5 (Prop_lut5_I2_O)        0.124    23.661 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[17]_i_1/O
                         net (fo=1, routed)           0.000    23.661    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[16]
    SLICE_X53Y41         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.481   123.337    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X53Y41         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]/C
                         clock pessimism              0.467   123.803    
                         clock uncertainty           -0.091   123.712    
    SLICE_X53Y41         FDCE (Setup_fdce_C_D)        0.031   123.743    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]
  -------------------------------------------------------------------
                         required time                        123.743    
                         arrival time                         -23.661    
  -------------------------------------------------------------------
                         slack                                100.082    

Slack (MET) :             100.104ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.609ns  (logic 7.878ns (32.013%)  route 16.731ns (67.987%))
  Logic Levels:           28  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 123.407 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    -0.899    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047     3.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493     5.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000     5.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422     6.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313     6.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.362     7.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.124     7.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.327     7.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.793 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4/O
                         net (fo=1, routed)           0.433     8.225    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.349 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.809     9.158    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.124     9.282 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.655     9.937    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.061 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.762    10.823    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X45Y39         LUT3 (Prop_lut3_I2_O)        0.124    10.947 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4/O
                         net (fo=2, routed)           0.631    11.578    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.124    11.702 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.378    13.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.124    13.205 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146/O
                         net (fo=1, routed)           0.000    13.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116/CO[3]
                         net (fo=1, routed)           0.000    13.737    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.851 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77/CO[3]
                         net (fo=1, routed)           0.000    13.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.079 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_44/CO[2]
                         net (fo=35, routed)          1.084    15.163    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_26[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.313    15.476 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_23/O
                         net (fo=36, routed)          1.383    16.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_11_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124    16.983 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           1.092    18.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.199 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.318    18.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.160    19.801    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124    19.925 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868/O
                         net (fo=1, routed)           0.000    19.925    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868_n_0
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245    20.170 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594/O
                         net (fo=1, routed)           0.000    20.170    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594_n_0
    SLICE_X65Y37         MUXF8 (Prop_muxf8_I0_O)      0.104    20.274 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335/O
                         net (fo=1, routed)           0.969    21.243    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.316    21.559 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133/O
                         net (fo=1, routed)           0.000    21.559    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    21.773 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    21.773    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X58Y40         MUXF8 (Prop_muxf8_I1_O)      0.088    21.861 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.939    22.800    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X55Y42         LUT6 (Prop_lut6_I4_O)        0.319    23.119 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[26]_i_3/O
                         net (fo=1, routed)           0.467    23.586    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[26]_i_3_n_0
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124    23.710 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[26]_i_1/O
                         net (fo=1, routed)           0.000    23.710    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[25]
    SLICE_X55Y41         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.552   123.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X55Y41         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]/C
                         clock pessimism              0.467   123.874    
                         clock uncertainty           -0.091   123.783    
    SLICE_X55Y41         FDCE (Setup_fdce_C_D)        0.031   123.814    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]
  -------------------------------------------------------------------
                         required time                        123.814    
                         arrival time                         -23.710    
  -------------------------------------------------------------------
                         slack                                100.104    

Slack (MET) :             100.121ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.588ns  (logic 7.878ns (32.039%)  route 16.710ns (67.960%))
  Logic Levels:           28  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 123.406 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    -0.899    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047     3.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493     5.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000     5.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422     6.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313     6.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.362     7.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.124     7.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.327     7.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.793 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4/O
                         net (fo=1, routed)           0.433     8.225    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.349 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.809     9.158    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.124     9.282 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.655     9.937    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.061 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.762    10.823    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X45Y39         LUT3 (Prop_lut3_I2_O)        0.124    10.947 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4/O
                         net (fo=2, routed)           0.631    11.578    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.124    11.702 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.378    13.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.124    13.205 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146/O
                         net (fo=1, routed)           0.000    13.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116/CO[3]
                         net (fo=1, routed)           0.000    13.737    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.851 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77/CO[3]
                         net (fo=1, routed)           0.000    13.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.079 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_44/CO[2]
                         net (fo=35, routed)          1.084    15.163    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_26[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.313    15.476 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_23/O
                         net (fo=36, routed)          1.383    16.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_11_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124    16.983 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           1.092    18.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.199 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.318    18.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.160    19.801    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124    19.925 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868/O
                         net (fo=1, routed)           0.000    19.925    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868_n_0
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245    20.170 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594/O
                         net (fo=1, routed)           0.000    20.170    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594_n_0
    SLICE_X65Y37         MUXF8 (Prop_muxf8_I0_O)      0.104    20.274 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335/O
                         net (fo=1, routed)           0.969    21.243    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.316    21.559 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133/O
                         net (fo=1, routed)           0.000    21.559    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    21.773 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    21.773    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X58Y40         MUXF8 (Prop_muxf8_I1_O)      0.088    21.861 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.760    22.621    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X55Y43         LUT6 (Prop_lut6_I4_O)        0.319    22.940 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[8]_i_3/O
                         net (fo=1, routed)           0.626    23.566    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[8]_i_3_n_0
    SLICE_X55Y39         LUT5 (Prop_lut5_I2_O)        0.124    23.690 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[8]_i_1/O
                         net (fo=1, routed)           0.000    23.690    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[7]
    SLICE_X55Y39         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.551   123.407    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X55Y39         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]/C
                         clock pessimism              0.467   123.873    
                         clock uncertainty           -0.091   123.782    
    SLICE_X55Y39         FDCE (Setup_fdce_C_D)        0.029   123.811    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]
  -------------------------------------------------------------------
                         required time                        123.811    
                         arrival time                         -23.690    
  -------------------------------------------------------------------
                         slack                                100.121    

Slack (MET) :             100.126ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.515ns  (logic 7.878ns (32.135%)  route 16.637ns (67.865%))
  Logic Levels:           28  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 123.335 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    -0.899    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047     3.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493     5.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000     5.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422     6.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313     6.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.362     7.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.124     7.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.327     7.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.793 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4/O
                         net (fo=1, routed)           0.433     8.225    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.349 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.809     9.158    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.124     9.282 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.655     9.937    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.061 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.762    10.823    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X45Y39         LUT3 (Prop_lut3_I2_O)        0.124    10.947 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4/O
                         net (fo=2, routed)           0.631    11.578    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.124    11.702 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.378    13.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.124    13.205 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146/O
                         net (fo=1, routed)           0.000    13.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116/CO[3]
                         net (fo=1, routed)           0.000    13.737    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.851 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77/CO[3]
                         net (fo=1, routed)           0.000    13.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.079 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_44/CO[2]
                         net (fo=35, routed)          1.084    15.163    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_26[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.313    15.476 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_23/O
                         net (fo=36, routed)          1.383    16.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_11_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124    16.983 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           1.092    18.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.199 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.318    18.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.160    19.801    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124    19.925 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868/O
                         net (fo=1, routed)           0.000    19.925    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868_n_0
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245    20.170 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594/O
                         net (fo=1, routed)           0.000    20.170    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594_n_0
    SLICE_X65Y37         MUXF8 (Prop_muxf8_I0_O)      0.104    20.274 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335/O
                         net (fo=1, routed)           0.969    21.243    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.316    21.559 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133/O
                         net (fo=1, routed)           0.000    21.559    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    21.773 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    21.773    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X58Y40         MUXF8 (Prop_muxf8_I1_O)      0.088    21.861 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.823    22.684    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.319    23.003 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[18]_i_3/O
                         net (fo=1, routed)           0.490    23.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[18]_i_3_n_0
    SLICE_X52Y40         LUT5 (Prop_lut5_I2_O)        0.124    23.616 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[18]_i_1/O
                         net (fo=1, routed)           0.000    23.616    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[17]
    SLICE_X52Y40         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.480   123.336    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X52Y40         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]/C
                         clock pessimism              0.467   123.802    
                         clock uncertainty           -0.091   123.711    
    SLICE_X52Y40         FDCE (Setup_fdce_C_D)        0.031   123.742    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]
  -------------------------------------------------------------------
                         required time                        123.742    
                         arrival time                         -23.616    
  -------------------------------------------------------------------
                         slack                                100.126    

Slack (MET) :             100.199ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.627ns  (logic 7.649ns (31.060%)  route 16.978ns (68.940%))
  Logic Levels:           24  (CARRY4=3 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 123.421 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    -0.899    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047     3.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493     5.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000     5.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422     6.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313     6.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.666     7.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.118     7.640 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.340     7.980    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X38Y27         LUT6 (Prop_lut6_I2_O)        0.326     8.306 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.437     8.743    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.867 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.496     9.363    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X44Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.487 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          1.094    10.580    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I0_O)        0.124    10.704 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64/O
                         net (fo=5, routed)           1.217    11.922    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.046 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26/O
                         net (fo=1, routed)           0.000    12.046    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26_n_0
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I0_O)      0.209    12.255 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12/O
                         net (fo=2, routed)           0.575    12.829    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12_n_0
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.297    13.126 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          0.960    14.087    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.124    14.211 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109/O
                         net (fo=3, routed)           0.850    15.061    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.185 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000    15.185    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X46Y21         MUXF7 (Prop_muxf7_I1_O)      0.214    15.399 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.573    15.973    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.297    16.270 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.954    17.224    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I2_O)        0.124    17.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         1.161    18.508    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][46]_0
    SLICE_X28Y20         LUT3 (Prop_lut3_I1_O)        0.150    18.658 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_writeback_q_i_6/O
                         net (fo=5, routed)           1.232    19.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/lsu_opcode_opcode_w[20]
    SLICE_X25Y27         LUT6 (Prop_lut6_I4_O)        0.326    20.216 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    20.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.463 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          1.174    21.637    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[0]
    SLICE_X20Y28         LUT2 (Prop_lut2_I1_O)        0.325    21.962 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.698    22.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I5_O)        0.355    23.015 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.589    23.604    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X19Y27         LUT6 (Prop_lut6_I3_O)        0.124    23.728 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[25]_i_1/O
                         net (fo=1, routed)           0.000    23.728    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[25]
    SLICE_X19Y27         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.566   123.422    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X19Y27         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/C
                         clock pessimism              0.567   123.989    
                         clock uncertainty           -0.091   123.898    
    SLICE_X19Y27         FDCE (Setup_fdce_C_D)        0.029   123.927    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]
  -------------------------------------------------------------------
                         required time                        123.927    
                         arrival time                         -23.728    
  -------------------------------------------------------------------
                         slack                                100.199    

Slack (MET) :             100.257ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.568ns  (logic 7.649ns (31.135%)  route 16.919ns (68.865%))
  Logic Levels:           24  (CARRY4=3 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 123.420 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    -0.899    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047     3.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493     5.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000     5.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422     6.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313     6.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.666     7.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.118     7.640 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.340     7.980    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X38Y27         LUT6 (Prop_lut6_I2_O)        0.326     8.306 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.437     8.743    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.867 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.496     9.363    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X44Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.487 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          1.094    10.580    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I0_O)        0.124    10.704 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64/O
                         net (fo=5, routed)           1.217    11.922    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.046 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26/O
                         net (fo=1, routed)           0.000    12.046    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26_n_0
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I0_O)      0.209    12.255 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12/O
                         net (fo=2, routed)           0.575    12.829    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12_n_0
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.297    13.126 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          0.960    14.087    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.124    14.211 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109/O
                         net (fo=3, routed)           0.850    15.061    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.185 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000    15.185    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X46Y21         MUXF7 (Prop_muxf7_I1_O)      0.214    15.399 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.573    15.973    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.297    16.270 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.954    17.224    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I2_O)        0.124    17.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         1.161    18.508    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][46]_0
    SLICE_X28Y20         LUT3 (Prop_lut3_I1_O)        0.150    18.658 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_writeback_q_i_6/O
                         net (fo=5, routed)           1.232    19.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/lsu_opcode_opcode_w[20]
    SLICE_X25Y27         LUT6 (Prop_lut6_I4_O)        0.326    20.216 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    20.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.463 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          1.174    21.637    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[0]
    SLICE_X20Y28         LUT2 (Prop_lut2_I1_O)        0.325    21.962 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.698    22.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I5_O)        0.355    23.015 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.530    23.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X19Y26         LUT6 (Prop_lut6_I3_O)        0.124    23.669 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[26]_i_1/O
                         net (fo=1, routed)           0.000    23.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[26]
    SLICE_X19Y26         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.565   123.421    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X19Y26         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/C
                         clock pessimism              0.567   123.988    
                         clock uncertainty           -0.091   123.897    
    SLICE_X19Y26         FDCE (Setup_fdce_C_D)        0.029   123.926    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]
  -------------------------------------------------------------------
                         required time                        123.926    
                         arrival time                         -23.669    
  -------------------------------------------------------------------
                         slack                                100.257    

Slack (MET) :             100.259ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.501ns  (logic 7.878ns (32.154%)  route 16.623ns (67.846%))
  Logic Levels:           28  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 123.408 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    -0.899    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047     3.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493     5.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000     5.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422     6.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313     6.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.362     7.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.124     7.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.327     7.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.793 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4/O
                         net (fo=1, routed)           0.433     8.225    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.349 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.809     9.158    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.124     9.282 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.655     9.937    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.061 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.762    10.823    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X45Y39         LUT3 (Prop_lut3_I2_O)        0.124    10.947 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4/O
                         net (fo=2, routed)           0.631    11.578    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.124    11.702 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.378    13.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.124    13.205 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146/O
                         net (fo=1, routed)           0.000    13.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116/CO[3]
                         net (fo=1, routed)           0.000    13.737    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.851 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77/CO[3]
                         net (fo=1, routed)           0.000    13.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.079 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_44/CO[2]
                         net (fo=35, routed)          1.084    15.163    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_26[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.313    15.476 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_23/O
                         net (fo=36, routed)          1.383    16.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_11_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124    16.983 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           1.092    18.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.199 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.318    18.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.160    19.801    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124    19.925 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868/O
                         net (fo=1, routed)           0.000    19.925    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868_n_0
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245    20.170 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594/O
                         net (fo=1, routed)           0.000    20.170    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594_n_0
    SLICE_X65Y37         MUXF8 (Prop_muxf8_I0_O)      0.104    20.274 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335/O
                         net (fo=1, routed)           0.969    21.243    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.316    21.559 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133/O
                         net (fo=1, routed)           0.000    21.559    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    21.773 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    21.773    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X58Y40         MUXF8 (Prop_muxf8_I1_O)      0.088    21.861 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.882    22.743    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X54Y44         LUT6 (Prop_lut6_I4_O)        0.319    23.062 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[25]_i_3/O
                         net (fo=1, routed)           0.416    23.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[25]_i_3_n_0
    SLICE_X54Y43         LUT5 (Prop_lut5_I2_O)        0.124    23.602 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[25]_i_1/O
                         net (fo=1, routed)           0.000    23.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[24]
    SLICE_X54Y43         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.553   123.409    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X54Y43         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]/C
                         clock pessimism              0.467   123.875    
                         clock uncertainty           -0.091   123.784    
    SLICE_X54Y43         FDCE (Setup_fdce_C_D)        0.077   123.861    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]
  -------------------------------------------------------------------
                         required time                        123.861    
                         arrival time                         -23.602    
  -------------------------------------------------------------------
                         slack                                100.259    

Slack (MET) :             100.263ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.564ns  (logic 7.649ns (31.139%)  route 16.915ns (68.861%))
  Logic Levels:           24  (CARRY4=3 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 123.421 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    -0.899    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047     3.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493     5.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000     5.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422     6.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313     6.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.666     7.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.118     7.640 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.340     7.980    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X38Y27         LUT6 (Prop_lut6_I2_O)        0.326     8.306 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.437     8.743    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.867 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.496     9.363    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X44Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.487 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          1.094    10.580    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I0_O)        0.124    10.704 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64/O
                         net (fo=5, routed)           1.217    11.922    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.046 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26/O
                         net (fo=1, routed)           0.000    12.046    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26_n_0
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I0_O)      0.209    12.255 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12/O
                         net (fo=2, routed)           0.575    12.829    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12_n_0
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.297    13.126 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          0.960    14.087    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.124    14.211 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109/O
                         net (fo=3, routed)           0.850    15.061    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.185 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000    15.185    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X46Y21         MUXF7 (Prop_muxf7_I1_O)      0.214    15.399 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.573    15.973    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.297    16.270 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.954    17.224    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I2_O)        0.124    17.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         1.161    18.508    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][46]_0
    SLICE_X28Y20         LUT3 (Prop_lut3_I1_O)        0.150    18.658 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_writeback_q_i_6/O
                         net (fo=5, routed)           1.232    19.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/lsu_opcode_opcode_w[20]
    SLICE_X25Y27         LUT6 (Prop_lut6_I4_O)        0.326    20.216 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    20.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.463 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          1.174    21.637    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[0]
    SLICE_X20Y28         LUT2 (Prop_lut2_I1_O)        0.325    21.962 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.698    22.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I5_O)        0.355    23.015 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.526    23.541    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X19Y27         LUT6 (Prop_lut6_I3_O)        0.124    23.665 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[27]_i_1/O
                         net (fo=1, routed)           0.000    23.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[27]
    SLICE_X19Y27         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.566   123.422    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X19Y27         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[27]/C
                         clock pessimism              0.567   123.989    
                         clock uncertainty           -0.091   123.898    
    SLICE_X19Y27         FDCE (Setup_fdce_C_D)        0.031   123.929    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[27]
  -------------------------------------------------------------------
                         required time                        123.929    
                         arrival time                         -23.665    
  -------------------------------------------------------------------
                         slack                                100.263    

Slack (MET) :             100.284ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.595ns  (logic 7.649ns (31.100%)  route 16.946ns (68.900%))
  Logic Levels:           24  (CARRY4=3 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 123.423 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    -0.899    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047     3.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493     5.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000     5.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422     6.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313     6.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.666     7.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.118     7.640 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.340     7.980    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X38Y27         LUT6 (Prop_lut6_I2_O)        0.326     8.306 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.437     8.743    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.867 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.496     9.363    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X44Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.487 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          1.094    10.580    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I0_O)        0.124    10.704 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64/O
                         net (fo=5, routed)           1.217    11.922    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.046 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26/O
                         net (fo=1, routed)           0.000    12.046    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26_n_0
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I0_O)      0.209    12.255 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12/O
                         net (fo=2, routed)           0.575    12.829    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12_n_0
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.297    13.126 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          0.960    14.087    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.124    14.211 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109/O
                         net (fo=3, routed)           0.850    15.061    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.185 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000    15.185    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X46Y21         MUXF7 (Prop_muxf7_I1_O)      0.214    15.399 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.573    15.973    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.297    16.270 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.954    17.224    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I2_O)        0.124    17.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         1.161    18.508    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][46]_0
    SLICE_X28Y20         LUT3 (Prop_lut3_I1_O)        0.150    18.658 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_writeback_q_i_6/O
                         net (fo=5, routed)           1.232    19.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/lsu_opcode_opcode_w[20]
    SLICE_X25Y27         LUT6 (Prop_lut6_I4_O)        0.326    20.216 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    20.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.463 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          1.174    21.637    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[0]
    SLICE_X20Y28         LUT2 (Prop_lut2_I1_O)        0.325    21.962 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.698    22.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I5_O)        0.355    23.015 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.557    23.572    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X20Y28         LUT6 (Prop_lut6_I3_O)        0.124    23.696 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[28]_i_1/O
                         net (fo=1, routed)           0.000    23.696    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[28]
    SLICE_X20Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.567   123.423    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X20Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]/C
                         clock pessimism              0.567   123.990    
                         clock uncertainty           -0.091   123.899    
    SLICE_X20Y28         FDCE (Setup_fdce_C_D)        0.081   123.980    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]
  -------------------------------------------------------------------
                         required time                        123.980    
                         arrival time                         -23.696    
  -------------------------------------------------------------------
                         slack                                100.284    

Slack (MET) :             100.304ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.407ns  (logic 7.878ns (32.277%)  route 16.529ns (67.723%))
  Logic Levels:           28  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 123.408 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    -0.899    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047     3.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493     5.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000     5.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422     6.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313     6.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.362     7.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.124     7.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.327     7.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.793 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4/O
                         net (fo=1, routed)           0.433     8.225    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.349 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.809     9.158    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.124     9.282 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.655     9.937    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.061 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.762    10.823    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X45Y39         LUT3 (Prop_lut3_I2_O)        0.124    10.947 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4/O
                         net (fo=2, routed)           0.631    11.578    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.124    11.702 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.378    13.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.124    13.205 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146/O
                         net (fo=1, routed)           0.000    13.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116/CO[3]
                         net (fo=1, routed)           0.000    13.737    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.851 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77/CO[3]
                         net (fo=1, routed)           0.000    13.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.079 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_44/CO[2]
                         net (fo=35, routed)          1.084    15.163    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_26[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.313    15.476 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_23/O
                         net (fo=36, routed)          1.383    16.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_11_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124    16.983 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           1.092    18.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.199 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.318    18.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.160    19.801    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124    19.925 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868/O
                         net (fo=1, routed)           0.000    19.925    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868_n_0
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245    20.170 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594/O
                         net (fo=1, routed)           0.000    20.170    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594_n_0
    SLICE_X65Y37         MUXF8 (Prop_muxf8_I0_O)      0.104    20.274 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335/O
                         net (fo=1, routed)           0.969    21.243    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.316    21.559 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133/O
                         net (fo=1, routed)           0.000    21.559    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    21.773 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    21.773    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X58Y40         MUXF8 (Prop_muxf8_I1_O)      0.088    21.861 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.704    22.565    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X56Y43         LUT6 (Prop_lut6_I4_O)        0.319    22.884 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[23]_i_3/O
                         net (fo=1, routed)           0.501    23.385    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[23]_i_3_n_0
    SLICE_X56Y42         LUT5 (Prop_lut5_I2_O)        0.124    23.509 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[23]_i_1/O
                         net (fo=1, routed)           0.000    23.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[22]
    SLICE_X56Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.553   123.409    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X56Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]/C
                         clock pessimism              0.467   123.875    
                         clock uncertainty           -0.091   123.784    
    SLICE_X56Y42         FDCE (Setup_fdce_C_D)        0.029   123.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]
  -------------------------------------------------------------------
                         required time                        123.813    
                         arrival time                         -23.509    
  -------------------------------------------------------------------
                         slack                                100.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.659    -0.548    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.420 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.119    -0.301    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X30Y101        SRLC32E                                      r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.931    -0.784    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y101        SRLC32E                                      r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism              0.249    -0.535    
    SLICE_X30Y101        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129    -0.406    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.659    -0.548    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.297    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[1]
    SLICE_X30Y101        SRLC32E                                      r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.931    -0.784    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y101        SRLC32E                                      r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism              0.252    -0.532    
    SLICE_X30Y101        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.417    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.656    -0.551    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y110        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.295    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X26Y109        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.928    -0.787    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y109        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism              0.270    -0.517    
    SLICE_X26Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.415    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.659    -0.548    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.351    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X31Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.931    -0.784    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism              0.236    -0.548    
    SLICE_X31Y101        FDRE (Hold_fdre_C_D)         0.071    -0.477    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.658    -0.549    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y104        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.058    -0.350    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[11]
    SLICE_X28Y104        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.930    -0.785    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y104        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                         clock pessimism              0.236    -0.549    
    SLICE_X28Y104        FDRE (Hold_fdre_C_D)         0.071    -0.478    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.638    -0.569    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X37Y106        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.316    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X36Y107        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.909    -0.806    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X36Y107        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism              0.252    -0.554    
    SLICE_X36Y107        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.446    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.565%)  route 0.167ns (50.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.653    -0.554    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y111        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.167    -0.223    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y109        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.928    -0.787    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y109        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism              0.250    -0.537    
    SLICE_X26Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.354    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.638    -0.569    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X48Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.363    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X48Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.911    -0.804    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X48Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.569    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.075    -0.494    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.658    -0.549    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y104        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.065    -0.343    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[10]
    SLICE_X28Y104        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.930    -0.785    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y104        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                         clock pessimism              0.236    -0.549    
    SLICE_X28Y104        FDRE (Hold_fdre_C_D)         0.075    -0.474    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.940%)  route 0.219ns (54.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.659    -0.548    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[7]/Q
                         net (fo=1, routed)           0.219    -0.188    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[7]
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.143 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.143    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[7]_i_1__0_n_0
    SLICE_X28Y99         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.845    -0.870    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.092    -0.275    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RISCV_demonstrator_clk_wiz_0_1
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X2Y0      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X2Y1      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X1Y1      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X2Y7      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X0Y9      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X3Y5      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X4Y2      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X4Y1      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X1Y0      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X0Y6      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_4_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         62.500      61.520     SLICE_X26Y87     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         62.500      61.520     SLICE_X26Y87     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         62.500      61.520     SLICE_X30Y88     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         62.500      61.520     SLICE_X30Y88     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         62.500      61.520     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         62.500      61.520     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         62.500      61.520     SLICE_X30Y86     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         62.500      61.520     SLICE_X30Y86     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         62.500      61.520     SLICE_X26Y86     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         62.500      61.520     SLICE_X26Y86     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         62.500      61.520     SLICE_X26Y87     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         62.500      61.520     SLICE_X26Y87     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         62.500      61.520     SLICE_X30Y88     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         62.500      61.520     SLICE_X30Y88     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         62.500      61.520     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         62.500      61.520     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         62.500      61.520     SLICE_X30Y86     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         62.500      61.520     SLICE_X30Y86     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         62.500      61.520     SLICE_X26Y86     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         62.500      61.520     SLICE_X26Y86     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RISCV_demonstrator_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.080ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.560ns  (logic 7.878ns (32.077%)  route 16.682ns (67.923%))
  Logic Levels:           28  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns = ( 48.336 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    -0.899    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047     3.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493     5.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000     5.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422     6.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313     6.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.362     7.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.124     7.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.327     7.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.793 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4/O
                         net (fo=1, routed)           0.433     8.225    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.349 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.809     9.158    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.124     9.282 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.655     9.937    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.061 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.762    10.823    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X45Y39         LUT3 (Prop_lut3_I2_O)        0.124    10.947 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4/O
                         net (fo=2, routed)           0.631    11.578    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.124    11.702 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.378    13.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.124    13.205 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146/O
                         net (fo=1, routed)           0.000    13.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116/CO[3]
                         net (fo=1, routed)           0.000    13.737    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.851 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77/CO[3]
                         net (fo=1, routed)           0.000    13.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.079 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_44/CO[2]
                         net (fo=35, routed)          1.084    15.163    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_26[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.313    15.476 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_23/O
                         net (fo=36, routed)          1.383    16.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_11_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124    16.983 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           1.092    18.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.199 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.318    18.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.160    19.801    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124    19.925 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868/O
                         net (fo=1, routed)           0.000    19.925    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868_n_0
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245    20.170 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594/O
                         net (fo=1, routed)           0.000    20.170    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594_n_0
    SLICE_X65Y37         MUXF8 (Prop_muxf8_I0_O)      0.104    20.274 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335/O
                         net (fo=1, routed)           0.969    21.243    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.316    21.559 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133/O
                         net (fo=1, routed)           0.000    21.559    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    21.773 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    21.773    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X58Y40         MUXF8 (Prop_muxf8_I1_O)      0.088    21.861 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.950    22.811    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X53Y41         LUT6 (Prop_lut6_I4_O)        0.319    23.130 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[17]_i_3/O
                         net (fo=1, routed)           0.407    23.537    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[17]_i_3_n_0
    SLICE_X53Y41         LUT5 (Prop_lut5_I2_O)        0.124    23.661 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[17]_i_1/O
                         net (fo=1, routed)           0.000    23.661    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[16]
    SLICE_X53Y41         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.481    48.336    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X53Y41         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]/C
                         clock pessimism              0.467    48.803    
                         clock uncertainty           -0.093    48.710    
    SLICE_X53Y41         FDCE (Setup_fdce_C_D)        0.031    48.741    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]
  -------------------------------------------------------------------
                         required time                         48.741    
                         arrival time                         -23.661    
  -------------------------------------------------------------------
                         slack                                 25.080    

Slack (MET) :             25.102ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.609ns  (logic 7.878ns (32.013%)  route 16.731ns (67.987%))
  Logic Levels:           28  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 48.407 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    -0.899    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047     3.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493     5.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000     5.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422     6.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313     6.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.362     7.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.124     7.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.327     7.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.793 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4/O
                         net (fo=1, routed)           0.433     8.225    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.349 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.809     9.158    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.124     9.282 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.655     9.937    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.061 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.762    10.823    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X45Y39         LUT3 (Prop_lut3_I2_O)        0.124    10.947 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4/O
                         net (fo=2, routed)           0.631    11.578    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.124    11.702 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.378    13.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.124    13.205 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146/O
                         net (fo=1, routed)           0.000    13.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116/CO[3]
                         net (fo=1, routed)           0.000    13.737    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.851 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77/CO[3]
                         net (fo=1, routed)           0.000    13.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.079 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_44/CO[2]
                         net (fo=35, routed)          1.084    15.163    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_26[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.313    15.476 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_23/O
                         net (fo=36, routed)          1.383    16.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_11_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124    16.983 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           1.092    18.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.199 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.318    18.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.160    19.801    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124    19.925 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868/O
                         net (fo=1, routed)           0.000    19.925    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868_n_0
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245    20.170 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594/O
                         net (fo=1, routed)           0.000    20.170    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594_n_0
    SLICE_X65Y37         MUXF8 (Prop_muxf8_I0_O)      0.104    20.274 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335/O
                         net (fo=1, routed)           0.969    21.243    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.316    21.559 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133/O
                         net (fo=1, routed)           0.000    21.559    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    21.773 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    21.773    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X58Y40         MUXF8 (Prop_muxf8_I1_O)      0.088    21.861 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.939    22.800    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X55Y42         LUT6 (Prop_lut6_I4_O)        0.319    23.119 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[26]_i_3/O
                         net (fo=1, routed)           0.467    23.586    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[26]_i_3_n_0
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124    23.710 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[26]_i_1/O
                         net (fo=1, routed)           0.000    23.710    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[25]
    SLICE_X55Y41         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.552    48.407    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X55Y41         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]/C
                         clock pessimism              0.467    48.874    
                         clock uncertainty           -0.093    48.781    
    SLICE_X55Y41         FDCE (Setup_fdce_C_D)        0.031    48.812    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]
  -------------------------------------------------------------------
                         required time                         48.812    
                         arrival time                         -23.710    
  -------------------------------------------------------------------
                         slack                                 25.102    

Slack (MET) :             25.119ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.588ns  (logic 7.878ns (32.039%)  route 16.710ns (67.960%))
  Logic Levels:           28  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 48.406 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    -0.899    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047     3.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493     5.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000     5.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422     6.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313     6.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.362     7.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.124     7.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.327     7.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.793 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4/O
                         net (fo=1, routed)           0.433     8.225    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.349 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.809     9.158    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.124     9.282 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.655     9.937    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.061 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.762    10.823    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X45Y39         LUT3 (Prop_lut3_I2_O)        0.124    10.947 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4/O
                         net (fo=2, routed)           0.631    11.578    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.124    11.702 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.378    13.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.124    13.205 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146/O
                         net (fo=1, routed)           0.000    13.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116/CO[3]
                         net (fo=1, routed)           0.000    13.737    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.851 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77/CO[3]
                         net (fo=1, routed)           0.000    13.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.079 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_44/CO[2]
                         net (fo=35, routed)          1.084    15.163    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_26[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.313    15.476 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_23/O
                         net (fo=36, routed)          1.383    16.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_11_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124    16.983 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           1.092    18.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.199 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.318    18.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.160    19.801    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124    19.925 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868/O
                         net (fo=1, routed)           0.000    19.925    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868_n_0
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245    20.170 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594/O
                         net (fo=1, routed)           0.000    20.170    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594_n_0
    SLICE_X65Y37         MUXF8 (Prop_muxf8_I0_O)      0.104    20.274 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335/O
                         net (fo=1, routed)           0.969    21.243    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.316    21.559 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133/O
                         net (fo=1, routed)           0.000    21.559    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    21.773 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    21.773    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X58Y40         MUXF8 (Prop_muxf8_I1_O)      0.088    21.861 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.760    22.621    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X55Y43         LUT6 (Prop_lut6_I4_O)        0.319    22.940 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[8]_i_3/O
                         net (fo=1, routed)           0.626    23.566    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[8]_i_3_n_0
    SLICE_X55Y39         LUT5 (Prop_lut5_I2_O)        0.124    23.690 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[8]_i_1/O
                         net (fo=1, routed)           0.000    23.690    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[7]
    SLICE_X55Y39         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.551    48.406    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X55Y39         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]/C
                         clock pessimism              0.467    48.873    
                         clock uncertainty           -0.093    48.780    
    SLICE_X55Y39         FDCE (Setup_fdce_C_D)        0.029    48.809    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]
  -------------------------------------------------------------------
                         required time                         48.809    
                         arrival time                         -23.690    
  -------------------------------------------------------------------
                         slack                                 25.119    

Slack (MET) :             25.123ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.515ns  (logic 7.878ns (32.135%)  route 16.637ns (67.865%))
  Logic Levels:           28  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 48.335 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    -0.899    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047     3.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493     5.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000     5.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422     6.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313     6.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.362     7.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.124     7.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.327     7.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.793 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4/O
                         net (fo=1, routed)           0.433     8.225    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.349 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.809     9.158    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.124     9.282 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.655     9.937    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.061 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.762    10.823    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X45Y39         LUT3 (Prop_lut3_I2_O)        0.124    10.947 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4/O
                         net (fo=2, routed)           0.631    11.578    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.124    11.702 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.378    13.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.124    13.205 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146/O
                         net (fo=1, routed)           0.000    13.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116/CO[3]
                         net (fo=1, routed)           0.000    13.737    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.851 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77/CO[3]
                         net (fo=1, routed)           0.000    13.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.079 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_44/CO[2]
                         net (fo=35, routed)          1.084    15.163    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_26[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.313    15.476 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_23/O
                         net (fo=36, routed)          1.383    16.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_11_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124    16.983 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           1.092    18.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.199 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.318    18.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.160    19.801    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124    19.925 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868/O
                         net (fo=1, routed)           0.000    19.925    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868_n_0
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245    20.170 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594/O
                         net (fo=1, routed)           0.000    20.170    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594_n_0
    SLICE_X65Y37         MUXF8 (Prop_muxf8_I0_O)      0.104    20.274 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335/O
                         net (fo=1, routed)           0.969    21.243    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.316    21.559 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133/O
                         net (fo=1, routed)           0.000    21.559    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    21.773 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    21.773    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X58Y40         MUXF8 (Prop_muxf8_I1_O)      0.088    21.861 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.823    22.684    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.319    23.003 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[18]_i_3/O
                         net (fo=1, routed)           0.490    23.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[18]_i_3_n_0
    SLICE_X52Y40         LUT5 (Prop_lut5_I2_O)        0.124    23.616 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[18]_i_1/O
                         net (fo=1, routed)           0.000    23.616    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[17]
    SLICE_X52Y40         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.480    48.335    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X52Y40         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]/C
                         clock pessimism              0.467    48.802    
                         clock uncertainty           -0.093    48.709    
    SLICE_X52Y40         FDCE (Setup_fdce_C_D)        0.031    48.740    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]
  -------------------------------------------------------------------
                         required time                         48.740    
                         arrival time                         -23.616    
  -------------------------------------------------------------------
                         slack                                 25.123    

Slack (MET) :             25.196ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.627ns  (logic 7.649ns (31.060%)  route 16.978ns (68.940%))
  Logic Levels:           24  (CARRY4=3 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 48.421 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    -0.899    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047     3.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493     5.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000     5.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422     6.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313     6.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.666     7.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.118     7.640 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.340     7.980    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X38Y27         LUT6 (Prop_lut6_I2_O)        0.326     8.306 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.437     8.743    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.867 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.496     9.363    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X44Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.487 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          1.094    10.580    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I0_O)        0.124    10.704 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64/O
                         net (fo=5, routed)           1.217    11.922    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.046 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26/O
                         net (fo=1, routed)           0.000    12.046    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26_n_0
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I0_O)      0.209    12.255 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12/O
                         net (fo=2, routed)           0.575    12.829    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12_n_0
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.297    13.126 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          0.960    14.087    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.124    14.211 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109/O
                         net (fo=3, routed)           0.850    15.061    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.185 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000    15.185    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X46Y21         MUXF7 (Prop_muxf7_I1_O)      0.214    15.399 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.573    15.973    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.297    16.270 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.954    17.224    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I2_O)        0.124    17.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         1.161    18.508    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][46]_0
    SLICE_X28Y20         LUT3 (Prop_lut3_I1_O)        0.150    18.658 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_writeback_q_i_6/O
                         net (fo=5, routed)           1.232    19.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/lsu_opcode_opcode_w[20]
    SLICE_X25Y27         LUT6 (Prop_lut6_I4_O)        0.326    20.216 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    20.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.463 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          1.174    21.637    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[0]
    SLICE_X20Y28         LUT2 (Prop_lut2_I1_O)        0.325    21.962 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.698    22.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I5_O)        0.355    23.015 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.589    23.604    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X19Y27         LUT6 (Prop_lut6_I3_O)        0.124    23.728 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[25]_i_1/O
                         net (fo=1, routed)           0.000    23.728    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[25]
    SLICE_X19Y27         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.566    48.421    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X19Y27         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/C
                         clock pessimism              0.567    48.989    
                         clock uncertainty           -0.093    48.895    
    SLICE_X19Y27         FDCE (Setup_fdce_C_D)        0.029    48.924    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         48.924    
                         arrival time                         -23.728    
  -------------------------------------------------------------------
                         slack                                 25.196    

Slack (MET) :             25.255ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.568ns  (logic 7.649ns (31.135%)  route 16.919ns (68.865%))
  Logic Levels:           24  (CARRY4=3 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 48.420 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    -0.899    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047     3.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493     5.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000     5.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422     6.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313     6.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.666     7.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.118     7.640 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.340     7.980    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X38Y27         LUT6 (Prop_lut6_I2_O)        0.326     8.306 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.437     8.743    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.867 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.496     9.363    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X44Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.487 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          1.094    10.580    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I0_O)        0.124    10.704 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64/O
                         net (fo=5, routed)           1.217    11.922    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.046 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26/O
                         net (fo=1, routed)           0.000    12.046    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26_n_0
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I0_O)      0.209    12.255 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12/O
                         net (fo=2, routed)           0.575    12.829    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12_n_0
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.297    13.126 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          0.960    14.087    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.124    14.211 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109/O
                         net (fo=3, routed)           0.850    15.061    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.185 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000    15.185    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X46Y21         MUXF7 (Prop_muxf7_I1_O)      0.214    15.399 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.573    15.973    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.297    16.270 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.954    17.224    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I2_O)        0.124    17.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         1.161    18.508    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][46]_0
    SLICE_X28Y20         LUT3 (Prop_lut3_I1_O)        0.150    18.658 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_writeback_q_i_6/O
                         net (fo=5, routed)           1.232    19.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/lsu_opcode_opcode_w[20]
    SLICE_X25Y27         LUT6 (Prop_lut6_I4_O)        0.326    20.216 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    20.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.463 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          1.174    21.637    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[0]
    SLICE_X20Y28         LUT2 (Prop_lut2_I1_O)        0.325    21.962 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.698    22.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I5_O)        0.355    23.015 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.530    23.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X19Y26         LUT6 (Prop_lut6_I3_O)        0.124    23.669 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[26]_i_1/O
                         net (fo=1, routed)           0.000    23.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[26]
    SLICE_X19Y26         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.565    48.420    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X19Y26         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/C
                         clock pessimism              0.567    48.988    
                         clock uncertainty           -0.093    48.894    
    SLICE_X19Y26         FDCE (Setup_fdce_C_D)        0.029    48.923    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         48.923    
                         arrival time                         -23.669    
  -------------------------------------------------------------------
                         slack                                 25.255    

Slack (MET) :             25.257ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.501ns  (logic 7.878ns (32.154%)  route 16.623ns (67.846%))
  Logic Levels:           28  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 48.408 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    -0.899    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047     3.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493     5.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000     5.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422     6.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313     6.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.362     7.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.124     7.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.327     7.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.793 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4/O
                         net (fo=1, routed)           0.433     8.225    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.349 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.809     9.158    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.124     9.282 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.655     9.937    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.061 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.762    10.823    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X45Y39         LUT3 (Prop_lut3_I2_O)        0.124    10.947 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4/O
                         net (fo=2, routed)           0.631    11.578    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.124    11.702 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.378    13.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.124    13.205 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146/O
                         net (fo=1, routed)           0.000    13.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116/CO[3]
                         net (fo=1, routed)           0.000    13.737    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.851 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77/CO[3]
                         net (fo=1, routed)           0.000    13.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.079 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_44/CO[2]
                         net (fo=35, routed)          1.084    15.163    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_26[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.313    15.476 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_23/O
                         net (fo=36, routed)          1.383    16.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_11_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124    16.983 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           1.092    18.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.199 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.318    18.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.160    19.801    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124    19.925 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868/O
                         net (fo=1, routed)           0.000    19.925    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868_n_0
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245    20.170 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594/O
                         net (fo=1, routed)           0.000    20.170    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594_n_0
    SLICE_X65Y37         MUXF8 (Prop_muxf8_I0_O)      0.104    20.274 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335/O
                         net (fo=1, routed)           0.969    21.243    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.316    21.559 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133/O
                         net (fo=1, routed)           0.000    21.559    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    21.773 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    21.773    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X58Y40         MUXF8 (Prop_muxf8_I1_O)      0.088    21.861 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.882    22.743    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X54Y44         LUT6 (Prop_lut6_I4_O)        0.319    23.062 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[25]_i_3/O
                         net (fo=1, routed)           0.416    23.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[25]_i_3_n_0
    SLICE_X54Y43         LUT5 (Prop_lut5_I2_O)        0.124    23.602 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[25]_i_1/O
                         net (fo=1, routed)           0.000    23.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[24]
    SLICE_X54Y43         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.553    48.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X54Y43         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]/C
                         clock pessimism              0.467    48.875    
                         clock uncertainty           -0.093    48.782    
    SLICE_X54Y43         FDCE (Setup_fdce_C_D)        0.077    48.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]
  -------------------------------------------------------------------
                         required time                         48.859    
                         arrival time                         -23.602    
  -------------------------------------------------------------------
                         slack                                 25.257    

Slack (MET) :             25.261ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.564ns  (logic 7.649ns (31.139%)  route 16.915ns (68.861%))
  Logic Levels:           24  (CARRY4=3 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 48.421 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    -0.899    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047     3.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493     5.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000     5.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422     6.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313     6.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.666     7.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.118     7.640 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.340     7.980    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X38Y27         LUT6 (Prop_lut6_I2_O)        0.326     8.306 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.437     8.743    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.867 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.496     9.363    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X44Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.487 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          1.094    10.580    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I0_O)        0.124    10.704 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64/O
                         net (fo=5, routed)           1.217    11.922    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.046 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26/O
                         net (fo=1, routed)           0.000    12.046    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26_n_0
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I0_O)      0.209    12.255 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12/O
                         net (fo=2, routed)           0.575    12.829    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12_n_0
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.297    13.126 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          0.960    14.087    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.124    14.211 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109/O
                         net (fo=3, routed)           0.850    15.061    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.185 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000    15.185    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X46Y21         MUXF7 (Prop_muxf7_I1_O)      0.214    15.399 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.573    15.973    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.297    16.270 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.954    17.224    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I2_O)        0.124    17.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         1.161    18.508    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][46]_0
    SLICE_X28Y20         LUT3 (Prop_lut3_I1_O)        0.150    18.658 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_writeback_q_i_6/O
                         net (fo=5, routed)           1.232    19.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/lsu_opcode_opcode_w[20]
    SLICE_X25Y27         LUT6 (Prop_lut6_I4_O)        0.326    20.216 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    20.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.463 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          1.174    21.637    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[0]
    SLICE_X20Y28         LUT2 (Prop_lut2_I1_O)        0.325    21.962 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.698    22.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I5_O)        0.355    23.015 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.526    23.541    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X19Y27         LUT6 (Prop_lut6_I3_O)        0.124    23.665 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[27]_i_1/O
                         net (fo=1, routed)           0.000    23.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[27]
    SLICE_X19Y27         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.566    48.421    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X19Y27         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[27]/C
                         clock pessimism              0.567    48.989    
                         clock uncertainty           -0.093    48.895    
    SLICE_X19Y27         FDCE (Setup_fdce_C_D)        0.031    48.926    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[27]
  -------------------------------------------------------------------
                         required time                         48.926    
                         arrival time                         -23.665    
  -------------------------------------------------------------------
                         slack                                 25.261    

Slack (MET) :             25.282ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.595ns  (logic 7.649ns (31.100%)  route 16.946ns (68.900%))
  Logic Levels:           24  (CARRY4=3 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 48.422 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    -0.899    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047     3.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493     5.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000     5.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422     6.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313     6.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.666     7.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.118     7.640 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.340     7.980    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X38Y27         LUT6 (Prop_lut6_I2_O)        0.326     8.306 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.437     8.743    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.867 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.496     9.363    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X44Y24         LUT6 (Prop_lut6_I2_O)        0.124     9.487 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          1.094    10.580    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I0_O)        0.124    10.704 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64/O
                         net (fo=5, routed)           1.217    11.922    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124    12.046 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26/O
                         net (fo=1, routed)           0.000    12.046    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26_n_0
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I0_O)      0.209    12.255 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12/O
                         net (fo=2, routed)           0.575    12.829    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12_n_0
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.297    13.126 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          0.960    14.087    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.124    14.211 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109/O
                         net (fo=3, routed)           0.850    15.061    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124    15.185 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000    15.185    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X46Y21         MUXF7 (Prop_muxf7_I1_O)      0.214    15.399 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.573    15.973    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.297    16.270 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.954    17.224    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I2_O)        0.124    17.348 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         1.161    18.508    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][46]_0
    SLICE_X28Y20         LUT3 (Prop_lut3_I1_O)        0.150    18.658 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_writeback_q_i_6/O
                         net (fo=5, routed)           1.232    19.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/lsu_opcode_opcode_w[20]
    SLICE_X25Y27         LUT6 (Prop_lut6_I4_O)        0.326    20.216 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    20.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.463 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          1.174    21.637    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[0]
    SLICE_X20Y28         LUT2 (Prop_lut2_I1_O)        0.325    21.962 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.698    22.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I5_O)        0.355    23.015 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.557    23.572    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X20Y28         LUT6 (Prop_lut6_I3_O)        0.124    23.696 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[28]_i_1/O
                         net (fo=1, routed)           0.000    23.696    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[28]
    SLICE_X20Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.567    48.422    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X20Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]/C
                         clock pessimism              0.567    48.990    
                         clock uncertainty           -0.093    48.896    
    SLICE_X20Y28         FDCE (Setup_fdce_C_D)        0.081    48.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]
  -------------------------------------------------------------------
                         required time                         48.977    
                         arrival time                         -23.696    
  -------------------------------------------------------------------
                         slack                                 25.282    

Slack (MET) :             25.302ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.407ns  (logic 7.878ns (32.277%)  route 16.529ns (67.723%))
  Logic Levels:           28  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 48.408 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    -0.899    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047     3.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493     5.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124     5.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000     5.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422     6.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313     6.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.362     7.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.124     7.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.327     7.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124     7.793 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4/O
                         net (fo=1, routed)           0.433     8.225    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.349 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.809     9.158    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.124     9.282 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.655     9.937    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.061 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.762    10.823    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X45Y39         LUT3 (Prop_lut3_I2_O)        0.124    10.947 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4/O
                         net (fo=2, routed)           0.631    11.578    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.124    11.702 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.378    13.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.124    13.205 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146/O
                         net (fo=1, routed)           0.000    13.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116/CO[3]
                         net (fo=1, routed)           0.000    13.737    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.851 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77/CO[3]
                         net (fo=1, routed)           0.000    13.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.079 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_44/CO[2]
                         net (fo=35, routed)          1.084    15.163    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_26[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.313    15.476 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_23/O
                         net (fo=36, routed)          1.383    16.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_11_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124    16.983 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           1.092    18.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I4_O)        0.124    18.199 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.318    18.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I1_O)        0.124    18.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.160    19.801    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124    19.925 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868/O
                         net (fo=1, routed)           0.000    19.925    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868_n_0
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245    20.170 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594/O
                         net (fo=1, routed)           0.000    20.170    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594_n_0
    SLICE_X65Y37         MUXF8 (Prop_muxf8_I0_O)      0.104    20.274 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335/O
                         net (fo=1, routed)           0.969    21.243    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.316    21.559 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133/O
                         net (fo=1, routed)           0.000    21.559    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I1_O)      0.214    21.773 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000    21.773    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X58Y40         MUXF8 (Prop_muxf8_I1_O)      0.088    21.861 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.704    22.565    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X56Y43         LUT6 (Prop_lut6_I4_O)        0.319    22.884 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[23]_i_3/O
                         net (fo=1, routed)           0.501    23.385    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[23]_i_3_n_0
    SLICE_X56Y42         LUT5 (Prop_lut5_I2_O)        0.124    23.509 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[23]_i_1/O
                         net (fo=1, routed)           0.000    23.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[22]
    SLICE_X56Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.553    48.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X56Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]/C
                         clock pessimism              0.467    48.875    
                         clock uncertainty           -0.093    48.782    
    SLICE_X56Y42         FDCE (Setup_fdce_C_D)        0.029    48.811    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]
  -------------------------------------------------------------------
                         required time                         48.811    
                         arrival time                         -23.509    
  -------------------------------------------------------------------
                         slack                                 25.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.659    -0.548    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.420 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.119    -0.301    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X30Y101        SRLC32E                                      r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.931    -0.784    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y101        SRLC32E                                      r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism              0.249    -0.535    
    SLICE_X30Y101        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129    -0.406    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.659    -0.548    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.297    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[1]
    SLICE_X30Y101        SRLC32E                                      r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.931    -0.784    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y101        SRLC32E                                      r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism              0.252    -0.532    
    SLICE_X30Y101        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.417    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.656    -0.551    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y110        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.295    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X26Y109        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.928    -0.787    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y109        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism              0.270    -0.517    
    SLICE_X26Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.415    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.659    -0.548    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.351    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X31Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.931    -0.784    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism              0.236    -0.548    
    SLICE_X31Y101        FDRE (Hold_fdre_C_D)         0.071    -0.477    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.658    -0.549    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y104        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.058    -0.350    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[11]
    SLICE_X28Y104        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.930    -0.785    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y104        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                         clock pessimism              0.236    -0.549    
    SLICE_X28Y104        FDRE (Hold_fdre_C_D)         0.071    -0.478    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.638    -0.569    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X37Y106        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.316    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X36Y107        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.909    -0.806    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X36Y107        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism              0.252    -0.554    
    SLICE_X36Y107        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.446    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.565%)  route 0.167ns (50.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.653    -0.554    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y111        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.167    -0.223    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y109        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.928    -0.787    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y109        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism              0.250    -0.537    
    SLICE_X26Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.354    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.638    -0.569    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X48Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.363    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X48Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.911    -0.804    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X48Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.569    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.075    -0.494    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.658    -0.549    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y104        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.065    -0.343    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[10]
    SLICE_X28Y104        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.930    -0.785    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y104        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                         clock pessimism              0.236    -0.549    
    SLICE_X28Y104        FDRE (Hold_fdre_C_D)         0.075    -0.474    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.940%)  route 0.219ns (54.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.659    -0.548    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[7]/Q
                         net (fo=1, routed)           0.219    -0.188    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[7]
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.143 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.143    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[7]_i_1__0_n_0
    SLICE_X28Y99         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.845    -0.870    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.092    -0.275    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RISCV_demonstrator_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X2Y0      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X2Y1      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X1Y1      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X2Y7      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X0Y9      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X3Y5      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X4Y2      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X4Y1      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X1Y0      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_4_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X0Y6      RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_enc_ram/ram_reg_4_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X26Y87     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X26Y87     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X30Y88     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X30Y88     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X30Y86     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X30Y86     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X26Y86     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X26Y86     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X26Y87     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X26Y87     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X30Y88     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X30Y88     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X26Y89     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X30Y86     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X30Y86     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X26Y86     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X26Y86     RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0
  To Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RISCV_demonstrator_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        24.560ns  (logic 7.878ns (32.077%)  route 16.682ns (67.923%))
  Logic Levels:           28  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns = ( 123.336 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 99.101 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    99.101    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   101.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047   103.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124   103.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493   105.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124   105.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000   105.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   106.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422   106.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313   106.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.362   107.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.124   107.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.327   107.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124   107.793 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4/O
                         net (fo=1, routed)           0.433   108.225    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   108.349 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.809   109.158    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.124   109.282 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.655   109.937    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124   110.061 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.762   110.823    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X45Y39         LUT3 (Prop_lut3_I2_O)        0.124   110.947 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4/O
                         net (fo=2, routed)           0.631   111.578    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.124   111.702 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.378   113.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.124   113.205 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146/O
                         net (fo=1, routed)           0.000   113.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   113.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116/CO[3]
                         net (fo=1, routed)           0.000   113.737    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.851 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77/CO[3]
                         net (fo=1, routed)           0.000   113.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.079 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_44/CO[2]
                         net (fo=35, routed)          1.084   115.162    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_26[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.313   115.476 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_23/O
                         net (fo=36, routed)          1.383   116.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_11_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124   116.983 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           1.092   118.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I4_O)        0.124   118.199 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.318   118.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I1_O)        0.124   118.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.160   119.801    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124   119.925 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868/O
                         net (fo=1, routed)           0.000   119.925    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868_n_0
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245   120.170 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594/O
                         net (fo=1, routed)           0.000   120.170    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594_n_0
    SLICE_X65Y37         MUXF8 (Prop_muxf8_I0_O)      0.104   120.274 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335/O
                         net (fo=1, routed)           0.969   121.243    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.316   121.559 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133/O
                         net (fo=1, routed)           0.000   121.559    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I1_O)      0.214   121.773 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000   121.773    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X58Y40         MUXF8 (Prop_muxf8_I1_O)      0.088   121.861 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.950   122.811    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X53Y41         LUT6 (Prop_lut6_I4_O)        0.319   123.130 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[17]_i_3/O
                         net (fo=1, routed)           0.407   123.537    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[17]_i_3_n_0
    SLICE_X53Y41         LUT5 (Prop_lut5_I2_O)        0.124   123.661 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[17]_i_1/O
                         net (fo=1, routed)           0.000   123.661    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[16]
    SLICE_X53Y41         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.481   123.337    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X53Y41         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]/C
                         clock pessimism              0.467   123.803    
                         clock uncertainty           -0.093   123.710    
    SLICE_X53Y41         FDCE (Setup_fdce_C_D)        0.031   123.741    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]
  -------------------------------------------------------------------
                         required time                        123.741    
                         arrival time                        -123.661    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        24.609ns  (logic 7.878ns (32.013%)  route 16.731ns (67.987%))
  Logic Levels:           28  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 123.407 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 99.101 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    99.101    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   101.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047   103.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124   103.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493   105.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124   105.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000   105.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   106.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422   106.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313   106.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.362   107.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.124   107.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.327   107.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124   107.793 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4/O
                         net (fo=1, routed)           0.433   108.225    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   108.349 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.809   109.158    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.124   109.282 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.655   109.937    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124   110.061 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.762   110.823    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X45Y39         LUT3 (Prop_lut3_I2_O)        0.124   110.947 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4/O
                         net (fo=2, routed)           0.631   111.578    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.124   111.702 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.378   113.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.124   113.205 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146/O
                         net (fo=1, routed)           0.000   113.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   113.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116/CO[3]
                         net (fo=1, routed)           0.000   113.737    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.851 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77/CO[3]
                         net (fo=1, routed)           0.000   113.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.079 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_44/CO[2]
                         net (fo=35, routed)          1.084   115.162    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_26[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.313   115.476 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_23/O
                         net (fo=36, routed)          1.383   116.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_11_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124   116.983 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           1.092   118.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I4_O)        0.124   118.199 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.318   118.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I1_O)        0.124   118.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.160   119.801    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124   119.925 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868/O
                         net (fo=1, routed)           0.000   119.925    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868_n_0
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245   120.170 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594/O
                         net (fo=1, routed)           0.000   120.170    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594_n_0
    SLICE_X65Y37         MUXF8 (Prop_muxf8_I0_O)      0.104   120.274 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335/O
                         net (fo=1, routed)           0.969   121.243    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.316   121.559 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133/O
                         net (fo=1, routed)           0.000   121.559    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I1_O)      0.214   121.773 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000   121.773    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X58Y40         MUXF8 (Prop_muxf8_I1_O)      0.088   121.861 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.939   122.800    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X55Y42         LUT6 (Prop_lut6_I4_O)        0.319   123.119 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[26]_i_3/O
                         net (fo=1, routed)           0.467   123.586    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[26]_i_3_n_0
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124   123.710 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[26]_i_1/O
                         net (fo=1, routed)           0.000   123.710    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[25]
    SLICE_X55Y41         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.552   123.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X55Y41         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]/C
                         clock pessimism              0.467   123.874    
                         clock uncertainty           -0.093   123.781    
    SLICE_X55Y41         FDCE (Setup_fdce_C_D)        0.031   123.812    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]
  -------------------------------------------------------------------
                         required time                        123.812    
                         arrival time                        -123.710    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        24.588ns  (logic 7.878ns (32.039%)  route 16.710ns (67.960%))
  Logic Levels:           28  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 123.406 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 99.101 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    99.101    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   101.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047   103.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124   103.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493   105.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124   105.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000   105.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   106.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422   106.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313   106.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.362   107.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.124   107.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.327   107.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124   107.793 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4/O
                         net (fo=1, routed)           0.433   108.225    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   108.349 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.809   109.158    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.124   109.282 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.655   109.937    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124   110.061 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.762   110.823    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X45Y39         LUT3 (Prop_lut3_I2_O)        0.124   110.947 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4/O
                         net (fo=2, routed)           0.631   111.578    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.124   111.702 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.378   113.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.124   113.205 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146/O
                         net (fo=1, routed)           0.000   113.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   113.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116/CO[3]
                         net (fo=1, routed)           0.000   113.737    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.851 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77/CO[3]
                         net (fo=1, routed)           0.000   113.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.079 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_44/CO[2]
                         net (fo=35, routed)          1.084   115.162    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_26[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.313   115.476 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_23/O
                         net (fo=36, routed)          1.383   116.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_11_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124   116.983 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           1.092   118.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I4_O)        0.124   118.199 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.318   118.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I1_O)        0.124   118.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.160   119.801    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124   119.925 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868/O
                         net (fo=1, routed)           0.000   119.925    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868_n_0
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245   120.170 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594/O
                         net (fo=1, routed)           0.000   120.170    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594_n_0
    SLICE_X65Y37         MUXF8 (Prop_muxf8_I0_O)      0.104   120.274 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335/O
                         net (fo=1, routed)           0.969   121.243    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.316   121.559 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133/O
                         net (fo=1, routed)           0.000   121.559    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I1_O)      0.214   121.773 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000   121.773    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X58Y40         MUXF8 (Prop_muxf8_I1_O)      0.088   121.861 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.760   122.621    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X55Y43         LUT6 (Prop_lut6_I4_O)        0.319   122.940 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[8]_i_3/O
                         net (fo=1, routed)           0.626   123.566    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[8]_i_3_n_0
    SLICE_X55Y39         LUT5 (Prop_lut5_I2_O)        0.124   123.690 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[8]_i_1/O
                         net (fo=1, routed)           0.000   123.690    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[7]
    SLICE_X55Y39         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.551   123.407    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X55Y39         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]/C
                         clock pessimism              0.467   123.873    
                         clock uncertainty           -0.093   123.780    
    SLICE_X55Y39         FDCE (Setup_fdce_C_D)        0.029   123.809    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]
  -------------------------------------------------------------------
                         required time                        123.809    
                         arrival time                        -123.690    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        24.515ns  (logic 7.878ns (32.135%)  route 16.637ns (67.865%))
  Logic Levels:           28  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 123.335 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 99.101 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    99.101    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   101.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047   103.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124   103.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493   105.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124   105.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000   105.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   106.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422   106.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313   106.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.362   107.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.124   107.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.327   107.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124   107.793 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4/O
                         net (fo=1, routed)           0.433   108.225    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   108.349 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.809   109.158    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.124   109.282 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.655   109.937    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124   110.061 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.762   110.823    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X45Y39         LUT3 (Prop_lut3_I2_O)        0.124   110.947 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4/O
                         net (fo=2, routed)           0.631   111.578    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.124   111.702 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.378   113.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.124   113.205 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146/O
                         net (fo=1, routed)           0.000   113.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   113.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116/CO[3]
                         net (fo=1, routed)           0.000   113.737    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.851 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77/CO[3]
                         net (fo=1, routed)           0.000   113.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.079 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_44/CO[2]
                         net (fo=35, routed)          1.084   115.162    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_26[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.313   115.476 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_23/O
                         net (fo=36, routed)          1.383   116.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_11_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124   116.983 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           1.092   118.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I4_O)        0.124   118.199 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.318   118.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I1_O)        0.124   118.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.160   119.801    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124   119.925 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868/O
                         net (fo=1, routed)           0.000   119.925    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868_n_0
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245   120.170 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594/O
                         net (fo=1, routed)           0.000   120.170    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594_n_0
    SLICE_X65Y37         MUXF8 (Prop_muxf8_I0_O)      0.104   120.274 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335/O
                         net (fo=1, routed)           0.969   121.243    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.316   121.559 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133/O
                         net (fo=1, routed)           0.000   121.559    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I1_O)      0.214   121.773 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000   121.773    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X58Y40         MUXF8 (Prop_muxf8_I1_O)      0.088   121.861 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.823   122.684    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.319   123.003 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[18]_i_3/O
                         net (fo=1, routed)           0.490   123.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[18]_i_3_n_0
    SLICE_X52Y40         LUT5 (Prop_lut5_I2_O)        0.124   123.616 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[18]_i_1/O
                         net (fo=1, routed)           0.000   123.616    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[17]
    SLICE_X52Y40         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.480   123.336    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X52Y40         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]/C
                         clock pessimism              0.467   123.802    
                         clock uncertainty           -0.093   123.709    
    SLICE_X52Y40         FDCE (Setup_fdce_C_D)        0.031   123.740    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]
  -------------------------------------------------------------------
                         required time                        123.740    
                         arrival time                        -123.616    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        24.627ns  (logic 7.649ns (31.060%)  route 16.978ns (68.940%))
  Logic Levels:           24  (CARRY4=3 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 123.421 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 99.101 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    99.101    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   101.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047   103.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124   103.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493   105.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124   105.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000   105.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   106.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422   106.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313   106.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.666   107.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.118   107.640 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.340   107.980    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X38Y27         LUT6 (Prop_lut6_I2_O)        0.326   108.306 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.437   108.743    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.124   108.867 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.496   109.362    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X44Y24         LUT6 (Prop_lut6_I2_O)        0.124   109.486 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          1.094   110.580    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I0_O)        0.124   110.704 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64/O
                         net (fo=5, routed)           1.217   111.922    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   112.046 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26/O
                         net (fo=1, routed)           0.000   112.046    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26_n_0
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I0_O)      0.209   112.255 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12/O
                         net (fo=2, routed)           0.575   112.829    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12_n_0
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.297   113.126 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          0.960   114.087    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.124   114.211 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109/O
                         net (fo=3, routed)           0.850   115.061    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124   115.185 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000   115.185    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X46Y21         MUXF7 (Prop_muxf7_I1_O)      0.214   115.399 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.573   115.972    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.297   116.269 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.954   117.223    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I2_O)        0.124   117.347 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         1.161   118.508    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][46]_0
    SLICE_X28Y20         LUT3 (Prop_lut3_I1_O)        0.150   118.658 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_writeback_q_i_6/O
                         net (fo=5, routed)           1.232   119.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/lsu_opcode_opcode_w[20]
    SLICE_X25Y27         LUT6 (Prop_lut6_I4_O)        0.326   120.216 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000   120.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   120.463 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          1.174   121.637    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[0]
    SLICE_X20Y28         LUT2 (Prop_lut2_I1_O)        0.325   121.962 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.698   122.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I5_O)        0.355   123.015 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.589   123.604    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X19Y27         LUT6 (Prop_lut6_I3_O)        0.124   123.728 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[25]_i_1/O
                         net (fo=1, routed)           0.000   123.728    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[25]
    SLICE_X19Y27         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.566   123.422    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X19Y27         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/C
                         clock pessimism              0.567   123.989    
                         clock uncertainty           -0.093   123.895    
    SLICE_X19Y27         FDCE (Setup_fdce_C_D)        0.029   123.924    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]
  -------------------------------------------------------------------
                         required time                        123.924    
                         arrival time                        -123.728    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        24.568ns  (logic 7.649ns (31.135%)  route 16.919ns (68.865%))
  Logic Levels:           24  (CARRY4=3 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 123.420 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 99.101 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    99.101    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   101.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047   103.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124   103.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493   105.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124   105.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000   105.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   106.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422   106.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313   106.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.666   107.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.118   107.640 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.340   107.980    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X38Y27         LUT6 (Prop_lut6_I2_O)        0.326   108.306 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.437   108.743    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.124   108.867 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.496   109.362    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X44Y24         LUT6 (Prop_lut6_I2_O)        0.124   109.486 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          1.094   110.580    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I0_O)        0.124   110.704 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64/O
                         net (fo=5, routed)           1.217   111.922    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   112.046 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26/O
                         net (fo=1, routed)           0.000   112.046    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26_n_0
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I0_O)      0.209   112.255 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12/O
                         net (fo=2, routed)           0.575   112.829    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12_n_0
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.297   113.126 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          0.960   114.087    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.124   114.211 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109/O
                         net (fo=3, routed)           0.850   115.061    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124   115.185 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000   115.185    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X46Y21         MUXF7 (Prop_muxf7_I1_O)      0.214   115.399 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.573   115.972    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.297   116.269 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.954   117.223    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I2_O)        0.124   117.347 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         1.161   118.508    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][46]_0
    SLICE_X28Y20         LUT3 (Prop_lut3_I1_O)        0.150   118.658 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_writeback_q_i_6/O
                         net (fo=5, routed)           1.232   119.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/lsu_opcode_opcode_w[20]
    SLICE_X25Y27         LUT6 (Prop_lut6_I4_O)        0.326   120.216 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000   120.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   120.463 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          1.174   121.637    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[0]
    SLICE_X20Y28         LUT2 (Prop_lut2_I1_O)        0.325   121.962 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.698   122.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I5_O)        0.355   123.015 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.530   123.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X19Y26         LUT6 (Prop_lut6_I3_O)        0.124   123.669 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[26]_i_1/O
                         net (fo=1, routed)           0.000   123.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[26]
    SLICE_X19Y26         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.565   123.421    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X19Y26         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/C
                         clock pessimism              0.567   123.988    
                         clock uncertainty           -0.093   123.894    
    SLICE_X19Y26         FDCE (Setup_fdce_C_D)        0.029   123.923    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]
  -------------------------------------------------------------------
                         required time                        123.923    
                         arrival time                        -123.669    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        24.501ns  (logic 7.878ns (32.154%)  route 16.623ns (67.846%))
  Logic Levels:           28  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 123.408 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 99.101 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    99.101    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   101.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047   103.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124   103.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493   105.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124   105.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000   105.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   106.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422   106.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313   106.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.362   107.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.124   107.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.327   107.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124   107.793 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4/O
                         net (fo=1, routed)           0.433   108.225    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   108.349 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.809   109.158    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.124   109.282 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.655   109.937    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124   110.061 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.762   110.823    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X45Y39         LUT3 (Prop_lut3_I2_O)        0.124   110.947 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4/O
                         net (fo=2, routed)           0.631   111.578    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.124   111.702 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.378   113.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.124   113.205 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146/O
                         net (fo=1, routed)           0.000   113.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   113.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116/CO[3]
                         net (fo=1, routed)           0.000   113.737    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.851 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77/CO[3]
                         net (fo=1, routed)           0.000   113.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.079 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_44/CO[2]
                         net (fo=35, routed)          1.084   115.162    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_26[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.313   115.476 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_23/O
                         net (fo=36, routed)          1.383   116.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_11_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124   116.983 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           1.092   118.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I4_O)        0.124   118.199 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.318   118.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I1_O)        0.124   118.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.160   119.801    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124   119.925 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868/O
                         net (fo=1, routed)           0.000   119.925    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868_n_0
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245   120.170 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594/O
                         net (fo=1, routed)           0.000   120.170    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594_n_0
    SLICE_X65Y37         MUXF8 (Prop_muxf8_I0_O)      0.104   120.274 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335/O
                         net (fo=1, routed)           0.969   121.243    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.316   121.559 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133/O
                         net (fo=1, routed)           0.000   121.559    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I1_O)      0.214   121.773 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000   121.773    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X58Y40         MUXF8 (Prop_muxf8_I1_O)      0.088   121.861 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.882   122.743    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X54Y44         LUT6 (Prop_lut6_I4_O)        0.319   123.062 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[25]_i_3/O
                         net (fo=1, routed)           0.416   123.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[25]_i_3_n_0
    SLICE_X54Y43         LUT5 (Prop_lut5_I2_O)        0.124   123.602 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[25]_i_1/O
                         net (fo=1, routed)           0.000   123.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[24]
    SLICE_X54Y43         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.553   123.409    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X54Y43         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]/C
                         clock pessimism              0.467   123.875    
                         clock uncertainty           -0.093   123.782    
    SLICE_X54Y43         FDCE (Setup_fdce_C_D)        0.077   123.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]
  -------------------------------------------------------------------
                         required time                        123.859    
                         arrival time                        -123.602    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        24.564ns  (logic 7.649ns (31.139%)  route 16.915ns (68.861%))
  Logic Levels:           24  (CARRY4=3 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 123.421 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 99.101 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    99.101    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   101.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047   103.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124   103.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493   105.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124   105.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000   105.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   106.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422   106.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313   106.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.666   107.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.118   107.640 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.340   107.980    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X38Y27         LUT6 (Prop_lut6_I2_O)        0.326   108.306 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.437   108.743    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.124   108.867 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.496   109.362    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X44Y24         LUT6 (Prop_lut6_I2_O)        0.124   109.486 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          1.094   110.580    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I0_O)        0.124   110.704 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64/O
                         net (fo=5, routed)           1.217   111.922    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   112.046 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26/O
                         net (fo=1, routed)           0.000   112.046    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26_n_0
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I0_O)      0.209   112.255 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12/O
                         net (fo=2, routed)           0.575   112.829    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12_n_0
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.297   113.126 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          0.960   114.087    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.124   114.211 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109/O
                         net (fo=3, routed)           0.850   115.061    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124   115.185 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000   115.185    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X46Y21         MUXF7 (Prop_muxf7_I1_O)      0.214   115.399 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.573   115.972    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.297   116.269 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.954   117.223    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I2_O)        0.124   117.347 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         1.161   118.508    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][46]_0
    SLICE_X28Y20         LUT3 (Prop_lut3_I1_O)        0.150   118.658 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_writeback_q_i_6/O
                         net (fo=5, routed)           1.232   119.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/lsu_opcode_opcode_w[20]
    SLICE_X25Y27         LUT6 (Prop_lut6_I4_O)        0.326   120.216 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000   120.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   120.463 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          1.174   121.637    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[0]
    SLICE_X20Y28         LUT2 (Prop_lut2_I1_O)        0.325   121.962 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.698   122.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I5_O)        0.355   123.015 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.526   123.541    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X19Y27         LUT6 (Prop_lut6_I3_O)        0.124   123.665 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[27]_i_1/O
                         net (fo=1, routed)           0.000   123.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[27]
    SLICE_X19Y27         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.566   123.422    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X19Y27         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[27]/C
                         clock pessimism              0.567   123.989    
                         clock uncertainty           -0.093   123.895    
    SLICE_X19Y27         FDCE (Setup_fdce_C_D)        0.031   123.926    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[27]
  -------------------------------------------------------------------
                         required time                        123.926    
                         arrival time                        -123.665    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        24.595ns  (logic 7.649ns (31.100%)  route 16.946ns (68.900%))
  Logic Levels:           24  (CARRY4=3 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 123.423 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 99.101 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    99.101    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   101.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047   103.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124   103.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493   105.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124   105.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000   105.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   106.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422   106.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313   106.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.666   107.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.118   107.640 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.340   107.980    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X38Y27         LUT6 (Prop_lut6_I2_O)        0.326   108.306 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.437   108.743    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.124   108.867 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.496   109.362    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X44Y24         LUT6 (Prop_lut6_I2_O)        0.124   109.486 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          1.094   110.580    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I0_O)        0.124   110.704 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64/O
                         net (fo=5, routed)           1.217   111.922    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   112.046 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26/O
                         net (fo=1, routed)           0.000   112.046    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26_n_0
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I0_O)      0.209   112.255 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12/O
                         net (fo=2, routed)           0.575   112.829    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12_n_0
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.297   113.126 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          0.960   114.087    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.124   114.211 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109/O
                         net (fo=3, routed)           0.850   115.061    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124   115.185 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000   115.185    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X46Y21         MUXF7 (Prop_muxf7_I1_O)      0.214   115.399 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.573   115.972    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.297   116.269 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.954   117.223    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I2_O)        0.124   117.347 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         1.161   118.508    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][46]_0
    SLICE_X28Y20         LUT3 (Prop_lut3_I1_O)        0.150   118.658 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_writeback_q_i_6/O
                         net (fo=5, routed)           1.232   119.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/lsu_opcode_opcode_w[20]
    SLICE_X25Y27         LUT6 (Prop_lut6_I4_O)        0.326   120.216 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000   120.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   120.463 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          1.174   121.637    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[0]
    SLICE_X20Y28         LUT2 (Prop_lut2_I1_O)        0.325   121.962 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.698   122.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I5_O)        0.355   123.015 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.557   123.572    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X20Y28         LUT6 (Prop_lut6_I3_O)        0.124   123.696 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[28]_i_1/O
                         net (fo=1, routed)           0.000   123.696    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[28]
    SLICE_X20Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.567   123.423    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X20Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]/C
                         clock pessimism              0.567   123.990    
                         clock uncertainty           -0.093   123.896    
    SLICE_X20Y28         FDCE (Setup_fdce_C_D)        0.081   123.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]
  -------------------------------------------------------------------
                         required time                        123.977    
                         arrival time                        -123.696    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        24.407ns  (logic 7.878ns (32.277%)  route 16.529ns (67.723%))
  Logic Levels:           28  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 123.408 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 99.101 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793    99.101    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   101.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047   103.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124   103.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493   105.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124   105.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000   105.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   105.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   105.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   106.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422   106.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313   106.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.362   107.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.124   107.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.327   107.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124   107.793 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4/O
                         net (fo=1, routed)           0.433   108.225    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   108.349 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.809   109.158    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.124   109.282 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.655   109.937    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124   110.061 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.762   110.823    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X45Y39         LUT3 (Prop_lut3_I2_O)        0.124   110.947 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4/O
                         net (fo=2, routed)           0.631   111.578    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.124   111.702 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.378   113.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.124   113.205 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146/O
                         net (fo=1, routed)           0.000   113.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   113.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116/CO[3]
                         net (fo=1, routed)           0.000   113.737    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   113.851 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77/CO[3]
                         net (fo=1, routed)           0.000   113.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   114.079 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_44/CO[2]
                         net (fo=35, routed)          1.084   115.162    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_26[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.313   115.476 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_23/O
                         net (fo=36, routed)          1.383   116.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_11_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124   116.983 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           1.092   118.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I4_O)        0.124   118.199 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.318   118.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I1_O)        0.124   118.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.160   119.801    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124   119.925 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868/O
                         net (fo=1, routed)           0.000   119.925    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868_n_0
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245   120.170 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594/O
                         net (fo=1, routed)           0.000   120.170    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594_n_0
    SLICE_X65Y37         MUXF8 (Prop_muxf8_I0_O)      0.104   120.274 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335/O
                         net (fo=1, routed)           0.969   121.243    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.316   121.559 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133/O
                         net (fo=1, routed)           0.000   121.559    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I1_O)      0.214   121.773 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000   121.773    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X58Y40         MUXF8 (Prop_muxf8_I1_O)      0.088   121.861 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.704   122.565    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X56Y43         LUT6 (Prop_lut6_I4_O)        0.319   122.884 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[23]_i_3/O
                         net (fo=1, routed)           0.501   123.385    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[23]_i_3_n_0
    SLICE_X56Y42         LUT5 (Prop_lut5_I2_O)        0.124   123.509 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[23]_i_1/O
                         net (fo=1, routed)           0.000   123.509    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[22]
    SLICE_X56Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.553   123.409    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X56Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]/C
                         clock pessimism              0.467   123.875    
                         clock uncertainty           -0.093   123.782    
    SLICE_X56Y42         FDCE (Setup_fdce_C_D)        0.029   123.811    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]
  -------------------------------------------------------------------
                         required time                        123.811    
                         arrival time                        -123.509    
  -------------------------------------------------------------------
                         slack                                  0.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.659    -0.548    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.420 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.119    -0.301    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X30Y101        SRLC32E                                      r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.931    -0.784    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y101        SRLC32E                                      r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism              0.249    -0.535    
                         clock uncertainty            0.093    -0.442    
    SLICE_X30Y101        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129    -0.313    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.659    -0.548    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.297    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[1]
    SLICE_X30Y101        SRLC32E                                      r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.931    -0.784    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y101        SRLC32E                                      r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism              0.252    -0.532    
                         clock uncertainty            0.093    -0.439    
    SLICE_X30Y101        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.324    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.656    -0.551    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y110        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.295    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X26Y109        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.928    -0.787    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y109        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism              0.270    -0.517    
                         clock uncertainty            0.093    -0.424    
    SLICE_X26Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.322    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.659    -0.548    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.351    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X31Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.931    -0.784    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism              0.236    -0.548    
                         clock uncertainty            0.093    -0.455    
    SLICE_X31Y101        FDRE (Hold_fdre_C_D)         0.071    -0.384    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.658    -0.549    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y104        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.058    -0.350    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[11]
    SLICE_X28Y104        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.930    -0.785    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y104        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                         clock pessimism              0.236    -0.549    
                         clock uncertainty            0.093    -0.456    
    SLICE_X28Y104        FDRE (Hold_fdre_C_D)         0.071    -0.385    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.638    -0.569    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X37Y106        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.316    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X36Y107        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.909    -0.806    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X36Y107        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.093    -0.461    
    SLICE_X36Y107        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.353    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.565%)  route 0.167ns (50.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.653    -0.554    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y111        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.167    -0.223    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y109        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.928    -0.787    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y109        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism              0.250    -0.537    
                         clock uncertainty            0.093    -0.444    
    SLICE_X26Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.261    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.638    -0.569    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X48Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.363    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X48Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.911    -0.804    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X48Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.569    
                         clock uncertainty            0.093    -0.476    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.075    -0.401    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.658    -0.549    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y104        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.065    -0.343    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[10]
    SLICE_X28Y104        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.930    -0.785    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y104        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                         clock pessimism              0.236    -0.549    
                         clock uncertainty            0.093    -0.456    
    SLICE_X28Y104        FDRE (Hold_fdre_C_D)         0.075    -0.381    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.940%)  route 0.219ns (54.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.659    -0.548    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[7]/Q
                         net (fo=1, routed)           0.219    -0.188    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[7]
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.143 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.143    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[7]_i_1__0_n_0
    SLICE_X28Y99         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.845    -0.870    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.093    -0.274    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.092    -0.182    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.039    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        24.560ns  (logic 7.878ns (32.077%)  route 16.682ns (67.923%))
  Logic Levels:           28  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.664ns = ( 148.336 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 124.101 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793   124.101    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   126.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047   128.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124   128.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493   130.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124   130.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000   130.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   130.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   131.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422   131.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313   131.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.362   132.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.124   132.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.327   132.668    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124   132.792 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4/O
                         net (fo=1, routed)           0.433   133.225    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   133.349 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.809   134.158    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.124   134.282 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.655   134.937    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124   135.061 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.762   135.823    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X45Y39         LUT3 (Prop_lut3_I2_O)        0.124   135.947 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4/O
                         net (fo=2, routed)           0.631   136.578    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.124   136.702 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.378   138.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.124   138.205 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146/O
                         net (fo=1, routed)           0.000   138.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   138.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116/CO[3]
                         net (fo=1, routed)           0.000   138.737    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.851 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77/CO[3]
                         net (fo=1, routed)           0.000   138.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   139.079 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_44/CO[2]
                         net (fo=35, routed)          1.084   140.162    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_26[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.313   140.475 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_23/O
                         net (fo=36, routed)          1.383   141.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_11_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124   141.983 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           1.092   143.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I4_O)        0.124   143.199 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.318   143.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I1_O)        0.124   143.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.160   144.801    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124   144.925 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868/O
                         net (fo=1, routed)           0.000   144.925    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868_n_0
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245   145.170 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594/O
                         net (fo=1, routed)           0.000   145.170    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594_n_0
    SLICE_X65Y37         MUXF8 (Prop_muxf8_I0_O)      0.104   145.274 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335/O
                         net (fo=1, routed)           0.969   146.243    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.316   146.559 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133/O
                         net (fo=1, routed)           0.000   146.559    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I1_O)      0.214   146.773 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000   146.773    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X58Y40         MUXF8 (Prop_muxf8_I1_O)      0.088   146.861 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.950   147.811    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X53Y41         LUT6 (Prop_lut6_I4_O)        0.319   148.130 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[17]_i_3/O
                         net (fo=1, routed)           0.407   148.537    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[17]_i_3_n_0
    SLICE_X53Y41         LUT5 (Prop_lut5_I2_O)        0.124   148.661 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[17]_i_1/O
                         net (fo=1, routed)           0.000   148.661    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[16]
    SLICE_X53Y41         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.481   148.336    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X53Y41         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]/C
                         clock pessimism              0.467   148.803    
                         clock uncertainty           -0.093   148.710    
    SLICE_X53Y41         FDCE (Setup_fdce_C_D)        0.031   148.741    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[17]
  -------------------------------------------------------------------
                         required time                        148.741    
                         arrival time                        -148.661    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        24.609ns  (logic 7.878ns (32.013%)  route 16.731ns (67.987%))
  Logic Levels:           28  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 148.407 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 124.101 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793   124.101    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   126.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047   128.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124   128.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493   130.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124   130.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000   130.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   130.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   131.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422   131.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313   131.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.362   132.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.124   132.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.327   132.668    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124   132.792 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4/O
                         net (fo=1, routed)           0.433   133.225    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   133.349 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.809   134.158    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.124   134.282 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.655   134.937    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124   135.061 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.762   135.823    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X45Y39         LUT3 (Prop_lut3_I2_O)        0.124   135.947 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4/O
                         net (fo=2, routed)           0.631   136.578    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.124   136.702 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.378   138.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.124   138.205 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146/O
                         net (fo=1, routed)           0.000   138.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   138.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116/CO[3]
                         net (fo=1, routed)           0.000   138.737    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.851 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77/CO[3]
                         net (fo=1, routed)           0.000   138.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   139.079 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_44/CO[2]
                         net (fo=35, routed)          1.084   140.162    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_26[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.313   140.475 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_23/O
                         net (fo=36, routed)          1.383   141.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_11_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124   141.983 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           1.092   143.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I4_O)        0.124   143.199 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.318   143.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I1_O)        0.124   143.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.160   144.801    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124   144.925 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868/O
                         net (fo=1, routed)           0.000   144.925    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868_n_0
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245   145.170 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594/O
                         net (fo=1, routed)           0.000   145.170    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594_n_0
    SLICE_X65Y37         MUXF8 (Prop_muxf8_I0_O)      0.104   145.274 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335/O
                         net (fo=1, routed)           0.969   146.243    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.316   146.559 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133/O
                         net (fo=1, routed)           0.000   146.559    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I1_O)      0.214   146.773 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000   146.773    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X58Y40         MUXF8 (Prop_muxf8_I1_O)      0.088   146.861 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.939   147.800    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X55Y42         LUT6 (Prop_lut6_I4_O)        0.319   148.119 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[26]_i_3/O
                         net (fo=1, routed)           0.467   148.586    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[26]_i_3_n_0
    SLICE_X55Y41         LUT5 (Prop_lut5_I2_O)        0.124   148.710 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[26]_i_1/O
                         net (fo=1, routed)           0.000   148.710    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[25]
    SLICE_X55Y41         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.552   148.407    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X55Y41         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]/C
                         clock pessimism              0.467   148.874    
                         clock uncertainty           -0.093   148.781    
    SLICE_X55Y41         FDCE (Setup_fdce_C_D)        0.031   148.812    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[26]
  -------------------------------------------------------------------
                         required time                        148.812    
                         arrival time                        -148.710    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        24.588ns  (logic 7.878ns (32.039%)  route 16.710ns (67.960%))
  Logic Levels:           28  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 148.406 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 124.101 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793   124.101    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   126.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047   128.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124   128.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493   130.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124   130.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000   130.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   130.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   131.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422   131.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313   131.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.362   132.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.124   132.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.327   132.668    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124   132.792 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4/O
                         net (fo=1, routed)           0.433   133.225    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   133.349 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.809   134.158    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.124   134.282 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.655   134.937    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124   135.061 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.762   135.823    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X45Y39         LUT3 (Prop_lut3_I2_O)        0.124   135.947 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4/O
                         net (fo=2, routed)           0.631   136.578    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.124   136.702 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.378   138.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.124   138.205 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146/O
                         net (fo=1, routed)           0.000   138.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   138.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116/CO[3]
                         net (fo=1, routed)           0.000   138.737    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.851 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77/CO[3]
                         net (fo=1, routed)           0.000   138.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   139.079 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_44/CO[2]
                         net (fo=35, routed)          1.084   140.162    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_26[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.313   140.475 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_23/O
                         net (fo=36, routed)          1.383   141.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_11_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124   141.983 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           1.092   143.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I4_O)        0.124   143.199 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.318   143.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I1_O)        0.124   143.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.160   144.801    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124   144.925 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868/O
                         net (fo=1, routed)           0.000   144.925    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868_n_0
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245   145.170 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594/O
                         net (fo=1, routed)           0.000   145.170    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594_n_0
    SLICE_X65Y37         MUXF8 (Prop_muxf8_I0_O)      0.104   145.274 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335/O
                         net (fo=1, routed)           0.969   146.243    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.316   146.559 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133/O
                         net (fo=1, routed)           0.000   146.559    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I1_O)      0.214   146.773 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000   146.773    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X58Y40         MUXF8 (Prop_muxf8_I1_O)      0.088   146.861 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.760   147.621    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X55Y43         LUT6 (Prop_lut6_I4_O)        0.319   147.940 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[8]_i_3/O
                         net (fo=1, routed)           0.626   148.566    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[8]_i_3_n_0
    SLICE_X55Y39         LUT5 (Prop_lut5_I2_O)        0.124   148.690 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[8]_i_1/O
                         net (fo=1, routed)           0.000   148.690    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[7]
    SLICE_X55Y39         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.551   148.406    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X55Y39         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]/C
                         clock pessimism              0.467   148.873    
                         clock uncertainty           -0.093   148.780    
    SLICE_X55Y39         FDCE (Setup_fdce_C_D)        0.029   148.809    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[8]
  -------------------------------------------------------------------
                         required time                        148.809    
                         arrival time                        -148.690    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        24.515ns  (logic 7.878ns (32.135%)  route 16.637ns (67.865%))
  Logic Levels:           28  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.665ns = ( 148.335 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 124.101 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793   124.101    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   126.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047   128.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124   128.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493   130.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124   130.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000   130.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   130.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   131.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422   131.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313   131.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.362   132.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.124   132.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.327   132.668    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124   132.792 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4/O
                         net (fo=1, routed)           0.433   133.225    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   133.349 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.809   134.158    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.124   134.282 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.655   134.937    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124   135.061 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.762   135.823    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X45Y39         LUT3 (Prop_lut3_I2_O)        0.124   135.947 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4/O
                         net (fo=2, routed)           0.631   136.578    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.124   136.702 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.378   138.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.124   138.205 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146/O
                         net (fo=1, routed)           0.000   138.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   138.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116/CO[3]
                         net (fo=1, routed)           0.000   138.737    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.851 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77/CO[3]
                         net (fo=1, routed)           0.000   138.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   139.079 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_44/CO[2]
                         net (fo=35, routed)          1.084   140.162    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_26[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.313   140.475 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_23/O
                         net (fo=36, routed)          1.383   141.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_11_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124   141.983 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           1.092   143.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I4_O)        0.124   143.199 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.318   143.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I1_O)        0.124   143.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.160   144.801    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124   144.925 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868/O
                         net (fo=1, routed)           0.000   144.925    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868_n_0
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245   145.170 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594/O
                         net (fo=1, routed)           0.000   145.170    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594_n_0
    SLICE_X65Y37         MUXF8 (Prop_muxf8_I0_O)      0.104   145.274 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335/O
                         net (fo=1, routed)           0.969   146.243    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.316   146.559 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133/O
                         net (fo=1, routed)           0.000   146.559    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I1_O)      0.214   146.773 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000   146.773    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X58Y40         MUXF8 (Prop_muxf8_I1_O)      0.088   146.861 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.823   147.684    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X52Y40         LUT6 (Prop_lut6_I4_O)        0.319   148.003 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[18]_i_3/O
                         net (fo=1, routed)           0.490   148.492    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[18]_i_3_n_0
    SLICE_X52Y40         LUT5 (Prop_lut5_I2_O)        0.124   148.616 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[18]_i_1/O
                         net (fo=1, routed)           0.000   148.616    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[17]
    SLICE_X52Y40         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.480   148.335    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X52Y40         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]/C
                         clock pessimism              0.467   148.802    
                         clock uncertainty           -0.093   148.709    
    SLICE_X52Y40         FDCE (Setup_fdce_C_D)        0.031   148.740    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[18]
  -------------------------------------------------------------------
                         required time                        148.740    
                         arrival time                        -148.616    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        24.627ns  (logic 7.649ns (31.060%)  route 16.978ns (68.940%))
  Logic Levels:           24  (CARRY4=3 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 148.421 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 124.101 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793   124.101    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   126.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047   128.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124   128.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493   130.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124   130.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000   130.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   130.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   131.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422   131.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313   131.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.666   132.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.118   132.640 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.340   132.980    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X38Y27         LUT6 (Prop_lut6_I2_O)        0.326   133.306 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.437   133.743    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.124   133.867 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.496   134.362    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X44Y24         LUT6 (Prop_lut6_I2_O)        0.124   134.486 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          1.094   135.580    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I0_O)        0.124   135.704 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64/O
                         net (fo=5, routed)           1.217   136.922    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   137.046 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26/O
                         net (fo=1, routed)           0.000   137.046    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26_n_0
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I0_O)      0.209   137.255 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12/O
                         net (fo=2, routed)           0.575   137.829    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12_n_0
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.297   138.126 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          0.960   139.087    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.124   139.211 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109/O
                         net (fo=3, routed)           0.850   140.061    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124   140.185 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000   140.185    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X46Y21         MUXF7 (Prop_muxf7_I1_O)      0.214   140.399 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.573   140.972    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.297   141.269 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.954   142.223    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I2_O)        0.124   142.347 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         1.161   143.508    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][46]_0
    SLICE_X28Y20         LUT3 (Prop_lut3_I1_O)        0.150   143.658 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_writeback_q_i_6/O
                         net (fo=5, routed)           1.232   144.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/lsu_opcode_opcode_w[20]
    SLICE_X25Y27         LUT6 (Prop_lut6_I4_O)        0.326   145.216 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000   145.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   145.463 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          1.174   146.637    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[0]
    SLICE_X20Y28         LUT2 (Prop_lut2_I1_O)        0.325   146.962 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.698   147.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I5_O)        0.355   148.015 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.589   148.604    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X19Y27         LUT6 (Prop_lut6_I3_O)        0.124   148.728 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[25]_i_1/O
                         net (fo=1, routed)           0.000   148.728    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[25]
    SLICE_X19Y27         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.566   148.421    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X19Y27         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]/C
                         clock pessimism              0.567   148.989    
                         clock uncertainty           -0.093   148.895    
    SLICE_X19Y27         FDCE (Setup_fdce_C_D)        0.029   148.924    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[25]
  -------------------------------------------------------------------
                         required time                        148.924    
                         arrival time                        -148.728    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        24.568ns  (logic 7.649ns (31.135%)  route 16.919ns (68.865%))
  Logic Levels:           24  (CARRY4=3 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 148.420 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 124.101 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793   124.101    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   126.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047   128.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124   128.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493   130.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124   130.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000   130.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   130.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   131.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422   131.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313   131.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.666   132.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.118   132.640 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.340   132.980    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X38Y27         LUT6 (Prop_lut6_I2_O)        0.326   133.306 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.437   133.743    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.124   133.867 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.496   134.362    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X44Y24         LUT6 (Prop_lut6_I2_O)        0.124   134.486 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          1.094   135.580    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I0_O)        0.124   135.704 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64/O
                         net (fo=5, routed)           1.217   136.922    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   137.046 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26/O
                         net (fo=1, routed)           0.000   137.046    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26_n_0
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I0_O)      0.209   137.255 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12/O
                         net (fo=2, routed)           0.575   137.829    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12_n_0
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.297   138.126 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          0.960   139.087    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.124   139.211 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109/O
                         net (fo=3, routed)           0.850   140.061    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124   140.185 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000   140.185    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X46Y21         MUXF7 (Prop_muxf7_I1_O)      0.214   140.399 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.573   140.972    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.297   141.269 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.954   142.223    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I2_O)        0.124   142.347 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         1.161   143.508    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][46]_0
    SLICE_X28Y20         LUT3 (Prop_lut3_I1_O)        0.150   143.658 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_writeback_q_i_6/O
                         net (fo=5, routed)           1.232   144.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/lsu_opcode_opcode_w[20]
    SLICE_X25Y27         LUT6 (Prop_lut6_I4_O)        0.326   145.216 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000   145.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   145.463 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          1.174   146.637    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[0]
    SLICE_X20Y28         LUT2 (Prop_lut2_I1_O)        0.325   146.962 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.698   147.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I5_O)        0.355   148.015 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.530   148.545    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X19Y26         LUT6 (Prop_lut6_I3_O)        0.124   148.669 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[26]_i_1/O
                         net (fo=1, routed)           0.000   148.669    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[26]
    SLICE_X19Y26         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.565   148.420    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X19Y26         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]/C
                         clock pessimism              0.567   148.988    
                         clock uncertainty           -0.093   148.894    
    SLICE_X19Y26         FDCE (Setup_fdce_C_D)        0.029   148.923    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[26]
  -------------------------------------------------------------------
                         required time                        148.923    
                         arrival time                        -148.669    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        24.501ns  (logic 7.878ns (32.154%)  route 16.623ns (67.846%))
  Logic Levels:           28  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 148.408 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 124.101 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793   124.101    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   126.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047   128.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124   128.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493   130.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124   130.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000   130.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   130.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   131.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422   131.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313   131.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.362   132.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.124   132.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.327   132.668    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124   132.792 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4/O
                         net (fo=1, routed)           0.433   133.225    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   133.349 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.809   134.158    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.124   134.282 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.655   134.937    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124   135.061 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.762   135.823    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X45Y39         LUT3 (Prop_lut3_I2_O)        0.124   135.947 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4/O
                         net (fo=2, routed)           0.631   136.578    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.124   136.702 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.378   138.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.124   138.205 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146/O
                         net (fo=1, routed)           0.000   138.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   138.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116/CO[3]
                         net (fo=1, routed)           0.000   138.737    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.851 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77/CO[3]
                         net (fo=1, routed)           0.000   138.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   139.079 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_44/CO[2]
                         net (fo=35, routed)          1.084   140.162    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_26[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.313   140.475 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_23/O
                         net (fo=36, routed)          1.383   141.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_11_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124   141.983 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           1.092   143.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I4_O)        0.124   143.199 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.318   143.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I1_O)        0.124   143.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.160   144.801    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124   144.925 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868/O
                         net (fo=1, routed)           0.000   144.925    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868_n_0
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245   145.170 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594/O
                         net (fo=1, routed)           0.000   145.170    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594_n_0
    SLICE_X65Y37         MUXF8 (Prop_muxf8_I0_O)      0.104   145.274 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335/O
                         net (fo=1, routed)           0.969   146.243    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.316   146.559 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133/O
                         net (fo=1, routed)           0.000   146.559    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I1_O)      0.214   146.773 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000   146.773    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X58Y40         MUXF8 (Prop_muxf8_I1_O)      0.088   146.861 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.882   147.742    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X54Y44         LUT6 (Prop_lut6_I4_O)        0.319   148.061 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[25]_i_3/O
                         net (fo=1, routed)           0.416   148.478    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[25]_i_3_n_0
    SLICE_X54Y43         LUT5 (Prop_lut5_I2_O)        0.124   148.602 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[25]_i_1/O
                         net (fo=1, routed)           0.000   148.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[24]
    SLICE_X54Y43         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.553   148.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X54Y43         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]/C
                         clock pessimism              0.467   148.875    
                         clock uncertainty           -0.093   148.782    
    SLICE_X54Y43         FDCE (Setup_fdce_C_D)        0.077   148.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[25]
  -------------------------------------------------------------------
                         required time                        148.859    
                         arrival time                        -148.602    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        24.564ns  (logic 7.649ns (31.139%)  route 16.915ns (68.861%))
  Logic Levels:           24  (CARRY4=3 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 148.421 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 124.101 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793   124.101    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   126.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047   128.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124   128.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493   130.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124   130.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000   130.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   130.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   131.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422   131.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313   131.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.666   132.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.118   132.640 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.340   132.980    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X38Y27         LUT6 (Prop_lut6_I2_O)        0.326   133.306 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.437   133.743    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.124   133.867 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.496   134.362    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X44Y24         LUT6 (Prop_lut6_I2_O)        0.124   134.486 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          1.094   135.580    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I0_O)        0.124   135.704 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64/O
                         net (fo=5, routed)           1.217   136.922    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   137.046 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26/O
                         net (fo=1, routed)           0.000   137.046    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26_n_0
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I0_O)      0.209   137.255 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12/O
                         net (fo=2, routed)           0.575   137.829    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12_n_0
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.297   138.126 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          0.960   139.087    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.124   139.211 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109/O
                         net (fo=3, routed)           0.850   140.061    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124   140.185 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000   140.185    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X46Y21         MUXF7 (Prop_muxf7_I1_O)      0.214   140.399 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.573   140.972    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.297   141.269 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.954   142.223    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I2_O)        0.124   142.347 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         1.161   143.508    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][46]_0
    SLICE_X28Y20         LUT3 (Prop_lut3_I1_O)        0.150   143.658 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_writeback_q_i_6/O
                         net (fo=5, routed)           1.232   144.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/lsu_opcode_opcode_w[20]
    SLICE_X25Y27         LUT6 (Prop_lut6_I4_O)        0.326   145.216 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000   145.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   145.463 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          1.174   146.637    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[0]
    SLICE_X20Y28         LUT2 (Prop_lut2_I1_O)        0.325   146.962 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.698   147.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I5_O)        0.355   148.015 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.526   148.541    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X19Y27         LUT6 (Prop_lut6_I3_O)        0.124   148.665 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[27]_i_1/O
                         net (fo=1, routed)           0.000   148.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[27]
    SLICE_X19Y27         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.566   148.421    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X19Y27         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[27]/C
                         clock pessimism              0.567   148.989    
                         clock uncertainty           -0.093   148.895    
    SLICE_X19Y27         FDCE (Setup_fdce_C_D)        0.031   148.926    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[27]
  -------------------------------------------------------------------
                         required time                        148.926    
                         arrival time                        -148.665    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        24.595ns  (logic 7.649ns (31.100%)  route 16.946ns (68.900%))
  Logic Levels:           24  (CARRY4=3 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.578ns = ( 148.422 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 124.101 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793   124.101    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   126.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047   128.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124   128.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493   130.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124   130.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000   130.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   130.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   131.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422   131.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313   131.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.666   132.522    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/dport_error_w
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.118   132.640 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[1]_i_2/O
                         net (fo=2, routed)           0.340   132.980    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/exception_wb_q_reg[1]
    SLICE_X38Y27         LUT6 (Prop_lut6_I2_O)        0.326   133.306 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/branch_ntaken_q_i_188/O
                         net (fo=1, routed)           0.437   133.743    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_71
    SLICE_X41Y25         LUT6 (Prop_lut6_I2_O)        0.124   133.867 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/branch_ntaken_q_i_140/O
                         net (fo=3, routed)           0.496   134.362    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/pipe1_squash_e1_e2_w
    SLICE_X44Y24         LUT6 (Prop_lut6_I2_O)        0.124   134.486 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69/O
                         net (fo=33, routed)          1.094   135.580    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_69_n_0
    SLICE_X51Y25         LUT5 (Prop_lut5_I0_O)        0.124   135.704 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64/O
                         net (fo=5, routed)           1.217   136.922    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_64_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124   137.046 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26/O
                         net (fo=1, routed)           0.000   137.046    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_26_n_0
    SLICE_X50Y22         MUXF7 (Prop_muxf7_I0_O)      0.209   137.255 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12/O
                         net (fo=2, routed)           0.575   137.829    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_reg_i_12_n_0
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.297   138.126 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3/O
                         net (fo=32, routed)          0.960   139.087    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/branch_ntaken_q_i_3_n_0
    SLICE_X50Y21         LUT6 (Prop_lut6_I1_O)        0.124   139.211 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109/O
                         net (fo=3, routed)           0.850   140.061    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_109_n_0
    SLICE_X46Y21         LUT6 (Prop_lut6_I0_O)        0.124   140.185 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63/O
                         net (fo=1, routed)           0.000   140.185    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_63_n_0
    SLICE_X46Y21         MUXF7 (Prop_muxf7_I1_O)      0.214   140.399 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23/O
                         net (fo=2, routed)           0.573   140.972    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_reg_i_23_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.297   141.269 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9/O
                         net (fo=2, routed)           0.954   142.223    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/valid_e1_q_i_9_n_0
    SLICE_X38Y21         LUT6 (Prop_lut6_I2_O)        0.124   142.347 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_5/O
                         net (fo=100, routed)         1.161   143.508    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/ram_q_reg[0][46]_0
    SLICE_X28Y20         LUT3 (Prop_lut3_I1_O)        0.150   143.658 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_writeback_q_i_6/O
                         net (fo=5, routed)           1.232   144.890    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/lsu_opcode_opcode_w[20]
    SLICE_X25Y27         LUT6 (Prop_lut6_I4_O)        0.326   145.216 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000   145.216    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q_reg[0]_1[0]
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247   145.463 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/_inferred__0/i__carry/O[0]
                         net (fo=14, routed)          1.174   146.637    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/O[0]
    SLICE_X20Y28         LUT2 (Prop_lut2_I1_O)        0.325   146.962 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_wr_q[3]_i_4/O
                         net (fo=20, routed)          0.698   147.660    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q_reg[31]_0
    SLICE_X19Y28         LUT6 (Prop_lut6_I5_O)        0.355   148.015 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_decode/u_fifo/mem_data_wr_q[31]_i_4/O
                         net (fo=8, routed)           0.557   148.572    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q_reg[31]
    SLICE_X20Y28         LUT6 (Prop_lut6_I3_O)        0.124   148.696 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/mem_data_wr_q[28]_i_1/O
                         net (fo=1, routed)           0.000   148.696    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[31]_0[28]
    SLICE_X20Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.567   148.422    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/clk
    SLICE_X20Y28         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]/C
                         clock pessimism              0.567   148.990    
                         clock uncertainty           -0.093   148.896    
    SLICE_X20Y28         FDCE (Setup_fdce_C_D)        0.081   148.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/mem_data_wr_q_reg[28]
  -------------------------------------------------------------------
                         required time                        148.977    
                         arrival time                        -148.696    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        24.407ns  (logic 7.878ns (32.277%)  route 16.529ns (67.723%))
  Logic Levels:           28  (CARRY4=5 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=11 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 148.408 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 124.101 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.793   124.101    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/clk
    RAMB36_X0Y2          RAMB36E1                                     r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454   126.555 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/secure_zone.no_enc_updater.u_otp_ram/ram_reg_1_1/DOADO[3]
                         net (fo=1, routed)           2.047   128.602    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/ram_read0_q[10]
    SLICE_X24Y31         LUT6 (Prop_lut6_I1_O)        0.124   128.726 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39/O
                         net (fo=1, routed)           1.493   130.220    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_39_n_0
    SLICE_X40Y23         LUT4 (Prop_lut4_I2_O)        0.124   130.344 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12/O
                         net (fo=1, routed)           0.000   130.344    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q[4]_i_12_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.894 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000   130.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_5_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   131.122 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_ram/exception_wb_q_reg[4]_i_3/CO[2]
                         net (fo=1, routed)           0.422   131.543    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/CO[0]
    SLICE_X37Y24         LUT4 (Prop_lut4_I2_O)        0.313   131.856 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_dmux/exception_wb_q[4]_i_2/O
                         net (fo=115, routed)         0.362   132.218    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/dport_error_w
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.124   132.342 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_lsu/u_lsu_request/squash_e1_e2_q_i_3__0/O
                         net (fo=3, routed)           0.327   132.668    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/writeback_mem_exception_w[0]
    SLICE_X39Y24         LUT6 (Prop_lut6_I5_O)        0.124   132.792 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4/O
                         net (fo=1, routed)           0.433   133.225    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_4_n_0
    SLICE_X39Y24         LUT6 (Prop_lut6_I4_O)        0.124   133.349 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe0_ctrl/valid_e1_q_i_2/O
                         net (fo=167, routed)         0.809   134.158    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/valid_e1_q_reg_0
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.124   134.282 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3/O
                         net (fo=4, routed)           0.655   134.937    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/div_pending_q_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124   135.061 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_issue/u_pipe1_ctrl/count_q[1]_i_4/O
                         net (fo=176, routed)         0.762   135.823    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/branch_request_w
    SLICE_X45Y39         LUT3 (Prop_lut3_I2_O)        0.124   135.947 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4/O
                         net (fo=2, routed)           0.631   136.578    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][0]_i_4_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I3_O)        0.124   136.702 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[2]_i_119/O
                         net (fo=64, routed)          1.378   138.081    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_58_0
    SLICE_X35Y50         LUT2 (Prop_lut2_I1_O)        0.124   138.205 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146/O
                         net (fo=1, routed)           0.000   138.205    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_146_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   138.737 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116/CO[3]
                         net (fo=1, routed)           0.000   138.737    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_116_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   138.851 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77/CO[3]
                         net (fo=1, routed)           0.000   138.851    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_77_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   139.079 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q_reg[7][4]_i_44/CO[2]
                         net (fo=35, routed)          1.084   140.162    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_26[0]
    SLICE_X40Y54         LUT3 (Prop_lut3_I0_O)        0.313   140.475 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/BRANCH_PREDICTION.ras_stack_q[7][4]_i_23/O
                         net (fo=36, routed)          1.383   141.859    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_11_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124   141.983 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.ras_stack_q[7][4]_i_14/O
                         net (fo=3, routed)           1.092   143.075    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pred_d_q[0]_i_2_0
    SLICE_X54Y46         LUT6 (Prop_lut6_I4_O)        0.124   143.199 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877/O
                         net (fo=1, routed)           0.318   143.517    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_877_n_0
    SLICE_X57Y45         LUT6 (Prop_lut6_I1_O)        0.124   143.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q[31]_i_873/O
                         net (fo=128, routed)         1.160   144.801    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_544_0
    SLICE_X65Y37         LUT6 (Prop_lut6_I4_O)        0.124   144.925 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868/O
                         net (fo=1, routed)           0.000   144.925    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_868_n_0
    SLICE_X65Y37         MUXF7 (Prop_muxf7_I1_O)      0.245   145.170 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594/O
                         net (fo=1, routed)           0.000   145.170    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_594_n_0
    SLICE_X65Y37         MUXF8 (Prop_muxf8_I0_O)      0.104   145.274 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335/O
                         net (fo=1, routed)           0.969   146.243    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_335_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.316   146.559 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133/O
                         net (fo=1, routed)           0.000   146.559    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[31]_i_133_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I1_O)      0.214   146.773 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53/O
                         net (fo=1, routed)           0.000   146.773    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_53_n_0
    SLICE_X58Y40         MUXF8 (Prop_muxf8_I1_O)      0.088   146.861 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18/O
                         net (fo=30, routed)          0.704   147.565    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q_reg[31]_i_18_n_0
    SLICE_X56Y43         LUT6 (Prop_lut6_I4_O)        0.319   147.884 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[23]_i_3/O
                         net (fo=1, routed)           0.501   148.384    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[23]_i_3_n_0
    SLICE_X56Y42         LUT5 (Prop_lut5_I2_O)        0.124   148.508 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/pc_f_q[23]_i_1/O
                         net (fo=1, routed)           0.000   148.508    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[31]_1[22]
    SLICE_X56Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.553   148.408    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/clk
    SLICE_X56Y42         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]/C
                         clock pessimism              0.467   148.875    
                         clock uncertainty           -0.093   148.782    
    SLICE_X56Y42         FDCE (Setup_fdce_C_D)        0.029   148.811    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_fetch/pc_f_q_reg[23]
  -------------------------------------------------------------------
                         required time                        148.811    
                         arrival time                        -148.509    
  -------------------------------------------------------------------
                         slack                                  0.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.659    -0.548    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.128    -0.420 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.119    -0.301    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X30Y101        SRLC32E                                      r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.931    -0.784    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y101        SRLC32E                                      r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism              0.249    -0.535    
                         clock uncertainty            0.093    -0.442    
    SLICE_X30Y101        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129    -0.313    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.659    -0.548    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.297    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[1]
    SLICE_X30Y101        SRLC32E                                      r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.931    -0.784    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y101        SRLC32E                                      r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism              0.252    -0.532    
                         clock uncertainty            0.093    -0.439    
    SLICE_X30Y101        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.324    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.656    -0.551    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y110        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.295    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X26Y109        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.928    -0.787    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y109        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism              0.270    -0.517    
                         clock uncertainty            0.093    -0.424    
    SLICE_X26Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.322    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.659    -0.548    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.056    -0.351    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X31Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.931    -0.784    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism              0.236    -0.548    
                         clock uncertainty            0.093    -0.455    
    SLICE_X31Y101        FDRE (Hold_fdre_C_D)         0.071    -0.384    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.658    -0.549    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y104        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.058    -0.350    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[11]
    SLICE_X28Y104        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.930    -0.785    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y104        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                         clock pessimism              0.236    -0.549    
                         clock uncertainty            0.093    -0.456    
    SLICE_X28Y104        FDRE (Hold_fdre_C_D)         0.071    -0.385    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.638    -0.569    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X37Y106        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.316    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[3]
    SLICE_X36Y107        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.909    -0.806    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X36Y107        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.093    -0.461    
    SLICE_X36Y107        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.353    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.565%)  route 0.167ns (50.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.653    -0.554    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y111        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y111        FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.167    -0.223    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y109        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.928    -0.787    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y109        SRL16E                                       r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism              0.250    -0.537    
                         clock uncertainty            0.093    -0.444    
    SLICE_X26Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.261    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.638    -0.569    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X48Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.363    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X48Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.911    -0.804    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X48Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.569    
                         clock uncertainty            0.093    -0.476    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.075    -0.401    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.658    -0.549    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y104        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.065    -0.343    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[10]
    SLICE_X28Y104        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.930    -0.785    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y104        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                         clock pessimism              0.236    -0.549    
                         clock uncertainty            0.093    -0.456    
    SLICE_X28Y104        FDRE (Hold_fdre_C_D)         0.075    -0.381    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_RISCV_demonstrator_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.940%)  route 0.219ns (54.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.659    -0.548    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[7]/Q
                         net (fo=1, routed)           0.219    -0.188    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[7]
    SLICE_X28Y99         LUT3 (Prop_lut3_I2_O)        0.045    -0.143 r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.143    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[7]_i_1__0_n_0
    SLICE_X28Y99         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.845    -0.870    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]/C
                         clock pessimism              0.503    -0.367    
                         clock uncertainty            0.093    -0.274    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.092    -0.182    RISCV_demonstrator_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.039    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       40.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.155ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[115][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 0.637ns (7.004%)  route 8.458ns (92.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 48.417 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    -1.040    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560     1.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119     1.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.899     8.055    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X76Y47         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[115][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.562    48.417    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X76Y47         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[115][0]/C
                         clock pessimism              0.453    48.870    
                         clock uncertainty           -0.093    48.777    
    SLICE_X76Y47         FDPE (Recov_fdpe_C_PRE)     -0.567    48.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[115][0]
  -------------------------------------------------------------------
                         required time                         48.210    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                 40.155    

Slack (MET) :             40.155ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[117][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 0.637ns (7.004%)  route 8.458ns (92.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 48.417 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    -1.040    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560     1.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119     1.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.899     8.055    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X76Y47         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[117][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.562    48.417    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X76Y47         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[117][0]/C
                         clock pessimism              0.453    48.870    
                         clock uncertainty           -0.093    48.777    
    SLICE_X76Y47         FDPE (Recov_fdpe_C_PRE)     -0.567    48.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[117][0]
  -------------------------------------------------------------------
                         required time                         48.210    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                 40.155    

Slack (MET) :             40.155ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[118][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 0.637ns (7.004%)  route 8.458ns (92.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 48.417 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    -1.040    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560     1.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119     1.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.899     8.055    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X76Y47         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[118][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.562    48.417    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X76Y47         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[118][0]/C
                         clock pessimism              0.453    48.870    
                         clock uncertainty           -0.093    48.777    
    SLICE_X76Y47         FDPE (Recov_fdpe_C_PRE)     -0.567    48.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[118][0]
  -------------------------------------------------------------------
                         required time                         48.210    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                 40.155    

Slack (MET) :             40.155ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[121][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 0.637ns (7.004%)  route 8.458ns (92.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 48.417 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    -1.040    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560     1.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119     1.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.899     8.055    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X76Y47         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[121][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.562    48.417    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X76Y47         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[121][0]/C
                         clock pessimism              0.453    48.870    
                         clock uncertainty           -0.093    48.777    
    SLICE_X76Y47         FDPE (Recov_fdpe_C_PRE)     -0.567    48.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[121][0]
  -------------------------------------------------------------------
                         required time                         48.210    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                 40.155    

Slack (MET) :             40.155ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[122][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 0.637ns (7.004%)  route 8.458ns (92.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 48.417 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    -1.040    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560     1.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119     1.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.899     8.055    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X76Y47         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[122][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.562    48.417    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X76Y47         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[122][0]/C
                         clock pessimism              0.453    48.870    
                         clock uncertainty           -0.093    48.777    
    SLICE_X76Y47         FDPE (Recov_fdpe_C_PRE)     -0.567    48.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[122][0]
  -------------------------------------------------------------------
                         required time                         48.210    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                 40.155    

Slack (MET) :             40.261ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[165][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 0.637ns (7.089%)  route 8.349ns (92.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 48.414 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    -1.040    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560     1.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119     1.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.789     7.946    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[165][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.559    48.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[165][1]/C
                         clock pessimism              0.453    48.867    
                         clock uncertainty           -0.093    48.774    
    SLICE_X74Y44         FDPE (Recov_fdpe_C_PRE)     -0.567    48.207    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[165][1]
  -------------------------------------------------------------------
                         required time                         48.207    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                 40.261    

Slack (MET) :             40.261ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[217][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 0.637ns (7.089%)  route 8.349ns (92.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 48.414 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    -1.040    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560     1.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119     1.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.789     7.946    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[217][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.559    48.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[217][1]/C
                         clock pessimism              0.453    48.867    
                         clock uncertainty           -0.093    48.774    
    SLICE_X74Y44         FDPE (Recov_fdpe_C_PRE)     -0.567    48.207    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[217][1]
  -------------------------------------------------------------------
                         required time                         48.207    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                 40.261    

Slack (MET) :             40.261ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[218][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 0.637ns (7.089%)  route 8.349ns (92.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 48.414 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    -1.040    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560     1.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119     1.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.789     7.946    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[218][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.559    48.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[218][1]/C
                         clock pessimism              0.453    48.867    
                         clock uncertainty           -0.093    48.774    
    SLICE_X74Y44         FDPE (Recov_fdpe_C_PRE)     -0.567    48.207    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[218][1]
  -------------------------------------------------------------------
                         required time                         48.207    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                 40.261    

Slack (MET) :             40.261ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[225][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 0.637ns (7.089%)  route 8.349ns (92.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 48.414 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    -1.040    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560     1.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119     1.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.789     7.946    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[225][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.559    48.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[225][1]/C
                         clock pessimism              0.453    48.867    
                         clock uncertainty           -0.093    48.774    
    SLICE_X74Y44         FDPE (Recov_fdpe_C_PRE)     -0.567    48.207    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[225][1]
  -------------------------------------------------------------------
                         required time                         48.207    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                 40.261    

Slack (MET) :             40.265ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[221][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@50.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 0.637ns (7.092%)  route 8.345ns (92.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 48.414 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    -1.040    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560     1.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119     1.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.785     7.942    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X75Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[221][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  sysclk (IN)
                         net (fo=0)                   0.000    50.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    51.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    44.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    46.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.559    48.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X75Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[221][1]/C
                         clock pessimism              0.453    48.867    
                         clock uncertainty           -0.093    48.774    
    SLICE_X75Y44         FDPE (Recov_fdpe_C_PRE)     -0.567    48.207    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[221][1]
  -------------------------------------------------------------------
                         required time                         48.207    
                         arrival time                          -7.942    
  -------------------------------------------------------------------
                         slack                                 40.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.213ns (19.457%)  route 0.882ns (80.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.204     0.444    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y88         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.842    -0.873    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y88         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[0]/C
                         clock pessimism              0.274    -0.600    
    SLICE_X31Y88         FDCE (Remov_fdce_C_CLR)     -0.159    -0.759    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.759    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.213ns (19.457%)  route 0.882ns (80.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.204     0.444    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y88         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.842    -0.873    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y88         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[1]/C
                         clock pessimism              0.274    -0.600    
    SLICE_X31Y88         FDCE (Remov_fdce_C_CLR)     -0.159    -0.759    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.759    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.213ns (18.309%)  route 0.950ns (81.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.273     0.513    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y90         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y90         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]/C
                         clock pessimism              0.274    -0.599    
    SLICE_X31Y90         FDCE (Remov_fdce_C_CLR)     -0.159    -0.758    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.213ns (18.309%)  route 0.950ns (81.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.273     0.513    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y90         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y90         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]/C
                         clock pessimism              0.274    -0.599    
    SLICE_X31Y90         FDCE (Remov_fdce_C_CLR)     -0.159    -0.758    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.213ns (18.309%)  route 0.950ns (81.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.273     0.513    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y90         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y90         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]/C
                         clock pessimism              0.274    -0.599    
    SLICE_X31Y90         FDCE (Remov_fdce_C_CLR)     -0.159    -0.758    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.344ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/ext_ack_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.213ns (17.226%)  route 1.024ns (82.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.346     0.586    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/wr_ptr_reg[0]
    SLICE_X31Y91         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/ext_ack_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X31Y91         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/ext_ack_q_reg/C
                         clock pessimism              0.274    -0.599    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.159    -0.758    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/ext_ack_q_reg
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.344ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.213ns (17.226%)  route 1.024ns (82.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.346     0.586    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X31Y91         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X31Y91         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]/C
                         clock pessimism              0.274    -0.599    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.159    -0.758    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.344ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.213ns (17.226%)  route 1.024ns (82.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.346     0.586    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X31Y91         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X31Y91         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[2]/C
                         clock pessimism              0.274    -0.599    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.159    -0.758    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.344ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.213ns (17.226%)  route 1.024ns (82.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.346     0.586    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y91         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y91         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]/C
                         clock pessimism              0.274    -0.599    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.159    -0.758    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.344ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.213ns (17.226%)  route 1.024ns (82.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.346     0.586    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y91         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y91         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]/C
                         clock pessimism              0.274    -0.599    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.159    -0.758    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.344    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.155ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[115][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        9.095ns  (logic 0.637ns (7.004%)  route 8.458ns (92.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 148.417 - 150.000 ) 
    Source Clock Delay      (SCD):    -1.040ns = ( 123.960 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652   123.960    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518   124.478 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560   126.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119   126.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.899   133.055    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X76Y47         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[115][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.562   148.417    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X76Y47         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[115][0]/C
                         clock pessimism              0.453   148.870    
                         clock uncertainty           -0.093   148.777    
    SLICE_X76Y47         FDPE (Recov_fdpe_C_PRE)     -0.567   148.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[115][0]
  -------------------------------------------------------------------
                         required time                        148.210    
                         arrival time                        -133.055    
  -------------------------------------------------------------------
                         slack                                 15.155    

Slack (MET) :             15.155ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[117][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        9.095ns  (logic 0.637ns (7.004%)  route 8.458ns (92.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 148.417 - 150.000 ) 
    Source Clock Delay      (SCD):    -1.040ns = ( 123.960 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652   123.960    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518   124.478 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560   126.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119   126.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.899   133.055    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X76Y47         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[117][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.562   148.417    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X76Y47         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[117][0]/C
                         clock pessimism              0.453   148.870    
                         clock uncertainty           -0.093   148.777    
    SLICE_X76Y47         FDPE (Recov_fdpe_C_PRE)     -0.567   148.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[117][0]
  -------------------------------------------------------------------
                         required time                        148.210    
                         arrival time                        -133.055    
  -------------------------------------------------------------------
                         slack                                 15.155    

Slack (MET) :             15.155ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[118][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        9.095ns  (logic 0.637ns (7.004%)  route 8.458ns (92.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 148.417 - 150.000 ) 
    Source Clock Delay      (SCD):    -1.040ns = ( 123.960 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652   123.960    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518   124.478 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560   126.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119   126.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.899   133.055    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X76Y47         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[118][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.562   148.417    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X76Y47         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[118][0]/C
                         clock pessimism              0.453   148.870    
                         clock uncertainty           -0.093   148.777    
    SLICE_X76Y47         FDPE (Recov_fdpe_C_PRE)     -0.567   148.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[118][0]
  -------------------------------------------------------------------
                         required time                        148.210    
                         arrival time                        -133.055    
  -------------------------------------------------------------------
                         slack                                 15.155    

Slack (MET) :             15.155ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[121][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        9.095ns  (logic 0.637ns (7.004%)  route 8.458ns (92.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 148.417 - 150.000 ) 
    Source Clock Delay      (SCD):    -1.040ns = ( 123.960 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652   123.960    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518   124.478 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560   126.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119   126.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.899   133.055    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X76Y47         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[121][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.562   148.417    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X76Y47         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[121][0]/C
                         clock pessimism              0.453   148.870    
                         clock uncertainty           -0.093   148.777    
    SLICE_X76Y47         FDPE (Recov_fdpe_C_PRE)     -0.567   148.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[121][0]
  -------------------------------------------------------------------
                         required time                        148.210    
                         arrival time                        -133.055    
  -------------------------------------------------------------------
                         slack                                 15.155    

Slack (MET) :             15.155ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[122][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        9.095ns  (logic 0.637ns (7.004%)  route 8.458ns (92.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 148.417 - 150.000 ) 
    Source Clock Delay      (SCD):    -1.040ns = ( 123.960 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652   123.960    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518   124.478 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560   126.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119   126.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.899   133.055    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X76Y47         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[122][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.562   148.417    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X76Y47         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[122][0]/C
                         clock pessimism              0.453   148.870    
                         clock uncertainty           -0.093   148.777    
    SLICE_X76Y47         FDPE (Recov_fdpe_C_PRE)     -0.567   148.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[122][0]
  -------------------------------------------------------------------
                         required time                        148.210    
                         arrival time                        -133.055    
  -------------------------------------------------------------------
                         slack                                 15.155    

Slack (MET) :             15.261ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[165][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        8.986ns  (logic 0.637ns (7.089%)  route 8.349ns (92.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 148.414 - 150.000 ) 
    Source Clock Delay      (SCD):    -1.040ns = ( 123.960 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652   123.960    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518   124.478 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560   126.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119   126.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.789   132.946    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[165][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.559   148.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[165][1]/C
                         clock pessimism              0.453   148.867    
                         clock uncertainty           -0.093   148.774    
    SLICE_X74Y44         FDPE (Recov_fdpe_C_PRE)     -0.567   148.207    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[165][1]
  -------------------------------------------------------------------
                         required time                        148.207    
                         arrival time                        -132.946    
  -------------------------------------------------------------------
                         slack                                 15.261    

Slack (MET) :             15.261ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[217][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        8.986ns  (logic 0.637ns (7.089%)  route 8.349ns (92.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 148.414 - 150.000 ) 
    Source Clock Delay      (SCD):    -1.040ns = ( 123.960 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652   123.960    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518   124.478 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560   126.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119   126.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.789   132.946    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[217][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.559   148.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[217][1]/C
                         clock pessimism              0.453   148.867    
                         clock uncertainty           -0.093   148.774    
    SLICE_X74Y44         FDPE (Recov_fdpe_C_PRE)     -0.567   148.207    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[217][1]
  -------------------------------------------------------------------
                         required time                        148.207    
                         arrival time                        -132.946    
  -------------------------------------------------------------------
                         slack                                 15.261    

Slack (MET) :             15.261ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[218][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        8.986ns  (logic 0.637ns (7.089%)  route 8.349ns (92.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 148.414 - 150.000 ) 
    Source Clock Delay      (SCD):    -1.040ns = ( 123.960 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652   123.960    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518   124.478 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560   126.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119   126.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.789   132.946    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[218][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.559   148.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[218][1]/C
                         clock pessimism              0.453   148.867    
                         clock uncertainty           -0.093   148.774    
    SLICE_X74Y44         FDPE (Recov_fdpe_C_PRE)     -0.567   148.207    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[218][1]
  -------------------------------------------------------------------
                         required time                        148.207    
                         arrival time                        -132.946    
  -------------------------------------------------------------------
                         slack                                 15.261    

Slack (MET) :             15.261ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[225][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        8.986ns  (logic 0.637ns (7.089%)  route 8.349ns (92.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 148.414 - 150.000 ) 
    Source Clock Delay      (SCD):    -1.040ns = ( 123.960 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652   123.960    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518   124.478 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560   126.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119   126.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.789   132.946    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[225][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.559   148.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[225][1]/C
                         clock pessimism              0.453   148.867    
                         clock uncertainty           -0.093   148.774    
    SLICE_X74Y44         FDPE (Recov_fdpe_C_PRE)     -0.567   148.207    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[225][1]
  -------------------------------------------------------------------
                         required time                        148.207    
                         arrival time                        -132.946    
  -------------------------------------------------------------------
                         slack                                 15.261    

Slack (MET) :             15.265ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[221][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@150.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns)
  Data Path Delay:        8.982ns  (logic 0.637ns (7.092%)  route 8.345ns (92.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 148.414 - 150.000 ) 
    Source Clock Delay      (SCD):    -1.040ns = ( 123.960 - 125.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   126.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   127.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   120.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   122.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   122.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652   123.960    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518   124.478 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560   126.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119   126.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.785   132.942    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X75Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[221][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    150.000   150.000 r  
    K17                                               0.000   150.000 r  sysclk (IN)
                         net (fo=0)                   0.000   150.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   151.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   144.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   146.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   146.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.559   148.414    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X75Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[221][1]/C
                         clock pessimism              0.453   148.867    
                         clock uncertainty           -0.093   148.774    
    SLICE_X75Y44         FDPE (Recov_fdpe_C_PRE)     -0.567   148.207    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[221][1]
  -------------------------------------------------------------------
                         required time                        148.207    
                         arrival time                        -132.942    
  -------------------------------------------------------------------
                         slack                                 15.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.213ns (19.457%)  route 0.882ns (80.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.204     0.444    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y88         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.842    -0.873    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y88         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[0]/C
                         clock pessimism              0.274    -0.600    
                         clock uncertainty            0.093    -0.506    
    SLICE_X31Y88         FDCE (Remov_fdce_C_CLR)     -0.159    -0.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.213ns (19.457%)  route 0.882ns (80.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.204     0.444    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y88         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.842    -0.873    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y88         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[1]/C
                         clock pessimism              0.274    -0.600    
                         clock uncertainty            0.093    -0.506    
    SLICE_X31Y88         FDCE (Remov_fdce_C_CLR)     -0.159    -0.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.213ns (18.309%)  route 0.950ns (81.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.273     0.513    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y90         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y90         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]/C
                         clock pessimism              0.274    -0.599    
                         clock uncertainty            0.093    -0.505    
    SLICE_X31Y90         FDCE (Remov_fdce_C_CLR)     -0.159    -0.664    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.213ns (18.309%)  route 0.950ns (81.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.273     0.513    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y90         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y90         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]/C
                         clock pessimism              0.274    -0.599    
                         clock uncertainty            0.093    -0.505    
    SLICE_X31Y90         FDCE (Remov_fdce_C_CLR)     -0.159    -0.664    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.213ns (18.309%)  route 0.950ns (81.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.273     0.513    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y90         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y90         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]/C
                         clock pessimism              0.274    -0.599    
                         clock uncertainty            0.093    -0.505    
    SLICE_X31Y90         FDCE (Remov_fdce_C_CLR)     -0.159    -0.664    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.250ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/ext_ack_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.213ns (17.226%)  route 1.024ns (82.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.346     0.586    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/wr_ptr_reg[0]
    SLICE_X31Y91         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/ext_ack_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X31Y91         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/ext_ack_q_reg/C
                         clock pessimism              0.274    -0.599    
                         clock uncertainty            0.093    -0.505    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.159    -0.664    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/ext_ack_q_reg
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.250ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.213ns (17.226%)  route 1.024ns (82.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.346     0.586    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X31Y91         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X31Y91         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]/C
                         clock pessimism              0.274    -0.599    
                         clock uncertainty            0.093    -0.505    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.159    -0.664    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.250ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.213ns (17.226%)  route 1.024ns (82.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.346     0.586    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X31Y91         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X31Y91         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[2]/C
                         clock pessimism              0.274    -0.599    
                         clock uncertainty            0.093    -0.505    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.159    -0.664    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.250ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.213ns (17.226%)  route 1.024ns (82.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.346     0.586    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y91         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y91         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]/C
                         clock pessimism              0.274    -0.599    
                         clock uncertainty            0.093    -0.505    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.159    -0.664    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.250ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.213ns (17.226%)  route 1.024ns (82.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.346     0.586    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y91         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y91         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]/C
                         clock pessimism              0.274    -0.599    
                         clock uncertainty            0.093    -0.505    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.159    -0.664    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.250    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.155ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[115][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        9.095ns  (logic 0.637ns (7.004%)  route 8.458ns (92.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 123.417 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.040ns = ( 98.960 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    98.960    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    99.478 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560   101.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119   101.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.899   108.055    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X76Y47         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[115][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.562   123.418    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X76Y47         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[115][0]/C
                         clock pessimism              0.453   123.870    
                         clock uncertainty           -0.093   123.777    
    SLICE_X76Y47         FDPE (Recov_fdpe_C_PRE)     -0.567   123.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[115][0]
  -------------------------------------------------------------------
                         required time                        123.210    
                         arrival time                        -108.055    
  -------------------------------------------------------------------
                         slack                                 15.155    

Slack (MET) :             15.155ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[117][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        9.095ns  (logic 0.637ns (7.004%)  route 8.458ns (92.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 123.417 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.040ns = ( 98.960 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    98.960    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    99.478 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560   101.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119   101.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.899   108.055    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X76Y47         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[117][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.562   123.418    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X76Y47         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[117][0]/C
                         clock pessimism              0.453   123.870    
                         clock uncertainty           -0.093   123.777    
    SLICE_X76Y47         FDPE (Recov_fdpe_C_PRE)     -0.567   123.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[117][0]
  -------------------------------------------------------------------
                         required time                        123.210    
                         arrival time                        -108.055    
  -------------------------------------------------------------------
                         slack                                 15.155    

Slack (MET) :             15.155ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[118][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        9.095ns  (logic 0.637ns (7.004%)  route 8.458ns (92.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 123.417 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.040ns = ( 98.960 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    98.960    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    99.478 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560   101.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119   101.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.899   108.055    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X76Y47         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[118][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.562   123.418    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X76Y47         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[118][0]/C
                         clock pessimism              0.453   123.870    
                         clock uncertainty           -0.093   123.777    
    SLICE_X76Y47         FDPE (Recov_fdpe_C_PRE)     -0.567   123.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[118][0]
  -------------------------------------------------------------------
                         required time                        123.210    
                         arrival time                        -108.055    
  -------------------------------------------------------------------
                         slack                                 15.155    

Slack (MET) :             15.155ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[121][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        9.095ns  (logic 0.637ns (7.004%)  route 8.458ns (92.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 123.417 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.040ns = ( 98.960 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    98.960    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    99.478 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560   101.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119   101.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.899   108.055    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X76Y47         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[121][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.562   123.418    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X76Y47         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[121][0]/C
                         clock pessimism              0.453   123.870    
                         clock uncertainty           -0.093   123.777    
    SLICE_X76Y47         FDPE (Recov_fdpe_C_PRE)     -0.567   123.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[121][0]
  -------------------------------------------------------------------
                         required time                        123.210    
                         arrival time                        -108.055    
  -------------------------------------------------------------------
                         slack                                 15.155    

Slack (MET) :             15.155ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[122][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        9.095ns  (logic 0.637ns (7.004%)  route 8.458ns (92.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 123.417 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.040ns = ( 98.960 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    98.960    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    99.478 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560   101.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119   101.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.899   108.055    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X76Y47         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[122][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.562   123.418    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X76Y47         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[122][0]/C
                         clock pessimism              0.453   123.870    
                         clock uncertainty           -0.093   123.777    
    SLICE_X76Y47         FDPE (Recov_fdpe_C_PRE)     -0.567   123.210    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[122][0]
  -------------------------------------------------------------------
                         required time                        123.210    
                         arrival time                        -108.055    
  -------------------------------------------------------------------
                         slack                                 15.155    

Slack (MET) :             15.261ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[165][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        8.986ns  (logic 0.637ns (7.089%)  route 8.349ns (92.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 123.414 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.040ns = ( 98.960 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    98.960    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    99.478 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560   101.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119   101.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.789   107.946    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[165][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.559   123.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[165][1]/C
                         clock pessimism              0.453   123.867    
                         clock uncertainty           -0.093   123.774    
    SLICE_X74Y44         FDPE (Recov_fdpe_C_PRE)     -0.567   123.207    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[165][1]
  -------------------------------------------------------------------
                         required time                        123.207    
                         arrival time                        -107.946    
  -------------------------------------------------------------------
                         slack                                 15.261    

Slack (MET) :             15.261ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[217][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        8.986ns  (logic 0.637ns (7.089%)  route 8.349ns (92.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 123.414 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.040ns = ( 98.960 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    98.960    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    99.478 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560   101.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119   101.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.789   107.946    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[217][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.559   123.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[217][1]/C
                         clock pessimism              0.453   123.867    
                         clock uncertainty           -0.093   123.774    
    SLICE_X74Y44         FDPE (Recov_fdpe_C_PRE)     -0.567   123.207    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[217][1]
  -------------------------------------------------------------------
                         required time                        123.207    
                         arrival time                        -107.946    
  -------------------------------------------------------------------
                         slack                                 15.261    

Slack (MET) :             15.261ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[218][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        8.986ns  (logic 0.637ns (7.089%)  route 8.349ns (92.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 123.414 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.040ns = ( 98.960 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    98.960    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    99.478 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560   101.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119   101.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.789   107.946    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[218][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.559   123.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[218][1]/C
                         clock pessimism              0.453   123.867    
                         clock uncertainty           -0.093   123.774    
    SLICE_X74Y44         FDPE (Recov_fdpe_C_PRE)     -0.567   123.207    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[218][1]
  -------------------------------------------------------------------
                         required time                        123.207    
                         arrival time                        -107.946    
  -------------------------------------------------------------------
                         slack                                 15.261    

Slack (MET) :             15.261ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[225][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        8.986ns  (logic 0.637ns (7.089%)  route 8.349ns (92.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 123.414 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.040ns = ( 98.960 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    98.960    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    99.478 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560   101.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119   101.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.789   107.946    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[225][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.559   123.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[225][1]/C
                         clock pessimism              0.453   123.867    
                         clock uncertainty           -0.093   123.774    
    SLICE_X74Y44         FDPE (Recov_fdpe_C_PRE)     -0.567   123.207    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[225][1]
  -------------------------------------------------------------------
                         required time                        123.207    
                         arrival time                        -107.946    
  -------------------------------------------------------------------
                         slack                                 15.261    

Slack (MET) :             15.265ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[221][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        8.982ns  (logic 0.637ns (7.092%)  route 8.345ns (92.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 123.414 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.040ns = ( 98.960 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  sysclk (IN)
                         net (fo=0)                   0.000   100.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   101.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   102.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    95.001 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    97.207    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    97.308 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    98.960    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    99.478 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560   101.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119   101.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.785   107.942    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X75Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[221][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.559   123.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X75Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[221][1]/C
                         clock pessimism              0.453   123.867    
                         clock uncertainty           -0.093   123.774    
    SLICE_X75Y44         FDPE (Recov_fdpe_C_PRE)     -0.567   123.207    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[221][1]
  -------------------------------------------------------------------
                         required time                        123.207    
                         arrival time                        -107.942    
  -------------------------------------------------------------------
                         slack                                 15.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.213ns (19.457%)  route 0.882ns (80.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.204     0.444    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y88         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.842    -0.873    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y88         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[0]/C
                         clock pessimism              0.274    -0.600    
                         clock uncertainty            0.093    -0.506    
    SLICE_X31Y88         FDCE (Remov_fdce_C_CLR)     -0.159    -0.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.213ns (19.457%)  route 0.882ns (80.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.204     0.444    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y88         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.842    -0.873    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y88         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[1]/C
                         clock pessimism              0.274    -0.600    
                         clock uncertainty            0.093    -0.506    
    SLICE_X31Y88         FDCE (Remov_fdce_C_CLR)     -0.159    -0.665    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.213ns (18.309%)  route 0.950ns (81.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.273     0.513    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y90         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y90         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]/C
                         clock pessimism              0.274    -0.599    
                         clock uncertainty            0.093    -0.505    
    SLICE_X31Y90         FDCE (Remov_fdce_C_CLR)     -0.159    -0.664    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.213ns (18.309%)  route 0.950ns (81.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.273     0.513    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y90         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y90         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]/C
                         clock pessimism              0.274    -0.599    
                         clock uncertainty            0.093    -0.505    
    SLICE_X31Y90         FDCE (Remov_fdce_C_CLR)     -0.159    -0.664    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.177ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.213ns (18.309%)  route 0.950ns (81.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.273     0.513    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y90         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y90         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]/C
                         clock pessimism              0.274    -0.599    
                         clock uncertainty            0.093    -0.505    
    SLICE_X31Y90         FDCE (Remov_fdce_C_CLR)     -0.159    -0.664    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.250ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/ext_ack_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.213ns (17.226%)  route 1.024ns (82.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.346     0.586    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/wr_ptr_reg[0]
    SLICE_X31Y91         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/ext_ack_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X31Y91         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/ext_ack_q_reg/C
                         clock pessimism              0.274    -0.599    
                         clock uncertainty            0.093    -0.505    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.159    -0.664    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/ext_ack_q_reg
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.250ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.213ns (17.226%)  route 1.024ns (82.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.346     0.586    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X31Y91         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X31Y91         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]/C
                         clock pessimism              0.274    -0.599    
                         clock uncertainty            0.093    -0.505    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.159    -0.664    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.250ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.213ns (17.226%)  route 1.024ns (82.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.346     0.586    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X31Y91         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X31Y91         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[2]/C
                         clock pessimism              0.274    -0.599    
                         clock uncertainty            0.093    -0.505    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.159    -0.664    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.250ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.213ns (17.226%)  route 1.024ns (82.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.346     0.586    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y91         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y91         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]/C
                         clock pessimism              0.274    -0.599    
                         clock uncertainty            0.093    -0.505    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.159    -0.664    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.250ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.213ns (17.226%)  route 1.024ns (82.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.346     0.586    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y91         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y91         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]/C
                         clock pessimism              0.274    -0.599    
                         clock uncertainty            0.093    -0.505    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.159    -0.664    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.250    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      115.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             115.157ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[115][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 0.637ns (7.004%)  route 8.458ns (92.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 123.417 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    -1.040    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560     1.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119     1.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.899     8.055    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X76Y47         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[115][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.562   123.418    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X76Y47         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[115][0]/C
                         clock pessimism              0.453   123.870    
                         clock uncertainty           -0.091   123.779    
    SLICE_X76Y47         FDPE (Recov_fdpe_C_PRE)     -0.567   123.212    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[115][0]
  -------------------------------------------------------------------
                         required time                        123.212    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                115.157    

Slack (MET) :             115.157ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[117][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 0.637ns (7.004%)  route 8.458ns (92.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 123.417 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    -1.040    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560     1.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119     1.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.899     8.055    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X76Y47         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[117][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.562   123.418    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X76Y47         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[117][0]/C
                         clock pessimism              0.453   123.870    
                         clock uncertainty           -0.091   123.779    
    SLICE_X76Y47         FDPE (Recov_fdpe_C_PRE)     -0.567   123.212    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[117][0]
  -------------------------------------------------------------------
                         required time                        123.212    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                115.157    

Slack (MET) :             115.157ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[118][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 0.637ns (7.004%)  route 8.458ns (92.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 123.417 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    -1.040    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560     1.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119     1.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.899     8.055    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X76Y47         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[118][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.562   123.418    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X76Y47         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[118][0]/C
                         clock pessimism              0.453   123.870    
                         clock uncertainty           -0.091   123.779    
    SLICE_X76Y47         FDPE (Recov_fdpe_C_PRE)     -0.567   123.212    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[118][0]
  -------------------------------------------------------------------
                         required time                        123.212    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                115.157    

Slack (MET) :             115.157ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[121][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 0.637ns (7.004%)  route 8.458ns (92.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 123.417 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    -1.040    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560     1.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119     1.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.899     8.055    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X76Y47         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[121][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.562   123.418    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X76Y47         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[121][0]/C
                         clock pessimism              0.453   123.870    
                         clock uncertainty           -0.091   123.779    
    SLICE_X76Y47         FDPE (Recov_fdpe_C_PRE)     -0.567   123.212    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[121][0]
  -------------------------------------------------------------------
                         required time                        123.212    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                115.157    

Slack (MET) :             115.157ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[122][0]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.095ns  (logic 0.637ns (7.004%)  route 8.458ns (92.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 123.417 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    -1.040    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560     1.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119     1.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.899     8.055    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X76Y47         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[122][0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.562   123.418    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X76Y47         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[122][0]/C
                         clock pessimism              0.453   123.870    
                         clock uncertainty           -0.091   123.779    
    SLICE_X76Y47         FDPE (Recov_fdpe_C_PRE)     -0.567   123.212    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[122][0]
  -------------------------------------------------------------------
                         required time                        123.212    
                         arrival time                          -8.055    
  -------------------------------------------------------------------
                         slack                                115.157    

Slack (MET) :             115.263ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[165][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 0.637ns (7.089%)  route 8.349ns (92.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 123.414 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    -1.040    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560     1.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119     1.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.789     7.946    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[165][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.559   123.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[165][1]/C
                         clock pessimism              0.453   123.867    
                         clock uncertainty           -0.091   123.776    
    SLICE_X74Y44         FDPE (Recov_fdpe_C_PRE)     -0.567   123.209    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[165][1]
  -------------------------------------------------------------------
                         required time                        123.209    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                115.263    

Slack (MET) :             115.263ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[217][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 0.637ns (7.089%)  route 8.349ns (92.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 123.414 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    -1.040    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560     1.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119     1.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.789     7.946    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[217][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.559   123.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[217][1]/C
                         clock pessimism              0.453   123.867    
                         clock uncertainty           -0.091   123.776    
    SLICE_X74Y44         FDPE (Recov_fdpe_C_PRE)     -0.567   123.209    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[217][1]
  -------------------------------------------------------------------
                         required time                        123.209    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                115.263    

Slack (MET) :             115.263ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[218][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 0.637ns (7.089%)  route 8.349ns (92.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 123.414 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    -1.040    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560     1.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119     1.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.789     7.946    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[218][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.559   123.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[218][1]/C
                         clock pessimism              0.453   123.867    
                         clock uncertainty           -0.091   123.776    
    SLICE_X74Y44         FDPE (Recov_fdpe_C_PRE)     -0.567   123.209    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[218][1]
  -------------------------------------------------------------------
                         required time                        123.209    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                115.263    

Slack (MET) :             115.263ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[225][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 0.637ns (7.089%)  route 8.349ns (92.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 123.414 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    -1.040    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560     1.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119     1.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.789     7.946    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X74Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[225][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.559   123.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X74Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[225][1]/C
                         clock pessimism              0.453   123.867    
                         clock uncertainty           -0.091   123.776    
    SLICE_X74Y44         FDPE (Recov_fdpe_C_PRE)     -0.567   123.209    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[225][1]
  -------------------------------------------------------------------
                         required time                        123.209    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                115.263    

Slack (MET) :             115.267ns  (required time - arrival time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[221][1]/PRE
                            (recovery check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@125.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.982ns  (logic 0.637ns (7.092%)  route 8.345ns (92.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 123.414 - 125.000 ) 
    Source Clock Delay      (SCD):    -1.040ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    -1.040    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.522 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          1.560     1.037    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.119     1.156 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        6.785     7.942    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/AR[0]
    SLICE_X75Y44         FDPE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[221][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                    125.000   125.000 r  
    K17                                               0.000   125.000 r  sysclk (IN)
                         net (fo=0)                   0.000   125.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   126.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   127.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   119.752 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   121.764    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   121.855 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.559   123.415    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/clk
    SLICE_X75Y44         FDPE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[221][1]/C
                         clock pessimism              0.453   123.867    
                         clock uncertainty           -0.091   123.776    
    SLICE_X75Y44         FDPE (Recov_fdpe_C_PRE)     -0.567   123.209    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.bht_sat_q_reg[221][1]
  -------------------------------------------------------------------
                         required time                        123.209    
                         arrival time                          -7.942    
  -------------------------------------------------------------------
                         slack                                115.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.213ns (19.457%)  route 0.882ns (80.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.204     0.444    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y88         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.842    -0.873    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y88         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[0]/C
                         clock pessimism              0.274    -0.600    
    SLICE_X31Y88         FDCE (Remov_fdce_C_CLR)     -0.159    -0.759    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.759    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.213ns (19.457%)  route 0.882ns (80.543%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.204     0.444    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y88         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.842    -0.873    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y88         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[1]/C
                         clock pessimism              0.274    -0.600    
    SLICE_X31Y88         FDCE (Remov_fdce_C_CLR)     -0.159    -0.759    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/rd_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.759    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  1.203    

Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.213ns (18.309%)  route 0.950ns (81.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.273     0.513    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y90         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y90         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]/C
                         clock pessimism              0.274    -0.599    
    SLICE_X31Y90         FDCE (Remov_fdce_C_CLR)     -0.159    -0.758    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.213ns (18.309%)  route 0.950ns (81.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.273     0.513    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y90         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y90         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]/C
                         clock pessimism              0.274    -0.599    
    SLICE_X31Y90         FDCE (Remov_fdce_C_CLR)     -0.159    -0.758    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.213ns (18.309%)  route 0.950ns (81.691%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.273     0.513    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y90         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y90         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]/C
                         clock pessimism              0.274    -0.599    
    SLICE_X31Y90         FDCE (Remov_fdce_C_CLR)     -0.159    -0.758    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.344ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/ext_ack_q_reg/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.213ns (17.226%)  route 1.024ns (82.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.346     0.586    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/wr_ptr_reg[0]
    SLICE_X31Y91         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/ext_ack_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/clk
    SLICE_X31Y91         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/ext_ack_q_reg/C
                         clock pessimism              0.274    -0.599    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.159    -0.758    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/ext_ack_q_reg
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.344ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.213ns (17.226%)  route 1.024ns (82.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.346     0.586    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X31Y91         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X31Y91         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]/C
                         clock pessimism              0.274    -0.599    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.159    -0.758    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.344ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.213ns (17.226%)  route 1.024ns (82.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.346     0.586    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/rd_ptr_reg[0]_0
    SLICE_X31Y91         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/clk
    SLICE_X31Y91         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[2]/C
                         clock pessimism              0.274    -0.599    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.159    -0.758    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_requests/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.344ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.213ns (17.226%)  route 1.024ns (82.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.346     0.586    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y91         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y91         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]/C
                         clock pessimism              0.274    -0.599    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.159    -0.758    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.344ns  (arrival time - required time)
  Source:                 RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns - clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.237ns  (logic 0.213ns (17.226%)  route 1.024ns (82.774%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.557    -0.651    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.487 r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=22, routed)          0.678     0.191    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/arstn
    SLICE_X31Y88         LUT1 (Prop_lut1_I0_O)        0.049     0.240 f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_frontend/u_npc/BRANCH_PREDICTION.u_lru/exception_e1_q[4]_i_3/O
                         net (fo=6488, routed)        0.346     0.586    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/wr_ptr_reg[0]_0
    SLICE_X31Y91         FDCE                                         f  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.843    -0.872    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/clk
    SLICE_X31Y91         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]/C
                         clock pessimism              0.274    -0.599    
    SLICE_X31Y91         FDCE (Remov_fdce_C_CLR)     -0.159    -0.758    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_tcm/u_conv/u_response/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.758    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.344    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.028ns  (logic 1.621ns (20.185%)  route 6.408ns (79.815%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           5.771     7.239    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X14Y3          LUT2 (Prop_lut2_I1_O)        0.153     7.392 r  RISCV_demonstrator_i/decoder2to4_0/Y[3]_INST_0/O
                         net (fo=1, routed)           0.637     8.028    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X12Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.581    -1.564    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X12Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.911ns  (logic 1.604ns (20.272%)  route 6.307ns (79.728%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           5.670     7.149    RISCV_demonstrator_i/decoder2to4_0/A[1]
    SLICE_X14Y3          LUT2 (Prop_lut2_I0_O)        0.124     7.273 r  RISCV_demonstrator_i/decoder2to4_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.637     7.911    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X11Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.582    -1.563    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X11Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.897ns  (logic 1.630ns (20.636%)  route 6.268ns (79.364%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           5.670     7.149    RISCV_demonstrator_i/decoder2to4_0/A[1]
    SLICE_X14Y3          LUT2 (Prop_lut2_I1_O)        0.150     7.299 r  RISCV_demonstrator_i/decoder2to4_0/Y[1]_INST_0/O
                         net (fo=1, routed)           0.598     7.897    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X11Y2          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.582    -1.563    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X11Y2          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.836ns  (logic 1.592ns (20.311%)  route 6.244ns (79.689%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           5.771     7.239    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X14Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.363 r  RISCV_demonstrator_i/decoder2to4_0/Y[2]_INST_0/O
                         net (fo=1, routed)           0.473     7.836    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X13Y3          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.580    -1.565    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X13Y3          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.272ns  (logic 1.530ns (29.026%)  route 3.742ns (70.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.742     5.272    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X45Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.653    -1.492    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X45Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.997ns  (logic 1.530ns (30.624%)  route 3.466ns (69.376%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.466     4.997    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X48Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    -1.493    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X48Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.866ns  (logic 0.297ns (15.944%)  route 1.568ns (84.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.568     1.866    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X48Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.911    -0.804    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X48Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.964ns  (logic 0.297ns (15.147%)  route 1.667ns (84.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.667     1.964    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X45Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.911    -0.804    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X45Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.854ns  (logic 0.281ns (9.829%)  route 2.573ns (90.171%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           2.418     2.654    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X14Y3          LUT2 (Prop_lut2_I1_O)        0.045     2.699 r  RISCV_demonstrator_i/decoder2to4_0/Y[2]_INST_0/O
                         net (fo=1, routed)           0.155     2.854    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X13Y3          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.865    -0.850    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X13Y3          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.865ns  (logic 0.279ns (9.723%)  route 2.586ns (90.277%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           2.356     2.592    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X14Y3          LUT2 (Prop_lut2_I0_O)        0.043     2.635 r  RISCV_demonstrator_i/decoder2to4_0/Y[1]_INST_0/O
                         net (fo=1, routed)           0.230     2.865    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X11Y2          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.866    -0.849    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X11Y2          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.886ns  (logic 0.281ns (9.720%)  route 2.606ns (90.280%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           2.356     2.592    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X14Y3          LUT2 (Prop_lut2_I1_O)        0.045     2.637 r  RISCV_demonstrator_i/decoder2to4_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.249     2.886    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X11Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.866    -0.849    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X11Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.963ns  (logic 0.280ns (9.432%)  route 2.684ns (90.568%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           2.418     2.654    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X14Y3          LUT2 (Prop_lut2_I1_O)        0.044     2.698 r  RISCV_demonstrator_i/decoder2to4_0/Y[3]_INST_0/O
                         net (fo=1, routed)           0.266     2.963    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X12Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.866    -0.849    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X12Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.028ns  (logic 1.621ns (20.185%)  route 6.408ns (79.815%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           5.771     7.239    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X14Y3          LUT2 (Prop_lut2_I1_O)        0.153     7.392 r  RISCV_demonstrator_i/decoder2to4_0/Y[3]_INST_0/O
                         net (fo=1, routed)           0.637     8.028    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X12Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.581    -1.564    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X12Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.911ns  (logic 1.604ns (20.272%)  route 6.307ns (79.728%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           5.670     7.149    RISCV_demonstrator_i/decoder2to4_0/A[1]
    SLICE_X14Y3          LUT2 (Prop_lut2_I0_O)        0.124     7.273 r  RISCV_demonstrator_i/decoder2to4_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.637     7.911    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X11Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.582    -1.563    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X11Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.897ns  (logic 1.630ns (20.636%)  route 6.268ns (79.364%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  A_IBUF[1]_inst/O
                         net (fo=4, routed)           5.670     7.149    RISCV_demonstrator_i/decoder2to4_0/A[1]
    SLICE_X14Y3          LUT2 (Prop_lut2_I1_O)        0.150     7.299 r  RISCV_demonstrator_i/decoder2to4_0/Y[1]_INST_0/O
                         net (fo=1, routed)           0.598     7.897    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X11Y2          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.582    -1.563    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X11Y2          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.836ns  (logic 1.592ns (20.311%)  route 6.244ns (79.689%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           5.771     7.239    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X14Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.363 r  RISCV_demonstrator_i/decoder2to4_0/Y[2]_INST_0/O
                         net (fo=1, routed)           0.473     7.836    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X13Y3          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.580    -1.565    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X13Y3          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.272ns  (logic 1.530ns (29.026%)  route 3.742ns (70.974%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.742     5.272    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X45Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.653    -1.492    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X45Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.997ns  (logic 1.530ns (30.624%)  route 3.466ns (69.376%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  reset_IBUF_inst/O
                         net (fo=3, routed)           3.466     4.997    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X48Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.652    -1.493    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X48Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.866ns  (logic 0.297ns (15.944%)  route 1.568ns (84.056%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.568     1.866    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X48Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.911    -0.804    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X48Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.964ns  (logic 0.297ns (15.147%)  route 1.667ns (84.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  reset_IBUF_inst/O
                         net (fo=3, routed)           1.667     1.964    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X45Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.911    -0.804    RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X45Y100        FDRE                                         r  RISCV_demonstrator_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.854ns  (logic 0.281ns (9.829%)  route 2.573ns (90.171%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           2.418     2.654    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X14Y3          LUT2 (Prop_lut2_I1_O)        0.045     2.699 r  RISCV_demonstrator_i/decoder2to4_0/Y[2]_INST_0/O
                         net (fo=1, routed)           0.155     2.854    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X13Y3          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.865    -0.850    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X13Y3          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.865ns  (logic 0.279ns (9.723%)  route 2.586ns (90.277%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           2.356     2.592    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X14Y3          LUT2 (Prop_lut2_I0_O)        0.043     2.635 r  RISCV_demonstrator_i/decoder2to4_0/Y[1]_INST_0/O
                         net (fo=1, routed)           0.230     2.865    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X11Y2          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.866    -0.849    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X11Y2          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.886ns  (logic 0.281ns (9.720%)  route 2.606ns (90.280%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 f  A_IBUF[0]_inst/O
                         net (fo=4, routed)           2.356     2.592    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X14Y3          LUT2 (Prop_lut2_I1_O)        0.045     2.637 r  RISCV_demonstrator_i/decoder2to4_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.249     2.886    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X11Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.866    -0.849    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X11Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.963ns  (logic 0.280ns (9.432%)  route 2.684ns (90.568%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  A_IBUF[0]_inst/O
                         net (fo=4, routed)           2.418     2.654    RISCV_demonstrator_i/decoder2to4_0/A[0]
    SLICE_X14Y3          LUT2 (Prop_lut2_I1_O)        0.044     2.698 r  RISCV_demonstrator_i/decoder2to4_0/Y[3]_INST_0/O
                         net (fo=1, routed)           0.266     2.963    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X12Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.866    -0.849    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X12Y1          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.169ns  (logic 4.018ns (33.020%)  route 8.151ns (66.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.757    -0.935    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y4          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.417 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           8.151     7.734    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         3.500    11.234 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.234    LED[2]
    G14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.089ns  (logic 4.236ns (38.201%)  route 6.853ns (61.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.757    -0.935    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y4          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.457 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           6.853     6.396    lopt
    M14                  OBUF (Prop_obuf_I_O)         3.758    10.153 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.153    LED[0]
    M14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.831ns  (logic 4.008ns (37.005%)  route 6.823ns (62.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.757    -0.935    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y4          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.417 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           6.823     6.406    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         3.490     9.896 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.896    LED[3]
    D18                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.665ns  (logic 4.101ns (38.450%)  route 6.565ns (61.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.757    -0.935    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y4          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.417 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           6.565     6.147    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         3.583     9.730 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.730    LED[1]
    M15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ENC_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.073ns  (logic 4.150ns (58.674%)  route 2.923ns (41.326%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.757    -0.935    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y6          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           1.254     0.775    RISCV_demonstrator_i/decoder1to2_0/A
    SLICE_X0Y11          LUT1 (Prop_lut1_I0_O)        0.124     0.899 r  RISCV_demonstrator_i/decoder1to2_0/Y[0]_INST_0/O
                         net (fo=1, routed)           1.669     2.568    ENC_LED_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.570     6.138 r  ENC_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.138    ENC_LED[0]
    T5                                                                r  ENC_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ENC_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.517ns  (logic 4.044ns (62.056%)  route 2.473ns (37.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.757    -0.935    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y6          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           2.473     1.994    ENC_LED_OBUF[1]
    Y11                  OBUF (Prop_obuf_I_O)         3.588     5.582 r  ENC_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.582    ENC_LED[1]
    Y11                                                               r  ENC_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ENC_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.158ns  (logic 1.429ns (66.232%)  route 0.729ns (33.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.596    -0.612    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y6          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.729     0.258    ENC_LED_OBUF[1]
    Y11                  OBUF (Prop_obuf_I_O)         1.288     1.547 r  ENC_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.547    ENC_LED[1]
    Y11                                                               r  ENC_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ENC_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.457ns (63.229%)  route 0.847ns (36.771%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.596    -0.612    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y6          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.471 f  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.527     0.056    RISCV_demonstrator_i/decoder1to2_0/A
    SLICE_X0Y11          LUT1 (Prop_lut1_I0_O)        0.045     0.101 r  RISCV_demonstrator_i/decoder1to2_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.320     0.422    ENC_LED_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         1.271     1.692 r  ENC_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.692    ENC_LED[0]
    T5                                                                r  ENC_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.886ns  (logic 1.355ns (34.875%)  route 2.531ns (65.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.596    -0.612    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y4          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.531     2.083    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         1.191     3.275 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.275    LED[3]
    D18                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.949ns  (logic 1.447ns (36.649%)  route 2.502ns (63.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.596    -0.612    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y4          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.502     2.054    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         1.283     3.337 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.337    LED[1]
    M15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.246ns  (logic 1.483ns (34.935%)  route 2.763ns (65.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.596    -0.612    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y4          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.148    -0.464 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.763     2.299    lopt
    M14                  OBUF (Prop_obuf_I_O)         1.335     3.634 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.634    LED[0]
    M14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.550ns  (logic 1.365ns (30.009%)  route 3.185ns (69.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.596    -0.612    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y4          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.185     2.737    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         1.201     3.939 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.939    LED[2]
    G14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.169ns  (logic 4.018ns (33.020%)  route 8.151ns (66.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.757    -0.935    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y4          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.417 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           8.151     7.734    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         3.500    11.234 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.234    LED[2]
    G14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.089ns  (logic 4.236ns (38.201%)  route 6.853ns (61.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.757    -0.935    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y4          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.478    -0.457 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           6.853     6.396    lopt
    M14                  OBUF (Prop_obuf_I_O)         3.758    10.153 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.153    LED[0]
    M14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.831ns  (logic 4.008ns (37.005%)  route 6.823ns (62.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.757    -0.935    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y4          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.417 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           6.823     6.406    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         3.490     9.896 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.896    LED[3]
    D18                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.665ns  (logic 4.101ns (38.450%)  route 6.565ns (61.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.757    -0.935    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y4          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.518    -0.417 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           6.565     6.147    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         3.583     9.730 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.730    LED[1]
    M15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            ENC_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.073ns  (logic 4.150ns (58.674%)  route 2.923ns (41.326%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.757    -0.935    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y6          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.479 f  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           1.254     0.775    RISCV_demonstrator_i/decoder1to2_0/A
    SLICE_X0Y11          LUT1 (Prop_lut1_I0_O)        0.124     0.899 r  RISCV_demonstrator_i/decoder1to2_0/Y[0]_INST_0/O
                         net (fo=1, routed)           1.669     2.568    ENC_LED_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.570     6.138 r  ENC_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.138    ENC_LED[0]
    T5                                                                r  ENC_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            ENC_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.517ns  (logic 4.044ns (62.056%)  route 2.473ns (37.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.757    -0.935    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y6          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           2.473     1.994    ENC_LED_OBUF[1]
    Y11                  OBUF (Prop_obuf_I_O)         3.588     5.582 r  ENC_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.582    ENC_LED[1]
    Y11                                                               r  ENC_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            ENC_LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.158ns  (logic 1.429ns (66.232%)  route 0.729ns (33.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.596    -0.612    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y6          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.729     0.258    ENC_LED_OBUF[1]
    Y11                  OBUF (Prop_obuf_I_O)         1.288     1.547 r  ENC_LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.547    ENC_LED[1]
    Y11                                                               r  ENC_LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            ENC_LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.457ns (63.229%)  route 0.847ns (36.771%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.596    -0.612    RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y6          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.471 f  RISCV_demonstrator_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.527     0.056    RISCV_demonstrator_i/decoder1to2_0/A
    SLICE_X0Y11          LUT1 (Prop_lut1_I0_O)        0.045     0.101 r  RISCV_demonstrator_i/decoder1to2_0/Y[0]_INST_0/O
                         net (fo=1, routed)           0.320     0.422    ENC_LED_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         1.271     1.692 r  ENC_LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.692    ENC_LED[0]
    T5                                                                r  ENC_LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.886ns  (logic 1.355ns (34.875%)  route 2.531ns (65.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.596    -0.612    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y4          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.531     2.083    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         1.191     3.275 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.275    LED[3]
    D18                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.949ns  (logic 1.447ns (36.649%)  route 2.502ns (63.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.596    -0.612    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y4          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.502     2.054    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         1.283     3.337 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.337    LED[1]
    M15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.246ns  (logic 1.483ns (34.935%)  route 2.763ns (65.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.596    -0.612    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y4          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.148    -0.464 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.763     2.299    lopt
    M14                  OBUF (Prop_obuf_I_O)         1.335     3.634 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.634    LED[0]
    M14                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.550ns  (logic 1.365ns (30.009%)  route 3.185ns (69.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.596    -0.612    RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y4          FDRE                                         r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  RISCV_demonstrator_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.185     2.737    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         1.201     3.939 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.939    LED[2]
    G14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_RISCV_demonstrator_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_RISCV_demonstrator_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     5.475 f  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -0.999 f  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.207    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.308 f  RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.288    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_buf_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_RISCV_demonstrator_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_buf_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_RISCV_demonstrator_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_RISCV_demonstrator_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_RISCV_demonstrator_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    K17                                               0.000    10.000 f  sysclk (IN)
                         net (fo=0)                   0.000    10.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    11.475 f  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.760    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759     5.001 f  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     7.207    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     7.308 f  RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     9.288    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_buf_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_RISCV_demonstrator_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    RISCV_demonstrator_i/clk_wiz/inst/clkfbout_buf_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.370ns  (logic 6.610ns (70.543%)  route 2.760ns (29.457%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[8]
                         net (fo=3, routed)           1.943     5.584    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[8]
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124     5.708 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_16/O
                         net (fo=1, routed)           0.000     5.708    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_54
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.258 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.258    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.372    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.486    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.600    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.714 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.828    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.162 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.815     7.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.280 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.280    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.813 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.930 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.047 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.047    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.370 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_6
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.486    -1.659    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.362ns  (logic 6.602ns (70.518%)  route 2.760ns (29.482%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[8]
                         net (fo=3, routed)           1.943     5.584    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[8]
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124     5.708 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_16/O
                         net (fo=1, routed)           0.000     5.708    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_54
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.258 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.258    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.372    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.486    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.600    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.714 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.828    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.162 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.815     7.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.280 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.280    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.813 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.930 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.047 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.047    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.362 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.362    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_4
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.486    -1.659    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.286ns  (logic 6.526ns (70.277%)  route 2.760ns (29.723%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[8]
                         net (fo=3, routed)           1.943     5.584    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[8]
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124     5.708 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_16/O
                         net (fo=1, routed)           0.000     5.708    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_54
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.258 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.258    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.372    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.486    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.600    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.714 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.828    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.162 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.815     7.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.280 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.280    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.813 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.930 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.047 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.047    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.286 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.286    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_5
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.486    -1.659    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.266ns  (logic 6.506ns (70.213%)  route 2.760ns (29.787%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[8]
                         net (fo=3, routed)           1.943     5.584    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[8]
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124     5.708 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_16/O
                         net (fo=1, routed)           0.000     5.708    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_54
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.258 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.258    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.372    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.486    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.600    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.714 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.828    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.162 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.815     7.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.280 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.280    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.813 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.930 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.047 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.047    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.266 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.266    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_7
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.486    -1.659    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.253ns  (logic 6.493ns (70.171%)  route 2.760ns (29.829%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[8]
                         net (fo=3, routed)           1.943     5.584    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[8]
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124     5.708 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_16/O
                         net (fo=1, routed)           0.000     5.708    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_54
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.258 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.258    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.372    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.486    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.600    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.714 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.828    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.162 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.815     7.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.280 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.280    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.813 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.930 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.253 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.253    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_6
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.488    -1.657    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.245ns  (logic 6.485ns (70.145%)  route 2.760ns (29.855%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[8]
                         net (fo=3, routed)           1.943     5.584    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[8]
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124     5.708 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_16/O
                         net (fo=1, routed)           0.000     5.708    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_54
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.258 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.258    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.372    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.486    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.600    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.714 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.828    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.162 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.815     7.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.280 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.280    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.813 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.930 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.245 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.245    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_4
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.488    -1.657    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.169ns  (logic 6.409ns (69.898%)  route 2.760ns (30.102%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[8]
                         net (fo=3, routed)           1.943     5.584    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[8]
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124     5.708 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_16/O
                         net (fo=1, routed)           0.000     5.708    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_54
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.258 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.258    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.372    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.486    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.600    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.714 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.828    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.162 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.815     7.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.280 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.280    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.813 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.930 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.169 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.169    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_5
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.488    -1.657    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.149ns  (logic 6.389ns (69.832%)  route 2.760ns (30.168%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[8]
                         net (fo=3, routed)           1.943     5.584    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[8]
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124     5.708 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_16/O
                         net (fo=1, routed)           0.000     5.708    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_54
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.258 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.258    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.372    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.486    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.600    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.714 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.828    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.162 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.815     7.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.280 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.280    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.813 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.930 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.149 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_7
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.488    -1.657    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.136ns  (logic 6.376ns (69.789%)  route 2.760ns (30.211%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[8]
                         net (fo=3, routed)           1.943     5.584    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[8]
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124     5.708 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_16/O
                         net (fo=1, routed)           0.000     5.708    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_54
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.258 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.258    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.372    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.486    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.600    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.714 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.828    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.162 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.815     7.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.280 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.280    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.813 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.136 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.136    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_6
    SLICE_X34Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.489    -1.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.128ns  (logic 6.368ns (69.762%)  route 2.760ns (30.238%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[8]
                         net (fo=3, routed)           1.943     5.584    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[8]
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124     5.708 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_16/O
                         net (fo=1, routed)           0.000     5.708    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_54
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.258 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.258    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.372    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.486    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.600    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.714 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.828    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.162 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.815     7.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.280 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.280    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.813 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.128 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.128    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_4
    SLICE_X34Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.489    -1.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.636ns (75.221%)  route 0.210ns (24.779%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           0.208     0.731    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X34Y17         LUT4 (Prop_lut4_I1_O)        0.045     0.776 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9/O
                         net (fo=1, routed)           0.000     0.776    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.846 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.846    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_7
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.822    -0.893    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.636ns (75.221%)  route 0.210ns (24.779%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[11])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[11]
                         net (fo=3, routed)           0.208     0.731    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[11]
    SLICE_X34Y18         LUT4 (Prop_lut4_I1_O)        0.045     0.776 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8/O
                         net (fo=1, routed)           0.000     0.776    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.846 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.846    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_7
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.821    -0.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.671ns (76.206%)  route 0.210ns (23.794%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           0.208     0.731    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X34Y17         LUT4 (Prop_lut4_I1_O)        0.045     0.776 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9/O
                         net (fo=1, routed)           0.000     0.776    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.881 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.881    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_6
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.822    -0.893    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.671ns (76.206%)  route 0.210ns (23.794%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[11])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[11]
                         net (fo=3, routed)           0.208     0.731    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[11]
    SLICE_X34Y18         LUT4 (Prop_lut4_I1_O)        0.045     0.776 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8/O
                         net (fo=1, routed)           0.000     0.776    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.881 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.881    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_6
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.821    -0.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.631ns (70.528%)  route 0.264ns (29.472%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[1]
                         net (fo=3, routed)           0.262     0.785    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[1]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.045     0.830 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_6/O
                         net (fo=1, routed)           0.000     0.830    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_6_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.895 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_5
    SLICE_X34Y15         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.824    -0.891    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y15         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[18]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.631ns (70.528%)  route 0.264ns (29.472%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[5])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[5]
                         net (fo=3, routed)           0.262     0.785    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[5]
    SLICE_X34Y16         LUT4 (Prop_lut4_I1_O)        0.045     0.830 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_7/O
                         net (fo=1, routed)           0.000     0.830    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_7_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.895 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_5
    SLICE_X34Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.823    -0.892    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[22]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.631ns (70.528%)  route 0.264ns (29.472%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[13])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[13]
                         net (fo=3, routed)           0.262     0.785    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[13]
    SLICE_X34Y18         LUT4 (Prop_lut4_I1_O)        0.045     0.830 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_6/O
                         net (fo=1, routed)           0.000     0.830    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_6_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.895 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_5
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.821    -0.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.711ns (77.240%)  route 0.210ns (22.760%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           0.208     0.731    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X34Y17         LUT4 (Prop_lut4_I1_O)        0.045     0.776 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9/O
                         net (fo=1, routed)           0.000     0.776    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.921 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.921    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_5
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.822    -0.893    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.667ns (71.668%)  route 0.264ns (28.332%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[1]
                         net (fo=3, routed)           0.262     0.785    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[1]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.045     0.830 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_6/O
                         net (fo=1, routed)           0.000     0.830    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_6_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     0.931 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.931    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_4
    SLICE_X34Y15         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.824    -0.891    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y15         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.667ns (71.668%)  route 0.264ns (28.332%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.173ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[5])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[5]
                         net (fo=3, routed)           0.262     0.785    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[5]
    SLICE_X34Y16         LUT4 (Prop_lut4_I1_O)        0.045     0.830 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_7/O
                         net (fo=1, routed)           0.000     0.830    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_7_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     0.931 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.931    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_4
    SLICE_X34Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.823    -0.892    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_RISCV_demonstrator_clk_wiz_0_1

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.370ns  (logic 6.610ns (70.543%)  route 2.760ns (29.457%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[8]
                         net (fo=3, routed)           1.943     5.584    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[8]
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124     5.708 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_16/O
                         net (fo=1, routed)           0.000     5.708    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_54
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.258 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.258    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.372    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.486    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.600    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.714 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.828    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.162 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.815     7.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.280 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.280    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.813 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.930 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.047 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.047    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.370 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.370    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_6
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.486    -1.659    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.362ns  (logic 6.602ns (70.518%)  route 2.760ns (29.482%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[8]
                         net (fo=3, routed)           1.943     5.584    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[8]
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124     5.708 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_16/O
                         net (fo=1, routed)           0.000     5.708    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_54
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.258 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.258    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.372    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.486    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.600    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.714 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.828    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.162 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.815     7.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.280 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.280    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.813 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.930 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.047 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.047    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.362 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.362    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_4
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.486    -1.659    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.286ns  (logic 6.526ns (70.277%)  route 2.760ns (29.723%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[8]
                         net (fo=3, routed)           1.943     5.584    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[8]
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124     5.708 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_16/O
                         net (fo=1, routed)           0.000     5.708    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_54
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.258 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.258    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.372    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.486    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.600    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.714 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.828    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.162 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.815     7.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.280 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.280    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.813 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.930 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.047 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.047    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.286 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.286    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_5
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.486    -1.659    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.266ns  (logic 6.506ns (70.213%)  route 2.760ns (29.787%))
  Logic Levels:           14  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[8]
                         net (fo=3, routed)           1.943     5.584    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[8]
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124     5.708 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_16/O
                         net (fo=1, routed)           0.000     5.708    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_54
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.258 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.258    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.372    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.486    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.600    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.714 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.828    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.162 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.815     7.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.280 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.280    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.813 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.930 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.047 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.047    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.266 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.266    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_7
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.486    -1.659    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.253ns  (logic 6.493ns (70.171%)  route 2.760ns (29.829%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[8]
                         net (fo=3, routed)           1.943     5.584    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[8]
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124     5.708 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_16/O
                         net (fo=1, routed)           0.000     5.708    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_54
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.258 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.258    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.372    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.486    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.600    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.714 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.828    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.162 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.815     7.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.280 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.280    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.813 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.930 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.253 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.253    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_6
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.488    -1.657    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.245ns  (logic 6.485ns (70.145%)  route 2.760ns (29.855%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[8]
                         net (fo=3, routed)           1.943     5.584    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[8]
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124     5.708 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_16/O
                         net (fo=1, routed)           0.000     5.708    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_54
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.258 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.258    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.372    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.486    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.600    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.714 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.828    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.162 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.815     7.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.280 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.280    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.813 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.930 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.245 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.245    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_4
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.488    -1.657    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.169ns  (logic 6.409ns (69.898%)  route 2.760ns (30.102%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[8]
                         net (fo=3, routed)           1.943     5.584    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[8]
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124     5.708 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_16/O
                         net (fo=1, routed)           0.000     5.708    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_54
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.258 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.258    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.372    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.486    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.600    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.714 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.828    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.162 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.815     7.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.280 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.280    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.813 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.930 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.169 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.169    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_5
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.488    -1.657    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.149ns  (logic 6.389ns (69.832%)  route 2.760ns (30.168%))
  Logic Levels:           13  (CARRY4=10 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[8]
                         net (fo=3, routed)           1.943     5.584    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[8]
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124     5.708 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_16/O
                         net (fo=1, routed)           0.000     5.708    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_54
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.258 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.258    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.372    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.486    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.600    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.714 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.828    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.162 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.815     7.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.280 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.280    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.813 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.930 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.930    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.149 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.149    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_7
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.488    -1.657    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.136ns  (logic 6.376ns (69.789%)  route 2.760ns (30.211%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[8]
                         net (fo=3, routed)           1.943     5.584    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[8]
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124     5.708 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_16/O
                         net (fo=1, routed)           0.000     5.708    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_54
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.258 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.258    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.372    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.486    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.600    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.714 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.828    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.162 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.815     7.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.280 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.280    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.813 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.136 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.136    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_6
    SLICE_X34Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.489    -1.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[21]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.128ns  (logic 6.368ns (69.762%)  route 2.760ns (30.238%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[8])
                                                      3.639     3.641 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[8]
                         net (fo=3, routed)           1.943     5.584    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[8]
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124     5.708 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[3]_i_16/O
                         net (fo=1, routed)           0.000     5.708    RISCV_demonstrator_i/riscv_wrapper_0/inst_n_54
    SLICE_X35Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.258 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.258    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_8_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.372 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.372    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_3_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.486 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.486    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[3]_i_2_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.600 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.600    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[7]_i_2_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.714 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.714    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[11]_i_2_n_0
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.828 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.828    RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[15]_i_2_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.162 r  RISCV_demonstrator_i/riscv_wrapper_0/u_mul/result_e2_q_reg[19]_i_9/O[1]
                         net (fo=1, routed)           0.815     7.977    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_0[17]
    SLICE_X34Y15         LUT4 (Prop_lut4_I3_O)        0.303     8.280 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7/O
                         net (fo=1, routed)           0.000     8.280    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_7_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.813 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.813    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.128 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.128    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_4
    SLICE_X34Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        1.489    -1.656    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.636ns (75.221%)  route 0.210ns (24.779%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           0.208     0.731    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X34Y17         LUT4 (Prop_lut4_I1_O)        0.045     0.776 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9/O
                         net (fo=1, routed)           0.000     0.776    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.846 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.846    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_7
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.822    -0.893    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[24]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.636ns (75.221%)  route 0.210ns (24.779%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[11])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[11]
                         net (fo=3, routed)           0.208     0.731    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[11]
    SLICE_X34Y18         LUT4 (Prop_lut4_I1_O)        0.045     0.776 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8/O
                         net (fo=1, routed)           0.000     0.776    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.846 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.846    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_7
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.821    -0.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[28]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.671ns (76.206%)  route 0.210ns (23.794%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           0.208     0.731    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X34Y17         LUT4 (Prop_lut4_I1_O)        0.045     0.776 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9/O
                         net (fo=1, routed)           0.000     0.776    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.881 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.881    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_6
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.822    -0.893    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[25]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.881ns  (logic 0.671ns (76.206%)  route 0.210ns (23.794%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[11])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[11]
                         net (fo=3, routed)           0.208     0.731    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[11]
    SLICE_X34Y18         LUT4 (Prop_lut4_I1_O)        0.045     0.776 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8/O
                         net (fo=1, routed)           0.000     0.776    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_8_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.881 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.881    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_6
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.821    -0.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[29]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.631ns (70.528%)  route 0.264ns (29.472%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[1]
                         net (fo=3, routed)           0.262     0.785    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[1]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.045     0.830 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_6/O
                         net (fo=1, routed)           0.000     0.830    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_6_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.895 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_5
    SLICE_X34Y15         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.824    -0.891    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y15         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[18]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.631ns (70.528%)  route 0.264ns (29.472%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[5])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[5]
                         net (fo=3, routed)           0.262     0.785    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[5]
    SLICE_X34Y16         LUT4 (Prop_lut4_I1_O)        0.045     0.830 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_7/O
                         net (fo=1, routed)           0.000     0.830    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_7_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.895 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_5
    SLICE_X34Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.823    -0.892    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[22]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.631ns (70.528%)  route 0.264ns (29.472%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[13])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[13]
                         net (fo=3, routed)           0.262     0.785    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[13]
    SLICE_X34Y18         LUT4 (Prop_lut4_I1_O)        0.045     0.830 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_6/O
                         net (fo=1, routed)           0.000     0.830    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[31]_i_6_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.895 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.895    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[31]_i_1_n_5
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.821    -0.894    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y18         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[30]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.711ns (77.240%)  route 0.210ns (22.760%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[7])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[7]
                         net (fo=3, routed)           0.208     0.731    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[7]
    SLICE_X34Y17         LUT4 (Prop_lut4_I1_O)        0.045     0.776 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9/O
                         net (fo=1, routed)           0.000     0.776    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[27]_i_9_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.921 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.921    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[27]_i_1_n_5
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.822    -0.893    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y17         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[26]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.667ns (71.668%)  route 0.264ns (28.332%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[1]
                         net (fo=3, routed)           0.262     0.785    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[1]
    SLICE_X34Y15         LUT4 (Prop_lut4_I1_O)        0.045     0.830 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_6/O
                         net (fo=1, routed)           0.000     0.830    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[19]_i_6_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     0.931 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.931    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]_i_1_n_4
    SLICE_X34Y15         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.824    -0.891    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y15         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[19]/C

Slack:                    inf
  Source:                 RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                            (internal pin)
  Destination:            RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_RISCV_demonstrator_clk_wiz_0_1  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.931ns  (logic 0.667ns (71.668%)  route 0.264ns (28.332%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1                      0.000     0.000 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__1_n_37
    DSP48_X2Y7           DSP48E1 (Prop_dsp48e1_ACIN[16]_P[5])
                                                      0.521     0.523 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/mult_result_w__2/P[5]
                         net (fo=3, routed)           0.262     0.785    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/P[5]
    SLICE_X34Y16         LUT4 (Prop_lut4_I1_O)        0.045     0.830 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_7/O
                         net (fo=1, routed)           0.000     0.830    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q[23]_i_7_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     0.931 r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.931    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]_i_1_n_4
    SLICE_X34Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RISCV_demonstrator_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    RISCV_demonstrator_i/clk_wiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  RISCV_demonstrator_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    RISCV_demonstrator_i/clk_wiz/inst/clk_in1_RISCV_demonstrator_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  RISCV_demonstrator_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    RISCV_demonstrator_i/clk_wiz/inst/clk_out1_RISCV_demonstrator_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  RISCV_demonstrator_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=7548, routed)        0.823    -0.892    RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/clk
    SLICE_X34Y16         FDCE                                         r  RISCV_demonstrator_i/riscv_wrapper_0/inst/rv_tcm_top/u_core/u_mul/result_e2_q_reg[23]/C





