<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPULegalizerInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPULegalizerInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- AMDGPULegalizerInfo.cpp -----------------------------------*- C++ -*-==//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// This file implements the targeting of the Machinelegalizer class for</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// AMDGPU.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \todo This should be generated by TableGen.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#if defined(_MSC_VER) || defined(__MINGW32__)</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">// According to Microsoft, one must set _USE_MATH_DEFINES in order to get M_PI</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">// from the Visual C++ cmath / math.h headers:</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// https://docs.microsoft.com/en-us/cpp/c-runtime-library/math-constants?view=vs-2019</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#define _USE_MATH_DEFINES</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPULegalizerInfo_8h.html">AMDGPULegalizerInfo.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LegalizerHelper_8h.html">llvm/CodeGen/GlobalISel/LegalizerHelper.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineIRBuilder_8h.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetOpcodes_8h.html">llvm/CodeGen/TargetOpcodes.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ValueTypes_8h.html">llvm/CodeGen/ValueTypes.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DerivedTypes_8h.html">llvm/IR/DerivedTypes.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DiagnosticInfo_8h.html">llvm/IR/DiagnosticInfo.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Type_8h.html">llvm/IR/Type.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="AMDGPULegalizerInfo_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   34</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;amdgpu-legalinfo&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespaceLegalizeActions.html">LegalizeActions</a>;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespaceLegalizeMutations.html">LegalizeMutations</a>;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespaceLegalityPredicates.html">LegalityPredicates</a>;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="AMDGPULegalizerInfo_8cpp.html#a81b754d73706b402b05cebb4b6965f14">   42</a></span>&#160;<span class="keyword">static</span> <a class="code" href="namespacellvm.html#afee35431ecf461b5ea8e58d3f05e1ba1">LegalityPredicate</a> <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a81b754d73706b402b05cebb4b6965f14">isMultiple32</a>(<span class="keywordtype">unsigned</span> TypeIdx,</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;                                      <span class="keywordtype">unsigned</span> MaxSize = 1024) {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <span class="keywordflow">return</span> [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = Query.Types[TypeIdx];</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> EltTy = Ty.<a class="code" href="classllvm_1_1LLT.html#a53b9e76bd709dd733a3b510685577a24">getScalarType</a>();</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="keywordflow">return</span> Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &lt;= MaxSize &amp;&amp; EltTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() % 32 == 0;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  };</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;}</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="AMDGPULegalizerInfo_8cpp.html#ac57f2851a4be908ffca7b27eb86166e3">   51</a></span>&#160;<span class="keyword">static</span> <a class="code" href="namespacellvm.html#afee35431ecf461b5ea8e58d3f05e1ba1">LegalityPredicate</a> <a class="code" href="AMDGPULegalizerInfo_8cpp.html#ac57f2851a4be908ffca7b27eb86166e3">sizeIs</a>(<span class="keywordtype">unsigned</span> TypeIdx, <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) {</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keywordflow">return</span> [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="keywordflow">return</span> Query.Types[TypeIdx].getSizeInBits() == <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  };</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;}</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="AMDGPULegalizerInfo_8cpp.html#a0dbe048033c8b5adaf283b8fe7de3ba1">   57</a></span>&#160;<span class="keyword">static</span> <a class="code" href="namespacellvm.html#afee35431ecf461b5ea8e58d3f05e1ba1">LegalityPredicate</a> <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a0dbe048033c8b5adaf283b8fe7de3ba1">isSmallOddVector</a>(<span class="keywordtype">unsigned</span> TypeIdx) {</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordflow">return</span> [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = Query.Types[TypeIdx];</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <span class="keywordflow">return</span> Ty.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;           Ty.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() % 2 != 0 &amp;&amp;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;           Ty.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>().<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &lt; 32 &amp;&amp;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;           Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() % 32 != 0;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  };</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;}</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="AMDGPULegalizerInfo_8cpp.html#a3d552c29a563f3462800870d14e72b0f">   67</a></span>&#160;<span class="keyword">static</span> <a class="code" href="namespacellvm.html#afee35431ecf461b5ea8e58d3f05e1ba1">LegalityPredicate</a> <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a3d552c29a563f3462800870d14e72b0f">isWideVec16</a>(<span class="keywordtype">unsigned</span> TypeIdx) {</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordflow">return</span> [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = Query.Types[TypeIdx];</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> EltTy = Ty.<a class="code" href="classllvm_1_1LLT.html#a53b9e76bd709dd733a3b510685577a24">getScalarType</a>();</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keywordflow">return</span> EltTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 16 &amp;&amp; Ty.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() &gt; 2;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  };</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;}</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="AMDGPULegalizerInfo_8cpp.html#a0e3fd79bb281f248eefd08814023d8c8">   75</a></span>&#160;<span class="keyword">static</span> <a class="code" href="namespacellvm.html#a7c33e33f2b308b4ea58e1a65dcd754de">LegalizeMutation</a> <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a0e3fd79bb281f248eefd08814023d8c8">oneMoreElement</a>(<span class="keywordtype">unsigned</span> TypeIdx) {</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keywordflow">return</span> [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = Query.Types[TypeIdx];</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> EltTy = Ty.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>();</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordflow">return</span> std::make_pair(TypeIdx, <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(Ty.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() + 1, EltTy));</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  };</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;}</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="AMDGPULegalizerInfo_8cpp.html#a3b5805e73f162bbb84584fbc2091806e">   83</a></span>&#160;<span class="keyword">static</span> <a class="code" href="namespacellvm.html#a7c33e33f2b308b4ea58e1a65dcd754de">LegalizeMutation</a> <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a3b5805e73f162bbb84584fbc2091806e">fewerEltsToSize64Vector</a>(<span class="keywordtype">unsigned</span> TypeIdx) {</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keywordflow">return</span> [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = Query.Types[TypeIdx];</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> EltTy = Ty.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>();</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="keywordtype">unsigned</span> Pieces = (Size + 63) / 64;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keywordtype">unsigned</span> NewNumElts = (Ty.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() + 1) / Pieces;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="keywordflow">return</span> std::make_pair(TypeIdx, <a class="code" href="classllvm_1_1LLT.html#a6d546c793031adb1d95a68e6e0be2ebc">LLT::scalarOrVector</a>(NewNumElts, EltTy));</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  };</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;}</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">// Increase the number of vector elements to reach the next multiple of 32-bit</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">// type.</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="AMDGPULegalizerInfo_8cpp.html#ad64f039266036a2ac4d704000928d65b">   96</a></span>&#160;<span class="keyword">static</span> <a class="code" href="namespacellvm.html#a7c33e33f2b308b4ea58e1a65dcd754de">LegalizeMutation</a> <a class="code" href="AMDGPULegalizerInfo_8cpp.html#ad64f039266036a2ac4d704000928d65b">moreEltsToNext32Bit</a>(<span class="keywordtype">unsigned</span> TypeIdx) {</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keywordflow">return</span> [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = Query.Types[TypeIdx];</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> EltTy = Ty.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>();</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> EltSize = EltTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> NextMul32 = (Size + 31) / 32;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(EltSize &lt; 32);</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> NewNumElts = (32 * NextMul32 + EltSize - 1) / EltSize;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="keywordflow">return</span> std::make_pair(TypeIdx, <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(NewNumElts, EltTy));</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  };</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;}</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="AMDGPULegalizerInfo_8cpp.html#a144b2ed41ce4f22842225b0b1b117a58">  112</a></span>&#160;<span class="keyword">static</span> <a class="code" href="namespacellvm.html#afee35431ecf461b5ea8e58d3f05e1ba1">LegalityPredicate</a> <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a144b2ed41ce4f22842225b0b1b117a58">vectorSmallerThan</a>(<span class="keywordtype">unsigned</span> TypeIdx, <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) {</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordflow">return</span> [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> QueryTy = Query.Types[TypeIdx];</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keywordflow">return</span> QueryTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; QueryTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &lt; <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  };</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;}</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="AMDGPULegalizerInfo_8cpp.html#a2d0beabfcf00e6fd23c97eff8ee516a6">  119</a></span>&#160;<span class="keyword">static</span> <a class="code" href="namespacellvm.html#afee35431ecf461b5ea8e58d3f05e1ba1">LegalityPredicate</a> <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a2d0beabfcf00e6fd23c97eff8ee516a6">vectorWiderThan</a>(<span class="keywordtype">unsigned</span> TypeIdx, <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) {</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keywordflow">return</span> [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> QueryTy = Query.Types[TypeIdx];</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keywordflow">return</span> QueryTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; QueryTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &gt; <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  };</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;}</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="AMDGPULegalizerInfo_8cpp.html#a8e4a67e6620c2b437e4b7a7707ac0914">  126</a></span>&#160;<span class="keyword">static</span> <a class="code" href="namespacellvm.html#afee35431ecf461b5ea8e58d3f05e1ba1">LegalityPredicate</a> <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a8e4a67e6620c2b437e4b7a7707ac0914">numElementsNotEven</a>(<span class="keywordtype">unsigned</span> TypeIdx) {</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keywordflow">return</span> [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> QueryTy = Query.Types[TypeIdx];</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordflow">return</span> QueryTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; QueryTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() % 2 != 0;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  };</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;}</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">// Any combination of 32 or 64-bit elements up to 1024 bits, and multiples of</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">// v2s16.</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="AMDGPULegalizerInfo_8cpp.html#a6828238e57f3a265b56fb009a227af4e">  135</a></span>&#160;<span class="keyword">static</span> <a class="code" href="namespacellvm.html#afee35431ecf461b5ea8e58d3f05e1ba1">LegalityPredicate</a> <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a6828238e57f3a265b56fb009a227af4e">isRegisterType</a>(<span class="keywordtype">unsigned</span> TypeIdx) {</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordflow">return</span> [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = Query.Types[TypeIdx];</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="keywordflow">if</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>()) {</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;      <span class="keyword">const</span> <span class="keywordtype">int</span> EltSize = Ty.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>().<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      <span class="keywordflow">return</span> EltSize == 32 || EltSize == 64 ||</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;            (EltSize == 16 &amp;&amp; Ty.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() % 2 == 0) ||</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;             EltSize == 128 || EltSize == 256;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    }</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordflow">return</span> Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() % 32 == 0 &amp;&amp; Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &lt;= 1024;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  };</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;}</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="AMDGPULegalizerInfo_8cpp.html#a59c5187224e222186c833d907e4e75de">  149</a></span>&#160;<span class="keyword">static</span> <a class="code" href="namespacellvm.html#afee35431ecf461b5ea8e58d3f05e1ba1">LegalityPredicate</a> <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a59c5187224e222186c833d907e4e75de">elementTypeIs</a>(<span class="keywordtype">unsigned</span> TypeIdx, <a class="code" href="classllvm_1_1LLT.html">LLT</a> <a class="code" href="classllvm_1_1Type.html">Type</a>) {</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keywordflow">return</span> [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="keywordflow">return</span> Query.Types[TypeIdx].getElementType() == Type;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  };</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;}</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="AMDGPULegalizerInfo_8cpp.html#aaa2bd301fbc237e56ec6a727b86663ef">  155</a></span>&#160;<span class="keyword">static</span> <a class="code" href="namespacellvm.html#afee35431ecf461b5ea8e58d3f05e1ba1">LegalityPredicate</a> <a class="code" href="AMDGPULegalizerInfo_8cpp.html#aaa2bd301fbc237e56ec6a727b86663ef">isWideScalarTruncStore</a>(<span class="keywordtype">unsigned</span> TypeIdx) {</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="keywordflow">return</span> [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = Query.Types[TypeIdx];</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="keywordflow">return</span> !Ty.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &gt; 32 &amp;&amp;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;           Query.MMODescrs[0].SizeInBits &lt; Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  };</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;}</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#a44a4d4c034685aa34a4e8f62b0976e6c">  163</a></span>&#160;<a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a44a4d4c034685aa34a4e8f62b0976e6c">AMDGPULegalizerInfo::AMDGPULegalizerInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST_,</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNTargetMachine.html">GCNTargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>)</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  :  <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>(ST_) {</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keyword">using namespace </span>TargetOpcode;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keyword">auto</span> GetAddrSpacePtr = [&amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>](<span class="keywordtype">unsigned</span> AS) {</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1LLT.html#ad0fd2b50be800faedc8a0c0bbd708db7">LLT::pointer</a>(AS, TM.<a class="code" href="classllvm_1_1TargetMachine.html#a5a411a3e39c13b46c05558240901cd3c">getPointerSizeInBits</a>(AS));</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  };</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S1 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S8 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(8);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S16 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(16);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S64 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(64);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S96 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(96);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S128 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(128);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S256 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(256);</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S1024 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1024);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> V2S16 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(2, 16);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> V4S16 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(4, 16);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> V2S32 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(2, 32);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> V3S32 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(3, 32);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> V4S32 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(4, 32);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> V5S32 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(5, 32);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> V6S32 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(6, 32);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> V7S32 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(7, 32);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> V8S32 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(8, 32);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> V9S32 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(9, 32);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> V10S32 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(10, 32);</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> V11S32 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(11, 32);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> V12S32 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(12, 32);</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> V13S32 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(13, 32);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> V14S32 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(14, 32);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> V15S32 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(15, 32);</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> V16S32 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(16, 32);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> V32S32 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(32, 32);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> V2S64 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(2, 64);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> V3S64 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(3, 64);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> V4S64 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(4, 64);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> V5S64 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(5, 64);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> V6S64 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(6, 64);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> V7S64 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(7, 64);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> V8S64 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(8, 64);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> V16S64 = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(16, 64);</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  std::initializer_list&lt;LLT&gt; AllS32Vectors =</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    {V2S32, V3S32, V4S32, V5S32, V6S32, V7S32, V8S32,</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;     V9S32, V10S32, V11S32, V12S32, V13S32, V14S32, V15S32, V16S32, V32S32};</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  std::initializer_list&lt;LLT&gt; AllS64Vectors =</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    {V2S64, V3S64, V4S64, V5S64, V6S64, V7S64, V8S64, V16S64};</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> GlobalPtr = GetAddrSpacePtr(<a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab69babcbdc6445760bcacdeceec24e09">AMDGPUAS::GLOBAL_ADDRESS</a>);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> ConstantPtr = GetAddrSpacePtr(<a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a>);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> Constant32Ptr = GetAddrSpacePtr(<a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6abd16fac39b8769260b5e448d3bd5a58f">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>);</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> LocalPtr = GetAddrSpacePtr(<a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a>);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> RegionPtr = GetAddrSpacePtr(<a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6aa4a816bb6e255cf1a96ae731382b53ee">AMDGPUAS::REGION_ADDRESS</a>);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> FlatPtr = GetAddrSpacePtr(<a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab679426e6efe763330f7ce008099092d">AMDGPUAS::FLAT_ADDRESS</a>);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> PrivatePtr = GetAddrSpacePtr(<a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a>);</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> CodePtr = FlatPtr;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keyword">const</span> std::initializer_list&lt;LLT&gt; AddrSpaces64 = {</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    GlobalPtr, ConstantPtr, FlatPtr</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  };</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="keyword">const</span> std::initializer_list&lt;LLT&gt; AddrSpaces32 = {</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    LocalPtr, PrivatePtr, Constant32Ptr, RegionPtr</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  };</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keyword">const</span> std::initializer_list&lt;LLT&gt; FPTypesBase = {</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    S32, S64</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  };</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keyword">const</span> std::initializer_list&lt;LLT&gt; FPTypes16 = {</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    S32, S64, S16</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  };</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keyword">const</span> std::initializer_list&lt;LLT&gt; FPTypesPK16 = {</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    S32, S64, S16, V2S16</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  };</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#affb964009c7fd4a18519fec9eaedd4e3">setAction</a>({G_BRCOND, S1}, <a class="code" href="namespacellvm_1_1LegalizeActions.html#a834a0e3032e20fe88a0c931e8f246654a167074ba3b742859ff5dbe464381e107">Legal</a>); <span class="comment">// VCC branches</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#affb964009c7fd4a18519fec9eaedd4e3">setAction</a>({G_BRCOND, S32}, <a class="code" href="namespacellvm_1_1LegalizeActions.html#a834a0e3032e20fe88a0c931e8f246654a167074ba3b742859ff5dbe464381e107">Legal</a>); <span class="comment">// SCC branches</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="comment">// TODO: All multiples of 32, vectors of pointers, all v2s16 pairs, more</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="comment">// elements for v3s16</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_PHI)</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a51b92ff153c76b49d9036c331fc534c2">legalFor</a>({S32, S64, V2S16, V4S16, S1, S128, S256})</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    .legalFor(AllS32Vectors)</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a51b92ff153c76b49d9036c331fc534c2">legalFor</a>(AllS64Vectors)</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a51b92ff153c76b49d9036c331fc534c2">legalFor</a>(AddrSpaces64)</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a51b92ff153c76b49d9036c331fc534c2">legalFor</a>(AddrSpaces32)</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a6115e668650522afbc7b8970f039a33e">clampScalar</a>(0, S32, S256)</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#ab38b237c564a670c78640d09642faa40">widenScalarToNextPow2</a>(0, 32)</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a88f6f93c303b114b94a38390448eaa85">clampMaxNumElements</a>(0, S32, 16)</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a1b1955725d8c86c73337fdf8aa0e3ef0">moreElementsIf</a>(<a class="code" href="AMDGPULegalizerInfo_8cpp.html#a0dbe048033c8b5adaf283b8fe7de3ba1">isSmallOddVector</a>(0), <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a0e3fd79bb281f248eefd08814023d8c8">oneMoreElement</a>(0))</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a37e356f8716e1bf292a3f999818f7a1e">legalIf</a>(<a class="code" href="namespacellvm_1_1LegalityPredicates.html#a3a162108a998b12a5f51009e450d898c">isPointer</a>(0));</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keywordflow">if</span> (ST.has16BitInsts()) {</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_ADD, G_SUB, G_MUL})</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;      .legalFor({S32, S16})</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;      .clampScalar(0, S16, S32)</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0);</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_ADD, G_SUB, G_MUL})</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;      .legalFor({S32})</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;      .clampScalar(0, S32, S32)</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  }</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="comment">// FIXME: Not really legal. Placeholder for custom lowering.</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_SDIV, G_UDIV, G_SREM, G_UREM})</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    .legalFor({S32, S64})</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    .clampScalar(0, S32, S64)</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#ab38b237c564a670c78640d09642faa40">widenScalarToNextPow2</a>(0, 32)</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_UMULH, G_SMULH})</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    .legalFor({S32})</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    .clampScalar(0, S32, S32)</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0);</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="comment">// Report legal for any types we can handle anywhere. For the cases only legal</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="comment">// on the SALU, RegBankSelect will be able to re-legalize.</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_AND, G_OR, G_XOR})</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    .legalFor({S32, S1, S64, V2S32, S16, V2S16, V4S16})</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    .clampScalar(0, S32, S64)</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a1b1955725d8c86c73337fdf8aa0e3ef0">moreElementsIf</a>(<a class="code" href="AMDGPULegalizerInfo_8cpp.html#a0dbe048033c8b5adaf283b8fe7de3ba1">isSmallOddVector</a>(0), <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a0e3fd79bb281f248eefd08814023d8c8">oneMoreElement</a>(0))</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a84458721a72ec165f39c359c1e36268f">fewerElementsIf</a>(<a class="code" href="AMDGPULegalizerInfo_8cpp.html#a2d0beabfcf00e6fd23c97eff8ee516a6">vectorWiderThan</a>(0, 64), <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a3b5805e73f162bbb84584fbc2091806e">fewerEltsToSize64Vector</a>(0))</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#ab38b237c564a670c78640d09642faa40">widenScalarToNextPow2</a>(0)</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0);</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_UADDO, G_USUBO,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                               G_UADDE, G_SADDE, G_USUBE, G_SSUBE})</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    .legalFor({{S32, S1}, {S32, S32}})</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    .clampScalar(0, S32, S32)</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0); <span class="comment">// TODO: Implement.</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_SADDO, G_SSUBO})</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    .lower();</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_BITCAST)</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="comment">// Don&#39;t worry about the size constraint.</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a37e356f8716e1bf292a3f999818f7a1e">legalIf</a>(<a class="code" href="namespacellvm_1_1LegalityPredicates.html#ad7ac7032baa62cc00002886633b9f281">all</a>(<a class="code" href="AMDGPULegalizerInfo_8cpp.html#a6828238e57f3a265b56fb009a227af4e">isRegisterType</a>(0), <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a6828238e57f3a265b56fb009a227af4e">isRegisterType</a>(1)))</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="comment">// FIXME: Testing hack</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a676390425ab5f53d99d702c3b8f15637">legalForCartesianProduct</a>({S16, <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(2, 8), });</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_FCONSTANT)</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a51b92ff153c76b49d9036c331fc534c2">legalFor</a>({S32, S64, S16})</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    .clampScalar(0, S16, S64);</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_IMPLICIT_DEF)</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a51b92ff153c76b49d9036c331fc534c2">legalFor</a>({S1, S32, S64, S16, V2S32, V4S32, V2S16, V4S16, GlobalPtr,</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;               ConstantPtr, LocalPtr, FlatPtr, PrivatePtr})</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    .moreElementsIf(<a class="code" href="AMDGPULegalizerInfo_8cpp.html#a0dbe048033c8b5adaf283b8fe7de3ba1">isSmallOddVector</a>(0), <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a0e3fd79bb281f248eefd08814023d8c8">oneMoreElement</a>(0))</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a2f7f429242460cff669c246a3365c76f">clampScalarOrElt</a>(0, S32, S1024)</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a37e356f8716e1bf292a3f999818f7a1e">legalIf</a>(<a class="code" href="AMDGPULegalizerInfo_8cpp.html#a81b754d73706b402b05cebb4b6965f14">isMultiple32</a>(0))</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#ab38b237c564a670c78640d09642faa40">widenScalarToNextPow2</a>(0, 32)</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a88f6f93c303b114b94a38390448eaa85">clampMaxNumElements</a>(0, S32, 16);</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="comment">// FIXME: i1 operands to intrinsics should always be legal, but other i1</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="comment">// values may not be legal.  We need to figure out how to distinguish</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="comment">// between these two scenarios.</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_CONSTANT)</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a51b92ff153c76b49d9036c331fc534c2">legalFor</a>({S1, S32, S64, S16, GlobalPtr,</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;               LocalPtr, ConstantPtr, PrivatePtr, FlatPtr })</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    .clampScalar(0, S32, S64)</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#ab38b237c564a670c78640d09642faa40">widenScalarToNextPow2</a>(0)</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a37e356f8716e1bf292a3f999818f7a1e">legalIf</a>(<a class="code" href="namespacellvm_1_1LegalityPredicates.html#a3a162108a998b12a5f51009e450d898c">isPointer</a>(0));</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#affb964009c7fd4a18519fec9eaedd4e3">setAction</a>({G_FRAME_INDEX, PrivatePtr}, <a class="code" href="namespacellvm_1_1LegalizeActions.html#a834a0e3032e20fe88a0c931e8f246654a167074ba3b742859ff5dbe464381e107">Legal</a>);</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_GLOBAL_VALUE)</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af56ef6d2982131944aab4e6c249d7269">customFor</a>({LocalPtr, GlobalPtr, ConstantPtr, Constant32Ptr});</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="keyword">auto</span> &amp;FPOpActions = <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    { G_FADD, G_FMUL, G_FMA, G_FCANONICALIZE})</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    .legalFor({S32, S64});</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keyword">auto</span> &amp;TrigActions = <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_FSIN, G_FCOS})</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    .customFor({S32, S64});</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="keyword">auto</span> &amp;FDIVActions = <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_FDIV)</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af56ef6d2982131944aab4e6c249d7269">customFor</a>({S32, S64});</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="keywordflow">if</span> (ST.has16BitInsts()) {</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="keywordflow">if</span> (ST.hasVOP3PInsts())</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      FPOpActions.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a51b92ff153c76b49d9036c331fc534c2">legalFor</a>({S16, V2S16});</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;      FPOpActions.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a51b92ff153c76b49d9036c331fc534c2">legalFor</a>({S16});</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    TrigActions.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af56ef6d2982131944aab4e6c249d7269">customFor</a>({S16});</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    FDIVActions.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af56ef6d2982131944aab4e6c249d7269">customFor</a>({S16});</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  }</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="keyword">auto</span> &amp;MinNumMaxNum = <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;      G_FMINNUM, G_FMAXNUM, G_FMINNUM_IEEE, G_FMAXNUM_IEEE});</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="keywordflow">if</span> (ST.hasVOP3PInsts()) {</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    MinNumMaxNum.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af56ef6d2982131944aab4e6c249d7269">customFor</a>(FPTypesPK16)</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a1b1955725d8c86c73337fdf8aa0e3ef0">moreElementsIf</a>(<a class="code" href="AMDGPULegalizerInfo_8cpp.html#a0dbe048033c8b5adaf283b8fe7de3ba1">isSmallOddVector</a>(0), <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a0e3fd79bb281f248eefd08814023d8c8">oneMoreElement</a>(0))</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a88f6f93c303b114b94a38390448eaa85">clampMaxNumElements</a>(0, S16, 2)</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a6115e668650522afbc7b8970f039a33e">clampScalar</a>(0, S16, S64)</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0);</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ST.has16BitInsts()) {</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    MinNumMaxNum.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af56ef6d2982131944aab4e6c249d7269">customFor</a>(FPTypes16)</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a6115e668650522afbc7b8970f039a33e">clampScalar</a>(0, S16, S64)</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0);</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    MinNumMaxNum.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af56ef6d2982131944aab4e6c249d7269">customFor</a>(FPTypesBase)</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a6115e668650522afbc7b8970f039a33e">clampScalar</a>(0, S32, S64)</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0);</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  }</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <span class="keywordflow">if</span> (ST.hasVOP3PInsts())</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    FPOpActions.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a88f6f93c303b114b94a38390448eaa85">clampMaxNumElements</a>(0, S16, 2);</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  FPOpActions</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0)</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a6115e668650522afbc7b8970f039a33e">clampScalar</a>(0, ST.has16BitInsts() ? S16 : S32, S64);</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  TrigActions</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0)</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a6115e668650522afbc7b8970f039a33e">clampScalar</a>(0, ST.has16BitInsts() ? S16 : S32, S64);</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  FDIVActions</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0)</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a6115e668650522afbc7b8970f039a33e">clampScalar</a>(0, ST.has16BitInsts() ? S16 : S32, S64);</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_FNEG, G_FABS})</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    .legalFor(FPTypesPK16)</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a88f6f93c303b114b94a38390448eaa85">clampMaxNumElements</a>(0, S16, 2)</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0)</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a6115e668650522afbc7b8970f039a33e">clampScalar</a>(0, S16, S64);</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="comment">// TODO: Implement</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_FMINIMUM, G_FMAXIMUM}).lower();</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="keywordflow">if</span> (ST.has16BitInsts()) {</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_FSQRT, G_FFLOOR})</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;      .legalFor({S32, S64, S16})</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;      .<a class="code" href="namespacellvm_1_1LegalizeMutations.html#a5574ba0db2a42fa195db009f06f1d731">scalarize</a>(0)</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;      .clampScalar(0, S16, S64);</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_FSQRT, G_FFLOOR})</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;      .legalFor({S32, S64})</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;      .<a class="code" href="namespacellvm_1_1LegalizeMutations.html#a5574ba0db2a42fa195db009f06f1d731">scalarize</a>(0)</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;      .clampScalar(0, S32, S64);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  }</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_FPTRUNC)</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a51b92ff153c76b49d9036c331fc534c2">legalFor</a>({{S32, S64}, {S16, S32}})</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    .<a class="code" href="namespacellvm_1_1LegalizeMutations.html#a5574ba0db2a42fa195db009f06f1d731">scalarize</a>(0);</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_FPEXT)</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a51b92ff153c76b49d9036c331fc534c2">legalFor</a>({{S64, S32}, {S32, S16}})</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    .lowerFor({{S64, S16}}) <span class="comment">// FIXME: Implement</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    .<a class="code" href="namespacellvm_1_1LegalizeMutations.html#a5574ba0db2a42fa195db009f06f1d731">scalarize</a>(0);</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <span class="comment">// TODO: Verify V_BFI_B32 is generated from expanded bit ops.</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_FCOPYSIGN).<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a8001d93939045f0e2c4b82e1b5eab30a">lower</a>();</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_FSUB)</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;      <span class="comment">// Use actual fsub instruction</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a51b92ff153c76b49d9036c331fc534c2">legalFor</a>({S32})</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;      <span class="comment">// Must use fadd + fneg</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;      .lowerFor({S64, S16, V2S16})</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;      .<a class="code" href="namespacellvm_1_1LegalizeMutations.html#a5574ba0db2a42fa195db009f06f1d731">scalarize</a>(0)</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;      .clampScalar(0, S32, S64);</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <span class="comment">// Whether this is legal depends on the floating point mode for the function.</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <span class="keyword">auto</span> &amp;FMad = <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_FMAD);</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="keywordflow">if</span> (ST.hasMadF16())</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    FMad.customFor({S32, S16});</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    FMad.customFor({S32});</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  FMad.scalarize(0)</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;      .lower();</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_SEXT, G_ZEXT, G_ANYEXT})</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    .legalFor({{S64, S32}, {S32, S16}, {S64, S16},</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;               {S32, S1}, {S64, S1}, {S16, S1},</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;               {S96, S32},</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;               <span class="comment">// FIXME: Hack</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;               {S64, <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(33)},</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;               {S32, S8}, {S32, <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(24)}})</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    .<a class="code" href="namespacellvm_1_1LegalizeMutations.html#a5574ba0db2a42fa195db009f06f1d731">scalarize</a>(0)</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;    .clampScalar(0, S32, S64);</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="comment">// TODO: Split s1-&gt;s64 during regbankselect for VALU.</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="keyword">auto</span> &amp;IToFP = <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_SITOFP, G_UITOFP})</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    .legalFor({{S32, S32}, {S64, S32}, {S16, S32}})</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    .lowerFor({{S32, S64}})</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    .lowerIf(<a class="code" href="namespacellvm_1_1LegalityPredicates.html#ae56d6ae68f8659cfaa29fb7cb601f111">typeIs</a>(1, S1))</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af56ef6d2982131944aab4e6c249d7269">customFor</a>({{S64, S64}});</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="keywordflow">if</span> (ST.has16BitInsts())</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    IToFP.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a51b92ff153c76b49d9036c331fc534c2">legalFor</a>({{S16, S16}});</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  IToFP.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a6115e668650522afbc7b8970f039a33e">clampScalar</a>(1, S32, S64)</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;       .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0);</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="keyword">auto</span> &amp;FPToI = <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_FPTOSI, G_FPTOUI})</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    .legalFor({{S32, S32}, {S32, S64}, {S32, S16}});</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="keywordflow">if</span> (ST.has16BitInsts())</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    FPToI.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a51b92ff153c76b49d9036c331fc534c2">legalFor</a>({{S16, S16}});</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    FPToI.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a8a3e78f49593dd3a8d90d4b5201bd1e6">minScalar</a>(1, S32);</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  FPToI.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a8a3e78f49593dd3a8d90d4b5201bd1e6">minScalar</a>(0, S32)</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;       .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0);</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_INTRINSIC_ROUND)</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0)</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a8001d93939045f0e2c4b82e1b5eab30a">lower</a>();</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keywordflow">if</span> (ST.has16BitInsts()) {</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_INTRINSIC_TRUNC, G_FCEIL, G_FRINT})</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;      .legalFor({S16, S32, S64})</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;      .clampScalar(0, S16, S64)</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0);</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (ST.getGeneration() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970">AMDGPUSubtarget::SEA_ISLANDS</a>) {</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_INTRINSIC_TRUNC, G_FCEIL, G_FRINT})</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;      .legalFor({S32, S64})</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;      .clampScalar(0, S32, S64)</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0);</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_INTRINSIC_TRUNC, G_FCEIL, G_FRINT})</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;      .legalFor({S32})</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;      .customFor({S64})</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;      .clampScalar(0, S32, S64)</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0);</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  }</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_PTR_ADD)</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a676390425ab5f53d99d702c3b8f15637">legalForCartesianProduct</a>(AddrSpaces64, {S64})</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    .legalForCartesianProduct(AddrSpaces32, {S32})</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    .<a class="code" href="namespacellvm_1_1LegalizeMutations.html#a5574ba0db2a42fa195db009f06f1d731">scalarize</a>(0);</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_PTR_MASK)</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0)</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#ae3b3ae26031c3fa6eebaaf218dffc10c">alwaysLegal</a>();</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#affb964009c7fd4a18519fec9eaedd4e3">setAction</a>({G_BLOCK_ADDR, CodePtr}, <a class="code" href="namespacellvm_1_1LegalizeActions.html#a834a0e3032e20fe88a0c931e8f246654a167074ba3b742859ff5dbe464381e107">Legal</a>);</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keyword">auto</span> &amp;CmpBuilder =</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_ICMP)</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <span class="comment">// The compare output type differs based on the register bank of the output,</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <span class="comment">// so make both s1 and s32 legal.</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    <span class="comment">// Scalar compares producing output in scc will be promoted to s32, as that</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <span class="comment">// is the allocatable register type that will be needed for the copy from</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="comment">// scc. This will be promoted during RegBankSelect, and we assume something</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <span class="comment">// before that won&#39;t try to use s32 result types.</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <span class="comment">//</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <span class="comment">// Vector compares producing an output in vcc/SGPR will use s1 in VCC reg</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <span class="comment">// bank.</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a676390425ab5f53d99d702c3b8f15637">legalForCartesianProduct</a>(</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;      {S1}, {S32, S64, GlobalPtr, LocalPtr, ConstantPtr, PrivatePtr, FlatPtr})</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    .legalForCartesianProduct(</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;      {S32}, {S32, S64, GlobalPtr, LocalPtr, ConstantPtr, PrivatePtr, FlatPtr});</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <span class="keywordflow">if</span> (ST.has16BitInsts()) {</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    CmpBuilder.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a51b92ff153c76b49d9036c331fc534c2">legalFor</a>({{S1, S16}});</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  }</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  CmpBuilder</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#ab38b237c564a670c78640d09642faa40">widenScalarToNextPow2</a>(1)</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a6115e668650522afbc7b8970f039a33e">clampScalar</a>(1, S32, S64)</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0)</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a37e356f8716e1bf292a3f999818f7a1e">legalIf</a>(<a class="code" href="namespacellvm_1_1LegalityPredicates.html#ad7ac7032baa62cc00002886633b9f281">all</a>(<a class="code" href="namespacellvm_1_1LegalityPredicates.html#a3b65801c5b31890a1d1cd8a0038aee87">typeInSet</a>(0, {S1, S32}), <a class="code" href="namespacellvm_1_1LegalityPredicates.html#a3a162108a998b12a5f51009e450d898c">isPointer</a>(1)));</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_FCMP)</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a676390425ab5f53d99d702c3b8f15637">legalForCartesianProduct</a>({S1}, ST.has16BitInsts() ? FPTypes16 : FPTypesBase)</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    .widenScalarToNextPow2(1)</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a6115e668650522afbc7b8970f039a33e">clampScalar</a>(1, S32, S64)</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0);</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="comment">// FIXME: fexp, flog2, flog10 needs to be custom lowered.</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_FPOW, G_FEXP, G_FEXP2,</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;                               G_FLOG, G_FLOG2, G_FLOG10})</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    .legalFor({S32})</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    .<a class="code" href="namespacellvm_1_1LegalizeMutations.html#a5574ba0db2a42fa195db009f06f1d731">scalarize</a>(0);</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="comment">// The 64-bit versions produce 32-bit results, but only on the SALU.</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_CTLZ, G_CTLZ_ZERO_UNDEF,</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;                               G_CTTZ, G_CTTZ_ZERO_UNDEF,</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;                               G_CTPOP})</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    .legalFor({{S32, S32}, {S32, S64}})</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    .clampScalar(0, S32, S32)</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a6115e668650522afbc7b8970f039a33e">clampScalar</a>(1, S32, S64)</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0)</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#ab38b237c564a670c78640d09642faa40">widenScalarToNextPow2</a>(0, 32)</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#ab38b237c564a670c78640d09642faa40">widenScalarToNextPow2</a>(1, 32);</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <span class="comment">// TODO: Expand for &gt; s32</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_BSWAP, G_BITREVERSE})</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    .legalFor({S32})</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    .clampScalar(0, S32, S32)</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0);</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <span class="keywordflow">if</span> (ST.has16BitInsts()) {</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="keywordflow">if</span> (ST.hasVOP3PInsts()) {</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;      <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_SMIN, G_SMAX, G_UMIN, G_UMAX})</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;        .legalFor({S32, S16, V2S16})</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;        .moreElementsIf(<a class="code" href="AMDGPULegalizerInfo_8cpp.html#a0dbe048033c8b5adaf283b8fe7de3ba1">isSmallOddVector</a>(0), <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a0e3fd79bb281f248eefd08814023d8c8">oneMoreElement</a>(0))</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;        .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a88f6f93c303b114b94a38390448eaa85">clampMaxNumElements</a>(0, S16, 2)</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;        .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a6115e668650522afbc7b8970f039a33e">clampScalar</a>(0, S16, S32)</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;        .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#ab38b237c564a670c78640d09642faa40">widenScalarToNextPow2</a>(0)</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;        .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0);</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;      <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_SMIN, G_SMAX, G_UMIN, G_UMAX})</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;        .legalFor({S32, S16})</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;        .widenScalarToNextPow2(0)</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;        .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a6115e668650522afbc7b8970f039a33e">clampScalar</a>(0, S16, S32)</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;        .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0);</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    }</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_SMIN, G_SMAX, G_UMIN, G_UMAX})</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;      .legalFor({S32})</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;      .clampScalar(0, S32, S32)</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#ab38b237c564a670c78640d09642faa40">widenScalarToNextPow2</a>(0)</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0);</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  }</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="keyword">auto</span> smallerThan = [](<span class="keywordtype">unsigned</span> TypeIdx0, <span class="keywordtype">unsigned</span> TypeIdx1) {</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="keywordflow">return</span> [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;      <span class="keywordflow">return</span> Query.Types[TypeIdx0].getSizeInBits() &lt;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;             Query.Types[TypeIdx1].getSizeInBits();</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    };</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  };</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <span class="keyword">auto</span> greaterThan = [](<span class="keywordtype">unsigned</span> TypeIdx0, <span class="keywordtype">unsigned</span> TypeIdx1) {</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    <span class="keywordflow">return</span> [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;      <span class="keywordflow">return</span> Query.Types[TypeIdx0].getSizeInBits() &gt;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;             Query.Types[TypeIdx1].getSizeInBits();</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    };</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  };</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_INTTOPTR)</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <span class="comment">// List the common cases</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a676390425ab5f53d99d702c3b8f15637">legalForCartesianProduct</a>(AddrSpaces64, {S64})</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    .legalForCartesianProduct(AddrSpaces32, {S32})</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    .<a class="code" href="namespacellvm_1_1LegalizeMutations.html#a5574ba0db2a42fa195db009f06f1d731">scalarize</a>(0)</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    <span class="comment">// Accept any address space as long as the size matches</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    .legalIf(<a class="code" href="namespacellvm_1_1LegalityPredicates.html#a7fe85e30d27726cff2560b3a859f6d90">sameSize</a>(0, 1))</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    .widenScalarIf(smallerThan(1, 0),</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;      [](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;        <span class="keywordflow">return</span> std::make_pair(1, <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[0].getSizeInBits()));</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;      })</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    .narrowScalarIf(greaterThan(1, 0),</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;      [](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;        <span class="keywordflow">return</span> std::make_pair(1, <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[0].getSizeInBits()));</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;      });</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_PTRTOINT)</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    <span class="comment">// List the common cases</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a676390425ab5f53d99d702c3b8f15637">legalForCartesianProduct</a>(AddrSpaces64, {S64})</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    .legalForCartesianProduct(AddrSpaces32, {S32})</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    .<a class="code" href="namespacellvm_1_1LegalizeMutations.html#a5574ba0db2a42fa195db009f06f1d731">scalarize</a>(0)</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <span class="comment">// Accept any address space as long as the size matches</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    .legalIf(<a class="code" href="namespacellvm_1_1LegalityPredicates.html#a7fe85e30d27726cff2560b3a859f6d90">sameSize</a>(0, 1))</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    .widenScalarIf(smallerThan(0, 1),</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;      [](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;        <span class="keywordflow">return</span> std::make_pair(0, <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[1].getSizeInBits()));</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;      })</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    .narrowScalarIf(</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;      greaterThan(0, 1),</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;      [](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;        <span class="keywordflow">return</span> std::make_pair(0, <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[1].getSizeInBits()));</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;      });</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_ADDRSPACE_CAST)</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0)</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a62e6c26793769f611ca8477969c1d686">custom</a>();</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <span class="comment">// TODO: Should load to s16 be legal? Most loads extend to 32-bits, but we</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <span class="comment">// handle some operations by just promoting the register during</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <span class="comment">// selection. There are also d16 loads on GFX9+ which preserve the high bits.</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <span class="keyword">auto</span> maxSizeForAddrSpace = [<span class="keyword">this</span>](<span class="keywordtype">unsigned</span> AS) -&gt; <span class="keywordtype">unsigned</span> {</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    <span class="keywordflow">switch</span> (AS) {</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    <span class="comment">// FIXME: Private element size.</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a>:</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;      <span class="keywordflow">return</span> 32;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="comment">// FIXME: Check subtarget</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a>:</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;      <span class="keywordflow">return</span> ST.useDS128() ? 128 : 64;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <span class="comment">// Treat constant and global as identical. SMRD loads are sometimes usable</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <span class="comment">// for global loads (ideally constant address space should be eliminated)</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    <span class="comment">// depending on the context. Legality cannot be context dependent, but</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <span class="comment">// RegBankSelect can split the load as necessary depending on the pointer</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    <span class="comment">// register bank/uniformity and if the memory is invariant or not written in</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    <span class="comment">// a kernel.</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a>:</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab69babcbdc6445760bcacdeceec24e09">AMDGPUAS::GLOBAL_ADDRESS</a>:</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;      <span class="keywordflow">return</span> 512;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;      <span class="keywordflow">return</span> 128;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    }</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  };</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> needToSplitLoad = [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) -&gt; <span class="keywordtype">bool</span> {</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[0];</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    <span class="comment">// Split vector extloads.</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    <span class="keywordtype">unsigned</span> MemSize = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#a9e26ab57991dfde2757e4790a626d6a3">MMODescrs</a>[0].SizeInBits;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a> = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#a9e26ab57991dfde2757e4790a626d6a3">MMODescrs</a>[0].AlignInBits;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    <span class="keywordflow">if</span> (MemSize &lt; DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>())</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;      MemSize = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(MemSize, Align);</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    <span class="keywordflow">if</span> (DstTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &gt; MemSize)</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> PtrTy = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[1];</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="keywordtype">unsigned</span> AS = PtrTy.<a class="code" href="classllvm_1_1LLT.html#aed8219ac18128c2d2a0003c52146ddb4">getAddressSpace</a>();</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    <span class="keywordflow">if</span> (MemSize &gt; maxSizeForAddrSpace(AS))</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    <span class="comment">// Catch weird sized loads that don&#39;t evenly divide into the access sizes</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    <span class="comment">// TODO: May be able to widen depending on alignment etc.</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <span class="keywordtype">unsigned</span> NumRegs = MemSize / 32;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <span class="keywordflow">if</span> (NumRegs == 3 &amp;&amp; !ST.hasDwordx3LoadStores())</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    <span class="keywordflow">if</span> (Align &lt; MemSize) {</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SITargetLowering.html">SITargetLowering</a> *TLI = ST.getTargetLowering();</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;      <span class="keywordflow">return</span> !TLI-&gt;<a class="code" href="classllvm_1_1SITargetLowering.html#a013b0293e193cf32d38b73b40ef50d09">allowsMisalignedMemoryAccessesImpl</a>(MemSize, AS, Align / 8);</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    }</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  };</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <span class="keywordtype">unsigned</span> GlobalAlign32 = ST.hasUnalignedBufferAccess() ? 0 : 32;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <span class="keywordtype">unsigned</span> GlobalAlign16 = ST.hasUnalignedBufferAccess() ? 0 : 16;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  <span class="keywordtype">unsigned</span> GlobalAlign8 = ST.hasUnalignedBufferAccess() ? 0 : 8;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <span class="comment">// TODO: Refine based on subtargets which support unaligned access or 128-bit</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <span class="comment">// LDS</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <span class="comment">// TODO: Unsupported flat for SI.</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : {G_LOAD, G_STORE}) {</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> IsStore = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> == G_STORE;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <span class="keyword">auto</span> &amp;Actions = <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <span class="comment">// Whitelist the common cases.</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <span class="comment">// TODO: Pointer loads</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="comment">// TODO: Wide constant loads</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    <span class="comment">// TODO: Only CI+ has 3x loads</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <span class="comment">// TODO: Loads to s16 on gfx9</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    Actions.legalForTypesWithMemDesc({{S32, GlobalPtr, 32, GlobalAlign32},</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;                                      {V2S32, GlobalPtr, 64, GlobalAlign32},</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;                                      {V3S32, GlobalPtr, 96, GlobalAlign32},</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;                                      {S96, GlobalPtr, 96, GlobalAlign32},</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;                                      {V4S32, GlobalPtr, 128, GlobalAlign32},</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;                                      {S128, GlobalPtr, 128, GlobalAlign32},</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;                                      {S64, GlobalPtr, 64, GlobalAlign32},</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;                                      {V2S64, GlobalPtr, 128, GlobalAlign32},</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;                                      {V2S16, GlobalPtr, 32, GlobalAlign32},</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;                                      {S32, GlobalPtr, 8, GlobalAlign8},</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;                                      {S32, GlobalPtr, 16, GlobalAlign16},</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;                                      {S32, LocalPtr, 32, 32},</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                                      {S64, LocalPtr, 64, 32},</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                                      {V2S32, LocalPtr, 64, 32},</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                                      {S32, LocalPtr, 8, 8},</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;                                      {S32, LocalPtr, 16, 16},</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                                      {V2S16, LocalPtr, 32, 32},</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;                                      {S32, PrivatePtr, 32, 32},</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;                                      {S32, PrivatePtr, 8, 8},</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;                                      {S32, PrivatePtr, 16, 16},</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;                                      {V2S16, PrivatePtr, 32, 32},</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;                                      {S32, FlatPtr, 32, GlobalAlign32},</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;                                      {S32, FlatPtr, 16, GlobalAlign16},</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;                                      {S32, FlatPtr, 8, GlobalAlign8},</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;                                      {V2S16, FlatPtr, 32, GlobalAlign32},</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;                                      {S32, ConstantPtr, 32, GlobalAlign32},</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;                                      {V2S32, ConstantPtr, 64, GlobalAlign32},</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;                                      {V3S32, ConstantPtr, 96, GlobalAlign32},</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;                                      {V4S32, ConstantPtr, 128, GlobalAlign32},</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;                                      {S64, ConstantPtr, 64, GlobalAlign32},</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;                                      {S128, ConstantPtr, 128, GlobalAlign32},</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;                                      {V2S32, ConstantPtr, 32, GlobalAlign32}});</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    Actions</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;        .customIf(<a class="code" href="namespacellvm_1_1LegalityPredicates.html#ae56d6ae68f8659cfaa29fb7cb601f111">typeIs</a>(1, Constant32Ptr))</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;        .narrowScalarIf(</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;            [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) -&gt; <span class="keywordtype">bool</span> {</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;              <span class="keywordflow">return</span> !Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[0].isVector() &amp;&amp; needToSplitLoad(Query);</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;            },</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;            [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) -&gt; std::pair&lt;unsigned, LLT&gt; {</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;              <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[0];</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;              <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> PtrTy = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[1];</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;              <span class="keyword">const</span> <span class="keywordtype">unsigned</span> DstSize = DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;              <span class="keywordtype">unsigned</span> MemSize = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#a9e26ab57991dfde2757e4790a626d6a3">MMODescrs</a>[0].SizeInBits;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;              <span class="comment">// Split extloads.</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;              <span class="keywordflow">if</span> (DstSize &gt; MemSize)</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;                <span class="keywordflow">return</span> std::make_pair(0, <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(MemSize));</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;              <span class="keywordflow">if</span> (DstSize &gt; 32 &amp;&amp; (DstSize % 32 != 0)) {</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;                <span class="comment">// FIXME: Need a way to specify non-extload of larger size if</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;                <span class="comment">// suitably aligned.</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;                <span class="keywordflow">return</span> std::make_pair(0, <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32 * (DstSize / 32)));</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;              }</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;              <span class="keywordtype">unsigned</span> MaxSize = maxSizeForAddrSpace(PtrTy.<a class="code" href="classllvm_1_1LLT.html#aed8219ac18128c2d2a0003c52146ddb4">getAddressSpace</a>());</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;              <span class="keywordflow">if</span> (MemSize &gt; MaxSize)</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;                <span class="keywordflow">return</span> std::make_pair(0, <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(MaxSize));</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;              <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a> = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#a9e26ab57991dfde2757e4790a626d6a3">MMODescrs</a>[0].AlignInBits;</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;              <span class="keywordflow">return</span> std::make_pair(0, <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(Align));</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;            })</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;        .fewerElementsIf(</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;            [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) -&gt; <span class="keywordtype">bool</span> {</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;              <span class="keywordflow">return</span> Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[0].isVector() &amp;&amp; needToSplitLoad(Query);</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;            },</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;            [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) -&gt; std::pair&lt;unsigned, LLT&gt; {</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;              <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[0];</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;              <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> PtrTy = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[1];</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;              <a class="code" href="classllvm_1_1LLT.html">LLT</a> EltTy = DstTy.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>();</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;              <span class="keywordtype">unsigned</span> MaxSize = maxSizeForAddrSpace(PtrTy.<a class="code" href="classllvm_1_1LLT.html#aed8219ac18128c2d2a0003c52146ddb4">getAddressSpace</a>());</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;              <span class="comment">// Split if it&#39;s too large for the address space.</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;              <span class="keywordflow">if</span> (Query.<a class="code" href="structllvm_1_1LegalityQuery.html#a9e26ab57991dfde2757e4790a626d6a3">MMODescrs</a>[0].SizeInBits &gt; MaxSize) {</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;                <span class="keywordtype">unsigned</span> NumElts = DstTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>();</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;                <span class="keywordtype">unsigned</span> NumPieces = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#a9e26ab57991dfde2757e4790a626d6a3">MMODescrs</a>[0].SizeInBits / MaxSize;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;                <span class="comment">// FIXME: Refine when odd breakdowns handled</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;                <span class="comment">// The scalars will need to be re-legalized.</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;                <span class="keywordflow">if</span> (NumPieces == 1 || NumPieces &gt;= NumElts ||</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;                    NumElts % NumPieces != 0)</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;                  <span class="keywordflow">return</span> std::make_pair(0, EltTy);</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;                <span class="keywordflow">return</span> std::make_pair(0,</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;                                      <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(NumElts / NumPieces, EltTy));</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;              }</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;              <span class="comment">// Need to split because of alignment.</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;              <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a> = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#a9e26ab57991dfde2757e4790a626d6a3">MMODescrs</a>[0].AlignInBits;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;              <span class="keywordtype">unsigned</span> EltSize = EltTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;              <span class="keywordflow">if</span> (EltSize &gt; Align &amp;&amp;</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;                  (EltSize / Align &lt; DstTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>())) {</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;                <span class="keywordflow">return</span> std::make_pair(0, <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(EltSize / Align, EltTy));</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;              }</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;              <span class="comment">// May need relegalization for the scalars.</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;              <span class="keywordflow">return</span> std::make_pair(0, EltTy);</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;            })</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;        .minScalar(0, S32);</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <span class="keywordflow">if</span> (IsStore)</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;      Actions.narrowScalarIf(<a class="code" href="AMDGPULegalizerInfo_8cpp.html#aaa2bd301fbc237e56ec6a727b86663ef">isWideScalarTruncStore</a>(0), <a class="code" href="namespacellvm_1_1LegalizeMutations.html#acd331b959990c033f8d612adf7701b05">changeTo</a>(0, S32));</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    <span class="comment">// TODO: Need a bitcast lower option?</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    Actions</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;        .legalIf([=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;          <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty0 = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[0];</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;          <span class="keywordtype">unsigned</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = Ty0.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;          <span class="keywordtype">unsigned</span> MemSize = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#a9e26ab57991dfde2757e4790a626d6a3">MMODescrs</a>[0].SizeInBits;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;          <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1Align.html">Align</a> = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#a9e26ab57991dfde2757e4790a626d6a3">MMODescrs</a>[0].AlignInBits;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;          <span class="comment">// FIXME: Widening store from alignment not valid.</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;          <span class="keywordflow">if</span> (MemSize &lt; Size)</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;            MemSize = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(MemSize, Align);</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;          <span class="comment">// No extending vector loads.</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;          <span class="keywordflow">if</span> (Size &gt; MemSize &amp;&amp; Ty0.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>())</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;          <span class="keywordflow">switch</span> (MemSize) {</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;          <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;          <span class="keywordflow">case</span> 16:</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;            <span class="keywordflow">return</span> Size == 32;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;          <span class="keywordflow">case</span> 32:</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;          <span class="keywordflow">case</span> 64:</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;          <span class="keywordflow">case</span> 128:</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;          <span class="keywordflow">case</span> 96:</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;            <span class="keywordflow">return</span> ST.hasDwordx3LoadStores();</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;          <span class="keywordflow">case</span> 256:</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;          <span class="keywordflow">case</span> 512:</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;          <span class="keywordflow">default</span>:</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;          }</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;        })</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;        .widenScalarToNextPow2(0)</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;        <span class="comment">// TODO: v3s32-&gt;v4s32 with alignment</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;        .moreElementsIf(<a class="code" href="AMDGPULegalizerInfo_8cpp.html#a144b2ed41ce4f22842225b0b1b117a58">vectorSmallerThan</a>(0, 32), <a class="code" href="AMDGPULegalizerInfo_8cpp.html#ad64f039266036a2ac4d704000928d65b">moreEltsToNext32Bit</a>(0));</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  }</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <span class="keyword">auto</span> &amp;ExtLoads = <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_SEXTLOAD, G_ZEXTLOAD})</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;                       .legalForTypesWithMemDesc({{S32, GlobalPtr, 8, 8},</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;                                                  {S32, GlobalPtr, 16, 2 * 8},</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;                                                  {S32, LocalPtr, 8, 8},</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;                                                  {S32, LocalPtr, 16, 16},</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;                                                  {S32, PrivatePtr, 8, 8},</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;                                                  {S32, PrivatePtr, 16, 16},</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;                                                  {S32, ConstantPtr, 8, 8},</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;                                                  {S32, ConstantPtr, 16, 2 * 8}});</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  <span class="keywordflow">if</span> (ST.hasFlatAddressSpace()) {</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;    ExtLoads.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a8098ad18f938234d05e7917e81350d17">legalForTypesWithMemDesc</a>(</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;        {{S32, FlatPtr, 8, 8}, {S32, FlatPtr, 16, 16}});</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  }</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;  ExtLoads.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a6115e668650522afbc7b8970f039a33e">clampScalar</a>(0, S32, S32)</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;          .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#ab38b237c564a670c78640d09642faa40">widenScalarToNextPow2</a>(0)</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;          .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#ae1f663570ab854e04ecfdf18a9823ee7">unsupportedIfMemSizeNotPow2</a>()</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;          .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a8001d93939045f0e2c4b82e1b5eab30a">lower</a>();</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  <span class="keyword">auto</span> &amp;Atomics = <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    {G_ATOMICRMW_XCHG, G_ATOMICRMW_ADD, G_ATOMICRMW_SUB,</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;     G_ATOMICRMW_AND, G_ATOMICRMW_OR, G_ATOMICRMW_XOR,</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;     G_ATOMICRMW_MAX, G_ATOMICRMW_MIN, G_ATOMICRMW_UMAX,</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;     G_ATOMICRMW_UMIN})</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    .legalFor({{S32, GlobalPtr}, {S32, LocalPtr},</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;               {S64, GlobalPtr}, {S64, LocalPtr}});</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  <span class="keywordflow">if</span> (ST.hasFlatAddressSpace()) {</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    Atomics.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a51b92ff153c76b49d9036c331fc534c2">legalFor</a>({{S32, FlatPtr}, {S64, FlatPtr}});</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  }</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_ATOMICRMW_FADD)</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a51b92ff153c76b49d9036c331fc534c2">legalFor</a>({{S32, LocalPtr}});</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  <span class="comment">// BUFFER/FLAT_ATOMIC_CMP_SWAP on GCN GPUs needs input marshalling, and output</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <span class="comment">// demarshalling</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_ATOMIC_CMPXCHG)</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af56ef6d2982131944aab4e6c249d7269">customFor</a>({{S32, GlobalPtr}, {S64, GlobalPtr},</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;                {S32, FlatPtr}, {S64, FlatPtr}})</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    .legalFor({{S32, LocalPtr}, {S64, LocalPtr},</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;               {S32, RegionPtr}, {S64, RegionPtr}});</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_ATOMIC_CMPXCHG_WITH_SUCCESS)</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a8001d93939045f0e2c4b82e1b5eab30a">lower</a>();</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  <span class="comment">// TODO: Pointer types, any 32-bit or 64-bit vector</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <span class="comment">// Condition should be s32 for scalar, s1 for vector.</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_SELECT)</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a676390425ab5f53d99d702c3b8f15637">legalForCartesianProduct</a>({S32, S64, S16, V2S32, V2S16, V4S16,</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;          GlobalPtr, LocalPtr, FlatPtr, PrivatePtr,</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;          <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(2, LocalPtr), <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(2, PrivatePtr)}, {S1, S32})</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;    .clampScalar(0, S16, S64)</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a1b1955725d8c86c73337fdf8aa0e3ef0">moreElementsIf</a>(<a class="code" href="AMDGPULegalizerInfo_8cpp.html#a0dbe048033c8b5adaf283b8fe7de3ba1">isSmallOddVector</a>(0), <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a0e3fd79bb281f248eefd08814023d8c8">oneMoreElement</a>(0))</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a84458721a72ec165f39c359c1e36268f">fewerElementsIf</a>(<a class="code" href="AMDGPULegalizerInfo_8cpp.html#a8e4a67e6620c2b437e4b7a7707ac0914">numElementsNotEven</a>(0), <a class="code" href="namespacellvm_1_1LegalizeMutations.html#a5574ba0db2a42fa195db009f06f1d731">scalarize</a>(0))</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(1)</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a88f6f93c303b114b94a38390448eaa85">clampMaxNumElements</a>(0, S32, 2)</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a88f6f93c303b114b94a38390448eaa85">clampMaxNumElements</a>(0, LocalPtr, 2)</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a88f6f93c303b114b94a38390448eaa85">clampMaxNumElements</a>(0, PrivatePtr, 2)</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0)</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#ab38b237c564a670c78640d09642faa40">widenScalarToNextPow2</a>(0)</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a37e356f8716e1bf292a3f999818f7a1e">legalIf</a>(<a class="code" href="namespacellvm_1_1LegalityPredicates.html#ad7ac7032baa62cc00002886633b9f281">all</a>(<a class="code" href="namespacellvm_1_1LegalityPredicates.html#a3a162108a998b12a5f51009e450d898c">isPointer</a>(0), <a class="code" href="namespacellvm_1_1LegalityPredicates.html#a3b65801c5b31890a1d1cd8a0038aee87">typeInSet</a>(1, {S1, S32})));</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  <span class="comment">// TODO: Only the low 4/5/6 bits of the shift amount are observed, so we can</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;  <span class="comment">// be more flexible with the shift amount type.</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  <span class="keyword">auto</span> &amp;Shifts = <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_SHL, G_LSHR, G_ASHR})</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    .legalFor({{S32, S32}, {S64, S32}});</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  <span class="keywordflow">if</span> (ST.has16BitInsts()) {</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    <span class="keywordflow">if</span> (ST.hasVOP3PInsts()) {</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;      Shifts.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a51b92ff153c76b49d9036c331fc534c2">legalFor</a>({{S16, S32}, {S16, S16}, {V2S16, V2S16}})</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;            .clampMaxNumElements(0, S16, 2);</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;      Shifts.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a51b92ff153c76b49d9036c331fc534c2">legalFor</a>({{S16, S32}, {S16, S16}});</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;    <span class="comment">// TODO: Support 16-bit shift amounts</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    Shifts.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a6115e668650522afbc7b8970f039a33e">clampScalar</a>(1, S32, S32);</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    Shifts.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a6115e668650522afbc7b8970f039a33e">clampScalar</a>(0, S16, S64);</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    Shifts.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#ab38b237c564a670c78640d09642faa40">widenScalarToNextPow2</a>(0, 16);</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    <span class="comment">// Make sure we legalize the shift amount type first, as the general</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    <span class="comment">// expansion for the shifted type will produce much worse code if it hasn&#39;t</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    <span class="comment">// been truncated already.</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    Shifts.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a6115e668650522afbc7b8970f039a33e">clampScalar</a>(1, S32, S32);</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    Shifts.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a6115e668650522afbc7b8970f039a33e">clampScalar</a>(0, S32, S64);</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    Shifts.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#ab38b237c564a670c78640d09642faa40">widenScalarToNextPow2</a>(0, 32);</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;  }</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  Shifts.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">scalarize</a>(0);</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : {G_EXTRACT_VECTOR_ELT, G_INSERT_VECTOR_ELT}) {</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    <span class="keywordtype">unsigned</span> VecTypeIdx = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> == G_EXTRACT_VECTOR_ELT ? 1 : 0;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;    <span class="keywordtype">unsigned</span> EltTypeIdx = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> == G_EXTRACT_VECTOR_ELT ? 0 : 1;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    <span class="keywordtype">unsigned</span> IdxTypeIdx = 2;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;    <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>)</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#aac9ffa01f634953a291122d63c8df338">customIf</a>([=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;          <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> EltTy = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[EltTypeIdx];</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;          <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> VecTy = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[VecTypeIdx];</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;          <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> IdxTy = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[IdxTypeIdx];</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;          <span class="keywordflow">return</span> (EltTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 16 ||</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;                  EltTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() % 32 == 0) &amp;&amp;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;                 VecTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() % 32 == 0 &amp;&amp;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;                 VecTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &lt;= 1024 &amp;&amp;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;                 IdxTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 32;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;        })</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;      .clampScalar(EltTypeIdx, S32, S64)</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a6115e668650522afbc7b8970f039a33e">clampScalar</a>(VecTypeIdx, S32, S64)</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a6115e668650522afbc7b8970f039a33e">clampScalar</a>(IdxTypeIdx, S32, S32);</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  }</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_EXTRACT_VECTOR_ELT)</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a5afa3595ce58ce9b516cb34303b31f94">unsupportedIf</a>([=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> &amp;EltTy = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[1].getElementType();</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;        <span class="keywordflow">return</span> Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[0] != EltTy;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;      });</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : {G_EXTRACT, G_INSERT}) {</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    <span class="keywordtype">unsigned</span> BigTyIdx = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> == G_EXTRACT ? 1 : 0;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    <span class="keywordtype">unsigned</span> LitTyIdx = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> == G_EXTRACT ? 0 : 1;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    <span class="comment">// FIXME: Doesn&#39;t handle extract of illegal sizes.</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>)</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a18b0ffd870be993f70b6e05a55b88df6">lowerIf</a>(<a class="code" href="namespacellvm_1_1LegalityPredicates.html#ad7ac7032baa62cc00002886633b9f281">all</a>(<a class="code" href="namespacellvm_1_1LegalityPredicates.html#ae56d6ae68f8659cfaa29fb7cb601f111">typeIs</a>(LitTyIdx, S16), <a class="code" href="AMDGPULegalizerInfo_8cpp.html#ac57f2851a4be908ffca7b27eb86166e3">sizeIs</a>(BigTyIdx, 32)))</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;      <span class="comment">// FIXME: Multiples of 16 should not be legal.</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a37e356f8716e1bf292a3f999818f7a1e">legalIf</a>([=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;          <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> BigTy = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[BigTyIdx];</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;          <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> LitTy = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[LitTyIdx];</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;          <span class="keywordflow">return</span> (BigTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() % 32 == 0) &amp;&amp;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;                 (LitTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() % 16 == 0);</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;        })</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;      .widenScalarIf(</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;        [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;          <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> BigTy = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[BigTyIdx];</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;          <span class="keywordflow">return</span> (BigTy.<a class="code" href="classllvm_1_1LLT.html#a2f83ccee722f5accb98f8171f13c3e9f">getScalarSizeInBits</a>() &lt; 16);</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;        },</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;        <a class="code" href="namespacellvm_1_1LegalizeMutations.html#ac48512a9f1e26744de1b6940b4adb68f">LegalizeMutations::widenScalarOrEltToNextPow2</a>(BigTyIdx, 16))</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;      .widenScalarIf(</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;        [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;          <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> LitTy = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[LitTyIdx];</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;          <span class="keywordflow">return</span> (LitTy.<a class="code" href="classllvm_1_1LLT.html#a2f83ccee722f5accb98f8171f13c3e9f">getScalarSizeInBits</a>() &lt; 16);</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;        },</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;        <a class="code" href="namespacellvm_1_1LegalizeMutations.html#ac48512a9f1e26744de1b6940b4adb68f">LegalizeMutations::widenScalarOrEltToNextPow2</a>(LitTyIdx, 16))</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;      .moreElementsIf(<a class="code" href="AMDGPULegalizerInfo_8cpp.html#a0dbe048033c8b5adaf283b8fe7de3ba1">isSmallOddVector</a>(BigTyIdx), <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a0e3fd79bb281f248eefd08814023d8c8">oneMoreElement</a>(BigTyIdx))</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;      .widenScalarToNextPow2(BigTyIdx, 32);</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  }</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  <span class="keyword">auto</span> &amp;BuildVector = <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_BUILD_VECTOR)</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a676390425ab5f53d99d702c3b8f15637">legalForCartesianProduct</a>(AllS32Vectors, {S32})</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;    .legalForCartesianProduct(AllS64Vectors, {S64})</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    .clampNumElements(0, V16S32, V32S32)</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a033aa7aeaa7a9c66025e4cbb6b10fa9f">clampNumElements</a>(0, V2S64, V16S64)</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a84458721a72ec165f39c359c1e36268f">fewerElementsIf</a>(<a class="code" href="AMDGPULegalizerInfo_8cpp.html#a3d552c29a563f3462800870d14e72b0f">isWideVec16</a>(0), <a class="code" href="namespacellvm_1_1LegalizeMutations.html#acd331b959990c033f8d612adf7701b05">changeTo</a>(0, V2S16));</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;  <span class="keywordflow">if</span> (ST.hasScalarPackInsts())</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    BuildVector.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a51b92ff153c76b49d9036c331fc534c2">legalFor</a>({V2S16, S32});</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  BuildVector</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a7e81ea6beb36738551abb34dcb38b5b8">minScalarSameAs</a>(1, 0)</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a37e356f8716e1bf292a3f999818f7a1e">legalIf</a>(<a class="code" href="AMDGPULegalizerInfo_8cpp.html#a6828238e57f3a265b56fb009a227af4e">isRegisterType</a>(0))</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a47fb5be1a8cf091d2a3ca12629a53e21">minScalarOrElt</a>(0, S32);</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  <span class="keywordflow">if</span> (ST.hasScalarPackInsts()) {</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_BUILD_VECTOR_TRUNC)</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a51b92ff153c76b49d9036c331fc534c2">legalFor</a>({V2S16, S32})</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;      .lower();</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_BUILD_VECTOR_TRUNC)</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a8001d93939045f0e2c4b82e1b5eab30a">lower</a>();</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  }</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_CONCAT_VECTORS)</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a37e356f8716e1bf292a3f999818f7a1e">legalIf</a>(<a class="code" href="AMDGPULegalizerInfo_8cpp.html#a6828238e57f3a265b56fb009a227af4e">isRegisterType</a>(0));</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  <span class="comment">// TODO: Don&#39;t fully scalarize v2s16 pieces</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_SHUFFLE_VECTOR).<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a8001d93939045f0e2c4b82e1b5eab30a">lower</a>();</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <span class="comment">// Merge/Unmerge</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : {G_MERGE_VALUES, G_UNMERGE_VALUES}) {</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <span class="keywordtype">unsigned</span> BigTyIdx = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> == G_MERGE_VALUES ? 0 : 1;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    <span class="keywordtype">unsigned</span> LitTyIdx = <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> == G_MERGE_VALUES ? 1 : 0;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    <span class="keyword">auto</span> notValidElt = [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query, <span class="keywordtype">unsigned</span> TypeIdx) {</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> &amp;Ty = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[TypeIdx];</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;      <span class="keywordflow">if</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>()) {</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> &amp;EltTy = Ty.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>();</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;        <span class="keywordflow">if</span> (EltTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &lt; 8 || EltTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &gt; 64)</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a6dec2b5d3e04b47adf4d918d678e81c9">isPowerOf2_32</a>(EltTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>()))</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;      }</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;    };</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;    <span class="keyword">auto</span> &amp;Builder = <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>)</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#ab38b237c564a670c78640d09642faa40">widenScalarToNextPow2</a>(LitTyIdx, <span class="comment">/*Min*/</span> 16)</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;      <span class="comment">// Clamp the little scalar to s8-s256 and make it a power of 2. It&#39;s not</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;      <span class="comment">// worth considering the multiples of 64 since 2*192 and 2*384 are not</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;      <span class="comment">// valid.</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a6115e668650522afbc7b8970f039a33e">clampScalar</a>(LitTyIdx, S16, S256)</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#ab38b237c564a670c78640d09642faa40">widenScalarToNextPow2</a>(LitTyIdx, <span class="comment">/*Min*/</span> 32)</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a1b1955725d8c86c73337fdf8aa0e3ef0">moreElementsIf</a>(<a class="code" href="AMDGPULegalizerInfo_8cpp.html#a0dbe048033c8b5adaf283b8fe7de3ba1">isSmallOddVector</a>(BigTyIdx), <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a0e3fd79bb281f248eefd08814023d8c8">oneMoreElement</a>(BigTyIdx))</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a84458721a72ec165f39c359c1e36268f">fewerElementsIf</a>(<a class="code" href="namespacellvm_1_1LegalityPredicates.html#ad7ac7032baa62cc00002886633b9f281">all</a>(<a class="code" href="namespacellvm_1_1LegalityPredicates.html#ae56d6ae68f8659cfaa29fb7cb601f111">typeIs</a>(0, S16), <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a2d0beabfcf00e6fd23c97eff8ee516a6">vectorWiderThan</a>(1, 32),</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;                           <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a59c5187224e222186c833d907e4e75de">elementTypeIs</a>(1, S16)),</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;                       <a class="code" href="namespacellvm_1_1LegalizeMutations.html#acd331b959990c033f8d612adf7701b05">changeTo</a>(1, V2S16))</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;      <span class="comment">// Break up vectors with weird elements into scalars</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a84458721a72ec165f39c359c1e36268f">fewerElementsIf</a>(</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;        [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) { <span class="keywordflow">return</span> notValidElt(Query, 0); },</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;        <a class="code" href="namespacellvm_1_1LegalizeMutations.html#a5574ba0db2a42fa195db009f06f1d731">scalarize</a>(0))</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;      .fewerElementsIf(</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;        [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) { <span class="keywordflow">return</span> notValidElt(Query, 1); },</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;        <a class="code" href="namespacellvm_1_1LegalizeMutations.html#a5574ba0db2a42fa195db009f06f1d731">scalarize</a>(1))</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;      .clampScalar(BigTyIdx, S32, S1024)</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;      .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a2755eaee374c7fd3a092946a7476dda4">lowerFor</a>({{S16, V2S16}});</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> == G_MERGE_VALUES) {</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;      Builder.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a016ac4e3e294f7704c8922a1f0c18479">widenScalarIf</a>(</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;        <span class="comment">// TODO: Use 16-bit shifts if legal for 8-bit values?</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;        [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;          <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[LitTyIdx];</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;          <span class="keywordflow">return</span> Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &lt; 32;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;        },</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;        <a class="code" href="namespacellvm_1_1LegalizeMutations.html#acd331b959990c033f8d612adf7701b05">changeTo</a>(LitTyIdx, S32));</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    }</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    Builder.<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a016ac4e3e294f7704c8922a1f0c18479">widenScalarIf</a>(</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;      [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[BigTyIdx];</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;        <span class="keywordflow">return</span> !<a class="code" href="namespacellvm.html#a6dec2b5d3e04b47adf4d918d678e81c9">isPowerOf2_32</a>(Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>()) &amp;&amp;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;          Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() % 16 != 0;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;      },</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;      [=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;        <span class="comment">// Pick the next power of 2, or a multiple of 64 over 128.</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;        <span class="comment">// Whichever is smaller.</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> &amp;Ty = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[BigTyIdx];</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;        <span class="keywordtype">unsigned</span> NewSizeInBits = 1 &lt;&lt; <a class="code" href="namespacellvm.html#a058782b98991f0719657d9008d3df41b">Log2_32_Ceil</a>(Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() + 1);</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;        <span class="keywordflow">if</span> (NewSizeInBits &gt;= 256) {</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;          <span class="keywordtype">unsigned</span> RoundedTo = alignTo&lt;64&gt;(Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() + 1);</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;          <span class="keywordflow">if</span> (RoundedTo &lt; NewSizeInBits)</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;            NewSizeInBits = RoundedTo;</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;        }</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;        <span class="keywordflow">return</span> std::make_pair(BigTyIdx, <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(NewSizeInBits));</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;      })</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;      .legalIf([=](<span class="keyword">const</span> <a class="code" href="structllvm_1_1LegalityQuery.html">LegalityQuery</a> &amp;Query) {</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;          <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> &amp;BigTy = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[BigTyIdx];</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;          <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> &amp;LitTy = Query.<a class="code" href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">Types</a>[LitTyIdx];</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;          <span class="keywordflow">if</span> (BigTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; BigTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &lt; 32)</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;          <span class="keywordflow">if</span> (LitTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; LitTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &lt; 32)</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;          <span class="keywordflow">return</span> BigTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() % 16 == 0 &amp;&amp;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;                 LitTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() % 16 == 0 &amp;&amp;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;                 BigTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &lt;= 1024;</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;        })</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;      <span class="comment">// Any vectors left are the wrong size. Scalarize them.</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;      .<a class="code" href="namespacellvm_1_1LegalizeMutations.html#a5574ba0db2a42fa195db009f06f1d731">scalarize</a>(0)</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;      .scalarize(1);</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;  }</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_SEXT_INREG).<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a8001d93939045f0e2c4b82e1b5eab30a">lower</a>();</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_READ_REGISTER, G_WRITE_REGISTER}).lower();</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>(G_READCYCLECOUNTER)</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;    .<a class="code" href="classllvm_1_1LegalizeRuleSet.html#a51b92ff153c76b49d9036c331fc534c2">legalFor</a>({S64});</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">getActionDefinitionsBuilder</a>({G_VASTART, G_VAARG, G_BRJT, G_JUMP_TABLE,</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;        G_DYN_STACKALLOC, G_INDEXED_LOAD, G_INDEXED_SEXTLOAD,</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;        G_INDEXED_ZEXTLOAD, G_INDEXED_STORE})</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    .unsupported();</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a21113822215f9ede83993741b82fb7b7">computeTables</a>();</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  <a class="code" href="classllvm_1_1LegalizerInfo.html#a9801185bc6472dc541877662983e7414">verify</a>(*ST.getInstrInfo());</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;}</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#af33ba3bc875edb241e2b38b5b179f98c"> 1134</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#af33ba3bc875edb241e2b38b5b179f98c">AMDGPULegalizerInfo::legalizeCustom</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;                                         <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;                                         <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;                                         <a class="code" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer)<span class="keyword"> const </span>{</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ADDRSPACE_CAST:</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a805950c6af7deaddb2d8fbcaf4ea011b">legalizeAddrSpaceCast</a>(MI, MRI, B);</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FRINT:</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a6f7197d20955f93cdb3d88403ce7c040">legalizeFrint</a>(MI, MRI, B);</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FCEIL:</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#ae468aab9eee24365f029a78836e6435d">legalizeFceil</a>(MI, MRI, B);</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_INTRINSIC_TRUNC:</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a0e7378d479179ae1df0b61b83c637a4d">legalizeIntrinsicTrunc</a>(MI, MRI, B);</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SITOFP:</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#abb023d557c720f8730e0c266c1cd0f9c">legalizeITOFP</a>(MI, MRI, B, <span class="keyword">true</span>);</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_UITOFP:</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#abb023d557c720f8730e0c266c1cd0f9c">legalizeITOFP</a>(MI, MRI, B, <span class="keyword">false</span>);</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FMINNUM:</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FMAXNUM:</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FMINNUM_IEEE:</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FMAXNUM_IEEE:</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a771fbba1c350af2d7f1049359669f38d">legalizeMinNumMaxNum</a>(MI, MRI, B);</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_EXTRACT_VECTOR_ELT:</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#aec28181fa8c84646c097212f19e379f1">legalizeExtractVectorElt</a>(MI, MRI, B);</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_INSERT_VECTOR_ELT:</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a762e3485a3d139ec7ed9d30a7f38f74d">legalizeInsertVectorElt</a>(MI, MRI, B);</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FSIN:</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FCOS:</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#aaac467545afeead836946e5842563fea">legalizeSinCos</a>(MI, MRI, B);</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_GLOBAL_VALUE:</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a04975f118b224e8cd322d1aa86f2ceb2">legalizeGlobalValue</a>(MI, MRI, B);</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_LOAD:</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a0fa874fefbe1c4872c621d36dd097862">legalizeLoad</a>(MI, MRI, B, Observer);</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FMAD:</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a4774d239d20e55380840e775aed66efc">legalizeFMad</a>(MI, MRI, B);</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FDIV:</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a4f3b6abeaf9c509c93062f2246a0f40b">legalizeFDIV</a>(MI, MRI, B);</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ATOMIC_CMPXCHG:</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a22a60a10a1cda01d7cef79f4634984dc">legalizeAtomicCmpXChg</a>(MI, MRI, B);</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;  }</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;expected switch to return&quot;</span>);</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;}</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;</div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#a2fd97f50411bc650c7f9f6e3118147f4"> 1180</a></span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a2fd97f50411bc650c7f9f6e3118147f4">AMDGPULegalizerInfo::getSegmentAperture</a>(</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;  <span class="keywordtype">unsigned</span> AS,</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a> || AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a>);</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a18ef501217029506f0ed9027ff266480">hasApertureRegs</a>()) {</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;    <span class="comment">// FIXME: Use inline constants (src_{shared, private}_base) instead of</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    <span class="comment">// getreg.</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a> ?</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aade4b2d35004cf3fba49c49f87567b84">AMDGPU::Hwreg::OFFSET_SRC_SHARED_BASE</a> :</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21af48e4aeba8025af5235198e6108edc7d">AMDGPU::Hwreg::OFFSET_SRC_PRIVATE_BASE</a>;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    <span class="keywordtype">unsigned</span> WidthM1 = AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a> ?</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da3a1d42555a60b5df873a5074468305b2">AMDGPU::Hwreg::WIDTH_M1_SRC_SHARED_BASE</a> :</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da2253393138dd496258f72f463c2bb5e8">AMDGPU::Hwreg::WIDTH_M1_SRC_PRIVATE_BASE</a>;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;    <span class="keywordtype">unsigned</span> Encoding =</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ae2d2ec42fd2de0e4c99b4c3c9cbbd04b">AMDGPU::Hwreg::ID_MEM_BASES</a> &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a15f3309c3ab0756b51a04de06e4e5e68">AMDGPU::Hwreg::ID_SHIFT_</a> |</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;        Offset &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1">AMDGPU::Hwreg::OFFSET_SHIFT_</a> |</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;        WidthM1 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb">AMDGPU::Hwreg::WIDTH_M1_SHIFT_</a>;</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> ApertureReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(S32);</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> GetReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(&amp;AMDGPU::SReg_32RegClass);</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AMDGPU::S_GETREG_B32)</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(GetReg)</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(Encoding);</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">setType</a>(GetReg, S32);</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    <span class="keyword">auto</span> ShiftAmt = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, WidthM1 + 1);</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_SHL)</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(ApertureReg)</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(GetReg)</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(ShiftAmt.getReg(0));</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;    <span class="keywordflow">return</span> ApertureReg;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;  }</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> QueuePtr = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;    <a class="code" href="classllvm_1_1LLT.html#ad0fd2b50be800faedc8a0c0bbd708db7">LLT::pointer</a>(<a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a>, 64));</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#af37035ab1f0a4031d2f1c21fc7d21714">loadInputValue</a>(QueuePtr, B, &amp;MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a29d1843168921213f2b65b3d9f743bff">getArgInfo</a>().<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#aaf94e49aaa7a9c033bb73e45f3d491c2">QueuePtr</a>))</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a>();</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;  <span class="comment">// Offset into amd_queue_t for group_segment_aperture_base_hi /</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  <span class="comment">// private_segment_aperture_base_hi.</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;  <a class="code" href="classuint32__t.html">uint32_t</a> StructOffset = (AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a>) ? 0x40 : 0x44;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;  <span class="comment">// TODO: can we be smarter about machine pointer info?</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;  <a class="code" href="structllvm_1_1MachinePointerInfo.html">MachinePointerInfo</a> PtrInfo(<a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a>);</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;    PtrInfo,</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> |</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">MachineMemOperand::MODereferenceable</a> |</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">MachineMemOperand::MOInvariant</a>,</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;    4,</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;    <a class="code" href="namespacellvm.html#ab3b23d3c8c5c910df534a80ce9772495">MinAlign</a>(64, StructOffset));</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> LoadResult = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(S32);</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> LoadAddr;</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a656a5f79c9baeedebf4ecb54bbeb263b">materializePtrAdd</a>(LoadAddr, QueuePtr, <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(64), StructOffset);</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae7e15853fc188dffb357d47c6081c4c4">buildLoad</a>(LoadResult, LoadAddr, *MMO);</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  <span class="keywordflow">return</span> LoadResult;</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;}</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;</div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#a805950c6af7deaddb2d8fbcaf4ea011b"> 1250</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a805950c6af7deaddb2d8fbcaf4ea011b">AMDGPULegalizerInfo::legalizeAddrSpaceCast</a>(</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(MI);</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Dst);</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Src);</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  <span class="keywordtype">unsigned</span> DestAS = DstTy.<a class="code" href="classllvm_1_1LLT.html#aed8219ac18128c2d2a0003c52146ddb4">getAddressSpace</a>();</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  <span class="keywordtype">unsigned</span> SrcAS = SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed8219ac18128c2d2a0003c52146ddb4">getAddressSpace</a>();</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  <span class="comment">// TODO: Avoid reloading from the queue ptr for each cast, or at least each</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;  <span class="comment">// vector element.</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!DstTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>());</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUTargetMachine.html">AMDGPUTargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUTargetMachine.html">AMDGPUTargetMachine</a> &amp;<span class="keyword">&gt;</span>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>());</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;  <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#aadc55ee80218e97fbccb05099877eb51">getTargetLowering</a>()-&gt;<a class="code" href="classllvm_1_1SITargetLowering.html#a275ffcfbf04498d9520302bc6968d3df">isNoopAddrSpaceCast</a>(SrcAS, DestAS)) {</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">setDesc</a>(B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a37c5a4a4fec678404ad5653355a6929b">getTII</a>().<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(TargetOpcode::G_BITCAST));</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;  }</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;  <span class="keywordflow">if</span> (DestAS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6abd16fac39b8769260b5e448d3bd5a58f">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>) {</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    <span class="comment">// Truncate.</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a2f52fec4aa17c3066db14a8d4717469d">buildExtract</a>(Dst, Src, 0);</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;  }</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  <span class="keywordflow">if</span> (SrcAS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6abd16fac39b8769260b5e448d3bd5a58f">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>) {</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;    <a class="code" href="classuint32__t.html">uint32_t</a> AddrHiVal = Info-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ab0f77308fd7379cf7f8e2ab969342f1d">get32BitAddressHighBits</a>();</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;    <span class="comment">// FIXME: This is a bit ugly due to creating a merge of 2 pointers to</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;    <span class="comment">// another. Merge operands are required to be the same type, but creating an</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;    <span class="comment">// extra ptrtoint would be kind of pointless.</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;    <span class="keyword">auto</span> HighAddr = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;      <a class="code" href="classllvm_1_1LLT.html#ad0fd2b50be800faedc8a0c0bbd708db7">LLT::pointer</a>(<a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6abd16fac39b8769260b5e448d3bd5a58f">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>, 32), AddrHiVal);</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a7f0631599c37535974448b6bf180dad1">buildMerge</a>(Dst, {Src, HighAddr.getReg(0)});</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;  }</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;  <span class="keywordflow">if</span> (SrcAS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab679426e6efe763330f7ce008099092d">AMDGPUAS::FLAT_ADDRESS</a>) {</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DestAS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a> ||</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;           DestAS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a>);</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;    <span class="keywordtype">unsigned</span> NullVal = TM.getNullPointerValue(DestAS);</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;    <span class="keyword">auto</span> SegmentNull = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(DstTy, NullVal);</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;    <span class="keyword">auto</span> FlatNull = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(SrcTy, 0);</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> PtrLo32 = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(DstTy);</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    <span class="comment">// Extract low 32-bits of the pointer.</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a2f52fec4aa17c3066db14a8d4717469d">buildExtract</a>(PtrLo32, Src, 0);</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> CmpRes = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(<a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1));</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a34554bbf9cf7577f166fb01533dcd775">buildICmp</a>(<a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ac17897ebf2f6a6986280fc3bdf28a30a">CmpInst::ICMP_NE</a>, CmpRes, Src, FlatNull.getReg(0));</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a1282bf3c5b6c6f3f1cc765a2dd7c11a3">buildSelect</a>(Dst, CmpRes, PtrLo32, SegmentNull.getReg(0));</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;  }</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;  <span class="keywordflow">if</span> (SrcAS != <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a> &amp;&amp; SrcAS != <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a>)</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;  <span class="keywordflow">if</span> (!ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a90fc707270386fb970207745d6675805">hasFlatAddressSpace</a>())</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;  <span class="keyword">auto</span> SegmentNull =</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;      B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(SrcTy, TM.getNullPointerValue(SrcAS));</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  <span class="keyword">auto</span> FlatNull =</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;      B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(DstTy, TM.getNullPointerValue(DestAS));</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> ApertureReg = <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a2fd97f50411bc650c7f9f6e3118147f4">getSegmentAperture</a>(SrcAS, MRI, B);</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;  <span class="keywordflow">if</span> (!ApertureReg.<a class="code" href="classllvm_1_1Register.html#a4a6966b99e305bd6f01fb17c645ae3da">isValid</a>())</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> CmpRes = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(<a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1));</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a34554bbf9cf7577f166fb01533dcd775">buildICmp</a>(<a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ac17897ebf2f6a6986280fc3bdf28a30a">CmpInst::ICMP_NE</a>, CmpRes, Src, SegmentNull.getReg(0));</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> BuildPtr = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(DstTy);</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;  <span class="comment">// Coerce the type of the low half of the result so we can use merge_values.</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcAsInt = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(S32);</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_PTRTOINT)</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(SrcAsInt)</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(Src);</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;  <span class="comment">// TODO: Should we allow mismatched types but matching sizes in merges to</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;  <span class="comment">// avoid the ptrtoint?</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a7f0631599c37535974448b6bf180dad1">buildMerge</a>(BuildPtr, {SrcAsInt, ApertureReg});</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a1282bf3c5b6c6f3f1cc765a2dd7c11a3">buildSelect</a>(Dst, CmpRes, BuildPtr, FlatNull.getReg(0));</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;}</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;</div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#a6f7197d20955f93cdb3d88403ce7c040"> 1356</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a6f7197d20955f93cdb3d88403ce7c040">AMDGPULegalizerInfo::legalizeFrint</a>(</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(MI);</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Src);</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty.<a class="code" href="classllvm_1_1LLT.html#a06556397154ef3800c57f0e8dc4b602a">isScalar</a>() &amp;&amp; Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 64);</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;  <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> C1Val(<a class="code" href="structllvm_1_1APFloatBase.html#a6ba7c3d54a5a714f7a27861ee114cce3">APFloat::IEEEdouble</a>(), <span class="stringliteral">&quot;0x1.0p+52&quot;</span>);</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> C2Val(<a class="code" href="structllvm_1_1APFloatBase.html#a6ba7c3d54a5a714f7a27861ee114cce3">APFloat::IEEEdouble</a>(), <span class="stringliteral">&quot;0x1.fffffffffffffp+51&quot;</span>);</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;  <span class="keyword">auto</span> C1 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a81a7959d3e7f624343ecdf6905e251dd">buildFConstant</a>(Ty, C1Val);</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;  <span class="keyword">auto</span> CopySign = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac6b47b51bfacb6c594a3c6b8472202c1">buildFCopysign</a>(Ty, C1, Src);</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;  <span class="comment">// TODO: Should this propagate fast-math-flags?</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;  <span class="keyword">auto</span> Tmp1 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a6c310b0c7fbdd8454ea3fd588af8e7f3">buildFAdd</a>(Ty, Src, CopySign);</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;  <span class="keyword">auto</span> Tmp2 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ad6f6303198198c46c29e56c166ad9c72">buildFSub</a>(Ty, Tmp1, CopySign);</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;  <span class="keyword">auto</span> C2 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a81a7959d3e7f624343ecdf6905e251dd">buildFConstant</a>(Ty, C2Val);</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;  <span class="keyword">auto</span> Fabs = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aa380c23defc3d27e5d444e16e546c75a">buildFAbs</a>(Ty, Src);</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;  <span class="keyword">auto</span> Cond = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ad59e8e9f44e03e377ead13deda068d0e">buildFCmp</a>(<a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a4c399f525bbcf03d72af4b303e6eeca8">CmpInst::FCMP_OGT</a>, <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1), Fabs, C2);</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a1282bf3c5b6c6f3f1cc765a2dd7c11a3">buildSelect</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), Cond, Src, Tmp2);</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;}</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;</div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#ae468aab9eee24365f029a78836e6435d"> 1383</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#ae468aab9eee24365f029a78836e6435d">AMDGPULegalizerInfo::legalizeFceil</a>(</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(MI);</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S1 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1);</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S64 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(64);</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Src) == S64);</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;  <span class="comment">// result = trunc(src)</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;  <span class="comment">// if (src &gt; 0.0 &amp;&amp; src != result)</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;  <span class="comment">//   result += 1.0</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;  <span class="keyword">auto</span> Trunc = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(TargetOpcode::G_INTRINSIC_TRUNC, {S64}, {Src});</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> Zero = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a81a7959d3e7f624343ecdf6905e251dd">buildFConstant</a>(S64, 0.0);</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> One = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a81a7959d3e7f624343ecdf6905e251dd">buildFConstant</a>(S64, 1.0);</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;  <span class="keyword">auto</span> Lt0 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ad59e8e9f44e03e377ead13deda068d0e">buildFCmp</a>(<a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a4c399f525bbcf03d72af4b303e6eeca8">CmpInst::FCMP_OGT</a>, S1, Src, Zero);</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;  <span class="keyword">auto</span> NeTrunc = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ad59e8e9f44e03e377ead13deda068d0e">buildFCmp</a>(<a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a8a80b27ca29fe2076b9bbdee02c65464">CmpInst::FCMP_ONE</a>, S1, Src, Trunc);</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;  <span class="keyword">auto</span> And = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a33eb6083767372c564ea4bcf6c06eaf1">buildAnd</a>(S1, Lt0, NeTrunc);</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;  <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec">Add</a> = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a1282bf3c5b6c6f3f1cc765a2dd7c11a3">buildSelect</a>(S64, And, One, Zero);</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;  <span class="comment">// TODO: Should this propagate fast-math-flags?</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a6c310b0c7fbdd8454ea3fd588af8e7f3">buildFAdd</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), Trunc, <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec">Add</a>);</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;}</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;</div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="AMDGPULegalizerInfo_8cpp.html#a086a33910bac3ef300896429f7aca577"> 1412</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a086a33910bac3ef300896429f7aca577">extractF64Exponent</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a>,</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;                                              <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) {</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> FractBits = 52;</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> ExpBits = 11;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  <span class="keyword">auto</span> Const0 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, FractBits - 32);</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;  <span class="keyword">auto</span> Const1 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, ExpBits);</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;  <span class="keyword">auto</span> ExpPart = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acaf57b895cd34253ab64b053aa5b992b">buildIntrinsic</a>(Intrinsic::amdgcn_ubfe, {S32}, <span class="keyword">false</span>)</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;    .addUse(Const0.getReg(0))</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;    .addUse(Const1.getReg(0));</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;  <span class="keywordflow">return</span> B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a51b29463fc6674832a9a422ede618d34">buildSub</a>(S32, ExpPart, B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, 1023));</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;}</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;</div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#a0e7378d479179ae1df0b61b83c637a4d"> 1428</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a0e7378d479179ae1df0b61b83c637a4d">AMDGPULegalizerInfo::legalizeIntrinsicTrunc</a>(</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(MI);</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S1 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1);</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S64 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(64);</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Src) == S64);</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;  <span class="comment">// TODO: Should this use extract since the low half is unused?</span></div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;  <span class="keyword">auto</span> Unmerge = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a1e9e055fc19307bc3c7c1be6ccd36812">buildUnmerge</a>({S32, S32}, Src);</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">Hi</a> = Unmerge.getReg(1);</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;  <span class="comment">// Extract the upper half, since this is where we will find the sign and</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;  <span class="comment">// exponent.</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;  <span class="keyword">auto</span> Exp = <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a086a33910bac3ef300896429f7aca577">extractF64Exponent</a>(Hi, B);</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> FractBits = 52;</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;  <span class="comment">// Extract the sign bit.</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> SignBitMask = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, UINT32_C(1) &lt;&lt; 31);</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;  <span class="keyword">auto</span> SignBit = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a33eb6083767372c564ea4bcf6c06eaf1">buildAnd</a>(S32, Hi, SignBitMask);</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> FractMask = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S64, (UINT64_C(1) &lt;&lt; FractBits) - 1);</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;  <span class="keyword">const</span> <span class="keyword">auto</span> Zero32 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, 0);</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  <span class="comment">// Extend back to 64-bits.</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;  <span class="keyword">auto</span> SignBit64 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a7f0631599c37535974448b6bf180dad1">buildMerge</a>(S64, {Zero32.getReg(0), SignBit.getReg(0)});</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;  <span class="keyword">auto</span> Shr = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a7c783f32e30c9235a93f74e348f347cd">buildAShr</a>(S64, FractMask, Exp);</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;  <span class="keyword">auto</span> Not = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a16532d0d8fb47080714810131b45b75b">buildNot</a>(S64, Shr);</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;  <span class="keyword">auto</span> Tmp0 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a33eb6083767372c564ea4bcf6c06eaf1">buildAnd</a>(S64, Src, Not);</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;  <span class="keyword">auto</span> FiftyOne = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, FractBits - 1);</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;  <span class="keyword">auto</span> ExpLt0 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a34554bbf9cf7577f166fb01533dcd775">buildICmp</a>(<a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a15ae464950ac676919c2f0c7aafc706c">CmpInst::ICMP_SLT</a>, S1, Exp, Zero32);</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;  <span class="keyword">auto</span> ExpGt51 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a34554bbf9cf7577f166fb01533dcd775">buildICmp</a>(<a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a720a42e85f7e981afd61e28473b0000a">CmpInst::ICMP_SGT</a>, S1, Exp, FiftyOne);</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;  <span class="keyword">auto</span> Tmp1 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a1282bf3c5b6c6f3f1cc765a2dd7c11a3">buildSelect</a>(S64, ExpLt0, SignBit64, Tmp0);</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a1282bf3c5b6c6f3f1cc765a2dd7c11a3">buildSelect</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), ExpGt51, Src, Tmp1);</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;}</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;</div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#abb023d557c720f8730e0c266c1cd0f9c"> 1474</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#abb023d557c720f8730e0c266c1cd0f9c">AMDGPULegalizerInfo::legalizeITOFP</a>(</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(MI);</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Src = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S64 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(64);</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Src) == S64 &amp;&amp; MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Dst) == S64);</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;  <span class="keyword">auto</span> Unmerge = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a1e9e055fc19307bc3c7c1be6ccd36812">buildUnmerge</a>({S32, S32}, Src);</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;  <span class="keyword">auto</span> CvtHi = Signed ?</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a8c0db0c02bedbc26aba0fe9ebc77fff9">buildSITOFP</a>(S64, Unmerge.getReg(1)) :</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a86e0c21f3e1e706b8d26733726c76195">buildUITOFP</a>(S64, Unmerge.getReg(1));</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;  <span class="keyword">auto</span> CvtLo = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a86e0c21f3e1e706b8d26733726c76195">buildUITOFP</a>(S64, Unmerge.getReg(0));</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;  <span class="keyword">auto</span> ThirtyTwo = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, 32);</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;  <span class="keyword">auto</span> LdExp = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acaf57b895cd34253ab64b053aa5b992b">buildIntrinsic</a>(Intrinsic::amdgcn_ldexp, {S64}, <span class="keyword">false</span>)</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;    .addUse(CvtHi.getReg(0))</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;    .addUse(ThirtyTwo.getReg(0));</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;  <span class="comment">// TODO: Should this propagate fast-math-flags?</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a6c310b0c7fbdd8454ea3fd588af8e7f3">buildFAdd</a>(Dst, LdExp, CvtLo);</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;}</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;</div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#a771fbba1c350af2d7f1049359669f38d"> 1506</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a771fbba1c350af2d7f1049359669f38d">AMDGPULegalizerInfo::legalizeMinNumMaxNum</a>(</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> IsIEEEOp = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::G_FMINNUM_IEEE ||</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;                        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::G_FMAXNUM_IEEE;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;  <span class="comment">// With ieee_mode disabled, the instructions have the correct behavior</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;  <span class="comment">// already for G_FMINNUM/G_FMAXNUM</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;  <span class="keywordflow">if</span> (!MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a42572e79360ea1707d24ffa4b5f9221a">getMode</a>().<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a05d4f9c4d9e486f4fd3d69a89121e107">IEEE</a>)</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;    <span class="keywordflow">return</span> !IsIEEEOp;</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;  <span class="keywordflow">if</span> (IsIEEEOp)</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> HelperBuilder(MI);</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;  <a class="code" href="classllvm_1_1GISelObserverWrapper.html">GISelObserverWrapper</a> DummyObserver;</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;  <a class="code" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> Helper(MF, DummyObserver, HelperBuilder);</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;  HelperBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(MI);</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;  <span class="keywordflow">return</span> Helper.<a class="code" href="classllvm_1_1LegalizerHelper.html#a105bd213837c5c2e30520113d885b8f3">lowerFMinNumMaxNum</a>(MI) == <a class="code" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>;</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;}</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;</div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#aec28181fa8c84646c097212f19e379f1"> 1530</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#aec28181fa8c84646c097212f19e379f1">AMDGPULegalizerInfo::legalizeExtractVectorElt</a>(</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  <span class="comment">// TODO: Should move some of this into LegalizerHelper.</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;  <span class="comment">// TODO: Promote dynamic indexing of s16 to s32</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;  <span class="comment">// TODO: Dynamic s64 indexing is only legal for SGPR.</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;int64_t&gt;</a> IdxVal = <a class="code" href="namespacellvm.html#ae7011440259cbae2e89a2a2c9bb93b74">getConstantVRegVal</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  <span class="keywordflow">if</span> (!IdxVal) <span class="comment">// Dynamic case will be selected to register indexing.</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Vec = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> VecTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Vec);</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> EltTy = VecTy.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>();</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(EltTy == MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Dst));</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(MI);</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;  <span class="keywordflow">if</span> (IdxVal.<a class="code" href="classllvm_1_1Optional.html#ac2715cb9db335f2afd360e6b5c11e480">getValue</a>() &lt; VecTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>())</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a2f52fec4aa17c3066db14a8d4717469d">buildExtract</a>(Dst, Vec, IdxVal.<a class="code" href="classllvm_1_1Optional.html#ac2715cb9db335f2afd360e6b5c11e480">getValue</a>() * EltTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>());</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a137bf40e73f82a78b6d2227ff65aeadf">buildUndef</a>(Dst);</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;}</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;</div><div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#a762e3485a3d139ec7ed9d30a7f38f74d"> 1559</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a762e3485a3d139ec7ed9d30a7f38f74d">AMDGPULegalizerInfo::legalizeInsertVectorElt</a>(</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;  <span class="comment">// TODO: Should move some of this into LegalizerHelper.</span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;  <span class="comment">// TODO: Promote dynamic indexing of s16 to s32</span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;  <span class="comment">// TODO: Dynamic s64 indexing is only legal for SGPR.</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;  <a class="code" href="classllvm_1_1Optional.html">Optional&lt;int64_t&gt;</a> IdxVal = <a class="code" href="namespacellvm.html#ae7011440259cbae2e89a2a2c9bb93b74">getConstantVRegVal</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  <span class="keywordflow">if</span> (!IdxVal) <span class="comment">// Dynamic case will be selected to register indexing.</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Vec = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> VecTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Vec);</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> EltTy = VecTy.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>();</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(EltTy == MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Ins));</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(MI);</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;  <span class="keywordflow">if</span> (IdxVal.<a class="code" href="classllvm_1_1Optional.html#ac2715cb9db335f2afd360e6b5c11e480">getValue</a>() &lt; VecTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>())</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a43996e007e5f64c065eb4dfd453d2a2d">buildInsert</a>(Dst, Vec, Ins, IdxVal.<a class="code" href="classllvm_1_1Optional.html#ac2715cb9db335f2afd360e6b5c11e480">getValue</a>() * EltTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>());</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a137bf40e73f82a78b6d2227ff65aeadf">buildUndef</a>(Dst);</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;}</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;</div><div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#aaac467545afeead836946e5842563fea"> 1589</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#aaac467545afeead836946e5842563fea">AMDGPULegalizerInfo::legalizeSinCos</a>(</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(MI);</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg);</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;  <span class="keywordtype">unsigned</span> Flags = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ad2f4d922d52fe33423474951f704b91b">getFlags</a>();</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> TrigVal;</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;  <span class="keyword">auto</span> OneOver2Pi = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a81a7959d3e7f624343ecdf6905e251dd">buildFConstant</a>(Ty, 0.5 / M_PI);</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;  <span class="keywordflow">if</span> (ST.hasTrigReducedRange()) {</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;    <span class="keyword">auto</span> MulVal = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebc4941c088a91b74ddd1810c6de33bd">buildFMul</a>(Ty, SrcReg, OneOver2Pi, Flags);</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;    TrigVal = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acaf57b895cd34253ab64b053aa5b992b">buildIntrinsic</a>(Intrinsic::amdgcn_fract, {Ty}, <span class="keyword">false</span>)</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;      .addUse(MulVal.getReg(0))</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;      .setMIFlags(Flags).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0);</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;    TrigVal = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebc4941c088a91b74ddd1810c6de33bd">buildFMul</a>(Ty, SrcReg, OneOver2Pi, Flags).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0);</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;  <a class="code" href="classunsigned.html">Intrinsic::ID</a> TrigIntrin = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == AMDGPU::G_FSIN ?</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;    Intrinsic::amdgcn_sin : Intrinsic::amdgcn_cos;</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acaf57b895cd34253ab64b053aa5b992b">buildIntrinsic</a>(TrigIntrin, makeArrayRef&lt;Register&gt;(DstReg), <span class="keyword">false</span>)</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(TrigVal)</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a860467662b17cef898ece774ab400235">setMIFlags</a>(Flags);</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;}</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;</div><div class="line"><a name="l01618"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#af8d9f6059c6af29cbb46c89ac4036e9e"> 1618</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#af8d9f6059c6af29cbb46c89ac4036e9e">AMDGPULegalizerInfo::buildPCRelGlobalAddress</a>(</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="code" href="classllvm_1_1LLT.html">LLT</a> PtrTy,</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV,</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <span class="keywordtype">unsigned</span> GAFlags)<span class="keyword"> const </span>{</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;  <span class="comment">// In order to support pc-relative addressing, SI_PC_ADD_REL_OFFSET is lowered</span></div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;  <span class="comment">// to the following code sequence:</span></div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;  <span class="comment">// For constant address space:</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;  <span class="comment">//   s_getpc_b64 s[0:1]</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;  <span class="comment">//   s_add_u32 s0, s0, $symbol</span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;  <span class="comment">//   s_addc_u32 s1, s1, 0</span></div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;  <span class="comment">//   s_getpc_b64 returns the address of the s_add_u32 instruction and then</span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;  <span class="comment">//   a fixup or relocation is emitted to replace $symbol with a literal</span></div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;  <span class="comment">//   constant, which is a pc-relative offset from the encoding of the $symbol</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;  <span class="comment">//   operand to the global variable.</span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;  <span class="comment">// For global address space:</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;  <span class="comment">//   s_getpc_b64 s[0:1]</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;  <span class="comment">//   s_add_u32 s0, s0, $symbol@{gotpc}rel32@lo</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;  <span class="comment">//   s_addc_u32 s1, s1, $symbol@{gotpc}rel32@hi</span></div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;  <span class="comment">//   s_getpc_b64 returns the address of the s_add_u32 instruction and then</span></div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;  <span class="comment">//   fixups or relocations are emitted to replace $symbol@*@lo and</span></div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;  <span class="comment">//   $symbol@*@hi with lower 32 bits and higher 32 bits of a literal constant,</span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;  <span class="comment">//   which is a 64-bit pc-relative offset from the encoding of the $symbol</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;  <span class="comment">//   operand to the global variable.</span></div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;  <span class="comment">// What we want here is an offset from the value returned by s_getpc</span></div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;  <span class="comment">// (which is the address of the s_add_u32 instruction) to the global</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;  <span class="comment">// variable, but since the encoding of $symbol starts 4 bytes after the start</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;  <span class="comment">// of the s_add_u32 instruction, we end up with an offset that is 4 bytes too</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;  <span class="comment">// small. This requires us to add 4 to the global variable offset in order to</span></div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;  <span class="comment">// compute the correct address.</span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> ConstPtrTy = <a class="code" href="classllvm_1_1LLT.html#ad0fd2b50be800faedc8a0c0bbd708db7">LLT::pointer</a>(<a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a>, 64);</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> PCReg = PtrTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != 32 ? DstReg :</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">getMRI</a>()-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(ConstPtrTy);</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AMDGPU::SI_PC_ADD_REL_OFFSET)</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(PCReg);</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a3fba722f44bac58d79e82bd232525152">addGlobalAddress</a>(GV, Offset + 4, GAFlags);</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;  <span class="keywordflow">if</span> (GAFlags == <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbab9b475527cd46e49f6208722a1034e92">SIInstrInfo::MO_NONE</a>)</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a3fba722f44bac58d79e82bd232525152">addGlobalAddress</a>(GV, Offset + 4, GAFlags + 1);</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">getMRI</a>()-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(PCReg, &amp;AMDGPU::SReg_64RegClass);</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;  <span class="keywordflow">if</span> (PtrTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 32)</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a2f52fec4aa17c3066db14a8d4717469d">buildExtract</a>(DstReg, PCReg, 0);</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160; }</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;</div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#a04975f118b224e8cd322d1aa86f2ceb2"> 1674</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a04975f118b224e8cd322d1aa86f2ceb2">AMDGPULegalizerInfo::legalizeGlobalValue</a>(</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg);</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;  <span class="keywordtype">unsigned</span> AS = Ty.<a class="code" href="classllvm_1_1LLT.html#aed8219ac18128c2d2a0003c52146ddb4">getAddressSpace</a>();</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac8718f1c761727d429180f0ce340f7f0">getGlobal</a>();</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(MI);</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;  <span class="keywordflow">if</span> (AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a> || AS == <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6aa4a816bb6e255cf1a96ae731382b53ee">AMDGPUAS::REGION_ADDRESS</a>) {</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;    <span class="keywordflow">if</span> (!MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>()) {</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;Fn = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;      <a class="code" href="classllvm_1_1DiagnosticInfoUnsupported.html">DiagnosticInfoUnsupported</a> BadLDSDecl(</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;        Fn, <span class="stringliteral">&quot;local memory global used by non-kernel function&quot;</span>, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>());</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;      Fn.<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>().<a class="code" href="classllvm_1_1LLVMContext.html#aad03ef5cfbe6e7cad076d9e45ba06592">diagnose</a>(BadLDSDecl);</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;    }</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;    <span class="comment">// TODO: We could emit code to handle the initialization somewhere.</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#adb312b79379a52ff3354d2c0557cd8cc">AMDGPUTargetLowering::hasDefinedInitializer</a>(GV)) {</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;      B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(DstReg, MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#aa117bc07d9ae90d99d7786e14a54fd9e">allocateLDSGlobal</a>(B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a6be291efcc6345779494105f57f85aac">getDataLayout</a>(), *GV));</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;    }</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;Fn = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;    <a class="code" href="classllvm_1_1DiagnosticInfoUnsupported.html">DiagnosticInfoUnsupported</a> BadInit(</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;      Fn, <span class="stringliteral">&quot;unsupported initializer for address space&quot;</span>, MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">getDebugLoc</a>());</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;    Fn.<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>().<a class="code" href="classllvm_1_1LLVMContext.html#aad03ef5cfbe6e7cad076d9e45ba06592">diagnose</a>(BadInit);</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;  }</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SITargetLowering.html">SITargetLowering</a> *TLI = ST.getTargetLowering();</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;  <span class="keywordflow">if</span> (TLI-&gt;<a class="code" href="classllvm_1_1SITargetLowering.html#a88e01d7fa3f418c441946a2200eb12c0">shouldEmitFixup</a>(GV)) {</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;    <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#af8d9f6059c6af29cbb46c89ac4036e9e">buildPCRelGlobalAddress</a>(DstReg, Ty, B, GV, 0);</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;  }</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;  <span class="keywordflow">if</span> (TLI-&gt;<a class="code" href="classllvm_1_1SITargetLowering.html#acf18fd06c03bc65cbbf30fe2dc9201e0">shouldEmitPCReloc</a>(GV)) {</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;    <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#af8d9f6059c6af29cbb46c89ac4036e9e">buildPCRelGlobalAddress</a>(DstReg, Ty, B, GV, 0, <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba563c4436cfc2d24b41acd1cfd4357977">SIInstrInfo::MO_REL32</a>);</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;  }</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> PtrTy = <a class="code" href="classllvm_1_1LLT.html#ad0fd2b50be800faedc8a0c0bbd708db7">LLT::pointer</a>(<a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a>, 64);</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> GOTAddr = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(PtrTy);</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *GOTMMO = MF.<a class="code" href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">getMachineMemOperand</a>(</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;    <a class="code" href="structllvm_1_1MachinePointerInfo.html#aa70144cee705b3f0db7f53ff3bf004e9">MachinePointerInfo::getGOT</a>(MF),</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">MachineMemOperand::MOLoad</a> | <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">MachineMemOperand::MODereferenceable</a> |</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">MachineMemOperand::MOInvariant</a>,</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;    8 <span class="comment">/*Size*/</span>, 8 <span class="comment">/*Align*/</span>);</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;  <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#af8d9f6059c6af29cbb46c89ac4036e9e">buildPCRelGlobalAddress</a>(GOTAddr, PtrTy, B, GV, 0, <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbaf8bf104f053c930813dce1aa8b9f9f7c">SIInstrInfo::MO_GOTPCREL32</a>);</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;  <span class="keywordflow">if</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() == 32) {</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;    <span class="comment">// Truncate if this is a 32-bit constant adrdess.</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f">Load</a> = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae7e15853fc188dffb357d47c6081c4c4">buildLoad</a>(PtrTy, GOTAddr, *GOTMMO);</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a2f52fec4aa17c3066db14a8d4717469d">buildExtract</a>(DstReg, <a class="code" href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f">Load</a>, 0);</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae7e15853fc188dffb357d47c6081c4c4">buildLoad</a>(DstReg, GOTAddr, *GOTMMO);</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;}</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;</div><div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#a0fa874fefbe1c4872c621d36dd097862"> 1744</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a0fa874fefbe1c4872c621d36dd097862">AMDGPULegalizerInfo::legalizeLoad</a>(</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer)<span class="keyword"> const </span>{</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(MI);</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> ConstPtr = <a class="code" href="classllvm_1_1LLT.html#ad0fd2b50be800faedc8a0c0bbd708db7">LLT::pointer</a>(<a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a>, 64);</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;  <span class="keyword">auto</span> Cast = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a534266d65ce335e1d212f37fc554dbb4">buildAddrSpaceCast</a>(ConstPtr, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;  Observer.<a class="code" href="classllvm_1_1GISelChangeObserver.html#a1f637715070a99aa4140444e12697f9a">changingInstr</a>(MI);</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(Cast.getReg(0));</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;  Observer.<a class="code" href="classllvm_1_1GISelChangeObserver.html#a45a05a932f80f51023592ff5131d56a5">changedInstr</a>(MI);</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;}</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;</div><div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#a4774d239d20e55380840e775aed66efc"> 1756</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a4774d239d20e55380840e775aed66efc">AMDGPULegalizerInfo::legalizeFMad</a>(</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Ty.<a class="code" href="classllvm_1_1LLT.html#a06556397154ef3800c57f0e8dc4b602a">isScalar</a>());</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = MF.getInfo&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;  <span class="comment">// TODO: Always legal with future ftz flag.</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;  <span class="keywordflow">if</span> (Ty == <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32) &amp;&amp; !MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a42572e79360ea1707d24ffa4b5f9221a">getMode</a>().<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a34a2949f2647bfedaf190d72484f21b4">FP32Denormals</a>)</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;  <span class="keywordflow">if</span> (Ty == <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(16) &amp;&amp; !MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a42572e79360ea1707d24ffa4b5f9221a">getMode</a>().<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a7751952bba0b95bc76bfb6d3a943bf87">FP64FP16Denormals</a>)</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> HelperBuilder(MI);</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;  <a class="code" href="classllvm_1_1GISelObserverWrapper.html">GISelObserverWrapper</a> DummyObserver;</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;  <a class="code" href="classllvm_1_1LegalizerHelper.html">LegalizerHelper</a> Helper(MF, DummyObserver, HelperBuilder);</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;  HelperBuilder.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a33f1a3699cda99bd2c1d11a8138116bb">setMBB</a>(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>());</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;  <span class="keywordflow">return</span> Helper.<a class="code" href="classllvm_1_1LegalizerHelper.html#aac36a82fb8a9d486c3b59ccab7769e4d">lowerFMad</a>(MI) == <a class="code" href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">LegalizerHelper::Legalized</a>;</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;}</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;</div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#a22a60a10a1cda01d7cef79f4634984dc"> 1779</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a22a60a10a1cda01d7cef79f4634984dc">AMDGPULegalizerInfo::legalizeAtomicCmpXChg</a>(</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> PtrReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> CmpVal = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> NewVal = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1SITargetLowering.html#acd0df047ee2137d466b1f983a2c2ce34">SITargetLowering::isFlatGlobalAddrSpace</a>(</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;           MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(PtrReg).<a class="code" href="classllvm_1_1LLT.html#aed8219ac18128c2d2a0003c52146ddb4">getAddressSpace</a>()) &amp;&amp;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;         <span class="stringliteral">&quot;this should not have been custom lowered&quot;</span>);</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> ValTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(CmpVal);</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> VecTy = <a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(2, ValTy);</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(MI);</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> PackedVal = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a60609bd46d38414e2c9e2334f9740727">buildBuildVector</a>(VecTy, { NewVal, CmpVal }).<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>(0);</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AMDGPU::G_AMDGPU_ATOMIC_CMPXCHG)</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(DstReg)</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(PtrReg)</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(PackedVal)</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a7a959656e31b78bcf94a20794b1a7aaa">setMemRefs</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#ae268a410689383a83e98b5e83296e38a">memoperands</a>());</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;}</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment">// Return the use branch instruction, otherwise null if the usage is invalid.</span></div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="AMDGPULegalizerInfo_8cpp.html#acd33d991ea6e1cc37f28893d9c5f5e8d"> 1807</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="AMDGPULegalizerInfo_8cpp.html#acd33d991ea6e1cc37f28893d9c5f5e8d">verifyCFIntrinsic</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;                                       <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;                                       <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;Br) {</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> CondDef = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;  <span class="keywordflow">if</span> (!MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">hasOneNonDBGUse</a>(CondDef))</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a> = *MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a6fe8abe7fcd341a7f3be4120a6b79c63">use_instr_nodbg_begin</a>(CondDef);</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;  <span class="keywordflow">if</span> (UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>() != MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>() ||</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;      UseMI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() != AMDGPU::G_BRCOND)</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;  <span class="comment">// Make sure the cond br is followed by a G_BR</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Next = std::next(UseMI.<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>());</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;  <span class="keywordflow">if</span> (Next != MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()) {</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;    <span class="keywordflow">if</span> (Next-&gt;getOpcode() != AMDGPU::G_BR)</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;    Br = &amp;*Next;</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;  }</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;  <span class="keywordflow">return</span> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>;</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;}</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;</div><div class="line"><a name="l01830"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#a182c705733c050fc0349f2e95fa2883e"> 1830</a></span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a182c705733c050fc0349f2e95fa2883e">AMDGPULegalizerInfo::getLiveInRegister</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;                                                <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty)<span class="keyword"> const </span>{</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> LiveIn = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#afdef738c41b02f8f089b8774974eb0cb">getLiveInVirtReg</a>(Reg);</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;  <span class="keywordflow">if</span> (LiveIn)</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;    <span class="keywordflow">return</span> LiveIn;</div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> NewReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(Ty);</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;  MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">addLiveIn</a>(Reg, NewReg);</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;  <span class="keywordflow">return</span> NewReg;</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;}</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;</div><div class="line"><a name="l01841"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#af37035ab1f0a4031d2f1c21fc7d21714"> 1841</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#af37035ab1f0a4031d2f1c21fc7d21714">AMDGPULegalizerInfo::loadInputValue</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> *<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;  <span class="keywordflow">if</span> (!Arg-&gt;<a class="code" href="structllvm_1_1ArgDescriptor.html#a523f3df17ae0b64f7d35d4caad3a54cc">isRegister</a>() || !Arg-&gt;<a class="code" href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">getRegister</a>().<a class="code" href="classllvm_1_1Register.html#a4a6966b99e305bd6f01fb17c645ae3da">isValid</a>())</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>; <span class="comment">// TODO: Handle these</span></div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Arg-&gt;<a class="code" href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">getRegister</a>().<a class="code" href="classllvm_1_1Register.html#a13bd3dae94013a7bf38afc9391c8fa8f">isPhysical</a>());</div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = *B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">getMRI</a>();</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.getType(DstReg);</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> LiveIn = <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a182c705733c050fc0349f2e95fa2883e">getLiveInRegister</a>(MRI, Arg-&gt;<a class="code" href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">getRegister</a>(), Ty);</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;  <span class="keywordflow">if</span> (Arg-&gt;<a class="code" href="structllvm_1_1ArgDescriptor.html#aa9bfb4bb223ce3b720ec0ff7260bce95">isMasked</a>()) {</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;    <span class="comment">// TODO: Should we try to emit this once in the entry block?</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = Arg-&gt;<a class="code" href="structllvm_1_1ArgDescriptor.html#aca6660bcd84fca6d680694ff0c78893d">getMask</a>();</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Shift = countTrailingZeros&lt;unsigned&gt;(<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>);</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> AndMaskSrc = LiveIn;</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;    <span class="keywordflow">if</span> (Shift != 0) {</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;      <span class="keyword">auto</span> ShiftAmt = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, Shift);</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;      AndMaskSrc = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a03752c43b6a65fb98c54b17c1510660d">buildLShr</a>(S32, LiveIn, ShiftAmt).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0);</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;    }</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a33eb6083767372c564ea4bcf6c06eaf1">buildAnd</a>(DstReg, AndMaskSrc, B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, Mask &gt;&gt; Shift));</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;  } <span class="keywordflow">else</span></div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(DstReg, LiveIn);</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;  <span class="comment">// Insert the argument copy if it doens&#39;t already exist.</span></div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;  <span class="comment">// FIXME: It seems EmitLiveInCopies isn&#39;t called anywhere?</span></div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;  <span class="keywordflow">if</span> (!MRI.getVRegDef(LiveIn)) {</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;    <span class="comment">// FIXME: Should have scoped insert pt</span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;OrigInsBB = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a448a4aa9f90dbde0f77fae45b1625d88">getMBB</a>();</div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;    <span class="keyword">auto</span> OrigInsPt = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a430daa77692b7b25f93a72d83e51964f">getInsertPt</a>();</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;EntryMBB = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>().<a class="code" href="classllvm_1_1MachineFunction.html#ab1063ce5e180c89490fae50511a46a29">front</a>();</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;    EntryMBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">addLiveIn</a>(Arg-&gt;<a class="code" href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">getRegister</a>());</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a70acffa11485708727d21380f7b784d0">setInsertPt</a>(EntryMBB, EntryMBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>());</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">buildCopy</a>(LiveIn, Arg-&gt;<a class="code" href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">getRegister</a>());</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a70acffa11485708727d21380f7b784d0">setInsertPt</a>(OrigInsBB, OrigInsPt);</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;  }</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;}</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;</div><div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#a59e8a7f7af57ac84f0bfa83a2e6cd4c3"> 1888</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a59e8a7f7af57ac84f0bfa83a2e6cd4c3">AMDGPULegalizerInfo::legalizePreloadedArgIntrin</a>(</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;  <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;  <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">AMDGPUFunctionArgInfo::PreloadedValue</a> ArgType)<span class="keyword"> const </span>{</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(MI);</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>().<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> *<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>;</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC;</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;  std::tie(Arg, RC) = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ab9600901ed676e0820ff5e40acf0ed17">getPreloadedValue</a>(ArgType);</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;  <span class="keywordflow">if</span> (!Arg) {</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Required arg register missing\n&quot;</span>);</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;  }</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#af37035ab1f0a4031d2f1c21fc7d21714">loadInputValue</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>)) {</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;  }</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;}</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;</div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#a4f3b6abeaf9c509c93062f2246a0f40b"> 1913</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a4f3b6abeaf9c509c93062f2246a0f40b">AMDGPULegalizerInfo::legalizeFDIV</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;                                       <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;                                       <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(MI);</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Dst = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Dst);</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> S16 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(16);</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> S64 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(64);</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#aa71647a93d5e73c28332b6e52407979c">legalizeFastUnsafeFDIV</a>(MI, MRI, B))</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;  <span class="keywordflow">if</span> (DstTy == S16)</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a6451bf061f754edbcd6043a20bfc663c">legalizeFDIV16</a>(MI, MRI, B);</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;  <span class="keywordflow">if</span> (DstTy == S32)</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a464ac3e6051fb78eb3ee985975d17cb2">legalizeFDIV32</a>(MI, MRI, B);</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;  <span class="keywordflow">if</span> (DstTy == S64)</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a30fc420ff83b1e2c4ab42e86d9071e34">legalizeFDIV64</a>(MI, MRI, B);</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;}</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;</div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#aa71647a93d5e73c28332b6e52407979c"> 1936</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#aa71647a93d5e73c28332b6e52407979c">AMDGPULegalizerInfo::legalizeFastUnsafeFDIV</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;                                                 <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;                                                 <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Res = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> LHS = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> RHS = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> Flags = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ad2f4d922d52fe33423474951f704b91b">getFlags</a>();</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;</div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> ResTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Res);</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> S64 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(64);</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>();</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;  <span class="keywordtype">bool</span> Unsafe =</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;    MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#a0544e2966374684ff74255e5a4290fa7">UnsafeFPMath</a> || MI.<a class="code" href="classllvm_1_1MachineInstr.html#a33365204be9cb132de322e3713253b57">getFlag</a>(<a class="code" href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a43892bfec2e4bb79639d4b4f1cf28ae8">MachineInstr::FmArcp</a>);</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;  <span class="keywordflow">if</span> (!MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">Options</a>.<a class="code" href="classllvm_1_1TargetOptions.html#a0544e2966374684ff74255e5a4290fa7">UnsafeFPMath</a> &amp;&amp; ResTy == S64)</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;  <span class="keywordflow">if</span> (!Unsafe &amp;&amp; ResTy == S32 &amp;&amp;</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;      MF.<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;()-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a42572e79360ea1707d24ffa4b5f9221a">getMode</a>().<a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a34a2949f2647bfedaf190d72484f21b4">FP32Denormals</a>)</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">auto</span> CLHS = <a class="code" href="namespacellvm.html#a833097a490b5f77f7596d36de7e4bec0">getConstantFPVRegVal</a>(LHS, MRI)) {</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;    <span class="comment">// 1 / x -&gt; RCP(x)</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;    <span class="keywordflow">if</span> (CLHS-&gt;isExactlyValue(1.0)) {</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;      B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acaf57b895cd34253ab64b053aa5b992b">buildIntrinsic</a>(Intrinsic::amdgcn_rcp, Res, <span class="keyword">false</span>)</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(RHS)</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a860467662b17cef898ece774ab400235">setMIFlags</a>(Flags);</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;    }</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;    <span class="comment">// -1 / x -&gt; RCP( FNEG(x) )</span></div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;    <span class="keywordflow">if</span> (CLHS-&gt;isExactlyValue(-1.0)) {</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;      <span class="keyword">auto</span> FNeg = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aed743474dee2c19ddbdc4e0691ca2f6e">buildFNeg</a>(ResTy, RHS, Flags);</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;      B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acaf57b895cd34253ab64b053aa5b992b">buildIntrinsic</a>(Intrinsic::amdgcn_rcp, Res, <span class="keyword">false</span>)</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(FNeg.getReg(0))</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;        .setMIFlags(Flags);</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;    }</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;  }</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;  <span class="comment">// x / y -&gt; x * (1.0 / y)</span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;  <span class="keywordflow">if</span> (Unsafe) {</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db">RCP</a> = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acaf57b895cd34253ab64b053aa5b992b">buildIntrinsic</a>(Intrinsic::amdgcn_rcp, {ResTy}, <span class="keyword">false</span>)</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;      .addUse(RHS)</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a860467662b17cef898ece774ab400235">setMIFlags</a>(Flags);</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebc4941c088a91b74ddd1810c6de33bd">buildFMul</a>(Res, LHS, <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db">RCP</a>, Flags);</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;  }</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;}</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;</div><div class="line"><a name="l01997"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#a6451bf061f754edbcd6043a20bfc663c"> 1997</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a6451bf061f754edbcd6043a20bfc663c">AMDGPULegalizerInfo::legalizeFDIV16</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;                                         <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;                                         <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(MI);</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Res = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> LHS = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> RHS = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> Flags = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ad2f4d922d52fe33423474951f704b91b">getFlags</a>();</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> S16 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(16);</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;  <span class="keyword">auto</span> LHSExt = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a570ed45b8dc6d8baf072e25d4ad8bb81">buildFPExt</a>(S32, LHS, Flags);</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;  <span class="keyword">auto</span> RHSExt = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a570ed45b8dc6d8baf072e25d4ad8bb81">buildFPExt</a>(S32, RHS, Flags);</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;</div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;  <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db">RCP</a> = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acaf57b895cd34253ab64b053aa5b992b">buildIntrinsic</a>(Intrinsic::amdgcn_rcp, {S32}, <span class="keyword">false</span>)</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;    .addUse(RHSExt.getReg(0))</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;    .setMIFlags(Flags);</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;  <span class="keyword">auto</span> QUOT = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebc4941c088a91b74ddd1810c6de33bd">buildFMul</a>(S32, LHSExt, <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db">RCP</a>, Flags);</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;  <span class="keyword">auto</span> RDst = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#adea7967a3a63dc10c5626f38dbc68ec9">buildFPTrunc</a>(S16, QUOT, Flags);</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acaf57b895cd34253ab64b053aa5b992b">buildIntrinsic</a>(Intrinsic::amdgcn_div_fixup, Res, <span class="keyword">false</span>)</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(RDst.getReg(0))</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;    .addUse(RHS)</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(LHS)</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a860467662b17cef898ece774ab400235">setMIFlags</a>(Flags);</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;}</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;<span class="comment">// Enable or disable FP32 denorm mode. When &#39;Enable&#39; is true, emit instructions</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="comment">// to enable denorm mode. When &#39;Enable&#39; is false, disable denorm mode.</span></div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="AMDGPULegalizerInfo_8cpp.html#a2260e90dbd0d262a9e7cdfc621342e99"> 2032</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a2260e90dbd0d262a9e7cdfc621342e99">toggleSPDenormMode</a>(<span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#af69c47ced839e86a65b94b0a33ee5c2aa2faec1f9f8cc7f8f40d521c4dd574f49">Enable</a>,</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;                               <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST,</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;                               AMDGPU::SIModeRegisterDefaults <a class="code" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a>) {</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;  <span class="comment">// Set SP denorm mode to this value.</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;  <span class="keywordtype">unsigned</span> SPDenormMode =</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;    Enable ? <a class="code" href="SIDefines_8h.html#a794476833214d5191d905cb35da453a8">FP_DENORM_FLUSH_NONE</a> : <a class="code" href="SIDefines_8h.html#a97400ab52a53a0ee0adbaff0ae0f63e5">FP_DENORM_FLUSH_IN_FLUSH_OUT</a>;</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;  <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a2c8b088118866709d3b6f35349b59b12">hasDenormModeInst</a>()) {</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;    <span class="comment">// Preserve default FP64FP16 denorm mode while updating FP32 mode.</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;    <span class="keywordtype">unsigned</span> DPDenormModeDefault = Mode.FP64FP16Denormals</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;                                   ? <a class="code" href="SIDefines_8h.html#a794476833214d5191d905cb35da453a8">FP_DENORM_FLUSH_NONE</a></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;                                   : <a class="code" href="SIDefines_8h.html#a97400ab52a53a0ee0adbaff0ae0f63e5">FP_DENORM_FLUSH_IN_FLUSH_OUT</a>;</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;    <span class="keywordtype">unsigned</span> NewDenormModeValue = SPDenormMode | (DPDenormModeDefault &lt;&lt; 2);</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AMDGPU::S_DENORM_MODE)</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(NewDenormModeValue);</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;    <span class="comment">// Select FP32 bit field in mode register.</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;    <span class="keywordtype">unsigned</span> SPDenormModeBitField = <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8aebfc48ed48afe18e84417d0de513b6bb">AMDGPU::Hwreg::ID_MODE</a> |</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;                                    (4 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1">AMDGPU::Hwreg::OFFSET_SHIFT_</a>) |</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;                                    (1 &lt;&lt; <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb">AMDGPU::Hwreg::WIDTH_M1_SHIFT_</a>);</div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AMDGPU::S_SETREG_IMM32_B32)</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(SPDenormMode)</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(SPDenormModeBitField);</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;  }</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;}</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;</div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#a464ac3e6051fb78eb3ee985975d17cb2"> 2062</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a464ac3e6051fb78eb3ee985975d17cb2">AMDGPULegalizerInfo::legalizeFDIV32</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;                                         <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;                                         <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(MI);</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Res = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> LHS = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> RHS = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>().<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;  <a class="code" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">AMDGPU::SIModeRegisterDefaults</a> <a class="code" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a> = MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a42572e79360ea1707d24ffa4b5f9221a">getMode</a>();</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> Flags = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ad2f4d922d52fe33423474951f704b91b">getFlags</a>();</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> S1 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1);</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;  <span class="keyword">auto</span> One = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a81a7959d3e7f624343ecdf6905e251dd">buildFConstant</a>(S32, 1.0f);</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;  <span class="keyword">auto</span> DenominatorScaled =</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acaf57b895cd34253ab64b053aa5b992b">buildIntrinsic</a>(Intrinsic::amdgcn_div_scale, {S32, S1}, <span class="keyword">false</span>)</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;      .addUse(RHS)</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(LHS)</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(1)</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a860467662b17cef898ece774ab400235">setMIFlags</a>(Flags);</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;  <span class="keyword">auto</span> NumeratorScaled =</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acaf57b895cd34253ab64b053aa5b992b">buildIntrinsic</a>(Intrinsic::amdgcn_div_scale, {S32, S1}, <span class="keyword">false</span>)</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;      .addUse(LHS)</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(RHS)</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a860467662b17cef898ece774ab400235">setMIFlags</a>(Flags);</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;  <span class="keyword">auto</span> ApproxRcp = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acaf57b895cd34253ab64b053aa5b992b">buildIntrinsic</a>(Intrinsic::amdgcn_rcp, {S32}, <span class="keyword">false</span>)</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;    .addUse(DenominatorScaled.getReg(0))</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;    .setMIFlags(Flags);</div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;  <span class="keyword">auto</span> NegDivScale0 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aed743474dee2c19ddbdc4e0691ca2f6e">buildFNeg</a>(S32, DenominatorScaled, Flags);</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;  <span class="comment">// FIXME: Doesn&#39;t correctly model the FP mode switch, and the FP operations</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;  <span class="comment">// aren&#39;t modeled as reading it.</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;  <span class="keywordflow">if</span> (!Mode.FP32Denormals)</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;    <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a2260e90dbd0d262a9e7cdfc621342e99">toggleSPDenormMode</a>(<span class="keyword">true</span>, B, ST, Mode);</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;  <span class="keyword">auto</span> Fma0 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a83e3a0d4a171aa0c430c5bf94fdeba0f">buildFMA</a>(S32, NegDivScale0, ApproxRcp, One, Flags);</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;  <span class="keyword">auto</span> Fma1 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a83e3a0d4a171aa0c430c5bf94fdeba0f">buildFMA</a>(S32, Fma0, ApproxRcp, ApproxRcp, Flags);</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;  <span class="keyword">auto</span> Mul = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebc4941c088a91b74ddd1810c6de33bd">buildFMul</a>(S32, NumeratorScaled, Fma1, Flags);</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;  <span class="keyword">auto</span> Fma2 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a83e3a0d4a171aa0c430c5bf94fdeba0f">buildFMA</a>(S32, NegDivScale0, Mul, NumeratorScaled, Flags);</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;  <span class="keyword">auto</span> Fma3 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a83e3a0d4a171aa0c430c5bf94fdeba0f">buildFMA</a>(S32, Fma2, Fma1, Mul, Flags);</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;  <span class="keyword">auto</span> Fma4 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a83e3a0d4a171aa0c430c5bf94fdeba0f">buildFMA</a>(S32, NegDivScale0, Fma3, NumeratorScaled, Flags);</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;  <span class="keywordflow">if</span> (!Mode.FP32Denormals)</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;    <a class="code" href="AMDGPULegalizerInfo_8cpp.html#a2260e90dbd0d262a9e7cdfc621342e99">toggleSPDenormMode</a>(<span class="keyword">false</span>, B, ST, Mode);</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;  <span class="keyword">auto</span> Fmas = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acaf57b895cd34253ab64b053aa5b992b">buildIntrinsic</a>(Intrinsic::amdgcn_div_fmas, {S32}, <span class="keyword">false</span>)</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;    .addUse(Fma4.getReg(0))</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;    .addUse(Fma1.getReg(0))</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;    .addUse(Fma3.getReg(0))</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;    .addUse(NumeratorScaled.getReg(1))</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;    .setMIFlags(Flags);</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acaf57b895cd34253ab64b053aa5b992b">buildIntrinsic</a>(Intrinsic::amdgcn_div_fixup, Res, <span class="keyword">false</span>)</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(Fmas.getReg(0))</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;    .addUse(RHS)</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(LHS)</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a860467662b17cef898ece774ab400235">setMIFlags</a>(Flags);</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;}</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;</div><div class="line"><a name="l02129"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#a30fc420ff83b1e2c4ab42e86d9071e34"> 2129</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a30fc420ff83b1e2c4ab42e86d9071e34">AMDGPULegalizerInfo::legalizeFDIV64</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;                                         <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;                                         <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(MI);</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Res = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> LHS = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> RHS = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> Flags = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ad2f4d922d52fe33423474951f704b91b">getFlags</a>();</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> S64 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(64);</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> S1 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1);</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;  <span class="keyword">auto</span> One = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a81a7959d3e7f624343ecdf6905e251dd">buildFConstant</a>(S64, 1.0);</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;  <span class="keyword">auto</span> DivScale0 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acaf57b895cd34253ab64b053aa5b992b">buildIntrinsic</a>(Intrinsic::amdgcn_div_scale, {S64, S1}, <span class="keyword">false</span>)</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;    .addUse(LHS)</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(RHS)</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(1)</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a860467662b17cef898ece774ab400235">setMIFlags</a>(Flags);</div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;  <span class="keyword">auto</span> NegDivScale0 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aed743474dee2c19ddbdc4e0691ca2f6e">buildFNeg</a>(S64, DivScale0.getReg(0), Flags);</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;  <span class="keyword">auto</span> Rcp = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acaf57b895cd34253ab64b053aa5b992b">buildIntrinsic</a>(Intrinsic::amdgcn_rcp, {S64}, <span class="keyword">false</span>)</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;    .addUse(DivScale0.getReg(0))</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;    .setMIFlags(Flags);</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;  <span class="keyword">auto</span> Fma0 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a83e3a0d4a171aa0c430c5bf94fdeba0f">buildFMA</a>(S64, NegDivScale0, Rcp, One, Flags);</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;  <span class="keyword">auto</span> Fma1 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a83e3a0d4a171aa0c430c5bf94fdeba0f">buildFMA</a>(S64, Rcp, Fma0, Rcp, Flags);</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;  <span class="keyword">auto</span> Fma2 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a83e3a0d4a171aa0c430c5bf94fdeba0f">buildFMA</a>(S64, NegDivScale0, Fma1, One, Flags);</div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;  <span class="keyword">auto</span> DivScale1 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acaf57b895cd34253ab64b053aa5b992b">buildIntrinsic</a>(Intrinsic::amdgcn_div_scale, {S64, S1}, <span class="keyword">false</span>)</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;    .addUse(LHS)</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(RHS)</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a860467662b17cef898ece774ab400235">setMIFlags</a>(Flags);</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;  <span class="keyword">auto</span> Fma3 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a83e3a0d4a171aa0c430c5bf94fdeba0f">buildFMA</a>(S64, Fma1, Fma2, Fma1, Flags);</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;  <span class="keyword">auto</span> Mul = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#afe01ff5021b27de46ea7d862ac81dde6">buildMul</a>(S64, DivScale1.getReg(0), Fma3, Flags);</div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;  <span class="keyword">auto</span> Fma4 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a83e3a0d4a171aa0c430c5bf94fdeba0f">buildFMA</a>(S64, NegDivScale0, Mul, DivScale1.getReg(0), Flags);</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Scale;</div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;  <span class="keywordflow">if</span> (!ST.hasUsableDivScaleConditionOutput()) {</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;    <span class="comment">// Workaround a hardware bug on SI where the condition output from div_scale</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;    <span class="comment">// is not usable.</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;    Scale = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(S1);</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;    <span class="keyword">auto</span> NumUnmerge = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a1e9e055fc19307bc3c7c1be6ccd36812">buildUnmerge</a>(S32, LHS);</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;    <span class="keyword">auto</span> DenUnmerge = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a1e9e055fc19307bc3c7c1be6ccd36812">buildUnmerge</a>(S32, RHS);</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;    <span class="keyword">auto</span> Scale0Unmerge = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a1e9e055fc19307bc3c7c1be6ccd36812">buildUnmerge</a>(S32, DivScale0);</div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;    <span class="keyword">auto</span> Scale1Unmerge = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a1e9e055fc19307bc3c7c1be6ccd36812">buildUnmerge</a>(S32, DivScale1);</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;    <span class="keyword">auto</span> CmpNum = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a34554bbf9cf7577f166fb01533dcd775">buildICmp</a>(<a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05aa719225e2de4059f93fd3209e1f48218">ICmpInst::ICMP_EQ</a>, S1, NumUnmerge.getReg(1),</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;                              Scale1Unmerge.getReg(1));</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;    <span class="keyword">auto</span> CmpDen = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a34554bbf9cf7577f166fb01533dcd775">buildICmp</a>(<a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05aa719225e2de4059f93fd3209e1f48218">ICmpInst::ICMP_EQ</a>, S1, DenUnmerge.getReg(1),</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;                              Scale0Unmerge.getReg(1));</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af474773f09e4dbbc430d8d8df632e9fb">buildXor</a>(Scale, CmpNum, CmpDen);</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;    Scale = DivScale1.getReg(1);</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;  }</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;  <span class="keyword">auto</span> Fmas = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acaf57b895cd34253ab64b053aa5b992b">buildIntrinsic</a>(Intrinsic::amdgcn_div_fmas, {S64}, <span class="keyword">false</span>)</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;    .addUse(Fma4.getReg(0))</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;    .addUse(Fma3.getReg(0))</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;    .addUse(Mul.getReg(0))</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;    .addUse(Scale)</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a860467662b17cef898ece774ab400235">setMIFlags</a>(Flags);</div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;</div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acaf57b895cd34253ab64b053aa5b992b">buildIntrinsic</a>(Intrinsic::amdgcn_div_fixup, <a class="code" href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">makeArrayRef</a>(Res), <span class="keyword">false</span>)</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(Fmas.getReg(0))</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;    .addUse(RHS)</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(LHS)</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;    .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a860467662b17cef898ece774ab400235">setMIFlags</a>(Flags);</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;}</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;</div><div class="line"><a name="l02210"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#a6f737d47e92bb08927c272b12fba32d8"> 2210</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a6f737d47e92bb08927c272b12fba32d8">AMDGPULegalizerInfo::legalizeFDIVFastIntrin</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;                                                 <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;                                                 <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(MI);</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> Res = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> LHS = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> RHS = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;  <a class="code" href="classuint16__t.html">uint16_t</a> Flags = MI.<a class="code" href="classllvm_1_1MachineInstr.html#ad2f4d922d52fe33423474951f704b91b">getFlags</a>();</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> S1 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(1);</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;  <span class="keyword">auto</span> Abs = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aa380c23defc3d27e5d444e16e546c75a">buildFAbs</a>(S32, RHS, Flags);</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> C0Val(1.0f);</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;  <span class="keyword">auto</span> C0 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, 0x6f800000);</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;  <span class="keyword">auto</span> C1 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, 0x2f800000);</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;  <span class="keyword">auto</span> C2 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(S32, <a class="code" href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">FloatToBits</a>(1.0f));</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;  <span class="keyword">auto</span> CmpRes = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ad59e8e9f44e03e377ead13deda068d0e">buildFCmp</a>(<a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a4c399f525bbcf03d72af4b303e6eeca8">CmpInst::FCMP_OGT</a>, S1, Abs, C0, Flags);</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;  <span class="keyword">auto</span> Sel = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a1282bf3c5b6c6f3f1cc765a2dd7c11a3">buildSelect</a>(S32, CmpRes, C1, C2, Flags);</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;  <span class="keyword">auto</span> Mul0 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebc4941c088a91b74ddd1810c6de33bd">buildFMul</a>(S32, RHS, Sel, Flags);</div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;  <span class="keyword">auto</span> <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db">RCP</a> = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acaf57b895cd34253ab64b053aa5b992b">buildIntrinsic</a>(Intrinsic::amdgcn_rcp, {S32}, <span class="keyword">false</span>)</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;    .addUse(Mul0.getReg(0))</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;    .setMIFlags(Flags);</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;  <span class="keyword">auto</span> Mul1 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebc4941c088a91b74ddd1810c6de33bd">buildFMul</a>(S32, LHS, <a class="code" href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db">RCP</a>, Flags);</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebc4941c088a91b74ddd1810c6de33bd">buildFMul</a>(Res, Sel, Mul1, Flags);</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;}</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;</div><div class="line"><a name="l02246"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#a8bc1455f0ec29a33f76adecf8e668af8"> 2246</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a8bc1455f0ec29a33f76adecf8e668af8">AMDGPULegalizerInfo::legalizeImplicitArgPtr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;                                                 <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;                                                 <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> *MFI = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>().<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;  <span class="keywordflow">if</span> (!MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>()) {</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a59e8a7f7af57ac84f0bfa83a2e6cd4c3">legalizePreloadedArgIntrin</a>(MI, MRI, B,</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;                                      <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba42b0ab73a3671c39fa2798ffe9e80747">AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR</a>);</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;  }</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(MI);</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;  uint64_t <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> =</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;    ST.getTargetLowering()-&gt;getImplicitParameterOffset(</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;      B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">getMF</a>(), <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821a3b608a404034c22b030fca524632ebb0">AMDGPUTargetLowering::FIRST_IMPLICIT</a>);</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstReg);</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> IdxTy = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>());</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> *<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>;</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC;</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;  std::tie(Arg, RC)</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;    = MFI-&gt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ab9600901ed676e0820ff5e40acf0ed17">getPreloadedValue</a>(<a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baf32f3fd30ae548866dc7e45092dd90b9">AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR</a>);</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;  <span class="keywordflow">if</span> (!Arg)</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> KernargPtrReg = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(DstTy);</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#af37035ab1f0a4031d2f1c21fc7d21714">loadInputValue</a>(KernargPtrReg, B, Arg))</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;</div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a82dbc99941b4cb96955d0e550dfb19f5">buildPtrAdd</a>(DstReg, KernargPtrReg, B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(IdxTy, Offset).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0));</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;}</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;</div><div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#a1a1ef8cdc87d83bb4e114e897e86d58c"> 2280</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a1a1ef8cdc87d83bb4e114e897e86d58c">AMDGPULegalizerInfo::legalizeIsAddrSpace</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;                                              <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;                                              <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;                                              <span class="keywordtype">unsigned</span> AddrSpace)<span class="keyword"> const </span>{</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(MI);</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> ApertureReg = <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a2fd97f50411bc650c7f9f6e3118147f4">getSegmentAperture</a>(AddrSpace, MRI, B);</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;  <span class="keyword">auto</span> Hi32 = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a2f52fec4aa17c3066db14a8d4717469d">buildExtract</a>(<a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32), MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), 32);</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a34554bbf9cf7577f166fb01533dcd775">buildICmp</a>(<a class="code" href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05aa719225e2de4059f93fd3209e1f48218">ICmpInst::ICMP_EQ</a>, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0), Hi32, ApertureReg);</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;}</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="comment">/// Handle register layout difference for f16 images for some subtargets.</span></div><div class="line"><a name="l02293"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#a4d70ea4dd7894d2a932fc242b4acd8cc"> 2293</a></span>&#160;<span class="comment"></span><a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a4d70ea4dd7894d2a932fc242b4acd8cc">AMDGPULegalizerInfo::handleD16VData</a>(<a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;                                             <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;                                             <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;  <span class="keywordflow">if</span> (!ST.hasUnpackedD16VMem())</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;    <span class="keywordflow">return</span> Reg;</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S16 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(16);</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> StoreVT = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Reg);</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(StoreVT.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; StoreVT.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>() == S16);</div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;</div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;  <span class="keyword">auto</span> Unmerge = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a1e9e055fc19307bc3c7c1be6ccd36812">buildUnmerge</a>(S16, Reg);</div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;Register, 4&gt;</a> WideRegs;</div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = Unmerge-&gt;getNumOperands() - 1; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;    WideRegs.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acac15566596b1d588d87450ab77bf0d7">buildAnyExt</a>(S32, Unmerge.getReg(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)).<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>(0));</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;  <span class="keywordtype">int</span> NumElts = StoreVT.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>();</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;  <span class="keywordflow">return</span> B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#a60609bd46d38414e2c9e2334f9740727">buildBuildVector</a>(<a class="code" href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">LLT::vector</a>(NumElts, S32), WideRegs).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0);</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;}</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;</div><div class="line"><a name="l02315"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#afbaaba2b6c6ba0be4a611f40fc37bfa7"> 2315</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#afbaaba2b6c6ba0be4a611f40fc37bfa7">AMDGPULegalizerInfo::legalizeRawBufferStore</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;                                                 <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;                                                 <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;                                                 <span class="keywordtype">bool</span> IsFormat)<span class="keyword"> const </span>{</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;  <span class="comment">// TODO: Reject f16 format on targets where unsupported.</span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> VData = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(VData);</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;</div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;  B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(MI);</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S32 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32);</div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> S16 = <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(16);</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;</div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;  <span class="comment">// Fixup illegal register types for i8 stores.</span></div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;  <span class="keywordflow">if</span> (Ty == <a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(8) || Ty == S16) {</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> AnyExt = B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#acac15566596b1d588d87450ab77bf0d7">buildAnyExt</a>(<a class="code" href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">LLT::scalar</a>(32), VData).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">getReg</a>(0);</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(AnyExt);</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;  }</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;  <span class="keywordflow">if</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>()) {</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;    <span class="keywordflow">if</span> (Ty.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>() == S16 &amp;&amp; Ty.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() &lt;= 4) {</div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;      <span class="keywordflow">if</span> (IsFormat)</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;        MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(<a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a4d70ea4dd7894d2a932fc242b4acd8cc">handleD16VData</a>(B, MRI, VData));</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;    }</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;</div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;    <span class="keywordflow">return</span> Ty.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>() == S32 &amp;&amp; Ty.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() &lt;= 4;</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;  }</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;  <span class="keywordflow">return</span> Ty == S32;</div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;}</div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;</div><div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPULegalizerInfo.html#aaace8042504087b6eb18da4eb3fa7a07"> 2348</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#aaace8042504087b6eb18da4eb3fa7a07">AMDGPULegalizerInfo::legalizeIntrinsic</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;                                            <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;                                            <a class="code" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;  <span class="comment">// Replace the use G_BRCOND with the exec manipulate and branch pseudos.</span></div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;  <span class="keyword">auto</span> IntrID = MI.<a class="code" href="classllvm_1_1MachineInstr.html#aef3211d508bc541186b4e51a07ee3631">getIntrinsicID</a>();</div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;  <span class="keywordflow">switch</span> (IntrID) {</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_if:</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_else: {</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Br = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *BrCond = <a class="code" href="AMDGPULegalizerInfo_8cpp.html#acd33d991ea6e1cc37f28893d9c5f5e8d">verifyCFIntrinsic</a>(MI, MRI, Br)) {</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;        = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<span class="keyword">&gt;</span>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>());</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;      B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(*BrCond);</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1Use.html">Use</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;</div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;      <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BrTarget = BrCond-&gt;getOperand(1).getMBB();</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;      <span class="keywordflow">if</span> (Br)</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;        BrTarget = Br-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;      <span class="keywordflow">if</span> (IntrID == Intrinsic::amdgcn_if) {</div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;        B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AMDGPU::SI_IF)</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(Def)</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(Use)</div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(BrTarget);</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;        B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AMDGPU::SI_ELSE)</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">addDef</a>(Def)</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(Use)</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(BrTarget)</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;          .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);</div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;      }</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;      <span class="keywordflow">if</span> (Br)</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;        Br-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a98e9c9e8ef7cbb6c4aa89a38f21decfa">setMBB</a>(BrCond-&gt;getOperand(1).getMBB());</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(Def, TRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#abd1b045c48536729160cbfc075852f4c">getWaveMaskRegClass</a>());</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(Use, TRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#abd1b045c48536729160cbfc075852f4c">getWaveMaskRegClass</a>());</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;      BrCond-&gt;eraseFromParent();</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;    }</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;</div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;  }</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_loop: {</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *Br = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *BrCond = <a class="code" href="AMDGPULegalizerInfo_8cpp.html#acd33d991ea6e1cc37f28893d9c5f5e8d">verifyCFIntrinsic</a>(MI, MRI, Br)) {</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;        = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<span class="keyword">&gt;</span>(MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>());</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;      B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(*BrCond);</div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;</div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;      <span class="comment">// FIXME: Need to adjust branch targets based on unconditional branch.</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;      B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">buildInstr</a>(AMDGPU::SI_LOOP)</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">addUse</a>(Reg)</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;        .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(BrCond-&gt;getOperand(1).getMBB());</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;      MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;      BrCond-&gt;eraseFromParent();</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;      MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a>(Reg, TRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#abd1b045c48536729160cbfc075852f4c">getWaveMaskRegClass</a>());</div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;    }</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;</div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;  }</div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_kernarg_segment_ptr:</div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a59e8a7f7af57ac84f0bfa83a2e6cd4c3">legalizePreloadedArgIntrin</a>(</div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;      MI, MRI, B, <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baf32f3fd30ae548866dc7e45092dd90b9">AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR</a>);</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_implicitarg_ptr:</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a8bc1455f0ec29a33f76adecf8e668af8">legalizeImplicitArgPtr</a>(MI, MRI, B);</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_workitem_id_x:</div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a59e8a7f7af57ac84f0bfa83a2e6cd4c3">legalizePreloadedArgIntrin</a>(MI, MRI, B,</div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;                                      <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baed4ee8d30a77bb954964f9910e8cdcb6">AMDGPUFunctionArgInfo::WORKITEM_ID_X</a>);</div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_workitem_id_y:</div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a59e8a7f7af57ac84f0bfa83a2e6cd4c3">legalizePreloadedArgIntrin</a>(MI, MRI, B,</div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;                                      <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba99b2fc1acb49563d2e3ad89278385103">AMDGPUFunctionArgInfo::WORKITEM_ID_Y</a>);</div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_workitem_id_z:</div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a59e8a7f7af57ac84f0bfa83a2e6cd4c3">legalizePreloadedArgIntrin</a>(MI, MRI, B,</div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;                                      <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baeefc8c0370c3704fada7f546da0b6086">AMDGPUFunctionArgInfo::WORKITEM_ID_Z</a>);</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_workgroup_id_x:</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a59e8a7f7af57ac84f0bfa83a2e6cd4c3">legalizePreloadedArgIntrin</a>(MI, MRI, B,</div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;                                      <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bac8cd3961f0697f74c890c302ff8cd370">AMDGPUFunctionArgInfo::WORKGROUP_ID_X</a>);</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_workgroup_id_y:</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a59e8a7f7af57ac84f0bfa83a2e6cd4c3">legalizePreloadedArgIntrin</a>(MI, MRI, B,</div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;                                      <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba9df85a25300bb504ac893643b387629b">AMDGPUFunctionArgInfo::WORKGROUP_ID_Y</a>);</div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_workgroup_id_z:</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a59e8a7f7af57ac84f0bfa83a2e6cd4c3">legalizePreloadedArgIntrin</a>(MI, MRI, B,</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;                                      <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baf438f1c55b41dc280fcc1d3455a5c741">AMDGPUFunctionArgInfo::WORKGROUP_ID_Z</a>);</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_dispatch_ptr:</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a59e8a7f7af57ac84f0bfa83a2e6cd4c3">legalizePreloadedArgIntrin</a>(MI, MRI, B,</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;                                      <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bac637a232c5c5f79fa806ae4958a1ff2a">AMDGPUFunctionArgInfo::DISPATCH_PTR</a>);</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_queue_ptr:</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a59e8a7f7af57ac84f0bfa83a2e6cd4c3">legalizePreloadedArgIntrin</a>(MI, MRI, B,</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;                                      <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba32b5333e2f708d7eeb05c12e415b8fd4">AMDGPUFunctionArgInfo::QUEUE_PTR</a>);</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_implicit_buffer_ptr:</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a59e8a7f7af57ac84f0bfa83a2e6cd4c3">legalizePreloadedArgIntrin</a>(</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;      MI, MRI, B, <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bacc30be6da6e4621e76201b6ee1b7d2ac">AMDGPUFunctionArgInfo::IMPLICIT_BUFFER_PTR</a>);</div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_dispatch_id:</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a59e8a7f7af57ac84f0bfa83a2e6cd4c3">legalizePreloadedArgIntrin</a>(MI, MRI, B,</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;                                      <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bab51517a3febb0cdc35645334784ff805">AMDGPUFunctionArgInfo::DISPATCH_ID</a>);</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_fdiv_fast:</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a6f737d47e92bb08927c272b12fba32d8">legalizeFDIVFastIntrin</a>(MI, MRI, B);</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_is_shared:</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a1a1ef8cdc87d83bb4e114e897e86d58c">legalizeIsAddrSpace</a>(MI, MRI, B, <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a>);</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_is_private:</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#a1a1ef8cdc87d83bb4e114e897e86d58c">legalizeIsAddrSpace</a>(MI, MRI, B, <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a>);</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_wavefrontsize: {</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">setInstr</a>(MI);</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;    B.<a class="code" href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">buildConstant</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0), ST.getWavefrontSize());</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;  }</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_store:</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#afbaaba2b6c6ba0be4a611f40fc37bfa7">legalizeRawBufferStore</a>(MI, MRI, B, <span class="keyword">false</span>);</div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;  <span class="keywordflow">case</span> Intrinsic::amdgcn_raw_buffer_store_format:</div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPULegalizerInfo.html#afbaaba2b6c6ba0be4a611f40fc37bfa7">legalizeRawBufferStore</a>(MI, MRI, B, <span class="keyword">true</span>);</div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;  }</div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;</div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;}</div><div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a7a959656e31b78bcf94a20794b1a7aaa"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a7a959656e31b78bcf94a20794b1a7aaa">llvm::MachineInstrBuilder::setMemRefs</a></div><div class="ttdeci">const MachineInstrBuilder &amp; setMemRefs(ArrayRef&lt; MachineMemOperand *&gt; MMOs) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00199">MachineInstrBuilder.h:199</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_af751c28a69e1d07e19dad11e4e26a70d"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#af751c28a69e1d07e19dad11e4e26a70d">llvm::MachineIRBuilder::buildConstant</a></div><div class="ttdeci">virtual MachineInstrBuilder buildConstant(const DstOp &amp;Res, const ConstantInt &amp;Val)</div><div class="ttdoc">Build and insert Res = G_CONSTANT Val. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00278">MachineIRBuilder.cpp:278</a></div></div>
<div class="ttc" id="namespacellvm_html_a058782b98991f0719657d9008d3df41b"><div class="ttname"><a href="namespacellvm.html#a058782b98991f0719657d9008d3df41b">llvm::Log2_32_Ceil</a></div><div class="ttdeci">unsigned Log2_32_Ceil(uint32_t Value)</div><div class="ttdoc">Return the ceil log base 2 of the specified value, 32 if the value is zero. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00598">MathExtras.h:598</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_af37035ab1f0a4031d2f1c21fc7d21714"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#af37035ab1f0a4031d2f1c21fc7d21714">llvm::AMDGPULegalizerInfo::loadInputValue</a></div><div class="ttdeci">bool loadInputValue(Register DstReg, MachineIRBuilder &amp;B, const ArgDescriptor *Arg) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01841">AMDGPULegalizerInfo.cpp:1841</a></div></div>
<div class="ttc" id="structllvm_1_1ArgDescriptor_html_a852ac735626227d15a4ecd9d81131c8d"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html#a852ac735626227d15a4ecd9d81131c8d">llvm::ArgDescriptor::getRegister</a></div><div class="ttdeci">Register getRegister() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00071">AMDGPUArgumentUsageInfo.h:71</a></div></div>
<div class="ttc" id="structllvm_1_1ArgDescriptor_html_aca6660bcd84fca6d680694ff0c78893d"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html#aca6660bcd84fca6d680694ff0c78893d">llvm::ArgDescriptor::getMask</a></div><div class="ttdeci">unsigned getMask() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00081">AMDGPUArgumentUsageInfo.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a88e01d7fa3f418c441946a2200eb12c0"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a88e01d7fa3f418c441946a2200eb12c0">llvm::SITargetLowering::shouldEmitFixup</a></div><div class="ttdeci">bool shouldEmitFixup(const GlobalValue *GV) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l04432">SIISelLowering.cpp:4432</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_ad0fd2b50be800faedc8a0c0bbd708db7"><div class="ttname"><a href="classllvm_1_1LLT.html#ad0fd2b50be800faedc8a0c0bbd708db7">llvm::LLT::pointer</a></div><div class="ttdeci">static LLT pointer(unsigned AddressSpace, unsigned SizeInBits)</div><div class="ttdoc">Get a low-level pointer in the given address space. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00049">LowLevelTypeImpl.h:49</a></div></div>
<div class="ttc" id="DiagnosticInfo_8h_html"><div class="ttname"><a href="DiagnosticInfo_8h.html">DiagnosticInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_aa117bc07d9ae90d99d7786e14a54fd9e"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#aa117bc07d9ae90d99d7786e14a54fd9e">llvm::AMDGPUMachineFunction::allocateLDSGlobal</a></div><div class="ttdeci">unsigned allocateLDSGlobal(const DataLayout &amp;DL, const GlobalValue &amp;GV)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8cpp_source.html#l00045">AMDGPUMachineFunction.cpp:45</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a18ef501217029506f0ed9027ff266480"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a18ef501217029506f0ed9027ff266480">llvm::GCNSubtarget::hasApertureRegs</a></div><div class="ttdeci">bool hasApertureRegs() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00687">AMDGPUSubtarget.h:687</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a1e9e055fc19307bc3c7c1be6ccd36812"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a1e9e055fc19307bc3c7c1be6ccd36812">llvm::MachineIRBuilder::buildUnmerge</a></div><div class="ttdeci">MachineInstrBuilder buildUnmerge(ArrayRef&lt; LLT &gt; Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res0, ... </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00582">MachineIRBuilder.cpp:582</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_aabb66ae6636b6dbd45c1b66dd9353821a3b608a404034c22b030fca524632ebb0"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821a3b608a404034c22b030fca524632ebb0">llvm::AMDGPUTargetLowering::FIRST_IMPLICIT</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00314">AMDGPUISelLowering.h:314</a></div></div>
<div class="ttc" id="classllvm_1_1DiagnosticInfoUnsupported_html"><div class="ttname"><a href="classllvm_1_1DiagnosticInfoUnsupported.html">llvm::DiagnosticInfoUnsupported</a></div><div class="ttdoc">Diagnostic information for unsupported feature in backend. </div><div class="ttdef"><b>Definition:</b> <a href="DiagnosticInfo_8h_source.html#l00980">DiagnosticInfo.h:980</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetMachine_html"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetMachine.html">llvm::AMDGPUTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8h_source.html#l00032">AMDGPUTargetMachine.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_af474773f09e4dbbc430d8d8df632e9fb"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#af474773f09e4dbbc430d8d8df632e9fb">llvm::MachineIRBuilder::buildXor</a></div><div class="ttdeci">MachineInstrBuilder buildXor(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1)</div><div class="ttdoc">Build and insert Res = G_XOR Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01333">MachineIRBuilder.h:1333</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9b48cb80ee1534c2b51d789b673137c1"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">llvm::MachineOperand::getMBB</a></div><div class="ttdeci">MachineBasicBlock * getMBB() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00550">MachineOperand.h:550</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetLowering_html_adb312b79379a52ff3354d2c0557cd8cc"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#adb312b79379a52ff3354d2c0557cd8cc">llvm::AMDGPUTargetLowering::hasDefinedInitializer</a></div><div class="ttdeci">static bool hasDefinedInitializer(const GlobalValue *GV)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8cpp_source.html#l01180">AMDGPUISelLowering.cpp:1180</a></div></div>
<div class="ttc" id="SIWholeQuadMode_8cpp_html_a0c198437833c48138f49e3589bd08773"><div class="ttname"><a href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a></div><div class="ttdeci">SI Whole Quad Mode</div><div class="ttdef"><b>Definition:</b> <a href="SIWholeQuadMode_8cpp_source.html#l00220">SIWholeQuadMode.cpp:220</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98b"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">llvm::AMDGPUFunctionArgInfo::PreloadedValue</a></div><div class="ttdeci">PreloadedValue</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00098">AMDGPUArgumentUsageInfo.h:98</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a43996e007e5f64c065eb4dfd453d2a2d"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a43996e007e5f64c065eb4dfd453d2a2d">llvm::MachineIRBuilder::buildInsert</a></div><div class="ttdeci">MachineInstrBuilder buildInsert(Register Res, Register Src, Register Op, unsigned Index)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00645">MachineIRBuilder.cpp:645</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aafacf84de1cb994a92dc045f4aa1d518a43892bfec2e4bb79639d4b4f1cf28ae8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aafacf84de1cb994a92dc045f4aa1d518a43892bfec2e4bb79639d4b4f1cf28ae8">llvm::MachineInstr::FmArcp</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00093">MachineInstr.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_ae468aab9eee24365f029a78836e6435d"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#ae468aab9eee24365f029a78836e6435d">llvm::AMDGPULegalizerInfo::legalizeFceil</a></div><div class="ttdeci">bool legalizeFceil(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01383">AMDGPULegalizerInfo.cpp:1383</a></div></div>
<div class="ttc" id="DerivedTypes_8h_html"><div class="ttname"><a href="DerivedTypes_8h.html">DerivedTypes.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="Type_8h_html"><div class="ttname"><a href="Type_8h.html">Type.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a1c5fadb14ff1d77faad0cb58a43252ab"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a1c5fadb14ff1d77faad0cb58a43252ab">llvm::MachineInstrBuilder::getReg</a></div><div class="ttdeci">Register getReg(unsigned Idx) const</div><div class="ttdoc">Get the register for the operand index. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00085">MachineInstrBuilder.h:85</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a656a5f79c9baeedebf4ecb54bbeb263b"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a656a5f79c9baeedebf4ecb54bbeb263b">llvm::MachineIRBuilder::materializePtrAdd</a></div><div class="ttdeci">Optional&lt; MachineInstrBuilder &gt; materializePtrAdd(Register &amp;Res, Register Op0, const LLT &amp;ValueTy, uint64_t Value)</div><div class="ttdoc">Materialize and insert Res = G_PTR_ADD Op0, (G_CONSTANT Value) </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00225">MachineIRBuilder.cpp:225</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00158">MachineRegisterInfo.cpp:158</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a2fd97f50411bc650c7f9f6e3118147f4"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a2fd97f50411bc650c7f9f6e3118147f4">llvm::AMDGPULegalizerInfo::getSegmentAperture</a></div><div class="ttdeci">Register getSegmentAperture(unsigned AddrSpace, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01180">AMDGPULegalizerInfo.cpp:1180</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a2f83ccee722f5accb98f8171f13c3e9f"><div class="ttname"><a href="classllvm_1_1LLT.html#a2f83ccee722f5accb98f8171f13c3e9f">llvm::LLT::getScalarSizeInBits</a></div><div class="ttdeci">unsigned getScalarSizeInBits() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00142">LowLevelTypeImpl.h:142</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a762e3485a3d139ec7ed9d30a7f38f74d"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a762e3485a3d139ec7ed9d30a7f38f74d">llvm::AMDGPULegalizerInfo::legalizeInsertVectorElt</a></div><div class="ttdeci">bool legalizeInsertVectorElt(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01559">AMDGPULegalizerInfo.cpp:1559</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_aaace8042504087b6eb18da4eb3fa7a07"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#aaace8042504087b6eb18da4eb3fa7a07">llvm::AMDGPULegalizerInfo::legalizeIntrinsic</a></div><div class="ttdeci">bool legalizeIntrinsic(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const override</div><div class="ttdoc">Return true if MI is either legal or has been legalized and false if not legal. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02348">AMDGPULegalizerInfo.cpp:2348</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_aa380c23defc3d27e5d444e16e546c75a"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aa380c23defc3d27e5d444e16e546c75a">llvm::MachineIRBuilder::buildFAbs</a></div><div class="ttdeci">MachineInstrBuilder buildFAbs(const DstOp &amp;Dst, const SrcOp &amp;Src0, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdoc">Build and insert Res = G_FABS Op0. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01405">MachineIRBuilder.h:1405</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a741035a378541c4f5b78ba3b73d86633"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">llvm::MachineRegisterInfo::addLiveIn</a></div><div class="ttdeci">void addLiveIn(unsigned Reg, unsigned vreg=0)</div><div class="ttdoc">addLiveIn - Add the specified register as a live-in. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00926">MachineRegisterInfo.h:926</a></div></div>
<div class="ttc" id="AMDGPULegalizerInfo_8cpp_html_a3b5805e73f162bbb84584fbc2091806e"><div class="ttname"><a href="AMDGPULegalizerInfo_8cpp.html#a3b5805e73f162bbb84584fbc2091806e">fewerEltsToSize64Vector</a></div><div class="ttdeci">static LegalizeMutation fewerEltsToSize64Vector(unsigned TypeIdx)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l00083">AMDGPULegalizerInfo.cpp:83</a></div></div>
<div class="ttc" id="classllvm_1_1GCNTargetMachine_html"><div class="ttname"><a href="classllvm_1_1GCNTargetMachine.html">llvm::GCNTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8h_source.html#l00094">AMDGPUTargetMachine.h:94</a></div></div>
<div class="ttc" id="namespacellvm_html_a833097a490b5f77f7596d36de7e4bec0"><div class="ttname"><a href="namespacellvm.html#a833097a490b5f77f7596d36de7e4bec0">llvm::getConstantFPVRegVal</a></div><div class="ttdeci">const ConstantFP * getConstantFPVRegVal(unsigned VReg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00295">Utils.cpp:295</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae8ff2acea4fe63e48e8fc6cf0620ff78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae8ff2acea4fe63e48e8fc6cf0620ff78">llvm::MachineInstr::getDebugLoc</a></div><div class="ttdeci">const DebugLoc &amp; getDebugLoc() const</div><div class="ttdoc">Returns the debug location id of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00400">MachineInstr.h:400</a></div></div>
<div class="ttc" id="structllvm_1_1LegalityQuery_html"><div class="ttname"><a href="structllvm_1_1LegalityQuery.html">llvm::LegalityQuery</a></div><div class="ttdoc">The LegalityQuery object bundles together all the information that&amp;#39;s needed to decide whether a given...</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00121">LegalizerInfo.h:121</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a06556397154ef3800c57f0e8dc4b602a"><div class="ttname"><a href="classllvm_1_1LLT.html#a06556397154ef3800c57f0e8dc4b602a">llvm::LLT::isScalar</a></div><div class="ttdeci">bool isScalar() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00091">LowLevelTypeImpl.h:91</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da607eee7dd279e8007ab5c43c71f1a2bb">llvm::AMDGPU::Hwreg::WIDTH_M1_SHIFT_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00356">SIDefines.h:356</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_af33ba3bc875edb241e2b38b5b179f98c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#af33ba3bc875edb241e2b38b5b179f98c">llvm::AMDGPULegalizerInfo::legalizeCustom</a></div><div class="ttdeci">bool legalizeCustom(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, GISelChangeObserver &amp;Observer) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01134">AMDGPULegalizerInfo.cpp:1134</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a82dbc99941b4cb96955d0e550dfb19f5"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a82dbc99941b4cb96955d0e550dfb19f5">llvm::MachineIRBuilder::buildPtrAdd</a></div><div class="ttdeci">MachineInstrBuilder buildPtrAdd(const DstOp &amp;Res, const SrcOp &amp;Op0, const SrcOp &amp;Op1)</div><div class="ttdoc">Build and insert Res = G_PTR_ADD Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00214">MachineIRBuilder.cpp:214</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6ab69babcbdc6445760bcacdeceec24e09"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab69babcbdc6445760bcacdeceec24e09">AMDGPUAS::GLOBAL_ADDRESS</a></div><div class="ttdoc">Address space for global memory (RAT0, VTX0). </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00272">AMDGPU.h:272</a></div></div>
<div class="ttc" id="AMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_afbaaba2b6c6ba0be4a611f40fc37bfa7"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#afbaaba2b6c6ba0be4a611f40fc37bfa7">llvm::AMDGPULegalizerInfo::legalizeRawBufferStore</a></div><div class="ttdeci">bool legalizeRawBufferStore(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, bool IsFormat) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02315">AMDGPULegalizerInfo.cpp:2315</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00028">SIRegisterInfo.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a53b9e76bd709dd733a3b510685577a24"><div class="ttname"><a href="classllvm_1_1LLT.html#a53b9e76bd709dd733a3b510685577a24">llvm::LLT::getScalarType</a></div><div class="ttdeci">LLT getScalarType() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00120">LowLevelTypeImpl.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a1a1ef8cdc87d83bb4e114e897e86d58c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a1a1ef8cdc87d83bb4e114e897e86d58c">llvm::AMDGPULegalizerInfo::legalizeIsAddrSpace</a></div><div class="ttdeci">bool legalizeIsAddrSpace(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, unsigned AddrSpace) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02280">AMDGPULegalizerInfo.cpp:2280</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2d82b368180ebfc984ea84c15d7cba51"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">llvm::MachineRegisterInfo::getType</a></div><div class="ttdeci">LLT getType(unsigned Reg) const</div><div class="ttdoc">Get the low-level type of Reg or LLT{} if Reg is not a generic (target independent) virtual register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00729">MachineRegisterInfo.h:729</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98bac637a232c5c5f79fa806ae4958a1ff2a"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bac637a232c5c5f79fa806ae4958a1ff2a">llvm::AMDGPUFunctionArgInfo::DISPATCH_PTR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00101">AMDGPUArgumentUsageInfo.h:101</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a805950c6af7deaddb2d8fbcaf4ea011b"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a805950c6af7deaddb2d8fbcaf4ea011b">llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast</a></div><div class="ttdeci">bool legalizeAddrSpaceCast(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01250">AMDGPULegalizerInfo.cpp:1250</a></div></div>
<div class="ttc" id="AMDGPULegalizerInfo_8cpp_html_aaa2bd301fbc237e56ec6a727b86663ef"><div class="ttname"><a href="AMDGPULegalizerInfo_8cpp.html#aaa2bd301fbc237e56ec6a727b86663ef">isWideScalarTruncStore</a></div><div class="ttdeci">static LegalityPredicate isWideScalarTruncStore(unsigned TypeIdx)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l00155">AMDGPULegalizerInfo.cpp:155</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98baeefc8c0370c3704fada7f546da0b6086"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baeefc8c0370c3704fada7f546da0b6086">llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00116">AMDGPUArgumentUsageInfo.h:116</a></div></div>
<div class="ttc" id="namespacellvm_1_1LegalityPredicates_html_ae56d6ae68f8659cfaa29fb7cb601f111"><div class="ttname"><a href="namespacellvm_1_1LegalityPredicates.html#ae56d6ae68f8659cfaa29fb7cb601f111">llvm::LegalityPredicates::typeIs</a></div><div class="ttdeci">LegalityPredicate typeIs(unsigned TypeIdx, LLT TypesInit)</div><div class="ttdoc">True iff the given type index is the specified types. </div><div class="ttdef"><b>Definition:</b> <a href="LegalityPredicates_8cpp_source.html#l00017">LegalityPredicates.cpp:17</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizeRuleSet_html_af6ec49293cfc66ba0163caa2da451201"><div class="ttname"><a href="classllvm_1_1LegalizeRuleSet.html#af6ec49293cfc66ba0163caa2da451201">llvm::LegalizeRuleSet::scalarize</a></div><div class="ttdeci">LegalizeRuleSet &amp; scalarize(unsigned TypeIdx)</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00735">LegalizerInfo.h:735</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizeRuleSet_html_a676390425ab5f53d99d702c3b8f15637"><div class="ttname"><a href="classllvm_1_1LegalizeRuleSet.html#a676390425ab5f53d99d702c3b8f15637">llvm::LegalizeRuleSet::legalForCartesianProduct</a></div><div class="ttdeci">LegalizeRuleSet &amp; legalForCartesianProduct(std::initializer_list&lt; LLT &gt; Types)</div><div class="ttdoc">The instruction is legal when type indexes 0 and 1 are both in the given list. </div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00510">LegalizerInfo.h:510</a></div></div>
<div class="ttc" id="AMDGPULegalizerInfo_8cpp_html_a0e3fd79bb281f248eefd08814023d8c8"><div class="ttname"><a href="AMDGPULegalizerInfo_8cpp.html#a0e3fd79bb281f248eefd08814023d8c8">oneMoreElement</a></div><div class="ttdeci">static LegalizeMutation oneMoreElement(unsigned TypeIdx)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l00075">AMDGPULegalizerInfo.cpp:75</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6ab679426e6efe763330f7ce008099092d"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ab679426e6efe763330f7ce008099092d">AMDGPUAS::FLAT_ADDRESS</a></div><div class="ttdoc">Address space for flat memory. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00271">AMDGPU.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a0fa874fefbe1c4872c621d36dd097862"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a0fa874fefbe1c4872c621d36dd097862">llvm::AMDGPULegalizerInfo::legalizeLoad</a></div><div class="ttdeci">bool legalizeLoad(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, GISelChangeObserver &amp;Observer) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01744">AMDGPULegalizerInfo.cpp:1744</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_af8571e8dfb010fd8ae76cc4f87aafaac"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">llvm::MachineInstrBuilder::addMBB</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMBB(MachineBasicBlock *MBB, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00137">MachineInstrBuilder.h:137</a></div></div>
<div class="ttc" id="namespacellvm_1_1LegalityPredicates_html_a3a162108a998b12a5f51009e450d898c"><div class="ttname"><a href="namespacellvm_1_1LegalityPredicates.html#a3a162108a998b12a5f51009e450d898c">llvm::LegalityPredicates::isPointer</a></div><div class="ttdeci">LegalityPredicate isPointer(unsigned TypeIdx)</div><div class="ttdoc">True iff the specified type index is a pointer (with any address space). </div><div class="ttdef"><b>Definition:</b> <a href="LegalityPredicates_8cpp_source.html#l00069">LegalityPredicates.cpp:69</a></div></div>
<div class="ttc" id="AMDGPULegalizerInfo_8cpp_html_a6828238e57f3a265b56fb009a227af4e"><div class="ttname"><a href="AMDGPULegalizerInfo_8cpp.html#a6828238e57f3a265b56fb009a227af4e">isRegisterType</a></div><div class="ttdeci">static LegalityPredicate isRegisterType(unsigned TypeIdx)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l00135">AMDGPULegalizerInfo.cpp:135</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a4d70ea4dd7894d2a932fc242b4acd8cc"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a4d70ea4dd7894d2a932fc242b4acd8cc">llvm::AMDGPULegalizerInfo::handleD16VData</a></div><div class="ttdeci">Register handleD16VData(MachineIRBuilder &amp;B, MachineRegisterInfo &amp;MRI, Register Reg) const</div><div class="ttdoc">Handle register layout difference for f16 images for some subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02293">AMDGPULegalizerInfo.cpp:2293</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a2f52fec4aa17c3066db14a8d4717469d"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a2f52fec4aa17c3066db14a8d4717469d">llvm::MachineIRBuilder::buildExtract</a></div><div class="ttdeci">MachineInstrBuilder buildExtract(const DstOp &amp;Res, const SrcOp &amp;Src, uint64_t Index)</div><div class="ttdoc">Build and insert `Res0, ... </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00502">MachineIRBuilder.cpp:502</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a6c310b0c7fbdd8454ea3fd588af8e7f3"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a6c310b0c7fbdd8454ea3fd588af8e7f3">llvm::MachineIRBuilder::buildFAdd</a></div><div class="ttdeci">MachineInstrBuilder buildFAdd(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdoc">Build and insert Res = G_FADD Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01372">MachineIRBuilder.h:1372</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_adea7967a3a63dc10c5626f38dbc68ec9"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#adea7967a3a63dc10c5626f38dbc68ec9">llvm::MachineIRBuilder::buildFPTrunc</a></div><div class="ttdeci">MachineInstrBuilder buildFPTrunc(const DstOp &amp;Res, const SrcOp &amp;Op, Optional&lt; unsigned &gt; FLags=None)</div><div class="ttdoc">Build and insert Res = G_FPTRUNC Op. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00692">MachineIRBuilder.cpp:692</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizeRuleSet_html_a62e6c26793769f611ca8477969c1d686"><div class="ttname"><a href="classllvm_1_1LegalizeRuleSet.html#a62e6c26793769f611ca8477969c1d686">llvm::LegalizeRuleSet::custom</a></div><div class="ttdeci">LegalizeRuleSet &amp; custom()</div><div class="ttdoc">Unconditionally custom lower. </div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00705">LegalizerInfo.h:705</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional&lt; int64_t &gt;</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a794476833214d5191d905cb35da453a8"><div class="ttname"><a href="SIDefines_8h.html#a794476833214d5191d905cb35da453a8">FP_DENORM_FLUSH_NONE</a></div><div class="ttdeci">#define FP_DENORM_FLUSH_NONE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00601">SIDefines.h:601</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_ad6731c7dd02dcf37c9fd46141a31bb42"><div class="ttname"><a href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">llvm::LLT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00095">LowLevelTypeImpl.h:95</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">llvm::AMDGPU::SIModeRegisterDefaults</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00667">AMDGPUBaseInfo.h:667</a></div></div>
<div class="ttc" id="structllvm_1_1ArgDescriptor_html"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html">llvm::ArgDescriptor</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00026">AMDGPUArgumentUsageInfo.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21aade4b2d35004cf3fba49c49f87567b84"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aade4b2d35004cf3fba49c49f87567b84">llvm::AMDGPU::Hwreg::OFFSET_SRC_SHARED_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00350">SIDefines.h:350</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a70acffa11485708727d21380f7b784d0"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a70acffa11485708727d21380f7b784d0">llvm::MachineIRBuilder::setInsertPt</a></div><div class="ttdeci">void setInsertPt(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator II)</div><div class="ttdoc">Set the insertion point before the specified position. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00051">MachineIRBuilder.cpp:51</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_acac15566596b1d588d87450ab77bf0d7"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#acac15566596b1d588d87450ab77bf0d7">llvm::MachineIRBuilder::buildAnyExt</a></div><div class="ttdeci">MachineInstrBuilder buildAnyExt(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = G_ANYEXT Op0. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00409">MachineIRBuilder.cpp:409</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizerHelper_html_a105bd213837c5c2e30520113d885b8f3"><div class="ttname"><a href="classllvm_1_1LegalizerHelper.html#a105bd213837c5c2e30520113d885b8f3">llvm::LegalizerHelper::lowerFMinNumMaxNum</a></div><div class="ttdeci">LegalizeResult lowerFMinNumMaxNum(MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerHelper_8cpp_source.html#l04093">LegalizerHelper.cpp:4093</a></div></div>
<div class="ttc" id="namespacellvm_html_a0448108c43f3a226744d0a4c28c989f7"><div class="ttname"><a href="namespacellvm.html#a0448108c43f3a226744d0a4c28c989f7">llvm::makeArrayRef</a></div><div class="ttdeci">ArrayRef&lt; T &gt; makeArrayRef(const T &amp;OneElt)</div><div class="ttdoc">Construct an ArrayRef from a single element. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00460">ArrayRef.h:460</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_abb023d557c720f8730e0c266c1cd0f9c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#abb023d557c720f8730e0c266c1cd0f9c">llvm::AMDGPULegalizerInfo::legalizeITOFP</a></div><div class="ttdeci">bool legalizeITOFP(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, bool Signed) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01474">AMDGPULegalizerInfo.cpp:1474</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05ac17897ebf2f6a6986280fc3bdf28a30a"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05ac17897ebf2f6a6986280fc3bdf28a30a">llvm::CmpInst::ICMP_NE</a></div><div class="ttdoc">not equal </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00754">InstrTypes.h:754</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_ab37f1839fd82f8b84b7a2ca87b289c46"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">llvm::AMDGPUMachineFunction::isEntryFunction</a></div><div class="ttdeci">bool isEntryFunction() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00064">AMDGPUMachineFunction.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1Use_html"><div class="ttname"><a href="classllvm_1_1Use.html">llvm::Use</a></div><div class="ttdoc">A Use represents the edge between a Value definition and its users. </div><div class="ttdef"><b>Definition:</b> <a href="Use_8h_source.html#l00055">Use.h:55</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a05d4f9c4d9e486f4fd3d69a89121e107"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a05d4f9c4d9e486f4fd3d69a89121e107">llvm::AMDGPU::SIModeRegisterDefaults::IEEE</a></div><div class="ttdeci">bool IEEE</div><div class="ttdoc">Floating point opcodes that support exception flag gathering quiet and propagate signaling NaN inputs...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00672">AMDGPUBaseInfo.h:672</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizeRuleSet_html_a47fb5be1a8cf091d2a3ca12629a53e21"><div class="ttname"><a href="classllvm_1_1LegalizeRuleSet.html#a47fb5be1a8cf091d2a3ca12629a53e21">llvm::LegalizeRuleSet::minScalarOrElt</a></div><div class="ttdeci">LegalizeRuleSet &amp; minScalarOrElt(unsigned TypeIdx, const LLT &amp;Ty)</div><div class="ttdoc">Ensure the scalar or element is at least as wide as Ty. </div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00742">LegalizerInfo.h:742</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizeRuleSet_html_ab38b237c564a670c78640d09642faa40"><div class="ttname"><a href="classllvm_1_1LegalizeRuleSet.html#ab38b237c564a670c78640d09642faa40">llvm::LegalizeRuleSet::widenScalarToNextPow2</a></div><div class="ttdeci">LegalizeRuleSet &amp; widenScalarToNextPow2(unsigned TypeIdx, unsigned MinSize=0)</div><div class="ttdoc">Widen the scalar to the next power of two that is at least MinSize. </div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00711">LegalizerInfo.h:711</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdoc">Unlink &amp;#39;this&amp;#39; from the containing basic block and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00669">MachineInstr.cpp:669</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1LegalizeMutations_html_acd331b959990c033f8d612adf7701b05"><div class="ttname"><a href="namespacellvm_1_1LegalizeMutations.html#acd331b959990c033f8d612adf7701b05">llvm::LegalizeMutations::changeTo</a></div><div class="ttdeci">LegalizeMutation changeTo(unsigned TypeIdx, LLT Ty)</div><div class="ttdoc">Select this specific type for the given type index. </div><div class="ttdef"><b>Definition:</b> <a href="LegalizeMutations_8cpp_source.html#l00017">LegalizeMutations.cpp:17</a></div></div>
<div class="ttc" id="AMDGPULegalizerInfo_8cpp_html_a81b754d73706b402b05cebb4b6965f14"><div class="ttname"><a href="AMDGPULegalizerInfo_8cpp.html#a81b754d73706b402b05cebb4b6965f14">isMultiple32</a></div><div class="ttdeci">static LegalityPredicate isMultiple32(unsigned TypeIdx, unsigned MaxSize=1024)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l00042">AMDGPULegalizerInfo.cpp:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21af48e4aeba8025af5235198e6108edc7d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21af48e4aeba8025af5235198e6108edc7d">llvm::AMDGPU::Hwreg::OFFSET_SRC_PRIVATE_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00351">SIDefines.h:351</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7b999a936bc7a4d45dfadbe356e77b3f">llvm::MachineMemOperand::MODereferenceable</a></div><div class="ttdoc">The memory access is dereferenceable (i.e., doesn&amp;#39;t trap). </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00141">MachineMemOperand.h:141</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="LegalizerHelper_8h_html"><div class="ttname"><a href="LegalizerHelper_8h.html">LegalizerHelper.h</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6abd16fac39b8769260b5e448d3bd5a58f"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6abd16fac39b8769260b5e448d3bd5a58f">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a></div><div class="ttdoc">Address space for 32-bit constant memory. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00279">AMDGPU.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aab286010c5d6d400df9eee0ef4d196f0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aab286010c5d6d400df9eee0ef4d196f0">llvm::MachineFunction::getMachineMemOperand</a></div><div class="ttdeci">MachineMemOperand * getMachineMemOperand(MachinePointerInfo PtrInfo, MachineMemOperand::Flags f, uint64_t s, unsigned base_alignment, const AAMDNodes &amp;AAInfo=AAMDNodes(), const MDNode *Ranges=nullptr, SyncScope::ID SSID=SyncScope::System, AtomicOrdering Ordering=AtomicOrdering::NotAtomic, AtomicOrdering FailureOrdering=AtomicOrdering::NotAtomic)</div><div class="ttdoc">getMachineMemOperand - Allocate a new MachineMemOperand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00415">MachineFunction.cpp:415</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a771fbba1c350af2d7f1049359669f38d"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a771fbba1c350af2d7f1049359669f38d">llvm::AMDGPULegalizerInfo::legalizeMinNumMaxNum</a></div><div class="ttdeci">bool legalizeMinNumMaxNum(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01506">AMDGPULegalizerInfo.cpp:1506</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a85eb6ee9f537a283b2ba9964c54ab2f2"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a85eb6ee9f537a283b2ba9964c54ab2f2">llvm::MachineInstrBuilder::addDef</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addDef(Register RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register definition operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00107">MachineInstrBuilder.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_ae486b0ae79bab0cdf63e61944ec46e84"><div class="ttname"><a href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">llvm::LLT::getElementType</a></div><div class="ttdeci">LLT getElementType() const</div><div class="ttdoc">Returns the vector&amp;#39;s element type. Only valid for vector types. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00167">LowLevelTypeImpl.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_aa71647a93d5e73c28332b6e52407979c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#aa71647a93d5e73c28332b6e52407979c">llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV</a></div><div class="ttdeci">bool legalizeFastUnsafeFDIV(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01936">AMDGPULegalizerInfo.cpp:1936</a></div></div>
<div class="ttc" id="AMDGPULegalizerInfo_8cpp_html_a59c5187224e222186c833d907e4e75de"><div class="ttname"><a href="AMDGPULegalizerInfo_8cpp.html#a59c5187224e222186c833d907e4e75de">elementTypeIs</a></div><div class="ttdeci">static LegalityPredicate elementTypeIs(unsigned TypeIdx, LLT Type)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l00149">AMDGPULegalizerInfo.cpp:149</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8aebfc48ed48afe18e84417d0de513b6bb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8aebfc48ed48afe18e84417d0de513b6bb">llvm::AMDGPU::Hwreg::ID_MODE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00318">SIDefines.h:318</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6aa4a816bb6e255cf1a96ae731382b53ee"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6aa4a816bb6e255cf1a96ae731382b53ee">AMDGPUAS::REGION_ADDRESS</a></div><div class="ttdoc">Address space for region memory. (GDS) </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00273">AMDGPU.h:273</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizerInfo_html_a9801185bc6472dc541877662983e7414"><div class="ttname"><a href="classllvm_1_1LegalizerInfo.html#a9801185bc6472dc541877662983e7414">llvm::LegalizerInfo::verify</a></div><div class="ttdeci">void verify(const MCInstrInfo &amp;MII) const</div><div class="ttdoc">Perform simple self-diagnostic and assert if there is anything obviously wrong with the actions set u...</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8cpp_source.html#l00695">LegalizerInfo.cpp:695</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a0e7378d479179ae1df0b61b83c637a4d"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a0e7378d479179ae1df0b61b83c637a4d">llvm::AMDGPULegalizerInfo::legalizeIntrinsicTrunc</a></div><div class="ttdeci">bool legalizeIntrinsicTrunc(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01428">AMDGPULegalizerInfo.cpp:1428</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a83e3a0d4a171aa0c430c5bf94fdeba0f"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a83e3a0d4a171aa0c430c5bf94fdeba0f">llvm::MachineIRBuilder::buildFMA</a></div><div class="ttdeci">MachineInstrBuilder buildFMA(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, const SrcOp &amp;Src2, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdoc">Build and insert Res = G_FMA Op0, Op1, Op2. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01385">MachineIRBuilder.h:1385</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a8c0db0c02bedbc26aba0fe9ebc77fff9"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a8c0db0c02bedbc26aba0fe9ebc77fff9">llvm::MachineIRBuilder::buildSITOFP</a></div><div class="ttdeci">MachineInstrBuilder buildSITOFP(const DstOp &amp;Dst, const SrcOp &amp;Src0)</div><div class="ttdoc">Build and insert Res = G_SITOFP Src0. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01434">MachineIRBuilder.h:1434</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ad6f6303198198c46c29e56c166ad9c72"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ad6f6303198198c46c29e56c166ad9c72">llvm::MachineIRBuilder::buildFSub</a></div><div class="ttdeci">MachineInstrBuilder buildFSub(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1)</div><div class="ttdoc">Build and insert Res = G_FSUB Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01379">MachineIRBuilder.h:1379</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bba563c4436cfc2d24b41acd1cfd4357977"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba563c4436cfc2d24b41acd1cfd4357977">llvm::SIInstrInfo::MO_REL32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00159">SIInstrInfo.h:159</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a1282bf3c5b6c6f3f1cc765a2dd7c11a3"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a1282bf3c5b6c6f3f1cc765a2dd7c11a3">llvm::MachineIRBuilder::buildSelect</a></div><div class="ttdeci">MachineInstrBuilder buildSelect(const DstOp &amp;Res, const SrcOp &amp;Tst, const SrcOp &amp;Op0, const SrcOp &amp;Op1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdoc">Build and insert a Res = G_SELECT Tst, Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00714">MachineIRBuilder.cpp:714</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ab0f77308fd7379cf7f8e2ab969342f1d"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ab0f77308fd7379cf7f8e2ab969342f1d">llvm::SIMachineFunctionInfo::get32BitAddressHighBits</a></div><div class="ttdeci">uint32_t get32BitAddressHighBits() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00677">SIMachineFunctionInfo.h:677</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a22a60a10a1cda01d7cef79f4634984dc"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a22a60a10a1cda01d7cef79f4634984dc">llvm::AMDGPULegalizerInfo::legalizeAtomicCmpXChg</a></div><div class="ttdeci">bool legalizeAtomicCmpXChg(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01779">AMDGPULegalizerInfo.cpp:1779</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizeRuleSet_html_a88f6f93c303b114b94a38390448eaa85"><div class="ttname"><a href="classllvm_1_1LegalizeRuleSet.html#a88f6f93c303b114b94a38390448eaa85">llvm::LegalizeRuleSet::clampMaxNumElements</a></div><div class="ttdeci">LegalizeRuleSet &amp; clampMaxNumElements(unsigned TypeIdx, const LLT &amp;EltTy, unsigned MaxElements)</div><div class="ttdoc">Limit the number of elements in EltTy vectors to at most MaxElements. </div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00876">LegalizerInfo.h:876</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizerInfo_html_a21113822215f9ede83993741b82fb7b7"><div class="ttname"><a href="classllvm_1_1LegalizerInfo.html#a21113822215f9ede83993741b82fb7b7">llvm::LegalizerInfo::computeTables</a></div><div class="ttdeci">void computeTables()</div><div class="ttdoc">Compute any ancillary tables needed to quickly decide how an operation should be handled. </div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8cpp_source.html#l00286">LegalizerInfo.cpp:286</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98bac8cd3961f0697f74c890c302ff8cd370"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bac8cd3961f0697f74c890c302ff8cd370">llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_X</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00106">AMDGPUArgumentUsageInfo.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html_ac2715cb9db335f2afd360e6b5c11e480"><div class="ttname"><a href="classllvm_1_1Optional.html#ac2715cb9db335f2afd360e6b5c11e480">llvm::Optional::getValue</a></div><div class="ttdeci">const T &amp; getValue() const LLVM_LVALUE_FUNCTION</div><div class="ttdef"><b>Definition:</b> <a href="Optional_8h_source.html#l00255">Optional.h:255</a></div></div>
<div class="ttc" id="AMDGPULegalizerInfo_8cpp_html_a2260e90dbd0d262a9e7cdfc621342e99"><div class="ttname"><a href="AMDGPULegalizerInfo_8cpp.html#a2260e90dbd0d262a9e7cdfc621342e99">toggleSPDenormMode</a></div><div class="ttdeci">static void toggleSPDenormMode(bool Enable, MachineIRBuilder &amp;B, const GCNSubtarget &amp;ST, AMDGPU::SIModeRegisterDefaults Mode)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02032">AMDGPULegalizerInfo.cpp:2032</a></div></div>
<div class="ttc" id="namespacellvm_1_1LegalityPredicates_html_ad7ac7032baa62cc00002886633b9f281"><div class="ttname"><a href="namespacellvm_1_1LegalityPredicates.html#ad7ac7032baa62cc00002886633b9f281">llvm::LegalityPredicates::all</a></div><div class="ttdeci">Predicate all(Predicate P0, Predicate P1)</div><div class="ttdoc">True iff P0 and P1 are true. </div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00193">LegalizerInfo.h:193</a></div></div>
<div class="ttc" id="structllvm_1_1ArgDescriptor_html_a523f3df17ae0b64f7d35d4caad3a54cc"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html#a523f3df17ae0b64f7d35d4caad3a54cc">llvm::ArgDescriptor::isRegister</a></div><div class="ttdeci">bool isRegister() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00067">AMDGPUArgumentUsageInfo.h:67</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98ba42b0ab73a3671c39fa2798ffe9e80747"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba42b0ab73a3671c39fa2798ffe9e80747">llvm::AMDGPUFunctionArgInfo::IMPLICIT_ARG_PTR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00111">AMDGPUArgumentUsageInfo.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ac0ca0a03e016a6da0766af3c725a7c47"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ac0ca0a03e016a6da0766af3c725a7c47">llvm::MachineIRBuilder::getMF</a></div><div class="ttdeci">MachineFunction &amp; getMF()</div><div class="ttdoc">Getter for the function we currently build. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00253">MachineIRBuilder.h:253</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_a13bd3dae94013a7bf38afc9391c8fa8f"><div class="ttname"><a href="classllvm_1_1Register.html#a13bd3dae94013a7bf38afc9391c8fa8f">llvm::Register::isPhysical</a></div><div class="ttdeci">bool isPhysical() const</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00095">Register.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a3fba722f44bac58d79e82bd232525152"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a3fba722f44bac58d79e82bd232525152">llvm::MachineInstrBuilder::addGlobalAddress</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addGlobalAddress(const GlobalValue *GV, int64_t Offset=0, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00168">MachineInstrBuilder.h:168</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a30fc420ff83b1e2c4ab42e86d9071e34"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a30fc420ff83b1e2c4ab42e86d9071e34">llvm::AMDGPULegalizerInfo::legalizeFDIV64</a></div><div class="ttdeci">bool legalizeFDIV64(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02129">AMDGPULegalizerInfo.cpp:2129</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a03752c43b6a65fb98c54b17c1510660d"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a03752c43b6a65fb98c54b17c1510660d">llvm::MachineIRBuilder::buildLShr</a></div><div class="ttdeci">MachineInstrBuilder buildLShr(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01289">MachineIRBuilder.h:1289</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a5a411a3e39c13b46c05558240901cd3c"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a5a411a3e39c13b46c05558240901cd3c">llvm::TargetMachine::getPointerSizeInBits</a></div><div class="ttdeci">unsigned getPointerSizeInBits(unsigned AS) const</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00171">TargetMachine.h:171</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a34a2949f2647bfedaf190d72484f21b4"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a34a2949f2647bfedaf190d72484f21b4">llvm::AMDGPU::SIModeRegisterDefaults::FP32Denormals</a></div><div class="ttdeci">bool FP32Denormals</div><div class="ttdoc">If this is set, neither input or output denormals are flushed for most f32 instructions. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00683">AMDGPUBaseInfo.h:683</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a682ba82f42f7903d0000ffbb13ea3b57"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(Register Reg)</div><div class="ttdoc">Change the register this operand corresponds to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00053">MachineOperand.cpp:53</a></div></div>
<div class="ttc" id="structllvm_1_1APFloatBase_html_a6ba7c3d54a5a714f7a27861ee114cce3"><div class="ttname"><a href="structllvm_1_1APFloatBase.html#a6ba7c3d54a5a714f7a27861ee114cce3">llvm::APFloatBase::IEEEdouble</a></div><div class="ttdeci">static const fltSemantics &amp; IEEEdouble() LLVM_READNONE</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8cpp_source.html#l00158">APFloat.cpp:158</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a2dd789820f1036a942eb3ee6a4b8a71da3a1d42555a60b5df873a5074468305b2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da3a1d42555a60b5df873a5074468305b2">llvm::AMDGPU::Hwreg::WIDTH_M1_SRC_SHARED_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00360">SIDefines.h:360</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00068">SystemZISelLowering.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a6730f7da88d93b2085d38653057d846c"><div class="ttname"><a href="classllvm_1_1LLT.html#a6730f7da88d93b2085d38653057d846c">llvm::LLT::scalar</a></div><div class="ttdeci">static LLT scalar(unsigned SizeInBits)</div><div class="ttdoc">Get a low-level scalar or aggregate &quot;bag of bits&quot;. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00042">LowLevelTypeImpl.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a51b29463fc6674832a9a422ede618d34"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a51b29463fc6674832a9a422ede618d34">llvm::MachineIRBuilder::buildSub</a></div><div class="ttdeci">MachineInstrBuilder buildSub(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdoc">Build and insert Res = G_SUB Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01243">MachineIRBuilder.h:1243</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a4f3b6abeaf9c509c93062f2246a0f40b"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a4f3b6abeaf9c509c93062f2246a0f40b">llvm::AMDGPULegalizerInfo::legalizeFDIV</a></div><div class="ttdeci">bool legalizeFDIV(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01913">AMDGPULegalizerInfo.cpp:1913</a></div></div>
<div class="ttc" id="CSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00025">CSEInfo.cpp:25</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_aebc4941c088a91b74ddd1810c6de33bd"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aebc4941c088a91b74ddd1810c6de33bd">llvm::MachineIRBuilder::buildFMul</a></div><div class="ttdeci">MachineInstrBuilder buildFMul(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01277">MachineIRBuilder.h:1277</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98bab51517a3febb0cdc35645334784ff805"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bab51517a3febb0cdc35645334784ff805">llvm::AMDGPUFunctionArgInfo::DISPATCH_ID</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00104">AMDGPUArgumentUsageInfo.h:104</a></div></div>
<div class="ttc" id="namespacellvm_html_a5537d2c18e3c7cf4e9b70986bb7c90db"><div class="ttname"><a href="namespacellvm.html#a5537d2c18e3c7cf4e9b70986bb7c90db">llvm::FloatToBits</a></div><div class="ttdeci">uint32_t FloatToBits(float Float)</div><div class="ttdoc">This function takes a float and returns the bit equivalent 32-bit integer. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00652">MathExtras.h:652</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizeRuleSet_html_a37e356f8716e1bf292a3f999818f7a1e"><div class="ttname"><a href="classllvm_1_1LegalizeRuleSet.html#a37e356f8716e1bf292a3f999818f7a1e">llvm::LegalizeRuleSet::legalIf</a></div><div class="ttdeci">LegalizeRuleSet &amp; legalIf(LegalityPredicate Predicate)</div><div class="ttdoc">The instruction is legal if predicate is true. </div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00478">LegalizerInfo.h:478</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a6f737d47e92bb08927c272b12fba32d8"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a6f737d47e92bb08927c272b12fba32d8">llvm::AMDGPULegalizerInfo::legalizeFDIVFastIntrin</a></div><div class="ttdeci">bool legalizeFDIVFastIntrin(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02210">AMDGPULegalizerInfo.cpp:2210</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acce9c12cc977a88dc7bc51493ce7681c"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acce9c12cc977a88dc7bc51493ce7681c">llvm::MachineBasicBlock::addLiveIn</a></div><div class="ttdeci">void addLiveIn(MCRegister PhysReg, LaneBitmask LaneMask=LaneBitmask::getAll())</div><div class="ttdoc">Adds the specified register as a live in. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00315">MachineBasicBlock.h:315</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a430daa77692b7b25f93a72d83e51964f"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a430daa77692b7b25f93a72d83e51964f">llvm::MachineIRBuilder::getInsertPt</a></div><div class="ttdeci">MachineBasicBlock::iterator getInsertPt()</div><div class="ttdoc">Current insertion point for new instructions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00292">MachineIRBuilder.h:292</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizeRuleSet_html_a18b0ffd870be993f70b6e05a55b88df6"><div class="ttname"><a href="classllvm_1_1LegalizeRuleSet.html#a18b0ffd870be993f70b6e05a55b88df6">llvm::LegalizeRuleSet::lowerIf</a></div><div class="ttdeci">LegalizeRuleSet &amp; lowerIf(LegalityPredicate Predicate)</div><div class="ttdoc">The instruction is lowered if predicate is true. </div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00544">LegalizerInfo.h:544</a></div></div>
<div class="ttc" id="namespacellvm_1_1LegalizeMutations_html_a5574ba0db2a42fa195db009f06f1d731"><div class="ttname"><a href="namespacellvm_1_1LegalizeMutations.html#a5574ba0db2a42fa195db009f06f1d731">llvm::LegalizeMutations::scalarize</a></div><div class="ttdeci">LegalizeMutation scalarize(unsigned TypeIdx)</div><div class="ttdoc">Break up the vector type for the given type index into the element type. </div><div class="ttdef"><b>Definition:</b> <a href="LegalizeMutations_8cpp_source.html#l00067">LegalizeMutations.cpp:67</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98baf438f1c55b41dc280fcc1d3455a5c741"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baf438f1c55b41dc280fcc1d3455a5c741">llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00108">AMDGPUArgumentUsageInfo.h:108</a></div></div>
<div class="ttc" id="namespacellvm_html_ab3b23d3c8c5c910df534a80ce9772495"><div class="ttname"><a href="namespacellvm.html#ab3b23d3c8c5c910df534a80ce9772495">llvm::MinAlign</a></div><div class="ttdeci">constexpr uint64_t MinAlign(uint64_t A, uint64_t B)</div><div class="ttdoc">A and B are either alignments or offsets. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00661">MathExtras.h:661</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a534266d65ce335e1d212f37fc554dbb4"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a534266d65ce335e1d212f37fc554dbb4">llvm::MachineIRBuilder::buildAddrSpaceCast</a></div><div class="ttdeci">MachineInstrBuilder buildAddrSpaceCast(const DstOp &amp;Dst, const SrcOp &amp;Src)</div><div class="ttdoc">Build and insert Dst = G_ADDRSPACE_CAST Src. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00544">MachineIRBuilder.h:544</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00691">APFloat.h:691</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_aec748fa81e1488192450f0b2a8d1aeca"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#aec748fa81e1488192450f0b2a8d1aeca">llvm::MachineInstrBuilder::addUse</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addUse(Register RegNo, unsigned Flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a virtual register use operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00114">MachineInstrBuilder.h:114</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00159">MipsISelLowering.h:159</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_aea93a9315aeba603531c6d3d3a07776e"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aea93a9315aeba603531c6d3d3a07776e">llvm::MachineIRBuilder::getMRI</a></div><div class="ttdeci">MachineRegisterInfo * getMRI()</div><div class="ttdoc">Getter for MRI. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00271">MachineIRBuilder.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1GISelChangeObserver_html"><div class="ttname"><a href="classllvm_1_1GISelChangeObserver.html">llvm::GISelChangeObserver</a></div><div class="ttdoc">Abstract class that contains various methods for clients to notify about changes. ...</div><div class="ttdef"><b>Definition:</b> <a href="GISelChangeObserver_8h_source.html#l00028">GISelChangeObserver.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html_a0544e2966374684ff74255e5a4290fa7"><div class="ttname"><a href="classllvm_1_1TargetOptions.html#a0544e2966374684ff74255e5a4290fa7">llvm::TargetOptions::UnsafeFPMath</a></div><div class="ttdeci">unsigned UnsafeFPMath</div><div class="ttdoc">UnsafeFPMath - This flag is enabled when the -enable-unsafe-fp-math flag is specified on the command ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00138">TargetOptions.h:138</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aed4562ccf898feaf2eb6cf5555b5084d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">llvm::MachineRegisterInfo::getTargetRegisterInfo</a></div><div class="ttdeci">const TargetRegisterInfo * getTargetRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00153">MachineRegisterInfo.h:153</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a6d546c793031adb1d95a68e6e0be2ebc"><div class="ttname"><a href="classllvm_1_1LLT.html#a6d546c793031adb1d95a68e6e0be2ebc">llvm::LLT::scalarOrVector</a></div><div class="ttdeci">static LLT scalarOrVector(uint16_t NumElements, LLT ScalarTy)</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00073">LowLevelTypeImpl.h:73</a></div></div>
<div class="ttc" id="AMDGPULegalizerInfo_8cpp_html_a086a33910bac3ef300896429f7aca577"><div class="ttname"><a href="AMDGPULegalizerInfo_8cpp.html#a086a33910bac3ef300896429f7aca577">extractF64Exponent</a></div><div class="ttdeci">static MachineInstrBuilder extractF64Exponent(unsigned Hi, MachineIRBuilder &amp;B)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01412">AMDGPULegalizerInfo.cpp:1412</a></div></div>
<div class="ttc" id="namespacellvm_html_a6dec2b5d3e04b47adf4d918d678e81c9"><div class="ttname"><a href="namespacellvm.html#a6dec2b5d3e04b47adf4d918d678e81c9">llvm::isPowerOf2_32</a></div><div class="ttdeci">constexpr bool isPowerOf2_32(uint32_t Value)</div><div class="ttdoc">Return true if the argument is a power of two &gt; 0. </div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00465">MathExtras.h:465</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae268a410689383a83e98b5e83296e38a"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae268a410689383a83e98b5e83296e38a">llvm::MachineInstr::memoperands</a></div><div class="ttdeci">ArrayRef&lt; MachineMemOperand * &gt; memoperands() const</div><div class="ttdoc">Access to memory operands of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00549">MachineInstr.h:549</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed...</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00046">Type.h:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">llvm::tgtok::Def</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00049">TGLexer.h:49</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98ba9df85a25300bb504ac893643b387629b"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba9df85a25300bb504ac893643b387629b">llvm::AMDGPUFunctionArgInfo::WORKGROUP_ID_Y</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00107">AMDGPUArgumentUsageInfo.h:107</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ab091d06c5b52257a9fa4cb43be26d93a"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ab091d06c5b52257a9fa4cb43be26d93a">llvm::MachineIRBuilder::buildInstr</a></div><div class="ttdeci">MachineInstrBuilder buildInstr(unsigned Opcode)</div><div class="ttdoc">Build and insert &lt;empty&gt; = Opcode &lt;empty&gt;. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00074">MachineIRBuilder.cpp:74</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a59e8a7f7af57ac84f0bfa83a2e6cd4c3"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a59e8a7f7af57ac84f0bfa83a2e6cd4c3">llvm::AMDGPULegalizerInfo::legalizePreloadedArgIntrin</a></div><div class="ttdeci">bool legalizePreloadedArgIntrin(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B, AMDGPUFunctionArgInfo::PreloadedValue ArgType) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01888">AMDGPULegalizerInfo.cpp:1888</a></div></div>
<div class="ttc" id="AArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">AArch64ExpandPseudoInsts.cpp:92</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a60609bd46d38414e2c9e2334f9740727"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a60609bd46d38414e2c9e2334f9740727">llvm::MachineIRBuilder::buildBuildVector</a></div><div class="ttdeci">MachineInstrBuilder buildBuildVector(const DstOp &amp;Res, ArrayRef&lt; Register &gt; Ops)</div><div class="ttdoc">Build and insert Res = G_BUILD_VECTOR Op0, ... </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00611">MachineIRBuilder.cpp:611</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_aaac467545afeead836946e5842563fea"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#aaac467545afeead836946e5842563fea">llvm::AMDGPULegalizerInfo::legalizeSinCos</a></div><div class="ttdeci">bool legalizeSinCos(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01589">AMDGPULegalizerInfo.cpp:1589</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_af8d9f6059c6af29cbb46c89ac4036e9e"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#af8d9f6059c6af29cbb46c89ac4036e9e">llvm::AMDGPULegalizerInfo::buildPCRelGlobalAddress</a></div><div class="ttdeci">bool buildPCRelGlobalAddress(Register DstReg, LLT PtrTy, MachineIRBuilder &amp;B, const GlobalValue *GV, unsigned Offset, unsigned GAFlags=SIInstrInfo::MO_NONE) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01618">AMDGPULegalizerInfo.cpp:1618</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac8718f1c761727d429180f0ce340f7f0"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac8718f1c761727d429180f0ce340f7f0">llvm::MachineOperand::getGlobal</a></div><div class="ttdeci">const GlobalValue * getGlobal() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00561">MachineOperand.h:561</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizeRuleSet_html_a2755eaee374c7fd3a092946a7476dda4"><div class="ttname"><a href="classllvm_1_1LegalizeRuleSet.html#a2755eaee374c7fd3a092946a7476dda4">llvm::LegalizeRuleSet::lowerFor</a></div><div class="ttdeci">LegalizeRuleSet &amp; lowerFor(std::initializer_list&lt; LLT &gt; Types)</div><div class="ttdoc">The instruction is lowered when type index 0 is any type in the given list. </div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00561">LegalizerInfo.h:561</a></div></div>
<div class="ttc" id="namespaceLegalizeMutations_html"><div class="ttname"><a href="namespaceLegalizeMutations.html">LegalizeMutations</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html">llvm::MachineIRBuilder</a></div><div class="ttdoc">Helper class to build MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00221">MachineIRBuilder.h:221</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a8bc1455f0ec29a33f76adecf8e668af8"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a8bc1455f0ec29a33f76adecf8e668af8">llvm::AMDGPULegalizerInfo::legalizeImplicitArgPtr</a></div><div class="ttdeci">bool legalizeImplicitArgPtr(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02246">AMDGPULegalizerInfo.cpp:2246</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ab72b0d596bd6f8648e1be951b782ea62"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">llvm::MachineRegisterInfo::setType</a></div><div class="ttdeci">void setType(unsigned VReg, LLT Ty)</div><div class="ttdoc">Set the low-level type of VReg to Ty. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00182">MachineRegisterInfo.cpp:182</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a98e9c9e8ef7cbb6c4aa89a38f21decfa"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a98e9c9e8ef7cbb6c4aa89a38f21decfa">llvm::MachineOperand::setMBB</a></div><div class="ttdeci">void setMBB(MachineBasicBlock *MBB)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00687">MachineOperand.h:687</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_a42572e79360ea1707d24ffa4b5f9221a"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#a42572e79360ea1707d24ffa4b5f9221a">llvm::AMDGPUMachineFunction::getMode</a></div><div class="ttdeci">AMDGPU::SIModeRegisterDefaults getMode() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00060">AMDGPUMachineFunction.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="AMDGPULegalizerInfo_8cpp_html_ad64f039266036a2ac4d704000928d65b"><div class="ttname"><a href="AMDGPULegalizerInfo_8cpp.html#ad64f039266036a2ac4d704000928d65b">moreEltsToNext32Bit</a></div><div class="ttdeci">static LegalizeMutation moreEltsToNext32Bit(unsigned TypeIdx)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l00096">AMDGPULegalizerInfo.cpp:96</a></div></div>
<div class="ttc" id="AMDGPULegalizerInfo_8cpp_html_acd33d991ea6e1cc37f28893d9c5f5e8d"><div class="ttname"><a href="AMDGPULegalizerInfo_8cpp.html#acd33d991ea6e1cc37f28893d9c5f5e8d">verifyCFIntrinsic</a></div><div class="ttdeci">static MachineInstr * verifyCFIntrinsic(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineInstr *&amp;Br)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01807">AMDGPULegalizerInfo.cpp:1807</a></div></div>
<div class="ttc" id="AMDGPULegalizerInfo_8cpp_html_a2d0beabfcf00e6fd23c97eff8ee516a6"><div class="ttname"><a href="AMDGPULegalizerInfo_8cpp.html#a2d0beabfcf00e6fd23c97eff8ee516a6">vectorWiderThan</a></div><div class="ttdeci">static LegalityPredicate vectorWiderThan(unsigned TypeIdx, unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l00119">AMDGPULegalizerInfo.cpp:119</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizeRuleSet_html_a033aa7aeaa7a9c66025e4cbb6b10fa9f"><div class="ttname"><a href="classllvm_1_1LegalizeRuleSet.html#a033aa7aeaa7a9c66025e4cbb6b10fa9f">llvm::LegalizeRuleSet::clampNumElements</a></div><div class="ttdeci">LegalizeRuleSet &amp; clampNumElements(unsigned TypeIdx, const LLT &amp;MinTy, const LLT &amp;MaxTy)</div><div class="ttdoc">Limit the number of elements for the given vectors to at least MinTy&amp;#39;s number of elements and at most...</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00899">LegalizerInfo.h:899</a></div></div>
<div class="ttc" id="AMDGPULegalizerInfo_8cpp_html_a3d552c29a563f3462800870d14e72b0f"><div class="ttname"><a href="AMDGPULegalizerInfo_8cpp.html#a3d552c29a563f3462800870d14e72b0f">isWideVec16</a></div><div class="ttdeci">static LegalityPredicate isWideVec16(unsigned TypeIdx)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l00067">AMDGPULegalizerInfo.cpp:67</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_aebef6622b875c0b7e2e3a5412e377917"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aebef6622b875c0b7e2e3a5412e377917">llvm::MachineIRBuilder::setInstr</a></div><div class="ttdeci">void setInstr(MachineInstr &amp;MI)</div><div class="ttdoc">Set the insertion point to before MI. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00043">MachineIRBuilder.cpp:43</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98bacc30be6da6e4621e76201b6ee1b7d2ac"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98bacc30be6da6e4621e76201b6ee1b7d2ac">llvm::AMDGPUFunctionArgInfo::IMPLICIT_BUFFER_PTR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00110">AMDGPUArgumentUsageInfo.h:110</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a2dd789820f1036a942eb3ee6a4b8a71da2253393138dd496258f72f463c2bb5e8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a2dd789820f1036a942eb3ee6a4b8a71da2253393138dd496258f72f463c2bb5e8">llvm::AMDGPU::Hwreg::WIDTH_M1_SRC_PRIVATE_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00361">SIDefines.h:361</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdoc">getInfo - Keep track of various per-function pieces of information for backends that would like to do...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00567">MachineFunction.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizeRuleSet_html_a8098ad18f938234d05e7917e81350d17"><div class="ttname"><a href="classllvm_1_1LegalizeRuleSet.html#a8098ad18f938234d05e7917e81350d17">llvm::LegalizeRuleSet::legalForTypesWithMemDesc</a></div><div class="ttdeci">LegalizeRuleSet &amp; legalForTypesWithMemDesc(std::initializer_list&lt; LegalityPredicates::TypePairAndMemDesc &gt; TypesAndMemDesc)</div><div class="ttdoc">The instruction is legal when type indexes 0 and 1 along with the memory size and minimum alignment i...</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00501">LegalizerInfo.h:501</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizeRuleSet_html_a5afa3595ce58ce9b516cb34303b31f94"><div class="ttname"><a href="classllvm_1_1LegalizeRuleSet.html#a5afa3595ce58ce9b516cb34303b31f94">llvm::LegalizeRuleSet::unsupportedIf</a></div><div class="ttdeci">LegalizeRuleSet &amp; unsupportedIf(LegalityPredicate Predicate)</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00667">LegalizerInfo.h:667</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00224">AMDGPULibCalls.cpp:224</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a44a4d4c034685aa34a4e8f62b0976e6c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a44a4d4c034685aa34a4e8f62b0976e6c">llvm::AMDGPULegalizerInfo::AMDGPULegalizerInfo</a></div><div class="ttdeci">AMDGPULegalizerInfo(const GCNSubtarget &amp;ST, const GCNTargetMachine &amp;TM)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l00163">AMDGPULegalizerInfo.cpp:163</a></div></div>
<div class="ttc" id="SIDefines_8h_html_a97400ab52a53a0ee0adbaff0ae0f63e5"><div class="ttname"><a href="SIDefines_8h.html#a97400ab52a53a0ee0adbaff0ae0f63e5">FP_DENORM_FLUSH_IN_FLUSH_OUT</a></div><div class="ttdeci">#define FP_DENORM_FLUSH_IN_FLUSH_OUT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00598">SIDefines.h:598</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__node__impl_html_af719fc783be6589465137d997701a432"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">llvm::ilist_node_impl::getIterator</a></div><div class="ttdeci">self_iterator getIterator()</div><div class="ttdef"><b>Definition:</b> <a href="ilist__node_8h_source.html#l00081">ilist_node.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizeRuleSet_html_a6115e668650522afbc7b8970f039a33e"><div class="ttname"><a href="classllvm_1_1LegalizeRuleSet.html#a6115e668650522afbc7b8970f039a33e">llvm::LegalizeRuleSet::clampScalar</a></div><div class="ttdeci">LegalizeRuleSet &amp; clampScalar(unsigned TypeIdx, const LLT &amp;MinTy, const LLT &amp;MaxTy)</div><div class="ttdoc">Limit the range of scalar sizes to MinTy and MaxTy. </div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00804">LegalizerInfo.h:804</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizerHelper_html"><div class="ttname"><a href="classllvm_1_1LegalizerHelper.html">llvm::LegalizerHelper</a></div><div class="ttdef"><b>Definition:</b> <a href="LegalizerHelper_8h_source.html#l00036">LegalizerHelper.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_aed8219ac18128c2d2a0003c52146ddb4"><div class="ttname"><a href="classllvm_1_1LLT.html#aed8219ac18128c2d2a0003c52146ddb4">llvm::LLT::getAddressSpace</a></div><div class="ttdeci">unsigned getAddressSpace() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00157">LowLevelTypeImpl.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizeRuleSet_html_aac9ffa01f634953a291122d63c8df338"><div class="ttname"><a href="classllvm_1_1LegalizeRuleSet.html#aac9ffa01f634953a291122d63c8df338">llvm::LegalizeRuleSet::customIf</a></div><div class="ttdeci">LegalizeRuleSet &amp; customIf(LegalityPredicate Predicate)</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00679">LegalizerInfo.h:679</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a29d1843168921213f2b65b3d9f743bff"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a29d1843168921213f2b65b3d9f743bff">llvm::SIMachineFunctionInfo::getArgInfo</a></div><div class="ttdeci">AMDGPUFunctionArgInfo &amp; getArgInfo()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00655">SIMachineFunctionInfo.h:655</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8h_html"><div class="ttname"><a href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a></div><div class="ttdoc">The AMDGPU TargetMachine interface definition for hw codgen targets. </div></div>
<div class="ttc" id="ValueTypes_8h_html"><div class="ttname"><a href="ValueTypes_8h.html">ValueTypes.h</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bbab9b475527cd46e49f6208722a1034e92"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbab9b475527cd46e49f6208722a1034e92">llvm::SIInstrInfo::MO_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00150">SIInstrInfo.h:150</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c33e33f2b308b4ea58e1a65dcd754de"><div class="ttname"><a href="namespacellvm.html#a7c33e33f2b308b4ea58e1a65dcd754de">llvm::LegalizeMutation</a></div><div class="ttdeci">std::function&lt; std::pair&lt; unsigned, LLT &gt;(const LegalityQuery &amp;)&gt; LegalizeMutation</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00167">LegalizerInfo.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a9fffac2512fe651f0d5e37e27f5bd51c"><div class="ttname"><a href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">llvm::Function::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const</div><div class="ttdoc">getContext - Return a reference to the LLVMContext associated with this function. ...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00223">Function.cpp:223</a></div></div>
<div class="ttc" id="namespaceLegalizeActions_html"><div class="ttname"><a href="namespaceLegalizeActions.html">LegalizeActions</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ae32b6e2213ad3119a124e6e0673a5898"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ae32b6e2213ad3119a124e6e0673a5898">llvm::MachineIRBuilder::buildCopy</a></div><div class="ttdeci">MachineInstrBuilder buildCopy(const DstOp &amp;Res, const SrcOp &amp;Op)</div><div class="ttdoc">Build and insert Res = COPY Op. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00273">MachineIRBuilder.cpp:273</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizeRuleSet_html_a8a3e78f49593dd3a8d90d4b5201bd1e6"><div class="ttname"><a href="classllvm_1_1LegalizeRuleSet.html#a8a3e78f49593dd3a8d90d4b5201bd1e6">llvm::LegalizeRuleSet::minScalar</a></div><div class="ttdeci">LegalizeRuleSet &amp; minScalar(unsigned TypeIdx, const LLT &amp;Ty)</div><div class="ttdoc">Ensure the scalar is at least as wide as Ty. </div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00762">LegalizerInfo.h:762</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab1063ce5e180c89490fae50511a46a29"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab1063ce5e180c89490fae50511a46a29">llvm::MachineFunction::front</a></div><div class="ttdeci">const MachineBasicBlock &amp; front() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00663">MachineFunction.h:663</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a6f7197d20955f93cdb3d88403ce7c040"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a6f7197d20955f93cdb3d88403ce7c040">llvm::AMDGPULegalizerInfo::legalizeFrint</a></div><div class="ttdeci">bool legalizeFrint(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01356">AMDGPULegalizerInfo.cpp:1356</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizerInfo_html_a32539827696dafee94ee79c3321b4245"><div class="ttname"><a href="classllvm_1_1LegalizerInfo.html#a32539827696dafee94ee79c3321b4245">llvm::LegalizerInfo::getActionDefinitionsBuilder</a></div><div class="ttdeci">LegalizeRuleSet &amp; getActionDefinitionsBuilder(unsigned Opcode)</div><div class="ttdoc">Get the action definition builder for the given opcode. </div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8cpp_source.html#l00427">LegalizerInfo.cpp:427</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html">llvm::MachinePointerInfo</a></div><div class="ttdoc">This class contains a discriminated union of information about pointers in memory operands...</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00036">MachineMemOperand.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizeRuleSet_html_ae1f663570ab854e04ecfdf18a9823ee7"><div class="ttname"><a href="classllvm_1_1LegalizeRuleSet.html#ae1f663570ab854e04ecfdf18a9823ee7">llvm::LegalizeRuleSet::unsupportedIfMemSizeNotPow2</a></div><div class="ttdeci">LegalizeRuleSet &amp; unsupportedIfMemSizeNotPow2()</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00670">LegalizerInfo.h:670</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a86e0c21f3e1e706b8d26733726c76195"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a86e0c21f3e1e706b8d26733726c76195">llvm::MachineIRBuilder::buildUITOFP</a></div><div class="ttdeci">MachineInstrBuilder buildUITOFP(const DstOp &amp;Dst, const SrcOp &amp;Src0)</div><div class="ttdoc">Build and insert Res = G_UITOFP Src0. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01429">MachineIRBuilder.h:1429</a></div></div>
<div class="ttc" id="structllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment. </div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00040">Alignment.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00252">AMDGPUSubtarget.h:252</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a720a42e85f7e981afd61e28473b0000a"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a720a42e85f7e981afd61e28473b0000a">llvm::CmpInst::ICMP_SGT</a></div><div class="ttdoc">signed greater than </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00759">InstrTypes.h:759</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizeRuleSet_html_af56ef6d2982131944aab4e6c249d7269"><div class="ttname"><a href="classllvm_1_1LegalizeRuleSet.html#af56ef6d2982131944aab4e6c249d7269">llvm::LegalizeRuleSet::customFor</a></div><div class="ttdeci">LegalizeRuleSet &amp; customFor(std::initializer_list&lt; LLT &gt; Types)</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00685">LegalizerInfo.h:685</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_acaf57b895cd34253ab64b053aa5b992b"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#acaf57b895cd34253ab64b053aa5b992b">llvm::MachineIRBuilder::buildIntrinsic</a></div><div class="ttdeci">MachineInstrBuilder buildIntrinsic(Intrinsic::ID ID, ArrayRef&lt; Register &gt; Res, bool HasSideEffects)</div><div class="ttdoc">Build and insert either a G_INTRINSIC (if HasSideEffects is false) or G_INTRINSIC_W_SIDE_EFFECTS inst...</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00663">MachineIRBuilder.cpp:663</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a90fc707270386fb970207745d6675805"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a90fc707270386fb970207745d6675805">llvm::GCNSubtarget::hasFlatAddressSpace</a></div><div class="ttdeci">bool hasFlatAddressSpace() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00703">AMDGPUSubtarget.h:703</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a4c399f525bbcf03d72af4b303e6eeca8"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a4c399f525bbcf03d72af4b303e6eeca8">llvm::CmpInst::FCMP_OGT</a></div><div class="ttdoc">0 0 1 0 True if ordered and greater than </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00736">InstrTypes.h:736</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ae7e15853fc188dffb357d47c6081c4c4"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ae7e15853fc188dffb357d47c6081c4c4">llvm::MachineIRBuilder::buildLoad</a></div><div class="ttdeci">MachineInstrBuilder buildLoad(const DstOp &amp;Res, const SrcOp &amp;Addr, MachineMemOperand &amp;MMO)</div><div class="ttdoc">Build and insert Res = G_LOAD Addr, MMO. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00360">MachineIRBuilder.cpp:360</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_afe01ff5021b27de46ea7d862ac81dde6"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#afe01ff5021b27de46ea7d862ac81dde6">llvm::MachineIRBuilder::buildMul</a></div><div class="ttdeci">MachineInstrBuilder buildMul(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdoc">Build and insert Res = G_MUL Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01259">MachineIRBuilder.h:1259</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a2c8b088118866709d3b6f35349b59b12"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a2c8b088118866709d3b6f35349b59b12">llvm::GCNSubtarget::hasDenormModeInst</a></div><div class="ttdeci">bool hasDenormModeInst() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00639">AMDGPUSubtarget.h:639</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a34554bbf9cf7577f166fb01533dcd775"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a34554bbf9cf7577f166fb01533dcd775">llvm::MachineIRBuilder::buildICmp</a></div><div class="ttdeci">MachineInstrBuilder buildICmp(CmpInst::Predicate Pred, const DstOp &amp;Res, const SrcOp &amp;Op0, const SrcOp &amp;Op1)</div><div class="ttdoc">Build and insert a Res = G_ICMP Pred, Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00698">MachineIRBuilder.cpp:698</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1ecb35298bc4d1fe03997959e1210c87"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1ecb35298bc4d1fe03997959e1210c87">llvm::MachineInstr::setDesc</a></div><div class="ttdeci">void setDesc(const MCInstrDesc &amp;tid)</div><div class="ttdoc">Replace the instruction descriptor (thus opcode) of the current instruction with a new one...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01559">MachineInstr.h:1559</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a81a7959d3e7f624343ecdf6905e251dd"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a81a7959d3e7f624343ecdf6905e251dd">llvm::MachineIRBuilder::buildFConstant</a></div><div class="ttdeci">virtual MachineInstrBuilder buildFConstant(const DstOp &amp;Res, const ConstantFP &amp;Val)</div><div class="ttdoc">Build and insert Res = G_FCONSTANT Val. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00306">MachineIRBuilder.cpp:306</a></div></div>
<div class="ttc" id="namespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00390">Alignment.h:390</a></div></div>
<div class="ttc" id="structllvm_1_1ArgDescriptor_html_aa9bfb4bb223ce3b720ec0ff7260bce95"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html#aa9bfb4bb223ce3b720ec0ff7260bce95">llvm::ArgDescriptor::isMasked</a></div><div class="ttdeci">bool isMasked() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00085">AMDGPUArgumentUsageInfo.h:85</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6a1c7a99924a4461d3631268187042ae36">AMDGPUAS::LOCAL_ADDRESS</a></div><div class="ttdoc">Address space for local memory. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00276">AMDGPU.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_aed743474dee2c19ddbdc4e0691ca2f6e"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#aed743474dee2c19ddbdc4e0691ca2f6e">llvm::MachineIRBuilder::buildFNeg</a></div><div class="ttdeci">MachineInstrBuilder buildFNeg(const DstOp &amp;Dst, const SrcOp &amp;Src0, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdoc">Build and insert Res = G_FNEG Op0. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01399">MachineIRBuilder.h:1399</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizeRuleSet_html_a7e81ea6beb36738551abb34dcb38b5b8"><div class="ttname"><a href="classllvm_1_1LegalizeRuleSet.html#a7e81ea6beb36738551abb34dcb38b5b8">llvm::LegalizeRuleSet::minScalarSameAs</a></div><div class="ttdeci">LegalizeRuleSet &amp; minScalarSameAs(unsigned TypeIdx, unsigned LargeTypeIdx)</div><div class="ttdoc">Widen the scalar to match the size of another. </div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00817">LegalizerInfo.h:817</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8a15f3309c3ab0756b51a04de06e4e5e68"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8a15f3309c3ab0756b51a04de06e4e5e68">llvm::AMDGPU::Hwreg::ID_SHIFT_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00337">SIDefines.h:337</a></div></div>
<div class="ttc" id="namespaceLegalityPredicates_html"><div class="ttname"><a href="namespaceLegalityPredicates.html">LegalityPredicates</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21aac0a8352cc7cdb2686e5536f915725f1">llvm::AMDGPU::Hwreg::OFFSET_SHIFT_</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00344">SIDefines.h:344</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_aed5a9e2fb06e721479c6334077116c33"><div class="ttname"><a href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00108">LowLevelTypeImpl.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a15ae464950ac676919c2f0c7aafc706c"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a15ae464950ac676919c2f0c7aafc706c">llvm::CmpInst::ICMP_SLT</a></div><div class="ttdoc">signed less than </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00761">InstrTypes.h:761</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="Mem2Reg_8cpp_source.html#l00110">Mem2Reg.cpp:110</a></div></div>
<div class="ttc" id="TargetOpcodes_8h_html"><div class="ttname"><a href="TargetOpcodes_8h.html">TargetOpcodes.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a37c5a4a4fec678404ad5653355a6929b"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a37c5a4a4fec678404ad5653355a6929b">llvm::MachineIRBuilder::getTII</a></div><div class="ttdeci">const TargetInstrInfo &amp; getTII()</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00247">MachineIRBuilder.h:247</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98baf32f3fd30ae548866dc7e45092dd90b9"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baf32f3fd30ae548866dc7e45092dd90b9">llvm::AMDGPUFunctionArgInfo::KERNARG_SEGMENT_PTR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00103">AMDGPUArgumentUsageInfo.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizerHelper_html_aac36a82fb8a9d486c3b59ccab7769e4d"><div class="ttname"><a href="classllvm_1_1LegalizerHelper.html#aac36a82fb8a9d486c3b59ccab7769e4d">llvm::LegalizerHelper::lowerFMad</a></div><div class="ttdeci">LegalizeResult lowerFMad(MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerHelper_8cpp_source.html#l04123">LegalizerHelper.cpp:4123</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a7c783f32e30c9235a93f74e348f347cd"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a7c783f32e30c9235a93f74e348f347cd">llvm::MachineIRBuilder::buildAShr</a></div><div class="ttdeci">MachineInstrBuilder buildAShr(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01295">MachineIRBuilder.h:1295</a></div></div>
<div class="ttc" id="MachineIRBuilder_8h_html"><div class="ttname"><a href="MachineIRBuilder_8h.html">MachineIRBuilder.h</a></div><div class="ttdoc">This file declares the MachineIRBuilder class. </div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ad59e8e9f44e03e377ead13deda068d0e"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ad59e8e9f44e03e377ead13deda068d0e">llvm::MachineIRBuilder::buildFCmp</a></div><div class="ttdeci">MachineInstrBuilder buildFCmp(CmpInst::Predicate Pred, const DstOp &amp;Res, const SrcOp &amp;Op0, const SrcOp &amp;Op1, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdoc">Build and insert a Res = G_FCMP PredOp0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00705">MachineIRBuilder.cpp:705</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizeRuleSet_html_a1b1955725d8c86c73337fdf8aa0e3ef0"><div class="ttname"><a href="classllvm_1_1LegalizeRuleSet.html#a1b1955725d8c86c73337fdf8aa0e3ef0">llvm::LegalizeRuleSet::moreElementsIf</a></div><div class="ttdeci">LegalizeRuleSet &amp; moreElementsIf(LegalityPredicate Predicate, LegalizeMutation Mutation)</div><div class="ttdoc">Add more elements to reach the type selected by the mutation if the predicate is true. </div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00645">LegalizerInfo.h:645</a></div></div>
<div class="ttc" id="SIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1GISelChangeObserver_html_a1f637715070a99aa4140444e12697f9a"><div class="ttname"><a href="classllvm_1_1GISelChangeObserver.html#a1f637715070a99aa4140444e12697f9a">llvm::GISelChangeObserver::changingInstr</a></div><div class="ttdeci">virtual void changingInstr(MachineInstr &amp;MI)=0</div><div class="ttdoc">This instruction is about to be mutated in some way. </div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html">llvm::SITargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8h_source.html#l00023">SIISelLowering.h:23</a></div></div>
<div class="ttc" id="MipsDisassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="MipsDisassembler_8cpp_source.html#l00580">MipsDisassembler.cpp:580</a></div></div>
<div class="ttc" id="AMDGPULegalizerInfo_8h_html"><div class="ttname"><a href="AMDGPULegalizerInfo_8h.html">AMDGPULegalizerInfo.h</a></div><div class="ttdoc">This file declares the targeting of the Machinelegalizer class for AMDGPU. </div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a464ac3e6051fb78eb3ee985975d17cb2"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a464ac3e6051fb78eb3ee985975d17cb2">llvm::AMDGPULegalizerInfo::legalizeFDIV32</a></div><div class="ttdeci">bool legalizeFDIV32(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l02062">AMDGPULegalizerInfo.cpp:2062</a></div></div>
<div class="ttc" id="namespacellvm_html_ae7011440259cbae2e89a2a2c9bb93b74"><div class="ttname"><a href="namespacellvm.html#ae7011440259cbae2e89a2a2c9bb93b74">llvm::getConstantVRegVal</a></div><div class="ttdeci">Optional&lt; int64_t &gt; getConstantVRegVal(unsigned VReg, const MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">If VReg is defined by a G_CONSTANT fits in int64_t returns it. </div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00207">Utils.cpp:207</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_acd0df047ee2137d466b1f983a2c2ce34"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#acd0df047ee2137d466b1f983a2c2ce34">llvm::SITargetLowering::isFlatGlobalAddrSpace</a></div><div class="ttdeci">static bool isFlatGlobalAddrSpace(unsigned AS)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8h_source.html#l00265">SIISelLowering.h:265</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizeRuleSet_html_a84458721a72ec165f39c359c1e36268f"><div class="ttname"><a href="classllvm_1_1LegalizeRuleSet.html#a84458721a72ec165f39c359c1e36268f">llvm::LegalizeRuleSet::fewerElementsIf</a></div><div class="ttdeci">LegalizeRuleSet &amp; fewerElementsIf(LegalityPredicate Predicate, LegalizeMutation Mutation)</div><div class="ttdoc">Remove elements to reach the type selected by the mutation if the predicate is true. </div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00654">LegalizerInfo.h:654</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a275ffcfbf04498d9520302bc6968d3df"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a275ffcfbf04498d9520302bc6968d3df">llvm::SITargetLowering::isNoopAddrSpaceCast</a></div><div class="ttdeci">bool isNoopAddrSpaceCast(unsigned SrcAS, unsigned DestAS) const override</div><div class="ttdoc">Returns true if a cast between SrcAS and DestAS is a noop. </div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01341">SIISelLowering.cpp:1341</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dda7d12be6206e5b0026c71bbcd5cb76494">llvm::MachineMemOperand::MOLoad</a></div><div class="ttdoc">The memory access reads data. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00133">MachineMemOperand.h:133</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_a4a6966b99e305bd6f01fb17c645ae3da"><div class="ttname"><a href="classllvm_1_1Register.html#a4a6966b99e305bd6f01fb17c645ae3da">llvm::Register::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00115">Register.h:115</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ab9600901ed676e0820ff5e40acf0ed17"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ab9600901ed676e0820ff5e40acf0ed17">llvm::SIMachineFunctionInfo::getPreloadedValue</a></div><div class="ttdeci">std::pair&lt; const ArgDescriptor *, const TargetRegisterClass * &gt; getPreloadedValue(AMDGPUFunctionArgInfo::PreloadedValue Value) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00664">SIMachineFunctionInfo.h:664</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizeRuleSet_html_a51b92ff153c76b49d9036c331fc534c2"><div class="ttname"><a href="classllvm_1_1LegalizeRuleSet.html#a51b92ff153c76b49d9036c331fc534c2">llvm::LegalizeRuleSet::legalFor</a></div><div class="ttdeci">LegalizeRuleSet &amp; legalFor(std::initializer_list&lt; LLT &gt; Types)</div><div class="ttdoc">The instruction is legal when type index 0 is any type in the given list. </div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00485">LegalizerInfo.h:485</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizerHelper_html_a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31"><div class="ttname"><a href="classllvm_1_1LegalizerHelper.html#a97444fdd32d8610e39f82294399f3adca3d3565113157e799383dddc11c02ae31">llvm::LegalizerHelper::Legalized</a></div><div class="ttdoc">Instruction has been legalized and the MachineFunction changed. </div><div class="ttdef"><b>Definition:</b> <a href="LegalizerHelper_8h_source.html#l00044">LegalizerHelper.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00323">SIMachineFunctionInfo.h:323</a></div></div>
<div class="ttc" id="namespacellvm_1_1LegalizeMutations_html_ac48512a9f1e26744de1b6940b4adb68f"><div class="ttname"><a href="namespacellvm_1_1LegalizeMutations.html#ac48512a9f1e26744de1b6940b4adb68f">llvm::LegalizeMutations::widenScalarOrEltToNextPow2</a></div><div class="ttdeci">LegalizeMutation widenScalarOrEltToNextPow2(unsigned TypeIdx, unsigned Min=0)</div><div class="ttdoc">Widen the scalar type or vector element type for the given type index to the next power of 2...</div><div class="ttdef"><b>Definition:</b> <a href="LegalizeMutations_8cpp_source.html#l00046">LegalizeMutations.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="AMDGPULegalizerInfo_8cpp_html_a0dbe048033c8b5adaf283b8fe7de3ba1"><div class="ttname"><a href="AMDGPULegalizerInfo_8cpp.html#a0dbe048033c8b5adaf283b8fe7de3ba1">isSmallOddVector</a></div><div class="ttdeci">static LegalityPredicate isSmallOddVector(unsigned TypeIdx)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l00057">AMDGPULegalizerInfo.cpp:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a860467662b17cef898ece774ab400235"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a860467662b17cef898ece774ab400235">llvm::MachineInstrBuilder::setMIFlags</a></div><div class="ttdeci">const MachineInstrBuilder &amp; setMIFlags(unsigned Flags) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00264">MachineInstrBuilder.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a5a040cb5d61ebf76561fcb74c4a77970">llvm::AMDGPUSubtarget::SEA_ISLANDS</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00056">AMDGPUSubtarget.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizeRuleSet_html_a8001d93939045f0e2c4b82e1b5eab30a"><div class="ttname"><a href="classllvm_1_1LegalizeRuleSet.html#a8001d93939045f0e2c4b82e1b5eab30a">llvm::LegalizeRuleSet::lower</a></div><div class="ttdeci">LegalizeRuleSet &amp; lower()</div><div class="ttdoc">The instruction is lowered. </div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00535">LegalizerInfo.h:535</a></div></div>
<div class="ttc" id="structllvm_1_1LegalityQuery_html_ab28fca6f8145be28b70ad89bb0c741b0"><div class="ttname"><a href="structllvm_1_1LegalityQuery.html#ab28fca6f8145be28b70ad89bb0c741b0">llvm::LegalityQuery::Types</a></div><div class="ttdeci">ArrayRef&lt; LLT &gt; Types</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00123">LegalizerInfo.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_a0587abbded61717d8a153b7e5bfdbfed"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const</div><div class="ttdoc">Return the machine instruction descriptor that corresponds to the specified instruction opcode...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00044">MCInstrInfo.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a16532d0d8fb47080714810131b45b75b"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a16532d0d8fb47080714810131b45b75b">llvm::MachineIRBuilder::buildNot</a></div><div class="ttdeci">MachineInstrBuilder buildNot(const DstOp &amp;Dst, const SrcOp &amp;Src0)</div><div class="ttdoc">Build and insert a bitwise not, NegOne = G_CONSTANT -1 Res = G_OR Op0, NegOne. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01341">MachineIRBuilder.h:1341</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ab1fb67187fc37e569cc5171cbebba873"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ab1fb67187fc37e569cc5171cbebba873">llvm::TargetMachine::Options</a></div><div class="ttdeci">TargetOptions Options</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00103">TargetMachine.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a448a4aa9f90dbde0f77fae45b1625d88"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a448a4aa9f90dbde0f77fae45b1625d88">llvm::MachineIRBuilder::getMBB</a></div><div class="ttdeci">const MachineBasicBlock &amp; getMBB() const</div><div class="ttdoc">Getter for the basic block we currently build. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00278">MachineIRBuilder.h:278</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a33f1a3699cda99bd2c1d11a8138116bb"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a33f1a3699cda99bd2c1d11a8138116bb">llvm::MachineIRBuilder::setMBB</a></div><div class="ttdeci">void setMBB(MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Set the insertion point to the end of MBB. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00036">MachineIRBuilder.cpp:36</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_ac6b47b51bfacb6c594a3c6b8472202c1"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#ac6b47b51bfacb6c594a3c6b8472202c1">llvm::MachineIRBuilder::buildFCopysign</a></div><div class="ttdeci">MachineInstrBuilder buildFCopysign(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1)</div><div class="ttdoc">Build and insert Res = G_FCOPYSIGN Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01423">MachineIRBuilder.h:1423</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_a013b0293e193cf32d38b73b40ef50d09"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a013b0293e193cf32d38b73b40ef50d09">llvm::SITargetLowering::allowsMisalignedMemoryAccessesImpl</a></div><div class="ttdeci">bool allowsMisalignedMemoryAccessesImpl(unsigned Size, unsigned AS, unsigned Align, MachineMemOperand::Flags Flags=MachineMemOperand::MONone, bool *IsFast=nullptr) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01247">SIISelLowering.cpp:1247</a></div></div>
<div class="ttc" id="NVPTXISelLowering_8cpp_html_ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246"><div class="ttname"><a href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTXISelLowering_8cpp_source.html#l04572">NVPTXISelLowering.cpp:4572</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba71e1753b225b38eb88e67626f6cfbff0">llvm::MipsISD::Hi</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00077">MipsISelLowering.h:77</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac63dd9c4fe69bfeaac7a363fda846ac6">llvm::MachineMemOperand::MOInvariant</a></div><div class="ttdoc">The memory access always returns the same value (or traps). </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00143">MachineMemOperand.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05a8a80b27ca29fe2076b9bbdee02c65464"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05a8a80b27ca29fe2076b9bbdee02c65464">llvm::CmpInst::FCMP_ONE</a></div><div class="ttdoc">0 1 1 0 True if ordered and operands are unequal </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00740">InstrTypes.h:740</a></div></div>
<div class="ttc" id="namespacellvm_1_1LegalityPredicates_html_a3b65801c5b31890a1d1cd8a0038aee87"><div class="ttname"><a href="namespacellvm_1_1LegalityPredicates.html#a3b65801c5b31890a1d1cd8a0038aee87">llvm::LegalityPredicates::typeInSet</a></div><div class="ttdeci">LegalityPredicate typeInSet(unsigned TypeIdx, std::initializer_list&lt; LLT &gt; TypesInit)</div><div class="ttdoc">True iff the given type index is one of the specified types. </div><div class="ttdef"><b>Definition:</b> <a href="LegalityPredicates_8cpp_source.html#l00023">LegalityPredicates.cpp:23</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizeRuleSet_html_ae3b3ae26031c3fa6eebaaf218dffc10c"><div class="ttname"><a href="classllvm_1_1LegalizeRuleSet.html#ae3b3ae26031c3fa6eebaaf218dffc10c">llvm::LegalizeRuleSet::alwaysLegal</a></div><div class="ttdeci">LegalizeRuleSet &amp; alwaysLegal()</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00528">LegalizerInfo.h:528</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizeRuleSet_html_a016ac4e3e294f7704c8922a1f0c18479"><div class="ttname"><a href="classllvm_1_1LegalizeRuleSet.html#a016ac4e3e294f7704c8922a1f0c18479">llvm::LegalizeRuleSet::widenScalarIf</a></div><div class="ttdeci">LegalizeRuleSet &amp; widenScalarIf(LegalityPredicate Predicate, LegalizeMutation Mutation)</div><div class="ttdoc">Widen the scalar to the one selected by the mutation if the predicate is true. </div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00626">LegalizerInfo.h:626</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a6be291efcc6345779494105f57f85aac"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a6be291efcc6345779494105f57f85aac">llvm::MachineIRBuilder::getDataLayout</a></div><div class="ttdeci">const DataLayout &amp; getDataLayout() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00263">MachineIRBuilder.h:263</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults_html_a7751952bba0b95bc76bfb6d3a943bf87"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html#a7751952bba0b95bc76bfb6d3a943bf87">llvm::AMDGPU::SIModeRegisterDefaults::FP64FP16Denormals</a></div><div class="ttdeci">bool FP64FP16Denormals</div><div class="ttdoc">If this is set, neither input or output denormals are flushed for both f64 and f16/v2f16 instructions...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8h_source.html#l00687">AMDGPUBaseInfo.h:687</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a></div><div class="ttdoc">Address space for private memory. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00277">AMDGPU.h:277</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPUISD_html_a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db"><div class="ttname"><a href="namespacellvm_1_1AMDGPUISD.html#a739d53294bc38cd6b0b23332f9994c0ea480770519d97b188b42a1a0aa660a3db">llvm::AMDGPUISD::RCP</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00405">AMDGPUISelLowering.h:405</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html_aad03ef5cfbe6e7cad076d9e45ba06592"><div class="ttname"><a href="classllvm_1_1LLVMContext.html#aad03ef5cfbe6e7cad076d9e45ba06592">llvm::LLVMContext::diagnose</a></div><div class="ttdeci">void diagnose(const DiagnosticInfo &amp;DI)</div><div class="ttdoc">Report a message to the currently installed diagnostic handler. </div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8cpp_source.html#l00215">LLVMContext.cpp:215</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ae68d159179d37dc7969439d842e2644f"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const LLVMTargetMachine &amp; getTarget() const</div><div class="ttdoc">getTarget - Return the target machine this machine code is compiled with </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00465">MachineFunction.h:465</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ae3b0ac9c0aa471a4f05360c8dd596fa2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">llvm::MachineRegisterInfo::hasOneNonDBGUse</a></div><div class="ttdeci">bool hasOneNonDBGUse(unsigned RegNo) const</div><div class="ttdoc">hasOneNonDBGUse - Return true if there is exactly one non-Debug use of the specified register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00419">MachineRegisterInfo.cpp:419</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_aec28181fa8c84646c097212f19e379f1"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#aec28181fa8c84646c097212f19e379f1">llvm::AMDGPULegalizerInfo::legalizeExtractVectorElt</a></div><div class="ttdeci">bool legalizeExtractVectorElt(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01530">AMDGPULegalizerInfo.cpp:1530</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ad2f4d922d52fe33423474951f704b91b"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad2f4d922d52fe33423474951f704b91b">llvm::MachineInstr::getFlags</a></div><div class="ttdeci">uint16_t getFlags() const</div><div class="ttdoc">Return the MI flags bitvector. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00307">MachineInstr.h:307</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a6451bf061f754edbcd6043a20bfc663c"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a6451bf061f754edbcd6043a20bfc663c">llvm::AMDGPULegalizerInfo::legalizeFDIV16</a></div><div class="ttdeci">bool legalizeFDIV16(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01997">AMDGPULegalizerInfo.cpp:1997</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98ba99b2fc1acb49563d2e3ad89278385103"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba99b2fc1acb49563d2e3ad89278385103">llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_Y</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00115">AMDGPUArgumentUsageInfo.h:115</a></div></div>
<div class="ttc" id="classllvm_1_1CmpInst_html_a283f9a5d4d843d20c40bb4d3e364bb05aa719225e2de4059f93fd3209e1f48218"><div class="ttname"><a href="classllvm_1_1CmpInst.html#a283f9a5d4d843d20c40bb4d3e364bb05aa719225e2de4059f93fd3209e1f48218">llvm::CmpInst::ICMP_EQ</a></div><div class="ttdoc">equal </div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00753">InstrTypes.h:753</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_abd1b045c48536729160cbfc075852f4c"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#abd1b045c48536729160cbfc075852f4c">llvm::SIRegisterInfo::getWaveMaskRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getWaveMaskRegClass() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00275">SIRegisterInfo.h:275</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023a2b016c207343046b2bac45e69e76dcec">llvm::MCID::Add</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00176">MCInstrDesc.h:176</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPII_html_abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f"><div class="ttname"><a href="namespacellvm_1_1SPII.html#abc7720a71ecbcab71e6d57d909041c24a5069619ca8fdce305534f3fe85091a0f">llvm::SPII::Load</a></div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8h_source.html#l00032">SparcInstrInfo.h:32</a></div></div>
<div class="ttc" id="namespacellvm_html_af69c47ced839e86a65b94b0a33ee5c2aa2faec1f9f8cc7f8f40d521c4dd574f49"><div class="ttname"><a href="namespacellvm.html#af69c47ced839e86a65b94b0a33ee5c2aa2faec1f9f8cc7f8f40d521c4dd574f49">llvm::GlobalISelAbortMode::Enable</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a4774d239d20e55380840e775aed66efc"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a4774d239d20e55380840e775aed66efc">llvm::AMDGPULegalizerInfo::legalizeFMad</a></div><div class="ttdeci">bool legalizeFMad(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01756">AMDGPULegalizerInfo.cpp:1756</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a6fe8abe7fcd341a7f3be4120a6b79c63"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a6fe8abe7fcd341a7f3be4120a6b79c63">llvm::MachineRegisterInfo::use_instr_nodbg_begin</a></div><div class="ttdeci">use_instr_nodbg_iterator use_instr_nodbg_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00528">MachineRegisterInfo.h:528</a></div></div>
<div class="ttc" id="structllvm_1_1MachinePointerInfo_html_aa70144cee705b3f0db7f53ff3bf004e9"><div class="ttname"><a href="structllvm_1_1MachinePointerInfo.html#aa70144cee705b3f0db7f53ff3bf004e9">llvm::MachinePointerInfo::getGOT</a></div><div class="ttdeci">static MachinePointerInfo getGOT(MachineFunction &amp;MF)</div><div class="ttdoc">Return a MachinePointerInfo record that refers to a GOT entry. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00993">MachineOperand.cpp:993</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aef3211d508bc541186b4e51a07ee3631"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aef3211d508bc541186b4e51a07ee3631">llvm::MachineInstr::getIntrinsicID</a></div><div class="ttdeci">unsigned getIntrinsicID() const</div><div class="ttdoc">Returns the Intrinsic::ID for this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01664">MachineInstr.h:1664</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a570ed45b8dc6d8baf072e25d4ad8bb81"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a570ed45b8dc6d8baf072e25d4ad8bb81">llvm::MachineIRBuilder::buildFPExt</a></div><div class="ttdeci">MachineInstrBuilder buildFPExt(const DstOp &amp;Res, const SrcOp &amp;Op, Optional&lt; unsigned &gt; Flags=None)</div><div class="ttdoc">Build and insert Res = G_FPEXT Op. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00522">MachineIRBuilder.h:522</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a2bc91c8c4ae44be6b6fc4c6d9c01bc5f"><div class="ttname"><a href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">llvm::LLT::getNumElements</a></div><div class="ttdeci">uint16_t getNumElements() const</div><div class="ttdoc">Returns the number of elements in a vector LLT. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00099">LowLevelTypeImpl.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizeRuleSet_html_a2f7f429242460cff669c246a3365c76f"><div class="ttname"><a href="classllvm_1_1LegalizeRuleSet.html#a2f7f429242460cff669c246a3365c76f">llvm::LegalizeRuleSet::clampScalarOrElt</a></div><div class="ttdeci">LegalizeRuleSet &amp; clampScalarOrElt(unsigned TypeIdx, const LLT &amp;MinTy, const LLT &amp;MaxTy)</div><div class="ttdoc">Limit the range of scalar sizes to MinTy and MaxTy. </div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00811">LegalizerInfo.h:811</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98ba32b5333e2f708d7eeb05c12e415b8fd4"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98ba32b5333e2f708d7eeb05c12e415b8fd4">llvm::AMDGPUFunctionArgInfo::QUEUE_PTR</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00102">AMDGPUArgumentUsageInfo.h:102</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a33eb6083767372c564ea4bcf6c06eaf1"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a33eb6083767372c564ea4bcf6c06eaf1">llvm::MachineIRBuilder::buildAnd</a></div><div class="ttdeci">MachineInstrBuilder buildAnd(const DstOp &amp;Dst, const SrcOp &amp;Src0, const SrcOp &amp;Src1)</div><div class="ttdoc">Build and insert Res = G_AND Op0, Op1. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l01312">MachineIRBuilder.h:1312</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a7f0631599c37535974448b6bf180dad1"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a7f0631599c37535974448b6bf180dad1">llvm::MachineIRBuilder::buildMerge</a></div><div class="ttdeci">MachineInstrBuilder buildMerge(const DstOp &amp;Res, ArrayRef&lt; Register &gt; Ops)</div><div class="ttdoc">Build and insert Res = G_MERGE_VALUES Op0, ... </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00572">MachineIRBuilder.cpp:572</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_aaf94e49aaa7a9c033bb73e45f3d491c2"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#aaf94e49aaa7a9c033bb73e45f3d491c2">llvm::AMDGPUFunctionArgInfo::QueuePtr</a></div><div class="ttdeci">ArgDescriptor QueuePtr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00126">AMDGPUArgumentUsageInfo.h:126</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abc2f27ea446a79159a27f3fb39840847"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">llvm::MachineRegisterInfo::setRegClass</a></div><div class="ttdeci">void setRegClass(unsigned Reg, const TargetRegisterClass *RC)</div><div class="ttdoc">setRegClass - Set the register class of the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00058">MachineRegisterInfo.cpp:58</a></div></div>
<div class="ttc" id="namespacellvm_html_afee35431ecf461b5ea8e58d3f05e1ba1"><div class="ttname"><a href="namespacellvm.html#afee35431ecf461b5ea8e58d3f05e1ba1">llvm::LegalityPredicate</a></div><div class="ttdeci">std::function&lt; bool(const LegalityQuery &amp;)&gt; LegalityPredicate</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00165">LegalizerInfo.h:165</a></div></div>
<div class="ttc" id="AMDGPULegalizerInfo_8cpp_html_a8e4a67e6620c2b437e4b7a7707ac0914"><div class="ttname"><a href="AMDGPULegalizerInfo_8cpp.html#a8e4a67e6620c2b437e4b7a7707ac0914">numElementsNotEven</a></div><div class="ttdeci">static LegalityPredicate numElementsNotEven(unsigned TypeIdx)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l00126">AMDGPULegalizerInfo.cpp:126</a></div></div>
<div class="ttc" id="classllvm_1_1MachineIRBuilder_html_a137bf40e73f82a78b6d2227ff65aeadf"><div class="ttname"><a href="classllvm_1_1MachineIRBuilder.html#a137bf40e73f82a78b6d2227ff65aeadf">llvm::MachineIRBuilder::buildUndef</a></div><div class="ttdeci">MachineInstrBuilder buildUndef(const DstOp &amp;Res)</div><div class="ttdoc">Build and insert Res = IMPLICIT_DEF. </div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8cpp_source.html#l00568">MachineIRBuilder.cpp:568</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a04e4c3b330e658709aeaae4b96e6980e"><div class="ttname"><a href="classllvm_1_1LLT.html#a04e4c3b330e658709aeaae4b96e6980e">llvm::LLT::vector</a></div><div class="ttdeci">static LLT vector(uint16_t NumElements, unsigned ScalarSizeInBits)</div><div class="ttdoc">Get a low-level vector of some number of elements and element width. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00057">LowLevelTypeImpl.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a9694f2906cfe1d6d35bbe6742c67dff0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">llvm::MachineRegisterInfo::createGenericVirtualRegister</a></div><div class="ttdeci">Register createGenericVirtualRegister(LLT Ty, StringRef Name=&quot;&quot;)</div><div class="ttdoc">Create and return a new generic virtual register with low-level type Ty. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00188">MachineRegisterInfo.cpp:188</a></div></div>
<div class="ttc" id="classllvm_1_1GISelObserverWrapper_html"><div class="ttname"><a href="classllvm_1_1GISelObserverWrapper.html">llvm::GISelObserverWrapper</a></div><div class="ttdoc">Simple wrapper observer that takes several observers, and calls each one for each event...</div><div class="ttdef"><b>Definition:</b> <a href="GISelChangeObserver_8h_source.html#l00065">GISelChangeObserver.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bbaf8bf104f053c930813dce1aa8b9f9f7c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbaf8bf104f053c930813dce1aa8b9f9f7c">llvm::SIInstrInfo::MO_GOTPCREL32</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00154">SIInstrInfo.h:154</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98baed4ee8d30a77bb954964f9910e8cdcb6"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98baed4ee8d30a77bb954964f9910e8cdcb6">llvm::AMDGPUFunctionArgInfo::WORKITEM_ID_X</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00114">AMDGPUArgumentUsageInfo.h:114</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a04975f118b224e8cd322d1aa86f2ceb2"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a04975f118b224e8cd322d1aa86f2ceb2">llvm::AMDGPULegalizerInfo::legalizeGlobalValue</a></div><div class="ttdeci">bool legalizeGlobalValue(MachineInstr &amp;MI, MachineRegisterInfo &amp;MRI, MachineIRBuilder &amp;B) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01674">AMDGPULegalizerInfo.cpp:1674</a></div></div>
<div class="ttc" id="AMDGPULegalizerInfo_8cpp_html_ac57f2851a4be908ffca7b27eb86166e3"><div class="ttname"><a href="AMDGPULegalizerInfo_8cpp.html#ac57f2851a4be908ffca7b27eb86166e3">sizeIs</a></div><div class="ttdeci">static LegalityPredicate sizeIs(unsigned TypeIdx, unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l00051">AMDGPULegalizerInfo.cpp:51</a></div></div>
<div class="ttc" id="structllvm_1_1LegalityQuery_html_a9e26ab57991dfde2757e4790a626d6a3"><div class="ttname"><a href="structllvm_1_1LegalityQuery.html#a9e26ab57991dfde2757e4790a626d6a3">llvm::LegalityQuery::MMODescrs</a></div><div class="ttdeci">ArrayRef&lt; MemDesc &gt; MMODescrs</div><div class="ttdoc">Operations which require memory can use this to place requirements on the memory type for each MMO...</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00133">LegalizerInfo.h:133</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_aadc55ee80218e97fbccb05099877eb51"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#aadc55ee80218e97fbccb05099877eb51">llvm::GCNSubtarget::getTargetLowering</a></div><div class="ttdeci">const SITargetLowering * getTargetLowering() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00417">AMDGPUSubtarget.h:417</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_afdef738c41b02f8f089b8774974eb0cb"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#afdef738c41b02f8f089b8774974eb0cb">llvm::MachineRegisterInfo::getLiveInVirtReg</a></div><div class="ttdeci">unsigned getLiveInVirtReg(unsigned PReg) const</div><div class="ttdoc">getLiveInVirtReg - If PReg is a live-in physical register, return the corresponding live-in physical ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00460">MachineRegisterInfo.cpp:460</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1LegalizerInfo_html_affb964009c7fd4a18519fec9eaedd4e3"><div class="ttname"><a href="classllvm_1_1LegalizerInfo.html#affb964009c7fd4a18519fec9eaedd4e3">llvm::LegalizerInfo::setAction</a></div><div class="ttdeci">void setAction(const InstrAspect &amp;Aspect, LegalizeAction Action)</div><div class="ttdoc">More friendly way to set an action for common types that have an LLT representation. </div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00969">LegalizerInfo.h:969</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a018924463515df5f66f3c5a039750da8ae2d2ec42fd2de0e4c99b4c3c9cbbd04b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8ae2d2ec42fd2de0e4c99b4c3c9cbbd04b">llvm::AMDGPU::Hwreg::ID_MEM_BASES</a></div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00325">SIDefines.h:325</a></div></div>
<div class="ttc" id="AMDGPULegalizerInfo_8cpp_html_a144b2ed41ce4f22842225b0b1b117a58"><div class="ttname"><a href="AMDGPULegalizerInfo_8cpp.html#a144b2ed41ce4f22842225b0b1b117a58">vectorSmallerThan</a></div><div class="ttdeci">static LegalityPredicate vectorSmallerThan(unsigned TypeIdx, unsigned Size)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l00112">AMDGPULegalizerInfo.cpp:112</a></div></div>
<div class="ttc" id="namespacellvm_1_1LegalizeActions_html_a834a0e3032e20fe88a0c931e8f246654a167074ba3b742859ff5dbe464381e107"><div class="ttname"><a href="namespacellvm_1_1LegalizeActions.html#a834a0e3032e20fe88a0c931e8f246654a167074ba3b742859ff5dbe464381e107">llvm::LegalizeActions::Legal</a></div><div class="ttdoc">The operation is expected to be selectable directly by the target, and no transformation is necessary...</div><div class="ttdef"><b>Definition:</b> <a href="LegalizerInfo_8h_source.html#l00048">LegalizerInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a33365204be9cb132de322e3713253b57"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a33365204be9cb132de322e3713253b57">llvm::MachineInstr::getFlag</a></div><div class="ttdeci">bool getFlag(MIFlag Flag) const</div><div class="ttdoc">Return whether an MI flag is set. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00312">MachineInstr.h:312</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPULegalizerInfo_html_a182c705733c050fc0349f2e95fa2883e"><div class="ttname"><a href="classllvm_1_1AMDGPULegalizerInfo.html#a182c705733c050fc0349f2e95fa2883e">llvm::AMDGPULegalizerInfo::getLiveInRegister</a></div><div class="ttdeci">Register getLiveInRegister(MachineRegisterInfo &amp;MRI, Register Reg, LLT Ty) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULegalizerInfo_8cpp_source.html#l01830">AMDGPULegalizerInfo.cpp:1830</a></div></div>
<div class="ttc" id="classllvm_1_1GISelChangeObserver_html_a45a05a932f80f51023592ff5131d56a5"><div class="ttname"><a href="classllvm_1_1GISelChangeObserver.html#a45a05a932f80f51023592ff5131d56a5">llvm::GISelChangeObserver::changedInstr</a></div><div class="ttdeci">virtual void changedInstr(MachineInstr &amp;MI)=0</div><div class="ttdoc">This instruction was mutated in some way. </div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a></div><div class="ttdoc">Address space for constant memory (VTX2). </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00275">AMDGPU.h:275</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="namespacellvm_1_1LegalityPredicates_html_a7fe85e30d27726cff2560b3a859f6d90"><div class="ttname"><a href="namespacellvm_1_1LegalityPredicates.html#a7fe85e30d27726cff2560b3a859f6d90">llvm::LegalityPredicates::sameSize</a></div><div class="ttdeci">LegalityPredicate sameSize(unsigned TypeIdx0, unsigned TypeIdx1)</div><div class="ttdoc">True iff the specified type indices are both the same bit size. </div><div class="ttdef"><b>Definition:</b> <a href="LegalityPredicates_8cpp_source.html#l00129">LegalityPredicates.cpp:129</a></div></div>
<div class="ttc" id="classllvm_1_1SITargetLowering_html_acf18fd06c03bc65cbbf30fe2dc9201e0"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#acf18fd06c03bc65cbbf30fe2dc9201e0">llvm::SITargetLowering::shouldEmitPCReloc</a></div><div class="ttdeci">bool shouldEmitPCReloc(const GlobalValue *GV) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l04450">SIISelLowering.cpp:4450</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:28 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
