

================================================================
== Vitis HLS Report for 'ClefiaF1Xor_2'
================================================================
* Date:           Tue Dec  6 21:01:24 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    586|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    245|    -|
|Register         |        -|    -|     208|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     208|    831|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |clefia_s0_U  |ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |clefia_s1_U  |ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                     |        2|  0|   0|    0|   512|   16|     2|         4096|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln117_1_fu_403_p2      |         +|   0|  0|  13|           5|           2|
    |add_ln117_2_fu_413_p2      |         +|   0|  0|  13|           5|           2|
    |add_ln117_fu_378_p2        |         +|   0|  0|  13|           5|           1|
    |add_ln124_29_fu_341_p2     |         +|   0|  0|  14|           9|           1|
    |add_ln124_30_fu_358_p2     |         +|   0|  0|  13|           5|           2|
    |add_ln124_31_fu_389_p2     |         +|   0|  0|  14|           9|           2|
    |add_ln124_32_fu_368_p2     |         +|   0|  0|  13|           5|           2|
    |add_ln124_33_fu_423_p2     |         +|   0|  0|  14|           9|           2|
    |add_ln124_34_fu_946_p2     |         +|   0|  0|  13|           5|           3|
    |add_ln124_35_fu_1012_p2    |         +|   0|  0|  13|           5|           3|
    |add_ln124_36_fu_1022_p2    |         +|   0|  0|  13|           5|           3|
    |add_ln124_37_fu_1063_p2    |         +|   0|  0|  13|           5|           3|
    |add_ln124_38_fu_1053_p2    |         +|   0|  0|  13|           5|           3|
    |add_ln124_39_fu_1094_p2    |         +|   0|  0|  13|           5|           3|
    |add_ln124_fu_322_p2        |         +|   0|  0|  13|           5|           1|
    |add_ln185_1_fu_936_p2      |         +|   0|  0|  13|           5|           3|
    |add_ln185_fu_974_p2        |         +|   0|  0|  13|           5|           3|
    |select_ln131_12_fu_622_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_13_fu_664_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_14_fu_702_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_15_fu_820_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_16_fu_862_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_17_fu_904_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_18_fu_452_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_19_fu_494_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_20_fu_536_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_21_fu_744_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_22_fu_786_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_fu_580_p3     |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |grp_fu_302_p2              |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_33_fu_556_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_34_fu_1005_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_35_fu_1046_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_36_fu_1087_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_37_fu_1118_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_52_fu_984_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_53_fu_989_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_54_fu_994_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_55_fu_1000_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_56_fu_1032_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_57_fu_1037_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_58_fu_956_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_59_fu_1042_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_60_fu_1073_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_61_fu_1078_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_62_fu_1083_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_63_fu_1104_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_64_fu_1109_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_65_fu_1114_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_fu_352_p2        |       xor|   0|  0|   8|           8|           8|
    |xor_ln132_12_fu_616_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_13_fu_658_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_14_fu_696_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_15_fu_814_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_16_fu_856_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_17_fu_898_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_18_fu_446_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_19_fu_488_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_20_fu_530_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_21_fu_738_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_22_fu_780_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_fu_574_p2        |       xor|   0|  0|   8|           8|           4|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 586|         374|         353|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |clefia_s0_address0       |  14|          3|    8|         24|
    |clefia_s1_address0       |  14|          3|    8|         24|
    |dst_address0             |  25|          5|    5|         25|
    |dst_address1             |  25|          5|    5|         25|
    |dst_d0                   |  20|          4|    8|         32|
    |dst_d1                   |  20|          4|    8|         32|
    |reg_297                  |   9|          2|    8|         16|
    |rk_address0              |  25|          5|    9|         45|
    |src_address0             |  25|          5|    5|         25|
    |src_address1             |  25|          5|    5|         25|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 245|         50|   72|        282|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                               |  4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg             |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |  1|   0|    1|          0|
    |ap_port_reg_dst_offset                  |  5|   0|    5|          0|
    |dst_offset_read_reg_1155                |  5|   0|    5|          0|
    |dst_offset_read_reg_1155_pp0_iter1_reg  |  5|   0|    5|          0|
    |reg_297                                 |  8|   0|    8|          0|
    |reg_308                                 |  8|   0|    8|          0|
    |rk_offset_cast_reg_1165                 |  8|   0|    9|          1|
    |rk_offset_read_reg_1125                 |  8|   0|    8|          0|
    |src_load_3_reg_1196                     |  8|   0|    8|          0|
    |src_offset_read_reg_1130                |  5|   0|    5|          0|
    |src_offset_read_reg_1130_pp0_iter1_reg  |  5|   0|    5|          0|
    |tmp_35_reg_1263                         |  1|   0|    1|          0|
    |tmp_43_reg_1310                         |  1|   0|    1|          0|
    |tmp_49_reg_1232                         |  1|   0|    1|          0|
    |tmp_53_reg_1289                         |  1|   0|    1|          0|
    |trunc_ln134_13_reg_1258                 |  7|   0|    7|          0|
    |trunc_ln134_17_reg_1305                 |  7|   0|    7|          0|
    |trunc_ln134_20_reg_1227                 |  7|   0|    7|          0|
    |trunc_ln134_22_reg_1284                 |  7|   0|    7|          0|
    |x_assign_1_reg_1299                     |  8|   0|    8|          0|
    |x_assign_3_reg_1221                     |  8|   0|    8|          0|
    |x_assign_3_reg_1221_pp0_iter1_reg       |  8|   0|    8|          0|
    |x_assign_9_reg_1278                     |  8|   0|    8|          0|
    |x_assign_s_reg_1252                     |  8|   0|    8|          0|
    |xor_ln124_33_reg_1237                   |  8|   0|    8|          0|
    |xor_ln124_54_reg_1331                   |  8|   0|    8|          0|
    |xor_ln124_58_reg_1325                   |  8|   0|    8|          0|
    |xor_ln124_reg_1176                      |  8|   0|    8|          0|
    |z_4_reg_1242                            |  8|   0|    8|          0|
    |z_5_reg_1268                            |  8|   0|    8|          0|
    |z_6_reg_1294                            |  8|   0|    8|          0|
    |z_reg_1211                              |  8|   0|    8|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   |208|   0|  209|          1|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------+-----+-----+------------+---------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  ClefiaF1Xor.2|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  ClefiaF1Xor.2|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  ClefiaF1Xor.2|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  ClefiaF1Xor.2|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  ClefiaF1Xor.2|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  ClefiaF1Xor.2|  return value|
|ap_ce         |   in|    1|  ap_ctrl_hs|  ClefiaF1Xor.2|  return value|
|dst_address0  |  out|    5|   ap_memory|            dst|         array|
|dst_ce0       |  out|    1|   ap_memory|            dst|         array|
|dst_we0       |  out|    1|   ap_memory|            dst|         array|
|dst_d0        |  out|    8|   ap_memory|            dst|         array|
|dst_address1  |  out|    5|   ap_memory|            dst|         array|
|dst_ce1       |  out|    1|   ap_memory|            dst|         array|
|dst_we1       |  out|    1|   ap_memory|            dst|         array|
|dst_d1        |  out|    8|   ap_memory|            dst|         array|
|dst_offset    |   in|    5|     ap_none|     dst_offset|        scalar|
|src_address0  |  out|    5|   ap_memory|            src|         array|
|src_ce0       |  out|    1|   ap_memory|            src|         array|
|src_q0        |   in|    8|   ap_memory|            src|         array|
|src_address1  |  out|    5|   ap_memory|            src|         array|
|src_ce1       |  out|    1|   ap_memory|            src|         array|
|src_q1        |   in|    8|   ap_memory|            src|         array|
|src_offset    |   in|    5|     ap_none|     src_offset|        scalar|
|rk_address0   |  out|    9|   ap_memory|             rk|         array|
|rk_ce0        |  out|    1|   ap_memory|             rk|         array|
|rk_q0         |   in|    8|   ap_memory|             rk|         array|
|rk_offset     |   in|    8|     ap_none|      rk_offset|        scalar|
+--------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 4, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.10>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rk_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rk_offset"   --->   Operation 10 'read' 'rk_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %src_offset"   --->   Operation 11 'read' 'src_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rk_offset_cast1 = zext i8 %rk_offset_read"   --->   Operation 12 'zext' 'rk_offset_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_offset_cast = zext i5 %src_offset_read"   --->   Operation 13 'zext' 'src_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %rk_offset_cast1" [clefia.c:121]   --->   Operation 14 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i8 %src, i64 0, i64 %src_offset_cast" [clefia.c:114]   --->   Operation 15 'getelementptr' 'src_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.78ns)   --->   "%add_ln124 = add i5 %src_offset_read, i5 1" [clefia.c:124]   --->   Operation 16 'add' 'add_ln124' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i5 %add_ln124" [clefia.c:124]   --->   Operation 17 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%src_addr_1 = getelementptr i8 %src, i64 0, i64 %zext_ln124" [clefia.c:124]   --->   Operation 18 'getelementptr' 'src_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%src_load = load i5 %src_addr" [clefia.c:124]   --->   Operation 19 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%rk_load = load i9 %rk_addr" [clefia.c:124]   --->   Operation 20 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%src_load_1 = load i5 %src_addr_1" [clefia.c:124]   --->   Operation 21 'load' 'src_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%dst_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %dst_offset"   --->   Operation 22 'read' 'dst_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%dst_offset_cast = zext i5 %dst_offset_read"   --->   Operation 23 'zext' 'dst_offset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%rk_offset_cast = zext i8 %rk_offset_read"   --->   Operation 24 'zext' 'rk_offset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i8 %dst, i64 0, i64 %dst_offset_cast" [clefia.c:114]   --->   Operation 25 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (2.32ns)   --->   "%src_load = load i5 %src_addr" [clefia.c:124]   --->   Operation 26 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 27 [1/1] (1.91ns)   --->   "%add_ln124_29 = add i9 %rk_offset_cast, i9 1" [clefia.c:124]   --->   Operation 27 'add' 'add_ln124_29' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln124_32 = zext i9 %add_ln124_29" [clefia.c:124]   --->   Operation 28 'zext' 'zext_ln124_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%rk_addr_29 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_32" [clefia.c:124]   --->   Operation 29 'getelementptr' 'rk_addr_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (3.25ns)   --->   "%rk_load = load i9 %rk_addr" [clefia.c:124]   --->   Operation 30 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_2 : Operation 31 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %rk_load, i8 %src_load" [clefia.c:124]   --->   Operation 31 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.78ns)   --->   "%add_ln124_30 = add i5 %src_offset_read, i5 2" [clefia.c:124]   --->   Operation 32 'add' 'add_ln124_30' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln124_33 = zext i5 %add_ln124_30" [clefia.c:124]   --->   Operation 33 'zext' 'zext_ln124_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%src_addr_2 = getelementptr i8 %src, i64 0, i64 %zext_ln124_33" [clefia.c:124]   --->   Operation 34 'getelementptr' 'src_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/2] (2.32ns)   --->   "%src_load_1 = load i5 %src_addr_1" [clefia.c:124]   --->   Operation 35 'load' 'src_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%rk_load_4 = load i9 %rk_addr_29" [clefia.c:124]   --->   Operation 36 'load' 'rk_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_2 : Operation 37 [1/1] (1.78ns)   --->   "%add_ln124_32 = add i5 %src_offset_read, i5 3" [clefia.c:124]   --->   Operation 37 'add' 'add_ln124_32' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln124_35 = zext i5 %add_ln124_32" [clefia.c:124]   --->   Operation 38 'zext' 'zext_ln124_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%src_addr_3 = getelementptr i8 %src, i64 0, i64 %zext_ln124_35" [clefia.c:124]   --->   Operation 39 'getelementptr' 'src_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (2.32ns)   --->   "%src_load_2 = load i5 %src_addr_2" [clefia.c:124]   --->   Operation 40 'load' 'src_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 41 [2/2] (2.32ns)   --->   "%src_load_3 = load i5 %src_addr_3" [clefia.c:124]   --->   Operation 41 'load' 'src_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 42 [1/1] (1.78ns)   --->   "%add_ln117 = add i5 %dst_offset_read, i5 1" [clefia.c:117]   --->   Operation 42 'add' 'add_ln117' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i5 %add_ln117" [clefia.c:117]   --->   Operation 43 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%dst_addr_1 = getelementptr i8 %dst, i64 0, i64 %zext_ln117" [clefia.c:117]   --->   Operation 44 'getelementptr' 'dst_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load, i5 %dst_addr" [clefia.c:117]   --->   Operation 45 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 46 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_1, i5 %dst_addr_1" [clefia.c:117]   --->   Operation 46 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 5.16>
ST_3 : Operation 47 [1/1] (1.91ns)   --->   "%add_ln124_31 = add i9 %rk_offset_cast, i9 2" [clefia.c:124]   --->   Operation 47 'add' 'add_ln124_31' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln124_34 = zext i9 %add_ln124_31" [clefia.c:124]   --->   Operation 48 'zext' 'zext_ln124_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%rk_addr_30 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_34" [clefia.c:124]   --->   Operation 49 'getelementptr' 'rk_addr_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (3.25ns)   --->   "%rk_load_4 = load i9 %rk_addr_29" [clefia.c:124]   --->   Operation 50 'load' 'rk_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_3 : Operation 51 [1/1] (0.99ns)   --->   "%xor_ln124_31 = xor i8 %rk_load_4, i8 %src_load_1" [clefia.c:124]   --->   Operation 51 'xor' 'xor_ln124_31' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/2] (2.32ns)   --->   "%src_load_2 = load i5 %src_addr_2" [clefia.c:124]   --->   Operation 52 'load' 'src_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 53 [2/2] (3.25ns)   --->   "%rk_load_5 = load i9 %rk_addr_30" [clefia.c:124]   --->   Operation 53 'load' 'rk_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_3 : Operation 54 [1/2] (2.32ns)   --->   "%src_load_3 = load i5 %src_addr_3" [clefia.c:124]   --->   Operation 54 'load' 'src_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i8 %xor_ln124" [clefia.c:173]   --->   Operation 55 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173" [clefia.c:173]   --->   Operation 56 'getelementptr' 'clefia_s1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (3.25ns)   --->   "%z = load i8 %clefia_s1_addr" [clefia.c:173]   --->   Operation 57 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 58 [1/1] (1.78ns)   --->   "%add_ln117_1 = add i5 %dst_offset_read, i5 2" [clefia.c:117]   --->   Operation 58 'add' 'add_ln117_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln117_1 = zext i5 %add_ln117_1" [clefia.c:117]   --->   Operation 59 'zext' 'zext_ln117_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%dst_addr_2 = getelementptr i8 %dst, i64 0, i64 %zext_ln117_1" [clefia.c:117]   --->   Operation 60 'getelementptr' 'dst_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.78ns)   --->   "%add_ln117_2 = add i5 %dst_offset_read, i5 3" [clefia.c:117]   --->   Operation 61 'add' 'add_ln117_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln117_2 = zext i5 %add_ln117_2" [clefia.c:117]   --->   Operation 62 'zext' 'zext_ln117_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%dst_addr_3 = getelementptr i8 %dst, i64 0, i64 %zext_ln117_2" [clefia.c:117]   --->   Operation 63 'getelementptr' 'dst_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_2, i5 %dst_addr_2" [clefia.c:117]   --->   Operation 64 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 65 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_3, i5 %dst_addr_3" [clefia.c:117]   --->   Operation 65 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 6.99>
ST_4 : Operation 66 [1/1] (1.91ns)   --->   "%add_ln124_33 = add i9 %rk_offset_cast, i9 3" [clefia.c:124]   --->   Operation 66 'add' 'add_ln124_33' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln124_36 = zext i9 %add_ln124_33" [clefia.c:124]   --->   Operation 67 'zext' 'zext_ln124_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%rk_addr_31 = getelementptr i8 %rk, i64 0, i64 %zext_ln124_36" [clefia.c:124]   --->   Operation 68 'getelementptr' 'rk_addr_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/2] (3.25ns)   --->   "%rk_load_5 = load i9 %rk_addr_30" [clefia.c:124]   --->   Operation 69 'load' 'rk_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_4 : Operation 70 [1/1] (0.99ns)   --->   "%xor_ln124_32 = xor i8 %rk_load_5, i8 %src_load_2" [clefia.c:124]   --->   Operation 70 'xor' 'xor_ln124_32' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [2/2] (3.25ns)   --->   "%rk_load_6 = load i9 %rk_addr_31" [clefia.c:124]   --->   Operation 71 'load' 'rk_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_4 : Operation 72 [1/2] (3.25ns)   --->   "%z = load i8 %clefia_s1_addr" [clefia.c:173]   --->   Operation 72 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i8 %xor_ln124_31" [clefia.c:174]   --->   Operation 73 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174" [clefia.c:174]   --->   Operation 74 'getelementptr' 'clefia_s0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (3.25ns)   --->   "%z_4 = load i8 %clefia_s0_addr" [clefia.c:174]   --->   Operation 75 'load' 'z_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_18)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7" [clefia.c:131]   --->   Operation 76 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_18)   --->   "%xor_ln132_18 = xor i8 %z, i8 14" [clefia.c:132]   --->   Operation 77 'xor' 'xor_ln132_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_18 = select i1 %tmp_44, i8 %xor_ln132_18, i8 %z" [clefia.c:131]   --->   Operation 78 'select' 'select_ln131_18' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln134_18 = trunc i8 %select_ln131_18" [clefia.c:134]   --->   Operation 79 'trunc' 'trunc_ln134_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_18, i32 7" [clefia.c:134]   --->   Operation 80 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%x_assign_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_18, i1 %tmp_45" [clefia.c:134]   --->   Operation 81 'bitconcatenate' 'x_assign_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_19)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_18, i32 6" [clefia.c:131]   --->   Operation 82 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_19)   --->   "%xor_ln132_19 = xor i8 %x_assign_3, i8 14" [clefia.c:132]   --->   Operation 83 'xor' 'xor_ln132_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_19 = select i1 %tmp_46, i8 %xor_ln132_19, i8 %x_assign_3" [clefia.c:131]   --->   Operation 84 'select' 'select_ln131_19' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln134_19 = trunc i8 %select_ln131_19" [clefia.c:134]   --->   Operation 85 'trunc' 'trunc_ln134_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_19, i32 7" [clefia.c:134]   --->   Operation 86 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%x_assign_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_19, i1 %tmp_47" [clefia.c:134]   --->   Operation 87 'bitconcatenate' 'x_assign_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_20)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_19, i32 6" [clefia.c:131]   --->   Operation 88 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_20)   --->   "%xor_ln132_20 = xor i8 %x_assign_4, i8 14" [clefia.c:132]   --->   Operation 89 'xor' 'xor_ln132_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_20 = select i1 %tmp_48, i8 %xor_ln132_20, i8 %x_assign_4" [clefia.c:131]   --->   Operation 90 'select' 'select_ln131_20' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln134_20 = trunc i8 %select_ln131_20" [clefia.c:134]   --->   Operation 91 'trunc' 'trunc_ln134_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_20, i32 7" [clefia.c:134]   --->   Operation 92 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.99>
ST_5 : Operation 93 [1/2] (3.25ns)   --->   "%rk_load_6 = load i9 %rk_addr_31" [clefia.c:124]   --->   Operation 93 'load' 'rk_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_5 : Operation 94 [1/1] (0.99ns)   --->   "%xor_ln124_33 = xor i8 %rk_load_6, i8 %src_load_3" [clefia.c:124]   --->   Operation 94 'xor' 'xor_ln124_33' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/2] (3.25ns)   --->   "%z_4 = load i8 %clefia_s0_addr" [clefia.c:174]   --->   Operation 95 'load' 'z_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i8 %xor_ln124_32" [clefia.c:175]   --->   Operation 96 'zext' 'zext_ln175' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%clefia_s1_addr_1 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175" [clefia.c:175]   --->   Operation 97 'getelementptr' 'clefia_s1_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [2/2] (3.25ns)   --->   "%z_5 = load i8 %clefia_s1_addr_1" [clefia.c:175]   --->   Operation 98 'load' 'z_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_4, i32 7" [clefia.c:131]   --->   Operation 99 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%xor_ln132 = xor i8 %z_4, i8 14" [clefia.c:132]   --->   Operation 100 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_4" [clefia.c:131]   --->   Operation 101 'select' 'select_ln131' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i8 %select_ln131" [clefia.c:134]   --->   Operation 102 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7" [clefia.c:134]   --->   Operation 103 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_31" [clefia.c:134]   --->   Operation 104 'bitconcatenate' 'x_assign_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_12)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6" [clefia.c:131]   --->   Operation 105 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_12)   --->   "%xor_ln132_12 = xor i8 %x_assign_s, i8 14" [clefia.c:132]   --->   Operation 106 'xor' 'xor_ln132_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_12 = select i1 %tmp_32, i8 %xor_ln132_12, i8 %x_assign_s" [clefia.c:131]   --->   Operation 107 'select' 'select_ln131_12' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln134_12 = trunc i8 %select_ln131_12" [clefia.c:134]   --->   Operation 108 'trunc' 'trunc_ln134_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_12, i32 7" [clefia.c:134]   --->   Operation 109 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%x_assign_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_12, i1 %tmp_33" [clefia.c:134]   --->   Operation 110 'bitconcatenate' 'x_assign_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_13)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_12, i32 6" [clefia.c:131]   --->   Operation 111 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_13)   --->   "%xor_ln132_13 = xor i8 %x_assign_8, i8 14" [clefia.c:132]   --->   Operation 112 'xor' 'xor_ln132_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_13 = select i1 %tmp_34, i8 %xor_ln132_13, i8 %x_assign_8" [clefia.c:131]   --->   Operation 113 'select' 'select_ln131_13' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln134_13 = trunc i8 %select_ln131_13" [clefia.c:134]   --->   Operation 114 'trunc' 'trunc_ln134_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_13, i32 7" [clefia.c:134]   --->   Operation 115 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.99>
ST_6 : Operation 116 [1/2] (3.25ns)   --->   "%z_5 = load i8 %clefia_s1_addr_1" [clefia.c:175]   --->   Operation 116 'load' 'z_5' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i8 %xor_ln124_33" [clefia.c:176]   --->   Operation 117 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%clefia_s0_addr_1 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176" [clefia.c:176]   --->   Operation 118 'getelementptr' 'clefia_s0_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [2/2] (3.25ns)   --->   "%z_6 = load i8 %clefia_s0_addr_1" [clefia.c:176]   --->   Operation 119 'load' 'z_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_14)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_5, i32 7" [clefia.c:131]   --->   Operation 120 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_14)   --->   "%xor_ln132_14 = xor i8 %z_5, i8 14" [clefia.c:132]   --->   Operation 121 'xor' 'xor_ln132_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_14 = select i1 %tmp_36, i8 %xor_ln132_14, i8 %z_5" [clefia.c:131]   --->   Operation 122 'select' 'select_ln131_14' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln134_14 = trunc i8 %select_ln131_14" [clefia.c:134]   --->   Operation 123 'trunc' 'trunc_ln134_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_14, i32 7" [clefia.c:134]   --->   Operation 124 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%x_assign_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_14, i1 %tmp_37" [clefia.c:134]   --->   Operation 125 'bitconcatenate' 'x_assign_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_21)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_14, i32 6" [clefia.c:131]   --->   Operation 126 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_21)   --->   "%xor_ln132_21 = xor i8 %x_assign_9, i8 14" [clefia.c:132]   --->   Operation 127 'xor' 'xor_ln132_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_21 = select i1 %tmp_50, i8 %xor_ln132_21, i8 %x_assign_9" [clefia.c:131]   --->   Operation 128 'select' 'select_ln131_21' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln134_21 = trunc i8 %select_ln131_21" [clefia.c:134]   --->   Operation 129 'trunc' 'trunc_ln134_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_21, i32 7" [clefia.c:134]   --->   Operation 130 'bitselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%x_assign_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_21, i1 %tmp_51" [clefia.c:134]   --->   Operation 131 'bitconcatenate' 'x_assign_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_22)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_21, i32 6" [clefia.c:131]   --->   Operation 132 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_22)   --->   "%xor_ln132_22 = xor i8 %x_assign_5, i8 14" [clefia.c:132]   --->   Operation 133 'xor' 'xor_ln132_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_22 = select i1 %tmp_52, i8 %xor_ln132_22, i8 %x_assign_5" [clefia.c:131]   --->   Operation 134 'select' 'select_ln131_22' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln134_22 = trunc i8 %select_ln131_22" [clefia.c:134]   --->   Operation 135 'trunc' 'trunc_ln134_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_22, i32 7" [clefia.c:134]   --->   Operation 136 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.99>
ST_7 : Operation 137 [1/2] (3.25ns)   --->   "%z_6 = load i8 %clefia_s0_addr_1" [clefia.c:176]   --->   Operation 137 'load' 'z_6' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_15)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_6, i32 7" [clefia.c:131]   --->   Operation 138 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_15)   --->   "%xor_ln132_15 = xor i8 %z_6, i8 14" [clefia.c:132]   --->   Operation 139 'xor' 'xor_ln132_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_15 = select i1 %tmp_38, i8 %xor_ln132_15, i8 %z_6" [clefia.c:131]   --->   Operation 140 'select' 'select_ln131_15' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln134_15 = trunc i8 %select_ln131_15" [clefia.c:134]   --->   Operation 141 'trunc' 'trunc_ln134_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_15, i32 7" [clefia.c:134]   --->   Operation 142 'bitselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%x_assign_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_15, i1 %tmp_39" [clefia.c:134]   --->   Operation 143 'bitconcatenate' 'x_assign_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_16)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_15, i32 6" [clefia.c:131]   --->   Operation 144 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_16)   --->   "%xor_ln132_16 = xor i8 %x_assign_1, i8 14" [clefia.c:132]   --->   Operation 145 'xor' 'xor_ln132_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_16 = select i1 %tmp_40, i8 %xor_ln132_16, i8 %x_assign_1" [clefia.c:131]   --->   Operation 146 'select' 'select_ln131_16' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln134_16 = trunc i8 %select_ln131_16" [clefia.c:134]   --->   Operation 147 'trunc' 'trunc_ln134_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_16, i32 7" [clefia.c:134]   --->   Operation 148 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%x_assign_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_16, i1 %tmp_41" [clefia.c:134]   --->   Operation 149 'bitconcatenate' 'x_assign_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_17)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_16, i32 6" [clefia.c:131]   --->   Operation 150 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_17)   --->   "%xor_ln132_17 = xor i8 %x_assign_2, i8 14" [clefia.c:132]   --->   Operation 151 'xor' 'xor_ln132_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_17 = select i1 %tmp_42, i8 %xor_ln132_17, i8 %x_assign_2" [clefia.c:131]   --->   Operation 152 'select' 'select_ln131_17' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln134_17 = trunc i8 %select_ln131_17" [clefia.c:134]   --->   Operation 153 'trunc' 'trunc_ln134_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_17, i32 7" [clefia.c:134]   --->   Operation 154 'bitselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%or_ln134_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_20, i1 %tmp_49" [clefia.c:134]   --->   Operation 155 'bitconcatenate' 'or_ln134_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%or_ln134_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_22, i1 %tmp_53" [clefia.c:134]   --->   Operation 156 'bitconcatenate' 'or_ln134_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (1.78ns)   --->   "%add_ln185_1 = add i5 %src_offset_read, i5 4" [clefia.c:185]   --->   Operation 157 'add' 'add_ln185_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln185_1 = zext i5 %add_ln185_1" [clefia.c:185]   --->   Operation 158 'zext' 'zext_ln185_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%src_addr_4 = getelementptr i8 %src, i64 0, i64 %zext_ln185_1" [clefia.c:185]   --->   Operation 159 'getelementptr' 'src_addr_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (1.78ns)   --->   "%add_ln124_34 = add i5 %src_offset_read, i5 5" [clefia.c:124]   --->   Operation 160 'add' 'add_ln124_34' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln124_37 = zext i5 %add_ln124_34" [clefia.c:124]   --->   Operation 161 'zext' 'zext_ln124_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%src_addr_5 = getelementptr i8 %src, i64 0, i64 %zext_ln124_37" [clefia.c:124]   --->   Operation 162 'getelementptr' 'src_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [2/2] (2.32ns)   --->   "%src_load_4 = load i5 %src_addr_4" [clefia.c:124]   --->   Operation 163 'load' 'src_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 164 [2/2] (2.32ns)   --->   "%src_load_5 = load i5 %src_addr_5" [clefia.c:124]   --->   Operation 164 'load' 'src_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 165 [1/1] (0.99ns)   --->   "%xor_ln124_58 = xor i8 %or_ln134_7, i8 %or_ln134_9" [clefia.c:124]   --->   Operation 165 'xor' 'xor_ln124_58' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.63>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_13, i1 %tmp_35" [clefia.c:134]   --->   Operation 166 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (0.00ns)   --->   "%or_ln134_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_17, i1 %tmp_43" [clefia.c:134]   --->   Operation 167 'bitconcatenate' 'or_ln134_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 168 [1/1] (1.78ns)   --->   "%add_ln185 = add i5 %dst_offset_read, i5 4" [clefia.c:185]   --->   Operation 168 'add' 'add_ln185' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i5 %add_ln185" [clefia.c:185]   --->   Operation 169 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%dst_addr_4 = getelementptr i8 %dst, i64 0, i64 %zext_ln185" [clefia.c:185]   --->   Operation 170 'getelementptr' 'dst_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/2] (2.32ns)   --->   "%src_load_4 = load i5 %src_addr_4" [clefia.c:124]   --->   Operation 171 'load' 'src_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_34)   --->   "%xor_ln124_52 = xor i8 %src_load_4, i8 %x_assign_9" [clefia.c:124]   --->   Operation 172 'xor' 'xor_ln124_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_34)   --->   "%xor_ln124_53 = xor i8 %xor_ln124_52, i8 %z" [clefia.c:124]   --->   Operation 173 'xor' 'xor_ln124_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (0.99ns)   --->   "%xor_ln124_54 = xor i8 %or_ln, i8 %or_ln134_4" [clefia.c:124]   --->   Operation 174 'xor' 'xor_ln124_54' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_34)   --->   "%xor_ln124_55 = xor i8 %xor_ln124_54, i8 %x_assign_1" [clefia.c:124]   --->   Operation 175 'xor' 'xor_ln124_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_34 = xor i8 %xor_ln124_55, i8 %xor_ln124_53" [clefia.c:124]   --->   Operation 176 'xor' 'xor_ln124_34' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (1.78ns)   --->   "%add_ln124_35 = add i5 %dst_offset_read, i5 5" [clefia.c:124]   --->   Operation 177 'add' 'add_ln124_35' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln124_38 = zext i5 %add_ln124_35" [clefia.c:124]   --->   Operation 178 'zext' 'zext_ln124_38' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%dst_addr_5 = getelementptr i8 %dst, i64 0, i64 %zext_ln124_38" [clefia.c:124]   --->   Operation 179 'getelementptr' 'dst_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_34, i5 %dst_addr_4" [clefia.c:124]   --->   Operation 180 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 181 [1/1] (1.78ns)   --->   "%add_ln124_36 = add i5 %src_offset_read, i5 6" [clefia.c:124]   --->   Operation 181 'add' 'add_ln124_36' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln124_39 = zext i5 %add_ln124_36" [clefia.c:124]   --->   Operation 182 'zext' 'zext_ln124_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%src_addr_6 = getelementptr i8 %src, i64 0, i64 %zext_ln124_39" [clefia.c:124]   --->   Operation 183 'getelementptr' 'src_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/2] (2.32ns)   --->   "%src_load_5 = load i5 %src_addr_5" [clefia.c:124]   --->   Operation 184 'load' 'src_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_35)   --->   "%xor_ln124_56 = xor i8 %src_load_5, i8 %x_assign_9" [clefia.c:124]   --->   Operation 185 'xor' 'xor_ln124_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_35)   --->   "%xor_ln124_57 = xor i8 %xor_ln124_56, i8 %z_4" [clefia.c:124]   --->   Operation 186 'xor' 'xor_ln124_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_35)   --->   "%xor_ln124_59 = xor i8 %xor_ln124_58, i8 %x_assign_1" [clefia.c:124]   --->   Operation 187 'xor' 'xor_ln124_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_35 = xor i8 %xor_ln124_59, i8 %xor_ln124_57" [clefia.c:124]   --->   Operation 188 'xor' 'xor_ln124_35' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_35, i5 %dst_addr_5" [clefia.c:124]   --->   Operation 189 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 190 [1/1] (1.78ns)   --->   "%add_ln124_38 = add i5 %src_offset_read, i5 7" [clefia.c:124]   --->   Operation 190 'add' 'add_ln124_38' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln124_41 = zext i5 %add_ln124_38" [clefia.c:124]   --->   Operation 191 'zext' 'zext_ln124_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%src_addr_7 = getelementptr i8 %src, i64 0, i64 %zext_ln124_41" [clefia.c:124]   --->   Operation 192 'getelementptr' 'src_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [2/2] (2.32ns)   --->   "%src_load_6 = load i5 %src_addr_6" [clefia.c:124]   --->   Operation 193 'load' 'src_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 194 [2/2] (2.32ns)   --->   "%src_load_7 = load i5 %src_addr_7" [clefia.c:124]   --->   Operation 194 'load' 'src_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 9 <SV = 8> <Delay = 5.63>
ST_9 : Operation 195 [1/1] (1.78ns)   --->   "%add_ln124_37 = add i5 %dst_offset_read, i5 6" [clefia.c:124]   --->   Operation 195 'add' 'add_ln124_37' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln124_40 = zext i5 %add_ln124_37" [clefia.c:124]   --->   Operation 196 'zext' 'zext_ln124_40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%dst_addr_6 = getelementptr i8 %dst, i64 0, i64 %zext_ln124_40" [clefia.c:124]   --->   Operation 197 'getelementptr' 'dst_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 198 [1/2] (2.32ns)   --->   "%src_load_6 = load i5 %src_addr_6" [clefia.c:124]   --->   Operation 198 'load' 'src_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_36)   --->   "%xor_ln124_60 = xor i8 %src_load_6, i8 %x_assign_3" [clefia.c:124]   --->   Operation 199 'xor' 'xor_ln124_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_36)   --->   "%xor_ln124_61 = xor i8 %xor_ln124_60, i8 %z_5" [clefia.c:124]   --->   Operation 200 'xor' 'xor_ln124_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_36)   --->   "%xor_ln124_62 = xor i8 %xor_ln124_54, i8 %x_assign_s" [clefia.c:124]   --->   Operation 201 'xor' 'xor_ln124_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 202 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_36 = xor i8 %xor_ln124_62, i8 %xor_ln124_61" [clefia.c:124]   --->   Operation 202 'xor' 'xor_ln124_36' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 203 [1/1] (1.78ns)   --->   "%add_ln124_39 = add i5 %dst_offset_read, i5 7" [clefia.c:124]   --->   Operation 203 'add' 'add_ln124_39' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln124_42 = zext i5 %add_ln124_39" [clefia.c:124]   --->   Operation 204 'zext' 'zext_ln124_42' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%dst_addr_7 = getelementptr i8 %dst, i64 0, i64 %zext_ln124_42" [clefia.c:124]   --->   Operation 205 'getelementptr' 'dst_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 206 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_36, i5 %dst_addr_6" [clefia.c:124]   --->   Operation 206 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 207 [1/2] (2.32ns)   --->   "%src_load_7 = load i5 %src_addr_7" [clefia.c:124]   --->   Operation 207 'load' 'src_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_37)   --->   "%xor_ln124_63 = xor i8 %src_load_7, i8 %x_assign_s" [clefia.c:124]   --->   Operation 208 'xor' 'xor_ln124_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_37)   --->   "%xor_ln124_64 = xor i8 %xor_ln124_63, i8 %z_6" [clefia.c:124]   --->   Operation 209 'xor' 'xor_ln124_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_37)   --->   "%xor_ln124_65 = xor i8 %xor_ln124_58, i8 %x_assign_3" [clefia.c:124]   --->   Operation 210 'xor' 'xor_ln124_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 211 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_37 = xor i8 %xor_ln124_65, i8 %xor_ln124_64" [clefia.c:124]   --->   Operation 211 'xor' 'xor_ln124_37' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_37, i5 %dst_addr_7" [clefia.c:124]   --->   Operation 212 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%ret_ln186 = ret" [clefia.c:186]   --->   Operation 213 'ret' 'ret_ln186' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ dst_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ src_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ rk_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clefia_s1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ clefia_s0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rk_offset_read   (read          ) [ 0010000000]
src_offset_read  (read          ) [ 0111111110]
rk_offset_cast1  (zext          ) [ 0000000000]
src_offset_cast  (zext          ) [ 0000000000]
rk_addr          (getelementptr ) [ 0010000000]
src_addr         (getelementptr ) [ 0010000000]
add_ln124        (add           ) [ 0000000000]
zext_ln124       (zext          ) [ 0000000000]
src_addr_1       (getelementptr ) [ 0010000000]
dst_offset_read  (read          ) [ 0111111111]
dst_offset_cast  (zext          ) [ 0000000000]
rk_offset_cast   (zext          ) [ 0001100000]
dst_addr         (getelementptr ) [ 0000000000]
src_load         (load          ) [ 0000000000]
add_ln124_29     (add           ) [ 0000000000]
zext_ln124_32    (zext          ) [ 0000000000]
rk_addr_29       (getelementptr ) [ 0001000000]
rk_load          (load          ) [ 0000000000]
xor_ln124        (xor           ) [ 0001000000]
add_ln124_30     (add           ) [ 0000000000]
zext_ln124_33    (zext          ) [ 0000000000]
src_addr_2       (getelementptr ) [ 0001000000]
src_load_1       (load          ) [ 0001000000]
add_ln124_32     (add           ) [ 0000000000]
zext_ln124_35    (zext          ) [ 0000000000]
src_addr_3       (getelementptr ) [ 0001000000]
add_ln117        (add           ) [ 0000000000]
zext_ln117       (zext          ) [ 0000000000]
dst_addr_1       (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
add_ln124_31     (add           ) [ 0000000000]
zext_ln124_34    (zext          ) [ 0000000000]
rk_addr_30       (getelementptr ) [ 0000100000]
rk_load_4        (load          ) [ 0000000000]
xor_ln124_31     (xor           ) [ 0000100000]
src_load_2       (load          ) [ 0000100000]
src_load_3       (load          ) [ 0100110000]
zext_ln173       (zext          ) [ 0000000000]
clefia_s1_addr   (getelementptr ) [ 0000100000]
add_ln117_1      (add           ) [ 0000000000]
zext_ln117_1     (zext          ) [ 0000000000]
dst_addr_2       (getelementptr ) [ 0000000000]
add_ln117_2      (add           ) [ 0000000000]
zext_ln117_2     (zext          ) [ 0000000000]
dst_addr_3       (getelementptr ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
store_ln117      (store         ) [ 0000000000]
add_ln124_33     (add           ) [ 0000000000]
zext_ln124_36    (zext          ) [ 0000000000]
rk_addr_31       (getelementptr ) [ 0100010000]
rk_load_5        (load          ) [ 0000000000]
xor_ln124_32     (xor           ) [ 0100010000]
z                (load          ) [ 0111111110]
zext_ln174       (zext          ) [ 0000000000]
clefia_s0_addr   (getelementptr ) [ 0100010000]
tmp_44           (bitselect     ) [ 0000000000]
xor_ln132_18     (xor           ) [ 0000000000]
select_ln131_18  (select        ) [ 0000000000]
trunc_ln134_18   (trunc         ) [ 0000000000]
tmp_45           (bitselect     ) [ 0000000000]
x_assign_3       (bitconcatenate) [ 0111111111]
tmp_46           (bitselect     ) [ 0000000000]
xor_ln132_19     (xor           ) [ 0000000000]
select_ln131_19  (select        ) [ 0000000000]
trunc_ln134_19   (trunc         ) [ 0000000000]
tmp_47           (bitselect     ) [ 0000000000]
x_assign_4       (bitconcatenate) [ 0000000000]
tmp_48           (bitselect     ) [ 0000000000]
xor_ln132_20     (xor           ) [ 0000000000]
select_ln131_20  (select        ) [ 0000000000]
trunc_ln134_20   (trunc         ) [ 0111011100]
tmp_49           (bitselect     ) [ 0111011100]
rk_load_6        (load          ) [ 0000000000]
xor_ln124_33     (xor           ) [ 0010001000]
z_4              (load          ) [ 0011101110]
zext_ln175       (zext          ) [ 0000000000]
clefia_s1_addr_1 (getelementptr ) [ 0010001000]
tmp              (bitselect     ) [ 0000000000]
xor_ln132        (xor           ) [ 0000000000]
select_ln131     (select        ) [ 0000000000]
trunc_ln134      (trunc         ) [ 0000000000]
tmp_31           (bitselect     ) [ 0000000000]
x_assign_s       (bitconcatenate) [ 0111101111]
tmp_32           (bitselect     ) [ 0000000000]
xor_ln132_12     (xor           ) [ 0000000000]
select_ln131_12  (select        ) [ 0000000000]
trunc_ln134_12   (trunc         ) [ 0000000000]
tmp_33           (bitselect     ) [ 0000000000]
x_assign_8       (bitconcatenate) [ 0000000000]
tmp_34           (bitselect     ) [ 0000000000]
xor_ln132_13     (xor           ) [ 0000000000]
select_ln131_13  (select        ) [ 0000000000]
trunc_ln134_13   (trunc         ) [ 0011101110]
tmp_35           (bitselect     ) [ 0011101110]
z_5              (load          ) [ 0101100111]
zext_ln176       (zext          ) [ 0000000000]
clefia_s0_addr_1 (getelementptr ) [ 0001000100]
tmp_36           (bitselect     ) [ 0000000000]
xor_ln132_14     (xor           ) [ 0000000000]
select_ln131_14  (select        ) [ 0000000000]
trunc_ln134_14   (trunc         ) [ 0000000000]
tmp_37           (bitselect     ) [ 0000000000]
x_assign_9       (bitconcatenate) [ 0001100110]
tmp_50           (bitselect     ) [ 0000000000]
xor_ln132_21     (xor           ) [ 0000000000]
select_ln131_21  (select        ) [ 0000000000]
trunc_ln134_21   (trunc         ) [ 0000000000]
tmp_51           (bitselect     ) [ 0000000000]
x_assign_5       (bitconcatenate) [ 0000000000]
tmp_52           (bitselect     ) [ 0000000000]
xor_ln132_22     (xor           ) [ 0000000000]
select_ln131_22  (select        ) [ 0000000000]
trunc_ln134_22   (trunc         ) [ 0001000100]
tmp_53           (bitselect     ) [ 0001000100]
z_6              (load          ) [ 0100100011]
tmp_38           (bitselect     ) [ 0000000000]
xor_ln132_15     (xor           ) [ 0000000000]
select_ln131_15  (select        ) [ 0000000000]
trunc_ln134_15   (trunc         ) [ 0000000000]
tmp_39           (bitselect     ) [ 0000000000]
x_assign_1       (bitconcatenate) [ 0000100010]
tmp_40           (bitselect     ) [ 0000000000]
xor_ln132_16     (xor           ) [ 0000000000]
select_ln131_16  (select        ) [ 0000000000]
trunc_ln134_16   (trunc         ) [ 0000000000]
tmp_41           (bitselect     ) [ 0000000000]
x_assign_2       (bitconcatenate) [ 0000000000]
tmp_42           (bitselect     ) [ 0000000000]
xor_ln132_17     (xor           ) [ 0000000000]
select_ln131_17  (select        ) [ 0000000000]
trunc_ln134_17   (trunc         ) [ 0000100010]
tmp_43           (bitselect     ) [ 0000100010]
or_ln134_7       (bitconcatenate) [ 0000000000]
or_ln134_9       (bitconcatenate) [ 0000000000]
add_ln185_1      (add           ) [ 0000000000]
zext_ln185_1     (zext          ) [ 0000000000]
src_addr_4       (getelementptr ) [ 0000100010]
add_ln124_34     (add           ) [ 0000000000]
zext_ln124_37    (zext          ) [ 0000000000]
src_addr_5       (getelementptr ) [ 0000100010]
xor_ln124_58     (xor           ) [ 0100100011]
or_ln            (bitconcatenate) [ 0000000000]
or_ln134_4       (bitconcatenate) [ 0000000000]
add_ln185        (add           ) [ 0000000000]
zext_ln185       (zext          ) [ 0000000000]
dst_addr_4       (getelementptr ) [ 0000000000]
src_load_4       (load          ) [ 0000000000]
xor_ln124_52     (xor           ) [ 0000000000]
xor_ln124_53     (xor           ) [ 0000000000]
xor_ln124_54     (xor           ) [ 0100000001]
xor_ln124_55     (xor           ) [ 0000000000]
xor_ln124_34     (xor           ) [ 0000000000]
add_ln124_35     (add           ) [ 0000000000]
zext_ln124_38    (zext          ) [ 0000000000]
dst_addr_5       (getelementptr ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
add_ln124_36     (add           ) [ 0000000000]
zext_ln124_39    (zext          ) [ 0000000000]
src_addr_6       (getelementptr ) [ 0100000001]
src_load_5       (load          ) [ 0000000000]
xor_ln124_56     (xor           ) [ 0000000000]
xor_ln124_57     (xor           ) [ 0000000000]
xor_ln124_59     (xor           ) [ 0000000000]
xor_ln124_35     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
add_ln124_38     (add           ) [ 0000000000]
zext_ln124_41    (zext          ) [ 0000000000]
src_addr_7       (getelementptr ) [ 0100000001]
add_ln124_37     (add           ) [ 0000000000]
zext_ln124_40    (zext          ) [ 0000000000]
dst_addr_6       (getelementptr ) [ 0000000000]
src_load_6       (load          ) [ 0000000000]
xor_ln124_60     (xor           ) [ 0000000000]
xor_ln124_61     (xor           ) [ 0000000000]
xor_ln124_62     (xor           ) [ 0000000000]
xor_ln124_36     (xor           ) [ 0000000000]
add_ln124_39     (add           ) [ 0000000000]
zext_ln124_42    (zext          ) [ 0000000000]
dst_addr_7       (getelementptr ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
src_load_7       (load          ) [ 0000000000]
xor_ln124_63     (xor           ) [ 0000000000]
xor_ln124_64     (xor           ) [ 0000000000]
xor_ln124_65     (xor           ) [ 0000000000]
xor_ln124_37     (xor           ) [ 0000000000]
store_ln124      (store         ) [ 0000000000]
ret_ln186        (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rk">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rk_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="clefia_s1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="clefia_s0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clefia_s0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="rk_offset_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rk_offset_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="src_offset_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="5" slack="0"/>
<pin id="60" dir="0" index="1" bw="5" slack="0"/>
<pin id="61" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_offset_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="dst_offset_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="5" slack="0"/>
<pin id="66" dir="0" index="1" bw="5" slack="0"/>
<pin id="67" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_offset_read/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="rk_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="8" slack="0"/>
<pin id="74" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="src_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="5" slack="0"/>
<pin id="81" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="src_addr_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="5" slack="0"/>
<pin id="88" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_1/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="0"/>
<pin id="93" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="0"/>
<pin id="96" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="97" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="98" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="8" slack="0"/>
<pin id="99" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/1 src_load_1/1 src_load_2/2 src_load_3/2 src_load_4/7 src_load_5/7 src_load_6/8 src_load_7/8 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="9" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rk_load/1 rk_load_4/2 rk_load_5/3 rk_load_6/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="dst_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="8" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="5" slack="0"/>
<pin id="112" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="rk_addr_29_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="9" slack="0"/>
<pin id="119" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_29/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="src_addr_2_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_2/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="src_addr_3_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="5" slack="0"/>
<pin id="134" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_3/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="dst_addr_1_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="5" slack="0"/>
<pin id="143" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_1/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="0" index="2" bw="0" slack="0"/>
<pin id="151" dir="0" index="4" bw="5" slack="0"/>
<pin id="152" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="153" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="154" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/2 store_ln117/2 store_ln117/3 store_ln117/3 store_ln124/8 store_ln124/8 store_ln124/9 store_ln124/9 "/>
</bind>
</comp>

<comp id="159" class="1004" name="rk_addr_30_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="9" slack="0"/>
<pin id="163" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_30/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="clefia_s1_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="8" slack="0"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z/3 z_5/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="dst_addr_2_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_2/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="dst_addr_3_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="5" slack="0"/>
<pin id="191" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_3/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="rk_addr_31_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="9" slack="0"/>
<pin id="200" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_31/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="clefia_s0_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="0"/>
<pin id="208" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="z_4/4 z_6/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="clefia_s1_addr_1_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="8" slack="0"/>
<pin id="221" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s1_addr_1/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="clefia_s0_addr_1_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="0"/>
<pin id="229" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clefia_s0_addr_1/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="src_addr_4_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="5" slack="0"/>
<pin id="237" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_4/7 "/>
</bind>
</comp>

<comp id="240" class="1004" name="src_addr_5_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="5" slack="0"/>
<pin id="244" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_5/7 "/>
</bind>
</comp>

<comp id="249" class="1004" name="dst_addr_4_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="5" slack="0"/>
<pin id="253" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_4/8 "/>
</bind>
</comp>

<comp id="256" class="1004" name="dst_addr_5_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="5" slack="0"/>
<pin id="260" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_5/8 "/>
</bind>
</comp>

<comp id="264" class="1004" name="src_addr_6_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_6/8 "/>
</bind>
</comp>

<comp id="272" class="1004" name="src_addr_7_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="5" slack="0"/>
<pin id="276" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_7/8 "/>
</bind>
</comp>

<comp id="281" class="1004" name="dst_addr_6_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="5" slack="0"/>
<pin id="285" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_6/9 "/>
</bind>
</comp>

<comp id="288" class="1004" name="dst_addr_7_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="5" slack="0"/>
<pin id="292" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_7/9 "/>
</bind>
</comp>

<comp id="297" class="1005" name="reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="1"/>
<pin id="299" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_load_1 src_load_2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="1"/>
<pin id="305" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_31/3 xor_ln124_32/4 "/>
</bind>
</comp>

<comp id="308" class="1005" name="reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="1"/>
<pin id="310" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124_31 xor_ln124_32 "/>
</bind>
</comp>

<comp id="312" class="1004" name="rk_offset_cast1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rk_offset_cast1/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="src_offset_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="src_offset_cast/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln124_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln124_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="dst_offset_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dst_offset_cast/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="rk_offset_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="1"/>
<pin id="340" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rk_offset_cast/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln124_29_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_29/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln124_32_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="9" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_32/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="xor_ln124_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="0" index="1" bw="8" slack="0"/>
<pin id="355" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln124_30_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="1"/>
<pin id="360" dir="0" index="1" bw="3" slack="0"/>
<pin id="361" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_30/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln124_33_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_33/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln124_32_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="1"/>
<pin id="370" dir="0" index="1" bw="3" slack="0"/>
<pin id="371" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_32/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln124_35_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_35/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln117_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="5" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln117_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="0"/>
<pin id="386" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln124_31_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="1"/>
<pin id="391" dir="0" index="1" bw="3" slack="0"/>
<pin id="392" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_31/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln124_34_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="9" slack="0"/>
<pin id="396" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_34/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln173_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="1"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln117_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="1"/>
<pin id="405" dir="0" index="1" bw="3" slack="0"/>
<pin id="406" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_1/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln117_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="5" slack="0"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_1/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln117_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="1"/>
<pin id="415" dir="0" index="1" bw="3" slack="0"/>
<pin id="416" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln117_2/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln117_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117_2/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln124_33_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="2"/>
<pin id="425" dir="0" index="1" bw="3" slack="0"/>
<pin id="426" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_33/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln124_36_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="9" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_36/4 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln174_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="1"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_44_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="8" slack="0"/>
<pin id="441" dir="0" index="2" bw="4" slack="0"/>
<pin id="442" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_44/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="xor_ln132_18_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_18/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="select_ln131_18_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="8" slack="0"/>
<pin id="455" dir="0" index="2" bw="8" slack="0"/>
<pin id="456" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_18/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="trunc_ln134_18_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_18/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_45_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="0"/>
<pin id="467" dir="0" index="2" bw="4" slack="0"/>
<pin id="468" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_45/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="x_assign_3_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="0" index="1" bw="7" slack="0"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_3/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_46_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="8" slack="0"/>
<pin id="483" dir="0" index="2" bw="4" slack="0"/>
<pin id="484" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/4 "/>
</bind>
</comp>

<comp id="488" class="1004" name="xor_ln132_19_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="0"/>
<pin id="490" dir="0" index="1" bw="8" slack="0"/>
<pin id="491" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_19/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="select_ln131_19_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="8" slack="0"/>
<pin id="497" dir="0" index="2" bw="8" slack="0"/>
<pin id="498" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_19/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln134_19_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_19/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_47_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="8" slack="0"/>
<pin id="509" dir="0" index="2" bw="4" slack="0"/>
<pin id="510" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_47/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="x_assign_4_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="0"/>
<pin id="516" dir="0" index="1" bw="7" slack="0"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_4/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_48_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="8" slack="0"/>
<pin id="525" dir="0" index="2" bw="4" slack="0"/>
<pin id="526" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/4 "/>
</bind>
</comp>

<comp id="530" class="1004" name="xor_ln132_20_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="0"/>
<pin id="532" dir="0" index="1" bw="8" slack="0"/>
<pin id="533" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_20/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="select_ln131_20_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="8" slack="0"/>
<pin id="539" dir="0" index="2" bw="8" slack="0"/>
<pin id="540" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_20/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="trunc_ln134_20_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_20/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_49_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="8" slack="0"/>
<pin id="551" dir="0" index="2" bw="4" slack="0"/>
<pin id="552" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="xor_ln124_33_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="0"/>
<pin id="558" dir="0" index="1" bw="8" slack="2"/>
<pin id="559" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_33/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln175_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="1"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln175/5 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="8" slack="0"/>
<pin id="569" dir="0" index="2" bw="4" slack="0"/>
<pin id="570" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="xor_ln132_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="0"/>
<pin id="576" dir="0" index="1" bw="8" slack="0"/>
<pin id="577" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="select_ln131_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="8" slack="0"/>
<pin id="583" dir="0" index="2" bw="8" slack="0"/>
<pin id="584" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="trunc_ln134_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="0"/>
<pin id="590" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_31_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="8" slack="0"/>
<pin id="595" dir="0" index="2" bw="4" slack="0"/>
<pin id="596" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/5 "/>
</bind>
</comp>

<comp id="600" class="1004" name="x_assign_s_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="0"/>
<pin id="602" dir="0" index="1" bw="7" slack="0"/>
<pin id="603" dir="0" index="2" bw="1" slack="0"/>
<pin id="604" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_s/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_32_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="8" slack="0"/>
<pin id="611" dir="0" index="2" bw="4" slack="0"/>
<pin id="612" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_32/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="xor_ln132_12_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="0"/>
<pin id="618" dir="0" index="1" bw="8" slack="0"/>
<pin id="619" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_12/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="select_ln131_12_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="8" slack="0"/>
<pin id="625" dir="0" index="2" bw="8" slack="0"/>
<pin id="626" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_12/5 "/>
</bind>
</comp>

<comp id="630" class="1004" name="trunc_ln134_12_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="0"/>
<pin id="632" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_12/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_33_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="8" slack="0"/>
<pin id="637" dir="0" index="2" bw="4" slack="0"/>
<pin id="638" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="x_assign_8_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="0"/>
<pin id="644" dir="0" index="1" bw="7" slack="0"/>
<pin id="645" dir="0" index="2" bw="1" slack="0"/>
<pin id="646" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_8/5 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_34_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="8" slack="0"/>
<pin id="653" dir="0" index="2" bw="4" slack="0"/>
<pin id="654" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="xor_ln132_13_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="0" index="1" bw="8" slack="0"/>
<pin id="661" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_13/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="select_ln131_13_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="0"/>
<pin id="667" dir="0" index="2" bw="8" slack="0"/>
<pin id="668" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_13/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="trunc_ln134_13_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="8" slack="0"/>
<pin id="674" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_13/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_35_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="8" slack="0"/>
<pin id="679" dir="0" index="2" bw="4" slack="0"/>
<pin id="680" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_35/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="zext_ln176_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="1"/>
<pin id="686" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/6 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_36_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="8" slack="0"/>
<pin id="691" dir="0" index="2" bw="4" slack="0"/>
<pin id="692" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/6 "/>
</bind>
</comp>

<comp id="696" class="1004" name="xor_ln132_14_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="0" index="1" bw="8" slack="0"/>
<pin id="699" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_14/6 "/>
</bind>
</comp>

<comp id="702" class="1004" name="select_ln131_14_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="8" slack="0"/>
<pin id="705" dir="0" index="2" bw="8" slack="0"/>
<pin id="706" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_14/6 "/>
</bind>
</comp>

<comp id="710" class="1004" name="trunc_ln134_14_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="0"/>
<pin id="712" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_14/6 "/>
</bind>
</comp>

<comp id="714" class="1004" name="tmp_37_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="8" slack="0"/>
<pin id="717" dir="0" index="2" bw="4" slack="0"/>
<pin id="718" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/6 "/>
</bind>
</comp>

<comp id="722" class="1004" name="x_assign_9_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="0"/>
<pin id="724" dir="0" index="1" bw="7" slack="0"/>
<pin id="725" dir="0" index="2" bw="1" slack="0"/>
<pin id="726" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_9/6 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_50_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="8" slack="0"/>
<pin id="733" dir="0" index="2" bw="4" slack="0"/>
<pin id="734" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_50/6 "/>
</bind>
</comp>

<comp id="738" class="1004" name="xor_ln132_21_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="0"/>
<pin id="740" dir="0" index="1" bw="8" slack="0"/>
<pin id="741" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_21/6 "/>
</bind>
</comp>

<comp id="744" class="1004" name="select_ln131_21_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="0"/>
<pin id="746" dir="0" index="1" bw="8" slack="0"/>
<pin id="747" dir="0" index="2" bw="8" slack="0"/>
<pin id="748" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_21/6 "/>
</bind>
</comp>

<comp id="752" class="1004" name="trunc_ln134_21_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="0"/>
<pin id="754" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_21/6 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_51_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="8" slack="0"/>
<pin id="759" dir="0" index="2" bw="4" slack="0"/>
<pin id="760" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_51/6 "/>
</bind>
</comp>

<comp id="764" class="1004" name="x_assign_5_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="0"/>
<pin id="766" dir="0" index="1" bw="7" slack="0"/>
<pin id="767" dir="0" index="2" bw="1" slack="0"/>
<pin id="768" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_5/6 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_52_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="8" slack="0"/>
<pin id="775" dir="0" index="2" bw="4" slack="0"/>
<pin id="776" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_52/6 "/>
</bind>
</comp>

<comp id="780" class="1004" name="xor_ln132_22_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="8" slack="0"/>
<pin id="782" dir="0" index="1" bw="8" slack="0"/>
<pin id="783" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_22/6 "/>
</bind>
</comp>

<comp id="786" class="1004" name="select_ln131_22_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="8" slack="0"/>
<pin id="789" dir="0" index="2" bw="8" slack="0"/>
<pin id="790" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_22/6 "/>
</bind>
</comp>

<comp id="794" class="1004" name="trunc_ln134_22_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="8" slack="0"/>
<pin id="796" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_22/6 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_53_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="8" slack="0"/>
<pin id="801" dir="0" index="2" bw="4" slack="0"/>
<pin id="802" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/6 "/>
</bind>
</comp>

<comp id="806" class="1004" name="tmp_38_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="0"/>
<pin id="808" dir="0" index="1" bw="8" slack="0"/>
<pin id="809" dir="0" index="2" bw="4" slack="0"/>
<pin id="810" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/7 "/>
</bind>
</comp>

<comp id="814" class="1004" name="xor_ln132_15_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="0"/>
<pin id="816" dir="0" index="1" bw="8" slack="0"/>
<pin id="817" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_15/7 "/>
</bind>
</comp>

<comp id="820" class="1004" name="select_ln131_15_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="8" slack="0"/>
<pin id="823" dir="0" index="2" bw="8" slack="0"/>
<pin id="824" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_15/7 "/>
</bind>
</comp>

<comp id="828" class="1004" name="trunc_ln134_15_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="0"/>
<pin id="830" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_15/7 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp_39_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="1" slack="0"/>
<pin id="834" dir="0" index="1" bw="8" slack="0"/>
<pin id="835" dir="0" index="2" bw="4" slack="0"/>
<pin id="836" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_39/7 "/>
</bind>
</comp>

<comp id="840" class="1004" name="x_assign_1_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="0"/>
<pin id="842" dir="0" index="1" bw="7" slack="0"/>
<pin id="843" dir="0" index="2" bw="1" slack="0"/>
<pin id="844" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_1/7 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp_40_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="0" index="1" bw="8" slack="0"/>
<pin id="851" dir="0" index="2" bw="4" slack="0"/>
<pin id="852" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/7 "/>
</bind>
</comp>

<comp id="856" class="1004" name="xor_ln132_16_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="0"/>
<pin id="858" dir="0" index="1" bw="8" slack="0"/>
<pin id="859" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_16/7 "/>
</bind>
</comp>

<comp id="862" class="1004" name="select_ln131_16_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="0"/>
<pin id="864" dir="0" index="1" bw="8" slack="0"/>
<pin id="865" dir="0" index="2" bw="8" slack="0"/>
<pin id="866" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_16/7 "/>
</bind>
</comp>

<comp id="870" class="1004" name="trunc_ln134_16_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="8" slack="0"/>
<pin id="872" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_16/7 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_41_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="1" slack="0"/>
<pin id="876" dir="0" index="1" bw="8" slack="0"/>
<pin id="877" dir="0" index="2" bw="4" slack="0"/>
<pin id="878" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_41/7 "/>
</bind>
</comp>

<comp id="882" class="1004" name="x_assign_2_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="8" slack="0"/>
<pin id="884" dir="0" index="1" bw="7" slack="0"/>
<pin id="885" dir="0" index="2" bw="1" slack="0"/>
<pin id="886" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="x_assign_2/7 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_42_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="8" slack="0"/>
<pin id="893" dir="0" index="2" bw="4" slack="0"/>
<pin id="894" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_42/7 "/>
</bind>
</comp>

<comp id="898" class="1004" name="xor_ln132_17_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="8" slack="0"/>
<pin id="900" dir="0" index="1" bw="8" slack="0"/>
<pin id="901" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln132_17/7 "/>
</bind>
</comp>

<comp id="904" class="1004" name="select_ln131_17_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="0"/>
<pin id="906" dir="0" index="1" bw="8" slack="0"/>
<pin id="907" dir="0" index="2" bw="8" slack="0"/>
<pin id="908" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln131_17/7 "/>
</bind>
</comp>

<comp id="912" class="1004" name="trunc_ln134_17_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="8" slack="0"/>
<pin id="914" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_17/7 "/>
</bind>
</comp>

<comp id="916" class="1004" name="tmp_43_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="0"/>
<pin id="918" dir="0" index="1" bw="8" slack="0"/>
<pin id="919" dir="0" index="2" bw="4" slack="0"/>
<pin id="920" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_43/7 "/>
</bind>
</comp>

<comp id="924" class="1004" name="or_ln134_7_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="8" slack="0"/>
<pin id="926" dir="0" index="1" bw="7" slack="3"/>
<pin id="927" dir="0" index="2" bw="1" slack="3"/>
<pin id="928" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_7/7 "/>
</bind>
</comp>

<comp id="930" class="1004" name="or_ln134_9_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="8" slack="0"/>
<pin id="932" dir="0" index="1" bw="7" slack="1"/>
<pin id="933" dir="0" index="2" bw="1" slack="1"/>
<pin id="934" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_9/7 "/>
</bind>
</comp>

<comp id="936" class="1004" name="add_ln185_1_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="5" slack="6"/>
<pin id="938" dir="0" index="1" bw="4" slack="0"/>
<pin id="939" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185_1/7 "/>
</bind>
</comp>

<comp id="941" class="1004" name="zext_ln185_1_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="5" slack="0"/>
<pin id="943" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185_1/7 "/>
</bind>
</comp>

<comp id="946" class="1004" name="add_ln124_34_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="5" slack="6"/>
<pin id="948" dir="0" index="1" bw="4" slack="0"/>
<pin id="949" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_34/7 "/>
</bind>
</comp>

<comp id="951" class="1004" name="zext_ln124_37_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="5" slack="0"/>
<pin id="953" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_37/7 "/>
</bind>
</comp>

<comp id="956" class="1004" name="xor_ln124_58_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="8" slack="0"/>
<pin id="958" dir="0" index="1" bw="8" slack="0"/>
<pin id="959" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_58/7 "/>
</bind>
</comp>

<comp id="962" class="1004" name="or_ln_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="8" slack="0"/>
<pin id="964" dir="0" index="1" bw="7" slack="3"/>
<pin id="965" dir="0" index="2" bw="1" slack="3"/>
<pin id="966" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/8 "/>
</bind>
</comp>

<comp id="968" class="1004" name="or_ln134_4_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="8" slack="0"/>
<pin id="970" dir="0" index="1" bw="7" slack="1"/>
<pin id="971" dir="0" index="2" bw="1" slack="1"/>
<pin id="972" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln134_4/8 "/>
</bind>
</comp>

<comp id="974" class="1004" name="add_ln185_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="5" slack="6"/>
<pin id="976" dir="0" index="1" bw="4" slack="0"/>
<pin id="977" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185/8 "/>
</bind>
</comp>

<comp id="979" class="1004" name="zext_ln185_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="5" slack="0"/>
<pin id="981" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/8 "/>
</bind>
</comp>

<comp id="984" class="1004" name="xor_ln124_52_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="8" slack="0"/>
<pin id="986" dir="0" index="1" bw="8" slack="2"/>
<pin id="987" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_52/8 "/>
</bind>
</comp>

<comp id="989" class="1004" name="xor_ln124_53_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="8" slack="0"/>
<pin id="991" dir="0" index="1" bw="8" slack="4"/>
<pin id="992" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_53/8 "/>
</bind>
</comp>

<comp id="994" class="1004" name="xor_ln124_54_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="8" slack="0"/>
<pin id="996" dir="0" index="1" bw="8" slack="0"/>
<pin id="997" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_54/8 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="xor_ln124_55_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="8" slack="0"/>
<pin id="1002" dir="0" index="1" bw="8" slack="1"/>
<pin id="1003" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_55/8 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="xor_ln124_34_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="8" slack="0"/>
<pin id="1007" dir="0" index="1" bw="8" slack="0"/>
<pin id="1008" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_34/8 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="add_ln124_35_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="5" slack="6"/>
<pin id="1014" dir="0" index="1" bw="4" slack="0"/>
<pin id="1015" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_35/8 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="zext_ln124_38_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="5" slack="0"/>
<pin id="1019" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_38/8 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="add_ln124_36_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="5" slack="7"/>
<pin id="1024" dir="0" index="1" bw="4" slack="0"/>
<pin id="1025" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_36/8 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="zext_ln124_39_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="5" slack="0"/>
<pin id="1029" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_39/8 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="xor_ln124_56_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="8" slack="0"/>
<pin id="1034" dir="0" index="1" bw="8" slack="2"/>
<pin id="1035" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_56/8 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="xor_ln124_57_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="8" slack="0"/>
<pin id="1039" dir="0" index="1" bw="8" slack="3"/>
<pin id="1040" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_57/8 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="xor_ln124_59_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="8" slack="1"/>
<pin id="1044" dir="0" index="1" bw="8" slack="1"/>
<pin id="1045" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_59/8 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="xor_ln124_35_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="8" slack="0"/>
<pin id="1048" dir="0" index="1" bw="8" slack="0"/>
<pin id="1049" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_35/8 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="add_ln124_38_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="5" slack="7"/>
<pin id="1055" dir="0" index="1" bw="4" slack="0"/>
<pin id="1056" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_38/8 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="zext_ln124_41_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="5" slack="0"/>
<pin id="1060" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_41/8 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="add_ln124_37_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="5" slack="7"/>
<pin id="1065" dir="0" index="1" bw="4" slack="0"/>
<pin id="1066" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_37/9 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="zext_ln124_40_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="5" slack="0"/>
<pin id="1070" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_40/9 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="xor_ln124_60_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="8" slack="0"/>
<pin id="1075" dir="0" index="1" bw="8" slack="5"/>
<pin id="1076" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_60/9 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="xor_ln124_61_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="8" slack="0"/>
<pin id="1080" dir="0" index="1" bw="8" slack="3"/>
<pin id="1081" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_61/9 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="xor_ln124_62_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="8" slack="1"/>
<pin id="1085" dir="0" index="1" bw="8" slack="4"/>
<pin id="1086" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_62/9 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="xor_ln124_36_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="8" slack="0"/>
<pin id="1089" dir="0" index="1" bw="8" slack="0"/>
<pin id="1090" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_36/9 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="add_ln124_39_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="5" slack="7"/>
<pin id="1096" dir="0" index="1" bw="4" slack="0"/>
<pin id="1097" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_39/9 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="zext_ln124_42_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="5" slack="0"/>
<pin id="1101" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124_42/9 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="xor_ln124_63_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="8" slack="0"/>
<pin id="1106" dir="0" index="1" bw="8" slack="4"/>
<pin id="1107" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_63/9 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="xor_ln124_64_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="8" slack="0"/>
<pin id="1111" dir="0" index="1" bw="8" slack="2"/>
<pin id="1112" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_64/9 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="xor_ln124_65_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="8" slack="2"/>
<pin id="1116" dir="0" index="1" bw="8" slack="5"/>
<pin id="1117" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_65/9 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="xor_ln124_37_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="8" slack="0"/>
<pin id="1120" dir="0" index="1" bw="8" slack="0"/>
<pin id="1121" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_37/9 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="rk_offset_read_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="8" slack="1"/>
<pin id="1127" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_offset_read "/>
</bind>
</comp>

<comp id="1130" class="1005" name="src_offset_read_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="5" slack="1"/>
<pin id="1132" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_offset_read "/>
</bind>
</comp>

<comp id="1140" class="1005" name="rk_addr_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="9" slack="1"/>
<pin id="1142" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr "/>
</bind>
</comp>

<comp id="1145" class="1005" name="src_addr_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="5" slack="1"/>
<pin id="1147" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="1150" class="1005" name="src_addr_1_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="5" slack="1"/>
<pin id="1152" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_1 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="dst_offset_read_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="5" slack="1"/>
<pin id="1157" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dst_offset_read "/>
</bind>
</comp>

<comp id="1165" class="1005" name="rk_offset_cast_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="9" slack="1"/>
<pin id="1167" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rk_offset_cast "/>
</bind>
</comp>

<comp id="1171" class="1005" name="rk_addr_29_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="9" slack="1"/>
<pin id="1173" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_29 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="xor_ln124_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="8" slack="1"/>
<pin id="1178" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="src_addr_2_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="5" slack="1"/>
<pin id="1183" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_2 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="src_addr_3_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="5" slack="1"/>
<pin id="1188" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_3 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="rk_addr_30_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="9" slack="1"/>
<pin id="1193" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_30 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="src_load_3_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="8" slack="2"/>
<pin id="1198" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="src_load_3 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="clefia_s1_addr_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="8" slack="1"/>
<pin id="1203" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr "/>
</bind>
</comp>

<comp id="1206" class="1005" name="rk_addr_31_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="9" slack="1"/>
<pin id="1208" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_31 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="z_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="8" slack="4"/>
<pin id="1213" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="z "/>
</bind>
</comp>

<comp id="1216" class="1005" name="clefia_s0_addr_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="8" slack="1"/>
<pin id="1218" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr "/>
</bind>
</comp>

<comp id="1221" class="1005" name="x_assign_3_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="8" slack="5"/>
<pin id="1223" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="x_assign_3 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="trunc_ln134_20_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="7" slack="3"/>
<pin id="1229" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln134_20 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="tmp_49_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="1" slack="3"/>
<pin id="1234" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="1237" class="1005" name="xor_ln124_33_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="8" slack="1"/>
<pin id="1239" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124_33 "/>
</bind>
</comp>

<comp id="1242" class="1005" name="z_4_reg_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="8" slack="3"/>
<pin id="1244" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="z_4 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="clefia_s1_addr_1_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="8" slack="1"/>
<pin id="1249" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s1_addr_1 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="x_assign_s_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="8" slack="4"/>
<pin id="1254" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="x_assign_s "/>
</bind>
</comp>

<comp id="1258" class="1005" name="trunc_ln134_13_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="7" slack="3"/>
<pin id="1260" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln134_13 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="tmp_35_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="1" slack="3"/>
<pin id="1265" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="z_5_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="8" slack="3"/>
<pin id="1270" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="z_5 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="clefia_s0_addr_1_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="8" slack="1"/>
<pin id="1275" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="clefia_s0_addr_1 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="x_assign_9_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="8" slack="2"/>
<pin id="1280" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="x_assign_9 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="trunc_ln134_22_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="7" slack="1"/>
<pin id="1286" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln134_22 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="tmp_53_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="1" slack="1"/>
<pin id="1291" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="z_6_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="8" slack="2"/>
<pin id="1296" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="z_6 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="x_assign_1_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="8" slack="1"/>
<pin id="1301" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_1 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="trunc_ln134_17_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="7" slack="1"/>
<pin id="1307" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln134_17 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="tmp_43_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="1" slack="1"/>
<pin id="1312" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="src_addr_4_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="5" slack="1"/>
<pin id="1317" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_4 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="src_addr_5_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="5" slack="1"/>
<pin id="1322" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_5 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="xor_ln124_58_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="8" slack="1"/>
<pin id="1327" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124_58 "/>
</bind>
</comp>

<comp id="1331" class="1005" name="xor_ln124_54_reg_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="8" slack="1"/>
<pin id="1333" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124_54 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="src_addr_6_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="5" slack="1"/>
<pin id="1338" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_6 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="src_addr_7_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="5" slack="1"/>
<pin id="1343" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="100"><net_src comp="77" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="106"><net_src comp="70" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="115" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="122" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="138"><net_src comp="130" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="155"><net_src comp="91" pin="7"/><net_sink comp="146" pin=4"/></net>

<net id="156"><net_src comp="108" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="91" pin="3"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="0" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="180" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="195"><net_src comp="187" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="20" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="209"><net_src comp="14" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="12" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="230"><net_src comp="14" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="20" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="238"><net_src comp="4" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="20" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="4" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="20" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="233" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="248"><net_src comp="240" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="254"><net_src comp="0" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="20" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="0" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="20" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="249" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="269"><net_src comp="4" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="20" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="256" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="277"><net_src comp="4" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="20" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="264" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="280"><net_src comp="272" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="286"><net_src comp="0" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="20" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="0" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="20" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="281" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="296"><net_src comp="288" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="300"><net_src comp="91" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="91" pin="7"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="101" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="302" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="52" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="320"><net_src comp="58" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="326"><net_src comp="58" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="22" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="336"><net_src comp="64" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="345"><net_src comp="338" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="24" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="356"><net_src comp="101" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="91" pin="7"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="26" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="358" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="372"><net_src comp="28" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="368" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="382"><net_src comp="64" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="22" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="393"><net_src comp="30" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="389" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="402"><net_src comp="399" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="407"><net_src comp="26" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="403" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="417"><net_src comp="28" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="413" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="427"><net_src comp="32" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="423" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="436"><net_src comp="308" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="443"><net_src comp="34" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="174" pin="3"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="36" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="450"><net_src comp="174" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="38" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="438" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="446" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="174" pin="3"/><net_sink comp="452" pin=2"/></net>

<net id="463"><net_src comp="452" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="34" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="452" pin="3"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="36" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="477"><net_src comp="40" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="460" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="464" pin="3"/><net_sink comp="472" pin=2"/></net>

<net id="485"><net_src comp="34" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="452" pin="3"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="42" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="492"><net_src comp="472" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="38" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="499"><net_src comp="480" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="488" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="472" pin="3"/><net_sink comp="494" pin=2"/></net>

<net id="505"><net_src comp="494" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="511"><net_src comp="34" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="494" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="36" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="519"><net_src comp="40" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="502" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="506" pin="3"/><net_sink comp="514" pin=2"/></net>

<net id="527"><net_src comp="34" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="494" pin="3"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="42" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="534"><net_src comp="514" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="38" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="541"><net_src comp="522" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="530" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="514" pin="3"/><net_sink comp="536" pin=2"/></net>

<net id="547"><net_src comp="536" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="34" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="536" pin="3"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="36" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="560"><net_src comp="101" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="308" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="571"><net_src comp="34" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="211" pin="3"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="36" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="578"><net_src comp="211" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="38" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="585"><net_src comp="566" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="574" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="211" pin="3"/><net_sink comp="580" pin=2"/></net>

<net id="591"><net_src comp="580" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="597"><net_src comp="34" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="580" pin="3"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="36" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="605"><net_src comp="40" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="588" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="592" pin="3"/><net_sink comp="600" pin=2"/></net>

<net id="613"><net_src comp="34" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="580" pin="3"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="42" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="600" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="38" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="627"><net_src comp="608" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="616" pin="2"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="600" pin="3"/><net_sink comp="622" pin=2"/></net>

<net id="633"><net_src comp="622" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="34" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="622" pin="3"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="36" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="647"><net_src comp="40" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="630" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="634" pin="3"/><net_sink comp="642" pin=2"/></net>

<net id="655"><net_src comp="34" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="622" pin="3"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="42" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="662"><net_src comp="642" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="38" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="669"><net_src comp="650" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="658" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="642" pin="3"/><net_sink comp="664" pin=2"/></net>

<net id="675"><net_src comp="664" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="681"><net_src comp="34" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="664" pin="3"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="36" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="687"><net_src comp="684" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="693"><net_src comp="34" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="174" pin="3"/><net_sink comp="688" pin=1"/></net>

<net id="695"><net_src comp="36" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="700"><net_src comp="174" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="38" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="707"><net_src comp="688" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="708"><net_src comp="696" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="709"><net_src comp="174" pin="3"/><net_sink comp="702" pin=2"/></net>

<net id="713"><net_src comp="702" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="719"><net_src comp="34" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="702" pin="3"/><net_sink comp="714" pin=1"/></net>

<net id="721"><net_src comp="36" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="727"><net_src comp="40" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="728"><net_src comp="710" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="729"><net_src comp="714" pin="3"/><net_sink comp="722" pin=2"/></net>

<net id="735"><net_src comp="34" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="702" pin="3"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="42" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="742"><net_src comp="722" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="38" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="749"><net_src comp="730" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="738" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="751"><net_src comp="722" pin="3"/><net_sink comp="744" pin=2"/></net>

<net id="755"><net_src comp="744" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="761"><net_src comp="34" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="762"><net_src comp="744" pin="3"/><net_sink comp="756" pin=1"/></net>

<net id="763"><net_src comp="36" pin="0"/><net_sink comp="756" pin=2"/></net>

<net id="769"><net_src comp="40" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="752" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="771"><net_src comp="756" pin="3"/><net_sink comp="764" pin=2"/></net>

<net id="777"><net_src comp="34" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="744" pin="3"/><net_sink comp="772" pin=1"/></net>

<net id="779"><net_src comp="42" pin="0"/><net_sink comp="772" pin=2"/></net>

<net id="784"><net_src comp="764" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="38" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="791"><net_src comp="772" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="780" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="793"><net_src comp="764" pin="3"/><net_sink comp="786" pin=2"/></net>

<net id="797"><net_src comp="786" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="803"><net_src comp="34" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="786" pin="3"/><net_sink comp="798" pin=1"/></net>

<net id="805"><net_src comp="36" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="811"><net_src comp="34" pin="0"/><net_sink comp="806" pin=0"/></net>

<net id="812"><net_src comp="211" pin="3"/><net_sink comp="806" pin=1"/></net>

<net id="813"><net_src comp="36" pin="0"/><net_sink comp="806" pin=2"/></net>

<net id="818"><net_src comp="211" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="38" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="825"><net_src comp="806" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="826"><net_src comp="814" pin="2"/><net_sink comp="820" pin=1"/></net>

<net id="827"><net_src comp="211" pin="3"/><net_sink comp="820" pin=2"/></net>

<net id="831"><net_src comp="820" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="837"><net_src comp="34" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="820" pin="3"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="36" pin="0"/><net_sink comp="832" pin=2"/></net>

<net id="845"><net_src comp="40" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="846"><net_src comp="828" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="847"><net_src comp="832" pin="3"/><net_sink comp="840" pin=2"/></net>

<net id="853"><net_src comp="34" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="854"><net_src comp="820" pin="3"/><net_sink comp="848" pin=1"/></net>

<net id="855"><net_src comp="42" pin="0"/><net_sink comp="848" pin=2"/></net>

<net id="860"><net_src comp="840" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="38" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="867"><net_src comp="848" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="868"><net_src comp="856" pin="2"/><net_sink comp="862" pin=1"/></net>

<net id="869"><net_src comp="840" pin="3"/><net_sink comp="862" pin=2"/></net>

<net id="873"><net_src comp="862" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="879"><net_src comp="34" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="880"><net_src comp="862" pin="3"/><net_sink comp="874" pin=1"/></net>

<net id="881"><net_src comp="36" pin="0"/><net_sink comp="874" pin=2"/></net>

<net id="887"><net_src comp="40" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="870" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="874" pin="3"/><net_sink comp="882" pin=2"/></net>

<net id="895"><net_src comp="34" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="862" pin="3"/><net_sink comp="890" pin=1"/></net>

<net id="897"><net_src comp="42" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="902"><net_src comp="882" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="38" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="909"><net_src comp="890" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="910"><net_src comp="898" pin="2"/><net_sink comp="904" pin=1"/></net>

<net id="911"><net_src comp="882" pin="3"/><net_sink comp="904" pin=2"/></net>

<net id="915"><net_src comp="904" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="921"><net_src comp="34" pin="0"/><net_sink comp="916" pin=0"/></net>

<net id="922"><net_src comp="904" pin="3"/><net_sink comp="916" pin=1"/></net>

<net id="923"><net_src comp="36" pin="0"/><net_sink comp="916" pin=2"/></net>

<net id="929"><net_src comp="40" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="935"><net_src comp="40" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="940"><net_src comp="44" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="944"><net_src comp="936" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="950"><net_src comp="46" pin="0"/><net_sink comp="946" pin=1"/></net>

<net id="954"><net_src comp="946" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="960"><net_src comp="924" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="930" pin="3"/><net_sink comp="956" pin=1"/></net>

<net id="967"><net_src comp="40" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="973"><net_src comp="40" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="978"><net_src comp="44" pin="0"/><net_sink comp="974" pin=1"/></net>

<net id="982"><net_src comp="974" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="988"><net_src comp="91" pin="7"/><net_sink comp="984" pin=0"/></net>

<net id="993"><net_src comp="984" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="998"><net_src comp="962" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="999"><net_src comp="968" pin="3"/><net_sink comp="994" pin=1"/></net>

<net id="1004"><net_src comp="994" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1009"><net_src comp="1000" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="989" pin="2"/><net_sink comp="1005" pin=1"/></net>

<net id="1011"><net_src comp="1005" pin="2"/><net_sink comp="146" pin=4"/></net>

<net id="1016"><net_src comp="46" pin="0"/><net_sink comp="1012" pin=1"/></net>

<net id="1020"><net_src comp="1012" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1026"><net_src comp="48" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1030"><net_src comp="1022" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="1036"><net_src comp="91" pin="3"/><net_sink comp="1032" pin=0"/></net>

<net id="1041"><net_src comp="1032" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1050"><net_src comp="1042" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1051"><net_src comp="1037" pin="2"/><net_sink comp="1046" pin=1"/></net>

<net id="1052"><net_src comp="1046" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="1057"><net_src comp="50" pin="0"/><net_sink comp="1053" pin=1"/></net>

<net id="1061"><net_src comp="1053" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="1067"><net_src comp="48" pin="0"/><net_sink comp="1063" pin=1"/></net>

<net id="1071"><net_src comp="1063" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1077"><net_src comp="91" pin="7"/><net_sink comp="1073" pin=0"/></net>

<net id="1082"><net_src comp="1073" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1091"><net_src comp="1083" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1092"><net_src comp="1078" pin="2"/><net_sink comp="1087" pin=1"/></net>

<net id="1093"><net_src comp="1087" pin="2"/><net_sink comp="146" pin=4"/></net>

<net id="1098"><net_src comp="50" pin="0"/><net_sink comp="1094" pin=1"/></net>

<net id="1102"><net_src comp="1094" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="1108"><net_src comp="91" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1113"><net_src comp="1104" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1122"><net_src comp="1114" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1123"><net_src comp="1109" pin="2"/><net_sink comp="1118" pin=1"/></net>

<net id="1124"><net_src comp="1118" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="1128"><net_src comp="52" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1133"><net_src comp="58" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1136"><net_src comp="1130" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1137"><net_src comp="1130" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="1138"><net_src comp="1130" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1139"><net_src comp="1130" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1143"><net_src comp="70" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="1148"><net_src comp="77" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="1153"><net_src comp="84" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="1158"><net_src comp="64" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="1160"><net_src comp="1155" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1161"><net_src comp="1155" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="1162"><net_src comp="1155" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1163"><net_src comp="1155" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1164"><net_src comp="1155" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1168"><net_src comp="338" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="1170"><net_src comp="1165" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="1174"><net_src comp="115" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="1179"><net_src comp="352" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="1184"><net_src comp="122" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="1189"><net_src comp="130" pin="3"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="1194"><net_src comp="159" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="1199"><net_src comp="91" pin="3"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="1204"><net_src comp="167" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1209"><net_src comp="196" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="1214"><net_src comp="174" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="1219"><net_src comp="204" pin="3"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1224"><net_src comp="472" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1226"><net_src comp="1221" pin="1"/><net_sink comp="1114" pin=1"/></net>

<net id="1230"><net_src comp="544" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="924" pin=1"/></net>

<net id="1235"><net_src comp="548" pin="3"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="924" pin=2"/></net>

<net id="1240"><net_src comp="556" pin="2"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="1245"><net_src comp="211" pin="3"/><net_sink comp="1242" pin=0"/></net>

<net id="1246"><net_src comp="1242" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1250"><net_src comp="217" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="1255"><net_src comp="600" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="1083" pin=1"/></net>

<net id="1257"><net_src comp="1252" pin="1"/><net_sink comp="1104" pin=1"/></net>

<net id="1261"><net_src comp="672" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="1266"><net_src comp="676" pin="3"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="962" pin=2"/></net>

<net id="1271"><net_src comp="174" pin="3"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1276"><net_src comp="225" pin="3"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="1281"><net_src comp="722" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="1283"><net_src comp="1278" pin="1"/><net_sink comp="1032" pin=1"/></net>

<net id="1287"><net_src comp="794" pin="1"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="1292"><net_src comp="798" pin="3"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="930" pin=2"/></net>

<net id="1297"><net_src comp="211" pin="3"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1302"><net_src comp="840" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1304"><net_src comp="1299" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1308"><net_src comp="912" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="1313"><net_src comp="916" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="968" pin=2"/></net>

<net id="1318"><net_src comp="233" pin="3"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="1323"><net_src comp="240" pin="3"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="1328"><net_src comp="956" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1330"><net_src comp="1325" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1334"><net_src comp="994" pin="2"/><net_sink comp="1331" pin=0"/></net>

<net id="1335"><net_src comp="1331" pin="1"/><net_sink comp="1083" pin=0"/></net>

<net id="1339"><net_src comp="264" pin="3"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="1344"><net_src comp="272" pin="3"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="91" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {2 3 8 9 }
	Port: src | {}
	Port: rk | {}
	Port: rk_offset | {}
	Port: clefia_s1 | {}
	Port: clefia_s0 | {}
 - Input state : 
	Port: ClefiaF1Xor.2 : dst | {}
	Port: ClefiaF1Xor.2 : dst_offset | {2 }
	Port: ClefiaF1Xor.2 : src | {1 2 3 7 8 9 }
	Port: ClefiaF1Xor.2 : src_offset | {1 }
	Port: ClefiaF1Xor.2 : rk | {1 2 3 4 5 }
	Port: ClefiaF1Xor.2 : rk_offset | {1 }
	Port: ClefiaF1Xor.2 : clefia_s1 | {3 4 5 6 }
	Port: ClefiaF1Xor.2 : clefia_s0 | {4 5 6 7 }
  - Chain level:
	State 1
		rk_addr : 1
		src_addr : 1
		zext_ln124 : 1
		src_addr_1 : 2
		src_load : 2
		rk_load : 2
		src_load_1 : 3
	State 2
		dst_addr : 1
		add_ln124_29 : 1
		zext_ln124_32 : 2
		rk_addr_29 : 3
		xor_ln124 : 1
		zext_ln124_33 : 1
		src_addr_2 : 2
		rk_load_4 : 4
		zext_ln124_35 : 1
		src_addr_3 : 2
		src_load_2 : 3
		src_load_3 : 3
		zext_ln117 : 1
		dst_addr_1 : 2
		store_ln117 : 2
		store_ln117 : 3
	State 3
		zext_ln124_34 : 1
		rk_addr_30 : 2
		xor_ln124_31 : 1
		rk_load_5 : 3
		clefia_s1_addr : 1
		z : 2
		zext_ln117_1 : 1
		dst_addr_2 : 2
		zext_ln117_2 : 1
		dst_addr_3 : 2
		store_ln117 : 3
		store_ln117 : 3
	State 4
		zext_ln124_36 : 1
		rk_addr_31 : 2
		xor_ln124_32 : 1
		rk_load_6 : 3
		clefia_s0_addr : 1
		z_4 : 2
		tmp_44 : 1
		xor_ln132_18 : 1
		select_ln131_18 : 1
		trunc_ln134_18 : 2
		tmp_45 : 2
		x_assign_3 : 3
		tmp_46 : 2
		xor_ln132_19 : 4
		select_ln131_19 : 4
		trunc_ln134_19 : 5
		tmp_47 : 5
		x_assign_4 : 6
		tmp_48 : 5
		xor_ln132_20 : 7
		select_ln131_20 : 7
		trunc_ln134_20 : 8
		tmp_49 : 8
	State 5
		xor_ln124_33 : 1
		clefia_s1_addr_1 : 1
		z_5 : 2
		tmp : 1
		xor_ln132 : 1
		select_ln131 : 1
		trunc_ln134 : 2
		tmp_31 : 2
		x_assign_s : 3
		tmp_32 : 2
		xor_ln132_12 : 4
		select_ln131_12 : 4
		trunc_ln134_12 : 5
		tmp_33 : 5
		x_assign_8 : 6
		tmp_34 : 5
		xor_ln132_13 : 7
		select_ln131_13 : 7
		trunc_ln134_13 : 8
		tmp_35 : 8
	State 6
		clefia_s0_addr_1 : 1
		z_6 : 2
		tmp_36 : 1
		xor_ln132_14 : 1
		select_ln131_14 : 1
		trunc_ln134_14 : 2
		tmp_37 : 2
		x_assign_9 : 3
		tmp_50 : 2
		xor_ln132_21 : 4
		select_ln131_21 : 4
		trunc_ln134_21 : 5
		tmp_51 : 5
		x_assign_5 : 6
		tmp_52 : 5
		xor_ln132_22 : 7
		select_ln131_22 : 7
		trunc_ln134_22 : 8
		tmp_53 : 8
	State 7
		tmp_38 : 1
		xor_ln132_15 : 1
		select_ln131_15 : 1
		trunc_ln134_15 : 2
		tmp_39 : 2
		x_assign_1 : 3
		tmp_40 : 2
		xor_ln132_16 : 4
		select_ln131_16 : 4
		trunc_ln134_16 : 5
		tmp_41 : 5
		x_assign_2 : 6
		tmp_42 : 5
		xor_ln132_17 : 7
		select_ln131_17 : 7
		trunc_ln134_17 : 8
		tmp_43 : 8
		zext_ln185_1 : 1
		src_addr_4 : 2
		zext_ln124_37 : 1
		src_addr_5 : 2
		src_load_4 : 3
		src_load_5 : 3
		xor_ln124_58 : 1
	State 8
		zext_ln185 : 1
		dst_addr_4 : 2
		xor_ln124_52 : 1
		xor_ln124_53 : 1
		xor_ln124_54 : 1
		xor_ln124_55 : 1
		xor_ln124_34 : 1
		zext_ln124_38 : 1
		dst_addr_5 : 2
		store_ln124 : 1
		zext_ln124_39 : 1
		src_addr_6 : 2
		xor_ln124_56 : 1
		xor_ln124_57 : 1
		xor_ln124_35 : 1
		store_ln124 : 1
		zext_ln124_41 : 1
		src_addr_7 : 2
		src_load_6 : 3
		src_load_7 : 3
	State 9
		zext_ln124_40 : 1
		dst_addr_6 : 2
		xor_ln124_60 : 1
		xor_ln124_61 : 1
		xor_ln124_36 : 1
		zext_ln124_42 : 1
		dst_addr_7 : 2
		store_ln124 : 1
		xor_ln124_63 : 1
		xor_ln124_64 : 1
		xor_ln124_37 : 1
		store_ln124 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         grp_fu_302         |    0    |    8    |
|          |      xor_ln124_fu_352      |    0    |    8    |
|          |     xor_ln132_18_fu_446    |    0    |    8    |
|          |     xor_ln132_19_fu_488    |    0    |    8    |
|          |     xor_ln132_20_fu_530    |    0    |    8    |
|          |     xor_ln124_33_fu_556    |    0    |    8    |
|          |      xor_ln132_fu_574      |    0    |    8    |
|          |     xor_ln132_12_fu_616    |    0    |    8    |
|          |     xor_ln132_13_fu_658    |    0    |    8    |
|          |     xor_ln132_14_fu_696    |    0    |    8    |
|          |     xor_ln132_21_fu_738    |    0    |    8    |
|          |     xor_ln132_22_fu_780    |    0    |    8    |
|          |     xor_ln132_15_fu_814    |    0    |    8    |
|          |     xor_ln132_16_fu_856    |    0    |    8    |
|          |     xor_ln132_17_fu_898    |    0    |    8    |
|          |     xor_ln124_58_fu_956    |    0    |    8    |
|    xor   |     xor_ln124_52_fu_984    |    0    |    8    |
|          |     xor_ln124_53_fu_989    |    0    |    8    |
|          |     xor_ln124_54_fu_994    |    0    |    8    |
|          |    xor_ln124_55_fu_1000    |    0    |    8    |
|          |    xor_ln124_34_fu_1005    |    0    |    8    |
|          |    xor_ln124_56_fu_1032    |    0    |    8    |
|          |    xor_ln124_57_fu_1037    |    0    |    8    |
|          |    xor_ln124_59_fu_1042    |    0    |    8    |
|          |    xor_ln124_35_fu_1046    |    0    |    8    |
|          |    xor_ln124_60_fu_1073    |    0    |    8    |
|          |    xor_ln124_61_fu_1078    |    0    |    8    |
|          |    xor_ln124_62_fu_1083    |    0    |    8    |
|          |    xor_ln124_36_fu_1087    |    0    |    8    |
|          |    xor_ln124_63_fu_1104    |    0    |    8    |
|          |    xor_ln124_64_fu_1109    |    0    |    8    |
|          |    xor_ln124_65_fu_1114    |    0    |    8    |
|          |    xor_ln124_37_fu_1118    |    0    |    8    |
|----------|----------------------------|---------|---------|
|          |      add_ln124_fu_322      |    0    |    13   |
|          |     add_ln124_29_fu_341    |    0    |    15   |
|          |     add_ln124_30_fu_358    |    0    |    13   |
|          |     add_ln124_32_fu_368    |    0    |    13   |
|          |      add_ln117_fu_378      |    0    |    13   |
|          |     add_ln124_31_fu_389    |    0    |    15   |
|          |     add_ln117_1_fu_403     |    0    |    13   |
|          |     add_ln117_2_fu_413     |    0    |    13   |
|    add   |     add_ln124_33_fu_423    |    0    |    15   |
|          |     add_ln185_1_fu_936     |    0    |    13   |
|          |     add_ln124_34_fu_946    |    0    |    13   |
|          |      add_ln185_fu_974      |    0    |    13   |
|          |    add_ln124_35_fu_1012    |    0    |    13   |
|          |    add_ln124_36_fu_1022    |    0    |    13   |
|          |    add_ln124_38_fu_1053    |    0    |    13   |
|          |    add_ln124_37_fu_1063    |    0    |    13   |
|          |    add_ln124_39_fu_1094    |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |   select_ln131_18_fu_452   |    0    |    8    |
|          |   select_ln131_19_fu_494   |    0    |    8    |
|          |   select_ln131_20_fu_536   |    0    |    8    |
|          |     select_ln131_fu_580    |    0    |    8    |
|          |   select_ln131_12_fu_622   |    0    |    8    |
|  select  |   select_ln131_13_fu_664   |    0    |    8    |
|          |   select_ln131_14_fu_702   |    0    |    8    |
|          |   select_ln131_21_fu_744   |    0    |    8    |
|          |   select_ln131_22_fu_786   |    0    |    8    |
|          |   select_ln131_15_fu_820   |    0    |    8    |
|          |   select_ln131_16_fu_862   |    0    |    8    |
|          |   select_ln131_17_fu_904   |    0    |    8    |
|----------|----------------------------|---------|---------|
|          |  rk_offset_read_read_fu_52 |    0    |    0    |
|   read   | src_offset_read_read_fu_58 |    0    |    0    |
|          | dst_offset_read_read_fu_64 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   rk_offset_cast1_fu_312   |    0    |    0    |
|          |   src_offset_cast_fu_317   |    0    |    0    |
|          |      zext_ln124_fu_328     |    0    |    0    |
|          |   dst_offset_cast_fu_333   |    0    |    0    |
|          |    rk_offset_cast_fu_338   |    0    |    0    |
|          |    zext_ln124_32_fu_347    |    0    |    0    |
|          |    zext_ln124_33_fu_363    |    0    |    0    |
|          |    zext_ln124_35_fu_373    |    0    |    0    |
|          |      zext_ln117_fu_384     |    0    |    0    |
|          |    zext_ln124_34_fu_394    |    0    |    0    |
|          |      zext_ln173_fu_399     |    0    |    0    |
|          |     zext_ln117_1_fu_408    |    0    |    0    |
|   zext   |     zext_ln117_2_fu_418    |    0    |    0    |
|          |    zext_ln124_36_fu_428    |    0    |    0    |
|          |      zext_ln174_fu_433     |    0    |    0    |
|          |      zext_ln175_fu_561     |    0    |    0    |
|          |      zext_ln176_fu_684     |    0    |    0    |
|          |     zext_ln185_1_fu_941    |    0    |    0    |
|          |    zext_ln124_37_fu_951    |    0    |    0    |
|          |      zext_ln185_fu_979     |    0    |    0    |
|          |    zext_ln124_38_fu_1017   |    0    |    0    |
|          |    zext_ln124_39_fu_1027   |    0    |    0    |
|          |    zext_ln124_41_fu_1058   |    0    |    0    |
|          |    zext_ln124_40_fu_1068   |    0    |    0    |
|          |    zext_ln124_42_fu_1099   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_44_fu_438       |    0    |    0    |
|          |        tmp_45_fu_464       |    0    |    0    |
|          |        tmp_46_fu_480       |    0    |    0    |
|          |        tmp_47_fu_506       |    0    |    0    |
|          |        tmp_48_fu_522       |    0    |    0    |
|          |        tmp_49_fu_548       |    0    |    0    |
|          |         tmp_fu_566         |    0    |    0    |
|          |        tmp_31_fu_592       |    0    |    0    |
|          |        tmp_32_fu_608       |    0    |    0    |
|          |        tmp_33_fu_634       |    0    |    0    |
|          |        tmp_34_fu_650       |    0    |    0    |
| bitselect|        tmp_35_fu_676       |    0    |    0    |
|          |        tmp_36_fu_688       |    0    |    0    |
|          |        tmp_37_fu_714       |    0    |    0    |
|          |        tmp_50_fu_730       |    0    |    0    |
|          |        tmp_51_fu_756       |    0    |    0    |
|          |        tmp_52_fu_772       |    0    |    0    |
|          |        tmp_53_fu_798       |    0    |    0    |
|          |        tmp_38_fu_806       |    0    |    0    |
|          |        tmp_39_fu_832       |    0    |    0    |
|          |        tmp_40_fu_848       |    0    |    0    |
|          |        tmp_41_fu_874       |    0    |    0    |
|          |        tmp_42_fu_890       |    0    |    0    |
|          |        tmp_43_fu_916       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    trunc_ln134_18_fu_460   |    0    |    0    |
|          |    trunc_ln134_19_fu_502   |    0    |    0    |
|          |    trunc_ln134_20_fu_544   |    0    |    0    |
|          |     trunc_ln134_fu_588     |    0    |    0    |
|          |    trunc_ln134_12_fu_630   |    0    |    0    |
|   trunc  |    trunc_ln134_13_fu_672   |    0    |    0    |
|          |    trunc_ln134_14_fu_710   |    0    |    0    |
|          |    trunc_ln134_21_fu_752   |    0    |    0    |
|          |    trunc_ln134_22_fu_794   |    0    |    0    |
|          |    trunc_ln134_15_fu_828   |    0    |    0    |
|          |    trunc_ln134_16_fu_870   |    0    |    0    |
|          |    trunc_ln134_17_fu_912   |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      x_assign_3_fu_472     |    0    |    0    |
|          |      x_assign_4_fu_514     |    0    |    0    |
|          |      x_assign_s_fu_600     |    0    |    0    |
|          |      x_assign_8_fu_642     |    0    |    0    |
|          |      x_assign_9_fu_722     |    0    |    0    |
|bitconcatenate|      x_assign_5_fu_764     |    0    |    0    |
|          |      x_assign_1_fu_840     |    0    |    0    |
|          |      x_assign_2_fu_882     |    0    |    0    |
|          |      or_ln134_7_fu_924     |    0    |    0    |
|          |      or_ln134_9_fu_930     |    0    |    0    |
|          |        or_ln_fu_962        |    0    |    0    |
|          |      or_ln134_4_fu_968     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   587   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|clefia_s0_addr_1_reg_1273|    8   |
| clefia_s0_addr_reg_1216 |    8   |
|clefia_s1_addr_1_reg_1247|    8   |
| clefia_s1_addr_reg_1201 |    8   |
| dst_offset_read_reg_1155|    5   |
|         reg_297         |    8   |
|         reg_308         |    8   |
|   rk_addr_29_reg_1171   |    9   |
|   rk_addr_30_reg_1191   |    9   |
|   rk_addr_31_reg_1206   |    9   |
|     rk_addr_reg_1140    |    9   |
| rk_offset_cast_reg_1165 |    9   |
| rk_offset_read_reg_1125 |    8   |
|   src_addr_1_reg_1150   |    5   |
|   src_addr_2_reg_1181   |    5   |
|   src_addr_3_reg_1186   |    5   |
|   src_addr_4_reg_1315   |    5   |
|   src_addr_5_reg_1320   |    5   |
|   src_addr_6_reg_1336   |    5   |
|   src_addr_7_reg_1341   |    5   |
|    src_addr_reg_1145    |    5   |
|   src_load_3_reg_1196   |    8   |
| src_offset_read_reg_1130|    5   |
|     tmp_35_reg_1263     |    1   |
|     tmp_43_reg_1310     |    1   |
|     tmp_49_reg_1232     |    1   |
|     tmp_53_reg_1289     |    1   |
| trunc_ln134_13_reg_1258 |    7   |
| trunc_ln134_17_reg_1305 |    7   |
| trunc_ln134_20_reg_1227 |    7   |
| trunc_ln134_22_reg_1284 |    7   |
|   x_assign_1_reg_1299   |    8   |
|   x_assign_3_reg_1221   |    8   |
|   x_assign_9_reg_1278   |    8   |
|   x_assign_s_reg_1252   |    8   |
|  xor_ln124_33_reg_1237  |    8   |
|  xor_ln124_54_reg_1331  |    8   |
|  xor_ln124_58_reg_1325  |    8   |
|    xor_ln124_reg_1176   |    8   |
|       z_4_reg_1242      |    8   |
|       z_5_reg_1268      |    8   |
|       z_6_reg_1294      |    8   |
|        z_reg_1211       |    8   |
+-------------------------+--------+
|          Total          |   287  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_91 |  p0  |   8  |   5  |   40   ||    42   |
|  grp_access_fu_91 |  p2  |   8  |   0  |    0   ||    42   |
| grp_access_fu_101 |  p0  |   8  |   9  |   72   ||    42   |
| grp_access_fu_146 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_146 |  p1  |   3  |   8  |   24   ||    14   |
| grp_access_fu_146 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_146 |  p4  |   3  |   5  |   15   ||    14   |
| grp_access_fu_174 |  p0  |   4  |   8  |   32   ||    20   |
| grp_access_fu_211 |  p0  |   4  |   8  |   32   ||    20   |
|      reg_297      |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   251  || 19.2204 ||   243   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   587  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   19   |    -   |   243  |
|  Register |    -   |   287  |    -   |
+-----------+--------+--------+--------+
|   Total   |   19   |   287  |   830  |
+-----------+--------+--------+--------+
