set_property PACKAGE_PIN Y9 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property ALLOW_COMBINATORIAL_LOOPS true [get_nets *]
#set_property IS_ENABLED FALSE [get_drc_checks LUTLP-1]


set_property IOSTANDARD LVCMOS33 [get_ports {fp_flags_out[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_flags_out[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_flags_out[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_flags_out[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_flags_out[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[31]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[30]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[29]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[28]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[27]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[26]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[25]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[24]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[23]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[22]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[21]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[20]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[19]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[18]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[17]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[16]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fp_wb_data_out[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[31]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[30]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[29]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[28]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[27]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[26]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[25]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[24]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[23]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[22]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[21]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[20]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[19]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[18]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[17]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[16]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {int_wb_data[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports reset]
##############################################################################
# RV32F Processor Timing Constraints
# Xilinx Design Constraints (XDC) File
##############################################################################

##############################################################################
# Clock Constraints
##############################################################################

# Primary clock input - adjust period based on your target frequency
# Current setting: 100 MHz (10ns period)
# For faster operation: 5ns (200MHz), 8ns (125MHz)
# For slower operation: 20ns (50MHz), 40ns (25MHz)

create_clock -period 10.000 -name sys_clk -waveform {0.000 5.000} [get_ports clk]

# Clock uncertainty (accounts for jitter, skew)
set_clock_uncertainty 0.200 [get_clocks sys_clk]

# Input delay for reset and other inputs (relative to clock)
set_input_delay -clock sys_clk -min 1.000 [get_ports reset]
set_input_delay -clock sys_clk -max 3.000 [get_ports reset]

# Output delay for outputs (relative to clock)
set_output_delay -clock sys_clk -min -1.000 [get_ports int_unrecognized]
set_output_delay -clock sys_clk -max 2.000 [get_ports int_unrecognized]
set_output_delay -clock sys_clk -min -1.000 [get_ports fp_unrecognized]
set_output_delay -clock sys_clk -max 2.000 [get_ports fp_unrecognized]
set_output_delay -clock sys_clk -min -1.000 [get_ports int_wb_data[*]]
set_output_delay -clock sys_clk -max 2.000 [get_ports int_wb_data[*]]
set_output_delay -clock sys_clk -min -1.000 [get_ports fp_wb_data_out[*]]
set_output_delay -clock sys_clk -max 2.000 [get_ports fp_wb_data_out[*]]
set_output_delay -clock sys_clk -min -1.000 [get_ports fp_flags_out[*]]
set_output_delay -clock sys_clk -max 2.000 [get_ports fp_flags_out[*]]

##############################################################################
# False Paths and Multi-cycle Paths
##############################################################################

# Reset is asynchronous - don't check timing
set_false_path -from [get_ports reset]

# Unrecognized signals are status only - relax timing
set_false_path -to [get_ports int_unrecognized]
set_false_path -to [get_ports fp_unrecognized]

##############################################################################
# Physical Constraints (Uncomment and modify for your FPGA board)
##############################################################################

# Example for standard dev boards:
# Artix-7 35T board, 100MHz system clock
# set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports clk]
# set_property -dict {PACKAGE_PIN V17 IOSTANDARD LVCMOS33} [get_ports reset]

# Example output pin assignments (adjust for your board)
# set_property -dict {PACKAGE_PIN U16 IOSTANDARD LVCMOS33} [get_ports int_wb_data[0]]
# ... add more pin assignments as needed

##############################################################################
# Additional Timing Exceptions
##############################################################################

# If using multi-cycle FP operations (future enhancement):
# set_multicycle_path -setup 4 -from [get_pins -hier -filter {NAME =~ *fp_alu*}]
# set_multicycle_path -hold 3 -from [get_pins -hier -filter {NAME =~ *fp_alu*}]

##############################################################################
# Notes:
# 1. Adjust clock period based on your target FPGA and timing requirements
# 2. Add board-specific pin assignments
# 3. For production: tighten constraints and verify timing closure
# 4. Current 100MHz target should be achievable on most 7-series FPGAs
##############################################################################
