Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Jun 13 13:42:44 2020
| Host         : DESKTOP-9H19BOT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file XBar_control_sets_placed.rpt
| Design       : XBar
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   112 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           14 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------+--------------------------+------------------+----------------+
|          Clock Signal          | Enable Signal |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+--------------------------------+---------------+--------------------------+------------------+----------------+
|  AddressSave_reg[1][1]_i_1_n_0 |               |                          |                1 |              1 |
|  AddressSave_reg[2][3]_i_1_n_0 |               |                          |                1 |              1 |
|  AddressSave_reg[3][2]_i_1_n_0 |               |                          |                1 |              1 |
|  AddressSave_reg[3][3]_i_2_n_0 |               |                          |                1 |              1 |
|  AddressSave_reg[0][0]_i_1_n_0 |               |                          |                1 |              1 |
|  AddressSave_reg[1][0]_i_1_n_0 |               |                          |                1 |              1 |
|  AddressSave_reg[0][1]_i_1_n_0 |               |                          |                1 |              1 |
|  AddressSave_reg[0][2]_i_1_n_0 |               |                          |                1 |              1 |
|  AddressSave_reg[1][3]_i_1_n_0 |               |                          |                1 |              1 |
|  AddressSave_reg[2][1]_i_1_n_0 |               |                          |                1 |              1 |
|  AddressSave_reg[2][2]_i_1_n_0 |               |                          |                1 |              1 |
|  AddressSave_reg[2][0]_i_1_n_0 |               |                          |                1 |              1 |
|  AddressSave_reg[3][0]_i_1_n_0 |               |                          |                1 |              1 |
|  AddressSave_reg[0][3]_i_1_n_0 |               |                          |                1 |              1 |
|  AddressSave_reg[3][1]_i_1_n_0 |               |                          |                1 |              1 |
|  AddressSave_reg[1][2]_i_1_n_0 |               |                          |                1 |              1 |
| ~Clk_IBUF_BUFG                 |               | OutputSave[2][7]_i_1_n_0 |                2 |              8 |
| ~Clk_IBUF_BUFG                 |               | OutputSave[3][7]_i_1_n_0 |                2 |              8 |
| ~Clk_IBUF_BUFG                 |               | OutputSave[0][7]_i_1_n_0 |                5 |              8 |
| ~Clk_IBUF_BUFG                 |               | OutputSave[1][7]_i_1_n_0 |                5 |              8 |
+--------------------------------+---------------+--------------------------+------------------+----------------+


