#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027ece9da350 .scope module, "ddr4_controller" "ddr4_controller" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 17 "user_addr";
    .port_info 3 /INPUT 64 "user_write_data";
    .port_info 4 /OUTPUT 64 "user_read_data";
    .port_info 5 /INPUT 1 "user_cmd_valid";
    .port_info 6 /INPUT 1 "user_write_en";
    .port_info 7 /OUTPUT 1 "user_ready";
    .port_info 8 /OUTPUT 1 "user_read_data_valid";
    .port_info 9 /OUTPUT 16 "ddr4_adr";
    .port_info 10 /OUTPUT 2 "ddr4_ba";
    .port_info 11 /OUTPUT 1 "ddr4_bg";
    .port_info 12 /OUTPUT 1 "ddr4_cke";
    .port_info 13 /OUTPUT 1 "ddr4_odt";
    .port_info 14 /OUTPUT 1 "ddr4_cs_n";
    .port_info 15 /OUTPUT 1 "ddr4_act_n";
    .port_info 16 /OUTPUT 1 "ddr4_reset_n";
    .port_info 17 /INOUT 8 "ddr4_dq";
    .port_info 18 /INOUT 1 "ddr4_dqs_t";
    .port_info 19 /INOUT 1 "ddr4_dqs_c";
    .port_info 20 /OUTPUT 1 "ddr4_ck_t";
    .port_info 21 /OUTPUT 1 "ddr4_ck_c";
    .port_info 22 /OUTPUT 1 "ddr4_parity";
    .port_info 23 /OUTPUT 1 "ddr4_alert_n";
P_0000027ece9da4e0 .param/l "ADDR_WIDTH" 0 2 3, +C4<00000000000000000000000000010001>;
P_0000027ece9da518 .param/l "BANK_WIDTH" 0 2 5, +C4<00000000000000000000000000000011>;
P_0000027ece9da550 .param/l "BURST_LENGTH" 0 2 9, +C4<00000000000000000000000000001000>;
P_0000027ece9da588 .param/l "COL_WIDTH" 0 2 7, +C4<00000000000000000000000000001010>;
P_0000027ece9da5c0 .param/l "DATA_WIDTH" 0 2 4, +C4<00000000000000000000000001000000>;
P_0000027ece9da5f8 .param/l "DRAM_WIDTH" 0 2 8, +C4<00000000000000000000000000001000>;
P_0000027ece9da630 .param/l "ROW_WIDTH" 0 2 6, +C4<00000000000000000000000000010000>;
o0000027ecea50118 .functor BUFZ 1, C4<z>; HiZ drive
v0000027ecea4ce30_0 .net "clk", 0 0, o0000027ecea50118;  0 drivers
v0000027ecea4c1b0_0 .net "cmd_addr", 16 0, v0000027ecea20b10_0;  1 drivers
v0000027ecea4d510_0 .net "cmd_read", 0 0, v0000027ecea20c50_0;  1 drivers
o0000027ecea501a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027ecea4d1f0_0 .net "cmd_ready", 0 0, o0000027ecea501a8;  0 drivers
v0000027ecea4cb10_0 .net "cmd_valid", 0 0, v0000027ecea216f0_0;  1 drivers
v0000027ecea4ccf0_0 .net "cmd_write", 0 0, v0000027ecea21e70_0;  1 drivers
v0000027ecea4c250_0 .net "ddr4_act_n", 0 0, L_0000027ecea2d630;  1 drivers
v0000027ecea4c6b0_0 .net "ddr4_adr", 15 0, L_0000027ecea2cad0;  1 drivers
L_0000027ecea903b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027ecea4be90_0 .net "ddr4_alert_n", 0 0, L_0000027ecea903b8;  1 drivers
v0000027ecea4ced0_0 .net "ddr4_ba", 1 0, L_0000027ecea2cb40;  1 drivers
v0000027ecea4cc50_0 .net "ddr4_bg", 0 0, L_0000027ecea2d5c0;  1 drivers
v0000027ecea4bdf0_0 .net "ddr4_ck_c", 0 0, L_0000027ecea2d710;  1 drivers
v0000027ecea4d290_0 .net "ddr4_ck_t", 0 0, L_0000027ecea2d010;  1 drivers
L_0000027ecea902e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027ecea4c2f0_0 .net "ddr4_cke", 0 0, L_0000027ecea902e0;  1 drivers
v0000027ecea4c390_0 .net "ddr4_cs_n", 0 0, L_0000027ecea2d1d0;  1 drivers
o0000027ecea51e88 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000027ecea4c4d0_0 .net "ddr4_dq", 7 0, o0000027ecea51e88;  0 drivers
o0000027ecea51eb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027ecea4c570_0 .net "ddr4_dqs_c", 0 0, o0000027ecea51eb8;  0 drivers
o0000027ecea51ee8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027ecea4d6f0_0 .net "ddr4_dqs_t", 0 0, o0000027ecea51ee8;  0 drivers
L_0000027ecea90328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027ecea4c7f0_0 .net "ddr4_odt", 0 0, L_0000027ecea90328;  1 drivers
L_0000027ecea90370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027ecea4d330_0 .net "ddr4_parity", 0 0, L_0000027ecea90370;  1 drivers
v0000027ecea4d3d0_0 .net "ddr4_reset_n", 0 0, L_0000027ecea2cc20;  1 drivers
v0000027ecea4c890_0 .net "init_done", 0 0, L_0000027ecea2cec0;  1 drivers
v0000027ecea4cbb0_0 .net "phy_act_n", 0 0, v0000027ecea21290_0;  1 drivers
v0000027ecea4d5b0_0 .net "phy_addr", 15 0, v0000027ecea20610_0;  1 drivers
v0000027ecea4d790_0 .net "phy_bank", 1 0, v0000027ecea215b0_0;  1 drivers
v0000027ecea4d8d0_0 .net "phy_bg", 0 0, v0000027ecea20750_0;  1 drivers
v0000027ecea4ba30_0 .net "phy_burst_cnt", 3 0, v0000027ecea4a420_0;  1 drivers
v0000027ecea4bc10_0 .net "phy_cmd", 2 0, v0000027ecea21650_0;  1 drivers
v0000027ecea4bcb0_0 .net "phy_cs_n", 0 0, v0000027ecea20a70_0;  1 drivers
L_0000027ecea90400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027ecea4bd50_0 .net "phy_init_done", 0 0, L_0000027ecea90400;  1 drivers
L_0000027ecea90448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027ecea4bf30_0 .net "phy_ready", 0 0, L_0000027ecea90448;  1 drivers
o0000027ecea515b8 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027ecea8a420_0 .net "read_data", 63 0, o0000027ecea515b8;  0 drivers
o0000027ecea515e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027ecea8b500_0 .net "read_data_valid", 0 0, o0000027ecea515e8;  0 drivers
v0000027ecea8b460_0 .net "ref_ack", 0 0, v0000027ecea20d90_0;  1 drivers
v0000027ecea8bb40_0 .net "ref_req", 0 0, L_0000027ecea2cbb0;  1 drivers
o0000027ecea50388 .functor BUFZ 1, C4<z>; HiZ drive
v0000027ecea8a1a0_0 .net "reset_n", 0 0, o0000027ecea50388;  0 drivers
RS_0000027ecea507a8 .resolv tri, v0000027ecea202f0_0, v0000027ecea4cd90_0;
v0000027ecea8b0a0_0 .net8 "tCCD", 3 0, RS_0000027ecea507a8;  2 drivers
RS_0000027ecea507d8 .resolv tri, v0000027ecea21150_0, v0000027ecea4d010_0;
v0000027ecea8b3c0_0 .net8 "tFAW", 5 0, RS_0000027ecea507d8;  2 drivers
RS_0000027ecea50808 .resolv tri, v0000027ecea04e60_0, v0000027ecea4c9d0_0;
v0000027ecea8b1e0_0 .net8 "tRAS", 7 0, RS_0000027ecea50808;  2 drivers
RS_0000027ecea50838 .resolv tri, v0000027ecea05860_0, v0000027ecea4d650_0;
v0000027ecea8bf00_0 .net8 "tRC", 7 0, RS_0000027ecea50838;  2 drivers
RS_0000027ecea50868 .resolv tri, v0000027ecea06800_0, v0000027ecea4bfd0_0;
v0000027ecea8a240_0 .net8 "tRCD", 7 0, RS_0000027ecea50868;  2 drivers
v0000027ecea8b140_0 .net "tREFI", 15 0, v0000027ecea4ca70_0;  1 drivers
v0000027ecea8a9c0_0 .net "tRFC", 15 0, v0000027ecea4c110_0;  1 drivers
RS_0000027ecea50898 .resolv tri, v0000027ecea05f40_0, v0000027ecea4d0b0_0;
v0000027ecea8b280_0 .net8 "tRP", 7 0, RS_0000027ecea50898;  2 drivers
RS_0000027ecea508c8 .resolv tri, v0000027ecea05040_0, v0000027ecea4c930_0;
v0000027ecea8bc80_0 .net8 "tRRD", 3 0, RS_0000027ecea508c8;  2 drivers
RS_0000027ecea508f8 .resolv tri, v0000027ecea05cc0_0, v0000027ecea4c430_0;
v0000027ecea8a920_0 .net8 "tWR", 7 0, RS_0000027ecea508f8;  2 drivers
RS_0000027ecea50928 .resolv tri, v0000027ecea05900_0, v0000027ecea4bad0_0;
v0000027ecea8b000_0 .net8 "tWTR", 3 0, RS_0000027ecea50928;  2 drivers
o0000027ecea503e8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0000027ecea8b6e0_0 .net "timing_control", 15 0, o0000027ecea503e8;  0 drivers
o0000027ecea50958 .functor BUFZ 17, C4<zzzzzzzzzzzzzzzzz>; HiZ drive
v0000027ecea8b780_0 .net "user_addr", 16 0, o0000027ecea50958;  0 drivers
o0000027ecea50988 .functor BUFZ 1, C4<z>; HiZ drive
v0000027ecea8b5a0_0 .net "user_cmd_valid", 0 0, o0000027ecea50988;  0 drivers
v0000027ecea8b820_0 .net "user_read_data", 63 0, L_0000027ecea2d780;  1 drivers
v0000027ecea8baa0_0 .net "user_read_data_valid", 0 0, L_0000027ecea8ebc0;  1 drivers
L_0000027ecea900e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000027ecea8ba00_0 .net "user_ready", 0 0, L_0000027ecea900e8;  1 drivers
o0000027ecea51708 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027ecea8a4c0_0 .net "user_write_data", 63 0, o0000027ecea51708;  0 drivers
o0000027ecea509e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027ecea8b320_0 .net "user_write_en", 0 0, o0000027ecea509e8;  0 drivers
v0000027ecea8bbe0_0 .net "write_data", 63 0, v0000027ecea88b90_0;  1 drivers
o0000027ecea51738 .functor BUFZ 1, C4<z>; HiZ drive
v0000027ecea8bd20_0 .net "write_data_ready", 0 0, o0000027ecea51738;  0 drivers
v0000027ecea8bdc0_0 .net "write_data_valid", 0 0, L_0000027ecea8eda0;  1 drivers
S_0000027ece9cdb40 .scope module, "u_addr_cmd_decoder" "addr_cmd_decoder" 2 137, 2 434 0, S_0000027ece9da350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 17 "cmd_addr";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /INPUT 1 "cmd_write";
    .port_info 5 /INPUT 1 "cmd_read";
    .port_info 6 /OUTPUT 1 "cmd_ready";
    .port_info 7 /OUTPUT 3 "phy_cmd";
    .port_info 8 /OUTPUT 16 "phy_addr";
    .port_info 9 /OUTPUT 2 "phy_bank";
    .port_info 10 /OUTPUT 1 "phy_bg";
    .port_info 11 /OUTPUT 1 "phy_act_n";
    .port_info 12 /OUTPUT 1 "phy_cs_n";
    .port_info 13 /OUTPUT 16 "timing_control";
P_0000027ece9e9da0 .param/l "ADDR_WIDTH" 0 2 435, +C4<00000000000000000000000000010001>;
P_0000027ece9e9dd8 .param/l "BANK_WIDTH" 0 2 436, +C4<00000000000000000000000000000011>;
P_0000027ece9e9e10 .param/l "CMD_ACT" 1 2 460, C4<011>;
P_0000027ece9e9e48 .param/l "CMD_MRS" 1 2 457, C4<000>;
P_0000027ece9e9e80 .param/l "CMD_NOP" 1 2 464, C4<111>;
P_0000027ece9e9eb8 .param/l "CMD_PRE" 1 2 459, C4<010>;
P_0000027ece9e9ef0 .param/l "CMD_RD" 1 2 462, C4<101>;
P_0000027ece9e9f28 .param/l "CMD_REF" 1 2 458, C4<001>;
P_0000027ece9e9f60 .param/l "CMD_WR" 1 2 461, C4<100>;
P_0000027ece9e9f98 .param/l "CMD_ZQ" 1 2 463, C4<110>;
P_0000027ece9e9fd0 .param/l "COL_WIDTH" 0 2 438, +C4<00000000000000000000000000001010>;
P_0000027ece9ea008 .param/l "ROW_WIDTH" 0 2 437, +C4<00000000000000000000000000010000>;
L_0000027ecea90298 .functor BUFT 1, C4<xxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000027ecea20430_0 .net *"_ivl_3", 11 0, L_0000027ecea90298;  1 drivers
v0000027ecea21bf0_0 .net *"_ivl_5", 3 0, L_0000027ecea8f980;  1 drivers
v0000027ecea21ab0_0 .net "bank_addr", 2 0, L_0000027ecea8f480;  1 drivers
v0000027ecea20cf0_0 .net "clk", 0 0, o0000027ecea50118;  alias, 0 drivers
v0000027ecea21830_0 .net "cmd_addr", 16 0, v0000027ecea20b10_0;  alias, 1 drivers
v0000027ecea21c90_0 .net "cmd_read", 0 0, v0000027ecea20c50_0;  alias, 1 drivers
v0000027ecea21010_0 .net "cmd_ready", 0 0, o0000027ecea501a8;  alias, 0 drivers
v0000027ecea21510_0 .net "cmd_valid", 0 0, v0000027ecea216f0_0;  alias, 1 drivers
v0000027ecea21790_0 .net "cmd_write", 0 0, v0000027ecea21e70_0;  alias, 1 drivers
v0000027ecea218d0_0 .net "col_addr", 9 0, L_0000027ecea8fa20;  1 drivers
v0000027ecea21290_0 .var "phy_act_n", 0 0;
v0000027ecea20610_0 .var "phy_addr", 15 0;
v0000027ecea215b0_0 .var "phy_bank", 1 0;
v0000027ecea20750_0 .var "phy_bg", 0 0;
v0000027ecea21650_0 .var "phy_cmd", 2 0;
v0000027ecea20a70_0 .var "phy_cs_n", 0 0;
v0000027ecea21970_0 .net "reset_n", 0 0, o0000027ecea50388;  alias, 0 drivers
v0000027ecea21a10_0 .net "row_addr", 15 0, L_0000027ecea8f660;  1 drivers
v0000027ecea211f0_0 .net "timing_control", 15 0, o0000027ecea503e8;  alias, 0 drivers
E_0000027ecea23940/0 .event negedge, v0000027ecea21970_0;
E_0000027ecea23940/1 .event posedge, v0000027ecea20cf0_0;
E_0000027ecea23940 .event/or E_0000027ecea23940/0, E_0000027ecea23940/1;
L_0000027ecea8f480 .part v0000027ecea20b10_0, 10, 3;
L_0000027ecea8f980 .part v0000027ecea20b10_0, 13, 4;
L_0000027ecea8f660 .concat [ 4 12 0 0], L_0000027ecea8f980, L_0000027ecea90298;
L_0000027ecea8fa20 .part v0000027ecea20b10_0, 0, 10;
S_0000027ece9ea2f0 .scope module, "u_command_scheduler" "command_scheduler" 2 84, 2 232 0, S_0000027ece9da350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 17 "user_addr";
    .port_info 3 /INPUT 1 "user_cmd_valid";
    .port_info 4 /INPUT 1 "user_write_en";
    .port_info 5 /OUTPUT 1 "user_ready";
    .port_info 6 /OUTPUT 17 "cmd_addr";
    .port_info 7 /OUTPUT 1 "cmd_valid";
    .port_info 8 /OUTPUT 1 "cmd_write";
    .port_info 9 /OUTPUT 1 "cmd_read";
    .port_info 10 /INPUT 1 "cmd_ready";
    .port_info 11 /INPUT 1 "ref_req";
    .port_info 12 /OUTPUT 1 "ref_ack";
    .port_info 13 /OUTPUT 8 "tRC";
    .port_info 14 /OUTPUT 8 "tRAS";
    .port_info 15 /OUTPUT 8 "tRP";
    .port_info 16 /OUTPUT 8 "tRCD";
    .port_info 17 /OUTPUT 4 "tRRD";
    .port_info 18 /OUTPUT 6 "tFAW";
    .port_info 19 /OUTPUT 4 "tWTR";
    .port_info 20 /OUTPUT 8 "tWR";
    .port_info 21 /OUTPUT 4 "tCCD";
P_0000027ece9ea480 .param/l "ADDR_WIDTH" 0 2 233, +C4<00000000000000000000000000010001>;
P_0000027ece9ea4b8 .param/l "BANK_ACTIVE" 1 2 264, C4<01>;
P_0000027ece9ea4f0 .param/l "BANK_IDLE" 1 2 263, C4<00>;
P_0000027ece9ea528 .param/l "BANK_PRECHARGING" 1 2 265, C4<10>;
P_0000027ece9ea560 .param/l "BANK_REFRESHING" 1 2 266, C4<11>;
P_0000027ece9ea598 .param/l "BANK_WIDTH" 0 2 234, +C4<00000000000000000000000000000011>;
P_0000027ece9ea5d0 .param/l "COL_WIDTH" 0 2 236, +C4<00000000000000000000000000001010>;
P_0000027ece9ea608 .param/l "ROW_WIDTH" 0 2 235, +C4<00000000000000000000000000010000>;
v0000027ecea21d30 .array "bank_open_row", 7 0, 15 0;
v0000027ecea207f0 .array "bank_state", 7 0, 1 0;
v0000027ecea20890 .array "bank_timer", 7 0, 7 0;
v0000027ecea20930_0 .net "clk", 0 0, o0000027ecea50118;  alias, 0 drivers
v0000027ecea20b10_0 .var "cmd_addr", 16 0;
v0000027ecea21dd0_0 .var "cmd_queue_ptr", 2 0;
v0000027ecea20c50_0 .var "cmd_read", 0 0;
v0000027ecea21f10_0 .net "cmd_ready", 0 0, o0000027ecea501a8;  alias, 0 drivers
v0000027ecea216f0_0 .var "cmd_valid", 0 0;
v0000027ecea21e70_0 .var "cmd_write", 0 0;
v0000027ecea22050_0 .var/i "i", 31 0;
v0000027ecea20ed0_0 .var/i "j", 31 0;
v0000027ecea20d90_0 .var "ref_ack", 0 0;
v0000027ecea20e30_0 .net "ref_req", 0 0, L_0000027ecea2cbb0;  alias, 1 drivers
v0000027ecea210b0_0 .net "reset_n", 0 0, o0000027ecea50388;  alias, 0 drivers
v0000027ecea202f0_0 .var "tCCD", 3 0;
v0000027ecea21150_0 .var "tFAW", 5 0;
v0000027ecea04e60_0 .var "tRAS", 7 0;
v0000027ecea05860_0 .var "tRC", 7 0;
v0000027ecea06800_0 .var "tRCD", 7 0;
v0000027ecea05f40_0 .var "tRP", 7 0;
v0000027ecea05040_0 .var "tRRD", 3 0;
v0000027ecea05cc0_0 .var "tWR", 7 0;
v0000027ecea05900_0 .var "tWTR", 3 0;
v0000027ecea06300_0 .net "user_addr", 16 0, o0000027ecea50958;  alias, 0 drivers
v0000027ecea064e0_0 .net "user_cmd_valid", 0 0, o0000027ecea50988;  alias, 0 drivers
v0000027ecea05a40_0 .net "user_ready", 0 0, L_0000027ecea900e8;  alias, 1 drivers
v0000027ecea066c0_0 .net "user_write_en", 0 0, o0000027ecea509e8;  alias, 0 drivers
E_0000027ecea23980 .event posedge, v0000027ecea20cf0_0;
S_0000027ece9eb7d0 .scope module, "u_data_path" "data_path" 2 114, 2 333 0, S_0000027ece9da350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 64 "user_write_data";
    .port_info 3 /OUTPUT 64 "user_read_data";
    .port_info 4 /OUTPUT 1 "user_read_data_valid";
    .port_info 5 /INPUT 1 "cmd_write";
    .port_info 6 /INPUT 1 "cmd_read";
    .port_info 7 /INPUT 1 "cmd_valid";
    .port_info 8 /OUTPUT 64 "write_data";
    .port_info 9 /OUTPUT 1 "write_data_valid";
    .port_info 10 /INPUT 1 "write_data_ready";
    .port_info 11 /INPUT 64 "read_data";
    .port_info 12 /INPUT 1 "read_data_valid";
    .port_info 13 /INPUT 4 "phy_burst_cnt";
P_0000027ece9cddc0 .param/l "BURST_LENGTH" 0 2 336, +C4<00000000000000000000000000001000>;
P_0000027ece9cddf8 .param/l "DATA_WIDTH" 0 2 334, +C4<00000000000000000000000001000000>;
P_0000027ece9cde30 .param/l "DRAM_WIDTH" 0 2 335, +C4<00000000000000000000000000001000>;
L_0000027ecea2d780 .functor BUFZ 64, L_0000027ecea8eb20, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0000027ecea896d0_0 .net *"_ivl_10", 63 0, L_0000027ecea8eb20;  1 drivers
v0000027ecea89770_0 .net *"_ivl_12", 5 0, L_0000027ecea8f5c0;  1 drivers
L_0000027ecea901c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027ecea89270_0 .net *"_ivl_15", 1 0, L_0000027ecea901c0;  1 drivers
v0000027ecea899f0_0 .net *"_ivl_18", 31 0, L_0000027ecea8fd40;  1 drivers
v0000027ecea88410_0 .net *"_ivl_2", 31 0, L_0000027ecea8fca0;  1 drivers
L_0000027ecea90208 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ecea894f0_0 .net *"_ivl_21", 26 0, L_0000027ecea90208;  1 drivers
L_0000027ecea90250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ecea885f0_0 .net/2u *"_ivl_22", 31 0, L_0000027ecea90250;  1 drivers
L_0000027ecea90130 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ecea89b30_0 .net *"_ivl_5", 26 0, L_0000027ecea90130;  1 drivers
L_0000027ecea90178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027ecea89bd0_0 .net/2u *"_ivl_6", 31 0, L_0000027ecea90178;  1 drivers
v0000027ecea88b90_0 .var "aligned_write_data", 63 0;
v0000027ecea882d0_0 .net "clk", 0 0, o0000027ecea50118;  alias, 0 drivers
v0000027ecea88c30_0 .net "cmd_read", 0 0, v0000027ecea20c50_0;  alias, 1 drivers
v0000027ecea884b0_0 .net "cmd_valid", 0 0, v0000027ecea216f0_0;  alias, 1 drivers
v0000027ecea88550_0 .net "cmd_write", 0 0, v0000027ecea21e70_0;  alias, 1 drivers
v0000027ecea89590_0 .net "ecc_generated", 7 0, L_0000027ecea8f020;  1 drivers
v0000027ecea89c70_0 .net "phy_burst_cnt", 3 0, v0000027ecea4a420_0;  alias, 1 drivers
v0000027ecea89d10_0 .net "read_data", 63 0, o0000027ecea515b8;  alias, 0 drivers
v0000027ecea89db0_0 .net "read_data_valid", 0 0, o0000027ecea515e8;  alias, 0 drivers
v0000027ecea89e50 .array "read_fifo", 15 0, 63 0;
v0000027ecea89f90_0 .var "read_fifo_count", 4 0;
v0000027ecea88730_0 .var "read_fifo_rd_ptr", 3 0;
v0000027ecea887d0_0 .var "read_fifo_wr_ptr", 3 0;
v0000027ecea880f0_0 .net "reset_n", 0 0, o0000027ecea50388;  alias, 0 drivers
v0000027ecea88870_0 .net "user_read_data", 63 0, L_0000027ecea2d780;  alias, 1 drivers
v0000027ecea88910_0 .net "user_read_data_valid", 0 0, L_0000027ecea8ebc0;  alias, 1 drivers
v0000027ecea889b0_0 .net "user_write_data", 63 0, o0000027ecea51708;  alias, 0 drivers
v0000027ecea88a50_0 .net "write_data", 63 0, v0000027ecea88b90_0;  alias, 1 drivers
v0000027ecea4a600_0 .net "write_data_ready", 0 0, o0000027ecea51738;  alias, 0 drivers
v0000027ecea4ad80_0 .net "write_data_valid", 0 0, L_0000027ecea8eda0;  alias, 1 drivers
v0000027ecea49c00 .array "write_fifo", 15 0, 63 0;
v0000027ecea49ca0_0 .var "write_fifo_count", 4 0;
v0000027ecea4b280_0 .var "write_fifo_rd_ptr", 3 0;
v0000027ecea4a060_0 .var "write_fifo_wr_ptr", 3 0;
L_0000027ecea8fca0 .concat [ 5 27 0 0], v0000027ecea49ca0_0, L_0000027ecea90130;
L_0000027ecea8eda0 .cmp/gt 32, L_0000027ecea8fca0, L_0000027ecea90178;
L_0000027ecea8eb20 .array/port v0000027ecea89e50, L_0000027ecea8f5c0;
L_0000027ecea8f5c0 .concat [ 4 2 0 0], v0000027ecea88730_0, L_0000027ecea901c0;
L_0000027ecea8fd40 .concat [ 5 27 0 0], v0000027ecea89f90_0, L_0000027ecea90208;
L_0000027ecea8ebc0 .cmp/gt 32, L_0000027ecea8fd40, L_0000027ecea90250;
S_0000027ece9eba50 .scope module, "u_ecc_gen" "ecc_generator" 2 425, 2 675 0, S_0000027ece9eb7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "data_in";
    .port_info 1 /OUTPUT 8 "ecc_out";
v0000027ecea069e0_0 .net *"_ivl_11", 0 0, L_0000027ecea8f700;  1 drivers
v0000027ecea04be0_0 .net *"_ivl_15", 6 0, L_0000027ecea8f2a0;  1 drivers
v0000027ece9d9a70_0 .net *"_ivl_17", 0 0, L_0000027ecea8ec60;  1 drivers
v0000027ece9d9e30_0 .net *"_ivl_21", 6 0, L_0000027ecea8e9e0;  1 drivers
v0000027ecea89450_0 .net *"_ivl_23", 0 0, L_0000027ecea8fde0;  1 drivers
v0000027ecea88eb0_0 .net *"_ivl_27", 6 0, L_0000027ecea8f520;  1 drivers
v0000027ecea88230_0 .net *"_ivl_29", 0 0, L_0000027ecea8ffc0;  1 drivers
v0000027ecea88190_0 .net *"_ivl_3", 6 0, L_0000027ecea8e120;  1 drivers
v0000027ecea89810_0 .net *"_ivl_33", 6 0, L_0000027ecea8ea80;  1 drivers
v0000027ecea88af0_0 .net *"_ivl_35", 0 0, L_0000027ecea8e260;  1 drivers
v0000027ecea89630_0 .net *"_ivl_39", 6 0, L_0000027ecea8f7a0;  1 drivers
v0000027ecea89310_0 .net *"_ivl_41", 0 0, L_0000027ecea8e300;  1 drivers
v0000027ecea89a90_0 .net *"_ivl_43", 0 0, L_0000027ecea8ed00;  1 drivers
v0000027ecea88cd0_0 .net *"_ivl_45", 0 0, L_0000027ecea8e760;  1 drivers
v0000027ecea88ff0_0 .net *"_ivl_47", 0 0, L_0000027ecea8e440;  1 drivers
v0000027ecea88690_0 .net *"_ivl_49", 0 0, L_0000027ecea8f200;  1 drivers
v0000027ecea89090_0 .net *"_ivl_5", 0 0, L_0000027ecea8ee40;  1 drivers
v0000027ecea89ef0_0 .net *"_ivl_51", 0 0, L_0000027ecea8e4e0;  1 drivers
v0000027ecea88e10_0 .net *"_ivl_53", 0 0, L_0000027ecea8f160;  1 drivers
v0000027ecea893b0_0 .net *"_ivl_55", 0 0, L_0000027ecea8eee0;  1 drivers
v0000027ecea898b0_0 .net *"_ivl_57", 14 0, L_0000027ecea8e620;  1 drivers
v0000027ecea88d70_0 .net *"_ivl_58", 21 0, L_0000027ecea8ef80;  1 drivers
v0000027ecea88370_0 .net *"_ivl_66", 0 0, L_0000027ecea8f3e0;  1 drivers
v0000027ecea88f50_0 .net *"_ivl_9", 6 0, L_0000027ecea8fc00;  1 drivers
v0000027ecea89130_0 .net "data_in", 63 0, v0000027ecea88b90_0;  alias, 1 drivers
v0000027ecea89950_0 .net "ecc_out", 7 0, L_0000027ecea8f020;  alias, 1 drivers
v0000027ecea891d0_0 .net "ecc_temp", 14 0, L_0000027ecea8f840;  1 drivers
L_0000027ecea8e120 .part v0000027ecea88b90_0, 0, 7;
L_0000027ecea8ee40 .reduce/xor L_0000027ecea8e120;
L_0000027ecea8fc00 .part v0000027ecea88b90_0, 7, 7;
L_0000027ecea8f700 .reduce/xor L_0000027ecea8fc00;
L_0000027ecea8f2a0 .part v0000027ecea88b90_0, 14, 7;
L_0000027ecea8ec60 .reduce/xor L_0000027ecea8f2a0;
L_0000027ecea8e9e0 .part v0000027ecea88b90_0, 21, 7;
L_0000027ecea8fde0 .reduce/xor L_0000027ecea8e9e0;
L_0000027ecea8f520 .part v0000027ecea88b90_0, 28, 7;
L_0000027ecea8ffc0 .reduce/xor L_0000027ecea8f520;
L_0000027ecea8ea80 .part v0000027ecea88b90_0, 35, 7;
L_0000027ecea8e260 .reduce/xor L_0000027ecea8ea80;
L_0000027ecea8f7a0 .part v0000027ecea88b90_0, 42, 7;
L_0000027ecea8e300 .reduce/xor L_0000027ecea8f7a0;
L_0000027ecea8ed00 .part L_0000027ecea8f020, 6, 1;
L_0000027ecea8e760 .part L_0000027ecea8f020, 5, 1;
L_0000027ecea8e440 .part L_0000027ecea8f020, 4, 1;
L_0000027ecea8f200 .part L_0000027ecea8f020, 3, 1;
L_0000027ecea8e4e0 .part L_0000027ecea8f020, 2, 1;
L_0000027ecea8f160 .part L_0000027ecea8f020, 1, 1;
L_0000027ecea8eee0 .part L_0000027ecea8f020, 0, 1;
L_0000027ecea8e620 .part v0000027ecea88b90_0, 49, 15;
LS_0000027ecea8ef80_0_0 .concat [ 15 1 1 1], L_0000027ecea8e620, L_0000027ecea8eee0, L_0000027ecea8f160, L_0000027ecea8e4e0;
LS_0000027ecea8ef80_0_4 .concat [ 1 1 1 1], L_0000027ecea8f200, L_0000027ecea8e440, L_0000027ecea8e760, L_0000027ecea8ed00;
L_0000027ecea8ef80 .concat [ 18 4 0 0], LS_0000027ecea8ef80_0_0, LS_0000027ecea8ef80_0_4;
L_0000027ecea8f840 .part L_0000027ecea8ef80, 0, 15;
LS_0000027ecea8f020_0_0 .concat8 [ 1 1 1 1], L_0000027ecea8ee40, L_0000027ecea8f700, L_0000027ecea8ec60, L_0000027ecea8fde0;
LS_0000027ecea8f020_0_4 .concat8 [ 1 1 1 1], L_0000027ecea8ffc0, L_0000027ecea8e260, L_0000027ecea8e300, L_0000027ecea8f3e0;
L_0000027ecea8f020 .concat8 [ 4 4 0 0], LS_0000027ecea8f020_0_0, LS_0000027ecea8f020_0_4;
L_0000027ecea8f3e0 .reduce/xor L_0000027ecea8f840;
S_0000027ece9b6f80 .scope module, "u_init_fsm" "init_fsm" 2 221, 2 632 0, S_0000027ece9da350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "phy_init_done";
    .port_info 3 /INPUT 1 "phy_ready";
    .port_info 4 /OUTPUT 1 "init_done";
L_0000027ecea2cec0 .functor BUFZ 1, v0000027ecea4af60_0, C4<0>, C4<0>, C4<0>;
v0000027ecea4a2e0_0 .net "clk", 0 0, o0000027ecea50118;  alias, 0 drivers
v0000027ecea4b460_0 .var "init_counter", 15 0;
v0000027ecea4a100_0 .net "init_done", 0 0, L_0000027ecea2cec0;  alias, 1 drivers
v0000027ecea4af60_0 .var "init_done_reg", 0 0;
v0000027ecea4a1a0_0 .var "init_state", 3 0;
v0000027ecea4b000_0 .net "phy_init_done", 0 0, L_0000027ecea90400;  alias, 1 drivers
v0000027ecea4a240_0 .net "phy_ready", 0 0, L_0000027ecea90448;  alias, 1 drivers
v0000027ecea4b640_0 .net "reset_n", 0 0, o0000027ecea50388;  alias, 0 drivers
S_0000027ece9b7110 .scope module, "u_phy_interface" "ddr4_phy_interface" 2 168, 2 525 0, S_0000027ece9da350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 3 "phy_cmd";
    .port_info 3 /INPUT 16 "phy_addr";
    .port_info 4 /INPUT 2 "phy_bank";
    .port_info 5 /INPUT 1 "phy_bg";
    .port_info 6 /INPUT 1 "phy_act_n";
    .port_info 7 /INPUT 1 "phy_cs_n";
    .port_info 8 /INPUT 64 "write_data";
    .port_info 9 /INPUT 1 "write_data_valid";
    .port_info 10 /OUTPUT 1 "write_data_ready";
    .port_info 11 /OUTPUT 64 "read_data";
    .port_info 12 /OUTPUT 1 "read_data_valid";
    .port_info 13 /OUTPUT 16 "ddr4_adr";
    .port_info 14 /OUTPUT 2 "ddr4_ba";
    .port_info 15 /OUTPUT 1 "ddr4_bg";
    .port_info 16 /OUTPUT 1 "ddr4_cke";
    .port_info 17 /OUTPUT 1 "ddr4_odt";
    .port_info 18 /OUTPUT 1 "ddr4_cs_n";
    .port_info 19 /OUTPUT 1 "ddr4_act_n";
    .port_info 20 /OUTPUT 1 "ddr4_reset_n";
    .port_info 21 /INOUT 8 "ddr4_dq";
    .port_info 22 /INOUT 1 "ddr4_dqs_t";
    .port_info 23 /INOUT 1 "ddr4_dqs_c";
    .port_info 24 /OUTPUT 1 "ddr4_ck_t";
    .port_info 25 /OUTPUT 1 "ddr4_ck_c";
    .port_info 26 /OUTPUT 1 "ddr4_parity";
    .port_info 27 /OUTPUT 1 "ddr4_alert_n";
    .port_info 28 /OUTPUT 1 "phy_init_done";
    .port_info 29 /OUTPUT 1 "phy_ready";
    .port_info 30 /OUTPUT 4 "phy_burst_cnt";
P_0000027ecea03ad0 .param/l "BURST_LENGTH" 0 2 527, +C4<00000000000000000000000000001000>;
P_0000027ecea03b08 .param/l "DRAM_WIDTH" 0 2 526, +C4<00000000000000000000000000001000>;
L_0000027ecea2cad0 .functor BUFZ 16, v0000027ecea20610_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000027ecea2cb40 .functor BUFZ 2, v0000027ecea215b0_0, C4<00>, C4<00>, C4<00>;
L_0000027ecea2d5c0 .functor BUFZ 1, v0000027ecea20750_0, C4<0>, C4<0>, C4<0>;
L_0000027ecea2d1d0 .functor BUFZ 1, v0000027ecea20a70_0, C4<0>, C4<0>, C4<0>;
L_0000027ecea2d630 .functor BUFZ 1, v0000027ecea21290_0, C4<0>, C4<0>, C4<0>;
L_0000027ecea2cc20 .functor BUFZ 1, o0000027ecea50388, C4<0>, C4<0>, C4<0>;
L_0000027ecea2d010 .functor BUFZ 1, o0000027ecea50118, C4<0>, C4<0>, C4<0>;
L_0000027ecea2d710 .functor NOT 1, o0000027ecea50118, C4<0>, C4<0>, C4<0>;
v0000027ecea4a740_0 .net "clk", 0 0, o0000027ecea50118;  alias, 0 drivers
v0000027ecea4ace0_0 .net "ddr4_act_n", 0 0, L_0000027ecea2d630;  alias, 1 drivers
v0000027ecea4ab00_0 .net "ddr4_adr", 15 0, L_0000027ecea2cad0;  alias, 1 drivers
v0000027ecea4b820_0 .net "ddr4_alert_n", 0 0, L_0000027ecea903b8;  alias, 1 drivers
v0000027ecea49e80_0 .net "ddr4_ba", 1 0, L_0000027ecea2cb40;  alias, 1 drivers
v0000027ecea4a9c0_0 .net "ddr4_bg", 0 0, L_0000027ecea2d5c0;  alias, 1 drivers
v0000027ecea4b0a0_0 .net "ddr4_ck_c", 0 0, L_0000027ecea2d710;  alias, 1 drivers
v0000027ecea4b6e0_0 .net "ddr4_ck_t", 0 0, L_0000027ecea2d010;  alias, 1 drivers
v0000027ecea4aa60_0 .net "ddr4_cke", 0 0, L_0000027ecea902e0;  alias, 1 drivers
v0000027ecea4b5a0_0 .net "ddr4_cs_n", 0 0, L_0000027ecea2d1d0;  alias, 1 drivers
v0000027ecea49fc0_0 .net "ddr4_dq", 7 0, o0000027ecea51e88;  alias, 0 drivers
v0000027ecea4a380_0 .net "ddr4_dqs_c", 0 0, o0000027ecea51eb8;  alias, 0 drivers
v0000027ecea4b3c0_0 .net "ddr4_dqs_t", 0 0, o0000027ecea51ee8;  alias, 0 drivers
v0000027ecea4b500_0 .net "ddr4_odt", 0 0, L_0000027ecea90328;  alias, 1 drivers
v0000027ecea4a7e0_0 .net "ddr4_parity", 0 0, L_0000027ecea90370;  alias, 1 drivers
v0000027ecea4b140_0 .net "ddr4_reset_n", 0 0, L_0000027ecea2cc20;  alias, 1 drivers
v0000027ecea4a6a0_0 .net "phy_act_n", 0 0, v0000027ecea21290_0;  alias, 1 drivers
v0000027ecea4aba0_0 .net "phy_addr", 15 0, v0000027ecea20610_0;  alias, 1 drivers
v0000027ecea4b780_0 .net "phy_bank", 1 0, v0000027ecea215b0_0;  alias, 1 drivers
v0000027ecea49f20_0 .net "phy_bg", 0 0, v0000027ecea20750_0;  alias, 1 drivers
v0000027ecea4a420_0 .var "phy_burst_cnt", 3 0;
v0000027ecea49de0_0 .net "phy_cmd", 2 0, v0000027ecea21650_0;  alias, 1 drivers
v0000027ecea4b8c0_0 .net "phy_cs_n", 0 0, v0000027ecea20a70_0;  alias, 1 drivers
v0000027ecea4ac40_0 .net "phy_init_done", 0 0, L_0000027ecea90400;  alias, 1 drivers
v0000027ecea49ac0_0 .net "phy_ready", 0 0, L_0000027ecea90448;  alias, 1 drivers
v0000027ecea4ae20_0 .net "read_data", 63 0, o0000027ecea515b8;  alias, 0 drivers
v0000027ecea4aec0_0 .net "read_data_valid", 0 0, o0000027ecea515e8;  alias, 0 drivers
v0000027ecea4a920_0 .net "reset_n", 0 0, o0000027ecea50388;  alias, 0 drivers
v0000027ecea49a20_0 .net "write_data", 63 0, v0000027ecea88b90_0;  alias, 1 drivers
v0000027ecea49b60_0 .net "write_data_ready", 0 0, o0000027ecea51738;  alias, 0 drivers
v0000027ecea4a880_0 .net "write_data_valid", 0 0, L_0000027ecea8eda0;  alias, 1 drivers
S_0000027ece9a71c0 .scope module, "u_refresh_controller" "refresh_controller" 2 155, 2 485 0, S_0000027ece9da350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /OUTPUT 1 "ref_req";
    .port_info 3 /INPUT 1 "ref_ack";
    .port_info 4 /INPUT 16 "tREFI";
    .port_info 5 /INPUT 16 "tRFC";
L_0000027ecea2cbb0 .functor OR 1, L_0000027ecea8fac0, v0000027ecea4d470_0, C4<0>, C4<0>;
v0000027ecea4a4c0_0 .net *"_ivl_0", 0 0, L_0000027ecea8fac0;  1 drivers
v0000027ecea49d40_0 .net "clk", 0 0, o0000027ecea50118;  alias, 0 drivers
v0000027ecea4b1e0_0 .net "ref_ack", 0 0, v0000027ecea20d90_0;  alias, 1 drivers
v0000027ecea4b320_0 .net "ref_req", 0 0, L_0000027ecea2cbb0;  alias, 1 drivers
v0000027ecea4a560_0 .var "refresh_counter", 15 0;
v0000027ecea4d470_0 .var "refresh_pending", 0 0;
v0000027ecea4d150_0 .var "refresh_timer", 15 0;
v0000027ecea4c610_0 .net "reset_n", 0 0, o0000027ecea50388;  alias, 0 drivers
v0000027ecea4d830_0 .net "tREFI", 15 0, v0000027ecea4ca70_0;  alias, 1 drivers
v0000027ecea4c750_0 .net "tRFC", 15 0, v0000027ecea4c110_0;  alias, 1 drivers
L_0000027ecea8fac0 .cmp/ge 16, v0000027ecea4a560_0, v0000027ecea4ca70_0;
S_0000027ece9c69b0 .scope module, "u_timing_controller" "timing_controller" 2 203, 2 590 0, S_0000027ece9da350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 16 "timing_control";
    .port_info 3 /OUTPUT 8 "tRC";
    .port_info 4 /OUTPUT 8 "tRAS";
    .port_info 5 /OUTPUT 8 "tRP";
    .port_info 6 /OUTPUT 8 "tRCD";
    .port_info 7 /OUTPUT 4 "tRRD";
    .port_info 8 /OUTPUT 6 "tFAW";
    .port_info 9 /OUTPUT 4 "tWTR";
    .port_info 10 /OUTPUT 8 "tWR";
    .port_info 11 /OUTPUT 4 "tCCD";
    .port_info 12 /OUTPUT 16 "tREFI";
    .port_info 13 /OUTPUT 16 "tRFC";
v0000027ecea4bb70_0 .net "clk", 0 0, o0000027ecea50118;  alias, 0 drivers
v0000027ecea4cf70_0 .net "reset_n", 0 0, o0000027ecea50388;  alias, 0 drivers
v0000027ecea4cd90_0 .var "tCCD", 3 0;
v0000027ecea4d010_0 .var "tFAW", 5 0;
v0000027ecea4c9d0_0 .var "tRAS", 7 0;
v0000027ecea4d650_0 .var "tRC", 7 0;
v0000027ecea4bfd0_0 .var "tRCD", 7 0;
v0000027ecea4ca70_0 .var "tREFI", 15 0;
v0000027ecea4c110_0 .var "tRFC", 15 0;
v0000027ecea4d0b0_0 .var "tRP", 7 0;
v0000027ecea4c930_0 .var "tRRD", 3 0;
v0000027ecea4c430_0 .var "tWR", 7 0;
v0000027ecea4bad0_0 .var "tWTR", 3 0;
v0000027ecea4c070_0 .net "timing_control", 15 0, o0000027ecea503e8;  alias, 0 drivers
S_0000027ece9cd9b0 .scope module, "ecc_checker" "ecc_checker" 2 699;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "data_in";
    .port_info 1 /INPUT 8 "ecc_in";
    .port_info 2 /OUTPUT 8 "syndrome";
    .port_info 3 /OUTPUT 64 "corrected_data";
o0000027ecea534a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0000027ecea2c9f0 .functor XOR 8, L_0000027eceaea380, o0000027ecea534a8, C4<00000000>, C4<00000000>;
L_0000027ecea2cc90 .functor BUFZ 64, v0000027ecea8e6c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0000027ecea8ff20_0 .net "calculated_ecc", 7 0, L_0000027eceaea380;  1 drivers
v0000027ecea8e1c0_0 .net "corrected_data", 63 0, L_0000027ecea2cc90;  1 drivers
v0000027ecea8e6c0_0 .var "corrected_data_reg", 63 0;
o0000027ecea53358 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027ecea8f8e0_0 .net "data_in", 63 0, o0000027ecea53358;  0 drivers
v0000027ecea8e940_0 .net "ecc_in", 7 0, o0000027ecea534a8;  0 drivers
v0000027ecea8f340_0 .net "syndrome", 7 0, L_0000027ecea2c9f0;  1 drivers
E_0000027ecea240c0 .event anyedge, v0000027ecea8f0c0_0, v0000027ecea8f340_0;
S_0000027ecea4ea00 .scope module, "u_ecc_gen" "ecc_generator" 2 709, 2 675 0, S_0000027ece9cd9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "data_in";
    .port_info 1 /OUTPUT 8 "ecc_out";
v0000027ecea8a380_0 .net *"_ivl_11", 0 0, L_0000027eceaea240;  1 drivers
v0000027ecea8bfa0_0 .net *"_ivl_15", 6 0, L_0000027eceaea060;  1 drivers
v0000027ecea8ae20_0 .net *"_ivl_17", 0 0, L_0000027eceaea600;  1 drivers
v0000027ecea8be60_0 .net *"_ivl_21", 6 0, L_0000027eceae97a0;  1 drivers
v0000027ecea8aba0_0 .net *"_ivl_23", 0 0, L_0000027eceaeace0;  1 drivers
v0000027ecea8ac40_0 .net *"_ivl_27", 6 0, L_0000027eceae9c00;  1 drivers
v0000027ecea8a2e0_0 .net *"_ivl_29", 0 0, L_0000027eceae9fc0;  1 drivers
v0000027ecea8b640_0 .net *"_ivl_3", 6 0, L_0000027ecea8e800;  1 drivers
v0000027ecea8b8c0_0 .net *"_ivl_33", 6 0, L_0000027eceaea560;  1 drivers
v0000027ecea8b960_0 .net *"_ivl_35", 0 0, L_0000027eceae9ca0;  1 drivers
v0000027ecea8a100_0 .net *"_ivl_39", 6 0, L_0000027eceaea100;  1 drivers
v0000027ecea8aa60_0 .net *"_ivl_41", 0 0, L_0000027eceae9d40;  1 drivers
v0000027ecea8a560_0 .net *"_ivl_43", 0 0, L_0000027eceaeaa60;  1 drivers
v0000027ecea8a7e0_0 .net *"_ivl_45", 0 0, L_0000027eceaeb000;  1 drivers
v0000027ecea8a600_0 .net *"_ivl_47", 0 0, L_0000027eceae95c0;  1 drivers
v0000027ecea8a880_0 .net *"_ivl_49", 0 0, L_0000027eceaea1a0;  1 drivers
v0000027ecea8a6a0_0 .net *"_ivl_5", 0 0, L_0000027ecea8fb60;  1 drivers
v0000027ecea8a740_0 .net *"_ivl_51", 0 0, L_0000027eceae9a20;  1 drivers
v0000027ecea8ace0_0 .net *"_ivl_53", 0 0, L_0000027eceaea2e0;  1 drivers
v0000027ecea8ab00_0 .net *"_ivl_55", 0 0, L_0000027eceae9200;  1 drivers
v0000027ecea8aec0_0 .net *"_ivl_57", 14 0, L_0000027eceae9700;  1 drivers
v0000027ecea8ad80_0 .net *"_ivl_58", 21 0, L_0000027eceaea6a0;  1 drivers
v0000027ecea8af60_0 .net *"_ivl_66", 0 0, L_0000027eceaeac40;  1 drivers
v0000027ecea8e580_0 .net *"_ivl_9", 6 0, L_0000027ecea8e8a0;  1 drivers
v0000027ecea8f0c0_0 .net "data_in", 63 0, o0000027ecea53358;  alias, 0 drivers
v0000027ecea8fe80_0 .net "ecc_out", 7 0, L_0000027eceaea380;  alias, 1 drivers
v0000027ecea8e3a0_0 .net "ecc_temp", 14 0, L_0000027eceaea740;  1 drivers
L_0000027ecea8e800 .part o0000027ecea53358, 0, 7;
L_0000027ecea8fb60 .reduce/xor L_0000027ecea8e800;
L_0000027ecea8e8a0 .part o0000027ecea53358, 7, 7;
L_0000027eceaea240 .reduce/xor L_0000027ecea8e8a0;
L_0000027eceaea060 .part o0000027ecea53358, 14, 7;
L_0000027eceaea600 .reduce/xor L_0000027eceaea060;
L_0000027eceae97a0 .part o0000027ecea53358, 21, 7;
L_0000027eceaeace0 .reduce/xor L_0000027eceae97a0;
L_0000027eceae9c00 .part o0000027ecea53358, 28, 7;
L_0000027eceae9fc0 .reduce/xor L_0000027eceae9c00;
L_0000027eceaea560 .part o0000027ecea53358, 35, 7;
L_0000027eceae9ca0 .reduce/xor L_0000027eceaea560;
L_0000027eceaea100 .part o0000027ecea53358, 42, 7;
L_0000027eceae9d40 .reduce/xor L_0000027eceaea100;
L_0000027eceaeaa60 .part L_0000027eceaea380, 6, 1;
L_0000027eceaeb000 .part L_0000027eceaea380, 5, 1;
L_0000027eceae95c0 .part L_0000027eceaea380, 4, 1;
L_0000027eceaea1a0 .part L_0000027eceaea380, 3, 1;
L_0000027eceae9a20 .part L_0000027eceaea380, 2, 1;
L_0000027eceaea2e0 .part L_0000027eceaea380, 1, 1;
L_0000027eceae9200 .part L_0000027eceaea380, 0, 1;
L_0000027eceae9700 .part o0000027ecea53358, 49, 15;
LS_0000027eceaea6a0_0_0 .concat [ 15 1 1 1], L_0000027eceae9700, L_0000027eceae9200, L_0000027eceaea2e0, L_0000027eceae9a20;
LS_0000027eceaea6a0_0_4 .concat [ 1 1 1 1], L_0000027eceaea1a0, L_0000027eceae95c0, L_0000027eceaeb000, L_0000027eceaeaa60;
L_0000027eceaea6a0 .concat [ 18 4 0 0], LS_0000027eceaea6a0_0_0, LS_0000027eceaea6a0_0_4;
L_0000027eceaea740 .part L_0000027eceaea6a0, 0, 15;
LS_0000027eceaea380_0_0 .concat8 [ 1 1 1 1], L_0000027ecea8fb60, L_0000027eceaea240, L_0000027eceaea600, L_0000027eceaeace0;
LS_0000027eceaea380_0_4 .concat8 [ 1 1 1 1], L_0000027eceae9fc0, L_0000027eceae9ca0, L_0000027eceae9d40, L_0000027eceaeac40;
L_0000027eceaea380 .concat8 [ 4 4 0 0], LS_0000027eceaea380_0_0, LS_0000027eceaea380_0_4;
L_0000027eceaeac40 .reduce/xor L_0000027eceaea740;
    .scope S_0000027ece9ea2f0;
T_0 ;
    %wait E_0000027ecea23940;
    %load/vec4 v0000027ecea210b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ecea216f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ecea21e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ecea20c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ecea20d90_0, 0;
    %pushi/vec4 44, 0, 8;
    %assign/vec4 v0000027ecea05860_0, 0;
    %pushi/vec4 36, 0, 8;
    %assign/vec4 v0000027ecea04e60_0, 0;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v0000027ecea05f40_0, 0;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v0000027ecea06800_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000027ecea05040_0, 0;
    %pushi/vec4 24, 0, 6;
    %assign/vec4 v0000027ecea21150_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027ecea05900_0, 0;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v0000027ecea05cc0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027ecea202f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027ecea21dd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027ecea22050_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000027ecea22050_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0000027ecea22050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ecea207f0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000027ecea22050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ecea20890, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0000027ecea22050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ecea21d30, 0, 4;
    %load/vec4 v0000027ecea22050_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027ecea22050_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ecea216f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ecea21e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ecea20c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ecea20d90_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027ece9ea2f0;
T_1 ;
    %wait E_0000027ecea23980;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027ecea20ed0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000027ecea20ed0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.1, 5;
    %ix/getv/s 4, v0000027ecea20ed0_0;
    %load/vec4a v0000027ecea20890, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.2, 5;
    %ix/getv/s 4, v0000027ecea20ed0_0;
    %load/vec4a v0000027ecea20890, 4;
    %subi 1, 0, 8;
    %ix/getv/s 3, v0000027ecea20ed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ecea20890, 0, 4;
T_1.2 ;
    %load/vec4 v0000027ecea20ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027ecea20ed0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027ece9eb7d0;
T_2 ;
    %wait E_0000027ecea23940;
    %load/vec4 v0000027ecea880f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027ecea4a060_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027ecea4b280_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027ecea49ca0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000027ecea88550_0;
    %load/vec4 v0000027ecea884b0_0;
    %and;
    %load/vec4 v0000027ecea49ca0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000027ecea889b0_0;
    %load/vec4 v0000027ecea4a060_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ecea49c00, 0, 4;
    %load/vec4 v0000027ecea4a060_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000027ecea4a060_0, 0;
    %load/vec4 v0000027ecea49ca0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000027ecea49ca0_0, 0;
T_2.2 ;
    %load/vec4 v0000027ecea4a600_0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000027ecea49ca0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000027ecea4b280_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000027ecea49c00, 4;
    %assign/vec4 v0000027ecea88b90_0, 0;
    %load/vec4 v0000027ecea4b280_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000027ecea4b280_0, 0;
    %load/vec4 v0000027ecea49ca0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0000027ecea49ca0_0, 0;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027ece9eb7d0;
T_3 ;
    %wait E_0000027ecea23940;
    %load/vec4 v0000027ecea880f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027ecea887d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027ecea88730_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000027ecea89f90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000027ecea89db0_0;
    %load/vec4 v0000027ecea89f90_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000027ecea89d10_0;
    %load/vec4 v0000027ecea887d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027ecea89e50, 0, 4;
    %load/vec4 v0000027ecea887d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000027ecea887d0_0, 0;
    %load/vec4 v0000027ecea89f90_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000027ecea89f90_0, 0;
T_3.2 ;
    %load/vec4 v0000027ecea88c30_0;
    %load/vec4 v0000027ecea884b0_0;
    %and;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000027ecea89f90_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000027ecea88730_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000027ecea88730_0, 0;
    %load/vec4 v0000027ecea89f90_0;
    %subi 1, 0, 5;
    %assign/vec4 v0000027ecea89f90_0, 0;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027ece9cdb40;
T_4 ;
    %wait E_0000027ecea23940;
    %load/vec4 v0000027ecea21970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000027ecea21650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027ecea21290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027ecea20a70_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027ece9a71c0;
T_5 ;
    %wait E_0000027ecea23940;
    %load/vec4 v0000027ecea4c610_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027ecea4a560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ecea4d470_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027ecea4d150_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000027ecea4a560_0;
    %load/vec4 v0000027ecea4d830_0;
    %cmp/u;
    %jmp/0xz  T_5.2, 5;
    %load/vec4 v0000027ecea4a560_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000027ecea4a560_0, 0;
T_5.2 ;
    %load/vec4 v0000027ecea4b320_0;
    %load/vec4 v0000027ecea4b1e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027ecea4a560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ecea4d470_0, 0;
    %load/vec4 v0000027ecea4c750_0;
    %assign/vec4 v0000027ecea4d150_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0000027ecea4b320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027ecea4d470_0, 0;
T_5.6 ;
T_5.5 ;
    %load/vec4 v0000027ecea4d150_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.8, 5;
    %load/vec4 v0000027ecea4d150_0;
    %subi 1, 0, 16;
    %assign/vec4 v0000027ecea4d150_0, 0;
T_5.8 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027ece9c69b0;
T_6 ;
    %pushi/vec4 44, 0, 8;
    %store/vec4 v0000027ecea4d650_0, 0, 8;
    %pushi/vec4 36, 0, 8;
    %store/vec4 v0000027ecea4c9d0_0, 0, 8;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0000027ecea4d0b0_0, 0, 8;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0000027ecea4bfd0_0, 0, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000027ecea4c930_0, 0, 4;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0000027ecea4d010_0, 0, 6;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000027ecea4bad0_0, 0, 4;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0000027ecea4c430_0, 0, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000027ecea4cd90_0, 0, 4;
    %pushi/vec4 7800, 0, 16;
    %store/vec4 v0000027ecea4ca70_0, 0, 16;
    %pushi/vec4 350, 0, 16;
    %store/vec4 v0000027ecea4c110_0, 0, 16;
    %end;
    .thread T_6;
    .scope S_0000027ece9c69b0;
T_7 ;
    %wait E_0000027ecea23980;
    %load/vec4 v0000027ecea4c070_0;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_7.0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000027ece9b6f80;
T_8 ;
    %wait E_0000027ecea23940;
    %load/vec4 v0000027ecea4b640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027ecea4a1a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027ecea4b460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027ecea4af60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000027ecea4a1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0000027ecea4b460_0;
    %pad/u 32;
    %cmpi/u 200, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_8.5, 5;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027ecea4a1a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027ecea4b460_0, 0;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0000027ecea4b460_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000027ecea4b460_0, 0;
T_8.6 ;
    %jmp T_8.4;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027ecea4af60_0, 0;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %load/vec4 v0000027ecea4b460_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_8.7, 5;
    %load/vec4 v0000027ecea4b460_0;
    %subi 1, 0, 16;
    %assign/vec4 v0000027ecea4b460_0, 0;
T_8.7 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000027ece9cd9b0;
T_9 ;
    %wait E_0000027ecea240c0;
    %load/vec4 v0000027ecea8f8e0_0;
    %store/vec4 v0000027ecea8e6c0_0, 0, 64;
    %load/vec4 v0000027ecea8f340_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %load/vec4 v0000027ecea8f340_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0000027ecea8f8e0_0;
    %store/vec4 v0000027ecea8e6c0_0, 0, 64;
T_9.4 ;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0000027ecea8f8e0_0;
    %parti/s 1, 0, 2;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027ecea8e6c0_0, 4, 1;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0000027ecea8f8e0_0;
    %parti/s 1, 1, 2;
    %inv;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027ecea8e6c0_0, 4, 1;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "12.V";
