ISim log file
Running: /home/luke/csse232/project/2021a-project-2v/implementation/aluIO/final_processor_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -view /home/luke/csse232/project/2021a-project-2v/implementation/aluIO/final_processor_wave_config.wcfg -wdb /home/luke/csse232/project/2021a-project-2v/implementation/aluIO/final_processor_tb_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ise.csse.rose-hulman.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING:  For instance uut/adder/, width 4 of formal port Oper is not equal to width 32 of actual constant.
WARNING:  For instance uut/adder/, width 16 of formal port B is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 1 of formal port wea is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 16 of formal port dina is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.inst_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.data_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ALL TESTS PASSED
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ise.csse.rose-hulman.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING:  For instance uut/adder/, width 4 of formal port Oper is not equal to width 32 of actual constant.
WARNING:  For instance uut/adder/, width 16 of formal port B is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 1 of formal port wea is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 16 of formal port dina is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.inst_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.data_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ALL TESTS PASSED
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ise.csse.rose-hulman.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING:  For instance uut/adder/, width 4 of formal port Oper is not equal to width 32 of actual constant.
WARNING:  For instance uut/adder/, width 16 of formal port B is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 1 of formal port wea is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 16 of formal port dina is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.inst_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.data_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ALL TESTS PASSED
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ise.csse.rose-hulman.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING:  For instance uut/adder/, width 4 of formal port Oper is not equal to width 32 of actual constant.
WARNING:  For instance uut/adder/, width 16 of formal port B is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 1 of formal port wea is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 16 of formal port dina is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.inst_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.data_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ALL TESTS PASSED
# run 1.00us
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ise.csse.rose-hulman.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING:  For instance uut/adder/, width 4 of formal port Oper is not equal to width 32 of actual constant.
WARNING:  For instance uut/adder/, width 16 of formal port B is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 1 of formal port wea is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 16 of formal port dina is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.inst_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.data_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ALL TESTS PASSED
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ise.csse.rose-hulman.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING:  For instance uut/adder/, width 4 of formal port Oper is not equal to width 32 of actual constant.
WARNING:  For instance uut/adder/, width 16 of formal port B is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 1 of formal port wea is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 16 of formal port dina is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.inst_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.data_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ALL TESTS PASSED
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ise.csse.rose-hulman.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING:  For instance uut/adder/, width 4 of formal port Oper is not equal to width 32 of actual constant.
WARNING:  For instance uut/adder/, width 16 of formal port B is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 1 of formal port wea is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 16 of formal port dina is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.inst_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.data_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ALL TESTS PASSED
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ise.csse.rose-hulman.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING:  For instance uut/adder/, width 4 of formal port Oper is not equal to width 32 of actual constant.
WARNING:  For instance uut/adder/, width 16 of formal port B is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 1 of formal port wea is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 16 of formal port dina is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.inst_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.data_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ALL TESTS PASSED
# run 1.00us
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ise.csse.rose-hulman.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING:  For instance uut/adder/, width 4 of formal port Oper is not equal to width 32 of actual constant.
WARNING:  For instance uut/adder/, width 16 of formal port B is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 1 of formal port wea is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 16 of formal port dina is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.inst_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.data_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ALL TESTS PASSED
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ise.csse.rose-hulman.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING:  For instance uut/adder/, width 4 of formal port Oper is not equal to width 32 of actual constant.
WARNING:  For instance uut/adder/, width 16 of formal port B is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 1 of formal port wea is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 16 of formal port dina is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.inst_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.data_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ALL TESTS PASSED
# run all
Stopped at time : 41713930 ns : File "/home/luke/csse232/project/2021a-project-2v/implementation/aluIO/final_processor_tb.v" Line 38
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ise.csse.rose-hulman.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING:  For instance uut/adder/, width 4 of formal port Oper is not equal to width 32 of actual constant.
WARNING:  For instance uut/adder/, width 16 of formal port B is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 1 of formal port wea is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 16 of formal port dina is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.inst_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.data_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ALL TESTS PASSED
# run all
Stopped at time : 28865830 ns : File "/home/luke/csse232/project/2021a-project-2v/implementation/aluIO/final_processor_tb.v" Line 40
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ise.csse.rose-hulman.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING:  For instance uut/adder/, width 4 of formal port Oper is not equal to width 32 of actual constant.
WARNING:  For instance uut/adder/, width 16 of formal port B is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 1 of formal port wea is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 16 of formal port dina is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.inst_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.data_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ALL TESTS PASSED
# run all
Stopped at time : 20817070 ns : File "/home/luke/csse232/project/2021a-project-2v/implementation/aluIO/final_processor_tb.v" Line 41
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ise.csse.rose-hulman.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING:  For instance uut/adder/, width 4 of formal port Oper is not equal to width 32 of actual constant.
WARNING:  For instance uut/adder/, width 16 of formal port B is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 1 of formal port wea is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 16 of formal port dina is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.inst_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.data_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ALL TESTS PASSED
# run all
Stopped at time : 129830830 ns : File "/home/luke/csse232/project/2021a-project-2v/implementation/aluIO/control.v" Line 58
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ise.csse.rose-hulman.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING:  For instance uut/adder/, width 4 of formal port Oper is not equal to width 32 of actual constant.
WARNING:  For instance uut/adder/, width 16 of formal port B is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 1 of formal port wea is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 16 of formal port dina is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.inst_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.data_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ALL TESTS PASSED
# run all
Stopped at time : 26709430 ns : File "/home/luke/csse232/project/2021a-project-2v/implementation/aluIO/clock_splitter.v" Line 17
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ise.csse.rose-hulman.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING:  For instance uut/adder/, width 4 of formal port Oper is not equal to width 32 of actual constant.
WARNING:  For instance uut/adder/, width 16 of formal port B is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 1 of formal port wea is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 16 of formal port dina is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.inst_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.data_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ALL TESTS PASSED
# restart
# run all
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.inst_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.data_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ALL TESTS PASSED
Stopped at time : 41136790 ns : File "/home/luke/csse232/project/2021a-project-2v/implementation/aluIO/clock_splitter.v" Line 17
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@ise.csse.rose-hulman.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING:  For instance uut/adder/, width 4 of formal port Oper is not equal to width 32 of actual constant.
WARNING:  For instance uut/adder/, width 16 of formal port B is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 1 of formal port wea is not equal to width 32 of actual constant.
WARNING:  For instance uut/inst_memory/, width 16 of formal port dina is not equal to width 32 of actual constant.
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.inst_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module final_processor_tb.uut.data_memory.inst.\native_mem_module.blk_mem_gen_v6_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ALL TESTS PASSED
# run all
Stopped at time : 26459630 ns : File "/home/luke/csse232/project/2021a-project-2v/implementation/aluIO/clock_splitter.v" Line 17
# exit 0
