// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "10/17/2018 19:12:12"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module aula_181016 (
	CLOCK_50,
	SW,
	KEY,
	LEDR,
	LEDG,
	HEX7,
	HEX6,
	HEX5,
	HEX4,
	HEX3,
	HEX2,
	HEX1,
	HEX0);
input 	CLOCK_50;
input 	[17:0] SW;
input 	[3:0] KEY;
output 	[17:0] LEDR;
output 	[7:0] LEDG;
output 	[6:0] HEX7;
output 	[6:0] HEX6;
output 	[6:0] HEX5;
output 	[6:0] HEX4;
output 	[6:0] HEX3;
output 	[6:0] HEX2;
output 	[6:0] HEX1;
output 	[6:0] HEX0;

// Design Ports Information
// KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \xgerador_pwm|Add0~6_combout ;
wire \xgerador_pwm|Add0~22_combout ;
wire \xgerador_pwm|aux3~regout ;
wire \xgerador_pwm|pwm:contador[11]~regout ;
wire \xgerador_pwm|Equal0~0_combout ;
wire \xgerador_pwm|Equal0~6_combout ;
wire \xgerador_pwm|Equal0~7_combout ;
wire \xgerador_pwm|Equal0~8_combout ;
wire \xgerador_pwm|LessThan0~5_combout ;
wire \xgerador_pwm|Equal1~0_combout ;
wire \xgerador_pwm|Equal1~1_combout ;
wire \xgerador_pwm|Equal1~2_combout ;
wire \xgerador_pwm|Equal0~9_combout ;
wire \xgerador_pwm|Equal2~0_combout ;
wire \xgerador_pwm|Equal2~1_combout ;
wire \xgerador_pwm|Equal2~2_combout ;
wire \xgerador_pwm|Equal2~3_combout ;
wire \xgerador_pwm|aux3~0_combout ;
wire \xgerador_pwm|contador~11_combout ;
wire \CLOCK_50~combout ;
wire \xgerador_pwm|aux3~clkctrl_outclk ;
wire \CLOCK_50~clkctrl_outclk ;
wire \xgerador_pwm|contador~7_combout ;
wire \xgerador_pwm|pwm:contador[3]~regout ;
wire \xgerador_pwm|Add0~0_combout ;
wire \xgerador_pwm|contador~10_combout ;
wire \xgerador_pwm|pwm:contador[0]~regout ;
wire \xgerador_pwm|Add0~1 ;
wire \xgerador_pwm|Add0~2_combout ;
wire \xgerador_pwm|contador~9_combout ;
wire \xgerador_pwm|pwm:contador[1]~regout ;
wire \xgerador_pwm|Add0~3 ;
wire \xgerador_pwm|Add0~4_combout ;
wire \xgerador_pwm|contador~8_combout ;
wire \xgerador_pwm|pwm:contador[2]~regout ;
wire \xgerador_pwm|Add0~5 ;
wire \xgerador_pwm|Add0~7 ;
wire \xgerador_pwm|Add0~8_combout ;
wire \xgerador_pwm|contador~6_combout ;
wire \xgerador_pwm|pwm:contador[4]~regout ;
wire \xgerador_pwm|Add0~9 ;
wire \xgerador_pwm|Add0~10_combout ;
wire \xgerador_pwm|contador~5_combout ;
wire \xgerador_pwm|pwm:contador[5]~regout ;
wire \xgerador_pwm|Add0~11 ;
wire \xgerador_pwm|Add0~12_combout ;
wire \xgerador_pwm|contador~4_combout ;
wire \xgerador_pwm|pwm:contador[6]~regout ;
wire \xgerador_pwm|Add0~13 ;
wire \xgerador_pwm|Add0~14_combout ;
wire \xgerador_pwm|contador~3_combout ;
wire \xgerador_pwm|pwm:contador[7]~regout ;
wire \xgerador_pwm|Add0~15 ;
wire \xgerador_pwm|Add0~17 ;
wire \xgerador_pwm|Add0~18_combout ;
wire \xgerador_pwm|contador~1_combout ;
wire \xgerador_pwm|pwm:contador[9]~regout ;
wire \xgerador_pwm|Add0~19 ;
wire \xgerador_pwm|Add0~20_combout ;
wire \xgerador_pwm|contador~0_combout ;
wire \xgerador_pwm|pwm:contador[10]~regout ;
wire \xgerador_pwm|Add0~21 ;
wire \xgerador_pwm|Add0~23 ;
wire \xgerador_pwm|Add0~24_combout ;
wire \xgerador_pwm|contador~19_combout ;
wire \xgerador_pwm|pwm:contador[12]~regout ;
wire \xgerador_pwm|Add0~25 ;
wire \xgerador_pwm|Add0~26_combout ;
wire \xgerador_pwm|contador~18_combout ;
wire \xgerador_pwm|pwm:contador[13]~regout ;
wire \xgerador_pwm|Add0~27 ;
wire \xgerador_pwm|Add0~28_combout ;
wire \xgerador_pwm|contador~17_combout ;
wire \xgerador_pwm|pwm:contador[14]~regout ;
wire \xgerador_pwm|Add0~29 ;
wire \xgerador_pwm|Add0~30_combout ;
wire \xgerador_pwm|contador~16_combout ;
wire \xgerador_pwm|pwm:contador[15]~regout ;
wire \xgerador_pwm|Add0~31 ;
wire \xgerador_pwm|Add0~32_combout ;
wire \xgerador_pwm|contador~15_combout ;
wire \xgerador_pwm|pwm:contador[16]~regout ;
wire \xgerador_pwm|Add0~33 ;
wire \xgerador_pwm|Add0~35 ;
wire \xgerador_pwm|Add0~36_combout ;
wire \xgerador_pwm|contador~13_combout ;
wire \xgerador_pwm|pwm:contador[18]~regout ;
wire \xgerador_pwm|Add0~37 ;
wire \xgerador_pwm|Add0~38_combout ;
wire \xgerador_pwm|contador~12_combout ;
wire \xgerador_pwm|pwm:contador[19]~regout ;
wire \xgerador_pwm|Add0~39 ;
wire \xgerador_pwm|Add0~40_combout ;
wire \xgerador_pwm|contador~20_combout ;
wire \xgerador_pwm|pwm:contador[20]~regout ;
wire \xgerador_pwm|Add0~41 ;
wire \xgerador_pwm|Add0~42_combout ;
wire \xgerador_pwm|contador~21_combout ;
wire \xgerador_pwm|pwm:contador[21]~regout ;
wire \xgerador_pwm|LessThan0~7_combout ;
wire \xgerador_pwm|Add0~43 ;
wire \xgerador_pwm|Add0~44_combout ;
wire \xgerador_pwm|contador~22_combout ;
wire \xgerador_pwm|pwm:contador[22]~regout ;
wire \xgerador_pwm|Add0~45 ;
wire \xgerador_pwm|Add0~46_combout ;
wire \xgerador_pwm|contador~23_combout ;
wire \xgerador_pwm|pwm:contador[23]~regout ;
wire \xgerador_pwm|LessThan0~1_combout ;
wire \xgerador_pwm|Add0~34_combout ;
wire \xgerador_pwm|contador~14_combout ;
wire \xgerador_pwm|pwm:contador[17]~regout ;
wire \xgerador_pwm|LessThan0~0_combout ;
wire \xgerador_pwm|Add0~16_combout ;
wire \xgerador_pwm|contador~2_combout ;
wire \xgerador_pwm|pwm:contador[8]~regout ;
wire \xgerador_pwm|LessThan0~2_combout ;
wire \xgerador_pwm|LessThan0~3_combout ;
wire \xgerador_pwm|LessThan0~4_combout ;
wire \xgerador_pwm|LessThan0~6_combout ;
wire \xgerador_pwm|LessThan0~8_combout ;
wire \xgerador_pwm|Equal0~2_combout ;
wire \xgerador_pwm|Equal0~1_combout ;
wire \xgerador_pwm|Equal0~3_combout ;
wire \xgerador_pwm|contador~24_combout ;
wire \xgerador_pwm|pwm:contador[24]~regout ;
wire \xgerador_pwm|Add0~47 ;
wire \xgerador_pwm|Add0~48_combout ;
wire \xgerador_pwm|Equal0~4_combout ;
wire \xgerador_pwm|Equal0~5_combout ;
wire \xgerador_pwm|aux1~0_combout ;
wire \xgerador_pwm|aux1~regout ;
wire \xgerador_pwm|aux1~clkctrl_outclk ;
wire \xmaq|estado2~4_combout ;
wire \xmaq|estado2~5_combout ;
wire \xmaq|estado2~0_combout ;
wire \xmaq|estado2~1_combout ;
wire \xmaq|estado2~2_combout ;
wire \xmaq|estado2~3_combout ;
wire \xentrada|Equal0~0_combout ;
wire \xentrada|registro~17_combout ;
wire \xentrada|ent:registro[17]~regout ;
wire \xentrada|registro~16_combout ;
wire \xentrada|ent:registro[12]~0_combout ;
wire \xentrada|ent:registro[16]~regout ;
wire \xentrada|registro~15_combout ;
wire \xentrada|ent:registro[15]~regout ;
wire \xentrada|registro~14_combout ;
wire \xentrada|ent:registro[14]~regout ;
wire \xentrada|registro~13_combout ;
wire \xentrada|ent:registro[13]~regout ;
wire \xentrada|registro~12_combout ;
wire \xentrada|ent:registro[12]~regout ;
wire \xentrada|registro~11_combout ;
wire \xentrada|ent:registro[11]~regout ;
wire \xentrada|registro~10_combout ;
wire \xentrada|ent:registro[10]~regout ;
wire \xentrada|registro~9_combout ;
wire \xentrada|ent:registro[9]~regout ;
wire \xentrada|registro~8_combout ;
wire \xentrada|ent:registro[8]~regout ;
wire \xentrada|registro~7_combout ;
wire \xentrada|ent:registro[7]~regout ;
wire \xentrada|registro~6_combout ;
wire \xentrada|ent:registro[6]~regout ;
wire \xentrada|registro~5_combout ;
wire \xentrada|ent:registro[5]~regout ;
wire \xentrada|registro~4_combout ;
wire \xentrada|ent:registro[4]~regout ;
wire \xentrada|registro~3_combout ;
wire \xentrada|ent:registro[3]~regout ;
wire \xentrada|registro~2_combout ;
wire \xentrada|ent:registro[2]~regout ;
wire \xentrada|registro~1_combout ;
wire \xentrada|ent:registro[1]~regout ;
wire \xentrada|registro~0_combout ;
wire \xentrada|ent:registro[0]~regout ;
wire \xgerador_pwm|aux2~0_combout ;
wire \xgerador_pwm|aux2~regout ;
wire \xgerador_pwm|aux2~clkctrl_outclk ;
wire \xmaq|alm2~0_combout ;
wire \xmaq|alm2~1_combout ;
wire \xmaq|alm2~2_combout ;
wire \xmaq|alm2~regout ;
wire \xcontrolador|aux7[0]~feeder_combout ;
wire \x7conv_7seg|Mux6~0_combout ;
wire \x7conv_7seg|Mux5~0_combout ;
wire \x7conv_7seg|Mux4~0_combout ;
wire \x7conv_7seg|Mux3~0_combout ;
wire \x7conv_7seg|Mux2~0_combout ;
wire \x7conv_7seg|Mux1~0_combout ;
wire \x7conv_7seg|Mux0~0_combout ;
wire \xcontrolador|aux6[1]~feeder_combout ;
wire \x6conv_7seg|Mux6~0_combout ;
wire \x6conv_7seg|Mux5~0_combout ;
wire \x6conv_7seg|Mux4~0_combout ;
wire \x6conv_7seg|Mux3~0_combout ;
wire \x6conv_7seg|Mux2~0_combout ;
wire \x6conv_7seg|Mux1~0_combout ;
wire \x6conv_7seg|Mux0~0_combout ;
wire \xcontrolador|aux5[0]~feeder_combout ;
wire \x5conv_7seg|Mux6~0_combout ;
wire \x5conv_7seg|Mux5~0_combout ;
wire \x5conv_7seg|Mux4~0_combout ;
wire \x5conv_7seg|Mux3~0_combout ;
wire \x5conv_7seg|Mux2~0_combout ;
wire \x5conv_7seg|Mux1~0_combout ;
wire \x5conv_7seg|Mux0~0_combout ;
wire \xcontrolador|aux4[0]~feeder_combout ;
wire \x4conv_7seg|Mux6~0_combout ;
wire \x4conv_7seg|Mux5~0_combout ;
wire \x4conv_7seg|Mux4~0_combout ;
wire \x4conv_7seg|Mux3~0_combout ;
wire \x4conv_7seg|Mux2~0_combout ;
wire \x4conv_7seg|Mux1~0_combout ;
wire \x4conv_7seg|Mux0~0_combout ;
wire \xcontrolador|aux3[0]~feeder_combout ;
wire \x3conv_7seg|Mux6~0_combout ;
wire \x3conv_7seg|Mux5~0_combout ;
wire \x3conv_7seg|Mux4~0_combout ;
wire \x3conv_7seg|Mux3~0_combout ;
wire \x3conv_7seg|Mux2~0_combout ;
wire \x3conv_7seg|Mux1~0_combout ;
wire \x3conv_7seg|Mux0~0_combout ;
wire \xcontrolador|aux2[0]~feeder_combout ;
wire \x2conv_7seg|Mux6~0_combout ;
wire \x2conv_7seg|Mux5~0_combout ;
wire \x2conv_7seg|Mux4~0_combout ;
wire \x2conv_7seg|Mux3~0_combout ;
wire \x2conv_7seg|Mux2~0_combout ;
wire \x2conv_7seg|Mux1~0_combout ;
wire \x2conv_7seg|Mux0~0_combout ;
wire \xcontrolador|aux1[0]~feeder_combout ;
wire \x1conv_7seg|Mux6~0_combout ;
wire \x1conv_7seg|Mux5~0_combout ;
wire \x1conv_7seg|Mux4~0_combout ;
wire \x1conv_7seg|Mux3~0_combout ;
wire \x1conv_7seg|Mux2~0_combout ;
wire \x1conv_7seg|Mux1~0_combout ;
wire \x1conv_7seg|Mux0~0_combout ;
wire \xcontrolador|aux0[0]~feeder_combout ;
wire \xcontrolador|aux0[1]~feeder_combout ;
wire \x0conv_7seg|Mux6~0_combout ;
wire \x0conv_7seg|Mux5~0_combout ;
wire \x0conv_7seg|Mux4~0_combout ;
wire \x0conv_7seg|Mux3~0_combout ;
wire \x0conv_7seg|Mux2~0_combout ;
wire \x0conv_7seg|Mux1~0_combout ;
wire \x0conv_7seg|Mux0~0_combout ;
wire [3:0] \xcontrolador|aux3 ;
wire [3:0] \xcontrolador|aux2 ;
wire [3:0] \xcontrolador|aux1 ;
wire [3:0] \xcontrolador|aux0 ;
wire [17:0] \SW~combout ;
wire [3:0] \KEY~combout ;
wire [3:0] \xcontrolador|aux5 ;
wire [3:0] \xmaq|estado2 ;
wire [3:0] \xcontrolador|aux7 ;
wire [3:0] \xcontrolador|aux6 ;
wire [3:0] \xcontrolador|aux4 ;


// Location: LCCOMB_X23_Y29_N14
cycloneii_lcell_comb \xgerador_pwm|Add0~6 (
// Equation(s):
// \xgerador_pwm|Add0~6_combout  = (\xgerador_pwm|pwm:contador[3]~regout  & (!\xgerador_pwm|Add0~5 )) # (!\xgerador_pwm|pwm:contador[3]~regout  & ((\xgerador_pwm|Add0~5 ) # (GND)))
// \xgerador_pwm|Add0~7  = CARRY((!\xgerador_pwm|Add0~5 ) # (!\xgerador_pwm|pwm:contador[3]~regout ))

	.dataa(vcc),
	.datab(\xgerador_pwm|pwm:contador[3]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\xgerador_pwm|Add0~5 ),
	.combout(\xgerador_pwm|Add0~6_combout ),
	.cout(\xgerador_pwm|Add0~7 ));
// synopsys translate_off
defparam \xgerador_pwm|Add0~6 .lut_mask = 16'h3C3F;
defparam \xgerador_pwm|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N30
cycloneii_lcell_comb \xgerador_pwm|Add0~22 (
// Equation(s):
// \xgerador_pwm|Add0~22_combout  = (\xgerador_pwm|pwm:contador[11]~regout  & (!\xgerador_pwm|Add0~21 )) # (!\xgerador_pwm|pwm:contador[11]~regout  & ((\xgerador_pwm|Add0~21 ) # (GND)))
// \xgerador_pwm|Add0~23  = CARRY((!\xgerador_pwm|Add0~21 ) # (!\xgerador_pwm|pwm:contador[11]~regout ))

	.dataa(\xgerador_pwm|pwm:contador[11]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\xgerador_pwm|Add0~21 ),
	.combout(\xgerador_pwm|Add0~22_combout ),
	.cout(\xgerador_pwm|Add0~23 ));
// synopsys translate_off
defparam \xgerador_pwm|Add0~22 .lut_mask = 16'h5A5F;
defparam \xgerador_pwm|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X24_Y28_N7
cycloneii_lcell_ff \xgerador_pwm|aux3 (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|aux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|aux3~regout ));

// Location: LCFF_X22_Y29_N31
cycloneii_lcell_ff \xgerador_pwm|pwm:contador[11] (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|contador~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|pwm:contador[11]~regout ));

// Location: LCCOMB_X24_Y28_N12
cycloneii_lcell_comb \xgerador_pwm|Equal0~0 (
// Equation(s):
// \xgerador_pwm|Equal0~0_combout  = (!\xgerador_pwm|Add0~38_combout  & (!\xgerador_pwm|Add0~22_combout  & (!\xgerador_pwm|Add0~20_combout  & !\xgerador_pwm|Add0~40_combout )))

	.dataa(\xgerador_pwm|Add0~38_combout ),
	.datab(\xgerador_pwm|Add0~22_combout ),
	.datac(\xgerador_pwm|Add0~20_combout ),
	.datad(\xgerador_pwm|Add0~40_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|Equal0~0 .lut_mask = 16'h0001;
defparam \xgerador_pwm|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N28
cycloneii_lcell_comb \xgerador_pwm|Equal0~6 (
// Equation(s):
// \xgerador_pwm|Equal0~6_combout  = (!\xgerador_pwm|Add0~16_combout  & (!\xgerador_pwm|Add0~10_combout  & (\xgerador_pwm|Add0~14_combout  & \xgerador_pwm|Add0~8_combout )))

	.dataa(\xgerador_pwm|Add0~16_combout ),
	.datab(\xgerador_pwm|Add0~10_combout ),
	.datac(\xgerador_pwm|Add0~14_combout ),
	.datad(\xgerador_pwm|Add0~8_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|Equal0~6 .lut_mask = 16'h1000;
defparam \xgerador_pwm|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N22
cycloneii_lcell_comb \xgerador_pwm|Equal0~7 (
// Equation(s):
// \xgerador_pwm|Equal0~7_combout  = (\xgerador_pwm|Add0~24_combout  & !\xgerador_pwm|Add0~26_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\xgerador_pwm|Add0~24_combout ),
	.datad(\xgerador_pwm|Add0~26_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|Equal0~7 .lut_mask = 16'h00F0;
defparam \xgerador_pwm|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N16
cycloneii_lcell_comb \xgerador_pwm|Equal0~8 (
// Equation(s):
// \xgerador_pwm|Equal0~8_combout  = (!\xgerador_pwm|Add0~36_combout  & (\xgerador_pwm|Equal0~6_combout  & (\xgerador_pwm|Add0~28_combout  & \xgerador_pwm|Equal0~7_combout )))

	.dataa(\xgerador_pwm|Add0~36_combout ),
	.datab(\xgerador_pwm|Equal0~6_combout ),
	.datac(\xgerador_pwm|Add0~28_combout ),
	.datad(\xgerador_pwm|Equal0~7_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|Equal0~8 .lut_mask = 16'h4000;
defparam \xgerador_pwm|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N12
cycloneii_lcell_comb \xgerador_pwm|LessThan0~5 (
// Equation(s):
// \xgerador_pwm|LessThan0~5_combout  = (!\xgerador_pwm|pwm:contador[10]~regout  & (!\xgerador_pwm|pwm:contador[11]~regout  & (!\xgerador_pwm|pwm:contador[13]~regout  & !\xgerador_pwm|pwm:contador[12]~regout )))

	.dataa(\xgerador_pwm|pwm:contador[10]~regout ),
	.datab(\xgerador_pwm|pwm:contador[11]~regout ),
	.datac(\xgerador_pwm|pwm:contador[13]~regout ),
	.datad(\xgerador_pwm|pwm:contador[12]~regout ),
	.cin(gnd),
	.combout(\xgerador_pwm|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|LessThan0~5 .lut_mask = 16'h0001;
defparam \xgerador_pwm|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N20
cycloneii_lcell_comb \xgerador_pwm|Equal1~0 (
// Equation(s):
// \xgerador_pwm|Equal1~0_combout  = (!\xgerador_pwm|Add0~8_combout  & (!\xgerador_pwm|Add0~28_combout  & (!\xgerador_pwm|Add0~24_combout  & !\xgerador_pwm|Add0~14_combout )))

	.dataa(\xgerador_pwm|Add0~8_combout ),
	.datab(\xgerador_pwm|Add0~28_combout ),
	.datac(\xgerador_pwm|Add0~24_combout ),
	.datad(\xgerador_pwm|Add0~14_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|Equal1~0 .lut_mask = 16'h0001;
defparam \xgerador_pwm|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N10
cycloneii_lcell_comb \xgerador_pwm|Equal1~1 (
// Equation(s):
// \xgerador_pwm|Equal1~1_combout  = (\xgerador_pwm|Add0~10_combout  & \xgerador_pwm|Add0~16_combout )

	.dataa(vcc),
	.datab(\xgerador_pwm|Add0~10_combout ),
	.datac(vcc),
	.datad(\xgerador_pwm|Add0~16_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|Equal1~1 .lut_mask = 16'hCC00;
defparam \xgerador_pwm|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N10
cycloneii_lcell_comb \xgerador_pwm|Equal1~2 (
// Equation(s):
// \xgerador_pwm|Equal1~2_combout  = (\xgerador_pwm|Add0~26_combout  & (\xgerador_pwm|Equal1~1_combout  & (\xgerador_pwm|Equal1~0_combout  & \xgerador_pwm|Add0~36_combout )))

	.dataa(\xgerador_pwm|Add0~26_combout ),
	.datab(\xgerador_pwm|Equal1~1_combout ),
	.datac(\xgerador_pwm|Equal1~0_combout ),
	.datad(\xgerador_pwm|Add0~36_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|Equal1~2 .lut_mask = 16'h8000;
defparam \xgerador_pwm|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N14
cycloneii_lcell_comb \xgerador_pwm|Equal0~9 (
// Equation(s):
// \xgerador_pwm|Equal0~9_combout  = (!\xgerador_pwm|Add0~26_combout  & (!\xgerador_pwm|Add0~10_combout  & (!\xgerador_pwm|Add0~16_combout  & !\xgerador_pwm|Add0~36_combout )))

	.dataa(\xgerador_pwm|Add0~26_combout ),
	.datab(\xgerador_pwm|Add0~10_combout ),
	.datac(\xgerador_pwm|Add0~16_combout ),
	.datad(\xgerador_pwm|Add0~36_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|Equal0~9 .lut_mask = 16'h0001;
defparam \xgerador_pwm|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N0
cycloneii_lcell_comb \xgerador_pwm|Equal2~0 (
// Equation(s):
// \xgerador_pwm|Equal2~0_combout  = (!\xgerador_pwm|Add0~46_combout  & (\xgerador_pwm|Equal0~3_combout  & !\xgerador_pwm|Add0~48_combout ))

	.dataa(vcc),
	.datab(\xgerador_pwm|Add0~46_combout ),
	.datac(\xgerador_pwm|Equal0~3_combout ),
	.datad(\xgerador_pwm|Add0~48_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|Equal2~0 .lut_mask = 16'h0030;
defparam \xgerador_pwm|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N2
cycloneii_lcell_comb \xgerador_pwm|Equal2~1 (
// Equation(s):
// \xgerador_pwm|Equal2~1_combout  = (\xgerador_pwm|Equal0~0_combout  & (\xgerador_pwm|Equal0~9_combout  & (\xgerador_pwm|Equal0~1_combout  & \xgerador_pwm|Equal2~0_combout )))

	.dataa(\xgerador_pwm|Equal0~0_combout ),
	.datab(\xgerador_pwm|Equal0~9_combout ),
	.datac(\xgerador_pwm|Equal0~1_combout ),
	.datad(\xgerador_pwm|Equal2~0_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|Equal2~1 .lut_mask = 16'h8000;
defparam \xgerador_pwm|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N26
cycloneii_lcell_comb \xgerador_pwm|Equal2~2 (
// Equation(s):
// \xgerador_pwm|Equal2~2_combout  = (\xgerador_pwm|Add0~4_combout  & (\xgerador_pwm|Add0~2_combout  & (!\xgerador_pwm|Add0~30_combout  & !\xgerador_pwm|Add0~32_combout )))

	.dataa(\xgerador_pwm|Add0~4_combout ),
	.datab(\xgerador_pwm|Add0~2_combout ),
	.datac(\xgerador_pwm|Add0~30_combout ),
	.datad(\xgerador_pwm|Add0~32_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|Equal2~2 .lut_mask = 16'h0008;
defparam \xgerador_pwm|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N24
cycloneii_lcell_comb \xgerador_pwm|Equal2~3 (
// Equation(s):
// \xgerador_pwm|Equal2~3_combout  = (!\xgerador_pwm|Add0~34_combout  & (\xgerador_pwm|Equal1~0_combout  & \xgerador_pwm|Equal2~2_combout ))

	.dataa(\xgerador_pwm|Add0~34_combout ),
	.datab(vcc),
	.datac(\xgerador_pwm|Equal1~0_combout ),
	.datad(\xgerador_pwm|Equal2~2_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|Equal2~3 .lut_mask = 16'h5000;
defparam \xgerador_pwm|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N6
cycloneii_lcell_comb \xgerador_pwm|aux3~0 (
// Equation(s):
// \xgerador_pwm|aux3~0_combout  = (\xgerador_pwm|LessThan0~8_combout  & ((\xgerador_pwm|aux3~regout ) # ((\xgerador_pwm|Equal2~3_combout  & \xgerador_pwm|Equal2~1_combout ))))

	.dataa(\xgerador_pwm|Equal2~3_combout ),
	.datab(\xgerador_pwm|LessThan0~8_combout ),
	.datac(\xgerador_pwm|aux3~regout ),
	.datad(\xgerador_pwm|Equal2~1_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|aux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|aux3~0 .lut_mask = 16'hC8C0;
defparam \xgerador_pwm|aux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N30
cycloneii_lcell_comb \xgerador_pwm|contador~11 (
// Equation(s):
// \xgerador_pwm|contador~11_combout  = (\xgerador_pwm|Add0~22_combout  & \xgerador_pwm|LessThan0~8_combout )

	.dataa(vcc),
	.datab(\xgerador_pwm|Add0~22_combout ),
	.datac(vcc),
	.datad(\xgerador_pwm|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|contador~11_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|contador~11 .lut_mask = 16'hCC00;
defparam \xgerador_pwm|contador~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneii_clkctrl \xgerador_pwm|aux3~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\xgerador_pwm|aux3~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\xgerador_pwm|aux3~clkctrl_outclk ));
// synopsys translate_off
defparam \xgerador_pwm|aux3~clkctrl .clock_type = "global clock";
defparam \xgerador_pwm|aux3~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~clkctrl .clock_type = "global clock";
defparam \CLOCK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N0
cycloneii_lcell_comb \xgerador_pwm|contador~7 (
// Equation(s):
// \xgerador_pwm|contador~7_combout  = (\xgerador_pwm|Add0~6_combout  & \xgerador_pwm|LessThan0~8_combout )

	.dataa(\xgerador_pwm|Add0~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\xgerador_pwm|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|contador~7_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|contador~7 .lut_mask = 16'hAA00;
defparam \xgerador_pwm|contador~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N1
cycloneii_lcell_ff \xgerador_pwm|pwm:contador[3] (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|contador~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|pwm:contador[3]~regout ));

// Location: LCCOMB_X23_Y29_N8
cycloneii_lcell_comb \xgerador_pwm|Add0~0 (
// Equation(s):
// \xgerador_pwm|Add0~0_combout  = \xgerador_pwm|pwm:contador[0]~regout  $ (VCC)
// \xgerador_pwm|Add0~1  = CARRY(\xgerador_pwm|pwm:contador[0]~regout )

	.dataa(vcc),
	.datab(\xgerador_pwm|pwm:contador[0]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\xgerador_pwm|Add0~0_combout ),
	.cout(\xgerador_pwm|Add0~1 ));
// synopsys translate_off
defparam \xgerador_pwm|Add0~0 .lut_mask = 16'h33CC;
defparam \xgerador_pwm|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N0
cycloneii_lcell_comb \xgerador_pwm|contador~10 (
// Equation(s):
// \xgerador_pwm|contador~10_combout  = (\xgerador_pwm|Add0~0_combout  & \xgerador_pwm|LessThan0~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\xgerador_pwm|Add0~0_combout ),
	.datad(\xgerador_pwm|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|contador~10_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|contador~10 .lut_mask = 16'hF000;
defparam \xgerador_pwm|contador~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y29_N1
cycloneii_lcell_ff \xgerador_pwm|pwm:contador[0] (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|contador~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|pwm:contador[0]~regout ));

// Location: LCCOMB_X23_Y29_N10
cycloneii_lcell_comb \xgerador_pwm|Add0~2 (
// Equation(s):
// \xgerador_pwm|Add0~2_combout  = (\xgerador_pwm|pwm:contador[1]~regout  & (!\xgerador_pwm|Add0~1 )) # (!\xgerador_pwm|pwm:contador[1]~regout  & ((\xgerador_pwm|Add0~1 ) # (GND)))
// \xgerador_pwm|Add0~3  = CARRY((!\xgerador_pwm|Add0~1 ) # (!\xgerador_pwm|pwm:contador[1]~regout ))

	.dataa(vcc),
	.datab(\xgerador_pwm|pwm:contador[1]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\xgerador_pwm|Add0~1 ),
	.combout(\xgerador_pwm|Add0~2_combout ),
	.cout(\xgerador_pwm|Add0~3 ));
// synopsys translate_off
defparam \xgerador_pwm|Add0~2 .lut_mask = 16'h3C3F;
defparam \xgerador_pwm|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N2
cycloneii_lcell_comb \xgerador_pwm|contador~9 (
// Equation(s):
// \xgerador_pwm|contador~9_combout  = (\xgerador_pwm|LessThan0~8_combout  & \xgerador_pwm|Add0~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\xgerador_pwm|LessThan0~8_combout ),
	.datad(\xgerador_pwm|Add0~2_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|contador~9_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|contador~9 .lut_mask = 16'hF000;
defparam \xgerador_pwm|contador~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y29_N3
cycloneii_lcell_ff \xgerador_pwm|pwm:contador[1] (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|contador~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|pwm:contador[1]~regout ));

// Location: LCCOMB_X23_Y29_N12
cycloneii_lcell_comb \xgerador_pwm|Add0~4 (
// Equation(s):
// \xgerador_pwm|Add0~4_combout  = (\xgerador_pwm|pwm:contador[2]~regout  & (\xgerador_pwm|Add0~3  $ (GND))) # (!\xgerador_pwm|pwm:contador[2]~regout  & (!\xgerador_pwm|Add0~3  & VCC))
// \xgerador_pwm|Add0~5  = CARRY((\xgerador_pwm|pwm:contador[2]~regout  & !\xgerador_pwm|Add0~3 ))

	.dataa(vcc),
	.datab(\xgerador_pwm|pwm:contador[2]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\xgerador_pwm|Add0~3 ),
	.combout(\xgerador_pwm|Add0~4_combout ),
	.cout(\xgerador_pwm|Add0~5 ));
// synopsys translate_off
defparam \xgerador_pwm|Add0~4 .lut_mask = 16'hC30C;
defparam \xgerador_pwm|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N4
cycloneii_lcell_comb \xgerador_pwm|contador~8 (
// Equation(s):
// \xgerador_pwm|contador~8_combout  = (\xgerador_pwm|LessThan0~8_combout  & \xgerador_pwm|Add0~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\xgerador_pwm|LessThan0~8_combout ),
	.datad(\xgerador_pwm|Add0~4_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|contador~8_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|contador~8 .lut_mask = 16'hF000;
defparam \xgerador_pwm|contador~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y29_N5
cycloneii_lcell_ff \xgerador_pwm|pwm:contador[2] (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|contador~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|pwm:contador[2]~regout ));

// Location: LCCOMB_X23_Y29_N16
cycloneii_lcell_comb \xgerador_pwm|Add0~8 (
// Equation(s):
// \xgerador_pwm|Add0~8_combout  = (\xgerador_pwm|pwm:contador[4]~regout  & (\xgerador_pwm|Add0~7  $ (GND))) # (!\xgerador_pwm|pwm:contador[4]~regout  & (!\xgerador_pwm|Add0~7  & VCC))
// \xgerador_pwm|Add0~9  = CARRY((\xgerador_pwm|pwm:contador[4]~regout  & !\xgerador_pwm|Add0~7 ))

	.dataa(vcc),
	.datab(\xgerador_pwm|pwm:contador[4]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\xgerador_pwm|Add0~7 ),
	.combout(\xgerador_pwm|Add0~8_combout ),
	.cout(\xgerador_pwm|Add0~9 ));
// synopsys translate_off
defparam \xgerador_pwm|Add0~8 .lut_mask = 16'hC30C;
defparam \xgerador_pwm|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N30
cycloneii_lcell_comb \xgerador_pwm|contador~6 (
// Equation(s):
// \xgerador_pwm|contador~6_combout  = (\xgerador_pwm|Add0~8_combout  & \xgerador_pwm|LessThan0~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\xgerador_pwm|Add0~8_combout ),
	.datad(\xgerador_pwm|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|contador~6_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|contador~6 .lut_mask = 16'hF000;
defparam \xgerador_pwm|contador~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N31
cycloneii_lcell_ff \xgerador_pwm|pwm:contador[4] (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|contador~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|pwm:contador[4]~regout ));

// Location: LCCOMB_X23_Y29_N18
cycloneii_lcell_comb \xgerador_pwm|Add0~10 (
// Equation(s):
// \xgerador_pwm|Add0~10_combout  = (\xgerador_pwm|pwm:contador[5]~regout  & (!\xgerador_pwm|Add0~9 )) # (!\xgerador_pwm|pwm:contador[5]~regout  & ((\xgerador_pwm|Add0~9 ) # (GND)))
// \xgerador_pwm|Add0~11  = CARRY((!\xgerador_pwm|Add0~9 ) # (!\xgerador_pwm|pwm:contador[5]~regout ))

	.dataa(vcc),
	.datab(\xgerador_pwm|pwm:contador[5]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\xgerador_pwm|Add0~9 ),
	.combout(\xgerador_pwm|Add0~10_combout ),
	.cout(\xgerador_pwm|Add0~11 ));
// synopsys translate_off
defparam \xgerador_pwm|Add0~10 .lut_mask = 16'h3C3F;
defparam \xgerador_pwm|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N12
cycloneii_lcell_comb \xgerador_pwm|contador~5 (
// Equation(s):
// \xgerador_pwm|contador~5_combout  = (\xgerador_pwm|Add0~10_combout  & \xgerador_pwm|LessThan0~8_combout )

	.dataa(vcc),
	.datab(\xgerador_pwm|Add0~10_combout ),
	.datac(vcc),
	.datad(\xgerador_pwm|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|contador~5_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|contador~5 .lut_mask = 16'hCC00;
defparam \xgerador_pwm|contador~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N13
cycloneii_lcell_ff \xgerador_pwm|pwm:contador[5] (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|contador~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|pwm:contador[5]~regout ));

// Location: LCCOMB_X23_Y29_N20
cycloneii_lcell_comb \xgerador_pwm|Add0~12 (
// Equation(s):
// \xgerador_pwm|Add0~12_combout  = (\xgerador_pwm|pwm:contador[6]~regout  & (\xgerador_pwm|Add0~11  $ (GND))) # (!\xgerador_pwm|pwm:contador[6]~regout  & (!\xgerador_pwm|Add0~11  & VCC))
// \xgerador_pwm|Add0~13  = CARRY((\xgerador_pwm|pwm:contador[6]~regout  & !\xgerador_pwm|Add0~11 ))

	.dataa(vcc),
	.datab(\xgerador_pwm|pwm:contador[6]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\xgerador_pwm|Add0~11 ),
	.combout(\xgerador_pwm|Add0~12_combout ),
	.cout(\xgerador_pwm|Add0~13 ));
// synopsys translate_off
defparam \xgerador_pwm|Add0~12 .lut_mask = 16'hC30C;
defparam \xgerador_pwm|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N14
cycloneii_lcell_comb \xgerador_pwm|contador~4 (
// Equation(s):
// \xgerador_pwm|contador~4_combout  = (\xgerador_pwm|Add0~12_combout  & \xgerador_pwm|LessThan0~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\xgerador_pwm|Add0~12_combout ),
	.datad(\xgerador_pwm|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|contador~4_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|contador~4 .lut_mask = 16'hF000;
defparam \xgerador_pwm|contador~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N15
cycloneii_lcell_ff \xgerador_pwm|pwm:contador[6] (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|contador~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|pwm:contador[6]~regout ));

// Location: LCCOMB_X23_Y29_N22
cycloneii_lcell_comb \xgerador_pwm|Add0~14 (
// Equation(s):
// \xgerador_pwm|Add0~14_combout  = (\xgerador_pwm|pwm:contador[7]~regout  & (!\xgerador_pwm|Add0~13 )) # (!\xgerador_pwm|pwm:contador[7]~regout  & ((\xgerador_pwm|Add0~13 ) # (GND)))
// \xgerador_pwm|Add0~15  = CARRY((!\xgerador_pwm|Add0~13 ) # (!\xgerador_pwm|pwm:contador[7]~regout ))

	.dataa(vcc),
	.datab(\xgerador_pwm|pwm:contador[7]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\xgerador_pwm|Add0~13 ),
	.combout(\xgerador_pwm|Add0~14_combout ),
	.cout(\xgerador_pwm|Add0~15 ));
// synopsys translate_off
defparam \xgerador_pwm|Add0~14 .lut_mask = 16'h3C3F;
defparam \xgerador_pwm|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N24
cycloneii_lcell_comb \xgerador_pwm|contador~3 (
// Equation(s):
// \xgerador_pwm|contador~3_combout  = (\xgerador_pwm|Add0~14_combout  & \xgerador_pwm|LessThan0~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\xgerador_pwm|Add0~14_combout ),
	.datad(\xgerador_pwm|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|contador~3_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|contador~3 .lut_mask = 16'hF000;
defparam \xgerador_pwm|contador~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N25
cycloneii_lcell_ff \xgerador_pwm|pwm:contador[7] (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|contador~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|pwm:contador[7]~regout ));

// Location: LCCOMB_X23_Y29_N24
cycloneii_lcell_comb \xgerador_pwm|Add0~16 (
// Equation(s):
// \xgerador_pwm|Add0~16_combout  = (\xgerador_pwm|pwm:contador[8]~regout  & (\xgerador_pwm|Add0~15  $ (GND))) # (!\xgerador_pwm|pwm:contador[8]~regout  & (!\xgerador_pwm|Add0~15  & VCC))
// \xgerador_pwm|Add0~17  = CARRY((\xgerador_pwm|pwm:contador[8]~regout  & !\xgerador_pwm|Add0~15 ))

	.dataa(\xgerador_pwm|pwm:contador[8]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\xgerador_pwm|Add0~15 ),
	.combout(\xgerador_pwm|Add0~16_combout ),
	.cout(\xgerador_pwm|Add0~17 ));
// synopsys translate_off
defparam \xgerador_pwm|Add0~16 .lut_mask = 16'hA50A;
defparam \xgerador_pwm|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N26
cycloneii_lcell_comb \xgerador_pwm|Add0~18 (
// Equation(s):
// \xgerador_pwm|Add0~18_combout  = (\xgerador_pwm|pwm:contador[9]~regout  & (!\xgerador_pwm|Add0~17 )) # (!\xgerador_pwm|pwm:contador[9]~regout  & ((\xgerador_pwm|Add0~17 ) # (GND)))
// \xgerador_pwm|Add0~19  = CARRY((!\xgerador_pwm|Add0~17 ) # (!\xgerador_pwm|pwm:contador[9]~regout ))

	.dataa(vcc),
	.datab(\xgerador_pwm|pwm:contador[9]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\xgerador_pwm|Add0~17 ),
	.combout(\xgerador_pwm|Add0~18_combout ),
	.cout(\xgerador_pwm|Add0~19 ));
// synopsys translate_off
defparam \xgerador_pwm|Add0~18 .lut_mask = 16'h3C3F;
defparam \xgerador_pwm|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N20
cycloneii_lcell_comb \xgerador_pwm|contador~1 (
// Equation(s):
// \xgerador_pwm|contador~1_combout  = (\xgerador_pwm|Add0~18_combout  & \xgerador_pwm|LessThan0~8_combout )

	.dataa(vcc),
	.datab(\xgerador_pwm|Add0~18_combout ),
	.datac(vcc),
	.datad(\xgerador_pwm|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|contador~1_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|contador~1 .lut_mask = 16'hCC00;
defparam \xgerador_pwm|contador~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N21
cycloneii_lcell_ff \xgerador_pwm|pwm:contador[9] (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|contador~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|pwm:contador[9]~regout ));

// Location: LCCOMB_X23_Y29_N28
cycloneii_lcell_comb \xgerador_pwm|Add0~20 (
// Equation(s):
// \xgerador_pwm|Add0~20_combout  = (\xgerador_pwm|pwm:contador[10]~regout  & (\xgerador_pwm|Add0~19  $ (GND))) # (!\xgerador_pwm|pwm:contador[10]~regout  & (!\xgerador_pwm|Add0~19  & VCC))
// \xgerador_pwm|Add0~21  = CARRY((\xgerador_pwm|pwm:contador[10]~regout  & !\xgerador_pwm|Add0~19 ))

	.dataa(vcc),
	.datab(\xgerador_pwm|pwm:contador[10]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\xgerador_pwm|Add0~19 ),
	.combout(\xgerador_pwm|Add0~20_combout ),
	.cout(\xgerador_pwm|Add0~21 ));
// synopsys translate_off
defparam \xgerador_pwm|Add0~20 .lut_mask = 16'hC30C;
defparam \xgerador_pwm|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N24
cycloneii_lcell_comb \xgerador_pwm|contador~0 (
// Equation(s):
// \xgerador_pwm|contador~0_combout  = (\xgerador_pwm|Add0~20_combout  & \xgerador_pwm|LessThan0~8_combout )

	.dataa(vcc),
	.datab(\xgerador_pwm|Add0~20_combout ),
	.datac(vcc),
	.datad(\xgerador_pwm|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|contador~0_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|contador~0 .lut_mask = 16'hCC00;
defparam \xgerador_pwm|contador~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y29_N25
cycloneii_lcell_ff \xgerador_pwm|pwm:contador[10] (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|contador~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|pwm:contador[10]~regout ));

// Location: LCCOMB_X23_Y28_N0
cycloneii_lcell_comb \xgerador_pwm|Add0~24 (
// Equation(s):
// \xgerador_pwm|Add0~24_combout  = (\xgerador_pwm|pwm:contador[12]~regout  & (\xgerador_pwm|Add0~23  $ (GND))) # (!\xgerador_pwm|pwm:contador[12]~regout  & (!\xgerador_pwm|Add0~23  & VCC))
// \xgerador_pwm|Add0~25  = CARRY((\xgerador_pwm|pwm:contador[12]~regout  & !\xgerador_pwm|Add0~23 ))

	.dataa(vcc),
	.datab(\xgerador_pwm|pwm:contador[12]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\xgerador_pwm|Add0~23 ),
	.combout(\xgerador_pwm|Add0~24_combout ),
	.cout(\xgerador_pwm|Add0~25 ));
// synopsys translate_off
defparam \xgerador_pwm|Add0~24 .lut_mask = 16'hC30C;
defparam \xgerador_pwm|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N30
cycloneii_lcell_comb \xgerador_pwm|contador~19 (
// Equation(s):
// \xgerador_pwm|contador~19_combout  = (\xgerador_pwm|Add0~24_combout  & \xgerador_pwm|LessThan0~8_combout )

	.dataa(vcc),
	.datab(\xgerador_pwm|Add0~24_combout ),
	.datac(vcc),
	.datad(\xgerador_pwm|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|contador~19_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|contador~19 .lut_mask = 16'hCC00;
defparam \xgerador_pwm|contador~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y28_N31
cycloneii_lcell_ff \xgerador_pwm|pwm:contador[12] (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|contador~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|pwm:contador[12]~regout ));

// Location: LCCOMB_X23_Y28_N2
cycloneii_lcell_comb \xgerador_pwm|Add0~26 (
// Equation(s):
// \xgerador_pwm|Add0~26_combout  = (\xgerador_pwm|pwm:contador[13]~regout  & (!\xgerador_pwm|Add0~25 )) # (!\xgerador_pwm|pwm:contador[13]~regout  & ((\xgerador_pwm|Add0~25 ) # (GND)))
// \xgerador_pwm|Add0~27  = CARRY((!\xgerador_pwm|Add0~25 ) # (!\xgerador_pwm|pwm:contador[13]~regout ))

	.dataa(vcc),
	.datab(\xgerador_pwm|pwm:contador[13]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\xgerador_pwm|Add0~25 ),
	.combout(\xgerador_pwm|Add0~26_combout ),
	.cout(\xgerador_pwm|Add0~27 ));
// synopsys translate_off
defparam \xgerador_pwm|Add0~26 .lut_mask = 16'h3C3F;
defparam \xgerador_pwm|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N28
cycloneii_lcell_comb \xgerador_pwm|contador~18 (
// Equation(s):
// \xgerador_pwm|contador~18_combout  = (\xgerador_pwm|Add0~26_combout  & \xgerador_pwm|LessThan0~8_combout )

	.dataa(vcc),
	.datab(\xgerador_pwm|Add0~26_combout ),
	.datac(vcc),
	.datad(\xgerador_pwm|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|contador~18_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|contador~18 .lut_mask = 16'hCC00;
defparam \xgerador_pwm|contador~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y28_N29
cycloneii_lcell_ff \xgerador_pwm|pwm:contador[13] (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|contador~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|pwm:contador[13]~regout ));

// Location: LCCOMB_X23_Y28_N4
cycloneii_lcell_comb \xgerador_pwm|Add0~28 (
// Equation(s):
// \xgerador_pwm|Add0~28_combout  = (\xgerador_pwm|pwm:contador[14]~regout  & (\xgerador_pwm|Add0~27  $ (GND))) # (!\xgerador_pwm|pwm:contador[14]~regout  & (!\xgerador_pwm|Add0~27  & VCC))
// \xgerador_pwm|Add0~29  = CARRY((\xgerador_pwm|pwm:contador[14]~regout  & !\xgerador_pwm|Add0~27 ))

	.dataa(vcc),
	.datab(\xgerador_pwm|pwm:contador[14]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\xgerador_pwm|Add0~27 ),
	.combout(\xgerador_pwm|Add0~28_combout ),
	.cout(\xgerador_pwm|Add0~29 ));
// synopsys translate_off
defparam \xgerador_pwm|Add0~28 .lut_mask = 16'hC30C;
defparam \xgerador_pwm|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N26
cycloneii_lcell_comb \xgerador_pwm|contador~17 (
// Equation(s):
// \xgerador_pwm|contador~17_combout  = (\xgerador_pwm|Add0~28_combout  & \xgerador_pwm|LessThan0~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\xgerador_pwm|Add0~28_combout ),
	.datad(\xgerador_pwm|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|contador~17_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|contador~17 .lut_mask = 16'hF000;
defparam \xgerador_pwm|contador~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y28_N27
cycloneii_lcell_ff \xgerador_pwm|pwm:contador[14] (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|contador~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|pwm:contador[14]~regout ));

// Location: LCCOMB_X23_Y28_N6
cycloneii_lcell_comb \xgerador_pwm|Add0~30 (
// Equation(s):
// \xgerador_pwm|Add0~30_combout  = (\xgerador_pwm|pwm:contador[15]~regout  & (!\xgerador_pwm|Add0~29 )) # (!\xgerador_pwm|pwm:contador[15]~regout  & ((\xgerador_pwm|Add0~29 ) # (GND)))
// \xgerador_pwm|Add0~31  = CARRY((!\xgerador_pwm|Add0~29 ) # (!\xgerador_pwm|pwm:contador[15]~regout ))

	.dataa(vcc),
	.datab(\xgerador_pwm|pwm:contador[15]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\xgerador_pwm|Add0~29 ),
	.combout(\xgerador_pwm|Add0~30_combout ),
	.cout(\xgerador_pwm|Add0~31 ));
// synopsys translate_off
defparam \xgerador_pwm|Add0~30 .lut_mask = 16'h3C3F;
defparam \xgerador_pwm|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N28
cycloneii_lcell_comb \xgerador_pwm|contador~16 (
// Equation(s):
// \xgerador_pwm|contador~16_combout  = (\xgerador_pwm|Add0~30_combout  & \xgerador_pwm|LessThan0~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\xgerador_pwm|Add0~30_combout ),
	.datad(\xgerador_pwm|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|contador~16_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|contador~16 .lut_mask = 16'hF000;
defparam \xgerador_pwm|contador~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y29_N29
cycloneii_lcell_ff \xgerador_pwm|pwm:contador[15] (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|contador~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|pwm:contador[15]~regout ));

// Location: LCCOMB_X23_Y28_N8
cycloneii_lcell_comb \xgerador_pwm|Add0~32 (
// Equation(s):
// \xgerador_pwm|Add0~32_combout  = (\xgerador_pwm|pwm:contador[16]~regout  & (\xgerador_pwm|Add0~31  $ (GND))) # (!\xgerador_pwm|pwm:contador[16]~regout  & (!\xgerador_pwm|Add0~31  & VCC))
// \xgerador_pwm|Add0~33  = CARRY((\xgerador_pwm|pwm:contador[16]~regout  & !\xgerador_pwm|Add0~31 ))

	.dataa(vcc),
	.datab(\xgerador_pwm|pwm:contador[16]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\xgerador_pwm|Add0~31 ),
	.combout(\xgerador_pwm|Add0~32_combout ),
	.cout(\xgerador_pwm|Add0~33 ));
// synopsys translate_off
defparam \xgerador_pwm|Add0~32 .lut_mask = 16'hC30C;
defparam \xgerador_pwm|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N14
cycloneii_lcell_comb \xgerador_pwm|contador~15 (
// Equation(s):
// \xgerador_pwm|contador~15_combout  = (\xgerador_pwm|Add0~32_combout  & \xgerador_pwm|LessThan0~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\xgerador_pwm|Add0~32_combout ),
	.datad(\xgerador_pwm|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|contador~15_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|contador~15 .lut_mask = 16'hF000;
defparam \xgerador_pwm|contador~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y29_N15
cycloneii_lcell_ff \xgerador_pwm|pwm:contador[16] (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|contador~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|pwm:contador[16]~regout ));

// Location: LCCOMB_X23_Y28_N10
cycloneii_lcell_comb \xgerador_pwm|Add0~34 (
// Equation(s):
// \xgerador_pwm|Add0~34_combout  = (\xgerador_pwm|pwm:contador[17]~regout  & (!\xgerador_pwm|Add0~33 )) # (!\xgerador_pwm|pwm:contador[17]~regout  & ((\xgerador_pwm|Add0~33 ) # (GND)))
// \xgerador_pwm|Add0~35  = CARRY((!\xgerador_pwm|Add0~33 ) # (!\xgerador_pwm|pwm:contador[17]~regout ))

	.dataa(\xgerador_pwm|pwm:contador[17]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\xgerador_pwm|Add0~33 ),
	.combout(\xgerador_pwm|Add0~34_combout ),
	.cout(\xgerador_pwm|Add0~35 ));
// synopsys translate_off
defparam \xgerador_pwm|Add0~34 .lut_mask = 16'h5A5F;
defparam \xgerador_pwm|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N12
cycloneii_lcell_comb \xgerador_pwm|Add0~36 (
// Equation(s):
// \xgerador_pwm|Add0~36_combout  = (\xgerador_pwm|pwm:contador[18]~regout  & (\xgerador_pwm|Add0~35  $ (GND))) # (!\xgerador_pwm|pwm:contador[18]~regout  & (!\xgerador_pwm|Add0~35  & VCC))
// \xgerador_pwm|Add0~37  = CARRY((\xgerador_pwm|pwm:contador[18]~regout  & !\xgerador_pwm|Add0~35 ))

	.dataa(vcc),
	.datab(\xgerador_pwm|pwm:contador[18]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\xgerador_pwm|Add0~35 ),
	.combout(\xgerador_pwm|Add0~36_combout ),
	.cout(\xgerador_pwm|Add0~37 ));
// synopsys translate_off
defparam \xgerador_pwm|Add0~36 .lut_mask = 16'hC30C;
defparam \xgerador_pwm|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N16
cycloneii_lcell_comb \xgerador_pwm|contador~13 (
// Equation(s):
// \xgerador_pwm|contador~13_combout  = (\xgerador_pwm|Add0~36_combout  & \xgerador_pwm|LessThan0~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\xgerador_pwm|Add0~36_combout ),
	.datad(\xgerador_pwm|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|contador~13_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|contador~13 .lut_mask = 16'hF000;
defparam \xgerador_pwm|contador~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y29_N17
cycloneii_lcell_ff \xgerador_pwm|pwm:contador[18] (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|contador~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|pwm:contador[18]~regout ));

// Location: LCCOMB_X23_Y28_N14
cycloneii_lcell_comb \xgerador_pwm|Add0~38 (
// Equation(s):
// \xgerador_pwm|Add0~38_combout  = (\xgerador_pwm|pwm:contador[19]~regout  & (!\xgerador_pwm|Add0~37 )) # (!\xgerador_pwm|pwm:contador[19]~regout  & ((\xgerador_pwm|Add0~37 ) # (GND)))
// \xgerador_pwm|Add0~39  = CARRY((!\xgerador_pwm|Add0~37 ) # (!\xgerador_pwm|pwm:contador[19]~regout ))

	.dataa(vcc),
	.datab(\xgerador_pwm|pwm:contador[19]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\xgerador_pwm|Add0~37 ),
	.combout(\xgerador_pwm|Add0~38_combout ),
	.cout(\xgerador_pwm|Add0~39 ));
// synopsys translate_off
defparam \xgerador_pwm|Add0~38 .lut_mask = 16'h3C3F;
defparam \xgerador_pwm|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N24
cycloneii_lcell_comb \xgerador_pwm|contador~12 (
// Equation(s):
// \xgerador_pwm|contador~12_combout  = (\xgerador_pwm|Add0~38_combout  & \xgerador_pwm|LessThan0~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\xgerador_pwm|Add0~38_combout ),
	.datad(\xgerador_pwm|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|contador~12_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|contador~12 .lut_mask = 16'hF000;
defparam \xgerador_pwm|contador~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y28_N25
cycloneii_lcell_ff \xgerador_pwm|pwm:contador[19] (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|contador~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|pwm:contador[19]~regout ));

// Location: LCCOMB_X23_Y28_N16
cycloneii_lcell_comb \xgerador_pwm|Add0~40 (
// Equation(s):
// \xgerador_pwm|Add0~40_combout  = (\xgerador_pwm|pwm:contador[20]~regout  & (\xgerador_pwm|Add0~39  $ (GND))) # (!\xgerador_pwm|pwm:contador[20]~regout  & (!\xgerador_pwm|Add0~39  & VCC))
// \xgerador_pwm|Add0~41  = CARRY((\xgerador_pwm|pwm:contador[20]~regout  & !\xgerador_pwm|Add0~39 ))

	.dataa(\xgerador_pwm|pwm:contador[20]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\xgerador_pwm|Add0~39 ),
	.combout(\xgerador_pwm|Add0~40_combout ),
	.cout(\xgerador_pwm|Add0~41 ));
// synopsys translate_off
defparam \xgerador_pwm|Add0~40 .lut_mask = 16'hA50A;
defparam \xgerador_pwm|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N26
cycloneii_lcell_comb \xgerador_pwm|contador~20 (
// Equation(s):
// \xgerador_pwm|contador~20_combout  = (\xgerador_pwm|Add0~40_combout  & \xgerador_pwm|LessThan0~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\xgerador_pwm|Add0~40_combout ),
	.datad(\xgerador_pwm|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|contador~20_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|contador~20 .lut_mask = 16'hF000;
defparam \xgerador_pwm|contador~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y29_N27
cycloneii_lcell_ff \xgerador_pwm|pwm:contador[20] (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|contador~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|pwm:contador[20]~regout ));

// Location: LCCOMB_X23_Y28_N18
cycloneii_lcell_comb \xgerador_pwm|Add0~42 (
// Equation(s):
// \xgerador_pwm|Add0~42_combout  = (\xgerador_pwm|pwm:contador[21]~regout  & (!\xgerador_pwm|Add0~41 )) # (!\xgerador_pwm|pwm:contador[21]~regout  & ((\xgerador_pwm|Add0~41 ) # (GND)))
// \xgerador_pwm|Add0~43  = CARRY((!\xgerador_pwm|Add0~41 ) # (!\xgerador_pwm|pwm:contador[21]~regout ))

	.dataa(vcc),
	.datab(\xgerador_pwm|pwm:contador[21]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\xgerador_pwm|Add0~41 ),
	.combout(\xgerador_pwm|Add0~42_combout ),
	.cout(\xgerador_pwm|Add0~43 ));
// synopsys translate_off
defparam \xgerador_pwm|Add0~42 .lut_mask = 16'h3C3F;
defparam \xgerador_pwm|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N4
cycloneii_lcell_comb \xgerador_pwm|contador~21 (
// Equation(s):
// \xgerador_pwm|contador~21_combout  = (\xgerador_pwm|Add0~42_combout  & \xgerador_pwm|LessThan0~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\xgerador_pwm|Add0~42_combout ),
	.datad(\xgerador_pwm|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|contador~21_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|contador~21 .lut_mask = 16'hF000;
defparam \xgerador_pwm|contador~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y29_N5
cycloneii_lcell_ff \xgerador_pwm|pwm:contador[21] (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|contador~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|pwm:contador[21]~regout ));

// Location: LCCOMB_X22_Y29_N0
cycloneii_lcell_comb \xgerador_pwm|LessThan0~7 (
// Equation(s):
// \xgerador_pwm|LessThan0~7_combout  = ((!\xgerador_pwm|pwm:contador[20]~regout  & (!\xgerador_pwm|pwm:contador[21]~regout  & !\xgerador_pwm|pwm:contador[19]~regout ))) # (!\xgerador_pwm|pwm:contador[22]~regout )

	.dataa(\xgerador_pwm|pwm:contador[22]~regout ),
	.datab(\xgerador_pwm|pwm:contador[20]~regout ),
	.datac(\xgerador_pwm|pwm:contador[21]~regout ),
	.datad(\xgerador_pwm|pwm:contador[19]~regout ),
	.cin(gnd),
	.combout(\xgerador_pwm|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|LessThan0~7 .lut_mask = 16'h5557;
defparam \xgerador_pwm|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N20
cycloneii_lcell_comb \xgerador_pwm|Add0~44 (
// Equation(s):
// \xgerador_pwm|Add0~44_combout  = (\xgerador_pwm|pwm:contador[22]~regout  & (\xgerador_pwm|Add0~43  $ (GND))) # (!\xgerador_pwm|pwm:contador[22]~regout  & (!\xgerador_pwm|Add0~43  & VCC))
// \xgerador_pwm|Add0~45  = CARRY((\xgerador_pwm|pwm:contador[22]~regout  & !\xgerador_pwm|Add0~43 ))

	.dataa(vcc),
	.datab(\xgerador_pwm|pwm:contador[22]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\xgerador_pwm|Add0~43 ),
	.combout(\xgerador_pwm|Add0~44_combout ),
	.cout(\xgerador_pwm|Add0~45 ));
// synopsys translate_off
defparam \xgerador_pwm|Add0~44 .lut_mask = 16'hC30C;
defparam \xgerador_pwm|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N18
cycloneii_lcell_comb \xgerador_pwm|contador~22 (
// Equation(s):
// \xgerador_pwm|contador~22_combout  = (\xgerador_pwm|LessThan0~8_combout  & \xgerador_pwm|Add0~44_combout )

	.dataa(\xgerador_pwm|LessThan0~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\xgerador_pwm|Add0~44_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|contador~22_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|contador~22 .lut_mask = 16'hAA00;
defparam \xgerador_pwm|contador~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y29_N19
cycloneii_lcell_ff \xgerador_pwm|pwm:contador[22] (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|contador~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|pwm:contador[22]~regout ));

// Location: LCCOMB_X23_Y28_N22
cycloneii_lcell_comb \xgerador_pwm|Add0~46 (
// Equation(s):
// \xgerador_pwm|Add0~46_combout  = (\xgerador_pwm|pwm:contador[23]~regout  & (!\xgerador_pwm|Add0~45 )) # (!\xgerador_pwm|pwm:contador[23]~regout  & ((\xgerador_pwm|Add0~45 ) # (GND)))
// \xgerador_pwm|Add0~47  = CARRY((!\xgerador_pwm|Add0~45 ) # (!\xgerador_pwm|pwm:contador[23]~regout ))

	.dataa(vcc),
	.datab(\xgerador_pwm|pwm:contador[23]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\xgerador_pwm|Add0~45 ),
	.combout(\xgerador_pwm|Add0~46_combout ),
	.cout(\xgerador_pwm|Add0~47 ));
// synopsys translate_off
defparam \xgerador_pwm|Add0~46 .lut_mask = 16'h3C3F;
defparam \xgerador_pwm|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N20
cycloneii_lcell_comb \xgerador_pwm|contador~23 (
// Equation(s):
// \xgerador_pwm|contador~23_combout  = (\xgerador_pwm|LessThan0~8_combout  & \xgerador_pwm|Add0~46_combout )

	.dataa(\xgerador_pwm|LessThan0~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\xgerador_pwm|Add0~46_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|contador~23_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|contador~23 .lut_mask = 16'hAA00;
defparam \xgerador_pwm|contador~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y29_N21
cycloneii_lcell_ff \xgerador_pwm|pwm:contador[23] (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|contador~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|pwm:contador[23]~regout ));

// Location: LCCOMB_X22_Y29_N22
cycloneii_lcell_comb \xgerador_pwm|LessThan0~1 (
// Equation(s):
// \xgerador_pwm|LessThan0~1_combout  = ((!\xgerador_pwm|pwm:contador[14]~regout ) # (!\xgerador_pwm|pwm:contador[16]~regout )) # (!\xgerador_pwm|pwm:contador[15]~regout )

	.dataa(vcc),
	.datab(\xgerador_pwm|pwm:contador[15]~regout ),
	.datac(\xgerador_pwm|pwm:contador[16]~regout ),
	.datad(\xgerador_pwm|pwm:contador[14]~regout ),
	.cin(gnd),
	.combout(\xgerador_pwm|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|LessThan0~1 .lut_mask = 16'h3FFF;
defparam \xgerador_pwm|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N14
cycloneii_lcell_comb \xgerador_pwm|contador~14 (
// Equation(s):
// \xgerador_pwm|contador~14_combout  = (\xgerador_pwm|Add0~34_combout  & \xgerador_pwm|LessThan0~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\xgerador_pwm|Add0~34_combout ),
	.datad(\xgerador_pwm|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|contador~14_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|contador~14 .lut_mask = 16'hF000;
defparam \xgerador_pwm|contador~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y28_N15
cycloneii_lcell_ff \xgerador_pwm|pwm:contador[17] (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|contador~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|pwm:contador[17]~regout ));

// Location: LCCOMB_X22_Y29_N8
cycloneii_lcell_comb \xgerador_pwm|LessThan0~0 (
// Equation(s):
// \xgerador_pwm|LessThan0~0_combout  = (!\xgerador_pwm|pwm:contador[18]~regout  & (!\xgerador_pwm|pwm:contador[20]~regout  & (!\xgerador_pwm|pwm:contador[21]~regout  & !\xgerador_pwm|pwm:contador[17]~regout )))

	.dataa(\xgerador_pwm|pwm:contador[18]~regout ),
	.datab(\xgerador_pwm|pwm:contador[20]~regout ),
	.datac(\xgerador_pwm|pwm:contador[21]~regout ),
	.datad(\xgerador_pwm|pwm:contador[17]~regout ),
	.cin(gnd),
	.combout(\xgerador_pwm|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|LessThan0~0 .lut_mask = 16'h0001;
defparam \xgerador_pwm|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N6
cycloneii_lcell_comb \xgerador_pwm|contador~2 (
// Equation(s):
// \xgerador_pwm|contador~2_combout  = (\xgerador_pwm|Add0~16_combout  & \xgerador_pwm|LessThan0~8_combout )

	.dataa(vcc),
	.datab(\xgerador_pwm|Add0~16_combout ),
	.datac(vcc),
	.datad(\xgerador_pwm|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|contador~2_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|contador~2 .lut_mask = 16'hCC00;
defparam \xgerador_pwm|contador~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y29_N7
cycloneii_lcell_ff \xgerador_pwm|pwm:contador[8] (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|contador~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|pwm:contador[8]~regout ));

// Location: LCCOMB_X24_Y29_N26
cycloneii_lcell_comb \xgerador_pwm|LessThan0~2 (
// Equation(s):
// \xgerador_pwm|LessThan0~2_combout  = (((!\xgerador_pwm|pwm:contador[3]~regout ) # (!\xgerador_pwm|pwm:contador[0]~regout )) # (!\xgerador_pwm|pwm:contador[2]~regout )) # (!\xgerador_pwm|pwm:contador[1]~regout )

	.dataa(\xgerador_pwm|pwm:contador[1]~regout ),
	.datab(\xgerador_pwm|pwm:contador[2]~regout ),
	.datac(\xgerador_pwm|pwm:contador[0]~regout ),
	.datad(\xgerador_pwm|pwm:contador[3]~regout ),
	.cin(gnd),
	.combout(\xgerador_pwm|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|LessThan0~2 .lut_mask = 16'h7FFF;
defparam \xgerador_pwm|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N4
cycloneii_lcell_comb \xgerador_pwm|LessThan0~3 (
// Equation(s):
// \xgerador_pwm|LessThan0~3_combout  = (\xgerador_pwm|pwm:contador[5]~regout  & (\xgerador_pwm|pwm:contador[4]~regout  & (\xgerador_pwm|pwm:contador[6]~regout  & !\xgerador_pwm|LessThan0~2_combout )))

	.dataa(\xgerador_pwm|pwm:contador[5]~regout ),
	.datab(\xgerador_pwm|pwm:contador[4]~regout ),
	.datac(\xgerador_pwm|pwm:contador[6]~regout ),
	.datad(\xgerador_pwm|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|LessThan0~3 .lut_mask = 16'h0080;
defparam \xgerador_pwm|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N6
cycloneii_lcell_comb \xgerador_pwm|LessThan0~4 (
// Equation(s):
// \xgerador_pwm|LessThan0~4_combout  = (((!\xgerador_pwm|pwm:contador[7]~regout  & !\xgerador_pwm|LessThan0~3_combout )) # (!\xgerador_pwm|pwm:contador[8]~regout )) # (!\xgerador_pwm|pwm:contador[9]~regout )

	.dataa(\xgerador_pwm|pwm:contador[9]~regout ),
	.datab(\xgerador_pwm|pwm:contador[8]~regout ),
	.datac(\xgerador_pwm|pwm:contador[7]~regout ),
	.datad(\xgerador_pwm|LessThan0~3_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|LessThan0~4 .lut_mask = 16'h777F;
defparam \xgerador_pwm|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N2
cycloneii_lcell_comb \xgerador_pwm|LessThan0~6 (
// Equation(s):
// \xgerador_pwm|LessThan0~6_combout  = (\xgerador_pwm|LessThan0~0_combout  & ((\xgerador_pwm|LessThan0~1_combout ) # ((\xgerador_pwm|LessThan0~5_combout  & \xgerador_pwm|LessThan0~4_combout ))))

	.dataa(\xgerador_pwm|LessThan0~5_combout ),
	.datab(\xgerador_pwm|LessThan0~1_combout ),
	.datac(\xgerador_pwm|LessThan0~0_combout ),
	.datad(\xgerador_pwm|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|LessThan0~6 .lut_mask = 16'hE0C0;
defparam \xgerador_pwm|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N6
cycloneii_lcell_comb \xgerador_pwm|LessThan0~8 (
// Equation(s):
// \xgerador_pwm|LessThan0~8_combout  = ((\xgerador_pwm|LessThan0~7_combout ) # ((\xgerador_pwm|LessThan0~6_combout ) # (!\xgerador_pwm|pwm:contador[23]~regout ))) # (!\xgerador_pwm|pwm:contador[24]~regout )

	.dataa(\xgerador_pwm|pwm:contador[24]~regout ),
	.datab(\xgerador_pwm|LessThan0~7_combout ),
	.datac(\xgerador_pwm|pwm:contador[23]~regout ),
	.datad(\xgerador_pwm|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|LessThan0~8 .lut_mask = 16'hFFDF;
defparam \xgerador_pwm|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N30
cycloneii_lcell_comb \xgerador_pwm|Equal0~2 (
// Equation(s):
// \xgerador_pwm|Equal0~2_combout  = (!\xgerador_pwm|Add0~4_combout  & (!\xgerador_pwm|Add0~2_combout  & (\xgerador_pwm|Add0~30_combout  & \xgerador_pwm|Add0~32_combout )))

	.dataa(\xgerador_pwm|Add0~4_combout ),
	.datab(\xgerador_pwm|Add0~2_combout ),
	.datac(\xgerador_pwm|Add0~30_combout ),
	.datad(\xgerador_pwm|Add0~32_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|Equal0~2 .lut_mask = 16'h1000;
defparam \xgerador_pwm|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N4
cycloneii_lcell_comb \xgerador_pwm|Equal0~1 (
// Equation(s):
// \xgerador_pwm|Equal0~1_combout  = (!\xgerador_pwm|Add0~44_combout  & !\xgerador_pwm|Add0~42_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\xgerador_pwm|Add0~44_combout ),
	.datad(\xgerador_pwm|Add0~42_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|Equal0~1 .lut_mask = 16'h000F;
defparam \xgerador_pwm|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N18
cycloneii_lcell_comb \xgerador_pwm|Equal0~3 (
// Equation(s):
// \xgerador_pwm|Equal0~3_combout  = (!\xgerador_pwm|Add0~6_combout  & (!\xgerador_pwm|Add0~0_combout  & (!\xgerador_pwm|Add0~12_combout  & !\xgerador_pwm|Add0~18_combout )))

	.dataa(\xgerador_pwm|Add0~6_combout ),
	.datab(\xgerador_pwm|Add0~0_combout ),
	.datac(\xgerador_pwm|Add0~12_combout ),
	.datad(\xgerador_pwm|Add0~18_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|Equal0~3 .lut_mask = 16'h0001;
defparam \xgerador_pwm|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N10
cycloneii_lcell_comb \xgerador_pwm|contador~24 (
// Equation(s):
// \xgerador_pwm|contador~24_combout  = (\xgerador_pwm|Add0~48_combout  & \xgerador_pwm|LessThan0~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\xgerador_pwm|Add0~48_combout ),
	.datad(\xgerador_pwm|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|contador~24_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|contador~24 .lut_mask = 16'hF000;
defparam \xgerador_pwm|contador~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y29_N11
cycloneii_lcell_ff \xgerador_pwm|pwm:contador[24] (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|contador~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|pwm:contador[24]~regout ));

// Location: LCCOMB_X23_Y28_N24
cycloneii_lcell_comb \xgerador_pwm|Add0~48 (
// Equation(s):
// \xgerador_pwm|Add0~48_combout  = \xgerador_pwm|Add0~47  $ (!\xgerador_pwm|pwm:contador[24]~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\xgerador_pwm|pwm:contador[24]~regout ),
	.cin(\xgerador_pwm|Add0~47 ),
	.combout(\xgerador_pwm|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|Add0~48 .lut_mask = 16'hF00F;
defparam \xgerador_pwm|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N28
cycloneii_lcell_comb \xgerador_pwm|Equal0~4 (
// Equation(s):
// \xgerador_pwm|Equal0~4_combout  = (\xgerador_pwm|Add0~34_combout  & (!\xgerador_pwm|Add0~46_combout  & (\xgerador_pwm|Equal0~3_combout  & !\xgerador_pwm|Add0~48_combout )))

	.dataa(\xgerador_pwm|Add0~34_combout ),
	.datab(\xgerador_pwm|Add0~46_combout ),
	.datac(\xgerador_pwm|Equal0~3_combout ),
	.datad(\xgerador_pwm|Add0~48_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|Equal0~4 .lut_mask = 16'h0020;
defparam \xgerador_pwm|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N18
cycloneii_lcell_comb \xgerador_pwm|Equal0~5 (
// Equation(s):
// \xgerador_pwm|Equal0~5_combout  = (\xgerador_pwm|Equal0~0_combout  & (\xgerador_pwm|Equal0~2_combout  & (\xgerador_pwm|Equal0~1_combout  & \xgerador_pwm|Equal0~4_combout )))

	.dataa(\xgerador_pwm|Equal0~0_combout ),
	.datab(\xgerador_pwm|Equal0~2_combout ),
	.datac(\xgerador_pwm|Equal0~1_combout ),
	.datad(\xgerador_pwm|Equal0~4_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|Equal0~5 .lut_mask = 16'h8000;
defparam \xgerador_pwm|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N22
cycloneii_lcell_comb \xgerador_pwm|aux1~0 (
// Equation(s):
// \xgerador_pwm|aux1~0_combout  = (\xgerador_pwm|LessThan0~8_combout  & ((\xgerador_pwm|aux1~regout ) # ((\xgerador_pwm|Equal0~8_combout  & \xgerador_pwm|Equal0~5_combout ))))

	.dataa(\xgerador_pwm|Equal0~8_combout ),
	.datab(\xgerador_pwm|LessThan0~8_combout ),
	.datac(\xgerador_pwm|aux1~regout ),
	.datad(\xgerador_pwm|Equal0~5_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|aux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|aux1~0 .lut_mask = 16'hC8C0;
defparam \xgerador_pwm|aux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y28_N23
cycloneii_lcell_ff \xgerador_pwm|aux1 (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|aux1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|aux1~regout ));

// Location: CLKCTRL_G11
cycloneii_clkctrl \xgerador_pwm|aux1~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\xgerador_pwm|aux1~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\xgerador_pwm|aux1~clkctrl_outclk ));
// synopsys translate_off
defparam \xgerador_pwm|aux1~clkctrl .clock_type = "global clock";
defparam \xgerador_pwm|aux1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y9_N6
cycloneii_lcell_comb \xmaq|estado2~4 (
// Equation(s):
// \xmaq|estado2~4_combout  = (\xmaq|estado2 [0] & ((\xmaq|estado2 [1] & (\xentrada|ent:registro[0]~regout )) # (!\xmaq|estado2 [1] & ((\xmaq|estado2 [2]))))) # (!\xmaq|estado2 [0] & (\xmaq|estado2 [2] & ((\xmaq|estado2 [1]) # 
// (\xentrada|ent:registro[0]~regout ))))

	.dataa(\xmaq|estado2 [0]),
	.datab(\xmaq|estado2 [1]),
	.datac(\xentrada|ent:registro[0]~regout ),
	.datad(\xmaq|estado2 [2]),
	.cin(gnd),
	.combout(\xmaq|estado2~4_combout ),
	.cout());
// synopsys translate_off
defparam \xmaq|estado2~4 .lut_mask = 16'hF680;
defparam \xmaq|estado2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y9_N0
cycloneii_lcell_comb \xmaq|estado2~5 (
// Equation(s):
// \xmaq|estado2~5_combout  = (\KEY~combout [1] & \xmaq|estado2~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\KEY~combout [1]),
	.datad(\xmaq|estado2~4_combout ),
	.cin(gnd),
	.combout(\xmaq|estado2~5_combout ),
	.cout());
// synopsys translate_off
defparam \xmaq|estado2~5 .lut_mask = 16'hF000;
defparam \xmaq|estado2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y9_N1
cycloneii_lcell_ff \xmaq|estado2[2] (
	.clk(\xgerador_pwm|aux2~clkctrl_outclk ),
	.datain(\xmaq|estado2~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xmaq|estado2 [2]));

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y9_N26
cycloneii_lcell_comb \xmaq|estado2~0 (
// Equation(s):
// \xmaq|estado2~0_combout  = (\xmaq|estado2 [1] & (\xmaq|estado2 [0] $ (((!\xentrada|ent:registro[0]~regout ))))) # (!\xmaq|estado2 [1] & (!\xmaq|estado2 [0] & (\KEY~combout [2] & \xentrada|ent:registro[0]~regout )))

	.dataa(\xmaq|estado2 [0]),
	.datab(\KEY~combout [2]),
	.datac(\xentrada|ent:registro[0]~regout ),
	.datad(\xmaq|estado2 [1]),
	.cin(gnd),
	.combout(\xmaq|estado2~0_combout ),
	.cout());
// synopsys translate_off
defparam \xmaq|estado2~0 .lut_mask = 16'hA540;
defparam \xmaq|estado2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y9_N20
cycloneii_lcell_comb \xmaq|estado2~1 (
// Equation(s):
// \xmaq|estado2~1_combout  = (\KEY~combout [1] & ((\xentrada|ent:registro[0]~regout  & ((\xmaq|estado2 [2]) # (!\xmaq|estado2~0_combout ))) # (!\xentrada|ent:registro[0]~regout  & ((\xmaq|estado2~0_combout )))))

	.dataa(\KEY~combout [1]),
	.datab(\xmaq|estado2 [2]),
	.datac(\xentrada|ent:registro[0]~regout ),
	.datad(\xmaq|estado2~0_combout ),
	.cin(gnd),
	.combout(\xmaq|estado2~1_combout ),
	.cout());
// synopsys translate_off
defparam \xmaq|estado2~1 .lut_mask = 16'h8AA0;
defparam \xmaq|estado2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y9_N21
cycloneii_lcell_ff \xmaq|estado2[0] (
	.clk(\xgerador_pwm|aux2~clkctrl_outclk ),
	.datain(\xmaq|estado2~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xmaq|estado2 [0]));

// Location: LCCOMB_X60_Y9_N12
cycloneii_lcell_comb \xmaq|estado2~2 (
// Equation(s):
// \xmaq|estado2~2_combout  = (\xmaq|estado2 [1] & (!\xmaq|estado2 [0])) # (!\xmaq|estado2 [1] & ((\xmaq|estado2 [0]) # (\xmaq|estado2 [2])))

	.dataa(vcc),
	.datab(\xmaq|estado2 [1]),
	.datac(\xmaq|estado2 [0]),
	.datad(\xmaq|estado2 [2]),
	.cin(gnd),
	.combout(\xmaq|estado2~2_combout ),
	.cout());
// synopsys translate_off
defparam \xmaq|estado2~2 .lut_mask = 16'h3F3C;
defparam \xmaq|estado2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y9_N14
cycloneii_lcell_comb \xmaq|estado2~3 (
// Equation(s):
// \xmaq|estado2~3_combout  = (\KEY~combout [1] & (!\xentrada|ent:registro[0]~regout  & \xmaq|estado2~2_combout ))

	.dataa(vcc),
	.datab(\KEY~combout [1]),
	.datac(\xentrada|ent:registro[0]~regout ),
	.datad(\xmaq|estado2~2_combout ),
	.cin(gnd),
	.combout(\xmaq|estado2~3_combout ),
	.cout());
// synopsys translate_off
defparam \xmaq|estado2~3 .lut_mask = 16'h0C00;
defparam \xmaq|estado2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y9_N15
cycloneii_lcell_ff \xmaq|estado2[1] (
	.clk(\xgerador_pwm|aux2~clkctrl_outclk ),
	.datain(\xmaq|estado2~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xmaq|estado2 [1]));

// Location: LCCOMB_X60_Y9_N18
cycloneii_lcell_comb \xentrada|Equal0~0 (
// Equation(s):
// \xentrada|Equal0~0_combout  = (!\xmaq|estado2 [1] & (!\xmaq|estado2 [0] & !\xmaq|estado2 [2]))

	.dataa(vcc),
	.datab(\xmaq|estado2 [1]),
	.datac(\xmaq|estado2 [0]),
	.datad(\xmaq|estado2 [2]),
	.cin(gnd),
	.combout(\xentrada|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \xentrada|Equal0~0 .lut_mask = 16'h0003;
defparam \xentrada|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X61_Y9_N24
cycloneii_lcell_comb \xentrada|registro~17 (
// Equation(s):
// \xentrada|registro~17_combout  = (\xentrada|Equal0~0_combout  & ((\KEY~combout [3] & ((\xentrada|ent:registro[17]~regout ))) # (!\KEY~combout [3] & (\SW~combout [17]))))

	.dataa(\KEY~combout [3]),
	.datab(\SW~combout [17]),
	.datac(\xentrada|ent:registro[17]~regout ),
	.datad(\xentrada|Equal0~0_combout ),
	.cin(gnd),
	.combout(\xentrada|registro~17_combout ),
	.cout());
// synopsys translate_off
defparam \xentrada|registro~17 .lut_mask = 16'hE400;
defparam \xentrada|registro~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y9_N25
cycloneii_lcell_ff \xentrada|ent:registro[17] (
	.clk(\xgerador_pwm|aux1~clkctrl_outclk ),
	.datain(\xentrada|registro~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xentrada|ent:registro[17]~regout ));

// Location: LCCOMB_X61_Y9_N14
cycloneii_lcell_comb \xentrada|registro~16 (
// Equation(s):
// \xentrada|registro~16_combout  = (\xentrada|Equal0~0_combout  & (\SW~combout [16])) # (!\xentrada|Equal0~0_combout  & ((\xentrada|ent:registro[17]~regout )))

	.dataa(vcc),
	.datab(\SW~combout [16]),
	.datac(\xentrada|ent:registro[17]~regout ),
	.datad(\xentrada|Equal0~0_combout ),
	.cin(gnd),
	.combout(\xentrada|registro~16_combout ),
	.cout());
// synopsys translate_off
defparam \xentrada|registro~16 .lut_mask = 16'hCCF0;
defparam \xentrada|registro~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y9_N16
cycloneii_lcell_comb \xentrada|ent:registro[12]~0 (
// Equation(s):
// \xentrada|ent:registro[12]~0_combout  = ((\xmaq|estado2 [1]) # ((\xmaq|estado2 [0]) # (\xmaq|estado2 [2]))) # (!\KEY~combout [3])

	.dataa(\KEY~combout [3]),
	.datab(\xmaq|estado2 [1]),
	.datac(\xmaq|estado2 [0]),
	.datad(\xmaq|estado2 [2]),
	.cin(gnd),
	.combout(\xentrada|ent:registro[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \xentrada|ent:registro[12]~0 .lut_mask = 16'hFFFD;
defparam \xentrada|ent:registro[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y9_N15
cycloneii_lcell_ff \xentrada|ent:registro[16] (
	.clk(\xgerador_pwm|aux1~clkctrl_outclk ),
	.datain(\xentrada|registro~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xentrada|ent:registro[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xentrada|ent:registro[16]~regout ));

// Location: LCCOMB_X61_Y9_N28
cycloneii_lcell_comb \xentrada|registro~15 (
// Equation(s):
// \xentrada|registro~15_combout  = (\xentrada|Equal0~0_combout  & (\SW~combout [15])) # (!\xentrada|Equal0~0_combout  & ((\xentrada|ent:registro[16]~regout )))

	.dataa(vcc),
	.datab(\SW~combout [15]),
	.datac(\xentrada|ent:registro[16]~regout ),
	.datad(\xentrada|Equal0~0_combout ),
	.cin(gnd),
	.combout(\xentrada|registro~15_combout ),
	.cout());
// synopsys translate_off
defparam \xentrada|registro~15 .lut_mask = 16'hCCF0;
defparam \xentrada|registro~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y9_N29
cycloneii_lcell_ff \xentrada|ent:registro[15] (
	.clk(\xgerador_pwm|aux1~clkctrl_outclk ),
	.datain(\xentrada|registro~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xentrada|ent:registro[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xentrada|ent:registro[15]~regout ));

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X61_Y9_N30
cycloneii_lcell_comb \xentrada|registro~14 (
// Equation(s):
// \xentrada|registro~14_combout  = (\xentrada|Equal0~0_combout  & ((\SW~combout [14]))) # (!\xentrada|Equal0~0_combout  & (\xentrada|ent:registro[15]~regout ))

	.dataa(vcc),
	.datab(\xentrada|ent:registro[15]~regout ),
	.datac(\SW~combout [14]),
	.datad(\xentrada|Equal0~0_combout ),
	.cin(gnd),
	.combout(\xentrada|registro~14_combout ),
	.cout());
// synopsys translate_off
defparam \xentrada|registro~14 .lut_mask = 16'hF0CC;
defparam \xentrada|registro~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y9_N31
cycloneii_lcell_ff \xentrada|ent:registro[14] (
	.clk(\xgerador_pwm|aux1~clkctrl_outclk ),
	.datain(\xentrada|registro~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xentrada|ent:registro[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xentrada|ent:registro[14]~regout ));

// Location: LCCOMB_X60_Y9_N4
cycloneii_lcell_comb \xentrada|registro~13 (
// Equation(s):
// \xentrada|registro~13_combout  = (\xentrada|Equal0~0_combout  & (\SW~combout [13])) # (!\xentrada|Equal0~0_combout  & ((\xentrada|ent:registro[14]~regout )))

	.dataa(vcc),
	.datab(\SW~combout [13]),
	.datac(\xentrada|Equal0~0_combout ),
	.datad(\xentrada|ent:registro[14]~regout ),
	.cin(gnd),
	.combout(\xentrada|registro~13_combout ),
	.cout());
// synopsys translate_off
defparam \xentrada|registro~13 .lut_mask = 16'hCFC0;
defparam \xentrada|registro~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y9_N5
cycloneii_lcell_ff \xentrada|ent:registro[13] (
	.clk(\xgerador_pwm|aux1~clkctrl_outclk ),
	.datain(\xentrada|registro~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xentrada|ent:registro[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xentrada|ent:registro[13]~regout ));

// Location: LCCOMB_X60_Y9_N2
cycloneii_lcell_comb \xentrada|registro~12 (
// Equation(s):
// \xentrada|registro~12_combout  = (\xentrada|Equal0~0_combout  & (\SW~combout [12])) # (!\xentrada|Equal0~0_combout  & ((\xentrada|ent:registro[13]~regout )))

	.dataa(vcc),
	.datab(\SW~combout [12]),
	.datac(\xentrada|Equal0~0_combout ),
	.datad(\xentrada|ent:registro[13]~regout ),
	.cin(gnd),
	.combout(\xentrada|registro~12_combout ),
	.cout());
// synopsys translate_off
defparam \xentrada|registro~12 .lut_mask = 16'hCFC0;
defparam \xentrada|registro~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y9_N3
cycloneii_lcell_ff \xentrada|ent:registro[12] (
	.clk(\xgerador_pwm|aux1~clkctrl_outclk ),
	.datain(\xentrada|registro~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xentrada|ent:registro[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xentrada|ent:registro[12]~regout ));

// Location: LCCOMB_X60_Y9_N24
cycloneii_lcell_comb \xentrada|registro~11 (
// Equation(s):
// \xentrada|registro~11_combout  = (\xentrada|Equal0~0_combout  & (\SW~combout [11])) # (!\xentrada|Equal0~0_combout  & ((\xentrada|ent:registro[12]~regout )))

	.dataa(vcc),
	.datab(\SW~combout [11]),
	.datac(\xentrada|Equal0~0_combout ),
	.datad(\xentrada|ent:registro[12]~regout ),
	.cin(gnd),
	.combout(\xentrada|registro~11_combout ),
	.cout());
// synopsys translate_off
defparam \xentrada|registro~11 .lut_mask = 16'hCFC0;
defparam \xentrada|registro~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y9_N25
cycloneii_lcell_ff \xentrada|ent:registro[11] (
	.clk(\xgerador_pwm|aux1~clkctrl_outclk ),
	.datain(\xentrada|registro~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xentrada|ent:registro[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xentrada|ent:registro[11]~regout ));

// Location: LCCOMB_X61_Y9_N12
cycloneii_lcell_comb \xentrada|registro~10 (
// Equation(s):
// \xentrada|registro~10_combout  = (\xentrada|Equal0~0_combout  & (\SW~combout [10])) # (!\xentrada|Equal0~0_combout  & ((\xentrada|ent:registro[11]~regout )))

	.dataa(vcc),
	.datab(\xentrada|Equal0~0_combout ),
	.datac(\SW~combout [10]),
	.datad(\xentrada|ent:registro[11]~regout ),
	.cin(gnd),
	.combout(\xentrada|registro~10_combout ),
	.cout());
// synopsys translate_off
defparam \xentrada|registro~10 .lut_mask = 16'hF3C0;
defparam \xentrada|registro~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y9_N13
cycloneii_lcell_ff \xentrada|ent:registro[10] (
	.clk(\xgerador_pwm|aux1~clkctrl_outclk ),
	.datain(\xentrada|registro~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xentrada|ent:registro[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xentrada|ent:registro[10]~regout ));

// Location: LCCOMB_X61_Y9_N26
cycloneii_lcell_comb \xentrada|registro~9 (
// Equation(s):
// \xentrada|registro~9_combout  = (\xentrada|Equal0~0_combout  & (\SW~combout [9])) # (!\xentrada|Equal0~0_combout  & ((\xentrada|ent:registro[10]~regout )))

	.dataa(\SW~combout [9]),
	.datab(vcc),
	.datac(\xentrada|ent:registro[10]~regout ),
	.datad(\xentrada|Equal0~0_combout ),
	.cin(gnd),
	.combout(\xentrada|registro~9_combout ),
	.cout());
// synopsys translate_off
defparam \xentrada|registro~9 .lut_mask = 16'hAAF0;
defparam \xentrada|registro~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y9_N27
cycloneii_lcell_ff \xentrada|ent:registro[9] (
	.clk(\xgerador_pwm|aux1~clkctrl_outclk ),
	.datain(\xentrada|registro~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xentrada|ent:registro[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xentrada|ent:registro[9]~regout ));

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X61_Y9_N16
cycloneii_lcell_comb \xentrada|registro~8 (
// Equation(s):
// \xentrada|registro~8_combout  = (\xentrada|Equal0~0_combout  & ((\SW~combout [8]))) # (!\xentrada|Equal0~0_combout  & (\xentrada|ent:registro[9]~regout ))

	.dataa(vcc),
	.datab(\xentrada|ent:registro[9]~regout ),
	.datac(\SW~combout [8]),
	.datad(\xentrada|Equal0~0_combout ),
	.cin(gnd),
	.combout(\xentrada|registro~8_combout ),
	.cout());
// synopsys translate_off
defparam \xentrada|registro~8 .lut_mask = 16'hF0CC;
defparam \xentrada|registro~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y9_N17
cycloneii_lcell_ff \xentrada|ent:registro[8] (
	.clk(\xgerador_pwm|aux1~clkctrl_outclk ),
	.datain(\xentrada|registro~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xentrada|ent:registro[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xentrada|ent:registro[8]~regout ));

// Location: LCCOMB_X61_Y9_N18
cycloneii_lcell_comb \xentrada|registro~7 (
// Equation(s):
// \xentrada|registro~7_combout  = (\xentrada|Equal0~0_combout  & (\SW~combout [7])) # (!\xentrada|Equal0~0_combout  & ((\xentrada|ent:registro[8]~regout )))

	.dataa(vcc),
	.datab(\SW~combout [7]),
	.datac(\xentrada|ent:registro[8]~regout ),
	.datad(\xentrada|Equal0~0_combout ),
	.cin(gnd),
	.combout(\xentrada|registro~7_combout ),
	.cout());
// synopsys translate_off
defparam \xentrada|registro~7 .lut_mask = 16'hCCF0;
defparam \xentrada|registro~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y9_N19
cycloneii_lcell_ff \xentrada|ent:registro[7] (
	.clk(\xgerador_pwm|aux1~clkctrl_outclk ),
	.datain(\xentrada|registro~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xentrada|ent:registro[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xentrada|ent:registro[7]~regout ));

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X61_Y9_N8
cycloneii_lcell_comb \xentrada|registro~6 (
// Equation(s):
// \xentrada|registro~6_combout  = (\xentrada|Equal0~0_combout  & ((\SW~combout [6]))) # (!\xentrada|Equal0~0_combout  & (\xentrada|ent:registro[7]~regout ))

	.dataa(vcc),
	.datab(\xentrada|ent:registro[7]~regout ),
	.datac(\SW~combout [6]),
	.datad(\xentrada|Equal0~0_combout ),
	.cin(gnd),
	.combout(\xentrada|registro~6_combout ),
	.cout());
// synopsys translate_off
defparam \xentrada|registro~6 .lut_mask = 16'hF0CC;
defparam \xentrada|registro~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y9_N9
cycloneii_lcell_ff \xentrada|ent:registro[6] (
	.clk(\xgerador_pwm|aux1~clkctrl_outclk ),
	.datain(\xentrada|registro~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xentrada|ent:registro[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xentrada|ent:registro[6]~regout ));

// Location: LCCOMB_X61_Y9_N22
cycloneii_lcell_comb \xentrada|registro~5 (
// Equation(s):
// \xentrada|registro~5_combout  = (\xentrada|Equal0~0_combout  & (\SW~combout [5])) # (!\xentrada|Equal0~0_combout  & ((\xentrada|ent:registro[6]~regout )))

	.dataa(vcc),
	.datab(\SW~combout [5]),
	.datac(\xentrada|ent:registro[6]~regout ),
	.datad(\xentrada|Equal0~0_combout ),
	.cin(gnd),
	.combout(\xentrada|registro~5_combout ),
	.cout());
// synopsys translate_off
defparam \xentrada|registro~5 .lut_mask = 16'hCCF0;
defparam \xentrada|registro~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y9_N23
cycloneii_lcell_ff \xentrada|ent:registro[5] (
	.clk(\xgerador_pwm|aux1~clkctrl_outclk ),
	.datain(\xentrada|registro~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xentrada|ent:registro[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xentrada|ent:registro[5]~regout ));

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X61_Y9_N20
cycloneii_lcell_comb \xentrada|registro~4 (
// Equation(s):
// \xentrada|registro~4_combout  = (\xentrada|Equal0~0_combout  & ((\SW~combout [4]))) # (!\xentrada|Equal0~0_combout  & (\xentrada|ent:registro[5]~regout ))

	.dataa(vcc),
	.datab(\xentrada|ent:registro[5]~regout ),
	.datac(\SW~combout [4]),
	.datad(\xentrada|Equal0~0_combout ),
	.cin(gnd),
	.combout(\xentrada|registro~4_combout ),
	.cout());
// synopsys translate_off
defparam \xentrada|registro~4 .lut_mask = 16'hF0CC;
defparam \xentrada|registro~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y9_N21
cycloneii_lcell_ff \xentrada|ent:registro[4] (
	.clk(\xgerador_pwm|aux1~clkctrl_outclk ),
	.datain(\xentrada|registro~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xentrada|ent:registro[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xentrada|ent:registro[4]~regout ));

// Location: LCCOMB_X61_Y9_N2
cycloneii_lcell_comb \xentrada|registro~3 (
// Equation(s):
// \xentrada|registro~3_combout  = (\xentrada|Equal0~0_combout  & (\SW~combout [3])) # (!\xentrada|Equal0~0_combout  & ((\xentrada|ent:registro[4]~regout )))

	.dataa(vcc),
	.datab(\SW~combout [3]),
	.datac(\xentrada|ent:registro[4]~regout ),
	.datad(\xentrada|Equal0~0_combout ),
	.cin(gnd),
	.combout(\xentrada|registro~3_combout ),
	.cout());
// synopsys translate_off
defparam \xentrada|registro~3 .lut_mask = 16'hCCF0;
defparam \xentrada|registro~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y9_N3
cycloneii_lcell_ff \xentrada|ent:registro[3] (
	.clk(\xgerador_pwm|aux1~clkctrl_outclk ),
	.datain(\xentrada|registro~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xentrada|ent:registro[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xentrada|ent:registro[3]~regout ));

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X61_Y9_N4
cycloneii_lcell_comb \xentrada|registro~2 (
// Equation(s):
// \xentrada|registro~2_combout  = (\xentrada|Equal0~0_combout  & ((\SW~combout [2]))) # (!\xentrada|Equal0~0_combout  & (\xentrada|ent:registro[3]~regout ))

	.dataa(vcc),
	.datab(\xentrada|ent:registro[3]~regout ),
	.datac(\SW~combout [2]),
	.datad(\xentrada|Equal0~0_combout ),
	.cin(gnd),
	.combout(\xentrada|registro~2_combout ),
	.cout());
// synopsys translate_off
defparam \xentrada|registro~2 .lut_mask = 16'hF0CC;
defparam \xentrada|registro~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y9_N5
cycloneii_lcell_ff \xentrada|ent:registro[2] (
	.clk(\xgerador_pwm|aux1~clkctrl_outclk ),
	.datain(\xentrada|registro~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xentrada|ent:registro[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xentrada|ent:registro[2]~regout ));

// Location: LCCOMB_X60_Y9_N10
cycloneii_lcell_comb \xentrada|registro~1 (
// Equation(s):
// \xentrada|registro~1_combout  = (\xentrada|Equal0~0_combout  & (\SW~combout [1])) # (!\xentrada|Equal0~0_combout  & ((\xentrada|ent:registro[2]~regout )))

	.dataa(vcc),
	.datab(\SW~combout [1]),
	.datac(\xentrada|Equal0~0_combout ),
	.datad(\xentrada|ent:registro[2]~regout ),
	.cin(gnd),
	.combout(\xentrada|registro~1_combout ),
	.cout());
// synopsys translate_off
defparam \xentrada|registro~1 .lut_mask = 16'hCFC0;
defparam \xentrada|registro~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y9_N11
cycloneii_lcell_ff \xentrada|ent:registro[1] (
	.clk(\xgerador_pwm|aux1~clkctrl_outclk ),
	.datain(\xentrada|registro~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xentrada|ent:registro[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xentrada|ent:registro[1]~regout ));

// Location: LCCOMB_X60_Y9_N8
cycloneii_lcell_comb \xentrada|registro~0 (
// Equation(s):
// \xentrada|registro~0_combout  = (\xentrada|Equal0~0_combout  & (\SW~combout [0])) # (!\xentrada|Equal0~0_combout  & ((\xentrada|ent:registro[1]~regout )))

	.dataa(vcc),
	.datab(\SW~combout [0]),
	.datac(\xentrada|Equal0~0_combout ),
	.datad(\xentrada|ent:registro[1]~regout ),
	.cin(gnd),
	.combout(\xentrada|registro~0_combout ),
	.cout());
// synopsys translate_off
defparam \xentrada|registro~0 .lut_mask = 16'hCFC0;
defparam \xentrada|registro~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y9_N9
cycloneii_lcell_ff \xentrada|ent:registro[0] (
	.clk(\xgerador_pwm|aux1~clkctrl_outclk ),
	.datain(\xentrada|registro~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\xentrada|ent:registro[12]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xentrada|ent:registro[0]~regout ));

// Location: LCCOMB_X24_Y28_N8
cycloneii_lcell_comb \xgerador_pwm|aux2~0 (
// Equation(s):
// \xgerador_pwm|aux2~0_combout  = (\xgerador_pwm|LessThan0~8_combout  & ((\xgerador_pwm|aux2~regout ) # ((\xgerador_pwm|Equal1~2_combout  & \xgerador_pwm|Equal0~5_combout ))))

	.dataa(\xgerador_pwm|Equal1~2_combout ),
	.datab(\xgerador_pwm|LessThan0~8_combout ),
	.datac(\xgerador_pwm|aux2~regout ),
	.datad(\xgerador_pwm|Equal0~5_combout ),
	.cin(gnd),
	.combout(\xgerador_pwm|aux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \xgerador_pwm|aux2~0 .lut_mask = 16'hC8C0;
defparam \xgerador_pwm|aux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y28_N9
cycloneii_lcell_ff \xgerador_pwm|aux2 (
	.clk(!\CLOCK_50~clkctrl_outclk ),
	.datain(\xgerador_pwm|aux2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xgerador_pwm|aux2~regout ));

// Location: CLKCTRL_G10
cycloneii_clkctrl \xgerador_pwm|aux2~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\xgerador_pwm|aux2~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\xgerador_pwm|aux2~clkctrl_outclk ));
// synopsys translate_off
defparam \xgerador_pwm|aux2~clkctrl .clock_type = "global clock";
defparam \xgerador_pwm|aux2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y9_N22
cycloneii_lcell_comb \xmaq|alm2~0 (
// Equation(s):
// \xmaq|alm2~0_combout  = (\xmaq|estado2 [2] & ((\xentrada|ent:registro[0]~regout ) # (\xmaq|estado2 [0] $ (\xmaq|estado2 [1]))))

	.dataa(\xmaq|estado2 [0]),
	.datab(\xmaq|estado2 [1]),
	.datac(\xentrada|ent:registro[0]~regout ),
	.datad(\xmaq|estado2 [2]),
	.cin(gnd),
	.combout(\xmaq|alm2~0_combout ),
	.cout());
// synopsys translate_off
defparam \xmaq|alm2~0 .lut_mask = 16'hF600;
defparam \xmaq|alm2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y9_N28
cycloneii_lcell_comb \xmaq|alm2~1 (
// Equation(s):
// \xmaq|alm2~1_combout  = (\KEY~combout [2] & (!\xmaq|estado2 [1] & (!\xmaq|estado2 [0] & !\xmaq|estado2 [2])))

	.dataa(\KEY~combout [2]),
	.datab(\xmaq|estado2 [1]),
	.datac(\xmaq|estado2 [0]),
	.datad(\xmaq|estado2 [2]),
	.cin(gnd),
	.combout(\xmaq|alm2~1_combout ),
	.cout());
// synopsys translate_off
defparam \xmaq|alm2~1 .lut_mask = 16'h0002;
defparam \xmaq|alm2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y9_N30
cycloneii_lcell_comb \xmaq|alm2~2 (
// Equation(s):
// \xmaq|alm2~2_combout  = (\KEY~combout [1] & ((\xmaq|alm2~0_combout ) # ((\xmaq|alm2~regout  & \xmaq|alm2~1_combout ))))

	.dataa(\KEY~combout [1]),
	.datab(\xmaq|alm2~0_combout ),
	.datac(\xmaq|alm2~regout ),
	.datad(\xmaq|alm2~1_combout ),
	.cin(gnd),
	.combout(\xmaq|alm2~2_combout ),
	.cout());
// synopsys translate_off
defparam \xmaq|alm2~2 .lut_mask = 16'hA888;
defparam \xmaq|alm2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y9_N31
cycloneii_lcell_ff \xmaq|alm2 (
	.clk(\xgerador_pwm|aux2~clkctrl_outclk ),
	.datain(\xmaq|alm2~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xmaq|alm2~regout ));

// Location: LCFF_X59_Y9_N15
cycloneii_lcell_ff \xcontrolador|aux7[2] (
	.clk(\xgerador_pwm|aux3~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\xmaq|estado2 [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xcontrolador|aux7 [2]));

// Location: LCFF_X59_Y9_N5
cycloneii_lcell_ff \xcontrolador|aux7[1] (
	.clk(\xgerador_pwm|aux3~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\xmaq|estado2 [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xcontrolador|aux7 [1]));

// Location: LCCOMB_X59_Y9_N24
cycloneii_lcell_comb \xcontrolador|aux7[0]~feeder (
// Equation(s):
// \xcontrolador|aux7[0]~feeder_combout  = \xmaq|estado2 [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\xmaq|estado2 [0]),
	.cin(gnd),
	.combout(\xcontrolador|aux7[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xcontrolador|aux7[0]~feeder .lut_mask = 16'hFF00;
defparam \xcontrolador|aux7[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y9_N25
cycloneii_lcell_ff \xcontrolador|aux7[0] (
	.clk(\xgerador_pwm|aux3~clkctrl_outclk ),
	.datain(\xcontrolador|aux7[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xcontrolador|aux7 [0]));

// Location: LCCOMB_X1_Y17_N12
cycloneii_lcell_comb \x7conv_7seg|Mux6~0 (
// Equation(s):
// \x7conv_7seg|Mux6~0_combout  = (!\xcontrolador|aux7 [1] & (\xcontrolador|aux7 [2] $ (\xcontrolador|aux7 [0])))

	.dataa(vcc),
	.datab(\xcontrolador|aux7 [2]),
	.datac(\xcontrolador|aux7 [1]),
	.datad(\xcontrolador|aux7 [0]),
	.cin(gnd),
	.combout(\x7conv_7seg|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \x7conv_7seg|Mux6~0 .lut_mask = 16'h030C;
defparam \x7conv_7seg|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N10
cycloneii_lcell_comb \x7conv_7seg|Mux5~0 (
// Equation(s):
// \x7conv_7seg|Mux5~0_combout  = (\xcontrolador|aux7 [2] & (\xcontrolador|aux7 [1] $ (\xcontrolador|aux7 [0])))

	.dataa(vcc),
	.datab(\xcontrolador|aux7 [2]),
	.datac(\xcontrolador|aux7 [1]),
	.datad(\xcontrolador|aux7 [0]),
	.cin(gnd),
	.combout(\x7conv_7seg|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \x7conv_7seg|Mux5~0 .lut_mask = 16'h0CC0;
defparam \x7conv_7seg|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N16
cycloneii_lcell_comb \x7conv_7seg|Mux4~0 (
// Equation(s):
// \x7conv_7seg|Mux4~0_combout  = (!\xcontrolador|aux7 [2] & (\xcontrolador|aux7 [1] & !\xcontrolador|aux7 [0]))

	.dataa(vcc),
	.datab(\xcontrolador|aux7 [2]),
	.datac(\xcontrolador|aux7 [1]),
	.datad(\xcontrolador|aux7 [0]),
	.cin(gnd),
	.combout(\x7conv_7seg|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \x7conv_7seg|Mux4~0 .lut_mask = 16'h0030;
defparam \x7conv_7seg|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N26
cycloneii_lcell_comb \x7conv_7seg|Mux3~0 (
// Equation(s):
// \x7conv_7seg|Mux3~0_combout  = (\xcontrolador|aux7 [2] & (\xcontrolador|aux7 [1] $ (!\xcontrolador|aux7 [0]))) # (!\xcontrolador|aux7 [2] & (!\xcontrolador|aux7 [1] & \xcontrolador|aux7 [0]))

	.dataa(vcc),
	.datab(\xcontrolador|aux7 [2]),
	.datac(\xcontrolador|aux7 [1]),
	.datad(\xcontrolador|aux7 [0]),
	.cin(gnd),
	.combout(\x7conv_7seg|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \x7conv_7seg|Mux3~0 .lut_mask = 16'hC30C;
defparam \x7conv_7seg|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N8
cycloneii_lcell_comb \x7conv_7seg|Mux2~0 (
// Equation(s):
// \x7conv_7seg|Mux2~0_combout  = (\xcontrolador|aux7 [0]) # ((\xcontrolador|aux7 [2] & !\xcontrolador|aux7 [1]))

	.dataa(vcc),
	.datab(\xcontrolador|aux7 [2]),
	.datac(\xcontrolador|aux7 [1]),
	.datad(\xcontrolador|aux7 [0]),
	.cin(gnd),
	.combout(\x7conv_7seg|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \x7conv_7seg|Mux2~0 .lut_mask = 16'hFF0C;
defparam \x7conv_7seg|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N22
cycloneii_lcell_comb \x7conv_7seg|Mux1~0 (
// Equation(s):
// \x7conv_7seg|Mux1~0_combout  = (\xcontrolador|aux7 [2] & (\xcontrolador|aux7 [1] & \xcontrolador|aux7 [0])) # (!\xcontrolador|aux7 [2] & ((\xcontrolador|aux7 [1]) # (\xcontrolador|aux7 [0])))

	.dataa(vcc),
	.datab(\xcontrolador|aux7 [2]),
	.datac(\xcontrolador|aux7 [1]),
	.datad(\xcontrolador|aux7 [0]),
	.cin(gnd),
	.combout(\x7conv_7seg|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \x7conv_7seg|Mux1~0 .lut_mask = 16'hF330;
defparam \x7conv_7seg|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N4
cycloneii_lcell_comb \x7conv_7seg|Mux0~0 (
// Equation(s):
// \x7conv_7seg|Mux0~0_combout  = (\xcontrolador|aux7 [2] & (\xcontrolador|aux7 [1] & \xcontrolador|aux7 [0])) # (!\xcontrolador|aux7 [2] & (!\xcontrolador|aux7 [1]))

	.dataa(vcc),
	.datab(\xcontrolador|aux7 [2]),
	.datac(\xcontrolador|aux7 [1]),
	.datad(\xcontrolador|aux7 [0]),
	.cin(gnd),
	.combout(\x7conv_7seg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \x7conv_7seg|Mux0~0 .lut_mask = 16'hC303;
defparam \x7conv_7seg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y9_N19
cycloneii_lcell_ff \xcontrolador|aux6[0] (
	.clk(\xgerador_pwm|aux3~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\xcontrolador|aux7 [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xcontrolador|aux6 [0]));

// Location: LCCOMB_X58_Y9_N16
cycloneii_lcell_comb \xcontrolador|aux6[1]~feeder (
// Equation(s):
// \xcontrolador|aux6[1]~feeder_combout  = \xcontrolador|aux7 [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\xcontrolador|aux7 [1]),
	.cin(gnd),
	.combout(\xcontrolador|aux6[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xcontrolador|aux6[1]~feeder .lut_mask = 16'hFF00;
defparam \xcontrolador|aux6[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y9_N17
cycloneii_lcell_ff \xcontrolador|aux6[1] (
	.clk(\xgerador_pwm|aux3~clkctrl_outclk ),
	.datain(\xcontrolador|aux6[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xcontrolador|aux6 [1]));

// Location: LCFF_X58_Y9_N29
cycloneii_lcell_ff \xcontrolador|aux6[2] (
	.clk(\xgerador_pwm|aux3~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\xcontrolador|aux7 [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xcontrolador|aux6 [2]));

// Location: LCCOMB_X1_Y23_N20
cycloneii_lcell_comb \x6conv_7seg|Mux6~0 (
// Equation(s):
// \x6conv_7seg|Mux6~0_combout  = (!\xcontrolador|aux6 [1] & (\xcontrolador|aux6 [0] $ (\xcontrolador|aux6 [2])))

	.dataa(\xcontrolador|aux6 [0]),
	.datab(vcc),
	.datac(\xcontrolador|aux6 [1]),
	.datad(\xcontrolador|aux6 [2]),
	.cin(gnd),
	.combout(\x6conv_7seg|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \x6conv_7seg|Mux6~0 .lut_mask = 16'h050A;
defparam \x6conv_7seg|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N26
cycloneii_lcell_comb \x6conv_7seg|Mux5~0 (
// Equation(s):
// \x6conv_7seg|Mux5~0_combout  = (\xcontrolador|aux6 [2] & (\xcontrolador|aux6 [0] $ (\xcontrolador|aux6 [1])))

	.dataa(\xcontrolador|aux6 [0]),
	.datab(vcc),
	.datac(\xcontrolador|aux6 [1]),
	.datad(\xcontrolador|aux6 [2]),
	.cin(gnd),
	.combout(\x6conv_7seg|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \x6conv_7seg|Mux5~0 .lut_mask = 16'h5A00;
defparam \x6conv_7seg|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N28
cycloneii_lcell_comb \x6conv_7seg|Mux4~0 (
// Equation(s):
// \x6conv_7seg|Mux4~0_combout  = (!\xcontrolador|aux6 [0] & (\xcontrolador|aux6 [1] & !\xcontrolador|aux6 [2]))

	.dataa(\xcontrolador|aux6 [0]),
	.datab(vcc),
	.datac(\xcontrolador|aux6 [1]),
	.datad(\xcontrolador|aux6 [2]),
	.cin(gnd),
	.combout(\x6conv_7seg|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \x6conv_7seg|Mux4~0 .lut_mask = 16'h0050;
defparam \x6conv_7seg|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N30
cycloneii_lcell_comb \x6conv_7seg|Mux3~0 (
// Equation(s):
// \x6conv_7seg|Mux3~0_combout  = (\xcontrolador|aux6 [0] & (\xcontrolador|aux6 [1] $ (!\xcontrolador|aux6 [2]))) # (!\xcontrolador|aux6 [0] & (!\xcontrolador|aux6 [1] & \xcontrolador|aux6 [2]))

	.dataa(\xcontrolador|aux6 [0]),
	.datab(vcc),
	.datac(\xcontrolador|aux6 [1]),
	.datad(\xcontrolador|aux6 [2]),
	.cin(gnd),
	.combout(\x6conv_7seg|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \x6conv_7seg|Mux3~0 .lut_mask = 16'hA50A;
defparam \x6conv_7seg|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N16
cycloneii_lcell_comb \x6conv_7seg|Mux2~0 (
// Equation(s):
// \x6conv_7seg|Mux2~0_combout  = (\xcontrolador|aux6 [0]) # ((!\xcontrolador|aux6 [1] & \xcontrolador|aux6 [2]))

	.dataa(\xcontrolador|aux6 [0]),
	.datab(vcc),
	.datac(\xcontrolador|aux6 [1]),
	.datad(\xcontrolador|aux6 [2]),
	.cin(gnd),
	.combout(\x6conv_7seg|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \x6conv_7seg|Mux2~0 .lut_mask = 16'hAFAA;
defparam \x6conv_7seg|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N14
cycloneii_lcell_comb \x6conv_7seg|Mux1~0 (
// Equation(s):
// \x6conv_7seg|Mux1~0_combout  = (\xcontrolador|aux6 [0] & ((\xcontrolador|aux6 [1]) # (!\xcontrolador|aux6 [2]))) # (!\xcontrolador|aux6 [0] & (\xcontrolador|aux6 [1] & !\xcontrolador|aux6 [2]))

	.dataa(\xcontrolador|aux6 [0]),
	.datab(vcc),
	.datac(\xcontrolador|aux6 [1]),
	.datad(\xcontrolador|aux6 [2]),
	.cin(gnd),
	.combout(\x6conv_7seg|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \x6conv_7seg|Mux1~0 .lut_mask = 16'hA0FA;
defparam \x6conv_7seg|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N12
cycloneii_lcell_comb \x6conv_7seg|Mux0~0 (
// Equation(s):
// \x6conv_7seg|Mux0~0_combout  = (\xcontrolador|aux6 [1] & (\xcontrolador|aux6 [0] & \xcontrolador|aux6 [2])) # (!\xcontrolador|aux6 [1] & ((!\xcontrolador|aux6 [2])))

	.dataa(\xcontrolador|aux6 [0]),
	.datab(vcc),
	.datac(\xcontrolador|aux6 [1]),
	.datad(\xcontrolador|aux6 [2]),
	.cin(gnd),
	.combout(\x6conv_7seg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \x6conv_7seg|Mux0~0 .lut_mask = 16'hA00F;
defparam \x6conv_7seg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y9_N12
cycloneii_lcell_comb \xcontrolador|aux5[0]~feeder (
// Equation(s):
// \xcontrolador|aux5[0]~feeder_combout  = \xcontrolador|aux6 [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\xcontrolador|aux6 [0]),
	.cin(gnd),
	.combout(\xcontrolador|aux5[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xcontrolador|aux5[0]~feeder .lut_mask = 16'hFF00;
defparam \xcontrolador|aux5[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y9_N13
cycloneii_lcell_ff \xcontrolador|aux5[0] (
	.clk(\xgerador_pwm|aux3~clkctrl_outclk ),
	.datain(\xcontrolador|aux5[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xcontrolador|aux5 [0]));

// Location: LCFF_X58_Y9_N23
cycloneii_lcell_ff \xcontrolador|aux5[2] (
	.clk(\xgerador_pwm|aux3~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\xcontrolador|aux6 [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xcontrolador|aux5 [2]));

// Location: LCFF_X58_Y9_N11
cycloneii_lcell_ff \xcontrolador|aux5[1] (
	.clk(\xgerador_pwm|aux3~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\xcontrolador|aux6 [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xcontrolador|aux5 [1]));

// Location: LCCOMB_X58_Y9_N22
cycloneii_lcell_comb \x5conv_7seg|Mux6~0 (
// Equation(s):
// \x5conv_7seg|Mux6~0_combout  = (!\xcontrolador|aux5 [1] & (\xcontrolador|aux5 [0] $ (\xcontrolador|aux5 [2])))

	.dataa(vcc),
	.datab(\xcontrolador|aux5 [0]),
	.datac(\xcontrolador|aux5 [2]),
	.datad(\xcontrolador|aux5 [1]),
	.cin(gnd),
	.combout(\x5conv_7seg|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \x5conv_7seg|Mux6~0 .lut_mask = 16'h003C;
defparam \x5conv_7seg|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N2
cycloneii_lcell_comb \x5conv_7seg|Mux5~0 (
// Equation(s):
// \x5conv_7seg|Mux5~0_combout  = (\xcontrolador|aux5 [2] & (\xcontrolador|aux5 [0] $ (\xcontrolador|aux5 [1])))

	.dataa(\xcontrolador|aux5 [2]),
	.datab(\xcontrolador|aux5 [0]),
	.datac(vcc),
	.datad(\xcontrolador|aux5 [1]),
	.cin(gnd),
	.combout(\x5conv_7seg|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \x5conv_7seg|Mux5~0 .lut_mask = 16'h2288;
defparam \x5conv_7seg|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N14
cycloneii_lcell_comb \x5conv_7seg|Mux4~0 (
// Equation(s):
// \x5conv_7seg|Mux4~0_combout  = (!\xcontrolador|aux5 [2] & (!\xcontrolador|aux5 [0] & \xcontrolador|aux5 [1]))

	.dataa(\xcontrolador|aux5 [2]),
	.datab(\xcontrolador|aux5 [0]),
	.datac(\xcontrolador|aux5 [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\x5conv_7seg|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \x5conv_7seg|Mux4~0 .lut_mask = 16'h1010;
defparam \x5conv_7seg|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N6
cycloneii_lcell_comb \x5conv_7seg|Mux3~0 (
// Equation(s):
// \x5conv_7seg|Mux3~0_combout  = (\xcontrolador|aux5 [0] & (\xcontrolador|aux5 [2] $ (!\xcontrolador|aux5 [1]))) # (!\xcontrolador|aux5 [0] & (\xcontrolador|aux5 [2] & !\xcontrolador|aux5 [1]))

	.dataa(vcc),
	.datab(\xcontrolador|aux5 [0]),
	.datac(\xcontrolador|aux5 [2]),
	.datad(\xcontrolador|aux5 [1]),
	.cin(gnd),
	.combout(\x5conv_7seg|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \x5conv_7seg|Mux3~0 .lut_mask = 16'hC03C;
defparam \x5conv_7seg|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N8
cycloneii_lcell_comb \x5conv_7seg|Mux2~0 (
// Equation(s):
// \x5conv_7seg|Mux2~0_combout  = (\xcontrolador|aux5 [0]) # ((\xcontrolador|aux5 [2] & !\xcontrolador|aux5 [1]))

	.dataa(\xcontrolador|aux5 [2]),
	.datab(\xcontrolador|aux5 [0]),
	.datac(vcc),
	.datad(\xcontrolador|aux5 [1]),
	.cin(gnd),
	.combout(\x5conv_7seg|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \x5conv_7seg|Mux2~0 .lut_mask = 16'hCCEE;
defparam \x5conv_7seg|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N28
cycloneii_lcell_comb \x5conv_7seg|Mux1~0 (
// Equation(s):
// \x5conv_7seg|Mux1~0_combout  = (\xcontrolador|aux5 [2] & (\xcontrolador|aux5 [0] & \xcontrolador|aux5 [1])) # (!\xcontrolador|aux5 [2] & ((\xcontrolador|aux5 [0]) # (\xcontrolador|aux5 [1])))

	.dataa(\xcontrolador|aux5 [2]),
	.datab(\xcontrolador|aux5 [0]),
	.datac(vcc),
	.datad(\xcontrolador|aux5 [1]),
	.cin(gnd),
	.combout(\x5conv_7seg|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \x5conv_7seg|Mux1~0 .lut_mask = 16'hDD44;
defparam \x5conv_7seg|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N18
cycloneii_lcell_comb \x5conv_7seg|Mux0~0 (
// Equation(s):
// \x5conv_7seg|Mux0~0_combout  = (\xcontrolador|aux5 [2] & (\xcontrolador|aux5 [0] & \xcontrolador|aux5 [1])) # (!\xcontrolador|aux5 [2] & ((!\xcontrolador|aux5 [1])))

	.dataa(\xcontrolador|aux5 [2]),
	.datab(\xcontrolador|aux5 [0]),
	.datac(vcc),
	.datad(\xcontrolador|aux5 [1]),
	.cin(gnd),
	.combout(\x5conv_7seg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \x5conv_7seg|Mux0~0 .lut_mask = 16'h8855;
defparam \x5conv_7seg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y9_N15
cycloneii_lcell_ff \xcontrolador|aux4[1] (
	.clk(\xgerador_pwm|aux3~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\xcontrolador|aux5 [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xcontrolador|aux4 [1]));

// Location: LCFF_X58_Y9_N5
cycloneii_lcell_ff \xcontrolador|aux4[2] (
	.clk(\xgerador_pwm|aux3~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\xcontrolador|aux5 [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xcontrolador|aux4 [2]));

// Location: LCCOMB_X59_Y9_N30
cycloneii_lcell_comb \xcontrolador|aux4[0]~feeder (
// Equation(s):
// \xcontrolador|aux4[0]~feeder_combout  = \xcontrolador|aux5 [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\xcontrolador|aux5 [0]),
	.cin(gnd),
	.combout(\xcontrolador|aux4[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xcontrolador|aux4[0]~feeder .lut_mask = 16'hFF00;
defparam \xcontrolador|aux4[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y9_N31
cycloneii_lcell_ff \xcontrolador|aux4[0] (
	.clk(\xgerador_pwm|aux3~clkctrl_outclk ),
	.datain(\xcontrolador|aux4[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xcontrolador|aux4 [0]));

// Location: LCCOMB_X58_Y9_N20
cycloneii_lcell_comb \x4conv_7seg|Mux6~0 (
// Equation(s):
// \x4conv_7seg|Mux6~0_combout  = (!\xcontrolador|aux4 [1] & (\xcontrolador|aux4 [2] $ (\xcontrolador|aux4 [0])))

	.dataa(\xcontrolador|aux4 [1]),
	.datab(\xcontrolador|aux4 [2]),
	.datac(vcc),
	.datad(\xcontrolador|aux4 [0]),
	.cin(gnd),
	.combout(\x4conv_7seg|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \x4conv_7seg|Mux6~0 .lut_mask = 16'h1144;
defparam \x4conv_7seg|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N24
cycloneii_lcell_comb \x4conv_7seg|Mux5~0 (
// Equation(s):
// \x4conv_7seg|Mux5~0_combout  = (\xcontrolador|aux4 [2] & (\xcontrolador|aux4 [1] $ (\xcontrolador|aux4 [0])))

	.dataa(vcc),
	.datab(\xcontrolador|aux4 [2]),
	.datac(\xcontrolador|aux4 [1]),
	.datad(\xcontrolador|aux4 [0]),
	.cin(gnd),
	.combout(\x4conv_7seg|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \x4conv_7seg|Mux5~0 .lut_mask = 16'h0CC0;
defparam \x4conv_7seg|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N10
cycloneii_lcell_comb \x4conv_7seg|Mux4~0 (
// Equation(s):
// \x4conv_7seg|Mux4~0_combout  = (\xcontrolador|aux4 [1] & (!\xcontrolador|aux4 [2] & !\xcontrolador|aux4 [0]))

	.dataa(\xcontrolador|aux4 [1]),
	.datab(\xcontrolador|aux4 [2]),
	.datac(vcc),
	.datad(\xcontrolador|aux4 [0]),
	.cin(gnd),
	.combout(\x4conv_7seg|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \x4conv_7seg|Mux4~0 .lut_mask = 16'h0022;
defparam \x4conv_7seg|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N12
cycloneii_lcell_comb \x4conv_7seg|Mux3~0 (
// Equation(s):
// \x4conv_7seg|Mux3~0_combout  = (\xcontrolador|aux4 [0] & (\xcontrolador|aux4 [2] $ (!\xcontrolador|aux4 [1]))) # (!\xcontrolador|aux4 [0] & (\xcontrolador|aux4 [2] & !\xcontrolador|aux4 [1]))

	.dataa(vcc),
	.datab(\xcontrolador|aux4 [0]),
	.datac(\xcontrolador|aux4 [2]),
	.datad(\xcontrolador|aux4 [1]),
	.cin(gnd),
	.combout(\x4conv_7seg|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \x4conv_7seg|Mux3~0 .lut_mask = 16'hC03C;
defparam \x4conv_7seg|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N4
cycloneii_lcell_comb \x4conv_7seg|Mux2~0 (
// Equation(s):
// \x4conv_7seg|Mux2~0_combout  = (\xcontrolador|aux4 [0]) # ((\xcontrolador|aux4 [2] & !\xcontrolador|aux4 [1]))

	.dataa(vcc),
	.datab(\xcontrolador|aux4 [0]),
	.datac(\xcontrolador|aux4 [2]),
	.datad(\xcontrolador|aux4 [1]),
	.cin(gnd),
	.combout(\x4conv_7seg|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \x4conv_7seg|Mux2~0 .lut_mask = 16'hCCFC;
defparam \x4conv_7seg|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N0
cycloneii_lcell_comb \x4conv_7seg|Mux1~0 (
// Equation(s):
// \x4conv_7seg|Mux1~0_combout  = (\xcontrolador|aux4 [1] & ((\xcontrolador|aux4 [0]) # (!\xcontrolador|aux4 [2]))) # (!\xcontrolador|aux4 [1] & (!\xcontrolador|aux4 [2] & \xcontrolador|aux4 [0]))

	.dataa(\xcontrolador|aux4 [1]),
	.datab(\xcontrolador|aux4 [2]),
	.datac(vcc),
	.datad(\xcontrolador|aux4 [0]),
	.cin(gnd),
	.combout(\x4conv_7seg|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \x4conv_7seg|Mux1~0 .lut_mask = 16'hBB22;
defparam \x4conv_7seg|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y9_N26
cycloneii_lcell_comb \x4conv_7seg|Mux0~0 (
// Equation(s):
// \x4conv_7seg|Mux0~0_combout  = (\xcontrolador|aux4 [1] & (\xcontrolador|aux4 [2] & \xcontrolador|aux4 [0])) # (!\xcontrolador|aux4 [1] & (!\xcontrolador|aux4 [2]))

	.dataa(\xcontrolador|aux4 [1]),
	.datab(\xcontrolador|aux4 [2]),
	.datac(vcc),
	.datad(\xcontrolador|aux4 [0]),
	.cin(gnd),
	.combout(\x4conv_7seg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \x4conv_7seg|Mux0~0 .lut_mask = 16'h9911;
defparam \x4conv_7seg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y9_N3
cycloneii_lcell_ff \xcontrolador|aux3[2] (
	.clk(\xgerador_pwm|aux3~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\xcontrolador|aux4 [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xcontrolador|aux3 [2]));

// Location: LCCOMB_X59_Y9_N0
cycloneii_lcell_comb \xcontrolador|aux3[0]~feeder (
// Equation(s):
// \xcontrolador|aux3[0]~feeder_combout  = \xcontrolador|aux4 [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\xcontrolador|aux4 [0]),
	.cin(gnd),
	.combout(\xcontrolador|aux3[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xcontrolador|aux3[0]~feeder .lut_mask = 16'hFF00;
defparam \xcontrolador|aux3[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y9_N1
cycloneii_lcell_ff \xcontrolador|aux3[0] (
	.clk(\xgerador_pwm|aux3~clkctrl_outclk ),
	.datain(\xcontrolador|aux3[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xcontrolador|aux3 [0]));

// Location: LCFF_X58_Y9_N25
cycloneii_lcell_ff \xcontrolador|aux3[1] (
	.clk(\xgerador_pwm|aux3~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\xcontrolador|aux4 [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xcontrolador|aux3 [1]));

// Location: LCCOMB_X64_Y9_N4
cycloneii_lcell_comb \x3conv_7seg|Mux6~0 (
// Equation(s):
// \x3conv_7seg|Mux6~0_combout  = (!\xcontrolador|aux3 [1] & (\xcontrolador|aux3 [2] $ (\xcontrolador|aux3 [0])))

	.dataa(vcc),
	.datab(\xcontrolador|aux3 [2]),
	.datac(\xcontrolador|aux3 [0]),
	.datad(\xcontrolador|aux3 [1]),
	.cin(gnd),
	.combout(\x3conv_7seg|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \x3conv_7seg|Mux6~0 .lut_mask = 16'h003C;
defparam \x3conv_7seg|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y9_N26
cycloneii_lcell_comb \x3conv_7seg|Mux5~0 (
// Equation(s):
// \x3conv_7seg|Mux5~0_combout  = (\xcontrolador|aux3 [2] & (\xcontrolador|aux3 [0] $ (\xcontrolador|aux3 [1])))

	.dataa(vcc),
	.datab(\xcontrolador|aux3 [2]),
	.datac(\xcontrolador|aux3 [0]),
	.datad(\xcontrolador|aux3 [1]),
	.cin(gnd),
	.combout(\x3conv_7seg|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \x3conv_7seg|Mux5~0 .lut_mask = 16'h0CC0;
defparam \x3conv_7seg|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y9_N24
cycloneii_lcell_comb \x3conv_7seg|Mux4~0 (
// Equation(s):
// \x3conv_7seg|Mux4~0_combout  = (!\xcontrolador|aux3 [2] & (!\xcontrolador|aux3 [0] & \xcontrolador|aux3 [1]))

	.dataa(vcc),
	.datab(\xcontrolador|aux3 [2]),
	.datac(\xcontrolador|aux3 [0]),
	.datad(\xcontrolador|aux3 [1]),
	.cin(gnd),
	.combout(\x3conv_7seg|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \x3conv_7seg|Mux4~0 .lut_mask = 16'h0300;
defparam \x3conv_7seg|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y9_N18
cycloneii_lcell_comb \x3conv_7seg|Mux3~0 (
// Equation(s):
// \x3conv_7seg|Mux3~0_combout  = (\xcontrolador|aux3 [2] & (\xcontrolador|aux3 [0] $ (!\xcontrolador|aux3 [1]))) # (!\xcontrolador|aux3 [2] & (\xcontrolador|aux3 [0] & !\xcontrolador|aux3 [1]))

	.dataa(vcc),
	.datab(\xcontrolador|aux3 [2]),
	.datac(\xcontrolador|aux3 [0]),
	.datad(\xcontrolador|aux3 [1]),
	.cin(gnd),
	.combout(\x3conv_7seg|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \x3conv_7seg|Mux3~0 .lut_mask = 16'hC03C;
defparam \x3conv_7seg|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y9_N12
cycloneii_lcell_comb \x3conv_7seg|Mux2~0 (
// Equation(s):
// \x3conv_7seg|Mux2~0_combout  = (\xcontrolador|aux3 [0]) # ((\xcontrolador|aux3 [2] & !\xcontrolador|aux3 [1]))

	.dataa(vcc),
	.datab(\xcontrolador|aux3 [2]),
	.datac(\xcontrolador|aux3 [0]),
	.datad(\xcontrolador|aux3 [1]),
	.cin(gnd),
	.combout(\x3conv_7seg|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \x3conv_7seg|Mux2~0 .lut_mask = 16'hF0FC;
defparam \x3conv_7seg|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y9_N14
cycloneii_lcell_comb \x3conv_7seg|Mux1~0 (
// Equation(s):
// \x3conv_7seg|Mux1~0_combout  = (\xcontrolador|aux3 [2] & (\xcontrolador|aux3 [0] & \xcontrolador|aux3 [1])) # (!\xcontrolador|aux3 [2] & ((\xcontrolador|aux3 [0]) # (\xcontrolador|aux3 [1])))

	.dataa(vcc),
	.datab(\xcontrolador|aux3 [2]),
	.datac(\xcontrolador|aux3 [0]),
	.datad(\xcontrolador|aux3 [1]),
	.cin(gnd),
	.combout(\x3conv_7seg|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \x3conv_7seg|Mux1~0 .lut_mask = 16'hF330;
defparam \x3conv_7seg|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y9_N0
cycloneii_lcell_comb \x3conv_7seg|Mux0~0 (
// Equation(s):
// \x3conv_7seg|Mux0~0_combout  = (\xcontrolador|aux3 [2] & (\xcontrolador|aux3 [0] & \xcontrolador|aux3 [1])) # (!\xcontrolador|aux3 [2] & ((!\xcontrolador|aux3 [1])))

	.dataa(vcc),
	.datab(\xcontrolador|aux3 [2]),
	.datac(\xcontrolador|aux3 [0]),
	.datad(\xcontrolador|aux3 [1]),
	.cin(gnd),
	.combout(\x3conv_7seg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \x3conv_7seg|Mux0~0 .lut_mask = 16'hC033;
defparam \x3conv_7seg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y9_N21
cycloneii_lcell_ff \xcontrolador|aux2[1] (
	.clk(\xgerador_pwm|aux3~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\xcontrolador|aux3 [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xcontrolador|aux2 [1]));

// Location: LCCOMB_X59_Y9_N22
cycloneii_lcell_comb \xcontrolador|aux2[0]~feeder (
// Equation(s):
// \xcontrolador|aux2[0]~feeder_combout  = \xcontrolador|aux3 [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\xcontrolador|aux3 [0]),
	.cin(gnd),
	.combout(\xcontrolador|aux2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xcontrolador|aux2[0]~feeder .lut_mask = 16'hFF00;
defparam \xcontrolador|aux2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y9_N23
cycloneii_lcell_ff \xcontrolador|aux2[0] (
	.clk(\xgerador_pwm|aux3~clkctrl_outclk ),
	.datain(\xcontrolador|aux2[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xcontrolador|aux2 [0]));

// Location: LCFF_X58_Y9_N19
cycloneii_lcell_ff \xcontrolador|aux2[2] (
	.clk(\xgerador_pwm|aux3~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\xcontrolador|aux3 [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xcontrolador|aux2 [2]));

// Location: LCCOMB_X64_Y6_N16
cycloneii_lcell_comb \x2conv_7seg|Mux6~0 (
// Equation(s):
// \x2conv_7seg|Mux6~0_combout  = (!\xcontrolador|aux2 [1] & (\xcontrolador|aux2 [0] $ (\xcontrolador|aux2 [2])))

	.dataa(vcc),
	.datab(\xcontrolador|aux2 [1]),
	.datac(\xcontrolador|aux2 [0]),
	.datad(\xcontrolador|aux2 [2]),
	.cin(gnd),
	.combout(\x2conv_7seg|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \x2conv_7seg|Mux6~0 .lut_mask = 16'h0330;
defparam \x2conv_7seg|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N30
cycloneii_lcell_comb \x2conv_7seg|Mux5~0 (
// Equation(s):
// \x2conv_7seg|Mux5~0_combout  = (\xcontrolador|aux2 [2] & (\xcontrolador|aux2 [1] $ (\xcontrolador|aux2 [0])))

	.dataa(vcc),
	.datab(\xcontrolador|aux2 [1]),
	.datac(\xcontrolador|aux2 [0]),
	.datad(\xcontrolador|aux2 [2]),
	.cin(gnd),
	.combout(\x2conv_7seg|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \x2conv_7seg|Mux5~0 .lut_mask = 16'h3C00;
defparam \x2conv_7seg|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N0
cycloneii_lcell_comb \x2conv_7seg|Mux4~0 (
// Equation(s):
// \x2conv_7seg|Mux4~0_combout  = (\xcontrolador|aux2 [1] & (!\xcontrolador|aux2 [0] & !\xcontrolador|aux2 [2]))

	.dataa(vcc),
	.datab(\xcontrolador|aux2 [1]),
	.datac(\xcontrolador|aux2 [0]),
	.datad(\xcontrolador|aux2 [2]),
	.cin(gnd),
	.combout(\x2conv_7seg|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \x2conv_7seg|Mux4~0 .lut_mask = 16'h000C;
defparam \x2conv_7seg|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y6_N14
cycloneii_lcell_comb \x2conv_7seg|Mux3~0 (
// Equation(s):
// \x2conv_7seg|Mux3~0_combout  = (\xcontrolador|aux2 [1] & (\xcontrolador|aux2 [0] & \xcontrolador|aux2 [2])) # (!\xcontrolador|aux2 [1] & (\xcontrolador|aux2 [0] $ (\xcontrolador|aux2 [2])))

	.dataa(vcc),
	.datab(\xcontrolador|aux2 [1]),
	.datac(\xcontrolador|aux2 [0]),
	.datad(\xcontrolador|aux2 [2]),
	.cin(gnd),
	.combout(\x2conv_7seg|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \x2conv_7seg|Mux3~0 .lut_mask = 16'hC330;
defparam \x2conv_7seg|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N16
cycloneii_lcell_comb \x2conv_7seg|Mux2~0 (
// Equation(s):
// \x2conv_7seg|Mux2~0_combout  = (\xcontrolador|aux2 [0]) # ((\xcontrolador|aux2 [2] & !\xcontrolador|aux2 [1]))

	.dataa(vcc),
	.datab(\xcontrolador|aux2 [2]),
	.datac(\xcontrolador|aux2 [0]),
	.datad(\xcontrolador|aux2 [1]),
	.cin(gnd),
	.combout(\x2conv_7seg|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \x2conv_7seg|Mux2~0 .lut_mask = 16'hF0FC;
defparam \x2conv_7seg|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N14
cycloneii_lcell_comb \x2conv_7seg|Mux1~0 (
// Equation(s):
// \x2conv_7seg|Mux1~0_combout  = (\xcontrolador|aux2 [2] & (\xcontrolador|aux2 [0] & \xcontrolador|aux2 [1])) # (!\xcontrolador|aux2 [2] & ((\xcontrolador|aux2 [0]) # (\xcontrolador|aux2 [1])))

	.dataa(vcc),
	.datab(\xcontrolador|aux2 [2]),
	.datac(\xcontrolador|aux2 [0]),
	.datad(\xcontrolador|aux2 [1]),
	.cin(gnd),
	.combout(\x2conv_7seg|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \x2conv_7seg|Mux1~0 .lut_mask = 16'hF330;
defparam \x2conv_7seg|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y7_N0
cycloneii_lcell_comb \x2conv_7seg|Mux0~0 (
// Equation(s):
// \x2conv_7seg|Mux0~0_combout  = (\xcontrolador|aux2 [2] & (\xcontrolador|aux2 [0] & \xcontrolador|aux2 [1])) # (!\xcontrolador|aux2 [2] & ((!\xcontrolador|aux2 [1])))

	.dataa(vcc),
	.datab(\xcontrolador|aux2 [2]),
	.datac(\xcontrolador|aux2 [0]),
	.datad(\xcontrolador|aux2 [1]),
	.cin(gnd),
	.combout(\x2conv_7seg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \x2conv_7seg|Mux0~0 .lut_mask = 16'hC033;
defparam \x2conv_7seg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y9_N9
cycloneii_lcell_ff \xcontrolador|aux1[2] (
	.clk(\xgerador_pwm|aux3~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\xcontrolador|aux2 [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xcontrolador|aux1 [2]));

// Location: LCFF_X58_Y9_N1
cycloneii_lcell_ff \xcontrolador|aux1[1] (
	.clk(\xgerador_pwm|aux3~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\xcontrolador|aux2 [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xcontrolador|aux1 [1]));

// Location: LCCOMB_X59_Y9_N28
cycloneii_lcell_comb \xcontrolador|aux1[0]~feeder (
// Equation(s):
// \xcontrolador|aux1[0]~feeder_combout  = \xcontrolador|aux2 [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\xcontrolador|aux2 [0]),
	.cin(gnd),
	.combout(\xcontrolador|aux1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xcontrolador|aux1[0]~feeder .lut_mask = 16'hFF00;
defparam \xcontrolador|aux1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y9_N29
cycloneii_lcell_ff \xcontrolador|aux1[0] (
	.clk(\xgerador_pwm|aux3~clkctrl_outclk ),
	.datain(\xcontrolador|aux1[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xcontrolador|aux1 [0]));

// Location: LCCOMB_X64_Y5_N12
cycloneii_lcell_comb \x1conv_7seg|Mux6~0 (
// Equation(s):
// \x1conv_7seg|Mux6~0_combout  = (!\xcontrolador|aux1 [1] & (\xcontrolador|aux1 [2] $ (\xcontrolador|aux1 [0])))

	.dataa(vcc),
	.datab(\xcontrolador|aux1 [2]),
	.datac(\xcontrolador|aux1 [1]),
	.datad(\xcontrolador|aux1 [0]),
	.cin(gnd),
	.combout(\x1conv_7seg|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \x1conv_7seg|Mux6~0 .lut_mask = 16'h030C;
defparam \x1conv_7seg|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N6
cycloneii_lcell_comb \x1conv_7seg|Mux5~0 (
// Equation(s):
// \x1conv_7seg|Mux5~0_combout  = (\xcontrolador|aux1 [2] & (\xcontrolador|aux1 [1] $ (\xcontrolador|aux1 [0])))

	.dataa(vcc),
	.datab(\xcontrolador|aux1 [2]),
	.datac(\xcontrolador|aux1 [1]),
	.datad(\xcontrolador|aux1 [0]),
	.cin(gnd),
	.combout(\x1conv_7seg|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \x1conv_7seg|Mux5~0 .lut_mask = 16'h0CC0;
defparam \x1conv_7seg|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N4
cycloneii_lcell_comb \x1conv_7seg|Mux4~0 (
// Equation(s):
// \x1conv_7seg|Mux4~0_combout  = (!\xcontrolador|aux1 [2] & (\xcontrolador|aux1 [1] & !\xcontrolador|aux1 [0]))

	.dataa(vcc),
	.datab(\xcontrolador|aux1 [2]),
	.datac(\xcontrolador|aux1 [1]),
	.datad(\xcontrolador|aux1 [0]),
	.cin(gnd),
	.combout(\x1conv_7seg|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \x1conv_7seg|Mux4~0 .lut_mask = 16'h0030;
defparam \x1conv_7seg|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N26
cycloneii_lcell_comb \x1conv_7seg|Mux3~0 (
// Equation(s):
// \x1conv_7seg|Mux3~0_combout  = (\xcontrolador|aux1 [2] & (\xcontrolador|aux1 [1] $ (!\xcontrolador|aux1 [0]))) # (!\xcontrolador|aux1 [2] & (!\xcontrolador|aux1 [1] & \xcontrolador|aux1 [0]))

	.dataa(vcc),
	.datab(\xcontrolador|aux1 [2]),
	.datac(\xcontrolador|aux1 [1]),
	.datad(\xcontrolador|aux1 [0]),
	.cin(gnd),
	.combout(\x1conv_7seg|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \x1conv_7seg|Mux3~0 .lut_mask = 16'hC30C;
defparam \x1conv_7seg|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N16
cycloneii_lcell_comb \x1conv_7seg|Mux2~0 (
// Equation(s):
// \x1conv_7seg|Mux2~0_combout  = (\xcontrolador|aux1 [0]) # ((\xcontrolador|aux1 [2] & !\xcontrolador|aux1 [1]))

	.dataa(vcc),
	.datab(\xcontrolador|aux1 [2]),
	.datac(\xcontrolador|aux1 [1]),
	.datad(\xcontrolador|aux1 [0]),
	.cin(gnd),
	.combout(\x1conv_7seg|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \x1conv_7seg|Mux2~0 .lut_mask = 16'hFF0C;
defparam \x1conv_7seg|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N14
cycloneii_lcell_comb \x1conv_7seg|Mux1~0 (
// Equation(s):
// \x1conv_7seg|Mux1~0_combout  = (\xcontrolador|aux1 [2] & (\xcontrolador|aux1 [1] & \xcontrolador|aux1 [0])) # (!\xcontrolador|aux1 [2] & ((\xcontrolador|aux1 [1]) # (\xcontrolador|aux1 [0])))

	.dataa(vcc),
	.datab(\xcontrolador|aux1 [2]),
	.datac(\xcontrolador|aux1 [1]),
	.datad(\xcontrolador|aux1 [0]),
	.cin(gnd),
	.combout(\x1conv_7seg|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \x1conv_7seg|Mux1~0 .lut_mask = 16'hF330;
defparam \x1conv_7seg|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y5_N0
cycloneii_lcell_comb \x1conv_7seg|Mux0~0 (
// Equation(s):
// \x1conv_7seg|Mux0~0_combout  = (\xcontrolador|aux1 [2] & (\xcontrolador|aux1 [1] & \xcontrolador|aux1 [0])) # (!\xcontrolador|aux1 [2] & (!\xcontrolador|aux1 [1]))

	.dataa(vcc),
	.datab(\xcontrolador|aux1 [2]),
	.datac(\xcontrolador|aux1 [1]),
	.datad(\xcontrolador|aux1 [0]),
	.cin(gnd),
	.combout(\x1conv_7seg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \x1conv_7seg|Mux0~0 .lut_mask = 16'hC303;
defparam \x1conv_7seg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y9_N27
cycloneii_lcell_ff \xcontrolador|aux0[2] (
	.clk(\xgerador_pwm|aux3~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\xcontrolador|aux1 [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xcontrolador|aux0 [2]));

// Location: LCCOMB_X59_Y9_N6
cycloneii_lcell_comb \xcontrolador|aux0[0]~feeder (
// Equation(s):
// \xcontrolador|aux0[0]~feeder_combout  = \xcontrolador|aux1 [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\xcontrolador|aux1 [0]),
	.cin(gnd),
	.combout(\xcontrolador|aux0[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xcontrolador|aux0[0]~feeder .lut_mask = 16'hFF00;
defparam \xcontrolador|aux0[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y9_N7
cycloneii_lcell_ff \xcontrolador|aux0[0] (
	.clk(\xgerador_pwm|aux3~clkctrl_outclk ),
	.datain(\xcontrolador|aux0[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xcontrolador|aux0 [0]));

// Location: LCCOMB_X58_Y9_N30
cycloneii_lcell_comb \xcontrolador|aux0[1]~feeder (
// Equation(s):
// \xcontrolador|aux0[1]~feeder_combout  = \xcontrolador|aux1 [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\xcontrolador|aux1 [1]),
	.cin(gnd),
	.combout(\xcontrolador|aux0[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \xcontrolador|aux0[1]~feeder .lut_mask = 16'hFF00;
defparam \xcontrolador|aux0[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y9_N31
cycloneii_lcell_ff \xcontrolador|aux0[1] (
	.clk(\xgerador_pwm|aux3~clkctrl_outclk ),
	.datain(\xcontrolador|aux0[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\xcontrolador|aux0 [1]));

// Location: LCCOMB_X28_Y1_N24
cycloneii_lcell_comb \x0conv_7seg|Mux6~0 (
// Equation(s):
// \x0conv_7seg|Mux6~0_combout  = (!\xcontrolador|aux0 [1] & (\xcontrolador|aux0 [2] $ (\xcontrolador|aux0 [0])))

	.dataa(vcc),
	.datab(\xcontrolador|aux0 [2]),
	.datac(\xcontrolador|aux0 [0]),
	.datad(\xcontrolador|aux0 [1]),
	.cin(gnd),
	.combout(\x0conv_7seg|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \x0conv_7seg|Mux6~0 .lut_mask = 16'h003C;
defparam \x0conv_7seg|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N26
cycloneii_lcell_comb \x0conv_7seg|Mux5~0 (
// Equation(s):
// \x0conv_7seg|Mux5~0_combout  = (\xcontrolador|aux0 [2] & (\xcontrolador|aux0 [0] $ (\xcontrolador|aux0 [1])))

	.dataa(vcc),
	.datab(\xcontrolador|aux0 [2]),
	.datac(\xcontrolador|aux0 [0]),
	.datad(\xcontrolador|aux0 [1]),
	.cin(gnd),
	.combout(\x0conv_7seg|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \x0conv_7seg|Mux5~0 .lut_mask = 16'h0CC0;
defparam \x0conv_7seg|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N20
cycloneii_lcell_comb \x0conv_7seg|Mux4~0 (
// Equation(s):
// \x0conv_7seg|Mux4~0_combout  = (!\xcontrolador|aux0 [2] & (!\xcontrolador|aux0 [0] & \xcontrolador|aux0 [1]))

	.dataa(vcc),
	.datab(\xcontrolador|aux0 [2]),
	.datac(\xcontrolador|aux0 [0]),
	.datad(\xcontrolador|aux0 [1]),
	.cin(gnd),
	.combout(\x0conv_7seg|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \x0conv_7seg|Mux4~0 .lut_mask = 16'h0300;
defparam \x0conv_7seg|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N18
cycloneii_lcell_comb \x0conv_7seg|Mux3~0 (
// Equation(s):
// \x0conv_7seg|Mux3~0_combout  = (\xcontrolador|aux0 [2] & (\xcontrolador|aux0 [0] $ (!\xcontrolador|aux0 [1]))) # (!\xcontrolador|aux0 [2] & (\xcontrolador|aux0 [0] & !\xcontrolador|aux0 [1]))

	.dataa(vcc),
	.datab(\xcontrolador|aux0 [2]),
	.datac(\xcontrolador|aux0 [0]),
	.datad(\xcontrolador|aux0 [1]),
	.cin(gnd),
	.combout(\x0conv_7seg|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \x0conv_7seg|Mux3~0 .lut_mask = 16'hC03C;
defparam \x0conv_7seg|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N12
cycloneii_lcell_comb \x0conv_7seg|Mux2~0 (
// Equation(s):
// \x0conv_7seg|Mux2~0_combout  = (\xcontrolador|aux0 [0]) # ((\xcontrolador|aux0 [2] & !\xcontrolador|aux0 [1]))

	.dataa(vcc),
	.datab(\xcontrolador|aux0 [2]),
	.datac(\xcontrolador|aux0 [0]),
	.datad(\xcontrolador|aux0 [1]),
	.cin(gnd),
	.combout(\x0conv_7seg|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \x0conv_7seg|Mux2~0 .lut_mask = 16'hF0FC;
defparam \x0conv_7seg|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N2
cycloneii_lcell_comb \x0conv_7seg|Mux1~0 (
// Equation(s):
// \x0conv_7seg|Mux1~0_combout  = (\xcontrolador|aux0 [2] & (\xcontrolador|aux0 [0] & \xcontrolador|aux0 [1])) # (!\xcontrolador|aux0 [2] & ((\xcontrolador|aux0 [0]) # (\xcontrolador|aux0 [1])))

	.dataa(vcc),
	.datab(\xcontrolador|aux0 [2]),
	.datac(\xcontrolador|aux0 [0]),
	.datad(\xcontrolador|aux0 [1]),
	.cin(gnd),
	.combout(\x0conv_7seg|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \x0conv_7seg|Mux1~0 .lut_mask = 16'hF330;
defparam \x0conv_7seg|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y1_N16
cycloneii_lcell_comb \x0conv_7seg|Mux0~0 (
// Equation(s):
// \x0conv_7seg|Mux0~0_combout  = (\xcontrolador|aux0 [2] & (\xcontrolador|aux0 [0] & \xcontrolador|aux0 [1])) # (!\xcontrolador|aux0 [2] & ((!\xcontrolador|aux0 [1])))

	.dataa(vcc),
	.datab(\xcontrolador|aux0 [2]),
	.datac(\xcontrolador|aux0 [0]),
	.datad(\xcontrolador|aux0 [1]),
	.cin(gnd),
	.combout(\x0conv_7seg|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \x0conv_7seg|Mux0~0 .lut_mask = 16'hC033;
defparam \x0conv_7seg|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(\xentrada|ent:registro[0]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(\xentrada|ent:registro[1]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(\xentrada|ent:registro[2]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(\xentrada|ent:registro[3]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(\xentrada|ent:registro[4]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(\xentrada|ent:registro[5]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(\xentrada|ent:registro[6]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(\xentrada|ent:registro[7]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(\xentrada|ent:registro[8]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(\xentrada|ent:registro[9]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[10]~I (
	.datain(\xentrada|ent:registro[10]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[11]~I (
	.datain(\xentrada|ent:registro[11]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[12]~I (
	.datain(\xentrada|ent:registro[12]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[13]~I (
	.datain(\xentrada|ent:registro[13]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[14]~I (
	.datain(\xentrada|ent:registro[14]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[15]~I (
	.datain(\xentrada|ent:registro[15]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[16]~I (
	.datain(\xentrada|ent:registro[16]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[16]));
// synopsys translate_off
defparam \LEDR[16]~I .input_async_reset = "none";
defparam \LEDR[16]~I .input_power_up = "low";
defparam \LEDR[16]~I .input_register_mode = "none";
defparam \LEDR[16]~I .input_sync_reset = "none";
defparam \LEDR[16]~I .oe_async_reset = "none";
defparam \LEDR[16]~I .oe_power_up = "low";
defparam \LEDR[16]~I .oe_register_mode = "none";
defparam \LEDR[16]~I .oe_sync_reset = "none";
defparam \LEDR[16]~I .operation_mode = "output";
defparam \LEDR[16]~I .output_async_reset = "none";
defparam \LEDR[16]~I .output_power_up = "low";
defparam \LEDR[16]~I .output_register_mode = "none";
defparam \LEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[17]~I (
	.datain(\xentrada|ent:registro[17]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[17]));
// synopsys translate_off
defparam \LEDR[17]~I .input_async_reset = "none";
defparam \LEDR[17]~I .input_power_up = "low";
defparam \LEDR[17]~I .input_register_mode = "none";
defparam \LEDR[17]~I .input_sync_reset = "none";
defparam \LEDR[17]~I .oe_async_reset = "none";
defparam \LEDR[17]~I .oe_power_up = "low";
defparam \LEDR[17]~I .oe_register_mode = "none";
defparam \LEDR[17]~I .oe_sync_reset = "none";
defparam \LEDR[17]~I .operation_mode = "output";
defparam \LEDR[17]~I .output_async_reset = "none";
defparam \LEDR[17]~I .output_power_up = "low";
defparam \LEDR[17]~I .output_register_mode = "none";
defparam \LEDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(\xmaq|alm2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(\xmaq|alm2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(\xmaq|alm2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(\xmaq|alm2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(\xmaq|alm2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(\xmaq|alm2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(\xmaq|alm2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(\xmaq|alm2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[0]~I (
	.datain(\x7conv_7seg|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[1]~I (
	.datain(\x7conv_7seg|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[2]~I (
	.datain(\x7conv_7seg|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[3]~I (
	.datain(\x7conv_7seg|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[4]~I (
	.datain(\x7conv_7seg|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[5]~I (
	.datain(\x7conv_7seg|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[6]~I (
	.datain(\x7conv_7seg|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(\x6conv_7seg|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(\x6conv_7seg|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(\x6conv_7seg|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(\x6conv_7seg|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[4]~I (
	.datain(\x6conv_7seg|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[5]~I (
	.datain(\x6conv_7seg|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[6]~I (
	.datain(\x6conv_7seg|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(\x5conv_7seg|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(\x5conv_7seg|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(\x5conv_7seg|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(\x5conv_7seg|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(\x5conv_7seg|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(\x5conv_7seg|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(\x5conv_7seg|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(\x4conv_7seg|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(\x4conv_7seg|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(\x4conv_7seg|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(\x4conv_7seg|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(\x4conv_7seg|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(\x4conv_7seg|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(\x4conv_7seg|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(\x3conv_7seg|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(\x3conv_7seg|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(\x3conv_7seg|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(\x3conv_7seg|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(\x3conv_7seg|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(\x3conv_7seg|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(\x3conv_7seg|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(\x2conv_7seg|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(\x2conv_7seg|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(\x2conv_7seg|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(\x2conv_7seg|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(\x2conv_7seg|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(\x2conv_7seg|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(\x2conv_7seg|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(\x1conv_7seg|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(\x1conv_7seg|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(\x1conv_7seg|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(\x1conv_7seg|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(\x1conv_7seg|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(\x1conv_7seg|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(\x1conv_7seg|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(\x0conv_7seg|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(\x0conv_7seg|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(\x0conv_7seg|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(\x0conv_7seg|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(\x0conv_7seg|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(\x0conv_7seg|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(\x0conv_7seg|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
