FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$DEFAULTCLKSEL$I1$BCKPCLK";
2"UN$1$DEFAULTCLKSEL$I1$DEFAULTCLK";
%"DEFAULT_CLK_SEL"
"1","(-3075,2850)","0","tubii_tk2_lib","I1";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"BCKP_CLK"
VHDL_MODE"OUT"1;
"DEFAULT_CLK"
VHDL_MODE"OUT"2;
"TUB_CLK_IN"
VHDL_MODE"IN"0;
"RESET"
VHDL_MODE"IN"0;
"CLK_SEL"
VHDL_MODE"IN"0;
%"FAULT_DETECTION"
"1","(-875,2725)","0","tubii_tk2_lib","I2";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"CHANGE_CLK_N \B"
VHDL_MODE"OUT"0;
"CHANGE_CLK_P"
VHDL_MODE"OUT"0;
"MAX_COUNT<0..7>"
VHDL_MODE"IN"0;
"DATA_RDY"
VHDL_MODE"IN"0;
"CLK_RESET_ECL"
VHDL_MODE"IN"0;
"CLK_RESET_TTL"
VHDL_MODE"IN"0;
"DEFAULT_CLK"
VHDL_MODE"IN"2;
"BCKP_CLK"
VHDL_MODE"IN"1;
%"CHANGE_CLKS"
"1","(1525,2675)","0","tubii_tk2_lib","I3";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
END.
