---
author: kevbroch
comments: false
date: 2012-05-14 19:05:23+00:00
excerpt: "\n\t\t\t\t\t\t"
layout: page
link: http://www.hotchips.org/archives/2000s/hc17/
slug: hc17
title: "\n\t\t\t\tHC17 (2005)\t\t"
wordpress_id: 102
---


				

### General Information


<table style="width: 100%;" >
<tbody >
<tr >
HOT CHIPS 17 (2005)
</tr>
<tr >

<td width="20%" >**Date**
</td>

<td >August 14-16, 2005
</td>
</tr>
<tr >

<td >**Place**
</td>

<td >Memorial Auditorium, Stanford University
</td>
</tr>
<tr >

<td >**Committees**
</td>

<td >Organizing and Program Committees[ ![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/odocs/HC17.Committee.pdf)
</td>
</tr>
</tbody>
</table>



### Tutorials


<table style="width: 100%;" >
<tbody >
<tr >
Tutorials
**Sunday, August 14, 2005**
</tr>
<tr valign="top" >

<td width="20%" >**Morning Tutorial**
</td>

<td >**Virtual Machines - Architectures, Implementations, and Applications** [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/1_Sun/HC17.AMTutorials.pdf)
Chair: Christos Kozyrakis (Stanford University)



	
  * **Part 1: Virtual Machines - Architectures, Implementations, and Applications**
James E. Smith (Professor, University of Wisconsin at Madison, ECE) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/1_Sun/HC17.T1P1.pdf)

	
  * **Part 2: Virtual Machines - System Virtual Machines**
Richard Uhlig (Senior Staff Member, Intel, MRL, Oregon) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/1_Sun/HC17.T1P2.pdf)



</td>
</tr>
<tr valign="top" >

<td >**Afternoon Tutorial**
</td>

<td >**Low Power, High Performance Microprocessor Design**
Chair: Christos Kozyrakis (Stanford University)



	
  * **Part 1: Power efficiency in CMOS VLSI Circuits**
Kevin Nowka (IBM Austin Research Laboratory) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/1_Sun/HC17.T2P1.pdf)

	
  * **Part 2: Power-aware Microarchitectures: Design, Modeling and Metrics**
Pradip Bose (IBM T.J. Watson Research Center) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/1_Sun/HC17.T2P2_1.pdf)

	
  * **Part 3: Designing for Power: Tools and Methodology**
Sani Nassif (IBM Austin Research Laboratory) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/1_Sun/HC17.T2P3.pdf)



</td>
</tr>
</tbody>
</table>
Tutorial Speaker Biographies [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/1_Sun/HC17.TutorialBios.pdf)




### Conference Day One


<table style="width: 100%;" >
<tbody >
<tr >
Session
Monday, August 15, 2005
</tr>
<tr valign="top" >

<td >**Opening Remarks**
</td>

<td >Opening remarks presented by:



	
  * **General Chair:** Pradeep K. Dubey (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/odocs/HC17.GeneralWelcome.pdf)

	
  * **Program Chairs:** Alan Smith (University of California, Berkeley), John Sell (Microsoft) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/odocs/HC17.ProgramChairsWelcome.pdf)

	
  * **Computer History Museum:** John Mashey [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/2_Mon/HC17.CHM/HC17.CHM.pdf)



</td>
</tr>
<tr valign="top" >

<td >**Session 1**
</td>

<td >**Cell Processor**
**Chair: **Mitsuo Saito (Toshiba)
_A novel SIMD architecture for the Cell heterogeneous chip-multiprocessor_
Michael Gschwind, Peter Hofstee, Brian Flachs, Marty Hopkins, Yukio Watanabe, Takeshi Yamazaki (IBM) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/2_Mon/HC17.S1/HC17.S1T1.pdf)_Cell Broadband Engine Interconnect and Memory Interface_
Scott Clark, Kent Haselhorst, Kerry Imming, John Irish, Dave Krolak, Tolga Ozguner (IBM) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/2_Mon/HC17.S1/HC17.S1T2.pdf)

_Super Companion Chip with Audio Visual Interface for Cell Processor_
Takayuki Mihara, Kenichi Ishii, Naoki Sugawa (Toshiba) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/2_Mon/HC17.S1/HC17.S1T3.pdf)

_Programming and Performance Evaluation of the CELL Processor_
Ryuji Sakai, Seiji Maeda, Christopher Crookes, Mitsuru Shimbayashi, Katsuhisa Yano, Tadashi Nakatani, Hirokuni Yano, Shigehiro Asano, Masaya Kato, Hiroshi Nozue, Tatsunori Kanai, Tomofumi Shimada, Koichi Awazu (Toshiba) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/2_Mon/HC17.S1/HC17.S1T4.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Keynote 1**
</td>

<td >**Facing the Hot Chip Challenge (Again)**, William Holt (Vice President and General Manager, Technology and Manufacturing Group, Intel Corporation)[![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/2_Mon/HC17.Keynote/HC17.Keynote1.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 2**
</td>

<td >**Specialized Architectures I**
**Chair:** Teresa Meng (Stanford University)
_A Milliflow Aggregation Processor_, Bapi Vinnakota (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/2_Mon/HC17.S2/HC17.S2T1.pdf)_Barcelona: a Fibre Channel Switch SoC for Enterprise SANs_, Nital P. Patwa (Cisco) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/2_Mon/HC17.S2/HC17.S2T2.pdf)

_High-Performance Pattern-Matching Engine for Intrusion Detection_, Jan van Lunteren, Ton Engbersen (IBM) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/2_Mon/HC17.S2/HC17.S2T3.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 3**
</td>

<td >**Advanced Technology**
**Chair:** Forest Baskett (New Enterprise Associates)_CMOS Photonics Technology - Enabling Optical Interconnects_, Cary Gunn (Luxtera) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/2_Mon/HC17.S3/HC17.S3T1.pdf)_40-GHz Operation of a Single-flux-quantum (SFQ) Switch Scheduler, ISTEC_: Y. Kameda, S. Yorozu, Y.Hashimoto (ISTEC), H. Terai (NICT), A. Fujimaki (Nagoya University), N. Yoshikawa (Yokonama National University) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/2_Mon/HC17.S3/HC17.S3T2.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 4**
</td>

<td >**Media Processors**
**Chair:** Keith Dieffendorff (Apple)_Telairity-1: A Real Time H.264 High Definition Video Architecture_ , Richard Dickson (Telairity) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/2_Mon/HC17.S4/HC17.S4T1.pdf)_Next-Generation Audio Engine_, Robert Kennedy (Tensilica) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/2_Mon/HC17.S4/HC17.S4T2.pdf)

_High Speed Low Cost Nexperia PNX1700 Super-Pipelined Media-Processor_, Luis Lucas (Philips) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/2_Mon/HC17.S4/HC17.S4T3.pdf)

_An Ultra High Performance, Scalable DSP Family for Multimedia_, Erik Machnicki (Cradle) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/2_Mon/HC17.S4/HC17.S4T4.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Panel Discussion**
</td>

<td >**The Next Killer Application**
**Moderator:** Howard Sachs (Telairity)**Moderator:** Pradeep Dubey (Intel), Edward Frank (Broadcom), Ajay Luthra (Motorola), David Kirk (Nvidia), Nick Tredenick (Gilder Technology)Panelist Biographies [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/2_Mon/HC17.Panelists.pdf)
</td>
</tr>
</tbody>
</table>



### Conference Day Two


<table style="width: 100%;" >
<tbody >
<tr >
**Session**
Tuesday, August 16, 2005
</tr>
<tr valign="top" >

<td height="263" >**Session 5**
</td>

<td >**Specialized Architectures II**
**Chair:** Kimming So (Broadcom)_Low-Power, Networked MIMD Processor for Particle Physics_, Dr. Volker Lindenstruth (University of Heidelberg) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/3_Tue/HC17.S5/HC17.S5T1.pdf)_The Design and Implementation of the TRIPS Prototype Chip_, Robert G. McDonald (University of Texas) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/3_Tue/HC17.S5/HC17.S5T2.pdf)

_Digitally Assisted Analog Circuits_, Boris Murmann (Stanford University) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/3_Tue/HC17.S5/HC17.S5T3.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 6**
</td>

<td >**Reconfigurable Processors I**
**Chair:** John Wawrzynek (Stanford University)_A 1-Ghz Configurable Processor Core - MeP-h1_, Takashi Miyamori (Toshiba) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/3_Tue/HC17.S6/HC17.S6T1.pdf)_Software Configurable Processors Change System Design_ , Ricardo E. Gonzalez (Stretch) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/3_Tue/HC17.S6/HC17.S6T2.pdf)

_DAPDNA-2: A Dynamically Reconfigurable Processor w/376 32-bt Processing Elements_ , Tomoyoshi Sato (IPFlex) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/3_Tue/HC17.S6/HC17.S6T3.pdf)

_Ascenium: A Continuously Reconfigurable Architecture_ , Robert Mykland (Ascenium) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/3_Tue/HC17.S6/HC17.S6T4.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Keynote 2**
</td>

<td >**Multiple Cores, Multiple Pipes, Multiple Threads - Do we have more Parallelism than we can handle?**, David Kirk (Chief Scientist, NVIDIA) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/3_Tue/HC17.Keynote/HC17.Keynote2.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 7**
</td>

<td >**Reconfigurable Processors II**
**Chair:** Tom Petersen (NVIDIA)_The Nios II Family of Configurable Soft-core Processors_ , James Ball (Altera) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/3_Tue/HC17.S7/HC17.S7T1.pdf)_High-Performance Processing with 90-nm FPGAs_ , Erich Goetting, Peter Alfke, Kees Vissers (Xilinx) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/3_Tue/HC17.S7/HC17.S7T2.pdf)

_The Design and Applications of BEE2: A High End Reconfigurable Computing System_ , Chen Chang, John Wawrzynek, Robert W. Brodersen (University of California, Berkeley) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/3_Tue/HC17.S7/HC17.S7T3.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 8**
</td>

<td >**Processors and Systems**
**Chair:** Mark Tremblay (Sun Microsystems)_Intel 8xx series and Paxville Xeon-MP Microprocessors_, Jonathan Douglas (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/3_Tue/HC17.S8/HC17.S8T1.pdf)_TwinCastle: A Multiprocessor North Bridge Server Chipset_, Debendra Das Sharma, Ashish Gupta, Gordon Kurpanek, Dean Mulla, Bob Pflederer, Ram Rajamani (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/3_Tue/HC17.S8/HC17.S8T2.pdf)

_Dynamically Optimized Power Efficiency with Foxton Technology_, Samuel Naffziger (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/3_Tue/HC17.S8/HC17.S8T3.pdf)

_Xbox 360 System Architecture_
Jeff Andrews and Nick Baker (Microsoft) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc17/3_Tue/HC17.S8/HC17.S8T4.pdf)
</td>
</tr>
</tbody>
</table>		
