                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.0.0 #6037 (May 26 2011) (Linux)
                              4 ; This file was generated Thu Oct 18 21:21:34 2018
                              5 ;--------------------------------------------------------
                              6 	.module tx_train
                              7 	.optsdcc -mmcs51 --model-small
                              8 	
                              9 ;--------------------------------------------------------
                             10 ; Public variables in this module
                             11 ;--------------------------------------------------------
                             12 	.globl _TF2
                             13 	.globl _TI
                             14 	.globl _RI
                             15 	.globl _EX12
                             16 	.globl _EX11
                             17 	.globl _EX10
                             18 	.globl _EX9
                             19 	.globl _EX8
                             20 	.globl _ES1
                             21 	.globl _PS1
                             22 	.globl _EX6
                             23 	.globl _EX5
                             24 	.globl _EX4
                             25 	.globl _EX3
                             26 	.globl _EX2
                             27 	.globl _EX7
                             28 	.globl _EA
                             29 	.globl _WDT
                             30 	.globl _ET2
                             31 	.globl _ES
                             32 	.globl _ET1
                             33 	.globl _EX1
                             34 	.globl _ET0
                             35 	.globl _EX0
                             36 	.globl _TF1
                             37 	.globl _TR1
                             38 	.globl _TF0
                             39 	.globl _TR0
                             40 	.globl _IE1
                             41 	.globl _IT1
                             42 	.globl _IE0
                             43 	.globl _IT0
                             44 	.globl _P3_7
                             45 	.globl _P3_6
                             46 	.globl _P3_5
                             47 	.globl _P3_4
                             48 	.globl _P3_3
                             49 	.globl _P3_2
                             50 	.globl _P3_1
                             51 	.globl _P3_0
                             52 	.globl _P2_7
                             53 	.globl _P2_6
                             54 	.globl _P2_5
                             55 	.globl _P2_4
                             56 	.globl _P2_3
                             57 	.globl _P2_2
                             58 	.globl _P2_1
                             59 	.globl _P2_0
                             60 	.globl _P1_7
                             61 	.globl _P1_6
                             62 	.globl _P1_5
                             63 	.globl _P1_4
                             64 	.globl _P1_3
                             65 	.globl _P1_2
                             66 	.globl _P1_1
                             67 	.globl _P1_0
                             68 	.globl _P0_7
                             69 	.globl _P0_6
                             70 	.globl _P0_5
                             71 	.globl _P0_4
                             72 	.globl _P0_3
                             73 	.globl _P0_2
                             74 	.globl _P0_1
                             75 	.globl _P0_0
                             76 	.globl _DMAC
                             77 	.globl _DMATA
                             78 	.globl _DMASA
                             79 	.globl _TMR2
                             80 	.globl _TMR1
                             81 	.globl _TMR0
                             82 	.globl _SRST
                             83 	.globl _B
                             84 	.globl _EIE
                             85 	.globl _ACC
                             86 	.globl _ADCON
                             87 	.globl _PSW
                             88 	.globl _TH2
                             89 	.globl _TL2
                             90 	.globl _RCAP2H
                             91 	.globl _RCAP2L
                             92 	.globl _T2CON
                             93 	.globl _CCEN
                             94 	.globl _IRCON
                             95 	.globl _S0RELH
                             96 	.globl _IP1
                             97 	.globl _IEN1
                             98 	.globl _DMAM1
                             99 	.globl _DMAM0
                            100 	.globl _DMASEL
                            101 	.globl _DMAC2
                            102 	.globl _DMAC1
                            103 	.globl _DMAC0
                            104 	.globl _P3
                            105 	.globl _S0RELL
                            106 	.globl _IP0
                            107 	.globl _IEN0
                            108 	.globl _DMAT2
                            109 	.globl _DMAT1
                            110 	.globl _DMAT0
                            111 	.globl _DMAS2
                            112 	.globl _DMAS1
                            113 	.globl _DMAS0
                            114 	.globl _P2
                            115 	.globl _IEN2
                            116 	.globl _SBUF
                            117 	.globl _SCON
                            118 	.globl _PSBANK
                            119 	.globl _DPS
                            120 	.globl _P1
                            121 	.globl _CKCON
                            122 	.globl _TH1
                            123 	.globl _TH0
                            124 	.globl _TL1
                            125 	.globl _TL0
                            126 	.globl _TMOD
                            127 	.globl _TCON
                            128 	.globl _PCON
                            129 	.globl _WDTREL
                            130 	.globl _DPH
                            131 	.globl _DPL
                            132 	.globl _P0
                            133 	.globl _sq_thrs_ratio_tb
                            134 	.globl _train_save_tb
                            135 	.globl _tx_tb
                            136 	.globl _UPHY_ANAREG_REV_0
                            137 	.globl _dfe_sm_save
                            138 	.globl _dfe_sm_dc
                            139 	.globl _dfe_sm
                            140 	.globl _cds28
                            141 	.globl _lnx_calx_align90_gm
                            142 	.globl _lnx_calx_align90_dac
                            143 	.globl _lnx_calx_align90_dummy_clk
                            144 	.globl _lnx_calx_eom_dpher
                            145 	.globl _lnx_calx_vdda_dll_eom_sel
                            146 	.globl _lnx_calx_dll_eom_gmsel
                            147 	.globl _lnx_calx_vdda_dll_sel
                            148 	.globl _lnx_calx_dll_gmsel
                            149 	.globl _lnx_calx_rxdcc_dll_hg
                            150 	.globl _lnx_calx_rxdcc_dll
                            151 	.globl _lnx_calx_txdcc_hg
                            152 	.globl _lnx_calx_txdcc
                            153 	.globl _lnx_calx_txdcc_pdiv_hg
                            154 	.globl _lnx_calx_txdcc_pdiv
                            155 	.globl _lnx_spdoft_tx_preset_index_lane
                            156 	.globl _lnx_cal_sellv_rxeomclk
                            157 	.globl _lnx_cal_sellv_rxsampler
                            158 	.globl _lnx_cal_sellv_txpre
                            159 	.globl _lnx_cal_sellv_rxdataclk
                            160 	.globl _lnx_cal_sellv_txclk
                            161 	.globl _lnx_cal_sellv_txdata
                            162 	.globl _lnx_cal_align90_gm
                            163 	.globl _lnx_cal_align90_dac
                            164 	.globl _lnx_cal_align90_dummy_clk
                            165 	.globl _lnx_cal_eom_dpher
                            166 	.globl _lnx_cal_vdda_dll_eom_sel
                            167 	.globl _lnx_cal_dll_eom_gmsel
                            168 	.globl _lnx_cal_vdda_dll_sel
                            169 	.globl _lnx_cal_dll_gmsel
                            170 	.globl _lnx_cal_rxdcc_eom_hg
                            171 	.globl _lnx_cal_rxdcc_eom
                            172 	.globl _lnx_cal_rxdcc_data_hg
                            173 	.globl _lnx_cal_rxdcc_data
                            174 	.globl _lnx_cal_rxdcc_dll_hg
                            175 	.globl _lnx_cal_rxdcc_dll
                            176 	.globl _lnx_cal_txdcc_hg
                            177 	.globl _lnx_cal_txdcc
                            178 	.globl _lnx_cal_txdcc_pdiv_hg
                            179 	.globl _lnx_cal_txdcc_pdiv
                            180 	.globl _cmx_cal_sllp_dac_fine_ring
                            181 	.globl _cmx_cal_pll_sllp_dac_coarse_ring
                            182 	.globl _cmx_cal_pll_speed_ring
                            183 	.globl _cmx_cal_plldcc
                            184 	.globl _cmx_cal_lccap_lsb
                            185 	.globl _cmx_cal_lccap_msb
                            186 	.globl _cmx_cal_lcvco_dac_msb
                            187 	.globl _cmx_cal_lcvco_dac_lsb
                            188 	.globl _cmx_cal_lcvco_dac
                            189 	.globl _local_tx_preset_tb
                            190 	.globl _train_g0_index
                            191 	.globl _train_g1_index
                            192 	.globl _train_gn1_index
                            193 	.globl _phase_save
                            194 	.globl _txffe_save
                            195 	.globl _rc_save
                            196 	.globl _phy_mode_lane_table
                            197 	.globl _speedtable
                            198 	.globl _min_gen
                            199 	.globl _max_gen
                            200 	.globl _phy_mode_cmn_table
                            201 	.globl _ring_speedtable
                            202 	.globl _lc_speedtable
                            203 	.globl _TXTRAIN_IF_REG0
                            204 	.globl _CDS_READ_MISC1
                            205 	.globl _CDS_READ_MISC0
                            206 	.globl _DFE_READ_F0D_RIGHT_ODD
                            207 	.globl _DFE_READ_F0D_RIGHT_EVEN
                            208 	.globl _DFE_READ_F0D_LEFT_ODD
                            209 	.globl _DFE_READ_F0D_LEFT_EVEN
                            210 	.globl _DFE_READ_F0D_ODD
                            211 	.globl _DFE_READ_F0D_EVEN
                            212 	.globl _DFE_READ_F0B_ODD
                            213 	.globl _DFE_READ_F0B_EVEN
                            214 	.globl _DFE_READ_F0A_ODD
                            215 	.globl _DFE_READ_F0A_EVEN
                            216 	.globl _DFE_READ_ODD_REG8
                            217 	.globl _DFE_READ_EVEN_REG8
                            218 	.globl _DFE_READ_ODD_REG7
                            219 	.globl _DFE_READ_ODD_REG6
                            220 	.globl _DFE_READ_ODD_REG5
                            221 	.globl _DFE_READ_ODD_REG4
                            222 	.globl _DFE_READ_ODD_REG3
                            223 	.globl _DFE_READ_ODD_REG2
                            224 	.globl _DFE_READ_ODD_REG1
                            225 	.globl _DFE_READ_ODD_REG0
                            226 	.globl _DFE_READ_EVEN_REG7
                            227 	.globl _DFE_READ_EVEN_REG6
                            228 	.globl _DFE_READ_EVEN_REG5
                            229 	.globl _DFE_READ_EVEN_REG4
                            230 	.globl _DFE_READ_EVEN_REG3
                            231 	.globl _DFE_READ_EVEN_REG2
                            232 	.globl _DFE_READ_EVEN_REG1
                            233 	.globl _DFE_READ_EVEN_REG0
                            234 	.globl _TX_TRAIN_IF_REG8
                            235 	.globl _TX_TRAIN_CTRL_LANE
                            236 	.globl _TX_TRAIN_IF_REG7
                            237 	.globl _TX_TRAIN_IF_REG6
                            238 	.globl _TX_TRAIN_IF_REG5
                            239 	.globl _TX_TRAIN_IF_REG4
                            240 	.globl _TRX_TRAIN_IF_INTERRUPT_CLEAR_LANE
                            241 	.globl _TRX_TRAIN_IF_INTERRUPT_MASK0_LANE
                            242 	.globl _TRX_TRAIN_IF_INTERRUPT_LANE
                            243 	.globl _TX_AMP_CTRL_REG0
                            244 	.globl _TX_DRV_RD_OUT_REG0
                            245 	.globl _LINK_TRAIN_MODE0
                            246 	.globl _TX_EMPH_CTRL_REG0
                            247 	.globl _TX_TRAIN_DEFAULT_REG5
                            248 	.globl _TX_TRAIN_DEFAULT_REG4
                            249 	.globl _TX_TRAIN_DEFAULT_REG3
                            250 	.globl _TX_TRAIN_DEFAULT_REG2
                            251 	.globl _TX_TRAIN_DEFAULT_REG1
                            252 	.globl _TX_TRAIN_DEFAULT_REG0
                            253 	.globl _TX_TRAIN_DRIVER_REG2
                            254 	.globl _TX_TRAIN_DRIVER_REG1
                            255 	.globl _TX_TRAIN_DRIVER_REG0
                            256 	.globl _TX_TRAIN_PATTTERN_REG0
                            257 	.globl _TX_TRAIN_IF_REG3
                            258 	.globl _TX_TRAIN_IF_REG2
                            259 	.globl _TX_TRAIN_IF_REG1
                            260 	.globl _TX_TRAIN_IF_REG0
                            261 	.globl _DME_DEC_REG1
                            262 	.globl _DME_DEC_REG0
                            263 	.globl _DME_ENC_REG2
                            264 	.globl _DME_ENC_REG1
                            265 	.globl _DME_ENC_REG0
                            266 	.globl _END_XDAT_CMN
                            267 	.globl _MCU_INFO_13
                            268 	.globl _MCU_INFO_12
                            269 	.globl _MCU_INFO_5
                            270 	.globl _MCU_INFO_4
                            271 	.globl _SYNC_INFO
                            272 	.globl _CDS_EYE_CLK_THR
                            273 	.globl _TX_SAVE_4
                            274 	.globl _TX_SAVE_3
                            275 	.globl _TX_SAVE_2
                            276 	.globl _TX_SAVE_1
                            277 	.globl _TX_SAVE_0
                            278 	.globl _ETH_PRESET1_TB
                            279 	.globl _ETH_PRESET0_TB
                            280 	.globl _SAS_PRESET2_TB
                            281 	.globl _SAS_PRESET1_TB
                            282 	.globl _SAS_PRESET0_TB
                            283 	.globl _G_SELLV_RXSAMPLER
                            284 	.globl _G_SELLV_RXDATACLK
                            285 	.globl _G_SELLV_RXEOMCLK
                            286 	.globl _G_SELLV_TXPRE
                            287 	.globl _G_SELLV_TXDATA
                            288 	.globl _G_SELLV_TXCLK
                            289 	.globl _TIMER_SEL3
                            290 	.globl _TIMER_SEL2
                            291 	.globl _TIMER_SEL1
                            292 	.globl _MCU_CONFIG1
                            293 	.globl _LOOP_CNTS
                            294 	.globl _CAL_DATA1
                            295 	.globl _MCU_CONFIG
                            296 	.globl _CAL_STATUS_READ
                            297 	.globl _CAL_TIME_OUT_AND_DIS
                            298 	.globl _CON_CAL_STEP_SIZE5
                            299 	.globl _CON_CAL_STEP_SIZE4
                            300 	.globl _CON_CAL_STEP_SIZE3
                            301 	.globl _CON_CAL_STEP_SIZE2
                            302 	.globl _CON_CAL_STEP_SIZE1
                            303 	.globl _CONTROL_CONFIG9
                            304 	.globl _CONTROL_CONFIG8
                            305 	.globl _TRAIN_IF_CONFIG
                            306 	.globl _CAL_DATA0
                            307 	.globl _CONTROL_CONFIG7
                            308 	.globl _CONTROL_CONFIG6
                            309 	.globl _CONTROL_CONFIG5
                            310 	.globl _CONTROL_CONFIG4
                            311 	.globl _CONTROL_CONFIG3
                            312 	.globl _CONTROL_CONFIG2
                            313 	.globl _CONTROL_CONFIG1
                            314 	.globl _CONTROL_CONFIG0
                            315 	.globl _FW_REV
                            316 	.globl _CID_REG1
                            317 	.globl _CID_REG0
                            318 	.globl _CMN_MCU_REG
                            319 	.globl _SET_LANE_ISR
                            320 	.globl _CMN_ISR_MASK_1
                            321 	.globl _CMN_ISR_1
                            322 	.globl _CMN_MCU_TIMER3_CONTROL
                            323 	.globl _CMN_MCU_TIMER2_CONTROL
                            324 	.globl _CMN_MCU_TIMER1_CONTROL
                            325 	.globl _CMN_MCU_TIMER0_CONTROL
                            326 	.globl _CMN_MCU_TIMER_CTRL_5_LANE
                            327 	.globl _CMN_MCU_TIMER_CTRL_4_LANE
                            328 	.globl _CMN_MCU_TIMER_CTRL_3_LANE
                            329 	.globl _CMN_MCU_TIMER_CTRL_2_LANE
                            330 	.globl _CMN_MCU_TIMER_CONTROL
                            331 	.globl _CMN_CACHE_DEBUG1
                            332 	.globl _CMN_MCU_GPIO
                            333 	.globl _CMN_ISR_CLEAR_2
                            334 	.globl _CMN_ISR_MASK_2
                            335 	.globl _CMN_ISR_2
                            336 	.globl _MCU_INT_ADDR
                            337 	.globl _CMN_CACHE_DEBUG0
                            338 	.globl _MCU_SDT_CMN
                            339 	.globl _XDATA_MEM_CHECKSUM_CMN_2
                            340 	.globl _XDATA_MEM_CHECKSUM_CMN_1
                            341 	.globl _XDATA_MEM_CHECKSUM_CMN_0
                            342 	.globl _TEST5
                            343 	.globl _PM_CMN_REG2
                            344 	.globl _INPUT_CMN_PIN_REG3
                            345 	.globl __FIELDNAME_
                            346 	.globl _CMN_CALIBRATION
                            347 	.globl _OUTPUT_CMN_PIN_REG0
                            348 	.globl _SPD_CMN_REG1
                            349 	.globl _CLKGEN_CMN_REG1
                            350 	.globl _PLLCAL_REG1
                            351 	.globl _PLLCAL_REG0
                            352 	.globl _ANA_TSEN_CONTROL
                            353 	.globl _INPUT_CMN_PIN_REG2
                            354 	.globl _INPUT_CMN_PIN_REG1
                            355 	.globl _INPUT_CMN_PIN_REG0
                            356 	.globl _PM_CMN_REG1
                            357 	.globl _SYSTEM
                            358 	.globl _TEST4
                            359 	.globl _TEST3
                            360 	.globl _TEST2
                            361 	.globl _TEST1
                            362 	.globl _TEST0
                            363 	.globl _MCU_SYNC2
                            364 	.globl _MCU_SYNC1
                            365 	.globl _MEM_IRQ_CLEAR
                            366 	.globl _APB_CONTROL_REG
                            367 	.globl _ANA_IF_CMN_REG0
                            368 	.globl _MEM_IRQ_MASK
                            369 	.globl _MEM_IRQ
                            370 	.globl _ANA_IF_CMN_REG1
                            371 	.globl _MEM_CMN_ECC_ERR_ADDRESS0
                            372 	.globl _MCU_INFO_3
                            373 	.globl _MCU_INFO_2
                            374 	.globl _MCU_INFO_1
                            375 	.globl _MCU_INFO_0
                            376 	.globl _MEMORY_CONTROL_4
                            377 	.globl _MEMORY_CONTROL_3
                            378 	.globl _MEMORY_CONTROL_2
                            379 	.globl _MEMORY_CONTROL_1
                            380 	.globl _MEMORY_CONTROL_0
                            381 	.globl _MCU_DEBUG1
                            382 	.globl _MCU_DEBUG0
                            383 	.globl _MCU_CONTROL_4
                            384 	.globl _MCU_CONTROL_3
                            385 	.globl _MCU_CONTROL_2
                            386 	.globl _MCU_CONTROL_1
                            387 	.globl _MCU_CONTROL_0
                            388 	.globl _GLOB_L1_SUBSTATES_CFG
                            389 	.globl _GLOB_PIPE_REVISION
                            390 	.globl _GLOB_BIST_DATA_HI
                            391 	.globl _GLOB_BIST_SEQR_CFG
                            392 	.globl _GLOB_BIST_RESULT
                            393 	.globl _GLOB_BIST_MASK
                            394 	.globl _GLOB_BIST_START
                            395 	.globl _GLOB_BIST_LANE_TYPE
                            396 	.globl _GLOB_BIST_CTRL
                            397 	.globl _GLOB_DP_BAL_CFG4
                            398 	.globl _GLOB_DP_BAL_CFG2
                            399 	.globl _GLOB_DP_BAL_CFG0
                            400 	.globl _GLOB_PM_DP_CTRL
                            401 	.globl _GLOB_COUNTER_HI
                            402 	.globl _GLOB_COUNTER_CTRL
                            403 	.globl _GLOB_PM_CFG0
                            404 	.globl _GLOB_DP_SAL_CFG5
                            405 	.globl _GLOB_DP_SAL_CFG3
                            406 	.globl _GLOB_DP_SAL_CFG1
                            407 	.globl _GLOB_DP_SAL_CFG
                            408 	.globl _GLOB_MISC_CTRL
                            409 	.globl _GLOB_CLK_SRC_HI
                            410 	.globl _GLOB_CLK_SRC_LO
                            411 	.globl _GLOB_RST_CLK_CTRL
                            412 	.globl _DFE_STATIC_REG6
                            413 	.globl _DFE_STATIC_REG5
                            414 	.globl _DFE_STATIC_REG4
                            415 	.globl _DFE_STATIC_REG3
                            416 	.globl _DFE_STATIC_REG1
                            417 	.globl _DFE_STATIC_REG0
                            418 	.globl _RX_CMN_0
                            419 	.globl _SRIS_REG1
                            420 	.globl _SRIS_REG0
                            421 	.globl _DTX_PHY_ALIGN_REG2
                            422 	.globl _DTX_PHY_ALIGN_REG1
                            423 	.globl _DTX_PHY_ALIGN_REG0
                            424 	.globl _DTX_REG4
                            425 	.globl _DTX_REG3
                            426 	.globl _DTX_REG2
                            427 	.globl _DTX_REG1
                            428 	.globl _DTX_REG0
                            429 	.globl _TX_CMN_REG
                            430 	.globl _END_XDAT_LANE
                            431 	.globl _TRAIN_CONTROL_17
                            432 	.globl _TRAIN_CONTROL_16
                            433 	.globl _TRAIN_CONTROL_15
                            434 	.globl _TRAIN_CONTROL_14
                            435 	.globl _TRAIN_CONTROL_13
                            436 	.globl _ESM_ERR_N_CNT_LOW_LANE
                            437 	.globl _ESM_POP_N_CNT_LOW_LANE
                            438 	.globl _TRAIN_CONTROL_12
                            439 	.globl _TRAIN_CONTROL_11
                            440 	.globl _TRAIN_CONTROL_10
                            441 	.globl _TRAIN_CONTROL_9
                            442 	.globl _TRAIN_CONTROL_8
                            443 	.globl _TRAIN_CONTROL_7
                            444 	.globl _TRAIN_CONTROL_6
                            445 	.globl _TRAIN_CONTROL_5
                            446 	.globl _TRAIN_CONTROL_4
                            447 	.globl _TRAIN_CONTROL_3
                            448 	.globl _ESM_ERR_POP_CNT_HIGH_LANE
                            449 	.globl _ESM_ERR_P_CNT_LOW_LANE
                            450 	.globl _ESM_POP_P_CNT_LOW_LANE
                            451 	.globl _CDS_CTRL_REG1
                            452 	.globl _CDS_CTRL_REG0
                            453 	.globl _DFE_CONTROL_11
                            454 	.globl _DFE_CONTROL_10
                            455 	.globl _DFE_CONTROL_9
                            456 	.globl _DFE_CONTROL_8
                            457 	.globl _DFE_CONTROL_7
                            458 	.globl _DFE_TEST_5
                            459 	.globl _DFE_TEST_4
                            460 	.globl _DFE_TEST_1
                            461 	.globl _DFE_TEST_0
                            462 	.globl _DFE_CONTROL_6
                            463 	.globl _TRAIN_PARA_3
                            464 	.globl _TRAIN_PARA_2
                            465 	.globl _TRAIN_PARA_1
                            466 	.globl _TRAIN_PARA_0
                            467 	.globl _DLL_CAL
                            468 	.globl _RPTA_CONFIG_1
                            469 	.globl _RPTA_CONFIG_0
                            470 	.globl _TRAIN_CONTROL_2
                            471 	.globl _TRAIN_CONTROL_1
                            472 	.globl _TRAIN_CONTROL_0
                            473 	.globl _DFE_CONTROL_5
                            474 	.globl _DFE_CONTROL_4
                            475 	.globl _DFE_CONTROL_3
                            476 	.globl _DFE_CONTROL_2
                            477 	.globl _DFE_CONTROL_1
                            478 	.globl _DFE_CONTROL_0
                            479 	.globl _TRX_TRAIN_IF_TIMERS_ENABLE_LANE
                            480 	.globl _TRX_TRAIN_IF_TIMERS2_LANE
                            481 	.globl _TRX_TRAIN_IF_TIMERS1_LANE
                            482 	.globl _PHY_LOCAL_VALUE_LANE
                            483 	.globl _PHY_REMOTE_CTRL_VALUE_LANE
                            484 	.globl _PHY_REMOTE_CTRL_COMMAND_LANE
                            485 	.globl _CAL_SAVE_DATA3_LANE
                            486 	.globl _CAL_SAVE_DATA2_LANE
                            487 	.globl _CAL_SAVE_DATA1_LANE
                            488 	.globl _CAL_CTRL4_LANE
                            489 	.globl _CAL_CTRL3_LANE
                            490 	.globl _CAL_CTRL2_LANE
                            491 	.globl _CAL_CTRL1_LANE
                            492 	.globl _LANE_MARGIN_REG0
                            493 	.globl _EOM_VLD_REG4
                            494 	.globl _EOM_REG0
                            495 	.globl _EOM_ERR_REG3
                            496 	.globl _EOM_ERR_REG2
                            497 	.globl _EOM_ERR_REG1
                            498 	.globl _EOM_ERR_REG0
                            499 	.globl _EOM_VLD_REG3
                            500 	.globl _EOM_VLD_REG2
                            501 	.globl _EOM_VLD_REG1
                            502 	.globl _EOM_VLD_REG0
                            503 	.globl _DFE_STATIC_LANE_REG6
                            504 	.globl _DFE_STATIC_LANE_REG5
                            505 	.globl _DFE_STATIC_LANE_REG4
                            506 	.globl _DFE_STATIC_LANE_REG3
                            507 	.globl _DFE_STATIC_LANE_REG1
                            508 	.globl _DFE_STATIC_LANE_REG0
                            509 	.globl _DFE_DCE_REG0
                            510 	.globl _CAL_OFST_REG2
                            511 	.globl _CAL_OFST_REG1
                            512 	.globl _CAL_OFST_REG0
                            513 	.globl _DFE_READ_ODD_2C_REG8
                            514 	.globl _DFE_READ_EVEN_2C_REG8
                            515 	.globl _DFE_READ_ODD_2C_REG7
                            516 	.globl _DFE_READ_ODD_2C_REG6
                            517 	.globl _DFE_READ_ODD_2C_REG5
                            518 	.globl _DFE_READ_ODD_2C_REG4
                            519 	.globl _DFE_READ_ODD_2C_REG3
                            520 	.globl _DFE_READ_ODD_2C_REG2
                            521 	.globl _DFE_READ_ODD_2C_REG1
                            522 	.globl _DFE_READ_ODD_2C_REG0
                            523 	.globl _DFE_READ_EVEN_2C_REG7
                            524 	.globl _DFE_READ_EVEN_2C_REG6
                            525 	.globl _DFE_READ_EVEN_2C_REG5
                            526 	.globl _DFE_READ_EVEN_2C_REG4
                            527 	.globl _DFE_READ_EVEN_2C_REG3
                            528 	.globl _DFE_READ_EVEN_2C_REG2
                            529 	.globl _DFE_READ_EVEN_2C_REG1
                            530 	.globl _DFE_READ_EVEN_2C_REG0
                            531 	.globl _DFE_READ_ODD_SM_REG8
                            532 	.globl _DFE_READ_EVEN_SM_REG8
                            533 	.globl _DFE_READ_ODD_SM_REG7
                            534 	.globl _DFE_READ_ODD_SM_REG6
                            535 	.globl _DFE_READ_ODD_SM_REG5
                            536 	.globl _DFE_READ_ODD_SM_REG4
                            537 	.globl _DFE_READ_ODD_SM_REG3
                            538 	.globl _DFE_READ_ODD_SM_REG2
                            539 	.globl _DFE_READ_ODD_SM_REG1
                            540 	.globl _DFE_READ_ODD_SM_REG0
                            541 	.globl _DFE_READ_EVEN_SM_REG7
                            542 	.globl _DFE_READ_EVEN_SM_REG6
                            543 	.globl _DFE_READ_EVEN_SM_REG5
                            544 	.globl _DFE_READ_EVEN_SM_REG4
                            545 	.globl _DFE_READ_EVEN_SM_REG3
                            546 	.globl _DFE_READ_EVEN_SM_REG2
                            547 	.globl _DFE_READ_EVEN_SM_REG1
                            548 	.globl _DFE_READ_EVEN_SM_REG0
                            549 	.globl _DFE_FEXT_ODD_REG7
                            550 	.globl _DFE_FEXT_ODD_REG6
                            551 	.globl _DFE_FEXT_ODD_REG5
                            552 	.globl _DFE_FEXT_ODD_REG4
                            553 	.globl _DFE_FEXT_ODD_REG3
                            554 	.globl _DFE_FEXT_ODD_REG2
                            555 	.globl _DFE_FEXT_ODD_REG1
                            556 	.globl _DFE_FEXT_ODD_REG0
                            557 	.globl _DFE_FEXT_EVEN_REG7
                            558 	.globl _DFE_FEXT_EVEN_REG6
                            559 	.globl _DFE_FEXT_EVEN_REG5
                            560 	.globl _DFE_FEXT_EVEN_REG4
                            561 	.globl _DFE_FEXT_EVEN_REG3
                            562 	.globl _DFE_FEXT_EVEN_REG2
                            563 	.globl _DFE_FEXT_EVEN_REG1
                            564 	.globl _DFE_FEXT_EVEN_REG0
                            565 	.globl _DFE_DC_ODD_REG8
                            566 	.globl _DFE_DC_EVEN_REG8
                            567 	.globl _DFE_FEN_ODD_REG
                            568 	.globl _DFE_FEN_EVEN_REG
                            569 	.globl _DFE_STEP_REG1
                            570 	.globl _DFE_STEP_REG0
                            571 	.globl _DFE_ANA_REG1
                            572 	.globl _DFE_ANA_REG0
                            573 	.globl _DFE_CTRL_REG4
                            574 	.globl _RX_EQ_CLK_CTRL
                            575 	.globl _DFE_CTRL_REG3
                            576 	.globl _DFE_CTRL_REG2
                            577 	.globl _DFE_CTRL_REG1
                            578 	.globl _DFE_CTRL_REG0
                            579 	.globl _PT_COUNTER2
                            580 	.globl _PT_COUNTER1
                            581 	.globl _PT_COUNTER0
                            582 	.globl _PT_USER_PATTERN2
                            583 	.globl _PT_USER_PATTERN1
                            584 	.globl _PT_USER_PATTERN0
                            585 	.globl _PT_CONTROL1
                            586 	.globl _PT_CONTROL0
                            587 	.globl _XDATA_MEM_CHECKSUM_LANE1
                            588 	.globl _XDATA_MEM_CHECKSUM_LANE0
                            589 	.globl _MEM_ECC_ERR_ADDRESS0
                            590 	.globl _MCU_COMMAND0
                            591 	.globl _MCU_INT_CONTROL_13
                            592 	.globl _MCU_WDT_LANE
                            593 	.globl _MCU_IRQ_ISR_LANE
                            594 	.globl _ANA_IF_DFEO_REG0
                            595 	.globl _ANA_IF_DFEE_REG0
                            596 	.globl _ANA_IF_TRX_REG0
                            597 	.globl _EXT_INT_CONTROL
                            598 	.globl _MCU_DEBUG_LANE
                            599 	.globl _MCU_DEBUG3_LANE
                            600 	.globl _MCU_DEBUG2_LANE
                            601 	.globl _MCU_DEBUG1_LANE
                            602 	.globl _MCU_DEBUG0_LANE
                            603 	.globl _MCU_TIMER_CTRL_7_LANE
                            604 	.globl _MCU_TIMER_CTRL_6_LANE
                            605 	.globl _MCU_TIMER_CTRL_5_LANE
                            606 	.globl _MCU_TIMER_CTRL_4_LANE
                            607 	.globl _MCU_TIMER_CTRL_3_LANE
                            608 	.globl _MCU_TIMER_CTRL_2_LANE
                            609 	.globl _MCU_TIMER_CTRL_1_LANE
                            610 	.globl _MCU_MEM_REG2_LANE
                            611 	.globl _MCU_MEM_REG1_LANE
                            612 	.globl _MCU_IRQ_MASK_LANE
                            613 	.globl _MCU_IRQ_LANE
                            614 	.globl _MCU_TIMER3_CONTROL
                            615 	.globl _MCU_TIMER2_CONTROL
                            616 	.globl _MCU_TIMER1_CONTROL
                            617 	.globl _MCU_TIMER0_CONTROL
                            618 	.globl _MCU_TIMER_CONTROL
                            619 	.globl _MCU_INT12_CONTROL
                            620 	.globl _MCU_INT11_CONTROL
                            621 	.globl _MCU_INT10_CONTROL
                            622 	.globl _MCU_INT9_CONTROL
                            623 	.globl _MCU_INT8_CONTROL
                            624 	.globl _MCU_INT7_CONTROL
                            625 	.globl _MCU_INT6_CONTROL
                            626 	.globl _MCU_INT5_CONTROL
                            627 	.globl _MCU_INT4_CONTROL
                            628 	.globl _MCU_INT3_CONTROL
                            629 	.globl _MCU_INT2_CONTROL
                            630 	.globl _MCU_INT1_CONTROL
                            631 	.globl _MCU_INT0_CONTROL
                            632 	.globl _MCU_STATUS3_LANE
                            633 	.globl _MCU_STATUS2_LANE
                            634 	.globl _MCU_STATUS1_LANE
                            635 	.globl _MCU_STATUS0_LANE
                            636 	.globl _LANE_SYSTEM0
                            637 	.globl _CACHE_DEBUG1
                            638 	.globl _CACHE_DEBUG0
                            639 	.globl _MCU_GPIO
                            640 	.globl _MCU_CONTROL_LANE
                            641 	.globl _LANE_32G_PRESET_CFG16_LANE
                            642 	.globl _LANE_32G_PRESET_CFG14_LANE
                            643 	.globl _LANE_32G_PRESET_CFG12_LANE
                            644 	.globl _LANE_32G_PRESET_CFG10_LANE
                            645 	.globl _LANE_32G_PRESET_CFG8_LANE
                            646 	.globl _LANE_32G_PRESET_CFG6_LANE
                            647 	.globl _LANE_32G_PRESET_CFG4_LANE
                            648 	.globl _LANE_32G_PRESET_CFG2_LANE
                            649 	.globl _LANE_32G_PRESET_CFG0_LANE
                            650 	.globl _LANE_EQ_32G_CFG0_LANE
                            651 	.globl _LANE_16G_PRESET_CFG16_LANE
                            652 	.globl _LANE_16G_PRESET_CFG14_LANE
                            653 	.globl _LANE_16G_PRESET_CFG12_LANE
                            654 	.globl _LANE_16G_PRESET_CFG10_LANE
                            655 	.globl _LANE_16G_PRESET_CFG8_LANE
                            656 	.globl _LANE_16G_PRESET_CFG6_LANE
                            657 	.globl _LANE_16G_PRESET_CFG4_LANE
                            658 	.globl _LANE_16G_PRESET_CFG2_LANE
                            659 	.globl _LANE_16G_PRESET_CFG0_LANE
                            660 	.globl _LANE_EQ_16G_CFG0_LANE
                            661 	.globl _LANE_REMOTE_SET_LANE
                            662 	.globl _LANE_COEFF_MAX0_LANE
                            663 	.globl _LANE_PRESET_CFG16_LANE
                            664 	.globl _LANE_PRESET_CFG14_LANE
                            665 	.globl _LANE_PRESET_CFG12_LANE
                            666 	.globl _LANE_PRESET_CFG10_LANE
                            667 	.globl _LANE_PRESET_CFG8_LANE
                            668 	.globl _LANE_PRESET_CFG6_LANE
                            669 	.globl _LANE_PRESET_CFG4_LANE
                            670 	.globl _LANE_PRESET_CFG2_LANE
                            671 	.globl _LANE_PRESET_CFG0_LANE
                            672 	.globl _LANE_EQ_CFG1_LANE
                            673 	.globl _LANE_EQ_CFG0_LANE
                            674 	.globl _LANE_USB_DP_CFG2_LANE
                            675 	.globl _LANE_USB_DP_CFG1_LANE
                            676 	.globl _LANE_DP_PIE8_CFG0_LANE
                            677 	.globl _LANE_CFG_STATUS3_LANE
                            678 	.globl _LANE_CFG4
                            679 	.globl _LANE_CFG2_LANE
                            680 	.globl _LANE_CFG_STATUS2_LANE
                            681 	.globl _LANE_STATUS0
                            682 	.globl _LANE_CFG0
                            683 	.globl _SQ_REG0
                            684 	.globl _DTL_REG3
                            685 	.globl _DTL_REG2
                            686 	.globl _DTL_REG1
                            687 	.globl _DTL_REG0
                            688 	.globl _RX_LANE_INTERRUPT_REG1
                            689 	.globl _RX_CALIBRATION_REG
                            690 	.globl _INPUT_RX_PIN_REG3_LANE
                            691 	.globl _RX_DATA_PATH_REG
                            692 	.globl _RX_LANE_INTERRUPT_MASK
                            693 	.globl _RX_LANE_INTERRUPT
                            694 	.globl _CDR_LOCK_REG
                            695 	.globl _FRAME_SYNC_DET_REG6
                            696 	.globl _FRAME_SYNC_DET_REG5
                            697 	.globl _FRAME_SYNC_DET_REG4
                            698 	.globl _FRAME_SYNC_DET_REG3
                            699 	.globl _FRAME_SYNC_DET_REG2
                            700 	.globl _FRAME_SYNC_DET_REG1
                            701 	.globl _FRAME_SYNC_DET_REG0
                            702 	.globl _CLKGEN_RX_LANE_REG1_LANE
                            703 	.globl _DIG_RX_RSVD_REG0
                            704 	.globl _SPD_CTRL_RX_LANE_REG1_LANE
                            705 	.globl _INPUT_RX_PIN_REG2_LANE
                            706 	.globl _INPUT_RX_PIN_REG1_LANE
                            707 	.globl _INPUT_RX_PIN_REG0_LANE
                            708 	.globl _RX_SYSTEM_LANE
                            709 	.globl _PM_CTRL_RX_LANE_REG1_LANE
                            710 	.globl _MON_TOP
                            711 	.globl _ANALOG_TX_REALTIME_REG_1
                            712 	.globl _SPD_CTRL_INTERRUPT_CLEAR_REG1_LANE
                            713 	.globl _PM_CTRL_INTERRUPT_ISR_REG1_LANE
                            714 	.globl __FIELDNAME__LANE
                            715 	.globl _INPUT_TX_PIN_REG5_LANE
                            716 	.globl _DIG_TX_RSVD_REG0
                            717 	.globl _TX_CALIBRATION_LANE
                            718 	.globl _INPUT_TX_PIN_REG4_LANE
                            719 	.globl _TX_SYSTEM_LANE
                            720 	.globl _SPD_CTRL_TX_LANE_REG1_LANE
                            721 	.globl _SPD_CTRL_INTERRUPT_REG2
                            722 	.globl _SPD_CTRL_INTERRUPT_REG1_LANE
                            723 	.globl _TX_SPEED_CONVERT_LANE
                            724 	.globl _CLKGEN_TX_LANE_REG1_LANE
                            725 	.globl _PM_CTRL_INTERRUPT_REG2
                            726 	.globl _PM_CTRL_INTERRUPT_REG1_LANE
                            727 	.globl _INPUT_TX_PIN_REG3_LANE
                            728 	.globl _INPUT_TX_PIN_REG2_LANE
                            729 	.globl _INPUT_TX_PIN_REG1_LANE
                            730 	.globl _INPUT_TX_PIN_REG0_LANE
                            731 	.globl _PM_CTRL_TX_LANE_REG2_LANE
                            732 	.globl _PM_CTRL_TX_LANE_REG1_LANE
                            733 	.globl _UPHY14_CMN_ANAREG_TOP_214
                            734 	.globl _UPHY14_CMN_ANAREG_TOP_213
                            735 	.globl _UPHY14_CMN_ANAREG_TOP_212
                            736 	.globl _UPHY14_CMN_ANAREG_TOP_211
                            737 	.globl _UPHY14_CMN_ANAREG_TOP_210
                            738 	.globl _UPHY14_CMN_ANAREG_TOP_209
                            739 	.globl _UPHY14_CMN_ANAREG_TOP_208
                            740 	.globl _UPHY14_CMN_ANAREG_TOP_207
                            741 	.globl _UPHY14_CMN_ANAREG_TOP_206
                            742 	.globl _UPHY14_CMN_ANAREG_TOP_205
                            743 	.globl _UPHY14_CMN_ANAREG_TOP_204
                            744 	.globl _UPHY14_CMN_ANAREG_TOP_203
                            745 	.globl _UPHY14_CMN_ANAREG_TOP_202
                            746 	.globl _UPHY14_CMN_ANAREG_TOP_201
                            747 	.globl _UPHY14_CMN_ANAREG_TOP_200
                            748 	.globl _UPHY14_CMN_ANAREG_TOP_199
                            749 	.globl _UPHY14_CMN_ANAREG_TOP_198
                            750 	.globl _UPHY14_CMN_ANAREG_TOP_197
                            751 	.globl _UPHY14_CMN_ANAREG_TOP_196
                            752 	.globl _UPHY14_CMN_ANAREG_TOP_195
                            753 	.globl _UPHY14_CMN_ANAREG_TOP_194
                            754 	.globl _UPHY14_CMN_ANAREG_TOP_193
                            755 	.globl _UPHY14_CMN_ANAREG_TOP_192
                            756 	.globl _UPHY14_CMN_ANAREG_TOP_191
                            757 	.globl _UPHY14_CMN_ANAREG_TOP_190
                            758 	.globl _UPHY14_CMN_ANAREG_TOP_189
                            759 	.globl _UPHY14_CMN_ANAREG_TOP_188
                            760 	.globl _UPHY14_CMN_ANAREG_TOP_187
                            761 	.globl _UPHY14_CMN_ANAREG_TOP_186
                            762 	.globl _UPHY14_CMN_ANAREG_TOP_185
                            763 	.globl _UPHY14_CMN_ANAREG_TOP_184
                            764 	.globl _UPHY14_CMN_ANAREG_TOP_183
                            765 	.globl _UPHY14_CMN_ANAREG_TOP_182
                            766 	.globl _UPHY14_CMN_ANAREG_TOP_181
                            767 	.globl _UPHY14_CMN_ANAREG_TOP_180
                            768 	.globl _UPHY14_CMN_ANAREG_TOP_179
                            769 	.globl _UPHY14_CMN_ANAREG_TOP_178
                            770 	.globl _UPHY14_CMN_ANAREG_TOP_177
                            771 	.globl _UPHY14_CMN_ANAREG_TOP_176
                            772 	.globl _UPHY14_CMN_ANAREG_TOP_175
                            773 	.globl _UPHY14_CMN_ANAREG_TOP_174
                            774 	.globl _UPHY14_CMN_ANAREG_TOP_173
                            775 	.globl _UPHY14_CMN_ANAREG_TOP_172
                            776 	.globl _UPHY14_CMN_ANAREG_TOP_171
                            777 	.globl _UPHY14_CMN_ANAREG_TOP_170
                            778 	.globl _UPHY14_CMN_ANAREG_TOP_169
                            779 	.globl _UPHY14_CMN_ANAREG_TOP_168
                            780 	.globl _UPHY14_CMN_ANAREG_TOP_167
                            781 	.globl _UPHY14_CMN_ANAREG_TOP_166
                            782 	.globl _UPHY14_CMN_ANAREG_TOP_165
                            783 	.globl _UPHY14_CMN_ANAREG_TOP_164
                            784 	.globl _UPHY14_CMN_ANAREG_TOP_163
                            785 	.globl _UPHY14_CMN_ANAREG_TOP_162
                            786 	.globl _UPHY14_CMN_ANAREG_TOP_161
                            787 	.globl _UPHY14_CMN_ANAREG_TOP_160
                            788 	.globl _UPHY14_CMN_ANAREG_TOP_159
                            789 	.globl _UPHY14_CMN_ANAREG_TOP_158
                            790 	.globl _UPHY14_CMN_ANAREG_TOP_157
                            791 	.globl _UPHY14_CMN_ANAREG_TOP_156
                            792 	.globl _UPHY14_CMN_ANAREG_TOP_155
                            793 	.globl _UPHY14_CMN_ANAREG_TOP_154
                            794 	.globl _UPHY14_CMN_ANAREG_TOP_153
                            795 	.globl _UPHY14_CMN_ANAREG_TOP_152
                            796 	.globl _UPHY14_CMN_ANAREG_TOP_151
                            797 	.globl _UPHY14_CMN_ANAREG_TOP_150
                            798 	.globl _UPHY14_CMN_ANAREG_TOP_149
                            799 	.globl _UPHY14_CMN_ANAREG_TOP_148
                            800 	.globl _UPHY14_CMN_ANAREG_TOP_147
                            801 	.globl _UPHY14_CMN_ANAREG_TOP_146
                            802 	.globl _UPHY14_CMN_ANAREG_TOP_145
                            803 	.globl _UPHY14_CMN_ANAREG_TOP_144
                            804 	.globl _UPHY14_CMN_ANAREG_TOP_143
                            805 	.globl _UPHY14_CMN_ANAREG_TOP_142
                            806 	.globl _UPHY14_CMN_ANAREG_TOP_141
                            807 	.globl _UPHY14_CMN_ANAREG_TOP_140
                            808 	.globl _UPHY14_CMN_ANAREG_TOP_139
                            809 	.globl _UPHY14_CMN_ANAREG_TOP_138
                            810 	.globl _UPHY14_CMN_ANAREG_TOP_137
                            811 	.globl _UPHY14_CMN_ANAREG_TOP_136
                            812 	.globl _UPHY14_CMN_ANAREG_TOP_135
                            813 	.globl _UPHY14_CMN_ANAREG_TOP_134
                            814 	.globl _UPHY14_CMN_ANAREG_TOP_133
                            815 	.globl _UPHY14_CMN_ANAREG_TOP_132
                            816 	.globl _UPHY14_CMN_ANAREG_TOP_131
                            817 	.globl _UPHY14_CMN_ANAREG_TOP_130
                            818 	.globl _UPHY14_CMN_ANAREG_TOP_129
                            819 	.globl _UPHY14_CMN_ANAREG_TOP_128
                            820 	.globl _ANA_DFEO_REG_0B
                            821 	.globl _ANA_DFEO_REG_0A
                            822 	.globl _ANA_DFEO_REG_09
                            823 	.globl _ANA_DFEO_REG_08
                            824 	.globl _ANA_DFEO_REG_07
                            825 	.globl _ANA_DFEO_REG_06
                            826 	.globl _ANA_DFEO_REG_05
                            827 	.globl _ANA_DFEO_REG_04
                            828 	.globl _ANA_DFEO_REG_03
                            829 	.globl _ANA_DFEO_REG_02
                            830 	.globl _ANA_DFEO_REG_01
                            831 	.globl _ANA_DFEO_REG_00
                            832 	.globl _ANA_DFEO_REG_27
                            833 	.globl _ANA_DFEO_REG_26
                            834 	.globl _ANA_DFEO_REG_25
                            835 	.globl _ANA_DFEO_REG_24
                            836 	.globl _ANA_DFEO_REG_23
                            837 	.globl _ANA_DFEO_REG_22
                            838 	.globl _ANA_DFEO_REG_21
                            839 	.globl _ANA_DFEO_REG_20
                            840 	.globl _ANA_DFEO_REG_1F
                            841 	.globl _ANA_DFEO_REG_1E
                            842 	.globl _ANA_DFEO_REG_1D
                            843 	.globl _ANA_DFEO_REG_1C
                            844 	.globl _ANA_DFEO_REG_1B
                            845 	.globl _ANA_DFEO_REG_1A
                            846 	.globl _ANA_DFEO_REG_19
                            847 	.globl _ANA_DFEO_REG_18
                            848 	.globl _ANA_DFEO_REG_17
                            849 	.globl _ANA_DFEO_REG_16
                            850 	.globl _ANA_DFEO_REG_15
                            851 	.globl _ANA_DFEO_REG_14
                            852 	.globl _ANA_DFEO_REG_13
                            853 	.globl _ANA_DFEO_REG_12
                            854 	.globl _ANA_DFEO_REG_11
                            855 	.globl _ANA_DFEO_REG_10
                            856 	.globl _ANA_DFEO_REG_0F
                            857 	.globl _ANA_DFEO_REG_0E
                            858 	.globl _ANA_DFEO_REG_0D
                            859 	.globl _ANA_DFEO_REG_0C
                            860 	.globl _ANA_DFEE_REG_1D
                            861 	.globl _ANA_DFEE_REG_1C
                            862 	.globl _ANA_DFEE_REG_1B
                            863 	.globl _ANA_DFEE_REG_1A
                            864 	.globl _ANA_DFEE_REG_19
                            865 	.globl _ANA_DFEE_REG_18
                            866 	.globl _ANA_DFEE_REG_17
                            867 	.globl _ANA_DFEE_REG_16
                            868 	.globl _ANA_DFEE_REG_15
                            869 	.globl _ANA_DFEE_REG_14
                            870 	.globl _ANA_DFEE_REG_13
                            871 	.globl _ANA_DFEE_REG_12
                            872 	.globl _ANA_DFEE_REG_11
                            873 	.globl _ANA_DFEE_REG_10
                            874 	.globl _ANA_DFEE_REG_0F
                            875 	.globl _ANA_DFEE_REG_0E
                            876 	.globl _ANA_DFEE_REG_0D
                            877 	.globl _ANA_DFEE_REG_0C
                            878 	.globl _ANA_DFEE_REG_0B
                            879 	.globl _ANA_DFEE_REG_0A
                            880 	.globl _ANA_DFEE_REG_09
                            881 	.globl _ANA_DFEE_REG_08
                            882 	.globl _ANA_DFEE_REG_07
                            883 	.globl _ANA_DFEE_REG_06
                            884 	.globl _ANA_DFEE_REG_05
                            885 	.globl _ANA_DFEE_REG_04
                            886 	.globl _ANA_DFEE_REG_03
                            887 	.globl _ANA_DFEE_REG_02
                            888 	.globl _ANA_DFEE_REG_01
                            889 	.globl _ANA_DFEE_REG_00
                            890 	.globl _ANA_DFEE_REG_27
                            891 	.globl _ANA_DFEE_REG_26
                            892 	.globl _ANA_DFEE_REG_25
                            893 	.globl _ANA_DFEE_REG_24
                            894 	.globl _ANA_DFEE_REG_23
                            895 	.globl _ANA_DFEE_REG_22
                            896 	.globl _ANA_DFEE_REG_21
                            897 	.globl _ANA_DFEE_REG_20
                            898 	.globl _ANA_DFEE_REG_1F
                            899 	.globl _ANA_DFEE_REG_1E
                            900 	.globl _UPHY14_TRX_ANAREG_BOT_32
                            901 	.globl _UPHY14_TRX_ANAREG_BOT_31
                            902 	.globl _UPHY14_TRX_ANAREG_BOT_30
                            903 	.globl _UPHY14_TRX_ANAREG_BOT_29
                            904 	.globl _UPHY14_TRX_ANAREG_BOT_28
                            905 	.globl _UPHY14_TRX_ANAREG_BOT_27
                            906 	.globl _UPHY14_TRX_ANAREG_BOT_26
                            907 	.globl _UPHY14_TRX_ANAREG_BOT_25
                            908 	.globl _UPHY14_TRX_ANAREG_BOT_24
                            909 	.globl _UPHY14_TRX_ANAREG_BOT_23
                            910 	.globl _UPHY14_TRX_ANAREG_BOT_22
                            911 	.globl _UPHY14_TRX_ANAREG_BOT_21
                            912 	.globl _UPHY14_TRX_ANAREG_BOT_20
                            913 	.globl _UPHY14_TRX_ANAREG_BOT_19
                            914 	.globl _UPHY14_TRX_ANAREG_BOT_18
                            915 	.globl _UPHY14_TRX_ANAREG_BOT_17
                            916 	.globl _UPHY14_TRX_ANAREG_BOT_16
                            917 	.globl _UPHY14_TRX_ANAREG_BOT_15
                            918 	.globl _UPHY14_TRX_ANAREG_BOT_14
                            919 	.globl _UPHY14_TRX_ANAREG_BOT_13
                            920 	.globl _UPHY14_TRX_ANAREG_BOT_12
                            921 	.globl _UPHY14_TRX_ANAREG_BOT_11
                            922 	.globl _UPHY14_TRX_ANAREG_BOT_10
                            923 	.globl _UPHY14_TRX_ANAREG_BOT_9
                            924 	.globl _UPHY14_TRX_ANAREG_BOT_8
                            925 	.globl _UPHY14_TRX_ANAREG_BOT_7
                            926 	.globl _UPHY14_TRX_ANAREG_BOT_6
                            927 	.globl _UPHY14_TRX_ANAREG_BOT_5
                            928 	.globl _UPHY14_TRX_ANAREG_BOT_4
                            929 	.globl _UPHY14_TRX_ANAREG_BOT_3
                            930 	.globl _UPHY14_TRX_ANAREG_BOT_2
                            931 	.globl _UPHY14_TRX_ANAREG_BOT_1
                            932 	.globl _UPHY14_TRX_ANAREG_BOT_0
                            933 	.globl _UPHY14_TRX_ANAREG_TOP_157
                            934 	.globl _UPHY14_TRX_ANAREG_TOP_156
                            935 	.globl _UPHY14_TRX_ANAREG_TOP_155
                            936 	.globl _UPHY14_TRX_ANAREG_TOP_154
                            937 	.globl _UPHY14_TRX_ANAREG_TOP_153
                            938 	.globl _UPHY14_TRX_ANAREG_TOP_152
                            939 	.globl _UPHY14_TRX_ANAREG_TOP_151
                            940 	.globl _UPHY14_TRX_ANAREG_TOP_150
                            941 	.globl _UPHY14_TRX_ANAREG_TOP_149
                            942 	.globl _UPHY14_TRX_ANAREG_TOP_148
                            943 	.globl _UPHY14_TRX_ANAREG_TOP_147
                            944 	.globl _UPHY14_TRX_ANAREG_TOP_146
                            945 	.globl _UPHY14_TRX_ANAREG_TOP_145
                            946 	.globl _UPHY14_TRX_ANAREG_TOP_144
                            947 	.globl _UPHY14_TRX_ANAREG_TOP_143
                            948 	.globl _UPHY14_TRX_ANAREG_TOP_142
                            949 	.globl _UPHY14_TRX_ANAREG_TOP_141
                            950 	.globl _UPHY14_TRX_ANAREG_TOP_140
                            951 	.globl _UPHY14_TRX_ANAREG_TOP_139
                            952 	.globl _UPHY14_TRX_ANAREG_TOP_138
                            953 	.globl _UPHY14_TRX_ANAREG_TOP_137
                            954 	.globl _UPHY14_TRX_ANAREG_TOP_136
                            955 	.globl _UPHY14_TRX_ANAREG_TOP_135
                            956 	.globl _UPHY14_TRX_ANAREG_TOP_134
                            957 	.globl _UPHY14_TRX_ANAREG_TOP_133
                            958 	.globl _UPHY14_TRX_ANAREG_TOP_132
                            959 	.globl _UPHY14_TRX_ANAREG_TOP_131
                            960 	.globl _UPHY14_TRX_ANAREG_TOP_130
                            961 	.globl _UPHY14_TRX_ANAREG_TOP_129
                            962 	.globl _UPHY14_TRX_ANAREG_TOP_128
                            963 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_143
                            964 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_142
                            965 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_141
                            966 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_140
                            967 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_139
                            968 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_138
                            969 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_137
                            970 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_136
                            971 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_135
                            972 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_134
                            973 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_133
                            974 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_132
                            975 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_131
                            976 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_130
                            977 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_129
                            978 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_128
                            979 	.globl _tx_train
                            980 	.globl _tx_train_initial
                            981 	.globl _tx_train_end
                            982 	.globl _tx_g0_train
                            983 	.globl _tx_gn1_train
                            984 	.globl _tx_g1_train
                            985 	.globl _g1n1_maxf0t
                            986 	.globl _g1n1_midpoint
                            987 	.globl _compare_g0
                            988 	.globl _compare_g1n1
                            989 	.globl _tx_train_dummy
                            990 	.globl _tx_reset
                            991 	.globl _update_g0
                            992 	.globl _update_gn1
                            993 	.globl _update_g1
                            994 ;--------------------------------------------------------
                            995 ; special function registers
                            996 ;--------------------------------------------------------
                            997 	.area RSEG    (ABS,DATA)
   0000                     998 	.org 0x0000
                    0080    999 _P0	=	0x0080
                    0082   1000 _DPL	=	0x0082
                    0083   1001 _DPH	=	0x0083
                    0086   1002 _WDTREL	=	0x0086
                    0087   1003 _PCON	=	0x0087
                    0088   1004 _TCON	=	0x0088
                    0089   1005 _TMOD	=	0x0089
                    008A   1006 _TL0	=	0x008a
                    008B   1007 _TL1	=	0x008b
                    008C   1008 _TH0	=	0x008c
                    008D   1009 _TH1	=	0x008d
                    008E   1010 _CKCON	=	0x008e
                    0090   1011 _P1	=	0x0090
                    0092   1012 _DPS	=	0x0092
                    0094   1013 _PSBANK	=	0x0094
                    0098   1014 _SCON	=	0x0098
                    0099   1015 _SBUF	=	0x0099
                    009A   1016 _IEN2	=	0x009a
                    00A0   1017 _P2	=	0x00a0
                    00A1   1018 _DMAS0	=	0x00a1
                    00A2   1019 _DMAS1	=	0x00a2
                    00A3   1020 _DMAS2	=	0x00a3
                    00A4   1021 _DMAT0	=	0x00a4
                    00A5   1022 _DMAT1	=	0x00a5
                    00A6   1023 _DMAT2	=	0x00a6
                    00A8   1024 _IEN0	=	0x00a8
                    00A9   1025 _IP0	=	0x00a9
                    00AA   1026 _S0RELL	=	0x00aa
                    00B0   1027 _P3	=	0x00b0
                    00B1   1028 _DMAC0	=	0x00b1
                    00B2   1029 _DMAC1	=	0x00b2
                    00B3   1030 _DMAC2	=	0x00b3
                    00B4   1031 _DMASEL	=	0x00b4
                    00B5   1032 _DMAM0	=	0x00b5
                    00B6   1033 _DMAM1	=	0x00b6
                    00B8   1034 _IEN1	=	0x00b8
                    00B9   1035 _IP1	=	0x00b9
                    00BA   1036 _S0RELH	=	0x00ba
                    00C0   1037 _IRCON	=	0x00c0
                    00C1   1038 _CCEN	=	0x00c1
                    00C8   1039 _T2CON	=	0x00c8
                    00CA   1040 _RCAP2L	=	0x00ca
                    00CB   1041 _RCAP2H	=	0x00cb
                    00CC   1042 _TL2	=	0x00cc
                    00CD   1043 _TH2	=	0x00cd
                    00D0   1044 _PSW	=	0x00d0
                    00D8   1045 _ADCON	=	0x00d8
                    00E0   1046 _ACC	=	0x00e0
                    00E8   1047 _EIE	=	0x00e8
                    00F0   1048 _B	=	0x00f0
                    00F7   1049 _SRST	=	0x00f7
                    8C8A   1050 _TMR0	=	0x8c8a
                    8D8B   1051 _TMR1	=	0x8d8b
                    CDCC   1052 _TMR2	=	0xcdcc
                    A2A1   1053 _DMASA	=	0xa2a1
                    A5A4   1054 _DMATA	=	0xa5a4
                    B2B1   1055 _DMAC	=	0xb2b1
                           1056 ;--------------------------------------------------------
                           1057 ; special function bits
                           1058 ;--------------------------------------------------------
                           1059 	.area RSEG    (ABS,DATA)
   0000                    1060 	.org 0x0000
                    0080   1061 _P0_0	=	0x0080
                    0081   1062 _P0_1	=	0x0081
                    0082   1063 _P0_2	=	0x0082
                    0083   1064 _P0_3	=	0x0083
                    0084   1065 _P0_4	=	0x0084
                    0085   1066 _P0_5	=	0x0085
                    0086   1067 _P0_6	=	0x0086
                    0087   1068 _P0_7	=	0x0087
                    0090   1069 _P1_0	=	0x0090
                    0091   1070 _P1_1	=	0x0091
                    0092   1071 _P1_2	=	0x0092
                    0093   1072 _P1_3	=	0x0093
                    0094   1073 _P1_4	=	0x0094
                    0095   1074 _P1_5	=	0x0095
                    0096   1075 _P1_6	=	0x0096
                    0097   1076 _P1_7	=	0x0097
                    00A0   1077 _P2_0	=	0x00a0
                    00A1   1078 _P2_1	=	0x00a1
                    00A2   1079 _P2_2	=	0x00a2
                    00A3   1080 _P2_3	=	0x00a3
                    00A4   1081 _P2_4	=	0x00a4
                    00A5   1082 _P2_5	=	0x00a5
                    00A6   1083 _P2_6	=	0x00a6
                    00A7   1084 _P2_7	=	0x00a7
                    00B0   1085 _P3_0	=	0x00b0
                    00B1   1086 _P3_1	=	0x00b1
                    00B2   1087 _P3_2	=	0x00b2
                    00B3   1088 _P3_3	=	0x00b3
                    00B4   1089 _P3_4	=	0x00b4
                    00B5   1090 _P3_5	=	0x00b5
                    00B6   1091 _P3_6	=	0x00b6
                    00B7   1092 _P3_7	=	0x00b7
                    0088   1093 _IT0	=	0x0088
                    0089   1094 _IE0	=	0x0089
                    008A   1095 _IT1	=	0x008a
                    008B   1096 _IE1	=	0x008b
                    008C   1097 _TR0	=	0x008c
                    008D   1098 _TF0	=	0x008d
                    008E   1099 _TR1	=	0x008e
                    008F   1100 _TF1	=	0x008f
                    00A8   1101 _EX0	=	0x00a8
                    00A9   1102 _ET0	=	0x00a9
                    00AA   1103 _EX1	=	0x00aa
                    00AB   1104 _ET1	=	0x00ab
                    00AC   1105 _ES	=	0x00ac
                    00AD   1106 _ET2	=	0x00ad
                    00AE   1107 _WDT	=	0x00ae
                    00AF   1108 _EA	=	0x00af
                    00B8   1109 _EX7	=	0x00b8
                    00B9   1110 _EX2	=	0x00b9
                    00BA   1111 _EX3	=	0x00ba
                    00BB   1112 _EX4	=	0x00bb
                    00BC   1113 _EX5	=	0x00bc
                    00BD   1114 _EX6	=	0x00bd
                    00BE   1115 _PS1	=	0x00be
                    009A   1116 _ES1	=	0x009a
                    009B   1117 _EX8	=	0x009b
                    009C   1118 _EX9	=	0x009c
                    009D   1119 _EX10	=	0x009d
                    009E   1120 _EX11	=	0x009e
                    009F   1121 _EX12	=	0x009f
                    0098   1122 _RI	=	0x0098
                    0099   1123 _TI	=	0x0099
                    00C6   1124 _TF2	=	0x00c6
                           1125 ;--------------------------------------------------------
                           1126 ; overlayable register banks
                           1127 ;--------------------------------------------------------
                           1128 	.area REG_BANK_0	(REL,OVR,DATA)
   0000                    1129 	.ds 8
                           1130 ;--------------------------------------------------------
                           1131 ; overlayable bit register bank
                           1132 ;--------------------------------------------------------
                           1133 	.area BIT_BANK	(REL,OVR,DATA)
   0000                    1134 bits:
   0000                    1135 	.ds 1
                    8000   1136 	b0 = bits[0]
                    8100   1137 	b1 = bits[1]
                    8200   1138 	b2 = bits[2]
                    8300   1139 	b3 = bits[3]
                    8400   1140 	b4 = bits[4]
                    8500   1141 	b5 = bits[5]
                    8600   1142 	b6 = bits[6]
                    8700   1143 	b7 = bits[7]
                           1144 ;--------------------------------------------------------
                           1145 ; internal ram data
                           1146 ;--------------------------------------------------------
                           1147 	.area DSEG    (DATA)
                           1148 ;--------------------------------------------------------
                           1149 ; overlayable items in internal ram 
                           1150 ;--------------------------------------------------------
                           1151 	.area OSEG    (OVR,DATA)
                           1152 ;--------------------------------------------------------
                           1153 ; indirectly addressable internal ram data
                           1154 ;--------------------------------------------------------
                           1155 	.area ISEG    (DATA)
                           1156 ;--------------------------------------------------------
                           1157 ; absolute internal ram data
                           1158 ;--------------------------------------------------------
                           1159 	.area IABS    (ABS,DATA)
                           1160 	.area IABS    (ABS,DATA)
                           1161 ;--------------------------------------------------------
                           1162 ; bit data
                           1163 ;--------------------------------------------------------
                           1164 	.area BSEG    (BIT)
                           1165 ;--------------------------------------------------------
                           1166 ; paged external ram data
                           1167 ;--------------------------------------------------------
                           1168 	.area PSEG    (PAG,XDATA)
                           1169 ;--------------------------------------------------------
                           1170 ; external ram data
                           1171 ;--------------------------------------------------------
                           1172 	.area XSEG    (XDATA)
                    1000   1173 _UPHY14_TRX_LANEPLL_ANAREG_TOP_128	=	0x1000
                    1004   1174 _UPHY14_TRX_LANEPLL_ANAREG_TOP_129	=	0x1004
                    1008   1175 _UPHY14_TRX_LANEPLL_ANAREG_TOP_130	=	0x1008
                    100C   1176 _UPHY14_TRX_LANEPLL_ANAREG_TOP_131	=	0x100c
                    1010   1177 _UPHY14_TRX_LANEPLL_ANAREG_TOP_132	=	0x1010
                    1014   1178 _UPHY14_TRX_LANEPLL_ANAREG_TOP_133	=	0x1014
                    1018   1179 _UPHY14_TRX_LANEPLL_ANAREG_TOP_134	=	0x1018
                    101C   1180 _UPHY14_TRX_LANEPLL_ANAREG_TOP_135	=	0x101c
                    1020   1181 _UPHY14_TRX_LANEPLL_ANAREG_TOP_136	=	0x1020
                    1024   1182 _UPHY14_TRX_LANEPLL_ANAREG_TOP_137	=	0x1024
                    1028   1183 _UPHY14_TRX_LANEPLL_ANAREG_TOP_138	=	0x1028
                    102C   1184 _UPHY14_TRX_LANEPLL_ANAREG_TOP_139	=	0x102c
                    1030   1185 _UPHY14_TRX_LANEPLL_ANAREG_TOP_140	=	0x1030
                    1034   1186 _UPHY14_TRX_LANEPLL_ANAREG_TOP_141	=	0x1034
                    1038   1187 _UPHY14_TRX_LANEPLL_ANAREG_TOP_142	=	0x1038
                    103C   1188 _UPHY14_TRX_LANEPLL_ANAREG_TOP_143	=	0x103c
                    0200   1189 _UPHY14_TRX_ANAREG_TOP_128	=	0x0200
                    0204   1190 _UPHY14_TRX_ANAREG_TOP_129	=	0x0204
                    0208   1191 _UPHY14_TRX_ANAREG_TOP_130	=	0x0208
                    020C   1192 _UPHY14_TRX_ANAREG_TOP_131	=	0x020c
                    0210   1193 _UPHY14_TRX_ANAREG_TOP_132	=	0x0210
                    0214   1194 _UPHY14_TRX_ANAREG_TOP_133	=	0x0214
                    0218   1195 _UPHY14_TRX_ANAREG_TOP_134	=	0x0218
                    021C   1196 _UPHY14_TRX_ANAREG_TOP_135	=	0x021c
                    0220   1197 _UPHY14_TRX_ANAREG_TOP_136	=	0x0220
                    0224   1198 _UPHY14_TRX_ANAREG_TOP_137	=	0x0224
                    0228   1199 _UPHY14_TRX_ANAREG_TOP_138	=	0x0228
                    022C   1200 _UPHY14_TRX_ANAREG_TOP_139	=	0x022c
                    0230   1201 _UPHY14_TRX_ANAREG_TOP_140	=	0x0230
                    0234   1202 _UPHY14_TRX_ANAREG_TOP_141	=	0x0234
                    0238   1203 _UPHY14_TRX_ANAREG_TOP_142	=	0x0238
                    023C   1204 _UPHY14_TRX_ANAREG_TOP_143	=	0x023c
                    0240   1205 _UPHY14_TRX_ANAREG_TOP_144	=	0x0240
                    0244   1206 _UPHY14_TRX_ANAREG_TOP_145	=	0x0244
                    0248   1207 _UPHY14_TRX_ANAREG_TOP_146	=	0x0248
                    024C   1208 _UPHY14_TRX_ANAREG_TOP_147	=	0x024c
                    0250   1209 _UPHY14_TRX_ANAREG_TOP_148	=	0x0250
                    0254   1210 _UPHY14_TRX_ANAREG_TOP_149	=	0x0254
                    0258   1211 _UPHY14_TRX_ANAREG_TOP_150	=	0x0258
                    025C   1212 _UPHY14_TRX_ANAREG_TOP_151	=	0x025c
                    0260   1213 _UPHY14_TRX_ANAREG_TOP_152	=	0x0260
                    0264   1214 _UPHY14_TRX_ANAREG_TOP_153	=	0x0264
                    0268   1215 _UPHY14_TRX_ANAREG_TOP_154	=	0x0268
                    026C   1216 _UPHY14_TRX_ANAREG_TOP_155	=	0x026c
                    0270   1217 _UPHY14_TRX_ANAREG_TOP_156	=	0x0270
                    0274   1218 _UPHY14_TRX_ANAREG_TOP_157	=	0x0274
                    0000   1219 _UPHY14_TRX_ANAREG_BOT_0	=	0x0000
                    0004   1220 _UPHY14_TRX_ANAREG_BOT_1	=	0x0004
                    0008   1221 _UPHY14_TRX_ANAREG_BOT_2	=	0x0008
                    000C   1222 _UPHY14_TRX_ANAREG_BOT_3	=	0x000c
                    0010   1223 _UPHY14_TRX_ANAREG_BOT_4	=	0x0010
                    0014   1224 _UPHY14_TRX_ANAREG_BOT_5	=	0x0014
                    0018   1225 _UPHY14_TRX_ANAREG_BOT_6	=	0x0018
                    001C   1226 _UPHY14_TRX_ANAREG_BOT_7	=	0x001c
                    0020   1227 _UPHY14_TRX_ANAREG_BOT_8	=	0x0020
                    0024   1228 _UPHY14_TRX_ANAREG_BOT_9	=	0x0024
                    0028   1229 _UPHY14_TRX_ANAREG_BOT_10	=	0x0028
                    002C   1230 _UPHY14_TRX_ANAREG_BOT_11	=	0x002c
                    0030   1231 _UPHY14_TRX_ANAREG_BOT_12	=	0x0030
                    0034   1232 _UPHY14_TRX_ANAREG_BOT_13	=	0x0034
                    0038   1233 _UPHY14_TRX_ANAREG_BOT_14	=	0x0038
                    003C   1234 _UPHY14_TRX_ANAREG_BOT_15	=	0x003c
                    0040   1235 _UPHY14_TRX_ANAREG_BOT_16	=	0x0040
                    0044   1236 _UPHY14_TRX_ANAREG_BOT_17	=	0x0044
                    0048   1237 _UPHY14_TRX_ANAREG_BOT_18	=	0x0048
                    004C   1238 _UPHY14_TRX_ANAREG_BOT_19	=	0x004c
                    0050   1239 _UPHY14_TRX_ANAREG_BOT_20	=	0x0050
                    0054   1240 _UPHY14_TRX_ANAREG_BOT_21	=	0x0054
                    0058   1241 _UPHY14_TRX_ANAREG_BOT_22	=	0x0058
                    005C   1242 _UPHY14_TRX_ANAREG_BOT_23	=	0x005c
                    0060   1243 _UPHY14_TRX_ANAREG_BOT_24	=	0x0060
                    0064   1244 _UPHY14_TRX_ANAREG_BOT_25	=	0x0064
                    0068   1245 _UPHY14_TRX_ANAREG_BOT_26	=	0x0068
                    006C   1246 _UPHY14_TRX_ANAREG_BOT_27	=	0x006c
                    0070   1247 _UPHY14_TRX_ANAREG_BOT_28	=	0x0070
                    0074   1248 _UPHY14_TRX_ANAREG_BOT_29	=	0x0074
                    0078   1249 _UPHY14_TRX_ANAREG_BOT_30	=	0x0078
                    007C   1250 _UPHY14_TRX_ANAREG_BOT_31	=	0x007c
                    0080   1251 _UPHY14_TRX_ANAREG_BOT_32	=	0x0080
                    0478   1252 _ANA_DFEE_REG_1E	=	0x0478
                    047C   1253 _ANA_DFEE_REG_1F	=	0x047c
                    0480   1254 _ANA_DFEE_REG_20	=	0x0480
                    0484   1255 _ANA_DFEE_REG_21	=	0x0484
                    0488   1256 _ANA_DFEE_REG_22	=	0x0488
                    048C   1257 _ANA_DFEE_REG_23	=	0x048c
                    0490   1258 _ANA_DFEE_REG_24	=	0x0490
                    0494   1259 _ANA_DFEE_REG_25	=	0x0494
                    0498   1260 _ANA_DFEE_REG_26	=	0x0498
                    049C   1261 _ANA_DFEE_REG_27	=	0x049c
                    0400   1262 _ANA_DFEE_REG_00	=	0x0400
                    0404   1263 _ANA_DFEE_REG_01	=	0x0404
                    0408   1264 _ANA_DFEE_REG_02	=	0x0408
                    040C   1265 _ANA_DFEE_REG_03	=	0x040c
                    0410   1266 _ANA_DFEE_REG_04	=	0x0410
                    0414   1267 _ANA_DFEE_REG_05	=	0x0414
                    0418   1268 _ANA_DFEE_REG_06	=	0x0418
                    041C   1269 _ANA_DFEE_REG_07	=	0x041c
                    0420   1270 _ANA_DFEE_REG_08	=	0x0420
                    0424   1271 _ANA_DFEE_REG_09	=	0x0424
                    0428   1272 _ANA_DFEE_REG_0A	=	0x0428
                    042C   1273 _ANA_DFEE_REG_0B	=	0x042c
                    0430   1274 _ANA_DFEE_REG_0C	=	0x0430
                    0434   1275 _ANA_DFEE_REG_0D	=	0x0434
                    0438   1276 _ANA_DFEE_REG_0E	=	0x0438
                    043C   1277 _ANA_DFEE_REG_0F	=	0x043c
                    0440   1278 _ANA_DFEE_REG_10	=	0x0440
                    0444   1279 _ANA_DFEE_REG_11	=	0x0444
                    0448   1280 _ANA_DFEE_REG_12	=	0x0448
                    044C   1281 _ANA_DFEE_REG_13	=	0x044c
                    0450   1282 _ANA_DFEE_REG_14	=	0x0450
                    0454   1283 _ANA_DFEE_REG_15	=	0x0454
                    0458   1284 _ANA_DFEE_REG_16	=	0x0458
                    045C   1285 _ANA_DFEE_REG_17	=	0x045c
                    0460   1286 _ANA_DFEE_REG_18	=	0x0460
                    0464   1287 _ANA_DFEE_REG_19	=	0x0464
                    0468   1288 _ANA_DFEE_REG_1A	=	0x0468
                    046C   1289 _ANA_DFEE_REG_1B	=	0x046c
                    0470   1290 _ANA_DFEE_REG_1C	=	0x0470
                    0474   1291 _ANA_DFEE_REG_1D	=	0x0474
                    0830   1292 _ANA_DFEO_REG_0C	=	0x0830
                    0834   1293 _ANA_DFEO_REG_0D	=	0x0834
                    0838   1294 _ANA_DFEO_REG_0E	=	0x0838
                    083C   1295 _ANA_DFEO_REG_0F	=	0x083c
                    0840   1296 _ANA_DFEO_REG_10	=	0x0840
                    0844   1297 _ANA_DFEO_REG_11	=	0x0844
                    0848   1298 _ANA_DFEO_REG_12	=	0x0848
                    084C   1299 _ANA_DFEO_REG_13	=	0x084c
                    0850   1300 _ANA_DFEO_REG_14	=	0x0850
                    0854   1301 _ANA_DFEO_REG_15	=	0x0854
                    0858   1302 _ANA_DFEO_REG_16	=	0x0858
                    085C   1303 _ANA_DFEO_REG_17	=	0x085c
                    0860   1304 _ANA_DFEO_REG_18	=	0x0860
                    0864   1305 _ANA_DFEO_REG_19	=	0x0864
                    0868   1306 _ANA_DFEO_REG_1A	=	0x0868
                    086C   1307 _ANA_DFEO_REG_1B	=	0x086c
                    0870   1308 _ANA_DFEO_REG_1C	=	0x0870
                    0874   1309 _ANA_DFEO_REG_1D	=	0x0874
                    0878   1310 _ANA_DFEO_REG_1E	=	0x0878
                    087C   1311 _ANA_DFEO_REG_1F	=	0x087c
                    0880   1312 _ANA_DFEO_REG_20	=	0x0880
                    0884   1313 _ANA_DFEO_REG_21	=	0x0884
                    0888   1314 _ANA_DFEO_REG_22	=	0x0888
                    088C   1315 _ANA_DFEO_REG_23	=	0x088c
                    0890   1316 _ANA_DFEO_REG_24	=	0x0890
                    0894   1317 _ANA_DFEO_REG_25	=	0x0894
                    0898   1318 _ANA_DFEO_REG_26	=	0x0898
                    089C   1319 _ANA_DFEO_REG_27	=	0x089c
                    0800   1320 _ANA_DFEO_REG_00	=	0x0800
                    0804   1321 _ANA_DFEO_REG_01	=	0x0804
                    0808   1322 _ANA_DFEO_REG_02	=	0x0808
                    080C   1323 _ANA_DFEO_REG_03	=	0x080c
                    0810   1324 _ANA_DFEO_REG_04	=	0x0810
                    0814   1325 _ANA_DFEO_REG_05	=	0x0814
                    0818   1326 _ANA_DFEO_REG_06	=	0x0818
                    081C   1327 _ANA_DFEO_REG_07	=	0x081c
                    0820   1328 _ANA_DFEO_REG_08	=	0x0820
                    0824   1329 _ANA_DFEO_REG_09	=	0x0824
                    0828   1330 _ANA_DFEO_REG_0A	=	0x0828
                    082C   1331 _ANA_DFEO_REG_0B	=	0x082c
                    8200   1332 _UPHY14_CMN_ANAREG_TOP_128	=	0x8200
                    8204   1333 _UPHY14_CMN_ANAREG_TOP_129	=	0x8204
                    8208   1334 _UPHY14_CMN_ANAREG_TOP_130	=	0x8208
                    820C   1335 _UPHY14_CMN_ANAREG_TOP_131	=	0x820c
                    8210   1336 _UPHY14_CMN_ANAREG_TOP_132	=	0x8210
                    8214   1337 _UPHY14_CMN_ANAREG_TOP_133	=	0x8214
                    8218   1338 _UPHY14_CMN_ANAREG_TOP_134	=	0x8218
                    821C   1339 _UPHY14_CMN_ANAREG_TOP_135	=	0x821c
                    8220   1340 _UPHY14_CMN_ANAREG_TOP_136	=	0x8220
                    8224   1341 _UPHY14_CMN_ANAREG_TOP_137	=	0x8224
                    8228   1342 _UPHY14_CMN_ANAREG_TOP_138	=	0x8228
                    822C   1343 _UPHY14_CMN_ANAREG_TOP_139	=	0x822c
                    8230   1344 _UPHY14_CMN_ANAREG_TOP_140	=	0x8230
                    8234   1345 _UPHY14_CMN_ANAREG_TOP_141	=	0x8234
                    8238   1346 _UPHY14_CMN_ANAREG_TOP_142	=	0x8238
                    823C   1347 _UPHY14_CMN_ANAREG_TOP_143	=	0x823c
                    8240   1348 _UPHY14_CMN_ANAREG_TOP_144	=	0x8240
                    8244   1349 _UPHY14_CMN_ANAREG_TOP_145	=	0x8244
                    8248   1350 _UPHY14_CMN_ANAREG_TOP_146	=	0x8248
                    824C   1351 _UPHY14_CMN_ANAREG_TOP_147	=	0x824c
                    8250   1352 _UPHY14_CMN_ANAREG_TOP_148	=	0x8250
                    8254   1353 _UPHY14_CMN_ANAREG_TOP_149	=	0x8254
                    8258   1354 _UPHY14_CMN_ANAREG_TOP_150	=	0x8258
                    825C   1355 _UPHY14_CMN_ANAREG_TOP_151	=	0x825c
                    8260   1356 _UPHY14_CMN_ANAREG_TOP_152	=	0x8260
                    8264   1357 _UPHY14_CMN_ANAREG_TOP_153	=	0x8264
                    8268   1358 _UPHY14_CMN_ANAREG_TOP_154	=	0x8268
                    826C   1359 _UPHY14_CMN_ANAREG_TOP_155	=	0x826c
                    8270   1360 _UPHY14_CMN_ANAREG_TOP_156	=	0x8270
                    8274   1361 _UPHY14_CMN_ANAREG_TOP_157	=	0x8274
                    8278   1362 _UPHY14_CMN_ANAREG_TOP_158	=	0x8278
                    827C   1363 _UPHY14_CMN_ANAREG_TOP_159	=	0x827c
                    8280   1364 _UPHY14_CMN_ANAREG_TOP_160	=	0x8280
                    8284   1365 _UPHY14_CMN_ANAREG_TOP_161	=	0x8284
                    8288   1366 _UPHY14_CMN_ANAREG_TOP_162	=	0x8288
                    828C   1367 _UPHY14_CMN_ANAREG_TOP_163	=	0x828c
                    8290   1368 _UPHY14_CMN_ANAREG_TOP_164	=	0x8290
                    8294   1369 _UPHY14_CMN_ANAREG_TOP_165	=	0x8294
                    8298   1370 _UPHY14_CMN_ANAREG_TOP_166	=	0x8298
                    829C   1371 _UPHY14_CMN_ANAREG_TOP_167	=	0x829c
                    82A0   1372 _UPHY14_CMN_ANAREG_TOP_168	=	0x82a0
                    82A4   1373 _UPHY14_CMN_ANAREG_TOP_169	=	0x82a4
                    82A8   1374 _UPHY14_CMN_ANAREG_TOP_170	=	0x82a8
                    82AC   1375 _UPHY14_CMN_ANAREG_TOP_171	=	0x82ac
                    82B0   1376 _UPHY14_CMN_ANAREG_TOP_172	=	0x82b0
                    82B4   1377 _UPHY14_CMN_ANAREG_TOP_173	=	0x82b4
                    82B8   1378 _UPHY14_CMN_ANAREG_TOP_174	=	0x82b8
                    82BC   1379 _UPHY14_CMN_ANAREG_TOP_175	=	0x82bc
                    82C0   1380 _UPHY14_CMN_ANAREG_TOP_176	=	0x82c0
                    82C4   1381 _UPHY14_CMN_ANAREG_TOP_177	=	0x82c4
                    82C8   1382 _UPHY14_CMN_ANAREG_TOP_178	=	0x82c8
                    82CC   1383 _UPHY14_CMN_ANAREG_TOP_179	=	0x82cc
                    82D0   1384 _UPHY14_CMN_ANAREG_TOP_180	=	0x82d0
                    82D4   1385 _UPHY14_CMN_ANAREG_TOP_181	=	0x82d4
                    82D8   1386 _UPHY14_CMN_ANAREG_TOP_182	=	0x82d8
                    82DC   1387 _UPHY14_CMN_ANAREG_TOP_183	=	0x82dc
                    82E0   1388 _UPHY14_CMN_ANAREG_TOP_184	=	0x82e0
                    82E4   1389 _UPHY14_CMN_ANAREG_TOP_185	=	0x82e4
                    82E8   1390 _UPHY14_CMN_ANAREG_TOP_186	=	0x82e8
                    82EC   1391 _UPHY14_CMN_ANAREG_TOP_187	=	0x82ec
                    82F0   1392 _UPHY14_CMN_ANAREG_TOP_188	=	0x82f0
                    82F4   1393 _UPHY14_CMN_ANAREG_TOP_189	=	0x82f4
                    82F8   1394 _UPHY14_CMN_ANAREG_TOP_190	=	0x82f8
                    82FC   1395 _UPHY14_CMN_ANAREG_TOP_191	=	0x82fc
                    8300   1396 _UPHY14_CMN_ANAREG_TOP_192	=	0x8300
                    8304   1397 _UPHY14_CMN_ANAREG_TOP_193	=	0x8304
                    8308   1398 _UPHY14_CMN_ANAREG_TOP_194	=	0x8308
                    830C   1399 _UPHY14_CMN_ANAREG_TOP_195	=	0x830c
                    8310   1400 _UPHY14_CMN_ANAREG_TOP_196	=	0x8310
                    8314   1401 _UPHY14_CMN_ANAREG_TOP_197	=	0x8314
                    8318   1402 _UPHY14_CMN_ANAREG_TOP_198	=	0x8318
                    831C   1403 _UPHY14_CMN_ANAREG_TOP_199	=	0x831c
                    8320   1404 _UPHY14_CMN_ANAREG_TOP_200	=	0x8320
                    8324   1405 _UPHY14_CMN_ANAREG_TOP_201	=	0x8324
                    8328   1406 _UPHY14_CMN_ANAREG_TOP_202	=	0x8328
                    832C   1407 _UPHY14_CMN_ANAREG_TOP_203	=	0x832c
                    8330   1408 _UPHY14_CMN_ANAREG_TOP_204	=	0x8330
                    8334   1409 _UPHY14_CMN_ANAREG_TOP_205	=	0x8334
                    8338   1410 _UPHY14_CMN_ANAREG_TOP_206	=	0x8338
                    833C   1411 _UPHY14_CMN_ANAREG_TOP_207	=	0x833c
                    8340   1412 _UPHY14_CMN_ANAREG_TOP_208	=	0x8340
                    8344   1413 _UPHY14_CMN_ANAREG_TOP_209	=	0x8344
                    8348   1414 _UPHY14_CMN_ANAREG_TOP_210	=	0x8348
                    834C   1415 _UPHY14_CMN_ANAREG_TOP_211	=	0x834c
                    8350   1416 _UPHY14_CMN_ANAREG_TOP_212	=	0x8350
                    8354   1417 _UPHY14_CMN_ANAREG_TOP_213	=	0x8354
                    8358   1418 _UPHY14_CMN_ANAREG_TOP_214	=	0x8358
                    2000   1419 _PM_CTRL_TX_LANE_REG1_LANE	=	0x2000
                    2004   1420 _PM_CTRL_TX_LANE_REG2_LANE	=	0x2004
                    2008   1421 _INPUT_TX_PIN_REG0_LANE	=	0x2008
                    200C   1422 _INPUT_TX_PIN_REG1_LANE	=	0x200c
                    2010   1423 _INPUT_TX_PIN_REG2_LANE	=	0x2010
                    2014   1424 _INPUT_TX_PIN_REG3_LANE	=	0x2014
                    2018   1425 _PM_CTRL_INTERRUPT_REG1_LANE	=	0x2018
                    201C   1426 _PM_CTRL_INTERRUPT_REG2	=	0x201c
                    2020   1427 _CLKGEN_TX_LANE_REG1_LANE	=	0x2020
                    2024   1428 _TX_SPEED_CONVERT_LANE	=	0x2024
                    2028   1429 _SPD_CTRL_INTERRUPT_REG1_LANE	=	0x2028
                    202C   1430 _SPD_CTRL_INTERRUPT_REG2	=	0x202c
                    2030   1431 _SPD_CTRL_TX_LANE_REG1_LANE	=	0x2030
                    2034   1432 _TX_SYSTEM_LANE	=	0x2034
                    203C   1433 _INPUT_TX_PIN_REG4_LANE	=	0x203c
                    2040   1434 _TX_CALIBRATION_LANE	=	0x2040
                    2044   1435 _DIG_TX_RSVD_REG0	=	0x2044
                    2048   1436 _INPUT_TX_PIN_REG5_LANE	=	0x2048
                    204C   1437 __FIELDNAME__LANE	=	0x204c
                    2050   1438 _PM_CTRL_INTERRUPT_ISR_REG1_LANE	=	0x2050
                    2054   1439 _SPD_CTRL_INTERRUPT_CLEAR_REG1_LANE	=	0x2054
                    2058   1440 _ANALOG_TX_REALTIME_REG_1	=	0x2058
                    205C   1441 _MON_TOP	=	0x205c
                    2100   1442 _PM_CTRL_RX_LANE_REG1_LANE	=	0x2100
                    2104   1443 _RX_SYSTEM_LANE	=	0x2104
                    2108   1444 _INPUT_RX_PIN_REG0_LANE	=	0x2108
                    210C   1445 _INPUT_RX_PIN_REG1_LANE	=	0x210c
                    2110   1446 _INPUT_RX_PIN_REG2_LANE	=	0x2110
                    2114   1447 _SPD_CTRL_RX_LANE_REG1_LANE	=	0x2114
                    2118   1448 _DIG_RX_RSVD_REG0	=	0x2118
                    211C   1449 _CLKGEN_RX_LANE_REG1_LANE	=	0x211c
                    2120   1450 _FRAME_SYNC_DET_REG0	=	0x2120
                    2124   1451 _FRAME_SYNC_DET_REG1	=	0x2124
                    2128   1452 _FRAME_SYNC_DET_REG2	=	0x2128
                    212C   1453 _FRAME_SYNC_DET_REG3	=	0x212c
                    2130   1454 _FRAME_SYNC_DET_REG4	=	0x2130
                    2134   1455 _FRAME_SYNC_DET_REG5	=	0x2134
                    2138   1456 _FRAME_SYNC_DET_REG6	=	0x2138
                    213C   1457 _CDR_LOCK_REG	=	0x213c
                    2140   1458 _RX_LANE_INTERRUPT	=	0x2140
                    2144   1459 _RX_LANE_INTERRUPT_MASK	=	0x2144
                    2148   1460 _RX_DATA_PATH_REG	=	0x2148
                    214C   1461 _INPUT_RX_PIN_REG3_LANE	=	0x214c
                    2150   1462 _RX_CALIBRATION_REG	=	0x2150
                    2158   1463 _RX_LANE_INTERRUPT_REG1	=	0x2158
                    2160   1464 _DTL_REG0	=	0x2160
                    2164   1465 _DTL_REG1	=	0x2164
                    2168   1466 _DTL_REG2	=	0x2168
                    216C   1467 _DTL_REG3	=	0x216c
                    2170   1468 _SQ_REG0	=	0x2170
                    4000   1469 _LANE_CFG0	=	0x4000
                    4004   1470 _LANE_STATUS0	=	0x4004
                    4008   1471 _LANE_CFG_STATUS2_LANE	=	0x4008
                    400C   1472 _LANE_CFG2_LANE	=	0x400c
                    4010   1473 _LANE_CFG4	=	0x4010
                    4014   1474 _LANE_CFG_STATUS3_LANE	=	0x4014
                    4018   1475 _LANE_DP_PIE8_CFG0_LANE	=	0x4018
                    401C   1476 _LANE_USB_DP_CFG1_LANE	=	0x401c
                    4020   1477 _LANE_USB_DP_CFG2_LANE	=	0x4020
                    4024   1478 _LANE_EQ_CFG0_LANE	=	0x4024
                    4028   1479 _LANE_EQ_CFG1_LANE	=	0x4028
                    402C   1480 _LANE_PRESET_CFG0_LANE	=	0x402c
                    4030   1481 _LANE_PRESET_CFG2_LANE	=	0x4030
                    4034   1482 _LANE_PRESET_CFG4_LANE	=	0x4034
                    4038   1483 _LANE_PRESET_CFG6_LANE	=	0x4038
                    403C   1484 _LANE_PRESET_CFG8_LANE	=	0x403c
                    4040   1485 _LANE_PRESET_CFG10_LANE	=	0x4040
                    4044   1486 _LANE_PRESET_CFG12_LANE	=	0x4044
                    4048   1487 _LANE_PRESET_CFG14_LANE	=	0x4048
                    404C   1488 _LANE_PRESET_CFG16_LANE	=	0x404c
                    4050   1489 _LANE_COEFF_MAX0_LANE	=	0x4050
                    4054   1490 _LANE_REMOTE_SET_LANE	=	0x4054
                    4058   1491 _LANE_EQ_16G_CFG0_LANE	=	0x4058
                    405C   1492 _LANE_16G_PRESET_CFG0_LANE	=	0x405c
                    4060   1493 _LANE_16G_PRESET_CFG2_LANE	=	0x4060
                    4064   1494 _LANE_16G_PRESET_CFG4_LANE	=	0x4064
                    4068   1495 _LANE_16G_PRESET_CFG6_LANE	=	0x4068
                    406C   1496 _LANE_16G_PRESET_CFG8_LANE	=	0x406c
                    4070   1497 _LANE_16G_PRESET_CFG10_LANE	=	0x4070
                    4074   1498 _LANE_16G_PRESET_CFG12_LANE	=	0x4074
                    4078   1499 _LANE_16G_PRESET_CFG14_LANE	=	0x4078
                    407C   1500 _LANE_16G_PRESET_CFG16_LANE	=	0x407c
                    4080   1501 _LANE_EQ_32G_CFG0_LANE	=	0x4080
                    4084   1502 _LANE_32G_PRESET_CFG0_LANE	=	0x4084
                    4088   1503 _LANE_32G_PRESET_CFG2_LANE	=	0x4088
                    408C   1504 _LANE_32G_PRESET_CFG4_LANE	=	0x408c
                    4090   1505 _LANE_32G_PRESET_CFG6_LANE	=	0x4090
                    4094   1506 _LANE_32G_PRESET_CFG8_LANE	=	0x4094
                    4098   1507 _LANE_32G_PRESET_CFG10_LANE	=	0x4098
                    409C   1508 _LANE_32G_PRESET_CFG12_LANE	=	0x409c
                    40A0   1509 _LANE_32G_PRESET_CFG14_LANE	=	0x40a0
                    40A4   1510 _LANE_32G_PRESET_CFG16_LANE	=	0x40a4
                    2200   1511 _MCU_CONTROL_LANE	=	0x2200
                    2204   1512 _MCU_GPIO	=	0x2204
                    2208   1513 _CACHE_DEBUG0	=	0x2208
                    220C   1514 _CACHE_DEBUG1	=	0x220c
                    2210   1515 _LANE_SYSTEM0	=	0x2210
                    2230   1516 _MCU_STATUS0_LANE	=	0x2230
                    2234   1517 _MCU_STATUS1_LANE	=	0x2234
                    2238   1518 _MCU_STATUS2_LANE	=	0x2238
                    223C   1519 _MCU_STATUS3_LANE	=	0x223c
                    2240   1520 _MCU_INT0_CONTROL	=	0x2240
                    2244   1521 _MCU_INT1_CONTROL	=	0x2244
                    2248   1522 _MCU_INT2_CONTROL	=	0x2248
                    224C   1523 _MCU_INT3_CONTROL	=	0x224c
                    2250   1524 _MCU_INT4_CONTROL	=	0x2250
                    2254   1525 _MCU_INT5_CONTROL	=	0x2254
                    2258   1526 _MCU_INT6_CONTROL	=	0x2258
                    225C   1527 _MCU_INT7_CONTROL	=	0x225c
                    2260   1528 _MCU_INT8_CONTROL	=	0x2260
                    2264   1529 _MCU_INT9_CONTROL	=	0x2264
                    2268   1530 _MCU_INT10_CONTROL	=	0x2268
                    226C   1531 _MCU_INT11_CONTROL	=	0x226c
                    2270   1532 _MCU_INT12_CONTROL	=	0x2270
                    2274   1533 _MCU_TIMER_CONTROL	=	0x2274
                    2278   1534 _MCU_TIMER0_CONTROL	=	0x2278
                    227C   1535 _MCU_TIMER1_CONTROL	=	0x227c
                    2280   1536 _MCU_TIMER2_CONTROL	=	0x2280
                    2284   1537 _MCU_TIMER3_CONTROL	=	0x2284
                    2288   1538 _MCU_IRQ_LANE	=	0x2288
                    228C   1539 _MCU_IRQ_MASK_LANE	=	0x228c
                    2290   1540 _MCU_MEM_REG1_LANE	=	0x2290
                    2294   1541 _MCU_MEM_REG2_LANE	=	0x2294
                    2298   1542 _MCU_TIMER_CTRL_1_LANE	=	0x2298
                    229C   1543 _MCU_TIMER_CTRL_2_LANE	=	0x229c
                    22A0   1544 _MCU_TIMER_CTRL_3_LANE	=	0x22a0
                    22A4   1545 _MCU_TIMER_CTRL_4_LANE	=	0x22a4
                    22A8   1546 _MCU_TIMER_CTRL_5_LANE	=	0x22a8
                    22AC   1547 _MCU_TIMER_CTRL_6_LANE	=	0x22ac
                    22B0   1548 _MCU_TIMER_CTRL_7_LANE	=	0x22b0
                    22B4   1549 _MCU_DEBUG0_LANE	=	0x22b4
                    22B8   1550 _MCU_DEBUG1_LANE	=	0x22b8
                    22BC   1551 _MCU_DEBUG2_LANE	=	0x22bc
                    22C0   1552 _MCU_DEBUG3_LANE	=	0x22c0
                    22C4   1553 _MCU_DEBUG_LANE	=	0x22c4
                    22C8   1554 _EXT_INT_CONTROL	=	0x22c8
                    22CC   1555 _ANA_IF_TRX_REG0	=	0x22cc
                    22D0   1556 _ANA_IF_DFEE_REG0	=	0x22d0
                    22D4   1557 _ANA_IF_DFEO_REG0	=	0x22d4
                    22D8   1558 _MCU_IRQ_ISR_LANE	=	0x22d8
                    22DC   1559 _MCU_WDT_LANE	=	0x22dc
                    22E0   1560 _MCU_INT_CONTROL_13	=	0x22e0
                    22E4   1561 _MCU_COMMAND0	=	0x22e4
                    22F4   1562 _MEM_ECC_ERR_ADDRESS0	=	0x22f4
                    22F8   1563 _XDATA_MEM_CHECKSUM_LANE0	=	0x22f8
                    22FC   1564 _XDATA_MEM_CHECKSUM_LANE1	=	0x22fc
                    2300   1565 _PT_CONTROL0	=	0x2300
                    2304   1566 _PT_CONTROL1	=	0x2304
                    2308   1567 _PT_USER_PATTERN0	=	0x2308
                    230C   1568 _PT_USER_PATTERN1	=	0x230c
                    2310   1569 _PT_USER_PATTERN2	=	0x2310
                    2314   1570 _PT_COUNTER0	=	0x2314
                    2318   1571 _PT_COUNTER1	=	0x2318
                    231C   1572 _PT_COUNTER2	=	0x231c
                    2400   1573 _DFE_CTRL_REG0	=	0x2400
                    2404   1574 _DFE_CTRL_REG1	=	0x2404
                    2408   1575 _DFE_CTRL_REG2	=	0x2408
                    240C   1576 _DFE_CTRL_REG3	=	0x240c
                    2410   1577 _RX_EQ_CLK_CTRL	=	0x2410
                    2414   1578 _DFE_CTRL_REG4	=	0x2414
                    2418   1579 _DFE_ANA_REG0	=	0x2418
                    241C   1580 _DFE_ANA_REG1	=	0x241c
                    2420   1581 _DFE_STEP_REG0	=	0x2420
                    2424   1582 _DFE_STEP_REG1	=	0x2424
                    2430   1583 _DFE_FEN_EVEN_REG	=	0x2430
                    2434   1584 _DFE_FEN_ODD_REG	=	0x2434
                    2438   1585 _DFE_DC_EVEN_REG8	=	0x2438
                    243C   1586 _DFE_DC_ODD_REG8	=	0x243c
                    2440   1587 _DFE_FEXT_EVEN_REG0	=	0x2440
                    2444   1588 _DFE_FEXT_EVEN_REG1	=	0x2444
                    2448   1589 _DFE_FEXT_EVEN_REG2	=	0x2448
                    244C   1590 _DFE_FEXT_EVEN_REG3	=	0x244c
                    2450   1591 _DFE_FEXT_EVEN_REG4	=	0x2450
                    2454   1592 _DFE_FEXT_EVEN_REG5	=	0x2454
                    2458   1593 _DFE_FEXT_EVEN_REG6	=	0x2458
                    245C   1594 _DFE_FEXT_EVEN_REG7	=	0x245c
                    2460   1595 _DFE_FEXT_ODD_REG0	=	0x2460
                    2464   1596 _DFE_FEXT_ODD_REG1	=	0x2464
                    2468   1597 _DFE_FEXT_ODD_REG2	=	0x2468
                    246C   1598 _DFE_FEXT_ODD_REG3	=	0x246c
                    2470   1599 _DFE_FEXT_ODD_REG4	=	0x2470
                    2474   1600 _DFE_FEXT_ODD_REG5	=	0x2474
                    2478   1601 _DFE_FEXT_ODD_REG6	=	0x2478
                    247C   1602 _DFE_FEXT_ODD_REG7	=	0x247c
                    2480   1603 _DFE_READ_EVEN_SM_REG0	=	0x2480
                    2484   1604 _DFE_READ_EVEN_SM_REG1	=	0x2484
                    2488   1605 _DFE_READ_EVEN_SM_REG2	=	0x2488
                    248C   1606 _DFE_READ_EVEN_SM_REG3	=	0x248c
                    2490   1607 _DFE_READ_EVEN_SM_REG4	=	0x2490
                    2494   1608 _DFE_READ_EVEN_SM_REG5	=	0x2494
                    2498   1609 _DFE_READ_EVEN_SM_REG6	=	0x2498
                    249C   1610 _DFE_READ_EVEN_SM_REG7	=	0x249c
                    24A0   1611 _DFE_READ_ODD_SM_REG0	=	0x24a0
                    24A4   1612 _DFE_READ_ODD_SM_REG1	=	0x24a4
                    24A8   1613 _DFE_READ_ODD_SM_REG2	=	0x24a8
                    24AC   1614 _DFE_READ_ODD_SM_REG3	=	0x24ac
                    24B0   1615 _DFE_READ_ODD_SM_REG4	=	0x24b0
                    24B4   1616 _DFE_READ_ODD_SM_REG5	=	0x24b4
                    24B8   1617 _DFE_READ_ODD_SM_REG6	=	0x24b8
                    24BC   1618 _DFE_READ_ODD_SM_REG7	=	0x24bc
                    24C0   1619 _DFE_READ_EVEN_SM_REG8	=	0x24c0
                    24C4   1620 _DFE_READ_ODD_SM_REG8	=	0x24c4
                    24D0   1621 _DFE_READ_EVEN_2C_REG0	=	0x24d0
                    24D4   1622 _DFE_READ_EVEN_2C_REG1	=	0x24d4
                    24D8   1623 _DFE_READ_EVEN_2C_REG2	=	0x24d8
                    24DC   1624 _DFE_READ_EVEN_2C_REG3	=	0x24dc
                    24E0   1625 _DFE_READ_EVEN_2C_REG4	=	0x24e0
                    24E4   1626 _DFE_READ_EVEN_2C_REG5	=	0x24e4
                    24E8   1627 _DFE_READ_EVEN_2C_REG6	=	0x24e8
                    24EC   1628 _DFE_READ_EVEN_2C_REG7	=	0x24ec
                    24F0   1629 _DFE_READ_ODD_2C_REG0	=	0x24f0
                    24F4   1630 _DFE_READ_ODD_2C_REG1	=	0x24f4
                    24F8   1631 _DFE_READ_ODD_2C_REG2	=	0x24f8
                    24FC   1632 _DFE_READ_ODD_2C_REG3	=	0x24fc
                    2500   1633 _DFE_READ_ODD_2C_REG4	=	0x2500
                    2504   1634 _DFE_READ_ODD_2C_REG5	=	0x2504
                    2508   1635 _DFE_READ_ODD_2C_REG6	=	0x2508
                    250C   1636 _DFE_READ_ODD_2C_REG7	=	0x250c
                    2510   1637 _DFE_READ_EVEN_2C_REG8	=	0x2510
                    2514   1638 _DFE_READ_ODD_2C_REG8	=	0x2514
                    2518   1639 _CAL_OFST_REG0	=	0x2518
                    251C   1640 _CAL_OFST_REG1	=	0x251c
                    2520   1641 _CAL_OFST_REG2	=	0x2520
                    2530   1642 _DFE_DCE_REG0	=	0x2530
                    2540   1643 _DFE_STATIC_LANE_REG0	=	0x2540
                    2544   1644 _DFE_STATIC_LANE_REG1	=	0x2544
                    2548   1645 _DFE_STATIC_LANE_REG3	=	0x2548
                    254C   1646 _DFE_STATIC_LANE_REG4	=	0x254c
                    2550   1647 _DFE_STATIC_LANE_REG5	=	0x2550
                    2554   1648 _DFE_STATIC_LANE_REG6	=	0x2554
                    2560   1649 _EOM_VLD_REG0	=	0x2560
                    2564   1650 _EOM_VLD_REG1	=	0x2564
                    2568   1651 _EOM_VLD_REG2	=	0x2568
                    256C   1652 _EOM_VLD_REG3	=	0x256c
                    2570   1653 _EOM_ERR_REG0	=	0x2570
                    2574   1654 _EOM_ERR_REG1	=	0x2574
                    2578   1655 _EOM_ERR_REG2	=	0x2578
                    257C   1656 _EOM_ERR_REG3	=	0x257c
                    2580   1657 _EOM_REG0	=	0x2580
                    25F0   1658 _EOM_VLD_REG4	=	0x25f0
                    25F4   1659 _LANE_MARGIN_REG0	=	0x25f4
                    6000   1660 _CAL_CTRL1_LANE	=	0x6000
                    6004   1661 _CAL_CTRL2_LANE	=	0x6004
                    6008   1662 _CAL_CTRL3_LANE	=	0x6008
                    600C   1663 _CAL_CTRL4_LANE	=	0x600c
                    6010   1664 _CAL_SAVE_DATA1_LANE	=	0x6010
                    6014   1665 _CAL_SAVE_DATA2_LANE	=	0x6014
                    6018   1666 _CAL_SAVE_DATA3_LANE	=	0x6018
                    601C   1667 _PHY_REMOTE_CTRL_COMMAND_LANE	=	0x601c
                    6020   1668 _PHY_REMOTE_CTRL_VALUE_LANE	=	0x6020
                    6024   1669 _PHY_LOCAL_VALUE_LANE	=	0x6024
                    6028   1670 _TRX_TRAIN_IF_TIMERS1_LANE	=	0x6028
                    602C   1671 _TRX_TRAIN_IF_TIMERS2_LANE	=	0x602c
                    6030   1672 _TRX_TRAIN_IF_TIMERS_ENABLE_LANE	=	0x6030
                    6034   1673 _DFE_CONTROL_0	=	0x6034
                    6038   1674 _DFE_CONTROL_1	=	0x6038
                    6040   1675 _DFE_CONTROL_2	=	0x6040
                    6044   1676 _DFE_CONTROL_3	=	0x6044
                    6048   1677 _DFE_CONTROL_4	=	0x6048
                    604C   1678 _DFE_CONTROL_5	=	0x604c
                    6050   1679 _TRAIN_CONTROL_0	=	0x6050
                    6054   1680 _TRAIN_CONTROL_1	=	0x6054
                    6058   1681 _TRAIN_CONTROL_2	=	0x6058
                    605C   1682 _RPTA_CONFIG_0	=	0x605c
                    6060   1683 _RPTA_CONFIG_1	=	0x6060
                    6064   1684 _DLL_CAL	=	0x6064
                    6068   1685 _TRAIN_PARA_0	=	0x6068
                    606C   1686 _TRAIN_PARA_1	=	0x606c
                    6070   1687 _TRAIN_PARA_2	=	0x6070
                    6074   1688 _TRAIN_PARA_3	=	0x6074
                    6078   1689 _DFE_CONTROL_6	=	0x6078
                    607C   1690 _DFE_TEST_0	=	0x607c
                    6080   1691 _DFE_TEST_1	=	0x6080
                    6084   1692 _DFE_TEST_4	=	0x6084
                    6088   1693 _DFE_TEST_5	=	0x6088
                    608C   1694 _DFE_CONTROL_7	=	0x608c
                    6090   1695 _DFE_CONTROL_8	=	0x6090
                    6094   1696 _DFE_CONTROL_9	=	0x6094
                    6098   1697 _DFE_CONTROL_10	=	0x6098
                    609C   1698 _DFE_CONTROL_11	=	0x609c
                    60A0   1699 _CDS_CTRL_REG0	=	0x60a0
                    60A4   1700 _CDS_CTRL_REG1	=	0x60a4
                    60A8   1701 _ESM_POP_P_CNT_LOW_LANE	=	0x60a8
                    60AC   1702 _ESM_ERR_P_CNT_LOW_LANE	=	0x60ac
                    60B0   1703 _ESM_ERR_POP_CNT_HIGH_LANE	=	0x60b0
                    60B4   1704 _TRAIN_CONTROL_3	=	0x60b4
                    60B8   1705 _TRAIN_CONTROL_4	=	0x60b8
                    60BC   1706 _TRAIN_CONTROL_5	=	0x60bc
                    60C0   1707 _TRAIN_CONTROL_6	=	0x60c0
                    60C4   1708 _TRAIN_CONTROL_7	=	0x60c4
                    60C8   1709 _TRAIN_CONTROL_8	=	0x60c8
                    60CC   1710 _TRAIN_CONTROL_9	=	0x60cc
                    60D0   1711 _TRAIN_CONTROL_10	=	0x60d0
                    60D4   1712 _TRAIN_CONTROL_11	=	0x60d4
                    60D8   1713 _TRAIN_CONTROL_12	=	0x60d8
                    60DC   1714 _ESM_POP_N_CNT_LOW_LANE	=	0x60dc
                    60E0   1715 _ESM_ERR_N_CNT_LOW_LANE	=	0x60e0
                    60E4   1716 _TRAIN_CONTROL_13	=	0x60e4
                    60E8   1717 _TRAIN_CONTROL_14	=	0x60e8
                    60EC   1718 _TRAIN_CONTROL_15	=	0x60ec
                    60F0   1719 _TRAIN_CONTROL_16	=	0x60f0
                    60F4   1720 _TRAIN_CONTROL_17	=	0x60f4
                    60F8   1721 _END_XDAT_LANE	=	0x60f8
                    A000   1722 _TX_CMN_REG	=	0xa000
                    A008   1723 _DTX_REG0	=	0xa008
                    A00C   1724 _DTX_REG1	=	0xa00c
                    A010   1725 _DTX_REG2	=	0xa010
                    A014   1726 _DTX_REG3	=	0xa014
                    A018   1727 _DTX_REG4	=	0xa018
                    A01C   1728 _DTX_PHY_ALIGN_REG0	=	0xa01c
                    A024   1729 _DTX_PHY_ALIGN_REG1	=	0xa024
                    A028   1730 _DTX_PHY_ALIGN_REG2	=	0xa028
                    A02C   1731 _SRIS_REG0	=	0xa02c
                    A030   1732 _SRIS_REG1	=	0xa030
                    A100   1733 _RX_CMN_0	=	0xa100
                    A110   1734 _DFE_STATIC_REG0	=	0xa110
                    A114   1735 _DFE_STATIC_REG1	=	0xa114
                    A118   1736 _DFE_STATIC_REG3	=	0xa118
                    A11C   1737 _DFE_STATIC_REG4	=	0xa11c
                    A120   1738 _DFE_STATIC_REG5	=	0xa120
                    A124   1739 _DFE_STATIC_REG6	=	0xa124
                    4200   1740 _GLOB_RST_CLK_CTRL	=	0x4200
                    4204   1741 _GLOB_CLK_SRC_LO	=	0x4204
                    4208   1742 _GLOB_CLK_SRC_HI	=	0x4208
                    420C   1743 _GLOB_MISC_CTRL	=	0x420c
                    4210   1744 _GLOB_DP_SAL_CFG	=	0x4210
                    4214   1745 _GLOB_DP_SAL_CFG1	=	0x4214
                    4218   1746 _GLOB_DP_SAL_CFG3	=	0x4218
                    421C   1747 _GLOB_DP_SAL_CFG5	=	0x421c
                    4220   1748 _GLOB_PM_CFG0	=	0x4220
                    4224   1749 _GLOB_COUNTER_CTRL	=	0x4224
                    4228   1750 _GLOB_COUNTER_HI	=	0x4228
                    422C   1751 _GLOB_PM_DP_CTRL	=	0x422c
                    4230   1752 _GLOB_DP_BAL_CFG0	=	0x4230
                    4234   1753 _GLOB_DP_BAL_CFG2	=	0x4234
                    4238   1754 _GLOB_DP_BAL_CFG4	=	0x4238
                    423C   1755 _GLOB_BIST_CTRL	=	0x423c
                    4240   1756 _GLOB_BIST_LANE_TYPE	=	0x4240
                    4244   1757 _GLOB_BIST_START	=	0x4244
                    4248   1758 _GLOB_BIST_MASK	=	0x4248
                    424C   1759 _GLOB_BIST_RESULT	=	0x424c
                    4250   1760 _GLOB_BIST_SEQR_CFG	=	0x4250
                    4254   1761 _GLOB_BIST_DATA_HI	=	0x4254
                    4258   1762 _GLOB_PIPE_REVISION	=	0x4258
                    425C   1763 _GLOB_L1_SUBSTATES_CFG	=	0x425c
                    A200   1764 _MCU_CONTROL_0	=	0xa200
                    A204   1765 _MCU_CONTROL_1	=	0xa204
                    A208   1766 _MCU_CONTROL_2	=	0xa208
                    A20C   1767 _MCU_CONTROL_3	=	0xa20c
                    A210   1768 _MCU_CONTROL_4	=	0xa210
                    A214   1769 _MCU_DEBUG0	=	0xa214
                    A218   1770 _MCU_DEBUG1	=	0xa218
                    A21C   1771 _MEMORY_CONTROL_0	=	0xa21c
                    A220   1772 _MEMORY_CONTROL_1	=	0xa220
                    A224   1773 _MEMORY_CONTROL_2	=	0xa224
                    A228   1774 _MEMORY_CONTROL_3	=	0xa228
                    A22C   1775 _MEMORY_CONTROL_4	=	0xa22c
                    A234   1776 _MCU_INFO_0	=	0xa234
                    A238   1777 _MCU_INFO_1	=	0xa238
                    A23C   1778 _MCU_INFO_2	=	0xa23c
                    A240   1779 _MCU_INFO_3	=	0xa240
                    A244   1780 _MEM_CMN_ECC_ERR_ADDRESS0	=	0xa244
                    A2E0   1781 _ANA_IF_CMN_REG1	=	0xa2e0
                    A2E4   1782 _MEM_IRQ	=	0xa2e4
                    A2E8   1783 _MEM_IRQ_MASK	=	0xa2e8
                    A2EC   1784 _ANA_IF_CMN_REG0	=	0xa2ec
                    A2F0   1785 _APB_CONTROL_REG	=	0xa2f0
                    A2F4   1786 _MEM_IRQ_CLEAR	=	0xa2f4
                    A2F8   1787 _MCU_SYNC1	=	0xa2f8
                    A2FC   1788 _MCU_SYNC2	=	0xa2fc
                    A300   1789 _TEST0	=	0xa300
                    A304   1790 _TEST1	=	0xa304
                    A308   1791 _TEST2	=	0xa308
                    A30C   1792 _TEST3	=	0xa30c
                    A310   1793 _TEST4	=	0xa310
                    A314   1794 _SYSTEM	=	0xa314
                    A318   1795 _PM_CMN_REG1	=	0xa318
                    A31C   1796 _INPUT_CMN_PIN_REG0	=	0xa31c
                    A320   1797 _INPUT_CMN_PIN_REG1	=	0xa320
                    A324   1798 _INPUT_CMN_PIN_REG2	=	0xa324
                    A328   1799 _ANA_TSEN_CONTROL	=	0xa328
                    A32C   1800 _PLLCAL_REG0	=	0xa32c
                    A330   1801 _PLLCAL_REG1	=	0xa330
                    A334   1802 _CLKGEN_CMN_REG1	=	0xa334
                    A338   1803 _SPD_CMN_REG1	=	0xa338
                    A33C   1804 _OUTPUT_CMN_PIN_REG0	=	0xa33c
                    A340   1805 _CMN_CALIBRATION	=	0xa340
                    A344   1806 __FIELDNAME_	=	0xa344
                    A348   1807 _INPUT_CMN_PIN_REG3	=	0xa348
                    A34C   1808 _PM_CMN_REG2	=	0xa34c
                    A354   1809 _TEST5	=	0xa354
                    A358   1810 _XDATA_MEM_CHECKSUM_CMN_0	=	0xa358
                    A35C   1811 _XDATA_MEM_CHECKSUM_CMN_1	=	0xa35c
                    A360   1812 _XDATA_MEM_CHECKSUM_CMN_2	=	0xa360
                    A364   1813 _MCU_SDT_CMN	=	0xa364
                    A368   1814 _CMN_CACHE_DEBUG0	=	0xa368
                    A36C   1815 _MCU_INT_ADDR	=	0xa36c
                    A370   1816 _CMN_ISR_2	=	0xa370
                    A374   1817 _CMN_ISR_MASK_2	=	0xa374
                    A378   1818 _CMN_ISR_CLEAR_2	=	0xa378
                    A37C   1819 _CMN_MCU_GPIO	=	0xa37c
                    A380   1820 _CMN_CACHE_DEBUG1	=	0xa380
                    A384   1821 _CMN_MCU_TIMER_CONTROL	=	0xa384
                    A388   1822 _CMN_MCU_TIMER_CTRL_2_LANE	=	0xa388
                    A38C   1823 _CMN_MCU_TIMER_CTRL_3_LANE	=	0xa38c
                    A390   1824 _CMN_MCU_TIMER_CTRL_4_LANE	=	0xa390
                    A394   1825 _CMN_MCU_TIMER_CTRL_5_LANE	=	0xa394
                    A398   1826 _CMN_MCU_TIMER0_CONTROL	=	0xa398
                    A39C   1827 _CMN_MCU_TIMER1_CONTROL	=	0xa39c
                    A3A0   1828 _CMN_MCU_TIMER2_CONTROL	=	0xa3a0
                    A3A4   1829 _CMN_MCU_TIMER3_CONTROL	=	0xa3a4
                    A3A8   1830 _CMN_ISR_1	=	0xa3a8
                    A3AC   1831 _CMN_ISR_MASK_1	=	0xa3ac
                    A3B0   1832 _SET_LANE_ISR	=	0xa3b0
                    A3F4   1833 _CMN_MCU_REG	=	0xa3f4
                    A3F8   1834 _CID_REG0	=	0xa3f8
                    A3FC   1835 _CID_REG1	=	0xa3fc
                    E600   1836 _FW_REV	=	0xe600
                    E604   1837 _CONTROL_CONFIG0	=	0xe604
                    E608   1838 _CONTROL_CONFIG1	=	0xe608
                    E60C   1839 _CONTROL_CONFIG2	=	0xe60c
                    E610   1840 _CONTROL_CONFIG3	=	0xe610
                    E614   1841 _CONTROL_CONFIG4	=	0xe614
                    E618   1842 _CONTROL_CONFIG5	=	0xe618
                    E61C   1843 _CONTROL_CONFIG6	=	0xe61c
                    E620   1844 _CONTROL_CONFIG7	=	0xe620
                    E624   1845 _CAL_DATA0	=	0xe624
                    E628   1846 _TRAIN_IF_CONFIG	=	0xe628
                    E62C   1847 _CONTROL_CONFIG8	=	0xe62c
                    E630   1848 _CONTROL_CONFIG9	=	0xe630
                    E634   1849 _CON_CAL_STEP_SIZE1	=	0xe634
                    E638   1850 _CON_CAL_STEP_SIZE2	=	0xe638
                    E63C   1851 _CON_CAL_STEP_SIZE3	=	0xe63c
                    E640   1852 _CON_CAL_STEP_SIZE4	=	0xe640
                    E644   1853 _CON_CAL_STEP_SIZE5	=	0xe644
                    E648   1854 _CAL_TIME_OUT_AND_DIS	=	0xe648
                    E64C   1855 _CAL_STATUS_READ	=	0xe64c
                    E650   1856 _MCU_CONFIG	=	0xe650
                    E654   1857 _CAL_DATA1	=	0xe654
                    E658   1858 _LOOP_CNTS	=	0xe658
                    E65C   1859 _MCU_CONFIG1	=	0xe65c
                    E660   1860 _TIMER_SEL1	=	0xe660
                    E664   1861 _TIMER_SEL2	=	0xe664
                    E668   1862 _TIMER_SEL3	=	0xe668
                    E66C   1863 _G_SELLV_TXCLK	=	0xe66c
                    E670   1864 _G_SELLV_TXDATA	=	0xe670
                    E674   1865 _G_SELLV_TXPRE	=	0xe674
                    E678   1866 _G_SELLV_RXEOMCLK	=	0xe678
                    E67C   1867 _G_SELLV_RXDATACLK	=	0xe67c
                    E680   1868 _G_SELLV_RXSAMPLER	=	0xe680
                    E684   1869 _SAS_PRESET0_TB	=	0xe684
                    E688   1870 _SAS_PRESET1_TB	=	0xe688
                    E68C   1871 _SAS_PRESET2_TB	=	0xe68c
                    E690   1872 _ETH_PRESET0_TB	=	0xe690
                    E694   1873 _ETH_PRESET1_TB	=	0xe694
                    E698   1874 _TX_SAVE_0	=	0xe698
                    E69C   1875 _TX_SAVE_1	=	0xe69c
                    E6A0   1876 _TX_SAVE_2	=	0xe6a0
                    E6A4   1877 _TX_SAVE_3	=	0xe6a4
                    E6A8   1878 _TX_SAVE_4	=	0xe6a8
                    E6AC   1879 _CDS_EYE_CLK_THR	=	0xe6ac
                    E6B0   1880 _SYNC_INFO	=	0xe6b0
                    E6B4   1881 _MCU_INFO_4	=	0xe6b4
                    E6B8   1882 _MCU_INFO_5	=	0xe6b8
                    E6BC   1883 _MCU_INFO_12	=	0xe6bc
                    E6C0   1884 _MCU_INFO_13	=	0xe6c0
                    E6C4   1885 _END_XDAT_CMN	=	0xe6c4
                    2600   1886 _DME_ENC_REG0	=	0x2600
                    2604   1887 _DME_ENC_REG1	=	0x2604
                    2608   1888 _DME_ENC_REG2	=	0x2608
                    260C   1889 _DME_DEC_REG0	=	0x260c
                    2610   1890 _DME_DEC_REG1	=	0x2610
                    2614   1891 _TX_TRAIN_IF_REG0	=	0x2614
                    2618   1892 _TX_TRAIN_IF_REG1	=	0x2618
                    261C   1893 _TX_TRAIN_IF_REG2	=	0x261c
                    2620   1894 _TX_TRAIN_IF_REG3	=	0x2620
                    2624   1895 _TX_TRAIN_PATTTERN_REG0	=	0x2624
                    2628   1896 _TX_TRAIN_DRIVER_REG0	=	0x2628
                    262C   1897 _TX_TRAIN_DRIVER_REG1	=	0x262c
                    2630   1898 _TX_TRAIN_DRIVER_REG2	=	0x2630
                    2634   1899 _TX_TRAIN_DEFAULT_REG0	=	0x2634
                    2638   1900 _TX_TRAIN_DEFAULT_REG1	=	0x2638
                    263C   1901 _TX_TRAIN_DEFAULT_REG2	=	0x263c
                    2640   1902 _TX_TRAIN_DEFAULT_REG3	=	0x2640
                    2644   1903 _TX_TRAIN_DEFAULT_REG4	=	0x2644
                    2648   1904 _TX_TRAIN_DEFAULT_REG5	=	0x2648
                    264C   1905 _TX_EMPH_CTRL_REG0	=	0x264c
                    2650   1906 _LINK_TRAIN_MODE0	=	0x2650
                    2654   1907 _TX_DRV_RD_OUT_REG0	=	0x2654
                    2658   1908 _TX_AMP_CTRL_REG0	=	0x2658
                    265C   1909 _TRX_TRAIN_IF_INTERRUPT_LANE	=	0x265c
                    2660   1910 _TRX_TRAIN_IF_INTERRUPT_MASK0_LANE	=	0x2660
                    2664   1911 _TRX_TRAIN_IF_INTERRUPT_CLEAR_LANE	=	0x2664
                    2668   1912 _TX_TRAIN_IF_REG4	=	0x2668
                    266C   1913 _TX_TRAIN_IF_REG5	=	0x266c
                    2670   1914 _TX_TRAIN_IF_REG6	=	0x2670
                    2674   1915 _TX_TRAIN_IF_REG7	=	0x2674
                    2678   1916 _TX_TRAIN_CTRL_LANE	=	0x2678
                    267C   1917 _TX_TRAIN_IF_REG8	=	0x267c
                    6100   1918 _DFE_READ_EVEN_REG0	=	0x6100
                    6104   1919 _DFE_READ_EVEN_REG1	=	0x6104
                    6108   1920 _DFE_READ_EVEN_REG2	=	0x6108
                    610C   1921 _DFE_READ_EVEN_REG3	=	0x610c
                    6110   1922 _DFE_READ_EVEN_REG4	=	0x6110
                    6114   1923 _DFE_READ_EVEN_REG5	=	0x6114
                    6118   1924 _DFE_READ_EVEN_REG6	=	0x6118
                    611C   1925 _DFE_READ_EVEN_REG7	=	0x611c
                    6120   1926 _DFE_READ_ODD_REG0	=	0x6120
                    6124   1927 _DFE_READ_ODD_REG1	=	0x6124
                    6128   1928 _DFE_READ_ODD_REG2	=	0x6128
                    612C   1929 _DFE_READ_ODD_REG3	=	0x612c
                    6130   1930 _DFE_READ_ODD_REG4	=	0x6130
                    6134   1931 _DFE_READ_ODD_REG5	=	0x6134
                    6138   1932 _DFE_READ_ODD_REG6	=	0x6138
                    613C   1933 _DFE_READ_ODD_REG7	=	0x613c
                    6140   1934 _DFE_READ_EVEN_REG8	=	0x6140
                    6144   1935 _DFE_READ_ODD_REG8	=	0x6144
                    6148   1936 _DFE_READ_F0A_EVEN	=	0x6148
                    614C   1937 _DFE_READ_F0A_ODD	=	0x614c
                    6150   1938 _DFE_READ_F0B_EVEN	=	0x6150
                    6154   1939 _DFE_READ_F0B_ODD	=	0x6154
                    6158   1940 _DFE_READ_F0D_EVEN	=	0x6158
                    615C   1941 _DFE_READ_F0D_ODD	=	0x615c
                    6160   1942 _DFE_READ_F0D_LEFT_EVEN	=	0x6160
                    6164   1943 _DFE_READ_F0D_LEFT_ODD	=	0x6164
                    6168   1944 _DFE_READ_F0D_RIGHT_EVEN	=	0x6168
                    616C   1945 _DFE_READ_F0D_RIGHT_ODD	=	0x616c
                    6170   1946 _CDS_READ_MISC0	=	0x6170
                    6174   1947 _CDS_READ_MISC1	=	0x6174
                    6214   1948 _TXTRAIN_IF_REG0	=	0x6214
                    E000   1949 _lc_speedtable	=	0xe000
                    E1C0   1950 _ring_speedtable	=	0xe1c0
                    E5C0   1951 _phy_mode_cmn_table	=	0xe5c0
                    6300   1952 _max_gen	=	0x6300
                    6301   1953 _min_gen	=	0x6301
                    6304   1954 _speedtable	=	0x6304
                    65D4   1955 _phy_mode_lane_table	=	0x65d4
                    60B4   1956 _rc_save	=	0x60b4
                    60D0   1957 _txffe_save	=	0x60d0
                    60E4   1958 _phase_save	=	0x60e4
                    6030   1959 _train_gn1_index	=	0x6030
                    6031   1960 _train_g1_index	=	0x6031
                    6032   1961 _train_g0_index	=	0x6032
                    E6B0   1962 _local_tx_preset_tb	=	0xe6b0
                    E5C1   1963 _cmx_cal_lcvco_dac	=	0xe5c1
                    E5C1   1964 _cmx_cal_lcvco_dac_lsb	=	0xe5c1
                    E5C4   1965 _cmx_cal_lcvco_dac_msb	=	0xe5c4
                    E5CA   1966 _cmx_cal_lccap_msb	=	0xe5ca
                    E5C8   1967 _cmx_cal_lccap_lsb	=	0xe5c8
                    E5CC   1968 _cmx_cal_plldcc	=	0xe5cc
                    E5D0   1969 _cmx_cal_pll_speed_ring	=	0xe5d0
                    E5D4   1970 _cmx_cal_pll_sllp_dac_coarse_ring	=	0xe5d4
                    E5D8   1971 _cmx_cal_sllp_dac_fine_ring	=	0xe5d8
                    65D4   1972 _lnx_cal_txdcc_pdiv	=	0x65d4
                    65D8   1973 _lnx_cal_txdcc_pdiv_hg	=	0x65d8
                    65DA   1974 _lnx_cal_txdcc	=	0x65da
                    65DE   1975 _lnx_cal_txdcc_hg	=	0x65de
                    65E0   1976 _lnx_cal_rxdcc_dll	=	0x65e0
                    65E4   1977 _lnx_cal_rxdcc_dll_hg	=	0x65e4
                    65E6   1978 _lnx_cal_rxdcc_data	=	0x65e6
                    65F0   1979 _lnx_cal_rxdcc_data_hg	=	0x65f0
                    65F5   1980 _lnx_cal_rxdcc_eom	=	0x65f5
                    65FF   1981 _lnx_cal_rxdcc_eom_hg	=	0x65ff
                    6604   1982 _lnx_cal_dll_gmsel	=	0x6604
                    6606   1983 _lnx_cal_vdda_dll_sel	=	0x6606
                    660A   1984 _lnx_cal_dll_eom_gmsel	=	0x660a
                    660C   1985 _lnx_cal_vdda_dll_eom_sel	=	0x660c
                    6610   1986 _lnx_cal_eom_dpher	=	0x6610
                    6612   1987 _lnx_cal_align90_dummy_clk	=	0x6612
                    661A   1988 _lnx_cal_align90_dac	=	0x661a
                    6622   1989 _lnx_cal_align90_gm	=	0x6622
                    662A   1990 _lnx_cal_sellv_txdata	=	0x662a
                    6634   1991 _lnx_cal_sellv_txclk	=	0x6634
                    663E   1992 _lnx_cal_sellv_rxdataclk	=	0x663e
                    6648   1993 _lnx_cal_sellv_txpre	=	0x6648
                    6652   1994 _lnx_cal_sellv_rxsampler	=	0x6652
                    665C   1995 _lnx_cal_sellv_rxeomclk	=	0x665c
                    6666   1996 _lnx_spdoft_tx_preset_index_lane	=	0x6666
                    6490   1997 _lnx_calx_txdcc_pdiv	=	0x6490
                    6496   1998 _lnx_calx_txdcc_pdiv_hg	=	0x6496
                    6499   1999 _lnx_calx_txdcc	=	0x6499
                    649F   2000 _lnx_calx_txdcc_hg	=	0x649f
                    64A2   2001 _lnx_calx_rxdcc_dll	=	0x64a2
                    64A8   2002 _lnx_calx_rxdcc_dll_hg	=	0x64a8
                    64AB   2003 _lnx_calx_dll_gmsel	=	0x64ab
                    64AE   2004 _lnx_calx_vdda_dll_sel	=	0x64ae
                    64B4   2005 _lnx_calx_dll_eom_gmsel	=	0x64b4
                    64B7   2006 _lnx_calx_vdda_dll_eom_sel	=	0x64b7
                    64BD   2007 _lnx_calx_eom_dpher	=	0x64bd
                    64C0   2008 _lnx_calx_align90_dummy_clk	=	0x64c0
                    64CC   2009 _lnx_calx_align90_dac	=	0x64cc
                    64D8   2010 _lnx_calx_align90_gm	=	0x64d8
                    6100   2011 _cds28	=	0x6100
                    6178   2012 _dfe_sm	=	0x6178
                    61B8   2013 _dfe_sm_dc	=	0x61b8
                    61C0   2014 _dfe_sm_save	=	0x61c0
                    03FC   2015 _UPHY_ANAREG_REV_0	=	0x03fc
                    E684   2016 _tx_tb	=	0xe684
                    E698   2017 _train_save_tb	=	0xe698
                    607C   2018 _sq_thrs_ratio_tb	=	0x607c
                           2019 ;--------------------------------------------------------
                           2020 ; absolute external ram data
                           2021 ;--------------------------------------------------------
                           2022 	.area XABS    (ABS,XDATA)
                           2023 ;--------------------------------------------------------
                           2024 ; external initialized ram data
                           2025 ;--------------------------------------------------------
                           2026 	.area HOME    (CODE)
                           2027 	.area GSINIT0 (CODE)
                           2028 	.area GSINIT1 (CODE)
                           2029 	.area GSINIT2 (CODE)
                           2030 	.area GSINIT3 (CODE)
                           2031 	.area GSINIT4 (CODE)
                           2032 	.area GSINIT5 (CODE)
                           2033 	.area GSINIT  (CODE)
                           2034 	.area GSFINAL (CODE)
                           2035 	.area CSEG    (CODE)
                           2036 ;--------------------------------------------------------
                           2037 ; global & static initialisations
                           2038 ;--------------------------------------------------------
                           2039 	.area HOME    (CODE)
                           2040 	.area GSINIT  (CODE)
                           2041 	.area GSFINAL (CODE)
                           2042 	.area GSINIT  (CODE)
                           2043 ;--------------------------------------------------------
                           2044 ; Home
                           2045 ;--------------------------------------------------------
                           2046 	.area HOME    (CODE)
                           2047 	.area HOME    (CODE)
                           2048 ;--------------------------------------------------------
                           2049 ; code
                           2050 ;--------------------------------------------------------
                           2051 	.area CSEG    (CODE)
                           2052 ;------------------------------------------------------------
                           2053 ;Allocation info for local variables in function 'tx_train'
                           2054 ;------------------------------------------------------------
                           2055 ;------------------------------------------------------------
                           2056 ;	../../shared/src/tx_train.c:23: void tx_train(void)
                           2057 ;	-----------------------------------------
                           2058 ;	 function tx_train
                           2059 ;	-----------------------------------------
   0000                    2060 _tx_train:
                    0002   2061 	ar2 = 0x02
                    0003   2062 	ar3 = 0x03
                    0004   2063 	ar4 = 0x04
                    0005   2064 	ar5 = 0x05
                    0006   2065 	ar6 = 0x06
                    0007   2066 	ar7 = 0x07
                    0000   2067 	ar0 = 0x00
                    0001   2068 	ar1 = 0x01
                           2069 ;	../../shared/src/tx_train.c:28: PHY_STATUS = ST_TXTRAIN;
   0000 90 22 30           2070 	mov	dptr,#_MCU_STATUS0_LANE
   0003 74 29              2071 	mov	a,#0x29
   0005 F0                 2072 	movx	@dptr,a
                           2073 ;	../../shared/src/tx_train.c:30: tx_train_initial();
   0006 12s00r48           2074 	lcall	_tx_train_initial
                           2075 ;	../../shared/src/tx_train.c:32: while (1)
   0009                    2076 00112$:
                           2077 ;	../../shared/src/tx_train.c:34: if( tx_status_pcie_mode ) 
   0009 30*00 FD           2078 	jnb	_tx_status_pcie_mode,00112$
                           2079 ;	../../shared/src/tx_train.c:38: if( reg_EYE_OPEN_EN_RD_LANE ) {
   000C 90 26 7B           2080 	mov	dptr,#(_TX_TRAIN_CTRL_LANE + 0x0003)
   000F E0                 2081 	movx	a,@dptr
   0010 30 E6 24           2082 	jnb	acc.6,00107$
                           2083 ;	../../shared/src/tx_train.c:39: if(lnx_BYPASS_RXTRAIN_LANE==0){			
   0013 90 60 98           2084 	mov	dptr,#_DFE_CONTROL_10
   0016 E0                 2085 	movx	a,@dptr
   0017 20 E6 0F           2086 	jb	acc.6,00105$
                           2087 ;	../../shared/src/tx_train.c:42: if(TRAIN_SIM_EN) rx_train_dummy();
   001A 90 E6 07           2088 	mov	dptr,#(_CONTROL_CONFIG0 + 0x0003)
   001D E0                 2089 	movx	a,@dptr
   001E 30 E2 05           2090 	jnb	acc.2,00102$
   0021 12s00r00           2091 	lcall	_rx_train_dummy
   0024 80 03              2092 	sjmp	00105$
   0026                    2093 00102$:
                           2094 ;	../../shared/src/tx_train.c:45: rx_train();
   0026 12s00r00           2095 	lcall	_rx_train
   0029                    2096 00105$:
                           2097 ;	../../shared/src/tx_train.c:47: Send_ctrl_to_tx(0);
   0029 90 00 00           2098 	mov	dptr,#0x0000
   002C 78r00              2099 	mov	r0,#_Send_ctrl_to_tx
   002E 79s00              2100 	mov	r1,#(_Send_ctrl_to_tx >> 8)
   0030 7As00              2101 	mov	r2,#(_Send_ctrl_to_tx >> 16)
   0032 12s00r00           2102 	lcall	__sdcc_banked_call
   0035 80 D2              2103 	sjmp	00112$
   0037                    2104 00107$:
                           2105 ;	../../shared/src/tx_train.c:57: tx_train_PCIe();
   0037 12s00r00           2106 	lcall	_tx_train_PCIe
                           2107 ;	../../shared/src/tx_train.c:58: ctrl_tx_train_done = 1;
   003A D2*00              2108 	setb	_ctrl_tx_train_done
                           2109 ;	../../shared/src/tx_train.c:59: ctrl_rx_train_done = 0;
   003C C2*00              2110 	clr	_ctrl_rx_train_done
                           2111 ;	../../shared/src/tx_train.c:83: tx_train_end();
   003E 12s00r54           2112 	lcall	_tx_train_end
                           2113 ;	../../shared/src/tx_train.c:84: reg_MCU_DEBUG0_LANE_7_0 = 0x59;
   0041 90 22 B4           2114 	mov	dptr,#_MCU_DEBUG0_LANE
   0044 74 59              2115 	mov	a,#0x59
   0046 F0                 2116 	movx	@dptr,a
   0047 22                 2117 	ret
                           2118 ;------------------------------------------------------------
                           2119 ;Allocation info for local variables in function 'tx_train_initial'
                           2120 ;------------------------------------------------------------
                           2121 ;------------------------------------------------------------
                           2122 ;	../../shared/src/tx_train.c:95: void tx_train_initial(void)
                           2123 ;	-----------------------------------------
                           2124 ;	 function tx_train_initial
                           2125 ;	-----------------------------------------
   0048                    2126 _tx_train_initial:
                           2127 ;	../../shared/src/tx_train.c:100: ctrl_trx_ffe_updated = 1;
   0048 D2*00              2128 	setb	_ctrl_trx_ffe_updated
                           2129 ;	../../shared/src/tx_train.c:101: ctrl_cdr_phase_on = 0;
   004A C2*00              2130 	clr	_ctrl_cdr_phase_on
                           2131 ;	../../shared/src/tx_train.c:102: tx.num_tx_loop = 0;
   004C 90s00r02           2132 	mov	dptr,#(_tx + 0x0002)
   004F E4                 2133 	clr	a
   0050 F0                 2134 	movx	@dptr,a
                           2135 ;	../../shared/src/tx_train.c:104: opt2train();// load the optimal eo for train
   0051 02s00r00           2136 	ljmp	_opt2train
                           2137 ;------------------------------------------------------------
                           2138 ;Allocation info for local variables in function 'tx_train_end'
                           2139 ;------------------------------------------------------------
                           2140 ;------------------------------------------------------------
                           2141 ;	../../shared/src/tx_train.c:116: void tx_train_end(void)
                           2142 ;	-----------------------------------------
                           2143 ;	 function tx_train_end
                           2144 ;	-----------------------------------------
   0054                    2145 _tx_train_end:
                           2146 ;	../../shared/src/tx_train.c:121: update_opt_trx_ffe();
   0054 12s00r00           2147 	lcall	_update_opt_trx_ffe
                           2148 ;	../../shared/src/tx_train.c:123: opt2train();
   0057 12s00r00           2149 	lcall	_opt2train
                           2150 ;	../../shared/src/tx_train.c:126: if( tx_pipe4_en==1 )
   005A 30*00 07           2151 	jnb	_tx_pipe4_en,00103$
                           2152 ;	../../shared/src/tx_train.c:127: reg_TX_FFE_TRAIN_DONE_LANE = 1;
   005D 90 26 79           2153 	mov	dptr,#(_TX_TRAIN_CTRL_LANE + 0x0001)
   0060 E0                 2154 	movx	a,@dptr
   0061 44 80              2155 	orl	a,#0x80
   0063 F0                 2156 	movx	@dptr,a
   0064                    2157 00103$:
   0064 22                 2158 	ret
                           2159 ;------------------------------------------------------------
                           2160 ;Allocation info for local variables in function 'tx_g0_train'
                           2161 ;------------------------------------------------------------
                           2162 ;idx_ini                   Allocated to registers r2 
                           2163 ;cnt                       Allocated to registers r3 
                           2164 ;------------------------------------------------------------
                           2165 ;	../../shared/src/tx_train.c:142: void tx_g0_train(void)
                           2166 ;	-----------------------------------------
                           2167 ;	 function tx_g0_train
                           2168 ;	-----------------------------------------
   0065                    2169 _tx_g0_train:
                           2170 ;	../../shared/src/tx_train.c:149: tx.num_count = 0;
   0065 90s00r0A           2171 	mov	dptr,#(_tx + 0x000a)
   0068 E4                 2172 	clr	a
   0069 F0                 2173 	movx	@dptr,a
                           2174 ;	../../shared/src/tx_train.c:150: idx_ini = train_g0_index;
   006A 90 60 32           2175 	mov	dptr,#_train_g0_index
   006D E0                 2176 	movx	a,@dptr
   006E FA                 2177 	mov	r2,a
                           2178 ;	../../shared/src/tx_train.c:151: tx.direction = 0;
   006F 90s00r0B           2179 	mov	dptr,#(_tx + 0x000b)
                           2180 ;	../../shared/src/tx_train.c:152: tx.become_worse = 0;
   0072 E4                 2181 	clr	a
   0073 F0                 2182 	movx	@dptr,a
   0074 90s00r09           2183 	mov	dptr,#(_tx + 0x0009)
   0077 F0                 2184 	movx	@dptr,a
                           2185 ;	../../shared/src/tx_train.c:153: while (cnt-->0)
   0078 7B 14              2186 	mov	r3,#0x14
   007A                    2187 00114$:
   007A 8B 04              2188 	mov	ar4,r3
   007C 1B                 2189 	dec	r3
   007D C3                 2190 	clr	c
   007E 74 80              2191 	mov	a,#(0x00 ^ 0x80)
   0080 8C F0              2192 	mov	b,r4
   0082 63 F0 80           2193 	xrl	b,#0x80
   0085 95 F0              2194 	subb	a,b
   0087 40 03              2195 	jc	00131$
   0089 02s01r4F           2196 	ljmp	00116$
   008C                    2197 00131$:
                           2198 ;	../../shared/src/tx_train.c:155: if ((tx.num_count >= tag_TX_G0_STEP_NUM || tx.g0_is_min || tx.become_worse) &&
   008C 90s00r0A           2199 	mov	dptr,#(_tx + 0x000a)
   008F E0                 2200 	movx	a,@dptr
   0090 FC                 2201 	mov	r4,a
   0091 90 60 A6           2202 	mov	dptr,#(_CDS_CTRL_REG1 + 0x0002)
   0094 E0                 2203 	movx	a,@dptr
   0095 54 0F              2204 	anl	a,#0x0f
   0097 FD                 2205 	mov	r5,a
   0098 C3                 2206 	clr	c
   0099 EC                 2207 	mov	a,r4
   009A 64 80              2208 	xrl	a,#0x80
   009C 8D F0              2209 	mov	b,r5
   009E 63 F0 80           2210 	xrl	b,#0x80
   00A1 95 F0              2211 	subb	a,b
   00A3 50 0C              2212 	jnc	00107$
   00A5 90s00r04           2213 	mov	dptr,#(_tx + 0x0004)
   00A8 E0                 2214 	movx	a,@dptr
   00A9 70 06              2215 	jnz	00107$
   00AB 90s00r09           2216 	mov	dptr,#(_tx + 0x0009)
   00AE E0                 2217 	movx	a,@dptr
   00AF 60 32              2218 	jz	00104$
   00B1                    2219 00107$:
                           2220 ;	../../shared/src/tx_train.c:156: tx.direction == 0) // switch direction
   00B1 90s00r0B           2221 	mov	dptr,#(_tx + 0x000b)
   00B4 E0                 2222 	movx	a,@dptr
   00B5 70 2C              2223 	jnz	00104$
                           2224 ;	../../shared/src/tx_train.c:161: tx.direction = 1;
   00B7 90s00r0B           2225 	mov	dptr,#(_tx + 0x000b)
   00BA 74 01              2226 	mov	a,#0x01
   00BC F0                 2227 	movx	@dptr,a
                           2228 ;	../../shared/src/tx_train.c:162: tx.num_count = 0;
   00BD 90s00r0A           2229 	mov	dptr,#(_tx + 0x000a)
                           2230 ;	../../shared/src/tx_train.c:163: tx.become_worse = 0;
   00C0 E4                 2231 	clr	a
   00C1 F0                 2232 	movx	@dptr,a
   00C2 90s00r09           2233 	mov	dptr,#(_tx + 0x0009)
   00C5 F0                 2234 	movx	@dptr,a
                           2235 ;	../../shared/src/tx_train.c:165: if (tag_TX_G0_STEP_NUM > 0)
   00C6 90 60 A6           2236 	mov	dptr,#(_CDS_CTRL_REG1 + 0x0002)
   00C9 E0                 2237 	movx	a,@dptr
   00CA 54 0F              2238 	anl	a,#0x0f
   00CC 60 15              2239 	jz	00104$
                           2240 ;	../../shared/src/tx_train.c:172: update_g0(idx_ini - train_g0_index);
   00CE 90 60 32           2241 	mov	dptr,#_train_g0_index
   00D1 E0                 2242 	movx	a,@dptr
   00D2 FC                 2243 	mov	r4,a
   00D3 EA                 2244 	mov	a,r2
   00D4 C3                 2245 	clr	c
   00D5 9C                 2246 	subb	a,r4
   00D6 F5 82              2247 	mov	dpl,a
   00D8 C0 02              2248 	push	ar2
   00DA C0 03              2249 	push	ar3
   00DC 12s11r28           2250 	lcall	_update_g0
   00DF D0 03              2251 	pop	ar3
   00E1 D0 02              2252 	pop	ar2
   00E3                    2253 00104$:
                           2254 ;	../../shared/src/tx_train.c:176: if (((tx.num_count >= tag_TX_G0_STEP_NUM) || tx.g0_is_max || tx.become_worse) &&
   00E3 90s00r0A           2255 	mov	dptr,#(_tx + 0x000a)
   00E6 E0                 2256 	movx	a,@dptr
   00E7 FC                 2257 	mov	r4,a
   00E8 90 60 A6           2258 	mov	dptr,#(_CDS_CTRL_REG1 + 0x0002)
   00EB E0                 2259 	movx	a,@dptr
   00EC 54 0F              2260 	anl	a,#0x0f
   00EE FD                 2261 	mov	r5,a
   00EF C3                 2262 	clr	c
   00F0 EC                 2263 	mov	a,r4
   00F1 64 80              2264 	xrl	a,#0x80
   00F3 8D F0              2265 	mov	b,r5
   00F5 63 F0 80           2266 	xrl	b,#0x80
   00F8 95 F0              2267 	subb	a,b
   00FA 50 0C              2268 	jnc	00113$
   00FC 90s00r03           2269 	mov	dptr,#(_tx + 0x0003)
   00FF E0                 2270 	movx	a,@dptr
   0100 70 06              2271 	jnz	00113$
   0102 90s00r09           2272 	mov	dptr,#(_tx + 0x0009)
   0105 E0                 2273 	movx	a,@dptr
   0106 60 0A              2274 	jz	00109$
   0108                    2275 00113$:
                           2276 ;	../../shared/src/tx_train.c:177: tx.direction ==1)
   0108 90s00r0B           2277 	mov	dptr,#(_tx + 0x000b)
   010B E0                 2278 	movx	a,@dptr
   010C FC                 2279 	mov	r4,a
   010D BC 01 02           2280 	cjne	r4,#0x01,00140$
   0110 80 3D              2281 	sjmp	00116$
   0112                    2282 00140$:
                           2283 ;	../../shared/src/tx_train.c:182: break;
   0112                    2284 00109$:
                           2285 ;	../../shared/src/tx_train.c:187: tx.num_count ++; //update number of rounds
   0112 90s00r0A           2286 	mov	dptr,#(_tx + 0x000a)
   0115 E0                 2287 	movx	a,@dptr
   0116 FC                 2288 	mov	r4,a
   0117 0C                 2289 	inc	r4
   0118 90s00r0A           2290 	mov	dptr,#(_tx + 0x000a)
   011B EC                 2291 	mov	a,r4
   011C F0                 2292 	movx	@dptr,a
                           2293 ;	../../shared/src/tx_train.c:191: update_g0(tx.direction ? tag_TX_G0_STEP_SIZE : -tag_TX_G0_STEP_SIZE);
   011D 90s00r0B           2294 	mov	dptr,#(_tx + 0x000b)
   0120 E0                 2295 	movx	a,@dptr
   0121 60 0B              2296 	jz	00119$
   0123 90 60 A6           2297 	mov	dptr,#(_CDS_CTRL_REG1 + 0x0002)
   0126 E0                 2298 	movx	a,@dptr
   0127 23                 2299 	rl	a
   0128 23                 2300 	rl	a
   0129 54 03              2301 	anl	a,#0x03
   012B FC                 2302 	mov	r4,a
   012C 80 0E              2303 	sjmp	00120$
   012E                    2304 00119$:
   012E 90 60 A6           2305 	mov	dptr,#(_CDS_CTRL_REG1 + 0x0002)
   0131 E0                 2306 	movx	a,@dptr
   0132 23                 2307 	rl	a
   0133 23                 2308 	rl	a
   0134 54 03              2309 	anl	a,#0x03
   0136 FD                 2310 	mov	r5,a
   0137 C3                 2311 	clr	c
   0138 E4                 2312 	clr	a
   0139 9D                 2313 	subb	a,r5
   013A FD                 2314 	mov	r5,a
   013B FC                 2315 	mov	r4,a
   013C                    2316 00120$:
   013C 8C 82              2317 	mov	dpl,r4
   013E C0 02              2318 	push	ar2
   0140 C0 03              2319 	push	ar3
   0142 12s11r28           2320 	lcall	_update_g0
                           2321 ;	../../shared/src/tx_train.c:192: compare_g0();            
   0145 12s0Br2E           2322 	lcall	_compare_g0
   0148 D0 03              2323 	pop	ar3
   014A D0 02              2324 	pop	ar2
   014C 02s00r7A           2325 	ljmp	00114$
   014F                    2326 00116$:
                           2327 ;	../../shared/src/tx_train.c:201: update_g0(opt_g0_index - train_g0_index);
   014F 90 60 32           2328 	mov	dptr,#_train_g0_index
   0152 E0                 2329 	movx	a,@dptr
   0153 FA                 2330 	mov	r2,a
   0154 90s00r00           2331 	mov	dptr,#_opt_g0_index
   0157 E0                 2332 	movx	a,@dptr
   0158 C3                 2333 	clr	c
   0159 9A                 2334 	subb	a,r2
   015A F5 82              2335 	mov	dpl,a
   015C 12s11r28           2336 	lcall	_update_g0
                           2337 ;	../../shared/src/tx_train.c:203: update_opt_trx_ffe();
   015F 02s00r00           2338 	ljmp	_update_opt_trx_ffe
                           2339 ;------------------------------------------------------------
                           2340 ;Allocation info for local variables in function 'tx_gn1_train'
                           2341 ;------------------------------------------------------------
                           2342 ;------------------------------------------------------------
                           2343 ;	../../shared/src/tx_train.c:206: void tx_gn1_train(void)
                           2344 ;	-----------------------------------------
                           2345 ;	 function tx_gn1_train
                           2346 ;	-----------------------------------------
   0162                    2347 _tx_gn1_train:
                           2348 ;	../../shared/src/tx_train.c:214: if (tag_TX_GN1_MAXF0T_EN) // max f0t mode
   0162 90 60 A4           2349 	mov	dptr,#_CDS_CTRL_REG1
   0165 E0                 2350 	movx	a,@dptr
   0166 30 E6 3C           2351 	jnb	acc.6,00102$
                           2352 ;	../../shared/src/tx_train.c:219: &tx.gn1_is_min, &tx.gn1_is_max, //IS_MAX IS_MIN
                           2353 ;	../../shared/src/tx_train.c:218: &train_gn1_index,//ptr, //IDX
                           2354 ;	../../shared/src/tx_train.c:216: tag_TX_TRAIN_P2P_HOLD, //HOLD
   0169 90s00r00           2355 	mov	dptr,#_tx_train_p2p_hold
   016C E0                 2356 	movx	a,@dptr
   016D FA                 2357 	mov	r2,a
   016E 74rD8              2358 	mov	a,#_update_gn1
   0170 C0 E0              2359 	push	acc
   0172 74s11              2360 	mov	a,#(_update_gn1 >> 8)
   0174 C0 E0              2361 	push	acc
   0176 74r07              2362 	mov	a,#(_tx + 0x0007)
   0178 C0 E0              2363 	push	acc
   017A 74s00              2364 	mov	a,#((_tx + 0x0007) >> 8)
   017C C0 E0              2365 	push	acc
   017E E4                 2366 	clr	a
   017F C0 E0              2367 	push	acc
   0181 74r08              2368 	mov	a,#(_tx + 0x0008)
   0183 C0 E0              2369 	push	acc
   0185 74s00              2370 	mov	a,#((_tx + 0x0008) >> 8)
   0187 C0 E0              2371 	push	acc
   0189 E4                 2372 	clr	a
   018A C0 E0              2373 	push	acc
   018C 74 30              2374 	mov	a,#_train_gn1_index
   018E C0 E0              2375 	push	acc
   0190 74 60              2376 	mov	a,#(_train_gn1_index >> 8)
   0192 C0 E0              2377 	push	acc
   0194 E4                 2378 	clr	a
   0195 C0 E0              2379 	push	acc
   0197 E4                 2380 	clr	a
   0198 C0 E0              2381 	push	acc
   019A 8A 82              2382 	mov	dpl,r2
   019C 12s02r72           2383 	lcall	_g1n1_maxf0t
   019F E5 81              2384 	mov	a,sp
   01A1 24 F4              2385 	add	a,#0xf4
   01A3 F5 81              2386 	mov	sp,a
   01A5                    2387 00102$:
                           2388 ;	../../shared/src/tx_train.c:222: if (tag_TX_GN1_MIDPOINT_EN){
   01A5 90 60 38           2389 	mov	dptr,#_DFE_CONTROL_1
   01A8 E0                 2390 	movx	a,@dptr
   01A9 30 E5 3C           2391 	jnb	acc.5,00105$
                           2392 ;	../../shared/src/tx_train.c:227: &tx.gn1_is_min, &tx.gn1_is_max,//IS_MAX IS_MIN
                           2393 ;	../../shared/src/tx_train.c:226: &train_gn1_index, //ptr, //IDX
                           2394 ;	../../shared/src/tx_train.c:224: tag_TX_TRAIN_P2P_HOLD,
   01AC 90s00r00           2395 	mov	dptr,#_tx_train_p2p_hold
   01AF E0                 2396 	movx	a,@dptr
   01B0 FA                 2397 	mov	r2,a
   01B1 74rD8              2398 	mov	a,#_update_gn1
   01B3 C0 E0              2399 	push	acc
   01B5 74s11              2400 	mov	a,#(_update_gn1 >> 8)
   01B7 C0 E0              2401 	push	acc
   01B9 74r07              2402 	mov	a,#(_tx + 0x0007)
   01BB C0 E0              2403 	push	acc
   01BD 74s00              2404 	mov	a,#((_tx + 0x0007) >> 8)
   01BF C0 E0              2405 	push	acc
   01C1 E4                 2406 	clr	a
   01C2 C0 E0              2407 	push	acc
   01C4 74r08              2408 	mov	a,#(_tx + 0x0008)
   01C6 C0 E0              2409 	push	acc
   01C8 74s00              2410 	mov	a,#((_tx + 0x0008) >> 8)
   01CA C0 E0              2411 	push	acc
   01CC E4                 2412 	clr	a
   01CD C0 E0              2413 	push	acc
   01CF 74 30              2414 	mov	a,#_train_gn1_index
   01D1 C0 E0              2415 	push	acc
   01D3 74 60              2416 	mov	a,#(_train_gn1_index >> 8)
   01D5 C0 E0              2417 	push	acc
   01D7 E4                 2418 	clr	a
   01D8 C0 E0              2419 	push	acc
   01DA E4                 2420 	clr	a
   01DB C0 E0              2421 	push	acc
   01DD 8A 82              2422 	mov	dpl,r2
   01DF 12s05r97           2423 	lcall	_g1n1_midpoint
   01E2 E5 81              2424 	mov	a,sp
   01E4 24 F4              2425 	add	a,#0xf4
   01E6 F5 81              2426 	mov	sp,a
   01E8                    2427 00105$:
   01E8 22                 2428 	ret
                           2429 ;------------------------------------------------------------
                           2430 ;Allocation info for local variables in function 'tx_g1_train'
                           2431 ;------------------------------------------------------------
                           2432 ;------------------------------------------------------------
                           2433 ;	../../shared/src/tx_train.c:234: void tx_g1_train(void)
                           2434 ;	-----------------------------------------
                           2435 ;	 function tx_g1_train
                           2436 ;	-----------------------------------------
   01E9                    2437 _tx_g1_train:
                           2438 ;	../../shared/src/tx_train.c:242: if (tag_TX_G1_MAXF0T_EN) // max f0t mode
   01E9 90 60 A4           2439 	mov	dptr,#_CDS_CTRL_REG1
   01EC E0                 2440 	movx	a,@dptr
   01ED 30 E7 3D           2441 	jnb	acc.7,00102$
                           2442 ;	../../shared/src/tx_train.c:247: &tx.g1_is_min, &tx.g1_is_max, //IS_MAX IS_MIN
                           2443 ;	../../shared/src/tx_train.c:246: &train_g1_index, //ptr, //IDX
                           2444 ;	../../shared/src/tx_train.c:244: tag_TX_TRAIN_P2P_HOLD, //HOLD
   01F0 90s00r00           2445 	mov	dptr,#_tx_train_p2p_hold
   01F3 E0                 2446 	movx	a,@dptr
   01F4 FA                 2447 	mov	r2,a
   01F5 74rDC              2448 	mov	a,#_update_g1
   01F7 C0 E0              2449 	push	acc
   01F9 74s12              2450 	mov	a,#(_update_g1 >> 8)
   01FB C0 E0              2451 	push	acc
   01FD 74r05              2452 	mov	a,#(_tx + 0x0005)
   01FF C0 E0              2453 	push	acc
   0201 74s00              2454 	mov	a,#((_tx + 0x0005) >> 8)
   0203 C0 E0              2455 	push	acc
   0205 E4                 2456 	clr	a
   0206 C0 E0              2457 	push	acc
   0208 74r06              2458 	mov	a,#(_tx + 0x0006)
   020A C0 E0              2459 	push	acc
   020C 74s00              2460 	mov	a,#((_tx + 0x0006) >> 8)
   020E C0 E0              2461 	push	acc
   0210 E4                 2462 	clr	a
   0211 C0 E0              2463 	push	acc
   0213 74 31              2464 	mov	a,#_train_g1_index
   0215 C0 E0              2465 	push	acc
   0217 74 60              2466 	mov	a,#(_train_g1_index >> 8)
   0219 C0 E0              2467 	push	acc
   021B E4                 2468 	clr	a
   021C C0 E0              2469 	push	acc
   021E 74 01              2470 	mov	a,#0x01
   0220 C0 E0              2471 	push	acc
   0222 8A 82              2472 	mov	dpl,r2
   0224 12s02r72           2473 	lcall	_g1n1_maxf0t
   0227 E5 81              2474 	mov	a,sp
   0229 24 F4              2475 	add	a,#0xf4
   022B F5 81              2476 	mov	sp,a
   022D                    2477 00102$:
                           2478 ;	../../shared/src/tx_train.c:251: if (tag_TX_G1_MIDPOINT_EN){ // midpoint mode
   022D 90 60 33           2479 	mov	dptr,#(_TRX_TRAIN_IF_TIMERS_ENABLE_LANE + 0x0003)
   0230 E0                 2480 	movx	a,@dptr
   0231 30 E1 3D           2481 	jnb	acc.1,00105$
                           2482 ;	../../shared/src/tx_train.c:256: &tx.g1_is_min, &tx.g1_is_max,//IS_MIN, IS_MAX
                           2483 ;	../../shared/src/tx_train.c:255: &train_g1_index, //ptr, //IDX
                           2484 ;	../../shared/src/tx_train.c:253: tag_TX_TRAIN_P2P_HOLD,  //HOLD
   0234 90s00r00           2485 	mov	dptr,#_tx_train_p2p_hold
   0237 E0                 2486 	movx	a,@dptr
   0238 FA                 2487 	mov	r2,a
   0239 74rDC              2488 	mov	a,#_update_g1
   023B C0 E0              2489 	push	acc
   023D 74s12              2490 	mov	a,#(_update_g1 >> 8)
   023F C0 E0              2491 	push	acc
   0241 74r05              2492 	mov	a,#(_tx + 0x0005)
   0243 C0 E0              2493 	push	acc
   0245 74s00              2494 	mov	a,#((_tx + 0x0005) >> 8)
   0247 C0 E0              2495 	push	acc
   0249 E4                 2496 	clr	a
   024A C0 E0              2497 	push	acc
   024C 74r06              2498 	mov	a,#(_tx + 0x0006)
   024E C0 E0              2499 	push	acc
   0250 74s00              2500 	mov	a,#((_tx + 0x0006) >> 8)
   0252 C0 E0              2501 	push	acc
   0254 E4                 2502 	clr	a
   0255 C0 E0              2503 	push	acc
   0257 74 31              2504 	mov	a,#_train_g1_index
   0259 C0 E0              2505 	push	acc
   025B 74 60              2506 	mov	a,#(_train_g1_index >> 8)
   025D C0 E0              2507 	push	acc
   025F E4                 2508 	clr	a
   0260 C0 E0              2509 	push	acc
   0262 74 01              2510 	mov	a,#0x01
   0264 C0 E0              2511 	push	acc
   0266 8A 82              2512 	mov	dpl,r2
   0268 12s05r97           2513 	lcall	_g1n1_midpoint
   026B E5 81              2514 	mov	a,sp
   026D 24 F4              2515 	add	a,#0xf4
   026F F5 81              2516 	mov	sp,a
   0271                    2517 00105$:
   0271 22                 2518 	ret
                           2519 ;------------------------------------------------------------
                           2520 ;Allocation info for local variables in function 'g1n1_maxf0t'
                           2521 ;------------------------------------------------------------
                           2522 ;X                         Allocated to stack - offset -3
                           2523 ;IDX                       Allocated to stack - offset -6
                           2524 ;IS_MIN                    Allocated to stack - offset -9
                           2525 ;IS_MAX                    Allocated to stack - offset -12
                           2526 ;update_g                  Allocated to stack - offset -14
                           2527 ;HOLD                      Allocated to stack - offset 1
                           2528 ;num_count                 Allocated to registers r2 
                           2529 ;dir                       Allocated to registers b0 
                           2530 ;idx_ini                   Allocated to stack - offset 2
                           2531 ;update                    Allocated to stack - offset 3
                           2532 ;NUM                       Allocated to registers r3 
                           2533 ;STEP                      Allocated to stack - offset 4
                           2534 ;cnt                       Allocated to registers r4 
                           2535 ;sloc0                     Allocated to stack - offset 5
                           2536 ;sloc1                     Allocated to stack - offset 8
                           2537 ;sloc2                     Allocated to stack - offset 11
                           2538 ;sloc3                     Allocated to stack - offset 12
                           2539 ;sloc4                     Allocated to stack - offset 13
                           2540 ;------------------------------------------------------------
                           2541 ;	../../shared/src/tx_train.c:279: void g1n1_maxf0t(bool HOLD,  uint8_t X, uint8_t* IDX, 
                           2542 ;	-----------------------------------------
                           2543 ;	 function g1n1_maxf0t
                           2544 ;	-----------------------------------------
   0272                    2545 _g1n1_maxf0t:
   0272 C0*00              2546 	push	_bp
   0274 85 81*00           2547 	mov	_bp,sp
   0277 C0 82              2548 	push	dpl
   0279 E5 81              2549 	mov	a,sp
   027B 24 0D              2550 	add	a,#0x0d
   027D F5 81              2551 	mov	sp,a
                           2552 ;	../../shared/src/tx_train.c:295: if(X){
   027F E5*00              2553 	mov	a,_bp
   0281 24 FD              2554 	add	a,#0xfd
   0283 F8                 2555 	mov	r0,a
   0284 E6                 2556 	mov	a,@r0
   0285 60 19              2557 	jz	00102$
                           2558 ;	../../shared/src/tx_train.c:296: NUM = tag_TX_G1_STEP_NUM;
   0287 90 60 8C           2559 	mov	dptr,#_DFE_CONTROL_7
   028A E0                 2560 	movx	a,@dptr
   028B C4                 2561 	swap	a
   028C 23                 2562 	rl	a
   028D 54 1F              2563 	anl	a,#0x1f
   028F FB                 2564 	mov	r3,a
                           2565 ;	../../shared/src/tx_train.c:297: STEP= tag_TX_G1_STEP_SIZE;
   0290 90 60 A7           2566 	mov	dptr,#(_CDS_CTRL_REG1 + 0x0003)
   0293 E0                 2567 	movx	a,@dptr
   0294 54 03              2568 	anl	a,#0x03
   0296 FC                 2569 	mov	r4,a
   0297 E5*00              2570 	mov	a,_bp
   0299 24 04              2571 	add	a,#0x04
   029B F8                 2572 	mov	r0,a
   029C A6 04              2573 	mov	@r0,ar4
   029E 80 18              2574 	sjmp	00103$
   02A0                    2575 00102$:
                           2576 ;	../../shared/src/tx_train.c:299: NUM = tag_TX_GN1_STEP_NUM;
   02A0 90 60 A7           2577 	mov	dptr,#(_CDS_CTRL_REG1 + 0x0003)
   02A3 E0                 2578 	movx	a,@dptr
   02A4 03                 2579 	rr	a
   02A5 03                 2580 	rr	a
   02A6 54 1F              2581 	anl	a,#0x1f
   02A8 FB                 2582 	mov	r3,a
                           2583 ;	../../shared/src/tx_train.c:300: STEP= tag_TX_GN1_STEP_SIZE;
   02A9 90 60 A6           2584 	mov	dptr,#(_CDS_CTRL_REG1 + 0x0002)
   02AC E0                 2585 	movx	a,@dptr
   02AD C4                 2586 	swap	a
   02AE 54 03              2587 	anl	a,#0x03
   02B0 FD                 2588 	mov	r5,a
   02B1 E5*00              2589 	mov	a,_bp
   02B3 24 04              2590 	add	a,#0x04
   02B5 F8                 2591 	mov	r0,a
   02B6 A6 05              2592 	mov	@r0,ar5
   02B8                    2593 00103$:
                           2594 ;	../../shared/src/tx_train.c:302: idx_ini = *IDX;
   02B8 E5*00              2595 	mov	a,_bp
   02BA 24 FA              2596 	add	a,#0xfa
   02BC F8                 2597 	mov	r0,a
   02BD 86 05              2598 	mov	ar5,@r0
   02BF 08                 2599 	inc	r0
   02C0 86 06              2600 	mov	ar6,@r0
   02C2 08                 2601 	inc	r0
   02C3 86 07              2602 	mov	ar7,@r0
   02C5 8D 82              2603 	mov	dpl,r5
   02C7 8E 83              2604 	mov	dph,r6
   02C9 8F F0              2605 	mov	b,r7
   02CB 12s00r00           2606 	lcall	__gptrget
   02CE FA                 2607 	mov	r2,a
   02CF A8*00              2608 	mov	r0,_bp
   02D1 08                 2609 	inc	r0
   02D2 08                 2610 	inc	r0
   02D3 A6 02              2611 	mov	@r0,ar2
                           2612 ;	../../shared/src/tx_train.c:303: dir = HOLD ? 0 : 1;    
   02D5 A8*00              2613 	mov	r0,_bp
   02D7 08                 2614 	inc	r0
   02D8 E6                 2615 	mov	a,@r0
   02D9 B4 01 00           2616 	cjne	a,#0x01,00161$
   02DC                    2617 00161$:
   02DC 92*00              2618 	mov	b0,c
                           2619 ;	../../shared/src/tx_train.c:304: tx.become_worse = 0; 
   02DE 90s00r09           2620 	mov	dptr,#(_tx + 0x0009)
   02E1 E4                 2621 	clr	a
   02E2 F0                 2622 	movx	@dptr,a
                           2623 ;	../../shared/src/tx_train.c:305: num_count = 0;
   02E3 7A 00              2624 	mov	r2,#0x00
                           2625 ;	../../shared/src/tx_train.c:307: while (cnt-->0)
   02E5 E5*00              2626 	mov	a,_bp
   02E7 24 F7              2627 	add	a,#0xf7
   02E9 F8                 2628 	mov	r0,a
   02EA E5*00              2629 	mov	a,_bp
   02EC 24 05              2630 	add	a,#0x05
   02EE F9                 2631 	mov	r1,a
   02EF E6                 2632 	mov	a,@r0
   02F0 F7                 2633 	mov	@r1,a
   02F1 08                 2634 	inc	r0
   02F2 09                 2635 	inc	r1
   02F3 E6                 2636 	mov	a,@r0
   02F4 F7                 2637 	mov	@r1,a
   02F5 08                 2638 	inc	r0
   02F6 09                 2639 	inc	r1
   02F7 E6                 2640 	mov	a,@r0
   02F8 F7                 2641 	mov	@r1,a
   02F9 E5*00              2642 	mov	a,_bp
   02FB 24 F4              2643 	add	a,#0xf4
   02FD F8                 2644 	mov	r0,a
   02FE E5*00              2645 	mov	a,_bp
   0300 24 08              2646 	add	a,#0x08
   0302 F9                 2647 	mov	r1,a
   0303 E6                 2648 	mov	a,@r0
   0304 F7                 2649 	mov	@r1,a
   0305 08                 2650 	inc	r0
   0306 09                 2651 	inc	r1
   0307 E6                 2652 	mov	a,@r0
   0308 F7                 2653 	mov	@r1,a
   0309 08                 2654 	inc	r0
   030A 09                 2655 	inc	r1
   030B E6                 2656 	mov	a,@r0
   030C F7                 2657 	mov	@r1,a
   030D E5*00              2658 	mov	a,_bp
   030F 24 0B              2659 	add	a,#0x0b
   0311 F8                 2660 	mov	r0,a
   0312 E4                 2661 	clr	a
   0313 B5 03 00           2662 	cjne	a,ar3,00162$
   0316                    2663 00162$:
   0316 E4                 2664 	clr	a
   0317 33                 2665 	rlc	a
   0318 F6                 2666 	mov	@r0,a
   0319 E5*00              2667 	mov	a,_bp
   031B 24 04              2668 	add	a,#0x04
   031D F8                 2669 	mov	r0,a
   031E E5*00              2670 	mov	a,_bp
   0320 24 0C              2671 	add	a,#0x0c
   0322 F9                 2672 	mov	r1,a
   0323 C3                 2673 	clr	c
   0324 E4                 2674 	clr	a
   0325 96                 2675 	subb	a,@r0
   0326 F7                 2676 	mov	@r1,a
   0327 7C 14              2677 	mov	r4,#0x14
   0329                    2678 00131$:
   0329 C0 05              2679 	push	ar5
   032B C0 06              2680 	push	ar6
   032D C0 07              2681 	push	ar7
   032F 8C 05              2682 	mov	ar5,r4
   0331 1C                 2683 	dec	r4
   0332 C3                 2684 	clr	c
   0333 74 80              2685 	mov	a,#(0x00 ^ 0x80)
   0335 8D F0              2686 	mov	b,r5
   0337 63 F0 80           2687 	xrl	b,#0x80
   033A 95 F0              2688 	subb	a,b
   033C D0 07              2689 	pop	ar7
   033E D0 06              2690 	pop	ar6
   0340 D0 05              2691 	pop	ar5
   0342 40 03              2692 	jc	00163$
   0344 02s05r36           2693 	ljmp	00133$
   0347                    2694 00163$:
                           2695 ;	../../shared/src/tx_train.c:309: if(HOLD) {
   0347 A8*00              2696 	mov	r0,_bp
   0349 08                 2697 	inc	r0
   034A E6                 2698 	mov	a,@r0
   034B 70 03              2699 	jnz	00164$
   034D 02s04r09           2700 	ljmp	00129$
   0350                    2701 00164$:
                           2702 ;	../../shared/src/tx_train.c:310: if( (num_count >= NUM || *IS_MIN || tx.become_worse) && dir==0 ) {
   0350 EA                 2703 	mov	a,r2
   0351 B5 03 00           2704 	cjne	a,ar3,00165$
   0354                    2705 00165$:
   0354 50 18              2706 	jnc	00110$
   0356 E5*00              2707 	mov	a,_bp
   0358 24 05              2708 	add	a,#0x05
   035A F8                 2709 	mov	r0,a
   035B 86 82              2710 	mov	dpl,@r0
   035D 08                 2711 	inc	r0
   035E 86 83              2712 	mov	dph,@r0
   0360 08                 2713 	inc	r0
   0361 86 F0              2714 	mov	b,@r0
   0363 12s00r00           2715 	lcall	__gptrget
   0366 70 06              2716 	jnz	00110$
   0368 90s00r09           2717 	mov	dptr,#(_tx + 0x0009)
   036B E0                 2718 	movx	a,@dptr
   036C 60 64              2719 	jz	00107$
   036E                    2720 00110$:
   036E 20*00 61           2721 	jb	b0,00107$
                           2722 ;	../../shared/src/tx_train.c:311: dir = 1;
   0371 D2*00              2723 	setb	b0
                           2724 ;	../../shared/src/tx_train.c:312: num_count = 0;
   0373 7A 00              2725 	mov	r2,#0x00
                           2726 ;	../../shared/src/tx_train.c:313: tx.become_worse = 0;		  
   0375 90s00r09           2727 	mov	dptr,#(_tx + 0x0009)
   0378 E4                 2728 	clr	a
   0379 F0                 2729 	movx	@dptr,a
                           2730 ;	../../shared/src/tx_train.c:314: if(NUM > 0)  {
   037A EB                 2731 	mov	a,r3
   037B 60 55              2732 	jz	00107$
                           2733 ;	../../shared/src/tx_train.c:316: update = idx_ini - *IDX;					
   037D C0 04              2734 	push	ar4
   037F 8D 82              2735 	mov	dpl,r5
   0381 8E 83              2736 	mov	dph,r6
   0383 8F F0              2737 	mov	b,r7
   0385 12s00r00           2738 	lcall	__gptrget
   0388 FC                 2739 	mov	r4,a
   0389 A8*00              2740 	mov	r0,_bp
   038B 08                 2741 	inc	r0
   038C 08                 2742 	inc	r0
   038D E6                 2743 	mov	a,@r0
   038E C3                 2744 	clr	c
   038F 9C                 2745 	subb	a,r4
   0390 FC                 2746 	mov	r4,a
   0391 E5*00              2747 	mov	a,_bp
   0393 24 03              2748 	add	a,#0x03
   0395 F8                 2749 	mov	r0,a
   0396 A6 04              2750 	mov	@r0,ar4
                           2751 ;	../../shared/src/tx_train.c:317: update_g(update);		  
   0398 C0 02              2752 	push	ar2
   039A C0 03              2753 	push	ar3
   039C C0 04              2754 	push	ar4
   039E C0 05              2755 	push	ar5
   03A0 C0 06              2756 	push	ar6
   03A2 C0 07              2757 	push	ar7
   03A4 C0*00              2758 	push	bits
   03A6 74rC2              2759 	mov	a,#00171$
   03A8 C0 E0              2760 	push	acc
   03AA 74s03              2761 	mov	a,#(00171$ >> 8)
   03AC C0 E0              2762 	push	acc
   03AE E5*00              2763 	mov	a,_bp
   03B0 24 F2              2764 	add	a,#0xf2
   03B2 F8                 2765 	mov	r0,a
   03B3 E6                 2766 	mov	a,@r0
   03B4 C0 E0              2767 	push	acc
   03B6 08                 2768 	inc	r0
   03B7 E6                 2769 	mov	a,@r0
   03B8 C0 E0              2770 	push	acc
   03BA E5*00              2771 	mov	a,_bp
   03BC 24 03              2772 	add	a,#0x03
   03BE F8                 2773 	mov	r0,a
   03BF 86 82              2774 	mov	dpl,@r0
   03C1 22                 2775 	ret
   03C2                    2776 00171$:
   03C2 D0*00              2777 	pop	bits
   03C4 D0 07              2778 	pop	ar7
   03C6 D0 06              2779 	pop	ar6
   03C8 D0 05              2780 	pop	ar5
   03CA D0 04              2781 	pop	ar4
   03CC D0 03              2782 	pop	ar3
   03CE D0 02              2783 	pop	ar2
                           2784 ;	../../shared/src/tx_train.c:355: update_opt_trx_ffe();
   03D0 D0 04              2785 	pop	ar4
                           2786 ;	../../shared/src/tx_train.c:317: update_g(update);		  
   03D2                    2787 00107$:
                           2788 ;	../../shared/src/tx_train.c:320: if((num_count >= NUM || *IS_MAX || tx.become_worse) && dir==1 ) break;
   03D2 EA                 2789 	mov	a,r2
   03D3 B5 03 00           2790 	cjne	a,ar3,00172$
   03D6                    2791 00172$:
   03D6 50 1B              2792 	jnc	00115$
   03D8 E5*00              2793 	mov	a,_bp
   03DA 24 08              2794 	add	a,#0x08
   03DC F8                 2795 	mov	r0,a
   03DD 86 82              2796 	mov	dpl,@r0
   03DF 08                 2797 	inc	r0
   03E0 86 83              2798 	mov	dph,@r0
   03E2 08                 2799 	inc	r0
   03E3 86 F0              2800 	mov	b,@r0
   03E5 12s00r00           2801 	lcall	__gptrget
   03E8 70 09              2802 	jnz	00115$
   03EA 90s00r09           2803 	mov	dptr,#(_tx + 0x0009)
   03ED E0                 2804 	movx	a,@dptr
   03EE 70 03              2805 	jnz	00175$
   03F0 02s04rBD           2806 	ljmp	00130$
   03F3                    2807 00175$:
   03F3                    2808 00115$:
   03F3 C0 04              2809 	push	ar4
   03F5 A2*00              2810 	mov	c,b0
   03F7 E4                 2811 	clr	a
   03F8 33                 2812 	rlc	a
   03F9 FC                 2813 	mov	r4,a
   03FA BC 01 02           2814 	cjne	r4,#0x01,00176$
   03FD 80 05              2815 	sjmp	00177$
   03FF                    2816 00176$:
   03FF D0 04              2817 	pop	ar4
   0401 02s04rBD           2818 	ljmp	00130$
   0404                    2819 00177$:
   0404 D0 04              2820 	pop	ar4
   0406 02s05r36           2821 	ljmp	00133$
   0409                    2822 00129$:
                           2823 ;	../../shared/src/tx_train.c:323: if( (num_count >= NUM || *IS_MAX || tx.become_worse) && dir==1 )
   0409 EA                 2824 	mov	a,r2
   040A B5 03 00           2825 	cjne	a,ar3,00178$
   040D                    2826 00178$:
   040D 50 18              2827 	jnc	00120$
   040F E5*00              2828 	mov	a,_bp
   0411 24 08              2829 	add	a,#0x08
   0413 F8                 2830 	mov	r0,a
   0414 86 82              2831 	mov	dpl,@r0
   0416 08                 2832 	inc	r0
   0417 86 83              2833 	mov	dph,@r0
   0419 08                 2834 	inc	r0
   041A 86 F0              2835 	mov	b,@r0
   041C 12s00r00           2836 	lcall	__gptrget
   041F 70 06              2837 	jnz	00120$
   0421 90s00r09           2838 	mov	dptr,#(_tx + 0x0009)
   0424 E0                 2839 	movx	a,@dptr
   0425 60 14              2840 	jz	00117$
   0427                    2841 00120$:
   0427 C0 04              2842 	push	ar4
   0429 A2*00              2843 	mov	c,b0
   042B E4                 2844 	clr	a
   042C 33                 2845 	rlc	a
   042D FC                 2846 	mov	r4,a
   042E BC 01 02           2847 	cjne	r4,#0x01,00182$
   0431 80 04              2848 	sjmp	00183$
   0433                    2849 00182$:
   0433 D0 04              2850 	pop	ar4
   0435 80 04              2851 	sjmp	00117$
   0437                    2852 00183$:
   0437 D0 04              2853 	pop	ar4
                           2854 ;	../../shared/src/tx_train.c:324: dir = 0;
   0439 C2*00              2855 	clr	b0
   043B                    2856 00117$:
                           2857 ;	../../shared/src/tx_train.c:325: num_count = 0;
   043B 7A 00              2858 	mov	r2,#0x00
                           2859 ;	../../shared/src/tx_train.c:326: tx.become_worse = 0;
   043D 90s00r09           2860 	mov	dptr,#(_tx + 0x0009)
   0440 E4                 2861 	clr	a
   0441 F0                 2862 	movx	@dptr,a
                           2863 ;	../../shared/src/tx_train.c:328: if(NUM > 0)
   0442 EB                 2864 	mov	a,r3
   0443 60 55              2865 	jz	00122$
                           2866 ;	../../shared/src/tx_train.c:330: update = idx_ini - *IDX;					
   0445 C0 04              2867 	push	ar4
   0447 8D 82              2868 	mov	dpl,r5
   0449 8E 83              2869 	mov	dph,r6
   044B 8F F0              2870 	mov	b,r7
   044D 12s00r00           2871 	lcall	__gptrget
   0450 FC                 2872 	mov	r4,a
   0451 A8*00              2873 	mov	r0,_bp
   0453 08                 2874 	inc	r0
   0454 08                 2875 	inc	r0
   0455 E6                 2876 	mov	a,@r0
   0456 C3                 2877 	clr	c
   0457 9C                 2878 	subb	a,r4
   0458 FC                 2879 	mov	r4,a
   0459 E5*00              2880 	mov	a,_bp
   045B 24 03              2881 	add	a,#0x03
   045D F8                 2882 	mov	r0,a
   045E A6 04              2883 	mov	@r0,ar4
                           2884 ;	../../shared/src/tx_train.c:331: update_g(update);		  
   0460 C0 02              2885 	push	ar2
   0462 C0 03              2886 	push	ar3
   0464 C0 04              2887 	push	ar4
   0466 C0 05              2888 	push	ar5
   0468 C0 06              2889 	push	ar6
   046A C0 07              2890 	push	ar7
   046C C0*00              2891 	push	bits
   046E 74r8A              2892 	mov	a,#00185$
   0470 C0 E0              2893 	push	acc
   0472 74s04              2894 	mov	a,#(00185$ >> 8)
   0474 C0 E0              2895 	push	acc
   0476 E5*00              2896 	mov	a,_bp
   0478 24 F2              2897 	add	a,#0xf2
   047A F8                 2898 	mov	r0,a
   047B E6                 2899 	mov	a,@r0
   047C C0 E0              2900 	push	acc
   047E 08                 2901 	inc	r0
   047F E6                 2902 	mov	a,@r0
   0480 C0 E0              2903 	push	acc
   0482 E5*00              2904 	mov	a,_bp
   0484 24 03              2905 	add	a,#0x03
   0486 F8                 2906 	mov	r0,a
   0487 86 82              2907 	mov	dpl,@r0
   0489 22                 2908 	ret
   048A                    2909 00185$:
   048A D0*00              2910 	pop	bits
   048C D0 07              2911 	pop	ar7
   048E D0 06              2912 	pop	ar6
   0490 D0 05              2913 	pop	ar5
   0492 D0 04              2914 	pop	ar4
   0494 D0 03              2915 	pop	ar3
   0496 D0 02              2916 	pop	ar2
                           2917 ;	../../shared/src/tx_train.c:355: update_opt_trx_ffe();
   0498 D0 04              2918 	pop	ar4
                           2919 ;	../../shared/src/tx_train.c:331: update_g(update);		  
   049A                    2920 00122$:
                           2921 ;	../../shared/src/tx_train.c:333: if((num_count >= NUM || *IS_MIN || tx.become_worse) && dir==0 ) break;
   049A E5*00              2922 	mov	a,_bp
   049C 24 0B              2923 	add	a,#0x0b
   049E F8                 2924 	mov	r0,a
   049F E6                 2925 	mov	a,@r0
   04A0 60 18              2926 	jz	00127$
   04A2 E5*00              2927 	mov	a,_bp
   04A4 24 05              2928 	add	a,#0x05
   04A6 F8                 2929 	mov	r0,a
   04A7 86 82              2930 	mov	dpl,@r0
   04A9 08                 2931 	inc	r0
   04AA 86 83              2932 	mov	dph,@r0
   04AC 08                 2933 	inc	r0
   04AD 86 F0              2934 	mov	b,@r0
   04AF 12s00r00           2935 	lcall	__gptrget
   04B2 70 06              2936 	jnz	00127$
   04B4 90s00r09           2937 	mov	dptr,#(_tx + 0x0009)
   04B7 E0                 2938 	movx	a,@dptr
   04B8 60 03              2939 	jz	00130$
   04BA                    2940 00127$:
   04BA 30*00 79           2941 	jnb	b0,00133$
   04BD                    2942 00130$:
                           2943 ;	../../shared/src/tx_train.c:336: update = dir ? STEP : -STEP;
   04BD 30*00 0E           2944 	jnb	b0,00139$
   04C0 E5*00              2945 	mov	a,_bp
   04C2 24 04              2946 	add	a,#0x04
   04C4 F8                 2947 	mov	r0,a
   04C5 E5*00              2948 	mov	a,_bp
   04C7 24 0D              2949 	add	a,#0x0d
   04C9 F9                 2950 	mov	r1,a
   04CA E6                 2951 	mov	a,@r0
   04CB F7                 2952 	mov	@r1,a
   04CC 80 0C              2953 	sjmp	00140$
   04CE                    2954 00139$:
   04CE E5*00              2955 	mov	a,_bp
   04D0 24 0C              2956 	add	a,#0x0c
   04D2 F8                 2957 	mov	r0,a
   04D3 E5*00              2958 	mov	a,_bp
   04D5 24 0D              2959 	add	a,#0x0d
   04D7 F9                 2960 	mov	r1,a
   04D8 E6                 2961 	mov	a,@r0
   04D9 F7                 2962 	mov	@r1,a
   04DA                    2963 00140$:
   04DA C0 04              2964 	push	ar4
   04DC E5*00              2965 	mov	a,_bp
   04DE 24 0D              2966 	add	a,#0x0d
   04E0 F8                 2967 	mov	r0,a
   04E1 86 04              2968 	mov	ar4,@r0
   04E3 E5*00              2969 	mov	a,_bp
   04E5 24 03              2970 	add	a,#0x03
   04E7 F8                 2971 	mov	r0,a
   04E8 A6 04              2972 	mov	@r0,ar4
                           2973 ;	../../shared/src/tx_train.c:337: num_count ++; //update number of rounds
   04EA 0A                 2974 	inc	r2
                           2975 ;	../../shared/src/tx_train.c:338: update_g(update);
   04EB C0 02              2976 	push	ar2
   04ED C0 03              2977 	push	ar3
   04EF C0 04              2978 	push	ar4
   04F1 C0 05              2979 	push	ar5
   04F3 C0 06              2980 	push	ar6
   04F5 C0 07              2981 	push	ar7
   04F7 C0*00              2982 	push	bits
   04F9 74r15              2983 	mov	a,#00191$
   04FB C0 E0              2984 	push	acc
   04FD 74s05              2985 	mov	a,#(00191$ >> 8)
   04FF C0 E0              2986 	push	acc
   0501 E5*00              2987 	mov	a,_bp
   0503 24 F2              2988 	add	a,#0xf2
   0505 F8                 2989 	mov	r0,a
   0506 E6                 2990 	mov	a,@r0
   0507 C0 E0              2991 	push	acc
   0509 08                 2992 	inc	r0
   050A E6                 2993 	mov	a,@r0
   050B C0 E0              2994 	push	acc
   050D E5*00              2995 	mov	a,_bp
   050F 24 03              2996 	add	a,#0x03
   0511 F8                 2997 	mov	r0,a
   0512 86 82              2998 	mov	dpl,@r0
   0514 22                 2999 	ret
   0515                    3000 00191$:
   0515 D0*00              3001 	pop	bits
                           3002 ;	../../shared/src/tx_train.c:339: compare_g1n1(X); // compare train data with saved optimal data
   0517 E5*00              3003 	mov	a,_bp
   0519 24 FD              3004 	add	a,#0xfd
   051B F8                 3005 	mov	r0,a
   051C 86 82              3006 	mov	dpl,@r0
   051E C0*00              3007 	push	bits
   0520 12s0Dr2D           3008 	lcall	_compare_g1n1
   0523 D0*00              3009 	pop	bits
   0525 D0 07              3010 	pop	ar7
   0527 D0 06              3011 	pop	ar6
   0529 D0 05              3012 	pop	ar5
   052B D0 04              3013 	pop	ar4
   052D D0 03              3014 	pop	ar3
   052F D0 02              3015 	pop	ar2
   0531 D0 04              3016 	pop	ar4
   0533 02s03r29           3017 	ljmp	00131$
   0536                    3018 00133$:
                           3019 ;	../../shared/src/tx_train.c:350: if(X)
   0536 E5*00              3020 	mov	a,_bp
   0538 24 FD              3021 	add	a,#0xfd
   053A F8                 3022 	mov	r0,a
   053B E6                 3023 	mov	a,@r0
   053C 60 29              3024 	jz	00135$
                           3025 ;	../../shared/src/tx_train.c:351: update_g(opt_g1_index - *IDX);
   053E 8D 82              3026 	mov	dpl,r5
   0540 8E 83              3027 	mov	dph,r6
   0542 8F F0              3028 	mov	b,r7
   0544 12s00r00           3029 	lcall	__gptrget
   0547 FA                 3030 	mov	r2,a
   0548 90s00r00           3031 	mov	dptr,#_opt_g1_index
   054B E0                 3032 	movx	a,@dptr
   054C C3                 3033 	clr	c
   054D 9A                 3034 	subb	a,r2
   054E F5 82              3035 	mov	dpl,a
   0550 74r65              3036 	mov	a,#00193$
   0552 C0 E0              3037 	push	acc
   0554 74s05              3038 	mov	a,#(00193$ >> 8)
   0556 C0 E0              3039 	push	acc
   0558 E5*00              3040 	mov	a,_bp
   055A 24 F2              3041 	add	a,#0xf2
   055C F8                 3042 	mov	r0,a
   055D E6                 3043 	mov	a,@r0
   055E C0 E0              3044 	push	acc
   0560 08                 3045 	inc	r0
   0561 E6                 3046 	mov	a,@r0
   0562 C0 E0              3047 	push	acc
   0564 22                 3048 	ret
   0565                    3049 00193$:
   0565 80 27              3050 	sjmp	00136$
   0567                    3051 00135$:
                           3052 ;	../../shared/src/tx_train.c:353: update_g(opt_gn1_index - *IDX);
   0567 8D 82              3053 	mov	dpl,r5
   0569 8E 83              3054 	mov	dph,r6
   056B 8F F0              3055 	mov	b,r7
   056D 12s00r00           3056 	lcall	__gptrget
   0570 FD                 3057 	mov	r5,a
   0571 90s00r00           3058 	mov	dptr,#_opt_gn1_index
   0574 E0                 3059 	movx	a,@dptr
   0575 C3                 3060 	clr	c
   0576 9D                 3061 	subb	a,r5
   0577 F5 82              3062 	mov	dpl,a
   0579 74r8E              3063 	mov	a,#00194$
   057B C0 E0              3064 	push	acc
   057D 74s05              3065 	mov	a,#(00194$ >> 8)
   057F C0 E0              3066 	push	acc
   0581 E5*00              3067 	mov	a,_bp
   0583 24 F2              3068 	add	a,#0xf2
   0585 F8                 3069 	mov	r0,a
   0586 E6                 3070 	mov	a,@r0
   0587 C0 E0              3071 	push	acc
   0589 08                 3072 	inc	r0
   058A E6                 3073 	mov	a,@r0
   058B C0 E0              3074 	push	acc
   058D 22                 3075 	ret
   058E                    3076 00194$:
   058E                    3077 00136$:
                           3078 ;	../../shared/src/tx_train.c:355: update_opt_trx_ffe();
   058E 12s00r00           3079 	lcall	_update_opt_trx_ffe
   0591 85*00 81           3080 	mov	sp,_bp
   0594 D0*00              3081 	pop	_bp
   0596 22                 3082 	ret
                           3083 ;------------------------------------------------------------
                           3084 ;Allocation info for local variables in function 'g1n1_midpoint'
                           3085 ;------------------------------------------------------------
                           3086 ;X                         Allocated to stack - offset -3
                           3087 ;IDX                       Allocated to stack - offset -6
                           3088 ;IS_MIN                    Allocated to stack - offset -9
                           3089 ;IS_MAX                    Allocated to stack - offset -12
                           3090 ;update_g                  Allocated to stack - offset -14
                           3091 ;HOLD                      Allocated to stack - offset 1
                           3092 ;num_count                 Allocated to stack - offset 2
                           3093 ;dir                       Allocated to registers b0 
                           3094 ;idx_ini                   Allocated to stack - offset 3
                           3095 ;idx_lo                    Allocated to registers r7 
                           3096 ;idx_hi                    Allocated to stack - offset 10
                           3097 ;update                    Allocated to registers r2 
                           3098 ;OBTH                      Allocated to registers 
                           3099 ;TH                        Allocated to stack - offset 4
                           3100 ;OS                        Allocated to stack - offset 6
                           3101 ;STEP                      Allocated to stack - offset 7
                           3102 ;OB                        Allocated to stack - offset 8
                           3103 ;cnt                       Allocated to stack - offset 9
                           3104 ;sloc0                     Allocated to stack - offset 10
                           3105 ;sloc1                     Allocated to stack - offset 11
                           3106 ;sloc2                     Allocated to stack - offset 13
                           3107 ;sloc3                     Allocated to stack - offset 15
                           3108 ;sloc4                     Allocated to stack - offset 18
                           3109 ;------------------------------------------------------------
                           3110 ;	../../shared/src/tx_train.c:379: void g1n1_midpoint(bool HOLD, uint8_t X, 
                           3111 ;	-----------------------------------------
                           3112 ;	 function g1n1_midpoint
                           3113 ;	-----------------------------------------
   0597                    3114 _g1n1_midpoint:
   0597 C0*00              3115 	push	_bp
   0599 85 81*00           3116 	mov	_bp,sp
   059C C0 82              3117 	push	dpl
   059E E5 81              3118 	mov	a,sp
   05A0 24 14              3119 	add	a,#0x14
   05A2 F5 81              3120 	mov	sp,a
                           3121 ;	../../shared/src/tx_train.c:399: dir = HOLD ? 0 : 1;
   05A4 A8*00              3122 	mov	r0,_bp
   05A6 08                 3123 	inc	r0
   05A7 E6                 3124 	mov	a,@r0
   05A8 B4 01 00           3125 	cjne	a,#0x01,00200$
   05AB                    3126 00200$:
   05AB 92*00              3127 	mov	b0,c
                           3128 ;	../../shared/src/tx_train.c:400: idx_ini = *IDX;
   05AD E5*00              3129 	mov	a,_bp
   05AF 24 FA              3130 	add	a,#0xfa
   05B1 F8                 3131 	mov	r0,a
   05B2 86 03              3132 	mov	ar3,@r0
   05B4 08                 3133 	inc	r0
   05B5 86 04              3134 	mov	ar4,@r0
   05B7 08                 3135 	inc	r0
   05B8 86 05              3136 	mov	ar5,@r0
   05BA 8B 82              3137 	mov	dpl,r3
   05BC 8C 83              3138 	mov	dph,r4
   05BE 8D F0              3139 	mov	b,r5
   05C0 12s00r00           3140 	lcall	__gptrget
   05C3 FE                 3141 	mov	r6,a
   05C4 E5*00              3142 	mov	a,_bp
   05C6 24 03              3143 	add	a,#0x03
   05C8 F8                 3144 	mov	r0,a
   05C9 A6 06              3145 	mov	@r0,ar6
                           3146 ;	../../shared/src/tx_train.c:401: idx_lo  = idx_ini;
   05CB E5*00              3147 	mov	a,_bp
   05CD 24 03              3148 	add	a,#0x03
   05CF F8                 3149 	mov	r0,a
   05D0 86 07              3150 	mov	ar7,@r0
                           3151 ;	../../shared/src/tx_train.c:402: idx_hi  = idx_ini;
   05D2 E5*00              3152 	mov	a,_bp
   05D4 24 03              3153 	add	a,#0x03
   05D6 F8                 3154 	mov	r0,a
   05D7 E5*00              3155 	mov	a,_bp
   05D9 24 0A              3156 	add	a,#0x0a
   05DB F9                 3157 	mov	r1,a
   05DC E6                 3158 	mov	a,@r0
   05DD F7                 3159 	mov	@r1,a
                           3160 ;	../../shared/src/tx_train.c:403: tx.become_worse = 0;
   05DE 90s00r09           3161 	mov	dptr,#(_tx + 0x0009)
   05E1 E4                 3162 	clr	a
   05E2 F0                 3163 	movx	@dptr,a
                           3164 ;	../../shared/src/tx_train.c:405: num_count = 0;
   05E3 A8*00              3165 	mov	r0,_bp
   05E5 08                 3166 	inc	r0
   05E6 08                 3167 	inc	r0
   05E7 76 00              3168 	mov	@r0,#0x00
                           3169 ;	../../shared/src/tx_train.c:407: if(X){          
   05E9 E5*00              3170 	mov	a,_bp
   05EB 24 FD              3171 	add	a,#0xfd
   05ED F8                 3172 	mov	r0,a
   05EE E6                 3173 	mov	a,@r0
   05EF 70 03              3174 	jnz	00201$
   05F1 02s06rE5           3175 	ljmp	00102$
   05F4                    3176 00201$:
                           3177 ;	../../shared/src/tx_train.c:408: TH   = ((opt.f0t*tag_TX_G1_MIDPOINT_THRES_K)>>tag_THRES_K_SHFT) + tag_TX_G1_MIDPOINT_THRES_C;
   05F4 C0 07              3178 	push	ar7
   05F6 90s00r1E           3179 	mov	dptr,#(_opt + 0x001e)
   05F9 E0                 3180 	movx	a,@dptr
   05FA FF                 3181 	mov	r7,a
   05FB 90 60 85           3182 	mov	dptr,#(_DFE_TEST_4 + 0x0001)
   05FE E0                 3183 	movx	a,@dptr
   05FF FE                 3184 	mov	r6,a
   0600 E5*00              3185 	mov	a,_bp
   0602 24 0B              3186 	add	a,#0x0b
   0604 F8                 3187 	mov	r0,a
   0605 A6 07              3188 	mov	@r0,ar7
   0607 08                 3189 	inc	r0
   0608 76 00              3190 	mov	@r0,#0x00
   060A 7A 00              3191 	mov	r2,#0x00
   060C C0 03              3192 	push	ar3
   060E C0 04              3193 	push	ar4
   0610 C0 05              3194 	push	ar5
   0612 C0 07              3195 	push	ar7
   0614 C0*00              3196 	push	bits
   0616 C0 06              3197 	push	ar6
   0618 C0 02              3198 	push	ar2
   061A E5*00              3199 	mov	a,_bp
   061C 24 0B              3200 	add	a,#0x0b
   061E F8                 3201 	mov	r0,a
   061F 86 82              3202 	mov	dpl,@r0
   0621 08                 3203 	inc	r0
   0622 86 83              3204 	mov	dph,@r0
   0624 12s00r00           3205 	lcall	__mulint
   0627 AA 82              3206 	mov	r2,dpl
   0629 AE 83              3207 	mov	r6,dph
   062B 15 81              3208 	dec	sp
   062D 15 81              3209 	dec	sp
   062F D0*00              3210 	pop	bits
   0631 D0 07              3211 	pop	ar7
   0633 D0 05              3212 	pop	ar5
   0635 D0 04              3213 	pop	ar4
   0637 D0 03              3214 	pop	ar3
   0639 E5*00              3215 	mov	a,_bp
   063B 24 0B              3216 	add	a,#0x0b
   063D F8                 3217 	mov	r0,a
   063E A6 02              3218 	mov	@r0,ar2
   0640 EE                 3219 	mov	a,r6
   0641 C4                 3220 	swap	a
   0642 C6                 3221 	xch	a,@r0
   0643 C4                 3222 	swap	a
   0644 54 0F              3223 	anl	a,#0x0f
   0646 66                 3224 	xrl	a,@r0
   0647 C6                 3225 	xch	a,@r0
   0648 54 0F              3226 	anl	a,#0x0f
   064A C6                 3227 	xch	a,@r0
   064B 66                 3228 	xrl	a,@r0
   064C C6                 3229 	xch	a,@r0
   064D 30 E3 02           3230 	jnb	acc.3,00202$
   0650 44 F0              3231 	orl	a,#0xf0
   0652                    3232 00202$:
   0652 08                 3233 	inc	r0
   0653 F6                 3234 	mov	@r0,a
   0654 90 60 84           3235 	mov	dptr,#_DFE_TEST_4
   0657 E0                 3236 	movx	a,@dptr
   0658 FF                 3237 	mov	r7,a
   0659 33                 3238 	rlc	a
   065A 95 E0              3239 	subb	a,acc
   065C FA                 3240 	mov	r2,a
   065D E5*00              3241 	mov	a,_bp
   065F 24 0B              3242 	add	a,#0x0b
   0661 F8                 3243 	mov	r0,a
   0662 EF                 3244 	mov	a,r7
   0663 26                 3245 	add	a,@r0
   0664 FF                 3246 	mov	r7,a
   0665 EA                 3247 	mov	a,r2
   0666 08                 3248 	inc	r0
   0667 36                 3249 	addc	a,@r0
   0668 FA                 3250 	mov	r2,a
   0669 E5*00              3251 	mov	a,_bp
   066B 24 04              3252 	add	a,#0x04
   066D F8                 3253 	mov	r0,a
   066E A6 07              3254 	mov	@r0,ar7
   0670 08                 3255 	inc	r0
   0671 A6 02              3256 	mov	@r0,ar2
                           3257 ;	../../shared/src/tx_train.c:409: OS   = tag_TX_G1_MIDPOINT_INDEX_OS;
   0673 E5*00              3258 	mov	a,_bp
   0675 24 06              3259 	add	a,#0x06
   0677 F8                 3260 	mov	r0,a
   0678 76 00              3261 	mov	@r0,#0x00
                           3262 ;	../../shared/src/tx_train.c:411: STEP = tag_TX_G1_STEP_SIZE;
   067A 90 60 A7           3263 	mov	dptr,#(_CDS_CTRL_REG1 + 0x0003)
   067D E0                 3264 	movx	a,@dptr
   067E 54 03              3265 	anl	a,#0x03
   0680 FA                 3266 	mov	r2,a
   0681 E5*00              3267 	mov	a,_bp
   0683 24 07              3268 	add	a,#0x07
   0685 F8                 3269 	mov	r0,a
   0686 A6 02              3270 	mov	@r0,ar2
                           3271 ;	../../shared/src/tx_train.c:412: OB   = (train.f1 < 0 || (train.f2 < 0 && ((train.f1 + train.f2) < tag_TX_G1_OVERBOOST_THRES)))? 1:0;
   0688 90s00r06           3272 	mov	dptr,#(_train + 0x0006)
   068B E0                 3273 	movx	a,@dptr
   068C FE                 3274 	mov	r6,a
   068D D0 07              3275 	pop	ar7
   068F 20 E7 41           3276 	jb	acc.7,00136$
   0692 90s00r1B           3277 	mov	dptr,#(_train + 0x001b)
   0695 E0                 3278 	movx	a,@dptr
   0696 FA                 3279 	mov	r2,a
   0697 30 E7 2D           3280 	jnb	acc.7,00138$
   069A C0 07              3281 	push	ar7
   069C E5*00              3282 	mov	a,_bp
   069E 24 0B              3283 	add	a,#0x0b
   06A0 F8                 3284 	mov	r0,a
   06A1 A6 06              3285 	mov	@r0,ar6
   06A3 EE                 3286 	mov	a,r6
   06A4 33                 3287 	rlc	a
   06A5 95 E0              3288 	subb	a,acc
   06A7 08                 3289 	inc	r0
   06A8 F6                 3290 	mov	@r0,a
   06A9 EA                 3291 	mov	a,r2
   06AA 33                 3292 	rlc	a
   06AB 95 E0              3293 	subb	a,acc
   06AD FE                 3294 	mov	r6,a
   06AE E5*00              3295 	mov	a,_bp
   06B0 24 0B              3296 	add	a,#0x0b
   06B2 F8                 3297 	mov	r0,a
   06B3 EA                 3298 	mov	a,r2
   06B4 26                 3299 	add	a,@r0
   06B5 FA                 3300 	mov	r2,a
   06B6 EE                 3301 	mov	a,r6
   06B7 08                 3302 	inc	r0
   06B8 36                 3303 	addc	a,@r0
   06B9 FE                 3304 	mov	r6,a
   06BA C3                 3305 	clr	c
   06BB EA                 3306 	mov	a,r2
   06BC 94 03              3307 	subb	a,#0x03
   06BE EE                 3308 	mov	a,r6
   06BF 64 80              3309 	xrl	a,#0x80
   06C1 94 80              3310 	subb	a,#0x80
   06C3 D0 07              3311 	pop	ar7
   06C5 40 04              3312 	jc	00139$
   06C7                    3313 00138$:
   06C7 7A 00              3314 	mov	r2,#0x00
   06C9 80 02              3315 	sjmp	00140$
   06CB                    3316 00139$:
   06CB 7A 01              3317 	mov	r2,#0x01
   06CD                    3318 00140$:
   06CD EA                 3319 	mov	a,r2
   06CE 70 03              3320 	jnz	00136$
   06D0 FA                 3321 	mov	r2,a
   06D1 80 02              3322 	sjmp	00137$
   06D3                    3323 00136$:
   06D3 7A 01              3324 	mov	r2,#0x01
   06D5                    3325 00137$:
   06D5 EA                 3326 	mov	a,r2
   06D6 60 02              3327 	jz	00133$
   06D8 74 01              3328 	mov	a,#0x01
   06DA                    3329 00133$:
   06DA FA                 3330 	mov	r2,a
   06DB E5*00              3331 	mov	a,_bp
   06DD 24 08              3332 	add	a,#0x08
   06DF F8                 3333 	mov	r0,a
   06E0 A6 02              3334 	mov	@r0,ar2
   06E2 02s07rCF           3335 	ljmp	00197$
   06E5                    3336 00102$:
                           3337 ;	../../shared/src/tx_train.c:414: TH   = ((opt.f0t*tag_TX_GN1_MIDPOINT_THRES_K)>>tag_THRES_K_SHFT) + tag_TX_GN1_MIDPOINT_THRES_C;
   06E5 C0 07              3338 	push	ar7
   06E7 90s00r1E           3339 	mov	dptr,#(_opt + 0x001e)
   06EA E0                 3340 	movx	a,@dptr
   06EB FE                 3341 	mov	r6,a
   06EC 90 60 51           3342 	mov	dptr,#(_TRAIN_CONTROL_0 + 0x0001)
   06EF E0                 3343 	movx	a,@dptr
   06F0 FA                 3344 	mov	r2,a
   06F1 E5*00              3345 	mov	a,_bp
   06F3 24 0D              3346 	add	a,#0x0d
   06F5 F8                 3347 	mov	r0,a
   06F6 A6 06              3348 	mov	@r0,ar6
   06F8 08                 3349 	inc	r0
   06F9 76 00              3350 	mov	@r0,#0x00
   06FB 8A 06              3351 	mov	ar6,r2
   06FD 7F 00              3352 	mov	r7,#0x00
   06FF C0 03              3353 	push	ar3
   0701 C0 04              3354 	push	ar4
   0703 C0 05              3355 	push	ar5
   0705 C0*00              3356 	push	bits
   0707 C0 06              3357 	push	ar6
   0709 C0 07              3358 	push	ar7
   070B E5*00              3359 	mov	a,_bp
   070D 24 0D              3360 	add	a,#0x0d
   070F F8                 3361 	mov	r0,a
   0710 86 82              3362 	mov	dpl,@r0
   0712 08                 3363 	inc	r0
   0713 86 83              3364 	mov	dph,@r0
   0715 12s00r00           3365 	lcall	__mulint
   0718 AE 82              3366 	mov	r6,dpl
   071A AF 83              3367 	mov	r7,dph
   071C 15 81              3368 	dec	sp
   071E 15 81              3369 	dec	sp
   0720 D0*00              3370 	pop	bits
   0722 D0 05              3371 	pop	ar5
   0724 D0 04              3372 	pop	ar4
   0726 D0 03              3373 	pop	ar3
   0728 E5*00              3374 	mov	a,_bp
   072A 24 0D              3375 	add	a,#0x0d
   072C F8                 3376 	mov	r0,a
   072D A6 06              3377 	mov	@r0,ar6
   072F EF                 3378 	mov	a,r7
   0730 C4                 3379 	swap	a
   0731 C6                 3380 	xch	a,@r0
   0732 C4                 3381 	swap	a
   0733 54 0F              3382 	anl	a,#0x0f
   0735 66                 3383 	xrl	a,@r0
   0736 C6                 3384 	xch	a,@r0
   0737 54 0F              3385 	anl	a,#0x0f
   0739 C6                 3386 	xch	a,@r0
   073A 66                 3387 	xrl	a,@r0
   073B C6                 3388 	xch	a,@r0
   073C 30 E3 02           3389 	jnb	acc.3,00208$
   073F 44 F0              3390 	orl	a,#0xf0
   0741                    3391 00208$:
   0741 08                 3392 	inc	r0
   0742 F6                 3393 	mov	@r0,a
   0743 90 60 50           3394 	mov	dptr,#_TRAIN_CONTROL_0
   0746 E0                 3395 	movx	a,@dptr
   0747 FE                 3396 	mov	r6,a
   0748 33                 3397 	rlc	a
   0749 95 E0              3398 	subb	a,acc
   074B FF                 3399 	mov	r7,a
   074C E5*00              3400 	mov	a,_bp
   074E 24 0D              3401 	add	a,#0x0d
   0750 F8                 3402 	mov	r0,a
   0751 EE                 3403 	mov	a,r6
   0752 26                 3404 	add	a,@r0
   0753 FE                 3405 	mov	r6,a
   0754 EF                 3406 	mov	a,r7
   0755 08                 3407 	inc	r0
   0756 36                 3408 	addc	a,@r0
   0757 FF                 3409 	mov	r7,a
   0758 E5*00              3410 	mov	a,_bp
   075A 24 04              3411 	add	a,#0x04
   075C F8                 3412 	mov	r0,a
   075D A6 06              3413 	mov	@r0,ar6
   075F 08                 3414 	inc	r0
   0760 A6 07              3415 	mov	@r0,ar7
                           3416 ;	../../shared/src/tx_train.c:415: OS   = tag_TX_GN1_MIDPOINT_INDEX_OS;
   0762 E5*00              3417 	mov	a,_bp
   0764 24 06              3418 	add	a,#0x06
   0766 F8                 3419 	mov	r0,a
   0767 76 FC              3420 	mov	@r0,#0xFC
                           3421 ;	../../shared/src/tx_train.c:417: STEP = tag_TX_GN1_STEP_SIZE;
   0769 90 60 A6           3422 	mov	dptr,#(_CDS_CTRL_REG1 + 0x0002)
   076C E0                 3423 	movx	a,@dptr
   076D C4                 3424 	swap	a
   076E 54 03              3425 	anl	a,#0x03
   0770 FE                 3426 	mov	r6,a
   0771 E5*00              3427 	mov	a,_bp
   0773 24 07              3428 	add	a,#0x07
   0775 F8                 3429 	mov	r0,a
   0776 A6 06              3430 	mov	@r0,ar6
                           3431 ;	../../shared/src/tx_train.c:418: OB   =  ((train.f0 < 63 && train.fn1 < tag_TX_GN1_OVERBOOST_THRES) || (train.f0 >= 63 && train.f0a >= 63))? 1:0;
   0778 90s00r1A           3432 	mov	dptr,#(_train + 0x001a)
   077B E0                 3433 	movx	a,@dptr
   077C FE                 3434 	mov	r6,a
   077D BE 3F 00           3435 	cjne	r6,#0x3F,00209$
   0780                    3436 00209$:
   0780 E4                 3437 	clr	a
   0781 33                 3438 	rlc	a
   0782 FA                 3439 	mov	r2,a
   0783 D0 07              3440 	pop	ar7
   0785 EA                 3441 	mov	a,r2
   0786 60 0C              3442 	jz	00146$
   0788 90s00r1D           3443 	mov	dptr,#(_train + 0x001d)
   078B E0                 3444 	movx	a,@dptr
   078C FE                 3445 	mov	r6,a
   078D C3                 3446 	clr	c
   078E 64 80              3447 	xrl	a,#0x80
   0790 94 83              3448 	subb	a,#0x83
   0792 40 04              3449 	jc	00147$
   0794                    3450 00146$:
   0794 7E 00              3451 	mov	r6,#0x00
   0796 80 02              3452 	sjmp	00148$
   0798                    3453 00147$:
   0798 7E 01              3454 	mov	r6,#0x01
   079A                    3455 00148$:
   079A EE                 3456 	mov	a,r6
   079B 70 23              3457 	jnz	00144$
   079D EA                 3458 	mov	a,r2
   079E B4 01 00           3459 	cjne	a,#0x01,00213$
   07A1                    3460 00213$:
   07A1 E4                 3461 	clr	a
   07A2 33                 3462 	rlc	a
   07A3 FE                 3463 	mov	r6,a
   07A4 60 0E              3464 	jz	00149$
   07A6 90s00r19           3465 	mov	dptr,#(_train + 0x0019)
   07A9 E0                 3466 	movx	a,@dptr
   07AA FE                 3467 	mov	r6,a
   07AB BE 3F 00           3468 	cjne	r6,#0x3F,00215$
   07AE                    3469 00215$:
   07AE B3                 3470 	cpl	c
   07AF E4                 3471 	clr	a
   07B0 33                 3472 	rlc	a
   07B1 FE                 3473 	mov	r6,a
   07B2 70 04              3474 	jnz	00150$
   07B4                    3475 00149$:
   07B4 7E 00              3476 	mov	r6,#0x00
   07B6 80 02              3477 	sjmp	00151$
   07B8                    3478 00150$:
   07B8 7E 01              3479 	mov	r6,#0x01
   07BA                    3480 00151$:
   07BA EE                 3481 	mov	a,r6
   07BB 70 03              3482 	jnz	00144$
   07BD FE                 3483 	mov	r6,a
   07BE 80 02              3484 	sjmp	00145$
   07C0                    3485 00144$:
   07C0 7E 01              3486 	mov	r6,#0x01
   07C2                    3487 00145$:
   07C2 EE                 3488 	mov	a,r6
   07C3 60 02              3489 	jz	00141$
   07C5 74 01              3490 	mov	a,#0x01
   07C7                    3491 00141$:
   07C7 FE                 3492 	mov	r6,a
   07C8 E5*00              3493 	mov	a,_bp
   07CA 24 08              3494 	add	a,#0x08
   07CC F8                 3495 	mov	r0,a
   07CD A6 06              3496 	mov	@r0,ar6
                           3497 ;	../../shared/src/tx_train.c:426: while(cnt-->0)
   07CF                    3498 00197$:
   07CF E5*00              3499 	mov	a,_bp
   07D1 24 F7              3500 	add	a,#0xf7
   07D3 F8                 3501 	mov	r0,a
   07D4 E5*00              3502 	mov	a,_bp
   07D6 24 0F              3503 	add	a,#0x0f
   07D8 F9                 3504 	mov	r1,a
   07D9 E6                 3505 	mov	a,@r0
   07DA F7                 3506 	mov	@r1,a
   07DB 08                 3507 	inc	r0
   07DC 09                 3508 	inc	r1
   07DD E6                 3509 	mov	a,@r0
   07DE F7                 3510 	mov	@r1,a
   07DF 08                 3511 	inc	r0
   07E0 09                 3512 	inc	r1
   07E1 E6                 3513 	mov	a,@r0
   07E2 F7                 3514 	mov	@r1,a
   07E3 E5*00              3515 	mov	a,_bp
   07E5 24 F4              3516 	add	a,#0xf4
   07E7 F8                 3517 	mov	r0,a
   07E8 E5*00              3518 	mov	a,_bp
   07EA 24 12              3519 	add	a,#0x12
   07EC F9                 3520 	mov	r1,a
   07ED E6                 3521 	mov	a,@r0
   07EE F7                 3522 	mov	@r1,a
   07EF 08                 3523 	inc	r0
   07F0 09                 3524 	inc	r1
   07F1 E6                 3525 	mov	a,@r0
   07F2 F7                 3526 	mov	@r1,a
   07F3 08                 3527 	inc	r0
   07F4 09                 3528 	inc	r1
   07F5 E6                 3529 	mov	a,@r0
   07F6 F7                 3530 	mov	@r1,a
   07F7 E5*00              3531 	mov	a,_bp
   07F9 24 07              3532 	add	a,#0x07
   07FB F8                 3533 	mov	r0,a
   07FC C3                 3534 	clr	c
   07FD E4                 3535 	clr	a
   07FE 96                 3536 	subb	a,@r0
   07FF FE                 3537 	mov	r6,a
   0800 E5*00              3538 	mov	a,_bp
   0802 24 09              3539 	add	a,#0x09
   0804 F8                 3540 	mov	r0,a
   0805 76 14              3541 	mov	@r0,#0x14
   0807                    3542 00128$:
   0807 C0 07              3543 	push	ar7
   0809 E5*00              3544 	mov	a,_bp
   080B 24 09              3545 	add	a,#0x09
   080D F8                 3546 	mov	r0,a
   080E 86 07              3547 	mov	ar7,@r0
   0810 E5*00              3548 	mov	a,_bp
   0812 24 09              3549 	add	a,#0x09
   0814 F8                 3550 	mov	r0,a
   0815 16                 3551 	dec	@r0
   0816 C3                 3552 	clr	c
   0817 74 80              3553 	mov	a,#(0x00 ^ 0x80)
   0819 8F F0              3554 	mov	b,r7
   081B 63 F0 80           3555 	xrl	b,#0x80
   081E 95 F0              3556 	subb	a,b
   0820 D0 07              3557 	pop	ar7
   0822 40 03              3558 	jc	00220$
   0824 02s0ArD4           3559 	ljmp	00130$
   0827                    3560 00220$:
                           3561 ;	../../shared/src/tx_train.c:433: if(HOLD)
   0827 A8*00              3562 	mov	r0,_bp
   0829 08                 3563 	inc	r0
   082A E6                 3564 	mov	a,@r0
   082B 70 03              3565 	jnz	00221$
   082D 02s08rF9           3566 	ljmp	00121$
   0830                    3567 00221$:
                           3568 ;	../../shared/src/tx_train.c:435: if( (*IS_MIN || tx.become_worse) && dir==0) {
   0830 E5*00              3569 	mov	a,_bp
   0832 24 0F              3570 	add	a,#0x0f
   0834 F8                 3571 	mov	r0,a
   0835 86 82              3572 	mov	dpl,@r0
   0837 08                 3573 	inc	r0
   0838 86 83              3574 	mov	dph,@r0
   083A 08                 3575 	inc	r0
   083B 86 F0              3576 	mov	b,@r0
   083D 12s00r00           3577 	lcall	__gptrget
   0840 70 09              3578 	jnz	00107$
   0842 90s00r09           3579 	mov	dptr,#(_tx + 0x0009)
   0845 E0                 3580 	movx	a,@dptr
   0846 70 03              3581 	jnz	00223$
   0848 02s08rC8           3582 	ljmp	00105$
   084B                    3583 00223$:
   084B                    3584 00107$:
   084B 20*00 7A           3585 	jb	b0,00105$
                           3586 ;	../../shared/src/tx_train.c:436: dir = 1;
   084E C0 07              3587 	push	ar7
   0850 D2*00              3588 	setb	b0
                           3589 ;	../../shared/src/tx_train.c:437: tx.become_worse = 0;
   0852 90s00r09           3590 	mov	dptr,#(_tx + 0x0009)
   0855 E4                 3591 	clr	a
   0856 F0                 3592 	movx	@dptr,a
                           3593 ;	../../shared/src/tx_train.c:438: update = idx_ini - *IDX;
   0857 8B 82              3594 	mov	dpl,r3
   0859 8C 83              3595 	mov	dph,r4
   085B 8D F0              3596 	mov	b,r5
   085D 12s00r00           3597 	lcall	__gptrget
   0860 FF                 3598 	mov	r7,a
   0861 E5*00              3599 	mov	a,_bp
   0863 24 03              3600 	add	a,#0x03
   0865 F8                 3601 	mov	r0,a
   0866 E6                 3602 	mov	a,@r0
   0867 C3                 3603 	clr	c
   0868 9F                 3604 	subb	a,r7
   0869 FF                 3605 	mov	r7,a
   086A FA                 3606 	mov	r2,a
                           3607 ;	../../shared/src/tx_train.c:439: update_g(update);				
   086B C0 02              3608 	push	ar2
   086D C0 03              3609 	push	ar3
   086F C0 04              3610 	push	ar4
   0871 C0 05              3611 	push	ar5
   0873 C0 06              3612 	push	ar6
   0875 C0 07              3613 	push	ar7
   0877 C0*00              3614 	push	bits
   0879 74r90              3615 	mov	a,#00225$
   087B C0 E0              3616 	push	acc
   087D 74s08              3617 	mov	a,#(00225$ >> 8)
   087F C0 E0              3618 	push	acc
   0881 E5*00              3619 	mov	a,_bp
   0883 24 F2              3620 	add	a,#0xf2
   0885 F8                 3621 	mov	r0,a
   0886 E6                 3622 	mov	a,@r0
   0887 C0 E0              3623 	push	acc
   0889 08                 3624 	inc	r0
   088A E6                 3625 	mov	a,@r0
   088B C0 E0              3626 	push	acc
   088D 8A 82              3627 	mov	dpl,r2
   088F 22                 3628 	ret
   0890                    3629 00225$:
   0890 D0*00              3630 	pop	bits
   0892 D0 07              3631 	pop	ar7
   0894 D0 06              3632 	pop	ar6
   0896 D0 05              3633 	pop	ar5
   0898 D0 04              3634 	pop	ar4
   089A D0 03              3635 	pop	ar3
   089C D0 02              3636 	pop	ar2
                           3637 ;	../../shared/src/tx_train.c:440: num_count += abs(update);
   089E 8A 82              3638 	mov	dpl,r2
   08A0 C0 03              3639 	push	ar3
   08A2 C0 04              3640 	push	ar4
   08A4 C0 05              3641 	push	ar5
   08A6 C0 06              3642 	push	ar6
   08A8 C0*00              3643 	push	bits
   08AA 78r00              3644 	mov	r0,#_abs
   08AC 79s00              3645 	mov	r1,#(_abs >> 8)
   08AE 7As00              3646 	mov	r2,#(_abs >> 16)
   08B0 12s00r00           3647 	lcall	__sdcc_banked_call
   08B3 AF 82              3648 	mov	r7,dpl
   08B5 D0*00              3649 	pop	bits
   08B7 D0 06              3650 	pop	ar6
   08B9 D0 05              3651 	pop	ar5
   08BB D0 04              3652 	pop	ar4
   08BD D0 03              3653 	pop	ar3
   08BF A8*00              3654 	mov	r0,_bp
   08C1 08                 3655 	inc	r0
   08C2 08                 3656 	inc	r0
   08C3 EF                 3657 	mov	a,r7
   08C4 26                 3658 	add	a,@r0
   08C5 F6                 3659 	mov	@r0,a
                           3660 ;	../../shared/src/tx_train.c:500: update_opt_trx_ffe();
   08C6 D0 07              3661 	pop	ar7
                           3662 ;	../../shared/src/tx_train.c:440: num_count += abs(update);
   08C8                    3663 00105$:
                           3664 ;	../../shared/src/tx_train.c:447: if( (*IS_MAX || tx.become_worse) && dir==1 ) break;
   08C8 E5*00              3665 	mov	a,_bp
   08CA 24 12              3666 	add	a,#0x12
   08CC F8                 3667 	mov	r0,a
   08CD 86 82              3668 	mov	dpl,@r0
   08CF 08                 3669 	inc	r0
   08D0 86 83              3670 	mov	dph,@r0
   08D2 08                 3671 	inc	r0
   08D3 86 F0              3672 	mov	b,@r0
   08D5 12s00r00           3673 	lcall	__gptrget
   08D8 70 09              3674 	jnz	00111$
   08DA 90s00r09           3675 	mov	dptr,#(_tx + 0x0009)
   08DD E0                 3676 	movx	a,@dptr
   08DE 70 03              3677 	jnz	00227$
   08E0 02s09rBA           3678 	ljmp	00122$
   08E3                    3679 00227$:
   08E3                    3680 00111$:
   08E3 C0 07              3681 	push	ar7
   08E5 A2*00              3682 	mov	c,b0
   08E7 E4                 3683 	clr	a
   08E8 33                 3684 	rlc	a
   08E9 FF                 3685 	mov	r7,a
   08EA BF 01 02           3686 	cjne	r7,#0x01,00228$
   08ED 80 05              3687 	sjmp	00229$
   08EF                    3688 00228$:
   08EF D0 07              3689 	pop	ar7
   08F1 02s09rBA           3690 	ljmp	00122$
   08F4                    3691 00229$:
   08F4 D0 07              3692 	pop	ar7
   08F6 02s0ArD4           3693 	ljmp	00130$
   08F9                    3694 00121$:
                           3695 ;	../../shared/src/tx_train.c:451: if( (*IS_MAX || tx.become_worse) && dir==1) {
   08F9 E5*00              3696 	mov	a,_bp
   08FB 24 12              3697 	add	a,#0x12
   08FD F8                 3698 	mov	r0,a
   08FE 86 82              3699 	mov	dpl,@r0
   0900 08                 3700 	inc	r0
   0901 86 83              3701 	mov	dph,@r0
   0903 08                 3702 	inc	r0
   0904 86 F0              3703 	mov	b,@r0
   0906 12s00r00           3704 	lcall	__gptrget
   0909 70 09              3705 	jnz	00115$
   090B 90s00r09           3706 	mov	dptr,#(_tx + 0x0009)
   090E E0                 3707 	movx	a,@dptr
   090F 70 03              3708 	jnz	00231$
   0911 02s09r9C           3709 	ljmp	00113$
   0914                    3710 00231$:
   0914                    3711 00115$:
   0914 C0 07              3712 	push	ar7
   0916 A2*00              3713 	mov	c,b0
   0918 E4                 3714 	clr	a
   0919 33                 3715 	rlc	a
   091A FF                 3716 	mov	r7,a
   091B BF 01 02           3717 	cjne	r7,#0x01,00232$
   091E 80 04              3718 	sjmp	00233$
   0920                    3719 00232$:
   0920 D0 07              3720 	pop	ar7
   0922 80 78              3721 	sjmp	00113$
   0924                    3722 00233$:
                           3723 ;	../../shared/src/tx_train.c:452: dir = 0;
   0924 C2*00              3724 	clr	b0
                           3725 ;	../../shared/src/tx_train.c:453: tx.become_worse = 0;
   0926 90s00r09           3726 	mov	dptr,#(_tx + 0x0009)
   0929 E4                 3727 	clr	a
   092A F0                 3728 	movx	@dptr,a
                           3729 ;	../../shared/src/tx_train.c:454: update = idx_ini - *IDX;
   092B 8B 82              3730 	mov	dpl,r3
   092D 8C 83              3731 	mov	dph,r4
   092F 8D F0              3732 	mov	b,r5
   0931 12s00r00           3733 	lcall	__gptrget
   0934 FF                 3734 	mov	r7,a
   0935 E5*00              3735 	mov	a,_bp
   0937 24 03              3736 	add	a,#0x03
   0939 F8                 3737 	mov	r0,a
   093A E6                 3738 	mov	a,@r0
   093B C3                 3739 	clr	c
   093C 9F                 3740 	subb	a,r7
   093D FF                 3741 	mov	r7,a
   093E FA                 3742 	mov	r2,a
                           3743 ;	../../shared/src/tx_train.c:455: update_g(update);				
   093F C0 02              3744 	push	ar2
   0941 C0 03              3745 	push	ar3
   0943 C0 04              3746 	push	ar4
   0945 C0 05              3747 	push	ar5
   0947 C0 06              3748 	push	ar6
   0949 C0 07              3749 	push	ar7
   094B C0*00              3750 	push	bits
   094D 74r64              3751 	mov	a,#00234$
   094F C0 E0              3752 	push	acc
   0951 74s09              3753 	mov	a,#(00234$ >> 8)
   0953 C0 E0              3754 	push	acc
   0955 E5*00              3755 	mov	a,_bp
   0957 24 F2              3756 	add	a,#0xf2
   0959 F8                 3757 	mov	r0,a
   095A E6                 3758 	mov	a,@r0
   095B C0 E0              3759 	push	acc
   095D 08                 3760 	inc	r0
   095E E6                 3761 	mov	a,@r0
   095F C0 E0              3762 	push	acc
   0961 8A 82              3763 	mov	dpl,r2
   0963 22                 3764 	ret
   0964                    3765 00234$:
   0964 D0*00              3766 	pop	bits
   0966 D0 07              3767 	pop	ar7
   0968 D0 06              3768 	pop	ar6
   096A D0 05              3769 	pop	ar5
   096C D0 04              3770 	pop	ar4
   096E D0 03              3771 	pop	ar3
   0970 D0 02              3772 	pop	ar2
                           3773 ;	../../shared/src/tx_train.c:456: num_count += abs(update);
   0972 8A 82              3774 	mov	dpl,r2
   0974 C0 03              3775 	push	ar3
   0976 C0 04              3776 	push	ar4
   0978 C0 05              3777 	push	ar5
   097A C0 06              3778 	push	ar6
   097C C0*00              3779 	push	bits
   097E 78r00              3780 	mov	r0,#_abs
   0980 79s00              3781 	mov	r1,#(_abs >> 8)
   0982 7As00              3782 	mov	r2,#(_abs >> 16)
   0984 12s00r00           3783 	lcall	__sdcc_banked_call
   0987 AF 82              3784 	mov	r7,dpl
   0989 D0*00              3785 	pop	bits
   098B D0 06              3786 	pop	ar6
   098D D0 05              3787 	pop	ar5
   098F D0 04              3788 	pop	ar4
   0991 D0 03              3789 	pop	ar3
   0993 A8*00              3790 	mov	r0,_bp
   0995 08                 3791 	inc	r0
   0996 08                 3792 	inc	r0
   0997 EF                 3793 	mov	a,r7
   0998 26                 3794 	add	a,@r0
   0999 F6                 3795 	mov	@r0,a
                           3796 ;	../../shared/src/tx_train.c:500: update_opt_trx_ffe();
   099A D0 07              3797 	pop	ar7
                           3798 ;	../../shared/src/tx_train.c:456: num_count += abs(update);
   099C                    3799 00113$:
                           3800 ;	../../shared/src/tx_train.c:461: if( (*IS_MIN || tx.become_worse) && dir==0 ) break;
   099C E5*00              3801 	mov	a,_bp
   099E 24 0F              3802 	add	a,#0x0f
   09A0 F8                 3803 	mov	r0,a
   09A1 86 82              3804 	mov	dpl,@r0
   09A3 08                 3805 	inc	r0
   09A4 86 83              3806 	mov	dph,@r0
   09A6 08                 3807 	inc	r0
   09A7 86 F0              3808 	mov	b,@r0
   09A9 12s00r00           3809 	lcall	__gptrget
   09AC 70 06              3810 	jnz	00119$
   09AE 90s00r09           3811 	mov	dptr,#(_tx + 0x0009)
   09B1 E0                 3812 	movx	a,@dptr
   09B2 60 06              3813 	jz	00122$
   09B4                    3814 00119$:
   09B4 20*00 03           3815 	jb	b0,00237$
   09B7 02s0ArD4           3816 	ljmp	00130$
   09BA                    3817 00237$:
   09BA                    3818 00122$:
                           3819 ;	../../shared/src/tx_train.c:464: update = dir ? STEP : -STEP;
   09BA 30*00 09           3820 	jnb	b0,00152$
   09BD E5*00              3821 	mov	a,_bp
   09BF 24 07              3822 	add	a,#0x07
   09C1 F8                 3823 	mov	r0,a
   09C2 86 02              3824 	mov	ar2,@r0
   09C4 80 02              3825 	sjmp	00153$
   09C6                    3826 00152$:
   09C6 8E 02              3827 	mov	ar2,r6
   09C8                    3828 00153$:
   09C8 C0 07              3829 	push	ar7
   09CA 8A 07              3830 	mov	ar7,r2
   09CC 8F 02              3831 	mov	ar2,r7
                           3832 ;	../../shared/src/tx_train.c:465: num_count += abs(update);
   09CE 8A 82              3833 	mov	dpl,r2
   09D0 C0 02              3834 	push	ar2
   09D2 C0 03              3835 	push	ar3
   09D4 C0 04              3836 	push	ar4
   09D6 C0 05              3837 	push	ar5
   09D8 C0 06              3838 	push	ar6
   09DA C0*00              3839 	push	bits
   09DC 78r00              3840 	mov	r0,#_abs
   09DE 79s00              3841 	mov	r1,#(_abs >> 8)
   09E0 7As00              3842 	mov	r2,#(_abs >> 16)
   09E2 12s00r00           3843 	lcall	__sdcc_banked_call
   09E5 AF 82              3844 	mov	r7,dpl
   09E7 D0*00              3845 	pop	bits
   09E9 D0 06              3846 	pop	ar6
   09EB D0 05              3847 	pop	ar5
   09ED D0 04              3848 	pop	ar4
   09EF D0 03              3849 	pop	ar3
   09F1 D0 02              3850 	pop	ar2
   09F3 A8*00              3851 	mov	r0,_bp
   09F5 08                 3852 	inc	r0
   09F6 08                 3853 	inc	r0
   09F7 EF                 3854 	mov	a,r7
   09F8 26                 3855 	add	a,@r0
   09F9 F6                 3856 	mov	@r0,a
                           3857 ;	../../shared/src/tx_train.c:466: update_g(update);
   09FA C0 03              3858 	push	ar3
   09FC C0 04              3859 	push	ar4
   09FE C0 05              3860 	push	ar5
   0A00 C0 06              3861 	push	ar6
   0A02 C0 07              3862 	push	ar7
   0A04 C0*00              3863 	push	bits
   0A06 74r1D              3864 	mov	a,#00239$
   0A08 C0 E0              3865 	push	acc
   0A0A 74s0A              3866 	mov	a,#(00239$ >> 8)
   0A0C C0 E0              3867 	push	acc
   0A0E E5*00              3868 	mov	a,_bp
   0A10 24 F2              3869 	add	a,#0xf2
   0A12 F8                 3870 	mov	r0,a
   0A13 E6                 3871 	mov	a,@r0
   0A14 C0 E0              3872 	push	acc
   0A16 08                 3873 	inc	r0
   0A17 E6                 3874 	mov	a,@r0
   0A18 C0 E0              3875 	push	acc
   0A1A 8A 82              3876 	mov	dpl,r2
   0A1C 22                 3877 	ret
   0A1D                    3878 00239$:
   0A1D D0*00              3879 	pop	bits
   0A1F D0 07              3880 	pop	ar7
   0A21 D0 06              3881 	pop	ar6
   0A23 D0 05              3882 	pop	ar5
   0A25 D0 04              3883 	pop	ar4
   0A27 D0 03              3884 	pop	ar3
                           3885 ;	../../shared/src/tx_train.c:468: tx.train_overboost = tag_TX_GN1_OVERBOOST_EN && OB;
                           3886 ;	../../shared/src/tx_train.c:500: update_opt_trx_ffe();
   0A29 D0 07              3887 	pop	ar7
                           3888 ;	../../shared/src/tx_train.c:468: tx.train_overboost = tag_TX_GN1_OVERBOOST_EN && OB;
   0A2B E5*00              3889 	mov	a,_bp
   0A2D 24 08              3890 	add	a,#0x08
   0A2F F8                 3891 	mov	r0,a
   0A30 E6                 3892 	mov	a,@r0
   0A31 70 03              3893 	jnz	00155$
   0A33 FA                 3894 	mov	r2,a
   0A34 80 02              3895 	sjmp	00156$
   0A36                    3896 00155$:
   0A36 7A 01              3897 	mov	r2,#0x01
   0A38                    3898 00156$:
   0A38 C0 07              3899 	push	ar7
   0A3A 90s00r0C           3900 	mov	dptr,#(_tx + 0x000c)
   0A3D EA                 3901 	mov	a,r2
   0A3E F0                 3902 	movx	@dptr,a
                           3903 ;	../../shared/src/tx_train.c:470: tx.become_worse = ((train.f0t < TH) || (num_count >= tag_TX_MAX_MIDPOINT_CTRL_CNT)
   0A3F 90s00r1E           3904 	mov	dptr,#(_train + 0x001e)
   0A42 E5*00              3905 	mov	a,_bp
   0A44 24 0D              3906 	add	a,#0x0d
   0A46 F8                 3907 	mov	r0,a
   0A47 E0                 3908 	movx	a,@dptr
   0A48 F6                 3909 	mov	@r0,a
   0A49 E5*00              3910 	mov	a,_bp
   0A4B 24 0D              3911 	add	a,#0x0d
   0A4D F8                 3912 	mov	r0,a
   0A4E 86 07              3913 	mov	ar7,@r0
   0A50 7A 00              3914 	mov	r2,#0x00
   0A52 E5*00              3915 	mov	a,_bp
   0A54 24 04              3916 	add	a,#0x04
   0A56 F8                 3917 	mov	r0,a
   0A57 C3                 3918 	clr	c
   0A58 EF                 3919 	mov	a,r7
   0A59 96                 3920 	subb	a,@r0
   0A5A EA                 3921 	mov	a,r2
   0A5B 08                 3922 	inc	r0
   0A5C 96                 3923 	subb	a,@r0
   0A5D D0 07              3924 	pop	ar7
   0A5F 40 10              3925 	jc	00164$
   0A61 A8*00              3926 	mov	r0,_bp
   0A63 08                 3927 	inc	r0
   0A64 08                 3928 	inc	r0
   0A65 B6 80 00           3929 	cjne	@r0,#0x80,00242$
   0A68                    3930 00242$:
   0A68 B3                 3931 	cpl	c
   0A69 E4                 3932 	clr	a
   0A6A 33                 3933 	rlc	a
   0A6B FA                 3934 	mov	r2,a
   0A6C 70 03              3935 	jnz	00164$
   0A6E FA                 3936 	mov	r2,a
   0A6F 80 02              3937 	sjmp	00165$
   0A71                    3938 00164$:
   0A71 7A 01              3939 	mov	r2,#0x01
   0A73                    3940 00165$:
   0A73 EA                 3941 	mov	a,r2
   0A74 70 19              3942 	jnz	00161$
                           3943 ;	../../shared/src/tx_train.c:471: || (tx.train_overboost && dir==0)
   0A76 90s00r0C           3944 	mov	dptr,#(_tx + 0x000c)
   0A79 E0                 3945 	movx	a,@dptr
   0A7A 60 07              3946 	jz	00166$
   0A7C A2*00              3947 	mov	c,b0
   0A7E E4                 3948 	clr	a
   0A7F 33                 3949 	rlc	a
   0A80 FA                 3950 	mov	r2,a
   0A81 60 04              3951 	jz	00167$
   0A83                    3952 00166$:
   0A83 7A 00              3953 	mov	r2,#0x00
   0A85 80 02              3954 	sjmp	00168$
   0A87                    3955 00167$:
   0A87 7A 01              3956 	mov	r2,#0x01
   0A89                    3957 00168$:
   0A89 EA                 3958 	mov	a,r2
   0A8A 70 03              3959 	jnz	00161$
   0A8C FA                 3960 	mov	r2,a
   0A8D 80 02              3961 	sjmp	00162$
   0A8F                    3962 00161$:
   0A8F 7A 01              3963 	mov	r2,#0x01
   0A91                    3964 00162$:
   0A91 EA                 3965 	mov	a,r2
   0A92 70 0E              3966 	jnz	00158$
                           3967 ;	../../shared/src/tx_train.c:472: || train.f0t == 0);
   0A94 E5*00              3968 	mov	a,_bp
   0A96 24 0D              3969 	add	a,#0x0d
   0A98 F8                 3970 	mov	r0,a
   0A99 B6 00 02           3971 	cjne	@r0,#0x00,00250$
   0A9C 80 04              3972 	sjmp	00158$
   0A9E                    3973 00250$:
   0A9E 7A 00              3974 	mov	r2,#0x00
   0AA0 80 02              3975 	sjmp	00159$
   0AA2                    3976 00158$:
   0AA2 7A 01              3977 	mov	r2,#0x01
   0AA4                    3978 00159$:
                           3979 ;	../../shared/src/tx_train.c:474: if(tx.become_worse==0){ // keep record hi/lo until worsen, will be max/min if not worsen
   0AA4 90s00r09           3980 	mov	dptr,#(_tx + 0x0009)
   0AA7 EA                 3981 	mov	a,r2
   0AA8 F0                 3982 	movx	@dptr,a
   0AA9 E0                 3983 	movx	a,@dptr
   0AAA 60 03              3984 	jz	00251$
   0AAC 02s08r07           3985 	ljmp	00128$
   0AAF                    3986 00251$:
                           3987 ;	../../shared/src/tx_train.c:475: if(dir==0) idx_lo = *IDX;
   0AAF 20*00 0E           3988 	jb	b0,00124$
   0AB2 8B 82              3989 	mov	dpl,r3
   0AB4 8C 83              3990 	mov	dph,r4
   0AB6 8D F0              3991 	mov	b,r5
   0AB8 12s00r00           3992 	lcall	__gptrget
   0ABB FA                 3993 	mov	r2,a
   0ABC FF                 3994 	mov	r7,a
   0ABD 02s08r07           3995 	ljmp	00128$
   0AC0                    3996 00124$:
                           3997 ;	../../shared/src/tx_train.c:476: else       idx_hi = *IDX;
   0AC0 8B 82              3998 	mov	dpl,r3
   0AC2 8C 83              3999 	mov	dph,r4
   0AC4 8D F0              4000 	mov	b,r5
   0AC6 12s00r00           4001 	lcall	__gptrget
   0AC9 FA                 4002 	mov	r2,a
   0ACA E5*00              4003 	mov	a,_bp
   0ACC 24 0A              4004 	add	a,#0x0a
   0ACE F8                 4005 	mov	r0,a
   0ACF A6 02              4006 	mov	@r0,ar2
   0AD1 02s08r07           4007 	ljmp	00128$
   0AD4                    4008 00130$:
                           4009 ;	../../shared/src/tx_train.c:487: update = ((idx_lo + idx_hi)>>1) + OS - *IDX;
   0AD4 E5*00              4010 	mov	a,_bp
   0AD6 24 12              4011 	add	a,#0x12
   0AD8 F8                 4012 	mov	r0,a
   0AD9 A6 07              4013 	mov	@r0,ar7
   0ADB 08                 4014 	inc	r0
   0ADC 76 00              4015 	mov	@r0,#0x00
   0ADE E5*00              4016 	mov	a,_bp
   0AE0 24 0A              4017 	add	a,#0x0a
   0AE2 F8                 4018 	mov	r0,a
   0AE3 86 06              4019 	mov	ar6,@r0
   0AE5 7A 00              4020 	mov	r2,#0x00
   0AE7 E5*00              4021 	mov	a,_bp
   0AE9 24 12              4022 	add	a,#0x12
   0AEB F8                 4023 	mov	r0,a
   0AEC EE                 4024 	mov	a,r6
   0AED 26                 4025 	add	a,@r0
   0AEE FE                 4026 	mov	r6,a
   0AEF EA                 4027 	mov	a,r2
   0AF0 08                 4028 	inc	r0
   0AF1 36                 4029 	addc	a,@r0
   0AF2 A2 E7              4030 	mov	c,acc.7
   0AF4 13                 4031 	rrc	a
   0AF5 CE                 4032 	xch	a,r6
   0AF6 13                 4033 	rrc	a
   0AF7 CE                 4034 	xch	a,r6
   0AF8 E5*00              4035 	mov	a,_bp
   0AFA 24 06              4036 	add	a,#0x06
   0AFC F8                 4037 	mov	r0,a
   0AFD E6                 4038 	mov	a,@r0
   0AFE 2E                 4039 	add	a,r6
   0AFF FE                 4040 	mov	r6,a
   0B00 8B 82              4041 	mov	dpl,r3
   0B02 8C 83              4042 	mov	dph,r4
   0B04 8D F0              4043 	mov	b,r5
   0B06 12s00r00           4044 	lcall	__gptrget
   0B09 FB                 4045 	mov	r3,a
   0B0A EE                 4046 	mov	a,r6
   0B0B C3                 4047 	clr	c
   0B0C 9B                 4048 	subb	a,r3
   0B0D FA                 4049 	mov	r2,a
                           4050 ;	../../shared/src/tx_train.c:488: update_g(update);
   0B0E 74r25              4051 	mov	a,#00253$
   0B10 C0 E0              4052 	push	acc
   0B12 74s0B              4053 	mov	a,#(00253$ >> 8)
   0B14 C0 E0              4054 	push	acc
   0B16 E5*00              4055 	mov	a,_bp
   0B18 24 F2              4056 	add	a,#0xf2
   0B1A F8                 4057 	mov	r0,a
   0B1B E6                 4058 	mov	a,@r0
   0B1C C0 E0              4059 	push	acc
   0B1E 08                 4060 	inc	r0
   0B1F E6                 4061 	mov	a,@r0
   0B20 C0 E0              4062 	push	acc
   0B22 8A 82              4063 	mov	dpl,r2
   0B24 22                 4064 	ret
   0B25                    4065 00253$:
                           4066 ;	../../shared/src/tx_train.c:500: update_opt_trx_ffe();
   0B25 12s00r00           4067 	lcall	_update_opt_trx_ffe
   0B28 85*00 81           4068 	mov	sp,_bp
   0B2B D0*00              4069 	pop	_bp
   0B2D 22                 4070 	ret
                           4071 ;------------------------------------------------------------
                           4072 ;Allocation info for local variables in function 'compare_g0'
                           4073 ;------------------------------------------------------------
                           4074 ;ARG                       Allocated to registers r2 
                           4075 ;sloc0                     Allocated to stack - offset 2
                           4076 ;------------------------------------------------------------
                           4077 ;	../../shared/src/tx_train.c:523: void compare_g0(void)
                           4078 ;	-----------------------------------------
                           4079 ;	 function compare_g0
                           4080 ;	-----------------------------------------
   0B2E                    4081 _compare_g0:
                           4082 ;	../../shared/src/tx_train.c:525: bool ARG = (train_g0_index < opt_g0_index);
   0B2E 90 60 32           4083 	mov	dptr,#_train_g0_index
   0B31 E0                 4084 	movx	a,@dptr
   0B32 FA                 4085 	mov	r2,a
   0B33 90s00r00           4086 	mov	dptr,#_opt_g0_index
   0B36 E0                 4087 	movx	a,@dptr
   0B37 FB                 4088 	mov	r3,a
   0B38 EA                 4089 	mov	a,r2
   0B39 B5 03 00           4090 	cjne	a,ar3,00194$
   0B3C                    4091 00194$:
   0B3C E4                 4092 	clr	a
   0B3D 33                 4093 	rlc	a
   0B3E FA                 4094 	mov	r2,a
                           4095 ;	../../shared/src/tx_train.c:527: if (opt.level < train.level)
   0B3F 90s00r23           4096 	mov	dptr,#(_opt + 0x0023)
   0B42 E0                 4097 	movx	a,@dptr
   0B43 FC                 4098 	mov	r4,a
   0B44 90s00r23           4099 	mov	dptr,#(_train + 0x0023)
   0B47 E0                 4100 	movx	a,@dptr
   0B48 FD                 4101 	mov	r5,a
   0B49 EC                 4102 	mov	a,r4
   0B4A B5 05 00           4103 	cjne	a,ar5,00195$
   0B4D                    4104 00195$:
   0B4D 50 0E              4105 	jnc	00123$
                           4106 ;	../../shared/src/tx_train.c:529: tx.ffe_updated = 1;
   0B4F 90s00r01           4107 	mov	dptr,#(_tx + 0x0001)
   0B52 74 01              4108 	mov	a,#0x01
   0B54 F0                 4109 	movx	@dptr,a
                           4110 ;	../../shared/src/tx_train.c:530: tx.become_worse = 0;
   0B55 90s00r09           4111 	mov	dptr,#(_tx + 0x0009)
   0B58 E4                 4112 	clr	a
   0B59 F0                 4113 	movx	@dptr,a
   0B5A 02s0Dr23           4114 	ljmp	00124$
   0B5D                    4115 00123$:
                           4116 ;	../../shared/src/tx_train.c:532: else if (opt.level == train.level) // intra-level compare
   0B5D EC                 4117 	mov	a,r4
   0B5E B5 05 02           4118 	cjne	a,ar5,00197$
   0B61 80 03              4119 	sjmp	00198$
   0B63                    4120 00197$:
   0B63 02s0Dr09           4121 	ljmp	00120$
   0B66                    4122 00198$:
                           4123 ;	../../shared/src/tx_train.c:534: if (opt.f0a >= tag_TX_F0A_HIGH_THRES)
   0B66 90s00r19           4124 	mov	dptr,#(_opt + 0x0019)
   0B69 E0                 4125 	movx	a,@dptr
   0B6A FC                 4126 	mov	r4,a
   0B6B BC 32 00           4127 	cjne	r4,#0x32,00199$
   0B6E                    4128 00199$:
   0B6E E4                 4129 	clr	a
   0B6F 33                 4130 	rlc	a
   0B70 FC                 4131 	mov	r4,a
   0B71 70 0D              4132 	jnz	00117$
                           4133 ;	../../shared/src/tx_train.c:536: tx.ffe_updated = ARG;
   0B73 90s00r01           4134 	mov	dptr,#(_tx + 0x0001)
   0B76 EA                 4135 	mov	a,r2
   0B77 F0                 4136 	movx	@dptr,a
                           4137 ;	../../shared/src/tx_train.c:537: tx.become_worse = 0;
   0B78 90s00r09           4138 	mov	dptr,#(_tx + 0x0009)
   0B7B E4                 4139 	clr	a
   0B7C F0                 4140 	movx	@dptr,a
   0B7D 02s0Dr23           4141 	ljmp	00124$
   0B80                    4142 00117$:
                           4143 ;	../../shared/src/tx_train.c:539: else if (opt.f0a < tag_TX_F0A_HIGH_THRES && train.f0a >= tag_TX_F0A_HIGH_THRES)
   0B80 EC                 4144 	mov	a,r4
   0B81 60 16              4145 	jz	00113$
   0B83 90s00r19           4146 	mov	dptr,#(_train + 0x0019)
   0B86 E0                 4147 	movx	a,@dptr
   0B87 FC                 4148 	mov	r4,a
   0B88 BC 32 00           4149 	cjne	r4,#0x32,00202$
   0B8B                    4150 00202$:
   0B8B 40 0C              4151 	jc	00113$
                           4152 ;	../../shared/src/tx_train.c:541: tx.ffe_updated = 0;
   0B8D 90s00r01           4153 	mov	dptr,#(_tx + 0x0001)
                           4154 ;	../../shared/src/tx_train.c:542: tx.become_worse = 0;
   0B90 E4                 4155 	clr	a
   0B91 F0                 4156 	movx	@dptr,a
   0B92 90s00r09           4157 	mov	dptr,#(_tx + 0x0009)
   0B95 F0                 4158 	movx	@dptr,a
   0B96 02s0Dr23           4159 	ljmp	00124$
   0B99                    4160 00113$:
                           4161 ;	../../shared/src/tx_train.c:545: else if (train.level == 1 || train.level == 2 || train.level == 4) // level 1/2/4
   0B99 BD 01 02           4162 	cjne	r5,#0x01,00204$
   0B9C 80 0D              4163 	sjmp	00107$
   0B9E                    4164 00204$:
   0B9E BD 02 02           4165 	cjne	r5,#0x02,00205$
   0BA1 80 08              4166 	sjmp	00107$
   0BA3                    4167 00205$:
   0BA3 BD 04 02           4168 	cjne	r5,#0x04,00206$
   0BA6 80 03              4169 	sjmp	00207$
   0BA8                    4170 00206$:
   0BA8 02s0Cr49           4171 	ljmp	00108$
   0BAB                    4172 00207$:
   0BAB                    4173 00107$:
                           4174 ;	../../shared/src/tx_train.c:547: tx.ffe_updated = ((ARG && train.f0t > (opt.f0t + tag_TX_F0T_G0UPDATE_THRES))
   0BAB EA                 4175 	mov	a,r2
   0BAC 60 28              4176 	jz	00132$
   0BAE C0 02              4177 	push	ar2
   0BB0 90s00r1E           4178 	mov	dptr,#(_train + 0x001e)
   0BB3 E0                 4179 	movx	a,@dptr
   0BB4 FC                 4180 	mov	r4,a
   0BB5 90s00r1E           4181 	mov	dptr,#(_opt + 0x001e)
   0BB8 E0                 4182 	movx	a,@dptr
   0BB9 FE                 4183 	mov	r6,a
   0BBA 7F 00              4184 	mov	r7,#0x00
   0BBC 74 0A              4185 	mov	a,#0x0A
   0BBE 2E                 4186 	add	a,r6
   0BBF FE                 4187 	mov	r6,a
   0BC0 E4                 4188 	clr	a
   0BC1 3F                 4189 	addc	a,r7
   0BC2 FF                 4190 	mov	r7,a
   0BC3 7A 00              4191 	mov	r2,#0x00
   0BC5 C3                 4192 	clr	c
   0BC6 EE                 4193 	mov	a,r6
   0BC7 9C                 4194 	subb	a,r4
   0BC8 EF                 4195 	mov	a,r7
   0BC9 64 80              4196 	xrl	a,#0x80
   0BCB 8A F0              4197 	mov	b,r2
   0BCD 63 F0 80           4198 	xrl	b,#0x80
   0BD0 95 F0              4199 	subb	a,b
   0BD2 D0 02              4200 	pop	ar2
   0BD4 40 04              4201 	jc	00133$
   0BD6                    4202 00132$:
   0BD6 7C 00              4203 	mov	r4,#0x00
   0BD8 80 02              4204 	sjmp	00134$
   0BDA                    4205 00133$:
   0BDA 7C 01              4206 	mov	r4,#0x01
   0BDC                    4207 00134$:
   0BDC EC                 4208 	mov	a,r4
   0BDD 70 32              4209 	jnz	00130$
                           4210 ;	../../shared/src/tx_train.c:548: || (ARG==0 && train.f0t > (opt.f0t - tag_TX_F0T_G0UPDATE_THRES)) );
   0BDF BA 00 23           4211 	cjne	r2,#0x00,00135$
   0BE2 90s00r1E           4212 	mov	dptr,#(_train + 0x001e)
   0BE5 E0                 4213 	movx	a,@dptr
   0BE6 FC                 4214 	mov	r4,a
   0BE7 90s00r1E           4215 	mov	dptr,#(_opt + 0x001e)
   0BEA E0                 4216 	movx	a,@dptr
   0BEB 7F 00              4217 	mov	r7,#0x00
   0BED 24 F6              4218 	add	a,#0xf6
   0BEF FA                 4219 	mov	r2,a
   0BF0 EF                 4220 	mov	a,r7
   0BF1 34 FF              4221 	addc	a,#0xff
   0BF3 FB                 4222 	mov	r3,a
   0BF4 7E 00              4223 	mov	r6,#0x00
   0BF6 C3                 4224 	clr	c
   0BF7 EA                 4225 	mov	a,r2
   0BF8 9C                 4226 	subb	a,r4
   0BF9 EB                 4227 	mov	a,r3
   0BFA 64 80              4228 	xrl	a,#0x80
   0BFC 8E F0              4229 	mov	b,r6
   0BFE 63 F0 80           4230 	xrl	b,#0x80
   0C01 95 F0              4231 	subb	a,b
   0C03 40 04              4232 	jc	00136$
   0C05                    4233 00135$:
   0C05 7C 00              4234 	mov	r4,#0x00
   0C07 80 02              4235 	sjmp	00137$
   0C09                    4236 00136$:
   0C09 7C 01              4237 	mov	r4,#0x01
   0C0B                    4238 00137$:
   0C0B EC                 4239 	mov	a,r4
   0C0C 70 03              4240 	jnz	00130$
   0C0E FC                 4241 	mov	r4,a
   0C0F 80 02              4242 	sjmp	00131$
   0C11                    4243 00130$:
   0C11 7C 01              4244 	mov	r4,#0x01
   0C13                    4245 00131$:
   0C13 90s00r01           4246 	mov	dptr,#(_tx + 0x0001)
   0C16 EC                 4247 	mov	a,r4
   0C17 F0                 4248 	movx	@dptr,a
                           4249 ;	../../shared/src/tx_train.c:549: tx.become_worse = (tag_TX_STOP_IF_WORSE && train.f0t < (opt.f0t - tag_TX_STOP_THRES));
   0C18 90s00r1E           4250 	mov	dptr,#(_train + 0x001e)
   0C1B E0                 4251 	movx	a,@dptr
   0C1C FC                 4252 	mov	r4,a
   0C1D 90s00r1E           4253 	mov	dptr,#(_opt + 0x001e)
   0C20 E0                 4254 	movx	a,@dptr
   0C21 7F 00              4255 	mov	r7,#0x00
   0C23 24 F6              4256 	add	a,#0xf6
   0C25 FA                 4257 	mov	r2,a
   0C26 EF                 4258 	mov	a,r7
   0C27 34 FF              4259 	addc	a,#0xff
   0C29 FB                 4260 	mov	r3,a
   0C2A 7E 00              4261 	mov	r6,#0x00
   0C2C C3                 4262 	clr	c
   0C2D EC                 4263 	mov	a,r4
   0C2E 9A                 4264 	subb	a,r2
   0C2F EE                 4265 	mov	a,r6
   0C30 64 80              4266 	xrl	a,#0x80
   0C32 8B F0              4267 	mov	b,r3
   0C34 63 F0 80           4268 	xrl	b,#0x80
   0C37 95 F0              4269 	subb	a,b
   0C39 40 04              4270 	jc	00139$
   0C3B 7C 00              4271 	mov	r4,#0x00
   0C3D 80 02              4272 	sjmp	00140$
   0C3F                    4273 00139$:
   0C3F 7C 01              4274 	mov	r4,#0x01
   0C41                    4275 00140$:
   0C41 90s00r09           4276 	mov	dptr,#(_tx + 0x0009)
   0C44 EC                 4277 	mov	a,r4
   0C45 F0                 4278 	movx	@dptr,a
   0C46 02s0Dr23           4279 	ljmp	00124$
   0C49                    4280 00108$:
                           4281 ;	../../shared/src/tx_train.c:551: else if (train.level == 3) // level 3
   0C49 BD 03 02           4282 	cjne	r5,#0x03,00216$
   0C4C 80 03              4283 	sjmp	00217$
   0C4E                    4284 00216$:
   0C4E 02s0CrDF           4285 	ljmp	00105$
   0C51                    4286 00217$:
                           4287 ;	../../shared/src/tx_train.c:553: tx.ffe_updated = (
                           4288 ;	../../shared/src/tx_train.c:554: (train.f0a_saturate==0 && opt.f0a_saturate && train.dfe_saturate == opt.dfe_saturate) 
   0C51 90s00r26           4289 	mov	dptr,#(_train + 0x0026)
   0C54 E0                 4290 	movx	a,@dptr
   0C55 FC                 4291 	mov	r4,a
   0C56 70 06              4292 	jnz	00150$
   0C58 90s00r26           4293 	mov	dptr,#(_opt + 0x0026)
   0C5B E0                 4294 	movx	a,@dptr
   0C5C 70 04              4295 	jnz	00151$
   0C5E                    4296 00150$:
   0C5E 7E 00              4297 	mov	r6,#0x00
   0C60 80 02              4298 	sjmp	00152$
   0C62                    4299 00151$:
   0C62 7E 01              4300 	mov	r6,#0x01
   0C64                    4301 00152$:
   0C64 EE                 4302 	mov	a,r6
   0C65 60 10              4303 	jz	00147$
   0C67 90s00r27           4304 	mov	dptr,#(_train + 0x0027)
   0C6A E0                 4305 	movx	a,@dptr
   0C6B FE                 4306 	mov	r6,a
   0C6C 90s00r27           4307 	mov	dptr,#(_opt + 0x0027)
   0C6F E0                 4308 	movx	a,@dptr
   0C70 FF                 4309 	mov	r7,a
   0C71 EE                 4310 	mov	a,r6
   0C72 B5 07 02           4311 	cjne	a,ar7,00222$
   0C75 80 04              4312 	sjmp	00148$
   0C77                    4313 00222$:
   0C77                    4314 00147$:
   0C77 7E 00              4315 	mov	r6,#0x00
   0C79 80 02              4316 	sjmp	00149$
   0C7B                    4317 00148$:
   0C7B 7E 01              4318 	mov	r6,#0x01
   0C7D                    4319 00149$:
   0C7D EE                 4320 	mov	a,r6
   0C7E 70 2B              4321 	jnz	00145$
                           4322 ;	../../shared/src/tx_train.c:555: || (train.f0a_saturate == opt.f0a_saturate && train.dfe_saturate==0 && opt.dfe_saturate)
   0C80 90s00r26           4323 	mov	dptr,#(_opt + 0x0026)
   0C83 E0                 4324 	movx	a,@dptr
   0C84 FE                 4325 	mov	r6,a
   0C85 EC                 4326 	mov	a,r4
   0C86 B5 06 07           4327 	cjne	a,ar6,00156$
   0C89 90s00r27           4328 	mov	dptr,#(_train + 0x0027)
   0C8C E0                 4329 	movx	a,@dptr
   0C8D FE                 4330 	mov	r6,a
   0C8E 60 04              4331 	jz	00157$
   0C90                    4332 00156$:
   0C90 7E 00              4333 	mov	r6,#0x00
   0C92 80 02              4334 	sjmp	00158$
   0C94                    4335 00157$:
   0C94 7E 01              4336 	mov	r6,#0x01
   0C96                    4337 00158$:
   0C96 EE                 4338 	mov	a,r6
   0C97 60 06              4339 	jz	00153$
   0C99 90s00r27           4340 	mov	dptr,#(_opt + 0x0027)
   0C9C E0                 4341 	movx	a,@dptr
   0C9D 70 04              4342 	jnz	00154$
   0C9F                    4343 00153$:
   0C9F 7E 00              4344 	mov	r6,#0x00
   0CA1 80 02              4345 	sjmp	00155$
   0CA3                    4346 00154$:
   0CA3 7E 01              4347 	mov	r6,#0x01
   0CA5                    4348 00155$:
   0CA5 EE                 4349 	mov	a,r6
   0CA6 70 03              4350 	jnz	00145$
   0CA8 FE                 4351 	mov	r6,a
   0CA9 80 02              4352 	sjmp	00146$
   0CAB                    4353 00145$:
   0CAB 7E 01              4354 	mov	r6,#0x01
   0CAD                    4355 00146$:
   0CAD EE                 4356 	mov	a,r6
   0CAE 70 21              4357 	jnz	00142$
                           4358 ;	../../shared/src/tx_train.c:556: || (train.f0a_saturate && opt.f0a_saturate && ARG));
   0CB0 EC                 4359 	mov	a,r4
   0CB1 60 06              4360 	jz	00162$
   0CB3 90s00r26           4361 	mov	dptr,#(_opt + 0x0026)
   0CB6 E0                 4362 	movx	a,@dptr
   0CB7 70 04              4363 	jnz	00163$
   0CB9                    4364 00162$:
   0CB9 7C 00              4365 	mov	r4,#0x00
   0CBB 80 02              4366 	sjmp	00164$
   0CBD                    4367 00163$:
   0CBD 7C 01              4368 	mov	r4,#0x01
   0CBF                    4369 00164$:
   0CBF EC                 4370 	mov	a,r4
   0CC0 60 03              4371 	jz	00159$
   0CC2 EA                 4372 	mov	a,r2
   0CC3 70 04              4373 	jnz	00160$
   0CC5                    4374 00159$:
   0CC5 7A 00              4375 	mov	r2,#0x00
   0CC7 80 02              4376 	sjmp	00161$
   0CC9                    4377 00160$:
   0CC9 7A 01              4378 	mov	r2,#0x01
   0CCB                    4379 00161$:
   0CCB EA                 4380 	mov	a,r2
   0CCC 70 03              4381 	jnz	00142$
   0CCE FA                 4382 	mov	r2,a
   0CCF 80 02              4383 	sjmp	00143$
   0CD1                    4384 00142$:
   0CD1 7A 01              4385 	mov	r2,#0x01
   0CD3                    4386 00143$:
   0CD3 90s00r01           4387 	mov	dptr,#(_tx + 0x0001)
   0CD6 EA                 4388 	mov	a,r2
   0CD7 F0                 4389 	movx	@dptr,a
                           4390 ;	../../shared/src/tx_train.c:557: tx.become_worse = 0;
   0CD8 90s00r09           4391 	mov	dptr,#(_tx + 0x0009)
   0CDB E4                 4392 	clr	a
   0CDC F0                 4393 	movx	@dptr,a
   0CDD 80 44              4394 	sjmp	00124$
   0CDF                    4395 00105$:
                           4396 ;	../../shared/src/tx_train.c:559: else if (train.level == 0) // for level 0
   0CDF ED                 4397 	mov	a,r5
   0CE0 70 1C              4398 	jnz	00102$
                           4399 ;	../../shared/src/tx_train.c:561: tx.ffe_updated = (train_g0_index < opt_g0_index)==0; //g0 only
   0CE2 90 60 32           4400 	mov	dptr,#_train_g0_index
   0CE5 E0                 4401 	movx	a,@dptr
   0CE6 FA                 4402 	mov	r2,a
   0CE7 B5 03 00           4403 	cjne	a,ar3,00237$
   0CEA                    4404 00237$:
   0CEA E4                 4405 	clr	a
   0CEB 33                 4406 	rlc	a
   0CEC FB                 4407 	mov	r3,a
   0CED E4                 4408 	clr	a
   0CEE BB 00 01           4409 	cjne	r3,#0x00,00238$
   0CF1 04                 4410 	inc	a
   0CF2                    4411 00238$:
   0CF2 FB                 4412 	mov	r3,a
   0CF3 90s00r01           4413 	mov	dptr,#(_tx + 0x0001)
   0CF6 F0                 4414 	movx	@dptr,a
                           4415 ;	../../shared/src/tx_train.c:562: tx.become_worse = 0;
   0CF7 90s00r09           4416 	mov	dptr,#(_tx + 0x0009)
   0CFA E4                 4417 	clr	a
   0CFB F0                 4418 	movx	@dptr,a
   0CFC 80 25              4419 	sjmp	00124$
   0CFE                    4420 00102$:
                           4421 ;	../../shared/src/tx_train.c:566: tx.ffe_updated = 0;
   0CFE 90s00r01           4422 	mov	dptr,#(_tx + 0x0001)
                           4423 ;	../../shared/src/tx_train.c:567: tx.become_worse = 0; // g1/n1: tag_TX_STOP_IF_WORSE
   0D01 E4                 4424 	clr	a
   0D02 F0                 4425 	movx	@dptr,a
   0D03 90s00r09           4426 	mov	dptr,#(_tx + 0x0009)
   0D06 F0                 4427 	movx	@dptr,a
   0D07 80 1A              4428 	sjmp	00124$
   0D09                    4429 00120$:
                           4430 ;	../../shared/src/tx_train.c:572: tx.ffe_updated = 0;
   0D09 90s00r01           4431 	mov	dptr,#(_tx + 0x0001)
   0D0C E4                 4432 	clr	a
   0D0D F0                 4433 	movx	@dptr,a
                           4434 ;	../../shared/src/tx_train.c:573: tx.become_worse = (tag_TX_STOP_IF_WORSE && opt.f0a < tag_TX_F0A_HIGH_THRES);
   0D0E 90s00r19           4435 	mov	dptr,#(_opt + 0x0019)
   0D11 E0                 4436 	movx	a,@dptr
   0D12 FA                 4437 	mov	r2,a
   0D13 BA 32 00           4438 	cjne	r2,#0x32,00240$
   0D16                    4439 00240$:
   0D16 40 04              4440 	jc	00166$
   0D18 7A 00              4441 	mov	r2,#0x00
   0D1A 80 02              4442 	sjmp	00167$
   0D1C                    4443 00166$:
   0D1C 7A 01              4444 	mov	r2,#0x01
   0D1E                    4445 00167$:
   0D1E 90s00r09           4446 	mov	dptr,#(_tx + 0x0009)
   0D21 EA                 4447 	mov	a,r2
   0D22 F0                 4448 	movx	@dptr,a
   0D23                    4449 00124$:
                           4450 ;	../../shared/src/tx_train.c:576: if (tx.ffe_updated)
   0D23 90s00r01           4451 	mov	dptr,#(_tx + 0x0001)
   0D26 E0                 4452 	movx	a,@dptr
   0D27 60 03              4453 	jz	00127$
                           4454 ;	../../shared/src/tx_train.c:578: update_opt_trx_ffe(); // update the memory of Opt
   0D29 02s00r00           4455 	ljmp	_update_opt_trx_ffe
   0D2C                    4456 00127$:
   0D2C 22                 4457 	ret
                           4458 ;------------------------------------------------------------
                           4459 ;Allocation info for local variables in function 'compare_g1n1'
                           4460 ;------------------------------------------------------------
                           4461 ;X                         Allocated to registers r2 
                           4462 ;UTH                       Allocated to stack - offset 1
                           4463 ;OBEN                      Allocated to stack - offset 2
                           4464 ;OBTH                      Allocated to stack - offset 3
                           4465 ;OBUTH                     Allocated to registers r5 
                           4466 ;Train_Index_is_big        Allocated to stack - offset 4
                           4467 ;sloc0                     Allocated to stack - offset 5
                           4468 ;------------------------------------------------------------
                           4469 ;	../../shared/src/tx_train.c:604: void compare_g1n1(uint8_t X)
                           4470 ;	-----------------------------------------
                           4471 ;	 function compare_g1n1
                           4472 ;	-----------------------------------------
   0D2D                    4473 _compare_g1n1:
   0D2D C0*00              4474 	push	_bp
   0D2F E5 81              4475 	mov	a,sp
   0D31 F5*00              4476 	mov	_bp,a
   0D33 24 06              4477 	add	a,#0x06
   0D35 F5 81              4478 	mov	sp,a
                           4479 ;	../../shared/src/tx_train.c:611: if(X){ // G1
   0D37 E5 82              4480 	mov	a,dpl
   0D39 FA                 4481 	mov	r2,a
   0D3A 60 32              4482 	jz	00102$
                           4483 ;	../../shared/src/tx_train.c:612: UTH = tag_TX_F0T_G1UPDATE_THRES;
   0D3C A8*00              4484 	mov	r0,_bp
   0D3E 08                 4485 	inc	r0
   0D3F 76 00              4486 	mov	@r0,#0x00
                           4487 ;	../../shared/src/tx_train.c:613: OBEN = tag_TX_G1_OVERBOOST_EN;
   0D41 A8*00              4488 	mov	r0,_bp
   0D43 08                 4489 	inc	r0
   0D44 08                 4490 	inc	r0
   0D45 76 01              4491 	mov	@r0,#0x01
                           4492 ;	../../shared/src/tx_train.c:614: OBTH = tag_TX_G1_OVERBOOST_THRES;
   0D47 E5*00              4493 	mov	a,_bp
   0D49 24 03              4494 	add	a,#0x03
   0D4B F8                 4495 	mov	r0,a
   0D4C 76 03              4496 	mov	@r0,#0x03
                           4497 ;	../../shared/src/tx_train.c:615: OBUTH = tag_TX_G1_OVERBOOST_UPDATE_THRES;
   0D4E 7D 04              4498 	mov	r5,#0x04
                           4499 ;	../../shared/src/tx_train.c:616: Train_Index_is_big = (train_g1_index > opt_g1_index) ? 1:0;
   0D50 90 60 31           4500 	mov	dptr,#_train_g1_index
   0D53 E0                 4501 	movx	a,@dptr
   0D54 FE                 4502 	mov	r6,a
   0D55 90s00r00           4503 	mov	dptr,#_opt_g1_index
   0D58 E0                 4504 	movx	a,@dptr
   0D59 FF                 4505 	mov	r7,a
   0D5A B5 06 00           4506 	cjne	a,ar6,00251$
   0D5D                    4507 00251$:
   0D5D 50 04              4508 	jnc	00122$
   0D5F 7E 01              4509 	mov	r6,#0x01
   0D61 80 02              4510 	sjmp	00123$
   0D63                    4511 00122$:
   0D63 7E 00              4512 	mov	r6,#0x00
   0D65                    4513 00123$:
   0D65 E5*00              4514 	mov	a,_bp
   0D67 24 04              4515 	add	a,#0x04
   0D69 F8                 4516 	mov	r0,a
   0D6A A6 06              4517 	mov	@r0,ar6
   0D6C 80 30              4518 	sjmp	00103$
   0D6E                    4519 00102$:
                           4520 ;	../../shared/src/tx_train.c:618: UTH = tag_TX_F0T_GN1UPDATE_THRES;
   0D6E A8*00              4521 	mov	r0,_bp
   0D70 08                 4522 	inc	r0
   0D71 76 00              4523 	mov	@r0,#0x00
                           4524 ;	../../shared/src/tx_train.c:619: OBEN = tag_TX_GN1_OVERBOOST_EN;
   0D73 A8*00              4525 	mov	r0,_bp
   0D75 08                 4526 	inc	r0
   0D76 08                 4527 	inc	r0
   0D77 76 01              4528 	mov	@r0,#0x01
                           4529 ;	../../shared/src/tx_train.c:620: OBTH = tag_TX_GN1_OVERBOOST_THRES;
   0D79 E5*00              4530 	mov	a,_bp
   0D7B 24 03              4531 	add	a,#0x03
   0D7D F8                 4532 	mov	r0,a
   0D7E 76 03              4533 	mov	@r0,#0x03
                           4534 ;	../../shared/src/tx_train.c:621: OBUTH = tag_TX_GN1_OVERBOOST_UPDATE_THRES;
   0D80 7D 04              4535 	mov	r5,#0x04
                           4536 ;	../../shared/src/tx_train.c:622: Train_Index_is_big = (train_gn1_index > opt_gn1_index) ? 1:0;
   0D82 90 60 30           4537 	mov	dptr,#_train_gn1_index
   0D85 E0                 4538 	movx	a,@dptr
   0D86 FF                 4539 	mov	r7,a
   0D87 90s00r00           4540 	mov	dptr,#_opt_gn1_index
   0D8A E0                 4541 	movx	a,@dptr
   0D8B FA                 4542 	mov	r2,a
   0D8C B5 07 00           4543 	cjne	a,ar7,00253$
   0D8F                    4544 00253$:
   0D8F 50 04              4545 	jnc	00124$
   0D91 7A 01              4546 	mov	r2,#0x01
   0D93 80 02              4547 	sjmp	00125$
   0D95                    4548 00124$:
   0D95 7A 00              4549 	mov	r2,#0x00
   0D97                    4550 00125$:
   0D97 E5*00              4551 	mov	a,_bp
   0D99 24 04              4552 	add	a,#0x04
   0D9B F8                 4553 	mov	r0,a
   0D9C A6 02              4554 	mov	@r0,ar2
   0D9E                    4555 00103$:
                           4556 ;	../../shared/src/tx_train.c:625: if (opt.level < train.level)
   0D9E 90s00r23           4557 	mov	dptr,#(_opt + 0x0023)
   0DA1 E0                 4558 	movx	a,@dptr
   0DA2 FA                 4559 	mov	r2,a
   0DA3 90s00r23           4560 	mov	dptr,#(_train + 0x0023)
   0DA6 E0                 4561 	movx	a,@dptr
   0DA7 FF                 4562 	mov	r7,a
   0DA8 EA                 4563 	mov	a,r2
   0DA9 B5 07 00           4564 	cjne	a,ar7,00255$
   0DAC                    4565 00255$:
   0DAC 50 0E              4566 	jnc	00116$
                           4567 ;	../../shared/src/tx_train.c:627: tx.ffe_updated = 1;
   0DAE 90s00r01           4568 	mov	dptr,#(_tx + 0x0001)
   0DB1 74 01              4569 	mov	a,#0x01
   0DB3 F0                 4570 	movx	@dptr,a
                           4571 ;	../../shared/src/tx_train.c:628: tx.become_worse = 0;
   0DB4 90s00r09           4572 	mov	dptr,#(_tx + 0x0009)
   0DB7 E4                 4573 	clr	a
   0DB8 F0                 4574 	movx	@dptr,a
   0DB9 02s10rC7           4575 	ljmp	00117$
   0DBC                    4576 00116$:
                           4577 ;	../../shared/src/tx_train.c:630: else if (opt.level == train.level) // intra-level compare
   0DBC EA                 4578 	mov	a,r2
   0DBD B5 07 02           4579 	cjne	a,ar7,00257$
   0DC0 80 03              4580 	sjmp	00258$
   0DC2                    4581 00257$:
   0DC2 02s10rBC           4582 	ljmp	00113$
   0DC5                    4583 00258$:
                           4584 ;	../../shared/src/tx_train.c:632: tx.train_overboost = OBEN && ((train.f0 < 63 && train.fn1 < OBTH) || (train.f0 >= 63 && train.f0a >= 63));
   0DC5 A8*00              4585 	mov	r0,_bp
   0DC7 08                 4586 	inc	r0
   0DC8 08                 4587 	inc	r0
   0DC9 E6                 4588 	mov	a,@r0
   0DCA 60 63              4589 	jz	00126$
   0DCC 90s00r1A           4590 	mov	dptr,#(_train + 0x001a)
   0DCF E0                 4591 	movx	a,@dptr
   0DD0 FA                 4592 	mov	r2,a
   0DD1 BA 3F 00           4593 	cjne	r2,#0x3F,00260$
   0DD4                    4594 00260$:
   0DD4 E4                 4595 	clr	a
   0DD5 33                 4596 	rlc	a
   0DD6 FA                 4597 	mov	r2,a
   0DD7 60 25              4598 	jz	00132$
   0DD9 C0 02              4599 	push	ar2
   0DDB 90s00r1D           4600 	mov	dptr,#(_train + 0x001d)
   0DDE E0                 4601 	movx	a,@dptr
   0DDF FA                 4602 	mov	r2,a
   0DE0 33                 4603 	rlc	a
   0DE1 95 E0              4604 	subb	a,acc
   0DE3 FE                 4605 	mov	r6,a
   0DE4 E5*00              4606 	mov	a,_bp
   0DE6 24 03              4607 	add	a,#0x03
   0DE8 F8                 4608 	mov	r0,a
   0DE9 86 04              4609 	mov	ar4,@r0
   0DEB 7B 00              4610 	mov	r3,#0x00
   0DED C3                 4611 	clr	c
   0DEE EA                 4612 	mov	a,r2
   0DEF 9C                 4613 	subb	a,r4
   0DF0 EE                 4614 	mov	a,r6
   0DF1 64 80              4615 	xrl	a,#0x80
   0DF3 8B F0              4616 	mov	b,r3
   0DF5 63 F0 80           4617 	xrl	b,#0x80
   0DF8 95 F0              4618 	subb	a,b
   0DFA D0 02              4619 	pop	ar2
   0DFC 40 04              4620 	jc	00133$
   0DFE                    4621 00132$:
   0DFE 7B 00              4622 	mov	r3,#0x00
   0E00 80 02              4623 	sjmp	00134$
   0E02                    4624 00133$:
   0E02 7B 01              4625 	mov	r3,#0x01
   0E04                    4626 00134$:
   0E04 EB                 4627 	mov	a,r3
   0E05 70 23              4628 	jnz	00130$
   0E07 EA                 4629 	mov	a,r2
   0E08 B4 01 00           4630 	cjne	a,#0x01,00264$
   0E0B                    4631 00264$:
   0E0B E4                 4632 	clr	a
   0E0C 33                 4633 	rlc	a
   0E0D FA                 4634 	mov	r2,a
   0E0E 60 0E              4635 	jz	00135$
   0E10 90s00r19           4636 	mov	dptr,#(_train + 0x0019)
   0E13 E0                 4637 	movx	a,@dptr
   0E14 FA                 4638 	mov	r2,a
   0E15 BA 3F 00           4639 	cjne	r2,#0x3F,00266$
   0E18                    4640 00266$:
   0E18 B3                 4641 	cpl	c
   0E19 E4                 4642 	clr	a
   0E1A 33                 4643 	rlc	a
   0E1B FA                 4644 	mov	r2,a
   0E1C 70 04              4645 	jnz	00136$
   0E1E                    4646 00135$:
   0E1E 7A 00              4647 	mov	r2,#0x00
   0E20 80 02              4648 	sjmp	00137$
   0E22                    4649 00136$:
   0E22 7A 01              4650 	mov	r2,#0x01
   0E24                    4651 00137$:
   0E24 EA                 4652 	mov	a,r2
   0E25 70 03              4653 	jnz	00130$
   0E27 FA                 4654 	mov	r2,a
   0E28 80 02              4655 	sjmp	00131$
   0E2A                    4656 00130$:
   0E2A 7A 01              4657 	mov	r2,#0x01
   0E2C                    4658 00131$:
   0E2C EA                 4659 	mov	a,r2
   0E2D 70 04              4660 	jnz	00127$
   0E2F                    4661 00126$:
   0E2F 7A 00              4662 	mov	r2,#0x00
   0E31 80 02              4663 	sjmp	00128$
   0E33                    4664 00127$:
   0E33 7A 01              4665 	mov	r2,#0x01
   0E35                    4666 00128$:
   0E35 90s00r0C           4667 	mov	dptr,#(_tx + 0x000c)
   0E38 EA                 4668 	mov	a,r2
   0E39 F0                 4669 	movx	@dptr,a
                           4670 ;	../../shared/src/tx_train.c:633: tx.opt_overboost = OBEN && ((opt.f0 < 63 && opt.fn1 < OBTH) || (opt.f0 >= 63 && opt.f0a >= 63));
   0E3A A8*00              4671 	mov	r0,_bp
   0E3C 08                 4672 	inc	r0
   0E3D 08                 4673 	inc	r0
   0E3E E6                 4674 	mov	a,@r0
   0E3F 60 63              4675 	jz	00138$
   0E41 90s00r1A           4676 	mov	dptr,#(_opt + 0x001a)
   0E44 E0                 4677 	movx	a,@dptr
   0E45 FA                 4678 	mov	r2,a
   0E46 BA 3F 00           4679 	cjne	r2,#0x3F,00272$
   0E49                    4680 00272$:
   0E49 E4                 4681 	clr	a
   0E4A 33                 4682 	rlc	a
   0E4B FA                 4683 	mov	r2,a
   0E4C 60 25              4684 	jz	00144$
   0E4E C0 02              4685 	push	ar2
   0E50 90s00r1D           4686 	mov	dptr,#(_opt + 0x001d)
   0E53 E0                 4687 	movx	a,@dptr
   0E54 FB                 4688 	mov	r3,a
   0E55 33                 4689 	rlc	a
   0E56 95 E0              4690 	subb	a,acc
   0E58 FC                 4691 	mov	r4,a
   0E59 E5*00              4692 	mov	a,_bp
   0E5B 24 03              4693 	add	a,#0x03
   0E5D F8                 4694 	mov	r0,a
   0E5E 86 06              4695 	mov	ar6,@r0
   0E60 7A 00              4696 	mov	r2,#0x00
   0E62 C3                 4697 	clr	c
   0E63 EB                 4698 	mov	a,r3
   0E64 9E                 4699 	subb	a,r6
   0E65 EC                 4700 	mov	a,r4
   0E66 64 80              4701 	xrl	a,#0x80
   0E68 8A F0              4702 	mov	b,r2
   0E6A 63 F0 80           4703 	xrl	b,#0x80
   0E6D 95 F0              4704 	subb	a,b
   0E6F D0 02              4705 	pop	ar2
   0E71 40 04              4706 	jc	00145$
   0E73                    4707 00144$:
   0E73 7B 00              4708 	mov	r3,#0x00
   0E75 80 02              4709 	sjmp	00146$
   0E77                    4710 00145$:
   0E77 7B 01              4711 	mov	r3,#0x01
   0E79                    4712 00146$:
   0E79 EB                 4713 	mov	a,r3
   0E7A 70 23              4714 	jnz	00142$
   0E7C EA                 4715 	mov	a,r2
   0E7D B4 01 00           4716 	cjne	a,#0x01,00276$
   0E80                    4717 00276$:
   0E80 E4                 4718 	clr	a
   0E81 33                 4719 	rlc	a
   0E82 FA                 4720 	mov	r2,a
   0E83 60 0E              4721 	jz	00147$
   0E85 90s00r19           4722 	mov	dptr,#(_opt + 0x0019)
   0E88 E0                 4723 	movx	a,@dptr
   0E89 FA                 4724 	mov	r2,a
   0E8A BA 3F 00           4725 	cjne	r2,#0x3F,00278$
   0E8D                    4726 00278$:
   0E8D B3                 4727 	cpl	c
   0E8E E4                 4728 	clr	a
   0E8F 33                 4729 	rlc	a
   0E90 FA                 4730 	mov	r2,a
   0E91 70 04              4731 	jnz	00148$
   0E93                    4732 00147$:
   0E93 7A 00              4733 	mov	r2,#0x00
   0E95 80 02              4734 	sjmp	00149$
   0E97                    4735 00148$:
   0E97 7A 01              4736 	mov	r2,#0x01
   0E99                    4737 00149$:
   0E99 EA                 4738 	mov	a,r2
   0E9A 70 03              4739 	jnz	00142$
   0E9C FA                 4740 	mov	r2,a
   0E9D 80 02              4741 	sjmp	00143$
   0E9F                    4742 00142$:
   0E9F 7A 01              4743 	mov	r2,#0x01
   0EA1                    4744 00143$:
   0EA1 EA                 4745 	mov	a,r2
   0EA2 70 04              4746 	jnz	00139$
   0EA4                    4747 00138$:
   0EA4 7A 00              4748 	mov	r2,#0x00
   0EA6 80 02              4749 	sjmp	00140$
   0EA8                    4750 00139$:
   0EA8 7A 01              4751 	mov	r2,#0x01
   0EAA                    4752 00140$:
   0EAA 90s00r0D           4753 	mov	dptr,#(_tx + 0x000d)
   0EAD EA                 4754 	mov	a,r2
   0EAE F0                 4755 	movx	@dptr,a
                           4756 ;	../../shared/src/tx_train.c:635: if (train.level == 1 || train.level == 2 || train.level == 4) // level 1/2/4
   0EAF BF 01 02           4757 	cjne	r7,#0x01,00283$
   0EB2 80 0D              4758 	sjmp	00107$
   0EB4                    4759 00283$:
   0EB4 BF 02 02           4760 	cjne	r7,#0x02,00284$
   0EB7 80 08              4761 	sjmp	00107$
   0EB9                    4762 00284$:
   0EB9 BF 04 02           4763 	cjne	r7,#0x04,00285$
   0EBC 80 03              4764 	sjmp	00286$
   0EBE                    4765 00285$:
   0EBE 02s0FrE5           4766 	ljmp	00108$
   0EC1                    4767 00286$:
   0EC1                    4768 00107$:
                           4769 ;	../../shared/src/tx_train.c:637: tx.ffe_updated = (train.f0t > (opt.f0t + UTH))
   0EC1 C0 05              4770 	push	ar5
   0EC3 90s00r1E           4771 	mov	dptr,#(_train + 0x001e)
   0EC6 E0                 4772 	movx	a,@dptr
   0EC7 FA                 4773 	mov	r2,a
   0EC8 90s00r1E           4774 	mov	dptr,#(_opt + 0x001e)
   0ECB E0                 4775 	movx	a,@dptr
   0ECC FB                 4776 	mov	r3,a
   0ECD 7C 00              4777 	mov	r4,#0x00
   0ECF A8*00              4778 	mov	r0,_bp
   0ED1 08                 4779 	inc	r0
   0ED2 86 06              4780 	mov	ar6,@r0
   0ED4 7D 00              4781 	mov	r5,#0x00
   0ED6 EE                 4782 	mov	a,r6
   0ED7 2B                 4783 	add	a,r3
   0ED8 FE                 4784 	mov	r6,a
   0ED9 ED                 4785 	mov	a,r5
   0EDA 3C                 4786 	addc	a,r4
   0EDB FD                 4787 	mov	r5,a
   0EDC E5*00              4788 	mov	a,_bp
   0EDE 24 05              4789 	add	a,#0x05
   0EE0 F8                 4790 	mov	r0,a
   0EE1 A6 02              4791 	mov	@r0,ar2
   0EE3 08                 4792 	inc	r0
   0EE4 76 00              4793 	mov	@r0,#0x00
   0EE6 E5*00              4794 	mov	a,_bp
   0EE8 24 05              4795 	add	a,#0x05
   0EEA F8                 4796 	mov	r0,a
   0EEB C3                 4797 	clr	c
   0EEC EE                 4798 	mov	a,r6
   0EED 96                 4799 	subb	a,@r0
   0EEE ED                 4800 	mov	a,r5
   0EEF 64 80              4801 	xrl	a,#0x80
   0EF1 08                 4802 	inc	r0
   0EF2 86 F0              4803 	mov	b,@r0
   0EF4 63 F0 80           4804 	xrl	b,#0x80
   0EF7 95 F0              4805 	subb	a,b
   0EF9 D0 05              4806 	pop	ar5
   0EFB 40 42              4807 	jc	00154$
                           4808 ;	../../shared/src/tx_train.c:638: || (tx.train_overboost==0 && tx.opt_overboost && train.f0t > (opt.f0t - OBUTH))
   0EFD 90s00r0C           4809 	mov	dptr,#(_tx + 0x000c)
   0F00 E0                 4810 	movx	a,@dptr
   0F01 FA                 4811 	mov	r2,a
   0F02 70 06              4812 	jnz	00159$
   0F04 90s00r0D           4813 	mov	dptr,#(_tx + 0x000d)
   0F07 E0                 4814 	movx	a,@dptr
   0F08 70 04              4815 	jnz	00160$
   0F0A                    4816 00159$:
   0F0A 7A 00              4817 	mov	r2,#0x00
   0F0C 80 02              4818 	sjmp	00161$
   0F0E                    4819 00160$:
   0F0E 7A 01              4820 	mov	r2,#0x01
   0F10                    4821 00161$:
   0F10 EA                 4822 	mov	a,r2
   0F11 60 20              4823 	jz	00156$
   0F13 8D 02              4824 	mov	ar2,r5
   0F15 7E 00              4825 	mov	r6,#0x00
   0F17 EB                 4826 	mov	a,r3
   0F18 C3                 4827 	clr	c
   0F19 9A                 4828 	subb	a,r2
   0F1A FA                 4829 	mov	r2,a
   0F1B EC                 4830 	mov	a,r4
   0F1C 9E                 4831 	subb	a,r6
   0F1D FE                 4832 	mov	r6,a
   0F1E E5*00              4833 	mov	a,_bp
   0F20 24 05              4834 	add	a,#0x05
   0F22 F8                 4835 	mov	r0,a
   0F23 C3                 4836 	clr	c
   0F24 EA                 4837 	mov	a,r2
   0F25 96                 4838 	subb	a,@r0
   0F26 EE                 4839 	mov	a,r6
   0F27 64 80              4840 	xrl	a,#0x80
   0F29 08                 4841 	inc	r0
   0F2A 86 F0              4842 	mov	b,@r0
   0F2C 63 F0 80           4843 	xrl	b,#0x80
   0F2F 95 F0              4844 	subb	a,b
   0F31 40 04              4845 	jc	00157$
   0F33                    4846 00156$:
   0F33 7A 00              4847 	mov	r2,#0x00
   0F35 80 02              4848 	sjmp	00158$
   0F37                    4849 00157$:
   0F37 7A 01              4850 	mov	r2,#0x01
   0F39                    4851 00158$:
   0F39 EA                 4852 	mov	a,r2
   0F3A 70 03              4853 	jnz	00154$
   0F3C FA                 4854 	mov	r2,a
   0F3D 80 02              4855 	sjmp	00155$
   0F3F                    4856 00154$:
   0F3F 7A 01              4857 	mov	r2,#0x01
   0F41                    4858 00155$:
   0F41 EA                 4859 	mov	a,r2
   0F42 70 52              4860 	jnz	00151$
                           4861 ;	../../shared/src/tx_train.c:639: || (tx.train_overboost && tx.opt_overboost && Train_Index_is_big && train.f0t > (opt.f0t - OBUTH));
   0F44 90s00r0C           4862 	mov	dptr,#(_tx + 0x000c)
   0F47 E0                 4863 	movx	a,@dptr
   0F48 60 06              4864 	jz	00168$
   0F4A 90s00r0D           4865 	mov	dptr,#(_tx + 0x000d)
   0F4D E0                 4866 	movx	a,@dptr
   0F4E 70 04              4867 	jnz	00169$
   0F50                    4868 00168$:
   0F50 7A 00              4869 	mov	r2,#0x00
   0F52 80 02              4870 	sjmp	00170$
   0F54                    4871 00169$:
   0F54 7A 01              4872 	mov	r2,#0x01
   0F56                    4873 00170$:
   0F56 EA                 4874 	mov	a,r2
   0F57 60 08              4875 	jz	00165$
   0F59 E5*00              4876 	mov	a,_bp
   0F5B 24 04              4877 	add	a,#0x04
   0F5D F8                 4878 	mov	r0,a
   0F5E E6                 4879 	mov	a,@r0
   0F5F 70 04              4880 	jnz	00166$
   0F61                    4881 00165$:
   0F61 7A 00              4882 	mov	r2,#0x00
   0F63 80 02              4883 	sjmp	00167$
   0F65                    4884 00166$:
   0F65 7A 01              4885 	mov	r2,#0x01
   0F67                    4886 00167$:
   0F67 EA                 4887 	mov	a,r2
   0F68 60 20              4888 	jz	00162$
   0F6A 8D 02              4889 	mov	ar2,r5
   0F6C 7E 00              4890 	mov	r6,#0x00
   0F6E EB                 4891 	mov	a,r3
   0F6F C3                 4892 	clr	c
   0F70 9A                 4893 	subb	a,r2
   0F71 FA                 4894 	mov	r2,a
   0F72 EC                 4895 	mov	a,r4
   0F73 9E                 4896 	subb	a,r6
   0F74 FE                 4897 	mov	r6,a
   0F75 E5*00              4898 	mov	a,_bp
   0F77 24 05              4899 	add	a,#0x05
   0F79 F8                 4900 	mov	r0,a
   0F7A C3                 4901 	clr	c
   0F7B EA                 4902 	mov	a,r2
   0F7C 96                 4903 	subb	a,@r0
   0F7D EE                 4904 	mov	a,r6
   0F7E 64 80              4905 	xrl	a,#0x80
   0F80 08                 4906 	inc	r0
   0F81 86 F0              4907 	mov	b,@r0
   0F83 63 F0 80           4908 	xrl	b,#0x80
   0F86 95 F0              4909 	subb	a,b
   0F88 40 04              4910 	jc	00163$
   0F8A                    4911 00162$:
   0F8A 7A 00              4912 	mov	r2,#0x00
   0F8C 80 02              4913 	sjmp	00164$
   0F8E                    4914 00163$:
   0F8E 7A 01              4915 	mov	r2,#0x01
   0F90                    4916 00164$:
   0F90 EA                 4917 	mov	a,r2
   0F91 70 03              4918 	jnz	00151$
   0F93 FA                 4919 	mov	r2,a
   0F94 80 02              4920 	sjmp	00152$
   0F96                    4921 00151$:
   0F96 7A 01              4922 	mov	r2,#0x01
   0F98                    4923 00152$:
   0F98 90s00r01           4924 	mov	dptr,#(_tx + 0x0001)
   0F9B EA                 4925 	mov	a,r2
   0F9C F0                 4926 	movx	@dptr,a
                           4927 ;	../../shared/src/tx_train.c:640: tx.become_worse = tag_TX_STOP_IF_WORSE && (train.f0t < (opt.f0t - tag_TX_STOP_THRES)
   0F9D EB                 4928 	mov	a,r3
   0F9E 24 F6              4929 	add	a,#0xf6
   0FA0 FB                 4930 	mov	r3,a
   0FA1 EC                 4931 	mov	a,r4
   0FA2 34 FF              4932 	addc	a,#0xff
   0FA4 FC                 4933 	mov	r4,a
   0FA5 E5*00              4934 	mov	a,_bp
   0FA7 24 05              4935 	add	a,#0x05
   0FA9 F8                 4936 	mov	r0,a
   0FAA C3                 4937 	clr	c
   0FAB E6                 4938 	mov	a,@r0
   0FAC 9B                 4939 	subb	a,r3
   0FAD 08                 4940 	inc	r0
   0FAE E6                 4941 	mov	a,@r0
   0FAF 64 80              4942 	xrl	a,#0x80
   0FB1 8C F0              4943 	mov	b,r4
   0FB3 63 F0 80           4944 	xrl	b,#0x80
   0FB6 95 F0              4945 	subb	a,b
   0FB8 40 19              4946 	jc	00175$
                           4947 ;	../../shared/src/tx_train.c:641: || (tx.train_overboost && tx.opt_overboost==0));
   0FBA 90s00r0C           4948 	mov	dptr,#(_tx + 0x000c)
   0FBD E0                 4949 	movx	a,@dptr
   0FBE 60 07              4950 	jz	00177$
   0FC0 90s00r0D           4951 	mov	dptr,#(_tx + 0x000d)
   0FC3 E0                 4952 	movx	a,@dptr
   0FC4 FA                 4953 	mov	r2,a
   0FC5 60 04              4954 	jz	00178$
   0FC7                    4955 00177$:
   0FC7 7A 00              4956 	mov	r2,#0x00
   0FC9 80 02              4957 	sjmp	00179$
   0FCB                    4958 00178$:
   0FCB 7A 01              4959 	mov	r2,#0x01
   0FCD                    4960 00179$:
   0FCD EA                 4961 	mov	a,r2
   0FCE 70 03              4962 	jnz	00175$
   0FD0 FA                 4963 	mov	r2,a
   0FD1 80 02              4964 	sjmp	00176$
   0FD3                    4965 00175$:
   0FD3 7A 01              4966 	mov	r2,#0x01
   0FD5                    4967 00176$:
   0FD5 EA                 4968 	mov	a,r2
   0FD6 70 03              4969 	jnz	00172$
   0FD8 FA                 4970 	mov	r2,a
   0FD9 80 02              4971 	sjmp	00173$
   0FDB                    4972 00172$:
   0FDB 7A 01              4973 	mov	r2,#0x01
   0FDD                    4974 00173$:
   0FDD 90s00r09           4975 	mov	dptr,#(_tx + 0x0009)
   0FE0 EA                 4976 	mov	a,r2
   0FE1 F0                 4977 	movx	@dptr,a
   0FE2 02s10rC7           4978 	ljmp	00117$
   0FE5                    4979 00108$:
                           4980 ;	../../shared/src/tx_train.c:643: else if (train.level == 3) // level 3
   0FE5 BF 03 02           4981 	cjne	r7,#0x03,00307$
   0FE8 80 03              4982 	sjmp	00308$
   0FEA                    4983 00307$:
   0FEA 02s10rB1           4984 	ljmp	00105$
   0FED                    4985 00308$:
                           4986 ;	../../shared/src/tx_train.c:645: tx.ffe_updated = (train.f0a_saturate==0 && opt.f0a_saturate && train.dfe_saturate == opt.dfe_saturate) 
   0FED 90s00r26           4987 	mov	dptr,#(_train + 0x0026)
   0FF0 E0                 4988 	movx	a,@dptr
   0FF1 FA                 4989 	mov	r2,a
   0FF2 70 06              4990 	jnz	00189$
   0FF4 90s00r26           4991 	mov	dptr,#(_opt + 0x0026)
   0FF7 E0                 4992 	movx	a,@dptr
   0FF8 70 04              4993 	jnz	00190$
   0FFA                    4994 00189$:
   0FFA 7B 00              4995 	mov	r3,#0x00
   0FFC 80 02              4996 	sjmp	00191$
   0FFE                    4997 00190$:
   0FFE 7B 01              4998 	mov	r3,#0x01
   1000                    4999 00191$:
   1000 EB                 5000 	mov	a,r3
   1001 60 10              5001 	jz	00186$
   1003 90s00r27           5002 	mov	dptr,#(_train + 0x0027)
   1006 E0                 5003 	movx	a,@dptr
   1007 FB                 5004 	mov	r3,a
   1008 90s00r27           5005 	mov	dptr,#(_opt + 0x0027)
   100B E0                 5006 	movx	a,@dptr
   100C FC                 5007 	mov	r4,a
   100D EB                 5008 	mov	a,r3
   100E B5 04 02           5009 	cjne	a,ar4,00313$
   1011 80 04              5010 	sjmp	00187$
   1013                    5011 00313$:
   1013                    5012 00186$:
   1013 7B 00              5013 	mov	r3,#0x00
   1015 80 02              5014 	sjmp	00188$
   1017                    5015 00187$:
   1017 7B 01              5016 	mov	r3,#0x01
   1019                    5017 00188$:
   1019 EB                 5018 	mov	a,r3
   101A 70 2B              5019 	jnz	00184$
                           5020 ;	../../shared/src/tx_train.c:646: || (train.f0a_saturate == opt.f0a_saturate && train.dfe_saturate==0 && opt.dfe_saturate)
   101C 90s00r26           5021 	mov	dptr,#(_opt + 0x0026)
   101F E0                 5022 	movx	a,@dptr
   1020 FB                 5023 	mov	r3,a
   1021 EA                 5024 	mov	a,r2
   1022 B5 03 07           5025 	cjne	a,ar3,00195$
   1025 90s00r27           5026 	mov	dptr,#(_train + 0x0027)
   1028 E0                 5027 	movx	a,@dptr
   1029 FA                 5028 	mov	r2,a
   102A 60 04              5029 	jz	00196$
   102C                    5030 00195$:
   102C 7A 00              5031 	mov	r2,#0x00
   102E 80 02              5032 	sjmp	00197$
   1030                    5033 00196$:
   1030 7A 01              5034 	mov	r2,#0x01
   1032                    5035 00197$:
   1032 EA                 5036 	mov	a,r2
   1033 60 06              5037 	jz	00192$
   1035 90s00r27           5038 	mov	dptr,#(_opt + 0x0027)
   1038 E0                 5039 	movx	a,@dptr
   1039 70 04              5040 	jnz	00193$
   103B                    5041 00192$:
   103B 7A 00              5042 	mov	r2,#0x00
   103D 80 02              5043 	sjmp	00194$
   103F                    5044 00193$:
   103F 7A 01              5045 	mov	r2,#0x01
   1041                    5046 00194$:
   1041 EA                 5047 	mov	a,r2
   1042 70 03              5048 	jnz	00184$
   1044 FA                 5049 	mov	r2,a
   1045 80 02              5050 	sjmp	00185$
   1047                    5051 00184$:
   1047 7A 01              5052 	mov	r2,#0x01
   1049                    5053 00185$:
   1049 EA                 5054 	mov	a,r2
   104A 70 57              5055 	jnz	00181$
                           5056 ;	../../shared/src/tx_train.c:647: || (tx.train_overboost && tx.opt_overboost && Train_Index_is_big && train.f0t > (opt.f0t - OBUTH));
   104C 90s00r0C           5057 	mov	dptr,#(_tx + 0x000c)
   104F E0                 5058 	movx	a,@dptr
   1050 60 06              5059 	jz	00204$
   1052 90s00r0D           5060 	mov	dptr,#(_tx + 0x000d)
   1055 E0                 5061 	movx	a,@dptr
   1056 70 04              5062 	jnz	00205$
   1058                    5063 00204$:
   1058 7A 00              5064 	mov	r2,#0x00
   105A 80 02              5065 	sjmp	00206$
   105C                    5066 00205$:
   105C 7A 01              5067 	mov	r2,#0x01
   105E                    5068 00206$:
   105E EA                 5069 	mov	a,r2
   105F 60 08              5070 	jz	00201$
   1061 E5*00              5071 	mov	a,_bp
   1063 24 04              5072 	add	a,#0x04
   1065 F8                 5073 	mov	r0,a
   1066 E6                 5074 	mov	a,@r0
   1067 70 04              5075 	jnz	00202$
   1069                    5076 00201$:
   1069 7A 00              5077 	mov	r2,#0x00
   106B 80 02              5078 	sjmp	00203$
   106D                    5079 00202$:
   106D 7A 01              5080 	mov	r2,#0x01
   106F                    5081 00203$:
   106F EA                 5082 	mov	a,r2
   1070 60 25              5083 	jz	00198$
   1072 90s00r1E           5084 	mov	dptr,#(_train + 0x001e)
   1075 E0                 5085 	movx	a,@dptr
   1076 FA                 5086 	mov	r2,a
   1077 90s00r1E           5087 	mov	dptr,#(_opt + 0x001e)
   107A E0                 5088 	movx	a,@dptr
   107B FB                 5089 	mov	r3,a
   107C E4                 5090 	clr	a
   107D FC                 5091 	mov	r4,a
   107E FE                 5092 	mov	r6,a
   107F EB                 5093 	mov	a,r3
   1080 C3                 5094 	clr	c
   1081 9D                 5095 	subb	a,r5
   1082 FB                 5096 	mov	r3,a
   1083 EC                 5097 	mov	a,r4
   1084 9E                 5098 	subb	a,r6
   1085 FC                 5099 	mov	r4,a
   1086 7D 00              5100 	mov	r5,#0x00
   1088 C3                 5101 	clr	c
   1089 EB                 5102 	mov	a,r3
   108A 9A                 5103 	subb	a,r2
   108B EC                 5104 	mov	a,r4
   108C 64 80              5105 	xrl	a,#0x80
   108E 8D F0              5106 	mov	b,r5
   1090 63 F0 80           5107 	xrl	b,#0x80
   1093 95 F0              5108 	subb	a,b
   1095 40 04              5109 	jc	00199$
   1097                    5110 00198$:
   1097 7A 00              5111 	mov	r2,#0x00
   1099 80 02              5112 	sjmp	00200$
   109B                    5113 00199$:
   109B 7A 01              5114 	mov	r2,#0x01
   109D                    5115 00200$:
   109D EA                 5116 	mov	a,r2
   109E 70 03              5117 	jnz	00181$
   10A0 FA                 5118 	mov	r2,a
   10A1 80 02              5119 	sjmp	00182$
   10A3                    5120 00181$:
   10A3 7A 01              5121 	mov	r2,#0x01
   10A5                    5122 00182$:
   10A5 90s00r01           5123 	mov	dptr,#(_tx + 0x0001)
   10A8 EA                 5124 	mov	a,r2
   10A9 F0                 5125 	movx	@dptr,a
                           5126 ;	../../shared/src/tx_train.c:648: tx.become_worse = 0;
   10AA 90s00r09           5127 	mov	dptr,#(_tx + 0x0009)
   10AD E4                 5128 	clr	a
   10AE F0                 5129 	movx	@dptr,a
   10AF 80 16              5130 	sjmp	00117$
   10B1                    5131 00105$:
                           5132 ;	../../shared/src/tx_train.c:652: tx.ffe_updated = 0;
   10B1 90s00r01           5133 	mov	dptr,#(_tx + 0x0001)
                           5134 ;	../../shared/src/tx_train.c:653: tx.become_worse = 0;
   10B4 E4                 5135 	clr	a
   10B5 F0                 5136 	movx	@dptr,a
   10B6 90s00r09           5137 	mov	dptr,#(_tx + 0x0009)
   10B9 F0                 5138 	movx	@dptr,a
   10BA 80 0B              5139 	sjmp	00117$
   10BC                    5140 00113$:
                           5141 ;	../../shared/src/tx_train.c:658: tx.ffe_updated = 0;
   10BC 90s00r01           5142 	mov	dptr,#(_tx + 0x0001)
   10BF E4                 5143 	clr	a
   10C0 F0                 5144 	movx	@dptr,a
                           5145 ;	../../shared/src/tx_train.c:659: tx.become_worse = tag_TX_STOP_IF_WORSE;
   10C1 90s00r09           5146 	mov	dptr,#(_tx + 0x0009)
   10C4 74 01              5147 	mov	a,#0x01
   10C6 F0                 5148 	movx	@dptr,a
   10C7                    5149 00117$:
                           5150 ;	../../shared/src/tx_train.c:662: if (tx.ffe_updated)
   10C7 90s00r01           5151 	mov	dptr,#(_tx + 0x0001)
   10CA E0                 5152 	movx	a,@dptr
   10CB 60 03              5153 	jz	00120$
                           5154 ;	../../shared/src/tx_train.c:664: update_opt_trx_ffe(); // update the memory of Opt
   10CD 12s00r00           5155 	lcall	_update_opt_trx_ffe
   10D0                    5156 00120$:
   10D0 85*00 81           5157 	mov	sp,_bp
   10D3 D0*00              5158 	pop	_bp
   10D5 22                 5159 	ret
                           5160 ;------------------------------------------------------------
                           5161 ;Allocation info for local variables in function 'tx_train_dummy'
                           5162 ;------------------------------------------------------------
                           5163 ;------------------------------------------------------------
                           5164 ;	../../shared/src/tx_train.c:776: void tx_train_dummy(void) {
                           5165 ;	-----------------------------------------
                           5166 ;	 function tx_train_dummy
                           5167 ;	-----------------------------------------
   10D6                    5168 _tx_train_dummy:
                           5169 ;	../../shared/src/tx_train.c:778: PHY_STATUS = ST_TXTRAIN;
   10D6 90 22 30           5170 	mov	dptr,#_MCU_STATUS0_LANE
   10D9 74 29              5171 	mov	a,#0x29
   10DB F0                 5172 	movx	@dptr,a
                           5173 ;	../../shared/src/tx_train.c:779: reg_MCU_DEBUG0_LANE_7_0 = 0x80;
   10DC 90 22 B4           5174 	mov	dptr,#_MCU_DEBUG0_LANE
   10DF 74 80              5175 	mov	a,#0x80
   10E1 F0                 5176 	movx	@dptr,a
                           5177 ;	../../shared/src/tx_train.c:790: update_g1(-1); //shorten by customer's request
   10E2 75 82 FF           5178 	mov	dpl,#0xFF
   10E5 12s12rDC           5179 	lcall	_update_g1
                           5180 ;	../../shared/src/tx_train.c:793: opt.eye_check_pass = 1;
   10E8 90s00r15           5181 	mov	dptr,#(_opt + 0x0015)
   10EB 74 01              5182 	mov	a,#0x01
   10ED F0                 5183 	movx	@dptr,a
                           5184 ;	../../shared/src/tx_train.c:794: ctrl_trx_ffe_updated =1; 
   10EE D2*00              5185 	setb	_ctrl_trx_ffe_updated
                           5186 ;	../../shared/src/tx_train.c:795: ctrl_tx_train_done = 1;	
   10F0 D2*00              5187 	setb	_ctrl_tx_train_done
   10F2 22                 5188 	ret
                           5189 ;------------------------------------------------------------
                           5190 ;Allocation info for local variables in function 'tx_reset'
                           5191 ;------------------------------------------------------------
                           5192 ;index                     Allocated to registers r2 
                           5193 ;------------------------------------------------------------
                           5194 ;	../../shared/src/tx_train.c:812: void tx_reset(uint8_t index) {
                           5195 ;	-----------------------------------------
                           5196 ;	 function tx_reset
                           5197 ;	-----------------------------------------
   10F3                    5198 _tx_reset:
   10F3 AA 82              5199 	mov	r2,dpl
                           5200 ;	../../shared/src/tx_train.c:818: if(phy_mode == 4) //ethernet
   10F5 90 A3 16           5201 	mov	dptr,#(_SYSTEM + 0x0002)
   10F8 E0                 5202 	movx	a,@dptr
   10F9 54 07              5203 	anl	a,#0x07
   10FB FB                 5204 	mov	r3,a
   10FC BB 04 14           5205 	cjne	r3,#0x04,00102$
                           5206 ;	../../shared/src/tx_train.c:819: Send_ctrl_to_tx((index&0x03)<<12);	
   10FF 74 03              5207 	mov	a,#0x03
   1101 5A                 5208 	anl	a,r2
   1102 C4                 5209 	swap	a
   1103 54 F0              5210 	anl	a,#0xf0
   1105 F5 83              5211 	mov	dph,a
   1107 75 82 00           5212 	mov	dpl,#0x00
   110A 78r00              5213 	mov	r0,#_Send_ctrl_to_tx
   110C 79s00              5214 	mov	r1,#(_Send_ctrl_to_tx >> 8)
   110E 7As00              5215 	mov	r2,#(_Send_ctrl_to_tx >> 16)
   1110 02s00r00           5216 	ljmp	__sdcc_banked_call
   1113                    5217 00102$:
                           5218 ;	../../shared/src/tx_train.c:821: Send_ctrl_to_tx((index&0x0f)<<10);
   1113 53 02 0F           5219 	anl	ar2,#0x0F
   1116 EA                 5220 	mov	a,r2
   1117 2A                 5221 	add	a,r2
   1118 25 E0              5222 	add	a,acc
   111A F5 83              5223 	mov	dph,a
   111C 75 82 00           5224 	mov	dpl,#0x00
   111F 78r00              5225 	mov	r0,#_Send_ctrl_to_tx
   1121 79s00              5226 	mov	r1,#(_Send_ctrl_to_tx >> 8)
   1123 7As00              5227 	mov	r2,#(_Send_ctrl_to_tx >> 16)
   1125 02s00r00           5228 	ljmp	__sdcc_banked_call
                           5229 ;------------------------------------------------------------
                           5230 ;Allocation info for local variables in function 'update_g0'
                           5231 ;------------------------------------------------------------
                           5232 ;update                    Allocated to registers r2 
                           5233 ;------------------------------------------------------------
                           5234 ;	../../shared/src/tx_train.c:839: void update_g0(int8_t update) 
                           5235 ;	-----------------------------------------
                           5236 ;	 function update_g0
                           5237 ;	-----------------------------------------
   1128                    5238 _update_g0:
   1128 AA 82              5239 	mov	r2,dpl
                           5240 ;	../../shared/src/tx_train.c:842: cnt = 16;
   112A 90 22 C1           5241 	mov	dptr,#(_MCU_DEBUG3_LANE + 0x0001)
   112D 74 10              5242 	mov	a,#0x10
   112F F0                 5243 	movx	@dptr,a
                           5244 ;	../../shared/src/tx_train.c:847: if (update > 0 && tx.g0_is_max==0)
   1130 C3                 5245 	clr	c
   1131 74 80              5246 	mov	a,#(0x00 ^ 0x80)
   1133 8A F0              5247 	mov	b,r2
   1135 63 F0 80           5248 	xrl	b,#0x80
   1138 95 F0              5249 	subb	a,b
   113A 50 50              5250 	jnc	00125$
   113C 90s00r03           5251 	mov	dptr,#(_tx + 0x0003)
   113F E0                 5252 	movx	a,@dptr
   1140 70 4A              5253 	jnz	00125$
                           5254 ;	../../shared/src/tx_train.c:849: while(cnt-->0){			
   1142 8A 03              5255 	mov	ar3,r2
   1144                    5256 00108$:
   1144 90 22 C1           5257 	mov	dptr,#(_MCU_DEBUG3_LANE + 0x0001)
   1147 E0                 5258 	movx	a,@dptr
   1148 FC                 5259 	mov	r4,a
   1149 14                 5260 	dec	a
   114A FD                 5261 	mov	r5,a
   114B 90 22 C1           5262 	mov	dptr,#(_MCU_DEBUG3_LANE + 0x0001)
   114E ED                 5263 	mov	a,r5
   114F F0                 5264 	movx	@dptr,a
   1150 EC                 5265 	mov	a,r4
   1151 70 01              5266 	jnz	00144$
   1153 22                 5267 	ret
   1154                    5268 00144$:
                           5269 ;	../../shared/src/tx_train.c:850: if(update > 0 &&  tx.g0_is_max==0){
   1154 C3                 5270 	clr	c
   1155 74 80              5271 	mov	a,#(0x00 ^ 0x80)
   1157 8B F0              5272 	mov	b,r3
   1159 63 F0 80           5273 	xrl	b,#0x80
   115C 95 F0              5274 	subb	a,b
   115E 50 29              5275 	jnc	00105$
   1160 90s00r03           5276 	mov	dptr,#(_tx + 0x0003)
   1163 E0                 5277 	movx	a,@dptr
   1164 70 23              5278 	jnz	00105$
                           5279 ;	../../shared/src/tx_train.c:852: req_local_ctrl(CE_NORMAL, 0, 1, 0);
   1166 90 00 04           5280 	mov	dptr,#0x0004
   1169 C0 03              5281 	push	ar3
   116B 78r00              5282 	mov	r0,#_Send_ctrl_to_tx
   116D 79s00              5283 	mov	r1,#(_Send_ctrl_to_tx >> 8)
   116F 7As00              5284 	mov	r2,#(_Send_ctrl_to_tx >> 16)
   1171 12s00r00           5285 	lcall	__sdcc_banked_call
   1174 D0 03              5286 	pop	ar3
                           5287 ;	../../shared/src/tx_train.c:854: if(tx_pipe4_en==0 || tx.g0_is_max==0) {
   1176 30*00 06           5288 	jnb	_tx_pipe4_en,00101$
   1179 90s00r03           5289 	mov	dptr,#(_tx + 0x0003)
   117C E0                 5290 	movx	a,@dptr
   117D 70 C5              5291 	jnz	00108$
   117F                    5292 00101$:
                           5293 ;	../../shared/src/tx_train.c:856: train_g0_index ++;
   117F 90 60 32           5294 	mov	dptr,#_train_g0_index
   1182 E0                 5295 	movx	a,@dptr
   1183 24 01              5296 	add	a,#0x01
   1185 F0                 5297 	movx	@dptr,a
                           5298 ;	../../shared/src/tx_train.c:857: update--;		               
   1186 1B                 5299 	dec	r3
   1187 80 BB              5300 	sjmp	00108$
   1189                    5301 00105$:
                           5302 ;	../../shared/src/tx_train.c:861: dfe_cdr_phase_opt();
                           5303 ;	../../shared/src/tx_train.c:862: break;			
   1189 02s00r00           5304 	ljmp	_dfe_cdr_phase_opt
   118C                    5305 00125$:
                           5306 ;	../../shared/src/tx_train.c:866: else if(update < 0 && tx.g0_is_min==0){ 
   118C EA                 5307 	mov	a,r2
   118D 30 E7 47           5308 	jnb	acc.7,00128$
   1190 90s00r04           5309 	mov	dptr,#(_tx + 0x0004)
   1193 E0                 5310 	movx	a,@dptr
   1194 70 41              5311 	jnz	00128$
                           5312 ;	../../shared/src/tx_train.c:868: while(cnt-->0) 
   1196                    5313 00118$:
   1196 90 22 C1           5314 	mov	dptr,#(_MCU_DEBUG3_LANE + 0x0001)
   1199 E0                 5315 	movx	a,@dptr
   119A FB                 5316 	mov	r3,a
   119B 14                 5317 	dec	a
   119C FC                 5318 	mov	r4,a
   119D 90 22 C1           5319 	mov	dptr,#(_MCU_DEBUG3_LANE + 0x0001)
   11A0 EC                 5320 	mov	a,r4
   11A1 F0                 5321 	movx	@dptr,a
   11A2 EB                 5322 	mov	a,r3
   11A3 60 32              5323 	jz	00128$
                           5324 ;	../../shared/src/tx_train.c:870: if(update < 0 && tx.g0_is_min==0){ 
   11A5 EA                 5325 	mov	a,r2
   11A6 30 E7 2B           5326 	jnb	acc.7,00115$
   11A9 90s00r04           5327 	mov	dptr,#(_tx + 0x0004)
   11AC E0                 5328 	movx	a,@dptr
   11AD 70 25              5329 	jnz	00115$
                           5330 ;	../../shared/src/tx_train.c:872: req_local_ctrl(CE_NORMAL, 0, 2, 0);										
   11AF 90 00 08           5331 	mov	dptr,#0x0008
   11B2 C0 02              5332 	push	ar2
   11B4 78r00              5333 	mov	r0,#_Send_ctrl_to_tx
   11B6 79s00              5334 	mov	r1,#(_Send_ctrl_to_tx >> 8)
   11B8 7As00              5335 	mov	r2,#(_Send_ctrl_to_tx >> 16)
   11BA 12s00r00           5336 	lcall	__sdcc_banked_call
   11BD D0 02              5337 	pop	ar2
                           5338 ;	../../shared/src/tx_train.c:873: if(tx.g0_is_min==0 || tx_pipe4_en==0) {		   
   11BF 90s00r04           5339 	mov	dptr,#(_tx + 0x0004)
   11C2 E0                 5340 	movx	a,@dptr
   11C3 60 03              5341 	jz	00111$
   11C5 20*00 CE           5342 	jb	_tx_pipe4_en,00118$
   11C8                    5343 00111$:
                           5344 ;	../../shared/src/tx_train.c:874: update ++; ////DBG_Pritnf("-");
   11C8 0A                 5345 	inc	r2
                           5346 ;	../../shared/src/tx_train.c:875: train_g0_index --;
   11C9 90 60 32           5347 	mov	dptr,#_train_g0_index
   11CC E0                 5348 	movx	a,@dptr
   11CD 14                 5349 	dec	a
   11CE 90 60 32           5350 	mov	dptr,#_train_g0_index
   11D1 F0                 5351 	movx	@dptr,a
   11D2 80 C2              5352 	sjmp	00118$
   11D4                    5353 00115$:
                           5354 ;	../../shared/src/tx_train.c:881: dfe_cdr_phase_opt();				
                           5355 ;	../../shared/src/tx_train.c:882: break;
   11D4 02s00r00           5356 	ljmp	_dfe_cdr_phase_opt
   11D7                    5357 00128$:
   11D7 22                 5358 	ret
                           5359 ;------------------------------------------------------------
                           5360 ;Allocation info for local variables in function 'update_gn1'
                           5361 ;------------------------------------------------------------
                           5362 ;update                    Allocated to registers r2 
                           5363 ;------------------------------------------------------------
                           5364 ;	../../shared/src/tx_train.c:888: void update_gn1(int8_t update)
                           5365 ;	-----------------------------------------
                           5366 ;	 function update_gn1
                           5367 ;	-----------------------------------------
   11D8                    5368 _update_gn1:
   11D8 AA 82              5369 	mov	r2,dpl
                           5370 ;	../../shared/src/tx_train.c:891: cnt = 16;
   11DA 90 22 C1           5371 	mov	dptr,#(_MCU_DEBUG3_LANE + 0x0001)
   11DD 74 10              5372 	mov	a,#0x10
   11DF F0                 5373 	movx	@dptr,a
                           5374 ;	../../shared/src/tx_train.c:896: if (update > 0 && tx.gn1_is_max==0)
   11E0 C3                 5375 	clr	c
   11E1 74 80              5376 	mov	a,#(0x00 ^ 0x80)
   11E3 8A F0              5377 	mov	b,r2
   11E5 63 F0 80           5378 	xrl	b,#0x80
   11E8 95 F0              5379 	subb	a,b
   11EA 50 74              5380 	jnc	00125$
   11EC 90s00r07           5381 	mov	dptr,#(_tx + 0x0007)
   11EF E0                 5382 	movx	a,@dptr
   11F0 70 6E              5383 	jnz	00125$
                           5384 ;	../../shared/src/tx_train.c:898: while(cnt-->0){		
   11F2 8A 03              5385 	mov	ar3,r2
   11F4                    5386 00108$:
   11F4 90 22 C1           5387 	mov	dptr,#(_MCU_DEBUG3_LANE + 0x0001)
   11F7 E0                 5388 	movx	a,@dptr
   11F8 FC                 5389 	mov	r4,a
   11F9 14                 5390 	dec	a
   11FA FD                 5391 	mov	r5,a
   11FB 90 22 C1           5392 	mov	dptr,#(_MCU_DEBUG3_LANE + 0x0001)
   11FE F0                 5393 	movx	@dptr,a
   11FF EC                 5394 	mov	a,r4
   1200 70 01              5395 	jnz	00150$
   1202 22                 5396 	ret
   1203                    5397 00150$:
                           5398 ;	../../shared/src/tx_train.c:902: if(update >0 && tx.gn1_is_max==0){
   1203 C3                 5399 	clr	c
   1204 74 80              5400 	mov	a,#(0x00 ^ 0x80)
   1206 8B F0              5401 	mov	b,r3
   1208 63 F0 80           5402 	xrl	b,#0x80
   120B 95 F0              5403 	subb	a,b
   120D 50 4E              5404 	jnc	00105$
   120F 90s00r07           5405 	mov	dptr,#(_tx + 0x0007)
   1212 E0                 5406 	movx	a,@dptr
   1213 70 48              5407 	jnz	00105$
                           5408 ;	../../shared/src/tx_train.c:905: req_local_ctrl(CE_NORMAL, 0, tag_TX_TRAIN_P2P_HOLD, 1);		
   1215 90s00r00           5409 	mov	dptr,#_tx_train_p2p_hold
   1218 E0                 5410 	movx	a,@dptr
   1219 FC                 5411 	mov	r4,a
   121A E4                 5412 	clr	a
   121B CC                 5413 	xch	a,r4
   121C 25 E0              5414 	add	a,acc
   121E CC                 5415 	xch	a,r4
   121F 33                 5416 	rlc	a
   1220 CC                 5417 	xch	a,r4
   1221 25 E0              5418 	add	a,acc
   1223 CC                 5419 	xch	a,r4
   1224 33                 5420 	rlc	a
   1225 FD                 5421 	mov	r5,a
   1226 74 01              5422 	mov	a,#0x01
   1228 4C                 5423 	orl	a,r4
   1229 F5 82              5424 	mov	dpl,a
   122B 8D 83              5425 	mov	dph,r5
   122D C0 03              5426 	push	ar3
   122F 78r00              5427 	mov	r0,#_Send_ctrl_to_tx
   1231 79s00              5428 	mov	r1,#(_Send_ctrl_to_tx >> 8)
   1233 7As00              5429 	mov	r2,#(_Send_ctrl_to_tx >> 16)
   1235 12s00r00           5430 	lcall	__sdcc_banked_call
   1238 D0 03              5431 	pop	ar3
                           5432 ;	../../shared/src/tx_train.c:907: if(tx.gn1_is_max==0 || tx_pipe4_en==0) {
   123A 90s00r07           5433 	mov	dptr,#(_tx + 0x0007)
   123D E0                 5434 	movx	a,@dptr
   123E 60 03              5435 	jz	00101$
   1240 20*00 B1           5436 	jb	_tx_pipe4_en,00108$
   1243                    5437 00101$:
                           5438 ;	../../shared/src/tx_train.c:908: update --; //DBG_Pritnf("+");
   1243 1B                 5439 	dec	r3
                           5440 ;	../../shared/src/tx_train.c:909: train_gn1_index ++;
   1244 90 60 30           5441 	mov	dptr,#_train_gn1_index
   1247 E0                 5442 	movx	a,@dptr
   1248 24 01              5443 	add	a,#0x01
   124A F0                 5444 	movx	@dptr,a
                           5445 ;	../../shared/src/tx_train.c:910: train_g0_index += tag_TX_TRAIN_P2P_HOLD;
   124B 90s00r00           5446 	mov	dptr,#_tx_train_p2p_hold
   124E E0                 5447 	movx	a,@dptr
   124F FC                 5448 	mov	r4,a
   1250 90 60 32           5449 	mov	dptr,#_train_g0_index
   1253 E0                 5450 	movx	a,@dptr
   1254 FD                 5451 	mov	r5,a
   1255 90 60 32           5452 	mov	dptr,#_train_g0_index
   1258 EC                 5453 	mov	a,r4
   1259 2D                 5454 	add	a,r5
   125A F0                 5455 	movx	@dptr,a
   125B 80 97              5456 	sjmp	00108$
   125D                    5457 00105$:
                           5458 ;	../../shared/src/tx_train.c:915: dfe_cdr_phase_opt();
                           5459 ;	../../shared/src/tx_train.c:916: break;
   125D 02s00r00           5460 	ljmp	_dfe_cdr_phase_opt
   1260                    5461 00125$:
                           5462 ;	../../shared/src/tx_train.c:920: }else if (update < 0 && tx.gn1_is_min==0){ 
   1260 EA                 5463 	mov	a,r2
   1261 20 E7 01           5464 	jb	acc.7,00155$
   1264 22                 5465 	ret
   1265                    5466 00155$:
   1265 90s00r08           5467 	mov	dptr,#(_tx + 0x0008)
   1268 E0                 5468 	movx	a,@dptr
   1269 60 01              5469 	jz	00156$
   126B 22                 5470 	ret
   126C                    5471 00156$:
                           5472 ;	../../shared/src/tx_train.c:921: while(cnt-->0) 
   126C                    5473 00118$:
   126C 90 22 C1           5474 	mov	dptr,#(_MCU_DEBUG3_LANE + 0x0001)
   126F E0                 5475 	movx	a,@dptr
   1270 FB                 5476 	mov	r3,a
   1271 14                 5477 	dec	a
   1272 FC                 5478 	mov	r4,a
   1273 90 22 C1           5479 	mov	dptr,#(_MCU_DEBUG3_LANE + 0x0001)
   1276 F0                 5480 	movx	@dptr,a
   1277 EB                 5481 	mov	a,r3
   1278 60 61              5482 	jz	00128$
                           5483 ;	../../shared/src/tx_train.c:926: if(update <0 && tx.gn1_is_min==0)
   127A EA                 5484 	mov	a,r2
   127B 30 E7 5A           5485 	jnb	acc.7,00115$
   127E 90s00r08           5486 	mov	dptr,#(_tx + 0x0008)
   1281 E0                 5487 	movx	a,@dptr
   1282 70 54              5488 	jnz	00115$
                           5489 ;	../../shared/src/tx_train.c:930: req_local_ctrl(CE_NORMAL, 0, (tag_TX_TRAIN_P2P_HOLD ? 2 : 0), 2);		
   1284 90s00r00           5490 	mov	dptr,#_tx_train_p2p_hold
   1287 E0                 5491 	movx	a,@dptr
   1288 FB                 5492 	mov	r3,a
   1289 60 02              5493 	jz	00130$
   128B 74 02              5494 	mov	a,#0x02
   128D                    5495 00130$:
   128D FB                 5496 	mov	r3,a
   128E E4                 5497 	clr	a
   128F CB                 5498 	xch	a,r3
   1290 25 E0              5499 	add	a,acc
   1292 CB                 5500 	xch	a,r3
   1293 33                 5501 	rlc	a
   1294 CB                 5502 	xch	a,r3
   1295 25 E0              5503 	add	a,acc
   1297 CB                 5504 	xch	a,r3
   1298 33                 5505 	rlc	a
   1299 FC                 5506 	mov	r4,a
   129A 74 02              5507 	mov	a,#0x02
   129C 4B                 5508 	orl	a,r3
   129D F5 82              5509 	mov	dpl,a
   129F 8C 83              5510 	mov	dph,r4
   12A1 C0 02              5511 	push	ar2
   12A3 78r00              5512 	mov	r0,#_Send_ctrl_to_tx
   12A5 79s00              5513 	mov	r1,#(_Send_ctrl_to_tx >> 8)
   12A7 7As00              5514 	mov	r2,#(_Send_ctrl_to_tx >> 16)
   12A9 12s00r00           5515 	lcall	__sdcc_banked_call
   12AC D0 02              5516 	pop	ar2
                           5517 ;	../../shared/src/tx_train.c:932: if(tx.gn1_is_min==0 || tx_pipe4_en==0) {
   12AE 90s00r08           5518 	mov	dptr,#(_tx + 0x0008)
   12B1 E0                 5519 	movx	a,@dptr
   12B2 60 03              5520 	jz	00111$
   12B4 20*00 B5           5521 	jb	_tx_pipe4_en,00118$
   12B7                    5522 00111$:
                           5523 ;	../../shared/src/tx_train.c:933: update ++; //DBG_Pritnf("-");
   12B7 0A                 5524 	inc	r2
                           5525 ;	../../shared/src/tx_train.c:934: train_gn1_index --;
   12B8 90 60 30           5526 	mov	dptr,#_train_gn1_index
   12BB E0                 5527 	movx	a,@dptr
   12BC 14                 5528 	dec	a
   12BD 90 60 30           5529 	mov	dptr,#_train_gn1_index
   12C0 F0                 5530 	movx	@dptr,a
                           5531 ;	../../shared/src/tx_train.c:935: train_g0_index -= tag_TX_TRAIN_P2P_HOLD ? 1 : 0;
   12C1 90s00r00           5532 	mov	dptr,#_tx_train_p2p_hold
   12C4 E0                 5533 	movx	a,@dptr
   12C5 FB                 5534 	mov	r3,a
   12C6 60 02              5535 	jz	00132$
   12C8 74 01              5536 	mov	a,#0x01
   12CA                    5537 00132$:
   12CA FB                 5538 	mov	r3,a
   12CB 90 60 32           5539 	mov	dptr,#_train_g0_index
   12CE E0                 5540 	movx	a,@dptr
   12CF FC                 5541 	mov	r4,a
   12D0 90 60 32           5542 	mov	dptr,#_train_g0_index
   12D3 C3                 5543 	clr	c
   12D4 9B                 5544 	subb	a,r3
   12D5 F0                 5545 	movx	@dptr,a
   12D6 80 94              5546 	sjmp	00118$
   12D8                    5547 00115$:
                           5548 ;	../../shared/src/tx_train.c:941: dfe_cdr_phase_opt();
                           5549 ;	../../shared/src/tx_train.c:942: break;
   12D8 02s00r00           5550 	ljmp	_dfe_cdr_phase_opt
   12DB                    5551 00128$:
   12DB 22                 5552 	ret
                           5553 ;------------------------------------------------------------
                           5554 ;Allocation info for local variables in function 'update_g1'
                           5555 ;------------------------------------------------------------
                           5556 ;update                    Allocated to registers r2 
                           5557 ;------------------------------------------------------------
                           5558 ;	../../shared/src/tx_train.c:949: void update_g1(int8_t update)
                           5559 ;	-----------------------------------------
                           5560 ;	 function update_g1
                           5561 ;	-----------------------------------------
   12DC                    5562 _update_g1:
   12DC AA 82              5563 	mov	r2,dpl
                           5564 ;	../../shared/src/tx_train.c:952: cnt = 16;
   12DE 90 22 C1           5565 	mov	dptr,#(_MCU_DEBUG3_LANE + 0x0001)
   12E1 74 10              5566 	mov	a,#0x10
   12E3 F0                 5567 	movx	@dptr,a
                           5568 ;	../../shared/src/tx_train.c:957: if (update > 0 && tx.g1_is_max==0)
   12E4 C3                 5569 	clr	c
   12E5 74 80              5570 	mov	a,#(0x00 ^ 0x80)
   12E7 8A F0              5571 	mov	b,r2
   12E9 63 F0 80           5572 	xrl	b,#0x80
   12EC 95 F0              5573 	subb	a,b
   12EE 50 74              5574 	jnc	00125$
   12F0 90s00r05           5575 	mov	dptr,#(_tx + 0x0005)
   12F3 E0                 5576 	movx	a,@dptr
   12F4 70 6E              5577 	jnz	00125$
                           5578 ;	../../shared/src/tx_train.c:959: while(cnt-->0){
   12F6 8A 03              5579 	mov	ar3,r2
   12F8                    5580 00108$:
   12F8 90 22 C1           5581 	mov	dptr,#(_MCU_DEBUG3_LANE + 0x0001)
   12FB E0                 5582 	movx	a,@dptr
   12FC FC                 5583 	mov	r4,a
   12FD 14                 5584 	dec	a
   12FE FD                 5585 	mov	r5,a
   12FF 90 22 C1           5586 	mov	dptr,#(_MCU_DEBUG3_LANE + 0x0001)
   1302 F0                 5587 	movx	@dptr,a
   1303 EC                 5588 	mov	a,r4
   1304 70 01              5589 	jnz	00150$
   1306 22                 5590 	ret
   1307                    5591 00150$:
                           5592 ;	../../shared/src/tx_train.c:963: if(update >0 && tx.g1_is_max==0){
   1307 C3                 5593 	clr	c
   1308 74 80              5594 	mov	a,#(0x00 ^ 0x80)
   130A 8B F0              5595 	mov	b,r3
   130C 63 F0 80           5596 	xrl	b,#0x80
   130F 95 F0              5597 	subb	a,b
   1311 50 4E              5598 	jnc	00105$
   1313 90s00r05           5599 	mov	dptr,#(_tx + 0x0005)
   1316 E0                 5600 	movx	a,@dptr
   1317 70 48              5601 	jnz	00105$
                           5602 ;	../../shared/src/tx_train.c:966: req_local_ctrl(CE_NORMAL, 1, tag_TX_TRAIN_P2P_HOLD, 0);		
   1319 90s00r00           5603 	mov	dptr,#_tx_train_p2p_hold
   131C E0                 5604 	movx	a,@dptr
   131D FC                 5605 	mov	r4,a
   131E E4                 5606 	clr	a
   131F CC                 5607 	xch	a,r4
   1320 25 E0              5608 	add	a,acc
   1322 CC                 5609 	xch	a,r4
   1323 33                 5610 	rlc	a
   1324 CC                 5611 	xch	a,r4
   1325 25 E0              5612 	add	a,acc
   1327 CC                 5613 	xch	a,r4
   1328 33                 5614 	rlc	a
   1329 FD                 5615 	mov	r5,a
   132A 74 10              5616 	mov	a,#0x10
   132C 4C                 5617 	orl	a,r4
   132D F5 82              5618 	mov	dpl,a
   132F 8D 83              5619 	mov	dph,r5
   1331 C0 03              5620 	push	ar3
   1333 78r00              5621 	mov	r0,#_Send_ctrl_to_tx
   1335 79s00              5622 	mov	r1,#(_Send_ctrl_to_tx >> 8)
   1337 7As00              5623 	mov	r2,#(_Send_ctrl_to_tx >> 16)
   1339 12s00r00           5624 	lcall	__sdcc_banked_call
   133C D0 03              5625 	pop	ar3
                           5626 ;	../../shared/src/tx_train.c:968: if(tx.g1_is_max==0 || tx_pipe4_en==0) {
   133E 90s00r05           5627 	mov	dptr,#(_tx + 0x0005)
   1341 E0                 5628 	movx	a,@dptr
   1342 60 03              5629 	jz	00101$
   1344 20*00 B1           5630 	jb	_tx_pipe4_en,00108$
   1347                    5631 00101$:
                           5632 ;	../../shared/src/tx_train.c:969: update --; //DBG_Pritnf("+");
   1347 1B                 5633 	dec	r3
                           5634 ;	../../shared/src/tx_train.c:970: train_g1_index ++;
   1348 90 60 31           5635 	mov	dptr,#_train_g1_index
   134B E0                 5636 	movx	a,@dptr
   134C 24 01              5637 	add	a,#0x01
   134E F0                 5638 	movx	@dptr,a
                           5639 ;	../../shared/src/tx_train.c:971: train_g0_index += tag_TX_TRAIN_P2P_HOLD;
   134F 90s00r00           5640 	mov	dptr,#_tx_train_p2p_hold
   1352 E0                 5641 	movx	a,@dptr
   1353 FC                 5642 	mov	r4,a
   1354 90 60 32           5643 	mov	dptr,#_train_g0_index
   1357 E0                 5644 	movx	a,@dptr
   1358 FD                 5645 	mov	r5,a
   1359 90 60 32           5646 	mov	dptr,#_train_g0_index
   135C EC                 5647 	mov	a,r4
   135D 2D                 5648 	add	a,r5
   135E F0                 5649 	movx	@dptr,a
   135F 80 97              5650 	sjmp	00108$
   1361                    5651 00105$:
                           5652 ;	../../shared/src/tx_train.c:976: dfe_cdr_phase_opt();
                           5653 ;	../../shared/src/tx_train.c:977: break;
   1361 02s00r00           5654 	ljmp	_dfe_cdr_phase_opt
   1364                    5655 00125$:
                           5656 ;	../../shared/src/tx_train.c:980: }else if (update < 0 && tx.g1_is_min==0){ 
   1364 EA                 5657 	mov	a,r2
   1365 20 E7 01           5658 	jb	acc.7,00155$
   1368 22                 5659 	ret
   1369                    5660 00155$:
   1369 90s00r06           5661 	mov	dptr,#(_tx + 0x0006)
   136C E0                 5662 	movx	a,@dptr
   136D 60 01              5663 	jz	00156$
   136F 22                 5664 	ret
   1370                    5665 00156$:
                           5666 ;	../../shared/src/tx_train.c:981: while(cnt-->0) {
   1370                    5667 00118$:
   1370 90 22 C1           5668 	mov	dptr,#(_MCU_DEBUG3_LANE + 0x0001)
   1373 E0                 5669 	movx	a,@dptr
   1374 FB                 5670 	mov	r3,a
   1375 14                 5671 	dec	a
   1376 FC                 5672 	mov	r4,a
   1377 90 22 C1           5673 	mov	dptr,#(_MCU_DEBUG3_LANE + 0x0001)
   137A F0                 5674 	movx	@dptr,a
   137B EB                 5675 	mov	a,r3
   137C 60 61              5676 	jz	00128$
                           5677 ;	../../shared/src/tx_train.c:985: if(update < 0 && tx.g1_is_min==0){ 
   137E EA                 5678 	mov	a,r2
   137F 30 E7 5A           5679 	jnb	acc.7,00115$
   1382 90s00r06           5680 	mov	dptr,#(_tx + 0x0006)
   1385 E0                 5681 	movx	a,@dptr
   1386 70 54              5682 	jnz	00115$
                           5683 ;	../../shared/src/tx_train.c:989: req_local_ctrl(CE_NORMAL, 2, (tag_TX_TRAIN_P2P_HOLD ? 2 : 0), 0);		
   1388 90s00r00           5684 	mov	dptr,#_tx_train_p2p_hold
   138B E0                 5685 	movx	a,@dptr
   138C FB                 5686 	mov	r3,a
   138D 60 02              5687 	jz	00130$
   138F 74 02              5688 	mov	a,#0x02
   1391                    5689 00130$:
   1391 FB                 5690 	mov	r3,a
   1392 E4                 5691 	clr	a
   1393 CB                 5692 	xch	a,r3
   1394 25 E0              5693 	add	a,acc
   1396 CB                 5694 	xch	a,r3
   1397 33                 5695 	rlc	a
   1398 CB                 5696 	xch	a,r3
   1399 25 E0              5697 	add	a,acc
   139B CB                 5698 	xch	a,r3
   139C 33                 5699 	rlc	a
   139D FC                 5700 	mov	r4,a
   139E 74 20              5701 	mov	a,#0x20
   13A0 4B                 5702 	orl	a,r3
   13A1 F5 82              5703 	mov	dpl,a
   13A3 8C 83              5704 	mov	dph,r4
   13A5 C0 02              5705 	push	ar2
   13A7 78r00              5706 	mov	r0,#_Send_ctrl_to_tx
   13A9 79s00              5707 	mov	r1,#(_Send_ctrl_to_tx >> 8)
   13AB 7As00              5708 	mov	r2,#(_Send_ctrl_to_tx >> 16)
   13AD 12s00r00           5709 	lcall	__sdcc_banked_call
   13B0 D0 02              5710 	pop	ar2
                           5711 ;	../../shared/src/tx_train.c:991: if(tx.g1_is_min==0 || tx_pipe4_en==0) {
   13B2 90s00r06           5712 	mov	dptr,#(_tx + 0x0006)
   13B5 E0                 5713 	movx	a,@dptr
   13B6 60 03              5714 	jz	00111$
   13B8 20*00 B5           5715 	jb	_tx_pipe4_en,00118$
   13BB                    5716 00111$:
                           5717 ;	../../shared/src/tx_train.c:992: update ++; //DBG_Pritnf("-");
   13BB 0A                 5718 	inc	r2
                           5719 ;	../../shared/src/tx_train.c:993: train_g1_index --;
   13BC 90 60 31           5720 	mov	dptr,#_train_g1_index
   13BF E0                 5721 	movx	a,@dptr
   13C0 14                 5722 	dec	a
   13C1 90 60 31           5723 	mov	dptr,#_train_g1_index
   13C4 F0                 5724 	movx	@dptr,a
                           5725 ;	../../shared/src/tx_train.c:994: train_g0_index -= tag_TX_TRAIN_P2P_HOLD ? 1 : 0;
   13C5 90s00r00           5726 	mov	dptr,#_tx_train_p2p_hold
   13C8 E0                 5727 	movx	a,@dptr
   13C9 FB                 5728 	mov	r3,a
   13CA 60 02              5729 	jz	00132$
   13CC 74 01              5730 	mov	a,#0x01
   13CE                    5731 00132$:
   13CE FB                 5732 	mov	r3,a
   13CF 90 60 32           5733 	mov	dptr,#_train_g0_index
   13D2 E0                 5734 	movx	a,@dptr
   13D3 FC                 5735 	mov	r4,a
   13D4 90 60 32           5736 	mov	dptr,#_train_g0_index
   13D7 C3                 5737 	clr	c
   13D8 9B                 5738 	subb	a,r3
   13D9 F0                 5739 	movx	@dptr,a
   13DA 80 94              5740 	sjmp	00118$
   13DC                    5741 00115$:
                           5742 ;	../../shared/src/tx_train.c:999: dfe_cdr_phase_opt();
                           5743 ;	../../shared/src/tx_train.c:1000: break;
   13DC 02s00r00           5744 	ljmp	_dfe_cdr_phase_opt
   13DF                    5745 00128$:
   13DF 22                 5746 	ret
                           5747 	.area CSEG    (CODE)
                           5748 	.area CONST   (CODE)
                           5749 	.area CABS    (ABS,CODE)
