1 entity shift_div is
2 port (
3 a : in std_logic_vector(7 downto 0);
4 a_shl, a_shr, a_ror: out std_logic_vector(7 downto 0)
5 );
6 end;