{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622705352873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Synthesis Quartus Prime " "Running Quartus Prime Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 169 03/24/2021 SC Pro Edition " "Version 21.1.0 Build 169 03/24/2021 SC Pro Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622705352873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  3 12:59:12 2021 " "Processing started: Thu Jun  3 12:59:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622705352873 ""} { "Info" "IQEXE_BANNER_SYSTEM_PROCESS_ID" "4300 " "System process ID: 4300" {  } {  } 0 0 "System process ID: %1!d!" 0 0 "Design Software" 0 -1 1622705352873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Synthesis" 0 -1 1622705352873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_syn --read_settings_files=on --write_settings_files=off mass_task -c mass_task " "Command: quartus_syn --read_settings_files=on --write_settings_files=off mass_task -c mass_task" {  } {  } 0 0 "Command: %1!s!" 0 0 "Synthesis" 0 -1 1622705352873 ""}
{ "Info" "0" "" "qis_default_flow_script.tcl version: #2" {  } {  } 0 0 "qis_default_flow_script.tcl version: #2" 0 0 "Synthesis" 0 0 1622705353041 ""}
{ "Info" "0" "" "Initializing Synthesis..." {  } {  } 0 0 "Initializing Synthesis..." 0 0 "Synthesis" 0 0 1622705353042 ""}
{ "Info" "0" "" "Project = \"mass_task\"" {  } {  } 0 0 "Project = \"mass_task\"" 0 0 "Synthesis" 0 0 1622705353042 ""}
{ "Info" "0" "" "Revision = \"mass_task\"" {  } {  } 0 0 "Revision = \"mass_task\"" 0 0 "Synthesis" 0 0 1622705353042 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "Synthesis" 0 0 1622705353063 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "x mass_task.v(3) " "Verilog HDL error at mass_task.v(3): object \"x\" is not declared" {  } { { "C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/mass_task/mass_task.v" "" { Text "C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/mass_task/mass_task.v" 3 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Synthesis" 0 -1 1622705354757 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module mass_task mass_task.v(7) " "Verilog HDL error at mass_task.v(7): module \"mass_task\" ignored due to previous errors" {  } { { "C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/mass_task/mass_task.v" "" { Text "C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Assignment/mass_task/mass_task.v" 7 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Synthesis" 0 -1 1622705354758 ""}
{ "Error" "0" "" "Flow failed: " {  } {  } 0 0 "Flow failed: " 0 0 "Synthesis" 0 0 1622705354786 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Synthesis 3 s 0 s Quartus Prime " "Quartus Prime Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "289 " "Peak virtual memory: 289 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622705355097 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun  3 12:59:15 2021 " "Processing ended: Thu Jun  3 12:59:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622705355097 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622705355097 ""} { "Error" "EQEXE_BANNER_SYSTEM_PROCESS_ID" "4300 " "System process ID: 4300" {  } {  } 0 0 "System process ID: %1!d!" 0 0 "Design Software" 0 -1 1622705355097 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Synthesis" 0 -1 1622705355097 ""}
