

Microchip Technology PIC18 Macro Assembler V1.33 build 59893 
                                                                                                           Sun Jan 11 20:17:12 2015


     1                           
     2                           	; Microchip MPLAB XC8 C Compiler V1.33
     3                           	; Copyright (C) 1984-2014 HI-TECH Software
     4                           
     5                           	; Auto-generated runtime startup code for final link stage.
     6                           
     7                           	;
     8                           	; Compiler options:
     9                           	;
    10                           	; --output=mcof -G --chip=18F2550 -ODebug.cof app_custom_hid.p1 \
    11                           	; main_hid.p1 system.p1 usb_descriptors.p1 usb_device.p1 \
    12                           	; usb_device_hid.p1 config_18F2550.p1
    13                           	;
    14                           
    15                           
    16                           	processor	18F2550
    17                           
    18                           	GLOBAL	_main,start
    19                           	FNROOT	_main
    20                           
    21  0000                     
    22                           	psect	config,class=CONFIG,delta=1,noexec
    23                           	psect	idloc,class=IDLOC,delta=1,noexec
    24                           	psect	const,class=CODE,delta=1,reloc=2,noexec
    25                           	psect	smallconst,class=SMALLCONST,delta=1,reloc=2,noexec
    26                           	psect	mediumconst,class=MEDIUMCONST,delta=1,reloc=2,noexec
    27                           	psect	rbss,class=COMRAM,space=1,noexec
    28                           	psect	bss,class=RAM,space=1,noexec
    29                           	psect	rdata,class=COMRAM,space=1,noexec
    30                           	psect	irdata,class=CODE,space=0,reloc=2,noexec
    31                           	psect	bss,class=RAM,space=1,noexec
    32                           	psect	data,class=RAM,space=1,noexec
    33                           	psect	idata,class=CODE,space=0,reloc=2,noexec
    34                           	psect	nvrram,class=COMRAM,space=1,noexec
    35                           	psect	nvbit,class=COMRAM,bit,space=1,noexec
    36                           	psect	temp,ovrld,class=COMRAM,space=1,noexec
    37                           	psect	struct,ovrld,class=COMRAM,space=1,noexec
    38                           	psect	rbit,class=COMRAM,bit,space=1,noexec
    39                           	psect	bigbss,class=BIGRAM,space=1,noexec
    40                           	psect	bigdata,class=BIGRAM,space=1,noexec
    41                           	psect	ibigdata,class=CODE,space=0,reloc=2,noexec
    42                           	psect	farbss,class=FARRAM,space=0,reloc=2,delta=1,noexec
    43                           	psect	nvFARRAM,class=FARRAM,space=0,reloc=2,delta=1,noexec
    44                           	psect	fardata,class=FARRAM,space=0,reloc=2,delta=1,noexec
    45                           	psect	ifardata,class=CODE,space=0,reloc=2,delta=1,noexec
    46                           
    47                           	psect	reset_vec,class=CODE,delta=1,reloc=2
    48                           	psect	powerup,class=CODE,delta=1,reloc=2
    49                           	psect	intcode,class=CODE,delta=1,reloc=2
    50                           	psect	intcode_body,class=CODE,delta=1,reloc=2
    51                           	psect	intcodelo,class=CODE,delta=1,reloc=2
    52                           	psect	intret,class=CODE,delta=1,reloc=2
    53                           	psect	intentry,class=CODE,delta=1,reloc=2
    54                           
    55                           	psect	intsave_regs,class=BIGRAM,space=1
    56                           	psect	init,class=CODE,delta=1,reloc=2
    57                           	psect	text,class=CODE,delta=1,reloc=2
    58                           GLOBAL	intlevel0,intlevel1,intlevel2
    59                           intlevel0:
    60  000000                     intlevel1:
    61  000000                     intlevel2:
    62  000000                     GLOBAL	intlevel3
    63                           intlevel3:
    64  000000                     	psect	end_init,class=CODE,delta=1,reloc=2
    65                           	psect	clrtext,class=CODE,delta=1,reloc=2
    66                           
    67                           	psect	eeprom_data,class=EEDATA,delta=1,noexec
    68                           	psect	smallconst
    69                           	GLOBAL	__smallconst
    70                           __smallconst:
    71  000800                     	psect	mediumconst
    72                           	GLOBAL	__mediumconst
    73                           __mediumconst:
    74  000000                     wreg	EQU	0FE8h
    75  0000                     fsr0l	EQU	0FE9h
    76  0000                     fsr0h	EQU	0FEAh
    77  0000                     fsr1l	EQU	0FE1h
    78  0000                     fsr1h	EQU	0FE2h
    79  0000                     fsr2l	EQU	0FD9h
    80  0000                     fsr2h	EQU	0FDAh
    81  0000                     postinc0	EQU	0FEEh
    82  0000                     postdec0	EQU	0FEDh
    83  0000                     postinc1	EQU	0FE6h
    84  0000                     postdec1	EQU	0FE5h
    85  0000                     postinc2	EQU	0FDEh
    86  0000                     postdec2	EQU	0FDDh
    87  0000                     tblptrl	EQU	0FF6h
    88  0000                     tblptrh	EQU	0FF7h
    89  0000                     tblptru	EQU	0FF8h
    90  0000                     tablat		EQU	0FF5h
    91  0000                     
    92                           	PSECT	ramtop,class=RAM,noexec
    93                           	GLOBAL	__S1			; top of RAM usage
    94                           	GLOBAL	__ramtop
    95                           	GLOBAL	__LRAM,__HRAM
    96                           __ramtop:
    97  000800                     
    98                           	psect	reset_vec
    99                           reset_vec:
   100  000000                     	; No powerup routine
   101                           	global start
   102                           
   103                           ; jump to start
   104                           	goto start
   105  000000  EF51  F000         	GLOBAL __accesstop
   106                           __accesstop EQU 96
   107  0000                     
   108                           
   109                           	psect	init
   110                           start:
   111  0000A2                     
   112                           ;Initialize the stack pointer (FSR1)
   113                           	global stacklo, stackhi
   114                           	stacklo	equ	09Dh
   115  0000                     	stackhi	equ	03FFh
   116  0000                     
   117                           
   118                           	psect	stack,class=STACK,space=2,noexec
   119                           	global ___sp,___inthi_sp,___intlo_sp
   120                           ___sp:
   121  000000                     ___inthi_sp:
   122  000000                     ___intlo_sp:
   123  000000                     
   124                           	psect	end_init
   125                           	global start_initialization
   126                           	goto start_initialization	;jump to C runtime clear & initialization
   127  0000A2  EF3E  F011         
   128                           ; Config register CONFIG1L @ 0x300000
   129                           ;	System Clock Postscaler Selection bits
   130                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   131                           ;	PLL Prescaler Selection bits
   132                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   133                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   134                           ;	USBDIV = 2, USB clock source comes from the 96 MHz PLL divided by 2
   135                           
   136                           	psect	config,class=CONFIG,delta=1,noexec
   137                           		org 0x0
   138  300000                     		db 0x20
   139  300000  20                 
   140                           ; Config register CONFIG1H @ 0x300001
   141                           ;	Fail-Safe Clock Monitor Enable bit
   142                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   143                           ;	Internal/External Oscillator Switchover bit
   144                           ;	IESO = OFF, Oscillator Switchover mode disabled
   145                           ;	Oscillator Selection bits
   146                           ;	FOSC = XTPLL_XT, XT oscillator, PLL enabled (XTPLL)
   147                           
   148                           	psect	config,class=CONFIG,delta=1,noexec
   149                           		org 0x1
   150  300001                     		db 0x2
   151  300001  02                 
   152                           ; Config register CONFIG2L @ 0x300002
   153                           ;	Power-up Timer Enable bit
   154                           ;	PWRT = OFF, PWRT disabled
   155                           ;	USB Voltage Regulator Enable bit
   156                           ;	VREGEN = ON, USB voltage regulator enabled
   157                           ;	Brown-out Reset Voltage bits
   158                           ;	BORV = 3, Minimum setting
   159                           ;	Brown-out Reset Enable bits
   160                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   161                           
   162                           	psect	config,class=CONFIG,delta=1,noexec
   163                           		org 0x2
   164  300002                     		db 0x3F
   165  300002  3F                 
   166                           ; Config register CONFIG2H @ 0x300003
   167                           ;	Watchdog Timer Postscale Select bits
   168                           ;	WDTPS = 32768, 1:32768
   169                           ;	Watchdog Timer Enable bit
   170                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   171                           
   172                           	psect	config,class=CONFIG,delta=1,noexec
   173                           		org 0x3
   174  300003                     		db 0x1E
   175  300003  1E                 
   176                           ; Padding undefined space
   177                           	psect	config,class=CONFIG,delta=1,noexec
   178                           		org 0x4
   179  300004                     		db 0xFF
   180  300004  FF                 
   181                           ; Config register CONFIG3H @ 0x300005
   182                           ;	CCP2 MUX bit
   183                           ;	CCP2MX = 0x1, unprogrammed default
   184                           ;	PORTB A/D Enable bit
   185                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   186                           ;	MCLR Pin Enable bit
   187                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   188                           ;	Low-Power Timer 1 Oscillator Enable bit
   189                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   190                           
   191                           	psect	config,class=CONFIG,delta=1,noexec
   192                           		org 0x5
   193  300005                     		db 0x81
   194  300005  81                 
   195                           ; Config register CONFIG4L @ 0x300006
   196                           ;	Stack Full/Underflow Reset Enable bit
   197                           ;	STVREN = ON, Stack full/underflow will cause Reset
   198                           ;	Background Debugger Enable bit
   199                           ;	DEBUG = 0x1, unprogrammed default
   200                           ;	Single-Supply ICSP Enable bit
   201                           ;	LVP = OFF, Single-Supply ICSP disabled
   202                           ;	Extended Instruction Set Enable bit
   203                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mode)
   204                           
   205                           	psect	config,class=CONFIG,delta=1,noexec
   206                           		org 0x6
   207  300006                     		db 0x81
   208  300006  81                 
   209                           ; Padding undefined space
   210                           	psect	config,class=CONFIG,delta=1,noexec
   211                           		org 0x7
   212  300007                     		db 0xFF
   213  300007  FF                 
   214                           ; Config register CONFIG5L @ 0x300008
   215                           ;	Code Protection bit
   216                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   217                           ;	Code Protection bit
   218                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   219                           ;	Code Protection bit
   220                           ;	CP2 = 0x1, unprogrammed default
   221                           ;	Code Protection bit
   222                           ;	CP3 = 0x1, unprogrammed default
   223                           
   224                           	psect	config,class=CONFIG,delta=1,noexec
   225                           		org 0x8
   226  300008                     		db 0xF
   227  300008  0F                 
   228                           ; Config register CONFIG5H @ 0x300009
   229                           ;	Boot Block Code Protection bit
   230                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   231                           ;	Data EEPROM Code Protection bit
   232                           ;	CPD = 0x1, unprogrammed default
   233                           
   234                           	psect	config,class=CONFIG,delta=1,noexec
   235                           		org 0x9
   236  300009                     		db 0xC0
   237  300009  C0                 
   238                           ; Config register CONFIG6L @ 0x30000A
   239                           ;	Write Protection bit
   240                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   241                           ;	Write Protection bit
   242                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   243                           ;	Write Protection bit
   244                           ;	WRT2 = 0x1, unprogrammed default
   245                           ;	Write Protection bit
   246                           ;	WRT3 = 0x1, unprogrammed default
   247                           
   248                           	psect	config,class=CONFIG,delta=1,noexec
   249                           		org 0xA
   250  30000A                     		db 0xF
   251  30000A  0F                 
   252                           ; Config register CONFIG6H @ 0x30000B
   253                           ;	Boot Block Write Protection bit
   254                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   255                           ;	Configuration Register Write Protection bit
   256                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   257                           ;	Data EEPROM Write Protection bit
   258                           ;	WRTD = 0x1, unprogrammed default
   259                           
   260                           	psect	config,class=CONFIG,delta=1,noexec
   261                           		org 0xB
   262  30000B                     		db 0xE0
   263  30000B  E0                 
   264                           ; Config register CONFIG7L @ 0x30000C
   265                           ;	Table Read Protection bit
   266                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in other blocks
   267                           ;	Table Read Protection bit
   268                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in other blocks
   269                           ;	Table Read Protection bit
   270                           ;	EBTR2 = 0x1, unprogrammed default
   271                           ;	Table Read Protection bit
   272                           ;	EBTR3 = 0x1, unprogrammed default
   273                           
   274                           	psect	config,class=CONFIG,delta=1,noexec
   275                           		org 0xC
   276  30000C                     		db 0xF
   277  30000C  0F                 
   278                           ; Config register CONFIG7H @ 0x30000D
   279                           ;	Boot Block Table Read Protection bit
   280                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in other block
                                 s
   281                           
   282                           	psect	config,class=CONFIG,delta=1,noexec
   283                           		org 0xD
   284  30000D                     		db 0x40
   285  30000D  40                 


Microchip Technology PIC18 Macro Assembler V1.33 build 59893 
Symbol Table                                                                                               Sun Jan 11 20:17:12 2015

                __S1 009D                 ___sp 0000                 _main 229E                 start 00A2  
              __HRAM 0000                __LRAM 0001         __mediumconst 0000               stackhi 0003FF  
             stacklo 00009D           __accesstop 000060           ___inthi_sp 0000           ___intlo_sp 0000  
            __ramtop 0800  start_initialization 227C          __smallconst 0800             intlevel0 0000  
           intlevel1 0000             intlevel2 0000             intlevel3 0000             reset_vec 0000  
