# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CPD3_Ex4_SAP.srcs/sources_1/imports/SAP-1/pc.vhd" \
"../../../../CPD3_Ex4_SAP.srcs/sim_1/new/pc_tb.vhd" \

# Do not sort compile order
nosort
