; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -mattr=+v -verify-machineinstrs < %s | FileCheck %s --check-prefixes=CHECK

declare <vscale x 2 x i64> @llvm.bitreverse.nxv2i64(<vscale x 2 x i64>)

define i32 @splat_vector_split_i64() {
; CHECK-LABEL: splat_vector_split_i64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    addi sp, sp, -16
; CHECK-NEXT:    .cfi_def_cfa_offset 16
; CHECK-NEXT:    vsetvli a0, zero, e64, m1, ta, ma
; CHECK-NEXT:    vmv.v.i v4, 3
; CHECK-NEXT:    vsetvli a0, zero, e64, m2, ta, ma
; CHECK-NEXT:    vmv.v.i v2, 0
; CHECK-NEXT:    vsetivli zero, 4, e64, m2, tu, ma
; CHECK-NEXT:    vslideup.vi v2, v4, 3
; CHECK-NEXT:    sw zero, 12(sp)
; CHECK-NEXT:    lui a0, 1044480
; CHECK-NEXT:    sw a0, 8(sp)
; CHECK-NEXT:    li a0, 56
; CHECK-NEXT:    vsetvli a1, zero, e64, m2, ta, ma
; CHECK-NEXT:    vsrl.vx v4, v2, a0
; CHECK-NEXT:    li a1, 40
; CHECK-NEXT:    vsrl.vx v6, v2, a1
; CHECK-NEXT:    lui a2, 16
; CHECK-NEXT:    addi a2, a2, -256
; CHECK-NEXT:    vand.vx v6, v6, a2
; CHECK-NEXT:    vor.vv v4, v6, v4
; CHECK-NEXT:    vsrl.vi v6, v2, 24
; CHECK-NEXT:    addi a3, sp, 8
; CHECK-NEXT:    vlse64.v v8, (a3), zero
; CHECK-NEXT:    lui a3, 4080
; CHECK-NEXT:    vand.vx v6, v6, a3
; CHECK-NEXT:    vsrl.vi v10, v2, 8
; CHECK-NEXT:    vand.vv v10, v10, v8
; CHECK-NEXT:    vor.vv v6, v10, v6
; CHECK-NEXT:    vor.vv v4, v6, v4
; CHECK-NEXT:    vand.vv v6, v2, v8
; CHECK-NEXT:    vsll.vi v6, v6, 8
; CHECK-NEXT:    vand.vx v8, v2, a3
; CHECK-NEXT:    vsll.vi v8, v8, 24
; CHECK-NEXT:    vor.vv v6, v8, v6
; CHECK-NEXT:    vsll.vx v8, v2, a0
; CHECK-NEXT:    vand.vx v2, v2, a2
; CHECK-NEXT:    vsll.vx v2, v2, a1
; CHECK-NEXT:    vor.vv v2, v8, v2
; CHECK-NEXT:    vor.vv v2, v2, v6
; CHECK-NEXT:    vor.vv v2, v2, v4
; CHECK-NEXT:    vsrl.vi v4, v2, 4
; CHECK-NEXT:    lui a0, 61681
; CHECK-NEXT:    addi a0, a0, -241
; CHECK-NEXT:    vsetvli a1, zero, e32, m2, ta, ma
; CHECK-NEXT:    vmv.v.x v6, a0
; CHECK-NEXT:    vsetvli a0, zero, e64, m2, ta, ma
; CHECK-NEXT:    vand.vv v4, v4, v6
; CHECK-NEXT:    vand.vv v2, v2, v6
; CHECK-NEXT:    vsll.vi v2, v2, 4
; CHECK-NEXT:    vor.vv v2, v4, v2
; CHECK-NEXT:    vsrl.vi v4, v2, 2
; CHECK-NEXT:    lui a0, 209715
; CHECK-NEXT:    addi a0, a0, 819
; CHECK-NEXT:    vsetvli a1, zero, e32, m2, ta, ma
; CHECK-NEXT:    vmv.v.x v6, a0
; CHECK-NEXT:    vsetvli a0, zero, e64, m2, ta, ma
; CHECK-NEXT:    vand.vv v4, v4, v6
; CHECK-NEXT:    vand.vv v2, v2, v6
; CHECK-NEXT:    vsll.vi v2, v2, 2
; CHECK-NEXT:    vor.vv v2, v4, v2
; CHECK-NEXT:    vsrl.vi v4, v2, 1
; CHECK-NEXT:    lui a0, 349525
; CHECK-NEXT:    addi a0, a0, 1365
; CHECK-NEXT:    vsetvli a1, zero, e32, m2, ta, ma
; CHECK-NEXT:    vmv.v.x v6, a0
; CHECK-NEXT:    vsetvli a0, zero, e64, m2, ta, ma
; CHECK-NEXT:    vand.vv v4, v4, v6
; CHECK-NEXT:    vand.vv v2, v2, v6
; CHECK-NEXT:    vadd.vv v2, v2, v2
; CHECK-NEXT:    vor.vv v2, v4, v2
; CHECK-NEXT:    vsetivli zero, 1, e64, m2, ta, ma
; CHECK-NEXT:    vslidedown.vi v2, v2, 3
; CHECK-NEXT:    vmv.x.s a0, v2
; CHECK-NEXT:    addi sp, sp, 16
; CHECK-NEXT:    ret
    %1 = insertelement <vscale x 2 x i64> zeroinitializer, i64 3, i64 3
    %2 = tail call <vscale x 2 x i64> @llvm.bitreverse.nxv2i64(<vscale x 2 x i64> %1)
    %3 = extractelement <vscale x 2 x i64> %2, i32 3
    %4 = trunc i64 %3 to i32
    ret i32 %4
}
