{"Thomas Pennino": [["Customers, Vendors, and Universities: Determining the Future of EDA Together (Panel)", ["Thomas Pennino"], "https://doi.org/10.1145/277044.277045", "dac", 1998]], "Michael Kishinevsky": [["Asynchronous Interface Specification, Analysis and Synthesis", ["Michael Kishinevsky", "Jordi Cortadella", "Alex Kondratyev"], "https://doi.org/10.1145/277044.277046", "dac", 1998]], "Jordi Cortadella": [["Asynchronous Interface Specification, Analysis and Synthesis", ["Michael Kishinevsky", "Jordi Cortadella", "Alex Kondratyev"], "https://doi.org/10.1145/277044.277046", "dac", 1998]], "Alex Kondratyev": [["Asynchronous Interface Specification, Analysis and Synthesis", ["Michael Kishinevsky", "Jordi Cortadella", "Alex Kondratyev"], "https://doi.org/10.1145/277044.277046", "dac", 1998]], "Roberto Passerone": [["Automatic Synthesis of Interfaces Between Incompatible Protocols", ["Roberto Passerone", "James A. Rowson", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/277044.277047", "dac", 1998]], "James A. Rowson": [["Automatic Synthesis of Interfaces Between Incompatible Protocols", ["Roberto Passerone", "James A. Rowson", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/277044.277047", "dac", 1998]], "Alberto L. Sangiovanni-Vincentelli": [["Automatic Synthesis of Interfaces Between Incompatible Protocols", ["Roberto Passerone", "James A. Rowson", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/277044.277047", "dac", 1998], ["A Case Study in Embedded System Design: An Engine Control Unit", ["Tullio Cuatto", "Claudio Passerone", "Luciano Lavagno", "Attila Jurecska", "Antonino Damiano", "Claudio Sansoe", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/277044.277248", "dac", 1998]], "James Smith": [["Automated Composition of Hardware Components", ["James Smith", "Giovanni De Micheli"], "https://doi.org/10.1145/277044.277048", "dac", 1998]], "Giovanni De Micheli": [["Automated Composition of Hardware Components", ["James Smith", "Giovanni De Micheli"], "https://doi.org/10.1145/277044.277048", "dac", 1998], ["Policy Optimization for Dynamic Power Management", ["Giuseppe A. Paleologo", "Luca Benini", "Alessandro Bogliolo", "Giovanni De Micheli"], "https://doi.org/10.1145/277044.277094", "dac", 1998], ["Computational Kernels and their Application to Sequential Power Optimization", ["Luca Benini", "Giovanni De Micheli", "Antonio Lioy", "Enrico Macii", "Giuseppe Odasso", "Massimo Poncino"], "https://doi.org/10.1145/277044.277237", "dac", 1998]], "Mike Chou": [["Multilevel Integral Equation Methods for the Extraction of Substrate Coupling Parameters in Mixed-Signal IC's", ["Mike Chou", "Jacob White"], "https://doi.org/10.1145/277044.277049", "dac", 1998]], "Jacob White": [["Multilevel Integral Equation Methods for the Extraction of Substrate Coupling Parameters in Mixed-Signal IC's", ["Mike Chou", "Jacob White"], "https://doi.org/10.1145/277044.277049", "dac", 1998], ["A Mixed Nodal-Mesh Formulation for Efficient Extraction and Passive Reduced-Order Modeling of 3D Interconnects", ["Nuno Alexandre Marques", "Mattan Kamon", "Jacob White", "Luis Miguel Silveira"], "https://doi.org/10.1145/277044.277132", "dac", 1998], ["Layout Techniques for Minimizing On-Chip Interconnect Self Inductance", ["Yehia Massoud", "Steve S. Majors", "Tareq Bustami", "Jacob White"], "https://doi.org/10.1145/277044.277194", "dac", 1998]], "Alper Demir": [["Phase Noise in Oscillators: A Unifying Theory and Numerical Methods for Characterisation", ["Alper Demir", "Amit Mehrotra", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/277044.277050", "dac", 1998], ["Tools and Methodology for RF IC Design", ["Al Dunlop", "Alper Demir", "Peter Feldmann", "Sharad Kapur", "David E. Long", "Robert C. Melville", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/277044.277155", "dac", 1998]], "Amit Mehrotra": [["Phase Noise in Oscillators: A Unifying Theory and Numerical Methods for Characterisation", ["Alper Demir", "Amit Mehrotra", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/277044.277050", "dac", 1998]], "Jaijeet S. Roychowdhury": [["Phase Noise in Oscillators: A Unifying Theory and Numerical Methods for Characterisation", ["Alper Demir", "Amit Mehrotra", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/277044.277050", "dac", 1998], ["Tools and Methodology for RF IC Design", ["Al Dunlop", "Alper Demir", "Peter Feldmann", "Sharad Kapur", "David E. Long", "Robert C. Melville", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/277044.277155", "dac", 1998]], "Luigi Carro": [["Efficient Analog Test Methodology Based on Adaptive Algorithms", ["Luigi Carro", "Marcelo Negreiros"], "https://doi.org/10.1145/277044.277051", "dac", 1998]], "Marcelo Negreiros": [["Efficient Analog Test Methodology Based on Adaptive Algorithms", ["Luigi Carro", "Marcelo Negreiros"], "https://doi.org/10.1145/277044.277051", "dac", 1998]], "Bogdan G. Arsintescu": [["General AC Constraint Transformation for Analog ICs", ["Bogdan G. Arsintescu", "Edoardo Charbon", "Enrico Malavasi", "Umakanta Choudhury", "William H. Kao"], "https://doi.org/10.1145/277044.277052", "dac", 1998]], "Edoardo Charbon": [["General AC Constraint Transformation for Analog ICs", ["Bogdan G. Arsintescu", "Edoardo Charbon", "Enrico Malavasi", "Umakanta Choudhury", "William H. Kao"], "https://doi.org/10.1145/277044.277052", "dac", 1998]], "Enrico Malavasi": [["General AC Constraint Transformation for Analog ICs", ["Bogdan G. Arsintescu", "Edoardo Charbon", "Enrico Malavasi", "Umakanta Choudhury", "William H. Kao"], "https://doi.org/10.1145/277044.277052", "dac", 1998]], "Umakanta Choudhury": [["General AC Constraint Transformation for Analog ICs", ["Bogdan G. Arsintescu", "Edoardo Charbon", "Enrico Malavasi", "Umakanta Choudhury", "William H. Kao"], "https://doi.org/10.1145/277044.277052", "dac", 1998]], "William H. Kao": [["General AC Constraint Transformation for Analog ICs", ["Bogdan G. Arsintescu", "Edoardo Charbon", "Enrico Malavasi", "Umakanta Choudhury", "William H. Kao"], "https://doi.org/10.1145/277044.277052", "dac", 1998]], "Jacob Rael": [["Design Methodology Used in a Single-Chip CMOS 900 MHz Spread-Spectrum Wireless Transceiver", ["Jacob Rael", "Ahmadreza Rofougaran", "Asad A. Abidi"], "https://doi.org/10.1145/277044.277053", "dac", 1998]], "Ahmadreza Rofougaran": [["Design Methodology Used in a Single-Chip CMOS 900 MHz Spread-Spectrum Wireless Transceiver", ["Jacob Rael", "Ahmadreza Rofougaran", "Asad A. Abidi"], "https://doi.org/10.1145/277044.277053", "dac", 1998]], "Asad A. Abidi": [["Design Methodology Used in a Single-Chip CMOS 900 MHz Spread-Spectrum Wireless Transceiver", ["Jacob Rael", "Ahmadreza Rofougaran", "Asad A. Abidi"], "https://doi.org/10.1145/277044.277053", "dac", 1998]], "Jorg Hilgenstock": [["A Video Signal Processor for MIMD Multiprocessing", ["Jorg Hilgenstock", "Klaus Herrmann", "Jan Otterstedt", "Dirk Niggemeyer", "Peter Pirsch"], "https://doi.org/10.1145/277044.277054", "dac", 1998]], "Klaus Herrmann": [["A Video Signal Processor for MIMD Multiprocessing", ["Jorg Hilgenstock", "Klaus Herrmann", "Jan Otterstedt", "Dirk Niggemeyer", "Peter Pirsch"], "https://doi.org/10.1145/277044.277054", "dac", 1998]], "Jan Otterstedt": [["A Video Signal Processor for MIMD Multiprocessing", ["Jorg Hilgenstock", "Klaus Herrmann", "Jan Otterstedt", "Dirk Niggemeyer", "Peter Pirsch"], "https://doi.org/10.1145/277044.277054", "dac", 1998]], "Dirk Niggemeyer": [["A Video Signal Processor for MIMD Multiprocessing", ["Jorg Hilgenstock", "Klaus Herrmann", "Jan Otterstedt", "Dirk Niggemeyer", "Peter Pirsch"], "https://doi.org/10.1145/277044.277054", "dac", 1998]], "Peter Pirsch": [["A Video Signal Processor for MIMD Multiprocessing", ["Jorg Hilgenstock", "Klaus Herrmann", "Jan Otterstedt", "Dirk Niggemeyer", "Peter Pirsch"], "https://doi.org/10.1145/277044.277054", "dac", 1998], ["Realization of a Programmable Parallel DSP for High Performance Image Processing Applications", ["Jens Peter Wittenburg", "Willm Hinrichs", "Johannes Kneip", "Martin Ohmacht", "Mladen Berekovic", "Hanno Lieske", "Helge Kloos", "Peter Pirsch"], "https://doi.org/10.1145/277044.277055", "dac", 1998]], "Jens Peter Wittenburg": [["Realization of a Programmable Parallel DSP for High Performance Image Processing Applications", ["Jens Peter Wittenburg", "Willm Hinrichs", "Johannes Kneip", "Martin Ohmacht", "Mladen Berekovic", "Hanno Lieske", "Helge Kloos", "Peter Pirsch"], "https://doi.org/10.1145/277044.277055", "dac", 1998]], "Willm Hinrichs": [["Realization of a Programmable Parallel DSP for High Performance Image Processing Applications", ["Jens Peter Wittenburg", "Willm Hinrichs", "Johannes Kneip", "Martin Ohmacht", "Mladen Berekovic", "Hanno Lieske", "Helge Kloos", "Peter Pirsch"], "https://doi.org/10.1145/277044.277055", "dac", 1998]], "Johannes Kneip": [["Realization of a Programmable Parallel DSP for High Performance Image Processing Applications", ["Jens Peter Wittenburg", "Willm Hinrichs", "Johannes Kneip", "Martin Ohmacht", "Mladen Berekovic", "Hanno Lieske", "Helge Kloos", "Peter Pirsch"], "https://doi.org/10.1145/277044.277055", "dac", 1998]], "Martin Ohmacht": [["Realization of a Programmable Parallel DSP for High Performance Image Processing Applications", ["Jens Peter Wittenburg", "Willm Hinrichs", "Johannes Kneip", "Martin Ohmacht", "Mladen Berekovic", "Hanno Lieske", "Helge Kloos", "Peter Pirsch"], "https://doi.org/10.1145/277044.277055", "dac", 1998]], "Mladen Berekovic": [["Realization of a Programmable Parallel DSP for High Performance Image Processing Applications", ["Jens Peter Wittenburg", "Willm Hinrichs", "Johannes Kneip", "Martin Ohmacht", "Mladen Berekovic", "Hanno Lieske", "Helge Kloos", "Peter Pirsch"], "https://doi.org/10.1145/277044.277055", "dac", 1998]], "Hanno Lieske": [["Realization of a Programmable Parallel DSP for High Performance Image Processing Applications", ["Jens Peter Wittenburg", "Willm Hinrichs", "Johannes Kneip", "Martin Ohmacht", "Mladen Berekovic", "Hanno Lieske", "Helge Kloos", "Peter Pirsch"], "https://doi.org/10.1145/277044.277055", "dac", 1998]], "Helge Kloos": [["Realization of a Programmable Parallel DSP for High Performance Image Processing Applications", ["Jens Peter Wittenburg", "Willm Hinrichs", "Johannes Kneip", "Martin Ohmacht", "Mladen Berekovic", "Hanno Lieske", "Helge Kloos", "Peter Pirsch"], "https://doi.org/10.1145/277044.277055", "dac", 1998]], "Roy A. Sutton": [["A Multiprocessor DSP System Using PADDI-2", ["Roy A. Sutton", "Vason P. Srini", "Jan M. Rabaey"], "https://doi.org/10.1145/277044.277056", "dac", 1998]], "Vason P. Srini": [["A Multiprocessor DSP System Using PADDI-2", ["Roy A. Sutton", "Vason P. Srini", "Jan M. Rabaey"], "https://doi.org/10.1145/277044.277056", "dac", 1998]], "Jan M. Rabaey": [["A Multiprocessor DSP System Using PADDI-2", ["Roy A. Sutton", "Vason P. Srini", "Jan M. Rabaey"], "https://doi.org/10.1145/277044.277056", "dac", 1998], ["A Methodology for Guided Behavioral-Level Optimization", ["Lisa M. Guerra", "Miodrag Potkonjak", "Jan M. Rabaey"], "https://doi.org/10.1145/277044.277134", "dac", 1998]], "A. Grbic": [["Design and Implementation of the NUMAchine Multiprocessor", ["A. Grbic", "Stephen Dean Brown", "S. Caranci", "R. Grindley", "M. Gusat", "Guy G. Lemieux", "K. Loveless", "Naraig Manjikian", "Sinisa Srbljic", "Michael Stumm", "Zvonko G. Vranesic", "Zeljko Zilic"], "https://doi.org/10.1145/277044.277057", "dac", 1998]], "Stephen Dean Brown": [["Design and Implementation of the NUMAchine Multiprocessor", ["A. Grbic", "Stephen Dean Brown", "S. Caranci", "R. Grindley", "M. Gusat", "Guy G. Lemieux", "K. Loveless", "Naraig Manjikian", "Sinisa Srbljic", "Michael Stumm", "Zvonko G. Vranesic", "Zeljko Zilic"], "https://doi.org/10.1145/277044.277057", "dac", 1998], ["Technology Mapping for Large Complex PLDs", ["Jason Helge Anderson", "Stephen Dean Brown"], "https://doi.org/10.1145/277044.277220", "dac", 1998]], "S. Caranci": [["Design and Implementation of the NUMAchine Multiprocessor", ["A. Grbic", "Stephen Dean Brown", "S. Caranci", "R. Grindley", "M. Gusat", "Guy G. Lemieux", "K. Loveless", "Naraig Manjikian", "Sinisa Srbljic", "Michael Stumm", "Zvonko G. Vranesic", "Zeljko Zilic"], "https://doi.org/10.1145/277044.277057", "dac", 1998]], "R. Grindley": [["Design and Implementation of the NUMAchine Multiprocessor", ["A. Grbic", "Stephen Dean Brown", "S. Caranci", "R. Grindley", "M. Gusat", "Guy G. Lemieux", "K. Loveless", "Naraig Manjikian", "Sinisa Srbljic", "Michael Stumm", "Zvonko G. Vranesic", "Zeljko Zilic"], "https://doi.org/10.1145/277044.277057", "dac", 1998]], "M. Gusat": [["Design and Implementation of the NUMAchine Multiprocessor", ["A. Grbic", "Stephen Dean Brown", "S. Caranci", "R. Grindley", "M. Gusat", "Guy G. Lemieux", "K. Loveless", "Naraig Manjikian", "Sinisa Srbljic", "Michael Stumm", "Zvonko G. Vranesic", "Zeljko Zilic"], "https://doi.org/10.1145/277044.277057", "dac", 1998]], "Guy G. Lemieux": [["Design and Implementation of the NUMAchine Multiprocessor", ["A. Grbic", "Stephen Dean Brown", "S. Caranci", "R. Grindley", "M. Gusat", "Guy G. Lemieux", "K. Loveless", "Naraig Manjikian", "Sinisa Srbljic", "Michael Stumm", "Zvonko G. Vranesic", "Zeljko Zilic"], "https://doi.org/10.1145/277044.277057", "dac", 1998]], "K. Loveless": [["Design and Implementation of the NUMAchine Multiprocessor", ["A. Grbic", "Stephen Dean Brown", "S. Caranci", "R. Grindley", "M. Gusat", "Guy G. Lemieux", "K. Loveless", "Naraig Manjikian", "Sinisa Srbljic", "Michael Stumm", "Zvonko G. Vranesic", "Zeljko Zilic"], "https://doi.org/10.1145/277044.277057", "dac", 1998]], "Naraig Manjikian": [["Design and Implementation of the NUMAchine Multiprocessor", ["A. Grbic", "Stephen Dean Brown", "S. Caranci", "R. Grindley", "M. Gusat", "Guy G. Lemieux", "K. Loveless", "Naraig Manjikian", "Sinisa Srbljic", "Michael Stumm", "Zvonko G. Vranesic", "Zeljko Zilic"], "https://doi.org/10.1145/277044.277057", "dac", 1998]], "Sinisa Srbljic": [["Design and Implementation of the NUMAchine Multiprocessor", ["A. Grbic", "Stephen Dean Brown", "S. Caranci", "R. Grindley", "M. Gusat", "Guy G. Lemieux", "K. Loveless", "Naraig Manjikian", "Sinisa Srbljic", "Michael Stumm", "Zvonko G. Vranesic", "Zeljko Zilic"], "https://doi.org/10.1145/277044.277057", "dac", 1998]], "Michael Stumm": [["Design and Implementation of the NUMAchine Multiprocessor", ["A. Grbic", "Stephen Dean Brown", "S. Caranci", "R. Grindley", "M. Gusat", "Guy G. Lemieux", "K. Loveless", "Naraig Manjikian", "Sinisa Srbljic", "Michael Stumm", "Zvonko G. Vranesic", "Zeljko Zilic"], "https://doi.org/10.1145/277044.277057", "dac", 1998]], "Zvonko G. Vranesic": [["Design and Implementation of the NUMAchine Multiprocessor", ["A. Grbic", "Stephen Dean Brown", "S. Caranci", "R. Grindley", "M. Gusat", "Guy G. Lemieux", "K. Loveless", "Naraig Manjikian", "Sinisa Srbljic", "Michael Stumm", "Zvonko G. Vranesic", "Zeljko Zilic"], "https://doi.org/10.1145/277044.277057", "dac", 1998]], "Zeljko Zilic": [["Design and Implementation of the NUMAchine Multiprocessor", ["A. Grbic", "Stephen Dean Brown", "S. Caranci", "R. Grindley", "M. Gusat", "Guy G. Lemieux", "K. Loveless", "Naraig Manjikian", "Sinisa Srbljic", "Michael Stumm", "Zvonko G. Vranesic", "Zeljko Zilic"], "https://doi.org/10.1145/277044.277057", "dac", 1998]], "James Shin Young": [["Design and Specification of Embedded Systems in Java Using Successive, Formal Refinement", ["James Shin Young", "Josh MacDonald", "Michael Shilman", "Abdallah Tabbara", "Paul N. Hilfinger", "A. Richard Newton"], "https://doi.org/10.1145/277044.277058", "dac", 1998]], "Josh MacDonald": [["Design and Specification of Embedded Systems in Java Using Successive, Formal Refinement", ["James Shin Young", "Josh MacDonald", "Michael Shilman", "Abdallah Tabbara", "Paul N. Hilfinger", "A. Richard Newton"], "https://doi.org/10.1145/277044.277058", "dac", 1998]], "Michael Shilman": [["Design and Specification of Embedded Systems in Java Using Successive, Formal Refinement", ["James Shin Young", "Josh MacDonald", "Michael Shilman", "Abdallah Tabbara", "Paul N. Hilfinger", "A. Richard Newton"], "https://doi.org/10.1145/277044.277058", "dac", 1998]], "Abdallah Tabbara": [["Design and Specification of Embedded Systems in Java Using Successive, Formal Refinement", ["James Shin Young", "Josh MacDonald", "Michael Shilman", "Abdallah Tabbara", "Paul N. Hilfinger", "A. Richard Newton"], "https://doi.org/10.1145/277044.277058", "dac", 1998]], "Paul N. Hilfinger": [["Design and Specification of Embedded Systems in Java Using Successive, Formal Refinement", ["James Shin Young", "Josh MacDonald", "Michael Shilman", "Abdallah Tabbara", "Paul N. Hilfinger", "A. Richard Newton"], "https://doi.org/10.1145/277044.277058", "dac", 1998]], "A. Richard Newton": [["Design and Specification of Embedded Systems in Java Using Successive, Formal Refinement", ["James Shin Young", "Josh MacDonald", "Michael Shilman", "Abdallah Tabbara", "Paul N. Hilfinger", "A. Richard Newton"], "https://doi.org/10.1145/277044.277058", "dac", 1998], ["WELD - An Environment for Web-based Electronic Design", ["Francis L. Chan", "Mark D. Spiller", "A. Richard Newton"], "https://doi.org/10.1145/277044.277077", "dac", 1998], ["Technical Challenges of IP and System-on-Chip: The ASIC Vendor Perspective (Panel)", ["A. Richard Newton"], "https://doi.org/10.1145/277044.277181", "dac", 1998]], "Julio Leao da Silva Jr.": [["Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer", ["Julio Leao da Silva Jr.", "Chantal Ykman-Couvreur", "Miguel Miranda", "Kris Croes", "Sven Wuytack", "Gjalt G. de Jong", "Francky Catthoor", "Diederik Verkest", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/277044.277059", "dac", 1998]], "Chantal Ykman-Couvreur": [["Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer", ["Julio Leao da Silva Jr.", "Chantal Ykman-Couvreur", "Miguel Miranda", "Kris Croes", "Sven Wuytack", "Gjalt G. de Jong", "Francky Catthoor", "Diederik Verkest", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/277044.277059", "dac", 1998]], "Miguel Miranda": [["Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer", ["Julio Leao da Silva Jr.", "Chantal Ykman-Couvreur", "Miguel Miranda", "Kris Croes", "Sven Wuytack", "Gjalt G. de Jong", "Francky Catthoor", "Diederik Verkest", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/277044.277059", "dac", 1998]], "Kris Croes": [["Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer", ["Julio Leao da Silva Jr.", "Chantal Ykman-Couvreur", "Miguel Miranda", "Kris Croes", "Sven Wuytack", "Gjalt G. de Jong", "Francky Catthoor", "Diederik Verkest", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/277044.277059", "dac", 1998]], "Sven Wuytack": [["Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer", ["Julio Leao da Silva Jr.", "Chantal Ykman-Couvreur", "Miguel Miranda", "Kris Croes", "Sven Wuytack", "Gjalt G. de Jong", "Francky Catthoor", "Diederik Verkest", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/277044.277059", "dac", 1998]], "Gjalt G. de Jong": [["Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer", ["Julio Leao da Silva Jr.", "Chantal Ykman-Couvreur", "Miguel Miranda", "Kris Croes", "Sven Wuytack", "Gjalt G. de Jong", "Francky Catthoor", "Diederik Verkest", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/277044.277059", "dac", 1998]], "Francky Catthoor": [["Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer", ["Julio Leao da Silva Jr.", "Chantal Ykman-Couvreur", "Miguel Miranda", "Kris Croes", "Sven Wuytack", "Gjalt G. de Jong", "Francky Catthoor", "Diederik Verkest", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/277044.277059", "dac", 1998]], "Diederik Verkest": [["Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer", ["Julio Leao da Silva Jr.", "Chantal Ykman-Couvreur", "Miguel Miranda", "Kris Croes", "Sven Wuytack", "Gjalt G. de Jong", "Francky Catthoor", "Diederik Verkest", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/277044.277059", "dac", 1998]], "Paul Six": [["Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer", ["Julio Leao da Silva Jr.", "Chantal Ykman-Couvreur", "Miguel Miranda", "Kris Croes", "Sven Wuytack", "Gjalt G. de Jong", "Francky Catthoor", "Diederik Verkest", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/277044.277059", "dac", 1998]], "Hugo De Man": [["Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer", ["Julio Leao da Silva Jr.", "Chantal Ykman-Couvreur", "Miguel Miranda", "Kris Croes", "Sven Wuytack", "Gjalt G. de Jong", "Francky Catthoor", "Diederik Verkest", "Paul Six", "Hugo De Man"], "https://doi.org/10.1145/277044.277059", "dac", 1998]], "Ireneusz Karkowski": [["Design Space Exploration Algorithm for Heterogeneous Multi-Processor Embedded System Design", ["Ireneusz Karkowski", "Henk Corporaal"], "https://doi.org/10.1145/277044.277060", "dac", 1998]], "Henk Corporaal": [["Design Space Exploration Algorithm for Heterogeneous Multi-Processor Embedded System Design", ["Ireneusz Karkowski", "Henk Corporaal"], "https://doi.org/10.1145/277044.277060", "dac", 1998]], "Pai H. Chou": [["Modal Processes: Towards Enhanced Retargetability Through Control Composition of Distributed Embedded Systems", ["Pai H. Chou", "Gaetano Borriello"], "https://doi.org/10.1145/277044.277061", "dac", 1998]], "Gaetano Borriello": [["Modal Processes: Towards Enhanced Retargetability Through Control Composition of Distributed Embedded Systems", ["Pai H. Chou", "Gaetano Borriello"], "https://doi.org/10.1145/277044.277061", "dac", 1998], ["A Geographically Distributed Framework for Embedded System Design and Validation", ["Ken Hines", "Gaetano Borriello"], "https://doi.org/10.1145/277044.277075", "dac", 1998], ["Making Complex Timing Relationships Readable: Presburger Formula Simplicication Using Don't Cares", ["Tod Amon", "Gaetano Borriello", "Jiwen Liu"], "https://doi.org/10.1145/277044.277198", "dac", 1998]], "Kenneth L. Shepard": [["Design Methodologies for Noise in Digital Integrated Circuits", ["Kenneth L. Shepard"], "https://doi.org/10.1145/277044.277062", "dac", 1998], ["Taming Noise in Deep Submicron Digital Integrated Circuits (Panel)", ["N. S. Nagaraj", "Kenneth L. Shepard", "Takahide Inone"], "https://doi.org/10.1145/277044.277064", "dac", 1998]], "N. S. Nagaraj": [["Taming Noise in Deep Submicron Digital Integrated Circuits (Panel)", ["N. S. Nagaraj", "Kenneth L. Shepard", "Takahide Inone"], "https://doi.org/10.1145/277044.277064", "dac", 1998], ["A Practical Approach to Static Signal Electromigration Analysis", ["N. S. Nagaraj", "Frank Cano", "Haldun Haznedar", "Duane Young"], "https://doi.org/10.1145/277044.277195", "dac", 1998]], "Takahide Inone": [["Taming Noise in Deep Submicron Digital Integrated Circuits (Panel)", ["N. S. Nagaraj", "Kenneth L. Shepard", "Takahide Inone"], "https://doi.org/10.1145/277044.277064", "dac", 1998]], "Ganesh Lakshminarayana": [["FACT: A Framework for the Application of Throughput and Power Optimizing Transformations to Control-Flow Intensive Behavioral Descriptions", ["Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/277044.277066", "dac", 1998], ["Incorporating Speculative Execution into Scheduling of Control-Flow Intensive Behavioral Descriptions", ["Ganesh Lakshminarayana", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/277044.277067", "dac", 1998], ["Synthesis of Power-Optimized and Area-Optimized Circuits from Hierarchical Behavioral Descriptions", ["Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/277044.277167", "dac", 1998]], "Niraj K. Jha": [["FACT: A Framework for the Application of Throughput and Power Optimizing Transformations to Control-Flow Intensive Behavioral Descriptions", ["Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/277044.277066", "dac", 1998], ["Incorporating Speculative Execution into Scheduling of Control-Flow Intensive Behavioral Descriptions", ["Ganesh Lakshminarayana", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/277044.277067", "dac", 1998], ["Synthesis of Power-Optimized and Area-Optimized Circuits from Hierarchical Behavioral Descriptions", ["Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/277044.277167", "dac", 1998], ["A Fast and Low Cost Testing Technique for Core-Based System-on-Chip", ["Indradeep Ghosh", "Sujit Dey", "Niraj K. Jha"], "https://doi.org/10.1145/277044.277190", "dac", 1998], ["A BIST Scheme for RTL Controller-Data Paths Based on Symbolic Testability Analysis", ["Indradeep Ghosh", "Niraj K. Jha", "Sudipta Bhawmik"], "https://doi.org/10.1145/277044.277192", "dac", 1998]], "Anand Raghunathan": [["Incorporating Speculative Execution into Scheduling of Control-Flow Intensive Behavioral Descriptions", ["Ganesh Lakshminarayana", "Anand Raghunathan", "Niraj K. Jha"], "https://doi.org/10.1145/277044.277067", "dac", 1998]], "Shantanu Tarafdar": [["The DT-Model: High-Level Synthesis Using Data Transfers", ["Shantanu Tarafdar", "Miriam Leeser"], "https://doi.org/10.1145/277044.277069", "dac", 1998]], "Miriam Leeser": [["The DT-Model: High-Level Synthesis Using Data Transfers", ["Shantanu Tarafdar", "Miriam Leeser"], "https://doi.org/10.1145/277044.277069", "dac", 1998]], "Moonwook Oh": [["Rate Optimal VLSI Design from Data Flow Graph", ["Moonwook Oh", "Soonhoi Ha"], "", "dac", 1998]], "Soonhoi Ha": [["Rate Optimal VLSI Design from Data Flow Graph", ["Moonwook Oh", "Soonhoi Ha"], "", "dac", 1998]], "Ralph H. J. M. Otten": [["Planning for Performance", ["Ralph H. J. M. Otten", "Robert K. Brayton"], "https://doi.org/10.1145/277044.277071", "dac", 1998]], "Robert K. Brayton": [["Planning for Performance", ["Ralph H. J. M. Otten", "Robert K. Brayton"], "https://doi.org/10.1145/277044.277071", "dac", 1998], ["Delay-Optimal Technology Mapping by DAG Covering", ["Yuji Kukimoto", "Robert K. Brayton", "Prashant Sawkar"], "https://doi.org/10.1145/277044.277142", "dac", 1998], ["Hierarchical Functional Timing Analysis", ["Yuji Kukimoto", "Robert K. Brayton"], "https://doi.org/10.1145/277044.277197", "dac", 1998]], "Amir H. Salek": [["A DSM Design Flow: Putting Floorplanning, Technology-Napping, and Gate-Placement Together", ["Amir H. Salek", "Jinan Lou", "Massoud Pedram"], "https://doi.org/10.1145/277044.277072", "dac", 1998]], "Jinan Lou": [["A DSM Design Flow: Putting Floorplanning, Technology-Napping, and Gate-Placement Together", ["Amir H. Salek", "Jinan Lou", "Massoud Pedram"], "https://doi.org/10.1145/277044.277072", "dac", 1998]], "Massoud Pedram": [["A DSM Design Flow: Putting Floorplanning, Technology-Napping, and Gate-Placement Together", ["Amir H. Salek", "Jinan Lou", "Massoud Pedram"], "https://doi.org/10.1145/277044.277072", "dac", 1998], ["Multi-Pad Power/Ground Network Design for Uniform Distribution of Ground Bounce", ["Jaewon Oh", "Massoud Pedram"], "https://doi.org/10.1145/277044.277128", "dac", 1998], ["Maximum Power Estimation Using the Limiting Distributions of Extreme Order Statistics", ["Qinru Qiu", "Qing Wu", "Massoud Pedram"], "https://doi.org/10.1145/277044.277217", "dac", 1998]], "Peter R. Sutton": [["Framework Encapsulations: A New Approach to CAD Tool Interoperability", ["Peter R. Sutton", "Stephen W. Director"], "https://doi.org/10.1145/277044.277074", "dac", 1998]], "Stephen W. Director": [["Framework Encapsulations: A New Approach to CAD Tool Interoperability", ["Peter R. Sutton", "Stephen W. Director"], "https://doi.org/10.1145/277044.277074", "dac", 1998]], "Ken Hines": [["A Geographically Distributed Framework for Embedded System Design and Validation", ["Ken Hines", "Gaetano Borriello"], "https://doi.org/10.1145/277044.277075", "dac", 1998]], "Francis L. Chan": [["WELD - An Environment for Web-based Electronic Design", ["Francis L. Chan", "Mark D. Spiller", "A. Richard Newton"], "https://doi.org/10.1145/277044.277077", "dac", 1998]], "Mark D. Spiller": [["WELD - An Environment for Web-based Electronic Design", ["Francis L. Chan", "Mark D. Spiller", "A. Richard Newton"], "https://doi.org/10.1145/277044.277077", "dac", 1998]], "Farzan Fallah": [["OCCOM: Efficient Computation of Observability-Based Code Coverage Metrics for Functional Verification", ["Farzan Fallah", "Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1145/277044.277078", "dac", 1998], ["Functional Vector Generation for HDL Models Using Linear Programming and 3-Satisfiability", ["Farzan Fallah", "Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1145/277044.277187", "dac", 1998]], "Srinivas Devadas": [["OCCOM: Efficient Computation of Observability-Based Code Coverage Metrics for Functional Verification", ["Farzan Fallah", "Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1145/277044.277078", "dac", 1998], ["Instruction Selection, Resource Allocation, and Scheduling in the AVIV Retargetable Code Generator", ["Silvina Hanono", "Srinivas Devadas"], "https://doi.org/10.1145/277044.277184", "dac", 1998], ["Functional Vector Generation for HDL Models Using Linear Programming and 3-Satisfiability", ["Farzan Fallah", "Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1145/277044.277187", "dac", 1998]], "Kurt Keutzer": [["OCCOM: Efficient Computation of Observability-Based Code Coverage Metrics for Functional Verification", ["Farzan Fallah", "Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1145/277044.277078", "dac", 1998], ["Functional Vector Generation for HDL Models Using Linear Programming and 3-Satisfiability", ["Farzan Fallah", "Srinivas Devadas", "Kurt Keutzer"], "https://doi.org/10.1145/277044.277187", "dac", 1998]], "Raanan Grinwald": [["User Defined Coverage - A Tool Supported Methodology for Design Verification", ["Raanan Grinwald", "Eran Harel", "Michael Orgad", "Shmuel Ur", "Avi Ziv"], "https://doi.org/10.1145/277044.277081", "dac", 1998]], "Eran Harel": [["User Defined Coverage - A Tool Supported Methodology for Design Verification", ["Raanan Grinwald", "Eran Harel", "Michael Orgad", "Shmuel Ur", "Avi Ziv"], "https://doi.org/10.1145/277044.277081", "dac", 1998]], "Michael Orgad": [["User Defined Coverage - A Tool Supported Methodology for Design Verification", ["Raanan Grinwald", "Eran Harel", "Michael Orgad", "Shmuel Ur", "Avi Ziv"], "https://doi.org/10.1145/277044.277081", "dac", 1998]], "Shmuel Ur": [["User Defined Coverage - A Tool Supported Methodology for Design Verification", ["Raanan Grinwald", "Eran Harel", "Michael Orgad", "Shmuel Ur", "Avi Ziv"], "https://doi.org/10.1145/277044.277081", "dac", 1998]], "Avi Ziv": [["User Defined Coverage - A Tool Supported Methodology for Design Verification", ["Raanan Grinwald", "Eran Harel", "Michael Orgad", "Shmuel Ur", "Avi Ziv"], "https://doi.org/10.1145/277044.277081", "dac", 1998], ["Design Reliability - Estimation through Statistical Analysis of Bug Discovery Data", ["Yossi Malka", "Avi Ziv"], "https://doi.org/10.1145/277044.277209", "dac", 1998]], "Joshua Marantz": [["Enhanced Visibility and Performance in Functional Verification by Reconstruction", ["Joshua Marantz"], "https://doi.org/10.1145/277044.277083", "dac", 1998]], "Namseung Kim": [["Virtual Chip: Making Functional Models Work on Real Target Systems", ["Namseung Kim", "Hoon Choi", "Seungjong Lee", "Seungwang Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277084", "dac", 1998]], "Hoon Choi": [["Virtual Chip: Making Functional Models Work on Real Target Systems", ["Namseung Kim", "Hoon Choi", "Seungjong Lee", "Seungwang Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277084", "dac", 1998]], "Seungjong Lee": [["Virtual Chip: Making Functional Models Work on Real Target Systems", ["Namseung Kim", "Hoon Choi", "Seungjong Lee", "Seungwang Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277084", "dac", 1998]], "Seungwang Lee": [["Virtual Chip: Making Functional Models Work on Real Target Systems", ["Namseung Kim", "Hoon Choi", "Seungjong Lee", "Seungwang Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277084", "dac", 1998]], "In-Cheol Park": [["Virtual Chip: Making Functional Models Work on Real Target Systems", ["Namseung Kim", "Hoon Choi", "Seungjong Lee", "Seungwang Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277084", "dac", 1998], ["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", "dac", 1998]], "Chong-Min Kyung": [["Virtual Chip: Making Functional Models Work on Real Target Systems", ["Namseung Kim", "Hoon Choi", "Seungjong Lee", "Seungwang Lee", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277084", "dac", 1998], ["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", "dac", 1998]], "Peter Heller": [["Hardware/Software Co-Design: The Next Embedded System Design Challenge (Panel)", ["Peter Heller"], "https://doi.org/10.1145/277044.277086", "dac", 1998]], "Inki Hong": [["Power Optimization of Variable Voltage Core-Based Systems", ["Inki Hong", "Darko Kirovski", "Gang Qu", "Miodrag Potkonjak", "Mani B. Srivastava"], "https://doi.org/10.1145/277044.277088", "dac", 1998]], "Darko Kirovski": [["Power Optimization of Variable Voltage Core-Based Systems", ["Inki Hong", "Darko Kirovski", "Gang Qu", "Miodrag Potkonjak", "Mani B. Srivastava"], "https://doi.org/10.1145/277044.277088", "dac", 1998], ["Efficient Coloring of a Large Spectrum of Graphs", ["Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1145/277044.277165", "dac", 1998]], "Gang Qu": [["Power Optimization of Variable Voltage Core-Based Systems", ["Inki Hong", "Darko Kirovski", "Gang Qu", "Miodrag Potkonjak", "Mani B. Srivastava"], "https://doi.org/10.1145/277044.277088", "dac", 1998]], "Miodrag Potkonjak": [["Power Optimization of Variable Voltage Core-Based Systems", ["Inki Hong", "Darko Kirovski", "Gang Qu", "Miodrag Potkonjak", "Mani B. Srivastava"], "https://doi.org/10.1145/277044.277088", "dac", 1998], ["A Methodology for Guided Behavioral-Level Optimization", ["Lisa M. Guerra", "Miodrag Potkonjak", "Jan M. Rabaey"], "https://doi.org/10.1145/277044.277134", "dac", 1998], ["Media Architecture: General Purpose vs. Multiple Application-Specific Programmable Processor", ["Chunho Lee", "Johnson Kin", "Miodrag Potkonjak", "William H. Mangione-Smith"], "https://doi.org/10.1145/277044.277136", "dac", 1998], ["Efficient Coloring of a Large Spectrum of Graphs", ["Darko Kirovski", "Miodrag Potkonjak"], "https://doi.org/10.1145/277044.277165", "dac", 1998], ["Watermarking Techniques for Intellectual Property Protection", ["Andrew B. Kahng", "John Lach", "William H. Mangione-Smith", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277240", "dac", 1998], ["Robust IP Watermarking Methodologies for Physical Design", ["Andrew B. Kahng", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277241", "dac", 1998]], "Mani B. Srivastava": [["Power Optimization of Variable Voltage Core-Based Systems", ["Inki Hong", "Darko Kirovski", "Gang Qu", "Miodrag Potkonjak", "Mani B. Srivastava"], "https://doi.org/10.1145/277044.277088", "dac", 1998]], "Giuseppe A. Paleologo": [["Policy Optimization for Dynamic Power Management", ["Giuseppe A. Paleologo", "Luca Benini", "Alessandro Bogliolo", "Giovanni De Micheli"], "https://doi.org/10.1145/277044.277094", "dac", 1998]], "Luca Benini": [["Policy Optimization for Dynamic Power Management", ["Giuseppe A. Paleologo", "Luca Benini", "Alessandro Bogliolo", "Giovanni De Micheli"], "https://doi.org/10.1145/277044.277094", "dac", 1998], ["In-Place Power Optimization for LUT-Based FPGAs", ["Balakrishna Kumthekar", "Luca Benini", "Enrico Macii", "Fabio Somenzi"], "https://doi.org/10.1145/277044.277224", "dac", 1998], ["Computational Kernels and their Application to Sequential Power Optimization", ["Luca Benini", "Giovanni De Micheli", "Antonio Lioy", "Enrico Macii", "Giuseppe Odasso", "Massimo Poncino"], "https://doi.org/10.1145/277044.277237", "dac", 1998]], "Alessandro Bogliolo": [["Policy Optimization for Dynamic Power Management", ["Giuseppe A. Paleologo", "Luca Benini", "Alessandro Bogliolo", "Giovanni De Micheli"], "https://doi.org/10.1145/277044.277094", "dac", 1998]], "Yanbing Li": [["A Framework for Estimation and Minimizing Energy Dissipation of Embedded HW/SW Systems", ["Yanbing Li", "Jorg Henkel"], "https://doi.org/10.1145/277044.277097", "dac", 1998]], "Jorg Henkel": [["A Framework for Estimation and Minimizing Energy Dissipation of Embedded HW/SW Systems", ["Yanbing Li", "Jorg Henkel"], "https://doi.org/10.1145/277044.277097", "dac", 1998]], "Peixin Zhong": [["Using Reconfigurable Computing Techniques to Accelerate Problems in the CAD Domain: A Case Study with Boolean Satisfiability", ["Peixin Zhong", "Pranav Ashar", "Sharad Malik", "Margaret Martonosi"], "https://doi.org/10.1145/277044.277098", "dac", 1998]], "Pranav Ashar": [["Using Reconfigurable Computing Techniques to Accelerate Problems in the CAD Domain: A Case Study with Boolean Satisfiability", ["Peixin Zhong", "Pranav Ashar", "Sharad Malik", "Margaret Martonosi"], "https://doi.org/10.1145/277044.277098", "dac", 1998]], "Sharad Malik": [["Using Reconfigurable Computing Techniques to Accelerate Problems in the CAD Domain: A Case Study with Boolean Satisfiability", ["Peixin Zhong", "Pranav Ashar", "Sharad Malik", "Margaret Martonosi"], "https://doi.org/10.1145/277044.277098", "dac", 1998]], "Margaret Martonosi": [["Using Reconfigurable Computing Techniques to Accelerate Problems in the CAD Domain: A Case Study with Boolean Satisfiability", ["Peixin Zhong", "Pranav Ashar", "Sharad Malik", "Margaret Martonosi"], "https://doi.org/10.1145/277044.277098", "dac", 1998]], "Rolf Drechsler": [["Fast Exact Minimization of BDDs", ["Rolf Drechsler", "Nicole Drechsler", "Wolfgang Gunther"], "https://doi.org/10.1145/277044.277099", "dac", 1998]], "Nicole Drechsler": [["Fast Exact Minimization of BDDs", ["Rolf Drechsler", "Nicole Drechsler", "Wolfgang Gunther"], "https://doi.org/10.1145/277044.277099", "dac", 1998]], "Wolfgang Gunther": [["Fast Exact Minimization of BDDs", ["Rolf Drechsler", "Nicole Drechsler", "Wolfgang Gunther"], "https://doi.org/10.1145/277044.277099", "dac", 1998]], "Uwe Hinsberger": [["Boolean Matching for Large Libraries", ["Uwe Hinsberger", "Reiner Kolla"], "https://doi.org/10.1145/277044.277100", "dac", 1998]], "Reiner Kolla": [["Boolean Matching for Large Libraries", ["Uwe Hinsberger", "Reiner Kolla"], "https://doi.org/10.1145/277044.277100", "dac", 1998]], "Weiping Shi": [["A Fast Hierarchical Algorithm for 3-D Capacitance Extraction", ["Weiping Shi", "Jianguo Liu", "Naveen Kakani", "Tiejun Yu"], "https://doi.org/10.1145/277044.277101", "dac", 1998]], "Jianguo Liu": [["A Fast Hierarchical Algorithm for 3-D Capacitance Extraction", ["Weiping Shi", "Jianguo Liu", "Naveen Kakani", "Tiejun Yu"], "https://doi.org/10.1145/277044.277101", "dac", 1998]], "Naveen Kakani": [["A Fast Hierarchical Algorithm for 3-D Capacitance Extraction", ["Weiping Shi", "Jianguo Liu", "Naveen Kakani", "Tiejun Yu"], "https://doi.org/10.1145/277044.277101", "dac", 1998]], "Tiejun Yu": [["A Fast Hierarchical Algorithm for 3-D Capacitance Extraction", ["Weiping Shi", "Jianguo Liu", "Naveen Kakani", "Tiejun Yu"], "https://doi.org/10.1145/277044.277101", "dac", 1998]], "E. Aykut Dengi": [["Boundary Element Method Macromodels for 2-D Hierachical Capacitance Extraction", ["E. Aykut Dengi", "Ronald A. Rohrer"], "https://doi.org/10.1145/277044.277102", "dac", 1998]], "Ronald A. Rohrer": [["Boundary Element Method Macromodels for 2-D Hierachical Capacitance Extraction", ["E. Aykut Dengi", "Ronald A. Rohrer"], "https://doi.org/10.1145/277044.277102", "dac", 1998]], "Jinsong Zhao": [["Efficient Three-Dimensional Extraction Based on Static and Full-Wave Layered Green's Functions", ["Jinsong Zhao", "Wayne Wei-Ming Dai", "Sharad Kapur", "David E. Long"], "https://doi.org/10.1145/277044.277103", "dac", 1998]], "Wayne Wei-Ming Dai": [["Efficient Three-Dimensional Extraction Based on Static and Full-Wave Layered Green's Functions", ["Jinsong Zhao", "Wayne Wei-Ming Dai", "Sharad Kapur", "David E. Long"], "https://doi.org/10.1145/277044.277103", "dac", 1998]], "Sharad Kapur": [["Efficient Three-Dimensional Extraction Based on Static and Full-Wave Layered Green's Functions", ["Jinsong Zhao", "Wayne Wei-Ming Dai", "Sharad Kapur", "David E. Long"], "https://doi.org/10.1145/277044.277103", "dac", 1998], ["Tools and Methodology for RF IC Design", ["Al Dunlop", "Alper Demir", "Peter Feldmann", "Sharad Kapur", "David E. Long", "Robert C. Melville", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/277044.277155", "dac", 1998]], "David E. Long": [["Efficient Three-Dimensional Extraction Based on Static and Full-Wave Layered Green's Functions", ["Jinsong Zhao", "Wayne Wei-Ming Dai", "Sharad Kapur", "David E. Long"], "https://doi.org/10.1145/277044.277103", "dac", 1998], ["Tools and Methodology for RF IC Design", ["Al Dunlop", "Alper Demir", "Peter Feldmann", "Sharad Kapur", "David E. Long", "Robert C. Melville", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/277044.277155", "dac", 1998]], "Nevine Nassif": [["Robust Elmore Delay Models Suitable for Full Chip Timing Verification of a 600MHz CMOS Microprocessor", ["Nevine Nassif", "Madhav P. Desai", "Dale H. Hall"], "https://doi.org/10.1145/277044.277104", "dac", 1998]], "Madhav P. Desai": [["Robust Elmore Delay Models Suitable for Full Chip Timing Verification of a 600MHz CMOS Microprocessor", ["Nevine Nassif", "Madhav P. Desai", "Dale H. Hall"], "https://doi.org/10.1145/277044.277104", "dac", 1998]], "Dale H. Hall": [["Robust Elmore Delay Models Suitable for Full Chip Timing Verification of a 600MHz CMOS Microprocessor", ["Nevine Nassif", "Madhav P. Desai", "Dale H. Hall"], "https://doi.org/10.1145/277044.277104", "dac", 1998]], "Robert M. McGraw": [["A Top-Down Design Environment for Developing Pipelined Datapaths", ["Robert M. McGraw", "James H. Aylor", "Robert H. Klenke"], "https://doi.org/10.1145/277044.277105", "dac", 1998]], "James H. Aylor": [["A Top-Down Design Environment for Developing Pipelined Datapaths", ["Robert M. McGraw", "James H. Aylor", "Robert H. Klenke"], "https://doi.org/10.1145/277044.277105", "dac", 1998]], "Robert H. Klenke": [["A Top-Down Design Environment for Developing Pipelined Datapaths", ["Robert M. McGraw", "James H. Aylor", "Robert H. Klenke"], "https://doi.org/10.1145/277044.277105", "dac", 1998]], "Rita Yu Chen": [["Validation of an Architectural Level Power Analysis Technique", ["Rita Yu Chen", "Robert Michael Owens", "Mary Jane Irwin", "Raminder Singh Bajwa"], "https://doi.org/10.1145/277044.277106", "dac", 1998]], "Robert Michael Owens": [["Validation of an Architectural Level Power Analysis Technique", ["Rita Yu Chen", "Robert Michael Owens", "Mary Jane Irwin", "Raminder Singh Bajwa"], "https://doi.org/10.1145/277044.277106", "dac", 1998]], "Mary Jane Irwin": [["Validation of an Architectural Level Power Analysis Technique", ["Rita Yu Chen", "Robert Michael Owens", "Mary Jane Irwin", "Raminder Singh Bajwa"], "https://doi.org/10.1145/277044.277106", "dac", 1998]], "Raminder Singh Bajwa": [["Validation of an Architectural Level Power Analysis Technique", ["Rita Yu Chen", "Robert Michael Owens", "Mary Jane Irwin", "Raminder Singh Bajwa"], "https://doi.org/10.1145/277044.277106", "dac", 1998]], "Toshihiro Hattori": [["Design Methodology of a 200MHz Superscalar Microprocessor: SH-4", ["Toshihiro Hattori", "Yusuke Nitta", "Mitsuho Seki", "Susumu Narita", "Kunio Uchiyama", "Tsuyoshi Takahashi", "Ryuichi Satomura"], "https://doi.org/10.1145/277044.277108", "dac", 1998]], "Yusuke Nitta": [["Design Methodology of a 200MHz Superscalar Microprocessor: SH-4", ["Toshihiro Hattori", "Yusuke Nitta", "Mitsuho Seki", "Susumu Narita", "Kunio Uchiyama", "Tsuyoshi Takahashi", "Ryuichi Satomura"], "https://doi.org/10.1145/277044.277108", "dac", 1998]], "Mitsuho Seki": [["Design Methodology of a 200MHz Superscalar Microprocessor: SH-4", ["Toshihiro Hattori", "Yusuke Nitta", "Mitsuho Seki", "Susumu Narita", "Kunio Uchiyama", "Tsuyoshi Takahashi", "Ryuichi Satomura"], "https://doi.org/10.1145/277044.277108", "dac", 1998]], "Susumu Narita": [["Design Methodology of a 200MHz Superscalar Microprocessor: SH-4", ["Toshihiro Hattori", "Yusuke Nitta", "Mitsuho Seki", "Susumu Narita", "Kunio Uchiyama", "Tsuyoshi Takahashi", "Ryuichi Satomura"], "https://doi.org/10.1145/277044.277108", "dac", 1998]], "Kunio Uchiyama": [["Design Methodology of a 200MHz Superscalar Microprocessor: SH-4", ["Toshihiro Hattori", "Yusuke Nitta", "Mitsuho Seki", "Susumu Narita", "Kunio Uchiyama", "Tsuyoshi Takahashi", "Ryuichi Satomura"], "https://doi.org/10.1145/277044.277108", "dac", 1998]], "Tsuyoshi Takahashi": [["Design Methodology of a 200MHz Superscalar Microprocessor: SH-4", ["Toshihiro Hattori", "Yusuke Nitta", "Mitsuho Seki", "Susumu Narita", "Kunio Uchiyama", "Tsuyoshi Takahashi", "Ryuichi Satomura"], "https://doi.org/10.1145/277044.277108", "dac", 1998]], "Ryuichi Satomura": [["Design Methodology of a 200MHz Superscalar Microprocessor: SH-4", ["Toshihiro Hattori", "Yusuke Nitta", "Mitsuho Seki", "Susumu Narita", "Kunio Uchiyama", "Tsuyoshi Takahashi", "Ryuichi Satomura"], "https://doi.org/10.1145/277044.277108", "dac", 1998]], "Stephan Ohr": [["How Much Analog Does a Designer Need to Know for Successful Mixed-Signal Design? (Panel)", ["Stephan Ohr"], "https://doi.org/10.1145/277044.277112", "dac", 1998]], "Gustavo de Veciana": [["Hierarchical Algorithms for Assessing Probabilistic Constraints on System Performance", ["Gustavo de Veciana", "Margarida F. Jacome", "J.-H. Guo"], "https://doi.org/10.1145/277044.277113", "dac", 1998]], "Margarida F. Jacome": [["Hierarchical Algorithms for Assessing Probabilistic Constraints on System Performance", ["Gustavo de Veciana", "Margarida F. Jacome", "J.-H. Guo"], "https://doi.org/10.1145/277044.277113", "dac", 1998]], "J.-H. Guo": [["Hierarchical Algorithms for Assessing Probabilistic Constraints on System Performance", ["Gustavo de Veciana", "Margarida F. Jacome", "J.-H. Guo"], "https://doi.org/10.1145/277044.277113", "dac", 1998]], "Asawaree Kalavade": [["A Tool for Performance Estimation of Networked Embedded End-systems", ["Asawaree Kalavade", "Pratyush Moghe"], "https://doi.org/10.1145/277044.277116", "dac", 1998]], "Pratyush Moghe": [["A Tool for Performance Estimation of Networked Embedded End-systems", ["Asawaree Kalavade", "Pratyush Moghe"], "https://doi.org/10.1145/277044.277116", "dac", 1998]], "Ali Dasdan": [["Rate Derivation and Its Applications to Reactive, Real-Time Embedded Systems", ["Ali Dasdan", "Dinesh Ramanathan", "Rajesh K. Gupta"], "https://doi.org/10.1145/277044.277118", "dac", 1998]], "Dinesh Ramanathan": [["Rate Derivation and Its Applications to Reactive, Real-Time Embedded Systems", ["Ali Dasdan", "Dinesh Ramanathan", "Rajesh K. Gupta"], "https://doi.org/10.1145/277044.277118", "dac", 1998]], "Rajesh K. Gupta": [["Rate Derivation and Its Applications to Reactive, Real-Time Embedded Systems", ["Ali Dasdan", "Dinesh Ramanathan", "Rajesh K. Gupta"], "https://doi.org/10.1145/277044.277118", "dac", 1998]], "Hans Eisenmann": [["Generic Global Placement and Floorplanning", ["Hans Eisenmann", "Frank M. Johannes"], "https://doi.org/10.1145/277044.277119", "dac", 1998]], "Frank M. Johannes": [["Generic Global Placement and Floorplanning", ["Hans Eisenmann", "Frank M. Johannes"], "https://doi.org/10.1145/277044.277119", "dac", 1998]], "Phiroze N. Parakh": [["Congestion Driven Quadratic Placement", ["Phiroze N. Parakh", "Richard B. Brown", "Karem A. Sakallah"], "https://doi.org/10.1145/277044.277121", "dac", 1998]], "Richard B. Brown": [["Congestion Driven Quadratic Placement", ["Phiroze N. Parakh", "Richard B. Brown", "Karem A. Sakallah"], "https://doi.org/10.1145/277044.277121", "dac", 1998]], "Karem A. Sakallah": [["Congestion Driven Quadratic Placement", ["Phiroze N. Parakh", "Richard B. Brown", "Karem A. Sakallah"], "https://doi.org/10.1145/277044.277121", "dac", 1998], ["M32: A Constructive multilevel Logic Synthesis System", ["Victor N. Kravets", "Karem A. Sakallah"], "https://doi.org/10.1145/277044.277140", "dac", 1998]], "Maogang Wang": [["Potential-NRG: Placement with Incomplete Data", ["Maogang Wang", "Prithviraj Banerjee", "Majid Sarrafzadeh"], "https://doi.org/10.1145/277044.277123", "dac", 1998]], "Prithviraj Banerjee": [["Potential-NRG: Placement with Incomplete Data", ["Maogang Wang", "Prithviraj Banerjee", "Majid Sarrafzadeh"], "https://doi.org/10.1145/277044.277123", "dac", 1998], ["An Implicit Algorithm for Finding Steady States and its Application to FSM Verification", ["Gagan Hasteer", "Anmol Mathur", "Prithviraj Banerjee"], "https://doi.org/10.1145/277044.277203", "dac", 1998], ["Parallel Algorithms for Power Estimation", ["Victor Kim", "Prithviraj Banerjee"], "https://doi.org/10.1145/277044.277215", "dac", 1998]], "Majid Sarrafzadeh": [["Potential-NRG: Placement with Incomplete Data", ["Maogang Wang", "Prithviraj Banerjee", "Majid Sarrafzadeh"], "https://doi.org/10.1145/277044.277123", "dac", 1998]], "Wen-Jong Fang": [["Performance-Driven Multi-FPGA Partitioning Using Functional Clustering and Replication", ["Wen-Jong Fang", "Allen C.-H. Wu"], "https://doi.org/10.1145/277044.277125", "dac", 1998]], "Allen C.-H. Wu": [["Performance-Driven Multi-FPGA Partitioning Using Functional Clustering and Replication", ["Wen-Jong Fang", "Allen C.-H. Wu"], "https://doi.org/10.1145/277044.277125", "dac", 1998]], "Jaewon Oh": [["Multi-Pad Power/Ground Network Design for Uniform Distribution of Ground Bounce", ["Jaewon Oh", "Massoud Pedram"], "https://doi.org/10.1145/277044.277128", "dac", 1998]], "Tong Li": [["Layout Extraction and Verification Methodology CMOS I/O Circuits", ["Tong Li", "Sung-Mo Kang"], "https://doi.org/10.1145/277044.277129", "dac", 1998]], "Sung-Mo Kang": [["Layout Extraction and Verification Methodology CMOS I/O Circuits", ["Tong Li", "Sung-Mo Kang"], "https://doi.org/10.1145/277044.277129", "dac", 1998]], "Nuno Alexandre Marques": [["A Mixed Nodal-Mesh Formulation for Efficient Extraction and Passive Reduced-Order Modeling of 3D Interconnects", ["Nuno Alexandre Marques", "Mattan Kamon", "Jacob White", "Luis Miguel Silveira"], "https://doi.org/10.1145/277044.277132", "dac", 1998]], "Mattan Kamon": [["A Mixed Nodal-Mesh Formulation for Efficient Extraction and Passive Reduced-Order Modeling of 3D Interconnects", ["Nuno Alexandre Marques", "Mattan Kamon", "Jacob White", "Luis Miguel Silveira"], "https://doi.org/10.1145/277044.277132", "dac", 1998]], "Luis Miguel Silveira": [["A Mixed Nodal-Mesh Formulation for Efficient Extraction and Passive Reduced-Order Modeling of 3D Interconnects", ["Nuno Alexandre Marques", "Mattan Kamon", "Jacob White", "Luis Miguel Silveira"], "https://doi.org/10.1145/277044.277132", "dac", 1998]], "Byron Krauter": [["Layout Based Frequency Dependent Inductance and Resistance Extraction for On-Chip Interconnect Timing Analysis", ["Byron Krauter", "Sharad Mehrotra"], "https://doi.org/10.1145/277044.277133", "dac", 1998]], "Sharad Mehrotra": [["Layout Based Frequency Dependent Inductance and Resistance Extraction for On-Chip Interconnect Timing Analysis", ["Byron Krauter", "Sharad Mehrotra"], "https://doi.org/10.1145/277044.277133", "dac", 1998]], "Lisa M. Guerra": [["A Methodology for Guided Behavioral-Level Optimization", ["Lisa M. Guerra", "Miodrag Potkonjak", "Jan M. Rabaey"], "https://doi.org/10.1145/277044.277134", "dac", 1998]], "Patrick Schaumont": [["A Programming Environment for the Design of Complex High Speed ASICs", ["Patrick Schaumont", "Serge Vernalde", "Luc Rijnders", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/277044.277135", "dac", 1998]], "Serge Vernalde": [["A Programming Environment for the Design of Complex High Speed ASICs", ["Patrick Schaumont", "Serge Vernalde", "Luc Rijnders", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/277044.277135", "dac", 1998]], "Luc Rijnders": [["A Programming Environment for the Design of Complex High Speed ASICs", ["Patrick Schaumont", "Serge Vernalde", "Luc Rijnders", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/277044.277135", "dac", 1998]], "Marc Engels": [["A Programming Environment for the Design of Complex High Speed ASICs", ["Patrick Schaumont", "Serge Vernalde", "Luc Rijnders", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/277044.277135", "dac", 1998]], "Ivo Bolsens": [["A Programming Environment for the Design of Complex High Speed ASICs", ["Patrick Schaumont", "Serge Vernalde", "Luc Rijnders", "Marc Engels", "Ivo Bolsens"], "https://doi.org/10.1145/277044.277135", "dac", 1998]], "Chunho Lee": [["Media Architecture: General Purpose vs. Multiple Application-Specific Programmable Processor", ["Chunho Lee", "Johnson Kin", "Miodrag Potkonjak", "William H. Mangione-Smith"], "https://doi.org/10.1145/277044.277136", "dac", 1998]], "Johnson Kin": [["Media Architecture: General Purpose vs. Multiple Application-Specific Programmable Processor", ["Chunho Lee", "Johnson Kin", "Miodrag Potkonjak", "William H. Mangione-Smith"], "https://doi.org/10.1145/277044.277136", "dac", 1998]], "William H. Mangione-Smith": [["Media Architecture: General Purpose vs. Multiple Application-Specific Programmable Processor", ["Chunho Lee", "Johnson Kin", "Miodrag Potkonjak", "William H. Mangione-Smith"], "https://doi.org/10.1145/277044.277136", "dac", 1998], ["Watermarking Techniques for Intellectual Property Protection", ["Andrew B. Kahng", "John Lach", "William H. Mangione-Smith", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277240", "dac", 1998]], "Randal E. Bryant": [["User Experience with High Level Formal Verification (Panel)", ["Randal E. Bryant", "Gerry Musgrave"], "https://doi.org/10.1145/277044.277137", "dac", 1998]], "Gerry Musgrave": [["User Experience with High Level Formal Verification (Panel)", ["Randal E. Bryant", "Gerry Musgrave"], "https://doi.org/10.1145/277044.277137", "dac", 1998]], "David L. Dill": [["What's Between Simulation and Formal Verification? (Extended Abstract)", ["David L. Dill"], "https://doi.org/10.1145/277044.277138", "dac", 1998], ["Approximate Reachability with BDDs Using Overlapping Projections", ["Shankar G. Govindaraju", "David L. Dill", "Alan J. Hu", "Mark Horowitz"], "https://doi.org/10.1145/277044.277169", "dac", 1998], ["A Decision Procedure for Bit-Vector Arithmetic", ["Clark W. Barrett", "David L. Dill", "Jeremy R. Levitt"], "https://doi.org/10.1145/277044.277186", "dac", 1998], ["Validation with Guided Search of the State Space", ["C. Han Yang", "David L. Dill"], "https://doi.org/10.1145/277044.277201", "dac", 1998]], "Jason Cong": [["Optimal FPGA Mapping and Retiming with Efficient Initial State Computation", ["Jason Cong", "Chang Wu"], "https://doi.org/10.1145/277044.277139", "dac", 1998], ["Performance Driven Multi-Layer General Area Routing for PCB/MCM Designs", ["Jason Cong", "Patrick H. Madden"], "https://doi.org/10.1145/277044.277144", "dac", 1998], ["Delay-Optimal Technology Mapping for FPGAs with Heterogeneous LUTs", ["Jason Cong", "Songjie Xu"], "https://doi.org/10.1145/277044.277221", "dac", 1998]], "Chang Wu": [["Optimal FPGA Mapping and Retiming with Efficient Initial State Computation", ["Jason Cong", "Chang Wu"], "https://doi.org/10.1145/277044.277139", "dac", 1998]], "Victor N. Kravets": [["M32: A Constructive multilevel Logic Synthesis System", ["Victor N. Kravets", "Karem A. Sakallah"], "https://doi.org/10.1145/277044.277140", "dac", 1998]], "Shih-Chieh Chang": [["Efficient Boolean Division and Substitution", ["Shih-Chieh Chang", "David Ihsin Cheng"], "https://doi.org/10.1145/277044.277141", "dac", 1998]], "David Ihsin Cheng": [["Efficient Boolean Division and Substitution", ["Shih-Chieh Chang", "David Ihsin Cheng"], "https://doi.org/10.1145/277044.277141", "dac", 1998]], "Yuji Kukimoto": [["Delay-Optimal Technology Mapping by DAG Covering", ["Yuji Kukimoto", "Robert K. Brayton", "Prashant Sawkar"], "https://doi.org/10.1145/277044.277142", "dac", 1998], ["Hierarchical Functional Timing Analysis", ["Yuji Kukimoto", "Robert K. Brayton"], "https://doi.org/10.1145/277044.277197", "dac", 1998]], "Prashant Sawkar": [["Delay-Optimal Technology Mapping by DAG Covering", ["Yuji Kukimoto", "Robert K. Brayton", "Prashant Sawkar"], "https://doi.org/10.1145/277044.277142", "dac", 1998]], "David S. Kung": [["A Fast Fanout Optimization Algorithm for Near-Continuous Buffer Libraries", ["David S. Kung"], "https://doi.org/10.1145/277044.277143", "dac", 1998]], "Patrick H. Madden": [["Performance Driven Multi-Layer General Area Routing for PCB/MCM Designs", ["Jason Cong", "Patrick H. Madden"], "https://doi.org/10.1145/277044.277144", "dac", 1998]], "Charles J. Alpert": [["Buffer Insertion for Noise and Delay Optimization", ["Charles J. Alpert", "Anirudh Devgan", "Stephen T. Quay"], "https://doi.org/10.1145/277044.277145", "dac", 1998]], "Anirudh Devgan": [["Buffer Insertion for Noise and Delay Optimization", ["Charles J. Alpert", "Anirudh Devgan", "Stephen T. Quay"], "https://doi.org/10.1145/277044.277145", "dac", 1998], ["Adjoint Transient Sensitivity Computation in Piecewise Linear Simulation", ["Tuyen V. Nguyen", "Anirudh Devgan", "Ognen J. Nastov"], "https://doi.org/10.1145/277044.277177", "dac", 1998]], "Stephen T. Quay": [["Buffer Insertion for Noise and Delay Optimization", ["Charles J. Alpert", "Anirudh Devgan", "Stephen T. Quay"], "https://doi.org/10.1145/277044.277145", "dac", 1998]], "John Lillis": [["Table-Lookup Methods for Improved Performance-Driven Routing", ["John Lillis", "Premal Buch"], "https://doi.org/10.1145/277044.277146", "dac", 1998]], "Premal Buch": [["Table-Lookup Methods for Improved Performance-Driven Routing", ["John Lillis", "Premal Buch"], "https://doi.org/10.1145/277044.277146", "dac", 1998]], "Hai Zhou": [["Global Routing with Crosstalk Constraints", ["Hai Zhou", "D. F. Wong"], "https://doi.org/10.1145/277044.277147", "dac", 1998]], "D. F. Wong": [["Global Routing with Crosstalk Constraints", ["Hai Zhou", "D. F. Wong"], "https://doi.org/10.1145/277044.277147", "dac", 1998], ["Exact Tree-based FPGA Technology Mapping for Logic Blocks with Independent LUTs", ["Madhukar R. Korupolu", "K. K. Lee", "D. F. Wong"], "https://doi.org/10.1145/277044.277222", "dac", 1998]], "Hsiao-Ping Tseng": [["Timing and Crosstalk Driven Area Routing", ["Hsiao-Ping Tseng", "Louis Scheffer", "Carl Sechen"], "https://doi.org/10.1145/277044.277148", "dac", 1998]], "Louis Scheffer": [["Timing and Crosstalk Driven Area Routing", ["Hsiao-Ping Tseng", "Louis Scheffer", "Carl Sechen"], "https://doi.org/10.1145/277044.277148", "dac", 1998]], "Carl Sechen": [["Timing and Crosstalk Driven Area Routing", ["Hsiao-Ping Tseng", "Louis Scheffer", "Carl Sechen"], "https://doi.org/10.1145/277044.277148", "dac", 1998]], "Arun N. Lokanathan": [["Process Multi-Circuit Optimization", ["Arun N. Lokanathan", "Jay B. Brockman"], "https://doi.org/10.1145/277044.277149", "dac", 1998]], "Jay B. Brockman": [["Process Multi-Circuit Optimization", ["Arun N. Lokanathan", "Jay B. Brockman"], "https://doi.org/10.1145/277044.277149", "dac", 1998]], "Rajendran Panda": [["Migration: A New Technique to Improve Synthesized Designs Through Incremental Customization", ["Rajendran Panda", "Abhijit Dharchoudhury", "Tim Edwards", "Joe Norton", "David T. Blaauw"], "https://doi.org/10.1145/277044.277150", "dac", 1998], ["Design and Analysis of Power Distribution Networks in PowerPC Microprocessors", ["Abhijit Dharchoudhury", "Rajendran Panda", "David T. Blaauw", "Ravi Vaidyanathan", "Bogdan Tutuianu", "David Bearden"], "https://doi.org/10.1145/277044.277229", "dac", 1998]], "Abhijit Dharchoudhury": [["Migration: A New Technique to Improve Synthesized Designs Through Incremental Customization", ["Rajendran Panda", "Abhijit Dharchoudhury", "Tim Edwards", "Joe Norton", "David T. Blaauw"], "https://doi.org/10.1145/277044.277150", "dac", 1998], ["Design and Analysis of Power Distribution Networks in PowerPC Microprocessors", ["Abhijit Dharchoudhury", "Rajendran Panda", "David T. Blaauw", "Ravi Vaidyanathan", "Bogdan Tutuianu", "David Bearden"], "https://doi.org/10.1145/277044.277229", "dac", 1998]], "Tim Edwards": [["Migration: A New Technique to Improve Synthesized Designs Through Incremental Customization", ["Rajendran Panda", "Abhijit Dharchoudhury", "Tim Edwards", "Joe Norton", "David T. Blaauw"], "https://doi.org/10.1145/277044.277150", "dac", 1998]], "Joe Norton": [["Migration: A New Technique to Improve Synthesized Designs Through Incremental Customization", ["Rajendran Panda", "Abhijit Dharchoudhury", "Tim Edwards", "Joe Norton", "David T. Blaauw"], "https://doi.org/10.1145/277044.277150", "dac", 1998]], "David T. Blaauw": [["Migration: A New Technique to Improve Synthesized Designs Through Incremental Customization", ["Rajendran Panda", "Abhijit Dharchoudhury", "Tim Edwards", "Joe Norton", "David T. Blaauw"], "https://doi.org/10.1145/277044.277150", "dac", 1998], ["Design and Analysis of Power Distribution Networks in PowerPC Microprocessors", ["Abhijit Dharchoudhury", "Rajendran Panda", "David T. Blaauw", "Ravi Vaidyanathan", "Bogdan Tutuianu", "David Bearden"], "https://doi.org/10.1145/277044.277229", "dac", 1998]], "Julian Culetu": [["A Practical Repeater Insertion Method in High Speed VLSI Circuits", ["Julian Culetu", "Chaim Amir", "John MacDonald"], "https://doi.org/10.1145/277044.277151", "dac", 1998]], "Chaim Amir": [["A Practical Repeater Insertion Method in High Speed VLSI Circuits", ["Julian Culetu", "Chaim Amir", "John MacDonald"], "https://doi.org/10.1145/277044.277151", "dac", 1998]], "John MacDonald": [["A Practical Repeater Insertion Method in High Speed VLSI Circuits", ["Julian Culetu", "Chaim Amir", "John MacDonald"], "https://doi.org/10.1145/277044.277151", "dac", 1998]], "Paolo Ienne": [["Practical Experiences with Standard-Cell Based Datapath Design Tools: Do We Really Need Regular Layouts?", ["Paolo Ienne", "Alexander Griessing"], "https://doi.org/10.1145/277044.277152", "dac", 1998]], "Alexander Griessing": [["Practical Experiences with Standard-Cell Based Datapath Design Tools: Do We Really Need Regular Layouts?", ["Paolo Ienne", "Alexander Griessing"], "https://doi.org/10.1145/277044.277152", "dac", 1998]], "Michael Orshansky": [["A Statistical Performance Simulation Methodology for VLSI Circuits", ["Michael Orshansky", "James C. Chen", "Chenming Hu"], "https://doi.org/10.1145/277044.277153", "dac", 1998]], "James C. Chen": [["A Statistical Performance Simulation Methodology for VLSI Circuits", ["Michael Orshansky", "James C. Chen", "Chenming Hu"], "https://doi.org/10.1145/277044.277153", "dac", 1998]], "Chenming Hu": [["A Statistical Performance Simulation Methodology for VLSI Circuits", ["Michael Orshansky", "James C. Chen", "Chenming Hu"], "https://doi.org/10.1145/277044.277153", "dac", 1998]], "Behzad Razavi": [["RF IC Design Challenges", ["Behzad Razavi"], "https://doi.org/10.1145/277044.277154", "dac", 1998]], "Al Dunlop": [["Tools and Methodology for RF IC Design", ["Al Dunlop", "Alper Demir", "Peter Feldmann", "Sharad Kapur", "David E. Long", "Robert C. Melville", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/277044.277155", "dac", 1998]], "Peter Feldmann": [["Tools and Methodology for RF IC Design", ["Al Dunlop", "Alper Demir", "Peter Feldmann", "Sharad Kapur", "David E. Long", "Robert C. Melville", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/277044.277155", "dac", 1998]], "Robert C. Melville": [["Tools and Methodology for RF IC Design", ["Al Dunlop", "Alper Demir", "Peter Feldmann", "Sharad Kapur", "David E. Long", "Robert C. Melville", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/277044.277155", "dac", 1998]], "Frank Y. Yuan": [["Electromagnetic Modeling and Signal Integrity Simulation of Power/Ground Networks in High Speed Digital Packages and Printed Circuit Boards", ["Frank Y. Yuan"], "https://doi.org/10.1145/277044.277164", "dac", 1998]], "Taewhan Kim": [["Arithmetic Optimization Using Carry-Save-Adders", ["Taewhan Kim", "William Jao", "Steven W. K. Tjiang"], "https://doi.org/10.1145/277044.277166", "dac", 1998]], "William Jao": [["Arithmetic Optimization Using Carry-Save-Adders", ["Taewhan Kim", "William Jao", "Steven W. K. Tjiang"], "https://doi.org/10.1145/277044.277166", "dac", 1998]], "Steven W. K. Tjiang": [["Arithmetic Optimization Using Carry-Save-Adders", ["Taewhan Kim", "William Jao", "Steven W. K. Tjiang"], "https://doi.org/10.1145/277044.277166", "dac", 1998]], "Kavita Ravi": [["Approximation and Decomposition of Binary Decision Diagrams", ["Kavita Ravi", "Kenneth L. McMillan", "Thomas R. Shiple", "Fabio Somenzi"], "https://doi.org/10.1145/277044.277168", "dac", 1998]], "Kenneth L. McMillan": [["Approximation and Decomposition of Binary Decision Diagrams", ["Kavita Ravi", "Kenneth L. McMillan", "Thomas R. Shiple", "Fabio Somenzi"], "https://doi.org/10.1145/277044.277168", "dac", 1998]], "Thomas R. Shiple": [["Approximation and Decomposition of Binary Decision Diagrams", ["Kavita Ravi", "Kenneth L. McMillan", "Thomas R. Shiple", "Fabio Somenzi"], "https://doi.org/10.1145/277044.277168", "dac", 1998], ["Hybrid Verification Using Saturated Simulation", ["Adnan Aziz", "James H. Kukula", "Thomas R. Shiple"], "https://doi.org/10.1145/277044.277204", "dac", 1998]], "Fabio Somenzi": [["Approximation and Decomposition of Binary Decision Diagrams", ["Kavita Ravi", "Kenneth L. McMillan", "Thomas R. Shiple", "Fabio Somenzi"], "https://doi.org/10.1145/277044.277168", "dac", 1998], ["In-Place Power Optimization for LUT-Based FPGAs", ["Balakrishna Kumthekar", "Luca Benini", "Enrico Macii", "Fabio Somenzi"], "https://doi.org/10.1145/277044.277224", "dac", 1998]], "Shankar G. Govindaraju": [["Approximate Reachability with BDDs Using Overlapping Projections", ["Shankar G. Govindaraju", "David L. Dill", "Alan J. Hu", "Mark Horowitz"], "https://doi.org/10.1145/277044.277169", "dac", 1998]], "Alan J. Hu": [["Approximate Reachability with BDDs Using Overlapping Projections", ["Shankar G. Govindaraju", "David L. Dill", "Alan J. Hu", "Mark Horowitz"], "https://doi.org/10.1145/277044.277169", "dac", 1998]], "Mark Horowitz": [["Approximate Reachability with BDDs Using Overlapping Projections", ["Shankar G. Govindaraju", "David L. Dill", "Alan J. Hu", "Mark Horowitz"], "https://doi.org/10.1145/277044.277169", "dac", 1998]], "Abelardo Pardo": [["Incremental CTL Model Checking Using BDD Subsetting", ["Abelardo Pardo", "Gary D. Hachtel"], "https://doi.org/10.1145/277044.277171", "dac", 1998]], "Gary D. Hachtel": [["Incremental CTL Model Checking Using BDD Subsetting", ["Abelardo Pardo", "Gary D. Hachtel"], "https://doi.org/10.1145/277044.277171", "dac", 1998]], "Rony Kay": [["PRIMO: Probability Interpretation of Moments for Delay Calculation", ["Rony Kay", "Lawrence T. Pileggi"], "https://doi.org/10.1145/277044.277172", "dac", 1998]], "Lawrence T. Pileggi": [["PRIMO: Probability Interpretation of Moments for Delay Calculation", ["Rony Kay", "Lawrence T. Pileggi"], "https://doi.org/10.1145/277044.277172", "dac", 1998], ["ftd: An Exact Frequency to Time Domain Conversion for Reduced Order RLC Interconnect Models", ["Ying Liu", "Lawrence T. Pileggi", "Andrzej J. Strojwas"], "https://doi.org/10.1145/277044.277174", "dac", 1998], ["TETA: Transistor-Level Engine for Timing Analysis", ["Florentin Dartu", "Lawrence T. Pileggi"], "https://doi.org/10.1145/277044.277200", "dac", 1998]], "Ying Liu": [["ftd: An Exact Frequency to Time Domain Conversion for Reduced Order RLC Interconnect Models", ["Ying Liu", "Lawrence T. Pileggi", "Andrzej J. Strojwas"], "https://doi.org/10.1145/277044.277174", "dac", 1998], ["Functional Verification of Large ASICs", ["Adrian Evans", "Allan Silburt", "Gary Vrckovnik", "Thane Brown", "Mario Dufresne", "Geoffrey Hall", "Tung Ho", "Ying Liu"], "https://doi.org/10.1145/277044.277210", "dac", 1998]], "Andrzej J. Strojwas": [["ftd: An Exact Frequency to Time Domain Conversion for Reduced Order RLC Interconnect Models", ["Ying Liu", "Lawrence T. Pileggi", "Andrzej J. Strojwas"], "https://doi.org/10.1145/277044.277174", "dac", 1998]], "Fang-Jou Liu": [["Extending Moment Computation to 2-Port Circuit Representations", ["Fang-Jou Liu", "Chung-Kuan Cheng"], "https://doi.org/10.1145/277044.277176", "dac", 1998]], "Chung-Kuan Cheng": [["Extending Moment Computation to 2-Port Circuit Representations", ["Fang-Jou Liu", "Chung-Kuan Cheng"], "https://doi.org/10.1145/277044.277176", "dac", 1998]], "Tuyen V. Nguyen": [["Adjoint Transient Sensitivity Computation in Piecewise Linear Simulation", ["Tuyen V. Nguyen", "Anirudh Devgan", "Ognen J. Nastov"], "https://doi.org/10.1145/277044.277177", "dac", 1998]], "Ognen J. Nastov": [["Adjoint Transient Sensitivity Computation in Piecewise Linear Simulation", ["Tuyen V. Nguyen", "Anirudh Devgan", "Ognen J. Nastov"], "https://doi.org/10.1145/277044.277177", "dac", 1998]], "Kimiyoshi Usami": [["Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques", ["Kimiyoshi Usami", "Mutsunori Igarashi", "Takashi Ishikawa", "Masahiro Kanazawa", "Masafumi Takahashi", "Mototsugu Hamada", "Hideho Arakida", "Toshihiro Terazawa", "Tadahiro Kuroda"], "https://doi.org/10.1145/277044.277178", "dac", 1998]], "Mutsunori Igarashi": [["Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques", ["Kimiyoshi Usami", "Mutsunori Igarashi", "Takashi Ishikawa", "Masahiro Kanazawa", "Masafumi Takahashi", "Mototsugu Hamada", "Hideho Arakida", "Toshihiro Terazawa", "Tadahiro Kuroda"], "https://doi.org/10.1145/277044.277178", "dac", 1998]], "Takashi Ishikawa": [["Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques", ["Kimiyoshi Usami", "Mutsunori Igarashi", "Takashi Ishikawa", "Masahiro Kanazawa", "Masafumi Takahashi", "Mototsugu Hamada", "Hideho Arakida", "Toshihiro Terazawa", "Tadahiro Kuroda"], "https://doi.org/10.1145/277044.277178", "dac", 1998]], "Masahiro Kanazawa": [["Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques", ["Kimiyoshi Usami", "Mutsunori Igarashi", "Takashi Ishikawa", "Masahiro Kanazawa", "Masafumi Takahashi", "Mototsugu Hamada", "Hideho Arakida", "Toshihiro Terazawa", "Tadahiro Kuroda"], "https://doi.org/10.1145/277044.277178", "dac", 1998]], "Masafumi Takahashi": [["Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques", ["Kimiyoshi Usami", "Mutsunori Igarashi", "Takashi Ishikawa", "Masahiro Kanazawa", "Masafumi Takahashi", "Mototsugu Hamada", "Hideho Arakida", "Toshihiro Terazawa", "Tadahiro Kuroda"], "https://doi.org/10.1145/277044.277178", "dac", 1998]], "Mototsugu Hamada": [["Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques", ["Kimiyoshi Usami", "Mutsunori Igarashi", "Takashi Ishikawa", "Masahiro Kanazawa", "Masafumi Takahashi", "Mototsugu Hamada", "Hideho Arakida", "Toshihiro Terazawa", "Tadahiro Kuroda"], "https://doi.org/10.1145/277044.277178", "dac", 1998]], "Hideho Arakida": [["Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques", ["Kimiyoshi Usami", "Mutsunori Igarashi", "Takashi Ishikawa", "Masahiro Kanazawa", "Masafumi Takahashi", "Mototsugu Hamada", "Hideho Arakida", "Toshihiro Terazawa", "Tadahiro Kuroda"], "https://doi.org/10.1145/277044.277178", "dac", 1998]], "Toshihiro Terazawa": [["Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques", ["Kimiyoshi Usami", "Mutsunori Igarashi", "Takashi Ishikawa", "Masahiro Kanazawa", "Masafumi Takahashi", "Mototsugu Hamada", "Hideho Arakida", "Toshihiro Terazawa", "Tadahiro Kuroda"], "https://doi.org/10.1145/277044.277178", "dac", 1998]], "Tadahiro Kuroda": [["Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques", ["Kimiyoshi Usami", "Mutsunori Igarashi", "Takashi Ishikawa", "Masahiro Kanazawa", "Masafumi Takahashi", "Mototsugu Hamada", "Hideho Arakida", "Toshihiro Terazawa", "Tadahiro Kuroda"], "https://doi.org/10.1145/277044.277178", "dac", 1998]], "Liqiong Wei": [["Design and Optimization of Low Voltage High Performance Dual Threshold CMOS Circuits", ["Liqiong Wei", "Zhanping Chen", "Mark Johnson", "Kaushik Roy", "Vivek De"], "https://doi.org/10.1145/277044.277179", "dac", 1998]], "Zhanping Chen": [["Design and Optimization of Low Voltage High Performance Dual Threshold CMOS Circuits", ["Liqiong Wei", "Zhanping Chen", "Mark Johnson", "Kaushik Roy", "Vivek De"], "https://doi.org/10.1145/277044.277179", "dac", 1998], ["A Power Macromodeling Technique Based on Power Sensitivity", ["Zhanping Chen", "Kaushik Roy"], "https://doi.org/10.1145/277044.277216", "dac", 1998]], "Mark Johnson": [["Design and Optimization of Low Voltage High Performance Dual Threshold CMOS Circuits", ["Liqiong Wei", "Zhanping Chen", "Mark Johnson", "Kaushik Roy", "Vivek De"], "https://doi.org/10.1145/277044.277179", "dac", 1998]], "Kaushik Roy": [["Design and Optimization of Low Voltage High Performance Dual Threshold CMOS Circuits", ["Liqiong Wei", "Zhanping Chen", "Mark Johnson", "Kaushik Roy", "Vivek De"], "https://doi.org/10.1145/277044.277179", "dac", 1998], ["A Power Macromodeling Technique Based on Power Sensitivity", ["Zhanping Chen", "Kaushik Roy"], "https://doi.org/10.1145/277044.277216", "dac", 1998]], "Vivek De": [["Design and Optimization of Low Voltage High Performance Dual Threshold CMOS Circuits", ["Liqiong Wei", "Zhanping Chen", "Mark Johnson", "Kaushik Roy", "Vivek De"], "https://doi.org/10.1145/277044.277179", "dac", 1998]], "James Kao": [["MTCMOS Hierarchical Sizing Based on Mutual Exclusive Discharge Patterns", ["James Kao", "Siva Narendra", "Anantha Chandrakasan"], "https://doi.org/10.1145/277044.277180", "dac", 1998]], "Siva Narendra": [["MTCMOS Hierarchical Sizing Based on Mutual Exclusive Discharge Patterns", ["James Kao", "Siva Narendra", "Anantha Chandrakasan"], "https://doi.org/10.1145/277044.277180", "dac", 1998]], "Anantha Chandrakasan": [["MTCMOS Hierarchical Sizing Based on Mutual Exclusive Discharge Patterns", ["James Kao", "Siva Narendra", "Anantha Chandrakasan"], "https://doi.org/10.1145/277044.277180", "dac", 1998]], "Bill Lin": [["Software Synthesis of Process-Based Concurrent Programs", ["Bill Lin"], "https://doi.org/10.1145/277044.277182", "dac", 1998]], "Youpyo Hong": [["Don't Care-Based BDD Minimization for Embedded Software", ["Youpyo Hong", "Peter A. Beerel", "Luciano Lavagno", "Ellen Sentovich"], "https://doi.org/10.1145/277044.277183", "dac", 1998]], "Peter A. Beerel": [["Don't Care-Based BDD Minimization for Embedded Software", ["Youpyo Hong", "Peter A. Beerel", "Luciano Lavagno", "Ellen Sentovich"], "https://doi.org/10.1145/277044.277183", "dac", 1998], ["Efficient State Classification of Finite State Markov Chains", ["Aiguo Xie", "Peter A. Beerel"], "https://doi.org/10.1145/277044.277202", "dac", 1998]], "Luciano Lavagno": [["Don't Care-Based BDD Minimization for Embedded Software", ["Youpyo Hong", "Peter A. Beerel", "Luciano Lavagno", "Ellen Sentovich"], "https://doi.org/10.1145/277044.277183", "dac", 1998], ["A Case Study in Embedded System Design: An Engine Control Unit", ["Tullio Cuatto", "Claudio Passerone", "Luciano Lavagno", "Attila Jurecska", "Antonino Damiano", "Claudio Sansoe", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/277044.277248", "dac", 1998]], "Ellen Sentovich": [["Don't Care-Based BDD Minimization for Embedded Software", ["Youpyo Hong", "Peter A. Beerel", "Luciano Lavagno", "Ellen Sentovich"], "https://doi.org/10.1145/277044.277183", "dac", 1998]], "Silvina Hanono": [["Instruction Selection, Resource Allocation, and Scheduling in the AVIV Retargetable Code Generator", ["Silvina Hanono", "Srinivas Devadas"], "https://doi.org/10.1145/277044.277184", "dac", 1998]], "Haris Lekatsas": [["Code Compression for Embedded Systems", ["Haris Lekatsas", "Wayne H. Wolf"], "https://doi.org/10.1145/277044.277185", "dac", 1998]], "Wayne H. Wolf": [["Code Compression for Embedded Systems", ["Haris Lekatsas", "Wayne H. Wolf"], "https://doi.org/10.1145/277044.277185", "dac", 1998]], "Clark W. Barrett": [["A Decision Procedure for Bit-Vector Arithmetic", ["Clark W. Barrett", "David L. Dill", "Jeremy R. Levitt"], "https://doi.org/10.1145/277044.277186", "dac", 1998]], "Jeremy R. Levitt": [["A Decision Procedure for Bit-Vector Arithmetic", ["Clark W. Barrett", "David L. Dill", "Jeremy R. Levitt"], "https://doi.org/10.1145/277044.277186", "dac", 1998]], "Li-C. Wang": [["Automatic Generation of Assertions for Formal Verification of PowerPC Microprocessor Arrays Using Symbolic Trajectory Evaluation", ["Li-C. Wang", "Magdy S. Abadir", "Nari Krishnamurthy"], "https://doi.org/10.1145/277044.277188", "dac", 1998]], "Magdy S. Abadir": [["Automatic Generation of Assertions for Formal Verification of PowerPC Microprocessor Arrays Using Symbolic Trajectory Evaluation", ["Li-C. Wang", "Magdy S. Abadir", "Nari Krishnamurthy"], "https://doi.org/10.1145/277044.277188", "dac", 1998]], "Nari Krishnamurthy": [["Automatic Generation of Assertions for Formal Verification of PowerPC Microprocessor Arrays Using Symbolic Trajectory Evaluation", ["Li-C. Wang", "Magdy S. Abadir", "Nari Krishnamurthy"], "https://doi.org/10.1145/277044.277188", "dac", 1998]], "Mark Aagaard": [["Combining Theorem Proving and Trajectory Evaluation in an Industrial Environment", ["Mark Aagaard", "Robert B. Jones", "Carl-Johan H. Seger"], "https://doi.org/10.1145/277044.277189", "dac", 1998]], "Robert B. Jones": [["Combining Theorem Proving and Trajectory Evaluation in an Industrial Environment", ["Mark Aagaard", "Robert B. Jones", "Carl-Johan H. Seger"], "https://doi.org/10.1145/277044.277189", "dac", 1998]], "Carl-Johan H. Seger": [["Combining Theorem Proving and Trajectory Evaluation in an Industrial Environment", ["Mark Aagaard", "Robert B. Jones", "Carl-Johan H. Seger"], "https://doi.org/10.1145/277044.277189", "dac", 1998]], "Indradeep Ghosh": [["A Fast and Low Cost Testing Technique for Core-Based System-on-Chip", ["Indradeep Ghosh", "Sujit Dey", "Niraj K. Jha"], "https://doi.org/10.1145/277044.277190", "dac", 1998], ["A BIST Scheme for RTL Controller-Data Paths Based on Symbolic Testability Analysis", ["Indradeep Ghosh", "Niraj K. Jha", "Sudipta Bhawmik"], "https://doi.org/10.1145/277044.277192", "dac", 1998]], "Sujit Dey": [["A Fast and Low Cost Testing Technique for Core-Based System-on-Chip", ["Indradeep Ghosh", "Sujit Dey", "Niraj K. Jha"], "https://doi.org/10.1145/277044.277190", "dac", 1998]], "Ishwar Parulkar": [["Introducing Redundant Computations in a Behavior for Reducing BIST Resources", ["Ishwar Parulkar", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1145/277044.277191", "dac", 1998]], "Sandeep K. Gupta": [["Introducing Redundant Computations in a Behavior for Reducing BIST Resources", ["Ishwar Parulkar", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1145/277044.277191", "dac", 1998]], "Melvin A. Breuer": [["Introducing Redundant Computations in a Behavior for Reducing BIST Resources", ["Ishwar Parulkar", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1145/277044.277191", "dac", 1998]], "Sudipta Bhawmik": [["A BIST Scheme for RTL Controller-Data Paths Based on Symbolic Testability Analysis", ["Indradeep Ghosh", "Niraj K. Jha", "Sudipta Bhawmik"], "https://doi.org/10.1145/277044.277192", "dac", 1998]], "Yehea I. Ismail": [["Figures of Merit to Characterize the Importance of On-Chip Inductance", ["Yehea I. Ismail", "Eby G. Friedman", "Jose Luis Neves"], "https://doi.org/10.1145/277044.277193", "dac", 1998]], "Eby G. Friedman": [["Figures of Merit to Characterize the Importance of On-Chip Inductance", ["Yehea I. Ismail", "Eby G. Friedman", "Jose Luis Neves"], "https://doi.org/10.1145/277044.277193", "dac", 1998]], "Jose Luis Neves": [["Figures of Merit to Characterize the Importance of On-Chip Inductance", ["Yehea I. Ismail", "Eby G. Friedman", "Jose Luis Neves"], "https://doi.org/10.1145/277044.277193", "dac", 1998]], "Yehia Massoud": [["Layout Techniques for Minimizing On-Chip Interconnect Self Inductance", ["Yehia Massoud", "Steve S. Majors", "Tareq Bustami", "Jacob White"], "https://doi.org/10.1145/277044.277194", "dac", 1998]], "Steve S. Majors": [["Layout Techniques for Minimizing On-Chip Interconnect Self Inductance", ["Yehia Massoud", "Steve S. Majors", "Tareq Bustami", "Jacob White"], "https://doi.org/10.1145/277044.277194", "dac", 1998]], "Tareq Bustami": [["Layout Techniques for Minimizing On-Chip Interconnect Self Inductance", ["Yehia Massoud", "Steve S. Majors", "Tareq Bustami", "Jacob White"], "https://doi.org/10.1145/277044.277194", "dac", 1998]], "Frank Cano": [["A Practical Approach to Static Signal Electromigration Analysis", ["N. S. Nagaraj", "Frank Cano", "Haldun Haznedar", "Duane Young"], "https://doi.org/10.1145/277044.277195", "dac", 1998]], "Haldun Haznedar": [["A Practical Approach to Static Signal Electromigration Analysis", ["N. S. Nagaraj", "Frank Cano", "Haldun Haznedar", "Duane Young"], "https://doi.org/10.1145/277044.277195", "dac", 1998]], "Duane Young": [["A Practical Approach to Static Signal Electromigration Analysis", ["N. S. Nagaraj", "Frank Cano", "Haldun Haznedar", "Duane Young"], "https://doi.org/10.1145/277044.277195", "dac", 1998]], "Carlos Dangelo": [["Design Productivity: How To Measure It, How To Improve It (Panel)", ["Carlos Dangelo"], "https://doi.org/10.1145/277044.277196", "dac", 1998]], "Tod Amon": [["Making Complex Timing Relationships Readable: Presburger Formula Simplicication Using Don't Cares", ["Tod Amon", "Gaetano Borriello", "Jiwen Liu"], "https://doi.org/10.1145/277044.277198", "dac", 1998]], "Jiwen Liu": [["Making Complex Timing Relationships Readable: Presburger Formula Simplicication Using Don't Cares", ["Tod Amon", "Gaetano Borriello", "Jiwen Liu"], "https://doi.org/10.1145/277044.277198", "dac", 1998]], "Mahadevamurty Nemani": [["Delay Estimation VLSI Circuits from a High-Level View", ["Mahadevamurty Nemani", "Farid N. Najm"], "https://doi.org/10.1145/277044.277199", "dac", 1998]], "Farid N. Najm": [["Delay Estimation VLSI Circuits from a High-Level View", ["Mahadevamurty Nemani", "Farid N. Najm"], "https://doi.org/10.1145/277044.277199", "dac", 1998]], "Florentin Dartu": [["TETA: Transistor-Level Engine for Timing Analysis", ["Florentin Dartu", "Lawrence T. Pileggi"], "https://doi.org/10.1145/277044.277200", "dac", 1998]], "C. Han Yang": [["Validation with Guided Search of the State Space", ["C. Han Yang", "David L. Dill"], "https://doi.org/10.1145/277044.277201", "dac", 1998]], "Aiguo Xie": [["Efficient State Classification of Finite State Markov Chains", ["Aiguo Xie", "Peter A. Beerel"], "https://doi.org/10.1145/277044.277202", "dac", 1998]], "Gagan Hasteer": [["An Implicit Algorithm for Finding Steady States and its Application to FSM Verification", ["Gagan Hasteer", "Anmol Mathur", "Prithviraj Banerjee"], "https://doi.org/10.1145/277044.277203", "dac", 1998]], "Anmol Mathur": [["An Implicit Algorithm for Finding Steady States and its Application to FSM Verification", ["Gagan Hasteer", "Anmol Mathur", "Prithviraj Banerjee"], "https://doi.org/10.1145/277044.277203", "dac", 1998]], "Adnan Aziz": [["Hybrid Verification Using Saturated Simulation", ["Adnan Aziz", "James H. Kukula", "Thomas R. Shiple"], "https://doi.org/10.1145/277044.277204", "dac", 1998], ["Hybrid Techniques for Fast Functional Simulation", ["Yufeng Luo", "Tjahjadi Wongsonegoro", "Adnan Aziz"], "https://doi.org/10.1145/277044.277213", "dac", 1998]], "James H. Kukula": [["Hybrid Verification Using Saturated Simulation", ["Adnan Aziz", "James H. Kukula", "Thomas R. Shiple"], "https://doi.org/10.1145/277044.277204", "dac", 1998]], "Dechang Sun": [["Fast State Verification", ["Dechang Sun", "Bapiraju Vinnakota", "Wanli Jiang"], "https://doi.org/10.1145/277044.277205", "dac", 1998]], "Bapiraju Vinnakota": [["Fast State Verification", ["Dechang Sun", "Bapiraju Vinnakota", "Wanli Jiang"], "https://doi.org/10.1145/277044.277205", "dac", 1998]], "Wanli Jiang": [["Fast State Verification", ["Dechang Sun", "Bapiraju Vinnakota", "Wanli Jiang"], "https://doi.org/10.1145/277044.277205", "dac", 1998]], "Aiman H. El-Maleh": [["A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance", ["Aiman H. El-Maleh", "Mark Kassab", "Janusz Rajski"], "https://doi.org/10.1145/277044.277206", "dac", 1998]], "Mark Kassab": [["A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance", ["Aiman H. El-Maleh", "Mark Kassab", "Janusz Rajski"], "https://doi.org/10.1145/277044.277206", "dac", 1998]], "Janusz Rajski": [["A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance", ["Aiman H. El-Maleh", "Mark Kassab", "Janusz Rajski"], "https://doi.org/10.1145/277044.277206", "dac", 1998]], "Shi-Yu Huang": [["Fault-Simulation Based Design Error Diagnosis for Sequential Circuits", ["Shi-Yu Huang", "Kwang-Ting Cheng", "Kuang-Chien Chen", "Juin-Yeu Joseph Lu"], "https://doi.org/10.1145/277044.277207", "dac", 1998]], "Kwang-Ting Cheng": [["Fault-Simulation Based Design Error Diagnosis for Sequential Circuits", ["Shi-Yu Huang", "Kwang-Ting Cheng", "Kuang-Chien Chen", "Juin-Yeu Joseph Lu"], "https://doi.org/10.1145/277044.277207", "dac", 1998]], "Kuang-Chien Chen": [["Fault-Simulation Based Design Error Diagnosis for Sequential Circuits", ["Shi-Yu Huang", "Kwang-Ting Cheng", "Kuang-Chien Chen", "Juin-Yeu Joseph Lu"], "https://doi.org/10.1145/277044.277207", "dac", 1998]], "Juin-Yeu Joseph Lu": [["Fault-Simulation Based Design Error Diagnosis for Sequential Circuits", ["Shi-Yu Huang", "Kwang-Ting Cheng", "Kuang-Chien Chen", "Juin-Yeu Joseph Lu"], "https://doi.org/10.1145/277044.277207", "dac", 1998]], "Scott A. Taylor": [["Functional Verification of a Multiple-issue, Out-of-Order, Superscalar Alpha Processor - The DEC Alpha 21264 Microprocessor", ["Scott A. Taylor", "Michael Quinn", "Darren Brown", "Nathan Dohm", "Scot Hildebrandt", "James Huggins", "Carl Ramey"], "https://doi.org/10.1145/277044.277208", "dac", 1998]], "Michael Quinn": [["Functional Verification of a Multiple-issue, Out-of-Order, Superscalar Alpha Processor - The DEC Alpha 21264 Microprocessor", ["Scott A. Taylor", "Michael Quinn", "Darren Brown", "Nathan Dohm", "Scot Hildebrandt", "James Huggins", "Carl Ramey"], "https://doi.org/10.1145/277044.277208", "dac", 1998]], "Darren Brown": [["Functional Verification of a Multiple-issue, Out-of-Order, Superscalar Alpha Processor - The DEC Alpha 21264 Microprocessor", ["Scott A. Taylor", "Michael Quinn", "Darren Brown", "Nathan Dohm", "Scot Hildebrandt", "James Huggins", "Carl Ramey"], "https://doi.org/10.1145/277044.277208", "dac", 1998]], "Nathan Dohm": [["Functional Verification of a Multiple-issue, Out-of-Order, Superscalar Alpha Processor - The DEC Alpha 21264 Microprocessor", ["Scott A. Taylor", "Michael Quinn", "Darren Brown", "Nathan Dohm", "Scot Hildebrandt", "James Huggins", "Carl Ramey"], "https://doi.org/10.1145/277044.277208", "dac", 1998]], "Scot Hildebrandt": [["Functional Verification of a Multiple-issue, Out-of-Order, Superscalar Alpha Processor - The DEC Alpha 21264 Microprocessor", ["Scott A. Taylor", "Michael Quinn", "Darren Brown", "Nathan Dohm", "Scot Hildebrandt", "James Huggins", "Carl Ramey"], "https://doi.org/10.1145/277044.277208", "dac", 1998]], "James Huggins": [["Functional Verification of a Multiple-issue, Out-of-Order, Superscalar Alpha Processor - The DEC Alpha 21264 Microprocessor", ["Scott A. Taylor", "Michael Quinn", "Darren Brown", "Nathan Dohm", "Scot Hildebrandt", "James Huggins", "Carl Ramey"], "https://doi.org/10.1145/277044.277208", "dac", 1998]], "Carl Ramey": [["Functional Verification of a Multiple-issue, Out-of-Order, Superscalar Alpha Processor - The DEC Alpha 21264 Microprocessor", ["Scott A. Taylor", "Michael Quinn", "Darren Brown", "Nathan Dohm", "Scot Hildebrandt", "James Huggins", "Carl Ramey"], "https://doi.org/10.1145/277044.277208", "dac", 1998]], "Yossi Malka": [["Design Reliability - Estimation through Statistical Analysis of Bug Discovery Data", ["Yossi Malka", "Avi Ziv"], "https://doi.org/10.1145/277044.277209", "dac", 1998]], "Adrian Evans": [["Functional Verification of Large ASICs", ["Adrian Evans", "Allan Silburt", "Gary Vrckovnik", "Thane Brown", "Mario Dufresne", "Geoffrey Hall", "Tung Ho", "Ying Liu"], "https://doi.org/10.1145/277044.277210", "dac", 1998]], "Allan Silburt": [["Functional Verification of Large ASICs", ["Adrian Evans", "Allan Silburt", "Gary Vrckovnik", "Thane Brown", "Mario Dufresne", "Geoffrey Hall", "Tung Ho", "Ying Liu"], "https://doi.org/10.1145/277044.277210", "dac", 1998]], "Gary Vrckovnik": [["Functional Verification of Large ASICs", ["Adrian Evans", "Allan Silburt", "Gary Vrckovnik", "Thane Brown", "Mario Dufresne", "Geoffrey Hall", "Tung Ho", "Ying Liu"], "https://doi.org/10.1145/277044.277210", "dac", 1998]], "Thane Brown": [["Functional Verification of Large ASICs", ["Adrian Evans", "Allan Silburt", "Gary Vrckovnik", "Thane Brown", "Mario Dufresne", "Geoffrey Hall", "Tung Ho", "Ying Liu"], "https://doi.org/10.1145/277044.277210", "dac", 1998]], "Mario Dufresne": [["Functional Verification of Large ASICs", ["Adrian Evans", "Allan Silburt", "Gary Vrckovnik", "Thane Brown", "Mario Dufresne", "Geoffrey Hall", "Tung Ho", "Ying Liu"], "https://doi.org/10.1145/277044.277210", "dac", 1998]], "Geoffrey Hall": [["Functional Verification of Large ASICs", ["Adrian Evans", "Allan Silburt", "Gary Vrckovnik", "Thane Brown", "Mario Dufresne", "Geoffrey Hall", "Tung Ho", "Ying Liu"], "https://doi.org/10.1145/277044.277210", "dac", 1998]], "Tung Ho": [["Functional Verification of Large ASICs", ["Adrian Evans", "Allan Silburt", "Gary Vrckovnik", "Thane Brown", "Mario Dufresne", "Geoffrey Hall", "Tung Ho", "Ying Liu"], "https://doi.org/10.1145/277044.277210", "dac", 1998]], "Erach Desai": [["The EDA Start-up Experience: The First Product (Panel)", ["Erach Desai"], "https://doi.org/10.1145/277044.277211", "dac", 1998]], "Kunle Olukotun": [["Digital System Simulation: Methodologies and Examples", ["Kunle Olukotun", "Mark Heinrich", "David Ofelt"], "https://doi.org/10.1145/277044.277212", "dac", 1998]], "Mark Heinrich": [["Digital System Simulation: Methodologies and Examples", ["Kunle Olukotun", "Mark Heinrich", "David Ofelt"], "https://doi.org/10.1145/277044.277212", "dac", 1998]], "David Ofelt": [["Digital System Simulation: Methodologies and Examples", ["Kunle Olukotun", "Mark Heinrich", "David Ofelt"], "https://doi.org/10.1145/277044.277212", "dac", 1998]], "Yufeng Luo": [["Hybrid Techniques for Fast Functional Simulation", ["Yufeng Luo", "Tjahjadi Wongsonegoro", "Adnan Aziz"], "https://doi.org/10.1145/277044.277213", "dac", 1998]], "Tjahjadi Wongsonegoro": [["Hybrid Techniques for Fast Functional Simulation", ["Yufeng Luo", "Tjahjadi Wongsonegoro", "Adnan Aziz"], "https://doi.org/10.1145/277044.277213", "dac", 1998]], "Jerry Bauer": [["A Reconfigurable Logic Machine for Fast Event-Driven Simulation", ["Jerry Bauer", "Michael Bershteyn", "Ian Kaplan", "Paul Vyedin"], "https://doi.org/10.1145/277044.277214", "dac", 1998]], "Michael Bershteyn": [["A Reconfigurable Logic Machine for Fast Event-Driven Simulation", ["Jerry Bauer", "Michael Bershteyn", "Ian Kaplan", "Paul Vyedin"], "https://doi.org/10.1145/277044.277214", "dac", 1998]], "Ian Kaplan": [["A Reconfigurable Logic Machine for Fast Event-Driven Simulation", ["Jerry Bauer", "Michael Bershteyn", "Ian Kaplan", "Paul Vyedin"], "https://doi.org/10.1145/277044.277214", "dac", 1998]], "Paul Vyedin": [["A Reconfigurable Logic Machine for Fast Event-Driven Simulation", ["Jerry Bauer", "Michael Bershteyn", "Ian Kaplan", "Paul Vyedin"], "https://doi.org/10.1145/277044.277214", "dac", 1998]], "Victor Kim": [["Parallel Algorithms for Power Estimation", ["Victor Kim", "Prithviraj Banerjee"], "https://doi.org/10.1145/277044.277215", "dac", 1998]], "Qinru Qiu": [["Maximum Power Estimation Using the Limiting Distributions of Extreme Order Statistics", ["Qinru Qiu", "Qing Wu", "Massoud Pedram"], "https://doi.org/10.1145/277044.277217", "dac", 1998]], "Qing Wu": [["Maximum Power Estimation Using the Limiting Distributions of Extreme Order Statistics", ["Qinru Qiu", "Qing Wu", "Massoud Pedram"], "https://doi.org/10.1145/277044.277217", "dac", 1998]], "Byunggyu Kwak": [["An Optimization-Based Error Calculation for Statistical Power Estimation of CMOS Logic Circuits", ["Byunggyu Kwak", "Eun Sei Park"], "https://doi.org/10.1145/277044.277218", "dac", 1998]], "Eun Sei Park": [["An Optimization-Based Error Calculation for Statistical Power Estimation of CMOS Logic Circuits", ["Byunggyu Kwak", "Eun Sei Park"], "https://doi.org/10.1145/277044.277218", "dac", 1998]], "Rajeev Murgai": [["Using Complementation and Resequencing to Minimize Transitions", ["Rajeev Murgai", "Masahiro Fujita", "Arlindo L. Oliveira"], "https://doi.org/10.1145/277044.277219", "dac", 1998]], "Masahiro Fujita": [["Using Complementation and Resequencing to Minimize Transitions", ["Rajeev Murgai", "Masahiro Fujita", "Arlindo L. Oliveira"], "https://doi.org/10.1145/277044.277219", "dac", 1998]], "Arlindo L. Oliveira": [["Using Complementation and Resequencing to Minimize Transitions", ["Rajeev Murgai", "Masahiro Fujita", "Arlindo L. Oliveira"], "https://doi.org/10.1145/277044.277219", "dac", 1998], ["Finite State Machine Decomposition For Low Power", ["Jose C. Monteiro", "Arlindo L. Oliveira"], "https://doi.org/10.1145/277044.277235", "dac", 1998]], "Jason Helge Anderson": [["Technology Mapping for Large Complex PLDs", ["Jason Helge Anderson", "Stephen Dean Brown"], "https://doi.org/10.1145/277044.277220", "dac", 1998]], "Songjie Xu": [["Delay-Optimal Technology Mapping for FPGAs with Heterogeneous LUTs", ["Jason Cong", "Songjie Xu"], "https://doi.org/10.1145/277044.277221", "dac", 1998]], "Madhukar R. Korupolu": [["Exact Tree-based FPGA Technology Mapping for Logic Blocks with Independent LUTs", ["Madhukar R. Korupolu", "K. K. Lee", "D. F. Wong"], "https://doi.org/10.1145/277044.277222", "dac", 1998]], "K. K. Lee": [["Exact Tree-based FPGA Technology Mapping for Logic Blocks with Independent LUTs", ["Madhukar R. Korupolu", "K. K. Lee", "D. F. Wong"], "https://doi.org/10.1145/277044.277222", "dac", 1998]], "Jie-Hong Roland Jiang": [["Compatible Class Encoding in Hyper-Function Decomposition for FPGA Synthesis", ["Jie-Hong Roland Jiang", "Jing-Yang Jou", "Juinn-Dar Huang"], "https://doi.org/10.1145/277044.277223", "dac", 1998]], "Jing-Yang Jou": [["Compatible Class Encoding in Hyper-Function Decomposition for FPGA Synthesis", ["Jie-Hong Roland Jiang", "Jing-Yang Jou", "Juinn-Dar Huang"], "https://doi.org/10.1145/277044.277223", "dac", 1998]], "Juinn-Dar Huang": [["Compatible Class Encoding in Hyper-Function Decomposition for FPGA Synthesis", ["Jie-Hong Roland Jiang", "Jing-Yang Jou", "Juinn-Dar Huang"], "https://doi.org/10.1145/277044.277223", "dac", 1998]], "Balakrishna Kumthekar": [["In-Place Power Optimization for LUT-Based FPGAs", ["Balakrishna Kumthekar", "Luca Benini", "Enrico Macii", "Fabio Somenzi"], "https://doi.org/10.1145/277044.277224", "dac", 1998]], "Enrico Macii": [["In-Place Power Optimization for LUT-Based FPGAs", ["Balakrishna Kumthekar", "Luca Benini", "Enrico Macii", "Fabio Somenzi"], "https://doi.org/10.1145/277044.277224", "dac", 1998], ["Computational Kernels and their Application to Sequential Power Optimization", ["Luca Benini", "Giovanni De Micheli", "Antonio Lioy", "Enrico Macii", "Giuseppe Odasso", "Massimo Poncino"], "https://doi.org/10.1145/277044.277237", "dac", 1998]], "Jan-Min Hwang": [["A Re-engineering Approach to Low Power FPGA Design Using SPFD", ["Jan-Min Hwang", "Feng-Yi Chiang", "TingTing Hwang"], "https://doi.org/10.1145/277044.277225", "dac", 1998]], "Feng-Yi Chiang": [["A Re-engineering Approach to Low Power FPGA Design Using SPFD", ["Jan-Min Hwang", "Feng-Yi Chiang", "TingTing Hwang"], "https://doi.org/10.1145/277044.277225", "dac", 1998]], "TingTing Hwang": [["A Re-engineering Approach to Low Power FPGA Design Using SPFD", ["Jan-Min Hwang", "Feng-Yi Chiang", "TingTing Hwang"], "https://doi.org/10.1145/277044.277225", "dac", 1998]], "Michael K. Gowan": [["Power Considerations in the Design of the Alpha 21264 Microprocessor", ["Michael K. Gowan", "Larry L. Biro", "Daniel B. Jackson"], "https://doi.org/10.1145/277044.277226", "dac", 1998]], "Larry L. Biro": [["Power Considerations in the Design of the Alpha 21264 Microprocessor", ["Michael K. Gowan", "Larry L. Biro", "Daniel B. Jackson"], "https://doi.org/10.1145/277044.277226", "dac", 1998]], "Daniel B. Jackson": [["Power Considerations in the Design of the Alpha 21264 Microprocessor", ["Michael K. Gowan", "Larry L. Biro", "Daniel B. Jackson"], "https://doi.org/10.1145/277044.277226", "dac", 1998]], "Vivek Tiwari": [["Reducing Power in High-Performance Microprocessors", ["Vivek Tiwari", "Deo Singh", "Suresh Rajgopal", "Gaurav Mehta", "Rakesh Patel", "Franklin Baez"], "https://doi.org/10.1145/277044.277227", "dac", 1998]], "Deo Singh": [["Reducing Power in High-Performance Microprocessors", ["Vivek Tiwari", "Deo Singh", "Suresh Rajgopal", "Gaurav Mehta", "Rakesh Patel", "Franklin Baez"], "https://doi.org/10.1145/277044.277227", "dac", 1998]], "Suresh Rajgopal": [["Reducing Power in High-Performance Microprocessors", ["Vivek Tiwari", "Deo Singh", "Suresh Rajgopal", "Gaurav Mehta", "Rakesh Patel", "Franklin Baez"], "https://doi.org/10.1145/277044.277227", "dac", 1998]], "Gaurav Mehta": [["Reducing Power in High-Performance Microprocessors", ["Vivek Tiwari", "Deo Singh", "Suresh Rajgopal", "Gaurav Mehta", "Rakesh Patel", "Franklin Baez"], "https://doi.org/10.1145/277044.277227", "dac", 1998]], "Rakesh Patel": [["Reducing Power in High-Performance Microprocessors", ["Vivek Tiwari", "Deo Singh", "Suresh Rajgopal", "Gaurav Mehta", "Rakesh Patel", "Franklin Baez"], "https://doi.org/10.1145/277044.277227", "dac", 1998]], "Franklin Baez": [["Reducing Power in High-Performance Microprocessors", ["Vivek Tiwari", "Deo Singh", "Suresh Rajgopal", "Gaurav Mehta", "Rakesh Patel", "Franklin Baez"], "https://doi.org/10.1145/277044.277227", "dac", 1998]], "Ravi Vaidyanathan": [["Design and Analysis of Power Distribution Networks in PowerPC Microprocessors", ["Abhijit Dharchoudhury", "Rajendran Panda", "David T. Blaauw", "Ravi Vaidyanathan", "Bogdan Tutuianu", "David Bearden"], "https://doi.org/10.1145/277044.277229", "dac", 1998]], "Bogdan Tutuianu": [["Design and Analysis of Power Distribution Networks in PowerPC Microprocessors", ["Abhijit Dharchoudhury", "Rajendran Panda", "David T. Blaauw", "Ravi Vaidyanathan", "Bogdan Tutuianu", "David Bearden"], "https://doi.org/10.1145/277044.277229", "dac", 1998]], "David Bearden": [["Design and Analysis of Power Distribution Networks in PowerPC Microprocessors", ["Abhijit Dharchoudhury", "Rajendran Panda", "David T. Blaauw", "Ravi Vaidyanathan", "Bogdan Tutuianu", "David Bearden"], "https://doi.org/10.1145/277044.277229", "dac", 1998]], "Gregory Steele": [["Full-Chip Verification Methods for DSM Power Distribution Systems", ["Gregory Steele", "David Overhauser", "Steffen Rochel", "Syed Zakir Hussain"], "https://doi.org/10.1145/277044.277231", "dac", 1998]], "David Overhauser": [["Full-Chip Verification Methods for DSM Power Distribution Systems", ["Gregory Steele", "David Overhauser", "Steffen Rochel", "Syed Zakir Hussain"], "https://doi.org/10.1145/277044.277231", "dac", 1998]], "Steffen Rochel": [["Full-Chip Verification Methods for DSM Power Distribution Systems", ["Gregory Steele", "David Overhauser", "Steffen Rochel", "Syed Zakir Hussain"], "https://doi.org/10.1145/277044.277231", "dac", 1998]], "Syed Zakir Hussain": [["Full-Chip Verification Methods for DSM Power Distribution Systems", ["Gregory Steele", "David Overhauser", "Steffen Rochel", "Syed Zakir Hussain"], "https://doi.org/10.1145/277044.277231", "dac", 1998]], "Prab Varma": [["System Chip Test Challenges, Are There Solutions Today? (Panel)", ["Prab Varma"], "https://doi.org/10.1145/277044.277232", "dac", 1998]], "Yervant Zorian": [["System-Chip Test Strategies (Tutorial)", ["Yervant Zorian"], "https://doi.org/10.1145/277044.277234", "dac", 1998]], "Jose C. Monteiro": [["Finite State Machine Decomposition For Low Power", ["Jose C. Monteiro", "Arlindo L. Oliveira"], "https://doi.org/10.1145/277044.277235", "dac", 1998]], "Antonio Lioy": [["Computational Kernels and their Application to Sequential Power Optimization", ["Luca Benini", "Giovanni De Micheli", "Antonio Lioy", "Enrico Macii", "Giuseppe Odasso", "Massimo Poncino"], "https://doi.org/10.1145/277044.277237", "dac", 1998]], "Giuseppe Odasso": [["Computational Kernels and their Application to Sequential Power Optimization", ["Luca Benini", "Giovanni De Micheli", "Antonio Lioy", "Enrico Macii", "Giuseppe Odasso", "Massimo Poncino"], "https://doi.org/10.1145/277044.277237", "dac", 1998]], "Massimo Poncino": [["Computational Kernels and their Application to Sequential Power Optimization", ["Luca Benini", "Giovanni De Micheli", "Antonio Lioy", "Enrico Macii", "Giuseppe Odasso", "Massimo Poncino"], "https://doi.org/10.1145/277044.277237", "dac", 1998]], "Andrew Seawright": [["Partitioning and Optimizing Controllers Synthesized from Hierarchical High-Level Descriptions", ["Andrew Seawright", "Wolfgang Meyer"], "https://doi.org/10.1145/277044.277239", "dac", 1998]], "Wolfgang Meyer": [["Partitioning and Optimizing Controllers Synthesized from Hierarchical High-Level Descriptions", ["Andrew Seawright", "Wolfgang Meyer"], "https://doi.org/10.1145/277044.277239", "dac", 1998]], "Andrew B. Kahng": [["Watermarking Techniques for Intellectual Property Protection", ["Andrew B. Kahng", "John Lach", "William H. Mangione-Smith", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277240", "dac", 1998], ["Robust IP Watermarking Methodologies for Physical Design", ["Andrew B. Kahng", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277241", "dac", 1998]], "John Lach": [["Watermarking Techniques for Intellectual Property Protection", ["Andrew B. Kahng", "John Lach", "William H. Mangione-Smith", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277240", "dac", 1998]], "Stefanus Mantik": [["Watermarking Techniques for Intellectual Property Protection", ["Andrew B. Kahng", "John Lach", "William H. Mangione-Smith", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277240", "dac", 1998], ["Robust IP Watermarking Methodologies for Physical Design", ["Andrew B. Kahng", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277241", "dac", 1998]], "Igor L. Markov": [["Watermarking Techniques for Intellectual Property Protection", ["Andrew B. Kahng", "John Lach", "William H. Mangione-Smith", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277240", "dac", 1998], ["Robust IP Watermarking Methodologies for Physical Design", ["Andrew B. Kahng", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277241", "dac", 1998]], "Paul Tucker": [["Watermarking Techniques for Intellectual Property Protection", ["Andrew B. Kahng", "John Lach", "William H. Mangione-Smith", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277240", "dac", 1998], ["Robust IP Watermarking Methodologies for Physical Design", ["Andrew B. Kahng", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277241", "dac", 1998]], "Huijuan Wang": [["Watermarking Techniques for Intellectual Property Protection", ["Andrew B. Kahng", "John Lach", "William H. Mangione-Smith", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277240", "dac", 1998], ["Robust IP Watermarking Methodologies for Physical Design", ["Andrew B. Kahng", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277241", "dac", 1998]], "Gregory Wolfe": [["Watermarking Techniques for Intellectual Property Protection", ["Andrew B. Kahng", "John Lach", "William H. Mangione-Smith", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277240", "dac", 1998], ["Robust IP Watermarking Methodologies for Physical Design", ["Andrew B. Kahng", "Stefanus Mantik", "Igor L. Markov", "Miodrag Potkonjak", "Paul Tucker", "Huijuan Wang", "Gregory Wolfe"], "https://doi.org/10.1145/277044.277241", "dac", 1998]], "Scott Hauck": [["Data Security for Web-based CAD", ["Scott Hauck", "Stephen Knol"], "https://doi.org/10.1145/277044.277242", "dac", 1998]], "Stephen Knol": [["Data Security for Web-based CAD", ["Scott Hauck", "Stephen Knol"], "https://doi.org/10.1145/277044.277242", "dac", 1998]], "Ulrich Holtmann": [["Design of a SPDIF Receiver Using Protocol Compiler", ["Ulrich Holtmann", "Peter Blinzer"], "https://doi.org/10.1145/277044.277243", "dac", 1998]], "Peter Blinzer": [["Design of a SPDIF Receiver Using Protocol Compiler", ["Ulrich Holtmann", "Peter Blinzer"], "https://doi.org/10.1145/277044.277243", "dac", 1998]], "Jin-Hyuk Yang": [["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", "dac", 1998]], "Byoung-Woon Kim": [["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", "dac", 1998]], "Sang-Jun Nam": [["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", "dac", 1998]], "Jang-Ho Cho": [["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", "dac", 1998]], "Sung-Won Seo": [["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", "dac", 1998]], "Chang-Ho Ryu": [["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", "dac", 1998]], "Young-Su Kwon": [["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", "dac", 1998]], "Dae-Hyun Lee": [["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", "dac", 1998]], "Jong-Yeol Lee": [["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", "dac", 1998]], "Jong-Sun Kim": [["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", "dac", 1998]], "Hyun-Dhong Yoon": [["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", "dac", 1998]], "Jae-Yeol Kim": [["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", "dac", 1998]], "Kun-Moo Lee": [["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", "dac", 1998]], "Chan-Soo Hwang": [["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", "dac", 1998]], "In-Hyung Kim": [["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", "dac", 1998]], "Jun Sung Kim": [["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", "dac", 1998]], "Kwang-Il Park": [["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", "dac", 1998]], "Kyu Ho Park": [["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", "dac", 1998]], "Yong Hoon Lee": [["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", "dac", 1998]], "Seung Ho Hwang": [["MetaCore: An Application Specific DSP Development System", ["Jin-Hyuk Yang", "Byoung-Woon Kim", "Sang-Jun Nam", "Jang-Ho Cho", "Sung-Won Seo", "Chang-Ho Ryu", "Young-Su Kwon", "Dae-Hyun Lee", "Jong-Yeol Lee", "Jong-Sun Kim", "Hyun-Dhong Yoon", "Jae-Yeol Kim", "Kun-Moo Lee", "Chan-Soo Hwang", "In-Hyung Kim", "Jun Sung Kim", "Kwang-Il Park", "Kyu Ho Park", "Yong Hoon Lee", "Seung Ho Hwang", "In-Cheol Park", "Chong-Min Kyung"], "https://doi.org/10.1145/277044.277247", "dac", 1998]], "Tullio Cuatto": [["A Case Study in Embedded System Design: An Engine Control Unit", ["Tullio Cuatto", "Claudio Passerone", "Luciano Lavagno", "Attila Jurecska", "Antonino Damiano", "Claudio Sansoe", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/277044.277248", "dac", 1998]], "Claudio Passerone": [["A Case Study in Embedded System Design: An Engine Control Unit", ["Tullio Cuatto", "Claudio Passerone", "Luciano Lavagno", "Attila Jurecska", "Antonino Damiano", "Claudio Sansoe", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/277044.277248", "dac", 1998]], "Attila Jurecska": [["A Case Study in Embedded System Design: An Engine Control Unit", ["Tullio Cuatto", "Claudio Passerone", "Luciano Lavagno", "Attila Jurecska", "Antonino Damiano", "Claudio Sansoe", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/277044.277248", "dac", 1998]], "Antonino Damiano": [["A Case Study in Embedded System Design: An Engine Control Unit", ["Tullio Cuatto", "Claudio Passerone", "Luciano Lavagno", "Attila Jurecska", "Antonino Damiano", "Claudio Sansoe", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/277044.277248", "dac", 1998]], "Claudio Sansoe": [["A Case Study in Embedded System Design: An Engine Control Unit", ["Tullio Cuatto", "Claudio Passerone", "Luciano Lavagno", "Attila Jurecska", "Antonino Damiano", "Claudio Sansoe", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/277044.277248", "dac", 1998]], "Thomas W. Albrecht": [["HW/SW CoVerification Performance Estimation and Benchmark for a 24 Embedded RISC Core Design", ["Thomas W. Albrecht", "Johann Notbauer", "Stefan Rohringer"], "https://doi.org/10.1145/277044.277250", "dac", 1998]], "Johann Notbauer": [["HW/SW CoVerification Performance Estimation and Benchmark for a 24 Embedded RISC Core Design", ["Thomas W. Albrecht", "Johann Notbauer", "Stefan Rohringer"], "https://doi.org/10.1145/277044.277250", "dac", 1998]], "Stefan Rohringer": [["HW/SW CoVerification Performance Estimation and Benchmark for a 24 Embedded RISC Core Design", ["Thomas W. Albrecht", "Johann Notbauer", "Stefan Rohringer"], "https://doi.org/10.1145/277044.277250", "dac", 1998]], "Daniel Gajski": [["System-level exploration with SpecSyn", ["Daniel Gajski", "Frank Vahid", "Sanjiv Narayan", "Jie Gong"], "https://doi.org/10.1145/277044.277252", "dac", 1998]], "Frank Vahid": [["System-level exploration with SpecSyn", ["Daniel Gajski", "Frank Vahid", "Sanjiv Narayan", "Jie Gong"], "https://doi.org/10.1145/277044.277252", "dac", 1998]], "Sanjiv Narayan": [["System-level exploration with SpecSyn", ["Daniel Gajski", "Frank Vahid", "Sanjiv Narayan", "Jie Gong"], "https://doi.org/10.1145/277044.277252", "dac", 1998]], "Jie Gong": [["System-level exploration with SpecSyn", ["Daniel Gajski", "Frank Vahid", "Sanjiv Narayan", "Jie Gong"], "https://doi.org/10.1145/277044.277252", "dac", 1998]]}