This is the HDL and Source Code for a Cortex-M0 SoC on an FPGA
