# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Lab10_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/altera/13.0sp1/Clock.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Clock
# -- Compiling architecture clock_div of Clock
# vcom -93 -work work {C:/altera/13.0sp1/Vhdl1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Vhdl1
# -- Compiling architecture RTL of Vhdl1
# vcom -93 -work work {C:/altera/13.0sp1/counter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity counter
# -- Compiling architecture updown_counter of counter
# 
wave create -pattern none -portmode in -language vhdl /clock/clk_50MHz
# clock
wave create -pattern none -portmode out -language vhdl /clock/clk_1Hz
# clock
wave create -pattern none -portmode in -language vhdl /counter/pressed
# counter
wave create -pattern none -portmode in -language vhdl /counter/rst
# counter
wave create -pattern none -portmode in -language vhdl /counter/up_down
# counter
wave create -pattern none -portmode out -language vhdl -range 3 0 /counter/counts
# counter
