QuestaSim-64 qrun 2024.3_1 Utility 2024.10 Oct 17 2024
Start time: 03:45:08 on Apr 10,2025
qrun -batch -access=rw+/. -uvmhome uvm-1.2 -timescale 1ns/1ns -mfcu design.sv testbench.sv "+access+r+w" -do " run -all; exit" 
Creating library 'qrun.out/work'.
Mapping library 'mtiUvm' to 'qrun.out/work'.
QuestaSim-64 vlog 2024.3_1 Compiler 2024.10 Oct 17 2024
Start time: 03:45:08 on Apr 10,2025
vlog -timescale 1ns/1ns -mfcu -ccflags "-Wno-missing-declarations" -ccflags "-Wno-maybe-uninitialized" -ccflags "-Wno-return-type" -ccflags "-DQUESTA" /usr/share/questa/questasim/verilog_src/uvm-1.2/src/dpi/uvm_dpi.cc /usr/share/questa/questasim/verilog_src/uvm-1.2/src/uvm_pkg.sv /usr/share/questa/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv design.sv testbench.sv -work qrun.out/work "+incdir+/usr/share/questa/questasim/verilog_src/uvm-1.2/src" -statslog qrun.out/stats_log -writesessionid "+qrun.out/top_dus" -csession=incr 
-- Compiling package uvm_pkg (uvm-1.2 Built-in)
-- Compiling package questa_uvm_pkg
-- Importing package uvm_pkg (uvm-1.2 Built-in)
-- Compiling module top
-- Compiling package uvm_pkg_sv_unit
-- Importing package uvm_pkg (uvm-1.2 Built-in)
** Warning: ral.sv(150): (vlog-8386) An enum variable 'rw.kind' of type 'uvm_access_e' may only be assigned the same enum typed variable or one of its values. Value 'tr.pwrite?1:0' requires an explicit cast.
-- Compiling interface apb_if
-- Compiling module tb

Top level modules:
	tb
-- Compiling DPI/PLI C++ file /usr/share/questa/questasim/verilog_src/uvm-1.2/src/dpi/uvm_dpi.cc

In file included from /usr/share/questa/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl.c:27,
                 from /usr/share/questa/questasim/verilog_src/uvm-1.2/src/dpi/uvm_dpi.cc:37:
/usr/share/questa/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c: In function 'int uvm_is_vhdl_path(char*)':
/usr/share/questa/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:90:12: warning: 'char* strncpy(char*, const char*, size_t)' specified bound depends on the length of the source argument [-Wstringop-overflow=]
   90 |     strncpy(path_copy, path, path_len);
      |     ~~~~~~~^~~~~~~~~~~~~~~~~~~~~~~~~~~
/usr/share/questa/questasim/verilog_src/uvm-1.2/src/dpi/uvm_hdl_questa.c:72:20: note: length computed here
   72 |   path_len = strlen(path);
      |              ~~~~~~^~~~~~

End time: 03:45:12 on Apr 10,2025, Elapsed time: 0:00:04
Errors: 0, Warnings: 1
QuestaSim-64 vopt 2024.3_1 Compiler 2024.10 Oct 17 2024
Start time: 03:45:12 on Apr 10,2025
vopt -access=rw+/. -timescale 1ns/1ns -mfcu -findtoplevels qrun.out/work+1+ -work qrun.out/work -statslog qrun.out/stats_log -csession=incr -o qrun_opt -csessionid=2 

Top level modules:
	tb

Analyzing design...
-- Loading module tb
-- Loading package questa_uvm_pkg
-- Loading interface apb_if
-- Loading module top
Optimizing 7 design-units (inlining 2/3 module instances):
-- Optimizing package uvm_pkg (uvm-1.2 Built-in)(fast)
-- Optimizing package questa_uvm_pkg(fast)
-- Optimizing package uvm_pkg_sv_unit(fast)
** Warning: apb_drv.sv(16): (vopt-2240) Treating stand-alone use of function 'get' as an implicit VOID cast.
-- Inlining interface apb_if(fast__2)
-- Inlining module top(fast)
-- Optimizing module tb(fast)
-- Optimizing interface apb_if(fast)
Optimized design name is qrun_opt
End time: 03:45:19 on Apr 10,2025, Elapsed time: 0:00:07
Errors: 0, Warnings: 1
# vsim -batch "+access+r+w" -lib qrun.out/work -do " run -all; exit" -statslog qrun.out/stats_log qrun_opt -appendlog -l qrun.log 
# Start time: 03:45:19 on Apr 10,2025
# Loading /tmp/unknown@247987e90709_dpi_51/linux_x86_64_gcc-10.3.0/export_tramp.so
# //  Questa Sim-64
# //  Version 2024.3_1 linux_x86_64 Oct 17 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.apb_if(fast)
# Loading work.uvm_pkg(fast)
# Loading work.uvm_pkg_sv_unit(fast)
# Loading work.questa_uvm_pkg(fast)
# Loading work.tb(fast)
# ** Warning: (vsim-8386) Illegal assignment to type 'enum int uvm_pkg::uvm_access_e' from type 'bit signed[31:0]': An enum variable may only be assigned the same enum typed variable or one of its values.
#    Time: 0 ns  Iteration: 0  Region: /uvm_pkg_sv_unit File: ral.sv Line: 150
# Compiling /tmp/unknown@247987e90709_dpi_51/linux_x86_64_gcc-10.3.0/exportwrapper.c
# Loading /tmp/unknown@247987e90709_dpi_51/linux_x86_64_gcc-10.3.0/vsim_auto_compile.so
# 
# run -all
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO /usr/share/questa/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO /usr/share/questa/questasim/verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test apb_test...
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean recording_detail
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean recording_detail
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean recording_detail
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean recording_detail
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/base/uvm_spell_chkr.svh(123) @ 0: reporter [UVM/CONFIGDB/SPELLCHK] include_coverage not located, did you mean recording_detail
# UVM_INFO apb_test.sv(22) @ 0: uvm_test_top [TEST] -------------------------------------------------------------------------
# Name                       Type                               Size  Value
# -------------------------------------------------------------------------
# uvm_test_top               apb_test                           -     @360 
#   env                      apb_env                            -     @372 
#     agent                  apb_agent                          -     @386 
#       drv                  apb_drv                            -     @587 
#         rsp_port           uvm_analysis_port                  -     @604 
#         seq_item_port      uvm_seq_item_pull_port             -     @595 
#       mon                  apb_mon                            -     @613 
#         mon_ap             uvm_analysis_port                  -     @630 
#       sqr                  apb_sqr                            -     @464 
#         rsp_export         uvm_analysis_export                -     @472 
#         seq_item_export    uvm_seq_item_pull_imp              -     @578 
#         arbitration_queue  array                              0     -    
#         lock_queue         array                              0     -    
#         num_last_reqs      integral                           32    'd1  
#         num_last_rsps      integral                           32    'd1  
#     predictor_inst         uvm_reg_predictor #(apb_seq_item)  -     @405 
#       bus_in               uvm_analysis_imp                   -     @413 
#       reg_ap               uvm_analysis_port                  -     @422 
#     scb                    apb_scb                            -     @397 
#       recv                 uvm_analysis_imp                   -     @645 
# -------------------------------------------------------------------------
# 
# UVM_INFO apb_seq.sv(101) @ 0: uvm_test_top.env.agent.sqr@@seq [[SEQ]:] set ctrl_register -> Desired Value: 1 & Mirrored Value: 0 
# UVM_INFO apb_drv.sv(46) @ 30: uvm_test_top.env.agent.drv [driver Write ] WDATA =1 ADDR : 0
# UVM_INFO apb_mon.sv(38) @ 70: uvm_test_top.env.agent.mon [MONITOR]  Write WDATA : 1 ADDR : 0
# UVM_INFO apb_scb.sv(24) @ 70: uvm_test_top.env.scb [SCO] DATA Stored Addr : 0 Data :1
# ----------------------------------------------------------------
# UVM_INFO apb_seq.sv(105) @ 70: uvm_test_top.env.agent.sqr@@seq [[SEQ]:] update ctrl_register -> Desired Value: 1 & Mirrored Value: 1 
# UVM_INFO apb_mon.sv(45) @ 150: uvm_test_top.env.agent.mon [MONITOR]  Read  ADDR : 0 RDATA : 1
# UVM_INFO apb_scb.sv(32) @ 150: uvm_test_top.env.scb [SCO] Test Passed -> Addr : 0 tempData :1 prdata=1
# ----------------------------------------------------------------
# UVM_INFO apb_drv.sv(72) @ 150: uvm_test_top.env.agent.drv [driver Read]  ADDR : 0
# UVM_INFO apb_seq.sv(109) @ 170: uvm_test_top.env.agent.sqr@@seq [[SEQ]:] mirror ctrl_register -> Desired Value: 1 & Mirrored Value: 1
# UVM_INFO apb_mon.sv(45) @ 190: uvm_test_top.env.agent.mon [MONITOR]  Read  ADDR : 0 RDATA : 1
# UVM_INFO apb_scb.sv(32) @ 190: uvm_test_top.env.scb [SCO] Test Passed -> Addr : 0 tempData :1 prdata=1
# ----------------------------------------------------------------
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/base/uvm_objection.svh(1270) @ 270: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO /usr/share/questa/questasim/verilog_src/uvm-1.2/src/base/uvm_report_server.svh(847) @ 270: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   22
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [MONITOR]     3
# [Questa UVM]     2
# [RNTST]     1
# [SCO]     3
# [TEST]     1
# [TEST_DONE]     1
# [UVM/CONFIGDB/SPELLCHK]     5
# [UVM/RELNOTES]     1
# [[SEQ]:]     3
# [driver Read]     1
# [driver Write ]     1
# 
# ** Note: $finish    : /usr/share/questa/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 270 ns  Iteration: 68  Instance: /tb
# End time: 03:45:22 on Apr 10,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
End time: 03:45:22 on Apr 10,2025, Elapsed time: 0:00:14
*** Summary *********************************************
    qrun: Errors:   0, Warnings:   0
    vlog: Errors:   0, Warnings:   1
    vopt: Errors:   0, Warnings:   1
    vsim: Errors:   0, Warnings:   1
  Totals: Errors:   0, Warnings:   3
