{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1456059550559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1456059550561 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 21 12:59:10 2016 " "Processing started: Sun Feb 21 12:59:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1456059550561 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1456059550561 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile_32_by_32 -c regfile_32_by_32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off regfile_32_by_32 -c regfile_32_by_32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1456059550562 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1456059550820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/mips/one_cycle/utils/register_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/mips/one_cycle/utils/register_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_32-rtl " "Found design unit 1: register_32-rtl" {  } { { "../utils/register_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/register_32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456059551397 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_32 " "Found entity 1: register_32" {  } { { "../utils/register_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/register_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456059551397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456059551397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/mips/one_cycle/utils/mux_32_to_1_by_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/mips/one_cycle/utils/mux_32_to_1_by_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32_to_1_by_32-rtl " "Found design unit 1: mux_32_to_1_by_32-rtl" {  } { { "../utils/mux_32_to_1_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/mux_32_to_1_by_32.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456059551399 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32_to_1_by_32 " "Found entity 1: mux_32_to_1_by_32" {  } { { "../utils/mux_32_to_1_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/mux_32_to_1_by_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456059551399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456059551399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/mips/one_cycle/utils/decoder_5_to_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/sebsikora/altera/projects/mips/one_cycle/utils/decoder_5_to_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_5_to_32-rtl " "Found design unit 1: decoder_5_to_32-rtl" {  } { { "../utils/decoder_5_to_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/decoder_5_to_32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456059551400 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_5_to_32 " "Found entity 1: decoder_5_to_32" {  } { { "../utils/decoder_5_to_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/decoder_5_to_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456059551400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456059551400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_32_by_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile_32_by_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile_32_by_32-rtl " "Found design unit 1: regfile_32_by_32-rtl" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456059551403 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile_32_by_32 " "Found entity 1: regfile_32_by_32" {  } { { "regfile_32_by_32.vhd" "" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1456059551403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1456059551403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile_32_by_32 " "Elaborating entity \"regfile_32_by_32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1456059551478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5_to_32 decoder_5_to_32:decoder " "Elaborating entity \"decoder_5_to_32\" for hierarchy \"decoder_5_to_32:decoder\"" {  } { { "regfile_32_by_32.vhd" "decoder" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456059551601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_32 register_32:register_0 " "Elaborating entity \"register_32\" for hierarchy \"register_32:register_0\"" {  } { { "regfile_32_by_32.vhd" "register_0" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456059551614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_to_1_by_32 mux_32_to_1_by_32:read_mux_1 " "Elaborating entity \"mux_32_to_1_by_32\" for hierarchy \"mux_32_to_1_by_32:read_mux_1\"" {  } { { "regfile_32_by_32.vhd" "read_mux_1" { Text "/home/sebsikora/altera/projects/mips/one_cycle/regfile/regfile_32_by_32.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1456059551651 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "decoder_5_to_32:decoder\|Ram0 " "RAM logic \"decoder_5_to_32:decoder\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "../utils/decoder_5_to_32.vhd" "Ram0" { Text "/home/sebsikora/altera/projects/mips/one_cycle/utils/decoder_5_to_32.vhd" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1456059552036 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1456059552036 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1456059554697 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1456059554697 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2528 " "Implemented 2528 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1456059554951 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1456059554951 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2416 " "Implemented 2416 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1456059554951 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1456059554951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "737 " "Peak virtual memory: 737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1456059554965 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 21 12:59:14 2016 " "Processing ended: Sun Feb 21 12:59:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1456059554965 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1456059554965 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1456059554965 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1456059554965 ""}
