{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679111912186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679111912192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 18 05:58:32 2023 " "Processing started: Sat Mar 18 05:58:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679111912192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679111912192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4Quartus -c lab4Quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4Quartus -c lab4Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679111912192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679111912589 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679111912589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmpn301/lab4/partd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cmpn301/lab4/partd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 partD-arc " "Found design unit 1: partD-arc" {  } { { "../partD.vhd" "" { Text "E:/CMPN301/Lab4/partD.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921338 ""} { "Info" "ISGN_ENTITY_NAME" "1 partD " "Found entity 1: partD" {  } { { "../partD.vhd" "" { Text "E:/CMPN301/Lab4/partD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679111921338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmpn301/lab4/partc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cmpn301/lab4/partc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 partC-arc " "Found design unit 1: partC-arc" {  } { { "../partC.vhd" "" { Text "E:/CMPN301/Lab4/partC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921340 ""} { "Info" "ISGN_ENTITY_NAME" "1 partC " "Found entity 1: partC" {  } { { "../partC.vhd" "" { Text "E:/CMPN301/Lab4/partC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679111921340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmpn301/lab4/partb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cmpn301/lab4/partb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 partB-arc " "Found design unit 1: partB-arc" {  } { { "../partB.vhd" "" { Text "E:/CMPN301/Lab4/partB.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921342 ""} { "Info" "ISGN_ENTITY_NAME" "1 partB " "Found entity 1: partB" {  } { { "../partB.vhd" "" { Text "E:/CMPN301/Lab4/partB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679111921342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmpn301/lab4/parta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cmpn301/lab4/parta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 partA-arc " "Found design unit 1: partA-arc" {  } { { "../partA.vhd" "" { Text "E:/CMPN301/Lab4/partA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921344 ""} { "Info" "ISGN_ENTITY_NAME" "1 partA " "Found entity 1: partA" {  } { { "../partA.vhd" "" { Text "E:/CMPN301/Lab4/partA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679111921344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmpn301/lab4/mux_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cmpn301/lab4/mux_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4x1-ARC_BY_2X1_MUXES " "Found design unit 1: mux_4x1-ARC_BY_2X1_MUXES" {  } { { "../mux_4x1.vhd" "" { Text "E:/CMPN301/Lab4/mux_4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921346 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "../mux_4x1.vhd" "" { Text "E:/CMPN301/Lab4/mux_4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679111921346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmpn301/lab4/mux_2x1_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cmpn301/lab4/mux_2x1_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2X1_GENERIC-ARC " "Found design unit 1: MUX_2X1_GENERIC-ARC" {  } { { "../MUX_2X1_GENERIC.vhd" "" { Text "E:/CMPN301/Lab4/MUX_2X1_GENERIC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921347 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2X1_GENERIC " "Found entity 1: MUX_2X1_GENERIC" {  } { { "../MUX_2X1_GENERIC.vhd" "" { Text "E:/CMPN301/Lab4/MUX_2X1_GENERIC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679111921347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmpn301/lab4/mem_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cmpn301/lab4/mem_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_WB-ARC " "Found design unit 1: MEM_WB-ARC" {  } { { "../MEM_WB.vhd" "" { Text "E:/CMPN301/Lab4/MEM_WB.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921349 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "../MEM_WB.vhd" "" { Text "E:/CMPN301/Lab4/MEM_WB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679111921349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmpn301/lab4/fulladder_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cmpn301/lab4/fulladder_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder_Generic-ARC_BY_FULL_ADDER " "Found design unit 1: FullAdder_Generic-ARC_BY_FULL_ADDER" {  } { { "../FullAdder_Generic.vhd" "" { Text "E:/CMPN301/Lab4/FullAdder_Generic.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921351 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder_Generic " "Found entity 1: FullAdder_Generic" {  } { { "../FullAdder_Generic.vhd" "" { Text "E:/CMPN301/Lab4/FullAdder_Generic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679111921351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmpn301/lab4/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cmpn301/lab4/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-arc1 " "Found design unit 1: FullAdder-arc1" {  } { { "../FullAdder.vhd" "" { Text "E:/CMPN301/Lab4/FullAdder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921352 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../FullAdder.vhd" "" { Text "E:/CMPN301/Lab4/FullAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679111921352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmpn301/lab4/decoder_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cmpn301/lab4/decoder_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER_GENERIC-ARC " "Found design unit 1: DECODER_GENERIC-ARC" {  } { { "../decoder_generic.vhd" "" { Text "E:/CMPN301/Lab4/decoder_generic.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921354 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER_GENERIC " "Found entity 1: DECODER_GENERIC" {  } { { "../decoder_generic.vhd" "" { Text "E:/CMPN301/Lab4/decoder_generic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679111921354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmpn301/lab4/buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cmpn301/lab4/buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ABUFFER-ARC " "Found design unit 1: ABUFFER-ARC" {  } { { "../Buffer.vhd" "" { Text "E:/CMPN301/Lab4/Buffer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921355 ""} { "Info" "ISGN_ENTITY_NAME" "1 ABUFFER " "Found entity 1: ABUFFER" {  } { { "../Buffer.vhd" "" { Text "E:/CMPN301/Lab4/Buffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679111921355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmpn301/lab4/array_registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cmpn301/lab4/array_registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 array_registerfile-arch " "Found design unit 1: array_registerfile-arch" {  } { { "../array_RegisterFile.vhd" "" { Text "E:/CMPN301/Lab4/array_RegisterFile.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921358 ""} { "Info" "ISGN_ENTITY_NAME" "1 array_registerfile " "Found entity 1: array_registerfile" {  } { { "../array_RegisterFile.vhd" "" { Text "E:/CMPN301/Lab4/array_RegisterFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679111921358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmpn301/lab4/mytrialpackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /cmpn301/lab4/mytrialpackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MYTRIALPACKAGE " "Found design unit 1: MYTRIALPACKAGE" {  } { { "../mytrialPackage.vhd" "" { Text "E:/CMPN301/Lab4/mytrialPackage.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921361 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MYTRIALPACKAGE-body " "Found design unit 2: MYTRIALPACKAGE-body" {  } { { "../mytrialPackage.vhd" "" { Text "E:/CMPN301/Lab4/mytrialPackage.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679111921361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmpn301/lab4/ram_generic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cmpn301/lab4/ram_generic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_GENERIC-ARC " "Found design unit 1: RAM_GENERIC-ARC" {  } { { "../RAM_generic.vhd" "" { Text "E:/CMPN301/Lab4/RAM_generic.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921363 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_GENERIC " "Found entity 1: RAM_GENERIC" {  } { { "../RAM_generic.vhd" "" { Text "E:/CMPN301/Lab4/RAM_generic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679111921363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmpn301/lab4/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cmpn301/lab4/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-ARC " "Found design unit 1: PC-ARC" {  } { { "../PC.vhd" "" { Text "E:/CMPN301/Lab4/PC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921364 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC.vhd" "" { Text "E:/CMPN301/Lab4/PC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679111921364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmpn301/lab4/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cmpn301/lab4/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLLER-ZAKARIA " "Found design unit 1: CONTROLLER-ZAKARIA" {  } { { "../CONTROLLER.vhd" "" { Text "E:/CMPN301/Lab4/CONTROLLER.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921366 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER " "Found entity 1: CONTROLLER" {  } { { "../CONTROLLER.vhd" "" { Text "E:/CMPN301/Lab4/CONTROLLER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679111921366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmpn301/lab4/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cmpn301/lab4/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ARC " "Found design unit 1: ALU-ARC" {  } { { "../ALU.vhd" "" { Text "E:/CMPN301/Lab4/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921367 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU.vhd" "" { Text "E:/CMPN301/Lab4/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679111921367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmpn301/lab4/a_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cmpn301/lab4/a_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A_REGISTER-ARC_SYNCHRONOUS " "Found design unit 1: A_REGISTER-ARC_SYNCHRONOUS" {  } { { "../A_REGISTER.vhd" "" { Text "E:/CMPN301/Lab4/A_REGISTER.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921369 ""} { "Info" "ISGN_ENTITY_NAME" "1 A_REGISTER " "Found entity 1: A_REGISTER" {  } { { "../A_REGISTER.vhd" "" { Text "E:/CMPN301/Lab4/A_REGISTER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679111921369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cmpn301/lab4/integratedunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cmpn301/lab4/integratedunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IntegratedUnit-ARC " "Found design unit 1: IntegratedUnit-ARC" {  } { { "../IntegratedUnit.vhd" "" { Text "E:/CMPN301/Lab4/IntegratedUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921370 ""} { "Info" "ISGN_ENTITY_NAME" "1 IntegratedUnit " "Found entity 1: IntegratedUnit" {  } { { "../IntegratedUnit.vhd" "" { Text "E:/CMPN301/Lab4/IntegratedUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679111921370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679111921370 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IntegratedUnit " "Elaborating entity \"IntegratedUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679111921400 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tALU_COUT IntegratedUnit.vhd(119) " "Verilog HDL or VHDL warning at IntegratedUnit.vhd(119): object \"tALU_COUT\" assigned a value but never read" {  } { { "../IntegratedUnit.vhd" "" { Text "E:/CMPN301/Lab4/IntegratedUnit.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679111921401 "|IntegratedUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_component " "Elaborating entity \"PC\" for hierarchy \"PC:PC_component\"" {  } { { "../IntegratedUnit.vhd" "PC_component" { Text "E:/CMPN301/Lab4/IntegratedUnit.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679111921401 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "ALL_ONES PC.vhd(23) " "VHDL Variable Declaration warning at PC.vhd(23): used initial value expression for variable \"ALL_ONES\" because variable was never assigned a value" {  } { { "../PC.vhd" "" { Text "E:/CMPN301/Lab4/PC.vhd" 23 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1679111921402 "|IntegratedUnit|PC:PC_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_GENERIC RAM_GENERIC:Inst_Cache_Component " "Elaborating entity \"RAM_GENERIC\" for hierarchy \"RAM_GENERIC:Inst_Cache_Component\"" {  } { { "../IntegratedUnit.vhd" "Inst_Cache_Component" { Text "E:/CMPN301/Lab4/IntegratedUnit.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679111921403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_REGISTER A_REGISTER:Fetch_Decode " "Elaborating entity \"A_REGISTER\" for hierarchy \"A_REGISTER:Fetch_Decode\"" {  } { { "../IntegratedUnit.vhd" "Fetch_Decode" { Text "E:/CMPN301/Lab4/IntegratedUnit.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679111921405 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN A_REGISTER.vhd(32) " "VHDL Process Statement warning at A_REGISTER.vhd(32): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../A_REGISTER.vhd" "" { Text "E:/CMPN301/Lab4/A_REGISTER.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679111921405 "|IntegratedUnit|A_REGISTER:Fetch_Decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLLER CONTROLLER:CONT " "Elaborating entity \"CONTROLLER\" for hierarchy \"CONTROLLER:CONT\"" {  } { { "../IntegratedUnit.vhd" "CONT" { Text "E:/CMPN301/Lab4/IntegratedUnit.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679111921406 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT CONTROLLER.vhd(25) " "VHDL Process Statement warning at CONTROLLER.vhd(25): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CONTROLLER.vhd" "" { Text "E:/CMPN301/Lab4/CONTROLLER.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679111921406 "|IntegratedUnit|CONTROLLER:CONT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INPUT CONTROLLER.vhd(29) " "VHDL Process Statement warning at CONTROLLER.vhd(29): signal \"INPUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CONTROLLER.vhd" "" { Text "E:/CMPN301/Lab4/CONTROLLER.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679111921406 "|IntegratedUnit|CONTROLLER:CONT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "array_registerfile array_registerfile:register_file " "Elaborating entity \"array_registerfile\" for hierarchy \"array_registerfile:register_file\"" {  } { { "../IntegratedUnit.vhd" "register_file" { Text "E:/CMPN301/Lab4/IntegratedUnit.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679111921407 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg array_RegisterFile.vhd(48) " "VHDL Process Statement warning at array_RegisterFile.vhd(48): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../array_RegisterFile.vhd" "" { Text "E:/CMPN301/Lab4/array_RegisterFile.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679111921408 "|IntegratedUnit|array_registerfile:register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "READ_ADD1 array_RegisterFile.vhd(48) " "VHDL Process Statement warning at array_RegisterFile.vhd(48): signal \"READ_ADD1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../array_RegisterFile.vhd" "" { Text "E:/CMPN301/Lab4/array_RegisterFile.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679111921409 "|IntegratedUnit|array_registerfile:register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg array_RegisterFile.vhd(50) " "VHDL Process Statement warning at array_RegisterFile.vhd(50): signal \"reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../array_RegisterFile.vhd" "" { Text "E:/CMPN301/Lab4/array_RegisterFile.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679111921409 "|IntegratedUnit|array_registerfile:register_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "READ_ADD2 array_RegisterFile.vhd(50) " "VHDL Process Statement warning at array_RegisterFile.vhd(50): signal \"READ_ADD2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../array_RegisterFile.vhd" "" { Text "E:/CMPN301/Lab4/array_RegisterFile.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679111921409 "|IntegratedUnit|array_registerfile:register_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_REGISTER A_REGISTER:DECODE_EXECUTE_REGISTER " "Elaborating entity \"A_REGISTER\" for hierarchy \"A_REGISTER:DECODE_EXECUTE_REGISTER\"" {  } { { "../IntegratedUnit.vhd" "DECODE_EXECUTE_REGISTER" { Text "E:/CMPN301/Lab4/IntegratedUnit.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679111921410 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN A_REGISTER.vhd(32) " "VHDL Process Statement warning at A_REGISTER.vhd(32): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../A_REGISTER.vhd" "" { Text "E:/CMPN301/Lab4/A_REGISTER.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679111921410 "|IntegratedUnit|A_REGISTER:DECODE_EXECUTE_REGISTER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_instance " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_instance\"" {  } { { "../IntegratedUnit.vhd" "ALU_instance" { Text "E:/CMPN301/Lab4/IntegratedUnit.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679111921411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "partA ALU:ALU_instance\|partA:circuitA " "Elaborating entity \"partA\" for hierarchy \"ALU:ALU_instance\|partA:circuitA\"" {  } { { "../ALU.vhd" "circuitA" { Text "E:/CMPN301/Lab4/ALU.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679111921412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder_Generic ALU:ALU_instance\|partA:circuitA\|FullAdder_Generic:FA4bits_1 " "Elaborating entity \"FullAdder_Generic\" for hierarchy \"ALU:ALU_instance\|partA:circuitA\|FullAdder_Generic:FA4bits_1\"" {  } { { "../partA.vhd" "FA4bits_1" { Text "E:/CMPN301/Lab4/partA.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679111921413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ALU:ALU_instance\|partA:circuitA\|FullAdder_Generic:FA4bits_1\|FullAdder:\\FORLOOP:0:FULLADDER_I " "Elaborating entity \"FullAdder\" for hierarchy \"ALU:ALU_instance\|partA:circuitA\|FullAdder_Generic:FA4bits_1\|FullAdder:\\FORLOOP:0:FULLADDER_I\"" {  } { { "../FullAdder_Generic.vhd" "\\FORLOOP:0:FULLADDER_I" { Text "E:/CMPN301/Lab4/FullAdder_Generic.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679111921414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "partB ALU:ALU_instance\|partB:circuitB " "Elaborating entity \"partB\" for hierarchy \"ALU:ALU_instance\|partB:circuitB\"" {  } { { "../ALU.vhd" "circuitB" { Text "E:/CMPN301/Lab4/ALU.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679111921418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "partC ALU:ALU_instance\|partC:circuitC " "Elaborating entity \"partC\" for hierarchy \"ALU:ALU_instance\|partC:circuitC\"" {  } { { "../ALU.vhd" "circuitC" { Text "E:/CMPN301/Lab4/ALU.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679111921420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "partD ALU:ALU_instance\|partD:circuitD " "Elaborating entity \"partD\" for hierarchy \"ALU:ALU_instance\|partD:circuitD\"" {  } { { "../ALU.vhd" "circuitD" { Text "E:/CMPN301/Lab4/ALU.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679111921421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_REGISTER A_REGISTER:writeback_mem " "Elaborating entity \"A_REGISTER\" for hierarchy \"A_REGISTER:writeback_mem\"" {  } { { "../IntegratedUnit.vhd" "writeback_mem" { Text "E:/CMPN301/Lab4/IntegratedUnit.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679111921422 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN A_REGISTER.vhd(32) " "VHDL Process Statement warning at A_REGISTER.vhd(32): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../A_REGISTER.vhd" "" { Text "E:/CMPN301/Lab4/A_REGISTER.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679111921423 "|IntegratedUnit|A_REGISTER:writeback_mem"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLK " "bidirectional pin \"CLK\" has no driver" {  } { { "../IntegratedUnit.vhd" "" { Text "E:/CMPN301/Lab4/IntegratedUnit.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1679111921797 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1679111921797 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679111921884 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679111921884 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EN " "No output dependent on input pin \"EN\"" {  } { { "../IntegratedUnit.vhd" "" { Text "E:/CMPN301/Lab4/IntegratedUnit.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679111921902 "|IntegratedUnit|EN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "../IntegratedUnit.vhd" "" { Text "E:/CMPN301/Lab4/IntegratedUnit.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1679111921902 "|IntegratedUnit|RST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1679111921902 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679111921902 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679111921902 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1679111921902 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679111921902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679111921912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 18 05:58:41 2023 " "Processing ended: Sat Mar 18 05:58:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679111921912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679111921912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679111921912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679111921912 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679111928112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679111928119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 18 05:58:48 2023 " "Processing started: Sat Mar 18 05:58:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679111928119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1679111928119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp lab4Quartus -c lab4Quartus --netlist_type=sgate " "Command: quartus_npp lab4Quartus -c lab4Quartus --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1679111928119 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1679111928250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4539 " "Peak virtual memory: 4539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679111928280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 18 05:58:48 2023 " "Processing ended: Sat Mar 18 05:58:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679111928280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679111928280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679111928280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1679111928280 ""}
