#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000027474c0 .scope module, "trial_bench" "trial_bench" 2 1;
 .timescale 0 0;
v00000000027a7650_0 .var "I1", 0 0;
v00000000027a6c50_0 .var "enable_dir", 1 0;
RS_0000000002756238 .resolv tri, v00000000027a6cf0_0, L_00000000027a7f10;
v00000000027a8690_0 .net8 "i1", 0 0, RS_0000000002756238;  2 drivers
v00000000027a7510_0 .net "i2", 0 0, L_00000000027a7150;  1 drivers
v00000000027a84b0_0 .net "i3", 0 0, v00000000027a7010_0;  1 drivers
S_0000000002747640 .scope module, "n1" "new_switch" 2 8, 3 1 0, S_00000000027474c0;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "a"
    .port_info 1 /INOUT 1 "b"
    .port_info 2 /INPUT 2 "enable_dir"
L_00000000027b07c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000000002753d70 .functor XNOR 1, L_00000000027a6d90, L_00000000027b07c8, C4<0>, C4<0>;
L_00000000027b0810 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000000000274e6c0 .functor XNOR 1, L_00000000027a75b0, L_00000000027b0810, C4<0>, C4<0>;
L_00000000027b0858 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000000000274e4f0 .functor XNOR 1, L_00000000027a6f70, L_00000000027b0858, C4<0>, C4<0>;
L_00000000027b08a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000000027477c0 .functor XNOR 1, L_00000000027a8050, L_00000000027b08a0, C4<0>, C4<0>;
v0000000002750380_0 .net *"_s1", 0 0, L_00000000027a6d90;  1 drivers
v000000000274ff20_0 .net *"_s10", 0 0, L_000000000274e6c0;  1 drivers
o0000000002755f08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000274fc00_0 name=_s12
v00000000027502e0_0 .net *"_s14", 0 0, L_00000000027a7470;  1 drivers
o0000000002755f68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000274fde0_0 name=_s16
v0000000002750420_0 .net/2u *"_s2", 0 0, L_00000000027b07c8;  1 drivers
v000000000274fca0_0 .net *"_s21", 0 0, L_00000000027a6f70;  1 drivers
v000000000274fe80_0 .net/2u *"_s22", 0 0, L_00000000027b0858;  1 drivers
v000000000274ffc0_0 .net *"_s24", 0 0, L_000000000274e4f0;  1 drivers
v000000000274f8e0_0 .net *"_s27", 0 0, L_00000000027a8050;  1 drivers
v000000000274f520_0 .net/2u *"_s28", 0 0, L_00000000027b08a0;  1 drivers
v0000000002750060_0 .net *"_s30", 0 0, L_00000000027477c0;  1 drivers
o00000000027560e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000274f5c0_0 name=_s32
v000000000274f660_0 .net *"_s34", 0 0, L_00000000027a76f0;  1 drivers
o0000000002756148 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000000000274f700_0 name=_s36
v000000000274f7a0_0 .net *"_s4", 0 0, L_0000000002753d70;  1 drivers
v000000000274f980_0 .net *"_s7", 0 0, L_00000000027a75b0;  1 drivers
v000000000274f840_0 .net/2u *"_s8", 0 0, L_00000000027b0810;  1 drivers
v000000000274fa20_0 .net "a", 0 0, L_00000000027a7150;  alias, 1 drivers
v00000000027a8410_0 .net8 "b", 0 0, RS_0000000002756238;  alias, 2 drivers
v00000000027a73d0_0 .net "enable_dir", 1 0, v00000000027a6c50_0;  1 drivers
v00000000027a6e30_0 .var "out1", 0 0;
E_0000000002754590 .event edge, v00000000027a73d0_0, v000000000274fa20_0, v00000000027a8410_0;
L_00000000027a6d90 .part v00000000027a6c50_0, 1, 1;
L_00000000027a75b0 .part v00000000027a6c50_0, 0, 1;
L_00000000027a7470 .functor MUXZ 1, o0000000002755f08, v00000000027a6e30_0, L_000000000274e6c0, C4<>;
L_00000000027a7f10 .functor MUXZ 1, o0000000002755f68, L_00000000027a7470, L_0000000002753d70, C4<>;
L_00000000027a6f70 .part v00000000027a6c50_0, 1, 1;
L_00000000027a8050 .part v00000000027a6c50_0, 0, 1;
L_00000000027a76f0 .functor MUXZ 1, o00000000027560e8, v00000000027a6e30_0, L_00000000027477c0, C4<>;
L_00000000027a7150 .functor MUXZ 1, o0000000002756148, L_00000000027a76f0, L_000000000274e4f0, C4<>;
S_00000000027128d0 .scope module, "v1" "value" 2 6, 4 1 0, S_00000000027474c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v00000000027a7ab0_0 .net "in", 0 0, v00000000027a7650_0;  1 drivers
v00000000027a6cf0_0 .var "out", 0 0;
E_0000000002754bd0 .event edge, v00000000027a7ab0_0;
S_0000000002712a50 .scope module, "v2" "value" 2 9, 4 1 0, S_00000000027474c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v00000000027a6a70_0 .net "in", 0 0, L_00000000027a7150;  alias, 1 drivers
v00000000027a7010_0 .var "out", 0 0;
E_0000000002754390 .event edge, v000000000274fa20_0;
    .scope S_00000000027128d0;
T_0 ;
    %wait E_0000000002754bd0;
    %delay 2, 0;
    %load/vec4 v00000000027a7ab0_0;
    %store/vec4 v00000000027a6cf0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000002747640;
T_1 ;
    %wait E_0000000002754590;
    %load/vec4 v00000000027a73d0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_1.0, 8;
    %load/vec4 v00000000027a73d0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 9, 4;
    %jmp/0 T_1.2, 9;
    %load/vec4 v000000000274fa20_0;
    %jmp/1 T_1.3, 9;
T_1.2 ; End of true expr.
    %load/vec4 v00000000027a8410_0;
    %jmp/0 T_1.3, 9;
 ; End of false expr.
    %blend;
T_1.3;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %pushi/vec4 0, 1, 1;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v00000000027a6e30_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000002712a50;
T_2 ;
    %wait E_0000000002754390;
    %delay 2, 0;
    %load/vec4 v00000000027a6a70_0;
    %store/vec4 v00000000027a7010_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000027474c0;
T_3 ;
    %delay 5, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000027a6c50_0, 0, 2;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027a7650_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000027a6c50_0, 0, 2;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027a7650_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000027a6c50_0, 0, 2;
    %end;
    .thread T_3;
    .scope S_00000000027474c0;
T_4 ;
    %vpi_call 2 20 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 21 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000001, " ns", 32'sb00000000000000000000000000000110 {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000027474c0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "trial_bench.v";
    "new_switch.v";
    "value.v";
