<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p496" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_496{left:651px;bottom:68px;letter-spacing:0.1px;}
#t2_496{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_496{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_496{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_496{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_496{left:69px;bottom:770px;letter-spacing:0.13px;}
#t7_496{left:69px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t8_496{left:69px;bottom:730px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t9_496{left:69px;bottom:713px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_496{left:69px;bottom:697px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tb_496{left:69px;bottom:672px;letter-spacing:-0.18px;word-spacing:-0.94px;}
#tc_496{left:69px;bottom:655px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#td_496{left:69px;bottom:631px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_496{left:69px;bottom:614px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tf_496{left:69px;bottom:597px;letter-spacing:-0.16px;word-spacing:-0.8px;}
#tg_496{left:69px;bottom:580px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#th_496{left:69px;bottom:556px;letter-spacing:-0.14px;word-spacing:-1px;}
#ti_496{left:69px;bottom:539px;letter-spacing:-0.16px;word-spacing:-0.98px;}
#tj_496{left:69px;bottom:522px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_496{left:69px;bottom:506px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tl_496{left:69px;bottom:481px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tm_496{left:69px;bottom:464px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_496{left:69px;bottom:440px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#to_496{left:821px;bottom:440px;}
#tp_496{left:835px;bottom:440px;letter-spacing:-0.12px;}
#tq_496{left:69px;bottom:423px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tr_496{left:69px;bottom:399px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ts_496{left:69px;bottom:382px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tt_496{left:74px;bottom:1059px;letter-spacing:-0.15px;}
#tu_496{left:198px;bottom:1059px;letter-spacing:-0.12px;}
#tv_496{left:376px;bottom:1059px;letter-spacing:-0.1px;}
#tw_496{left:376px;bottom:1043px;letter-spacing:-0.15px;}
#tx_496{left:433px;bottom:1059px;letter-spacing:-0.15px;}
#ty_496{left:433px;bottom:1043px;letter-spacing:-0.16px;word-spacing:0.07px;}
#tz_496{left:515px;bottom:1059px;letter-spacing:-0.13px;}
#t10_496{left:74px;bottom:1020px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t11_496{left:198px;bottom:1020px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t12_496{left:376px;bottom:1020px;letter-spacing:-0.1px;}
#t13_496{left:433px;bottom:1020px;letter-spacing:-0.1px;}
#t14_496{left:515px;bottom:1020px;letter-spacing:-0.11px;}
#t15_496{left:74px;bottom:998px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t16_496{left:198px;bottom:998px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t17_496{left:376px;bottom:998px;letter-spacing:-0.1px;}
#t18_496{left:433px;bottom:998px;letter-spacing:-0.1px;}
#t19_496{left:515px;bottom:998px;letter-spacing:-0.11px;}
#t1a_496{left:74px;bottom:975px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1b_496{left:198px;bottom:975px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1c_496{left:376px;bottom:975px;letter-spacing:-0.09px;}
#t1d_496{left:433px;bottom:975px;letter-spacing:-0.11px;}
#t1e_496{left:515px;bottom:975px;letter-spacing:-0.11px;}
#t1f_496{left:74px;bottom:952px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1g_496{left:198px;bottom:952px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1h_496{left:376px;bottom:952px;letter-spacing:-0.09px;}
#t1i_496{left:433px;bottom:952px;letter-spacing:-0.12px;}
#t1j_496{left:515px;bottom:952px;letter-spacing:-0.11px;}
#t1k_496{left:74px;bottom:929px;letter-spacing:-0.13px;}
#t1l_496{left:198px;bottom:929px;letter-spacing:-0.11px;}
#t1m_496{left:376px;bottom:929px;letter-spacing:-0.1px;}
#t1n_496{left:433px;bottom:929px;letter-spacing:-0.12px;}
#t1o_496{left:515px;bottom:929px;letter-spacing:-0.1px;}
#t1p_496{left:515px;bottom:912px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1q_496{left:74px;bottom:889px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1r_496{left:198px;bottom:889px;letter-spacing:-0.14px;}
#t1s_496{left:376px;bottom:889px;letter-spacing:-0.1px;}
#t1t_496{left:433px;bottom:889px;letter-spacing:-0.1px;}
#t1u_496{left:515px;bottom:889px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1v_496{left:515px;bottom:872px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1w_496{left:74px;bottom:849px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1x_496{left:198px;bottom:849px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1y_496{left:376px;bottom:849px;letter-spacing:-0.1px;}
#t1z_496{left:433px;bottom:849px;letter-spacing:-0.09px;}
#t20_496{left:515px;bottom:849px;letter-spacing:-0.11px;}
#t21_496{left:74px;bottom:826px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t22_496{left:198px;bottom:826px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t23_496{left:376px;bottom:826px;letter-spacing:-0.1px;}
#t24_496{left:433px;bottom:826px;letter-spacing:-0.09px;}
#t25_496{left:515px;bottom:826px;letter-spacing:-0.11px;}

.s1_496{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_496{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_496{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_496{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_496{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_496{font-size:14px;font-family:Symbol_5kh;color:#000;}
.s7_496{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s8_496{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts496" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Symbol_5kh;
	src: url("fonts/Symbol_5kh.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg496Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg496" style="-webkit-user-select: none;"><object width="935" height="1210" data="496/496.svg" type="image/svg+xml" id="pdf496" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_496" class="t s1_496">FDIVR/FDIVRP/FIDIVR—Reverse Divide </span>
<span id="t2_496" class="t s2_496">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_496" class="t s1_496">3-386 </span><span id="t4_496" class="t s1_496">Vol. 2A </span>
<span id="t5_496" class="t s3_496">FDIVR/FDIVRP/FIDIVR—Reverse Divide </span>
<span id="t6_496" class="t s4_496">Description </span>
<span id="t7_496" class="t s5_496">Divides the source operand by the destination operand and stores the result in the destination location. The desti- </span>
<span id="t8_496" class="t s5_496">nation operand (divisor) is always in an FPU register; the source operand (dividend) can be a register or a memory </span>
<span id="t9_496" class="t s5_496">location. Source operands in memory can be in single precision or double precision floating-point format, word or </span>
<span id="ta_496" class="t s5_496">doubleword integer format. </span>
<span id="tb_496" class="t s5_496">These instructions perform the reverse operations of the FDIV, FDIVP, and FIDIV instructions. They are provided to </span>
<span id="tc_496" class="t s5_496">support more efficient coding. </span>
<span id="td_496" class="t s5_496">The no-operand version of the instruction divides the contents of the ST(0) register by the contents of the ST(1) </span>
<span id="te_496" class="t s5_496">register. The one-operand version divides the contents of a memory location (either a floating-point or an integer </span>
<span id="tf_496" class="t s5_496">value) by the contents of the ST(0) register. The two-operand version, divides the contents of the ST(i) register by </span>
<span id="tg_496" class="t s5_496">the contents of the ST(0) register or vice versa. </span>
<span id="th_496" class="t s5_496">The FDIVRP instructions perform the additional operation of popping the FPU register stack after storing the result. </span>
<span id="ti_496" class="t s5_496">To pop the register stack, the processor marks the ST(0) register as empty and increments the stack pointer (TOP) </span>
<span id="tj_496" class="t s5_496">by 1. The no-operand version of the floating-point divide instructions always results in the register stack being </span>
<span id="tk_496" class="t s5_496">popped. In some assemblers, the mnemonic for this instruction is FDIVR rather than FDIVRP. </span>
<span id="tl_496" class="t s5_496">The FIDIVR instructions convert an integer source operand to double extended-precision floating-point format </span>
<span id="tm_496" class="t s5_496">before performing the division. </span>
<span id="tn_496" class="t s5_496">If an unmasked divide-by-zero exception (#Z) is generated, no result is stored; if the exception is masked, an </span><span id="to_496" class="t s6_496">∞ </span><span id="tp_496" class="t s5_496">of </span>
<span id="tq_496" class="t s5_496">the appropriate sign is stored in the destination operand. </span>
<span id="tr_496" class="t s5_496">The following table shows the results obtained when dividing various classes of numbers, assuming that neither </span>
<span id="ts_496" class="t s5_496">overflow nor underflow occurs. </span>
<span id="tt_496" class="t s7_496">Opcode </span><span id="tu_496" class="t s7_496">Instruction </span><span id="tv_496" class="t s7_496">64-Bit </span>
<span id="tw_496" class="t s7_496">Mode </span>
<span id="tx_496" class="t s7_496">Compat/ </span>
<span id="ty_496" class="t s7_496">Leg Mode </span>
<span id="tz_496" class="t s7_496">Description </span>
<span id="t10_496" class="t s8_496">D8 /7 </span><span id="t11_496" class="t s8_496">FDIVR m32fp </span><span id="t12_496" class="t s8_496">Valid </span><span id="t13_496" class="t s8_496">Valid </span><span id="t14_496" class="t s8_496">Divide m32fp by ST(0) and store result in ST(0). </span>
<span id="t15_496" class="t s8_496">DC /7 </span><span id="t16_496" class="t s8_496">FDIVR m64fp </span><span id="t17_496" class="t s8_496">Valid </span><span id="t18_496" class="t s8_496">Valid </span><span id="t19_496" class="t s8_496">Divide m64fp by ST(0) and store result in ST(0). </span>
<span id="t1a_496" class="t s8_496">D8 F8+i </span><span id="t1b_496" class="t s8_496">FDIVR ST(0), ST(i) </span><span id="t1c_496" class="t s8_496">Valid </span><span id="t1d_496" class="t s8_496">Valid </span><span id="t1e_496" class="t s8_496">Divide ST(i) by ST(0) and store result in ST(0). </span>
<span id="t1f_496" class="t s8_496">DC F0+i </span><span id="t1g_496" class="t s8_496">FDIVR ST(i), ST(0) </span><span id="t1h_496" class="t s8_496">Valid </span><span id="t1i_496" class="t s8_496">Valid </span><span id="t1j_496" class="t s8_496">Divide ST(0) by ST(i) and store result in ST(i). </span>
<span id="t1k_496" class="t s8_496">DE F0+i </span><span id="t1l_496" class="t s8_496">FDIVRP ST(i), ST(0) </span><span id="t1m_496" class="t s8_496">Valid </span><span id="t1n_496" class="t s8_496">Valid </span><span id="t1o_496" class="t s8_496">Divide ST(0) by ST(i), store result in ST(i), and pop the </span>
<span id="t1p_496" class="t s8_496">register stack. </span>
<span id="t1q_496" class="t s8_496">DE F1 </span><span id="t1r_496" class="t s8_496">FDIVRP </span><span id="t1s_496" class="t s8_496">Valid </span><span id="t1t_496" class="t s8_496">Valid </span><span id="t1u_496" class="t s8_496">Divide ST(0) by ST(1), store result in ST(1), and pop the </span>
<span id="t1v_496" class="t s8_496">register stack. </span>
<span id="t1w_496" class="t s8_496">DA /7 </span><span id="t1x_496" class="t s8_496">FIDIVR m32int </span><span id="t1y_496" class="t s8_496">Valid </span><span id="t1z_496" class="t s8_496">Valid </span><span id="t20_496" class="t s8_496">Divide m32int by ST(0) and store result in ST(0). </span>
<span id="t21_496" class="t s8_496">DE /7 </span><span id="t22_496" class="t s8_496">FIDIVR m16int </span><span id="t23_496" class="t s8_496">Valid </span><span id="t24_496" class="t s8_496">Valid </span><span id="t25_496" class="t s8_496">Divide m16int by ST(0) and store result in ST(0). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
