{ "Info" "0" "" "File Set 'Source control' contains:" { { "Info" "0" "" "Project source and settings files" {  } {  } 0 0 "Project source and settings files" 0 0 "0" 0 0 1538716323379 ""} { "Info" "0" "" "Automatically detected source files" {  } {  } 0 0 "Automatically detected source files" 0 0 "0" 0 0 1538716323379 ""}  } {  } 0 0 "File Set 'Source control' contains:" 0 0 "Shell" 0 0 1538716323379 ""}
{ "Warning" "0" "" "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" {  } {  } 0 0 "Hierarchical Platform Designer systems and custom IP components(_hw.tcl and associated files) are not archived by the Quartus Archiver" 0 0 "Shell" 0 0 1538716323421 ""}
{ "Info" "0" "" "Archive will store files relative to the closest common parent directory" {  } {  } 0 0 "Archive will store files relative to the closest common parent directory" 0 0 "Shell" 0 0 1538716323455 ""}
{ "Info" "IPRJ_ARC_TCL_TCL_USING_COMMON_DIR" "C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/ " "Using common directory C:/Users/kuilin/Desktop/385/385_FPGA/Lab5/" {  } {  } 0 13213 "Using common directory %1!s!" 0 0 "Shell" 0 -1 1538716323466 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1538716323472 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1538716323472 ""}
{ "Info" "0" "" "Generated archive 'C:\\\\Users\\\\kuilin\\\\Desktop\\\\385\\\\385_FPGA\\\\Lab5\\\\dse\\\\dse1\\\\multiplier_toplevel.qar'" {  } {  } 0 0 "Generated archive 'C:\\\\Users\\\\kuilin\\\\Desktop\\\\385\\\\385_FPGA\\\\Lab5\\\\dse\\\\dse1\\\\multiplier_toplevel.qar'" 0 0 "Shell" 0 0 1538716323473 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1538716323473 ""}
{ "Info" "0" "" "----------------------------------------------------------" {  } {  } 0 0 "----------------------------------------------------------" 0 0 "Shell" 0 0 1538716323473 ""}
{ "Info" "0" "" "Generated report 'multiplier_toplevel.archive.rpt'" {  } {  } 0 0 "Generated report 'multiplier_toplevel.archive.rpt'" 0 0 "Shell" 0 0 1538716323474 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.0/quartus/common/tcl/apps/qpm/qar.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.0/quartus/common/tcl/apps/qpm/qar.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1538716323481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 2 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "632 " "Peak virtual memory: 632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538716323482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 05 00:12:03 2018 " "Processing ended: Fri Oct 05 00:12:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538716323482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538716323482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538716323482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1538716323482 ""}
