

================================================================
== Vitis HLS Report for 'fully1_cnn'
================================================================
* Date:           Tue Jul 20 14:28:33 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        fully1_cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  5.753 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     8074|     8074|  0.161 ms|  0.161 ms|  8075|  8075|     none|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------+-----------+---------+---------+----------+----------+------+------+---------+
        |                     |           |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |       Instance      |   Module  |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +---------------------+-----------+---------+---------+----------+----------+------+------+---------+
        |grp_fc_layer1_fu_48  |fc_layer1  |     8071|     8071|  0.161 ms|  0.161 ms|  8071|  8071|     none|
        +---------------------+-----------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.51>
ST_2 : Operation 5 [2/2] (4.51ns)   --->   "%call_ln49 = call void @fc_layer1, i32 %in_V, i32 %out_V, i22 %fc_layer1_weights_V_0, i23 %fc_layer1_weights_V_1, i23 %fc_layer1_weights_V_2, i23 %fc_layer1_weights_V_3, i24 %fc_layer1_weights_V_4, i23 %fc_layer1_weights_V_5, i21 %fc_layer1_weights_V_6, i22 %fc_layer1_weights_V_7, i20 %fc_layer1_weights_V_8, i23 %fc_layer1_weights_V_9, i23 %fc_layer1_bias_V" [fully1_cnn.cpp:49]   --->   Operation 5 'call' 'call_ln49' <Predicate = true> <Delay = 4.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.10>
ST_3 : Operation 6 [1/2] (3.10ns)   --->   "%call_ln49 = call void @fc_layer1, i32 %in_V, i32 %out_V, i22 %fc_layer1_weights_V_0, i23 %fc_layer1_weights_V_1, i23 %fc_layer1_weights_V_2, i23 %fc_layer1_weights_V_3, i24 %fc_layer1_weights_V_4, i23 %fc_layer1_weights_V_5, i21 %fc_layer1_weights_V_6, i22 %fc_layer1_weights_V_7, i20 %fc_layer1_weights_V_8, i23 %fc_layer1_weights_V_9, i23 %fc_layer1_bias_V" [fully1_cnn.cpp:49]   --->   Operation 6 'call' 'call_ln49' <Predicate = true> <Delay = 3.10> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 7 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_V"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_V"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln50 = ret" [fully1_cnn.cpp:50]   --->   Operation 13 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ fc_layer1_weights_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer1_weights_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer1_weights_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer1_weights_V_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer1_weights_V_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer1_weights_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer1_weights_V_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer1_weights_V_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer1_weights_V_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer1_weights_V_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc_layer1_bias_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln49         (call         ) [ 00000]
spectopmodule_ln0 (spectopmodule) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
ret_ln50          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fc_layer1_weights_V_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_weights_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fc_layer1_weights_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_weights_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fc_layer1_weights_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_weights_V_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fc_layer1_weights_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_weights_V_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fc_layer1_weights_V_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_weights_V_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fc_layer1_weights_V_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_weights_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fc_layer1_weights_V_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_weights_V_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fc_layer1_weights_V_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_weights_V_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fc_layer1_weights_V_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_weights_V_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fc_layer1_weights_V_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_weights_V_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fc_layer1_bias_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_layer1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="grp_fc_layer1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="0" index="2" bw="32" slack="0"/>
<pin id="52" dir="0" index="3" bw="22" slack="0"/>
<pin id="53" dir="0" index="4" bw="23" slack="0"/>
<pin id="54" dir="0" index="5" bw="23" slack="0"/>
<pin id="55" dir="0" index="6" bw="23" slack="0"/>
<pin id="56" dir="0" index="7" bw="24" slack="0"/>
<pin id="57" dir="0" index="8" bw="23" slack="0"/>
<pin id="58" dir="0" index="9" bw="21" slack="0"/>
<pin id="59" dir="0" index="10" bw="22" slack="0"/>
<pin id="60" dir="0" index="11" bw="20" slack="0"/>
<pin id="61" dir="0" index="12" bw="23" slack="0"/>
<pin id="62" dir="0" index="13" bw="23" slack="0"/>
<pin id="63" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln49/2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="26" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="48" pin=3"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="48" pin=4"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="48" pin=5"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="48" pin=6"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="48" pin=7"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="48" pin=8"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="48" pin=9"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="48" pin=10"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="48" pin=11"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="48" pin=12"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="48" pin=13"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {2 3 }
 - Input state : 
	Port: fully1_cnn : in_V | {2 3 }
	Port: fully1_cnn : fc_layer1_weights_V_0 | {2 3 }
	Port: fully1_cnn : fc_layer1_weights_V_1 | {2 3 }
	Port: fully1_cnn : fc_layer1_weights_V_2 | {2 3 }
	Port: fully1_cnn : fc_layer1_weights_V_3 | {2 3 }
	Port: fully1_cnn : fc_layer1_weights_V_4 | {2 3 }
	Port: fully1_cnn : fc_layer1_weights_V_5 | {2 3 }
	Port: fully1_cnn : fc_layer1_weights_V_6 | {2 3 }
	Port: fully1_cnn : fc_layer1_weights_V_7 | {2 3 }
	Port: fully1_cnn : fc_layer1_weights_V_8 | {2 3 }
	Port: fully1_cnn : fc_layer1_weights_V_9 | {2 3 }
	Port: fully1_cnn : fc_layer1_bias_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|---------|---------|
| Operation|   Functional Unit   |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|---------|---------|
|   call   | grp_fc_layer1_fu_48 |    0    |    80   |  8.3285 |   6765  |   7816  |
|----------|---------------------|---------|---------|---------|---------|---------|
|   Total  |                     |    0    |    80   |  8.3285 |   6765  |   7816  |
|----------|---------------------|---------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|   fc_layer1_bias_V  |    0   |   23   |    4   |
|fc_layer1_weights_V_0|    3   |    0   |    0   |
|fc_layer1_weights_V_1|    3   |    0   |    0   |
|fc_layer1_weights_V_2|    3   |    0   |    0   |
|fc_layer1_weights_V_3|    3   |    0   |    0   |
|fc_layer1_weights_V_4|    3   |    0   |    0   |
|fc_layer1_weights_V_5|    3   |    0   |    0   |
|fc_layer1_weights_V_6|    3   |    0   |    0   |
|fc_layer1_weights_V_7|    3   |    0   |    0   |
|fc_layer1_weights_V_8|    3   |    0   |    0   |
|fc_layer1_weights_V_9|    3   |    0   |    0   |
+---------------------+--------+--------+--------+
|        Total        |   30   |   23   |    4   |
+---------------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   80   |    8   |  6765  |  7816  |
|   Memory  |   30   |    -   |    -   |   23   |    4   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   30   |   80   |    8   |  6788  |  7820  |
+-----------+--------+--------+--------+--------+--------+
