#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12bc2c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12bc450 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x12c87f0 .functor NOT 1, L_0x12f3f70, C4<0>, C4<0>, C4<0>;
L_0x12f3cd0 .functor XOR 1, L_0x12f3b70, L_0x12f3c30, C4<0>, C4<0>;
L_0x12f3e60 .functor XOR 1, L_0x12f3cd0, L_0x12f3d90, C4<0>, C4<0>;
v0x12efa70_0 .net *"_ivl_10", 0 0, L_0x12f3d90;  1 drivers
v0x12efb70_0 .net *"_ivl_12", 0 0, L_0x12f3e60;  1 drivers
v0x12efc50_0 .net *"_ivl_2", 0 0, L_0x12f2630;  1 drivers
v0x12efd10_0 .net *"_ivl_4", 0 0, L_0x12f3b70;  1 drivers
v0x12efdf0_0 .net *"_ivl_6", 0 0, L_0x12f3c30;  1 drivers
v0x12eff20_0 .net *"_ivl_8", 0 0, L_0x12f3cd0;  1 drivers
v0x12f0000_0 .var "clk", 0 0;
v0x12f00a0_0 .net "f_dut", 0 0, L_0x12f3a10;  1 drivers
v0x12f0140_0 .net "f_ref", 0 0, L_0x12f1110;  1 drivers
v0x12f01e0_0 .var/2u "stats1", 159 0;
v0x12f0280_0 .var/2u "strobe", 0 0;
v0x12f0320_0 .net "tb_match", 0 0, L_0x12f3f70;  1 drivers
v0x12f03e0_0 .net "tb_mismatch", 0 0, L_0x12c87f0;  1 drivers
v0x12f04a0_0 .net "wavedrom_enable", 0 0, v0x12ecca0_0;  1 drivers
v0x12f0540_0 .net "wavedrom_title", 511 0, v0x12ecd60_0;  1 drivers
v0x12f0610_0 .net "x1", 0 0, v0x12ece20_0;  1 drivers
v0x12f06b0_0 .net "x2", 0 0, v0x12ecec0_0;  1 drivers
v0x12f0750_0 .net "x3", 0 0, v0x12ecfb0_0;  1 drivers
L_0x12f2630 .concat [ 1 0 0 0], L_0x12f1110;
L_0x12f3b70 .concat [ 1 0 0 0], L_0x12f1110;
L_0x12f3c30 .concat [ 1 0 0 0], L_0x12f3a10;
L_0x12f3d90 .concat [ 1 0 0 0], L_0x12f1110;
L_0x12f3f70 .cmp/eeq 1, L_0x12f2630, L_0x12f3e60;
S_0x12bc5e0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x12bc450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x12a7e70 .functor NOT 1, v0x12ecfb0_0, C4<0>, C4<0>, C4<0>;
L_0x12bcd00 .functor AND 1, L_0x12a7e70, v0x12ecec0_0, C4<1>, C4<1>;
L_0x12c8860 .functor NOT 1, v0x12ece20_0, C4<0>, C4<0>, C4<0>;
L_0x12f09f0 .functor AND 1, L_0x12bcd00, L_0x12c8860, C4<1>, C4<1>;
L_0x12f0ac0 .functor NOT 1, v0x12ecfb0_0, C4<0>, C4<0>, C4<0>;
L_0x12f0b30 .functor AND 1, L_0x12f0ac0, v0x12ecec0_0, C4<1>, C4<1>;
L_0x12f0be0 .functor AND 1, L_0x12f0b30, v0x12ece20_0, C4<1>, C4<1>;
L_0x12f0ca0 .functor OR 1, L_0x12f09f0, L_0x12f0be0, C4<0>, C4<0>;
L_0x12f0e00 .functor NOT 1, v0x12ecec0_0, C4<0>, C4<0>, C4<0>;
L_0x12f0e70 .functor AND 1, v0x12ecfb0_0, L_0x12f0e00, C4<1>, C4<1>;
L_0x12f0f90 .functor AND 1, L_0x12f0e70, v0x12ece20_0, C4<1>, C4<1>;
L_0x12f1000 .functor OR 1, L_0x12f0ca0, L_0x12f0f90, C4<0>, C4<0>;
L_0x12f1180 .functor AND 1, v0x12ecfb0_0, v0x12ecec0_0, C4<1>, C4<1>;
L_0x12f11f0 .functor AND 1, L_0x12f1180, v0x12ece20_0, C4<1>, C4<1>;
L_0x12f1110 .functor OR 1, L_0x12f1000, L_0x12f11f0, C4<0>, C4<0>;
v0x12c8a60_0 .net *"_ivl_0", 0 0, L_0x12a7e70;  1 drivers
v0x12c8b00_0 .net *"_ivl_10", 0 0, L_0x12f0b30;  1 drivers
v0x12a7ee0_0 .net *"_ivl_12", 0 0, L_0x12f0be0;  1 drivers
v0x12eb600_0 .net *"_ivl_14", 0 0, L_0x12f0ca0;  1 drivers
v0x12eb6e0_0 .net *"_ivl_16", 0 0, L_0x12f0e00;  1 drivers
v0x12eb810_0 .net *"_ivl_18", 0 0, L_0x12f0e70;  1 drivers
v0x12eb8f0_0 .net *"_ivl_2", 0 0, L_0x12bcd00;  1 drivers
v0x12eb9d0_0 .net *"_ivl_20", 0 0, L_0x12f0f90;  1 drivers
v0x12ebab0_0 .net *"_ivl_22", 0 0, L_0x12f1000;  1 drivers
v0x12ebc20_0 .net *"_ivl_24", 0 0, L_0x12f1180;  1 drivers
v0x12ebd00_0 .net *"_ivl_26", 0 0, L_0x12f11f0;  1 drivers
v0x12ebde0_0 .net *"_ivl_4", 0 0, L_0x12c8860;  1 drivers
v0x12ebec0_0 .net *"_ivl_6", 0 0, L_0x12f09f0;  1 drivers
v0x12ebfa0_0 .net *"_ivl_8", 0 0, L_0x12f0ac0;  1 drivers
v0x12ec080_0 .net "f", 0 0, L_0x12f1110;  alias, 1 drivers
v0x12ec140_0 .net "x1", 0 0, v0x12ece20_0;  alias, 1 drivers
v0x12ec200_0 .net "x2", 0 0, v0x12ecec0_0;  alias, 1 drivers
v0x12ec2c0_0 .net "x3", 0 0, v0x12ecfb0_0;  alias, 1 drivers
S_0x12ec400 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x12bc450;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x12ecbe0_0 .net "clk", 0 0, v0x12f0000_0;  1 drivers
v0x12ecca0_0 .var "wavedrom_enable", 0 0;
v0x12ecd60_0 .var "wavedrom_title", 511 0;
v0x12ece20_0 .var "x1", 0 0;
v0x12ecec0_0 .var "x2", 0 0;
v0x12ecfb0_0 .var "x3", 0 0;
E_0x12b71a0/0 .event negedge, v0x12ecbe0_0;
E_0x12b71a0/1 .event posedge, v0x12ecbe0_0;
E_0x12b71a0 .event/or E_0x12b71a0/0, E_0x12b71a0/1;
E_0x12b6f30 .event negedge, v0x12ecbe0_0;
E_0x12a19f0 .event posedge, v0x12ecbe0_0;
S_0x12ec6e0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x12ec400;
 .timescale -12 -12;
v0x12ec8e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12ec9e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x12ec400;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12ed0b0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x12bc450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x12f1420 .functor NOT 1, v0x12ecfb0_0, C4<0>, C4<0>, C4<0>;
L_0x12f15a0 .functor NOT 1, v0x12ecec0_0, C4<0>, C4<0>, C4<0>;
L_0x12f1740 .functor AND 1, L_0x12f1420, L_0x12f15a0, C4<1>, C4<1>;
L_0x12f1850 .functor NOT 1, v0x12ece20_0, C4<0>, C4<0>, C4<0>;
L_0x12f1a00 .functor AND 1, L_0x12f1740, L_0x12f1850, C4<1>, C4<1>;
L_0x12f1b10 .functor NOT 1, v0x12ecfb0_0, C4<0>, C4<0>, C4<0>;
L_0x12f1bc0 .functor NOT 1, v0x12ecec0_0, C4<0>, C4<0>, C4<0>;
L_0x12f1c30 .functor AND 1, L_0x12f1b10, L_0x12f1bc0, C4<1>, C4<1>;
L_0x12f1d90 .functor AND 1, L_0x12f1c30, v0x12ece20_0, C4<1>, C4<1>;
L_0x12f1e50 .functor OR 1, L_0x12f1a00, L_0x12f1d90, C4<0>, C4<0>;
L_0x12f1fc0 .functor NOT 1, v0x12ecfb0_0, C4<0>, C4<0>, C4<0>;
L_0x12f2030 .functor AND 1, L_0x12f1fc0, v0x12ecec0_0, C4<1>, C4<1>;
L_0x12f2110 .functor NOT 1, v0x12ece20_0, C4<0>, C4<0>, C4<0>;
L_0x12f2180 .functor AND 1, L_0x12f2030, L_0x12f2110, C4<1>, C4<1>;
L_0x12f20a0 .functor OR 1, L_0x12f1e50, L_0x12f2180, C4<0>, C4<0>;
L_0x12f23b0 .functor NOT 1, v0x12ecfb0_0, C4<0>, C4<0>, C4<0>;
L_0x12f24b0 .functor AND 1, L_0x12f23b0, v0x12ecec0_0, C4<1>, C4<1>;
L_0x12f2570 .functor AND 1, L_0x12f24b0, v0x12ece20_0, C4<1>, C4<1>;
L_0x12f26d0 .functor OR 1, L_0x12f20a0, L_0x12f2570, C4<0>, C4<0>;
L_0x12f27e0 .functor NOT 1, v0x12ecec0_0, C4<0>, C4<0>, C4<0>;
L_0x12f2900 .functor AND 1, v0x12ecfb0_0, L_0x12f27e0, C4<1>, C4<1>;
L_0x12f29c0 .functor NOT 1, v0x12ece20_0, C4<0>, C4<0>, C4<0>;
L_0x12f2af0 .functor AND 1, L_0x12f2900, L_0x12f29c0, C4<1>, C4<1>;
L_0x12f2c00 .functor OR 1, L_0x12f26d0, L_0x12f2af0, C4<0>, C4<0>;
L_0x12f2de0 .functor NOT 1, v0x12ecec0_0, C4<0>, C4<0>, C4<0>;
L_0x12f2e50 .functor AND 1, v0x12ecfb0_0, L_0x12f2de0, C4<1>, C4<1>;
L_0x12f2ff0 .functor AND 1, L_0x12f2e50, v0x12ece20_0, C4<1>, C4<1>;
L_0x12f30b0 .functor OR 1, L_0x12f2c00, L_0x12f2ff0, C4<0>, C4<0>;
L_0x12f32b0 .functor AND 1, v0x12ecfb0_0, v0x12ecec0_0, C4<1>, C4<1>;
L_0x12f3320 .functor NOT 1, v0x12ece20_0, C4<0>, C4<0>, C4<0>;
L_0x12f3490 .functor AND 1, L_0x12f32b0, L_0x12f3320, C4<1>, C4<1>;
L_0x12f35a0 .functor OR 1, L_0x12f30b0, L_0x12f3490, C4<0>, C4<0>;
L_0x12f37c0 .functor AND 1, v0x12ecfb0_0, v0x12ecec0_0, C4<1>, C4<1>;
L_0x12f3830 .functor AND 1, L_0x12f37c0, v0x12ece20_0, C4<1>, C4<1>;
L_0x12f3a10 .functor OR 1, L_0x12f35a0, L_0x12f3830, C4<0>, C4<0>;
v0x12ed2c0_0 .net *"_ivl_0", 0 0, L_0x12f1420;  1 drivers
v0x12ed3a0_0 .net *"_ivl_10", 0 0, L_0x12f1b10;  1 drivers
v0x12ed480_0 .net *"_ivl_12", 0 0, L_0x12f1bc0;  1 drivers
v0x12ed570_0 .net *"_ivl_14", 0 0, L_0x12f1c30;  1 drivers
v0x12ed650_0 .net *"_ivl_16", 0 0, L_0x12f1d90;  1 drivers
v0x12ed780_0 .net *"_ivl_18", 0 0, L_0x12f1e50;  1 drivers
v0x12ed860_0 .net *"_ivl_2", 0 0, L_0x12f15a0;  1 drivers
v0x12ed940_0 .net *"_ivl_20", 0 0, L_0x12f1fc0;  1 drivers
v0x12eda20_0 .net *"_ivl_22", 0 0, L_0x12f2030;  1 drivers
v0x12edb90_0 .net *"_ivl_24", 0 0, L_0x12f2110;  1 drivers
v0x12edc70_0 .net *"_ivl_26", 0 0, L_0x12f2180;  1 drivers
v0x12edd50_0 .net *"_ivl_28", 0 0, L_0x12f20a0;  1 drivers
v0x12ede30_0 .net *"_ivl_30", 0 0, L_0x12f23b0;  1 drivers
v0x12edf10_0 .net *"_ivl_32", 0 0, L_0x12f24b0;  1 drivers
v0x12edff0_0 .net *"_ivl_34", 0 0, L_0x12f2570;  1 drivers
v0x12ee0d0_0 .net *"_ivl_36", 0 0, L_0x12f26d0;  1 drivers
v0x12ee1b0_0 .net *"_ivl_38", 0 0, L_0x12f27e0;  1 drivers
v0x12ee3a0_0 .net *"_ivl_4", 0 0, L_0x12f1740;  1 drivers
v0x12ee480_0 .net *"_ivl_40", 0 0, L_0x12f2900;  1 drivers
v0x12ee560_0 .net *"_ivl_42", 0 0, L_0x12f29c0;  1 drivers
v0x12ee640_0 .net *"_ivl_44", 0 0, L_0x12f2af0;  1 drivers
v0x12ee720_0 .net *"_ivl_46", 0 0, L_0x12f2c00;  1 drivers
v0x12ee800_0 .net *"_ivl_48", 0 0, L_0x12f2de0;  1 drivers
v0x12ee8e0_0 .net *"_ivl_50", 0 0, L_0x12f2e50;  1 drivers
v0x12ee9c0_0 .net *"_ivl_52", 0 0, L_0x12f2ff0;  1 drivers
v0x12eeaa0_0 .net *"_ivl_54", 0 0, L_0x12f30b0;  1 drivers
v0x12eeb80_0 .net *"_ivl_56", 0 0, L_0x12f32b0;  1 drivers
v0x12eec60_0 .net *"_ivl_58", 0 0, L_0x12f3320;  1 drivers
v0x12eed40_0 .net *"_ivl_6", 0 0, L_0x12f1850;  1 drivers
v0x12eee20_0 .net *"_ivl_60", 0 0, L_0x12f3490;  1 drivers
v0x12eef00_0 .net *"_ivl_62", 0 0, L_0x12f35a0;  1 drivers
v0x12eefe0_0 .net *"_ivl_64", 0 0, L_0x12f37c0;  1 drivers
v0x12ef0c0_0 .net *"_ivl_66", 0 0, L_0x12f3830;  1 drivers
v0x12ef3b0_0 .net *"_ivl_8", 0 0, L_0x12f1a00;  1 drivers
v0x12ef490_0 .net "f", 0 0, L_0x12f3a10;  alias, 1 drivers
v0x12ef550_0 .net "x1", 0 0, v0x12ece20_0;  alias, 1 drivers
v0x12ef5f0_0 .net "x2", 0 0, v0x12ecec0_0;  alias, 1 drivers
v0x12ef6e0_0 .net "x3", 0 0, v0x12ecfb0_0;  alias, 1 drivers
S_0x12ef850 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x12bc450;
 .timescale -12 -12;
E_0x12b73f0 .event anyedge, v0x12f0280_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12f0280_0;
    %nor/r;
    %assign/vec4 v0x12f0280_0, 0;
    %wait E_0x12b73f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12ec400;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x12ece20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ecec0_0, 0;
    %assign/vec4 v0x12ecfb0_0, 0;
    %wait E_0x12b6f30;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12a19f0;
    %load/vec4 v0x12ecfb0_0;
    %load/vec4 v0x12ecec0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12ece20_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x12ece20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ecec0_0, 0;
    %assign/vec4 v0x12ecfb0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x12b6f30;
    %fork TD_tb.stim1.wavedrom_stop, S_0x12ec9e0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12b71a0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x12ece20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12ecec0_0, 0;
    %assign/vec4 v0x12ecfb0_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x12bc450;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f0000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f0280_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x12bc450;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x12f0000_0;
    %inv;
    %store/vec4 v0x12f0000_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x12bc450;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12ecbe0_0, v0x12f03e0_0, v0x12f0750_0, v0x12f06b0_0, v0x12f0610_0, v0x12f0140_0, v0x12f00a0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x12bc450;
T_7 ;
    %load/vec4 v0x12f01e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x12f01e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12f01e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x12f01e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12f01e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12f01e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12f01e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x12bc450;
T_8 ;
    %wait E_0x12b71a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12f01e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f01e0_0, 4, 32;
    %load/vec4 v0x12f0320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12f01e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f01e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12f01e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f01e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x12f0140_0;
    %load/vec4 v0x12f0140_0;
    %load/vec4 v0x12f00a0_0;
    %xor;
    %load/vec4 v0x12f0140_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x12f01e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f01e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x12f01e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f01e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/truthtable1/iter0/response21/top_module.sv";
