/**
 * dx_fw_defs.h  --  register, mask, modes defines etc.
 *
 * Copyright (C) 2016 DSP Group
 * All rights reserved.
 *
 * Unauthorized copying of this file is strictly prohibited.
 */


/*
	coding conventions to dx_fw_defs.h  file
	
1. This file contains #defines that are relateed to FW protocol only.

2. Parallel defines exist in FW SW package.

3. No other #defines should be included here. (especially not bsp related #defines).

4. Main FW REGISTER names are defined serially in the beginning of the file.
Each such register name has a suffix of the hex digits of its value. Example:
		FW_VERSION_NUMBER_00
		FIRST_MICROPHONE_CONFIG_24
		ASRP_QEPD_OUT_GAIN_145
	_24 or _145 are the HEX digits of the register.

5. Registers that are used for different tasks (as  _05  _07 may have different names.

6. Defines of Field values / Masks etc. of FW registers are defined in groups later in the h file.
	groups are ordered according to the main register order.
		Example: See below group for register 11:
		: 
		// AUDIO_PROCESSING_ROUTING_11
		#define IO_SET_0  	0x0
		#define IO_SET_1  	0x1000

7. Same file may contain defines for different chips of DX family.

*/

#ifndef _DX_FW_DEFS_H
#define _DX_FW_DEFS_H

// Command Registers of DBMDX
#define FW_VERSION_NUMBER_00 			0X00
#define OPERATION_MODE_01 				0X01
#define PRIMARY_ACOUSTIC_MODEL_SIZE_02 	0X02
#define MICROPHONE_MUTE_DURATION_03		0x03
#define DIGITAL_GAIN_04 				0X04
#define REG_IO_PORT_ADDR_LO_05			0X05
#define REG_FW_RECORD_A_05				0X05
#define REG_FW_GENERAL_PURPOSE_05		0X05
#define FW_MINOR_VERSION_NUMBER_05		0X05
#define MIC_DECIMATION_05  				0X05
#define REG_IO_PORT_ADDR_HI_06			0X06
#define REG_FW_RECORD_B_06				0X06
#define FW_RC_VERSION_NUMBER_06		    0X06
#define REG_FW_GENERAL_PURPOSE_06		0X06
#define REG_FW_RECORD_C_07				0X07
#define REG_IO_PORT_VALUE_LO_07			0X07
#define CONFIG_VESPER_ENV_ADAPT_PARAM_07 0X07
#define REG_IO_PORT_VALUE_HI_08			0X08
#define WORDS_IN_ASRP_BLOCK_08			0x08
#define AUDIO_BUFFER_SIZE_09			0X09
#define NUMBER_OF_SAMPLES_IN_BUFFER_0A 	0X0A
#define UART_BAUD_RATE_0C		 		0x0c
#define FW_STATUS_INDEX_0D		 		0x0d
#define MICROPHONE_AUTO_SET_0E			0x0E
#define LOAD_BINARY_FILE_0F 			0X0F
#define DSP_CLOCK_CONFIG_10				0X10
#define AUDIO_PROCESSING_ROUTING_11    	0x11
#define EVENTS_INDICATIONS_EN_CFG_12 	0X12
#define AUDIO_STREAMING_SOURCE_SELECTION_13 	0x13
#define DETECTION_AND_SYSTEM_EVENTS_STATUS_14	0x14
#define EVENTS_INDICATION_GPIO_15		0X15
#define MICROPHONE_ANALOG_GAIN_16 		0x16
#define FW_DEBUG_REGISTER_2_17			0x17
#define FW_DEBUG_REGISTER_18			0x18
#define CHIP_ID_NUMBER_19 				0x19
#define HIGH_PASS_FILTER_1A				0x1A
#define MASTER_CLOCK_FREQUENCY_1B		0x1B
#define I2C_SERVICE_1C					0x1C
#define TDM_SCLK_CLOCK_FREQUENCY_1D 	0x1D
#define DSP_CLOCK_CONFIG_EXTENSION_1E	0x1E
#define AUDIO_ROUTING_CONFIGURATION_1F	0x1F
#define READ_AUDIO_BUFFER_20			0X20
#define READ_FILTER_21					0X21
#define READ_FROM_FW_RAM_21				0X21
#define GENERAL_CONFIGURATION_1_22 		0X22
#define GENERAL_CONFIGURATION_2_23 		0X23
#define FIRST_MICROPHONE_CONFIG_24		0x24
#define SECOND_MICROPHONE_CONFIG_25		0x25
#define THIRD_MICROPHONE_CONFIG_26		0x26

// reg 5 and 6 to be configured before Vesper reg 28
#define CONFIG_VESPER_MIC_ENERGY_LOW_05  	0x5
#define CONFIG_VESPER_MIC_ENERGY_HIGH_06 	0x6
// #define VESPER_MIC_CONFIG_28				0x28	// obsolete

#define HOST_INTERFACE_SUPPORT_29 			0x29
#define LDO_CONFIG                          0x2B
#define RTC_CONFIGURATION_2C				0x2C

#define UART_DEBUG_RECORDING_30 			0x30
#define TDM_ACTIVATION_CONTROL_31 			0x31
#define MEMORY_CONFIG_33					0x33
#define AUDIO_PROCESSING_CONFIGURATION_34	0x34
#define TDM_RX_CONFIG_36 					0x36
#define TDM_TX_CONFIG_37		 			0x37
#define BUFFERING_NORMAL_AMPLITUDE_38		0x38
#define START_READ_FILTER_SESSION_39		0x39
#define SENSORY_WORDID_5B					0x5B
#define NORMAL_AMPLITUDE_CONFIG_38			0x38
#define INDIRECT_ACCESS_REGISTER_NUMBER_3D	0x3d
#define INDIRECT_ACCESS_REGISTER_WRITE_3E	0x3e
#define INDIRECT_ACCESS_REGISTER_READ_3F	0x3f
// Sensory commands registers
#define SENSORY_DUALTHRESHOLD 				0X45
#define SENSORY_INITIALIZED 				0X41

// VT Engine Registers		
#define VT_ENGINE_RECOGMODE					0x40
#define VT_ENGINE_INITIALIZED				0x41
#define VT_ENGINE_LPSD_VAD					0x42
#define VT_ENGINE_WORDID					0x5B
#define VT_ENGINE_PHRASE_LENGTH				0x67
#define SENSORY_ACTIVE_AMODEL				0x49
#define NONE_MODEL							0x0
#define ACTIVATE_PRIMARY_MODEL 				0x1
#define ACTIVATE_SECONDARY_MODEL 			0x2

#define SENSORY_WORDID_5B					0x5B
#define VT_ENGINE_PHRASE_LENGTH				0x67
#define ASRP_LIB_VER_100					0x100
#define ASRP_FORCE_INIT_STATE_102			0x102
#define ASRP_INIT_CHANNEL_SELECTION			4
#define ASRP_TUNING_VER_101					0x101
#define ASRP_NUM_OF_ERRS_104				0x104

#define ASRP_USER_DEFINED_DELAY_107			0x107
#define ASRP_OUTPUT_ROUTING_109				0x109
#define ASRP_OUTPUT_GAIN_DEST_SEL_10A 		0x10A
#define ASRP_OUTPUT_GAIN_DEST_VALUE_10B 	0x10B
#define ASRP_WIND_INDICATION			 	0x10C
#define ASRP_RX_PROC_EN_DIS                 0x120
#define ASRP_MODULES_EN_DIS                 0x120
#define ASRP_BYPASS_EN_122					0x122
#define ASRP_BLOCKID_LOW_PART_124			0x124
#define ASRP_BLOCKID_HIGH_PART_125			0x125
#define ASRP_ENABLE_OFFSET_126				0x126
#define ASRP_VALUE_127						0x127
#define ASRP_RECORDS_CHANNELS_128			0x128
#define ASRP_RECORDS_CHANNELS_2_129			0x129
#define ASRP_QED_Trigger_mode_140			0x140
#define ASRP_QED_Trigger_offset_mode_141	0x141
#define ASRP_QED_Trigger_length_142			0x142
#define ASRP_QED_OUT_detection_143			0x143
#define ASRP_QEPD_OUT_DELAY_144				0x144
#define ASRP_QEPD_OUT_GAIN_145	 			0x145

#define VT_MAPPING_300						0x300
#define VT_GENERAL_CFG_304					0x304
#define VT_AUDIO_HISTORY_CFG_305			0x305
#define VT_RECORD_CFG_306 					0x306

#define VAD_MIC_GENERAL_CONFIG_340			0x340
#define VAD_MIC_SILENCE_CONFIG_1_341		0x341
#define VAD_MIC_SILENCE_CONFIG_2_342		0x342
#define VAD_MIC_ACTIVE_PERIOD_CONFIG_343	0x343
#define VAD_MIC_RTC_CONFIG_1_344			0x344
#define VAD_MIC_RTC_CONFIG_2_345			0x345
#define VAD_MIC_MAX_GAIN_CONFIG_346			0x346
#define VAD_RMS_MU_348						0x348
#define VAD_MINTH_DELTA_UP_349				0x349
#define VAD_MIN_TH_LOW_LIMIT_34A			0x34A
#define VAD_MIN_TH_HIGH_LIMIT_34B			0x34B
#define VAD_ADAPT_RATE_LOW_TH_34C			0x34C
#define VAD_ADAPT_RATE_HIGH_TH_34D			0x34D

#define VAD_START_STOP_350					0x350

/////////////////////////////////////////////////

//		SENSOR configuration

#define SENSOR_1_CONFIG						(1 << 12)
#define	SENSOR_NO_GPIO 						0xff

#define	BUZZER_NO_GPIO 						0xff

#define SENSOR_GENERAL_CONFIGURATION_404	0x404
#define SENSOR_GPIO_CONFIGURATION_405		0x405
#define SENSOR_TDK_INITIALIZED_421			0x421
#define SENSOR_TDK_DETECTION_RESULT_423		0x423 

//		Flash Sevice registers

#define MASTER_SPI_MODE_3			(1 << 10)
#define MASTER_SPI_MODE_0			0
#define MASTER_SPI_MAX_CLOCK		10000000 

#define FLASH_SPI_CONFIGURATION_360	0x360
#define FLASH_VARIABLE_NO_361 		0x361
#define FLASH_VARIABLE_SIZE_362 	0x362
#define FLASH_VARIABLE_OFFSET_363 	0x363
#define FLASH_COMMAND_368 			0x368
#define FLASH_SESSION_STATUS_369	0x369

// Register fileds specific values

// Binary file loading
#define BINARY_FILE_TAIL_LEN				2   // 5A 0B tail

// DBMDX Operation Modes command (Reg 1)
#define IDLE_MODE		0X00
#define DETECTION_MODE 	0X01
#define BUFFERING_MODE 	0X02
#define HIBERNATE_MODE	0X06

// MIC_MUTE_DUR   0x3
#define KEEP_CURRENT_DUR  0x800
#define MUTE_MIC1  0x1000
#define MUTE_MIC2  0x2000
#define MUTE_MIC3  0x3000
#define MUTE_MIC4  0x4000
#define MUTE_ALL_MICROPHONES	0x0
#define MIC_MUTE_TIME_10MS	0xA
#define MIC_MUTE_TIME_8MS   0x8
#define MIC_MUTE_TIME_6MS	0x6
#define MIC_MUTE_TIME_1MS   0x1
#define NO_MUTE  			0xA
#define DISCARD_SAMPLES   	0x0800

// DIGITAL_GAIN  0x04
#define MUTE_MIC  			0x801
#define KEEP_CURRENT_GAIN  	0x0800
#define GAIN_AFFECTS_MIC1  	0x1000
#define GAIN_AFFECTS_MIC2  	0x2000
#define GAIN_AFFECTS_MIC3  	0x3000
#define GAIN_AFFECTS_MIC4  	0x4000
#define GAIN_AFFECTS_ALL_MICROPHONES  0xF000
#define DIGITAL_GAIN_3_DB  	0x30
#define DIGITAL_GAIN_5_DB  	0x50
#define DIGITAL_GAIN_10_DB  0xA0
#define DIGITAL_GAIN_13_DB  0xD0
#define DIGITAL_GAIN_20_DB  0x140

#define SIZE_TO_ALLOCATE_FOR_ACOUSTIC_MODEL 		0x492
#define SIZE_TO_ALLOCATE_FOR_TRIGGER_ACOUSTIC_MODEL	0x0532
#define GAIN_OF_12_DB 								0X18

//  MIC_DECIMATION_05	(to be sent before 0x24-0x27)

#define CP_DONT_CARE				0		// can be any value
#define DECIMATE_INTO_CP_0			0
#define DECIMATE_INTO_CP_1			1
#define DECIMATE_INTO_CP_2			2
#define DECIMATE_INTO_CP_3			3

#define NO_DECIMATION			0x00
#define DECIMATION_2_1			0x10
#define DECIMATION_3_1			0x20

// command for AUDIO_BUFFER_SIZE_09 (0x9)
#define AUDIO_BUFFER_HALF_SEC	0x3e8
#define AUDIO_BUFFER_1_SEC  	0x07D0
#define AUDIO_BUFFER_1_5_SEC  	0xBB8
#define AUDIO_BUFFER_2_SEC  	0xFA0
#define AUDIO_BUFFER_2_5_SEC  	0x1388
#define AUDIO_BUFFER_3_SEC  	0x1770
#define AUDIO_BUFFER_3_5_SEC  	0x1B58
#define AUDIO_BUFFER_4_SEC  	0x1F40
#define AUDIO_BUFFER_4_1_SEC  	0x2000
#define AUDIO_BUFFER_4_5_SEC  	0x2328
#define AUDIO_BUFFER_5_SEC		0x2710
#define AUDIO_BUFFER_6_SEC		0x2EE0

// command for UART_BAUD_RATE_0C 
#define CHANGE_UART1_BAUDRATE  		0x8000
#define CHANGE_UART0_BAUDRATE  		0x0
#define UART0_UART_BAUD_RATE_115_200_hz  0x480
#define UART0_UART_BAUD_RATE_230_400_hz  0x900
#define UART0_UART_BAUD_RATE_460_800_hz  0x1200
#define UART0_UART_BAUD_RATE_780_000_hz  0x1E78
#define UART0_UART_BAUD_RATE_1_Mhz  0x2710
#define UART0_UART_BAUD_RATE_2_Mhz  0x4e20
#define UART0_UART_BAUD_RATE_3_Mhz  0x7530
#define UART1_UART_BAUD_RATE_100_Khz  0x64
#define UART1_UART_BAUD_RATE_200_Khz  0xc8
#define UART1_UART_BAUD_RATE_400_Khz  0x190
#define UART1_UART_BAUD_RATE_500_Khz  0x0200	// 512
#define UART1_UART_BAUD_RATE_800_Khz  0x320
#define UART1_UART_BAUD_RATE_1_Mhz  0x0400    	// 1024
#define UART1_UART_BAUD_RATE_2_Mhz  0x0800		// 2048
#define UART1_UART_BAUD_RATE_3_Mhz  0x0c00		// 3072
#define UART1_UART_BAUD_RATE_4_Mhz  0x1000		// 4096

// old FW defines - for D8 --->
#define UART_BAUD_RATE_115_200_hz 	0x0480
#define UART_BAUD_RATE_230_400_hz 	0x0900
#define UART_BAUD_RATE_460_800_hz 	0x1200
#define UART_BAUD_RATE_921_600_hz 	0x2400
#define UART_BAUD_RATE_1_Mhz 		0x2710
#define UART_BAUD_RATE_2_Mhz 		0x4e20
#define UART_BAUD_RATE_3_Mhz 		0x7530
#define UART_BAUD_RATE_4_Mhz 		0x9c40
#define UART_BAUD_RATE_5_Mhz 		0xc350
// till here <---

// FW_STATUS_INDEX_0D
#define READ_FW_ERROR_COUNTER 			0x0000
#define GET_AMOUNT_OF_FREE_DATA_MEMORY 	0x0001
#define GET_AMOUNT_OF_FREE_AHB_MEMORY 	0x0002
#define GET_AMOUNT_OF_ALLOC_BLOCKS_IN_DTCM 	0x0003
#define GET_AMOUNT_OF_ALLOC_BLOCKS_IN_AHB 	0x0004
#define GET_MIC_ENR_LEVEL 					0x0005
#define GET_WAKE_TIME_DURING_VAD			0x001E
#define GET_FW_FRAME_LENGTH				0x001D

// Microphone Auto set (0xE)
#define D2_AFE_EN           0x1
#define D8x_SD_DDF_EN       0x1
#define D10L_SAR1_DDF_EN    0x1
#define D2_PDM0_L_EN        0x2
#define D8x_DDF_0_EN        0x2
#define D10L_DDF_2_EN       0x2
#define D2_PDM0_R_EN        0x4
#define D8x_DDF_1_EN        0x4
#define D10L_DDF_0_EN       0x4
#define D2_PDM1_L_EN        0x8
#define D8x_SAR_DDF_EN      0x8
#define D10L_DDF_1_EN       0x8
#define D2_PDM1_R_EN        0x10
#define D10L_SAR0_DDF_EN    0x10
#define D8x_SD_ADC_EN       0x20
#define D10L_DDF_3_EN       0x20
#define D8x_SAR_ADC_EN      0x40
#define D10L_SAR1_ADC_EN    0x40
#define D8x_DM_1_EN         0x80
#define D10L_SAR0_ADC_EN    0x80
#define D8x_DM_0_EN         0x100
#define D10L_DM_9_EN        0x100
#define AUTO_SET_EVENT_DIS  0x0
#define AUTO_SET_EVENT_EN_ON_VAD    0x20
#define AUTO_SET_EVENT_EN_ON_VT_DETECTION    0x40

#define GET_WAKEUP_COUNTER 					0x0007

// commands for LOAD_BINARY_FILE_0F (0xF)
#define FILE_TYPE_DTE_PRIM_MODEL		  0x0
#define FILE_TYPE_DTE_SEC_MODEL			  0x1
#define FILE_TYPE_ASRP_PARAMS_PRIM_INIT   0x4
#define FILE_TYPE_ASRP_SEC_INIT			  0x5
#define FILE_TYPE_NNET_BINS				  0x6
#define FILE_TYPE_NNET_FEATURES			  0x7
#define FILE_TYPE_PRIM_AM_FIRST_BLOCK	  0X10
#define FILE_TYPE_DTE_LOAD_TO_PREALLOC	  0x12
#define FILE_TYPE_FW_CMD_SEQ			  0x30
#define FILE_TYPE_GENERIC_BIN			  0x31
#define FILE_TYPE_FLASH_BUFFER			  0x31

#define FILE_NO_OP 						  0x0
#define FILE_LOAD_OR_REL_ONLY 			  0x40
#define FILE_INIT_OR_KILL_ONLY 	  		  0x80
#define FILE_LOAD_INIT_OR_KILL_REL 		  0xC0

#define MEM_TYPE_DTCM  				0x0
#define MEM_TYPE_AHB  				0x100
#define BLK_START_NUM_0 			0x0
#define BLK_START_NUM_1 			0x200

#define OP_TYPE_LOAD_FILE 			0x0
#define OP_TYPE_RELEASE_FILE 		0x0800
#define LOAD_ENGINE_TYPE_VT1 		0x1000
#define LOAD_ENGINE_TYPE_VT2 		0x2000
#define LOAD_ENGINE_TYPE_VT3 		0x3000
#define LOAD_ENGINE_TYPE_ASRP 		0x4000
#define LOAD_ENGINE_TYPE_SED 		0x5000
#define LOAD_ENGINE_FW_COMMANDS		0xF000
#define LOAD_ENGINE_FW_SYSTEM		0xF000

#define VT1_REGS_OFFSET 			0x40
#define VT2_REGS_OFFSET 			0x80
#define VT3_REGS_OFFSET 			0xC0

#define VT_REG_MODEL_SELECT 		0x13
#define TRIGGER_ON_PRIMERY_MODEL 	0x0

#define VT_REG_RECOG_MODE				0x0
#define VT_RECOG_MODE_SINGLE_INSTANCE	0x1
#define VT_RECOG_MODE_LPSD_VAD			0x2
#define VT_RECOG_MODE_DUAL_INSTANCES	0x3
#define VT_INST_EN_INST_1				0x1000
#define VT_INST_EN_INST_2				0x2000
#define VT_INST_EN_INST_3				0x4000
#define VT_INST_EN_INST_4				0x8000
#define VT_INST_ACTIVE_PAUSE_INST_1		0x100
#define VT_INST_ACTIVE_PAUSE_INST_2		0x200
#define VT_INST_ACTIVE_PAUSE_INST_3		0x400
#define VT_INST_ACTIVE_PAUSE_INST_4		0x800

#define VT_REG_INIT					0x1
#define VT_REG_TH					0x8
#define VT_REG_LL					0xA
#define VT_REG_WORD_ID				0x1B
#define VT_REG_PHRASE_LENGTH_27		0x27
#define VT_REG_GROUP_ID       		0x4
#define VT_REG_CMD_ID       		0x5
#define T3_T4_INP_FREQ_29			0x29
#define SED_REC_CONTROL				0xF
#define SED_MODEL_TYPE				0x9
#define INP_FREQ_16K				0x0
#define INP_FREQ_48K				0x1
#define VT_DNN_STEP_SIZE_23			0x23
#define VT_WORD_ID_STREAM_28		0x28

#define VT_REG_ACTIVATE_MODEL_TYPE  0x2A
#define VT_REG_ACTIVATE_NUM_GROUPS  0x2B
#define VT_REG_SET_LEVEL_2_TIMEOUT 	0x2C

#define VT_ACTIVATE_MODEL_DSP  0x0
#define VT_ACTIVATE_MODEL_NNL  0x1

#define VT_ACTIVATE_GROUP_1        0x1
#define VT_ACTIVATE_GROUP_1_AND_2  0x2

#define VT_REG_DETECTION_DELAY_16 	0x16

#define NSBF_CH_DLY 				0x15     //Frames              

#define VT_NUM_GLOBAL 				0x0000
#define VT_NUM_1 					0x2000
#define VT_NUM_2 					0x4000
#define VT_NUM_3 					0x6000
#define VT_NUM_NONE 				0xE000


// Clock values for register 10
#define USE_PLL_STEP_FROM_REG_0x1E   0xF000

// AUDIO_PROCESSING_ROUTING_11
#define IO_SET_0  	0x0
#define IO_SET_1  	0x1000
#define IO_SET_2  	0x2000
#define IO_SET_3  	0x3000
#define IO_SET_4  	0x4000
#define IO_SET_5  	0x5000
#define IO_SET_6  	0x6000
#define IO_SET_7  	0x7000
#define IO_SET_8  	0x8000
#define IO_3N_0_CP_0  0x0
#define IO_3N_0_CP_1  0x1
#define IO_3N_0_CP_2  0x2
#define IO_3N_0_CP_3  0x3
#define IO_3N_0_CP_4  0x4
#define IO_3N_0_CP_5  0x5
#define IO_3N_0_CP_6  0x6
#define IO_3N_0_CP_7  0x7
#define IO_3N_0_NO_CP 0xE
#define IO_3N_1_CP_0  0x0
#define IO_3N_1_CP_1  0x010
#define IO_3N_1_CP_2  0x020
#define IO_3N_1_CP_3  0x030
#define IO_3N_1_CP_4  0x040
#define IO_3N_1_CP_5  0x050
#define IO_3N_1_CP_6  0x060
#define IO_3N_1_CP_7  0x070
#define IO_3N_1_NO_CP 0x0E0
#define IO_3N_2_CP_0  0x0
#define IO_3N_2_CP_1  0x0100
#define IO_3N_2_CP_2  0x0200
#define IO_3N_2_CP_3  0x0300
#define IO_3N_2_CP_4  0x0400
#define IO_3N_2_CP_5  0x0500
#define IO_3N_2_CP_6  0x0600
#define IO_3N_2_CP_7  0x0700
#define IO_3N_2_NO_CP 0x0E00

// AUDIO_BUFFER_READOUT_CONFIGURATION_12 -- may be reduced (per WWE)
#define AUDIO_BUFFER_READOUT_START_FROM_POINT_OF_SWITCHING_TO_BUFFERING 0X00
#define AUDIO_BUFFER_READOUT_START_FROM_PHRASE_END_POINT 				0X01
#define AUDIO_BUFFER_READOUT_START_FROM_PHRASE_START_POINT 				0X02

// AUDIO_STREAMING_SOURCE_SELECT_13
#define NO_STREAM_CH_1    0xF
#define STREAM_CH_1_CP_0  0x0
#define STREAM_CH_1_CP_1  0x1
#define STREAM_CH_1_CP_2  0x2
#define STREAM_CH_1_CP_3  0x3
#define STREAM_CH_1_CP_4  0x4
#define STREAM_CH_1_CP_5  0x5
#define STREAM_CH_1_CP_6  0x6
#define STREAM_CH_1_CP_7  0x7
#define NO_STREAM_CH_2    0x0F0
#define STREAM_CH_2_CP_0  0x0
#define STREAM_CH_2_CP_1  0x010
#define STREAM_CH_2_CP_2  0x020
#define STREAM_CH_2_CP_3  0x030
#define STREAM_CH_2_CP_4  0x040
#define STREAM_CH_2_CP_5  0x050
#define STREAM_CH_2_CP_6  0x060
#define STREAM_CH_2_CP_7  0x070
#define NO_STREAM_CH_3    0x0F00
#define STREAM_CH_3_CP_0  0x0
#define STREAM_CH_3_CP_1  0x0100
#define STREAM_CH_3_CP_2  0x0200
#define STREAM_CH_3_CP_3  0x0300
#define STREAM_CH_3_CP_4  0x0400
#define STREAM_CH_3_CP_5  0x0500
#define STREAM_CH_3_CP_6  0x0600
#define STREAM_CH_3_CP_7  0x0700
#define NO_STREAM_CH_4    0xF000
#define STREAM_CH_4_CP_0  0x0
#define STREAM_CH_4_CP_1  0x1000
#define STREAM_CH_4_CP_2  0x2000
#define STREAM_CH_4_CP_3  0x3000
#define STREAM_CH_4_CP_4  0x4000
#define STREAM_CH_4_CP_5  0x5000
#define STREAM_CH_4_CP_6  0x6000
#define STREAM_CH_4_CP_7  0x7000

// GOOGLE_ALGORITHM  0x14
#define GOOGLE_ENABLE  	0x0001
#define GOOGLE_INIT  	0x0002
#define GOOGLE_DETECTED 0x0010

//DETECT_AND_SYS_EVENTS  0x14
#define PWRUP_COMP 		0x1
#define VT1_DET 		0x2
#define VT2_DET 		0x4
#define VT3_DET 		0x8
#define AEP_DET 		0x10
#define SENSOR_DET	    0x80      
#define RTC_ALARM_EVENT 0x2000
#define WARNING_EVENT 	0x4000
#define ERROR_EVENT 	0x8000

// EVENTS_INDICATION_GPIO_15
#define PRI_MODEL_DET_GPIO_NUM_1  	0x1
#define PRI_MODEL_DET_GPIO_NUM_4  	0x4
#define PRI_MODEL_DET_GPIO_NUM_14  	0xe
#define PRI_MODEL_DET_GPIO_NUM_16  	0x010
#define PRI_MODEL_DET_GPIO_NUM_15  	0xf
#define PRI_MODEL_DET_GPIO_NUM_20  	0x014
#define SET_PRI_GPIO  				0x080
#define SEC_MODEL_DET_GPIO_NUM_1  	0x0100
#define SEC_MODEL_DET_GPIO_NUM_14  	0xe00
#define SEC_MODEL_DET_GPIO_NUM_16  	0x1000
#define SEC_MODEL_DET_GPIO_NUM_15  	0x0f00
#define SEC_MODEL_DET_GPIO_NUM_20  	0x1400
#define SET_SEC_GPIO  				0x8000

#define EVENTS_GPIO_NUM_1 			0x1
#define EVENTS_GPIO_NUM_4 			0x4
#define EVENTS_GPIO_NUM_6			0x6
#define EVENTS_GPIO_NUM_7			0x7
#define EVENTS_GPIO_NUM_12			0xc
#define EVENTS_GPIO_NUM_14 			0xe
#define EVENTS_GPIO_NUM_16 			0x10
#define EVENTS_GPIO_NUM_15 			0xf
#define EVENTS_GPIO_NUM_20 			0x14
#define EVENTS_GPIO_NUM_25 			0x19
#define EVENTS_GPIO_POL_HIGH 		0x0
#define EVENTS_GPIO_POL_LOW 		0x40
#define EN_EVENTS_GPIO 				0x80
#define DIS_EVENTS_GPIO 			0x0
#define CLEAR_EVENTS_GPIO 			0xff7f	// a mask for "&" operator
#define FW_READY_GPIO_NUM_1 		0x100
#define FW_READY_GPIO_NUM_4 		0x400
#define FW_READY_GPIO_NUM_6 		0x600
#define FW_READY_GPIO_NUM_7 		0x700
#define FW_READY_GPIO_NUM_11 		0xB00
#define FW_READY_GPIO_NUM_12 		0xc00
#define FW_READY_GPIO_NUM_14 		0xe00
#define FW_READY_GPIO_NUM_16 		0x1000
#define FW_READY_GPIO_NUM_15 		0xf00
#define FW_READY_GPIO_NUM_9 		0x900
#define FW_READY_GPIO_NUM_10 		0xa00
#define FW_READY_GPIO_NUM_20 		0x1400
#define FW_READY_GPIO_NUM_25 		0x1900
#define FW_READY_GPIO_NUM_26 		0x1A00
#define FW_READY_GPIO_POL_HIGH 		0x0
#define FW_READY_GPIO_POL_LOW 		0x4000
#define EN_FW_READY_GPIO 			0x8000
#define DIS_FW_READY_GPIO 			0x0
#define CLEAR_FW_READY_GPIO 		0x7fff	// a mask for "&" operator

#define FW_EVENT_GPIO	14
#define FW_READY_GPIO	10

// Register 16 values
#define SD_GAIN_EN  	0x8000
#define SD_GAIN_MINUS_4_DB  0x0
#define SD_GAIN_MINUS_2_DB  0x0100
#define SD_GAIN_0_DB  0x0200
#define SD_GAIN_2_DB  0x0300
#define SD_GAIN_4_DB  0x0400
#define SD_GAIN_6_DB  0x0500
#define SD_GAIN_8_DB  0x0600
#define SD_GAIN_10_DB  0x0700
#define SD_GAIN_12_DB  0x0800
#define SD_GAIN_14_DB  0x0900
#define SD_GAIN_16_DB  0x0a00
#define SD_GAIN_18_DB  0x0b00
#define SD_GAIN_20_DB  0x0c00
#define SD_GAIN_22_DB  0x0d00
#define SD_GAIN_24_DB  0x0e00
#define SD_GAIN_26_DB  0x0f00
#define SD_GAIN_28_DB  0x1000
#define SD_GAIN_30_DB  0x1100
#define SD_GAIN_32_DB  0x1200
#define SD_GAIN_34_DB  0x1300
#define SD_GAIN_36_DB  0x1400
// Select which SAR:
#define SAR0_GAIN_EN  		0x100
#define SAR1_GAIN_EN  		0x200
#define SAR0_AND_1_GAIN_EN  0x300

// SAR0 GAINS
#define SAR0_GAIN_0_DB  	0x0
#define SAR0_GAIN_5_5_DB  	0x1
#define SAR0_GAIN_13_DB  	0x2
#define SAR0_GAIN_14_9_DB  	0x3
#define SAR0_GAIN_16_5_DB  	0x4
#define SAR0_GAIN_19_12_DB  0x5
#define SAR0_GAIN_20_68_DB  0x6
#define SAR0_GAIN_21_56_DB  0x7
#define SAR0_GAIN_23_52_DB  0x8
#define SAR0_GAIN_23_DB  	0x9
#define SAR0_GAIN_24_78_DB  0xa
#define SAR0_GAIN_26_14_DB  0xb
#define SAR0_GAIN_27_7_DB  	0xc
#define SAR0_GAIN_29_6_DB  	0xd
#define SAR0_GAIN_32_DB  	0xe
#define SAR0_GAIN_35_20_DB  0xf

// SAR1 GAINS
#define SAR1_GAIN_0_DB  	0x00
#define SAR1_GAIN_5_5_DB  	0x10
#define SAR1_GAIN_13_DB  	0x20
#define SAR1_GAIN_14_9_DB  	0x30
#define SAR1_GAIN_16_5_DB  	0x40
#define SAR1_GAIN_19_12_DB  0x50
#define SAR1_GAIN_20_68_DB  0x60
#define SAR1_GAIN_21_56_DB  0x70
#define SAR1_GAIN_23_52_DB  0x80
#define SAR1_GAIN_23_DB  	0x90
#define SAR1_GAIN_24_78_DB  0xa0
#define SAR1_GAIN_26_14_DB  0xb0
#define SAR1_GAIN_27_7_DB  	0xc0
#define SAR1_GAIN_29_6_DB  	0xd0
#define SAR1_GAIN_32_DB  	0xe0
#define SAR1_GAIN_35_20_DB  0xf0

// FW_DEBUG_REGISTER_2  0x17
#define PRINT_TDM_SW_SYNC_PATTERN 	0x1000
#define FORCE_DETECTION_INTERRUPT 	0x80

// values for FW_DEBUG_REGISTER_18
#define DUMP_APB_REGS 	0x1
#define DUMP_AHB_REGS 	0x2
#define FW_PRINT_CLOCK_SETTING 		0x4
#define TOGGLE_UART_DEBUG_PRINTS 	0x5
#define PRINT_MEM_INFO 				0xa
#define PRINT_MIPS_METER 			0x014

// HIGH_PASS_FILTER_1A
#define IIR_HPF_EN  		0x1
#define DC_REMOVE_COARSE_EN 0x2
#define DC_REMOVE_FINE_EN  	0x4
#define IIR_HPF_CUTOFF_FREQ_60HZ  0x0
#define IIR_HPF_CUTOFF_FREQ_30HZ  0x01000

// Clock values for register 1B
#define MCLK_32768Hz 		0x0020
#define MCLK_12288000Hz		0x3000
#define MCLK_19200000Hz		0x4B00
#define MCLK_24576000Hz		0x6000

// I2C_SERVICE_1C register	0x1C
#define I2C_SERVICE_CONFIGURE_ADDRESS	0x1000
#define I2C_SERVICE_READ_REGISTER		0x2000
#define I2C_SERVICE_WRITE_REGISTER		0x3000
#define I2C_SERVICE_UPDATE_VALUE		0x5000
#define I2C_SERVICE_RELEASE				0x8000
#define I2C_VESPER_MIC_SLAVE_ADDRESS_LEFT_CHANNEL	0x60
#define I2C_VESPER_MIC_SLAVE_ADDRESS_RIGHT_CHANNEL	0x61
#define I2C_VESPER_REGISTER0	0x0
#define I2C_VESPER_REGISTER1	0x1
#define I2C_VESPER_REGISTER2	0x2
#define I2C_VESPER_REGISTER3	0x3
#define I2C_VESPER_REGISTER4	0x4
#define I2C_VESPER_REGISTER5	0x5

#define I2C_SDA_GPIO_11			0x0000
#define I2C_SDA_GPIO_14			0x0400

#define RTC_TIME 				300 //In seconds
#define TRIGGERS_NUM_THRESHOLD	RTC_TIME/20
#define MAX_PGA_HIGH_LIMIT 		21 //60dB
#define MAX_PGA_LOW_LIMIT 		31 //45dB

// clock extended values for register 0x1E
#define CLK_EXT_PLL_STEP_0   0x0000
#define CLK_EXT_PLL_STEP_1   0x0001
#define CLK_EXT_PLL_STEP_2   0x0002
#define CLK_EXT_PLL_STEP_3   0x0003
#define CLK_EXT_PLL_STEP_4   0x0004
#define CLK_EXT_PLL_STEP_5   0x0005
#define CLK_EXT_PLL_STEP_6   0x0006
#define CLK_EXT_PLL_STEP_7   0x0007
#define CLK_EXT_PLL_STEP_8   0x0008
#define CLK_EXT_PLL_STEP_9   0x0009
#define CLK_EXT_PLL_STEP_10   0x000A
#define CLK_EXT_PLL_STEP_11   0x000B
#define CLK_EXT_PLL_STEP_12   0x000C
#define CLK_EXT_PLL_STEP_13   0x000D
#define CLK_EXT_PLL_STEP_14   0x000E
#define CLK_EXT_PLL_STEP_15   0x000F
#define CLK_EXT_PLL_STEP_16   0x0010
#define CLK_EXT_PLL_STEP_17   0x0011
#define CLK_EXT_PLL_STEP_18   0x0012
#define CLK_EXT_PLL_STEP_19   0x0013
#define CLK_EXT_PLL_STEP_20   0x0014
#define CLK_EXT_PLL_STEP_21   0x0015
#define CLK_EXT_PLL_STEP_22   0x0016
#define CLK_EXT_PLL_STEP_23   0x0017
#define CLK_EXT_PLL_STEP_24   0x0018
#define CLK_EXT_PLL_STEP_25   0x0019
#define CLK_EXT_PLL_STEP_26   0x001A
#define CLK_EXT_PLL_STEP_27   0x001B
#define CLK_EXT_PLL_STEP_28   0x001C
#define CLK_EXT_PLL_STEP_29   0x001D
#define CLK_EXT_PLL_STEP_30   0x001E
#define CLK_EXT_PLL_STEP_31   0x001F
#define CLK_EXT_PLL_STEP_32   0x0020
#define CLK_EXT_PLL_STEP_33   0x0021
#define CLK_EXT_PLL_STEP_34   0x0022
#define CLK_EXT_PLL_STEP_35   0x0023
#define CLK_EXT_PLL_STEP_36   0x0024
#define CLK_EXT_PLL_STEP_37   0x0025
#define CLK_EXT_PLL_STEP_38   0x0026
#define CLK_EXT_PLL_STEP_39   0x0027
#define CLK_EXT_PLL_STEP_40   0x0028

#define OSC_FREE_RUN   0x0800
#define PLL_OSC_SEL_PLL_OSC_OFF   0x0000
#define PLL_OSC_SEL_USE_PLL   0x1000
#define D10_USE_XTAL_OSC      0x2000
#define PLL_OSC_SEL_USE_OSC   0x2000
#define D10_USE_MCLK          0x0
#define CLK_SEL_MCLK_IN   	  0x0000
#define CLK_SEL_MCLK_IN_OR_XTAL_OSC   0x0
#define CLK_SEL_TDM0_SCLK   0x4000
#define SRC_SET_KEEP_CUR_CLK_SRC   0x0000
#define SRC_SET_CONFIG_CLK_ACCORDING_TO_CLK_SEL   0x8000
#define FORM_SEL_0	0x0
#define FORM_SEL_1	0x10000
#define FORM_SEL_2	0x20000

// AUDIO_ROUTING_CONFIGURATION_1F  0x1F
#define SPK_CHAN  				0x1
#define TDM0_HIGH_GPIOS			0x2
#define TDM1_HIGH_GPIOS			0x4
#define D2_SET_TDM0_FOR_BYPASS  0x8
#define D2_SET_TDM1_FOR_BYPASS  0xc
#define D2_SET_TDM2_FOR_BYPASS  0x10
#define D2_SET_TDM3_FOR_BYPASS  0x14
#define TDM1_IOS_SHARED  		0x0
#define TDM1_IOS_NOT_SHARED  	0x20
#define TDM_BYPASS_EN  			0x040
#define TDM_BYPASS_DIS  		0x0000
#define TDM_BYPASS_MODE_TDM0_TO_TDM1_TDM2_TO_TDM3  0x0
#define TDM_BYPASS_MODE_TDM0_TO_TDM3_TDM2_TO_TDM1  0x080
#define MUSIC_IN_TDM0  			0x0
#define MUSIC_IN_TDM1  			0x0100
#define MUSIC_IN_TDM2  			0x0200
#define MUSIC_IN_TDM3  			0x0300
#define USE_TDM_MUSIC_TO_SYNC  	0x0400
#define TDM_SYNC_LEFT_CH  		0x0
#define TDM_SYNC_RIGHT_CH  		0x0800
#define TDM_SYNC_DELAY_1_CLKS_CYCLES  0x1000
#define TDM_SYNC_DELAY_2_CLKS_CYCLES  0x2000
#define TDM_SYNC_DELAY_3_CLKS_CYCLES  0x3000
#define TDM_SYNC_DELAY_4_CLKS_CYCLES  0x4000
#define TDM_SYNC_DELAY_5_CLKS_CYCLES  0x5000
#define TDM_SYNC_DELAY_6_CLKS_CYCLES  0x6000
#define TDM_SYNC_DELAY_7_CLKS_CYCLES  0x7000
#define TDM_SYNC_DELAY_8_CLKS_CYCLES  0x8000
#define TDM_SYNC_DELAY_9_CLKS_CYCLES  0x9000
#define TDM_SYNC_DELAY_10_CLKS_CYCLES  0xA000
#define TDM_SYNC_DELAY_11_CLKS_CYCLES  0xB000
#define TDM_SYNC_DELAY_12_CLKS_CYCLES  0xC000
#define TDM_SYNC_DELAY_13_CLKS_CYCLES  0xD000
#define TDM_SYNC_DELAY_14_CLKS_CYCLES  0xE000
#define TDM_SYNC_DELAY_15_CLKS_CYCLES  0xF000

// ENERAL_CONFIGURATION_1_22  0x22
#define MAX_NUMBER_OF_MIC_IS_0_OR_1 0x0
#define MAX_NUMBER_OF_MIC_IS_2  	0x1
#define MAX_NUMBER_OF_MIC_IS_4  	0x2
#define DSP_CLK_GEN_PLL  			0x0
#define DSP_CLK_GEN_RC_OSC  		0x020
#define IF_REQUIRED_WAKEUP  		0x040
#define AUD_BUF_READ_MODE_MODE_2  	0x0
#define AUD_BUF_READ_MODE_MODE_1_AND_2  	0x080
#define WAKEUP_POLARITY_ACTIVE_LOW  0x0
#define WAKEUP_POLARITY_ACTIVE_HIGH 0x0100
#define MEMORY_SLEEP_EN  			0x0200
#define INVERT_DETECTION_GPIOS_ACTIVE_LOW  	0x0400
#define INVERT_DETECTION_GPIOS_ACTIVE_HIGH  0x0
#define SEND_UART_CHG_SEQ  			0x0800
#define SPLIT_MIC_BUFFER  			0x1000
#define NO_SPLIT_MIC_BUFFER  		0x0000

// GENERAL_CONFIGURATION_2_23
#define PLL_POST_DIV_0  0x0
#define PLL_POST_DIV_1  0x1
#define PLL_POST_DIV_2  0x2
#define PLL_POST_DIV_3  0x4
#define PLL_POST_DIV_4  0x4
#define PLL_POST_DIV_5  0x5
#define PLL_POST_DIV_6  0x6
#define PLL_POST_DIV_7  0x7
#define PLL_POST_DIV_8  0x8
#define PLL_POST_DIV_9  0x9
#define PLL_POST_DIV_10  0xa
#define PLL_POST_DIV_11  0xb
#define PLL_POST_DIV_12  0xc
#define PLL_POST_DIV_13  0xd
#define PLL_POST_DIV_14  0xe
#define PLL_POST_DIV_15  0xf
#define FW_VAD_TYPE_NO_VAD  0x0
#define FW_VAD_TYPE_HW_VAD0  0x020
#define FW_VAD_TYPE_FW_OR_VESPER  0x040
#define FW_VAD_TYPE_D6_HW_VAD1  0x060
#define DDF_SAMPLE_WIDTH_16_BIT  0x0
#define DDF_SAMPLE_WIDTH_24_BIT  0x080
#define MIC_SAMPLE_RATE_16K  0x0
#define MIC_SAMPLE_RATE_44_1K  0x0100
#define MIC_SAMPLE_RATE_48K  0x0200
#define MIC_SAMPLE_RATE_8K  0x0300
#define AUTO_MIPS_HWVAD_ENABLED  0x0400
#define RESET_DDF_DC  0x0800
#define WRITE_AUD_BUF_HDR  0x1000
#define D6_LDO_SETTING_INPUT_MIN_0_96V  0x2000
#define D6_LDO_SETTING_INPUT_MIN_1_03V  0x4000
#define D6_LDO_SETTING_INPUT_MIN_1_1V  	0x6000
#define ENABLE_LP_HW_VAD       			0x2000
#define ENABLE_HW_VAD_DUPLICATION       0x4000
#define ENABLE_PRE_ROLL_EXTENTION       0x4000
#define CLOSE_PRE_ROLL_EXTENTION       	0xBFFF
#define ENABLE_SECONDARY_HW_VAD_BUFFER 	0x8000
#define ENABLE_POST_PLL_DIVIDER         0x1
#define DISABLE_POST_PLL_DIVIDER        0x0

// Register 0x24 - 0x26 fields
#define D2_MIC_SRC_LEFT_DMIC_DM0  0x1
#define D2_MIC_SRC_RIGHT_DMIC_DM0  0x2
#define D2_MIC_SRC_LEFT_DMIC_DM1  0x3
#define D2_MIC_SRC_RIGHT_DMIC_DM1  0x4
#define D2_MIC_SRC_ANALOG_MIC_DM2  0x5
#define D2_DM_DATA_SRC_DM0_TDM2_RX  0x0
#define D2_DM_DATA_SRC_DM1_TDM0_FSYNC  0x0
#define D2_DM_DATA_SRC_DM2_HIGH_IMPEDANCE  0x0
#define D2_DM_DATA_SRC_DM0_TDM3_FSYNC  0x8
#define D2_DM_DATA_SRC_DM1_TDM3_RX  0x8
#define D2_DM_DATA_SRC_DM2_MID_IMPEDANCE  0x8
#define D2_DM_CLK_SRC_DM0_TDM2_TX  0x0
#define D2_DM_CLK_SRC_DM1_TDM0_TX  0x0
#define D2_DM_CLK_SRC_DM0_TDM3_SCLK  0x010
#define D2_DM_CLK_SRC_DM1_TDM3_TX  0x010

#define DDF_AND_DM_CONFIG_DDF0_DM0  0x1
#define DDF_AND_DM_CONFIG_DDF0_DM1  0x2
#define DDF_AND_DM_CONFIG_DDF1_DM0  0x3
#define DDF_AND_DM_CONFIG_DDF1_DM1  0x4
#define DDF_AND_DM_CONFIG_SD_DDF_DM0  0x5
#define DDF_AND_DM_CONFIG_SD_DDF_DM1  0x6
#define DDF_AND_DM_CONFIG_SD_DDF_SD_ADC  0x7
#define DDF_AND_DM_CONFIG_SAR_DDF_SAR_ADC  0x8
#define D10L_DDF_AND_DM_CONFIG_DDF0_DM0  0x1
#define D10L_DDF_AND_DM_CONFIG_DDF1_DM0  0x2
#define D10L_DDF_AND_DM_CONFIG_DDF2_DM1  0x3
#define D10L_DDF_AND_DM_CONFIG_DDF3_DM1  0x4
//RSVD1					    0x0005
//RSVD1					    0x0006
//RSVD1					    0x0007
#define D10L_DDF_AND_DM_CONFIG_SAR0_D10L_DDF_SAR_ADC  0x8
#define D10L_DDF_AND_DM_CONFIG_SAR1_D10L_DDF_SAR_ADC  0x9

#define CLOCK_POLARITY_RISING_EDGE  0x0
#define CLOCK_POLARITY_FALLING_EDGE  0x010

#define DM_CLK_FREQ_512_SR_8KHz_16KHz  0x0
#define DM_CLK_FREQ_768_SR_8KHz_16KHz  0x020
#define DM_CLK_FREQ_1024_1040_SR_16KHz_32KHz_48KHz  0x040
#define DM_CLK_FREQ_1536_1200_SR_8KHz_16KHz_32KHz_48KHz  0x060
#define DM_CLK_FREQ_2304_2352_SR_16KHz_32KHz_48KHz  0x080
#define DM_CLK_FREQ_3072_SR_16KHz_32KHz_48KHz  0x0a0

#define SAR_IIR_FILTER_128	0x0
#define SAR_IIR_FILTER_256	0x20
#define SAR_IIR_FILTER_512	0x60
#define SAR_IIR_FILTER_1024	0x80


#define SAR_IIR_FILTER_SD_ALIGN_D8D  0x040
#define SAR_IIR_FILTER_64_FOR_TDM0_44_1  0x080
#define SYNCED_START		0x0100
#define NO_SYNCED_START		0x0000
#define DDF_AUDIO_ATTENUATION_6dB_GAIN  0x0
#define DDF_AUDIO_ATTENUATION_0dB  0x0200
#define DDF_AUDIO_ATTENUATION_MINUS_6dB  0x0400
#define DDF_AUDIO_ATTENUATION_MINUS_12dB  0x0600
#define SAR_ADC_SEL_MAIN 	0x0
#define SAR_ADC_SEL_SEC 	0x800

#define DM_DATA_SRC_DM0_GPIO2_DM1_GPIO1  0x0
#define DM_DATA_SRC_DM0_GPIO5_DM1_GPIO11  0x1000
#define DM_DATA_SRC_DM0_GPIO9_DM1_GPIO13  0x2000
#define DM_DATA_SRC_DM0_GPIO20_DM1_GPIO18  0x3000
#define DM_CLOCK_SRC_DM0_GPIO6_DM1_GPIO0  0x0
#define DM_CLOCK_SRC_DM0_GPIO6_DM1_GPIO12  0x4000
#define DM_CLOCK_SRC_DM0_GPIO8_DM1_GPIO14  0x8000
#define DM_CLOCK_SRC_DM0_GPIO19_DM1_GPIO17  0xC000

#define CLOSING_MICS_NO_DM_CLOCK  0x200
#define CLOSING_MICS_SAR_LOW_AMP  0x0

// VT_REG_PHRASE_LENGTH_27
#define USER_CFG_WWE_LENGTH_500_MS 		0x2000
#define USER_CFG_WWE_LENGTH_600_MS 		0x2580
#define USER_CFG_WWE_LENGTH_750_MS 		0x3000
#define USER_CFG_WWE_LENGTH_1S 			0x4000

//VESPER_MIC_CONFIG_28
//#define ENABLE_ENV_ADAPTATION  0x10	// obsolete

// command for 29_HOST_INTERFACE_SUPPORT (0x29)
#define UART0_ENABLE_FOR_HOST_D2_TDM2_D4_D6_GPIO_17_18_D10_GPIO_2_5	0x1
#define I2C_D2_ON_I2C_SDA_SCK_D4_D6_GPIO_1_2_D10_GPIO_3_4			0x2
#define SLIMBUS_D2_TDM0_D4_D6_GPIO_13_15							0x4
#define UART_D2_0_UART_TDI_RTCK_D4_1_GPIO_14_15_D10_GPIO_12_13		0x8
#define UART_D2_0_UART_Rx_Tx_D4_1_GPIO_8_9							0x10
#define SPI_D2_TDM1_D4_GPIO_4_5_6_7_D10_GPIO_2_3_4_5				0x20
#define D10_SPI0_GPIO_27_28_29_30									0x40
#define SPI_D2_SPI_PINS_D6_GPIO_4_5_6_7								0x40
#define UART_D2_0_ON_I2C_SDA_SCK									0x80
#define UART_TX_D10_GPIO_30											0x80
#define UART_TX_D10_GPIO_17											0x100
#define SPI_ACK														0x800
#define UART_DEBUG_MODE_0											0x1000
#define UART_DEBUG_MODE_1											0x2000
#define UART_EN_UART_1_Rx											0x4000

#define TONE_GENERATOR_2A	0x2A

#define TONE_GEN_EN	0x1
#define TONE_WORD_WIDTH_16_BITS	0x0
#define TONE_WORD_WIDTH_32_BITS	0x2

#define LDO_CONFIG_2B	0x2B

#define LDO_DIS	0x0
#define LDO_EN	0x1
#define LDO_CAS_OUT_LEVEL_1_2_AND_BELLOW	0x4
#define LDO_CAS_OUT_LEVEL_1_8	0x8
#define LDO_EN_6PCNT	0x200
#define LDO_EN_2PCNT	0x400

// RTC_CONFIGURATION_2C	0x2C
#define TIMEOUT_750MS	0x32
#define TIMEOUT_3_SEC	0xC8
#define TIMEOUT_5_MIN	0x4e20

#define DURATION  		0		// The duration between consecutive RTC interrupts in units of seconds (0 disables RTC)
#define PERIODIC  		0x1000	// 0: one-time 1: periodic
#define WAKE_UP_HOST  	0x2000 	// 0: disable  1: enable

#define SPL_METER_CONFIG_2D	0x2D

#define SPL_METER_STATUS_2E	0x2E

// UART_DEBUG_RECORDING_30
#define ENABLE_RECORDING  0x1
#define ENLARGE_BUFFER_BY_1_5  0x2
#define ENLARGE_BUFFER_BY_2  0x4
#define ALLOCATE_BUFFER_IN_AHB_MEMORY  0x8
#define ADD_BUFFER_TO_HW_VAD  0x010
#define ENABLE_CALCULATING_MAX_VALUES  0x0100
#define PRINT_MAX_VALUES  0x0200
#define RELEASE_REC_BUFF  0x0400
#define CONFIGURE_REC_MASK  0x8000
#define RECORD_MIC0_INT  0x1
#define RECORD_MIC1_INT  0x2
#define RECORD_MIC2_INT  0x4
#define RECORD_MIC3_INT  0x8
#define RECORD_MIC0_FRM  0x010
#define RECORD_MIC1_FRM  0x020
#define RECORD_MIC2_FRM  0x040
#define RECORD_MIC3_FRM  0x080
#define RECORD_TDM0_Rx_INT  0x0100
#define RECORD_TDM1_Rx_INT  0x0200
#define RECORD_TDM2_Rx_INT  0x0400
#define RECORD_TDM3_Rx_INT  0x0800
#define RECORD_TDM0_Tx_INT  0x1000
#define RECORD_TDM1_Tx_INT  0x2000
#define RECORD_TDM2_Tx_INT  0x4000
#define RECORD_TDM3_Tx_INT  0x8000
#define RECORD_TDM0_Rx_FRM  0x1
#define RECORD_TDM1_Rx_FRM  0x2
#define RECORD_TDM2_Rx_FRM  0x4
#define RECORD_TDM3_Rx_FRM  0x8
#define RECORD_TDM0_Tx_FRM  0x010
#define RECORD_TDM1_Tx_FRM  0x020
#define RECORD_TDM2_Tx_FRM  0x040
#define RECORD_TDM3_Tx_FRM  0x080
#define RECORD_BUF1_IN_FRM  0x0100
#define RECORD_BUF2_IN_FRM  0x0200
#define RECORD_BUF3_IN_FRM  0x0400
#define RECORD_BUF4_IN_FRM  0x0800
#define RECORD_BUF1_OUT_FRM  0x1000
#define RECORD_BUF2_OUT_FRM  0x2000
#define RECORD_BUF3_OUT_FRM  0x4000
#define RECORD_BUF4_OUT_FRM  0x8000
#define RECORD_VT_IN  0x1
#define RECORD_BUF_8_OUT  0x2
#define RECORD_BUF_9_OUT  0x4
#define RECORD_DECIM_IN_0  0x8
#define RECORD_DECIM_IN_1  0x010

//TDM_ACTIVATION_CONTROL  0x31
#define CONFIG_TDM_0  0x0
#define CONFIG_TDM_1  0x1
#define CONFIG_TDM_2  0x2
#define CONFIG_TDM_3  0x3
#define PROC_EN_DISABLE  0x0
#define PROC_EN_SWITCH_FW_TO_DETECTION_MODE  0x4
#define PROC_EN_SWITCH_FW_TO_BUFFERIG_MODE  0x8
#define TDM0_RX_EN  0x0100
#define TDM0_TX_EN  0x0200
#define TDM1_RX_EN  0x0400
#define TDM1_TX_EN  0x0800
#define TDM2_RX_EN  0x1000
#define TDM2_TX_EN  0x2000
#define TDM3_RX_EN  0x4000
#define TDM3_TX_EN  0x8000

// MEMORY_CONFIG_33

#define MIC_AUDIO_BUF_LOC_DTCM 						  0x0
#define MIC_AUDIO_BUF_LOC_AHB 						  0x400
#define AUDIO_BUF_LOC_DTCM_USING_MEM_ALLOCATION 	  0x0
#define AUDIO_BUF_LOC_AHB_USING_MEM_ALLOCATION 		  0x100
#define AUDIO_BUF_LOC_AHB_3_SEC_BUFFER 				  0x200
#define AUDIO_BUF_LOC_AHB_7_SEC_BUFFER_D8 			  0x300
#define AHB_ON_SIZE_NO_AHB 							  0x00
#define AHB_ON_SIZE_32KW_D4_32KW_D8_16KW_D10 		  0x08
#define AHB_ON_SIZE_64KW_D4_64KW_D8_32KW_D10 		  0x10
#define AHB_ON_SIZE_80KW_D4_80KW_D8_48KW_D10 		  0x18
#define AHB_ON_SIZE_112KW_D4_112KW_D8_64KW_D10 		  0x20
#define AHB_ON_SIZE_128KW_D4_128KW_D8_80KW_D10 		  0x28
#define AHB_ON_SIZE_128KW_D4_160KW_D8_96KW_D10 		  0x30
#define AHB_ON_SIZE_128KW_D4_192KW_D8_112KW_D10 	  0x38
#define AHB_ON_SIZE_128KW_D4_192KW_D8_128KW_D10 	  0x40
#define AHB_ON_SIZE_128KW_D4_192KW_D8_144KW_D10 	  0x48
#define AHB_ON_SIZE_128KW_D4_192KW_D8_160KW_D10 	  0x50
#define AHB_ON_SIZE_128KW_D4_192KW_D8_176KW_D10 	  0x58
#define AHB_ON_SIZE_128KW_D4_192KW_D8_192KW_D10 	  0x60
#define AHB_ON_SIZE_128KW_D4_192KW_D8_208KW_D10 	  0x68
#define AHB_ON_SIZE_128KW_D4_192KW_D8_224KW_D10 	  0x70
#define AHB_ON_SIZE_128KW_D4_192KW_D8_240KW_D10 	  0x78
#define AHB_ON_SIZE_128KW_D4_192KW_D8_256KW_D10 	  0x80

#define DTCM_SIZE_NO_DTCM							  0
#define DTCM_SIZE_64KW_D4_64KW_D8_32KW_D10 			  0x1
#define DTCM_SIZE_96KW_D4_128KW_D8_64KW_D10 		  0x2
#define DTCM_SIZE_96KW_D4_192KW_D8_96KW_D10 		  0x3
#define DTCM_SIZE_96KW_D4_192KW_D8_128KW_D10 		  0x4
#define DTCM_SIZE_96KW_D4_192KW_D8_160KW_D10 		  0x5
#define DTCM_SIZE_96KW_D4_192KW_D8_192KW_D10 		  0x6

// command for AUDIO_PROCESSING_CONFIG_34 
#define ALGO1_EN_FW_MODE_1_ONLY 		0x1
#define ALGO1_EN_FW_MODE_2_ONLY 		0x2
#define ALGO1_EN_FW_MODE_1_AND_MODE_2 	0x3
#define ALGO2_EN_FW_MODE_1_ONLY 		0x4
#define ALGO2_EN_FW_MODE_2_ONLY 		0x8
#define ALGO2_EN_FW_MODE_1_AND_MODE_2 	0xC
#define I2S_CATCHUP_MODE_DISABLED 		0x0
#define I2S_CATCHUP_MODE_WRITE_16K_IN_48K_TDM 0x010
#define I2S_CATCHUP_MODE_ENABLED 		0x020
#define EN_441_EC_REF_DECIM 			0x080
#define AUTO_SET_HIGH_MIPS 				0x1000
#define POST_DETECTION_MODE_SWITCH_TO_STREAMING 0x0
#define POST_DETECTION_MODE_REMAIN_IN_DETECTION 0x2000
#define EN_48_EC_REF_DECIM 				0x4000
#define EN_COPY_HIST 					0x8000
#define VT_PROC_EN 0x0040
#define VT_CP0 0x0000
#define VT_CP1 0x0100
#define VT_CP2 0x0200
#define VT_CP3 0x0300
#define VT_CP4 0x0400
#define VT_CP5 0x0500
#define VT_CP6 0x0600
#define VT_CP7 0x0700

// TDM_RX_CONFIG  0x36 and TDM_TX_CONFIG  0x37
#define CLEAR_TDM_CFG  0x0
#define RX_TX_CP0  0x0
#define RX_TX_CP1  0x1
#define RX_TX_CP2  0x2
#define RX_TX_CP3  0x3
#define RX_TX_CP4  0x4
#define RX_TX_CP5  0x5
#define RX_TX_CP6  0x6
#define RX_TX_CP7  0x7
#define RX_TX_CP8  0x8
#define RX_TX_CP9  0x9
#define RX_TX_CP_VT_AUDIO_BUFFER  0xf
#define HW_BLOCK_EN  0x010
#define RESAMPLE_RATIO_NO_RESAMPLING  0x0
#define RESAMPLE_RATIO_2_AND_1_OR_44_1  0x020
#define RESAMPLE_RATIO_3_1  0x040
#define RESAMPLE_TYPE_DECIMATION  0x0
#define RESAMPLE_TYPE_INTERPOLATION  0x080
#define RX_TX_I2S_CH_USE_LOW_WORD_ONLY 0x0000
#define RX_TX_I2S_CH_USE_HIGH_WORD_ONLY 0x0100
#define RX_TX_I2S_CH_USE_I2S_STEREO  0x0000
#define RX_TX_I2S_CH_SUM_HIGH_AND_LOW_INTO_ONE_SAMPLE 0x0300
#define TX_I2S_CH_SUM_HIGH_AND_LOW_INTO_ONE_SAMPLE  0x100
#define TX_MASTER_CLOCK_ONLY  0x200
#define TX_FULL_OPERATION  0x0
#define INPUT_OUTPUT_SAMPLE_RATE_16_KHz  0x0
#define INPUT_OUTPUT_SAMPLE_RATE_44_1_KHz  0x0400
#define INPUT_OUTPUT_SAMPLE_RATE_48_KHz  0x0800
#define INPUT_OUTPUT_SAMPLE_RATE_8_KHz  0x0C00
#define NUM_OF_CHANNELS_1_CH  0x0
#define NUM_OF_CHANNELS_2_CH  0x1000
#define NUM_OF_CHANNELS_4_CH  0x2000
#define SAMPLE_WIDTH_16_BIT  0x0
#define SAMPLE_WIDTH_32_BIT  0x4000
#define DEMUX_MUX_DISABLE  0x0
#define DEMUX_MUX_ENABLE  0x8000

// Hardware TDM registers
#define D2_TDM_0_RX_ADDR  0x80800000
#define D2_TDM_1_RX_ADDR  0x80801000
#define D2_TDM_2_RX_ADDR  0x80802000
#define D2_TDM_3_RX_ADDR  0x80803000
#define D2_TDM_0_TX_ADDR  0x80804000
#define D2_TDM_1_TX_ADDR  0x80805000
#define D2_TDM_2_TX_ADDR  0x80806000
#define D2_TDM_3_TX_ADDR  0x80807000

#define D4_TDM_0_RX_ADDR   0x80800000
#define D4_TDM_1_RX_ADDR   0x80801000
#define D4_TDM_0_TX_ADDR   0x80804000
#define D4_TDM_0_TX_ADDR_A 0x8080400a
#define D4_TDM_1_TX_ADDR   0x80805000
#define D4_TDM_1_TX_ADDR_A 0x8080500a

#define D10_TDM_0_RX_ADDR  0x90000000UL
#define D10_TDM_1_RX_ADDR  0x90800000UL
#define D10_TDM_2_RX_ADDR  0x95000000UL
#define D10_TDM_0_TX_ADDR  0x90000400UL
#define D10_TDM_1_TX_ADDR  0x90800400UL
#define D10_TDM_2_TX_ADDR  0x9500040UL

//Hardware HW_VAD registers
#define D10_HW_VAD0_BASE  	0x91000000UL
#define D10_HW_VAD1_BASE  	0x94800000UL

#define CFG1				0x0000
#define CFG2				0x0002
#define LPSD_TUNE			0x0004
#define BUFF_POINT			0x0006
#define INT_EN				0x0008
#define STAT				0x000A
#define SAD_CFG1			0x000C
#define SAD_SAT_MAP			0x000E
#define SAD_IIR1_B			0x0010
#define SAD_IIR1_A			0x0012
#define SAD_IIR2_B			0x0014
#define SAD_IIR2_A			0x0016
#define SAD_IIR3_B			0x0018
#define SAD_IIR3_A			0x001A
#define SAD_DEC1_MM_TH		0x001C
#define SAD_DEC2_MM_TH		0x001E
#define SAD_DEC3_MM_TH		0x0020
#define SAD_DEC1_SENS_TH	0x0022
#define SAD_DEC2_SENS_TH	0x0024
#define SAD_DEC3_SENS_TH	0x0026
#define SAD_FAST_ATTACK1	0x0028
#define SAD_FAST_DECAY1		0x002A
#define SAD_SLOW_COEFF1		0x002C
#define SAD_FAST_ATTACK2	0x002E
#define SAD_FAST_DECAY2		0x0030
#define SAD_SLOW_COEFF2		0x0032
#define SAD_FAST_ATTACK3	0x0034
#define SAD_FAST_DECAY3		0x0036
#define SAD_SLOW_COEFF3		0x0038
#define SAD_LEN_SCALE		0x003A

#define VAD_GAIN_0_DB			0
#define VAD_GAIN_MINUS_6_DB		1
#define VAD_GAIN_MINUS_12_DB	2
#define VAD_GAIN_PLUS_6_DB		3
#define VAD_GAIN_PLUS_12_DB		4

// Hardware IOM registers
#define IOM1				0x0300004C
#define IOM2				0x03000050

#define IOPE				0x3000064	// GPIO Enable (1) / Disable (0)
#define IOPV				0x3000068	// Pull Up (1) / Down (0)
#define GPIO_DIR            0x400000C
#define GPIO_DIR_OUT        0x4000010
#define GPIO_DIR_IN         0x4000014
#define GP_DATA_SET			0x04000004
#define GP_DATA_CLR			0x04000008
#define GP_DIR_OUT			0x04000010
#define GP_IN   			0x4000054
#define CLK_DIV_1			0x300000C
#define AHB_PMOD			0x3000020
#define DDF_CTL1			0x300007C

#define AUX_REG				0x3000048
#define IODS1			    0x3000054
#define IODS2				0x03000058
#define IOSRAIO				0x0300005C

#define D10_AFE_CTRL2_ADDR 	0x03000144

#define D10L_SAR0_CFG_2     0x92800002
#define D10L_SAR1_CFG_2     0x93800002
#define D10L_SAR_DC_VAL_180K_RES  0x1ff80fe3
#define D10L_SAR_DC_VAL_240K_RES  0x1ff810e0

#define IOKE_ADDRESS  0x3000060
#define IOPE_ADDRESS  0x3000064
#define IOPV_ADDRESS  0x3000068

#define IOKE_VALUE  0xfdffff
#define IOPE_VALUE  0x20000
#define IOPV_VALUE  0x6007c6

#define MASK_UART_RX  0x20000
#define MASK_IO_PULL_DOWN  0x1DE4F1

#define D10L_LDO_MAGIC_NUM		0x30001e0
#define D10L_LDO_CFG			0x300044
#define D10L_SAR_0_CFG_2_ADDR	0x92800002UL
#define D10L_SAR_1_CFG_2_ADDR	0x93800002UL

#define D10L_SAR_DC_FOR_180K_RES	0x1ff80fe3UL
#define D10L_SAR_DC_FOR_240K_RES	0x1ff810e0UL

#define BOOT_PRE_OP_CODE  0x5A
#define BOOT_LOAD_PAYLOAD_TO_PROG_MEM  0x01
#define BOOT_LOAD_PAYLOAD_TO_DATA_MEM  0x02
#define BOOT_WRITE_INT32_TO_AHB_ADDR  0x03
#define BOOT_WRITE_INT32_TO_APB_ADDR  0x04
#define BOOT_WRITE_INT32_TO_CPM_ADDR  0x05
#define BOOT_READ_INT32_FROM_AHB_ADDR  0x06
#define BOOT_READ_INT32_FROM_APB_ADDR  0x07
#define BOOT_READ_INT32_FROM_CPM_ADDR  0x08
#define BOOT_SET_MASK_VAL_TO_APB_REG  0x09
#define BOOT_CALL_FUNC_ADDR  0x0A
#define BOOT_RUN_FW  0x0B
#define BOOT_READ_INT32_FROM_PROG_ADDR  0x0C
#define BOOT_LOAD_3_PARAMS  0x0D
#define BOOT_READ_CHECKSUM  0x0E
#define BOOT_RESET_CHECKSUM  0x0F
#define BOOT_AUX_SERVICES  0x10
#define BOOT_AUX_SERV_EN_DATA_ECHO  0x1
#define BOOT_AUX_SERV_2_APB_WRITES  0x2
#define BOOT_AUX_SERV_PLL_SERVICE  0x3
#define BOOT_AUX_SWITCH_AUX_INTERFACE  0x4
#define BOOT_AUX_RUN_AUX_PREDEF_CODE  0x5
#define BOOT_FLASH_SERVICES  0x11
#define BOOT_READ_VER_NUM  0x12
#define BOOT_READ_BLOCK_OF_DATA_MEM  0x13
#define BOOT_OUTPUTS_MICS_SAPLES_PTT_MODE  0x14
#define BOOT_PTT_MODE_EN_DDF0  0x1
#define BOOT_PTT_MODE_EN_DDF1  0x2
#define BOOT_PTT_MODE_EN_SAR_DDF0  0x4
#define BOOT_PTT_MODE_EN_SAR_DDF1  0x8
#define BOOT_PTT_MODE_UART_OUT_16_BIT  0x10
#define BOOT_PTT_MODE_UART_OUT_24_BIT  0x20
#define BOOT_PTT_MODE_TDM_OUT_16_BIT  0x40
#define BOOT_PTT_MODE_TDM_OUT_32_BIT  0x80

// BUFFERING_NORMAL_AMPLITUDE_38
#define NORMALIZE_TO_MINUS_1dB 	0x3f
#define NORMALIZE_TO_MINUS_3dB 	0x3d
#define NORMALIZE_TO_MINUS_6dB 	0x3a
#define NORMALIZE_TO_MINUS_9dB 	0x37
#define NORMALIZE_TO_MINUS_18dB 0x2e
#define NO_NORMALIZATION 		0x0
#define USE_PHRASE_LEN_CONFIG_BY_HOST 	0x080
#define USE_PHRASE_LEN_FROM_WWE 		0x0
#define USER_CONFIG_PHRASE_LEN_500_MS 	0x3200
#define USER_CONFIG_PHRASE_LEN_600_MS 	0x3C00
#define USER_CONFIG_PHRASE_LEN_700_MS 	0x4600

// asrp gains - for regs 0x10a / 0x10b
#define ASRP_TX_OUT 					0x0
#define ASRP_VCPF_OUT 					0x1
#define ASRP_RX_OUT 					0x2
#define ASRP_FULL_BYPASS				0x1
#define ASRP_SEND_QED_MARK				0x1

// asrp modules and fields
#define ASRP_OUTPUT_SRC_BFPF_0   0x0
#define ASRP_OUTPUT_SRC_BFPF_1   0x0100
#define ASRP_OUTPUT_SRC_VCPF_1   0x0200
#define ASRP_OUTPUT_SRC_BF_1   	 0x0300
#define ASRP_OUTPUT_SRC_AEC_1    0x0400
#define ASRP_OUTPUT_SRC_AEC_2    0x0500
#define ASRP_OUTPUT_SRC_AEC_3    0x0600
#define ASRP_OUTPUT_DEST_TX_1    0x0
#define ASRP_OUTPUT_DEST_TX_2    0x1
#define ASRP_OUTPUT_DEST_TX_3    0x2
#define ASRP_OUTPUT_DEST_TX_4    0x3
#define ASRP_OUTPUT_DEST_TX_5    0x4
#define ASRP_OUTPUT_DEST_TX_6    0x5
#define ASRP_OUTPUT_DEST_TX_7    0x6
#define ASRP_OUTPUT_DEST_TX_8    0x7

#define ASRP_REC_CH_TX_IN_1    0x1
#define ASRP_REC_CH_TX_IN_2    0x2
#define ASRP_REC_CH_TX_IN_3    0x4
#define ASRP_REC_CH_TX_IN_4    0x8
#define ASRP_REC_CH_RX_IN_1    0x010
#define ASRP_REC_CH_RX_IN_2    0x020
#define ASRP_REC_CH_BONE_TX_IN_1    0x80
#define ASRP_REC_CH_RX_OUT_1   0x040

// ASRP_RECORDS_CHANNELS_128 (0x128):
#define ASRP_REC_CH_TX_PROC_TX_IN_1    0x0100
#define ASRP_REC_CH_TX_PROC_TX_IN_2    0x0200
#define ASRP_REC_CH_TX_PROC_TX_IN_3    0x0400
#define ASRP_REC_CH_TX_PROC_RX_IN_1    0x1000
#define ASRP_REC_CH_TX_PROC_RX_IN_2    0x2000
#define ASRP_REC_CH_TX_PROC_RX_OUT_1   0x4000

// ASRP_RECORDS_CHANNELS_2 (0x129):
#define ASRP_REC_CH_TX_OUT_1    0x1
#define ASRP_REC_CH_TX_OUT_2    0x2
#define ASRP_REC_CH_TX_OUT_3    0x4

#define ASRP_PSAD_IN_TRIGGER_MODE		0x140
#define ASRP_PSAD_IN_TRIGGER_OFFSET_END	0x141
#define ASRP_PSAD_IN_TRIGGER_LENGTH		0x142
#define ASRP_QED_END					0x147
#define AEP_STATUS_REG					0x10c
//ASRP WND REGS
#define WND_EN			1
#define WND_DIS			0
#define WND_NO_WIND		0
#define WND_LOW_WIND	1
#define WND_HIGH_WIND	2


// VT_FRAME_SIZE  0x301

// VT_GENERAL_CFG  0x304
#define VT_EN_DIS  0x0
#define VT_EN_EN  0x1000
#define VT_ACTIVE  0x800
#define VT_PAUSE  0x0

#define SET_IN1_CP		0x200
#define IN1_CP_NUM_0	0x0
#define IN1_CP_NUM_1	0x20
#define IN1_CP_NUM_2	0x30
#define IN1_CP_NUM_3	0x40
#define IN1_CP_NUM_4	0x50
#define IN1_CP_NUM_5	0x60
#define IN1_CP_NUM_6	0x70
#define IN1_CP_NUM_7	0x80
#define SET_IN0_CP		0x10
#define IN0_CP_NUM_0	0x0
#define IN0_CP_NUM_1	0x1
#define IN0_CP_NUM_2	0x2
#define IN0_CP_NUM_3	0x3
#define IN0_CP_NUM_4	0x4
#define IN0_CP_NUM_5	0x5
#define IN0_CP_NUM_6	0x6
#define IN0_CP_NUM_7	0x7
#define CP_NONE			0xf


// VT_AUDIO_HISTORY_CFG  0x305
#define START_BUF_READ  0x1000
#define NO_EXT_HIST_TIME  0x0
#define EXT_HIST_TIME_200MS  0xC8
#define EXT_HIST_TIME_500MS  0x1F4
#define EXT_HIST_TIME_1500MS  0x5DC
#define EXT_HIST_TIME_740MS  0x2E4
#define EXT_HIST_TIME_1S  0x3E8
#define HIST_POINT_IS_SWITCH_TO_BUFFER  0x0
#define HIST_POINT_IS_WW_END  0x1
#define HIST_POINT_IS_WW_START  0x2

// VT_RECORD_CFG  0x306
#define OUT_SIZE_SAME  		0x0
#define OUT_SIZE_EXPANDED  	0x200
#define MARK_DET  			0x100
#define REC_OUT_DATA   		0x10
#define REC_IN0_DATA		0x1
#define REC_IN1_DATA		0x2

#define VT_REG_INIT 		0x1
#define VT_REG_TH 			0x8
#define VT_REG_LL 			0xA
#define VT_REG_WORD_ID 		0x1B

#define VT_REG_PHRASE_LENGTH  0x27
#define VT_REG_META_DATA_SIZE 0x2A
#define VT_REG_META_DATA_SEND 0x2B
#define VT_REG_PARAM_TIMEOUT  0x2C
#define VT_REG_META_DATA_EN   0x2D
#define VT_FIRST_INST_DET 	0x4000
#define VT_SECOND_INST_DET 	0x8000

#define VT_REG_DETECTION_DELAY 0x16

// VAD_MIC_GENERAL_CONFIG_340
#define MODE_GPIO_NUM_0   		0
#define MODE_GPIO_NUM_1   		1
#define MODE_GPIO_NUM_2   		2
#define MODE_GPIO_NUM_3   		3
#define MODE_GPIO_NUM_4   		4
#define MODE_GPIO_NUM_5   		5
#define MODE_GPIO_NUM_6   		6
#define MODE_GPIO_NUM_7   		7
#define MODE_GPIO_NUM_8   		8
#define MODE_GPIO_NUM_9   		9
#define MODE_GPIO_NUM_10  		10
#define MODE_GPIO_NUM_11  		11
#define MODE_GPIO_NUM_12  		12
#define MODE_GPIO_NUM_13  		13
#define MODE_GPIO_NUM_14  		14
#define MODE_GPIO_NUM_15  		15
#define MODE_GPIO_NUM_16  		16
#define MODE_GPIO_NUM_17  		17
#define MODE_GPIO_NUM_18  		18
#define MODE_GPIO_NUM_19  		19
#define MODE_GPIO_NUM_20  		20
#define MODE_GPIO_NUM_21  		21
#define MODE_GPIO_NUM_22  		22
#define MODE_GPIO_NUM_23  		23
#define MODE_GPIO_NUM_24  		24

#define ENABLE_ENV_ADAPTION		0x0010
#define DISABLE_ENV_ADAPTAION	0x0000

#define DET_GPIO_NUM_0  		0<<5
#define DET_GPIO_NUM_1  		1<<5
#define DET_GPIO_NUM_2 			2<<5
#define DET_GPIO_NUM_3  		3<<5
#define DET_GPIO_NUM_4  		4<<5
#define DET_GPIO_NUM_5  		5<<5
#define DET_GPIO_NUM_6  		6<<5
#define DET_GPIO_NUM_7  		7<<5
#define DET_GPIO_NUM_8  		8<<5
#define DET_GPIO_NUM_9  		9<<5
#define DET_GPIO_NUM_10 		10<<5
#define DET_GPIO_NUM_11 		11<<5
#define DET_GPIO_NUM_12 		12<<5
#define DET_GPIO_NUM_13 		13<<5
#define DET_GPIO_NUM_14 		14<<5
#define DET_GPIO_NUM_15 		15<<5
#define DET_GPIO_NUM_16 		16<<5
#define DET_GPIO_NUM_17 		17<<5
#define DET_GPIO_NUM_18 		18<<5
#define DET_GPIO_NUM_19 		19<<5
#define DET_GPIO_NUM_20 		20<<5
#define DET_GPIO_NUM_21 		21<<5
#define DET_GPIO_NUM_22 		22<<5
#define DET_GPIO_NUM_23 		23<<5
#define DET_GPIO_NUM_24 		24<<5
#define DET_GPIO_NUM_27 		27<<5

#define SIL_TIME_THD_250MS  	1<<11
#define SIL_TIME_THD_500MS  	2<<11
#define SIL_TIME_THD_1000MS 	4<<11
#define SIL_TIME_THD_2000MS 	8<<11
#define SIL_TIME_THD_4000MS 	16<<11
#define SIL_TIME_THD_7000MS 	28<<11

// VAD_MIC_SILENCE_CONFIG_1_341
#define SIL_LOW_THD 			SILENCE_LOW_THD

// VAD_MIC_SILENCE_CONFIG_2_342
#define SIL_HIGH_THD 			SILENCE_HIGH_THD

//VAD_MIC_ACTIVE_PERIOD_CONFIG_343
#define LONG_ACTIVE_THD			(LONG_ACTIVE_PERIOD-1)<<8 	     
#define SHORT_ACTIVE_THD		(SHORT_ACTIVE_PERIOD-1)

//VAD_MIC_RTC_CONFIG_1_344
#define MID_RATE_FACTOR			((RTC_MID_RATE_FACTOR - 8)/4)<<12   
#define LOW_RATE_FACTOR			((RTC_LOW_RATE_FACTOR -30)/5)<<6  
#define RTC_PERIOD_BASE			(RTC_PERIOD_BASE_NUM-1)		

//VAD_MIC_RTC_CONFIG_2_345
#define ADAPT_RATE_HIGH_THD		(RTC_ADAPT_RATE_HIGH_THD-16)<<4  
#define ADAPT_RATE_LOW_THD		(RTC_ADAPT_RATE_LOW_THD-16)   	

//VAD_MIC_MAX_GAIN_CONFIG_346
#define PGA_MAX_STEP_DOWN 		PGA_MAX_STEP_DOWN_DEC<<8    	
#define PGA_MAX_HIGH_THD  		(PGA_MAX_HIGH_BAUNDRY-16)<<4  
#define PGA_MAX_LOW_THD	  		(PGA_MAX_LOW_BAUNDRY-16) 	


// VAD_START_STOP_350
#define	VAD_STOP			0
#define VAD_START			1

// FLASH_COMMAND_368
#define FLASH_INIT			1
#define FLASH_KILL			2
#define FLASH_READ			3
#define FLASH_WRITE			4
#define FLASH_SECTOR_ERASE	5
#define FLASH_CLEAR_CRC		6
#define FLASH_READ_CRC		7
#define FLASH_SWITCH_FW		8

#define	FLASH_FLAG_INVALIDATE		0x0100
#define	FLASH_FLAG_CRC				0x0080
#define	FLASH_FLAG_AUTO_INCREMENT	0x0010

// FLASH_SESSION_STATUS_369
#define FLASH_FW_IN_PROGRESS		1
#define FLASH_FW_SUCCESSFUL			2
#define FLASH_FW_FAIL				3

// SENSOR_EVENT_401
#define INVN_ALGO_AML_SWIPE_LEFT                0x1
#define INVN_ALGO_AML_SWIPE_RIGTH               0x2
#define INVN_ALGO_AML_SWIPE_UP                  0x4
#define INVN_ALGO_AML_SWIPE_DOWN                0x8
#define INVN_ALGO_AML_SWIPE_CLOCKWISE           0x10
#define INVN_ALGO_AML_SWIPE_COUNTERCLOCKWISE    0x20

// SENSOR_GENERAL_CONFIGURATION_404
#define ENABLE_SENSOR_PROCESSING 		0x0800
#define DISABLE_SENSOR_PROCESSING   	0x0000
#define ACTIVATE_SENSOR_PROCESSING 		0x0400
#define DISABLE_SENSOR_WOM 				0x0200		// Sensor always on
#define ENABLE_SENSOR_WOM 				0x0000		// Sensor to sleep at queit
#define DEACTIVATE_SENSOR_PROCESSING 	0x0000


// VT SED engine fields
#define VT_FE_THUD_ENABLE 			0x3
#define VT_FE_THUD_REPORTING_ENABLE 0x4

#define VT_DNN_STEP_SIZE 			0x23
#define VT_DNN_INPUT_PATCH_SIZE     0x33 //Not in use

#define VT_PP_NUM_OF_CLASSES 		0x12
#define VT_PP_CLASSES_TO_REPORT     0x13 
#define VT_PP_IIR_MODE 			    0x14 //Not in use

#define FE_THUD_ENABLE  			0
#define FE_THUD_REPORTING_ENABLE 	0

#define DNN_STEP_SIZE_GB_SW	23
#define DNN_STEP_SIZE_TF_SW 23
#define DNN_STEP_SIZE_BC_SW 23
#define DNN_STEP_SIZE_GB_HW 12
#define DNN_STEP_SIZE_TF_HW 12
#define DNN_STEP_SIZE_BC_HW 12

#define PP_NUM_OF_CLASSES   	2
#define PP_CLASSES_TO_REPORT 	1
#define PP_DNN_OUT_SMOOTH  		0

// general

#define SPI_CHUNK 			0x8000		// Max chunk that FW / booter expets

#define CHECKSUM_SIZE		4

#define REG_WRITE_DELAY_NORMAL 	0.0005
#define REG_WRITE_DELAY_DEBUG 	0.015
#define NONE_OPTIMIZED_TL_FREQ 	160001
//#define NONE_OPTIMIZED_TL_FREQ 		140000
#define NONE_OPTMIZED_MEM_CFG 	0x186   // in hearable: 0x186

#endif /* _DX_FW_DEFS_H */
