
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.416542                       # Number of seconds simulated
sim_ticks                                416542359000                       # Number of ticks simulated
final_tick                               416542359000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  32221                       # Simulator instruction rate (inst/s)
host_op_rate                                    58058                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              134214367                       # Simulator tick rate (ticks/s)
host_mem_usage                                2213336                       # Number of bytes of host memory used
host_seconds                                  3103.56                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     180186119                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             59200                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             24704                       # Number of bytes read from this memory
system.physmem.bytes_read::total                83904                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        59200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           59200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks          768                       # Number of bytes written to this memory
system.physmem.bytes_written::total               768                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                925                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                386                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1311                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks              12                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                   12                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               142122                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                59307                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  201430                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          142122                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             142122                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks              1844                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                   1844                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks              1844                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              142122                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data               59307                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 203273                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                            278                       # number of replacements
system.l2.tagsinuse                        968.990342                       # Cycle average of tags in use
system.l2.total_refs                           320641                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1249                       # Sample count of references to valid blocks.
system.l2.avg_refs                         256.718175                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            57.909446                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             744.412257                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             166.668638                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.056552                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.726965                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.162762                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.946280                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst               312190                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                 5265                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  317455                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            10041                       # number of Writeback hits
system.l2.Writeback_hits::total                 10041                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               5768                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5768                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                312190                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 11033                       # number of demand (read+write) hits
system.l2.demand_hits::total                   323223                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               312190                       # number of overall hits
system.l2.overall_hits::cpu.data                11033                       # number of overall hits
system.l2.overall_hits::total                  323223                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                925                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                236                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1161                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              150                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 150                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 925                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 386                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1311                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                925                       # number of overall misses
system.l2.overall_misses::cpu.data                386                       # number of overall misses
system.l2.overall_misses::total                  1311                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     48495500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     12357500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        60853000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      7874000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7874000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      48495500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      20231500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         68727000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     48495500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     20231500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        68727000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst           313115                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data             5501                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              318616                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        10041                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             10041                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           5918                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5918                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            313115                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             11419                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               324534                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           313115                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            11419                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              324534                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.002954                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.042901                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.003644                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.025346                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.025346                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.002954                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.033803                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004040                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.002954                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.033803                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004040                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52427.567568                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52362.288136                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52414.298019                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52493.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52493.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52427.567568                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52413.212435                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52423.340961                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52427.567568                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52413.212435                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52423.340961                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                   12                       # number of writebacks
system.l2.writebacks::total                        12                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           925                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           236                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1161                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          150                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            150                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            386                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1311                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           386                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1311                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     37161500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      9473000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     46634500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      6036000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6036000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     37161500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     15509000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     52670500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     37161500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     15509000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     52670500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.002954                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.042901                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.003644                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.025346                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.025346                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.002954                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.033803                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004040                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.002954                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.033803                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.004040                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40174.594595                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40139.830508                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40167.527993                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data        40240                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        40240                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40174.594595                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40178.756477                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40175.819985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40174.594595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40178.756477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40175.819985                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 6193504                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6193504                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            266384                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3162617                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3035141                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.969287                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   67                       # Number of system calls
system.cpu.numCycles                        833084719                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           14794229                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100241263                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     6193504                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3035141                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     186522087                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  532770                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              629525110                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                   9052502                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  7109                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          831107811                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.217195                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.412336                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                650595525     78.28%     78.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                180512286     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            831107811                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.007434                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.120325                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                142912340                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             507472856                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 132252410                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              48203820                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 266385                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              180456230                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 266385                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                205874784                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               444628569                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            281                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  51966920                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             128370872                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              180337724                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               38723762                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           238977632                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             424140287                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        382034730                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          42105557                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             238759972                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   217656                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 69                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             68                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 128433095                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             26249642                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9998164                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  180186052                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  68                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 180186120                       # Number of instructions issued
system.cpu.iq.issued_per_cycle::samples     831107811                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.216802                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.412067                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           650921691     78.32%     78.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           180186120     21.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       831107811                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             58637      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             127361879     70.68%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     70.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            16517798      9.17%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26249642     14.57%     94.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9998164      5.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              180186120                       # Type of FU issued
system.cpu.iq.rate                           0.216288                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1156977514                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         162934852                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    162934851                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            34502536                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           17251268                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     17251268                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              162876215                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                17251268                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             3208                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 266385                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                88819617                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              17585412                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           180186120                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 1                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              26249642                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9998164                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 68                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         133019                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       133365                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               266384                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             180186119                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              26249642                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     36247806                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6191981                       # Number of branches executed
system.cpu.iew.exec_stores                    9998164                       # Number of stores executed
system.cpu.iew.exec_rate                     0.216288                       # Inst execution rate
system.cpu.iew.wb_sent                      180186119                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     180186119                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.216288                       # insts written-back per cycle
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitNonSpecStalls              68                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            266384                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    830841426                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.216872                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.412115                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    650655307     78.31%     78.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    180186119     21.69%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    830841426                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              180186119                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       36247806                       # Number of memory references committed
system.cpu.commit.loads                      26249642                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    6191981                       # Number of branches committed
system.cpu.commit.fp_insts                   17251268                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 163636975                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events             180186119                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    830841426                       # The number of ROB reads
system.cpu.rob.rob_writes                   360638623                       # The number of ROB writes
system.cpu.timesIdled                          293428                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         1976908                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     180186119                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               8.330847                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         8.330847                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.120036                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.120036                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                335244787                       # number of integer regfile reads
system.cpu.int_regfile_writes               221780537                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  39903088                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 16979504                       # number of floating regfile writes
system.cpu.misc_regfile_reads                48713229                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                 312859                       # number of replacements
system.cpu.icache.tagsinuse                255.973831                       # Cycle average of tags in use
system.cpu.icache.total_refs                  8738934                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                 313115                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  27.909663                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle              388633000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     255.973831                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.999898                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.999898                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      8738934                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8738934                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       8738934                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8738934                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      8738934                       # number of overall hits
system.cpu.icache.overall_hits::total         8738934                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       313568                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        313568                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       313568                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         313568                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       313568                       # number of overall misses
system.cpu.icache.overall_misses::total        313568                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4114097500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4114097500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4114097500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4114097500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4114097500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4114097500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      9052502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9052502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      9052502                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9052502                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      9052502                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9052502                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.034639                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.034639                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.034639                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.034639                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.034639                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.034639                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13120.272158                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13120.272158                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13120.272158                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13120.272158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13120.272158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13120.272158                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          453                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          453                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          453                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          453                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          453                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          453                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       313115                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       313115                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       313115                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       313115                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       313115                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       313115                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3483519000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3483519000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3483519000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3483519000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3483519000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3483519000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.034589                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.034589                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.034589                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.034589                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.034589                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.034589                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11125.366080                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11125.366080                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11125.366080                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11125.366080                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11125.366080                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11125.366080                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  11169                       # number of replacements
system.cpu.dcache.tagsinuse                241.090173                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 36253034                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  11419                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                3174.799369                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     241.090173                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.941758                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.941758                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     26260514                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26260514                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      9992520                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9992520                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      36253034                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36253034                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     36253034                       # number of overall hits
system.cpu.dcache.overall_hits::total        36253034                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         5501                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5501                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         5918                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5918                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        11419                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11419                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        11419                       # number of overall misses
system.cpu.dcache.overall_misses::total         11419                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     81522500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     81522500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     83312000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     83312000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    164834500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    164834500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    164834500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    164834500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26266015                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26266015                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      9998438                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9998438                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     36264453                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36264453                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     36264453                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36264453                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000209                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000209                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000592                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000592                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000315                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000315                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000315                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000315                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14819.578258                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14819.578258                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 14077.728962                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14077.728962                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14435.108153                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14435.108153                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 14435.108153                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14435.108153                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        10041                       # number of writebacks
system.cpu.dcache.writebacks::total             10041                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         5501                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5501                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         5918                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5918                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        11419                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        11419                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        11419                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        11419                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     70520500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     70520500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     71476000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     71476000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    141996500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    141996500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    141996500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    141996500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000209                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000209                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000592                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000592                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000315                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000315                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000315                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000315                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12819.578258                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12819.578258                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 12077.728962                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12077.728962                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12435.108153                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12435.108153                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12435.108153                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12435.108153                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
