INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/shiyan4/shiyan4.srcs/sources_1/new/n_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/shiyan4/shiyan4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
