Selecting top level module ADC_top
@N: CG364 :"/home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/box_ave.v":72:7:72:13|Synthesizing module box_ave in library work.

	ADC_WIDTH=32'b00000000000000000000000000001000
	LPF_DEPTH_BITS=32'b00000000000000000000000000000011
   Generated name = box_ave_8s_3s
Running optimization stage 1 on box_ave_8s_3s .......
Finished optimization stage 1 on box_ave_8s_3s (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"/home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/sigmadelta_adc.v":68:7:68:20|Synthesizing module sigmadelta_adc in library work.

	ADC_WIDTH=32'b00000000000000000000000000001000
	ACCUM_BITS=32'b00000000000000000000000000001010
	LPF_DEPTH_BITS=32'b00000000000000000000000000000011
   Generated name = sigmadelta_adc_8s_10s_3s
Running optimization stage 1 on sigmadelta_adc_8s_10s_3s .......
Finished optimization stage 1 on sigmadelta_adc_8s_10s_3s (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"/home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/adc_top.v":67:7:67:13|Synthesizing module ADC_top in library work.
Running optimization stage 1 on ADC_top .......
Finished optimization stage 1 on ADC_top (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
Running optimization stage 2 on ADC_top .......
Finished optimization stage 2 on ADC_top (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
Running optimization stage 2 on sigmadelta_adc_8s_10s_3s .......
Finished optimization stage 2 on sigmadelta_adc_8s_10s_3s (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
Running optimization stage 2 on box_ave_8s_3s .......
Finished optimization stage 2 on box_ave_8s_3s (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/synwork/layer0.duruntime


