Real time: Nov/24/2014 14:21:15

Profiler Stats
--------------
Elapsed_time_in_seconds: 74
Elapsed_time_in_minutes: 1.23333
Elapsed_time_in_hours: 0.0205556
Elapsed_time_in_days: 0.000856481

Virtual_time_in_seconds: 73.65
Virtual_time_in_minutes: 1.2275
Virtual_time_in_hours:   0.0204583
Virtual_time_in_days:    0.0204583

Ruby_current_time: 2007124
Ruby_start_time: 1
Ruby_cycles: 2007123

mbytes_resident: 106.816
mbytes_total: 154.965
resident_ratio: 0.689294

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 2.00712e+06 [ 2.00712e+06 2.00712e+06 2.00712e+06 2.00712e+06 2.00712e+06 2.00712e+06 2.00712e+06 2.00712e+06 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 5919
  L1D_cache_total_misses: 48	(0.810948%)
  L1D_cache_total_demand_misses: 48
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 48
  L1D_cache_misses_per_instruction: 48
  L1D_cache_instructions_per_misses: 0.0208333

  L1D_cache_request_type_LD:   2560	(43.2505)%
  L1D_cache_request_type_ST:   3359	(56.7495)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 5919 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 5919 ]

  L1D_cache_miss_type_LD:   9	(18.75)%
  L1D_cache_miss_type_ST:   39	(81.25)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 159977
  L1T_cache_total_misses: 62114	(38.8268%)
  L1T_cache_total_demand_misses: 62114
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 62114
  L1T_cache_misses_per_instruction: 62114
  L1T_cache_instructions_per_misses: 1.60994e-05

  L1T_cache_request_type_LD:   83233	(52.0281)%
  L1T_cache_request_type_ST:   76744	(47.9719)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 159977 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 159977 ]

  L1T_cache_miss_type_LD:   12216	(19.6671)%
  L1T_cache_miss_type_ST:   49898	(80.3329)%

L2_cache cache stats: 
  L2_cache_total_requests: 562
  L2_cache_total_misses: 479	(85.2313%)
  L2_cache_total_demand_misses: 479
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 479
  L2_cache_misses_per_instruction: 479
  L2_cache_instructions_per_misses: 0.00208768

  L2_cache_request_type_LD:   9	(1.60142)%
  L2_cache_request_type_ST:   553	(98.3986)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 562 average:     8 | standard deviation: 0 | 0 0 0 0 562 ]

  L2_cache_miss_type_LD:   2	(0.417537)%
  L2_cache_miss_type_ST:   477	(99.5825)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 88960
  L2T_cache_total_misses: 514	(0.577788%)
  L2T_cache_total_demand_misses: 514
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 514
  L2T_cache_misses_per_instruction: 514
  L2T_cache_instructions_per_misses: 0.00194553

  L2T_cache_request_type_LD:   12216	(13.732)%
  L2T_cache_request_type_ST:   76744	(86.268)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 88960 average: 28.7043 | standard deviation: 8.26049 | 0 0 0 0 12216 0 76744 ]

  L2T_cache_miss_type_LD:   286	(55.642)%
  L2T_cache_miss_type_ST:   228	(44.358)%


TBE Queries: 90042
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:1  L1TCache-1:2  L1TCache-2:2  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 2 max: 63 count: 90042 average: 2.26099 | standard deviation: 5.51443 | 50365 24230 9498 2293 1434 670 250 58 40 38 40 40 43 43 45 57 47 51 49 48 50 44 40 43 43 40 42 53 40 46 142 120 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 2 max: 64 count: 165896 average: 4.23558 | standard deviation: 4.14692 | 36459 34780 54305 27015 7357 3410 1459 151 44 26 23 25 24 24 26 31 29 32 38 33 35 37 30 28 32 31 33 33 30 36 41 142 97 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 899 count: 165896 average: 21.6742 | standard deviation: 31.8132 | 76883 2 2 1 84618 1651 705 644 153 22 19 27 18 18 27 58 56 15 18 22 19 16 19 19 19 19 18 21 18 18 80 100 28 17 20 12 9 5 1 1 0 0 0 44 9 104 62 8 4 6 9 5 6 5 8 8 4 2 7 5 3 9 6 9 8 9 7 3 8 8 7 2 4 4 7 2 5 2 3 3 5 3 3 3 5 2 4 4 3 1 3 1 3 0 3 5 2 1 2 1 3 1 1 2 2 0 2 1 1 3 0 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 899 count: 85793 average: 11.4893 | standard deviation: 37.7792 | 85002 432 113 91 82 48 24 1 0 0 ]
miss_latency_ST: [binsize: 64 max: 494 count: 80103 average: 32.5825 | standard deviation: 18.3661 | 79747 99 42 3 12 195 1 4 0 0 ]
miss_latency_NULL: [binsize: 8 max: 899 count: 165896 average: 21.6742 | standard deviation: 31.8132 | 76883 2 2 1 84618 1651 705 644 153 22 19 27 18 18 27 58 56 15 18 22 19 16 19 19 19 19 18 21 18 18 80 100 28 17 20 12 9 5 1 1 0 0 0 44 9 104 62 8 4 6 9 5 6 5 8 8 4 2 7 5 3 9 6 9 8 9 7 3 8 8 7 2 4 4 7 2 5 2 3 3 5 3 3 3 5 2 4 4 3 1 3 1 3 0 3 5 2 1 2 1 3 1 1 2 2 0 2 1 1 3 0 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 2 max: 64 count: 165896 average: 4.23558 | standard deviation: 4.14692 | 36459 34780 54305 27015 7357 3410 1459 151 44 26 23 25 24 24 26 31 29 32 38 33 35 37 30 28 32 31 33 33 30 36 41 142 97 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 4 count: 5919 average: 2.59284 | standard deviation: 0.777884 | 0 647 1545 3298 429 ]
Sequencer_1: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 2 max: 64 count: 44740 average: 4.76502 | standard deviation: 4.41831 | 7994 7837 13455 10559 2916 1268 296 82 11 10 7 9 6 8 10 15 13 16 20 14 12 15 12 10 10 11 10 12 12 20 20 31 19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_1: [binsize: 2 max: 64 count: 11469 average: 4.63563 | standard deviation: 6.73183 | 4014 1389 3133 1369 694 469 209 5 7 4 4 4 5 4 4 4 4 4 5 4 4 4 4 4 6 5 8 8 5 4 6 43 33 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_2: [binsize: 2 max: 64 count: 42595 average: 4.46024 | standard deviation: 3.39463 | 4912 10162 15934 8931 1624 238 589 25 13 6 6 6 7 6 6 6 6 6 7 8 9 8 6 6 8 7 7 7 7 6 7 11 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_3: [binsize: 2 max: 64 count: 14459 average: 3.01522 | standard deviation: 3.47888 | 6268 2709 4375 467 241 330 9 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 8 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_4: [binsize: 2 max: 64 count: 14459 average: 3.04848 | standard deviation: 3.51179 | 6246 2647 4411 492 229 322 48 6 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 8 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_5: [binsize: 2 max: 64 count: 32255 average: 4.44294 | standard deviation: 4.07776 | 6378 5193 12568 5197 1653 783 308 31 9 2 2 2 2 2 2 2 2 2 2 3 4 6 4 4 4 4 4 2 2 2 4 41 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 8 max: 300 count: 1734 average: 39.9971 | standard deviation: 34.3762 | 0 138 158 893 116 93 60 46 33 25 25 22 11 16 16 14 7 11 7 3 7 8 3 6 6 4 0 2 0 1 0 1 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 8 max: 300 count: 602 average: 34.9037 | standard deviation: 31.5899 | 0 42 158 213 43 64 18 11 11 3 4 9 2 3 5 3 1 0 2 0 0 3 1 1 1 0 0 0 0 1 0 1 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 8 max: 219 count: 1132 average: 42.7058 | standard deviation: 35.4864 | 0 96 0 680 73 29 42 35 22 22 21 13 9 13 11 11 6 11 5 3 7 5 2 5 5 4 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 11 count: 42 average:    11 | standard deviation: 0 | 0 0 0 0 0 0 0 0 0 0 0 42 ]
  virtual_network_3_delay_cycles: [binsize: 8 max: 300 count: 560 average: 36.6964 | standard deviation: 32.0429 | 0 0 158 213 43 64 18 11 11 3 4 9 2 3 5 3 1 0 2 0 0 3 1 1 1 0 0 0 0 1 0 1 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 69
system_time: 4
page_reclaims: 27516
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 728

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 2395
L2_TO_L2T_MSG = 41
L2_DATA_GX = 25
L2T_TO_L1T_DATA = 48864
L1_DATA_GX = 0
L2_TO_L2T_ACK = 41
L2T_TO_L1T_MSG = 76744
L2_DATA_S = 215
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 0
L1_MSG = 0
L2_COHMSG_FWD = 42
L1_DATA_F = 0
L1_DATA_PX = 165
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 306976
L2_MSG = 0
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 0
L2_ATOMIC = 0
L2_TO_L2T_DATA = 2570
L1_DATA = 0
L1_COHMSG = 1132
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 12216
----------------------
total_flits_messages = 451426
----------------------

DMA = 0
DATA_GX_OW = 156
DATA_PX_C = 132
DATA_PX_D = 33
DATA_GX_C = 39
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:5919 full:0 size:[binsize: 1 max: 4 count: 5919 average: 2.36324 | standard deviation: 0.715067 | 0 735 2392 2699 93 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=82249 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=28254 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=76917 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=37735 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=37727 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=56310 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=72104 [L2TCache]=0 [L2Cache]=785 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=8200 [L2TCache]=0 [L2Cache]=260 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=45304 [L2TCache]=0 [L2Cache]=156 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=1402 [L2Cache]=0 [L1Cache]=282 [Directory]=271 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=650 [L2Cache]=0 [L1Cache]=0 [Directory]=130 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=390 [L2Cache]=0 [L1Cache]=0 [Directory]=78 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=210 [L2Cache]=96 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=610 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=610 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=590 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=585 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00691353 flits/cycle
total_flits_on_link = 915836
-------------
Total VC Load [0] = 555 flits
Total VC Load [1] = 545 flits
Total VC Load [2] = 552 flits
Total VC Load [3] = 532 flits
Total VC Load [4] = 59 flits
Total VC Load [5] = 65 flits
Total VC Load [6] = 65 flits
Total VC Load [7] = 59 flits
Total VC Load [8] = 407 flits
Total VC Load [9] = 430 flits
Total VC Load [10] = 424 flits
Total VC Load [11] = 417 flits
Total VC Load [12] = 4941 flits
Total VC Load [13] = 5221 flits
Total VC Load [14] = 4992 flits
Total VC Load [15] = 4820 flits
Total VC Load [16] = 528 flits
Total VC Load [17] = 552 flits
Total VC Load [18] = 542 flits
Total VC Load [19] = 530 flits
Total VC Load [20] = 159908 flits
Total VC Load [21] = 159804 flits
Total VC Load [22] = 159190 flits
Total VC Load [23] = 159482 flits
Total VC Load [24] = 62695 flits
Total VC Load [25] = 62835 flits
Total VC Load [26] = 62649 flits
Total VC Load [27] = 63037 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.000276515 flits/cycle 
Average VC Load [1] = 0.000271533 flits/cycle 
Average VC Load [2] = 0.000275021 flits/cycle 
Average VC Load [3] = 0.000265056 flits/cycle 
Average VC Load [4] = 2.93953e-05 flits/cycle 
Average VC Load [5] = 3.23847e-05 flits/cycle 
Average VC Load [6] = 3.23847e-05 flits/cycle 
Average VC Load [7] = 2.93953e-05 flits/cycle 
Average VC Load [8] = 0.000202778 flits/cycle 
Average VC Load [9] = 0.000214237 flits/cycle 
Average VC Load [10] = 0.000211248 flits/cycle 
Average VC Load [11] = 0.00020776 flits/cycle 
Average VC Load [12] = 0.00246173 flits/cycle 
Average VC Load [13] = 0.00260124 flits/cycle 
Average VC Load [14] = 0.00248714 flits/cycle 
Average VC Load [15] = 0.00240145 flits/cycle 
Average VC Load [16] = 0.000263063 flits/cycle 
Average VC Load [17] = 0.000275021 flits/cycle 
Average VC Load [18] = 0.000270038 flits/cycle 
Average VC Load [19] = 0.00026406 flits/cycle 
Average VC Load [20] = 0.0796703 flits/cycle 
Average VC Load [21] = 0.0796184 flits/cycle 
Average VC Load [22] = 0.0793125 flits/cycle 
Average VC Load [23] = 0.079458 flits/cycle 
Average VC Load [24] = 0.0312363 flits/cycle 
Average VC Load [25] = 0.031306 flits/cycle 
Average VC Load [26] = 0.0312133 flits/cycle 
Average VC Load [27] = 0.0314066 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 9.30039
-------------
Dynamic_Link_Power = 0.0505612
Static_Link_Power = 0.733365
Total_Link_Power = 0.783927
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00214333, Crossbar: 0.00405757, VC allocator: 0.000443614, SW allocator: 0.00123377, Clock: 0.153216, Total: 0.161094
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.7
Dynamic_Router_Power = 0.161094
Static_Router_Power = 1.53891
Total_Router_Power = 1.7
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.211655
Total_Static_Power = 2.27227
Total_Power = 2.48393
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  83233
L1_WThru  76744
L1_Atomic  0
L1_Replacement  158
Data  0
Data_Done  12216
Ack  0
Ack_Done  76744
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  12216
I  L1_WThru  49898
I  L1_Atomic  0 <-- 
I  L1_Replacement  146

S  Load  71017
S  L1_WThru  26846
S  L1_Atomic  0 <-- 
S  L1_Replacement  12

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  12216

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  52110
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  24634

 --- L2TCache ---
 - Event Counts -
L1_GETS  12216
L1_Write  49898
L1_Upgrade_T  25992
L1_Upgrade_NT  854
L2_Atomic  0
L2_Expire  2
L2_Replacement  0
L2_Replacement_clean  0
Data  0
Data_all_Acks  514
Ack  0
Ack_all  0
WB_Ack  41
Fwd_GETX  34
Fwd_GETS  7
Inv  0

 - Transitions -
NP  L1_GETS  286
NP  L1_Write  228
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  11924
E  L1_Write  49670
E  L1_Upgrade_NT  854
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  34
E  Fwd_GETS  5
E  Inv  0 <-- 

S  L1_GETS  6
S  L1_Upgrade_T  25992
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  0 <-- 
S  Fwd_GETS  2
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  0 <-- 
IS  Data_all_Acks  286
IS  Ack  0 <-- 
IS  Ack_all  0 <-- 

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  228
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  2
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  41
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  9
L1_GETX  553
L1_UPGRADE  0
L1_PUTX  0
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  479
WB_Data  0
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  0
Unblock_Cancel  0
Exclusive_Unblock  562
PUTX_ACC  8
DATA_ACC  33

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  2
NP  L1_GETX  477
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  0 <-- 
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  0 <-- 
M  L1_GETX  0 <-- 
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  7
MT  L1_GETX  76
MT  L1_PUTX  0 <-- 
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  2

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  477

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  0 <-- 

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  562
MT_MB  PUTX_ACC  2
MT_MB  DATA_ACC  32

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  0 <-- 
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  6
MT_IIB  DATA_ACC  1

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  2560
Ifetch  0
Store  3359
Inv  0
L1_Replacement  0
Fwd_GETX  42
Fwd_GETS  0
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  43
DataS_fromL1  0
Data_all_Acks  5
Ack  0
Ack_all  0
WB_Ack  0

 - Transitions -
NP  Load  2
NP  Ifetch  0 <-- 
NP  Store  5
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  7
I  Ifetch  0 <-- 
I  Store  34
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  0 <-- 
S  L1_Replacement  0 <-- 

E  Load  162
E  Ifetch  0 <-- 
E  Store  5
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Fwd_GETX  2
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  2389
M  Ifetch  0 <-- 
M  Store  3315
M  Inv  0 <-- 
M  L1_Replacement  0 <-- 
M  Fwd_GETX  40
M  Fwd_GETS  0 <-- 
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  9
IS  DataS_fromL1  0 <-- 
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  34
IM  Data_all_Acks  5
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  0 <-- 

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  479
Data  0

 - Transitions -
I  Fetch  479
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:23047 full:0 size:[binsize: 2 max: 60 count: 23047 average: 1.50545 | standard deviation: 2.9077 | 18063 4494 221 51 16 11 11 12 14 14 11 11 9 8 10 12 8 10 11 7 6 6 5 4 4 4 4 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:7812 full:0 size:[binsize: 2 max: 64 count: 7812 average: 1.9808 | standard deviation: 4.99179 | 6678 545 172 197 75 6 5 5 7 5 6 6 6 5 7 8 7 6 6 7 8 5 6 4 4 4 4 4 4 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:22701 full:0 size:[binsize: 2 max: 64 count: 22701 average: 1.58204 | standard deviation: 3.38791 | 17766 4271 199 160 130 6 6 7 6 6 6 7 6 6 6 8 8 6 7 8 7 8 9 8 8 6 7 6 6 5 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:10015 full:0 size:[binsize: 2 max: 60 count: 10015 average: 1.36555 | standard deviation: 2.97592 | 9185 583 88 77 18 3 2 2 2 2 2 2 2 2 3 4 4 3 4 4 2 2 4 2 2 2 2 2 2 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:10007 full:0 size:[binsize: 2 max: 60 count: 10007 average: 1.37434 | standard deviation: 2.9834 | 9125 632 83 78 24 4 2 2 2 2 2 2 2 2 3 4 4 3 4 4 2 3 3 2 2 2 2 2 2 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:15378 full:0 size:[binsize: 2 max: 60 count: 15378 average: 1.34705 | standard deviation: 2.5384 | 13121 2068 79 22 5 4 2 4 4 4 3 4 3 4 5 6 3 4 3 4 4 3 4 2 2 2 2 2 2 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:23047 full:0 size:[binsize: 1 max: 2 count: 23047 average: 1.02499 | standard deviation: 0.15616 | 0 22471 576 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:7812 full:0 size:[binsize: 1 max: 2 count: 7812 average: 1.01344 | standard deviation: 0.115389 | 0 7707 105 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:22701 full:0 size:[binsize: 1 max: 2 count: 22701 average: 1.01987 | standard deviation: 0.139698 | 0 22250 451 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:10015 full:0 size:[binsize: 1 max: 2 count: 10015 average: 1.00949 | standard deviation: 0.0973998 | 0 9920 95 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:10007 full:0 size:[binsize: 1 max: 2 count: 10007 average: 1.01379 | standard deviation: 0.117012 | 0 9869 138 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:15378 full:0 size:[binsize: 1 max: 2 count: 15378 average: 1.01131 | standard deviation: 0.106069 | 0 15204 174 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:55520 full:0 size:[binsize: 1 max: 37 count: 55520 average: 1.22282 | standard deviation: 1.38259 | 0 47772 6974 452 103 11 4 10 6 4 9 6 8 8 8 4 7 8 5 9 6 7 7 9 5 6 10 4 9 6 6 4 8 3 5 7 3 7 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:3970 full:0 size:[binsize: 2 max: 55 count: 3970 average: 2.95718 | standard deviation: 7.07162 | 2924 727 44 11 14 16 16 15 16 14 16 15 13 13 17 17 14 12 11 5 4 4 4 4 4 4 4 12 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:29470 full:0 size:[binsize: 1 max: 39 count: 29470 average: 1.6399 | standard deviation: 1.71718 | 0 16767 10638 749 827 298 67 7 4 2 6 2 4 2 6 2 3 5 2 6 2 4 2 6 2 4 4 2 6 2 4 4 4 2 6 3 2 6 5 3 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:55520 full:0 size:[binsize: 1 max: 3 count: 55520 average: 1.01596 | standard deviation: 0.125469 | 0 54635 884 1 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:3970 full:0 size:[binsize: 1 max: 2 count: 3970 average: 1.04962 | standard deviation: 0.21764 | 0 3773 197 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:29470 full:0 size:[binsize: 1 max: 4 count: 29470 average: 1.04578 | standard deviation: 0.211643 | 0 28133 1329 4 4 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:314 full:0 size:[binsize: 1 max: 36 count: 314 average: 7.32803 | standard deviation: 9.73285 | 0 148 36 16 7 5 3 6 5 4 3 2 2 3 5 6 5 3 2 2 6 4 3 3 2 2 5 4 4 3 2 2 2 5 2 1 1 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:130 full:0 size:[binsize: 1 max: 23 count: 130 average:   4.8 | standard deviation: 6.60221 | 0 74 13 6 2 2 2 4 2 2 1 1 1 1 1 2 1 1 1 2 1 6 3 1 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:78 full:0 size:[binsize: 1 max: 2 count: 78 average: 1.03846 | standard deviation: 0.197386 | 0 75 3 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:33 full:0 size:[binsize: 1 max: 2 count: 33 average: 1.0303 | standard deviation: 0.176777 | 0 32 1 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:306 full:0 size:[binsize: 1 max: 2 count: 306 average: 1.04575 | standard deviation: 0.214247 | 0 292 14 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:130 full:0 size:[binsize: 1 max: 2 count: 130 average: 1.05385 | standard deviation: 0.232945 | 0 123 7 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:78 full:0 size:[binsize: 1 max: 2 count: 78 average: 1.01282 | standard deviation: 0.113961 | 0 77 1 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:41 full:0 size:[binsize: 1 max: 1 count: 41 average:     1 | standard deviation: 0 | 0 41 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:347 full:0 size:[binsize: 1 max: 2 count: 347 average: 1.00865 | standard deviation: 0.0931156 | 0 344 3 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:130 full:0 size:[binsize: 1 max: 2 count: 130 average: 1.03846 | standard deviation: 0.196875 | 0 125 5 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:78 full:0 size:[binsize: 1 max: 1 count: 78 average:     1 | standard deviation: 0 | 0 78 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:271 full:0 size:[binsize: 1 max: 3 count: 271 average: 1.48339 | standard deviation: 0.68853 | 0 170 71 30 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:130 full:0 size:[binsize: 1 max: 3 count: 130 average: 1.36154 | standard deviation: 0.616316 | 0 92 29 9 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:78 full:0 size:[binsize: 1 max: 2 count: 78 average: 1.02564 | standard deviation: 0.161165 | 0 76 2 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:83 full:0 size:[binsize: 1 max: 2 count: 83 average: 1.01205 | standard deviation: 0.110432 | 0 82 1 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:353 full:0 size:[binsize: 1 max: 21 count: 353 average: 5.02833 | standard deviation: 5.60438 | 0 138 75 17 9 9 5 6 6 6 6 10 9 12 5 9 10 8 5 5 2 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:130 full:0 size:[binsize: 1 max: 22 count: 130 average: 5.47692 | standard deviation: 6.66182 | 0 69 8 4 6 4 2 1 2 3 2 3 1 3 1 3 2 2 2 4 2 4 2 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:78 full:0 size:[binsize: 1 max: 3 count: 78 average: 1.11538 | standard deviation: 0.360375 | 0 70 7 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:354 full:0 size:[binsize: 1 max: 2 count: 354 average: 1.10169 | standard deviation: 0.305752 | 0 318 36 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:130 full:0 size:[binsize: 1 max: 2 count: 130 average: 1.05385 | standard deviation: 0.232945 | 0 123 7 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:78 full:0 size:[binsize: 1 max: 1 count: 78 average:     1 | standard deviation: 0 | 0 78 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:362 full:0 size:[binsize: 1 max: 2 count: 362 average: 1.09392 | standard deviation: 0.29304 | 0 328 34 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:130 full:0 size:[binsize: 1 max: 2 count: 130 average: 1.15385 | standard deviation: 0.363019 | 0 110 20 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:78 full:0 size:[binsize: 1 max: 1 count: 78 average:     1 | standard deviation: 0 | 0 78 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:304 full:0 size:[binsize: 1 max: 2 count: 304 average: 1.05592 | standard deviation: 0.236866 | 0 287 17 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:130 full:0 size:[binsize: 1 max: 2 count: 130 average: 1.06154 | standard deviation: 0.249029 | 0 122 8 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:78 full:0 size:[binsize: 1 max: 1 count: 78 average:     1 | standard deviation: 0 | 0 78 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:48 full:0 size:[binsize: 1 max: 2 count: 48 average: 1.02083 | standard deviation: 0.145865 | 0 47 1 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:42 full:0 size:[binsize: 1 max: 1 count: 42 average:     1 | standard deviation: 0 | 0 42 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:48 full:0 size:[binsize: 1 max: 1 count: 48 average:     1 | standard deviation: 0 | 0 48 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:42 full:0 size:[binsize: 1 max: 1 count: 42 average:     1 | standard deviation: 0 | 0 42 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:48 full:0 size:[binsize: 1 max: 1 count: 48 average:     1 | standard deviation: 0 | 0 48 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:122 full:0 size:[binsize: 1 max: 1 count: 122 average:     1 | standard deviation: 0 | 0 122 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:122 full:0 size:[binsize: 1 max: 1 count: 122 average:     1 | standard deviation: 0 | 0 122 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:118 full:0 size:[binsize: 1 max: 1 count: 118 average:     1 | standard deviation: 0 | 0 118 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:117 full:0 size:[binsize: 1 max: 1 count: 117 average:     1 | standard deviation: 0 | 0 117 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:122 full:0 size:[binsize: 1 max: 12 count: 122 average: 4.27869 | standard deviation: 3.72061 | 0 42 21 7 6 5 10 4 3 3 6 11 4 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:122 full:0 size:[binsize: 1 max: 14 count: 122 average: 4.42623 | standard deviation: 3.85695 | 0 40 21 7 9 6 5 4 4 4 7 8 5 1 1 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:118 full:0 size:[binsize: 1 max: 12 count: 118 average: 4.28814 | standard deviation: 3.79496 | 0 41 21 8 5 5 4 7 3 3 6 10 5 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:117 full:0 size:[binsize: 1 max: 12 count: 117 average: 4.26496 | standard deviation: 3.74971 | 0 42 20 5 7 4 6 7 3 3 6 10 4 ]
