<profile>

<section name = "Vivado HLS Report for 'streamBnRelu_l0'" level="0">
<item name = "Date">Tue May 10 21:15:52 2022
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">ultra_core</item>
<item name = "Solution">ultracore_125</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.846 ns, 0.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_bn_qurelu_fixed_fu_216">bn_qurelu_fixed, 1, 1, 4.000 ns, 4.000 ns, 1, 1, function</column>
<column name="grp_bn_qurelu_fixed_fu_225">bn_qurelu_fixed, 1, 1, 4.000 ns, 4.000 ns, 1, 1, function</column>
<column name="grp_bn_qurelu_fixed_fu_234">bn_qurelu_fixed, 1, 1, 4.000 ns, 4.000 ns, 1, 1, function</column>
<column name="grp_bn_qurelu_fixed_fu_243">bn_qurelu_fixed, 1, 1, 4.000 ns, 4.000 ns, 1, 1, function</column>
<column name="grp_bn_qurelu_fixed_fu_252">bn_qurelu_fixed, 1, 1, 4.000 ns, 4.000 ns, 1, 1, function</column>
<column name="grp_bn_qurelu_fixed_fu_261">bn_qurelu_fixed, 1, 1, 4.000 ns, 4.000 ns, 1, 1, function</column>
<column name="grp_bn_qurelu_fixed_fu_270">bn_qurelu_fixed, 1, 1, 4.000 ns, 4.000 ns, 1, 1, function</column>
<column name="grp_bn_qurelu_fixed_fu_279">bn_qurelu_fixed, 1, 1, 4.000 ns, 4.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 8, 4, 4, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 166, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 8, 360, 784, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 470, -</column>
<column name="Register">-, -, 724, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_bn_qurelu_fixed_fu_216">bn_qurelu_fixed, 0, 1, 45, 98, 0</column>
<column name="grp_bn_qurelu_fixed_fu_225">bn_qurelu_fixed, 0, 1, 45, 98, 0</column>
<column name="grp_bn_qurelu_fixed_fu_234">bn_qurelu_fixed, 0, 1, 45, 98, 0</column>
<column name="grp_bn_qurelu_fixed_fu_243">bn_qurelu_fixed, 0, 1, 45, 98, 0</column>
<column name="grp_bn_qurelu_fixed_fu_252">bn_qurelu_fixed, 0, 1, 45, 98, 0</column>
<column name="grp_bn_qurelu_fixed_fu_261">bn_qurelu_fixed, 0, 1, 45, 98, 0</column>
<column name="grp_bn_qurelu_fixed_fu_270">bn_qurelu_fixed, 0, 1, 45, 98, 0</column>
<column name="grp_bn_qurelu_fixed_fu_279">bn_qurelu_fixed, 0, 1, 45, 98, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln244_1_fu_580_p2">+, 0, 0, 47, 40, 1</column>
<column name="add_ln244_fu_539_p2">+, 0, 0, 39, 32, 32</column>
<column name="bound_fu_569_p2">+, 0, 0, 47, 40, 40</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage3_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln244_fu_575_p2">icmp, 0, 0, 21, 40, 40</column>
<column name="ap_block_pp0_stage3_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">41, 8, 1, 8</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_209_p4">9, 2, 40, 80</column>
<column name="grp_bn_qurelu_fixed_fu_216_bias_V">15, 3, 32, 96</column>
<column name="grp_bn_qurelu_fixed_fu_216_in_V">21, 4, 26, 104</column>
<column name="grp_bn_qurelu_fixed_fu_216_inc_V">15, 3, 15, 45</column>
<column name="grp_bn_qurelu_fixed_fu_225_bias_V">15, 3, 32, 96</column>
<column name="grp_bn_qurelu_fixed_fu_225_in_V">15, 3, 26, 78</column>
<column name="grp_bn_qurelu_fixed_fu_225_inc_V">15, 3, 15, 45</column>
<column name="grp_bn_qurelu_fixed_fu_234_bias_V">15, 3, 32, 96</column>
<column name="grp_bn_qurelu_fixed_fu_234_in_V">15, 3, 26, 78</column>
<column name="grp_bn_qurelu_fixed_fu_234_inc_V">15, 3, 15, 45</column>
<column name="grp_bn_qurelu_fixed_fu_243_bias_V">15, 3, 32, 96</column>
<column name="grp_bn_qurelu_fixed_fu_243_in_V">15, 3, 26, 78</column>
<column name="grp_bn_qurelu_fixed_fu_243_inc_V">15, 3, 15, 45</column>
<column name="grp_bn_qurelu_fixed_fu_252_bias_V">15, 3, 32, 96</column>
<column name="grp_bn_qurelu_fixed_fu_252_in_V">15, 3, 26, 78</column>
<column name="grp_bn_qurelu_fixed_fu_252_inc_V">15, 3, 15, 45</column>
<column name="grp_bn_qurelu_fixed_fu_261_bias_V">15, 3, 32, 96</column>
<column name="grp_bn_qurelu_fixed_fu_261_in_V">15, 3, 26, 78</column>
<column name="grp_bn_qurelu_fixed_fu_261_inc_V">15, 3, 15, 45</column>
<column name="grp_bn_qurelu_fixed_fu_270_bias_V">15, 3, 32, 96</column>
<column name="grp_bn_qurelu_fixed_fu_270_in_V">15, 3, 26, 78</column>
<column name="grp_bn_qurelu_fixed_fu_270_inc_V">15, 3, 15, 45</column>
<column name="grp_bn_qurelu_fixed_fu_279_bias_V">15, 3, 32, 96</column>
<column name="grp_bn_qurelu_fixed_fu_279_in_V">15, 3, 26, 78</column>
<column name="grp_bn_qurelu_fixed_fu_279_inc_V">15, 3, 15, 45</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_205">9, 2, 40, 80</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="rep_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln244_1_reg_646">40, 0, 40, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="bound_reg_637">30, 0, 40, 10</column>
<column name="icmp_ln244_reg_642">1, 0, 1, 0</column>
<column name="icmp_ln244_reg_642_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_205">40, 0, 40, 0</column>
<column name="p_013_0_10_i_reg_796">4, 0, 4, 0</column>
<column name="p_013_0_11_i_reg_801">4, 0, 4, 0</column>
<column name="p_013_0_12_i_reg_806">4, 0, 4, 0</column>
<column name="p_013_0_13_i_reg_811">4, 0, 4, 0</column>
<column name="p_013_0_14_i_reg_816">4, 0, 4, 0</column>
<column name="p_013_0_1_i_reg_746">4, 0, 4, 0</column>
<column name="p_013_0_2_i_reg_751">4, 0, 4, 0</column>
<column name="p_013_0_3_i_reg_756">4, 0, 4, 0</column>
<column name="p_013_0_4_i_reg_761">4, 0, 4, 0</column>
<column name="p_013_0_5_i_reg_766">4, 0, 4, 0</column>
<column name="p_013_0_6_i_reg_771">4, 0, 4, 0</column>
<column name="p_013_0_7_i_reg_776">4, 0, 4, 0</column>
<column name="p_013_0_8_i_reg_781">4, 0, 4, 0</column>
<column name="p_013_0_9_i_reg_786">4, 0, 4, 0</column>
<column name="p_013_0_i_92_reg_791">4, 0, 4, 0</column>
<column name="p_013_0_i_reg_741">4, 0, 4, 0</column>
<column name="p_0_0_10_i_reg_716">4, 0, 4, 0</column>
<column name="p_0_0_11_i_reg_721">4, 0, 4, 0</column>
<column name="p_0_0_12_i_reg_726">4, 0, 4, 0</column>
<column name="p_0_0_13_i_reg_731">4, 0, 4, 0</column>
<column name="p_0_0_14_i_reg_736">4, 0, 4, 0</column>
<column name="p_0_0_1_i_reg_661">4, 0, 4, 0</column>
<column name="p_0_0_2_i_reg_666">4, 0, 4, 0</column>
<column name="p_0_0_3_i_reg_671">4, 0, 4, 0</column>
<column name="p_0_0_4_i_reg_676">4, 0, 4, 0</column>
<column name="p_0_0_5_i_reg_681">4, 0, 4, 0</column>
<column name="p_0_0_6_i_reg_686">4, 0, 4, 0</column>
<column name="p_0_0_7_i_reg_691">4, 0, 4, 0</column>
<column name="p_0_0_8_i_reg_701">4, 0, 4, 0</column>
<column name="p_0_0_9_i_reg_706">4, 0, 4, 0</column>
<column name="p_0_0_i_91_reg_711">4, 0, 4, 0</column>
<column name="p_0_0_i_reg_656">4, 0, 4, 0</column>
<column name="reg_454">26, 0, 26, 0</column>
<column name="reg_459">26, 0, 26, 0</column>
<column name="reg_464">26, 0, 26, 0</column>
<column name="reg_469">26, 0, 26, 0</column>
<column name="reg_474">26, 0, 26, 0</column>
<column name="reg_479">26, 0, 26, 0</column>
<column name="reg_484">26, 0, 26, 0</column>
<column name="reg_489">26, 0, 26, 0</column>
<column name="reg_494">26, 0, 26, 0</column>
<column name="reg_499">26, 0, 26, 0</column>
<column name="reg_504">26, 0, 26, 0</column>
<column name="reg_509">26, 0, 26, 0</column>
<column name="reg_514">26, 0, 26, 0</column>
<column name="reg_519">26, 0, 26, 0</column>
<column name="reg_524">26, 0, 26, 0</column>
<column name="rep_read_reg_631">32, 0, 32, 0</column>
<column name="trunc_ln647_3_reg_696">26, 0, 26, 0</column>
<column name="trunc_ln647_reg_651">26, 0, 26, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, streamBnRelu_l0, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, streamBnRelu_l0, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, streamBnRelu_l0, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, streamBnRelu_l0, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, streamBnRelu_l0, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, streamBnRelu_l0, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, streamBnRelu_l0, return value</column>
<column name="in_V_V_dout">in, 416, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="out_V_V_din">out, 128, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
<column name="rep_dout">in, 32, ap_fifo, rep, pointer</column>
<column name="rep_empty_n">in, 1, ap_fifo, rep, pointer</column>
<column name="rep_read">out, 1, ap_fifo, rep, pointer</column>
</table>
</item>
</section>
</profile>
