0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.sim/sim_1/synth/timing/tb_processor_time_synth.v,1513091839,verilog,,,,ALU;DataMemoryModule;IM;RAM64X1S_HD158;RAM64X1S_HD159;RAM64X1S_HD160;RAM64X1S_HD161;RAM64X1S_HD162;RAM64X1S_HD163;RAM64X1S_HD164;RAM64X1S_HD165;RAM64X1S_HD166;RAM64X1S_HD167;RAM64X1S_HD168;RAM64X1S_HD169;RAM64X1S_HD170;RAM64X1S_HD171;RAM64X1S_HD172;RAM64X1S_HD173;RAM64X1S_HD174;RAM64X1S_HD175;RAM64X1S_HD176;RAM64X1S_HD177;RAM64X1S_HD178;RAM64X1S_HD179;RAM64X1S_HD180;RAM64X1S_HD181;RAM64X1S_HD182;RAM64X1S_HD183;RAM64X1S_HD184;RAM64X1S_HD185;RAM64X1S_HD186;RAM64X1S_HD187;RAM64X1S_HD188;RAM64X1S_UNIQ_BASE_;glbl;registerfile;top,,,,,,,,
C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sim_1/new/tb_processor.vhd,1513031997,vhdl,,,,tb_processor,,,,,,,,
