<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PongV5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SRL16_SReg.spl"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_reColor_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TL.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TL.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TL.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TL.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TL.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TL.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TL.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="TL.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="TL.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="TL.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TL.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="TL.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TL.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TL.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="TL.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="TL.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="TL.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="TL.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="TL.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TL.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TL_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TL_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TL_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TL_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TL_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="TL_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TL_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TL_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="TL_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="TL_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TL_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TL_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="TL_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="TL_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TL_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TL_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="dcm.vhd">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="dcm.vhi"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="dcm_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="detector.vhi"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/dcm.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="mb.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="mb.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="mb.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITINIT_OPT" xil_pn:name="mb/__xps/bitinit.opt" xil_pn:origination="imported" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPS_SIM" xil_pn:name="mb/__xps/ise/mb.xpssim" xil_pn:origination="imported" xil_pn:subbranch="Par">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XPS_SYN" xil_pn:name="mb/__xps/ise/mb.xpssyn" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XPS_UPB" xil_pn:name="mb/__xps/ise/mb.xpsupb" xil_pn:origination="imported" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PLATGEN_OPT" xil_pn:name="mb/__xps/platgen.opt" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XPS_UCF" xil_pn:name="mb/data/mb.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_MHS" xil_pn:name="mb/mb.mhs" xil_pn:origination="imported" xil_pn:subbranch="FPGAConfiguration">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="mb_ball_color_o_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="mb_ballpos_xy_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="mb_batpos_l_r_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="mb_chipscope_icon_0_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="mb_chipscope_icon_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="mb_chipscope_ila_0_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="mb_chipscope_ila_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="mb_clock_generator_0_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="mb_clock_generator_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="mb_dlmb_cntlr_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="mb_dlmb_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="mb_dlmb_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="mb_ilmb_cntlr_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="mb_ilmb_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="mb_ilmb_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="mb_leds_8bit_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="mb_lmb_bram_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="mb_mb_plb_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="mb_mdm_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="mb_microblaze_0_wrapper.ncf"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="mb_microblaze_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="mb_proc_sys_reset_0_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="mb_push_buttons_3bit_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="mb_rs232_port_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="mb_switches_8bit_wrapper.ngc">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="PostSynthSim"/>
    </file>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pixel_pointer.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pixel_pointer.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pixel_pointer.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="re_color.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="re_color.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="re_color.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="re_color.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="re_color_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="tl.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="tl.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="tl.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="xaw2vhdl.log"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1368973988" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1368973988">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1368974339" xil_pn:in_ck="7923226035266940019" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1368974339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1368974475" xil_pn:in_ck="-7186897585538331039" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8849076536679007752" xil_pn:start_ts="1368974475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="dcm.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1368974475" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4411370733038695930" xil_pn:start_ts="1368974475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1368974098" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6171814154653112245" xil_pn:start_ts="1368974098">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1368974344" xil_pn:in_ck="-1030488027307702057" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1368974344">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1368974486" xil_pn:in_ck="4158686157085488225" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4401015161508104379" xil_pn:start_ts="1368974475">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1369302615" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1369302615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369302615" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1420441953235596699" xil_pn:start_ts="1369302615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369302615" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6171814154653112245" xil_pn:start_ts="1369302615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369302615" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1369302615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369302615" xil_pn:in_ck="-7186897585538331039" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4317950608028963107" xil_pn:start_ts="1369302615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="dcm.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1369302615" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1369302615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369335071" xil_pn:in_ck="-1981041139479379637" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3078987692010630997" xil_pn:start_ts="1369334639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="mb.ngc"/>
      <outfile xil_pn:name="mb_ball_color_o_wrapper.ngc"/>
      <outfile xil_pn:name="mb_ballpos_xy_wrapper.ngc"/>
      <outfile xil_pn:name="mb_batpos_l_r_wrapper.ngc"/>
      <outfile xil_pn:name="mb_chipscope_icon_0_wrapper.ncf"/>
      <outfile xil_pn:name="mb_chipscope_icon_0_wrapper.ngc"/>
      <outfile xil_pn:name="mb_chipscope_ila_0_wrapper.ncf"/>
      <outfile xil_pn:name="mb_chipscope_ila_0_wrapper.ngc"/>
      <outfile xil_pn:name="mb_clock_generator_0_wrapper.ncf"/>
      <outfile xil_pn:name="mb_clock_generator_0_wrapper.ngc"/>
      <outfile xil_pn:name="mb_dlmb_cntlr_wrapper.ngc"/>
      <outfile xil_pn:name="mb_dlmb_wrapper.ncf"/>
      <outfile xil_pn:name="mb_dlmb_wrapper.ngc"/>
      <outfile xil_pn:name="mb_ilmb_cntlr_wrapper.ngc"/>
      <outfile xil_pn:name="mb_ilmb_wrapper.ncf"/>
      <outfile xil_pn:name="mb_ilmb_wrapper.ngc"/>
      <outfile xil_pn:name="mb_leds_8bit_wrapper.ngc"/>
      <outfile xil_pn:name="mb_lmb_bram_wrapper.ngc"/>
      <outfile xil_pn:name="mb_mb_plb_wrapper.ngc"/>
      <outfile xil_pn:name="mb_mdm_0_wrapper.ngc"/>
      <outfile xil_pn:name="mb_microblaze_0_wrapper.ncf"/>
      <outfile xil_pn:name="mb_microblaze_0_wrapper.ngc"/>
      <outfile xil_pn:name="mb_proc_sys_reset_0_wrapper.ngc"/>
      <outfile xil_pn:name="mb_push_buttons_3bit_wrapper.ngc"/>
      <outfile xil_pn:name="mb_rs232_port_wrapper.ngc"/>
      <outfile xil_pn:name="mb_switches_8bit_wrapper.ngc"/>
    </transform>
    <transform xil_pn:end_ts="1369312644" xil_pn:in_ck="7616829171964053526" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="5387383068179113288" xil_pn:start_ts="1369312585">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="TL.lso"/>
      <outfile xil_pn:name="TL.ngc"/>
      <outfile xil_pn:name="TL.ngr"/>
      <outfile xil_pn:name="TL.prj"/>
      <outfile xil_pn:name="TL.stx"/>
      <outfile xil_pn:name="TL.syr"/>
      <outfile xil_pn:name="TL.xst"/>
      <outfile xil_pn:name="TL_vhdl.prj"/>
      <outfile xil_pn:name="TL_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1368978624" xil_pn:in_ck="3457742300333975032" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8802257621540237304" xil_pn:start_ts="1368978624">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1369335157" xil_pn:in_ck="-2236334382792591960" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="324206281393280280" xil_pn:start_ts="1369335118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TL.bld"/>
      <outfile xil_pn:name="TL.ngd"/>
      <outfile xil_pn:name="TL_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="mb.ncf"/>
    </transform>
    <transform xil_pn:end_ts="1369335174" xil_pn:in_ck="-6532416292171971649" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1369335157">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TL.pcf"/>
      <outfile xil_pn:name="TL_map.map"/>
      <outfile xil_pn:name="TL_map.mrp"/>
      <outfile xil_pn:name="TL_map.ncd"/>
      <outfile xil_pn:name="TL_map.ngm"/>
      <outfile xil_pn:name="TL_map.xrpt"/>
      <outfile xil_pn:name="TL_summary.xml"/>
      <outfile xil_pn:name="TL_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1369335235" xil_pn:in_ck="2497302167499861688" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1369335174">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TL.ncd"/>
      <outfile xil_pn:name="TL.pad"/>
      <outfile xil_pn:name="TL.par"/>
      <outfile xil_pn:name="TL.ptwx"/>
      <outfile xil_pn:name="TL.unroutes"/>
      <outfile xil_pn:name="TL.xpi"/>
      <outfile xil_pn:name="TL_pad.csv"/>
      <outfile xil_pn:name="TL_pad.txt"/>
      <outfile xil_pn:name="TL_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1369312822" xil_pn:in_ck="3379279267" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="2969983391363831627" xil_pn:start_ts="1369312778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TL.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="tl.bgn"/>
      <outfile xil_pn:name="tl.bit"/>
      <outfile xil_pn:name="tl.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1369313682" xil_pn:in_ck="9019901215247191504" xil_pn:name="TRAN_exportToSDK" xil_pn:prop_ck="4296800" xil_pn:start_ts="1369313660">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1368751069" xil_pn:in_ck="4669548461" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1368751067">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1368751146" xil_pn:in_ck="4669548461" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="324206281393280280" xil_pn:start_ts="1368751146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1369335235" xil_pn:in_ck="-8578762150553725509" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1369335225">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="TL.twr"/>
      <outfile xil_pn:name="TL.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:name="TRAN_exportToSDKnobit">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
